.comment from next-pnr
.device 8k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000111000100010
000000001000110000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000110000010010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 5 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 0
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000110010
000000000000010000
000010000000000000
000000110000000001
000000000000000010
000000000000000000

.io_tile 7 0
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000001111000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 8 0
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000010000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000011000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 0
000000000000000000
000100000000011000
000000000000000000
000000000000000000
000000111000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 12 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000010000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000110010
000000000000010000
000001111000000000
000011010000000001
000000000000000010
000000000000000000

.io_tile 13 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 14 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 0
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 17 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 19 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 20 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 25 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 26 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 27 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 28 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 29 0
000001111000000000
000100000000000000
000000000000000001
000000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 30 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 31 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 32 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 1
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001101100011100000000000000
000000000000001001000000000000011001011100000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 1
000000000000000111100011101111011010000111000000000000
000000000000000111000000001011111011001111000000000000
000000000000000001100111101011001100001000000000000000
000000000000000000000000001001101010000000000000000000
000000000000001111000110001011111000000010100000000000
000000000000000111100000001101100000000011110000000000
000000000000001011100110000111101110010000000000000000
000000000000000001100010000001111001000000000000000001
000000000000101000000010110111101100000000000000000000
000000000000000001000110100011010000010100000000000000
000010000000000001000011111001011111000000000000000000
000001000000000000100011011111011100000000010000000000
000000000000100000000111001101101110000000000000000000
000000000000000111000011100111001010100000000000000000
000000000000001001100010000101100000100000010000000001
000000000000000101000110011001001000000000000010000100

.logic_tile 3 1
000000000000000000000111100111001100000000000000000000
000000000000000000000000000111001111000001000000000001
011000000000000000000000010011101100101000000000000000
000000000000000000000011110000100000101000000000000100
000100000010001111000011100101101101000010100000000000
000000000000100001000000001101011111000001110000000000
000000000000011111100000010011101010100000000000000000
000000000000101111100010100000101001100000000000000000
000010000000000001100110001000000001100000010000000000
000000000000001111000000001001001100010000100000000000
000000000001001000000000000101100001111111110100000010
000000000000100011000010010101001011101111010100000000
000100000000001101100110001111111011000000000000000100
000010000000010101000000001111101001000000010000000000
110000000000000000000011101001100000100000010000000000
100000000000000000000010011111101001000000000010100000

.logic_tile 4 1
000000000000000101000110000001000001010110100010000001
000000000000000000100000000011001101000110000010000000
011000000000001000000000011111011101010000000000000010
000000000000001111000010000011011110000000000010000000
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000101000000001011111000010100000000000000
000000000000000000100000001111110000111100000000000000
000000000000000001100111101011001111101111110100000100
000000000000001111000000001111001001111111110100000000
000010100001010011100110011101011010000000000000000001
000001000000100000100011011011001001010000000000000000
000000000000001111100000000011001110010111110000000000
000000000000000011000010100111110000111111110000000000
110000000000000001000011111001111110010111110000000000
100000000000000101000111101111000000000011110000000100

.logic_tile 5 1
000000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000001000000001000000000000000000000000000000000000000
000010100000000001000000000000000000000000000000000000
000001000000000000000000001001000001000110000000000000
000000000000000000000010110001101101001111000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000001101011010000000000000000000
000000000000000000000000000111110000000001010000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.logic_tile 6 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000001001100000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000010000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000

.logic_tile 7 1
000000000100000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100000000000
000000000000000000000000000000001110000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 8 1
000000000000000011000011000000000000000000
000000010000000000100011000101000000000000
011000000000000011100111001000000000000000
000000000000001001100100000011000000000000
010000000000000111100011101001100000000000
110010000000000000000100000111100000000000
000000000000000111100000001000000000000000
000000000000000000000000001111000000000000
000000000000000000000000001000000000000000
000000000000000000000000001011000000000000
000000000000000001000000001000000000000000
000000000000000000000011010001000000000000
000000000000000000000000000111100001000100
000000000000000000000000001001001010000000
010000000000000111000000010000000000000000
010000000000000001000011010001001001000000

.logic_tile 9 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000010000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 1
000000000100000001100000000000011110000100000100000000
000000001100000000000000000111011010001000000100000100
011000000000001000000000000101001110000000000100000000
000000000000000001000000001111000000000010100100000000
000000000000010101000000010000001010000010000100000000
000000000000100000100010000101011110000001000100000000
000000000000000000000000001001101100000010000000000000
000000000000000000000011111101011000000000000000000000
000000000000000101100000010000001100000100000100000000
000000000000000000000010000111001010001000000100000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000010000000000000000000000000000
000000000000000000100010100000000000000000000000000000
110000000000000000000000010111001011000000100100000000
100000000000000000000010100000001101000000100100000000

.logic_tile 12 1
000000000000001000000000010101000000000000001000000000
000000000000000101000010100000100000000000000000001000
000000000000000000000110100000001001001100111000000000
000000000000000000000000000000011010110011000000000000
000000000000000101100000010000001000001100111000000000
000000000000000000000010100000001010110011000000000000
000000000000001000000000000000001001001100111000000000
000000000000000101000000000000001101110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001101110011000000000000
000100000000000000000110110000001000001100111000000000
000000000000000000000010100000001110110011000000000000
000000000000001000000000000000001000001100111000000000
000000000000000101000000000000001000110011000000000000
000001000000000000000000000000001001001100111000000000
000000100000000000000000000000001001110011000000000000

.logic_tile 13 1
000000000000000000000110101000001110000001000100000000
000000000000000000000000000101011110000010000100000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101100000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000111011010010100000100000000
000000000000000000100010000111100000000000000100000000
110000000000000000000000000111000000000000000110000000
100000000000000000000000001001001111000110000100000000

.logic_tile 14 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000001100100000000000000000000000000000000000000000

.logic_tile 27 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011000110000101000001100000010000000000
000000000000000000000100000000001001100000010010000000
000000000000000101000000000000000000000000000000000000
000000000000000000100010110000000000000000000000000000
000000000000000000000000000000000001000110000000000000
000000000000000000000000001101001111001001000000000000
000000000000000000000000000001111100100000000000000000
000000000000000000000000000000001010100000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000001100001100000010000000000
000000000000000000000000000101001111000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000110000000000000000000000000000000

.logic_tile 2 2
000000000000000001000110101001001100000000000000000000
000001000000000000100010100101011110000000100000000000
000000000000001000000000000101111100000000000000000000
000000000000000101000011111001111010000010000000000000
000000000000001111100111111101100000010110100000000000
000000000000100001100110001001000000000000000000000000
000000000000001111000111111001011000000000010000000000
000000000000001001100010011111101111000000000000000000
000000100000000000000010001101011100000000000000000000
000010000000000000000110111101101101001000000000000000
000010100000000001100000000111001010110111110000000000
000001001110000000000010101011011000011111110010000000
000000000000000101000000010101000001000000000000000000
000000000000000000100011000101001001000110000000000000
000000000000000001100000011111111000000000000000000000
000000000000000000000010001101010000000001010000000010

.logic_tile 3 2
000000000000001111000010011001101100010111110100100000
000000000000000101000010101111100000111111110100000000
011000000000000000000110100011111101000110100000000000
000000000000000000000000000001101101001111100000000000
000101000000000001100010110001001101100000000000000000
000000100010000000000011101111111110000000000000000000
000000100000100000000010100001001010000010100000000000
000001000001011101000000000000010000000010100000000000
000000000000000001100010010111101010000001000000000000
000001000000000000100111000101111101000000000000000010
000010100000000000000111010111011110111111100000000000
000001000000000001000111001001101101101111110000000000
000100000000000000000111000101101011000000010000000000
000000000000000000000100001001011111000000000000000010
110000000000000011100110001101100000010110100000000000
100000000000000000000010001011101001000110000000000000

.logic_tile 4 2
000010100000000011100110110101000001000110000000000000
000000000000000000100010100000101111000110000000000000
011000000000010001100000011000011110100000000000000000
000000000000100000000010001101001101010000000010000000
000000000000001000000011111111011011111111110100000000
000000000000000001000011101101001001011111110100000000
000000000000000101100010010011001010100000000000000000
000000000000000111000011110101111001000000000000000000
000000000000000000000111011000011110000000100000000000
000000000000000101000011100011011101000000010000000000
000000000000001101000110001011101101000010000000000000
000000000000001001100110001111001101000000000000000000
000000000010001000000000000101011001000000000000000000
000000000000000101000000001001001010100000000000000000
110000000000000001000111111011111010111111100100000000
100000000000000000100010010011111000111111110100000001

.logic_tile 5 2
000000000000000000000000000011011110010111110000000000
000000000000000000000000000000000000010111110000000100
000000000000000111000000000101111111100000000000000000
000000000000000101000000000000101000100000000001000000
000000000000000000000000000011000000010110100000000000
000000000000001101000010101011100000000000000001100100
000000000100001001100010000101101110000001010000000001
000000000000000101000100000000010000000001010000000000
000000000001010001000010100000001100000001010010000100
000000000110000000100010101011010000000010100001000100
000001000000000000000000000111011001000110100000000000
000010000000000000000000000101001111000000000000000100
000000000000000001100011100101101010101000000000000000
000000000000000000000100000000010000101000000000000100
000000000000001111000110111000011110101000000010000100
000000000000000001000011011111010000010100000000000101

.logic_tile 6 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000110110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101000000001001000000100000
000000000000000000000000000000101011001001000011000000

.logic_tile 7 2
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000011000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000001010000100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000010
000000000000000000000000001101000000000010000000000000

.ramt_tile 8 2
000000110001000000000000000000000000000000
000000000000100000000011101111000000000000
011000010000000000000111101000000000000000
000000001110000000000000001101000000000000
010000000000000111100000000101100000000000
010000000000000000100000001011000000000000
000000000000000000000000010000000000000000
000000000000000001000011110111000000000000
000000000000000000000010000000000000000000
000000000000000000000011000101000000000000
000000000000000000000000000000000000000000
000000000000001001000000001011000000000000
000000000000000111100010000111100001000000
000000000000000001000000000111001110000000
110000000000000101000000001000000001000000
010000000000000001100010001111001001000000

.logic_tile 9 2
000000000000000000000000000000011010000100000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000010000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 2
000000000000001001100010100001011111000000100100000000
000000000000000111000000000000001100000000100100000000
011000000000000011100010110111001011100000000010000001
000000000000001111100011110000111111100000000000000000
000000000000000000000010100001011111000000100100000000
000000000000000000000110110000001101000000100100000000
000000000000000111000010100001111001100000000000000000
000000000000001101000100001001101100000000000000000000
000000000000001000000000000001011111000000100100000000
000000000000000001000000000000001110000000100100000100
000000000000001001100000010101101101000000000000000000
000000000000000101000010101101001000000001000000000000
000000000000000000000110001101111000000100000000000000
000000000000000000000000001101011000000000000000000000
110000000000000101100000010000000000000000000000000000
100000000000001101000010000000000000000000000000000000

.logic_tile 12 2
000000000000000000000000000011001000001100111000000000
000000000000000000000000000000100000110011000000010000
000000000000001000000000000111001000001100111000000000
000000000000000101000000000000000000110011000000000000
000000000000001000000000010000001000001100111000000000
000000000000000101000010100000001101110011000000000000
000000000000000000000000000011001000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000001000000110110101001000001100111000000000
000000000000000101000010100000000000110011000000000000
000000000000000000000000000001101000001100111000000000
000000000000000000010000000000000000110011000000000000
000000000000000101100000000101001000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000101100000000111101000001100111000000000
000000000000000000000000000000000000110011000000000000

.logic_tile 13 2
000000000000001101100110110001011100000001000100000000
000000000000000101000010000000111101000001000101000000
011001000000000000000010101011000000010000100100000000
000010100000000000000110101011101000000000000100000000
000000000000000000000000010101011100000000000100000000
000000000000000101000010101011110000000001010100000000
000000000000000101000110100001001101000001000100000000
000000000000000000100000000000011101000001000100000000
000000000000000001100110010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000010001011011010010100000100000000
000000000000000000000000001011110000000000000100000000
000000000000000000000000001001101101100000000010000000
000000000000000000000000000101111110000000000000000000
110000000000000001100000000001011000000010000000000000
100000000000000000000000000011111010000000000001000000

.logic_tile 14 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 3
000000000000000011000000000001000001011111100000000000
000000000000000000000000000011001111101001010000000000
000000000000000000000000000101100000000000000010000000
000000000000000000000010100001100000101001010010100011
000000000000000011000110000111000000101001010000000000
000000000000000000000000000111100000000000000000100000
000000000000000000000110100000001111110000000000000000
000000000000000000000110000000001101110000000000000000
000000000000000000000011100011001111000100000000000001
000000000000000101000110011101101001000000000000000000
000000000000000000000010100011011110001000000000000001
000000000000000000000000000000101000001000000000000000
000000000000001001100110101111111100111011110000000000
000000000000000001000010101101111010010111100000000000
000000000000000001000010010111101111000011100000000000
000000000000000000000011110000111011000011100000000000

.logic_tile 2 3
000001000000001101000111110001001111100000000000000000
000010100000000111000010000001001110000000000000000000
000000000000001001100111100001101110010111100000000000
000000000000001111100010110101111100000011010000000000
000000000000000001100110000001111111010110100000000000
000000000010001111000010001101111000001001010001000000
000000000000000111000010111111011010101000000000000000
000000000000000101000110101111100000000000000010000000
000000000000001101000111000101101010100000000000000000
000000000000000111000010110101111001000000000000000000
000000000000000000000010000101101111010000110000000000
000000000000000000000000001001101000000000110000000000
000000000000001101000010000011011100000010110000000000
000010000000000011000000000000111100000010110000000000
000000000000000001100000001011011110101000000000000000
000000000001000000000010010101100000000000000000000000

.logic_tile 3 3
000000001110000000000000001111111100001111100000000000
000000000000000000000000001001111010001111000000000000
011000000000001101000010011101100000000000000000000000
000000001110001111000111110001101011000110000000000100
000000000000001101000110000101111011000000000000000000
000000000010000001100010101101011101000100000000000000
000000000000000011100111011101111000010110100000000000
000010000000000111100110101011011111010111100000000000
000001000000001111100010010011101011000011100000000100
000000000000000001000110000000111010000011100000000000
000000000000000111000010111001101100010100000000000000
000000000000000000000110100011001100000100000010000000
000000000000000000000110001011011000101000000000000000
000010100000000000000110110101010000000000000000000000
110010100000000000000000000011001110110111110100000000
100001000000000000000010110101111101111111110100000001

.logic_tile 4 3
000000000000000001100010100111101110000010100000000000
000000001110000111000010100101100000000000000001000000
011000000000011011100110011101001101000010100000000000
000000000000101111100010100111011101000010000000000000
010000000000001101000011101011011000000000000000000000
100000000000001001000000001011111100001000000000000010
000000000000001001100110000000011000100000000000000000
000000000000000111000110000001001001010000000000000000
000000000000000000000110010111011011111101110100000000
000000000000000111000110010001111010111100101100000000
000010100000000000000010100001011111111101110100000000
000001000001010101000011111111101011111000111100000000
000001000000001000000000001001100000101001010000000000
000000000000100101000010001101001011010000100000000000
110000000000000111000000011001111100010000100000000000
100000000000000001000010100101101010000000100000000000

.logic_tile 5 3
000000000000000000000110101101011110100000000000000000
000000000000000111000010101111001011000000000000000000
011000000000000011100110011001001111100000000000000000
000000000000000000000010001101011000000000000000000000
000000000000001111100010111001111101110010110000000000
000000000000001011000110000011111110110110110000000000
000000000000000000000010100001101010010110100010000000
000000000000001101000010100011110000000010100000000000
000000100001110011100110101001001110111111110100000000
000000000000100000100010001011111101011111110100000001
000000000000001000000110100101111110010000100000000000
000000001110000101000011100111111011010000110000000000
000000000000001000000110011101111110000000000000000000
000000000000001011000011101111001001000000010000000000
110001000000000101100010100111101011000000000000000000
100000000000000101000000001011101110000010000001100100

.logic_tile 6 3
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000001000
011000000000000111100010100000000001000000001000000000
000000000000000000100100000000001010000000000000000000
010000000000000000000011100000001000001100111110000000
110000000000000000000000000000001101110011000100000000
000100000000000000000000000111001000001100111100000000
000100000000001101000000000000100000110011000101100000
000000000000000000000000010000001001001100111110100000
000000000000000000000010000000001100110011000100000100
000000000000001001100000001000001000001100110110100000
000000000000000001000000000011000000110011000101000100
000000000000000011100110000001100001111001110000000000
000000000000000000000000000111001100100000010000000010
110000000000000000000000001111001101000000010000000000
100000000000000000000000001001111010000000000001000100

.logic_tile 7 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000000000000
000000000000000000000000001111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011010000000000000000000000000000

.ramb_tile 8 3
000000000000000000000111101000000000000000
000000010000000000000100000001000000000000
011000000000000011100000001000000000000000
000000000000001111100010010111000000000000
010010100000001000000111001111100000000001
110001000000001001000000000101100000000000
000000000000000111000000001000000000000000
000000000000000000000011100001000000000000
000000000000000000000000000000000000000000
000000001010000000000011011011000000000000
000000000000000000000000000000000000000000
000000000000000101000000000101000000000000
000000000000000000000110001111000000010000
000000000000000000000110001001101111000000
110000000000000000000000001000000000000000
010000000000000001000011101101001001000000

.logic_tile 9 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 3
000000000000000000000010100011111000010001110100000000
000000000000000000000100000101001100100001011110000000
011000000000000001000010101101001101101001010100000000
000000000000000000100100001001011111111110110100000000
000000000000000001100000000001000000101001010100000000
000000000000000000100000001011101010101111010100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000010000011110000010000000000001
000000000000000001000010001011011100000001000010000010
000000000000000001100000001000001111110000010100000000
000000000000000000000000000011001000110000100100000000
000000000000000001100000000111100000100000010100000000
000000000000000000000000000101101100111001110100000000
110000000000000000000000010000000000000000000000000000
100000000000000000000010000000000000000000000000000000

.logic_tile 11 3
000000000000000000000000001000011110000100000100100000
000000000000000000000000000001001010001000000100000000
011000000000001011100000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000101000000000101100000000000000100000000
000000000000000000000010100011001010000110000100000000
000000000000001000000000001011111110100000000000000000
000000000000000101000000000001111011000000000000000000
000000000000001101100110111011000000000000000100000000
000000000000000101000010100001101010001001000100000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000011010000001000100000000
000000000000000000000000001011001010000010000100000000
110000000000001000000110100101011000000000000100000000
100000000000000101000000000011000000000010100100000000

.logic_tile 12 3
000001000000000000000000010000001000001100111000000000
000010100000000000000010100000001001110011000000010000
011000000000001000000110110000001001001100111000000000
000000000000000101000010100000001001110011000000000000
000000000000001000000000000000001001001100111000000000
000000000000000101000000000000001001110011000000000000
000000000010000000000000000001101000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000001001100000000101001000001100111000000000
000000000000000111100000000000000000110011000000000000
000000000000000101100110000000001001001100111000000000
000000000000000000010000000000001100110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001111110011000000000000
110000000000000000000110101011001000000100000100000000
100000000000000000000000001011001100000010000100000000

.logic_tile 13 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000111100000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001101111110000000000100000000
000000000000000000000000000001000000000001010100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000001100000111100000001001111110000000000100000000
100000000000000000100000000001100000000001010100000000

.logic_tile 14 3
000000000001010000000000000000000000000000000000000000
000000100000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 3
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001001111000000000000
000000000000000000000000000000001101001111000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 4
000000000000000000
000100000000000000
100000000000000001
000000000000000001
000000000000000000
000000000000000001
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
100000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.logic_tile 1 4
000000000000001101000110000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000001000000010100000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000001000000000000000000000001101000001000000000000000
000010100000000011000000001011111100101000000000000010
000000000000000000000000000011111110010110100000000000
000000000000000000000000000101110000101011110000000000
000000001100001000000110110111011100111110100000000000
000000000000001111000010100001011111111110010000000000
000000000000000000000010010001011110010110100000000000
000000000000000000000010100001010000101011110000000010
000000000000001000000010001001101100101000000000000000
000000000000000101000000000001110000000000000000000010
000000000000000000000110100000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 2 4
000000000000000101000111101011100000101001010000000001
000000000000000111100100001001000000000000000010000000
011000000000000101100010111111011100000001010000100000
000000000000000111000011000001010000010110100000000000
000000000000001000000111000011101010101000000010000000
000001000000001111000100000000000000101000000000000000
000000000000000111000010111001000000000110000000000000
000000000001000101000111111101001000001111000000000010
000000000001000001100010101011011011011111110100000000
000000001000000000000010000001001011111111110110000000
000000000000000001000000011101101010111111110100000000
000000000000000000000010001001011110101111110100000000
000000000000000001100000000101001100101000000000000000
000000000010000001100000000000010000101000000010000000
110010100000000000000000000000001100100000000000000000
100001000000000000000000001001011010010000000000000010

.logic_tile 3 4
000000000000001000000010101000011011000000010000000000
000001000000000101000000001011001000000000100000000000
011000000000001101000111001111000000010110100010000000
000000000000000001100000000111100000000000000000000010
000100000000000101100110000011000000010110100000000000
000000000000100000000000000111001000001001000010000000
000000000000000111000111100000000001010000100000000000
000000000000001101000000001011001111100000010000000000
000000000000001001100011100001111101100000000000000000
000001000000001001000100001101101010000000000000000000
000000000000000011100000010101001010101000000000000000
000000000000000000010010010000100000101000000010000000
000000000000001101000010000001101001110111110100000000
000000000010100001100100000011011011111111111100000010
110000000001011001000000010111111010111111010100000000
100000000000101011000010100000011110111111011100000000

.logic_tile 4 4
000000000000000111000000000101111010000001000000000000
000001000000000111000010110011011101000001010000000000
011010000000000011100110010001111010111000110100000000
000001000000000101100111111101011000111101111100000000
010000000000000111100011111111101100100000000000000000
100000000000001111100010110101101010000000000000000010
000000000000001101000110100001001011000000000000000000
000100000000000001100010100011111100000100000000000000
000000000000000001100000011111111000011111110000000000
000001000000001111100011111111011111100110110000000000
000000000000000011000000000001001110111101010100000000
000000000000000001000000001101001110111001111100000000
000000000000001001100011111101001111111111110000000000
000000000000100111000011111001011100001111110000000000
110000000000001001100111010001011111111101010100000000
100000000000000111000110001101001000111001111100000000

.logic_tile 5 4
000000000000001101000110110111011011011111110100000000
000000000000001011000010010101101111111111110100000000
011000000000001001100010101111111101000111000000000000
000000000000001001100000001001001011000010000000000000
000000000000000001100010110001000001111111110100000000
000000000000000000000111001101001010011111101100000000
000000000000001101000000010000001000110000000010000000
000000000000010011000011000000011101110000000001000010
000000000000000000000010001001100000101001010010100000
000000000010000000000000000001000000000000000001000110
000001000000001000000000000011100000100000010000000000
000010000000010001000000000000001101100000010000000000
000010000000000000000000010001001010110111110100000000
000001000000000000000011100001111011111111110100000000
110000000000000001100110001000011000000001010010000000
100000000000010000010100000001000000000010100000100000

.logic_tile 6 4
000000000000000000000010110000000000000000000000000000
000000000000000000000011110000000000000000000000000000
011000000000101000000000000001111000111001000000000000
000000000001000001000010110000011110111001000001000000
010000000000000000000000000111001000110100010000000000
010000000000000000000010100000011110110100010000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011100001001100110110000000
000001000000000000000000000000101000110011000101100100
000000000000000000000110000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000011000000000111001011110100010000000000
000000000000001101100000000000011101110100010000000010
110000000000000000000000001000000000010110100110000000
100000000000000000000000001011000000101001010111100010

.logic_tile 7 4
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 4
000000110000000000000000000000000000000000
000000000000000000000000000111000000000000
011000110000000000000010001000000000000000
000001000000000000000100000101000000000000
010010000000000111100011101101000000000000
110101000000000000100010001011100000000000
000000000000001000000111111000000000000000
000000000000000111000111111011000000000000
000000000000010000000000001000000000000000
000010100000000000000000001101000000000000
000000000000000000000010011000000000000000
000000001100000001000010111001000000000000
000000000000000001000000000111100001000000
000000000000100000000010010101001110000000
110000000000000001100000000000000001000000
010000001110001001100000001111001011000000

.logic_tile 9 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010011000000000000000000000000000000000000
001000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011100000100000000000000
000000000000000000000000000000010000000000000000000000
000000001010000000000110100001100000000000000000000000
000000000000000000000100000000000000000001000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001101011010000000011000000
000000000000000111000000000111001010000000000010100101
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000001001101010001100000000000000
000000000000000000000000000101001110001000000000000000

.logic_tile 11 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 4
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000

.logic_tile 26 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 4
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 5
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 5
000000000000001011100011100001101011100001010000000000
000000000000100111000011100001011000010001110000000000
011000000000001111000000001001001010000000000000000000
000000000000001111100000001111100000101000000000000000
000000000000001001100011101000001000101000000011000001
000000000000100001100111110101010000010100000000000000
000000000000001111100000010000000000000000000000000000
000000000000000001100011110000000000000000000000000000
000000000001000000000110101001011010101001110000000000
000000000000000000000010001011111111101001010000000000
000000000000000000000000011011001010111111100100000000
000000000000000000000010000101111000111111110100000000
000000100000000000000110000011000001100000010000000000
000000000010000000000100001001101010000000000010100100
110000000000000000000000001111001010000001000000000000
100000000000000111000010010111111010000001010000000000

.logic_tile 3 5
000000000000000101000000011011100000101111010100000000
000001000000001111000011110001001001111111111100000000
011000000000001101100111101001011110111001110100000000
000000000000001101000100000101111010111110101100000000
010000000100001000000011111111011110101101010100000001
100000000000000001000010100001111001111110111100000000
000000000000001111100000010011111010010100000000100000
000000000000001101100011010000100000010100000000100010
000000000000000001100000000001000000100000010000000000
000000000000000000000000001101001000000000000000000000
000000000000000001100110000111001111001111110000000000
000000000000000000100011101101011001001001010000000000
000000000000000011100110010101111101111101110100000000
000000000000000000100010111001111000111000111100000000
110000000000000000000010010001011001111100010100000000
100000000000000000000010000011101000111110111100000000

.logic_tile 4 5
000000000000000000000110011101001001000000000000000000
000000000000001011000111111101111110000100000000100000
011000000000001000000111000101001110111110100100000000
000000000000000101000100000101110000111111110100000000
000000000110000001000110010001011100000000000000000000
000000001000100101000011111001101110000000010000000000
000000000000001001000110001001001011000001000000000000
000000000000000001000110000101001110000110000000000000
000001000000000000000010011101100001010110100000000000
000000000000000000000010001101101010101111010000000000
000000000000001011100000000011011001000000100000000000
000000000000000101100000000000101010000000100000000000
000000000100001001100110111111011001000000100010000000
000000000000100001100010000001111111000000000000000000
110000000000001011100110000011100000000110000000000000
100000000000000111100000001011001110001111000000000000

.logic_tile 5 5
001000000000000001100000000101101010100000000000000000
000000000000000011000010101001101010000000000001000010
011000000000000101000000010001011010111101010100000000
000000000000000000000011000011001011111001111100000000
010000000000000101100000010011011011111001110100000000
100000000000000101000011010001011101111110101100000000
000000000000001001100110001001100000000000000010000000
000000001100001001000110100001100000010110100001100011
000000000000000001000000001101100000000000000010000000
000000000000000000000000001101000000101001010001100000
000000000000000000000110011001001110111001010100000000
000000000000010000000110001011001100111111011100000000
000010000000000001000000000101001101101001110100000000
000001000000000000000000000001001111111110111100000000
110000000000100000000110000001001000111001110100000000
100000000000000000000000000011011000111101011100000000

.logic_tile 6 5
000000000000001000000000000011100001111001110000000000
000000000000000101000000000001101011100000010000000010
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010101011110111001000000100000
000000000000000000000011000000101000111001000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000011100000000000000000000000000000
000000000000010000000011110000000000000000000000000000
000000100000000000000000000000000001000000100000000000
000000000000000000000000000000001101000000000000000000
000000000100001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000

.logic_tile 7 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 8 5
000000000000000111100000010000000000000000
000000010000000000100011100101000000000000
011000000000000001100111001000000000000000
000000000000001001100100001111000000000000
010000000001000111100000011001000000000000
010000000000100000000011110111000000000000
000000000000001011100010001000000000000000
000000000000001011000000000001000000000000
000010000000000000000010001000000000000000
000000000000000000000000001011000000000000
000000000000000000000000001000000000000000
000000000000000000000011000101000000000000
000000001000000000000000001011000001000000
000000001100000000000000001101101010000010
010000000000000111000000001000000000000000
010000000000000000000010001001001011000000

.logic_tile 9 5
000000000001000000000000000000000000000000000000000000
000000001010100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000

.logic_tile 15 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 5
000000000000000000000111111000000000000000
000000010000000001000011001111000000000000
011000000000001000000000000000000000000000
000000000000000011000000000111000000000000
110000000000001000000000000111000000000000
010000001110000111000000000001100000000010
000000000000000000000000000000000000000000
000000000000000000000000001001000000000000
000000000000001000000010000000000000000000
000000000000000011000010000011000000000000
000000000000000000000000000000000000000000
000000000000000000000000001011000000000000
000000000000100000000000001111100000000000
000000000000001111000010000111101001100000
010000000000000001000010000000000001000000
010000000000001001000010000101001110000000

.logic_tile 26 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 5
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 6
000000000000001000000000000101000000101001010000000100
000000000000001101000000000001000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000001000000000000101011010101000000000100000
000000000000001001000000000000010000101000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 6
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000010100000000000000000000000000000
000000000000000000000000000001011100111001010100000000
000000000000000000000000001101101100111011111110000000
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 6 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000011000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000010000000000000010000000000000000000000000000
000000000110010000000010010000000000000000000000000000
000000000000000000000000000000000000000000100000000010
000000000000000000000000000000001011000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011100000000000000000000000
000000000000000000000000000000100000000001000000000000

.ramt_tile 8 6
000000010001000111100000001000000000000000
000000000000000000100011100011000000000000
011000010000000001000000000000000000000000
000000000000000000100000000001000000000000
010000000000001000000110100111000000000000
010000000000001111000100001011100000000000
000000000000000000000000001000000000000000
000000000000000000000000001111000000000000
000000000000000000000000010000000000000000
000000000000001101000010111101000000000000
000000000000000000000000001000000000000000
000000000000000001000000000001000000000000
000000000001010111100000000111100000000000
000000000000001001000010010111001100000000
110000000000000001000000000000000000000000
110000000000001001000010010111001010000000

.logic_tile 9 6
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000010000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000001000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000001000000000010000000000000000000000000000
000000000000001111000011010000000000000000000000000000
000001000000000000000000001101111010101001010100000000
000010000000000000000000000001010000010111111100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 11 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000010000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 6
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 6
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001010000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 6
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010100000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 6
000000010000000111100000001000000000000000
000000000000000000100000001011000000000000
011000010000000011000011010000000000000000
000000000000000000100011110001000000000000
010000000000000000000010000011000000001000
110000000000000000000000000011000000000000
000010100000000111000000001000000000000000
000001001110000000000000000011000000000000
000000000000000001000000001000000000000000
000000000000001001000010011001000000000000
000000000000000011000000011000000000000000
000000000000000000100011001111000000000000
000000000000001000000000000111000001001000
000000000000001011000000001011001110000000
010000000000000111100000011000000001000000
110000000000000000100011111001001000000000

.logic_tile 26 6
000000000000000000000000001000000000000000000000000000
000000000000000000000000001011000000000010000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000001000000000000000000000000000000000000000000
000000001110100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000010000001010000000000000000000000000000000000000000
000000001010100000000000000000000000000000000000000000
001000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000

.logic_tile 29 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 7
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000011000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 7
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 7
000000000000000000000000000000000001000000100000000000
000000000000000000010000000000001101000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000011100000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000001000000100000000000
000000000000000000000000000000001101000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.ramb_tile 8 7
000000000000000111000010000000000000000000
000000010000001111000000000001000000000000
011000000000001000000011101000000000000000
000000000000001011000000000111000000000000
010000000000000000000011101011100000000000
110000101010000000000111100001100000010000
000000000000000111100111110000000000000000
000000000000000000000111101101000000000000
000100000000000000000000000000000000000000
000000000110000000000011001011000000000000
000000000000000000000110000000000000000000
000000000000000000000100000001000000000000
000000000000000000000000001001000001000100
000000000000000000000000001111101011000000
010000000000000000000111001000000001000000
110000000000001001000100001001001011000000

.logic_tile 9 7
000100000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 7
000000000000100000000000010000000000000000000000000000
000000000001000000000011000000000000000000000000000000
011001000000000000000000000011001001111101110100000000
000000100000000000000000000000111110111101111100000000
010000000000000000000000000000001100101101010100000000
100000000000000000000000001011001001011110101100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010111000000101001010100000000
000000000000000000000010001011101001011111101100000000
110000000000001000000000000000000000000000000000000000
100000000000001001000000000000000000000000000000000000

.logic_tile 12 7
000000000000000000000000000101100001101001010100000000
000000000000000000000000001011101011011111101100000000
011000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000111110000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 13 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000001000010000000000000000000000000000000000
100000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111011100111100100100000000
000000000000001011000000000000101010111100101100000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000100000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 14 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 7
000010100000001000000111111000000000000000
000000010000001001000011001011000000000000
011000000000000111000000000000000000000000
000000000000000000100000001111000000000000
010000000000000111100000000111100000000000
010000000001010000000000000011100000000010
000000000000000000000000000000000000000000
000000000000000000000000001011000000000000
000000000000010000000111000000000000000000
000000000000100001000100000101000000000000
000000000000001000000010001000000000000000
000000000000000011000110000001000000000000
000000000000000000000000000011100001000000
000000000000000000000011110001101100100000
110000000000000111000000000000000001000000
110000000000000001100010011001001110000000

.logic_tile 26 7
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000

.logic_tile 30 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 8
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110000010000000000000000001000000000000000000100000000
100000010000000000000000001101000000000010000100000000

.logic_tile 3 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000010000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000100010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 6 8
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 7 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011100000100000000000000
000000000000000000000000000000010000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000011010000000000000000000000000000
000000010100010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 8 8
000000010000000101100000001000000000000000
000000001010000000000000001111000000000000
011010010000000000000111100000000000000000
000000000000000000000100000001000000000000
010000000000000111100011101111000000000000
110000001100000000100010011011100000000000
000000000000000000010000001000000000000000
000000000000000000000000001111000000000000
000000010000010000000000000000000000000000
000000010000100000000000000101000000000000
000000010000001000000000000000000000000000
000000010000001001000011011101000000000000
000000010000000000000111100111100001000000
000000010000000001000010001111001100000000
110000010000000001000010000000000001000000
110000010000000001100110000111001001000000

.logic_tile 9 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000010000000000000000000000000000000000
000000010000000000010000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
010000000000000000000000000011111011111101110100000010
100000000000000000000000000000001001111101111100000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000001100000000000000000000000000000000000
000000010000000000100000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110000110000000000000000000000000000000000000000000000
100001010000000000000000000000000000000000000000000000

.logic_tile 15 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000100010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 19 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 20 8
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000010000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000011010100000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 8
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 25 8
000000010000000011000010010000000000000000
000000000000000000100011011001000000000000
011000010000000111100000011000000000000000
000000000000000000100011100001000000000000
110000000000000000000000000001000000000000
110000000000000000000000000011100000010000
000000000000000111100000000000000000000000
000000001000000000000000000011000000000000
000000010000000011000000001000000000000000
000000010000100001100010001001000000000000
000000010000000111100000011000000000000000
000000011010000000100011110011000000000000
000000010000000000000010010001000001000100
000000010000000000000111111011001101000000
010000010000001000000000000000000001000000
110000010000000011000000001111001110000000

.logic_tile 26 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
001000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 27 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 28 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 29 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 30 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 31 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 32 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.io_tile 33 8
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 9
000000000101000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100001000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000001111000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110000010000000000000000000000001100000100000100000000
100000010000000000000000000000000000000000000100000000

.logic_tile 2 9
000000000000000000000000000000011001001100000000000000
000000000000000000000000000000011100001100000000000001
011000000000000000000010100000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000011000000100000100000000
000000010000000000000000000000010000000000000100000000
000000010000001000000000000000011010000100000100000000
000000010000000001000000000000010000000000000110000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110000010000000000000000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.logic_tile 3 9
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000011100000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011110000000000000000000000000000000000000000000
000000010000000000010000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 9
000000000000000000000111100011100000000000001000000000
000000000000000000000100000000100000000000000000001000
000000000000000111100011100000000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000101100000000000000000000
000000000000000000000000010011000001000000001000000000
000000000000000001000011100000001011000000000000000000
000010010000000000000011100101100001000000001000000000
000000010000010001000000000000001110000000000000000000
000000010000000000000010000011000000000000001000000000
000000010000000000000000000000001101000000000000000000
000000010000000000000000000001000000000000001000000000
000000010000000000000000000000100000000000000000000000
000000010000000011100000010000000001000000001000000000
000000010000000000000011010000001000000000000000000000

.logic_tile 5 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000100000000
000000010011000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000111100000000000000000000000000000
000000010000000000000100000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110000010000000000000000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.logic_tile 6 9
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000010000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 7 9
001000000000000000010000000101100000000000001000000000
000000000000000000000000000000100000000000000000001000
011000000000001001100000000101100000000000001000000000
000000000000000111000000000000100000000000000000000000
010000000000000000000010101000001000000100101110000001
110010100000000000000100000001001101001000010100000000
000100000000001000000010101000001000000100101110000001
000100000000000111000110110101001101001000010100000000
000000010000000000010110011111101000010100001110000000
000000010000000000000010000001000000000001010100000000
000000010000000000000110001000001001000100101110000001
000000010000000000010000000101001000001000010100000000
000000011000010000000000001111101000010100001100000001
000000010000000000000000000001100000000001010100000001
110100010000001000000000011000001001000100101100000001
100000010000000001000010000101001101001000010100000000

.ramb_tile 8 9
000000000001010000000000000000000000000000
000000010000000000000000001101000000000000
011000000000000000000111110000000000000000
000000000000000000000111100101000000000000
110000000000001000000111101101100000100000
010000000000000111000000001111100000000000
000000000000001000000111010000000000000000
000000000000001011000111011111000000000000
000000010000000111000000011000000000000000
000000010001000000000011111011000000000000
000000010000000000000000010000000000000000
000000010000000000000010110011000000000000
000000010000100000000000001111000001001000
000000010000000001000011101101001001000000
110000010000000111000011101000000001000000
110000010000000000100000000101001001000000

.logic_tile 9 9
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000100010000000000000000000000000000000000000000000000
000000010110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010010000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 9
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000100010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 19 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 20 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 9
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000000010000000000000000000000001010000100000000000000
000000010100000000000000000000010000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 25 9
000000000010000000000111100000000000000000
000000010000000001000000000111000000000000
011000000000000000000000001000000000000000
000000000000001011000000000111000000000000
010000000000000111000111100101000000010000
110000000110000000100111100001100000000000
000000000000000000000000000000000000000000
000000001010000111000000001001000000000000
000000010000000000000000001000000000000000
000000010000000000000000000011000000000000
000000010000001011100111101000000000000000
000000010000000011000010011011000000000000
000000010000010001000000001101100000000100
000000010001100000000010011011001010000000
011000010000000000000000001000000000000000
010000010000001111000000000011001111000000

.logic_tile 26 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000010000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 27 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 28 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000010000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 29 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 30 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 31 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 32 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.io_tile 33 9
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 10
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001110000000000100000000
000000000000000000000110000000001100000100000100000000
000000000000000000000000000000010000000000000110000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000001000000000000000000000000000000000000000
100000000000000111000000000000000000000000000000000000

.logic_tile 2 10
000000000000000000000000000001100000000000001000000000
000000000000000000000010010000100000000000000000001000
000000000000000101000111100000000001000000001000000000
000000000000000000100000000000001101000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000010100111000001000000001000000000
000000000000001101000100000000001000000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000010000000101111000000000000000000
000000000000000000000010000001000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000001000010000101100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000010000000100000000000000000000000

.logic_tile 3 10
000000000000000111000000000000000000000000001000000000
000000000000000000000000000000001111000000000000001000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000101000000000000000000000
000000000000000111000011110101000000000000001000000000
000000000000000000010011100000101010000000000000000000
000000000000000000000111000111100000000000001000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000010100111000000000000001000000000
000000000000001101000100000000000000000000000000000000
000000000100000011100010000001000001000000001000000000
000000000100000000100000000000001100000000000000000000
000000000000000101000000000000000001000000001000000000
000000000000000000100000000000001101000000000000000000

.logic_tile 4 10
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000010000
011000000000000000000000000000000001000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000111100000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000001000000000000000000000000000001000000100100000000
000000001010000000000000000000001110000000000100000000
110000000000000111100000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000

.logic_tile 5 10
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000100000000000000000000001000000100100000000
000000000001000000000000000000001011000000000110000010
110000000000000000000010100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000010000001010000100000100000000
000000000000000000000010100000010000000000000110000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000010000011100000000000000101000000
000000000000000000000000000000100000000001000100000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 6 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000001111011001100000000000000000
000000000000010000000000000111011001000000000000100000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100010100000000000000000000000000000
000000000000000000100010110000000000000000000000000000
000000000000000011100010101111011010100010000000000000
000000000000001101100100000011111101000100010000000000
000000000000001111000010100011101101100010000000000000
000000000000001011100110100111101111000100010000000000
000000000000000001100010100011011101110011000000000000
000000000000000101000000001111101110000000000000000000

.logic_tile 7 10
000100000000101000000000000111001000010100001100000000
000000000001011111000000000001000000000001010101010001
011000000000000000000110010101001000010100001100000000
000000000000000000000011110101000000000001010100000001
010100000000101001100110000111001000010100000110000001
110000000001011111000000000001100000000001010100000000
000000000000000000000000010000011001100000110000000000
000000000000000000000010000101011111010000110000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000010000001110000100000000000000
000000000000000000000010000000000000000000000000000000
000100000000001011000000010000011010000011000100000000
000000000000000001000010000000011000000011000110000010
110000000000000000000000010000011101000100100100000000
100000000000000000000011000101011001001000010110000010

.ramt_tile 8 10
000000010001110000000110111000000000000000
000000001111110000000110111111000000000000
011000011110000000000000000000000000000000
000000000000000000000000000101000000000000
110010000000001000000000000101100000000000
110000000000001111000010001011100000000000
000000000001010101100111100000000000000000
000000000000000000000010010111000000000000
000000000000000000000000001000000000000000
000000000000000000000011011101000000000000
000000000000000000000000000000000000000000
000000000000000000000000001101000000000000
000000001100000000000010000111100001000000
000000000000000001000010001001001010000000
110000000000000001000010000000000000000000
110000000000000001000000001111001001000000

.logic_tile 9 10
000000000001000000000000000001100000010110100000000000
000000000001110000000000000000100000010110100000000000
000000000000000000000111100000000000000000000000000000
000000000010000000000100000000000000000000000000000000
000000000001000000000000001000000000010110100000000000
000000000000100000000000001101000000101001010000000000
000010000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000011110000011110000000000
000000000000000000000011100000010000000011110000000000
000000000000000000010000001000000000010110100000000000
000000000000000000000000000111000000101001010000000000
000000101010000000000000000000000000001111000000000000
000000000000000000000000000000001101001111000000000000
000000000000001011100000010111100000010110100000000000
000000000000000111100011100000000000010110100000000000

.logic_tile 10 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000

.logic_tile 11 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 10
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 10
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 10
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 10
000000010000000000000111001000000000000000
000000000000001001000000001011000000000000
011000010000000000000000000000000000000000
000000000000001001000000001111000000000000
110000000000001111100000001101100000000000
010000000000000111100000000001000000000000
000000000000000000000000001000000000000000
000000000000001011000000000011000000000000
000000000000000000000000000000000000000000
000000001110010001000011100101000000000000
000000100000000011000000011000000000000000
000000000000000000000011001111000000000000
000010000000000000000000010111100000000100
000001000000000000000011000011001000000000
110000000000001001100000010000000000000000
110001000000000011100011111001001010000000

.logic_tile 26 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000100000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 27 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 11
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 11
000000000000000000000011100011000000000000001000000000
000000000000000000000000000000000000000000000000001000
011000000000000000000000000011100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000111100000010011100000000000001000000000
000000000000000000000010100000000000000000000000000000
000000000000000011100000000111000000000000001000000000
000000000000000101100000000000100000000000000000000000
000000000000000000000010100000001000000001010000000000
000000000000000000000000001011000000000010100000000001
110000000000001000000110100000000000000000100100000000
100000000000000101000000000000001001000000000110000000

.logic_tile 2 11
000000000000000000000010100000000001000000001000000000
000000000000000000000100000000001110000000000000010000
000000000000000000000000000000000000000000001000000000
000000000000000000000011100000001001000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000000000000000000000001011101110100000000000000000
000000000000000000000000000011011111000000000000000000
000000000000000000000010100000000001001111000010000011
000000000000000000000100000000001101001111000000000101
000000000000000101000010100000000000010110100010000011
000000000000001101100110111011000000101001010000000001
000000000000000000000010101111001101000000000000000000
000000000000000000000110110011111001000000100000000000
000000000000000001000000001000000000010110100000000011
000000000000000000100000001011000000101001010010000010

.logic_tile 3 11
000000000001000101000110110011100000000000001000000000
000000000000100000100010010000000000000000000000010000
011000000000000000000000010111000000000000001000000000
000000000000000000000010100000100000000000000000000000
000000000000000000000010110000001000111100001000000000
000000000010000001000110000000000000111100000000000000
000000000001010000000000001001001100001001010000000000
000000000000000000000000001111101001101001010000000000
000000100000000101000000001011001010011100000000000000
000001000000001101100000001111011011111100000000000000
000000000000000111000000010111000000000000000000000000
000000000000000000000011100000100000000001000000000000
000000000100000000000010100001001011011100000000000000
000000000000100000000100000011001001111100000000000000
110001000000000000000010100011100000000000000100000000
100010100000000000000110010000100000000001000100100000

.logic_tile 4 11
000010100000001000000110100001011101010010100000000000
000000000000000111000000000001111000000010000000000000
011000000000001000000111011000000000000000000100000000
000000000000000101000110001001000000000010000100000000
000010000001000000000000000101111011100000000000000000
000000000000100000000000000011011001100000010000000000
000000000001001000000000010000000000000000000100000000
000000000000000001000010100011000000000010000100000000
000010000000001001100110011111000000010110100000000000
000000000000010001000011000111000000000000000000000000
000000000000000000000011000111101100000000000000000000
000000000010000000000000000111010000101000000000000000
000000000000000001000011000101101000111011110000000000
000000000000001101100100001111111110010010100000000000
110000000000000101000000000000000000000000000100000000
100000000000000000100000001011000000000010000100000000

.logic_tile 5 11
000000000000000000000000000000000001000000001000000000
000010000000000000000000000000001000000000000000001000
011010100000000000000000000001100000000000001000000000
000001000000001101000010110000100000000000000000000000
010000000000000000000011100111001000010100001100000000
110000000000000000000000001011100000000001010100100000
000000000000000001100110001000001000000100101100000000
000001000000000000000000000011001101001000010110000000
000000000000010000000110000111101000010100001100000010
000000000000000000000011101011000000000001010100000000
000000000000000001000000011101101000010100001100000011
000000000000000000100010000011000000000001010100000001
000000000000000000000000010000001001000100101100000011
000000000000000000000010001011001101001000010100000000
110000000000001000000000001101101000010100001100000010
100000000000000001000000000011100000000001010100000000

.logic_tile 6 11
000000000000000000000000010101000000000000001000000000
000000000000000000000010000000000000000000000000001000
011000000000000000000110000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
110000000000000000000000001000001000000100101100000010
010000000000001001000000000111001001001000010110000101
000000000001010001100000011000001000000100101100000010
000000001110100000000010000011001101001000010111000101
000010000010000000000110011111101000010100001100000101
000000000000000000000011100111000000000001010110000000
000000000000000011100011101101101000010100001110000011
000000001110000000100100000011000000000001010110000100
000000000000000000000000001101101000010100001110000011
000000000000000000000000000111100000000001010111000100
110010000000001011100000001000001001000100101100000101
100000000000000001100000000011001001001000010110100000

.logic_tile 7 11
000000000000000000000110000000000001000000001000000000
000000000000000000000000000000001011000000000000001000
011000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
010000000000000000000010110101001000010100001100000000
110000000000000000000110001111100000000001010100100100
000100000001011000000010100000001000000100101110000000
000100000000000001000110111011001001001000010100000100
000000000000000000000011100101101000010100001100000100
000000001010000000000000001111000000000001010100000000
000000000000000000010000000111101000010100001100000111
000000001110000000000000001011000000000001010100000000
000000001000000000000011100111101000010100001100000100
000000100001010000000000001111100000000001010110000000
110000000000000001100110010111101000010100001100000000
100000000001010000000010001011100000000001010100100100

.ramb_tile 8 11
000001001110100111000010000000000000000000
000000111011000000000000001111000000000000
011000000000000000000111100000000000000000
000000000000101111000100001111000000000000
110001000010000000000000001011100000000001
010000100000000000000011101101100000000000
000100000000000111100011100000000000000000
000000000000000000000000001101000000000000
000000000000100000000000011000000000000000
000010000001000000000011000001000000000000
000000001110000011100011110000000000000000
000000001010000000100111000001000000000000
000000000001100000000111011001000001000000
000000000001110000000111011111101101100000
010000101110000000000111001000000001000000
110000000000000000000100000011001001000000

.logic_tile 9 11
000000001000000000000111100101001100100000000000000000
000000000100000111000111101101111110000000100000000000
000000000000001111100111111000001010101010100000000000
000000000000000111000011111101000000010101010000000000
000000000110010111000110001000000000010110100000000000
000000000000000000100010010001000000101001010000000000
000000000000000111110000010001011101100010000000000000
000000000000001001100011100011101001001000100000000000
000111100000000111100111101111111100100000000000000000
000011000000000000100100000001101000001000000000000000
000000000001001001100000001101101110100010000000000000
000000000000001011000000000001011001001000100000000000
000010100000001001100010001111011011110011000000000000
000000000000000011000000001111001110000000000000000000
000000000000000111100111110000011000000011110000000000
000000000000000000100110000000010000000011110000000000

.logic_tile 10 11
000000000110001111000111110011100001000000001000000000
000010100000000111100110100000001101000000000000001000
000000000000000011100000000011100000000000001000000000
000000000000000000100011110000001010000000000000000000
000000000000000111100000000111000001000000001000000000
000000000000001111100000000000101001000000000000000000
000000000000000000000110100001000000000000001000000000
000000001000000000000000000000001110000000000000000000
000000000000000000000000000001000001000000001000000000
000000100001000000000000000000001111000000000000000000
000000000000001001100000000101000001000000001000000000
000001000000101001100011110000001111000000000000000000
000000000000001000000000010001000001000000001000000000
000000000000001001000010010000101011000000000000000000
000000000001000000000110010001000001000000001000000000
000000001000000000000110010000101000000000000000000000

.logic_tile 11 11
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 12 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 11
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 11
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 11
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 11
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000001001001111010111100000000000
000000000000000111000000001011001110000111010000000000
000000000000000000000000010111101101010111100000000000
000000000000000000000010100011001111001011100000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000001000000000000000000000000100000000000
000000000000000000000010100000001011000000000000000000

.ramb_tile 25 11
000000000000000000000000001000000000000000
000000010000000000000011011111000000000000
011000000000000011100000000000000000000000
000000000000000000000000000111000000000000
010000000001010111100111100011000000010000
110000000100101011000010011001100000000000
000000000000000000000000000000000000000000
000000000000000000000000000101000000000000
000000000000001000000011100000000000000000
000000000000001011000000000101000000000000
000000000000000000000000000000000000000000
000000000000001111000010001101000000000000
000000000000101000000000001111100000000000
000010000000000111000010001011001100000000
110000000000000000000010101000000000000000
010000000000000111000000000001001111000000

.logic_tile 26 11
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000

.logic_tile 27 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 11
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 12
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 12
000000000000000000000000000000000001000000001000000000
000000000000000000000010110000001100000000000000001000
011000000000001001100000000000011100000100101100000001
000000000000000001000000001101001100001000010101000001
110000000000000000000110000000001000000100101110000101
110000000000000000000010111001001101001000010110100101
000000000000000000000000000101001000010100001100000000
000000000000000000000000001101100000000001010100000011
000010100000000001100000010000001001000100101110000001
000001000000000000000010001001001000001000010110000000
000000000000011000000000000000001001000100101110000010
000000000000100011000000001101001000001000010110000011
000000000000000000000111000111101000010100001100000101
000000000000000000000100001001100000000001010110100001
110000000000000000000110010111101000010100001100000111
100000001100000000000010001101100000000001010110000000

.logic_tile 2 12
000000001110001000000110111011001111000010000000000000
000000000000000001000010101101001001000000000000100001
000000000000000101100110010101111000000100000000000010
000000000000000000000010100111111100000000000000000000
000000000000000101100000011101001000000100000000000010
000000000000000000000010100011111010000000000000000000
000000000000001000000110100000000000001111000000000001
000000000000000101000000000000001100001111000000000001
000000000000000101000000000001100000010110100010000011
000000000000000000100000000000000000010110100010000011
000000000000000000000000000001001001000000010000000000
000000000000001001000000001001011001000000000010000000
000000000000000000000000000101111000010100000000000100
000000000000001101000000000000000000010100000000000000
000010100000000000000000001101011101000000000000000000
000001000000000000000000000001001010000001000000000000

.logic_tile 3 12
000010100110101111000000010001001010011100000000000000
000000000001000101000010010111001000111100000000000000
000000000000001001000111110000001011001100000000000010
000000000000100111100110100000001100001100000000000000
000000000000001111000000011011011110000010100000000000
000000000000000011100010100101111100000001000000000000
000010000001001001100000011001100000000000000000000000
000000000000000001100010000111000000010110100000000000
000000000000001000000011101111111010010110110000000000
000000000000000001000010100011111111101010110000000000
000000000000000001000000010001011001010000110000000000
000000000000001001100010001101011000110000110000000000
000000000000000001100010010001100000000000000000000000
000000000000000000000010001011100000010110100000000000
000010000000000000000000001011101000111111110000000000
000000000110001111000010100101111111000000100010000000

.logic_tile 4 12
000000000001010000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000001000111000010100111100001000000001000000000
000000001000000000100100000000101000000000000000000000
000010000100001000000000000101000000000000001000000000
000000000100000111000000000000000000000000000000000000
000000000000000111000111100101100000000000001000000000
000000000000000000100000000000001111000000000000000000
000010100001000000000000000011100000000000001000000000
000001000000110111000000000000100000000000000000000000
000000000001000000000111000000000000000000001000000000
000000000000000000000100000000001110000000000000000000
000100000010001000000000000000000000000000001000000000
000000000000000111000011100000001100000000000000000000
000000000000010000000111000101100000000000001000000000
000000000000100000000000000000100000000000000000000000

.logic_tile 5 12
000000000000000000000000000111001000010100001100000000
000000000000000001000000000001000000000001010100110001
011000000000010000000010110111001000010100001100000001
000000000000100101000010000101000000000001010111000000
010100000000000000000110101000001000000100100110000000
110000000000001001000100001111001101001000010110100000
000000000000010000000000000000011000000011110000000000
000000001100100000000000000000000000000011110000000000
000000100000000000000000011000011110000010100100000100
000000000000000000000010001111000000000001010100000010
000000000000000000000000000001100000010110100000000000
000000000000000000000000000000100000010110100000000000
000000000000001001100000000111100001010000100100000100
000000000000000001000000000001001001001001000100000010
110010000000011000000111001000000000010110100000000001
100000000000100001000000001001000000101001010000000000

.logic_tile 6 12
000000000000001111100011000101001000010100001110100011
000000000100000101000100000011000000000001010110010100
011000000000000111100000010111001000010100001110000010
000000000000000000100010010111000000000001010110000101
010001000000001000000111100111001000010100001100000011
110000100000000001000100000011100000000001010110100101
000000000000000000000000000011001000000100100110000010
000000000000000000000000000000001101000100100110100101
000100000100001000000110011111111000110011000000000000
000000000000000011000010011001101000000000000000100000
000000100001010000000000000111000000010110100000000000
000001000000000000000000000000100000010110100000000000
000001000000001001100110011001001000101001010001000000
000000000000000011000110001111010000111101010010000000
110000000000000000000010010000001100000011110000000000
100000000000000000000010010000010000000011110000000000

.logic_tile 7 12
000000000100000001100000010111001000010100001100000000
000000000000000000000011111001000000000001010101010100
011000100000010000000011101000001000000100101100000000
000001000000101011000000000101001000001000010110000100
110001000000000000000000000101101000010100000100000000
110000000000000000000000001011000000000010100100000100
000000000000001000000110001001100001110000110000100000
000000000000001111000000001001001010110110110000000000
000001000000000000000000010001111010111101010010000001
000000000000000000000010000000100000111101010000000001
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001101011000000110001101111110010100000100000000
000000000000000001000000001101010000000010100100000100
110000000001010000000000010000001001000011000100000101
100000001000000000000010000000011101000011000101000000

.ramt_tile 8 12
000000010000000000000000001000000000000000
000000000000000111000000000111000000000000
011010010001001000000111111000000000000000
000000000000000111000111101011000000000000
010000000000000000000111101011000000000000
110000001100000000000100001011100000000000
000000000000100111100000000000000000000000
000000000000010000100011010111000000000000
000100000000100001000110101000000000000000
000000001011000000000000000001000000000000
000000000000000000000010100000000000000000
000000000000000000000111000011000000000000
000001000000100000000000001111100000000000
000000101101001001000000001001101000000000
010000000000000001000000011000000001000000
110000000000000000000010101101001001000000

.logic_tile 9 12
000000000000000000000000000000001010000011110000000000
000000000000000000000000000000010000000011110000000000
000100100000000000000000000000000001001111000000000000
000000000000000101000000000000001011001111000000000000
000001000000010101100110101101101101100010000000000000
000010000000100101100110010111101010001000100000000000
000000000000001111100110110111111010000010100000000000
000000000000001111100111110000110000000010100000100000
000100000000000111110000000000011010000011110000000000
000000001100000000100000000000000000000011110000000000
000101000000000000000000000001101110011100000000000001
000010000000000000000000001111011010111100000000000000
000010000000000000000110111000000000000110000000000000
000000000000000000000010001111001010001001000000100100
000000000000000111000011100101011110000010100000000100
000000000000000000000000000000110000000010100000100000

.logic_tile 10 12
000010000000001000000000000101100001000000001000000000
000001000000000101000000000000001010000000000000010000
000000000000000000000011100101000001000000001000000000
000001000000100000000100000000001001000000000000000000
000000000000100101100000000101100000000000001000000000
000000000000010000000000000000101000000000000000000000
000000000000001111000000000000001000111100001000000000
000001001000000101100011110000000000111100000000000000
000010000110000000000000000000000000000000000000000000
000001100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 12
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 12
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 12
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000001100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 12
000000000000001011000111000001011010001000000001000000
000010100000000111100011100001001001010100000000000000
000000000000000001100010100000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000111000110000001011000001000000001000000
000000000000001011000000001101001110010100000000000000
000000000000000101000010011101001110000110100000000000
000000000000000101000010001001011001001111110000000000
000000000000000001000000001011001010010111100000000000
000000000000000000000000001011001010001011100010000000
000000000000000000000000000111111000010111100000000000
000000000000001001000010100101101111001011100000000000
000000000000000001000011110111101011000110100000000000
000000000000000000000010100101001100001111110000000000
000000000000000000000111100101111011000000010001000000
000000000000000001000000000001011011100000010000000000

.ramt_tile 25 12
000000010001000001000111100000000000000000
000000000000110000100011111101000000000000
011000010000000000000000000000000000000000
000000000000001001000000001001000000000000
110001000000000000000011100101000000000000
110000000000000000000110011001100000000000
000000000000001111100111100000000000000000
000000000000000011000000000011000000000000
000000100001010011000111001000000000000000
000001000000100000000000001101000000000000
000000000000000000000111110000000000000000
000000000000000000000011110001000000000000
000000000000100000000010001101100001000000
000000000000000000000000000001001101000000
010000000000000000000000001000000000000000
110000000000000000000000001011001101000000

.logic_tile 26 12
000000100000000000000000000000000000000000000000000000
000001001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000101000000000000000000000000
000000000000000000000011010000100000000001000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000011100000000000000000000000
000000000000000000000000000000100000000001000000000000

.logic_tile 27 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 12
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 13
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 13
000000000000000101000010100000001000000100101110000011
000000000000000000000010101011001100001000010100010100
011000000000000101000000010011001000000100100110000010
000000000100000101000010000000101100000100100100000100
010000000000000111000010101101111101000000000000000000
110000000000000000000100001001111011000100000000000000
000000000001010000000010101000011000010100000000000001
000000000000000000000010100001000000101000000010000000
000000000000001001100000010000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001101001000000000010000000
000000000000000000000000001001011000010000000000000000
110000000000000000000000000011001010100000000000000000
100000000000000000000000000011001000000000000000000000

.logic_tile 2 13
000001000000000011100000000101100000000000001000000000
000010100000000000000000000000100000000000000000001000
000000000000000000000000000000000000000000001000000000
000000000000000101000000000000001101000000000000000000
000000000000101000000010000011100000000000001000000000
000000000001000011000000000000000000000000000000000000
000000000000000000000010000101000000000000001000000000
000000000110000000000011110000100000000000000000000000
000000000000000000000010100000000001000000001000000000
000000000000000000000000000000001111000000000000000000
000010000001010101000000000001100000000000001000000000
000001000000000000000000000000001000000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000010100101100000000000001000000000
000001000000000000000000000000100000000000000000000000

.logic_tile 3 13
000100000000000111000111000011100000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000000101000111000101000000000000001000000000
000000001010000000100000000000100000000000000000000000
000100000000000000000010100001100000000000001000000000
000000001100000000000100000000001100000000000000000000
000000000000000000000010100000000000000000001000000000
000000000000000000000100000000001001000000000000000000
000100000000001000000000000111000001000000001000000000
000000000000000011000000000000001011000000000000000000
000010100000000000000110100000000001000000001000000000
000000000000000000000000000000001110000000000000000000
000000001100001000000000000001000000000000001000000000
000000000000000011000000000000000000000000000000000000
000000000000011000000000000000000001000000001000000000
000000001010101001000000000000001001000000000000000000

.logic_tile 4 13
000000000001000000000000000000000001000000001000000000
000000000000100000000000000000001100000000000000010000
000000100000000000000111100000000001000000001000000000
000000000000000000000100000000001001000000000000000000
000010000000000000000110000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000000000001000000000001011000000010110100010000000
000000000000100001000000001111000000000000000000100000
000010000000000000000111100011000000100000010000000000
000000000000001111000100000000101111100000010000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000100000000000000000110001101101110011100000000000000
000000000000000000000110110111011011111100000000000000
000000000000000111000000000000000001001111000010000000
000000000000000000100010110000001111001111000000000111

.logic_tile 5 13
000000000000011000000000000101000001000000001000000000
000000000000001001000000000000001011000000000000001000
000000000000001101000110010011100001000000001000000000
000000001100000111000111100000001000000000000000000000
000100000000000000000010100001100001000000001000000000
000000000000001111000010000000101101000000000000000000
000000000000000001100010100101100000000000001000000000
000000001010000001100100000000001110000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000101011000000000000000000
000000000001000000000000000001100001000000001000000000
000000000000100001000010000000101010000000000000000000
000101000000000000000000000111100001000000001000000000
000000100000000001000010000000101000000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000010000000001111000000000000000000

.logic_tile 6 13
000000000000100000000000000011100001000000001000000000
000000000001000000000000000000101011000000000000001000
000010100000010101000010110001101001001100111000000000
000000000000000000000010010000101100110011000000000100
000001001100100000000000000001101001001100111000000000
000000100001000000000000000000101100110011000000000000
000000000000000000000110000011101001001100111000000000
000000000000000000000110000000101000110011000000000100
000001000000011000000110110111001000001100111000000100
000000100000010111000010100000001111110011000000000000
000000000000000001100010100011001000001100111000000000
000000001010000001100110000000001101110011000000000000
000000000010000000000110000111101000001100111000000010
000000000000000001000100000000001101110011000010000000
000010000000010000000110000111101001001100111000000100
000000000000000001000100000000101011110011000000000000

.logic_tile 7 13
000000001110000101000000000001100000010110100100100001
000000000000000000000000000011000000000000000100000000
011000000000000111100000010101001110100010000000000000
000000000100000000100011101101101000000100010000000000
110000000010101000000111100101000000010110100000000000
110000000001001111000110100000000000010110100001000000
000010000000000000000000000001100000010110100000000000
000000000100000000000010100000100000010110100001000000
000000001110001000000000000001100001010000100110000101
000000000000000001000000000011001100000110000110000010
000000000000011011000000000000000001001111000000000101
000000000000000001000000000000001011001111000000000000
000000001110110111100010000000000000000000000000000000
000000000101010000000000000000000000000000000000000000
110000000000000000000000000000000001000000100000000000
100000000000000000000000000000001100000000000000000000

.ramb_tile 8 13
000000000001100111100011000000000000000000
000000010000100000100000001101000000000000
011000100000000011100110000000000000000000
000001000000000000100111111101000000000000
110001000001010000000011101001000000000010
010000000000000000000111111011000000000000
000000000000000000000111000000000000000000
000000000000000000000100000011000000000000
000011000000000111000000010000000000000000
000000000000000000000011101111000000000000
000000000000000000000000000000000000000000
000000000000010000000011101111000000000000
000000000001010000000011101001100001000100
000000000110000000000011101101101001000000
110000000000000011100000001000000000000000
110000000000000000000000000001001001000000

.logic_tile 9 13
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000001001100001110000110000000000
000000000000001101000000001011001011000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000001010000100000000000000
000000000000000000000110000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000010110100000000000
000000000000000000010000001001000000101001010010000000
000000000000000000000000011001001111100010000000000000
000000000000000000000011101101111111000100010000000000
000010100000010000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.logic_tile 10 13
000000000000000000000000000000000000010110100000000000
000000000000000000000000001101000000101001010000000000
000000000000000000000000000000011110000011110000000000
000000000000100000000000000000010000000011110000000000
000000000000100000000010100111100000010110100000000000
000000000000010000000100000000000000010110100000000000
000000000000000000000010100000011010000011110000000000
000000001000000000000100000000010000000011110000000000
000000000000000000000000000000000001001111000000000000
000000000000000000000000000000001110001111000000000000
000000000000000101000000010000000000010110100000000000
000000000000000000100011111111000000101001010000000000
000000000000000000000111000011101111100010000000000000
000000000000000000000110111111011101000100010000000000
000000000000000101000010100000000001001111000000000000
000000000000001101100110110000001111001111000000000000

.logic_tile 11 13
000000001010001111000110100001000000000000001000000000
000000000000001111100000000000101011000000000000001000
000000100000001101100011100101100000000000001000000000
000000000010000101000100000000001010000000000000000000
000000000110001101100111110001100000000000001000000000
000000000000000101000010100000001111000000000000000000
000000000000000011100110100011000001000000001000000000
000000000000101111100011110000101001000000000000000000
000000001000000000000000010101000000000000001000000000
000010100000000000000011100000101000000000000000000000
000000100000000000000000000001100000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000100000000111000101100001000000001000000000
000000000000010000000100000000001011000000000000000000
000000000000000000000000000101000001000000001000000000
000000000000100000000000000000001011000000000000000000

.logic_tile 12 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 13
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 15 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 13
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 13
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 13
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 13
000001000000010000000000000000000000000000000000000000
000000000001100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000

.logic_tile 23 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 13
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 13
000000000000000000000011101000000000000000
000000010000001001000000001101000000000000
011000000000001001100011100000000000000000
000000000000001011100111011011000000000000
110000000000000011000000000001000000100000
010000000000001011100000000001100000000000
000000000000000000000110001000000000000000
000000000000000111000100001001000000000000
000000000110000000000011101000000000000000
000000001110100000000110100001000000000000
000000000000010000000111101000000000000000
000000000000100000000000001011000000000000
000000000000000000000000001101100000000000
000000000000000000000000001001001010000000
110000100000000111000000000000000001000000
110000000000000000100000000101001000000000

.logic_tile 26 13
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000101000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 27 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 13
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 13
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 14
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 14
000000000000001101000110000111101101011100100000000000
000001000000000001000010100011011000001100100000000000
011000000000000001100010101001011001100111010000000000
000000000000001111000110110001011010100001010000000001
000000000000000001000000011001001011000000000000000000
000000001000000101000010000111001011000100000000000000
000000000000000000000010000000000000001111000101000000
000000000000001111000000000000001001001111000110000001
000000000000001000000010001001111100110000110000000000
000000000000001101000000001111101110011111110000000000
000000000000000001000000001111101111101001000000000000
000000000000000000000000000011101001110000100000000000
000000000001000111000010000000001010000100000000000010
000000000000000000000000001111011010001000000000000000
110000000000001001000111000000001000110000000000000000
100000000000000001000100000000011001110000000000100001

.logic_tile 2 14
000000001100000000000111000111100000000000001000000000
000000000000000000000100000000000000000000000000010000
000000000000000000000111010000000001000000001000000000
000000000000000000000110000000001101000000000000000000
000000000000000000000000000000001000111100001000000001
000000000000000000000000000000000000111100000000000000
000000000000010011100000001001100000100000010000000000
000000000000000111100000000101101100000000000000100000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000010000000010010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000001110100000000000001001101001000010000000000000
000000000001000000000000000101111101000000000000100100
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000

.logic_tile 3 14
000100000000000000000000000111100000000000001000000000
000000000000000000000011010000000000000000000000010000
011010100001011000000111100101100000000000001000000000
000000000000000111000100000000100000000000000000000000
010000001100000000000000000000001000111100001000000000
010000000000000000000010010000000000111100000000000000
000000000000000000000111011000000000010110100000000000
000000001010000000000111111101000000101001010000100111
000101001110000000000000000001100000010110100010000100
000000100000000000000000000000100000010110100000100110
000000000000000000010000000000000000010110100000000111
000000000000000000000000001101000000101001010000100000
000000000000000000000000000000011110000011110110000000
000000000000000000000000000000010000000011110100100010
110010000000001000000000010000011000000011110000000001
100000000000000001000010000000000000000011110000100111

.logic_tile 4 14
000000000001010000000110110001100000000000001000000000
000000000000000000000011110000100000000000000000001000
000000000000000101100010100101100000000000001000000000
000000000000000000000000000000001001000000000000000000
000010100001010111100111100001100000000000001000000000
000000000000000000100100000000000000000000000000000000
000000000000000111000110100101000000000000001000000000
000000000000000111000000000000100000000000000000000000
000101000000000000000000000101100001000000001000000000
000000000000010000000000000000001011000000000000000000
000000000000000000000000000001000001000000001000000000
000000000000000000000010000000101010000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000000000

.logic_tile 5 14
000000000000000111100000010011100000000000001000000000
000000000000000000100010010000101101000000000000010000
000000000000000101000000000011100001000000001000000000
000000000000000000100000000000001011000000000000000000
000000000000000111000000010101000001000000001000000000
000000000110000111000011100000101101000000000000000000
000000000000000001100000010000001000000000110000000000
000000000000000000100011100000001000000000110000100000
000000000000000000000000000000011110010111000000000100
000000000110000000000010001001001010101011000000000001
000000000000000000000110101000011011000110110000000100
000000000000000001000010000001001110001001110000000000
000100000000000000000000001001111110100110010000000100
000000000000000000000000000101001101011010010000000000
000000000000000000000000000000000000001111000000000000
000000000000000101000000000000001010001111000000000000

.logic_tile 6 14
000011000000000011100000000001101000001100111000000000
000000000000000000100000000000101100110011000000010000
000000000000000000000110000011001000001100111000000000
000000000000000000000000000000101101110011000000000000
000000000000100001100000000011001001001100111000000000
000000000001010000100011100000001100110011000000000000
000010000000010001000010010000001000111100001000000000
000001000110000111000011000000000000111100000000000000
000000001110000101100110100101111011100000000000000000
000000000000000001000010000101101011000100000000000100
000010100000000000000000000000011010000011110000000000
000000000000000001000000000000000000000011110000000100
000000000000100000000000000101000000010110100000000000
000000000001010000000000000000100000010110100000000100
000010100000010000000000000000000000010110100000000000
000001000000000000000000000001000000101001010000000000

.logic_tile 7 14
000000000000101000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000001000000000000000000000001111000000000000
000000000000001011000000000000001011001111000001000000
000000000100000000000000000000000000000000000000000000
000000000000010000000010010000000000000000000000000000
000000000000000000000000000000000000001111000000000000
000000000000000000000000000000001111001111000001000000
000101100000000000000000000000000000000000000000000000
000011100000000000000000000000000000000000000000000000
000000000001010000000000000001000000010110100000000101
000000000000000000000000000000000000010110100000000000
000100000000100000000000011000000000010110100000000101
000000000001000000000011010001000000101001010000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000

.ramt_tile 8 14
000010111101011111100110010000000000000000
000001000000101111100110111111000000000000
011010110000000000000000001000000000000000
000000000000000000000000001011000000000000
010011100000000000000011100001000000000000
110000000000000000000100001011100000000000
000000001000010011100111100000000000000000
000000001100000001100000000111000000000000
000000100000000000000010000000000000000000
000000000000000000000011000001000000000000
000000000000000000000110000000000000000000
000000000000000000010100001011000000000000
000000000000000000000010001101100000000000
000000000000000001000010001101001001000000
010000000000000000000000000000000000000000
110000000000000000000000001111001000000000

.logic_tile 9 14
000000000001010000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000001000
011010000000001000000110000111000000000000001000000000
000000000000000001000000000000100000000000000000000000
110000000000000000000000001111001000010100001100000000
010000000000000000010000000111100000000001010100000000
000010000000000001110000011000001000000100101100000000
000000000000000000000010000011001101001000010100000000
000000000000000000000110011000001001000100101100000000
000000000000000000000011100111001000001000010100000000
000000000000010111100000001101101000010100001100000000
000000000000000000000000000011000000000001010100000000
000000000000000000000110111101101000010100001100000000
000000000000000000000010000111100000000001010100000000
110000000000000111100110101000001001000100101100000000
100000000000000000000000000011001001001000010100000000

.logic_tile 10 14
000000000000000111000000000011111111100010000000000000
000000000000000111000010110001111100000100010000000000
011000100000000000000000010111011001100010000000000000
000000000000000000000010100101011110000100010000000000
010001000001011001100011101001001110100010000000000000
010010000000000111000100001111001111000100010000000000
000001000000000000000000000111001011000001100100000000
000000000000100000000010100000111101000001100100000000
000000000000101001100110110000000000010110100000000000
000000000000010001100010000111000000101001010000000000
000000000000000000000110000011001010100000000000000000
000000000000001001000000000000001100100000000000000000
000000000000000101000110001011011010001001010010000000
000000000000001101100000000111111101101001010000000000
110000000000001001100111010000001011000011000100000000
100000000000100011000011000000011101000011000100000000

.logic_tile 11 14
000010100000000000000000000011100001000000001000000000
000001000000000000000000000000001011000000000000010000
000000000000001011100000000001100001000000001000000000
000000000000000101100000000000001000000000000000000000
000000000000000000000000000101100001000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000001111000011100000001000111100001000000000
000000000000000001000100000000000000111100000000000000
000000001010000000000000000000011110000011110000000000
000000000000000000000000000000000000000011110000000000
000000000000000001100000000000000000010110100000000000
000000000000000000000000000111000000101001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000

.logic_tile 12 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 14
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 14
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 14
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 14
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 14
000000010000000000000000000000000000000000
000000000010000000000010001111000000000000
011000010000001111000000000000000000000000
000000000000000111100000001011000000000000
110000100000000000000000000011000000000000
010001000000010111000000000111000000001000
000000000000000111100000001000000000000000
000000000000000000000000000011000000000000
000000000000000001000111011000000000000000
000000000000000000000111010101000000000000
000000000000000101100111101000000000000000
000000000000000000100100001011000000000000
000000000000001011100111000101000001000000
000000000000000111100000001001001111000100
010000000000000000000111100000000001000000
010000000000000000000000000111001000000000

.logic_tile 26 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000000000000
000000000000000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 15
000000000000001011100010000001000000000000001000000000
000000000000001011100000000000100000000000000000001000
011000000000000000000000010011100000000000001000000000
000000000000000000000010010000000000000000000000000000
110000000000000011100111010000000000000000001000000000
010000000000000000000111010000001111000000000000000000
000000000000000001000000000000001000111100001000000000
000000000000000000100010110000000000111100000000100000
000000000000000001000000001011011011000011100000000011
000000000000000000000010011001011110000011110000000001
000000100000000000000110000001001010000100000000000000
000001000000001001000000001101011000000000000000000000
000000000000000000000011111011101110101101110000000000
000000000000000000000011000101111010100111100000000000
110000000000000001100000001000000000010110100100000000
100000000000000000000000001011000000101001010100000101

.logic_tile 2 15
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000001000000110000101100001000000001000000000
000000000000001001000100000000101001000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000010000000000000000000001000000000
000000000000000001000000000000001110000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000010001100000000000001000000000
000000000110000000000010110000000000000000000000000000
000000000000001000000000010101000000000000001000000000
000000000000001101000010110000100000000000000000000000
000010100000000000000000000000001000111100001000000100
000000000000000000000000000000000000111100000000000000

.logic_tile 3 15
000000100000100000000000010101100000000000001000000000
000000000001000000000011100000100000000000000000001000
000010100000000101000011100101000000000000001000000000
000000000110000000000000000000101011000000000000000000
000000001110000000000010110001100000000000001000000000
000000000000000000000011100000001100000000000000000000
000000000001001001000010100001000001000000001000000000
000000000000100011000010000000101101000000000000000000
000000100000000000000000000101000001000000001000000000
000000001000000001000000000000101011000000000000000000
000000100000010000000111000000000001000000001000000000
000001000000000000000100000000001010000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001010000000000000000000
000010100000010000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000000000

.logic_tile 4 15
000000000000000000000000000111100000000000001000000000
000000000100000000000000000000000000000000000000010000
000010000000000000000111100000000001000000001000000000
000001000000000000000011100000001001000000000000000000
000110000000000000000111110000001000111100001000100000
000000000000000000000011100000000000111100000000000000
000000000000000001000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000001000000000000001000001011001100110000000000
000000000000100000000000001101011001110011000000000001
000010000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000100010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000101101010001100110000000100
000000000000001001000000001101010000110011000000000000

.logic_tile 5 15
000000000000001000000000000101000001000000001000000000
000000000000000111000011110000101010000000000000001000
000000000001001001100000010101001001001100111000000000
000000000000100111100010010000001011110011000000000000
000100000000001011100000010101101000001100111000100000
000000000000000011100010110000001001110011000000000000
000000000000010011100000010011101000001100111000000001
000000000000100111000011100000101010110011000000000000
000000000000011000000000000001101000001100111000000000
000000001010001101000000000000001100110011000000000000
000010100000000000000000010001101000001100111000000000
000001000000000000000010100000001111110011000000000000
000100000000000000000000010111101001001100111000000100
000000000000000000000010110000001001110011000000000001
000010000000001000000000010001001001001100111000000000
000001000000001101000010110000001111110011000000000000

.logic_tile 6 15
000000000000010101000010110101001111000010110010000000
000000000000000111000011011101001000000111110000000000
000000000000000011100000001001001010010011110000000000
000000000000000101100000000001101001000011100000000100
000000000000100101100010101101101001010110100010000000
000000000000000101000010101101111000100101010000000100
000100000000001011100011110001101100000011110000000000
000000000000000101000011011001011011000111010010000000
000000100000000000000000000000001001001100000010000000
000001000000000000000010110000011000001100000010000000
000010000000010000000000000001101110000011110000000100
000001001010100000000000001001001000000111010000000000
000000000000000101000000000000000001001111000000000000
000000000000001101100000000000001010001111000000000000
000000000000000000000000000001011001001110000000000000
000000001110000000000000001001001010001111100000000100

.logic_tile 7 15
000001000000100000000111000000011010000011110000000000
000000100001000000000100000000010000000011110001000000
000010001100010011100111000011100000000000000000000000
000000000000000000100100000000100000000001000000000000
000000001000000000000000000000001110000011110000000000
000000001010000000000000000000010000000011110001000000
000110100000000000000000000000000000000000000000000000
000101000000000000000011100000000000000000000000000000
000000000000000000000000000000011000000011110010000000
000000000000000000000000000000010000000011110000000100
000000001001000000000000000000000001001111000010000000
000000000000100000000011010000001000001111000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000110000000000000000000000000001111000001000000
000000001010000000000000000000001001001111000001000000

.ramb_tile 8 15
000100100000000111100000000000000000000000
000001010000000000100000001111000000000000
011000100000011000000011100000000000000000
000001000100000111000000001111000000000000
110000000001010000000011101011100000000000
010000000000000000000011100101000000010000
000001001010000111000000001000000000000000
000000000000000000000000001001000000000000
000000000001000000000010000000000000000000
000000000000100000000010011101000000000000
000000000000000111000000010000000000000000
000000000100000000100011001101000000000000
000000000000000000000111011011000001000000
000000000100000000000011000111101101010000
010000000000000111000000001000000000000000
010000000000000111000000000111001000000000

.logic_tile 9 15
000000000000000000000000011101001000010100001110000000
000000000100000000000010000011000000000001010100010000
011000000000000000000000001111001000010100001100000000
000000000000000000000000000111000000000001010100000000
110000000000101000000000000111101000000100100110000000
010000000000000001000000000000001001000100100100000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000010010100000000000000000000000000000
000000000000011000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
110000000000001000000000000000000000000000000000000000
100000000000001011000000000000000000000000000000000000

.logic_tile 10 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000001000000000000000000001000000100000000000
000000000000001111000000000000001000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000110000000000100000000000000000000000000000000
000000000000000111000000001101001101111101010000000000
000000000000000000000000001101001111111100100000000001
000010000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000100000000000000000000000000000000000000000000

.logic_tile 11 15
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000

.logic_tile 12 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 15
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 15
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 15
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 15
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 15
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000100000000000
000000000000000000100000000000001010000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 15
000000000000001111100000001000000000000000
000000010000000111000000000011000000000000
011000000000001000000011101000000000000000
000100000000000111000100000111000000000000
110000000000010001000000000011100000010000
110000000110000000100000001011100000000000
000000000000000000000000000000000000000000
000000000000000000000000000011000000000000
000000001000101011100000000000000000000000
000000000000001011100010000001000000000000
000000000000000000000111100000000000000000
000000000000000001000000000001000000000000
000001000000000000000011100111100000001000
000000000000100001000000000101101100000000
010000000000010000000000001000000000000000
010000000000101111000011101001001110000000

.logic_tile 26 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 16
000000000000000000
100100000000000000
000000000000000000
000000000000000001
000000000000000100
000000000000001100
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
010000000000000000
000000000000000000
000011010000000001
000000000000000000
000000000000000000

.logic_tile 1 16
000000000000000101000010101101101000000000100000000000
000000000000000111100110110101011001000000000000000100
000010100000001000000010100011011001000000000000000000
000001000000000001000110111111011001000010000000000000
000000000000000000000000000001000001100000010000000000
000000000000000000000010110000001011100000010000000000
000000000000000101000010100011000000100000010000000000
000000000000001101100010100011101110000000000010000001
000000000000001001100000011001001010111111110000000000
000000000000000011000010001101011000101101110000000000
000000000000000000000000011011011001110101010000000001
000000000110000000000011010111101011111110100000000000
000000000000001000000000011001111111000000000000000000
000000000000000001000011001001111101010000000000000000
000000000001000000000000000001011010010110000000000000
000000000100100001000011101101011000010110100000000000

.logic_tile 2 16
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000001000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000011100111000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000111000010000111000000000000001000000000
000000000100000000000010000000000000000000000000000000
000000000000000000000000000101100001000000001000000000
000000000000000000000000000000101011000000000000000000
000000000000000101100000000000000000000000001000000000
000000000110000000100010000000001110000000000000000000
000100000000001101100000000000000001000000001000000000
000100000000001101100010000000001010000000000000000000
000010000000000000000000000000000001000000001000000000
000000000000000000000000000000001100000000000000000000

.logic_tile 3 16
000100000000001000000000000000000000000000001000000000
000000000000000011000000000000001000000000000000010000
000000000000010000000000000000000001000000001000000000
000000000000000000000000000000001010000000000000000000
000000001110000000000000000000001000111100001000100000
000000000000000000000000000000000000111100000000000000
000000100000001000000000000000000000000000000000000000
000001000000001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 16
000000000100100111100111000000000000000000001000000000
000000000000000000100000000000001101000000000000001000
000000000000000101100111000000000001000000001000000000
000000000000000000100100000000001001000000000000000000
000000000001000000000000000001000000000000001000000000
000000001010100000000000000000100000000000000000000000
000100000000001000000111000011000001000000001000000000
000000000000001111000000000000001000000000000000000000
000010100000000000000000000000000001000000001000000000
000001000000000111000010000000001011000000000000000000
000000000000010000000000000011000001000000001000000000
000000000000000000000000000000001010000000000000000000
000000000010000000000000000000000001000000001000000000
000000000000000000000000000000001110000000000000000000
000010100000000111000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000

.logic_tile 5 16
000000000000001000000110000001101001001100111000000000
000000000000001111000100000000001001110011000000010000
000000000000001111000110010111001000001100111000000000
000000000000000011000111100000101011110011000000000000
000000000000001001100111010000001001001100110000000000
000000000000001001100111000001001000110011000000000000
000000000000011001100010101101011011111010110000000000
000000000000001001100000001111111010001010000000000000
000000000000000000000110000011111000000000000000000000
000000000000000001000000000101111100001100110000000000
000000000000000000000010000101100000100000010000000000
000000000000000000000000000101001001000000000000000000
000000000000000001000011101101111110010111110000000000
000000000000000000000010001101010000000001010000000000
000000000000000001100000010111011110001000000000000100
000000000000000000000011111011001111010000000000000000

.logic_tile 6 16
000000000000001000000000010001100001000000001000000000
000000000100011001000011000000101010000000000000001000
000000000001011001100110000101100000000000001000000000
000000000000000011100110100000101101000000000000000000
000000000000000000000000010001100001000000001000000000
000000000000000000000010010000001110000000000000000000
000000000000000001000010010001100001000000001000000000
000000000000000000000011000000101100000000000000000000
000000000000000101100011000011000000000000001000000000
000000001010000000100000000000001001000000000000000000
000010000000000011100000000111000000000000001000000000
000000000000000000000000000000101011000000000000000000
000010000000100000000110100101100001000000001000000000
000000000000000011000100000000101000000000000000000000
000000000000100011000000000001000000000000001000000000
000000000000000000000000000000001110000000000000000000

.logic_tile 7 16
000000000100000000000000000101100000000000001000000000
000000001010000000000000000000000000000000000000001000
011000000000001000000111100001100000000000001000000000
000000000000000001000010110000100000000000000000000000
010010000000000000000010111101001000010100001100000001
110010000000010000000110001101100000000001010110000000
000000000000000000000111101000001000000100101100000000
000000000000001101000000001001001101001000010110000000
000010000000000000000110001000001001000100101111000000
000000000000010000000000001101001000001000010100000000
000000001011000000000110001111101000010100001100000000
000000000000100000000000001001000000000001010110000000
000100000000000000000000001111101000010100001100000000
000000000000000000000000001101100000000001010110000000
110000000000000001100000011000001001000100101100000000
100000000000000000000010001001001101001000010110000000

.ramt_tile 8 16
000000010000000000000000001000000000000000
000000000000000000000000001111000000000000
011010010000000000000000011000000000000000
000000000000000000000011100101000000000000
110000000000000000000000001111100000000000
110000001110000000000000001011100000000000
000001000001111111100000001000000000000000
000000000000000111100000001011000000000000
000010000011010001000000001000000000000000
000000001110110000000000001001000000000000
000000000000000101000010010000000000000000
000000000000000111100010110011000000000000
000000000100010001100111101111100000000000
000000001100000000100010010101001110000000
110000000000000000000010000000000001000000
010000000000000001000110001111001100000000

.logic_tile 9 16
000000000000000111000000000001100001000000001000000000
000000000000000000000000000000001010000000000000001000
000000000000000111100111100111100000000000001000000000
000000000000001101100100000000001000000000000000000000
000001000000000000000011100111100000000000001000000000
000010000000000000000100000000001100000000000000000000
000000000000000011100000000001100001000000001000000000
000000000000000000100000000000001111000000000000000000
000000000000000111000000000011000000000000001000000000
000000000000000011000000000000001011000000000000000000
000000000001011000000010010111100000000000001000000000
000000000000000111000111100000101111000000000000000000
000000000000000000000000010011100001000000001000000000
000000000000000000000011100000101100000000000000000000
000000000000000111000010100011100001000000001000000000
000000000000001111100011110000101001000000000000000000

.logic_tile 10 16
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110101101001110100010000000000000
000000000000000000000111110011011101001000100000000000
000000000000001111000000000101100000000000000000000000
000000000000000011100000000000000000000001000000000000
000010000001000000000000000000011000010101010000000000
000000000100100101000000000101010000101010100000000000
000001000000000000000111100001100000000000000000000000
000010000000000000000100000000100000000001000000000000
000010000001010001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000

.logic_tile 11 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000

.logic_tile 12 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 16
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010100000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001000001111001110100000000
000000000000000000000000000111001110010110101100000100
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
110000000000001000000000000000000000000000000000000000
100000000000001101000000000000000000000000000000000000

.logic_tile 15 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 16
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000010000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 16
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010101000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 16
000100000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 16
000000001000000111000000000000000000000000000000000000
000100000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001000000000000000000000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 16
000000010000000101100110101000000000000000
000000000000000000100100000101000000000000
011000010000001000000110100000000000000000
000000000000000111000100001001000000000000
110000100000000000000000001101100000001000
010000000000000000000000001101000000000000
000000000000001011000011000000000000000000
000000000010001111100100000001000000000000
000000000000000000000000011000000000000000
000100000000000000000010011011000000000000
000000000000000011100000001000000000000000
000000000000000000000010011001000000000000
000010000000011011100000000111000001000000
000101001100100011100011100111101111000000
010000000000000000000111101000000000000000
010001001100000000000000000011001110000000

.logic_tile 26 16
000000000000000000000000000000000000000000000000000000
000100000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011100000100000000000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 17
000000000001000000
000100000000000000
100000000000000000
000000000000000001
000000000000001100
000000000000000100
001100110000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
010000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.logic_tile 1 17
000000000000000001100010100000000001000000001000000000
000000000000000000000000000000001111000000000000001000
011000000000000000000000000000011110000100101100100010
000000000100000000000000001001011000001000010100000001
110000000000000000000010110101001000010100001100100000
010000000000000000000010001101100000000001010100100010
000000000000000000000110000000001000000100101100000000
000000000000000000000000001001001101001000010100100000
000000000000000000000110000111101000010100001100000001
000000000000000000000010001101000000000001010110000000
000000000000010001100000000000001001000100101100000001
000000000000100000000000001001001100001000010110000000
000000000000000000000000000111101000010100001100000010
000000000000000000000000001101100000000001010100000010
110100100000001000000010010101101000010100001100000000
100001001100000001000010001001100000000001010100100001

.logic_tile 2 17
000000000000000000000110100000000001000000001000000000
000000000000000000000000000000001010000000000000010000
000000000000011000000110110000000001000000001000000000
000000000000000001000010100000001011000000000000000000
000010000000000101100000010000001000111100001000000000
000000000000000000000010100000000000111100000000000000
000000000000001001000011100101101010100000000000000000
000000001010000011000010000000101011100000000000000000
000000000000000000000010000000001011000100000000000000
000000000000000000000000000101011011001000000000000000
000000000000000000000000000001101111100001010000000000
000000000000000000000000001011011010000010000000000000
000000000000000000000110001001011001000000000000000000
000000000000000001000000001001111000000000010000000000
000000000000000000000110000111101110000000000000000000
000000000000000000000100000111110000000010100000000000

.logic_tile 3 17
000000000000000111000000010001100000000000001000000000
000000000000000000000011010000100000000000000000001000
000000000000000011100111000011000000000000001000000000
000000000000000000100100000000100000000000000000000000
000000000000100011100000000001000000000000001000000000
000000000001000000010000000000000000000000000000000000
000000000000000011100000000000000001000000001000000000
000000000000000000000000000000001000000000000000000000
000000001110000000000000000000000000000000001000000000
000000000000000000000010000000001001000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000

.logic_tile 4 17
000000000000000000000000010101000000000000001000000000
000000000000000001000011110000000000000000000000010000
011010000000001000000000000001000000000000001000000000
000000000000001001000000000000100000000000000000000000
110010000000001001000111100000001000111100001000000000
110000000000001111000100000000000000111100000000100000
000000000000000111100000001001001101000000000100100000
000000000000001101100011100011011010000000010100000000
000000000000000001000000011011011111000000010000000000
000000000000010000000011100111011000000000000000000000
000000000001000101000000000111001011111010000000000000
000000000000100000000000000111011011100011100000000000
000001000001001001000010001111011110011101000000000000
000000000000000011000000000101001010100010110000000000
110000000000000001100000011111000000010110100000000000
100000000000000001000010001101001110011001100000000000

.logic_tile 5 17
000000000001000000000000000111000001000000001000000000
000000000000100000000000000000001011000000000000001000
000100000000000000000111000011000000000000001000000000
000100000000000000000010100000101011000000000000000000
000000000000000000000000000101000001000000001000000000
000000000000000001000010000000001010000000000000000000
000000000000000011100110100011100001000000001000000000
000000000000000000000010000000001111000000000000000000
000000000000000001000010000101100000000000001000000000
000000000000000000000010000000101110000000000000000000
000000000000000000000000010111000001000000001000000000
000000001010000001000010100000101001000000000000000000
000000000000000001000010000011000001000000001000000000
000010000000000001000000000000001101000000000000000000
000010100000000000000000000001100000000000001000000000
000001000000000000000010000000101101000000000000000000

.logic_tile 6 17
000000000000100000000011100001000001000000001000000000
000010000000000000000000000000101011000000000000010000
011000000000001001100011110101000000000000001000000000
000000000000001111000111010000001010000000000000000000
010010100001000011100111000011000001000000001000000000
110000000000100001100000000000001110000000000000000000
000000000001010111000010001011001001000000010000000000
000000000000100111000000000101001000000000000000000000
000100000001011001000000001001111101000001000100000001
000000000000001011000000000001001001000000000100000000
000010000001010101000000000000001111110000000000000000
000001000000000000100000000000001001110000000000000000
000000000000000011100110001000011110000110110000000000
000000000000000001000000000101001100001001110000000000
110000000111011011000000001111000000100000010110000010
100000000000101101000000000011101110110000110100000000

.logic_tile 7 17
000000000000000001110000011101001000010100001100000000
000000000000000000010010000101000000000001010100010010
011000000000000111100000001000001000000100101100000000
000000000000000000000000000001001000001000010110000000
010100000000001000010110001000001000000100100100000000
110000000000000001000000000101001001001000010110000000
000010000000001111100011101101100001111001110000000000
000000000100000011000111111111101011110000110000000000
000000000100000000000011001111100000010110100110000000
000010000000000000000000000101000000000000000110000000
000000000000110000000000010000000000000000000000000000
000010000000000000000010001011000000000010000000000000
000000000000010000000000001111100001010000100110000000
000000001010000000000000000101001101001001000100000000
110010100000001000000000011000000000010110100000000010
100000000000000001000011000101000000101001010000000001

.ramb_tile 8 17
000001000001110000000111110000000000000000
000000110001110000000011011001000000000000
011010100000000111000000010000000000000000
000001000000000000100011001001000000000000
110010100000000000000000001101000000001000
010000000001010000000011101011100000000000
000000000000000111000000001000000000000000
000000000000000111000000000111000000000000
000000101110000111000010100000000000000000
000001000000000000000011111111000000000000
000000000000001000000000000000000000000000
000000000000000011000011100011000000000000
000010100000110000000011101011000001000000
000000001010010000000000000101101001000100
110000000000000000000000001000000001000000
010000000000000111000000000101001000000000

.logic_tile 9 17
000010000001000111000110010011100000000000001000000000
000011100000101111000011110000101001000000000000010000
000000000000000111100111100011000000000000001000000000
000000000000000000000010010000101000000000000000000000
000000000000000000000000010111100001000000001000000000
000000001100000000000011110000001011000000000000000000
000000000000000000000010000000001000111100001000000000
000000100000000000000000000000000000111100000000000000
000000000000001000000110100111100000010110100000000100
000000000000000111000011110000100000010110100001000000
000000000000000001000010010011111110000111000000000000
000000000000000000000010001011111001001111000001000000
000000000000000000000000000011111000110011000000000000
000000000100000000000000000001001100000000000000000000
000000000000000111000110000001111111100010000000000000
000000000000001111000010001101101001000100010000000000

.logic_tile 10 17
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000001000000010000000000000000000000000000
000000000000000101100010000000000000000000000000000000
000000000000000001000010110000000000000000100000000000
000000000000000000000011000000001010000000000000000000
000000000000000001000000001001101010000000010000000000
000000000000000000000000000011111000000000000000000000
000000000000000111100010000000000000000000000000000000
000000000110000000100000000000000000000000000000000000
000001000000000001100111101011111011100010000000000000
000010000000000000000010010001101101001000100000000000
000000000000000000000011100011001011110011000000000000
000000000000000000000000001111011000000000000000000000
000000000000000000000000000000000000010110100010000100
000000000001000000000000001011000000101001010010100000

.logic_tile 11 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 17
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
011000000000001000000000000000001100111101010000000000
000000000000000001000000001011010000111110100010000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000001001100000000000000000000000
000000000000000000000000000011000000010110100010000000
000000000000000000000110110011011101000110000100000000
000000000000000000000010101011101000000010000100000000
000000000000000001100000001011011000000100000100000000
000000000000000000000000000011101101001010000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 13 17
000000000000001000000110100001011110100001010100000100
000000000000000001000000000001101110100010100100100010
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111100000100000010000000000
000000000000000000000000000000001110100000010000000000
000000000000000000000000001001001100101001110100000001
000000000000000000000000000111001101000000111110000010
000000000000000101100110000011011110111001110000100000
000000000000000001000000000001001100111110110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000101000000000000000000000000000000000000

.logic_tile 14 17
000000000000000000000000001101001110111101010100000000
000000000000000000000000000001000000101001010100000000
011000000000000000000000001000000000110110110100000000
000000000000001101000000001011001011111001110100000000
000000000000001101000000000000000000000000000000000000
000000000000001011100010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
110000000000100000000000000001101011010110100000000000
100000000000000000000011110111001111110111110000000000

.logic_tile 15 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101100000001111111101000000000000000000
000000000000000101000011110011101111000000010000000000
000000000000000000000000001000000001111001110000000010
000000000000000000000000001011001010110110110000000000
000000000000000000000110110000000000000000000000000000
000000000000000000010010100000000000000000000000000000

.logic_tile 16 17
000000000000000000000000000101000000000000001000000000
000000000000000000000010110000100000000000000000001000
011000000000000000000000011111001000010100001100000000
000000000000000000000010101101010000000001010100000000
000000000000000000000110001111001000010100001100000000
000000000000000000000010111001100000000001010100000000
000000000000001001100000011101001000010100001100000000
000000000000000001000010101101100000000001010100000000
000000000000000000000000001101101000010100001100000000
000000000000000000000000001001000000000001010100000000
000000000000000000000000011101101000010100001100000000
000000000000000000000010001101000000000001010100000000
000000000000000001100000010101101001000100100100000000
000000000000000000000010000000101101000100100100000000
110000000000000000000000000111001010000010000000000000
100000000000000000000000001101011111000000000000000000

.logic_tile 17 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 17
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101000000000000000100000000
000000000000000011000000000000000000000001000100000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 22 17
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 17
000000000000000000000000000111101111010111100000000001
000000000000000000000000001101111001000111010000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000010000000000000000100000000000000000000000000000000
000000000000000000000000000101011101010111100010000000
000000000000000001000000001111111010001011100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000

.ramb_tile 25 17
000000000000000001000111100000000000000000
000000010000001001000000001101000000000000
011000000000000001000000001000000000000000
000100000000000000100000000001000000000000
110000000000000001000110000001000000001000
110000000000000000000100000001000000000000
000000000000000000000000000000000000000000
000000000000000000000011101001000000000000
000000000000001011100010000000000000000000
000000000000001011100000000011000000000000
000000000000001000000000000000000000000000
000000000000001001000000000011000000000000
000000000000000000000111000101100001000000
000000000000000000000100000101101110000000
110000000000000111000000000000000001000000
010000000000000000000011101011001111000000

.logic_tile 26 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011000000100000000000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000

.logic_tile 30 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 18
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 18
000000000000000101000010100111001000010100001100100001
000000000000000000000000000011000000000001010110010000
011000000001000000000000010000001001000101000100100000
000000000000100101000010000011001101001010000110000000
010000000000001101000011101101100001100000010000000000
110000000000001011000010101101101010000000000000000000
000000000000000101000010100101111000000000000000000000
000000000000000000000010100011001110001000000000100000
000000100000001001100000001101011011001000000000000100
000001000000000011000010001001011011000000000000000000
000010100001010000000010010011001010000010000000000100
000001000000100000000010101101101001000000000000000000
000000000000001001100000000111011110000010000000000000
000000000000000001000000001011011110000000000000000000
110010000001010000000000000011011100010100000000000000
100000000110000000000010000001110000000000000000100000

.logic_tile 2 18
000000000000001000000110101000001101100000000000000000
000000001010001011000011101001001000010000000000000000
000000000000000111000010111101101011000110000000000000
000000000110000111100011000111011001000100000000000000
000000000000100000000111000101101000101000000000000010
000000000001010000000010100000110000101000000000000100
000000100000001101000110001111101001000000000000000000
000001000000000001000110100001011010000001000000000000
000000000000001001000000010011001111001001010000000001
000000000000000001000010010001001001010110100000000000
000000000000000000000000000001111001100000000000000000
000000001010000000000000000000101111100000000001000000
000100000000000000000110000000000000001001000000000100
000100000000000011000100001111001101000110000000000000
000000000000000001000000010011011010000000000000000000
000000000000000001000010111101010000000010100000000000

.logic_tile 3 18
000000000000001000000011110000000000000000001000000000
000000000000000011000010110000001111000000000000001000
000000100000000000000000000001100000000000001000000000
000000000000000000000011100000100000000000000000000000
000000000000000000000000010111000000000000001000000000
000000000000000000000011000000100000000000000000000000
000000000000000011100000000000000000000000001000000000
000000000000000000100000000000001011000000000000000000
000000000000000000000000000001000001000000001000000000
000000000000000000000000000000101111000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010111000000000000001000000000
000000000000000001000010110000001000000000000000000000
000000000000000000000010000001000000000000001000000000
000000000000000000000000000000100000000000000000000000

.logic_tile 4 18
000000000000000000000000001001101011000000100100000100
000000000000000000000000000111011001000000000100000000
011000000000001011100000010000000000000000000000000000
000000000000000001100011100000000000000000000000000000
110010100000000000000000001000011011111001010100000101
110010000000000000000010001111011110110110100100000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000010100000000000000000000001100001100000010000000000
000000000100000000000000000000001001100000010000000001
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000100000000011101000001111000001000100100000
000000000000000101000100000001001110000010000100100000
110000000000000101100110101011111111000001000100000000
100000000000000000000000001101001000000000000100100000

.logic_tile 5 18
000000000010010000000010100101000000000000001000000000
000000000000000000000100000000000000000000000000010000
011000000000000000000111000101100000000000001000000000
000000000000001111000110110000100000000000000000000000
010000000000000111100111000000000000000000001000000000
110000000000000111100100000000001111000000000000000000
000000000000000000000010000000001000111100001000000000
000000000000000000000011100000000000111100000000000000
000000100000000000000110001011100000000000000100000001
000000000000000000000000001011001010000110000100100000
000000000000001001100000011011111000010000110000000000
000000000000001001000010001101011101110000110000000000
000000000001000000000010001001000001000000000000000000
000000000000100000000000000111101000100000010000000000
110000000000000001000000000111111001000000000000000000
100000001100000000000000001001001001010000000000000000

.logic_tile 6 18
000000100000000111000111100001100001000000001000000000
000101000000000000100000000000001110000000000000001000
000000000000000101000110000011100001000000001000000000
000000001100000000100111100000001011000000000000000000
000100000000100000000011100001000000000000001000000000
000000000001000000000100000000001101000000000000000000
000001000000000000000000000111000001000000001000000000
000010100000000000000010110000101111000000000000000000
000000000000000000000000000111100001000000001000000000
000000000000000000000010100000001001000000000000000000
000000000001001101000000000101000001000000001000000000
000000000000100101000010100000101100000000000000000000
000000000000000000000010100001000001000000001000000000
000000000000000000000000000000101101000000000000000000
000000000000000101100010100111100001000000001000000000
000000000000000101000011100000101001000000000000000000

.logic_tile 7 18
000100000001001000000010110001011101110011000000000000
000000000000101111000111010001111000000000000000000000
000000000000000011100111000101100000010110100000000000
000000000000001101100100000000000000010110100001100000
000100100011001111000111101001101110100000000000000001
000001000000001011000000001101011100000000100000000000
000001000000000011100110000101000000000110000000000000
000010001010000000100000000000101101000110000000000010
000000000000001000000011100000001010000011110010000000
000000000000000001000000000000000000000011110010000100
000000000000010001000010010011100000010110100010000011
000000000000100001000010000000000000010110100000000000
000000000100000000000000010111111100100010000000000000
000000000000010000000011000101101001001000100000000000
000000000000001000000000001011100001100000010000000000
000000000000000011000010000111101001001001000000000000

.ramt_tile 8 18
000000010000100000000000010000000000000000
000000000000010000000011011111000000000000
011000010000000000000111101000000000000000
000000000000000111000100001001000000000000
010010100000000111100110100111000000000000
010000000000000000100100001011000000000000
000010000100000000000000001000000000000000
000001001010000000000011011101000000000000
000001000001000001000000010000000000000000
000010100000100000000010111101000000000000
000000000001001001100000000000000000000000
000000000000101011100000000011000000000000
000010100000001000000010000111100001000000
000001001010000101000010000101101100000000
010010000001010000000000010000000001000000
010001000000100000000010101111001100000000

.logic_tile 9 18
000000000000000000000111100001100000010110100010000100
000000001100000000000110010101100000000000000000000000
000000000000000001100111010000000000010110100000000000
000001000000101001000111111001000000101001010000000000
000000000000000001000111110000000000001111000010000100
000000001110000000000110010000001111001111000001000000
000000101010000111000000000111100001000110000000100100
000001000000000000010010010000001001000110000000000000
000100000000001101100000000011011000010110100010000000
000000000000000101000000001001001100001001010010000000
000100100000010000000000001101011000000010000000000000
000001000000000000000000001101101011000000000000000000
000010000010000000000010000001100001000110000000000100
000000000000000000000000000000101001000110000000100000
000000000000000101000000000101100000010110100000000000
000000001000000000000000000000000000010110100011000110

.logic_tile 10 18
000000000001010000000000000111001011000010000000000000
000000001000000000000000000101011111000000000000000000
000000000000000011100011101101001101000000000000000000
000000000000000000000000001001111000000010000000000000
000000000000000111000011100000000000000000000000000000
000000000110000000000011100000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000010100000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 18
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000

.logic_tile 13 18
000000000000000000000000010000000001000000001000000000
000000000000000000000010000000001100000000000000001000
011000000000000000000000000111011100110111101100000000
000000000000000000000000001111001100101101111100000000
110000000000000001100000010111001000011110110100000000
010000000000000000100010000000101001110111101100000000
000000000000000000000000000111011100000010100000000000
000000000000000000000000001101000000000000000000000000
000000000000000111000000000000000001011111100100000000
000010100000000000100010110101001100101111011100000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000001100000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
110000000000001000000000001000001010101011110000000000
100000000000000101000000000111000000010111110000000000

.logic_tile 14 18
000000000000000101000110010001001110000110100000000000
000000000000000101000011001001011100001111110000000000
011000000110001000000000000001101010100000000100000000
000000000000000001000000000011011000110110100100000000
000100001110000000000110100001000001001001000000000000
000000000000000000000000001101001000101001010000000000
000000000000000001100000000001001100111101010000000010
000000000000000000100000000001000000111111110000000000
000000000000001001100000010111011101100000000000000000
000000000000001001000010100000111010100000000000000000
000000000000000001100110101001001100000110010000000000
000000000000000000000000001011001111000000100000000000
000000000000001001100000010111011100101001010000000000
000000000000000001000010101011011000101001000000000000
110000000000000000000000001000001110010111100001000000
100000000000000000000000000011001001101011010000000000

.logic_tile 15 18
000000000000000111100000010000000000000000000000000000
000000000000000000100010000000000000000000000000000000
011000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000001000001010000100100000000
110000000000000000000000001001001011000110000100000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000101100000010110100100000000
100000000000000000000000000001100000000000000100000000

.logic_tile 16 18
000000000000000111000000010000000000000000000000000000
000000000000000000100011100000000000000000000000000000
011000000000000000000000000001011100010000000000000000
000000000000001001000000001111111101110000000001000000
000000000000000000000000010101011110000010100100000000
000000000000010000000010000000110000000010100100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000001010000000010000000000000000000000000000000
001000001010000000000111100001011111010111100000000000
000000000000000000000110001111001000001011100000000000
110000000000000000000000010000000000000000000000000000
100000000000000011000010010000000000000000000000000000

.logic_tile 17 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 18
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001011111100001001010010000000
000000000000000000000000000101101110000000000000000000
000000000000000011100111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000001000000000001000000000000000000000000000000000000
000000100000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000

.logic_tile 22 18
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000

.logic_tile 24 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010001011111011000110100000000000
000000000001010000000000001011011100001111110001000000
000000000000010000000000000000000000000000000000000000
000000000001100000000000000000000000000000000000000000
000000000000000011100011100000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 18
000010110000000000000000010000000000000000
000001000000000000000010011011000000000000
011000010001000011000011001000000000000000
000000000000000000100000000111000000000000
010000000000010000000000000111000000000000
010000000000100000000011100111100000010000
000000000100000111100011001000000000000000
000000000000100000100100000011000000000000
000000100000001111100000011000000000000000
000001001010001111100011011011000000000000
000000000000000011000000000000000000000000
000000000000000000100010000011000000000000
000010000001000011100000001101000000000000
000001000000100000100010001101101100000000
010010000001001000000000001000000001000000
110001001100000011000000001001001000000000

.logic_tile 26 18
000000000000000000000000000000000001000000100000000000
000100000000000000000000000000001101000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 18
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 19
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 19
000000000000000101000000000011000000000000001000000000
000000000000000011010010100000000000000000000000001000
000000000000000101000000000001000001000000001000000000
000000000000000000000010100000001110000000000000000000
000000000000000001000000000111100000000000001000000000
000000000000000101000000000000100000000000000000000000
000100000000000000000000010000001000111100001000000010
000000000000000000000010010000000000111100000000000001
000000000000000101100000000001001010010000000000000100
000000000000000000100000000101001001000000000000000001
000000000000000000000110001001100000100000010000000000
000000000000000000000000001101101110000000000000000000
000000000000001001000110100001111100010111100000000000
000000000000000011000100000111011111000111010000000101
000100000000001000000000010101001000000000000000000000
000000000000001101000010110101011000001000000000000000

.logic_tile 2 19
000000000000000000000010101011111111101001010000000000
000000000000000000000011101111101011000001000000000000
000010100000001000000010110000001011000000110000000000
000000000100001111000010000000001010000000110000000000
000000000000001101000000001000011101111000000000000000
000000000000001111000000001001011111110100000000000000
000000000000000001100010111101111111101000000000000000
000000000000000101000011111011011001010110000000000000
000000000000000001100000000101001001000111010000000000
000000000000000000000000000101011100010111100000000000
000000100000000000000010100011101011011110100000000000
000001000000000001000100001001001011101110000000000000
000000000000000000000000001001001101010100000000000000
000000000000000000000000001101101000101000010000000000
000000000000011000000110000001000001100000010000000000
000000000000000001000000000000101001100000010000000000

.logic_tile 3 19
000000000000000000000000010000000001000000001000000000
000000000000000000000010000000001001000000000000010000
011000000000000000000000010101100000000000001000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000011100000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000000001010011100000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000101000000000000000110000000
000000000000000000100000000000100000000001000100000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000010000000000001001000000000000000000000000
100000000000100000000000000011100000101001010000000100

.logic_tile 4 19
000100000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000001000011111011000110100000100
000000000000000000000000000011011111100100110101000001
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000100000000000000000000001111100001011111100100000110
000000000010000000000000001111101100010000100101000010
110000000001010000000110011111111100010100000100000000
100000000000100000000010001111100000111110100101100000

.logic_tile 5 19
000000000000000011100000011111100001010110100000100000
000000000000000111100010000011101101000110000000000010
011000000000000000000110000000000000000000000100000100
000000000000000000000000000011000000000010000110000000
010000000000000000000010000101111100100100000000000000
110000001010000000000000000000111000100100000000000000
000000000000000111100010010000011111110000000000000000
000000000010000000100011110000011001110000000000000000
000000000000000111000110101000011000000001010000000000
000000000000010000100000001111010000000010100000000000
000000000000000000000110100000011010000011110010000000
000000000010000101000010000000010000000011110010000010
000000000000000000000010000001000000011001100000000000
000000000000000000000000000000001111011001100000000000
110000000000001000000111011001011010000111000000000000
100001000000100101000111000111101101001111000000000000

.logic_tile 6 19
000000000000010000000000000111000000000000001000000000
000000000000000000000011100000001011000000000000010000
011000000000000001100000010101000000000000001000000000
000000000000000000000010000000001100000000000000000000
110010000001000001100111100111000000000000001000000000
010000000000100000110000000000101001000000000000000000
000000000000000001100111000000001000111100001000000000
000000001100000000000100000000000000111100000000000000
000000000000100101000000011111011101100010000000000000
000000000000000000000011100111001010001000100000000000
000000000000000101100000000011111010000010100100000000
000000000000000111100000000000000000000010100100000000
000000000000000000000000001001100001010000100100000000
000000000000000101000010100011001001001001000100000000
110000000000001001000000011001111011110011000000000000
100000000100001101000010100111111111000000000000000000

.logic_tile 7 19
000000000000000000000110010000000001000000001000000000
000000000000000000010010000000001010000000000000001000
011000001011011001100000000000000001000000001000000000
000000001010100001000000000000001011000000000000000000
110000000000000000000000001000001000000100101100100000
110000000000000000000000000111001001001000010100000000
000010100000000101100110011000001000000100101100000000
000000000000000000000010100011001001001000010100000000
000100100000000000000000001000001001000100101100000000
000000000000000000000000000111001000001000010100000000
000000100000000011110000001000001001000100101100000000
000001000010000000100000000011001000001000010100000010
000000000000000000000011001111101000010100001100000000
000000000000000000000000000111100000000001010100000000
110000000001100011100000011101101000010100001100000000
100000000000110000100010000011100000000001010101000000

.ramb_tile 8 19
000000000000000111000110001000000000000000
000000010000000000000100001111000000000000
011000000000000000000000001000000000000000
000000000100001111000011100011000000000000
110000000001000000000011101011000000000000
110000001000100000000000001001100000000000
000010100001000000000000001000000000000000
000001000001110111000000000101000000000000
000100000000000000000110000000000000000000
000000000000000111000100001101000000000000
000000000000100011100111000000000000000000
000000000100000000000100000001000000000000
000000000000000011100111000001000000000000
000001000110000000100100000011101110010000
010010001110000000000111011000000001000000
010001001110000000000011001011001111000000

.logic_tile 9 19
000100000001010111100000000000000000000000001000000000
000100000000100000100010100000001010000000000000001000
000100000000001000000000000000000001000000001000000000
000100000000000011000000000000001101000000000000000000
000000000001110101000000000011100000000000001000000000
000000001110010111000000000000000000000000000000000000
000100000000000000000010100001000000000000001000000000
000100000000000000000000000000100000000000000000000000
000010100000000000000000000101000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100111000001100000000000001000000000
000000000000000000100100000000001000000000000000000000
000000000000000000000000000111100000000000001000000000
000000000100000000000000000000100000000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000010000000100000000000000000000000

.logic_tile 10 19
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000001101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001111011000000010000000000
000000000000000000000000001001001000100000010000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000100000100000000000000000000000000000000000000000
000001000001000000000000000000000000000000000000000000

.logic_tile 11 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000000000000
000000000000000000000000001101000000000010000000000000
000000000110000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000

.logic_tile 13 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000010000001100111
000000000000000000000000000000000000000000000011100111
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011100000010110100000000010
000000000000000000000000001011100000111111110000000000

.logic_tile 16 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 19
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000

.logic_tile 19 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 19
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 19
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000

.logic_tile 23 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 19
000000000010001011100111101000000000000000
000000010000001001100000001011000000000000
011000000000000000000000000000000000000000
000000000000000000000000000101000000000000
010000000001010111000011100111000000000100
110000000000100001100010001011100000000000
000000000000000111000000000000000000000000
000000000000000000000011101101000000000000
000000000000010000000000000000000000000000
000000000110000000000010000101000000000000
000000001110000111000000000000000000000000
000000000000001111000010010001000000000000
000000100000000000000000010011100001100000
000001000000000000000011110001001010000000
110000000000000000000000000000000001000000
010000000000000000000000001001001011000000

.logic_tile 26 19
000000100001000000000000000000000000000000000000000000
000001001110100000000000000000000000000000000000000000
000000000000000011000000001000000000000000000000000000
000000000000000000100000000001000000000010000000000000
000000100001010000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000

.logic_tile 30 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 19
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 20
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 20
000000000000000011100111010001000000000000001000000000
000000000000000000000111010000100000000000000000001000
000000000000000101000000010001000000000000001000000000
000000001110000000000011100000100000000000000000000000
000000000000000101000000000101100000000000001000000000
000000000000000000100000000000000000000000000000000000
000000000000001000000111000000000000000000001000000000
000000000000001011000000000000001000000000000000000000
000000000000000111000110100011000001000000001000000000
000000000000000000000100000000101001000000000000000000
000000000000000101100000000000000001000000001000000000
000000000000000000100000000000001100000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000000000000000000000000101011011000000000000000000
000000000000000000000000000011011000000010000000000000

.logic_tile 2 20
000000000000000111000010110000011000101000000000000000
000000000000000101000011010111010000010100000000000000
000000000000000000000110000011001010001110000010000000
000000000000000000000100000111001001001111000000000001
000000000000000011100000001000000000100000010000000000
000000000000000000100010100101001100010000100000000000
000000000000000111100000001000000000100000010000000000
000000000000000000000000001111001000010000100000000000
000000000000001000000110010101001100010100000000000000
000000000000000001000010001011111010010000000000000100
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000000000011111110010100000000000110
000000000000000111100000000001111010100000000000000000
000000000000000000000000010000001000000011110000000010
000000000000000000000010010000010000000011110000100101

.logic_tile 3 20
000000000000001000000000000000000000000000001000000000
000000000000001011000000000000001000000000000000001000
000000000000001000000000000001100000000000001000000000
000000000000001001000011110000101011000000000000000000
000000000000001000000000010011000001000000001000000000
000000000000000101000011000000001001000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000011110000000000000000000000000000
000000000000000001000000000101100001000000001000000000
000000000000000001000000000000101110000000000000000000
000000000000000001000000000000000001000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000100000
000000000000000001000000000001100000100000010000000000
000000000000000000000000000000001010100000010000000000

.logic_tile 4 20
000000000011000000000000000000000000000000000000000000
000010000110100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000001000010100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 20
000000000000001001000000000001100001000000001000000000
000010000000001111000000000000001101000000000000001000
000001000000000111100000000001100001000000001000000000
000000000000000000100011000000101100000000000000000000
000001000000000111100111100001000001000000001000000000
000000000000000001100000000000001100000000000000000000
000000000000000101000000010111000001000000001000000000
000000000000000111000011100000001111000000000000000000
000000000000000000000000000011100001000000001000000000
000000000000000000000000000000101010000000000000000000
000000000000000111000010100001000001000000001000000000
000000000000000101100010100000001010000000000000000000
000001000000000101000000000101000000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000101000001000000001000000000
000000000000000000000010000000001011000000000000000000

.logic_tile 6 20
000000100100000111100011111111101111000010000000000000
000000000000000111100011001101111100000100000000000000
000000000000000111000011111101111100000110100000000000
000000000000000000000110001011011001001111110000000000
000000000000101101000111110101111011100010000000000000
000001001011000001100010000011011110000100010000000000
000000000000000111100010001011001001110011000000000000
000000000000001101000010110001111001000000000000000000
000000000000000111000110101101001010100000000000000000
000000000010000001100111111001101111000000000000000000
000000000000001001000010000101101110000110100000000000
000000000000001101000010110001001110001111110000000000
000010100001001001000110010111101100100010000000000000
000000000000100011100010111101011010000100010000000000
000000000000000101100010110001011111000110100000000000
000000000000000001100110110011011100001111110000000000

.logic_tile 7 20
000000000000000111010011101000001000000100101100000000
000010000000000111000111110001001100001000010100010000
011000000000001111010000000000001000000100101100100000
000000000000000111100010010111001100001000010100000000
010010100000101001000110011000001000000100100100100000
010000000000001111000010010001001101001000010100000000
000000000000000111000011110101111010000011000000000000
000000000000011111000011010001101010000000000000000000
000011000000001001100000010000001001111000110000000010
000000001000000001000010001111011110110100110010000001
000000000000000000000010001101011000010111100000000000
000010100000000000000000000001011011000111010000000001
000000000000001111100010100011111010100000000000000000
000010000000000011100100001101101000000000000000000001
110000000000000011100010101111011110100010000000000000
100000000000000000000100001101011000000100010010000000

.ramt_tile 8 20
000000010001010000000000001000000000000000
000010000000000000000000001111000000000000
011010010000001000000010000000000000000000
000000000001001111000100000101000000000000
010000000000000000000111101011000000000000
110000001110001111000100001011100000000000
000000001010110111100011101000000000000000
000010000000010000000000001111000000000000
000010100000000001000111001000000000000000
000001000000000000100100000001000000000000
000000000110000000000000000000000000000000
000000000000010111000011010011000000000000
000010001100011000000000001111100001000000
000001000000100011000000000101001011000000
110000000000000000000010001000000000000000
010000000000000001000110001001001110000000

.logic_tile 9 20
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000010000
011000000000000000000010100111100000000000001000000000
000000000000000000000100000000100000000000000000000000
110000000000000000000010000000000000000000001000000000
110000100001010000000010000000001101000000000000000000
000000001000000001000111100000000000000000001000000000
000000000000000000000100000000001101000000000000000000
000000000000000000000110110000001000111100001000000000
000000000001010000000011010000000000111100000000000010
000000000000000000000000000111000000000000000100000000
000000000000000000010000000000000000000001000101000000
000000000000000001000010000111011001100010000010000000
000000000000000000000010101101111010000100010000000000
110000000000000000000110100000000000000000100100100010
100000000000010000000000000000001011000000000101000000

.logic_tile 10 20
000000000000010000000000010000000001000000100100000000
000000000000000000000011010000001001000000000111000000
011000000000001000000000010000000000000000000000000000
000000000001011011000011010000000000000000000000000000
010000000000001000000011100000000000000000000000000000
110000000000001111000000000000000000000000000000000000
000000000000000000000000011000000000010110100000000000
000000000000000000000011001101000000101001010010100001
000000000000000000000000001111101011000110100000000000
000000000000000000000000000001001100001111110000000000
000010100000000000000000000000000000000000000000000000
000001000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000001000000011110000000100
100000000000000001000000000000010000000011110000000100

.logic_tile 11 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000110000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 20
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000101100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000001000000000000000000100000001
100000000000000000000000000001000000000010000100000000

.logic_tile 20 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 20
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 20
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 20
000000000110100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000

.ramt_tile 25 20
000000010000000000000000010000000000000000
000000000000000000000011011001000000000000
011000010100001000000111101000000000000000
000000000000000111000000001001000000000000
110000000000000001100000000111000000001000
110000000000000000100000000011000000000000
000000000000000000000000000000000000000000
000000000000000000000000000011000000000000
000010000001000011000111010000000000000000
000001001100100001100111000101000000000000
000000000000000011100111101000000000000000
000000000000000000000000001011000000000000
000000000001000000000111100111100001100000
000000000000101001000100001011101111000000
010000000000000000000111101000000000000000
010000000000000000000111100011001101000000

.logic_tile 26 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 20
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 21
000000000001100000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 21
000000000000001000000000001101011110000000000000100000
000000000000001011000000001001101000000010000000000000
000000000000001111000111000001111010000000100000000000
000000000000001011000011100000001111000000100000000000
000000000000001011100011110000000000000000000000000000
000000000000000001100011010000000000000000000000000000
000110100000000011100011100101000000010110100000000000
000000000100000000000010100000000000010110100001000001
000000000000000001000000000011000000100000010000000100
000000000000000000000000000111001010000000000000000000
000000000000001000000010000101011011000000010000000100
000000000000000111000011110101111001000000000000000000
000000000000000001000000001011111011111110110000000000
000000000000000000000010101011111100111111110010000000
000000000000001000000000000000000001001111000000000011
000000000000001101000000000000001000001111000010100001

.logic_tile 2 21
000000000000000000000110100001000000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000010000000010100101000000000000001000000000
000000000100000000000100000000100000000000000000000000
000000000000000000000010100111000001000000001000000000
000000000000000000000100000000101111000000000000000000
000010000000000000000010100000000001000000001000000000
000000000000001101000010110000001011000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000100001000000000000000000000001000000001000000000
000000000000000101000000000000001001000000000000000000
000000000000000000000000000111000001000000001000000000
000000000000000000000010000000101100000000000000000000
000000000000000000000010100101100000000000001000000000
000000000000000000000000000000100000000000000000000000

.logic_tile 3 21
000000000000001000000000000001100000000000001000000000
000000000000001101000000000000100000000000000000001000
000000000000000000000010100011100000000000001000000000
000000000000001101000100000000101010000000000000000000
000000000000001000000000000101000001000000001000000000
000000000000001101000000000000001100000000000000000000
000000000000000000000000000001000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000101000010100111100000000000001000000000
000010000000001101100110110000100000000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000110010000000001000000001000000000
000001000000000000000111100000001111000000000000000000

.logic_tile 4 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001100000000000000000000000000000000000000000000000
000001000000010000000000000000000000000000000000000000
000000000000000000000000001011111110000010000010000100
000000000000000000000000000111111111000000000000100001
000000000010000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000010000000010010000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000001001000000000000000000000000000000000000

.logic_tile 5 21
000000000000000000000111100111100001000000001000000000
000000000000000011000000000000101000000000000000010000
011001000000001001100110000101100000000000001000000000
000000100000001111100100000000100000000000000000000000
000001000010100001100110100011000000000000001000000000
000010000000000000100000000000000000000000000000000000
000000000000000000000011100000001000111100001000100000
000000000000000111000000000000000000111100000000000000
000000000010100001000000000111011000001000000010000000
000010000000000000000000000001101011101000000000000000
000000000000000000000000001101001010001000000000000000
000000000100000000000000001001101001010100000000000000
000000000000010000000000010000000001000000100100000010
000000000000000000000010100000001110000000000010000010
000000000000000011000000001000000000000000000111000000
000000000000000000000010000101000000000010000000100000

.logic_tile 6 21
000010100001010000000011100101011110111100010000000000
000000000000000000000110010000001111111100010010000011
011000000000001000000110100000011100000100000100000000
000000000000001111000000000000010000000000000101000000
010100000000101111000000000001111011000110100000000000
010100000001010111100000000101101110001111110000000000
000000000000001101100000001011011101000100000000000000
000000000000000111000000000011101101000000000010000011
000000000100000000000000000000001000000100000100000100
000000001010000000000011100000010000000000000100000000
000000000000000101000010101101100000010110100000000000
000000000000001001100110011011000000000000000000000110
000000100010000000000110001000000000000000000100000100
000010000000000000000000000001000000000010000100000000
110000000000000011100010000111100000000000000100000000
100000000000001101100100000000100000000001000100000100

.logic_tile 7 21
000000000000101000000000000101100001000000001000000000
000000000000011111010000000000001110000000000000001000
000000000000000111000011100101000001000000001000000000
000000000000000000000100000000101000000000000000000000
000000000001000011000111110111100000000000001000000000
000000000000000001000011100000001010000000000000000000
000000000000000111000000000001000000000000001000000000
000000001100001111100011110000001011000000000000000000
000010100000000000000000000001100001000000001000000000
000001000000000001000000000000101111000000000000000000
000000000000000000000000000011000000000000001000000000
000000001100000000000010000000001010000000000000000000
000001000000000000000000000101100001000000001000000000
000010000010000000010000000000101101000000000000000000
000000000000000101100111010101100001000000001000000000
000000001100000001100010110000001111000000000000000000

.ramb_tile 8 21
000000000001000000000000001000000000000000
000000011010000001000000001111000000000000
011000000000001000000000000000000000000000
000000000000001011000000001111000000000000
010010000110010000000010000011000000100000
110001000000100000000000001011100000000000
000000000000000001000000001000000000000000
000000000000001001100000001111000000000000
000010000000000000000111110000000000000000
000001001100100000000111110001000000000000
000000000000000111100000001000000000000000
000000000000000000100000000101000000000000
000010101000011000000000011111100001000000
000001000100101111000011100101001110100000
010000000000000001000011101000000000000000
010010100000100101100110000011001110000000

.logic_tile 9 21
000100000000000000000011100011011101001111100000000000
000000000000000000000110010101111101011111110010000000
011010000000000000000110100000000000000000000100000000
000001000000000000000100000011000000000010000101000000
010011000000000111000110001001111110110011000010000000
110001000000000001000000001111111001000000000000000000
000000000000000101000110000011101110111001010000000000
000000000000000001000010110000011110111001010000000000
000000000000001111000110100101001110100010010010000000
000000000000000101000000000111011100000110010000000000
000000000000001000000011110101111011010111100000000010
000000000000001111000010100111011011001011100000000000
000000000000000001100111100000001000000100000110000100
000000001110000101000110000000010000000000000100000000
110001000000000000000110101000000000000000000110000000
100010100001000000000010000101000000000010000100000000

.logic_tile 10 21
000000000000000111100011100111100000000000000100000000
000000000011010000000100000000100000000001000101000000
011000000000010011100000000000000000000000000000000011
000000000000100000100000000000000000000000000000000011
010011000000000000000110101000000000000000000100000000
110000001010010000000000000101000000000010000100100000
000001000010000111000000000000000000000000000101000000
000010100000000000100000000001000000000010000100100000
000011100000000000000000000001000000000000000100000000
000001100000000000000000000000100000000001000101000000
000000000000100000000000000111100000000000000100000001
000000000001000000000000000000000000000001000101000000
000001000000000101000000000001100000000000000000000000
000000000000000000100000000111000000010110100000100000
110000000001000111000111000000011110000100000100000000
100000000000000000000110010000010000000000000101000000

.logic_tile 11 21
000000000000001000000000000000000000000000000000000000
000000001101001111000000000000000000000000000000000000
011000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000111100000000000000000100100000000
110000000000000000000100000000001000000000000101000100
000000000000000000000000000000011100000100000100100000
000000000000100000000000000000010000000000000100000001
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001100000000000000000000000000000000000000000000000
110000000001010000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 12 21
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000

.logic_tile 13 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000

.logic_tile 14 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101001110010111100000100000
000000000000000000000000000111011111001011100000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000111000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001111010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 21
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000

.ramb_tile 25 21
000000000000000000000011111000000000000000
000000010000000000000011111011000000000000
011000000000000111000000000000000000000000
000100000000001011000000000011000000000000
010000000000000000000010000001000000010000
010000000000000000000100001101100000000000
000000000000000111100000000000000000000000
000000000000000001100000001011000000000000
000000000000000001000010010000000000000000
000000000000000111100111001011000000000000
000000000000000111000000001000000000000000
000000000000000000000010001111000000000000
000000000000000000000000001001100000100000
000000000000000000000000000101001100000000
011000000000000000000000011000000001000000
010000000000000000000011000101001100000000

.logic_tile 26 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 21
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 22
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 22
000000000000100000000000000000000000000000001000000000
000000000011001111000000000000001011000000000000001000
000010000000000000000000000000000000000000001000000000
000001000000000000000011110000001101000000000000000000
000001000000000000000010100000000001000000001000000000
000010100000000000000000000000001001000000000000000000
000010000000000000000000000011000001000000001000000000
000000000000000000000010000000101111000000000000000000
000000000000000000000110100000000001000000001000000000
000000000000000000000011110000001100000000000000000000
000010000001001000000000000111100000000000001000000000
000001001110100101000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000100000000010000000110110011000001000000001000000000
000000000000100000000010100000101011000000000000000000

.logic_tile 2 22
000000000000000000000011100000000001000000001000000000
000000000000000000000000000000001110000000000000010000
000000000001010000000000000111100000000000001000000000
000000000000000000000011100000100000000000000000000000
000001000000000000000000000000001000111100001000000000
000000100000000000000000000000000000111100000000000000
000000100000001011100111100001100000010110100010000010
000001000000001011100000000000100000010110100000000001
000000000000000000000000000000011010000011110000000101
000000000000000000000000000000000000000011110010000000
000000100000010000000000000000011010000011110000000101
000001000100100000000000000000000000000011110010100000
000000000000000000000000001000000000010110100000000101
000000000000000000000000001101000000101001010010000000
000010100001000001100110000000000000001111000000000111
000000001100100000000100000000001001001111000000100001

.logic_tile 3 22
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000001010000
000000000001000000000000010000000000000000000000000000
000000000001100000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011101000000000010110100010000100
000000000010000000000100001001000000101001010000000100
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000001111000010000100
000000000000000000000000000000001101001111000000000100

.logic_tile 4 22
000000000000100000000000000101100000000000000101000010
000000000000000000000011100000100000000001000100000000
011010000000000011100000001111011011010001000000000000
000001000000000000000000000001001010000100010000000000
010000000000000011100000010000000000000000000000000000
010000000000000001100011110000000000000000000000000000
000000000000001001100000010000000000000000000000000000
000000000000001001100011000000000000000000000000000000
000001000000000000000000000101000000000000000101000000
000000000110010000000000000000100000000001000100000000
000000000000000000000000001101011011111011110000000000
000000000000000000000000001111001010111111010000000000
000000000000100001000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000101000010
100000000000000000000010000101000000000010000100000000

.logic_tile 5 22
000000000000000111000010101111111001100000000000000000
000001000000100000000110111101101010000000000000000000
011000000000001111000111000011100001000000000000000000
000000000000000011000110010111101011001001000000000000
010000000000100000000011100000001010000100000100000001
110000000000000000000011100000010000000000000110000100
000000000000000101000010100000000000000000000000000000
000000000000000111100110110000000000000000000000000000
000001000000001001100111000011001100101000000011000001
000000000000000001000010110011010000000000000000100111
000000000000000000000010111001111101111001010000000000
000000001100001001000010000111101101110100010000000000
000010100000000000000000001001011000100000000000000000
000000000000000111000000000111111001000000000000000000
110000000001010111000000011001101100111000000010000000
100000000000000001000010110101011000111100000010100001

.logic_tile 6 22
000000000001110111000110001001001100000110100000000000
000010000001010000000000000101011011001111110000000000
011000000000001000000000010011101110000001010010000000
000000000000000111000011110101100000010110100000000000
000000000000001001000111111101111110000110100000000000
000000000000000001000011000101111011001111110000000000
000000100000000001000011111011111000010111100000000000
000001000000000001100111100101101110000111010000000000
000000000010000000000011001111001010010111100010000000
000000000000000000000000001001011010001011100000000000
000000000000000000000000000011101110000000010000000000
000000000000000111000011111111011001010000100000000100
000000000001000111100010010000000000000000000000000000
000000000000010001000010000000000000000000000000000000
110000000000000000000000000000011010000100000100100011
100000000000000000000010000000010000000000000101000000

.logic_tile 7 22
000110000000000000000000000101100000000000001000000000
000001000000000000000000000000001011000000000000010000
000000000000000000000000010000000001000000001000000000
000000000001000000000011110000001011000000000000000000
000000000000000000010111100000000001000000001000000000
000000000000100111000100000000001010000000000000000000
000000000000001011100111110000001000111100001000000000
000000000010001111100011010000000000111100000000000000
000010000000000111000110000111001110010101010000000000
000111000000000001000000000000100000010101010000000000
000000001011010001000011111011111110001111000010000000
000000000000100001000010000111101101000111000000000000
000000000010010000000000001011101101110011000000000000
000000000110100001000011101101101100010010000000000000
000010000000001001000000000011011001010111100000000000
000001000000000001000000000101011100000111010000000000

.ramt_tile 8 22
000010010000010000010111100000000000000000
000000001000110000000100001111000000000000
011000010000000000000000000000000000000000
000000000010000111000000001011000000000000
110000000001010000000000001011000000000000
010000000000100000000011110011000000000001
000000000000000000000011101000000000000000
000001000000000000000100001111000000000000
000010000010000101000111010000000000000000
000001001010000111100111000011000000000000
000000000000001000000000001000000000000000
000000000000001011000010000111000000000000
000000000000000000000111101111000001000000
000000000000001101000100001011001011100000
010000000000001000000000010000000000000000
010010000000000011000011011001001011000000

.logic_tile 9 22
000000000000001101000000000000000001000000001000000000
000010100000001111000011100000001110000000000000001000
011000000010000000000110010001011111001100111000000001
000010101100001111000110010000001100110011000000000000
010000000000000000000000001111001000001100110000100101
010000000000000000000000000101100000110011000000000000
000001000000000111100000001001101100011110100000000000
000000000000000000000000000111111000011111110000000000
000000000000000001100000010000000001000000100100000000
000000000110000000000010000000001000000000000110000000
000000000000000011110000010011011000010100000000000000
000000000000000000000010100000110000010100000000000001
000000100001011000000110110011000001010000100000000011
000001000000100101000011101011001110000000000000000011
110000000000000111100000000111011101010111100000000010
100000000000010111000000000111111001000111010000000000

.logic_tile 10 22
000010000000001101100011010000011010101000000000000100
000001000000000001000010101001010000010100000010000001
011010000000000111000000010000011110000100000100000000
000001000000000000000010100000000000000000000100000000
110001000000000011100011111101001101010111100000000000
110010000000000101100110011011101001001011100000000010
000000000000000000000000000011000000000000000100000000
000000000000000000000010100000100000000001000100000000
000000000000000001100000011111101000111101010001000000
000000000000000000000011001011110000111100000001100000
000001000000000101100000011101001111001111100000000100
000000000000000000000010000001001011011111110000000000
000000000000000011100110100001000000100000010000000000
000000000000000000000000001101001001000000000010100000
110001000000000011100000000001011101000110100000000000
100000000000000000100011100101011100001111110000000001

.logic_tile 11 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000111010000000000000000000000000000000000000000
010000000110000000000110100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000001000000000000000000001000000100000000000
000000000000000101000000000000001010000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001101000000000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110001000000000000000000000000000000000000000000000000
100010000000010000000000000000000000000000000000000000

.logic_tile 12 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000100000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 22
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 22
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
011001000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000001100000000000000100000000
000100000000000000000000000000100000000001000101000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 17 22
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 22
000000000000000000000000000000000000000000000000000000
000010100001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 22
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011000000100000000000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 22
000000010000000011100000001000000000000000
000000000000000000100000001011000000000000
011000010000000000000000000000000000000000
000000000010001001000000001111000000000000
110000100000000000000000011111000000000000
110001000000000000000011010001000000001000
000000000001010111100000001000000000000000
000000000010100000100011100011000000000000
000010100001010000000000000000000000000000
000001000000100001000000000111000000000000
000000000000000011000111111000000000000000
000000000000000000000011001011000000000000
000000000000000001000010010101100001000000
000000000000000001000011000011101111010000
010000000000000000000010000000000000000000
110100000000000000000100000001001011000000

.logic_tile 26 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 22
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 23
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 23
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001010000000000000010000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000001000111100001000100000
000000000000000000000000000000000000111100000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 23
000000000000000000000010100000000000000000001000000000
000000000000000000000000000000001100000000000000001000
000000000001010000000010100000000000000000001000000000
000000001100000101000000000000001001000000000000000000
000000000000000000000000000011000001000000001000000000
000000000000000000000000000000101011000000000000000000
000010100000001001000110000101100001000000001000000000
000000000000001001000110100000001011000000000000000000
000000000000001000000010000011000001000000001000000000
000000000000001011000010000000101000000000000000000000
000000000000000000000000000101100001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000000000000000000000000000
000010000001010000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000000000

.logic_tile 3 23
000000000100000000000000000000000000000000001000000000
000000000000000000000000000000001111000000000000001000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000111100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000001001000111000011100000000000001000000000
000000000000001111000100000000101101000000000000000000
000000000100000000000010000101100001000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000010000000001101000000000000000000
000000000000000001000110100000000001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000101100000010000001000111100001000000000
000000000100000000000010100000000000111100000010000000

.logic_tile 4 23
000000000010000101000110000000011100000011110000000000
000000000000000000000010110000000000000011110010000000
011000000000000000000000000000011100000011110000000000
000000000000000000000010010000010000000011110010000000
000000000010000000000000001001011110100111010000000000
000000000000000000000000000101001001010111100000000000
000000000000000101000000000001100000000000000100000000
000000000000000000000000000000100000000001000100000000
000000000100000000000000010000000000001111000000000000
000000001010000000000011100000001111001111000010000000
000010000000000001100010110011000000000000000100000000
000001000000000000000010000000100000000001000100000000
000001000100000000000110000000011110000100000100000000
000000000000000000000000000000010000000000000100000000
110000000000001101000000000111111101000000100000000000
100000000000001101000010101001011101000000000000000000

.logic_tile 5 23
000000000011010000000000010111000000000000001000000000
000000000101000000000010000000000000000000000000001000
011000000000100000000000010011100000000000001000000000
000000000001010101000010000000100000000000000000000000
000001000000000000000000001000001000000100101100000100
000000000000000000000000000001001001001000010110000000
000000000000000001100110001111001000010100001100000101
000000000000000101000000000101100000000001010110000000
000000100000000000000000001000001001000100101101000100
000000000000000000000000000001001100001000010100100001
000000000000001000000000011101101000010100001101000000
000000000001010001000011010101000000000001010110000100
000000000000001000000110001000001001000100101101000001
000000000000011011000000000001001001001000010100000001
110000000000000000000000001101101000010100001101000011
100000000000000000000000000101100000000001010110000000

.logic_tile 6 23
000001000000000000000000000111000000000000001000000000
000010100000000000000000000000000000000000000000001000
000000001000000000000000000011000000000000001000000000
000000000000000000000000000000000000000000000000000000
000010101110000101000000000000000000000000001000000000
000000000000000000100010000000001101000000000000000000
000000000000000000000010100101100000000000001000000000
000000000000000000000100000000101011000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000001111000011110000100000000000000000000000
000000000000000000000110100000000000000000001000000000
000000000000000000000000000000001111000000000000000000
000010100000001000000000010000000000000000001000000000
000001000000000111000010100000001010000000000000000000
000001001100000000000000000000001000111100001000000000
000010100000000000000000000000001011111100000000000000

.logic_tile 7 23
000000101000000011100111100000000001000000100100000000
000000000000000111000100000000001000000000000101000000
011000000000000001100010100001100000000000000110000001
000000000000001111000000000000000000000001000100000000
110000000000011111100110100111100000010110100000000000
010010100000011011100111110000100000010110100000000000
000000000000000111000010000101011010010111100000000001
000000000000000000100000001001101011000111010000000000
000000000001100000000010100001111000001000000010000000
000000000000110000000111111111011010101000000000000000
000000000000000001000000000001011100010111100000000000
000000000000000000000011100111011000001011100000000000
000000000000000000000111000011101011010111100000000000
000000000000000001000000001111001011000111010010000000
110000000000000000000000000000000000001111000000000000
100000000000000000000010110000001101001111000000000000

.ramb_tile 8 23
000001000111010111100011100000000000000000
000010010000000000000100000101000000000000
011010100000000111100000010000000000000000
000001000000001111100011100001000000000000
110000001110000111000000001101100000000000
110010100000001111100000001001100000000100
000010000001011000000011111000000000000000
000000000000000111000111010001000000000000
000000000110000000000000010000000000000000
000000000000000000000010111011000000000000
000001000001000000000010001000000000000000
000000000000000001000000000101000000000000
000000000000000000000111001011100001001000
000010100000000000000100000011101011000000
010000000000000000000000000000000000000000
010000000000000000000000001001001010000000

.logic_tile 9 23
000010100100001101000110011001011110011111110000000000
000001000001011001100011100001101101111111110000000000
011000000000001000000000000000011010000100000100000000
000000000000000001000010100000010000000000000100000000
010010000001010001000000001111001010010111100000000000
010001001100100001000000001011001110001011100000000000
000000000000000101000010100101101011010111100000000000
000000000000000111000110110011001011001011100000000000
000100000110000001100000010101111100010111100000000000
000000001111000000000010001111011000001011100000000000
000000000000000111100011100000000000000000100110000000
000000000000000000000010000000001111000000000100000000
000010100000001111100010000111100000000000000100000100
000000000000000101000110100000100000000001000100000000
110000100000001000000000000101111001000110100000000000
100000001000000011000010100001011100001111110000000000

.logic_tile 10 23
000000000000001000000011101000001100000010000001000000
000000000000001011000011100111001000000001000010000011
011010000001010001100110001111111011011111110000000000
000001000000001101000010100111111000111111110000000000
110000000000000000000010000011111011011111110000000000
010010100000000101000000001111111101111111110000000000
000000000000001000000110101001011110010111110000000000
000000000110000111000011101111001001101111110000000000
000000000000000001100000011101111000010111100000000000
000000000000000000100010101001011110001011100000000000
000000000000001111000110100101001000010111100000000000
000010000000000101000010101111111010001011100000000000
000000000000000111000110001011101100100011010000000000
000000000000000000000110010011001000010011010000000000
110000000001001001000110110000011000000100000100000000
100000000000100001000110000000000000000000000100000000

.logic_tile 11 23
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
011000000000000000000000001000000000000000000000000000
000000000000000000000000000111000000000010000001000000
010000000000100000000010100111100000000000000000000000
110000000001010000000000000000000000000001000000000000
000000000010000000000010110000000000000000000000000000
000000001010000000000110000000000000000000000000000000
000000000000000000000010100000000001000000100100000000
000000000000000000000100000000001111000000000100000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011000000000000000100000000
000000000000000000000000000000100000000001000100000000
110001000000001000000010111001011011010111100000000000
100010100000001001000110011111011011000111010000000000

.logic_tile 12 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 23
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 23
000000000000000000000000000000000000000000000000000000
000100000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 23
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 23
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000010000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 23
000000000000010001000000001000000000000000
000000010000100111000011011001000000000000
011000000000000111000000001000000000000000
000000000000000000000011010101000000000000
110000000000100000000000000011000000000100
010000000000011011000000001001000000000000
000000000000000111000000000000000000000000
000000000000001011100011110101000000000000
000010000001010111000110001000000000000000
000001100000100000000110110101000000000000
000000000000000000000000001000000000000000
000000000010001111000010001101000000000000
000000000000010000000000001011000000000100
000000000000100000000000001011101000000000
110000000001000000000000000000000001000000
010000000000000000000000000001001000000000

.logic_tile 26 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000010000000000000000000000000000000000
000000100000010000010000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000101000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001001000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000001001100100000000000000000000000000000000000000000

.logic_tile 27 23
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 23
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 23
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 24
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 24
000000000000000000000111100101000000000000001000000000
000000000000000000000100000000100000000000000000001000
000000000000000000000000000111000000000000001000000000
000000000100000000000000000000100000000000000000000000
000000000000000000000111100011000000000000001000000000
000000000000000000000110000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001110000000000000000000
000000010000000000000111100111000000000000001000000000
000000010000000000000000000000000000000000000000000000
000000010001000111000000000101000001000000001000000000
000000010100100000100010000000101111000000000000000000
000000010000000000000111000011100000000000001000000000
000000010000000001000100000000001011000000000000000000
000000010000000000000000000011100000000000001000000000
000000010000000001000010000000101001000000000000000000

.logic_tile 2 24
000000000000000000000000010000000000000000001000000000
000000000000000000000010000000001011000000000000010000
000000000000011000000000000000000000000000001000000000
000000000000101011000000000000001011000000000000000000
000000000000000000000010010000001000111100001000000000
000000000000000000000011010000000000111100000000000000
000000000001001000000111000000000000000000000000000000
000000000000100001000100000000000000000000000000000000
000000010000000000000000000000000001001001000000000000
000000010000000000000000001001001000000110000000000000
000010110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000001101100001101111010000000001
000000010000000001000000000111101010001111000010000000

.logic_tile 3 24
000000000000000000000000000000000001000000001000000000
000000000000100000000000000000001011000000000000001000
011010000000001000000000001000011010001000011100000100
000000000100000101000000000101011100000100100101000001
110000000000000000000000001111001000000001011100000101
110000000000000000000000000001100000010100000100000110
000000100000011000000010101000001000001000011101000000
000001001010010101000100000101001101000100100100000110
000000010000000001100110001000001001001000011100000111
000000010000000000000000000001001100000100100100000010
000000010000001000000110001111101000000001011100000111
000000010000000001000000000101000000010100000100000010
000000010000000000000011111111101000000001011101000000
000000010000000000000110000001100000010100000100000011
110000110001010001100000011000001001001000011101000000
100001011010010000000010000101001101000100100100100011

.logic_tile 4 24
000000001110001000000011101001011001000000000000000000
000000000000000001000110111001101110010000000000000000
011000000000000101000000000111000001010000100001000100
000000000000000000000010101111101110000000000000000010
000000000000000000000010101011001010000000010010000000
000001001000010000000010000101011100100000010000000000
000000000000000001000010110000001000000100000100000001
000000000000000000000010000000010000000000000000000010
000000010000000101000000000000011010000100000111000000
000000010000000101000000000000010000000000000000100010
000000010000000000000110001001001010000001010000000000
000010010000000000000100001011010000010110100010000000
000000010000000000000110110111011110000000000001000000
000000010000000000000010101111100000000001010000000010
000000010000001101100000000101100001001001000000000000
000000010000000101000000000000101000001001000010000000

.logic_tile 5 24
000000000110000001100110010000001000000100101100000100
000000000000000000000010000111001100001000010110110001
011000000000000000000000000000001000000100101110000100
000000000000000000000000000101001000001000010110000000
000000000000001000000000000000001000000100101100000100
000000000000100011000000000111001001001000010100000000
000000000000000000000000000000001000000100101100000000
000000000000000000000000000101001001001000010100000001
000000010000101000000000000111101000010100000100000100
000010110001010001000010100111000000000001010100000000
000000010000000000000000001000000000000000000110000000
000000010000000000000000001111000000000010000100000000
000000010000000001000010100000000000000000000000000000
000000010000000000000000001011000000000010000000000000
110000010000001000000000000111000000000000000110000001
100000010000000001000010100000100000000001000110000000

.logic_tile 6 24
000010001100000111000000000111001001010010100000000000
000001000000000000000000000111101101000000000000010010
011000000000100101000110100101100000010110100000000000
000000000000000000100000000000000000010110100000000000
000001000000000101000010101001000000101001010000000000
000010000000000000100110110011000000111111110000000000
000000000000000101100000000000000001000000100110100000
000000000000001101000010110000001010000000000100000100
000000011111000000000000001101011010100000000000000000
000000010110100000000000000111111011000000000000000000
000000010000001000000000011111001011000000000000000000
000000010000000001000011100101101000001000000000000000
000001010000100101000010110000011000000100000110000001
000000110001010000000111100000000000000000000100100000
110000010000000001100000001000000000010110100000000000
100000010100000000000000001001000000101001010000000000

.logic_tile 7 24
000000000000000000000000010000000001000000001000000000
000000100001010000000010100000001111000000000000001000
011000000000001000000000000101011110010100001100000000
000010000000000111000000001101010000000001010100000000
010000000001000001100000011000001000000100101100000000
010001000100100000000011110001001101001000010100000100
000010101110000000000000000111001000010100001100000000
000000000000000000000000001101100000000001010100000000
000010110110100000000000011111101000010100001100000000
000000010001010000000010000001000000000001010100000000
000000010000000001100000000000001001000100100100000000
000000011110000000000000001101001100001000010100000000
000000010000000000000110000000000000000000000000000000
000010010010000000000000000000000000000000000000000000
110000010001011000000110000001111110000010100100000000
100001010000100001000000000000010000000010100100000000

.ramt_tile 8 24
000000010001010000000111110000000000000000
000000000000000000000011110111000000000000
011000110000001000000000000000000000000000
000000001000001111000000001001000000000000
010010100000000000000000001011000000000000
010000000100001001000000000011000000000000
000000000000000111100011100000000000000000
000000000000000000000010011111000000000000
000001010000000111100010001000000000000000
000100010110000000100100000001000000000000
000000010000000000000000001000000000000000
000000010000000001000000001101000000000000
000000011101111001000000001101000001000000
000000010000100011100010000101001011000000
110010010000000011100000000000000000000000
110100010000000000100000001011001110000000

.logic_tile 9 24
000000000000010000000000000000000000000000000100000000
000000001100000101000010010011000000000010000100000010
011000000000000011100111101000000000000000000100000000
000000001110000000100100000111000000000010000100000000
010001000001110000000110000011000000000000000100000000
110010000010110000000000000000100000000001000100100000
000000001110100000000000000000001110111001010000000000
000000000000010000010000001111011110110110100000000000
000100010001010000000110110001111000010111110000000000
000000010001100101000010101001010000111111110000000000
000000010000000000000110000000001100000100000100000000
000001010000000000000000000000010000000000000100100000
000000010000001000000010010000011100000100000100000000
000000010000000111000011110000010000000000000100000000
110000010000001000000000000001000000010110100010000100
100000010000000101000000001111000000000000000010100000

.logic_tile 10 24
000000000000000111000011100000000000000000001000000000
000000000000000000000110110000001100000000000000001000
000000000000001000000000000000001101000100101010100000
000000001000000101000000001001001111001000010000000000
000010100000100101000011100000001001000100101000000000
000011100001000000000110101101001000001000010001100100
000000000001000000000000000000001000000100101010000000
000000000010100000000000000001001011001000010001000101
000000010000001000000000000000001000000100101000000110
000000010100001001000000001101001010001000010001100000
000000010000000000000000000001001000010100001000000100
000000010000000000000000001001100000000001010000000110
000000010001011000000010100000001000000100101000000000
000000010001010101000100001101001111001000010000100001
000000010001000000000000000000001000000100101000000000
000000010000100000000010111001001110001000010000100001

.logic_tile 11 24
000000000000000000000000000001101100010111110000000000
000010000000001111000000000000110000010111110000000000
011000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110000000000001000000110100000000000000000000000000000
010000000000001111000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000001000000000000000000001111000000000010000100000100
000000010001010000000110010000000000000000000000000000
000000010000100000000111000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000001000000000001111001010010111100000000000
000100010000000011000000001111001000001011100000000000
110000010001000000000010010000001010000100000100000000
100000010000000000000011100000010000000000000100000000

.logic_tile 12 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000100010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 24
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001010000100000000000000000000000000000000000000000
000010010000010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 24
000001000000000000000000000000000000000000000000000000
000110000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 24
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000110001000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 19 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 20 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 24
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000

.logic_tile 22 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
001000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 24
000001000000000000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000001000000100000000000001000000000000000000000000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000001000000000000000000000000
000000010100000000000000000000000000000001000000000000

.ramt_tile 25 24
000000010001001000000000001000000000000000
000000000000101111000010001001000000000000
011000010000000111100011111000000000000000
000000000010001001000111001101000000000000
010000000001010000000111100001100000000000
110000000000100000000100001001100000000000
000001000000000000000000010000000000000000
000010100010100000000011100011000000000000
000000110011010011000111000000000000000000
000011110000100000000100000001000000000000
000010010000000011100000001000000000000000
000001010010001101000000000001000000000000
000000010000000000000000011011100001000000
000000010000000000000011010001001110000000
110000010000000001000000000000000000000000
010000010010000000000000001111001101000000

.logic_tile 26 24
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 27 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 28 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 29 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 30 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 31 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 32 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.io_tile 33 24
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 25
000000000100000010
000111010100000000
000000000100000000
000000000100000001
000000000100000010
000000000100010000
001000000100000000
000000000100000000
000010000000000000
000011110000000000
000000000000100010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 25
000000000000000000000000000011100001000000001000000000
000000000000000000000000000000001011000000000000010000
000000000000000111000000010001100000000000001000000000
000000000000000000000011010000100000000000000000000000
000000000000000000000111000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000000000100000000010000000000000000000000000000000
000000000101000000000000000000000000000000000000000000
000000010000000000000000010000011000001001010000000100
000000010000000000000010001011001011000110100000000000
000000010000000111100000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 25
000000000000001011100000000000000000000000001000000000
000000000000001011100000000000001000000000000000001000
000001000001010011100000000000000000000000001000000000
000010101100000000000000000000001011000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000010000000100000000000000000000000
000000000000000001000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000010000000000000010000001100000000000001000000000
000000010000000000000010000000000000000000000000000000
000000010000000000000000000011000000000000001000000000
000000010100000000000000000000100000000000000000000000
000000010000000000000000000000000001000000001000000000
000000010000000000000000000000001010000000000000000000
000000010000000101100000000111100000000000001000000000
000000010000000000100000000000000000000000000000000000

.logic_tile 3 25
000000000000001000000000001000001000001000011100000100
000000000000000001000011100011001000000100100110010011
011000000000001000000110001000001000001000011100000100
000000001110000001000000000111001100000100100110000011
010000000000000011100110001111001000000001011100000000
010000000000000000100000000011100000010100000100000000
000000000000000000000000001101001000000001011100000000
000000000000000000000000000111100000010100000100000000
000000010000000001100000001000001001001000010100000000
000000010000000000000000000011001000000100100100000000
000000010000001000000000000000000000000000000000000000
000000010000001001000000000000000000000000000000000000
000001010000000000000000011000000000100000010000000001
000010110000000000000010000011001010010000100010000000
110000010000001000000000001000000001010000100101000001
100000010000001001000000001001001110100000010110000010

.logic_tile 4 25
000001000100000000000110110000000000000000000000000000
000000100000000000000010010000000000000000000000000000
000000000000001000000000000000011000000010000000000100
000000000000000101000000001101001001000001000010000000
000001000000000000000110010000011010000000010000000100
000000000000000000000110101001001011000000100010000000
000000000000001011100000010001100000010000100000100000
000000000000001001100010101101001001000000000000000000
000000010000100000000000011111111010110100000000000000
000000010001000000000010100101111101111100000000000100
000000010000000000000000000000011000000100000000000000
000000010000000000000000001001001011001000000010000010
000000010000100000000000001101001000000000000010000110
000000010000000000000000000001110000101000000000000000
000000010000000000000000010000011000000001000010000000
000000010000000000000011001101001001000010000000000000

.logic_tile 5 25
000000000000000000000111100001001101010111100000000000
000000000000000000000110010101111101000111010000000000
011000000000000000000111000001101001010111100000000000
000000000000000101000011100101111110000111010000000000
000000001110000111100010100011011000101000000000000000
000000000000000011000010100000010000101000000000000000
000000000000000000000110000111000000010110100100100000
000000000000000001000000000000100000010110100100000000
000000010000000001000110001000000000010110100101000000
000000010000000000000100000011000000101001010110100000
000000010000001000000000000000000000000000000000000000
000000010000000001000010000000000000000000000000000000
000000010000000000000110000000001011000001000001000010
000000010000000000000000001101011000000010000000100000
110000010000001000000000000101111101000101000101000000
100000010000001001000000000000101010000101000100100110

.logic_tile 6 25
000000000000000000000110010000000000000000001000000000
000000000000000000000110000000001011000000000000001000
011000000000000000000000011000001010000100101100000000
000000000000000101000010000101011100001000010100000100
000000001110000000000110111000001000000100101100000000
000000100000000000000010010001001001001000010100000000
000000000000000101000000001000001000000100101100000000
000000001000000101100000000101001101001000010100000000
000010010000000001100110001111101000010100001100000000
000001010000000000000000000001000000000001010100000000
000000010000000001100000001000001001000100101100000000
000000010000000000000000000101001100001000010100000000
000110111110000000000110101000001001000100100100000000
000000010000000000000000000001001001001000010100000000
110000010001001000000000000111011010000010110000000100
100000010000000001000000001101101001000011110000000000

.logic_tile 7 25
000001000000000101000010100001000000010110100000000000
000010000000000000000010100000100000010110100000000000
000000000000000101000010100001101001101001010000000000
000000000000000101000010111001111101001001010000000000
000000100000000000000000000000000001001111000000000000
000001000000000000000000000000001000001111000000000000
000000000000000000000010100001111011000000000000000000
000000000000000000000000000001011000100000000000000000
000000010000000000000000000001000000010110100000000000
000000010001010000000000000000000000010110100000000000
000000010110000000000110001000000000010110100000000000
000000011110000000000000000001000000101001010000000000
000000011010000000000000000001100000010110100000000000
000000010000000000000000000000100000010110100000000000
000010010000000000000000001001111010000000100000000000
000001011110000000000000000001011000000000000000000000

.ramb_tile 8 25
000000000000000000000111111000000000000000
000000111100000111000011100101000000000000
011010100000001111100000000000000000000000
000000000000101011100000000101000000000000
010010000001010000000000001111000000000000
010001000000101111000011100001100000010000
000000000000000111100111100000000000000000
000000000000000000000100001101000000000000
000000010110000000000011101000000000000000
000000010000000000000100000011000000000000
000001010000001000000010000000000000000000
000010010000101011000100001001000000000000
000000011000100000000000000011100001000000
000000011010010000000011100001101011100000
110000010000000011100000000000000001000000
110000010000000000000000001011001000000000

.logic_tile 9 25
000000000000000101000000010011111111000110100000000000
000000001010000000100010000011011111001111110000000000
011000000000000001100000011000000000000000000100000000
000000000000000000100010010001000000000010000100000000
010000001000001001100010100000000000000000000100000000
110000000100000001100010110101000000000010000100000000
000000000000000001100110000011011100011111110000000000
000000000000000000000010000001101111111111110000000000
000000010000000000000110101011111011010111100000000000
000000010000000001000010100101111110001011100000000000
000000010000001101100010100001100000000000000100000000
000000010000100001100000000000100000000001000100000000
000000010000000011000010110011001011011111110000000000
000000010000000000000010110111101011111111110000000000
110000010000000101000010111111001000010111100000000000
100000110000000000010011001101111011001011100000000000

.logic_tile 10 25
000001000000100001000111110101101000010100000000100000
000010100001010111000011101001100000000001010000010001
011000000000000011100111010101100000000000000100000000
000000000100001111100011000000100000000001000100000000
110000000010000101100000010001011110011111110000000000
110000001110000000000011001011001110111111110000000000
000000100000000001000010110001101101010111100000000000
000000001000000000000010000011001111001011100000000000
000000010000001001000010101011001000010111100000000000
000000010000000101000010001001011010000111010000000000
000000010000000000000000001001011011000110100000000000
000000010000000001000010001111001000001111110000000000
000000011000000101100110001001101101011111110000000000
000000010000000000000100001011111100111111110000000000
110010010000001000000000000000001000111100010000000000
100000010000000001000010111101011100111100100010000110

.logic_tile 11 25
000000000000000101000011110011000000000000000100000000
000000000000001001100110000000000000000001000100000000
011000000000000101100000000111111010010111100000000000
000000000000000000000000001101111000001011100000000000
110001000000001101100000010011100000000000000100000000
110010100000000101000011000000100000000001000100000000
000000000010000111100111111000000000000000000110000000
000000000000000000000010000011000000000010000100000000
000000010000000001100010100111100000000000000100000000
000000010000000000100100000000100000000001000100000000
000000010000000001100110000000000000000000100100000000
000000010000000000100100000000001010000000000100000000
000000010000000000000011100001001100000110100000000000
000000010000000000000100001001111000001111110000000000
110000010000000000000010111101101011000000010000000000
100000010000000000000110010001001011010000100000000000

.logic_tile 12 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000011000000000000000000000000000000000000000000000
000100010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000

.logic_tile 14 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000100010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000100010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 25
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 25
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000100010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000100010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 19 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 20 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000011000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000110000000000000000000000000000000000000000000
001000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
001000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 25
000000000000001011100000010111011000010111100000000000
000000000000001111100010011001111101001011100000000100
000000100000000000000010111011001010000110100000000000
000001000000000000000010011111101000001111110000000000
000000100000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000001000000010000000001000000100000000000
000000111100000000000011110000001010000000000000000000
000010110000000000000000010000000000000000000000000000
000000010000000000000010100000000000000000000000000000
000000010000000000000000000111111001010111100000000100
000000010000000000000010101011011101000111010000000000
000000010000000000000000000001011001000110100000000000
000000010000000001000010100011011001001111110000000000

.ramb_tile 25 25
000000000000000111000000000000000000000000
000000010000000000000000000101000000000000
011000000000001001000000000000000000000000
000100000000000101100011010011000000000000
010000000000000001000111100001000000010000
110000000000001011100100001011000000000000
000000000000001000000000001000000000000000
000000000000001011000000000001000000000000
000000010000000001000111001000000000000000
000000010000000000100110011111000000000000
000000010000001000000000000000000000000000
000000010000001011000000001011000000000000
000010010000000000000000001101100001000000
000000010000000000000011101001001100000000
011000011110000000000111000000000000000000
010000010000000000000000000101001111000000

.logic_tile 26 25
000000000000000011000000000000000000000000000000000000
000000001110000000100000000000000000000000000000000000
000000100000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000100010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000100010000000000000000000001000000000010000000000000

.logic_tile 27 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
001000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 28 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 29 25
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 30 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 31 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 32 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.io_tile 33 25
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 26
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 26
000000000000000000000111000001000000000000001000000000
000000000000000000010100000000100000000000000000001000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000001000000000000011000001000000001000000000
000000000000000011000010000000001011000000000000000000
000000000000000000000111010011000000000000001000000000
000000000000000000000011000000000000000000000000000000
000000000000000111000000000111100000000000001000000000
000000000000000001100010000000101111000000000000000000
000000000000000000000000000111000000000000001000000000
000000001110000000000000000000101010000000000000000000
000000000000000000000010000101000000000000001000000000
000000000000000000000100000000101111000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000010000000101100000000000000000000

.logic_tile 2 26
000001000000000000000000010011000000000000001000000000
000010100000000000000011010000101001000000000000010000
000000000000000000000111010000000001000000001000000000
000000000000000000000110010000001011000000000000000000
000000000000000000000111000000001000111100001000000000
000000000000000000000110000000000000111100000000000000
000010000000001111100111010001111101000110100000000000
000000000000001011000011010000111001000110100000000000
000000000000000000000010001111001010010110100000000000
000000000000000001000000000011111011000000100000000000
000000000000000000000111000111111011001001000000000000
000000000000001101000010110111111111101001000000000000
000001000000001000000000010111100001000110000000000000
000000100000001101000010100011001101000000000010000000
000000000000001000000110111001111011001001010000000000
000000000000001101000010001011101010010110100000000000

.logic_tile 3 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000111010111100000000000000000000000000000000000
000000000000100000000010100000000000000000000000000000
000000000000000111000000000101100000000000000000000000
000000000000000000000000000101000000010110100000000000
000000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001101011010010100000000000
000000000000000000000000000000101000010010100000000000

.logic_tile 4 26
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010000001010000000000000000000000000000000000000000
000000000000000000000010100000011010000100000110100000
000000000000000000000000000000010000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000110000001
000000000000000000000000000001000000000010000000000000

.logic_tile 5 26
000000000000001000000110000000011100000100000100000000
000000000000000001000000000000010000000000000100000000
011000000000000000000000000011000001000110000000000100
000010000000000000000000000101001101000000000010000000
000000000000000000000000010000000001000000100100000000
000000000000000111000010000000001101000000000100000000
000000000000000000000000000011000000000000000100000000
000000000000000000000000000000000000000001000100000000
000000100000001000000000000101000000000000000100000000
000001000000001101000000000000000000000001000100000000
000000000000001000000010000000000000000000000000000000
000000000000000001000011110000000000000000000000000000
000000000000000000000110000101001001000000000001000001
000000000000000000000100000001111100000000010000100000
110000000000000000000000000000001110000100000000000000
100000000000000000000000000000010000000000000000000000

.logic_tile 6 26
000000001110001000000110110101100000000000001000000000
000000000000000101000010010000000000000000000000001000
000000000000001001100000000111100000000000001000000000
000000000000000101100000000000101100000000000000000000
000000000000001000000000010101000000000000001000000000
000000000000001001000010100000000000000000000000000000
000000000001011000000000000001000000000000001000000000
000000000110001001000000000000101100000000000000000000
000010000000000001000000000001100000000000001000000000
000001000000000001000000000000001100000000000000000000
000010000000000000000000000000001000111100001000000000
000001000000000001000000000000000000111100000000000000
000000001110000000000000001001001010000000000010000000
000000000000000000000000000001111000001000000000000000
000000000000000000000110000011100000010110100000000000
000000000000000000000000000000000000010110100000000000

.logic_tile 7 26
000000000000010000000000000000000001000000001000000000
000000000100000000000010100000001001000000000000001000
000000000000000000000000000011100001000000001000000000
000000000000000000000010100000101010000000000000000000
000000000000000000000010000011100001000000001000000000
000000000000000101000000000000001011000000000000000000
000000000000000101000110100000000000000000001000000000
000000000100000101000000000000001010000000000000000000
000100000010000011100000000000000000000000001000000000
000000000000000000100000000000001001000000000000000000
000000000000100001000000000101100000000000001000000000
000000100001000000000010000000000000000000000000000000
000000001110010000000000000000001000111100001000000000
000000000000100000000000000000000000111100000000000000
000000001010000000000000000101000000010110100000000001
000000000000100000000000000011100000000000000000000001

.ramt_tile 8 26
000000110001010001000000000000000000000000
000001000000000000100000000111000000000000
011000110000000000000000000000000000000000
000000000000000000000000001101000000000000
010001000000011000000011011001000000000000
110000101100100011000011111111000000000000
000000000000010011100111101000000000000000
000000001000100000100110001011000000000000
000000000000000000000010001000000000000000
000000001100000000000011100111000000000000
000000000000000000000010001000000000000000
000000000000000000000100001101000000000000
000010100000001001000000001111000000000000
000001000000000101000000001101001101000000
010000000000000011100010000000000000000000
110000000010000000000100001011001010000000

.logic_tile 9 26
000000000000000011100000001000000001000110000010100000
000000000000000000000000000101001001001001000000000100
011000000000000101000000010111001010010111100000000000
000000000000001001100011100001101110001011100000000000
110000000000000011100000000011000000000000000100000000
010000000000000000100010000000000000000001000100000000
000000000000000101100000000000000000000000000100000000
000000000000001101100011101101000000000010000100000000
000010100000000011100000001101111001010100000000000000
000000000000000000000010100011001000000100000000000010
000000000000001000000010001000000000000000000100000000
000000000000001101000000001101000000000010000100100000
000000001011011001000110100111111100000000100000000000
000000000000000011000000000000011110000000100000100000
110000000000001000000000000000000000000000000000000000
100000000000000111000000000000000000000000000000000000

.logic_tile 10 26
000000001000000111000000000111111001010111100000000100
000000000000000111100000001111101011001011100000000000
011000000000000011100111001101111001010111100000000000
000000000000001101100111101101001000001011100000000010
110000000001010000000111100101111010010111100000000000
010000000100000000000000001101011110001011100000000000
000000000000001001100110011001100000000000000000100000
000000000000001001100010101001101000010000100000000010
000000000000100000000000010000000001000000100100000000
000000000001010000000010100000001111000000000100100000
000000000000000000000000000000011110000100000100000000
000010100000000000000000000000000000000000000100000000
000000000000000001000010000000000000000000100100000000
000000000000010000000000000000001000000000000100000000
110000000000000001000010010000011001001000000000000001
100000001000000000000010000001011001000100000000000000

.logic_tile 11 26
000000000000000000000110100000011000000100000100100000
000000000000000000000000000000010000000000000100000000
011000000000000000000111000101100000000000000100000000
000000000001010000000110110000000000000001000100000000
110000000000000000000000000000000000000000100000000000
010000000000000000000000000000001110000000000000000000
000000000000000111100110101001111010010111100000000000
000000000000000000100000000011111001001011100000000000
000000000000001000000000010000000000000000000000000000
000000000000001001000010000000000000000000000000000000
000000000000000001100000000011000000000000000100000000
000000100000000000000000000000000000000001000100000000
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 12 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000101100000010000100000000001
000000000000000000000000000000101101010000100000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000100000000
100000000000000000000000001011000000000010000100000000

.logic_tile 16 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001110000000000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 17 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 26
000000000000001111100000000111100000000000000100000000
000000000000000001000000000000100000000001000100000000
011000000000000000000000001001001100100000000000000000
000000000000000000000000001111011000000000000001100100
000000000000000000000000000001000000000000000100000000
000000000000000000000000000000000000000001000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001101000000000100000000
110000000000000000000000010000000000000000000000000000
100000000000000000000010000000000000000000000000000000

.logic_tile 21 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 26
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000101111101001001010001000000
000000000000000000100000000001101000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000100000000000
000000000001000000000000000000001111000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000

.ramt_tile 25 26
000010110000000000000011100000000000000000
000001000000000001000110000011000000000000
011000010000000011100000001000000000000000
000000000000000000000000000101000000000000
110001000000000000000000010111000000000000
110000000000000000000011100001100000000000
000000000000011111100110001000000000000000
000000000000000101100100000011000000000000
000000000000001000000000001000000000000000
000000000000000011000000001011000000000000
000000000001000101100000001000000000000000
000001000000100000100010110111000000000000
000000000101010000000010010001100001000000
000000000100000000000011001001001011000000
010000000000000000000000000000000000000000
110000000000001101000000001101001001000000

.logic_tile 26 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000

.logic_tile 28 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 26
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 27
000000000000000010
000100000000000000
000010000000000000
000010010000000001
000000011000000010
000000001000110000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 27
000000000000001011100110010111000000000000001000000000
000000000000001111000110010000100000000000000000010000
000000000000001001100111110101101000000010100000000000
000000000000001001100110010101001000001001000000000000
000000000000000101000010100000011000101000010000000000
000000000000000111100111101101001000010100100000000000
000000000000001111000110011101011001001001000000000000
000000000110001011000110001001101101101000000000000000
000000000000000001000000000000001111110000000000000000
000000000000000000000010100000001001110000000000000000
000000000000000000000010000101101010001000000000000000
000000000000000000000000001001101100101001010000000000
000000000000000000000000010111101010000000100010000000
000000000000000011000010111001111101000000000000000000
000000000000000101100000001111101011010010100000000000
000000000000000000100011001101001010110011110000000000

.logic_tile 2 27
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001100000000000000000000
000001000000000000000000000111100000000000001000000000
000000100000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000011000000000111100000000000001000000000
000000000000000001000010000000000000000000000000000000
000000000000000101100000000000000001000000001000000000
000000000000000001100000000000001101000000000000000000
000000000000000101100000010111000001000000001000000000
000000000000000001100011000000001111000000000000000000

.logic_tile 3 27
000000001100000000000000010000000001000000001000000000
000000000000000111000011010000001000000000000000001000
000000000000000000000011110001000001000000001000000000
000000000000000111000011100000001110000000000000000000
000000000000000111000000000000000000000000001000000000
000000001100000000000000000000001010000000000000000000
000000000000000011100000000011100001000000001000000000
000000000000000000100011100000001001000000000000000000
000000001100000000000000000111100001000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000001000000000000001000001000000001000000000
000000000000001101000000000000101110000000000000000000
000001000000100000000000000101100001000000001000000000
000010100001010000000000000000101100000000000000000000
000000000000001000000000000001100000000000001000000000
000000000000001101000000000000100000000000000000000000

.logic_tile 4 27
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
110001000000100000000000000000000000000000000000000000
010010100011010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000001100100000000000001111111110000000000100000000
000000000001000000000010011001100000000001010100000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000010001000000000010000000000000000000000000000
100000001110000001000010100000000000000000000000000000

.logic_tile 5 27
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000001000000000000101101011111111010000000000
000000000000000101000000000000101011111111010000000100
000000100000000111100000000011111011100000000000000000
000001000000000000100000000000111000100000000010000000
000000000000000000000111110101111001100000000010000000
000000000000000000000010000000101011100000000000000010
000000000000000000000011101000011011010000000000000000
000000000000000000000000000001011011100000000000100000
000000000000000000000110000000001110000100000000000000
000000000000000000000000000000010000000000000000000000
000000000000000000000110000011000000000000000100000000
000000000000000000000100000000100000000001000100000000
110000000000000000000000000000011010000100000100000000
100000000000000000000000000000010000000000000100000000

.logic_tile 6 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111100000000000000100000000
000000000000000000000000000000000000000001000000000011
000000000000000000000000000011101110000000000000000001
000000000000000000000000001111011110000000100000000000
000000000000000000000000000111001111001000000010000000
000000000000000000000000001111101100000000000000000000
000000000000001000000110000000000000000000000000000000
000000000000001001000100000000000000000000000000000000
000010100000001000000110011111001110000100000000100000
000000000000001001000110010011011111000000000000000010
000000000000001000000000000000000001000000100100000000
000000000000000011000000000000001101000000000000000010

.logic_tile 7 27
000001001000100000000000000101000000000000000100100000
000010000000010000000000000000100000000001000100000000
011000000001000000000000000111101101010000000000000101
000000000000000000000000000111011110000000000000000000
010000000000000000000111101111101110000000010010000100
110000000000000000000111100111001101000000000000000000
000000000000000000000000001000000000000000000100000000
000000000010000000000011101101000000000010000110000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000100000000000000000001011011110000000000001000000
000000001000000000000000000111101110000000100000000000
000000000110000000000000001111101110000001000001000000
000000000000000111000000000111001101000000000010000000
110000000000000001000000001111101100000000000001000000
100000000000001111000000000111011110000010000000000000

.ramb_tile 8 27
000000000110000011100111100000000000000000
000100110000000000100000000101000000000000
011000000000000000000111100000000000000000
000000001001011111000000001001000000000000
110000000000000111000111011011100000000000
010000000000000000100111101101100000000000
000000001010001111100111101000000000000000
000001000000100111000100001001000000000000
000010100000000101000000011000000000000000
000001000000000000000011000101000000000000
000011100000000000000110001000000000000000
000011000000100000000100000101000000000000
000010100111110000000010000011000000000000
000001000000110000000000001111001011000000
010000000001000000000000000000000000000000
010000001000100000000000001101001000000000

.logic_tile 9 27
000000000000000001100111010000000000000000000000000000
000000000000000000000110000000000000000000000000000000
011000000000000000000000000000001010000100000100000000
000000000000001101000000000000000000000000000100000000
110000000000000001000110000000001000000100000100000000
010000000100000000000100000000010000000000000100000000
000000000000001000000110000000000001000000100100100000
000000000000001011000110100000001010000000000100000000
000000000000000101000000001001000000101001010000000000
000000000000000000000010011101000000000000000000000000
000010100000000000000000000101011001010111100000000000
000000000000000000000000000011101011000111010000000000
000000000000000000000000001101101110010111100000000000
000000000000000000000010101101111001000111010000000100
110010000000000000000000000000000000000000000000000000
100000001100000000000000000000000000000000000000000000

.logic_tile 10 27
000000000000000000000010111001001100010111100000000000
000000000000000000000011101011111011000111010000000010
011000000000000101000111000101111111111000110000000000
000000000000000000100000000000101010111000110000000100
010000000110000000000110001000001000111000110000000000
010000000001010000000000000111011111110100110000000000
000000000000001000000010100000000001000000100100000000
000000000000001011000000000000001001000000000100000000
000000000000000001000110000011000000000000000100000000
000000000000000000000110000000000000000001000100000000
000011100000000000000000011111111100101001010000000000
000000000000000000000010010101010000111110100010100000
000001000000000000000111000000000000000000100100000100
000010100000000000000000000000001101000000000100000000
110000000000000001000110101011111110000110100000000000
100000000000000000000000000001111001001111110000100000

.logic_tile 11 27
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000011100000010000000000000000000000000000
010000000000000000100011010000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001011000000000100000010
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001010000000000100000000
110000000000000000000000001000000000000000000100000000
100000000000000000000000000101000000000010000100000000

.logic_tile 12 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000100000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 27
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 27
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000110100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 27
000001000000000000000000000000000000000000000000000000
000010001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 27
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000000111111101010000110000000000
000000000000000111000000000000111010010000110000100000
000000000000001000000000000001100000000000000000000000
000000000000001011000010100000000000000001000000000000
000000000000000000000000010011001100000000010000000000
000000000000000000000010100111011010100000010001000000
000000000000000000000000000000000000000000100000000000
000000000000000001000000000000001000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 27
000000000000000000000111000000000000000000
000000010100000000000100000101000000000000
011000000000001000000000000000000000000000
000010100000001011000000000011000000000000
010000000000000001000011100111100000000000
110000000000001001000011101011000000000100
000000000000000000000111000000000000000000
000000000000000000000000001011000000000000
000000000000000001000010001000000000000000
000000000000001001000010001101000000000000
000000000000000000000000000000000000000000
000000000000001111000000001001000000000000
000000000000000000000000000111100001000000
000000000000000000000000000011101000000000
110000000000011000000000000000000000000000
010000001010001011000011000101001011000000

.logic_tile 26 27
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000010000000000000000000000000000000000
000000001010100000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000001010000100000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100110000000
000000000000000000000000000000001100000000000100000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 28 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 27
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 28
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000011000100010
000000001000110000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000001010000010010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 28
000000000000000111000000000011101010101111110000000000
000000000000000000000000000000101010101111110000100000
000000000000000011100000000001100000100000010000000000
000000000000000101000000000000001000100000010000000000
000000000000001101000011000000000000000000000000000000
000000000000000111000100000000000000000000000000000000
000000000000000000000010101111101010000000000000000000
000000000000000000000010100001010000000010100000000010
000000000000000111000110001000011010000110100000000000
000000000000000000000000000011011111001001010000000000
000000000000000000000010000011111010001001000000000000
000000000000000001000000001011011100000010100000000000
000000000000000000000011000101111111000111000000000000
000000000000000000000000000000111100000111000000000000
000000000000000101100000010000000000000000000000000000
000000000000000000100010110000000000000000000000000000

.logic_tile 2 28
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000101011000000000000010000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000011100000001000111100001000000000
000000000000000000000011100000000000111100000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 28
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000001010000
011000000000000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000100000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000000000011010000100000100000000
000000000000000000000010000000000000000000000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 4 28
000000000000000101100010100111011011010000000101100000
000000000000000000000100000101111001101001000110000000
011000000000000101000010100000000000000000000000000000
000100000000000000100110010000000000000000000000000000
110001000000000111100000001101101010001000000101000000
010010100000000000000010111001011010001101000110000000
000000000000001000000000000001101010000001110100000100
000000000000000101000010111001101000000000100110100000
000000000000000000000010010011101101010000000100000000
000000000000000000000111110101111101100001010110000001
000000000000000000000010110101001111010100000101000001
000000000000000000000011001011011001010000100100000000
000000000000000101000010100001101100001001000101000000
000000000010000000000010100111011010001010000100100000
110000000000000000000000001101011001010010100101000000
100000000000000001000010001111011110010000000100100000

.logic_tile 5 28
000000000000001000000010101101100001101001010000000000
000000000000001111000010011001001101101111010000000101
011000000000000000000000000000000000111001110000100000
000000000000000000000010100101001001110110110000000001
010000000000001101000010100101011010000001010100000000
010000000000000001100110110000100000000001010100000000
000000000000001000000010100001001110000010100100000000
000000000000001111000100000000010000000010100100100000
000000001100000000000000001000000000001001000100000000
000000000000000000000000001101001000000110000100000000
000000000010000000000000010001001010010100000100000000
000000000000000000000011000000000000010100000100000000
000000000000000000000110000000000000010000100100000000
000000000000000000000000000001001011100000010100000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 6 28
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000010100000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000101000000
000000000000000000000000001111000000000010000100000000
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000001100000000000110001011101010000010000000000000
000000000000000000000100001101011001000000000000100010
110000000000000000000010000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 7 28
000001000000000000000000011011111110000110100000000000
000000000000000000000010011111011111001111110000000100
011000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000000001000000100100100100
000000000000000000000000000000001011000000000101000011
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000001000000000001000000010000000000000000000000000000
000010100000000000000010010000000000000000000000000000
000000100000000001000011100111101001000110100000000000
000001000000000000000100000011111101001111110000000000
000001000000000000000111000000000000000000000000000000
000010100000001111000100000000000000000000000000000000
110000000000000000000110001001101100000110100000000000
100000000000000000000110101011111110001111110000000000

.ramt_tile 8 28
000000010000000001000000010000000000000000
000000000001010000100010100111000000000000
011000010000001111100000010000000000000000
000000001000001111000011011011000000000000
010000001000000000000111101011100000000000
110000001100000000000100001111000000000000
000000000000000111100000000000000000000000
000000000001010000100000000011000000000000
000001000000010101000111000000000000000000
000010000001110000000000001001000000000000
000010000001010101100010100000000000000000
000001000100000000000000000001000000000000
000000000000010001000000001111100001000000
000000000000000000100000000001001001000000
010000000000001000000010001000000001000000
110010100000000111000000001011001000000000

.logic_tile 9 28
000000000000001000000000010000000001000000100100100000
000000000000001111000010010000001100000000000100000000
011001000010010000000000000001001110000010100000100000
000000100000000000000000000101000000000011110000000000
010000000000000000000000000000000000000000000000000000
010000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001101000000000100000010
000000000000000000000010000000011110000100000100000000
000000000000000000000000000000000000000000000100000000
000010000000000000000011100111000001000110000000000100
000000000000000001000000000000001101000110000000100100
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000001000000000000000000000000000000000000000000
100000000000100001000000000000000000000000000000000000

.logic_tile 10 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000001011100000001000000000000000000100000000
000000000000001011000000000101000000000010000100000000
110000000000000000000010000000001100000100000100000000
110100000000000000000000000000010000000000000100000000
000000000000000000000000000000000001000000100100000000
000000000000000111000000000000001000000000000100100000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001010000100000100000000
000000000000000000000000000000010000000000000100000000
000000000000001000000011100111000000000000000100000000
000000000000001101000000000000000000000001000100000100
110000000000000000000000000000011000000100000100000000
100000000000000000000000000000000000000000000100000100

.logic_tile 11 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 28
000000000000000000000000000000000000000000000000000000
000110100000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010100000000000000000000000000000000000000000
000100000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000

.logic_tile 13 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 28
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 28
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 28
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 28
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 28
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 28
000010001010000000000000000000000000000000000000000000
000101000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000011000000010000000000000000000000000000000000000000
000011000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000010100001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000

.ramt_tile 25 28
000010110001000000000111101000000000000000
000001000000000000000100000101000000000000
011010110000001000000011000000000000000000
000000000000000111000000001001000000000000
010000100000000000000110001001100000000000
110000000000000000000100001101100000000000
000000000000000011000011010000000000000000
000000000000000000100111100011000000000000
000000000000000101100111011000000000000000
000100000000000000100011000001000000000000
000000000000000011100000001000000000000000
000001000000000000000000001101000000000000
000000000000010011100000010011100000000000
000000000000100000100011010111001101000100
110010000001000101000000000000000000000000
110101001010000000100000001111001101000000

.logic_tile 26 28
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 28
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 29
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 29
000000000000000101000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000001001011100010000110000000000
000000000000000000000000000101111101100000010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000010100000000000000000000000000000
000000000000000000000110110001011011001001010000000000
000000000000000000000010101011011101000010100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 29
000000000000000011000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000011100000000011111000001001010000000000
000000000000000000000000001111101010010110100000000000
000000000000000000000000000101001110011100000000000000
000000000000000000000000001001011000111100000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 29
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 29
000000000000000000000000000111000000000000001000000000
000000000000000000000010100000000000000000000000001000
000000000000000000000000000000011111001100111000000000
000000000000000000000010100000011011110011000000000000
000000000000000000000010100000001000001100111000000000
000000000000000101000000000000001001110011000000000000
000000000000000101000010100101001000001100111000000000
000000000000000000000010110000100000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001011110011000000000010
000000000000000000000000000001101000001100111000000000
000000000000000000000000000000100000110011000000000000
000100000000000000000000000101001000001100111000000000
000100000000000001000000000000000000110011000000000000
000000000000000000000010000101101000001100111000000000
000000000000000000000000000000000000110011000000000000

.logic_tile 5 29
000000000000000000000010100000000000000000001000000000
000000000000000000000110100000001011000000000000001000
000000000000000101000000000101101010001100111000000000
000000000000000101100010110000010000110011000000000000
000000000000000000000010100101101000001100111000000000
000000000000000000000000000000001001110011000000000000
000000000000001101000000000000001001001100111000000000
000000000000001101000010100000001011110011000000000000
000000000000000000000000000001001000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000001101000001100111000000000
000000000001010000000000000000100000110011000000000000
000000000000000000000000000001101000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000000001101000001100111000000000
000000000000000000000000000000000000110011000000000000

.logic_tile 6 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
110000000000000000000000000000001100000100000100000000
100000000000000000000000000000010000000000000100000000

.logic_tile 7 29
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000011100010100000000000000000000000000000
000000000000001001100011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000011001011100000010000000
000000000000000000000000001101011101101100000000000000
000000000000000000000000011011111000010111100000100000
000000000000000000000010010001101000001011100000000000
000000000000000000000000011000001111010000110000100000
000000000000000000000010101001011010100000110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 8 29
000000000000000001100000000000000000000000
000000010000000000100011001011000000000000
011000000000000011100000000000000000000000
000000001110000000100000000111000000000000
110010100000001000000000010101000000000000
110000000000001011000011011001100000000000
000000000000000111100011101000000000000000
000000000000000000000000000001000000000000
000000000000000011100111011000000000000000
000000000100000000000011011011000000000000
000000000000000000000000000000000000000000
000000000000000000000011000101000000000000
000000000000001000000111101001000001000000
000000000000001011000000001101001110000000
010000000000000011100000000000000000000000
110000000000000000000000000011001101000000

.logic_tile 9 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000011110000100000110100100
000000000000000000000000000000010000000000000100000000
000000000000001000000000000000000000000000000000000000
000000000000101011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
110000000000000000000010000000000000000000000100000010
100000000000000000000000000101000000000010000100100000

.logic_tile 10 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 29
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000011000000000000000000000000000000
000000000000000011000100000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000101011010010111100000000000
000000000000000000000010100111011101001011100000100000
000000000000000000000000000101000000000000000000000000
000000000000001001000000000000100000000001000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000010011101001010111100000000000
000000000000000000000010100101011111000111010001000000

.ramb_tile 25 29
000000000000000000000000000000000000000000
000000010000000000000000000111000000000000
011000000000000000000010000000000000000000
000000000000001011000100000011000000000000
010000000000000001000011100111100000000000
110000000000000001100011010101000000001000
000000000000000000000000001000000000000000
000000000000000000000000001001000000000000
000000000000000001000111010000000000000000
000000000000000000100111011011000000000000
000000000000000000000011100000000000000000
000000000000000000000010101011000000000000
000010100000000101000000001101000001000000
000000000000000000100000001011101110000000
010000000000000011100000000000000001000000
010000000000000101100000000101001101000000

.logic_tile 26 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 29
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 30
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000010000
001000000000000000
000000000000000000
000001010000000000
000000000000000000
000000000000110010
000000000000010000
000000000000000000
000001010000000001
000000000000000010
000000000000000000

.logic_tile 1 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000001010000100000100000000
000000000000000000000000000000010000000000000100000010
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 4 30
000000000000001000000000010001101000001100111000000000
000000000000000001000010000000000000110011000000010000
011000000000001001100011110000001001001100111000000000
000000000000001001000010010000001011110011000010000000
110100000000000101000000000011101000001100111000000000
110100000000000000000000000000100000110011000000000000
000000000000001011100000010111001000001100111000100000
000000000000000111100011110000000000110011000000000000
000000000000000000000010000101101000001100110000000000
000000000000000000000000000000000000110011000010000000
000000000000000000000110000001011001001101000101000000
000000000000000000000000001011001001001000000100100000
000000000000000001000111101001101100010000000101000000
000000000000000000000000000101111010010010100100000010
110000000000000000000000001001011000000100000100000000
100000000000000000000000001001111101101000010100000010

.logic_tile 5 30
000000000000100000000000000011101000001100110000000000
000000000001010000000011110000100000110011000000010000
011000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000100000000000000000000000000000000000000000
000000000000000101000000001000000001010000100100000000
000000000000000101000010001101001010100000010100000000
000000000000001000000000000000000000000000000000000000
000001000000000001000000000000000000000000000000000000
000000000000000000000110000001100001001001000100000000
000000000000000000000000000000101011001001000100000000
000100000001000000000000000000011011000000110100000000
000100000010000000000000000000011010000000110100000000
110000000000000000000000000011000001001001000100000000
100000000000000000000000000000001011001001000100000000

.logic_tile 6 30
000000000000001000000111101101001001010100100110000100
000000000000000101000100001001011011000000010100000010
011000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
010000000000001000000111000001001111001000000100000000
110000000000000001000100000001101001001110000101000010
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110101000000000000000000000000000000000000000
000000000001010111000011110000000000000000000000000000
110000000000100001100000000111111000000000010110000010
100000000000000000100000001001011111000001110111000000

.logic_tile 7 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000010101100000000000000100100100
000000000000000000000011110000100000000001000100000011
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000001000000100100000010
000000000000000000000000000000001001000000000100000111
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.ramt_tile 8 30
000000010000000001100111010000000000000000
000000000000000000100011101011000000000000
011000010000000011100110000000000000000000
000000000000000000000100001001000000000000
010000000000000111100000001111000000000000
010000000000000000100000000111100000000000
000000000000001011100000000000000000000000
000000000000000101100000000001000000000000
000010000000000000000000001000000000000000
000001000000000000000010100101000000000000
000000000000000101100000001000000000000000
000000000000000101000000000011000000000000
000000001110000000000000000001100001000000
000000000000000000000010000101001111000000
110000000000000101000010101000000001000000
010000000000000000000100001001001010000000

.logic_tile 9 30
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000001000000000000000000100000110
000001100000000000000000000101000000000010000100100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 10 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000001100000100000110000000
100000000000000000000000000000010000000000000100000000

.logic_tile 12 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 30
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 30
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 30
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 30
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000000000000
000000000000000000000000001101000000000010000000000000
000000000000000000000000000000000000000000100000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000000000001000000100000000000
000000000000000000000011000000001100000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 30
000000010000010000000110101000000000000000
000000001111100000000011111011000000000000
011000010000000011000011100000000000000000
000000000000100000100100001101000000000000
110000100000001000000000010011000000000000
110000000000001011000010101011000000000000
000000000000000000000011001000000000000000
000000001110000000000100000011000000000000
000000000110000011100000000000000000000000
000000000000000000100010000111000000000000
000000000000000011000000010000000000000000
000000001100000000100011001001000000000000
000010000000000101000010001101000000000000
000001001110000000100000001101001001000100
110000000000000001100000001000000001000000
110001000000000000100000001001001000000000

.logic_tile 26 30
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000000101100000000000000000000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000001000000100000000000
000000000000000000000000000000001101000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 30
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 30
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 31
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 31
000001001110100000000000000000000000000000000000000000
000010100001000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
110000000000000001000000000000011110000100000100000011
100000000000000000000000000000000000000000000100000000

.ramb_tile 8 31
000000000000000011100111010000000000000000
000000010000000000000011011001000000000000
011000000000001111100111100000000000000000
000000000000000111000100000101000000000000
010000000000101000000011101101000000000000
110000000001011011000011100001100000001000
000000000000000011100111101000000000000000
000000000000000000000000001001000000000000
000100000000000000000000001000000000000000
000100000000000000000000001101000000000000
000010000000001000000010001000000000000000
000000000000000101000000000001000000000000
000000000000000000000010000011100001000000
000000000000000000000000001111101010000001
110000000000000000000000000000000000000000
010000000000000000000000000001001001000000

.logic_tile 9 31
000000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
011000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000100100100100
000000000000000000000000000000001000000000000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111000000000000000000000000
000000000000000000000000000000000000000001000000000000
000000000001010000000000000000011000000100000101000000
000000000000000000000000000000010000000000000100000100
000000000000001000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 10 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111000000000000000100100000
000000000000000000000000000000100000000001000100000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 21 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
001000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000001000000100000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 31
000000000000000000000111010000000000000000
000000010000000000000111010111000000000000
011000000000000000000011110000000000000000
000000000000000000000010010011000000000000
110000000000000001000000000101100000010000
010000000000000000000010000101000000000000
000000000000001011100000000000000000000000
000000000000001001100011111101000000000000
000000000000000001000000010000000000000000
000000000000000000000011111001000000000000
000000000000000000000000000000000000000000
000000000000001111000000001001000000000000
000000000000000001100000001111100001000000
000000000000000000100000001001101010000100
110000000000000000000000011000000001000000
010000000000000000000010111101001001000000

.logic_tile 26 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 31
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 32
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 32
000000010000000111000111010000000000000000
000000000000000000000110011001000000000000
011000010000000001000000000000000000000000
000000000000000000100000001001000000000000
110000000000000011100111101001100000000000
110000000000000000000100000101000000000000
000000000000001001100000001000000000000000
000000000000001011100010010101000000000000
000000000000000000000010000000000000000000
000000000000000000000000000101000000000000
000000000000000000000000000000000000000000
000000000000000000000000001111000000000000
000000000000000000000011100011000001000000
000000000000000000000010001101101111000000
110000000000000001000110001000000000000000
110000000000000000100100001101001000000000

.logic_tile 9 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 32
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 32
000000010000000011100000000000000000000000
000000000000000000100000001101000000000000
011000011010000111100111101000000000000000
000000000000000000100000000001000000000000
110000000000001000000111000001000000000000
110000000000001111000100000011000000001000
000000000000000111100111100000000000000000
000000000000000000000100000011000000000000
000000000000000011000000011000000000000000
000000000000000001100011001101000000000000
000000000000000000000111000000000000000000
000000000000000000000000000101000000000000
000000000000000011100010000001100000000000
000000000000000000100100000111101101000100
010000000000001000000000001000000001000000
110000000000000011000000001011001110000000

.logic_tile 26 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 32
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000001000
011000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000110000101101000010101010100000000
000000000000000000000000001011101011001010100100000000
000000000000100000000000010101000000010110100100000000
000000000001000000000010000000100000010110100100000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101100000011001100100000000
000000000000000000000000001011101011011001100100000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 30 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 32
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 1 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 13 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001010000000100
000000001000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 14 33
001000000000000000
000000000000000000
000100000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 33
001000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 33
000000000000000000
000000000000000000
000100000000100000
000000000000000000
000000000000001100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
100000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000011010000000000

.io_tile 17 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 33
001000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 19 33
000001111000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 20 33
000000111000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 33
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 25 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 26 33
000000000000000000
000100000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000110010
000000000000010000
000010000000000000
000001010000000001
000000000000000010
000000000000000000

.io_tile 27 33
000000000000000010
000000000000000000
000000000000000000
000000110000000001
000000000011000001
000000000001110000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000011010000000000
000000000000000000
000000000000000000

.io_tile 28 33
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
010000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 29 33
000000000000000000
000100000000000000
000000000000000000
100000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
010000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 30 33
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
001010000000000000
000000010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 31 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 32 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ram_data 8 25
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 8 31
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 8 23
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 8 29
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 8 27
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 8 15
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 8 5
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 8 11
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 8 13
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 8 7
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 8 9
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 8 1
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 8 19
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 8 17
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 8 3
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 25 27
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 25 25
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 25 31
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 25 23
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 25 29
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 25 5
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 25 11
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 25 9
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 25 13
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 25 7
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 25 19
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 25 17
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 25 21
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 8 21
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 25 15
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.sym 4 controller.i_sccb.send_data_SB_LUT4_I3_O_$glb_ce
.sym 5 clk50mhz_$glb_clk
.sym 7 rst$SB_IO_IN_$glb_sr
.sym 40 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I3_SB_LUT4_O_I2
.sym 48 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 50 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 51 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I2_SB_LUT4_O_I3
.sym 53 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I1
.sym 56 display_img_addr[0]
.sym 143 rst$SB_IO_IN
.sym 177 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I0
.sym 178 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 179 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 180 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I3
.sym 181 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2
.sym 182 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 183 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 184 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 187 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 217 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I3
.sym 293 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2_SB_LUT4_O_I3
.sym 294 controller.i_regs.reg_rgb444_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 295 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 296 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I0
.sym 297 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I2
.sym 317 camera_config_steps[4]
.sym 319 camera_config_steps[5]
.sym 327 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 329 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I2
.sym 352 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I3
.sym 368 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 369 camera_config_steps[4]
.sym 376 rst$SB_IO_IN
.sym 381 proc_ctrl$SB_IO_IN
.sym 421 rst$SB_IO_IN
.sym 434 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I3
.sym 435 rst$SB_IO_IN
.sym 459 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I3
.sym 476 proc_ctrl$SB_IO_IN
.sym 549 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I2
.sym 552 controller.i_sccb.clr_datarg
.sym 599 rst$SB_IO_IN
.sym 868 capture.data_rg1[6]
.sym 978 capture.data_rg1[7]
.sym 979 capture.data_rg2[7]
.sym 1012 ov7670_d[6]
.sym 1055 rst$SB_IO_IN
.sym 1057 ov7670_d[6]
.sym 1095 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_I3_I0
.sym 1096 capture.data_rg1[3]
.sym 1139 ov7670_d[7]
.sym 1169 ov7670_d[7]
.sym 1204 vga_col[1]
.sym 1205 vga_col[2]
.sym 1206 vga_col[3]
.sym 1207 vga_col[4]
.sym 1208 vga_col[5]
.sym 1209 vga_col[6]
.sym 1210 vga_col[7]
.sym 1235 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 1247 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[4]
.sym 1248 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 1258 capture.data_rg1[3]
.sym 1317 vga_col[8]
.sym 1318 vga_col[9]
.sym 1319 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 1320 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 1323 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 1324 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I0
.sym 1345 proc_img_addr[0]
.sym 1346 img_proc.col_inframe[5]
.sym 1349 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 1350 vga_col[6]
.sym 1354 vga_col[4]
.sym 1356 vga_col[5]
.sym 1365 vga_col[1]
.sym 1372 vga_col[7]
.sym 1380 ov7670_d[3]
.sym 1396 vga_col[2]
.sym 1399 ov7670_d[3]
.sym 1431 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 1432 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 1433 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I0_I2_SB_LUT4_O_I1
.sym 1434 vga_new_pxl
.sym 1435 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 1436 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 1437 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I0_I2
.sym 1438 i_vga.new_line
.sym 1472 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 1506 vga_col[8]
.sym 1508 vga_col[9]
.sym 1511 rst$SB_IO_IN
.sym 1513 ov7670_d[6]
.sym 1548 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 1549 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 1550 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 1551 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 1552 vga_row[0]
.sym 1558 vga_new_pxl
.sym 1625 ov7670_d[7]
.sym 1658 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 1659 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I3_I1
.sym 1660 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 1661 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 1662 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 1663 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 1664 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 1665 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 1742 rst$SB_IO_IN
.sym 1743 ov7670_d[5]
.sym 1748 ov7670_d[3]
.sym 1768 rst$SB_IO_IN
.sym 1773 vga_row[1]
.sym 1774 vga_row[2]
.sym 1775 vga_row[3]
.sym 1776 vga_row[4]
.sym 1777 vga_row[5]
.sym 1778 vga_row[6]
.sym 1779 vga_row[7]
.sym 1804 ov7670_d[5]
.sym 1856 controller.i_sccb.send_data_SB_LUT4_I3_O
.sym 1857 ov7670_d[7]
.sym 1862 ov7670_d[6]
.sym 1877 controller.i_sccb.send_data_SB_LUT4_I3_O
.sym 1886 vga_row[8]
.sym 1887 vga_row[9]
.sym 1888 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 1889 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 1890 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 1891 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 1892 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_I2
.sym 1893 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 1901 controller.i_sccb.send_data_SB_LUT4_I3_O
.sym 1966 rst$SB_IO_IN
.sym 2003 vga_hsync_SB_LUT4_O_I1
.sym 2004 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 2005 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 2006 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 2007 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I0_I1
.sym 2012 centroid[0]
.sym 2028 proc_img_addr[4]
.sym 2042 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 2120 vga_hsync_SB_LUT4_O_I2
.sym 2121 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 2143 $PACKER_VCC_NET
.sym 2228 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_I1
.sym 2229 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 2231 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_1_CO[1]
.sym 2232 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 2233 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I0_1_O
.sym 2234 vga_hsync$SB_IO_OUT
.sym 2235 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 2255 img_proc.histogram[0][1]
.sym 2283 $PACKER_VCC_NET
.sym 2306 rgbfilter[1]
.sym 2375 vga_hsync$SB_IO_OUT
.sym 2385 vga_hsync_SB_LUT4_O_I0
.sym 2392 rst$SB_IO_IN
.sym 2394 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_1_CO[1]
.sym 2397 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 2422 vga_hsync$SB_IO_OUT
.sym 2458 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 2464 capture_data[11]
.sym 2466 proc_img_addr[1]
.sym 2495 $PACKER_VCC_NET
.sym 2686 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 2688 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 2693 display_img_addr[7]
.sym 2704 cam_fb.ram.0.4.0_RCLKE
.sym 2715 display_img_addr[3]
.sym 2724 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 2731 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]
.sym 2760 $PACKER_VCC_NET
.sym 2771 vga_hsync$SB_IO_OUT
.sym 2776 vga_vsync$SB_IO_OUT
.sym 2782 vga_hsync$SB_IO_OUT
.sym 2790 vga_vsync$SB_IO_OUT
.sym 2807 display_img_addr[0]
.sym 2847 $PACKER_VCC_NET
.sym 2865 vga_vsync$SB_IO_OUT
.sym 2913 vga_vsync_SB_LUT4_O_I2
.sym 2914 vga_blue[3]
.sym 2915 vga_green[3]
.sym 2916 vga_red_2b_SB_LUT4_O_1_I2_SB_LUT4_O_I3
.sym 2917 vga_blue[2]
.sym 2918 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I3_O
.sym 2919 vga_green_2b_SB_LUT4_O_I2
.sym 2948 $PACKER_VCC_NET
.sym 2999 vga_blue[3]
.sym 3004 vga_blue[2]
.sym 3012 vga_blue[3]
.sym 3015 vga_blue[2]
.sym 3026 vga_vsync$SB_IO_OUT
.sym 3027 vga_red_2b_SB_LUT4_O_1_I2
.sym 3029 vga_hsync_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 3030 vga_red_2b_SB_LUT4_O_I1
.sym 3031 vga_green[2]
.sym 3032 vga_red_2b_SB_LUT4_O_1_I1
.sym 3056 proc_fb.ram.0.0.0_WCLKE
.sym 3060 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 3067 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I3_O
.sym 3101 vga_blue_2b_SB_LUT4_O_I3
.sym 3113 vga_green[3]
.sym 3118 vga_green[2]
.sym 3129 vga_green[2]
.sym 3135 vga_green[3]
.sym 3141 vga_red[3]
.sym 3144 vga_red[2]
.sym 3148 capture_addr[6]
.sym 3156 rst$SB_IO_IN
.sym 3166 capture_addr[2]
.sym 3281 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_O
.sym 3283 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I3_O
.sym 3341 vga_red[3]
.sym 3346 vga_red[2]
.sym 3361 vga_red[3]
.sym 3364 vga_red[2]
.sym 3395 $PACKER_GND_NET
.sym 3703 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I3_SB_LUT4_O_I1
.sym 3704 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I3
.sym 3705 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I2_SB_LUT4_O_I1
.sym 3706 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 3707 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2_SB_LUT4_O_I0
.sym 3708 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2_SB_LUT4_O_I3
.sym 3709 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2
.sym 3710 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I2
.sym 3776 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 3778 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 3796 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 3797 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I3
.sym 3811 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I2_SB_LUT4_O_I1
.sym 3833 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I3
.sym 3834 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 3835 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I2_SB_LUT4_O_I1
.sym 3887 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 3888 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I3
.sym 3889 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I1_SB_LUT4_O_I0
.sym 3890 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I2
.sym 3891 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2_SB_LUT4_O_I2
.sym 3892 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I1_SB_LUT4_O_I1
.sym 3893 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I2_SB_LUT4_O_I2
.sym 3894 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I1
.sym 3899 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I3
.sym 3903 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I3_SB_LUT4_O_I2
.sym 3904 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I2
.sym 3916 camera_config_steps[1]
.sym 3919 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I0
.sym 3922 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I3
.sym 3931 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 3932 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I3
.sym 3935 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I2
.sym 3943 controller.i_regs.reg_rgb444_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 3944 controller.i_regs.reg_rgb444_SB_LUT4_O_I2
.sym 3946 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2_SB_LUT4_O_I3
.sym 3948 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.sym 3949 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I3
.sym 3951 controller.i_regs.reg_rgb444_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 3952 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I0
.sym 3953 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I3
.sym 3981 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 3983 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I2
.sym 3985 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 3986 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 3997 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I3
.sym 4006 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I1
.sym 4007 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I3
.sym 4016 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 4017 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I2
.sym 4027 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 4029 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I1
.sym 4034 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 4035 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 4036 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I3
.sym 4045 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 4046 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 4047 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I3
.sym 4058 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2
.sym 4059 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 4060 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 4061 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_I1_I2
.sym 4062 controller.i_regs.reg_rgb444_SB_LUT4_O_I1
.sym 4063 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I1
.sym 4064 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1_SB_LUT4_O_I2
.sym 4065 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2
.sym 4069 vga_col[2]
.sym 4074 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 4076 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I1
.sym 4078 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 4082 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2
.sym 4083 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I2
.sym 4084 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 4085 camera_config_steps[5]
.sym 4086 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I3
.sym 4089 camera_config_steps[4]
.sym 4090 controller.i_regs.reg_rgb444_SB_LUT4_O_I0
.sym 4091 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 4092 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 4093 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I3
.sym 4112 camera_config_steps[5]
.sym 4117 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I1
.sym 4120 camera_config_steps[5]
.sym 4122 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I3
.sym 4125 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I2
.sym 4126 camera_config_steps[4]
.sym 4127 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I2
.sym 4129 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I3
.sym 4130 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I2
.sym 4134 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I1
.sym 4135 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I0
.sym 4136 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 4137 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I2
.sym 4138 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_I1_I2
.sym 4140 controller.i_regs.reg_rgb444_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 4141 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I3
.sym 4142 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I3
.sym 4144 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I2
.sym 4145 camera_config_steps[5]
.sym 4146 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I3
.sym 4150 camera_config_steps[5]
.sym 4151 camera_config_steps[4]
.sym 4156 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 4157 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I2
.sym 4164 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I1
.sym 4165 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 4168 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I3
.sym 4169 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I2
.sym 4170 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I1
.sym 4171 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I0
.sym 4175 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I3
.sym 4176 camera_config_steps[5]
.sym 4177 controller.i_regs.reg_rgb444_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 4180 camera_config_steps[4]
.sym 4181 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I3
.sym 4182 camera_config_steps[5]
.sym 4183 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I1
.sym 4187 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I3
.sym 4188 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I2
.sym 4189 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_I1_I2
.sym 4193 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I2
.sym 4194 controller.i_regs.reg_rgb444_SB_LUT4_O_I2
.sym 4195 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I2
.sym 4196 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 4197 controller.addr[0]
.sym 4198 controller.data_wr[0]
.sym 4199 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 4200 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I1
.sym 4209 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 4216 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I3
.sym 4217 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I1
.sym 4223 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I3
.sym 4224 camera_config_steps[1]
.sym 4246 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I3
.sym 4247 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 4249 controller.i_regs.reg_rgb444_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 4250 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 4253 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 4254 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I3
.sym 4262 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I3
.sym 4264 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I2
.sym 4265 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 4268 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 4269 camera_config_steps[5]
.sym 4270 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I2
.sym 4273 camera_config_steps[4]
.sym 4277 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I1
.sym 4291 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I2
.sym 4292 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 4293 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I3
.sym 4294 controller.i_regs.reg_rgb444_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 4297 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I3
.sym 4298 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 4300 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I1
.sym 4303 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I3
.sym 4304 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I2
.sym 4305 camera_config_steps[4]
.sym 4306 camera_config_steps[5]
.sym 4309 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 4310 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I3
.sym 4312 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I1
.sym 4315 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 4316 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 4318 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 4328 controller.i_regs.reg_rgb444_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 4329 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 4330 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I2
.sym 4332 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I1
.sym 4333 controller.data_wr[2]
.sym 4334 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I1
.sym 4335 controller.i_regs.reg_rgb444_SB_LUT4_O_I3
.sym 4341 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 4343 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I2
.sym 4345 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 4347 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I0
.sym 4348 camera_config_steps[0]
.sym 4349 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 4350 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I3
.sym 4351 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I2
.sym 4357 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I1
.sym 4372 proc_ctrl$SB_IO_IN
.sym 4471 controller.i_sccb.clr_datarg
.sym 4473 vga_col[5]
.sym 4476 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I1
.sym 4478 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I2
.sym 4485 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I3
.sym 4486 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I2
.sym 4495 controller.i_regs.reg_rgb444_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 4740 img_proc.proc_ctrl_rg1
.sym 4743 vga_col[7]
.sym 4744 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 4868 img_proc.pulse_proc_ctrl
.sym 4872 img_proc.proc_ctrl_rg2
.sym 4873 capture.data_rg2[6]
.sym 4879 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I0_I2
.sym 4885 proc_ctrl$SB_IO_IN
.sym 4911 ov7670_d[3]
.sym 4937 ov7670_d[6]
.sym 4999 ov7670_d[6]
.sym 5001 clk50mhz_$glb_clk
.sym 5002 rst$SB_IO_IN_$glb_sr
.sym 5014 vga_col[8]
.sym 5033 vga_col[3]
.sym 5037 vga_col[5]
.sym 5039 vga_col[6]
.sym 5047 vga_col[2]
.sym 5075 capture.data_rg1[7]
.sym 5084 ov7670_d[7]
.sym 5109 ov7670_d[7]
.sym 5116 capture.data_rg1[7]
.sym 5136 clk50mhz_$glb_clk
.sym 5137 rst$SB_IO_IN_$glb_sr
.sym 5140 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2
.sym 5141 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 5142 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 5143 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[4]
.sym 5144 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 5145 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 5148 vga_col[9]
.sym 5154 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[1]
.sym 5160 capture.data_rg2[7]
.sym 5162 $PACKER_VCC_NET
.sym 5163 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 5166 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3
.sym 5169 vga_col[1]
.sym 5171 vga_col[2]
.sym 5175 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 5179 vga_col[0]
.sym 5184 vga_new_pxl
.sym 5194 ov7670_d[3]
.sym 5208 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 5209 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2
.sym 5211 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 5212 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 5218 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_I1
.sym 5219 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 5222 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 5223 $nextpnr_ICESTORM_LC_25$O
.sym 5225 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 5229 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[6]
.sym 5231 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 5235 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[7]
.sym 5237 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 5241 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[8]
.sym 5243 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 5247 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[9]
.sym 5249 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 5253 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_I3_I0_SB_LUT4_O_I3
.sym 5255 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_I1
.sym 5260 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2
.sym 5263 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_I3_I0_SB_LUT4_O_I3
.sym 5268 ov7670_d[3]
.sym 5271 clk50mhz_$glb_clk
.sym 5272 rst$SB_IO_IN_$glb_sr
.sym 5273 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3
.sym 5274 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 5275 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2
.sym 5276 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_I1
.sym 5277 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 5278 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 5279 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 5280 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_I2
.sym 5284 vga_row[6]
.sym 5290 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 5297 vga_col[4]
.sym 5301 vga_col[6]
.sym 5302 vga_col[8]
.sym 5303 vga_col[7]
.sym 5306 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_I3_I0
.sym 5307 vga_col[1]
.sym 5308 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 5309 vga_col[2]
.sym 5311 i_vga.new_line
.sym 5317 vga_col[6]
.sym 5318 vga_col[8]
.sym 5319 vga_col[7]
.sym 5320 vga_col[9]
.sym 5328 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 5330 vga_col[4]
.sym 5331 vga_col[5]
.sym 5336 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 5337 vga_col[3]
.sym 5343 vga_col[1]
.sym 5344 vga_col[2]
.sym 5346 vga_col[0]
.sym 5353 vga_new_pxl
.sym 5356 vga_col[6]
.sym 5357 vga_col[7]
.sym 5358 $nextpnr_ICESTORM_LC_8$O
.sym 5361 vga_col[0]
.sym 5364 i_vga.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 5365 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 5367 vga_col[1]
.sym 5368 vga_col[0]
.sym 5370 i_vga.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 5371 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 5373 vga_col[2]
.sym 5374 i_vga.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 5376 i_vga.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 5377 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 5378 vga_col[3]
.sym 5380 i_vga.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 5382 i_vga.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 5383 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 5385 vga_col[4]
.sym 5386 i_vga.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 5388 i_vga.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 5389 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 5391 vga_col[5]
.sym 5392 i_vga.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 5394 i_vga.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 5395 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 5396 vga_col[6]
.sym 5398 i_vga.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 5400 i_vga.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 5401 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 5402 vga_col[7]
.sym 5404 i_vga.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 5405 vga_new_pxl
.sym 5406 clk50mhz_$glb_clk
.sym 5407 rst$SB_IO_IN_$glb_sr
.sym 5422 vga_col[5]
.sym 5426 vga_col[2]
.sym 5430 vga_col[4]
.sym 5432 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 5433 vga_col[2]
.sym 5435 vga_col[3]
.sym 5439 vga_col[5]
.sym 5440 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 5441 vga_col[6]
.sym 5442 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O
.sym 5453 vga_col[4]
.sym 5454 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 5455 vga_col[5]
.sym 5456 i_vga.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 5462 vga_col[1]
.sym 5463 vga_col[2]
.sym 5464 vga_col[3]
.sym 5465 vga_col[4]
.sym 5466 vga_col[5]
.sym 5467 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 5470 vga_col[0]
.sym 5472 vga_new_pxl
.sym 5475 vga_col[6]
.sym 5476 vga_col[7]
.sym 5477 vga_col[8]
.sym 5478 vga_col[9]
.sym 5479 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 5484 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I0
.sym 5493 i_vga.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 5494 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 5496 vga_col[8]
.sym 5497 i_vga.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 5501 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 5502 vga_col[9]
.sym 5503 i_vga.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 5506 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 5507 vga_col[6]
.sym 5508 vga_col[7]
.sym 5509 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I0
.sym 5512 vga_col[5]
.sym 5515 vga_col[4]
.sym 5530 vga_col[2]
.sym 5531 vga_col[5]
.sym 5532 vga_col[4]
.sym 5533 vga_col[3]
.sym 5536 vga_col[9]
.sym 5537 vga_col[8]
.sym 5538 vga_col[1]
.sym 5539 vga_col[0]
.sym 5540 vga_new_pxl
.sym 5541 clk50mhz_$glb_clk
.sym 5542 rst$SB_IO_IN_$glb_sr
.sym 5545 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 5546 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O
.sym 5549 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 5563 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 5572 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 5575 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 5577 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 5579 vga_col[6]
.sym 5582 vga_row[1]
.sym 5583 vga_col[2]
.sym 5584 vga_row[2]
.sym 5586 vga_row[0]
.sym 5596 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 5597 vga_col[9]
.sym 5598 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 5599 vga_new_pxl
.sym 5600 vga_col[0]
.sym 5601 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 5602 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 5603 vga_row[0]
.sym 5604 vga_col[8]
.sym 5605 vga_col[4]
.sym 5606 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I0_I2_SB_LUT4_O_I1
.sym 5608 vga_col[0]
.sym 5611 vga_col[7]
.sym 5612 vga_col[2]
.sym 5615 vga_col[1]
.sym 5617 vga_col[2]
.sym 5621 vga_row[2]
.sym 5623 vga_col[5]
.sym 5624 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 5625 vga_col[6]
.sym 5627 vga_row[1]
.sym 5629 vga_col[2]
.sym 5630 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 5631 vga_col[0]
.sym 5632 vga_col[1]
.sym 5635 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 5636 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 5637 vga_col[0]
.sym 5638 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 5641 vga_col[6]
.sym 5642 vga_col[9]
.sym 5643 vga_col[7]
.sym 5644 vga_col[8]
.sym 5649 vga_new_pxl
.sym 5653 vga_row[1]
.sym 5654 vga_row[0]
.sym 5655 vga_row[2]
.sym 5656 vga_col[2]
.sym 5659 vga_col[2]
.sym 5660 vga_row[1]
.sym 5661 vga_row[0]
.sym 5662 vga_row[2]
.sym 5665 vga_col[5]
.sym 5667 vga_col[4]
.sym 5668 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I0_I2_SB_LUT4_O_I1
.sym 5673 vga_new_pxl
.sym 5674 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 5676 clk50mhz_$glb_clk
.sym 5677 rst$SB_IO_IN_$glb_sr
.sym 5685 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 5688 vga_row[1]
.sym 5690 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 5696 vga_col[0]
.sym 5698 vga_new_pxl
.sym 5702 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 5704 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 5705 vga_new_pxl
.sym 5706 vga_row[2]
.sym 5707 vga_col[2]
.sym 5709 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[1]
.sym 5710 vga_col[1]
.sym 5711 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 5713 i_vga.new_line
.sym 5715 vga_row[8]
.sym 5716 vga_row[7]
.sym 5717 vga_row[9]
.sym 5721 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 5722 vga_row[2]
.sym 5723 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 5724 vga_row[3]
.sym 5731 vga_col[8]
.sym 5732 vga_col[6]
.sym 5734 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 5737 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 5740 vga_col[2]
.sym 5741 vga_col[9]
.sym 5742 vga_col[7]
.sym 5744 vga_row[2]
.sym 5745 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 5748 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 5749 i_vga.new_line
.sym 5751 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 5754 vga_row[0]
.sym 5757 vga_row[1]
.sym 5758 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 5760 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 5763 $nextpnr_ICESTORM_LC_76$O
.sym 5765 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 5769 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[9]
.sym 5771 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 5775 $nextpnr_ICESTORM_LC_77$I3
.sym 5778 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 5785 $nextpnr_ICESTORM_LC_77$I3
.sym 5788 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 5789 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 5790 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 5791 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 5794 vga_col[9]
.sym 5795 vga_col[8]
.sym 5796 vga_col[6]
.sym 5797 vga_col[7]
.sym 5800 vga_row[2]
.sym 5801 vga_row[0]
.sym 5802 vga_col[2]
.sym 5803 vga_row[1]
.sym 5806 vga_row[0]
.sym 5810 i_vga.new_line
.sym 5811 clk50mhz_$glb_clk
.sym 5812 rst$SB_IO_IN_$glb_sr
.sym 5837 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 5838 vga_row[6]
.sym 5839 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 5841 vga_col[6]
.sym 5842 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 5844 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 5846 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_I3_I0
.sym 5847 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 5848 vga_row[0]
.sym 5851 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 5856 i_vga.new_line
.sym 5859 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 5866 vga_col[2]
.sym 5867 vga_row[1]
.sym 5868 vga_row[2]
.sym 5869 vga_row[3]
.sym 5870 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 5872 vga_row[6]
.sym 5873 vga_row[7]
.sym 5876 vga_row[2]
.sym 5878 vga_row[4]
.sym 5879 vga_row[5]
.sym 5880 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 5881 vga_row[0]
.sym 5882 vga_row[8]
.sym 5883 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I3_I1
.sym 5884 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 5888 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 5890 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 5892 vga_row[9]
.sym 5894 vga_col[1]
.sym 5896 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 5899 vga_row[5]
.sym 5900 vga_row[4]
.sym 5901 vga_row[2]
.sym 5902 vga_row[3]
.sym 5905 vga_row[9]
.sym 5906 vga_row[8]
.sym 5907 vga_row[7]
.sym 5908 vga_row[6]
.sym 5912 vga_row[1]
.sym 5913 vga_row[0]
.sym 5917 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I3_I1
.sym 5918 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 5919 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 5923 vga_row[0]
.sym 5924 vga_row[1]
.sym 5925 vga_col[2]
.sym 5926 vga_row[2]
.sym 5929 vga_col[1]
.sym 5930 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 5931 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 5932 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 5935 vga_row[6]
.sym 5936 vga_row[7]
.sym 5937 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 5938 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 5941 vga_row[2]
.sym 5942 vga_col[2]
.sym 5943 vga_row[1]
.sym 5944 vga_row[0]
.sym 5950 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 5951 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_I3
.sym 5952 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 5953 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 5954 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 5955 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 5958 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 5968 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 5972 vga_row[4]
.sym 5974 vga_row[5]
.sym 5975 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 5977 vga_row[8]
.sym 5978 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O
.sym 5980 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 5982 vga_row[1]
.sym 5984 vga_col[7]
.sym 5985 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 5990 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 5994 vga_col[4]
.sym 5995 vga_col[5]
.sym 6002 vga_row[1]
.sym 6004 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 6011 vga_row[2]
.sym 6012 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 6016 vga_row[7]
.sym 6019 i_vga.new_line
.sym 6020 vga_row[3]
.sym 6022 vga_row[5]
.sym 6029 vga_row[4]
.sym 6031 vga_row[6]
.sym 6032 vga_row[0]
.sym 6033 $nextpnr_ICESTORM_LC_7$O
.sym 6036 vga_row[0]
.sym 6039 i_vga.cnt_line_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 6040 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 6042 vga_row[1]
.sym 6043 vga_row[0]
.sym 6045 i_vga.cnt_line_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 6046 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 6047 vga_row[2]
.sym 6049 i_vga.cnt_line_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 6051 i_vga.cnt_line_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 6052 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 6054 vga_row[3]
.sym 6055 i_vga.cnt_line_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 6057 i_vga.cnt_line_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 6058 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 6059 vga_row[4]
.sym 6061 i_vga.cnt_line_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 6063 i_vga.cnt_line_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 6064 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 6066 vga_row[5]
.sym 6067 i_vga.cnt_line_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 6069 i_vga.cnt_line_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 6070 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 6071 vga_row[6]
.sym 6073 i_vga.cnt_line_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 6075 i_vga.cnt_line_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 6076 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 6077 vga_row[7]
.sym 6079 i_vga.cnt_line_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 6080 i_vga.new_line
.sym 6081 clk50mhz_$glb_clk
.sym 6082 rst$SB_IO_IN_$glb_sr
.sym 6083 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 6084 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 6085 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 6086 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 6087 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_I3_O
.sym 6088 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 6089 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 6090 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 6093 vga_col[5]
.sym 6097 vga_row[5]
.sym 6105 vga_row[4]
.sym 6112 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 6113 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 6115 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 6118 vga_row[7]
.sym 6119 vga_col[6]
.sym 6120 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_I1
.sym 6123 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 6124 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 6125 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 6127 vga_row[0]
.sym 6128 vga_row[4]
.sym 6130 vga_row[5]
.sym 6131 i_vga.cnt_line_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 6137 vga_row[1]
.sym 6139 vga_row[3]
.sym 6140 vga_row[4]
.sym 6142 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_I2
.sym 6144 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 6145 vga_row[1]
.sym 6146 vga_row[2]
.sym 6147 i_vga.new_line
.sym 6149 vga_row[5]
.sym 6150 vga_row[6]
.sym 6151 vga_row[7]
.sym 6152 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 6153 vga_row[9]
.sym 6154 vga_row[0]
.sym 6158 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 6159 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 6160 vga_row[8]
.sym 6161 vga_row[9]
.sym 6166 vga_row[1]
.sym 6168 i_vga.cnt_line_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 6169 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 6170 vga_row[8]
.sym 6172 i_vga.cnt_line_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 6175 vga_row[9]
.sym 6177 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 6178 i_vga.cnt_line_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 6181 vga_row[7]
.sym 6182 vga_row[6]
.sym 6183 vga_row[5]
.sym 6187 vga_row[9]
.sym 6188 vga_row[5]
.sym 6189 vga_row[8]
.sym 6190 vga_row[4]
.sym 6193 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_I2
.sym 6194 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 6195 vga_row[7]
.sym 6196 vga_row[6]
.sym 6199 vga_row[2]
.sym 6200 vga_row[0]
.sym 6201 vga_row[3]
.sym 6202 vga_row[1]
.sym 6205 vga_row[0]
.sym 6206 vga_row[8]
.sym 6207 vga_row[9]
.sym 6208 vga_row[1]
.sym 6211 vga_row[1]
.sym 6212 vga_row[0]
.sym 6214 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 6215 i_vga.new_line
.sym 6216 clk50mhz_$glb_clk
.sym 6217 rst$SB_IO_IN_$glb_sr
.sym 6218 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1
.sym 6219 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 6220 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 6221 vga_green_2b_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 6222 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 6223 vga_green_2b_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 6224 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 6225 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 6228 vga_hsync_SB_LUT4_O_I1
.sym 6230 vga_row[8]
.sym 6234 vga_row[9]
.sym 6242 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 6244 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 6245 vga_new_pxl
.sym 6247 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 6250 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 6254 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 6256 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 6257 vga_row[3]
.sym 6258 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 6261 vga_row[8]
.sym 6262 vga_row[2]
.sym 6263 vga_row[9]
.sym 6264 vga_row[7]
.sym 6265 vga_row[9]
.sym 6271 $PACKER_VCC_NET
.sym 6272 vga_row[9]
.sym 6273 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 6276 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 6277 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_I2
.sym 6279 vga_row[8]
.sym 6280 vga_row[4]
.sym 6285 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 6288 vga_col[7]
.sym 6294 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I0_I1
.sym 6295 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_I1
.sym 6296 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 6298 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I0_I2
.sym 6299 vga_col[8]
.sym 6301 vga_col[9]
.sym 6303 $nextpnr_ICESTORM_LC_68$O
.sym 6305 vga_col[7]
.sym 6309 vga_hsync_SB_LUT4_O_I1_SB_CARRY_CO_CI[2]
.sym 6311 $PACKER_VCC_NET
.sym 6312 vga_col[8]
.sym 6315 $nextpnr_ICESTORM_LC_69$I3
.sym 6317 vga_col[9]
.sym 6325 $nextpnr_ICESTORM_LC_69$I3
.sym 6328 vga_row[4]
.sym 6329 vga_row[9]
.sym 6330 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 6331 vga_row[8]
.sym 6334 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 6335 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_I2
.sym 6336 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_I1
.sym 6340 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 6341 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 6342 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I0_I2
.sym 6343 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I0_I1
.sym 6346 vga_row[8]
.sym 6347 vga_row[4]
.sym 6348 vga_row[9]
.sym 6349 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 6353 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 6354 vga_green_2b_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 6355 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 6356 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 6357 vga_red_2b_SB_LUT4_O_I3
.sym 6359 vga_blue_2b_SB_LUT4_O_1_I3
.sym 6360 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 6363 vga_col[7]
.sym 6364 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 6368 rgbfilter[1]
.sym 6369 capture.data_rg3[3]
.sym 6372 rgbfilter[0]
.sym 6376 rgbfilter[2]
.sym 6377 vga_col[6]
.sym 6378 vga_red_2b_SB_LUT4_O_I3
.sym 6379 vga_row[6]
.sym 6380 vga_hsync_SB_LUT4_O_I1
.sym 6382 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 6383 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 6384 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 6386 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 6388 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 6394 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 6407 vga_col[7]
.sym 6408 vga_col[5]
.sym 6409 vga_col[4]
.sym 6411 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 6412 $PACKER_VCC_NET
.sym 6415 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 6418 vga_col[6]
.sym 6421 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 6423 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 6425 vga_col[8]
.sym 6427 vga_col[9]
.sym 6438 $nextpnr_ICESTORM_LC_70$O
.sym 6440 vga_col[4]
.sym 6444 vga_hsync_SB_LUT4_O_I2_SB_CARRY_CO_CI[2]
.sym 6446 vga_col[5]
.sym 6450 vga_hsync_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]
.sym 6452 vga_col[6]
.sym 6456 vga_hsync_SB_LUT4_O_I2_SB_CARRY_CO_CI[4]
.sym 6459 vga_col[7]
.sym 6462 vga_hsync_SB_LUT4_O_I2_SB_CARRY_CO_CI[5]
.sym 6464 vga_col[8]
.sym 6465 $PACKER_VCC_NET
.sym 6468 $nextpnr_ICESTORM_LC_71$I3
.sym 6471 vga_col[9]
.sym 6478 $nextpnr_ICESTORM_LC_71$I3
.sym 6481 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 6482 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 6483 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 6484 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 6500 rgbfilter[2]
.sym 6509 vga_green_2b_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 6512 vga_row[4]
.sym 6513 vga_row[8]
.sym 6514 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 6518 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 6519 vga_row[5]
.sym 6520 vga_blue_2b_SB_LUT4_O_1_I3
.sym 6522 vga_row[1]
.sym 6524 vga_green_2b_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 6528 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 6530 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I0_1_O
.sym 6541 vga_row[4]
.sym 6545 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 6546 vga_row[9]
.sym 6547 vga_row[7]
.sym 6548 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 6549 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_I1
.sym 6550 vga_row[0]
.sym 6551 vga_row[5]
.sym 6552 vga_row[8]
.sym 6554 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 6555 vga_hsync_SB_LUT4_O_I2
.sym 6556 vga_row[9]
.sym 6558 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 6561 rst$SB_IO_IN
.sym 6563 vga_hsync_SB_LUT4_O_I0
.sym 6564 vga_hsync_SB_LUT4_O_I1
.sym 6566 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 6567 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 6569 vga_row[6]
.sym 6574 vga_row[7]
.sym 6575 vga_row[5]
.sym 6576 vga_row[4]
.sym 6577 vga_row[6]
.sym 6581 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 6582 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 6583 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 6593 vga_row[0]
.sym 6598 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 6599 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 6600 vga_row[0]
.sym 6604 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_I1
.sym 6605 vga_row[8]
.sym 6606 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 6607 vga_row[9]
.sym 6610 vga_hsync_SB_LUT4_O_I0
.sym 6611 vga_hsync_SB_LUT4_O_I1
.sym 6612 rst$SB_IO_IN
.sym 6613 vga_hsync_SB_LUT4_O_I2
.sym 6618 vga_row[9]
.sym 6625 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 6626 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 6627 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 6628 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 6629 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 6630 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 6631 cam_fb.ram.0.4.0_RDATA
.sym 6634 vga_col[8]
.sym 6635 cam_fb.ram.0.1.0_RCLKE
.sym 6650 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_1_CO[1]
.sym 6658 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 6661 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 6664 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 6676 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 6682 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]
.sym 6687 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_1_CO[1]
.sym 6690 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 6694 $PACKER_VCC_NET
.sym 6695 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 6696 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 6706 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 6707 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 6708 $nextpnr_ICESTORM_LC_74$O
.sym 6711 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_1_CO[1]
.sym 6714 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_4_CO[2]
.sym 6717 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 6720 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_4_CO[3]
.sym 6723 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]
.sym 6726 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_4_CO[4]
.sym 6728 $PACKER_VCC_NET
.sym 6729 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 6732 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_4_CO[5]
.sym 6735 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 6738 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_4_CO[6]
.sym 6740 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 6744 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_4_CO[7]
.sym 6747 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 6750 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_4_CO[8]
.sym 6752 $PACKER_VCC_NET
.sym 6753 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 6767 capture_data[10]
.sym 6768 vga_col[9]
.sym 6770 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 6771 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 6773 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 6774 vga_row[3]
.sym 6775 vga_row[2]
.sym 6778 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]
.sym 6780 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 6782 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 6784 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 6785 vga_new_pxl
.sym 6786 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 6788 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 6789 rst$SB_IO_IN
.sym 6790 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 6791 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_1_CO[1]
.sym 6792 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 6795 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 6796 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 6800 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 6801 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]
.sym 6803 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 6804 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 6806 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_4_CO[8]
.sym 6824 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 6842 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 6843 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_4_CO[9]
.sym 6846 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 6849 $nextpnr_ICESTORM_LC_75$I3
.sym 6851 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 6859 $nextpnr_ICESTORM_LC_75$I3
.sym 6895 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2
.sym 6897 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 6900 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 6909 capture.blue_SB_DFFER_Q_E
.sym 6915 vga_green_2b_SB_LUT4_O_I3
.sym 6919 vga_red_2b_SB_LUT4_O_I3
.sym 6920 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 6923 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 6924 vga_row[6]
.sym 6925 vga_col[6]
.sym 6926 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 6927 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 6928 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 6929 vga_row[1]
.sym 6938 vga_green_2b_SB_LUT4_O_I3
.sym 6949 $PACKER_VCC_NET
.sym 6956 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_1_CO[1]
.sym 6957 $PACKER_VCC_NET
.sym 6965 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]
.sym 6967 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 6968 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 6970 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 6973 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 6974 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 6976 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 6978 $nextpnr_ICESTORM_LC_84$O
.sym 6980 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_1_CO[1]
.sym 6984 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_5_CO[2]
.sym 6986 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 6990 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_5_CO[3]
.sym 6992 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]
.sym 6996 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_5_CO[4]
.sym 6999 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 7002 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_5_CO[5]
.sym 7004 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 7008 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_5_CO[6]
.sym 7010 $PACKER_VCC_NET
.sym 7011 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 7014 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_5_CO[7]
.sym 7016 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 7017 $PACKER_VCC_NET
.sym 7020 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_5_CO[8]
.sym 7022 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 7023 $PACKER_VCC_NET
.sym 7036 display_img_addr[6]
.sym 7042 display_img_addr[1]
.sym 7045 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 7052 proc_fb.ram.0.4.0_RDATA_1_SB_LUT4_I0_O
.sym 7054 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 7055 vga_row[5]
.sym 7060 vga_blue_2b_SB_LUT4_O_1_I3
.sym 7062 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 7064 vga_green_2b_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 7068 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 7070 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I0_1_O
.sym 7073 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 7076 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_5_CO[8]
.sym 7086 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 7087 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 7092 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 7096 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 7099 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 7102 $PACKER_VCC_NET
.sym 7113 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_5_CO[9]
.sym 7115 $PACKER_VCC_NET
.sym 7116 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 7119 $nextpnr_ICESTORM_LC_85$I3
.sym 7121 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 7129 $nextpnr_ICESTORM_LC_85$I3
.sym 7138 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 7140 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 7141 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 7165 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I3_I1
.sym 7166 vga_blue_2b_SB_LUT4_O_1_I1
.sym 7167 vga_green_2b_SB_LUT4_O_1_I2
.sym 7168 vga_blue_2b_SB_LUT4_O_I2
.sym 7169 vga_red_2b_SB_LUT4_O_I2
.sym 7170 vga_blue_2b_SB_LUT4_O_1_I0
.sym 7171 cam_fb.ram.2.1.0_RDATA
.sym 7190 vga_green_2b_SB_LUT4_O_1_I3
.sym 7191 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_1_CO[1]
.sym 7193 vga_hsync_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 7194 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 7203 vga_vsync$SB_IO_OUT
.sym 7204 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 7219 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 7224 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 7226 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 7230 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]
.sym 7231 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 7232 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 7233 $PACKER_VCC_NET
.sym 7234 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 7243 $PACKER_VCC_NET
.sym 7246 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 7248 $nextpnr_ICESTORM_LC_26$O
.sym 7250 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 7254 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 7257 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]
.sym 7260 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 7262 $PACKER_VCC_NET
.sym 7263 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 7266 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI[5]
.sym 7268 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 7272 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI[6]
.sym 7274 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 7275 $PACKER_VCC_NET
.sym 7278 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI[7]
.sym 7280 $PACKER_VCC_NET
.sym 7281 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 7284 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI[8]
.sym 7286 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 7287 $PACKER_VCC_NET
.sym 7290 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI[9]
.sym 7292 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 7293 $PACKER_VCC_NET
.sym 7310 proc_fb.ram.0.1.0_RDATA_1_SB_LUT4_I3_O
.sym 7311 vga_red_2b_SB_LUT4_O_I2
.sym 7322 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 7325 rst$SB_IO_IN
.sym 7328 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 7329 $PACKER_VCC_NET
.sym 7340 vga_red_2b_SB_LUT4_O_I2
.sym 7346 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI[9]
.sym 7351 vga_blue_2b_SB_LUT4_O_I3
.sym 7352 vga_row[1]
.sym 7353 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I3_I1
.sym 7354 vga_blue_2b_SB_LUT4_O_1_I1
.sym 7355 vga_green_2b_SB_LUT4_O_1_I2
.sym 7356 vga_blue_2b_SB_LUT4_O_I2
.sym 7357 vga_red_2b_SB_LUT4_O_I2
.sym 7358 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 7359 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 7360 vga_red_2b_SB_LUT4_O_1_I2
.sym 7361 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I0_1_O
.sym 7362 vga_hsync_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 7363 vga_green_2b_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 7364 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 7365 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I3_O
.sym 7366 vga_blue_2b_SB_LUT4_O_1_I0
.sym 7368 vga_blue_2b_SB_LUT4_O_1_I3
.sym 7369 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I3_I0
.sym 7374 vga_green_2b_SB_LUT4_O_1_I3
.sym 7375 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 7377 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 7380 vga_col[5]
.sym 7381 vga_col[9]
.sym 7383 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 7385 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 7390 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 7391 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 7392 vga_row[1]
.sym 7393 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 7396 vga_hsync_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 7398 vga_blue_2b_SB_LUT4_O_I3
.sym 7399 vga_blue_2b_SB_LUT4_O_I2
.sym 7402 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 7403 vga_hsync_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 7404 vga_green_2b_SB_LUT4_O_1_I3
.sym 7405 vga_green_2b_SB_LUT4_O_1_I2
.sym 7410 vga_red_2b_SB_LUT4_O_I2
.sym 7411 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 7414 vga_blue_2b_SB_LUT4_O_1_I1
.sym 7415 vga_blue_2b_SB_LUT4_O_1_I0
.sym 7416 vga_blue_2b_SB_LUT4_O_1_I3
.sym 7417 vga_red_2b_SB_LUT4_O_1_I2
.sym 7420 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I3_I1
.sym 7421 vga_col[9]
.sym 7422 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I3_I0
.sym 7423 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I0_1_O
.sym 7426 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I3_O
.sym 7427 vga_col[5]
.sym 7428 vga_green_2b_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 7429 vga_red_2b_SB_LUT4_O_1_I2
.sym 7435 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I3_I0
.sym 7459 vga_red_2b_SB_LUT4_O_I3
.sym 7474 vga_green_2b_SB_LUT4_O_I3
.sym 7487 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 7490 vga_red_2b_SB_LUT4_O_1_I2_SB_LUT4_O_I3
.sym 7491 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 7494 vga_vsync_SB_LUT4_O_I1
.sym 7495 vga_vsync_SB_LUT4_O_I2
.sym 7497 rst$SB_IO_IN
.sym 7500 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I3_O
.sym 7501 vga_green_2b_SB_LUT4_O_I2
.sym 7503 vga_green_2b_SB_LUT4_O_I3
.sym 7505 vga_hsync_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 7506 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 7509 rst$SB_IO_IN
.sym 7513 vga_col[8]
.sym 7515 vga_hsync_SB_LUT4_O_I1
.sym 7516 vga_col[7]
.sym 7520 rst$SB_IO_IN
.sym 7521 vga_vsync_SB_LUT4_O_I2
.sym 7522 vga_vsync_SB_LUT4_O_I1
.sym 7526 vga_red_2b_SB_LUT4_O_1_I2_SB_LUT4_O_I3
.sym 7527 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 7537 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 7538 vga_hsync_SB_LUT4_O_I1
.sym 7540 rst$SB_IO_IN
.sym 7543 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 7545 vga_col[8]
.sym 7546 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I3_O
.sym 7549 vga_hsync_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 7550 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 7551 vga_green_2b_SB_LUT4_O_I3
.sym 7552 vga_green_2b_SB_LUT4_O_I2
.sym 7556 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I3_O
.sym 7557 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 7558 vga_col[7]
.sym 7570 vga_red_2b_SB_LUT4_O_1_I0
.sym 7571 vga_red_2b_SB_LUT4_O_I0
.sym 7577 capture_addr[4]
.sym 7589 capture.cnt_byte_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 7590 vga_vsync_SB_LUT4_O_I1
.sym 7622 vga_red_2b_SB_LUT4_O_1_I2
.sym 7623 vga_red_2b_SB_LUT4_O_I2
.sym 7633 vga_red_2b_SB_LUT4_O_I1
.sym 7635 vga_red_2b_SB_LUT4_O_1_I1
.sym 7639 vga_red_2b_SB_LUT4_O_1_I0
.sym 7640 vga_red_2b_SB_LUT4_O_I0
.sym 7643 vga_red_2b_SB_LUT4_O_I3
.sym 7660 vga_red_2b_SB_LUT4_O_I1
.sym 7661 vga_red_2b_SB_LUT4_O_I2
.sym 7662 vga_red_2b_SB_LUT4_O_I0
.sym 7663 vga_red_2b_SB_LUT4_O_I3
.sym 7678 vga_red_2b_SB_LUT4_O_1_I0
.sym 7679 vga_red_2b_SB_LUT4_O_1_I2
.sym 7680 vga_red_2b_SB_LUT4_O_I3
.sym 7681 vga_red_2b_SB_LUT4_O_1_I1
.sym 7725 proc_fb.ram.2.4.0_RDATA_1_SB_LUT4_I3_O
.sym 8221 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I1
.sym 8222 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I2
.sym 8223 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I3_SB_LUT4_O_I0
.sym 8224 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I1_SB_LUT4_O_I1
.sym 8225 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 8226 controller.data_wr[4]
.sym 8227 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1_SB_LUT4_O_I2
.sym 8228 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I3
.sym 8263 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I0
.sym 8264 camera_config_steps[0]
.sym 8266 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I3
.sym 8268 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2_SB_LUT4_O_I3
.sym 8270 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I3_SB_LUT4_O_I2
.sym 8271 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 8272 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I0_SB_LUT4_O_I2
.sym 8274 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 8275 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2_SB_LUT4_O_I0
.sym 8276 camera_config_steps[1]
.sym 8277 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I3
.sym 8278 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I2
.sym 8279 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I3_SB_LUT4_O_I1
.sym 8281 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I3_SB_LUT4_O_I0
.sym 8282 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 8284 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I3
.sym 8285 controller.i_regs.reg_rgb444_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 8286 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I3
.sym 8287 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2_SB_LUT4_O_I3
.sym 8289 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.sym 8290 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 8291 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 8292 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2_SB_LUT4_O_I3
.sym 8293 camera_config_steps[0]
.sym 8294 camera_config_steps[1]
.sym 8296 controller.i_regs.reg_rgb444_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 8297 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.sym 8298 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 8299 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I3
.sym 8302 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I3_SB_LUT4_O_I2
.sym 8303 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I3_SB_LUT4_O_I0
.sym 8304 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 8305 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I3_SB_LUT4_O_I1
.sym 8308 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I2
.sym 8309 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I3
.sym 8311 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2_SB_LUT4_O_I3
.sym 8314 camera_config_steps[0]
.sym 8315 camera_config_steps[1]
.sym 8316 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I3
.sym 8317 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 8320 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I3_SB_LUT4_O_I1
.sym 8321 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 8323 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 8326 camera_config_steps[0]
.sym 8327 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I0
.sym 8328 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I3
.sym 8329 camera_config_steps[1]
.sym 8332 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2_SB_LUT4_O_I3
.sym 8333 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2_SB_LUT4_O_I0
.sym 8334 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I0_SB_LUT4_O_I2
.sym 8335 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2_SB_LUT4_O_I3
.sym 8338 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I3
.sym 8339 camera_config_steps[1]
.sym 8340 camera_config_steps[0]
.sym 8349 controller.data_wr[3]
.sym 8350 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I2_SB_LUT4_O_I1
.sym 8351 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I0_SB_LUT4_O_I2
.sym 8352 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_I1_I0
.sym 8353 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I2
.sym 8354 controller.i_regs.reg_rgb444_SB_LUT4_O_10_I2_SB_LUT4_O_I0
.sym 8355 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I1
.sym 8356 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I2
.sym 8361 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 8362 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I0_SB_LUT4_O_I2
.sym 8364 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 8366 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I3
.sym 8369 camera_config_steps[4]
.sym 8370 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 8371 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 8372 camera_config_steps[0]
.sym 8378 controller.data_wr[3]
.sym 8379 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I3
.sym 8382 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 8384 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I2
.sym 8392 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I1
.sym 8394 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 8398 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I2
.sym 8401 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I2
.sym 8404 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I3
.sym 8406 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 8408 camera_config_steps[1]
.sym 8410 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 8411 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I3
.sym 8412 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1_SB_LUT4_O_I2
.sym 8414 camera_config_steps[0]
.sym 8415 camera_config_steps[1]
.sym 8416 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I1
.sym 8417 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I3
.sym 8427 camera_config_steps[1]
.sym 8428 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I2_SB_LUT4_O_I1
.sym 8429 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 8430 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I2_SB_LUT4_O_I3
.sym 8432 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I1
.sym 8434 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 8435 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I1
.sym 8436 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I1_SB_LUT4_O_I0
.sym 8437 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 8438 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 8439 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I0
.sym 8440 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1_SB_LUT4_O_I2
.sym 8441 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 8444 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 8445 camera_config_steps[0]
.sym 8447 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I1_SB_LUT4_O_I1
.sym 8448 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I1
.sym 8451 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 8452 controller.i_regs.reg_rgb444_SB_LUT4_O_I2
.sym 8455 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I1_SB_LUT4_O_I1
.sym 8456 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I2_SB_LUT4_O_I2
.sym 8459 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I0
.sym 8460 camera_config_steps[1]
.sym 8461 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 8462 camera_config_steps[0]
.sym 8465 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 8466 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 8467 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 8468 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I1
.sym 8471 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I1
.sym 8472 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 8477 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I2_SB_LUT4_O_I2
.sym 8478 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I2_SB_LUT4_O_I1
.sym 8479 controller.i_regs.reg_rgb444_SB_LUT4_O_I2
.sym 8480 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I2_SB_LUT4_O_I3
.sym 8483 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 8484 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I1_SB_LUT4_O_I0
.sym 8485 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 8486 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I1_SB_LUT4_O_I1
.sym 8489 camera_config_steps[0]
.sym 8490 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 8491 camera_config_steps[1]
.sym 8492 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 8495 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I1
.sym 8496 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 8497 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I1
.sym 8501 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1_SB_LUT4_O_I2
.sym 8502 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I1_SB_LUT4_O_I1
.sym 8504 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I1
.sym 8508 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I0
.sym 8509 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I0
.sym 8510 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1
.sym 8511 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1
.sym 8512 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I1_SB_LUT4_O_I1
.sym 8513 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0
.sym 8514 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I1
.sym 8515 controller.data_wr[1]
.sym 8520 camera_config_steps[1]
.sym 8521 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I3
.sym 8522 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I1_SB_LUT4_O_I1
.sym 8527 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I0
.sym 8528 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I1
.sym 8533 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I3
.sym 8535 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I1
.sym 8536 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I1
.sym 8537 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I2
.sym 8539 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I3
.sym 8541 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I1
.sym 8542 display_img_addr[9]
.sym 8543 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I0
.sym 8549 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I0
.sym 8550 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I3
.sym 8551 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 8552 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I3
.sym 8553 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I3
.sym 8554 controller.i_regs.reg_rgb444_SB_LUT4_O_10_I2_SB_LUT4_O_I0
.sym 8555 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 8556 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 8557 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I2
.sym 8558 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 8559 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I1
.sym 8560 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_I1_I2
.sym 8561 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2_SB_LUT4_O_I2
.sym 8562 controller.i_regs.reg_rgb444_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 8563 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 8564 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I1
.sym 8565 camera_config_steps[4]
.sym 8566 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.sym 8567 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2_SB_LUT4_O_I3
.sym 8568 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 8572 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 8573 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I2
.sym 8574 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.sym 8576 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I3
.sym 8578 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I1
.sym 8579 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I3
.sym 8582 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I0
.sym 8583 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I3
.sym 8584 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I1
.sym 8585 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I2
.sym 8588 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I2
.sym 8589 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 8590 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.sym 8591 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I3
.sym 8594 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_I1_I2
.sym 8595 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 8596 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I3
.sym 8597 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I3
.sym 8600 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I3
.sym 8601 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I3
.sym 8603 controller.i_regs.reg_rgb444_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 8606 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 8607 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 8608 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 8609 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I1
.sym 8612 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I3
.sym 8613 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I1
.sym 8614 controller.i_regs.reg_rgb444_SB_LUT4_O_10_I2_SB_LUT4_O_I0
.sym 8615 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.sym 8619 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 8620 camera_config_steps[4]
.sym 8621 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 8624 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2_SB_LUT4_O_I2
.sym 8625 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2_SB_LUT4_O_I3
.sym 8627 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I1
.sym 8631 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1
.sym 8632 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.sym 8633 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 8634 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I3_SB_LUT4_O_I2
.sym 8635 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1_SB_LUT4_O_I1
.sym 8636 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I3
.sym 8637 controller.addr[1]
.sym 8638 controller.data_wr[7]
.sym 8642 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 8643 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I2
.sym 8646 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I3
.sym 8651 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_I1_I2
.sym 8653 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I0
.sym 8654 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I1
.sym 8657 controller.data_wr[3]
.sym 8659 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I1_SB_LUT4_O_I1
.sym 8662 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I0
.sym 8664 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I2
.sym 8665 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I3
.sym 8672 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I3
.sym 8673 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 8675 camera_config_steps[0]
.sym 8676 controller.i_regs.reg_rgb444_SB_LUT4_O_I0
.sym 8677 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I0
.sym 8678 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I3
.sym 8679 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2
.sym 8680 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I0
.sym 8683 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I0
.sym 8684 controller.i_regs.reg_rgb444_SB_LUT4_O_I1
.sym 8685 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 8686 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I2
.sym 8687 controller.i_regs.reg_rgb444_SB_LUT4_O_I3
.sym 8689 controller.i_regs.reg_rgb444_SB_LUT4_O_I2
.sym 8690 camera_config_steps[1]
.sym 8691 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I3
.sym 8693 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I3
.sym 8694 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 8696 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I1
.sym 8697 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 8705 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I3
.sym 8706 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I3
.sym 8711 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I0
.sym 8712 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 8714 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 8718 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I3
.sym 8720 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I0
.sym 8723 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I2
.sym 8724 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I3
.sym 8725 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 8729 controller.i_regs.reg_rgb444_SB_LUT4_O_I0
.sym 8730 controller.i_regs.reg_rgb444_SB_LUT4_O_I2
.sym 8731 controller.i_regs.reg_rgb444_SB_LUT4_O_I3
.sym 8732 controller.i_regs.reg_rgb444_SB_LUT4_O_I1
.sym 8735 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2
.sym 8736 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 8737 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I1
.sym 8738 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I0
.sym 8742 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I0
.sym 8744 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I3
.sym 8747 camera_config_steps[0]
.sym 8749 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I0
.sym 8750 camera_config_steps[1]
.sym 8752 clk50mhz_$glb_clk
.sym 8753 rst$SB_IO_IN_$glb_sr
.sym 8754 controller.i_sccb.send_rg[0]
.sym 8755 controller.i_sccb.send_rg[1]
.sym 8756 controller.i_sccb.send_rg[4]
.sym 8757 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I3
.sym 8758 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 8759 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0
.sym 8760 controller.i_sccb.send_rg[3]
.sym 8761 controller.i_sccb.send_rg[2]
.sym 8764 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[4]
.sym 8765 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 8766 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I2
.sym 8770 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 8771 controller.i_regs.reg_rgb444_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 8773 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I3
.sym 8775 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.sym 8776 controller.addr[0]
.sym 8778 camera_config_steps[5]
.sym 8785 display_img_addr[8]
.sym 8786 camera_config_steps[3]
.sym 8795 camera_config_steps[0]
.sym 8796 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2
.sym 8797 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I3
.sym 8798 camera_config_steps[1]
.sym 8799 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I2
.sym 8800 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I3
.sym 8803 controller.i_regs.reg_rgb444_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 8804 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.sym 8805 camera_config_steps[5]
.sym 8806 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 8807 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I1
.sym 8808 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I3
.sym 8809 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I2
.sym 8813 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I0
.sym 8814 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I3
.sym 8817 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I1
.sym 8822 controller.i_regs.reg_rgb444_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 8823 controller.i_regs.reg_rgb444_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 8825 camera_config_steps[1]
.sym 8828 camera_config_steps[0]
.sym 8829 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I3
.sym 8830 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I2
.sym 8831 camera_config_steps[5]
.sym 8834 camera_config_steps[1]
.sym 8835 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I3
.sym 8837 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.sym 8840 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I3
.sym 8843 camera_config_steps[1]
.sym 8852 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I1
.sym 8853 camera_config_steps[1]
.sym 8854 controller.i_regs.reg_rgb444_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 8855 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I2
.sym 8858 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I1
.sym 8859 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I0
.sym 8860 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2
.sym 8861 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 8864 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I3
.sym 8865 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I3
.sym 8866 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I3
.sym 8870 controller.i_regs.reg_rgb444_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 8871 controller.i_regs.reg_rgb444_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 8872 controller.i_regs.reg_rgb444_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 8873 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 8875 clk50mhz_$glb_clk
.sym 8876 rst$SB_IO_IN_$glb_sr
.sym 8891 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I2
.sym 8893 camera_config_steps[5]
.sym 8894 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 8895 controller.i_regs.reg_rgb444_SB_LUT4_O_I0
.sym 8896 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I3
.sym 8898 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 8899 camera_config_steps[0]
.sym 8911 camera_config_steps[1]
.sym 9010 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 9029 display_img_addr[8]
.sym 9030 display_img_addr[9]
.sym 9158 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 9178 proc_ctrl$SB_IO_IN
.sym 9239 proc_ctrl$SB_IO_IN
.sym 9244 clk50mhz_$glb_clk
.sym 9245 rst$SB_IO_IN_$glb_sr
.sym 9273 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 9274 display_img_addr[9]
.sym 9275 $PACKER_VCC_NET
.sym 9277 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 9278 img_proc.pulse_proc_ctrl
.sym 9280 $PACKER_VCC_NET
.sym 9294 img_proc.proc_ctrl_rg1
.sym 9302 capture.data_rg1[6]
.sym 9307 img_proc.proc_ctrl_rg2
.sym 9322 img_proc.proc_ctrl_rg2
.sym 9323 img_proc.proc_ctrl_rg1
.sym 9347 img_proc.proc_ctrl_rg1
.sym 9353 capture.data_rg1[6]
.sym 9367 clk50mhz_$glb_clk
.sym 9368 rst$SB_IO_IN_$glb_sr
.sym 9379 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 9382 $PACKER_VCC_NET
.sym 9383 capture.data_rg2[6]
.sym 9394 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 9395 capture.data_rg2[3]
.sym 9396 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 9401 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 9412 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 9415 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[4]
.sym 9417 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[1]
.sym 9422 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 9425 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 9428 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 9433 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 9435 $PACKER_VCC_NET
.sym 9437 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 9440 $PACKER_VCC_NET
.sym 9442 $nextpnr_ICESTORM_LC_64$O
.sym 9444 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[1]
.sym 9448 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[2]
.sym 9451 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 9454 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]
.sym 9457 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 9460 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[4]
.sym 9462 $PACKER_VCC_NET
.sym 9463 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[4]
.sym 9466 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[5]
.sym 9468 $PACKER_VCC_NET
.sym 9469 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 9472 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[6]
.sym 9474 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 9478 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[7]
.sym 9480 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 9484 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[8]
.sym 9486 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 9494 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_I0
.sym 9495 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 9496 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 9497 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_I1
.sym 9498 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 9499 capture.data_rg2[3]
.sym 9503 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2
.sym 9516 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 9518 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[4]
.sym 9521 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 9522 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 9527 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_I1
.sym 9528 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[8]
.sym 9536 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_I1
.sym 9539 vga_col[5]
.sym 9552 vga_col[3]
.sym 9553 vga_col[4]
.sym 9554 vga_col[5]
.sym 9555 vga_col[6]
.sym 9556 vga_col[7]
.sym 9559 vga_col[2]
.sym 9560 vga_col[3]
.sym 9562 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 9565 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[9]
.sym 9568 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 9571 $nextpnr_ICESTORM_LC_65$I3
.sym 9574 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_I1
.sym 9581 $nextpnr_ICESTORM_LC_65$I3
.sym 9584 vga_col[5]
.sym 9585 vga_col[4]
.sym 9586 vga_col[2]
.sym 9587 vga_col[3]
.sym 9592 vga_col[6]
.sym 9596 vga_col[3]
.sym 9602 vga_col[4]
.sym 9603 vga_col[2]
.sym 9604 vga_col[5]
.sym 9605 vga_col[3]
.sym 9608 vga_col[7]
.sym 9615 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 9616 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 9617 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 9618 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_I1
.sym 9619 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 9620 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 9621 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 9622 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 9639 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 9644 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 9646 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[4]
.sym 9647 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3
.sym 9648 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 9650 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 9656 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3
.sym 9658 vga_col[2]
.sym 9659 vga_col[3]
.sym 9661 vga_col[5]
.sym 9662 vga_col[6]
.sym 9663 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_I2
.sym 9665 vga_col[1]
.sym 9666 vga_col[2]
.sym 9668 vga_col[4]
.sym 9671 vga_col[7]
.sym 9673 vga_col[9]
.sym 9676 vga_col[0]
.sym 9680 vga_col[8]
.sym 9689 vga_col[7]
.sym 9690 vga_col[9]
.sym 9691 vga_col[6]
.sym 9692 vga_col[8]
.sym 9695 vga_col[8]
.sym 9696 vga_col[7]
.sym 9697 vga_col[9]
.sym 9698 vga_col[6]
.sym 9701 vga_col[0]
.sym 9702 vga_col[2]
.sym 9703 vga_col[1]
.sym 9704 vga_col[3]
.sym 9709 vga_col[9]
.sym 9714 vga_col[5]
.sym 9719 vga_col[3]
.sym 9720 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3
.sym 9721 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_I2
.sym 9722 vga_col[2]
.sym 9726 vga_col[4]
.sym 9728 vga_col[5]
.sym 9731 vga_col[5]
.sym 9732 vga_col[1]
.sym 9733 vga_col[4]
.sym 9734 vga_col[0]
.sym 9751 vga_col[3]
.sym 9752 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 9755 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 9760 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 9762 vga_col[0]
.sym 9763 $PACKER_VCC_NET
.sym 9764 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 9765 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_I1
.sym 9766 img_proc.pulse_proc_ctrl
.sym 9767 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 9768 $PACKER_VCC_NET
.sym 9769 centroid[2]
.sym 9771 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 9772 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 9773 display_img_addr[8]
.sym 9780 $PACKER_VCC_NET
.sym 9783 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 9787 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 9790 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[4]
.sym 9793 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[1]
.sym 9794 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 9798 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 9800 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 9810 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 9811 $nextpnr_ICESTORM_LC_50$O
.sym 9813 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[1]
.sym 9817 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[2]
.sym 9820 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 9823 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[3]
.sym 9825 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 9829 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[4]
.sym 9831 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[4]
.sym 9835 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[5]
.sym 9838 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 9841 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[6]
.sym 9843 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 9844 $PACKER_VCC_NET
.sym 9847 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[7]
.sym 9849 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 9853 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[8]
.sym 9855 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 9863 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 9864 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 9865 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 9866 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 9867 vga_col[0]
.sym 9868 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 9873 vga_col[1]
.sym 9880 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3
.sym 9881 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[1]
.sym 9886 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 9887 capture.data_rg2[3]
.sym 9888 vga_col[5]
.sym 9889 vga_col[4]
.sym 9890 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 9891 $PACKER_VCC_NET
.sym 9892 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 9893 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 9896 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 9897 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[8]
.sym 9905 vga_col[1]
.sym 9908 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 9909 vga_col[3]
.sym 9914 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 9915 vga_col[2]
.sym 9919 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3
.sym 9924 vga_col[0]
.sym 9925 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_I1
.sym 9930 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 9934 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[9]
.sym 9936 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 9940 $nextpnr_ICESTORM_LC_51$I3
.sym 9943 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_I1
.sym 9950 $nextpnr_ICESTORM_LC_51$I3
.sym 9953 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 9954 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 9955 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3
.sym 9971 vga_col[2]
.sym 9972 vga_col[3]
.sym 9973 vga_col[0]
.sym 9974 vga_col[1]
.sym 9995 vga_blue_2b_SB_LUT4_O_1_I3
.sym 9997 vga_col[4]
.sym 9998 vga_col[8]
.sym 9999 vga_col[1]
.sym 10008 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_I1
.sym 10010 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 10012 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 10014 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 10015 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_I1
.sym 10018 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 10019 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 10029 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 10032 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 10035 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_I1
.sym 10037 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 10040 $PACKER_VCC_NET
.sym 10047 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 10049 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 10051 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[4]
.sym 10057 $nextpnr_ICESTORM_LC_88$O
.sym 10059 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[4]
.sym 10063 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[5]
.sym 10065 $PACKER_VCC_NET
.sym 10066 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 10069 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[6]
.sym 10071 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 10075 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[7]
.sym 10078 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 10081 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 10084 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 10087 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[9]
.sym 10089 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 10093 $nextpnr_ICESTORM_LC_89$I3
.sym 10095 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_I1
.sym 10103 $nextpnr_ICESTORM_LC_89$I3
.sym 10109 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 10117 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 10132 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 10134 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[4]
.sym 10135 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10136 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 10139 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3
.sym 10159 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[1]
.sym 10161 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 10162 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 10163 $PACKER_VCC_NET
.sym 10169 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 10170 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 10172 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 10173 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[4]
.sym 10174 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 10180 $nextpnr_ICESTORM_LC_42$O
.sym 10183 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[1]
.sym 10186 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[2]
.sym 10188 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 10192 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[3]
.sym 10194 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 10198 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[4]
.sym 10200 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[4]
.sym 10204 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[5]
.sym 10206 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 10207 $PACKER_VCC_NET
.sym 10210 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[6]
.sym 10213 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 10216 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[7]
.sym 10219 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 10222 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 10225 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 10237 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10239 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[4]
.sym 10241 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 10245 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_I1_SB_LUT4_O_I3
.sym 10254 img_proc.pulse_proc_ctrl
.sym 10255 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 10258 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_I1
.sym 10261 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 10262 vga_col[0]
.sym 10263 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 10264 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 10266 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 10274 vga_row[3]
.sym 10275 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 10277 vga_row[6]
.sym 10278 vga_row[7]
.sym 10280 vga_row[1]
.sym 10281 vga_row[2]
.sym 10283 vga_col[2]
.sym 10284 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 10285 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_I1
.sym 10286 vga_row[0]
.sym 10290 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 10295 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10298 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_I3
.sym 10302 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 10303 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[9]
.sym 10306 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 10309 $nextpnr_ICESTORM_LC_43$I3
.sym 10312 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_I1
.sym 10319 $nextpnr_ICESTORM_LC_43$I3
.sym 10323 vga_row[0]
.sym 10324 vga_row[2]
.sym 10325 vga_row[1]
.sym 10328 vga_row[1]
.sym 10330 vga_row[0]
.sym 10331 vga_row[2]
.sym 10334 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 10335 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 10336 vga_col[2]
.sym 10337 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_I3
.sym 10340 vga_row[6]
.sym 10341 vga_row[3]
.sym 10342 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 10343 vga_row[7]
.sym 10346 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10347 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 10349 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_I3
.sym 10363 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 10367 img_proc.centroid_tmp_SB_LUT4_O_6_I2
.sym 10377 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_I3_O
.sym 10379 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 10380 vga_col[5]
.sym 10384 capture.data_rg2[3]
.sym 10386 vga_col[4]
.sym 10394 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_I3_I0
.sym 10396 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O
.sym 10397 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 10398 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 10399 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 10400 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 10401 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 10404 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 10405 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 10406 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_I3_O
.sym 10407 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 10408 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 10409 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10410 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 10411 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3
.sym 10412 vga_row[2]
.sym 10418 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2
.sym 10421 vga_row[3]
.sym 10422 vga_col[0]
.sym 10423 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 10424 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 10427 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 10429 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 10430 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3
.sym 10433 vga_col[0]
.sym 10434 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 10435 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 10436 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 10440 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 10442 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 10445 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 10446 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 10447 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_I3_O
.sym 10448 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O
.sym 10451 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_I3_I0
.sym 10452 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3
.sym 10453 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 10454 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2
.sym 10458 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 10459 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 10460 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 10463 vga_row[3]
.sym 10465 vga_row[2]
.sym 10469 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 10470 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 10472 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10478 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2
.sym 10481 capture.data_rg3[3]
.sym 10483 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 10485 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 10493 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 10495 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 10500 vga_hsync_SB_LUT4_O_I0
.sym 10507 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 10519 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 10520 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 10521 rgbfilter[2]
.sym 10523 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 10524 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 10525 rgbfilter[0]
.sym 10526 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 10529 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_I3_O
.sym 10530 vga_green_2b_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 10531 rgbfilter[1]
.sym 10532 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 10534 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 10537 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_I3_O
.sym 10540 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 10545 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 10548 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 10550 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 10551 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 10552 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 10553 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 10558 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_I3_O
.sym 10559 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 10562 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 10564 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 10565 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 10568 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 10569 vga_green_2b_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 10570 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 10571 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 10574 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 10575 rgbfilter[0]
.sym 10576 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_I3_O
.sym 10577 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 10580 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 10581 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_I3_O
.sym 10582 rgbfilter[1]
.sym 10583 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 10586 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 10587 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 10588 rgbfilter[2]
.sym 10589 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 10593 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 10594 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 10605 vga_hsync_SB_LUT4_O_I0
.sym 10606 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I3
.sym 10624 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 10629 $PACKER_VCC_NET
.sym 10633 vga_green_2b_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 10640 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1
.sym 10641 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10642 vga_row[7]
.sym 10643 vga_green_2b_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 10647 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 10649 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 10650 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 10653 rgbfilter[2]
.sym 10656 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 10658 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 10659 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 10663 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I3
.sym 10664 rgbfilter[1]
.sym 10665 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 10670 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 10673 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 10676 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 10679 rgbfilter[1]
.sym 10680 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 10681 vga_green_2b_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 10682 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 10685 rgbfilter[2]
.sym 10687 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 10691 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 10693 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10697 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 10698 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 10699 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 10700 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 10709 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1
.sym 10710 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I3
.sym 10711 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 10712 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 10718 vga_row[7]
.sym 10750 $PACKER_VCC_NET
.sym 10756 $PACKER_VCC_NET
.sym 10757 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 10766 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_1_CO[1]
.sym 10770 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 10774 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 10775 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 10777 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 10778 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 10783 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 10789 $PACKER_VCC_NET
.sym 10794 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]
.sym 10795 $nextpnr_ICESTORM_LC_82$O
.sym 10797 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_1_CO[1]
.sym 10801 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_3_CO[2]
.sym 10803 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 10807 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_3_CO[3]
.sym 10809 $PACKER_VCC_NET
.sym 10810 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]
.sym 10813 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_3_CO[4]
.sym 10816 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 10819 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_3_CO[5]
.sym 10821 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 10825 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_3_CO[6]
.sym 10828 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 10831 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_3_CO[7]
.sym 10833 $PACKER_VCC_NET
.sym 10834 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 10837 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_3_CO[8]
.sym 10839 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 10845 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 10849 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 10852 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]
.sym 10854 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 10855 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 10869 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 10870 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 10871 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 10872 img_proc.col_rg[6]
.sym 10873 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 10875 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 10876 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]
.sym 10881 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_3_CO[8]
.sym 10889 vga_row[5]
.sym 10892 vga_row[1]
.sym 10898 vga_row[4]
.sym 10899 vga_row[8]
.sym 10901 vga_row[3]
.sym 10915 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 10917 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 10918 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_3_CO[9]
.sym 10921 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 10924 $nextpnr_ICESTORM_LC_83$I3
.sym 10926 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 10934 $nextpnr_ICESTORM_LC_83$I3
.sym 10938 vga_row[1]
.sym 10946 vga_row[4]
.sym 10952 vga_row[8]
.sym 10955 vga_row[3]
.sym 10963 vga_row[5]
.sym 10975 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I2
.sym 10982 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 10985 vga_row[6]
.sym 10990 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 10994 display_img_addr[7]
.sym 10995 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 10996 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 11000 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 11002 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]
.sym 11003 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 11012 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 11013 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 11016 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 11021 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 11022 $PACKER_VCC_NET
.sym 11023 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 11024 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]
.sym 11025 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_1_CO[1]
.sym 11027 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 11028 $PACKER_VCC_NET
.sym 11041 $nextpnr_ICESTORM_LC_72$O
.sym 11044 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_1_CO[1]
.sym 11047 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_1_CO[2]
.sym 11050 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 11053 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_1_CO[3]
.sym 11055 $PACKER_VCC_NET
.sym 11056 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]
.sym 11059 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_1_CO[4]
.sym 11061 $PACKER_VCC_NET
.sym 11062 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 11065 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_1_CO[5]
.sym 11067 $PACKER_VCC_NET
.sym 11068 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 11071 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_1_CO[6]
.sym 11073 $PACKER_VCC_NET
.sym 11074 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 11077 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_1_CO[7]
.sym 11079 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 11083 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_1_CO[8]
.sym 11085 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 11092 display_img_addr[1]
.sym 11093 display_img_addr[2]
.sym 11094 display_img_addr[3]
.sym 11095 display_img_addr[4]
.sym 11096 display_img_addr[5]
.sym 11097 display_img_addr[6]
.sym 11098 display_img_addr[7]
.sym 11100 orig_img_addr[7]
.sym 11104 proc_fb.ram.0.4.0_RDATA_1_SB_LUT4_I0_O
.sym 11105 img_proc.col[1]
.sym 11108 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I2
.sym 11114 img_proc.col_rg[4]
.sym 11118 vga_green_2b_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 11121 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 11124 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 11125 $PACKER_VCC_NET
.sym 11127 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_1_CO[8]
.sym 11134 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2
.sym 11136 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 11142 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 11143 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 11144 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 11147 vga_new_pxl
.sym 11160 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 11164 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_1_CO[9]
.sym 11167 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 11170 $nextpnr_ICESTORM_LC_73$I3
.sym 11173 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 11180 $nextpnr_ICESTORM_LC_73$I3
.sym 11189 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2
.sym 11191 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 11207 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 11208 vga_new_pxl
.sym 11209 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 11214 display_img_addr[8]
.sym 11215 display_img_addr[9]
.sym 11216 display_img_addr[10]
.sym 11217 display_img_addr[11]
.sym 11218 display_img_addr[12]
.sym 11220 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 11221 display_img_addr[0]
.sym 11222 cam_fb.ram.0.1.0_RCLKE
.sym 11226 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 11230 vga_green_2b_SB_LUT4_O_1_I3
.sym 11238 display_img_addr[2]
.sym 11240 display_img_addr[3]
.sym 11242 display_img_addr[4]
.sym 11243 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I3_O
.sym 11244 display_img_addr[5]
.sym 11249 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 11255 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_1_CO[1]
.sym 11256 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 11260 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 11265 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 11268 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 11273 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 11274 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]
.sym 11284 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 11287 $nextpnr_ICESTORM_LC_78$O
.sym 11290 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_1_CO[1]
.sym 11293 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO[2]
.sym 11296 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 11299 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO[3]
.sym 11301 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]
.sym 11305 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO[4]
.sym 11308 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 11311 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO[5]
.sym 11313 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 11317 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO[6]
.sym 11319 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 11323 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO[7]
.sym 11326 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 11329 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO[8]
.sym 11331 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 11339 vga_green_2b_SB_LUT4_O_1_I2_SB_LUT4_O_I0
.sym 11344 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 11346 orig_img_addr[1]
.sym 11350 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 11354 display_img_addr[0]
.sym 11355 proc_fb.ram.0.3.0_RCLKE
.sym 11357 proc_fb.ram.0.1.0_RCLKE
.sym 11361 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 11362 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 11363 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 11365 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 11366 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 11369 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]
.sym 11371 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 11372 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 11373 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO[8]
.sym 11380 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 11384 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 11385 vga_row[5]
.sym 11388 vga_green_2b_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 11389 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 11390 proc_fb.ram.0.4.0_RDATA_1_SB_LUT4_I0_O
.sym 11391 proc_fb.ram.0.1.0_RDATA_1_SB_LUT4_I3_O
.sym 11392 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 11393 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 11394 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 11397 $PACKER_VCC_NET
.sym 11398 vga_red_2b_SB_LUT4_O_1_I2_SB_LUT4_O_I3
.sym 11400 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I3_O
.sym 11401 vga_hsync_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 11402 vga_blue_2b_SB_LUT4_O_1_I3
.sym 11404 vga_green_2b_SB_LUT4_O_1_I2_SB_LUT4_O_I0
.sym 11406 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 11408 vga_red_2b_SB_LUT4_O_I2
.sym 11409 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 11410 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO[9]
.sym 11412 $PACKER_VCC_NET
.sym 11413 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 11416 $nextpnr_ICESTORM_LC_79$I3
.sym 11419 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 11426 $nextpnr_ICESTORM_LC_79$I3
.sym 11430 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 11431 vga_row[5]
.sym 11432 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I3_O
.sym 11435 vga_red_2b_SB_LUT4_O_1_I2_SB_LUT4_O_I3
.sym 11436 vga_green_2b_SB_LUT4_O_1_I2_SB_LUT4_O_I0
.sym 11437 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 11438 vga_green_2b_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 11441 vga_blue_2b_SB_LUT4_O_1_I3
.sym 11442 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 11443 vga_red_2b_SB_LUT4_O_I2
.sym 11444 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 11447 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 11448 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 11449 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I3_O
.sym 11453 vga_hsync_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 11454 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 11455 proc_fb.ram.0.4.0_RDATA_1_SB_LUT4_I0_O
.sym 11456 proc_fb.ram.0.1.0_RDATA_1_SB_LUT4_I3_O
.sym 11472 vga_row[6]
.sym 11480 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I1
.sym 11483 vga_col[6]
.sym 11484 $PACKER_GND_NET
.sym 11509 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_1_CO[1]
.sym 11521 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 11522 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 11523 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 11525 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 11526 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 11529 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]
.sym 11530 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 11531 $PACKER_VCC_NET
.sym 11533 $nextpnr_ICESTORM_LC_80$O
.sym 11535 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_1_CO[1]
.sym 11539 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_2_CO[2]
.sym 11542 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 11545 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_2_CO[3]
.sym 11547 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]
.sym 11551 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_2_CO[4]
.sym 11554 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 11557 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_2_CO[5]
.sym 11560 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 11563 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_2_CO[6]
.sym 11565 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 11569 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_2_CO[7]
.sym 11572 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 11575 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_2_CO[8]
.sym 11577 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 11578 $PACKER_VCC_NET
.sym 11583 vga_vsync_SB_LUT4_O_I1
.sym 11584 capture.cnt_pxl_base[3]
.sym 11587 capture.cnt_pxl_base[2]
.sym 11600 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 11610 proc_fb.ram.2.1.0_RDATA_1_SB_LUT4_I0_O
.sym 11619 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_2_CO[8]
.sym 11634 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 11635 $PACKER_VCC_NET
.sym 11638 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 11656 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_2_CO[9]
.sym 11658 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 11659 $PACKER_VCC_NET
.sym 11662 $nextpnr_ICESTORM_LC_81$I3
.sym 11665 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 11672 $nextpnr_ICESTORM_LC_81$I3
.sym 11714 capture_addr[5]
.sym 11748 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_O
.sym 11750 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I3_O
.sym 11752 proc_fb.ram.2.4.0_RDATA_1_SB_LUT4_I3_O
.sym 11756 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 11770 proc_fb.ram.2.1.0_RDATA_1_SB_LUT4_I0_O
.sym 11774 vga_hsync_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 11792 vga_hsync_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 11793 proc_fb.ram.2.1.0_RDATA_1_SB_LUT4_I0_O
.sym 11794 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 11795 proc_fb.ram.2.4.0_RDATA_1_SB_LUT4_I3_O
.sym 11798 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I3_O
.sym 11799 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 11800 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_O
.sym 11801 vga_hsync_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 11835 capture.cnt_pxl_base[1]
.sym 11842 $PACKER_VCC_NET
.sym 11960 capture_addr[1]
.sym 11967 capture.cnt_byte_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 12298 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I1
.sym 12299 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2
.sym 12301 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1_SB_LUT4_O_I0
.sym 12302 controller.data_wr[6]
.sym 12303 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1
.sym 12304 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I0
.sym 12305 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1_SB_LUT4_O_I1
.sym 12308 controller.data_wr[4]
.sym 12343 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I3
.sym 12346 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 12348 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I1
.sym 12349 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 12351 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I2
.sym 12352 camera_config_steps[0]
.sym 12353 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 12354 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2
.sym 12356 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I3
.sym 12357 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I2
.sym 12359 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I1_SB_LUT4_O_I1
.sym 12360 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 12362 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.sym 12364 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I1
.sym 12365 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2
.sym 12367 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I1_SB_LUT4_O_I1
.sym 12370 controller.i_regs.reg_rgb444_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 12371 camera_config_steps[1]
.sym 12373 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2
.sym 12374 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I1
.sym 12375 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I1_SB_LUT4_O_I1
.sym 12376 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I2
.sym 12380 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.sym 12382 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I3
.sym 12385 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I2
.sym 12386 camera_config_steps[0]
.sym 12387 camera_config_steps[1]
.sym 12388 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I1_SB_LUT4_O_I1
.sym 12392 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.sym 12393 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I3
.sym 12394 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 12397 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 12399 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 12403 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I1
.sym 12404 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 12405 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2
.sym 12409 camera_config_steps[1]
.sym 12410 controller.i_regs.reg_rgb444_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 12411 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 12412 camera_config_steps[0]
.sym 12415 controller.i_regs.reg_rgb444_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 12416 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 12417 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I3
.sym 12420 clk50mhz_$glb_clk
.sym 12421 rst$SB_IO_IN_$glb_sr
.sym 12426 controller.i_regs.reg_rgb444_SB_LUT4_O_10_I2_SB_LUT4_O_I1
.sym 12427 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 12428 controller.data_wr[5]
.sym 12429 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I3
.sym 12430 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I0_SB_LUT4_O_I3
.sym 12431 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1_SB_LUT4_O_I2
.sym 12432 controller.i_regs.reg_rgb444_SB_LUT4_O_10_I2
.sym 12433 controller.addr[3]
.sym 12434 display_img_addr[8]
.sym 12435 display_img_addr[1]
.sym 12436 display_img_addr[1]
.sym 12437 display_img_addr[8]
.sym 12441 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I3
.sym 12444 display_img_addr[9]
.sym 12445 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I1
.sym 12449 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I2
.sym 12455 led[6]$SB_IO_OUT
.sym 12463 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I2
.sym 12467 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I1
.sym 12468 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 12474 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1_SB_LUT4_O_I1
.sym 12477 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I1
.sym 12479 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I2_SB_LUT4_O_I0
.sym 12481 camera_config_steps[1]
.sym 12482 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.sym 12485 controller.data_wr[6]
.sym 12488 camera_config_steps[0]
.sym 12491 controller.i_regs.reg_rgb444_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 12503 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 12504 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 12505 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I1_SB_LUT4_O_I0
.sym 12506 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.sym 12510 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I1
.sym 12512 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I2_SB_LUT4_O_I1
.sym 12513 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I0
.sym 12514 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I1_SB_LUT4_O_I1
.sym 12515 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I1_SB_LUT4_O_I1
.sym 12518 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I3
.sym 12520 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I3
.sym 12521 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 12522 controller.i_regs.reg_rgb444_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 12523 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 12525 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I3
.sym 12526 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I1
.sym 12530 camera_config_steps[0]
.sym 12532 camera_config_steps[1]
.sym 12533 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I2_SB_LUT4_O_I0
.sym 12534 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I2
.sym 12536 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I2
.sym 12537 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I1
.sym 12539 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I3
.sym 12542 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 12543 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I3
.sym 12544 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I1
.sym 12545 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 12548 camera_config_steps[0]
.sym 12549 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.sym 12550 camera_config_steps[1]
.sym 12551 controller.i_regs.reg_rgb444_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 12555 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 12557 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I1_SB_LUT4_O_I1
.sym 12560 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I2_SB_LUT4_O_I1
.sym 12561 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I2_SB_LUT4_O_I0
.sym 12562 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 12563 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I0
.sym 12566 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.sym 12567 camera_config_steps[0]
.sym 12568 controller.i_regs.reg_rgb444_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 12569 camera_config_steps[1]
.sym 12572 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I1_SB_LUT4_O_I0
.sym 12573 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I1_SB_LUT4_O_I1
.sym 12574 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I2
.sym 12575 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I0
.sym 12578 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I1
.sym 12579 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I3
.sym 12580 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.sym 12583 clk50mhz_$glb_clk
.sym 12584 rst$SB_IO_IN_$glb_sr
.sym 12585 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I0
.sym 12586 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I1
.sym 12587 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I2
.sym 12588 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2
.sym 12589 controller.i_sccb.send_rg[6]
.sym 12590 controller.i_sccb.send_rg[5]
.sym 12591 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I1
.sym 12592 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1
.sym 12593 display_img_addr[2]
.sym 12594 display_img_addr[9]
.sym 12595 display_img_addr[9]
.sym 12596 display_img_addr[2]
.sym 12597 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I0
.sym 12599 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I0
.sym 12600 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 12602 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I3
.sym 12605 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I2
.sym 12610 controller.addr[1]
.sym 12613 controller.i_sccb.clr_datarg
.sym 12614 controller.i_sccb.clr_datarg
.sym 12615 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I3
.sym 12616 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I1
.sym 12618 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2
.sym 12619 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 12630 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I1
.sym 12631 controller.i_regs.reg_rgb444_SB_LUT4_O_10_I2_SB_LUT4_O_I0
.sym 12632 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I3
.sym 12633 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I3
.sym 12634 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I0
.sym 12635 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.sym 12636 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I0_SB_LUT4_O_I2
.sym 12637 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1
.sym 12638 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1_SB_LUT4_O_I2
.sym 12639 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I3
.sym 12640 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1_SB_LUT4_O_I2
.sym 12641 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 12642 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I0
.sym 12643 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I3
.sym 12644 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1
.sym 12645 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 12647 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I2
.sym 12648 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I1
.sym 12649 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I1
.sym 12652 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I2
.sym 12653 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I2
.sym 12656 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 12659 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I3
.sym 12660 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 12661 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.sym 12662 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I1
.sym 12665 controller.i_regs.reg_rgb444_SB_LUT4_O_10_I2_SB_LUT4_O_I0
.sym 12666 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 12667 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I0_SB_LUT4_O_I2
.sym 12671 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1
.sym 12672 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1_SB_LUT4_O_I2
.sym 12673 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I1
.sym 12674 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1_SB_LUT4_O_I2
.sym 12677 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I1
.sym 12678 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I3
.sym 12679 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I2
.sym 12680 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I3
.sym 12684 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I1
.sym 12685 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I3
.sym 12686 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I0_SB_LUT4_O_I2
.sym 12689 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I2
.sym 12690 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I1
.sym 12691 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I3
.sym 12692 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I0
.sym 12695 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I3
.sym 12696 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I3
.sym 12698 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I3
.sym 12701 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I0
.sym 12702 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1
.sym 12703 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 12704 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I2
.sym 12706 clk50mhz_$glb_clk
.sym 12707 rst$SB_IO_IN_$glb_sr
.sym 12708 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2
.sym 12709 controller.i_sccb.send_rg[7]
.sym 12710 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I0
.sym 12711 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2
.sym 12712 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I0
.sym 12713 controller.i_sccb.send_rg[8]
.sym 12714 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 12715 controller.i_sccb.send_rg[9]
.sym 12721 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I2
.sym 12722 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0
.sym 12723 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 12725 camera_config_steps[3]
.sym 12728 display_img_addr[8]
.sym 12729 camera_config_steps[5]
.sym 12731 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 12735 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 12736 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_I1_I3
.sym 12737 led[6]$SB_IO_OUT
.sym 12741 controller.i_sccb.send_rg[4]
.sym 12743 controller.data_wr[1]
.sym 12749 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I2
.sym 12752 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1
.sym 12753 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1_SB_LUT4_O_I1
.sym 12754 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0
.sym 12756 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 12758 controller.i_regs.reg_rgb444_SB_LUT4_O_I2
.sym 12760 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I3_SB_LUT4_O_I2
.sym 12761 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 12762 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I1
.sym 12764 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 12765 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2
.sym 12766 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.sym 12768 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 12770 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I1_SB_LUT4_O_I1
.sym 12771 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1_SB_LUT4_O_I2
.sym 12773 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1
.sym 12774 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 12776 camera_config_steps[4]
.sym 12777 camera_config_steps[5]
.sym 12778 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2
.sym 12779 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 12782 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1_SB_LUT4_O_I2
.sym 12784 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1_SB_LUT4_O_I1
.sym 12785 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 12788 camera_config_steps[5]
.sym 12789 camera_config_steps[4]
.sym 12794 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 12795 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.sym 12796 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I2
.sym 12800 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 12802 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 12806 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I3_SB_LUT4_O_I2
.sym 12807 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 12808 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I1
.sym 12809 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I1_SB_LUT4_O_I1
.sym 12813 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I3_SB_LUT4_O_I2
.sym 12815 controller.i_regs.reg_rgb444_SB_LUT4_O_I2
.sym 12818 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2
.sym 12819 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0
.sym 12820 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 12821 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1
.sym 12825 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2
.sym 12826 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1
.sym 12827 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 12829 clk50mhz_$glb_clk
.sym 12830 rst$SB_IO_IN_$glb_sr
.sym 12831 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_I1_I3
.sym 12832 controller.addr[7]
.sym 12833 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 12834 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1
.sym 12835 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I0
.sym 12836 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 12837 controller.i_regs.reg_rgb444_SB_LUT4_O_I0
.sym 12838 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 12839 display_img_addr[4]
.sym 12840 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 12842 display_img_addr[4]
.sym 12843 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I3
.sym 12845 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I3
.sym 12846 camera_config_steps[0]
.sym 12849 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 12850 camera_config_steps[1]
.sym 12851 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I3
.sym 12857 centroid[6]
.sym 12858 camera_config_steps[5]
.sym 12862 camera_config_steps[4]
.sym 12863 proc_fb.ram.0.0.0_RCLKE
.sym 12872 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I3
.sym 12873 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.sym 12874 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 12876 controller.i_sccb.clr_datarg
.sym 12877 controller.data_wr[2]
.sym 12879 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I2
.sym 12880 controller.i_sccb.send_rg[0]
.sym 12882 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I2
.sym 12883 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I0
.sym 12884 controller.i_sccb.clr_datarg
.sym 12885 camera_config_steps[0]
.sym 12886 controller.data_wr[3]
.sym 12889 controller.i_sccb.send_rg[1]
.sym 12893 controller.data_wr[0]
.sym 12894 camera_config_steps[1]
.sym 12895 controller.i_sccb.send_rg[2]
.sym 12897 camera_config_steps[3]
.sym 12898 controller.data_wr[4]
.sym 12899 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I3
.sym 12902 controller.i_sccb.send_rg[3]
.sym 12903 controller.data_wr[1]
.sym 12905 controller.i_sccb.clr_datarg
.sym 12906 controller.data_wr[0]
.sym 12907 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 12911 controller.i_sccb.clr_datarg
.sym 12912 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 12913 controller.i_sccb.send_rg[0]
.sym 12914 controller.data_wr[1]
.sym 12917 controller.i_sccb.clr_datarg
.sym 12918 controller.data_wr[4]
.sym 12919 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 12920 controller.i_sccb.send_rg[3]
.sym 12924 camera_config_steps[1]
.sym 12926 camera_config_steps[0]
.sym 12929 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I0
.sym 12930 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.sym 12931 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I3
.sym 12935 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I2
.sym 12936 camera_config_steps[3]
.sym 12937 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I2
.sym 12938 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I3
.sym 12941 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 12942 controller.data_wr[3]
.sym 12943 controller.i_sccb.clr_datarg
.sym 12944 controller.i_sccb.send_rg[2]
.sym 12947 controller.i_sccb.send_rg[1]
.sym 12948 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 12949 controller.data_wr[2]
.sym 12950 controller.i_sccb.clr_datarg
.sym 12951 controller.i_sccb.send_data_SB_LUT4_I3_O_$glb_ce
.sym 12952 clk50mhz_$glb_clk
.sym 12953 rst$SB_IO_IN_$glb_sr
.sym 12954 led[7]$SB_IO_OUT
.sym 12956 led[6]$SB_IO_OUT
.sym 12966 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I3
.sym 12972 display_img_addr[8]
.sym 12975 camera_config_steps[0]
.sym 12976 led_SB_LUT4_O_I1
.sym 12979 camera_config_steps[1]
.sym 13108 centroid[1]
.sym 13112 proc_fb.ram.0.3.0_RCLKE
.sym 13210 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 13212 display_img_addr[8]
.sym 13214 display_img_addr[9]
.sym 13235 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 13348 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 13349 centroid[6]
.sym 13351 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 13354 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[1]
.sym 13448 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 13452 capture.data_rg3[7]
.sym 13454 $PACKER_VCC_NET
.sym 13456 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 13458 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 13460 display_img_addr[8]
.sym 13463 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[4]
.sym 13466 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 13467 display_img_addr[9]
.sym 13472 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 13473 ov7670_d[5]
.sym 13475 display_img_addr[2]
.sym 13477 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 13479 display_img_addr[5]
.sym 13488 $PACKER_VCC_NET
.sym 13496 $PACKER_VCC_NET
.sym 13497 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 13498 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 13502 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 13507 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 13510 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 13512 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 13514 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[1]
.sym 13516 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[4]
.sym 13519 $nextpnr_ICESTORM_LC_62$O
.sym 13522 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[1]
.sym 13525 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_I0_SB_CARRY_CO_CI[2]
.sym 13527 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 13528 $PACKER_VCC_NET
.sym 13531 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_I0_SB_CARRY_CO_CI[3]
.sym 13533 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 13534 $PACKER_VCC_NET
.sym 13537 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_I0_SB_CARRY_CO_CI[4]
.sym 13539 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[4]
.sym 13543 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_I0_SB_CARRY_CO_CI[5]
.sym 13546 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 13549 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_I0_SB_CARRY_CO_CI[6]
.sym 13551 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 13555 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_I0_SB_CARRY_CO_CI[7]
.sym 13557 $PACKER_VCC_NET
.sym 13558 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 13561 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_I0_SB_CARRY_CO_CI[8]
.sym 13564 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 13569 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 13570 capture.data_rg1[5]
.sym 13571 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 13572 capture.data_rg2[5]
.sym 13573 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 13574 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 13575 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 13576 capture.data_rg3[5]
.sym 13577 capture_data[5]
.sym 13583 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 13595 display_img_addr[6]
.sym 13596 centroid[3]
.sym 13600 centroid[1]
.sym 13605 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_I0_SB_CARRY_CO_CI[8]
.sym 13611 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 13612 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 13613 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 13616 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 13618 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 13620 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_I0
.sym 13621 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_I1
.sym 13626 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3
.sym 13627 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 13631 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 13632 capture.data_rg1[3]
.sym 13637 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_I1
.sym 13640 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 13641 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_I2
.sym 13642 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_I0_SB_CARRY_CO_CI[9]
.sym 13644 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 13648 $nextpnr_ICESTORM_LC_63$I3
.sym 13650 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_I1
.sym 13658 $nextpnr_ICESTORM_LC_63$I3
.sym 13661 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 13662 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 13663 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 13664 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3
.sym 13667 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_I2
.sym 13668 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 13669 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_I1
.sym 13670 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_I0
.sym 13674 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_I1
.sym 13679 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3
.sym 13680 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 13681 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 13682 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 13686 capture.data_rg1[3]
.sym 13690 clk50mhz_$glb_clk
.sym 13691 rst$SB_IO_IN_$glb_sr
.sym 13706 display_img_addr[8]
.sym 13707 $PACKER_VCC_NET
.sym 13709 img_proc.colorpxls[3]
.sym 13715 img_proc.colorpxls[6]
.sym 13718 display_img_addr[1]
.sym 13719 display_img_addr[0]
.sym 13720 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0
.sym 13722 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 13724 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 13726 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 13733 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3
.sym 13734 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 13735 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 13737 vga_col[3]
.sym 13738 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0
.sym 13739 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 13740 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 13741 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 13742 vga_col[1]
.sym 13743 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2
.sym 13745 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 13746 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 13747 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 13749 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 13751 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 13752 centroid[2]
.sym 13753 centroid[0]
.sym 13754 vga_col[0]
.sym 13755 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 13758 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 13759 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 13760 centroid[1]
.sym 13761 vga_col[2]
.sym 13763 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 13766 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 13767 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 13768 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3
.sym 13769 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 13774 vga_col[0]
.sym 13775 vga_col[1]
.sym 13778 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 13779 centroid[2]
.sym 13780 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 13781 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 13784 vga_col[2]
.sym 13785 vga_col[3]
.sym 13790 centroid[0]
.sym 13791 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 13792 centroid[1]
.sym 13793 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 13796 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2
.sym 13797 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3
.sym 13798 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0
.sym 13799 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 13802 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 13803 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 13808 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 13809 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 13810 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 13811 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 13817 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 13818 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 13819 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 13821 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 13822 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[1]
.sym 13828 vga_col[1]
.sym 13829 img_proc.colorpxls_rght[9]
.sym 13831 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 13839 centroid[0]
.sym 13840 vga_col[0]
.sym 13841 centroid[6]
.sym 13842 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 13843 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 13844 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 13845 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[4]
.sym 13846 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[1]
.sym 13847 $PACKER_VCC_NET
.sym 13848 $PACKER_VCC_NET
.sym 13857 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 13859 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[4]
.sym 13861 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 13863 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 13867 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 13871 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 13872 $PACKER_VCC_NET
.sym 13879 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[1]
.sym 13880 $PACKER_VCC_NET
.sym 13884 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 13888 $nextpnr_ICESTORM_LC_52$O
.sym 13890 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[1]
.sym 13894 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[2]
.sym 13896 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 13900 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[3]
.sym 13902 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 13903 $PACKER_VCC_NET
.sym 13906 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[4]
.sym 13909 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[4]
.sym 13912 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[5]
.sym 13914 $PACKER_VCC_NET
.sym 13915 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 13918 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[6]
.sym 13921 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 13924 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[7]
.sym 13926 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 13930 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[8]
.sym 13933 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 13946 display_img_addr[8]
.sym 13948 display_img_addr[1]
.sym 13949 display_img_addr[8]
.sym 13952 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_I1
.sym 13953 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 13962 vga_col[6]
.sym 13964 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 13965 vga_col[2]
.sym 13966 display_img_addr[5]
.sym 13967 display_img_addr[2]
.sym 13968 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 13969 ov7670_d[5]
.sym 13971 vga_col[7]
.sym 13972 img_proc.colorpxls_left[0]
.sym 13974 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[8]
.sym 13981 vga_new_pxl
.sym 13983 vga_col[4]
.sym 13986 vga_col[8]
.sym 13989 vga_col[2]
.sym 13993 vga_col[1]
.sym 13994 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_I1
.sym 14007 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 14009 vga_col[0]
.sym 14011 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[9]
.sym 14013 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 14017 $nextpnr_ICESTORM_LC_53$I3
.sym 14019 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_I1
.sym 14027 $nextpnr_ICESTORM_LC_53$I3
.sym 14030 vga_col[1]
.sym 14037 vga_col[8]
.sym 14042 vga_col[2]
.sym 14051 vga_col[0]
.sym 14057 vga_col[4]
.sym 14058 vga_new_pxl
.sym 14059 clk50mhz_$glb_clk
.sym 14060 rst$SB_IO_IN_$glb_sr
.sym 14063 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 14065 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 14068 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 14071 display_img_addr[9]
.sym 14072 display_img_addr[2]
.sym 14079 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 14081 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[4]
.sym 14082 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 14086 vga_col[9]
.sym 14087 display_img_addr[6]
.sym 14088 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 14089 vga_col[8]
.sym 14092 centroid[1]
.sym 14095 centroid[3]
.sym 14096 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 14104 $PACKER_VCC_NET
.sym 14107 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 14109 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 14112 $PACKER_VCC_NET
.sym 14113 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 14114 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 14115 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 14116 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[1]
.sym 14117 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 14118 $PACKER_VCC_NET
.sym 14125 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[4]
.sym 14134 $nextpnr_ICESTORM_LC_54$O
.sym 14136 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[1]
.sym 14140 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[2]
.sym 14142 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 14143 $PACKER_VCC_NET
.sym 14146 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[3]
.sym 14148 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 14149 $PACKER_VCC_NET
.sym 14152 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[4]
.sym 14154 $PACKER_VCC_NET
.sym 14155 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[4]
.sym 14158 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[5]
.sym 14160 $PACKER_VCC_NET
.sym 14161 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 14164 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[6]
.sym 14167 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 14170 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[7]
.sym 14173 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 14176 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[8]
.sym 14179 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 14197 centroid[2]
.sym 14198 $PACKER_VCC_NET
.sym 14200 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_I1
.sym 14202 display_img_addr[8]
.sym 14205 $PACKER_VCC_NET
.sym 14210 display_img_addr[1]
.sym 14214 display_img_addr[1]
.sym 14215 display_img_addr[0]
.sym 14216 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0
.sym 14218 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 14220 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[8]
.sym 14225 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 14237 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_I1
.sym 14257 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[9]
.sym 14260 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 14263 $nextpnr_ICESTORM_LC_55$I3
.sym 14266 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_I1
.sym 14273 $nextpnr_ICESTORM_LC_55$I3
.sym 14309 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0
.sym 14310 centroid[1]
.sym 14311 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I3
.sym 14312 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I2
.sym 14313 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I3
.sym 14314 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_7_I1
.sym 14318 display_img_addr[4]
.sym 14325 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 14328 $PACKER_VCC_NET
.sym 14330 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 14331 centroid[0]
.sym 14332 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O
.sym 14333 centroid[6]
.sym 14335 $PACKER_VCC_NET
.sym 14338 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[1]
.sym 14340 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 14342 $PACKER_VCC_NET
.sym 14349 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 14350 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 14353 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 14355 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[4]
.sym 14357 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_I1
.sym 14361 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 14366 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 14380 $nextpnr_ICESTORM_LC_44$O
.sym 14382 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[4]
.sym 14386 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[5]
.sym 14388 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 14392 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[6]
.sym 14394 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 14398 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[7]
.sym 14401 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 14404 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[8]
.sym 14407 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 14410 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[9]
.sym 14412 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 14416 $nextpnr_ICESTORM_LC_45$I3
.sym 14419 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_I1
.sym 14426 $nextpnr_ICESTORM_LC_45$I3
.sym 14430 centroid[7]
.sym 14432 centroid[4]
.sym 14434 img_proc.centroid_tmp_SB_LUT4_O_7_I1
.sym 14436 centroid[0]
.sym 14437 centroid[6]
.sym 14440 display_img_addr[5]
.sym 14441 $PACKER_VCC_NET
.sym 14449 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 14450 img_proc.colorpxls[4]
.sym 14451 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_I1
.sym 14452 img_proc.colorpxls[10]
.sym 14454 display_img_addr[2]
.sym 14456 rgbfilter[1]
.sym 14457 display_img_addr[5]
.sym 14458 display_img_addr[4]
.sym 14462 vga_col[6]
.sym 14463 vga_col[7]
.sym 14471 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 14473 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 14474 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 14477 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 14481 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[4]
.sym 14484 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 14495 $PACKER_VCC_NET
.sym 14497 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 14498 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[1]
.sym 14502 $PACKER_VCC_NET
.sym 14503 $nextpnr_ICESTORM_LC_46$O
.sym 14506 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[1]
.sym 14509 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_CI[2]
.sym 14511 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 14515 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_CI[3]
.sym 14517 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 14521 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_CI[4]
.sym 14524 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[4]
.sym 14527 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_CI[5]
.sym 14529 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 14530 $PACKER_VCC_NET
.sym 14533 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_CI[6]
.sym 14535 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 14539 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_CI[7]
.sym 14541 $PACKER_VCC_NET
.sym 14542 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 14545 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_CI[8]
.sym 14547 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 14557 rgbfilter[0]
.sym 14559 rgbfilter[2]
.sym 14560 rgbfilter[1]
.sym 14570 img_proc.centroid_tmp_SB_LUT4_O_I0
.sym 14578 vga_col[9]
.sym 14579 display_img_addr[6]
.sym 14585 display_img_addr[8]
.sym 14586 vga_col[8]
.sym 14589 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_CI[8]
.sym 14596 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2
.sym 14600 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 14605 capture.data_rg2[3]
.sym 14607 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_I1
.sym 14615 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 14626 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_CI[9]
.sym 14629 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 14632 $nextpnr_ICESTORM_LC_47$I3
.sym 14634 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_I1
.sym 14642 $nextpnr_ICESTORM_LC_47$I3
.sym 14658 capture.data_rg2[3]
.sym 14669 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 14670 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2
.sym 14674 clk50mhz_$glb_clk
.sym 14675 rst$SB_IO_IN_$glb_sr
.sym 14689 $PACKER_GND_NET
.sym 14691 $PACKER_VCC_NET
.sym 14692 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 14697 img_proc.pulse_proc_ctrl
.sym 14704 rgbfilter[0]
.sym 14706 display_img_addr[1]
.sym 14707 capture.data_rg3[3]
.sym 14708 rgbfilter[2]
.sym 14710 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 14711 display_img_addr[0]
.sym 14717 vga_col[4]
.sym 14721 rgbfilter[0]
.sym 14723 $PACKER_VCC_NET
.sym 14725 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 14727 vga_col[5]
.sym 14731 $PACKER_VCC_NET
.sym 14733 vga_col[7]
.sym 14734 vga_col[6]
.sym 14738 vga_col[9]
.sym 14746 vga_col[8]
.sym 14749 $nextpnr_ICESTORM_LC_66$O
.sym 14752 vga_col[4]
.sym 14755 vga_hsync_SB_LUT4_O_I0_SB_CARRY_CO_CI[2]
.sym 14757 $PACKER_VCC_NET
.sym 14758 vga_col[5]
.sym 14761 vga_hsync_SB_LUT4_O_I0_SB_CARRY_CO_CI[3]
.sym 14763 vga_col[6]
.sym 14764 $PACKER_VCC_NET
.sym 14767 vga_hsync_SB_LUT4_O_I0_SB_CARRY_CO_CI[4]
.sym 14769 vga_col[7]
.sym 14773 vga_hsync_SB_LUT4_O_I0_SB_CARRY_CO_CI[5]
.sym 14775 $PACKER_VCC_NET
.sym 14776 vga_col[8]
.sym 14779 $nextpnr_ICESTORM_LC_67$I3
.sym 14782 vga_col[9]
.sym 14789 $nextpnr_ICESTORM_LC_67$I3
.sym 14793 rgbfilter[0]
.sym 14794 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 14802 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 14818 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 14819 $PACKER_VCC_NET
.sym 14827 $PACKER_VCC_NET
.sym 14829 capture.cnt_byte_SB_LUT4_I2_O
.sym 14833 $PACKER_VCC_NET
.sym 14840 $PACKER_VCC_NET
.sym 14844 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 14847 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]
.sym 14848 $PACKER_VCC_NET
.sym 14860 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 14861 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 14862 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 14863 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 14870 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 14871 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 14872 $nextpnr_ICESTORM_LC_86$O
.sym 14874 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]
.sym 14878 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[4]
.sym 14880 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 14881 $PACKER_VCC_NET
.sym 14884 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[5]
.sym 14886 $PACKER_VCC_NET
.sym 14887 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 14890 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[6]
.sym 14892 $PACKER_VCC_NET
.sym 14893 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 14896 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[7]
.sym 14899 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 14902 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[8]
.sym 14904 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 14908 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[9]
.sym 14910 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 14914 $nextpnr_ICESTORM_LC_87$I3
.sym 14917 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 14922 capture_data[11]
.sym 14923 proc_fb.dina_SB_LUT4_O_8_I2_SB_LUT4_I0_O
.sym 14926 capture_data[8]
.sym 14927 proc_fb.dina_SB_LUT4_O_8_I2_SB_LUT4_I1_O
.sym 14929 capture_data[10]
.sym 14930 $PACKER_VCC_NET
.sym 14931 img_proc.histogram[7][2]
.sym 14934 proc_fb.dina_SB_LUT4_O_8_I2
.sym 14937 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 14942 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 14946 $PACKER_VCC_NET
.sym 14948 img_proc.col_rg[3]
.sym 14950 display_img_addr[2]
.sym 14951 img_proc.col_rg[5]
.sym 14952 display_img_addr[3]
.sym 14954 display_img_addr[4]
.sym 14955 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 14956 display_img_addr[5]
.sym 14958 $nextpnr_ICESTORM_LC_87$I3
.sym 14969 vga_row[6]
.sym 14982 vga_row[2]
.sym 14999 $nextpnr_ICESTORM_LC_87$I3
.sym 15020 vga_row[6]
.sym 15040 vga_row[2]
.sym 15045 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 15046 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 15047 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 15048 img_proc.col_inframe[0]
.sym 15049 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[1]
.sym 15050 img_proc.col_inframe[1]
.sym 15051 img_proc.col_inframe[2]
.sym 15052 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 15057 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 15060 proc_img_addr[1]
.sym 15061 $PACKER_VCC_NET
.sym 15065 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O
.sym 15066 $PACKER_GND_NET
.sym 15069 display_img_addr[8]
.sym 15070 display_img_addr[6]
.sym 15071 display_img_addr[9]
.sym 15072 display_img_addr[7]
.sym 15076 proc_fb.ram.0.2.0_RCLKE
.sym 15078 display_img_addr[2]
.sym 15098 img_proc.col_rg[4]
.sym 15099 $PACKER_VCC_NET
.sym 15101 img_proc.col_rg[6]
.sym 15105 $PACKER_VCC_NET
.sym 15108 img_proc.col_rg[3]
.sym 15111 img_proc.col_rg[5]
.sym 15113 img_proc.col_inframe[0]
.sym 15115 img_proc.col_inframe[1]
.sym 15116 img_proc.col_inframe[2]
.sym 15118 $nextpnr_ICESTORM_LC_38$O
.sym 15121 img_proc.col_inframe[0]
.sym 15124 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_CARRY_CO_CI[2]
.sym 15126 img_proc.col_inframe[1]
.sym 15130 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]
.sym 15132 img_proc.col_inframe[2]
.sym 15136 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_CARRY_CO_CI[4]
.sym 15138 img_proc.col_rg[3]
.sym 15139 $PACKER_VCC_NET
.sym 15142 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_CARRY_CO_CI[5]
.sym 15144 img_proc.col_rg[4]
.sym 15145 $PACKER_VCC_NET
.sym 15148 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_CARRY_CO_CI[6]
.sym 15150 img_proc.col_rg[5]
.sym 15151 $PACKER_VCC_NET
.sym 15154 $nextpnr_ICESTORM_LC_39$I3
.sym 15157 img_proc.col_rg[6]
.sym 15164 $nextpnr_ICESTORM_LC_39$I3
.sym 15168 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 15169 cam_fb.ram.0.4.0_RCLKE
.sym 15170 proc_fb.dina_SB_LUT4_O_I2
.sym 15171 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 15172 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 15173 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I0_SB_LUT4_O_I0
.sym 15174 cam_fb.ram.0.1.0_RCLKE
.sym 15175 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I0_SB_LUT4_O_I2
.sym 15176 orig_img_addr[6]
.sym 15181 display_img_addr[2]
.sym 15187 display_img_addr[4]
.sym 15189 display_img_addr[5]
.sym 15192 display_img_addr[4]
.sym 15193 proc_fb.ram.0.0.0_RDATA_SB_LUT4_I0_O
.sym 15194 display_img_addr[5]
.sym 15195 display_img_addr[0]
.sym 15199 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I3_I2
.sym 15202 display_img_addr[1]
.sym 15213 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 15221 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 15224 display_img_addr[0]
.sym 15226 display_img_addr[1]
.sym 15228 display_img_addr[3]
.sym 15229 display_img_addr[4]
.sym 15232 display_img_addr[7]
.sym 15235 display_img_addr[2]
.sym 15236 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 15238 display_img_addr[5]
.sym 15239 display_img_addr[6]
.sym 15241 $nextpnr_ICESTORM_LC_0$O
.sym 15244 display_img_addr[0]
.sym 15247 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 15248 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 15250 display_img_addr[1]
.sym 15251 display_img_addr[0]
.sym 15253 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 15254 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 15255 display_img_addr[2]
.sym 15257 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 15259 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 15260 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 15262 display_img_addr[3]
.sym 15263 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 15265 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 15266 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 15268 display_img_addr[4]
.sym 15269 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 15271 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 15272 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 15273 display_img_addr[5]
.sym 15275 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 15277 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 15278 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 15279 display_img_addr[6]
.sym 15281 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 15283 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 15284 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 15286 display_img_addr[7]
.sym 15287 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 15288 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 15289 clk50mhz_$glb_clk
.sym 15290 rst$SB_IO_IN_$glb_sr
.sym 15292 proc_fb.ram.0.0.0_RCLKE
.sym 15293 cam_fb.ram.0.3.0_RCLKE
.sym 15294 proc_fb.ram.0.2.0_RCLKE
.sym 15295 vga_blue_2b_SB_LUT4_O_I3
.sym 15296 proc_fb.ram.0.4.0_RCLKE
.sym 15297 proc_fb.ram.0.3.0_RCLKE
.sym 15298 proc_fb.ram.0.1.0_RCLKE
.sym 15303 proc_img_addr[1]
.sym 15307 img_proc.col_rg[6]
.sym 15308 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I0_SB_LUT4_O_I2
.sym 15309 proc_fb.ram.0.2.0_WCLKE
.sym 15311 img_proc.col_rg[3]
.sym 15314 proc_fb.dina_SB_LUT4_O_I2
.sym 15316 vga_blue_2b_SB_LUT4_O_I3
.sym 15319 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 15320 capture.cnt_byte_SB_LUT4_I2_O
.sym 15321 display_img_addr[0]
.sym 15322 proc_fb.ram.0.1.0_RDATA_SB_LUT4_I0_O
.sym 15323 display_img_addr[8]
.sym 15324 display_img_addr[6]
.sym 15325 display_img_addr[9]
.sym 15326 display_img_addr[7]
.sym 15327 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 15332 display_img_addr[8]
.sym 15334 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 15336 display_img_addr[12]
.sym 15339 display_img_addr[0]
.sym 15341 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 15343 display_img_addr[11]
.sym 15349 display_img_addr[9]
.sym 15352 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 15358 display_img_addr[10]
.sym 15360 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 15364 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 15365 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 15367 display_img_addr[8]
.sym 15368 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 15370 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[10]
.sym 15371 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 15373 display_img_addr[9]
.sym 15374 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 15376 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[11]
.sym 15377 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 15378 display_img_addr[10]
.sym 15380 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[10]
.sym 15382 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[12]
.sym 15383 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 15384 display_img_addr[11]
.sym 15386 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[11]
.sym 15389 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 15391 display_img_addr[12]
.sym 15392 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[12]
.sym 15401 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 15403 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 15407 display_img_addr[0]
.sym 15409 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 15411 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 15412 clk50mhz_$glb_clk
.sym 15413 rst$SB_IO_IN_$glb_sr
.sym 15417 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I3_I2
.sym 15421 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I1
.sym 15422 cam_fb.ram.0.2.0_RCLKE
.sym 15426 display_img_addr[8]
.sym 15430 display_img_addr[9]
.sym 15435 $PACKER_GND_NET
.sym 15437 display_img_addr[7]
.sym 15439 capture_addr[6]
.sym 15446 proc_fb.ram.0.3.0_RCLKE
.sym 15449 capture.vsync_3up
.sym 15460 vga_row[6]
.sym 15461 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 15464 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I3_O
.sym 15467 vga_col[6]
.sym 15500 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I3_O
.sym 15501 vga_col[6]
.sym 15531 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 15532 vga_row[6]
.sym 15533 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I3_O
.sym 15541 capture.cnt_byte
.sym 15545 proc_fb.ram.0.4.0_WCLKE
.sym 15551 $PACKER_VCC_NET
.sym 15552 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I3_I2
.sym 15557 $PACKER_VCC_NET
.sym 15559 proc_fb.ram.2.1.0_RDATA_1_SB_LUT4_I0_O
.sym 15561 capture_addr[5]
.sym 15563 capture_addr[4]
.sym 15571 capture_addr[3]
.sym 15578 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 15580 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 15582 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]
.sym 15584 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 15585 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 15587 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 15591 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 15592 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 15598 $PACKER_VCC_NET
.sym 15606 $PACKER_VCC_NET
.sym 15610 $nextpnr_ICESTORM_LC_90$O
.sym 15613 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]
.sym 15616 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI[4]
.sym 15618 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 15619 $PACKER_VCC_NET
.sym 15622 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI[5]
.sym 15625 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 15628 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI[6]
.sym 15630 $PACKER_VCC_NET
.sym 15631 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 15634 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI[7]
.sym 15636 $PACKER_VCC_NET
.sym 15637 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 15640 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 15642 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 15643 $PACKER_VCC_NET
.sym 15646 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI[9]
.sym 15648 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 15649 $PACKER_VCC_NET
.sym 15652 $nextpnr_ICESTORM_LC_91$I3
.sym 15654 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 15660 capture_addr[6]
.sym 15662 capture_addr[2]
.sym 15663 capture_addr[3]
.sym 15664 capture_addr[11]
.sym 15665 capture_addr[7]
.sym 15666 capture_addr[5]
.sym 15667 capture_addr[4]
.sym 15673 display_img_addr[2]
.sym 15675 display_img_addr[4]
.sym 15681 display_img_addr[5]
.sym 15683 display_img_addr[3]
.sym 15691 capture.cnt_pxl_SB_DFFER_Q_1_D_SB_LUT4_O_I2
.sym 15695 capture_addr[8]
.sym 15696 $nextpnr_ICESTORM_LC_91$I3
.sym 15713 $PACKER_GND_NET
.sym 15719 capture.vsync_3up
.sym 15737 $nextpnr_ICESTORM_LC_91$I3
.sym 15740 $PACKER_GND_NET
.sym 15761 $PACKER_GND_NET
.sym 15780 capture.vsync_3up
.sym 15781 clk50mhz_$glb_clk
.sym 15782 rst$SB_IO_IN_$glb_sr
.sym 15784 capture.cnt_pxl_SB_DFFER_Q_11_D_SB_LUT4_O_I2
.sym 15785 capture.cnt_pxl_SB_DFFER_Q_10_D_SB_LUT4_O_I2
.sym 15786 capture.cnt_pxl_SB_DFFER_Q_9_D_SB_LUT4_O_I2
.sym 15787 capture.cnt_pxl_SB_DFFER_Q_8_D_SB_LUT4_O_I2
.sym 15788 capture.cnt_pxl_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 15789 capture.cnt_pxl_SB_DFFER_Q_6_D_SB_LUT4_O_I2
.sym 15790 capture.cnt_pxl_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 15792 capture_addr[7]
.sym 15808 capture.cnt_pxl_base[1]
.sym 15814 capture.vsync_3up
.sym 15818 capture.vsync_3up
.sym 15906 capture.cnt_pxl_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 15907 capture.cnt_pxl_SB_DFFER_Q_3_D_SB_LUT4_O_I2
.sym 15908 capture.cnt_pxl_SB_DFFER_Q_2_D_SB_LUT4_O_I2
.sym 15909 capture.cnt_pxl_SB_DFFER_Q_1_D_SB_LUT4_O_I2
.sym 15910 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2
.sym 15911 capture_addr[8]
.sym 15912 capture_addr[1]
.sym 15913 capture_addr[10]
.sym 15914 $PACKER_VCC_NET
.sym 15915 display_img_addr[5]
.sym 15957 $PACKER_GND_NET
.sym 15974 capture.vsync_3up
.sym 16019 $PACKER_GND_NET
.sym 16026 capture.vsync_3up
.sym 16027 clk50mhz_$glb_clk
.sym 16028 rst$SB_IO_IN_$glb_sr
.sym 16038 capture_addr[8]
.sym 16042 capture_addr[12]
.sym 16044 capture_addr[9]
.sym 16350 led[7]$SB_IO_OUT
.sym 16353 led[6]$SB_IO_OUT
.sym 16364 led[6]$SB_IO_OUT
.sym 16370 led[7]$SB_IO_OUT
.sym 16377 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I0_SB_LUT4_O_I2
.sym 16379 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I2
.sym 16386 led[7]$SB_IO_OUT
.sym 16393 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2
.sym 16418 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 16420 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1_SB_LUT4_O_I0
.sym 16421 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I2
.sym 16423 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I0
.sym 16426 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 16430 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1_SB_LUT4_O_I2
.sym 16433 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 16434 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2
.sym 16436 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 16438 camera_config_steps[1]
.sym 16439 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.sym 16440 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1_SB_LUT4_O_I1
.sym 16441 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I1
.sym 16442 camera_config_steps[0]
.sym 16443 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I3
.sym 16445 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I0
.sym 16446 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I3
.sym 16447 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I2
.sym 16448 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 16450 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 16451 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 16452 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.sym 16456 camera_config_steps[1]
.sym 16457 camera_config_steps[0]
.sym 16458 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I0
.sym 16459 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.sym 16468 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I2
.sym 16469 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.sym 16471 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I0
.sym 16474 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 16475 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2
.sym 16476 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I0
.sym 16477 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I1
.sym 16480 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1_SB_LUT4_O_I1
.sym 16481 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 16482 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1_SB_LUT4_O_I0
.sym 16483 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1_SB_LUT4_O_I2
.sym 16486 camera_config_steps[0]
.sym 16487 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 16489 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I3
.sym 16492 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I2
.sym 16493 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I2
.sym 16495 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I3
.sym 16497 clk50mhz_$glb_clk
.sym 16498 rst$SB_IO_IN_$glb_sr
.sym 16503 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I0
.sym 16504 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I0
.sym 16505 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I3
.sym 16506 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1
.sym 16507 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I0
.sym 16508 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1
.sym 16509 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I0
.sym 16510 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I2
.sym 16515 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I1
.sym 16519 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2
.sym 16536 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I1
.sym 16537 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 16541 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I3
.sym 16547 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1
.sym 16549 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I2
.sym 16551 controller.i_sccb.clr_datarg
.sym 16553 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 16554 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I3
.sym 16558 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I0
.sym 16559 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I3
.sym 16560 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1
.sym 16562 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I0
.sym 16563 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I0
.sym 16564 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 16565 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I2
.sym 16566 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I2
.sym 16567 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I0
.sym 16581 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I2
.sym 16582 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I0_SB_LUT4_O_I2
.sym 16583 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_I1_I0
.sym 16585 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1_SB_LUT4_O_I2
.sym 16586 controller.i_regs.reg_rgb444_SB_LUT4_O_10_I2
.sym 16588 controller.i_regs.reg_rgb444_SB_LUT4_O_10_I2_SB_LUT4_O_I1
.sym 16590 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_I1_I3
.sym 16591 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1_SB_LUT4_O_I1
.sym 16592 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I1
.sym 16593 controller.i_regs.reg_rgb444_SB_LUT4_O_10_I2_SB_LUT4_O_I0
.sym 16594 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 16595 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 16596 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I1
.sym 16598 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I1_SB_LUT4_O_I1
.sym 16599 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.sym 16600 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 16601 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0
.sym 16602 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1
.sym 16603 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I3
.sym 16604 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I0
.sym 16609 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I3
.sym 16610 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1_SB_LUT4_O_I2
.sym 16611 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 16614 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_I1_I3
.sym 16615 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 16619 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 16621 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.sym 16622 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I3
.sym 16625 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 16626 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I0
.sym 16627 controller.i_regs.reg_rgb444_SB_LUT4_O_10_I2
.sym 16628 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I1
.sym 16631 controller.i_regs.reg_rgb444_SB_LUT4_O_10_I2_SB_LUT4_O_I1
.sym 16632 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I1_SB_LUT4_O_I1
.sym 16633 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_I1_I0
.sym 16634 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1_SB_LUT4_O_I1
.sym 16637 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 16639 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I1_SB_LUT4_O_I1
.sym 16640 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1_SB_LUT4_O_I2
.sym 16643 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1_SB_LUT4_O_I2
.sym 16644 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 16645 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I3
.sym 16646 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I1
.sym 16649 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I0_SB_LUT4_O_I2
.sym 16650 controller.i_regs.reg_rgb444_SB_LUT4_O_10_I2_SB_LUT4_O_I1
.sym 16651 controller.i_regs.reg_rgb444_SB_LUT4_O_10_I2_SB_LUT4_O_I0
.sym 16652 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1_SB_LUT4_O_I2
.sym 16655 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0
.sym 16656 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1
.sym 16657 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I2
.sym 16658 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 16660 clk50mhz_$glb_clk
.sym 16661 rst$SB_IO_IN_$glb_sr
.sym 16662 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I1
.sym 16663 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1
.sym 16664 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I0
.sym 16665 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I2_SB_LUT4_O_I0
.sym 16666 controller.addr[2]
.sym 16667 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2
.sym 16668 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 16669 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I3
.sym 16672 proc_fb.ram.0.0.0_RCLKE
.sym 16676 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_I1_I3
.sym 16678 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 16686 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I3
.sym 16688 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I3
.sym 16690 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I0
.sym 16693 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I3
.sym 16694 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I2
.sym 16695 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I3
.sym 16696 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I2
.sym 16697 controller.addr[3]
.sym 16703 controller.data_wr[6]
.sym 16704 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I1
.sym 16705 controller.data_wr[5]
.sym 16706 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I3
.sym 16707 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 16708 camera_config_steps[1]
.sym 16709 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I1
.sym 16710 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1
.sym 16711 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I0
.sym 16712 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 16714 camera_config_steps[0]
.sym 16715 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I2
.sym 16716 controller.i_sccb.send_rg[5]
.sym 16717 controller.i_sccb.clr_datarg
.sym 16718 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I2
.sym 16719 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_I1_I3
.sym 16721 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I0_SB_LUT4_O_I2
.sym 16722 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_I1_I0
.sym 16723 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I3
.sym 16725 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_I1_I2
.sym 16726 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I3
.sym 16727 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I1
.sym 16729 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 16731 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I2
.sym 16732 controller.i_sccb.send_rg[4]
.sym 16733 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 16736 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 16737 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 16739 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I1
.sym 16742 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I2
.sym 16743 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 16744 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I3
.sym 16745 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I0_SB_LUT4_O_I2
.sym 16748 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_I1_I2
.sym 16749 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_I1_I0
.sym 16750 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_I1_I3
.sym 16751 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1
.sym 16754 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I1
.sym 16756 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I3
.sym 16757 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 16760 controller.data_wr[6]
.sym 16761 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 16762 controller.i_sccb.send_rg[5]
.sym 16763 controller.i_sccb.clr_datarg
.sym 16766 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 16767 controller.data_wr[5]
.sym 16768 controller.i_sccb.clr_datarg
.sym 16769 controller.i_sccb.send_rg[4]
.sym 16772 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I2
.sym 16773 camera_config_steps[1]
.sym 16774 camera_config_steps[0]
.sym 16778 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I2
.sym 16779 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I1
.sym 16780 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I0
.sym 16781 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I3
.sym 16782 controller.i_sccb.send_data_SB_LUT4_I3_O_$glb_ce
.sym 16783 clk50mhz_$glb_clk
.sym 16784 rst$SB_IO_IN_$glb_sr
.sym 16785 controller.addr[5]
.sym 16786 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2
.sym 16787 controller.addr[4]
.sym 16788 controller.i_regs.reg_rgb444_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 16789 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I3
.sym 16790 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2_SB_LUT4_O_I3
.sym 16791 controller.addr[6]
.sym 16792 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I3
.sym 16797 camera_config_steps[4]
.sym 16800 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I2_SB_LUT4_O_I0
.sym 16801 camera_config_steps[5]
.sym 16808 proc_fb.ram.0.0.0_RCLKE
.sym 16810 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I3
.sym 16819 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 16826 controller.i_sccb.clr_datarg
.sym 16827 controller.i_sccb.clr_datarg
.sym 16828 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 16830 controller.i_sccb.send_rg[6]
.sym 16831 controller.addr[1]
.sym 16832 camera_config_steps[0]
.sym 16833 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I3
.sym 16834 camera_config_steps[1]
.sym 16835 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 16836 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 16837 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I1
.sym 16838 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I0
.sym 16839 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 16840 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I1
.sym 16841 controller.data_wr[7]
.sym 16842 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I2
.sym 16843 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I0
.sym 16844 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 16846 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I3
.sym 16847 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2
.sym 16850 controller.addr[0]
.sym 16851 controller.i_sccb.send_rg[7]
.sym 16852 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 16853 camera_config_steps[4]
.sym 16854 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 16855 controller.i_sccb.send_rg[8]
.sym 16856 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 16857 camera_config_steps[5]
.sym 16859 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I2
.sym 16860 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I0
.sym 16861 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 16862 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I1
.sym 16865 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 16866 controller.i_sccb.send_rg[6]
.sym 16867 controller.i_sccb.clr_datarg
.sym 16868 controller.data_wr[7]
.sym 16871 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 16872 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 16873 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 16874 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I0
.sym 16877 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I0
.sym 16878 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 16879 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2
.sym 16880 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I1
.sym 16883 camera_config_steps[5]
.sym 16884 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 16885 camera_config_steps[4]
.sym 16886 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I3
.sym 16889 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 16890 controller.i_sccb.clr_datarg
.sym 16891 controller.addr[0]
.sym 16892 controller.i_sccb.send_rg[7]
.sym 16895 camera_config_steps[0]
.sym 16896 camera_config_steps[1]
.sym 16897 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I3
.sym 16898 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 16901 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 16902 controller.i_sccb.clr_datarg
.sym 16903 controller.addr[1]
.sym 16904 controller.i_sccb.send_rg[8]
.sym 16905 controller.i_sccb.send_data_SB_LUT4_I3_O_$glb_ce
.sym 16906 clk50mhz_$glb_clk
.sym 16907 rst$SB_IO_IN_$glb_sr
.sym 16908 led_SB_LUT4_O_I1
.sym 16909 controller.i_sccb.send_rg[11]
.sym 16910 controller.i_sccb.send_rg[14]
.sym 16911 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 16912 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I3
.sym 16913 controller.i_sccb.send_rg[10]
.sym 16914 controller.i_sccb.send_rg[13]
.sym 16915 controller.i_sccb.send_rg[12]
.sym 16919 rst$SB_IO_IN
.sym 16920 camera_config_steps[1]
.sym 16922 led[1]$SB_IO_OUT
.sym 16923 controller.i_regs.reg_rgb444_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 16925 display_img_addr[4]
.sym 16928 camera_config_steps[0]
.sym 16938 controller.i_sccb.clr_datarg
.sym 16941 centroid[4]
.sym 16949 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I2
.sym 16951 camera_config_steps[0]
.sym 16952 controller.i_regs.reg_rgb444_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 16953 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 16956 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 16957 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2
.sym 16958 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I3
.sym 16959 camera_config_steps[0]
.sym 16960 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1
.sym 16961 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I0
.sym 16962 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I0
.sym 16963 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I3
.sym 16964 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I3
.sym 16967 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 16968 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I2
.sym 16969 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I3
.sym 16970 camera_config_steps[1]
.sym 16973 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_I1_I3
.sym 16974 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.sym 16975 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 16976 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 16977 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I1
.sym 16978 camera_config_steps[1]
.sym 16980 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 16982 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I3
.sym 16983 camera_config_steps[0]
.sym 16984 camera_config_steps[1]
.sym 16985 controller.i_regs.reg_rgb444_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 16988 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2
.sym 16989 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1
.sym 16991 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 16994 camera_config_steps[0]
.sym 16995 controller.i_regs.reg_rgb444_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 16996 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.sym 16997 camera_config_steps[1]
.sym 17000 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I0
.sym 17001 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I2
.sym 17002 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I1
.sym 17003 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I3
.sym 17006 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I3
.sym 17007 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I3
.sym 17008 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I0
.sym 17013 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 17014 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I0
.sym 17015 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 17018 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 17019 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 17020 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 17021 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 17024 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I2
.sym 17025 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I3
.sym 17026 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_I1_I3
.sym 17029 clk50mhz_$glb_clk
.sym 17030 rst$SB_IO_IN_$glb_sr
.sym 17034 controller.i_sccb.send_rg[15]
.sym 17045 proc_fb.ram.0.3.0_RCLKE
.sym 17046 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 17049 controller.i_sccb.clr_datarg
.sym 17050 controller.i_sccb.clr_datarg
.sym 17051 centroid[1]
.sym 17072 centroid[7]
.sym 17080 led_SB_LUT4_O_I1
.sym 17086 centroid[6]
.sym 17105 centroid[7]
.sym 17106 led_SB_LUT4_O_I1
.sym 17118 led_SB_LUT4_O_I1
.sym 17120 centroid[6]
.sym 17162 centroid[7]
.sym 17165 centroid[7]
.sym 17183 $PACKER_VCC_NET
.sym 17187 $PACKER_VCC_NET
.sym 17288 proc_fb.ram.0.3.0_RCLKE
.sym 17294 proc_fb.ram.0.0.0_RCLKE
.sym 17304 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[1]
.sym 17403 capture.data_rg3[6]
.sym 17411 centroid[4]
.sym 17418 display_img_addr[2]
.sym 17422 display_img_addr[5]
.sym 17433 centroid[4]
.sym 17444 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 17446 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 17448 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 17453 $PACKER_VCC_NET
.sym 17455 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[4]
.sym 17457 $PACKER_VCC_NET
.sym 17460 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 17464 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[1]
.sym 17470 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 17471 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 17473 $nextpnr_ICESTORM_LC_60$O
.sym 17475 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[1]
.sym 17479 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI[2]
.sym 17482 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 17485 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI[3]
.sym 17487 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 17488 $PACKER_VCC_NET
.sym 17491 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI[4]
.sym 17493 $PACKER_VCC_NET
.sym 17494 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[4]
.sym 17497 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI[5]
.sym 17499 $PACKER_VCC_NET
.sym 17500 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 17503 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI[6]
.sym 17505 $PACKER_VCC_NET
.sym 17506 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 17509 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI[7]
.sym 17511 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 17515 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI[8]
.sym 17518 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 17524 capture_data[7]
.sym 17526 capture_data[6]
.sym 17529 capture_data[5]
.sym 17545 display_img_addr[6]
.sym 17554 img_proc.colorpxls_rght_SB_DFFER_Q_E
.sym 17555 img_proc.colorpxls_rght[2]
.sym 17559 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI[8]
.sym 17573 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17585 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_I1
.sym 17593 capture.data_rg2[7]
.sym 17596 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI[9]
.sym 17599 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17602 $nextpnr_ICESTORM_LC_61$I3
.sym 17605 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_I1
.sym 17612 $nextpnr_ICESTORM_LC_61$I3
.sym 17635 capture.data_rg2[7]
.sym 17644 clk50mhz_$glb_clk
.sym 17645 rst$SB_IO_IN_$glb_sr
.sym 17648 img_proc.colorpxls_rght[2]
.sym 17649 img_proc.colorpxls_rght[3]
.sym 17650 img_proc.colorpxls_rght[4]
.sym 17651 img_proc.colorpxls_rght[5]
.sym 17652 img_proc.colorpxls_rght[6]
.sym 17653 img_proc.colorpxls_rght[7]
.sym 17659 img_proc.colorpxls_left[0]
.sym 17667 display_img_addr[0]
.sym 17668 display_img_addr[1]
.sym 17669 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17670 proc_fb.ram.0.4.0_RDATA
.sym 17673 proc_fb.ram.0.4.0_RCLKE
.sym 17674 img_proc.colorpxls_rght[8]
.sym 17678 img_proc.colorpxls_rght[10]
.sym 17687 centroid[6]
.sym 17690 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 17691 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 17693 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 17694 ov7670_d[5]
.sym 17699 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 17701 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 17703 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 17704 capture.data_rg1[5]
.sym 17705 centroid[3]
.sym 17706 capture.data_rg2[5]
.sym 17710 centroid[7]
.sym 17711 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 17712 centroid[5]
.sym 17714 centroid[4]
.sym 17716 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 17720 centroid[6]
.sym 17721 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 17722 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 17723 centroid[7]
.sym 17726 ov7670_d[5]
.sym 17732 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 17733 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 17734 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 17735 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 17738 capture.data_rg1[5]
.sym 17744 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 17745 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 17750 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 17751 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 17753 centroid[3]
.sym 17756 centroid[4]
.sym 17757 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 17758 centroid[5]
.sym 17759 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 17762 capture.data_rg2[5]
.sym 17767 clk50mhz_$glb_clk
.sym 17768 rst$SB_IO_IN_$glb_sr
.sym 17769 img_proc.colorpxls_rght[8]
.sym 17770 img_proc.colorpxls_rght[9]
.sym 17771 img_proc.colorpxls_rght[10]
.sym 17772 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 17773 img_proc.colorpxls_rght[0]
.sym 17774 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_6_I1
.sym 17775 img_proc.colorpxls_rght[1]
.sym 17776 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 17783 img_proc.colorpxls_SB_DFFER_Q_E
.sym 17785 img_proc.colorpxls[5]
.sym 17787 img_proc.colorpxls[6]
.sym 17790 img_proc.colorpxls[1]
.sym 17791 centroid[6]
.sym 17796 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[1]
.sym 17798 centroid[5]
.sym 17799 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 17815 $PACKER_VCC_NET
.sym 17817 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[1]
.sym 17818 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 17823 $PACKER_VCC_NET
.sym 17825 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 17826 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 17833 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 17834 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 17836 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[4]
.sym 17841 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 17842 $nextpnr_ICESTORM_LC_48$O
.sym 17844 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[1]
.sym 17848 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[2]
.sym 17850 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 17851 $PACKER_VCC_NET
.sym 17854 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]
.sym 17856 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 17860 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[4]
.sym 17862 $PACKER_VCC_NET
.sym 17863 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[4]
.sym 17866 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[5]
.sym 17868 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 17872 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[6]
.sym 17875 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 17878 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[7]
.sym 17881 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 17884 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[8]
.sym 17886 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 17900 img_proc.colorpxls_rght_SB_DFFER_Q_E
.sym 17901 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 17902 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 17906 display_img_addr[5]
.sym 17907 img_proc.colorpxls_left[0]
.sym 17910 display_img_addr[2]
.sym 17911 $PACKER_VCC_NET
.sym 17914 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 17915 img_proc.colorpxls_rght[10]
.sym 17917 img_proc.colorpxls_rght[3]
.sym 17918 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 17920 img_proc.colorpxls_rght[0]
.sym 17921 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_LUT4_O_I3
.sym 17922 proc_fb.ram.0.4.0_WCLKE
.sym 17924 img_proc.colorpxls_rght[1]
.sym 17925 centroid[4]
.sym 17926 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2
.sym 17928 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[8]
.sym 17940 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_I1
.sym 17944 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 17945 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 17949 vga_col[1]
.sym 17952 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 17953 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17959 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 17960 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_I1
.sym 17962 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3
.sym 17963 vga_col[0]
.sym 17965 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[9]
.sym 17968 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17971 $nextpnr_ICESTORM_LC_49$I3
.sym 17974 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_I1
.sym 17981 $nextpnr_ICESTORM_LC_49$I3
.sym 17984 vga_col[0]
.sym 17985 vga_col[1]
.sym 17991 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 17992 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_I1
.sym 18002 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3
.sym 18003 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 18004 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 18005 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 18010 vga_col[0]
.sym 18018 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2
.sym 18019 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_I3
.sym 18020 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 18021 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I0
.sym 18022 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 18024 cam_fb.ram.0.4.0_RCLKE
.sym 18025 cam_fb.ram.0.4.0_RCLKE
.sym 18026 rgbfilter[2]
.sym 18028 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 18032 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 18037 img_proc.colorpxls_left[5]
.sym 18042 img_proc.colorpxls_rght[9]
.sym 18043 img_proc.colorpxls[8]
.sym 18044 img_proc.colorpxls_rght[10]
.sym 18047 img_proc.colorpxls_rght[2]
.sym 18049 img_proc.colorpxls[11]
.sym 18050 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[1]
.sym 18058 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 18059 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 18061 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 18063 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[1]
.sym 18065 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 18067 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[4]
.sym 18068 $PACKER_VCC_NET
.sym 18069 $PACKER_VCC_NET
.sym 18071 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 18078 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 18088 $nextpnr_ICESTORM_LC_58$O
.sym 18090 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[1]
.sym 18094 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[2]
.sym 18096 $PACKER_VCC_NET
.sym 18097 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 18100 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[3]
.sym 18102 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 18106 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[4]
.sym 18108 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[4]
.sym 18112 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[5]
.sym 18114 $PACKER_VCC_NET
.sym 18115 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 18118 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[6]
.sym 18120 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 18121 $PACKER_VCC_NET
.sym 18124 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[7]
.sym 18127 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 18130 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[8]
.sym 18132 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 18139 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_6_I1_SB_LUT4_O_I2
.sym 18140 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_LUT4_O_I3
.sym 18141 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 18142 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1_SB_LUT4_O_I2
.sym 18143 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 18144 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 18145 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_I1_SB_LUT4_O_I2
.sym 18148 proc_fb.ram.0.0.0_RCLKE
.sym 18155 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 18156 img_proc.centroid_tmp_SB_LUT4_O_2_I2
.sym 18158 display_img_addr[0]
.sym 18160 display_img_addr[1]
.sym 18162 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 18165 proc_fb.ram.0.4.0_RCLKE
.sym 18166 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_I3
.sym 18167 proc_fb.ram.0.4.0_RDATA
.sym 18168 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 18170 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I0
.sym 18171 img_proc.colorpxls_rght[8]
.sym 18174 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[8]
.sym 18185 img_proc.colorpxls_left[0]
.sym 18186 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_I1
.sym 18189 $PACKER_VCC_NET
.sym 18190 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 18192 img_proc.colorpxls_rght[0]
.sym 18194 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 18207 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 18211 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[9]
.sym 18213 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 18217 $nextpnr_ICESTORM_LC_59$I3
.sym 18220 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_I1
.sym 18227 $nextpnr_ICESTORM_LC_59$I3
.sym 18236 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 18238 img_proc.colorpxls_left[0]
.sym 18239 $PACKER_VCC_NET
.sym 18254 $PACKER_VCC_NET
.sym 18255 img_proc.colorpxls_rght[0]
.sym 18257 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 18261 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I2
.sym 18262 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 18263 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O
.sym 18264 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_I1
.sym 18265 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I1
.sym 18266 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 18267 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.sym 18268 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 18269 cam_fb.ram.0.3.0_RCLKE
.sym 18270 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 18272 cam_fb.ram.0.3.0_RCLKE
.sym 18273 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O
.sym 18274 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 18275 $PACKER_VCC_NET
.sym 18276 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 18278 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_6_I1
.sym 18279 $PACKER_VCC_NET
.sym 18288 img_proc.centroid_tmp_SB_LUT4_O_I2
.sym 18290 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 18292 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 18293 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 18294 centroid[5]
.sym 18295 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 18303 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 18305 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 18307 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[4]
.sym 18309 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 18314 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 18317 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 18318 $PACKER_VCC_NET
.sym 18320 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[1]
.sym 18331 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 18334 $nextpnr_ICESTORM_LC_56$O
.sym 18337 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[1]
.sym 18340 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI[2]
.sym 18343 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 18346 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI[3]
.sym 18348 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 18352 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI[4]
.sym 18354 $PACKER_VCC_NET
.sym 18355 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[4]
.sym 18358 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI[5]
.sym 18361 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 18364 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI[6]
.sym 18366 $PACKER_VCC_NET
.sym 18367 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 18370 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI[7]
.sym 18373 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 18376 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI[8]
.sym 18379 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 18395 rst$SB_IO_IN
.sym 18397 display_img_addr[2]
.sym 18398 display_img_addr[4]
.sym 18400 display_img_addr[5]
.sym 18401 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 18403 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 18409 img_proc.centroid_tmp_SB_LUT4_O_7_I2
.sym 18411 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2
.sym 18412 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1
.sym 18413 proc_fb.ram.0.4.0_WCLKE
.sym 18415 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 18416 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I2_SB_LUT4_O_I2
.sym 18417 centroid[4]
.sym 18418 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 18420 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI[8]
.sym 18425 img_proc.centroid_tmp_SB_LUT4_O_7_I2
.sym 18427 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_I1
.sym 18429 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I1
.sym 18433 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 18434 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 18436 img_proc.colorpxls[4]
.sym 18437 img_proc.centroid_tmp_SB_LUT4_O_7_I1
.sym 18438 img_proc.colorpxls[10]
.sym 18439 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 18442 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I0
.sym 18443 img_proc.centroid_tmp_SB_LUT4_O_6_I2
.sym 18446 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 18449 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O
.sym 18450 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 18452 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 18453 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 18454 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I2
.sym 18455 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I3
.sym 18457 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI[9]
.sym 18459 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 18463 $nextpnr_ICESTORM_LC_57$I3
.sym 18465 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_I1
.sym 18473 $nextpnr_ICESTORM_LC_57$I3
.sym 18476 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 18477 img_proc.centroid_tmp_SB_LUT4_O_7_I2
.sym 18478 img_proc.centroid_tmp_SB_LUT4_O_7_I1
.sym 18479 img_proc.centroid_tmp_SB_LUT4_O_6_I2
.sym 18482 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I2
.sym 18483 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I0
.sym 18484 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I1
.sym 18485 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I3
.sym 18488 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O
.sym 18489 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 18490 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 18491 img_proc.colorpxls[4]
.sym 18494 img_proc.colorpxls[10]
.sym 18495 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O
.sym 18496 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 18497 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 18500 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 18501 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 18502 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O
.sym 18504 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 18505 clk50mhz_$glb_clk
.sym 18506 rst$SB_IO_IN_$glb_sr
.sym 18510 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO
.sym 18511 centroid[5]
.sym 18512 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 18513 img_proc.centroid_tmp_SB_LUT4_O_2_I1
.sym 18514 img_proc.centroid_tmp_SB_LUT4_O_3_I1
.sym 18517 capture_data[10]
.sym 18527 centroid[3]
.sym 18529 display_img_addr[6]
.sym 18530 display_img_addr[8]
.sym 18532 rgbfilter[2]
.sym 18535 img_proc.colorpxls[8]
.sym 18552 img_proc.centroid_tmp_SB_LUT4_O_7_I1
.sym 18553 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O
.sym 18554 img_proc.centroid_tmp_SB_LUT4_O_I0
.sym 18558 img_proc.centroid_tmp_SB_LUT4_O_I2
.sym 18562 img_proc.centroid_tmp_SB_LUT4_O_I0
.sym 18568 img_proc.centroid_tmp_SB_LUT4_O_1_I1
.sym 18572 img_proc.centroid_tmp_SB_LUT4_O_7_I2
.sym 18575 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 18577 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 18579 img_proc.centroid_tmp_SB_LUT4_O_3_I1
.sym 18581 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 18582 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O
.sym 18583 img_proc.centroid_tmp_SB_LUT4_O_I0
.sym 18584 img_proc.centroid_tmp_SB_LUT4_O_I2
.sym 18593 img_proc.centroid_tmp_SB_LUT4_O_3_I1
.sym 18595 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 18596 img_proc.centroid_tmp_SB_LUT4_O_I0
.sym 18606 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O
.sym 18607 img_proc.centroid_tmp_SB_LUT4_O_I0
.sym 18617 img_proc.centroid_tmp_SB_LUT4_O_7_I1
.sym 18619 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 18620 img_proc.centroid_tmp_SB_LUT4_O_7_I2
.sym 18623 img_proc.centroid_tmp_SB_LUT4_O_I0
.sym 18624 img_proc.centroid_tmp_SB_LUT4_O_1_I1
.sym 18625 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O
.sym 18626 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 18627 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 18628 clk50mhz_$glb_clk
.sym 18629 rst$SB_IO_IN_$glb_sr
.sym 18630 img_proc.centroid_tmp_SB_LUT4_O_7_I2
.sym 18631 capture_data[4]
.sym 18632 img_proc.centroid_tmp_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 18633 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I1
.sym 18634 img_proc.centroid_tmp_SB_LUT4_O_1_I1
.sym 18635 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 18636 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I2
.sym 18637 img_proc.centroid_tmp_SB_LUT4_O_1_I1_SB_LUT4_O_I3
.sym 18641 capture_data[11]
.sym 18645 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 18647 display_img_addr[0]
.sym 18648 img_proc.centroid_tmp_SB_LUT4_O_2_I2
.sym 18659 img_proc.centroid_tmp_SB_LUT4_O_7_I1
.sym 18660 proc_fb.ram.0.4.0_RDATA
.sym 18661 img_proc.centroid_tmp_SB_LUT4_O_7_I2_SB_LUT4_O_I1
.sym 18662 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 18664 proc_fb.ram.0.4.0_RCLKE
.sym 18673 img_proc.pulse_proc_ctrl
.sym 18691 rgbfilter[0]
.sym 18701 rgbfilter[2]
.sym 18702 rgbfilter[1]
.sym 18728 rgbfilter[0]
.sym 18730 rgbfilter[1]
.sym 18731 rgbfilter[2]
.sym 18740 rgbfilter[1]
.sym 18741 rgbfilter[2]
.sym 18742 rgbfilter[0]
.sym 18746 rgbfilter[2]
.sym 18747 rgbfilter[1]
.sym 18749 rgbfilter[0]
.sym 18750 img_proc.pulse_proc_ctrl
.sym 18751 clk50mhz_$glb_clk
.sym 18752 rst$SB_IO_IN_$glb_sr
.sym 18762 capture_addr[3]
.sym 18763 capture_addr[3]
.sym 18764 proc_fb.ram.0.3.0_RCLKE
.sym 18767 img_proc.colorpxls_bin67_SB_DFFER_Q_E
.sym 18768 img_proc.colorpxls_bin67[7]
.sym 18772 $PACKER_VCC_NET
.sym 18775 img_proc.centroid_tmp_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 18778 capture.data_rg3[2]
.sym 18779 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 18780 img_proc.centroid_tmp_SB_LUT4_O_I2
.sym 18782 rgbfilter[0]
.sym 18785 cam_fb.ram.0.2.0_RCLKE
.sym 18786 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 18788 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 18879 img_proc.centroid_tmp_SB_LUT4_O_7_I2_SB_LUT4_O_I1
.sym 18880 proc_fb.dina_SB_LUT4_O_8_I2
.sym 18881 proc_fb.dina_SB_LUT4_O_4_I2
.sym 18882 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 18883 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 18888 display_img_addr[3]
.sym 18889 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 18890 display_img_addr[2]
.sym 18891 display_img_addr[5]
.sym 18892 img_proc.histogram[0][5]
.sym 18893 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 18894 img_proc.histogram[0][7]
.sym 18895 img_proc.histogram[0][5]
.sym 18897 $PACKER_VCC_NET
.sym 18898 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 18899 display_img_addr[4]
.sym 18900 proc_fb.ram.0.4.0_WCLKE
.sym 18902 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O
.sym 18903 orig_img_addr[1]
.sym 18905 rgbfilter[1]
.sym 18906 capture.data_rg3[3]
.sym 18907 capture.blue_SB_DFFER_Q_E
.sym 18908 rgbfilter[2]
.sym 18909 orig_img_addr[4]
.sym 18910 rgbfilter[1]
.sym 18939 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 18943 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 18945 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 18948 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 18968 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 18969 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 18970 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 18971 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 18999 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_I1
.sym 19000 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_I3
.sym 19001 capture_data[3]
.sym 19003 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 19004 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I1
.sym 19005 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_I3_SB_LUT4_O_I1
.sym 19006 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O
.sym 19012 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 19013 img_proc.histogram[0][3]
.sym 19014 proc_fb.ram.0.2.0_RCLKE
.sym 19016 display_img_addr[9]
.sym 19018 display_img_addr[6]
.sym 19019 display_img_addr[8]
.sym 19020 display_img_addr[7]
.sym 19022 img_proc.histogram[0][8]
.sym 19024 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 19025 cam_fb.ram.0.4.0_RCLKE
.sym 19026 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 19027 cam_fb.ram.2.4.0_RDATA
.sym 19029 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 19031 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 19042 capture.cnt_byte_SB_LUT4_I2_O
.sym 19045 rgbfilter[0]
.sym 19048 capture.data_rg3[2]
.sym 19049 rgbfilter[2]
.sym 19050 $PACKER_GND_NET
.sym 19052 proc_fb.dina_SB_LUT4_O_8_I2
.sym 19053 proc_fb.dina_SB_LUT4_O_4_I2
.sym 19054 capture.data_rg3[3]
.sym 19065 rgbfilter[1]
.sym 19070 rgbfilter[1]
.sym 19074 capture.data_rg3[3]
.sym 19079 rgbfilter[0]
.sym 19080 rgbfilter[1]
.sym 19081 proc_fb.dina_SB_LUT4_O_8_I2
.sym 19082 proc_fb.dina_SB_LUT4_O_4_I2
.sym 19098 $PACKER_GND_NET
.sym 19103 rgbfilter[1]
.sym 19104 rgbfilter[2]
.sym 19105 proc_fb.dina_SB_LUT4_O_8_I2
.sym 19106 proc_fb.dina_SB_LUT4_O_4_I2
.sym 19115 capture.data_rg3[2]
.sym 19119 capture.cnt_byte_SB_LUT4_I2_O
.sym 19120 clk50mhz_$glb_clk
.sym 19121 rst$SB_IO_IN_$glb_sr
.sym 19124 orig_img_addr[2]
.sym 19125 orig_img_addr[3]
.sym 19126 orig_img_addr[4]
.sym 19127 orig_img_addr[5]
.sym 19128 orig_img_addr[6]
.sym 19129 orig_img_addr[7]
.sym 19130 capture_data[8]
.sym 19134 proc_fb.ram.0.0.0_RDATA_SB_LUT4_I0_O
.sym 19137 display_img_addr[1]
.sym 19138 display_img_addr[0]
.sym 19139 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O
.sym 19142 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I3_I2
.sym 19144 display_img_addr[5]
.sym 19145 proc_fb.ram.0.1.0_RDATA_1
.sym 19146 capture_data[3]
.sym 19147 cam_fb.ram.0.1.0_RCLKE
.sym 19149 orig_img_addr[5]
.sym 19150 orig_img_addr[8]
.sym 19152 proc_fb.ram.0.4.0_RDATA
.sym 19153 img_proc.col[0]
.sym 19155 orig_img_addr[0]
.sym 19156 proc_fb.ram.0.4.0_RCLKE
.sym 19157 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 19164 proc_fb.dina_SB_LUT4_O_8_I2_SB_LUT4_I0_O
.sym 19165 proc_fb.dina_SB_LUT4_O_I2
.sym 19166 img_proc.col_inframe[0]
.sym 19169 img_proc.col[0]
.sym 19176 proc_fb.dina_SB_LUT4_O_8_I2_SB_LUT4_I1_O
.sym 19181 img_proc.col[1]
.sym 19184 img_proc.col_inframe[1]
.sym 19185 img_proc.col_inframe[2]
.sym 19186 img_proc.col_rg[3]
.sym 19190 img_proc.col_inframe[0]
.sym 19191 rgbfilter[2]
.sym 19192 img_proc.col_rg[6]
.sym 19193 img_proc.col[2]
.sym 19199 img_proc.col_inframe[1]
.sym 19205 img_proc.col_inframe[2]
.sym 19208 proc_fb.dina_SB_LUT4_O_8_I2_SB_LUT4_I1_O
.sym 19209 proc_fb.dina_SB_LUT4_O_8_I2_SB_LUT4_I0_O
.sym 19210 proc_fb.dina_SB_LUT4_O_I2
.sym 19211 rgbfilter[2]
.sym 19215 img_proc.col[0]
.sym 19222 img_proc.col_inframe[0]
.sym 19227 img_proc.col[1]
.sym 19235 img_proc.col[2]
.sym 19238 img_proc.col_inframe[0]
.sym 19239 img_proc.col_rg[6]
.sym 19240 img_proc.col_rg[3]
.sym 19241 img_proc.col_inframe[2]
.sym 19243 clk50mhz_$glb_clk
.sym 19244 rst$SB_IO_IN_$glb_sr
.sym 19245 orig_img_addr[8]
.sym 19246 orig_img_addr[9]
.sym 19247 orig_img_addr[10]
.sym 19248 orig_img_addr[11]
.sym 19249 orig_img_addr[12]
.sym 19250 img_proc.col_rg[6]
.sym 19251 img_proc.col[2]
.sym 19252 img_proc.col_rg[3]
.sym 19254 orig_img_addr[5]
.sym 19257 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 19258 display_img_addr[6]
.sym 19259 display_img_addr[7]
.sym 19261 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 19262 orig_img_addr[7]
.sym 19263 display_img_addr[9]
.sym 19265 proc_fb.ram.0.1.0_RDATA_SB_LUT4_I0_O
.sym 19266 display_img_addr[0]
.sym 19267 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[1]
.sym 19268 display_img_addr[8]
.sym 19269 cam_fb.ram.0.2.0_RCLKE
.sym 19271 orig_img_addr[1]
.sym 19273 orig_img_addr[4]
.sym 19275 proc_fb.ram.0.1.0_RDATA_1_SB_LUT4_I3_O
.sym 19276 capture_addr[7]
.sym 19279 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 19286 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 19288 cam_fb.ram.0.3.0_RCLKE
.sym 19289 img_proc.col_rg[3]
.sym 19291 img_proc.col_inframe[1]
.sym 19292 img_proc.col_inframe[2]
.sym 19296 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 19297 img_proc.col_inframe[0]
.sym 19299 cam_fb.ram.2.4.0_RDATA
.sym 19300 cam_fb.ram.0.1.0_RCLKE
.sym 19301 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 19302 cam_fb.ram.2.0.0_RDATA_SB_LUT4_I0_O
.sym 19303 cam_fb.ram.2.1.0_RDATA_SB_LUT4_I0_O
.sym 19309 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I2
.sym 19312 orig_img_addr[10]
.sym 19313 orig_img_addr[11]
.sym 19314 orig_img_addr[12]
.sym 19315 img_proc.col_rg[6]
.sym 19319 img_proc.col_inframe[2]
.sym 19320 img_proc.col_rg[3]
.sym 19321 img_proc.col_rg[6]
.sym 19322 img_proc.col_inframe[1]
.sym 19325 orig_img_addr[10]
.sym 19326 orig_img_addr[11]
.sym 19327 orig_img_addr[12]
.sym 19331 cam_fb.ram.2.4.0_RDATA
.sym 19332 cam_fb.ram.2.1.0_RDATA_SB_LUT4_I0_O
.sym 19333 cam_fb.ram.2.0.0_RDATA_SB_LUT4_I0_O
.sym 19334 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 19340 cam_fb.ram.0.3.0_RCLKE
.sym 19346 cam_fb.ram.0.1.0_RCLKE
.sym 19349 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I2
.sym 19350 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 19352 img_proc.col_inframe[0]
.sym 19355 orig_img_addr[11]
.sym 19356 orig_img_addr[10]
.sym 19358 orig_img_addr[12]
.sym 19362 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 19363 img_proc.col_inframe[1]
.sym 19366 clk50mhz_$glb_clk
.sym 19368 cam_fb.ram.2.0.0_RDATA_SB_LUT4_I0_O
.sym 19369 cam_fb.ram.2.1.0_RDATA_SB_LUT4_I0_O
.sym 19370 proc_fb.ram.0.4.0_RDATA_SB_LUT4_I2_O
.sym 19371 img_proc.col[0]
.sym 19372 orig_img_addr[0]
.sym 19374 cam_fb.ram.0.2.0_RCLKE
.sym 19375 orig_img_addr[1]
.sym 19376 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 19381 display_img_addr[3]
.sym 19382 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I0_SB_LUT4_O_I0
.sym 19385 img_proc.col_rg[3]
.sym 19386 img_proc.col_rg[5]
.sym 19387 capture_addr[6]
.sym 19389 orig_img_addr[9]
.sym 19392 proc_fb.ram.0.4.0_WCLKE
.sym 19394 capture_addr[1]
.sym 19396 orig_img_addr[12]
.sym 19399 orig_img_addr[1]
.sym 19401 capture.blue_SB_DFFER_Q_E
.sym 19411 orig_img_addr[10]
.sym 19412 display_img_addr[11]
.sym 19413 display_img_addr[12]
.sym 19419 display_img_addr[10]
.sym 19420 orig_img_addr[11]
.sym 19421 orig_img_addr[12]
.sym 19422 proc_fb.ram.0.0.0_RDATA_SB_LUT4_I0_O
.sym 19423 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 19427 proc_fb.ram.0.4.0_RDATA_SB_LUT4_I2_O
.sym 19439 proc_fb.ram.0.1.0_RDATA_SB_LUT4_I0_O
.sym 19448 display_img_addr[10]
.sym 19450 display_img_addr[11]
.sym 19451 display_img_addr[12]
.sym 19454 orig_img_addr[10]
.sym 19456 orig_img_addr[11]
.sym 19457 orig_img_addr[12]
.sym 19460 display_img_addr[10]
.sym 19461 display_img_addr[12]
.sym 19462 display_img_addr[11]
.sym 19466 proc_fb.ram.0.0.0_RDATA_SB_LUT4_I0_O
.sym 19467 proc_fb.ram.0.1.0_RDATA_SB_LUT4_I0_O
.sym 19468 proc_fb.ram.0.4.0_RDATA_SB_LUT4_I2_O
.sym 19469 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 19472 display_img_addr[11]
.sym 19474 display_img_addr[10]
.sym 19475 display_img_addr[12]
.sym 19478 display_img_addr[12]
.sym 19479 display_img_addr[10]
.sym 19481 display_img_addr[11]
.sym 19484 display_img_addr[10]
.sym 19486 display_img_addr[11]
.sym 19487 display_img_addr[12]
.sym 19491 proc_img_addr[11]
.sym 19492 cam_fb.ram.0.0.0_RCLKE
.sym 19493 proc_we
.sym 19494 proc_img_addr[10]
.sym 19495 proc_img_addr[12]
.sym 19497 proc_fb.ram.0.4.0_WCLKE
.sym 19498 proc_fb.ram.0.2.0_RCLKE
.sym 19503 display_img_addr[6]
.sym 19504 capture_addr[5]
.sym 19505 proc_fb.ram.0.4.0_RCLKE
.sym 19506 capture_addr[3]
.sym 19507 proc_fb.ram.0.0.0_RCLKE
.sym 19508 capture_addr[4]
.sym 19509 cam_fb.ram.0.3.0_RCLKE
.sym 19511 cam_fb.ram.2.3.0_RDATA
.sym 19513 display_img_addr[2]
.sym 19518 capture.cnt_byte_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 19521 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I1
.sym 19533 proc_fb.ram.0.0.0_RCLKE
.sym 19547 proc_fb.ram.0.1.0_RCLKE
.sym 19586 proc_fb.ram.0.1.0_RCLKE
.sym 19607 proc_fb.ram.0.0.0_RCLKE
.sym 19612 clk50mhz_$glb_clk
.sym 19615 capture.cnt_byte_SB_DFFER_Q_E
.sym 19616 capture.pclk_rise_post_SB_LUT4_I1_O
.sym 19617 capture.cnt_byte_SB_LUT4_I2_O
.sym 19618 capture.blue_SB_DFFER_Q_E
.sym 19619 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I3_I2
.sym 19620 capture.href_rg3
.sym 19621 capture.pclk_rise_post
.sym 19631 capture_addr[8]
.sym 19632 proc_fb.ram.0.1.0_WCLKE
.sym 19633 display_img_addr[1]
.sym 19635 display_img_addr[4]
.sym 19646 capture.cnt_pxl_SB_DFFER_Q_8_D_SB_LUT4_O_I2
.sym 19648 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 19649 capture.cnt_byte_SB_DFFER_Q_E
.sym 19661 capture.vsync_3up
.sym 19673 capture.cnt_byte_SB_DFFER_Q_E
.sym 19683 capture.cnt_byte
.sym 19685 capture.href_rg3
.sym 19712 capture.vsync_3up
.sym 19713 capture.href_rg3
.sym 19715 capture.cnt_byte
.sym 19734 capture.cnt_byte_SB_DFFER_Q_E
.sym 19735 clk50mhz_$glb_clk
.sym 19736 rst$SB_IO_IN_$glb_sr
.sym 19737 capture.href_rg3_SB_LUT4_I2_O
.sym 19738 capture.cnt_byte_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 19739 capture.cnt_pxl_base[6]
.sym 19740 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 19741 capture.cnt_pxl_base[11]
.sym 19742 capture.cnt_pxl_base[5]
.sym 19743 capture.cnt_pxl_base[7]
.sym 19746 cam_fb.ram.0.0.0_WCLKE
.sym 19749 proc_fb.ram.0.3.0_WCLKE
.sym 19750 display_img_addr[0]
.sym 19751 display_img_addr[7]
.sym 19752 capture.cnt_byte_SB_LUT4_I2_O
.sym 19753 capture.pclk_rise
.sym 19754 display_img_addr[8]
.sym 19755 capture.vsync_3up
.sym 19756 display_img_addr[9]
.sym 19757 capture.vsync_3up
.sym 19758 display_img_addr[0]
.sym 19759 display_img_addr[6]
.sym 19763 capture_addr[7]
.sym 19765 capture_addr[0]
.sym 19768 capture.href_rg2
.sym 19770 capture.href_rg3_SB_LUT4_I2_O
.sym 19771 capture.href_rg2
.sym 19772 capture_addr[0]
.sym 19779 capture.cnt_pxl_base[3]
.sym 19781 capture.cnt_pxl_SB_DFFER_Q_9_D_SB_LUT4_O_I2
.sym 19783 capture.cnt_pxl_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 19784 capture.href_rg2
.sym 19785 capture.cnt_pxl_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 19787 capture.vsync_3up
.sym 19788 capture.cnt_pxl_SB_DFFER_Q_10_D_SB_LUT4_O_I2
.sym 19790 capture.cnt_pxl_base[2]
.sym 19792 capture.cnt_pxl_SB_DFFER_Q_6_D_SB_LUT4_O_I2
.sym 19796 capture.cnt_byte_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 19797 capture.href_rg2
.sym 19800 capture.cnt_pxl_SB_DFFER_Q_1_D_SB_LUT4_O_I2
.sym 19801 capture.cnt_pxl_SB_DFFER_Q_1_D_SB_LUT4_O_I3
.sym 19803 capture.cnt_pxl_SB_DFFER_Q_7_D_SB_LUT4_O_I3
.sym 19804 capture.cnt_pxl_SB_DFFER_Q_6_D_SB_LUT4_O_I3
.sym 19805 capture.cnt_pxl_SB_DFFER_Q_5_D_SB_LUT4_O_I3
.sym 19806 capture.cnt_pxl_SB_DFFER_Q_8_D_SB_LUT4_O_I2
.sym 19808 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 19811 capture.vsync_3up
.sym 19812 capture.cnt_pxl_SB_DFFER_Q_6_D_SB_LUT4_O_I3
.sym 19813 capture.href_rg2
.sym 19814 capture.cnt_pxl_SB_DFFER_Q_6_D_SB_LUT4_O_I2
.sym 19823 capture.href_rg2
.sym 19824 capture.cnt_pxl_base[2]
.sym 19825 capture.vsync_3up
.sym 19826 capture.cnt_pxl_SB_DFFER_Q_10_D_SB_LUT4_O_I2
.sym 19829 capture.cnt_pxl_SB_DFFER_Q_9_D_SB_LUT4_O_I2
.sym 19830 capture.href_rg2
.sym 19831 capture.cnt_pxl_base[3]
.sym 19832 capture.vsync_3up
.sym 19835 capture.vsync_3up
.sym 19836 capture.cnt_pxl_SB_DFFER_Q_1_D_SB_LUT4_O_I3
.sym 19837 capture.cnt_pxl_SB_DFFER_Q_1_D_SB_LUT4_O_I2
.sym 19838 capture.href_rg2
.sym 19841 capture.href_rg2
.sym 19842 capture.vsync_3up
.sym 19843 capture.cnt_pxl_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 19844 capture.cnt_pxl_SB_DFFER_Q_5_D_SB_LUT4_O_I3
.sym 19847 capture.cnt_pxl_SB_DFFER_Q_7_D_SB_LUT4_O_I3
.sym 19848 capture.cnt_pxl_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 19849 capture.vsync_3up
.sym 19850 capture.href_rg2
.sym 19853 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 19854 capture.vsync_3up
.sym 19855 capture.cnt_pxl_SB_DFFER_Q_8_D_SB_LUT4_O_I2
.sym 19856 capture.href_rg2
.sym 19857 capture.cnt_byte_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 19858 clk50mhz_$glb_clk
.sym 19859 rst$SB_IO_IN_$glb_sr
.sym 19861 capture.cnt_pxl_SB_DFFER_Q_7_D_SB_LUT4_O_I3
.sym 19862 capture.cnt_pxl_SB_DFFER_Q_6_D_SB_LUT4_O_I3
.sym 19863 capture.cnt_pxl_SB_DFFER_Q_5_D_SB_LUT4_O_I3
.sym 19864 capture.cnt_pxl_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 19865 capture.cnt_pxl_SB_DFFER_Q_3_D_SB_LUT4_O_I3
.sym 19866 capture.cnt_pxl_SB_DFFER_Q_2_D_SB_LUT4_O_I3
.sym 19867 capture.cnt_pxl_SB_DFFER_Q_1_D_SB_LUT4_O_I3
.sym 19872 capture_addr[6]
.sym 19873 proc_img_addr[3]
.sym 19877 proc_fb.ram.0.3.0_RCLKE
.sym 19878 capture_addr[2]
.sym 19879 capture.vsync_3up
.sym 19880 capture_addr[3]
.sym 19882 capture_addr[11]
.sym 19883 capture.vsync_3up
.sym 19885 capture_addr[1]
.sym 19887 capture_addr[10]
.sym 19889 capture_addr[11]
.sym 19903 capture_addr[2]
.sym 19907 capture_addr[5]
.sym 19909 capture_addr[6]
.sym 19912 capture_addr[3]
.sym 19914 capture_addr[7]
.sym 19915 capture_addr[1]
.sym 19916 capture_addr[4]
.sym 19925 capture_addr[0]
.sym 19932 capture_addr[0]
.sym 19933 $nextpnr_ICESTORM_LC_1$O
.sym 19935 capture_addr[0]
.sym 19939 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 19942 capture_addr[1]
.sym 19943 capture_addr[0]
.sym 19945 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 19948 capture_addr[2]
.sym 19949 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 19951 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 19953 capture_addr[3]
.sym 19955 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 19957 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 19960 capture_addr[4]
.sym 19961 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 19963 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 19965 capture_addr[5]
.sym 19967 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 19969 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 19971 capture_addr[6]
.sym 19973 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 19975 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 19977 capture_addr[7]
.sym 19979 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 19983 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 19986 capture.cnt_pxl_base[8]
.sym 19988 capture.cnt_pxl_base[10]
.sym 19989 capture.cnt_pxl_base[9]
.sym 19990 capture.cnt_pxl_base[12]
.sym 19992 capture_data[10]
.sym 20019 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 20024 capture.cnt_pxl_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 20026 capture.cnt_pxl_SB_DFFER_Q_2_D_SB_LUT4_O_I2
.sym 20028 capture.cnt_pxl_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 20029 capture_addr[8]
.sym 20030 capture.cnt_pxl_SB_DFFER_Q_2_D_SB_LUT4_O_I3
.sym 20031 capture.vsync_3up
.sym 20033 capture.cnt_pxl_SB_DFFER_Q_11_D_SB_LUT4_O_I2
.sym 20036 capture_addr[12]
.sym 20037 capture.cnt_pxl_base[1]
.sym 20038 capture_addr[9]
.sym 20043 capture.href_rg2
.sym 20047 capture_addr[10]
.sym 20049 capture_addr[11]
.sym 20051 capture.cnt_byte_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 20056 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[9]
.sym 20058 capture_addr[8]
.sym 20060 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 20062 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[10]
.sym 20065 capture_addr[9]
.sym 20066 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[9]
.sym 20068 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[11]
.sym 20070 capture_addr[10]
.sym 20072 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[10]
.sym 20074 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[12]
.sym 20076 capture_addr[11]
.sym 20078 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[11]
.sym 20082 capture_addr[12]
.sym 20084 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[12]
.sym 20087 capture.href_rg2
.sym 20088 capture.cnt_pxl_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 20089 capture.vsync_3up
.sym 20090 capture.cnt_pxl_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 20093 capture.cnt_pxl_base[1]
.sym 20094 capture.vsync_3up
.sym 20095 capture.cnt_pxl_SB_DFFER_Q_11_D_SB_LUT4_O_I2
.sym 20096 capture.href_rg2
.sym 20099 capture.vsync_3up
.sym 20100 capture.cnt_pxl_SB_DFFER_Q_2_D_SB_LUT4_O_I2
.sym 20101 capture.href_rg2
.sym 20102 capture.cnt_pxl_SB_DFFER_Q_2_D_SB_LUT4_O_I3
.sym 20103 capture.cnt_byte_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 20104 clk50mhz_$glb_clk
.sym 20105 rst$SB_IO_IN_$glb_sr
.sym 20114 capture_data[11]
.sym 20122 capture.cnt_pxl_SB_DFFER_Q_3_D_SB_LUT4_O_I2
.sym 20126 capture_addr[9]
.sym 20128 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2
.sym 20497 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I3
.sym 20498 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I2
.sym 20504 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I3
.sym 20508 camera_config_steps[0]
.sym 20516 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I3
.sym 20523 camera_config_steps[1]
.sym 20539 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I2
.sym 20540 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I3
.sym 20541 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I3
.sym 20551 camera_config_steps[1]
.sym 20552 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I3
.sym 20554 camera_config_steps[0]
.sym 20587 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 20596 display_img_addr[1]
.sym 20597 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I3
.sym 20632 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1
.sym 20638 led[5]$SB_IO_OUT
.sym 20641 controller.i_regs.reg_rgb444_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 20642 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 20643 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I3
.sym 20644 camera_config_steps[1]
.sym 20645 camera_config_steps[3]
.sym 20648 camera_config_steps[0]
.sym 20661 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I2
.sym 20662 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 20665 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I1
.sym 20667 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I0_SB_LUT4_O_I2
.sym 20669 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I0_SB_LUT4_O_I3
.sym 20670 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1
.sym 20672 controller.i_regs.reg_rgb444_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 20674 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I3
.sym 20675 camera_config_steps[2]
.sym 20676 camera_config_steps[3]
.sym 20682 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I0
.sym 20684 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I3
.sym 20685 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I0
.sym 20686 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I3
.sym 20687 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I3
.sym 20688 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 20691 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I3
.sym 20693 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I0
.sym 20697 controller.i_regs.reg_rgb444_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 20698 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 20699 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I3
.sym 20702 camera_config_steps[2]
.sym 20703 camera_config_steps[3]
.sym 20709 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1
.sym 20711 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I3
.sym 20714 camera_config_steps[2]
.sym 20717 camera_config_steps[3]
.sym 20720 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I1
.sym 20721 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I0
.sym 20722 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I3
.sym 20723 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I2
.sym 20727 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I0_SB_LUT4_O_I3
.sym 20729 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I0_SB_LUT4_O_I2
.sym 20732 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I3
.sym 20735 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 20741 camera_config_steps[2]
.sym 20742 camera_config_steps[3]
.sym 20743 camera_config_steps[4]
.sym 20744 camera_config_steps[5]
.sym 20745 led[4]$SB_IO_OUT
.sym 20746 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 20756 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 20763 led_SB_LUT4_O_I1
.sym 20764 camera_config_steps[4]
.sym 20765 camera_config_steps[0]
.sym 20766 camera_config_steps[5]
.sym 20768 led[5]$SB_IO_OUT
.sym 20769 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 20770 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 20771 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 20774 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I2
.sym 20780 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I0
.sym 20782 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I3
.sym 20783 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2
.sym 20785 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I2
.sym 20786 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 20787 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I3
.sym 20788 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 20789 camera_config_steps[2]
.sym 20790 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I0
.sym 20791 controller.i_regs.reg_rgb444_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 20792 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I3
.sym 20794 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I0
.sym 20795 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I2
.sym 20797 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I2
.sym 20798 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1
.sym 20799 camera_config_steps[3]
.sym 20800 camera_config_steps[4]
.sym 20802 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 20803 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 20804 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I3
.sym 20806 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0
.sym 20807 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I2_SB_LUT4_O_I0
.sym 20808 camera_config_steps[1]
.sym 20809 camera_config_steps[5]
.sym 20811 camera_config_steps[0]
.sym 20813 camera_config_steps[0]
.sym 20814 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 20815 controller.i_regs.reg_rgb444_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 20816 camera_config_steps[1]
.sym 20819 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I0
.sym 20820 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I0
.sym 20821 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I2
.sym 20822 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I2_SB_LUT4_O_I0
.sym 20825 camera_config_steps[4]
.sym 20826 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I3
.sym 20827 camera_config_steps[5]
.sym 20828 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 20831 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I2
.sym 20832 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 20834 controller.i_regs.reg_rgb444_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 20837 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 20838 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2
.sym 20839 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1
.sym 20840 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0
.sym 20843 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I3
.sym 20844 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I2
.sym 20845 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I0
.sym 20846 camera_config_steps[0]
.sym 20849 camera_config_steps[0]
.sym 20850 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I3
.sym 20851 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I3
.sym 20852 camera_config_steps[1]
.sym 20855 camera_config_steps[3]
.sym 20856 camera_config_steps[0]
.sym 20857 camera_config_steps[1]
.sym 20858 camera_config_steps[2]
.sym 20860 clk50mhz_$glb_clk
.sym 20861 rst$SB_IO_IN_$glb_sr
.sym 20863 led[1]$SB_IO_OUT
.sym 20864 led[3]$SB_IO_OUT
.sym 20866 camera_config_steps[1]
.sym 20868 led[2]$SB_IO_OUT
.sym 20869 camera_config_steps[0]
.sym 20873 img_proc.colorpxls_rght[4]
.sym 20875 controller.i_sccb.clr_datarg
.sym 20884 centroid[4]
.sym 20885 camera_config_steps[2]
.sym 20887 camera_config_steps[1]
.sym 20891 controller.addr[2]
.sym 20894 proc_img_addr[1]
.sym 20903 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I0
.sym 20904 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1
.sym 20905 camera_config_steps[2]
.sym 20906 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2
.sym 20907 camera_config_steps[4]
.sym 20908 camera_config_steps[5]
.sym 20910 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I3
.sym 20912 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2
.sym 20913 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1
.sym 20914 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 20915 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I0
.sym 20916 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2
.sym 20917 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I2
.sym 20922 camera_config_steps[3]
.sym 20923 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I3
.sym 20929 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I3
.sym 20932 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2_SB_LUT4_O_I3
.sym 20934 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1
.sym 20936 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2
.sym 20937 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I3
.sym 20938 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1
.sym 20939 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I0
.sym 20942 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I3
.sym 20943 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2_SB_LUT4_O_I3
.sym 20944 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I2
.sym 20945 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I3
.sym 20948 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 20949 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1
.sym 20950 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2
.sym 20956 camera_config_steps[3]
.sym 20957 camera_config_steps[2]
.sym 20960 camera_config_steps[4]
.sym 20961 camera_config_steps[5]
.sym 20967 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I3
.sym 20968 camera_config_steps[3]
.sym 20972 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I0
.sym 20973 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2
.sym 20974 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 20975 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1
.sym 20978 camera_config_steps[5]
.sym 20981 camera_config_steps[4]
.sym 20983 clk50mhz_$glb_clk
.sym 20984 rst$SB_IO_IN_$glb_sr
.sym 20985 led[0]$SB_IO_OUT
.sym 20987 led[5]$SB_IO_OUT
.sym 20991 centroid[1]
.sym 20995 img_proc.colorpxls_rght[5]
.sym 21001 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 21002 camera_config_steps[0]
.sym 21006 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 21009 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 21026 controller.i_sccb.clr_datarg
.sym 21027 controller.i_sccb.send_rg[11]
.sym 21028 controller.addr[4]
.sym 21031 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2_SB_LUT4_O_I3
.sym 21032 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I3
.sym 21034 controller.addr[5]
.sym 21035 controller.addr[7]
.sym 21036 controller.addr[3]
.sym 21038 camera_config_steps[1]
.sym 21039 controller.i_sccb.send_rg[10]
.sym 21040 controller.addr[6]
.sym 21041 camera_config_steps[0]
.sym 21043 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 21048 controller.i_sccb.send_rg[13]
.sym 21049 controller.i_sccb.send_rg[9]
.sym 21051 controller.addr[2]
.sym 21057 controller.i_sccb.send_rg[12]
.sym 21059 controller.addr[4]
.sym 21060 controller.addr[6]
.sym 21061 controller.addr[7]
.sym 21062 controller.addr[5]
.sym 21065 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 21066 controller.i_sccb.clr_datarg
.sym 21067 controller.addr[3]
.sym 21068 controller.i_sccb.send_rg[10]
.sym 21071 controller.i_sccb.clr_datarg
.sym 21072 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 21073 controller.i_sccb.send_rg[13]
.sym 21074 controller.addr[6]
.sym 21077 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2_SB_LUT4_O_I3
.sym 21078 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I3
.sym 21083 camera_config_steps[0]
.sym 21084 camera_config_steps[1]
.sym 21089 controller.i_sccb.send_rg[9]
.sym 21090 controller.i_sccb.clr_datarg
.sym 21091 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 21092 controller.addr[2]
.sym 21095 controller.i_sccb.clr_datarg
.sym 21096 controller.addr[5]
.sym 21097 controller.i_sccb.send_rg[12]
.sym 21098 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 21101 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 21102 controller.i_sccb.clr_datarg
.sym 21103 controller.i_sccb.send_rg[11]
.sym 21104 controller.addr[4]
.sym 21105 controller.i_sccb.send_data_SB_LUT4_I3_O_$glb_ce
.sym 21106 clk50mhz_$glb_clk
.sym 21107 rst$SB_IO_IN_$glb_sr
.sym 21119 img_proc.colorpxls_rght[6]
.sym 21126 $PACKER_VCC_NET
.sym 21132 centroid[5]
.sym 21135 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 21142 proc_img_addr[1]
.sym 21143 centroid[0]
.sym 21151 controller.i_sccb.clr_datarg
.sym 21159 controller.i_sccb.send_rg[14]
.sym 21166 controller.addr[7]
.sym 21169 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 21200 controller.i_sccb.send_rg[14]
.sym 21201 controller.i_sccb.clr_datarg
.sym 21202 controller.addr[7]
.sym 21203 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 21228 controller.i_sccb.send_data_SB_LUT4_I3_O_$glb_ce
.sym 21229 clk50mhz_$glb_clk
.sym 21230 rst$SB_IO_IN_$glb_sr
.sym 21241 img_proc.colorpxls_rght[7]
.sym 21251 controller.i_sccb.send_rg[15]
.sym 21380 capture_data[7]
.sym 21384 capture_data[6]
.sym 21386 proc_img_addr[1]
.sym 21486 capture_data[4]
.sym 21487 capture_data[4]
.sym 21508 capture.cnt_byte_SB_LUT4_I2_O
.sym 21509 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I1_SB_LUT4_O_I1
.sym 21541 capture.data_rg2[6]
.sym 21569 capture.data_rg2[6]
.sym 21598 clk50mhz_$glb_clk
.sym 21599 rst$SB_IO_IN_$glb_sr
.sym 21602 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I1_SB_LUT4_O_I1
.sym 21605 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 21606 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 21607 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 21612 img_proc.colorpxls_bin012[4]
.sym 21613 proc_fb.ram.0.4.0_RDATA
.sym 21616 img_proc.colorpxls_bin012[5]
.sym 21617 $PACKER_VCC_NET
.sym 21621 proc_fb.ram.0.4.0_RCLKE
.sym 21624 centroid[5]
.sym 21625 img_proc.colorpxls[8]
.sym 21626 img_proc.colorpxls[7]
.sym 21632 img_proc.colorpxls_rght[0]
.sym 21633 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 21652 capture.data_rg3[6]
.sym 21655 capture.data_rg3[7]
.sym 21664 capture.data_rg3[5]
.sym 21668 capture.cnt_byte_SB_LUT4_I2_O
.sym 21682 capture.data_rg3[7]
.sym 21695 capture.data_rg3[6]
.sym 21711 capture.data_rg3[5]
.sym 21720 capture.cnt_byte_SB_LUT4_I2_O
.sym 21721 clk50mhz_$glb_clk
.sym 21722 rst$SB_IO_IN_$glb_sr
.sym 21725 img_proc.colorpxls[2]
.sym 21726 img_proc.colorpxls[3]
.sym 21727 img_proc.colorpxls[4]
.sym 21728 img_proc.colorpxls[5]
.sym 21729 img_proc.colorpxls[6]
.sym 21730 img_proc.colorpxls[7]
.sym 21739 capture_data[7]
.sym 21743 capture_data[6]
.sym 21745 img_proc.colorpxls_bin012[8]
.sym 21748 img_proc.colorpxls_rght[1]
.sym 21749 img_proc.colorpxls_rght[5]
.sym 21750 img_proc.colorpxls[5]
.sym 21751 img_proc.colorpxls_rght[6]
.sym 21752 img_proc.colorpxls[6]
.sym 21754 img_proc.colorpxls_rght[9]
.sym 21755 img_proc.colorpxls[10]
.sym 21756 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 21757 img_proc.colorpxls[11]
.sym 21768 img_proc.colorpxls_rght[0]
.sym 21770 img_proc.colorpxls_rght[1]
.sym 21775 img_proc.colorpxls_rght_SB_DFFER_Q_E
.sym 21777 img_proc.colorpxls_rght[5]
.sym 21779 img_proc.colorpxls_rght[7]
.sym 21782 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 21783 img_proc.colorpxls_rght[3]
.sym 21785 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 21786 img_proc.colorpxls_rght[6]
.sym 21790 img_proc.colorpxls_rght[2]
.sym 21792 img_proc.colorpxls_rght[4]
.sym 21796 $nextpnr_ICESTORM_LC_18$O
.sym 21799 img_proc.colorpxls_rght[0]
.sym 21802 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 21804 img_proc.colorpxls_rght[1]
.sym 21808 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 21809 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 21810 img_proc.colorpxls_rght[2]
.sym 21812 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 21814 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 21815 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 21817 img_proc.colorpxls_rght[3]
.sym 21818 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 21820 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 21821 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 21822 img_proc.colorpxls_rght[4]
.sym 21824 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 21826 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 21827 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 21828 img_proc.colorpxls_rght[5]
.sym 21830 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 21832 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 21833 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 21835 img_proc.colorpxls_rght[6]
.sym 21836 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 21838 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 21839 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 21840 img_proc.colorpxls_rght[7]
.sym 21842 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 21843 img_proc.colorpxls_rght_SB_DFFER_Q_E
.sym 21844 clk50mhz_$glb_clk
.sym 21845 rst$SB_IO_IN_$glb_sr
.sym 21846 img_proc.colorpxls[8]
.sym 21847 img_proc.colorpxls[9]
.sym 21848 img_proc.colorpxls[10]
.sym 21849 img_proc.colorpxls[11]
.sym 21850 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 21851 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 21852 img_proc.colorpxls_rght_SB_DFFER_Q_E
.sym 21853 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 21858 proc_fb.ram.0.4.0_WCLKE
.sym 21859 img_proc.colorpxls[6]
.sym 21863 img_proc.colorpxls[7]
.sym 21866 img_proc.colorpxls_rght[3]
.sym 21870 img_proc.colorpxls[2]
.sym 21871 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 21872 img_proc.colorpxls[3]
.sym 21874 img_proc.colorpxls[4]
.sym 21876 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 21877 img_proc.colorpxls_rght[5]
.sym 21878 img_proc.colorpxls_rght[8]
.sym 21879 img_proc.colorpxls[8]
.sym 21880 img_proc.colorpxls[7]
.sym 21881 img_proc.colorpxls[9]
.sym 21882 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 21887 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 21891 img_proc.colorpxls_rght[4]
.sym 21893 img_proc.colorpxls_rght[1]
.sym 21894 img_proc.colorpxls_rght[7]
.sym 21895 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 21898 img_proc.colorpxls_rght_SB_DFFER_Q_E
.sym 21905 img_proc.colorpxls_rght[10]
.sym 21911 img_proc.colorpxls_rght[8]
.sym 21912 img_proc.colorpxls_rght[9]
.sym 21915 img_proc.colorpxls_rght[0]
.sym 21918 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 21919 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 21920 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 21921 img_proc.colorpxls_rght[8]
.sym 21923 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 21925 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[10]
.sym 21926 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 21927 img_proc.colorpxls_rght[9]
.sym 21929 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 21932 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 21934 img_proc.colorpxls_rght[10]
.sym 21935 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[10]
.sym 21941 img_proc.colorpxls_rght[4]
.sym 21944 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 21947 img_proc.colorpxls_rght[0]
.sym 21951 img_proc.colorpxls_rght[1]
.sym 21956 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 21957 img_proc.colorpxls_rght[0]
.sym 21958 img_proc.colorpxls_rght[1]
.sym 21962 img_proc.colorpxls_rght[7]
.sym 21966 img_proc.colorpxls_rght_SB_DFFER_Q_E
.sym 21967 clk50mhz_$glb_clk
.sym 21968 rst$SB_IO_IN_$glb_sr
.sym 21970 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_6_I1_SB_LUT4_O_I3
.sym 21971 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_LUT4_O_I2
.sym 21972 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 21973 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1_SB_LUT4_O_I3
.sym 21974 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 21975 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 21976 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_I1_SB_LUT4_O_I3
.sym 21977 orig_img_addr[8]
.sym 21980 orig_img_addr[8]
.sym 21981 img_proc.colorpxls_SB_DFFER_Q_E
.sym 21982 img_proc.colorpxls_rght_SB_DFFER_Q_E
.sym 21984 img_proc.colorpxls[11]
.sym 21985 img_proc.colorpxls_rght[9]
.sym 21987 img_proc.colorpxls_rght[10]
.sym 21988 img_proc.colorpxls[8]
.sym 21989 img_proc.colorpxls_SB_DFFER_Q_E
.sym 21990 img_proc.colorpxls[9]
.sym 21991 img_proc.colorpxls_left[8]
.sym 21993 img_proc.colorpxls[10]
.sym 21995 img_proc.colorpxls[11]
.sym 21996 proc_img_pxl[7]
.sym 21997 img_proc.colorpxls_left[3]
.sym 21998 img_proc.colorpxls[5]
.sym 21999 img_proc.colorpxls_left[6]
.sym 22000 capture.cnt_byte_SB_LUT4_I2_O
.sym 22001 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I1_SB_LUT4_O_I1
.sym 22004 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_6_I1_SB_LUT4_O_I3
.sym 22010 img_proc.colorpxls[8]
.sym 22014 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 22015 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_6_I1
.sym 22016 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 22017 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 22018 img_proc.colorpxls[1]
.sym 22020 img_proc.colorpxls[5]
.sym 22021 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 22022 img_proc.colorpxls[6]
.sym 22023 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 22025 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 22030 img_proc.colorpxls[2]
.sym 22032 img_proc.colorpxls[3]
.sym 22034 img_proc.colorpxls[4]
.sym 22036 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 22040 img_proc.colorpxls[7]
.sym 22042 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[1]
.sym 22044 img_proc.colorpxls[1]
.sym 22045 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 22048 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[2]
.sym 22050 img_proc.colorpxls[2]
.sym 22051 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_6_I1
.sym 22054 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[3]
.sym 22056 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 22057 img_proc.colorpxls[3]
.sym 22060 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[4]
.sym 22062 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 22063 img_proc.colorpxls[4]
.sym 22066 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[5]
.sym 22068 img_proc.colorpxls[5]
.sym 22069 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 22072 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[6]
.sym 22074 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 22075 img_proc.colorpxls[6]
.sym 22078 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[7]
.sym 22080 img_proc.colorpxls[7]
.sym 22081 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 22084 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[8]
.sym 22086 img_proc.colorpxls[8]
.sym 22087 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 22092 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I3
.sym 22093 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 22094 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O
.sym 22095 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 22096 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I1
.sym 22097 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 22098 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 22099 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 22100 orig_img_addr[2]
.sym 22101 orig_img_addr[9]
.sym 22102 orig_img_addr[9]
.sym 22103 orig_img_addr[2]
.sym 22104 img_proc.colorpxls[1]
.sym 22105 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 22115 img_proc.colorpxls_rght[10]
.sym 22116 centroid[5]
.sym 22117 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I1
.sym 22118 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 22119 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 22120 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1_SB_LUT4_O_I3
.sym 22121 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 22122 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 22123 img_proc.colorpxls[7]
.sym 22124 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 22125 img_proc.colorpxls[8]
.sym 22126 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_I1_SB_LUT4_O_I3
.sym 22127 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 22128 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[8]
.sym 22134 img_proc.centroid_tmp_SB_LUT4_O_2_I2
.sym 22135 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_LUT4_O_I2
.sym 22138 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 22141 img_proc.colorpxls_rght[0]
.sym 22142 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_LUT4_O_I3
.sym 22143 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_I2_I3_SB_CARRY_CO_I1
.sym 22146 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 22147 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 22151 img_proc.colorpxls[9]
.sym 22153 img_proc.colorpxls[10]
.sym 22155 img_proc.colorpxls[11]
.sym 22156 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 22161 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O
.sym 22165 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[9]
.sym 22167 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 22168 img_proc.colorpxls[9]
.sym 22171 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[10]
.sym 22173 img_proc.colorpxls[10]
.sym 22174 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 22177 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_I2_I3
.sym 22179 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_I2_I3_SB_CARRY_CO_I1
.sym 22180 img_proc.colorpxls[11]
.sym 22186 img_proc.centroid_tmp_SB_LUT4_O_2_I2
.sym 22187 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_I2_I3
.sym 22190 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_LUT4_O_I2
.sym 22192 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_LUT4_O_I3
.sym 22193 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O
.sym 22196 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 22198 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O
.sym 22199 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 22202 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 22203 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 22204 img_proc.colorpxls[9]
.sym 22205 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O
.sym 22210 img_proc.colorpxls_rght[0]
.sym 22215 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1
.sym 22216 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_6_I1
.sym 22217 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I2_SB_LUT4_O_I2
.sym 22218 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 22219 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O
.sym 22220 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 22221 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 22222 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 22224 orig_img_addr[3]
.sym 22225 orig_img_addr[3]
.sym 22226 orig_img_addr[10]
.sym 22229 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_I2_I3_SB_CARRY_CO_I1
.sym 22240 img_proc.colorpxls[6]
.sym 22241 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 22242 img_proc.colorpxls[5]
.sym 22243 proc_fb.ram.0.1.0_RCLKE
.sym 22244 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_I3
.sym 22245 img_proc.colorpxls[6]
.sym 22246 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 22247 img_proc.colorpxls[10]
.sym 22248 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 22249 img_proc.colorpxls[11]
.sym 22250 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_6_I1
.sym 22256 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 22258 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 22260 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 22261 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 22262 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 22264 img_proc.colorpxls_rght[3]
.sym 22265 img_proc.colorpxls_rght[1]
.sym 22266 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 22268 img_proc.colorpxls_rght[2]
.sym 22269 img_proc.colorpxls_rght[0]
.sym 22270 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_6_I1
.sym 22272 img_proc.colorpxls_rght[4]
.sym 22278 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 22282 img_proc.colorpxls_rght[5]
.sym 22284 img_proc.colorpxls_rght[6]
.sym 22286 img_proc.colorpxls_rght[7]
.sym 22288 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
.sym 22290 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 22291 img_proc.colorpxls_rght[0]
.sym 22294 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[2]
.sym 22296 img_proc.colorpxls_rght[1]
.sym 22297 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_6_I1
.sym 22298 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
.sym 22300 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[3]
.sym 22302 img_proc.colorpxls_rght[2]
.sym 22303 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 22304 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[2]
.sym 22306 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[4]
.sym 22308 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 22309 img_proc.colorpxls_rght[3]
.sym 22310 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[3]
.sym 22312 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[5]
.sym 22314 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 22315 img_proc.colorpxls_rght[4]
.sym 22316 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[4]
.sym 22318 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[6]
.sym 22320 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 22321 img_proc.colorpxls_rght[5]
.sym 22322 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[5]
.sym 22324 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[7]
.sym 22326 img_proc.colorpxls_rght[6]
.sym 22327 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 22328 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[6]
.sym 22330 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[8]
.sym 22332 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 22333 img_proc.colorpxls_rght[7]
.sym 22334 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[7]
.sym 22346 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 22347 cam_fb.ram.0.0.0_RCLKE
.sym 22348 cam_fb.ram.0.0.0_RCLKE
.sym 22349 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 22350 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 22354 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 22357 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1
.sym 22360 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 22361 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I2_SB_LUT4_O_I2
.sym 22362 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I2_SB_LUT4_O_I2
.sym 22363 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 22364 img_proc.centroid_tmp_SB_LUT4_O_5_I2
.sym 22366 img_proc.colorpxls[4]
.sym 22367 img_proc.colorpxls[8]
.sym 22368 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 22369 img_proc.colorpxls[9]
.sym 22370 img_proc.centroid_tmp_SB_LUT4_O_5_I2
.sym 22371 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 22372 img_proc.colorpxls[7]
.sym 22374 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[8]
.sym 22379 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 22382 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 22383 img_proc.colorpxls_rght[10]
.sym 22384 img_proc.colorpxls_rght[8]
.sym 22385 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 22386 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 22387 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1
.sym 22388 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_6_I1
.sym 22389 img_proc.colorpxls_rght[9]
.sym 22390 img_proc.colorpxls[11]
.sym 22391 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O
.sym 22392 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 22394 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_I1_SB_LUT4_O_I2
.sym 22395 img_proc.colorpxls[8]
.sym 22398 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_I1
.sym 22402 img_proc.colorpxls[5]
.sym 22404 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_I3
.sym 22405 img_proc.colorpxls[6]
.sym 22406 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 22408 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 22409 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_I1_SB_LUT4_O_I3
.sym 22411 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[9]
.sym 22413 img_proc.colorpxls_rght[8]
.sym 22414 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 22415 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[8]
.sym 22417 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[10]
.sym 22419 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 22420 img_proc.colorpxls_rght[9]
.sym 22421 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[9]
.sym 22424 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 22426 img_proc.colorpxls_rght[10]
.sym 22427 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[10]
.sym 22430 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_I1_SB_LUT4_O_I3
.sym 22431 img_proc.colorpxls[11]
.sym 22432 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O
.sym 22433 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_I1_SB_LUT4_O_I2
.sym 22436 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_6_I1
.sym 22437 img_proc.colorpxls[5]
.sym 22438 img_proc.colorpxls[8]
.sym 22439 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 22442 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1
.sym 22443 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 22444 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 22448 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_I1_SB_LUT4_O_I2
.sym 22449 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O
.sym 22451 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_I1_SB_LUT4_O_I3
.sym 22454 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_I1
.sym 22455 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_I3
.sym 22456 img_proc.colorpxls[6]
.sym 22457 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 22464 img_proc.centroid_tmp_SB_LUT4_O_4_I3
.sym 22465 centroid[2]
.sym 22466 img_proc.centroid_tmp_SB_LUT4_O_5_I1
.sym 22467 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 22468 centroid[3]
.sym 22473 img_proc.colorpxls_bin01[4]
.sym 22485 img_proc.centroid_tmp_SB_LUT4_O_7_I2
.sym 22487 capture.cnt_byte_SB_LUT4_I2_O
.sym 22488 proc_img_pxl[7]
.sym 22489 proc_img_pxl[7]
.sym 22491 img_proc.colorpxls[5]
.sym 22492 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 22494 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O
.sym 22495 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 22496 proc_fb.ram.1.4.0_RDATA_1
.sym 22508 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.sym 22509 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 22510 img_proc.colorpxls[6]
.sym 22512 img_proc.colorpxls[5]
.sym 22515 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_I3
.sym 22516 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 22517 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_7_I1
.sym 22519 img_proc.colorpxls[10]
.sym 22520 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_6_I1
.sym 22521 img_proc.colorpxls[11]
.sym 22522 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I2_SB_LUT4_O_I2
.sym 22524 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 22526 img_proc.colorpxls[4]
.sym 22527 img_proc.colorpxls[8]
.sym 22529 img_proc.colorpxls[9]
.sym 22532 img_proc.colorpxls[7]
.sym 22534 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO[1]
.sym 22536 img_proc.colorpxls[4]
.sym 22537 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_7_I1
.sym 22540 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO[2]
.sym 22542 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_6_I1
.sym 22543 img_proc.colorpxls[5]
.sym 22546 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO[3]
.sym 22548 img_proc.colorpxls[6]
.sym 22549 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_I3
.sym 22552 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO[4]
.sym 22554 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I2_SB_LUT4_O_I2
.sym 22555 img_proc.colorpxls[7]
.sym 22558 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO[5]
.sym 22560 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 22561 img_proc.colorpxls[8]
.sym 22564 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO[6]
.sym 22566 img_proc.colorpxls[9]
.sym 22567 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 22570 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO[7]
.sym 22572 img_proc.colorpxls[10]
.sym 22573 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 22576 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO[8]
.sym 22578 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.sym 22579 img_proc.colorpxls[11]
.sym 22592 controller.i_sccb.send_data_SB_LUT4_I3_O
.sym 22596 img_proc.colorpxls_bin01[0]
.sym 22601 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 22602 img_proc.colorpxls_bin01[1]
.sym 22607 img_proc.centroid_tmp_SB_LUT4_O_7_I1
.sym 22608 centroid[5]
.sym 22609 img_proc.histogram[0][6]
.sym 22610 img_proc.centroid_tmp_SB_LUT4_O_7_I2_SB_LUT4_O_I2
.sym 22611 img_proc.colorpxls[7]
.sym 22612 img_proc.colorpxls[11]
.sym 22613 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 22614 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 22615 img_proc.colorpxls[7]
.sym 22616 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 22618 proc_fb.ram.0.4.0_WCLKE
.sym 22620 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO[8]
.sym 22628 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I1
.sym 22629 img_proc.centroid_tmp_SB_LUT4_O_I0
.sym 22631 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I2
.sym 22632 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2
.sym 22633 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1
.sym 22634 img_proc.centroid_tmp_SB_LUT4_O_2_I2
.sym 22636 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 22639 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 22640 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 22644 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO
.sym 22645 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I3
.sym 22646 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 22647 img_proc.centroid_tmp_SB_LUT4_O_2_I1
.sym 22652 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 22654 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O
.sym 22657 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO[9]
.sym 22659 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1
.sym 22663 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO[10]
.sym 22665 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 22669 $nextpnr_ICESTORM_LC_29$I3
.sym 22672 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 22679 $nextpnr_ICESTORM_LC_29$I3
.sym 22682 img_proc.centroid_tmp_SB_LUT4_O_2_I1
.sym 22683 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 22684 img_proc.centroid_tmp_SB_LUT4_O_2_I2
.sym 22688 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 22689 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I3
.sym 22690 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO
.sym 22691 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I2
.sym 22694 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O
.sym 22695 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I1
.sym 22696 img_proc.centroid_tmp_SB_LUT4_O_I0
.sym 22700 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I1
.sym 22701 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O
.sym 22702 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2
.sym 22703 img_proc.centroid_tmp_SB_LUT4_O_I0
.sym 22704 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 22705 clk50mhz_$glb_clk
.sym 22706 rst$SB_IO_IN_$glb_sr
.sym 22710 img_proc.centroid_tmp_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 22711 img_proc.centroid_tmp_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 22712 img_proc.colorpxls_bin67[0]
.sym 22713 img_proc.colorpxls_bin67[1]
.sym 22714 img_proc.centroid_tmp_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 22717 orig_img_addr[7]
.sym 22719 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 22720 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 22721 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 22723 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 22725 img_proc.centroid_tmp_SB_LUT4_O_I0
.sym 22732 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 22734 proc_fb.ram.0.1.0_RCLKE
.sym 22735 cam_fb.ram.1.1.0_RDATA
.sym 22737 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 22738 cam_fb.ram.1.0.0_RDATA
.sym 22739 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 22740 img_proc.colorpxls[6]
.sym 22741 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 22748 img_proc.colorpxls[8]
.sym 22749 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I2_SB_LUT4_O_I2
.sym 22750 img_proc.centroid_tmp_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 22755 img_proc.centroid_tmp_SB_LUT4_O_1_I1_SB_LUT4_O_I3
.sym 22759 capture.cnt_byte_SB_LUT4_I2_O
.sym 22761 img_proc.centroid_tmp_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 22762 img_proc.colorpxls_bin67[7]
.sym 22763 img_proc.colorpxls[5]
.sym 22765 $PACKER_GND_NET
.sym 22767 img_proc.centroid_tmp_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 22768 img_proc.centroid_tmp_SB_LUT4_O_7_I2_SB_LUT4_O_I3
.sym 22770 img_proc.centroid_tmp_SB_LUT4_O_7_I2_SB_LUT4_O_I2
.sym 22771 img_proc.centroid_tmp_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 22775 img_proc.colorpxls[7]
.sym 22776 img_proc.centroid_tmp_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 22778 img_proc.centroid_tmp_SB_LUT4_O_7_I2_SB_LUT4_O_I1
.sym 22779 img_proc.centroid_tmp_SB_LUT4_O_I2
.sym 22781 img_proc.centroid_tmp_SB_LUT4_O_7_I2_SB_LUT4_O_I3
.sym 22782 img_proc.centroid_tmp_SB_LUT4_O_7_I2_SB_LUT4_O_I1
.sym 22783 img_proc.centroid_tmp_SB_LUT4_O_7_I2_SB_LUT4_O_I2
.sym 22787 $PACKER_GND_NET
.sym 22794 img_proc.colorpxls_bin67[7]
.sym 22795 img_proc.colorpxls[8]
.sym 22796 img_proc.centroid_tmp_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 22801 img_proc.centroid_tmp_SB_LUT4_O_1_I1_SB_LUT4_O_I3
.sym 22802 img_proc.centroid_tmp_SB_LUT4_O_I2
.sym 22805 img_proc.centroid_tmp_SB_LUT4_O_I2
.sym 22808 img_proc.centroid_tmp_SB_LUT4_O_1_I1_SB_LUT4_O_I3
.sym 22814 img_proc.colorpxls[5]
.sym 22818 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I2_SB_LUT4_O_I2
.sym 22819 img_proc.colorpxls[7]
.sym 22823 img_proc.centroid_tmp_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 22824 img_proc.centroid_tmp_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 22825 img_proc.centroid_tmp_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 22826 img_proc.centroid_tmp_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 22827 capture.cnt_byte_SB_LUT4_I2_O
.sym 22828 clk50mhz_$glb_clk
.sym 22829 rst$SB_IO_IN_$glb_sr
.sym 22830 img_proc.centroid_tmp_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 22831 cam_fb.ram.1.0.0_RDATA_SB_LUT4_I0_O
.sym 22832 img_proc.centroid_tmp_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 22833 img_proc.centroid_tmp_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 22834 img_proc.centroid_tmp_SB_LUT4_O_7_I2_SB_LUT4_O_I3
.sym 22835 cam_fb.ram.0.0.0_RDATA_SB_LUT4_I0_O
.sym 22836 img_proc.centroid_tmp_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 22837 cam_fb.ram.1.1.0_RDATA_SB_LUT4_I0_O
.sym 22841 cam_fb.ram.0.2.0_RCLKE
.sym 22844 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 22846 capture_data[4]
.sym 22852 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O
.sym 22854 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 22855 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 22857 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I1
.sym 22862 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 22863 img_proc.colorpxls[4]
.sym 22864 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 22871 img_proc.histogram[0][5]
.sym 22872 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 22876 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 22877 img_proc.histogram[0][1]
.sym 22879 img_proc.histogram[0][6]
.sym 22880 img_proc.histogram[0][7]
.sym 22882 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 22883 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 22884 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 22885 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 22891 img_proc.histogram[0][2]
.sym 22892 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 22893 img_proc.histogram[0][0]
.sym 22894 img_proc.histogram[0][4]
.sym 22896 img_proc.histogram[0][3]
.sym 22901 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 22903 img_proc.centroid_tmp_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[1]
.sym 22905 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 22906 img_proc.histogram[0][0]
.sym 22909 img_proc.centroid_tmp_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[2]
.sym 22911 img_proc.histogram[0][1]
.sym 22912 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 22915 img_proc.centroid_tmp_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[3]
.sym 22917 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 22918 img_proc.histogram[0][2]
.sym 22921 img_proc.centroid_tmp_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[4]
.sym 22923 img_proc.histogram[0][3]
.sym 22924 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 22927 img_proc.centroid_tmp_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[5]
.sym 22929 img_proc.histogram[0][4]
.sym 22930 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 22933 img_proc.centroid_tmp_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[6]
.sym 22935 img_proc.histogram[0][5]
.sym 22936 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 22939 img_proc.centroid_tmp_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[7]
.sym 22941 img_proc.histogram[0][6]
.sym 22942 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 22945 img_proc.centroid_tmp_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 22947 img_proc.histogram[0][7]
.sym 22948 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 22953 img_proc.histogram[0]_SB_DFFER_Q_E
.sym 22954 img_proc.histogram[0][3]
.sym 22955 cam_fb.ram.0.1.0_RDATA_SB_LUT4_I0_O
.sym 22956 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 22957 img_proc.histogram[0][2]
.sym 22958 proc_img_pxl[7]
.sym 22959 img_proc.histogram[0][0]
.sym 22960 img_proc.histogram[0][4]
.sym 22965 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 22968 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 22970 cam_fb.ram.0.4.0_RCLKE
.sym 22971 cam_fb.ram.0.3.0_RDATA
.sym 22976 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 22979 capture.cnt_byte_SB_LUT4_I2_O
.sym 22980 proc_img_pxl[7]
.sym 22982 proc_fb.ram.0.2.0_RDATA_1
.sym 22984 img_proc.histogram[0][4]
.sym 22985 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I2
.sym 22986 capture_data[3]
.sym 22988 proc_fb.ram.1.4.0_RDATA_1
.sym 22989 img_proc.centroid_tmp_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 22994 cam_fb.ram.0.4.0_RDATA
.sym 22997 cam_fb.ram.1.4.0_RDATA
.sym 22998 img_proc.histogram[0][8]
.sym 22999 cam_fb.ram.0.0.0_RDATA_SB_LUT4_I0_O
.sym 23001 cam_fb.ram.1.1.0_RDATA_SB_LUT4_I0_O
.sym 23003 cam_fb.ram.1.0.0_RDATA_SB_LUT4_I0_O
.sym 23005 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 23006 cam_fb.ram.0.2.0_RCLKE
.sym 23009 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 23011 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 23020 cam_fb.ram.0.1.0_RDATA_SB_LUT4_I0_O
.sym 23023 cam_fb.ram.0.0.0_RCLKE
.sym 23024 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 23026 img_proc.centroid_tmp_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[9]
.sym 23028 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 23029 img_proc.histogram[0][8]
.sym 23032 img_proc.centroid_tmp_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[10]
.sym 23034 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 23038 $nextpnr_ICESTORM_LC_32$I3
.sym 23040 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 23048 $nextpnr_ICESTORM_LC_32$I3
.sym 23051 cam_fb.ram.0.4.0_RDATA
.sym 23052 cam_fb.ram.0.1.0_RDATA_SB_LUT4_I0_O
.sym 23053 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 23054 cam_fb.ram.0.0.0_RDATA_SB_LUT4_I0_O
.sym 23057 cam_fb.ram.1.1.0_RDATA_SB_LUT4_I0_O
.sym 23058 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 23059 cam_fb.ram.1.4.0_RDATA
.sym 23060 cam_fb.ram.1.0.0_RDATA_SB_LUT4_I0_O
.sym 23065 cam_fb.ram.0.0.0_RCLKE
.sym 23069 cam_fb.ram.0.2.0_RCLKE
.sym 23074 clk50mhz_$glb_clk
.sym 23076 proc_fb.ram.0.0.0_RDATA_1_SB_LUT4_I0_O
.sym 23077 proc_fb.ram.0.1.0_RDATA_1_SB_LUT4_I3_O
.sym 23078 proc_fb.ram.1.0.0_RDATA_SB_LUT4_I0_O
.sym 23079 proc_fb.ram.1.1.0_RDATA_SB_LUT4_I0_O
.sym 23080 proc_fb.ram.0.0.0_RDATA_SB_LUT4_I0_O
.sym 23081 vga_green_2b_SB_LUT4_O_1_I3
.sym 23083 proc_img_addr[1]
.sym 23089 cam_fb.ram.0.1.0_RDATA
.sym 23091 cam_fb.ram.1.4.0_RDATA
.sym 23093 cam_fb.ram.0.1.0_RCLKE
.sym 23094 proc_fb.ram.0.4.0_RCLKE
.sym 23095 orig_img_addr[8]
.sym 23096 capture_data[3]
.sym 23097 orig_img_addr[5]
.sym 23098 orig_img_addr[0]
.sym 23099 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 23100 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 23101 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 23103 vga_green_2b_SB_LUT4_O_1_I3
.sym 23104 img_proc.histogram[0][2]
.sym 23106 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I2
.sym 23107 img_proc.col_rg[4]
.sym 23108 img_proc.histogram[0][0]
.sym 23109 proc_fb.ram.0.4.0_WCLKE
.sym 23111 orig_img_addr[3]
.sym 23118 rgbfilter[1]
.sym 23119 orig_img_addr[2]
.sym 23120 orig_img_addr[3]
.sym 23121 rgbfilter[0]
.sym 23122 orig_img_addr[4]
.sym 23123 img_proc.col_rg[4]
.sym 23124 orig_img_addr[1]
.sym 23127 capture.data_rg3[3]
.sym 23128 capture.blue_SB_DFFER_Q_E
.sym 23129 rgbfilter[2]
.sym 23130 orig_img_addr[5]
.sym 23131 orig_img_addr[6]
.sym 23132 orig_img_addr[7]
.sym 23133 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_I1
.sym 23134 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_I3
.sym 23135 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 23136 cam_fb.ram.0.4.0_RCLKE
.sym 23137 img_proc.col_rg[5]
.sym 23139 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_I3_SB_LUT4_O_I1
.sym 23140 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I0_SB_LUT4_O_I3
.sym 23141 orig_img_addr[8]
.sym 23145 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I2
.sym 23146 orig_img_addr[0]
.sym 23147 orig_img_addr[9]
.sym 23150 orig_img_addr[7]
.sym 23151 orig_img_addr[9]
.sym 23152 orig_img_addr[5]
.sym 23153 orig_img_addr[4]
.sym 23156 orig_img_addr[8]
.sym 23157 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_I3_SB_LUT4_O_I1
.sym 23158 orig_img_addr[6]
.sym 23165 capture.data_rg3[3]
.sym 23174 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_I1
.sym 23175 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_I3
.sym 23177 cam_fb.ram.0.4.0_RCLKE
.sym 23180 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I2
.sym 23181 img_proc.col_rg[4]
.sym 23182 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I0_SB_LUT4_O_I3
.sym 23183 img_proc.col_rg[5]
.sym 23186 orig_img_addr[0]
.sym 23187 orig_img_addr[3]
.sym 23188 orig_img_addr[2]
.sym 23189 orig_img_addr[1]
.sym 23192 rgbfilter[2]
.sym 23193 rgbfilter[0]
.sym 23194 rgbfilter[1]
.sym 23195 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 23196 capture.blue_SB_DFFER_Q_E
.sym 23197 clk50mhz_$glb_clk
.sym 23198 rst$SB_IO_IN_$glb_sr
.sym 23206 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I0_SB_LUT4_O_I3
.sym 23207 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 23211 capture.data_rg3[2]
.sym 23212 proc_fb.ram.1.1.0_RDATA
.sym 23214 proc_fb.ram.0.0.0_RDATA
.sym 23215 img_proc.centroid_tmp_SB_LUT4_O_I2
.sym 23216 proc_fb.ram.1.2.0_RDATA
.sym 23217 capture_data[3]
.sym 23218 orig_img_addr[4]
.sym 23219 capture_addr[7]
.sym 23220 proc_fb.ram.0.1.0_RDATA_1_SB_LUT4_I3_O
.sym 23223 img_proc.col_rg[5]
.sym 23227 orig_img_addr[6]
.sym 23228 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 23229 orig_img_addr[7]
.sym 23230 proc_fb.ram.0.1.0_RCLKE
.sym 23231 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_I1
.sym 23234 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O
.sym 23242 orig_img_addr[2]
.sym 23244 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 23246 orig_img_addr[6]
.sym 23252 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 23253 orig_img_addr[5]
.sym 23255 orig_img_addr[7]
.sym 23260 orig_img_addr[4]
.sym 23262 orig_img_addr[1]
.sym 23264 orig_img_addr[0]
.sym 23267 orig_img_addr[3]
.sym 23272 $nextpnr_ICESTORM_LC_10$O
.sym 23274 orig_img_addr[0]
.sym 23278 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 23280 orig_img_addr[1]
.sym 23284 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[3]
.sym 23285 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 23287 orig_img_addr[2]
.sym 23288 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 23290 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[4]
.sym 23291 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 23292 orig_img_addr[3]
.sym 23294 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[3]
.sym 23296 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[5]
.sym 23297 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 23299 orig_img_addr[4]
.sym 23300 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[4]
.sym 23302 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[6]
.sym 23303 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 23304 orig_img_addr[5]
.sym 23306 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[5]
.sym 23308 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[7]
.sym 23309 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 23311 orig_img_addr[6]
.sym 23312 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[6]
.sym 23314 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[8]
.sym 23315 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 23316 orig_img_addr[7]
.sym 23318 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[7]
.sym 23320 clk50mhz_$glb_clk
.sym 23321 rst$SB_IO_IN_$glb_sr
.sym 23322 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I0
.sym 23323 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 23324 img_proc.row_num_SB_DFFER_Q_E
.sym 23325 img_proc.col_rg[4]
.sym 23326 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 23327 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 23328 img_proc.col_rg[5]
.sym 23329 img_proc.col_inframe[3]
.sym 23330 orig_img_addr[4]
.sym 23334 vga_green_2b_SB_LUT4_O_I3
.sym 23335 capture.blue_SB_DFFER_Q_E
.sym 23336 orig_img_addr[5]
.sym 23337 orig_img_addr[1]
.sym 23338 capture.blue_SB_DFFER_Q_E
.sym 23339 capture_addr[1]
.sym 23340 orig_img_addr[2]
.sym 23342 orig_img_addr[3]
.sym 23344 capture_data[0]
.sym 23348 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 23349 orig_img_addr[1]
.sym 23351 orig_img_addr[4]
.sym 23352 img_proc.col_rg[3]
.sym 23353 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I1
.sym 23354 orig_img_addr[8]
.sym 23355 orig_img_addr[6]
.sym 23358 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[8]
.sym 23364 orig_img_addr[9]
.sym 23365 orig_img_addr[10]
.sym 23366 orig_img_addr[11]
.sym 23371 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 23379 orig_img_addr[8]
.sym 23381 img_proc.col[2]
.sym 23388 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 23390 img_proc.col[3]
.sym 23391 orig_img_addr[12]
.sym 23393 img_proc.col[6]
.sym 23395 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[9]
.sym 23396 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 23398 orig_img_addr[8]
.sym 23399 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[8]
.sym 23401 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[10]
.sym 23402 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 23404 orig_img_addr[9]
.sym 23405 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[9]
.sym 23407 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[11]
.sym 23408 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 23410 orig_img_addr[10]
.sym 23411 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[10]
.sym 23413 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[12]
.sym 23414 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 23416 orig_img_addr[11]
.sym 23417 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[11]
.sym 23420 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 23421 orig_img_addr[12]
.sym 23423 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[12]
.sym 23426 img_proc.col[6]
.sym 23432 img_proc.col[2]
.sym 23439 img_proc.col[3]
.sym 23443 clk50mhz_$glb_clk
.sym 23444 rst$SB_IO_IN_$glb_sr
.sym 23446 img_proc.col[1]
.sym 23447 img_proc.col[2]
.sym 23448 img_proc.col[3]
.sym 23449 img_proc.col[4]
.sym 23450 img_proc.col[5]
.sym 23451 img_proc.col[6]
.sym 23452 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I2
.sym 23457 orig_img_addr[8]
.sym 23458 display_img_addr[1]
.sym 23460 img_proc.col_rg[4]
.sym 23461 orig_img_addr[9]
.sym 23463 proc_img_pxl[9]
.sym 23464 cam_fb.ram.2.4.0_RDATA
.sym 23465 display_img_addr[1]
.sym 23467 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 23471 img_proc.col_rg[4]
.sym 23472 orig_img_addr[11]
.sym 23475 capture.cnt_byte_SB_LUT4_I2_O
.sym 23477 cam_fb.ram.2.2.0_RDATA
.sym 23480 img_proc.col[1]
.sym 23488 cam_fb.ram.2.2.0_RDATA
.sym 23489 cam_fb.ram.2.3.0_RDATA
.sym 23490 orig_img_addr[12]
.sym 23492 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 23493 proc_fb.ram.0.4.0_RDATA
.sym 23494 cam_fb.ram.2.1.0_RDATA
.sym 23495 cam_fb.ram.2.0.0_RDATA
.sym 23496 orig_img_addr[10]
.sym 23497 orig_img_addr[11]
.sym 23498 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 23501 orig_img_addr[1]
.sym 23503 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_I1
.sym 23505 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 23506 orig_img_addr[0]
.sym 23508 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 23513 img_proc.col[0]
.sym 23514 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 23519 cam_fb.ram.2.0.0_RDATA
.sym 23520 cam_fb.ram.2.3.0_RDATA
.sym 23521 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 23522 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 23525 cam_fb.ram.2.1.0_RDATA
.sym 23526 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 23527 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 23528 cam_fb.ram.2.2.0_RDATA
.sym 23532 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_I1
.sym 23534 proc_fb.ram.0.4.0_RDATA
.sym 23538 img_proc.col[0]
.sym 23543 orig_img_addr[0]
.sym 23555 orig_img_addr[11]
.sym 23557 orig_img_addr[12]
.sym 23558 orig_img_addr[10]
.sym 23562 orig_img_addr[1]
.sym 23563 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 23564 orig_img_addr[0]
.sym 23566 clk50mhz_$glb_clk
.sym 23567 rst$SB_IO_IN_$glb_sr
.sym 23573 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0
.sym 23574 proc_fb.ram.0.1.0_WCLKE
.sym 23575 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 23576 orig_img_addr[0]
.sym 23586 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 23590 orig_img_addr[0]
.sym 23591 cam_fb.ram.2.0.0_RDATA
.sym 23596 proc_fb.ram.0.4.0_WCLKE
.sym 23602 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I2
.sym 23603 orig_img_addr[3]
.sym 23609 proc_img_addr[11]
.sym 23612 proc_img_addr[10]
.sym 23617 orig_img_addr[12]
.sym 23619 proc_we
.sym 23625 orig_img_addr[10]
.sym 23629 proc_img_addr[12]
.sym 23631 $PACKER_VCC_NET
.sym 23632 orig_img_addr[11]
.sym 23636 proc_fb.ram.0.2.0_RCLKE
.sym 23645 orig_img_addr[11]
.sym 23648 orig_img_addr[12]
.sym 23649 orig_img_addr[10]
.sym 23650 orig_img_addr[11]
.sym 23656 $PACKER_VCC_NET
.sym 23661 orig_img_addr[10]
.sym 23667 orig_img_addr[12]
.sym 23678 proc_img_addr[11]
.sym 23679 proc_we
.sym 23680 proc_img_addr[12]
.sym 23681 proc_img_addr[10]
.sym 23687 proc_fb.ram.0.2.0_RCLKE
.sym 23689 clk50mhz_$glb_clk
.sym 23690 rst$SB_IO_IN_$glb_sr
.sym 23693 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_I3
.sym 23694 proc_fb.ram.0.2.0_WCLKE
.sym 23695 proc_fb.ram.0.3.0_WCLKE
.sym 23697 proc_fb.ram.0.0.0_WCLKE
.sym 23698 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I3
.sym 23707 cam_fb.ram.0.0.0_RCLKE
.sym 23715 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_I1
.sym 23720 proc_fb.ram.0.3.0_RCLKE
.sym 23725 proc_fb.ram.0.1.0_RCLKE
.sym 23736 capture.cnt_byte
.sym 23741 capture.vsync_3up
.sym 23746 capture.href_rg3
.sym 23747 capture.pclk_rise
.sym 23751 capture.href_rg2
.sym 23755 capture.pclk_rise_post
.sym 23759 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I3_I2
.sym 23772 capture.pclk_rise
.sym 23773 capture.href_rg3
.sym 23774 capture.vsync_3up
.sym 23778 capture.pclk_rise_post
.sym 23779 capture.cnt_byte
.sym 23780 capture.href_rg3
.sym 23784 capture.pclk_rise
.sym 23785 capture.href_rg3
.sym 23786 capture.cnt_byte
.sym 23789 capture.cnt_byte
.sym 23791 capture.pclk_rise
.sym 23792 capture.href_rg3
.sym 23798 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I3_I2
.sym 23802 capture.href_rg2
.sym 23810 capture.pclk_rise
.sym 23812 clk50mhz_$glb_clk
.sym 23813 rst$SB_IO_IN_$glb_sr
.sym 23818 capture_data[9]
.sym 23820 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_I1
.sym 23822 cam_fb.ram.0.2.0_WCLKE
.sym 23830 capture_addr[10]
.sym 23832 capture.pclk_rise_post_SB_LUT4_I1_O
.sym 23842 orig_img_addr[8]
.sym 23843 orig_img_addr[6]
.sym 23845 capture.vsync_3up
.sym 23846 capture.href_rg3_SB_LUT4_I2_O
.sym 23848 capture.cnt_byte_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 23855 capture.vsync_3up
.sym 23857 capture.href_rg3_SB_LUT4_I2_O
.sym 23858 capture.cnt_byte_SB_LUT4_I2_O
.sym 23861 capture.href_rg3
.sym 23863 capture.href_rg3_SB_LUT4_I2_O
.sym 23864 capture.cnt_pxl_SB_DFFER_Q_7_D_SB_LUT4_O_I3
.sym 23865 capture.cnt_pxl_SB_DFFER_Q_6_D_SB_LUT4_O_I3
.sym 23866 capture.cnt_pxl_SB_DFFER_Q_5_D_SB_LUT4_O_I3
.sym 23867 capture.vsync_3up
.sym 23870 capture.cnt_pxl_SB_DFFER_Q_1_D_SB_LUT4_O_I3
.sym 23877 capture.href_rg2
.sym 23882 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 23888 capture.href_rg3
.sym 23889 capture.vsync_3up
.sym 23890 capture.href_rg2
.sym 23894 capture.href_rg3_SB_LUT4_I2_O
.sym 23896 capture.cnt_byte_SB_LUT4_I2_O
.sym 23901 capture.cnt_pxl_SB_DFFER_Q_6_D_SB_LUT4_O_I3
.sym 23903 capture.vsync_3up
.sym 23907 capture.vsync_3up
.sym 23909 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 23912 capture.cnt_pxl_SB_DFFER_Q_1_D_SB_LUT4_O_I3
.sym 23914 capture.vsync_3up
.sym 23919 capture.vsync_3up
.sym 23921 capture.cnt_pxl_SB_DFFER_Q_7_D_SB_LUT4_O_I3
.sym 23924 capture.vsync_3up
.sym 23926 capture.cnt_pxl_SB_DFFER_Q_5_D_SB_LUT4_O_I3
.sym 23934 capture.href_rg3_SB_LUT4_I2_O
.sym 23935 clk50mhz_$glb_clk
.sym 23936 rst$SB_IO_IN_$glb_sr
.sym 23944 capture.cnt_pxl_base[0]
.sym 23949 proc_fb.ram.2.3.0_RDATA_1
.sym 23950 proc_img_pxl[8]
.sym 23958 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I1
.sym 23961 cam_fb.ram.2.2.0_RDATA
.sym 23980 capture.cnt_pxl_base[6]
.sym 23981 capture.cnt_pxl_base[8]
.sym 23982 capture.cnt_pxl_base[11]
.sym 23983 capture.cnt_pxl_base[10]
.sym 23984 capture.cnt_pxl_base[9]
.sym 23989 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 23990 $PACKER_VCC_NET
.sym 23991 capture.cnt_pxl_base[5]
.sym 23992 capture.cnt_pxl_base[7]
.sym 24010 $nextpnr_ICESTORM_LC_2$O
.sym 24013 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 24016 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 24018 capture.cnt_pxl_base[5]
.sym 24020 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 24022 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 24024 $PACKER_VCC_NET
.sym 24025 capture.cnt_pxl_base[6]
.sym 24026 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 24028 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 24031 capture.cnt_pxl_base[7]
.sym 24032 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 24034 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 24036 capture.cnt_pxl_base[8]
.sym 24038 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 24040 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 24042 capture.cnt_pxl_base[9]
.sym 24044 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 24046 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 24048 capture.cnt_pxl_base[10]
.sym 24050 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 24052 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[8]
.sym 24054 capture.cnt_pxl_base[11]
.sym 24056 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 24060 capture_addr[0]
.sym 24062 capture_addr[12]
.sym 24067 capture_addr[9]
.sym 24072 proc_fb.ram.2.4.0_RDATA_1_SB_LUT4_I3_O
.sym 24096 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[8]
.sym 24103 capture.href_rg3_SB_LUT4_I2_O
.sym 24107 capture.cnt_pxl_SB_DFFER_Q_2_D_SB_LUT4_O_I3
.sym 24113 capture.cnt_pxl_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 24114 capture.cnt_pxl_SB_DFFER_Q_3_D_SB_LUT4_O_I3
.sym 24115 capture.vsync_3up
.sym 24117 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 24124 capture.cnt_pxl_base[12]
.sym 24135 capture.cnt_pxl_base[12]
.sym 24137 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[8]
.sym 24152 capture.vsync_3up
.sym 24154 capture.cnt_pxl_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 24165 capture.cnt_pxl_SB_DFFER_Q_2_D_SB_LUT4_O_I3
.sym 24166 capture.vsync_3up
.sym 24172 capture.cnt_pxl_SB_DFFER_Q_3_D_SB_LUT4_O_I3
.sym 24173 capture.vsync_3up
.sym 24177 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 24178 capture.vsync_3up
.sym 24180 capture.href_rg3_SB_LUT4_I2_O
.sym 24181 clk50mhz_$glb_clk
.sym 24182 rst$SB_IO_IN_$glb_sr
.sym 24192 orig_img_addr[7]
.sym 24199 capture.href_rg3_SB_LUT4_I2_O
.sym 24200 capture_addr[9]
.sym 24202 capture_addr[0]
.sym 24203 capture.href_rg2
.sym 24314 cam_fb.ram.0.2.0_RCLKE
.sym 24507 led[5]$SB_IO_OUT
.sym 24525 led[5]$SB_IO_OUT
.sym 24534 led[3]$SB_IO_OUT
.sym 24552 centroid[3]
.sym 24660 display_img_addr[9]
.sym 24664 proc_fb.ram.0.3.0_RDATA
.sym 24695 proc_img_addr[8]
.sym 24712 led[4]$SB_IO_OUT
.sym 24716 led[3]$SB_IO_OUT
.sym 24744 camera_config_steps[2]
.sym 24745 camera_config_steps[3]
.sym 24810 camera_config_steps[3]
.sym 24811 camera_config_steps[2]
.sym 24821 proc_img_addr[9]
.sym 24839 proc_img_addr[1]
.sym 24840 led[0]$SB_IO_OUT
.sym 24841 led[2]$SB_IO_OUT
.sym 24843 camera_config_steps[0]
.sym 24862 centroid[4]
.sym 24864 camera_config_steps[0]
.sym 24868 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 24869 camera_config_steps[1]
.sym 24875 camera_config_steps[2]
.sym 24877 camera_config_steps[4]
.sym 24878 camera_config_steps[5]
.sym 24882 led_SB_LUT4_O_I1
.sym 24884 camera_config_steps[3]
.sym 24889 $nextpnr_ICESTORM_LC_4$O
.sym 24891 camera_config_steps[0]
.sym 24895 controller.i_regs.cnt_reg_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 24898 camera_config_steps[1]
.sym 24901 controller.i_regs.cnt_reg_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 24904 camera_config_steps[2]
.sym 24905 controller.i_regs.cnt_reg_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 24907 controller.i_regs.cnt_reg_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 24909 camera_config_steps[3]
.sym 24911 controller.i_regs.cnt_reg_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 24913 controller.i_regs.cnt_reg_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 24916 camera_config_steps[4]
.sym 24917 controller.i_regs.cnt_reg_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 24920 camera_config_steps[5]
.sym 24923 controller.i_regs.cnt_reg_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 24926 led_SB_LUT4_O_I1
.sym 24927 centroid[4]
.sym 24928 camera_config_steps[4]
.sym 24932 camera_config_steps[0]
.sym 24933 camera_config_steps[3]
.sym 24934 camera_config_steps[1]
.sym 24935 camera_config_steps[2]
.sym 24936 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 24937 clk50mhz_$glb_clk
.sym 24938 rst$SB_IO_IN_$glb_sr
.sym 24947 proc_fb.ram.0.0.0_RDATA_1
.sym 24950 proc_fb.ram.0.0.0_RDATA_1
.sym 24968 proc_img_addr[3]
.sym 24973 proc_img_addr[6]
.sym 24982 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 24983 camera_config_steps[3]
.sym 24984 camera_config_steps[1]
.sym 24986 centroid[1]
.sym 24990 camera_config_steps[2]
.sym 25002 centroid[2]
.sym 25003 camera_config_steps[0]
.sym 25004 led_SB_LUT4_O_I1
.sym 25005 centroid[3]
.sym 25020 camera_config_steps[1]
.sym 25021 led_SB_LUT4_O_I1
.sym 25022 centroid[1]
.sym 25026 led_SB_LUT4_O_I1
.sym 25027 centroid[3]
.sym 25028 camera_config_steps[3]
.sym 25038 camera_config_steps[0]
.sym 25039 camera_config_steps[1]
.sym 25050 led_SB_LUT4_O_I1
.sym 25051 centroid[2]
.sym 25052 camera_config_steps[2]
.sym 25055 camera_config_steps[0]
.sym 25059 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 25060 clk50mhz_$glb_clk
.sym 25061 rst$SB_IO_IN_$glb_sr
.sym 25072 img_proc.colorpxls[5]
.sym 25082 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 25088 centroid[2]
.sym 25103 led_SB_LUT4_O_I1
.sym 25113 camera_config_steps[5]
.sym 25118 camera_config_steps[0]
.sym 25125 centroid[1]
.sym 25126 centroid[0]
.sym 25131 centroid[5]
.sym 25136 led_SB_LUT4_O_I1
.sym 25137 centroid[0]
.sym 25138 camera_config_steps[0]
.sym 25149 camera_config_steps[5]
.sym 25150 led_SB_LUT4_O_I1
.sym 25151 centroid[5]
.sym 25174 centroid[1]
.sym 25188 proc_fb.ram.1.3.0_RDATA
.sym 25192 proc_img_pxl[7]
.sym 25195 proc_img_addr[1]
.sym 25196 img_proc.colorpxls[6]
.sym 25203 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 25209 proc_img_addr[6]
.sym 25216 proc_img_addr[8]
.sym 25219 proc_img_addr[1]
.sym 25220 proc_img_addr[3]
.sym 25308 proc_img_addr[9]
.sym 25312 proc_img_addr[9]
.sym 25319 centroid[0]
.sym 25325 capture_data[7]
.sym 25329 capture_data[6]
.sym 25331 proc_img_addr[1]
.sym 25342 proc_img_pxl[7]
.sym 25432 proc_img_addr[6]
.sym 25442 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 25453 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 25456 proc_img_addr[8]
.sym 25461 img_proc.colorpxls_left[1]
.sym 25464 proc_img_addr[3]
.sym 25465 proc_img_addr[6]
.sym 25556 img_proc.colorpxls_bin012[2]
.sym 25557 img_proc.colorpxls_bin012[3]
.sym 25558 img_proc.colorpxls_bin012[4]
.sym 25559 img_proc.colorpxls_bin012[5]
.sym 25560 img_proc.colorpxls_bin012[6]
.sym 25561 img_proc.colorpxls_bin012[7]
.sym 25565 img_proc.colorpxls[8]
.sym 25569 proc_img_addr[1]
.sym 25584 centroid[2]
.sym 25586 proc_fb.ram.1.0.0_RDATA
.sym 25677 img_proc.colorpxls_bin012[8]
.sym 25678 img_proc.colorpxls_bin012[9]
.sym 25679 img_proc.colorpxls_bin012[10]
.sym 25680 img_proc.colorpxls_bin012_SB_DFFER_Q_E
.sym 25682 proc_img_addr[9]
.sym 25683 img_proc.colorpxls_bin012[0]
.sym 25684 img_proc.colorpxls_bin012[1]
.sym 25687 img_proc.colorpxls[9]
.sym 25688 img_proc.colorpxls[2]
.sym 25690 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 25692 img_proc.colorpxls_bin012[3]
.sym 25696 $PACKER_VCC_NET
.sym 25700 img_proc.colorpxls_bin012[2]
.sym 25703 img_proc.colorpxls_left[7]
.sym 25708 img_proc.colorpxls_left_SB_DFFER_Q_E
.sym 25709 img_proc.colorpxls_left[2]
.sym 25711 proc_img_addr[1]
.sym 25712 proc_img_addr[8]
.sym 25724 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 25725 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 25733 img_proc.colorpxls_left[1]
.sym 25735 img_proc.colorpxls_rght[0]
.sym 25736 img_proc.colorpxls_rght[2]
.sym 25737 img_proc.colorpxls_left[3]
.sym 25738 img_proc.colorpxls_rght[4]
.sym 25739 img_proc.colorpxls_rght[1]
.sym 25741 img_proc.colorpxls_rght[7]
.sym 25742 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 25743 img_proc.colorpxls_left[0]
.sym 25744 img_proc.colorpxls_left[2]
.sym 25745 img_proc.colorpxls_rght[3]
.sym 25746 img_proc.colorpxls_left[4]
.sym 25747 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 25749 img_proc.colorpxls_left[7]
.sym 25763 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 25764 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 25765 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 25766 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 25781 img_proc.colorpxls_rght[1]
.sym 25782 img_proc.colorpxls_rght[3]
.sym 25783 img_proc.colorpxls_left[3]
.sym 25784 img_proc.colorpxls_left[1]
.sym 25787 img_proc.colorpxls_left[0]
.sym 25788 img_proc.colorpxls_rght[7]
.sym 25789 img_proc.colorpxls_left[7]
.sym 25790 img_proc.colorpxls_rght[0]
.sym 25793 img_proc.colorpxls_left[2]
.sym 25794 img_proc.colorpxls_rght[2]
.sym 25795 img_proc.colorpxls_left[4]
.sym 25796 img_proc.colorpxls_rght[4]
.sym 25802 img_proc.colorpxls_left[2]
.sym 25803 img_proc.colorpxls_left[3]
.sym 25804 img_proc.colorpxls_left[4]
.sym 25805 img_proc.colorpxls_left[5]
.sym 25806 img_proc.colorpxls_left[6]
.sym 25807 img_proc.colorpxls_left[7]
.sym 25810 img_proc.colorpxls[3]
.sym 25811 img_proc.colorpxls[10]
.sym 25813 img_proc.colorpxls_bin012[0]
.sym 25815 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 25817 img_proc.colorpxls_bin012[1]
.sym 25819 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 25823 img_proc.colorpxls_bin012[10]
.sym 25824 img_proc.colorpxls[4]
.sym 25825 img_proc.colorpxls[0]
.sym 25826 img_proc.colorpxls[5]
.sym 25828 img_proc.colorpxls[6]
.sym 25829 img_proc.colorpxls[8]
.sym 25830 img_proc.colorpxls[7]
.sym 25831 img_proc.colorpxls_left[7]
.sym 25833 img_proc.colorpxls[10]
.sym 25834 proc_img_pxl[7]
.sym 25835 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 25843 img_proc.colorpxls[2]
.sym 25848 img_proc.colorpxls[7]
.sym 25849 img_proc.colorpxls[0]
.sym 25854 img_proc.colorpxls[5]
.sym 25855 img_proc.colorpxls[6]
.sym 25859 img_proc.colorpxls_SB_DFFER_Q_E
.sym 25860 img_proc.colorpxls[3]
.sym 25862 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 25864 img_proc.colorpxls[1]
.sym 25869 img_proc.colorpxls[4]
.sym 25870 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 25873 $nextpnr_ICESTORM_LC_12$O
.sym 25875 img_proc.colorpxls[0]
.sym 25879 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 25882 img_proc.colorpxls[1]
.sym 25885 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 25886 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 25888 img_proc.colorpxls[2]
.sym 25889 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 25891 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 25892 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 25894 img_proc.colorpxls[3]
.sym 25895 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 25897 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 25898 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 25899 img_proc.colorpxls[4]
.sym 25901 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 25903 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 25904 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 25905 img_proc.colorpxls[5]
.sym 25907 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 25909 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 25910 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 25911 img_proc.colorpxls[6]
.sym 25913 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 25915 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 25916 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 25918 img_proc.colorpxls[7]
.sym 25919 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 25920 img_proc.colorpxls_SB_DFFER_Q_E
.sym 25921 clk50mhz_$glb_clk
.sym 25922 rst$SB_IO_IN_$glb_sr
.sym 25923 img_proc.colorpxls_left[8]
.sym 25924 img_proc.colorpxls_left[9]
.sym 25925 img_proc.colorpxls_left[10]
.sym 25926 img_proc.colorpxls_left_SB_DFFER_Q_E
.sym 25927 img_proc.colorpxls_SB_DFFER_Q_E
.sym 25929 img_proc.colorpxls_left[1]
.sym 25930 img_proc.colorpxls_left[0]
.sym 25933 img_proc.colorpxls[11]
.sym 25936 img_proc.colorpxls_left[6]
.sym 25937 img_proc.colorpxls[5]
.sym 25938 img_proc.colorpxls_left[3]
.sym 25941 img_proc.colorpxls[2]
.sym 25943 img_proc.colorpxls[3]
.sym 25944 proc_img_pxl[7]
.sym 25945 img_proc.colorpxls[4]
.sym 25947 img_proc.colorpxls_left[2]
.sym 25948 img_proc.colorpxls[2]
.sym 25949 img_proc.colorpxls_left[3]
.sym 25950 img_proc.colorpxls[3]
.sym 25951 img_proc.colorpxls_left[4]
.sym 25952 img_proc.colorpxls_left[1]
.sym 25953 img_proc.colorpxls_left[5]
.sym 25954 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 25955 img_proc.colorpxls_left[6]
.sym 25956 img_proc.colorpxls_left[8]
.sym 25957 img_proc.colorpxls[9]
.sym 25958 img_proc.colorpxls_left[9]
.sym 25959 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 25964 img_proc.colorpxls_rght[8]
.sym 25965 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 25967 img_proc.col_inframe[5]
.sym 25969 img_proc.colorpxls_left[8]
.sym 25970 img_proc.colorpxls_left[6]
.sym 25972 img_proc.colorpxls[8]
.sym 25975 img_proc.colorpxls_SB_DFFER_Q_E
.sym 25980 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 25982 img_proc.colorpxls_rght[2]
.sym 25983 img_proc.colorpxls[11]
.sym 25988 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 25989 img_proc.colorpxls[9]
.sym 25990 img_proc.colorpxls[10]
.sym 25991 img_proc.colorpxls_rght[3]
.sym 25994 img_proc.colorpxls_rght[6]
.sym 25995 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 25996 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 25997 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 25998 img_proc.colorpxls[8]
.sym 26000 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 26002 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[10]
.sym 26003 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 26004 img_proc.colorpxls[9]
.sym 26006 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 26008 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[11]
.sym 26009 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 26010 img_proc.colorpxls[10]
.sym 26012 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[10]
.sym 26016 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 26017 img_proc.colorpxls[11]
.sym 26018 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[11]
.sym 26021 img_proc.colorpxls_left[6]
.sym 26022 img_proc.colorpxls_rght[6]
.sym 26023 img_proc.colorpxls_rght[8]
.sym 26024 img_proc.colorpxls_left[8]
.sym 26028 img_proc.colorpxls_rght[3]
.sym 26033 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 26034 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 26036 img_proc.col_inframe[5]
.sym 26042 img_proc.colorpxls_rght[2]
.sym 26043 img_proc.colorpxls_SB_DFFER_Q_E
.sym 26044 clk50mhz_$glb_clk
.sym 26045 rst$SB_IO_IN_$glb_sr
.sym 26046 img_proc.colorpxls[0]
.sym 26047 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I1_SB_LUT4_O_I0
.sym 26048 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 26049 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 26050 img_proc.colorpxls[1]
.sym 26051 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_6_I1
.sym 26053 proc_img_addr[6]
.sym 26054 proc_fb.dina_SB_LUT4_O_6_I2
.sym 26056 centroid[3]
.sym 26058 img_proc.colorpxls[8]
.sym 26062 img_proc.colorpxls[9]
.sym 26063 img_proc.colorpxls[7]
.sym 26064 img_proc.colorpxls[10]
.sym 26066 img_proc.colorpxls[11]
.sym 26067 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 26069 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 26070 img_proc.colorpxls_left[10]
.sym 26071 img_proc.colorpxls[10]
.sym 26073 img_proc.colorpxls[11]
.sym 26074 proc_fb.ram.1.0.0_RDATA
.sym 26075 centroid[2]
.sym 26076 proc_fb.ram.1.2.0_RDATA_1
.sym 26080 img_proc.colorpxls_left[0]
.sym 26092 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 26093 img_proc.colorpxls_left[1]
.sym 26094 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 26101 img_proc.colorpxls_left[7]
.sym 26102 img_proc.colorpxls_left[0]
.sym 26103 img_proc.colorpxls_left[5]
.sym 26105 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 26106 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 26107 img_proc.colorpxls_left[2]
.sym 26108 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_6_I1
.sym 26109 img_proc.colorpxls_left[3]
.sym 26110 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 26111 img_proc.colorpxls_left[4]
.sym 26114 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 26115 img_proc.colorpxls_left[6]
.sym 26118 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 26119 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
.sym 26121 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 26122 img_proc.colorpxls_left[0]
.sym 26125 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[2]
.sym 26127 img_proc.colorpxls_left[1]
.sym 26128 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_6_I1
.sym 26129 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
.sym 26131 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[3]
.sym 26133 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 26134 img_proc.colorpxls_left[2]
.sym 26135 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[2]
.sym 26137 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[4]
.sym 26139 img_proc.colorpxls_left[3]
.sym 26140 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 26141 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[3]
.sym 26143 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[5]
.sym 26145 img_proc.colorpxls_left[4]
.sym 26146 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 26147 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[4]
.sym 26149 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[6]
.sym 26151 img_proc.colorpxls_left[5]
.sym 26152 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 26153 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[5]
.sym 26155 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[7]
.sym 26157 img_proc.colorpxls_left[6]
.sym 26158 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 26159 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[6]
.sym 26161 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[8]
.sym 26163 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 26164 img_proc.colorpxls_left[7]
.sym 26165 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[7]
.sym 26170 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_I2_I3_SB_CARRY_CO_I1
.sym 26172 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 26174 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 26175 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 26183 proc_fb.ram.0.1.0_RCLKE
.sym 26185 img_proc.colorpxls[5]
.sym 26186 img_proc.colorpxls_rght[5]
.sym 26187 img_proc.colorpxls[6]
.sym 26188 img_proc.colorpxls_rght[6]
.sym 26189 img_proc.colorpxls_rght[9]
.sym 26191 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 26193 proc_img_addr[3]
.sym 26194 img_proc.colorpxls_left[2]
.sym 26195 proc_img_addr[1]
.sym 26196 img_proc.colorpxls_left[9]
.sym 26197 img_proc.colorpxls[1]
.sym 26199 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_6_I1
.sym 26200 proc_fb.ram.0.2.0_WCLKE
.sym 26203 img_proc.colorpxls_left[7]
.sym 26204 img_proc.colorpxls_rght[9]
.sym 26205 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[8]
.sym 26211 img_proc.colorpxls_rght[8]
.sym 26217 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 26219 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I1_SB_LUT4_O_I0
.sym 26220 img_proc.colorpxls_left[6]
.sym 26222 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I1_SB_LUT4_O_I1
.sym 26223 img_proc.colorpxls_left[4]
.sym 26224 img_proc.colorpxls_rght[5]
.sym 26225 img_proc.colorpxls_left[5]
.sym 26226 img_proc.colorpxls_left[8]
.sym 26227 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_I2_I3_SB_CARRY_CO_I1
.sym 26228 img_proc.colorpxls_left[9]
.sym 26229 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 26230 img_proc.colorpxls_left[10]
.sym 26242 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[9]
.sym 26244 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 26245 img_proc.colorpxls_left[8]
.sym 26246 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[8]
.sym 26248 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[10]
.sym 26250 img_proc.colorpxls_left[9]
.sym 26251 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 26252 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[9]
.sym 26254 $nextpnr_ICESTORM_LC_9$I3
.sym 26256 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_I2_I3_SB_CARRY_CO_I1
.sym 26257 img_proc.colorpxls_left[10]
.sym 26258 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[10]
.sym 26264 $nextpnr_ICESTORM_LC_9$I3
.sym 26267 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I1_SB_LUT4_O_I0
.sym 26268 img_proc.colorpxls_rght[5]
.sym 26269 img_proc.colorpxls_left[5]
.sym 26270 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I1_SB_LUT4_O_I1
.sym 26276 img_proc.colorpxls_left[4]
.sym 26280 img_proc.colorpxls_left[6]
.sym 26285 img_proc.colorpxls_rght[8]
.sym 26292 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 26293 proc_img_addr[9]
.sym 26294 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 26296 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 26297 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 26299 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 26304 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 26307 img_proc.colorpxls[4]
.sym 26309 img_proc.centroid_tmp_SB_LUT4_O_5_I2
.sym 26311 img_proc.colorpxls[7]
.sym 26313 img_proc.colorpxls[2]
.sym 26316 img_proc.colorpxls[4]
.sym 26317 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 26318 img_proc.colorpxls[5]
.sym 26321 img_proc.colorpxls[8]
.sym 26322 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 26324 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 26325 img_proc.colorpxls[10]
.sym 26326 proc_img_pxl[7]
.sym 26327 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 26333 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1_SB_LUT4_O_I3
.sym 26334 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 26335 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_6_I1_SB_LUT4_O_I3
.sym 26336 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 26337 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I1
.sym 26338 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I1
.sym 26341 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I3
.sym 26342 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_6_I1_SB_LUT4_O_I2
.sym 26343 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O
.sym 26344 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 26345 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1_SB_LUT4_O_I2
.sym 26346 img_proc.colorpxls_left[3]
.sym 26347 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 26348 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 26351 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O
.sym 26357 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I2
.sym 26358 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 26366 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 26367 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I3
.sym 26368 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I1
.sym 26369 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I2
.sym 26372 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I1
.sym 26373 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_6_I1_SB_LUT4_O_I3
.sym 26374 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 26375 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_6_I1_SB_LUT4_O_I2
.sym 26378 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 26379 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 26380 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I1
.sym 26381 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 26384 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 26385 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I1
.sym 26386 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O
.sym 26387 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O
.sym 26392 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I1
.sym 26393 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 26396 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 26397 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I1
.sym 26398 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 26399 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 26404 img_proc.colorpxls_left[3]
.sym 26408 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 26409 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1_SB_LUT4_O_I3
.sym 26410 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1_SB_LUT4_O_I2
.sym 26411 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I1
.sym 26417 img_proc.colorpxls_bin01[2]
.sym 26418 img_proc.colorpxls_bin01[3]
.sym 26419 img_proc.colorpxls_bin01[4]
.sym 26420 img_proc.colorpxls_bin01[5]
.sym 26421 img_proc.colorpxls_bin01[6]
.sym 26422 img_proc.colorpxls_bin01[7]
.sym 26426 proc_fb.ram.0.0.0_RDATA_1
.sym 26433 proc_fb.ram.1.4.0_RDATA_1
.sym 26434 proc_img_pxl[7]
.sym 26435 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 26437 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O
.sym 26439 proc_fb.ram.1.3.0_RDATA
.sym 26440 proc_img_addr[3]
.sym 26441 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 26442 proc_img_addr[1]
.sym 26443 img_proc.centroid_tmp_SB_LUT4_O_I0
.sym 26444 proc_img_addr[8]
.sym 26448 img_proc.colorpxls[2]
.sym 26450 img_proc.colorpxls[3]
.sym 26456 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 26458 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 26460 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 26461 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 26462 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 26463 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 26466 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 26469 img_proc.colorpxls[1]
.sym 26470 img_proc.colorpxls[7]
.sym 26471 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_6_I1
.sym 26473 img_proc.colorpxls[5]
.sym 26475 img_proc.colorpxls[2]
.sym 26477 img_proc.colorpxls[4]
.sym 26480 img_proc.colorpxls[8]
.sym 26483 img_proc.colorpxls[6]
.sym 26485 img_proc.colorpxls[3]
.sym 26488 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[1]
.sym 26490 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 26491 img_proc.colorpxls[1]
.sym 26494 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[2]
.sym 26496 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_6_I1
.sym 26497 img_proc.colorpxls[2]
.sym 26500 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[3]
.sym 26502 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 26503 img_proc.colorpxls[3]
.sym 26506 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[4]
.sym 26508 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 26509 img_proc.colorpxls[4]
.sym 26512 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[5]
.sym 26514 img_proc.colorpxls[5]
.sym 26515 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 26518 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[6]
.sym 26520 img_proc.colorpxls[6]
.sym 26521 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 26524 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[7]
.sym 26526 img_proc.colorpxls[7]
.sym 26527 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 26530 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[8]
.sym 26532 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 26533 img_proc.colorpxls[8]
.sym 26538 img_proc.colorpxls_bin01[8]
.sym 26539 img_proc.colorpxls_bin01[9]
.sym 26540 img_proc.colorpxls_bin01[10]
.sym 26541 img_proc.colorpxls_bin01_SB_DFFER_Q_E
.sym 26542 img_proc.colorpxls_bin01[0]
.sym 26543 proc_img_addr[8]
.sym 26544 img_proc.colorpxls_bin01[1]
.sym 26545 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 26551 img_proc.colorpxls_bin01[6]
.sym 26553 proc_fb.ram.0.4.0_WCLKE
.sym 26554 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 26555 img_proc.colorpxls_bin01[7]
.sym 26562 centroid[2]
.sym 26563 img_proc.colorpxls[10]
.sym 26564 proc_fb.ram.1.4.0_RDATA
.sym 26565 img_proc.colorpxls[11]
.sym 26567 img_proc.colorpxls_bin67[2]
.sym 26568 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 26569 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 26571 proc_fb.ram.1.0.0_RDATA
.sym 26573 proc_fb.ram.1.2.0_RDATA_1
.sym 26574 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[8]
.sym 26582 img_proc.colorpxls[9]
.sym 26583 img_proc.centroid_tmp_SB_LUT4_O_7_I1
.sym 26584 img_proc.centroid_tmp_SB_LUT4_O_5_I1
.sym 26585 img_proc.centroid_tmp_SB_LUT4_O_5_I2
.sym 26586 img_proc.centroid_tmp_SB_LUT4_O_6_I2
.sym 26587 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 26588 img_proc.colorpxls[10]
.sym 26590 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 26591 img_proc.centroid_tmp_SB_LUT4_O_5_I2
.sym 26592 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 26594 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 26595 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O
.sym 26596 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 26600 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 26603 img_proc.centroid_tmp_SB_LUT4_O_I0
.sym 26604 img_proc.centroid_tmp_SB_LUT4_O_7_I2
.sym 26606 img_proc.centroid_tmp_SB_LUT4_O_4_I3
.sym 26607 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 26608 img_proc.colorpxls[11]
.sym 26611 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[9]
.sym 26613 img_proc.colorpxls[9]
.sym 26614 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 26617 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[10]
.sym 26619 img_proc.colorpxls[10]
.sym 26620 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 26623 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3
.sym 26625 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 26626 img_proc.colorpxls[11]
.sym 26630 img_proc.centroid_tmp_SB_LUT4_O_5_I2
.sym 26631 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O
.sym 26632 img_proc.centroid_tmp_SB_LUT4_O_5_I1
.sym 26633 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3
.sym 26636 img_proc.centroid_tmp_SB_LUT4_O_7_I1
.sym 26637 img_proc.centroid_tmp_SB_LUT4_O_5_I1
.sym 26638 img_proc.centroid_tmp_SB_LUT4_O_5_I2
.sym 26639 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 26644 img_proc.centroid_tmp_SB_LUT4_O_6_I2
.sym 26645 img_proc.centroid_tmp_SB_LUT4_O_7_I2
.sym 26648 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 26650 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O
.sym 26651 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 26654 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 26655 img_proc.centroid_tmp_SB_LUT4_O_4_I3
.sym 26656 img_proc.centroid_tmp_SB_LUT4_O_I0
.sym 26658 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 26659 clk50mhz_$glb_clk
.sym 26660 rst$SB_IO_IN_$glb_sr
.sym 26661 img_proc.centroid_tmp_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 26662 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 26663 img_proc.centroid_tmp_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 26664 proc_img_pxl[3]
.sym 26665 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 26666 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 26667 img_proc.centroid_tmp_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 26668 img_proc.centroid_tmp_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 26671 proc_img_addr[1]
.sym 26673 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 26676 cam_fb.ram.1.1.0_RDATA
.sym 26677 proc_fb.ram.0.1.0_RCLKE
.sym 26680 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 26681 cam_fb.ram.1.0.0_RDATA
.sym 26682 img_proc.centroid_tmp_SB_LUT4_O_6_I2
.sym 26685 proc_img_addr[6]
.sym 26686 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 26687 proc_img_addr[1]
.sym 26688 img_proc.colorpxls_bin67[9]
.sym 26690 img_proc.colorpxls_bin67[10]
.sym 26691 img_proc.histogram[0][8]
.sym 26692 proc_fb.ram.0.2.0_WCLKE
.sym 26694 img_proc.colorpxls[1]
.sym 26696 proc_img_addr[3]
.sym 26703 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 26705 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 26707 img_proc.colorpxls_bin67[0]
.sym 26708 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 26709 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 26713 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 26716 img_proc.colorpxls_bin67[1]
.sym 26720 img_proc.colorpxls_bin67[2]
.sym 26722 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 26723 img_proc.colorpxls_bin67[5]
.sym 26724 img_proc.colorpxls_bin67[6]
.sym 26729 img_proc.colorpxls_bin67[3]
.sym 26730 img_proc.colorpxls_bin67[4]
.sym 26731 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 26732 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 26733 img_proc.colorpxls_bin67[7]
.sym 26734 img_proc.centroid_tmp_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[1]
.sym 26736 img_proc.colorpxls_bin67[0]
.sym 26737 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 26740 img_proc.centroid_tmp_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[2]
.sym 26742 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 26743 img_proc.colorpxls_bin67[1]
.sym 26746 img_proc.centroid_tmp_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[3]
.sym 26748 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 26749 img_proc.colorpxls_bin67[2]
.sym 26752 img_proc.centroid_tmp_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[4]
.sym 26754 img_proc.colorpxls_bin67[3]
.sym 26755 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 26758 img_proc.centroid_tmp_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[5]
.sym 26760 img_proc.colorpxls_bin67[4]
.sym 26761 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 26764 img_proc.centroid_tmp_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[6]
.sym 26766 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 26767 img_proc.colorpxls_bin67[5]
.sym 26770 img_proc.centroid_tmp_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[7]
.sym 26772 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 26773 img_proc.colorpxls_bin67[6]
.sym 26776 img_proc.centroid_tmp_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[8]
.sym 26778 img_proc.colorpxls_bin67[7]
.sym 26779 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 26786 img_proc.colorpxls_bin67[2]
.sym 26787 img_proc.colorpxls_bin67[3]
.sym 26788 img_proc.colorpxls_bin67[4]
.sym 26789 img_proc.colorpxls_bin67[5]
.sym 26790 img_proc.colorpxls_bin67[6]
.sym 26791 img_proc.colorpxls_bin67[7]
.sym 26792 capture_addr[0]
.sym 26795 capture_addr[0]
.sym 26797 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 26799 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 26801 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 26803 img_proc.colorpxls[4]
.sym 26808 img_proc.histogram[0]_SB_DFFER_Q_E
.sym 26809 cam_fb.ram.1.2.0_RDATA
.sym 26810 img_proc.colorpxls[5]
.sym 26811 cam_fb.ram.1.3.0_RDATA
.sym 26812 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 26813 img_proc.colorpxls[8]
.sym 26814 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 26815 proc_fb.dina_SB_LUT4_O_8_I2
.sym 26816 img_proc.colorpxls[4]
.sym 26817 img_proc.colorpxls[10]
.sym 26818 proc_img_pxl[7]
.sym 26819 img_proc.histogram[7][7]
.sym 26820 img_proc.centroid_tmp_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[8]
.sym 26827 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 26830 img_proc.colorpxls_bin67[0]
.sym 26831 img_proc.colorpxls_bin67[1]
.sym 26834 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 26836 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 26838 img_proc.colorpxls_bin67[0]
.sym 26840 img_proc.colorpxls[7]
.sym 26842 img_proc.colorpxls_bin67[9]
.sym 26843 img_proc.colorpxls_bin67_SB_DFFER_Q_E
.sym 26845 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 26846 img_proc.colorpxls[9]
.sym 26849 img_proc.colorpxls_bin67[8]
.sym 26851 img_proc.colorpxls_bin67[10]
.sym 26853 img_proc.colorpxls[2]
.sym 26854 img_proc.colorpxls[1]
.sym 26855 img_proc.colorpxls_bin67[6]
.sym 26857 img_proc.centroid_tmp_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[9]
.sym 26859 img_proc.colorpxls_bin67[8]
.sym 26860 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 26863 img_proc.centroid_tmp_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[10]
.sym 26865 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 26866 img_proc.colorpxls_bin67[9]
.sym 26869 $nextpnr_ICESTORM_LC_27$I3
.sym 26871 img_proc.colorpxls_bin67[10]
.sym 26872 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 26879 $nextpnr_ICESTORM_LC_27$I3
.sym 26882 img_proc.colorpxls[1]
.sym 26883 img_proc.colorpxls_bin67[8]
.sym 26884 img_proc.colorpxls_bin67[0]
.sym 26885 img_proc.colorpxls[9]
.sym 26889 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 26891 img_proc.colorpxls_bin67[0]
.sym 26894 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 26895 img_proc.colorpxls_bin67[0]
.sym 26896 img_proc.colorpxls_bin67[1]
.sym 26900 img_proc.colorpxls[2]
.sym 26901 img_proc.colorpxls_bin67[1]
.sym 26902 img_proc.colorpxls_bin67[6]
.sym 26903 img_proc.colorpxls[7]
.sym 26904 img_proc.colorpxls_bin67_SB_DFFER_Q_E
.sym 26905 clk50mhz_$glb_clk
.sym 26906 rst$SB_IO_IN_$glb_sr
.sym 26907 img_proc.colorpxls_bin67[8]
.sym 26908 img_proc.colorpxls_bin67[9]
.sym 26909 img_proc.colorpxls_bin67[10]
.sym 26910 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 26911 img_proc.colorpxls_bin67_SB_DFFER_Q_E
.sym 26912 proc_fb.ram.0.1.0_RDATA_SB_LUT4_I0_O
.sym 26913 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 26914 img_proc.centroid_tmp_SB_LUT4_O_7_I2_SB_LUT4_O_I2
.sym 26922 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 26925 proc_fb.ram.0.2.0_RDATA_1
.sym 26929 capture_data[3]
.sym 26931 proc_fb.ram.0.3.0_RDATA
.sym 26932 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 26935 img_proc.histogram[6]_SB_DFFER_Q_E
.sym 26936 proc_fb.ram.1.3.0_RDATA
.sym 26938 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O
.sym 26940 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 26941 proc_img_addr[1]
.sym 26942 proc_img_addr[6]
.sym 26948 cam_fb.ram.1.1.0_RDATA
.sym 26949 cam_fb.ram.0.3.0_RDATA
.sym 26950 img_proc.colorpxls[7]
.sym 26951 cam_fb.ram.1.0.0_RDATA
.sym 26953 img_proc.colorpxls[6]
.sym 26954 img_proc.centroid_tmp_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 26955 img_proc.histogram[0][6]
.sym 26956 img_proc.centroid_tmp_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 26957 img_proc.histogram[0][3]
.sym 26958 img_proc.centroid_tmp_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 26959 img_proc.histogram[0][1]
.sym 26960 img_proc.histogram[0][2]
.sym 26961 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 26962 img_proc.histogram[0][0]
.sym 26963 img_proc.histogram[0][8]
.sym 26964 img_proc.colorpxls[1]
.sym 26965 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 26966 img_proc.histogram[0][5]
.sym 26967 img_proc.colorpxls[2]
.sym 26968 img_proc.colorpxls[10]
.sym 26969 cam_fb.ram.1.2.0_RDATA
.sym 26970 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 26971 cam_fb.ram.1.3.0_RDATA
.sym 26972 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 26973 cam_fb.ram.0.0.0_RDATA
.sym 26974 img_proc.colorpxls[9]
.sym 26975 img_proc.centroid_tmp_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 26976 img_proc.colorpxls[4]
.sym 26977 img_proc.colorpxls[3]
.sym 26978 img_proc.colorpxls[11]
.sym 26979 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 26981 img_proc.histogram[0][8]
.sym 26982 img_proc.colorpxls[11]
.sym 26983 img_proc.colorpxls[10]
.sym 26984 img_proc.colorpxls[9]
.sym 26987 cam_fb.ram.1.3.0_RDATA
.sym 26988 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 26989 cam_fb.ram.1.0.0_RDATA
.sym 26990 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 26993 img_proc.colorpxls[1]
.sym 26994 img_proc.histogram[0][2]
.sym 26995 img_proc.colorpxls[3]
.sym 26996 img_proc.histogram[0][0]
.sym 26999 img_proc.colorpxls[6]
.sym 27000 img_proc.histogram[0][5]
.sym 27001 img_proc.histogram[0][6]
.sym 27002 img_proc.colorpxls[7]
.sym 27005 img_proc.centroid_tmp_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 27006 img_proc.centroid_tmp_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 27007 img_proc.centroid_tmp_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 27008 img_proc.centroid_tmp_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 27011 cam_fb.ram.0.3.0_RDATA
.sym 27012 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 27013 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 27014 cam_fb.ram.0.0.0_RDATA
.sym 27017 img_proc.histogram[0][1]
.sym 27018 img_proc.colorpxls[4]
.sym 27019 img_proc.histogram[0][3]
.sym 27020 img_proc.colorpxls[2]
.sym 27023 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 27024 cam_fb.ram.1.1.0_RDATA
.sym 27025 cam_fb.ram.1.2.0_RDATA
.sym 27026 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 27043 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 27045 img_proc.histogram[0][1]
.sym 27046 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 27047 img_proc.centroid_tmp_SB_LUT4_O_7_I2_SB_LUT4_O_I2
.sym 27049 img_proc.colorpxls[11]
.sym 27051 img_proc.histogram[0][6]
.sym 27054 proc_fb.ram.1.2.0_RDATA_1
.sym 27055 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 27056 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 27057 $PACKER_VCC_NET
.sym 27058 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_I3
.sym 27059 cam_fb.ram.0.0.0_RDATA
.sym 27060 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 27061 proc_fb.ram.1.4.0_RDATA
.sym 27062 img_proc.histogram[0]_SB_DFFER_Q_E
.sym 27063 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_I3
.sym 27064 proc_fb.ram.1.0.0_RDATA
.sym 27073 img_proc.histogram[0]_SB_DFFER_Q_E
.sym 27074 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 27075 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 27078 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 27079 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 27080 cam_fb.ram.0.2.0_RDATA
.sym 27083 cam_fb.ram.0.1.0_RDATA
.sym 27084 proc_fb.dina_SB_LUT4_O_4_I2
.sym 27089 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I2
.sym 27091 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I0
.sym 27092 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I1
.sym 27093 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 27094 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O
.sym 27098 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 27099 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 27100 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 27102 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 27105 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 27106 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 27107 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 27113 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 27116 cam_fb.ram.0.2.0_RDATA
.sym 27117 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 27118 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 27119 cam_fb.ram.0.1.0_RDATA
.sym 27122 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I1
.sym 27123 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I2
.sym 27124 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O
.sym 27125 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I0
.sym 27131 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 27134 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O
.sym 27135 proc_fb.dina_SB_LUT4_O_4_I2
.sym 27140 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 27147 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 27150 img_proc.histogram[0]_SB_DFFER_Q_E
.sym 27151 clk50mhz_$glb_clk
.sym 27152 rst$SB_IO_IN_$glb_sr
.sym 27156 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 27157 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 27158 img_proc.centroid_tmp_SB_LUT4_O_I2
.sym 27159 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 27160 proc_fb.ram.1.0.0_RDATA_1_SB_LUT4_I0_O
.sym 27161 img_proc.colorpxls[2]
.sym 27165 img_proc.histogram[0]_SB_DFFER_Q_E
.sym 27166 cam_fb.ram.0.2.0_RDATA
.sym 27167 orig_img_addr[6]
.sym 27170 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 27171 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 27172 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 27173 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 27174 orig_img_addr[7]
.sym 27175 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 27176 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 27177 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I0
.sym 27179 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 27180 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 27181 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I3
.sym 27182 proc_img_addr[3]
.sym 27183 proc_img_addr[1]
.sym 27184 proc_fb.ram.0.2.0_WCLKE
.sym 27188 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 27195 proc_fb.ram.0.2.0_RDATA_1
.sym 27197 proc_fb.ram.1.1.0_RDATA_SB_LUT4_I0_O
.sym 27198 proc_fb.ram.1.1.0_RDATA
.sym 27200 proc_fb.ram.0.0.0_RDATA
.sym 27202 proc_fb.ram.0.0.0_RDATA_1_SB_LUT4_I0_O
.sym 27203 proc_fb.ram.0.3.0_RDATA
.sym 27204 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I1
.sym 27205 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I1
.sym 27206 proc_fb.ram.1.3.0_RDATA
.sym 27207 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I3
.sym 27208 proc_fb.ram.1.2.0_RDATA
.sym 27209 orig_img_addr[1]
.sym 27213 proc_fb.ram.0.0.0_RDATA_1
.sym 27214 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_I1
.sym 27216 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I3_I2
.sym 27218 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_I3
.sym 27219 proc_fb.ram.0.1.0_RDATA_1
.sym 27220 proc_fb.ram.1.0.0_RDATA_SB_LUT4_I0_O
.sym 27221 proc_fb.ram.1.4.0_RDATA
.sym 27224 proc_fb.ram.1.0.0_RDATA
.sym 27227 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I3
.sym 27228 proc_fb.ram.0.2.0_RDATA_1
.sym 27229 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I1
.sym 27230 proc_fb.ram.0.0.0_RDATA_1
.sym 27233 proc_fb.ram.0.0.0_RDATA_1_SB_LUT4_I0_O
.sym 27234 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I3_I2
.sym 27236 proc_fb.ram.0.1.0_RDATA_1
.sym 27239 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I3
.sym 27240 proc_fb.ram.1.2.0_RDATA
.sym 27241 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I1
.sym 27242 proc_fb.ram.1.0.0_RDATA
.sym 27245 proc_fb.ram.1.3.0_RDATA
.sym 27246 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I3_I2
.sym 27247 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_I3
.sym 27248 proc_fb.ram.1.1.0_RDATA
.sym 27251 proc_fb.ram.0.0.0_RDATA
.sym 27252 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_I3
.sym 27253 proc_fb.ram.0.3.0_RDATA
.sym 27254 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I1
.sym 27257 proc_fb.ram.1.0.0_RDATA_SB_LUT4_I0_O
.sym 27258 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_I1
.sym 27259 proc_fb.ram.1.1.0_RDATA_SB_LUT4_I0_O
.sym 27260 proc_fb.ram.1.4.0_RDATA
.sym 27272 orig_img_addr[1]
.sym 27274 clk50mhz_$glb_clk
.sym 27275 rst$SB_IO_IN_$glb_sr
.sym 27276 capture_data[0]
.sym 27277 capture_data[1]
.sym 27278 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 27279 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 27280 vga_green_2b_SB_LUT4_O_I3
.sym 27281 proc_fb.ram.1.1.0_RDATA_1_SB_LUT4_I0_O
.sym 27282 proc_fb.ram.0.4.0_RDATA_1_SB_LUT4_I0_O
.sym 27283 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 27288 img_proc.col_rg[3]
.sym 27291 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I1
.sym 27292 img_proc.colorpxls[4]
.sym 27296 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 27297 orig_img_addr[1]
.sym 27299 img_proc.histogram[7][8]
.sym 27302 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_I1
.sym 27305 img_proc.histogram[7][0]
.sym 27306 img_proc.histogram[7][4]
.sym 27311 img_proc.histogram[7][3]
.sym 27326 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 27327 $PACKER_VCC_NET
.sym 27332 img_proc.col_inframe[3]
.sym 27333 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 27335 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 27340 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 27341 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[1]
.sym 27343 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 27349 $nextpnr_ICESTORM_LC_23$O
.sym 27351 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[1]
.sym 27355 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 27357 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 27361 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 27364 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 27367 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 27369 img_proc.col_inframe[3]
.sym 27370 $PACKER_VCC_NET
.sym 27373 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[5]
.sym 27375 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 27379 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[6]
.sym 27382 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 27385 $nextpnr_ICESTORM_LC_24$I3
.sym 27388 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 27391 $nextpnr_ICESTORM_LC_24$COUT
.sym 27394 $PACKER_VCC_NET
.sym 27395 $nextpnr_ICESTORM_LC_24$I3
.sym 27400 img_proc.row_num[1]
.sym 27401 img_proc.row_num[2]
.sym 27402 img_proc.row_num[3]
.sym 27403 img_proc.row_num[4]
.sym 27404 img_proc.row_num[5]
.sym 27406 img_proc.row_num[0]
.sym 27407 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 27411 img_proc.histogram[0][4]
.sym 27412 proc_fb.ram.0.4.0_RDATA_1_SB_LUT4_I0_O
.sym 27417 proc_fb.ram.1.4.0_RDATA_1
.sym 27419 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 27420 capture_data[1]
.sym 27423 capture_addr[0]
.sym 27426 proc_img_addr[6]
.sym 27427 img_proc.col_rg[5]
.sym 27428 proc_img_addr[1]
.sym 27431 $PACKER_VCC_NET
.sym 27432 $PACKER_VCC_NET
.sym 27433 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I3_I2
.sym 27435 $nextpnr_ICESTORM_LC_24$COUT
.sym 27441 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 27445 img_proc.col[5]
.sym 27447 img_proc.col_rg[3]
.sym 27449 img_proc.col[1]
.sym 27450 img_proc.col[2]
.sym 27451 img_proc.col[3]
.sym 27452 img_proc.col[4]
.sym 27453 img_proc.col_rg[6]
.sym 27454 img_proc.col[6]
.sym 27460 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 27462 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I0_SB_LUT4_O_I2
.sym 27465 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I0_SB_LUT4_O_I1
.sym 27466 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I0_SB_LUT4_O_I0
.sym 27467 img_proc.col[0]
.sym 27469 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 27473 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I0_SB_LUT4_O_I1
.sym 27474 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I0_SB_LUT4_O_I0
.sym 27475 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I0_SB_LUT4_O_I2
.sym 27476 $nextpnr_ICESTORM_LC_24$COUT
.sym 27480 img_proc.col_rg[6]
.sym 27485 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 27486 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 27493 img_proc.col[4]
.sym 27497 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 27498 img_proc.col[2]
.sym 27499 img_proc.col[3]
.sym 27500 img_proc.col[6]
.sym 27503 img_proc.col[4]
.sym 27504 img_proc.col[0]
.sym 27505 img_proc.col[5]
.sym 27506 img_proc.col[1]
.sym 27512 img_proc.col[5]
.sym 27515 img_proc.col_rg[3]
.sym 27520 clk50mhz_$glb_clk
.sym 27521 rst$SB_IO_IN_$glb_sr
.sym 27522 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 27523 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I0_SB_LUT4_O_I1
.sym 27524 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 27525 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I1
.sym 27526 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[2]
.sym 27527 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 27528 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI[1]
.sym 27529 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 27535 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 27537 img_proc.histogram[0][2]
.sym 27539 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 27543 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 27545 img_proc.histogram[0][0]
.sym 27546 img_proc.row_num[2]
.sym 27547 img_proc.histogram[1][2]
.sym 27550 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_I3
.sym 27565 img_proc.col[2]
.sym 27566 img_proc.row_num[3]
.sym 27567 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 27569 img_proc.col[6]
.sym 27573 img_proc.row_num[2]
.sym 27574 img_proc.col[0]
.sym 27575 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 27576 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0
.sym 27580 img_proc.col[1]
.sym 27582 img_proc.col[3]
.sym 27584 img_proc.col[5]
.sym 27590 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I1
.sym 27591 img_proc.col[4]
.sym 27595 $nextpnr_ICESTORM_LC_11$O
.sym 27598 img_proc.col[0]
.sym 27601 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 27602 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 27604 img_proc.col[1]
.sym 27605 img_proc.col[0]
.sym 27607 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I3[3]
.sym 27608 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 27610 img_proc.col[2]
.sym 27611 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 27613 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I3[4]
.sym 27614 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 27616 img_proc.col[3]
.sym 27617 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I3[3]
.sym 27619 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I3[5]
.sym 27620 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 27621 img_proc.col[4]
.sym 27623 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I3[4]
.sym 27625 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I3[6]
.sym 27626 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 27628 img_proc.col[5]
.sym 27629 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I3[5]
.sym 27632 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 27634 img_proc.col[6]
.sym 27635 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I3[6]
.sym 27638 img_proc.row_num[2]
.sym 27639 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I1
.sym 27640 img_proc.row_num[3]
.sym 27641 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0
.sym 27643 clk50mhz_$glb_clk
.sym 27644 rst$SB_IO_IN_$glb_sr
.sym 27651 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 27652 proc_img_pxl[11]
.sym 27654 capture_addr[9]
.sym 27655 capture_addr[9]
.sym 27659 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 27662 display_img_addr[0]
.sym 27663 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O
.sym 27670 proc_fb.ram.0.0.0_WCLKE
.sym 27671 proc_img_addr[1]
.sym 27672 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I3
.sym 27674 proc_img_addr[3]
.sym 27675 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 27677 proc_fb.dina_SB_LUT4_O_I2
.sym 27679 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 27680 proc_fb.ram.0.2.0_WCLKE
.sym 27686 proc_img_addr[11]
.sym 27688 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 27689 proc_img_addr[10]
.sym 27690 proc_img_addr[12]
.sym 27691 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 27694 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 27696 proc_we
.sym 27698 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[2]
.sym 27702 $PACKER_VCC_NET
.sym 27703 $PACKER_VCC_NET
.sym 27706 img_proc.row_num[2]
.sym 27717 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 27718 $nextpnr_ICESTORM_LC_40$O
.sym 27720 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[2]
.sym 27724 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[3]
.sym 27726 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 27727 $PACKER_VCC_NET
.sym 27730 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[4]
.sym 27732 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 27736 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[5]
.sym 27738 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 27739 $PACKER_VCC_NET
.sym 27742 $nextpnr_ICESTORM_LC_41$I3
.sym 27744 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 27745 $PACKER_VCC_NET
.sym 27752 $nextpnr_ICESTORM_LC_41$I3
.sym 27755 proc_img_addr[12]
.sym 27756 proc_img_addr[10]
.sym 27757 proc_img_addr[11]
.sym 27758 proc_we
.sym 27762 img_proc.row_num[2]
.sym 27768 img_proc.histogram[1][2]
.sym 27769 cam_fb.ram.0.1.0_WCLKE
.sym 27770 cam_fb.ram.0.3.0_WCLKE
.sym 27771 img_proc.histogram[1][4]
.sym 27773 cam_fb.ram.0.4.0_WCLKE
.sym 27774 cam_fb.ram.0.2.0_WCLKE
.sym 27775 cam_fb.ram.0.0.0_WCLKE
.sym 27781 img_proc.col_rg[3]
.sym 27782 orig_img_addr[4]
.sym 27788 capture.vsync_3up
.sym 27793 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_I1
.sym 27798 proc_fb.ram.2.4.0_RDATA_1
.sym 27800 proc_fb.ram.2.4.0_RDATA
.sym 27803 $PACKER_GND_NET
.sym 27829 proc_img_addr[12]
.sym 27832 proc_fb.ram.0.2.0_RCLKE
.sym 27833 proc_img_addr[11]
.sym 27835 proc_we
.sym 27836 proc_img_addr[10]
.sym 27837 proc_fb.ram.0.3.0_RCLKE
.sym 27855 proc_fb.ram.0.3.0_RCLKE
.sym 27860 proc_we
.sym 27861 proc_img_addr[12]
.sym 27862 proc_img_addr[11]
.sym 27863 proc_img_addr[10]
.sym 27866 proc_img_addr[10]
.sym 27867 proc_we
.sym 27868 proc_img_addr[12]
.sym 27869 proc_img_addr[11]
.sym 27878 proc_img_addr[12]
.sym 27879 proc_img_addr[11]
.sym 27880 proc_img_addr[10]
.sym 27881 proc_we
.sym 27886 proc_fb.ram.0.2.0_RCLKE
.sym 27889 clk50mhz_$glb_clk
.sym 27891 proc_fb.ram.2.1.0_RDATA_1_SB_LUT4_I0_O
.sym 27893 proc_img_addr[3]
.sym 27896 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_O
.sym 27898 proc_fb.ram.2.0.0_RDATA_1_SB_LUT4_I0_O
.sym 27900 cam_fb.ram.0.4.0_WCLKE
.sym 27904 cam_fb.ram.0.2.0_WCLKE
.sym 27911 img_proc.histogram[1]_SB_DFFER_Q_E
.sym 27914 cam_fb.ram.0.3.0_WCLKE
.sym 27915 capture_addr[0]
.sym 27916 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_I3
.sym 27918 proc_img_addr[6]
.sym 27919 capture_addr[12]
.sym 27920 proc_img_addr[1]
.sym 27924 proc_fb.ram.2.1.0_RDATA_1_SB_LUT4_I0_O
.sym 27925 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I3_I2
.sym 27934 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I1
.sym 27942 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_I3
.sym 27947 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I3
.sym 27953 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I3_I2
.sym 27959 capture.cnt_byte_SB_LUT4_I2_O
.sym 27963 $PACKER_GND_NET
.sym 27989 $PACKER_GND_NET
.sym 28001 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I3
.sym 28002 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I3_I2
.sym 28003 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I1
.sym 28004 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_I3
.sym 28011 capture.cnt_byte_SB_LUT4_I2_O
.sym 28012 clk50mhz_$glb_clk
.sym 28013 rst$SB_IO_IN_$glb_sr
.sym 28018 proc_fb.ram.2.4.0_RDATA_1_SB_LUT4_I3_O
.sym 28019 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_O
.sym 28020 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I3_O
.sym 28022 capture_data[9]
.sym 28028 orig_img_addr[3]
.sym 28041 display_img_addr[3]
.sym 28043 display_img_addr[4]
.sym 28044 display_img_addr[5]
.sym 28045 display_img_addr[2]
.sym 28066 capture.vsync_3up
.sym 28073 $PACKER_GND_NET
.sym 28133 $PACKER_GND_NET
.sym 28134 capture.vsync_3up
.sym 28135 clk50mhz_$glb_clk
.sym 28136 rst$SB_IO_IN_$glb_sr
.sym 28138 proc_img_addr[6]
.sym 28141 proc_img_addr[8]
.sym 28152 proc_fb.ram.0.1.0_RCLKE
.sym 28162 proc_img_addr[8]
.sym 28168 proc_img_addr[1]
.sym 28178 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 28181 capture.href_rg2
.sym 28184 capture.vsync_3up
.sym 28186 capture_addr[0]
.sym 28189 capture.cnt_byte_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 28193 capture.cnt_pxl_base[0]
.sym 28202 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2
.sym 28204 capture.cnt_pxl_SB_DFFER_Q_3_D_SB_LUT4_O_I2
.sym 28207 capture.cnt_pxl_SB_DFFER_Q_3_D_SB_LUT4_O_I3
.sym 28211 capture.vsync_3up
.sym 28212 capture_addr[0]
.sym 28213 capture.cnt_pxl_base[0]
.sym 28214 capture.href_rg2
.sym 28223 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 28224 capture.href_rg2
.sym 28225 capture.vsync_3up
.sym 28226 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2
.sym 28253 capture.href_rg2
.sym 28254 capture.cnt_pxl_SB_DFFER_Q_3_D_SB_LUT4_O_I3
.sym 28255 capture.cnt_pxl_SB_DFFER_Q_3_D_SB_LUT4_O_I2
.sym 28256 capture.vsync_3up
.sym 28257 capture.cnt_byte_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 28258 clk50mhz_$glb_clk
.sym 28259 rst$SB_IO_IN_$glb_sr
.sym 28267 proc_img_addr[9]
.sym 28274 orig_img_addr[6]
.sym 28275 orig_img_addr[8]
.sym 28396 cam_fb.ram.2.2.0_RDATA
.sym 28584 led[4]$SB_IO_OUT
.sym 28595 led[4]$SB_IO_OUT
.sym 28608 proc_fb.ram.0.3.0_RDATA
.sym 28612 proc_fb.ram.0.3.0_RDATA_1
.sym 28619 proc_img_addr[6]
.sym 28623 proc_fb.ram.0.3.0_RDATA
.sym 28625 proc_img_addr[8]
.sym 28672 led[3]$SB_IO_OUT
.sym 28713 led[3]$SB_IO_OUT
.sym 28746 display_img_addr[9]
.sym 28747 led[0]$SB_IO_OUT
.sym 28753 led[2]$SB_IO_OUT
.sym 28763 display_img_addr[2]
.sym 28765 proc_img_pxl[3]
.sym 28778 proc_fb.ram.0.0.0_RCLKE
.sym 28783 proc_fb.ram.0.3.0_WCLKE
.sym 28789 display_img_addr[4]
.sym 28790 display_img_addr[4]
.sym 28797 proc_fb.ram.0.3.0_RDATA_1
.sym 28798 display_img_addr[5]
.sym 28799 display_img_addr[0]
.sym 28820 display_img_addr[9]
.sym 28821 proc_fb.ram.0.3.0_RDATA
.sym 28865 display_img_addr[9]
.sym 28886 proc_fb.ram.0.3.0_RDATA
.sym 28895 proc_fb.ram.0.0.0_RDATA
.sym 28899 proc_fb.ram.0.0.0_RDATA_1
.sym 28903 proc_img_addr[9]
.sym 28908 proc_img_addr[6]
.sym 28909 proc_img_addr[8]
.sym 28911 proc_img_addr[3]
.sym 28921 display_img_addr[9]
.sym 28924 proc_fb.ram.0.0.0_WCLKE
.sym 28928 proc_fb.ram.0.3.0_RCLKE
.sym 28964 proc_img_addr[9]
.sym 28997 proc_img_addr[9]
.sym 29036 display_img_addr[8]
.sym 29040 display_img_addr[2]
.sym 29043 display_img_addr[0]
.sym 29050 proc_img_pxl[3]
.sym 29141 proc_fb.ram.1.3.0_RDATA
.sym 29145 proc_fb.ram.1.3.0_RDATA_1
.sym 29149 img_proc.colorpxls_left[5]
.sym 29152 proc_img_addr[6]
.sym 29153 proc_img_addr[3]
.sym 29154 proc_img_addr[8]
.sym 29157 proc_img_addr[1]
.sym 29168 proc_fb.ram.0.3.0_WCLKE
.sym 29169 proc_fb.ram.0.3.0_WCLKE
.sym 29272 proc_fb.ram.1.3.0_RDATA
.sym 29277 led_SB_LUT4_O_I1
.sym 29280 proc_img_pxl[7]
.sym 29283 display_img_addr[8]
.sym 29286 display_img_addr[5]
.sym 29287 proc_fb.ram.0.3.0_RDATA_1
.sym 29291 display_img_addr[2]
.sym 29292 display_img_addr[4]
.sym 29295 display_img_addr[5]
.sym 29297 display_img_addr[0]
.sym 29313 proc_fb.ram.1.3.0_RDATA
.sym 29325 proc_img_pxl[7]
.sym 29356 proc_fb.ram.1.3.0_RDATA
.sym 29379 proc_img_pxl[7]
.sym 29387 proc_fb.ram.1.0.0_RDATA
.sym 29391 proc_fb.ram.1.0.0_RDATA_1
.sym 29393 proc_img_addr[3]
.sym 29396 proc_img_addr[3]
.sym 29403 proc_img_addr[6]
.sym 29404 proc_img_addr[8]
.sym 29412 display_img_addr[9]
.sym 29416 proc_fb.ram.0.0.0_WCLKE
.sym 29448 proc_img_addr[9]
.sym 29461 proc_img_addr[9]
.sym 29485 proc_img_addr[9]
.sym 29518 proc_img_addr[6]
.sym 29520 $PACKER_VCC_NET
.sym 29522 display_img_addr[9]
.sym 29525 display_img_addr[8]
.sym 29531 proc_fb.ram.1.0.0_RDATA
.sym 29532 display_img_addr[0]
.sym 29534 proc_img_pxl[3]
.sym 29535 display_img_addr[1]
.sym 29540 proc_fb.ram.1.0.0_RDATA_1
.sym 29541 img_proc.colorpxls_bin012[2]
.sym 29543 img_proc.colorpxls_bin012[3]
.sym 29571 proc_img_addr[6]
.sym 29591 proc_img_addr[6]
.sym 29633 proc_fb.ram.0.4.0_RDATA
.sym 29637 proc_fb.ram.0.4.0_RDATA_1
.sym 29645 proc_img_addr[8]
.sym 29649 proc_img_addr[3]
.sym 29655 proc_fb.ram.0.3.0_WCLKE
.sym 29656 img_proc.colorpxls_bin012[0]
.sym 29657 img_proc.colorpxls_bin012[5]
.sym 29658 img_proc.colorpxls_bin012[1]
.sym 29659 img_proc.colorpxls_bin012[6]
.sym 29660 proc_fb.ram.0.4.0_RDATA_1
.sym 29661 img_proc.colorpxls_bin012[7]
.sym 29664 img_proc.colorpxls_bin012[10]
.sym 29665 proc_fb.ram.0.3.0_WCLKE
.sym 29676 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 29677 img_proc.colorpxls_bin012[5]
.sym 29683 img_proc.colorpxls_bin012_SB_DFFER_Q_E
.sym 29684 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 29686 img_proc.colorpxls_bin012[0]
.sym 29687 img_proc.colorpxls_bin012[1]
.sym 29690 img_proc.colorpxls_bin012[2]
.sym 29691 img_proc.colorpxls_bin012[3]
.sym 29695 img_proc.colorpxls_bin012[7]
.sym 29700 img_proc.colorpxls_bin012[4]
.sym 29702 img_proc.colorpxls_bin012[6]
.sym 29704 $nextpnr_ICESTORM_LC_13$O
.sym 29706 img_proc.colorpxls_bin012[0]
.sym 29710 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 29712 img_proc.colorpxls_bin012[1]
.sym 29716 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 29717 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 29719 img_proc.colorpxls_bin012[2]
.sym 29720 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 29722 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 29723 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 29725 img_proc.colorpxls_bin012[3]
.sym 29726 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 29728 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 29729 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 29730 img_proc.colorpxls_bin012[4]
.sym 29732 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 29734 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 29735 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 29737 img_proc.colorpxls_bin012[5]
.sym 29738 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 29740 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 29741 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 29742 img_proc.colorpxls_bin012[6]
.sym 29744 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 29746 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 29747 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 29749 img_proc.colorpxls_bin012[7]
.sym 29750 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 29751 img_proc.colorpxls_bin012_SB_DFFER_Q_E
.sym 29752 clk50mhz_$glb_clk
.sym 29753 rst$SB_IO_IN_$glb_sr
.sym 29762 cam_fb.ram.1.2.0_RDATA
.sym 29764 proc_fb.ram.0.3.0_RDATA
.sym 29765 cam_fb.ram.1.2.0_RDATA
.sym 29768 display_img_addr[8]
.sym 29771 display_img_addr[9]
.sym 29779 proc_fb.ram.0.3.0_RDATA_1
.sym 29783 display_img_addr[2]
.sym 29784 display_img_addr[4]
.sym 29786 img_proc.colorpxls_bin012[8]
.sym 29787 img_proc.colorpxls_bin012[6]
.sym 29788 img_proc.colorpxls_bin012[9]
.sym 29789 display_img_addr[5]
.sym 29790 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 29795 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 29801 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 29802 img_proc.colorpxls_bin012[1]
.sym 29803 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 29804 img_proc.colorpxls_bin012[9]
.sym 29806 img_proc.colorpxls_bin012_SB_DFFER_Q_E
.sym 29809 img_proc.colorpxls_bin012[0]
.sym 29817 img_proc.colorpxls_bin012[0]
.sym 29819 img_proc.colorpxls_bin012[8]
.sym 29820 proc_img_addr[9]
.sym 29821 img_proc.colorpxls_bin012[10]
.sym 29825 img_proc.colorpxls_left_SB_DFFER_Q_E
.sym 29827 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 29828 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 29829 img_proc.colorpxls_bin012[8]
.sym 29831 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 29833 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[10]
.sym 29834 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 29835 img_proc.colorpxls_bin012[9]
.sym 29837 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 29840 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 29841 img_proc.colorpxls_bin012[10]
.sym 29843 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[10]
.sym 29846 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 29848 img_proc.colorpxls_left_SB_DFFER_Q_E
.sym 29849 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 29861 proc_img_addr[9]
.sym 29866 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 29867 img_proc.colorpxls_bin012[0]
.sym 29870 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 29872 img_proc.colorpxls_bin012[1]
.sym 29873 img_proc.colorpxls_bin012[0]
.sym 29874 img_proc.colorpxls_bin012_SB_DFFER_Q_E
.sym 29875 clk50mhz_$glb_clk
.sym 29876 rst$SB_IO_IN_$glb_sr
.sym 29879 proc_fb.ram.1.2.0_RDATA
.sym 29883 proc_fb.ram.1.2.0_RDATA_1
.sym 29885 proc_img_addr[8]
.sym 29886 proc_img_addr[1]
.sym 29887 proc_img_addr[1]
.sym 29888 proc_img_addr[8]
.sym 29893 proc_img_addr[3]
.sym 29896 proc_img_addr[6]
.sym 29903 img_proc.colorpxls_left[5]
.sym 29904 proc_fb.ram.0.2.0_RCLKE
.sym 29905 proc_img_addr[9]
.sym 29908 display_img_addr[9]
.sym 29909 img_proc.colorpxls[1]
.sym 29911 display_img_addr[7]
.sym 29912 display_img_addr[6]
.sym 29921 img_proc.colorpxls_left[3]
.sym 29928 img_proc.colorpxls_left[2]
.sym 29929 img_proc.colorpxls_left_SB_DFFER_Q_E
.sym 29930 img_proc.colorpxls_left[4]
.sym 29932 img_proc.colorpxls_left[1]
.sym 29933 img_proc.colorpxls_left[0]
.sym 29937 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 29945 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 29947 img_proc.colorpxls_left[5]
.sym 29948 img_proc.colorpxls_left[6]
.sym 29949 img_proc.colorpxls_left[7]
.sym 29950 $nextpnr_ICESTORM_LC_17$O
.sym 29953 img_proc.colorpxls_left[0]
.sym 29956 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 29959 img_proc.colorpxls_left[1]
.sym 29962 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 29963 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 29964 img_proc.colorpxls_left[2]
.sym 29966 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 29968 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 29969 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 29971 img_proc.colorpxls_left[3]
.sym 29972 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 29974 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 29975 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 29976 img_proc.colorpxls_left[4]
.sym 29978 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 29980 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 29981 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 29982 img_proc.colorpxls_left[5]
.sym 29984 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 29986 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 29987 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 29988 img_proc.colorpxls_left[6]
.sym 29990 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 29992 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 29993 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 29994 img_proc.colorpxls_left[7]
.sym 29996 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 29997 img_proc.colorpxls_left_SB_DFFER_Q_E
.sym 29998 clk50mhz_$glb_clk
.sym 29999 rst$SB_IO_IN_$glb_sr
.sym 30008 cam_fb.ram.1.3.0_RDATA
.sym 30010 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 30011 cam_fb.ram.1.3.0_RDATA
.sym 30012 $PACKER_VCC_NET
.sym 30013 proc_fb.ram.1.2.0_RDATA_1
.sym 30014 display_img_addr[8]
.sym 30015 img_proc.colorpxls[3]
.sym 30017 $PACKER_VCC_NET
.sym 30023 img_proc.colorpxls[6]
.sym 30024 img_proc.colorpxls_SB_DFFER_Q_E
.sym 30025 display_img_addr[0]
.sym 30026 proc_img_pxl[3]
.sym 30027 display_img_addr[1]
.sym 30028 proc_fb.ram.1.0.0_RDATA_1
.sym 30029 img_proc.colorpxls[0]
.sym 30030 img_proc.colorpxls_left[0]
.sym 30031 img_proc.colorpxls_SB_DFFER_Q_E
.sym 30036 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 30042 img_proc.colorpxls_left[9]
.sym 30043 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 30045 img_proc.col_inframe[5]
.sym 30048 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 30053 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 30056 img_proc.colorpxls_left[0]
.sym 30059 img_proc.colorpxls_left[10]
.sym 30064 img_proc.colorpxls_left[0]
.sym 30065 img_proc.colorpxls_left[8]
.sym 30068 img_proc.colorpxls_left_SB_DFFER_Q_E
.sym 30071 img_proc.colorpxls_left[1]
.sym 30073 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 30074 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 30075 img_proc.colorpxls_left[8]
.sym 30077 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 30079 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[10]
.sym 30080 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 30082 img_proc.colorpxls_left[9]
.sym 30083 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 30086 img_proc.colorpxls_left[10]
.sym 30087 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 30089 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[10]
.sym 30092 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 30093 img_proc.col_inframe[5]
.sym 30094 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 30099 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 30101 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 30110 img_proc.colorpxls_left[0]
.sym 30111 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 30113 img_proc.colorpxls_left[1]
.sym 30118 img_proc.colorpxls_left[0]
.sym 30119 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 30120 img_proc.colorpxls_left_SB_DFFER_Q_E
.sym 30121 clk50mhz_$glb_clk
.sym 30122 rst$SB_IO_IN_$glb_sr
.sym 30125 proc_fb.ram.1.1.0_RDATA
.sym 30129 proc_fb.ram.1.1.0_RDATA_1
.sym 30133 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 30134 img_proc.colorpxls_bin67_SB_DFFER_Q_E
.sym 30136 proc_img_addr[3]
.sym 30137 proc_img_addr[8]
.sym 30139 img_proc.colorpxls_left[9]
.sym 30140 proc_img_addr[1]
.sym 30143 proc_fb.ram.0.2.0_WCLKE
.sym 30145 $PACKER_VCC_NET
.sym 30147 img_proc.colorpxls[1]
.sym 30148 $PACKER_VCC_NET
.sym 30149 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_6_I1
.sym 30150 img_proc.colorpxls[5]
.sym 30151 $PACKER_VCC_NET
.sym 30152 img_proc.colorpxls_SB_DFFER_Q_E
.sym 30153 proc_fb.ram.0.4.0_RDATA_1
.sym 30155 img_proc.colorpxls[6]
.sym 30156 proc_fb.ram.0.3.0_WCLKE
.sym 30157 display_img_addr[3]
.sym 30158 proc_fb.ram.0.3.0_WCLKE
.sym 30165 img_proc.colorpxls_left[9]
.sym 30169 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 30170 img_proc.colorpxls_rght[5]
.sym 30172 img_proc.colorpxls_rght[6]
.sym 30174 img_proc.colorpxls_left[10]
.sym 30175 img_proc.colorpxls_rght[9]
.sym 30178 img_proc.colorpxls_left[1]
.sym 30180 img_proc.colorpxls[0]
.sym 30184 img_proc.colorpxls[1]
.sym 30185 proc_img_addr[6]
.sym 30189 img_proc.colorpxls_rght[10]
.sym 30191 img_proc.colorpxls_SB_DFFER_Q_E
.sym 30197 img_proc.colorpxls[0]
.sym 30198 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 30203 img_proc.colorpxls_left[10]
.sym 30204 img_proc.colorpxls_rght[9]
.sym 30205 img_proc.colorpxls_left[9]
.sym 30206 img_proc.colorpxls_rght[10]
.sym 30210 img_proc.colorpxls_rght[6]
.sym 30216 img_proc.colorpxls_rght[5]
.sym 30221 img_proc.colorpxls[0]
.sym 30222 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 30223 img_proc.colorpxls[1]
.sym 30229 img_proc.colorpxls_left[1]
.sym 30241 proc_img_addr[6]
.sym 30243 img_proc.colorpxls_SB_DFFER_Q_E
.sym 30244 clk50mhz_$glb_clk
.sym 30245 rst$SB_IO_IN_$glb_sr
.sym 30259 img_proc.colorpxls[7]
.sym 30260 img_proc.colorpxls[8]
.sym 30261 img_proc.colorpxls[6]
.sym 30264 proc_img_pxl[7]
.sym 30265 img_proc.colorpxls[6]
.sym 30267 img_proc.colorpxls[4]
.sym 30268 img_proc.colorpxls[1]
.sym 30271 proc_fb.ram.0.3.0_RDATA_1
.sym 30272 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 30273 img_proc.colorpxls_rght[10]
.sym 30274 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 30275 display_img_addr[4]
.sym 30276 display_img_addr[2]
.sym 30277 display_img_addr[3]
.sym 30278 proc_fb.ram.1.1.0_RDATA_1
.sym 30279 display_img_addr[5]
.sym 30280 display_img_addr[5]
.sym 30281 display_img_addr[4]
.sym 30287 img_proc.colorpxls_left[8]
.sym 30291 img_proc.colorpxls_left[10]
.sym 30297 img_proc.colorpxls_rght[10]
.sym 30313 img_proc.colorpxls_rght[9]
.sym 30328 img_proc.colorpxls_rght[10]
.sym 30340 img_proc.colorpxls_rght[9]
.sym 30351 img_proc.colorpxls_left[8]
.sym 30356 img_proc.colorpxls_left[10]
.sym 30371 proc_fb.ram.1.4.0_RDATA
.sym 30375 proc_fb.ram.1.4.0_RDATA_1
.sym 30378 proc_img_addr[9]
.sym 30379 proc_img_addr[9]
.sym 30383 img_proc.colorpxls_bin567_SB_DFFER_Q_E
.sym 30384 img_proc.colorpxls[9]
.sym 30385 proc_img_addr[1]
.sym 30387 proc_img_addr[8]
.sym 30388 proc_img_addr[3]
.sym 30389 img_proc.colorpxls[2]
.sym 30393 img_proc.colorpxls_bin01[8]
.sym 30394 img_proc.colorpxls[1]
.sym 30395 display_img_addr[7]
.sym 30396 display_img_addr[6]
.sym 30400 display_img_addr[9]
.sym 30401 proc_img_addr[9]
.sym 30402 img_proc.colorpxls_bin01[2]
.sym 30403 proc_fb.ram.0.2.0_RCLKE
.sym 30404 display_img_addr[7]
.sym 30413 img_proc.colorpxls_left[0]
.sym 30415 img_proc.colorpxls_left[2]
.sym 30417 img_proc.colorpxls_left[9]
.sym 30424 img_proc.colorpxls_left[7]
.sym 30432 proc_img_addr[9]
.sym 30436 img_proc.colorpxls_left[5]
.sym 30446 img_proc.colorpxls_left[7]
.sym 30450 proc_img_addr[9]
.sym 30458 img_proc.colorpxls_left[5]
.sym 30470 img_proc.colorpxls_left[9]
.sym 30475 img_proc.colorpxls_left[2]
.sym 30487 img_proc.colorpxls_left[0]
.sym 30500 cam_fb.ram.0.0.0_RDATA
.sym 30503 cam_fb.ram.0.0.0_RDATA
.sym 30504 img_proc.colorpxls[10]
.sym 30505 $PACKER_VCC_NET
.sym 30508 img_proc.colorpxls[11]
.sym 30510 display_img_addr[8]
.sym 30513 $PACKER_VCC_NET
.sym 30515 proc_fb.ram.1.4.0_RDATA
.sym 30516 proc_fb.ram.0.1.0_RDATA_1
.sym 30517 img_proc.colorpxls[0]
.sym 30518 proc_fb.ram.0.1.0_WCLKE
.sym 30520 proc_fb.ram.1.0.0_RDATA_1
.sym 30521 img_proc.centroid_tmp_SB_LUT4_O_2_I2
.sym 30522 proc_img_pxl[3]
.sym 30524 display_img_addr[0]
.sym 30525 display_img_addr[1]
.sym 30527 proc_fb.ram.0.1.0_WCLKE
.sym 30537 img_proc.colorpxls_bin01[4]
.sym 30539 img_proc.colorpxls_bin01[1]
.sym 30540 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 30543 img_proc.colorpxls_bin01[2]
.sym 30544 img_proc.colorpxls_bin01_SB_DFFER_Q_E
.sym 30545 img_proc.colorpxls_bin01[0]
.sym 30548 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 30552 img_proc.colorpxls_bin01[3]
.sym 30556 img_proc.colorpxls_bin01[7]
.sym 30562 img_proc.colorpxls_bin01[5]
.sym 30563 img_proc.colorpxls_bin01[6]
.sym 30565 $nextpnr_ICESTORM_LC_14$O
.sym 30567 img_proc.colorpxls_bin01[0]
.sym 30571 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 30573 img_proc.colorpxls_bin01[1]
.sym 30577 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 30578 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 30579 img_proc.colorpxls_bin01[2]
.sym 30581 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 30583 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 30584 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 30586 img_proc.colorpxls_bin01[3]
.sym 30587 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 30589 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 30590 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 30592 img_proc.colorpxls_bin01[4]
.sym 30593 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 30595 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 30596 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 30597 img_proc.colorpxls_bin01[5]
.sym 30599 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 30601 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 30602 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 30603 img_proc.colorpxls_bin01[6]
.sym 30605 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 30607 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 30608 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 30610 img_proc.colorpxls_bin01[7]
.sym 30611 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 30612 img_proc.colorpxls_bin01_SB_DFFER_Q_E
.sym 30613 clk50mhz_$glb_clk
.sym 30614 rst$SB_IO_IN_$glb_sr
.sym 30617 proc_fb.ram.0.1.0_RDATA
.sym 30621 proc_fb.ram.0.1.0_RDATA_1
.sym 30623 img_proc.colorpxls_bin01[4]
.sym 30624 cam_fb.ram.0.1.0_WCLKE
.sym 30625 cam_fb.ram.0.1.0_WCLKE
.sym 30628 proc_img_addr[6]
.sym 30629 img_proc.colorpxls_bin01[5]
.sym 30630 $PACKER_VCC_NET
.sym 30632 proc_img_addr[3]
.sym 30633 img_proc.colorpxls_bin01[2]
.sym 30634 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 30635 img_proc.colorpxls_bin01[3]
.sym 30637 proc_img_addr[1]
.sym 30639 img_proc.colorpxls[1]
.sym 30640 img_proc.colorpxls[6]
.sym 30642 img_proc.colorpxls[5]
.sym 30643 proc_fb.ram.0.3.0_WCLKE
.sym 30644 $PACKER_VCC_NET
.sym 30645 proc_fb.ram.0.4.0_RDATA_1
.sym 30647 $PACKER_VCC_NET
.sym 30648 img_proc.centroid_tmp_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 30649 img_proc.colorpxls_bin67[5]
.sym 30650 proc_fb.ram.0.3.0_WCLKE
.sym 30651 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 30657 img_proc.colorpxls_bin01[9]
.sym 30658 img_proc.colorpxls_bin01[10]
.sym 30661 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 30664 img_proc.colorpxls_bin01[8]
.sym 30667 img_proc.colorpxls_bin01_SB_DFFER_Q_E
.sym 30668 img_proc.colorpxls[8]
.sym 30669 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 30670 img_proc.histogram[0]_SB_DFFER_Q_E
.sym 30671 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 30675 proc_img_addr[8]
.sym 30678 img_proc.colorpxls_bin01[1]
.sym 30684 img_proc.colorpxls_bin01[0]
.sym 30686 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 30688 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 30689 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 30690 img_proc.colorpxls_bin01[8]
.sym 30692 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 30694 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[10]
.sym 30695 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 30697 img_proc.colorpxls_bin01[9]
.sym 30698 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 30701 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 30703 img_proc.colorpxls_bin01[10]
.sym 30704 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[10]
.sym 30707 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 30708 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 30709 img_proc.histogram[0]_SB_DFFER_Q_E
.sym 30713 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 30714 img_proc.colorpxls_bin01[0]
.sym 30719 proc_img_addr[8]
.sym 30725 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 30726 img_proc.colorpxls_bin01[0]
.sym 30727 img_proc.colorpxls_bin01[1]
.sym 30731 img_proc.colorpxls[8]
.sym 30735 img_proc.colorpxls_bin01_SB_DFFER_Q_E
.sym 30736 clk50mhz_$glb_clk
.sym 30737 rst$SB_IO_IN_$glb_sr
.sym 30746 cam_fb.ram.0.3.0_WCLKE
.sym 30749 cam_fb.ram.0.3.0_WCLKE
.sym 30754 img_proc.colorpxls_bin01[9]
.sym 30756 img_proc.colorpxls_bin01[10]
.sym 30758 img_proc.histogram[0]_SB_DFFER_Q_E
.sym 30759 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 30760 img_proc.colorpxls_bin01[0]
.sym 30762 proc_fb.ram.0.1.0_RDATA
.sym 30763 proc_fb.ram.0.3.0_RDATA_1
.sym 30764 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 30765 capture_data[1]
.sym 30766 proc_fb.ram.1.1.0_RDATA_1
.sym 30767 display_img_addr[2]
.sym 30769 display_img_addr[3]
.sym 30770 display_img_addr[4]
.sym 30772 display_img_addr[5]
.sym 30773 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 30779 img_proc.colorpxls[4]
.sym 30781 img_proc.colorpxls[3]
.sym 30782 img_proc.colorpxls_bin67[3]
.sym 30783 img_proc.colorpxls_bin67[4]
.sym 30784 img_proc.colorpxls[10]
.sym 30786 img_proc.colorpxls[11]
.sym 30787 img_proc.colorpxls[2]
.sym 30788 img_proc.colorpxls_bin67[2]
.sym 30790 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O
.sym 30792 img_proc.colorpxls[10]
.sym 30794 img_proc.centroid_tmp_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 30795 img_proc.centroid_tmp_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 30798 proc_fb.dina_SB_LUT4_O_8_I2
.sym 30799 img_proc.colorpxls[1]
.sym 30800 img_proc.colorpxls[6]
.sym 30801 img_proc.centroid_tmp_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 30802 img_proc.colorpxls[5]
.sym 30805 img_proc.colorpxls_bin67[9]
.sym 30807 img_proc.colorpxls_bin67[10]
.sym 30809 img_proc.colorpxls_bin67[5]
.sym 30812 img_proc.colorpxls[4]
.sym 30813 img_proc.colorpxls_bin67[3]
.sym 30814 img_proc.colorpxls_bin67[4]
.sym 30815 img_proc.colorpxls[5]
.sym 30819 img_proc.colorpxls[10]
.sym 30824 img_proc.centroid_tmp_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 30825 img_proc.colorpxls[10]
.sym 30826 img_proc.centroid_tmp_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 30827 img_proc.colorpxls_bin67[9]
.sym 30831 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O
.sym 30832 proc_fb.dina_SB_LUT4_O_8_I2
.sym 30839 img_proc.colorpxls[2]
.sym 30843 img_proc.colorpxls[1]
.sym 30848 img_proc.colorpxls_bin67[2]
.sym 30849 img_proc.colorpxls_bin67[5]
.sym 30850 img_proc.colorpxls[3]
.sym 30851 img_proc.colorpxls[6]
.sym 30854 img_proc.colorpxls_bin67[10]
.sym 30855 img_proc.centroid_tmp_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 30856 img_proc.colorpxls[11]
.sym 30863 proc_fb.ram.0.2.0_RDATA
.sym 30867 proc_fb.ram.0.2.0_RDATA_1
.sym 30869 proc_img_addr[3]
.sym 30872 proc_img_addr[3]
.sym 30873 img_proc.centroid_tmp_SB_LUT4_O_I0
.sym 30875 proc_img_addr[6]
.sym 30876 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O
.sym 30879 proc_img_addr[1]
.sym 30883 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 30885 proc_img_addr[9]
.sym 30886 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 30887 display_img_addr[9]
.sym 30888 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 30889 display_img_addr[6]
.sym 30891 display_img_addr[7]
.sym 30892 display_img_addr[8]
.sym 30893 display_img_addr[9]
.sym 30894 img_proc.histogram[7][5]
.sym 30895 proc_fb.ram.0.2.0_RCLKE
.sym 30896 proc_img_addr[9]
.sym 30904 img_proc.colorpxls_bin67[2]
.sym 30905 img_proc.colorpxls_bin67[3]
.sym 30906 img_proc.colorpxls_bin67[4]
.sym 30907 img_proc.colorpxls_bin67[5]
.sym 30915 img_proc.colorpxls_bin67[0]
.sym 30916 img_proc.colorpxls_bin67[1]
.sym 30917 img_proc.colorpxls_bin67[7]
.sym 30923 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 30929 img_proc.colorpxls_bin67_SB_DFFER_Q_E
.sym 30931 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 30932 img_proc.colorpxls_bin67[6]
.sym 30934 $nextpnr_ICESTORM_LC_16$O
.sym 30937 img_proc.colorpxls_bin67[0]
.sym 30940 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 30943 img_proc.colorpxls_bin67[1]
.sym 30946 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 30947 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 30949 img_proc.colorpxls_bin67[2]
.sym 30950 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 30952 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 30953 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 30955 img_proc.colorpxls_bin67[3]
.sym 30956 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 30958 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 30959 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 30961 img_proc.colorpxls_bin67[4]
.sym 30962 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 30964 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 30965 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 30967 img_proc.colorpxls_bin67[5]
.sym 30968 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 30970 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 30971 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 30972 img_proc.colorpxls_bin67[6]
.sym 30974 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 30976 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 30977 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 30978 img_proc.colorpxls_bin67[7]
.sym 30980 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 30981 img_proc.colorpxls_bin67_SB_DFFER_Q_E
.sym 30982 clk50mhz_$glb_clk
.sym 30983 rst$SB_IO_IN_$glb_sr
.sym 30994 proc_img_addr[6]
.sym 30997 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 31003 $PACKER_GND_NET
.sym 31006 $PACKER_VCC_NET
.sym 31008 $PACKER_VCC_NET
.sym 31009 proc_img_addr[8]
.sym 31010 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 31011 display_img_addr[0]
.sym 31012 display_img_addr[1]
.sym 31013 proc_fb.ram.0.1.0_RDATA_1
.sym 31014 proc_fb.ram.0.1.0_WCLKE
.sym 31015 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I3_I2
.sym 31016 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 31017 proc_fb.ram.1.0.0_RDATA_1
.sym 31018 proc_img_pxl[1]
.sym 31020 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 31025 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 31026 img_proc.colorpxls[8]
.sym 31027 img_proc.colorpxls_bin67_SB_DFFER_Q_E
.sym 31028 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 31029 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 31030 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I3
.sym 31031 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I3_I2
.sym 31033 img_proc.colorpxls[11]
.sym 31034 proc_fb.ram.0.1.0_RDATA
.sym 31035 proc_fb.ram.0.2.0_RDATA
.sym 31036 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 31037 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 31038 img_proc.colorpxls[10]
.sym 31039 img_proc.colorpxls[5]
.sym 31040 img_proc.histogram[7][7]
.sym 31041 img_proc.colorpxls_bin67[8]
.sym 31042 img_proc.colorpxls_bin67[9]
.sym 31043 img_proc.colorpxls_bin67[10]
.sym 31048 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 31049 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 31050 img_proc.histogram[0][7]
.sym 31052 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 31054 img_proc.histogram[6]_SB_DFFER_Q_E
.sym 31056 img_proc.histogram[0][4]
.sym 31057 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 31058 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 31060 img_proc.colorpxls_bin67[8]
.sym 31061 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 31063 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[10]
.sym 31064 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 31066 img_proc.colorpxls_bin67[9]
.sym 31067 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 31070 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 31072 img_proc.colorpxls_bin67[10]
.sym 31073 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[10]
.sym 31076 img_proc.colorpxls[8]
.sym 31077 img_proc.histogram[7][7]
.sym 31078 img_proc.colorpxls[11]
.sym 31079 img_proc.colorpxls[10]
.sym 31082 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 31084 img_proc.histogram[6]_SB_DFFER_Q_E
.sym 31085 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 31088 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I3
.sym 31089 proc_fb.ram.0.1.0_RDATA
.sym 31090 proc_fb.ram.0.2.0_RDATA
.sym 31091 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I3_I2
.sym 31094 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 31095 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 31096 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 31097 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 31100 img_proc.colorpxls[5]
.sym 31101 img_proc.histogram[0][7]
.sym 31102 img_proc.colorpxls[8]
.sym 31103 img_proc.histogram[0][4]
.sym 31104 img_proc.colorpxls_bin67_SB_DFFER_Q_E
.sym 31105 clk50mhz_$glb_clk
.sym 31106 rst$SB_IO_IN_$glb_sr
.sym 31109 cam_fb.ram.0.1.0_RDATA
.sym 31113 cam_fb.ram.0.1.0_RDATA_1
.sym 31119 proc_img_addr[1]
.sym 31121 $PACKER_VCC_NET
.sym 31123 img_proc.colorpxls_bin67_SB_DFFER_Q_E
.sym 31124 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 31125 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 31126 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I3
.sym 31127 proc_fb.ram.0.2.0_WCLKE
.sym 31128 img_proc.histogram[0][8]
.sym 31129 img_proc.colorpxls_bin67_SB_DFFER_Q_E
.sym 31130 proc_img_addr[3]
.sym 31131 img_proc.colorpxls[1]
.sym 31132 proc_fb.ram.1.3.0_RDATA_1
.sym 31133 $PACKER_VCC_NET
.sym 31134 proc_fb.ram.0.3.0_WCLKE
.sym 31135 img_proc.colorpxls[5]
.sym 31136 img_proc.colorpxls_bin67_SB_DFFER_Q_E
.sym 31137 proc_fb.ram.0.4.0_RDATA_1
.sym 31138 proc_fb.ram.0.1.0_RDATA_SB_LUT4_I0_O
.sym 31139 $PACKER_VCC_NET
.sym 31140 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 31142 $PACKER_VCC_NET
.sym 31148 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 31153 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 31155 img_proc.histogram[7][4]
.sym 31156 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 31157 img_proc.histogram[7][2]
.sym 31158 img_proc.histogram[7][3]
.sym 31159 img_proc.histogram[7][1]
.sym 31160 img_proc.histogram[7][0]
.sym 31161 img_proc.histogram[7][7]
.sym 31162 img_proc.histogram[7][6]
.sym 31164 img_proc.histogram[7][5]
.sym 31170 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 31176 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 31177 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 31178 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 31179 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 31180 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[1]
.sym 31182 img_proc.histogram[7][0]
.sym 31183 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 31186 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[2]
.sym 31188 img_proc.histogram[7][1]
.sym 31189 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 31192 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[3]
.sym 31194 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 31195 img_proc.histogram[7][2]
.sym 31198 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[4]
.sym 31200 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 31201 img_proc.histogram[7][3]
.sym 31204 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[5]
.sym 31206 img_proc.histogram[7][4]
.sym 31207 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 31210 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[6]
.sym 31212 img_proc.histogram[7][5]
.sym 31213 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 31216 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[7]
.sym 31218 img_proc.histogram[7][6]
.sym 31219 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 31222 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[8]
.sym 31224 img_proc.histogram[7][7]
.sym 31225 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 31232 cam_fb.ram.0.1.0_RDATA_2
.sym 31236 cam_fb.ram.0.1.0_RDATA_3
.sym 31238 cam_fb.ram.0.2.0_RDATA
.sym 31242 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 31243 cam_fb.ram.0.1.0_RDATA_1
.sym 31244 img_proc.histogram[7][3]
.sym 31245 img_proc.histogram[7][1]
.sym 31246 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 31248 img_proc.histogram[7][0]
.sym 31249 img_proc.histogram[7][7]
.sym 31250 img_proc.histogram[7][6]
.sym 31251 img_proc.histogram[7][4]
.sym 31253 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 31255 proc_fb.ram.0.3.0_RDATA_1
.sym 31256 proc_img_pxl[11]
.sym 31257 cam_fb.ram.0.1.0_WCLKE
.sym 31258 proc_fb.ram.1.1.0_RDATA_1
.sym 31259 capture_addr[2]
.sym 31260 proc_img_addr[6]
.sym 31261 capture_data[1]
.sym 31262 proc_fb.ram.2.2.0_RDATA
.sym 31264 capture_addr[6]
.sym 31265 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 31266 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[8]
.sym 31277 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I1
.sym 31279 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_I3
.sym 31282 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 31283 img_proc.histogram[7][8]
.sym 31284 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 31285 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 31286 img_proc.colorpxls[4]
.sym 31287 proc_fb.ram.1.0.0_RDATA_1
.sym 31288 img_proc.histogram[7][0]
.sym 31290 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 31291 img_proc.colorpxls[1]
.sym 31292 proc_fb.ram.1.3.0_RDATA_1
.sym 31293 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 31294 img_proc.histogram[7][3]
.sym 31295 img_proc.colorpxls[5]
.sym 31297 img_proc.histogram[7][4]
.sym 31299 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 31300 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 31303 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[9]
.sym 31305 img_proc.histogram[7][8]
.sym 31306 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 31309 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[10]
.sym 31312 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 31315 $nextpnr_ICESTORM_LC_35$I3
.sym 31318 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 31325 $nextpnr_ICESTORM_LC_35$I3
.sym 31329 img_proc.histogram[7][4]
.sym 31331 img_proc.colorpxls[5]
.sym 31334 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 31335 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 31336 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 31337 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 31340 img_proc.colorpxls[4]
.sym 31341 img_proc.histogram[7][3]
.sym 31342 img_proc.colorpxls[1]
.sym 31343 img_proc.histogram[7][0]
.sym 31346 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_I3
.sym 31347 proc_fb.ram.1.0.0_RDATA_1
.sym 31348 proc_fb.ram.1.3.0_RDATA_1
.sym 31349 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I1
.sym 31355 proc_fb.ram.2.2.0_RDATA
.sym 31359 proc_fb.ram.2.2.0_RDATA_1
.sym 31364 proc_img_addr[8]
.sym 31366 cam_fb.ram.0.1.0_RDATA_3
.sym 31367 img_proc.col_rg[5]
.sym 31368 $PACKER_GND_NET
.sym 31369 $PACKER_VCC_NET
.sym 31372 img_proc.histogram[6]_SB_DFFER_Q_E
.sym 31373 capture_addr[0]
.sym 31376 $PACKER_VCC_NET
.sym 31377 capture_addr[5]
.sym 31379 capture_addr[4]
.sym 31381 capture_addr[3]
.sym 31382 proc_fb.ram.2.2.0_RDATA_1
.sym 31387 proc_fb.ram.0.2.0_RCLKE
.sym 31388 proc_img_addr[9]
.sym 31394 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I3
.sym 31395 proc_fb.ram.1.2.0_RDATA_1
.sym 31397 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 31398 $PACKER_GND_NET
.sym 31399 proc_fb.ram.1.1.0_RDATA_1_SB_LUT4_I0_O
.sym 31401 proc_fb.ram.1.0.0_RDATA_1_SB_LUT4_I0_O
.sym 31402 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_I3
.sym 31403 proc_fb.ram.1.4.0_RDATA_1
.sym 31404 img_proc.histogram[6][2]
.sym 31405 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 31407 img_proc.histogram[1][2]
.sym 31409 proc_fb.ram.0.4.0_RDATA_1
.sym 31412 capture.blue_SB_DFFER_Q_E
.sym 31413 img_proc.col_rg[4]
.sym 31415 proc_fb.ram.0.3.0_RDATA_1
.sym 31416 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I3_I2
.sym 31418 proc_fb.ram.1.1.0_RDATA_1
.sym 31421 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_I1
.sym 31424 img_proc.col_rg[5]
.sym 31429 $PACKER_GND_NET
.sym 31434 $PACKER_GND_NET
.sym 31440 img_proc.col_rg[5]
.sym 31445 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 31446 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 31447 img_proc.histogram[6][2]
.sym 31448 img_proc.histogram[1][2]
.sym 31451 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_I1
.sym 31452 proc_fb.ram.1.1.0_RDATA_1_SB_LUT4_I0_O
.sym 31453 proc_fb.ram.1.4.0_RDATA_1
.sym 31454 proc_fb.ram.1.0.0_RDATA_1_SB_LUT4_I0_O
.sym 31457 proc_fb.ram.1.1.0_RDATA_1
.sym 31458 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I3
.sym 31459 proc_fb.ram.1.2.0_RDATA_1
.sym 31460 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I3_I2
.sym 31463 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_I1
.sym 31464 proc_fb.ram.0.3.0_RDATA_1
.sym 31465 proc_fb.ram.0.4.0_RDATA_1
.sym 31466 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_I3
.sym 31471 img_proc.col_rg[4]
.sym 31473 capture.blue_SB_DFFER_Q_E
.sym 31474 clk50mhz_$glb_clk
.sym 31475 rst$SB_IO_IN_$glb_sr
.sym 31489 display_img_addr[2]
.sym 31492 img_proc.histogram[6][2]
.sym 31493 display_img_addr[5]
.sym 31494 $PACKER_GND_NET
.sym 31495 img_proc.histogram[1][2]
.sym 31497 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 31498 display_img_addr[4]
.sym 31499 img_proc.histogram[1][0]
.sym 31500 display_img_addr[5]
.sym 31501 proc_img_addr[8]
.sym 31502 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O
.sym 31503 capture_addr[9]
.sym 31504 display_img_addr[1]
.sym 31505 proc_fb.ram.0.1.0_WCLKE
.sym 31506 display_img_addr[4]
.sym 31508 capture_addr[8]
.sym 31519 img_proc.row_num_SB_DFFER_Q_E
.sym 31521 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 31526 img_proc.row_num[1]
.sym 31527 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 31535 img_proc.row_num[2]
.sym 31538 img_proc.row_num[5]
.sym 31544 img_proc.row_num[3]
.sym 31545 img_proc.row_num[4]
.sym 31548 img_proc.row_num[0]
.sym 31549 $nextpnr_ICESTORM_LC_21$O
.sym 31552 img_proc.row_num[0]
.sym 31555 img_proc.row_num_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 31556 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 31557 img_proc.row_num[1]
.sym 31559 img_proc.row_num[0]
.sym 31561 img_proc.row_num_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 31562 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 31564 img_proc.row_num[2]
.sym 31565 img_proc.row_num_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 31567 img_proc.row_num_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 31568 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 31569 img_proc.row_num[3]
.sym 31571 img_proc.row_num_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 31573 img_proc.row_num_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 31574 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 31575 img_proc.row_num[4]
.sym 31577 img_proc.row_num_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 31580 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 31582 img_proc.row_num[5]
.sym 31583 img_proc.row_num_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 31593 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 31595 img_proc.row_num[0]
.sym 31596 img_proc.row_num_SB_DFFER_Q_E
.sym 31597 clk50mhz_$glb_clk
.sym 31598 rst$SB_IO_IN_$glb_sr
.sym 31601 proc_fb.ram.2.4.0_RDATA
.sym 31605 proc_fb.ram.2.4.0_RDATA_1
.sym 31611 proc_img_addr[1]
.sym 31612 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 31615 img_proc.col_rg[3]
.sym 31616 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 31618 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 31619 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 31620 proc_fb.ram.0.2.0_WCLKE
.sym 31621 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 31622 proc_img_addr[3]
.sym 31624 $PACKER_VCC_NET
.sym 31625 $PACKER_VCC_NET
.sym 31627 $PACKER_VCC_NET
.sym 31630 proc_fb.ram.0.3.0_WCLKE
.sym 31631 display_img_addr[8]
.sym 31632 orig_img_addr[7]
.sym 31633 display_img_addr[9]
.sym 31641 img_proc.row_num[1]
.sym 31642 img_proc.row_num[2]
.sym 31643 img_proc.row_num[3]
.sym 31644 img_proc.row_num[4]
.sym 31645 img_proc.row_num[5]
.sym 31646 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 31647 img_proc.row_num[0]
.sym 31655 img_proc.row_num[0]
.sym 31663 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 31674 img_proc.row_num[3]
.sym 31679 img_proc.row_num[3]
.sym 31680 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 31681 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 31682 img_proc.row_num[2]
.sym 31687 img_proc.row_num[4]
.sym 31691 img_proc.row_num[1]
.sym 31692 img_proc.row_num[4]
.sym 31693 img_proc.row_num[5]
.sym 31694 img_proc.row_num[0]
.sym 31698 img_proc.row_num[1]
.sym 31703 img_proc.row_num[5]
.sym 31710 img_proc.row_num[0]
.sym 31715 img_proc.row_num[5]
.sym 31716 img_proc.row_num[4]
.sym 31717 img_proc.row_num[1]
.sym 31718 img_proc.row_num[0]
.sym 31730 cam_fb.ram.2.3.0_RDATA
.sym 31734 display_img_addr[7]
.sym 31735 proc_fb.ram.2.4.0_RDATA_1
.sym 31736 display_img_addr[9]
.sym 31740 $PACKER_GND_NET
.sym 31744 display_img_addr[8]
.sym 31745 proc_fb.ram.2.4.0_RDATA
.sym 31746 display_img_addr[3]
.sym 31747 orig_img_addr[9]
.sym 31750 proc_img_addr[3]
.sym 31751 capture_addr[2]
.sym 31752 proc_img_pxl[11]
.sym 31753 cam_fb.ram.0.1.0_WCLKE
.sym 31754 proc_fb.ram.2.2.0_RDATA
.sym 31755 capture_addr[11]
.sym 31756 proc_img_addr[6]
.sym 31765 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 31769 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI[1]
.sym 31771 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 31774 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O
.sym 31775 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[2]
.sym 31776 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 31778 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 31780 proc_fb.dina_SB_LUT4_O_I2
.sym 31784 $PACKER_VCC_NET
.sym 31785 $PACKER_VCC_NET
.sym 31795 $nextpnr_ICESTORM_LC_36$O
.sym 31798 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI[1]
.sym 31801 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI[2]
.sym 31803 $PACKER_VCC_NET
.sym 31804 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[2]
.sym 31807 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI[3]
.sym 31809 $PACKER_VCC_NET
.sym 31810 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 31813 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI[4]
.sym 31816 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 31819 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI[5]
.sym 31822 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 31825 $nextpnr_ICESTORM_LC_37$I3
.sym 31827 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 31835 $nextpnr_ICESTORM_LC_37$I3
.sym 31838 proc_fb.dina_SB_LUT4_O_I2
.sym 31839 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O
.sym 31847 proc_fb.ram.2.0.0_RDATA
.sym 31851 proc_fb.ram.2.0.0_RDATA_1
.sym 31854 proc_fb.dina_SB_LUT4_O_3_I2
.sym 31855 proc_img_addr[9]
.sym 31859 proc_img_addr[1]
.sym 31861 $PACKER_VCC_NET
.sym 31865 $PACKER_VCC_NET
.sym 31866 proc_img_addr[6]
.sym 31870 proc_fb.ram.2.2.0_RDATA_1
.sym 31871 proc_img_addr[9]
.sym 31872 proc_fb.ram.0.0.0_RCLKE
.sym 31875 proc_img_addr[9]
.sym 31878 display_img_addr[2]
.sym 31880 proc_img_pxl[11]
.sym 31896 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 31897 img_proc.histogram[1]_SB_DFFER_Q_E
.sym 31900 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 31904 capture_addr[10]
.sym 31910 capture_addr[12]
.sym 31914 capture.pclk_rise_post_SB_LUT4_I1_O
.sym 31915 capture_addr[11]
.sym 31920 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 31925 capture_addr[12]
.sym 31926 capture_addr[11]
.sym 31927 capture.pclk_rise_post_SB_LUT4_I1_O
.sym 31928 capture_addr[10]
.sym 31931 capture_addr[11]
.sym 31932 capture.pclk_rise_post_SB_LUT4_I1_O
.sym 31933 capture_addr[10]
.sym 31934 capture_addr[12]
.sym 31937 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 31949 capture.pclk_rise_post_SB_LUT4_I1_O
.sym 31950 capture_addr[10]
.sym 31951 capture_addr[12]
.sym 31952 capture_addr[11]
.sym 31955 capture_addr[11]
.sym 31956 capture.pclk_rise_post_SB_LUT4_I1_O
.sym 31957 capture_addr[10]
.sym 31958 capture_addr[12]
.sym 31961 capture.pclk_rise_post_SB_LUT4_I1_O
.sym 31962 capture_addr[11]
.sym 31963 capture_addr[12]
.sym 31964 capture_addr[10]
.sym 31965 img_proc.histogram[1]_SB_DFFER_Q_E
.sym 31966 clk50mhz_$glb_clk
.sym 31967 rst$SB_IO_IN_$glb_sr
.sym 31980 display_img_addr[3]
.sym 31981 display_img_addr[2]
.sym 31982 display_img_addr[5]
.sym 31984 display_img_addr[4]
.sym 31988 img_proc.histogram[1][4]
.sym 31993 display_img_addr[4]
.sym 31994 proc_img_addr[6]
.sym 31996 proc_img_pxl[8]
.sym 31997 proc_fb.ram.0.1.0_WCLKE
.sym 31999 capture_addr[9]
.sym 32000 proc_img_addr[8]
.sym 32003 display_img_addr[1]
.sym 32011 proc_fb.ram.2.0.0_RDATA
.sym 32015 proc_fb.ram.2.0.0_RDATA_1
.sym 32024 orig_img_addr[3]
.sym 32026 proc_fb.ram.2.2.0_RDATA
.sym 32027 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_I3
.sym 32030 proc_fb.ram.2.2.0_RDATA_1
.sym 32032 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I1
.sym 32033 proc_fb.ram.2.3.0_RDATA_1
.sym 32036 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I3_I2
.sym 32039 proc_fb.ram.2.1.0_RDATA_1
.sym 32040 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I3
.sym 32042 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I3
.sym 32043 proc_fb.ram.2.2.0_RDATA_1
.sym 32044 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I3_I2
.sym 32045 proc_fb.ram.2.1.0_RDATA_1
.sym 32056 orig_img_addr[3]
.sym 32072 proc_fb.ram.2.2.0_RDATA
.sym 32073 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I3
.sym 32074 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I1
.sym 32075 proc_fb.ram.2.0.0_RDATA
.sym 32084 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I1
.sym 32085 proc_fb.ram.2.0.0_RDATA_1
.sym 32086 proc_fb.ram.2.3.0_RDATA_1
.sym 32087 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_I3
.sym 32089 clk50mhz_$glb_clk
.sym 32090 rst$SB_IO_IN_$glb_sr
.sym 32093 proc_fb.ram.2.1.0_RDATA
.sym 32097 proc_fb.ram.2.1.0_RDATA_1
.sym 32103 proc_img_addr[8]
.sym 32111 proc_fb.ram.0.0.0_WCLKE
.sym 32113 $PACKER_VCC_NET
.sym 32114 proc_img_addr[1]
.sym 32115 display_img_addr[0]
.sym 32116 proc_img_addr[3]
.sym 32117 display_img_addr[8]
.sym 32119 display_img_addr[9]
.sym 32120 proc_fb.ram.2.3.0_RDATA
.sym 32122 proc_fb.ram.0.3.0_WCLKE
.sym 32124 display_img_addr[6]
.sym 32125 orig_img_addr[7]
.sym 32126 display_img_addr[7]
.sym 32133 proc_fb.ram.2.4.0_RDATA
.sym 32136 proc_fb.ram.2.3.0_RDATA
.sym 32137 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_I3
.sym 32138 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I3_I2
.sym 32139 proc_fb.ram.2.0.0_RDATA_1_SB_LUT4_I0_O
.sym 32145 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_O
.sym 32147 proc_fb.ram.2.4.0_RDATA_1
.sym 32154 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_I1
.sym 32158 proc_fb.ram.2.1.0_RDATA
.sym 32189 proc_fb.ram.2.4.0_RDATA_1
.sym 32191 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_I1
.sym 32192 proc_fb.ram.2.0.0_RDATA_1_SB_LUT4_I0_O
.sym 32195 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_I3
.sym 32196 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_I1
.sym 32197 proc_fb.ram.2.4.0_RDATA
.sym 32198 proc_fb.ram.2.3.0_RDATA
.sym 32201 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I3_I2
.sym 32203 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_O
.sym 32204 proc_fb.ram.2.1.0_RDATA
.sym 32226 $PACKER_VCC_NET
.sym 32238 proc_img_addr[3]
.sym 32244 proc_img_pxl[11]
.sym 32245 proc_fb.ram.0.3.0_RCLKE
.sym 32247 orig_img_addr[9]
.sym 32248 proc_img_addr[6]
.sym 32261 orig_img_addr[8]
.sym 32270 orig_img_addr[6]
.sym 32295 orig_img_addr[6]
.sym 32314 orig_img_addr[8]
.sym 32335 clk50mhz_$glb_clk
.sym 32336 rst$SB_IO_IN_$glb_sr
.sym 32339 proc_fb.ram.2.3.0_RDATA
.sym 32343 proc_fb.ram.2.3.0_RDATA_1
.sym 32355 proc_img_addr[1]
.sym 32361 proc_img_addr[4]
.sym 32366 proc_img_addr[8]
.sym 32367 proc_img_addr[9]
.sym 32407 orig_img_addr[9]
.sym 32456 orig_img_addr[9]
.sym 32458 clk50mhz_$glb_clk
.sym 32459 rst$SB_IO_IN_$glb_sr
.sym 32468 cam_fb.ram.2.2.0_RDATA
.sym 32472 display_img_addr[2]
.sym 32473 display_img_addr[5]
.sym 32474 display_img_addr[4]
.sym 32476 display_img_addr[3]
.sym 32599 proc_img_addr[1]
.sym 32610 proc_fb.ram.0.3.0_WCLKE
.sym 32658 led[3]$SB_IO_OUT
.sym 32680 led[3]$SB_IO_OUT
.sym 32696 proc_img_addr[5]
.sym 32704 proc_fb.ram.1.3.0_RDATA_1
.sym 32706 display_img_addr[3]
.sym 32724 display_img_addr[0]
.sym 32725 display_img_addr[1]
.sym 32726 display_img_addr[8]
.sym 32727 $PACKER_VCC_NET
.sym 32728 display_img_addr[2]
.sym 32730 proc_img_pxl[3]
.sym 32732 display_img_addr[7]
.sym 32734 proc_fb.ram.0.3.0_RCLKE
.sym 32736 display_img_addr[9]
.sym 32744 display_img_addr[6]
.sym 32745 display_img_addr[3]
.sym 32751 proc_img_pxl[2]
.sym 32752 display_img_addr[5]
.sym 32753 display_img_addr[4]
.sym 32759 display_img_addr[2]
.sym 32775 display_img_addr[0]
.sym 32776 display_img_addr[1]
.sym 32778 display_img_addr[2]
.sym 32779 display_img_addr[3]
.sym 32780 display_img_addr[4]
.sym 32781 display_img_addr[5]
.sym 32782 display_img_addr[6]
.sym 32783 display_img_addr[7]
.sym 32784 display_img_addr[8]
.sym 32785 display_img_addr[9]
.sym 32786 clk50mhz_$glb_clk
.sym 32787 proc_fb.ram.0.3.0_RCLKE
.sym 32788 $PACKER_VCC_NET
.sym 32792 proc_img_pxl[3]
.sym 32796 proc_img_pxl[2]
.sym 32806 proc_fb.ram.0.3.0_RCLKE
.sym 32812 display_img_addr[7]
.sym 32818 display_img_addr[6]
.sym 32822 proc_img_pxl[1]
.sym 32826 proc_img_pxl[2]
.sym 32828 proc_img_addr[2]
.sym 32834 $PACKER_VCC_NET
.sym 32835 proc_img_addr[4]
.sym 32837 proc_img_addr[7]
.sym 32840 proc_img_pxl[0]
.sym 32842 proc_img_addr[0]
.sym 32846 proc_img_pxl[1]
.sym 32850 proc_img_pxl[2]
.sym 32852 display_img_addr[6]
.sym 32867 proc_fb.ram.0.3.0_WCLKE
.sym 32872 proc_img_addr[8]
.sym 32874 proc_img_addr[3]
.sym 32877 proc_img_pxl[1]
.sym 32879 proc_img_addr[6]
.sym 32883 proc_img_addr[5]
.sym 32884 proc_img_addr[2]
.sym 32885 $PACKER_VCC_NET
.sym 32889 proc_img_addr[4]
.sym 32890 proc_img_addr[1]
.sym 32892 proc_img_addr[7]
.sym 32893 proc_img_pxl[0]
.sym 32894 proc_img_addr[9]
.sym 32895 proc_img_addr[0]
.sym 32913 proc_img_addr[0]
.sym 32914 proc_img_addr[1]
.sym 32916 proc_img_addr[2]
.sym 32917 proc_img_addr[3]
.sym 32918 proc_img_addr[4]
.sym 32919 proc_img_addr[5]
.sym 32920 proc_img_addr[6]
.sym 32921 proc_img_addr[7]
.sym 32922 proc_img_addr[8]
.sym 32923 proc_img_addr[9]
.sym 32924 clk50mhz_$glb_clk
.sym 32925 proc_fb.ram.0.3.0_WCLKE
.sym 32927 proc_img_pxl[0]
.sym 32931 proc_img_pxl[1]
.sym 32934 $PACKER_VCC_NET
.sym 32948 display_img_addr[2]
.sym 32951 $PACKER_VCC_NET
.sym 32954 proc_img_addr[4]
.sym 32956 proc_img_addr[7]
.sym 32957 display_img_addr[1]
.sym 32958 display_img_addr[1]
.sym 32961 proc_img_pxl[6]
.sym 32970 display_img_addr[8]
.sym 32971 display_img_addr[7]
.sym 32972 display_img_addr[4]
.sym 32973 display_img_addr[1]
.sym 32975 display_img_addr[2]
.sym 32978 proc_fb.ram.0.0.0_RCLKE
.sym 32980 display_img_addr[5]
.sym 32981 display_img_addr[0]
.sym 32985 display_img_addr[3]
.sym 32987 $PACKER_VCC_NET
.sym 32993 proc_img_pxl[2]
.sym 32994 display_img_addr[9]
.sym 32995 display_img_addr[6]
.sym 32997 proc_img_pxl[3]
.sym 33003 $PACKER_VCC_NET
.sym 33004 display_img_addr[4]
.sym 33015 display_img_addr[0]
.sym 33016 display_img_addr[1]
.sym 33018 display_img_addr[2]
.sym 33019 display_img_addr[3]
.sym 33020 display_img_addr[4]
.sym 33021 display_img_addr[5]
.sym 33022 display_img_addr[6]
.sym 33023 display_img_addr[7]
.sym 33024 display_img_addr[8]
.sym 33025 display_img_addr[9]
.sym 33026 clk50mhz_$glb_clk
.sym 33027 proc_fb.ram.0.0.0_RCLKE
.sym 33028 $PACKER_VCC_NET
.sym 33032 proc_img_pxl[3]
.sym 33036 proc_img_pxl[2]
.sym 33040 proc_fb.ram.0.0.0_WCLKE
.sym 33047 display_img_addr[7]
.sym 33054 proc_fb.ram.0.0.0_RDATA
.sym 33059 proc_img_addr[2]
.sym 33063 display_img_addr[6]
.sym 33076 proc_img_addr[2]
.sym 33078 proc_img_addr[1]
.sym 33079 proc_img_pxl[1]
.sym 33080 proc_fb.ram.0.0.0_WCLKE
.sym 33081 proc_img_addr[6]
.sym 33083 proc_img_addr[8]
.sym 33084 proc_img_addr[3]
.sym 33089 $PACKER_VCC_NET
.sym 33091 proc_img_addr[5]
.sym 33092 proc_img_addr[4]
.sym 33094 proc_img_addr[7]
.sym 33095 proc_img_addr[0]
.sym 33097 proc_img_pxl[0]
.sym 33098 proc_img_addr[9]
.sym 33117 proc_img_addr[0]
.sym 33118 proc_img_addr[1]
.sym 33120 proc_img_addr[2]
.sym 33121 proc_img_addr[3]
.sym 33122 proc_img_addr[4]
.sym 33123 proc_img_addr[5]
.sym 33124 proc_img_addr[6]
.sym 33125 proc_img_addr[7]
.sym 33126 proc_img_addr[8]
.sym 33127 proc_img_addr[9]
.sym 33128 clk50mhz_$glb_clk
.sym 33129 proc_fb.ram.0.0.0_WCLKE
.sym 33131 proc_img_pxl[0]
.sym 33135 proc_img_pxl[1]
.sym 33138 $PACKER_VCC_NET
.sym 33139 rst$SB_IO_IN
.sym 33146 display_img_addr[0]
.sym 33149 display_img_addr[0]
.sym 33151 led[1]$SB_IO_OUT
.sym 33152 display_img_addr[4]
.sym 33155 proc_img_addr[7]
.sym 33160 $PACKER_VCC_NET
.sym 33161 proc_img_addr[0]
.sym 33163 proc_img_pxl[0]
.sym 33164 $PACKER_VCC_NET
.sym 33172 proc_img_pxl[7]
.sym 33173 proc_fb.ram.0.3.0_RCLKE
.sym 33175 $PACKER_VCC_NET
.sym 33176 display_img_addr[4]
.sym 33178 display_img_addr[0]
.sym 33180 display_img_addr[7]
.sym 33181 display_img_addr[8]
.sym 33183 display_img_addr[2]
.sym 33184 display_img_addr[9]
.sym 33186 display_img_addr[1]
.sym 33190 proc_img_pxl[6]
.sym 33193 display_img_addr[3]
.sym 33200 display_img_addr[5]
.sym 33201 display_img_addr[6]
.sym 33219 display_img_addr[0]
.sym 33220 display_img_addr[1]
.sym 33222 display_img_addr[2]
.sym 33223 display_img_addr[3]
.sym 33224 display_img_addr[4]
.sym 33225 display_img_addr[5]
.sym 33226 display_img_addr[6]
.sym 33227 display_img_addr[7]
.sym 33228 display_img_addr[8]
.sym 33229 display_img_addr[9]
.sym 33230 clk50mhz_$glb_clk
.sym 33231 proc_fb.ram.0.3.0_RCLKE
.sym 33232 $PACKER_VCC_NET
.sym 33236 proc_img_pxl[7]
.sym 33240 proc_img_pxl[6]
.sym 33247 proc_fb.ram.0.3.0_RCLKE
.sym 33256 display_img_addr[7]
.sym 33261 proc_img_addr[2]
.sym 33274 proc_img_addr[6]
.sym 33275 proc_fb.ram.0.3.0_WCLKE
.sym 33278 proc_img_addr[2]
.sym 33281 proc_img_addr[8]
.sym 33284 proc_img_addr[3]
.sym 33289 proc_img_addr[9]
.sym 33291 proc_img_addr[5]
.sym 33293 proc_img_addr[7]
.sym 33297 proc_img_addr[0]
.sym 33298 proc_img_addr[1]
.sym 33299 proc_img_pxl[5]
.sym 33301 proc_img_pxl[4]
.sym 33302 $PACKER_VCC_NET
.sym 33303 proc_img_addr[4]
.sym 33321 proc_img_addr[0]
.sym 33322 proc_img_addr[1]
.sym 33324 proc_img_addr[2]
.sym 33325 proc_img_addr[3]
.sym 33326 proc_img_addr[4]
.sym 33327 proc_img_addr[5]
.sym 33328 proc_img_addr[6]
.sym 33329 proc_img_addr[7]
.sym 33330 proc_img_addr[8]
.sym 33331 proc_img_addr[9]
.sym 33332 clk50mhz_$glb_clk
.sym 33333 proc_fb.ram.0.3.0_WCLKE
.sym 33335 proc_img_pxl[4]
.sym 33339 proc_img_pxl[5]
.sym 33342 $PACKER_VCC_NET
.sym 33358 display_img_addr[0]
.sym 33361 proc_img_pxl[6]
.sym 33363 proc_img_addr[0]
.sym 33365 proc_img_pxl[5]
.sym 33367 proc_img_pxl[4]
.sym 33369 proc_img_addr[4]
.sym 33370 $PACKER_VCC_NET
.sym 33375 display_img_addr[7]
.sym 33376 display_img_addr[2]
.sym 33378 proc_img_pxl[6]
.sym 33379 display_img_addr[5]
.sym 33382 display_img_addr[0]
.sym 33385 display_img_addr[4]
.sym 33386 proc_fb.ram.0.0.0_RCLKE
.sym 33388 $PACKER_VCC_NET
.sym 33389 display_img_addr[8]
.sym 33390 display_img_addr[9]
.sym 33393 display_img_addr[3]
.sym 33398 proc_img_pxl[7]
.sym 33403 display_img_addr[6]
.sym 33406 display_img_addr[1]
.sym 33423 display_img_addr[0]
.sym 33424 display_img_addr[1]
.sym 33426 display_img_addr[2]
.sym 33427 display_img_addr[3]
.sym 33428 display_img_addr[4]
.sym 33429 display_img_addr[5]
.sym 33430 display_img_addr[6]
.sym 33431 display_img_addr[7]
.sym 33432 display_img_addr[8]
.sym 33433 display_img_addr[9]
.sym 33434 clk50mhz_$glb_clk
.sym 33435 proc_fb.ram.0.0.0_RCLKE
.sym 33436 $PACKER_VCC_NET
.sym 33440 proc_img_pxl[7]
.sym 33444 proc_img_pxl[6]
.sym 33447 proc_img_addr[5]
.sym 33449 display_img_addr[7]
.sym 33454 proc_fb.ram.0.0.0_RCLKE
.sym 33463 proc_fb.ram.0.0.0_RDATA
.sym 33464 proc_img_addr[2]
.sym 33465 proc_img_pxl[2]
.sym 33469 display_img_addr[6]
.sym 33478 proc_img_addr[6]
.sym 33484 proc_img_addr[8]
.sym 33486 proc_img_addr[3]
.sym 33487 proc_img_addr[2]
.sym 33488 proc_fb.ram.0.0.0_WCLKE
.sym 33497 proc_img_addr[9]
.sym 33499 proc_img_addr[5]
.sym 33501 proc_img_addr[0]
.sym 33503 proc_img_pxl[5]
.sym 33504 proc_img_addr[1]
.sym 33505 proc_img_pxl[4]
.sym 33506 $PACKER_VCC_NET
.sym 33507 proc_img_addr[4]
.sym 33508 proc_img_addr[7]
.sym 33525 proc_img_addr[0]
.sym 33526 proc_img_addr[1]
.sym 33528 proc_img_addr[2]
.sym 33529 proc_img_addr[3]
.sym 33530 proc_img_addr[4]
.sym 33531 proc_img_addr[5]
.sym 33532 proc_img_addr[6]
.sym 33533 proc_img_addr[7]
.sym 33534 proc_img_addr[8]
.sym 33535 proc_img_addr[9]
.sym 33536 clk50mhz_$glb_clk
.sym 33537 proc_fb.ram.0.0.0_WCLKE
.sym 33539 proc_img_pxl[4]
.sym 33543 proc_img_pxl[5]
.sym 33546 $PACKER_VCC_NET
.sym 33563 proc_img_pxl[0]
.sym 33567 proc_img_addr[4]
.sym 33569 proc_img_addr[0]
.sym 33570 proc_fb.ram.0.4.0_WCLKE
.sym 33571 proc_img_pxl[0]
.sym 33572 $PACKER_VCC_NET
.sym 33574 proc_img_addr[7]
.sym 33585 display_img_addr[9]
.sym 33586 display_img_addr[8]
.sym 33587 display_img_addr[6]
.sym 33590 display_img_addr[7]
.sym 33591 display_img_addr[0]
.sym 33593 proc_img_pxl[3]
.sym 33594 display_img_addr[1]
.sym 33596 display_img_addr[2]
.sym 33597 proc_fb.ram.0.4.0_RCLKE
.sym 33601 display_img_addr[3]
.sym 33603 proc_img_pxl[2]
.sym 33605 display_img_addr[4]
.sym 33608 $PACKER_VCC_NET
.sym 33610 display_img_addr[5]
.sym 33611 img_proc.centroid_tmp_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 33613 img_proc.centroid_tmp_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 33615 img_proc.centroid_tmp_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 33616 img_proc.centroid_tmp_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 33617 img_proc.centroid_tmp_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 33618 img_proc.centroid_tmp_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 33627 display_img_addr[0]
.sym 33628 display_img_addr[1]
.sym 33630 display_img_addr[2]
.sym 33631 display_img_addr[3]
.sym 33632 display_img_addr[4]
.sym 33633 display_img_addr[5]
.sym 33634 display_img_addr[6]
.sym 33635 display_img_addr[7]
.sym 33636 display_img_addr[8]
.sym 33637 display_img_addr[9]
.sym 33638 clk50mhz_$glb_clk
.sym 33639 proc_fb.ram.0.4.0_RCLKE
.sym 33640 $PACKER_VCC_NET
.sym 33644 proc_img_pxl[3]
.sym 33648 proc_img_pxl[2]
.sym 33656 display_img_addr[7]
.sym 33663 display_img_addr[6]
.sym 33669 img_proc.colorpxls[8]
.sym 33671 img_proc.colorpxls[9]
.sym 33672 proc_img_pxl[1]
.sym 33673 proc_img_addr[2]
.sym 33683 proc_img_addr[1]
.sym 33684 proc_img_addr[8]
.sym 33689 proc_img_addr[6]
.sym 33691 proc_img_addr[2]
.sym 33694 proc_img_addr[9]
.sym 33695 proc_img_pxl[1]
.sym 33696 proc_img_addr[3]
.sym 33699 proc_img_addr[5]
.sym 33705 proc_img_addr[4]
.sym 33707 proc_img_addr[0]
.sym 33708 proc_fb.ram.0.4.0_WCLKE
.sym 33709 proc_img_pxl[0]
.sym 33710 $PACKER_VCC_NET
.sym 33712 proc_img_addr[7]
.sym 33713 img_proc.centroid_tmp_SB_LUT4_O_5_I2_SB_LUT4_O_I3
.sym 33714 img_proc.centroid_tmp_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 33715 img_proc.centroid_tmp_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 33716 img_proc.centroid_tmp_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 33717 img_proc.centroid_tmp_SB_LUT4_O_5_I2_SB_LUT4_O_I2
.sym 33718 img_proc.centroid_tmp_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 33719 img_proc.centroid_tmp_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 33720 img_proc.centroid_tmp_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 33729 proc_img_addr[0]
.sym 33730 proc_img_addr[1]
.sym 33732 proc_img_addr[2]
.sym 33733 proc_img_addr[3]
.sym 33734 proc_img_addr[4]
.sym 33735 proc_img_addr[5]
.sym 33736 proc_img_addr[6]
.sym 33737 proc_img_addr[7]
.sym 33738 proc_img_addr[8]
.sym 33739 proc_img_addr[9]
.sym 33740 clk50mhz_$glb_clk
.sym 33741 proc_fb.ram.0.4.0_WCLKE
.sym 33743 proc_img_pxl[0]
.sym 33747 proc_img_pxl[1]
.sym 33750 $PACKER_VCC_NET
.sym 33757 img_proc.colorpxls_bin012[3]
.sym 33759 img_proc.colorpxls_bin012[2]
.sym 33767 proc_img_pxl[4]
.sym 33768 img_proc.colorpxls_bin012[4]
.sym 33769 proc_img_pxl[6]
.sym 33773 img_proc.colorpxls_bin012[5]
.sym 33776 proc_img_addr[7]
.sym 33777 proc_img_pxl[5]
.sym 33784 display_img_addr[2]
.sym 33786 proc_img_pxl[6]
.sym 33787 display_img_addr[3]
.sym 33790 display_img_addr[8]
.sym 33793 display_img_addr[4]
.sym 33796 $PACKER_VCC_NET
.sym 33798 display_img_addr[5]
.sym 33801 proc_fb.ram.0.2.0_RCLKE
.sym 33804 display_img_addr[0]
.sym 33805 display_img_addr[9]
.sym 33806 proc_img_pxl[7]
.sym 33809 display_img_addr[6]
.sym 33810 display_img_addr[7]
.sym 33814 display_img_addr[1]
.sym 33815 img_proc.centroid_tmp_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 33816 img_proc.centroid_tmp_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 33817 img_proc.centroid_tmp_SB_LUT4_O_5_I2_SB_LUT4_O_I1
.sym 33818 proc_img_pxl[5]
.sym 33819 img_proc.centroid_tmp_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 33820 img_proc.centroid_tmp_SB_LUT4_O_5_I2
.sym 33821 proc_img_pxl[4]
.sym 33822 proc_img_pxl[6]
.sym 33831 display_img_addr[0]
.sym 33832 display_img_addr[1]
.sym 33834 display_img_addr[2]
.sym 33835 display_img_addr[3]
.sym 33836 display_img_addr[4]
.sym 33837 display_img_addr[5]
.sym 33838 display_img_addr[6]
.sym 33839 display_img_addr[7]
.sym 33840 display_img_addr[8]
.sym 33841 display_img_addr[9]
.sym 33842 clk50mhz_$glb_clk
.sym 33843 proc_fb.ram.0.2.0_RCLKE
.sym 33844 $PACKER_VCC_NET
.sym 33848 proc_img_pxl[7]
.sym 33852 proc_img_pxl[6]
.sym 33856 proc_fb.ram.1.3.0_RDATA_1
.sym 33857 img_proc.colorpxls_bin012[0]
.sym 33858 img_proc.colorpxls_bin012[7]
.sym 33860 img_proc.colorpxls_bin012[6]
.sym 33861 img_proc.colorpxls_bin012[1]
.sym 33862 img_proc.colorpxls_bin012[5]
.sym 33863 display_img_addr[3]
.sym 33865 img_proc.colorpxls[1]
.sym 33867 img_proc.colorpxls_bin012[10]
.sym 33869 img_proc.colorpxls_bin012[8]
.sym 33870 proc_fb.ram.1.2.0_RDATA
.sym 33871 proc_fb.ram.0.0.0_RDATA
.sym 33872 proc_img_pxl[2]
.sym 33874 proc_img_pxl[4]
.sym 33878 proc_fb.ram.1.1.0_RDATA
.sym 33879 proc_img_addr[2]
.sym 33885 proc_img_addr[9]
.sym 33889 proc_img_addr[3]
.sym 33891 proc_img_addr[1]
.sym 33892 proc_img_addr[8]
.sym 33896 proc_fb.ram.0.2.0_WCLKE
.sym 33898 $PACKER_VCC_NET
.sym 33899 proc_img_addr[0]
.sym 33902 proc_img_addr[2]
.sym 33904 proc_img_pxl[5]
.sym 33907 proc_img_addr[5]
.sym 33908 proc_img_addr[6]
.sym 33909 proc_img_addr[4]
.sym 33914 proc_img_addr[7]
.sym 33915 proc_img_pxl[4]
.sym 33918 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 33920 proc_img_pxl[5]
.sym 33922 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 33923 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 33933 proc_img_addr[0]
.sym 33934 proc_img_addr[1]
.sym 33936 proc_img_addr[2]
.sym 33937 proc_img_addr[3]
.sym 33938 proc_img_addr[4]
.sym 33939 proc_img_addr[5]
.sym 33940 proc_img_addr[6]
.sym 33941 proc_img_addr[7]
.sym 33942 proc_img_addr[8]
.sym 33943 proc_img_addr[9]
.sym 33944 clk50mhz_$glb_clk
.sym 33945 proc_fb.ram.0.2.0_WCLKE
.sym 33947 proc_img_pxl[4]
.sym 33951 proc_img_pxl[5]
.sym 33954 $PACKER_VCC_NET
.sym 33955 proc_fb.dina_SB_LUT4_O_5_I2
.sym 33957 display_img_addr[3]
.sym 33962 img_proc.colorpxls_bin012[9]
.sym 33963 $PACKER_VCC_NET
.sym 33969 img_proc.colorpxls_bin012[6]
.sym 33970 img_proc.colorpxls_bin012[8]
.sym 33971 proc_img_pxl[0]
.sym 33975 proc_img_addr[4]
.sym 33977 proc_img_addr[0]
.sym 33978 proc_img_addr[7]
.sym 33980 img_proc.colorpxls[7]
.sym 33981 proc_img_pxl[6]
.sym 33982 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O
.sym 33988 proc_img_pxl[7]
.sym 33990 display_img_addr[8]
.sym 33992 display_img_addr[0]
.sym 33993 display_img_addr[9]
.sym 33994 proc_img_pxl[6]
.sym 33997 display_img_addr[6]
.sym 33998 display_img_addr[7]
.sym 34002 display_img_addr[1]
.sym 34004 display_img_addr[4]
.sym 34005 proc_fb.ram.0.1.0_RCLKE
.sym 34009 display_img_addr[5]
.sym 34013 display_img_addr[2]
.sym 34014 display_img_addr[3]
.sym 34016 $PACKER_VCC_NET
.sym 34021 img_proc.colorpxls_bin567[2]
.sym 34022 img_proc.colorpxls_bin567[3]
.sym 34023 img_proc.colorpxls_bin567[4]
.sym 34024 img_proc.colorpxls_bin567[5]
.sym 34025 img_proc.colorpxls_bin567[6]
.sym 34026 img_proc.colorpxls_bin567[7]
.sym 34035 display_img_addr[0]
.sym 34036 display_img_addr[1]
.sym 34038 display_img_addr[2]
.sym 34039 display_img_addr[3]
.sym 34040 display_img_addr[4]
.sym 34041 display_img_addr[5]
.sym 34042 display_img_addr[6]
.sym 34043 display_img_addr[7]
.sym 34044 display_img_addr[8]
.sym 34045 display_img_addr[9]
.sym 34046 clk50mhz_$glb_clk
.sym 34047 proc_fb.ram.0.1.0_RCLKE
.sym 34048 $PACKER_VCC_NET
.sym 34052 proc_img_pxl[7]
.sym 34056 proc_img_pxl[6]
.sym 34065 display_img_addr[6]
.sym 34066 display_img_addr[7]
.sym 34069 display_img_addr[9]
.sym 34074 img_proc.colorpxls[9]
.sym 34081 proc_img_addr[2]
.sym 34089 proc_img_addr[3]
.sym 34090 proc_img_addr[8]
.sym 34091 proc_img_addr[9]
.sym 34092 proc_img_pxl[5]
.sym 34100 proc_fb.ram.0.1.0_WCLKE
.sym 34101 proc_img_pxl[4]
.sym 34102 $PACKER_VCC_NET
.sym 34104 proc_img_addr[1]
.sym 34107 proc_img_addr[5]
.sym 34108 proc_img_addr[2]
.sym 34112 proc_img_addr[6]
.sym 34113 proc_img_addr[4]
.sym 34115 proc_img_addr[0]
.sym 34116 proc_img_addr[7]
.sym 34121 img_proc.colorpxls_bin567[8]
.sym 34122 img_proc.colorpxls_bin567[9]
.sym 34123 img_proc.colorpxls_bin567[10]
.sym 34137 proc_img_addr[0]
.sym 34138 proc_img_addr[1]
.sym 34140 proc_img_addr[2]
.sym 34141 proc_img_addr[3]
.sym 34142 proc_img_addr[4]
.sym 34143 proc_img_addr[5]
.sym 34144 proc_img_addr[6]
.sym 34145 proc_img_addr[7]
.sym 34146 proc_img_addr[8]
.sym 34147 proc_img_addr[9]
.sym 34148 clk50mhz_$glb_clk
.sym 34149 proc_fb.ram.0.1.0_WCLKE
.sym 34151 proc_img_pxl[4]
.sym 34155 proc_img_pxl[5]
.sym 34158 $PACKER_VCC_NET
.sym 34164 img_proc.colorpxls_SB_DFFER_Q_E
.sym 34168 proc_fb.ram.0.1.0_WCLKE
.sym 34169 img_proc.centroid_tmp_SB_LUT4_O_2_I2
.sym 34176 img_proc.colorpxls_bin01[0]
.sym 34178 proc_img_addr[4]
.sym 34180 img_proc.colorpxls_bin01[1]
.sym 34183 proc_img_pxl[4]
.sym 34185 proc_img_pxl[5]
.sym 34186 proc_fb.ram.0.4.0_RCLKE
.sym 34192 display_img_addr[8]
.sym 34195 $PACKER_VCC_NET
.sym 34198 display_img_addr[4]
.sym 34201 display_img_addr[2]
.sym 34202 display_img_addr[3]
.sym 34204 display_img_addr[5]
.sym 34209 proc_fb.ram.0.4.0_RCLKE
.sym 34210 proc_img_pxl[6]
.sym 34212 proc_img_pxl[7]
.sym 34213 display_img_addr[9]
.sym 34217 display_img_addr[6]
.sym 34218 display_img_addr[7]
.sym 34219 display_img_addr[0]
.sym 34220 display_img_addr[1]
.sym 34239 display_img_addr[0]
.sym 34240 display_img_addr[1]
.sym 34242 display_img_addr[2]
.sym 34243 display_img_addr[3]
.sym 34244 display_img_addr[4]
.sym 34245 display_img_addr[5]
.sym 34246 display_img_addr[6]
.sym 34247 display_img_addr[7]
.sym 34248 display_img_addr[8]
.sym 34249 display_img_addr[9]
.sym 34250 clk50mhz_$glb_clk
.sym 34251 proc_fb.ram.0.4.0_RCLKE
.sym 34252 $PACKER_VCC_NET
.sym 34256 proc_img_pxl[7]
.sym 34260 proc_img_pxl[6]
.sym 34264 proc_fb.ram.0.0.0_WCLKE
.sym 34272 img_proc.colorpxls_bin567[8]
.sym 34275 $PACKER_VCC_NET
.sym 34276 img_proc.colorpxls_bin567[10]
.sym 34277 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 34278 proc_fb.ram.1.2.0_RDATA
.sym 34279 proc_fb.ram.0.0.0_RDATA
.sym 34282 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 34284 proc_img_pxl[2]
.sym 34285 proc_img_addr[2]
.sym 34286 proc_fb.ram.1.1.0_RDATA
.sym 34299 proc_img_addr[3]
.sym 34305 proc_img_addr[6]
.sym 34306 proc_img_addr[1]
.sym 34310 proc_img_addr[2]
.sym 34313 $PACKER_VCC_NET
.sym 34314 proc_img_addr[8]
.sym 34315 proc_img_addr[5]
.sym 34316 proc_img_addr[4]
.sym 34318 proc_img_addr[9]
.sym 34319 proc_img_addr[0]
.sym 34320 proc_fb.ram.0.4.0_WCLKE
.sym 34321 proc_img_pxl[4]
.sym 34323 proc_img_pxl[5]
.sym 34324 proc_img_addr[7]
.sym 34328 img_proc.centroid_tmp_SB_LUT4_O_6_I2_SB_LUT4_O_I0
.sym 34329 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 34330 img_proc.centroid_tmp_SB_LUT4_O_6_I2
.sym 34331 img_proc.centroid_tmp_SB_LUT4_O_6_I2_SB_LUT4_O_I1
.sym 34332 img_proc.centroid_tmp_SB_LUT4_O_6_I2_SB_LUT4_O_I2
.sym 34341 proc_img_addr[0]
.sym 34342 proc_img_addr[1]
.sym 34344 proc_img_addr[2]
.sym 34345 proc_img_addr[3]
.sym 34346 proc_img_addr[4]
.sym 34347 proc_img_addr[5]
.sym 34348 proc_img_addr[6]
.sym 34349 proc_img_addr[7]
.sym 34350 proc_img_addr[8]
.sym 34351 proc_img_addr[9]
.sym 34352 clk50mhz_$glb_clk
.sym 34353 proc_fb.ram.0.4.0_WCLKE
.sym 34355 proc_img_pxl[4]
.sym 34359 proc_img_pxl[5]
.sym 34362 $PACKER_VCC_NET
.sym 34369 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 34376 capture_data[1]
.sym 34377 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 34379 proc_img_pxl[0]
.sym 34382 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O
.sym 34383 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 34384 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 34385 proc_img_addr[0]
.sym 34386 proc_img_addr[7]
.sym 34388 img_proc.colorpxls[7]
.sym 34390 proc_img_addr[7]
.sym 34397 display_img_addr[7]
.sym 34398 display_img_addr[6]
.sym 34400 display_img_addr[8]
.sym 34401 display_img_addr[9]
.sym 34405 proc_img_pxl[3]
.sym 34407 display_img_addr[0]
.sym 34408 display_img_addr[1]
.sym 34412 display_img_addr[2]
.sym 34413 proc_fb.ram.0.1.0_RCLKE
.sym 34414 proc_img_pxl[2]
.sym 34415 $PACKER_VCC_NET
.sym 34417 display_img_addr[5]
.sym 34422 display_img_addr[3]
.sym 34423 display_img_addr[4]
.sym 34427 proc_img_pxl[1]
.sym 34428 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[1]
.sym 34429 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 34430 proc_img_pxl[2]
.sym 34431 img_proc.centroid_tmp_SB_LUT4_O_I0
.sym 34432 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 34433 proc_img_pxl[0]
.sym 34434 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 34443 display_img_addr[0]
.sym 34444 display_img_addr[1]
.sym 34446 display_img_addr[2]
.sym 34447 display_img_addr[3]
.sym 34448 display_img_addr[4]
.sym 34449 display_img_addr[5]
.sym 34450 display_img_addr[6]
.sym 34451 display_img_addr[7]
.sym 34452 display_img_addr[8]
.sym 34453 display_img_addr[9]
.sym 34454 clk50mhz_$glb_clk
.sym 34455 proc_fb.ram.0.1.0_RCLKE
.sym 34456 $PACKER_VCC_NET
.sym 34460 proc_img_pxl[3]
.sym 34464 proc_img_pxl[2]
.sym 34469 img_proc.colorpxls[1]
.sym 34472 display_img_addr[6]
.sym 34473 img_proc.colorpxls_bin01[2]
.sym 34476 display_img_addr[8]
.sym 34477 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 34478 img_proc.colorpxls_bin01[8]
.sym 34485 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 34488 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 34490 img_proc.colorpxls[9]
.sym 34499 proc_fb.ram.0.1.0_WCLKE
.sym 34501 $PACKER_VCC_NET
.sym 34504 proc_img_addr[6]
.sym 34506 proc_img_addr[1]
.sym 34508 proc_img_addr[3]
.sym 34511 proc_img_addr[4]
.sym 34514 proc_img_addr[2]
.sym 34515 proc_img_addr[5]
.sym 34517 proc_img_addr[9]
.sym 34518 proc_img_addr[8]
.sym 34521 proc_img_pxl[1]
.sym 34523 proc_img_addr[0]
.sym 34524 proc_img_addr[7]
.sym 34527 proc_img_pxl[0]
.sym 34545 proc_img_addr[0]
.sym 34546 proc_img_addr[1]
.sym 34548 proc_img_addr[2]
.sym 34549 proc_img_addr[3]
.sym 34550 proc_img_addr[4]
.sym 34551 proc_img_addr[5]
.sym 34552 proc_img_addr[6]
.sym 34553 proc_img_addr[7]
.sym 34554 proc_img_addr[8]
.sym 34555 proc_img_addr[9]
.sym 34556 clk50mhz_$glb_clk
.sym 34557 proc_fb.ram.0.1.0_WCLKE
.sym 34559 proc_img_pxl[0]
.sym 34563 proc_img_pxl[1]
.sym 34566 $PACKER_VCC_NET
.sym 34574 proc_fb.dina_SB_LUT4_O_11_I2
.sym 34575 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 34576 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 34578 proc_img_pxl[1]
.sym 34579 img_proc.colorpxls[0]
.sym 34582 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 34585 cam_fb.ram.0.1.0_RCLKE
.sym 34591 proc_img_pxl[0]
.sym 34593 proc_img_addr[4]
.sym 34594 proc_fb.ram.0.4.0_RCLKE
.sym 34600 display_img_addr[2]
.sym 34602 proc_img_pxl[2]
.sym 34603 $PACKER_VCC_NET
.sym 34605 display_img_addr[5]
.sym 34610 display_img_addr[3]
.sym 34611 display_img_addr[4]
.sym 34615 display_img_addr[1]
.sym 34618 proc_img_pxl[3]
.sym 34620 display_img_addr[6]
.sym 34622 display_img_addr[0]
.sym 34624 display_img_addr[9]
.sym 34626 proc_fb.ram.0.2.0_RCLKE
.sym 34629 display_img_addr[8]
.sym 34630 display_img_addr[7]
.sym 34635 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 34636 img_proc.histogram[0][6]
.sym 34637 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 34638 img_proc.histogram[0][1]
.sym 34647 display_img_addr[0]
.sym 34648 display_img_addr[1]
.sym 34650 display_img_addr[2]
.sym 34651 display_img_addr[3]
.sym 34652 display_img_addr[4]
.sym 34653 display_img_addr[5]
.sym 34654 display_img_addr[6]
.sym 34655 display_img_addr[7]
.sym 34656 display_img_addr[8]
.sym 34657 display_img_addr[9]
.sym 34658 clk50mhz_$glb_clk
.sym 34659 proc_fb.ram.0.2.0_RCLKE
.sym 34660 $PACKER_VCC_NET
.sym 34664 proc_img_pxl[3]
.sym 34668 proc_img_pxl[2]
.sym 34671 proc_img_addr[5]
.sym 34679 $PACKER_VCC_NET
.sym 34684 $PACKER_VCC_NET
.sym 34686 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 34687 proc_fb.ram.1.2.0_RDATA
.sym 34688 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 34689 cam_fb.ram.0.1.0_RDATA_2
.sym 34690 img_proc.col_inframe[5]
.sym 34691 proc_img_addr[0]
.sym 34692 proc_fb.ram.0.0.0_RDATA
.sym 34693 proc_img_addr[2]
.sym 34694 proc_fb.ram.1.1.0_RDATA
.sym 34695 orig_img_addr[4]
.sym 34696 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 34705 proc_img_addr[3]
.sym 34708 proc_img_addr[0]
.sym 34709 proc_img_addr[6]
.sym 34712 proc_fb.ram.0.2.0_WCLKE
.sym 34714 proc_img_addr[1]
.sym 34716 proc_img_addr[9]
.sym 34718 proc_img_addr[2]
.sym 34720 proc_img_pxl[1]
.sym 34721 $PACKER_VCC_NET
.sym 34723 proc_img_addr[5]
.sym 34725 proc_img_addr[8]
.sym 34729 proc_img_pxl[0]
.sym 34731 proc_img_addr[4]
.sym 34732 proc_img_addr[7]
.sym 34733 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 34734 img_proc.histogram[7][3]
.sym 34735 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 34736 img_proc.histogram[7]_SB_DFFER_Q_E
.sym 34737 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 34738 img_proc.histogram[7]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 34739 img_proc.histogram[7][0]
.sym 34740 img_proc.histogram[7][6]
.sym 34749 proc_img_addr[0]
.sym 34750 proc_img_addr[1]
.sym 34752 proc_img_addr[2]
.sym 34753 proc_img_addr[3]
.sym 34754 proc_img_addr[4]
.sym 34755 proc_img_addr[5]
.sym 34756 proc_img_addr[6]
.sym 34757 proc_img_addr[7]
.sym 34758 proc_img_addr[8]
.sym 34759 proc_img_addr[9]
.sym 34760 clk50mhz_$glb_clk
.sym 34761 proc_fb.ram.0.2.0_WCLKE
.sym 34763 proc_img_pxl[0]
.sym 34767 proc_img_pxl[1]
.sym 34770 $PACKER_VCC_NET
.sym 34775 proc_img_addr[6]
.sym 34777 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 34779 img_proc.histogram[0][5]
.sym 34781 $PACKER_VCC_NET
.sym 34785 img_proc.histogram[0][7]
.sym 34788 orig_img_addr[3]
.sym 34789 capture_addr[1]
.sym 34791 orig_img_addr[1]
.sym 34792 orig_img_addr[2]
.sym 34793 capture.blue_SB_DFFER_Q_E
.sym 34795 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 34798 proc_img_addr[7]
.sym 34803 orig_img_addr[3]
.sym 34807 $PACKER_VCC_NET
.sym 34814 cam_fb.ram.0.1.0_RCLKE
.sym 34815 orig_img_addr[2]
.sym 34816 orig_img_addr[1]
.sym 34821 orig_img_addr[5]
.sym 34822 capture_data[3]
.sym 34824 orig_img_addr[0]
.sym 34827 orig_img_addr[8]
.sym 34829 orig_img_addr[6]
.sym 34831 capture_data[2]
.sym 34832 orig_img_addr[9]
.sym 34833 orig_img_addr[4]
.sym 34834 orig_img_addr[7]
.sym 34836 img_proc.col_inframe[4]
.sym 34837 img_proc.col_inframe[5]
.sym 34838 img_proc.histogram[7]_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 34839 capture_data[2]
.sym 34840 img_proc.histogram[3]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 34841 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 34842 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 34851 orig_img_addr[0]
.sym 34852 orig_img_addr[1]
.sym 34854 orig_img_addr[2]
.sym 34855 orig_img_addr[3]
.sym 34856 orig_img_addr[4]
.sym 34857 orig_img_addr[5]
.sym 34858 orig_img_addr[6]
.sym 34859 orig_img_addr[7]
.sym 34860 orig_img_addr[8]
.sym 34861 orig_img_addr[9]
.sym 34862 clk50mhz_$glb_clk
.sym 34863 cam_fb.ram.0.1.0_RCLKE
.sym 34864 $PACKER_VCC_NET
.sym 34868 capture_data[3]
.sym 34872 capture_data[2]
.sym 34878 img_proc.histogram[0][8]
.sym 34879 img_proc.histogram[0][3]
.sym 34883 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 34887 img_proc.histogram[7][5]
.sym 34888 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 34889 display_img_addr[1]
.sym 34892 proc_img_pxl[10]
.sym 34893 img_proc.col_rg[4]
.sym 34894 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 34897 img_proc.histogram[7][0]
.sym 34898 orig_img_addr[9]
.sym 34900 img_proc.histogram[3][2]
.sym 34908 capture_addr[0]
.sym 34909 $PACKER_VCC_NET
.sym 34915 capture_addr[8]
.sym 34920 capture_addr[9]
.sym 34921 capture_addr[3]
.sym 34922 capture_data[1]
.sym 34923 cam_fb.ram.0.1.0_WCLKE
.sym 34924 capture_addr[6]
.sym 34925 capture_addr[5]
.sym 34927 capture_addr[1]
.sym 34929 capture_data[0]
.sym 34932 capture_addr[7]
.sym 34933 capture_addr[2]
.sym 34935 capture_addr[4]
.sym 34937 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
.sym 34938 img_proc.histogram[6][0]
.sym 34939 img_proc.histogram[7]_SB_DFFER_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 34940 img_proc.histogram[7]_SB_DFFER_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 34941 img_proc.histogram[7]_SB_DFFER_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 34942 img_proc.histogram[6][2]
.sym 34943 img_proc.histogram[6][6]
.sym 34944 img_proc.histogram[7]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 34953 capture_addr[0]
.sym 34954 capture_addr[1]
.sym 34956 capture_addr[2]
.sym 34957 capture_addr[3]
.sym 34958 capture_addr[4]
.sym 34959 capture_addr[5]
.sym 34960 capture_addr[6]
.sym 34961 capture_addr[7]
.sym 34962 capture_addr[8]
.sym 34963 capture_addr[9]
.sym 34964 clk50mhz_$glb_clk
.sym 34965 cam_fb.ram.0.1.0_WCLKE
.sym 34967 capture_data[0]
.sym 34971 capture_data[1]
.sym 34974 $PACKER_VCC_NET
.sym 34979 $PACKER_VCC_NET
.sym 34980 $PACKER_VCC_NET
.sym 34983 capture_addr[8]
.sym 34986 $PACKER_VCC_NET
.sym 34988 capture_addr[9]
.sym 34991 proc_img_addr[5]
.sym 34992 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 34993 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 34996 img_proc.histogram[7]_SB_DFFER_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 34997 proc_img_addr[4]
.sym 34999 img_proc.histogram[3][3]
.sym 35008 display_img_addr[6]
.sym 35010 display_img_addr[0]
.sym 35011 $PACKER_VCC_NET
.sym 35012 display_img_addr[4]
.sym 35013 display_img_addr[5]
.sym 35015 display_img_addr[8]
.sym 35016 display_img_addr[7]
.sym 35019 display_img_addr[2]
.sym 35021 proc_img_pxl[11]
.sym 35022 display_img_addr[9]
.sym 35025 display_img_addr[3]
.sym 35027 display_img_addr[1]
.sym 35030 proc_img_pxl[10]
.sym 35034 proc_fb.ram.0.2.0_RCLKE
.sym 35039 img_proc.histogram[3][8]
.sym 35040 img_proc.histogram[3][4]
.sym 35041 img_proc.histogram[3][3]
.sym 35042 img_proc.histogram[3]_SB_DFFER_Q_E
.sym 35043 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2
.sym 35044 img_proc.histogram[3][2]
.sym 35045 img_proc.histogram[3][0]
.sym 35046 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 35055 display_img_addr[0]
.sym 35056 display_img_addr[1]
.sym 35058 display_img_addr[2]
.sym 35059 display_img_addr[3]
.sym 35060 display_img_addr[4]
.sym 35061 display_img_addr[5]
.sym 35062 display_img_addr[6]
.sym 35063 display_img_addr[7]
.sym 35064 display_img_addr[8]
.sym 35065 display_img_addr[9]
.sym 35066 clk50mhz_$glb_clk
.sym 35067 proc_fb.ram.0.2.0_RCLKE
.sym 35068 $PACKER_VCC_NET
.sym 35072 proc_img_pxl[11]
.sym 35076 proc_img_pxl[10]
.sym 35081 display_img_addr[8]
.sym 35082 display_img_addr[7]
.sym 35086 display_img_addr[0]
.sym 35087 $PACKER_VCC_NET
.sym 35089 $PACKER_VCC_NET
.sym 35090 display_img_addr[9]
.sym 35092 display_img_addr[6]
.sym 35093 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 35094 proc_img_pxl[8]
.sym 35100 proc_img_addr[2]
.sym 35101 img_proc.histogram[6][6]
.sym 35103 proc_img_addr[0]
.sym 35104 img_proc.histogram[2][0]
.sym 35111 proc_fb.ram.0.2.0_WCLKE
.sym 35112 proc_img_addr[6]
.sym 35113 proc_img_addr[3]
.sym 35117 proc_img_pxl[8]
.sym 35122 proc_img_addr[1]
.sym 35123 proc_img_addr[2]
.sym 35124 proc_img_addr[9]
.sym 35126 proc_img_pxl[9]
.sym 35128 proc_img_addr[0]
.sym 35129 proc_img_addr[5]
.sym 35133 proc_img_addr[8]
.sym 35134 proc_img_addr[7]
.sym 35135 proc_img_addr[4]
.sym 35138 $PACKER_VCC_NET
.sym 35141 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 35142 img_proc.histogram[3][5]
.sym 35143 img_proc.histogram[3][1]
.sym 35144 img_proc.histogram[7]_SB_DFFER_Q_2_D_SB_LUT4_O_I2
.sym 35145 img_proc.histogram[7]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 35146 img_proc.histogram[3][6]
.sym 35147 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 35148 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 35157 proc_img_addr[0]
.sym 35158 proc_img_addr[1]
.sym 35160 proc_img_addr[2]
.sym 35161 proc_img_addr[3]
.sym 35162 proc_img_addr[4]
.sym 35163 proc_img_addr[5]
.sym 35164 proc_img_addr[6]
.sym 35165 proc_img_addr[7]
.sym 35166 proc_img_addr[8]
.sym 35167 proc_img_addr[9]
.sym 35168 clk50mhz_$glb_clk
.sym 35169 proc_fb.ram.0.2.0_WCLKE
.sym 35171 proc_img_pxl[8]
.sym 35175 proc_img_pxl[9]
.sym 35178 $PACKER_VCC_NET
.sym 35181 display_img_addr[3]
.sym 35185 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 35186 proc_img_addr[6]
.sym 35188 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 35191 cam_fb.ram.0.1.0_WCLKE
.sym 35195 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 35200 proc_img_addr[7]
.sym 35202 img_proc.histogram[4][1]
.sym 35203 orig_img_addr[2]
.sym 35205 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 35206 orig_img_addr[5]
.sym 35211 display_img_addr[1]
.sym 35213 proc_fb.ram.0.4.0_RCLKE
.sym 35214 display_img_addr[2]
.sym 35215 display_img_addr[5]
.sym 35216 display_img_addr[8]
.sym 35219 display_img_addr[6]
.sym 35221 display_img_addr[4]
.sym 35224 display_img_addr[7]
.sym 35226 display_img_addr[9]
.sym 35230 display_img_addr[0]
.sym 35231 display_img_addr[3]
.sym 35234 proc_img_pxl[10]
.sym 35237 proc_img_pxl[11]
.sym 35240 $PACKER_VCC_NET
.sym 35243 proc_img_pxl[8]
.sym 35244 img_proc.histogram[7]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 35245 img_proc.histogram[2][1]
.sym 35246 img_proc.histogram[2][5]
.sym 35247 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 35248 img_proc.histogram[2][0]
.sym 35249 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 35259 display_img_addr[0]
.sym 35260 display_img_addr[1]
.sym 35262 display_img_addr[2]
.sym 35263 display_img_addr[3]
.sym 35264 display_img_addr[4]
.sym 35265 display_img_addr[5]
.sym 35266 display_img_addr[6]
.sym 35267 display_img_addr[7]
.sym 35268 display_img_addr[8]
.sym 35269 display_img_addr[9]
.sym 35270 clk50mhz_$glb_clk
.sym 35271 proc_fb.ram.0.4.0_RCLKE
.sym 35272 $PACKER_VCC_NET
.sym 35276 proc_img_pxl[11]
.sym 35280 proc_img_pxl[10]
.sym 35285 display_img_addr[6]
.sym 35287 proc_fb.ram.0.4.0_RCLKE
.sym 35288 display_img_addr[2]
.sym 35290 cam_fb.ram.2.3.0_RDATA
.sym 35294 cam_fb.ram.0.3.0_RCLKE
.sym 35297 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 35298 img_proc.histogram[2][6]
.sym 35300 proc_img_pxl[10]
.sym 35304 display_img_addr[1]
.sym 35306 proc_img_pxl[8]
.sym 35308 proc_img_pxl[9]
.sym 35314 proc_img_pxl[9]
.sym 35321 proc_img_addr[8]
.sym 35323 proc_img_addr[6]
.sym 35324 proc_fb.ram.0.4.0_WCLKE
.sym 35326 $PACKER_VCC_NET
.sym 35327 proc_img_addr[2]
.sym 35328 proc_img_addr[1]
.sym 35331 proc_img_addr[9]
.sym 35332 proc_img_addr[0]
.sym 35336 proc_img_addr[4]
.sym 35337 proc_img_pxl[8]
.sym 35338 proc_img_addr[7]
.sym 35342 proc_img_addr[3]
.sym 35344 proc_img_addr[5]
.sym 35346 img_proc.histogram[4][2]
.sym 35347 img_proc.histogram[4][0]
.sym 35348 img_proc.histogram[4][1]
.sym 35349 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 35350 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 35351 img_proc.histogram[7]_SB_DFFER_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 35361 proc_img_addr[0]
.sym 35362 proc_img_addr[1]
.sym 35364 proc_img_addr[2]
.sym 35365 proc_img_addr[3]
.sym 35366 proc_img_addr[4]
.sym 35367 proc_img_addr[5]
.sym 35368 proc_img_addr[6]
.sym 35369 proc_img_addr[7]
.sym 35370 proc_img_addr[8]
.sym 35371 proc_img_addr[9]
.sym 35372 clk50mhz_$glb_clk
.sym 35373 proc_fb.ram.0.4.0_WCLKE
.sym 35375 proc_img_pxl[8]
.sym 35379 proc_img_pxl[9]
.sym 35382 $PACKER_VCC_NET
.sym 35392 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O
.sym 35394 proc_img_pxl[8]
.sym 35402 proc_img_addr[4]
.sym 35403 proc_fb.dina_SB_LUT4_O_1_I3
.sym 35404 img_proc.histogram[7]_SB_DFFER_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 35408 orig_img_addr[0]
.sym 35410 proc_img_addr[5]
.sym 35416 display_img_addr[8]
.sym 35418 display_img_addr[6]
.sym 35419 $PACKER_VCC_NET
.sym 35422 display_img_addr[4]
.sym 35424 display_img_addr[7]
.sym 35425 display_img_addr[0]
.sym 35426 display_img_addr[9]
.sym 35427 display_img_addr[2]
.sym 35428 display_img_addr[3]
.sym 35430 display_img_addr[5]
.sym 35432 proc_img_pxl[10]
.sym 35433 proc_fb.ram.0.0.0_RCLKE
.sym 35438 proc_img_pxl[11]
.sym 35442 display_img_addr[1]
.sym 35447 img_proc.histogram[2][6]
.sym 35448 proc_img_pxl[10]
.sym 35450 img_proc.histogram[2][4]
.sym 35451 img_proc.histogram[2][2]
.sym 35452 proc_img_pxl[9]
.sym 35463 display_img_addr[0]
.sym 35464 display_img_addr[1]
.sym 35466 display_img_addr[2]
.sym 35467 display_img_addr[3]
.sym 35468 display_img_addr[4]
.sym 35469 display_img_addr[5]
.sym 35470 display_img_addr[6]
.sym 35471 display_img_addr[7]
.sym 35472 display_img_addr[8]
.sym 35473 display_img_addr[9]
.sym 35474 clk50mhz_$glb_clk
.sym 35475 proc_fb.ram.0.0.0_RCLKE
.sym 35476 $PACKER_VCC_NET
.sym 35480 proc_img_pxl[11]
.sym 35484 proc_img_pxl[10]
.sym 35489 proc_fb.ram.0.3.0_WCLKE
.sym 35490 display_img_addr[7]
.sym 35491 display_img_addr[0]
.sym 35492 display_img_addr[6]
.sym 35494 capture.vsync_3up
.sym 35495 $PACKER_VCC_NET
.sym 35497 capture.pclk_rise
.sym 35499 capture.vsync_3up
.sym 35503 proc_img_addr[0]
.sym 35504 proc_img_pxl[9]
.sym 35512 proc_img_addr[2]
.sym 35518 proc_img_addr[2]
.sym 35519 proc_img_addr[3]
.sym 35521 proc_img_addr[1]
.sym 35522 proc_img_addr[8]
.sym 35523 proc_img_addr[9]
.sym 35528 proc_fb.ram.0.0.0_WCLKE
.sym 35530 $PACKER_VCC_NET
.sym 35534 proc_img_addr[4]
.sym 35536 proc_img_addr[6]
.sym 35538 proc_img_pxl[9]
.sym 35540 proc_img_addr[0]
.sym 35542 proc_img_addr[7]
.sym 35545 proc_img_pxl[8]
.sym 35548 proc_img_addr[5]
.sym 35550 proc_img_addr[4]
.sym 35556 proc_img_addr[0]
.sym 35565 proc_img_addr[0]
.sym 35566 proc_img_addr[1]
.sym 35568 proc_img_addr[2]
.sym 35569 proc_img_addr[3]
.sym 35570 proc_img_addr[4]
.sym 35571 proc_img_addr[5]
.sym 35572 proc_img_addr[6]
.sym 35573 proc_img_addr[7]
.sym 35574 proc_img_addr[8]
.sym 35575 proc_img_addr[9]
.sym 35576 clk50mhz_$glb_clk
.sym 35577 proc_fb.ram.0.0.0_WCLKE
.sym 35579 proc_img_pxl[8]
.sym 35583 proc_img_pxl[9]
.sym 35586 $PACKER_VCC_NET
.sym 35592 capture.vsync_3up
.sym 35595 capture_addr[3]
.sym 35597 capture_addr[2]
.sym 35598 proc_fb.dina_SB_LUT4_O_1_I2
.sym 35599 proc_fb.ram.0.3.0_RCLKE
.sym 35601 capture_addr[6]
.sym 35602 capture.vsync_3up
.sym 35604 $PACKER_VCC_NET
.sym 35608 proc_img_addr[7]
.sym 35609 proc_img_pxl[9]
.sym 35610 orig_img_addr[5]
.sym 35611 orig_img_addr[2]
.sym 35614 proc_fb.dina_SB_LUT4_O_2_I2
.sym 35620 proc_img_pxl[10]
.sym 35621 display_img_addr[5]
.sym 35624 display_img_addr[4]
.sym 35627 display_img_addr[2]
.sym 35629 proc_img_pxl[11]
.sym 35632 $PACKER_VCC_NET
.sym 35634 display_img_addr[1]
.sym 35636 display_img_addr[0]
.sym 35637 display_img_addr[7]
.sym 35638 display_img_addr[8]
.sym 35641 display_img_addr[3]
.sym 35643 display_img_addr[6]
.sym 35646 proc_fb.ram.0.1.0_RCLKE
.sym 35648 display_img_addr[9]
.sym 35656 proc_img_addr[2]
.sym 35667 display_img_addr[0]
.sym 35668 display_img_addr[1]
.sym 35670 display_img_addr[2]
.sym 35671 display_img_addr[3]
.sym 35672 display_img_addr[4]
.sym 35673 display_img_addr[5]
.sym 35674 display_img_addr[6]
.sym 35675 display_img_addr[7]
.sym 35676 display_img_addr[8]
.sym 35677 display_img_addr[9]
.sym 35678 clk50mhz_$glb_clk
.sym 35679 proc_fb.ram.0.1.0_RCLKE
.sym 35680 $PACKER_VCC_NET
.sym 35684 proc_img_pxl[11]
.sym 35688 proc_img_pxl[10]
.sym 35702 proc_img_addr[4]
.sym 35706 proc_fb.ram.2.3.0_RDATA_1
.sym 35708 proc_img_pxl[10]
.sym 35712 display_img_addr[1]
.sym 35715 proc_img_pxl[8]
.sym 35722 proc_img_addr[4]
.sym 35723 proc_fb.ram.0.1.0_WCLKE
.sym 35724 proc_img_addr[6]
.sym 35726 proc_img_pxl[8]
.sym 35728 proc_img_addr[0]
.sym 35730 proc_img_addr[1]
.sym 35733 proc_img_addr[8]
.sym 35734 proc_img_addr[3]
.sym 35739 proc_img_addr[7]
.sym 35741 $PACKER_VCC_NET
.sym 35742 proc_img_addr[2]
.sym 35747 proc_img_pxl[9]
.sym 35750 proc_img_addr[5]
.sym 35752 proc_img_addr[9]
.sym 35755 proc_img_addr[7]
.sym 35757 $PACKER_VCC_NET
.sym 35758 proc_img_addr[5]
.sym 35769 proc_img_addr[0]
.sym 35770 proc_img_addr[1]
.sym 35772 proc_img_addr[2]
.sym 35773 proc_img_addr[3]
.sym 35774 proc_img_addr[4]
.sym 35775 proc_img_addr[5]
.sym 35776 proc_img_addr[6]
.sym 35777 proc_img_addr[7]
.sym 35778 proc_img_addr[8]
.sym 35779 proc_img_addr[9]
.sym 35780 clk50mhz_$glb_clk
.sym 35781 proc_fb.ram.0.1.0_WCLKE
.sym 35783 proc_img_pxl[8]
.sym 35787 proc_img_pxl[9]
.sym 35790 $PACKER_VCC_NET
.sym 35797 proc_fb.ram.0.1.0_WCLKE
.sym 35810 proc_img_addr[5]
.sym 35813 proc_img_addr[2]
.sym 35824 display_img_addr[0]
.sym 35825 display_img_addr[7]
.sym 35826 display_img_addr[8]
.sym 35827 display_img_addr[5]
.sym 35828 display_img_addr[2]
.sym 35830 display_img_addr[4]
.sym 35831 display_img_addr[6]
.sym 35833 proc_img_pxl[11]
.sym 35834 proc_fb.ram.0.3.0_RCLKE
.sym 35836 display_img_addr[9]
.sym 35838 display_img_addr[3]
.sym 35843 $PACKER_VCC_NET
.sym 35846 proc_img_pxl[10]
.sym 35850 display_img_addr[1]
.sym 35871 display_img_addr[0]
.sym 35872 display_img_addr[1]
.sym 35874 display_img_addr[2]
.sym 35875 display_img_addr[3]
.sym 35876 display_img_addr[4]
.sym 35877 display_img_addr[5]
.sym 35878 display_img_addr[6]
.sym 35879 display_img_addr[7]
.sym 35880 display_img_addr[8]
.sym 35881 display_img_addr[9]
.sym 35882 clk50mhz_$glb_clk
.sym 35883 proc_fb.ram.0.3.0_RCLKE
.sym 35884 $PACKER_VCC_NET
.sym 35888 proc_img_pxl[11]
.sym 35892 proc_img_pxl[10]
.sym 35894 proc_img_addr[5]
.sym 35904 orig_img_addr[7]
.sym 35913 proc_img_pxl[9]
.sym 35916 proc_img_addr[0]
.sym 35926 proc_img_addr[8]
.sym 35927 proc_img_addr[7]
.sym 35928 proc_img_addr[6]
.sym 35930 proc_img_pxl[9]
.sym 35934 proc_img_addr[3]
.sym 35936 proc_img_addr[1]
.sym 35937 proc_img_addr[4]
.sym 35938 proc_img_addr[5]
.sym 35939 proc_img_addr[0]
.sym 35944 proc_img_pxl[8]
.sym 35951 proc_img_addr[2]
.sym 35952 proc_fb.ram.0.3.0_WCLKE
.sym 35954 $PACKER_VCC_NET
.sym 35956 proc_img_addr[9]
.sym 35969 proc_img_addr[0]
.sym 35970 proc_img_addr[1]
.sym 35972 proc_img_addr[2]
.sym 35973 proc_img_addr[3]
.sym 35974 proc_img_addr[4]
.sym 35975 proc_img_addr[5]
.sym 35976 proc_img_addr[6]
.sym 35977 proc_img_addr[7]
.sym 35978 proc_img_addr[8]
.sym 35979 proc_img_addr[9]
.sym 35980 clk50mhz_$glb_clk
.sym 35981 proc_fb.ram.0.3.0_WCLKE
.sym 35983 proc_img_pxl[8]
.sym 35987 proc_img_pxl[9]
.sym 35990 $PACKER_VCC_NET
.sym 36016 $PACKER_VCC_NET
.sym 36097 proc_img_addr[4]
.sym 36098 proc_img_pxl[1]
.sym 36099 $PACKER_VCC_NET
.sym 36103 proc_img_addr[7]
.sym 36104 proc_img_pxl[2]
.sym 36109 proc_img_addr[2]
.sym 36110 proc_img_addr[0]
.sym 36235 display_img_addr[1]
.sym 36304 display_img_addr[2]
.sym 36328 display_img_addr[2]
.sym 36374 controller.i_regs.pr_ctrl_st[0]
.sym 36375 controller.i_regs.pr_ctrl_st[2]
.sym 36376 controller.i_regs.pr_ctrl_st[4]
.sym 36378 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I0
.sym 36379 controller.i_regs.pr_ctrl_st[1]
.sym 36380 controller.i_regs.pr_ctrl_st[3]
.sym 36386 display_img_addr[6]
.sym 36406 controller.i_sccb.pr_sccb_st[0]
.sym 36408 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 36500 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 36504 controller.i_regs.pr_ctrl_st_SB_DFFR_Q_2_D_SB_LUT4_O_I0
.sym 36511 controller.i_sccb.clr_datarg
.sym 36542 display_img_addr[4]
.sym 36561 $PACKER_VCC_NET
.sym 36598 $PACKER_VCC_NET
.sym 36602 display_img_addr[4]
.sym 36635 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 36638 display_img_addr[6]
.sym 36646 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 36747 controller.i_sccb.send_rg[16]
.sym 36876 proc_img_addr[4]
.sym 36877 proc_img_pxl[1]
.sym 36879 controller.i_sccb.clr_datarg
.sym 36886 display_img_addr[6]
.sym 36889 controller.i_sccb.send_rg[15]
.sym 37000 $PACKER_VCC_NET
.sym 37003 controller.i_sccb.clr_datarg
.sym 37123 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 37245 proc_img_pxl[2]
.sym 37246 proc_img_addr[7]
.sym 37260 img_proc.colorpxls[8]
.sym 37266 img_proc.colorpxls[11]
.sym 37283 img_proc.colorpxls_bin012[3]
.sym 37291 img_proc.colorpxls_bin012[2]
.sym 37294 img_proc.colorpxls_bin012[5]
.sym 37304 img_proc.colorpxls_bin012[0]
.sym 37305 img_proc.colorpxls_bin012[4]
.sym 37306 img_proc.colorpxls_bin012[1]
.sym 37310 img_proc.colorpxls_bin012[3]
.sym 37321 img_proc.colorpxls_bin012[2]
.sym 37336 img_proc.colorpxls_bin012[1]
.sym 37339 img_proc.colorpxls_bin012[0]
.sym 37347 img_proc.colorpxls_bin012[5]
.sym 37352 img_proc.colorpxls_bin012[4]
.sym 37372 capture_data[7]
.sym 37374 capture_data[6]
.sym 37376 display_img_addr[6]
.sym 37385 img_proc.colorpxls_bin012[2]
.sym 37387 img_proc.colorpxls_bin012[3]
.sym 37399 img_proc.colorpxls[8]
.sym 37401 img_proc.colorpxls[9]
.sym 37402 img_proc.colorpxls[1]
.sym 37403 img_proc.colorpxls_bin012[7]
.sym 37404 img_proc.colorpxls_bin012[0]
.sym 37405 img_proc.colorpxls_bin012[6]
.sym 37406 img_proc.colorpxls_bin012[1]
.sym 37408 img_proc.colorpxls[6]
.sym 37409 img_proc.colorpxls_bin012[2]
.sym 37410 img_proc.centroid_tmp_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 37411 img_proc.colorpxls_bin012[3]
.sym 37412 img_proc.colorpxls_bin012[10]
.sym 37413 img_proc.colorpxls_bin012[5]
.sym 37416 img_proc.colorpxls[2]
.sym 37418 img_proc.colorpxls[3]
.sym 37419 img_proc.colorpxls_bin012[8]
.sym 37420 img_proc.centroid_tmp_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 37423 img_proc.colorpxls_bin012[4]
.sym 37424 img_proc.centroid_tmp_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 37426 img_proc.colorpxls[11]
.sym 37428 img_proc.colorpxls[4]
.sym 37429 img_proc.centroid_tmp_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 37430 img_proc.colorpxls[5]
.sym 37432 img_proc.centroid_tmp_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 37433 img_proc.colorpxls_bin012[2]
.sym 37434 img_proc.centroid_tmp_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 37435 img_proc.colorpxls[3]
.sym 37438 img_proc.colorpxls_bin012[5]
.sym 37441 img_proc.colorpxls[6]
.sym 37444 img_proc.colorpxls_bin012[7]
.sym 37450 img_proc.colorpxls[2]
.sym 37451 img_proc.colorpxls[9]
.sym 37452 img_proc.colorpxls_bin012[1]
.sym 37453 img_proc.colorpxls_bin012[8]
.sym 37456 img_proc.colorpxls_bin012[7]
.sym 37457 img_proc.centroid_tmp_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 37458 img_proc.colorpxls[8]
.sym 37459 img_proc.centroid_tmp_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 37462 img_proc.colorpxls_bin012[0]
.sym 37463 img_proc.colorpxls_bin012[10]
.sym 37464 img_proc.colorpxls[1]
.sym 37465 img_proc.colorpxls[11]
.sym 37468 img_proc.colorpxls[5]
.sym 37469 img_proc.colorpxls_bin012[4]
.sym 37470 img_proc.colorpxls[4]
.sym 37471 img_proc.colorpxls_bin012[3]
.sym 37477 img_proc.colorpxls_bin012[6]
.sym 37484 img_proc.centroid_tmp_SB_LUT4_O_5_I2_SB_LUT4_O_I0
.sym 37491 proc_img_addr[2]
.sym 37494 img_proc.colorpxls[6]
.sym 37499 img_proc.colorpxls[6]
.sym 37501 img_proc.colorpxls[7]
.sym 37507 img_proc.centroid_tmp_SB_LUT4_O_5_I2
.sym 37508 img_proc.colorpxls_bin012[10]
.sym 37509 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 37526 img_proc.centroid_tmp_SB_LUT4_O_5_I2_SB_LUT4_O_I2
.sym 37530 img_proc.centroid_tmp_SB_LUT4_O_5_I2_SB_LUT4_O_I3
.sym 37531 proc_fb.dina_SB_LUT4_O_7_I2
.sym 37532 img_proc.colorpxls_bin012[10]
.sym 37533 proc_fb.dina_SB_LUT4_O_5_I2
.sym 37534 img_proc.colorpxls_bin012[8]
.sym 37535 img_proc.colorpxls_bin012[6]
.sym 37536 img_proc.colorpxls_bin012[9]
.sym 37537 proc_fb.dina_SB_LUT4_O_6_I2
.sym 37539 img_proc.colorpxls[10]
.sym 37548 img_proc.centroid_tmp_SB_LUT4_O_5_I2_SB_LUT4_O_I1
.sym 37549 img_proc.centroid_tmp_SB_LUT4_O_5_I2_SB_LUT4_O_I0
.sym 37551 img_proc.colorpxls[7]
.sym 37553 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O
.sym 37558 img_proc.colorpxls_bin012[10]
.sym 37563 img_proc.colorpxls_bin012[9]
.sym 37567 img_proc.colorpxls[7]
.sym 37568 img_proc.colorpxls_bin012[9]
.sym 37569 img_proc.colorpxls_bin012[6]
.sym 37570 img_proc.colorpxls[10]
.sym 37574 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O
.sym 37576 proc_fb.dina_SB_LUT4_O_6_I2
.sym 37582 img_proc.colorpxls_bin012[8]
.sym 37585 img_proc.centroid_tmp_SB_LUT4_O_5_I2_SB_LUT4_O_I1
.sym 37586 img_proc.centroid_tmp_SB_LUT4_O_5_I2_SB_LUT4_O_I2
.sym 37587 img_proc.centroid_tmp_SB_LUT4_O_5_I2_SB_LUT4_O_I3
.sym 37588 img_proc.centroid_tmp_SB_LUT4_O_5_I2_SB_LUT4_O_I0
.sym 37591 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O
.sym 37593 proc_fb.dina_SB_LUT4_O_7_I2
.sym 37598 proc_fb.dina_SB_LUT4_O_5_I2
.sym 37600 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O
.sym 37604 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 37605 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 37606 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 37607 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 37608 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 37609 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 37610 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_O_I1
.sym 37611 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 37613 proc_fb.dina_SB_LUT4_O_7_I2
.sym 37614 proc_img_addr[0]
.sym 37615 img_proc.col_inframe[5]
.sym 37621 img_proc.colorpxls_SB_DFFER_Q_E
.sym 37632 img_proc.colorpxls_bin567[10]
.sym 37633 img_proc.colorpxls[2]
.sym 37635 img_proc.colorpxls[3]
.sym 37637 img_proc.colorpxls[4]
.sym 37638 img_proc.colorpxls[3]
.sym 37639 img_proc.colorpxls[5]
.sym 37648 img_proc.colorpxls_bin567[3]
.sym 37649 img_proc.colorpxls_bin567[4]
.sym 37656 proc_img_pxl[5]
.sym 37659 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 37660 img_proc.colorpxls_bin567[7]
.sym 37668 img_proc.colorpxls[5]
.sym 37671 img_proc.colorpxls[8]
.sym 37676 img_proc.colorpxls[4]
.sym 37684 img_proc.colorpxls[5]
.sym 37685 img_proc.colorpxls_bin567[4]
.sym 37686 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 37699 proc_img_pxl[5]
.sym 37708 img_proc.colorpxls_bin567[3]
.sym 37714 img_proc.colorpxls_bin567[7]
.sym 37715 img_proc.colorpxls_bin567[3]
.sym 37716 img_proc.colorpxls[4]
.sym 37717 img_proc.colorpxls[8]
.sym 37727 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 37728 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 37729 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_O_I2
.sym 37730 img_proc.colorpxls_bin567[1]
.sym 37731 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 37732 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_O_I3
.sym 37733 img_proc.centroid_tmp_SB_LUT4_O_2_I2
.sym 37734 img_proc.colorpxls_bin567[0]
.sym 37741 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 37752 img_proc.colorpxls[8]
.sym 37753 img_proc.colorpxls[7]
.sym 37754 img_proc.colorpxls[9]
.sym 37756 img_proc.colorpxls[10]
.sym 37757 img_proc.colorpxls[9]
.sym 37758 img_proc.colorpxls[11]
.sym 37772 img_proc.colorpxls_bin567[4]
.sym 37775 img_proc.colorpxls_bin567[7]
.sym 37781 img_proc.colorpxls_bin567[5]
.sym 37782 img_proc.colorpxls_bin567[6]
.sym 37786 img_proc.colorpxls_bin567_SB_DFFER_Q_E
.sym 37787 img_proc.colorpxls_bin567[3]
.sym 37789 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 37794 img_proc.colorpxls_bin567[2]
.sym 37795 img_proc.colorpxls_bin567[1]
.sym 37797 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 37799 img_proc.colorpxls_bin567[0]
.sym 37800 $nextpnr_ICESTORM_LC_15$O
.sym 37803 img_proc.colorpxls_bin567[0]
.sym 37806 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 37808 img_proc.colorpxls_bin567[1]
.sym 37812 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 37813 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 37814 img_proc.colorpxls_bin567[2]
.sym 37816 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 37818 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 37819 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 37821 img_proc.colorpxls_bin567[3]
.sym 37822 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 37824 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 37825 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 37827 img_proc.colorpxls_bin567[4]
.sym 37828 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 37830 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 37831 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 37832 img_proc.colorpxls_bin567[5]
.sym 37834 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 37836 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 37837 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 37838 img_proc.colorpxls_bin567[6]
.sym 37840 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 37842 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 37843 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 37845 img_proc.colorpxls_bin567[7]
.sym 37846 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 37847 img_proc.colorpxls_bin567_SB_DFFER_Q_E
.sym 37848 clk50mhz_$glb_clk
.sym 37849 rst$SB_IO_IN_$glb_sr
.sym 37852 img_proc.colorpxls_bin567_SB_DFFER_Q_E
.sym 37854 img_proc.colorpxls_bin567_SB_DFFER_Q_E
.sym 37860 img_proc.histogram[7]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 37877 img_proc.colorpxls[5]
.sym 37879 img_proc.colorpxls[6]
.sym 37880 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 37886 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 37893 img_proc.colorpxls_bin567[10]
.sym 37899 img_proc.colorpxls_bin567[8]
.sym 37909 img_proc.colorpxls_bin567_SB_DFFER_Q_E
.sym 37911 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 37916 img_proc.colorpxls_bin567[9]
.sym 37919 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 37923 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 37924 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 37925 img_proc.colorpxls_bin567[8]
.sym 37927 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 37929 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[10]
.sym 37930 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 37931 img_proc.colorpxls_bin567[9]
.sym 37933 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 37937 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 37938 img_proc.colorpxls_bin567[10]
.sym 37939 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[10]
.sym 37970 img_proc.colorpxls_bin567_SB_DFFER_Q_E
.sym 37971 clk50mhz_$glb_clk
.sym 37972 rst$SB_IO_IN_$glb_sr
.sym 37974 img_proc.centroid_tmp_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 37975 img_proc.colorpxls_bin567_SB_DFFER_Q_E
.sym 37976 img_proc.centroid_tmp_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 37977 img_proc.colorpxls_bin01[4]
.sym 37983 img_proc.histogram[0][1]
.sym 37992 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 37997 proc_fb.dina_SB_LUT4_O_10_I2
.sym 37998 img_proc.colorpxls[2]
.sym 37999 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 38000 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 38001 img_proc.colorpxls[7]
.sym 38002 img_proc.histogram[6]_SB_DFFER_Q_E
.sym 38005 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 38007 img_proc.colorpxls[4]
.sym 38015 img_proc.colorpxls_bin01[1]
.sym 38018 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 38019 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 38021 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 38025 img_proc.colorpxls_bin01[4]
.sym 38027 img_proc.colorpxls_bin01[0]
.sym 38030 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 38031 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 38034 img_proc.colorpxls_bin01[6]
.sym 38036 img_proc.colorpxls_bin01[7]
.sym 38037 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 38040 img_proc.colorpxls_bin01[5]
.sym 38042 img_proc.colorpxls_bin01[2]
.sym 38043 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 38044 img_proc.colorpxls_bin01[3]
.sym 38045 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 38046 img_proc.centroid_tmp_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[1]
.sym 38048 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 38049 img_proc.colorpxls_bin01[0]
.sym 38052 img_proc.centroid_tmp_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[2]
.sym 38054 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 38055 img_proc.colorpxls_bin01[1]
.sym 38058 img_proc.centroid_tmp_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[3]
.sym 38060 img_proc.colorpxls_bin01[2]
.sym 38061 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 38064 img_proc.centroid_tmp_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[4]
.sym 38066 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 38067 img_proc.colorpxls_bin01[3]
.sym 38070 img_proc.centroid_tmp_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[5]
.sym 38072 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 38073 img_proc.colorpxls_bin01[4]
.sym 38076 img_proc.centroid_tmp_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[6]
.sym 38078 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 38079 img_proc.colorpxls_bin01[5]
.sym 38082 img_proc.centroid_tmp_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[7]
.sym 38084 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 38085 img_proc.colorpxls_bin01[6]
.sym 38088 img_proc.centroid_tmp_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[8]
.sym 38090 img_proc.colorpxls_bin01[7]
.sym 38091 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 38098 img_proc.colorpxls[1]
.sym 38099 img_proc.centroid_tmp_SB_LUT4_O_6_I2_SB_LUT4_O_I3
.sym 38101 img_proc.centroid_tmp_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 38102 img_proc.centroid_tmp_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 38103 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 38107 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 38113 img_proc.colorpxls_bin01[4]
.sym 38123 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 38125 img_proc.colorpxls[4]
.sym 38126 img_proc.colorpxls[2]
.sym 38127 img_proc.colorpxls[3]
.sym 38131 img_proc.colorpxls[5]
.sym 38132 img_proc.centroid_tmp_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[8]
.sym 38137 img_proc.colorpxls_bin01[1]
.sym 38138 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 38139 img_proc.colorpxls_bin01[8]
.sym 38140 img_proc.centroid_tmp_SB_LUT4_O_6_I2_SB_LUT4_O_I0
.sym 38142 img_proc.colorpxls[1]
.sym 38143 img_proc.colorpxls[3]
.sym 38144 img_proc.colorpxls_bin01[2]
.sym 38147 img_proc.colorpxls_bin01[8]
.sym 38152 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 38153 img_proc.colorpxls_bin01[0]
.sym 38155 img_proc.colorpxls_bin01[9]
.sym 38156 img_proc.centroid_tmp_SB_LUT4_O_6_I2_SB_LUT4_O_I3
.sym 38158 img_proc.colorpxls[2]
.sym 38159 img_proc.centroid_tmp_SB_LUT4_O_6_I2_SB_LUT4_O_I1
.sym 38160 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 38165 img_proc.colorpxls_bin01[10]
.sym 38166 img_proc.colorpxls[9]
.sym 38167 img_proc.colorpxls[4]
.sym 38168 img_proc.centroid_tmp_SB_LUT4_O_6_I2_SB_LUT4_O_I2
.sym 38169 img_proc.centroid_tmp_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[9]
.sym 38171 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 38172 img_proc.colorpxls_bin01[8]
.sym 38175 img_proc.centroid_tmp_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[10]
.sym 38177 img_proc.colorpxls_bin01[9]
.sym 38178 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 38181 $nextpnr_ICESTORM_LC_31$I3
.sym 38183 img_proc.colorpxls_bin01[10]
.sym 38184 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 38191 $nextpnr_ICESTORM_LC_31$I3
.sym 38195 img_proc.colorpxls[4]
.sym 38200 img_proc.centroid_tmp_SB_LUT4_O_6_I2_SB_LUT4_O_I3
.sym 38201 img_proc.centroid_tmp_SB_LUT4_O_6_I2_SB_LUT4_O_I1
.sym 38202 img_proc.centroid_tmp_SB_LUT4_O_6_I2_SB_LUT4_O_I0
.sym 38203 img_proc.centroid_tmp_SB_LUT4_O_6_I2_SB_LUT4_O_I2
.sym 38206 img_proc.colorpxls_bin01[1]
.sym 38207 img_proc.colorpxls[2]
.sym 38208 img_proc.colorpxls_bin01[0]
.sym 38209 img_proc.colorpxls[1]
.sym 38212 img_proc.colorpxls_bin01[8]
.sym 38213 img_proc.colorpxls[3]
.sym 38214 img_proc.colorpxls_bin01[2]
.sym 38215 img_proc.colorpxls[9]
.sym 38219 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 38220 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 38229 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 38231 img_proc.colorpxls_bin01[1]
.sym 38236 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 38245 img_proc.colorpxls[7]
.sym 38246 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 38247 img_proc.colorpxls[9]
.sym 38248 img_proc.colorpxls[10]
.sym 38250 img_proc.colorpxls[11]
.sym 38251 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 38252 img_proc.colorpxls[8]
.sym 38253 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 38254 img_proc.colorpxls[9]
.sym 38262 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 38263 img_proc.colorpxls[0]
.sym 38264 img_proc.colorpxls[10]
.sym 38265 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 38266 proc_fb.dina_SB_LUT4_O_11_I2
.sym 38267 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O
.sym 38269 proc_fb.dina_SB_LUT4_O_10_I2
.sym 38270 img_proc.colorpxls[1]
.sym 38271 img_proc.colorpxls[0]
.sym 38273 img_proc.colorpxls[7]
.sym 38274 img_proc.colorpxls[11]
.sym 38276 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 38277 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 38287 img_proc.colorpxls[3]
.sym 38289 proc_fb.dina_SB_LUT4_O_9_I2
.sym 38293 proc_fb.dina_SB_LUT4_O_10_I2
.sym 38294 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O
.sym 38299 img_proc.colorpxls[0]
.sym 38307 img_proc.colorpxls[3]
.sym 38312 proc_fb.dina_SB_LUT4_O_9_I2
.sym 38313 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O
.sym 38317 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 38318 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 38319 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 38320 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 38323 img_proc.colorpxls[11]
.sym 38324 img_proc.colorpxls[0]
.sym 38325 img_proc.colorpxls[1]
.sym 38326 img_proc.colorpxls[10]
.sym 38330 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O
.sym 38331 proc_fb.dina_SB_LUT4_O_11_I2
.sym 38336 img_proc.colorpxls[7]
.sym 38347 proc_fb.dina_SB_LUT4_O_9_I2
.sym 38352 proc_img_addr[4]
.sym 38356 cam_fb.ram.0.1.0_RDATA_2
.sym 38364 img_proc.centroid_tmp_SB_LUT4_O_I0
.sym 38366 cam_fb.ram.0.2.0_RDATA_1
.sym 38367 img_proc.colorpxls[6]
.sym 38368 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 38371 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 38373 img_proc.histogram[0]_SB_DFFER_Q_E
.sym 38376 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 38384 $PACKER_VCC_NET
.sym 38385 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 38387 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 38391 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 38392 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[1]
.sym 38398 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 38404 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 38406 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 38413 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 38415 $nextpnr_ICESTORM_LC_33$O
.sym 38418 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[1]
.sym 38421 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[2]
.sym 38424 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 38427 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[3]
.sym 38429 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 38433 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[4]
.sym 38435 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 38439 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[5]
.sym 38441 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 38445 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[6]
.sym 38447 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 38448 $PACKER_VCC_NET
.sym 38451 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[7]
.sym 38453 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 38457 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[8]
.sym 38459 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 38465 img_proc.histogram[0][7]
.sym 38468 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 38469 cam_fb.ram.0.1.0_RDATA_1_SB_LUT4_I0_O
.sym 38472 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 38473 $PACKER_VCC_NET
.sym 38476 $PACKER_VCC_NET
.sym 38484 capture_data[4]
.sym 38489 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 38490 img_proc.col_rg[3]
.sym 38495 img_proc.colorpxls[4]
.sym 38496 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 38497 img_proc.histogram[7][8]
.sym 38498 img_proc.histogram[6]_SB_DFFER_Q_E
.sym 38499 img_proc.histogram[7][2]
.sym 38501 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[8]
.sym 38513 img_proc.histogram[7][6]
.sym 38516 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 38517 img_proc.colorpxls[7]
.sym 38519 img_proc.colorpxls[9]
.sym 38521 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 38524 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 38525 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 38531 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 38532 img_proc.histogram[7][8]
.sym 38533 img_proc.histogram[0]_SB_DFFER_Q_E
.sym 38537 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 38538 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[9]
.sym 38541 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 38544 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[10]
.sym 38546 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 38550 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[11]
.sym 38553 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 38556 $nextpnr_ICESTORM_LC_34$I3
.sym 38559 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 38566 $nextpnr_ICESTORM_LC_34$I3
.sym 38570 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 38575 img_proc.colorpxls[7]
.sym 38576 img_proc.histogram[7][8]
.sym 38577 img_proc.colorpxls[9]
.sym 38578 img_proc.histogram[7][6]
.sym 38583 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 38585 img_proc.histogram[0]_SB_DFFER_Q_E
.sym 38586 clk50mhz_$glb_clk
.sym 38587 rst$SB_IO_IN_$glb_sr
.sym 38588 img_proc.histogram[7][5]
.sym 38589 $PACKER_GND_NET
.sym 38590 img_proc.histogram[7][8]
.sym 38591 img_proc.histogram[7][2]
.sym 38592 img_proc.histogram[7][7]
.sym 38593 img_proc.histogram[7][4]
.sym 38594 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 38595 img_proc.histogram[7][1]
.sym 38605 cam_fb.ram.0.4.0_RCLKE
.sym 38606 cam_fb.ram.0.3.0_RDATA
.sym 38607 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 38610 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 38612 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 38613 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 38619 img_proc.col_inframe[4]
.sym 38620 img_proc.colorpxls[3]
.sym 38621 img_proc.col_inframe[5]
.sym 38622 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 38631 img_proc.colorpxls[3]
.sym 38632 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 38636 img_proc.colorpxls[2]
.sym 38637 img_proc.colorpxls[6]
.sym 38638 img_proc.col_inframe[5]
.sym 38640 img_proc.histogram[7]_SB_DFFER_Q_E
.sym 38641 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 38642 img_proc.histogram[0][6]
.sym 38643 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 38644 img_proc.histogram[7][6]
.sym 38645 img_proc.histogram[7][5]
.sym 38646 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 38648 img_proc.histogram[7][2]
.sym 38649 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 38651 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 38652 img_proc.histogram[3][2]
.sym 38653 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 38654 img_proc.histogram[7][3]
.sym 38655 img_proc.colorpxls[4]
.sym 38656 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 38659 img_proc.histogram[7][2]
.sym 38660 img_proc.histogram[7][1]
.sym 38662 img_proc.col_inframe[5]
.sym 38663 img_proc.histogram[7][2]
.sym 38664 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 38665 img_proc.histogram[3][2]
.sym 38668 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 38674 img_proc.histogram[7][1]
.sym 38675 img_proc.colorpxls[2]
.sym 38676 img_proc.colorpxls[3]
.sym 38677 img_proc.histogram[7][2]
.sym 38681 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 38682 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 38683 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 38686 img_proc.histogram[7][3]
.sym 38687 img_proc.colorpxls[6]
.sym 38688 img_proc.histogram[7][5]
.sym 38689 img_proc.colorpxls[4]
.sym 38692 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 38693 img_proc.histogram[0][6]
.sym 38694 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 38695 img_proc.histogram[7][6]
.sym 38701 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 38704 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 38708 img_proc.histogram[7]_SB_DFFER_Q_E
.sym 38709 clk50mhz_$glb_clk
.sym 38710 rst$SB_IO_IN_$glb_sr
.sym 38711 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 38712 img_proc.histogram[6][8]
.sym 38713 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 38714 img_proc.histogram[6][1]
.sym 38715 img_proc.histogram[6]_SB_DFFER_Q_E
.sym 38716 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 38717 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 38718 img_proc.histogram[7]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 38722 proc_img_addr[7]
.sym 38723 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 38726 cam_fb.ram.1.4.0_RDATA
.sym 38728 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 38735 img_proc.histogram[3][8]
.sym 38737 img_proc.histogram[0][0]
.sym 38738 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 38739 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 38741 img_proc.histogram[2][4]
.sym 38742 img_proc.histogram[0][7]
.sym 38744 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 38745 img_proc.histogram[7]_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 38752 $PACKER_VCC_NET
.sym 38753 img_proc.histogram[7][3]
.sym 38754 capture.blue_SB_DFFER_Q_E
.sym 38756 capture.data_rg3[2]
.sym 38758 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 38759 img_proc.histogram[7][1]
.sym 38765 $PACKER_VCC_NET
.sym 38769 img_proc.col_inframe[4]
.sym 38770 img_proc.col_inframe[5]
.sym 38773 img_proc.col_rg[4]
.sym 38774 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 38776 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 38778 img_proc.col_rg[5]
.sym 38779 img_proc.histogram[6][1]
.sym 38780 img_proc.histogram[3][3]
.sym 38781 img_proc.col_rg[3]
.sym 38784 $nextpnr_ICESTORM_LC_19$O
.sym 38787 img_proc.col_rg[3]
.sym 38790 img_proc.hist_bin_SB_LUT4_O_I3[2]
.sym 38792 $PACKER_VCC_NET
.sym 38793 img_proc.col_rg[4]
.sym 38794 img_proc.col_rg[3]
.sym 38797 $PACKER_VCC_NET
.sym 38798 img_proc.col_rg[5]
.sym 38800 img_proc.hist_bin_SB_LUT4_O_I3[2]
.sym 38803 img_proc.histogram[3][3]
.sym 38804 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 38805 img_proc.histogram[7][3]
.sym 38806 img_proc.col_inframe[5]
.sym 38811 capture.data_rg3[2]
.sym 38816 img_proc.col_inframe[5]
.sym 38818 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 38821 img_proc.col_inframe[5]
.sym 38822 img_proc.col_inframe[4]
.sym 38823 img_proc.col_rg[3]
.sym 38827 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 38828 img_proc.histogram[6][1]
.sym 38829 img_proc.histogram[7][1]
.sym 38830 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 38831 capture.blue_SB_DFFER_Q_E
.sym 38832 clk50mhz_$glb_clk
.sym 38833 rst$SB_IO_IN_$glb_sr
.sym 38834 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 38835 img_proc.histogram[7]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 38836 img_proc.histogram[7]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 38837 img_proc.histogram[7]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 38838 img_proc.histogram[7]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 38839 img_proc.histogram[7]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 38840 img_proc.histogram[7]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 38841 img_proc.histogram[6][4]
.sym 38846 capture_data[3]
.sym 38847 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 38852 capture.data_rg3[2]
.sym 38856 capture_data[2]
.sym 38858 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 38859 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 38860 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 38861 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 38863 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 38864 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 38865 img_proc.histogram[3]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 38866 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 38867 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 38868 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 38875 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 38876 img_proc.histogram[3][4]
.sym 38877 img_proc.histogram[6]_SB_DFFER_Q_E
.sym 38878 img_proc.histogram[7]_SB_DFFER_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 38879 img_proc.histogram[7]_SB_DFFER_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 38881 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 38883 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 38884 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 38887 img_proc.histogram[7][0]
.sym 38888 img_proc.histogram[3]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 38889 img_proc.histogram[3][0]
.sym 38890 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 38892 img_proc.histogram[6][0]
.sym 38893 img_proc.histogram[7]_SB_DFFER_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 38896 img_proc.histogram[0][4]
.sym 38897 img_proc.histogram[0][0]
.sym 38898 img_proc.histogram[2][0]
.sym 38899 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 38900 img_proc.histogram[1][0]
.sym 38901 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 38902 img_proc.histogram[2]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 38903 img_proc.histogram[7]_SB_DFFER_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 38905 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 38908 img_proc.histogram[7]_SB_DFFER_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 38909 img_proc.histogram[7]_SB_DFFER_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 38910 img_proc.histogram[7]_SB_DFFER_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 38911 img_proc.histogram[7]_SB_DFFER_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 38917 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 38920 img_proc.histogram[0][0]
.sym 38921 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 38922 img_proc.histogram[1][0]
.sym 38923 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 38926 img_proc.histogram[6][0]
.sym 38927 img_proc.histogram[3]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 38928 img_proc.histogram[3][0]
.sym 38929 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 38932 img_proc.histogram[2]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 38933 img_proc.histogram[7][0]
.sym 38934 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 38935 img_proc.histogram[2][0]
.sym 38940 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 38945 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 38950 img_proc.histogram[3][4]
.sym 38951 img_proc.histogram[3]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 38952 img_proc.histogram[0][4]
.sym 38953 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 38954 img_proc.histogram[6]_SB_DFFER_Q_E
.sym 38955 clk50mhz_$glb_clk
.sym 38956 rst$SB_IO_IN_$glb_sr
.sym 38958 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 38959 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 38960 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 38961 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 38962 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 38963 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 38964 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 38967 proc_img_addr[2]
.sym 38970 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 38971 img_proc.histogram[6]_SB_DFFER_Q_E
.sym 38973 orig_img_addr[3]
.sym 38978 orig_img_addr[2]
.sym 38979 capture_data[0]
.sym 38982 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 38984 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 38985 img_proc.histogram[5][7]
.sym 38986 img_proc.histogram[5][4]
.sym 38988 img_proc.histogram[2]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 38989 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 38990 img_proc.histogram[4][7]
.sym 38998 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
.sym 39000 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 39003 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 39005 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 39009 img_proc.histogram[3]_SB_DFFER_Q_E
.sym 39014 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 39016 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 39017 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 39021 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 39022 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 39024 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 39025 img_proc.histogram[3]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 39026 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 39031 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 39037 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 39044 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 39049 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 39051 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 39052 img_proc.histogram[3]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 39055 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 39056 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 39058 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 39064 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 39070 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 39073 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 39074 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
.sym 39077 img_proc.histogram[3]_SB_DFFER_Q_E
.sym 39078 clk50mhz_$glb_clk
.sym 39079 rst$SB_IO_IN_$glb_sr
.sym 39080 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 39081 img_proc.histogram[3][7]
.sym 39082 img_proc.histogram[7]_SB_DFFER_Q_3_D_SB_LUT4_O_I2
.sym 39083 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 39084 img_proc.histogram[7]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 39085 img_proc.histogram[7]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 39086 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2
.sym 39087 img_proc.histogram[1]_SB_DFFER_Q_E
.sym 39090 proc_img_addr[0]
.sym 39095 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 39096 cam_fb.ram.2.4.0_RDATA
.sym 39097 orig_img_addr[8]
.sym 39099 orig_img_addr[9]
.sym 39101 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 39102 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 39104 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 39105 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 39106 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 39107 img_proc.col_inframe[4]
.sym 39108 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 39109 img_proc.col_inframe[5]
.sym 39110 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 39111 img_proc.histogram[1]_SB_DFFER_Q_E
.sym 39114 img_proc.col_inframe[5]
.sym 39115 img_proc.histogram[5]_SB_DFFER_Q_E
.sym 39122 img_proc.histogram[7]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 39123 img_proc.histogram[3][1]
.sym 39126 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 39127 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 39129 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 39130 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 39131 img_proc.histogram[2][1]
.sym 39132 img_proc.histogram[3]_SB_DFFER_Q_E
.sym 39134 img_proc.histogram[3][6]
.sym 39135 img_proc.histogram[3]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 39136 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 39137 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 39139 img_proc.histogram[7]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 39140 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 39141 img_proc.histogram[7]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 39142 img_proc.histogram[0][1]
.sym 39144 img_proc.histogram[4]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 39146 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 39147 img_proc.histogram[7]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 39148 img_proc.histogram[2]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 39150 img_proc.histogram[4][6]
.sym 39151 img_proc.histogram[4][1]
.sym 39152 img_proc.histogram[4]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 39154 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 39155 img_proc.histogram[0][1]
.sym 39156 img_proc.histogram[4]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 39157 img_proc.histogram[4][1]
.sym 39160 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 39166 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 39172 img_proc.histogram[7]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 39173 img_proc.histogram[7]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 39174 img_proc.histogram[7]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 39175 img_proc.histogram[7]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 39178 img_proc.histogram[3][6]
.sym 39179 img_proc.histogram[4]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 39180 img_proc.histogram[4][6]
.sym 39181 img_proc.histogram[3]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 39185 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 39190 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 39191 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 39192 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 39193 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 39196 img_proc.histogram[3]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 39197 img_proc.histogram[2]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 39198 img_proc.histogram[2][1]
.sym 39199 img_proc.histogram[3][1]
.sym 39200 img_proc.histogram[3]_SB_DFFER_Q_E
.sym 39201 clk50mhz_$glb_clk
.sym 39202 rst$SB_IO_IN_$glb_sr
.sym 39203 img_proc.histogram[7]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 39204 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 39205 img_proc.histogram[7]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 39206 img_proc.histogram[2]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 39207 img_proc.histogram[4][7]
.sym 39208 img_proc.histogram[4][6]
.sym 39209 img_proc.histogram[4][4]
.sym 39210 img_proc.histogram[4]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 39220 img_proc.histogram[1]_SB_DFFER_Q_E
.sym 39221 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 39226 cam_fb.ram.2.0.0_RDATA
.sym 39227 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 39229 img_proc.histogram[7]_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 39231 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 39232 img_proc.histogram[0][2]
.sym 39233 img_proc.histogram[2][4]
.sym 39237 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 39245 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 39248 img_proc.histogram[0][2]
.sym 39249 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 39250 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O
.sym 39253 img_proc.histogram[6][6]
.sym 39254 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 39256 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 39257 proc_fb.dina_SB_LUT4_O_3_I2
.sym 39258 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 39261 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 39262 img_proc.histogram[2]_SB_DFFER_Q_E
.sym 39264 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 39267 img_proc.col_inframe[4]
.sym 39268 img_proc.histogram[2][6]
.sym 39269 img_proc.col_inframe[5]
.sym 39271 img_proc.histogram[2]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 39272 img_proc.col_rg[3]
.sym 39277 proc_fb.dina_SB_LUT4_O_3_I2
.sym 39279 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O
.sym 39283 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 39284 img_proc.histogram[2]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 39285 img_proc.histogram[2][6]
.sym 39286 img_proc.histogram[6][6]
.sym 39290 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 39295 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 39301 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 39302 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 39303 img_proc.histogram[0][2]
.sym 39304 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 39307 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 39314 img_proc.col_rg[3]
.sym 39315 img_proc.col_inframe[5]
.sym 39316 img_proc.col_inframe[4]
.sym 39323 img_proc.histogram[2]_SB_DFFER_Q_E
.sym 39324 clk50mhz_$glb_clk
.sym 39325 rst$SB_IO_IN_$glb_sr
.sym 39326 img_proc.histogram[7]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 39327 img_proc.histogram[4]_SB_DFFER_Q_E
.sym 39328 img_proc.histogram[2]_SB_DFFER_Q_E
.sym 39329 img_proc.histogram[5][5]
.sym 39330 img_proc.histogram[5][8]
.sym 39331 img_proc.histogram[5]_SB_DFFER_Q_E
.sym 39332 img_proc.histogram[5][7]
.sym 39333 img_proc.histogram[7]_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 39340 cam_fb.ram.0.0.0_RCLKE
.sym 39350 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 39352 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 39355 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O
.sym 39358 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 39360 img_proc.histogram[5][1]
.sym 39361 img_proc.histogram[4]_SB_DFFER_Q_E
.sym 39368 img_proc.histogram[4][2]
.sym 39369 img_proc.histogram[4][0]
.sym 39370 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 39371 img_proc.histogram[2][2]
.sym 39376 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 39378 img_proc.histogram[2]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 39379 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 39381 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 39382 img_proc.histogram[4]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 39384 img_proc.histogram[5][2]
.sym 39385 img_proc.histogram[4]_SB_DFFER_Q_E
.sym 39393 img_proc.histogram[5][0]
.sym 39409 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 39415 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 39420 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 39424 img_proc.histogram[4]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 39425 img_proc.histogram[4][2]
.sym 39430 img_proc.histogram[5][2]
.sym 39431 img_proc.histogram[2]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 39432 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 39433 img_proc.histogram[2][2]
.sym 39436 img_proc.histogram[4]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 39437 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 39438 img_proc.histogram[4][0]
.sym 39439 img_proc.histogram[5][0]
.sym 39446 img_proc.histogram[4]_SB_DFFER_Q_E
.sym 39447 clk50mhz_$glb_clk
.sym 39448 rst$SB_IO_IN_$glb_sr
.sym 39450 img_proc.histogram[5][2]
.sym 39451 img_proc.histogram[5][0]
.sym 39452 img_proc.histogram[5][1]
.sym 39454 img_proc.histogram[5][3]
.sym 39455 img_proc.histogram[5][4]
.sym 39456 img_proc.histogram[5][6]
.sym 39463 proc_fb.dina_SB_LUT4_O_2_I2
.sym 39478 img_proc.histogram[5][4]
.sym 39480 img_proc.histogram[5][6]
.sym 39481 img_proc.histogram[5][7]
.sym 39484 orig_img_addr[4]
.sym 39490 proc_fb.dina_SB_LUT4_O_1_I2
.sym 39492 img_proc.histogram[2]_SB_DFFER_Q_E
.sym 39498 proc_fb.dina_SB_LUT4_O_1_I3
.sym 39509 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 39510 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 39513 proc_fb.dina_SB_LUT4_O_2_I2
.sym 39515 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O
.sym 39518 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 39525 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 39529 proc_fb.dina_SB_LUT4_O_1_I3
.sym 39530 proc_fb.dina_SB_LUT4_O_1_I2
.sym 39532 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O
.sym 39543 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 39550 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 39554 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O
.sym 39555 proc_fb.dina_SB_LUT4_O_2_I2
.sym 39569 img_proc.histogram[2]_SB_DFFER_Q_E
.sym 39570 clk50mhz_$glb_clk
.sym 39571 rst$SB_IO_IN_$glb_sr
.sym 39603 img_proc.histogram[5]_SB_DFFER_Q_E
.sym 39621 orig_img_addr[0]
.sym 39644 orig_img_addr[4]
.sym 39655 orig_img_addr[4]
.sym 39688 orig_img_addr[0]
.sym 39693 clk50mhz_$glb_clk
.sym 39694 rst$SB_IO_IN_$glb_sr
.sym 39714 proc_fb.dina_SB_LUT4_O_1_I3
.sym 39748 orig_img_addr[2]
.sym 39799 orig_img_addr[2]
.sym 39816 clk50mhz_$glb_clk
.sym 39817 rst$SB_IO_IN_$glb_sr
.sym 39835 capture_addr[9]
.sym 39837 capture_addr[0]
.sym 39838 capture.href_rg2
.sym 39859 orig_img_addr[7]
.sym 39865 orig_img_addr[5]
.sym 39883 $PACKER_VCC_NET
.sym 39906 orig_img_addr[7]
.sym 39917 $PACKER_VCC_NET
.sym 39925 orig_img_addr[5]
.sym 39939 clk50mhz_$glb_clk
.sym 39940 rst$SB_IO_IN_$glb_sr
.sym 40164 controller.i_regs.cnt300ms[6]
.sym 40165 controller.i_regs.cnt300ms[2]
.sym 40166 controller.i_regs.cnt300ms[0]
.sym 40167 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 40168 controller.i_regs.cnt300ms[1]
.sym 40171 controller.i_regs.cnt300ms[7]
.sym 40292 controller.i_regs.cnt300ms[12]
.sym 40293 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 40294 controller.i_regs.cnt300ms[14]
.sym 40295 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 40296 controller.i_regs.cnt300ms[13]
.sym 40297 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 40298 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 40317 led[0]$SB_IO_OUT
.sym 40333 controller.i_regs.cnt300ms[20]
.sym 40342 controller.i_regs.cnt300ms[6]
.sym 40343 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I0
.sym 40347 controller.i_regs.cnt300ms[13]
.sym 40359 led[2]$SB_IO_OUT
.sym 40451 controller.i_regs.cnt300ms[20]
.sym 40453 controller.i_regs.cnt300ms[16]
.sym 40454 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 40455 controller.i_regs.cnt300ms[19]
.sym 40457 controller.i_regs.cnt300ms[18]
.sym 40458 controller.i_regs.cnt300ms[17]
.sym 40466 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 40472 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 40475 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I0
.sym 40479 led_SB_LUT4_O_I1
.sym 40495 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 40497 led_SB_LUT4_O_I1
.sym 40499 controller.i_regs.pr_ctrl_st_SB_DFFR_Q_2_D_SB_LUT4_O_I0
.sym 40501 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 40508 controller.i_regs.pr_ctrl_st[0]
.sym 40510 controller.i_regs.pr_ctrl_st[4]
.sym 40513 controller.i_regs.pr_ctrl_st[1]
.sym 40517 controller.i_regs.pr_ctrl_st[2]
.sym 40522 controller.i_regs.pr_ctrl_st[3]
.sym 40525 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 40526 controller.i_regs.pr_ctrl_st[1]
.sym 40527 controller.i_regs.pr_ctrl_st[0]
.sym 40528 led_SB_LUT4_O_I1
.sym 40531 controller.i_regs.pr_ctrl_st_SB_DFFR_Q_2_D_SB_LUT4_O_I0
.sym 40532 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 40533 controller.i_regs.pr_ctrl_st[3]
.sym 40534 controller.i_regs.pr_ctrl_st[4]
.sym 40537 controller.i_regs.pr_ctrl_st[4]
.sym 40538 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 40539 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 40549 controller.i_regs.pr_ctrl_st[4]
.sym 40551 controller.i_regs.pr_ctrl_st[0]
.sym 40552 controller.i_regs.pr_ctrl_st[3]
.sym 40555 controller.i_regs.pr_ctrl_st[1]
.sym 40557 led_SB_LUT4_O_I1
.sym 40558 controller.i_regs.pr_ctrl_st[2]
.sym 40561 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 40562 controller.i_regs.pr_ctrl_st[3]
.sym 40563 controller.i_regs.pr_ctrl_st[0]
.sym 40572 clk50mhz_$glb_clk
.sym 40573 rst$SB_IO_IN_$glb_sr
.sym 40586 controller.i_regs.pr_ctrl_st[0]
.sym 40596 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I0
.sym 40619 rst$SB_IO_IN
.sym 40624 controller.i_regs.pr_ctrl_st[2]
.sym 40627 controller.i_sccb.pr_sccb_st[0]
.sym 40639 led_SB_LUT4_O_I1
.sym 40666 led_SB_LUT4_O_I1
.sym 40667 rst$SB_IO_IN
.sym 40668 controller.i_sccb.pr_sccb_st[0]
.sym 40669 controller.i_regs.pr_ctrl_st[2]
.sym 40690 controller.i_sccb.pr_sccb_st[0]
.sym 40691 rst$SB_IO_IN
.sym 40692 led_SB_LUT4_O_I1
.sym 40693 controller.i_regs.pr_ctrl_st[2]
.sym 40717 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 40724 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 40839 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 40843 controller.i_sccb.pr_sccb_st[0]
.sym 40865 controller.i_sccb.clr_datarg
.sym 40873 controller.i_sccb.send_rg[15]
.sym 40875 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 40918 controller.i_sccb.clr_datarg
.sym 40919 controller.i_sccb.send_rg[15]
.sym 40921 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 40940 controller.i_sccb.send_data_SB_LUT4_I3_O_$glb_ce
.sym 40941 clk50mhz_$glb_clk
.sym 40942 rst$SB_IO_IN_$glb_sr
.sym 40944 controller.i_sccb.send_rg[17]
.sym 40945 controller.i_sccb.send_rg[18]
.sym 40949 controller.i_sccb.send_rg[19]
.sym 40957 capture_data[6]
.sym 40963 capture_data[7]
.sym 41214 $PACKER_VCC_NET
.sym 41446 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 41476 img_proc.colorpxls[4]
.sym 41477 img_proc.colorpxls[5]
.sym 41478 img_proc.centroid_tmp_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 41479 img_proc.colorpxls[7]
.sym 41481 img_proc.colorpxls[8]
.sym 41482 img_proc.colorpxls[3]
.sym 41484 img_proc.colorpxls[2]
.sym 41485 img_proc.colorpxls[6]
.sym 41491 img_proc.centroid_tmp_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 41496 img_proc.centroid_tmp_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 41497 img_proc.centroid_tmp_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 41498 img_proc.colorpxls[1]
.sym 41500 img_proc.centroid_tmp_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 41502 img_proc.centroid_tmp_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 41506 img_proc.centroid_tmp_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 41507 img_proc.centroid_tmp_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 41508 img_proc.centroid_tmp_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[1]
.sym 41510 img_proc.centroid_tmp_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 41511 img_proc.colorpxls[1]
.sym 41514 img_proc.centroid_tmp_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[2]
.sym 41516 img_proc.centroid_tmp_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 41517 img_proc.colorpxls[2]
.sym 41520 img_proc.centroid_tmp_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[3]
.sym 41522 img_proc.centroid_tmp_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 41523 img_proc.colorpxls[3]
.sym 41526 img_proc.centroid_tmp_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[4]
.sym 41528 img_proc.colorpxls[4]
.sym 41529 img_proc.centroid_tmp_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 41532 img_proc.centroid_tmp_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[5]
.sym 41534 img_proc.colorpxls[5]
.sym 41535 img_proc.centroid_tmp_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 41538 img_proc.centroid_tmp_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[6]
.sym 41540 img_proc.colorpxls[6]
.sym 41541 img_proc.centroid_tmp_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 41544 img_proc.centroid_tmp_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[7]
.sym 41546 img_proc.colorpxls[7]
.sym 41547 img_proc.centroid_tmp_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 41550 img_proc.centroid_tmp_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[8]
.sym 41552 img_proc.centroid_tmp_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 41553 img_proc.colorpxls[8]
.sym 41570 img_proc.colorpxls[2]
.sym 41571 img_proc.colorpxls[5]
.sym 41578 img_proc.colorpxls[3]
.sym 41580 img_proc.colorpxls[4]
.sym 41583 img_proc.colorpxls[2]
.sym 41594 img_proc.centroid_tmp_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[8]
.sym 41599 img_proc.centroid_tmp_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 41606 img_proc.colorpxls[10]
.sym 41608 img_proc.centroid_tmp_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 41611 img_proc.centroid_tmp_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 41612 img_proc.colorpxls[9]
.sym 41613 img_proc.colorpxls[11]
.sym 41631 img_proc.centroid_tmp_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[9]
.sym 41633 img_proc.centroid_tmp_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 41634 img_proc.colorpxls[9]
.sym 41637 img_proc.centroid_tmp_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[10]
.sym 41639 img_proc.centroid_tmp_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 41640 img_proc.colorpxls[10]
.sym 41643 $nextpnr_ICESTORM_LC_30$I3
.sym 41645 img_proc.colorpxls[11]
.sym 41646 img_proc.centroid_tmp_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 41653 $nextpnr_ICESTORM_LC_30$I3
.sym 41700 img_proc.colorpxls[9]
.sym 41701 img_proc.colorpxls[11]
.sym 41702 img_proc.colorpxls[10]
.sym 41706 img_proc.colorpxls[10]
.sym 41708 img_proc.colorpxls[6]
.sym 41714 img_proc.colorpxls[11]
.sym 41715 img_proc.colorpxls[3]
.sym 41733 img_proc.colorpxls_bin567[1]
.sym 41737 img_proc.colorpxls_bin567[0]
.sym 41743 img_proc.colorpxls_bin567[5]
.sym 41744 img_proc.colorpxls[6]
.sym 41748 img_proc.colorpxls_bin567[2]
.sym 41749 img_proc.colorpxls[3]
.sym 41750 img_proc.colorpxls_bin567[4]
.sym 41751 img_proc.colorpxls_bin567[5]
.sym 41752 img_proc.colorpxls_bin567[6]
.sym 41753 img_proc.colorpxls_bin567[7]
.sym 41755 img_proc.colorpxls_bin567[1]
.sym 41764 img_proc.colorpxls_bin567[7]
.sym 41768 img_proc.colorpxls_bin567[4]
.sym 41776 img_proc.colorpxls_bin567[0]
.sym 41781 img_proc.colorpxls_bin567[5]
.sym 41785 img_proc.colorpxls_bin567[2]
.sym 41791 img_proc.colorpxls[3]
.sym 41792 img_proc.colorpxls_bin567[5]
.sym 41793 img_proc.colorpxls[6]
.sym 41794 img_proc.colorpxls_bin567[2]
.sym 41799 img_proc.colorpxls_bin567[6]
.sym 41807 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_O_I0
.sym 41808 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 41809 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 41823 img_proc.colorpxls[5]
.sym 41837 $PACKER_VCC_NET
.sym 41845 img_proc.colorpxls_bin567[10]
.sym 41846 img_proc.colorpxls[2]
.sym 41847 img_proc.colorpxls_bin567_SB_DFFER_Q_E
.sym 41851 img_proc.colorpxls_bin567[6]
.sym 41853 img_proc.colorpxls[7]
.sym 41854 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 41856 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 41859 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_O_I1
.sym 41861 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 41862 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 41863 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_O_I2
.sym 41864 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_O_I0
.sym 41865 img_proc.colorpxls[1]
.sym 41868 img_proc.colorpxls_bin567[0]
.sym 41869 img_proc.colorpxls_bin567[8]
.sym 41870 img_proc.colorpxls_bin567[9]
.sym 41872 img_proc.colorpxls_bin567[1]
.sym 41873 img_proc.colorpxls[10]
.sym 41874 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_O_I3
.sym 41875 img_proc.colorpxls[11]
.sym 41876 img_proc.colorpxls[9]
.sym 41878 img_proc.colorpxls_bin567[10]
.sym 41879 img_proc.colorpxls_bin567[0]
.sym 41880 img_proc.colorpxls[1]
.sym 41881 img_proc.colorpxls[11]
.sym 41884 img_proc.colorpxls[7]
.sym 41885 img_proc.colorpxls_bin567[9]
.sym 41886 img_proc.colorpxls[10]
.sym 41887 img_proc.colorpxls_bin567[6]
.sym 41890 img_proc.colorpxls[9]
.sym 41891 img_proc.colorpxls[2]
.sym 41892 img_proc.colorpxls_bin567[1]
.sym 41893 img_proc.colorpxls_bin567[8]
.sym 41897 img_proc.colorpxls_bin567[1]
.sym 41898 img_proc.colorpxls_bin567[0]
.sym 41899 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 41902 img_proc.colorpxls_bin567[9]
.sym 41909 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 41910 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 41911 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 41914 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_O_I3
.sym 41915 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_O_I0
.sym 41916 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_O_I2
.sym 41917 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_O_I1
.sym 41922 img_proc.colorpxls_bin567[0]
.sym 41923 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 41924 img_proc.colorpxls_bin567_SB_DFFER_Q_E
.sym 41925 clk50mhz_$glb_clk
.sym 41926 rst$SB_IO_IN_$glb_sr
.sym 41938 img_proc.histogram[7]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 41944 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 41949 img_proc.colorpxls[7]
.sym 41951 img_proc.colorpxls[1]
.sym 41952 img_proc.colorpxls[4]
.sym 41955 img_proc.colorpxls[6]
.sym 41957 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 41958 img_proc.colorpxls[7]
.sym 41961 img_proc.colorpxls[6]
.sym 41972 img_proc.colorpxls_bin567_SB_DFFER_Q_E
.sym 41976 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 41983 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 41985 img_proc.histogram[6]_SB_DFFER_Q_E
.sym 41999 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 42015 img_proc.colorpxls_bin567_SB_DFFER_Q_E
.sym 42025 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 42026 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 42027 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 42028 img_proc.histogram[6]_SB_DFFER_Q_E
.sym 42079 img_proc.colorpxls_bin567_SB_DFFER_Q_E
.sym 42097 img_proc.colorpxls_bin01[7]
.sym 42098 img_proc.colorpxls_bin01[4]
.sym 42099 img_proc.colorpxls[8]
.sym 42100 img_proc.colorpxls_bin01[6]
.sym 42103 img_proc.colorpxls_bin567_SB_DFFER_Q_E
.sym 42110 img_proc.colorpxls_bin01[3]
.sym 42112 img_proc.colorpxls[4]
.sym 42118 img_proc.colorpxls[7]
.sym 42130 img_proc.colorpxls[4]
.sym 42131 img_proc.colorpxls_bin01[6]
.sym 42132 img_proc.colorpxls_bin01[3]
.sym 42133 img_proc.colorpxls[7]
.sym 42137 img_proc.colorpxls_bin567_SB_DFFER_Q_E
.sym 42142 img_proc.colorpxls[8]
.sym 42145 img_proc.colorpxls_bin01[7]
.sym 42149 img_proc.colorpxls_bin01[4]
.sym 42184 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 42186 img_proc.colorpxls_bin01[6]
.sym 42193 img_proc.colorpxls_bin01[7]
.sym 42201 img_proc.colorpxls[10]
.sym 42208 img_proc.colorpxls[6]
.sym 42215 img_proc.centroid_tmp_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 42218 img_proc.colorpxls_bin01[4]
.sym 42219 img_proc.colorpxls[10]
.sym 42220 img_proc.centroid_tmp_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 42223 img_proc.colorpxls[1]
.sym 42224 img_proc.colorpxls[5]
.sym 42225 img_proc.centroid_tmp_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 42227 img_proc.colorpxls[6]
.sym 42231 img_proc.colorpxls_bin01[10]
.sym 42233 img_proc.colorpxls[6]
.sym 42235 img_proc.centroid_tmp_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 42236 img_proc.colorpxls_bin01[5]
.sym 42237 img_proc.colorpxls_bin01[9]
.sym 42241 img_proc.colorpxls[11]
.sym 42261 img_proc.colorpxls[1]
.sym 42265 img_proc.centroid_tmp_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 42266 img_proc.centroid_tmp_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 42267 img_proc.centroid_tmp_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 42268 img_proc.centroid_tmp_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 42277 img_proc.colorpxls[10]
.sym 42278 img_proc.colorpxls_bin01[5]
.sym 42279 img_proc.colorpxls_bin01[9]
.sym 42280 img_proc.colorpxls[6]
.sym 42283 img_proc.colorpxls[11]
.sym 42284 img_proc.colorpxls_bin01[10]
.sym 42285 img_proc.colorpxls_bin01[4]
.sym 42286 img_proc.colorpxls[5]
.sym 42289 img_proc.colorpxls[6]
.sym 42311 cam_fb.ram.1.1.0_RDATA
.sym 42313 cam_fb.ram.1.0.0_RDATA
.sym 42322 img_proc.colorpxls_bin01[5]
.sym 42342 img_proc.colorpxls[7]
.sym 42344 img_proc.colorpxls[5]
.sym 42346 img_proc.colorpxls[4]
.sym 42347 img_proc.colorpxls[2]
.sym 42348 img_proc.colorpxls[3]
.sym 42355 img_proc.colorpxls[9]
.sym 42361 img_proc.colorpxls[8]
.sym 42368 img_proc.colorpxls[6]
.sym 42370 img_proc.colorpxls[4]
.sym 42371 img_proc.colorpxls[8]
.sym 42372 img_proc.colorpxls[6]
.sym 42373 img_proc.colorpxls[2]
.sym 42376 img_proc.colorpxls[5]
.sym 42377 img_proc.colorpxls[3]
.sym 42378 img_proc.colorpxls[7]
.sym 42379 img_proc.colorpxls[9]
.sym 42429 $PACKER_GND_NET
.sym 42432 proc_fb.dina_SB_LUT4_O_10_I2
.sym 42443 cam_fb.ram.0.1.0_RDATA_1
.sym 42445 $PACKER_GND_NET
.sym 42447 cam_fb.ram.0.0.0_RDATA_1_SB_LUT4_I0_O
.sym 42450 img_proc.histogram[0][5]
.sym 42451 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 42452 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 42463 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 42464 cam_fb.ram.0.1.0_RDATA_1_SB_LUT4_I0_O
.sym 42465 cam_fb.ram.0.0.0_RDATA_1_SB_LUT4_I0_O
.sym 42473 cam_fb.ram.0.4.0_RDATA_1
.sym 42523 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 42524 cam_fb.ram.0.1.0_RDATA_1_SB_LUT4_I0_O
.sym 42525 cam_fb.ram.0.0.0_RDATA_1_SB_LUT4_I0_O
.sym 42526 cam_fb.ram.0.4.0_RDATA_1
.sym 42557 capture_data[3]
.sym 42561 cam_fb.ram.0.4.0_RDATA_1
.sym 42570 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 42573 $PACKER_GND_NET
.sym 42585 img_proc.colorpxls[9]
.sym 42587 cam_fb.ram.0.2.0_RDATA_1
.sym 42589 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 42591 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 42594 img_proc.histogram[0]_SB_DFFER_Q_E
.sym 42597 img_proc.colorpxls[11]
.sym 42603 cam_fb.ram.0.1.0_RDATA_1
.sym 42611 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 42618 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 42634 img_proc.colorpxls[11]
.sym 42640 cam_fb.ram.0.2.0_RDATA_1
.sym 42641 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 42642 cam_fb.ram.0.1.0_RDATA_1
.sym 42643 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 42661 img_proc.colorpxls[9]
.sym 42662 img_proc.histogram[0]_SB_DFFER_Q_E
.sym 42663 clk50mhz_$glb_clk
.sym 42664 rst$SB_IO_IN_$glb_sr
.sym 42667 img_proc.histogram[0][8]
.sym 42668 img_proc.histogram[0][5]
.sym 42677 img_proc.histogram[0][7]
.sym 42685 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 42689 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 42691 img_proc.histogram[7][4]
.sym 42692 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 42699 $PACKER_GND_NET
.sym 42707 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 42709 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 42711 img_proc.col_rg[3]
.sym 42717 img_proc.histogram[7]_SB_DFFER_Q_E
.sym 42719 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 42731 img_proc.col_inframe[4]
.sym 42735 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 42736 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 42737 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 42740 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 42751 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 42757 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 42764 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 42770 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 42775 img_proc.col_inframe[4]
.sym 42776 img_proc.col_rg[3]
.sym 42784 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 42785 img_proc.histogram[7]_SB_DFFER_Q_E
.sym 42786 clk50mhz_$glb_clk
.sym 42787 rst$SB_IO_IN_$glb_sr
.sym 42791 img_proc.histogram[6]_SB_DFFER_Q_E
.sym 42793 img_proc.histogram[6][5]
.sym 42804 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 42805 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 42807 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 42808 img_proc.histogram[0]_SB_DFFER_Q_E
.sym 42810 cam_fb.ram.0.2.0_RDATA_1
.sym 42811 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 42812 img_proc.histogram[0][8]
.sym 42820 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 42821 img_proc.col_rg[3]
.sym 42822 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 42829 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 42830 img_proc.col_inframe[4]
.sym 42831 img_proc.col_inframe[5]
.sym 42832 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 42834 img_proc.col_inframe[5]
.sym 42835 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 42837 img_proc.histogram[7][5]
.sym 42838 img_proc.histogram[7][8]
.sym 42839 img_proc.histogram[0][8]
.sym 42840 img_proc.col_rg[3]
.sym 42843 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 42846 img_proc.histogram[6][8]
.sym 42847 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 42850 img_proc.histogram[6][5]
.sym 42851 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 42854 img_proc.histogram[3][8]
.sym 42856 img_proc.histogram[6]_SB_DFFER_Q_E
.sym 42858 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 42859 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 42862 img_proc.col_inframe[5]
.sym 42865 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 42871 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 42874 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 42875 img_proc.histogram[0][8]
.sym 42876 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 42877 img_proc.histogram[6][8]
.sym 42881 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 42886 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 42887 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 42889 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 42892 img_proc.col_inframe[5]
.sym 42893 img_proc.histogram[7][8]
.sym 42894 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 42895 img_proc.histogram[3][8]
.sym 42898 img_proc.col_rg[3]
.sym 42899 img_proc.col_inframe[4]
.sym 42900 img_proc.col_inframe[5]
.sym 42904 img_proc.histogram[7][5]
.sym 42905 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 42906 img_proc.histogram[6][5]
.sym 42907 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 42908 img_proc.histogram[6]_SB_DFFER_Q_E
.sym 42909 clk50mhz_$glb_clk
.sym 42910 rst$SB_IO_IN_$glb_sr
.sym 42912 img_proc.histogram[6]_SB_DFFER_Q_E
.sym 42913 img_proc.histogram[6]_SB_DFFER_Q_E
.sym 42915 img_proc.histogram[6][7]
.sym 42917 img_proc.histogram[6][3]
.sym 42918 img_proc.histogram[7]_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 42919 img_proc.histogram[6]_SB_DFFER_Q_E
.sym 42923 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 42928 img_proc.col_rg[3]
.sym 42938 img_proc.histogram[0][5]
.sym 42939 img_proc.histogram[7][7]
.sym 42943 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 42945 $PACKER_GND_NET
.sym 42946 img_proc.histogram[7]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 42952 img_proc.col_inframe[5]
.sym 42954 img_proc.histogram[2][4]
.sym 42955 img_proc.histogram[0][7]
.sym 42956 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 42957 img_proc.histogram[7]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 42958 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 42959 img_proc.histogram[6][4]
.sym 42960 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 42963 img_proc.histogram[7][4]
.sym 42964 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 42966 img_proc.histogram[7]_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 42967 img_proc.histogram[7]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 42969 img_proc.col_inframe[4]
.sym 42970 img_proc.histogram[6]_SB_DFFER_Q_E
.sym 42972 img_proc.histogram[6][7]
.sym 42973 img_proc.histogram[4][7]
.sym 42974 img_proc.histogram[7]_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 42975 img_proc.histogram[7]_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 42977 img_proc.histogram[5][4]
.sym 42978 img_proc.histogram[2]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 42979 img_proc.histogram[7]_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 42980 img_proc.histogram[7]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 42981 img_proc.col_rg[3]
.sym 42982 img_proc.histogram[7]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 42983 img_proc.histogram[7]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 42985 img_proc.col_rg[3]
.sym 42987 img_proc.col_inframe[5]
.sym 42988 img_proc.col_inframe[4]
.sym 42991 img_proc.histogram[7]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 42992 img_proc.histogram[7]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 42993 img_proc.histogram[7]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 42994 img_proc.histogram[7]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 42997 img_proc.histogram[7]_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 42998 img_proc.histogram[7]_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 42999 img_proc.histogram[7]_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 43000 img_proc.histogram[7]_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 43003 img_proc.histogram[7]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 43004 img_proc.col_inframe[5]
.sym 43005 img_proc.histogram[0][7]
.sym 43006 img_proc.col_rg[3]
.sym 43009 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 43010 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 43011 img_proc.histogram[5][4]
.sym 43012 img_proc.histogram[6][4]
.sym 43015 img_proc.histogram[2]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 43016 img_proc.histogram[7][4]
.sym 43017 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 43018 img_proc.histogram[2][4]
.sym 43021 img_proc.histogram[6][7]
.sym 43022 img_proc.histogram[4][7]
.sym 43023 img_proc.col_inframe[5]
.sym 43024 img_proc.col_inframe[4]
.sym 43030 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 43031 img_proc.histogram[6]_SB_DFFER_Q_E
.sym 43032 clk50mhz_$glb_clk
.sym 43033 rst$SB_IO_IN_$glb_sr
.sym 43034 img_proc.histogram[7]_SB_DFFER_Q_1_D_SB_LUT4_O_I2
.sym 43037 img_proc.histogram[1][0]
.sym 43040 img_proc.histogram[7]_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 43041 img_proc.histogram[1][3]
.sym 43046 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 43051 capture_data[1]
.sym 43058 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 43059 img_proc.histogram[4][3]
.sym 43060 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 43061 img_proc.histogram[1]_SB_DFFER_Q_E
.sym 43064 img_proc.histogram[2]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 43076 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 43077 img_proc.histogram[7]_SB_DFFER_Q_3_D_SB_LUT4_O_I2
.sym 43078 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 43079 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2
.sym 43084 img_proc.histogram[7]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 43085 img_proc.histogram[7]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 43086 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 43091 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
.sym 43099 img_proc.histogram[7]_SB_DFFER_Q_1_D_SB_LUT4_O_I2
.sym 43102 img_proc.histogram[7]_SB_DFFER_Q_2_D_SB_LUT4_O_I2
.sym 43105 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 43107 $nextpnr_ICESTORM_LC_20$O
.sym 43110 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
.sym 43113 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[2]
.sym 43114 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 43116 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 43117 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
.sym 43119 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[3]
.sym 43120 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 43122 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2
.sym 43123 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[2]
.sym 43125 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[4]
.sym 43126 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 43128 img_proc.histogram[7]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 43129 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[3]
.sym 43131 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[5]
.sym 43132 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 43134 img_proc.histogram[7]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 43135 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[4]
.sym 43137 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[6]
.sym 43138 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 43139 img_proc.histogram[7]_SB_DFFER_Q_3_D_SB_LUT4_O_I2
.sym 43141 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[5]
.sym 43143 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[7]
.sym 43144 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 43146 img_proc.histogram[7]_SB_DFFER_Q_2_D_SB_LUT4_O_I2
.sym 43147 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[6]
.sym 43149 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[8]
.sym 43150 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 43152 img_proc.histogram[7]_SB_DFFER_Q_1_D_SB_LUT4_O_I2
.sym 43153 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[7]
.sym 43157 img_proc.histogram[1][1]
.sym 43158 img_proc.histogram[7]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 43159 img_proc.histogram[1][7]
.sym 43160 img_proc.histogram[1][5]
.sym 43161 img_proc.histogram[1][6]
.sym 43162 img_proc.histogram[1][8]
.sym 43163 img_proc.histogram[7]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 43164 img_proc.histogram[7]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 43172 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 43174 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 43176 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 43181 img_proc.histogram[7]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 43183 img_proc.histogram[1][0]
.sym 43184 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 43186 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 43188 img_proc.histogram[1][4]
.sym 43189 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 43190 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 43192 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 43193 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[8]
.sym 43198 img_proc.histogram[5][7]
.sym 43199 img_proc.histogram[7]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 43200 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 43201 img_proc.histogram[1][5]
.sym 43202 img_proc.histogram[5][1]
.sym 43203 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 43204 img_proc.histogram[3]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 43205 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 43207 img_proc.histogram[3][5]
.sym 43208 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 43211 img_proc.histogram[7][7]
.sym 43212 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2
.sym 43213 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 43214 img_proc.histogram[1][1]
.sym 43215 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 43216 img_proc.histogram[7]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 43217 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 43218 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 43220 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 43223 img_proc.histogram[7]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 43225 img_proc.histogram[3]_SB_DFFER_Q_E
.sym 43226 img_proc.histogram[7]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 43228 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 43231 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 43232 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2
.sym 43234 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[8]
.sym 43238 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 43243 img_proc.histogram[7]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 43244 img_proc.histogram[7]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 43245 img_proc.histogram[7]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 43246 img_proc.histogram[7]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 43249 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 43250 img_proc.histogram[5][1]
.sym 43251 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 43252 img_proc.histogram[1][1]
.sym 43255 img_proc.histogram[3]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 43256 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 43257 img_proc.histogram[3][5]
.sym 43258 img_proc.histogram[1][5]
.sym 43261 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 43262 img_proc.histogram[5][7]
.sym 43263 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 43264 img_proc.histogram[7][7]
.sym 43267 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 43268 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 43269 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 43270 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 43273 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 43275 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 43276 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 43277 img_proc.histogram[3]_SB_DFFER_Q_E
.sym 43278 clk50mhz_$glb_clk
.sym 43279 rst$SB_IO_IN_$glb_sr
.sym 43280 img_proc.histogram[4][3]
.sym 43281 img_proc.histogram[4][5]
.sym 43282 img_proc.histogram[4]_SB_DFFER_Q_E
.sym 43283 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 43285 img_proc.histogram[4][8]
.sym 43292 img_proc.histogram[3]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 43294 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 43295 img_proc.histogram[1][5]
.sym 43296 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 43298 img_proc.histogram[5][1]
.sym 43306 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 43310 img_proc.histogram[4]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 43313 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 43314 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 43321 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 43322 img_proc.col_rg[3]
.sym 43325 img_proc.histogram[5][8]
.sym 43326 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 43327 img_proc.col_inframe[5]
.sym 43328 img_proc.col_inframe[4]
.sym 43332 img_proc.histogram[5][6]
.sym 43333 img_proc.histogram[1][6]
.sym 43334 img_proc.histogram[1][8]
.sym 43335 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 43336 img_proc.histogram[4]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 43339 img_proc.histogram[4]_SB_DFFER_Q_E
.sym 43346 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 43348 img_proc.histogram[1][4]
.sym 43350 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 43351 img_proc.histogram[4][4]
.sym 43352 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 43354 img_proc.histogram[1][4]
.sym 43355 img_proc.histogram[4][4]
.sym 43356 img_proc.histogram[4]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 43357 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 43360 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 43361 img_proc.histogram[1][8]
.sym 43362 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 43363 img_proc.histogram[5][8]
.sym 43366 img_proc.histogram[5][6]
.sym 43367 img_proc.histogram[1][6]
.sym 43368 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 43369 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 43372 img_proc.col_inframe[4]
.sym 43373 img_proc.col_inframe[5]
.sym 43374 img_proc.col_rg[3]
.sym 43380 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 43387 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 43392 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 43396 img_proc.col_rg[3]
.sym 43398 img_proc.col_inframe[4]
.sym 43399 img_proc.col_inframe[5]
.sym 43400 img_proc.histogram[4]_SB_DFFER_Q_E
.sym 43401 clk50mhz_$glb_clk
.sym 43402 rst$SB_IO_IN_$glb_sr
.sym 43408 img_proc.histogram[2][7]
.sym 43409 img_proc.histogram[2][8]
.sym 43410 img_proc.histogram[2][3]
.sym 43416 img_proc.col_rg[3]
.sym 43417 capture.vsync_3up
.sym 43418 img_proc.histogram[5][6]
.sym 43425 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 43446 img_proc.histogram[5]_SB_DFFER_Q_E
.sym 43447 img_proc.histogram[2]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 43449 img_proc.histogram[5][3]
.sym 43451 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 43455 img_proc.histogram[5][5]
.sym 43456 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 43459 img_proc.histogram[4]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 43461 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 43462 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 43463 img_proc.histogram[2][5]
.sym 43466 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 43471 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 43473 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 43475 img_proc.histogram[2][3]
.sym 43477 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 43478 img_proc.histogram[2]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 43479 img_proc.histogram[5][5]
.sym 43480 img_proc.histogram[2][5]
.sym 43484 img_proc.histogram[4]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 43485 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 43486 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 43489 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 43491 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 43492 img_proc.histogram[2]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 43497 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 43502 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 43507 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 43508 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 43510 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 43515 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 43519 img_proc.histogram[5][3]
.sym 43520 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 43521 img_proc.histogram[2]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 43522 img_proc.histogram[2][3]
.sym 43523 img_proc.histogram[5]_SB_DFFER_Q_E
.sym 43524 clk50mhz_$glb_clk
.sym 43525 rst$SB_IO_IN_$glb_sr
.sym 43540 img_proc.histogram[5]_SB_DFFER_Q_E
.sym 43544 cam_fb.ram.0.2.0_WCLKE
.sym 43545 cam_fb.ram.0.3.0_WCLKE
.sym 43549 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 43571 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 43572 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 43578 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 43579 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 43586 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 43591 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 43594 img_proc.histogram[5]_SB_DFFER_Q_E
.sym 43606 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 43615 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 43620 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 43633 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 43637 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 43645 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 43646 img_proc.histogram[5]_SB_DFFER_Q_E
.sym 43647 clk50mhz_$glb_clk
.sym 43648 rst$SB_IO_IN_$glb_sr
.sym 43657 capture_addr[2]
.sym 43779 capture.href_rg2
.sym 44219 led[2]$SB_IO_OUT
.sym 44230 led[2]$SB_IO_OUT
.sym 44242 controller.i_regs.cnt300ms_SB_DFFR_Q_22_D_SB_LUT4_O_I1
.sym 44243 controller.i_regs.cnt300ms_SB_DFFR_Q_21_D_SB_LUT4_O_I1
.sym 44244 controller.i_regs.cnt300ms_SB_DFFR_Q_20_D_SB_LUT4_O_I1
.sym 44245 controller.i_regs.cnt300ms_SB_DFFR_Q_19_D_SB_LUT4_O_I1
.sym 44246 controller.i_regs.cnt300ms_SB_DFFR_Q_18_D_SB_LUT4_O_I1
.sym 44247 controller.i_regs.cnt300ms_SB_DFFR_Q_17_D_SB_LUT4_O_I1
.sym 44248 controller.i_regs.cnt300ms_SB_DFFR_Q_16_D_SB_LUT4_O_I1
.sym 44273 led[0]$SB_IO_OUT
.sym 44284 controller.i_regs.cnt300ms[2]
.sym 44287 controller.i_regs.cnt300ms[1]
.sym 44292 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 44293 controller.i_regs.cnt300ms[0]
.sym 44297 controller.i_regs.cnt300ms[3]
.sym 44300 controller.i_regs.cnt300ms_SB_DFFR_Q_22_D_SB_LUT4_O_I1
.sym 44301 controller.i_regs.cnt300ms[0]
.sym 44306 controller.i_regs.cnt300ms_SB_DFFR_Q_16_D_SB_LUT4_O_I1
.sym 44308 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I0
.sym 44309 controller.i_regs.cnt300ms_SB_DFFR_Q_21_D_SB_LUT4_O_I1
.sym 44313 controller.i_regs.cnt300ms_SB_DFFR_Q_17_D_SB_LUT4_O_I1
.sym 44316 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I0
.sym 44318 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 44319 controller.i_regs.cnt300ms_SB_DFFR_Q_17_D_SB_LUT4_O_I1
.sym 44322 controller.i_regs.cnt300ms_SB_DFFR_Q_21_D_SB_LUT4_O_I1
.sym 44323 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 44325 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I0
.sym 44328 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 44330 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I0
.sym 44331 controller.i_regs.cnt300ms[0]
.sym 44334 controller.i_regs.cnt300ms[3]
.sym 44335 controller.i_regs.cnt300ms[1]
.sym 44336 controller.i_regs.cnt300ms[2]
.sym 44337 controller.i_regs.cnt300ms[0]
.sym 44340 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I0
.sym 44342 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 44343 controller.i_regs.cnt300ms_SB_DFFR_Q_22_D_SB_LUT4_O_I1
.sym 44359 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I0
.sym 44360 controller.i_regs.cnt300ms_SB_DFFR_Q_16_D_SB_LUT4_O_I1
.sym 44361 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 44363 clk50mhz_$glb_clk
.sym 44364 rst$SB_IO_IN_$glb_sr
.sym 44369 controller.i_regs.cnt300ms_SB_DFFR_Q_15_D_SB_LUT4_O_I1
.sym 44370 controller.i_regs.cnt300ms_SB_DFFR_Q_14_D_SB_LUT4_O_I1
.sym 44371 controller.i_regs.cnt300ms_SB_DFFR_Q_13_D_SB_LUT4_O_I1
.sym 44372 controller.i_regs.cnt300ms_SB_DFFR_Q_12_D_SB_LUT4_O_I1
.sym 44373 controller.i_regs.cnt300ms_SB_DFFR_Q_11_D_SB_LUT4_O_I1
.sym 44374 controller.i_regs.cnt300ms_SB_DFFR_Q_10_D_SB_LUT4_O_I1
.sym 44375 controller.i_regs.cnt300ms_SB_DFFR_Q_9_D_SB_LUT4_O_I1
.sym 44376 controller.i_regs.cnt300ms_SB_DFFR_Q_8_D_SB_LUT4_O_I1
.sym 44382 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I0
.sym 44389 controller.i_regs.cnt300ms[3]
.sym 44417 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 44422 display_img_addr[7]
.sym 44424 led[1]$SB_IO_OUT
.sym 44434 display_img_addr[0]
.sym 44446 controller.i_regs.cnt300ms[11]
.sym 44447 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 44449 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 44450 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 44451 controller.i_regs.cnt300ms[20]
.sym 44452 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 44453 controller.i_regs.cnt300ms[7]
.sym 44456 controller.i_regs.cnt300ms[16]
.sym 44457 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 44458 controller.i_regs.cnt300ms[19]
.sym 44459 controller.i_regs.cnt300ms[6]
.sym 44461 controller.i_regs.cnt300ms[17]
.sym 44462 controller.i_regs.cnt300ms[12]
.sym 44466 controller.i_regs.cnt300ms_SB_DFFR_Q_11_D_SB_LUT4_O_I1
.sym 44467 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 44468 controller.i_regs.cnt300ms_SB_DFFR_Q_9_D_SB_LUT4_O_I1
.sym 44473 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 44474 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I0
.sym 44475 controller.i_regs.cnt300ms_SB_DFFR_Q_10_D_SB_LUT4_O_I1
.sym 44476 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 44480 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 44481 controller.i_regs.cnt300ms_SB_DFFR_Q_11_D_SB_LUT4_O_I1
.sym 44482 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I0
.sym 44486 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 44487 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 44488 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 44492 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 44493 controller.i_regs.cnt300ms_SB_DFFR_Q_9_D_SB_LUT4_O_I1
.sym 44494 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I0
.sym 44497 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 44498 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 44499 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 44500 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 44504 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 44505 controller.i_regs.cnt300ms_SB_DFFR_Q_10_D_SB_LUT4_O_I1
.sym 44506 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I0
.sym 44509 controller.i_regs.cnt300ms[16]
.sym 44510 controller.i_regs.cnt300ms[6]
.sym 44511 controller.i_regs.cnt300ms[20]
.sym 44512 controller.i_regs.cnt300ms[12]
.sym 44515 controller.i_regs.cnt300ms[17]
.sym 44516 controller.i_regs.cnt300ms[19]
.sym 44517 controller.i_regs.cnt300ms[11]
.sym 44518 controller.i_regs.cnt300ms[7]
.sym 44526 clk50mhz_$glb_clk
.sym 44527 rst$SB_IO_IN_$glb_sr
.sym 44528 controller.i_regs.cnt300ms_SB_DFFR_Q_7_D_SB_LUT4_O_I1
.sym 44529 controller.i_regs.cnt300ms_SB_DFFR_Q_6_D_SB_LUT4_O_I1
.sym 44530 controller.i_regs.cnt300ms_SB_DFFR_Q_5_D_SB_LUT4_O_I1
.sym 44531 controller.i_regs.cnt300ms_SB_DFFR_Q_4_D_SB_LUT4_O_I1
.sym 44532 controller.i_regs.cnt300ms_SB_DFFR_Q_3_D_SB_LUT4_O_I1
.sym 44533 controller.i_regs.cnt300ms_SB_DFFR_Q_2_D_SB_LUT4_O_I1
.sym 44534 controller.i_regs.cnt300ms_SB_DFFR_Q_1_D_SB_LUT4_O_I1
.sym 44535 controller.i_regs.cnt300ms[23]
.sym 44546 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 44550 controller.i_regs.cnt300ms[11]
.sym 44560 display_img_addr[7]
.sym 44573 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I0
.sym 44574 controller.i_regs.cnt300ms[13]
.sym 44578 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 44579 controller.i_regs.cnt300ms[14]
.sym 44581 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I0
.sym 44585 controller.i_regs.cnt300ms_SB_DFFR_Q_7_D_SB_LUT4_O_I1
.sym 44586 controller.i_regs.cnt300ms_SB_DFFR_Q_6_D_SB_LUT4_O_I1
.sym 44587 controller.i_regs.cnt300ms_SB_DFFR_Q_5_D_SB_LUT4_O_I1
.sym 44588 controller.i_regs.cnt300ms_SB_DFFR_Q_4_D_SB_LUT4_O_I1
.sym 44591 controller.i_regs.cnt300ms[18]
.sym 44597 controller.i_regs.cnt300ms_SB_DFFR_Q_3_D_SB_LUT4_O_I1
.sym 44600 controller.i_regs.cnt300ms[23]
.sym 44602 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I0
.sym 44604 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 44605 controller.i_regs.cnt300ms_SB_DFFR_Q_3_D_SB_LUT4_O_I1
.sym 44614 controller.i_regs.cnt300ms_SB_DFFR_Q_7_D_SB_LUT4_O_I1
.sym 44615 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I0
.sym 44616 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 44620 controller.i_regs.cnt300ms[13]
.sym 44621 controller.i_regs.cnt300ms[18]
.sym 44622 controller.i_regs.cnt300ms[14]
.sym 44623 controller.i_regs.cnt300ms[23]
.sym 44626 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I0
.sym 44627 controller.i_regs.cnt300ms_SB_DFFR_Q_4_D_SB_LUT4_O_I1
.sym 44628 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 44638 controller.i_regs.cnt300ms_SB_DFFR_Q_5_D_SB_LUT4_O_I1
.sym 44640 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 44641 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I0
.sym 44644 controller.i_regs.cnt300ms_SB_DFFR_Q_6_D_SB_LUT4_O_I1
.sym 44645 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 44647 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I0
.sym 44649 clk50mhz_$glb_clk
.sym 44650 rst$SB_IO_IN_$glb_sr
.sym 44683 display_img_addr[0]
.sym 44804 display_img_addr[7]
.sym 45020 controller.i_sccb.send_rg[20]
.sym 45063 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 45078 controller.i_sccb.send_rg[17]
.sym 45079 controller.i_sccb.clr_datarg
.sym 45087 controller.i_sccb.send_rg[18]
.sym 45089 controller.i_sccb.send_rg[16]
.sym 45101 controller.i_sccb.clr_datarg
.sym 45102 controller.i_sccb.send_rg[16]
.sym 45103 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 45106 controller.i_sccb.clr_datarg
.sym 45108 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 45109 controller.i_sccb.send_rg[17]
.sym 45130 controller.i_sccb.clr_datarg
.sym 45131 controller.i_sccb.send_rg[18]
.sym 45132 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 45140 controller.i_sccb.send_data_SB_LUT4_I3_O_$glb_ce
.sym 45141 clk50mhz_$glb_clk
.sym 45142 rst$SB_IO_IN_$glb_sr
.sym 45159 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 45647 $PACKER_VCC_NET
.sym 45786 img_proc.colorpxls_bin567[8]
.sym 45790 img_proc.colorpxls_bin567[10]
.sym 45799 img_proc.colorpxls[5]
.sym 45800 img_proc.colorpxls[6]
.sym 45802 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 45803 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 45804 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 45806 img_proc.colorpxls[4]
.sym 45807 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 45808 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 45809 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 45810 img_proc.colorpxls[1]
.sym 45811 img_proc.colorpxls[7]
.sym 45812 img_proc.colorpxls[2]
.sym 45813 img_proc.colorpxls[8]
.sym 45814 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 45817 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 45826 img_proc.colorpxls[3]
.sym 45831 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[1]
.sym 45833 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 45834 img_proc.colorpxls[1]
.sym 45837 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[2]
.sym 45839 img_proc.colorpxls[2]
.sym 45840 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 45843 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[3]
.sym 45845 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 45846 img_proc.colorpxls[3]
.sym 45849 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[4]
.sym 45851 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 45852 img_proc.colorpxls[4]
.sym 45855 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[5]
.sym 45857 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 45858 img_proc.colorpxls[5]
.sym 45861 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[6]
.sym 45863 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 45864 img_proc.colorpxls[6]
.sym 45867 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[7]
.sym 45869 img_proc.colorpxls[7]
.sym 45870 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 45873 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[8]
.sym 45875 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 45876 img_proc.colorpxls[8]
.sym 45894 img_proc.colorpxls[6]
.sym 45896 img_proc.colorpxls[1]
.sym 45899 img_proc.colorpxls[7]
.sym 45901 img_proc.colorpxls[8]
.sym 45902 img_proc.colorpxls[4]
.sym 45917 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[8]
.sym 45926 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 45927 img_proc.colorpxls[10]
.sym 45934 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 45935 img_proc.colorpxls[11]
.sym 45937 img_proc.colorpxls[9]
.sym 45943 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 45946 img_proc.colorpxls_bin567[8]
.sym 45950 img_proc.colorpxls_bin567[10]
.sym 45954 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[9]
.sym 45956 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 45957 img_proc.colorpxls[9]
.sym 45960 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[10]
.sym 45962 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 45963 img_proc.colorpxls[10]
.sym 45966 $nextpnr_ICESTORM_LC_28$I3
.sym 45968 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 45969 img_proc.colorpxls[11]
.sym 45976 $nextpnr_ICESTORM_LC_28$I3
.sym 45982 img_proc.colorpxls_bin567[10]
.sym 45985 img_proc.colorpxls_bin567[8]
.sym 46025 img_proc.colorpxls[9]
.sym 46141 $PACKER_VCC_NET
.sym 46145 $PACKER_VCC_NET
.sym 46251 controller.i_sccb.cnt_phases_SB_DFFER_Q_E
.sym 46253 controller.i_sccb.clr_datarg_SB_DFFR_Q_D_SB_LUT4_O_I3
.sym 46254 controller.i_sccb.cnt_phases[0]
.sym 46255 controller.i_sccb.cnt_phases[1]
.sym 46267 $PACKER_VCC_NET
.sym 46392 cam_fb.ram.0.0.0_RDATA_1_SB_LUT4_I0_O
.sym 46498 controller.i_sccb.cnt_8bits_SB_DFFES_Q_E
.sym 46505 ov7670_sioc$SB_IO_OUT
.sym 46509 $PACKER_VCC_NET
.sym 46629 capture.href_rg1
.sym 46631 $PACKER_VCC_NET
.sym 46757 img_proc.colorpxls_bin67_SB_DFFER_Q_E
.sym 46758 $PACKER_VCC_NET
.sym 46766 $PACKER_VCC_NET
.sym 46783 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 46794 img_proc.histogram[0]_SB_DFFER_Q_E
.sym 46805 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 46830 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 46837 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 46862 img_proc.histogram[0]_SB_DFFER_Q_E
.sym 46863 clk50mhz_$glb_clk
.sym 46864 rst$SB_IO_IN_$glb_sr
.sym 46881 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 46888 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 46892 img_proc.histogram[0][5]
.sym 46917 img_proc.histogram[6]_SB_DFFER_Q_E
.sym 46918 img_proc.histogram[6]_SB_DFFER_Q_E
.sym 46925 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 46959 img_proc.histogram[6]_SB_DFFER_Q_E
.sym 46971 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 46985 img_proc.histogram[6]_SB_DFFER_Q_E
.sym 46986 clk50mhz_$glb_clk
.sym 46987 rst$SB_IO_IN_$glb_sr
.sym 47006 cam_fb.ram.0.1.0_RDATA_3
.sym 47008 $PACKER_VCC_NET
.sym 47023 img_proc.histogram[0][3]
.sym 47029 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 47040 img_proc.histogram[6]_SB_DFFER_Q_E
.sym 47043 img_proc.histogram[6][3]
.sym 47044 img_proc.histogram[1][3]
.sym 47048 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 47057 img_proc.histogram[6]_SB_DFFER_Q_E
.sym 47059 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 47060 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 47068 img_proc.histogram[6]_SB_DFFER_Q_E
.sym 47075 img_proc.histogram[6]_SB_DFFER_Q_E
.sym 47088 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 47099 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 47104 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 47105 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 47106 img_proc.histogram[6][3]
.sym 47107 img_proc.histogram[1][3]
.sym 47108 img_proc.histogram[6]_SB_DFFER_Q_E
.sym 47109 clk50mhz_$glb_clk
.sym 47110 rst$SB_IO_IN_$glb_sr
.sym 47130 $PACKER_GND_NET
.sym 47152 img_proc.histogram[4]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 47159 img_proc.histogram[7]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 47160 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 47163 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 47170 img_proc.histogram[1]_SB_DFFER_Q_E
.sym 47171 img_proc.histogram[7]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 47176 img_proc.histogram[4][3]
.sym 47182 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 47183 img_proc.histogram[0][3]
.sym 47186 img_proc.histogram[7]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 47188 img_proc.histogram[7]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 47203 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 47221 img_proc.histogram[0][3]
.sym 47222 img_proc.histogram[4][3]
.sym 47223 img_proc.histogram[4]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 47224 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 47230 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 47231 img_proc.histogram[1]_SB_DFFER_Q_E
.sym 47232 clk50mhz_$glb_clk
.sym 47233 rst$SB_IO_IN_$glb_sr
.sym 47243 cam_fb.ram.0.4.0_RCLKE
.sym 47246 img_proc.histogram[4]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 47263 $PACKER_VCC_NET
.sym 47268 img_proc.histogram[2][7]
.sym 47275 img_proc.histogram[2][7]
.sym 47276 img_proc.histogram[4][5]
.sym 47277 img_proc.histogram[1][7]
.sym 47278 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 47280 img_proc.histogram[7]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 47283 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 47284 img_proc.histogram[3][7]
.sym 47285 img_proc.histogram[0][5]
.sym 47288 img_proc.histogram[3]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 47289 img_proc.histogram[7]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 47290 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 47292 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 47294 img_proc.histogram[2]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 47296 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 47298 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 47302 img_proc.histogram[1]_SB_DFFER_Q_E
.sym 47305 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 47306 img_proc.histogram[4]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 47309 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 47314 img_proc.histogram[0][5]
.sym 47315 img_proc.histogram[4]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 47316 img_proc.histogram[4][5]
.sym 47317 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 47321 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 47326 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 47333 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 47340 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 47344 img_proc.histogram[1][7]
.sym 47345 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 47346 img_proc.histogram[2][7]
.sym 47347 img_proc.histogram[2]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 47350 img_proc.histogram[7]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 47351 img_proc.histogram[3]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 47352 img_proc.histogram[7]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 47353 img_proc.histogram[3][7]
.sym 47354 img_proc.histogram[1]_SB_DFFER_Q_E
.sym 47355 clk50mhz_$glb_clk
.sym 47356 rst$SB_IO_IN_$glb_sr
.sym 47374 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 47401 img_proc.histogram[2]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 47404 img_proc.histogram[2][8]
.sym 47405 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 47411 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 47413 img_proc.histogram[4]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 47414 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 47416 img_proc.histogram[4]_SB_DFFER_Q_E
.sym 47419 img_proc.histogram[4][8]
.sym 47423 img_proc.histogram[4]_SB_DFFER_Q_E
.sym 47434 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 47438 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 47445 img_proc.histogram[4]_SB_DFFER_Q_E
.sym 47449 img_proc.histogram[4][8]
.sym 47450 img_proc.histogram[2][8]
.sym 47451 img_proc.histogram[2]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 47452 img_proc.histogram[4]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 47462 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 47477 img_proc.histogram[4]_SB_DFFER_Q_E
.sym 47478 clk50mhz_$glb_clk
.sym 47479 rst$SB_IO_IN_$glb_sr
.sym 47500 $PACKER_VCC_NET
.sym 47523 img_proc.histogram[2]_SB_DFFER_Q_E
.sym 47530 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 47531 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 47533 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 47586 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 47592 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 47596 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 47600 img_proc.histogram[2]_SB_DFFER_Q_E
.sym 47601 clk50mhz_$glb_clk
.sym 47602 rst$SB_IO_IN_$glb_sr
.sym 47745 $PACKER_VCC_NET
.sym 47861 $PACKER_VCC_NET
.sym 47908 capture.href_rg1
.sym 47968 capture.href_rg1
.sym 47970 clk50mhz_$glb_clk
.sym 47971 rst$SB_IO_IN_$glb_sr
.sym 48104 capture.href_rg1
.sym 48293 led[1]$SB_IO_OUT
.sym 48296 led[0]$SB_IO_OUT
.sym 48314 led[0]$SB_IO_OUT
.sym 48315 led[1]$SB_IO_OUT
.sym 48318 controller.i_regs.cnt300ms[5]
.sym 48324 controller.i_regs.cnt300ms[4]
.sym 48325 controller.i_regs.cnt300ms[3]
.sym 48341 display_img_addr[7]
.sym 48360 controller.i_regs.cnt300ms[6]
.sym 48362 controller.i_regs.cnt300ms[0]
.sym 48367 controller.i_regs.cnt300ms[7]
.sym 48369 controller.i_regs.cnt300ms[2]
.sym 48370 controller.i_regs.cnt300ms[0]
.sym 48372 controller.i_regs.cnt300ms[1]
.sym 48382 controller.i_regs.cnt300ms[4]
.sym 48383 controller.i_regs.cnt300ms[3]
.sym 48384 controller.i_regs.cnt300ms[5]
.sym 48392 $nextpnr_ICESTORM_LC_3$O
.sym 48394 controller.i_regs.cnt300ms[0]
.sym 48398 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 48401 controller.i_regs.cnt300ms[1]
.sym 48402 controller.i_regs.cnt300ms[0]
.sym 48404 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[3]
.sym 48407 controller.i_regs.cnt300ms[2]
.sym 48408 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 48410 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[4]
.sym 48413 controller.i_regs.cnt300ms[3]
.sym 48414 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[3]
.sym 48416 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[5]
.sym 48419 controller.i_regs.cnt300ms[4]
.sym 48420 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[4]
.sym 48422 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[6]
.sym 48425 controller.i_regs.cnt300ms[5]
.sym 48426 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[5]
.sym 48428 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[7]
.sym 48431 controller.i_regs.cnt300ms[6]
.sym 48432 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[6]
.sym 48434 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[8]
.sym 48437 controller.i_regs.cnt300ms[7]
.sym 48438 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[7]
.sym 48446 controller.i_regs.cnt300ms[11]
.sym 48447 controller.i_regs.cnt300ms[9]
.sym 48448 controller.i_regs.cnt300ms[10]
.sym 48449 controller.i_regs.cnt300ms[8]
.sym 48451 controller.i_regs.cnt300ms[15]
.sym 48452 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 48453 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 48456 display_img_addr[0]
.sym 48518 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[8]
.sym 48527 controller.i_regs.cnt300ms[13]
.sym 48531 controller.i_regs.cnt300ms[12]
.sym 48533 controller.i_regs.cnt300ms[14]
.sym 48539 controller.i_regs.cnt300ms[11]
.sym 48541 controller.i_regs.cnt300ms[10]
.sym 48542 controller.i_regs.cnt300ms[8]
.sym 48548 controller.i_regs.cnt300ms[9]
.sym 48552 controller.i_regs.cnt300ms[15]
.sym 48555 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[9]
.sym 48557 controller.i_regs.cnt300ms[8]
.sym 48559 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[8]
.sym 48561 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[10]
.sym 48563 controller.i_regs.cnt300ms[9]
.sym 48565 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[9]
.sym 48567 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[11]
.sym 48570 controller.i_regs.cnt300ms[10]
.sym 48571 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[10]
.sym 48573 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[12]
.sym 48575 controller.i_regs.cnt300ms[11]
.sym 48577 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[11]
.sym 48579 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[13]
.sym 48581 controller.i_regs.cnt300ms[12]
.sym 48583 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[12]
.sym 48585 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[14]
.sym 48587 controller.i_regs.cnt300ms[13]
.sym 48589 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[13]
.sym 48591 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[15]
.sym 48593 controller.i_regs.cnt300ms[14]
.sym 48595 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[14]
.sym 48597 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[16]
.sym 48599 controller.i_regs.cnt300ms[15]
.sym 48601 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[15]
.sym 48610 controller.i_regs.cnt300ms[21]
.sym 48612 controller.i_regs.cnt300ms[22]
.sym 48641 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[16]
.sym 48648 controller.i_regs.cnt300ms[16]
.sym 48650 controller.i_regs.cnt300ms[19]
.sym 48652 controller.i_regs.cnt300ms[18]
.sym 48653 controller.i_regs.cnt300ms[17]
.sym 48654 controller.i_regs.cnt300ms[20]
.sym 48662 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I0
.sym 48663 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 48667 controller.i_regs.cnt300ms[21]
.sym 48669 controller.i_regs.cnt300ms[23]
.sym 48677 controller.i_regs.cnt300ms[22]
.sym 48678 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[17]
.sym 48681 controller.i_regs.cnt300ms[16]
.sym 48682 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[16]
.sym 48684 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[18]
.sym 48687 controller.i_regs.cnt300ms[17]
.sym 48688 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[17]
.sym 48690 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[19]
.sym 48693 controller.i_regs.cnt300ms[18]
.sym 48694 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[18]
.sym 48696 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[20]
.sym 48698 controller.i_regs.cnt300ms[19]
.sym 48700 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[19]
.sym 48702 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[21]
.sym 48704 controller.i_regs.cnt300ms[20]
.sym 48706 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[20]
.sym 48708 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[22]
.sym 48711 controller.i_regs.cnt300ms[21]
.sym 48712 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[21]
.sym 48714 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[23]
.sym 48717 controller.i_regs.cnt300ms[22]
.sym 48718 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[22]
.sym 48721 controller.i_regs.cnt300ms[23]
.sym 48722 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I0
.sym 48723 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 48724 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[23]
.sym 48726 clk50mhz_$glb_clk
.sym 48727 rst$SB_IO_IN_$glb_sr
.sym 48740 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 48759 display_img_addr[6]
.sym 48886 controller.i_sccb.clr_datarg
.sym 49003 display_img_addr[6]
.sym 49102 controller.i_sccb.send_rg[21]
.sym 49152 controller.i_sccb.send_rg[19]
.sym 49153 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 49156 controller.i_sccb.clr_datarg
.sym 49171 controller.i_sccb.clr_datarg
.sym 49172 controller.i_sccb.send_rg[19]
.sym 49173 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 49217 controller.i_sccb.send_data_SB_LUT4_I3_O_$glb_ce
.sym 49218 clk50mhz_$glb_clk
.sym 49219 rst$SB_IO_IN_$glb_sr
.sym 49244 controller.i_sccb.clr_datarg
.sym 49251 display_img_addr[6]
.sym 49736 controller.i_sccb.clr_datarg
.sym 49747 display_img_addr[6]
.sym 49845 display_img_addr[7]
.sym 49851 $PACKER_VCC_NET
.sym 49968 display_img_addr[0]
.sym 50223 $PACKER_VCC_NET
.sym 50227 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 50232 controller.i_sccb.clr_datarg
.sym 50327 controller.i_sccb.clr_datarg
.sym 50329 controller.i_sccb.cnt_phases_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 50330 controller.i_sccb.pr_sccb_st[0]
.sym 50331 controller.i_sccb.send_data_SB_LUT4_I3_O
.sym 50335 capture_addr[6]
.sym 50338 capture_addr[6]
.sym 50344 capture_data[1]
.sym 50370 controller.i_sccb.cnt_phases_SB_DFFER_Q_E
.sym 50372 controller.i_sccb.cnt_phases[0]
.sym 50386 controller.i_sccb.cnt_phases_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 50387 controller.i_sccb.pr_sccb_st[0]
.sym 50389 controller.i_sccb.cnt_phases[1]
.sym 50407 controller.i_sccb.pr_sccb_st[0]
.sym 50410 controller.i_sccb.cnt_phases_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 50419 controller.i_sccb.cnt_phases[1]
.sym 50420 controller.i_sccb.cnt_phases[0]
.sym 50425 controller.i_sccb.cnt_phases_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 50426 controller.i_sccb.pr_sccb_st[0]
.sym 50427 controller.i_sccb.cnt_phases[0]
.sym 50428 controller.i_sccb.cnt_phases[1]
.sym 50431 controller.i_sccb.cnt_phases[1]
.sym 50432 controller.i_sccb.cnt_phases_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 50433 controller.i_sccb.pr_sccb_st[0]
.sym 50434 controller.i_sccb.cnt_phases[0]
.sym 50447 controller.i_sccb.cnt_phases_SB_DFFER_Q_E
.sym 50448 clk50mhz_$glb_clk
.sym 50449 rst$SB_IO_IN_$glb_sr
.sym 50451 controller.i_sccb.cnt_8bits[1]
.sym 50452 controller.i_sccb.cnt_8bits[2]
.sym 50453 controller.i_sccb.pr_sccb_st_SB_DFFR_Q_D_SB_LUT4_O_I3
.sym 50454 controller.i_sccb.cnt_8bits[0]
.sym 50457 controller.i_sccb.cnt_8bits_SB_DFFES_Q_E
.sym 50466 controller.i_sccb.cnt_phases_SB_DFFER_Q_E
.sym 50470 controller.i_sccb.clr_datarg_SB_DFFR_Q_D_SB_LUT4_O_I3
.sym 50589 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 50595 proc_fb.dina_SB_LUT4_O_11_I2
.sym 50604 cam_fb.ram.1.4.0_RDATA
.sym 50629 controller.i_sccb.cnt_8bits_SB_DFFES_Q_E
.sym 50659 controller.i_sccb.cnt_8bits_SB_DFFES_Q_E
.sym 50709 $PACKER_VCC_NET
.sym 50841 $PACKER_VCC_NET
.sym 50954 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 51073 capture_data[11]
.sym 51077 $PACKER_VCC_NET
.sym 51084 $PACKER_VCC_NET
.sym 51334 cam_fb.ram.0.1.0_WCLKE
.sym 51455 cam_fb.ram.0.3.0_RCLKE
.sym 51692 capture.vsync_3up
.sym 51697 capture.pclk_rise
.sym 51702 capture.vsync_3up
.sym 51811 capture_addr[6]
.sym 51815 capture_addr[2]
.sym 51816 capture.vsync_3up
.sym 51819 proc_fb.dina_SB_LUT4_O_1_I2
.sym 51821 capture_addr[6]
.sym 51822 capture_addr[3]
.sym 52366 clk$SB_IO_IN
.sym 52419 display_img_addr[6]
.sym 52440 controller.i_regs.cnt300ms_SB_DFFR_Q_20_D_SB_LUT4_O_I1
.sym 52449 controller.i_regs.cnt300ms_SB_DFFR_Q_19_D_SB_LUT4_O_I1
.sym 52450 controller.i_regs.cnt300ms_SB_DFFR_Q_18_D_SB_LUT4_O_I1
.sym 52462 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I0
.sym 52463 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 52470 controller.i_regs.cnt300ms_SB_DFFR_Q_18_D_SB_LUT4_O_I1
.sym 52472 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I0
.sym 52473 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 52506 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I0
.sym 52507 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 52509 controller.i_regs.cnt300ms_SB_DFFR_Q_19_D_SB_LUT4_O_I1
.sym 52512 controller.i_regs.cnt300ms_SB_DFFR_Q_20_D_SB_LUT4_O_I1
.sym 52513 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I0
.sym 52514 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 52517 clk50mhz_$glb_clk
.sym 52518 rst$SB_IO_IN_$glb_sr
.sym 52557 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 52566 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I0
.sym 52600 controller.i_regs.cnt300ms_SB_DFFR_Q_15_D_SB_LUT4_O_I1
.sym 52601 controller.i_regs.cnt300ms_SB_DFFR_Q_14_D_SB_LUT4_O_I1
.sym 52602 controller.i_regs.cnt300ms[10]
.sym 52603 controller.i_regs.cnt300ms_SB_DFFR_Q_12_D_SB_LUT4_O_I1
.sym 52606 controller.i_regs.cnt300ms[4]
.sym 52607 controller.i_regs.cnt300ms[22]
.sym 52608 controller.i_regs.cnt300ms[5]
.sym 52610 controller.i_regs.cnt300ms_SB_DFFR_Q_13_D_SB_LUT4_O_I1
.sym 52613 controller.i_regs.cnt300ms[21]
.sym 52615 controller.i_regs.cnt300ms_SB_DFFR_Q_8_D_SB_LUT4_O_I1
.sym 52617 controller.i_regs.cnt300ms[9]
.sym 52618 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 52619 controller.i_regs.cnt300ms[8]
.sym 52623 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I0
.sym 52629 controller.i_regs.cnt300ms[15]
.sym 52634 controller.i_regs.cnt300ms_SB_DFFR_Q_12_D_SB_LUT4_O_I1
.sym 52635 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 52636 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I0
.sym 52639 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I0
.sym 52640 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 52641 controller.i_regs.cnt300ms_SB_DFFR_Q_14_D_SB_LUT4_O_I1
.sym 52645 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 52646 controller.i_regs.cnt300ms_SB_DFFR_Q_13_D_SB_LUT4_O_I1
.sym 52648 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I0
.sym 52652 controller.i_regs.cnt300ms_SB_DFFR_Q_15_D_SB_LUT4_O_I1
.sym 52653 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I0
.sym 52654 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 52663 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I0
.sym 52664 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 52666 controller.i_regs.cnt300ms_SB_DFFR_Q_8_D_SB_LUT4_O_I1
.sym 52669 controller.i_regs.cnt300ms[21]
.sym 52670 controller.i_regs.cnt300ms[22]
.sym 52671 controller.i_regs.cnt300ms[15]
.sym 52672 controller.i_regs.cnt300ms[8]
.sym 52675 controller.i_regs.cnt300ms[9]
.sym 52676 controller.i_regs.cnt300ms[10]
.sym 52677 controller.i_regs.cnt300ms[5]
.sym 52678 controller.i_regs.cnt300ms[4]
.sym 52680 clk50mhz_$glb_clk
.sym 52681 rst$SB_IO_IN_$glb_sr
.sym 52728 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 52729 controller.i_regs.cnt300ms_SB_DFFR_Q_1_D_SB_LUT4_O_I1
.sym 52736 controller.i_regs.cnt300ms_SB_DFFR_Q_2_D_SB_LUT4_O_I1
.sym 52752 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I0
.sym 52786 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 52787 controller.i_regs.cnt300ms_SB_DFFR_Q_2_D_SB_LUT4_O_I1
.sym 52789 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I0
.sym 52798 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 52799 controller.i_regs.cnt300ms_SB_DFFR_Q_1_D_SB_LUT4_O_I1
.sym 52801 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I0
.sym 52803 clk50mhz_$glb_clk
.sym 52804 rst$SB_IO_IN_$glb_sr
.sym 53062 controller.i_sccb.clr_datarg
.sym 53082 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 53198 controller.i_sccb.clr_datarg
.sym 53200 controller.i_sccb.pr_sccb_st[0]
.sym 53202 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 53223 controller.i_sccb.send_rg[20]
.sym 53235 controller.i_sccb.clr_datarg
.sym 53242 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 53279 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 53280 controller.i_sccb.send_rg[20]
.sym 53281 controller.i_sccb.clr_datarg
.sym 53294 controller.i_sccb.send_data_SB_LUT4_I3_O_$glb_ce
.sym 53295 clk50mhz_$glb_clk
.sym 53296 rst$SB_IO_IN_$glb_sr
.sym 53299 controller.i_sccb.send_rg[22]
.sym 53575 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 53680 capture_data[7]
.sym 53685 capture_data[6]
.sym 53690 controller.i_sccb.clr_datarg
.sym 53696 controller.i_sccb.pr_sccb_st[0]
.sym 53699 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 53923 display_img_addr[6]
.sym 54060 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 54182 controller.i_sccb.clr_datarg
.sym 54188 controller.i_sccb.pr_sccb_st[0]
.sym 54191 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 54192 cam_fb.ram.1.1.0_RDATA
.sym 54286 controller.i_sccb.send_rg[23]
.sym 54289 cam_fb.ram.1.4.0_RDATA
.sym 54292 cam_fb.ram.1.4.0_RDATA
.sym 54308 controller.i_sccb.send_rg[23]
.sym 54316 controller.i_sccb.pr_sccb_st[0]
.sym 54404 controller.i_sccb.pr_sccb_st[3]
.sym 54405 controller.i_sccb.pr_sccb_st[2]
.sym 54411 controller.i_sccb.send_data_SB_DFFR_Q_D_SB_LUT4_O_I2
.sym 54413 capture_addr[4]
.sym 54414 capture_addr[4]
.sym 54445 controller.i_sccb.clr_datarg
.sym 54448 controller.i_sccb.clr_datarg_SB_DFFR_Q_D_SB_LUT4_O_I3
.sym 54461 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 54462 controller.i_sccb.pr_sccb_st[2]
.sym 54464 controller.i_sccb.pr_sccb_st[0]
.sym 54470 controller.i_sccb.pr_sccb_st[4]
.sym 54473 controller.i_sccb.send_data_SB_LUT4_I3_I2
.sym 54478 controller.i_sccb.clr_datarg
.sym 54479 controller.i_sccb.clr_datarg_SB_DFFR_Q_D_SB_LUT4_O_I3
.sym 54480 controller.i_sccb.pr_sccb_st[4]
.sym 54481 controller.i_sccb.send_data_SB_LUT4_I3_I2
.sym 54491 controller.i_sccb.send_data_SB_LUT4_I3_I2
.sym 54492 controller.i_sccb.pr_sccb_st[4]
.sym 54496 controller.i_sccb.send_data_SB_LUT4_I3_I2
.sym 54497 controller.i_sccb.clr_datarg
.sym 54498 controller.i_sccb.pr_sccb_st[0]
.sym 54499 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 54502 controller.i_sccb.clr_datarg
.sym 54503 controller.i_sccb.pr_sccb_st[2]
.sym 54504 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 54505 controller.i_sccb.send_data_SB_LUT4_I3_I2
.sym 54525 clk50mhz_$glb_clk
.sym 54526 rst$SB_IO_IN_$glb_sr
.sym 54527 sdat_out_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 54528 controller.i_sccb.pr_sccb_st[4]
.sym 54529 controller.i_sccb.send_data_SB_DFFR_Q_D_SB_LUT4_O_I3
.sym 54530 sdat_on
.sym 54531 controller.i_sccb.send_data_SB_LUT4_I3_I2
.sym 54532 ov7670_sioc_SB_LUT4_O_I1
.sym 54533 sdat_out_SB_LUT4_O_I3
.sym 54534 ov7670_sioc$SB_IO_OUT
.sym 54535 cam_fb.ram.1.0.0_RDATA
.sym 54547 controller.i_sccb.pr_sccb_st[0]
.sym 54570 controller.i_sccb.cnt_8bits[2]
.sym 54577 controller.i_sccb.pr_sccb_st[2]
.sym 54578 controller.i_sccb.cnt_8bits[2]
.sym 54585 $PACKER_VCC_NET
.sym 54586 controller.i_sccb.cnt_8bits_SB_DFFES_Q_E
.sym 54588 controller.i_sccb.cnt_8bits[0]
.sym 54593 controller.i_sccb.cnt_8bits[1]
.sym 54594 controller.i_sccb.send_data_SB_DFFR_Q_D_SB_LUT4_O_I3
.sym 54596 controller.i_sccb.send_data_SB_LUT4_I3_I2
.sym 54600 $nextpnr_ICESTORM_LC_5$O
.sym 54603 controller.i_sccb.cnt_8bits[0]
.sym 54606 controller.i_sccb.cnt_8bits_SB_DFFES_Q_D_SB_LUT4_O_I3[2]
.sym 54607 controller.i_sccb.send_data_SB_DFFR_Q_D_SB_LUT4_O_I3
.sym 54608 controller.i_sccb.cnt_8bits[1]
.sym 54609 $PACKER_VCC_NET
.sym 54610 controller.i_sccb.cnt_8bits[0]
.sym 54614 controller.i_sccb.send_data_SB_DFFR_Q_D_SB_LUT4_O_I3
.sym 54615 controller.i_sccb.cnt_8bits[2]
.sym 54616 controller.i_sccb.cnt_8bits_SB_DFFES_Q_D_SB_LUT4_O_I3[2]
.sym 54619 controller.i_sccb.cnt_8bits[2]
.sym 54620 controller.i_sccb.cnt_8bits[1]
.sym 54622 controller.i_sccb.cnt_8bits[0]
.sym 54625 controller.i_sccb.pr_sccb_st[2]
.sym 54627 controller.i_sccb.cnt_8bits[0]
.sym 54643 controller.i_sccb.send_data_SB_LUT4_I3_I2
.sym 54646 controller.i_sccb.pr_sccb_st[2]
.sym 54647 controller.i_sccb.cnt_8bits_SB_DFFES_Q_E
.sym 54648 clk50mhz_$glb_clk
.sym 54649 rst$SB_IO_IN_$glb_sr
.sym 54670 cam_fb.ram.0.1.0_RDATA_2
.sym 54795 capture_data[4]
.sym 54909 cam_fb.ram.0.3.0_RDATA
.sym 54913 cam_fb.ram.0.4.0_RCLKE
.sym 54914 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 55027 cam_fb.ram.0.4.0_RDATA
.sym 55151 capture_data[10]
.sym 55155 capture.data_rg3[2]
.sym 55157 capture_data[2]
.sym 55164 capture_data[3]
.sym 55279 orig_img_addr[2]
.sym 55281 orig_img_addr[3]
.sym 55287 capture_data[0]
.sym 55403 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 55404 cam_fb.ram.2.4.0_RDATA
.sym 55408 orig_img_addr[8]
.sym 55410 orig_img_addr[9]
.sym 55519 cam_fb.ram.2.1.0_RDATA
.sym 55529 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 55531 cam_fb.ram.2.0.0_RDATA
.sym 55654 cam_fb.ram.0.0.0_RCLKE
.sym 55778 proc_fb.dina_SB_LUT4_O_2_I2
.sym 55889 capture_addr[4]
.sym 56019 proc_fb.dina_SB_LUT4_O_1_I3
.sym 56141 capture_addr[9]
.sym 56145 capture_addr[0]
.sym 56416 clk$SB_IO_IN
.sym 56431 clk$SB_IO_IN
.sym 56894 controller.i_regs.pr_ctrl_st[0]
.sym 57262 controller.i_sccb.send_rg[22]
.sym 57267 capture_data[7]
.sym 57271 capture_data[6]
.sym 57421 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 57427 controller.i_sccb.clr_datarg
.sym 57436 controller.i_sccb.send_rg[21]
.sym 57461 controller.i_sccb.send_rg[21]
.sym 57462 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 57463 controller.i_sccb.clr_datarg
.sym 57494 controller.i_sccb.send_data_SB_LUT4_I3_O_$glb_ce
.sym 57495 clk50mhz_$glb_clk
.sym 57496 rst$SB_IO_IN_$glb_sr
.sym 57629 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 57630 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 58014 $PACKER_VCC_NET
.sym 58121 orig_img_addr[1]
.sym 58122 orig_img_addr[1]
.sym 58127 orig_img_addr[2]
.sym 58131 cam_fb.ram.1.1.0_RDATA
.sym 58264 $PACKER_VCC_NET
.sym 58373 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 58399 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 58423 controller.i_sccb.clr_datarg
.sym 58427 controller.i_sccb.send_rg[22]
.sym 58462 controller.i_sccb.clr_datarg
.sym 58463 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 58464 controller.i_sccb.send_rg[22]
.sym 58478 controller.i_sccb.send_data_SB_LUT4_I3_O_$glb_ce
.sym 58479 clk50mhz_$glb_clk
.sym 58480 rst$SB_IO_IN_$glb_sr
.sym 58486 controller.i_sccb.ready_aux_SB_LUT4_I2_I3
.sym 58487 controller.i_sccb.cnt_4sclk_SB_DFFER_Q_E
.sym 58489 capture_addr[5]
.sym 58492 capture_addr[5]
.sym 58510 $PACKER_VCC_NET
.sym 58526 controller.i_sccb.send_data_SB_LUT4_I3_I2
.sym 58530 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 58531 controller.i_sccb.pr_sccb_st[4]
.sym 58532 controller.i_sccb.send_data_SB_DFFR_Q_D_SB_LUT4_O_I3
.sym 58545 controller.i_sccb.send_data_SB_DFFR_Q_D_SB_LUT4_O_I2
.sym 58546 controller.i_sccb.pr_sccb_st[3]
.sym 58552 controller.i_sccb.clr_datarg_SB_DFFR_Q_D_SB_LUT4_O_I3
.sym 58555 controller.i_sccb.send_data_SB_LUT4_I3_I2
.sym 58556 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 58558 controller.i_sccb.pr_sccb_st[3]
.sym 58561 controller.i_sccb.send_data_SB_DFFR_Q_D_SB_LUT4_O_I2
.sym 58563 controller.i_sccb.send_data_SB_DFFR_Q_D_SB_LUT4_O_I3
.sym 58597 controller.i_sccb.pr_sccb_st[3]
.sym 58598 controller.i_sccb.send_data_SB_LUT4_I3_I2
.sym 58599 controller.i_sccb.clr_datarg_SB_DFFR_Q_D_SB_LUT4_O_I3
.sym 58600 controller.i_sccb.pr_sccb_st[4]
.sym 58602 clk50mhz_$glb_clk
.sym 58603 rst$SB_IO_IN_$glb_sr
.sym 58606 controller.i_sccb.cnt_4sclk[1]
.sym 58611 controller.i_sccb.cnt_4sclk[0]
.sym 58614 sdat_on
.sym 58621 cam_fb.ram.1.0.0_RDATA
.sym 58627 cam_fb.ram.0.3.0_WCLKE
.sym 58636 $PACKER_VCC_NET
.sym 58645 controller.i_sccb.pr_sccb_st[3]
.sym 58646 controller.i_sccb.pr_sccb_st[2]
.sym 58647 controller.i_sccb.send_rg[23]
.sym 58648 sdat_on
.sym 58649 controller.i_sccb.send_data_SB_LUT4_I3_I2
.sym 58656 controller.i_sccb.pr_sccb_st_SB_DFFR_Q_D_SB_LUT4_O_I3
.sym 58658 controller.i_sccb.ready_aux_SB_LUT4_I2_I3
.sym 58661 controller.i_sccb.clr_datarg
.sym 58662 controller.i_sccb.pr_sccb_st[4]
.sym 58663 controller.i_sccb.cnt_4sclk[1]
.sym 58666 ov7670_sioc_SB_LUT4_O_I1
.sym 58668 controller.i_sccb.cnt_4sclk[0]
.sym 58669 sdat_out_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 58670 controller.i_sccb.pr_sccb_st[4]
.sym 58671 controller.i_sccb.cnt_4sclk[1]
.sym 58678 controller.i_sccb.send_rg[23]
.sym 58679 controller.i_sccb.pr_sccb_st[2]
.sym 58680 controller.i_sccb.clr_datarg
.sym 58681 controller.i_sccb.cnt_4sclk[1]
.sym 58684 controller.i_sccb.pr_sccb_st[4]
.sym 58685 controller.i_sccb.send_data_SB_LUT4_I3_I2
.sym 58686 controller.i_sccb.pr_sccb_st[2]
.sym 58687 controller.i_sccb.pr_sccb_st_SB_DFFR_Q_D_SB_LUT4_O_I3
.sym 58690 controller.i_sccb.pr_sccb_st_SB_DFFR_Q_D_SB_LUT4_O_I3
.sym 58691 controller.i_sccb.pr_sccb_st[2]
.sym 58692 controller.i_sccb.send_data_SB_LUT4_I3_I2
.sym 58696 controller.i_sccb.pr_sccb_st[2]
.sym 58697 controller.i_sccb.pr_sccb_st[3]
.sym 58699 controller.i_sccb.clr_datarg
.sym 58703 controller.i_sccb.cnt_4sclk[1]
.sym 58704 controller.i_sccb.ready_aux_SB_LUT4_I2_I3
.sym 58705 controller.i_sccb.cnt_4sclk[0]
.sym 58708 controller.i_sccb.cnt_4sclk[0]
.sym 58709 controller.i_sccb.pr_sccb_st[3]
.sym 58710 controller.i_sccb.cnt_4sclk[1]
.sym 58711 controller.i_sccb.clr_datarg
.sym 58714 controller.i_sccb.cnt_4sclk[1]
.sym 58715 sdat_out_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 58716 controller.i_sccb.pr_sccb_st[3]
.sym 58717 controller.i_sccb.cnt_4sclk[0]
.sym 58720 ov7670_sioc_SB_LUT4_O_I1
.sym 58722 sdat_on
.sym 58723 controller.i_sccb.pr_sccb_st[4]
.sym 58725 clk50mhz_$glb_clk
.sym 58726 rst$SB_IO_IN_$glb_sr
.sym 58729 $PACKER_VCC_NET
.sym 58734 sdat_out
.sym 58735 capture_addr[1]
.sym 58738 capture_addr[1]
.sym 58741 proc_fb.dina_SB_LUT4_O_10_I2
.sym 58745 controller.i_sccb.pr_sccb_st[0]
.sym 58871 capture_data[3]
.sym 58873 cam_fb.ram.0.4.0_RDATA_1
.sym 58874 $PACKER_VCC_NET
.sym 59105 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 59118 cam_fb.ram.0.2.0_RDATA_1
.sym 59124 $PACKER_VCC_NET
.sym 59351 orig_img_addr[7]
.sym 59357 capture_data[1]
.sym 59366 $PACKER_VCC_NET
.sym 59473 cam_fb.ram.0.1.0_RCLKE
.sym 59480 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 59591 capture.pclk_rise
.sym 59595 capture.pclk_rg3
.sym 59597 orig_img_addr[1]
.sym 59616 $PACKER_VCC_NET
.sym 59725 capture.vsync_3up
.sym 59736 $PACKER_VCC_NET
.sym 59847 cam_fb.ram.0.3.0_WCLKE
.sym 59852 cam_fb.ram.0.2.0_WCLKE
.sym 59965 capture_addr[5]
.sym 60089 sdat_on
.sym 60211 capture_addr[1]
.sym 60675 clk$SB_IO_IN
.sym 61091 capture_addr[7]
.sym 61092 capture_addr[7]
.sym 61337 capture_addr[8]
.sym 61338 capture_addr[8]
.sym 61705 $PACKER_VCC_NET
.sym 61708 $PACKER_VCC_NET
.sym 61726 $PACKER_VCC_NET
.sym 61828 capture_data[5]
.sym 61954 controller.i_sccb.cnt_4sclk_SB_DFFER_Q_E
.sym 61955 $PACKER_VCC_NET
.sym 62197 cam_fb.ram.0.2.0_RCLKE
.sym 62200 cam_fb.ram.0.2.0_RCLKE
.sym 62212 $PACKER_VCC_NET
.sym 62222 $PACKER_VCC_NET
.sym 62322 sdat_out
.sym 62559 controller.i_sccb.cnt_sclk_div4[1]
.sym 62560 controller.i_sccb.cnt_sclk_div4[2]
.sym 62561 controller.i_sccb.cnt_sclk_div4[3]
.sym 62562 controller.i_sccb.cnt_sclk_div4[4]
.sym 62563 controller.i_sccb.cnt_sclk_div4[5]
.sym 62564 controller.i_sccb.cnt_sclk_div4[6]
.sym 62565 controller.i_sccb.ready_aux_SB_LUT4_I2_I3_SB_LUT4_O_I1
.sym 62567 capture_addr[7]
.sym 62568 capture_addr[7]
.sym 62586 $PACKER_VCC_NET
.sym 62612 controller.i_sccb.ready_aux_SB_LUT4_I2_I3
.sym 62619 controller.i_sccb.cnt_sclk_div4[4]
.sym 62620 controller.i_sccb.cnt_sclk_div4[5]
.sym 62621 controller.i_sccb.pr_sccb_st[0]
.sym 62629 controller.i_sccb.cnt_sclk_div4[6]
.sym 62630 controller.i_sccb.ready_aux_SB_LUT4_I2_I3_SB_LUT4_O_I1
.sym 62662 controller.i_sccb.cnt_sclk_div4[5]
.sym 62663 controller.i_sccb.ready_aux_SB_LUT4_I2_I3_SB_LUT4_O_I1
.sym 62664 controller.i_sccb.cnt_sclk_div4[6]
.sym 62665 controller.i_sccb.cnt_sclk_div4[4]
.sym 62668 controller.i_sccb.pr_sccb_st[0]
.sym 62670 controller.i_sccb.ready_aux_SB_LUT4_I2_I3
.sym 62682 proc_fb.dina_SB_LUT4_O_10_I2
.sym 62683 controller.i_sccb.cnt_sclk_div4[0]
.sym 62687 cam_fb.ram.0.1.0_RDATA_2_SB_LUT4_I0_O
.sym 62692 $PACKER_VCC_NET
.sym 62700 cam_fb.ram.0.0.0_RDATA_1_SB_LUT4_I0_O
.sym 62714 $PACKER_VCC_NET
.sym 62723 controller.i_sccb.pr_sccb_st[0]
.sym 62724 controller.i_sccb.cnt_4sclk[1]
.sym 62737 controller.i_sccb.cnt_4sclk[0]
.sym 62749 controller.i_sccb.cnt_4sclk_SB_DFFER_Q_E
.sym 62767 controller.i_sccb.cnt_4sclk[1]
.sym 62768 controller.i_sccb.pr_sccb_st[0]
.sym 62769 controller.i_sccb.cnt_4sclk[0]
.sym 62797 controller.i_sccb.pr_sccb_st[0]
.sym 62798 controller.i_sccb.cnt_4sclk[0]
.sym 62801 controller.i_sccb.cnt_4sclk_SB_DFFER_Q_E
.sym 62802 clk50mhz_$glb_clk
.sym 62803 rst$SB_IO_IN_$glb_sr
.sym 62813 capture_addr[8]
.sym 62814 capture_addr[8]
.sym 62819 capture_addr[0]
.sym 62864 sdat_on
.sym 62867 sdat_out_SB_LUT4_O_I3
.sym 62920 sdat_on
.sym 62921 sdat_out_SB_LUT4_O_I3
.sym 62945 $PACKER_VCC_NET
.sym 62952 $PACKER_VCC_NET
.sym 63175 capture.data_rg3[2]
.sym 63181 $PACKER_VCC_NET
.sym 63187 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 63196 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 63308 cam_fb.ram.0.1.0_RDATA_3
.sym 63427 orig_img_addr[6]
.sym 63441 $PACKER_GND_NET
.sym 63577 capture.pclk_rise
.sym 63668 capture.pclk_rg2
.sym 63673 cam_fb.ram.0.2.0_RCLKE
.sym 63721 capture.pclk_rg3
.sym 63725 capture.pclk_rg2
.sym 63758 capture.pclk_rg3
.sym 63759 capture.pclk_rg2
.sym 63781 capture.pclk_rg2
.sym 63786 clk50mhz_$glb_clk
.sym 63787 rst$SB_IO_IN_$glb_sr
.sym 63797 sdat_out
.sym 64043 capture_addr[7]
.sym 64063 clk$SB_IO_IN
.sym 64165 $PACKER_VCC_NET
.sym 64289 capture_addr[8]
.sym 64528 clk50mhz
.sym 64552 clk$SB_IO_IN
.sym 64597 clk50mhz
.sym 64646 clk$SB_IO_IN
.sym 64762 cam_fb.ram.0.4.0_RCLKE
.sym 64763 cam_fb.ram.0.4.0_RCLKE
.sym 65189 orig_img_addr[2]
.sym 65673 $PACKER_VCC_NET
.sym 65931 orig_img_addr[4]
.sym 66028 orig_img_addr[5]
.sym 66029 orig_img_addr[5]
.sym 66030 clk$SB_IO_IN
.sym 66150 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 66151 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 66153 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 66164 $PACKER_VCC_NET
.sym 66177 orig_img_addr[0]
.sym 66423 cam_fb.ram.0.2.0_WCLKE
.sym 66519 cam_fb.ram.0.3.0_RCLKE
.sym 66520 cam_fb.ram.0.0.0_WCLKE
.sym 66521 cam_fb.ram.0.0.0_WCLKE
.sym 66530 $PACKER_VCC_NET
.sym 66534 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 66545 cam_fb.ram.0.0.0_RDATA_2_SB_LUT4_I0_O
.sym 66647 $PACKER_VCC_NET
.sym 66654 capture_data[1]
.sym 66664 cam_fb.ram.0.4.0_RDATA_2
.sym 66677 controller.i_sccb.cnt_sclk_div4[0]
.sym 66681 controller.i_sccb.cnt_4sclk_SB_DFFER_Q_E
.sym 66685 controller.i_sccb.cnt_sclk_div4[0]
.sym 66686 controller.i_sccb.cnt_sclk_div4[3]
.sym 66687 controller.i_sccb.cnt_sclk_div4[4]
.sym 66688 controller.i_sccb.cnt_sclk_div4[5]
.sym 66689 controller.i_sccb.cnt_4sclk_SB_DFFER_Q_E
.sym 66697 controller.i_sccb.cnt_sclk_div4[6]
.sym 66700 controller.i_sccb.cnt_sclk_div4[1]
.sym 66701 controller.i_sccb.cnt_sclk_div4[2]
.sym 66707 $nextpnr_ICESTORM_LC_6$O
.sym 66709 controller.i_sccb.cnt_sclk_div4[0]
.sym 66713 controller.i_sccb.cnt_sclk_div4_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 66714 controller.i_sccb.cnt_4sclk_SB_DFFER_Q_E
.sym 66715 controller.i_sccb.cnt_sclk_div4[1]
.sym 66717 controller.i_sccb.cnt_sclk_div4[0]
.sym 66719 controller.i_sccb.cnt_sclk_div4_SB_DFFR_Q_D_SB_LUT4_O_I3[3]
.sym 66720 controller.i_sccb.cnt_4sclk_SB_DFFER_Q_E
.sym 66721 controller.i_sccb.cnt_sclk_div4[2]
.sym 66723 controller.i_sccb.cnt_sclk_div4_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 66725 controller.i_sccb.cnt_sclk_div4_SB_DFFR_Q_D_SB_LUT4_O_I3[4]
.sym 66726 controller.i_sccb.cnt_4sclk_SB_DFFER_Q_E
.sym 66727 controller.i_sccb.cnt_sclk_div4[3]
.sym 66729 controller.i_sccb.cnt_sclk_div4_SB_DFFR_Q_D_SB_LUT4_O_I3[3]
.sym 66731 controller.i_sccb.cnt_sclk_div4_SB_DFFR_Q_D_SB_LUT4_O_I3[5]
.sym 66732 controller.i_sccb.cnt_4sclk_SB_DFFER_Q_E
.sym 66733 controller.i_sccb.cnt_sclk_div4[4]
.sym 66735 controller.i_sccb.cnt_sclk_div4_SB_DFFR_Q_D_SB_LUT4_O_I3[4]
.sym 66737 controller.i_sccb.cnt_sclk_div4_SB_DFFR_Q_D_SB_LUT4_O_I3[6]
.sym 66738 controller.i_sccb.cnt_4sclk_SB_DFFER_Q_E
.sym 66739 controller.i_sccb.cnt_sclk_div4[5]
.sym 66741 controller.i_sccb.cnt_sclk_div4_SB_DFFR_Q_D_SB_LUT4_O_I3[5]
.sym 66745 controller.i_sccb.cnt_4sclk_SB_DFFER_Q_E
.sym 66746 controller.i_sccb.cnt_sclk_div4[6]
.sym 66747 controller.i_sccb.cnt_sclk_div4_SB_DFFR_Q_D_SB_LUT4_O_I3[6]
.sym 66750 controller.i_sccb.cnt_sclk_div4[0]
.sym 66751 controller.i_sccb.cnt_sclk_div4[1]
.sym 66752 controller.i_sccb.cnt_sclk_div4[2]
.sym 66753 controller.i_sccb.cnt_sclk_div4[3]
.sym 66755 clk50mhz_$glb_clk
.sym 66756 rst$SB_IO_IN_$glb_sr
.sym 66786 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 66799 cam_fb.ram.0.3.0_RDATA_2
.sym 66800 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 66802 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 66808 controller.i_sccb.cnt_sclk_div4[0]
.sym 66817 cam_fb.ram.0.0.0_RDATA_2_SB_LUT4_I0_O
.sym 66820 cam_fb.ram.0.1.0_RDATA_2_SB_LUT4_I0_O
.sym 66824 cam_fb.ram.0.4.0_RDATA_2
.sym 66825 cam_fb.ram.0.1.0_RDATA_2
.sym 66826 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 66828 controller.i_sccb.cnt_4sclk_SB_DFFER_Q_E
.sym 66837 cam_fb.ram.0.4.0_RDATA_2
.sym 66838 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 66839 cam_fb.ram.0.0.0_RDATA_2_SB_LUT4_I0_O
.sym 66840 cam_fb.ram.0.1.0_RDATA_2_SB_LUT4_I0_O
.sym 66844 controller.i_sccb.cnt_sclk_div4[0]
.sym 66846 controller.i_sccb.cnt_4sclk_SB_DFFER_Q_E
.sym 66867 cam_fb.ram.0.1.0_RDATA_2
.sym 66868 cam_fb.ram.0.3.0_RDATA_2
.sym 66869 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 66870 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 66878 clk50mhz_$glb_clk
.sym 66879 rst$SB_IO_IN_$glb_sr
.sym 66892 proc_fb.dina_SB_LUT4_O_11_I2
.sym 66893 cam_fb.ram.0.3.0_RDATA_2
.sym 66894 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 66899 $PACKER_VCC_NET
.sym 67012 capture_addr[3]
.sym 67142 $PACKER_VCC_NET
.sym 67271 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 67297 capture.data_rg2[2]
.sym 67336 capture.data_rg2[2]
.sym 67370 clk50mhz_$glb_clk
.sym 67371 rst$SB_IO_IN_$glb_sr
.sym 67380 capture_data[8]
.sym 67384 $PACKER_VCC_NET
.sym 67393 capture.data_rg2[2]
.sym 67504 orig_img_addr[5]
.sym 67506 clk$SB_IO_IN
.sym 67626 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 67630 cam_fb.ram.0.1.0_WCLKE
.sym 67646 capture.pclk_rg1
.sym 67755 cam_fb.ram.0.3.0_RCLKE
.sym 67806 capture.pclk_rg1
.sym 67835 capture.pclk_rg1
.sym 67862 clk50mhz_$glb_clk
.sym 67863 rst$SB_IO_IN_$glb_sr
.sym 67996 cam_fb.ram.0.0.0_WCLKE
.sym 67999 capture.vsync_3up
.sym 68122 capture_addr[2]
.sym 68124 capture.vsync_3up
.sym 68126 proc_fb.dina_SB_LUT4_O_1_I2
.sym 68129 capture_addr[3]
.sym 68131 capture_addr[6]
.sym 68242 capture_data[10]
.sym 68364 capture_data[11]
.sym 68646 clk50mhz
.sym 68670 clk50mhz
.sym 68838 orig_img_addr[2]
.sym 68839 orig_img_addr[9]
.sym 68840 orig_img_addr[9]
.sym 68841 orig_img_addr[2]
.sym 69121 cam_fb.ram.0.0.0_RCLKE
.sym 69122 cam_fb.ram.0.0.0_RCLKE
.sym 69624 orig_img_addr[2]
.sym 69632 capture_addr[9]
.sym 69634 cam_fb.ram.0.4.0_WCLKE
.sym 69736 capture_data[4]
.sym 69867 orig_img_addr[4]
.sym 69881 capture_addr[0]
.sym 69986 capture_data[6]
.sym 69987 capture_data[7]
.sym 70104 orig_img_addr[4]
.sym 70107 orig_img_addr[4]
.sym 70113 orig_img_addr[0]
.sym 70227 orig_img_addr[8]
.sym 70350 orig_img_addr[0]
.sym 70351 orig_img_addr[9]
.sym 70353 orig_img_addr[0]
.sym 70356 cam_fb.ram.0.2.0_WCLKE
.sym 70360 orig_img_addr[4]
.sym 70376 capture_addr[9]
.sym 70474 orig_img_addr[3]
.sym 70599 cam_fb.ram.0.2.0_WCLKE
.sym 70606 orig_img_addr[0]
.sym 70620 capture_addr[9]
.sym 70725 cam_fb.ram.0.1.0_WCLKE
.sym 70735 capture_data[3]
.sym 70838 proc_fb.dina_SB_LUT4_O_11_I2
.sym 70842 ov7670_d[2]
.sym 70862 cam_fb.ram.0.4.0_RDATA_3
.sym 70864 capture_addr[9]
.sym 70866 cam_fb.ram.0.4.0_WCLKE
.sym 70969 cam_fb.ram.0.0.0_RDATA_3_SB_LUT4_I0_O
.sym 70972 cam_fb.ram.0.0.0_RDATA_2_SB_LUT4_I0_O
.sym 70984 cam_fb.ram.0.1.0_RDATA_3_SB_LUT4_I0_O
.sym 71101 cam_fb.ram.0.4.0_RDATA_2
.sym 71102 capture_data[4]
.sym 71204 cam_fb.ram.0.1.0_RDATA_3_SB_LUT4_I0_O
.sym 71216 cam_fb.ram.0.3.0_RDATA
.sym 71220 cam_fb.ram.0.4.0_RCLKE
.sym 71224 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 71354 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 71465 capture_data[2]
.sym 71467 capture_data[3]
.sym 71580 orig_img_addr[4]
.sym 71586 orig_img_addr[2]
.sym 71587 capture_data[0]
.sym 71588 orig_img_addr[3]
.sym 71710 cam_fb.ram.2.4.0_RDATA
.sym 71711 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 71715 orig_img_addr[8]
.sym 71717 orig_img_addr[9]
.sym 71826 orig_img_addr[0]
.sym 71832 cam_fb.ram.2.0.0_RDATA
.sym 71839 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 71961 cam_fb.ram.0.0.0_RCLKE
.sym 72076 capture.pclk_rg1
.sym 72085 proc_fb.dina_SB_LUT4_O_2_I2
.sym 72326 proc_fb.dina_SB_LUT4_O_1_I3
.sym 72442 orig_img_addr[7]
.sym 72446 capture_addr[0]
.sym 72448 capture_addr[9]
.sym 72564 cam_fb.ram.0.2.0_RCLKE
.sym 72916 capture_addr[9]
.sym 73198 cam_fb.ram.0.4.0_WCLKE
.sym 73205 controller.i_regs.pr_ctrl_st[0]
.sym 73565 capture_addr[0]
.sym 73568 capture_addr[0]
.sym 73569 cam_fb.ram.0.4.0_WCLKE
.sym 73571 capture_data[7]
.sym 73576 capture_addr[9]
.sym 73580 capture_data[6]
.sym 73818 capture_addr[0]
.sym 74303 proc_fb.dina_SB_LUT4_O_6_I2
.sym 74310 capture_addr[9]
.sym 74315 capture_addr[0]
.sym 74428 capture_addr[9]
.sym 74434 orig_img_addr[2]
.sym 74441 cam_fb.ram.1.1.0_RDATA
.sym 74557 capture_addr[9]
.sym 74674 cam_fb.ram.0.4.0_WCLKE
.sym 74680 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 74684 capture_data[3]
.sym 74692 capture_addr[0]
.sym 74802 capture_addr[9]
.sym 74922 cam_fb.ram.0.3.0_WCLKE
.sym 74964 cam_fb.ram.0.0.0_RDATA_3_SB_LUT4_I0_O
.sym 74972 cam_fb.ram.0.4.0_RDATA_3
.sym 74974 cam_fb.ram.0.1.0_RDATA_3_SB_LUT4_I0_O
.sym 74976 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 75008 cam_fb.ram.0.0.0_RDATA_3_SB_LUT4_I0_O
.sym 75009 cam_fb.ram.0.1.0_RDATA_3_SB_LUT4_I0_O
.sym 75010 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 75011 cam_fb.ram.0.4.0_RDATA_3
.sym 75041 capture_addr[0]
.sym 75056 capture_addr[9]
.sym 75062 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 75163 capture.data_rg2[2]
.sym 75177 capture_data[3]
.sym 75179 cam_fb.ram.0.4.0_RDATA_1
.sym 75186 cam_fb.ram.0.2.0_RDATA_3
.sym 75187 cam_fb.ram.0.1.0_RDATA_3
.sym 75291 capture.data_rg1[2]
.sym 75296 cam_fb.ram.0.4.0_WCLKE
.sym 75298 cam_fb.ram.0.4.0_RDATA_3
.sym 75300 capture_addr[9]
.sym 75329 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 75344 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 75346 cam_fb.ram.0.2.0_RDATA_3
.sym 75347 cam_fb.ram.0.1.0_RDATA_3
.sym 75359 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 75360 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 75361 cam_fb.ram.0.2.0_RDATA_3
.sym 75362 cam_fb.ram.0.1.0_RDATA_3
.sym 75414 cam_fb.ram.0.2.0_RDATA_1
.sym 75664 capture_data[1]
.sym 75795 $PACKER_GND_NET
.sym 75903 capture_addr[9]
.sym 76031 capture.vsync_3up
.sym 76149 cam_fb.ram.0.4.0_WCLKE
.sym 76161 cam_fb.ram.0.2.0_WCLKE
.sym 76163 cam_fb.ram.0.3.0_WCLKE
.sym 76271 capture_data[9]
.sym 76295 $PACKER_GND_NET
.sym 76783 $PACKER_GND_NET
.sym 78011 cam_fb.ram.1.2.0_RDATA
.sym 78257 cam_fb.ram.1.3.0_RDATA
.sym 78261 $PACKER_VCC_NET
.sym 78271 $PACKER_VCC_NET
.sym 78518 $PACKER_VCC_NET
.sym 78637 capture_addr[0]
.sym 78749 cam_fb.ram.0.0.0_RDATA
.sym 78995 cam_fb.ram.0.3.0_WCLKE
.sym 79003 cam_fb.ram.0.0.0_RDATA_1_SB_LUT4_I0_O
.sym 79251 $PACKER_VCC_NET
.sym 79263 capture.data_rg2[2]
.sym 79279 capture.data_rg1[2]
.sym 79349 capture.data_rg1[2]
.sym 79354 clk50mhz_$glb_clk
.sym 79355 rst$SB_IO_IN_$glb_sr
.sym 79487 cam_fb.ram.0.2.0_RDATA
.sym 79498 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 79623 cam_fb.ram.0.2.0_RDATA_3
.sym 79878 capture.vsync_3up
.sym 79971 capture.vsync_rg3
.sym 79972 capture.vsync_3up
.sym 79973 capture.vsync_rg1
.sym 79977 capture.vsync_rg2
.sym 79979 cam_fb.ram.2.3.0_RDATA
.sym 80006 capture.vsync_3up
.sym 80103 proc_fb.dina_SB_LUT4_O_3_I2
.sym 80591 capture.href_rg1
.sym 80610 $PACKER_VCC_NET
.sym 80717 cam_fb.ram.2.2.0_RDATA
.sym 80876 $PACKER_GND_NET
.sym 80887 $PACKER_GND_NET
.sym 81746 $PACKER_VCC_NET
.sym 81969 $PACKER_VCC_NET
.sym 81990 $PACKER_VCC_NET
.sym 82457 proc_fb.dina_SB_LUT4_O_5_I2
.sym 82467 $PACKER_VCC_NET
.sym 82593 cam_fb.ram.0.2.0_RCLKE
.sym 82604 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 82830 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 82837 $PACKER_VCC_NET
.sym 82943 capture.data_rg1[2]
.sym 82954 $PACKER_VCC_NET
.sym 82961 capture_data[1]
.sym 83088 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 83206 cam_fb.ram.0.3.0_RDATA_2
.sym 83209 $PACKER_VCC_NET
.sym 83447 $PACKER_VCC_NET
.sym 83574 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 83576 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 83701 $PACKER_VCC_NET
.sym 83942 cam_fb.ram.0.1.0_WCLKE
.sym 84068 cam_fb.ram.0.3.0_RCLKE
.sym 84069 cam_fb.ram.0.2.0_RCLKE
.sym 84089 capture.vsync_rg3
.sym 84090 ov7670_vsync$SB_IO_IN
.sym 84107 capture.vsync_rg1
.sym 84119 capture.vsync_rg2
.sym 84123 capture.vsync_rg2
.sym 84128 capture.vsync_rg2
.sym 84129 capture.vsync_rg3
.sym 84130 ov7670_vsync$SB_IO_IN
.sym 84131 capture.vsync_rg1
.sym 84135 ov7670_vsync$SB_IO_IN
.sym 84160 capture.vsync_rg1
.sym 84169 clk50mhz_$glb_clk
.sym 84170 rst$SB_IO_IN_$glb_sr
.sym 84194 ov7670_vsync$SB_IO_IN
.sym 84429 capture_addr[2]
.sym 84432 proc_fb.dina_SB_LUT4_O_1_I2
.sym 84434 capture_addr[6]
.sym 84436 capture_addr[3]
.sym 84561 $PACKER_VCC_NET
.sym 84571 ov7670_href$SB_IO_IN
.sym 84731 ov7670_href$SB_IO_IN
.sym 84768 ov7670_href$SB_IO_IN
.sym 84784 clk50mhz_$glb_clk
.sym 84785 rst$SB_IO_IN_$glb_sr
.sym 84953 $PACKER_VCC_NET
.sym 84964 $PACKER_VCC_NET
.sym 85562 capture_addr[7]
.sym 85679 $PACKER_VCC_NET
.sym 85698 capture_addr[2]
.sym 85922 $PACKER_VCC_NET
.sym 85933 $PACKER_VCC_NET
.sym 85934 orig_img_addr[2]
.sym 85942 capture_addr[2]
.sym 86052 capture_data[4]
.sym 86172 orig_img_addr[4]
.sym 86191 capture_addr[9]
.sym 86293 capture_data[7]
.sym 86303 capture_data[6]
.sym 86307 orig_img_addr[2]
.sym 86418 orig_img_addr[0]
.sym 86434 capture_addr[2]
.sym 86535 proc_fb.dina_SB_LUT4_O_7_I2
.sym 86542 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 86559 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 86662 cam_fb.ram.0.2.0_WCLKE
.sym 86667 orig_img_addr[4]
.sym 86797 cam_fb.ram.0.3.0_WCLKE
.sym 86916 orig_img_addr[0]
.sym 86930 capture_addr[2]
.sym 87032 cam_fb.ram.0.1.0_WCLKE
.sym 87033 capture_addr[6]
.sym 87041 capture_addr[5]
.sym 87067 ov7670_d[2]
.sym 87105 ov7670_d[2]
.sym 87139 clk50mhz_$glb_clk
.sym 87140 rst$SB_IO_IN_$glb_sr
.sym 87166 capture.data_rg1[2]
.sym 87174 capture_addr[2]
.sym 87281 cam_fb.ram.0.0.0_RDATA_2_SB_LUT4_I0_O
.sym 87282 cam_fb.ram.0.0.0_RDATA_3_SB_LUT4_I0_O
.sym 87283 capture_addr[0]
.sym 87284 capture_addr[8]
.sym 87287 capture_addr[1]
.sym 87402 capture_data[4]
.sym 87408 cam_fb.ram.0.4.0_RDATA_2
.sym 87523 cam_fb.ram.0.3.0_RDATA
.sym 87530 cam_fb.ram.0.4.0_RCLKE
.sym 87531 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 87543 capture_data[1]
.sym 87768 capture_data[3]
.sym 87771 capture_data[11]
.sym 87772 capture_data[2]
.sym 87778 capture_data[10]
.sym 87894 capture_data[0]
.sym 87895 orig_img_addr[3]
.sym 87899 orig_img_addr[2]
.sym 87906 capture_addr[2]
.sym 88016 cam_fb.ram.0.4.0_RCLKE
.sym 88017 orig_img_addr[9]
.sym 88018 orig_img_addr[8]
.sym 88019 cam_fb.ram.2.4.0_RDATA
.sym 88021 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 88024 orig_img_addr[9]
.sym 88026 cam_fb.ram.0.2.0_WCLKE
.sym 88139 cam_fb.ram.2.0.0_RDATA
.sym 88146 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 88268 cam_fb.ram.0.0.0_RCLKE
.sym 88383 capture.pclk_rg1
.sym 88392 proc_fb.dina_SB_LUT4_O_2_I2
.sym 88509 capture_addr[6]
.sym 88514 capture_addr[7]
.sym 88632 proc_fb.dina_SB_LUT4_O_1_I3
.sym 88756 capture_addr[9]
.sym 88758 capture_addr[0]
.sym 88761 capture_data[11]
.sym 88763 capture_addr[1]
.sym 88995 ov7670_href$SB_IO_IN
.sym 89513 controller.i_regs.pr_ctrl_st[0]
.sym 89630 capture_addr[2]
.sym 89878 capture_data[7]
.sym 89880 capture_addr[2]
.sym 89882 cam_fb.ram.0.4.0_WCLKE
.sym 89884 capture_data[6]
.sym 89885 capture_data[7]
.sym 89887 capture_addr[9]
.sym 89888 capture_data[6]
.sym 90126 capture_addr[9]
.sym 90132 capture_addr[0]
.sym 90133 capture_addr[2]
.sym 90136 $PACKER_VCC_NET
.sym 90250 orig_img_addr[2]
.sym 90372 capture_addr[2]
.sym 90380 capture_data[5]
.sym 90500 orig_img_addr[5]
.sym 90502 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 90618 capture_addr[9]
.sym 90619 capture_addr[0]
.sym 90624 orig_img_addr[8]
.sym 90738 cam_fb.ram.0.3.0_WCLKE
.sym 90739 cam_fb.ram.1.1.0_RDATA
.sym 90742 orig_img_addr[2]
.sym 90748 orig_img_addr[1]
.sym 90863 capture_addr[2]
.sym 90865 capture_addr[9]
.sym 90988 capture_data[3]
.sym 90992 cam_fb.ram.0.0.0_WCLKE
.sym 91103 capture_addr[2]
.sym 91106 capture_addr[2]
.sym 91111 capture_addr[9]
.sym 91359 capture_addr[2]
.sym 91360 capture_addr[9]
.sym 91477 capture_data[1]
.sym 91485 capture_data[3]
.sym 91487 cam_fb.ram.0.4.0_RDATA_1
.sym 91601 capture_addr[9]
.sym 91603 capture_addr[2]
.sym 91607 cam_fb.ram.0.4.0_WCLKE
.sym 91610 cam_fb.ram.0.4.0_RDATA_3
.sym 91616 $PACKER_VCC_NET
.sym 91733 cam_fb.ram.0.2.0_RDATA_1
.sym 91849 capture_addr[2]
.sym 91861 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 91975 capture_data[1]
.sym 91976 cam_fb.ram.0.2.0_WCLKE
.sym 91978 orig_img_addr[7]
.sym 91979 orig_img_addr[6]
.sym 92108 $PACKER_VCC_NET
.sym 92220 capture_addr[9]
.sym 92223 orig_img_addr[0]
.sym 92224 orig_img_addr[1]
.sym 92349 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 92460 cam_fb.ram.0.3.0_WCLKE
.sym 92465 cam_fb.ram.0.2.0_WCLKE
.sym 92468 cam_fb.ram.0.0.0_WCLKE
.sym 92595 ov7670_sioc$SB_IO_OUT
.sym 92600 $PACKER_VCC_NET
.sym 92716 sdat_on
.sym 92961 cam_fb.ram.0.2.0_RCLKE
.sym 93083 ov7670_sioc$SB_IO_OUT
.sym 93608 capture_addr[6]
.sym 93831 orig_img_addr[6]
.sym 93852 capture_addr[6]
.sym 93972 cam_fb.ram.1.4.0_RDATA_1
.sym 94081 orig_img_addr[6]
.sym 94084 $PACKER_VCC_NET
.sym 94193 $PACKER_VCC_NET
.sym 94212 cam_fb.ram.1.0.0_RDATA_1
.sym 94329 orig_img_addr[6]
.sym 94337 cam_fb.ram.1.0.0_RDATA_2
.sym 94438 cam_fb.ram.1.0.0_RDATA_1_SB_LUT4_I0_O
.sym 94439 cam_fb.ram.1.0.0_RDATA_3_SB_LUT4_I0_O
.sym 94441 cam_fb.ram.1.2.0_RDATA_2
.sym 94458 cam_fb.ram.0.2.0_RCLKE
.sym 94463 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 94464 cam_fb.ram.1.4.0_RDATA_1
.sym 94557 proc_fb.dina_SB_LUT4_O_5_I2
.sym 94559 proc_fb.dina_SB_LUT4_O_6_I2
.sym 94560 cam_fb.ram.1.0.0_RDATA_2_SB_LUT4_I0_O
.sym 94561 cam_fb.ram.1.1.0_RDATA_1_SB_LUT4_I0_O
.sym 94562 cam_fb.ram.1.1.0_RDATA_2_SB_LUT4_I0_O
.sym 94563 cam_fb.ram.1.1.0_RDATA_3_SB_LUT4_I0_O
.sym 94564 proc_fb.dina_SB_LUT4_O_7_I2
.sym 94575 $PACKER_VCC_NET
.sym 94579 orig_img_addr[6]
.sym 94711 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 94820 orig_img_addr[6]
.sym 94822 $PACKER_VCC_NET
.sym 94928 cam_fb.ram.0.0.0_WCLKE
.sym 94948 capture_addr[0]
.sym 95053 $PACKER_VCC_NET
.sym 95067 orig_img_addr[6]
.sym 95082 $PACKER_VCC_NET
.sym 95172 cam_fb.ram.0.0.0_RDATA_3_SB_LUT4_I0_O
.sym 95175 cam_fb.ram.0.0.0_RDATA_1_SB_LUT4_I0_O
.sym 95298 cam_fb.ram.0.0.0_RDATA_2_SB_LUT4_I0_O
.sym 95310 cam_fb.ram.0.0.0_RDATA_1_SB_LUT4_I0_O
.sym 95328 capture_addr[6]
.sym 95428 ov7670_sioc$SB_IO_OUT
.sym 95443 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 95453 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 95559 $PACKER_VCC_NET
.sym 95790 capture_data[10]
.sym 95822 $PACKER_VCC_NET
.sym 95928 cam_fb.ram.0.2.0_RDATA_3
.sym 95936 orig_img_addr[1]
.sym 95940 cam_fb.ram.0.2.0_RCLKE
.sym 95942 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 95945 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 96035 cam_fb.ram.0.1.0_RCLKE
.sym 96040 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 96051 $PACKER_VCC_NET
.sym 96066 $PACKER_VCC_NET
.sym 96156 cam_fb.ram.2.1.0_RDATA_2_SB_LUT4_I0_O
.sym 96157 cam_fb.ram.2.0.0_RDATA_3_SB_LUT4_I0_O
.sym 96160 $PACKER_VCC_NET
.sym 96162 cam_fb.ram.2.1.0_RDATA_1_SB_LUT4_I0_O
.sym 96163 cam_fb.ram.2.1.0_RDATA_3_SB_LUT4_I0_O
.sym 96189 cam_fb.ram.2.1.0_RDATA_2_SB_LUT4_I0_O
.sym 96280 proc_fb.dina_SB_LUT4_O_3_I2
.sym 96283 capture_addr[6]
.sym 96298 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 96304 capture_addr[2]
.sym 96305 capture_addr[6]
.sym 96307 capture_addr[3]
.sym 96311 cam_fb.ram.2.1.0_RDATA_1_SB_LUT4_I0_O
.sym 96313 proc_fb.dina_SB_LUT4_O_1_I2
.sym 96314 $PACKER_VCC_NET
.sym 96405 proc_fb.dina_SB_LUT4_O_1_I2
.sym 96406 capture_addr[2]
.sym 96407 proc_fb.dina_SB_LUT4_O_2_I2
.sym 96408 capture_addr[3]
.sym 96427 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 96433 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 96435 cam_fb.ram.2.0.0_RDATA_2_SB_LUT4_I0_O
.sym 96543 $PACKER_VCC_NET
.sym 96652 cam_fb.ram.2.0.0_RDATA_2_SB_LUT4_I0_O
.sym 96653 $PACKER_VCC_NET
.sym 96655 proc_fb.dina_SB_LUT4_O_1_I3
.sym 96772 orig_img_addr[7]
.sym 96773 capture_addr[6]
.sym 96774 capture_addr[2]
.sym 96792 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 96799 capture_addr[2]
.sym 96802 $PACKER_VCC_NET
.sym 96804 capture_addr[6]
.sym 96806 capture_addr[3]
.sym 96895 capture_addr[3]
.sym 97035 $PACKER_VCC_NET
.sym 97210 ov7670_sioc$SB_IO_OUT
.sym 97554 orig_img_addr[9]
.sym 97556 $PACKER_VCC_NET
.sym 97775 cam_fb.ram.1.4.0_RDATA
.sym 97779 cam_fb.ram.1.4.0_RDATA_1
.sym 97784 capture_addr[6]
.sym 97798 orig_img_addr[3]
.sym 97800 cam_fb.ram.0.0.0_RCLKE
.sym 97806 $PACKER_VCC_NET
.sym 97898 cam_fb.ram.1.4.0_RDATA_2
.sym 97902 cam_fb.ram.1.4.0_RDATA_3
.sym 97909 cam_fb.ram.1.4.0_RDATA_1
.sym 97925 cam_fb.ram.1.4.0_RDATA_3
.sym 97927 capture_addr[7]
.sym 97929 capture_data[4]
.sym 97931 capture_addr[7]
.sym 98021 cam_fb.ram.1.0.0_RDATA
.sym 98025 cam_fb.ram.1.0.0_RDATA_1
.sym 98034 capture_addr[3]
.sym 98037 capture_addr[6]
.sym 98043 cam_fb.ram.1.4.0_RDATA_2
.sym 98048 orig_img_addr[9]
.sym 98053 orig_img_addr[4]
.sym 98144 cam_fb.ram.1.0.0_RDATA_2
.sym 98148 cam_fb.ram.1.0.0_RDATA_3
.sym 98155 cam_fb.ram.1.0.0_RDATA_1
.sym 98168 capture_addr[0]
.sym 98171 capture_addr[8]
.sym 98172 capture_data[7]
.sym 98174 capture_data[6]
.sym 98267 cam_fb.ram.1.2.0_RDATA
.sym 98271 cam_fb.ram.1.2.0_RDATA_1
.sym 98277 $PACKER_VCC_NET
.sym 98282 capture_addr[3]
.sym 98287 capture_addr[6]
.sym 98288 cam_fb.ram.1.0.0_RDATA_2
.sym 98293 orig_img_addr[0]
.sym 98294 orig_img_addr[3]
.sym 98297 cam_fb.ram.1.0.0_RDATA_3
.sym 98317 $PACKER_VCC_NET
.sym 98372 $PACKER_VCC_NET
.sym 98390 cam_fb.ram.1.2.0_RDATA_2
.sym 98394 cam_fb.ram.1.2.0_RDATA_3
.sym 98402 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 98408 cam_fb.ram.0.2.0_RCLKE
.sym 98415 capture_addr[6]
.sym 98417 capture_data[4]
.sym 98418 cam_fb.ram.1.4.0_RDATA_3
.sym 98419 capture_addr[7]
.sym 98420 cam_fb.ram.1.2.0_RDATA_1
.sym 98421 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 98513 cam_fb.ram.1.3.0_RDATA
.sym 98517 cam_fb.ram.1.3.0_RDATA_1
.sym 98529 capture_addr[3]
.sym 98540 cam_fb.ram.1.4.0_RDATA_2
.sym 98541 cam_fb.ram.0.2.0_WCLKE
.sym 98543 cam_fb.ram.1.2.0_RDATA_3
.sym 98544 orig_img_addr[9]
.sym 98553 cam_fb.ram.1.0.0_RDATA_1
.sym 98562 cam_fb.ram.1.2.0_RDATA_2
.sym 98568 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 98569 cam_fb.ram.1.0.0_RDATA_3
.sym 98574 cam_fb.ram.1.3.0_RDATA_1
.sym 98576 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 98581 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 98582 cam_fb.ram.1.3.0_RDATA_3
.sym 98609 cam_fb.ram.1.3.0_RDATA_1
.sym 98610 cam_fb.ram.1.0.0_RDATA_1
.sym 98611 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 98612 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 98615 cam_fb.ram.1.0.0_RDATA_3
.sym 98616 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 98617 cam_fb.ram.1.3.0_RDATA_3
.sym 98618 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 98629 cam_fb.ram.1.2.0_RDATA_2
.sym 98636 cam_fb.ram.1.3.0_RDATA_2
.sym 98640 cam_fb.ram.1.3.0_RDATA_3
.sym 98658 orig_img_addr[3]
.sym 98660 capture_addr[8]
.sym 98663 cam_fb.ram.1.1.0_RDATA_2
.sym 98665 capture_data[7]
.sym 98666 capture_data[6]
.sym 98675 cam_fb.ram.1.1.0_RDATA_1_SB_LUT4_I0_O
.sym 98676 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 98677 cam_fb.ram.1.4.0_RDATA_1
.sym 98678 cam_fb.ram.1.0.0_RDATA_2
.sym 98679 cam_fb.ram.1.1.0_RDATA_2
.sym 98680 cam_fb.ram.1.1.0_RDATA_2_SB_LUT4_I0_O
.sym 98682 cam_fb.ram.1.2.0_RDATA_2
.sym 98683 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 98684 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 98686 cam_fb.ram.1.0.0_RDATA_2_SB_LUT4_I0_O
.sym 98687 cam_fb.ram.1.0.0_RDATA_1_SB_LUT4_I0_O
.sym 98688 cam_fb.ram.1.0.0_RDATA_3_SB_LUT4_I0_O
.sym 98689 cam_fb.ram.1.1.0_RDATA_3_SB_LUT4_I0_O
.sym 98690 cam_fb.ram.1.4.0_RDATA_3
.sym 98692 cam_fb.ram.1.2.0_RDATA_1
.sym 98695 cam_fb.ram.1.1.0_RDATA_3
.sym 98697 cam_fb.ram.1.1.0_RDATA_1
.sym 98700 cam_fb.ram.1.4.0_RDATA_2
.sym 98701 cam_fb.ram.1.3.0_RDATA_2
.sym 98702 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 98703 cam_fb.ram.1.2.0_RDATA_3
.sym 98706 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 98708 cam_fb.ram.1.1.0_RDATA_1_SB_LUT4_I0_O
.sym 98709 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 98710 cam_fb.ram.1.4.0_RDATA_1
.sym 98711 cam_fb.ram.1.0.0_RDATA_1_SB_LUT4_I0_O
.sym 98720 cam_fb.ram.1.0.0_RDATA_2_SB_LUT4_I0_O
.sym 98721 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 98722 cam_fb.ram.1.4.0_RDATA_2
.sym 98723 cam_fb.ram.1.1.0_RDATA_2_SB_LUT4_I0_O
.sym 98726 cam_fb.ram.1.2.0_RDATA_2
.sym 98727 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 98728 cam_fb.ram.1.0.0_RDATA_2
.sym 98729 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 98732 cam_fb.ram.1.1.0_RDATA_1
.sym 98733 cam_fb.ram.1.2.0_RDATA_1
.sym 98734 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 98735 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 98738 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 98739 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 98740 cam_fb.ram.1.3.0_RDATA_2
.sym 98741 cam_fb.ram.1.1.0_RDATA_2
.sym 98744 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 98745 cam_fb.ram.1.2.0_RDATA_3
.sym 98746 cam_fb.ram.1.1.0_RDATA_3
.sym 98747 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 98750 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 98751 cam_fb.ram.1.0.0_RDATA_3_SB_LUT4_I0_O
.sym 98752 cam_fb.ram.1.1.0_RDATA_3_SB_LUT4_I0_O
.sym 98753 cam_fb.ram.1.4.0_RDATA_3
.sym 98759 cam_fb.ram.1.1.0_RDATA
.sym 98763 cam_fb.ram.1.1.0_RDATA_1
.sym 98769 $PACKER_VCC_NET
.sym 98773 capture_addr[3]
.sym 98779 cam_fb.ram.1.1.0_RDATA_1_SB_LUT4_I0_O
.sym 98781 cam_fb.ram.1.1.0_RDATA_3
.sym 98785 capture_data[4]
.sym 98786 orig_img_addr[3]
.sym 98791 cam_fb.ram.0.3.0_RCLKE
.sym 98882 cam_fb.ram.1.1.0_RDATA_2
.sym 98886 cam_fb.ram.1.1.0_RDATA_3
.sym 98906 capture_addr[7]
.sym 98912 capture_addr[5]
.sym 98914 capture_addr[6]
.sym 98915 cam_fb.ram.0.1.0_WCLKE
.sym 99005 cam_fb.ram.0.0.0_RDATA
.sym 99009 cam_fb.ram.0.0.0_RDATA_1
.sym 99015 capture_addr[3]
.sym 99016 $PACKER_VCC_NET
.sym 99032 cam_fb.ram.0.0.0_RDATA_1
.sym 99035 orig_img_addr[4]
.sym 99036 orig_img_addr[9]
.sym 99053 cam_fb.ram.0.0.0_WCLKE
.sym 99091 cam_fb.ram.0.0.0_WCLKE
.sym 99128 cam_fb.ram.0.0.0_RDATA_2
.sym 99132 cam_fb.ram.0.0.0_RDATA_3
.sym 99139 $PACKER_VCC_NET
.sym 99151 capture_addr[8]
.sym 99154 capture_addr[0]
.sym 99155 cam_fb.ram.0.0.0_RDATA_3_SB_LUT4_I0_O
.sym 99156 cam_fb.ram.0.2.0_RDATA_2
.sym 99157 cam_fb.ram.0.0.0_RCLKE
.sym 99158 capture_addr[1]
.sym 99160 capture_data[2]
.sym 99168 $PACKER_VCC_NET
.sym 99225 $PACKER_VCC_NET
.sym 99251 cam_fb.ram.0.3.0_RDATA
.sym 99255 cam_fb.ram.0.3.0_RDATA_1
.sym 99257 capture_addr[6]
.sym 99260 capture_addr[6]
.sym 99262 $PACKER_VCC_NET
.sym 99272 capture_data[1]
.sym 99273 cam_fb.ram.0.0.0_RDATA_2
.sym 99277 capture_data[4]
.sym 99279 capture_data[0]
.sym 99281 orig_img_addr[2]
.sym 99282 orig_img_addr[3]
.sym 99283 cam_fb.ram.0.3.0_RCLKE
.sym 99296 cam_fb.ram.0.0.0_RDATA_3
.sym 99301 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 99302 cam_fb.ram.0.0.0_RDATA_1
.sym 99312 cam_fb.ram.0.3.0_RDATA_1
.sym 99316 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 99320 cam_fb.ram.0.3.0_RDATA_3
.sym 99323 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 99324 cam_fb.ram.0.3.0_RDATA_3
.sym 99325 cam_fb.ram.0.0.0_RDATA_3
.sym 99326 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 99341 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 99342 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 99343 cam_fb.ram.0.0.0_RDATA_1
.sym 99344 cam_fb.ram.0.3.0_RDATA_1
.sym 99374 cam_fb.ram.0.3.0_RDATA_2
.sym 99378 cam_fb.ram.0.3.0_RDATA_3
.sym 99389 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 99396 cam_fb.ram.0.3.0_RDATA
.sym 99401 capture_addr[6]
.sym 99402 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 99403 cam_fb.ram.0.4.0_RCLKE
.sym 99404 capture_addr[5]
.sym 99405 orig_img_addr[9]
.sym 99406 orig_img_addr[8]
.sym 99407 capture_addr[7]
.sym 99428 cam_fb.ram.0.2.0_RDATA_2
.sym 99433 cam_fb.ram.0.0.0_RDATA_2
.sym 99434 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 99436 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 99464 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 99465 cam_fb.ram.0.0.0_RDATA_2
.sym 99466 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 99467 cam_fb.ram.0.2.0_RDATA_2
.sym 99497 cam_fb.ram.0.4.0_RDATA
.sym 99501 cam_fb.ram.0.4.0_RDATA_1
.sym 99517 $PACKER_VCC_NET
.sym 99518 cam_fb.ram.0.3.0_RDATA_2
.sym 99620 cam_fb.ram.0.4.0_RDATA_2
.sym 99624 cam_fb.ram.0.4.0_RDATA_3
.sym 99644 cam_fb.ram.0.0.0_RCLKE
.sym 99645 capture_addr[1]
.sym 99646 capture_addr[0]
.sym 99647 cam_fb.ram.0.2.0_RDATA_2
.sym 99649 capture_data[3]
.sym 99650 capture_addr[0]
.sym 99651 capture_data[2]
.sym 99652 capture_addr[8]
.sym 99653 capture_addr[8]
.sym 99743 cam_fb.ram.0.2.0_RDATA
.sym 99747 cam_fb.ram.0.2.0_RDATA_1
.sym 99754 $PACKER_VCC_NET
.sym 99757 capture_addr[6]
.sym 99765 cam_fb.ram.0.4.0_RDATA_2
.sym 99768 orig_img_addr[3]
.sym 99772 orig_img_addr[2]
.sym 99774 orig_img_addr[3]
.sym 99775 capture_data[0]
.sym 99866 cam_fb.ram.0.2.0_RDATA_2
.sym 99870 cam_fb.ram.0.2.0_RDATA_3
.sym 99878 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 99885 cam_fb.ram.0.2.0_RCLKE
.sym 99886 orig_img_addr[1]
.sym 99891 capture_addr[6]
.sym 99892 orig_img_addr[9]
.sym 99895 capture_addr[7]
.sym 99897 orig_img_addr[8]
.sym 99911 capture_data[10]
.sym 99959 capture_data[10]
.sym 99989 cam_fb.ram.2.1.0_RDATA
.sym 99993 cam_fb.ram.2.1.0_RDATA_1
.sym 100009 $PACKER_VCC_NET
.sym 100019 cam_fb.ram.2.2.0_RDATA_3
.sym 100112 cam_fb.ram.2.1.0_RDATA_2
.sym 100116 cam_fb.ram.2.1.0_RDATA_3
.sym 100134 capture_data[10]
.sym 100135 cam_fb.ram.0.0.0_RCLKE
.sym 100138 capture_data[8]
.sym 100139 capture_data[11]
.sym 100142 cam_fb.ram.2.1.0_RDATA_1
.sym 100144 capture_addr[8]
.sym 100145 capture_addr[0]
.sym 100151 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 100155 cam_fb.ram.0.1.0_RCLKE
.sym 100196 cam_fb.ram.0.1.0_RCLKE
.sym 100227 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 100235 cam_fb.ram.2.3.0_RDATA
.sym 100239 cam_fb.ram.2.3.0_RDATA_1
.sym 100245 capture_addr[2]
.sym 100250 capture_addr[6]
.sym 100252 capture_addr[3]
.sym 100253 cam_fb.ram.0.1.0_WCLKE
.sym 100257 cam_fb.ram.2.0.0_RDATA_3
.sym 100263 orig_img_addr[3]
.sym 100267 orig_img_addr[2]
.sym 100274 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 100275 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 100276 cam_fb.ram.2.1.0_RDATA_2
.sym 100280 cam_fb.ram.2.1.0_RDATA_3
.sym 100281 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 100283 cam_fb.ram.2.0.0_RDATA_3
.sym 100287 $PACKER_VCC_NET
.sym 100291 cam_fb.ram.2.2.0_RDATA_3
.sym 100292 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 100296 cam_fb.ram.2.3.0_RDATA_1
.sym 100300 cam_fb.ram.2.3.0_RDATA_2
.sym 100302 cam_fb.ram.2.1.0_RDATA_1
.sym 100304 cam_fb.ram.2.3.0_RDATA_3
.sym 100307 cam_fb.ram.2.1.0_RDATA_2
.sym 100308 cam_fb.ram.2.3.0_RDATA_2
.sym 100309 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 100310 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 100313 cam_fb.ram.2.3.0_RDATA_3
.sym 100314 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 100315 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 100316 cam_fb.ram.2.0.0_RDATA_3
.sym 100333 $PACKER_VCC_NET
.sym 100343 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 100344 cam_fb.ram.2.1.0_RDATA_1
.sym 100345 cam_fb.ram.2.3.0_RDATA_1
.sym 100346 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 100349 cam_fb.ram.2.2.0_RDATA_3
.sym 100350 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 100351 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 100352 cam_fb.ram.2.1.0_RDATA_3
.sym 100358 cam_fb.ram.2.3.0_RDATA_2
.sym 100362 cam_fb.ram.2.3.0_RDATA_3
.sym 100370 orig_img_addr[1]
.sym 100376 cam_fb.ram.0.3.0_RCLKE
.sym 100380 orig_img_addr[9]
.sym 100381 capture_addr[7]
.sym 100382 capture_addr[7]
.sym 100383 capture_data[9]
.sym 100384 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 100385 orig_img_addr[9]
.sym 100386 orig_img_addr[8]
.sym 100387 cam_fb.ram.0.4.0_RCLKE
.sym 100388 cam_fb.ram.2.4.0_RDATA
.sym 100390 capture_addr[6]
.sym 100391 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 100398 cam_fb.ram.2.0.0_RDATA_3_SB_LUT4_I0_O
.sym 100402 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 100412 cam_fb.ram.2.1.0_RDATA_3_SB_LUT4_I0_O
.sym 100417 cam_fb.ram.2.4.0_RDATA_3
.sym 100424 capture_addr[6]
.sym 100436 cam_fb.ram.2.0.0_RDATA_3_SB_LUT4_I0_O
.sym 100437 cam_fb.ram.2.1.0_RDATA_3_SB_LUT4_I0_O
.sym 100438 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 100439 cam_fb.ram.2.4.0_RDATA_3
.sym 100456 capture_addr[6]
.sym 100481 cam_fb.ram.2.4.0_RDATA
.sym 100485 cam_fb.ram.2.4.0_RDATA_1
.sym 100492 ov7670_vsync$SB_IO_IN
.sym 100501 $PACKER_VCC_NET
.sym 100503 cam_fb.ram.2.4.0_RDATA_3
.sym 100508 cam_fb.ram.2.0.0_RDATA
.sym 100511 cam_fb.ram.2.2.0_RDATA_3
.sym 100520 capture_addr[3]
.sym 100525 capture_addr[2]
.sym 100528 cam_fb.ram.2.1.0_RDATA_2_SB_LUT4_I0_O
.sym 100532 cam_fb.ram.2.1.0_RDATA_1_SB_LUT4_I0_O
.sym 100536 cam_fb.ram.2.0.0_RDATA_2_SB_LUT4_I0_O
.sym 100538 cam_fb.ram.2.4.0_RDATA_2
.sym 100542 cam_fb.ram.2.4.0_RDATA_1
.sym 100544 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 100551 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 100572 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 100573 cam_fb.ram.2.1.0_RDATA_1_SB_LUT4_I0_O
.sym 100574 cam_fb.ram.2.4.0_RDATA_1
.sym 100578 capture_addr[2]
.sym 100583 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 100584 cam_fb.ram.2.0.0_RDATA_2_SB_LUT4_I0_O
.sym 100585 cam_fb.ram.2.1.0_RDATA_2_SB_LUT4_I0_O
.sym 100586 cam_fb.ram.2.4.0_RDATA_2
.sym 100591 capture_addr[3]
.sym 100604 cam_fb.ram.2.4.0_RDATA_2
.sym 100608 cam_fb.ram.2.4.0_RDATA_3
.sym 100626 capture_data[11]
.sym 100628 capture_addr[8]
.sym 100629 capture_addr[9]
.sym 100630 capture_data[8]
.sym 100633 cam_fb.ram.0.0.0_RCLKE
.sym 100634 capture_addr[1]
.sym 100635 capture_data[8]
.sym 100637 capture_addr[0]
.sym 100727 cam_fb.ram.2.0.0_RDATA
.sym 100731 cam_fb.ram.2.0.0_RDATA_1
.sym 100738 capture_addr[3]
.sym 100742 capture_addr[2]
.sym 100745 capture_addr[6]
.sym 100749 cam_fb.ram.2.0.0_RDATA_3
.sym 100759 orig_img_addr[2]
.sym 100760 orig_img_addr[3]
.sym 100768 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 100774 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 100777 $PACKER_VCC_NET
.sym 100780 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 100784 cam_fb.ram.2.0.0_RDATA_2
.sym 100786 cam_fb.ram.2.2.0_RDATA_1
.sym 100791 cam_fb.ram.2.2.0_RDATA_2
.sym 100796 cam_fb.ram.2.0.0_RDATA_1
.sym 100823 cam_fb.ram.2.2.0_RDATA_2
.sym 100824 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 100825 cam_fb.ram.2.0.0_RDATA_2
.sym 100826 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 100830 $PACKER_VCC_NET
.sym 100841 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 100842 cam_fb.ram.2.2.0_RDATA_1
.sym 100843 cam_fb.ram.2.0.0_RDATA_1
.sym 100844 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 100850 cam_fb.ram.2.0.0_RDATA_2
.sym 100854 cam_fb.ram.2.0.0_RDATA_3
.sym 100872 cam_fb.ram.2.2.0_RDATA_1
.sym 100873 orig_img_addr[9]
.sym 100877 cam_fb.ram.2.2.0_RDATA_2
.sym 100879 capture_addr[7]
.sym 100880 capture_data[9]
.sym 100882 capture_addr[7]
.sym 100883 orig_img_addr[8]
.sym 100903 orig_img_addr[7]
.sym 100905 capture_addr[6]
.sym 100910 capture_addr[2]
.sym 100928 orig_img_addr[7]
.sym 100936 capture_addr[6]
.sym 100942 capture_addr[2]
.sym 100973 cam_fb.ram.2.2.0_RDATA
.sym 100977 cam_fb.ram.2.2.0_RDATA_1
.sym 100995 cam_fb.ram.2.2.0_RDATA_3
.sym 101019 capture_addr[3]
.sym 101053 capture_addr[3]
.sym 101096 cam_fb.ram.2.2.0_RDATA_2
.sym 101100 cam_fb.ram.2.2.0_RDATA_3
.sym 101121 capture_addr[9]
.sym 101123 capture_addr[8]
.sym 101124 capture_addr[0]
.sym 101126 capture_addr[1]
.sym 101225 $PACKER_VCC_NET
.sym 101227 capture_addr[3]
.sym 101229 capture_data[8]
.sym 101232 capture_addr[2]
.sym 101235 capture_addr[6]
.sym 101445 orig_img_addr[9]
.sym 101595 orig_img_addr[2]
.sym 101596 cam_fb.ram.0.4.0_RCLKE
.sym 101674 cam_fb.ram.1.4.0_RDATA
.sym 101685 cam_fb.ram.0.0.0_RCLKE
.sym 101689 cam_fb.ram.0.4.0_WCLKE
.sym 101693 capture_data[7]
.sym 101695 capture_data[5]
.sym 101696 orig_img_addr[1]
.sym 101697 capture_data[6]
.sym 101698 orig_img_addr[7]
.sym 101775 capture_addr[4]
.sym 101779 capture_addr[7]
.sym 101790 orig_img_addr[5]
.sym 101798 orig_img_addr[5]
.sym 101805 orig_img_addr[5]
.sym 101807 orig_img_addr[9]
.sym 101808 orig_img_addr[4]
.sym 101809 $PACKER_VCC_NET
.sym 101813 orig_img_addr[0]
.sym 101821 orig_img_addr[3]
.sym 101823 cam_fb.ram.0.4.0_RCLKE
.sym 101824 orig_img_addr[2]
.sym 101829 orig_img_addr[6]
.sym 101831 capture_data[7]
.sym 101833 orig_img_addr[8]
.sym 101834 orig_img_addr[1]
.sym 101835 capture_data[6]
.sym 101836 orig_img_addr[7]
.sym 101837 orig_img_addr[1]
.sym 101853 orig_img_addr[0]
.sym 101854 orig_img_addr[1]
.sym 101856 orig_img_addr[2]
.sym 101857 orig_img_addr[3]
.sym 101858 orig_img_addr[4]
.sym 101859 orig_img_addr[5]
.sym 101860 orig_img_addr[6]
.sym 101861 orig_img_addr[7]
.sym 101862 orig_img_addr[8]
.sym 101863 orig_img_addr[9]
.sym 101864 clk50mhz_$glb_clk
.sym 101865 cam_fb.ram.0.4.0_RCLKE
.sym 101866 $PACKER_VCC_NET
.sym 101870 capture_data[7]
.sym 101874 capture_data[6]
.sym 101878 cam_fb.ram.1.0.0_RDATA
.sym 101882 orig_img_addr[4]
.sym 101889 orig_img_addr[0]
.sym 101893 orig_img_addr[7]
.sym 101899 orig_img_addr[8]
.sym 101900 capture_addr[5]
.sym 101902 capture_addr[1]
.sym 101908 capture_addr[6]
.sym 101912 capture_addr[8]
.sym 101913 capture_addr[3]
.sym 101914 capture_addr[0]
.sym 101918 cam_fb.ram.0.4.0_WCLKE
.sym 101920 $PACKER_VCC_NET
.sym 101923 capture_addr[5]
.sym 101924 capture_data[5]
.sym 101925 capture_addr[1]
.sym 101928 capture_addr[4]
.sym 101929 capture_addr[7]
.sym 101931 capture_data[4]
.sym 101936 capture_addr[9]
.sym 101937 capture_addr[2]
.sym 101955 capture_addr[0]
.sym 101956 capture_addr[1]
.sym 101958 capture_addr[2]
.sym 101959 capture_addr[3]
.sym 101960 capture_addr[4]
.sym 101961 capture_addr[5]
.sym 101962 capture_addr[6]
.sym 101963 capture_addr[7]
.sym 101964 capture_addr[8]
.sym 101965 capture_addr[9]
.sym 101966 clk50mhz_$glb_clk
.sym 101967 cam_fb.ram.0.4.0_WCLKE
.sym 101969 capture_data[4]
.sym 101973 capture_data[5]
.sym 101976 $PACKER_VCC_NET
.sym 101983 capture_addr[8]
.sym 101992 capture_addr[0]
.sym 102009 orig_img_addr[1]
.sym 102011 cam_fb.ram.0.0.0_RCLKE
.sym 102012 orig_img_addr[0]
.sym 102014 orig_img_addr[2]
.sym 102018 orig_img_addr[3]
.sym 102025 orig_img_addr[5]
.sym 102028 orig_img_addr[4]
.sym 102029 orig_img_addr[9]
.sym 102031 orig_img_addr[7]
.sym 102032 capture_data[6]
.sym 102035 orig_img_addr[6]
.sym 102037 orig_img_addr[8]
.sym 102038 $PACKER_VCC_NET
.sym 102039 capture_data[7]
.sym 102057 orig_img_addr[0]
.sym 102058 orig_img_addr[1]
.sym 102060 orig_img_addr[2]
.sym 102061 orig_img_addr[3]
.sym 102062 orig_img_addr[4]
.sym 102063 orig_img_addr[5]
.sym 102064 orig_img_addr[6]
.sym 102065 orig_img_addr[7]
.sym 102066 orig_img_addr[8]
.sym 102067 orig_img_addr[9]
.sym 102068 clk50mhz_$glb_clk
.sym 102069 cam_fb.ram.0.0.0_RCLKE
.sym 102070 $PACKER_VCC_NET
.sym 102074 capture_data[7]
.sym 102078 capture_data[6]
.sym 102086 orig_img_addr[0]
.sym 102090 orig_img_addr[2]
.sym 102094 orig_img_addr[3]
.sym 102097 capture_data[5]
.sym 102098 capture_data[6]
.sym 102099 orig_img_addr[1]
.sym 102100 orig_img_addr[7]
.sym 102101 orig_img_addr[7]
.sym 102103 capture_data[5]
.sym 102104 capture_addr[1]
.sym 102105 capture_data[7]
.sym 102112 capture_data[4]
.sym 102113 capture_addr[7]
.sym 102114 capture_data[5]
.sym 102116 capture_addr[6]
.sym 102117 capture_addr[3]
.sym 102124 $PACKER_VCC_NET
.sym 102127 capture_addr[5]
.sym 102128 capture_addr[4]
.sym 102129 capture_addr[1]
.sym 102132 capture_addr[2]
.sym 102133 capture_addr[9]
.sym 102137 capture_addr[0]
.sym 102138 cam_fb.ram.0.0.0_WCLKE
.sym 102139 capture_addr[8]
.sym 102159 capture_addr[0]
.sym 102160 capture_addr[1]
.sym 102162 capture_addr[2]
.sym 102163 capture_addr[3]
.sym 102164 capture_addr[4]
.sym 102165 capture_addr[5]
.sym 102166 capture_addr[6]
.sym 102167 capture_addr[7]
.sym 102168 capture_addr[8]
.sym 102169 capture_addr[9]
.sym 102170 clk50mhz_$glb_clk
.sym 102171 cam_fb.ram.0.0.0_WCLKE
.sym 102173 capture_data[4]
.sym 102177 capture_data[5]
.sym 102180 $PACKER_VCC_NET
.sym 102195 capture_data[4]
.sym 102198 orig_img_addr[5]
.sym 102204 cam_fb.ram.0.0.0_WCLKE
.sym 102213 orig_img_addr[5]
.sym 102216 orig_img_addr[4]
.sym 102217 $PACKER_VCC_NET
.sym 102222 orig_img_addr[9]
.sym 102223 capture_data[7]
.sym 102224 cam_fb.ram.0.2.0_RCLKE
.sym 102225 capture_data[6]
.sym 102233 orig_img_addr[3]
.sym 102234 orig_img_addr[0]
.sym 102235 orig_img_addr[1]
.sym 102236 orig_img_addr[2]
.sym 102238 orig_img_addr[7]
.sym 102239 orig_img_addr[8]
.sym 102241 orig_img_addr[6]
.sym 102261 orig_img_addr[0]
.sym 102262 orig_img_addr[1]
.sym 102264 orig_img_addr[2]
.sym 102265 orig_img_addr[3]
.sym 102266 orig_img_addr[4]
.sym 102267 orig_img_addr[5]
.sym 102268 orig_img_addr[6]
.sym 102269 orig_img_addr[7]
.sym 102270 orig_img_addr[8]
.sym 102271 orig_img_addr[9]
.sym 102272 clk50mhz_$glb_clk
.sym 102273 cam_fb.ram.0.2.0_RCLKE
.sym 102274 $PACKER_VCC_NET
.sym 102278 capture_data[7]
.sym 102282 capture_data[6]
.sym 102286 cam_fb.ram.0.4.0_RDATA
.sym 102288 orig_img_addr[9]
.sym 102290 orig_img_addr[4]
.sym 102299 orig_img_addr[8]
.sym 102300 orig_img_addr[7]
.sym 102301 orig_img_addr[1]
.sym 102304 capture_addr[5]
.sym 102305 orig_img_addr[8]
.sym 102309 capture_addr[9]
.sym 102315 capture_addr[9]
.sym 102318 capture_addr[0]
.sym 102319 capture_addr[5]
.sym 102323 capture_addr[8]
.sym 102324 capture_addr[3]
.sym 102327 capture_data[5]
.sym 102331 capture_addr[1]
.sym 102333 cam_fb.ram.0.2.0_WCLKE
.sym 102336 capture_addr[4]
.sym 102337 capture_addr[7]
.sym 102341 capture_addr[6]
.sym 102343 capture_data[4]
.sym 102344 $PACKER_VCC_NET
.sym 102345 capture_addr[2]
.sym 102363 capture_addr[0]
.sym 102364 capture_addr[1]
.sym 102366 capture_addr[2]
.sym 102367 capture_addr[3]
.sym 102368 capture_addr[4]
.sym 102369 capture_addr[5]
.sym 102370 capture_addr[6]
.sym 102371 capture_addr[7]
.sym 102372 capture_addr[8]
.sym 102373 capture_addr[9]
.sym 102374 clk50mhz_$glb_clk
.sym 102375 cam_fb.ram.0.2.0_WCLKE
.sym 102377 capture_data[4]
.sym 102381 capture_data[5]
.sym 102384 $PACKER_VCC_NET
.sym 102399 capture_addr[8]
.sym 102404 orig_img_addr[2]
.sym 102408 cam_fb.ram.0.3.0_WCLKE
.sym 102419 orig_img_addr[5]
.sym 102422 orig_img_addr[0]
.sym 102425 orig_img_addr[4]
.sym 102426 orig_img_addr[3]
.sym 102427 orig_img_addr[2]
.sym 102428 cam_fb.ram.0.3.0_RCLKE
.sym 102433 orig_img_addr[9]
.sym 102436 capture_data[7]
.sym 102437 $PACKER_VCC_NET
.sym 102439 orig_img_addr[1]
.sym 102441 orig_img_addr[6]
.sym 102443 orig_img_addr[8]
.sym 102445 capture_data[6]
.sym 102448 orig_img_addr[7]
.sym 102454 orig_img_addr[8]
.sym 102456 orig_img_addr[7]
.sym 102465 orig_img_addr[0]
.sym 102466 orig_img_addr[1]
.sym 102468 orig_img_addr[2]
.sym 102469 orig_img_addr[3]
.sym 102470 orig_img_addr[4]
.sym 102471 orig_img_addr[5]
.sym 102472 orig_img_addr[6]
.sym 102473 orig_img_addr[7]
.sym 102474 orig_img_addr[8]
.sym 102475 orig_img_addr[9]
.sym 102476 clk50mhz_$glb_clk
.sym 102477 cam_fb.ram.0.3.0_RCLKE
.sym 102478 $PACKER_VCC_NET
.sym 102482 capture_data[7]
.sym 102486 capture_data[6]
.sym 102494 cam_fb.ram.0.3.0_RCLKE
.sym 102502 orig_img_addr[3]
.sym 102506 capture_data[5]
.sym 102508 capture_addr[1]
.sym 102511 capture_data[5]
.sym 102513 orig_img_addr[7]
.sym 102514 capture_addr[2]
.sym 102520 capture_addr[2]
.sym 102521 capture_addr[5]
.sym 102522 capture_addr[6]
.sym 102523 capture_addr[1]
.sym 102529 capture_data[5]
.sym 102530 capture_addr[7]
.sym 102531 capture_data[4]
.sym 102532 $PACKER_VCC_NET
.sym 102534 capture_addr[3]
.sym 102536 capture_addr[4]
.sym 102538 capture_addr[8]
.sym 102541 capture_addr[9]
.sym 102542 capture_addr[0]
.sym 102546 cam_fb.ram.0.3.0_WCLKE
.sym 102567 capture_addr[0]
.sym 102568 capture_addr[1]
.sym 102570 capture_addr[2]
.sym 102571 capture_addr[3]
.sym 102572 capture_addr[4]
.sym 102573 capture_addr[5]
.sym 102574 capture_addr[6]
.sym 102575 capture_addr[7]
.sym 102576 capture_addr[8]
.sym 102577 capture_addr[9]
.sym 102578 clk50mhz_$glb_clk
.sym 102579 cam_fb.ram.0.3.0_WCLKE
.sym 102581 capture_data[4]
.sym 102585 capture_data[5]
.sym 102588 $PACKER_VCC_NET
.sym 102596 capture_addr[6]
.sym 102597 capture_addr[5]
.sym 102598 capture_addr[7]
.sym 102612 cam_fb.ram.0.0.0_WCLKE
.sym 102615 orig_img_addr[5]
.sym 102616 orig_img_addr[5]
.sym 102621 orig_img_addr[5]
.sym 102624 capture_data[7]
.sym 102625 orig_img_addr[3]
.sym 102626 orig_img_addr[8]
.sym 102627 orig_img_addr[1]
.sym 102628 orig_img_addr[4]
.sym 102629 orig_img_addr[0]
.sym 102630 orig_img_addr[9]
.sym 102633 capture_data[6]
.sym 102636 orig_img_addr[7]
.sym 102639 cam_fb.ram.0.1.0_RCLKE
.sym 102640 orig_img_addr[6]
.sym 102644 orig_img_addr[2]
.sym 102650 $PACKER_VCC_NET
.sym 102655 cam_fb.ram.0.1.0_RCLKE
.sym 102669 orig_img_addr[0]
.sym 102670 orig_img_addr[1]
.sym 102672 orig_img_addr[2]
.sym 102673 orig_img_addr[3]
.sym 102674 orig_img_addr[4]
.sym 102675 orig_img_addr[5]
.sym 102676 orig_img_addr[6]
.sym 102677 orig_img_addr[7]
.sym 102678 orig_img_addr[8]
.sym 102679 orig_img_addr[9]
.sym 102680 clk50mhz_$glb_clk
.sym 102681 cam_fb.ram.0.1.0_RCLKE
.sym 102682 $PACKER_VCC_NET
.sym 102686 capture_data[7]
.sym 102690 capture_data[6]
.sym 102694 cam_fb.ram.2.1.0_RDATA
.sym 102704 orig_img_addr[4]
.sym 102705 orig_img_addr[9]
.sym 102707 orig_img_addr[7]
.sym 102710 capture_addr[1]
.sym 102711 orig_img_addr[8]
.sym 102715 orig_img_addr[7]
.sym 102725 capture_addr[1]
.sym 102727 $PACKER_VCC_NET
.sym 102728 capture_addr[8]
.sym 102731 capture_data[4]
.sym 102736 capture_addr[3]
.sym 102740 capture_data[5]
.sym 102741 cam_fb.ram.0.1.0_WCLKE
.sym 102742 capture_addr[6]
.sym 102744 capture_addr[4]
.sym 102746 capture_addr[2]
.sym 102747 capture_addr[0]
.sym 102748 capture_addr[5]
.sym 102750 capture_addr[7]
.sym 102754 capture_addr[9]
.sym 102771 capture_addr[0]
.sym 102772 capture_addr[1]
.sym 102774 capture_addr[2]
.sym 102775 capture_addr[3]
.sym 102776 capture_addr[4]
.sym 102777 capture_addr[5]
.sym 102778 capture_addr[6]
.sym 102779 capture_addr[7]
.sym 102780 capture_addr[8]
.sym 102781 capture_addr[9]
.sym 102782 clk50mhz_$glb_clk
.sym 102783 cam_fb.ram.0.1.0_WCLKE
.sym 102785 capture_data[4]
.sym 102789 capture_data[5]
.sym 102792 $PACKER_VCC_NET
.sym 102804 capture_addr[8]
.sym 102807 orig_img_addr[3]
.sym 102809 orig_img_addr[1]
.sym 102819 orig_img_addr[0]
.sym 102825 orig_img_addr[3]
.sym 102826 orig_img_addr[2]
.sym 102829 $PACKER_VCC_NET
.sym 102832 orig_img_addr[0]
.sym 102834 orig_img_addr[1]
.sym 102841 orig_img_addr[9]
.sym 102842 orig_img_addr[4]
.sym 102843 orig_img_addr[5]
.sym 102845 orig_img_addr[7]
.sym 102848 capture_data[3]
.sym 102849 orig_img_addr[8]
.sym 102852 cam_fb.ram.0.0.0_RCLKE
.sym 102853 orig_img_addr[6]
.sym 102855 capture_data[2]
.sym 102860 orig_img_addr[7]
.sym 102873 orig_img_addr[0]
.sym 102874 orig_img_addr[1]
.sym 102876 orig_img_addr[2]
.sym 102877 orig_img_addr[3]
.sym 102878 orig_img_addr[4]
.sym 102879 orig_img_addr[5]
.sym 102880 orig_img_addr[6]
.sym 102881 orig_img_addr[7]
.sym 102882 orig_img_addr[8]
.sym 102883 orig_img_addr[9]
.sym 102884 clk50mhz_$glb_clk
.sym 102885 cam_fb.ram.0.0.0_RCLKE
.sym 102886 $PACKER_VCC_NET
.sym 102890 capture_data[3]
.sym 102894 capture_data[2]
.sym 102902 cam_fb.ram.0.3.0_RCLKE
.sym 102908 orig_img_addr[0]
.sym 102909 orig_img_addr[3]
.sym 102910 orig_img_addr[2]
.sym 102928 capture_addr[4]
.sym 102930 capture_addr[6]
.sym 102931 $PACKER_VCC_NET
.sym 102934 capture_addr[2]
.sym 102939 capture_data[1]
.sym 102940 capture_addr[7]
.sym 102942 capture_addr[5]
.sym 102945 cam_fb.ram.0.0.0_WCLKE
.sym 102948 capture_addr[0]
.sym 102949 capture_addr[3]
.sym 102951 capture_addr[8]
.sym 102952 capture_addr[1]
.sym 102953 capture_data[0]
.sym 102958 capture_addr[9]
.sym 102961 cam_fb.ram.0.3.0_WCLKE
.sym 102975 capture_addr[0]
.sym 102976 capture_addr[1]
.sym 102978 capture_addr[2]
.sym 102979 capture_addr[3]
.sym 102980 capture_addr[4]
.sym 102981 capture_addr[5]
.sym 102982 capture_addr[6]
.sym 102983 capture_addr[7]
.sym 102984 capture_addr[8]
.sym 102985 capture_addr[9]
.sym 102986 clk50mhz_$glb_clk
.sym 102987 cam_fb.ram.0.0.0_WCLKE
.sym 102989 capture_data[0]
.sym 102993 capture_data[1]
.sym 102996 $PACKER_VCC_NET
.sym 102998 capture_addr[4]
.sym 102999 capture_addr[4]
.sym 103003 capture_addr[7]
.sym 103013 capture_data[3]
.sym 103014 orig_img_addr[6]
.sym 103015 capture_addr[3]
.sym 103016 orig_img_addr[4]
.sym 103017 orig_img_addr[6]
.sym 103019 capture_data[1]
.sym 103023 orig_img_addr[5]
.sym 103024 orig_img_addr[5]
.sym 103029 orig_img_addr[5]
.sym 103030 capture_data[3]
.sym 103032 orig_img_addr[4]
.sym 103034 orig_img_addr[6]
.sym 103038 orig_img_addr[1]
.sym 103040 orig_img_addr[7]
.sym 103043 capture_data[2]
.sym 103045 orig_img_addr[3]
.sym 103046 orig_img_addr[2]
.sym 103048 orig_img_addr[0]
.sym 103049 $PACKER_VCC_NET
.sym 103056 cam_fb.ram.0.3.0_RCLKE
.sym 103058 orig_img_addr[9]
.sym 103059 orig_img_addr[8]
.sym 103061 orig_img_addr[1]
.sym 103077 orig_img_addr[0]
.sym 103078 orig_img_addr[1]
.sym 103080 orig_img_addr[2]
.sym 103081 orig_img_addr[3]
.sym 103082 orig_img_addr[4]
.sym 103083 orig_img_addr[5]
.sym 103084 orig_img_addr[6]
.sym 103085 orig_img_addr[7]
.sym 103086 orig_img_addr[8]
.sym 103087 orig_img_addr[9]
.sym 103088 clk50mhz_$glb_clk
.sym 103089 cam_fb.ram.0.3.0_RCLKE
.sym 103090 $PACKER_VCC_NET
.sym 103094 capture_data[3]
.sym 103098 capture_data[2]
.sym 103106 orig_img_addr[4]
.sym 103119 orig_img_addr[7]
.sym 103124 capture_addr[5]
.sym 103133 cam_fb.ram.0.3.0_WCLKE
.sym 103136 capture_addr[8]
.sym 103138 capture_addr[0]
.sym 103141 capture_data[0]
.sym 103144 $PACKER_VCC_NET
.sym 103146 capture_addr[1]
.sym 103147 capture_addr[9]
.sym 103148 capture_addr[2]
.sym 103149 capture_addr[7]
.sym 103152 capture_addr[4]
.sym 103153 capture_addr[3]
.sym 103156 capture_addr[5]
.sym 103157 capture_data[1]
.sym 103159 capture_addr[6]
.sym 103164 capture_addr[3]
.sym 103179 capture_addr[0]
.sym 103180 capture_addr[1]
.sym 103182 capture_addr[2]
.sym 103183 capture_addr[3]
.sym 103184 capture_addr[4]
.sym 103185 capture_addr[5]
.sym 103186 capture_addr[6]
.sym 103187 capture_addr[7]
.sym 103188 capture_addr[8]
.sym 103189 capture_addr[9]
.sym 103190 clk50mhz_$glb_clk
.sym 103191 cam_fb.ram.0.3.0_WCLKE
.sym 103193 capture_data[0]
.sym 103197 capture_data[1]
.sym 103200 $PACKER_VCC_NET
.sym 103207 capture_addr[8]
.sym 103216 capture_addr[0]
.sym 103222 orig_img_addr[0]
.sym 103233 orig_img_addr[1]
.sym 103234 orig_img_addr[2]
.sym 103236 orig_img_addr[0]
.sym 103241 orig_img_addr[6]
.sym 103242 orig_img_addr[3]
.sym 103243 orig_img_addr[4]
.sym 103244 cam_fb.ram.0.4.0_RCLKE
.sym 103246 orig_img_addr[9]
.sym 103247 orig_img_addr[8]
.sym 103251 orig_img_addr[5]
.sym 103253 $PACKER_VCC_NET
.sym 103254 capture_data[2]
.sym 103255 orig_img_addr[7]
.sym 103259 capture_data[3]
.sym 103281 orig_img_addr[0]
.sym 103282 orig_img_addr[1]
.sym 103284 orig_img_addr[2]
.sym 103285 orig_img_addr[3]
.sym 103286 orig_img_addr[4]
.sym 103287 orig_img_addr[5]
.sym 103288 orig_img_addr[6]
.sym 103289 orig_img_addr[7]
.sym 103290 orig_img_addr[8]
.sym 103291 orig_img_addr[9]
.sym 103292 clk50mhz_$glb_clk
.sym 103293 cam_fb.ram.0.4.0_RCLKE
.sym 103294 $PACKER_VCC_NET
.sym 103298 capture_data[3]
.sym 103302 capture_data[2]
.sym 103308 orig_img_addr[3]
.sym 103310 orig_img_addr[0]
.sym 103321 orig_img_addr[7]
.sym 103328 capture_addr[1]
.sym 103337 capture_addr[7]
.sym 103339 $PACKER_VCC_NET
.sym 103342 capture_addr[6]
.sym 103344 capture_addr[3]
.sym 103351 capture_addr[5]
.sym 103352 capture_addr[4]
.sym 103353 capture_addr[1]
.sym 103354 capture_addr[8]
.sym 103356 capture_addr[0]
.sym 103358 capture_addr[2]
.sym 103359 capture_data[1]
.sym 103362 cam_fb.ram.0.4.0_WCLKE
.sym 103365 capture_data[0]
.sym 103366 capture_addr[9]
.sym 103383 capture_addr[0]
.sym 103384 capture_addr[1]
.sym 103386 capture_addr[2]
.sym 103387 capture_addr[3]
.sym 103388 capture_addr[4]
.sym 103389 capture_addr[5]
.sym 103390 capture_addr[6]
.sym 103391 capture_addr[7]
.sym 103392 capture_addr[8]
.sym 103393 capture_addr[9]
.sym 103394 clk50mhz_$glb_clk
.sym 103395 cam_fb.ram.0.4.0_WCLKE
.sym 103397 capture_data[0]
.sym 103401 capture_data[1]
.sym 103404 $PACKER_VCC_NET
.sym 103423 orig_img_addr[5]
.sym 103425 capture_data[1]
.sym 103426 capture_addr[3]
.sym 103428 cam_fb.ram.0.2.0_WCLKE
.sym 103429 orig_img_addr[6]
.sym 103431 orig_img_addr[4]
.sym 103432 orig_img_addr[5]
.sym 103439 cam_fb.ram.0.2.0_RCLKE
.sym 103440 capture_data[3]
.sym 103441 $PACKER_VCC_NET
.sym 103442 capture_data[2]
.sym 103448 orig_img_addr[5]
.sym 103449 orig_img_addr[0]
.sym 103450 orig_img_addr[1]
.sym 103453 orig_img_addr[9]
.sym 103454 orig_img_addr[6]
.sym 103455 orig_img_addr[3]
.sym 103456 orig_img_addr[4]
.sym 103458 orig_img_addr[8]
.sym 103459 orig_img_addr[7]
.sym 103467 orig_img_addr[2]
.sym 103485 orig_img_addr[0]
.sym 103486 orig_img_addr[1]
.sym 103488 orig_img_addr[2]
.sym 103489 orig_img_addr[3]
.sym 103490 orig_img_addr[4]
.sym 103491 orig_img_addr[5]
.sym 103492 orig_img_addr[6]
.sym 103493 orig_img_addr[7]
.sym 103494 orig_img_addr[8]
.sym 103495 orig_img_addr[9]
.sym 103496 clk50mhz_$glb_clk
.sym 103497 cam_fb.ram.0.2.0_RCLKE
.sym 103498 $PACKER_VCC_NET
.sym 103502 capture_data[3]
.sym 103506 capture_data[2]
.sym 103525 orig_img_addr[1]
.sym 103528 capture_addr[5]
.sym 103540 capture_addr[0]
.sym 103543 capture_addr[5]
.sym 103549 capture_addr[8]
.sym 103552 $PACKER_VCC_NET
.sym 103553 capture_data[0]
.sym 103555 capture_addr[1]
.sym 103560 capture_addr[4]
.sym 103561 capture_addr[7]
.sym 103562 capture_addr[2]
.sym 103563 capture_data[1]
.sym 103564 capture_addr[3]
.sym 103565 capture_addr[6]
.sym 103566 cam_fb.ram.0.2.0_WCLKE
.sym 103570 capture_addr[9]
.sym 103587 capture_addr[0]
.sym 103588 capture_addr[1]
.sym 103590 capture_addr[2]
.sym 103591 capture_addr[3]
.sym 103592 capture_addr[4]
.sym 103593 capture_addr[5]
.sym 103594 capture_addr[6]
.sym 103595 capture_addr[7]
.sym 103596 capture_addr[8]
.sym 103597 capture_addr[9]
.sym 103598 clk50mhz_$glb_clk
.sym 103599 cam_fb.ram.0.2.0_WCLKE
.sym 103601 capture_data[0]
.sym 103605 capture_data[1]
.sym 103608 $PACKER_VCC_NET
.sym 103611 capture_data[10]
.sym 103616 capture_data[8]
.sym 103625 orig_img_addr[0]
.sym 103634 capture_addr[9]
.sym 103636 capture_addr[9]
.sym 103641 orig_img_addr[9]
.sym 103642 orig_img_addr[0]
.sym 103643 orig_img_addr[5]
.sym 103646 orig_img_addr[8]
.sym 103647 orig_img_addr[7]
.sym 103649 orig_img_addr[4]
.sym 103653 orig_img_addr[6]
.sym 103654 orig_img_addr[3]
.sym 103655 orig_img_addr[2]
.sym 103658 capture_data[11]
.sym 103659 cam_fb.ram.0.1.0_RCLKE
.sym 103660 capture_data[10]
.sym 103661 $PACKER_VCC_NET
.sym 103663 orig_img_addr[1]
.sym 103689 orig_img_addr[0]
.sym 103690 orig_img_addr[1]
.sym 103692 orig_img_addr[2]
.sym 103693 orig_img_addr[3]
.sym 103694 orig_img_addr[4]
.sym 103695 orig_img_addr[5]
.sym 103696 orig_img_addr[6]
.sym 103697 orig_img_addr[7]
.sym 103698 orig_img_addr[8]
.sym 103699 orig_img_addr[9]
.sym 103700 clk50mhz_$glb_clk
.sym 103701 cam_fb.ram.0.1.0_RCLKE
.sym 103702 $PACKER_VCC_NET
.sym 103706 capture_data[11]
.sym 103710 capture_data[10]
.sym 103722 orig_img_addr[3]
.sym 103723 orig_img_addr[2]
.sym 103730 capture_addr[5]
.sym 103732 capture_addr[1]
.sym 103743 capture_addr[3]
.sym 103745 capture_addr[5]
.sym 103747 capture_addr[1]
.sym 103748 capture_addr[2]
.sym 103749 capture_addr[7]
.sym 103750 capture_data[9]
.sym 103754 cam_fb.ram.0.1.0_WCLKE
.sym 103757 capture_addr[6]
.sym 103760 capture_addr[4]
.sym 103762 capture_addr[8]
.sym 103763 $PACKER_VCC_NET
.sym 103764 capture_data[8]
.sym 103769 capture_addr[0]
.sym 103772 capture_addr[9]
.sym 103782 capture_addr[9]
.sym 103791 capture_addr[0]
.sym 103792 capture_addr[1]
.sym 103794 capture_addr[2]
.sym 103795 capture_addr[3]
.sym 103796 capture_addr[4]
.sym 103797 capture_addr[5]
.sym 103798 capture_addr[6]
.sym 103799 capture_addr[7]
.sym 103800 capture_addr[8]
.sym 103801 capture_addr[9]
.sym 103802 clk50mhz_$glb_clk
.sym 103803 cam_fb.ram.0.1.0_WCLKE
.sym 103805 capture_data[8]
.sym 103809 capture_data[9]
.sym 103812 $PACKER_VCC_NET
.sym 103825 cam_fb.ram.0.4.0_RCLKE
.sym 103826 capture_data[9]
.sym 103829 orig_img_addr[7]
.sym 103833 orig_img_addr[4]
.sym 103836 cam_fb.ram.0.3.0_WCLKE
.sym 103837 orig_img_addr[6]
.sym 103839 orig_img_addr[4]
.sym 103840 orig_img_addr[5]
.sym 103846 capture_data[11]
.sym 103849 $PACKER_VCC_NET
.sym 103850 orig_img_addr[4]
.sym 103851 orig_img_addr[1]
.sym 103853 orig_img_addr[0]
.sym 103854 orig_img_addr[7]
.sym 103856 cam_fb.ram.0.3.0_RCLKE
.sym 103857 capture_data[10]
.sym 103862 orig_img_addr[6]
.sym 103863 orig_img_addr[5]
.sym 103864 orig_img_addr[2]
.sym 103865 orig_img_addr[9]
.sym 103871 orig_img_addr[8]
.sym 103876 orig_img_addr[3]
.sym 103893 orig_img_addr[0]
.sym 103894 orig_img_addr[1]
.sym 103896 orig_img_addr[2]
.sym 103897 orig_img_addr[3]
.sym 103898 orig_img_addr[4]
.sym 103899 orig_img_addr[5]
.sym 103900 orig_img_addr[6]
.sym 103901 orig_img_addr[7]
.sym 103902 orig_img_addr[8]
.sym 103903 orig_img_addr[9]
.sym 103904 clk50mhz_$glb_clk
.sym 103905 cam_fb.ram.0.3.0_RCLKE
.sym 103906 $PACKER_VCC_NET
.sym 103910 capture_data[11]
.sym 103914 capture_data[10]
.sym 103932 capture_addr[5]
.sym 103934 capture_addr[1]
.sym 103947 capture_addr[5]
.sym 103949 capture_addr[1]
.sym 103950 capture_addr[8]
.sym 103952 capture_data[8]
.sym 103957 capture_addr[0]
.sym 103959 capture_addr[6]
.sym 103960 $PACKER_VCC_NET
.sym 103962 capture_addr[9]
.sym 103963 capture_addr[7]
.sym 103968 capture_addr[4]
.sym 103969 capture_addr[3]
.sym 103973 capture_data[9]
.sym 103974 cam_fb.ram.0.3.0_WCLKE
.sym 103975 capture_addr[2]
.sym 103982 cam_fb.ram.0.4.0_WCLKE
.sym 103995 capture_addr[0]
.sym 103996 capture_addr[1]
.sym 103998 capture_addr[2]
.sym 103999 capture_addr[3]
.sym 104000 capture_addr[4]
.sym 104001 capture_addr[5]
.sym 104002 capture_addr[6]
.sym 104003 capture_addr[7]
.sym 104004 capture_addr[8]
.sym 104005 capture_addr[9]
.sym 104006 clk50mhz_$glb_clk
.sym 104007 cam_fb.ram.0.3.0_WCLKE
.sym 104009 capture_data[8]
.sym 104013 capture_data[9]
.sym 104016 $PACKER_VCC_NET
.sym 104023 capture_addr[0]
.sym 104026 capture_addr[8]
.sym 104034 orig_img_addr[0]
.sym 104042 orig_img_addr[1]
.sym 104052 orig_img_addr[2]
.sym 104053 orig_img_addr[9]
.sym 104057 orig_img_addr[0]
.sym 104058 orig_img_addr[7]
.sym 104059 orig_img_addr[8]
.sym 104060 cam_fb.ram.0.4.0_RCLKE
.sym 104064 orig_img_addr[3]
.sym 104065 orig_img_addr[1]
.sym 104066 orig_img_addr[6]
.sym 104067 orig_img_addr[5]
.sym 104068 orig_img_addr[4]
.sym 104069 $PACKER_VCC_NET
.sym 104077 capture_data[11]
.sym 104079 capture_data[10]
.sym 104097 orig_img_addr[0]
.sym 104098 orig_img_addr[1]
.sym 104100 orig_img_addr[2]
.sym 104101 orig_img_addr[3]
.sym 104102 orig_img_addr[4]
.sym 104103 orig_img_addr[5]
.sym 104104 orig_img_addr[6]
.sym 104105 orig_img_addr[7]
.sym 104106 orig_img_addr[8]
.sym 104107 orig_img_addr[9]
.sym 104108 clk50mhz_$glb_clk
.sym 104109 cam_fb.ram.0.4.0_RCLKE
.sym 104110 $PACKER_VCC_NET
.sym 104114 capture_data[11]
.sym 104118 capture_data[10]
.sym 104123 ov7670_pclk$SB_IO_IN
.sym 104129 capture.pclk_rg1
.sym 104146 capture_addr[5]
.sym 104154 capture_addr[6]
.sym 104155 capture_addr[3]
.sym 104158 capture_data[9]
.sym 104162 cam_fb.ram.0.4.0_WCLKE
.sym 104164 capture_addr[7]
.sym 104165 capture_addr[2]
.sym 104166 capture_addr[5]
.sym 104168 capture_addr[4]
.sym 104169 capture_addr[9]
.sym 104170 capture_addr[8]
.sym 104172 capture_data[8]
.sym 104176 capture_addr[1]
.sym 104177 capture_addr[0]
.sym 104180 $PACKER_VCC_NET
.sym 104199 capture_addr[0]
.sym 104200 capture_addr[1]
.sym 104202 capture_addr[2]
.sym 104203 capture_addr[3]
.sym 104204 capture_addr[4]
.sym 104205 capture_addr[5]
.sym 104206 capture_addr[6]
.sym 104207 capture_addr[7]
.sym 104208 capture_addr[8]
.sym 104209 capture_addr[9]
.sym 104210 clk50mhz_$glb_clk
.sym 104211 cam_fb.ram.0.4.0_WCLKE
.sym 104213 capture_data[8]
.sym 104217 capture_data[9]
.sym 104220 $PACKER_VCC_NET
.sym 104223 capture_addr[4]
.sym 104227 capture_addr[7]
.sym 104236 capture_data[9]
.sym 104237 orig_img_addr[5]
.sym 104239 cam_fb.ram.0.2.0_WCLKE
.sym 104240 orig_img_addr[4]
.sym 104243 orig_img_addr[4]
.sym 104244 cam_fb.ram.0.0.0_WCLKE
.sym 104245 orig_img_addr[6]
.sym 104257 $PACKER_VCC_NET
.sym 104260 orig_img_addr[4]
.sym 104261 orig_img_addr[0]
.sym 104262 orig_img_addr[5]
.sym 104263 capture_data[10]
.sym 104264 cam_fb.ram.0.0.0_RCLKE
.sym 104270 orig_img_addr[6]
.sym 104271 orig_img_addr[3]
.sym 104272 orig_img_addr[2]
.sym 104275 orig_img_addr[1]
.sym 104276 orig_img_addr[8]
.sym 104278 orig_img_addr[7]
.sym 104281 capture_data[11]
.sym 104282 orig_img_addr[9]
.sym 104289 capture_data[11]
.sym 104291 orig_img_addr[1]
.sym 104301 orig_img_addr[0]
.sym 104302 orig_img_addr[1]
.sym 104304 orig_img_addr[2]
.sym 104305 orig_img_addr[3]
.sym 104306 orig_img_addr[4]
.sym 104307 orig_img_addr[5]
.sym 104308 orig_img_addr[6]
.sym 104309 orig_img_addr[7]
.sym 104310 orig_img_addr[8]
.sym 104311 orig_img_addr[9]
.sym 104312 clk50mhz_$glb_clk
.sym 104313 cam_fb.ram.0.0.0_RCLKE
.sym 104314 $PACKER_VCC_NET
.sym 104318 capture_data[11]
.sym 104322 capture_data[10]
.sym 104348 capture_addr[5]
.sym 104357 capture_addr[9]
.sym 104358 capture_addr[2]
.sym 104360 capture_addr[8]
.sym 104362 capture_addr[0]
.sym 104363 capture_data[8]
.sym 104365 capture_addr[6]
.sym 104370 capture_addr[1]
.sym 104372 capture_data[9]
.sym 104373 capture_addr[5]
.sym 104376 capture_addr[4]
.sym 104377 capture_addr[7]
.sym 104380 capture_addr[3]
.sym 104382 cam_fb.ram.0.0.0_WCLKE
.sym 104384 $PACKER_VCC_NET
.sym 104403 capture_addr[0]
.sym 104404 capture_addr[1]
.sym 104406 capture_addr[2]
.sym 104407 capture_addr[3]
.sym 104408 capture_addr[4]
.sym 104409 capture_addr[5]
.sym 104410 capture_addr[6]
.sym 104411 capture_addr[7]
.sym 104412 capture_addr[8]
.sym 104413 capture_addr[9]
.sym 104414 clk50mhz_$glb_clk
.sym 104415 cam_fb.ram.0.0.0_WCLKE
.sym 104417 capture_data[8]
.sym 104421 capture_data[9]
.sym 104424 $PACKER_VCC_NET
.sym 104431 capture_addr[8]
.sym 104433 capture_addr[9]
.sym 104438 capture_addr[0]
.sym 104441 sdat_on
.sym 104459 orig_img_addr[3]
.sym 104460 orig_img_addr[2]
.sym 104463 orig_img_addr[1]
.sym 104464 orig_img_addr[8]
.sym 104466 orig_img_addr[5]
.sym 104467 orig_img_addr[4]
.sym 104469 capture_data[11]
.sym 104470 orig_img_addr[9]
.sym 104471 orig_img_addr[0]
.sym 104474 orig_img_addr[6]
.sym 104475 cam_fb.ram.0.2.0_RCLKE
.sym 104477 $PACKER_VCC_NET
.sym 104482 orig_img_addr[7]
.sym 104487 capture_data[10]
.sym 104505 orig_img_addr[0]
.sym 104506 orig_img_addr[1]
.sym 104508 orig_img_addr[2]
.sym 104509 orig_img_addr[3]
.sym 104510 orig_img_addr[4]
.sym 104511 orig_img_addr[5]
.sym 104512 orig_img_addr[6]
.sym 104513 orig_img_addr[7]
.sym 104514 orig_img_addr[8]
.sym 104515 orig_img_addr[9]
.sym 104516 clk50mhz_$glb_clk
.sym 104517 cam_fb.ram.0.2.0_RCLKE
.sym 104518 $PACKER_VCC_NET
.sym 104522 capture_data[11]
.sym 104526 capture_data[10]
.sym 104539 orig_img_addr[0]
.sym 104560 capture_data[9]
.sym 104564 capture_addr[6]
.sym 104566 capture_data[8]
.sym 104567 capture_addr[2]
.sym 104570 capture_addr[7]
.sym 104572 $PACKER_VCC_NET
.sym 104574 capture_addr[3]
.sym 104575 capture_addr[5]
.sym 104576 capture_addr[4]
.sym 104577 capture_addr[9]
.sym 104582 capture_addr[0]
.sym 104584 capture_addr[1]
.sym 104586 cam_fb.ram.0.2.0_WCLKE
.sym 104587 capture_addr[8]
.sym 104603 capture_addr[0]
.sym 104604 capture_addr[1]
.sym 104606 capture_addr[2]
.sym 104607 capture_addr[3]
.sym 104608 capture_addr[4]
.sym 104609 capture_addr[5]
.sym 104610 capture_addr[6]
.sym 104611 capture_addr[7]
.sym 104612 capture_addr[8]
.sym 104613 capture_addr[9]
.sym 104614 clk50mhz_$glb_clk
.sym 104615 cam_fb.ram.0.2.0_WCLKE
.sym 104617 capture_data[8]
.sym 104621 capture_data[9]
.sym 104624 $PACKER_VCC_NET
.sym 104636 ov7670_href$SB_IO_IN
.sym 104648 cam_fb.ram.0.2.0_WCLKE
.sym 104859 orig_img_addr[1]
.sym 104863 cam_fb.ram.0.4.0_RCLKE
.sym 104864 orig_img_addr[2]
.sym 105151 controller.i_regs.pr_ctrl_st[0]
.sym 105265 capture_addr[5]
.sym 105440 orig_img_addr[1]
.sym 105451 orig_img_addr[1]
.sym 105511 capture_addr[1]
.sym 105531 orig_img_addr[6]
.sym 105779 orig_img_addr[6]
.sym 106007 orig_img_addr[7]
.sym 106027 orig_img_addr[6]
.sym 106125 orig_img_addr[7]
.sym 106129 orig_img_addr[5]
.sym 106167 orig_img_addr[8]
.sym 106178 orig_img_addr[7]
.sym 106220 orig_img_addr[8]
.sym 106232 orig_img_addr[7]
.sym 106249 cam_fb.ram.0.1.0_RCLKE
.sym 106253 orig_img_addr[8]
.sym 106271 orig_img_addr[6]
.sym 106371 orig_img_addr[1]
.sym 106376 orig_img_addr[0]
.sym 106422 cam_fb.ram.0.1.0_RCLKE
.sym 106447 cam_fb.ram.0.1.0_RCLKE
.sym 106670 orig_img_addr[7]
.sym 106702 orig_img_addr[7]
.sym 106741 capture_addr[5]
.sym 106759 orig_img_addr[6]
.sym 106778 cam_fb.ram.0.3.0_WCLKE
.sym 106819 cam_fb.ram.0.3.0_WCLKE
.sym 106916 orig_img_addr[1]
.sym 106929 orig_img_addr[1]
.sym 106987 capture_addr[1]
.sym 107022 capture_addr[3]
.sym 107056 capture_addr[3]
.sym 107113 capture_addr[3]
.sym 107605 orig_img_addr[5]
.sym 107606 orig_img_addr[4]
.sym 107756 capture_addr[9]
.sym 107830 capture_addr[9]
.sym 107847 orig_img_addr[1]
.sym 107859 capture_addr[9]
.sym 107966 capture.pclk_rg1
.sym 108010 cam_fb.ram.0.4.0_WCLKE
.sym 108055 cam_fb.ram.0.4.0_WCLKE
.sym 108217 capture_addr[5]
.sym 108382 capture_data[11]
.sym 108392 orig_img_addr[1]
.sym 108428 capture_data[11]
.sym 108441 orig_img_addr[1]
.sym 108746 ov7670_sioc$SB_IO_OUT
.sym 108764 ov7670_sioc$SB_IO_OUT
.sym 108768 sdat_on
.sym 109089 ov7670_rst_n$SB_IO_OUT
.sym 109734 capture_addr[3]
.sym 109978 capture_addr[3]
.sym 110203 orig_img_addr[6]
.sym 110222 capture_addr[3]
.sym 112047 sdat_out
.sym 112094 ov7670_pclk$SB_IO_IN
.sym 112149 ov7670_pclk$SB_IO_IN
.sym 112158 clk50mhz_$glb_clk
.sym 112159 rst$SB_IO_IN_$glb_sr
.sym 112184 ov7670_vsync$SB_IO_IN
.sym 112433 capture_data[8]
.sym 112676 ov7670_vsync$SB_IO_IN
.sym 112777 ov7670_vsync$SB_IO_IN
.sym 112820 sdat_out
.sym 112822 sdat_on
.sym 112831 sdat_out
.sym 112841 sdat_on
.sym 112999 ov7670_d[2]
.sym 113054 ov7670_rst_n$SB_IO_OUT
.sym 113195 orig_img_addr[0]
.sym 113225 controller.i_regs.pr_ctrl_st[0]
.sym 113262 controller.i_regs.pr_ctrl_st[0]
.sym 113439 orig_img_addr[0]
.sym 113440 orig_img_addr[3]
.sym 113787 capture_addr[3]
.sym 114669 orig_img_addr[4]
.sym 114915 orig_img_addr[0]
.sym 115633 capture_data[8]
.sym 116385 ov7670_pclk$SB_IO_IN
.sym 116391 orig_img_addr[0]
.sym 116731 controller.i_regs.cnt_cam_clk[2]
.sym 116732 ov7670_xclk_SB_CARRY_I1_CO[1]
.sym 116735 ov7670_xclk$SB_IO_OUT
.sym 116852 ov7670_href$SB_IO_IN
.sym 116854 ov7670_pclk$SB_IO_IN
.sym 116877 ov7670_pclk$SB_IO_IN
.sym 116930 ov7670_rst_n$SB_IO_OUT
.sym 116937 ov7670_rst_n$SB_IO_OUT
.sym 116982 ov7670_d[2]
.sym 117091 orig_img_addr[0]
.sym 117249 orig_img_addr[3]
.sym 117619 ov7670_d[2]
.sym 118357 orig_img_addr[4]
.sym 118603 orig_img_addr[0]
.sym 120079 orig_img_addr[0]
.sym 120858 ov7670_xclk_SB_CARRY_I1_CO[1]
.sym 120861 ov7670_xclk$SB_IO_OUT
.sym 120865 controller.i_regs.cnt_cam_clk[2]
.sym 120879 $nextpnr_ICESTORM_LC_22$O
.sym 120882 ov7670_xclk_SB_CARRY_I1_CO[1]
.sym 120885 ov7670_xclk_SB_CARRY_I1_CO[2]
.sym 120888 ov7670_xclk$SB_IO_OUT
.sym 120892 controller.i_regs.cnt_cam_clk[2]
.sym 120893 ov7670_xclk$SB_IO_OUT
.sym 120894 ov7670_xclk_SB_CARRY_I1_CO[1]
.sym 120895 ov7670_xclk_SB_CARRY_I1_CO[2]
.sym 120899 ov7670_xclk_SB_CARRY_I1_CO[1]
.sym 120916 controller.i_regs.cnt_cam_clk[2]
.sym 120917 ov7670_xclk$SB_IO_OUT
.sym 120918 ov7670_xclk_SB_CARRY_I1_CO[1]
.sym 120927 clk50mhz_$glb_clk
.sym 120928 rst$SB_IO_IN_$glb_sr
.sym 120965 ov7670_href$SB_IO_IN
.sym 125051 ov7670_xclk$SB_IO_OUT
.sym 125066 ov7670_xclk$SB_IO_OUT
.sym 135179 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I2_SB_LUT4_O_I1
.sym 135180 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I3
.sym 135181 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 135212 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 135213 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I2
.sym 135220 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I1
.sym 135221 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 135223 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 135224 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I3
.sym 135225 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 135231 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 135232 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 135233 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I3
.sym 135239 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I2
.sym 135240 camera_config_steps[5]
.sym 135241 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I3
.sym 135244 camera_config_steps[4]
.sym 135245 camera_config_steps[5]
.sym 135248 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 135249 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I2
.sym 135252 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 135253 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I1
.sym 135254 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I0
.sym 135255 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I1
.sym 135256 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I2
.sym 135257 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I3
.sym 135259 controller.i_regs.reg_rgb444_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 135260 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I3
.sym 135261 camera_config_steps[5]
.sym 135262 camera_config_steps[5]
.sym 135263 camera_config_steps[4]
.sym 135264 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I1
.sym 135265 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I3
.sym 135267 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_I1_I2
.sym 135268 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I2
.sym 135269 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I3
.sym 135278 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 135279 controller.i_regs.reg_rgb444_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 135280 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I2
.sym 135281 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I3
.sym 135283 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I3
.sym 135284 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I1
.sym 135285 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 135286 camera_config_steps[4]
.sym 135287 camera_config_steps[5]
.sym 135288 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I2
.sym 135289 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I3
.sym 135291 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 135292 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I1
.sym 135293 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I3
.sym 135295 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 135296 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 135297 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 135458 ov7670_d[6]
.sym 135474 ov7670_d[7]
.sym 135478 capture.data_rg1[7]
.sym 135495 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 135500 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 135504 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 135508 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 135512 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 135516 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_I1
.sym 135520 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2
.sym 135521 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_I3_I0_SB_LUT4_O_I3
.sym 135522 ov7670_d[3]
.sym 135527 vga_col[0]
.sym 135530 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 135532 vga_col[1]
.sym 135533 vga_col[0]
.sym 135534 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 135536 vga_col[2]
.sym 135537 i_vga.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 135538 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 135540 vga_col[3]
.sym 135541 i_vga.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 135542 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 135544 vga_col[4]
.sym 135545 i_vga.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 135546 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 135548 vga_col[5]
.sym 135549 i_vga.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 135550 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 135552 vga_col[6]
.sym 135553 i_vga.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 135554 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 135556 vga_col[7]
.sym 135557 i_vga.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 135558 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 135560 vga_col[8]
.sym 135561 i_vga.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 135563 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 135564 vga_col[9]
.sym 135565 i_vga.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 135566 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I0
.sym 135567 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 135568 vga_col[7]
.sym 135569 vga_col[6]
.sym 135572 vga_col[4]
.sym 135573 vga_col[5]
.sym 135582 vga_col[3]
.sym 135583 vga_col[2]
.sym 135584 vga_col[4]
.sym 135585 vga_col[5]
.sym 135586 vga_col[8]
.sym 135587 vga_col[1]
.sym 135588 vga_col[0]
.sym 135589 vga_col[9]
.sym 135590 vga_col[1]
.sym 135591 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 135592 vga_col[0]
.sym 135593 vga_col[2]
.sym 135594 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 135595 vga_col[0]
.sym 135596 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 135597 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 135598 vga_col[8]
.sym 135599 vga_col[6]
.sym 135600 vga_col[9]
.sym 135601 vga_col[7]
.sym 135605 vga_new_pxl
.sym 135606 vga_row[0]
.sym 135607 vga_row[2]
.sym 135608 vga_row[1]
.sym 135609 vga_col[2]
.sym 135610 vga_row[0]
.sym 135611 vga_row[1]
.sym 135612 vga_col[2]
.sym 135613 vga_row[2]
.sym 135615 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I0_I2_SB_LUT4_O_I1
.sym 135616 vga_col[4]
.sym 135617 vga_col[5]
.sym 135620 vga_new_pxl
.sym 135621 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 135623 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 135628 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 135632 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 135637 $nextpnr_ICESTORM_LC_77$I3
.sym 135638 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 135639 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 135640 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 135641 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 135642 vga_col[7]
.sym 135643 vga_col[8]
.sym 135644 vga_col[9]
.sym 135645 vga_col[6]
.sym 135646 vga_row[0]
.sym 135647 vga_col[2]
.sym 135648 vga_row[1]
.sym 135649 vga_row[2]
.sym 135653 vga_row[0]
.sym 135654 vga_row[2]
.sym 135655 vga_row[5]
.sym 135656 vga_row[4]
.sym 135657 vga_row[3]
.sym 135658 vga_row[9]
.sym 135659 vga_row[8]
.sym 135660 vga_row[7]
.sym 135661 vga_row[6]
.sym 135664 vga_row[0]
.sym 135665 vga_row[1]
.sym 135667 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I3_I1
.sym 135668 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 135669 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 135670 vga_row[0]
.sym 135671 vga_col[2]
.sym 135672 vga_row[2]
.sym 135673 vga_row[1]
.sym 135674 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 135675 vga_col[1]
.sym 135676 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 135677 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 135678 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 135679 vga_row[6]
.sym 135680 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 135681 vga_row[7]
.sym 135682 vga_col[2]
.sym 135683 vga_row[1]
.sym 135684 vga_row[2]
.sym 135685 vga_row[0]
.sym 135687 vga_row[0]
.sym 135690 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 135692 vga_row[1]
.sym 135693 vga_row[0]
.sym 135694 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 135696 vga_row[2]
.sym 135697 i_vga.cnt_line_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 135698 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 135700 vga_row[3]
.sym 135701 i_vga.cnt_line_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 135702 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 135704 vga_row[4]
.sym 135705 i_vga.cnt_line_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 135706 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 135708 vga_row[5]
.sym 135709 i_vga.cnt_line_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 135710 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 135712 vga_row[6]
.sym 135713 i_vga.cnt_line_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 135714 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 135716 vga_row[7]
.sym 135717 i_vga.cnt_line_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 135718 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 135720 vga_row[8]
.sym 135721 i_vga.cnt_line_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 135723 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 135724 vga_row[9]
.sym 135725 i_vga.cnt_line_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 135727 vga_row[7]
.sym 135728 vga_row[6]
.sym 135729 vga_row[5]
.sym 135730 vga_row[5]
.sym 135731 vga_row[4]
.sym 135732 vga_row[9]
.sym 135733 vga_row[8]
.sym 135734 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 135735 vga_row[6]
.sym 135736 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_I2
.sym 135737 vga_row[7]
.sym 135738 vga_row[0]
.sym 135739 vga_row[1]
.sym 135740 vga_row[2]
.sym 135741 vga_row[3]
.sym 135742 vga_row[9]
.sym 135743 vga_row[0]
.sym 135744 vga_row[1]
.sym 135745 vga_row[8]
.sym 135747 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 135748 vga_row[0]
.sym 135749 vga_row[1]
.sym 135751 vga_col[7]
.sym 135755 vga_col[8]
.sym 135756 $PACKER_VCC_NET
.sym 135759 vga_col[9]
.sym 135765 $nextpnr_ICESTORM_LC_69$I3
.sym 135766 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 135767 vga_row[8]
.sym 135768 vga_row[9]
.sym 135769 vga_row[4]
.sym 135771 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_I1
.sym 135772 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_I2
.sym 135773 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 135774 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 135775 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I0_I1
.sym 135776 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I0_I2
.sym 135777 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 135778 vga_row[4]
.sym 135779 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 135780 vga_row[9]
.sym 135781 vga_row[8]
.sym 135783 vga_col[4]
.sym 135787 vga_col[5]
.sym 135791 vga_col[6]
.sym 135795 vga_col[7]
.sym 135799 vga_col[8]
.sym 135800 $PACKER_VCC_NET
.sym 135803 vga_col[9]
.sym 135809 $nextpnr_ICESTORM_LC_71$I3
.sym 135810 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 135811 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 135812 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 135813 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 135814 vga_row[7]
.sym 135815 vga_row[6]
.sym 135816 vga_row[5]
.sym 135817 vga_row[4]
.sym 135819 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 135820 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 135821 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 135829 vga_row[0]
.sym 135831 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 135832 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 135833 vga_row[0]
.sym 135834 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 135835 vga_row[8]
.sym 135836 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_I1
.sym 135837 vga_row[9]
.sym 135838 vga_hsync_SB_LUT4_O_I0
.sym 135839 vga_hsync_SB_LUT4_O_I1
.sym 135840 vga_hsync_SB_LUT4_O_I2
.sym 135841 rst$SB_IO_IN
.sym 135845 vga_row[9]
.sym 135847 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_1_CO[1]
.sym 135852 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 135856 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]
.sym 135859 $PACKER_VCC_NET
.sym 135860 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 135864 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 135868 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 135872 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 135875 $PACKER_VCC_NET
.sym 135876 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 135880 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 135884 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 135889 $nextpnr_ICESTORM_LC_75$I3
.sym 135911 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_1_CO[1]
.sym 135916 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 135920 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]
.sym 135924 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 135928 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 135931 $PACKER_VCC_NET
.sym 135932 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 135935 $PACKER_VCC_NET
.sym 135936 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 135939 $PACKER_VCC_NET
.sym 135940 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 135943 $PACKER_VCC_NET
.sym 135944 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 135948 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 135953 $nextpnr_ICESTORM_LC_85$I3
.sym 135959 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 135960 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 135961 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 135975 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 135980 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]
.sym 135983 $PACKER_VCC_NET
.sym 135984 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 135988 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 135991 $PACKER_VCC_NET
.sym 135992 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 135995 $PACKER_VCC_NET
.sym 135996 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 135999 $PACKER_VCC_NET
.sym 136000 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 136003 $PACKER_VCC_NET
.sym 136004 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 136008 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 136010 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 136011 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 136012 vga_row[1]
.sym 136013 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 136015 vga_hsync_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 136016 vga_blue_2b_SB_LUT4_O_I2
.sym 136017 vga_blue_2b_SB_LUT4_O_I3
.sym 136018 vga_hsync_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 136019 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 136020 vga_green_2b_SB_LUT4_O_1_I2
.sym 136021 vga_green_2b_SB_LUT4_O_1_I3
.sym 136024 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 136025 vga_red_2b_SB_LUT4_O_I2
.sym 136026 vga_blue_2b_SB_LUT4_O_1_I0
.sym 136027 vga_blue_2b_SB_LUT4_O_1_I1
.sym 136028 vga_red_2b_SB_LUT4_O_1_I2
.sym 136029 vga_blue_2b_SB_LUT4_O_1_I3
.sym 136030 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I3_I0
.sym 136031 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I3_I1
.sym 136032 vga_col[9]
.sym 136033 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I0_1_O
.sym 136034 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I3_O
.sym 136035 vga_col[5]
.sym 136036 vga_red_2b_SB_LUT4_O_1_I2
.sym 136037 vga_green_2b_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 136039 vga_vsync_SB_LUT4_O_I1
.sym 136040 vga_vsync_SB_LUT4_O_I2
.sym 136041 rst$SB_IO_IN
.sym 136044 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 136045 vga_red_2b_SB_LUT4_O_1_I2_SB_LUT4_O_I3
.sym 136051 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 136052 vga_hsync_SB_LUT4_O_I1
.sym 136053 rst$SB_IO_IN
.sym 136055 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 136056 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I3_O
.sym 136057 vga_col[8]
.sym 136058 vga_hsync_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 136059 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 136060 vga_green_2b_SB_LUT4_O_I2
.sym 136061 vga_green_2b_SB_LUT4_O_I3
.sym 136063 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 136064 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I3_O
.sym 136065 vga_col[7]
.sym 136074 vga_red_2b_SB_LUT4_O_I0
.sym 136075 vga_red_2b_SB_LUT4_O_I1
.sym 136076 vga_red_2b_SB_LUT4_O_I2
.sym 136077 vga_red_2b_SB_LUT4_O_I3
.sym 136086 vga_red_2b_SB_LUT4_O_1_I0
.sym 136087 vga_red_2b_SB_LUT4_O_1_I1
.sym 136088 vga_red_2b_SB_LUT4_O_1_I2
.sym 136089 vga_red_2b_SB_LUT4_O_I3
.sym 136198 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 136199 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I3
.sym 136200 controller.i_regs.reg_rgb444_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 136201 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.sym 136202 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I3_SB_LUT4_O_I0
.sym 136203 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I3_SB_LUT4_O_I1
.sym 136204 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I3_SB_LUT4_O_I2
.sym 136205 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 136207 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2_SB_LUT4_O_I3
.sym 136208 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I2
.sym 136209 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I3
.sym 136210 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 136211 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I3
.sym 136212 camera_config_steps[0]
.sym 136213 camera_config_steps[1]
.sym 136215 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 136216 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I3_SB_LUT4_O_I1
.sym 136217 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 136218 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I0
.sym 136219 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I3
.sym 136220 camera_config_steps[0]
.sym 136221 camera_config_steps[1]
.sym 136222 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2_SB_LUT4_O_I0
.sym 136223 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I0_SB_LUT4_O_I2
.sym 136224 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2_SB_LUT4_O_I3
.sym 136225 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2_SB_LUT4_O_I3
.sym 136227 camera_config_steps[0]
.sym 136228 camera_config_steps[1]
.sym 136229 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I3
.sym 136230 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 136231 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I0
.sym 136232 camera_config_steps[0]
.sym 136233 camera_config_steps[1]
.sym 136234 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 136235 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I1
.sym 136236 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 136237 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 136240 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 136241 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I1
.sym 136242 controller.i_regs.reg_rgb444_SB_LUT4_O_I2
.sym 136243 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I2_SB_LUT4_O_I1
.sym 136244 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I2_SB_LUT4_O_I2
.sym 136245 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I2_SB_LUT4_O_I3
.sym 136246 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I1_SB_LUT4_O_I1
.sym 136247 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I1_SB_LUT4_O_I0
.sym 136248 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 136249 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 136250 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 136251 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 136252 camera_config_steps[0]
.sym 136253 camera_config_steps[1]
.sym 136255 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I1
.sym 136256 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 136257 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I1
.sym 136259 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I1_SB_LUT4_O_I1
.sym 136260 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1_SB_LUT4_O_I2
.sym 136261 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I1
.sym 136262 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I0
.sym 136263 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I1
.sym 136264 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I2
.sym 136265 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I3
.sym 136266 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I3
.sym 136267 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I2
.sym 136268 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 136269 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.sym 136270 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_I1_I2
.sym 136271 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I3
.sym 136272 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I3
.sym 136273 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 136275 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I3
.sym 136276 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I3
.sym 136277 controller.i_regs.reg_rgb444_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 136278 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 136279 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 136280 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 136281 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I1
.sym 136282 controller.i_regs.reg_rgb444_SB_LUT4_O_10_I2_SB_LUT4_O_I0
.sym 136283 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.sym 136284 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I1
.sym 136285 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I3
.sym 136287 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 136288 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 136289 camera_config_steps[4]
.sym 136291 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I1
.sym 136292 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2_SB_LUT4_O_I2
.sym 136293 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2_SB_LUT4_O_I3
.sym 136296 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I3
.sym 136297 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I3
.sym 136299 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I0
.sym 136300 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 136301 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 136304 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I0
.sym 136305 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I3
.sym 136307 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 136308 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I2
.sym 136309 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I3
.sym 136310 controller.i_regs.reg_rgb444_SB_LUT4_O_I0
.sym 136311 controller.i_regs.reg_rgb444_SB_LUT4_O_I1
.sym 136312 controller.i_regs.reg_rgb444_SB_LUT4_O_I2
.sym 136313 controller.i_regs.reg_rgb444_SB_LUT4_O_I3
.sym 136314 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I0
.sym 136315 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I1
.sym 136316 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2
.sym 136317 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 136320 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I0
.sym 136321 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I3
.sym 136323 camera_config_steps[0]
.sym 136324 camera_config_steps[1]
.sym 136325 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I0
.sym 136326 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I2
.sym 136327 camera_config_steps[0]
.sym 136328 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I3
.sym 136329 camera_config_steps[5]
.sym 136331 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I3
.sym 136332 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.sym 136333 camera_config_steps[1]
.sym 136336 camera_config_steps[1]
.sym 136337 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I3
.sym 136342 camera_config_steps[1]
.sym 136343 controller.i_regs.reg_rgb444_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 136344 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I2
.sym 136345 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I1
.sym 136346 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I0
.sym 136347 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I1
.sym 136348 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2
.sym 136349 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 136351 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I3
.sym 136352 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I3
.sym 136353 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I3
.sym 136354 controller.i_regs.reg_rgb444_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 136355 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 136356 controller.i_regs.reg_rgb444_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 136357 controller.i_regs.reg_rgb444_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 136450 proc_ctrl$SB_IO_IN
.sym 136456 img_proc.proc_ctrl_rg1
.sym 136457 img_proc.proc_ctrl_rg2
.sym 136470 img_proc.proc_ctrl_rg1
.sym 136474 capture.data_rg1[6]
.sym 136487 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[1]
.sym 136492 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 136496 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 136499 $PACKER_VCC_NET
.sym 136500 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[4]
.sym 136503 $PACKER_VCC_NET
.sym 136504 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 136508 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 136512 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 136516 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 136520 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 136524 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_I1
.sym 136529 $nextpnr_ICESTORM_LC_65$I3
.sym 136530 vga_col[3]
.sym 136531 vga_col[2]
.sym 136532 vga_col[4]
.sym 136533 vga_col[5]
.sym 136537 vga_col[6]
.sym 136541 vga_col[3]
.sym 136542 vga_col[4]
.sym 136543 vga_col[5]
.sym 136544 vga_col[3]
.sym 136545 vga_col[2]
.sym 136549 vga_col[7]
.sym 136550 vga_col[8]
.sym 136551 vga_col[9]
.sym 136552 vga_col[7]
.sym 136553 vga_col[6]
.sym 136554 vga_col[6]
.sym 136555 vga_col[8]
.sym 136556 vga_col[9]
.sym 136557 vga_col[7]
.sym 136558 vga_col[3]
.sym 136559 vga_col[2]
.sym 136560 vga_col[1]
.sym 136561 vga_col[0]
.sym 136565 vga_col[9]
.sym 136569 vga_col[5]
.sym 136570 vga_col[3]
.sym 136571 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3
.sym 136572 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_I2
.sym 136573 vga_col[2]
.sym 136576 vga_col[5]
.sym 136577 vga_col[4]
.sym 136578 vga_col[1]
.sym 136579 vga_col[0]
.sym 136580 vga_col[4]
.sym 136581 vga_col[5]
.sym 136583 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[1]
.sym 136588 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 136592 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 136596 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[4]
.sym 136600 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 136603 $PACKER_VCC_NET
.sym 136604 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 136608 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 136612 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 136616 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 136620 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_I1
.sym 136625 $nextpnr_ICESTORM_LC_51$I3
.sym 136627 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 136628 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3
.sym 136629 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 136638 vga_col[3]
.sym 136639 vga_col[2]
.sym 136640 vga_col[1]
.sym 136641 vga_col[0]
.sym 136647 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[4]
.sym 136651 $PACKER_VCC_NET
.sym 136652 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 136656 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 136660 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 136664 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 136668 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 136672 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_I1
.sym 136677 $nextpnr_ICESTORM_LC_89$I3
.sym 136679 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[1]
.sym 136684 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 136688 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 136692 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[4]
.sym 136695 $PACKER_VCC_NET
.sym 136696 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 136700 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 136704 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 136708 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 136712 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 136716 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_I1
.sym 136721 $nextpnr_ICESTORM_LC_43$I3
.sym 136723 vga_row[0]
.sym 136724 vga_row[1]
.sym 136725 vga_row[2]
.sym 136727 vga_row[2]
.sym 136728 vga_row[0]
.sym 136729 vga_row[1]
.sym 136730 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 136731 vga_col[2]
.sym 136732 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 136733 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_I3
.sym 136734 vga_row[3]
.sym 136735 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 136736 vga_row[7]
.sym 136737 vga_row[6]
.sym 136739 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 136740 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 136741 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_I3
.sym 136743 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3
.sym 136744 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 136745 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 136746 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 136747 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 136748 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 136749 vga_col[0]
.sym 136752 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 136753 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 136754 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 136755 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 136756 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O
.sym 136757 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_I3_O
.sym 136758 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_I3_I0
.sym 136759 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 136760 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3
.sym 136761 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2
.sym 136763 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 136764 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 136765 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 136768 vga_row[3]
.sym 136769 vga_row[2]
.sym 136771 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 136772 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 136773 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 136774 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 136775 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 136776 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 136777 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 136780 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_I3_O
.sym 136781 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 136783 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 136784 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 136785 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 136786 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 136787 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 136788 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 136789 vga_green_2b_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 136790 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_I3_O
.sym 136791 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 136792 rgbfilter[0]
.sym 136793 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 136794 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_I3_O
.sym 136795 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 136796 rgbfilter[1]
.sym 136797 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 136798 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 136799 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 136800 rgbfilter[2]
.sym 136801 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 136804 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 136805 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 136808 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 136809 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 136810 vga_green_2b_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 136811 rgbfilter[1]
.sym 136812 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 136813 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 136816 rgbfilter[2]
.sym 136817 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 136820 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 136821 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 136822 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 136823 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 136824 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 136825 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 136830 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 136831 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1
.sym 136832 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 136833 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I3
.sym 136837 vga_row[7]
.sym 136839 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_1_CO[1]
.sym 136844 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 136847 $PACKER_VCC_NET
.sym 136848 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]
.sym 136852 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 136856 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 136860 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 136863 $PACKER_VCC_NET
.sym 136864 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 136868 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 136872 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 136876 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 136881 $nextpnr_ICESTORM_LC_83$I3
.sym 136885 vga_row[1]
.sym 136889 vga_row[4]
.sym 136893 vga_row[8]
.sym 136897 vga_row[3]
.sym 136901 vga_row[5]
.sym 136903 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_1_CO[1]
.sym 136908 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 136911 $PACKER_VCC_NET
.sym 136912 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]
.sym 136915 $PACKER_VCC_NET
.sym 136916 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 136919 $PACKER_VCC_NET
.sym 136920 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 136923 $PACKER_VCC_NET
.sym 136924 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 136928 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 136932 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 136936 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 136940 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 136945 $nextpnr_ICESTORM_LC_73$I3
.sym 136952 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2
.sym 136953 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 136963 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 136964 vga_new_pxl
.sym 136965 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 136967 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_1_CO[1]
.sym 136972 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 136976 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]
.sym 136980 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 136984 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 136988 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 136992 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 136996 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 136999 $PACKER_VCC_NET
.sym 137000 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 137004 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 137009 $nextpnr_ICESTORM_LC_79$I3
.sym 137011 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 137012 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I3_O
.sym 137013 vga_row[5]
.sym 137014 vga_green_2b_SB_LUT4_O_1_I2_SB_LUT4_O_I0
.sym 137015 vga_red_2b_SB_LUT4_O_1_I2_SB_LUT4_O_I3
.sym 137016 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 137017 vga_green_2b_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 137018 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 137019 vga_red_2b_SB_LUT4_O_I2
.sym 137020 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 137021 vga_blue_2b_SB_LUT4_O_1_I3
.sym 137023 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 137024 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I3_O
.sym 137025 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 137026 vga_hsync_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 137027 proc_fb.ram.0.1.0_RDATA_1_SB_LUT4_I3_O
.sym 137028 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 137029 proc_fb.ram.0.4.0_RDATA_1_SB_LUT4_I0_O
.sym 137031 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_1_CO[1]
.sym 137036 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 137040 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]
.sym 137044 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 137048 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 137052 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 137056 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 137059 $PACKER_VCC_NET
.sym 137060 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 137063 $PACKER_VCC_NET
.sym 137064 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 137068 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 137073 $nextpnr_ICESTORM_LC_81$I3
.sym 137102 vga_hsync_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 137103 proc_fb.ram.2.4.0_RDATA_1_SB_LUT4_I3_O
.sym 137104 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 137105 proc_fb.ram.2.1.0_RDATA_1_SB_LUT4_I0_O
.sym 137106 vga_hsync_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 137107 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I3_O
.sym 137108 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 137109 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_O
.sym 137222 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I1
.sym 137223 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I1_SB_LUT4_O_I1
.sym 137224 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2
.sym 137225 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I2
.sym 137228 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.sym 137229 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I3
.sym 137230 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I1_SB_LUT4_O_I1
.sym 137231 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I2
.sym 137232 camera_config_steps[1]
.sym 137233 camera_config_steps[0]
.sym 137235 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.sym 137236 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I3
.sym 137237 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 137240 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 137241 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 137243 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I1
.sym 137244 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2
.sym 137245 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 137246 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 137247 controller.i_regs.reg_rgb444_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 137248 camera_config_steps[0]
.sym 137249 camera_config_steps[1]
.sym 137251 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 137252 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I3
.sym 137253 controller.i_regs.reg_rgb444_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 137255 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I1
.sym 137256 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I2
.sym 137257 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I3
.sym 137258 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I3
.sym 137259 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I1
.sym 137260 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 137261 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 137262 camera_config_steps[0]
.sym 137263 camera_config_steps[1]
.sym 137264 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.sym 137265 controller.i_regs.reg_rgb444_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 137268 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I1_SB_LUT4_O_I1
.sym 137269 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 137270 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I2_SB_LUT4_O_I0
.sym 137271 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I2_SB_LUT4_O_I1
.sym 137272 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 137273 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I0
.sym 137274 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.sym 137275 controller.i_regs.reg_rgb444_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 137276 camera_config_steps[0]
.sym 137277 camera_config_steps[1]
.sym 137278 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I1_SB_LUT4_O_I0
.sym 137279 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I1_SB_LUT4_O_I1
.sym 137280 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I2
.sym 137281 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I0
.sym 137283 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I3
.sym 137284 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I1
.sym 137285 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.sym 137286 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.sym 137287 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I3
.sym 137288 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 137289 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I1
.sym 137291 controller.i_regs.reg_rgb444_SB_LUT4_O_10_I2_SB_LUT4_O_I0
.sym 137292 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I0_SB_LUT4_O_I2
.sym 137293 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 137294 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1
.sym 137295 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1_SB_LUT4_O_I2
.sym 137296 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1_SB_LUT4_O_I2
.sym 137297 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I1
.sym 137298 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I3
.sym 137299 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I1
.sym 137300 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I2
.sym 137301 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I3
.sym 137303 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I0_SB_LUT4_O_I2
.sym 137304 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I1
.sym 137305 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I3
.sym 137306 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I0
.sym 137307 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I1
.sym 137308 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I2
.sym 137309 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I3
.sym 137311 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I3
.sym 137312 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I3
.sym 137313 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I3
.sym 137314 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I0
.sym 137315 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1
.sym 137316 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I2
.sym 137317 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 137319 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1_SB_LUT4_O_I1
.sym 137320 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1_SB_LUT4_O_I2
.sym 137321 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 137324 camera_config_steps[5]
.sym 137325 camera_config_steps[4]
.sym 137327 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 137328 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I2
.sym 137329 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.sym 137332 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 137333 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 137334 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 137335 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I1_SB_LUT4_O_I1
.sym 137336 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I1
.sym 137337 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I3_SB_LUT4_O_I2
.sym 137340 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I3_SB_LUT4_O_I2
.sym 137341 controller.i_regs.reg_rgb444_SB_LUT4_O_I2
.sym 137342 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0
.sym 137343 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1
.sym 137344 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2
.sym 137345 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 137347 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1
.sym 137348 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2
.sym 137349 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 137351 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 137352 controller.data_wr[0]
.sym 137353 controller.i_sccb.clr_datarg
.sym 137354 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 137355 controller.i_sccb.clr_datarg
.sym 137356 controller.data_wr[1]
.sym 137357 controller.i_sccb.send_rg[0]
.sym 137358 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 137359 controller.i_sccb.clr_datarg
.sym 137360 controller.data_wr[4]
.sym 137361 controller.i_sccb.send_rg[3]
.sym 137364 camera_config_steps[0]
.sym 137365 camera_config_steps[1]
.sym 137367 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I0
.sym 137368 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.sym 137369 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I3
.sym 137370 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I2
.sym 137371 camera_config_steps[3]
.sym 137372 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I2
.sym 137373 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I3
.sym 137374 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 137375 controller.i_sccb.clr_datarg
.sym 137376 controller.data_wr[3]
.sym 137377 controller.i_sccb.send_rg[2]
.sym 137378 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 137379 controller.i_sccb.clr_datarg
.sym 137380 controller.data_wr[2]
.sym 137381 controller.i_sccb.send_rg[1]
.sym 137511 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[1]
.sym 137515 $PACKER_VCC_NET
.sym 137516 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 137519 $PACKER_VCC_NET
.sym 137520 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 137524 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[4]
.sym 137528 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 137532 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 137535 $PACKER_VCC_NET
.sym 137536 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 137540 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 137544 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 137548 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_I1
.sym 137553 $nextpnr_ICESTORM_LC_63$I3
.sym 137554 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 137555 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 137556 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3
.sym 137557 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 137558 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_I0
.sym 137559 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_I1
.sym 137560 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_I2
.sym 137561 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 137565 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_I1
.sym 137566 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 137567 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 137568 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 137569 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3
.sym 137570 capture.data_rg1[3]
.sym 137574 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 137575 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 137576 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3
.sym 137577 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 137580 vga_col[1]
.sym 137581 vga_col[0]
.sym 137582 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 137583 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 137584 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 137585 centroid[2]
.sym 137588 vga_col[2]
.sym 137589 vga_col[3]
.sym 137590 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 137591 centroid[0]
.sym 137592 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 137593 centroid[1]
.sym 137594 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0
.sym 137595 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 137596 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2
.sym 137597 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3
.sym 137600 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 137601 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 137602 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 137603 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 137604 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 137605 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 137607 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[1]
.sym 137612 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 137615 $PACKER_VCC_NET
.sym 137616 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 137620 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[4]
.sym 137623 $PACKER_VCC_NET
.sym 137624 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 137628 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 137632 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 137636 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 137640 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 137644 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_I1
.sym 137649 $nextpnr_ICESTORM_LC_53$I3
.sym 137653 vga_col[1]
.sym 137657 vga_col[8]
.sym 137661 vga_col[2]
.sym 137665 vga_col[0]
.sym 137669 vga_col[4]
.sym 137671 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[1]
.sym 137675 $PACKER_VCC_NET
.sym 137676 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 137679 $PACKER_VCC_NET
.sym 137680 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 137683 $PACKER_VCC_NET
.sym 137684 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[4]
.sym 137687 $PACKER_VCC_NET
.sym 137688 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 137692 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 137696 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 137700 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 137704 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 137708 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_I1
.sym 137713 $nextpnr_ICESTORM_LC_55$I3
.sym 137735 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[4]
.sym 137740 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 137744 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 137748 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 137752 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 137756 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 137760 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_I1
.sym 137765 $nextpnr_ICESTORM_LC_45$I3
.sym 137767 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[1]
.sym 137772 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 137776 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 137780 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[4]
.sym 137783 $PACKER_VCC_NET
.sym 137784 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 137788 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 137791 $PACKER_VCC_NET
.sym 137792 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 137796 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 137800 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 137804 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_I1
.sym 137809 $nextpnr_ICESTORM_LC_47$I3
.sym 137818 capture.data_rg2[3]
.sym 137828 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2
.sym 137829 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 137831 vga_col[4]
.sym 137835 vga_col[5]
.sym 137836 $PACKER_VCC_NET
.sym 137839 vga_col[6]
.sym 137840 $PACKER_VCC_NET
.sym 137843 vga_col[7]
.sym 137847 vga_col[8]
.sym 137848 $PACKER_VCC_NET
.sym 137851 vga_col[9]
.sym 137857 $nextpnr_ICESTORM_LC_67$I3
.sym 137860 rgbfilter[0]
.sym 137861 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 137863 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]
.sym 137867 $PACKER_VCC_NET
.sym 137868 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 137871 $PACKER_VCC_NET
.sym 137872 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 137875 $PACKER_VCC_NET
.sym 137876 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 137880 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 137884 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 137888 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 137892 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 137897 $nextpnr_ICESTORM_LC_87$I3
.sym 137913 vga_row[6]
.sym 137925 vga_row[2]
.sym 137927 img_proc.col_inframe[0]
.sym 137931 img_proc.col_inframe[1]
.sym 137935 img_proc.col_inframe[2]
.sym 137939 img_proc.col_rg[3]
.sym 137940 $PACKER_VCC_NET
.sym 137943 img_proc.col_rg[4]
.sym 137944 $PACKER_VCC_NET
.sym 137947 img_proc.col_rg[5]
.sym 137948 $PACKER_VCC_NET
.sym 137951 img_proc.col_rg[6]
.sym 137957 $nextpnr_ICESTORM_LC_39$I3
.sym 137959 display_img_addr[0]
.sym 137962 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 137964 display_img_addr[1]
.sym 137965 display_img_addr[0]
.sym 137966 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 137968 display_img_addr[2]
.sym 137969 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 137970 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 137972 display_img_addr[3]
.sym 137973 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 137974 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 137976 display_img_addr[4]
.sym 137977 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 137978 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 137980 display_img_addr[5]
.sym 137981 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 137982 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 137984 display_img_addr[6]
.sym 137985 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 137986 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 137988 display_img_addr[7]
.sym 137989 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 137990 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 137992 display_img_addr[8]
.sym 137993 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 137994 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 137996 display_img_addr[9]
.sym 137997 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 137998 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 138000 display_img_addr[10]
.sym 138001 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[10]
.sym 138002 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 138004 display_img_addr[11]
.sym 138005 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[11]
.sym 138007 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 138008 display_img_addr[12]
.sym 138009 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[12]
.sym 138016 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 138017 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 138020 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 138021 display_img_addr[0]
.sym 138032 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I3_O
.sym 138033 vga_col[6]
.sym 138051 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 138052 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I3_O
.sym 138053 vga_row[6]
.sym 138055 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]
.sym 138059 $PACKER_VCC_NET
.sym 138060 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 138064 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 138067 $PACKER_VCC_NET
.sym 138068 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 138071 $PACKER_VCC_NET
.sym 138072 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 138075 $PACKER_VCC_NET
.sym 138076 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 138079 $PACKER_VCC_NET
.sym 138080 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 138084 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 138089 $nextpnr_ICESTORM_LC_91$I3
.sym 138090 $PACKER_GND_NET
.sym 138102 $PACKER_GND_NET
.sym 138174 $PACKER_GND_NET
.sym 138247 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 138248 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.sym 138249 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 138250 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I0
.sym 138251 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.sym 138252 camera_config_steps[0]
.sym 138253 camera_config_steps[1]
.sym 138259 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I0
.sym 138260 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I2
.sym 138261 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.sym 138262 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I0
.sym 138263 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I1
.sym 138264 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2
.sym 138265 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 138266 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1_SB_LUT4_O_I0
.sym 138267 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1_SB_LUT4_O_I1
.sym 138268 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1_SB_LUT4_O_I2
.sym 138269 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 138271 camera_config_steps[0]
.sym 138272 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 138273 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I3
.sym 138275 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I3
.sym 138276 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I2
.sym 138277 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I2
.sym 138280 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_I1_I3
.sym 138281 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 138283 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.sym 138284 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 138285 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I3
.sym 138286 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I0
.sym 138287 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I1
.sym 138288 controller.i_regs.reg_rgb444_SB_LUT4_O_10_I2
.sym 138289 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 138290 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I1_SB_LUT4_O_I1
.sym 138291 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1_SB_LUT4_O_I1
.sym 138292 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_I1_I0
.sym 138293 controller.i_regs.reg_rgb444_SB_LUT4_O_10_I2_SB_LUT4_O_I1
.sym 138295 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I1_SB_LUT4_O_I1
.sym 138296 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1_SB_LUT4_O_I2
.sym 138297 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 138298 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1_SB_LUT4_O_I2
.sym 138299 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 138300 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I1
.sym 138301 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I3
.sym 138302 controller.i_regs.reg_rgb444_SB_LUT4_O_10_I2_SB_LUT4_O_I0
.sym 138303 controller.i_regs.reg_rgb444_SB_LUT4_O_10_I2_SB_LUT4_O_I1
.sym 138304 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1_SB_LUT4_O_I2
.sym 138305 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I0_SB_LUT4_O_I2
.sym 138306 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0
.sym 138307 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1
.sym 138308 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I2
.sym 138309 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 138311 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 138312 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I1
.sym 138313 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 138314 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 138315 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I0_SB_LUT4_O_I2
.sym 138316 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I2
.sym 138317 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I3
.sym 138318 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_I1_I0
.sym 138319 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1
.sym 138320 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_I1_I2
.sym 138321 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_I1_I3
.sym 138323 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I1
.sym 138324 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 138325 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I3
.sym 138326 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 138327 controller.i_sccb.clr_datarg
.sym 138328 controller.data_wr[6]
.sym 138329 controller.i_sccb.send_rg[5]
.sym 138330 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 138331 controller.i_sccb.clr_datarg
.sym 138332 controller.data_wr[5]
.sym 138333 controller.i_sccb.send_rg[4]
.sym 138335 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I2
.sym 138336 camera_config_steps[1]
.sym 138337 camera_config_steps[0]
.sym 138338 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I0
.sym 138339 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I1
.sym 138340 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I2
.sym 138341 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I3
.sym 138342 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I0
.sym 138343 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I1
.sym 138344 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I2
.sym 138345 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 138346 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 138347 controller.i_sccb.clr_datarg
.sym 138348 controller.data_wr[7]
.sym 138349 controller.i_sccb.send_rg[6]
.sym 138350 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 138351 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 138352 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I0
.sym 138353 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 138354 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I1
.sym 138355 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I0
.sym 138356 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2
.sym 138357 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 138358 camera_config_steps[5]
.sym 138359 camera_config_steps[4]
.sym 138360 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 138361 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I3
.sym 138362 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 138363 controller.i_sccb.clr_datarg
.sym 138364 controller.addr[0]
.sym 138365 controller.i_sccb.send_rg[7]
.sym 138366 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 138367 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I3
.sym 138368 camera_config_steps[0]
.sym 138369 camera_config_steps[1]
.sym 138370 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 138371 controller.i_sccb.clr_datarg
.sym 138372 controller.addr[1]
.sym 138373 controller.i_sccb.send_rg[8]
.sym 138374 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I3
.sym 138375 controller.i_regs.reg_rgb444_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 138376 camera_config_steps[0]
.sym 138377 camera_config_steps[1]
.sym 138379 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1
.sym 138380 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2
.sym 138381 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 138382 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.sym 138383 controller.i_regs.reg_rgb444_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 138384 camera_config_steps[0]
.sym 138385 camera_config_steps[1]
.sym 138386 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I0
.sym 138387 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I1
.sym 138388 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I2
.sym 138389 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I3
.sym 138391 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I3
.sym 138392 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I0
.sym 138393 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I3
.sym 138395 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I0
.sym 138396 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 138397 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 138398 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 138399 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 138400 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 138401 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 138403 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_I1_I3
.sym 138404 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I2
.sym 138405 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I3
.sym 138408 centroid[7]
.sym 138409 led_SB_LUT4_O_I1
.sym 138416 centroid[6]
.sym 138417 led_SB_LUT4_O_I1
.sym 138503 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[1]
.sym 138508 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 138511 $PACKER_VCC_NET
.sym 138512 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 138515 $PACKER_VCC_NET
.sym 138516 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[4]
.sym 138519 $PACKER_VCC_NET
.sym 138520 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 138523 $PACKER_VCC_NET
.sym 138524 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 138528 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 138532 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 138536 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 138540 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_I1
.sym 138545 $nextpnr_ICESTORM_LC_61$I3
.sym 138558 capture.data_rg2[7]
.sym 138566 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 138567 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 138568 centroid[6]
.sym 138569 centroid[7]
.sym 138570 ov7670_d[5]
.sym 138574 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 138575 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 138576 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 138577 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 138578 capture.data_rg1[5]
.sym 138584 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 138585 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 138587 centroid[3]
.sym 138588 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 138589 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 138590 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 138591 centroid[4]
.sym 138592 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 138593 centroid[5]
.sym 138594 capture.data_rg2[5]
.sym 138599 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[1]
.sym 138603 $PACKER_VCC_NET
.sym 138604 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 138608 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 138611 $PACKER_VCC_NET
.sym 138612 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[4]
.sym 138616 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 138620 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 138624 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 138628 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 138632 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 138636 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_I1
.sym 138641 $nextpnr_ICESTORM_LC_49$I3
.sym 138644 vga_col[1]
.sym 138645 vga_col[0]
.sym 138648 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_I1
.sym 138649 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 138654 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 138655 vga_blue_2b_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3
.sym 138656 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 138657 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 138661 vga_col[0]
.sym 138663 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[1]
.sym 138667 $PACKER_VCC_NET
.sym 138668 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 138672 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 138676 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[4]
.sym 138679 $PACKER_VCC_NET
.sym 138680 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 138683 $PACKER_VCC_NET
.sym 138684 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 138688 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 138692 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 138696 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 138700 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_I1
.sym 138705 $nextpnr_ICESTORM_LC_59$I3
.sym 138711 img_proc.colorpxls_left[0]
.sym 138712 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 138713 $PACKER_VCC_NET
.sym 138723 img_proc.colorpxls_rght[0]
.sym 138724 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 138725 $PACKER_VCC_NET
.sym 138727 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[1]
.sym 138732 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 138736 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 138739 $PACKER_VCC_NET
.sym 138740 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[4]
.sym 138744 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 138747 $PACKER_VCC_NET
.sym 138748 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 138752 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 138756 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 138760 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 138764 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_CARRY_CO_I1
.sym 138769 $nextpnr_ICESTORM_LC_57$I3
.sym 138770 img_proc.centroid_tmp_SB_LUT4_O_7_I1
.sym 138771 img_proc.centroid_tmp_SB_LUT4_O_7_I2
.sym 138772 img_proc.centroid_tmp_SB_LUT4_O_6_I2
.sym 138773 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 138774 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I0
.sym 138775 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I1
.sym 138776 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I2
.sym 138777 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I3
.sym 138778 img_proc.colorpxls[4]
.sym 138779 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O
.sym 138780 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 138781 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 138782 img_proc.colorpxls[10]
.sym 138783 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O
.sym 138784 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 138785 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 138787 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O
.sym 138788 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 138789 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 138790 img_proc.centroid_tmp_SB_LUT4_O_I0
.sym 138791 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O
.sym 138792 img_proc.centroid_tmp_SB_LUT4_O_I2
.sym 138793 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 138799 img_proc.centroid_tmp_SB_LUT4_O_3_I1
.sym 138800 img_proc.centroid_tmp_SB_LUT4_O_I0
.sym 138801 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 138808 img_proc.centroid_tmp_SB_LUT4_O_I0
.sym 138809 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O
.sym 138815 img_proc.centroid_tmp_SB_LUT4_O_7_I1
.sym 138816 img_proc.centroid_tmp_SB_LUT4_O_7_I2
.sym 138817 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 138818 img_proc.centroid_tmp_SB_LUT4_O_I0
.sym 138819 img_proc.centroid_tmp_SB_LUT4_O_1_I1
.sym 138820 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O
.sym 138821 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 138839 rgbfilter[1]
.sym 138840 rgbfilter[2]
.sym 138841 rgbfilter[0]
.sym 138847 rgbfilter[2]
.sym 138848 rgbfilter[1]
.sym 138849 rgbfilter[0]
.sym 138851 rgbfilter[2]
.sym 138852 rgbfilter[0]
.sym 138853 rgbfilter[1]
.sym 138898 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 138899 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 138900 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 138901 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 138918 capture.data_rg3[3]
.sym 138922 proc_fb.dina_SB_LUT4_O_8_I2
.sym 138923 proc_fb.dina_SB_LUT4_O_4_I2
.sym 138924 rgbfilter[1]
.sym 138925 rgbfilter[0]
.sym 138934 $PACKER_GND_NET
.sym 138938 rgbfilter[1]
.sym 138939 proc_fb.dina_SB_LUT4_O_8_I2
.sym 138940 proc_fb.dina_SB_LUT4_O_4_I2
.sym 138941 rgbfilter[2]
.sym 138946 capture.data_rg3[2]
.sym 138953 img_proc.col_inframe[1]
.sym 138957 img_proc.col_inframe[2]
.sym 138958 proc_fb.dina_SB_LUT4_O_I2
.sym 138959 proc_fb.dina_SB_LUT4_O_8_I2_SB_LUT4_I1_O
.sym 138960 proc_fb.dina_SB_LUT4_O_8_I2_SB_LUT4_I0_O
.sym 138961 rgbfilter[2]
.sym 138962 img_proc.col[0]
.sym 138969 img_proc.col_inframe[0]
.sym 138970 img_proc.col[1]
.sym 138974 img_proc.col[2]
.sym 138978 img_proc.col_rg[3]
.sym 138979 img_proc.col_inframe[0]
.sym 138980 img_proc.col_inframe[2]
.sym 138981 img_proc.col_rg[6]
.sym 138982 img_proc.col_rg[6]
.sym 138983 img_proc.col_inframe[1]
.sym 138984 img_proc.col_inframe[2]
.sym 138985 img_proc.col_rg[3]
.sym 138987 orig_img_addr[12]
.sym 138988 orig_img_addr[11]
.sym 138989 orig_img_addr[10]
.sym 138990 cam_fb.ram.2.1.0_RDATA_SB_LUT4_I0_O
.sym 138991 cam_fb.ram.2.0.0_RDATA_SB_LUT4_I0_O
.sym 138992 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 138993 cam_fb.ram.2.4.0_RDATA
.sym 138994 cam_fb.ram.0.3.0_RCLKE
.sym 138998 cam_fb.ram.0.1.0_RCLKE
.sym 139003 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I2
.sym 139004 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 139005 img_proc.col_inframe[0]
.sym 139007 orig_img_addr[10]
.sym 139008 orig_img_addr[11]
.sym 139009 orig_img_addr[12]
.sym 139012 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 139013 img_proc.col_inframe[1]
.sym 139019 display_img_addr[11]
.sym 139020 display_img_addr[10]
.sym 139021 display_img_addr[12]
.sym 139023 orig_img_addr[11]
.sym 139024 orig_img_addr[10]
.sym 139025 orig_img_addr[12]
.sym 139027 display_img_addr[11]
.sym 139028 display_img_addr[10]
.sym 139029 display_img_addr[12]
.sym 139030 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 139031 proc_fb.ram.0.1.0_RDATA_SB_LUT4_I0_O
.sym 139032 proc_fb.ram.0.0.0_RDATA_SB_LUT4_I0_O
.sym 139033 proc_fb.ram.0.4.0_RDATA_SB_LUT4_I2_O
.sym 139035 display_img_addr[12]
.sym 139036 display_img_addr[11]
.sym 139037 display_img_addr[10]
.sym 139039 display_img_addr[11]
.sym 139040 display_img_addr[10]
.sym 139041 display_img_addr[12]
.sym 139043 display_img_addr[10]
.sym 139044 display_img_addr[11]
.sym 139045 display_img_addr[12]
.sym 139058 proc_fb.ram.0.1.0_RCLKE
.sym 139074 proc_fb.ram.0.0.0_RCLKE
.sym 139095 capture.href_rg3
.sym 139096 capture.cnt_byte
.sym 139097 capture.vsync_3up
.sym 139110 capture.href_rg2
.sym 139111 capture.vsync_3up
.sym 139112 capture.cnt_pxl_SB_DFFER_Q_6_D_SB_LUT4_O_I2
.sym 139113 capture.cnt_pxl_SB_DFFER_Q_6_D_SB_LUT4_O_I3
.sym 139118 capture.href_rg2
.sym 139119 capture.vsync_3up
.sym 139120 capture.cnt_pxl_SB_DFFER_Q_10_D_SB_LUT4_O_I2
.sym 139121 capture.cnt_pxl_base[2]
.sym 139122 capture.href_rg2
.sym 139123 capture.vsync_3up
.sym 139124 capture.cnt_pxl_SB_DFFER_Q_9_D_SB_LUT4_O_I2
.sym 139125 capture.cnt_pxl_base[3]
.sym 139126 capture.href_rg2
.sym 139127 capture.vsync_3up
.sym 139128 capture.cnt_pxl_SB_DFFER_Q_1_D_SB_LUT4_O_I2
.sym 139129 capture.cnt_pxl_SB_DFFER_Q_1_D_SB_LUT4_O_I3
.sym 139130 capture.href_rg2
.sym 139131 capture.vsync_3up
.sym 139132 capture.cnt_pxl_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 139133 capture.cnt_pxl_SB_DFFER_Q_5_D_SB_LUT4_O_I3
.sym 139134 capture.href_rg2
.sym 139135 capture.vsync_3up
.sym 139136 capture.cnt_pxl_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 139137 capture.cnt_pxl_SB_DFFER_Q_7_D_SB_LUT4_O_I3
.sym 139138 capture.href_rg2
.sym 139139 capture.vsync_3up
.sym 139140 capture.cnt_pxl_SB_DFFER_Q_8_D_SB_LUT4_O_I2
.sym 139141 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 139143 capture_addr[0]
.sym 139148 capture_addr[1]
.sym 139149 capture_addr[0]
.sym 139152 capture_addr[2]
.sym 139153 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 139156 capture_addr[3]
.sym 139157 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 139160 capture_addr[4]
.sym 139161 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 139164 capture_addr[5]
.sym 139165 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 139168 capture_addr[6]
.sym 139169 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 139172 capture_addr[7]
.sym 139173 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 139176 capture_addr[8]
.sym 139177 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 139180 capture_addr[9]
.sym 139181 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[9]
.sym 139184 capture_addr[10]
.sym 139185 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[10]
.sym 139188 capture_addr[11]
.sym 139189 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[11]
.sym 139192 capture_addr[12]
.sym 139193 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[12]
.sym 139194 capture.href_rg2
.sym 139195 capture.vsync_3up
.sym 139196 capture.cnt_pxl_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 139197 capture.cnt_pxl_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 139198 capture.href_rg2
.sym 139199 capture.vsync_3up
.sym 139200 capture.cnt_pxl_SB_DFFER_Q_11_D_SB_LUT4_O_I2
.sym 139201 capture.cnt_pxl_base[1]
.sym 139202 capture.href_rg2
.sym 139203 capture.vsync_3up
.sym 139204 capture.cnt_pxl_SB_DFFER_Q_2_D_SB_LUT4_O_I2
.sym 139205 capture.cnt_pxl_SB_DFFER_Q_2_D_SB_LUT4_O_I3
.sym 139279 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I3
.sym 139280 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I2
.sym 139281 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I3
.sym 139287 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I3
.sym 139288 camera_config_steps[0]
.sym 139289 camera_config_steps[1]
.sym 139304 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I0
.sym 139305 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I3
.sym 139307 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 139308 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I3
.sym 139309 controller.i_regs.reg_rgb444_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 139312 camera_config_steps[3]
.sym 139313 camera_config_steps[2]
.sym 139316 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1
.sym 139317 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I3
.sym 139320 camera_config_steps[2]
.sym 139321 camera_config_steps[3]
.sym 139322 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I0
.sym 139323 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I1
.sym 139324 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I2
.sym 139325 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I3
.sym 139328 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I0_SB_LUT4_O_I2
.sym 139329 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I0_SB_LUT4_O_I3
.sym 139332 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 139333 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I3
.sym 139334 camera_config_steps[0]
.sym 139335 camera_config_steps[1]
.sym 139336 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 139337 controller.i_regs.reg_rgb444_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 139338 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I0
.sym 139339 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I0
.sym 139340 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I2
.sym 139341 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I2_SB_LUT4_O_I0
.sym 139342 camera_config_steps[5]
.sym 139343 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I3
.sym 139344 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 139345 camera_config_steps[4]
.sym 139347 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 139348 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I2
.sym 139349 controller.i_regs.reg_rgb444_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 139350 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0
.sym 139351 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1
.sym 139352 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2
.sym 139353 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 139354 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I0
.sym 139355 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I2
.sym 139356 camera_config_steps[0]
.sym 139357 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I3
.sym 139358 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I3
.sym 139359 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I3
.sym 139360 camera_config_steps[0]
.sym 139361 camera_config_steps[1]
.sym 139362 camera_config_steps[3]
.sym 139363 camera_config_steps[0]
.sym 139364 camera_config_steps[1]
.sym 139365 camera_config_steps[2]
.sym 139366 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I0
.sym 139367 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1
.sym 139368 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2
.sym 139369 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I3
.sym 139370 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I3
.sym 139371 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I2
.sym 139372 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I3
.sym 139373 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2_SB_LUT4_O_I3
.sym 139375 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1
.sym 139376 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2
.sym 139377 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 139380 camera_config_steps[3]
.sym 139381 camera_config_steps[2]
.sym 139384 camera_config_steps[5]
.sym 139385 camera_config_steps[4]
.sym 139388 camera_config_steps[3]
.sym 139389 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I3
.sym 139390 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I0
.sym 139391 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1
.sym 139392 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2
.sym 139393 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 139396 camera_config_steps[5]
.sym 139397 camera_config_steps[4]
.sym 139398 controller.addr[7]
.sym 139399 controller.addr[6]
.sym 139400 controller.addr[5]
.sym 139401 controller.addr[4]
.sym 139402 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 139403 controller.i_sccb.clr_datarg
.sym 139404 controller.addr[3]
.sym 139405 controller.i_sccb.send_rg[10]
.sym 139406 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 139407 controller.i_sccb.clr_datarg
.sym 139408 controller.addr[6]
.sym 139409 controller.i_sccb.send_rg[13]
.sym 139412 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2_SB_LUT4_O_I3
.sym 139413 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I3
.sym 139416 camera_config_steps[1]
.sym 139417 camera_config_steps[0]
.sym 139418 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 139419 controller.i_sccb.clr_datarg
.sym 139420 controller.addr[2]
.sym 139421 controller.i_sccb.send_rg[9]
.sym 139422 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 139423 controller.i_sccb.clr_datarg
.sym 139424 controller.addr[5]
.sym 139425 controller.i_sccb.send_rg[12]
.sym 139426 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 139427 controller.i_sccb.clr_datarg
.sym 139428 controller.addr[4]
.sym 139429 controller.i_sccb.send_rg[11]
.sym 139442 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 139443 controller.i_sccb.clr_datarg
.sym 139444 controller.addr[7]
.sym 139445 controller.i_sccb.send_rg[14]
.sym 139538 capture.data_rg2[6]
.sym 139562 capture.data_rg3[7]
.sym 139570 capture.data_rg3[6]
.sym 139582 capture.data_rg3[5]
.sym 139591 img_proc.colorpxls_rght[0]
.sym 139596 img_proc.colorpxls_rght[1]
.sym 139598 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 139600 img_proc.colorpxls_rght[2]
.sym 139601 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 139602 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 139604 img_proc.colorpxls_rght[3]
.sym 139605 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 139606 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 139608 img_proc.colorpxls_rght[4]
.sym 139609 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 139610 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 139612 img_proc.colorpxls_rght[5]
.sym 139613 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 139614 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 139616 img_proc.colorpxls_rght[6]
.sym 139617 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 139618 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 139620 img_proc.colorpxls_rght[7]
.sym 139621 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 139622 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 139624 img_proc.colorpxls_rght[8]
.sym 139625 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 139626 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 139628 img_proc.colorpxls_rght[9]
.sym 139629 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 139631 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 139632 img_proc.colorpxls_rght[10]
.sym 139633 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[10]
.sym 139637 img_proc.colorpxls_rght[4]
.sym 139640 img_proc.colorpxls_rght[0]
.sym 139641 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 139645 img_proc.colorpxls_rght[1]
.sym 139646 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 139648 img_proc.colorpxls_rght[1]
.sym 139649 img_proc.colorpxls_rght[0]
.sym 139653 img_proc.colorpxls_rght[7]
.sym 139655 img_proc.colorpxls[1]
.sym 139656 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 139659 img_proc.colorpxls[2]
.sym 139660 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_6_I1
.sym 139663 img_proc.colorpxls[3]
.sym 139664 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 139667 img_proc.colorpxls[4]
.sym 139668 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 139671 img_proc.colorpxls[5]
.sym 139672 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 139675 img_proc.colorpxls[6]
.sym 139676 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 139679 img_proc.colorpxls[7]
.sym 139680 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 139683 img_proc.colorpxls[8]
.sym 139684 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 139687 img_proc.colorpxls[9]
.sym 139688 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 139691 img_proc.colorpxls[10]
.sym 139692 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 139695 img_proc.colorpxls[11]
.sym 139696 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_I2_I3_SB_CARRY_CO_I1
.sym 139700 img_proc.centroid_tmp_SB_LUT4_O_2_I2
.sym 139701 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_I2_I3
.sym 139703 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O
.sym 139704 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_LUT4_O_I2
.sym 139705 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_LUT4_O_I3
.sym 139707 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O
.sym 139708 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 139709 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 139710 img_proc.colorpxls[9]
.sym 139711 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O
.sym 139712 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 139713 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 139717 img_proc.colorpxls_rght[0]
.sym 139719 img_proc.colorpxls_rght[0]
.sym 139720 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 139723 img_proc.colorpxls_rght[1]
.sym 139724 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_6_I1
.sym 139725 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
.sym 139727 img_proc.colorpxls_rght[2]
.sym 139728 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 139729 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[2]
.sym 139731 img_proc.colorpxls_rght[3]
.sym 139732 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 139733 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[3]
.sym 139735 img_proc.colorpxls_rght[4]
.sym 139736 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 139737 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[4]
.sym 139739 img_proc.colorpxls_rght[5]
.sym 139740 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 139741 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[5]
.sym 139743 img_proc.colorpxls_rght[6]
.sym 139744 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 139745 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[6]
.sym 139747 img_proc.colorpxls_rght[7]
.sym 139748 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 139749 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[7]
.sym 139751 img_proc.colorpxls_rght[8]
.sym 139752 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 139753 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[8]
.sym 139755 img_proc.colorpxls_rght[9]
.sym 139756 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 139757 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[9]
.sym 139759 img_proc.colorpxls_rght[10]
.sym 139760 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 139761 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[10]
.sym 139762 img_proc.colorpxls[11]
.sym 139763 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O
.sym 139764 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_I1_SB_LUT4_O_I2
.sym 139765 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_I1_SB_LUT4_O_I3
.sym 139766 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_6_I1
.sym 139767 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 139768 img_proc.colorpxls[8]
.sym 139769 img_proc.colorpxls[5]
.sym 139771 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1
.sym 139772 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 139773 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 139775 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O
.sym 139776 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_I1_SB_LUT4_O_I3
.sym 139777 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_I1_SB_LUT4_O_I2
.sym 139778 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 139779 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_I1
.sym 139780 img_proc.colorpxls[6]
.sym 139781 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_I3
.sym 139783 img_proc.colorpxls[4]
.sym 139784 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_7_I1
.sym 139787 img_proc.colorpxls[5]
.sym 139788 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_6_I1
.sym 139791 img_proc.colorpxls[6]
.sym 139792 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_I3
.sym 139795 img_proc.colorpxls[7]
.sym 139796 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I2_SB_LUT4_O_I2
.sym 139799 img_proc.colorpxls[8]
.sym 139800 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 139803 img_proc.colorpxls[9]
.sym 139804 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 139807 img_proc.colorpxls[10]
.sym 139808 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 139811 img_proc.colorpxls[11]
.sym 139812 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.sym 139816 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1
.sym 139820 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 139824 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 139829 $nextpnr_ICESTORM_LC_29$I3
.sym 139831 img_proc.centroid_tmp_SB_LUT4_O_2_I1
.sym 139832 img_proc.centroid_tmp_SB_LUT4_O_2_I2
.sym 139833 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 139834 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO
.sym 139835 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 139836 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I2
.sym 139837 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I3
.sym 139839 img_proc.centroid_tmp_SB_LUT4_O_I0
.sym 139840 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I1
.sym 139841 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O
.sym 139842 img_proc.centroid_tmp_SB_LUT4_O_I0
.sym 139843 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I1
.sym 139844 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2
.sym 139845 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O
.sym 139847 img_proc.centroid_tmp_SB_LUT4_O_7_I2_SB_LUT4_O_I1
.sym 139848 img_proc.centroid_tmp_SB_LUT4_O_7_I2_SB_LUT4_O_I2
.sym 139849 img_proc.centroid_tmp_SB_LUT4_O_7_I2_SB_LUT4_O_I3
.sym 139850 $PACKER_GND_NET
.sym 139855 img_proc.centroid_tmp_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 139856 img_proc.colorpxls_bin67[7]
.sym 139857 img_proc.colorpxls[8]
.sym 139860 img_proc.centroid_tmp_SB_LUT4_O_1_I1_SB_LUT4_O_I3
.sym 139861 img_proc.centroid_tmp_SB_LUT4_O_I2
.sym 139864 img_proc.centroid_tmp_SB_LUT4_O_I2
.sym 139865 img_proc.centroid_tmp_SB_LUT4_O_1_I1_SB_LUT4_O_I3
.sym 139869 img_proc.colorpxls[5]
.sym 139872 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I2_SB_LUT4_O_I2
.sym 139873 img_proc.colorpxls[7]
.sym 139874 img_proc.centroid_tmp_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 139875 img_proc.centroid_tmp_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 139876 img_proc.centroid_tmp_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 139877 img_proc.centroid_tmp_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 139879 img_proc.histogram[0][0]
.sym 139880 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 139883 img_proc.histogram[0][1]
.sym 139884 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 139887 img_proc.histogram[0][2]
.sym 139888 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 139891 img_proc.histogram[0][3]
.sym 139892 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 139895 img_proc.histogram[0][4]
.sym 139896 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 139899 img_proc.histogram[0][5]
.sym 139900 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 139903 img_proc.histogram[0][6]
.sym 139904 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 139907 img_proc.histogram[0][7]
.sym 139908 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 139911 img_proc.histogram[0][8]
.sym 139912 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 139916 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 139920 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 139925 $nextpnr_ICESTORM_LC_32$I3
.sym 139926 cam_fb.ram.0.1.0_RDATA_SB_LUT4_I0_O
.sym 139927 cam_fb.ram.0.0.0_RDATA_SB_LUT4_I0_O
.sym 139928 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 139929 cam_fb.ram.0.4.0_RDATA
.sym 139930 cam_fb.ram.1.1.0_RDATA_SB_LUT4_I0_O
.sym 139931 cam_fb.ram.1.0.0_RDATA_SB_LUT4_I0_O
.sym 139932 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 139933 cam_fb.ram.1.4.0_RDATA
.sym 139934 cam_fb.ram.0.0.0_RCLKE
.sym 139938 cam_fb.ram.0.2.0_RCLKE
.sym 139942 orig_img_addr[9]
.sym 139943 orig_img_addr[7]
.sym 139944 orig_img_addr[5]
.sym 139945 orig_img_addr[4]
.sym 139947 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_I3_SB_LUT4_O_I1
.sym 139948 orig_img_addr[8]
.sym 139949 orig_img_addr[6]
.sym 139950 capture.data_rg3[3]
.sym 139959 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_I1
.sym 139960 cam_fb.ram.0.4.0_RCLKE
.sym 139961 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_I3
.sym 139962 img_proc.col_rg[5]
.sym 139963 img_proc.col_rg[4]
.sym 139964 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I2
.sym 139965 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I0_SB_LUT4_O_I3
.sym 139966 orig_img_addr[3]
.sym 139967 orig_img_addr[2]
.sym 139968 orig_img_addr[1]
.sym 139969 orig_img_addr[0]
.sym 139970 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 139971 rgbfilter[0]
.sym 139972 rgbfilter[2]
.sym 139973 rgbfilter[1]
.sym 139975 orig_img_addr[0]
.sym 139980 orig_img_addr[1]
.sym 139982 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 139984 orig_img_addr[2]
.sym 139985 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 139986 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 139988 orig_img_addr[3]
.sym 139989 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[3]
.sym 139990 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 139992 orig_img_addr[4]
.sym 139993 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[4]
.sym 139994 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 139996 orig_img_addr[5]
.sym 139997 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[5]
.sym 139998 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 140000 orig_img_addr[6]
.sym 140001 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[6]
.sym 140002 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 140004 orig_img_addr[7]
.sym 140005 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[7]
.sym 140006 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 140008 orig_img_addr[8]
.sym 140009 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[8]
.sym 140010 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 140012 orig_img_addr[9]
.sym 140013 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[9]
.sym 140014 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 140016 orig_img_addr[10]
.sym 140017 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[10]
.sym 140018 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 140020 orig_img_addr[11]
.sym 140021 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[11]
.sym 140023 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 140024 orig_img_addr[12]
.sym 140025 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[12]
.sym 140026 img_proc.col[6]
.sym 140033 img_proc.col[2]
.sym 140034 img_proc.col[3]
.sym 140038 cam_fb.ram.2.0.0_RDATA
.sym 140039 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 140040 cam_fb.ram.2.3.0_RDATA
.sym 140041 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 140042 cam_fb.ram.2.1.0_RDATA
.sym 140043 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 140044 cam_fb.ram.2.2.0_RDATA
.sym 140045 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 140048 proc_fb.ram.0.4.0_RDATA
.sym 140049 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_I1
.sym 140053 img_proc.col[0]
.sym 140057 orig_img_addr[0]
.sym 140063 orig_img_addr[11]
.sym 140064 orig_img_addr[10]
.sym 140065 orig_img_addr[12]
.sym 140066 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 140068 orig_img_addr[1]
.sym 140069 orig_img_addr[0]
.sym 140070 orig_img_addr[11]
.sym 140075 orig_img_addr[11]
.sym 140076 orig_img_addr[10]
.sym 140077 orig_img_addr[12]
.sym 140078 $PACKER_VCC_NET
.sym 140082 orig_img_addr[10]
.sym 140086 orig_img_addr[12]
.sym 140094 proc_we
.sym 140095 proc_img_addr[12]
.sym 140096 proc_img_addr[11]
.sym 140097 proc_img_addr[10]
.sym 140101 proc_fb.ram.0.2.0_RCLKE
.sym 140107 capture.href_rg3
.sym 140108 capture.pclk_rise
.sym 140109 capture.vsync_3up
.sym 140111 capture.pclk_rise_post
.sym 140112 capture.href_rg3
.sym 140113 capture.cnt_byte
.sym 140115 capture.href_rg3
.sym 140116 capture.cnt_byte
.sym 140117 capture.pclk_rise
.sym 140119 capture.href_rg3
.sym 140120 capture.pclk_rise
.sym 140121 capture.cnt_byte
.sym 140125 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I3_I2
.sym 140126 capture.href_rg2
.sym 140130 capture.pclk_rise
.sym 140135 capture.vsync_3up
.sym 140136 capture.href_rg3
.sym 140137 capture.href_rg2
.sym 140140 capture.cnt_byte_SB_LUT4_I2_O
.sym 140141 capture.href_rg3_SB_LUT4_I2_O
.sym 140144 capture.cnt_pxl_SB_DFFER_Q_6_D_SB_LUT4_O_I3
.sym 140145 capture.vsync_3up
.sym 140148 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 140149 capture.vsync_3up
.sym 140152 capture.cnt_pxl_SB_DFFER_Q_1_D_SB_LUT4_O_I3
.sym 140153 capture.vsync_3up
.sym 140156 capture.cnt_pxl_SB_DFFER_Q_7_D_SB_LUT4_O_I3
.sym 140157 capture.vsync_3up
.sym 140160 capture.cnt_pxl_SB_DFFER_Q_5_D_SB_LUT4_O_I3
.sym 140161 capture.vsync_3up
.sym 140167 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 140172 capture.cnt_pxl_base[5]
.sym 140173 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 140175 $PACKER_VCC_NET
.sym 140176 capture.cnt_pxl_base[6]
.sym 140177 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 140180 capture.cnt_pxl_base[7]
.sym 140181 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 140184 capture.cnt_pxl_base[8]
.sym 140185 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 140188 capture.cnt_pxl_base[9]
.sym 140189 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 140192 capture.cnt_pxl_base[10]
.sym 140193 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 140196 capture.cnt_pxl_base[11]
.sym 140197 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 140200 capture.cnt_pxl_base[12]
.sym 140201 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[8]
.sym 140212 capture.cnt_pxl_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 140213 capture.vsync_3up
.sym 140220 capture.cnt_pxl_SB_DFFER_Q_2_D_SB_LUT4_O_I3
.sym 140221 capture.vsync_3up
.sym 140224 capture.cnt_pxl_SB_DFFER_Q_3_D_SB_LUT4_O_I3
.sym 140225 capture.vsync_3up
.sym 140228 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 140229 capture.vsync_3up
.sym 140356 camera_config_steps[3]
.sym 140357 camera_config_steps[2]
.sym 140359 camera_config_steps[0]
.sym 140364 camera_config_steps[1]
.sym 140368 camera_config_steps[2]
.sym 140369 controller.i_regs.cnt_reg_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 140372 camera_config_steps[3]
.sym 140373 controller.i_regs.cnt_reg_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 140376 camera_config_steps[4]
.sym 140377 controller.i_regs.cnt_reg_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 140380 camera_config_steps[5]
.sym 140381 controller.i_regs.cnt_reg_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 140383 led_SB_LUT4_O_I1
.sym 140384 centroid[4]
.sym 140385 camera_config_steps[4]
.sym 140386 camera_config_steps[0]
.sym 140387 camera_config_steps[1]
.sym 140388 camera_config_steps[3]
.sym 140389 camera_config_steps[2]
.sym 140395 led_SB_LUT4_O_I1
.sym 140396 centroid[1]
.sym 140397 camera_config_steps[1]
.sym 140399 led_SB_LUT4_O_I1
.sym 140400 centroid[3]
.sym 140401 camera_config_steps[3]
.sym 140408 camera_config_steps[1]
.sym 140409 camera_config_steps[0]
.sym 140415 led_SB_LUT4_O_I1
.sym 140416 centroid[2]
.sym 140417 camera_config_steps[2]
.sym 140421 camera_config_steps[0]
.sym 140423 led_SB_LUT4_O_I1
.sym 140424 centroid[0]
.sym 140425 camera_config_steps[0]
.sym 140431 led_SB_LUT4_O_I1
.sym 140432 centroid[5]
.sym 140433 camera_config_steps[5]
.sym 140449 centroid[1]
.sym 140590 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 140591 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 140592 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 140593 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 140602 img_proc.colorpxls_left[1]
.sym 140603 img_proc.colorpxls_rght[1]
.sym 140604 img_proc.colorpxls_left[3]
.sym 140605 img_proc.colorpxls_rght[3]
.sym 140606 img_proc.colorpxls_left[7]
.sym 140607 img_proc.colorpxls_rght[7]
.sym 140608 img_proc.colorpxls_rght[0]
.sym 140609 img_proc.colorpxls_left[0]
.sym 140610 img_proc.colorpxls_left[4]
.sym 140611 img_proc.colorpxls_rght[4]
.sym 140612 img_proc.colorpxls_left[2]
.sym 140613 img_proc.colorpxls_rght[2]
.sym 140615 img_proc.colorpxls[0]
.sym 140620 img_proc.colorpxls[1]
.sym 140622 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 140624 img_proc.colorpxls[2]
.sym 140625 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 140626 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 140628 img_proc.colorpxls[3]
.sym 140629 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 140630 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 140632 img_proc.colorpxls[4]
.sym 140633 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 140634 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 140636 img_proc.colorpxls[5]
.sym 140637 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 140638 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 140640 img_proc.colorpxls[6]
.sym 140641 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 140642 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 140644 img_proc.colorpxls[7]
.sym 140645 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 140646 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 140648 img_proc.colorpxls[8]
.sym 140649 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 140650 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 140652 img_proc.colorpxls[9]
.sym 140653 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 140654 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 140656 img_proc.colorpxls[10]
.sym 140657 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[10]
.sym 140659 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 140660 img_proc.colorpxls[11]
.sym 140661 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[11]
.sym 140662 img_proc.colorpxls_left[8]
.sym 140663 img_proc.colorpxls_rght[8]
.sym 140664 img_proc.colorpxls_left[6]
.sym 140665 img_proc.colorpxls_rght[6]
.sym 140669 img_proc.colorpxls_rght[3]
.sym 140671 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 140672 img_proc.col_inframe[5]
.sym 140673 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 140677 img_proc.colorpxls_rght[2]
.sym 140679 img_proc.colorpxls_left[0]
.sym 140680 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 140683 img_proc.colorpxls_left[1]
.sym 140684 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_6_I1
.sym 140685 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
.sym 140687 img_proc.colorpxls_left[2]
.sym 140688 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 140689 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[2]
.sym 140691 img_proc.colorpxls_left[3]
.sym 140692 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 140693 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[3]
.sym 140695 img_proc.colorpxls_left[4]
.sym 140696 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 140697 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[4]
.sym 140699 img_proc.colorpxls_left[5]
.sym 140700 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 140701 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[5]
.sym 140703 img_proc.colorpxls_left[6]
.sym 140704 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 140705 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[6]
.sym 140707 img_proc.colorpxls_left[7]
.sym 140708 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 140709 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[7]
.sym 140711 img_proc.colorpxls_left[8]
.sym 140712 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 140713 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[8]
.sym 140715 img_proc.colorpxls_left[9]
.sym 140716 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 140717 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[9]
.sym 140719 img_proc.colorpxls_left[10]
.sym 140720 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_I2_I3_SB_CARRY_CO_I1
.sym 140721 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[10]
.sym 140725 $nextpnr_ICESTORM_LC_9$I3
.sym 140726 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I1_SB_LUT4_O_I0
.sym 140727 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I1_SB_LUT4_O_I1
.sym 140728 img_proc.colorpxls_left[5]
.sym 140729 img_proc.colorpxls_rght[5]
.sym 140733 img_proc.colorpxls_left[4]
.sym 140737 img_proc.colorpxls_left[6]
.sym 140741 img_proc.colorpxls_rght[8]
.sym 140742 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 140743 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I1
.sym 140744 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I2
.sym 140745 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I3
.sym 140746 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 140747 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I1
.sym 140748 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_6_I1_SB_LUT4_O_I2
.sym 140749 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_6_I1_SB_LUT4_O_I3
.sym 140750 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 140751 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I1
.sym 140752 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 140753 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 140754 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 140755 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I1
.sym 140756 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O
.sym 140757 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O
.sym 140760 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 140761 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I1
.sym 140762 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 140763 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I1
.sym 140764 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 140765 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 140769 img_proc.colorpxls_left[3]
.sym 140770 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 140771 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I1
.sym 140772 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1_SB_LUT4_O_I2
.sym 140773 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1_SB_LUT4_O_I3
.sym 140775 img_proc.colorpxls[1]
.sym 140776 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 140779 img_proc.colorpxls[2]
.sym 140780 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_6_I1
.sym 140783 img_proc.colorpxls[3]
.sym 140784 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 140787 img_proc.colorpxls[4]
.sym 140788 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 140791 img_proc.colorpxls[5]
.sym 140792 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 140795 img_proc.colorpxls[6]
.sym 140796 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 140799 img_proc.colorpxls[7]
.sym 140800 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 140803 img_proc.colorpxls[8]
.sym 140804 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 140807 img_proc.colorpxls[9]
.sym 140808 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 140811 img_proc.colorpxls[10]
.sym 140812 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 140815 img_proc.colorpxls[11]
.sym 140816 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 140818 img_proc.centroid_tmp_SB_LUT4_O_5_I1
.sym 140819 img_proc.centroid_tmp_SB_LUT4_O_5_I2
.sym 140820 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O
.sym 140821 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3
.sym 140822 img_proc.centroid_tmp_SB_LUT4_O_7_I1
.sym 140823 img_proc.centroid_tmp_SB_LUT4_O_5_I1
.sym 140824 img_proc.centroid_tmp_SB_LUT4_O_5_I2
.sym 140825 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 140828 img_proc.centroid_tmp_SB_LUT4_O_6_I2
.sym 140829 img_proc.centroid_tmp_SB_LUT4_O_7_I2
.sym 140831 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O
.sym 140832 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 140833 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 140835 img_proc.centroid_tmp_SB_LUT4_O_I0
.sym 140836 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 140837 img_proc.centroid_tmp_SB_LUT4_O_4_I3
.sym 140839 img_proc.colorpxls_bin67[0]
.sym 140840 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 140843 img_proc.colorpxls_bin67[1]
.sym 140844 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 140847 img_proc.colorpxls_bin67[2]
.sym 140848 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 140851 img_proc.colorpxls_bin67[3]
.sym 140852 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 140855 img_proc.colorpxls_bin67[4]
.sym 140856 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 140859 img_proc.colorpxls_bin67[5]
.sym 140860 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 140863 img_proc.colorpxls_bin67[6]
.sym 140864 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 140867 img_proc.colorpxls_bin67[7]
.sym 140868 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 140871 img_proc.colorpxls_bin67[8]
.sym 140872 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 140875 img_proc.colorpxls_bin67[9]
.sym 140876 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 140879 img_proc.colorpxls_bin67[10]
.sym 140880 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 140885 $nextpnr_ICESTORM_LC_27$I3
.sym 140886 img_proc.colorpxls_bin67[8]
.sym 140887 img_proc.colorpxls[9]
.sym 140888 img_proc.colorpxls[1]
.sym 140889 img_proc.colorpxls_bin67[0]
.sym 140892 img_proc.colorpxls_bin67[0]
.sym 140893 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 140894 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 140896 img_proc.colorpxls_bin67[1]
.sym 140897 img_proc.colorpxls_bin67[0]
.sym 140898 img_proc.colorpxls[2]
.sym 140899 img_proc.colorpxls_bin67[1]
.sym 140900 img_proc.colorpxls_bin67[6]
.sym 140901 img_proc.colorpxls[7]
.sym 140902 img_proc.histogram[0][8]
.sym 140903 img_proc.colorpxls[9]
.sym 140904 img_proc.colorpxls[10]
.sym 140905 img_proc.colorpxls[11]
.sym 140906 cam_fb.ram.1.0.0_RDATA
.sym 140907 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 140908 cam_fb.ram.1.3.0_RDATA
.sym 140909 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 140910 img_proc.colorpxls[3]
.sym 140911 img_proc.histogram[0][2]
.sym 140912 img_proc.colorpxls[1]
.sym 140913 img_proc.histogram[0][0]
.sym 140914 img_proc.histogram[0][6]
.sym 140915 img_proc.colorpxls[7]
.sym 140916 img_proc.colorpxls[6]
.sym 140917 img_proc.histogram[0][5]
.sym 140918 img_proc.centroid_tmp_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 140919 img_proc.centroid_tmp_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 140920 img_proc.centroid_tmp_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 140921 img_proc.centroid_tmp_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 140922 cam_fb.ram.0.0.0_RDATA
.sym 140923 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 140924 cam_fb.ram.0.3.0_RDATA
.sym 140925 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 140926 img_proc.colorpxls[4]
.sym 140927 img_proc.histogram[0][3]
.sym 140928 img_proc.colorpxls[2]
.sym 140929 img_proc.histogram[0][1]
.sym 140930 cam_fb.ram.1.1.0_RDATA
.sym 140931 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 140932 cam_fb.ram.1.2.0_RDATA
.sym 140933 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 140935 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 140936 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 140937 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 140938 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 140942 cam_fb.ram.0.1.0_RDATA
.sym 140943 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 140944 cam_fb.ram.0.2.0_RDATA
.sym 140945 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 140946 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I0
.sym 140947 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I1
.sym 140948 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I2
.sym 140949 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O
.sym 140950 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 140956 proc_fb.dina_SB_LUT4_O_4_I2
.sym 140957 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O
.sym 140958 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 140962 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 140966 proc_fb.ram.0.0.0_RDATA_1
.sym 140967 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I1
.sym 140968 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I3
.sym 140969 proc_fb.ram.0.2.0_RDATA_1
.sym 140971 proc_fb.ram.0.0.0_RDATA_1_SB_LUT4_I0_O
.sym 140972 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I3_I2
.sym 140973 proc_fb.ram.0.1.0_RDATA_1
.sym 140974 proc_fb.ram.1.0.0_RDATA
.sym 140975 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I1
.sym 140976 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I3
.sym 140977 proc_fb.ram.1.2.0_RDATA
.sym 140978 proc_fb.ram.1.1.0_RDATA
.sym 140979 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I3_I2
.sym 140980 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_I3
.sym 140981 proc_fb.ram.1.3.0_RDATA
.sym 140982 proc_fb.ram.0.0.0_RDATA
.sym 140983 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I1
.sym 140984 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_I3
.sym 140985 proc_fb.ram.0.3.0_RDATA
.sym 140986 proc_fb.ram.1.1.0_RDATA_SB_LUT4_I0_O
.sym 140987 proc_fb.ram.1.0.0_RDATA_SB_LUT4_I0_O
.sym 140988 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_I1
.sym 140989 proc_fb.ram.1.4.0_RDATA
.sym 140994 orig_img_addr[1]
.sym 140999 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[1]
.sym 141004 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 141008 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 141011 $PACKER_VCC_NET
.sym 141012 img_proc.col_inframe[3]
.sym 141016 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 141020 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 141024 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 141027 $PACKER_VCC_NET
.sym 141029 $nextpnr_ICESTORM_LC_24$I3
.sym 141030 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I0_SB_LUT4_O_I0
.sym 141031 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I0_SB_LUT4_O_I1
.sym 141032 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I0_SB_LUT4_O_I2
.sym 141033 $nextpnr_ICESTORM_LC_24$COUT
.sym 141037 img_proc.col_rg[6]
.sym 141040 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 141041 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 141042 img_proc.col[4]
.sym 141046 img_proc.col[6]
.sym 141047 img_proc.col[3]
.sym 141048 img_proc.col[2]
.sym 141049 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 141050 img_proc.col[1]
.sym 141051 img_proc.col[0]
.sym 141052 img_proc.col[5]
.sym 141053 img_proc.col[4]
.sym 141054 img_proc.col[5]
.sym 141061 img_proc.col_rg[3]
.sym 141063 img_proc.col[0]
.sym 141066 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 141068 img_proc.col[1]
.sym 141069 img_proc.col[0]
.sym 141070 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 141072 img_proc.col[2]
.sym 141073 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 141074 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 141076 img_proc.col[3]
.sym 141077 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I3[3]
.sym 141078 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 141080 img_proc.col[4]
.sym 141081 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I3[4]
.sym 141082 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 141084 img_proc.col[5]
.sym 141085 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I3[5]
.sym 141087 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 141088 img_proc.col[6]
.sym 141089 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I3[6]
.sym 141090 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0
.sym 141091 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I1
.sym 141092 img_proc.row_num[2]
.sym 141093 img_proc.row_num[3]
.sym 141095 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[2]
.sym 141099 $PACKER_VCC_NET
.sym 141100 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 141104 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 141107 $PACKER_VCC_NET
.sym 141108 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 141111 $PACKER_VCC_NET
.sym 141112 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 141117 $nextpnr_ICESTORM_LC_41$I3
.sym 141118 proc_we
.sym 141119 proc_img_addr[10]
.sym 141120 proc_img_addr[11]
.sym 141121 proc_img_addr[12]
.sym 141125 img_proc.row_num[2]
.sym 141134 proc_fb.ram.0.3.0_RCLKE
.sym 141138 proc_we
.sym 141139 proc_img_addr[11]
.sym 141140 proc_img_addr[10]
.sym 141141 proc_img_addr[12]
.sym 141142 proc_we
.sym 141143 proc_img_addr[11]
.sym 141144 proc_img_addr[10]
.sym 141145 proc_img_addr[12]
.sym 141150 proc_we
.sym 141151 proc_img_addr[11]
.sym 141152 proc_img_addr[10]
.sym 141153 proc_img_addr[12]
.sym 141154 proc_fb.ram.0.2.0_RCLKE
.sym 141174 $PACKER_GND_NET
.sym 141182 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_I3
.sym 141183 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I3
.sym 141184 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I3_I2
.sym 141185 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I1
.sym 141218 $PACKER_GND_NET
.sym 141222 capture.href_rg2
.sym 141223 capture.vsync_3up
.sym 141224 capture.cnt_pxl_base[0]
.sym 141225 capture_addr[0]
.sym 141230 capture.href_rg2
.sym 141231 capture.vsync_3up
.sym 141232 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2
.sym 141233 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 141250 capture.href_rg2
.sym 141251 capture.vsync_3up
.sym 141252 capture.cnt_pxl_SB_DFFER_Q_3_D_SB_LUT4_O_I2
.sym 141253 capture.cnt_pxl_SB_DFFER_Q_3_D_SB_LUT4_O_I3
.sym 141341 led[3]$SB_IO_OUT
.sym 141365 display_img_addr[9]
.sym 141381 proc_fb.ram.0.3.0_RDATA
.sym 141405 proc_img_addr[9]
.sym 141493 proc_fb.ram.1.3.0_RDATA
.sym 141509 proc_img_pxl[7]
.sym 141513 proc_img_addr[9]
.sym 141529 proc_img_addr[9]
.sym 141549 proc_img_addr[6]
.sym 141575 img_proc.colorpxls_bin012[0]
.sym 141580 img_proc.colorpxls_bin012[1]
.sym 141582 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 141584 img_proc.colorpxls_bin012[2]
.sym 141585 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 141586 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 141588 img_proc.colorpxls_bin012[3]
.sym 141589 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 141590 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 141592 img_proc.colorpxls_bin012[4]
.sym 141593 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 141594 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 141596 img_proc.colorpxls_bin012[5]
.sym 141597 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 141598 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 141600 img_proc.colorpxls_bin012[6]
.sym 141601 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 141602 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 141604 img_proc.colorpxls_bin012[7]
.sym 141605 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 141606 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 141608 img_proc.colorpxls_bin012[8]
.sym 141609 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 141610 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 141612 img_proc.colorpxls_bin012[9]
.sym 141613 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 141615 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 141616 img_proc.colorpxls_bin012[10]
.sym 141617 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[10]
.sym 141619 img_proc.colorpxls_left_SB_DFFER_Q_E
.sym 141620 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 141621 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 141629 proc_img_addr[9]
.sym 141632 img_proc.colorpxls_bin012[0]
.sym 141633 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 141634 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 141636 img_proc.colorpxls_bin012[1]
.sym 141637 img_proc.colorpxls_bin012[0]
.sym 141639 img_proc.colorpxls_left[0]
.sym 141644 img_proc.colorpxls_left[1]
.sym 141646 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 141648 img_proc.colorpxls_left[2]
.sym 141649 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 141650 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 141652 img_proc.colorpxls_left[3]
.sym 141653 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 141654 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 141656 img_proc.colorpxls_left[4]
.sym 141657 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 141658 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 141660 img_proc.colorpxls_left[5]
.sym 141661 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 141662 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 141664 img_proc.colorpxls_left[6]
.sym 141665 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 141666 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 141668 img_proc.colorpxls_left[7]
.sym 141669 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 141670 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 141672 img_proc.colorpxls_left[8]
.sym 141673 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 141674 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 141676 img_proc.colorpxls_left[9]
.sym 141677 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 141679 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 141680 img_proc.colorpxls_left[10]
.sym 141681 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[10]
.sym 141683 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 141684 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 141685 img_proc.col_inframe[5]
.sym 141688 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 141689 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 141694 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 141696 img_proc.colorpxls_left[1]
.sym 141697 img_proc.colorpxls_left[0]
.sym 141700 img_proc.colorpxls_left[0]
.sym 141701 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 141704 img_proc.colorpxls[0]
.sym 141705 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 141706 img_proc.colorpxls_left[9]
.sym 141707 img_proc.colorpxls_rght[9]
.sym 141708 img_proc.colorpxls_left[10]
.sym 141709 img_proc.colorpxls_rght[10]
.sym 141713 img_proc.colorpxls_rght[6]
.sym 141717 img_proc.colorpxls_rght[5]
.sym 141718 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 141720 img_proc.colorpxls[1]
.sym 141721 img_proc.colorpxls[0]
.sym 141725 img_proc.colorpxls_left[1]
.sym 141733 proc_img_addr[6]
.sym 141741 img_proc.colorpxls_rght[10]
.sym 141749 img_proc.colorpxls_rght[9]
.sym 141757 img_proc.colorpxls_left[8]
.sym 141761 img_proc.colorpxls_left[10]
.sym 141769 img_proc.colorpxls_left[7]
.sym 141773 proc_img_addr[9]
.sym 141777 img_proc.colorpxls_left[5]
.sym 141785 img_proc.colorpxls_left[9]
.sym 141789 img_proc.colorpxls_left[2]
.sym 141797 img_proc.colorpxls_left[0]
.sym 141799 img_proc.colorpxls_bin01[0]
.sym 141804 img_proc.colorpxls_bin01[1]
.sym 141806 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 141808 img_proc.colorpxls_bin01[2]
.sym 141809 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 141810 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 141812 img_proc.colorpxls_bin01[3]
.sym 141813 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 141814 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 141816 img_proc.colorpxls_bin01[4]
.sym 141817 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 141818 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 141820 img_proc.colorpxls_bin01[5]
.sym 141821 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 141822 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 141824 img_proc.colorpxls_bin01[6]
.sym 141825 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 141826 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 141828 img_proc.colorpxls_bin01[7]
.sym 141829 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 141830 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 141832 img_proc.colorpxls_bin01[8]
.sym 141833 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 141834 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 141836 img_proc.colorpxls_bin01[9]
.sym 141837 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 141839 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 141840 img_proc.colorpxls_bin01[10]
.sym 141841 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[10]
.sym 141843 img_proc.histogram[0]_SB_DFFER_Q_E
.sym 141844 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 141845 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 141848 img_proc.colorpxls_bin01[0]
.sym 141849 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 141853 proc_img_addr[8]
.sym 141854 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 141856 img_proc.colorpxls_bin01[1]
.sym 141857 img_proc.colorpxls_bin01[0]
.sym 141861 img_proc.colorpxls[8]
.sym 141862 img_proc.colorpxls[4]
.sym 141863 img_proc.colorpxls_bin67[3]
.sym 141864 img_proc.colorpxls_bin67[4]
.sym 141865 img_proc.colorpxls[5]
.sym 141869 img_proc.colorpxls[10]
.sym 141870 img_proc.centroid_tmp_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 141871 img_proc.centroid_tmp_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 141872 img_proc.colorpxls_bin67[9]
.sym 141873 img_proc.colorpxls[10]
.sym 141876 proc_fb.dina_SB_LUT4_O_8_I2
.sym 141877 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O
.sym 141881 img_proc.colorpxls[2]
.sym 141885 img_proc.colorpxls[1]
.sym 141886 img_proc.colorpxls_bin67[5]
.sym 141887 img_proc.colorpxls[6]
.sym 141888 img_proc.colorpxls_bin67[2]
.sym 141889 img_proc.colorpxls[3]
.sym 141891 img_proc.centroid_tmp_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 141892 img_proc.colorpxls_bin67[10]
.sym 141893 img_proc.colorpxls[11]
.sym 141895 img_proc.colorpxls_bin67[0]
.sym 141900 img_proc.colorpxls_bin67[1]
.sym 141902 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 141904 img_proc.colorpxls_bin67[2]
.sym 141905 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 141906 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 141908 img_proc.colorpxls_bin67[3]
.sym 141909 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 141910 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 141912 img_proc.colorpxls_bin67[4]
.sym 141913 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 141914 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 141916 img_proc.colorpxls_bin67[5]
.sym 141917 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 141918 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 141920 img_proc.colorpxls_bin67[6]
.sym 141921 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 141922 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 141924 img_proc.colorpxls_bin67[7]
.sym 141925 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 141926 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 141928 img_proc.colorpxls_bin67[8]
.sym 141929 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 141930 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 141932 img_proc.colorpxls_bin67[9]
.sym 141933 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 141935 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 141936 img_proc.colorpxls_bin67[10]
.sym 141937 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[10]
.sym 141938 img_proc.histogram[7][7]
.sym 141939 img_proc.colorpxls[8]
.sym 141940 img_proc.colorpxls[10]
.sym 141941 img_proc.colorpxls[11]
.sym 141943 img_proc.histogram[6]_SB_DFFER_Q_E
.sym 141944 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 141945 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 141946 proc_fb.ram.0.1.0_RDATA
.sym 141947 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I3_I2
.sym 141948 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I3
.sym 141949 proc_fb.ram.0.2.0_RDATA
.sym 141950 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 141951 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 141952 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 141953 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 141954 img_proc.colorpxls[8]
.sym 141955 img_proc.histogram[0][7]
.sym 141956 img_proc.colorpxls[5]
.sym 141957 img_proc.histogram[0][4]
.sym 141959 img_proc.histogram[7][0]
.sym 141960 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 141963 img_proc.histogram[7][1]
.sym 141964 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 141967 img_proc.histogram[7][2]
.sym 141968 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 141971 img_proc.histogram[7][3]
.sym 141972 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 141975 img_proc.histogram[7][4]
.sym 141976 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 141979 img_proc.histogram[7][5]
.sym 141980 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 141983 img_proc.histogram[7][6]
.sym 141984 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 141987 img_proc.histogram[7][7]
.sym 141988 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 141991 img_proc.histogram[7][8]
.sym 141992 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 141996 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 142000 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 142005 $nextpnr_ICESTORM_LC_35$I3
.sym 142008 img_proc.histogram[7][4]
.sym 142009 img_proc.colorpxls[5]
.sym 142010 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 142011 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 142012 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 142013 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 142014 img_proc.histogram[7][0]
.sym 142015 img_proc.colorpxls[1]
.sym 142016 img_proc.histogram[7][3]
.sym 142017 img_proc.colorpxls[4]
.sym 142018 proc_fb.ram.1.0.0_RDATA_1
.sym 142019 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I1
.sym 142020 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_I3
.sym 142021 proc_fb.ram.1.3.0_RDATA_1
.sym 142022 $PACKER_GND_NET
.sym 142026 $PACKER_GND_NET
.sym 142033 img_proc.col_rg[5]
.sym 142034 img_proc.histogram[6][2]
.sym 142035 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 142036 img_proc.histogram[1][2]
.sym 142037 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 142038 proc_fb.ram.1.1.0_RDATA_1_SB_LUT4_I0_O
.sym 142039 proc_fb.ram.1.0.0_RDATA_1_SB_LUT4_I0_O
.sym 142040 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_I1
.sym 142041 proc_fb.ram.1.4.0_RDATA_1
.sym 142042 proc_fb.ram.1.1.0_RDATA_1
.sym 142043 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I3_I2
.sym 142044 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I3
.sym 142045 proc_fb.ram.1.2.0_RDATA_1
.sym 142046 proc_fb.ram.0.4.0_RDATA_1
.sym 142047 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_I1
.sym 142048 proc_fb.ram.0.3.0_RDATA_1
.sym 142049 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_I3
.sym 142053 img_proc.col_rg[4]
.sym 142055 img_proc.row_num[0]
.sym 142058 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 142060 img_proc.row_num[1]
.sym 142061 img_proc.row_num[0]
.sym 142062 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 142064 img_proc.row_num[2]
.sym 142065 img_proc.row_num_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 142066 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 142068 img_proc.row_num[3]
.sym 142069 img_proc.row_num_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 142070 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 142072 img_proc.row_num[4]
.sym 142073 img_proc.row_num_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 142075 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 142076 img_proc.row_num[5]
.sym 142077 img_proc.row_num_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 142084 img_proc.row_num[0]
.sym 142085 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 142089 img_proc.row_num[3]
.sym 142090 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 142091 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 142092 img_proc.row_num[2]
.sym 142093 img_proc.row_num[3]
.sym 142097 img_proc.row_num[4]
.sym 142098 img_proc.row_num[4]
.sym 142099 img_proc.row_num[5]
.sym 142100 img_proc.row_num[0]
.sym 142101 img_proc.row_num[1]
.sym 142105 img_proc.row_num[1]
.sym 142109 img_proc.row_num[5]
.sym 142113 img_proc.row_num[0]
.sym 142114 img_proc.row_num[1]
.sym 142115 img_proc.row_num[4]
.sym 142116 img_proc.row_num[5]
.sym 142117 img_proc.row_num[0]
.sym 142119 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI[1]
.sym 142123 $PACKER_VCC_NET
.sym 142124 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[2]
.sym 142127 $PACKER_VCC_NET
.sym 142128 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 142132 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 142136 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 142140 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 142145 $nextpnr_ICESTORM_LC_37$I3
.sym 142148 proc_fb.dina_SB_LUT4_O_I2
.sym 142149 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O
.sym 142150 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 142154 capture.pclk_rise_post_SB_LUT4_I1_O
.sym 142155 capture_addr[10]
.sym 142156 capture_addr[11]
.sym 142157 capture_addr[12]
.sym 142158 capture_addr[11]
.sym 142159 capture_addr[10]
.sym 142160 capture.pclk_rise_post_SB_LUT4_I1_O
.sym 142161 capture_addr[12]
.sym 142162 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 142170 capture_addr[12]
.sym 142171 capture.pclk_rise_post_SB_LUT4_I1_O
.sym 142172 capture_addr[11]
.sym 142173 capture_addr[10]
.sym 142174 capture_addr[11]
.sym 142175 capture.pclk_rise_post_SB_LUT4_I1_O
.sym 142176 capture_addr[10]
.sym 142177 capture_addr[12]
.sym 142178 capture.pclk_rise_post_SB_LUT4_I1_O
.sym 142179 capture_addr[11]
.sym 142180 capture_addr[10]
.sym 142181 capture_addr[12]
.sym 142182 proc_fb.ram.2.1.0_RDATA_1
.sym 142183 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I3_I2
.sym 142184 proc_fb.ram.2.2.0_RDATA_1
.sym 142185 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I3
.sym 142190 orig_img_addr[3]
.sym 142202 proc_fb.ram.2.0.0_RDATA
.sym 142203 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I1
.sym 142204 proc_fb.ram.2.2.0_RDATA
.sym 142205 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I3
.sym 142210 proc_fb.ram.2.0.0_RDATA_1
.sym 142211 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I1
.sym 142212 proc_fb.ram.2.3.0_RDATA_1
.sym 142213 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_I3
.sym 142231 proc_fb.ram.2.0.0_RDATA_1_SB_LUT4_I0_O
.sym 142232 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_I1
.sym 142233 proc_fb.ram.2.4.0_RDATA_1
.sym 142234 proc_fb.ram.2.4.0_RDATA
.sym 142235 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_I1
.sym 142236 proc_fb.ram.2.3.0_RDATA
.sym 142237 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_I3
.sym 142239 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_O
.sym 142240 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I3_I2
.sym 142241 proc_fb.ram.2.1.0_RDATA
.sym 142250 orig_img_addr[6]
.sym 142262 orig_img_addr[8]
.sym 142306 orig_img_addr[9]
.sym 142377 display_img_addr[2]
.sym 142457 $PACKER_VCC_NET
.sym 142461 display_img_addr[4]
.sym 142633 img_proc.colorpxls_bin012[3]
.sym 142641 img_proc.colorpxls_bin012[2]
.sym 142649 img_proc.colorpxls_bin012[1]
.sym 142653 img_proc.colorpxls_bin012[0]
.sym 142657 img_proc.colorpxls_bin012[5]
.sym 142661 img_proc.colorpxls_bin012[4]
.sym 142662 img_proc.centroid_tmp_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 142663 img_proc.centroid_tmp_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 142664 img_proc.colorpxls_bin012[2]
.sym 142665 img_proc.colorpxls[3]
.sym 142668 img_proc.colorpxls[6]
.sym 142669 img_proc.colorpxls_bin012[5]
.sym 142673 img_proc.colorpxls_bin012[7]
.sym 142674 img_proc.colorpxls_bin012[1]
.sym 142675 img_proc.colorpxls[2]
.sym 142676 img_proc.colorpxls[9]
.sym 142677 img_proc.colorpxls_bin012[8]
.sym 142678 img_proc.centroid_tmp_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 142679 img_proc.centroid_tmp_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 142680 img_proc.colorpxls[8]
.sym 142681 img_proc.colorpxls_bin012[7]
.sym 142682 img_proc.colorpxls_bin012[10]
.sym 142683 img_proc.colorpxls[11]
.sym 142684 img_proc.colorpxls[1]
.sym 142685 img_proc.colorpxls_bin012[0]
.sym 142686 img_proc.colorpxls_bin012[4]
.sym 142687 img_proc.colorpxls[5]
.sym 142688 img_proc.colorpxls[4]
.sym 142689 img_proc.colorpxls_bin012[3]
.sym 142693 img_proc.colorpxls_bin012[6]
.sym 142697 img_proc.colorpxls_bin012[10]
.sym 142701 img_proc.colorpxls_bin012[9]
.sym 142702 img_proc.colorpxls[10]
.sym 142703 img_proc.colorpxls_bin012[9]
.sym 142704 img_proc.colorpxls[7]
.sym 142705 img_proc.colorpxls_bin012[6]
.sym 142708 proc_fb.dina_SB_LUT4_O_6_I2
.sym 142709 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O
.sym 142713 img_proc.colorpxls_bin012[8]
.sym 142714 img_proc.centroid_tmp_SB_LUT4_O_5_I2_SB_LUT4_O_I0
.sym 142715 img_proc.centroid_tmp_SB_LUT4_O_5_I2_SB_LUT4_O_I1
.sym 142716 img_proc.centroid_tmp_SB_LUT4_O_5_I2_SB_LUT4_O_I2
.sym 142717 img_proc.centroid_tmp_SB_LUT4_O_5_I2_SB_LUT4_O_I3
.sym 142720 proc_fb.dina_SB_LUT4_O_7_I2
.sym 142721 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O
.sym 142724 proc_fb.dina_SB_LUT4_O_5_I2
.sym 142725 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O
.sym 142731 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 142732 img_proc.colorpxls_bin567[4]
.sym 142733 img_proc.colorpxls[5]
.sym 142741 proc_img_pxl[5]
.sym 142749 img_proc.colorpxls_bin567[3]
.sym 142750 img_proc.colorpxls_bin567[7]
.sym 142751 img_proc.colorpxls[8]
.sym 142752 img_proc.colorpxls[4]
.sym 142753 img_proc.colorpxls_bin567[3]
.sym 142759 img_proc.colorpxls_bin567[0]
.sym 142764 img_proc.colorpxls_bin567[1]
.sym 142766 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 142768 img_proc.colorpxls_bin567[2]
.sym 142769 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 142770 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 142772 img_proc.colorpxls_bin567[3]
.sym 142773 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 142774 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 142776 img_proc.colorpxls_bin567[4]
.sym 142777 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 142778 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 142780 img_proc.colorpxls_bin567[5]
.sym 142781 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 142782 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 142784 img_proc.colorpxls_bin567[6]
.sym 142785 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 142786 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 142788 img_proc.colorpxls_bin567[7]
.sym 142789 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 142790 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 142792 img_proc.colorpxls_bin567[8]
.sym 142793 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 142794 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 142796 img_proc.colorpxls_bin567[9]
.sym 142797 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 142799 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 142800 img_proc.colorpxls_bin567[10]
.sym 142801 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[10]
.sym 142823 img_proc.colorpxls_bin01[0]
.sym 142824 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 142827 img_proc.colorpxls_bin01[1]
.sym 142828 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 142831 img_proc.colorpxls_bin01[2]
.sym 142832 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 142835 img_proc.colorpxls_bin01[3]
.sym 142836 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 142839 img_proc.colorpxls_bin01[4]
.sym 142840 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 142843 img_proc.colorpxls_bin01[5]
.sym 142844 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 142847 img_proc.colorpxls_bin01[6]
.sym 142848 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 142851 img_proc.colorpxls_bin01[7]
.sym 142852 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 142855 img_proc.colorpxls_bin01[8]
.sym 142856 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 142859 img_proc.colorpxls_bin01[9]
.sym 142860 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 142863 img_proc.colorpxls_bin01[10]
.sym 142864 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 142869 $nextpnr_ICESTORM_LC_31$I3
.sym 142873 img_proc.colorpxls[4]
.sym 142874 img_proc.centroid_tmp_SB_LUT4_O_6_I2_SB_LUT4_O_I0
.sym 142875 img_proc.centroid_tmp_SB_LUT4_O_6_I2_SB_LUT4_O_I1
.sym 142876 img_proc.centroid_tmp_SB_LUT4_O_6_I2_SB_LUT4_O_I2
.sym 142877 img_proc.centroid_tmp_SB_LUT4_O_6_I2_SB_LUT4_O_I3
.sym 142878 img_proc.colorpxls_bin01[1]
.sym 142879 img_proc.colorpxls[2]
.sym 142880 img_proc.colorpxls[1]
.sym 142881 img_proc.colorpxls_bin01[0]
.sym 142882 img_proc.colorpxls[3]
.sym 142883 img_proc.colorpxls_bin01[2]
.sym 142884 img_proc.colorpxls_bin01[8]
.sym 142885 img_proc.colorpxls[9]
.sym 142888 proc_fb.dina_SB_LUT4_O_10_I2
.sym 142889 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O
.sym 142893 img_proc.colorpxls[0]
.sym 142897 img_proc.colorpxls[3]
.sym 142900 proc_fb.dina_SB_LUT4_O_9_I2
.sym 142901 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O
.sym 142902 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 142903 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 142904 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 142905 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 142906 img_proc.colorpxls[10]
.sym 142907 img_proc.colorpxls[11]
.sym 142908 img_proc.colorpxls[1]
.sym 142909 img_proc.colorpxls[0]
.sym 142912 proc_fb.dina_SB_LUT4_O_11_I2
.sym 142913 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O
.sym 142917 img_proc.colorpxls[7]
.sym 142919 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[1]
.sym 142924 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 142928 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 142932 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 142936 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 142939 $PACKER_VCC_NET
.sym 142940 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 142944 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 142948 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 142952 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 142956 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 142960 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 142964 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 142969 $nextpnr_ICESTORM_LC_34$I3
.sym 142970 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 142974 img_proc.histogram[7][8]
.sym 142975 img_proc.colorpxls[9]
.sym 142976 img_proc.histogram[7][6]
.sym 142977 img_proc.colorpxls[7]
.sym 142978 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 142982 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 142983 img_proc.col_inframe[5]
.sym 142984 img_proc.histogram[7][2]
.sym 142985 img_proc.histogram[3][2]
.sym 142986 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 142990 img_proc.colorpxls[2]
.sym 142991 img_proc.histogram[7][1]
.sym 142992 img_proc.histogram[7][2]
.sym 142993 img_proc.colorpxls[3]
.sym 142995 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 142996 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 142997 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 142998 img_proc.histogram[7][5]
.sym 142999 img_proc.colorpxls[6]
.sym 143000 img_proc.colorpxls[4]
.sym 143001 img_proc.histogram[7][3]
.sym 143002 img_proc.histogram[7][6]
.sym 143003 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 143004 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 143005 img_proc.histogram[0][6]
.sym 143006 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 143010 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 143015 img_proc.col_rg[3]
.sym 143019 img_proc.col_rg[4]
.sym 143020 $PACKER_VCC_NET
.sym 143021 img_proc.col_rg[3]
.sym 143023 img_proc.col_rg[5]
.sym 143024 $PACKER_VCC_NET
.sym 143025 img_proc.hist_bin_SB_LUT4_O_I3[2]
.sym 143026 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 143027 img_proc.col_inframe[5]
.sym 143028 img_proc.histogram[7][3]
.sym 143029 img_proc.histogram[3][3]
.sym 143030 capture.data_rg3[2]
.sym 143036 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 143037 img_proc.col_inframe[5]
.sym 143039 img_proc.col_rg[3]
.sym 143040 img_proc.col_inframe[4]
.sym 143041 img_proc.col_inframe[5]
.sym 143042 img_proc.histogram[7][1]
.sym 143043 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 143044 img_proc.histogram[6][1]
.sym 143045 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 143046 img_proc.histogram[7]_SB_DFFER_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 143047 img_proc.histogram[7]_SB_DFFER_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 143048 img_proc.histogram[7]_SB_DFFER_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 143049 img_proc.histogram[7]_SB_DFFER_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 143050 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 143054 img_proc.histogram[1][0]
.sym 143055 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 143056 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 143057 img_proc.histogram[0][0]
.sym 143058 img_proc.histogram[3][0]
.sym 143059 img_proc.histogram[3]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 143060 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 143061 img_proc.histogram[6][0]
.sym 143062 img_proc.histogram[7][0]
.sym 143063 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 143064 img_proc.histogram[2][0]
.sym 143065 img_proc.histogram[2]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 143066 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 143070 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 143074 img_proc.histogram[3][4]
.sym 143075 img_proc.histogram[3]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 143076 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 143077 img_proc.histogram[0][4]
.sym 143078 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 143082 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 143086 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 143091 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 143092 img_proc.histogram[3]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 143093 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 143095 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 143096 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 143097 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 143098 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 143102 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 143108 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 143109 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
.sym 143110 img_proc.histogram[4][1]
.sym 143111 img_proc.histogram[4]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 143112 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 143113 img_proc.histogram[0][1]
.sym 143114 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 143118 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 143122 img_proc.histogram[7]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 143123 img_proc.histogram[7]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 143124 img_proc.histogram[7]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 143125 img_proc.histogram[7]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 143126 img_proc.histogram[3][6]
.sym 143127 img_proc.histogram[3]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 143128 img_proc.histogram[4]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 143129 img_proc.histogram[4][6]
.sym 143130 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 143134 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 143135 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 143136 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 143137 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 143138 img_proc.histogram[3][1]
.sym 143139 img_proc.histogram[3]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 143140 img_proc.histogram[2][1]
.sym 143141 img_proc.histogram[2]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 143144 proc_fb.dina_SB_LUT4_O_3_I2
.sym 143145 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O
.sym 143146 img_proc.histogram[6][6]
.sym 143147 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 143148 img_proc.histogram[2][6]
.sym 143149 img_proc.histogram[2]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 143150 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 143154 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 143158 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 143159 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 143160 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 143161 img_proc.histogram[0][2]
.sym 143162 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 143167 img_proc.col_inframe[5]
.sym 143168 img_proc.col_rg[3]
.sym 143169 img_proc.col_inframe[4]
.sym 143178 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 143182 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 143186 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 143192 img_proc.histogram[4][2]
.sym 143193 img_proc.histogram[4]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 143194 img_proc.histogram[5][2]
.sym 143195 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 143196 img_proc.histogram[2][2]
.sym 143197 img_proc.histogram[2]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 143198 img_proc.histogram[5][0]
.sym 143199 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 143200 img_proc.histogram[4][0]
.sym 143201 img_proc.histogram[4]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 143206 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 143211 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O
.sym 143212 proc_fb.dina_SB_LUT4_O_1_I2
.sym 143213 proc_fb.dina_SB_LUT4_O_1_I3
.sym 143218 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 143222 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 143228 proc_fb.dina_SB_LUT4_O_2_I2
.sym 143229 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O
.sym 143242 orig_img_addr[4]
.sym 143266 orig_img_addr[0]
.sym 143290 orig_img_addr[2]
.sym 143310 orig_img_addr[7]
.sym 143321 $PACKER_VCC_NET
.sym 143322 orig_img_addr[5]
.sym 143430 controller.i_regs.pr_ctrl_st[0]
.sym 143431 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 143432 controller.i_regs.pr_ctrl_st[1]
.sym 143433 led_SB_LUT4_O_I1
.sym 143434 controller.i_regs.pr_ctrl_st_SB_DFFR_Q_2_D_SB_LUT4_O_I0
.sym 143435 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 143436 controller.i_regs.pr_ctrl_st[3]
.sym 143437 controller.i_regs.pr_ctrl_st[4]
.sym 143439 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 143440 controller.i_regs.pr_ctrl_st[4]
.sym 143441 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 143447 controller.i_regs.pr_ctrl_st[0]
.sym 143448 controller.i_regs.pr_ctrl_st[3]
.sym 143449 controller.i_regs.pr_ctrl_st[4]
.sym 143451 led_SB_LUT4_O_I1
.sym 143452 controller.i_regs.pr_ctrl_st[2]
.sym 143453 controller.i_regs.pr_ctrl_st[1]
.sym 143455 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 143456 controller.i_regs.pr_ctrl_st[0]
.sym 143457 controller.i_regs.pr_ctrl_st[3]
.sym 143474 controller.i_sccb.pr_sccb_st[0]
.sym 143475 controller.i_regs.pr_ctrl_st[2]
.sym 143476 rst$SB_IO_IN
.sym 143477 led_SB_LUT4_O_I1
.sym 143490 controller.i_regs.pr_ctrl_st[2]
.sym 143491 led_SB_LUT4_O_I1
.sym 143492 controller.i_sccb.pr_sccb_st[0]
.sym 143493 rst$SB_IO_IN
.sym 143543 controller.i_sccb.clr_datarg
.sym 143544 controller.i_sccb.send_rg[15]
.sym 143545 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 143687 img_proc.colorpxls[1]
.sym 143688 img_proc.centroid_tmp_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 143691 img_proc.colorpxls[2]
.sym 143692 img_proc.centroid_tmp_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 143695 img_proc.colorpxls[3]
.sym 143696 img_proc.centroid_tmp_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 143699 img_proc.colorpxls[4]
.sym 143700 img_proc.centroid_tmp_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 143703 img_proc.colorpxls[5]
.sym 143704 img_proc.centroid_tmp_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 143707 img_proc.colorpxls[6]
.sym 143708 img_proc.centroid_tmp_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 143711 img_proc.colorpxls[7]
.sym 143712 img_proc.centroid_tmp_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 143715 img_proc.colorpxls[8]
.sym 143716 img_proc.centroid_tmp_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 143719 img_proc.colorpxls[9]
.sym 143720 img_proc.centroid_tmp_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 143723 img_proc.colorpxls[10]
.sym 143724 img_proc.centroid_tmp_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 143727 img_proc.colorpxls[11]
.sym 143728 img_proc.centroid_tmp_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 143733 $nextpnr_ICESTORM_LC_30$I3
.sym 143753 img_proc.colorpxls_bin567[1]
.sym 143757 img_proc.colorpxls_bin567[7]
.sym 143761 img_proc.colorpxls_bin567[4]
.sym 143765 img_proc.colorpxls_bin567[0]
.sym 143769 img_proc.colorpxls_bin567[5]
.sym 143773 img_proc.colorpxls_bin567[2]
.sym 143774 img_proc.colorpxls[6]
.sym 143775 img_proc.colorpxls_bin567[5]
.sym 143776 img_proc.colorpxls[3]
.sym 143777 img_proc.colorpxls_bin567[2]
.sym 143781 img_proc.colorpxls_bin567[6]
.sym 143782 img_proc.colorpxls_bin567[10]
.sym 143783 img_proc.colorpxls[11]
.sym 143784 img_proc.colorpxls[1]
.sym 143785 img_proc.colorpxls_bin567[0]
.sym 143786 img_proc.colorpxls[10]
.sym 143787 img_proc.colorpxls_bin567[9]
.sym 143788 img_proc.colorpxls[7]
.sym 143789 img_proc.colorpxls_bin567[6]
.sym 143790 img_proc.colorpxls_bin567[8]
.sym 143791 img_proc.colorpxls[9]
.sym 143792 img_proc.colorpxls[2]
.sym 143793 img_proc.colorpxls_bin567[1]
.sym 143794 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 143796 img_proc.colorpxls_bin567[1]
.sym 143797 img_proc.colorpxls_bin567[0]
.sym 143801 img_proc.colorpxls_bin567[9]
.sym 143803 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 143804 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 143805 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 143806 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_O_I0
.sym 143807 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_O_I1
.sym 143808 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_O_I2
.sym 143809 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_O_I3
.sym 143812 img_proc.colorpxls_bin567[0]
.sym 143813 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 143825 img_proc.colorpxls_bin567_SB_DFFER_Q_E
.sym 143830 img_proc.histogram[6]_SB_DFFER_Q_E
.sym 143831 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 143832 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 143833 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 143850 img_proc.colorpxls[4]
.sym 143851 img_proc.colorpxls_bin01[3]
.sym 143852 img_proc.colorpxls_bin01[6]
.sym 143853 img_proc.colorpxls[7]
.sym 143857 img_proc.colorpxls_bin567_SB_DFFER_Q_E
.sym 143860 img_proc.colorpxls_bin01[7]
.sym 143861 img_proc.colorpxls[8]
.sym 143865 img_proc.colorpxls_bin01[4]
.sym 143889 img_proc.colorpxls[1]
.sym 143890 img_proc.centroid_tmp_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 143891 img_proc.centroid_tmp_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 143892 img_proc.centroid_tmp_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 143893 img_proc.centroid_tmp_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 143898 img_proc.colorpxls[6]
.sym 143899 img_proc.colorpxls_bin01[5]
.sym 143900 img_proc.colorpxls_bin01[9]
.sym 143901 img_proc.colorpxls[10]
.sym 143902 img_proc.colorpxls[5]
.sym 143903 img_proc.colorpxls_bin01[4]
.sym 143904 img_proc.colorpxls_bin01[10]
.sym 143905 img_proc.colorpxls[11]
.sym 143909 img_proc.colorpxls[6]
.sym 143910 img_proc.colorpxls[6]
.sym 143911 img_proc.colorpxls[4]
.sym 143912 img_proc.colorpxls[2]
.sym 143913 img_proc.colorpxls[8]
.sym 143914 img_proc.colorpxls[5]
.sym 143915 img_proc.colorpxls[3]
.sym 143916 img_proc.colorpxls[9]
.sym 143917 img_proc.colorpxls[7]
.sym 143962 cam_fb.ram.0.0.0_RDATA_1_SB_LUT4_I0_O
.sym 143963 cam_fb.ram.0.1.0_RDATA_1_SB_LUT4_I0_O
.sym 143964 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 143965 cam_fb.ram.0.4.0_RDATA_1
.sym 143974 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 143989 img_proc.colorpxls[11]
.sym 143990 cam_fb.ram.0.1.0_RDATA_1
.sym 143991 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 143992 cam_fb.ram.0.2.0_RDATA_1
.sym 143993 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 144005 img_proc.colorpxls[9]
.sym 144006 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 144014 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 144018 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 144022 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 144026 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 144032 img_proc.col_inframe[4]
.sym 144033 img_proc.col_rg[3]
.sym 144034 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 144040 img_proc.col_inframe[5]
.sym 144041 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 144042 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 144046 img_proc.histogram[6][8]
.sym 144047 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 144048 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 144049 img_proc.histogram[0][8]
.sym 144050 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 144055 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 144056 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 144057 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 144058 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 144059 img_proc.col_inframe[5]
.sym 144060 img_proc.histogram[7][8]
.sym 144061 img_proc.histogram[3][8]
.sym 144063 img_proc.col_rg[3]
.sym 144064 img_proc.col_inframe[4]
.sym 144065 img_proc.col_inframe[5]
.sym 144066 img_proc.histogram[7][5]
.sym 144067 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 144068 img_proc.histogram[6][5]
.sym 144069 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 144071 img_proc.col_rg[3]
.sym 144072 img_proc.col_inframe[4]
.sym 144073 img_proc.col_inframe[5]
.sym 144074 img_proc.histogram[7]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 144075 img_proc.histogram[7]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 144076 img_proc.histogram[7]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 144077 img_proc.histogram[7]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 144078 img_proc.histogram[7]_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 144079 img_proc.histogram[7]_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 144080 img_proc.histogram[7]_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 144081 img_proc.histogram[7]_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 144082 img_proc.col_rg[3]
.sym 144083 img_proc.histogram[7]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 144084 img_proc.col_inframe[5]
.sym 144085 img_proc.histogram[0][7]
.sym 144086 img_proc.histogram[6][4]
.sym 144087 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 144088 img_proc.histogram[5][4]
.sym 144089 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 144090 img_proc.histogram[7][4]
.sym 144091 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 144092 img_proc.histogram[2][4]
.sym 144093 img_proc.histogram[2]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 144094 img_proc.col_inframe[4]
.sym 144095 img_proc.col_inframe[5]
.sym 144096 img_proc.histogram[4][7]
.sym 144097 img_proc.histogram[6][7]
.sym 144098 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 144103 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
.sym 144106 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 144108 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 144109 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
.sym 144110 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 144112 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2
.sym 144113 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[2]
.sym 144114 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 144116 img_proc.histogram[7]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 144117 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[3]
.sym 144118 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 144120 img_proc.histogram[7]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 144121 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[4]
.sym 144122 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 144124 img_proc.histogram[7]_SB_DFFER_Q_3_D_SB_LUT4_O_I2
.sym 144125 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[5]
.sym 144126 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 144128 img_proc.histogram[7]_SB_DFFER_Q_2_D_SB_LUT4_O_I2
.sym 144129 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[6]
.sym 144130 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 144132 img_proc.histogram[7]_SB_DFFER_Q_1_D_SB_LUT4_O_I2
.sym 144133 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[7]
.sym 144135 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 144136 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2
.sym 144137 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[8]
.sym 144138 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 144142 img_proc.histogram[7]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 144143 img_proc.histogram[7]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 144144 img_proc.histogram[7]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 144145 img_proc.histogram[7]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 144146 img_proc.histogram[5][1]
.sym 144147 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 144148 img_proc.histogram[1][1]
.sym 144149 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 144150 img_proc.histogram[3][5]
.sym 144151 img_proc.histogram[3]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 144152 img_proc.histogram[1][5]
.sym 144153 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 144154 img_proc.histogram[7][7]
.sym 144155 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 144156 img_proc.histogram[5][7]
.sym 144157 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 144158 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 144159 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 144160 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 144161 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 144163 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 144164 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 144165 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 144166 img_proc.histogram[4][4]
.sym 144167 img_proc.histogram[4]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 144168 img_proc.histogram[1][4]
.sym 144169 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 144170 img_proc.histogram[5][8]
.sym 144171 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 144172 img_proc.histogram[1][8]
.sym 144173 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 144174 img_proc.histogram[5][6]
.sym 144175 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 144176 img_proc.histogram[1][6]
.sym 144177 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 144179 img_proc.col_rg[3]
.sym 144180 img_proc.col_inframe[4]
.sym 144181 img_proc.col_inframe[5]
.sym 144182 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 144186 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 144190 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 144195 img_proc.col_rg[3]
.sym 144196 img_proc.col_inframe[5]
.sym 144197 img_proc.col_inframe[4]
.sym 144198 img_proc.histogram[5][5]
.sym 144199 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 144200 img_proc.histogram[2][5]
.sym 144201 img_proc.histogram[2]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 144203 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 144204 img_proc.histogram[4]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 144205 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 144207 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 144208 img_proc.histogram[2]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 144209 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 144210 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 144214 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 144219 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 144220 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 144221 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 144222 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 144226 img_proc.histogram[5][3]
.sym 144227 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 144228 img_proc.histogram[2][3]
.sym 144229 img_proc.histogram[2]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 144234 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 144238 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 144242 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 144250 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 144254 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 144258 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 144391 controller.i_regs.cnt300ms_SB_DFFR_Q_17_D_SB_LUT4_O_I1
.sym 144392 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I0
.sym 144393 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 144395 controller.i_regs.cnt300ms_SB_DFFR_Q_21_D_SB_LUT4_O_I1
.sym 144396 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I0
.sym 144397 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 144399 controller.i_regs.cnt300ms[0]
.sym 144400 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I0
.sym 144401 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 144402 controller.i_regs.cnt300ms[3]
.sym 144403 controller.i_regs.cnt300ms[2]
.sym 144404 controller.i_regs.cnt300ms[1]
.sym 144405 controller.i_regs.cnt300ms[0]
.sym 144407 controller.i_regs.cnt300ms_SB_DFFR_Q_22_D_SB_LUT4_O_I1
.sym 144408 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I0
.sym 144409 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 144419 controller.i_regs.cnt300ms_SB_DFFR_Q_16_D_SB_LUT4_O_I1
.sym 144420 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I0
.sym 144421 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 144423 controller.i_regs.cnt300ms_SB_DFFR_Q_11_D_SB_LUT4_O_I1
.sym 144424 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I0
.sym 144425 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 144427 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 144428 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 144429 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 144431 controller.i_regs.cnt300ms_SB_DFFR_Q_9_D_SB_LUT4_O_I1
.sym 144432 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I0
.sym 144433 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 144434 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 144435 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 144436 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 144437 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 144439 controller.i_regs.cnt300ms_SB_DFFR_Q_10_D_SB_LUT4_O_I1
.sym 144440 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I0
.sym 144441 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 144442 controller.i_regs.cnt300ms[6]
.sym 144443 controller.i_regs.cnt300ms[20]
.sym 144444 controller.i_regs.cnt300ms[16]
.sym 144445 controller.i_regs.cnt300ms[12]
.sym 144446 controller.i_regs.cnt300ms[7]
.sym 144447 controller.i_regs.cnt300ms[19]
.sym 144448 controller.i_regs.cnt300ms[17]
.sym 144449 controller.i_regs.cnt300ms[11]
.sym 144455 controller.i_regs.cnt300ms_SB_DFFR_Q_3_D_SB_LUT4_O_I1
.sym 144456 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I0
.sym 144457 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 144463 controller.i_regs.cnt300ms_SB_DFFR_Q_7_D_SB_LUT4_O_I1
.sym 144464 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I0
.sym 144465 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 144466 controller.i_regs.cnt300ms[23]
.sym 144467 controller.i_regs.cnt300ms[18]
.sym 144468 controller.i_regs.cnt300ms[14]
.sym 144469 controller.i_regs.cnt300ms[13]
.sym 144471 controller.i_regs.cnt300ms_SB_DFFR_Q_4_D_SB_LUT4_O_I1
.sym 144472 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I0
.sym 144473 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 144479 controller.i_regs.cnt300ms_SB_DFFR_Q_5_D_SB_LUT4_O_I1
.sym 144480 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I0
.sym 144481 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 144483 controller.i_regs.cnt300ms_SB_DFFR_Q_6_D_SB_LUT4_O_I1
.sym 144484 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I0
.sym 144485 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 144587 controller.i_sccb.send_rg[16]
.sym 144588 controller.i_sccb.clr_datarg
.sym 144589 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 144591 controller.i_sccb.clr_datarg
.sym 144592 controller.i_sccb.send_rg[17]
.sym 144593 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 144607 controller.i_sccb.clr_datarg
.sym 144608 controller.i_sccb.send_rg[18]
.sym 144609 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 144775 img_proc.colorpxls[1]
.sym 144776 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 144779 img_proc.colorpxls[2]
.sym 144780 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 144783 img_proc.colorpxls[3]
.sym 144784 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 144787 img_proc.colorpxls[4]
.sym 144788 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 144791 img_proc.colorpxls[5]
.sym 144792 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 144795 img_proc.colorpxls[6]
.sym 144796 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 144799 img_proc.colorpxls[7]
.sym 144800 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 144803 img_proc.colorpxls[8]
.sym 144804 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 144807 img_proc.colorpxls[9]
.sym 144808 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 144811 img_proc.colorpxls[10]
.sym 144812 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 144815 img_proc.colorpxls[11]
.sym 144816 img_proc.centroid_tmp_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 144821 $nextpnr_ICESTORM_LC_28$I3
.sym 144825 img_proc.colorpxls_bin567[10]
.sym 144829 img_proc.colorpxls_bin567[8]
.sym 145038 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 145042 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 145077 img_proc.histogram[6]_SB_DFFER_Q_E
.sym 145082 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 145101 img_proc.histogram[6]_SB_DFFER_Q_E
.sym 145105 img_proc.histogram[6]_SB_DFFER_Q_E
.sym 145110 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 145118 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 145122 img_proc.histogram[6][3]
.sym 145123 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 145124 img_proc.histogram[1][3]
.sym 145125 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 145128 img_proc.histogram[7]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 145129 img_proc.histogram[7]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 145138 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 145150 img_proc.histogram[4][3]
.sym 145151 img_proc.histogram[4]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 145152 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 145153 img_proc.histogram[0][3]
.sym 145154 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 145158 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 145162 img_proc.histogram[4][5]
.sym 145163 img_proc.histogram[4]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 145164 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 145165 img_proc.histogram[0][5]
.sym 145166 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 145170 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 145174 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 145178 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 145182 img_proc.histogram[2][7]
.sym 145183 img_proc.histogram[2]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 145184 img_proc.histogram[1][7]
.sym 145185 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 145186 img_proc.histogram[7]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 145187 img_proc.histogram[7]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 145188 img_proc.histogram[3][7]
.sym 145189 img_proc.histogram[3]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 145190 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 145194 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 145201 img_proc.histogram[4]_SB_DFFER_Q_E
.sym 145202 img_proc.histogram[4][8]
.sym 145203 img_proc.histogram[4]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 145204 img_proc.histogram[2][8]
.sym 145205 img_proc.histogram[2]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 145210 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 145242 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 145246 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 145250 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 145346 capture.href_rg1
.sym 145415 controller.i_regs.cnt300ms[0]
.sym 145420 controller.i_regs.cnt300ms[1]
.sym 145421 controller.i_regs.cnt300ms[0]
.sym 145424 controller.i_regs.cnt300ms[2]
.sym 145425 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 145428 controller.i_regs.cnt300ms[3]
.sym 145429 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[3]
.sym 145432 controller.i_regs.cnt300ms[4]
.sym 145433 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[4]
.sym 145436 controller.i_regs.cnt300ms[5]
.sym 145437 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[5]
.sym 145440 controller.i_regs.cnt300ms[6]
.sym 145441 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[6]
.sym 145444 controller.i_regs.cnt300ms[7]
.sym 145445 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[7]
.sym 145448 controller.i_regs.cnt300ms[8]
.sym 145449 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[8]
.sym 145452 controller.i_regs.cnt300ms[9]
.sym 145453 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[9]
.sym 145456 controller.i_regs.cnt300ms[10]
.sym 145457 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[10]
.sym 145460 controller.i_regs.cnt300ms[11]
.sym 145461 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[11]
.sym 145464 controller.i_regs.cnt300ms[12]
.sym 145465 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[12]
.sym 145468 controller.i_regs.cnt300ms[13]
.sym 145469 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[13]
.sym 145472 controller.i_regs.cnt300ms[14]
.sym 145473 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[14]
.sym 145476 controller.i_regs.cnt300ms[15]
.sym 145477 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[15]
.sym 145480 controller.i_regs.cnt300ms[16]
.sym 145481 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[16]
.sym 145484 controller.i_regs.cnt300ms[17]
.sym 145485 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[17]
.sym 145488 controller.i_regs.cnt300ms[18]
.sym 145489 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[18]
.sym 145492 controller.i_regs.cnt300ms[19]
.sym 145493 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[19]
.sym 145496 controller.i_regs.cnt300ms[20]
.sym 145497 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[20]
.sym 145500 controller.i_regs.cnt300ms[21]
.sym 145501 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[21]
.sym 145504 controller.i_regs.cnt300ms[22]
.sym 145505 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[22]
.sym 145506 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I0
.sym 145507 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 145508 controller.i_regs.cnt300ms[23]
.sym 145509 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[23]
.sym 145607 controller.i_sccb.clr_datarg
.sym 145608 controller.i_sccb.send_rg[19]
.sym 145609 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 145932 controller.i_sccb.pr_sccb_st[0]
.sym 145933 controller.i_sccb.cnt_phases_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 145940 controller.i_sccb.cnt_phases[1]
.sym 145941 controller.i_sccb.cnt_phases[0]
.sym 145942 controller.i_sccb.pr_sccb_st[0]
.sym 145943 controller.i_sccb.cnt_phases[0]
.sym 145944 controller.i_sccb.cnt_phases_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 145945 controller.i_sccb.cnt_phases[1]
.sym 145946 controller.i_sccb.cnt_phases[1]
.sym 145947 controller.i_sccb.cnt_phases[0]
.sym 145948 controller.i_sccb.pr_sccb_st[0]
.sym 145949 controller.i_sccb.cnt_phases_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 146001 controller.i_sccb.cnt_8bits_SB_DFFES_Q_E
.sym 146439 controller.i_regs.cnt300ms_SB_DFFR_Q_18_D_SB_LUT4_O_I1
.sym 146440 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I0
.sym 146441 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 146463 controller.i_regs.cnt300ms_SB_DFFR_Q_19_D_SB_LUT4_O_I1
.sym 146464 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I0
.sym 146465 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 146467 controller.i_regs.cnt300ms_SB_DFFR_Q_20_D_SB_LUT4_O_I1
.sym 146468 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I0
.sym 146469 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 146471 controller.i_regs.cnt300ms_SB_DFFR_Q_12_D_SB_LUT4_O_I1
.sym 146472 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I0
.sym 146473 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 146475 controller.i_regs.cnt300ms_SB_DFFR_Q_14_D_SB_LUT4_O_I1
.sym 146476 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I0
.sym 146477 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 146479 controller.i_regs.cnt300ms_SB_DFFR_Q_13_D_SB_LUT4_O_I1
.sym 146480 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I0
.sym 146481 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 146483 controller.i_regs.cnt300ms_SB_DFFR_Q_15_D_SB_LUT4_O_I1
.sym 146484 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I0
.sym 146485 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 146491 controller.i_regs.cnt300ms_SB_DFFR_Q_8_D_SB_LUT4_O_I1
.sym 146492 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I0
.sym 146493 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 146494 controller.i_regs.cnt300ms[22]
.sym 146495 controller.i_regs.cnt300ms[21]
.sym 146496 controller.i_regs.cnt300ms[15]
.sym 146497 controller.i_regs.cnt300ms[8]
.sym 146498 controller.i_regs.cnt300ms[10]
.sym 146499 controller.i_regs.cnt300ms[9]
.sym 146500 controller.i_regs.cnt300ms[5]
.sym 146501 controller.i_regs.cnt300ms[4]
.sym 146523 controller.i_regs.cnt300ms_SB_DFFR_Q_2_D_SB_LUT4_O_I1
.sym 146524 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I0
.sym 146525 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 146531 controller.i_regs.cnt300ms_SB_DFFR_Q_1_D_SB_LUT4_O_I1
.sym 146532 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I0
.sym 146533 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 146651 controller.i_sccb.clr_datarg
.sym 146652 controller.i_sccb.send_rg[20]
.sym 146653 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 146950 controller.i_sccb.send_data_SB_LUT4_I3_I2
.sym 146951 controller.i_sccb.clr_datarg
.sym 146952 controller.i_sccb.pr_sccb_st[4]
.sym 146953 controller.i_sccb.clr_datarg_SB_DFFR_Q_D_SB_LUT4_O_I3
.sym 146960 controller.i_sccb.pr_sccb_st[4]
.sym 146961 controller.i_sccb.send_data_SB_LUT4_I3_I2
.sym 146962 controller.i_sccb.clr_datarg
.sym 146963 controller.i_sccb.send_data_SB_LUT4_I3_I2
.sym 146964 controller.i_sccb.pr_sccb_st[0]
.sym 146965 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 146966 controller.i_sccb.clr_datarg
.sym 146967 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 146968 controller.i_sccb.send_data_SB_LUT4_I3_I2
.sym 146969 controller.i_sccb.pr_sccb_st[2]
.sym 146983 controller.i_sccb.cnt_8bits[0]
.sym 146986 controller.i_sccb.send_data_SB_DFFR_Q_D_SB_LUT4_O_I3
.sym 146987 controller.i_sccb.cnt_8bits[1]
.sym 146988 $PACKER_VCC_NET
.sym 146989 controller.i_sccb.cnt_8bits[0]
.sym 146991 controller.i_sccb.cnt_8bits[2]
.sym 146992 controller.i_sccb.send_data_SB_DFFR_Q_D_SB_LUT4_O_I3
.sym 146993 controller.i_sccb.cnt_8bits_SB_DFFES_Q_D_SB_LUT4_O_I3[2]
.sym 146995 controller.i_sccb.cnt_8bits[2]
.sym 146996 controller.i_sccb.cnt_8bits[1]
.sym 146997 controller.i_sccb.cnt_8bits[0]
.sym 147000 controller.i_sccb.cnt_8bits[0]
.sym 147001 controller.i_sccb.pr_sccb_st[2]
.sym 147012 controller.i_sccb.pr_sccb_st[2]
.sym 147013 controller.i_sccb.send_data_SB_LUT4_I3_I2
.sym 147695 controller.i_sccb.send_rg[21]
.sym 147696 controller.i_sccb.clr_datarg
.sym 147697 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 147963 controller.i_sccb.clr_datarg
.sym 147964 controller.i_sccb.send_rg[22]
.sym 147965 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 147975 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 147976 controller.i_sccb.pr_sccb_st[3]
.sym 147977 controller.i_sccb.send_data_SB_LUT4_I3_I2
.sym 147980 controller.i_sccb.send_data_SB_DFFR_Q_D_SB_LUT4_O_I2
.sym 147981 controller.i_sccb.send_data_SB_DFFR_Q_D_SB_LUT4_O_I3
.sym 148002 controller.i_sccb.send_data_SB_LUT4_I3_I2
.sym 148003 controller.i_sccb.pr_sccb_st[3]
.sym 148004 controller.i_sccb.pr_sccb_st[4]
.sym 148005 controller.i_sccb.clr_datarg_SB_DFFR_Q_D_SB_LUT4_O_I3
.sym 148006 controller.i_sccb.send_rg[23]
.sym 148007 controller.i_sccb.pr_sccb_st[2]
.sym 148008 controller.i_sccb.clr_datarg
.sym 148009 controller.i_sccb.cnt_4sclk[1]
.sym 148010 controller.i_sccb.send_data_SB_LUT4_I3_I2
.sym 148011 controller.i_sccb.pr_sccb_st[4]
.sym 148012 controller.i_sccb.pr_sccb_st[2]
.sym 148013 controller.i_sccb.pr_sccb_st_SB_DFFR_Q_D_SB_LUT4_O_I3
.sym 148015 controller.i_sccb.pr_sccb_st[2]
.sym 148016 controller.i_sccb.send_data_SB_LUT4_I3_I2
.sym 148017 controller.i_sccb.pr_sccb_st_SB_DFFR_Q_D_SB_LUT4_O_I3
.sym 148019 controller.i_sccb.clr_datarg
.sym 148020 controller.i_sccb.pr_sccb_st[3]
.sym 148021 controller.i_sccb.pr_sccb_st[2]
.sym 148023 controller.i_sccb.cnt_4sclk[1]
.sym 148024 controller.i_sccb.cnt_4sclk[0]
.sym 148025 controller.i_sccb.ready_aux_SB_LUT4_I2_I3
.sym 148026 controller.i_sccb.cnt_4sclk[1]
.sym 148027 controller.i_sccb.cnt_4sclk[0]
.sym 148028 controller.i_sccb.pr_sccb_st[3]
.sym 148029 controller.i_sccb.clr_datarg
.sym 148030 sdat_out_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 148031 controller.i_sccb.pr_sccb_st[3]
.sym 148032 controller.i_sccb.cnt_4sclk[1]
.sym 148033 controller.i_sccb.cnt_4sclk[0]
.sym 148035 ov7670_sioc_SB_LUT4_O_I1
.sym 148036 sdat_on
.sym 148037 controller.i_sccb.pr_sccb_st[4]
.sym 149018 controller.i_sccb.cnt_sclk_div4[6]
.sym 149019 controller.i_sccb.ready_aux_SB_LUT4_I2_I3_SB_LUT4_O_I1
.sym 149020 controller.i_sccb.cnt_sclk_div4[5]
.sym 149021 controller.i_sccb.cnt_sclk_div4[4]
.sym 149024 controller.i_sccb.pr_sccb_st[0]
.sym 149025 controller.i_sccb.ready_aux_SB_LUT4_I2_I3
.sym 149039 controller.i_sccb.cnt_4sclk[1]
.sym 149040 controller.i_sccb.cnt_4sclk[0]
.sym 149041 controller.i_sccb.pr_sccb_st[0]
.sym 149060 controller.i_sccb.cnt_4sclk[0]
.sym 149061 controller.i_sccb.pr_sccb_st[0]
.sym 149092 sdat_on
.sym 149093 sdat_out_SB_LUT4_O_I3
.sym 149300 capture.pclk_rg2
.sym 149301 capture.pclk_rg3
.sym 149314 capture.pclk_rg2
.sym 150023 controller.i_sccb.cnt_sclk_div4[0]
.sym 150026 controller.i_sccb.cnt_4sclk_SB_DFFER_Q_E
.sym 150028 controller.i_sccb.cnt_sclk_div4[1]
.sym 150029 controller.i_sccb.cnt_sclk_div4[0]
.sym 150030 controller.i_sccb.cnt_4sclk_SB_DFFER_Q_E
.sym 150032 controller.i_sccb.cnt_sclk_div4[2]
.sym 150033 controller.i_sccb.cnt_sclk_div4_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 150034 controller.i_sccb.cnt_4sclk_SB_DFFER_Q_E
.sym 150036 controller.i_sccb.cnt_sclk_div4[3]
.sym 150037 controller.i_sccb.cnt_sclk_div4_SB_DFFR_Q_D_SB_LUT4_O_I3[3]
.sym 150038 controller.i_sccb.cnt_4sclk_SB_DFFER_Q_E
.sym 150040 controller.i_sccb.cnt_sclk_div4[4]
.sym 150041 controller.i_sccb.cnt_sclk_div4_SB_DFFR_Q_D_SB_LUT4_O_I3[4]
.sym 150042 controller.i_sccb.cnt_4sclk_SB_DFFER_Q_E
.sym 150044 controller.i_sccb.cnt_sclk_div4[5]
.sym 150045 controller.i_sccb.cnt_sclk_div4_SB_DFFR_Q_D_SB_LUT4_O_I3[5]
.sym 150047 controller.i_sccb.cnt_4sclk_SB_DFFER_Q_E
.sym 150048 controller.i_sccb.cnt_sclk_div4[6]
.sym 150049 controller.i_sccb.cnt_sclk_div4_SB_DFFR_Q_D_SB_LUT4_O_I3[6]
.sym 150050 controller.i_sccb.cnt_sclk_div4[3]
.sym 150051 controller.i_sccb.cnt_sclk_div4[2]
.sym 150052 controller.i_sccb.cnt_sclk_div4[1]
.sym 150053 controller.i_sccb.cnt_sclk_div4[0]
.sym 150058 cam_fb.ram.0.0.0_RDATA_2_SB_LUT4_I0_O
.sym 150059 cam_fb.ram.0.1.0_RDATA_2_SB_LUT4_I0_O
.sym 150060 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 150061 cam_fb.ram.0.4.0_RDATA_2
.sym 150064 controller.i_sccb.cnt_sclk_div4[0]
.sym 150065 controller.i_sccb.cnt_4sclk_SB_DFFER_Q_E
.sym 150078 cam_fb.ram.0.1.0_RDATA_2
.sym 150079 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 150080 cam_fb.ram.0.3.0_RDATA_2
.sym 150081 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 150190 capture.data_rg2[2]
.sym 150322 capture.pclk_rg1
.sym 152118 cam_fb.ram.0.0.0_RDATA_3_SB_LUT4_I0_O
.sym 152119 cam_fb.ram.0.1.0_RDATA_3_SB_LUT4_I0_O
.sym 152120 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 152121 cam_fb.ram.0.4.0_RDATA_3
.sym 152202 cam_fb.ram.0.1.0_RDATA_3
.sym 152203 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 152204 cam_fb.ram.0.2.0_RDATA_3
.sym 152205 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 153218 capture.data_rg1[2]
.sym 154406 capture.vsync_rg2
.sym 154410 capture.vsync_rg2
.sym 154411 capture.vsync_rg3
.sym 154412 capture.vsync_rg1
.sym 154413 ov7670_vsync$SB_IO_IN
.sym 154414 ov7670_vsync$SB_IO_IN
.sym 154430 capture.vsync_rg1
.sym 154586 ov7670_href$SB_IO_IN
.sym 155150 ov7670_d[2]
.sym 157981 $PACKER_VCC_NET
.sym 158038 cam_fb.ram.1.0.0_RDATA_1
.sym 158039 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 158040 cam_fb.ram.1.3.0_RDATA_1
.sym 158041 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 158042 cam_fb.ram.1.0.0_RDATA_3
.sym 158043 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 158044 cam_fb.ram.1.3.0_RDATA_3
.sym 158045 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 158053 cam_fb.ram.1.2.0_RDATA_2
.sym 158054 cam_fb.ram.1.1.0_RDATA_1_SB_LUT4_I0_O
.sym 158055 cam_fb.ram.1.0.0_RDATA_1_SB_LUT4_I0_O
.sym 158056 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 158057 cam_fb.ram.1.4.0_RDATA_1
.sym 158062 cam_fb.ram.1.0.0_RDATA_2_SB_LUT4_I0_O
.sym 158063 cam_fb.ram.1.1.0_RDATA_2_SB_LUT4_I0_O
.sym 158064 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 158065 cam_fb.ram.1.4.0_RDATA_2
.sym 158066 cam_fb.ram.1.0.0_RDATA_2
.sym 158067 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 158068 cam_fb.ram.1.2.0_RDATA_2
.sym 158069 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 158070 cam_fb.ram.1.1.0_RDATA_1
.sym 158071 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 158072 cam_fb.ram.1.2.0_RDATA_1
.sym 158073 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 158074 cam_fb.ram.1.1.0_RDATA_2
.sym 158075 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 158076 cam_fb.ram.1.3.0_RDATA_2
.sym 158077 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 158078 cam_fb.ram.1.1.0_RDATA_3
.sym 158079 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 158080 cam_fb.ram.1.2.0_RDATA_3
.sym 158081 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 158082 cam_fb.ram.1.0.0_RDATA_3_SB_LUT4_I0_O
.sym 158083 cam_fb.ram.1.1.0_RDATA_3_SB_LUT4_I0_O
.sym 158084 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 158085 cam_fb.ram.1.4.0_RDATA_3
.sym 158161 cam_fb.ram.0.0.0_WCLKE
.sym 158201 $PACKER_VCC_NET
.sym 158214 cam_fb.ram.0.0.0_RDATA_3
.sym 158215 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 158216 cam_fb.ram.0.3.0_RDATA_3
.sym 158217 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 158226 cam_fb.ram.0.0.0_RDATA_1
.sym 158227 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 158228 cam_fb.ram.0.3.0_RDATA_1
.sym 158229 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 158258 cam_fb.ram.0.0.0_RDATA_2
.sym 158259 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 158260 cam_fb.ram.0.2.0_RDATA_2
.sym 158261 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 158389 capture_data[10]
.sym 158449 cam_fb.ram.0.1.0_RCLKE
.sym 158469 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 158470 cam_fb.ram.2.1.0_RDATA_2
.sym 158471 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 158472 cam_fb.ram.2.3.0_RDATA_2
.sym 158473 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 158474 cam_fb.ram.2.0.0_RDATA_3
.sym 158475 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 158476 cam_fb.ram.2.3.0_RDATA_3
.sym 158477 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 158489 $PACKER_VCC_NET
.sym 158494 cam_fb.ram.2.1.0_RDATA_1
.sym 158495 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 158496 cam_fb.ram.2.3.0_RDATA_1
.sym 158497 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 158498 cam_fb.ram.2.1.0_RDATA_3
.sym 158499 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 158500 cam_fb.ram.2.2.0_RDATA_3
.sym 158501 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 158506 cam_fb.ram.2.0.0_RDATA_3_SB_LUT4_I0_O
.sym 158507 cam_fb.ram.2.1.0_RDATA_3_SB_LUT4_I0_O
.sym 158508 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 158509 cam_fb.ram.2.4.0_RDATA_3
.sym 158521 capture_addr[6]
.sym 158547 cam_fb.ram.2.1.0_RDATA_1_SB_LUT4_I0_O
.sym 158548 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 158549 cam_fb.ram.2.4.0_RDATA_1
.sym 158553 capture_addr[2]
.sym 158554 cam_fb.ram.2.0.0_RDATA_2_SB_LUT4_I0_O
.sym 158555 cam_fb.ram.2.1.0_RDATA_2_SB_LUT4_I0_O
.sym 158556 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 158557 cam_fb.ram.2.4.0_RDATA_2
.sym 158561 capture_addr[3]
.sym 158614 cam_fb.ram.2.0.0_RDATA_2
.sym 158615 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 158616 cam_fb.ram.2.2.0_RDATA_2
.sym 158617 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 158621 $PACKER_VCC_NET
.sym 158626 cam_fb.ram.2.0.0_RDATA_1
.sym 158627 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 158628 cam_fb.ram.2.2.0_RDATA_1
.sym 158629 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 158637 orig_img_addr[7]
.sym 158641 capture_addr[6]
.sym 158645 capture_addr[2]
.sym 158669 capture_addr[3]
.sym 158889 orig_img_addr[1]
.sym 159101 orig_img_addr[8]
.sym 159109 orig_img_addr[7]
.sym 159153 cam_fb.ram.0.1.0_RCLKE
.sym 159221 orig_img_addr[7]
.sym 159249 cam_fb.ram.0.3.0_WCLKE
.sym 159273 orig_img_addr[1]
.sym 159309 capture_addr[3]
.sym 159525 capture_addr[9]
.sym 159573 cam_fb.ram.0.4.0_WCLKE
.sym 159673 capture_data[11]
.sym 159681 orig_img_addr[1]
.sym 160606 ov7670_pclk$SB_IO_IN
.sym 160857 controller.i_regs.pr_ctrl_st[0]
.sym 162791 ov7670_xclk_SB_CARRY_I1_CO[1]
.sym 162796 ov7670_xclk$SB_IO_OUT
.sym 162798 ov7670_xclk$SB_IO_OUT
.sym 162799 ov7670_xclk_SB_CARRY_I1_CO[1]
.sym 162800 controller.i_regs.cnt_cam_clk[2]
.sym 162801 ov7670_xclk_SB_CARRY_I1_CO[2]
.sym 162805 ov7670_xclk_SB_CARRY_I1_CO[1]
.sym 162814 controller.i_regs.cnt_cam_clk[2]
.sym 162816 ov7670_xclk$SB_IO_OUT
.sym 162817 ov7670_xclk_SB_CARRY_I1_CO[1]
