//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-32267302
// Cuda compilation tools, release 12.0, V12.0.140
// Based on NVVM 7.0.1
//

.version 8.0
.target sm_52
.address_size 64

	// .globl	vector_add
.func  (.param .b64 func_retval0) __internal_trig_reduction_slowpathd
(
	.param .b64 __internal_trig_reduction_slowpathd_param_0,
	.param .b64 __internal_trig_reduction_slowpathd_param_1
)
;
// _ZZ14accuracyKernelE13block_correct has been demoted
// _ZZ18sumReductionKernelE5sdata has been demoted
.global .align 8 .b8 __cudart_sin_cos_coeffs[128] = {186, 94, 120, 249, 101, 219, 229, 61, 70, 210, 176, 44, 241, 229, 90, 190, 146, 227, 172, 105, 227, 29, 199, 62, 161, 98, 219, 25, 160, 1, 42, 191, 24, 8, 17, 17, 17, 17, 129, 63, 84, 85, 85, 85, 85, 85, 197, 191, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 100, 129, 253, 32, 131, 255, 168, 189, 40, 133, 239, 193, 167, 238, 33, 62, 217, 230, 6, 142, 79, 126, 146, 190, 233, 188, 221, 25, 160, 1, 250, 62, 71, 93, 193, 22, 108, 193, 86, 191, 81, 85, 85, 85, 85, 85, 165, 63, 0, 0, 0, 0, 0, 0, 224, 191, 0, 0, 0, 0, 0, 0, 240, 63};
.global .align 8 .b8 __cudart_i2opi_d[144] = {8, 93, 141, 31, 177, 95, 251, 107, 234, 146, 82, 138, 247, 57, 7, 61, 123, 241, 229, 235, 199, 186, 39, 117, 45, 234, 95, 158, 102, 63, 70, 79, 183, 9, 203, 39, 207, 126, 54, 109, 31, 109, 10, 90, 139, 17, 47, 239, 15, 152, 5, 222, 255, 151, 248, 31, 59, 40, 249, 189, 139, 95, 132, 156, 244, 57, 83, 131, 57, 214, 145, 57, 65, 126, 95, 180, 38, 112, 156, 233, 132, 68, 187, 46, 245, 53, 130, 232, 62, 167, 41, 177, 28, 235, 29, 254, 28, 146, 209, 9, 234, 46, 73, 6, 224, 210, 77, 66, 58, 110, 36, 183, 97, 197, 187, 222, 171, 99, 81, 254, 65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry vector_add(
	.param .u64 vector_add_param_0,
	.param .u64 vector_add_param_1,
	.param .u64 vector_add_param_2,
	.param .u32 vector_add_param_3,
	.param .u32 vector_add_param_4
)
{
	.reg .pred 	%p<3>;
	.reg .b32 	%r<7>;
	.reg .f64 	%fd<5>;
	.reg .b64 	%rd<11>;


	ld.param.u64 	%rd2, [vector_add_param_0];
	ld.param.u64 	%rd3, [vector_add_param_1];
	ld.param.u64 	%rd4, [vector_add_param_2];
	ld.param.u32 	%r3, [vector_add_param_3];
	ld.param.u32 	%r2, [vector_add_param_4];
	mov.u32 	%r4, %ntid.x;
	mov.u32 	%r5, %ctaid.x;
	mov.u32 	%r6, %tid.x;
	mad.lo.s32 	%r1, %r5, %r4, %r6;
	setp.ge.s32 	%p1, %r1, %r3;
	@%p1 bra 	$L__BB0_4;

	cvta.to.global.u64 	%rd5, %rd2;
	mul.wide.s32 	%rd6, %r1, 8;
	add.s64 	%rd7, %rd5, %rd6;
	ld.global.f64 	%fd1, [%rd7];
	cvta.to.global.u64 	%rd8, %rd3;
	add.s64 	%rd9, %rd8, %rd6;
	ld.global.f64 	%fd2, [%rd9];
	cvta.to.global.u64 	%rd10, %rd4;
	add.s64 	%rd1, %rd10, %rd6;
	setp.eq.s32 	%p2, %r2, 1;
	@%p2 bra 	$L__BB0_3;
	bra.uni 	$L__BB0_2;

$L__BB0_3:
	sub.f64 	%fd4, %fd1, %fd2;
	st.global.f64 	[%rd1], %fd4;
	bra.uni 	$L__BB0_4;

$L__BB0_2:
	add.f64 	%fd3, %fd1, %fd2;
	st.global.f64 	[%rd1], %fd3;

$L__BB0_4:
	ret;

}
	// .globl	scaleVector
.visible .entry scaleVector(
	.param .u64 scaleVector_param_0,
	.param .f64 scaleVector_param_1,
	.param .u32 scaleVector_param_2
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<6>;
	.reg .f64 	%fd<4>;
	.reg .b64 	%rd<5>;


	ld.param.u64 	%rd1, [scaleVector_param_0];
	ld.param.f64 	%fd1, [scaleVector_param_1];
	ld.param.u32 	%r2, [scaleVector_param_2];
	mov.u32 	%r3, %ctaid.x;
	mov.u32 	%r4, %ntid.x;
	mov.u32 	%r5, %tid.x;
	mad.lo.s32 	%r1, %r3, %r4, %r5;
	setp.ge.s32 	%p1, %r1, %r2;
	@%p1 bra 	$L__BB1_2;

	cvta.to.global.u64 	%rd2, %rd1;
	mul.wide.s32 	%rd3, %r1, 8;
	add.s64 	%rd4, %rd2, %rd3;
	ld.global.f64 	%fd2, [%rd4];
	mul.f64 	%fd3, %fd2, %fd1;
	st.global.f64 	[%rd4], %fd3;

$L__BB1_2:
	ret;

}
	// .globl	element_op
.visible .entry element_op(
	.param .u64 element_op_param_0,
	.param .u64 element_op_param_1,
	.param .u32 element_op_param_2,
	.param .u32 element_op_param_3,
	.param .f64 element_op_param_4
)
{
	.local .align 4 .b8 	__local_depot2[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<14>;
	.reg .f32 	%f<3>;
	.reg .b32 	%r<34>;
	.reg .f64 	%fd<84>;
	.reg .b64 	%rd<14>;


	mov.u64 	%SPL, __local_depot2;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd4, [element_op_param_0];
	ld.param.u64 	%rd5, [element_op_param_1];
	ld.param.u32 	%r9, [element_op_param_2];
	ld.param.u32 	%r8, [element_op_param_3];
	ld.param.f64 	%fd18, [element_op_param_4];
	add.u64 	%rd6, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mov.u32 	%r10, %ntid.x;
	mov.u32 	%r11, %ctaid.x;
	mov.u32 	%r12, %tid.x;
	mad.lo.s32 	%r1, %r11, %r10, %r12;
	setp.ge.s32 	%p1, %r1, %r9;
	@%p1 bra 	$L__BB2_18;

	cvta.to.global.u64 	%rd7, %rd4;
	mul.wide.s32 	%rd8, %r1, 8;
	add.s64 	%rd2, %rd7, %rd8;
	cvta.to.global.u64 	%rd9, %rd5;
	add.s64 	%rd3, %rd9, %rd8;
	setp.eq.s32 	%p2, %r8, 0;
	@%p2 bra 	$L__BB2_14;

	setp.eq.s32 	%p3, %r8, 1;
	@%p3 bra 	$L__BB2_13;

	setp.ne.s32 	%p4, %r8, 2;
	@%p4 bra 	$L__BB2_18;

	ld.global.f64 	%fd1, [%rd2];
	{
	.reg .b32 %temp; 
	mov.b64 	{%r13, %temp}, %fd1;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r14}, %fd1;
	}
	and.b32  	%r15, %r14, 2147483647;
	setp.eq.s32 	%p5, %r15, 2146435072;
	setp.eq.s32 	%p6, %r13, 0;
	and.pred  	%p7, %p6, %p5;
	@%p7 bra 	$L__BB2_7;
	bra.uni 	$L__BB2_5;

$L__BB2_7:
	mov.f64 	%fd28, 0d0000000000000000;
	mul.rn.f64 	%fd80, %fd1, %fd28;
	mov.u32 	%r33, 0;
	bra.uni 	$L__BB2_8;

$L__BB2_14:
	ld.global.f64 	%fd13, [%rd2];
	mov.f64 	%fd46, 0d4338000000000000;
	mov.f64 	%fd47, 0d3FF71547652B82FE;
	fma.rn.f64 	%fd48, %fd13, %fd47, %fd46;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5, %temp}, %fd48;
	}
	mov.f64 	%fd49, 0dC338000000000000;
	add.rn.f64 	%fd50, %fd48, %fd49;
	mov.f64 	%fd51, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd52, %fd50, %fd51, %fd13;
	mov.f64 	%fd53, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd54, %fd50, %fd53, %fd52;
	mov.f64 	%fd55, 0d3E928AF3FCA213EA;
	mov.f64 	%fd56, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd57, %fd56, %fd54, %fd55;
	mov.f64 	%fd58, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd59, %fd57, %fd54, %fd58;
	mov.f64 	%fd60, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd61, %fd59, %fd54, %fd60;
	mov.f64 	%fd62, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd63, %fd61, %fd54, %fd62;
	mov.f64 	%fd64, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd65, %fd63, %fd54, %fd64;
	mov.f64 	%fd66, 0d3F81111111122322;
	fma.rn.f64 	%fd67, %fd65, %fd54, %fd66;
	mov.f64 	%fd68, 0d3FA55555555502A1;
	fma.rn.f64 	%fd69, %fd67, %fd54, %fd68;
	mov.f64 	%fd70, 0d3FC5555555555511;
	fma.rn.f64 	%fd71, %fd69, %fd54, %fd70;
	mov.f64 	%fd72, 0d3FE000000000000B;
	fma.rn.f64 	%fd73, %fd71, %fd54, %fd72;
	mov.f64 	%fd74, 0d3FF0000000000000;
	fma.rn.f64 	%fd75, %fd73, %fd54, %fd74;
	fma.rn.f64 	%fd76, %fd75, %fd54, %fd74;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6, %temp}, %fd76;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7}, %fd76;
	}
	shl.b32 	%r21, %r5, 20;
	add.s32 	%r22, %r7, %r21;
	mov.b64 	%fd83, {%r6, %r22};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r23}, %fd13;
	}
	mov.b32 	%f2, %r23;
	abs.f32 	%f1, %f2;
	setp.lt.f32 	%p11, %f1, 0f4086232B;
	@%p11 bra 	$L__BB2_17;

	setp.lt.f64 	%p12, %fd13, 0d0000000000000000;
	add.f64 	%fd77, %fd13, 0d7FF0000000000000;
	selp.f64 	%fd83, 0d0000000000000000, %fd77, %p12;
	setp.geu.f32 	%p13, %f1, 0f40874800;
	@%p13 bra 	$L__BB2_17;

	shr.u32 	%r24, %r5, 31;
	add.s32 	%r25, %r5, %r24;
	shr.s32 	%r26, %r25, 1;
	shl.b32 	%r27, %r26, 20;
	add.s32 	%r28, %r7, %r27;
	mov.b64 	%fd78, {%r6, %r28};
	sub.s32 	%r29, %r5, %r26;
	shl.b32 	%r30, %r29, 20;
	add.s32 	%r31, %r30, 1072693248;
	mov.u32 	%r32, 0;
	mov.b64 	%fd79, {%r32, %r31};
	mul.f64 	%fd83, %fd78, %fd79;

$L__BB2_17:
	st.global.f64 	[%rd3], %fd83;
	bra.uni 	$L__BB2_18;

$L__BB2_13:
	ld.global.f64 	%fd44, [%rd2];
	mul.f64 	%fd45, %fd44, %fd18;
	st.global.f64 	[%rd3], %fd45;
	bra.uni 	$L__BB2_18;

$L__BB2_5:
	mul.f64 	%fd19, %fd1, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r33, %fd19;
	st.local.u32 	[%rd1], %r33;
	cvt.rn.f64.s32 	%fd20, %r33;
	neg.f64 	%fd21, %fd20;
	mov.f64 	%fd22, 0d3FF921FB54442D18;
	fma.rn.f64 	%fd23, %fd21, %fd22, %fd1;
	mov.f64 	%fd24, 0d3C91A62633145C00;
	fma.rn.f64 	%fd25, %fd21, %fd24, %fd23;
	mov.f64 	%fd26, 0d397B839A252049C0;
	fma.rn.f64 	%fd80, %fd21, %fd26, %fd25;
	abs.f64 	%fd27, %fd1;
	setp.ltu.f64 	%p8, %fd27, 0d41E0000000000000;
	@%p8 bra 	$L__BB2_8;

	{ // callseq 0, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd1;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd6;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd80, [retval0+0];
	} // callseq 0
	ld.local.u32 	%r33, [%rd1];

$L__BB2_8:
	and.b32  	%r17, %r33, 1;
	shl.b32 	%r18, %r33, 3;
	and.b32  	%r19, %r18, 8;
	setp.eq.s32 	%p9, %r17, 0;
	selp.f64 	%fd29, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p9;
	mul.wide.s32 	%rd11, %r19, 8;
	mov.u64 	%rd12, __cudart_sin_cos_coeffs;
	add.s64 	%rd13, %rd12, %rd11;
	ld.global.nc.f64 	%fd30, [%rd13+8];
	mul.rn.f64 	%fd6, %fd80, %fd80;
	fma.rn.f64 	%fd31, %fd29, %fd6, %fd30;
	ld.global.nc.f64 	%fd32, [%rd13+16];
	fma.rn.f64 	%fd33, %fd31, %fd6, %fd32;
	ld.global.nc.f64 	%fd34, [%rd13+24];
	fma.rn.f64 	%fd35, %fd33, %fd6, %fd34;
	ld.global.nc.f64 	%fd36, [%rd13+32];
	fma.rn.f64 	%fd37, %fd35, %fd6, %fd36;
	ld.global.nc.f64 	%fd38, [%rd13+40];
	fma.rn.f64 	%fd39, %fd37, %fd6, %fd38;
	ld.global.nc.f64 	%fd40, [%rd13+48];
	fma.rn.f64 	%fd7, %fd39, %fd6, %fd40;
	fma.rn.f64 	%fd82, %fd7, %fd80, %fd80;
	@%p9 bra 	$L__BB2_10;

	mov.f64 	%fd41, 0d3FF0000000000000;
	fma.rn.f64 	%fd82, %fd7, %fd6, %fd41;

$L__BB2_10:
	and.b32  	%r20, %r33, 2;
	setp.eq.s32 	%p10, %r20, 0;
	@%p10 bra 	$L__BB2_12;

	mov.f64 	%fd42, 0d0000000000000000;
	mov.f64 	%fd43, 0dBFF0000000000000;
	fma.rn.f64 	%fd82, %fd82, %fd43, %fd42;

$L__BB2_12:
	st.global.f64 	[%rd3], %fd82;

$L__BB2_18:
	ret;

}
	// .globl	updateWeights
.visible .entry updateWeights(
	.param .u64 updateWeights_param_0,
	.param .u64 updateWeights_param_1,
	.param .u32 updateWeights_param_2
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<6>;
	.reg .f64 	%fd<4>;
	.reg .b64 	%rd<8>;


	ld.param.u64 	%rd1, [updateWeights_param_0];
	ld.param.u64 	%rd2, [updateWeights_param_1];
	ld.param.u32 	%r2, [updateWeights_param_2];
	mov.u32 	%r3, %ctaid.x;
	mov.u32 	%r4, %ntid.x;
	mov.u32 	%r5, %tid.x;
	mad.lo.s32 	%r1, %r3, %r4, %r5;
	setp.ge.s32 	%p1, %r1, %r2;
	@%p1 bra 	$L__BB3_2;

	cvta.to.global.u64 	%rd3, %rd2;
	mul.wide.s32 	%rd4, %r1, 8;
	add.s64 	%rd5, %rd3, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	add.s64 	%rd7, %rd6, %rd4;
	ld.global.f64 	%fd1, [%rd7];
	ld.global.f64 	%fd2, [%rd5];
	sub.f64 	%fd3, %fd1, %fd2;
	st.global.f64 	[%rd7], %fd3;

$L__BB3_2:
	ret;

}
	// .globl	accuracyKernel
.visible .entry accuracyKernel(
	.param .u64 accuracyKernel_param_0,
	.param .u64 accuracyKernel_param_1,
	.param .u64 accuracyKernel_param_2,
	.param .u32 accuracyKernel_param_3
)
{
	.reg .pred 	%p<8>;
	.reg .b32 	%r<26>;
	.reg .f64 	%fd<6>;
	.reg .b64 	%rd<10>;
	// demoted variable
	.shared .align 4 .b8 _ZZ14accuracyKernelE13block_correct[1024];

	ld.param.u64 	%rd1, [accuracyKernel_param_0];
	ld.param.u64 	%rd2, [accuracyKernel_param_1];
	ld.param.u64 	%rd3, [accuracyKernel_param_2];
	ld.param.u32 	%r11, [accuracyKernel_param_3];
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r12, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	mad.lo.s32 	%r3, %r12, %r1, %r2;
	setp.ge.s32 	%p1, %r3, %r11;
	mov.u32 	%r24, 0;
	@%p1 bra 	$L__BB4_2;

	cvta.to.global.u64 	%rd4, %rd1;
	mul.wide.s32 	%rd5, %r3, 8;
	add.s64 	%rd6, %rd4, %rd5;
	ld.global.f64 	%fd1, [%rd6];
	setp.ge.f64 	%p2, %fd1, 0d3FE0000000000000;
	selp.f64 	%fd2, 0d3FF0000000000000, 0d0000000000000000, %p2;
	cvta.to.global.u64 	%rd7, %rd2;
	add.s64 	%rd8, %rd7, %rd5;
	ld.global.f64 	%fd3, [%rd8];
	sub.f64 	%fd4, %fd2, %fd3;
	abs.f64 	%fd5, %fd4;
	setp.lt.f64 	%p3, %fd5, 0d3DDB7CDFD9D7BDBB;
	selp.u32 	%r24, 1, 0, %p3;

$L__BB4_2:
	shl.b32 	%r13, %r2, 2;
	mov.u32 	%r14, _ZZ14accuracyKernelE13block_correct;
	add.s32 	%r6, %r14, %r13;
	st.shared.u32 	[%r6], %r24;
	bar.sync 	0;
	shr.u32 	%r25, %r1, 1;
	setp.eq.s32 	%p4, %r25, 0;
	@%p4 bra 	$L__BB4_7;

$L__BB4_4:
	setp.ge.s32 	%p5, %r2, %r25;
	@%p5 bra 	$L__BB4_6;

	shl.b32 	%r15, %r25, 2;
	add.s32 	%r16, %r6, %r15;
	ld.shared.u32 	%r17, [%r6];
	ld.shared.u32 	%r18, [%r16];
	add.s32 	%r19, %r17, %r18;
	st.shared.u32 	[%r6], %r19;

$L__BB4_6:
	bar.sync 	0;
	shr.u32 	%r20, %r25, 31;
	add.s32 	%r21, %r25, %r20;
	shr.s32 	%r9, %r21, 1;
	setp.gt.s32 	%p6, %r25, 1;
	mov.u32 	%r25, %r9;
	@%p6 bra 	$L__BB4_4;

$L__BB4_7:
	setp.ne.s32 	%p7, %r2, 0;
	@%p7 bra 	$L__BB4_9;

	ld.shared.u32 	%r22, [_ZZ14accuracyKernelE13block_correct];
	cvta.to.global.u64 	%rd9, %rd3;
	atom.global.add.u32 	%r23, [%rd9], %r22;

$L__BB4_9:
	ret;

}
	// .globl	gemvRowMajor
.visible .entry gemvRowMajor(
	.param .u64 gemvRowMajor_param_0,
	.param .u64 gemvRowMajor_param_1,
	.param .u64 gemvRowMajor_param_2,
	.param .u32 gemvRowMajor_param_3,
	.param .u32 gemvRowMajor_param_4
)
{
	.reg .pred 	%p<7>;
	.reg .b32 	%r<24>;
	.reg .f64 	%fd<30>;
	.reg .b64 	%rd<31>;


	ld.param.u64 	%rd16, [gemvRowMajor_param_0];
	ld.param.u64 	%rd17, [gemvRowMajor_param_1];
	ld.param.u64 	%rd15, [gemvRowMajor_param_2];
	ld.param.u32 	%r12, [gemvRowMajor_param_3];
	ld.param.u32 	%r11, [gemvRowMajor_param_4];
	cvta.to.global.u64 	%rd1, %rd17;
	cvta.to.global.u64 	%rd2, %rd16;
	mov.u32 	%r13, %ntid.x;
	mov.u32 	%r14, %ctaid.x;
	mov.u32 	%r15, %tid.x;
	mad.lo.s32 	%r1, %r14, %r13, %r15;
	setp.ge.s32 	%p1, %r1, %r12;
	@%p1 bra 	$L__BB5_9;

	mul.lo.s32 	%r16, %r1, %r11;
	cvt.s64.s32 	%rd3, %r16;
	setp.lt.s32 	%p2, %r11, 1;
	mov.f64 	%fd29, 0d0000000000000000;
	@%p2 bra 	$L__BB5_8;

	add.s32 	%r18, %r11, -1;
	and.b32  	%r23, %r11, 3;
	setp.lt.u32 	%p3, %r18, 3;
	mov.f64 	%fd29, 0d0000000000000000;
	mov.u32 	%r22, 0;
	@%p3 bra 	$L__BB5_5;

	sub.s32 	%r21, %r11, %r23;
	shl.b64 	%rd18, %rd3, 3;
	add.s64 	%rd19, %rd2, %rd18;
	add.s64 	%rd27, %rd19, 16;
	mov.u64 	%rd28, %rd1;

$L__BB5_4:
	ld.global.f64 	%fd12, [%rd28];
	ld.global.f64 	%fd13, [%rd27+-16];
	fma.rn.f64 	%fd14, %fd13, %fd12, %fd29;
	ld.global.f64 	%fd15, [%rd28+8];
	ld.global.f64 	%fd16, [%rd27+-8];
	fma.rn.f64 	%fd17, %fd16, %fd15, %fd14;
	ld.global.f64 	%fd18, [%rd28+16];
	ld.global.f64 	%fd19, [%rd27];
	fma.rn.f64 	%fd20, %fd19, %fd18, %fd17;
	ld.global.f64 	%fd21, [%rd28+24];
	ld.global.f64 	%fd22, [%rd27+8];
	fma.rn.f64 	%fd29, %fd22, %fd21, %fd20;
	add.s32 	%r22, %r22, 4;
	add.s64 	%rd28, %rd28, 32;
	add.s64 	%rd27, %rd27, 32;
	add.s32 	%r21, %r21, -4;
	setp.ne.s32 	%p4, %r21, 0;
	@%p4 bra 	$L__BB5_4;

$L__BB5_5:
	setp.eq.s32 	%p5, %r23, 0;
	@%p5 bra 	$L__BB5_8;

	cvt.s64.s32 	%rd20, %r22;
	mul.wide.s32 	%rd21, %r22, 8;
	add.s64 	%rd30, %rd1, %rd21;
	add.s64 	%rd22, %rd20, %rd3;
	shl.b64 	%rd23, %rd22, 3;
	add.s64 	%rd29, %rd2, %rd23;

$L__BB5_7:
	.pragma "nounroll";
	ld.global.f64 	%fd23, [%rd30];
	ld.global.f64 	%fd24, [%rd29];
	fma.rn.f64 	%fd29, %fd24, %fd23, %fd29;
	add.s64 	%rd30, %rd30, 8;
	add.s64 	%rd29, %rd29, 8;
	add.s32 	%r23, %r23, -1;
	setp.ne.s32 	%p6, %r23, 0;
	@%p6 bra 	$L__BB5_7;

$L__BB5_8:
	cvta.to.global.u64 	%rd24, %rd15;
	mul.wide.s32 	%rd25, %r1, 8;
	add.s64 	%rd26, %rd24, %rd25;
	st.global.f64 	[%rd26], %fd29;

$L__BB5_9:
	ret;

}
	// .globl	sigmoidKernel
.visible .entry sigmoidKernel(
	.param .u64 sigmoidKernel_param_0,
	.param .u64 sigmoidKernel_param_1,
	.param .u32 sigmoidKernel_param_2
)
{
	.reg .pred 	%p<9>;
	.reg .f32 	%f<5>;
	.reg .b32 	%r<36>;
	.reg .f64 	%fd<90>;
	.reg .b64 	%rd<8>;


	ld.param.u64 	%rd2, [sigmoidKernel_param_0];
	ld.param.u64 	%rd3, [sigmoidKernel_param_1];
	ld.param.u32 	%r8, [sigmoidKernel_param_2];
	mov.u32 	%r9, %ntid.x;
	mov.u32 	%r10, %ctaid.x;
	mov.u32 	%r11, %tid.x;
	mad.lo.s32 	%r1, %r10, %r9, %r11;
	setp.ge.s32 	%p1, %r1, %r8;
	@%p1 bra 	$L__BB6_10;

	cvta.to.global.u64 	%rd4, %rd2;
	mul.wide.s32 	%rd5, %r1, 8;
	add.s64 	%rd6, %rd4, %rd5;
	ld.global.f64 	%fd10, [%rd6];
	mov.f64 	%fd11, 0d4044000000000000;
	min.f64 	%fd12, %fd10, %fd11;
	mov.f64 	%fd13, 0dC044000000000000;
	max.f64 	%fd1, %fd12, %fd13;
	setp.ltu.f64 	%p2, %fd1, 0d0000000000000000;
	cvta.to.global.u64 	%rd7, %rd3;
	add.s64 	%rd1, %rd7, %rd5;
	@%p2 bra 	$L__BB6_6;
	bra.uni 	$L__BB6_2;

$L__BB6_6:
	mov.f64 	%fd52, 0d4338000000000000;
	mov.f64 	%fd53, 0d3FF71547652B82FE;
	fma.rn.f64 	%fd54, %fd1, %fd53, %fd52;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5, %temp}, %fd54;
	}
	mov.f64 	%fd55, 0dC338000000000000;
	add.rn.f64 	%fd56, %fd54, %fd55;
	mov.f64 	%fd57, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd58, %fd56, %fd57, %fd1;
	mov.f64 	%fd59, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd60, %fd56, %fd59, %fd58;
	mov.f64 	%fd61, 0d3E928AF3FCA213EA;
	mov.f64 	%fd62, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd63, %fd62, %fd60, %fd61;
	mov.f64 	%fd64, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd65, %fd63, %fd60, %fd64;
	mov.f64 	%fd66, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd67, %fd65, %fd60, %fd66;
	mov.f64 	%fd68, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd69, %fd67, %fd60, %fd68;
	mov.f64 	%fd70, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd71, %fd69, %fd60, %fd70;
	mov.f64 	%fd72, 0d3F81111111122322;
	fma.rn.f64 	%fd73, %fd71, %fd60, %fd72;
	mov.f64 	%fd74, 0d3FA55555555502A1;
	fma.rn.f64 	%fd75, %fd73, %fd60, %fd74;
	mov.f64 	%fd76, 0d3FC5555555555511;
	fma.rn.f64 	%fd77, %fd75, %fd60, %fd76;
	mov.f64 	%fd78, 0d3FE000000000000B;
	fma.rn.f64 	%fd79, %fd77, %fd60, %fd78;
	mov.f64 	%fd80, 0d3FF0000000000000;
	fma.rn.f64 	%fd81, %fd79, %fd60, %fd80;
	fma.rn.f64 	%fd82, %fd81, %fd60, %fd80;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6, %temp}, %fd82;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7}, %fd82;
	}
	shl.b32 	%r24, %r5, 20;
	add.s32 	%r25, %r7, %r24;
	mov.b64 	%fd89, {%r6, %r25};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r26}, %fd1;
	}
	mov.b32 	%f4, %r26;
	abs.f32 	%f2, %f4;
	setp.lt.f32 	%p6, %f2, 0f4086232B;
	@%p6 bra 	$L__BB6_9;

	setp.lt.f64 	%p7, %fd1, 0d0000000000000000;
	add.f64 	%fd83, %fd1, 0d7FF0000000000000;
	selp.f64 	%fd89, 0d0000000000000000, %fd83, %p7;
	setp.geu.f32 	%p8, %f2, 0f40874800;
	@%p8 bra 	$L__BB6_9;

	shr.u32 	%r27, %r5, 31;
	add.s32 	%r28, %r5, %r27;
	shr.s32 	%r29, %r28, 1;
	shl.b32 	%r30, %r29, 20;
	add.s32 	%r31, %r7, %r30;
	mov.b64 	%fd84, {%r6, %r31};
	sub.s32 	%r32, %r5, %r29;
	shl.b32 	%r33, %r32, 20;
	add.s32 	%r34, %r33, 1072693248;
	mov.u32 	%r35, 0;
	mov.b64 	%fd85, {%r35, %r34};
	mul.f64 	%fd89, %fd84, %fd85;

$L__BB6_9:
	add.f64 	%fd86, %fd89, 0d3FF0000000000000;
	div.rn.f64 	%fd87, %fd89, %fd86;
	st.global.f64 	[%rd1], %fd87;
	bra.uni 	$L__BB6_10;

$L__BB6_2:
	neg.f64 	%fd14, %fd1;
	mov.f64 	%fd15, 0d4338000000000000;
	mov.f64 	%fd16, 0d3FF71547652B82FE;
	fma.rn.f64 	%fd17, %fd14, %fd16, %fd15;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2, %temp}, %fd17;
	}
	mov.f64 	%fd18, 0dC338000000000000;
	add.rn.f64 	%fd19, %fd17, %fd18;
	mov.f64 	%fd20, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd21, %fd19, %fd20, %fd14;
	mov.f64 	%fd22, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd23, %fd19, %fd22, %fd21;
	mov.f64 	%fd24, 0d3E928AF3FCA213EA;
	mov.f64 	%fd25, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd26, %fd25, %fd23, %fd24;
	mov.f64 	%fd27, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd28, %fd26, %fd23, %fd27;
	mov.f64 	%fd29, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd30, %fd28, %fd23, %fd29;
	mov.f64 	%fd31, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd32, %fd30, %fd23, %fd31;
	mov.f64 	%fd33, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd34, %fd32, %fd23, %fd33;
	mov.f64 	%fd35, 0d3F81111111122322;
	fma.rn.f64 	%fd36, %fd34, %fd23, %fd35;
	mov.f64 	%fd37, 0d3FA55555555502A1;
	fma.rn.f64 	%fd38, %fd36, %fd23, %fd37;
	mov.f64 	%fd39, 0d3FC5555555555511;
	fma.rn.f64 	%fd40, %fd38, %fd23, %fd39;
	mov.f64 	%fd41, 0d3FE000000000000B;
	fma.rn.f64 	%fd42, %fd40, %fd23, %fd41;
	mov.f64 	%fd43, 0d3FF0000000000000;
	fma.rn.f64 	%fd44, %fd42, %fd23, %fd43;
	fma.rn.f64 	%fd45, %fd44, %fd23, %fd43;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3, %temp}, %fd45;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4}, %fd45;
	}
	shl.b32 	%r12, %r2, 20;
	add.s32 	%r13, %r4, %r12;
	mov.b64 	%fd88, {%r3, %r13};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r14}, %fd14;
	}
	mov.b32 	%f3, %r14;
	abs.f32 	%f1, %f3;
	setp.lt.f32 	%p3, %f1, 0f4086232B;
	@%p3 bra 	$L__BB6_5;

	setp.gt.f64 	%p4, %fd1, 0d8000000000000000;
	mov.f64 	%fd46, 0d7FF0000000000000;
	sub.f64 	%fd47, %fd46, %fd1;
	selp.f64 	%fd88, 0d0000000000000000, %fd47, %p4;
	setp.geu.f32 	%p5, %f1, 0f40874800;
	@%p5 bra 	$L__BB6_5;

	shr.u32 	%r15, %r2, 31;
	add.s32 	%r16, %r2, %r15;
	shr.s32 	%r17, %r16, 1;
	shl.b32 	%r18, %r17, 20;
	add.s32 	%r19, %r4, %r18;
	mov.b64 	%fd48, {%r3, %r19};
	sub.s32 	%r20, %r2, %r17;
	shl.b32 	%r21, %r20, 20;
	add.s32 	%r22, %r21, 1072693248;
	mov.u32 	%r23, 0;
	mov.b64 	%fd49, {%r23, %r22};
	mul.f64 	%fd88, %fd48, %fd49;

$L__BB6_5:
	add.f64 	%fd50, %fd88, 0d3FF0000000000000;
	rcp.rn.f64 	%fd51, %fd50;
	st.global.f64 	[%rd1], %fd51;

$L__BB6_10:
	ret;

}
	// .globl	thresholdKernel
.visible .entry thresholdKernel(
	.param .u64 thresholdKernel_param_0,
	.param .u64 thresholdKernel_param_1,
	.param .u32 thresholdKernel_param_2
)
{
	.reg .pred 	%p<3>;
	.reg .b32 	%r<6>;
	.reg .f64 	%fd<3>;
	.reg .b64 	%rd<8>;


	ld.param.u64 	%rd1, [thresholdKernel_param_0];
	ld.param.u64 	%rd2, [thresholdKernel_param_1];
	ld.param.u32 	%r2, [thresholdKernel_param_2];
	mov.u32 	%r3, %ctaid.x;
	mov.u32 	%r4, %ntid.x;
	mov.u32 	%r5, %tid.x;
	mad.lo.s32 	%r1, %r3, %r4, %r5;
	setp.ge.s32 	%p1, %r1, %r2;
	@%p1 bra 	$L__BB7_2;

	cvta.to.global.u64 	%rd3, %rd1;
	mul.wide.s32 	%rd4, %r1, 8;
	add.s64 	%rd5, %rd3, %rd4;
	ld.global.f64 	%fd1, [%rd5];
	setp.ge.f64 	%p2, %fd1, 0d3FE0000000000000;
	selp.f64 	%fd2, 0d3FF0000000000000, 0d0000000000000000, %p2;
	cvta.to.global.u64 	%rd6, %rd2;
	add.s64 	%rd7, %rd6, %rd4;
	st.global.f64 	[%rd7], %fd2;

$L__BB7_2:
	ret;

}
	// .globl	gradGemvXT
.visible .entry gradGemvXT(
	.param .u64 gradGemvXT_param_0,
	.param .u64 gradGemvXT_param_1,
	.param .u64 gradGemvXT_param_2,
	.param .u32 gradGemvXT_param_3,
	.param .u32 gradGemvXT_param_4
)
{
	.reg .pred 	%p<7>;
	.reg .b32 	%r<24>;
	.reg .f64 	%fd<30>;
	.reg .b64 	%rd<32>;


	ld.param.u64 	%rd17, [gradGemvXT_param_0];
	ld.param.u64 	%rd18, [gradGemvXT_param_1];
	ld.param.u64 	%rd16, [gradGemvXT_param_2];
	ld.param.u32 	%r11, [gradGemvXT_param_3];
	ld.param.u32 	%r12, [gradGemvXT_param_4];
	cvta.to.global.u64 	%rd1, %rd18;
	cvta.to.global.u64 	%rd2, %rd17;
	mov.u32 	%r13, %ntid.x;
	mov.u32 	%r14, %ctaid.x;
	mov.u32 	%r15, %tid.x;
	mad.lo.s32 	%r1, %r14, %r13, %r15;
	setp.ge.s32 	%p1, %r1, %r12;
	@%p1 bra 	$L__BB8_9;

	setp.lt.s32 	%p2, %r11, 1;
	mov.f64 	%fd29, 0d0000000000000000;
	@%p2 bra 	$L__BB8_8;

	add.s32 	%r17, %r11, -1;
	and.b32  	%r23, %r11, 3;
	setp.lt.u32 	%p3, %r17, 3;
	mov.f64 	%fd29, 0d0000000000000000;
	mov.u32 	%r22, 0;
	@%p3 bra 	$L__BB8_5;

	sub.s32 	%r21, %r11, %r23;
	mul.wide.s32 	%rd19, %r1, 8;
	add.s64 	%rd29, %rd2, %rd19;
	mul.wide.s32 	%rd4, %r12, 8;
	mov.u64 	%rd28, %rd1;

$L__BB8_4:
	ld.global.f64 	%fd12, [%rd28];
	ld.global.f64 	%fd13, [%rd29];
	fma.rn.f64 	%fd14, %fd13, %fd12, %fd29;
	add.s64 	%rd20, %rd29, %rd4;
	ld.global.f64 	%fd15, [%rd28+8];
	ld.global.f64 	%fd16, [%rd20];
	fma.rn.f64 	%fd17, %fd16, %fd15, %fd14;
	add.s64 	%rd21, %rd20, %rd4;
	ld.global.f64 	%fd18, [%rd28+16];
	ld.global.f64 	%fd19, [%rd21];
	fma.rn.f64 	%fd20, %fd19, %fd18, %fd17;
	add.s64 	%rd22, %rd21, %rd4;
	add.s64 	%rd29, %rd22, %rd4;
	ld.global.f64 	%fd21, [%rd28+24];
	ld.global.f64 	%fd22, [%rd22];
	fma.rn.f64 	%fd29, %fd22, %fd21, %fd20;
	add.s32 	%r22, %r22, 4;
	add.s64 	%rd28, %rd28, 32;
	add.s32 	%r21, %r21, -4;
	setp.ne.s32 	%p4, %r21, 0;
	@%p4 bra 	$L__BB8_4;

$L__BB8_5:
	setp.eq.s32 	%p5, %r23, 0;
	@%p5 bra 	$L__BB8_8;

	mul.wide.s32 	%rd23, %r22, 8;
	add.s64 	%rd31, %rd1, %rd23;
	mad.lo.s32 	%r19, %r22, %r12, %r1;
	mul.wide.s32 	%rd24, %r19, 8;
	add.s64 	%rd30, %rd2, %rd24;
	mul.wide.s32 	%rd11, %r12, 8;

$L__BB8_7:
	.pragma "nounroll";
	ld.global.f64 	%fd23, [%rd31];
	ld.global.f64 	%fd24, [%rd30];
	fma.rn.f64 	%fd29, %fd24, %fd23, %fd29;
	add.s64 	%rd31, %rd31, 8;
	add.s64 	%rd30, %rd30, %rd11;
	add.s32 	%r23, %r23, -1;
	setp.ne.s32 	%p6, %r23, 0;
	@%p6 bra 	$L__BB8_7;

$L__BB8_8:
	cvta.to.global.u64 	%rd25, %rd16;
	mul.wide.s32 	%rd26, %r1, 8;
	add.s64 	%rd27, %rd25, %rd26;
	st.global.f64 	[%rd27], %fd29;

$L__BB8_9:
	ret;

}
	// .globl	compareMemory
.visible .entry compareMemory(
	.param .u64 compareMemory_param_0,
	.param .u64 compareMemory_param_1,
	.param .u64 compareMemory_param_2,
	.param .u64 compareMemory_param_3
)
{
	.reg .pred 	%p<3>;
	.reg .b32 	%r<6>;
	.reg .f64 	%fd<5>;
	.reg .b64 	%rd<12>;


	ld.param.u64 	%rd2, [compareMemory_param_0];
	ld.param.u64 	%rd3, [compareMemory_param_1];
	ld.param.u64 	%rd5, [compareMemory_param_2];
	ld.param.u64 	%rd4, [compareMemory_param_3];
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r2, %ctaid.x;
	mov.u32 	%r3, %tid.x;
	mad.lo.s32 	%r4, %r2, %r1, %r3;
	cvt.u64.u32 	%rd1, %r4;
	setp.ge.u64 	%p1, %rd1, %rd5;
	@%p1 bra 	$L__BB9_3;

	cvta.to.global.u64 	%rd6, %rd2;
	shl.b64 	%rd7, %rd1, 3;
	add.s64 	%rd8, %rd6, %rd7;
	cvta.to.global.u64 	%rd9, %rd3;
	add.s64 	%rd10, %rd9, %rd7;
	ld.global.f64 	%fd1, [%rd10];
	ld.global.f64 	%fd2, [%rd8];
	sub.f64 	%fd3, %fd2, %fd1;
	abs.f64 	%fd4, %fd3;
	setp.leu.f64 	%p2, %fd4, 0d3E112E0BE826D695;
	@%p2 bra 	$L__BB9_3;

	cvta.to.global.u64 	%rd11, %rd4;
	atom.global.exch.b32 	%r5, [%rd11], 0;

$L__BB9_3:
	ret;

}
	// .globl	transpose_naive
.visible .entry transpose_naive(
	.param .u64 transpose_naive_param_0,
	.param .u64 transpose_naive_param_1,
	.param .u32 transpose_naive_param_2,
	.param .u32 transpose_naive_param_3
)
{
	.reg .pred 	%p<4>;
	.reg .b32 	%r<13>;
	.reg .f64 	%fd<2>;
	.reg .b64 	%rd<9>;


	ld.param.u64 	%rd1, [transpose_naive_param_0];
	ld.param.u64 	%rd2, [transpose_naive_param_1];
	ld.param.u32 	%r3, [transpose_naive_param_2];
	ld.param.u32 	%r4, [transpose_naive_param_3];
	mov.u32 	%r5, %ctaid.x;
	mov.u32 	%r6, %ntid.x;
	mov.u32 	%r7, %tid.x;
	mad.lo.s32 	%r1, %r5, %r6, %r7;
	mov.u32 	%r8, %ntid.y;
	mov.u32 	%r9, %ctaid.y;
	mov.u32 	%r10, %tid.y;
	mad.lo.s32 	%r2, %r9, %r8, %r10;
	setp.ge.s32 	%p1, %r2, %r3;
	setp.ge.s32 	%p2, %r1, %r4;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	$L__BB10_2;

	cvta.to.global.u64 	%rd3, %rd1;
	mad.lo.s32 	%r11, %r2, %r4, %r1;
	mul.wide.s32 	%rd4, %r11, 8;
	add.s64 	%rd5, %rd3, %rd4;
	ld.global.f64 	%fd1, [%rd5];
	mad.lo.s32 	%r12, %r1, %r3, %r2;
	cvta.to.global.u64 	%rd6, %rd2;
	mul.wide.s32 	%rd7, %r12, 8;
	add.s64 	%rd8, %rd6, %rd7;
	st.global.f64 	[%rd8], %fd1;

$L__BB10_2:
	ret;

}
	// .globl	matrixMul
.visible .entry matrixMul(
	.param .u64 matrixMul_param_0,
	.param .u64 matrixMul_param_1,
	.param .u64 matrixMul_param_2,
	.param .u32 matrixMul_param_3,
	.param .u32 matrixMul_param_4,
	.param .u32 matrixMul_param_5
)
{
	.reg .pred 	%p<9>;
	.reg .b32 	%r<32>;
	.reg .f64 	%fd<30>;
	.reg .b64 	%rd<35>;


	ld.param.u64 	%rd18, [matrixMul_param_0];
	ld.param.u64 	%rd19, [matrixMul_param_1];
	ld.param.u64 	%rd17, [matrixMul_param_2];
	ld.param.u32 	%r14, [matrixMul_param_3];
	ld.param.u32 	%r12, [matrixMul_param_4];
	ld.param.u32 	%r13, [matrixMul_param_5];
	cvta.to.global.u64 	%rd1, %rd19;
	cvta.to.global.u64 	%rd2, %rd18;
	mov.u32 	%r15, %ntid.y;
	mov.u32 	%r16, %ctaid.y;
	mov.u32 	%r17, %tid.y;
	mad.lo.s32 	%r1, %r16, %r15, %r17;
	mov.u32 	%r18, %ntid.x;
	mov.u32 	%r19, %ctaid.x;
	mov.u32 	%r20, %tid.x;
	mad.lo.s32 	%r2, %r19, %r18, %r20;
	setp.ge.s32 	%p1, %r1, %r14;
	setp.ge.s32 	%p2, %r2, %r12;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	$L__BB11_9;

	setp.lt.s32 	%p4, %r13, 1;
	mov.f64 	%fd29, 0d0000000000000000;
	@%p4 bra 	$L__BB11_8;

	add.s32 	%r22, %r13, -1;
	and.b32  	%r31, %r13, 3;
	setp.lt.u32 	%p5, %r22, 3;
	mov.f64 	%fd29, 0d0000000000000000;
	mov.u32 	%r30, 0;
	@%p5 bra 	$L__BB11_5;

	sub.s32 	%r29, %r13, %r31;
	mul.wide.s32 	%rd20, %r2, 8;
	add.s64 	%rd32, %rd1, %rd20;
	mul.lo.s32 	%r24, %r13, %r1;
	mul.wide.s32 	%rd21, %r24, 8;
	add.s64 	%rd22, %rd2, %rd21;
	add.s64 	%rd31, %rd22, 16;
	mul.wide.s32 	%rd5, %r12, 8;

$L__BB11_4:
	ld.global.f64 	%fd12, [%rd32];
	ld.global.f64 	%fd13, [%rd31+-16];
	fma.rn.f64 	%fd14, %fd13, %fd12, %fd29;
	add.s64 	%rd23, %rd32, %rd5;
	ld.global.f64 	%fd15, [%rd23];
	ld.global.f64 	%fd16, [%rd31+-8];
	fma.rn.f64 	%fd17, %fd16, %fd15, %fd14;
	add.s64 	%rd24, %rd23, %rd5;
	ld.global.f64 	%fd18, [%rd24];
	ld.global.f64 	%fd19, [%rd31];
	fma.rn.f64 	%fd20, %fd19, %fd18, %fd17;
	add.s64 	%rd25, %rd24, %rd5;
	add.s64 	%rd32, %rd25, %rd5;
	ld.global.f64 	%fd21, [%rd25];
	ld.global.f64 	%fd22, [%rd31+8];
	fma.rn.f64 	%fd29, %fd22, %fd21, %fd20;
	add.s32 	%r30, %r30, 4;
	add.s64 	%rd31, %rd31, 32;
	add.s32 	%r29, %r29, -4;
	setp.ne.s32 	%p6, %r29, 0;
	@%p6 bra 	$L__BB11_4;

$L__BB11_5:
	setp.eq.s32 	%p7, %r31, 0;
	@%p7 bra 	$L__BB11_8;

	mad.lo.s32 	%r25, %r30, %r12, %r2;
	mul.wide.s32 	%rd26, %r25, 8;
	add.s64 	%rd34, %rd1, %rd26;
	mul.wide.s32 	%rd11, %r12, 8;
	mad.lo.s32 	%r26, %r13, %r1, %r30;
	mul.wide.s32 	%rd27, %r26, 8;
	add.s64 	%rd33, %rd2, %rd27;

$L__BB11_7:
	.pragma "nounroll";
	ld.global.f64 	%fd23, [%rd34];
	ld.global.f64 	%fd24, [%rd33];
	fma.rn.f64 	%fd29, %fd24, %fd23, %fd29;
	add.s64 	%rd34, %rd34, %rd11;
	add.s64 	%rd33, %rd33, 8;
	add.s32 	%r31, %r31, -1;
	setp.ne.s32 	%p8, %r31, 0;
	@%p8 bra 	$L__BB11_7;

$L__BB11_8:
	mad.lo.s32 	%r27, %r1, %r12, %r2;
	cvta.to.global.u64 	%rd28, %rd17;
	mul.wide.s32 	%rd29, %r27, 8;
	add.s64 	%rd30, %rd28, %rd29;
	st.global.f64 	[%rd30], %fd29;

$L__BB11_9:
	ret;

}
	// .globl	hadamardProd
.visible .entry hadamardProd(
	.param .u64 hadamardProd_param_0,
	.param .u64 hadamardProd_param_1,
	.param .u64 hadamardProd_param_2,
	.param .u32 hadamardProd_param_3
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<6>;
	.reg .f64 	%fd<4>;
	.reg .b64 	%rd<11>;


	ld.param.u64 	%rd1, [hadamardProd_param_0];
	ld.param.u64 	%rd2, [hadamardProd_param_1];
	ld.param.u64 	%rd3, [hadamardProd_param_2];
	ld.param.u32 	%r2, [hadamardProd_param_3];
	mov.u32 	%r3, %ctaid.x;
	mov.u32 	%r4, %ntid.x;
	mov.u32 	%r5, %tid.x;
	mad.lo.s32 	%r1, %r3, %r4, %r5;
	setp.ge.s32 	%p1, %r1, %r2;
	@%p1 bra 	$L__BB12_2;

	cvta.to.global.u64 	%rd4, %rd1;
	mul.wide.s32 	%rd5, %r1, 8;
	add.s64 	%rd6, %rd4, %rd5;
	cvta.to.global.u64 	%rd7, %rd2;
	add.s64 	%rd8, %rd7, %rd5;
	ld.global.f64 	%fd1, [%rd8];
	ld.global.f64 	%fd2, [%rd6];
	mul.f64 	%fd3, %fd2, %fd1;
	cvta.to.global.u64 	%rd9, %rd3;
	add.s64 	%rd10, %rd9, %rd5;
	st.global.f64 	[%rd10], %fd3;

$L__BB12_2:
	ret;

}
	// .globl	reluKernel
.visible .entry reluKernel(
	.param .u64 reluKernel_param_0,
	.param .u64 reluKernel_param_1,
	.param .u32 reluKernel_param_2
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<6>;
	.reg .f64 	%fd<4>;
	.reg .b64 	%rd<8>;


	ld.param.u64 	%rd1, [reluKernel_param_0];
	ld.param.u64 	%rd2, [reluKernel_param_1];
	ld.param.u32 	%r2, [reluKernel_param_2];
	mov.u32 	%r3, %ctaid.x;
	mov.u32 	%r4, %ntid.x;
	mov.u32 	%r5, %tid.x;
	mad.lo.s32 	%r1, %r3, %r4, %r5;
	setp.ge.s32 	%p1, %r1, %r2;
	@%p1 bra 	$L__BB13_2;

	cvta.to.global.u64 	%rd3, %rd1;
	mul.wide.s32 	%rd4, %r1, 8;
	add.s64 	%rd5, %rd3, %rd4;
	ld.global.f64 	%fd1, [%rd5];
	mov.f64 	%fd2, 0d0000000000000000;
	max.f64 	%fd3, %fd2, %fd1;
	cvta.to.global.u64 	%rd6, %rd2;
	add.s64 	%rd7, %rd6, %rd4;
	st.global.f64 	[%rd7], %fd3;

$L__BB13_2:
	ret;

}
	// .globl	reluDerivativeKernel
.visible .entry reluDerivativeKernel(
	.param .u64 reluDerivativeKernel_param_0,
	.param .u64 reluDerivativeKernel_param_1,
	.param .u32 reluDerivativeKernel_param_2
)
{
	.reg .pred 	%p<3>;
	.reg .b32 	%r<6>;
	.reg .f64 	%fd<3>;
	.reg .b64 	%rd<8>;


	ld.param.u64 	%rd1, [reluDerivativeKernel_param_0];
	ld.param.u64 	%rd2, [reluDerivativeKernel_param_1];
	ld.param.u32 	%r2, [reluDerivativeKernel_param_2];
	mov.u32 	%r3, %ctaid.x;
	mov.u32 	%r4, %ntid.x;
	mov.u32 	%r5, %tid.x;
	mad.lo.s32 	%r1, %r3, %r4, %r5;
	setp.ge.s32 	%p1, %r1, %r2;
	@%p1 bra 	$L__BB14_2;

	cvta.to.global.u64 	%rd3, %rd1;
	mul.wide.s32 	%rd4, %r1, 8;
	add.s64 	%rd5, %rd3, %rd4;
	ld.global.f64 	%fd1, [%rd5];
	setp.gt.f64 	%p2, %fd1, 0d0000000000000000;
	selp.f64 	%fd2, 0d3FF0000000000000, 0d0000000000000000, %p2;
	cvta.to.global.u64 	%rd6, %rd2;
	add.s64 	%rd7, %rd6, %rd4;
	st.global.f64 	[%rd7], %fd2;

$L__BB14_2:
	ret;

}
	// .globl	sigmoidPrimeKernel
.visible .entry sigmoidPrimeKernel(
	.param .u64 sigmoidPrimeKernel_param_0,
	.param .u64 sigmoidPrimeKernel_param_1,
	.param .u32 sigmoidPrimeKernel_param_2
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<6>;
	.reg .f64 	%fd<5>;
	.reg .b64 	%rd<8>;


	ld.param.u64 	%rd1, [sigmoidPrimeKernel_param_0];
	ld.param.u64 	%rd2, [sigmoidPrimeKernel_param_1];
	ld.param.u32 	%r2, [sigmoidPrimeKernel_param_2];
	mov.u32 	%r3, %ctaid.x;
	mov.u32 	%r4, %ntid.x;
	mov.u32 	%r5, %tid.x;
	mad.lo.s32 	%r1, %r3, %r4, %r5;
	setp.ge.s32 	%p1, %r1, %r2;
	@%p1 bra 	$L__BB15_2;

	cvta.to.global.u64 	%rd3, %rd1;
	mul.wide.s32 	%rd4, %r1, 8;
	add.s64 	%rd5, %rd3, %rd4;
	ld.global.f64 	%fd1, [%rd5];
	mov.f64 	%fd2, 0d3FF0000000000000;
	sub.f64 	%fd3, %fd2, %fd1;
	mul.f64 	%fd4, %fd1, %fd3;
	cvta.to.global.u64 	%rd6, %rd2;
	add.s64 	%rd7, %rd6, %rd4;
	st.global.f64 	[%rd7], %fd4;

$L__BB15_2:
	ret;

}
	// .globl	sumReductionKernel
.visible .entry sumReductionKernel(
	.param .u64 sumReductionKernel_param_0,
	.param .u64 sumReductionKernel_param_1,
	.param .u32 sumReductionKernel_param_2
)
{
	.reg .pred 	%p<6>;
	.reg .b32 	%r<15>;
	.reg .f64 	%fd<9>;
	.reg .b64 	%rd<9>;
	// demoted variable
	.shared .align 8 .b8 _ZZ18sumReductionKernelE5sdata[8192];

	ld.param.u64 	%rd1, [sumReductionKernel_param_0];
	ld.param.u64 	%rd2, [sumReductionKernel_param_1];
	ld.param.u32 	%r9, [sumReductionKernel_param_2];
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r2, %ctaid.x;
	mov.u32 	%r3, %tid.x;
	mad.lo.s32 	%r4, %r2, %r1, %r3;
	setp.ge.s32 	%p1, %r4, %r9;
	mov.f64 	%fd8, 0d0000000000000000;
	@%p1 bra 	$L__BB16_2;

	cvta.to.global.u64 	%rd3, %rd1;
	mul.wide.s32 	%rd4, %r4, 8;
	add.s64 	%rd5, %rd3, %rd4;
	ld.global.f64 	%fd8, [%rd5];

$L__BB16_2:
	shl.b32 	%r10, %r3, 3;
	mov.u32 	%r11, _ZZ18sumReductionKernelE5sdata;
	add.s32 	%r5, %r11, %r10;
	st.shared.f64 	[%r5], %fd8;
	bar.sync 	0;
	shr.u32 	%r14, %r1, 1;
	setp.eq.s32 	%p2, %r14, 0;
	@%p2 bra 	$L__BB16_7;

$L__BB16_4:
	setp.ge.u32 	%p3, %r3, %r14;
	@%p3 bra 	$L__BB16_6;

	shl.b32 	%r12, %r14, 3;
	add.s32 	%r13, %r5, %r12;
	ld.shared.f64 	%fd4, [%r5];
	ld.shared.f64 	%fd5, [%r13];
	add.f64 	%fd6, %fd5, %fd4;
	st.shared.f64 	[%r5], %fd6;

$L__BB16_6:
	bar.sync 	0;
	shr.u32 	%r14, %r14, 1;
	setp.ne.s32 	%p4, %r14, 0;
	@%p4 bra 	$L__BB16_4;

$L__BB16_7:
	setp.ne.s32 	%p5, %r3, 0;
	@%p5 bra 	$L__BB16_9;

	ld.shared.f64 	%fd7, [_ZZ18sumReductionKernelE5sdata];
	cvta.to.global.u64 	%rd6, %rd2;
	mul.wide.u32 	%rd7, %r2, 8;
	add.s64 	%rd8, %rd6, %rd7;
	st.global.f64 	[%rd8], %fd7;

$L__BB16_9:
	ret;

}
	// .globl	logLossDerivativeKernel
.visible .entry logLossDerivativeKernel(
	.param .u64 logLossDerivativeKernel_param_0,
	.param .u64 logLossDerivativeKernel_param_1,
	.param .u64 logLossDerivativeKernel_param_2,
	.param .u32 logLossDerivativeKernel_param_3
)
{
	.reg .pred 	%p<4>;
	.reg .b32 	%r<6>;
	.reg .f64 	%fd<11>;
	.reg .b64 	%rd<11>;


	ld.param.u64 	%rd1, [logLossDerivativeKernel_param_0];
	ld.param.u64 	%rd2, [logLossDerivativeKernel_param_1];
	ld.param.u64 	%rd3, [logLossDerivativeKernel_param_2];
	ld.param.u32 	%r2, [logLossDerivativeKernel_param_3];
	mov.u32 	%r3, %ctaid.x;
	mov.u32 	%r4, %ntid.x;
	mov.u32 	%r5, %tid.x;
	mad.lo.s32 	%r1, %r3, %r4, %r5;
	setp.ge.s32 	%p1, %r1, %r2;
	@%p1 bra 	$L__BB17_2;

	cvta.to.global.u64 	%rd4, %rd1;
	mul.wide.s32 	%rd5, %r1, 8;
	add.s64 	%rd6, %rd4, %rd5;
	cvta.to.global.u64 	%rd7, %rd2;
	add.s64 	%rd8, %rd7, %rd5;
	ld.global.f64 	%fd1, [%rd6];
	setp.lt.f64 	%p2, %fd1, 0d3CD203AF9EE75616;
	selp.f64 	%fd2, 0d3CD203AF9EE75616, %fd1, %p2;
	setp.gt.f64 	%p3, %fd2, 0d3FEFFFFFFFFFFFF7;
	selp.f64 	%fd3, 0d3FEFFFFFFFFFFFF7, %fd2, %p3;
	ld.global.f64 	%fd4, [%rd8];
	div.rn.f64 	%fd5, %fd4, %fd3;
	mov.f64 	%fd6, 0d3FF0000000000000;
	sub.f64 	%fd7, %fd6, %fd4;
	sub.f64 	%fd8, %fd6, %fd3;
	div.rn.f64 	%fd9, %fd7, %fd8;
	sub.f64 	%fd10, %fd9, %fd5;
	cvta.to.global.u64 	%rd9, %rd3;
	add.s64 	%rd10, %rd9, %rd5;
	st.global.f64 	[%rd10], %fd10;

$L__BB17_2:
	ret;

}
.func  (.param .b64 func_retval0) __internal_trig_reduction_slowpathd(
	.param .b64 __internal_trig_reduction_slowpathd_param_0,
	.param .b64 __internal_trig_reduction_slowpathd_param_1
)
{
	.local .align 8 .b8 	__local_depot18[40];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .b32 	%r<33>;
	.reg .f64 	%fd<5>;
	.reg .b64 	%rd<80>;


	mov.u64 	%SPL, __local_depot18;
	ld.param.f64 	%fd4, [__internal_trig_reduction_slowpathd_param_0];
	ld.param.u64 	%rd18, [__internal_trig_reduction_slowpathd_param_1];
	add.u64 	%rd1, %SPL, 0;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1}, %fd4;
	}
	bfe.u32 	%r2, %r1, 20, 11;
	setp.eq.s32 	%p1, %r2, 2047;
	@%p1 bra 	$L__BB18_7;

	add.s32 	%r3, %r2, -1024;
	shr.u32 	%r10, %r3, 6;
	mov.u32 	%r11, 16;
	sub.s32 	%r12, %r11, %r10;
	mov.u32 	%r13, 15;
	sub.s32 	%r4, %r13, %r10;
	mov.u32 	%r14, 19;
	sub.s32 	%r15, %r14, %r10;
	setp.gt.s32 	%p2, %r12, 14;
	selp.b32 	%r5, 18, %r15, %p2;
	setp.gt.s32 	%p3, %r12, %r5;
	mov.u64 	%rd77, 0;
	mov.u32 	%r32, %r4;
	@%p3 bra 	$L__BB18_4;

	add.s32 	%r16, %r4, -15;
	mul.wide.s32 	%rd22, %r16, 8;
	mov.u64 	%rd23, __cudart_i2opi_d;
	add.s64 	%rd24, %rd23, %rd22;
	add.s64 	%rd75, %rd24, 120;
	mov.b64 	%rd25, %fd4;
	shl.b64 	%rd26, %rd25, 11;
	or.b64  	%rd3, %rd26, -9223372036854775808;
	mov.u64 	%rd74, %rd1;
	mov.u32 	%r32, %r4;

$L__BB18_3:
	.pragma "nounroll";
	ld.global.nc.u64 	%rd27, [%rd75];
	{
	.reg .u32 %r0, %r1, %r2, %r3, %alo, %ahi, %blo, %bhi, %clo, %chi;
	mov.b64 	{%alo,%ahi}, %rd27;
	mov.b64 	{%blo,%bhi}, %rd3;
	mov.b64 	{%clo,%chi}, %rd77;
	mad.lo.cc.u32 	%r0, %alo, %blo, %clo;
	madc.hi.cc.u32 	%r1, %alo, %blo, %chi;
	madc.hi.u32 	%r2, %alo, %bhi, 0;
	mad.lo.cc.u32 	%r1, %alo, %bhi, %r1;
	madc.hi.cc.u32 	%r2, %ahi, %blo, %r2;
	madc.hi.u32 	%r3, %ahi, %bhi, 0;
	mad.lo.cc.u32 	%r1, %ahi, %blo, %r1;
	madc.lo.cc.u32 	%r2, %ahi, %bhi, %r2;
	addc.u32 	%r3, %r3, 0;
	mov.b64 	%rd28, {%r0,%r1};
	mov.b64 	%rd77, {%r2,%r3};
	}
	st.local.u64 	[%rd74], %rd28;
	add.s64 	%rd75, %rd75, 8;
	add.s64 	%rd74, %rd74, 8;
	add.s32 	%r32, %r32, 1;
	setp.lt.s32 	%p4, %r32, %r5;
	@%p4 bra 	$L__BB18_3;

$L__BB18_4:
	sub.s32 	%r17, %r32, %r4;
	mul.wide.s32 	%rd29, %r17, 8;
	add.s64 	%rd30, %rd1, %rd29;
	st.local.u64 	[%rd30], %rd77;
	ld.local.u64 	%rd79, [%rd1+16];
	ld.local.u64 	%rd78, [%rd1+24];
	and.b32  	%r9, %r3, 63;
	setp.eq.s32 	%p5, %r9, 0;
	@%p5 bra 	$L__BB18_6;

	mov.u32 	%r18, 64;
	sub.s32 	%r19, %r18, %r9;
	shl.b64 	%rd31, %rd78, %r9;
	shr.u64 	%rd32, %rd79, %r19;
	or.b64  	%rd78, %rd31, %rd32;
	shl.b64 	%rd33, %rd79, %r9;
	ld.local.u64 	%rd34, [%rd1+8];
	shr.u64 	%rd35, %rd34, %r19;
	or.b64  	%rd79, %rd35, %rd33;

$L__BB18_6:
	and.b32  	%r20, %r1, -2147483648;
	shr.u64 	%rd36, %rd78, 62;
	cvt.u32.u64 	%r21, %rd36;
	shr.u64 	%rd37, %rd79, 62;
	shl.b64 	%rd38, %rd78, 2;
	or.b64  	%rd39, %rd37, %rd38;
	shr.u64 	%rd40, %rd78, 61;
	cvt.u32.u64 	%r22, %rd40;
	and.b32  	%r23, %r22, 1;
	add.s32 	%r24, %r23, %r21;
	neg.s32 	%r25, %r24;
	setp.eq.s32 	%p6, %r20, 0;
	selp.b32 	%r26, %r24, %r25, %p6;
	cvta.to.local.u64 	%rd41, %rd18;
	mov.u64 	%rd42, 0;
	st.local.u32 	[%rd41], %r26;
	setp.eq.s32 	%p7, %r23, 0;
	shl.b64 	%rd43, %rd79, 2;
	{
	.reg .u32 %r0, %r1, %r2, %r3, %a0, %a1, %a2, %a3, %b0, %b1, %b2, %b3;
	mov.b64 	{%a0,%a1}, %rd42;
	mov.b64 	{%a2,%a3}, %rd42;
	mov.b64 	{%b0,%b1}, %rd43;
	mov.b64 	{%b2,%b3}, %rd39;
	sub.cc.u32 	%r0, %a0, %b0;
	subc.cc.u32 	%r1, %a1, %b1;
	subc.cc.u32 	%r2, %a2, %b2;
	subc.u32 	%r3, %a3, %b3;
	mov.b64 	%rd44, {%r0,%r1};
	mov.b64 	%rd45, {%r2,%r3};
	}
	selp.b64 	%rd46, %rd39, %rd45, %p7;
	selp.b64 	%rd47, %rd43, %rd44, %p7;
	xor.b32  	%r27, %r20, -2147483648;
	selp.b32 	%r28, %r20, %r27, %p7;
	clz.b64 	%r29, %rd46;
	cvt.u64.u32 	%rd48, %r29;
	setp.eq.s64 	%p8, %rd48, 0;
	shl.b64 	%rd49, %rd46, %r29;
	mov.u64 	%rd50, 64;
	sub.s64 	%rd51, %rd50, %rd48;
	cvt.u32.u64 	%r30, %rd51;
	shr.u64 	%rd52, %rd47, %r30;
	or.b64  	%rd53, %rd52, %rd49;
	selp.b64 	%rd54, %rd46, %rd53, %p8;
	mov.u64 	%rd55, -3958705157555305931;
	{
	.reg .u32 %r0, %r1, %r2, %r3, %alo, %ahi, %blo, %bhi;
	mov.b64 	{%alo,%ahi}, %rd54;
	mov.b64 	{%blo,%bhi}, %rd55;
	mul.lo.u32 	%r0, %alo, %blo;
	mul.hi.u32 	%r1, %alo, %blo;
	mad.lo.cc.u32 	%r1, %alo, %bhi, %r1;
	madc.hi.u32 	%r2, %alo, %bhi, 0;
	mad.lo.cc.u32 	%r1, %ahi, %blo, %r1;
	madc.hi.cc.u32 	%r2, %ahi, %blo, %r2;
	madc.hi.u32 	%r3, %ahi, %bhi, 0;
	mad.lo.cc.u32 	%r2, %ahi, %bhi, %r2;
	addc.u32 	%r3, %r3, 0;
	mov.b64 	%rd56, {%r0,%r1};
	mov.b64 	%rd57, {%r2,%r3};
	}
	setp.gt.s64 	%p9, %rd57, 0;
	{
	.reg .u32 %r0, %r1, %r2, %r3, %a0, %a1, %a2, %a3, %b0, %b1, %b2, %b3;
	mov.b64 	{%a0,%a1}, %rd56;
	mov.b64 	{%a2,%a3}, %rd57;
	mov.b64 	{%b0,%b1}, %rd56;
	mov.b64 	{%b2,%b3}, %rd57;
	add.cc.u32 	%r0, %a0, %b0;
	addc.cc.u32 	%r1, %a1, %b1;
	addc.cc.u32 	%r2, %a2, %b2;
	addc.u32 	%r3, %a3, %b3;
	mov.b64 	%rd58, {%r0,%r1};
	mov.b64 	%rd59, {%r2,%r3};
	}
	selp.b64 	%rd60, %rd59, %rd57, %p9;
	selp.u64 	%rd61, 1, 0, %p9;
	add.s64 	%rd62, %rd48, %rd61;
	cvt.u64.u32 	%rd63, %r28;
	shl.b64 	%rd64, %rd63, 32;
	shl.b64 	%rd65, %rd62, 52;
	mov.u64 	%rd66, 4602678819172646912;
	sub.s64 	%rd67, %rd66, %rd65;
	add.s64 	%rd68, %rd60, 1;
	shr.u64 	%rd69, %rd68, 10;
	add.s64 	%rd70, %rd69, 1;
	shr.u64 	%rd71, %rd70, 1;
	add.s64 	%rd72, %rd67, %rd71;
	or.b64  	%rd73, %rd72, %rd64;
	mov.b64 	%fd4, %rd73;

$L__BB18_7:
	st.param.f64 	[func_retval0+0], %fd4;
	ret;

}

