
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035684                       # Number of seconds simulated
sim_ticks                                 35684088618                       # Number of ticks simulated
final_tick                               565248468555                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 283263                       # Simulator instruction rate (inst/s)
host_op_rate                                   364541                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2332702                       # Simulator tick rate (ticks/s)
host_mem_usage                               16919984                       # Number of bytes of host memory used
host_seconds                                 15297.32                       # Real time elapsed on the host
sim_insts                                  4333168956                       # Number of instructions simulated
sim_ops                                    5576500289                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2617600                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2291456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1262464                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         2176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       967552                       # Number of bytes read from this memory
system.physmem.bytes_read::total              7146240                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         2176                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7168                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2080768                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2080768                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        20450                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        17902                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         9863                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           17                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         7559                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 55830                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           16256                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                16256                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        35870                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     73354823                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        53805                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     64215063                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        50218                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     35378906                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        60980                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     27114382                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               200264047                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        35870                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        53805                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        50218                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        60980                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             200874                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          58310807                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               58310807                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          58310807                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        35870                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     73354823                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        53805                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     64215063                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        50218                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     35378906                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        60980                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     27114382                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              258574854                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                85573355                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        30984758                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25417490                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2013035                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13067738                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12090283                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3162433                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87227                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     31998330                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170052146                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           30984758                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15252716                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36564899                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10792364                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6825790                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15657606                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       807763                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84136281                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.484475                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.332230                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        47571382     56.54%     56.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3647355      4.34%     60.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3198223      3.80%     64.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3437710      4.09%     68.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3023635      3.59%     72.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1577098      1.87%     74.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1025530      1.22%     75.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2698442      3.21%     78.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17956906     21.34%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84136281                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.362084                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.987209                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33666683                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6404597                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34776477                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       547706                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8740809                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5074293                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6555                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     201731188                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51065                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8740809                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35329992                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2874763                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       825008                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33630549                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2735152                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     194923529                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        11601                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1713596                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       749542                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           49                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    270675056                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    908926342                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    908926342                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102415797                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33723                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17701                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7254667                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19253004                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10023030                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       243158                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3259939                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183851072                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33706                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147740887                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       280440                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     60948676                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186280537                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1662                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84136281                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.755971                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.908692                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29936659     35.58%     35.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17830332     21.19%     56.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11996890     14.26%     71.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7620953      9.06%     80.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7536171      8.96%     89.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4436348      5.27%     94.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3379897      4.02%     98.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       744138      0.88%     99.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       654893      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84136281                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1084159     70.17%     70.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            38      0.00%     70.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     70.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     70.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     70.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     70.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     70.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     70.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     70.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     70.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     70.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     70.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     70.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     70.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     70.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     70.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     70.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     70.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     70.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     70.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     70.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     70.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     70.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     70.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     70.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     70.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     70.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     70.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        202593     13.11%     83.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       258276     16.72%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121552651     82.27%     82.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2013372      1.36%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15728912     10.65%     94.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8429930      5.71%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147740887                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.726482                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1545066                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010458                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381443557                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    244834499                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143596992                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149285953                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       264953                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7040875                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          509                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1071                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2281357                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          571                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8740809                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        2109788                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       163766                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    183884778                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       311125                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19253004                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10023030                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17684                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        119018                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         7811                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1071                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1227221                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1130515                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2357736                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145161873                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14789276                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2579010                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22980406                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20580263                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8191130                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.696344                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143743399                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143596992                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93695504                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261693039                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.678057                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358036                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61466476                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2037917                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75395472                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.623730                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.171135                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     30091473     39.91%     39.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20448656     27.12%     67.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8366997     11.10%     78.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4294016      5.70%     83.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3689508      4.89%     88.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1813090      2.40%     91.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1995064      2.65%     93.77% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1009988      1.34%     95.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3686680      4.89%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75395472                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3686680                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           255597188                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376525743                       # The number of ROB writes
system.switch_cpus0.timesIdled                  42845                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1437074                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.855734                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.855734                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.168588                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.168588                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655401455                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      196967546                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189166997                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                85573355                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31076694                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     27175036                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1964652                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     15630618                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        14959688                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2231636                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        61916                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     36648220                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             172920396                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31076694                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     17191324                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             35603007                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        9647788                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4294127                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         18066293                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       778607                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     84217320                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.363188                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.170063                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        48614313     57.72%     57.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1763493      2.09%     59.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3231877      3.84%     63.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3027407      3.59%     67.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         4993695      5.93%     73.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         5190810      6.16%     79.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1228700      1.46%     80.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          925308      1.10%     81.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        15241717     18.10%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     84217320                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.363159                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.020727                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        37810206                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4147846                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         34456208                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       136768                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       7666291                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3375479                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         5659                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     193429878                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1389                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       7666291                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        39396599                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1479243                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       465064                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         32994472                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2215650                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     188358694                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           41                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        751271                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       905627                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    250013434                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    857322624                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    857322624                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    162906916                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        87106518                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        22203                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        10852                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5906414                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     29029577                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6295664                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       103544                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2040230                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         178306467                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        21682                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        150576877                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       200185                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     53331574                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    146485245                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           22                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     84217320                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.787956                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.840295                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29124376     34.58%     34.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     15748727     18.70%     53.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13691167     16.26%     69.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8384797      9.96%     79.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8793230     10.44%     89.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      5173802      6.14%     96.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2277504      2.70%     98.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       605265      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       418452      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     84217320                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         589634     66.24%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        190075     21.35%     87.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       110478     12.41%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    118073391     78.41%     78.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1184879      0.79%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        10832      0.01%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     25956545     17.24%     96.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      5351230      3.55%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     150576877                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.759623                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             890187                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005912                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    386461446                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    231660182                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    145686278                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     151467064                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       367952                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      8269007                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          977                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          461                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      1538637                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       7666291                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         811381                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        67434                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    178328153                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       207108                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     29029577                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6295664                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        10852                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         33753                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          251                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          461                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1048704                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1154669                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2203373                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    147778794                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     24953570                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2798083                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            30173763                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        22342938                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           5220193                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.726925                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             145848509                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            145686278                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         89494145                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        218285267                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.702472                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.409987                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    109480128                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124340928                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     53987977                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        21660                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1969866                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     76551029                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.624288                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.321065                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     35203818     45.99%     45.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     16225731     21.20%     67.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9083301     11.87%     79.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      3071584      4.01%     83.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2946204      3.85%     86.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1225511      1.60%     88.51% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      3291483      4.30%     92.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       954602      1.25%     94.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      4548795      5.94%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     76551029                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    109480128                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124340928                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              25517597                       # Number of memory references committed
system.switch_cpus1.commit.loads             20760570                       # Number of loads committed
system.switch_cpus1.commit.membars              10830                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19474128                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        108534696                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1678518                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      4548795                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           250331139                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          364330485                       # The number of ROB writes
system.switch_cpus1.timesIdled                  34836                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1356035                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          109480128                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124340928                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    109480128                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.781634                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.781634                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.279372                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.279372                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       683698546                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      190900589                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      199477091                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         21660                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                85573355                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        31453606                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     25643684                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2100990                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13307274                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12299430                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3391616                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        93168                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     31462955                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             172724784                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           31453606                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15691046                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             38381437                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11163163                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5505798                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           20                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         15534704                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1021543                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     84386494                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.537096                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.292421                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        46005057     54.52%     54.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2536697      3.01%     57.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4753859      5.63%     63.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         4727600      5.60%     68.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2933165      3.48%     72.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2335135      2.77%     75.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1464803      1.74%     76.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1369146      1.62%     78.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18261032     21.64%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     84386494                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.367563                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.018441                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        32811144                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5447323                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         36865245                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       226728                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       9036047                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5319329                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          254                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     207253313                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1362                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       9036047                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        35197212                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1010933                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1175415                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         34660357                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3306524                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     199823058                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            9                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1373505                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents      1013032                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    280569732                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    932189047                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    932189047                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    173533006                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       107036712                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        35629                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17088                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          9210861                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18504178                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9431924                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       118729                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3290346                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         188407503                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34176                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        150062914                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       293107                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     63729353                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    194946943                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples     84386494                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.778281                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.896664                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     28984731     34.35%     34.35% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     18300719     21.69%     56.03% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12134721     14.38%     70.41% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7927509      9.39%     79.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8345915      9.89%     89.70% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4037054      4.78%     94.48% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3190120      3.78%     98.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       725224      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       740501      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     84386494                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         935440     72.44%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        179407     13.89%     86.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       176424     13.66%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    125526527     83.65%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2015979      1.34%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17087      0.01%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14513843      9.67%     94.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7989478      5.32%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     150062914                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.753617                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1291271                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008605                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    386096698                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    252171376                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    146635853                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     151354185                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       468699                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7191450                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         1992                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          344                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2265344                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       9036047                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         528251                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        90676                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    188441682                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       376405                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18504178                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9431924                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17088                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         71150                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          344                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1313638                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1169303                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2482941                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    148081069                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13851897                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1981843                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21653329                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20997246                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7801432                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.730458                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             146681700                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            146635853                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         93471672                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        268237927                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.713569                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.348466                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    101065364                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    124441074                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     64001060                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34176                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2126385                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     75350447                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.651497                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.148351                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     28641804     38.01%     38.01% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     21090264     27.99%     66.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8763487     11.63%     77.63% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4363626      5.79%     83.42% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4356722      5.78%     89.20% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1760683      2.34%     91.54% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1771155      2.35%     93.89% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       945923      1.26%     95.15% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3656783      4.85%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     75350447                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    101065364                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     124441074                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18479303                       # Number of memory references committed
system.switch_cpus2.commit.loads             11312723                       # Number of loads committed
system.switch_cpus2.commit.membars              17088                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17961723                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        112111868                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2566587                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3656783                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           260135798                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          385926148                       # The number of ROB writes
system.switch_cpus2.timesIdled                  34164                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1186861                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          101065364                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            124441074                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    101065364                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.846713                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.846713                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.181038                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.181038                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       665196807                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      203699073                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      190368897                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34176                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                85573355                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        32133559                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     26217816                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2145449                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     13642228                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        12669856                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         3326606                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        94443                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     33309000                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             174572630                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           32133559                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     15996462                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             37847884                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       11189653                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       5068783                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines         16218673                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       829713                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     85252142                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.532245                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.336886                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        47404258     55.60%     55.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         3104133      3.64%     59.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         4642976      5.45%     64.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3228576      3.79%     68.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2254856      2.64%     71.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2207069      2.59%     73.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1341350      1.57%     75.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2850799      3.34%     78.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        18218125     21.37%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     85252142                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.375509                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.040035                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        34252178                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5303815                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         36142067                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       527894                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       9026182                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      5411547                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          320                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     209100258                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1665                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       9026182                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        36168158                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         515844                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      2018351                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         34715040                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      2808562                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     202900247                       # Number of instructions processed by rename
system.switch_cpus3.rename.IQFullEvents       1173248                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       954744                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    284599954                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    944518953                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    944518953                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    175248992                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       109350932                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        36573                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        17479                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          8328021                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     18602915                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      9524471                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       114665                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      3204988                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         189096860                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        34885                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        151074540                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       299786                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     63018579                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    192863606                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           65                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     85252142                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.772091                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.914595                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     30527922     35.81%     35.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     16914999     19.84%     55.65% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12522930     14.69%     70.34% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8182084      9.60%     79.94% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      8175937      9.59%     89.53% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3961703      4.65%     94.17% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      3510755      4.12%     98.29% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       655860      0.77%     99.06% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       799952      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     85252142                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         823916     71.32%     71.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        163268     14.13%     85.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       168124     14.55%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    126383473     83.66%     83.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1907462      1.26%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        17409      0.01%     84.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     14848941      9.83%     94.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7917255      5.24%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     151074540                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.765439                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            1155308                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007647                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    388856315                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    252150729                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    146897570                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     152229848                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       474359                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      7215479                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         6472                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          406                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2283122                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       9026182                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         272671                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        50500                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    189131747                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       653245                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     18602915                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      9524471                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        17475                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         42453                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          406                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1308486                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1166485                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2474971                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    148301113                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     13876920                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2773426                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            21606577                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        21075535                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7729657                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.733029                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             146960642                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            146897570                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         95180065                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        270448689                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.716627                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.351934                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    101894446                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    125599200                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     63532755                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        34820                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2162646                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     76225960                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.647722                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.173576                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     29216105     38.33%     38.33% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     21797887     28.60%     66.92% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      8232317     10.80%     77.72% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4611675      6.05%     83.77% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3920906      5.14%     88.92% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1753067      2.30%     91.22% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1678663      2.20%     93.42% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      1142003      1.50%     94.92% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3873337      5.08%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     76225960                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    101894446                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     125599200                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18628782                       # Number of memory references committed
system.switch_cpus3.commit.loads             11387433                       # Number of loads committed
system.switch_cpus3.commit.membars              17410                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          18223034                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        113071661                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2597739                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3873337                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           261484578                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          387295859                       # The number of ROB writes
system.switch_cpus3.timesIdled                  18484                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 321213                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          101894446                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            125599200                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    101894446                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.839824                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.839824                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.190726                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.190726                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       666052594                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      204365724                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      192170945                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         34820                       # number of misc regfile writes
system.l2.replacements                          55836                       # number of replacements
system.l2.tagsinuse                             16384                       # Cycle average of tags in use
system.l2.total_refs                           904706                       # Total number of references to valid blocks.
system.l2.sampled_refs                          72220                       # Sample count of references to valid blocks.
system.l2.avg_refs                          12.527084                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           121.447907                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      2.045759                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   4365.350684                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      3.823006                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   3688.975571                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      3.348756                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   2144.210891                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      3.504493                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   1577.370429                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           1606.982929                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           1113.666127                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data            959.980889                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data            793.292559                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.007413                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000125                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.266440                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000233                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.225157                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000204                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.130872                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000214                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.096275                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.098082                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.067973                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.058593                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.048419                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        75219                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        36227                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        29486                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        26074                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  167006                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            42400                       # number of Writeback hits
system.l2.Writeback_hits::total                 42400                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        75219                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        36227                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        29486                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        26074                       # number of demand (read+write) hits
system.l2.demand_hits::total                   167006                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        75219                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        36227                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        29486                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        26074                       # number of overall hits
system.l2.overall_hits::total                  167006                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        20450                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        17902                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         9863                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         7559                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 55830                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        20450                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        17902                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         9863                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         7559                       # number of demand (read+write) misses
system.l2.demand_misses::total                  55830                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        20450                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        17902                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         9863                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         7559                       # number of overall misses
system.l2.overall_misses::total                 55830                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       447854                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   1129722379                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       629260                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    966963627                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       641990                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    565021307                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst       709274                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    417969616                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      3082105307                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       447854                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   1129722379                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       629260                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    966963627                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       641990                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    565021307                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst       709274                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    417969616                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3082105307                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       447854                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   1129722379                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       629260                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    966963627                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       641990                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    565021307                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst       709274                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    417969616                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3082105307                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        95669                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        54129                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        39349                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           17                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        33633                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              222836                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        42400                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             42400                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        95669                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        54129                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        39349                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           17                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        33633                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               222836                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        95669                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        54129                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        39349                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           17                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        33633                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              222836                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.213758                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.330728                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.250654                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.224750                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.250543                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.213758                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.330728                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.250654                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.224750                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.250543                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.213758                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.330728                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.250654                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.224750                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.250543                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 44785.400000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 55243.148117                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 41950.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 54014.279243                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 45856.428571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 57286.962081                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst        41722                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 55294.300304                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 55205.181927                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 44785.400000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 55243.148117                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 41950.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 54014.279243                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 45856.428571                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 57286.962081                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst        41722                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 55294.300304                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 55205.181927                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 44785.400000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 55243.148117                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 41950.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 54014.279243                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 45856.428571                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 57286.962081                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst        41722                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 55294.300304                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 55205.181927                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                16256                       # number of writebacks
system.l2.writebacks::total                     16256                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        20450                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        17902                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         9863                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           17                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         7559                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            55830                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        20450                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        17902                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         9863                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           17                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         7559                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             55830                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        20450                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        17902                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         9863                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           17                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         7559                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            55830                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       389912                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   1012495457                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       542610                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    863270272                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       560438                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    507967603                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst       611096                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    374296438                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   2760133826                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       389912                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   1012495457                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       542610                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    863270272                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       560438                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    507967603                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst       611096                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    374296438                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2760133826                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       389912                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   1012495457                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       542610                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    863270272                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       560438                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    507967603                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst       611096                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    374296438                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2760133826                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.213758                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.330728                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.250654                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.224750                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.250543                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.213758                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.330728                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.250654                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.224750                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.250543                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.213758                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.330728                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.250654                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.224750                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.250543                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 38991.200000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 49510.780293                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst        36174                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 48222.001564                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 40031.285714                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 51502.342391                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 35946.823529                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 49516.660669                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 49438.184238                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 38991.200000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 49510.780293                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst        36174                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 48222.001564                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 40031.285714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 51502.342391                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 35946.823529                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 49516.660669                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 49438.184238                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 38991.200000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 49510.780293                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst        36174                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 48222.001564                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 40031.285714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 51502.342391                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 35946.823529                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 49516.660669                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 49438.184238                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.997554                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015665256                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1846664.101818                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.997554                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.016022                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881406                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15657595                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15657595                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15657595                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15657595                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15657595                       # number of overall hits
system.cpu0.icache.overall_hits::total       15657595                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       546293                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       546293                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       546293                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       546293                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       546293                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       546293                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15657606                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15657606                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15657606                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15657606                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15657606                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15657606                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst        49663                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total        49663                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst        49663                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total        49663                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst        49663                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total        49663                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       457854                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       457854                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       457854                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       457854                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       457854                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       457854                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 45785.400000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 45785.400000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 45785.400000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 45785.400000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 45785.400000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 45785.400000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95669                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191886088                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 95925                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2000.376211                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.480482                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.519518                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915939                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084061                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11621857                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11621857                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709485                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709485                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16902                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16902                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19331342                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19331342                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19331342                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19331342                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       358320                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       358320                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           40                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           40                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       358360                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        358360                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       358360                       # number of overall misses
system.cpu0.dcache.overall_misses::total       358360                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  11147144542                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  11147144542                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      1923528                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      1923528                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  11149068070                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  11149068070                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  11149068070                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  11149068070                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11980177                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11980177                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16902                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16902                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19689702                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19689702                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19689702                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19689702                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.029909                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029909                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000005                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000005                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018200                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018200                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018200                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018200                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 31109.467911                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 31109.467911                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 48088.200000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 48088.200000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 31111.363071                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 31111.363071                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 31111.363071                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 31111.363071                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        16658                       # number of writebacks
system.cpu0.dcache.writebacks::total            16658                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       262651                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       262651                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           40                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           40                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       262691                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       262691                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       262691                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       262691                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95669                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95669                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95669                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95669                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95669                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95669                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1841336696                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1841336696                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1841336696                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1841336696                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1841336696                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1841336696                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007986                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007986                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004859                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004859                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004859                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004859                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 19246.952472                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 19246.952472                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 19246.952472                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19246.952472                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 19246.952472                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19246.952472                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               541.993950                       # Cycle average of tags in use
system.cpu1.icache.total_refs               929532267                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1715004.182657                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.993950                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024029                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.868580                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     18066277                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       18066277                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     18066277                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        18066277                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     18066277                       # number of overall hits
system.cpu1.icache.overall_hits::total       18066277                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       736996                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       736996                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       736996                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       736996                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       736996                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       736996                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     18066293                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     18066293                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     18066293                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     18066293                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     18066293                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     18066293                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 46062.250000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 46062.250000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 46062.250000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 46062.250000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 46062.250000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 46062.250000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       653284                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       653284                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       653284                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       653284                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       653284                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       653284                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 43552.266667                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 43552.266667                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 43552.266667                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 43552.266667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 43552.266667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 43552.266667                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 54129                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               232379528                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 54385                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4272.860678                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   212.056827                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    43.943173                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.828347                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.171653                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     22653295                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       22653295                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4735347                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4735347                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        10852                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        10852                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        10830                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        10830                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     27388642                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        27388642                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     27388642                       # number of overall hits
system.cpu1.dcache.overall_hits::total       27388642                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       180558                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       180558                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       180558                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        180558                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       180558                       # number of overall misses
system.cpu1.dcache.overall_misses::total       180558                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   7843589058                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   7843589058                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   7843589058                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   7843589058                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   7843589058                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   7843589058                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     22833853                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     22833853                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4735347                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4735347                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        10852                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        10852                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        10830                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        10830                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     27569200                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     27569200                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     27569200                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     27569200                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.007907                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.007907                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006549                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006549                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006549                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006549                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 43440.828199                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 43440.828199                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 43440.828199                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 43440.828199                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 43440.828199                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 43440.828199                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9565                       # number of writebacks
system.cpu1.dcache.writebacks::total             9565                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       126429                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       126429                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       126429                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       126429                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       126429                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       126429                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        54129                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        54129                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        54129                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        54129                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        54129                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        54129                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1296207949                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1296207949                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1296207949                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1296207949                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1296207949                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1296207949                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002371                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002371                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001963                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001963                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001963                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001963                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 23946.645033                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 23946.645033                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 23946.645033                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 23946.645033                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 23946.645033                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 23946.645033                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.997725                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1018494561                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2199772.269978                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.997725                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022432                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741984                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     15534687                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       15534687                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     15534687                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        15534687                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     15534687                       # number of overall hits
system.cpu2.icache.overall_hits::total       15534687                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       864752                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       864752                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       864752                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       864752                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       864752                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       864752                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     15534704                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     15534704                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     15534704                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     15534704                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     15534704                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     15534704                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 50867.764706                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 50867.764706                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 50867.764706                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 50867.764706                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 50867.764706                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 50867.764706                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       680759                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       680759                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       680759                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       680759                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       680759                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       680759                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 48625.642857                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 48625.642857                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 48625.642857                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 48625.642857                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 48625.642857                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 48625.642857                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 39349                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               169834975                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 39605                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4288.220553                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.833689                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.166311                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.905600                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.094400                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10568071                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10568071                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7132964                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7132964                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17088                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17088                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17088                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17088                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17701035                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17701035                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17701035                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17701035                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       103302                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       103302                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       103302                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        103302                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       103302                       # number of overall misses
system.cpu2.dcache.overall_misses::total       103302                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   3829035353                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   3829035353                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   3829035353                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   3829035353                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   3829035353                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   3829035353                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10671373                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10671373                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7132964                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7132964                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17088                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17088                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17088                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17088                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17804337                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17804337                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17804337                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17804337                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009680                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009680                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005802                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005802                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005802                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005802                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 37066.420331                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 37066.420331                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 37066.420331                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 37066.420331                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 37066.420331                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 37066.420331                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         8511                       # number of writebacks
system.cpu2.dcache.writebacks::total             8511                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        63953                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        63953                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        63953                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        63953                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        63953                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        63953                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        39349                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        39349                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        39349                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        39349                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        39349                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        39349                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    804573109                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    804573109                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    804573109                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    804573109                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    804573109                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    804573109                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003687                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003687                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002210                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002210                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002210                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002210                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 20447.104348                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 20447.104348                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 20447.104348                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 20447.104348                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 20447.104348                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 20447.104348                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               462.013869                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1022569219                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2208572.827214                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    16.013869                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          446                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.025663                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.714744                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.740407                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     16218654                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       16218654                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     16218654                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        16218654                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     16218654                       # number of overall hits
system.cpu3.icache.overall_hits::total       16218654                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           19                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           19                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           19                       # number of overall misses
system.cpu3.icache.overall_misses::total           19                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst       871108                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total       871108                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst       871108                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total       871108                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst       871108                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total       871108                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     16218673                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     16218673                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     16218673                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     16218673                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     16218673                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     16218673                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 45847.789474                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 45847.789474                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 45847.789474                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 45847.789474                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 45847.789474                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 45847.789474                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            2                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            2                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            2                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           17                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           17                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           17                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           17                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           17                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           17                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst       744945                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total       744945                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst       744945                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total       744945                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst       744945                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total       744945                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 43820.294118                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 43820.294118                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 43820.294118                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 43820.294118                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 43820.294118                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 43820.294118                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 33633                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               164943252                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 33889                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               4867.161970                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   231.017571                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    24.982429                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.902412                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.097588                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     10561170                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       10561170                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7206530                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7206530                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17440                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17440                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        17410                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17410                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     17767700                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        17767700                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     17767700                       # number of overall hits
system.cpu3.dcache.overall_hits::total       17767700                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        69101                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        69101                       # number of ReadReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        69101                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         69101                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        69101                       # number of overall misses
system.cpu3.dcache.overall_misses::total        69101                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   2080656880                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   2080656880                       # number of ReadReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   2080656880                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   2080656880                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   2080656880                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   2080656880                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     10630271                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     10630271                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7206530                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7206530                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17440                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17440                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        17410                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        17410                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     17836801                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     17836801                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     17836801                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     17836801                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.006500                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.006500                       # miss rate for ReadReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.003874                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.003874                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.003874                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.003874                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 30110.372932                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 30110.372932                       # average ReadReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 30110.372932                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 30110.372932                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 30110.372932                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 30110.372932                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         7666                       # number of writebacks
system.cpu3.dcache.writebacks::total             7666                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        35468                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        35468                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        35468                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        35468                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        35468                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        35468                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        33633                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        33633                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        33633                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        33633                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        33633                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        33633                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    657828748                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    657828748                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    657828748                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    657828748                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    657828748                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    657828748                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003164                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003164                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.001886                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.001886                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.001886                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.001886                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 19559.026789                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 19559.026789                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 19559.026789                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 19559.026789                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 19559.026789                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 19559.026789                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
