Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 63a5aa08728d45f5b3220d6cf2a6e9e7 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot fulladder_dataflow_tb_behav xil_defaultlib.fulladder_dataflow_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.fulladder_dataflow [fulladder_dataflow_default]
Compiling architecture behavior of entity xil_defaultlib.fulladder_dataflow_tb
Built simulation snapshot fulladder_dataflow_tb_behav
