{
   "creator": "Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3)",
   "invocation": "stat -json -liberty /home/kyouma-hououin/Documents/VLSI/verilog/adc_controller/librelane/runs/RUN_2025-12-06_20-03-52/tmp/d0fb2869d2bd49aa8f7d54a6bbd6c53e.lib ",
   "modules": {
      "\\spi_adc": {
         "num_wires":         560,
         "num_wire_bits":     732,
         "num_pub_wires":     43,
         "num_pub_wire_bits": 171,
         "num_ports":         14,
         "num_port_bits":     25,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         716,
         "num_cells_by_type": {
            "$_ANDNOT_": 178,
            "$_AND_": 21,
            "$_DFFE_PN0P_": 87,
            "$_DFF_PN0_": 50,
            "$_DFF_PN1_": 1,
            "$_MUX_": 137,
            "$_NAND_": 36,
            "$_NOR_": 43,
            "$_NOT_": 21,
            "$_ORNOT_": 21,
            "$_OR_": 82,
            "$_TBUF_": 1,
            "$_XNOR_": 19,
            "$_XOR_": 19
         }
      }
   },
      "design": {
         "num_wires":         560,
         "num_wire_bits":     732,
         "num_pub_wires":     43,
         "num_pub_wire_bits": 171,
         "num_ports":         14,
         "num_port_bits":     25,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         716,
         "num_cells_by_type": {
            "$_ANDNOT_": 178,
            "$_AND_": 21,
            "$_DFFE_PN0P_": 87,
            "$_DFF_PN0_": 50,
            "$_DFF_PN1_": 1,
            "$_MUX_": 137,
            "$_NAND_": 36,
            "$_NOR_": 43,
            "$_NOT_": 21,
            "$_ORNOT_": 21,
            "$_OR_": 82,
            "$_TBUF_": 1,
            "$_XNOR_": 19,
            "$_XOR_": 19
         }
      }
}

