

================================================================
== Vivado HLS Report for 'Array2hlsStrm54'
================================================================
* Date:           Tue Dec 30 00:00:34 2025

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        Canny
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+--------+-----+--------+---------+
    |    Latency   |   Interval   | Pipeline|
    | min |   max  | min |   max  |   Type  |
    +-----+--------+-----+--------+---------+
    |   13|  921612|   13|  921612|   none  |
    +-----+--------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+--------+----------+-----------+-----------+------------+----------+
        |          |    Latency   | Iteration|  Initiation Interval  |    Trip    |          |
        | Loop Name| min |   max  |  Latency |  achieved |   target  |    Count   | Pipelined|
        +----------+-----+--------+----------+-----------+-----------+------------+----------+
        |- Loop 1  |    2|  921601|         3|          1|          1| 1 ~ 921600 |    yes   |
        +----------+-----+--------+----------+-----------+-----------+------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      3|       0|    192|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    200|
|Register         |        -|      -|     245|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      3|     245|    392|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      1|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |tmp_1_i_i_i_i_i_fu_171_p2          |     *    |      3|  0|  20|          32|          32|
    |i_fu_241_p2                        |     +    |      0|  0|  36|          29|           1|
    |p_neg_i_i_i_i_i_fu_195_p2          |     -    |      0|  0|  39|           1|          32|
    |p_neg_t_i_i_i_i_i_fu_215_p2        |     -    |      0|  0|  37|           1|          30|
    |ap_block_state12_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state13_pp0_stage0_iter2  |    and   |      0|  0|   2|           1|           1|
    |tmp_14_i_i_i_i_i_fu_236_p2         |   icmp   |      0|  0|  18|          30|          30|
    |ap_block_pp0_stage0_01001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                    |    or    |      0|  0|   2|           1|           1|
    |loop_count_fu_221_p3               |  select  |      0|  0|  30|           1|          30|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   2|           2|           1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      3|  0| 192|         101|         162|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                              |  56|         13|    1|         13|
    |ap_done                                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                |   9|          2|    1|          2|
    |ap_sig_ioackin_m_axi_srcPtr_V_ARREADY  |   9|          2|    1|          2|
    |dstMat_cols_c_i_blk_n                  |   9|          2|    1|          2|
    |dstMat_cols_out_blk_n                  |   9|          2|    1|          2|
    |dstMat_rows_c_i_blk_n                  |   9|          2|    1|          2|
    |dstMat_rows_out_blk_n                  |   9|          2|    1|          2|
    |i_i_i_i_i_i_reg_150                    |   9|          2|   29|         58|
    |real_start                             |   9|          2|    1|          2|
    |scalar_dstMat_cols_blk_n               |   9|          2|    1|          2|
    |scalar_dstMat_rows_blk_n               |   9|          2|    1|          2|
    |srcPtr_V_blk_n_AR                      |   9|          2|    1|          2|
    |srcPtr_V_blk_n_R                       |   9|          2|    1|          2|
    |srcPtr_V_offset_blk_n                  |   9|          2|    1|          2|
    |strm_V_V_i_blk_n                       |   9|          2|    1|          2|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 200|         45|   45|        101|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                               |  12|   0|   12|          0|
    |ap_done_reg                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                 |   1|   0|    1|          0|
    |ap_reg_ioackin_m_axi_srcPtr_V_ARREADY   |   1|   0|    1|          0|
    |i_i_i_i_i_i_reg_150                     |  29|   0|   29|          0|
    |loop_count_reg_278                      |  30|   0|   30|          0|
    |scalar_dstMat_cols_r_reg_253            |  32|   0|   32|          0|
    |scalar_dstMat_rows_r_reg_258            |  32|   0|   32|          0|
    |srcPtr_V_addr_reg_247                   |  32|   0|   32|          0|
    |start_once_reg                          |   1|   0|    1|          0|
    |tmp_14_i_i_i_i_i_reg_289                |   1|   0|    1|          0|
    |tmp_14_i_i_i_i_i_reg_289_pp0_iter1_reg  |   1|   0|    1|          0|
    |tmp_1_i_i_i_i_i_reg_263                 |  32|   0|   32|          0|
    |tmp_8_reg_273                           |   1|   0|    1|          0|
    |tmp_V_reg_298                           |   8|   0|    8|          0|
    |tmp_reg_268                             |  29|   0|   29|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   | 245|   0|  245|          0|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+--------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+----------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                      |  in |    1| ap_ctrl_hs |   Array2hlsStrm54  | return value |
|ap_rst                      |  in |    1| ap_ctrl_hs |   Array2hlsStrm54  | return value |
|ap_start                    |  in |    1| ap_ctrl_hs |   Array2hlsStrm54  | return value |
|start_full_n                |  in |    1| ap_ctrl_hs |   Array2hlsStrm54  | return value |
|ap_done                     | out |    1| ap_ctrl_hs |   Array2hlsStrm54  | return value |
|ap_continue                 |  in |    1| ap_ctrl_hs |   Array2hlsStrm54  | return value |
|ap_idle                     | out |    1| ap_ctrl_hs |   Array2hlsStrm54  | return value |
|ap_ready                    | out |    1| ap_ctrl_hs |   Array2hlsStrm54  | return value |
|start_out                   | out |    1| ap_ctrl_hs |   Array2hlsStrm54  | return value |
|start_write                 | out |    1| ap_ctrl_hs |   Array2hlsStrm54  | return value |
|scalar_dstMat_cols_dout     |  in |   32|   ap_fifo  | scalar_dstMat_cols |    pointer   |
|scalar_dstMat_cols_empty_n  |  in |    1|   ap_fifo  | scalar_dstMat_cols |    pointer   |
|scalar_dstMat_cols_read     | out |    1|   ap_fifo  | scalar_dstMat_cols |    pointer   |
|dstMat_cols_out_din         | out |   32|   ap_fifo  |   dstMat_cols_out  |    pointer   |
|dstMat_cols_out_full_n      |  in |    1|   ap_fifo  |   dstMat_cols_out  |    pointer   |
|dstMat_cols_out_write       | out |    1|   ap_fifo  |   dstMat_cols_out  |    pointer   |
|scalar_dstMat_rows_dout     |  in |   32|   ap_fifo  | scalar_dstMat_rows |    pointer   |
|scalar_dstMat_rows_empty_n  |  in |    1|   ap_fifo  | scalar_dstMat_rows |    pointer   |
|scalar_dstMat_rows_read     | out |    1|   ap_fifo  | scalar_dstMat_rows |    pointer   |
|dstMat_rows_out_din         | out |   32|   ap_fifo  |   dstMat_rows_out  |    pointer   |
|dstMat_rows_out_full_n      |  in |    1|   ap_fifo  |   dstMat_rows_out  |    pointer   |
|dstMat_rows_out_write       | out |    1|   ap_fifo  |   dstMat_rows_out  |    pointer   |
|m_axi_srcPtr_V_AWVALID      | out |    1|    m_axi   |      srcPtr_V      |    pointer   |
|m_axi_srcPtr_V_AWREADY      |  in |    1|    m_axi   |      srcPtr_V      |    pointer   |
|m_axi_srcPtr_V_AWADDR       | out |   32|    m_axi   |      srcPtr_V      |    pointer   |
|m_axi_srcPtr_V_AWID         | out |    1|    m_axi   |      srcPtr_V      |    pointer   |
|m_axi_srcPtr_V_AWLEN        | out |   32|    m_axi   |      srcPtr_V      |    pointer   |
|m_axi_srcPtr_V_AWSIZE       | out |    3|    m_axi   |      srcPtr_V      |    pointer   |
|m_axi_srcPtr_V_AWBURST      | out |    2|    m_axi   |      srcPtr_V      |    pointer   |
|m_axi_srcPtr_V_AWLOCK       | out |    2|    m_axi   |      srcPtr_V      |    pointer   |
|m_axi_srcPtr_V_AWCACHE      | out |    4|    m_axi   |      srcPtr_V      |    pointer   |
|m_axi_srcPtr_V_AWPROT       | out |    3|    m_axi   |      srcPtr_V      |    pointer   |
|m_axi_srcPtr_V_AWQOS        | out |    4|    m_axi   |      srcPtr_V      |    pointer   |
|m_axi_srcPtr_V_AWREGION     | out |    4|    m_axi   |      srcPtr_V      |    pointer   |
|m_axi_srcPtr_V_AWUSER       | out |    1|    m_axi   |      srcPtr_V      |    pointer   |
|m_axi_srcPtr_V_WVALID       | out |    1|    m_axi   |      srcPtr_V      |    pointer   |
|m_axi_srcPtr_V_WREADY       |  in |    1|    m_axi   |      srcPtr_V      |    pointer   |
|m_axi_srcPtr_V_WDATA        | out |    8|    m_axi   |      srcPtr_V      |    pointer   |
|m_axi_srcPtr_V_WSTRB        | out |    1|    m_axi   |      srcPtr_V      |    pointer   |
|m_axi_srcPtr_V_WLAST        | out |    1|    m_axi   |      srcPtr_V      |    pointer   |
|m_axi_srcPtr_V_WID          | out |    1|    m_axi   |      srcPtr_V      |    pointer   |
|m_axi_srcPtr_V_WUSER        | out |    1|    m_axi   |      srcPtr_V      |    pointer   |
|m_axi_srcPtr_V_ARVALID      | out |    1|    m_axi   |      srcPtr_V      |    pointer   |
|m_axi_srcPtr_V_ARREADY      |  in |    1|    m_axi   |      srcPtr_V      |    pointer   |
|m_axi_srcPtr_V_ARADDR       | out |   32|    m_axi   |      srcPtr_V      |    pointer   |
|m_axi_srcPtr_V_ARID         | out |    1|    m_axi   |      srcPtr_V      |    pointer   |
|m_axi_srcPtr_V_ARLEN        | out |   32|    m_axi   |      srcPtr_V      |    pointer   |
|m_axi_srcPtr_V_ARSIZE       | out |    3|    m_axi   |      srcPtr_V      |    pointer   |
|m_axi_srcPtr_V_ARBURST      | out |    2|    m_axi   |      srcPtr_V      |    pointer   |
|m_axi_srcPtr_V_ARLOCK       | out |    2|    m_axi   |      srcPtr_V      |    pointer   |
|m_axi_srcPtr_V_ARCACHE      | out |    4|    m_axi   |      srcPtr_V      |    pointer   |
|m_axi_srcPtr_V_ARPROT       | out |    3|    m_axi   |      srcPtr_V      |    pointer   |
|m_axi_srcPtr_V_ARQOS        | out |    4|    m_axi   |      srcPtr_V      |    pointer   |
|m_axi_srcPtr_V_ARREGION     | out |    4|    m_axi   |      srcPtr_V      |    pointer   |
|m_axi_srcPtr_V_ARUSER       | out |    1|    m_axi   |      srcPtr_V      |    pointer   |
|m_axi_srcPtr_V_RVALID       |  in |    1|    m_axi   |      srcPtr_V      |    pointer   |
|m_axi_srcPtr_V_RREADY       | out |    1|    m_axi   |      srcPtr_V      |    pointer   |
|m_axi_srcPtr_V_RDATA        |  in |    8|    m_axi   |      srcPtr_V      |    pointer   |
|m_axi_srcPtr_V_RLAST        |  in |    1|    m_axi   |      srcPtr_V      |    pointer   |
|m_axi_srcPtr_V_RID          |  in |    1|    m_axi   |      srcPtr_V      |    pointer   |
|m_axi_srcPtr_V_RUSER        |  in |    1|    m_axi   |      srcPtr_V      |    pointer   |
|m_axi_srcPtr_V_RRESP        |  in |    2|    m_axi   |      srcPtr_V      |    pointer   |
|m_axi_srcPtr_V_BVALID       |  in |    1|    m_axi   |      srcPtr_V      |    pointer   |
|m_axi_srcPtr_V_BREADY       | out |    1|    m_axi   |      srcPtr_V      |    pointer   |
|m_axi_srcPtr_V_BRESP        |  in |    2|    m_axi   |      srcPtr_V      |    pointer   |
|m_axi_srcPtr_V_BID          |  in |    1|    m_axi   |      srcPtr_V      |    pointer   |
|m_axi_srcPtr_V_BUSER        |  in |    1|    m_axi   |      srcPtr_V      |    pointer   |
|srcPtr_V_offset_dout        |  in |   32|   ap_fifo  |   srcPtr_V_offset  |    pointer   |
|srcPtr_V_offset_empty_n     |  in |    1|   ap_fifo  |   srcPtr_V_offset  |    pointer   |
|srcPtr_V_offset_read        | out |    1|   ap_fifo  |   srcPtr_V_offset  |    pointer   |
|strm_V_V_i_din              | out |    8|   ap_fifo  |     strm_V_V_i     |    pointer   |
|strm_V_V_i_full_n           |  in |    1|   ap_fifo  |     strm_V_V_i     |    pointer   |
|strm_V_V_i_write            | out |    1|   ap_fifo  |     strm_V_V_i     |    pointer   |
|dstMat_rows_c_i_din         | out |   32|   ap_fifo  |   dstMat_rows_c_i  |    pointer   |
|dstMat_rows_c_i_full_n      |  in |    1|   ap_fifo  |   dstMat_rows_c_i  |    pointer   |
|dstMat_rows_c_i_write       | out |    1|   ap_fifo  |   dstMat_rows_c_i  |    pointer   |
|dstMat_cols_c_i_din         | out |   32|   ap_fifo  |   dstMat_cols_c_i  |    pointer   |
|dstMat_cols_c_i_full_n      |  in |    1|   ap_fifo  |   dstMat_cols_c_i  |    pointer   |
|dstMat_cols_c_i_write       | out |    1|   ap_fifo  |   dstMat_cols_c_i  |    pointer   |
+----------------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	14  / (!tmp_14_i_i_i_i_i)
	12  / (tmp_14_i_i_i_i_i)
12 --> 
	13  / true
13 --> 
	11  / true
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.26>
ST_1 : Operation 15 [1/1] (3.63ns)   --->   "%srcPtr_V_offset_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %srcPtr_V_offset)"   --->   Operation 15 'read' 'srcPtr_V_offset_read' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_i = sext i32 %srcPtr_V_offset_read to i64" [./include\common/xf_utility.h:584->./include\common/xf_utility.h:648]   --->   Operation 16 'sext' 'tmp_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%srcPtr_V_addr = getelementptr i8* %srcPtr_V, i64 %tmp_i" [./include\common/xf_utility.h:584->./include\common/xf_utility.h:648]   --->   Operation 17 'getelementptr' 'srcPtr_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (3.63ns)   --->   "%scalar_dstMat_cols_r = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %scalar_dstMat_cols)"   --->   Operation 18 'read' 'scalar_dstMat_cols_r' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (3.63ns)   --->   "%scalar_dstMat_rows_r = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %scalar_dstMat_rows)"   --->   Operation 19 'read' 'scalar_dstMat_rows_r' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 20 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %dstMat_cols_out, i32 %scalar_dstMat_cols_r)"   --->   Operation 20 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 21 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %dstMat_rows_out, i32 %scalar_dstMat_rows_r)"   --->   Operation 21 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 22 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %dstMat_rows_c_i, i32 %scalar_dstMat_rows_r)"   --->   Operation 22 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 23 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %dstMat_cols_c_i, i32 %scalar_dstMat_cols_r)"   --->   Operation 23 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 2 <SV = 1> <Delay = 8.51>
ST_2 : Operation 24 [1/1] (8.51ns)   --->   "%tmp_1_i_i_i_i_i = mul i32 %scalar_dstMat_cols_r, %scalar_dstMat_rows_r" [./include\common/xf_utility.h:587->./include\common/xf_utility.h:648]   --->   Operation 24 'mul' 'tmp_1_i_i_i_i_i' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp = trunc i32 %tmp_1_i_i_i_i_i to i29" [./include\common/xf_utility.h:587->./include\common/xf_utility.h:648]   --->   Operation 25 'trunc' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_1_i_i_i_i_i, i32 28)" [./include\common/xf_utility.h:587->./include\common/xf_utility.h:648]   --->   Operation 26 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.78>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_13_cast_i_i_i_i_s = zext i29 %tmp to i30" [./include\common/xf_utility.h:587->./include\common/xf_utility.h:648]   --->   Operation 27 'zext' 'tmp_13_cast_i_i_i_i_s' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node p_neg_i_i_i_i_i)   --->   "%tmp_7 = shl i32 %tmp_1_i_i_i_i_i, 3" [./include\common/xf_utility.h:587->./include\common/xf_utility.h:648]   --->   Operation 28 'shl' 'tmp_7' <Predicate = (tmp_8)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (2.55ns) (out node of the LUT)   --->   "%p_neg_i_i_i_i_i = sub i32 0, %tmp_7" [./include\common/xf_utility.h:587->./include\common/xf_utility.h:648]   --->   Operation 29 'sub' 'p_neg_i_i_i_i_i' <Predicate = (tmp_8)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_6_i = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %p_neg_i_i_i_i_i, i32 3, i32 31)" [./include\common/xf_utility.h:587->./include\common/xf_utility.h:648]   --->   Operation 30 'partselect' 'tmp_6_i' <Predicate = (tmp_8)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%p_lshr_cast_i_i_i_i_i = zext i29 %tmp_6_i to i30" [./include\common/xf_utility.h:587->./include\common/xf_utility.h:648]   --->   Operation 31 'zext' 'p_lshr_cast_i_i_i_i_i' <Predicate = (tmp_8)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (2.46ns)   --->   "%p_neg_t_i_i_i_i_i = sub i30 0, %p_lshr_cast_i_i_i_i_i" [./include\common/xf_utility.h:587->./include\common/xf_utility.h:648]   --->   Operation 32 'sub' 'p_neg_t_i_i_i_i_i' <Predicate = (tmp_8)> <Delay = 2.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.76ns)   --->   "%loop_count = select i1 %tmp_8, i30 %p_neg_t_i_i_i_i_i, i30 %tmp_13_cast_i_i_i_i_s" [./include\common/xf_utility.h:587->./include\common/xf_utility.h:648]   --->   Operation 33 'select' 'loop_count' <Predicate = true> <Delay = 0.76> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 8.75>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_2_i = zext i30 %loop_count to i32" [./include\common/xf_utility.h:587->./include\common/xf_utility.h:648]   --->   Operation 34 'zext' 'tmp_2_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [7/7] (8.75ns)   --->   "%srcPtr_V_addr_i_rd_r = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %srcPtr_V_addr, i32 %tmp_2_i)" [./include\common/xf_utility.h:592->./include\common/xf_utility.h:648]   --->   Operation 35 'readreq' 'srcPtr_V_addr_i_rd_r' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 8.75>
ST_5 : Operation 36 [6/7] (8.75ns)   --->   "%srcPtr_V_addr_i_rd_r = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %srcPtr_V_addr, i32 %tmp_2_i)" [./include\common/xf_utility.h:592->./include\common/xf_utility.h:648]   --->   Operation 36 'readreq' 'srcPtr_V_addr_i_rd_r' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 8.75>
ST_6 : Operation 37 [5/7] (8.75ns)   --->   "%srcPtr_V_addr_i_rd_r = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %srcPtr_V_addr, i32 %tmp_2_i)" [./include\common/xf_utility.h:592->./include\common/xf_utility.h:648]   --->   Operation 37 'readreq' 'srcPtr_V_addr_i_rd_r' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 8.75>
ST_7 : Operation 38 [4/7] (8.75ns)   --->   "%srcPtr_V_addr_i_rd_r = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %srcPtr_V_addr, i32 %tmp_2_i)" [./include\common/xf_utility.h:592->./include\common/xf_utility.h:648]   --->   Operation 38 'readreq' 'srcPtr_V_addr_i_rd_r' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 8.75>
ST_8 : Operation 39 [3/7] (8.75ns)   --->   "%srcPtr_V_addr_i_rd_r = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %srcPtr_V_addr, i32 %tmp_2_i)" [./include\common/xf_utility.h:592->./include\common/xf_utility.h:648]   --->   Operation 39 'readreq' 'srcPtr_V_addr_i_rd_r' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 8.75>
ST_9 : Operation 40 [2/7] (8.75ns)   --->   "%srcPtr_V_addr_i_rd_r = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %srcPtr_V_addr, i32 %tmp_2_i)" [./include\common/xf_utility.h:592->./include\common/xf_utility.h:648]   --->   Operation 40 'readreq' 'srcPtr_V_addr_i_rd_r' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 8.75>
ST_10 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %scalar_dstMat_cols, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 41 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %dstMat_cols_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 42 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %dstMat_cols_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 43 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %dstMat_cols_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 44 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %dstMat_cols_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 45 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %scalar_dstMat_rows, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 46 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %dstMat_rows_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 47 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %dstMat_rows_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 48 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %dstMat_rows_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 49 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %dstMat_rows_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 50 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %srcPtr_V, [6 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str5, [6 x i8]* @p_str6, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 51 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %srcPtr_V, [6 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str5, [6 x i8]* @p_str6, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 52 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %srcPtr_V, [6 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str5, [6 x i8]* @p_str6, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 53 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %srcPtr_V, [6 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str5, [6 x i8]* @p_str6, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 54 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %srcPtr_V, [6 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str5, [6 x i8]* @p_str6, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 55 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %srcPtr_V, [6 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str5, [6 x i8]* @p_str6, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 56 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %srcPtr_V, [6 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str5, [6 x i8]* @p_str6, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 57 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %srcPtr_V, [6 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str5, [6 x i8]* @p_str6, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 58 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %strm_V_V_i, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 59 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %dstMat_rows_c_i, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 60 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %dstMat_rows_c_i, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 61 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %dstMat_rows_c_i, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 62 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %dstMat_rows_c_i, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 63 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %dstMat_cols_c_i, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 64 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %dstMat_cols_c_i, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 65 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %dstMat_cols_c_i, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 66 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %dstMat_cols_c_i, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 67 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %srcPtr_V_offset, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 68 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %strm_V_V_i, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 69 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %dstMat_cols_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 70 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %dstMat_cols_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 71 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %dstMat_rows_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 72 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %dstMat_rows_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 73 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %srcPtr_V, [6 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str5, [6 x i8]* @p_str6, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 74 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %srcPtr_V, [6 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str5, [6 x i8]* @p_str6, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 75 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %srcPtr_V, [6 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str5, [6 x i8]* @p_str6, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 76 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %srcPtr_V, [6 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str5, [6 x i8]* @p_str6, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 77 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %dstMat_rows_c_i, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 78 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %dstMat_rows_c_i, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 79 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %dstMat_cols_c_i, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 80 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %dstMat_cols_c_i, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 81 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %scalar_dstMat_rows, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 82 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %scalar_dstMat_cols, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 83 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %srcPtr_V, [6 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str5, [6 x i8]* @p_str6, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 84 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %srcPtr_V, [6 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str5, [6 x i8]* @p_str6, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 85 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %dstMat_rows_c_i, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 86 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %dstMat_cols_c_i, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 87 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %dstMat_rows_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 88 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %dstMat_cols_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 89 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %dstMat_cols_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 90 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %dstMat_rows_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 91 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %srcPtr_V, [6 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str5, [6 x i8]* @p_str6, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 92 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %dstMat_rows_c_i, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 93 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %dstMat_cols_c_i, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 94 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %srcPtr_V, [6 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str5, [6 x i8]* @p_str6, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 95 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 96 [1/7] (8.75ns)   --->   "%srcPtr_V_addr_i_rd_r = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %srcPtr_V_addr, i32 %tmp_2_i)" [./include\common/xf_utility.h:592->./include\common/xf_utility.h:648]   --->   Operation 96 'readreq' 'srcPtr_V_addr_i_rd_r' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 97 [1/1] (1.76ns)   --->   "br label %0" [./include\common/xf_utility.h:589->./include\common/xf_utility.h:648]   --->   Operation 97 'br' <Predicate = true> <Delay = 1.76>

State 11 <SV = 10> <Delay = 2.46>
ST_11 : Operation 98 [1/1] (0.00ns)   --->   "%i_i_i_i_i_i = phi i29 [ 0, %entry ], [ %i, %1 ]"   --->   Operation 98 'phi' 'i_i_i_i_i_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 99 [1/1] (0.00ns)   --->   "%i_cast_i_i_i_i_i = zext i29 %i_i_i_i_i_i to i30" [./include\common/xf_utility.h:589->./include\common/xf_utility.h:648]   --->   Operation 99 'zext' 'i_cast_i_i_i_i_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 100 [1/1] (2.46ns)   --->   "%tmp_14_i_i_i_i_i = icmp slt i30 %i_cast_i_i_i_i_i, %loop_count" [./include\common/xf_utility.h:589->./include\common/xf_utility.h:648]   --->   Operation 100 'icmp' 'tmp_14_i_i_i_i_i' <Predicate = true> <Delay = 2.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 101 [1/1] (2.46ns)   --->   "%i = add i29 %i_i_i_i_i_i, 1" [./include\common/xf_utility.h:589->./include\common/xf_utility.h:648]   --->   Operation 101 'add' 'i' <Predicate = true> <Delay = 2.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 102 [1/1] (0.00ns)   --->   "br i1 %tmp_14_i_i_i_i_i, label %1, label %.exit" [./include\common/xf_utility.h:589->./include\common/xf_utility.h:648]   --->   Operation 102 'br' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 8.75>
ST_12 : Operation 103 [1/1] (8.75ns)   --->   "%tmp_V = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %srcPtr_V_addr)" [./include\common/xf_utility.h:592->./include\common/xf_utility.h:648]   --->   Operation 103 'read' 'tmp_V' <Predicate = (tmp_14_i_i_i_i_i)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 3.63>
ST_13 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_i_i_i_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str17)" [./include\common/xf_utility.h:589->./include\common/xf_utility.h:648]   --->   Operation 104 'specregionbegin' 'tmp_i_i_i_i_i' <Predicate = (tmp_14_i_i_i_i_i)> <Delay = 0.00>
ST_13 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 921600, i32 0, [1 x i8]* @p_str1) nounwind" [./include\common/xf_utility.h:590->./include\common/xf_utility.h:648]   --->   Operation 105 'speclooptripcount' <Predicate = (tmp_14_i_i_i_i_i)> <Delay = 0.00>
ST_13 : Operation 106 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [./include\common/xf_utility.h:591->./include\common/xf_utility.h:648]   --->   Operation 106 'specpipeline' <Predicate = (tmp_14_i_i_i_i_i)> <Delay = 0.00>
ST_13 : Operation 107 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %strm_V_V_i, i8 %tmp_V)" [./include\common/xf_utility.h:592->./include\common/xf_utility.h:648]   --->   Operation 107 'write' <Predicate = (tmp_14_i_i_i_i_i)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_13 : Operation 108 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str17, i32 %tmp_i_i_i_i_i)" [./include\common/xf_utility.h:593->./include\common/xf_utility.h:648]   --->   Operation 108 'specregionend' 'empty' <Predicate = (tmp_14_i_i_i_i_i)> <Delay = 0.00>
ST_13 : Operation 109 [1/1] (0.00ns)   --->   "br label %0" [./include\common/xf_utility.h:589->./include\common/xf_utility.h:648]   --->   Operation 109 'br' <Predicate = (tmp_14_i_i_i_i_i)> <Delay = 0.00>

State 14 <SV = 11> <Delay = 0.00>
ST_14 : Operation 110 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 110 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ scalar_dstMat_cols]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dstMat_cols_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ scalar_dstMat_rows]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dstMat_rows_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ srcPtr_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ srcPtr_V_offset]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ strm_V_V_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dstMat_rows_c_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dstMat_cols_c_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
srcPtr_V_offset_read  (read             ) [ 000000000000000]
tmp_i                 (sext             ) [ 000000000000000]
srcPtr_V_addr         (getelementptr    ) [ 001111111111110]
scalar_dstMat_cols_r  (read             ) [ 001000000000000]
scalar_dstMat_rows_r  (read             ) [ 001000000000000]
StgValue_20           (write            ) [ 000000000000000]
StgValue_21           (write            ) [ 000000000000000]
StgValue_22           (write            ) [ 000000000000000]
StgValue_23           (write            ) [ 000000000000000]
tmp_1_i_i_i_i_i       (mul              ) [ 000100000000000]
tmp                   (trunc            ) [ 000100000000000]
tmp_8                 (bitselect        ) [ 000100000000000]
tmp_13_cast_i_i_i_i_s (zext             ) [ 000000000000000]
tmp_7                 (shl              ) [ 000000000000000]
p_neg_i_i_i_i_i       (sub              ) [ 000000000000000]
tmp_6_i               (partselect       ) [ 000000000000000]
p_lshr_cast_i_i_i_i_i (zext             ) [ 000000000000000]
p_neg_t_i_i_i_i_i     (sub              ) [ 000000000000000]
loop_count            (select           ) [ 000011111111110]
tmp_2_i               (zext             ) [ 000001111110000]
StgValue_41           (specinterface    ) [ 000000000000000]
StgValue_42           (specinterface    ) [ 000000000000000]
StgValue_43           (specinterface    ) [ 000000000000000]
StgValue_44           (specinterface    ) [ 000000000000000]
StgValue_45           (specinterface    ) [ 000000000000000]
StgValue_46           (specinterface    ) [ 000000000000000]
StgValue_47           (specinterface    ) [ 000000000000000]
StgValue_48           (specinterface    ) [ 000000000000000]
StgValue_49           (specinterface    ) [ 000000000000000]
StgValue_50           (specinterface    ) [ 000000000000000]
StgValue_51           (specinterface    ) [ 000000000000000]
StgValue_52           (specinterface    ) [ 000000000000000]
StgValue_53           (specinterface    ) [ 000000000000000]
StgValue_54           (specinterface    ) [ 000000000000000]
StgValue_55           (specinterface    ) [ 000000000000000]
StgValue_56           (specinterface    ) [ 000000000000000]
StgValue_57           (specinterface    ) [ 000000000000000]
StgValue_58           (specinterface    ) [ 000000000000000]
StgValue_59           (specinterface    ) [ 000000000000000]
StgValue_60           (specinterface    ) [ 000000000000000]
StgValue_61           (specinterface    ) [ 000000000000000]
StgValue_62           (specinterface    ) [ 000000000000000]
StgValue_63           (specinterface    ) [ 000000000000000]
StgValue_64           (specinterface    ) [ 000000000000000]
StgValue_65           (specinterface    ) [ 000000000000000]
StgValue_66           (specinterface    ) [ 000000000000000]
StgValue_67           (specinterface    ) [ 000000000000000]
StgValue_68           (specinterface    ) [ 000000000000000]
StgValue_69           (specinterface    ) [ 000000000000000]
StgValue_70           (specinterface    ) [ 000000000000000]
StgValue_71           (specinterface    ) [ 000000000000000]
StgValue_72           (specinterface    ) [ 000000000000000]
StgValue_73           (specinterface    ) [ 000000000000000]
StgValue_74           (specinterface    ) [ 000000000000000]
StgValue_75           (specinterface    ) [ 000000000000000]
StgValue_76           (specinterface    ) [ 000000000000000]
StgValue_77           (specinterface    ) [ 000000000000000]
StgValue_78           (specinterface    ) [ 000000000000000]
StgValue_79           (specinterface    ) [ 000000000000000]
StgValue_80           (specinterface    ) [ 000000000000000]
StgValue_81           (specinterface    ) [ 000000000000000]
StgValue_82           (specinterface    ) [ 000000000000000]
StgValue_83           (specinterface    ) [ 000000000000000]
StgValue_84           (specinterface    ) [ 000000000000000]
StgValue_85           (specinterface    ) [ 000000000000000]
StgValue_86           (specinterface    ) [ 000000000000000]
StgValue_87           (specinterface    ) [ 000000000000000]
StgValue_88           (specinterface    ) [ 000000000000000]
StgValue_89           (specinterface    ) [ 000000000000000]
StgValue_90           (specinterface    ) [ 000000000000000]
StgValue_91           (specinterface    ) [ 000000000000000]
StgValue_92           (specinterface    ) [ 000000000000000]
StgValue_93           (specinterface    ) [ 000000000000000]
StgValue_94           (specinterface    ) [ 000000000000000]
StgValue_95           (specinterface    ) [ 000000000000000]
srcPtr_V_addr_i_rd_r  (readreq          ) [ 000000000000000]
StgValue_97           (br               ) [ 000000000011110]
i_i_i_i_i_i           (phi              ) [ 000000000001000]
i_cast_i_i_i_i_i      (zext             ) [ 000000000000000]
tmp_14_i_i_i_i_i      (icmp             ) [ 000000000001110]
i                     (add              ) [ 000000000011110]
StgValue_102          (br               ) [ 000000000000000]
tmp_V                 (read             ) [ 000000000001010]
tmp_i_i_i_i_i         (specregionbegin  ) [ 000000000000000]
StgValue_105          (speclooptripcount) [ 000000000000000]
StgValue_106          (specpipeline     ) [ 000000000000000]
StgValue_107          (write            ) [ 000000000000000]
empty                 (specregionend    ) [ 000000000000000]
StgValue_109          (br               ) [ 000000000011110]
StgValue_110          (ret              ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="scalar_dstMat_cols">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scalar_dstMat_cols"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="dstMat_cols_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dstMat_cols_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="scalar_dstMat_rows">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scalar_dstMat_rows"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dstMat_rows_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dstMat_rows_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="srcPtr_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcPtr_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="srcPtr_V_offset">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcPtr_V_offset"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="strm_V_V_i">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="strm_V_V_i"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="dstMat_rows_c_i">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dstMat_rows_c_i"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="dstMat_cols_c_i">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dstMat_cols_c_i"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i29.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str17"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="srcPtr_V_offset_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="srcPtr_V_offset_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="scalar_dstMat_cols_r_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scalar_dstMat_cols_r/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="scalar_dstMat_rows_r_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scalar_dstMat_rows_r/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="StgValue_20_write_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="0" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="0" index="2" bw="32" slack="0"/>
<pin id="104" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_20/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="StgValue_21_write_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="0" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="0" index="2" bw="32" slack="0"/>
<pin id="112" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_21/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="StgValue_22_write_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="0" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="0" index="2" bw="32" slack="0"/>
<pin id="120" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_22/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="StgValue_23_write_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="0" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="0" index="2" bw="32" slack="0"/>
<pin id="128" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_23/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_readreq_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="0" index="1" bw="8" slack="3"/>
<pin id="135" dir="0" index="2" bw="30" slack="0"/>
<pin id="136" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="srcPtr_V_addr_i_rd_r/4 "/>
</bind>
</comp>

<comp id="138" class="1004" name="tmp_V_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="8" slack="0"/>
<pin id="140" dir="0" index="1" bw="8" slack="11"/>
<pin id="141" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/12 "/>
</bind>
</comp>

<comp id="143" class="1004" name="StgValue_107_write_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="0" slack="0"/>
<pin id="145" dir="0" index="1" bw="8" slack="0"/>
<pin id="146" dir="0" index="2" bw="8" slack="1"/>
<pin id="147" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_107/13 "/>
</bind>
</comp>

<comp id="150" class="1005" name="i_i_i_i_i_i_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="29" slack="1"/>
<pin id="152" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="i_i_i_i_i_i (phireg) "/>
</bind>
</comp>

<comp id="154" class="1004" name="i_i_i_i_i_i_phi_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="1"/>
<pin id="156" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="29" slack="0"/>
<pin id="158" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i_i_i_i_i/11 "/>
</bind>
</comp>

<comp id="161" class="1004" name="tmp_i_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="0"/>
<pin id="163" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="srcPtr_V_addr_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="0"/>
<pin id="167" dir="0" index="1" bw="32" slack="0"/>
<pin id="168" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="srcPtr_V_addr/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="tmp_1_i_i_i_i_i_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="1"/>
<pin id="173" dir="0" index="1" bw="32" slack="1"/>
<pin id="174" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_1_i_i_i_i_i/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="tmp_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="0"/>
<pin id="177" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="tmp_8_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="0"/>
<pin id="181" dir="0" index="1" bw="32" slack="0"/>
<pin id="182" dir="0" index="2" bw="6" slack="0"/>
<pin id="183" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="tmp_13_cast_i_i_i_i_s_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="29" slack="1"/>
<pin id="189" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_13_cast_i_i_i_i_s/3 "/>
</bind>
</comp>

<comp id="190" class="1004" name="tmp_7_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="1"/>
<pin id="192" dir="0" index="1" bw="3" slack="0"/>
<pin id="193" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="195" class="1004" name="p_neg_i_i_i_i_i_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="0"/>
<pin id="197" dir="0" index="1" bw="32" slack="0"/>
<pin id="198" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_neg_i_i_i_i_i/3 "/>
</bind>
</comp>

<comp id="201" class="1004" name="tmp_6_i_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="29" slack="0"/>
<pin id="203" dir="0" index="1" bw="32" slack="0"/>
<pin id="204" dir="0" index="2" bw="3" slack="0"/>
<pin id="205" dir="0" index="3" bw="6" slack="0"/>
<pin id="206" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6_i/3 "/>
</bind>
</comp>

<comp id="211" class="1004" name="p_lshr_cast_i_i_i_i_i_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="29" slack="0"/>
<pin id="213" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_lshr_cast_i_i_i_i_i/3 "/>
</bind>
</comp>

<comp id="215" class="1004" name="p_neg_t_i_i_i_i_i_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="0"/>
<pin id="217" dir="0" index="1" bw="29" slack="0"/>
<pin id="218" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_neg_t_i_i_i_i_i/3 "/>
</bind>
</comp>

<comp id="221" class="1004" name="loop_count_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="1"/>
<pin id="223" dir="0" index="1" bw="30" slack="0"/>
<pin id="224" dir="0" index="2" bw="30" slack="0"/>
<pin id="225" dir="1" index="3" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="loop_count/3 "/>
</bind>
</comp>

<comp id="228" class="1004" name="tmp_2_i_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="30" slack="1"/>
<pin id="230" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_i/4 "/>
</bind>
</comp>

<comp id="232" class="1004" name="i_cast_i_i_i_i_i_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="29" slack="0"/>
<pin id="234" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast_i_i_i_i_i/11 "/>
</bind>
</comp>

<comp id="236" class="1004" name="tmp_14_i_i_i_i_i_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="30" slack="0"/>
<pin id="238" dir="0" index="1" bw="30" slack="8"/>
<pin id="239" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_14_i_i_i_i_i/11 "/>
</bind>
</comp>

<comp id="241" class="1004" name="i_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="29" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/11 "/>
</bind>
</comp>

<comp id="247" class="1005" name="srcPtr_V_addr_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="8" slack="3"/>
<pin id="249" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="srcPtr_V_addr "/>
</bind>
</comp>

<comp id="253" class="1005" name="scalar_dstMat_cols_r_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="1"/>
<pin id="255" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="scalar_dstMat_cols_r "/>
</bind>
</comp>

<comp id="258" class="1005" name="scalar_dstMat_rows_r_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="1"/>
<pin id="260" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="scalar_dstMat_rows_r "/>
</bind>
</comp>

<comp id="263" class="1005" name="tmp_1_i_i_i_i_i_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="1"/>
<pin id="265" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_i_i_i_i_i "/>
</bind>
</comp>

<comp id="268" class="1005" name="tmp_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="29" slack="1"/>
<pin id="270" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="273" class="1005" name="tmp_8_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="1"/>
<pin id="275" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="278" class="1005" name="loop_count_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="30" slack="1"/>
<pin id="280" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="loop_count "/>
</bind>
</comp>

<comp id="284" class="1005" name="tmp_2_i_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="1"/>
<pin id="286" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_i "/>
</bind>
</comp>

<comp id="289" class="1005" name="tmp_14_i_i_i_i_i_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="1"/>
<pin id="291" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_14_i_i_i_i_i "/>
</bind>
</comp>

<comp id="293" class="1005" name="i_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="29" slack="0"/>
<pin id="295" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="298" class="1005" name="tmp_V_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="8" slack="1"/>
<pin id="300" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="86"><net_src comp="18" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="10" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="18" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="0" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="18" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="4" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="105"><net_src comp="20" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="2" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="107"><net_src comp="88" pin="2"/><net_sink comp="100" pin=2"/></net>

<net id="113"><net_src comp="20" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="6" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="115"><net_src comp="94" pin="2"/><net_sink comp="108" pin=2"/></net>

<net id="121"><net_src comp="20" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="14" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="123"><net_src comp="94" pin="2"/><net_sink comp="116" pin=2"/></net>

<net id="129"><net_src comp="20" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="16" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="131"><net_src comp="88" pin="2"/><net_sink comp="124" pin=2"/></net>

<net id="137"><net_src comp="36" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="142"><net_src comp="62" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="148"><net_src comp="78" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="12" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="153"><net_src comp="58" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="160"><net_src comp="150" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="164"><net_src comp="82" pin="2"/><net_sink comp="161" pin=0"/></net>

<net id="169"><net_src comp="8" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="161" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="178"><net_src comp="171" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="184"><net_src comp="22" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="171" pin="2"/><net_sink comp="179" pin=1"/></net>

<net id="186"><net_src comp="24" pin="0"/><net_sink comp="179" pin=2"/></net>

<net id="194"><net_src comp="26" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="199"><net_src comp="28" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="190" pin="2"/><net_sink comp="195" pin=1"/></net>

<net id="207"><net_src comp="30" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="208"><net_src comp="195" pin="2"/><net_sink comp="201" pin=1"/></net>

<net id="209"><net_src comp="26" pin="0"/><net_sink comp="201" pin=2"/></net>

<net id="210"><net_src comp="32" pin="0"/><net_sink comp="201" pin=3"/></net>

<net id="214"><net_src comp="201" pin="4"/><net_sink comp="211" pin=0"/></net>

<net id="219"><net_src comp="34" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="211" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="226"><net_src comp="215" pin="2"/><net_sink comp="221" pin=1"/></net>

<net id="227"><net_src comp="187" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="231"><net_src comp="228" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="235"><net_src comp="154" pin="4"/><net_sink comp="232" pin=0"/></net>

<net id="240"><net_src comp="232" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="245"><net_src comp="154" pin="4"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="60" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="250"><net_src comp="165" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="252"><net_src comp="247" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="256"><net_src comp="88" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="261"><net_src comp="94" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="266"><net_src comp="171" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="271"><net_src comp="175" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="276"><net_src comp="179" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="281"><net_src comp="221" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="283"><net_src comp="278" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="287"><net_src comp="228" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="292"><net_src comp="236" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="296"><net_src comp="241" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="301"><net_src comp="138" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="143" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: scalar_dstMat_cols | {}
	Port: dstMat_cols_out | {1 }
	Port: scalar_dstMat_rows | {}
	Port: dstMat_rows_out | {1 }
	Port: srcPtr_V | {}
	Port: srcPtr_V_offset | {}
	Port: strm_V_V_i | {13 }
	Port: dstMat_rows_c_i | {1 }
	Port: dstMat_cols_c_i | {1 }
 - Input state : 
	Port: Array2hlsStrm54 : scalar_dstMat_cols | {1 }
	Port: Array2hlsStrm54 : dstMat_cols_out | {}
	Port: Array2hlsStrm54 : scalar_dstMat_rows | {1 }
	Port: Array2hlsStrm54 : dstMat_rows_out | {}
	Port: Array2hlsStrm54 : srcPtr_V | {4 5 6 7 8 9 10 12 }
	Port: Array2hlsStrm54 : srcPtr_V_offset | {1 }
  - Chain level:
	State 1
		srcPtr_V_addr : 1
	State 2
		tmp : 1
		tmp_8 : 1
	State 3
		tmp_6_i : 1
		p_lshr_cast_i_i_i_i_i : 2
		p_neg_t_i_i_i_i_i : 3
		loop_count : 4
	State 4
		srcPtr_V_addr_i_rd_r : 1
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		i_cast_i_i_i_i_i : 1
		tmp_14_i_i_i_i_i : 2
		i : 1
		StgValue_102 : 3
	State 12
	State 13
		empty : 1
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|
| Operation|         Functional Unit         |  DSP48E |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|
|    sub   |      p_neg_i_i_i_i_i_fu_195     |    0    |    0    |    39   |
|          |     p_neg_t_i_i_i_i_i_fu_215    |    0    |    0    |    36   |
|----------|---------------------------------|---------|---------|---------|
|    add   |             i_fu_241            |    0    |    0    |    36   |
|----------|---------------------------------|---------|---------|---------|
|  select  |        loop_count_fu_221        |    0    |    0    |    30   |
|----------|---------------------------------|---------|---------|---------|
|    mul   |      tmp_1_i_i_i_i_i_fu_171     |    3    |    0    |    20   |
|----------|---------------------------------|---------|---------|---------|
|   icmp   |     tmp_14_i_i_i_i_i_fu_236     |    0    |    0    |    18   |
|----------|---------------------------------|---------|---------|---------|
|          | srcPtr_V_offset_read_read_fu_82 |    0    |    0    |    0    |
|   read   | scalar_dstMat_cols_r_read_fu_88 |    0    |    0    |    0    |
|          | scalar_dstMat_rows_r_read_fu_94 |    0    |    0    |    0    |
|          |        tmp_V_read_fu_138        |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |     StgValue_20_write_fu_100    |    0    |    0    |    0    |
|          |     StgValue_21_write_fu_108    |    0    |    0    |    0    |
|   write  |     StgValue_22_write_fu_116    |    0    |    0    |    0    |
|          |     StgValue_23_write_fu_124    |    0    |    0    |    0    |
|          |    StgValue_107_write_fu_143    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|  readreq |        grp_readreq_fu_132       |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   sext   |           tmp_i_fu_161          |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   trunc  |            tmp_fu_175           |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
| bitselect|           tmp_8_fu_179          |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |   tmp_13_cast_i_i_i_i_s_fu_187  |    0    |    0    |    0    |
|   zext   |   p_lshr_cast_i_i_i_i_i_fu_211  |    0    |    0    |    0    |
|          |          tmp_2_i_fu_228         |    0    |    0    |    0    |
|          |     i_cast_i_i_i_i_i_fu_232     |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|    shl   |           tmp_7_fu_190          |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|partselect|          tmp_6_i_fu_201         |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   Total  |                                 |    3    |    0    |   179   |
|----------|---------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|     i_i_i_i_i_i_reg_150    |   29   |
|          i_reg_293         |   29   |
|     loop_count_reg_278     |   30   |
|scalar_dstMat_cols_r_reg_253|   32   |
|scalar_dstMat_rows_r_reg_258|   32   |
|    srcPtr_V_addr_reg_247   |    8   |
|  tmp_14_i_i_i_i_i_reg_289  |    1   |
|   tmp_1_i_i_i_i_i_reg_263  |   32   |
|       tmp_2_i_reg_284      |   32   |
|        tmp_8_reg_273       |    1   |
|        tmp_V_reg_298       |    8   |
|         tmp_reg_268        |   29   |
+----------------------------+--------+
|            Total           |   263  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_132 |  p2  |   2  |  30  |   60   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   60   ||  1.769  ||    9    |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |    0   |   179  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |   263  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    1   |   263  |   188  |
+-----------+--------+--------+--------+--------+
