head	1.5;
access;
symbols
	OPENBSD_5_3:1.4.0.12
	OPENBSD_5_3_BASE:1.4
	OPENBSD_5_2:1.4.0.10
	OPENBSD_5_2_BASE:1.4
	OPENBSD_5_1_BASE:1.4
	OPENBSD_5_1:1.4.0.8
	OPENBSD_5_0:1.4.0.6
	OPENBSD_5_0_BASE:1.4
	OPENBSD_4_9:1.4.0.2
	OPENBSD_4_9_BASE:1.4
	OPENBSD_4_8:1.4.0.4
	OPENBSD_4_8_BASE:1.4
	OPENBSD_4_7:1.3.0.4
	OPENBSD_4_7_BASE:1.3
	OPENBSD_4_6:1.3.0.2
	OPENBSD_4_6_BASE:1.3
	OPENBSD_4_5:1.2.0.4
	OPENBSD_4_5_BASE:1.2
	OPENBSD_4_4:1.2.0.2
	OPENBSD_4_4_BASE:1.2;
locks; strict;
comment	@ * @;


1.5
date	2013.03.18.18.38.20;	author matthieu;	state dead;
branches;
next	1.4;

1.4
date	2010.05.10.22.32.29;	author oga;	state Exp;
branches;
next	1.3;

1.3
date	2009.06.25.20.16.43;	author matthieu;	state Exp;
branches;
next	1.2;

1.2
date	2008.06.29.20.13.42;	author matthieu;	state Exp;
branches;
next	1.1;

1.1
date	2008.05.21.20.19.52;	author matthieu;	state Exp;
branches;
next	;


desc
@@


1.5
log
@Update to xf86-video-intel 2.20.19.

A recent kernel with kernel modesetting support is required.
Thanks to jsg@@ and kettenis@@ for their work.
@
text
@/**************************************************************************

Copyright 1998-1999 Precision Insight, Inc., Cedar Park, Texas.
Copyright Â© 2002 David Dawes

All Rights Reserved.

Permission is hereby granted, free of charge, to any person obtaining a
copy of this software and associated documentation files (the
"Software"), to deal in the Software without restriction, including
without limitation the rights to use, copy, modify, merge, publish,
distribute, sub license, and/or sell copies of the Software, and to
permit persons to whom the Software is furnished to do so, subject to
the following conditions:

The above copyright notice and this permission notice (including the
next paragraph) shall be included in all copies or substantial portions
of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS
OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT.
IN NO EVENT SHALL PRECISION INSIGHT AND/OR ITS SUPPLIERS BE LIABLE FOR
ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT,
TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE
SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

**************************************************************************/

#ifndef _INTEL_RING_H
#define _INTEL_RING_H

#define OUT_RING(n) do {						\
    if (I810_DEBUG & DEBUG_VERBOSE_RING)				\
	ErrorF("OUT_RING 0x%08x: 0x%08x, (mask %x)\n",			\
	       intel->ring_next, (unsigned int)(n),			\
	       intel->ring.tail_mask);					\
    *(volatile uint32_t *)(intel->ring.virtual_start +			\
			   intel->ring_next) = n;			\
    intel->ring_used += 4;						\
    intel->ring_next += 4;						\
    intel->ring_next &= intel->ring.tail_mask;				\
} while (0)

#define OUT_RING_F(x) do {			\
	union intfloat tmp;			\
	tmp.f = (float)(x);			\
	OUT_RING(tmp.ui);			\
} while(0)

#define ADVANCE_LP_RING() do {						\
    if (intel->ring_emitting == 0)					\
	FatalError("%s: ADVANCE_LP_RING called with no matching "	\
		   "BEGIN_LP_RING\n", __FUNCTION__);			\
    if (intel->ring_used > intel->ring_emitting)			\
	FatalError("%s: ADVANCE_LP_RING: exceeded allocation %d/%d\n ",	\
		   __FUNCTION__, intel->ring_used,			\
		   intel->ring_emitting);				\
    if (intel->ring_used < intel->ring_emitting)			\
	FatalError("%s: ADVANCE_LP_RING: under-used allocation %d/%d\n ", \
		   __FUNCTION__, intel->ring_used,			\
		   intel->ring_emitting);				\
    intel->ring.tail = intel->ring_next;				\
    intel->ring.space -= intel->ring_used;				\
    if (intel->ring_next & 0x07)					\
	FatalError("%s: ADVANCE_LP_RING: "				\
		   "ring_next (0x%x) isn't on a QWord boundary\n",	\
		   __FUNCTION__, intel->ring_next);			\
    OUTREG(LP_RING + RING_TAIL, intel->ring_next);			\
    intel->ring_emitting = 0;						\
} while (0)

#define BEGIN_LP_RING(n)						\
do {									\
    if (intel->ring_emitting != 0)					\
	FatalError("%s: BEGIN_LP_RING called without closing "		\
		   "ADVANCE_LP_RING\n", __FUNCTION__);			\
    if ((n) > 2 && (I810_DEBUG&DEBUG_ALWAYS_SYNC))			\
	i830_wait_ring_idle(scrn);					\
    intel->ring_emitting = (n) * 4;					\
    if ((n) & 1)							\
	intel->ring_emitting += 4;					\
    if (intel->ring.space < intel->ring_emitting)			\
	WaitRingFunc(scrn, intel->ring_emitting, 0);			\
    intel->ring_next = intel->ring.tail;				\
    if (I810_DEBUG & DEBUG_VERBOSE_RING)				\
	ErrorF( "BEGIN_LP_RING %d in %s\n", n, FUNCTION_NAME);		\
    intel->ring_used = 0;						\
    if ((n) & 1)							\
	OUT_RING(MI_NOOP);						\
} while (0)

#endif /* _INTEL_RING_H */
@


1.4
log
@Update the intel driver to 2.9.1 plus backports.

2.9.1 is the last version of the intel DDX that supports UMS (User
modesetting), with 2.10 onwards being purely KMS only. As such, this
driver contains backports of almost every correctness or performance
related fix to the rendering layer in later intel drivers. This driver
*REQUIRES* a GEM enabled kernel. it claims to support non-gem mode but
this is essentially unmaintained and due to the way the abstraciton
works is slow, if it works at all (it often does not). You have been
warned.

tested by many many people on tech over the last few weeks.
@
text
@@


1.3
log
@update to xf86-video-intel 2.7.1. Tested by many.
@
text
@d36 7
a42 7
	       pI830->ring_next, (unsigned int)(n),			\
	       pI830->ring.tail_mask);					\
    *(volatile uint32_t *)(pI830->ring.virtual_start +			\
			   pI830->ring_next) = n;			\
    pI830->ring_used += 4;						\
    pI830->ring_next += 4;						\
    pI830->ring_next &= pI830->ring.tail_mask;				\
d52 1
a52 1
    if (pI830->ring_emitting == 0)					\
d55 1
a55 1
    if (pI830->ring_used > pI830->ring_emitting)			\
d57 3
a59 3
		   __FUNCTION__, pI830->ring_used,			\
		   pI830->ring_emitting);				\
    if (pI830->ring_used < pI830->ring_emitting)			\
d61 5
a65 5
		   __FUNCTION__, pI830->ring_used,			\
		   pI830->ring_emitting);				\
    pI830->ring.tail = pI830->ring_next;				\
    pI830->ring.space -= pI830->ring_used;				\
    if (pI830->ring_next & 0x07)					\
d68 3
a70 3
		   __FUNCTION__, pI830->ring_next);			\
    OUTREG(LP_RING + RING_TAIL, pI830->ring_next);			\
    pI830->ring_emitting = 0;						\
d75 1
a75 1
    if (pI830->ring_emitting != 0)					\
d79 2
a80 2
	i830_wait_ring_idle(pScrn);					\
    pI830->ring_emitting = (n) * 4;					\
d82 4
a85 4
	pI830->ring_emitting += 4;					\
    if (pI830->ring.space < pI830->ring_emitting)			\
	WaitRingFunc(pScrn, pI830->ring_emitting, 0);			\
    pI830->ring_next = pI830->ring.tail;				\
d88 1
a88 1
    pI830->ring_used = 0;						\
@


1.2
log
@update to xf86-video-intel 2.3.2. Tested among others by okan@@.
@
text
@d37 2
a38 2
	       pI830->LpRing->tail_mask);				\
    *(volatile uint32_t *)(pI830->LpRing->virtual_start +		\
d42 1
a42 1
    pI830->ring_next &= pI830->LpRing->tail_mask;			\
a44 5
union intfloat {
	float f;
	unsigned int ui;
};

d63 2
a64 2
    pI830->LpRing->tail = pI830->ring_next;				\
    pI830->LpRing->space -= pI830->ring_used;				\
d83 1
a83 1
    if (pI830->LpRing->space < pI830->ring_emitting)			\
d85 1
a85 1
    pI830->ring_next = pI830->LpRing->tail;				\
@


1.1
log
@Update to xf86-video-intel 2.3.1. Tested by many.
@
text
@a77 15
/*
 * XXX Note: the head/tail masks are different for 810 and i830.
 * If the i810 always sets the higher bits to 0, then this shouldn't be
 * a problem.  Check this!
 */
#define DO_RING_IDLE() do {						\
    int _head;								\
    int _tail;								\
    do {								\
	_head = INREG(LP_RING + RING_HEAD) & I830_HEAD_MASK;		\
	_tail = INREG(LP_RING + RING_TAIL) & I830_TAIL_MASK;		\
	DELAY(10);							\
    } while (_head != _tail);						\
} while (0)

d84 1
a84 1
	DO_RING_IDLE();							\
@

