Microchip Technology Inc. - Microchip Libero Software Release v2023.2 SP1 (Version 2023.2.0.10)

Date      :  Mon Feb  3 10:29:03 2025
Project   :  C:\MicroSemiProj\Libero\DMCI_Ux1
Component :  COREFIFO_C0
Family    :  SmartFusion2


HDL source files for all Synthesis and Simulation tools:
    C:/MicroSemiProj/Libero/DMCI_Ux1/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/COREFIFO.v
    C:/MicroSemiProj/Libero/DMCI_Ux1/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_sync.v
    C:/MicroSemiProj/Libero/DMCI_Ux1/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_sync_scntr.v
    C:/MicroSemiProj/Libero/DMCI_Ux1/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_async.v
    C:/MicroSemiProj/Libero/DMCI_Ux1/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_nstagessync.v
    C:/MicroSemiProj/Libero/DMCI_Ux1/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_graytobinconv.v
    C:/MicroSemiProj/Libero/DMCI_Ux1/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_fwft.v
    C:/MicroSemiProj/Libero/DMCI_Ux1/component/work/COREFIFO_C0/COREFIFO_C0.v

Stimulus files for all Simulation tools:
    C:/MicroSemiProj/Libero/DMCI_Ux1/component/work/COREFIFO_C0/COREFIFO_C0_0/mti/scripts/wave.do
    C:/MicroSemiProj/Libero/DMCI_Ux1/component/work/COREFIFO_C0/COREFIFO_C0_0/mti/scripts/runall.do

    C:/MicroSemiProj/Libero/DMCI_Ux1/component/work/COREFIFO_C0/COREFIFO_C0_0/coreparameters.v
    C:/MicroSemiProj/Libero/DMCI_Ux1/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/test/user/top_define.v
    C:/MicroSemiProj/Libero/DMCI_Ux1/component/Actel/DirectCore/COREFIFO/3.1.101/rtl/vlog/test/user/clock_driver.v
    C:/MicroSemiProj/Libero/DMCI_Ux1/component/Actel/DirectCore/COREFIFO/3.1.101/rtl/vlog/test/user/fifo_driver.v
    C:/MicroSemiProj/Libero/DMCI_Ux1/component/Actel/DirectCore/COREFIFO/3.1.101/rtl/vlog/test/user/fifo_monitor.v
    C:/MicroSemiProj/Libero/DMCI_Ux1/component/Actel/DirectCore/COREFIFO/3.1.101/rtl/vlog/test/user/g4_dp_ext_mem.v
    C:/MicroSemiProj/Libero/DMCI_Ux1/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/test/user/testbench.v
    C:/MicroSemiProj/Libero/DMCI_Ux1/component/Actel/DirectCore/COREFIFO/3.1.101/rtl/vlog/test/user/MEM_WeqR.v
    C:/MicroSemiProj/Libero/DMCI_Ux1/component/Actel/DirectCore/COREFIFO/3.1.101/rtl/vlog/test/user/MEM_WgtR.v
    C:/MicroSemiProj/Libero/DMCI_Ux1/component/Actel/DirectCore/COREFIFO/3.1.101/rtl/vlog/test/user/MEM_WltR.v

Constraint files:
    C:/MicroSemiProj/Libero/DMCI_Ux1/component/work/COREFIFO_C0\COREFIFO_C0_0\COREFIFO_C0_COREFIFO_C0_0_COREFIFO.sdc
