Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Dec 13 22:28:39 2019
| Host         : DESKTOP-T1S8RDD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -8.801     -515.450                    201                 4030        0.047        0.000                      0                 4030        4.500        0.000                       0                  1336  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -8.801     -515.450                    201                 4030        0.047        0.000                      0                 4030        4.500        0.000                       0                  1336  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          201  Failing Endpoints,  Worst Slack       -8.801ns,  Total Violation     -515.450ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.801ns  (required time - arrival time)
  Source:                 dropControl/failHole3/conflict_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dropControl/failHole1/conflict_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.688ns  (logic 10.026ns (53.651%)  route 8.662ns (46.349%))
  Logic Levels:           16  (CARRY4=6 DSP48E1=2 LUT2=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.085ns = ( 15.085 - 10.000 ) 
    Source Clock Delay      (SCD):    5.390ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.787     5.390    dropControl/failHole3/CLK_IBUF_BUFG
    SLICE_X55Y31         FDRE                                         r  dropControl/failHole3/conflict_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y31         FDRE (Prop_fdre_C_Q)         0.456     5.846 r  dropControl/failHole3/conflict_reg/Q
                         net (fo=21, routed)          0.891     6.737    dropControl/failHole4/FSM_sequential_game_state[3]_i_5[2]
    SLICE_X47Y24         LUT4 (Prop_lut4_I3_O)        0.124     6.861 r  dropControl/failHole4/address_fb1_reg_i_38/O
                         net (fo=1, routed)           0.577     7.438    dropControl/failHole4/address_fb1_reg_i_38_n_0
    SLICE_X46Y22         LUT6 (Prop_lut6_I0_O)        0.124     7.562 r  dropControl/failHole4/address_fb1_reg_i_28__0/O
                         net (fo=1, routed)           0.906     8.468    dropControl/failHole4/address_fb1_reg_i_28__0_n_0
    SLICE_X54Y20         LUT6 (Prop_lut6_I2_O)        0.124     8.592 r  dropControl/failHole4/address_fb1_reg_i_19__1/O
                         net (fo=9, routed)           0.236     8.828    moveTheBall/address_fb1_reg_9
    SLICE_X54Y20         LUT5 (Prop_lut5_I2_O)        0.124     8.952 r  moveTheBall/address_fb1_reg_i_10__1/O
                         net (fo=9, routed)           0.913     9.865    dropControl/failHole1/conflict2__4_0[7]
    SLICE_X57Y14         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.250 r  dropControl/failHole1/conflict3__27_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.250    dropControl/failHole1/conflict3__27_carry__0_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.584 r  dropControl/failHole1/conflict3__27_carry__1/O[1]
                         net (fo=4, routed)           0.967    11.552    dropControl/failHole1/conflict3__27_carry__1_n_6
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.215    15.767 r  dropControl/failHole1/conflict2__3/PCOUT[47]
                         net (fo=1, routed)           0.002    15.769    dropControl/failHole1/conflict2__3_n_106
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    17.287 r  dropControl/failHole1/conflict2__4/P[0]
                         net (fo=2, routed)           1.110    18.397    dropControl/failHole1/conflict2__4_n_105
    SLICE_X61Y14         LUT2 (Prop_lut2_I0_O)        0.124    18.521 r  dropControl/failHole1/conflict2__44_carry_i_3__0/O
                         net (fo=1, routed)           0.000    18.521    dropControl/failHole1/conflict2__44_carry_i_3__0_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.071 r  dropControl/failHole1/conflict2__44_carry/CO[3]
                         net (fo=1, routed)           0.000    19.071    dropControl/failHole1/conflict2__44_carry_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.405 r  dropControl/failHole1/conflict2__44_carry__0/O[1]
                         net (fo=2, routed)           1.215    20.620    dropControl/failHole1/conflict2__44_carry__0_n_6
    SLICE_X63Y29         LUT2 (Prop_lut2_I0_O)        0.303    20.923 r  dropControl/failHole1/conflict1_carry__4_i_3__1/O
                         net (fo=1, routed)           0.000    20.923    dropControl/failHole1/conflict1_carry__4_i_3__1_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.473 r  dropControl/failHole1/conflict1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    21.473    dropControl/failHole1/conflict1_carry__4_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.807 f  dropControl/failHole1/conflict1_carry__5/O[1]
                         net (fo=1, routed)           1.274    23.081    dropControl/failHole1/conflict1_carry__5_n_6
    SLICE_X51Y23         LUT6 (Prop_lut6_I5_O)        0.303    23.384 r  dropControl/failHole1/conflict_i_2__0/O
                         net (fo=1, routed)           0.569    23.953    dropControl/failHole1/conflict_i_2__0_n_0
    SLICE_X49Y23         LUT5 (Prop_lut5_I0_O)        0.124    24.077 r  dropControl/failHole1/conflict_i_1/O
                         net (fo=1, routed)           0.000    24.077    dropControl/failHole1/conflict_i_1_n_0
    SLICE_X49Y23         FDRE                                         r  dropControl/failHole1/conflict_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.663    15.085    dropControl/failHole1/CLK_IBUF_BUFG
    SLICE_X49Y23         FDRE                                         r  dropControl/failHole1/conflict_reg/C
                         clock pessimism              0.195    15.281    
                         clock uncertainty           -0.035    15.245    
    SLICE_X49Y23         FDRE (Setup_fdre_C_D)        0.031    15.276    dropControl/failHole1/conflict_reg
  -------------------------------------------------------------------
                         required time                         15.276    
                         arrival time                         -24.077    
  -------------------------------------------------------------------
                         slack                                 -8.801    

Slack (VIOLATED) :        -8.620ns  (required time - arrival time)
  Source:                 dropControl/failHole4/conflict_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dropControl/failHole3/conflict_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.497ns  (logic 9.749ns (52.705%)  route 8.748ns (47.295%))
  Logic Levels:           16  (CARRY4=6 DSP48E1=2 LUT2=2 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.081ns = ( 15.081 - 10.000 ) 
    Source Clock Delay      (SCD):    5.393ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.790     5.393    dropControl/failHole4/CLK_IBUF_BUFG
    SLICE_X45Y25         FDRE                                         r  dropControl/failHole4/conflict_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y25         FDRE (Prop_fdre_C_Q)         0.456     5.849 r  dropControl/failHole4/conflict_reg/Q
                         net (fo=21, routed)          0.775     6.623    dropControl/failHole4/sel0[3]
    SLICE_X47Y24         LUT4 (Prop_lut4_I0_O)        0.124     6.747 r  dropControl/failHole4/address_fb12_i_38/O
                         net (fo=1, routed)           0.612     7.359    dropControl/failHole4/address_fb12_i_38_n_0
    SLICE_X49Y25         LUT5 (Prop_lut5_I3_O)        0.124     7.483 r  dropControl/failHole4/address_fb12_i_29__0/O
                         net (fo=17, routed)          0.872     8.356    dropControl/failHole4/address_fb12_i_29__0_n_0
    SLICE_X51Y23         LUT6 (Prop_lut6_I1_O)        0.124     8.480 r  dropControl/failHole4/address_fb1_reg_i_22__1/O
                         net (fo=9, routed)           0.216     8.696    moveTheBall/address_fb1_reg_6
    SLICE_X51Y23         LUT5 (Prop_lut5_I4_O)        0.124     8.820 r  moveTheBall/address_fb1_reg_i_13__1/O
                         net (fo=9, routed)           1.143     9.963    dropControl/failHole3/conflict2__4_0[4]
    SLICE_X65Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.489 r  dropControl/failHole3/conflict3__27_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.489    dropControl/failHole3/conflict3__27_carry__0_n_0
    SLICE_X65Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.728 r  dropControl/failHole3/conflict3__27_carry__1/O[2]
                         net (fo=58, routed)          1.158    11.886    dropControl/failHole3/conflict3__27_carry__1_n_5
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.214    16.100 r  dropControl/failHole3/conflict2__3/PCOUT[47]
                         net (fo=1, routed)           0.002    16.102    dropControl/failHole3/conflict2__3_n_106
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    17.620 r  dropControl/failHole3/conflict2__4/P[2]
                         net (fo=2, routed)           1.158    18.778    dropControl/failHole3/conflict2__4_n_103
    SLICE_X70Y24         LUT2 (Prop_lut2_I0_O)        0.124    18.902 r  dropControl/failHole3/conflict2__44_carry_i_1__2/O
                         net (fo=1, routed)           0.000    18.902    dropControl/failHole3/conflict2__44_carry_i_1__2_n_0
    SLICE_X70Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.278 r  dropControl/failHole3/conflict2__44_carry/CO[3]
                         net (fo=1, routed)           0.009    19.287    dropControl/failHole3/conflict2__44_carry_n_0
    SLICE_X70Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.610 r  dropControl/failHole3/conflict2__44_carry__0/O[1]
                         net (fo=2, routed)           1.145    20.755    dropControl/failHole3/conflict2__44_carry__0_n_6
    SLICE_X60Y40         LUT2 (Prop_lut2_I0_O)        0.306    21.061 r  dropControl/failHole3/conflict1_carry__4_i_3__3/O
                         net (fo=1, routed)           0.000    21.061    dropControl/failHole3/conflict1_carry__4_i_3__3_n_0
    SLICE_X60Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.594 r  dropControl/failHole3/conflict1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    21.594    dropControl/failHole3/conflict1_carry__4_n_0
    SLICE_X60Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.813 f  dropControl/failHole3/conflict1_carry__5/O[0]
                         net (fo=1, routed)           1.225    23.038    dropControl/failHole3/conflict1_carry__5_n_7
    SLICE_X55Y31         LUT6 (Prop_lut6_I1_O)        0.295    23.333 r  dropControl/failHole3/conflict_i_2__2/O
                         net (fo=1, routed)           0.433    23.766    dropControl/failHole3/conflict_i_2__2_n_0
    SLICE_X55Y31         LUT5 (Prop_lut5_I0_O)        0.124    23.890 r  dropControl/failHole3/conflict_i_1/O
                         net (fo=1, routed)           0.000    23.890    dropControl/failHole3/conflict_i_1_n_0
    SLICE_X55Y31         FDRE                                         r  dropControl/failHole3/conflict_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.659    15.081    dropControl/failHole3/CLK_IBUF_BUFG
    SLICE_X55Y31         FDRE                                         r  dropControl/failHole3/conflict_reg/C
                         clock pessimism              0.195    15.277    
                         clock uncertainty           -0.035    15.241    
    SLICE_X55Y31         FDRE (Setup_fdre_C_D)        0.029    15.270    dropControl/failHole3/conflict_reg
  -------------------------------------------------------------------
                         required time                         15.270    
                         arrival time                         -23.890    
  -------------------------------------------------------------------
                         slack                                 -8.620    

Slack (VIOLATED) :        -8.597ns  (required time - arrival time)
  Source:                 dropControl/failHole7/conflict_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dropControl/failHole2/conflict_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.493ns  (logic 9.899ns (53.528%)  route 8.594ns (46.472%))
  Logic Levels:           17  (CARRY4=7 DSP48E1=2 LUT2=2 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.085ns = ( 15.085 - 10.000 ) 
    Source Clock Delay      (SCD):    5.381ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.778     5.381    dropControl/failHole7/CLK_IBUF_BUFG
    SLICE_X52Y25         FDRE                                         r  dropControl/failHole7/conflict_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y25         FDRE (Prop_fdre_C_Q)         0.456     5.837 r  dropControl/failHole7/conflict_reg/Q
                         net (fo=21, routed)          0.726     6.562    dropControl/failHole4/FSM_sequential_game_state[3]_i_5[5]
    SLICE_X47Y24         LUT4 (Prop_lut4_I3_O)        0.124     6.686 r  dropControl/failHole4/address_fb12_i_38/O
                         net (fo=1, routed)           0.612     7.298    dropControl/failHole4/address_fb12_i_38_n_0
    SLICE_X49Y25         LUT5 (Prop_lut5_I3_O)        0.124     7.422 r  dropControl/failHole4/address_fb12_i_29__0/O
                         net (fo=17, routed)          0.710     8.132    dropControl/failHole4/address_fb12_i_29__0_n_0
    SLICE_X47Y25         LUT6 (Prop_lut6_I1_O)        0.124     8.256 r  dropControl/failHole4/address_fb12_i_25__0/O
                         net (fo=9, routed)           0.492     8.749    moveTheBall/address_fb12_2
    SLICE_X49Y27         LUT5 (Prop_lut5_I2_O)        0.124     8.873 r  moveTheBall/address_fb12_i_14__0/O
                         net (fo=9, routed)           0.853     9.725    dropControl/failHole2/A[3]
    SLICE_X56Y29         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.121 r  dropControl/failHole2/conflict3_carry/CO[3]
                         net (fo=1, routed)           0.000    10.121    dropControl/failHole2/conflict3_carry_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.238 r  dropControl/failHole2/conflict3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.238    dropControl/failHole2/conflict3_carry__0_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.477 r  dropControl/failHole2/conflict3_carry__1/O[2]
                         net (fo=58, routed)          1.544    12.021    dropControl/failHole2/conflict3_carry__1_n_5
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.213    16.234 r  dropControl/failHole2/conflict2__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.236    dropControl/failHole2/conflict2__0_n_106
    DSP48_X2Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    17.754 r  dropControl/failHole2/conflict2__1/P[3]
                         net (fo=2, routed)           1.544    19.299    dropControl/failHole2/conflict2__1_n_102
    SLICE_X59Y31         LUT2 (Prop_lut2_I0_O)        0.124    19.423 r  dropControl/failHole2/conflict2_carry__0_i_4__2/O
                         net (fo=1, routed)           0.000    19.423    dropControl/failHole2/conflict2_carry__0_i_4__2_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.955 r  dropControl/failHole2/conflict2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.955    dropControl/failHole2/conflict2_carry__0_n_0
    SLICE_X59Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.289 r  dropControl/failHole2/conflict2_carry__1/O[1]
                         net (fo=1, routed)           0.355    20.643    dropControl/failHole2/conflict2_carry__1_n_6
    SLICE_X58Y32         LUT2 (Prop_lut2_I1_O)        0.303    20.946 r  dropControl/failHole2/conflict1_carry__5_i_3__2/O
                         net (fo=1, routed)           0.000    20.946    dropControl/failHole2/conflict1_carry__5_i_3__2_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.479 r  dropControl/failHole2/conflict1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    21.479    dropControl/failHole2/conflict1_carry__5_n_0
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.698 f  dropControl/failHole2/conflict1_carry__6/O[0]
                         net (fo=1, routed)           1.231    22.929    dropControl/failHole2/conflict1_carry__6_n_7
    SLICE_X48Y28         LUT6 (Prop_lut6_I3_O)        0.295    23.224 r  dropControl/failHole2/conflict_i_3__1/O
                         net (fo=1, routed)           0.526    23.750    dropControl/failHole2/conflict_i_3__1_n_0
    SLICE_X49Y23         LUT5 (Prop_lut5_I1_O)        0.124    23.874 r  dropControl/failHole2/conflict_i_1/O
                         net (fo=1, routed)           0.000    23.874    dropControl/failHole2/conflict_i_1_n_0
    SLICE_X49Y23         FDRE                                         r  dropControl/failHole2/conflict_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.663    15.085    dropControl/failHole2/CLK_IBUF_BUFG
    SLICE_X49Y23         FDRE                                         r  dropControl/failHole2/conflict_reg/C
                         clock pessimism              0.195    15.281    
                         clock uncertainty           -0.035    15.245    
    SLICE_X49Y23         FDRE (Setup_fdre_C_D)        0.031    15.276    dropControl/failHole2/conflict_reg
  -------------------------------------------------------------------
                         required time                         15.276    
                         arrival time                         -23.874    
  -------------------------------------------------------------------
                         slack                                 -8.597    

Slack (VIOLATED) :        -8.542ns  (required time - arrival time)
  Source:                 dropControl/failHole7/conflict_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dropControl/failHole5/conflict_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.438ns  (logic 9.803ns (53.169%)  route 8.635ns (46.831%))
  Logic Levels:           16  (CARRY4=6 DSP48E1=2 LUT2=2 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.085ns = ( 15.085 - 10.000 ) 
    Source Clock Delay      (SCD):    5.381ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.778     5.381    dropControl/failHole7/CLK_IBUF_BUFG
    SLICE_X52Y25         FDRE                                         r  dropControl/failHole7/conflict_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y25         FDRE (Prop_fdre_C_Q)         0.456     5.837 r  dropControl/failHole7/conflict_reg/Q
                         net (fo=21, routed)          0.726     6.562    dropControl/failHole4/FSM_sequential_game_state[3]_i_5[5]
    SLICE_X47Y24         LUT4 (Prop_lut4_I3_O)        0.124     6.686 r  dropControl/failHole4/address_fb12_i_38/O
                         net (fo=1, routed)           0.612     7.298    dropControl/failHole4/address_fb12_i_38_n_0
    SLICE_X49Y25         LUT5 (Prop_lut5_I3_O)        0.124     7.422 r  dropControl/failHole4/address_fb12_i_29__0/O
                         net (fo=17, routed)          0.710     8.132    dropControl/failHole4/address_fb12_i_29__0_n_0
    SLICE_X47Y25         LUT6 (Prop_lut6_I1_O)        0.124     8.256 r  dropControl/failHole4/address_fb12_i_25__0/O
                         net (fo=9, routed)           0.492     8.749    moveTheBall/address_fb12_2
    SLICE_X49Y27         LUT5 (Prop_lut5_I2_O)        0.124     8.873 r  moveTheBall/address_fb12_i_14__0/O
                         net (fo=9, routed)           1.001     9.874    dropControl/failHole5/A[3]
    SLICE_X33Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.259 r  dropControl/failHole5/conflict3_carry/CO[3]
                         net (fo=1, routed)           0.000    10.259    dropControl/failHole5/conflict3_carry_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.373 r  dropControl/failHole5/conflict3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.373    dropControl/failHole5/conflict3_carry__0_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.612 r  dropControl/failHole5/conflict3_carry__1/O[2]
                         net (fo=58, routed)          1.406    12.019    dropControl/failHole5/conflict3_carry__1_n_5
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.214    16.233 r  dropControl/failHole5/conflict2__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.235    dropControl/failHole5/conflict2__0_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    17.753 r  dropControl/failHole5/conflict2__1/P[0]
                         net (fo=2, routed)           1.109    18.861    dropControl/failHole5/conflict2__1_n_105
    SLICE_X19Y16         LUT2 (Prop_lut2_I0_O)        0.124    18.985 r  dropControl/failHole5/conflict2_carry_i_3__5/O
                         net (fo=1, routed)           0.000    18.985    dropControl/failHole5/conflict2_carry_i_3__5_n_0
    SLICE_X19Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.535 r  dropControl/failHole5/conflict2_carry/CO[3]
                         net (fo=1, routed)           0.000    19.535    dropControl/failHole5/conflict2_carry_n_0
    SLICE_X19Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.869 r  dropControl/failHole5/conflict2_carry__0/O[1]
                         net (fo=1, routed)           0.952    20.821    dropControl/failHole5/conflict2_carry__0_n_6
    SLICE_X41Y18         LUT2 (Prop_lut2_I1_O)        0.303    21.124 r  dropControl/failHole5/conflict1_carry__4_i_3__5/O
                         net (fo=1, routed)           0.000    21.124    dropControl/failHole5/conflict1_carry__4_i_3__5_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    21.764 f  dropControl/failHole5/conflict1_carry__4/O[3]
                         net (fo=1, routed)           1.062    22.825    dropControl/failHole5/conflict1_carry__4_n_4
    SLICE_X43Y25         LUT6 (Prop_lut6_I0_O)        0.306    23.131 r  dropControl/failHole5/conflict_i_2__4/O
                         net (fo=1, routed)           0.563    23.694    dropControl/failHole5/conflict_i_2__4_n_0
    SLICE_X45Y25         LUT5 (Prop_lut5_I0_O)        0.124    23.818 r  dropControl/failHole5/conflict_i_1/O
                         net (fo=1, routed)           0.000    23.818    dropControl/failHole5/conflict_i_1_n_0
    SLICE_X45Y25         FDRE                                         r  dropControl/failHole5/conflict_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.663    15.085    dropControl/failHole5/CLK_IBUF_BUFG
    SLICE_X45Y25         FDRE                                         r  dropControl/failHole5/conflict_reg/C
                         clock pessimism              0.195    15.281    
                         clock uncertainty           -0.035    15.245    
    SLICE_X45Y25         FDRE (Setup_fdre_C_D)        0.031    15.276    dropControl/failHole5/conflict_reg
  -------------------------------------------------------------------
                         required time                         15.276    
                         arrival time                         -23.818    
  -------------------------------------------------------------------
                         slack                                 -8.542    

Slack (VIOLATED) :        -8.537ns  (required time - arrival time)
  Source:                 dropControl/failHole7/conflict_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dropControl/failHole4/conflict_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.432ns  (logic 9.889ns (53.650%)  route 8.543ns (46.350%))
  Logic Levels:           17  (CARRY4=7 DSP48E1=2 LUT2=2 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.085ns = ( 15.085 - 10.000 ) 
    Source Clock Delay      (SCD):    5.381ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.778     5.381    dropControl/failHole7/CLK_IBUF_BUFG
    SLICE_X52Y25         FDRE                                         r  dropControl/failHole7/conflict_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y25         FDRE (Prop_fdre_C_Q)         0.456     5.837 r  dropControl/failHole7/conflict_reg/Q
                         net (fo=21, routed)          0.726     6.562    dropControl/failHole4/FSM_sequential_game_state[3]_i_5[5]
    SLICE_X47Y24         LUT4 (Prop_lut4_I3_O)        0.124     6.686 r  dropControl/failHole4/address_fb12_i_38/O
                         net (fo=1, routed)           0.612     7.298    dropControl/failHole4/address_fb12_i_38_n_0
    SLICE_X49Y25         LUT5 (Prop_lut5_I3_O)        0.124     7.422 r  dropControl/failHole4/address_fb12_i_29__0/O
                         net (fo=17, routed)          0.872     8.295    dropControl/failHole4/address_fb12_i_29__0_n_0
    SLICE_X51Y23         LUT6 (Prop_lut6_I1_O)        0.124     8.419 r  dropControl/failHole4/address_fb1_reg_i_22__1/O
                         net (fo=9, routed)           0.216     8.635    moveTheBall/address_fb1_reg_6
    SLICE_X51Y23         LUT5 (Prop_lut5_I4_O)        0.124     8.759 r  moveTheBall/address_fb1_reg_i_13__1/O
                         net (fo=9, routed)           0.980     9.738    dropControl/failHole4/conflict2__4_0[4]
    SLICE_X56Y14         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.288 r  dropControl/failHole4/conflict3__27_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.288    dropControl/failHole4/conflict3__27_carry__0_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.611 r  dropControl/failHole4/conflict3__27_carry__1/O[1]
                         net (fo=4, routed)           1.048    11.659    dropControl/failHole4/conflict3__27_carry__1_n_6
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218    15.877 r  dropControl/failHole4/conflict2__3/PCOUT[47]
                         net (fo=1, routed)           0.002    15.879    dropControl/failHole4/conflict2__3_n_106
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    17.397 r  dropControl/failHole4/conflict2__4/P[2]
                         net (fo=2, routed)           1.189    18.586    dropControl/failHole4/conflict2__4_n_103
    SLICE_X58Y10         LUT2 (Prop_lut2_I0_O)        0.124    18.710 r  dropControl/failHole4/conflict2__44_carry_i_1__3/O
                         net (fo=1, routed)           0.000    18.710    dropControl/failHole4/conflict2__44_carry_i_1__3_n_0
    SLICE_X58Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.086 r  dropControl/failHole4/conflict2__44_carry/CO[3]
                         net (fo=1, routed)           0.000    19.086    dropControl/failHole4/conflict2__44_carry_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.203 r  dropControl/failHole4/conflict2__44_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.203    dropControl/failHole4/conflict2__44_carry__0_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.422 r  dropControl/failHole4/conflict2__44_carry__1/O[0]
                         net (fo=2, routed)           1.289    20.711    dropControl/failHole4/conflict2__44_carry__1_n_7
    SLICE_X57Y28         LUT2 (Prop_lut2_I0_O)        0.295    21.006 r  dropControl/failHole4/conflict1_carry__5_i_4__4/O
                         net (fo=1, routed)           0.000    21.006    dropControl/failHole4/conflict1_carry__5_i_4__4_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.538 r  dropControl/failHole4/conflict1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    21.538    dropControl/failHole4/conflict1_carry__5_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.777 f  dropControl/failHole4/conflict1_carry__6/O[2]
                         net (fo=1, routed)           0.985    22.762    dropControl/failHole4/conflict1_carry__6_n_5
    SLICE_X52Y27         LUT6 (Prop_lut6_I1_O)        0.302    23.064 r  dropControl/failHole4/conflict_i_3__3/O
                         net (fo=1, routed)           0.626    23.689    dropControl/failHole4/conflict_i_3__3_n_0
    SLICE_X45Y25         LUT5 (Prop_lut5_I1_O)        0.124    23.813 r  dropControl/failHole4/conflict_i_1/O
                         net (fo=1, routed)           0.000    23.813    dropControl/failHole4/conflict_i_1_n_0
    SLICE_X45Y25         FDRE                                         r  dropControl/failHole4/conflict_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.663    15.085    dropControl/failHole4/CLK_IBUF_BUFG
    SLICE_X45Y25         FDRE                                         r  dropControl/failHole4/conflict_reg/C
                         clock pessimism              0.195    15.281    
                         clock uncertainty           -0.035    15.245    
    SLICE_X45Y25         FDRE (Setup_fdre_C_D)        0.031    15.276    dropControl/failHole4/conflict_reg
  -------------------------------------------------------------------
                         required time                         15.276    
                         arrival time                         -23.813    
  -------------------------------------------------------------------
                         slack                                 -8.537    

Slack (VIOLATED) :        -8.348ns  (required time - arrival time)
  Source:                 dropControl/failHole7/conflict_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dropControl/failHole6/conflict_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.245ns  (logic 10.165ns (55.715%)  route 8.080ns (44.285%))
  Logic Levels:           17  (CARRY4=7 DSP48E1=2 LUT2=2 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.085ns = ( 15.085 - 10.000 ) 
    Source Clock Delay      (SCD):    5.381ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.778     5.381    dropControl/failHole7/CLK_IBUF_BUFG
    SLICE_X52Y25         FDRE                                         r  dropControl/failHole7/conflict_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y25         FDRE (Prop_fdre_C_Q)         0.456     5.837 r  dropControl/failHole7/conflict_reg/Q
                         net (fo=21, routed)          0.726     6.562    dropControl/failHole4/FSM_sequential_game_state[3]_i_5[5]
    SLICE_X47Y24         LUT4 (Prop_lut4_I3_O)        0.124     6.686 r  dropControl/failHole4/address_fb12_i_38/O
                         net (fo=1, routed)           0.612     7.298    dropControl/failHole4/address_fb12_i_38_n_0
    SLICE_X49Y25         LUT5 (Prop_lut5_I3_O)        0.124     7.422 r  dropControl/failHole4/address_fb12_i_29__0/O
                         net (fo=17, routed)          0.872     8.295    dropControl/failHole4/address_fb12_i_29__0_n_0
    SLICE_X51Y23         LUT6 (Prop_lut6_I1_O)        0.124     8.419 r  dropControl/failHole4/address_fb1_reg_i_22__1/O
                         net (fo=9, routed)           0.216     8.635    moveTheBall/address_fb1_reg_6
    SLICE_X51Y23         LUT5 (Prop_lut5_I4_O)        0.124     8.759 r  moveTheBall/address_fb1_reg_i_13__1/O
                         net (fo=9, routed)           0.890     9.649    dropControl/failHole6/conflict2__4_0[4]
    SLICE_X57Y17         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.175 r  dropControl/failHole6/conflict3__27_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.175    dropControl/failHole6/conflict3__27_carry__0_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.509 r  dropControl/failHole6/conflict3__27_carry__1/O[1]
                         net (fo=4, routed)           0.959    11.468    dropControl/failHole6/conflict3__27_carry__1_n_6
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.215    15.683 r  dropControl/failHole6/conflict2__3/PCOUT[47]
                         net (fo=1, routed)           0.002    15.685    dropControl/failHole6/conflict2__3_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    17.203 r  dropControl/failHole6/conflict2__4/P[0]
                         net (fo=2, routed)           0.952    18.155    dropControl/failHole6/conflict2__4_n_105
    SLICE_X51Y15         LUT2 (Prop_lut2_I0_O)        0.124    18.279 r  dropControl/failHole6/conflict2__44_carry_i_3__5/O
                         net (fo=1, routed)           0.000    18.279    dropControl/failHole6/conflict2__44_carry_i_3__5_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.829 r  dropControl/failHole6/conflict2__44_carry/CO[3]
                         net (fo=1, routed)           0.000    18.829    dropControl/failHole6/conflict2__44_carry_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.943 r  dropControl/failHole6/conflict2__44_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.943    dropControl/failHole6/conflict2__44_carry__0_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.277 r  dropControl/failHole6/conflict2__44_carry__1/O[1]
                         net (fo=2, routed)           1.168    20.445    dropControl/failHole6/conflict2__44_carry__1_n_6
    SLICE_X29Y27         LUT2 (Prop_lut2_I0_O)        0.303    20.748 r  dropControl/failHole6/conflict1_carry__5_i_3__6/O
                         net (fo=1, routed)           0.000    20.748    dropControl/failHole6/conflict1_carry__5_i_3__6_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.298 r  dropControl/failHole6/conflict1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    21.298    dropControl/failHole6/conflict1_carry__5_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.520 f  dropControl/failHole6/conflict1_carry__6/O[0]
                         net (fo=1, routed)           1.144    22.664    dropControl/failHole6/conflict1_carry__6_n_7
    SLICE_X39Y25         LUT6 (Prop_lut6_I3_O)        0.299    22.963 r  dropControl/failHole6/conflict_i_3__5/O
                         net (fo=1, routed)           0.538    23.501    dropControl/failHole6/conflict_i_3__5_n_0
    SLICE_X45Y25         LUT5 (Prop_lut5_I1_O)        0.124    23.625 r  dropControl/failHole6/conflict_i_1/O
                         net (fo=1, routed)           0.000    23.625    dropControl/failHole6/conflict_i_1_n_0
    SLICE_X45Y25         FDRE                                         r  dropControl/failHole6/conflict_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.663    15.085    dropControl/failHole6/CLK_IBUF_BUFG
    SLICE_X45Y25         FDRE                                         r  dropControl/failHole6/conflict_reg/C
                         clock pessimism              0.195    15.281    
                         clock uncertainty           -0.035    15.245    
    SLICE_X45Y25         FDRE (Setup_fdre_C_D)        0.032    15.277    dropControl/failHole6/conflict_reg
  -------------------------------------------------------------------
                         required time                         15.277    
                         arrival time                         -23.625    
  -------------------------------------------------------------------
                         slack                                 -8.348    

Slack (VIOLATED) :        -8.310ns  (required time - arrival time)
  Source:                 dropControl/failHole7/conflict_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dropControl/winHole/conflict_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.217ns  (logic 9.741ns (53.473%)  route 8.476ns (46.527%))
  Logic Levels:           15  (CARRY4=5 DSP48E1=2 LUT2=2 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.098ns = ( 15.098 - 10.000 ) 
    Source Clock Delay      (SCD):    5.381ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.778     5.381    dropControl/failHole7/CLK_IBUF_BUFG
    SLICE_X52Y25         FDRE                                         r  dropControl/failHole7/conflict_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y25         FDRE (Prop_fdre_C_Q)         0.456     5.837 r  dropControl/failHole7/conflict_reg/Q
                         net (fo=21, routed)          0.726     6.562    dropControl/failHole4/FSM_sequential_game_state[3]_i_5[5]
    SLICE_X47Y24         LUT4 (Prop_lut4_I3_O)        0.124     6.686 r  dropControl/failHole4/address_fb12_i_38/O
                         net (fo=1, routed)           0.612     7.298    dropControl/failHole4/address_fb12_i_38_n_0
    SLICE_X49Y25         LUT5 (Prop_lut5_I3_O)        0.124     7.422 r  dropControl/failHole4/address_fb12_i_29__0/O
                         net (fo=17, routed)          0.702     8.125    dropControl/failHole4/address_fb12_i_29__0_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I1_O)        0.124     8.249 r  dropControl/failHole4/address_fb1_reg_i_18__1/O
                         net (fo=9, routed)           0.544     8.792    moveTheBall/address_fb1_reg_0
    SLICE_X56Y23         LUT5 (Prop_lut5_I2_O)        0.124     8.916 r  moveTheBall/address_fb1_reg_i_9__1/O
                         net (fo=9, routed)           1.302    10.218    dropControl/winHole/conflict2__4_0[8]
    SLICE_X29Y17         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    10.774 r  dropControl/winHole/conflict3__27_carry__1/O[2]
                         net (fo=58, routed)          1.271    12.045    dropControl/winHole/conflict3[31]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.214    16.259 r  dropControl/winHole/conflict2__3/PCOUT[47]
                         net (fo=1, routed)           0.002    16.261    dropControl/winHole/conflict2__3_n_106
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    17.779 r  dropControl/winHole/conflict2__4/P[0]
                         net (fo=2, routed)           0.826    18.606    dropControl/winHole/conflict2__4_n_105
    SLICE_X12Y9          LUT2 (Prop_lut2_I0_O)        0.124    18.730 r  dropControl/winHole/conflict2__44_carry_i_3/O
                         net (fo=1, routed)           0.000    18.730    dropControl/winHole/conflict2__44_carry_i_3_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.263 r  dropControl/winHole/conflict2__44_carry/CO[3]
                         net (fo=1, routed)           0.000    19.263    dropControl/winHole/conflict2__44_carry_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.586 r  dropControl/winHole/conflict2__44_carry__0/O[1]
                         net (fo=2, routed)           0.777    20.362    dropControl/winHole/conflict2__44_carry__0_n_6
    SLICE_X16Y16         LUT2 (Prop_lut2_I0_O)        0.306    20.668 r  dropControl/winHole/conflict1_carry__4_i_3__0/O
                         net (fo=1, routed)           0.000    20.668    dropControl/winHole/conflict1_carry__4_i_3__0_n_0
    SLICE_X16Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.218 r  dropControl/winHole/conflict1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    21.218    dropControl/winHole/conflict1_carry__4_n_0
    SLICE_X16Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.457 f  dropControl/winHole/conflict1_carry__5/O[2]
                         net (fo=1, routed)           0.951    22.409    dropControl/winHole/conflict1_carry__5_n_5
    SLICE_X17Y18         LUT6 (Prop_lut6_I2_O)        0.302    22.711 r  dropControl/winHole/conflict_i_5__0/O
                         net (fo=1, routed)           0.763    23.473    dropControl/winHole/conflict_i_5__0_n_0
    SLICE_X29Y19         LUT5 (Prop_lut5_I1_O)        0.124    23.597 r  dropControl/winHole/conflict_i_2/O
                         net (fo=1, routed)           0.000    23.597    dropControl/winHole/conflict_i_2_n_0
    SLICE_X29Y19         FDRE                                         r  dropControl/winHole/conflict_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.676    15.098    dropControl/winHole/CLK_IBUF_BUFG
    SLICE_X29Y19         FDRE                                         r  dropControl/winHole/conflict_reg/C
                         clock pessimism              0.195    15.294    
                         clock uncertainty           -0.035    15.258    
    SLICE_X29Y19         FDRE (Setup_fdre_C_D)        0.029    15.287    dropControl/winHole/conflict_reg
  -------------------------------------------------------------------
                         required time                         15.287    
                         arrival time                         -23.597    
  -------------------------------------------------------------------
                         slack                                 -8.310    

Slack (VIOLATED) :        -7.610ns  (required time - arrival time)
  Source:                 dropControl/failHole4/conflict_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dropControl/failHole7/conflict_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.481ns  (logic 9.659ns (55.254%)  route 7.822ns (44.746%))
  Logic Levels:           15  (CARRY4=5 DSP48E1=2 LUT2=2 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.074ns = ( 15.074 - 10.000 ) 
    Source Clock Delay      (SCD):    5.393ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.790     5.393    dropControl/failHole4/CLK_IBUF_BUFG
    SLICE_X45Y25         FDRE                                         r  dropControl/failHole4/conflict_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y25         FDRE (Prop_fdre_C_Q)         0.456     5.849 r  dropControl/failHole4/conflict_reg/Q
                         net (fo=21, routed)          0.775     6.623    dropControl/failHole4/sel0[3]
    SLICE_X47Y24         LUT4 (Prop_lut4_I0_O)        0.124     6.747 r  dropControl/failHole4/address_fb12_i_38/O
                         net (fo=1, routed)           0.612     7.359    dropControl/failHole4/address_fb12_i_38_n_0
    SLICE_X49Y25         LUT5 (Prop_lut5_I3_O)        0.124     7.483 r  dropControl/failHole4/address_fb12_i_29__0/O
                         net (fo=17, routed)          0.596     8.080    dropControl/failHole4/address_fb12_i_29__0_n_0
    SLICE_X48Y23         LUT6 (Prop_lut6_I1_O)        0.124     8.204 r  dropControl/failHole4/address_fb1_reg_i_21__1/O
                         net (fo=9, routed)           0.534     8.737    moveTheBall/address_fb1_reg_7
    SLICE_X50Y19         LUT5 (Prop_lut5_I2_O)        0.124     8.861 r  moveTheBall/address_fb1_reg_i_12__1/O
                         net (fo=9, routed)           0.861     9.722    dropControl/failHole7/conflict2__4_0[5]
    SLICE_X53Y23         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.229 r  dropControl/failHole7/conflict3__27_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.229    dropControl/failHole7/conflict3__27_carry__0_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.468 r  dropControl/failHole7/conflict3__27_carry__1/O[2]
                         net (fo=58, routed)          1.146    11.614    dropControl/failHole7/conflict3__27_carry__1_n_5
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.214    15.828 r  dropControl/failHole7/conflict2__3/PCOUT[47]
                         net (fo=1, routed)           0.002    15.830    dropControl/failHole7/conflict2__3_n_106
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    17.348 r  dropControl/failHole7/conflict2__4/P[1]
                         net (fo=2, routed)           0.766    18.114    dropControl/failHole7/conflict2__4_n_104
    SLICE_X57Y35         LUT2 (Prop_lut2_I0_O)        0.124    18.238 r  dropControl/failHole7/conflict2__44_carry_i_2__6/O
                         net (fo=1, routed)           0.000    18.238    dropControl/failHole7/conflict2__44_carry_i_2__6_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    18.636 r  dropControl/failHole7/conflict2__44_carry/CO[3]
                         net (fo=1, routed)           0.000    18.636    dropControl/failHole7/conflict2__44_carry_n_0
    SLICE_X57Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.970 r  dropControl/failHole7/conflict2__44_carry__0/O[1]
                         net (fo=2, routed)           1.150    20.121    dropControl/failHole7/conflict2__44_carry__0_n_6
    SLICE_X55Y26         LUT2 (Prop_lut2_I0_O)        0.303    20.424 r  dropControl/failHole7/conflict1_carry__4_i_3__7/O
                         net (fo=1, routed)           0.000    20.424    dropControl/failHole7/conflict1_carry__4_i_3__7_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    21.064 f  dropControl/failHole7/conflict1_carry__4/O[3]
                         net (fo=1, routed)           0.936    22.000    dropControl/failHole7/conflict1_carry__4_n_4
    SLICE_X52Y25         LUT6 (Prop_lut6_I0_O)        0.306    22.306 r  dropControl/failHole7/conflict_i_2__6/O
                         net (fo=1, routed)           0.444    22.750    dropControl/failHole7/conflict_i_2__6_n_0
    SLICE_X52Y25         LUT5 (Prop_lut5_I0_O)        0.124    22.874 r  dropControl/failHole7/conflict_i_1/O
                         net (fo=1, routed)           0.000    22.874    dropControl/failHole7/conflict_i_1_n_0
    SLICE_X52Y25         FDRE                                         r  dropControl/failHole7/conflict_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.652    15.074    dropControl/failHole7/CLK_IBUF_BUFG
    SLICE_X52Y25         FDRE                                         r  dropControl/failHole7/conflict_reg/C
                         clock pessimism              0.195    15.270    
                         clock uncertainty           -0.035    15.234    
    SLICE_X52Y25         FDRE (Setup_fdre_C_D)        0.029    15.263    dropControl/failHole7/conflict_reg
  -------------------------------------------------------------------
                         required time                         15.263    
                         arrival time                         -22.874    
  -------------------------------------------------------------------
                         slack                                 -7.610    

Slack (VIOLATED) :        -4.907ns  (required time - arrival time)
  Source:                 getAllPos/y_deciding_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            getAllPos/genDecide/conflict_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.729ns  (logic 9.378ns (63.669%)  route 5.351ns (36.331%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=2 LUT2=3 LUT6=2)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.811     5.413    getAllPos/CLK_IBUF_BUFG
    DSP48_X2Y22          DSP48E1                                      r  getAllPos/y_deciding_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      0.434     5.847 r  getAllPos/y_deciding_reg/P[18]
                         net (fo=11, routed)          1.240     7.088    getAllPos/genDecide/D[11]
    SLICE_X77Y54         LUT2 (Prop_lut2_I0_O)        0.124     7.212 r  getAllPos/genDecide/conflict3_carry_i_2/O
                         net (fo=1, routed)           0.000     7.212    getAllPos/genDecide/conflict3_carry_i_2_n_0
    SLICE_X77Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.610 r  getAllPos/genDecide/conflict3_carry/CO[3]
                         net (fo=1, routed)           0.000     7.610    getAllPos/genDecide/conflict3_carry_n_0
    SLICE_X77Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.724 r  getAllPos/genDecide/conflict3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.724    getAllPos/genDecide/conflict3_carry__0_n_0
    SLICE_X77Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.946 r  getAllPos/genDecide/conflict3_carry__1/O[0]
                         net (fo=66, routed)          0.840     8.786    getAllPos/genDecide/conflict3_carry__1_n_7
    DSP48_X2Y23          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.211    12.997 r  getAllPos/genDecide/conflict2__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.999    getAllPos/genDecide/conflict2__0_n_106
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.517 r  getAllPos/genDecide/conflict2__1/P[0]
                         net (fo=2, routed)           0.766    15.283    getAllPos/genDecide/conflict2__1_n_105
    SLICE_X78Y60         LUT2 (Prop_lut2_I0_O)        0.124    15.407 r  getAllPos/genDecide/conflict2_carry_i_3/O
                         net (fo=1, routed)           0.000    15.407    getAllPos/genDecide/conflict2_carry_i_3_n_0
    SLICE_X78Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.940 r  getAllPos/genDecide/conflict2_carry/CO[3]
                         net (fo=1, routed)           0.000    15.940    getAllPos/genDecide/conflict2_carry_n_0
    SLICE_X78Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.057 r  getAllPos/genDecide/conflict2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.057    getAllPos/genDecide/conflict2_carry__0_n_0
    SLICE_X78Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.296 r  getAllPos/genDecide/conflict2_carry__1/O[2]
                         net (fo=1, routed)           1.241    17.538    getAllPos/genDecide/conflict2_carry__1_n_5
    SLICE_X67Y63         LUT2 (Prop_lut2_I1_O)        0.301    17.839 r  getAllPos/genDecide/conflict1_carry__5_i_2/O
                         net (fo=1, routed)           0.000    17.839    getAllPos/genDecide/conflict1_carry__5_i_2_n_0
    SLICE_X67Y63         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    18.237 r  getAllPos/genDecide/conflict1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    18.237    getAllPos/genDecide/conflict1_carry__5_n_0
    SLICE_X67Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.459 f  getAllPos/genDecide/conflict1_carry__6/O[0]
                         net (fo=1, routed)           0.975    19.433    getAllPos/genDecide/conflict1_carry__6_n_7
    SLICE_X66Y62         LUT6 (Prop_lut6_I0_O)        0.299    19.732 r  getAllPos/genDecide/conflict_i_3/O
                         net (fo=1, routed)           0.286    20.019    getAllPos/genDecide/conflict_i_3_n_0
    SLICE_X66Y62         LUT6 (Prop_lut6_I2_O)        0.124    20.143 r  getAllPos/genDecide/conflict_i_1/O
                         net (fo=1, routed)           0.000    20.143    getAllPos/genDecide/conflict_i_1_n_0
    SLICE_X66Y62         FDRE                                         r  getAllPos/genDecide/conflict_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.508    14.931    getAllPos/genDecide/CLK_IBUF_BUFG
    SLICE_X66Y62         FDRE                                         r  getAllPos/genDecide/conflict_reg/C
                         clock pessimism              0.259    15.190    
                         clock uncertainty           -0.035    15.154    
    SLICE_X66Y62         FDRE (Setup_fdre_C_D)        0.081    15.235    getAllPos/genDecide/conflict_reg
  -------------------------------------------------------------------
                         required time                         15.235    
                         arrival time                         -20.143    
  -------------------------------------------------------------------
                         slack                                 -4.907    

Slack (VIOLATED) :        -3.026ns  (required time - arrival time)
  Source:                 dropControl/failHole4/conflict_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            drawScreen/drawLayers/drawBall/address_fb1_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.419ns  (logic 6.348ns (55.591%)  route 5.071ns (44.409%))
  Logic Levels:           5  (DSP48E1=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.393ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.790     5.393    dropControl/failHole4/CLK_IBUF_BUFG
    SLICE_X45Y25         FDRE                                         r  dropControl/failHole4/conflict_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y25         FDRE (Prop_fdre_C_Q)         0.456     5.849 r  dropControl/failHole4/conflict_reg/Q
                         net (fo=21, routed)          0.775     6.623    dropControl/failHole4/sel0[3]
    SLICE_X47Y24         LUT4 (Prop_lut4_I0_O)        0.124     6.747 r  dropControl/failHole4/address_fb12_i_38/O
                         net (fo=1, routed)           0.612     7.359    dropControl/failHole4/address_fb12_i_38_n_0
    SLICE_X49Y25         LUT5 (Prop_lut5_I3_O)        0.124     7.483 r  dropControl/failHole4/address_fb12_i_29__0/O
                         net (fo=17, routed)          0.685     8.169    dropControl/failHole4/address_fb12_i_29__0_n_0
    SLICE_X45Y26         LUT6 (Prop_lut6_I1_O)        0.124     8.293 r  dropControl/failHole4/address_fb12_i_27__0/O
                         net (fo=9, routed)           0.351     8.644    moveTheBall/address_fb12_0
    SLICE_X45Y27         LUT5 (Prop_lut5_I2_O)        0.124     8.768 r  moveTheBall/address_fb12_i_16__0/O
                         net (fo=9, routed)           2.646    11.414    drawScreen/drawLayers/drawBall/A[1]
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[0])
                                                      5.396    16.810 r  drawScreen/drawLayers/drawBall/address_fb12/PCOUT[0]
                         net (fo=1, routed)           0.002    16.812    drawScreen/drawLayers/drawBall/address_fb12_n_153
    DSP48_X0Y25          DSP48E1                                      r  drawScreen/drawLayers/drawBall/address_fb1_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.612    15.034    drawScreen/drawLayers/drawBall/CLK_IBUF_BUFG
    DSP48_X0Y25          DSP48E1                                      r  drawScreen/drawLayers/drawBall/address_fb1_reg/CLK
                         clock pessimism              0.187    15.221    
                         clock uncertainty           -0.035    15.186    
    DSP48_X0Y25          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400    13.786    drawScreen/drawLayers/drawBall/address_fb1_reg
  -------------------------------------------------------------------
                         required time                         13.786    
                         arrival time                         -16.812    
  -------------------------------------------------------------------
                         slack                                 -3.026    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 getAccel/accel_x_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            moveTheBall/vx/velocity_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.249ns (51.109%)  route 0.238ns (48.891%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.567     1.486    getAccel/CLK_IBUF_BUFG
    SLICE_X48Y51         FDRE                                         r  getAccel/accel_x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y51         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  getAccel/accel_x_reg[7]/Q
                         net (fo=2, routed)           0.238     1.866    getAccel/accel_x[7]
    SLICE_X49Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.911 r  getAccel/velocity[0]_i_6/O
                         net (fo=1, routed)           0.000     1.911    getAccel/velocity[0]_i_6_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.974 r  getAccel/velocity_reg[0]_i_3/O[3]
                         net (fo=1, routed)           0.000     1.974    moveTheBall/vx/O[3]
    SLICE_X49Y46         FDRE                                         r  moveTheBall/vx/velocity_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.907     2.072    moveTheBall/vx/CLK_IBUF_BUFG
    SLICE_X49Y46         FDRE                                         r  moveTheBall/vx/velocity_reg[3]/C
                         clock pessimism             -0.250     1.821    
    SLICE_X49Y46         FDRE (Hold_fdre_C_D)         0.105     1.926    moveTheBall/vx/velocity_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 getAccel/getXY/U0/ACCEL_X_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            getAccel/accel_y_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.164ns (42.362%)  route 0.223ns (57.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.566     1.485    getAccel/getXY/U0/SYSCLK
    SLICE_X50Y51         FDRE                                         r  getAccel/getXY/U0/ACCEL_X_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y51         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  getAccel/getXY/U0/ACCEL_X_reg[8]/Q
                         net (fo=1, routed)           0.223     1.872    getAccel/accel_y_wire[8]
    SLICE_X55Y50         FDRE                                         r  getAccel/accel_y_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.835     2.000    getAccel/CLK_IBUF_BUFG
    SLICE_X55Y50         FDRE                                         r  getAccel/accel_y_reg[8]/C
                         clock pessimism             -0.250     1.749    
    SLICE_X55Y50         FDRE (Hold_fdre_C_D)         0.070     1.819    getAccel/accel_y_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 getAccel/accel_x_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            moveTheBall/vx/velocity_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.287ns (57.359%)  route 0.213ns (42.641%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.567     1.486    getAccel/CLK_IBUF_BUFG
    SLICE_X48Y51         FDRE                                         r  getAccel/accel_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y51         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  getAccel/accel_x_reg[5]/Q
                         net (fo=2, routed)           0.213     1.841    getAccel/accel_x[5]
    SLICE_X49Y46         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     1.987 r  getAccel/velocity_reg[0]_i_3/O[2]
                         net (fo=1, routed)           0.000     1.987    moveTheBall/vx/O[2]
    SLICE_X49Y46         FDRE                                         r  moveTheBall/vx/velocity_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.907     2.072    moveTheBall/vx/CLK_IBUF_BUFG
    SLICE_X49Y46         FDRE                                         r  moveTheBall/vx/velocity_reg[2]/C
                         clock pessimism             -0.250     1.821    
    SLICE_X49Y46         FDRE (Hold_fdre_C_D)         0.105     1.926    moveTheBall/vx/velocity_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 getAccel/accel_x_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            moveTheBall/vx/velocity_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.287ns (57.112%)  route 0.216ns (42.888%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.567     1.486    getAccel/CLK_IBUF_BUFG
    SLICE_X48Y52         FDRE                                         r  getAccel/accel_x_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y52         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  getAccel/accel_x_reg[9]/Q
                         net (fo=2, routed)           0.216     1.843    getAccel/accel_x[9]
    SLICE_X49Y47         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     1.989 r  getAccel/velocity_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.989    moveTheBall/vx/velocity_reg[7]_1[2]
    SLICE_X49Y47         FDRE                                         r  moveTheBall/vx/velocity_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.908     2.073    moveTheBall/vx/CLK_IBUF_BUFG
    SLICE_X49Y47         FDRE                                         r  moveTheBall/vx/velocity_reg[6]/C
                         clock pessimism             -0.250     1.822    
    SLICE_X49Y47         FDRE (Hold_fdre_C_D)         0.105     1.927    moveTheBall/vx/velocity_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.927    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 drawScreen/drawLayers/drawBackground/pix_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            drawScreen/drawLayers/drawBackground/address_s_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.348%)  route 0.247ns (63.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.554     1.473    drawScreen/drawLayers/drawBackground/CLK_IBUF_BUFG
    SLICE_X53Y71         FDRE                                         r  drawScreen/drawLayers/drawBackground/pix_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  drawScreen/drawLayers/drawBackground/pix_y_reg[4]/Q
                         net (fo=6, routed)           0.247     1.861    drawScreen/drawLayers/drawBackground/pix_y_reg[4]
    SLICE_X46Y71         FDRE                                         r  drawScreen/drawLayers/drawBackground/address_s_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.825     1.990    drawScreen/drawLayers/drawBackground/CLK_IBUF_BUFG
    SLICE_X46Y71         FDRE                                         r  drawScreen/drawLayers/drawBackground/address_s_reg[10]/C
                         clock pessimism             -0.250     1.739    
    SLICE_X46Y71         FDRE (Hold_fdre_C_D)         0.059     1.798    drawScreen/drawLayers/drawBackground/address_s_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 drawScreen/drawLayers/drawBackground/pix_x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            drawScreen/drawLayers/drawBackground/address_s_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.955%)  route 0.251ns (64.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.554     1.473    drawScreen/drawLayers/drawBackground/CLK_IBUF_BUFG
    SLICE_X55Y72         FDRE                                         r  drawScreen/drawLayers/drawBackground/pix_x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y72         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  drawScreen/drawLayers/drawBackground/pix_x_reg[3]/Q
                         net (fo=5, routed)           0.251     1.865    drawScreen/drawLayers/drawBackground/pix_x_reg[3]
    SLICE_X49Y73         FDRE                                         r  drawScreen/drawLayers/drawBackground/address_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.822     1.987    drawScreen/drawLayers/drawBackground/CLK_IBUF_BUFG
    SLICE_X49Y73         FDRE                                         r  drawScreen/drawLayers/drawBackground/address_s_reg[3]/C
                         clock pessimism             -0.250     1.736    
    SLICE_X49Y73         FDRE (Hold_fdre_C_D)         0.066     1.802    drawScreen/drawLayers/drawBackground/address_s_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 getAccel/accel_x_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            moveTheBall/vx/velocity_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.308ns (59.208%)  route 0.212ns (40.792%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.567     1.486    getAccel/CLK_IBUF_BUFG
    SLICE_X48Y51         FDRE                                         r  getAccel/accel_x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y51         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  getAccel/accel_x_reg[7]/Q
                         net (fo=2, routed)           0.212     1.840    getAccel/accel_x[7]
    SLICE_X49Y46         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     1.953 r  getAccel/velocity_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.953    getAccel/velocity_reg[0]_i_3_n_0
    SLICE_X49Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.007 r  getAccel/velocity_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.007    moveTheBall/vx/velocity_reg[7]_1[0]
    SLICE_X49Y47         FDRE                                         r  moveTheBall/vx/velocity_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.908     2.073    moveTheBall/vx/CLK_IBUF_BUFG
    SLICE_X49Y47         FDRE                                         r  moveTheBall/vx/velocity_reg[4]/C
                         clock pessimism             -0.250     1.822    
    SLICE_X49Y47         FDRE (Hold_fdre_C_D)         0.105     1.927    moveTheBall/vx/velocity_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.927    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 getAllPos/o_rand_list_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fh_pos_x_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.186ns (40.051%)  route 0.278ns (59.949%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.621     1.541    getAllPos/CLK_IBUF_BUFG
    SLICE_X53Y29         FDRE                                         r  getAllPos/o_rand_list_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y29         FDRE (Prop_fdre_C_Q)         0.141     1.682 r  getAllPos/o_rand_list_reg[61]/Q
                         net (fo=2, routed)           0.278     1.960    getAllPos/rand_list[61]
    SLICE_X50Y22         LUT6 (Prop_lut6_I0_O)        0.045     2.005 r  getAllPos/fh_pos_x[61]_i_1/O
                         net (fo=1, routed)           0.000     2.005    getAllPos_n_56
    SLICE_X50Y22         FDRE                                         r  fh_pos_x_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.892     2.057    CLK_IBUF_BUFG
    SLICE_X50Y22         FDRE                                         r  fh_pos_x_reg[61]/C
                         clock pessimism             -0.254     1.803    
    SLICE_X50Y22         FDRE (Hold_fdre_C_D)         0.121     1.924    fh_pos_x_reg[61]
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 drawScreen/drawLayers/drawBackground/pix_x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            drawScreen/drawLayers/drawBackground/address_s_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.910%)  route 0.275ns (66.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.554     1.473    drawScreen/drawLayers/drawBackground/CLK_IBUF_BUFG
    SLICE_X55Y72         FDRE                                         r  drawScreen/drawLayers/drawBackground/pix_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y72         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  drawScreen/drawLayers/drawBackground/pix_x_reg[4]/Q
                         net (fo=4, routed)           0.275     1.889    drawScreen/drawLayers/drawBackground/pix_x_reg[4]
    SLICE_X44Y73         FDRE                                         r  drawScreen/drawLayers/drawBackground/address_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.823     1.988    drawScreen/drawLayers/drawBackground/CLK_IBUF_BUFG
    SLICE_X44Y73         FDRE                                         r  drawScreen/drawLayers/drawBackground/address_s_reg[4]/C
                         clock pessimism             -0.250     1.737    
    SLICE_X44Y73         FDRE (Hold_fdre_C_D)         0.070     1.807    drawScreen/drawLayers/drawBackground/address_s_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 getAccel/accel_x_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            moveTheBall/vx/velocity_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.308ns (58.832%)  route 0.216ns (41.168%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.567     1.486    getAccel/CLK_IBUF_BUFG
    SLICE_X48Y52         FDRE                                         r  getAccel/accel_x_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y52         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  getAccel/accel_x_reg[9]/Q
                         net (fo=2, routed)           0.216     1.843    getAccel/accel_x[9]
    SLICE_X49Y47         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.167     2.010 r  getAccel/velocity_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.010    moveTheBall/vx/velocity_reg[7]_1[3]
    SLICE_X49Y47         FDRE                                         r  moveTheBall/vx/velocity_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.908     2.073    moveTheBall/vx/CLK_IBUF_BUFG
    SLICE_X49Y47         FDRE                                         r  moveTheBall/vx/velocity_reg[7]/C
                         clock pessimism             -0.250     1.822    
    SLICE_X49Y47         FDRE (Hold_fdre_C_D)         0.105     1.927    moveTheBall/vx/velocity_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.927    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.083    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y29   drawScreen/drawLayers/drawBackground/address_fb1_reg/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y9   drawScreen/vram_a/memory_array_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y12  drawScreen/vram_a/memory_array_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y13  drawScreen/vram_a/memory_array_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y10  drawScreen/vram_a/memory_array_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y11  drawScreen/vram_a/memory_array_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y11  drawScreen/vram_a/memory_array_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y10  drawScreen/vram_a/memory_array_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y13  drawScreen/vram_a/memory_array_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y14  drawScreen/vram_a/memory_array_reg_1_2/CLKARDCLK
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X47Y24  FSM_sequential_game_state_reg[0]_rep/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y24  FSM_sequential_game_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y24  FSM_sequential_game_state_reg[2]_rep/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X47Y24  FSM_sequential_game_state_reg[3]_rep/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y70  drawScreen/drawLayers/drawWinhole/address_s_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y24  bl_pos_initial_x_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y73  cnt_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y73  cnt_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y73  cnt_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y71  drawScreen/drawLayers/drawFailhole/address_s_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y71  drawScreen/drawLayers/drawWinhole/address_fb2_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y71  drawScreen/drawLayers/drawWinhole/address_fb2_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y71  drawScreen/drawLayers/drawWinhole/address_fb2_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y71  drawScreen/drawLayers/drawWinhole/address_fb2_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y71  drawScreen/drawLayers/drawWinhole/address_fb2_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y71  drawScreen/drawLayers/drawWinhole/address_s_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y71  drawScreen/drawLayers/drawWinhole/address_s_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y24  bl_pos_initial_x_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y72  drawScreen/drawLayers/drawFailhole/address_s_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y72  drawScreen/drawLayers/drawFailhole/address_s_reg[5]/C



