module test(a, b, clk, out):
	input [7:0] a, [7:0] b;
	output reg [7:0] out;
	input clk;
	
	initial out[7:0] = 0;
	always @(posedge clk)
		begin
			out = a/b;
	end
endmodule
