
*** Running vivado
    with args -log uart_system_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source uart_system_top.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source uart_system_top.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 386.910 ; gain = 44.496
Command: read_checkpoint -auto_incremental -incremental D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.srcs/utils_1/imports/synth_1/uart_system_top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.srcs/utils_1/imports/synth_1/uart_system_top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top uart_system_top -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 22196
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1234.566 ; gain = 407.031
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'uart_system_top' [D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.srcs/sources_1/imports/Exercise_1/uart_system_top.vhd:14]
INFO: [Synth 8-3491] module 'UART' declared at 'D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.srcs/sources_1/new/UART.vhd:5' bound to instance 'UART_module' of component 'UART' [D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.srcs/sources_1/imports/Exercise_1/uart_system_top.vhd:45]
INFO: [Synth 8-638] synthesizing module 'UART' [D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.srcs/sources_1/new/UART.vhd:26]
	Parameter baudRate bound to: 115200 - type: integer 
INFO: [Synth 8-3491] module 'UART_receiver' declared at 'D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.srcs/sources_1/new/UART_receiver.vhd:5' bound to instance 'receiver' of component 'UART_receiver' [D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.srcs/sources_1/new/UART.vhd:68]
INFO: [Synth 8-638] synthesizing module 'UART_receiver' [D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.srcs/sources_1/new/UART_receiver.vhd:18]
INFO: [Synth 8-3491] module 'fifo_generator_0' declared at 'D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.runs/synth_1/.Xil/Vivado-12600-yannos/realtime/fifo_generator_0_stub.vhdl:5' bound to instance 'RX_FIFO' of component 'fifo_generator_0' [D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.srcs/sources_1/new/UART_receiver.vhd:87]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_0' [D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.runs/synth_1/.Xil/Vivado-12600-yannos/realtime/fifo_generator_0_stub.vhdl:19]
INFO: [Synth 8-3491] module 'SIPO' declared at 'D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.srcs/sources_1/new/SIPO.vhd:22' bound to instance 'RX_SIPO' of component 'SIPO' [D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.srcs/sources_1/new/UART_receiver.vhd:99]
INFO: [Synth 8-638] synthesizing module 'SIPO' [D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.srcs/sources_1/new/SIPO.vhd:34]
WARNING: [Synth 8-614] signal 'start' is read in the process but is not in the sensitivity list [D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.srcs/sources_1/new/SIPO.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'SIPO' (0#1) [D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.srcs/sources_1/new/SIPO.vhd:34]
INFO: [Synth 8-3491] module 'baud16_counter' declared at 'D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.srcs/sources_1/new/baud16_counter.vhd:10' bound to instance 'RX_counter' of component 'baud16_counter' [D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.srcs/sources_1/new/UART_receiver.vhd:109]
INFO: [Synth 8-638] synthesizing module 'baud16_counter' [D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.srcs/sources_1/new/baud16_counter.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'baud16_counter' (0#1) [D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.srcs/sources_1/new/baud16_counter.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'UART_receiver' (0#1) [D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.srcs/sources_1/new/UART_receiver.vhd:18]
INFO: [Synth 8-3491] module 'UART_transmitter' declared at 'D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.srcs/sources_1/new/UART_transmitter.vhd:5' bound to instance 'transmitter' of component 'UART_transmitter' [D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.srcs/sources_1/new/UART.vhd:79]
INFO: [Synth 8-638] synthesizing module 'UART_transmitter' [D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.srcs/sources_1/new/UART_transmitter.vhd:18]
INFO: [Synth 8-3491] module 'fifo_generator_0' declared at 'D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.runs/synth_1/.Xil/Vivado-12600-yannos/realtime/fifo_generator_0_stub.vhdl:5' bound to instance 'TX_FIFO' of component 'fifo_generator_0' [D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.srcs/sources_1/new/UART_transmitter.vhd:97]
INFO: [Synth 8-3491] module 'baud16_counter' declared at 'D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.srcs/sources_1/new/baud16_counter.vhd:10' bound to instance 'TX_counter' of component 'baud16_counter' [D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.srcs/sources_1/new/UART_transmitter.vhd:109]
INFO: [Synth 8-3491] module 'reg_8bit' declared at 'D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.srcs/sources_1/new/reg_8bit.vhd:4' bound to instance 'TX_register' of component 'reg_8bit' [D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.srcs/sources_1/new/UART_transmitter.vhd:118]
INFO: [Synth 8-638] synthesizing module 'reg_8bit' [D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.srcs/sources_1/new/reg_8bit.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'reg_8bit' (0#1) [D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.srcs/sources_1/new/reg_8bit.vhd:15]
INFO: [Synth 8-3491] module 'adder_accum_4bit' declared at 'D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.srcs/sources_1/new/adder_accum_4bit.vhd:5' bound to instance 'TX_data_counter' of component 'adder_accum_4bit' [D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.srcs/sources_1/new/UART_transmitter.vhd:127]
INFO: [Synth 8-638] synthesizing module 'adder_accum_4bit' [D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.srcs/sources_1/new/adder_accum_4bit.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'adder_accum_4bit' (0#1) [D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.srcs/sources_1/new/adder_accum_4bit.vhd:16]
WARNING: [Synth 8-614] signal 'data_count' is read in the process but is not in the sensitivity list [D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.srcs/sources_1/new/UART_transmitter.vhd:158]
WARNING: [Synth 8-614] signal 'data_internal' is read in the process but is not in the sensitivity list [D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.srcs/sources_1/new/UART_transmitter.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'UART_transmitter' (0#1) [D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.srcs/sources_1/new/UART_transmitter.vhd:18]
	Parameter baudRate bound to: 115200 - type: integer 
INFO: [Synth 8-3491] module 'baudrate_generator' declared at 'D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.srcs/sources_1/new/baudrate_generator.vhd:5' bound to instance 'baud16_generator' of component 'baudrate_generator' [D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.srcs/sources_1/new/UART.vhd:90]
INFO: [Synth 8-638] synthesizing module 'baudrate_generator' [D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.srcs/sources_1/new/baudrate_generator.vhd:15]
	Parameter baudRate bound to: 115200 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'baudrate_generator' (0#1) [D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.srcs/sources_1/new/baudrate_generator.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'UART' (0#1) [D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.srcs/sources_1/new/UART.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'uart_system_top' (0#1) [D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.srcs/sources_1/imports/Exercise_1/uart_system_top.vhd:14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1329.121 ; gain = 501.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1329.121 ; gain = 501.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1329.121 ; gain = 501.586
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1329.121 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.gen/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'UART_module/receiver/RX_FIFO'
Finished Parsing XDC File [d:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.gen/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'UART_module/receiver/RX_FIFO'
Parsing XDC File [d:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.gen/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'UART_module/transmitter/TX_FIFO'
Finished Parsing XDC File [d:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.gen/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'UART_module/transmitter/TX_FIFO'
Parsing XDC File [D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.srcs/constrs_1/new/uart_constraints.xdc]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 33]]'. [D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.srcs/constrs_1/new/uart_constraints.xdc:300]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 34]]'. [D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.srcs/constrs_1/new/uart_constraints.xdc:305]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 35]]'. [D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.srcs/constrs_1/new/uart_constraints.xdc:310]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 13]]'. [D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.srcs/constrs_1/new/uart_constraints.xdc:313]
Finished Parsing XDC File [D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.srcs/constrs_1/new/uart_constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.srcs/constrs_1/new/uart_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/uart_system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/uart_system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1428.258 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1428.258 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1428.258 ; gain = 600.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1428.258 ; gain = 600.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for UART_module/receiver/RX_FIFO. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for UART_module/transmitter/TX_FIFO. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1428.258 ; gain = 600.723
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'UART_receiver'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'UART_transmitter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 rx_idle |                              000 |                              000
          rx_start_check |                              001 |                              001
           rx_data_fetch |                              010 |                              010
           rx_stop_check |                              011 |                              011
           rx_fifo_write |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'UART_receiver'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 tx_idle |                               00 |                               00
       tx_send_start_bit |                               01 |                               01
            tx_data_send |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'UART_transmitter'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1428.258 ; gain = 600.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input   31 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	               31 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 2     
	   2 Input   31 Bit        Muxes := 4     
	   2 Input    8 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 6     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 5     
	   4 Input    1 Bit        Muxes := 4     
	   3 Input    1 Bit        Muxes := 7     
	   5 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met

*** Running vivado
    with args -log uart_system_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source uart_system_top.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source uart_system_top.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 386.988 ; gain = 59.797
Command: read_checkpoint -auto_incremental -incremental D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.srcs/utils_1/imports/synth_1/uart_system_top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.srcs/utils_1/imports/synth_1/uart_system_top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top uart_system_top -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11684
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1236.258 ; gain = 407.727
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'uart_system_top' [D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.srcs/sources_1/imports/Exercise_1/uart_system_top.vhd:14]
INFO: [Synth 8-3491] module 'UART' declared at 'D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.srcs/sources_1/new/UART.vhd:5' bound to instance 'UART_module' of component 'UART' [D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.srcs/sources_1/imports/Exercise_1/uart_system_top.vhd:45]
INFO: [Synth 8-638] synthesizing module 'UART' [D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.srcs/sources_1/new/UART.vhd:26]
	Parameter baudRate bound to: 115200 - type: integer 
INFO: [Synth 8-3491] module 'UART_receiver' declared at 'D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.srcs/sources_1/new/UART_receiver.vhd:5' bound to instance 'receiver' of component 'UART_receiver' [D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.srcs/sources_1/new/UART.vhd:68]
INFO: [Synth 8-638] synthesizing module 'UART_receiver' [D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.srcs/sources_1/new/UART_receiver.vhd:18]
INFO: [Synth 8-3491] module 'fifo_generator_0' declared at 'D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.runs/synth_1/.Xil/Vivado-11828-yannos/realtime/fifo_generator_0_stub.vhdl:5' bound to instance 'RX_FIFO' of component 'fifo_generator_0' [D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.srcs/sources_1/new/UART_receiver.vhd:87]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_0' [D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.runs/synth_1/.Xil/Vivado-11828-yannos/realtime/fifo_generator_0_stub.vhdl:19]
INFO: [Synth 8-3491] module 'SIPO' declared at 'D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.srcs/sources_1/new/SIPO.vhd:22' bound to instance 'RX_SIPO' of component 'SIPO' [D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.srcs/sources_1/new/UART_receiver.vhd:99]
INFO: [Synth 8-638] synthesizing module 'SIPO' [D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.srcs/sources_1/new/SIPO.vhd:34]
WARNING: [Synth 8-614] signal 'start' is read in the process but is not in the sensitivity list [D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.srcs/sources_1/new/SIPO.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'SIPO' (0#1) [D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.srcs/sources_1/new/SIPO.vhd:34]
INFO: [Synth 8-3491] module 'baud16_counter' declared at 'D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.srcs/sources_1/new/baud16_counter.vhd:10' bound to instance 'RX_counter' of component 'baud16_counter' [D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.srcs/sources_1/new/UART_receiver.vhd:109]
INFO: [Synth 8-638] synthesizing module 'baud16_counter' [D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.srcs/sources_1/new/baud16_counter.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'baud16_counter' (0#1) [D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.srcs/sources_1/new/baud16_counter.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'UART_receiver' (0#1) [D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.srcs/sources_1/new/UART_receiver.vhd:18]
INFO: [Synth 8-3491] module 'UART_transmitter' declared at 'D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.srcs/sources_1/new/UART_transmitter.vhd:5' bound to instance 'transmitter' of component 'UART_transmitter' [D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.srcs/sources_1/new/UART.vhd:79]
INFO: [Synth 8-638] synthesizing module 'UART_transmitter' [D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.srcs/sources_1/new/UART_transmitter.vhd:18]
INFO: [Synth 8-3491] module 'fifo_generator_0' declared at 'D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.runs/synth_1/.Xil/Vivado-11828-yannos/realtime/fifo_generator_0_stub.vhdl:5' bound to instance 'TX_FIFO' of component 'fifo_generator_0' [D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.srcs/sources_1/new/UART_transmitter.vhd:97]
INFO: [Synth 8-3491] module 'baud16_counter' declared at 'D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.srcs/sources_1/new/baud16_counter.vhd:10' bound to instance 'TX_counter' of component 'baud16_counter' [D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.srcs/sources_1/new/UART_transmitter.vhd:109]
INFO: [Synth 8-3491] module 'reg_8bit' declared at 'D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.srcs/sources_1/new/reg_8bit.vhd:4' bound to instance 'TX_register' of component 'reg_8bit' [D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.srcs/sources_1/new/UART_transmitter.vhd:118]
INFO: [Synth 8-638] synthesizing module 'reg_8bit' [D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.srcs/sources_1/new/reg_8bit.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'reg_8bit' (0#1) [D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.srcs/sources_1/new/reg_8bit.vhd:15]
INFO: [Synth 8-3491] module 'adder_accum_4bit' declared at 'D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.srcs/sources_1/new/adder_accum_4bit.vhd:5' bound to instance 'TX_data_counter' of component 'adder_accum_4bit' [D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.srcs/sources_1/new/UART_transmitter.vhd:127]
INFO: [Synth 8-638] synthesizing module 'adder_accum_4bit' [D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.srcs/sources_1/new/adder_accum_4bit.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'adder_accum_4bit' (0#1) [D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.srcs/sources_1/new/adder_accum_4bit.vhd:16]
WARNING: [Synth 8-614] signal 'data_count' is read in the process but is not in the sensitivity list [D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.srcs/sources_1/new/UART_transmitter.vhd:158]
WARNING: [Synth 8-614] signal 'data_internal' is read in the process but is not in the sensitivity list [D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.srcs/sources_1/new/UART_transmitter.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'UART_transmitter' (0#1) [D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.srcs/sources_1/new/UART_transmitter.vhd:18]
	Parameter baudRate bound to: 115200 - type: integer 
INFO: [Synth 8-3491] module 'baudrate_generator' declared at 'D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.srcs/sources_1/new/baudrate_generator.vhd:5' bound to instance 'baud16_generator' of component 'baudrate_generator' [D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.srcs/sources_1/new/UART.vhd:90]
INFO: [Synth 8-638] synthesizing module 'baudrate_generator' [D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.srcs/sources_1/new/baudrate_generator.vhd:15]
	Parameter baudRate bound to: 115200 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'baudrate_generator' (0#1) [D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.srcs/sources_1/new/baudrate_generator.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'UART' (0#1) [D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.srcs/sources_1/new/UART.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'uart_system_top' (0#1) [D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.srcs/sources_1/imports/Exercise_1/uart_system_top.vhd:14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1331.895 ; gain = 503.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1331.895 ; gain = 503.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1331.895 ; gain = 503.363
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1331.895 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.gen/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'UART_module/receiver/RX_FIFO'
Finished Parsing XDC File [d:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.gen/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'UART_module/receiver/RX_FIFO'
Parsing XDC File [d:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.gen/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'UART_module/transmitter/TX_FIFO'
Finished Parsing XDC File [d:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.gen/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'UART_module/transmitter/TX_FIFO'
Parsing XDC File [D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.srcs/constrs_1/new/uart_constraints.xdc]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 33]]'. [D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.srcs/constrs_1/new/uart_constraints.xdc:300]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 34]]'. [D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.srcs/constrs_1/new/uart_constraints.xdc:305]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 35]]'. [D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.srcs/constrs_1/new/uart_constraints.xdc:310]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 13]]'. [D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.srcs/constrs_1/new/uart_constraints.xdc:313]
Finished Parsing XDC File [D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.srcs/constrs_1/new/uart_constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.srcs/constrs_1/new/uart_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/uart_system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/uart_system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1385.070 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1385.070 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1385.070 ; gain = 556.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1385.070 ; gain = 556.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for UART_module/receiver/RX_FIFO. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for UART_module/transmitter/TX_FIFO. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1385.070 ; gain = 556.539
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'UART_receiver'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'UART_transmitter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 rx_idle |                              000 |                              000
          rx_start_check |                              001 |                              001
           rx_data_fetch |                              010 |                              010
           rx_stop_check |                              011 |                              011
           rx_fifo_write |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'UART_receiver'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 tx_idle |                               00 |                               00
       tx_send_start_bit |                               01 |                               01
            tx_data_send |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'UART_transmitter'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 1385.070 ; gain = 556.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input   31 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	               31 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 2     
	   2 Input   31 Bit        Muxes := 4     
	   2 Input    8 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 6     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 5     
	   4 Input    1 Bit        Muxes := 4     
	   3 Input    1 Bit        Muxes := 7     
	   5 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 1385.070 ; gain = 556.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 1385.070 ; gain = 556.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 1385.070 ; gain = 556.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 1385.070 ; gain = 556.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:43 . Memory (MB): peak = 1385.070 ; gain = 556.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:43 . Memory (MB): peak = 1385.070 ; gain = 556.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:43 . Memory (MB): peak = 1385.070 ; gain = 556.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:43 . Memory (MB): peak = 1385.070 ; gain = 556.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:43 . Memory (MB): peak = 1385.070 ; gain = 556.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:43 . Memory (MB): peak = 1385.070 ; gain = 556.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------+----------+
|      |BlackBox name    |Instances |
+------+-----------------+----------+
|1     |fifo_generator_0 |         2|
+------+-----------------+----------+

Report Cell Usage: 
+------+----------------------+------+
|      |Cell                  |Count |
+------+----------------------+------+
|1     |fifo_generator_0_bbox |     2|
|3     |BUFG                  |     2|
|4     |CARRY4                |    48|
|5     |LUT1                  |     1|
|6     |LUT2                  |     5|
|7     |LUT3                  |    39|
|8     |LUT4                  |    36|
|9     |LUT5                  |    94|
|10    |LUT6                  |    55|
|11    |FDCE                  |   206|
|12    |FDPE                  |    10|
|13    |FDRE                  |     1|
|14    |IBUF                  |     3|
|15    |OBUF                  |     1|
+------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:43 . Memory (MB): peak = 1385.070 ; gain = 556.539
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:40 . Memory (MB): peak = 1385.070 ; gain = 503.363
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:43 . Memory (MB): peak = 1385.070 ; gain = 556.539
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1385.070 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 48 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1385.070 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 9530144b
INFO: [Common 17-83] Releasing license: Synthesis
57 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:01:00 . Memory (MB): peak = 1385.070 ; gain = 962.156
INFO: [Common 17-1381] The checkpoint 'D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.runs/synth_1/uart_system_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file uart_system_top_utilization_synth.rpt -pb uart_system_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jun 20 21:35:54 2024...
