

================================================================
== Vitis HLS Report for 'float_safe_softmax2_Pipeline_exp_and_bucket'
================================================================
* Date:           Thu Oct 16 16:48:59 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  16.141 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1549|     1549|  25.002 us|  25.002 us|  1549|  1549|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- exp_and_bucket  |     1547|     1547|        13|          1|          1|  1536|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 1, D = 13, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.52>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%a_bits_assign = alloca i32 1"   --->   Operation 16 'alloca' 'a_bits_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%a_bits_assign_1 = alloca i32 1"   --->   Operation 17 'alloca' 'a_bits_assign_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%a_bits_assign_2 = alloca i32 1"   --->   Operation 18 'alloca' 'a_bits_assign_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%a_bits_assign_3 = alloca i32 1"   --->   Operation 19 'alloca' 'a_bits_assign_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%a_bits_assign_4 = alloca i32 1"   --->   Operation 20 'alloca' 'a_bits_assign_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%a_bits_assign_5 = alloca i32 1"   --->   Operation 21 'alloca' 'a_bits_assign_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%a_bits_assign_6 = alloca i32 1"   --->   Operation 22 'alloca' 'a_bits_assign_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%a_bits_assign_7 = alloca i32 1"   --->   Operation 23 'alloca' 'a_bits_assign_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%a_bits_assign_8 = alloca i32 1"   --->   Operation 24 'alloca' 'a_bits_assign_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%a_bits_assign_9 = alloca i32 1"   --->   Operation 25 'alloca' 'a_bits_assign_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%a_bits_assign_10 = alloca i32 1"   --->   Operation 26 'alloca' 'a_bits_assign_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%a_bits_assign_11 = alloca i32 1"   --->   Operation 27 'alloca' 'a_bits_assign_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%a_bits_assign_12 = alloca i32 1"   --->   Operation 28 'alloca' 'a_bits_assign_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%a_bits_assign_13 = alloca i32 1"   --->   Operation 29 'alloca' 'a_bits_assign_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%a_bits_assign_14 = alloca i32 1"   --->   Operation 30 'alloca' 'a_bits_assign_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%a_bits_assign_15 = alloca i32 1"   --->   Operation 31 'alloca' 'a_bits_assign_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%a_bits_assign_16 = alloca i32 1"   --->   Operation 32 'alloca' 'a_bits_assign_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%a_bits_assign_17 = alloca i32 1"   --->   Operation 33 'alloca' 'a_bits_assign_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%a_bits_assign_18 = alloca i32 1"   --->   Operation 34 'alloca' 'a_bits_assign_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%a_bits_assign_19 = alloca i32 1"   --->   Operation 35 'alloca' 'a_bits_assign_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%a_bits_assign_20 = alloca i32 1"   --->   Operation 36 'alloca' 'a_bits_assign_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%a_bits_assign_21 = alloca i32 1"   --->   Operation 37 'alloca' 'a_bits_assign_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%a_bits_assign_22 = alloca i32 1"   --->   Operation 38 'alloca' 'a_bits_assign_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%a_bits_assign_23 = alloca i32 1"   --->   Operation 39 'alloca' 'a_bits_assign_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%a_bits_assign_24 = alloca i32 1"   --->   Operation 40 'alloca' 'a_bits_assign_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%a_bits_assign_25 = alloca i32 1"   --->   Operation 41 'alloca' 'a_bits_assign_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%a_bits_assign_26 = alloca i32 1"   --->   Operation 42 'alloca' 'a_bits_assign_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%a_bits_assign_27 = alloca i32 1"   --->   Operation 43 'alloca' 'a_bits_assign_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%a_bits_assign_28 = alloca i32 1"   --->   Operation 44 'alloca' 'a_bits_assign_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%a_bits_assign_29 = alloca i32 1"   --->   Operation 45 'alloca' 'a_bits_assign_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%a_bits_assign_30 = alloca i32 1"   --->   Operation 46 'alloca' 'a_bits_assign_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%a_bits_assign_31 = alloca i32 1"   --->   Operation 47 'alloca' 'a_bits_assign_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%idx = alloca i32 1"   --->   Operation 48 'alloca' 'idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 49 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_1, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 50 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_2, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 51 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_3, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 52 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_4, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 53 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_5, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 54 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_6, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 55 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_7, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 56 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_8, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 57 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_9, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 58 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_10, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 59 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_11, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 60 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_12, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 61 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_13, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 62 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_14, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 63 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_15, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 64 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_16, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 65 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_17, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 66 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_18, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 67 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_19, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 68 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_20, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 69 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_21, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 70 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_22, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 71 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_23, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 72 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_24, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 73 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_25, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 74 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_26, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 75 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_27, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 76 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_28, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 77 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_29, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 78 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_30, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 79 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_31, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 80 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%max_val_31_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %max_val_31"   --->   Operation 81 'read' 'max_val_31_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %idx"   --->   Operation 82 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 83 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %a_bits_assign_31"   --->   Operation 83 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 84 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %a_bits_assign_30"   --->   Operation 84 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 85 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %a_bits_assign_29"   --->   Operation 85 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 86 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %a_bits_assign_28"   --->   Operation 86 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 87 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %a_bits_assign_27"   --->   Operation 87 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 88 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %a_bits_assign_26"   --->   Operation 88 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 89 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %a_bits_assign_25"   --->   Operation 89 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 90 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %a_bits_assign_24"   --->   Operation 90 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 91 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %a_bits_assign_23"   --->   Operation 91 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 92 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %a_bits_assign_22"   --->   Operation 92 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 93 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %a_bits_assign_21"   --->   Operation 93 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 94 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %a_bits_assign_20"   --->   Operation 94 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 95 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %a_bits_assign_19"   --->   Operation 95 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 96 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %a_bits_assign_18"   --->   Operation 96 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 97 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %a_bits_assign_17"   --->   Operation 97 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 98 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %a_bits_assign_16"   --->   Operation 98 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 99 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %a_bits_assign_15"   --->   Operation 99 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 100 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %a_bits_assign_14"   --->   Operation 100 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 101 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %a_bits_assign_13"   --->   Operation 101 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 102 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %a_bits_assign_12"   --->   Operation 102 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 103 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %a_bits_assign_11"   --->   Operation 103 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 104 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %a_bits_assign_10"   --->   Operation 104 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 105 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %a_bits_assign_9"   --->   Operation 105 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 106 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %a_bits_assign_8"   --->   Operation 106 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 107 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %a_bits_assign_7"   --->   Operation 107 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 108 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %a_bits_assign_6"   --->   Operation 108 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 109 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %a_bits_assign_5"   --->   Operation 109 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 110 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %a_bits_assign_4"   --->   Operation 110 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 111 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %a_bits_assign_3"   --->   Operation 111 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 112 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %a_bits_assign_2"   --->   Operation 112 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 113 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %a_bits_assign_1"   --->   Operation 113 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 114 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %a_bits_assign"   --->   Operation 114 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc110.31"   --->   Operation 115 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%i = load i16 %idx" [activation_accelerator.cpp:994]   --->   Operation 116 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (1.10ns)   --->   "%icmp_ln994 = icmp_ult  i16 %i, i16 49152" [activation_accelerator.cpp:994]   --->   Operation 117 'icmp' 'icmp_ln994' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1536, i64 1536, i64 1536"   --->   Operation 118 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln994 = br i1 %icmp_ln994, void %for.inc124.exitStub, void %for.inc110.31.split_ifconv" [activation_accelerator.cpp:994]   --->   Operation 119 'br' 'br_ln994' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %i, i32 4, i32 15" [activation_accelerator.cpp:1003]   --->   Operation 120 'partselect' 'lshr_ln1' <Predicate = (icmp_ln994)> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln1003 = zext i12 %lshr_ln1" [activation_accelerator.cpp:1003]   --->   Operation 121 'zext' 'zext_ln1003' <Predicate = (icmp_ln994)> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%x_0_addr = getelementptr i32 %x_0, i64 0, i64 %zext_ln1003" [activation_accelerator.cpp:1003]   --->   Operation 122 'getelementptr' 'x_0_addr' <Predicate = (icmp_ln994)> <Delay = 0.00>
ST_1 : Operation 123 [2/2] (1.23ns)   --->   "%x_0_load = load i12 %x_0_addr" [activation_accelerator.cpp:1003]   --->   Operation 123 'load' 'x_0_load' <Predicate = (icmp_ln994)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%lshr_ln2 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %i, i32 5, i32 15" [activation_accelerator.cpp:1005]   --->   Operation 124 'partselect' 'lshr_ln2' <Predicate = (icmp_ln994)> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%x_1_addr = getelementptr i32 %x_1, i64 0, i64 %zext_ln1003" [activation_accelerator.cpp:1003]   --->   Operation 125 'getelementptr' 'x_1_addr' <Predicate = (icmp_ln994)> <Delay = 0.00>
ST_1 : Operation 126 [2/2] (1.23ns)   --->   "%x_1_load = load i12 %x_1_addr" [activation_accelerator.cpp:1003]   --->   Operation 126 'load' 'x_1_load' <Predicate = (icmp_ln994)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%x_2_addr = getelementptr i32 %x_2, i64 0, i64 %zext_ln1003" [activation_accelerator.cpp:1003]   --->   Operation 127 'getelementptr' 'x_2_addr' <Predicate = (icmp_ln994)> <Delay = 0.00>
ST_1 : Operation 128 [2/2] (1.23ns)   --->   "%x_2_load = load i12 %x_2_addr" [activation_accelerator.cpp:1003]   --->   Operation 128 'load' 'x_2_load' <Predicate = (icmp_ln994)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%x_3_addr = getelementptr i32 %x_3, i64 0, i64 %zext_ln1003" [activation_accelerator.cpp:1003]   --->   Operation 129 'getelementptr' 'x_3_addr' <Predicate = (icmp_ln994)> <Delay = 0.00>
ST_1 : Operation 130 [2/2] (1.23ns)   --->   "%x_3_load = load i12 %x_3_addr" [activation_accelerator.cpp:1003]   --->   Operation 130 'load' 'x_3_load' <Predicate = (icmp_ln994)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%x_4_addr = getelementptr i32 %x_4, i64 0, i64 %zext_ln1003" [activation_accelerator.cpp:1003]   --->   Operation 131 'getelementptr' 'x_4_addr' <Predicate = (icmp_ln994)> <Delay = 0.00>
ST_1 : Operation 132 [2/2] (1.23ns)   --->   "%x_4_load = load i12 %x_4_addr" [activation_accelerator.cpp:1003]   --->   Operation 132 'load' 'x_4_load' <Predicate = (icmp_ln994)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%x_5_addr = getelementptr i32 %x_5, i64 0, i64 %zext_ln1003" [activation_accelerator.cpp:1003]   --->   Operation 133 'getelementptr' 'x_5_addr' <Predicate = (icmp_ln994)> <Delay = 0.00>
ST_1 : Operation 134 [2/2] (1.23ns)   --->   "%x_5_load = load i12 %x_5_addr" [activation_accelerator.cpp:1003]   --->   Operation 134 'load' 'x_5_load' <Predicate = (icmp_ln994)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%x_6_addr = getelementptr i32 %x_6, i64 0, i64 %zext_ln1003" [activation_accelerator.cpp:1003]   --->   Operation 135 'getelementptr' 'x_6_addr' <Predicate = (icmp_ln994)> <Delay = 0.00>
ST_1 : Operation 136 [2/2] (1.23ns)   --->   "%x_6_load = load i12 %x_6_addr" [activation_accelerator.cpp:1003]   --->   Operation 136 'load' 'x_6_load' <Predicate = (icmp_ln994)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%x_7_addr = getelementptr i32 %x_7, i64 0, i64 %zext_ln1003" [activation_accelerator.cpp:1003]   --->   Operation 137 'getelementptr' 'x_7_addr' <Predicate = (icmp_ln994)> <Delay = 0.00>
ST_1 : Operation 138 [2/2] (1.23ns)   --->   "%x_7_load = load i12 %x_7_addr" [activation_accelerator.cpp:1003]   --->   Operation 138 'load' 'x_7_load' <Predicate = (icmp_ln994)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%x_8_addr = getelementptr i32 %x_8, i64 0, i64 %zext_ln1003" [activation_accelerator.cpp:1003]   --->   Operation 139 'getelementptr' 'x_8_addr' <Predicate = (icmp_ln994)> <Delay = 0.00>
ST_1 : Operation 140 [2/2] (1.23ns)   --->   "%x_8_load = load i12 %x_8_addr" [activation_accelerator.cpp:1003]   --->   Operation 140 'load' 'x_8_load' <Predicate = (icmp_ln994)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%x_9_addr = getelementptr i32 %x_9, i64 0, i64 %zext_ln1003" [activation_accelerator.cpp:1003]   --->   Operation 141 'getelementptr' 'x_9_addr' <Predicate = (icmp_ln994)> <Delay = 0.00>
ST_1 : Operation 142 [2/2] (1.23ns)   --->   "%x_9_load = load i12 %x_9_addr" [activation_accelerator.cpp:1003]   --->   Operation 142 'load' 'x_9_load' <Predicate = (icmp_ln994)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%x_10_addr = getelementptr i32 %x_10, i64 0, i64 %zext_ln1003" [activation_accelerator.cpp:1003]   --->   Operation 143 'getelementptr' 'x_10_addr' <Predicate = (icmp_ln994)> <Delay = 0.00>
ST_1 : Operation 144 [2/2] (1.23ns)   --->   "%x_10_load = load i12 %x_10_addr" [activation_accelerator.cpp:1003]   --->   Operation 144 'load' 'x_10_load' <Predicate = (icmp_ln994)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%x_11_addr = getelementptr i32 %x_11, i64 0, i64 %zext_ln1003" [activation_accelerator.cpp:1003]   --->   Operation 145 'getelementptr' 'x_11_addr' <Predicate = (icmp_ln994)> <Delay = 0.00>
ST_1 : Operation 146 [2/2] (1.23ns)   --->   "%x_11_load = load i12 %x_11_addr" [activation_accelerator.cpp:1003]   --->   Operation 146 'load' 'x_11_load' <Predicate = (icmp_ln994)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%x_12_addr = getelementptr i32 %x_12, i64 0, i64 %zext_ln1003" [activation_accelerator.cpp:1003]   --->   Operation 147 'getelementptr' 'x_12_addr' <Predicate = (icmp_ln994)> <Delay = 0.00>
ST_1 : Operation 148 [2/2] (1.23ns)   --->   "%x_12_load = load i12 %x_12_addr" [activation_accelerator.cpp:1003]   --->   Operation 148 'load' 'x_12_load' <Predicate = (icmp_ln994)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%x_13_addr = getelementptr i32 %x_13, i64 0, i64 %zext_ln1003" [activation_accelerator.cpp:1003]   --->   Operation 149 'getelementptr' 'x_13_addr' <Predicate = (icmp_ln994)> <Delay = 0.00>
ST_1 : Operation 150 [2/2] (1.23ns)   --->   "%x_13_load = load i12 %x_13_addr" [activation_accelerator.cpp:1003]   --->   Operation 150 'load' 'x_13_load' <Predicate = (icmp_ln994)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%x_14_addr = getelementptr i32 %x_14, i64 0, i64 %zext_ln1003" [activation_accelerator.cpp:1003]   --->   Operation 151 'getelementptr' 'x_14_addr' <Predicate = (icmp_ln994)> <Delay = 0.00>
ST_1 : Operation 152 [2/2] (1.23ns)   --->   "%x_14_load = load i12 %x_14_addr" [activation_accelerator.cpp:1003]   --->   Operation 152 'load' 'x_14_load' <Predicate = (icmp_ln994)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%x_15_addr = getelementptr i32 %x_15, i64 0, i64 %zext_ln1003" [activation_accelerator.cpp:1003]   --->   Operation 153 'getelementptr' 'x_15_addr' <Predicate = (icmp_ln994)> <Delay = 0.00>
ST_1 : Operation 154 [2/2] (1.23ns)   --->   "%x_15_load = load i12 %x_15_addr" [activation_accelerator.cpp:1003]   --->   Operation 154 'load' 'x_15_load' <Predicate = (icmp_ln994)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%or_ln1003 = or i12 %lshr_ln1, i12 1" [activation_accelerator.cpp:1003]   --->   Operation 155 'or' 'or_ln1003' <Predicate = (icmp_ln994)> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln1003_1 = zext i12 %or_ln1003" [activation_accelerator.cpp:1003]   --->   Operation 156 'zext' 'zext_ln1003_1' <Predicate = (icmp_ln994)> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%x_0_addr_3 = getelementptr i32 %x_0, i64 0, i64 %zext_ln1003_1" [activation_accelerator.cpp:1003]   --->   Operation 157 'getelementptr' 'x_0_addr_3' <Predicate = (icmp_ln994)> <Delay = 0.00>
ST_1 : Operation 158 [2/2] (1.23ns)   --->   "%x_0_load_3 = load i12 %x_0_addr_3" [activation_accelerator.cpp:1003]   --->   Operation 158 'load' 'x_0_load_3' <Predicate = (icmp_ln994)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%x_1_addr_3 = getelementptr i32 %x_1, i64 0, i64 %zext_ln1003_1" [activation_accelerator.cpp:1003]   --->   Operation 159 'getelementptr' 'x_1_addr_3' <Predicate = (icmp_ln994)> <Delay = 0.00>
ST_1 : Operation 160 [2/2] (1.23ns)   --->   "%x_1_load_3 = load i12 %x_1_addr_3" [activation_accelerator.cpp:1003]   --->   Operation 160 'load' 'x_1_load_3' <Predicate = (icmp_ln994)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%x_2_addr_3 = getelementptr i32 %x_2, i64 0, i64 %zext_ln1003_1" [activation_accelerator.cpp:1003]   --->   Operation 161 'getelementptr' 'x_2_addr_3' <Predicate = (icmp_ln994)> <Delay = 0.00>
ST_1 : Operation 162 [2/2] (1.23ns)   --->   "%x_2_load_3 = load i12 %x_2_addr_3" [activation_accelerator.cpp:1003]   --->   Operation 162 'load' 'x_2_load_3' <Predicate = (icmp_ln994)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%x_3_addr_3 = getelementptr i32 %x_3, i64 0, i64 %zext_ln1003_1" [activation_accelerator.cpp:1003]   --->   Operation 163 'getelementptr' 'x_3_addr_3' <Predicate = (icmp_ln994)> <Delay = 0.00>
ST_1 : Operation 164 [2/2] (1.23ns)   --->   "%x_3_load_3 = load i12 %x_3_addr_3" [activation_accelerator.cpp:1003]   --->   Operation 164 'load' 'x_3_load_3' <Predicate = (icmp_ln994)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%x_4_addr_3 = getelementptr i32 %x_4, i64 0, i64 %zext_ln1003_1" [activation_accelerator.cpp:1003]   --->   Operation 165 'getelementptr' 'x_4_addr_3' <Predicate = (icmp_ln994)> <Delay = 0.00>
ST_1 : Operation 166 [2/2] (1.23ns)   --->   "%x_4_load_3 = load i12 %x_4_addr_3" [activation_accelerator.cpp:1003]   --->   Operation 166 'load' 'x_4_load_3' <Predicate = (icmp_ln994)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%x_5_addr_3 = getelementptr i32 %x_5, i64 0, i64 %zext_ln1003_1" [activation_accelerator.cpp:1003]   --->   Operation 167 'getelementptr' 'x_5_addr_3' <Predicate = (icmp_ln994)> <Delay = 0.00>
ST_1 : Operation 168 [2/2] (1.23ns)   --->   "%x_5_load_3 = load i12 %x_5_addr_3" [activation_accelerator.cpp:1003]   --->   Operation 168 'load' 'x_5_load_3' <Predicate = (icmp_ln994)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%x_6_addr_3 = getelementptr i32 %x_6, i64 0, i64 %zext_ln1003_1" [activation_accelerator.cpp:1003]   --->   Operation 169 'getelementptr' 'x_6_addr_3' <Predicate = (icmp_ln994)> <Delay = 0.00>
ST_1 : Operation 170 [2/2] (1.23ns)   --->   "%x_6_load_3 = load i12 %x_6_addr_3" [activation_accelerator.cpp:1003]   --->   Operation 170 'load' 'x_6_load_3' <Predicate = (icmp_ln994)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%x_7_addr_3 = getelementptr i32 %x_7, i64 0, i64 %zext_ln1003_1" [activation_accelerator.cpp:1003]   --->   Operation 171 'getelementptr' 'x_7_addr_3' <Predicate = (icmp_ln994)> <Delay = 0.00>
ST_1 : Operation 172 [2/2] (1.23ns)   --->   "%x_7_load_3 = load i12 %x_7_addr_3" [activation_accelerator.cpp:1003]   --->   Operation 172 'load' 'x_7_load_3' <Predicate = (icmp_ln994)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%x_8_addr_3 = getelementptr i32 %x_8, i64 0, i64 %zext_ln1003_1" [activation_accelerator.cpp:1003]   --->   Operation 173 'getelementptr' 'x_8_addr_3' <Predicate = (icmp_ln994)> <Delay = 0.00>
ST_1 : Operation 174 [2/2] (1.23ns)   --->   "%x_8_load_3 = load i12 %x_8_addr_3" [activation_accelerator.cpp:1003]   --->   Operation 174 'load' 'x_8_load_3' <Predicate = (icmp_ln994)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%x_9_addr_3 = getelementptr i32 %x_9, i64 0, i64 %zext_ln1003_1" [activation_accelerator.cpp:1003]   --->   Operation 175 'getelementptr' 'x_9_addr_3' <Predicate = (icmp_ln994)> <Delay = 0.00>
ST_1 : Operation 176 [2/2] (1.23ns)   --->   "%x_9_load_3 = load i12 %x_9_addr_3" [activation_accelerator.cpp:1003]   --->   Operation 176 'load' 'x_9_load_3' <Predicate = (icmp_ln994)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%x_10_addr_3 = getelementptr i32 %x_10, i64 0, i64 %zext_ln1003_1" [activation_accelerator.cpp:1003]   --->   Operation 177 'getelementptr' 'x_10_addr_3' <Predicate = (icmp_ln994)> <Delay = 0.00>
ST_1 : Operation 178 [2/2] (1.23ns)   --->   "%x_10_load_3 = load i12 %x_10_addr_3" [activation_accelerator.cpp:1003]   --->   Operation 178 'load' 'x_10_load_3' <Predicate = (icmp_ln994)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%x_11_addr_3 = getelementptr i32 %x_11, i64 0, i64 %zext_ln1003_1" [activation_accelerator.cpp:1003]   --->   Operation 179 'getelementptr' 'x_11_addr_3' <Predicate = (icmp_ln994)> <Delay = 0.00>
ST_1 : Operation 180 [2/2] (1.23ns)   --->   "%x_11_load_3 = load i12 %x_11_addr_3" [activation_accelerator.cpp:1003]   --->   Operation 180 'load' 'x_11_load_3' <Predicate = (icmp_ln994)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%x_12_addr_3 = getelementptr i32 %x_12, i64 0, i64 %zext_ln1003_1" [activation_accelerator.cpp:1003]   --->   Operation 181 'getelementptr' 'x_12_addr_3' <Predicate = (icmp_ln994)> <Delay = 0.00>
ST_1 : Operation 182 [2/2] (1.23ns)   --->   "%x_12_load_3 = load i12 %x_12_addr_3" [activation_accelerator.cpp:1003]   --->   Operation 182 'load' 'x_12_load_3' <Predicate = (icmp_ln994)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%x_13_addr_3 = getelementptr i32 %x_13, i64 0, i64 %zext_ln1003_1" [activation_accelerator.cpp:1003]   --->   Operation 183 'getelementptr' 'x_13_addr_3' <Predicate = (icmp_ln994)> <Delay = 0.00>
ST_1 : Operation 184 [2/2] (1.23ns)   --->   "%x_13_load_3 = load i12 %x_13_addr_3" [activation_accelerator.cpp:1003]   --->   Operation 184 'load' 'x_13_load_3' <Predicate = (icmp_ln994)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%x_14_addr_3 = getelementptr i32 %x_14, i64 0, i64 %zext_ln1003_1" [activation_accelerator.cpp:1003]   --->   Operation 185 'getelementptr' 'x_14_addr_3' <Predicate = (icmp_ln994)> <Delay = 0.00>
ST_1 : Operation 186 [2/2] (1.23ns)   --->   "%x_14_load_3 = load i12 %x_14_addr_3" [activation_accelerator.cpp:1003]   --->   Operation 186 'load' 'x_14_load_3' <Predicate = (icmp_ln994)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%x_15_addr_3 = getelementptr i32 %x_15, i64 0, i64 %zext_ln1003_1" [activation_accelerator.cpp:1003]   --->   Operation 187 'getelementptr' 'x_15_addr_3' <Predicate = (icmp_ln994)> <Delay = 0.00>
ST_1 : Operation 188 [2/2] (1.23ns)   --->   "%x_15_load_3 = load i12 %x_15_addr_3" [activation_accelerator.cpp:1003]   --->   Operation 188 'load' 'x_15_load_3' <Predicate = (icmp_ln994)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 189 [1/1] (0.85ns)   --->   "%add_ln994 = add i16 %i, i16 32" [activation_accelerator.cpp:994]   --->   Operation 189 'add' 'add_ln994' <Predicate = (icmp_ln994)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 190 [1/1] (0.42ns)   --->   "%store_ln994 = store i16 %add_ln994, i16 %idx" [activation_accelerator.cpp:994]   --->   Operation 190 'store' 'store_ln994' <Predicate = (icmp_ln994)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 7.67>
ST_2 : Operation 191 [1/2] (1.23ns)   --->   "%x_0_load = load i12 %x_0_addr" [activation_accelerator.cpp:1003]   --->   Operation 191 'load' 'x_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 192 [4/4] (6.43ns)   --->   "%x_assign = fsub i32 %x_0_load, i32 %max_val_31_read" [activation_accelerator.cpp:1003]   --->   Operation 192 'fsub' 'x_assign' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 193 [1/2] (1.23ns)   --->   "%x_1_load = load i12 %x_1_addr" [activation_accelerator.cpp:1003]   --->   Operation 193 'load' 'x_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 194 [4/4] (6.43ns)   --->   "%x_assign_s = fsub i32 %x_1_load, i32 %max_val_31_read" [activation_accelerator.cpp:1003]   --->   Operation 194 'fsub' 'x_assign_s' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 195 [1/2] (1.23ns)   --->   "%x_2_load = load i12 %x_2_addr" [activation_accelerator.cpp:1003]   --->   Operation 195 'load' 'x_2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 196 [4/4] (6.43ns)   --->   "%x_assign_1 = fsub i32 %x_2_load, i32 %max_val_31_read" [activation_accelerator.cpp:1003]   --->   Operation 196 'fsub' 'x_assign_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 197 [1/2] (1.23ns)   --->   "%x_3_load = load i12 %x_3_addr" [activation_accelerator.cpp:1003]   --->   Operation 197 'load' 'x_3_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 198 [4/4] (6.43ns)   --->   "%x_assign_2 = fsub i32 %x_3_load, i32 %max_val_31_read" [activation_accelerator.cpp:1003]   --->   Operation 198 'fsub' 'x_assign_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 199 [1/2] (1.23ns)   --->   "%x_4_load = load i12 %x_4_addr" [activation_accelerator.cpp:1003]   --->   Operation 199 'load' 'x_4_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 200 [4/4] (6.43ns)   --->   "%x_assign_3 = fsub i32 %x_4_load, i32 %max_val_31_read" [activation_accelerator.cpp:1003]   --->   Operation 200 'fsub' 'x_assign_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 201 [1/2] (1.23ns)   --->   "%x_5_load = load i12 %x_5_addr" [activation_accelerator.cpp:1003]   --->   Operation 201 'load' 'x_5_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 202 [4/4] (6.43ns)   --->   "%x_assign_4 = fsub i32 %x_5_load, i32 %max_val_31_read" [activation_accelerator.cpp:1003]   --->   Operation 202 'fsub' 'x_assign_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 203 [1/2] (1.23ns)   --->   "%x_6_load = load i12 %x_6_addr" [activation_accelerator.cpp:1003]   --->   Operation 203 'load' 'x_6_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 204 [4/4] (6.43ns)   --->   "%x_assign_5 = fsub i32 %x_6_load, i32 %max_val_31_read" [activation_accelerator.cpp:1003]   --->   Operation 204 'fsub' 'x_assign_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 205 [1/2] (1.23ns)   --->   "%x_7_load = load i12 %x_7_addr" [activation_accelerator.cpp:1003]   --->   Operation 205 'load' 'x_7_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 206 [4/4] (6.43ns)   --->   "%x_assign_6 = fsub i32 %x_7_load, i32 %max_val_31_read" [activation_accelerator.cpp:1003]   --->   Operation 206 'fsub' 'x_assign_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 207 [1/2] (1.23ns)   --->   "%x_8_load = load i12 %x_8_addr" [activation_accelerator.cpp:1003]   --->   Operation 207 'load' 'x_8_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 208 [4/4] (6.43ns)   --->   "%x_assign_7 = fsub i32 %x_8_load, i32 %max_val_31_read" [activation_accelerator.cpp:1003]   --->   Operation 208 'fsub' 'x_assign_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 209 [1/2] (1.23ns)   --->   "%x_9_load = load i12 %x_9_addr" [activation_accelerator.cpp:1003]   --->   Operation 209 'load' 'x_9_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 210 [4/4] (6.43ns)   --->   "%x_assign_8 = fsub i32 %x_9_load, i32 %max_val_31_read" [activation_accelerator.cpp:1003]   --->   Operation 210 'fsub' 'x_assign_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 211 [1/2] (1.23ns)   --->   "%x_10_load = load i12 %x_10_addr" [activation_accelerator.cpp:1003]   --->   Operation 211 'load' 'x_10_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 212 [4/4] (6.43ns)   --->   "%x_assign_9 = fsub i32 %x_10_load, i32 %max_val_31_read" [activation_accelerator.cpp:1003]   --->   Operation 212 'fsub' 'x_assign_9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 213 [1/2] (1.23ns)   --->   "%x_11_load = load i12 %x_11_addr" [activation_accelerator.cpp:1003]   --->   Operation 213 'load' 'x_11_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 214 [4/4] (6.43ns)   --->   "%x_assign_10 = fsub i32 %x_11_load, i32 %max_val_31_read" [activation_accelerator.cpp:1003]   --->   Operation 214 'fsub' 'x_assign_10' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 215 [1/2] (1.23ns)   --->   "%x_12_load = load i12 %x_12_addr" [activation_accelerator.cpp:1003]   --->   Operation 215 'load' 'x_12_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 216 [4/4] (6.43ns)   --->   "%x_assign_11 = fsub i32 %x_12_load, i32 %max_val_31_read" [activation_accelerator.cpp:1003]   --->   Operation 216 'fsub' 'x_assign_11' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 217 [1/2] (1.23ns)   --->   "%x_13_load = load i12 %x_13_addr" [activation_accelerator.cpp:1003]   --->   Operation 217 'load' 'x_13_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 218 [4/4] (6.43ns)   --->   "%x_assign_12 = fsub i32 %x_13_load, i32 %max_val_31_read" [activation_accelerator.cpp:1003]   --->   Operation 218 'fsub' 'x_assign_12' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 219 [1/2] (1.23ns)   --->   "%x_14_load = load i12 %x_14_addr" [activation_accelerator.cpp:1003]   --->   Operation 219 'load' 'x_14_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 220 [4/4] (6.43ns)   --->   "%x_assign_13 = fsub i32 %x_14_load, i32 %max_val_31_read" [activation_accelerator.cpp:1003]   --->   Operation 220 'fsub' 'x_assign_13' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 221 [1/2] (1.23ns)   --->   "%x_15_load = load i12 %x_15_addr" [activation_accelerator.cpp:1003]   --->   Operation 221 'load' 'x_15_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 222 [4/4] (6.43ns)   --->   "%x_assign_14 = fsub i32 %x_15_load, i32 %max_val_31_read" [activation_accelerator.cpp:1003]   --->   Operation 222 'fsub' 'x_assign_14' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 223 [1/2] (1.23ns)   --->   "%x_0_load_3 = load i12 %x_0_addr_3" [activation_accelerator.cpp:1003]   --->   Operation 223 'load' 'x_0_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 224 [4/4] (6.43ns)   --->   "%x_assign_15 = fsub i32 %x_0_load_3, i32 %max_val_31_read" [activation_accelerator.cpp:1003]   --->   Operation 224 'fsub' 'x_assign_15' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 225 [1/2] (1.23ns)   --->   "%x_1_load_3 = load i12 %x_1_addr_3" [activation_accelerator.cpp:1003]   --->   Operation 225 'load' 'x_1_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 226 [4/4] (6.43ns)   --->   "%x_assign_16 = fsub i32 %x_1_load_3, i32 %max_val_31_read" [activation_accelerator.cpp:1003]   --->   Operation 226 'fsub' 'x_assign_16' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 227 [1/2] (1.23ns)   --->   "%x_2_load_3 = load i12 %x_2_addr_3" [activation_accelerator.cpp:1003]   --->   Operation 227 'load' 'x_2_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 228 [4/4] (6.43ns)   --->   "%x_assign_17 = fsub i32 %x_2_load_3, i32 %max_val_31_read" [activation_accelerator.cpp:1003]   --->   Operation 228 'fsub' 'x_assign_17' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 229 [1/2] (1.23ns)   --->   "%x_3_load_3 = load i12 %x_3_addr_3" [activation_accelerator.cpp:1003]   --->   Operation 229 'load' 'x_3_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 230 [4/4] (6.43ns)   --->   "%x_assign_18 = fsub i32 %x_3_load_3, i32 %max_val_31_read" [activation_accelerator.cpp:1003]   --->   Operation 230 'fsub' 'x_assign_18' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 231 [1/2] (1.23ns)   --->   "%x_4_load_3 = load i12 %x_4_addr_3" [activation_accelerator.cpp:1003]   --->   Operation 231 'load' 'x_4_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 232 [4/4] (6.43ns)   --->   "%x_assign_19 = fsub i32 %x_4_load_3, i32 %max_val_31_read" [activation_accelerator.cpp:1003]   --->   Operation 232 'fsub' 'x_assign_19' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 233 [1/2] (1.23ns)   --->   "%x_5_load_3 = load i12 %x_5_addr_3" [activation_accelerator.cpp:1003]   --->   Operation 233 'load' 'x_5_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 234 [4/4] (6.43ns)   --->   "%x_assign_20 = fsub i32 %x_5_load_3, i32 %max_val_31_read" [activation_accelerator.cpp:1003]   --->   Operation 234 'fsub' 'x_assign_20' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 235 [1/2] (1.23ns)   --->   "%x_6_load_3 = load i12 %x_6_addr_3" [activation_accelerator.cpp:1003]   --->   Operation 235 'load' 'x_6_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 236 [4/4] (6.43ns)   --->   "%x_assign_21 = fsub i32 %x_6_load_3, i32 %max_val_31_read" [activation_accelerator.cpp:1003]   --->   Operation 236 'fsub' 'x_assign_21' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 237 [1/2] (1.23ns)   --->   "%x_7_load_3 = load i12 %x_7_addr_3" [activation_accelerator.cpp:1003]   --->   Operation 237 'load' 'x_7_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 238 [4/4] (6.43ns)   --->   "%x_assign_22 = fsub i32 %x_7_load_3, i32 %max_val_31_read" [activation_accelerator.cpp:1003]   --->   Operation 238 'fsub' 'x_assign_22' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 239 [1/2] (1.23ns)   --->   "%x_8_load_3 = load i12 %x_8_addr_3" [activation_accelerator.cpp:1003]   --->   Operation 239 'load' 'x_8_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 240 [4/4] (6.43ns)   --->   "%x_assign_23 = fsub i32 %x_8_load_3, i32 %max_val_31_read" [activation_accelerator.cpp:1003]   --->   Operation 240 'fsub' 'x_assign_23' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 241 [1/2] (1.23ns)   --->   "%x_9_load_3 = load i12 %x_9_addr_3" [activation_accelerator.cpp:1003]   --->   Operation 241 'load' 'x_9_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 242 [4/4] (6.43ns)   --->   "%x_assign_24 = fsub i32 %x_9_load_3, i32 %max_val_31_read" [activation_accelerator.cpp:1003]   --->   Operation 242 'fsub' 'x_assign_24' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 243 [1/2] (1.23ns)   --->   "%x_10_load_3 = load i12 %x_10_addr_3" [activation_accelerator.cpp:1003]   --->   Operation 243 'load' 'x_10_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 244 [4/4] (6.43ns)   --->   "%x_assign_25 = fsub i32 %x_10_load_3, i32 %max_val_31_read" [activation_accelerator.cpp:1003]   --->   Operation 244 'fsub' 'x_assign_25' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 245 [1/2] (1.23ns)   --->   "%x_11_load_3 = load i12 %x_11_addr_3" [activation_accelerator.cpp:1003]   --->   Operation 245 'load' 'x_11_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 246 [4/4] (6.43ns)   --->   "%x_assign_26 = fsub i32 %x_11_load_3, i32 %max_val_31_read" [activation_accelerator.cpp:1003]   --->   Operation 246 'fsub' 'x_assign_26' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 247 [1/2] (1.23ns)   --->   "%x_12_load_3 = load i12 %x_12_addr_3" [activation_accelerator.cpp:1003]   --->   Operation 247 'load' 'x_12_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 248 [4/4] (6.43ns)   --->   "%x_assign_27 = fsub i32 %x_12_load_3, i32 %max_val_31_read" [activation_accelerator.cpp:1003]   --->   Operation 248 'fsub' 'x_assign_27' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 249 [1/2] (1.23ns)   --->   "%x_13_load_3 = load i12 %x_13_addr_3" [activation_accelerator.cpp:1003]   --->   Operation 249 'load' 'x_13_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 250 [4/4] (6.43ns)   --->   "%x_assign_28 = fsub i32 %x_13_load_3, i32 %max_val_31_read" [activation_accelerator.cpp:1003]   --->   Operation 250 'fsub' 'x_assign_28' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 251 [1/2] (1.23ns)   --->   "%x_14_load_3 = load i12 %x_14_addr_3" [activation_accelerator.cpp:1003]   --->   Operation 251 'load' 'x_14_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 252 [4/4] (6.43ns)   --->   "%x_assign_29 = fsub i32 %x_14_load_3, i32 %max_val_31_read" [activation_accelerator.cpp:1003]   --->   Operation 252 'fsub' 'x_assign_29' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 253 [1/2] (1.23ns)   --->   "%x_15_load_3 = load i12 %x_15_addr_3" [activation_accelerator.cpp:1003]   --->   Operation 253 'load' 'x_15_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 254 [4/4] (6.43ns)   --->   "%x_assign_30 = fsub i32 %x_15_load_3, i32 %max_val_31_read" [activation_accelerator.cpp:1003]   --->   Operation 254 'fsub' 'x_assign_30' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.43>
ST_3 : Operation 255 [3/4] (6.43ns)   --->   "%x_assign = fsub i32 %x_0_load, i32 %max_val_31_read" [activation_accelerator.cpp:1003]   --->   Operation 255 'fsub' 'x_assign' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 256 [3/4] (6.43ns)   --->   "%x_assign_s = fsub i32 %x_1_load, i32 %max_val_31_read" [activation_accelerator.cpp:1003]   --->   Operation 256 'fsub' 'x_assign_s' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 257 [3/4] (6.43ns)   --->   "%x_assign_1 = fsub i32 %x_2_load, i32 %max_val_31_read" [activation_accelerator.cpp:1003]   --->   Operation 257 'fsub' 'x_assign_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 258 [3/4] (6.43ns)   --->   "%x_assign_2 = fsub i32 %x_3_load, i32 %max_val_31_read" [activation_accelerator.cpp:1003]   --->   Operation 258 'fsub' 'x_assign_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 259 [3/4] (6.43ns)   --->   "%x_assign_3 = fsub i32 %x_4_load, i32 %max_val_31_read" [activation_accelerator.cpp:1003]   --->   Operation 259 'fsub' 'x_assign_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 260 [3/4] (6.43ns)   --->   "%x_assign_4 = fsub i32 %x_5_load, i32 %max_val_31_read" [activation_accelerator.cpp:1003]   --->   Operation 260 'fsub' 'x_assign_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 261 [3/4] (6.43ns)   --->   "%x_assign_5 = fsub i32 %x_6_load, i32 %max_val_31_read" [activation_accelerator.cpp:1003]   --->   Operation 261 'fsub' 'x_assign_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 262 [3/4] (6.43ns)   --->   "%x_assign_6 = fsub i32 %x_7_load, i32 %max_val_31_read" [activation_accelerator.cpp:1003]   --->   Operation 262 'fsub' 'x_assign_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 263 [3/4] (6.43ns)   --->   "%x_assign_7 = fsub i32 %x_8_load, i32 %max_val_31_read" [activation_accelerator.cpp:1003]   --->   Operation 263 'fsub' 'x_assign_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 264 [3/4] (6.43ns)   --->   "%x_assign_8 = fsub i32 %x_9_load, i32 %max_val_31_read" [activation_accelerator.cpp:1003]   --->   Operation 264 'fsub' 'x_assign_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 265 [3/4] (6.43ns)   --->   "%x_assign_9 = fsub i32 %x_10_load, i32 %max_val_31_read" [activation_accelerator.cpp:1003]   --->   Operation 265 'fsub' 'x_assign_9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 266 [3/4] (6.43ns)   --->   "%x_assign_10 = fsub i32 %x_11_load, i32 %max_val_31_read" [activation_accelerator.cpp:1003]   --->   Operation 266 'fsub' 'x_assign_10' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 267 [3/4] (6.43ns)   --->   "%x_assign_11 = fsub i32 %x_12_load, i32 %max_val_31_read" [activation_accelerator.cpp:1003]   --->   Operation 267 'fsub' 'x_assign_11' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 268 [3/4] (6.43ns)   --->   "%x_assign_12 = fsub i32 %x_13_load, i32 %max_val_31_read" [activation_accelerator.cpp:1003]   --->   Operation 268 'fsub' 'x_assign_12' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 269 [3/4] (6.43ns)   --->   "%x_assign_13 = fsub i32 %x_14_load, i32 %max_val_31_read" [activation_accelerator.cpp:1003]   --->   Operation 269 'fsub' 'x_assign_13' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 270 [3/4] (6.43ns)   --->   "%x_assign_14 = fsub i32 %x_15_load, i32 %max_val_31_read" [activation_accelerator.cpp:1003]   --->   Operation 270 'fsub' 'x_assign_14' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 271 [3/4] (6.43ns)   --->   "%x_assign_15 = fsub i32 %x_0_load_3, i32 %max_val_31_read" [activation_accelerator.cpp:1003]   --->   Operation 271 'fsub' 'x_assign_15' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 272 [3/4] (6.43ns)   --->   "%x_assign_16 = fsub i32 %x_1_load_3, i32 %max_val_31_read" [activation_accelerator.cpp:1003]   --->   Operation 272 'fsub' 'x_assign_16' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 273 [3/4] (6.43ns)   --->   "%x_assign_17 = fsub i32 %x_2_load_3, i32 %max_val_31_read" [activation_accelerator.cpp:1003]   --->   Operation 273 'fsub' 'x_assign_17' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 274 [3/4] (6.43ns)   --->   "%x_assign_18 = fsub i32 %x_3_load_3, i32 %max_val_31_read" [activation_accelerator.cpp:1003]   --->   Operation 274 'fsub' 'x_assign_18' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 275 [3/4] (6.43ns)   --->   "%x_assign_19 = fsub i32 %x_4_load_3, i32 %max_val_31_read" [activation_accelerator.cpp:1003]   --->   Operation 275 'fsub' 'x_assign_19' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 276 [3/4] (6.43ns)   --->   "%x_assign_20 = fsub i32 %x_5_load_3, i32 %max_val_31_read" [activation_accelerator.cpp:1003]   --->   Operation 276 'fsub' 'x_assign_20' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 277 [3/4] (6.43ns)   --->   "%x_assign_21 = fsub i32 %x_6_load_3, i32 %max_val_31_read" [activation_accelerator.cpp:1003]   --->   Operation 277 'fsub' 'x_assign_21' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 278 [3/4] (6.43ns)   --->   "%x_assign_22 = fsub i32 %x_7_load_3, i32 %max_val_31_read" [activation_accelerator.cpp:1003]   --->   Operation 278 'fsub' 'x_assign_22' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 279 [3/4] (6.43ns)   --->   "%x_assign_23 = fsub i32 %x_8_load_3, i32 %max_val_31_read" [activation_accelerator.cpp:1003]   --->   Operation 279 'fsub' 'x_assign_23' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 280 [3/4] (6.43ns)   --->   "%x_assign_24 = fsub i32 %x_9_load_3, i32 %max_val_31_read" [activation_accelerator.cpp:1003]   --->   Operation 280 'fsub' 'x_assign_24' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 281 [3/4] (6.43ns)   --->   "%x_assign_25 = fsub i32 %x_10_load_3, i32 %max_val_31_read" [activation_accelerator.cpp:1003]   --->   Operation 281 'fsub' 'x_assign_25' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 282 [3/4] (6.43ns)   --->   "%x_assign_26 = fsub i32 %x_11_load_3, i32 %max_val_31_read" [activation_accelerator.cpp:1003]   --->   Operation 282 'fsub' 'x_assign_26' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 283 [3/4] (6.43ns)   --->   "%x_assign_27 = fsub i32 %x_12_load_3, i32 %max_val_31_read" [activation_accelerator.cpp:1003]   --->   Operation 283 'fsub' 'x_assign_27' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 284 [3/4] (6.43ns)   --->   "%x_assign_28 = fsub i32 %x_13_load_3, i32 %max_val_31_read" [activation_accelerator.cpp:1003]   --->   Operation 284 'fsub' 'x_assign_28' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 285 [3/4] (6.43ns)   --->   "%x_assign_29 = fsub i32 %x_14_load_3, i32 %max_val_31_read" [activation_accelerator.cpp:1003]   --->   Operation 285 'fsub' 'x_assign_29' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 286 [3/4] (6.43ns)   --->   "%x_assign_30 = fsub i32 %x_15_load_3, i32 %max_val_31_read" [activation_accelerator.cpp:1003]   --->   Operation 286 'fsub' 'x_assign_30' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.43>
ST_4 : Operation 287 [2/4] (6.43ns)   --->   "%x_assign = fsub i32 %x_0_load, i32 %max_val_31_read" [activation_accelerator.cpp:1003]   --->   Operation 287 'fsub' 'x_assign' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 288 [2/4] (6.43ns)   --->   "%x_assign_s = fsub i32 %x_1_load, i32 %max_val_31_read" [activation_accelerator.cpp:1003]   --->   Operation 288 'fsub' 'x_assign_s' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 289 [2/4] (6.43ns)   --->   "%x_assign_1 = fsub i32 %x_2_load, i32 %max_val_31_read" [activation_accelerator.cpp:1003]   --->   Operation 289 'fsub' 'x_assign_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 290 [2/4] (6.43ns)   --->   "%x_assign_2 = fsub i32 %x_3_load, i32 %max_val_31_read" [activation_accelerator.cpp:1003]   --->   Operation 290 'fsub' 'x_assign_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 291 [2/4] (6.43ns)   --->   "%x_assign_3 = fsub i32 %x_4_load, i32 %max_val_31_read" [activation_accelerator.cpp:1003]   --->   Operation 291 'fsub' 'x_assign_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 292 [2/4] (6.43ns)   --->   "%x_assign_4 = fsub i32 %x_5_load, i32 %max_val_31_read" [activation_accelerator.cpp:1003]   --->   Operation 292 'fsub' 'x_assign_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 293 [2/4] (6.43ns)   --->   "%x_assign_5 = fsub i32 %x_6_load, i32 %max_val_31_read" [activation_accelerator.cpp:1003]   --->   Operation 293 'fsub' 'x_assign_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 294 [2/4] (6.43ns)   --->   "%x_assign_6 = fsub i32 %x_7_load, i32 %max_val_31_read" [activation_accelerator.cpp:1003]   --->   Operation 294 'fsub' 'x_assign_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 295 [2/4] (6.43ns)   --->   "%x_assign_7 = fsub i32 %x_8_load, i32 %max_val_31_read" [activation_accelerator.cpp:1003]   --->   Operation 295 'fsub' 'x_assign_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 296 [2/4] (6.43ns)   --->   "%x_assign_8 = fsub i32 %x_9_load, i32 %max_val_31_read" [activation_accelerator.cpp:1003]   --->   Operation 296 'fsub' 'x_assign_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 297 [2/4] (6.43ns)   --->   "%x_assign_9 = fsub i32 %x_10_load, i32 %max_val_31_read" [activation_accelerator.cpp:1003]   --->   Operation 297 'fsub' 'x_assign_9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 298 [2/4] (6.43ns)   --->   "%x_assign_10 = fsub i32 %x_11_load, i32 %max_val_31_read" [activation_accelerator.cpp:1003]   --->   Operation 298 'fsub' 'x_assign_10' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 299 [2/4] (6.43ns)   --->   "%x_assign_11 = fsub i32 %x_12_load, i32 %max_val_31_read" [activation_accelerator.cpp:1003]   --->   Operation 299 'fsub' 'x_assign_11' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 300 [2/4] (6.43ns)   --->   "%x_assign_12 = fsub i32 %x_13_load, i32 %max_val_31_read" [activation_accelerator.cpp:1003]   --->   Operation 300 'fsub' 'x_assign_12' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 301 [2/4] (6.43ns)   --->   "%x_assign_13 = fsub i32 %x_14_load, i32 %max_val_31_read" [activation_accelerator.cpp:1003]   --->   Operation 301 'fsub' 'x_assign_13' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 302 [2/4] (6.43ns)   --->   "%x_assign_14 = fsub i32 %x_15_load, i32 %max_val_31_read" [activation_accelerator.cpp:1003]   --->   Operation 302 'fsub' 'x_assign_14' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 303 [2/4] (6.43ns)   --->   "%x_assign_15 = fsub i32 %x_0_load_3, i32 %max_val_31_read" [activation_accelerator.cpp:1003]   --->   Operation 303 'fsub' 'x_assign_15' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 304 [2/4] (6.43ns)   --->   "%x_assign_16 = fsub i32 %x_1_load_3, i32 %max_val_31_read" [activation_accelerator.cpp:1003]   --->   Operation 304 'fsub' 'x_assign_16' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 305 [2/4] (6.43ns)   --->   "%x_assign_17 = fsub i32 %x_2_load_3, i32 %max_val_31_read" [activation_accelerator.cpp:1003]   --->   Operation 305 'fsub' 'x_assign_17' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 306 [2/4] (6.43ns)   --->   "%x_assign_18 = fsub i32 %x_3_load_3, i32 %max_val_31_read" [activation_accelerator.cpp:1003]   --->   Operation 306 'fsub' 'x_assign_18' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 307 [2/4] (6.43ns)   --->   "%x_assign_19 = fsub i32 %x_4_load_3, i32 %max_val_31_read" [activation_accelerator.cpp:1003]   --->   Operation 307 'fsub' 'x_assign_19' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 308 [2/4] (6.43ns)   --->   "%x_assign_20 = fsub i32 %x_5_load_3, i32 %max_val_31_read" [activation_accelerator.cpp:1003]   --->   Operation 308 'fsub' 'x_assign_20' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 309 [2/4] (6.43ns)   --->   "%x_assign_21 = fsub i32 %x_6_load_3, i32 %max_val_31_read" [activation_accelerator.cpp:1003]   --->   Operation 309 'fsub' 'x_assign_21' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 310 [2/4] (6.43ns)   --->   "%x_assign_22 = fsub i32 %x_7_load_3, i32 %max_val_31_read" [activation_accelerator.cpp:1003]   --->   Operation 310 'fsub' 'x_assign_22' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 311 [2/4] (6.43ns)   --->   "%x_assign_23 = fsub i32 %x_8_load_3, i32 %max_val_31_read" [activation_accelerator.cpp:1003]   --->   Operation 311 'fsub' 'x_assign_23' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 312 [2/4] (6.43ns)   --->   "%x_assign_24 = fsub i32 %x_9_load_3, i32 %max_val_31_read" [activation_accelerator.cpp:1003]   --->   Operation 312 'fsub' 'x_assign_24' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 313 [2/4] (6.43ns)   --->   "%x_assign_25 = fsub i32 %x_10_load_3, i32 %max_val_31_read" [activation_accelerator.cpp:1003]   --->   Operation 313 'fsub' 'x_assign_25' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 314 [2/4] (6.43ns)   --->   "%x_assign_26 = fsub i32 %x_11_load_3, i32 %max_val_31_read" [activation_accelerator.cpp:1003]   --->   Operation 314 'fsub' 'x_assign_26' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 315 [2/4] (6.43ns)   --->   "%x_assign_27 = fsub i32 %x_12_load_3, i32 %max_val_31_read" [activation_accelerator.cpp:1003]   --->   Operation 315 'fsub' 'x_assign_27' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 316 [2/4] (6.43ns)   --->   "%x_assign_28 = fsub i32 %x_13_load_3, i32 %max_val_31_read" [activation_accelerator.cpp:1003]   --->   Operation 316 'fsub' 'x_assign_28' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 317 [2/4] (6.43ns)   --->   "%x_assign_29 = fsub i32 %x_14_load_3, i32 %max_val_31_read" [activation_accelerator.cpp:1003]   --->   Operation 317 'fsub' 'x_assign_29' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 318 [2/4] (6.43ns)   --->   "%x_assign_30 = fsub i32 %x_15_load_3, i32 %max_val_31_read" [activation_accelerator.cpp:1003]   --->   Operation 318 'fsub' 'x_assign_30' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 11.3>
ST_5 : Operation 319 [1/4] (6.43ns)   --->   "%x_assign = fsub i32 %x_0_load, i32 %max_val_31_read" [activation_accelerator.cpp:1003]   --->   Operation 319 'fsub' 'x_assign' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 320 [8/8] (4.91ns)   --->   "%ex = fexp i32 @llvm.exp.f32, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 320 'fexp' 'ex' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 321 [1/4] (6.43ns)   --->   "%x_assign_s = fsub i32 %x_1_load, i32 %max_val_31_read" [activation_accelerator.cpp:1003]   --->   Operation 321 'fsub' 'x_assign_s' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 322 [8/8] (4.91ns)   --->   "%ex_1 = fexp i32 @llvm.exp.f32, i32 %x_assign_s" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 322 'fexp' 'ex_1' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 323 [1/4] (6.43ns)   --->   "%x_assign_1 = fsub i32 %x_2_load, i32 %max_val_31_read" [activation_accelerator.cpp:1003]   --->   Operation 323 'fsub' 'x_assign_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 324 [8/8] (4.91ns)   --->   "%ex_2 = fexp i32 @llvm.exp.f32, i32 %x_assign_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 324 'fexp' 'ex_2' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 325 [1/4] (6.43ns)   --->   "%x_assign_2 = fsub i32 %x_3_load, i32 %max_val_31_read" [activation_accelerator.cpp:1003]   --->   Operation 325 'fsub' 'x_assign_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 326 [8/8] (4.91ns)   --->   "%ex_3 = fexp i32 @llvm.exp.f32, i32 %x_assign_2" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 326 'fexp' 'ex_3' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 327 [1/4] (6.43ns)   --->   "%x_assign_3 = fsub i32 %x_4_load, i32 %max_val_31_read" [activation_accelerator.cpp:1003]   --->   Operation 327 'fsub' 'x_assign_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 328 [8/8] (4.91ns)   --->   "%ex_4 = fexp i32 @llvm.exp.f32, i32 %x_assign_3" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 328 'fexp' 'ex_4' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 329 [1/4] (6.43ns)   --->   "%x_assign_4 = fsub i32 %x_5_load, i32 %max_val_31_read" [activation_accelerator.cpp:1003]   --->   Operation 329 'fsub' 'x_assign_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 330 [8/8] (4.91ns)   --->   "%ex_5 = fexp i32 @llvm.exp.f32, i32 %x_assign_4" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 330 'fexp' 'ex_5' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 331 [1/4] (6.43ns)   --->   "%x_assign_5 = fsub i32 %x_6_load, i32 %max_val_31_read" [activation_accelerator.cpp:1003]   --->   Operation 331 'fsub' 'x_assign_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 332 [8/8] (4.91ns)   --->   "%ex_6 = fexp i32 @llvm.exp.f32, i32 %x_assign_5" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 332 'fexp' 'ex_6' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 333 [1/4] (6.43ns)   --->   "%x_assign_6 = fsub i32 %x_7_load, i32 %max_val_31_read" [activation_accelerator.cpp:1003]   --->   Operation 333 'fsub' 'x_assign_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 334 [8/8] (4.91ns)   --->   "%ex_7 = fexp i32 @llvm.exp.f32, i32 %x_assign_6" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 334 'fexp' 'ex_7' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 335 [1/4] (6.43ns)   --->   "%x_assign_7 = fsub i32 %x_8_load, i32 %max_val_31_read" [activation_accelerator.cpp:1003]   --->   Operation 335 'fsub' 'x_assign_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 336 [8/8] (4.91ns)   --->   "%ex_8 = fexp i32 @llvm.exp.f32, i32 %x_assign_7" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 336 'fexp' 'ex_8' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 337 [1/4] (6.43ns)   --->   "%x_assign_8 = fsub i32 %x_9_load, i32 %max_val_31_read" [activation_accelerator.cpp:1003]   --->   Operation 337 'fsub' 'x_assign_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 338 [8/8] (4.91ns)   --->   "%ex_9 = fexp i32 @llvm.exp.f32, i32 %x_assign_8" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 338 'fexp' 'ex_9' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 339 [1/4] (6.43ns)   --->   "%x_assign_9 = fsub i32 %x_10_load, i32 %max_val_31_read" [activation_accelerator.cpp:1003]   --->   Operation 339 'fsub' 'x_assign_9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 340 [8/8] (4.91ns)   --->   "%ex_10 = fexp i32 @llvm.exp.f32, i32 %x_assign_9" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 340 'fexp' 'ex_10' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 341 [1/4] (6.43ns)   --->   "%x_assign_10 = fsub i32 %x_11_load, i32 %max_val_31_read" [activation_accelerator.cpp:1003]   --->   Operation 341 'fsub' 'x_assign_10' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 342 [8/8] (4.91ns)   --->   "%ex_11 = fexp i32 @llvm.exp.f32, i32 %x_assign_10" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 342 'fexp' 'ex_11' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 343 [1/4] (6.43ns)   --->   "%x_assign_11 = fsub i32 %x_12_load, i32 %max_val_31_read" [activation_accelerator.cpp:1003]   --->   Operation 343 'fsub' 'x_assign_11' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 344 [8/8] (4.91ns)   --->   "%ex_12 = fexp i32 @llvm.exp.f32, i32 %x_assign_11" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 344 'fexp' 'ex_12' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 345 [1/4] (6.43ns)   --->   "%x_assign_12 = fsub i32 %x_13_load, i32 %max_val_31_read" [activation_accelerator.cpp:1003]   --->   Operation 345 'fsub' 'x_assign_12' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 346 [8/8] (4.91ns)   --->   "%ex_13 = fexp i32 @llvm.exp.f32, i32 %x_assign_12" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 346 'fexp' 'ex_13' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 347 [1/4] (6.43ns)   --->   "%x_assign_13 = fsub i32 %x_14_load, i32 %max_val_31_read" [activation_accelerator.cpp:1003]   --->   Operation 347 'fsub' 'x_assign_13' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 348 [8/8] (4.91ns)   --->   "%ex_14 = fexp i32 @llvm.exp.f32, i32 %x_assign_13" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 348 'fexp' 'ex_14' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 349 [1/4] (6.43ns)   --->   "%x_assign_14 = fsub i32 %x_15_load, i32 %max_val_31_read" [activation_accelerator.cpp:1003]   --->   Operation 349 'fsub' 'x_assign_14' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 350 [8/8] (4.91ns)   --->   "%ex_15 = fexp i32 @llvm.exp.f32, i32 %x_assign_14" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 350 'fexp' 'ex_15' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 351 [1/4] (6.43ns)   --->   "%x_assign_15 = fsub i32 %x_0_load_3, i32 %max_val_31_read" [activation_accelerator.cpp:1003]   --->   Operation 351 'fsub' 'x_assign_15' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 352 [8/8] (4.91ns)   --->   "%ex_16 = fexp i32 @llvm.exp.f32, i32 %x_assign_15" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 352 'fexp' 'ex_16' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 353 [1/4] (6.43ns)   --->   "%x_assign_16 = fsub i32 %x_1_load_3, i32 %max_val_31_read" [activation_accelerator.cpp:1003]   --->   Operation 353 'fsub' 'x_assign_16' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 354 [8/8] (4.91ns)   --->   "%ex_17 = fexp i32 @llvm.exp.f32, i32 %x_assign_16" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 354 'fexp' 'ex_17' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 355 [1/4] (6.43ns)   --->   "%x_assign_17 = fsub i32 %x_2_load_3, i32 %max_val_31_read" [activation_accelerator.cpp:1003]   --->   Operation 355 'fsub' 'x_assign_17' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 356 [8/8] (4.91ns)   --->   "%ex_18 = fexp i32 @llvm.exp.f32, i32 %x_assign_17" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 356 'fexp' 'ex_18' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 357 [1/4] (6.43ns)   --->   "%x_assign_18 = fsub i32 %x_3_load_3, i32 %max_val_31_read" [activation_accelerator.cpp:1003]   --->   Operation 357 'fsub' 'x_assign_18' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 358 [8/8] (4.91ns)   --->   "%ex_19 = fexp i32 @llvm.exp.f32, i32 %x_assign_18" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 358 'fexp' 'ex_19' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 359 [1/4] (6.43ns)   --->   "%x_assign_19 = fsub i32 %x_4_load_3, i32 %max_val_31_read" [activation_accelerator.cpp:1003]   --->   Operation 359 'fsub' 'x_assign_19' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 360 [8/8] (4.91ns)   --->   "%ex_20 = fexp i32 @llvm.exp.f32, i32 %x_assign_19" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 360 'fexp' 'ex_20' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 361 [1/4] (6.43ns)   --->   "%x_assign_20 = fsub i32 %x_5_load_3, i32 %max_val_31_read" [activation_accelerator.cpp:1003]   --->   Operation 361 'fsub' 'x_assign_20' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 362 [8/8] (4.91ns)   --->   "%ex_21 = fexp i32 @llvm.exp.f32, i32 %x_assign_20" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 362 'fexp' 'ex_21' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 363 [1/4] (6.43ns)   --->   "%x_assign_21 = fsub i32 %x_6_load_3, i32 %max_val_31_read" [activation_accelerator.cpp:1003]   --->   Operation 363 'fsub' 'x_assign_21' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 364 [8/8] (4.91ns)   --->   "%ex_22 = fexp i32 @llvm.exp.f32, i32 %x_assign_21" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 364 'fexp' 'ex_22' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 365 [1/4] (6.43ns)   --->   "%x_assign_22 = fsub i32 %x_7_load_3, i32 %max_val_31_read" [activation_accelerator.cpp:1003]   --->   Operation 365 'fsub' 'x_assign_22' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 366 [8/8] (4.91ns)   --->   "%ex_23 = fexp i32 @llvm.exp.f32, i32 %x_assign_22" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 366 'fexp' 'ex_23' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 367 [1/4] (6.43ns)   --->   "%x_assign_23 = fsub i32 %x_8_load_3, i32 %max_val_31_read" [activation_accelerator.cpp:1003]   --->   Operation 367 'fsub' 'x_assign_23' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 368 [8/8] (4.91ns)   --->   "%ex_24 = fexp i32 @llvm.exp.f32, i32 %x_assign_23" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 368 'fexp' 'ex_24' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 369 [1/4] (6.43ns)   --->   "%x_assign_24 = fsub i32 %x_9_load_3, i32 %max_val_31_read" [activation_accelerator.cpp:1003]   --->   Operation 369 'fsub' 'x_assign_24' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 370 [8/8] (4.91ns)   --->   "%ex_25 = fexp i32 @llvm.exp.f32, i32 %x_assign_24" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 370 'fexp' 'ex_25' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 371 [1/4] (6.43ns)   --->   "%x_assign_25 = fsub i32 %x_10_load_3, i32 %max_val_31_read" [activation_accelerator.cpp:1003]   --->   Operation 371 'fsub' 'x_assign_25' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 372 [8/8] (4.91ns)   --->   "%ex_26 = fexp i32 @llvm.exp.f32, i32 %x_assign_25" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 372 'fexp' 'ex_26' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 373 [1/4] (6.43ns)   --->   "%x_assign_26 = fsub i32 %x_11_load_3, i32 %max_val_31_read" [activation_accelerator.cpp:1003]   --->   Operation 373 'fsub' 'x_assign_26' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 374 [8/8] (4.91ns)   --->   "%ex_27 = fexp i32 @llvm.exp.f32, i32 %x_assign_26" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 374 'fexp' 'ex_27' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 375 [1/4] (6.43ns)   --->   "%x_assign_27 = fsub i32 %x_12_load_3, i32 %max_val_31_read" [activation_accelerator.cpp:1003]   --->   Operation 375 'fsub' 'x_assign_27' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 376 [8/8] (4.91ns)   --->   "%ex_28 = fexp i32 @llvm.exp.f32, i32 %x_assign_27" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 376 'fexp' 'ex_28' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 377 [1/4] (6.43ns)   --->   "%x_assign_28 = fsub i32 %x_13_load_3, i32 %max_val_31_read" [activation_accelerator.cpp:1003]   --->   Operation 377 'fsub' 'x_assign_28' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 378 [8/8] (4.91ns)   --->   "%ex_29 = fexp i32 @llvm.exp.f32, i32 %x_assign_28" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 378 'fexp' 'ex_29' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 379 [1/4] (6.43ns)   --->   "%x_assign_29 = fsub i32 %x_14_load_3, i32 %max_val_31_read" [activation_accelerator.cpp:1003]   --->   Operation 379 'fsub' 'x_assign_29' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 380 [8/8] (4.91ns)   --->   "%ex_30 = fexp i32 @llvm.exp.f32, i32 %x_assign_29" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 380 'fexp' 'ex_30' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 381 [1/4] (6.43ns)   --->   "%x_assign_30 = fsub i32 %x_15_load_3, i32 %max_val_31_read" [activation_accelerator.cpp:1003]   --->   Operation 381 'fsub' 'x_assign_30' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 382 [8/8] (4.91ns)   --->   "%ex_31 = fexp i32 @llvm.exp.f32, i32 %x_assign_30" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 382 'fexp' 'ex_31' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.91>
ST_6 : Operation 383 [7/8] (4.91ns)   --->   "%ex = fexp i32 @llvm.exp.f32, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 383 'fexp' 'ex' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 384 [7/8] (4.91ns)   --->   "%ex_1 = fexp i32 @llvm.exp.f32, i32 %x_assign_s" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 384 'fexp' 'ex_1' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 385 [7/8] (4.91ns)   --->   "%ex_2 = fexp i32 @llvm.exp.f32, i32 %x_assign_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 385 'fexp' 'ex_2' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 386 [7/8] (4.91ns)   --->   "%ex_3 = fexp i32 @llvm.exp.f32, i32 %x_assign_2" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 386 'fexp' 'ex_3' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 387 [7/8] (4.91ns)   --->   "%ex_4 = fexp i32 @llvm.exp.f32, i32 %x_assign_3" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 387 'fexp' 'ex_4' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 388 [7/8] (4.91ns)   --->   "%ex_5 = fexp i32 @llvm.exp.f32, i32 %x_assign_4" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 388 'fexp' 'ex_5' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 389 [7/8] (4.91ns)   --->   "%ex_6 = fexp i32 @llvm.exp.f32, i32 %x_assign_5" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 389 'fexp' 'ex_6' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 390 [7/8] (4.91ns)   --->   "%ex_7 = fexp i32 @llvm.exp.f32, i32 %x_assign_6" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 390 'fexp' 'ex_7' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 391 [7/8] (4.91ns)   --->   "%ex_8 = fexp i32 @llvm.exp.f32, i32 %x_assign_7" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 391 'fexp' 'ex_8' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 392 [7/8] (4.91ns)   --->   "%ex_9 = fexp i32 @llvm.exp.f32, i32 %x_assign_8" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 392 'fexp' 'ex_9' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 393 [7/8] (4.91ns)   --->   "%ex_10 = fexp i32 @llvm.exp.f32, i32 %x_assign_9" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 393 'fexp' 'ex_10' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 394 [7/8] (4.91ns)   --->   "%ex_11 = fexp i32 @llvm.exp.f32, i32 %x_assign_10" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 394 'fexp' 'ex_11' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 395 [7/8] (4.91ns)   --->   "%ex_12 = fexp i32 @llvm.exp.f32, i32 %x_assign_11" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 395 'fexp' 'ex_12' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 396 [7/8] (4.91ns)   --->   "%ex_13 = fexp i32 @llvm.exp.f32, i32 %x_assign_12" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 396 'fexp' 'ex_13' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 397 [7/8] (4.91ns)   --->   "%ex_14 = fexp i32 @llvm.exp.f32, i32 %x_assign_13" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 397 'fexp' 'ex_14' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 398 [7/8] (4.91ns)   --->   "%ex_15 = fexp i32 @llvm.exp.f32, i32 %x_assign_14" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 398 'fexp' 'ex_15' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 399 [7/8] (4.91ns)   --->   "%ex_16 = fexp i32 @llvm.exp.f32, i32 %x_assign_15" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 399 'fexp' 'ex_16' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 400 [7/8] (4.91ns)   --->   "%ex_17 = fexp i32 @llvm.exp.f32, i32 %x_assign_16" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 400 'fexp' 'ex_17' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 401 [7/8] (4.91ns)   --->   "%ex_18 = fexp i32 @llvm.exp.f32, i32 %x_assign_17" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 401 'fexp' 'ex_18' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 402 [7/8] (4.91ns)   --->   "%ex_19 = fexp i32 @llvm.exp.f32, i32 %x_assign_18" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 402 'fexp' 'ex_19' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 403 [7/8] (4.91ns)   --->   "%ex_20 = fexp i32 @llvm.exp.f32, i32 %x_assign_19" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 403 'fexp' 'ex_20' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 404 [7/8] (4.91ns)   --->   "%ex_21 = fexp i32 @llvm.exp.f32, i32 %x_assign_20" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 404 'fexp' 'ex_21' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 405 [7/8] (4.91ns)   --->   "%ex_22 = fexp i32 @llvm.exp.f32, i32 %x_assign_21" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 405 'fexp' 'ex_22' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 406 [7/8] (4.91ns)   --->   "%ex_23 = fexp i32 @llvm.exp.f32, i32 %x_assign_22" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 406 'fexp' 'ex_23' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 407 [7/8] (4.91ns)   --->   "%ex_24 = fexp i32 @llvm.exp.f32, i32 %x_assign_23" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 407 'fexp' 'ex_24' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 408 [7/8] (4.91ns)   --->   "%ex_25 = fexp i32 @llvm.exp.f32, i32 %x_assign_24" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 408 'fexp' 'ex_25' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 409 [7/8] (4.91ns)   --->   "%ex_26 = fexp i32 @llvm.exp.f32, i32 %x_assign_25" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 409 'fexp' 'ex_26' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 410 [7/8] (4.91ns)   --->   "%ex_27 = fexp i32 @llvm.exp.f32, i32 %x_assign_26" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 410 'fexp' 'ex_27' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 411 [7/8] (4.91ns)   --->   "%ex_28 = fexp i32 @llvm.exp.f32, i32 %x_assign_27" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 411 'fexp' 'ex_28' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 412 [7/8] (4.91ns)   --->   "%ex_29 = fexp i32 @llvm.exp.f32, i32 %x_assign_28" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 412 'fexp' 'ex_29' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 413 [7/8] (4.91ns)   --->   "%ex_30 = fexp i32 @llvm.exp.f32, i32 %x_assign_29" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 413 'fexp' 'ex_30' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 414 [7/8] (4.91ns)   --->   "%ex_31 = fexp i32 @llvm.exp.f32, i32 %x_assign_30" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 414 'fexp' 'ex_31' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.91>
ST_7 : Operation 415 [6/8] (4.91ns)   --->   "%ex = fexp i32 @llvm.exp.f32, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 415 'fexp' 'ex' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 416 [6/8] (4.91ns)   --->   "%ex_1 = fexp i32 @llvm.exp.f32, i32 %x_assign_s" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 416 'fexp' 'ex_1' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 417 [6/8] (4.91ns)   --->   "%ex_2 = fexp i32 @llvm.exp.f32, i32 %x_assign_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 417 'fexp' 'ex_2' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 418 [6/8] (4.91ns)   --->   "%ex_3 = fexp i32 @llvm.exp.f32, i32 %x_assign_2" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 418 'fexp' 'ex_3' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 419 [6/8] (4.91ns)   --->   "%ex_4 = fexp i32 @llvm.exp.f32, i32 %x_assign_3" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 419 'fexp' 'ex_4' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 420 [6/8] (4.91ns)   --->   "%ex_5 = fexp i32 @llvm.exp.f32, i32 %x_assign_4" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 420 'fexp' 'ex_5' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 421 [6/8] (4.91ns)   --->   "%ex_6 = fexp i32 @llvm.exp.f32, i32 %x_assign_5" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 421 'fexp' 'ex_6' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 422 [6/8] (4.91ns)   --->   "%ex_7 = fexp i32 @llvm.exp.f32, i32 %x_assign_6" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 422 'fexp' 'ex_7' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 423 [6/8] (4.91ns)   --->   "%ex_8 = fexp i32 @llvm.exp.f32, i32 %x_assign_7" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 423 'fexp' 'ex_8' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 424 [6/8] (4.91ns)   --->   "%ex_9 = fexp i32 @llvm.exp.f32, i32 %x_assign_8" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 424 'fexp' 'ex_9' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 425 [6/8] (4.91ns)   --->   "%ex_10 = fexp i32 @llvm.exp.f32, i32 %x_assign_9" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 425 'fexp' 'ex_10' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 426 [6/8] (4.91ns)   --->   "%ex_11 = fexp i32 @llvm.exp.f32, i32 %x_assign_10" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 426 'fexp' 'ex_11' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 427 [6/8] (4.91ns)   --->   "%ex_12 = fexp i32 @llvm.exp.f32, i32 %x_assign_11" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 427 'fexp' 'ex_12' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 428 [6/8] (4.91ns)   --->   "%ex_13 = fexp i32 @llvm.exp.f32, i32 %x_assign_12" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 428 'fexp' 'ex_13' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 429 [6/8] (4.91ns)   --->   "%ex_14 = fexp i32 @llvm.exp.f32, i32 %x_assign_13" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 429 'fexp' 'ex_14' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 430 [6/8] (4.91ns)   --->   "%ex_15 = fexp i32 @llvm.exp.f32, i32 %x_assign_14" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 430 'fexp' 'ex_15' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 431 [6/8] (4.91ns)   --->   "%ex_16 = fexp i32 @llvm.exp.f32, i32 %x_assign_15" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 431 'fexp' 'ex_16' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 432 [6/8] (4.91ns)   --->   "%ex_17 = fexp i32 @llvm.exp.f32, i32 %x_assign_16" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 432 'fexp' 'ex_17' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 433 [6/8] (4.91ns)   --->   "%ex_18 = fexp i32 @llvm.exp.f32, i32 %x_assign_17" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 433 'fexp' 'ex_18' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 434 [6/8] (4.91ns)   --->   "%ex_19 = fexp i32 @llvm.exp.f32, i32 %x_assign_18" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 434 'fexp' 'ex_19' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 435 [6/8] (4.91ns)   --->   "%ex_20 = fexp i32 @llvm.exp.f32, i32 %x_assign_19" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 435 'fexp' 'ex_20' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 436 [6/8] (4.91ns)   --->   "%ex_21 = fexp i32 @llvm.exp.f32, i32 %x_assign_20" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 436 'fexp' 'ex_21' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 437 [6/8] (4.91ns)   --->   "%ex_22 = fexp i32 @llvm.exp.f32, i32 %x_assign_21" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 437 'fexp' 'ex_22' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 438 [6/8] (4.91ns)   --->   "%ex_23 = fexp i32 @llvm.exp.f32, i32 %x_assign_22" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 438 'fexp' 'ex_23' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 439 [6/8] (4.91ns)   --->   "%ex_24 = fexp i32 @llvm.exp.f32, i32 %x_assign_23" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 439 'fexp' 'ex_24' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 440 [6/8] (4.91ns)   --->   "%ex_25 = fexp i32 @llvm.exp.f32, i32 %x_assign_24" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 440 'fexp' 'ex_25' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 441 [6/8] (4.91ns)   --->   "%ex_26 = fexp i32 @llvm.exp.f32, i32 %x_assign_25" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 441 'fexp' 'ex_26' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 442 [6/8] (4.91ns)   --->   "%ex_27 = fexp i32 @llvm.exp.f32, i32 %x_assign_26" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 442 'fexp' 'ex_27' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 443 [6/8] (4.91ns)   --->   "%ex_28 = fexp i32 @llvm.exp.f32, i32 %x_assign_27" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 443 'fexp' 'ex_28' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 444 [6/8] (4.91ns)   --->   "%ex_29 = fexp i32 @llvm.exp.f32, i32 %x_assign_28" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 444 'fexp' 'ex_29' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 445 [6/8] (4.91ns)   --->   "%ex_30 = fexp i32 @llvm.exp.f32, i32 %x_assign_29" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 445 'fexp' 'ex_30' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 446 [6/8] (4.91ns)   --->   "%ex_31 = fexp i32 @llvm.exp.f32, i32 %x_assign_30" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 446 'fexp' 'ex_31' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.91>
ST_8 : Operation 447 [5/8] (4.91ns)   --->   "%ex = fexp i32 @llvm.exp.f32, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 447 'fexp' 'ex' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 448 [5/8] (4.91ns)   --->   "%ex_1 = fexp i32 @llvm.exp.f32, i32 %x_assign_s" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 448 'fexp' 'ex_1' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 449 [5/8] (4.91ns)   --->   "%ex_2 = fexp i32 @llvm.exp.f32, i32 %x_assign_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 449 'fexp' 'ex_2' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 450 [5/8] (4.91ns)   --->   "%ex_3 = fexp i32 @llvm.exp.f32, i32 %x_assign_2" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 450 'fexp' 'ex_3' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 451 [5/8] (4.91ns)   --->   "%ex_4 = fexp i32 @llvm.exp.f32, i32 %x_assign_3" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 451 'fexp' 'ex_4' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 452 [5/8] (4.91ns)   --->   "%ex_5 = fexp i32 @llvm.exp.f32, i32 %x_assign_4" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 452 'fexp' 'ex_5' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 453 [5/8] (4.91ns)   --->   "%ex_6 = fexp i32 @llvm.exp.f32, i32 %x_assign_5" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 453 'fexp' 'ex_6' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 454 [5/8] (4.91ns)   --->   "%ex_7 = fexp i32 @llvm.exp.f32, i32 %x_assign_6" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 454 'fexp' 'ex_7' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 455 [5/8] (4.91ns)   --->   "%ex_8 = fexp i32 @llvm.exp.f32, i32 %x_assign_7" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 455 'fexp' 'ex_8' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 456 [5/8] (4.91ns)   --->   "%ex_9 = fexp i32 @llvm.exp.f32, i32 %x_assign_8" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 456 'fexp' 'ex_9' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 457 [5/8] (4.91ns)   --->   "%ex_10 = fexp i32 @llvm.exp.f32, i32 %x_assign_9" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 457 'fexp' 'ex_10' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 458 [5/8] (4.91ns)   --->   "%ex_11 = fexp i32 @llvm.exp.f32, i32 %x_assign_10" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 458 'fexp' 'ex_11' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 459 [5/8] (4.91ns)   --->   "%ex_12 = fexp i32 @llvm.exp.f32, i32 %x_assign_11" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 459 'fexp' 'ex_12' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 460 [5/8] (4.91ns)   --->   "%ex_13 = fexp i32 @llvm.exp.f32, i32 %x_assign_12" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 460 'fexp' 'ex_13' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 461 [5/8] (4.91ns)   --->   "%ex_14 = fexp i32 @llvm.exp.f32, i32 %x_assign_13" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 461 'fexp' 'ex_14' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 462 [5/8] (4.91ns)   --->   "%ex_15 = fexp i32 @llvm.exp.f32, i32 %x_assign_14" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 462 'fexp' 'ex_15' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 463 [5/8] (4.91ns)   --->   "%ex_16 = fexp i32 @llvm.exp.f32, i32 %x_assign_15" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 463 'fexp' 'ex_16' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 464 [5/8] (4.91ns)   --->   "%ex_17 = fexp i32 @llvm.exp.f32, i32 %x_assign_16" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 464 'fexp' 'ex_17' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 465 [5/8] (4.91ns)   --->   "%ex_18 = fexp i32 @llvm.exp.f32, i32 %x_assign_17" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 465 'fexp' 'ex_18' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 466 [5/8] (4.91ns)   --->   "%ex_19 = fexp i32 @llvm.exp.f32, i32 %x_assign_18" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 466 'fexp' 'ex_19' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 467 [5/8] (4.91ns)   --->   "%ex_20 = fexp i32 @llvm.exp.f32, i32 %x_assign_19" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 467 'fexp' 'ex_20' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 468 [5/8] (4.91ns)   --->   "%ex_21 = fexp i32 @llvm.exp.f32, i32 %x_assign_20" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 468 'fexp' 'ex_21' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 469 [5/8] (4.91ns)   --->   "%ex_22 = fexp i32 @llvm.exp.f32, i32 %x_assign_21" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 469 'fexp' 'ex_22' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 470 [5/8] (4.91ns)   --->   "%ex_23 = fexp i32 @llvm.exp.f32, i32 %x_assign_22" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 470 'fexp' 'ex_23' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 471 [5/8] (4.91ns)   --->   "%ex_24 = fexp i32 @llvm.exp.f32, i32 %x_assign_23" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 471 'fexp' 'ex_24' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 472 [5/8] (4.91ns)   --->   "%ex_25 = fexp i32 @llvm.exp.f32, i32 %x_assign_24" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 472 'fexp' 'ex_25' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 473 [5/8] (4.91ns)   --->   "%ex_26 = fexp i32 @llvm.exp.f32, i32 %x_assign_25" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 473 'fexp' 'ex_26' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 474 [5/8] (4.91ns)   --->   "%ex_27 = fexp i32 @llvm.exp.f32, i32 %x_assign_26" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 474 'fexp' 'ex_27' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 475 [5/8] (4.91ns)   --->   "%ex_28 = fexp i32 @llvm.exp.f32, i32 %x_assign_27" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 475 'fexp' 'ex_28' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 476 [5/8] (4.91ns)   --->   "%ex_29 = fexp i32 @llvm.exp.f32, i32 %x_assign_28" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 476 'fexp' 'ex_29' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 477 [5/8] (4.91ns)   --->   "%ex_30 = fexp i32 @llvm.exp.f32, i32 %x_assign_29" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 477 'fexp' 'ex_30' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 478 [5/8] (4.91ns)   --->   "%ex_31 = fexp i32 @llvm.exp.f32, i32 %x_assign_30" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 478 'fexp' 'ex_31' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.91>
ST_9 : Operation 479 [4/8] (4.91ns)   --->   "%ex = fexp i32 @llvm.exp.f32, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 479 'fexp' 'ex' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 480 [4/8] (4.91ns)   --->   "%ex_1 = fexp i32 @llvm.exp.f32, i32 %x_assign_s" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 480 'fexp' 'ex_1' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 481 [4/8] (4.91ns)   --->   "%ex_2 = fexp i32 @llvm.exp.f32, i32 %x_assign_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 481 'fexp' 'ex_2' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 482 [4/8] (4.91ns)   --->   "%ex_3 = fexp i32 @llvm.exp.f32, i32 %x_assign_2" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 482 'fexp' 'ex_3' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 483 [4/8] (4.91ns)   --->   "%ex_4 = fexp i32 @llvm.exp.f32, i32 %x_assign_3" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 483 'fexp' 'ex_4' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 484 [4/8] (4.91ns)   --->   "%ex_5 = fexp i32 @llvm.exp.f32, i32 %x_assign_4" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 484 'fexp' 'ex_5' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 485 [4/8] (4.91ns)   --->   "%ex_6 = fexp i32 @llvm.exp.f32, i32 %x_assign_5" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 485 'fexp' 'ex_6' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 486 [4/8] (4.91ns)   --->   "%ex_7 = fexp i32 @llvm.exp.f32, i32 %x_assign_6" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 486 'fexp' 'ex_7' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 487 [4/8] (4.91ns)   --->   "%ex_8 = fexp i32 @llvm.exp.f32, i32 %x_assign_7" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 487 'fexp' 'ex_8' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 488 [4/8] (4.91ns)   --->   "%ex_9 = fexp i32 @llvm.exp.f32, i32 %x_assign_8" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 488 'fexp' 'ex_9' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 489 [4/8] (4.91ns)   --->   "%ex_10 = fexp i32 @llvm.exp.f32, i32 %x_assign_9" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 489 'fexp' 'ex_10' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 490 [4/8] (4.91ns)   --->   "%ex_11 = fexp i32 @llvm.exp.f32, i32 %x_assign_10" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 490 'fexp' 'ex_11' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 491 [4/8] (4.91ns)   --->   "%ex_12 = fexp i32 @llvm.exp.f32, i32 %x_assign_11" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 491 'fexp' 'ex_12' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 492 [4/8] (4.91ns)   --->   "%ex_13 = fexp i32 @llvm.exp.f32, i32 %x_assign_12" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 492 'fexp' 'ex_13' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 493 [4/8] (4.91ns)   --->   "%ex_14 = fexp i32 @llvm.exp.f32, i32 %x_assign_13" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 493 'fexp' 'ex_14' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 494 [4/8] (4.91ns)   --->   "%ex_15 = fexp i32 @llvm.exp.f32, i32 %x_assign_14" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 494 'fexp' 'ex_15' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 495 [4/8] (4.91ns)   --->   "%ex_16 = fexp i32 @llvm.exp.f32, i32 %x_assign_15" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 495 'fexp' 'ex_16' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 496 [4/8] (4.91ns)   --->   "%ex_17 = fexp i32 @llvm.exp.f32, i32 %x_assign_16" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 496 'fexp' 'ex_17' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 497 [4/8] (4.91ns)   --->   "%ex_18 = fexp i32 @llvm.exp.f32, i32 %x_assign_17" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 497 'fexp' 'ex_18' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 498 [4/8] (4.91ns)   --->   "%ex_19 = fexp i32 @llvm.exp.f32, i32 %x_assign_18" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 498 'fexp' 'ex_19' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 499 [4/8] (4.91ns)   --->   "%ex_20 = fexp i32 @llvm.exp.f32, i32 %x_assign_19" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 499 'fexp' 'ex_20' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 500 [4/8] (4.91ns)   --->   "%ex_21 = fexp i32 @llvm.exp.f32, i32 %x_assign_20" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 500 'fexp' 'ex_21' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 501 [4/8] (4.91ns)   --->   "%ex_22 = fexp i32 @llvm.exp.f32, i32 %x_assign_21" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 501 'fexp' 'ex_22' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 502 [4/8] (4.91ns)   --->   "%ex_23 = fexp i32 @llvm.exp.f32, i32 %x_assign_22" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 502 'fexp' 'ex_23' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 503 [4/8] (4.91ns)   --->   "%ex_24 = fexp i32 @llvm.exp.f32, i32 %x_assign_23" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 503 'fexp' 'ex_24' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 504 [4/8] (4.91ns)   --->   "%ex_25 = fexp i32 @llvm.exp.f32, i32 %x_assign_24" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 504 'fexp' 'ex_25' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 505 [4/8] (4.91ns)   --->   "%ex_26 = fexp i32 @llvm.exp.f32, i32 %x_assign_25" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 505 'fexp' 'ex_26' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 506 [4/8] (4.91ns)   --->   "%ex_27 = fexp i32 @llvm.exp.f32, i32 %x_assign_26" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 506 'fexp' 'ex_27' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 507 [4/8] (4.91ns)   --->   "%ex_28 = fexp i32 @llvm.exp.f32, i32 %x_assign_27" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 507 'fexp' 'ex_28' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 508 [4/8] (4.91ns)   --->   "%ex_29 = fexp i32 @llvm.exp.f32, i32 %x_assign_28" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 508 'fexp' 'ex_29' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 509 [4/8] (4.91ns)   --->   "%ex_30 = fexp i32 @llvm.exp.f32, i32 %x_assign_29" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 509 'fexp' 'ex_30' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 510 [4/8] (4.91ns)   --->   "%ex_31 = fexp i32 @llvm.exp.f32, i32 %x_assign_30" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 510 'fexp' 'ex_31' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.91>
ST_10 : Operation 511 [3/8] (4.91ns)   --->   "%ex = fexp i32 @llvm.exp.f32, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 511 'fexp' 'ex' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 512 [3/8] (4.91ns)   --->   "%ex_1 = fexp i32 @llvm.exp.f32, i32 %x_assign_s" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 512 'fexp' 'ex_1' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 513 [3/8] (4.91ns)   --->   "%ex_2 = fexp i32 @llvm.exp.f32, i32 %x_assign_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 513 'fexp' 'ex_2' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 514 [3/8] (4.91ns)   --->   "%ex_3 = fexp i32 @llvm.exp.f32, i32 %x_assign_2" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 514 'fexp' 'ex_3' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 515 [3/8] (4.91ns)   --->   "%ex_4 = fexp i32 @llvm.exp.f32, i32 %x_assign_3" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 515 'fexp' 'ex_4' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 516 [3/8] (4.91ns)   --->   "%ex_5 = fexp i32 @llvm.exp.f32, i32 %x_assign_4" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 516 'fexp' 'ex_5' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 517 [3/8] (4.91ns)   --->   "%ex_6 = fexp i32 @llvm.exp.f32, i32 %x_assign_5" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 517 'fexp' 'ex_6' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 518 [3/8] (4.91ns)   --->   "%ex_7 = fexp i32 @llvm.exp.f32, i32 %x_assign_6" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 518 'fexp' 'ex_7' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 519 [3/8] (4.91ns)   --->   "%ex_8 = fexp i32 @llvm.exp.f32, i32 %x_assign_7" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 519 'fexp' 'ex_8' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 520 [3/8] (4.91ns)   --->   "%ex_9 = fexp i32 @llvm.exp.f32, i32 %x_assign_8" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 520 'fexp' 'ex_9' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 521 [3/8] (4.91ns)   --->   "%ex_10 = fexp i32 @llvm.exp.f32, i32 %x_assign_9" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 521 'fexp' 'ex_10' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 522 [3/8] (4.91ns)   --->   "%ex_11 = fexp i32 @llvm.exp.f32, i32 %x_assign_10" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 522 'fexp' 'ex_11' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 523 [3/8] (4.91ns)   --->   "%ex_12 = fexp i32 @llvm.exp.f32, i32 %x_assign_11" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 523 'fexp' 'ex_12' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 524 [3/8] (4.91ns)   --->   "%ex_13 = fexp i32 @llvm.exp.f32, i32 %x_assign_12" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 524 'fexp' 'ex_13' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 525 [3/8] (4.91ns)   --->   "%ex_14 = fexp i32 @llvm.exp.f32, i32 %x_assign_13" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 525 'fexp' 'ex_14' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 526 [3/8] (4.91ns)   --->   "%ex_15 = fexp i32 @llvm.exp.f32, i32 %x_assign_14" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 526 'fexp' 'ex_15' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 527 [3/8] (4.91ns)   --->   "%ex_16 = fexp i32 @llvm.exp.f32, i32 %x_assign_15" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 527 'fexp' 'ex_16' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 528 [3/8] (4.91ns)   --->   "%ex_17 = fexp i32 @llvm.exp.f32, i32 %x_assign_16" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 528 'fexp' 'ex_17' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 529 [3/8] (4.91ns)   --->   "%ex_18 = fexp i32 @llvm.exp.f32, i32 %x_assign_17" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 529 'fexp' 'ex_18' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 530 [3/8] (4.91ns)   --->   "%ex_19 = fexp i32 @llvm.exp.f32, i32 %x_assign_18" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 530 'fexp' 'ex_19' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 531 [3/8] (4.91ns)   --->   "%ex_20 = fexp i32 @llvm.exp.f32, i32 %x_assign_19" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 531 'fexp' 'ex_20' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 532 [3/8] (4.91ns)   --->   "%ex_21 = fexp i32 @llvm.exp.f32, i32 %x_assign_20" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 532 'fexp' 'ex_21' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 533 [3/8] (4.91ns)   --->   "%ex_22 = fexp i32 @llvm.exp.f32, i32 %x_assign_21" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 533 'fexp' 'ex_22' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 534 [3/8] (4.91ns)   --->   "%ex_23 = fexp i32 @llvm.exp.f32, i32 %x_assign_22" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 534 'fexp' 'ex_23' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 535 [3/8] (4.91ns)   --->   "%ex_24 = fexp i32 @llvm.exp.f32, i32 %x_assign_23" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 535 'fexp' 'ex_24' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 536 [3/8] (4.91ns)   --->   "%ex_25 = fexp i32 @llvm.exp.f32, i32 %x_assign_24" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 536 'fexp' 'ex_25' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 537 [3/8] (4.91ns)   --->   "%ex_26 = fexp i32 @llvm.exp.f32, i32 %x_assign_25" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 537 'fexp' 'ex_26' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 538 [3/8] (4.91ns)   --->   "%ex_27 = fexp i32 @llvm.exp.f32, i32 %x_assign_26" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 538 'fexp' 'ex_27' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 539 [3/8] (4.91ns)   --->   "%ex_28 = fexp i32 @llvm.exp.f32, i32 %x_assign_27" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 539 'fexp' 'ex_28' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 540 [3/8] (4.91ns)   --->   "%ex_29 = fexp i32 @llvm.exp.f32, i32 %x_assign_28" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 540 'fexp' 'ex_29' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 541 [3/8] (4.91ns)   --->   "%ex_30 = fexp i32 @llvm.exp.f32, i32 %x_assign_29" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 541 'fexp' 'ex_30' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 542 [3/8] (4.91ns)   --->   "%ex_31 = fexp i32 @llvm.exp.f32, i32 %x_assign_30" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 542 'fexp' 'ex_31' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.91>
ST_11 : Operation 543 [2/8] (4.91ns)   --->   "%ex = fexp i32 @llvm.exp.f32, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 543 'fexp' 'ex' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 544 [2/8] (4.91ns)   --->   "%ex_1 = fexp i32 @llvm.exp.f32, i32 %x_assign_s" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 544 'fexp' 'ex_1' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 545 [2/8] (4.91ns)   --->   "%ex_2 = fexp i32 @llvm.exp.f32, i32 %x_assign_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 545 'fexp' 'ex_2' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 546 [2/8] (4.91ns)   --->   "%ex_3 = fexp i32 @llvm.exp.f32, i32 %x_assign_2" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 546 'fexp' 'ex_3' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 547 [2/8] (4.91ns)   --->   "%ex_4 = fexp i32 @llvm.exp.f32, i32 %x_assign_3" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 547 'fexp' 'ex_4' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 548 [2/8] (4.91ns)   --->   "%ex_5 = fexp i32 @llvm.exp.f32, i32 %x_assign_4" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 548 'fexp' 'ex_5' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 549 [2/8] (4.91ns)   --->   "%ex_6 = fexp i32 @llvm.exp.f32, i32 %x_assign_5" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 549 'fexp' 'ex_6' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 550 [2/8] (4.91ns)   --->   "%ex_7 = fexp i32 @llvm.exp.f32, i32 %x_assign_6" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 550 'fexp' 'ex_7' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 551 [2/8] (4.91ns)   --->   "%ex_8 = fexp i32 @llvm.exp.f32, i32 %x_assign_7" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 551 'fexp' 'ex_8' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 552 [2/8] (4.91ns)   --->   "%ex_9 = fexp i32 @llvm.exp.f32, i32 %x_assign_8" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 552 'fexp' 'ex_9' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 553 [2/8] (4.91ns)   --->   "%ex_10 = fexp i32 @llvm.exp.f32, i32 %x_assign_9" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 553 'fexp' 'ex_10' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 554 [2/8] (4.91ns)   --->   "%ex_11 = fexp i32 @llvm.exp.f32, i32 %x_assign_10" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 554 'fexp' 'ex_11' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 555 [2/8] (4.91ns)   --->   "%ex_12 = fexp i32 @llvm.exp.f32, i32 %x_assign_11" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 555 'fexp' 'ex_12' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 556 [2/8] (4.91ns)   --->   "%ex_13 = fexp i32 @llvm.exp.f32, i32 %x_assign_12" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 556 'fexp' 'ex_13' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 557 [2/8] (4.91ns)   --->   "%ex_14 = fexp i32 @llvm.exp.f32, i32 %x_assign_13" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 557 'fexp' 'ex_14' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 558 [2/8] (4.91ns)   --->   "%ex_15 = fexp i32 @llvm.exp.f32, i32 %x_assign_14" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 558 'fexp' 'ex_15' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 559 [2/8] (4.91ns)   --->   "%ex_16 = fexp i32 @llvm.exp.f32, i32 %x_assign_15" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 559 'fexp' 'ex_16' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 560 [2/8] (4.91ns)   --->   "%ex_17 = fexp i32 @llvm.exp.f32, i32 %x_assign_16" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 560 'fexp' 'ex_17' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 561 [2/8] (4.91ns)   --->   "%ex_18 = fexp i32 @llvm.exp.f32, i32 %x_assign_17" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 561 'fexp' 'ex_18' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 562 [2/8] (4.91ns)   --->   "%ex_19 = fexp i32 @llvm.exp.f32, i32 %x_assign_18" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 562 'fexp' 'ex_19' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 563 [2/8] (4.91ns)   --->   "%ex_20 = fexp i32 @llvm.exp.f32, i32 %x_assign_19" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 563 'fexp' 'ex_20' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 564 [2/8] (4.91ns)   --->   "%ex_21 = fexp i32 @llvm.exp.f32, i32 %x_assign_20" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 564 'fexp' 'ex_21' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 565 [2/8] (4.91ns)   --->   "%ex_22 = fexp i32 @llvm.exp.f32, i32 %x_assign_21" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 565 'fexp' 'ex_22' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 566 [2/8] (4.91ns)   --->   "%ex_23 = fexp i32 @llvm.exp.f32, i32 %x_assign_22" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 566 'fexp' 'ex_23' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 567 [2/8] (4.91ns)   --->   "%ex_24 = fexp i32 @llvm.exp.f32, i32 %x_assign_23" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 567 'fexp' 'ex_24' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 568 [2/8] (4.91ns)   --->   "%ex_25 = fexp i32 @llvm.exp.f32, i32 %x_assign_24" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 568 'fexp' 'ex_25' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 569 [2/8] (4.91ns)   --->   "%ex_26 = fexp i32 @llvm.exp.f32, i32 %x_assign_25" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 569 'fexp' 'ex_26' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 570 [2/8] (4.91ns)   --->   "%ex_27 = fexp i32 @llvm.exp.f32, i32 %x_assign_26" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 570 'fexp' 'ex_27' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 571 [2/8] (4.91ns)   --->   "%ex_28 = fexp i32 @llvm.exp.f32, i32 %x_assign_27" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 571 'fexp' 'ex_28' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 572 [2/8] (4.91ns)   --->   "%ex_29 = fexp i32 @llvm.exp.f32, i32 %x_assign_28" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 572 'fexp' 'ex_29' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 573 [2/8] (4.91ns)   --->   "%ex_30 = fexp i32 @llvm.exp.f32, i32 %x_assign_29" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 573 'fexp' 'ex_30' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 574 [2/8] (4.91ns)   --->   "%ex_31 = fexp i32 @llvm.exp.f32, i32 %x_assign_30" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 574 'fexp' 'ex_31' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 11> <Delay = 10.1>
ST_12 : Operation 575 [1/8] (4.91ns)   --->   "%ex = fexp i32 @llvm.exp.f32, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 575 'fexp' 'ex' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 576 [1/1] (0.00ns)   --->   "%zext_ln1005 = zext i11 %lshr_ln2" [activation_accelerator.cpp:1005]   --->   Operation 576 'zext' 'zext_ln1005' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 577 [1/1] (0.00ns)   --->   "%exp_x_addr = getelementptr i32 %exp_x, i64 0, i64 %zext_ln1005" [activation_accelerator.cpp:1005]   --->   Operation 577 'getelementptr' 'exp_x_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 578 [1/1] (1.23ns)   --->   "%store_ln1005 = store i32 %ex, i11 %exp_x_addr" [activation_accelerator.cpp:1005]   --->   Operation 578 'store' 'store_ln1005' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1536> <RAM>
ST_12 : Operation 579 [1/8] (4.91ns)   --->   "%ex_1 = fexp i32 @llvm.exp.f32, i32 %x_assign_s" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 579 'fexp' 'ex_1' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 580 [1/1] (0.00ns)   --->   "%exp_x_1_addr = getelementptr i32 %exp_x_1, i64 0, i64 %zext_ln1005" [activation_accelerator.cpp:1005]   --->   Operation 580 'getelementptr' 'exp_x_1_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 581 [1/1] (1.23ns)   --->   "%store_ln1005 = store i32 %ex_1, i11 %exp_x_1_addr" [activation_accelerator.cpp:1005]   --->   Operation 581 'store' 'store_ln1005' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1536> <RAM>
ST_12 : Operation 582 [1/8] (4.91ns)   --->   "%ex_2 = fexp i32 @llvm.exp.f32, i32 %x_assign_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 582 'fexp' 'ex_2' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 583 [1/1] (0.00ns)   --->   "%exp_x_2_addr = getelementptr i32 %exp_x_2, i64 0, i64 %zext_ln1005" [activation_accelerator.cpp:1005]   --->   Operation 583 'getelementptr' 'exp_x_2_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 584 [1/1] (1.23ns)   --->   "%store_ln1005 = store i32 %ex_2, i11 %exp_x_2_addr" [activation_accelerator.cpp:1005]   --->   Operation 584 'store' 'store_ln1005' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1536> <RAM>
ST_12 : Operation 585 [1/8] (4.91ns)   --->   "%ex_3 = fexp i32 @llvm.exp.f32, i32 %x_assign_2" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 585 'fexp' 'ex_3' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 586 [1/1] (0.00ns)   --->   "%exp_x_3_addr = getelementptr i32 %exp_x_3, i64 0, i64 %zext_ln1005" [activation_accelerator.cpp:1005]   --->   Operation 586 'getelementptr' 'exp_x_3_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 587 [1/1] (1.23ns)   --->   "%store_ln1005 = store i32 %ex_3, i11 %exp_x_3_addr" [activation_accelerator.cpp:1005]   --->   Operation 587 'store' 'store_ln1005' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1536> <RAM>
ST_12 : Operation 588 [1/8] (4.91ns)   --->   "%ex_4 = fexp i32 @llvm.exp.f32, i32 %x_assign_3" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 588 'fexp' 'ex_4' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 589 [1/1] (0.00ns)   --->   "%exp_x_4_addr = getelementptr i32 %exp_x_4, i64 0, i64 %zext_ln1005" [activation_accelerator.cpp:1005]   --->   Operation 589 'getelementptr' 'exp_x_4_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 590 [1/1] (1.23ns)   --->   "%store_ln1005 = store i32 %ex_4, i11 %exp_x_4_addr" [activation_accelerator.cpp:1005]   --->   Operation 590 'store' 'store_ln1005' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1536> <RAM>
ST_12 : Operation 591 [1/8] (4.91ns)   --->   "%ex_5 = fexp i32 @llvm.exp.f32, i32 %x_assign_4" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 591 'fexp' 'ex_5' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 592 [1/1] (0.00ns)   --->   "%exp_x_5_addr = getelementptr i32 %exp_x_5, i64 0, i64 %zext_ln1005" [activation_accelerator.cpp:1005]   --->   Operation 592 'getelementptr' 'exp_x_5_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 593 [1/1] (1.23ns)   --->   "%store_ln1005 = store i32 %ex_5, i11 %exp_x_5_addr" [activation_accelerator.cpp:1005]   --->   Operation 593 'store' 'store_ln1005' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1536> <RAM>
ST_12 : Operation 594 [1/8] (4.91ns)   --->   "%ex_6 = fexp i32 @llvm.exp.f32, i32 %x_assign_5" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 594 'fexp' 'ex_6' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 595 [1/1] (0.00ns)   --->   "%exp_x_6_addr = getelementptr i32 %exp_x_6, i64 0, i64 %zext_ln1005" [activation_accelerator.cpp:1005]   --->   Operation 595 'getelementptr' 'exp_x_6_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 596 [1/1] (1.23ns)   --->   "%store_ln1005 = store i32 %ex_6, i11 %exp_x_6_addr" [activation_accelerator.cpp:1005]   --->   Operation 596 'store' 'store_ln1005' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1536> <RAM>
ST_12 : Operation 597 [1/8] (4.91ns)   --->   "%ex_7 = fexp i32 @llvm.exp.f32, i32 %x_assign_6" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 597 'fexp' 'ex_7' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 598 [1/1] (0.00ns)   --->   "%exp_x_7_addr = getelementptr i32 %exp_x_7, i64 0, i64 %zext_ln1005" [activation_accelerator.cpp:1005]   --->   Operation 598 'getelementptr' 'exp_x_7_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 599 [1/1] (1.23ns)   --->   "%store_ln1005 = store i32 %ex_7, i11 %exp_x_7_addr" [activation_accelerator.cpp:1005]   --->   Operation 599 'store' 'store_ln1005' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1536> <RAM>
ST_12 : Operation 600 [1/8] (4.91ns)   --->   "%ex_8 = fexp i32 @llvm.exp.f32, i32 %x_assign_7" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 600 'fexp' 'ex_8' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 601 [1/1] (0.00ns)   --->   "%exp_x_8_addr = getelementptr i32 %exp_x_8, i64 0, i64 %zext_ln1005" [activation_accelerator.cpp:1005]   --->   Operation 601 'getelementptr' 'exp_x_8_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 602 [1/1] (1.23ns)   --->   "%store_ln1005 = store i32 %ex_8, i11 %exp_x_8_addr" [activation_accelerator.cpp:1005]   --->   Operation 602 'store' 'store_ln1005' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1536> <RAM>
ST_12 : Operation 603 [1/8] (4.91ns)   --->   "%ex_9 = fexp i32 @llvm.exp.f32, i32 %x_assign_8" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 603 'fexp' 'ex_9' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 604 [1/1] (0.00ns)   --->   "%exp_x_9_addr = getelementptr i32 %exp_x_9, i64 0, i64 %zext_ln1005" [activation_accelerator.cpp:1005]   --->   Operation 604 'getelementptr' 'exp_x_9_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 605 [1/1] (1.23ns)   --->   "%store_ln1005 = store i32 %ex_9, i11 %exp_x_9_addr" [activation_accelerator.cpp:1005]   --->   Operation 605 'store' 'store_ln1005' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1536> <RAM>
ST_12 : Operation 606 [1/8] (4.91ns)   --->   "%ex_10 = fexp i32 @llvm.exp.f32, i32 %x_assign_9" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 606 'fexp' 'ex_10' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 607 [1/1] (0.00ns)   --->   "%exp_x_10_addr = getelementptr i32 %exp_x_10, i64 0, i64 %zext_ln1005" [activation_accelerator.cpp:1005]   --->   Operation 607 'getelementptr' 'exp_x_10_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 608 [1/1] (1.23ns)   --->   "%store_ln1005 = store i32 %ex_10, i11 %exp_x_10_addr" [activation_accelerator.cpp:1005]   --->   Operation 608 'store' 'store_ln1005' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1536> <RAM>
ST_12 : Operation 609 [1/8] (4.91ns)   --->   "%ex_11 = fexp i32 @llvm.exp.f32, i32 %x_assign_10" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 609 'fexp' 'ex_11' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 610 [1/1] (0.00ns)   --->   "%exp_x_11_addr = getelementptr i32 %exp_x_11, i64 0, i64 %zext_ln1005" [activation_accelerator.cpp:1005]   --->   Operation 610 'getelementptr' 'exp_x_11_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 611 [1/1] (1.23ns)   --->   "%store_ln1005 = store i32 %ex_11, i11 %exp_x_11_addr" [activation_accelerator.cpp:1005]   --->   Operation 611 'store' 'store_ln1005' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1536> <RAM>
ST_12 : Operation 612 [1/8] (4.91ns)   --->   "%ex_12 = fexp i32 @llvm.exp.f32, i32 %x_assign_11" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 612 'fexp' 'ex_12' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 613 [1/1] (0.00ns)   --->   "%exp_x_12_addr = getelementptr i32 %exp_x_12, i64 0, i64 %zext_ln1005" [activation_accelerator.cpp:1005]   --->   Operation 613 'getelementptr' 'exp_x_12_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 614 [1/1] (1.23ns)   --->   "%store_ln1005 = store i32 %ex_12, i11 %exp_x_12_addr" [activation_accelerator.cpp:1005]   --->   Operation 614 'store' 'store_ln1005' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1536> <RAM>
ST_12 : Operation 615 [1/8] (4.91ns)   --->   "%ex_13 = fexp i32 @llvm.exp.f32, i32 %x_assign_12" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 615 'fexp' 'ex_13' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 616 [1/1] (0.00ns)   --->   "%exp_x_13_addr = getelementptr i32 %exp_x_13, i64 0, i64 %zext_ln1005" [activation_accelerator.cpp:1005]   --->   Operation 616 'getelementptr' 'exp_x_13_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 617 [1/1] (1.23ns)   --->   "%store_ln1005 = store i32 %ex_13, i11 %exp_x_13_addr" [activation_accelerator.cpp:1005]   --->   Operation 617 'store' 'store_ln1005' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1536> <RAM>
ST_12 : Operation 618 [1/8] (4.91ns)   --->   "%ex_14 = fexp i32 @llvm.exp.f32, i32 %x_assign_13" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 618 'fexp' 'ex_14' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 619 [1/1] (0.00ns)   --->   "%exp_x_14_addr = getelementptr i32 %exp_x_14, i64 0, i64 %zext_ln1005" [activation_accelerator.cpp:1005]   --->   Operation 619 'getelementptr' 'exp_x_14_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 620 [1/1] (1.23ns)   --->   "%store_ln1005 = store i32 %ex_14, i11 %exp_x_14_addr" [activation_accelerator.cpp:1005]   --->   Operation 620 'store' 'store_ln1005' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1536> <RAM>
ST_12 : Operation 621 [1/8] (4.91ns)   --->   "%ex_15 = fexp i32 @llvm.exp.f32, i32 %x_assign_14" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 621 'fexp' 'ex_15' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 622 [1/1] (0.00ns)   --->   "%exp_x_15_addr = getelementptr i32 %exp_x_15, i64 0, i64 %zext_ln1005" [activation_accelerator.cpp:1005]   --->   Operation 622 'getelementptr' 'exp_x_15_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 623 [1/1] (1.23ns)   --->   "%store_ln1005 = store i32 %ex_15, i11 %exp_x_15_addr" [activation_accelerator.cpp:1005]   --->   Operation 623 'store' 'store_ln1005' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1536> <RAM>
ST_12 : Operation 624 [1/8] (4.91ns)   --->   "%ex_16 = fexp i32 @llvm.exp.f32, i32 %x_assign_15" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 624 'fexp' 'ex_16' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 625 [1/1] (0.00ns)   --->   "%exp_x_16_addr = getelementptr i32 %exp_x_16, i64 0, i64 %zext_ln1005" [activation_accelerator.cpp:1005]   --->   Operation 625 'getelementptr' 'exp_x_16_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 626 [1/1] (1.23ns)   --->   "%store_ln1005 = store i32 %ex_16, i11 %exp_x_16_addr" [activation_accelerator.cpp:1005]   --->   Operation 626 'store' 'store_ln1005' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1536> <RAM>
ST_12 : Operation 627 [1/8] (4.91ns)   --->   "%ex_17 = fexp i32 @llvm.exp.f32, i32 %x_assign_16" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 627 'fexp' 'ex_17' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 628 [1/1] (0.00ns)   --->   "%exp_x_17_addr = getelementptr i32 %exp_x_17, i64 0, i64 %zext_ln1005" [activation_accelerator.cpp:1005]   --->   Operation 628 'getelementptr' 'exp_x_17_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 629 [1/1] (1.23ns)   --->   "%store_ln1005 = store i32 %ex_17, i11 %exp_x_17_addr" [activation_accelerator.cpp:1005]   --->   Operation 629 'store' 'store_ln1005' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1536> <RAM>
ST_12 : Operation 630 [1/8] (4.91ns)   --->   "%ex_18 = fexp i32 @llvm.exp.f32, i32 %x_assign_17" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 630 'fexp' 'ex_18' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 631 [1/1] (0.00ns)   --->   "%exp_x_18_addr = getelementptr i32 %exp_x_18, i64 0, i64 %zext_ln1005" [activation_accelerator.cpp:1005]   --->   Operation 631 'getelementptr' 'exp_x_18_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 632 [1/1] (1.23ns)   --->   "%store_ln1005 = store i32 %ex_18, i11 %exp_x_18_addr" [activation_accelerator.cpp:1005]   --->   Operation 632 'store' 'store_ln1005' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1536> <RAM>
ST_12 : Operation 633 [1/8] (4.91ns)   --->   "%ex_19 = fexp i32 @llvm.exp.f32, i32 %x_assign_18" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 633 'fexp' 'ex_19' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 634 [1/1] (0.00ns)   --->   "%exp_x_19_addr = getelementptr i32 %exp_x_19, i64 0, i64 %zext_ln1005" [activation_accelerator.cpp:1005]   --->   Operation 634 'getelementptr' 'exp_x_19_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 635 [1/1] (1.23ns)   --->   "%store_ln1005 = store i32 %ex_19, i11 %exp_x_19_addr" [activation_accelerator.cpp:1005]   --->   Operation 635 'store' 'store_ln1005' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1536> <RAM>
ST_12 : Operation 636 [1/8] (4.91ns)   --->   "%ex_20 = fexp i32 @llvm.exp.f32, i32 %x_assign_19" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 636 'fexp' 'ex_20' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 637 [1/1] (0.00ns)   --->   "%exp_x_20_addr = getelementptr i32 %exp_x_20, i64 0, i64 %zext_ln1005" [activation_accelerator.cpp:1005]   --->   Operation 637 'getelementptr' 'exp_x_20_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 638 [1/1] (1.23ns)   --->   "%store_ln1005 = store i32 %ex_20, i11 %exp_x_20_addr" [activation_accelerator.cpp:1005]   --->   Operation 638 'store' 'store_ln1005' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1536> <RAM>
ST_12 : Operation 639 [1/8] (4.91ns)   --->   "%ex_21 = fexp i32 @llvm.exp.f32, i32 %x_assign_20" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 639 'fexp' 'ex_21' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 640 [1/1] (0.00ns)   --->   "%exp_x_21_addr = getelementptr i32 %exp_x_21, i64 0, i64 %zext_ln1005" [activation_accelerator.cpp:1005]   --->   Operation 640 'getelementptr' 'exp_x_21_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 641 [1/1] (1.23ns)   --->   "%store_ln1005 = store i32 %ex_21, i11 %exp_x_21_addr" [activation_accelerator.cpp:1005]   --->   Operation 641 'store' 'store_ln1005' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1536> <RAM>
ST_12 : Operation 642 [1/8] (4.91ns)   --->   "%ex_22 = fexp i32 @llvm.exp.f32, i32 %x_assign_21" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 642 'fexp' 'ex_22' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 643 [1/1] (0.00ns)   --->   "%exp_x_22_addr = getelementptr i32 %exp_x_22, i64 0, i64 %zext_ln1005" [activation_accelerator.cpp:1005]   --->   Operation 643 'getelementptr' 'exp_x_22_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 644 [1/1] (1.23ns)   --->   "%store_ln1005 = store i32 %ex_22, i11 %exp_x_22_addr" [activation_accelerator.cpp:1005]   --->   Operation 644 'store' 'store_ln1005' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1536> <RAM>
ST_12 : Operation 645 [1/8] (4.91ns)   --->   "%ex_23 = fexp i32 @llvm.exp.f32, i32 %x_assign_22" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 645 'fexp' 'ex_23' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 646 [1/1] (0.00ns)   --->   "%exp_x_23_addr = getelementptr i32 %exp_x_23, i64 0, i64 %zext_ln1005" [activation_accelerator.cpp:1005]   --->   Operation 646 'getelementptr' 'exp_x_23_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 647 [1/1] (1.23ns)   --->   "%store_ln1005 = store i32 %ex_23, i11 %exp_x_23_addr" [activation_accelerator.cpp:1005]   --->   Operation 647 'store' 'store_ln1005' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1536> <RAM>
ST_12 : Operation 648 [1/8] (4.91ns)   --->   "%ex_24 = fexp i32 @llvm.exp.f32, i32 %x_assign_23" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 648 'fexp' 'ex_24' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 649 [1/1] (0.00ns)   --->   "%exp_x_24_addr = getelementptr i32 %exp_x_24, i64 0, i64 %zext_ln1005" [activation_accelerator.cpp:1005]   --->   Operation 649 'getelementptr' 'exp_x_24_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 650 [1/1] (1.23ns)   --->   "%store_ln1005 = store i32 %ex_24, i11 %exp_x_24_addr" [activation_accelerator.cpp:1005]   --->   Operation 650 'store' 'store_ln1005' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1536> <RAM>
ST_12 : Operation 651 [1/8] (4.91ns)   --->   "%ex_25 = fexp i32 @llvm.exp.f32, i32 %x_assign_24" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 651 'fexp' 'ex_25' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 652 [1/1] (0.00ns)   --->   "%exp_x_25_addr = getelementptr i32 %exp_x_25, i64 0, i64 %zext_ln1005" [activation_accelerator.cpp:1005]   --->   Operation 652 'getelementptr' 'exp_x_25_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 653 [1/1] (1.23ns)   --->   "%store_ln1005 = store i32 %ex_25, i11 %exp_x_25_addr" [activation_accelerator.cpp:1005]   --->   Operation 653 'store' 'store_ln1005' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1536> <RAM>
ST_12 : Operation 654 [1/8] (4.91ns)   --->   "%ex_26 = fexp i32 @llvm.exp.f32, i32 %x_assign_25" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 654 'fexp' 'ex_26' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 655 [1/1] (0.00ns)   --->   "%exp_x_26_addr = getelementptr i32 %exp_x_26, i64 0, i64 %zext_ln1005" [activation_accelerator.cpp:1005]   --->   Operation 655 'getelementptr' 'exp_x_26_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 656 [1/1] (1.23ns)   --->   "%store_ln1005 = store i32 %ex_26, i11 %exp_x_26_addr" [activation_accelerator.cpp:1005]   --->   Operation 656 'store' 'store_ln1005' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1536> <RAM>
ST_12 : Operation 657 [1/8] (4.91ns)   --->   "%ex_27 = fexp i32 @llvm.exp.f32, i32 %x_assign_26" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 657 'fexp' 'ex_27' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 658 [1/1] (0.00ns)   --->   "%exp_x_27_addr = getelementptr i32 %exp_x_27, i64 0, i64 %zext_ln1005" [activation_accelerator.cpp:1005]   --->   Operation 658 'getelementptr' 'exp_x_27_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 659 [1/1] (1.23ns)   --->   "%store_ln1005 = store i32 %ex_27, i11 %exp_x_27_addr" [activation_accelerator.cpp:1005]   --->   Operation 659 'store' 'store_ln1005' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1536> <RAM>
ST_12 : Operation 660 [1/8] (4.91ns)   --->   "%ex_28 = fexp i32 @llvm.exp.f32, i32 %x_assign_27" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 660 'fexp' 'ex_28' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 661 [1/1] (0.00ns)   --->   "%exp_x_28_addr = getelementptr i32 %exp_x_28, i64 0, i64 %zext_ln1005" [activation_accelerator.cpp:1005]   --->   Operation 661 'getelementptr' 'exp_x_28_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 662 [1/1] (1.23ns)   --->   "%store_ln1005 = store i32 %ex_28, i11 %exp_x_28_addr" [activation_accelerator.cpp:1005]   --->   Operation 662 'store' 'store_ln1005' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1536> <RAM>
ST_12 : Operation 663 [1/8] (4.91ns)   --->   "%ex_29 = fexp i32 @llvm.exp.f32, i32 %x_assign_28" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 663 'fexp' 'ex_29' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 664 [1/1] (0.00ns)   --->   "%exp_x_29_addr = getelementptr i32 %exp_x_29, i64 0, i64 %zext_ln1005" [activation_accelerator.cpp:1005]   --->   Operation 664 'getelementptr' 'exp_x_29_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 665 [1/1] (1.23ns)   --->   "%store_ln1005 = store i32 %ex_29, i11 %exp_x_29_addr" [activation_accelerator.cpp:1005]   --->   Operation 665 'store' 'store_ln1005' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1536> <RAM>
ST_12 : Operation 666 [1/8] (4.91ns)   --->   "%ex_30 = fexp i32 @llvm.exp.f32, i32 %x_assign_29" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 666 'fexp' 'ex_30' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 667 [1/1] (0.00ns)   --->   "%exp_x_30_addr = getelementptr i32 %exp_x_30, i64 0, i64 %zext_ln1005" [activation_accelerator.cpp:1005]   --->   Operation 667 'getelementptr' 'exp_x_30_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 668 [1/1] (1.23ns)   --->   "%store_ln1005 = store i32 %ex_30, i11 %exp_x_30_addr" [activation_accelerator.cpp:1005]   --->   Operation 668 'store' 'store_ln1005' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1536> <RAM>
ST_12 : Operation 669 [1/8] (4.91ns)   --->   "%ex_31 = fexp i32 @llvm.exp.f32, i32 %x_assign_30" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 669 'fexp' 'ex_31' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 670 [1/1] (0.00ns)   --->   "%exp_x_31_addr = getelementptr i32 %exp_x_31, i64 0, i64 %zext_ln1005" [activation_accelerator.cpp:1005]   --->   Operation 670 'getelementptr' 'exp_x_31_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 671 [1/1] (1.23ns)   --->   "%store_ln1005 = store i32 %ex_31, i11 %exp_x_31_addr" [activation_accelerator.cpp:1005]   --->   Operation 671 'store' 'store_ln1005' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1536> <RAM>
ST_12 : Operation 672 [1/1] (4.01ns)   --->   "%e_b = call i16 @f32_to_bf16_rne, i32 %ex" [activation_accelerator.cpp:1014]   --->   Operation 672 'call' 'e_b' <Predicate = true> <Delay = 4.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 673 [1/1] (0.00ns)   --->   "%mb = trunc i16 %e_b" [activation_accelerator.cpp:1014]   --->   Operation 673 'trunc' 'mb' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 674 [1/1] (0.00ns)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %e_b, i32 15" [./bf16_accl.h:127]   --->   Operation 674 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 675 [1/1] (0.00ns)   --->   "%eb = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %e_b, i32 7, i32 14" [./bf16_accl.h:128]   --->   Operation 675 'partselect' 'eb' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 676 [1/1] (0.00ns)   --->   "%zext_ln129_1 = zext i7 %mb" [./bf16_accl.h:129]   --->   Operation 676 'zext' 'zext_ln129_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 677 [1/1] (0.81ns)   --->   "%icmp_ln138 = icmp_eq  i7 %mb, i7 0" [./bf16_accl.h:138]   --->   Operation 677 'icmp' 'icmp_ln138' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 678 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145)   --->   "%trunc_ln6 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %e_b, i32 7, i32 13" [./bf16_accl.h:145]   --->   Operation 678 'partselect' 'trunc_ln6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 679 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145)   --->   "%or_ln145_31 = or i7 %trunc_ln6, i7 %mb" [./bf16_accl.h:145]   --->   Operation 679 'or' 'or_ln145_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 680 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %e_b, i32 14" [./bf16_accl.h:145]   --->   Operation 680 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 681 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145)   --->   "%or_ln1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_9, i7 %or_ln145_31" [./bf16_accl.h:145]   --->   Operation 681 'bitconcatenate' 'or_ln1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 682 [1/1] (0.84ns) (out node of the LUT)   --->   "%icmp_ln145 = icmp_eq  i8 %or_ln1, i8 0" [./bf16_accl.h:145]   --->   Operation 682 'icmp' 'icmp_ln145' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 683 [1/1] (0.84ns)   --->   "%icmp_ln158_1 = icmp_ne  i8 %eb, i8 0" [./bf16_accl.h:158]   --->   Operation 683 'icmp' 'icmp_ln158_1' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 684 [1/1] (0.00ns)   --->   "%or_ln158_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %mb" [./bf16_accl.h:158]   --->   Operation 684 'bitconcatenate' 'or_ln158_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 685 [1/1] (0.39ns)   --->   "%select_ln158_1 = select i1 %icmp_ln158_1, i8 %or_ln158_1, i8 %zext_ln129_1" [./bf16_accl.h:158]   --->   Operation 685 'select' 'select_ln158_1' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 686 [1/1] (0.84ns)   --->   "%icmp_ln163 = icmp_eq  i8 %eb, i8 0" [./bf16_accl.h:163]   --->   Operation 686 'icmp' 'icmp_ln163' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 687 [1/1] (0.39ns)   --->   "%eb1 = select i1 %icmp_ln163, i8 1, i8 %eb" [./bf16_accl.h:163]   --->   Operation 687 'select' 'eb1' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 688 [1/1] (4.01ns)   --->   "%e_b_1 = call i16 @f32_to_bf16_rne, i32 %ex_1" [activation_accelerator.cpp:1014]   --->   Operation 688 'call' 'e_b_1' <Predicate = true> <Delay = 4.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 689 [1/1] (0.00ns)   --->   "%mb_1 = trunc i16 %e_b_1" [activation_accelerator.cpp:1014]   --->   Operation 689 'trunc' 'mb_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 690 [1/1] (0.00ns)   --->   "%tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %e_b_1, i32 15" [./bf16_accl.h:127]   --->   Operation 690 'bitselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 691 [1/1] (0.00ns)   --->   "%eb_1 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %e_b_1, i32 7, i32 14" [./bf16_accl.h:128]   --->   Operation 691 'partselect' 'eb_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 692 [1/1] (0.00ns)   --->   "%zext_ln129_3 = zext i7 %mb_1" [./bf16_accl.h:129]   --->   Operation 692 'zext' 'zext_ln129_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 693 [1/1] (0.81ns)   --->   "%icmp_ln138_1 = icmp_eq  i7 %mb_1, i7 0" [./bf16_accl.h:138]   --->   Operation 693 'icmp' 'icmp_ln138_1' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 694 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145_1)   --->   "%trunc_ln145_1 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %e_b_1, i32 7, i32 13" [./bf16_accl.h:145]   --->   Operation 694 'partselect' 'trunc_ln145_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 695 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145_1)   --->   "%or_ln145_33 = or i7 %trunc_ln145_1, i7 %mb_1" [./bf16_accl.h:145]   --->   Operation 695 'or' 'or_ln145_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 696 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145_1)   --->   "%tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %e_b_1, i32 14" [./bf16_accl.h:145]   --->   Operation 696 'bitselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 697 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145_1)   --->   "%or_ln145_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_22, i7 %or_ln145_33" [./bf16_accl.h:145]   --->   Operation 697 'bitconcatenate' 'or_ln145_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 698 [1/1] (0.84ns) (out node of the LUT)   --->   "%icmp_ln145_1 = icmp_eq  i8 %or_ln145_1, i8 0" [./bf16_accl.h:145]   --->   Operation 698 'icmp' 'icmp_ln145_1' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 699 [1/1] (0.84ns)   --->   "%icmp_ln158_3 = icmp_ne  i8 %eb_1, i8 0" [./bf16_accl.h:158]   --->   Operation 699 'icmp' 'icmp_ln158_3' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 700 [1/1] (0.00ns)   --->   "%or_ln158_3 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %mb_1" [./bf16_accl.h:158]   --->   Operation 700 'bitconcatenate' 'or_ln158_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 701 [1/1] (0.39ns)   --->   "%select_ln158_3 = select i1 %icmp_ln158_3, i8 %or_ln158_3, i8 %zext_ln129_3" [./bf16_accl.h:158]   --->   Operation 701 'select' 'select_ln158_3' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 702 [1/1] (0.84ns)   --->   "%icmp_ln163_1 = icmp_eq  i8 %eb_1, i8 0" [./bf16_accl.h:163]   --->   Operation 702 'icmp' 'icmp_ln163_1' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 703 [1/1] (0.39ns)   --->   "%eb1_1 = select i1 %icmp_ln163_1, i8 1, i8 %eb_1" [./bf16_accl.h:163]   --->   Operation 703 'select' 'eb1_1' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 704 [1/1] (4.01ns)   --->   "%e_b_2 = call i16 @f32_to_bf16_rne, i32 %ex_2" [activation_accelerator.cpp:1014]   --->   Operation 704 'call' 'e_b_2' <Predicate = true> <Delay = 4.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 705 [1/1] (0.00ns)   --->   "%mb_2 = trunc i16 %e_b_2" [activation_accelerator.cpp:1014]   --->   Operation 705 'trunc' 'mb_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 706 [1/1] (0.00ns)   --->   "%tmp_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %e_b_2, i32 15" [./bf16_accl.h:127]   --->   Operation 706 'bitselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 707 [1/1] (0.00ns)   --->   "%eb_2 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %e_b_2, i32 7, i32 14" [./bf16_accl.h:128]   --->   Operation 707 'partselect' 'eb_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 708 [1/1] (0.00ns)   --->   "%zext_ln129_5 = zext i7 %mb_2" [./bf16_accl.h:129]   --->   Operation 708 'zext' 'zext_ln129_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 709 [1/1] (0.81ns)   --->   "%icmp_ln138_2 = icmp_eq  i7 %mb_2, i7 0" [./bf16_accl.h:138]   --->   Operation 709 'icmp' 'icmp_ln138_2' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 710 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145_2)   --->   "%trunc_ln145_2 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %e_b_2, i32 7, i32 13" [./bf16_accl.h:145]   --->   Operation 710 'partselect' 'trunc_ln145_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 711 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145_2)   --->   "%or_ln145_36 = or i7 %trunc_ln145_2, i7 %mb_2" [./bf16_accl.h:145]   --->   Operation 711 'or' 'or_ln145_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 712 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145_2)   --->   "%tmp_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %e_b_2, i32 14" [./bf16_accl.h:145]   --->   Operation 712 'bitselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 713 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145_2)   --->   "%or_ln145_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_35, i7 %or_ln145_36" [./bf16_accl.h:145]   --->   Operation 713 'bitconcatenate' 'or_ln145_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 714 [1/1] (0.84ns) (out node of the LUT)   --->   "%icmp_ln145_2 = icmp_eq  i8 %or_ln145_2, i8 0" [./bf16_accl.h:145]   --->   Operation 714 'icmp' 'icmp_ln145_2' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 715 [1/1] (0.84ns)   --->   "%icmp_ln158_5 = icmp_ne  i8 %eb_2, i8 0" [./bf16_accl.h:158]   --->   Operation 715 'icmp' 'icmp_ln158_5' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 716 [1/1] (0.00ns)   --->   "%or_ln158_5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %mb_2" [./bf16_accl.h:158]   --->   Operation 716 'bitconcatenate' 'or_ln158_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 717 [1/1] (0.39ns)   --->   "%select_ln158_5 = select i1 %icmp_ln158_5, i8 %or_ln158_5, i8 %zext_ln129_5" [./bf16_accl.h:158]   --->   Operation 717 'select' 'select_ln158_5' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 718 [1/1] (0.84ns)   --->   "%icmp_ln163_2 = icmp_eq  i8 %eb_2, i8 0" [./bf16_accl.h:163]   --->   Operation 718 'icmp' 'icmp_ln163_2' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 719 [1/1] (0.39ns)   --->   "%eb1_2 = select i1 %icmp_ln163_2, i8 1, i8 %eb_2" [./bf16_accl.h:163]   --->   Operation 719 'select' 'eb1_2' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 720 [1/1] (4.01ns)   --->   "%e_b_3 = call i16 @f32_to_bf16_rne, i32 %ex_3" [activation_accelerator.cpp:1014]   --->   Operation 720 'call' 'e_b_3' <Predicate = true> <Delay = 4.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 721 [1/1] (0.00ns)   --->   "%mb_3 = trunc i16 %e_b_3" [activation_accelerator.cpp:1014]   --->   Operation 721 'trunc' 'mb_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 722 [1/1] (0.00ns)   --->   "%tmp_44 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %e_b_3, i32 15" [./bf16_accl.h:127]   --->   Operation 722 'bitselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 723 [1/1] (0.00ns)   --->   "%eb_3 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %e_b_3, i32 7, i32 14" [./bf16_accl.h:128]   --->   Operation 723 'partselect' 'eb_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 724 [1/1] (0.00ns)   --->   "%zext_ln129_7 = zext i7 %mb_3" [./bf16_accl.h:129]   --->   Operation 724 'zext' 'zext_ln129_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 725 [1/1] (0.81ns)   --->   "%icmp_ln138_3 = icmp_eq  i7 %mb_3, i7 0" [./bf16_accl.h:138]   --->   Operation 725 'icmp' 'icmp_ln138_3' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 726 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145_3)   --->   "%trunc_ln145_3 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %e_b_3, i32 7, i32 13" [./bf16_accl.h:145]   --->   Operation 726 'partselect' 'trunc_ln145_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 727 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145_3)   --->   "%or_ln145_39 = or i7 %trunc_ln145_3, i7 %mb_3" [./bf16_accl.h:145]   --->   Operation 727 'or' 'or_ln145_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 728 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145_3)   --->   "%tmp_46 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %e_b_3, i32 14" [./bf16_accl.h:145]   --->   Operation 728 'bitselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 729 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145_3)   --->   "%or_ln145_3 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_46, i7 %or_ln145_39" [./bf16_accl.h:145]   --->   Operation 729 'bitconcatenate' 'or_ln145_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 730 [1/1] (0.84ns) (out node of the LUT)   --->   "%icmp_ln145_3 = icmp_eq  i8 %or_ln145_3, i8 0" [./bf16_accl.h:145]   --->   Operation 730 'icmp' 'icmp_ln145_3' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 731 [1/1] (0.84ns)   --->   "%icmp_ln158_7 = icmp_ne  i8 %eb_3, i8 0" [./bf16_accl.h:158]   --->   Operation 731 'icmp' 'icmp_ln158_7' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 732 [1/1] (0.00ns)   --->   "%or_ln158_7 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %mb_3" [./bf16_accl.h:158]   --->   Operation 732 'bitconcatenate' 'or_ln158_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 733 [1/1] (0.39ns)   --->   "%select_ln158_7 = select i1 %icmp_ln158_7, i8 %or_ln158_7, i8 %zext_ln129_7" [./bf16_accl.h:158]   --->   Operation 733 'select' 'select_ln158_7' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 734 [1/1] (0.84ns)   --->   "%icmp_ln163_3 = icmp_eq  i8 %eb_3, i8 0" [./bf16_accl.h:163]   --->   Operation 734 'icmp' 'icmp_ln163_3' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 735 [1/1] (0.39ns)   --->   "%eb1_3 = select i1 %icmp_ln163_3, i8 1, i8 %eb_3" [./bf16_accl.h:163]   --->   Operation 735 'select' 'eb1_3' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 736 [1/1] (4.01ns)   --->   "%e_b_4 = call i16 @f32_to_bf16_rne, i32 %ex_4" [activation_accelerator.cpp:1014]   --->   Operation 736 'call' 'e_b_4' <Predicate = true> <Delay = 4.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 737 [1/1] (0.00ns)   --->   "%mb_4 = trunc i16 %e_b_4" [activation_accelerator.cpp:1014]   --->   Operation 737 'trunc' 'mb_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 738 [1/1] (0.00ns)   --->   "%tmp_55 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %e_b_4, i32 15" [./bf16_accl.h:127]   --->   Operation 738 'bitselect' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 739 [1/1] (0.00ns)   --->   "%eb_4 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %e_b_4, i32 7, i32 14" [./bf16_accl.h:128]   --->   Operation 739 'partselect' 'eb_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 740 [1/1] (0.00ns)   --->   "%zext_ln129_9 = zext i7 %mb_4" [./bf16_accl.h:129]   --->   Operation 740 'zext' 'zext_ln129_9' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 741 [1/1] (0.81ns)   --->   "%icmp_ln138_4 = icmp_eq  i7 %mb_4, i7 0" [./bf16_accl.h:138]   --->   Operation 741 'icmp' 'icmp_ln138_4' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 742 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145_4)   --->   "%trunc_ln145_4 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %e_b_4, i32 7, i32 13" [./bf16_accl.h:145]   --->   Operation 742 'partselect' 'trunc_ln145_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 743 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145_4)   --->   "%or_ln145_42 = or i7 %trunc_ln145_4, i7 %mb_4" [./bf16_accl.h:145]   --->   Operation 743 'or' 'or_ln145_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 744 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145_4)   --->   "%tmp_57 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %e_b_4, i32 14" [./bf16_accl.h:145]   --->   Operation 744 'bitselect' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 745 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145_4)   --->   "%or_ln145_4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_57, i7 %or_ln145_42" [./bf16_accl.h:145]   --->   Operation 745 'bitconcatenate' 'or_ln145_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 746 [1/1] (0.84ns) (out node of the LUT)   --->   "%icmp_ln145_4 = icmp_eq  i8 %or_ln145_4, i8 0" [./bf16_accl.h:145]   --->   Operation 746 'icmp' 'icmp_ln145_4' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 747 [1/1] (0.84ns)   --->   "%icmp_ln158_9 = icmp_ne  i8 %eb_4, i8 0" [./bf16_accl.h:158]   --->   Operation 747 'icmp' 'icmp_ln158_9' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 748 [1/1] (0.00ns)   --->   "%or_ln158_9 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %mb_4" [./bf16_accl.h:158]   --->   Operation 748 'bitconcatenate' 'or_ln158_9' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 749 [1/1] (0.39ns)   --->   "%select_ln158_9 = select i1 %icmp_ln158_9, i8 %or_ln158_9, i8 %zext_ln129_9" [./bf16_accl.h:158]   --->   Operation 749 'select' 'select_ln158_9' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 750 [1/1] (0.84ns)   --->   "%icmp_ln163_4 = icmp_eq  i8 %eb_4, i8 0" [./bf16_accl.h:163]   --->   Operation 750 'icmp' 'icmp_ln163_4' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 751 [1/1] (0.39ns)   --->   "%eb1_4 = select i1 %icmp_ln163_4, i8 1, i8 %eb_4" [./bf16_accl.h:163]   --->   Operation 751 'select' 'eb1_4' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 752 [1/1] (4.01ns)   --->   "%e_b_5 = call i16 @f32_to_bf16_rne, i32 %ex_5" [activation_accelerator.cpp:1014]   --->   Operation 752 'call' 'e_b_5' <Predicate = true> <Delay = 4.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 753 [1/1] (0.00ns)   --->   "%mb_5 = trunc i16 %e_b_5" [activation_accelerator.cpp:1014]   --->   Operation 753 'trunc' 'mb_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 754 [1/1] (0.00ns)   --->   "%tmp_98 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %e_b_5, i32 15" [./bf16_accl.h:127]   --->   Operation 754 'bitselect' 'tmp_98' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 755 [1/1] (0.00ns)   --->   "%eb_5 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %e_b_5, i32 7, i32 14" [./bf16_accl.h:128]   --->   Operation 755 'partselect' 'eb_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 756 [1/1] (0.00ns)   --->   "%zext_ln129_11 = zext i7 %mb_5" [./bf16_accl.h:129]   --->   Operation 756 'zext' 'zext_ln129_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 757 [1/1] (0.81ns)   --->   "%icmp_ln138_5 = icmp_eq  i7 %mb_5, i7 0" [./bf16_accl.h:138]   --->   Operation 757 'icmp' 'icmp_ln138_5' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 758 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145_5)   --->   "%trunc_ln145_5 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %e_b_5, i32 7, i32 13" [./bf16_accl.h:145]   --->   Operation 758 'partselect' 'trunc_ln145_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 759 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145_5)   --->   "%or_ln145_45 = or i7 %trunc_ln145_5, i7 %mb_5" [./bf16_accl.h:145]   --->   Operation 759 'or' 'or_ln145_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 760 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145_5)   --->   "%tmp_101 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %e_b_5, i32 14" [./bf16_accl.h:145]   --->   Operation 760 'bitselect' 'tmp_101' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 761 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145_5)   --->   "%or_ln145_5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_101, i7 %or_ln145_45" [./bf16_accl.h:145]   --->   Operation 761 'bitconcatenate' 'or_ln145_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 762 [1/1] (0.84ns) (out node of the LUT)   --->   "%icmp_ln145_5 = icmp_eq  i8 %or_ln145_5, i8 0" [./bf16_accl.h:145]   --->   Operation 762 'icmp' 'icmp_ln145_5' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 763 [1/1] (0.84ns)   --->   "%icmp_ln158_11 = icmp_ne  i8 %eb_5, i8 0" [./bf16_accl.h:158]   --->   Operation 763 'icmp' 'icmp_ln158_11' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 764 [1/1] (0.00ns)   --->   "%or_ln158_10 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %mb_5" [./bf16_accl.h:158]   --->   Operation 764 'bitconcatenate' 'or_ln158_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 765 [1/1] (0.39ns)   --->   "%select_ln158_11 = select i1 %icmp_ln158_11, i8 %or_ln158_10, i8 %zext_ln129_11" [./bf16_accl.h:158]   --->   Operation 765 'select' 'select_ln158_11' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 766 [1/1] (0.84ns)   --->   "%icmp_ln163_5 = icmp_eq  i8 %eb_5, i8 0" [./bf16_accl.h:163]   --->   Operation 766 'icmp' 'icmp_ln163_5' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 767 [1/1] (0.39ns)   --->   "%eb1_5 = select i1 %icmp_ln163_5, i8 1, i8 %eb_5" [./bf16_accl.h:163]   --->   Operation 767 'select' 'eb1_5' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 768 [1/1] (4.01ns)   --->   "%e_b_6 = call i16 @f32_to_bf16_rne, i32 %ex_6" [activation_accelerator.cpp:1014]   --->   Operation 768 'call' 'e_b_6' <Predicate = true> <Delay = 4.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 769 [1/1] (0.00ns)   --->   "%mb_6 = trunc i16 %e_b_6" [activation_accelerator.cpp:1014]   --->   Operation 769 'trunc' 'mb_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 770 [1/1] (0.00ns)   --->   "%tmp_112 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %e_b_6, i32 15" [./bf16_accl.h:127]   --->   Operation 770 'bitselect' 'tmp_112' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 771 [1/1] (0.00ns)   --->   "%eb_6 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %e_b_6, i32 7, i32 14" [./bf16_accl.h:128]   --->   Operation 771 'partselect' 'eb_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 772 [1/1] (0.00ns)   --->   "%zext_ln129_13 = zext i7 %mb_6" [./bf16_accl.h:129]   --->   Operation 772 'zext' 'zext_ln129_13' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 773 [1/1] (0.81ns)   --->   "%icmp_ln138_6 = icmp_eq  i7 %mb_6, i7 0" [./bf16_accl.h:138]   --->   Operation 773 'icmp' 'icmp_ln138_6' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 774 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145_6)   --->   "%trunc_ln145_6 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %e_b_6, i32 7, i32 13" [./bf16_accl.h:145]   --->   Operation 774 'partselect' 'trunc_ln145_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 775 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145_6)   --->   "%or_ln145_48 = or i7 %trunc_ln145_6, i7 %mb_6" [./bf16_accl.h:145]   --->   Operation 775 'or' 'or_ln145_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 776 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145_6)   --->   "%tmp_114 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %e_b_6, i32 14" [./bf16_accl.h:145]   --->   Operation 776 'bitselect' 'tmp_114' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 777 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145_6)   --->   "%or_ln145_6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_114, i7 %or_ln145_48" [./bf16_accl.h:145]   --->   Operation 777 'bitconcatenate' 'or_ln145_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 778 [1/1] (0.84ns) (out node of the LUT)   --->   "%icmp_ln145_6 = icmp_eq  i8 %or_ln145_6, i8 0" [./bf16_accl.h:145]   --->   Operation 778 'icmp' 'icmp_ln145_6' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 779 [1/1] (0.84ns)   --->   "%icmp_ln158_13 = icmp_ne  i8 %eb_6, i8 0" [./bf16_accl.h:158]   --->   Operation 779 'icmp' 'icmp_ln158_13' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 780 [1/1] (0.00ns)   --->   "%or_ln158_12 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %mb_6" [./bf16_accl.h:158]   --->   Operation 780 'bitconcatenate' 'or_ln158_12' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 781 [1/1] (0.39ns)   --->   "%select_ln158_13 = select i1 %icmp_ln158_13, i8 %or_ln158_12, i8 %zext_ln129_13" [./bf16_accl.h:158]   --->   Operation 781 'select' 'select_ln158_13' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 782 [1/1] (0.84ns)   --->   "%icmp_ln163_6 = icmp_eq  i8 %eb_6, i8 0" [./bf16_accl.h:163]   --->   Operation 782 'icmp' 'icmp_ln163_6' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 783 [1/1] (0.39ns)   --->   "%eb1_6 = select i1 %icmp_ln163_6, i8 1, i8 %eb_6" [./bf16_accl.h:163]   --->   Operation 783 'select' 'eb1_6' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 784 [1/1] (4.01ns)   --->   "%e_b_7 = call i16 @f32_to_bf16_rne, i32 %ex_7" [activation_accelerator.cpp:1014]   --->   Operation 784 'call' 'e_b_7' <Predicate = true> <Delay = 4.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 785 [1/1] (0.00ns)   --->   "%mb_7 = trunc i16 %e_b_7" [activation_accelerator.cpp:1014]   --->   Operation 785 'trunc' 'mb_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 786 [1/1] (0.00ns)   --->   "%tmp_126 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %e_b_7, i32 15" [./bf16_accl.h:127]   --->   Operation 786 'bitselect' 'tmp_126' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 787 [1/1] (0.00ns)   --->   "%eb_7 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %e_b_7, i32 7, i32 14" [./bf16_accl.h:128]   --->   Operation 787 'partselect' 'eb_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 788 [1/1] (0.00ns)   --->   "%zext_ln129_15 = zext i7 %mb_7" [./bf16_accl.h:129]   --->   Operation 788 'zext' 'zext_ln129_15' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 789 [1/1] (0.81ns)   --->   "%icmp_ln138_7 = icmp_eq  i7 %mb_7, i7 0" [./bf16_accl.h:138]   --->   Operation 789 'icmp' 'icmp_ln138_7' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 790 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145_7)   --->   "%trunc_ln145_7 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %e_b_7, i32 7, i32 13" [./bf16_accl.h:145]   --->   Operation 790 'partselect' 'trunc_ln145_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 791 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145_7)   --->   "%or_ln145_51 = or i7 %trunc_ln145_7, i7 %mb_7" [./bf16_accl.h:145]   --->   Operation 791 'or' 'or_ln145_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 792 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145_7)   --->   "%tmp_128 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %e_b_7, i32 14" [./bf16_accl.h:145]   --->   Operation 792 'bitselect' 'tmp_128' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 793 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145_7)   --->   "%or_ln145_7 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_128, i7 %or_ln145_51" [./bf16_accl.h:145]   --->   Operation 793 'bitconcatenate' 'or_ln145_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 794 [1/1] (0.84ns) (out node of the LUT)   --->   "%icmp_ln145_7 = icmp_eq  i8 %or_ln145_7, i8 0" [./bf16_accl.h:145]   --->   Operation 794 'icmp' 'icmp_ln145_7' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 795 [1/1] (0.84ns)   --->   "%icmp_ln158_15 = icmp_ne  i8 %eb_7, i8 0" [./bf16_accl.h:158]   --->   Operation 795 'icmp' 'icmp_ln158_15' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 796 [1/1] (0.00ns)   --->   "%or_ln158_14 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %mb_7" [./bf16_accl.h:158]   --->   Operation 796 'bitconcatenate' 'or_ln158_14' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 797 [1/1] (0.39ns)   --->   "%select_ln158_15 = select i1 %icmp_ln158_15, i8 %or_ln158_14, i8 %zext_ln129_15" [./bf16_accl.h:158]   --->   Operation 797 'select' 'select_ln158_15' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 798 [1/1] (0.84ns)   --->   "%icmp_ln163_7 = icmp_eq  i8 %eb_7, i8 0" [./bf16_accl.h:163]   --->   Operation 798 'icmp' 'icmp_ln163_7' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 799 [1/1] (0.39ns)   --->   "%eb1_7 = select i1 %icmp_ln163_7, i8 1, i8 %eb_7" [./bf16_accl.h:163]   --->   Operation 799 'select' 'eb1_7' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 800 [1/1] (4.01ns)   --->   "%e_b_8 = call i16 @f32_to_bf16_rne, i32 %ex_8" [activation_accelerator.cpp:1014]   --->   Operation 800 'call' 'e_b_8' <Predicate = true> <Delay = 4.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 801 [1/1] (0.00ns)   --->   "%mb_8 = trunc i16 %e_b_8" [activation_accelerator.cpp:1014]   --->   Operation 801 'trunc' 'mb_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 802 [1/1] (0.00ns)   --->   "%tmp_139 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %e_b_8, i32 15" [./bf16_accl.h:127]   --->   Operation 802 'bitselect' 'tmp_139' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 803 [1/1] (0.00ns)   --->   "%eb_8 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %e_b_8, i32 7, i32 14" [./bf16_accl.h:128]   --->   Operation 803 'partselect' 'eb_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 804 [1/1] (0.00ns)   --->   "%zext_ln129_17 = zext i7 %mb_8" [./bf16_accl.h:129]   --->   Operation 804 'zext' 'zext_ln129_17' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 805 [1/1] (0.81ns)   --->   "%icmp_ln138_8 = icmp_eq  i7 %mb_8, i7 0" [./bf16_accl.h:138]   --->   Operation 805 'icmp' 'icmp_ln138_8' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 806 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145_8)   --->   "%trunc_ln145_8 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %e_b_8, i32 7, i32 13" [./bf16_accl.h:145]   --->   Operation 806 'partselect' 'trunc_ln145_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 807 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145_8)   --->   "%or_ln145_54 = or i7 %trunc_ln145_8, i7 %mb_8" [./bf16_accl.h:145]   --->   Operation 807 'or' 'or_ln145_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 808 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145_8)   --->   "%tmp_142 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %e_b_8, i32 14" [./bf16_accl.h:145]   --->   Operation 808 'bitselect' 'tmp_142' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 809 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145_8)   --->   "%or_ln145_8 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_142, i7 %or_ln145_54" [./bf16_accl.h:145]   --->   Operation 809 'bitconcatenate' 'or_ln145_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 810 [1/1] (0.84ns) (out node of the LUT)   --->   "%icmp_ln145_8 = icmp_eq  i8 %or_ln145_8, i8 0" [./bf16_accl.h:145]   --->   Operation 810 'icmp' 'icmp_ln145_8' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 811 [1/1] (0.84ns)   --->   "%icmp_ln158_17 = icmp_ne  i8 %eb_8, i8 0" [./bf16_accl.h:158]   --->   Operation 811 'icmp' 'icmp_ln158_17' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 812 [1/1] (0.00ns)   --->   "%or_ln158_16 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %mb_8" [./bf16_accl.h:158]   --->   Operation 812 'bitconcatenate' 'or_ln158_16' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 813 [1/1] (0.39ns)   --->   "%select_ln158_17 = select i1 %icmp_ln158_17, i8 %or_ln158_16, i8 %zext_ln129_17" [./bf16_accl.h:158]   --->   Operation 813 'select' 'select_ln158_17' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 814 [1/1] (0.84ns)   --->   "%icmp_ln163_8 = icmp_eq  i8 %eb_8, i8 0" [./bf16_accl.h:163]   --->   Operation 814 'icmp' 'icmp_ln163_8' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 815 [1/1] (0.39ns)   --->   "%eb1_8 = select i1 %icmp_ln163_8, i8 1, i8 %eb_8" [./bf16_accl.h:163]   --->   Operation 815 'select' 'eb1_8' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 816 [1/1] (4.01ns)   --->   "%e_b_9 = call i16 @f32_to_bf16_rne, i32 %ex_9" [activation_accelerator.cpp:1014]   --->   Operation 816 'call' 'e_b_9' <Predicate = true> <Delay = 4.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 817 [1/1] (0.00ns)   --->   "%mb_9 = trunc i16 %e_b_9" [activation_accelerator.cpp:1014]   --->   Operation 817 'trunc' 'mb_9' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 818 [1/1] (0.00ns)   --->   "%tmp_153 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %e_b_9, i32 15" [./bf16_accl.h:127]   --->   Operation 818 'bitselect' 'tmp_153' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 819 [1/1] (0.00ns)   --->   "%eb_9 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %e_b_9, i32 7, i32 14" [./bf16_accl.h:128]   --->   Operation 819 'partselect' 'eb_9' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 820 [1/1] (0.00ns)   --->   "%zext_ln129_19 = zext i7 %mb_9" [./bf16_accl.h:129]   --->   Operation 820 'zext' 'zext_ln129_19' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 821 [1/1] (0.81ns)   --->   "%icmp_ln138_9 = icmp_eq  i7 %mb_9, i7 0" [./bf16_accl.h:138]   --->   Operation 821 'icmp' 'icmp_ln138_9' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 822 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145_9)   --->   "%trunc_ln145_9 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %e_b_9, i32 7, i32 13" [./bf16_accl.h:145]   --->   Operation 822 'partselect' 'trunc_ln145_9' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 823 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145_9)   --->   "%or_ln145_57 = or i7 %trunc_ln145_9, i7 %mb_9" [./bf16_accl.h:145]   --->   Operation 823 'or' 'or_ln145_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 824 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145_9)   --->   "%tmp_156 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %e_b_9, i32 14" [./bf16_accl.h:145]   --->   Operation 824 'bitselect' 'tmp_156' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 825 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145_9)   --->   "%or_ln145_9 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_156, i7 %or_ln145_57" [./bf16_accl.h:145]   --->   Operation 825 'bitconcatenate' 'or_ln145_9' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 826 [1/1] (0.84ns) (out node of the LUT)   --->   "%icmp_ln145_9 = icmp_eq  i8 %or_ln145_9, i8 0" [./bf16_accl.h:145]   --->   Operation 826 'icmp' 'icmp_ln145_9' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 827 [1/1] (0.84ns)   --->   "%icmp_ln158_19 = icmp_ne  i8 %eb_9, i8 0" [./bf16_accl.h:158]   --->   Operation 827 'icmp' 'icmp_ln158_19' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 828 [1/1] (0.00ns)   --->   "%or_ln158_18 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %mb_9" [./bf16_accl.h:158]   --->   Operation 828 'bitconcatenate' 'or_ln158_18' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 829 [1/1] (0.39ns)   --->   "%select_ln158_19 = select i1 %icmp_ln158_19, i8 %or_ln158_18, i8 %zext_ln129_19" [./bf16_accl.h:158]   --->   Operation 829 'select' 'select_ln158_19' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 830 [1/1] (0.84ns)   --->   "%icmp_ln163_9 = icmp_eq  i8 %eb_9, i8 0" [./bf16_accl.h:163]   --->   Operation 830 'icmp' 'icmp_ln163_9' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 831 [1/1] (0.39ns)   --->   "%eb1_9 = select i1 %icmp_ln163_9, i8 1, i8 %eb_9" [./bf16_accl.h:163]   --->   Operation 831 'select' 'eb1_9' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 832 [1/1] (4.01ns)   --->   "%e_b_10 = call i16 @f32_to_bf16_rne, i32 %ex_10" [activation_accelerator.cpp:1014]   --->   Operation 832 'call' 'e_b_10' <Predicate = true> <Delay = 4.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 833 [1/1] (0.00ns)   --->   "%mb_10 = trunc i16 %e_b_10" [activation_accelerator.cpp:1014]   --->   Operation 833 'trunc' 'mb_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 834 [1/1] (0.00ns)   --->   "%tmp_167 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %e_b_10, i32 15" [./bf16_accl.h:127]   --->   Operation 834 'bitselect' 'tmp_167' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 835 [1/1] (0.00ns)   --->   "%eb_10 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %e_b_10, i32 7, i32 14" [./bf16_accl.h:128]   --->   Operation 835 'partselect' 'eb_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 836 [1/1] (0.00ns)   --->   "%zext_ln129_21 = zext i7 %mb_10" [./bf16_accl.h:129]   --->   Operation 836 'zext' 'zext_ln129_21' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 837 [1/1] (0.81ns)   --->   "%icmp_ln138_10 = icmp_eq  i7 %mb_10, i7 0" [./bf16_accl.h:138]   --->   Operation 837 'icmp' 'icmp_ln138_10' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 838 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145_10)   --->   "%trunc_ln145_s = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %e_b_10, i32 7, i32 13" [./bf16_accl.h:145]   --->   Operation 838 'partselect' 'trunc_ln145_s' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 839 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145_10)   --->   "%or_ln145_60 = or i7 %trunc_ln145_s, i7 %mb_10" [./bf16_accl.h:145]   --->   Operation 839 'or' 'or_ln145_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 840 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145_10)   --->   "%tmp_169 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %e_b_10, i32 14" [./bf16_accl.h:145]   --->   Operation 840 'bitselect' 'tmp_169' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 841 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145_10)   --->   "%or_ln145_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_169, i7 %or_ln145_60" [./bf16_accl.h:145]   --->   Operation 841 'bitconcatenate' 'or_ln145_s' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 842 [1/1] (0.84ns) (out node of the LUT)   --->   "%icmp_ln145_10 = icmp_eq  i8 %or_ln145_s, i8 0" [./bf16_accl.h:145]   --->   Operation 842 'icmp' 'icmp_ln145_10' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 843 [1/1] (0.84ns)   --->   "%icmp_ln158_21 = icmp_ne  i8 %eb_10, i8 0" [./bf16_accl.h:158]   --->   Operation 843 'icmp' 'icmp_ln158_21' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 844 [1/1] (0.00ns)   --->   "%or_ln158_20 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %mb_10" [./bf16_accl.h:158]   --->   Operation 844 'bitconcatenate' 'or_ln158_20' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 845 [1/1] (0.39ns)   --->   "%select_ln158_21 = select i1 %icmp_ln158_21, i8 %or_ln158_20, i8 %zext_ln129_21" [./bf16_accl.h:158]   --->   Operation 845 'select' 'select_ln158_21' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 846 [1/1] (0.84ns)   --->   "%icmp_ln163_10 = icmp_eq  i8 %eb_10, i8 0" [./bf16_accl.h:163]   --->   Operation 846 'icmp' 'icmp_ln163_10' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 847 [1/1] (0.39ns)   --->   "%eb1_10 = select i1 %icmp_ln163_10, i8 1, i8 %eb_10" [./bf16_accl.h:163]   --->   Operation 847 'select' 'eb1_10' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 848 [1/1] (4.01ns)   --->   "%e_b_11 = call i16 @f32_to_bf16_rne, i32 %ex_11" [activation_accelerator.cpp:1014]   --->   Operation 848 'call' 'e_b_11' <Predicate = true> <Delay = 4.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 849 [1/1] (0.00ns)   --->   "%mb_11 = trunc i16 %e_b_11" [activation_accelerator.cpp:1014]   --->   Operation 849 'trunc' 'mb_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 850 [1/1] (0.00ns)   --->   "%tmp_181 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %e_b_11, i32 15" [./bf16_accl.h:127]   --->   Operation 850 'bitselect' 'tmp_181' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 851 [1/1] (0.00ns)   --->   "%eb_11 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %e_b_11, i32 7, i32 14" [./bf16_accl.h:128]   --->   Operation 851 'partselect' 'eb_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 852 [1/1] (0.00ns)   --->   "%zext_ln129_23 = zext i7 %mb_11" [./bf16_accl.h:129]   --->   Operation 852 'zext' 'zext_ln129_23' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 853 [1/1] (0.81ns)   --->   "%icmp_ln138_11 = icmp_eq  i7 %mb_11, i7 0" [./bf16_accl.h:138]   --->   Operation 853 'icmp' 'icmp_ln138_11' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 854 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145_11)   --->   "%trunc_ln145_10 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %e_b_11, i32 7, i32 13" [./bf16_accl.h:145]   --->   Operation 854 'partselect' 'trunc_ln145_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 855 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145_11)   --->   "%or_ln145_63 = or i7 %trunc_ln145_10, i7 %mb_11" [./bf16_accl.h:145]   --->   Operation 855 'or' 'or_ln145_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 856 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145_11)   --->   "%tmp_183 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %e_b_11, i32 14" [./bf16_accl.h:145]   --->   Operation 856 'bitselect' 'tmp_183' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 857 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145_11)   --->   "%or_ln145_10 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_183, i7 %or_ln145_63" [./bf16_accl.h:145]   --->   Operation 857 'bitconcatenate' 'or_ln145_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 858 [1/1] (0.84ns) (out node of the LUT)   --->   "%icmp_ln145_11 = icmp_eq  i8 %or_ln145_10, i8 0" [./bf16_accl.h:145]   --->   Operation 858 'icmp' 'icmp_ln145_11' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 859 [1/1] (0.84ns)   --->   "%icmp_ln158_23 = icmp_ne  i8 %eb_11, i8 0" [./bf16_accl.h:158]   --->   Operation 859 'icmp' 'icmp_ln158_23' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 860 [1/1] (0.00ns)   --->   "%or_ln158_22 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %mb_11" [./bf16_accl.h:158]   --->   Operation 860 'bitconcatenate' 'or_ln158_22' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 861 [1/1] (0.39ns)   --->   "%select_ln158_23 = select i1 %icmp_ln158_23, i8 %or_ln158_22, i8 %zext_ln129_23" [./bf16_accl.h:158]   --->   Operation 861 'select' 'select_ln158_23' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 862 [1/1] (0.84ns)   --->   "%icmp_ln163_11 = icmp_eq  i8 %eb_11, i8 0" [./bf16_accl.h:163]   --->   Operation 862 'icmp' 'icmp_ln163_11' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 863 [1/1] (0.39ns)   --->   "%eb1_11 = select i1 %icmp_ln163_11, i8 1, i8 %eb_11" [./bf16_accl.h:163]   --->   Operation 863 'select' 'eb1_11' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 864 [1/1] (4.01ns)   --->   "%e_b_12 = call i16 @f32_to_bf16_rne, i32 %ex_12" [activation_accelerator.cpp:1014]   --->   Operation 864 'call' 'e_b_12' <Predicate = true> <Delay = 4.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 865 [1/1] (0.00ns)   --->   "%mb_12 = trunc i16 %e_b_12" [activation_accelerator.cpp:1014]   --->   Operation 865 'trunc' 'mb_12' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 866 [1/1] (0.00ns)   --->   "%tmp_194 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %e_b_12, i32 15" [./bf16_accl.h:127]   --->   Operation 866 'bitselect' 'tmp_194' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 867 [1/1] (0.00ns)   --->   "%eb_12 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %e_b_12, i32 7, i32 14" [./bf16_accl.h:128]   --->   Operation 867 'partselect' 'eb_12' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 868 [1/1] (0.00ns)   --->   "%zext_ln129_25 = zext i7 %mb_12" [./bf16_accl.h:129]   --->   Operation 868 'zext' 'zext_ln129_25' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 869 [1/1] (0.81ns)   --->   "%icmp_ln138_12 = icmp_eq  i7 %mb_12, i7 0" [./bf16_accl.h:138]   --->   Operation 869 'icmp' 'icmp_ln138_12' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 870 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145_12)   --->   "%trunc_ln145_11 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %e_b_12, i32 7, i32 13" [./bf16_accl.h:145]   --->   Operation 870 'partselect' 'trunc_ln145_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 871 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145_12)   --->   "%or_ln145_66 = or i7 %trunc_ln145_11, i7 %mb_12" [./bf16_accl.h:145]   --->   Operation 871 'or' 'or_ln145_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 872 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145_12)   --->   "%tmp_197 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %e_b_12, i32 14" [./bf16_accl.h:145]   --->   Operation 872 'bitselect' 'tmp_197' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 873 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145_12)   --->   "%or_ln145_11 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_197, i7 %or_ln145_66" [./bf16_accl.h:145]   --->   Operation 873 'bitconcatenate' 'or_ln145_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 874 [1/1] (0.84ns) (out node of the LUT)   --->   "%icmp_ln145_12 = icmp_eq  i8 %or_ln145_11, i8 0" [./bf16_accl.h:145]   --->   Operation 874 'icmp' 'icmp_ln145_12' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 875 [1/1] (0.84ns)   --->   "%icmp_ln158_25 = icmp_ne  i8 %eb_12, i8 0" [./bf16_accl.h:158]   --->   Operation 875 'icmp' 'icmp_ln158_25' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 876 [1/1] (0.00ns)   --->   "%or_ln158_24 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %mb_12" [./bf16_accl.h:158]   --->   Operation 876 'bitconcatenate' 'or_ln158_24' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 877 [1/1] (0.39ns)   --->   "%select_ln158_25 = select i1 %icmp_ln158_25, i8 %or_ln158_24, i8 %zext_ln129_25" [./bf16_accl.h:158]   --->   Operation 877 'select' 'select_ln158_25' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 878 [1/1] (0.84ns)   --->   "%icmp_ln163_12 = icmp_eq  i8 %eb_12, i8 0" [./bf16_accl.h:163]   --->   Operation 878 'icmp' 'icmp_ln163_12' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 879 [1/1] (0.39ns)   --->   "%eb1_12 = select i1 %icmp_ln163_12, i8 1, i8 %eb_12" [./bf16_accl.h:163]   --->   Operation 879 'select' 'eb1_12' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 880 [1/1] (4.01ns)   --->   "%e_b_13 = call i16 @f32_to_bf16_rne, i32 %ex_13" [activation_accelerator.cpp:1014]   --->   Operation 880 'call' 'e_b_13' <Predicate = true> <Delay = 4.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 881 [1/1] (0.00ns)   --->   "%mb_13 = trunc i16 %e_b_13" [activation_accelerator.cpp:1014]   --->   Operation 881 'trunc' 'mb_13' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 882 [1/1] (0.00ns)   --->   "%tmp_208 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %e_b_13, i32 15" [./bf16_accl.h:127]   --->   Operation 882 'bitselect' 'tmp_208' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 883 [1/1] (0.00ns)   --->   "%eb_13 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %e_b_13, i32 7, i32 14" [./bf16_accl.h:128]   --->   Operation 883 'partselect' 'eb_13' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 884 [1/1] (0.00ns)   --->   "%zext_ln129_27 = zext i7 %mb_13" [./bf16_accl.h:129]   --->   Operation 884 'zext' 'zext_ln129_27' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 885 [1/1] (0.81ns)   --->   "%icmp_ln138_13 = icmp_eq  i7 %mb_13, i7 0" [./bf16_accl.h:138]   --->   Operation 885 'icmp' 'icmp_ln138_13' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 886 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145_13)   --->   "%trunc_ln145_12 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %e_b_13, i32 7, i32 13" [./bf16_accl.h:145]   --->   Operation 886 'partselect' 'trunc_ln145_12' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 887 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145_13)   --->   "%or_ln145_69 = or i7 %trunc_ln145_12, i7 %mb_13" [./bf16_accl.h:145]   --->   Operation 887 'or' 'or_ln145_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 888 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145_13)   --->   "%tmp_211 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %e_b_13, i32 14" [./bf16_accl.h:145]   --->   Operation 888 'bitselect' 'tmp_211' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 889 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145_13)   --->   "%or_ln145_12 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_211, i7 %or_ln145_69" [./bf16_accl.h:145]   --->   Operation 889 'bitconcatenate' 'or_ln145_12' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 890 [1/1] (0.84ns) (out node of the LUT)   --->   "%icmp_ln145_13 = icmp_eq  i8 %or_ln145_12, i8 0" [./bf16_accl.h:145]   --->   Operation 890 'icmp' 'icmp_ln145_13' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 891 [1/1] (0.84ns)   --->   "%icmp_ln158_27 = icmp_ne  i8 %eb_13, i8 0" [./bf16_accl.h:158]   --->   Operation 891 'icmp' 'icmp_ln158_27' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 892 [1/1] (0.00ns)   --->   "%or_ln158_26 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %mb_13" [./bf16_accl.h:158]   --->   Operation 892 'bitconcatenate' 'or_ln158_26' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 893 [1/1] (0.39ns)   --->   "%select_ln158_27 = select i1 %icmp_ln158_27, i8 %or_ln158_26, i8 %zext_ln129_27" [./bf16_accl.h:158]   --->   Operation 893 'select' 'select_ln158_27' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 894 [1/1] (0.84ns)   --->   "%icmp_ln163_13 = icmp_eq  i8 %eb_13, i8 0" [./bf16_accl.h:163]   --->   Operation 894 'icmp' 'icmp_ln163_13' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 895 [1/1] (0.39ns)   --->   "%eb1_13 = select i1 %icmp_ln163_13, i8 1, i8 %eb_13" [./bf16_accl.h:163]   --->   Operation 895 'select' 'eb1_13' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 896 [1/1] (4.01ns)   --->   "%e_b_14 = call i16 @f32_to_bf16_rne, i32 %ex_14" [activation_accelerator.cpp:1014]   --->   Operation 896 'call' 'e_b_14' <Predicate = true> <Delay = 4.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 897 [1/1] (0.00ns)   --->   "%mb_14 = trunc i16 %e_b_14" [activation_accelerator.cpp:1014]   --->   Operation 897 'trunc' 'mb_14' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 898 [1/1] (0.00ns)   --->   "%tmp_222 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %e_b_14, i32 15" [./bf16_accl.h:127]   --->   Operation 898 'bitselect' 'tmp_222' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 899 [1/1] (0.00ns)   --->   "%eb_14 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %e_b_14, i32 7, i32 14" [./bf16_accl.h:128]   --->   Operation 899 'partselect' 'eb_14' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 900 [1/1] (0.00ns)   --->   "%zext_ln129_29 = zext i7 %mb_14" [./bf16_accl.h:129]   --->   Operation 900 'zext' 'zext_ln129_29' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 901 [1/1] (0.81ns)   --->   "%icmp_ln138_14 = icmp_eq  i7 %mb_14, i7 0" [./bf16_accl.h:138]   --->   Operation 901 'icmp' 'icmp_ln138_14' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 902 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145_14)   --->   "%trunc_ln145_13 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %e_b_14, i32 7, i32 13" [./bf16_accl.h:145]   --->   Operation 902 'partselect' 'trunc_ln145_13' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 903 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145_14)   --->   "%or_ln145_72 = or i7 %trunc_ln145_13, i7 %mb_14" [./bf16_accl.h:145]   --->   Operation 903 'or' 'or_ln145_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 904 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145_14)   --->   "%tmp_224 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %e_b_14, i32 14" [./bf16_accl.h:145]   --->   Operation 904 'bitselect' 'tmp_224' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 905 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145_14)   --->   "%or_ln145_13 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_224, i7 %or_ln145_72" [./bf16_accl.h:145]   --->   Operation 905 'bitconcatenate' 'or_ln145_13' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 906 [1/1] (0.84ns) (out node of the LUT)   --->   "%icmp_ln145_14 = icmp_eq  i8 %or_ln145_13, i8 0" [./bf16_accl.h:145]   --->   Operation 906 'icmp' 'icmp_ln145_14' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 907 [1/1] (0.84ns)   --->   "%icmp_ln158_29 = icmp_ne  i8 %eb_14, i8 0" [./bf16_accl.h:158]   --->   Operation 907 'icmp' 'icmp_ln158_29' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 908 [1/1] (0.00ns)   --->   "%or_ln158_28 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %mb_14" [./bf16_accl.h:158]   --->   Operation 908 'bitconcatenate' 'or_ln158_28' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 909 [1/1] (0.39ns)   --->   "%select_ln158_29 = select i1 %icmp_ln158_29, i8 %or_ln158_28, i8 %zext_ln129_29" [./bf16_accl.h:158]   --->   Operation 909 'select' 'select_ln158_29' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 910 [1/1] (0.84ns)   --->   "%icmp_ln163_14 = icmp_eq  i8 %eb_14, i8 0" [./bf16_accl.h:163]   --->   Operation 910 'icmp' 'icmp_ln163_14' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 911 [1/1] (0.39ns)   --->   "%eb1_14 = select i1 %icmp_ln163_14, i8 1, i8 %eb_14" [./bf16_accl.h:163]   --->   Operation 911 'select' 'eb1_14' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 912 [1/1] (4.01ns)   --->   "%e_b_15 = call i16 @f32_to_bf16_rne, i32 %ex_15" [activation_accelerator.cpp:1014]   --->   Operation 912 'call' 'e_b_15' <Predicate = true> <Delay = 4.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 913 [1/1] (0.00ns)   --->   "%mb_15 = trunc i16 %e_b_15" [activation_accelerator.cpp:1014]   --->   Operation 913 'trunc' 'mb_15' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 914 [1/1] (0.00ns)   --->   "%tmp_234 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %e_b_15, i32 15" [./bf16_accl.h:127]   --->   Operation 914 'bitselect' 'tmp_234' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 915 [1/1] (0.00ns)   --->   "%eb_15 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %e_b_15, i32 7, i32 14" [./bf16_accl.h:128]   --->   Operation 915 'partselect' 'eb_15' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 916 [1/1] (0.00ns)   --->   "%zext_ln129_31 = zext i7 %mb_15" [./bf16_accl.h:129]   --->   Operation 916 'zext' 'zext_ln129_31' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 917 [1/1] (0.81ns)   --->   "%icmp_ln138_15 = icmp_eq  i7 %mb_15, i7 0" [./bf16_accl.h:138]   --->   Operation 917 'icmp' 'icmp_ln138_15' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 918 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145_15)   --->   "%trunc_ln145_14 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %e_b_15, i32 7, i32 13" [./bf16_accl.h:145]   --->   Operation 918 'partselect' 'trunc_ln145_14' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 919 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145_15)   --->   "%or_ln145_75 = or i7 %trunc_ln145_14, i7 %mb_15" [./bf16_accl.h:145]   --->   Operation 919 'or' 'or_ln145_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 920 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145_15)   --->   "%tmp_236 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %e_b_15, i32 14" [./bf16_accl.h:145]   --->   Operation 920 'bitselect' 'tmp_236' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 921 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145_15)   --->   "%or_ln145_14 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_236, i7 %or_ln145_75" [./bf16_accl.h:145]   --->   Operation 921 'bitconcatenate' 'or_ln145_14' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 922 [1/1] (0.84ns) (out node of the LUT)   --->   "%icmp_ln145_15 = icmp_eq  i8 %or_ln145_14, i8 0" [./bf16_accl.h:145]   --->   Operation 922 'icmp' 'icmp_ln145_15' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 923 [1/1] (0.84ns)   --->   "%icmp_ln158_31 = icmp_ne  i8 %eb_15, i8 0" [./bf16_accl.h:158]   --->   Operation 923 'icmp' 'icmp_ln158_31' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 924 [1/1] (0.00ns)   --->   "%or_ln158_30 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %mb_15" [./bf16_accl.h:158]   --->   Operation 924 'bitconcatenate' 'or_ln158_30' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 925 [1/1] (0.39ns)   --->   "%select_ln158_31 = select i1 %icmp_ln158_31, i8 %or_ln158_30, i8 %zext_ln129_31" [./bf16_accl.h:158]   --->   Operation 925 'select' 'select_ln158_31' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 926 [1/1] (0.84ns)   --->   "%icmp_ln163_15 = icmp_eq  i8 %eb_15, i8 0" [./bf16_accl.h:163]   --->   Operation 926 'icmp' 'icmp_ln163_15' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 927 [1/1] (0.39ns)   --->   "%eb1_15 = select i1 %icmp_ln163_15, i8 1, i8 %eb_15" [./bf16_accl.h:163]   --->   Operation 927 'select' 'eb1_15' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 928 [1/1] (4.01ns)   --->   "%e_b_16 = call i16 @f32_to_bf16_rne, i32 %ex_16" [activation_accelerator.cpp:1014]   --->   Operation 928 'call' 'e_b_16' <Predicate = true> <Delay = 4.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 929 [1/1] (0.00ns)   --->   "%mb_16 = trunc i16 %e_b_16" [activation_accelerator.cpp:1014]   --->   Operation 929 'trunc' 'mb_16' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 930 [1/1] (0.00ns)   --->   "%tmp_245 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %e_b_16, i32 15" [./bf16_accl.h:127]   --->   Operation 930 'bitselect' 'tmp_245' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 931 [1/1] (0.00ns)   --->   "%eb_16 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %e_b_16, i32 7, i32 14" [./bf16_accl.h:128]   --->   Operation 931 'partselect' 'eb_16' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 932 [1/1] (0.00ns)   --->   "%zext_ln129_33 = zext i7 %mb_16" [./bf16_accl.h:129]   --->   Operation 932 'zext' 'zext_ln129_33' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 933 [1/1] (0.81ns)   --->   "%icmp_ln138_16 = icmp_eq  i7 %mb_16, i7 0" [./bf16_accl.h:138]   --->   Operation 933 'icmp' 'icmp_ln138_16' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 934 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145_16)   --->   "%trunc_ln145_15 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %e_b_16, i32 7, i32 13" [./bf16_accl.h:145]   --->   Operation 934 'partselect' 'trunc_ln145_15' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 935 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145_16)   --->   "%or_ln145_78 = or i7 %trunc_ln145_15, i7 %mb_16" [./bf16_accl.h:145]   --->   Operation 935 'or' 'or_ln145_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 936 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145_16)   --->   "%tmp_247 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %e_b_16, i32 14" [./bf16_accl.h:145]   --->   Operation 936 'bitselect' 'tmp_247' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 937 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145_16)   --->   "%or_ln145_15 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_247, i7 %or_ln145_78" [./bf16_accl.h:145]   --->   Operation 937 'bitconcatenate' 'or_ln145_15' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 938 [1/1] (0.84ns) (out node of the LUT)   --->   "%icmp_ln145_16 = icmp_eq  i8 %or_ln145_15, i8 0" [./bf16_accl.h:145]   --->   Operation 938 'icmp' 'icmp_ln145_16' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 939 [1/1] (0.84ns)   --->   "%icmp_ln158_33 = icmp_ne  i8 %eb_16, i8 0" [./bf16_accl.h:158]   --->   Operation 939 'icmp' 'icmp_ln158_33' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 940 [1/1] (0.00ns)   --->   "%or_ln158_32 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %mb_16" [./bf16_accl.h:158]   --->   Operation 940 'bitconcatenate' 'or_ln158_32' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 941 [1/1] (0.39ns)   --->   "%select_ln158_33 = select i1 %icmp_ln158_33, i8 %or_ln158_32, i8 %zext_ln129_33" [./bf16_accl.h:158]   --->   Operation 941 'select' 'select_ln158_33' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 942 [1/1] (0.84ns)   --->   "%icmp_ln163_16 = icmp_eq  i8 %eb_16, i8 0" [./bf16_accl.h:163]   --->   Operation 942 'icmp' 'icmp_ln163_16' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 943 [1/1] (0.39ns)   --->   "%eb1_16 = select i1 %icmp_ln163_16, i8 1, i8 %eb_16" [./bf16_accl.h:163]   --->   Operation 943 'select' 'eb1_16' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 944 [1/1] (4.01ns)   --->   "%e_b_17 = call i16 @f32_to_bf16_rne, i32 %ex_17" [activation_accelerator.cpp:1014]   --->   Operation 944 'call' 'e_b_17' <Predicate = true> <Delay = 4.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 945 [1/1] (0.00ns)   --->   "%mb_17 = trunc i16 %e_b_17" [activation_accelerator.cpp:1014]   --->   Operation 945 'trunc' 'mb_17' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 946 [1/1] (0.00ns)   --->   "%tmp_256 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %e_b_17, i32 15" [./bf16_accl.h:127]   --->   Operation 946 'bitselect' 'tmp_256' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 947 [1/1] (0.00ns)   --->   "%eb_17 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %e_b_17, i32 7, i32 14" [./bf16_accl.h:128]   --->   Operation 947 'partselect' 'eb_17' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 948 [1/1] (0.00ns)   --->   "%zext_ln129_35 = zext i7 %mb_17" [./bf16_accl.h:129]   --->   Operation 948 'zext' 'zext_ln129_35' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 949 [1/1] (0.81ns)   --->   "%icmp_ln138_17 = icmp_eq  i7 %mb_17, i7 0" [./bf16_accl.h:138]   --->   Operation 949 'icmp' 'icmp_ln138_17' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 950 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145_17)   --->   "%trunc_ln145_16 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %e_b_17, i32 7, i32 13" [./bf16_accl.h:145]   --->   Operation 950 'partselect' 'trunc_ln145_16' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 951 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145_17)   --->   "%or_ln145_81 = or i7 %trunc_ln145_16, i7 %mb_17" [./bf16_accl.h:145]   --->   Operation 951 'or' 'or_ln145_81' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 952 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145_17)   --->   "%tmp_258 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %e_b_17, i32 14" [./bf16_accl.h:145]   --->   Operation 952 'bitselect' 'tmp_258' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 953 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145_17)   --->   "%or_ln145_16 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_258, i7 %or_ln145_81" [./bf16_accl.h:145]   --->   Operation 953 'bitconcatenate' 'or_ln145_16' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 954 [1/1] (0.84ns) (out node of the LUT)   --->   "%icmp_ln145_17 = icmp_eq  i8 %or_ln145_16, i8 0" [./bf16_accl.h:145]   --->   Operation 954 'icmp' 'icmp_ln145_17' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 955 [1/1] (0.84ns)   --->   "%icmp_ln158_35 = icmp_ne  i8 %eb_17, i8 0" [./bf16_accl.h:158]   --->   Operation 955 'icmp' 'icmp_ln158_35' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 956 [1/1] (0.00ns)   --->   "%or_ln158_34 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %mb_17" [./bf16_accl.h:158]   --->   Operation 956 'bitconcatenate' 'or_ln158_34' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 957 [1/1] (0.39ns)   --->   "%select_ln158_35 = select i1 %icmp_ln158_35, i8 %or_ln158_34, i8 %zext_ln129_35" [./bf16_accl.h:158]   --->   Operation 957 'select' 'select_ln158_35' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 958 [1/1] (0.84ns)   --->   "%icmp_ln163_17 = icmp_eq  i8 %eb_17, i8 0" [./bf16_accl.h:163]   --->   Operation 958 'icmp' 'icmp_ln163_17' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 959 [1/1] (0.39ns)   --->   "%eb1_17 = select i1 %icmp_ln163_17, i8 1, i8 %eb_17" [./bf16_accl.h:163]   --->   Operation 959 'select' 'eb1_17' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 960 [1/1] (4.01ns)   --->   "%e_b_18 = call i16 @f32_to_bf16_rne, i32 %ex_18" [activation_accelerator.cpp:1014]   --->   Operation 960 'call' 'e_b_18' <Predicate = true> <Delay = 4.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 961 [1/1] (0.00ns)   --->   "%mb_18 = trunc i16 %e_b_18" [activation_accelerator.cpp:1014]   --->   Operation 961 'trunc' 'mb_18' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 962 [1/1] (0.00ns)   --->   "%tmp_267 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %e_b_18, i32 15" [./bf16_accl.h:127]   --->   Operation 962 'bitselect' 'tmp_267' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 963 [1/1] (0.00ns)   --->   "%eb_18 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %e_b_18, i32 7, i32 14" [./bf16_accl.h:128]   --->   Operation 963 'partselect' 'eb_18' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 964 [1/1] (0.00ns)   --->   "%zext_ln129_37 = zext i7 %mb_18" [./bf16_accl.h:129]   --->   Operation 964 'zext' 'zext_ln129_37' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 965 [1/1] (0.81ns)   --->   "%icmp_ln138_18 = icmp_eq  i7 %mb_18, i7 0" [./bf16_accl.h:138]   --->   Operation 965 'icmp' 'icmp_ln138_18' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 966 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145_18)   --->   "%trunc_ln145_17 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %e_b_18, i32 7, i32 13" [./bf16_accl.h:145]   --->   Operation 966 'partselect' 'trunc_ln145_17' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 967 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145_18)   --->   "%or_ln145_84 = or i7 %trunc_ln145_17, i7 %mb_18" [./bf16_accl.h:145]   --->   Operation 967 'or' 'or_ln145_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 968 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145_18)   --->   "%tmp_269 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %e_b_18, i32 14" [./bf16_accl.h:145]   --->   Operation 968 'bitselect' 'tmp_269' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 969 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145_18)   --->   "%or_ln145_17 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_269, i7 %or_ln145_84" [./bf16_accl.h:145]   --->   Operation 969 'bitconcatenate' 'or_ln145_17' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 970 [1/1] (0.84ns) (out node of the LUT)   --->   "%icmp_ln145_18 = icmp_eq  i8 %or_ln145_17, i8 0" [./bf16_accl.h:145]   --->   Operation 970 'icmp' 'icmp_ln145_18' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 971 [1/1] (0.84ns)   --->   "%icmp_ln158_37 = icmp_ne  i8 %eb_18, i8 0" [./bf16_accl.h:158]   --->   Operation 971 'icmp' 'icmp_ln158_37' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 972 [1/1] (0.00ns)   --->   "%or_ln158_36 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %mb_18" [./bf16_accl.h:158]   --->   Operation 972 'bitconcatenate' 'or_ln158_36' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 973 [1/1] (0.39ns)   --->   "%select_ln158_37 = select i1 %icmp_ln158_37, i8 %or_ln158_36, i8 %zext_ln129_37" [./bf16_accl.h:158]   --->   Operation 973 'select' 'select_ln158_37' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 974 [1/1] (0.84ns)   --->   "%icmp_ln163_18 = icmp_eq  i8 %eb_18, i8 0" [./bf16_accl.h:163]   --->   Operation 974 'icmp' 'icmp_ln163_18' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 975 [1/1] (0.39ns)   --->   "%eb1_18 = select i1 %icmp_ln163_18, i8 1, i8 %eb_18" [./bf16_accl.h:163]   --->   Operation 975 'select' 'eb1_18' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 976 [1/1] (4.01ns)   --->   "%e_b_19 = call i16 @f32_to_bf16_rne, i32 %ex_19" [activation_accelerator.cpp:1014]   --->   Operation 976 'call' 'e_b_19' <Predicate = true> <Delay = 4.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 977 [1/1] (0.00ns)   --->   "%mb_19 = trunc i16 %e_b_19" [activation_accelerator.cpp:1014]   --->   Operation 977 'trunc' 'mb_19' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 978 [1/1] (0.00ns)   --->   "%tmp_278 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %e_b_19, i32 15" [./bf16_accl.h:127]   --->   Operation 978 'bitselect' 'tmp_278' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 979 [1/1] (0.00ns)   --->   "%eb_19 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %e_b_19, i32 7, i32 14" [./bf16_accl.h:128]   --->   Operation 979 'partselect' 'eb_19' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 980 [1/1] (0.00ns)   --->   "%zext_ln129_39 = zext i7 %mb_19" [./bf16_accl.h:129]   --->   Operation 980 'zext' 'zext_ln129_39' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 981 [1/1] (0.81ns)   --->   "%icmp_ln138_19 = icmp_eq  i7 %mb_19, i7 0" [./bf16_accl.h:138]   --->   Operation 981 'icmp' 'icmp_ln138_19' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 982 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145_19)   --->   "%trunc_ln145_18 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %e_b_19, i32 7, i32 13" [./bf16_accl.h:145]   --->   Operation 982 'partselect' 'trunc_ln145_18' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 983 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145_19)   --->   "%or_ln145_87 = or i7 %trunc_ln145_18, i7 %mb_19" [./bf16_accl.h:145]   --->   Operation 983 'or' 'or_ln145_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 984 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145_19)   --->   "%tmp_280 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %e_b_19, i32 14" [./bf16_accl.h:145]   --->   Operation 984 'bitselect' 'tmp_280' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 985 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145_19)   --->   "%or_ln145_18 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_280, i7 %or_ln145_87" [./bf16_accl.h:145]   --->   Operation 985 'bitconcatenate' 'or_ln145_18' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 986 [1/1] (0.84ns) (out node of the LUT)   --->   "%icmp_ln145_19 = icmp_eq  i8 %or_ln145_18, i8 0" [./bf16_accl.h:145]   --->   Operation 986 'icmp' 'icmp_ln145_19' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 987 [1/1] (0.84ns)   --->   "%icmp_ln158_39 = icmp_ne  i8 %eb_19, i8 0" [./bf16_accl.h:158]   --->   Operation 987 'icmp' 'icmp_ln158_39' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 988 [1/1] (0.00ns)   --->   "%or_ln158_38 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %mb_19" [./bf16_accl.h:158]   --->   Operation 988 'bitconcatenate' 'or_ln158_38' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 989 [1/1] (0.39ns)   --->   "%select_ln158_39 = select i1 %icmp_ln158_39, i8 %or_ln158_38, i8 %zext_ln129_39" [./bf16_accl.h:158]   --->   Operation 989 'select' 'select_ln158_39' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 990 [1/1] (0.84ns)   --->   "%icmp_ln163_19 = icmp_eq  i8 %eb_19, i8 0" [./bf16_accl.h:163]   --->   Operation 990 'icmp' 'icmp_ln163_19' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 991 [1/1] (0.39ns)   --->   "%eb1_19 = select i1 %icmp_ln163_19, i8 1, i8 %eb_19" [./bf16_accl.h:163]   --->   Operation 991 'select' 'eb1_19' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 992 [1/1] (4.01ns)   --->   "%e_b_20 = call i16 @f32_to_bf16_rne, i32 %ex_20" [activation_accelerator.cpp:1014]   --->   Operation 992 'call' 'e_b_20' <Predicate = true> <Delay = 4.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 993 [1/1] (0.00ns)   --->   "%mb_20 = trunc i16 %e_b_20" [activation_accelerator.cpp:1014]   --->   Operation 993 'trunc' 'mb_20' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 994 [1/1] (0.00ns)   --->   "%tmp_289 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %e_b_20, i32 15" [./bf16_accl.h:127]   --->   Operation 994 'bitselect' 'tmp_289' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 995 [1/1] (0.00ns)   --->   "%eb_20 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %e_b_20, i32 7, i32 14" [./bf16_accl.h:128]   --->   Operation 995 'partselect' 'eb_20' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 996 [1/1] (0.00ns)   --->   "%zext_ln129_41 = zext i7 %mb_20" [./bf16_accl.h:129]   --->   Operation 996 'zext' 'zext_ln129_41' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 997 [1/1] (0.81ns)   --->   "%icmp_ln138_20 = icmp_eq  i7 %mb_20, i7 0" [./bf16_accl.h:138]   --->   Operation 997 'icmp' 'icmp_ln138_20' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 998 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145_20)   --->   "%trunc_ln145_19 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %e_b_20, i32 7, i32 13" [./bf16_accl.h:145]   --->   Operation 998 'partselect' 'trunc_ln145_19' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 999 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145_20)   --->   "%or_ln145_90 = or i7 %trunc_ln145_19, i7 %mb_20" [./bf16_accl.h:145]   --->   Operation 999 'or' 'or_ln145_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1000 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145_20)   --->   "%tmp_291 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %e_b_20, i32 14" [./bf16_accl.h:145]   --->   Operation 1000 'bitselect' 'tmp_291' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1001 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145_20)   --->   "%or_ln145_19 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_291, i7 %or_ln145_90" [./bf16_accl.h:145]   --->   Operation 1001 'bitconcatenate' 'or_ln145_19' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1002 [1/1] (0.84ns) (out node of the LUT)   --->   "%icmp_ln145_20 = icmp_eq  i8 %or_ln145_19, i8 0" [./bf16_accl.h:145]   --->   Operation 1002 'icmp' 'icmp_ln145_20' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1003 [1/1] (0.84ns)   --->   "%icmp_ln158_41 = icmp_ne  i8 %eb_20, i8 0" [./bf16_accl.h:158]   --->   Operation 1003 'icmp' 'icmp_ln158_41' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1004 [1/1] (0.00ns)   --->   "%or_ln158_40 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %mb_20" [./bf16_accl.h:158]   --->   Operation 1004 'bitconcatenate' 'or_ln158_40' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1005 [1/1] (0.39ns)   --->   "%select_ln158_41 = select i1 %icmp_ln158_41, i8 %or_ln158_40, i8 %zext_ln129_41" [./bf16_accl.h:158]   --->   Operation 1005 'select' 'select_ln158_41' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1006 [1/1] (0.84ns)   --->   "%icmp_ln163_20 = icmp_eq  i8 %eb_20, i8 0" [./bf16_accl.h:163]   --->   Operation 1006 'icmp' 'icmp_ln163_20' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1007 [1/1] (0.39ns)   --->   "%eb1_20 = select i1 %icmp_ln163_20, i8 1, i8 %eb_20" [./bf16_accl.h:163]   --->   Operation 1007 'select' 'eb1_20' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1008 [1/1] (4.01ns)   --->   "%e_b_21 = call i16 @f32_to_bf16_rne, i32 %ex_21" [activation_accelerator.cpp:1014]   --->   Operation 1008 'call' 'e_b_21' <Predicate = true> <Delay = 4.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 1009 [1/1] (0.00ns)   --->   "%mb_21 = trunc i16 %e_b_21" [activation_accelerator.cpp:1014]   --->   Operation 1009 'trunc' 'mb_21' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1010 [1/1] (0.00ns)   --->   "%tmp_300 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %e_b_21, i32 15" [./bf16_accl.h:127]   --->   Operation 1010 'bitselect' 'tmp_300' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1011 [1/1] (0.00ns)   --->   "%eb_21 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %e_b_21, i32 7, i32 14" [./bf16_accl.h:128]   --->   Operation 1011 'partselect' 'eb_21' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1012 [1/1] (0.00ns)   --->   "%zext_ln129_43 = zext i7 %mb_21" [./bf16_accl.h:129]   --->   Operation 1012 'zext' 'zext_ln129_43' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1013 [1/1] (0.81ns)   --->   "%icmp_ln138_21 = icmp_eq  i7 %mb_21, i7 0" [./bf16_accl.h:138]   --->   Operation 1013 'icmp' 'icmp_ln138_21' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1014 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145_21)   --->   "%trunc_ln145_20 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %e_b_21, i32 7, i32 13" [./bf16_accl.h:145]   --->   Operation 1014 'partselect' 'trunc_ln145_20' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1015 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145_21)   --->   "%or_ln145_93 = or i7 %trunc_ln145_20, i7 %mb_21" [./bf16_accl.h:145]   --->   Operation 1015 'or' 'or_ln145_93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1016 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145_21)   --->   "%tmp_302 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %e_b_21, i32 14" [./bf16_accl.h:145]   --->   Operation 1016 'bitselect' 'tmp_302' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1017 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145_21)   --->   "%or_ln145_20 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_302, i7 %or_ln145_93" [./bf16_accl.h:145]   --->   Operation 1017 'bitconcatenate' 'or_ln145_20' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1018 [1/1] (0.84ns) (out node of the LUT)   --->   "%icmp_ln145_21 = icmp_eq  i8 %or_ln145_20, i8 0" [./bf16_accl.h:145]   --->   Operation 1018 'icmp' 'icmp_ln145_21' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1019 [1/1] (0.84ns)   --->   "%icmp_ln158_43 = icmp_ne  i8 %eb_21, i8 0" [./bf16_accl.h:158]   --->   Operation 1019 'icmp' 'icmp_ln158_43' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1020 [1/1] (0.00ns)   --->   "%or_ln158_42 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %mb_21" [./bf16_accl.h:158]   --->   Operation 1020 'bitconcatenate' 'or_ln158_42' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1021 [1/1] (0.39ns)   --->   "%select_ln158_43 = select i1 %icmp_ln158_43, i8 %or_ln158_42, i8 %zext_ln129_43" [./bf16_accl.h:158]   --->   Operation 1021 'select' 'select_ln158_43' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1022 [1/1] (0.84ns)   --->   "%icmp_ln163_21 = icmp_eq  i8 %eb_21, i8 0" [./bf16_accl.h:163]   --->   Operation 1022 'icmp' 'icmp_ln163_21' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1023 [1/1] (0.39ns)   --->   "%eb1_21 = select i1 %icmp_ln163_21, i8 1, i8 %eb_21" [./bf16_accl.h:163]   --->   Operation 1023 'select' 'eb1_21' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1024 [1/1] (4.01ns)   --->   "%e_b_22 = call i16 @f32_to_bf16_rne, i32 %ex_22" [activation_accelerator.cpp:1014]   --->   Operation 1024 'call' 'e_b_22' <Predicate = true> <Delay = 4.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 1025 [1/1] (0.00ns)   --->   "%mb_22 = trunc i16 %e_b_22" [activation_accelerator.cpp:1014]   --->   Operation 1025 'trunc' 'mb_22' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1026 [1/1] (0.00ns)   --->   "%tmp_311 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %e_b_22, i32 15" [./bf16_accl.h:127]   --->   Operation 1026 'bitselect' 'tmp_311' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1027 [1/1] (0.00ns)   --->   "%eb_22 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %e_b_22, i32 7, i32 14" [./bf16_accl.h:128]   --->   Operation 1027 'partselect' 'eb_22' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1028 [1/1] (0.00ns)   --->   "%zext_ln129_45 = zext i7 %mb_22" [./bf16_accl.h:129]   --->   Operation 1028 'zext' 'zext_ln129_45' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1029 [1/1] (0.81ns)   --->   "%icmp_ln138_22 = icmp_eq  i7 %mb_22, i7 0" [./bf16_accl.h:138]   --->   Operation 1029 'icmp' 'icmp_ln138_22' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1030 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145_22)   --->   "%trunc_ln145_21 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %e_b_22, i32 7, i32 13" [./bf16_accl.h:145]   --->   Operation 1030 'partselect' 'trunc_ln145_21' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1031 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145_22)   --->   "%or_ln145_96 = or i7 %trunc_ln145_21, i7 %mb_22" [./bf16_accl.h:145]   --->   Operation 1031 'or' 'or_ln145_96' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1032 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145_22)   --->   "%tmp_313 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %e_b_22, i32 14" [./bf16_accl.h:145]   --->   Operation 1032 'bitselect' 'tmp_313' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1033 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145_22)   --->   "%or_ln145_21 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_313, i7 %or_ln145_96" [./bf16_accl.h:145]   --->   Operation 1033 'bitconcatenate' 'or_ln145_21' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1034 [1/1] (0.84ns) (out node of the LUT)   --->   "%icmp_ln145_22 = icmp_eq  i8 %or_ln145_21, i8 0" [./bf16_accl.h:145]   --->   Operation 1034 'icmp' 'icmp_ln145_22' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1035 [1/1] (0.84ns)   --->   "%icmp_ln158_45 = icmp_ne  i8 %eb_22, i8 0" [./bf16_accl.h:158]   --->   Operation 1035 'icmp' 'icmp_ln158_45' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1036 [1/1] (0.00ns)   --->   "%or_ln158_44 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %mb_22" [./bf16_accl.h:158]   --->   Operation 1036 'bitconcatenate' 'or_ln158_44' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1037 [1/1] (0.39ns)   --->   "%select_ln158_45 = select i1 %icmp_ln158_45, i8 %or_ln158_44, i8 %zext_ln129_45" [./bf16_accl.h:158]   --->   Operation 1037 'select' 'select_ln158_45' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1038 [1/1] (0.84ns)   --->   "%icmp_ln163_22 = icmp_eq  i8 %eb_22, i8 0" [./bf16_accl.h:163]   --->   Operation 1038 'icmp' 'icmp_ln163_22' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1039 [1/1] (0.39ns)   --->   "%eb1_22 = select i1 %icmp_ln163_22, i8 1, i8 %eb_22" [./bf16_accl.h:163]   --->   Operation 1039 'select' 'eb1_22' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1040 [1/1] (4.01ns)   --->   "%e_b_23 = call i16 @f32_to_bf16_rne, i32 %ex_23" [activation_accelerator.cpp:1014]   --->   Operation 1040 'call' 'e_b_23' <Predicate = true> <Delay = 4.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 1041 [1/1] (0.00ns)   --->   "%mb_23 = trunc i16 %e_b_23" [activation_accelerator.cpp:1014]   --->   Operation 1041 'trunc' 'mb_23' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1042 [1/1] (0.00ns)   --->   "%tmp_322 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %e_b_23, i32 15" [./bf16_accl.h:127]   --->   Operation 1042 'bitselect' 'tmp_322' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1043 [1/1] (0.00ns)   --->   "%eb_23 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %e_b_23, i32 7, i32 14" [./bf16_accl.h:128]   --->   Operation 1043 'partselect' 'eb_23' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1044 [1/1] (0.00ns)   --->   "%zext_ln129_47 = zext i7 %mb_23" [./bf16_accl.h:129]   --->   Operation 1044 'zext' 'zext_ln129_47' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1045 [1/1] (0.81ns)   --->   "%icmp_ln138_23 = icmp_eq  i7 %mb_23, i7 0" [./bf16_accl.h:138]   --->   Operation 1045 'icmp' 'icmp_ln138_23' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1046 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145_23)   --->   "%trunc_ln145_22 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %e_b_23, i32 7, i32 13" [./bf16_accl.h:145]   --->   Operation 1046 'partselect' 'trunc_ln145_22' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1047 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145_23)   --->   "%or_ln145_99 = or i7 %trunc_ln145_22, i7 %mb_23" [./bf16_accl.h:145]   --->   Operation 1047 'or' 'or_ln145_99' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1048 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145_23)   --->   "%tmp_324 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %e_b_23, i32 14" [./bf16_accl.h:145]   --->   Operation 1048 'bitselect' 'tmp_324' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1049 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145_23)   --->   "%or_ln145_22 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_324, i7 %or_ln145_99" [./bf16_accl.h:145]   --->   Operation 1049 'bitconcatenate' 'or_ln145_22' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1050 [1/1] (0.84ns) (out node of the LUT)   --->   "%icmp_ln145_23 = icmp_eq  i8 %or_ln145_22, i8 0" [./bf16_accl.h:145]   --->   Operation 1050 'icmp' 'icmp_ln145_23' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1051 [1/1] (0.84ns)   --->   "%icmp_ln158_47 = icmp_ne  i8 %eb_23, i8 0" [./bf16_accl.h:158]   --->   Operation 1051 'icmp' 'icmp_ln158_47' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1052 [1/1] (0.00ns)   --->   "%or_ln158_46 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %mb_23" [./bf16_accl.h:158]   --->   Operation 1052 'bitconcatenate' 'or_ln158_46' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1053 [1/1] (0.39ns)   --->   "%select_ln158_47 = select i1 %icmp_ln158_47, i8 %or_ln158_46, i8 %zext_ln129_47" [./bf16_accl.h:158]   --->   Operation 1053 'select' 'select_ln158_47' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1054 [1/1] (0.84ns)   --->   "%icmp_ln163_23 = icmp_eq  i8 %eb_23, i8 0" [./bf16_accl.h:163]   --->   Operation 1054 'icmp' 'icmp_ln163_23' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1055 [1/1] (0.39ns)   --->   "%eb1_23 = select i1 %icmp_ln163_23, i8 1, i8 %eb_23" [./bf16_accl.h:163]   --->   Operation 1055 'select' 'eb1_23' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1056 [1/1] (4.01ns)   --->   "%e_b_24 = call i16 @f32_to_bf16_rne, i32 %ex_24" [activation_accelerator.cpp:1014]   --->   Operation 1056 'call' 'e_b_24' <Predicate = true> <Delay = 4.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 1057 [1/1] (0.00ns)   --->   "%mb_24 = trunc i16 %e_b_24" [activation_accelerator.cpp:1014]   --->   Operation 1057 'trunc' 'mb_24' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1058 [1/1] (0.00ns)   --->   "%tmp_333 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %e_b_24, i32 15" [./bf16_accl.h:127]   --->   Operation 1058 'bitselect' 'tmp_333' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1059 [1/1] (0.00ns)   --->   "%eb_24 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %e_b_24, i32 7, i32 14" [./bf16_accl.h:128]   --->   Operation 1059 'partselect' 'eb_24' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1060 [1/1] (0.00ns)   --->   "%zext_ln129_49 = zext i7 %mb_24" [./bf16_accl.h:129]   --->   Operation 1060 'zext' 'zext_ln129_49' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1061 [1/1] (0.81ns)   --->   "%icmp_ln138_24 = icmp_eq  i7 %mb_24, i7 0" [./bf16_accl.h:138]   --->   Operation 1061 'icmp' 'icmp_ln138_24' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1062 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145_24)   --->   "%trunc_ln145_23 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %e_b_24, i32 7, i32 13" [./bf16_accl.h:145]   --->   Operation 1062 'partselect' 'trunc_ln145_23' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1063 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145_24)   --->   "%or_ln145_102 = or i7 %trunc_ln145_23, i7 %mb_24" [./bf16_accl.h:145]   --->   Operation 1063 'or' 'or_ln145_102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1064 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145_24)   --->   "%tmp_335 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %e_b_24, i32 14" [./bf16_accl.h:145]   --->   Operation 1064 'bitselect' 'tmp_335' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1065 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145_24)   --->   "%or_ln145_23 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_335, i7 %or_ln145_102" [./bf16_accl.h:145]   --->   Operation 1065 'bitconcatenate' 'or_ln145_23' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1066 [1/1] (0.84ns) (out node of the LUT)   --->   "%icmp_ln145_24 = icmp_eq  i8 %or_ln145_23, i8 0" [./bf16_accl.h:145]   --->   Operation 1066 'icmp' 'icmp_ln145_24' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1067 [1/1] (0.84ns)   --->   "%icmp_ln158_49 = icmp_ne  i8 %eb_24, i8 0" [./bf16_accl.h:158]   --->   Operation 1067 'icmp' 'icmp_ln158_49' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1068 [1/1] (0.00ns)   --->   "%or_ln158_48 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %mb_24" [./bf16_accl.h:158]   --->   Operation 1068 'bitconcatenate' 'or_ln158_48' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1069 [1/1] (0.39ns)   --->   "%select_ln158_49 = select i1 %icmp_ln158_49, i8 %or_ln158_48, i8 %zext_ln129_49" [./bf16_accl.h:158]   --->   Operation 1069 'select' 'select_ln158_49' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1070 [1/1] (0.84ns)   --->   "%icmp_ln163_24 = icmp_eq  i8 %eb_24, i8 0" [./bf16_accl.h:163]   --->   Operation 1070 'icmp' 'icmp_ln163_24' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1071 [1/1] (0.39ns)   --->   "%eb1_24 = select i1 %icmp_ln163_24, i8 1, i8 %eb_24" [./bf16_accl.h:163]   --->   Operation 1071 'select' 'eb1_24' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1072 [1/1] (4.01ns)   --->   "%e_b_25 = call i16 @f32_to_bf16_rne, i32 %ex_25" [activation_accelerator.cpp:1014]   --->   Operation 1072 'call' 'e_b_25' <Predicate = true> <Delay = 4.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 1073 [1/1] (0.00ns)   --->   "%mb_25 = trunc i16 %e_b_25" [activation_accelerator.cpp:1014]   --->   Operation 1073 'trunc' 'mb_25' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1074 [1/1] (0.00ns)   --->   "%tmp_344 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %e_b_25, i32 15" [./bf16_accl.h:127]   --->   Operation 1074 'bitselect' 'tmp_344' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1075 [1/1] (0.00ns)   --->   "%eb_25 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %e_b_25, i32 7, i32 14" [./bf16_accl.h:128]   --->   Operation 1075 'partselect' 'eb_25' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1076 [1/1] (0.00ns)   --->   "%zext_ln129_51 = zext i7 %mb_25" [./bf16_accl.h:129]   --->   Operation 1076 'zext' 'zext_ln129_51' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1077 [1/1] (0.81ns)   --->   "%icmp_ln138_25 = icmp_eq  i7 %mb_25, i7 0" [./bf16_accl.h:138]   --->   Operation 1077 'icmp' 'icmp_ln138_25' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1078 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145_25)   --->   "%trunc_ln145_24 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %e_b_25, i32 7, i32 13" [./bf16_accl.h:145]   --->   Operation 1078 'partselect' 'trunc_ln145_24' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1079 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145_25)   --->   "%or_ln145_105 = or i7 %trunc_ln145_24, i7 %mb_25" [./bf16_accl.h:145]   --->   Operation 1079 'or' 'or_ln145_105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1080 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145_25)   --->   "%tmp_346 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %e_b_25, i32 14" [./bf16_accl.h:145]   --->   Operation 1080 'bitselect' 'tmp_346' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1081 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145_25)   --->   "%or_ln145_24 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_346, i7 %or_ln145_105" [./bf16_accl.h:145]   --->   Operation 1081 'bitconcatenate' 'or_ln145_24' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1082 [1/1] (0.84ns) (out node of the LUT)   --->   "%icmp_ln145_25 = icmp_eq  i8 %or_ln145_24, i8 0" [./bf16_accl.h:145]   --->   Operation 1082 'icmp' 'icmp_ln145_25' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1083 [1/1] (0.84ns)   --->   "%icmp_ln158_51 = icmp_ne  i8 %eb_25, i8 0" [./bf16_accl.h:158]   --->   Operation 1083 'icmp' 'icmp_ln158_51' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1084 [1/1] (0.00ns)   --->   "%or_ln158_50 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %mb_25" [./bf16_accl.h:158]   --->   Operation 1084 'bitconcatenate' 'or_ln158_50' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1085 [1/1] (0.39ns)   --->   "%select_ln158_51 = select i1 %icmp_ln158_51, i8 %or_ln158_50, i8 %zext_ln129_51" [./bf16_accl.h:158]   --->   Operation 1085 'select' 'select_ln158_51' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1086 [1/1] (0.84ns)   --->   "%icmp_ln163_25 = icmp_eq  i8 %eb_25, i8 0" [./bf16_accl.h:163]   --->   Operation 1086 'icmp' 'icmp_ln163_25' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1087 [1/1] (0.39ns)   --->   "%eb1_25 = select i1 %icmp_ln163_25, i8 1, i8 %eb_25" [./bf16_accl.h:163]   --->   Operation 1087 'select' 'eb1_25' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1088 [1/1] (4.01ns)   --->   "%e_b_26 = call i16 @f32_to_bf16_rne, i32 %ex_26" [activation_accelerator.cpp:1014]   --->   Operation 1088 'call' 'e_b_26' <Predicate = true> <Delay = 4.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 1089 [1/1] (0.00ns)   --->   "%mb_26 = trunc i16 %e_b_26" [activation_accelerator.cpp:1014]   --->   Operation 1089 'trunc' 'mb_26' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1090 [1/1] (0.00ns)   --->   "%tmp_355 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %e_b_26, i32 15" [./bf16_accl.h:127]   --->   Operation 1090 'bitselect' 'tmp_355' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1091 [1/1] (0.00ns)   --->   "%eb_26 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %e_b_26, i32 7, i32 14" [./bf16_accl.h:128]   --->   Operation 1091 'partselect' 'eb_26' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1092 [1/1] (0.00ns)   --->   "%zext_ln129_53 = zext i7 %mb_26" [./bf16_accl.h:129]   --->   Operation 1092 'zext' 'zext_ln129_53' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1093 [1/1] (0.81ns)   --->   "%icmp_ln138_26 = icmp_eq  i7 %mb_26, i7 0" [./bf16_accl.h:138]   --->   Operation 1093 'icmp' 'icmp_ln138_26' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1094 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145_26)   --->   "%trunc_ln145_25 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %e_b_26, i32 7, i32 13" [./bf16_accl.h:145]   --->   Operation 1094 'partselect' 'trunc_ln145_25' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1095 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145_26)   --->   "%or_ln145_108 = or i7 %trunc_ln145_25, i7 %mb_26" [./bf16_accl.h:145]   --->   Operation 1095 'or' 'or_ln145_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1096 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145_26)   --->   "%tmp_357 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %e_b_26, i32 14" [./bf16_accl.h:145]   --->   Operation 1096 'bitselect' 'tmp_357' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1097 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145_26)   --->   "%or_ln145_25 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_357, i7 %or_ln145_108" [./bf16_accl.h:145]   --->   Operation 1097 'bitconcatenate' 'or_ln145_25' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1098 [1/1] (0.84ns) (out node of the LUT)   --->   "%icmp_ln145_26 = icmp_eq  i8 %or_ln145_25, i8 0" [./bf16_accl.h:145]   --->   Operation 1098 'icmp' 'icmp_ln145_26' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1099 [1/1] (0.84ns)   --->   "%icmp_ln158_53 = icmp_ne  i8 %eb_26, i8 0" [./bf16_accl.h:158]   --->   Operation 1099 'icmp' 'icmp_ln158_53' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1100 [1/1] (0.00ns)   --->   "%or_ln158_52 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %mb_26" [./bf16_accl.h:158]   --->   Operation 1100 'bitconcatenate' 'or_ln158_52' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1101 [1/1] (0.39ns)   --->   "%select_ln158_53 = select i1 %icmp_ln158_53, i8 %or_ln158_52, i8 %zext_ln129_53" [./bf16_accl.h:158]   --->   Operation 1101 'select' 'select_ln158_53' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1102 [1/1] (0.84ns)   --->   "%icmp_ln163_26 = icmp_eq  i8 %eb_26, i8 0" [./bf16_accl.h:163]   --->   Operation 1102 'icmp' 'icmp_ln163_26' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1103 [1/1] (0.39ns)   --->   "%eb1_26 = select i1 %icmp_ln163_26, i8 1, i8 %eb_26" [./bf16_accl.h:163]   --->   Operation 1103 'select' 'eb1_26' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1104 [1/1] (4.01ns)   --->   "%e_b_27 = call i16 @f32_to_bf16_rne, i32 %ex_27" [activation_accelerator.cpp:1014]   --->   Operation 1104 'call' 'e_b_27' <Predicate = true> <Delay = 4.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 1105 [1/1] (0.00ns)   --->   "%mb_27 = trunc i16 %e_b_27" [activation_accelerator.cpp:1014]   --->   Operation 1105 'trunc' 'mb_27' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1106 [1/1] (0.00ns)   --->   "%tmp_366 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %e_b_27, i32 15" [./bf16_accl.h:127]   --->   Operation 1106 'bitselect' 'tmp_366' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1107 [1/1] (0.00ns)   --->   "%eb_27 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %e_b_27, i32 7, i32 14" [./bf16_accl.h:128]   --->   Operation 1107 'partselect' 'eb_27' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1108 [1/1] (0.00ns)   --->   "%zext_ln129_55 = zext i7 %mb_27" [./bf16_accl.h:129]   --->   Operation 1108 'zext' 'zext_ln129_55' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1109 [1/1] (0.81ns)   --->   "%icmp_ln138_27 = icmp_eq  i7 %mb_27, i7 0" [./bf16_accl.h:138]   --->   Operation 1109 'icmp' 'icmp_ln138_27' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1110 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145_27)   --->   "%trunc_ln145_26 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %e_b_27, i32 7, i32 13" [./bf16_accl.h:145]   --->   Operation 1110 'partselect' 'trunc_ln145_26' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1111 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145_27)   --->   "%or_ln145_111 = or i7 %trunc_ln145_26, i7 %mb_27" [./bf16_accl.h:145]   --->   Operation 1111 'or' 'or_ln145_111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1112 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145_27)   --->   "%tmp_368 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %e_b_27, i32 14" [./bf16_accl.h:145]   --->   Operation 1112 'bitselect' 'tmp_368' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1113 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145_27)   --->   "%or_ln145_26 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_368, i7 %or_ln145_111" [./bf16_accl.h:145]   --->   Operation 1113 'bitconcatenate' 'or_ln145_26' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1114 [1/1] (0.84ns) (out node of the LUT)   --->   "%icmp_ln145_27 = icmp_eq  i8 %or_ln145_26, i8 0" [./bf16_accl.h:145]   --->   Operation 1114 'icmp' 'icmp_ln145_27' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1115 [1/1] (0.84ns)   --->   "%icmp_ln158_55 = icmp_ne  i8 %eb_27, i8 0" [./bf16_accl.h:158]   --->   Operation 1115 'icmp' 'icmp_ln158_55' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1116 [1/1] (0.00ns)   --->   "%or_ln158_54 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %mb_27" [./bf16_accl.h:158]   --->   Operation 1116 'bitconcatenate' 'or_ln158_54' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1117 [1/1] (0.39ns)   --->   "%select_ln158_55 = select i1 %icmp_ln158_55, i8 %or_ln158_54, i8 %zext_ln129_55" [./bf16_accl.h:158]   --->   Operation 1117 'select' 'select_ln158_55' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1118 [1/1] (0.84ns)   --->   "%icmp_ln163_27 = icmp_eq  i8 %eb_27, i8 0" [./bf16_accl.h:163]   --->   Operation 1118 'icmp' 'icmp_ln163_27' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1119 [1/1] (0.39ns)   --->   "%eb1_27 = select i1 %icmp_ln163_27, i8 1, i8 %eb_27" [./bf16_accl.h:163]   --->   Operation 1119 'select' 'eb1_27' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1120 [1/1] (4.01ns)   --->   "%e_b_28 = call i16 @f32_to_bf16_rne, i32 %ex_28" [activation_accelerator.cpp:1014]   --->   Operation 1120 'call' 'e_b_28' <Predicate = true> <Delay = 4.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 1121 [1/1] (0.00ns)   --->   "%mb_28 = trunc i16 %e_b_28" [activation_accelerator.cpp:1014]   --->   Operation 1121 'trunc' 'mb_28' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1122 [1/1] (0.00ns)   --->   "%tmp_377 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %e_b_28, i32 15" [./bf16_accl.h:127]   --->   Operation 1122 'bitselect' 'tmp_377' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1123 [1/1] (0.00ns)   --->   "%eb_28 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %e_b_28, i32 7, i32 14" [./bf16_accl.h:128]   --->   Operation 1123 'partselect' 'eb_28' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1124 [1/1] (0.00ns)   --->   "%zext_ln129_57 = zext i7 %mb_28" [./bf16_accl.h:129]   --->   Operation 1124 'zext' 'zext_ln129_57' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1125 [1/1] (0.81ns)   --->   "%icmp_ln138_28 = icmp_eq  i7 %mb_28, i7 0" [./bf16_accl.h:138]   --->   Operation 1125 'icmp' 'icmp_ln138_28' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1126 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145_28)   --->   "%trunc_ln145_27 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %e_b_28, i32 7, i32 13" [./bf16_accl.h:145]   --->   Operation 1126 'partselect' 'trunc_ln145_27' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1127 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145_28)   --->   "%or_ln145_114 = or i7 %trunc_ln145_27, i7 %mb_28" [./bf16_accl.h:145]   --->   Operation 1127 'or' 'or_ln145_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1128 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145_28)   --->   "%tmp_379 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %e_b_28, i32 14" [./bf16_accl.h:145]   --->   Operation 1128 'bitselect' 'tmp_379' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1129 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145_28)   --->   "%or_ln145_27 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_379, i7 %or_ln145_114" [./bf16_accl.h:145]   --->   Operation 1129 'bitconcatenate' 'or_ln145_27' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1130 [1/1] (0.84ns) (out node of the LUT)   --->   "%icmp_ln145_28 = icmp_eq  i8 %or_ln145_27, i8 0" [./bf16_accl.h:145]   --->   Operation 1130 'icmp' 'icmp_ln145_28' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1131 [1/1] (0.84ns)   --->   "%icmp_ln158_57 = icmp_ne  i8 %eb_28, i8 0" [./bf16_accl.h:158]   --->   Operation 1131 'icmp' 'icmp_ln158_57' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1132 [1/1] (0.00ns)   --->   "%or_ln158_56 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %mb_28" [./bf16_accl.h:158]   --->   Operation 1132 'bitconcatenate' 'or_ln158_56' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1133 [1/1] (0.39ns)   --->   "%select_ln158_57 = select i1 %icmp_ln158_57, i8 %or_ln158_56, i8 %zext_ln129_57" [./bf16_accl.h:158]   --->   Operation 1133 'select' 'select_ln158_57' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1134 [1/1] (0.84ns)   --->   "%icmp_ln163_28 = icmp_eq  i8 %eb_28, i8 0" [./bf16_accl.h:163]   --->   Operation 1134 'icmp' 'icmp_ln163_28' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1135 [1/1] (0.39ns)   --->   "%eb1_28 = select i1 %icmp_ln163_28, i8 1, i8 %eb_28" [./bf16_accl.h:163]   --->   Operation 1135 'select' 'eb1_28' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1136 [1/1] (4.01ns)   --->   "%e_b_29 = call i16 @f32_to_bf16_rne, i32 %ex_29" [activation_accelerator.cpp:1014]   --->   Operation 1136 'call' 'e_b_29' <Predicate = true> <Delay = 4.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 1137 [1/1] (0.00ns)   --->   "%mb_29 = trunc i16 %e_b_29" [activation_accelerator.cpp:1014]   --->   Operation 1137 'trunc' 'mb_29' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1138 [1/1] (0.00ns)   --->   "%tmp_388 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %e_b_29, i32 15" [./bf16_accl.h:127]   --->   Operation 1138 'bitselect' 'tmp_388' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1139 [1/1] (0.00ns)   --->   "%eb_29 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %e_b_29, i32 7, i32 14" [./bf16_accl.h:128]   --->   Operation 1139 'partselect' 'eb_29' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1140 [1/1] (0.00ns)   --->   "%zext_ln129_59 = zext i7 %mb_29" [./bf16_accl.h:129]   --->   Operation 1140 'zext' 'zext_ln129_59' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1141 [1/1] (0.81ns)   --->   "%icmp_ln138_29 = icmp_eq  i7 %mb_29, i7 0" [./bf16_accl.h:138]   --->   Operation 1141 'icmp' 'icmp_ln138_29' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1142 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145_29)   --->   "%trunc_ln145_28 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %e_b_29, i32 7, i32 13" [./bf16_accl.h:145]   --->   Operation 1142 'partselect' 'trunc_ln145_28' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1143 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145_29)   --->   "%or_ln145_117 = or i7 %trunc_ln145_28, i7 %mb_29" [./bf16_accl.h:145]   --->   Operation 1143 'or' 'or_ln145_117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1144 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145_29)   --->   "%tmp_390 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %e_b_29, i32 14" [./bf16_accl.h:145]   --->   Operation 1144 'bitselect' 'tmp_390' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1145 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145_29)   --->   "%or_ln145_28 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_390, i7 %or_ln145_117" [./bf16_accl.h:145]   --->   Operation 1145 'bitconcatenate' 'or_ln145_28' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1146 [1/1] (0.84ns) (out node of the LUT)   --->   "%icmp_ln145_29 = icmp_eq  i8 %or_ln145_28, i8 0" [./bf16_accl.h:145]   --->   Operation 1146 'icmp' 'icmp_ln145_29' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1147 [1/1] (0.84ns)   --->   "%icmp_ln158_59 = icmp_ne  i8 %eb_29, i8 0" [./bf16_accl.h:158]   --->   Operation 1147 'icmp' 'icmp_ln158_59' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1148 [1/1] (0.00ns)   --->   "%or_ln158_58 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %mb_29" [./bf16_accl.h:158]   --->   Operation 1148 'bitconcatenate' 'or_ln158_58' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1149 [1/1] (0.39ns)   --->   "%select_ln158_59 = select i1 %icmp_ln158_59, i8 %or_ln158_58, i8 %zext_ln129_59" [./bf16_accl.h:158]   --->   Operation 1149 'select' 'select_ln158_59' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1150 [1/1] (0.84ns)   --->   "%icmp_ln163_29 = icmp_eq  i8 %eb_29, i8 0" [./bf16_accl.h:163]   --->   Operation 1150 'icmp' 'icmp_ln163_29' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1151 [1/1] (0.39ns)   --->   "%eb1_29 = select i1 %icmp_ln163_29, i8 1, i8 %eb_29" [./bf16_accl.h:163]   --->   Operation 1151 'select' 'eb1_29' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1152 [1/1] (4.01ns)   --->   "%e_b_30 = call i16 @f32_to_bf16_rne, i32 %ex_30" [activation_accelerator.cpp:1014]   --->   Operation 1152 'call' 'e_b_30' <Predicate = true> <Delay = 4.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 1153 [1/1] (0.00ns)   --->   "%mb_30 = trunc i16 %e_b_30" [activation_accelerator.cpp:1014]   --->   Operation 1153 'trunc' 'mb_30' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1154 [1/1] (0.00ns)   --->   "%tmp_399 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %e_b_30, i32 15" [./bf16_accl.h:127]   --->   Operation 1154 'bitselect' 'tmp_399' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1155 [1/1] (0.00ns)   --->   "%eb_30 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %e_b_30, i32 7, i32 14" [./bf16_accl.h:128]   --->   Operation 1155 'partselect' 'eb_30' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1156 [1/1] (0.00ns)   --->   "%zext_ln129_61 = zext i7 %mb_30" [./bf16_accl.h:129]   --->   Operation 1156 'zext' 'zext_ln129_61' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1157 [1/1] (0.81ns)   --->   "%icmp_ln138_30 = icmp_eq  i7 %mb_30, i7 0" [./bf16_accl.h:138]   --->   Operation 1157 'icmp' 'icmp_ln138_30' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1158 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145_30)   --->   "%trunc_ln145_29 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %e_b_30, i32 7, i32 13" [./bf16_accl.h:145]   --->   Operation 1158 'partselect' 'trunc_ln145_29' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1159 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145_30)   --->   "%or_ln145_120 = or i7 %trunc_ln145_29, i7 %mb_30" [./bf16_accl.h:145]   --->   Operation 1159 'or' 'or_ln145_120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1160 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145_30)   --->   "%tmp_401 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %e_b_30, i32 14" [./bf16_accl.h:145]   --->   Operation 1160 'bitselect' 'tmp_401' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1161 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145_30)   --->   "%or_ln145_29 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_401, i7 %or_ln145_120" [./bf16_accl.h:145]   --->   Operation 1161 'bitconcatenate' 'or_ln145_29' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1162 [1/1] (0.84ns) (out node of the LUT)   --->   "%icmp_ln145_30 = icmp_eq  i8 %or_ln145_29, i8 0" [./bf16_accl.h:145]   --->   Operation 1162 'icmp' 'icmp_ln145_30' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1163 [1/1] (0.84ns)   --->   "%icmp_ln158_61 = icmp_ne  i8 %eb_30, i8 0" [./bf16_accl.h:158]   --->   Operation 1163 'icmp' 'icmp_ln158_61' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1164 [1/1] (0.00ns)   --->   "%or_ln158_60 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %mb_30" [./bf16_accl.h:158]   --->   Operation 1164 'bitconcatenate' 'or_ln158_60' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1165 [1/1] (0.39ns)   --->   "%select_ln158_61 = select i1 %icmp_ln158_61, i8 %or_ln158_60, i8 %zext_ln129_61" [./bf16_accl.h:158]   --->   Operation 1165 'select' 'select_ln158_61' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1166 [1/1] (0.84ns)   --->   "%icmp_ln163_30 = icmp_eq  i8 %eb_30, i8 0" [./bf16_accl.h:163]   --->   Operation 1166 'icmp' 'icmp_ln163_30' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1167 [1/1] (0.39ns)   --->   "%eb1_30 = select i1 %icmp_ln163_30, i8 1, i8 %eb_30" [./bf16_accl.h:163]   --->   Operation 1167 'select' 'eb1_30' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1168 [1/1] (4.01ns)   --->   "%e_b_31 = call i16 @f32_to_bf16_rne, i32 %ex_31" [activation_accelerator.cpp:1014]   --->   Operation 1168 'call' 'e_b_31' <Predicate = true> <Delay = 4.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 1169 [1/1] (0.00ns)   --->   "%mb_31 = trunc i16 %e_b_31" [activation_accelerator.cpp:1014]   --->   Operation 1169 'trunc' 'mb_31' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1170 [1/1] (0.00ns)   --->   "%tmp_410 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %e_b_31, i32 15" [./bf16_accl.h:127]   --->   Operation 1170 'bitselect' 'tmp_410' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1171 [1/1] (0.00ns)   --->   "%eb_31 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %e_b_31, i32 7, i32 14" [./bf16_accl.h:128]   --->   Operation 1171 'partselect' 'eb_31' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1172 [1/1] (0.00ns)   --->   "%zext_ln129_63 = zext i7 %mb_31" [./bf16_accl.h:129]   --->   Operation 1172 'zext' 'zext_ln129_63' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1173 [1/1] (0.81ns)   --->   "%icmp_ln138_31 = icmp_eq  i7 %mb_31, i7 0" [./bf16_accl.h:138]   --->   Operation 1173 'icmp' 'icmp_ln138_31' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1174 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145_31)   --->   "%trunc_ln145_30 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %e_b_31, i32 7, i32 13" [./bf16_accl.h:145]   --->   Operation 1174 'partselect' 'trunc_ln145_30' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1175 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145_31)   --->   "%or_ln145_123 = or i7 %trunc_ln145_30, i7 %mb_31" [./bf16_accl.h:145]   --->   Operation 1175 'or' 'or_ln145_123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1176 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145_31)   --->   "%tmp_412 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %e_b_31, i32 14" [./bf16_accl.h:145]   --->   Operation 1176 'bitselect' 'tmp_412' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1177 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145_31)   --->   "%or_ln145_30 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_412, i7 %or_ln145_123" [./bf16_accl.h:145]   --->   Operation 1177 'bitconcatenate' 'or_ln145_30' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1178 [1/1] (0.84ns) (out node of the LUT)   --->   "%icmp_ln145_31 = icmp_eq  i8 %or_ln145_30, i8 0" [./bf16_accl.h:145]   --->   Operation 1178 'icmp' 'icmp_ln145_31' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1179 [1/1] (0.84ns)   --->   "%icmp_ln158_63 = icmp_ne  i8 %eb_31, i8 0" [./bf16_accl.h:158]   --->   Operation 1179 'icmp' 'icmp_ln158_63' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1180 [1/1] (0.00ns)   --->   "%or_ln158_62 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %mb_31" [./bf16_accl.h:158]   --->   Operation 1180 'bitconcatenate' 'or_ln158_62' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1181 [1/1] (0.39ns)   --->   "%select_ln158_63 = select i1 %icmp_ln158_63, i8 %or_ln158_62, i8 %zext_ln129_63" [./bf16_accl.h:158]   --->   Operation 1181 'select' 'select_ln158_63' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1182 [1/1] (0.84ns)   --->   "%icmp_ln163_31 = icmp_eq  i8 %eb_31, i8 0" [./bf16_accl.h:163]   --->   Operation 1182 'icmp' 'icmp_ln163_31' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1183 [1/1] (0.39ns)   --->   "%eb1_31 = select i1 %icmp_ln163_31, i8 1, i8 %eb_31" [./bf16_accl.h:163]   --->   Operation 1183 'select' 'eb1_31' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 6339 [1/1] (0.00ns)   --->   "%a_bits_assign_load_1 = load i16 %a_bits_assign"   --->   Operation 6339 'load' 'a_bits_assign_load_1' <Predicate = (!icmp_ln994)> <Delay = 0.00>
ST_12 : Operation 6340 [1/1] (0.00ns)   --->   "%a_bits_assign_1_load_1 = load i16 %a_bits_assign_1"   --->   Operation 6340 'load' 'a_bits_assign_1_load_1' <Predicate = (!icmp_ln994)> <Delay = 0.00>
ST_12 : Operation 6341 [1/1] (0.00ns)   --->   "%a_bits_assign_2_load_1 = load i16 %a_bits_assign_2"   --->   Operation 6341 'load' 'a_bits_assign_2_load_1' <Predicate = (!icmp_ln994)> <Delay = 0.00>
ST_12 : Operation 6342 [1/1] (0.00ns)   --->   "%a_bits_assign_3_load_1 = load i16 %a_bits_assign_3"   --->   Operation 6342 'load' 'a_bits_assign_3_load_1' <Predicate = (!icmp_ln994)> <Delay = 0.00>
ST_12 : Operation 6343 [1/1] (0.00ns)   --->   "%a_bits_assign_4_load_1 = load i16 %a_bits_assign_4"   --->   Operation 6343 'load' 'a_bits_assign_4_load_1' <Predicate = (!icmp_ln994)> <Delay = 0.00>
ST_12 : Operation 6344 [1/1] (0.00ns)   --->   "%a_bits_assign_5_load_1 = load i16 %a_bits_assign_5"   --->   Operation 6344 'load' 'a_bits_assign_5_load_1' <Predicate = (!icmp_ln994)> <Delay = 0.00>
ST_12 : Operation 6345 [1/1] (0.00ns)   --->   "%a_bits_assign_6_load_1 = load i16 %a_bits_assign_6"   --->   Operation 6345 'load' 'a_bits_assign_6_load_1' <Predicate = (!icmp_ln994)> <Delay = 0.00>
ST_12 : Operation 6346 [1/1] (0.00ns)   --->   "%a_bits_assign_7_load_1 = load i16 %a_bits_assign_7"   --->   Operation 6346 'load' 'a_bits_assign_7_load_1' <Predicate = (!icmp_ln994)> <Delay = 0.00>
ST_12 : Operation 6347 [1/1] (0.00ns)   --->   "%a_bits_assign_8_load_1 = load i16 %a_bits_assign_8"   --->   Operation 6347 'load' 'a_bits_assign_8_load_1' <Predicate = (!icmp_ln994)> <Delay = 0.00>
ST_12 : Operation 6348 [1/1] (0.00ns)   --->   "%a_bits_assign_9_load_1 = load i16 %a_bits_assign_9"   --->   Operation 6348 'load' 'a_bits_assign_9_load_1' <Predicate = (!icmp_ln994)> <Delay = 0.00>
ST_12 : Operation 6349 [1/1] (0.00ns)   --->   "%a_bits_assign_10_load_1 = load i16 %a_bits_assign_10"   --->   Operation 6349 'load' 'a_bits_assign_10_load_1' <Predicate = (!icmp_ln994)> <Delay = 0.00>
ST_12 : Operation 6350 [1/1] (0.00ns)   --->   "%a_bits_assign_11_load_1 = load i16 %a_bits_assign_11"   --->   Operation 6350 'load' 'a_bits_assign_11_load_1' <Predicate = (!icmp_ln994)> <Delay = 0.00>
ST_12 : Operation 6351 [1/1] (0.00ns)   --->   "%a_bits_assign_12_load_1 = load i16 %a_bits_assign_12"   --->   Operation 6351 'load' 'a_bits_assign_12_load_1' <Predicate = (!icmp_ln994)> <Delay = 0.00>
ST_12 : Operation 6352 [1/1] (0.00ns)   --->   "%a_bits_assign_13_load_1 = load i16 %a_bits_assign_13"   --->   Operation 6352 'load' 'a_bits_assign_13_load_1' <Predicate = (!icmp_ln994)> <Delay = 0.00>
ST_12 : Operation 6353 [1/1] (0.00ns)   --->   "%a_bits_assign_14_load_1 = load i16 %a_bits_assign_14"   --->   Operation 6353 'load' 'a_bits_assign_14_load_1' <Predicate = (!icmp_ln994)> <Delay = 0.00>
ST_12 : Operation 6354 [1/1] (0.00ns)   --->   "%a_bits_assign_15_load_1 = load i16 %a_bits_assign_15"   --->   Operation 6354 'load' 'a_bits_assign_15_load_1' <Predicate = (!icmp_ln994)> <Delay = 0.00>
ST_12 : Operation 6355 [1/1] (0.00ns)   --->   "%a_bits_assign_16_load_1 = load i16 %a_bits_assign_16"   --->   Operation 6355 'load' 'a_bits_assign_16_load_1' <Predicate = (!icmp_ln994)> <Delay = 0.00>
ST_12 : Operation 6356 [1/1] (0.00ns)   --->   "%a_bits_assign_17_load_1 = load i16 %a_bits_assign_17"   --->   Operation 6356 'load' 'a_bits_assign_17_load_1' <Predicate = (!icmp_ln994)> <Delay = 0.00>
ST_12 : Operation 6357 [1/1] (0.00ns)   --->   "%a_bits_assign_18_load_1 = load i16 %a_bits_assign_18"   --->   Operation 6357 'load' 'a_bits_assign_18_load_1' <Predicate = (!icmp_ln994)> <Delay = 0.00>
ST_12 : Operation 6358 [1/1] (0.00ns)   --->   "%a_bits_assign_19_load_1 = load i16 %a_bits_assign_19"   --->   Operation 6358 'load' 'a_bits_assign_19_load_1' <Predicate = (!icmp_ln994)> <Delay = 0.00>
ST_12 : Operation 6359 [1/1] (0.00ns)   --->   "%a_bits_assign_20_load_1 = load i16 %a_bits_assign_20"   --->   Operation 6359 'load' 'a_bits_assign_20_load_1' <Predicate = (!icmp_ln994)> <Delay = 0.00>
ST_12 : Operation 6360 [1/1] (0.00ns)   --->   "%a_bits_assign_21_load_1 = load i16 %a_bits_assign_21"   --->   Operation 6360 'load' 'a_bits_assign_21_load_1' <Predicate = (!icmp_ln994)> <Delay = 0.00>
ST_12 : Operation 6361 [1/1] (0.00ns)   --->   "%a_bits_assign_22_load_1 = load i16 %a_bits_assign_22"   --->   Operation 6361 'load' 'a_bits_assign_22_load_1' <Predicate = (!icmp_ln994)> <Delay = 0.00>
ST_12 : Operation 6362 [1/1] (0.00ns)   --->   "%a_bits_assign_23_load_1 = load i16 %a_bits_assign_23"   --->   Operation 6362 'load' 'a_bits_assign_23_load_1' <Predicate = (!icmp_ln994)> <Delay = 0.00>
ST_12 : Operation 6363 [1/1] (0.00ns)   --->   "%a_bits_assign_24_load_1 = load i16 %a_bits_assign_24"   --->   Operation 6363 'load' 'a_bits_assign_24_load_1' <Predicate = (!icmp_ln994)> <Delay = 0.00>
ST_12 : Operation 6364 [1/1] (0.00ns)   --->   "%a_bits_assign_25_load_1 = load i16 %a_bits_assign_25"   --->   Operation 6364 'load' 'a_bits_assign_25_load_1' <Predicate = (!icmp_ln994)> <Delay = 0.00>
ST_12 : Operation 6365 [1/1] (0.00ns)   --->   "%a_bits_assign_26_load_1 = load i16 %a_bits_assign_26"   --->   Operation 6365 'load' 'a_bits_assign_26_load_1' <Predicate = (!icmp_ln994)> <Delay = 0.00>
ST_12 : Operation 6366 [1/1] (0.00ns)   --->   "%a_bits_assign_27_load_1 = load i16 %a_bits_assign_27"   --->   Operation 6366 'load' 'a_bits_assign_27_load_1' <Predicate = (!icmp_ln994)> <Delay = 0.00>
ST_12 : Operation 6367 [1/1] (0.00ns)   --->   "%a_bits_assign_28_load_1 = load i16 %a_bits_assign_28"   --->   Operation 6367 'load' 'a_bits_assign_28_load_1' <Predicate = (!icmp_ln994)> <Delay = 0.00>
ST_12 : Operation 6368 [1/1] (0.00ns)   --->   "%a_bits_assign_29_load_1 = load i16 %a_bits_assign_29"   --->   Operation 6368 'load' 'a_bits_assign_29_load_1' <Predicate = (!icmp_ln994)> <Delay = 0.00>
ST_12 : Operation 6369 [1/1] (0.00ns)   --->   "%a_bits_assign_30_load_1 = load i16 %a_bits_assign_30"   --->   Operation 6369 'load' 'a_bits_assign_30_load_1' <Predicate = (!icmp_ln994)> <Delay = 0.00>
ST_12 : Operation 6370 [1/1] (0.00ns)   --->   "%a_bits_assign_31_load_1 = load i16 %a_bits_assign_31"   --->   Operation 6370 'load' 'a_bits_assign_31_load_1' <Predicate = (!icmp_ln994)> <Delay = 0.00>
ST_12 : Operation 6371 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %a_bits_assign_31_out, i16 %a_bits_assign_31_load_1"   --->   Operation 6371 'write' 'write_ln0' <Predicate = (!icmp_ln994)> <Delay = 0.00>
ST_12 : Operation 6372 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %a_bits_assign_30_out, i16 %a_bits_assign_30_load_1"   --->   Operation 6372 'write' 'write_ln0' <Predicate = (!icmp_ln994)> <Delay = 0.00>
ST_12 : Operation 6373 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %a_bits_assign_29_out, i16 %a_bits_assign_29_load_1"   --->   Operation 6373 'write' 'write_ln0' <Predicate = (!icmp_ln994)> <Delay = 0.00>
ST_12 : Operation 6374 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %a_bits_assign_28_out, i16 %a_bits_assign_28_load_1"   --->   Operation 6374 'write' 'write_ln0' <Predicate = (!icmp_ln994)> <Delay = 0.00>
ST_12 : Operation 6375 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %a_bits_assign_27_out, i16 %a_bits_assign_27_load_1"   --->   Operation 6375 'write' 'write_ln0' <Predicate = (!icmp_ln994)> <Delay = 0.00>
ST_12 : Operation 6376 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %a_bits_assign_26_out, i16 %a_bits_assign_26_load_1"   --->   Operation 6376 'write' 'write_ln0' <Predicate = (!icmp_ln994)> <Delay = 0.00>
ST_12 : Operation 6377 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %a_bits_assign_25_out, i16 %a_bits_assign_25_load_1"   --->   Operation 6377 'write' 'write_ln0' <Predicate = (!icmp_ln994)> <Delay = 0.00>
ST_12 : Operation 6378 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %a_bits_assign_24_out, i16 %a_bits_assign_24_load_1"   --->   Operation 6378 'write' 'write_ln0' <Predicate = (!icmp_ln994)> <Delay = 0.00>
ST_12 : Operation 6379 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %a_bits_assign_23_out, i16 %a_bits_assign_23_load_1"   --->   Operation 6379 'write' 'write_ln0' <Predicate = (!icmp_ln994)> <Delay = 0.00>
ST_12 : Operation 6380 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %a_bits_assign_22_out, i16 %a_bits_assign_22_load_1"   --->   Operation 6380 'write' 'write_ln0' <Predicate = (!icmp_ln994)> <Delay = 0.00>
ST_12 : Operation 6381 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %a_bits_assign_21_out, i16 %a_bits_assign_21_load_1"   --->   Operation 6381 'write' 'write_ln0' <Predicate = (!icmp_ln994)> <Delay = 0.00>
ST_12 : Operation 6382 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %a_bits_assign_20_out, i16 %a_bits_assign_20_load_1"   --->   Operation 6382 'write' 'write_ln0' <Predicate = (!icmp_ln994)> <Delay = 0.00>
ST_12 : Operation 6383 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %a_bits_assign_19_out, i16 %a_bits_assign_19_load_1"   --->   Operation 6383 'write' 'write_ln0' <Predicate = (!icmp_ln994)> <Delay = 0.00>
ST_12 : Operation 6384 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %a_bits_assign_18_out, i16 %a_bits_assign_18_load_1"   --->   Operation 6384 'write' 'write_ln0' <Predicate = (!icmp_ln994)> <Delay = 0.00>
ST_12 : Operation 6385 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %a_bits_assign_17_out, i16 %a_bits_assign_17_load_1"   --->   Operation 6385 'write' 'write_ln0' <Predicate = (!icmp_ln994)> <Delay = 0.00>
ST_12 : Operation 6386 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %a_bits_assign_16_out, i16 %a_bits_assign_16_load_1"   --->   Operation 6386 'write' 'write_ln0' <Predicate = (!icmp_ln994)> <Delay = 0.00>
ST_12 : Operation 6387 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %a_bits_assign_15_out, i16 %a_bits_assign_15_load_1"   --->   Operation 6387 'write' 'write_ln0' <Predicate = (!icmp_ln994)> <Delay = 0.00>
ST_12 : Operation 6388 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %a_bits_assign_14_out, i16 %a_bits_assign_14_load_1"   --->   Operation 6388 'write' 'write_ln0' <Predicate = (!icmp_ln994)> <Delay = 0.00>
ST_12 : Operation 6389 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %a_bits_assign_13_out, i16 %a_bits_assign_13_load_1"   --->   Operation 6389 'write' 'write_ln0' <Predicate = (!icmp_ln994)> <Delay = 0.00>
ST_12 : Operation 6390 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %a_bits_assign_12_out, i16 %a_bits_assign_12_load_1"   --->   Operation 6390 'write' 'write_ln0' <Predicate = (!icmp_ln994)> <Delay = 0.00>
ST_12 : Operation 6391 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %a_bits_assign_11_out, i16 %a_bits_assign_11_load_1"   --->   Operation 6391 'write' 'write_ln0' <Predicate = (!icmp_ln994)> <Delay = 0.00>
ST_12 : Operation 6392 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %a_bits_assign_10_out, i16 %a_bits_assign_10_load_1"   --->   Operation 6392 'write' 'write_ln0' <Predicate = (!icmp_ln994)> <Delay = 0.00>
ST_12 : Operation 6393 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %a_bits_assign_9_out, i16 %a_bits_assign_9_load_1"   --->   Operation 6393 'write' 'write_ln0' <Predicate = (!icmp_ln994)> <Delay = 0.00>
ST_12 : Operation 6394 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %a_bits_assign_8_out, i16 %a_bits_assign_8_load_1"   --->   Operation 6394 'write' 'write_ln0' <Predicate = (!icmp_ln994)> <Delay = 0.00>
ST_12 : Operation 6395 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %a_bits_assign_7_out, i16 %a_bits_assign_7_load_1"   --->   Operation 6395 'write' 'write_ln0' <Predicate = (!icmp_ln994)> <Delay = 0.00>
ST_12 : Operation 6396 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %a_bits_assign_6_out, i16 %a_bits_assign_6_load_1"   --->   Operation 6396 'write' 'write_ln0' <Predicate = (!icmp_ln994)> <Delay = 0.00>
ST_12 : Operation 6397 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %a_bits_assign_5_out, i16 %a_bits_assign_5_load_1"   --->   Operation 6397 'write' 'write_ln0' <Predicate = (!icmp_ln994)> <Delay = 0.00>
ST_12 : Operation 6398 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %a_bits_assign_4_out, i16 %a_bits_assign_4_load_1"   --->   Operation 6398 'write' 'write_ln0' <Predicate = (!icmp_ln994)> <Delay = 0.00>
ST_12 : Operation 6399 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %a_bits_assign_3_out, i16 %a_bits_assign_3_load_1"   --->   Operation 6399 'write' 'write_ln0' <Predicate = (!icmp_ln994)> <Delay = 0.00>
ST_12 : Operation 6400 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %a_bits_assign_2_out, i16 %a_bits_assign_2_load_1"   --->   Operation 6400 'write' 'write_ln0' <Predicate = (!icmp_ln994)> <Delay = 0.00>
ST_12 : Operation 6401 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %a_bits_assign_1_out, i16 %a_bits_assign_1_load_1"   --->   Operation 6401 'write' 'write_ln0' <Predicate = (!icmp_ln994)> <Delay = 0.00>
ST_12 : Operation 6402 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %a_bits_assign_out, i16 %a_bits_assign_load_1"   --->   Operation 6402 'write' 'write_ln0' <Predicate = (!icmp_ln994)> <Delay = 0.00>
ST_12 : Operation 6403 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 6403 'ret' 'ret_ln0' <Predicate = (!icmp_ln994)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 16.1>
ST_13 : Operation 1184 [1/1] (0.00ns)   --->   "%a_bits_assign_load = load i16 %a_bits_assign" [./bf16_accl.h:144]   --->   Operation 1184 'load' 'a_bits_assign_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1185 [1/1] (0.00ns)   --->   "%a_bits_assign_1_load = load i16 %a_bits_assign_1" [./bf16_accl.h:144]   --->   Operation 1185 'load' 'a_bits_assign_1_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1186 [1/1] (0.00ns)   --->   "%a_bits_assign_2_load = load i16 %a_bits_assign_2" [./bf16_accl.h:144]   --->   Operation 1186 'load' 'a_bits_assign_2_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1187 [1/1] (0.00ns)   --->   "%a_bits_assign_3_load = load i16 %a_bits_assign_3" [./bf16_accl.h:144]   --->   Operation 1187 'load' 'a_bits_assign_3_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1188 [1/1] (0.00ns)   --->   "%a_bits_assign_4_load = load i16 %a_bits_assign_4" [./bf16_accl.h:144]   --->   Operation 1188 'load' 'a_bits_assign_4_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1189 [1/1] (0.00ns)   --->   "%a_bits_assign_5_load = load i16 %a_bits_assign_5" [./bf16_accl.h:144]   --->   Operation 1189 'load' 'a_bits_assign_5_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1190 [1/1] (0.00ns)   --->   "%a_bits_assign_6_load = load i16 %a_bits_assign_6" [./bf16_accl.h:144]   --->   Operation 1190 'load' 'a_bits_assign_6_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1191 [1/1] (0.00ns)   --->   "%a_bits_assign_7_load = load i16 %a_bits_assign_7" [./bf16_accl.h:144]   --->   Operation 1191 'load' 'a_bits_assign_7_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1192 [1/1] (0.00ns)   --->   "%a_bits_assign_8_load = load i16 %a_bits_assign_8" [./bf16_accl.h:144]   --->   Operation 1192 'load' 'a_bits_assign_8_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1193 [1/1] (0.00ns)   --->   "%a_bits_assign_9_load = load i16 %a_bits_assign_9" [./bf16_accl.h:144]   --->   Operation 1193 'load' 'a_bits_assign_9_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1194 [1/1] (0.00ns)   --->   "%a_bits_assign_10_load = load i16 %a_bits_assign_10" [./bf16_accl.h:144]   --->   Operation 1194 'load' 'a_bits_assign_10_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1195 [1/1] (0.00ns)   --->   "%a_bits_assign_11_load = load i16 %a_bits_assign_11" [./bf16_accl.h:144]   --->   Operation 1195 'load' 'a_bits_assign_11_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1196 [1/1] (0.00ns)   --->   "%a_bits_assign_12_load = load i16 %a_bits_assign_12" [./bf16_accl.h:144]   --->   Operation 1196 'load' 'a_bits_assign_12_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1197 [1/1] (0.00ns)   --->   "%a_bits_assign_13_load = load i16 %a_bits_assign_13" [./bf16_accl.h:144]   --->   Operation 1197 'load' 'a_bits_assign_13_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1198 [1/1] (0.00ns)   --->   "%a_bits_assign_14_load = load i16 %a_bits_assign_14" [./bf16_accl.h:144]   --->   Operation 1198 'load' 'a_bits_assign_14_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1199 [1/1] (0.00ns)   --->   "%a_bits_assign_15_load = load i16 %a_bits_assign_15" [./bf16_accl.h:144]   --->   Operation 1199 'load' 'a_bits_assign_15_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1200 [1/1] (0.00ns)   --->   "%a_bits_assign_16_load = load i16 %a_bits_assign_16" [./bf16_accl.h:144]   --->   Operation 1200 'load' 'a_bits_assign_16_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1201 [1/1] (0.00ns)   --->   "%a_bits_assign_17_load = load i16 %a_bits_assign_17" [./bf16_accl.h:144]   --->   Operation 1201 'load' 'a_bits_assign_17_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1202 [1/1] (0.00ns)   --->   "%a_bits_assign_18_load = load i16 %a_bits_assign_18" [./bf16_accl.h:144]   --->   Operation 1202 'load' 'a_bits_assign_18_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1203 [1/1] (0.00ns)   --->   "%a_bits_assign_19_load = load i16 %a_bits_assign_19" [./bf16_accl.h:144]   --->   Operation 1203 'load' 'a_bits_assign_19_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1204 [1/1] (0.00ns)   --->   "%a_bits_assign_20_load = load i16 %a_bits_assign_20" [./bf16_accl.h:144]   --->   Operation 1204 'load' 'a_bits_assign_20_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1205 [1/1] (0.00ns)   --->   "%a_bits_assign_21_load = load i16 %a_bits_assign_21" [./bf16_accl.h:144]   --->   Operation 1205 'load' 'a_bits_assign_21_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1206 [1/1] (0.00ns)   --->   "%a_bits_assign_22_load = load i16 %a_bits_assign_22" [./bf16_accl.h:144]   --->   Operation 1206 'load' 'a_bits_assign_22_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1207 [1/1] (0.00ns)   --->   "%a_bits_assign_23_load = load i16 %a_bits_assign_23" [./bf16_accl.h:144]   --->   Operation 1207 'load' 'a_bits_assign_23_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1208 [1/1] (0.00ns)   --->   "%a_bits_assign_24_load = load i16 %a_bits_assign_24" [./bf16_accl.h:144]   --->   Operation 1208 'load' 'a_bits_assign_24_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1209 [1/1] (0.00ns)   --->   "%a_bits_assign_25_load = load i16 %a_bits_assign_25" [./bf16_accl.h:144]   --->   Operation 1209 'load' 'a_bits_assign_25_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1210 [1/1] (0.00ns)   --->   "%a_bits_assign_26_load = load i16 %a_bits_assign_26" [./bf16_accl.h:144]   --->   Operation 1210 'load' 'a_bits_assign_26_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1211 [1/1] (0.00ns)   --->   "%a_bits_assign_27_load = load i16 %a_bits_assign_27" [./bf16_accl.h:144]   --->   Operation 1211 'load' 'a_bits_assign_27_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1212 [1/1] (0.00ns)   --->   "%a_bits_assign_28_load = load i16 %a_bits_assign_28" [./bf16_accl.h:144]   --->   Operation 1212 'load' 'a_bits_assign_28_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1213 [1/1] (0.00ns)   --->   "%a_bits_assign_29_load = load i16 %a_bits_assign_29" [./bf16_accl.h:144]   --->   Operation 1213 'load' 'a_bits_assign_29_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1214 [1/1] (0.00ns)   --->   "%a_bits_assign_30_load = load i16 %a_bits_assign_30" [./bf16_accl.h:144]   --->   Operation 1214 'load' 'a_bits_assign_30_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1215 [1/1] (0.00ns)   --->   "%a_bits_assign_31_load = load i16 %a_bits_assign_31" [./bf16_accl.h:144]   --->   Operation 1215 'load' 'a_bits_assign_31_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1216 [1/1] (0.00ns)   --->   "%ma_31 = trunc i16 %a_bits_assign_31_load" [activation_accelerator.cpp:994]   --->   Operation 1216 'trunc' 'ma_31' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1217 [1/1] (0.00ns)   --->   "%ma_30 = trunc i16 %a_bits_assign_30_load" [activation_accelerator.cpp:994]   --->   Operation 1217 'trunc' 'ma_30' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1218 [1/1] (0.00ns)   --->   "%ma_29 = trunc i16 %a_bits_assign_29_load" [activation_accelerator.cpp:994]   --->   Operation 1218 'trunc' 'ma_29' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1219 [1/1] (0.00ns)   --->   "%ma_28 = trunc i16 %a_bits_assign_28_load" [activation_accelerator.cpp:994]   --->   Operation 1219 'trunc' 'ma_28' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1220 [1/1] (0.00ns)   --->   "%ma_27 = trunc i16 %a_bits_assign_27_load" [activation_accelerator.cpp:994]   --->   Operation 1220 'trunc' 'ma_27' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1221 [1/1] (0.00ns)   --->   "%ma_26 = trunc i16 %a_bits_assign_26_load" [activation_accelerator.cpp:994]   --->   Operation 1221 'trunc' 'ma_26' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1222 [1/1] (0.00ns)   --->   "%ma_25 = trunc i16 %a_bits_assign_25_load" [activation_accelerator.cpp:994]   --->   Operation 1222 'trunc' 'ma_25' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1223 [1/1] (0.00ns)   --->   "%ma_24 = trunc i16 %a_bits_assign_24_load" [activation_accelerator.cpp:994]   --->   Operation 1223 'trunc' 'ma_24' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1224 [1/1] (0.00ns)   --->   "%ma_23 = trunc i16 %a_bits_assign_23_load" [activation_accelerator.cpp:994]   --->   Operation 1224 'trunc' 'ma_23' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1225 [1/1] (0.00ns)   --->   "%ma_22 = trunc i16 %a_bits_assign_22_load" [activation_accelerator.cpp:994]   --->   Operation 1225 'trunc' 'ma_22' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1226 [1/1] (0.00ns)   --->   "%ma_21 = trunc i16 %a_bits_assign_21_load" [activation_accelerator.cpp:994]   --->   Operation 1226 'trunc' 'ma_21' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1227 [1/1] (0.00ns)   --->   "%ma_20 = trunc i16 %a_bits_assign_20_load" [activation_accelerator.cpp:994]   --->   Operation 1227 'trunc' 'ma_20' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1228 [1/1] (0.00ns)   --->   "%ma_19 = trunc i16 %a_bits_assign_19_load" [activation_accelerator.cpp:994]   --->   Operation 1228 'trunc' 'ma_19' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1229 [1/1] (0.00ns)   --->   "%ma_18 = trunc i16 %a_bits_assign_18_load" [activation_accelerator.cpp:994]   --->   Operation 1229 'trunc' 'ma_18' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1230 [1/1] (0.00ns)   --->   "%ma_17 = trunc i16 %a_bits_assign_17_load" [activation_accelerator.cpp:994]   --->   Operation 1230 'trunc' 'ma_17' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1231 [1/1] (0.00ns)   --->   "%ma_16 = trunc i16 %a_bits_assign_16_load" [activation_accelerator.cpp:994]   --->   Operation 1231 'trunc' 'ma_16' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1232 [1/1] (0.00ns)   --->   "%ma_15 = trunc i16 %a_bits_assign_15_load" [activation_accelerator.cpp:994]   --->   Operation 1232 'trunc' 'ma_15' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1233 [1/1] (0.00ns)   --->   "%ma_14 = trunc i16 %a_bits_assign_14_load" [activation_accelerator.cpp:994]   --->   Operation 1233 'trunc' 'ma_14' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1234 [1/1] (0.00ns)   --->   "%ma_13 = trunc i16 %a_bits_assign_13_load" [activation_accelerator.cpp:994]   --->   Operation 1234 'trunc' 'ma_13' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1235 [1/1] (0.00ns)   --->   "%ma_12 = trunc i16 %a_bits_assign_12_load" [activation_accelerator.cpp:994]   --->   Operation 1235 'trunc' 'ma_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1236 [1/1] (0.00ns)   --->   "%ma_11 = trunc i16 %a_bits_assign_11_load" [activation_accelerator.cpp:994]   --->   Operation 1236 'trunc' 'ma_11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1237 [1/1] (0.00ns)   --->   "%ma_10 = trunc i16 %a_bits_assign_10_load" [activation_accelerator.cpp:994]   --->   Operation 1237 'trunc' 'ma_10' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1238 [1/1] (0.00ns)   --->   "%ma_9 = trunc i16 %a_bits_assign_9_load" [activation_accelerator.cpp:994]   --->   Operation 1238 'trunc' 'ma_9' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1239 [1/1] (0.00ns)   --->   "%ma_8 = trunc i16 %a_bits_assign_8_load" [activation_accelerator.cpp:994]   --->   Operation 1239 'trunc' 'ma_8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1240 [1/1] (0.00ns)   --->   "%ma_7 = trunc i16 %a_bits_assign_7_load" [activation_accelerator.cpp:994]   --->   Operation 1240 'trunc' 'ma_7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1241 [1/1] (0.00ns)   --->   "%ma_6 = trunc i16 %a_bits_assign_6_load" [activation_accelerator.cpp:994]   --->   Operation 1241 'trunc' 'ma_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1242 [1/1] (0.00ns)   --->   "%ma_5 = trunc i16 %a_bits_assign_5_load" [activation_accelerator.cpp:994]   --->   Operation 1242 'trunc' 'ma_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1243 [1/1] (0.00ns)   --->   "%ma_4 = trunc i16 %a_bits_assign_4_load" [activation_accelerator.cpp:994]   --->   Operation 1243 'trunc' 'ma_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1244 [1/1] (0.00ns)   --->   "%ma_3 = trunc i16 %a_bits_assign_3_load" [activation_accelerator.cpp:994]   --->   Operation 1244 'trunc' 'ma_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1245 [1/1] (0.00ns)   --->   "%ma_2 = trunc i16 %a_bits_assign_2_load" [activation_accelerator.cpp:994]   --->   Operation 1245 'trunc' 'ma_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1246 [1/1] (0.00ns)   --->   "%ma_1 = trunc i16 %a_bits_assign_1_load" [activation_accelerator.cpp:994]   --->   Operation 1246 'trunc' 'ma_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1247 [1/1] (0.00ns)   --->   "%ma = trunc i16 %a_bits_assign_load" [activation_accelerator.cpp:994]   --->   Operation 1247 'trunc' 'ma' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1248 [1/1] (0.00ns)   --->   "%specpipeline_ln995 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_20" [activation_accelerator.cpp:995]   --->   Operation 1248 'specpipeline' 'specpipeline_ln995' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1249 [1/1] (0.00ns)   --->   "%specloopname_ln994 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [activation_accelerator.cpp:994]   --->   Operation 1249 'specloopname' 'specloopname_ln994' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1250 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_assign_load, i32 15" [./bf16_accl.h:127]   --->   Operation 1250 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1251 [1/1] (0.00ns)   --->   "%ea = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %a_bits_assign_load, i32 7, i32 14" [./bf16_accl.h:128]   --->   Operation 1251 'partselect' 'ea' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1252 [1/1] (0.00ns)   --->   "%zext_ln129 = zext i7 %ma" [./bf16_accl.h:129]   --->   Operation 1252 'zext' 'zext_ln129' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1253 [1/1] (0.84ns)   --->   "%icmp_ln134 = icmp_eq  i8 %ea, i8 255" [./bf16_accl.h:134]   --->   Operation 1253 'icmp' 'icmp_ln134' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1254 [1/1] (0.81ns)   --->   "%icmp_ln135 = icmp_eq  i7 %ma, i7 0" [./bf16_accl.h:135]   --->   Operation 1254 'icmp' 'icmp_ln135' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1255 [1/1] (0.84ns)   --->   "%icmp_ln142 = icmp_eq  i8 %eb, i8 255" [./bf16_accl.h:142]   --->   Operation 1255 'icmp' 'icmp_ln142' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1256 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144)   --->   "%trunc_ln5 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %a_bits_assign_load, i32 7, i32 13" [./bf16_accl.h:144]   --->   Operation 1256 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1257 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144)   --->   "%or_ln144_31 = or i7 %trunc_ln5, i7 %ma" [./bf16_accl.h:144]   --->   Operation 1257 'or' 'or_ln144_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1258 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_assign_load, i32 14" [./bf16_accl.h:144]   --->   Operation 1258 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1259 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144)   --->   "%or_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_8, i7 %or_ln144_31" [./bf16_accl.h:144]   --->   Operation 1259 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1260 [1/1] (0.84ns) (out node of the LUT)   --->   "%icmp_ln144 = icmp_eq  i8 %or_ln, i8 0" [./bf16_accl.h:144]   --->   Operation 1260 'icmp' 'icmp_ln144' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1261 [1/1] (0.28ns)   --->   "%or_ln142 = or i1 %icmp_ln142, i1 %icmp_ln144" [./bf16_accl.h:142]   --->   Operation 1261 'or' 'or_ln142' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1262 [1/1] (0.00ns) (grouped into LUT with out node select_ln138)   --->   "%xor_ln138 = xor i1 %tmp, i1 %tmp_7" [./bf16_accl.h:138]   --->   Operation 1262 'xor' 'xor_ln138' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1263 [1/1] (0.00ns) (grouped into LUT with out node select_ln138)   --->   "%and_ln138 = and i1 %icmp_ln138, i1 %xor_ln138" [./bf16_accl.h:138]   --->   Operation 1263 'and' 'and_ln138' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1264 [1/1] (0.00ns) (grouped into LUT with out node select_ln138)   --->   "%and_ln138_1 = and i1 %and_ln138, i1 %icmp_ln142" [./bf16_accl.h:138]   --->   Operation 1264 'and' 'and_ln138_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1265 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln138 = select i1 %and_ln138_1, i16 32641, i16 %a_bits_assign_load" [./bf16_accl.h:138]   --->   Operation 1265 'select' 'select_ln138' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1266 [1/1] (0.84ns)   --->   "%icmp_ln158 = icmp_ne  i8 %ea, i8 0" [./bf16_accl.h:158]   --->   Operation 1266 'icmp' 'icmp_ln158' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1267 [1/1] (0.00ns)   --->   "%or_ln3 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %ma" [./bf16_accl.h:158]   --->   Operation 1267 'bitconcatenate' 'or_ln3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1268 [1/1] (0.39ns)   --->   "%select_ln158 = select i1 %icmp_ln158, i8 %or_ln3, i8 %zext_ln129" [./bf16_accl.h:158]   --->   Operation 1268 'select' 'select_ln158' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1269 [1/1] (0.00ns)   --->   "%A = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln158, i8 0" [./bf16_accl.h:159]   --->   Operation 1269 'bitconcatenate' 'A' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1270 [1/1] (0.00ns)   --->   "%B = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln158_1, i8 0" [./bf16_accl.h:159]   --->   Operation 1270 'bitconcatenate' 'B' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1271 [1/1] (0.84ns)   --->   "%icmp_ln162 = icmp_eq  i8 %ea, i8 0" [./bf16_accl.h:162]   --->   Operation 1271 'icmp' 'icmp_ln162' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1272 [1/1] (0.39ns)   --->   "%ea1 = select i1 %icmp_ln162, i8 1, i8 %ea" [./bf16_accl.h:162]   --->   Operation 1272 'select' 'ea1' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1273 [1/1] (0.84ns)   --->   "%icmp_ln166 = icmp_ult  i8 %ea1, i8 %eb1" [./bf16_accl.h:166]   --->   Operation 1273 'icmp' 'icmp_ln166' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1274 [1/1] (0.28ns)   --->   "%xor_ln166 = xor i1 %icmp_ln166, i1 1" [./bf16_accl.h:166]   --->   Operation 1274 'xor' 'xor_ln166' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1275 [1/1] (0.00ns) (grouped into LUT with out node maxe_1)   --->   "%maxe = select i1 %xor_ln166, i8 %ea, i8 %eb" [./bf16_accl.h:166]   --->   Operation 1275 'select' 'maxe' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1276 [1/1] (0.00ns)   --->   "%zext_ln167 = zext i8 %ea1" [./bf16_accl.h:167]   --->   Operation 1276 'zext' 'zext_ln167' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1277 [1/1] (0.00ns)   --->   "%zext_ln167_1 = zext i8 %eb1" [./bf16_accl.h:167]   --->   Operation 1277 'zext' 'zext_ln167_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1278 [1/1] (0.76ns)   --->   "%sub_ln167 = sub i9 %zext_ln167, i9 %zext_ln167_1" [./bf16_accl.h:167]   --->   Operation 1278 'sub' 'sub_ln167' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1279 [1/1] (0.76ns)   --->   "%sub_ln167_1 = sub i9 %zext_ln167_1, i9 %zext_ln167" [./bf16_accl.h:167]   --->   Operation 1279 'sub' 'sub_ln167_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1280 [1/1] (0.39ns)   --->   "%diff = select i1 %xor_ln166, i9 %sub_ln167, i9 %sub_ln167_1" [./bf16_accl.h:167]   --->   Operation 1280 'select' 'diff' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1281 [1/1] (0.00ns)   --->   "%sext_ln167 = sext i9 %diff" [./bf16_accl.h:167]   --->   Operation 1281 'sext' 'sext_ln167' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1282 [1/1] (0.88ns)   --->   "%icmp_ln172 = icmp_sgt  i9 %diff, i9 11" [./bf16_accl.h:172]   --->   Operation 1282 'icmp' 'icmp_ln172' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1283 [1/1] (0.00ns) (grouped into LUT with out node select_ln172)   --->   "%select_ln174 = select i1 %xor_ln166, i16 %a_bits_assign_load, i16 %e_b" [./bf16_accl.h:174]   --->   Operation 1283 'select' 'select_ln174' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1284 [1/1] (0.84ns)   --->   "%icmp_ln178 = icmp_ult  i8 %ea1, i8 %eb1" [./bf16_accl.h:178]   --->   Operation 1284 'icmp' 'icmp_ln178' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1285 [1/1] (0.39ns) (out node of the LUT)   --->   "%maxe_1 = select i1 %icmp_ln178, i8 %eb, i8 %maxe" [./bf16_accl.h:178]   --->   Operation 1285 'select' 'maxe_1' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1286 [1/1] (0.00ns)   --->   "%zext_ln178 = zext i8 %maxe_1" [./bf16_accl.h:178]   --->   Operation 1286 'zext' 'zext_ln178' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1287 [1/1] (0.35ns)   --->   "%B_1 = select i1 %icmp_ln178, i16 %A, i16 %B" [./bf16_accl.h:178]   --->   Operation 1287 'select' 'B_1' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1288 [1/1] (0.35ns)   --->   "%A_1 = select i1 %icmp_ln178, i16 %B, i16 %A" [./bf16_accl.h:178]   --->   Operation 1288 'select' 'A_1' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1289 [1/1] (0.00ns)   --->   "%zext_ln178_2 = zext i16 %A_1" [./bf16_accl.h:178]   --->   Operation 1289 'zext' 'zext_ln178_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1290 [1/1] (0.17ns)   --->   "%sb = select i1 %icmp_ln178, i1 %tmp, i1 %tmp_7" [./bf16_accl.h:178]   --->   Operation 1290 'select' 'sb' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1291 [1/1] (0.17ns)   --->   "%sa = select i1 %icmp_ln178, i1 %tmp_7, i1 %tmp" [./bf16_accl.h:178]   --->   Operation 1291 'select' 'sa' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1292 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %diff, i32 1, i32 8" [./bf16_accl.h:182]   --->   Operation 1292 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1293 [1/1] (0.84ns)   --->   "%icmp_ln182 = icmp_slt  i8 %tmp_10, i8 1" [./bf16_accl.h:182]   --->   Operation 1293 'icmp' 'icmp_ln182' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1294 [1/1] (0.88ns)   --->   "%icmp_ln184 = icmp_eq  i9 %diff, i9 0" [./bf16_accl.h:184]   --->   Operation 1294 'icmp' 'icmp_ln184' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1295 [1/1] (0.00ns) (grouped into LUT with out node B_aln_2)   --->   "%lshr_ln3 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %B_1, i32 1, i32 15" [./bf16_accl.h:184]   --->   Operation 1295 'partselect' 'lshr_ln3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1296 [1/1] (0.00ns) (grouped into LUT with out node B_aln_2)   --->   "%zext_ln184 = zext i15 %lshr_ln3" [./bf16_accl.h:184]   --->   Operation 1296 'zext' 'zext_ln184' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1297 [1/1] (0.00ns) (grouped into LUT with out node B_aln_2)   --->   "%B_aln = select i1 %icmp_ln184, i16 %B_1, i16 %zext_ln184" [./bf16_accl.h:184]   --->   Operation 1297 'select' 'B_aln' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1298 [1/1] (0.00ns) (grouped into LUT with out node add_ln191)   --->   "%shl_ln191 = shl i32 1, i32 %sext_ln167" [./bf16_accl.h:191]   --->   Operation 1298 'shl' 'shl_ln191' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1299 [1/1] (0.00ns) (grouped into LUT with out node add_ln191)   --->   "%trunc_ln191 = trunc i32 %shl_ln191" [./bf16_accl.h:191]   --->   Operation 1299 'trunc' 'trunc_ln191' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1300 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln191 = add i16 %trunc_ln191, i16 65535" [./bf16_accl.h:191]   --->   Operation 1300 'add' 'add_ln191' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1301 [1/1] (0.00ns) (grouped into LUT with out node sticky)   --->   "%lost = and i16 %add_ln191, i16 %B_1" [./bf16_accl.h:191]   --->   Operation 1301 'and' 'lost' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1302 [1/1] (1.10ns) (out node of the LUT)   --->   "%sticky = icmp_ne  i16 %lost, i16 0" [./bf16_accl.h:192]   --->   Operation 1302 'icmp' 'sticky' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1303 [1/1] (0.00ns) (grouped into LUT with out node B_aln_2)   --->   "%sext_ln167cast = trunc i32 %sext_ln167" [./bf16_accl.h:193]   --->   Operation 1303 'trunc' 'sext_ln167cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1304 [1/1] (0.00ns) (grouped into LUT with out node B_aln_2)   --->   "%B_aln_1 = lshr i16 %B_1, i16 %sext_ln167cast" [./bf16_accl.h:193]   --->   Operation 1304 'lshr' 'B_aln_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1305 [1/1] (0.90ns) (out node of the LUT)   --->   "%B_aln_2 = select i1 %icmp_ln182, i16 %B_aln, i16 %B_aln_1" [./bf16_accl.h:182]   --->   Operation 1305 'select' 'B_aln_2' <Predicate = true> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1306 [1/1] (0.00ns)   --->   "%zext_ln181 = zext i16 %B_aln_2" [./bf16_accl.h:181]   --->   Operation 1306 'zext' 'zext_ln181' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1307 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240)   --->   "%xor_ln182 = xor i1 %icmp_ln182, i1 1" [./bf16_accl.h:182]   --->   Operation 1307 'xor' 'xor_ln182' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1308 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240)   --->   "%sticky_1 = and i1 %sticky, i1 %xor_ln182" [./bf16_accl.h:182]   --->   Operation 1308 'and' 'sticky_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1309 [1/1] (0.28ns)   --->   "%xor_ln200 = xor i1 %sa, i1 %sb" [./bf16_accl.h:200]   --->   Operation 1309 'xor' 'xor_ln200' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1310 [1/1] (0.85ns)   --->   "%M = add i17 %zext_ln181, i17 %zext_ln178_2" [./bf16_accl.h:201]   --->   Operation 1310 'add' 'M' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1311 [1/1] (0.00ns) (grouped into LUT with out node M_4)   --->   "%zext_ln198 = zext i17 %M" [./bf16_accl.h:198]   --->   Operation 1311 'zext' 'zext_ln198' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1312 [1/1] (1.10ns)   --->   "%icmp_ln203 = icmp_ult  i16 %A_1, i16 %B_aln_2" [./bf16_accl.h:203]   --->   Operation 1312 'icmp' 'icmp_ln203' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1313 [1/1] (0.28ns)   --->   "%xor_ln203 = xor i1 %icmp_ln203, i1 1" [./bf16_accl.h:203]   --->   Operation 1313 'xor' 'xor_ln203' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1314 [1/1] (0.85ns)   --->   "%M_1 = sub i17 %zext_ln178_2, i17 %zext_ln181" [./bf16_accl.h:203]   --->   Operation 1314 'sub' 'M_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1315 [1/1] (0.85ns)   --->   "%M_2 = sub i17 %zext_ln181, i17 %zext_ln178_2" [./bf16_accl.h:204]   --->   Operation 1315 'sub' 'M_2' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1316 [1/1] (0.00ns) (grouped into LUT with out node M_4)   --->   "%M_3 = select i1 %xor_ln203, i17 %M_1, i17 %M_2" [./bf16_accl.h:203]   --->   Operation 1316 'select' 'M_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1317 [1/1] (0.00ns) (grouped into LUT with out node M_4)   --->   "%sext_ln203 = sext i17 %M_3" [./bf16_accl.h:203]   --->   Operation 1317 'sext' 'sext_ln203' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1318 [1/1] (0.00ns) (grouped into LUT with out node s_6)   --->   "%s_5 = select i1 %xor_ln203, i1 %sa, i1 %sb" [./bf16_accl.h:203]   --->   Operation 1318 'select' 's_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1319 [1/1] (0.35ns) (out node of the LUT)   --->   "%M_4 = select i1 %xor_ln200, i18 %sext_ln203, i18 %zext_ln198" [./bf16_accl.h:200]   --->   Operation 1319 'select' 'M_4' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1320 [1/1] (0.17ns) (out node of the LUT)   --->   "%s_6 = select i1 %xor_ln200, i1 %s_5, i1 %sb" [./bf16_accl.h:200]   --->   Operation 1320 'select' 's_6' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1321 [1/1] (1.08ns)   --->   "%icmp_ln207 = icmp_eq  i18 %M_4, i18 0" [./bf16_accl.h:207]   --->   Operation 1321 'icmp' 'icmp_ln207' <Predicate = true> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1322 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %M_4, i32 16, i32 17" [./bf16_accl.h:217]   --->   Operation 1322 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1323 [1/1] (0.44ns)   --->   "%icmp_ln217 = icmp_ne  i2 %tmp_11, i2 0" [./bf16_accl.h:217]   --->   Operation 1323 'icmp' 'icmp_ln217' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1324 [1/1] (0.00ns)   --->   "%trunc_ln9 = partselect i17 @_ssdm_op_PartSelect.i17.i18.i32.i32, i18 %M_4, i32 1, i32 17" [./bf16_accl.h:217]   --->   Operation 1324 'partselect' 'trunc_ln9' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1325 [1/1] (0.00ns)   --->   "%sext_ln217 = sext i17 %trunc_ln9" [./bf16_accl.h:217]   --->   Operation 1325 'sext' 'sext_ln217' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1326 [1/1] (0.76ns)   --->   "%maxe_2 = add i9 %zext_ln178, i9 1" [./bf16_accl.h:217]   --->   Operation 1326 'add' 'maxe_2' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1327 [1/1] (0.39ns)   --->   "%maxe_3 = select i1 %icmp_ln217, i9 %maxe_2, i9 %zext_ln178" [./bf16_accl.h:217]   --->   Operation 1327 'select' 'maxe_3' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1328 [1/1] (0.00ns)   --->   "%zext_ln217 = zext i9 %maxe_3" [./bf16_accl.h:217]   --->   Operation 1328 'zext' 'zext_ln217' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1329 [1/1] (0.36ns)   --->   "%M_5 = select i1 %icmp_ln217, i18 %sext_ln217, i18 %M_4" [./bf16_accl.h:217]   --->   Operation 1329 'select' 'M_5' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1330 [1/1] (0.00ns)   --->   "%sext_ln198 = sext i18 %M_5" [./bf16_accl.h:198]   --->   Operation 1330 'sext' 'sext_ln198' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1331 [1/1] (0.00ns)   --->   "%zext_ln198_1 = zext i31 %sext_ln198" [./bf16_accl.h:198]   --->   Operation 1331 'zext' 'zext_ln198_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1332 [1/1] (0.00ns) (grouped into LUT with out node M_7)   --->   "%trunc_ln198 = trunc i18 %M_5" [./bf16_accl.h:198]   --->   Operation 1332 'trunc' 'trunc_ln198' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1333 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i3 @_ssdm_op_PartSelect.i3.i18.i32.i32, i18 %M_5, i32 15, i32 17" [./bf16_accl.h:220]   --->   Operation 1333 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1334 [1/1] (0.58ns)   --->   "%icmp_ln220 = icmp_eq  i3 %tmp_13, i3 0" [./bf16_accl.h:220]   --->   Operation 1334 'icmp' 'icmp_ln220' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1335 [1/1] (0.88ns)   --->   "%icmp_ln220_1 = icmp_eq  i9 %maxe_3, i9 0" [./bf16_accl.h:220]   --->   Operation 1335 'icmp' 'icmp_ln220_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1336 [1/1] (0.00ns)   --->   "%tmp_s = ctlz i32 @llvm.ctlz.i32, i32 %zext_ln198_1, i1 1" [./bf16_accl.h:20]   --->   Operation 1336 'ctlz' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1337 [1/1] (1.01ns)   --->   "%lz = add i32 %tmp_s, i32 4294967280" [./bf16_accl.h:221]   --->   Operation 1337 'add' 'lz' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1338 [1/1] (0.99ns)   --->   "%icmp_ln222 = icmp_sgt  i32 %lz, i32 0" [./bf16_accl.h:222]   --->   Operation 1338 'icmp' 'icmp_ln222' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1339 [1/1] (0.00ns)   --->   "%zext_ln223 = zext i9 %maxe_3" [./bf16_accl.h:223]   --->   Operation 1339 'zext' 'zext_ln223' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1340 [1/1] (0.99ns)   --->   "%icmp_ln223 = icmp_slt  i32 %lz, i32 %zext_ln223" [./bf16_accl.h:223]   --->   Operation 1340 'icmp' 'icmp_ln223' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1341 [1/1] (0.00ns) (grouped into LUT with out node lz_1)   --->   "%xor_ln223 = xor i1 %icmp_ln223, i1 1" [./bf16_accl.h:223]   --->   Operation 1341 'xor' 'xor_ln223' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1342 [1/1] (0.44ns) (out node of the LUT)   --->   "%lz_1 = select i1 %xor_ln223, i32 %zext_ln223, i32 %lz" [./bf16_accl.h:223]   --->   Operation 1342 'select' 'lz_1' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1343 [1/1] (0.00ns) (grouped into LUT with out node M_7)   --->   "%M_6 = shl i32 %zext_ln198_1, i32 %lz_1" [./bf16_accl.h:224]   --->   Operation 1343 'shl' 'M_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1344 [1/1] (0.00ns) (grouped into LUT with out node M_7)   --->   "%trunc_ln198_1 = trunc i32 %M_6" [./bf16_accl.h:198]   --->   Operation 1344 'trunc' 'trunc_ln198_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1345 [1/1] (0.00ns)   --->   "%trunc_ln225 = trunc i32 %lz_1" [./bf16_accl.h:225]   --->   Operation 1345 'trunc' 'trunc_ln225' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1346 [1/1] (0.85ns)   --->   "%maxe_4 = sub i16 %zext_ln217, i16 %trunc_ln225" [./bf16_accl.h:225]   --->   Operation 1346 'sub' 'maxe_4' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1347 [1/1] (0.00ns) (grouped into LUT with out node and_ln222_1)   --->   "%xor_ln220 = xor i1 %icmp_ln220_1, i1 1" [./bf16_accl.h:220]   --->   Operation 1347 'xor' 'xor_ln220' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1348 [1/1] (0.00ns) (grouped into LUT with out node and_ln222_1)   --->   "%and_ln222 = and i1 %icmp_ln222, i1 %xor_ln220" [./bf16_accl.h:222]   --->   Operation 1348 'and' 'and_ln222' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1349 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln222_1 = and i1 %and_ln222, i1 %icmp_ln220" [./bf16_accl.h:222]   --->   Operation 1349 'and' 'and_ln222_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1350 [1/1] (0.00ns) (grouped into LUT with out node maxe_6)   --->   "%maxe_5 = select i1 %and_ln222_1, i16 %maxe_4, i16 %zext_ln217" [./bf16_accl.h:222]   --->   Operation 1350 'select' 'maxe_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1351 [1/1] (0.00ns) (grouped into LUT with out node maxe_6)   --->   "%and_ln220 = and i1 %icmp_ln220, i1 %icmp_ln220_1" [./bf16_accl.h:220]   --->   Operation 1351 'and' 'and_ln220' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1352 [1/1] (0.35ns) (out node of the LUT)   --->   "%maxe_6 = select i1 %and_ln220, i16 0, i16 %maxe_5" [./bf16_accl.h:220]   --->   Operation 1352 'select' 'maxe_6' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1353 [1/1] (1.38ns) (out node of the LUT)   --->   "%M_7 = select i1 %and_ln222_1, i16 %trunc_ln198_1, i16 %trunc_ln198" [./bf16_accl.h:222]   --->   Operation 1353 'select' 'M_7' <Predicate = true> <Delay = 1.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1354 [1/1] (0.00ns) (grouped into LUT with out node round_up_3)   --->   "%round_up = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_7, i32 8" [./bf16_accl.h:230]   --->   Operation 1354 'bitselect' 'round_up' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1355 [1/1] (0.00ns)   --->   "%frac_keep = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %M_7, i32 8, i32 15" [./bf16_accl.h:230]   --->   Operation 1355 'partselect' 'frac_keep' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1356 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %M_7, i32 8, i32 14" [./bf16_accl.h:231]   --->   Operation 1356 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1357 [1/1] (0.00ns)   --->   "%zext_ln231 = zext i8 %frac_keep" [./bf16_accl.h:231]   --->   Operation 1357 'zext' 'zext_ln231' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1358 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240)   --->   "%tmp_6 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %sticky_1" [./bf16_accl.h:240]   --->   Operation 1358 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1359 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240)   --->   "%trunc_ln240 = trunc i16 %M_7" [./bf16_accl.h:240]   --->   Operation 1359 'trunc' 'trunc_ln240' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1360 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240)   --->   "%or_ln240 = or i2 %trunc_ln240, i2 %tmp_6" [./bf16_accl.h:240]   --->   Operation 1360 'or' 'or_ln240' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1361 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240)   --->   "%tmp_15 = partselect i5 @_ssdm_op_PartSelect.i5.i16.i32.i32, i16 %M_7, i32 2, i32 6" [./bf16_accl.h:240]   --->   Operation 1361 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1362 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240)   --->   "%or_ln2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %tmp_15, i2 %or_ln240" [./bf16_accl.h:240]   --->   Operation 1362 'bitconcatenate' 'or_ln2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1363 [1/1] (0.81ns) (out node of the LUT)   --->   "%icmp_ln240 = icmp_ne  i7 %or_ln2, i7 0" [./bf16_accl.h:240]   --->   Operation 1363 'icmp' 'icmp_ln240' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1364 [1/1] (0.00ns) (grouped into LUT with out node round_up_3)   --->   "%round_up_2 = or i1 %icmp_ln240, i1 %round_up" [./bf16_accl.h:240]   --->   Operation 1364 'or' 'round_up_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1365 [1/1] (0.00ns) (grouped into LUT with out node round_up_3)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_7, i32 7" [./bf16_accl.h:244]   --->   Operation 1365 'bitselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1366 [1/1] (0.28ns) (out node of the LUT)   --->   "%round_up_3 = and i1 %round_up_2, i1 %tmp_16" [./bf16_accl.h:244]   --->   Operation 1366 'and' 'round_up_3' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1367 [1/1] (0.00ns)   --->   "%zext_ln238 = zext i1 %round_up_3" [./bf16_accl.h:238]   --->   Operation 1367 'zext' 'zext_ln238' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1368 [1/1] (0.00ns)   --->   "%zext_ln244 = zext i1 %round_up_3" [./bf16_accl.h:244]   --->   Operation 1368 'zext' 'zext_ln244' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1369 [1/1] (0.00ns)   --->   "%zext_ln244_1 = zext i1 %round_up_3" [./bf16_accl.h:244]   --->   Operation 1369 'zext' 'zext_ln244_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1370 [1/1] (0.76ns)   --->   "%rounded = add i9 %zext_ln238, i9 %zext_ln231" [./bf16_accl.h:244]   --->   Operation 1370 'add' 'rounded' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1371 [1/1] (0.76ns)   --->   "%add_ln244_1 = add i8 %zext_ln244_1, i8 %frac_keep" [./bf16_accl.h:244]   --->   Operation 1371 'add' 'add_ln244_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1372 [1/1] (0.00ns)   --->   "%tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %rounded, i32 8" [./bf16_accl.h:247]   --->   Operation 1372 'bitselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1373 [1/1] (0.85ns)   --->   "%maxe_7 = add i16 %maxe_6, i16 1" [./bf16_accl.h:247]   --->   Operation 1373 'add' 'maxe_7' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1374 [1/1] (0.35ns)   --->   "%maxe_8 = select i1 %tmp_17, i16 %maxe_7, i16 %maxe_6" [./bf16_accl.h:247]   --->   Operation 1374 'select' 'maxe_8' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1375 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_1)   --->   "%trunc_ln1 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %add_ln244_1, i32 1, i32 7" [./bf16_accl.h:247]   --->   Operation 1375 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1376 [1/1] (0.77ns)   --->   "%add_ln247 = add i7 %zext_ln244, i7 %trunc_ln" [./bf16_accl.h:247]   --->   Operation 1376 'add' 'add_ln247' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1377 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_1)   --->   "%m7 = select i1 %tmp_17, i7 %trunc_ln1, i7 %add_ln247" [./bf16_accl.h:247]   --->   Operation 1377 'select' 'm7' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1378 [1/1] (1.10ns)   --->   "%icmp_ln250 = icmp_ugt  i16 %maxe_8, i16 254" [./bf16_accl.h:250]   --->   Operation 1378 'icmp' 'icmp_ln250' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1379 [1/1] (0.00ns) (grouped into LUT with out node select_ln250)   --->   "%shl_ln = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i15, i1 %s_6, i15 0" [./bf16_accl.h:23]   --->   Operation 1379 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1380 [1/1] (0.00ns) (grouped into LUT with out node select_ln250)   --->   "%or_ln23 = or i16 %shl_ln, i16 32640" [./bf16_accl.h:23]   --->   Operation 1380 'or' 'or_ln23' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1381 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_1)   --->   "%shl_ln23 = shl i16 %maxe_8, i16 7" [./bf16_accl.h:23]   --->   Operation 1381 'shl' 'shl_ln23' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1382 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_1)   --->   "%tmp8 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i8.i7, i1 %s_6, i8 0, i7 %m7" [./bf16_accl.h:23]   --->   Operation 1382 'bitconcatenate' 'tmp8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1383 [1/1] (0.36ns) (out node of the LUT)   --->   "%or_ln23_1 = or i16 %tmp8, i16 %shl_ln23" [./bf16_accl.h:23]   --->   Operation 1383 'or' 'or_ln23_1' <Predicate = true> <Delay = 0.36> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1384 [1/1] (0.28ns)   --->   "%or_ln142_32 = or i1 %icmp_ln134, i1 %or_ln142" [./bf16_accl.h:142]   --->   Operation 1384 'or' 'or_ln142_32' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1385 [1/1] (0.28ns)   --->   "%or_ln145 = or i1 %or_ln142_32, i1 %icmp_ln145" [./bf16_accl.h:145]   --->   Operation 1385 'or' 'or_ln145' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1386 [1/1] (0.00ns) (grouped into LUT with out node select_ln172)   --->   "%xor_ln145 = xor i1 %or_ln145, i1 1" [./bf16_accl.h:145]   --->   Operation 1386 'xor' 'xor_ln145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1387 [1/1] (0.00ns) (grouped into LUT with out node select_ln172)   --->   "%and_ln172 = and i1 %icmp_ln172, i1 %xor_ln145" [./bf16_accl.h:172]   --->   Operation 1387 'and' 'and_ln172' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1388 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln172 = select i1 %and_ln172, i16 %select_ln174, i16 %or_ln23_1" [./bf16_accl.h:172]   --->   Operation 1388 'select' 'select_ln172' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1389 [1/1] (0.28ns)   --->   "%or_ln172 = or i1 %or_ln145, i1 %icmp_ln172" [./bf16_accl.h:172]   --->   Operation 1389 'or' 'or_ln172' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1390 [1/1] (0.00ns) (grouped into LUT with out node select_ln250)   --->   "%or_ln207 = or i1 %or_ln172, i1 %icmp_ln207" [./bf16_accl.h:207]   --->   Operation 1390 'or' 'or_ln207' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1391 [1/1] (0.00ns) (grouped into LUT with out node select_ln250)   --->   "%xor_ln207 = xor i1 %or_ln207, i1 1" [./bf16_accl.h:207]   --->   Operation 1391 'xor' 'xor_ln207' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1392 [1/1] (0.00ns) (grouped into LUT with out node select_ln250)   --->   "%and_ln250 = and i1 %icmp_ln250, i1 %xor_ln207" [./bf16_accl.h:250]   --->   Operation 1392 'and' 'and_ln250' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1393 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln250 = select i1 %and_ln250, i16 %or_ln23, i16 %select_ln172" [./bf16_accl.h:250]   --->   Operation 1393 'select' 'select_ln250' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1394 [1/1] (0.00ns) (grouped into LUT with out node select_ln135)   --->   "%and_ln135 = and i1 %icmp_ln134, i1 %icmp_ln135" [./bf16_accl.h:135]   --->   Operation 1394 'and' 'and_ln135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1395 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln135 = select i1 %and_ln135, i16 %select_ln138, i16 %select_ln250" [./bf16_accl.h:135]   --->   Operation 1395 'select' 'select_ln135' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1396 [1/1] (0.00ns) (grouped into LUT with out node select_ln145)   --->   "%xor_ln135 = xor i1 %icmp_ln135, i1 1" [./bf16_accl.h:135]   --->   Operation 1396 'xor' 'xor_ln135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1397 [1/1] (0.00ns) (grouped into LUT with out node select_ln145)   --->   "%and_ln135_1 = and i1 %icmp_ln134, i1 %xor_ln135" [./bf16_accl.h:135]   --->   Operation 1397 'and' 'and_ln135_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1398 [1/1] (0.00ns) (grouped into LUT with out node select_ln145)   --->   "%xor_ln142 = xor i1 %or_ln142_32, i1 1" [./bf16_accl.h:142]   --->   Operation 1398 'xor' 'xor_ln142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1399 [1/1] (0.00ns) (grouped into LUT with out node select_ln145)   --->   "%and_ln145 = and i1 %icmp_ln145, i1 %xor_ln142" [./bf16_accl.h:145]   --->   Operation 1399 'and' 'and_ln145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1400 [1/1] (0.00ns) (grouped into LUT with out node select_ln145)   --->   "%or_ln145_32 = or i1 %and_ln135_1, i1 %and_ln145" [./bf16_accl.h:145]   --->   Operation 1400 'or' 'or_ln145_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1401 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln145 = select i1 %or_ln145_32, i16 %a_bits_assign_load, i16 %select_ln135" [./bf16_accl.h:145]   --->   Operation 1401 'select' 'select_ln145' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1402 [1/1] (0.00ns) (grouped into LUT with out node select_ln207)   --->   "%xor_ln134 = xor i1 %icmp_ln134, i1 1" [./bf16_accl.h:134]   --->   Operation 1402 'xor' 'xor_ln134' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1403 [1/1] (0.00ns) (grouped into LUT with out node select_ln207)   --->   "%and_ln142 = and i1 %or_ln142, i1 %xor_ln134" [./bf16_accl.h:142]   --->   Operation 1403 'and' 'and_ln142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1404 [1/1] (0.00ns) (grouped into LUT with out node select_ln207)   --->   "%select_ln142 = select i1 %and_ln142, i16 %e_b, i16 %select_ln145" [./bf16_accl.h:142]   --->   Operation 1404 'select' 'select_ln142' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1405 [1/1] (0.00ns) (grouped into LUT with out node select_ln207)   --->   "%xor_ln172 = xor i1 %or_ln172, i1 1" [./bf16_accl.h:172]   --->   Operation 1405 'xor' 'xor_ln172' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1406 [1/1] (0.00ns) (grouped into LUT with out node select_ln207)   --->   "%and_ln207 = and i1 %icmp_ln207, i1 %xor_ln172" [./bf16_accl.h:207]   --->   Operation 1406 'and' 'and_ln207' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1407 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln207 = select i1 %and_ln207, i16 0, i16 %select_ln142" [./bf16_accl.h:207]   --->   Operation 1407 'select' 'select_ln207' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1408 [1/1] (0.00ns)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_assign_1_load, i32 15" [./bf16_accl.h:127]   --->   Operation 1408 'bitselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1409 [1/1] (0.00ns)   --->   "%ea_1 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %a_bits_assign_1_load, i32 7, i32 14" [./bf16_accl.h:128]   --->   Operation 1409 'partselect' 'ea_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1410 [1/1] (0.00ns)   --->   "%zext_ln129_2 = zext i7 %ma_1" [./bf16_accl.h:129]   --->   Operation 1410 'zext' 'zext_ln129_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1411 [1/1] (0.84ns)   --->   "%icmp_ln134_1 = icmp_eq  i8 %ea_1, i8 255" [./bf16_accl.h:134]   --->   Operation 1411 'icmp' 'icmp_ln134_1' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1412 [1/1] (0.81ns)   --->   "%icmp_ln135_1 = icmp_eq  i7 %ma_1, i7 0" [./bf16_accl.h:135]   --->   Operation 1412 'icmp' 'icmp_ln135_1' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1413 [1/1] (0.84ns)   --->   "%icmp_ln142_1 = icmp_eq  i8 %eb_1, i8 255" [./bf16_accl.h:142]   --->   Operation 1413 'icmp' 'icmp_ln142_1' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1414 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144_1)   --->   "%trunc_ln144_1 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %a_bits_assign_1_load, i32 7, i32 13" [./bf16_accl.h:144]   --->   Operation 1414 'partselect' 'trunc_ln144_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1415 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144_1)   --->   "%or_ln144 = or i7 %trunc_ln144_1, i7 %ma_1" [./bf16_accl.h:144]   --->   Operation 1415 'or' 'or_ln144' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1416 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144_1)   --->   "%tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_assign_1_load, i32 14" [./bf16_accl.h:144]   --->   Operation 1416 'bitselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1417 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144_1)   --->   "%or_ln144_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_21, i7 %or_ln144" [./bf16_accl.h:144]   --->   Operation 1417 'bitconcatenate' 'or_ln144_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1418 [1/1] (0.84ns) (out node of the LUT)   --->   "%icmp_ln144_1 = icmp_eq  i8 %or_ln144_1, i8 0" [./bf16_accl.h:144]   --->   Operation 1418 'icmp' 'icmp_ln144_1' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1419 [1/1] (0.28ns)   --->   "%or_ln142_1 = or i1 %icmp_ln142_1, i1 %icmp_ln144_1" [./bf16_accl.h:142]   --->   Operation 1419 'or' 'or_ln142_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1420 [1/1] (0.00ns) (grouped into LUT with out node select_ln138_1)   --->   "%xor_ln138_1 = xor i1 %tmp_19, i1 %tmp_20" [./bf16_accl.h:138]   --->   Operation 1420 'xor' 'xor_ln138_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1421 [1/1] (0.00ns) (grouped into LUT with out node select_ln138_1)   --->   "%and_ln138_2 = and i1 %icmp_ln138_1, i1 %xor_ln138_1" [./bf16_accl.h:138]   --->   Operation 1421 'and' 'and_ln138_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1422 [1/1] (0.00ns) (grouped into LUT with out node select_ln138_1)   --->   "%and_ln138_3 = and i1 %and_ln138_2, i1 %icmp_ln142_1" [./bf16_accl.h:138]   --->   Operation 1422 'and' 'and_ln138_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1423 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln138_1 = select i1 %and_ln138_3, i16 32641, i16 %a_bits_assign_1_load" [./bf16_accl.h:138]   --->   Operation 1423 'select' 'select_ln138_1' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1424 [1/1] (0.84ns)   --->   "%icmp_ln158_2 = icmp_ne  i8 %ea_1, i8 0" [./bf16_accl.h:158]   --->   Operation 1424 'icmp' 'icmp_ln158_2' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1425 [1/1] (0.00ns)   --->   "%or_ln158_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %ma_1" [./bf16_accl.h:158]   --->   Operation 1425 'bitconcatenate' 'or_ln158_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1426 [1/1] (0.39ns)   --->   "%select_ln158_2 = select i1 %icmp_ln158_2, i8 %or_ln158_2, i8 %zext_ln129_2" [./bf16_accl.h:158]   --->   Operation 1426 'select' 'select_ln158_2' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1427 [1/1] (0.00ns)   --->   "%A_2 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln158_2, i8 0" [./bf16_accl.h:159]   --->   Operation 1427 'bitconcatenate' 'A_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1428 [1/1] (0.00ns)   --->   "%B_2 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln158_3, i8 0" [./bf16_accl.h:159]   --->   Operation 1428 'bitconcatenate' 'B_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1429 [1/1] (0.84ns)   --->   "%icmp_ln162_1 = icmp_eq  i8 %ea_1, i8 0" [./bf16_accl.h:162]   --->   Operation 1429 'icmp' 'icmp_ln162_1' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1430 [1/1] (0.39ns)   --->   "%ea1_1 = select i1 %icmp_ln162_1, i8 1, i8 %ea_1" [./bf16_accl.h:162]   --->   Operation 1430 'select' 'ea1_1' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1431 [1/1] (0.84ns)   --->   "%icmp_ln166_1 = icmp_ult  i8 %ea1_1, i8 %eb1_1" [./bf16_accl.h:166]   --->   Operation 1431 'icmp' 'icmp_ln166_1' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1432 [1/1] (0.28ns)   --->   "%xor_ln166_1 = xor i1 %icmp_ln166_1, i1 1" [./bf16_accl.h:166]   --->   Operation 1432 'xor' 'xor_ln166_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1433 [1/1] (0.00ns) (grouped into LUT with out node maxe_10)   --->   "%maxe_9 = select i1 %xor_ln166_1, i8 %ea_1, i8 %eb_1" [./bf16_accl.h:166]   --->   Operation 1433 'select' 'maxe_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1434 [1/1] (0.00ns)   --->   "%zext_ln167_2 = zext i8 %ea1_1" [./bf16_accl.h:167]   --->   Operation 1434 'zext' 'zext_ln167_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1435 [1/1] (0.00ns)   --->   "%zext_ln167_3 = zext i8 %eb1_1" [./bf16_accl.h:167]   --->   Operation 1435 'zext' 'zext_ln167_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1436 [1/1] (0.76ns)   --->   "%sub_ln167_2 = sub i9 %zext_ln167_2, i9 %zext_ln167_3" [./bf16_accl.h:167]   --->   Operation 1436 'sub' 'sub_ln167_2' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1437 [1/1] (0.76ns)   --->   "%sub_ln167_3 = sub i9 %zext_ln167_3, i9 %zext_ln167_2" [./bf16_accl.h:167]   --->   Operation 1437 'sub' 'sub_ln167_3' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1438 [1/1] (0.39ns)   --->   "%diff_1 = select i1 %xor_ln166_1, i9 %sub_ln167_2, i9 %sub_ln167_3" [./bf16_accl.h:167]   --->   Operation 1438 'select' 'diff_1' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1439 [1/1] (0.00ns)   --->   "%sext_ln167_1 = sext i9 %diff_1" [./bf16_accl.h:167]   --->   Operation 1439 'sext' 'sext_ln167_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1440 [1/1] (0.88ns)   --->   "%icmp_ln172_1 = icmp_sgt  i9 %diff_1, i9 11" [./bf16_accl.h:172]   --->   Operation 1440 'icmp' 'icmp_ln172_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1441 [1/1] (0.00ns) (grouped into LUT with out node select_ln172_1)   --->   "%select_ln174_1 = select i1 %xor_ln166_1, i16 %a_bits_assign_1_load, i16 %e_b_1" [./bf16_accl.h:174]   --->   Operation 1441 'select' 'select_ln174_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1442 [1/1] (0.84ns)   --->   "%icmp_ln178_1 = icmp_ult  i8 %ea1_1, i8 %eb1_1" [./bf16_accl.h:178]   --->   Operation 1442 'icmp' 'icmp_ln178_1' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1443 [1/1] (0.39ns) (out node of the LUT)   --->   "%maxe_10 = select i1 %icmp_ln178_1, i8 %eb_1, i8 %maxe_9" [./bf16_accl.h:178]   --->   Operation 1443 'select' 'maxe_10' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1444 [1/1] (0.00ns)   --->   "%zext_ln178_3 = zext i8 %maxe_10" [./bf16_accl.h:178]   --->   Operation 1444 'zext' 'zext_ln178_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1445 [1/1] (0.35ns)   --->   "%B_3 = select i1 %icmp_ln178_1, i16 %A_2, i16 %B_2" [./bf16_accl.h:178]   --->   Operation 1445 'select' 'B_3' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1446 [1/1] (0.35ns)   --->   "%A_3 = select i1 %icmp_ln178_1, i16 %B_2, i16 %A_2" [./bf16_accl.h:178]   --->   Operation 1446 'select' 'A_3' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1447 [1/1] (0.00ns)   --->   "%zext_ln178_5 = zext i16 %A_3" [./bf16_accl.h:178]   --->   Operation 1447 'zext' 'zext_ln178_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1448 [1/1] (0.17ns)   --->   "%sb_1 = select i1 %icmp_ln178_1, i1 %tmp_19, i1 %tmp_20" [./bf16_accl.h:178]   --->   Operation 1448 'select' 'sb_1' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1449 [1/1] (0.17ns)   --->   "%sa_1 = select i1 %icmp_ln178_1, i1 %tmp_20, i1 %tmp_19" [./bf16_accl.h:178]   --->   Operation 1449 'select' 'sa_1' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1450 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %diff_1, i32 1, i32 8" [./bf16_accl.h:182]   --->   Operation 1450 'partselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1451 [1/1] (0.84ns)   --->   "%icmp_ln182_1 = icmp_slt  i8 %tmp_23, i8 1" [./bf16_accl.h:182]   --->   Operation 1451 'icmp' 'icmp_ln182_1' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1452 [1/1] (0.88ns)   --->   "%icmp_ln184_1 = icmp_eq  i9 %diff_1, i9 0" [./bf16_accl.h:184]   --->   Operation 1452 'icmp' 'icmp_ln184_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1453 [1/1] (0.00ns) (grouped into LUT with out node B_aln_5)   --->   "%lshr_ln184_1 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %B_3, i32 1, i32 15" [./bf16_accl.h:184]   --->   Operation 1453 'partselect' 'lshr_ln184_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1454 [1/1] (0.00ns) (grouped into LUT with out node B_aln_5)   --->   "%zext_ln184_1 = zext i15 %lshr_ln184_1" [./bf16_accl.h:184]   --->   Operation 1454 'zext' 'zext_ln184_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1455 [1/1] (0.00ns) (grouped into LUT with out node B_aln_5)   --->   "%B_aln_3 = select i1 %icmp_ln184_1, i16 %B_3, i16 %zext_ln184_1" [./bf16_accl.h:184]   --->   Operation 1455 'select' 'B_aln_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1456 [1/1] (0.00ns) (grouped into LUT with out node add_ln191_1)   --->   "%shl_ln191_1 = shl i32 1, i32 %sext_ln167_1" [./bf16_accl.h:191]   --->   Operation 1456 'shl' 'shl_ln191_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1457 [1/1] (0.00ns) (grouped into LUT with out node add_ln191_1)   --->   "%trunc_ln191_1 = trunc i32 %shl_ln191_1" [./bf16_accl.h:191]   --->   Operation 1457 'trunc' 'trunc_ln191_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1458 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln191_1 = add i16 %trunc_ln191_1, i16 65535" [./bf16_accl.h:191]   --->   Operation 1458 'add' 'add_ln191_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1459 [1/1] (0.00ns) (grouped into LUT with out node sticky_2)   --->   "%lost_1 = and i16 %add_ln191_1, i16 %B_3" [./bf16_accl.h:191]   --->   Operation 1459 'and' 'lost_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1460 [1/1] (1.10ns) (out node of the LUT)   --->   "%sticky_2 = icmp_ne  i16 %lost_1, i16 0" [./bf16_accl.h:192]   --->   Operation 1460 'icmp' 'sticky_2' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1461 [1/1] (0.00ns) (grouped into LUT with out node B_aln_5)   --->   "%sext_ln167_1cast = trunc i32 %sext_ln167_1" [./bf16_accl.h:193]   --->   Operation 1461 'trunc' 'sext_ln167_1cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1462 [1/1] (0.00ns) (grouped into LUT with out node B_aln_5)   --->   "%B_aln_4 = lshr i16 %B_3, i16 %sext_ln167_1cast" [./bf16_accl.h:193]   --->   Operation 1462 'lshr' 'B_aln_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1463 [1/1] (0.90ns) (out node of the LUT)   --->   "%B_aln_5 = select i1 %icmp_ln182_1, i16 %B_aln_3, i16 %B_aln_4" [./bf16_accl.h:182]   --->   Operation 1463 'select' 'B_aln_5' <Predicate = true> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1464 [1/1] (0.00ns)   --->   "%zext_ln181_1 = zext i16 %B_aln_5" [./bf16_accl.h:181]   --->   Operation 1464 'zext' 'zext_ln181_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1465 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_1)   --->   "%xor_ln182_1 = xor i1 %icmp_ln182_1, i1 1" [./bf16_accl.h:182]   --->   Operation 1465 'xor' 'xor_ln182_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1466 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_1)   --->   "%sticky_3 = and i1 %sticky_2, i1 %xor_ln182_1" [./bf16_accl.h:182]   --->   Operation 1466 'and' 'sticky_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1467 [1/1] (0.28ns)   --->   "%xor_ln200_1 = xor i1 %sa_1, i1 %sb_1" [./bf16_accl.h:200]   --->   Operation 1467 'xor' 'xor_ln200_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1468 [1/1] (0.85ns)   --->   "%M_8 = add i17 %zext_ln181_1, i17 %zext_ln178_5" [./bf16_accl.h:201]   --->   Operation 1468 'add' 'M_8' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1469 [1/1] (0.00ns) (grouped into LUT with out node M_12)   --->   "%zext_ln198_2 = zext i17 %M_8" [./bf16_accl.h:198]   --->   Operation 1469 'zext' 'zext_ln198_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1470 [1/1] (1.10ns)   --->   "%icmp_ln203_1 = icmp_ult  i16 %A_3, i16 %B_aln_5" [./bf16_accl.h:203]   --->   Operation 1470 'icmp' 'icmp_ln203_1' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1471 [1/1] (0.28ns)   --->   "%xor_ln203_1 = xor i1 %icmp_ln203_1, i1 1" [./bf16_accl.h:203]   --->   Operation 1471 'xor' 'xor_ln203_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1472 [1/1] (0.85ns)   --->   "%M_9 = sub i17 %zext_ln178_5, i17 %zext_ln181_1" [./bf16_accl.h:203]   --->   Operation 1472 'sub' 'M_9' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1473 [1/1] (0.85ns)   --->   "%M_10 = sub i17 %zext_ln181_1, i17 %zext_ln178_5" [./bf16_accl.h:204]   --->   Operation 1473 'sub' 'M_10' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1474 [1/1] (0.00ns) (grouped into LUT with out node M_12)   --->   "%M_11 = select i1 %xor_ln203_1, i17 %M_9, i17 %M_10" [./bf16_accl.h:203]   --->   Operation 1474 'select' 'M_11' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1475 [1/1] (0.00ns) (grouped into LUT with out node M_12)   --->   "%sext_ln203_1 = sext i17 %M_11" [./bf16_accl.h:203]   --->   Operation 1475 'sext' 'sext_ln203_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1476 [1/1] (0.00ns) (grouped into LUT with out node s_10)   --->   "%s_9 = select i1 %xor_ln203_1, i1 %sa_1, i1 %sb_1" [./bf16_accl.h:203]   --->   Operation 1476 'select' 's_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1477 [1/1] (0.35ns) (out node of the LUT)   --->   "%M_12 = select i1 %xor_ln200_1, i18 %sext_ln203_1, i18 %zext_ln198_2" [./bf16_accl.h:200]   --->   Operation 1477 'select' 'M_12' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1478 [1/1] (0.17ns) (out node of the LUT)   --->   "%s_10 = select i1 %xor_ln200_1, i1 %s_9, i1 %sb_1" [./bf16_accl.h:200]   --->   Operation 1478 'select' 's_10' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1479 [1/1] (1.08ns)   --->   "%icmp_ln207_1 = icmp_eq  i18 %M_12, i18 0" [./bf16_accl.h:207]   --->   Operation 1479 'icmp' 'icmp_ln207_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1480 [1/1] (0.00ns)   --->   "%tmp_25 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %M_12, i32 16, i32 17" [./bf16_accl.h:217]   --->   Operation 1480 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1481 [1/1] (0.44ns)   --->   "%icmp_ln217_1 = icmp_ne  i2 %tmp_25, i2 0" [./bf16_accl.h:217]   --->   Operation 1481 'icmp' 'icmp_ln217_1' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1482 [1/1] (0.00ns)   --->   "%trunc_ln217_1 = partselect i17 @_ssdm_op_PartSelect.i17.i18.i32.i32, i18 %M_12, i32 1, i32 17" [./bf16_accl.h:217]   --->   Operation 1482 'partselect' 'trunc_ln217_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1483 [1/1] (0.00ns)   --->   "%sext_ln217_1 = sext i17 %trunc_ln217_1" [./bf16_accl.h:217]   --->   Operation 1483 'sext' 'sext_ln217_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1484 [1/1] (0.76ns)   --->   "%maxe_11 = add i9 %zext_ln178_3, i9 1" [./bf16_accl.h:217]   --->   Operation 1484 'add' 'maxe_11' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1485 [1/1] (0.39ns)   --->   "%maxe_12 = select i1 %icmp_ln217_1, i9 %maxe_11, i9 %zext_ln178_3" [./bf16_accl.h:217]   --->   Operation 1485 'select' 'maxe_12' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1486 [1/1] (0.00ns)   --->   "%zext_ln217_1 = zext i9 %maxe_12" [./bf16_accl.h:217]   --->   Operation 1486 'zext' 'zext_ln217_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1487 [1/1] (0.36ns)   --->   "%M_13 = select i1 %icmp_ln217_1, i18 %sext_ln217_1, i18 %M_12" [./bf16_accl.h:217]   --->   Operation 1487 'select' 'M_13' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1488 [1/1] (0.00ns)   --->   "%sext_ln198_1 = sext i18 %M_13" [./bf16_accl.h:198]   --->   Operation 1488 'sext' 'sext_ln198_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1489 [1/1] (0.00ns)   --->   "%zext_ln198_3 = zext i31 %sext_ln198_1" [./bf16_accl.h:198]   --->   Operation 1489 'zext' 'zext_ln198_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1490 [1/1] (0.00ns) (grouped into LUT with out node M_15)   --->   "%trunc_ln198_2 = trunc i18 %M_13" [./bf16_accl.h:198]   --->   Operation 1490 'trunc' 'trunc_ln198_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1491 [1/1] (0.00ns)   --->   "%tmp_26 = partselect i3 @_ssdm_op_PartSelect.i3.i18.i32.i32, i18 %M_13, i32 15, i32 17" [./bf16_accl.h:220]   --->   Operation 1491 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1492 [1/1] (0.58ns)   --->   "%icmp_ln220_2 = icmp_eq  i3 %tmp_26, i3 0" [./bf16_accl.h:220]   --->   Operation 1492 'icmp' 'icmp_ln220_2' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1493 [1/1] (0.88ns)   --->   "%icmp_ln220_3 = icmp_eq  i9 %maxe_12, i9 0" [./bf16_accl.h:220]   --->   Operation 1493 'icmp' 'icmp_ln220_3' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1494 [1/1] (0.00ns)   --->   "%tmp_61 = ctlz i32 @llvm.ctlz.i32, i32 %zext_ln198_3, i1 1" [./bf16_accl.h:20]   --->   Operation 1494 'ctlz' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1495 [1/1] (1.01ns)   --->   "%lz_2 = add i32 %tmp_61, i32 4294967280" [./bf16_accl.h:221]   --->   Operation 1495 'add' 'lz_2' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1496 [1/1] (0.99ns)   --->   "%icmp_ln222_1 = icmp_sgt  i32 %lz_2, i32 0" [./bf16_accl.h:222]   --->   Operation 1496 'icmp' 'icmp_ln222_1' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1497 [1/1] (0.00ns)   --->   "%zext_ln223_1 = zext i9 %maxe_12" [./bf16_accl.h:223]   --->   Operation 1497 'zext' 'zext_ln223_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1498 [1/1] (0.99ns)   --->   "%icmp_ln223_1 = icmp_slt  i32 %lz_2, i32 %zext_ln223_1" [./bf16_accl.h:223]   --->   Operation 1498 'icmp' 'icmp_ln223_1' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1499 [1/1] (0.00ns) (grouped into LUT with out node lz_3)   --->   "%xor_ln223_1 = xor i1 %icmp_ln223_1, i1 1" [./bf16_accl.h:223]   --->   Operation 1499 'xor' 'xor_ln223_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1500 [1/1] (0.44ns) (out node of the LUT)   --->   "%lz_3 = select i1 %xor_ln223_1, i32 %zext_ln223_1, i32 %lz_2" [./bf16_accl.h:223]   --->   Operation 1500 'select' 'lz_3' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1501 [1/1] (0.00ns) (grouped into LUT with out node M_15)   --->   "%M_14 = shl i32 %zext_ln198_3, i32 %lz_3" [./bf16_accl.h:224]   --->   Operation 1501 'shl' 'M_14' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1502 [1/1] (0.00ns) (grouped into LUT with out node M_15)   --->   "%trunc_ln198_3 = trunc i32 %M_14" [./bf16_accl.h:198]   --->   Operation 1502 'trunc' 'trunc_ln198_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1503 [1/1] (0.00ns)   --->   "%trunc_ln225_1 = trunc i32 %lz_3" [./bf16_accl.h:225]   --->   Operation 1503 'trunc' 'trunc_ln225_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1504 [1/1] (0.85ns)   --->   "%maxe_13 = sub i16 %zext_ln217_1, i16 %trunc_ln225_1" [./bf16_accl.h:225]   --->   Operation 1504 'sub' 'maxe_13' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1505 [1/1] (0.00ns) (grouped into LUT with out node and_ln222_3)   --->   "%xor_ln220_1 = xor i1 %icmp_ln220_3, i1 1" [./bf16_accl.h:220]   --->   Operation 1505 'xor' 'xor_ln220_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1506 [1/1] (0.00ns) (grouped into LUT with out node and_ln222_3)   --->   "%and_ln222_2 = and i1 %icmp_ln222_1, i1 %xor_ln220_1" [./bf16_accl.h:222]   --->   Operation 1506 'and' 'and_ln222_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1507 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln222_3 = and i1 %and_ln222_2, i1 %icmp_ln220_2" [./bf16_accl.h:222]   --->   Operation 1507 'and' 'and_ln222_3' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1508 [1/1] (0.00ns) (grouped into LUT with out node maxe_15)   --->   "%maxe_14 = select i1 %and_ln222_3, i16 %maxe_13, i16 %zext_ln217_1" [./bf16_accl.h:222]   --->   Operation 1508 'select' 'maxe_14' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1509 [1/1] (0.00ns) (grouped into LUT with out node maxe_15)   --->   "%and_ln220_1 = and i1 %icmp_ln220_2, i1 %icmp_ln220_3" [./bf16_accl.h:220]   --->   Operation 1509 'and' 'and_ln220_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1510 [1/1] (0.35ns) (out node of the LUT)   --->   "%maxe_15 = select i1 %and_ln220_1, i16 0, i16 %maxe_14" [./bf16_accl.h:220]   --->   Operation 1510 'select' 'maxe_15' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1511 [1/1] (1.38ns) (out node of the LUT)   --->   "%M_15 = select i1 %and_ln222_3, i16 %trunc_ln198_3, i16 %trunc_ln198_2" [./bf16_accl.h:222]   --->   Operation 1511 'select' 'M_15' <Predicate = true> <Delay = 1.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1512 [1/1] (0.00ns) (grouped into LUT with out node round_up_6)   --->   "%round_up_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_15, i32 8" [./bf16_accl.h:230]   --->   Operation 1512 'bitselect' 'round_up_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1513 [1/1] (0.00ns)   --->   "%frac_keep_1 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %M_15, i32 8, i32 15" [./bf16_accl.h:230]   --->   Operation 1513 'partselect' 'frac_keep_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1514 [1/1] (0.00ns)   --->   "%trunc_ln231_1 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %M_15, i32 8, i32 14" [./bf16_accl.h:231]   --->   Operation 1514 'partselect' 'trunc_ln231_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1515 [1/1] (0.00ns)   --->   "%zext_ln231_1 = zext i8 %frac_keep_1" [./bf16_accl.h:231]   --->   Operation 1515 'zext' 'zext_ln231_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1516 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_1)   --->   "%tmp_12 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %sticky_3" [./bf16_accl.h:240]   --->   Operation 1516 'bitconcatenate' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1517 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_1)   --->   "%trunc_ln240_1 = trunc i16 %M_15" [./bf16_accl.h:240]   --->   Operation 1517 'trunc' 'trunc_ln240_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1518 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_1)   --->   "%or_ln240_32 = or i2 %trunc_ln240_1, i2 %tmp_12" [./bf16_accl.h:240]   --->   Operation 1518 'or' 'or_ln240_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1519 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_1)   --->   "%tmp_28 = partselect i5 @_ssdm_op_PartSelect.i5.i16.i32.i32, i16 %M_15, i32 2, i32 6" [./bf16_accl.h:240]   --->   Operation 1519 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1520 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_1)   --->   "%or_ln240_1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %tmp_28, i2 %or_ln240_32" [./bf16_accl.h:240]   --->   Operation 1520 'bitconcatenate' 'or_ln240_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1521 [1/1] (0.81ns) (out node of the LUT)   --->   "%icmp_ln240_1 = icmp_ne  i7 %or_ln240_1, i7 0" [./bf16_accl.h:240]   --->   Operation 1521 'icmp' 'icmp_ln240_1' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1522 [1/1] (0.00ns) (grouped into LUT with out node round_up_6)   --->   "%round_up_5 = or i1 %icmp_ln240_1, i1 %round_up_4" [./bf16_accl.h:240]   --->   Operation 1522 'or' 'round_up_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1523 [1/1] (0.00ns) (grouped into LUT with out node round_up_6)   --->   "%tmp_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_15, i32 7" [./bf16_accl.h:244]   --->   Operation 1523 'bitselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1524 [1/1] (0.28ns) (out node of the LUT)   --->   "%round_up_6 = and i1 %round_up_5, i1 %tmp_29" [./bf16_accl.h:244]   --->   Operation 1524 'and' 'round_up_6' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1525 [1/1] (0.00ns)   --->   "%zext_ln238_1 = zext i1 %round_up_6" [./bf16_accl.h:238]   --->   Operation 1525 'zext' 'zext_ln238_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1526 [1/1] (0.00ns)   --->   "%zext_ln244_2 = zext i1 %round_up_6" [./bf16_accl.h:244]   --->   Operation 1526 'zext' 'zext_ln244_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1527 [1/1] (0.00ns)   --->   "%zext_ln244_3 = zext i1 %round_up_6" [./bf16_accl.h:244]   --->   Operation 1527 'zext' 'zext_ln244_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1528 [1/1] (0.76ns)   --->   "%rounded_1 = add i9 %zext_ln238_1, i9 %zext_ln231_1" [./bf16_accl.h:244]   --->   Operation 1528 'add' 'rounded_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1529 [1/1] (0.76ns)   --->   "%add_ln244_2 = add i8 %zext_ln244_3, i8 %frac_keep_1" [./bf16_accl.h:244]   --->   Operation 1529 'add' 'add_ln244_2' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1530 [1/1] (0.00ns)   --->   "%tmp_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %rounded_1, i32 8" [./bf16_accl.h:247]   --->   Operation 1530 'bitselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1531 [1/1] (0.85ns)   --->   "%maxe_16 = add i16 %maxe_15, i16 1" [./bf16_accl.h:247]   --->   Operation 1531 'add' 'maxe_16' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1532 [1/1] (0.35ns)   --->   "%maxe_17 = select i1 %tmp_31, i16 %maxe_16, i16 %maxe_15" [./bf16_accl.h:247]   --->   Operation 1532 'select' 'maxe_17' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1533 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_3)   --->   "%trunc_ln247_1 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %add_ln244_2, i32 1, i32 7" [./bf16_accl.h:247]   --->   Operation 1533 'partselect' 'trunc_ln247_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1534 [1/1] (0.77ns)   --->   "%add_ln247_2 = add i7 %zext_ln244_2, i7 %trunc_ln231_1" [./bf16_accl.h:247]   --->   Operation 1534 'add' 'add_ln247_2' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1535 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_3)   --->   "%m7_1 = select i1 %tmp_31, i7 %trunc_ln247_1, i7 %add_ln247_2" [./bf16_accl.h:247]   --->   Operation 1535 'select' 'm7_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1536 [1/1] (1.10ns)   --->   "%icmp_ln250_1 = icmp_ugt  i16 %maxe_17, i16 254" [./bf16_accl.h:250]   --->   Operation 1536 'icmp' 'icmp_ln250_1' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1537 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_1)   --->   "%shl_ln23_2 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i15, i1 %s_10, i15 0" [./bf16_accl.h:23]   --->   Operation 1537 'bitconcatenate' 'shl_ln23_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1538 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_1)   --->   "%or_ln23_2 = or i16 %shl_ln23_2, i16 32640" [./bf16_accl.h:23]   --->   Operation 1538 'or' 'or_ln23_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1539 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_3)   --->   "%shl_ln23_1 = shl i16 %maxe_17, i16 7" [./bf16_accl.h:23]   --->   Operation 1539 'shl' 'shl_ln23_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1540 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_3)   --->   "%tmp12 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i8.i7, i1 %s_10, i8 0, i7 %m7_1" [./bf16_accl.h:23]   --->   Operation 1540 'bitconcatenate' 'tmp12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1541 [1/1] (0.36ns) (out node of the LUT)   --->   "%or_ln23_3 = or i16 %tmp12, i16 %shl_ln23_1" [./bf16_accl.h:23]   --->   Operation 1541 'or' 'or_ln23_3' <Predicate = true> <Delay = 0.36> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1542 [1/1] (0.28ns)   --->   "%or_ln142_33 = or i1 %icmp_ln134_1, i1 %or_ln142_1" [./bf16_accl.h:142]   --->   Operation 1542 'or' 'or_ln142_33' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1543 [1/1] (0.28ns)   --->   "%or_ln145_34 = or i1 %or_ln142_33, i1 %icmp_ln145_1" [./bf16_accl.h:145]   --->   Operation 1543 'or' 'or_ln145_34' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1544 [1/1] (0.00ns) (grouped into LUT with out node select_ln172_1)   --->   "%xor_ln145_1 = xor i1 %or_ln145_34, i1 1" [./bf16_accl.h:145]   --->   Operation 1544 'xor' 'xor_ln145_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1545 [1/1] (0.00ns) (grouped into LUT with out node select_ln172_1)   --->   "%and_ln172_1 = and i1 %icmp_ln172_1, i1 %xor_ln145_1" [./bf16_accl.h:172]   --->   Operation 1545 'and' 'and_ln172_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1546 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln172_1 = select i1 %and_ln172_1, i16 %select_ln174_1, i16 %or_ln23_3" [./bf16_accl.h:172]   --->   Operation 1546 'select' 'select_ln172_1' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1547 [1/1] (0.28ns)   --->   "%or_ln172_1 = or i1 %or_ln145_34, i1 %icmp_ln172_1" [./bf16_accl.h:172]   --->   Operation 1547 'or' 'or_ln172_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1548 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_1)   --->   "%or_ln207_1 = or i1 %or_ln172_1, i1 %icmp_ln207_1" [./bf16_accl.h:207]   --->   Operation 1548 'or' 'or_ln207_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1549 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_1)   --->   "%xor_ln207_1 = xor i1 %or_ln207_1, i1 1" [./bf16_accl.h:207]   --->   Operation 1549 'xor' 'xor_ln207_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1550 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_1)   --->   "%and_ln250_1 = and i1 %icmp_ln250_1, i1 %xor_ln207_1" [./bf16_accl.h:250]   --->   Operation 1550 'and' 'and_ln250_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1551 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln250_1 = select i1 %and_ln250_1, i16 %or_ln23_2, i16 %select_ln172_1" [./bf16_accl.h:250]   --->   Operation 1551 'select' 'select_ln250_1' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1552 [1/1] (0.00ns) (grouped into LUT with out node select_ln135_1)   --->   "%and_ln135_2 = and i1 %icmp_ln134_1, i1 %icmp_ln135_1" [./bf16_accl.h:135]   --->   Operation 1552 'and' 'and_ln135_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1553 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln135_1 = select i1 %and_ln135_2, i16 %select_ln138_1, i16 %select_ln250_1" [./bf16_accl.h:135]   --->   Operation 1553 'select' 'select_ln135_1' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1554 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_1)   --->   "%xor_ln135_1 = xor i1 %icmp_ln135_1, i1 1" [./bf16_accl.h:135]   --->   Operation 1554 'xor' 'xor_ln135_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1555 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_1)   --->   "%and_ln135_3 = and i1 %icmp_ln134_1, i1 %xor_ln135_1" [./bf16_accl.h:135]   --->   Operation 1555 'and' 'and_ln135_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1556 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_1)   --->   "%xor_ln142_1 = xor i1 %or_ln142_33, i1 1" [./bf16_accl.h:142]   --->   Operation 1556 'xor' 'xor_ln142_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1557 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_1)   --->   "%and_ln145_1 = and i1 %icmp_ln145_1, i1 %xor_ln142_1" [./bf16_accl.h:145]   --->   Operation 1557 'and' 'and_ln145_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1558 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_1)   --->   "%or_ln145_35 = or i1 %and_ln135_3, i1 %and_ln145_1" [./bf16_accl.h:145]   --->   Operation 1558 'or' 'or_ln145_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1559 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln145_1 = select i1 %or_ln145_35, i16 %a_bits_assign_1_load, i16 %select_ln135_1" [./bf16_accl.h:145]   --->   Operation 1559 'select' 'select_ln145_1' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1560 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_1)   --->   "%xor_ln134_1 = xor i1 %icmp_ln134_1, i1 1" [./bf16_accl.h:134]   --->   Operation 1560 'xor' 'xor_ln134_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1561 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_1)   --->   "%and_ln142_1 = and i1 %or_ln142_1, i1 %xor_ln134_1" [./bf16_accl.h:142]   --->   Operation 1561 'and' 'and_ln142_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1562 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_1)   --->   "%select_ln142_1 = select i1 %and_ln142_1, i16 %e_b_1, i16 %select_ln145_1" [./bf16_accl.h:142]   --->   Operation 1562 'select' 'select_ln142_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1563 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_1)   --->   "%xor_ln172_1 = xor i1 %or_ln172_1, i1 1" [./bf16_accl.h:172]   --->   Operation 1563 'xor' 'xor_ln172_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1564 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_1)   --->   "%and_ln207_1 = and i1 %icmp_ln207_1, i1 %xor_ln172_1" [./bf16_accl.h:207]   --->   Operation 1564 'and' 'and_ln207_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1565 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln207_1 = select i1 %and_ln207_1, i16 0, i16 %select_ln142_1" [./bf16_accl.h:207]   --->   Operation 1565 'select' 'select_ln207_1' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1566 [1/1] (0.00ns)   --->   "%tmp_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_assign_2_load, i32 15" [./bf16_accl.h:127]   --->   Operation 1566 'bitselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1567 [1/1] (0.00ns)   --->   "%ea_2 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %a_bits_assign_2_load, i32 7, i32 14" [./bf16_accl.h:128]   --->   Operation 1567 'partselect' 'ea_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1568 [1/1] (0.00ns)   --->   "%zext_ln129_4 = zext i7 %ma_2" [./bf16_accl.h:129]   --->   Operation 1568 'zext' 'zext_ln129_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1569 [1/1] (0.84ns)   --->   "%icmp_ln134_2 = icmp_eq  i8 %ea_2, i8 255" [./bf16_accl.h:134]   --->   Operation 1569 'icmp' 'icmp_ln134_2' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1570 [1/1] (0.81ns)   --->   "%icmp_ln135_2 = icmp_eq  i7 %ma_2, i7 0" [./bf16_accl.h:135]   --->   Operation 1570 'icmp' 'icmp_ln135_2' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1571 [1/1] (0.84ns)   --->   "%icmp_ln142_2 = icmp_eq  i8 %eb_2, i8 255" [./bf16_accl.h:142]   --->   Operation 1571 'icmp' 'icmp_ln142_2' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1572 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144_2)   --->   "%trunc_ln144_2 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %a_bits_assign_2_load, i32 7, i32 13" [./bf16_accl.h:144]   --->   Operation 1572 'partselect' 'trunc_ln144_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1573 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144_2)   --->   "%or_ln144_32 = or i7 %trunc_ln144_2, i7 %ma_2" [./bf16_accl.h:144]   --->   Operation 1573 'or' 'or_ln144_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1574 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144_2)   --->   "%tmp_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_assign_2_load, i32 14" [./bf16_accl.h:144]   --->   Operation 1574 'bitselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1575 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144_2)   --->   "%or_ln144_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_34, i7 %or_ln144_32" [./bf16_accl.h:144]   --->   Operation 1575 'bitconcatenate' 'or_ln144_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1576 [1/1] (0.84ns) (out node of the LUT)   --->   "%icmp_ln144_2 = icmp_eq  i8 %or_ln144_2, i8 0" [./bf16_accl.h:144]   --->   Operation 1576 'icmp' 'icmp_ln144_2' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1577 [1/1] (0.28ns)   --->   "%or_ln142_2 = or i1 %icmp_ln142_2, i1 %icmp_ln144_2" [./bf16_accl.h:142]   --->   Operation 1577 'or' 'or_ln142_2' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1578 [1/1] (0.00ns) (grouped into LUT with out node select_ln138_2)   --->   "%xor_ln138_2 = xor i1 %tmp_32, i1 %tmp_33" [./bf16_accl.h:138]   --->   Operation 1578 'xor' 'xor_ln138_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1579 [1/1] (0.00ns) (grouped into LUT with out node select_ln138_2)   --->   "%and_ln138_4 = and i1 %icmp_ln138_2, i1 %xor_ln138_2" [./bf16_accl.h:138]   --->   Operation 1579 'and' 'and_ln138_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1580 [1/1] (0.00ns) (grouped into LUT with out node select_ln138_2)   --->   "%and_ln138_5 = and i1 %and_ln138_4, i1 %icmp_ln142_2" [./bf16_accl.h:138]   --->   Operation 1580 'and' 'and_ln138_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1581 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln138_2 = select i1 %and_ln138_5, i16 32641, i16 %a_bits_assign_2_load" [./bf16_accl.h:138]   --->   Operation 1581 'select' 'select_ln138_2' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1582 [1/1] (0.84ns)   --->   "%icmp_ln158_4 = icmp_ne  i8 %ea_2, i8 0" [./bf16_accl.h:158]   --->   Operation 1582 'icmp' 'icmp_ln158_4' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1583 [1/1] (0.00ns)   --->   "%or_ln158_4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %ma_2" [./bf16_accl.h:158]   --->   Operation 1583 'bitconcatenate' 'or_ln158_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1584 [1/1] (0.39ns)   --->   "%select_ln158_4 = select i1 %icmp_ln158_4, i8 %or_ln158_4, i8 %zext_ln129_4" [./bf16_accl.h:158]   --->   Operation 1584 'select' 'select_ln158_4' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1585 [1/1] (0.00ns)   --->   "%A_4 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln158_4, i8 0" [./bf16_accl.h:159]   --->   Operation 1585 'bitconcatenate' 'A_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1586 [1/1] (0.00ns)   --->   "%B_4 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln158_5, i8 0" [./bf16_accl.h:159]   --->   Operation 1586 'bitconcatenate' 'B_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1587 [1/1] (0.84ns)   --->   "%icmp_ln162_2 = icmp_eq  i8 %ea_2, i8 0" [./bf16_accl.h:162]   --->   Operation 1587 'icmp' 'icmp_ln162_2' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1588 [1/1] (0.39ns)   --->   "%ea1_2 = select i1 %icmp_ln162_2, i8 1, i8 %ea_2" [./bf16_accl.h:162]   --->   Operation 1588 'select' 'ea1_2' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1589 [1/1] (0.84ns)   --->   "%icmp_ln166_2 = icmp_ult  i8 %ea1_2, i8 %eb1_2" [./bf16_accl.h:166]   --->   Operation 1589 'icmp' 'icmp_ln166_2' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1590 [1/1] (0.28ns)   --->   "%xor_ln166_2 = xor i1 %icmp_ln166_2, i1 1" [./bf16_accl.h:166]   --->   Operation 1590 'xor' 'xor_ln166_2' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1591 [1/1] (0.00ns) (grouped into LUT with out node maxe_19)   --->   "%maxe_18 = select i1 %xor_ln166_2, i8 %ea_2, i8 %eb_2" [./bf16_accl.h:166]   --->   Operation 1591 'select' 'maxe_18' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1592 [1/1] (0.00ns)   --->   "%zext_ln167_4 = zext i8 %ea1_2" [./bf16_accl.h:167]   --->   Operation 1592 'zext' 'zext_ln167_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1593 [1/1] (0.00ns)   --->   "%zext_ln167_5 = zext i8 %eb1_2" [./bf16_accl.h:167]   --->   Operation 1593 'zext' 'zext_ln167_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1594 [1/1] (0.76ns)   --->   "%sub_ln167_4 = sub i9 %zext_ln167_4, i9 %zext_ln167_5" [./bf16_accl.h:167]   --->   Operation 1594 'sub' 'sub_ln167_4' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1595 [1/1] (0.76ns)   --->   "%sub_ln167_5 = sub i9 %zext_ln167_5, i9 %zext_ln167_4" [./bf16_accl.h:167]   --->   Operation 1595 'sub' 'sub_ln167_5' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1596 [1/1] (0.39ns)   --->   "%diff_2 = select i1 %xor_ln166_2, i9 %sub_ln167_4, i9 %sub_ln167_5" [./bf16_accl.h:167]   --->   Operation 1596 'select' 'diff_2' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1597 [1/1] (0.00ns)   --->   "%sext_ln167_2 = sext i9 %diff_2" [./bf16_accl.h:167]   --->   Operation 1597 'sext' 'sext_ln167_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1598 [1/1] (0.88ns)   --->   "%icmp_ln172_2 = icmp_sgt  i9 %diff_2, i9 11" [./bf16_accl.h:172]   --->   Operation 1598 'icmp' 'icmp_ln172_2' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1599 [1/1] (0.00ns) (grouped into LUT with out node select_ln172_2)   --->   "%select_ln174_2 = select i1 %xor_ln166_2, i16 %a_bits_assign_2_load, i16 %e_b_2" [./bf16_accl.h:174]   --->   Operation 1599 'select' 'select_ln174_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1600 [1/1] (0.84ns)   --->   "%icmp_ln178_2 = icmp_ult  i8 %ea1_2, i8 %eb1_2" [./bf16_accl.h:178]   --->   Operation 1600 'icmp' 'icmp_ln178_2' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1601 [1/1] (0.39ns) (out node of the LUT)   --->   "%maxe_19 = select i1 %icmp_ln178_2, i8 %eb_2, i8 %maxe_18" [./bf16_accl.h:178]   --->   Operation 1601 'select' 'maxe_19' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1602 [1/1] (0.00ns)   --->   "%zext_ln178_6 = zext i8 %maxe_19" [./bf16_accl.h:178]   --->   Operation 1602 'zext' 'zext_ln178_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1603 [1/1] (0.35ns)   --->   "%B_5 = select i1 %icmp_ln178_2, i16 %A_4, i16 %B_4" [./bf16_accl.h:178]   --->   Operation 1603 'select' 'B_5' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1604 [1/1] (0.35ns)   --->   "%A_5 = select i1 %icmp_ln178_2, i16 %B_4, i16 %A_4" [./bf16_accl.h:178]   --->   Operation 1604 'select' 'A_5' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1605 [1/1] (0.00ns)   --->   "%zext_ln178_8 = zext i16 %A_5" [./bf16_accl.h:178]   --->   Operation 1605 'zext' 'zext_ln178_8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1606 [1/1] (0.17ns)   --->   "%sb_2 = select i1 %icmp_ln178_2, i1 %tmp_32, i1 %tmp_33" [./bf16_accl.h:178]   --->   Operation 1606 'select' 'sb_2' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1607 [1/1] (0.17ns)   --->   "%sa_2 = select i1 %icmp_ln178_2, i1 %tmp_33, i1 %tmp_32" [./bf16_accl.h:178]   --->   Operation 1607 'select' 'sa_2' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1608 [1/1] (0.00ns)   --->   "%tmp_36 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %diff_2, i32 1, i32 8" [./bf16_accl.h:182]   --->   Operation 1608 'partselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1609 [1/1] (0.84ns)   --->   "%icmp_ln182_2 = icmp_slt  i8 %tmp_36, i8 1" [./bf16_accl.h:182]   --->   Operation 1609 'icmp' 'icmp_ln182_2' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1610 [1/1] (0.88ns)   --->   "%icmp_ln184_2 = icmp_eq  i9 %diff_2, i9 0" [./bf16_accl.h:184]   --->   Operation 1610 'icmp' 'icmp_ln184_2' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1611 [1/1] (0.00ns) (grouped into LUT with out node B_aln_8)   --->   "%lshr_ln184_2 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %B_5, i32 1, i32 15" [./bf16_accl.h:184]   --->   Operation 1611 'partselect' 'lshr_ln184_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1612 [1/1] (0.00ns) (grouped into LUT with out node B_aln_8)   --->   "%zext_ln184_2 = zext i15 %lshr_ln184_2" [./bf16_accl.h:184]   --->   Operation 1612 'zext' 'zext_ln184_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1613 [1/1] (0.00ns) (grouped into LUT with out node B_aln_8)   --->   "%B_aln_6 = select i1 %icmp_ln184_2, i16 %B_5, i16 %zext_ln184_2" [./bf16_accl.h:184]   --->   Operation 1613 'select' 'B_aln_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1614 [1/1] (0.00ns) (grouped into LUT with out node add_ln191_2)   --->   "%shl_ln191_2 = shl i32 1, i32 %sext_ln167_2" [./bf16_accl.h:191]   --->   Operation 1614 'shl' 'shl_ln191_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1615 [1/1] (0.00ns) (grouped into LUT with out node add_ln191_2)   --->   "%trunc_ln191_2 = trunc i32 %shl_ln191_2" [./bf16_accl.h:191]   --->   Operation 1615 'trunc' 'trunc_ln191_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1616 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln191_2 = add i16 %trunc_ln191_2, i16 65535" [./bf16_accl.h:191]   --->   Operation 1616 'add' 'add_ln191_2' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1617 [1/1] (0.00ns) (grouped into LUT with out node sticky_4)   --->   "%lost_2 = and i16 %add_ln191_2, i16 %B_5" [./bf16_accl.h:191]   --->   Operation 1617 'and' 'lost_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1618 [1/1] (1.10ns) (out node of the LUT)   --->   "%sticky_4 = icmp_ne  i16 %lost_2, i16 0" [./bf16_accl.h:192]   --->   Operation 1618 'icmp' 'sticky_4' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1619 [1/1] (0.00ns) (grouped into LUT with out node B_aln_8)   --->   "%sext_ln167_2cast = trunc i32 %sext_ln167_2" [./bf16_accl.h:193]   --->   Operation 1619 'trunc' 'sext_ln167_2cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1620 [1/1] (0.00ns) (grouped into LUT with out node B_aln_8)   --->   "%B_aln_7 = lshr i16 %B_5, i16 %sext_ln167_2cast" [./bf16_accl.h:193]   --->   Operation 1620 'lshr' 'B_aln_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1621 [1/1] (0.90ns) (out node of the LUT)   --->   "%B_aln_8 = select i1 %icmp_ln182_2, i16 %B_aln_6, i16 %B_aln_7" [./bf16_accl.h:182]   --->   Operation 1621 'select' 'B_aln_8' <Predicate = true> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1622 [1/1] (0.00ns)   --->   "%zext_ln181_2 = zext i16 %B_aln_8" [./bf16_accl.h:181]   --->   Operation 1622 'zext' 'zext_ln181_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1623 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_2)   --->   "%xor_ln182_2 = xor i1 %icmp_ln182_2, i1 1" [./bf16_accl.h:182]   --->   Operation 1623 'xor' 'xor_ln182_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1624 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_2)   --->   "%sticky_5 = and i1 %sticky_4, i1 %xor_ln182_2" [./bf16_accl.h:182]   --->   Operation 1624 'and' 'sticky_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1625 [1/1] (0.28ns)   --->   "%xor_ln200_2 = xor i1 %sa_2, i1 %sb_2" [./bf16_accl.h:200]   --->   Operation 1625 'xor' 'xor_ln200_2' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1626 [1/1] (0.85ns)   --->   "%M_16 = add i17 %zext_ln181_2, i17 %zext_ln178_8" [./bf16_accl.h:201]   --->   Operation 1626 'add' 'M_16' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1627 [1/1] (0.00ns) (grouped into LUT with out node M_20)   --->   "%zext_ln198_4 = zext i17 %M_16" [./bf16_accl.h:198]   --->   Operation 1627 'zext' 'zext_ln198_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1628 [1/1] (1.10ns)   --->   "%icmp_ln203_2 = icmp_ult  i16 %A_5, i16 %B_aln_8" [./bf16_accl.h:203]   --->   Operation 1628 'icmp' 'icmp_ln203_2' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1629 [1/1] (0.28ns)   --->   "%xor_ln203_2 = xor i1 %icmp_ln203_2, i1 1" [./bf16_accl.h:203]   --->   Operation 1629 'xor' 'xor_ln203_2' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1630 [1/1] (0.85ns)   --->   "%M_17 = sub i17 %zext_ln178_8, i17 %zext_ln181_2" [./bf16_accl.h:203]   --->   Operation 1630 'sub' 'M_17' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1631 [1/1] (0.85ns)   --->   "%M_18 = sub i17 %zext_ln181_2, i17 %zext_ln178_8" [./bf16_accl.h:204]   --->   Operation 1631 'sub' 'M_18' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1632 [1/1] (0.00ns) (grouped into LUT with out node M_20)   --->   "%M_19 = select i1 %xor_ln203_2, i17 %M_17, i17 %M_18" [./bf16_accl.h:203]   --->   Operation 1632 'select' 'M_19' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1633 [1/1] (0.00ns) (grouped into LUT with out node M_20)   --->   "%sext_ln203_2 = sext i17 %M_19" [./bf16_accl.h:203]   --->   Operation 1633 'sext' 'sext_ln203_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1634 [1/1] (0.00ns) (grouped into LUT with out node s_14)   --->   "%s_13 = select i1 %xor_ln203_2, i1 %sa_2, i1 %sb_2" [./bf16_accl.h:203]   --->   Operation 1634 'select' 's_13' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1635 [1/1] (0.35ns) (out node of the LUT)   --->   "%M_20 = select i1 %xor_ln200_2, i18 %sext_ln203_2, i18 %zext_ln198_4" [./bf16_accl.h:200]   --->   Operation 1635 'select' 'M_20' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1636 [1/1] (0.17ns) (out node of the LUT)   --->   "%s_14 = select i1 %xor_ln200_2, i1 %s_13, i1 %sb_2" [./bf16_accl.h:200]   --->   Operation 1636 'select' 's_14' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1637 [1/1] (1.08ns)   --->   "%icmp_ln207_2 = icmp_eq  i18 %M_20, i18 0" [./bf16_accl.h:207]   --->   Operation 1637 'icmp' 'icmp_ln207_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1638 [1/1] (0.00ns)   --->   "%tmp_37 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %M_20, i32 16, i32 17" [./bf16_accl.h:217]   --->   Operation 1638 'partselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1639 [1/1] (0.44ns)   --->   "%icmp_ln217_2 = icmp_ne  i2 %tmp_37, i2 0" [./bf16_accl.h:217]   --->   Operation 1639 'icmp' 'icmp_ln217_2' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1640 [1/1] (0.00ns)   --->   "%trunc_ln217_2 = partselect i17 @_ssdm_op_PartSelect.i17.i18.i32.i32, i18 %M_20, i32 1, i32 17" [./bf16_accl.h:217]   --->   Operation 1640 'partselect' 'trunc_ln217_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1641 [1/1] (0.00ns)   --->   "%sext_ln217_2 = sext i17 %trunc_ln217_2" [./bf16_accl.h:217]   --->   Operation 1641 'sext' 'sext_ln217_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1642 [1/1] (0.76ns)   --->   "%maxe_20 = add i9 %zext_ln178_6, i9 1" [./bf16_accl.h:217]   --->   Operation 1642 'add' 'maxe_20' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1643 [1/1] (0.39ns)   --->   "%maxe_21 = select i1 %icmp_ln217_2, i9 %maxe_20, i9 %zext_ln178_6" [./bf16_accl.h:217]   --->   Operation 1643 'select' 'maxe_21' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1644 [1/1] (0.00ns)   --->   "%zext_ln217_2 = zext i9 %maxe_21" [./bf16_accl.h:217]   --->   Operation 1644 'zext' 'zext_ln217_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1645 [1/1] (0.36ns)   --->   "%M_21 = select i1 %icmp_ln217_2, i18 %sext_ln217_2, i18 %M_20" [./bf16_accl.h:217]   --->   Operation 1645 'select' 'M_21' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1646 [1/1] (0.00ns)   --->   "%sext_ln198_2 = sext i18 %M_21" [./bf16_accl.h:198]   --->   Operation 1646 'sext' 'sext_ln198_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1647 [1/1] (0.00ns)   --->   "%zext_ln198_5 = zext i31 %sext_ln198_2" [./bf16_accl.h:198]   --->   Operation 1647 'zext' 'zext_ln198_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1648 [1/1] (0.00ns) (grouped into LUT with out node M_23)   --->   "%trunc_ln198_4 = trunc i18 %M_21" [./bf16_accl.h:198]   --->   Operation 1648 'trunc' 'trunc_ln198_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1649 [1/1] (0.00ns)   --->   "%tmp_38 = partselect i3 @_ssdm_op_PartSelect.i3.i18.i32.i32, i18 %M_21, i32 15, i32 17" [./bf16_accl.h:220]   --->   Operation 1649 'partselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1650 [1/1] (0.58ns)   --->   "%icmp_ln220_4 = icmp_eq  i3 %tmp_38, i3 0" [./bf16_accl.h:220]   --->   Operation 1650 'icmp' 'icmp_ln220_4' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1651 [1/1] (0.88ns)   --->   "%icmp_ln220_5 = icmp_eq  i9 %maxe_21, i9 0" [./bf16_accl.h:220]   --->   Operation 1651 'icmp' 'icmp_ln220_5' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1652 [1/1] (0.00ns)   --->   "%tmp_62 = ctlz i32 @llvm.ctlz.i32, i32 %zext_ln198_5, i1 1" [./bf16_accl.h:20]   --->   Operation 1652 'ctlz' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1653 [1/1] (1.01ns)   --->   "%lz_4 = add i32 %tmp_62, i32 4294967280" [./bf16_accl.h:221]   --->   Operation 1653 'add' 'lz_4' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1654 [1/1] (0.99ns)   --->   "%icmp_ln222_2 = icmp_sgt  i32 %lz_4, i32 0" [./bf16_accl.h:222]   --->   Operation 1654 'icmp' 'icmp_ln222_2' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1655 [1/1] (0.00ns)   --->   "%zext_ln223_2 = zext i9 %maxe_21" [./bf16_accl.h:223]   --->   Operation 1655 'zext' 'zext_ln223_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1656 [1/1] (0.99ns)   --->   "%icmp_ln223_2 = icmp_slt  i32 %lz_4, i32 %zext_ln223_2" [./bf16_accl.h:223]   --->   Operation 1656 'icmp' 'icmp_ln223_2' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1657 [1/1] (0.00ns) (grouped into LUT with out node lz_5)   --->   "%xor_ln223_2 = xor i1 %icmp_ln223_2, i1 1" [./bf16_accl.h:223]   --->   Operation 1657 'xor' 'xor_ln223_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1658 [1/1] (0.44ns) (out node of the LUT)   --->   "%lz_5 = select i1 %xor_ln223_2, i32 %zext_ln223_2, i32 %lz_4" [./bf16_accl.h:223]   --->   Operation 1658 'select' 'lz_5' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1659 [1/1] (0.00ns) (grouped into LUT with out node M_23)   --->   "%M_22 = shl i32 %zext_ln198_5, i32 %lz_5" [./bf16_accl.h:224]   --->   Operation 1659 'shl' 'M_22' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1660 [1/1] (0.00ns) (grouped into LUT with out node M_23)   --->   "%trunc_ln198_5 = trunc i32 %M_22" [./bf16_accl.h:198]   --->   Operation 1660 'trunc' 'trunc_ln198_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1661 [1/1] (0.00ns)   --->   "%trunc_ln225_2 = trunc i32 %lz_5" [./bf16_accl.h:225]   --->   Operation 1661 'trunc' 'trunc_ln225_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1662 [1/1] (0.85ns)   --->   "%maxe_22 = sub i16 %zext_ln217_2, i16 %trunc_ln225_2" [./bf16_accl.h:225]   --->   Operation 1662 'sub' 'maxe_22' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1663 [1/1] (0.00ns) (grouped into LUT with out node and_ln222_5)   --->   "%xor_ln220_2 = xor i1 %icmp_ln220_5, i1 1" [./bf16_accl.h:220]   --->   Operation 1663 'xor' 'xor_ln220_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1664 [1/1] (0.00ns) (grouped into LUT with out node and_ln222_5)   --->   "%and_ln222_4 = and i1 %icmp_ln222_2, i1 %xor_ln220_2" [./bf16_accl.h:222]   --->   Operation 1664 'and' 'and_ln222_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1665 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln222_5 = and i1 %and_ln222_4, i1 %icmp_ln220_4" [./bf16_accl.h:222]   --->   Operation 1665 'and' 'and_ln222_5' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1666 [1/1] (0.00ns) (grouped into LUT with out node maxe_24)   --->   "%maxe_23 = select i1 %and_ln222_5, i16 %maxe_22, i16 %zext_ln217_2" [./bf16_accl.h:222]   --->   Operation 1666 'select' 'maxe_23' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1667 [1/1] (0.00ns) (grouped into LUT with out node maxe_24)   --->   "%and_ln220_2 = and i1 %icmp_ln220_4, i1 %icmp_ln220_5" [./bf16_accl.h:220]   --->   Operation 1667 'and' 'and_ln220_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1668 [1/1] (0.35ns) (out node of the LUT)   --->   "%maxe_24 = select i1 %and_ln220_2, i16 0, i16 %maxe_23" [./bf16_accl.h:220]   --->   Operation 1668 'select' 'maxe_24' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1669 [1/1] (1.38ns) (out node of the LUT)   --->   "%M_23 = select i1 %and_ln222_5, i16 %trunc_ln198_5, i16 %trunc_ln198_4" [./bf16_accl.h:222]   --->   Operation 1669 'select' 'M_23' <Predicate = true> <Delay = 1.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1670 [1/1] (0.00ns) (grouped into LUT with out node round_up_9)   --->   "%round_up_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_23, i32 8" [./bf16_accl.h:230]   --->   Operation 1670 'bitselect' 'round_up_7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1671 [1/1] (0.00ns)   --->   "%frac_keep_2 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %M_23, i32 8, i32 15" [./bf16_accl.h:230]   --->   Operation 1671 'partselect' 'frac_keep_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1672 [1/1] (0.00ns)   --->   "%trunc_ln231_2 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %M_23, i32 8, i32 14" [./bf16_accl.h:231]   --->   Operation 1672 'partselect' 'trunc_ln231_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1673 [1/1] (0.00ns)   --->   "%zext_ln231_2 = zext i8 %frac_keep_2" [./bf16_accl.h:231]   --->   Operation 1673 'zext' 'zext_ln231_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1674 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_2)   --->   "%tmp_18 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %sticky_5" [./bf16_accl.h:240]   --->   Operation 1674 'bitconcatenate' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1675 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_2)   --->   "%trunc_ln240_2 = trunc i16 %M_23" [./bf16_accl.h:240]   --->   Operation 1675 'trunc' 'trunc_ln240_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1676 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_2)   --->   "%or_ln240_34 = or i2 %trunc_ln240_2, i2 %tmp_18" [./bf16_accl.h:240]   --->   Operation 1676 'or' 'or_ln240_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1677 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_2)   --->   "%tmp_40 = partselect i5 @_ssdm_op_PartSelect.i5.i16.i32.i32, i16 %M_23, i32 2, i32 6" [./bf16_accl.h:240]   --->   Operation 1677 'partselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1678 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_2)   --->   "%or_ln240_2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %tmp_40, i2 %or_ln240_34" [./bf16_accl.h:240]   --->   Operation 1678 'bitconcatenate' 'or_ln240_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1679 [1/1] (0.81ns) (out node of the LUT)   --->   "%icmp_ln240_2 = icmp_ne  i7 %or_ln240_2, i7 0" [./bf16_accl.h:240]   --->   Operation 1679 'icmp' 'icmp_ln240_2' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1680 [1/1] (0.00ns) (grouped into LUT with out node round_up_9)   --->   "%round_up_8 = or i1 %icmp_ln240_2, i1 %round_up_7" [./bf16_accl.h:240]   --->   Operation 1680 'or' 'round_up_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1681 [1/1] (0.00ns) (grouped into LUT with out node round_up_9)   --->   "%tmp_41 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_23, i32 7" [./bf16_accl.h:244]   --->   Operation 1681 'bitselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1682 [1/1] (0.28ns) (out node of the LUT)   --->   "%round_up_9 = and i1 %round_up_8, i1 %tmp_41" [./bf16_accl.h:244]   --->   Operation 1682 'and' 'round_up_9' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1683 [1/1] (0.00ns)   --->   "%zext_ln238_2 = zext i1 %round_up_9" [./bf16_accl.h:238]   --->   Operation 1683 'zext' 'zext_ln238_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1684 [1/1] (0.00ns)   --->   "%zext_ln244_4 = zext i1 %round_up_9" [./bf16_accl.h:244]   --->   Operation 1684 'zext' 'zext_ln244_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1685 [1/1] (0.00ns)   --->   "%zext_ln244_5 = zext i1 %round_up_9" [./bf16_accl.h:244]   --->   Operation 1685 'zext' 'zext_ln244_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1686 [1/1] (0.76ns)   --->   "%rounded_2 = add i9 %zext_ln238_2, i9 %zext_ln231_2" [./bf16_accl.h:244]   --->   Operation 1686 'add' 'rounded_2' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1687 [1/1] (0.76ns)   --->   "%add_ln244_3 = add i8 %zext_ln244_5, i8 %frac_keep_2" [./bf16_accl.h:244]   --->   Operation 1687 'add' 'add_ln244_3' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1688 [1/1] (0.00ns)   --->   "%tmp_42 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %rounded_2, i32 8" [./bf16_accl.h:247]   --->   Operation 1688 'bitselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1689 [1/1] (0.85ns)   --->   "%maxe_25 = add i16 %maxe_24, i16 1" [./bf16_accl.h:247]   --->   Operation 1689 'add' 'maxe_25' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1690 [1/1] (0.35ns)   --->   "%maxe_26 = select i1 %tmp_42, i16 %maxe_25, i16 %maxe_24" [./bf16_accl.h:247]   --->   Operation 1690 'select' 'maxe_26' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1691 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_5)   --->   "%trunc_ln247_2 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %add_ln244_3, i32 1, i32 7" [./bf16_accl.h:247]   --->   Operation 1691 'partselect' 'trunc_ln247_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1692 [1/1] (0.77ns)   --->   "%add_ln247_4 = add i7 %zext_ln244_4, i7 %trunc_ln231_2" [./bf16_accl.h:247]   --->   Operation 1692 'add' 'add_ln247_4' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1693 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_5)   --->   "%m7_2 = select i1 %tmp_42, i7 %trunc_ln247_2, i7 %add_ln247_4" [./bf16_accl.h:247]   --->   Operation 1693 'select' 'm7_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1694 [1/1] (1.10ns)   --->   "%icmp_ln250_2 = icmp_ugt  i16 %maxe_26, i16 254" [./bf16_accl.h:250]   --->   Operation 1694 'icmp' 'icmp_ln250_2' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1695 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_2)   --->   "%shl_ln23_4 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i15, i1 %s_14, i15 0" [./bf16_accl.h:23]   --->   Operation 1695 'bitconcatenate' 'shl_ln23_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1696 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_2)   --->   "%or_ln23_4 = or i16 %shl_ln23_4, i16 32640" [./bf16_accl.h:23]   --->   Operation 1696 'or' 'or_ln23_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1697 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_5)   --->   "%shl_ln23_3 = shl i16 %maxe_26, i16 7" [./bf16_accl.h:23]   --->   Operation 1697 'shl' 'shl_ln23_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1698 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_5)   --->   "%tmp15 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i8.i7, i1 %s_14, i8 0, i7 %m7_2" [./bf16_accl.h:23]   --->   Operation 1698 'bitconcatenate' 'tmp15' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1699 [1/1] (0.36ns) (out node of the LUT)   --->   "%or_ln23_5 = or i16 %tmp15, i16 %shl_ln23_3" [./bf16_accl.h:23]   --->   Operation 1699 'or' 'or_ln23_5' <Predicate = true> <Delay = 0.36> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1700 [1/1] (0.28ns)   --->   "%or_ln142_34 = or i1 %icmp_ln134_2, i1 %or_ln142_2" [./bf16_accl.h:142]   --->   Operation 1700 'or' 'or_ln142_34' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1701 [1/1] (0.28ns)   --->   "%or_ln145_37 = or i1 %or_ln142_34, i1 %icmp_ln145_2" [./bf16_accl.h:145]   --->   Operation 1701 'or' 'or_ln145_37' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1702 [1/1] (0.00ns) (grouped into LUT with out node select_ln172_2)   --->   "%xor_ln145_2 = xor i1 %or_ln145_37, i1 1" [./bf16_accl.h:145]   --->   Operation 1702 'xor' 'xor_ln145_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1703 [1/1] (0.00ns) (grouped into LUT with out node select_ln172_2)   --->   "%and_ln172_2 = and i1 %icmp_ln172_2, i1 %xor_ln145_2" [./bf16_accl.h:172]   --->   Operation 1703 'and' 'and_ln172_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1704 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln172_2 = select i1 %and_ln172_2, i16 %select_ln174_2, i16 %or_ln23_5" [./bf16_accl.h:172]   --->   Operation 1704 'select' 'select_ln172_2' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1705 [1/1] (0.28ns)   --->   "%or_ln172_2 = or i1 %or_ln145_37, i1 %icmp_ln172_2" [./bf16_accl.h:172]   --->   Operation 1705 'or' 'or_ln172_2' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1706 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_2)   --->   "%or_ln207_2 = or i1 %or_ln172_2, i1 %icmp_ln207_2" [./bf16_accl.h:207]   --->   Operation 1706 'or' 'or_ln207_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1707 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_2)   --->   "%xor_ln207_2 = xor i1 %or_ln207_2, i1 1" [./bf16_accl.h:207]   --->   Operation 1707 'xor' 'xor_ln207_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1708 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_2)   --->   "%and_ln250_2 = and i1 %icmp_ln250_2, i1 %xor_ln207_2" [./bf16_accl.h:250]   --->   Operation 1708 'and' 'and_ln250_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1709 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln250_2 = select i1 %and_ln250_2, i16 %or_ln23_4, i16 %select_ln172_2" [./bf16_accl.h:250]   --->   Operation 1709 'select' 'select_ln250_2' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1710 [1/1] (0.00ns) (grouped into LUT with out node select_ln135_2)   --->   "%and_ln135_4 = and i1 %icmp_ln134_2, i1 %icmp_ln135_2" [./bf16_accl.h:135]   --->   Operation 1710 'and' 'and_ln135_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1711 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln135_2 = select i1 %and_ln135_4, i16 %select_ln138_2, i16 %select_ln250_2" [./bf16_accl.h:135]   --->   Operation 1711 'select' 'select_ln135_2' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1712 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_2)   --->   "%xor_ln135_2 = xor i1 %icmp_ln135_2, i1 1" [./bf16_accl.h:135]   --->   Operation 1712 'xor' 'xor_ln135_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1713 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_2)   --->   "%and_ln135_5 = and i1 %icmp_ln134_2, i1 %xor_ln135_2" [./bf16_accl.h:135]   --->   Operation 1713 'and' 'and_ln135_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1714 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_2)   --->   "%xor_ln142_2 = xor i1 %or_ln142_34, i1 1" [./bf16_accl.h:142]   --->   Operation 1714 'xor' 'xor_ln142_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1715 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_2)   --->   "%and_ln145_2 = and i1 %icmp_ln145_2, i1 %xor_ln142_2" [./bf16_accl.h:145]   --->   Operation 1715 'and' 'and_ln145_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1716 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_2)   --->   "%or_ln145_38 = or i1 %and_ln135_5, i1 %and_ln145_2" [./bf16_accl.h:145]   --->   Operation 1716 'or' 'or_ln145_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1717 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln145_2 = select i1 %or_ln145_38, i16 %a_bits_assign_2_load, i16 %select_ln135_2" [./bf16_accl.h:145]   --->   Operation 1717 'select' 'select_ln145_2' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1718 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_2)   --->   "%xor_ln134_2 = xor i1 %icmp_ln134_2, i1 1" [./bf16_accl.h:134]   --->   Operation 1718 'xor' 'xor_ln134_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1719 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_2)   --->   "%and_ln142_2 = and i1 %or_ln142_2, i1 %xor_ln134_2" [./bf16_accl.h:142]   --->   Operation 1719 'and' 'and_ln142_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1720 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_2)   --->   "%select_ln142_2 = select i1 %and_ln142_2, i16 %e_b_2, i16 %select_ln145_2" [./bf16_accl.h:142]   --->   Operation 1720 'select' 'select_ln142_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1721 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_2)   --->   "%xor_ln172_2 = xor i1 %or_ln172_2, i1 1" [./bf16_accl.h:172]   --->   Operation 1721 'xor' 'xor_ln172_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1722 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_2)   --->   "%and_ln207_2 = and i1 %icmp_ln207_2, i1 %xor_ln172_2" [./bf16_accl.h:207]   --->   Operation 1722 'and' 'and_ln207_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1723 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln207_2 = select i1 %and_ln207_2, i16 0, i16 %select_ln142_2" [./bf16_accl.h:207]   --->   Operation 1723 'select' 'select_ln207_2' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1724 [1/1] (0.00ns)   --->   "%tmp_43 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_assign_3_load, i32 15" [./bf16_accl.h:127]   --->   Operation 1724 'bitselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1725 [1/1] (0.00ns)   --->   "%ea_3 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %a_bits_assign_3_load, i32 7, i32 14" [./bf16_accl.h:128]   --->   Operation 1725 'partselect' 'ea_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1726 [1/1] (0.00ns)   --->   "%zext_ln129_6 = zext i7 %ma_3" [./bf16_accl.h:129]   --->   Operation 1726 'zext' 'zext_ln129_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1727 [1/1] (0.84ns)   --->   "%icmp_ln134_3 = icmp_eq  i8 %ea_3, i8 255" [./bf16_accl.h:134]   --->   Operation 1727 'icmp' 'icmp_ln134_3' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1728 [1/1] (0.81ns)   --->   "%icmp_ln135_3 = icmp_eq  i7 %ma_3, i7 0" [./bf16_accl.h:135]   --->   Operation 1728 'icmp' 'icmp_ln135_3' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1729 [1/1] (0.84ns)   --->   "%icmp_ln142_3 = icmp_eq  i8 %eb_3, i8 255" [./bf16_accl.h:142]   --->   Operation 1729 'icmp' 'icmp_ln142_3' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1730 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144_3)   --->   "%trunc_ln144_3 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %a_bits_assign_3_load, i32 7, i32 13" [./bf16_accl.h:144]   --->   Operation 1730 'partselect' 'trunc_ln144_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1731 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144_3)   --->   "%or_ln144_33 = or i7 %trunc_ln144_3, i7 %ma_3" [./bf16_accl.h:144]   --->   Operation 1731 'or' 'or_ln144_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1732 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144_3)   --->   "%tmp_45 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_assign_3_load, i32 14" [./bf16_accl.h:144]   --->   Operation 1732 'bitselect' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1733 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144_3)   --->   "%or_ln144_3 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_45, i7 %or_ln144_33" [./bf16_accl.h:144]   --->   Operation 1733 'bitconcatenate' 'or_ln144_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1734 [1/1] (0.84ns) (out node of the LUT)   --->   "%icmp_ln144_3 = icmp_eq  i8 %or_ln144_3, i8 0" [./bf16_accl.h:144]   --->   Operation 1734 'icmp' 'icmp_ln144_3' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1735 [1/1] (0.28ns)   --->   "%or_ln142_3 = or i1 %icmp_ln142_3, i1 %icmp_ln144_3" [./bf16_accl.h:142]   --->   Operation 1735 'or' 'or_ln142_3' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1736 [1/1] (0.00ns) (grouped into LUT with out node select_ln138_3)   --->   "%xor_ln138_3 = xor i1 %tmp_43, i1 %tmp_44" [./bf16_accl.h:138]   --->   Operation 1736 'xor' 'xor_ln138_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1737 [1/1] (0.00ns) (grouped into LUT with out node select_ln138_3)   --->   "%and_ln138_6 = and i1 %icmp_ln138_3, i1 %xor_ln138_3" [./bf16_accl.h:138]   --->   Operation 1737 'and' 'and_ln138_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1738 [1/1] (0.00ns) (grouped into LUT with out node select_ln138_3)   --->   "%and_ln138_7 = and i1 %and_ln138_6, i1 %icmp_ln142_3" [./bf16_accl.h:138]   --->   Operation 1738 'and' 'and_ln138_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1739 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln138_3 = select i1 %and_ln138_7, i16 32641, i16 %a_bits_assign_3_load" [./bf16_accl.h:138]   --->   Operation 1739 'select' 'select_ln138_3' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1740 [1/1] (0.84ns)   --->   "%icmp_ln158_6 = icmp_ne  i8 %ea_3, i8 0" [./bf16_accl.h:158]   --->   Operation 1740 'icmp' 'icmp_ln158_6' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1741 [1/1] (0.00ns)   --->   "%or_ln158_6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %ma_3" [./bf16_accl.h:158]   --->   Operation 1741 'bitconcatenate' 'or_ln158_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1742 [1/1] (0.39ns)   --->   "%select_ln158_6 = select i1 %icmp_ln158_6, i8 %or_ln158_6, i8 %zext_ln129_6" [./bf16_accl.h:158]   --->   Operation 1742 'select' 'select_ln158_6' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1743 [1/1] (0.00ns)   --->   "%A_6 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln158_6, i8 0" [./bf16_accl.h:159]   --->   Operation 1743 'bitconcatenate' 'A_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1744 [1/1] (0.00ns)   --->   "%B_6 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln158_7, i8 0" [./bf16_accl.h:159]   --->   Operation 1744 'bitconcatenate' 'B_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1745 [1/1] (0.84ns)   --->   "%icmp_ln162_3 = icmp_eq  i8 %ea_3, i8 0" [./bf16_accl.h:162]   --->   Operation 1745 'icmp' 'icmp_ln162_3' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1746 [1/1] (0.39ns)   --->   "%ea1_3 = select i1 %icmp_ln162_3, i8 1, i8 %ea_3" [./bf16_accl.h:162]   --->   Operation 1746 'select' 'ea1_3' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1747 [1/1] (0.84ns)   --->   "%icmp_ln166_3 = icmp_ult  i8 %ea1_3, i8 %eb1_3" [./bf16_accl.h:166]   --->   Operation 1747 'icmp' 'icmp_ln166_3' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1748 [1/1] (0.28ns)   --->   "%xor_ln166_3 = xor i1 %icmp_ln166_3, i1 1" [./bf16_accl.h:166]   --->   Operation 1748 'xor' 'xor_ln166_3' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1749 [1/1] (0.00ns) (grouped into LUT with out node maxe_28)   --->   "%maxe_27 = select i1 %xor_ln166_3, i8 %ea_3, i8 %eb_3" [./bf16_accl.h:166]   --->   Operation 1749 'select' 'maxe_27' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1750 [1/1] (0.00ns)   --->   "%zext_ln167_6 = zext i8 %ea1_3" [./bf16_accl.h:167]   --->   Operation 1750 'zext' 'zext_ln167_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1751 [1/1] (0.00ns)   --->   "%zext_ln167_7 = zext i8 %eb1_3" [./bf16_accl.h:167]   --->   Operation 1751 'zext' 'zext_ln167_7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1752 [1/1] (0.76ns)   --->   "%sub_ln167_6 = sub i9 %zext_ln167_6, i9 %zext_ln167_7" [./bf16_accl.h:167]   --->   Operation 1752 'sub' 'sub_ln167_6' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1753 [1/1] (0.76ns)   --->   "%sub_ln167_7 = sub i9 %zext_ln167_7, i9 %zext_ln167_6" [./bf16_accl.h:167]   --->   Operation 1753 'sub' 'sub_ln167_7' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1754 [1/1] (0.39ns)   --->   "%diff_3 = select i1 %xor_ln166_3, i9 %sub_ln167_6, i9 %sub_ln167_7" [./bf16_accl.h:167]   --->   Operation 1754 'select' 'diff_3' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1755 [1/1] (0.00ns)   --->   "%sext_ln167_3 = sext i9 %diff_3" [./bf16_accl.h:167]   --->   Operation 1755 'sext' 'sext_ln167_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1756 [1/1] (0.88ns)   --->   "%icmp_ln172_3 = icmp_sgt  i9 %diff_3, i9 11" [./bf16_accl.h:172]   --->   Operation 1756 'icmp' 'icmp_ln172_3' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1757 [1/1] (0.00ns) (grouped into LUT with out node select_ln172_3)   --->   "%select_ln174_3 = select i1 %xor_ln166_3, i16 %a_bits_assign_3_load, i16 %e_b_3" [./bf16_accl.h:174]   --->   Operation 1757 'select' 'select_ln174_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1758 [1/1] (0.84ns)   --->   "%icmp_ln178_3 = icmp_ult  i8 %ea1_3, i8 %eb1_3" [./bf16_accl.h:178]   --->   Operation 1758 'icmp' 'icmp_ln178_3' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1759 [1/1] (0.39ns) (out node of the LUT)   --->   "%maxe_28 = select i1 %icmp_ln178_3, i8 %eb_3, i8 %maxe_27" [./bf16_accl.h:178]   --->   Operation 1759 'select' 'maxe_28' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1760 [1/1] (0.00ns)   --->   "%zext_ln178_9 = zext i8 %maxe_28" [./bf16_accl.h:178]   --->   Operation 1760 'zext' 'zext_ln178_9' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1761 [1/1] (0.35ns)   --->   "%B_7 = select i1 %icmp_ln178_3, i16 %A_6, i16 %B_6" [./bf16_accl.h:178]   --->   Operation 1761 'select' 'B_7' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1762 [1/1] (0.35ns)   --->   "%A_7 = select i1 %icmp_ln178_3, i16 %B_6, i16 %A_6" [./bf16_accl.h:178]   --->   Operation 1762 'select' 'A_7' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1763 [1/1] (0.00ns)   --->   "%zext_ln178_11 = zext i16 %A_7" [./bf16_accl.h:178]   --->   Operation 1763 'zext' 'zext_ln178_11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1764 [1/1] (0.17ns)   --->   "%sb_3 = select i1 %icmp_ln178_3, i1 %tmp_43, i1 %tmp_44" [./bf16_accl.h:178]   --->   Operation 1764 'select' 'sb_3' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1765 [1/1] (0.17ns)   --->   "%sa_3 = select i1 %icmp_ln178_3, i1 %tmp_44, i1 %tmp_43" [./bf16_accl.h:178]   --->   Operation 1765 'select' 'sa_3' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1766 [1/1] (0.00ns)   --->   "%tmp_47 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %diff_3, i32 1, i32 8" [./bf16_accl.h:182]   --->   Operation 1766 'partselect' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1767 [1/1] (0.84ns)   --->   "%icmp_ln182_3 = icmp_slt  i8 %tmp_47, i8 1" [./bf16_accl.h:182]   --->   Operation 1767 'icmp' 'icmp_ln182_3' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1768 [1/1] (0.88ns)   --->   "%icmp_ln184_3 = icmp_eq  i9 %diff_3, i9 0" [./bf16_accl.h:184]   --->   Operation 1768 'icmp' 'icmp_ln184_3' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1769 [1/1] (0.00ns) (grouped into LUT with out node B_aln_11)   --->   "%lshr_ln184_3 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %B_7, i32 1, i32 15" [./bf16_accl.h:184]   --->   Operation 1769 'partselect' 'lshr_ln184_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1770 [1/1] (0.00ns) (grouped into LUT with out node B_aln_11)   --->   "%zext_ln184_3 = zext i15 %lshr_ln184_3" [./bf16_accl.h:184]   --->   Operation 1770 'zext' 'zext_ln184_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1771 [1/1] (0.00ns) (grouped into LUT with out node B_aln_11)   --->   "%B_aln_9 = select i1 %icmp_ln184_3, i16 %B_7, i16 %zext_ln184_3" [./bf16_accl.h:184]   --->   Operation 1771 'select' 'B_aln_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1772 [1/1] (0.00ns) (grouped into LUT with out node add_ln191_3)   --->   "%shl_ln191_3 = shl i32 1, i32 %sext_ln167_3" [./bf16_accl.h:191]   --->   Operation 1772 'shl' 'shl_ln191_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1773 [1/1] (0.00ns) (grouped into LUT with out node add_ln191_3)   --->   "%trunc_ln191_3 = trunc i32 %shl_ln191_3" [./bf16_accl.h:191]   --->   Operation 1773 'trunc' 'trunc_ln191_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1774 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln191_3 = add i16 %trunc_ln191_3, i16 65535" [./bf16_accl.h:191]   --->   Operation 1774 'add' 'add_ln191_3' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1775 [1/1] (0.00ns) (grouped into LUT with out node sticky_6)   --->   "%lost_3 = and i16 %add_ln191_3, i16 %B_7" [./bf16_accl.h:191]   --->   Operation 1775 'and' 'lost_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1776 [1/1] (1.10ns) (out node of the LUT)   --->   "%sticky_6 = icmp_ne  i16 %lost_3, i16 0" [./bf16_accl.h:192]   --->   Operation 1776 'icmp' 'sticky_6' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1777 [1/1] (0.00ns) (grouped into LUT with out node B_aln_11)   --->   "%sext_ln167_3cast = trunc i32 %sext_ln167_3" [./bf16_accl.h:193]   --->   Operation 1777 'trunc' 'sext_ln167_3cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1778 [1/1] (0.00ns) (grouped into LUT with out node B_aln_11)   --->   "%B_aln_10 = lshr i16 %B_7, i16 %sext_ln167_3cast" [./bf16_accl.h:193]   --->   Operation 1778 'lshr' 'B_aln_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1779 [1/1] (0.90ns) (out node of the LUT)   --->   "%B_aln_11 = select i1 %icmp_ln182_3, i16 %B_aln_9, i16 %B_aln_10" [./bf16_accl.h:182]   --->   Operation 1779 'select' 'B_aln_11' <Predicate = true> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1780 [1/1] (0.00ns)   --->   "%zext_ln181_3 = zext i16 %B_aln_11" [./bf16_accl.h:181]   --->   Operation 1780 'zext' 'zext_ln181_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1781 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_3)   --->   "%xor_ln182_3 = xor i1 %icmp_ln182_3, i1 1" [./bf16_accl.h:182]   --->   Operation 1781 'xor' 'xor_ln182_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1782 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_3)   --->   "%sticky_7 = and i1 %sticky_6, i1 %xor_ln182_3" [./bf16_accl.h:182]   --->   Operation 1782 'and' 'sticky_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1783 [1/1] (0.28ns)   --->   "%xor_ln200_3 = xor i1 %sa_3, i1 %sb_3" [./bf16_accl.h:200]   --->   Operation 1783 'xor' 'xor_ln200_3' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1784 [1/1] (0.85ns)   --->   "%M_24 = add i17 %zext_ln181_3, i17 %zext_ln178_11" [./bf16_accl.h:201]   --->   Operation 1784 'add' 'M_24' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1785 [1/1] (0.00ns) (grouped into LUT with out node M_28)   --->   "%zext_ln198_6 = zext i17 %M_24" [./bf16_accl.h:198]   --->   Operation 1785 'zext' 'zext_ln198_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1786 [1/1] (1.10ns)   --->   "%icmp_ln203_3 = icmp_ult  i16 %A_7, i16 %B_aln_11" [./bf16_accl.h:203]   --->   Operation 1786 'icmp' 'icmp_ln203_3' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1787 [1/1] (0.28ns)   --->   "%xor_ln203_3 = xor i1 %icmp_ln203_3, i1 1" [./bf16_accl.h:203]   --->   Operation 1787 'xor' 'xor_ln203_3' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1788 [1/1] (0.85ns)   --->   "%M_25 = sub i17 %zext_ln178_11, i17 %zext_ln181_3" [./bf16_accl.h:203]   --->   Operation 1788 'sub' 'M_25' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1789 [1/1] (0.85ns)   --->   "%M_26 = sub i17 %zext_ln181_3, i17 %zext_ln178_11" [./bf16_accl.h:204]   --->   Operation 1789 'sub' 'M_26' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1790 [1/1] (0.00ns) (grouped into LUT with out node M_28)   --->   "%M_27 = select i1 %xor_ln203_3, i17 %M_25, i17 %M_26" [./bf16_accl.h:203]   --->   Operation 1790 'select' 'M_27' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1791 [1/1] (0.00ns) (grouped into LUT with out node M_28)   --->   "%sext_ln203_3 = sext i17 %M_27" [./bf16_accl.h:203]   --->   Operation 1791 'sext' 'sext_ln203_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1792 [1/1] (0.00ns) (grouped into LUT with out node s_18)   --->   "%s_17 = select i1 %xor_ln203_3, i1 %sa_3, i1 %sb_3" [./bf16_accl.h:203]   --->   Operation 1792 'select' 's_17' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1793 [1/1] (0.35ns) (out node of the LUT)   --->   "%M_28 = select i1 %xor_ln200_3, i18 %sext_ln203_3, i18 %zext_ln198_6" [./bf16_accl.h:200]   --->   Operation 1793 'select' 'M_28' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1794 [1/1] (0.17ns) (out node of the LUT)   --->   "%s_18 = select i1 %xor_ln200_3, i1 %s_17, i1 %sb_3" [./bf16_accl.h:200]   --->   Operation 1794 'select' 's_18' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1795 [1/1] (1.08ns)   --->   "%icmp_ln207_3 = icmp_eq  i18 %M_28, i18 0" [./bf16_accl.h:207]   --->   Operation 1795 'icmp' 'icmp_ln207_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1796 [1/1] (0.00ns)   --->   "%tmp_48 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %M_28, i32 16, i32 17" [./bf16_accl.h:217]   --->   Operation 1796 'partselect' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1797 [1/1] (0.44ns)   --->   "%icmp_ln217_3 = icmp_ne  i2 %tmp_48, i2 0" [./bf16_accl.h:217]   --->   Operation 1797 'icmp' 'icmp_ln217_3' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1798 [1/1] (0.00ns)   --->   "%trunc_ln217_3 = partselect i17 @_ssdm_op_PartSelect.i17.i18.i32.i32, i18 %M_28, i32 1, i32 17" [./bf16_accl.h:217]   --->   Operation 1798 'partselect' 'trunc_ln217_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1799 [1/1] (0.00ns)   --->   "%sext_ln217_3 = sext i17 %trunc_ln217_3" [./bf16_accl.h:217]   --->   Operation 1799 'sext' 'sext_ln217_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1800 [1/1] (0.76ns)   --->   "%maxe_29 = add i9 %zext_ln178_9, i9 1" [./bf16_accl.h:217]   --->   Operation 1800 'add' 'maxe_29' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1801 [1/1] (0.39ns)   --->   "%maxe_30 = select i1 %icmp_ln217_3, i9 %maxe_29, i9 %zext_ln178_9" [./bf16_accl.h:217]   --->   Operation 1801 'select' 'maxe_30' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1802 [1/1] (0.00ns)   --->   "%zext_ln217_3 = zext i9 %maxe_30" [./bf16_accl.h:217]   --->   Operation 1802 'zext' 'zext_ln217_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1803 [1/1] (0.36ns)   --->   "%M_29 = select i1 %icmp_ln217_3, i18 %sext_ln217_3, i18 %M_28" [./bf16_accl.h:217]   --->   Operation 1803 'select' 'M_29' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1804 [1/1] (0.00ns)   --->   "%sext_ln198_3 = sext i18 %M_29" [./bf16_accl.h:198]   --->   Operation 1804 'sext' 'sext_ln198_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1805 [1/1] (0.00ns)   --->   "%zext_ln198_7 = zext i31 %sext_ln198_3" [./bf16_accl.h:198]   --->   Operation 1805 'zext' 'zext_ln198_7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1806 [1/1] (0.00ns) (grouped into LUT with out node M_31)   --->   "%trunc_ln198_6 = trunc i18 %M_29" [./bf16_accl.h:198]   --->   Operation 1806 'trunc' 'trunc_ln198_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1807 [1/1] (0.00ns)   --->   "%tmp_49 = partselect i3 @_ssdm_op_PartSelect.i3.i18.i32.i32, i18 %M_29, i32 15, i32 17" [./bf16_accl.h:220]   --->   Operation 1807 'partselect' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1808 [1/1] (0.58ns)   --->   "%icmp_ln220_6 = icmp_eq  i3 %tmp_49, i3 0" [./bf16_accl.h:220]   --->   Operation 1808 'icmp' 'icmp_ln220_6' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1809 [1/1] (0.88ns)   --->   "%icmp_ln220_7 = icmp_eq  i9 %maxe_30, i9 0" [./bf16_accl.h:220]   --->   Operation 1809 'icmp' 'icmp_ln220_7' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1810 [1/1] (0.00ns)   --->   "%tmp_63 = ctlz i32 @llvm.ctlz.i32, i32 %zext_ln198_7, i1 1" [./bf16_accl.h:20]   --->   Operation 1810 'ctlz' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1811 [1/1] (1.01ns)   --->   "%lz_6 = add i32 %tmp_63, i32 4294967280" [./bf16_accl.h:221]   --->   Operation 1811 'add' 'lz_6' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1812 [1/1] (0.99ns)   --->   "%icmp_ln222_3 = icmp_sgt  i32 %lz_6, i32 0" [./bf16_accl.h:222]   --->   Operation 1812 'icmp' 'icmp_ln222_3' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1813 [1/1] (0.00ns)   --->   "%zext_ln223_3 = zext i9 %maxe_30" [./bf16_accl.h:223]   --->   Operation 1813 'zext' 'zext_ln223_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1814 [1/1] (0.99ns)   --->   "%icmp_ln223_3 = icmp_slt  i32 %lz_6, i32 %zext_ln223_3" [./bf16_accl.h:223]   --->   Operation 1814 'icmp' 'icmp_ln223_3' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1815 [1/1] (0.00ns) (grouped into LUT with out node lz_7)   --->   "%xor_ln223_3 = xor i1 %icmp_ln223_3, i1 1" [./bf16_accl.h:223]   --->   Operation 1815 'xor' 'xor_ln223_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1816 [1/1] (0.44ns) (out node of the LUT)   --->   "%lz_7 = select i1 %xor_ln223_3, i32 %zext_ln223_3, i32 %lz_6" [./bf16_accl.h:223]   --->   Operation 1816 'select' 'lz_7' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1817 [1/1] (0.00ns) (grouped into LUT with out node M_31)   --->   "%M_30 = shl i32 %zext_ln198_7, i32 %lz_7" [./bf16_accl.h:224]   --->   Operation 1817 'shl' 'M_30' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1818 [1/1] (0.00ns) (grouped into LUT with out node M_31)   --->   "%trunc_ln198_7 = trunc i32 %M_30" [./bf16_accl.h:198]   --->   Operation 1818 'trunc' 'trunc_ln198_7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1819 [1/1] (0.00ns)   --->   "%trunc_ln225_3 = trunc i32 %lz_7" [./bf16_accl.h:225]   --->   Operation 1819 'trunc' 'trunc_ln225_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1820 [1/1] (0.85ns)   --->   "%maxe_31 = sub i16 %zext_ln217_3, i16 %trunc_ln225_3" [./bf16_accl.h:225]   --->   Operation 1820 'sub' 'maxe_31' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1821 [1/1] (0.00ns) (grouped into LUT with out node and_ln222_7)   --->   "%xor_ln220_3 = xor i1 %icmp_ln220_7, i1 1" [./bf16_accl.h:220]   --->   Operation 1821 'xor' 'xor_ln220_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1822 [1/1] (0.00ns) (grouped into LUT with out node and_ln222_7)   --->   "%and_ln222_6 = and i1 %icmp_ln222_3, i1 %xor_ln220_3" [./bf16_accl.h:222]   --->   Operation 1822 'and' 'and_ln222_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1823 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln222_7 = and i1 %and_ln222_6, i1 %icmp_ln220_6" [./bf16_accl.h:222]   --->   Operation 1823 'and' 'and_ln222_7' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1824 [1/1] (0.00ns) (grouped into LUT with out node maxe_33)   --->   "%maxe_32 = select i1 %and_ln222_7, i16 %maxe_31, i16 %zext_ln217_3" [./bf16_accl.h:222]   --->   Operation 1824 'select' 'maxe_32' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1825 [1/1] (0.00ns) (grouped into LUT with out node maxe_33)   --->   "%and_ln220_3 = and i1 %icmp_ln220_6, i1 %icmp_ln220_7" [./bf16_accl.h:220]   --->   Operation 1825 'and' 'and_ln220_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1826 [1/1] (0.35ns) (out node of the LUT)   --->   "%maxe_33 = select i1 %and_ln220_3, i16 0, i16 %maxe_32" [./bf16_accl.h:220]   --->   Operation 1826 'select' 'maxe_33' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1827 [1/1] (1.38ns) (out node of the LUT)   --->   "%M_31 = select i1 %and_ln222_7, i16 %trunc_ln198_7, i16 %trunc_ln198_6" [./bf16_accl.h:222]   --->   Operation 1827 'select' 'M_31' <Predicate = true> <Delay = 1.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1828 [1/1] (0.00ns) (grouped into LUT with out node round_up_12)   --->   "%round_up_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_31, i32 8" [./bf16_accl.h:230]   --->   Operation 1828 'bitselect' 'round_up_10' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1829 [1/1] (0.00ns)   --->   "%frac_keep_3 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %M_31, i32 8, i32 15" [./bf16_accl.h:230]   --->   Operation 1829 'partselect' 'frac_keep_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1830 [1/1] (0.00ns)   --->   "%trunc_ln231_3 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %M_31, i32 8, i32 14" [./bf16_accl.h:231]   --->   Operation 1830 'partselect' 'trunc_ln231_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1831 [1/1] (0.00ns)   --->   "%zext_ln231_3 = zext i8 %frac_keep_3" [./bf16_accl.h:231]   --->   Operation 1831 'zext' 'zext_ln231_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1832 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_3)   --->   "%tmp_24 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %sticky_7" [./bf16_accl.h:240]   --->   Operation 1832 'bitconcatenate' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1833 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_3)   --->   "%trunc_ln240_3 = trunc i16 %M_31" [./bf16_accl.h:240]   --->   Operation 1833 'trunc' 'trunc_ln240_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1834 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_3)   --->   "%or_ln240_36 = or i2 %trunc_ln240_3, i2 %tmp_24" [./bf16_accl.h:240]   --->   Operation 1834 'or' 'or_ln240_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1835 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_3)   --->   "%tmp_51 = partselect i5 @_ssdm_op_PartSelect.i5.i16.i32.i32, i16 %M_31, i32 2, i32 6" [./bf16_accl.h:240]   --->   Operation 1835 'partselect' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1836 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_3)   --->   "%or_ln240_3 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %tmp_51, i2 %or_ln240_36" [./bf16_accl.h:240]   --->   Operation 1836 'bitconcatenate' 'or_ln240_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1837 [1/1] (0.81ns) (out node of the LUT)   --->   "%icmp_ln240_3 = icmp_ne  i7 %or_ln240_3, i7 0" [./bf16_accl.h:240]   --->   Operation 1837 'icmp' 'icmp_ln240_3' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1838 [1/1] (0.00ns) (grouped into LUT with out node round_up_12)   --->   "%round_up_11 = or i1 %icmp_ln240_3, i1 %round_up_10" [./bf16_accl.h:240]   --->   Operation 1838 'or' 'round_up_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1839 [1/1] (0.00ns) (grouped into LUT with out node round_up_12)   --->   "%tmp_52 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_31, i32 7" [./bf16_accl.h:244]   --->   Operation 1839 'bitselect' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1840 [1/1] (0.28ns) (out node of the LUT)   --->   "%round_up_12 = and i1 %round_up_11, i1 %tmp_52" [./bf16_accl.h:244]   --->   Operation 1840 'and' 'round_up_12' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1841 [1/1] (0.00ns)   --->   "%zext_ln238_3 = zext i1 %round_up_12" [./bf16_accl.h:238]   --->   Operation 1841 'zext' 'zext_ln238_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1842 [1/1] (0.00ns)   --->   "%zext_ln244_6 = zext i1 %round_up_12" [./bf16_accl.h:244]   --->   Operation 1842 'zext' 'zext_ln244_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1843 [1/1] (0.00ns)   --->   "%zext_ln244_7 = zext i1 %round_up_12" [./bf16_accl.h:244]   --->   Operation 1843 'zext' 'zext_ln244_7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1844 [1/1] (0.76ns)   --->   "%rounded_3 = add i9 %zext_ln238_3, i9 %zext_ln231_3" [./bf16_accl.h:244]   --->   Operation 1844 'add' 'rounded_3' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1845 [1/1] (0.76ns)   --->   "%add_ln244_4 = add i8 %zext_ln244_7, i8 %frac_keep_3" [./bf16_accl.h:244]   --->   Operation 1845 'add' 'add_ln244_4' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1846 [1/1] (0.00ns)   --->   "%tmp_53 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %rounded_3, i32 8" [./bf16_accl.h:247]   --->   Operation 1846 'bitselect' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1847 [1/1] (0.85ns)   --->   "%maxe_34 = add i16 %maxe_33, i16 1" [./bf16_accl.h:247]   --->   Operation 1847 'add' 'maxe_34' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1848 [1/1] (0.35ns)   --->   "%maxe_35 = select i1 %tmp_53, i16 %maxe_34, i16 %maxe_33" [./bf16_accl.h:247]   --->   Operation 1848 'select' 'maxe_35' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1849 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_7)   --->   "%trunc_ln247_3 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %add_ln244_4, i32 1, i32 7" [./bf16_accl.h:247]   --->   Operation 1849 'partselect' 'trunc_ln247_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1850 [1/1] (0.77ns)   --->   "%add_ln247_6 = add i7 %zext_ln244_6, i7 %trunc_ln231_3" [./bf16_accl.h:247]   --->   Operation 1850 'add' 'add_ln247_6' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1851 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_7)   --->   "%m7_3 = select i1 %tmp_53, i7 %trunc_ln247_3, i7 %add_ln247_6" [./bf16_accl.h:247]   --->   Operation 1851 'select' 'm7_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1852 [1/1] (1.10ns)   --->   "%icmp_ln250_3 = icmp_ugt  i16 %maxe_35, i16 254" [./bf16_accl.h:250]   --->   Operation 1852 'icmp' 'icmp_ln250_3' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1853 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_3)   --->   "%shl_ln23_6 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i15, i1 %s_18, i15 0" [./bf16_accl.h:23]   --->   Operation 1853 'bitconcatenate' 'shl_ln23_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1854 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_3)   --->   "%or_ln23_6 = or i16 %shl_ln23_6, i16 32640" [./bf16_accl.h:23]   --->   Operation 1854 'or' 'or_ln23_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1855 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_7)   --->   "%shl_ln23_5 = shl i16 %maxe_35, i16 7" [./bf16_accl.h:23]   --->   Operation 1855 'shl' 'shl_ln23_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1856 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_7)   --->   "%tmp20 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i8.i7, i1 %s_18, i8 0, i7 %m7_3" [./bf16_accl.h:23]   --->   Operation 1856 'bitconcatenate' 'tmp20' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1857 [1/1] (0.36ns) (out node of the LUT)   --->   "%or_ln23_7 = or i16 %tmp20, i16 %shl_ln23_5" [./bf16_accl.h:23]   --->   Operation 1857 'or' 'or_ln23_7' <Predicate = true> <Delay = 0.36> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1858 [1/1] (0.28ns)   --->   "%or_ln142_35 = or i1 %icmp_ln134_3, i1 %or_ln142_3" [./bf16_accl.h:142]   --->   Operation 1858 'or' 'or_ln142_35' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1859 [1/1] (0.28ns)   --->   "%or_ln145_40 = or i1 %or_ln142_35, i1 %icmp_ln145_3" [./bf16_accl.h:145]   --->   Operation 1859 'or' 'or_ln145_40' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1860 [1/1] (0.00ns) (grouped into LUT with out node select_ln172_3)   --->   "%xor_ln145_3 = xor i1 %or_ln145_40, i1 1" [./bf16_accl.h:145]   --->   Operation 1860 'xor' 'xor_ln145_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1861 [1/1] (0.00ns) (grouped into LUT with out node select_ln172_3)   --->   "%and_ln172_3 = and i1 %icmp_ln172_3, i1 %xor_ln145_3" [./bf16_accl.h:172]   --->   Operation 1861 'and' 'and_ln172_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1862 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln172_3 = select i1 %and_ln172_3, i16 %select_ln174_3, i16 %or_ln23_7" [./bf16_accl.h:172]   --->   Operation 1862 'select' 'select_ln172_3' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1863 [1/1] (0.28ns)   --->   "%or_ln172_3 = or i1 %or_ln145_40, i1 %icmp_ln172_3" [./bf16_accl.h:172]   --->   Operation 1863 'or' 'or_ln172_3' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1864 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_3)   --->   "%or_ln207_3 = or i1 %or_ln172_3, i1 %icmp_ln207_3" [./bf16_accl.h:207]   --->   Operation 1864 'or' 'or_ln207_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1865 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_3)   --->   "%xor_ln207_3 = xor i1 %or_ln207_3, i1 1" [./bf16_accl.h:207]   --->   Operation 1865 'xor' 'xor_ln207_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1866 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_3)   --->   "%and_ln250_3 = and i1 %icmp_ln250_3, i1 %xor_ln207_3" [./bf16_accl.h:250]   --->   Operation 1866 'and' 'and_ln250_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1867 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln250_3 = select i1 %and_ln250_3, i16 %or_ln23_6, i16 %select_ln172_3" [./bf16_accl.h:250]   --->   Operation 1867 'select' 'select_ln250_3' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1868 [1/1] (0.00ns) (grouped into LUT with out node select_ln135_3)   --->   "%and_ln135_6 = and i1 %icmp_ln134_3, i1 %icmp_ln135_3" [./bf16_accl.h:135]   --->   Operation 1868 'and' 'and_ln135_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1869 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln135_3 = select i1 %and_ln135_6, i16 %select_ln138_3, i16 %select_ln250_3" [./bf16_accl.h:135]   --->   Operation 1869 'select' 'select_ln135_3' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1870 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_3)   --->   "%xor_ln135_3 = xor i1 %icmp_ln135_3, i1 1" [./bf16_accl.h:135]   --->   Operation 1870 'xor' 'xor_ln135_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1871 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_3)   --->   "%and_ln135_7 = and i1 %icmp_ln134_3, i1 %xor_ln135_3" [./bf16_accl.h:135]   --->   Operation 1871 'and' 'and_ln135_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1872 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_3)   --->   "%xor_ln142_3 = xor i1 %or_ln142_35, i1 1" [./bf16_accl.h:142]   --->   Operation 1872 'xor' 'xor_ln142_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1873 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_3)   --->   "%and_ln145_3 = and i1 %icmp_ln145_3, i1 %xor_ln142_3" [./bf16_accl.h:145]   --->   Operation 1873 'and' 'and_ln145_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1874 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_3)   --->   "%or_ln145_41 = or i1 %and_ln135_7, i1 %and_ln145_3" [./bf16_accl.h:145]   --->   Operation 1874 'or' 'or_ln145_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1875 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln145_3 = select i1 %or_ln145_41, i16 %a_bits_assign_3_load, i16 %select_ln135_3" [./bf16_accl.h:145]   --->   Operation 1875 'select' 'select_ln145_3' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1876 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_3)   --->   "%xor_ln134_3 = xor i1 %icmp_ln134_3, i1 1" [./bf16_accl.h:134]   --->   Operation 1876 'xor' 'xor_ln134_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1877 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_3)   --->   "%and_ln142_3 = and i1 %or_ln142_3, i1 %xor_ln134_3" [./bf16_accl.h:142]   --->   Operation 1877 'and' 'and_ln142_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1878 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_3)   --->   "%select_ln142_3 = select i1 %and_ln142_3, i16 %e_b_3, i16 %select_ln145_3" [./bf16_accl.h:142]   --->   Operation 1878 'select' 'select_ln142_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1879 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_3)   --->   "%xor_ln172_3 = xor i1 %or_ln172_3, i1 1" [./bf16_accl.h:172]   --->   Operation 1879 'xor' 'xor_ln172_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1880 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_3)   --->   "%and_ln207_3 = and i1 %icmp_ln207_3, i1 %xor_ln172_3" [./bf16_accl.h:207]   --->   Operation 1880 'and' 'and_ln207_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1881 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln207_3 = select i1 %and_ln207_3, i16 0, i16 %select_ln142_3" [./bf16_accl.h:207]   --->   Operation 1881 'select' 'select_ln207_3' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1882 [1/1] (0.00ns)   --->   "%tmp_54 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_assign_4_load, i32 15" [./bf16_accl.h:127]   --->   Operation 1882 'bitselect' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1883 [1/1] (0.00ns)   --->   "%ea_4 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %a_bits_assign_4_load, i32 7, i32 14" [./bf16_accl.h:128]   --->   Operation 1883 'partselect' 'ea_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1884 [1/1] (0.00ns)   --->   "%zext_ln129_8 = zext i7 %ma_4" [./bf16_accl.h:129]   --->   Operation 1884 'zext' 'zext_ln129_8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1885 [1/1] (0.84ns)   --->   "%icmp_ln134_4 = icmp_eq  i8 %ea_4, i8 255" [./bf16_accl.h:134]   --->   Operation 1885 'icmp' 'icmp_ln134_4' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1886 [1/1] (0.81ns)   --->   "%icmp_ln135_4 = icmp_eq  i7 %ma_4, i7 0" [./bf16_accl.h:135]   --->   Operation 1886 'icmp' 'icmp_ln135_4' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1887 [1/1] (0.84ns)   --->   "%icmp_ln142_4 = icmp_eq  i8 %eb_4, i8 255" [./bf16_accl.h:142]   --->   Operation 1887 'icmp' 'icmp_ln142_4' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1888 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144_4)   --->   "%trunc_ln144_4 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %a_bits_assign_4_load, i32 7, i32 13" [./bf16_accl.h:144]   --->   Operation 1888 'partselect' 'trunc_ln144_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1889 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144_4)   --->   "%or_ln144_34 = or i7 %trunc_ln144_4, i7 %ma_4" [./bf16_accl.h:144]   --->   Operation 1889 'or' 'or_ln144_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1890 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144_4)   --->   "%tmp_56 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_assign_4_load, i32 14" [./bf16_accl.h:144]   --->   Operation 1890 'bitselect' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1891 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144_4)   --->   "%or_ln144_4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_56, i7 %or_ln144_34" [./bf16_accl.h:144]   --->   Operation 1891 'bitconcatenate' 'or_ln144_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1892 [1/1] (0.84ns) (out node of the LUT)   --->   "%icmp_ln144_4 = icmp_eq  i8 %or_ln144_4, i8 0" [./bf16_accl.h:144]   --->   Operation 1892 'icmp' 'icmp_ln144_4' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1893 [1/1] (0.28ns)   --->   "%or_ln142_4 = or i1 %icmp_ln142_4, i1 %icmp_ln144_4" [./bf16_accl.h:142]   --->   Operation 1893 'or' 'or_ln142_4' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1894 [1/1] (0.00ns) (grouped into LUT with out node select_ln138_4)   --->   "%xor_ln138_4 = xor i1 %tmp_54, i1 %tmp_55" [./bf16_accl.h:138]   --->   Operation 1894 'xor' 'xor_ln138_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1895 [1/1] (0.00ns) (grouped into LUT with out node select_ln138_4)   --->   "%and_ln138_8 = and i1 %icmp_ln138_4, i1 %xor_ln138_4" [./bf16_accl.h:138]   --->   Operation 1895 'and' 'and_ln138_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1896 [1/1] (0.00ns) (grouped into LUT with out node select_ln138_4)   --->   "%and_ln138_9 = and i1 %and_ln138_8, i1 %icmp_ln142_4" [./bf16_accl.h:138]   --->   Operation 1896 'and' 'and_ln138_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1897 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln138_4 = select i1 %and_ln138_9, i16 32641, i16 %a_bits_assign_4_load" [./bf16_accl.h:138]   --->   Operation 1897 'select' 'select_ln138_4' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1898 [1/1] (0.84ns)   --->   "%icmp_ln158_8 = icmp_ne  i8 %ea_4, i8 0" [./bf16_accl.h:158]   --->   Operation 1898 'icmp' 'icmp_ln158_8' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1899 [1/1] (0.00ns)   --->   "%or_ln158_8 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %ma_4" [./bf16_accl.h:158]   --->   Operation 1899 'bitconcatenate' 'or_ln158_8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1900 [1/1] (0.39ns)   --->   "%select_ln158_8 = select i1 %icmp_ln158_8, i8 %or_ln158_8, i8 %zext_ln129_8" [./bf16_accl.h:158]   --->   Operation 1900 'select' 'select_ln158_8' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1901 [1/1] (0.00ns)   --->   "%A_8 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln158_8, i8 0" [./bf16_accl.h:159]   --->   Operation 1901 'bitconcatenate' 'A_8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1902 [1/1] (0.00ns)   --->   "%B_8 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln158_9, i8 0" [./bf16_accl.h:159]   --->   Operation 1902 'bitconcatenate' 'B_8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1903 [1/1] (0.84ns)   --->   "%icmp_ln162_4 = icmp_eq  i8 %ea_4, i8 0" [./bf16_accl.h:162]   --->   Operation 1903 'icmp' 'icmp_ln162_4' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1904 [1/1] (0.39ns)   --->   "%ea1_4 = select i1 %icmp_ln162_4, i8 1, i8 %ea_4" [./bf16_accl.h:162]   --->   Operation 1904 'select' 'ea1_4' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1905 [1/1] (0.84ns)   --->   "%icmp_ln166_4 = icmp_ult  i8 %ea1_4, i8 %eb1_4" [./bf16_accl.h:166]   --->   Operation 1905 'icmp' 'icmp_ln166_4' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1906 [1/1] (0.28ns)   --->   "%xor_ln166_4 = xor i1 %icmp_ln166_4, i1 1" [./bf16_accl.h:166]   --->   Operation 1906 'xor' 'xor_ln166_4' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1907 [1/1] (0.00ns) (grouped into LUT with out node maxe_37)   --->   "%maxe_36 = select i1 %xor_ln166_4, i8 %ea_4, i8 %eb_4" [./bf16_accl.h:166]   --->   Operation 1907 'select' 'maxe_36' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1908 [1/1] (0.00ns)   --->   "%zext_ln167_8 = zext i8 %ea1_4" [./bf16_accl.h:167]   --->   Operation 1908 'zext' 'zext_ln167_8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1909 [1/1] (0.00ns)   --->   "%zext_ln167_9 = zext i8 %eb1_4" [./bf16_accl.h:167]   --->   Operation 1909 'zext' 'zext_ln167_9' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1910 [1/1] (0.76ns)   --->   "%sub_ln167_8 = sub i9 %zext_ln167_8, i9 %zext_ln167_9" [./bf16_accl.h:167]   --->   Operation 1910 'sub' 'sub_ln167_8' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1911 [1/1] (0.76ns)   --->   "%sub_ln167_9 = sub i9 %zext_ln167_9, i9 %zext_ln167_8" [./bf16_accl.h:167]   --->   Operation 1911 'sub' 'sub_ln167_9' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1912 [1/1] (0.39ns)   --->   "%diff_4 = select i1 %xor_ln166_4, i9 %sub_ln167_8, i9 %sub_ln167_9" [./bf16_accl.h:167]   --->   Operation 1912 'select' 'diff_4' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1913 [1/1] (0.00ns)   --->   "%sext_ln167_4 = sext i9 %diff_4" [./bf16_accl.h:167]   --->   Operation 1913 'sext' 'sext_ln167_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1914 [1/1] (0.88ns)   --->   "%icmp_ln172_4 = icmp_sgt  i9 %diff_4, i9 11" [./bf16_accl.h:172]   --->   Operation 1914 'icmp' 'icmp_ln172_4' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1915 [1/1] (0.00ns) (grouped into LUT with out node select_ln172_4)   --->   "%select_ln174_4 = select i1 %xor_ln166_4, i16 %a_bits_assign_4_load, i16 %e_b_4" [./bf16_accl.h:174]   --->   Operation 1915 'select' 'select_ln174_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1916 [1/1] (0.84ns)   --->   "%icmp_ln178_4 = icmp_ult  i8 %ea1_4, i8 %eb1_4" [./bf16_accl.h:178]   --->   Operation 1916 'icmp' 'icmp_ln178_4' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1917 [1/1] (0.39ns) (out node of the LUT)   --->   "%maxe_37 = select i1 %icmp_ln178_4, i8 %eb_4, i8 %maxe_36" [./bf16_accl.h:178]   --->   Operation 1917 'select' 'maxe_37' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1918 [1/1] (0.00ns)   --->   "%zext_ln178_12 = zext i8 %maxe_37" [./bf16_accl.h:178]   --->   Operation 1918 'zext' 'zext_ln178_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1919 [1/1] (0.35ns)   --->   "%B_9 = select i1 %icmp_ln178_4, i16 %A_8, i16 %B_8" [./bf16_accl.h:178]   --->   Operation 1919 'select' 'B_9' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1920 [1/1] (0.35ns)   --->   "%A_9 = select i1 %icmp_ln178_4, i16 %B_8, i16 %A_8" [./bf16_accl.h:178]   --->   Operation 1920 'select' 'A_9' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1921 [1/1] (0.00ns)   --->   "%zext_ln178_14 = zext i16 %A_9" [./bf16_accl.h:178]   --->   Operation 1921 'zext' 'zext_ln178_14' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1922 [1/1] (0.17ns)   --->   "%sb_4 = select i1 %icmp_ln178_4, i1 %tmp_54, i1 %tmp_55" [./bf16_accl.h:178]   --->   Operation 1922 'select' 'sb_4' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1923 [1/1] (0.17ns)   --->   "%sa_4 = select i1 %icmp_ln178_4, i1 %tmp_55, i1 %tmp_54" [./bf16_accl.h:178]   --->   Operation 1923 'select' 'sa_4' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1924 [1/1] (0.00ns)   --->   "%tmp_58 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %diff_4, i32 1, i32 8" [./bf16_accl.h:182]   --->   Operation 1924 'partselect' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1925 [1/1] (0.84ns)   --->   "%icmp_ln182_4 = icmp_slt  i8 %tmp_58, i8 1" [./bf16_accl.h:182]   --->   Operation 1925 'icmp' 'icmp_ln182_4' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1926 [1/1] (0.88ns)   --->   "%icmp_ln184_4 = icmp_eq  i9 %diff_4, i9 0" [./bf16_accl.h:184]   --->   Operation 1926 'icmp' 'icmp_ln184_4' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1927 [1/1] (0.00ns) (grouped into LUT with out node B_aln_14)   --->   "%lshr_ln184_4 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %B_9, i32 1, i32 15" [./bf16_accl.h:184]   --->   Operation 1927 'partselect' 'lshr_ln184_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1928 [1/1] (0.00ns) (grouped into LUT with out node B_aln_14)   --->   "%zext_ln184_4 = zext i15 %lshr_ln184_4" [./bf16_accl.h:184]   --->   Operation 1928 'zext' 'zext_ln184_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1929 [1/1] (0.00ns) (grouped into LUT with out node B_aln_14)   --->   "%B_aln_12 = select i1 %icmp_ln184_4, i16 %B_9, i16 %zext_ln184_4" [./bf16_accl.h:184]   --->   Operation 1929 'select' 'B_aln_12' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1930 [1/1] (0.00ns) (grouped into LUT with out node add_ln191_4)   --->   "%shl_ln191_4 = shl i32 1, i32 %sext_ln167_4" [./bf16_accl.h:191]   --->   Operation 1930 'shl' 'shl_ln191_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1931 [1/1] (0.00ns) (grouped into LUT with out node add_ln191_4)   --->   "%trunc_ln191_4 = trunc i32 %shl_ln191_4" [./bf16_accl.h:191]   --->   Operation 1931 'trunc' 'trunc_ln191_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1932 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln191_4 = add i16 %trunc_ln191_4, i16 65535" [./bf16_accl.h:191]   --->   Operation 1932 'add' 'add_ln191_4' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1933 [1/1] (0.00ns) (grouped into LUT with out node sticky_8)   --->   "%lost_4 = and i16 %add_ln191_4, i16 %B_9" [./bf16_accl.h:191]   --->   Operation 1933 'and' 'lost_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1934 [1/1] (1.10ns) (out node of the LUT)   --->   "%sticky_8 = icmp_ne  i16 %lost_4, i16 0" [./bf16_accl.h:192]   --->   Operation 1934 'icmp' 'sticky_8' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1935 [1/1] (0.00ns) (grouped into LUT with out node B_aln_14)   --->   "%sext_ln167_4cast = trunc i32 %sext_ln167_4" [./bf16_accl.h:193]   --->   Operation 1935 'trunc' 'sext_ln167_4cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1936 [1/1] (0.00ns) (grouped into LUT with out node B_aln_14)   --->   "%B_aln_13 = lshr i16 %B_9, i16 %sext_ln167_4cast" [./bf16_accl.h:193]   --->   Operation 1936 'lshr' 'B_aln_13' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1937 [1/1] (0.90ns) (out node of the LUT)   --->   "%B_aln_14 = select i1 %icmp_ln182_4, i16 %B_aln_12, i16 %B_aln_13" [./bf16_accl.h:182]   --->   Operation 1937 'select' 'B_aln_14' <Predicate = true> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1938 [1/1] (0.00ns)   --->   "%zext_ln181_4 = zext i16 %B_aln_14" [./bf16_accl.h:181]   --->   Operation 1938 'zext' 'zext_ln181_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1939 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_4)   --->   "%xor_ln182_4 = xor i1 %icmp_ln182_4, i1 1" [./bf16_accl.h:182]   --->   Operation 1939 'xor' 'xor_ln182_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1940 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_4)   --->   "%sticky_9 = and i1 %sticky_8, i1 %xor_ln182_4" [./bf16_accl.h:182]   --->   Operation 1940 'and' 'sticky_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1941 [1/1] (0.28ns)   --->   "%xor_ln200_4 = xor i1 %sa_4, i1 %sb_4" [./bf16_accl.h:200]   --->   Operation 1941 'xor' 'xor_ln200_4' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1942 [1/1] (0.85ns)   --->   "%M_32 = add i17 %zext_ln181_4, i17 %zext_ln178_14" [./bf16_accl.h:201]   --->   Operation 1942 'add' 'M_32' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1943 [1/1] (0.00ns) (grouped into LUT with out node M_36)   --->   "%zext_ln198_8 = zext i17 %M_32" [./bf16_accl.h:198]   --->   Operation 1943 'zext' 'zext_ln198_8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1944 [1/1] (1.10ns)   --->   "%icmp_ln203_4 = icmp_ult  i16 %A_9, i16 %B_aln_14" [./bf16_accl.h:203]   --->   Operation 1944 'icmp' 'icmp_ln203_4' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1945 [1/1] (0.28ns)   --->   "%xor_ln203_4 = xor i1 %icmp_ln203_4, i1 1" [./bf16_accl.h:203]   --->   Operation 1945 'xor' 'xor_ln203_4' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1946 [1/1] (0.85ns)   --->   "%M_33 = sub i17 %zext_ln178_14, i17 %zext_ln181_4" [./bf16_accl.h:203]   --->   Operation 1946 'sub' 'M_33' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1947 [1/1] (0.85ns)   --->   "%M_34 = sub i17 %zext_ln181_4, i17 %zext_ln178_14" [./bf16_accl.h:204]   --->   Operation 1947 'sub' 'M_34' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1948 [1/1] (0.00ns) (grouped into LUT with out node M_36)   --->   "%M_35 = select i1 %xor_ln203_4, i17 %M_33, i17 %M_34" [./bf16_accl.h:203]   --->   Operation 1948 'select' 'M_35' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1949 [1/1] (0.00ns) (grouped into LUT with out node M_36)   --->   "%sext_ln203_4 = sext i17 %M_35" [./bf16_accl.h:203]   --->   Operation 1949 'sext' 'sext_ln203_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1950 [1/1] (0.00ns) (grouped into LUT with out node s)   --->   "%s_21 = select i1 %xor_ln203_4, i1 %sa_4, i1 %sb_4" [./bf16_accl.h:203]   --->   Operation 1950 'select' 's_21' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1951 [1/1] (0.35ns) (out node of the LUT)   --->   "%M_36 = select i1 %xor_ln200_4, i18 %sext_ln203_4, i18 %zext_ln198_8" [./bf16_accl.h:200]   --->   Operation 1951 'select' 'M_36' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1952 [1/1] (0.17ns) (out node of the LUT)   --->   "%s = select i1 %xor_ln200_4, i1 %s_21, i1 %sb_4" [./bf16_accl.h:200]   --->   Operation 1952 'select' 's' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1953 [1/1] (1.08ns)   --->   "%icmp_ln207_4 = icmp_eq  i18 %M_36, i18 0" [./bf16_accl.h:207]   --->   Operation 1953 'icmp' 'icmp_ln207_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1954 [1/1] (0.00ns)   --->   "%tmp_59 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %M_36, i32 16, i32 17" [./bf16_accl.h:217]   --->   Operation 1954 'partselect' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1955 [1/1] (0.44ns)   --->   "%icmp_ln217_4 = icmp_ne  i2 %tmp_59, i2 0" [./bf16_accl.h:217]   --->   Operation 1955 'icmp' 'icmp_ln217_4' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1956 [1/1] (0.00ns)   --->   "%trunc_ln217_4 = partselect i17 @_ssdm_op_PartSelect.i17.i18.i32.i32, i18 %M_36, i32 1, i32 17" [./bf16_accl.h:217]   --->   Operation 1956 'partselect' 'trunc_ln217_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1957 [1/1] (0.00ns)   --->   "%sext_ln217_4 = sext i17 %trunc_ln217_4" [./bf16_accl.h:217]   --->   Operation 1957 'sext' 'sext_ln217_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1958 [1/1] (0.76ns)   --->   "%maxe_38 = add i9 %zext_ln178_12, i9 1" [./bf16_accl.h:217]   --->   Operation 1958 'add' 'maxe_38' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1959 [1/1] (0.39ns)   --->   "%maxe_39 = select i1 %icmp_ln217_4, i9 %maxe_38, i9 %zext_ln178_12" [./bf16_accl.h:217]   --->   Operation 1959 'select' 'maxe_39' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1960 [1/1] (0.00ns)   --->   "%zext_ln217_4 = zext i9 %maxe_39" [./bf16_accl.h:217]   --->   Operation 1960 'zext' 'zext_ln217_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1961 [1/1] (0.36ns)   --->   "%M_37 = select i1 %icmp_ln217_4, i18 %sext_ln217_4, i18 %M_36" [./bf16_accl.h:217]   --->   Operation 1961 'select' 'M_37' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1962 [1/1] (0.00ns)   --->   "%sext_ln198_4 = sext i18 %M_37" [./bf16_accl.h:198]   --->   Operation 1962 'sext' 'sext_ln198_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1963 [1/1] (0.00ns)   --->   "%zext_ln198_9 = zext i31 %sext_ln198_4" [./bf16_accl.h:198]   --->   Operation 1963 'zext' 'zext_ln198_9' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1964 [1/1] (0.00ns) (grouped into LUT with out node M_39)   --->   "%trunc_ln198_8 = trunc i18 %M_37" [./bf16_accl.h:198]   --->   Operation 1964 'trunc' 'trunc_ln198_8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1965 [1/1] (0.00ns)   --->   "%tmp_60 = partselect i3 @_ssdm_op_PartSelect.i3.i18.i32.i32, i18 %M_37, i32 15, i32 17" [./bf16_accl.h:220]   --->   Operation 1965 'partselect' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1966 [1/1] (0.58ns)   --->   "%icmp_ln220_8 = icmp_eq  i3 %tmp_60, i3 0" [./bf16_accl.h:220]   --->   Operation 1966 'icmp' 'icmp_ln220_8' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1967 [1/1] (0.88ns)   --->   "%icmp_ln220_9 = icmp_eq  i9 %maxe_39, i9 0" [./bf16_accl.h:220]   --->   Operation 1967 'icmp' 'icmp_ln220_9' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1968 [1/1] (0.00ns)   --->   "%tmp_64 = ctlz i32 @llvm.ctlz.i32, i32 %zext_ln198_9, i1 1" [./bf16_accl.h:20]   --->   Operation 1968 'ctlz' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1969 [1/1] (1.01ns)   --->   "%lz_8 = add i32 %tmp_64, i32 4294967280" [./bf16_accl.h:221]   --->   Operation 1969 'add' 'lz_8' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1970 [1/1] (0.99ns)   --->   "%icmp_ln222_4 = icmp_sgt  i32 %lz_8, i32 0" [./bf16_accl.h:222]   --->   Operation 1970 'icmp' 'icmp_ln222_4' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1971 [1/1] (0.00ns)   --->   "%zext_ln223_4 = zext i9 %maxe_39" [./bf16_accl.h:223]   --->   Operation 1971 'zext' 'zext_ln223_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1972 [1/1] (0.99ns)   --->   "%icmp_ln223_4 = icmp_slt  i32 %lz_8, i32 %zext_ln223_4" [./bf16_accl.h:223]   --->   Operation 1972 'icmp' 'icmp_ln223_4' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1973 [1/1] (0.00ns) (grouped into LUT with out node lz_9)   --->   "%xor_ln223_4 = xor i1 %icmp_ln223_4, i1 1" [./bf16_accl.h:223]   --->   Operation 1973 'xor' 'xor_ln223_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1974 [1/1] (0.44ns) (out node of the LUT)   --->   "%lz_9 = select i1 %xor_ln223_4, i32 %zext_ln223_4, i32 %lz_8" [./bf16_accl.h:223]   --->   Operation 1974 'select' 'lz_9' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1975 [1/1] (0.00ns) (grouped into LUT with out node M_39)   --->   "%M_38 = shl i32 %zext_ln198_9, i32 %lz_9" [./bf16_accl.h:224]   --->   Operation 1975 'shl' 'M_38' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1976 [1/1] (0.00ns) (grouped into LUT with out node M_39)   --->   "%trunc_ln198_9 = trunc i32 %M_38" [./bf16_accl.h:198]   --->   Operation 1976 'trunc' 'trunc_ln198_9' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1977 [1/1] (0.00ns)   --->   "%trunc_ln225_4 = trunc i32 %lz_9" [./bf16_accl.h:225]   --->   Operation 1977 'trunc' 'trunc_ln225_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1978 [1/1] (0.85ns)   --->   "%maxe_40 = sub i16 %zext_ln217_4, i16 %trunc_ln225_4" [./bf16_accl.h:225]   --->   Operation 1978 'sub' 'maxe_40' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1979 [1/1] (0.00ns) (grouped into LUT with out node and_ln222_9)   --->   "%xor_ln220_4 = xor i1 %icmp_ln220_9, i1 1" [./bf16_accl.h:220]   --->   Operation 1979 'xor' 'xor_ln220_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1980 [1/1] (0.00ns) (grouped into LUT with out node and_ln222_9)   --->   "%and_ln222_8 = and i1 %icmp_ln222_4, i1 %xor_ln220_4" [./bf16_accl.h:222]   --->   Operation 1980 'and' 'and_ln222_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1981 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln222_9 = and i1 %and_ln222_8, i1 %icmp_ln220_8" [./bf16_accl.h:222]   --->   Operation 1981 'and' 'and_ln222_9' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1982 [1/1] (0.00ns) (grouped into LUT with out node maxe_42)   --->   "%maxe_41 = select i1 %and_ln222_9, i16 %maxe_40, i16 %zext_ln217_4" [./bf16_accl.h:222]   --->   Operation 1982 'select' 'maxe_41' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1983 [1/1] (0.00ns) (grouped into LUT with out node maxe_42)   --->   "%and_ln220_4 = and i1 %icmp_ln220_8, i1 %icmp_ln220_9" [./bf16_accl.h:220]   --->   Operation 1983 'and' 'and_ln220_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1984 [1/1] (0.35ns) (out node of the LUT)   --->   "%maxe_42 = select i1 %and_ln220_4, i16 0, i16 %maxe_41" [./bf16_accl.h:220]   --->   Operation 1984 'select' 'maxe_42' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1985 [1/1] (1.38ns) (out node of the LUT)   --->   "%M_39 = select i1 %and_ln222_9, i16 %trunc_ln198_9, i16 %trunc_ln198_8" [./bf16_accl.h:222]   --->   Operation 1985 'select' 'M_39' <Predicate = true> <Delay = 1.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1986 [1/1] (0.00ns) (grouped into LUT with out node round_up_15)   --->   "%round_up_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_39, i32 8" [./bf16_accl.h:230]   --->   Operation 1986 'bitselect' 'round_up_13' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1987 [1/1] (0.00ns)   --->   "%frac_keep_4 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %M_39, i32 8, i32 15" [./bf16_accl.h:230]   --->   Operation 1987 'partselect' 'frac_keep_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1988 [1/1] (0.00ns)   --->   "%trunc_ln231_4 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %M_39, i32 8, i32 14" [./bf16_accl.h:231]   --->   Operation 1988 'partselect' 'trunc_ln231_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1989 [1/1] (0.00ns)   --->   "%zext_ln231_4 = zext i8 %frac_keep_4" [./bf16_accl.h:231]   --->   Operation 1989 'zext' 'zext_ln231_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1990 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_4)   --->   "%tmp_30 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %sticky_9" [./bf16_accl.h:240]   --->   Operation 1990 'bitconcatenate' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1991 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_4)   --->   "%trunc_ln240_4 = trunc i16 %M_39" [./bf16_accl.h:240]   --->   Operation 1991 'trunc' 'trunc_ln240_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1992 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_4)   --->   "%or_ln240_38 = or i2 %trunc_ln240_4, i2 %tmp_30" [./bf16_accl.h:240]   --->   Operation 1992 'or' 'or_ln240_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1993 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_4)   --->   "%tmp_93 = partselect i5 @_ssdm_op_PartSelect.i5.i16.i32.i32, i16 %M_39, i32 2, i32 6" [./bf16_accl.h:240]   --->   Operation 1993 'partselect' 'tmp_93' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1994 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_4)   --->   "%or_ln240_4 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %tmp_93, i2 %or_ln240_38" [./bf16_accl.h:240]   --->   Operation 1994 'bitconcatenate' 'or_ln240_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1995 [1/1] (0.81ns) (out node of the LUT)   --->   "%icmp_ln240_4 = icmp_ne  i7 %or_ln240_4, i7 0" [./bf16_accl.h:240]   --->   Operation 1995 'icmp' 'icmp_ln240_4' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1996 [1/1] (0.00ns) (grouped into LUT with out node round_up_15)   --->   "%round_up_14 = or i1 %icmp_ln240_4, i1 %round_up_13" [./bf16_accl.h:240]   --->   Operation 1996 'or' 'round_up_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1997 [1/1] (0.00ns) (grouped into LUT with out node round_up_15)   --->   "%tmp_94 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_39, i32 7" [./bf16_accl.h:244]   --->   Operation 1997 'bitselect' 'tmp_94' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1998 [1/1] (0.28ns) (out node of the LUT)   --->   "%round_up_15 = and i1 %round_up_14, i1 %tmp_94" [./bf16_accl.h:244]   --->   Operation 1998 'and' 'round_up_15' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1999 [1/1] (0.00ns)   --->   "%zext_ln238_4 = zext i1 %round_up_15" [./bf16_accl.h:238]   --->   Operation 1999 'zext' 'zext_ln238_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2000 [1/1] (0.00ns)   --->   "%zext_ln244_8 = zext i1 %round_up_15" [./bf16_accl.h:244]   --->   Operation 2000 'zext' 'zext_ln244_8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2001 [1/1] (0.00ns)   --->   "%zext_ln244_9 = zext i1 %round_up_15" [./bf16_accl.h:244]   --->   Operation 2001 'zext' 'zext_ln244_9' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2002 [1/1] (0.76ns)   --->   "%rounded_4 = add i9 %zext_ln238_4, i9 %zext_ln231_4" [./bf16_accl.h:244]   --->   Operation 2002 'add' 'rounded_4' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2003 [1/1] (0.76ns)   --->   "%add_ln244_5 = add i8 %zext_ln244_9, i8 %frac_keep_4" [./bf16_accl.h:244]   --->   Operation 2003 'add' 'add_ln244_5' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2004 [1/1] (0.00ns)   --->   "%tmp_96 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %rounded_4, i32 8" [./bf16_accl.h:247]   --->   Operation 2004 'bitselect' 'tmp_96' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2005 [1/1] (0.85ns)   --->   "%maxe_43 = add i16 %maxe_42, i16 1" [./bf16_accl.h:247]   --->   Operation 2005 'add' 'maxe_43' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2006 [1/1] (0.35ns)   --->   "%maxe_44 = select i1 %tmp_96, i16 %maxe_43, i16 %maxe_42" [./bf16_accl.h:247]   --->   Operation 2006 'select' 'maxe_44' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2007 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_9)   --->   "%trunc_ln247_4 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %add_ln244_5, i32 1, i32 7" [./bf16_accl.h:247]   --->   Operation 2007 'partselect' 'trunc_ln247_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2008 [1/1] (0.77ns)   --->   "%add_ln247_8 = add i7 %zext_ln244_8, i7 %trunc_ln231_4" [./bf16_accl.h:247]   --->   Operation 2008 'add' 'add_ln247_8' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2009 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_9)   --->   "%m7_4 = select i1 %tmp_96, i7 %trunc_ln247_4, i7 %add_ln247_8" [./bf16_accl.h:247]   --->   Operation 2009 'select' 'm7_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2010 [1/1] (1.10ns)   --->   "%icmp_ln250_4 = icmp_ugt  i16 %maxe_44, i16 254" [./bf16_accl.h:250]   --->   Operation 2010 'icmp' 'icmp_ln250_4' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2011 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_4)   --->   "%shl_ln23_8 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i15, i1 %s, i15 0" [./bf16_accl.h:23]   --->   Operation 2011 'bitconcatenate' 'shl_ln23_8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2012 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_4)   --->   "%or_ln23_8 = or i16 %shl_ln23_8, i16 32640" [./bf16_accl.h:23]   --->   Operation 2012 'or' 'or_ln23_8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2013 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_9)   --->   "%shl_ln23_7 = shl i16 %maxe_44, i16 7" [./bf16_accl.h:23]   --->   Operation 2013 'shl' 'shl_ln23_7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2014 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_9)   --->   "%tmp26 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i8.i7, i1 %s, i8 0, i7 %m7_4" [./bf16_accl.h:23]   --->   Operation 2014 'bitconcatenate' 'tmp26' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2015 [1/1] (0.36ns) (out node of the LUT)   --->   "%or_ln23_9 = or i16 %tmp26, i16 %shl_ln23_7" [./bf16_accl.h:23]   --->   Operation 2015 'or' 'or_ln23_9' <Predicate = true> <Delay = 0.36> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2016 [1/1] (0.28ns)   --->   "%or_ln142_36 = or i1 %icmp_ln134_4, i1 %or_ln142_4" [./bf16_accl.h:142]   --->   Operation 2016 'or' 'or_ln142_36' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2017 [1/1] (0.28ns)   --->   "%or_ln145_43 = or i1 %or_ln142_36, i1 %icmp_ln145_4" [./bf16_accl.h:145]   --->   Operation 2017 'or' 'or_ln145_43' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2018 [1/1] (0.00ns) (grouped into LUT with out node select_ln172_4)   --->   "%xor_ln145_4 = xor i1 %or_ln145_43, i1 1" [./bf16_accl.h:145]   --->   Operation 2018 'xor' 'xor_ln145_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2019 [1/1] (0.00ns) (grouped into LUT with out node select_ln172_4)   --->   "%and_ln172_4 = and i1 %icmp_ln172_4, i1 %xor_ln145_4" [./bf16_accl.h:172]   --->   Operation 2019 'and' 'and_ln172_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2020 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln172_4 = select i1 %and_ln172_4, i16 %select_ln174_4, i16 %or_ln23_9" [./bf16_accl.h:172]   --->   Operation 2020 'select' 'select_ln172_4' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2021 [1/1] (0.28ns)   --->   "%or_ln172_4 = or i1 %or_ln145_43, i1 %icmp_ln172_4" [./bf16_accl.h:172]   --->   Operation 2021 'or' 'or_ln172_4' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2022 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_4)   --->   "%or_ln207_4 = or i1 %or_ln172_4, i1 %icmp_ln207_4" [./bf16_accl.h:207]   --->   Operation 2022 'or' 'or_ln207_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2023 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_4)   --->   "%xor_ln207_4 = xor i1 %or_ln207_4, i1 1" [./bf16_accl.h:207]   --->   Operation 2023 'xor' 'xor_ln207_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2024 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_4)   --->   "%and_ln250_4 = and i1 %icmp_ln250_4, i1 %xor_ln207_4" [./bf16_accl.h:250]   --->   Operation 2024 'and' 'and_ln250_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2025 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln250_4 = select i1 %and_ln250_4, i16 %or_ln23_8, i16 %select_ln172_4" [./bf16_accl.h:250]   --->   Operation 2025 'select' 'select_ln250_4' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2026 [1/1] (0.00ns) (grouped into LUT with out node select_ln135_4)   --->   "%and_ln135_8 = and i1 %icmp_ln134_4, i1 %icmp_ln135_4" [./bf16_accl.h:135]   --->   Operation 2026 'and' 'and_ln135_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2027 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln135_4 = select i1 %and_ln135_8, i16 %select_ln138_4, i16 %select_ln250_4" [./bf16_accl.h:135]   --->   Operation 2027 'select' 'select_ln135_4' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2028 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_4)   --->   "%xor_ln135_4 = xor i1 %icmp_ln135_4, i1 1" [./bf16_accl.h:135]   --->   Operation 2028 'xor' 'xor_ln135_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2029 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_4)   --->   "%and_ln135_9 = and i1 %icmp_ln134_4, i1 %xor_ln135_4" [./bf16_accl.h:135]   --->   Operation 2029 'and' 'and_ln135_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2030 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_4)   --->   "%xor_ln142_4 = xor i1 %or_ln142_36, i1 1" [./bf16_accl.h:142]   --->   Operation 2030 'xor' 'xor_ln142_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2031 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_4)   --->   "%and_ln145_4 = and i1 %icmp_ln145_4, i1 %xor_ln142_4" [./bf16_accl.h:145]   --->   Operation 2031 'and' 'and_ln145_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2032 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_4)   --->   "%or_ln145_44 = or i1 %and_ln135_9, i1 %and_ln145_4" [./bf16_accl.h:145]   --->   Operation 2032 'or' 'or_ln145_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2033 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln145_4 = select i1 %or_ln145_44, i16 %a_bits_assign_4_load, i16 %select_ln135_4" [./bf16_accl.h:145]   --->   Operation 2033 'select' 'select_ln145_4' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2034 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_4)   --->   "%xor_ln134_4 = xor i1 %icmp_ln134_4, i1 1" [./bf16_accl.h:134]   --->   Operation 2034 'xor' 'xor_ln134_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2035 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_4)   --->   "%and_ln142_4 = and i1 %or_ln142_4, i1 %xor_ln134_4" [./bf16_accl.h:142]   --->   Operation 2035 'and' 'and_ln142_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2036 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_4)   --->   "%select_ln142_4 = select i1 %and_ln142_4, i16 %e_b_4, i16 %select_ln145_4" [./bf16_accl.h:142]   --->   Operation 2036 'select' 'select_ln142_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2037 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_4)   --->   "%xor_ln172_4 = xor i1 %or_ln172_4, i1 1" [./bf16_accl.h:172]   --->   Operation 2037 'xor' 'xor_ln172_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2038 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_4)   --->   "%and_ln207_4 = and i1 %icmp_ln207_4, i1 %xor_ln172_4" [./bf16_accl.h:207]   --->   Operation 2038 'and' 'and_ln207_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2039 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln207_4 = select i1 %and_ln207_4, i16 0, i16 %select_ln142_4" [./bf16_accl.h:207]   --->   Operation 2039 'select' 'select_ln207_4' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2040 [1/1] (0.00ns)   --->   "%tmp_97 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_assign_5_load, i32 15" [./bf16_accl.h:127]   --->   Operation 2040 'bitselect' 'tmp_97' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2041 [1/1] (0.00ns)   --->   "%ea_5 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %a_bits_assign_5_load, i32 7, i32 14" [./bf16_accl.h:128]   --->   Operation 2041 'partselect' 'ea_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2042 [1/1] (0.00ns)   --->   "%zext_ln129_10 = zext i7 %ma_5" [./bf16_accl.h:129]   --->   Operation 2042 'zext' 'zext_ln129_10' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2043 [1/1] (0.84ns)   --->   "%icmp_ln134_5 = icmp_eq  i8 %ea_5, i8 255" [./bf16_accl.h:134]   --->   Operation 2043 'icmp' 'icmp_ln134_5' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2044 [1/1] (0.81ns)   --->   "%icmp_ln135_5 = icmp_eq  i7 %ma_5, i7 0" [./bf16_accl.h:135]   --->   Operation 2044 'icmp' 'icmp_ln135_5' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2045 [1/1] (0.84ns)   --->   "%icmp_ln142_5 = icmp_eq  i8 %eb_5, i8 255" [./bf16_accl.h:142]   --->   Operation 2045 'icmp' 'icmp_ln142_5' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2046 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144_5)   --->   "%trunc_ln144_5 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %a_bits_assign_5_load, i32 7, i32 13" [./bf16_accl.h:144]   --->   Operation 2046 'partselect' 'trunc_ln144_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2047 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144_5)   --->   "%or_ln144_35 = or i7 %trunc_ln144_5, i7 %ma_5" [./bf16_accl.h:144]   --->   Operation 2047 'or' 'or_ln144_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2048 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144_5)   --->   "%tmp_99 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_assign_5_load, i32 14" [./bf16_accl.h:144]   --->   Operation 2048 'bitselect' 'tmp_99' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2049 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144_5)   --->   "%or_ln144_5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_99, i7 %or_ln144_35" [./bf16_accl.h:144]   --->   Operation 2049 'bitconcatenate' 'or_ln144_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2050 [1/1] (0.84ns) (out node of the LUT)   --->   "%icmp_ln144_5 = icmp_eq  i8 %or_ln144_5, i8 0" [./bf16_accl.h:144]   --->   Operation 2050 'icmp' 'icmp_ln144_5' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2051 [1/1] (0.28ns)   --->   "%or_ln142_5 = or i1 %icmp_ln142_5, i1 %icmp_ln144_5" [./bf16_accl.h:142]   --->   Operation 2051 'or' 'or_ln142_5' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2052 [1/1] (0.00ns) (grouped into LUT with out node select_ln138_5)   --->   "%xor_ln138_5 = xor i1 %tmp_97, i1 %tmp_98" [./bf16_accl.h:138]   --->   Operation 2052 'xor' 'xor_ln138_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2053 [1/1] (0.00ns) (grouped into LUT with out node select_ln138_5)   --->   "%and_ln138_10 = and i1 %icmp_ln138_5, i1 %xor_ln138_5" [./bf16_accl.h:138]   --->   Operation 2053 'and' 'and_ln138_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2054 [1/1] (0.00ns) (grouped into LUT with out node select_ln138_5)   --->   "%and_ln138_11 = and i1 %and_ln138_10, i1 %icmp_ln142_5" [./bf16_accl.h:138]   --->   Operation 2054 'and' 'and_ln138_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2055 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln138_5 = select i1 %and_ln138_11, i16 32641, i16 %a_bits_assign_5_load" [./bf16_accl.h:138]   --->   Operation 2055 'select' 'select_ln138_5' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2056 [1/1] (0.84ns)   --->   "%icmp_ln158_10 = icmp_ne  i8 %ea_5, i8 0" [./bf16_accl.h:158]   --->   Operation 2056 'icmp' 'icmp_ln158_10' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2057 [1/1] (0.00ns)   --->   "%or_ln158_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %ma_5" [./bf16_accl.h:158]   --->   Operation 2057 'bitconcatenate' 'or_ln158_s' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2058 [1/1] (0.39ns)   --->   "%select_ln158_10 = select i1 %icmp_ln158_10, i8 %or_ln158_s, i8 %zext_ln129_10" [./bf16_accl.h:158]   --->   Operation 2058 'select' 'select_ln158_10' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2059 [1/1] (0.00ns)   --->   "%A_10 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln158_10, i8 0" [./bf16_accl.h:159]   --->   Operation 2059 'bitconcatenate' 'A_10' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2060 [1/1] (0.00ns)   --->   "%B_10 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln158_11, i8 0" [./bf16_accl.h:159]   --->   Operation 2060 'bitconcatenate' 'B_10' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2061 [1/1] (0.84ns)   --->   "%icmp_ln162_5 = icmp_eq  i8 %ea_5, i8 0" [./bf16_accl.h:162]   --->   Operation 2061 'icmp' 'icmp_ln162_5' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2062 [1/1] (0.39ns)   --->   "%ea1_5 = select i1 %icmp_ln162_5, i8 1, i8 %ea_5" [./bf16_accl.h:162]   --->   Operation 2062 'select' 'ea1_5' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2063 [1/1] (0.84ns)   --->   "%icmp_ln166_5 = icmp_ult  i8 %ea1_5, i8 %eb1_5" [./bf16_accl.h:166]   --->   Operation 2063 'icmp' 'icmp_ln166_5' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2064 [1/1] (0.28ns)   --->   "%xor_ln166_5 = xor i1 %icmp_ln166_5, i1 1" [./bf16_accl.h:166]   --->   Operation 2064 'xor' 'xor_ln166_5' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2065 [1/1] (0.00ns) (grouped into LUT with out node maxe_46)   --->   "%maxe_45 = select i1 %xor_ln166_5, i8 %ea_5, i8 %eb_5" [./bf16_accl.h:166]   --->   Operation 2065 'select' 'maxe_45' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2066 [1/1] (0.00ns)   --->   "%zext_ln167_10 = zext i8 %ea1_5" [./bf16_accl.h:167]   --->   Operation 2066 'zext' 'zext_ln167_10' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2067 [1/1] (0.00ns)   --->   "%zext_ln167_11 = zext i8 %eb1_5" [./bf16_accl.h:167]   --->   Operation 2067 'zext' 'zext_ln167_11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2068 [1/1] (0.76ns)   --->   "%sub_ln167_10 = sub i9 %zext_ln167_10, i9 %zext_ln167_11" [./bf16_accl.h:167]   --->   Operation 2068 'sub' 'sub_ln167_10' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2069 [1/1] (0.76ns)   --->   "%sub_ln167_11 = sub i9 %zext_ln167_11, i9 %zext_ln167_10" [./bf16_accl.h:167]   --->   Operation 2069 'sub' 'sub_ln167_11' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2070 [1/1] (0.39ns)   --->   "%diff_5 = select i1 %xor_ln166_5, i9 %sub_ln167_10, i9 %sub_ln167_11" [./bf16_accl.h:167]   --->   Operation 2070 'select' 'diff_5' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2071 [1/1] (0.00ns)   --->   "%sext_ln167_5 = sext i9 %diff_5" [./bf16_accl.h:167]   --->   Operation 2071 'sext' 'sext_ln167_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2072 [1/1] (0.88ns)   --->   "%icmp_ln172_5 = icmp_sgt  i9 %diff_5, i9 11" [./bf16_accl.h:172]   --->   Operation 2072 'icmp' 'icmp_ln172_5' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2073 [1/1] (0.00ns) (grouped into LUT with out node select_ln172_5)   --->   "%select_ln174_5 = select i1 %xor_ln166_5, i16 %a_bits_assign_5_load, i16 %e_b_5" [./bf16_accl.h:174]   --->   Operation 2073 'select' 'select_ln174_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2074 [1/1] (0.84ns)   --->   "%icmp_ln178_5 = icmp_ult  i8 %ea1_5, i8 %eb1_5" [./bf16_accl.h:178]   --->   Operation 2074 'icmp' 'icmp_ln178_5' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2075 [1/1] (0.39ns) (out node of the LUT)   --->   "%maxe_46 = select i1 %icmp_ln178_5, i8 %eb_5, i8 %maxe_45" [./bf16_accl.h:178]   --->   Operation 2075 'select' 'maxe_46' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2076 [1/1] (0.00ns)   --->   "%zext_ln178_15 = zext i8 %maxe_46" [./bf16_accl.h:178]   --->   Operation 2076 'zext' 'zext_ln178_15' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2077 [1/1] (0.35ns)   --->   "%B_11 = select i1 %icmp_ln178_5, i16 %A_10, i16 %B_10" [./bf16_accl.h:178]   --->   Operation 2077 'select' 'B_11' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2078 [1/1] (0.35ns)   --->   "%A_11 = select i1 %icmp_ln178_5, i16 %B_10, i16 %A_10" [./bf16_accl.h:178]   --->   Operation 2078 'select' 'A_11' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2079 [1/1] (0.00ns)   --->   "%zext_ln178_17 = zext i16 %A_11" [./bf16_accl.h:178]   --->   Operation 2079 'zext' 'zext_ln178_17' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2080 [1/1] (0.17ns)   --->   "%sb_5 = select i1 %icmp_ln178_5, i1 %tmp_97, i1 %tmp_98" [./bf16_accl.h:178]   --->   Operation 2080 'select' 'sb_5' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2081 [1/1] (0.17ns)   --->   "%sa_5 = select i1 %icmp_ln178_5, i1 %tmp_98, i1 %tmp_97" [./bf16_accl.h:178]   --->   Operation 2081 'select' 'sa_5' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2082 [1/1] (0.00ns)   --->   "%tmp_102 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %diff_5, i32 1, i32 8" [./bf16_accl.h:182]   --->   Operation 2082 'partselect' 'tmp_102' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2083 [1/1] (0.84ns)   --->   "%icmp_ln182_5 = icmp_slt  i8 %tmp_102, i8 1" [./bf16_accl.h:182]   --->   Operation 2083 'icmp' 'icmp_ln182_5' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2084 [1/1] (0.88ns)   --->   "%icmp_ln184_5 = icmp_eq  i9 %diff_5, i9 0" [./bf16_accl.h:184]   --->   Operation 2084 'icmp' 'icmp_ln184_5' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2085 [1/1] (0.00ns) (grouped into LUT with out node B_aln_17)   --->   "%lshr_ln184_5 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %B_11, i32 1, i32 15" [./bf16_accl.h:184]   --->   Operation 2085 'partselect' 'lshr_ln184_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2086 [1/1] (0.00ns) (grouped into LUT with out node B_aln_17)   --->   "%zext_ln184_5 = zext i15 %lshr_ln184_5" [./bf16_accl.h:184]   --->   Operation 2086 'zext' 'zext_ln184_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2087 [1/1] (0.00ns) (grouped into LUT with out node B_aln_17)   --->   "%B_aln_15 = select i1 %icmp_ln184_5, i16 %B_11, i16 %zext_ln184_5" [./bf16_accl.h:184]   --->   Operation 2087 'select' 'B_aln_15' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2088 [1/1] (0.00ns) (grouped into LUT with out node add_ln191_5)   --->   "%shl_ln191_5 = shl i32 1, i32 %sext_ln167_5" [./bf16_accl.h:191]   --->   Operation 2088 'shl' 'shl_ln191_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2089 [1/1] (0.00ns) (grouped into LUT with out node add_ln191_5)   --->   "%trunc_ln191_5 = trunc i32 %shl_ln191_5" [./bf16_accl.h:191]   --->   Operation 2089 'trunc' 'trunc_ln191_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2090 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln191_5 = add i16 %trunc_ln191_5, i16 65535" [./bf16_accl.h:191]   --->   Operation 2090 'add' 'add_ln191_5' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2091 [1/1] (0.00ns) (grouped into LUT with out node sticky_10)   --->   "%lost_5 = and i16 %add_ln191_5, i16 %B_11" [./bf16_accl.h:191]   --->   Operation 2091 'and' 'lost_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2092 [1/1] (1.10ns) (out node of the LUT)   --->   "%sticky_10 = icmp_ne  i16 %lost_5, i16 0" [./bf16_accl.h:192]   --->   Operation 2092 'icmp' 'sticky_10' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2093 [1/1] (0.00ns) (grouped into LUT with out node B_aln_17)   --->   "%sext_ln167_5cast = trunc i32 %sext_ln167_5" [./bf16_accl.h:193]   --->   Operation 2093 'trunc' 'sext_ln167_5cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2094 [1/1] (0.00ns) (grouped into LUT with out node B_aln_17)   --->   "%B_aln_16 = lshr i16 %B_11, i16 %sext_ln167_5cast" [./bf16_accl.h:193]   --->   Operation 2094 'lshr' 'B_aln_16' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2095 [1/1] (0.90ns) (out node of the LUT)   --->   "%B_aln_17 = select i1 %icmp_ln182_5, i16 %B_aln_15, i16 %B_aln_16" [./bf16_accl.h:182]   --->   Operation 2095 'select' 'B_aln_17' <Predicate = true> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2096 [1/1] (0.00ns)   --->   "%zext_ln181_5 = zext i16 %B_aln_17" [./bf16_accl.h:181]   --->   Operation 2096 'zext' 'zext_ln181_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2097 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_5)   --->   "%xor_ln182_5 = xor i1 %icmp_ln182_5, i1 1" [./bf16_accl.h:182]   --->   Operation 2097 'xor' 'xor_ln182_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2098 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_5)   --->   "%sticky_11 = and i1 %sticky_10, i1 %xor_ln182_5" [./bf16_accl.h:182]   --->   Operation 2098 'and' 'sticky_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2099 [1/1] (0.28ns)   --->   "%xor_ln200_5 = xor i1 %sa_5, i1 %sb_5" [./bf16_accl.h:200]   --->   Operation 2099 'xor' 'xor_ln200_5' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2100 [1/1] (0.85ns)   --->   "%M_40 = add i17 %zext_ln181_5, i17 %zext_ln178_17" [./bf16_accl.h:201]   --->   Operation 2100 'add' 'M_40' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2101 [1/1] (0.00ns) (grouped into LUT with out node M_44)   --->   "%zext_ln198_10 = zext i17 %M_40" [./bf16_accl.h:198]   --->   Operation 2101 'zext' 'zext_ln198_10' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2102 [1/1] (1.10ns)   --->   "%icmp_ln203_5 = icmp_ult  i16 %A_11, i16 %B_aln_17" [./bf16_accl.h:203]   --->   Operation 2102 'icmp' 'icmp_ln203_5' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2103 [1/1] (0.28ns)   --->   "%xor_ln203_5 = xor i1 %icmp_ln203_5, i1 1" [./bf16_accl.h:203]   --->   Operation 2103 'xor' 'xor_ln203_5' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2104 [1/1] (0.85ns)   --->   "%M_41 = sub i17 %zext_ln178_17, i17 %zext_ln181_5" [./bf16_accl.h:203]   --->   Operation 2104 'sub' 'M_41' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2105 [1/1] (0.85ns)   --->   "%M_42 = sub i17 %zext_ln181_5, i17 %zext_ln178_17" [./bf16_accl.h:204]   --->   Operation 2105 'sub' 'M_42' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2106 [1/1] (0.00ns) (grouped into LUT with out node M_44)   --->   "%M_43 = select i1 %xor_ln203_5, i17 %M_41, i17 %M_42" [./bf16_accl.h:203]   --->   Operation 2106 'select' 'M_43' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2107 [1/1] (0.00ns) (grouped into LUT with out node M_44)   --->   "%sext_ln203_5 = sext i17 %M_43" [./bf16_accl.h:203]   --->   Operation 2107 'sext' 'sext_ln203_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2108 [1/1] (0.00ns) (grouped into LUT with out node s_25)   --->   "%s_24 = select i1 %xor_ln203_5, i1 %sa_5, i1 %sb_5" [./bf16_accl.h:203]   --->   Operation 2108 'select' 's_24' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2109 [1/1] (0.35ns) (out node of the LUT)   --->   "%M_44 = select i1 %xor_ln200_5, i18 %sext_ln203_5, i18 %zext_ln198_10" [./bf16_accl.h:200]   --->   Operation 2109 'select' 'M_44' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2110 [1/1] (0.17ns) (out node of the LUT)   --->   "%s_25 = select i1 %xor_ln200_5, i1 %s_24, i1 %sb_5" [./bf16_accl.h:200]   --->   Operation 2110 'select' 's_25' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2111 [1/1] (1.08ns)   --->   "%icmp_ln207_5 = icmp_eq  i18 %M_44, i18 0" [./bf16_accl.h:207]   --->   Operation 2111 'icmp' 'icmp_ln207_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2112 [1/1] (0.00ns)   --->   "%tmp_103 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %M_44, i32 16, i32 17" [./bf16_accl.h:217]   --->   Operation 2112 'partselect' 'tmp_103' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2113 [1/1] (0.44ns)   --->   "%icmp_ln217_5 = icmp_ne  i2 %tmp_103, i2 0" [./bf16_accl.h:217]   --->   Operation 2113 'icmp' 'icmp_ln217_5' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2114 [1/1] (0.00ns)   --->   "%trunc_ln217_5 = partselect i17 @_ssdm_op_PartSelect.i17.i18.i32.i32, i18 %M_44, i32 1, i32 17" [./bf16_accl.h:217]   --->   Operation 2114 'partselect' 'trunc_ln217_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2115 [1/1] (0.00ns)   --->   "%sext_ln217_5 = sext i17 %trunc_ln217_5" [./bf16_accl.h:217]   --->   Operation 2115 'sext' 'sext_ln217_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2116 [1/1] (0.76ns)   --->   "%maxe_47 = add i9 %zext_ln178_15, i9 1" [./bf16_accl.h:217]   --->   Operation 2116 'add' 'maxe_47' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2117 [1/1] (0.39ns)   --->   "%maxe_48 = select i1 %icmp_ln217_5, i9 %maxe_47, i9 %zext_ln178_15" [./bf16_accl.h:217]   --->   Operation 2117 'select' 'maxe_48' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2118 [1/1] (0.00ns)   --->   "%zext_ln217_5 = zext i9 %maxe_48" [./bf16_accl.h:217]   --->   Operation 2118 'zext' 'zext_ln217_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2119 [1/1] (0.36ns)   --->   "%M_45 = select i1 %icmp_ln217_5, i18 %sext_ln217_5, i18 %M_44" [./bf16_accl.h:217]   --->   Operation 2119 'select' 'M_45' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2120 [1/1] (0.00ns)   --->   "%sext_ln198_5 = sext i18 %M_45" [./bf16_accl.h:198]   --->   Operation 2120 'sext' 'sext_ln198_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2121 [1/1] (0.00ns)   --->   "%zext_ln198_11 = zext i31 %sext_ln198_5" [./bf16_accl.h:198]   --->   Operation 2121 'zext' 'zext_ln198_11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2122 [1/1] (0.00ns) (grouped into LUT with out node M_47)   --->   "%trunc_ln198_10 = trunc i18 %M_45" [./bf16_accl.h:198]   --->   Operation 2122 'trunc' 'trunc_ln198_10' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2123 [1/1] (0.00ns)   --->   "%tmp_104 = partselect i3 @_ssdm_op_PartSelect.i3.i18.i32.i32, i18 %M_45, i32 15, i32 17" [./bf16_accl.h:220]   --->   Operation 2123 'partselect' 'tmp_104' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2124 [1/1] (0.58ns)   --->   "%icmp_ln220_10 = icmp_eq  i3 %tmp_104, i3 0" [./bf16_accl.h:220]   --->   Operation 2124 'icmp' 'icmp_ln220_10' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2125 [1/1] (0.88ns)   --->   "%icmp_ln220_11 = icmp_eq  i9 %maxe_48, i9 0" [./bf16_accl.h:220]   --->   Operation 2125 'icmp' 'icmp_ln220_11' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2126 [1/1] (0.00ns)   --->   "%tmp_65 = ctlz i32 @llvm.ctlz.i32, i32 %zext_ln198_11, i1 1" [./bf16_accl.h:20]   --->   Operation 2126 'ctlz' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2127 [1/1] (1.01ns)   --->   "%lz_10 = add i32 %tmp_65, i32 4294967280" [./bf16_accl.h:221]   --->   Operation 2127 'add' 'lz_10' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2128 [1/1] (0.99ns)   --->   "%icmp_ln222_5 = icmp_sgt  i32 %lz_10, i32 0" [./bf16_accl.h:222]   --->   Operation 2128 'icmp' 'icmp_ln222_5' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2129 [1/1] (0.00ns)   --->   "%zext_ln223_5 = zext i9 %maxe_48" [./bf16_accl.h:223]   --->   Operation 2129 'zext' 'zext_ln223_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2130 [1/1] (0.99ns)   --->   "%icmp_ln223_5 = icmp_slt  i32 %lz_10, i32 %zext_ln223_5" [./bf16_accl.h:223]   --->   Operation 2130 'icmp' 'icmp_ln223_5' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2131 [1/1] (0.00ns) (grouped into LUT with out node lz_11)   --->   "%xor_ln223_5 = xor i1 %icmp_ln223_5, i1 1" [./bf16_accl.h:223]   --->   Operation 2131 'xor' 'xor_ln223_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2132 [1/1] (0.44ns) (out node of the LUT)   --->   "%lz_11 = select i1 %xor_ln223_5, i32 %zext_ln223_5, i32 %lz_10" [./bf16_accl.h:223]   --->   Operation 2132 'select' 'lz_11' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2133 [1/1] (0.00ns) (grouped into LUT with out node M_47)   --->   "%M_46 = shl i32 %zext_ln198_11, i32 %lz_11" [./bf16_accl.h:224]   --->   Operation 2133 'shl' 'M_46' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2134 [1/1] (0.00ns) (grouped into LUT with out node M_47)   --->   "%trunc_ln198_11 = trunc i32 %M_46" [./bf16_accl.h:198]   --->   Operation 2134 'trunc' 'trunc_ln198_11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2135 [1/1] (0.00ns)   --->   "%trunc_ln225_5 = trunc i32 %lz_11" [./bf16_accl.h:225]   --->   Operation 2135 'trunc' 'trunc_ln225_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2136 [1/1] (0.85ns)   --->   "%maxe_49 = sub i16 %zext_ln217_5, i16 %trunc_ln225_5" [./bf16_accl.h:225]   --->   Operation 2136 'sub' 'maxe_49' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2137 [1/1] (0.00ns) (grouped into LUT with out node and_ln222_11)   --->   "%xor_ln220_5 = xor i1 %icmp_ln220_11, i1 1" [./bf16_accl.h:220]   --->   Operation 2137 'xor' 'xor_ln220_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2138 [1/1] (0.00ns) (grouped into LUT with out node and_ln222_11)   --->   "%and_ln222_10 = and i1 %icmp_ln222_5, i1 %xor_ln220_5" [./bf16_accl.h:222]   --->   Operation 2138 'and' 'and_ln222_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2139 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln222_11 = and i1 %and_ln222_10, i1 %icmp_ln220_10" [./bf16_accl.h:222]   --->   Operation 2139 'and' 'and_ln222_11' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2140 [1/1] (0.00ns) (grouped into LUT with out node maxe_51)   --->   "%maxe_50 = select i1 %and_ln222_11, i16 %maxe_49, i16 %zext_ln217_5" [./bf16_accl.h:222]   --->   Operation 2140 'select' 'maxe_50' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2141 [1/1] (0.00ns) (grouped into LUT with out node maxe_51)   --->   "%and_ln220_5 = and i1 %icmp_ln220_10, i1 %icmp_ln220_11" [./bf16_accl.h:220]   --->   Operation 2141 'and' 'and_ln220_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2142 [1/1] (0.35ns) (out node of the LUT)   --->   "%maxe_51 = select i1 %and_ln220_5, i16 0, i16 %maxe_50" [./bf16_accl.h:220]   --->   Operation 2142 'select' 'maxe_51' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2143 [1/1] (1.38ns) (out node of the LUT)   --->   "%M_47 = select i1 %and_ln222_11, i16 %trunc_ln198_11, i16 %trunc_ln198_10" [./bf16_accl.h:222]   --->   Operation 2143 'select' 'M_47' <Predicate = true> <Delay = 1.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2144 [1/1] (0.00ns) (grouped into LUT with out node round_up_18)   --->   "%round_up_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_47, i32 8" [./bf16_accl.h:230]   --->   Operation 2144 'bitselect' 'round_up_16' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2145 [1/1] (0.00ns)   --->   "%frac_keep_5 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %M_47, i32 8, i32 15" [./bf16_accl.h:230]   --->   Operation 2145 'partselect' 'frac_keep_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2146 [1/1] (0.00ns)   --->   "%trunc_ln231_5 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %M_47, i32 8, i32 14" [./bf16_accl.h:231]   --->   Operation 2146 'partselect' 'trunc_ln231_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2147 [1/1] (0.00ns)   --->   "%zext_ln231_5 = zext i8 %frac_keep_5" [./bf16_accl.h:231]   --->   Operation 2147 'zext' 'zext_ln231_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2148 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_5)   --->   "%tmp_66 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %sticky_11" [./bf16_accl.h:240]   --->   Operation 2148 'bitconcatenate' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2149 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_5)   --->   "%trunc_ln240_5 = trunc i16 %M_47" [./bf16_accl.h:240]   --->   Operation 2149 'trunc' 'trunc_ln240_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2150 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_5)   --->   "%or_ln240_40 = or i2 %trunc_ln240_5, i2 %tmp_66" [./bf16_accl.h:240]   --->   Operation 2150 'or' 'or_ln240_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2151 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_5)   --->   "%tmp_107 = partselect i5 @_ssdm_op_PartSelect.i5.i16.i32.i32, i16 %M_47, i32 2, i32 6" [./bf16_accl.h:240]   --->   Operation 2151 'partselect' 'tmp_107' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2152 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_5)   --->   "%or_ln240_5 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %tmp_107, i2 %or_ln240_40" [./bf16_accl.h:240]   --->   Operation 2152 'bitconcatenate' 'or_ln240_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2153 [1/1] (0.81ns) (out node of the LUT)   --->   "%icmp_ln240_5 = icmp_ne  i7 %or_ln240_5, i7 0" [./bf16_accl.h:240]   --->   Operation 2153 'icmp' 'icmp_ln240_5' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2154 [1/1] (0.00ns) (grouped into LUT with out node round_up_18)   --->   "%round_up_17 = or i1 %icmp_ln240_5, i1 %round_up_16" [./bf16_accl.h:240]   --->   Operation 2154 'or' 'round_up_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2155 [1/1] (0.00ns) (grouped into LUT with out node round_up_18)   --->   "%tmp_108 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_47, i32 7" [./bf16_accl.h:244]   --->   Operation 2155 'bitselect' 'tmp_108' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2156 [1/1] (0.28ns) (out node of the LUT)   --->   "%round_up_18 = and i1 %round_up_17, i1 %tmp_108" [./bf16_accl.h:244]   --->   Operation 2156 'and' 'round_up_18' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2157 [1/1] (0.00ns)   --->   "%zext_ln238_5 = zext i1 %round_up_18" [./bf16_accl.h:238]   --->   Operation 2157 'zext' 'zext_ln238_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2158 [1/1] (0.00ns)   --->   "%zext_ln244_10 = zext i1 %round_up_18" [./bf16_accl.h:244]   --->   Operation 2158 'zext' 'zext_ln244_10' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2159 [1/1] (0.00ns)   --->   "%zext_ln244_11 = zext i1 %round_up_18" [./bf16_accl.h:244]   --->   Operation 2159 'zext' 'zext_ln244_11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2160 [1/1] (0.76ns)   --->   "%rounded_5 = add i9 %zext_ln238_5, i9 %zext_ln231_5" [./bf16_accl.h:244]   --->   Operation 2160 'add' 'rounded_5' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2161 [1/1] (0.76ns)   --->   "%add_ln244_6 = add i8 %zext_ln244_11, i8 %frac_keep_5" [./bf16_accl.h:244]   --->   Operation 2161 'add' 'add_ln244_6' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2162 [1/1] (0.00ns)   --->   "%tmp_109 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %rounded_5, i32 8" [./bf16_accl.h:247]   --->   Operation 2162 'bitselect' 'tmp_109' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2163 [1/1] (0.85ns)   --->   "%maxe_52 = add i16 %maxe_51, i16 1" [./bf16_accl.h:247]   --->   Operation 2163 'add' 'maxe_52' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2164 [1/1] (0.35ns)   --->   "%maxe_53 = select i1 %tmp_109, i16 %maxe_52, i16 %maxe_51" [./bf16_accl.h:247]   --->   Operation 2164 'select' 'maxe_53' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2165 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_11)   --->   "%trunc_ln247_5 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %add_ln244_6, i32 1, i32 7" [./bf16_accl.h:247]   --->   Operation 2165 'partselect' 'trunc_ln247_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2166 [1/1] (0.77ns)   --->   "%add_ln247_10 = add i7 %zext_ln244_10, i7 %trunc_ln231_5" [./bf16_accl.h:247]   --->   Operation 2166 'add' 'add_ln247_10' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2167 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_11)   --->   "%m7_5 = select i1 %tmp_109, i7 %trunc_ln247_5, i7 %add_ln247_10" [./bf16_accl.h:247]   --->   Operation 2167 'select' 'm7_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2168 [1/1] (1.10ns)   --->   "%icmp_ln250_5 = icmp_ugt  i16 %maxe_53, i16 254" [./bf16_accl.h:250]   --->   Operation 2168 'icmp' 'icmp_ln250_5' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2169 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_5)   --->   "%shl_ln23_s = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i15, i1 %s_25, i15 0" [./bf16_accl.h:23]   --->   Operation 2169 'bitconcatenate' 'shl_ln23_s' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2170 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_5)   --->   "%or_ln23_10 = or i16 %shl_ln23_s, i16 32640" [./bf16_accl.h:23]   --->   Operation 2170 'or' 'or_ln23_10' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2171 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_11)   --->   "%shl_ln23_9 = shl i16 %maxe_53, i16 7" [./bf16_accl.h:23]   --->   Operation 2171 'shl' 'shl_ln23_9' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2172 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_11)   --->   "%tmp97 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i8.i7, i1 %s_25, i8 0, i7 %m7_5" [./bf16_accl.h:23]   --->   Operation 2172 'bitconcatenate' 'tmp97' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2173 [1/1] (0.36ns) (out node of the LUT)   --->   "%or_ln23_11 = or i16 %tmp97, i16 %shl_ln23_9" [./bf16_accl.h:23]   --->   Operation 2173 'or' 'or_ln23_11' <Predicate = true> <Delay = 0.36> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2174 [1/1] (0.28ns)   --->   "%or_ln142_37 = or i1 %icmp_ln134_5, i1 %or_ln142_5" [./bf16_accl.h:142]   --->   Operation 2174 'or' 'or_ln142_37' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2175 [1/1] (0.28ns)   --->   "%or_ln145_46 = or i1 %or_ln142_37, i1 %icmp_ln145_5" [./bf16_accl.h:145]   --->   Operation 2175 'or' 'or_ln145_46' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2176 [1/1] (0.00ns) (grouped into LUT with out node select_ln172_5)   --->   "%xor_ln145_5 = xor i1 %or_ln145_46, i1 1" [./bf16_accl.h:145]   --->   Operation 2176 'xor' 'xor_ln145_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2177 [1/1] (0.00ns) (grouped into LUT with out node select_ln172_5)   --->   "%and_ln172_5 = and i1 %icmp_ln172_5, i1 %xor_ln145_5" [./bf16_accl.h:172]   --->   Operation 2177 'and' 'and_ln172_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2178 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln172_5 = select i1 %and_ln172_5, i16 %select_ln174_5, i16 %or_ln23_11" [./bf16_accl.h:172]   --->   Operation 2178 'select' 'select_ln172_5' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2179 [1/1] (0.28ns)   --->   "%or_ln172_5 = or i1 %or_ln145_46, i1 %icmp_ln172_5" [./bf16_accl.h:172]   --->   Operation 2179 'or' 'or_ln172_5' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2180 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_5)   --->   "%or_ln207_5 = or i1 %or_ln172_5, i1 %icmp_ln207_5" [./bf16_accl.h:207]   --->   Operation 2180 'or' 'or_ln207_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2181 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_5)   --->   "%xor_ln207_5 = xor i1 %or_ln207_5, i1 1" [./bf16_accl.h:207]   --->   Operation 2181 'xor' 'xor_ln207_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2182 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_5)   --->   "%and_ln250_5 = and i1 %icmp_ln250_5, i1 %xor_ln207_5" [./bf16_accl.h:250]   --->   Operation 2182 'and' 'and_ln250_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2183 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln250_5 = select i1 %and_ln250_5, i16 %or_ln23_10, i16 %select_ln172_5" [./bf16_accl.h:250]   --->   Operation 2183 'select' 'select_ln250_5' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2184 [1/1] (0.00ns) (grouped into LUT with out node select_ln135_5)   --->   "%and_ln135_10 = and i1 %icmp_ln134_5, i1 %icmp_ln135_5" [./bf16_accl.h:135]   --->   Operation 2184 'and' 'and_ln135_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2185 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln135_5 = select i1 %and_ln135_10, i16 %select_ln138_5, i16 %select_ln250_5" [./bf16_accl.h:135]   --->   Operation 2185 'select' 'select_ln135_5' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2186 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_5)   --->   "%xor_ln135_5 = xor i1 %icmp_ln135_5, i1 1" [./bf16_accl.h:135]   --->   Operation 2186 'xor' 'xor_ln135_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2187 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_5)   --->   "%and_ln135_11 = and i1 %icmp_ln134_5, i1 %xor_ln135_5" [./bf16_accl.h:135]   --->   Operation 2187 'and' 'and_ln135_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2188 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_5)   --->   "%xor_ln142_5 = xor i1 %or_ln142_37, i1 1" [./bf16_accl.h:142]   --->   Operation 2188 'xor' 'xor_ln142_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2189 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_5)   --->   "%and_ln145_5 = and i1 %icmp_ln145_5, i1 %xor_ln142_5" [./bf16_accl.h:145]   --->   Operation 2189 'and' 'and_ln145_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2190 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_5)   --->   "%or_ln145_47 = or i1 %and_ln135_11, i1 %and_ln145_5" [./bf16_accl.h:145]   --->   Operation 2190 'or' 'or_ln145_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2191 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln145_5 = select i1 %or_ln145_47, i16 %a_bits_assign_5_load, i16 %select_ln135_5" [./bf16_accl.h:145]   --->   Operation 2191 'select' 'select_ln145_5' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2192 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_5)   --->   "%xor_ln134_5 = xor i1 %icmp_ln134_5, i1 1" [./bf16_accl.h:134]   --->   Operation 2192 'xor' 'xor_ln134_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2193 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_5)   --->   "%and_ln142_5 = and i1 %or_ln142_5, i1 %xor_ln134_5" [./bf16_accl.h:142]   --->   Operation 2193 'and' 'and_ln142_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2194 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_5)   --->   "%select_ln142_5 = select i1 %and_ln142_5, i16 %e_b_5, i16 %select_ln145_5" [./bf16_accl.h:142]   --->   Operation 2194 'select' 'select_ln142_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2195 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_5)   --->   "%xor_ln172_5 = xor i1 %or_ln172_5, i1 1" [./bf16_accl.h:172]   --->   Operation 2195 'xor' 'xor_ln172_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2196 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_5)   --->   "%and_ln207_5 = and i1 %icmp_ln207_5, i1 %xor_ln172_5" [./bf16_accl.h:207]   --->   Operation 2196 'and' 'and_ln207_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2197 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln207_5 = select i1 %and_ln207_5, i16 0, i16 %select_ln142_5" [./bf16_accl.h:207]   --->   Operation 2197 'select' 'select_ln207_5' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2198 [1/1] (0.00ns)   --->   "%tmp_111 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_assign_6_load, i32 15" [./bf16_accl.h:127]   --->   Operation 2198 'bitselect' 'tmp_111' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2199 [1/1] (0.00ns)   --->   "%ea_6 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %a_bits_assign_6_load, i32 7, i32 14" [./bf16_accl.h:128]   --->   Operation 2199 'partselect' 'ea_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2200 [1/1] (0.00ns)   --->   "%zext_ln129_12 = zext i7 %ma_6" [./bf16_accl.h:129]   --->   Operation 2200 'zext' 'zext_ln129_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2201 [1/1] (0.84ns)   --->   "%icmp_ln134_6 = icmp_eq  i8 %ea_6, i8 255" [./bf16_accl.h:134]   --->   Operation 2201 'icmp' 'icmp_ln134_6' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2202 [1/1] (0.81ns)   --->   "%icmp_ln135_6 = icmp_eq  i7 %ma_6, i7 0" [./bf16_accl.h:135]   --->   Operation 2202 'icmp' 'icmp_ln135_6' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2203 [1/1] (0.84ns)   --->   "%icmp_ln142_6 = icmp_eq  i8 %eb_6, i8 255" [./bf16_accl.h:142]   --->   Operation 2203 'icmp' 'icmp_ln142_6' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2204 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144_6)   --->   "%trunc_ln144_6 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %a_bits_assign_6_load, i32 7, i32 13" [./bf16_accl.h:144]   --->   Operation 2204 'partselect' 'trunc_ln144_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2205 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144_6)   --->   "%or_ln144_36 = or i7 %trunc_ln144_6, i7 %ma_6" [./bf16_accl.h:144]   --->   Operation 2205 'or' 'or_ln144_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2206 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144_6)   --->   "%tmp_113 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_assign_6_load, i32 14" [./bf16_accl.h:144]   --->   Operation 2206 'bitselect' 'tmp_113' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2207 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144_6)   --->   "%or_ln144_6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_113, i7 %or_ln144_36" [./bf16_accl.h:144]   --->   Operation 2207 'bitconcatenate' 'or_ln144_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2208 [1/1] (0.84ns) (out node of the LUT)   --->   "%icmp_ln144_6 = icmp_eq  i8 %or_ln144_6, i8 0" [./bf16_accl.h:144]   --->   Operation 2208 'icmp' 'icmp_ln144_6' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2209 [1/1] (0.28ns)   --->   "%or_ln142_6 = or i1 %icmp_ln142_6, i1 %icmp_ln144_6" [./bf16_accl.h:142]   --->   Operation 2209 'or' 'or_ln142_6' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2210 [1/1] (0.00ns) (grouped into LUT with out node select_ln138_6)   --->   "%xor_ln138_6 = xor i1 %tmp_111, i1 %tmp_112" [./bf16_accl.h:138]   --->   Operation 2210 'xor' 'xor_ln138_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2211 [1/1] (0.00ns) (grouped into LUT with out node select_ln138_6)   --->   "%and_ln138_12 = and i1 %icmp_ln138_6, i1 %xor_ln138_6" [./bf16_accl.h:138]   --->   Operation 2211 'and' 'and_ln138_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2212 [1/1] (0.00ns) (grouped into LUT with out node select_ln138_6)   --->   "%and_ln138_13 = and i1 %and_ln138_12, i1 %icmp_ln142_6" [./bf16_accl.h:138]   --->   Operation 2212 'and' 'and_ln138_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2213 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln138_6 = select i1 %and_ln138_13, i16 32641, i16 %a_bits_assign_6_load" [./bf16_accl.h:138]   --->   Operation 2213 'select' 'select_ln138_6' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2214 [1/1] (0.84ns)   --->   "%icmp_ln158_12 = icmp_ne  i8 %ea_6, i8 0" [./bf16_accl.h:158]   --->   Operation 2214 'icmp' 'icmp_ln158_12' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2215 [1/1] (0.00ns)   --->   "%or_ln158_11 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %ma_6" [./bf16_accl.h:158]   --->   Operation 2215 'bitconcatenate' 'or_ln158_11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2216 [1/1] (0.39ns)   --->   "%select_ln158_12 = select i1 %icmp_ln158_12, i8 %or_ln158_11, i8 %zext_ln129_12" [./bf16_accl.h:158]   --->   Operation 2216 'select' 'select_ln158_12' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2217 [1/1] (0.00ns)   --->   "%A_12 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln158_12, i8 0" [./bf16_accl.h:159]   --->   Operation 2217 'bitconcatenate' 'A_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2218 [1/1] (0.00ns)   --->   "%B_12 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln158_13, i8 0" [./bf16_accl.h:159]   --->   Operation 2218 'bitconcatenate' 'B_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2219 [1/1] (0.84ns)   --->   "%icmp_ln162_6 = icmp_eq  i8 %ea_6, i8 0" [./bf16_accl.h:162]   --->   Operation 2219 'icmp' 'icmp_ln162_6' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2220 [1/1] (0.39ns)   --->   "%ea1_6 = select i1 %icmp_ln162_6, i8 1, i8 %ea_6" [./bf16_accl.h:162]   --->   Operation 2220 'select' 'ea1_6' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2221 [1/1] (0.84ns)   --->   "%icmp_ln166_6 = icmp_ult  i8 %ea1_6, i8 %eb1_6" [./bf16_accl.h:166]   --->   Operation 2221 'icmp' 'icmp_ln166_6' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2222 [1/1] (0.28ns)   --->   "%xor_ln166_6 = xor i1 %icmp_ln166_6, i1 1" [./bf16_accl.h:166]   --->   Operation 2222 'xor' 'xor_ln166_6' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2223 [1/1] (0.00ns) (grouped into LUT with out node maxe_55)   --->   "%maxe_54 = select i1 %xor_ln166_6, i8 %ea_6, i8 %eb_6" [./bf16_accl.h:166]   --->   Operation 2223 'select' 'maxe_54' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2224 [1/1] (0.00ns)   --->   "%zext_ln167_12 = zext i8 %ea1_6" [./bf16_accl.h:167]   --->   Operation 2224 'zext' 'zext_ln167_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2225 [1/1] (0.00ns)   --->   "%zext_ln167_13 = zext i8 %eb1_6" [./bf16_accl.h:167]   --->   Operation 2225 'zext' 'zext_ln167_13' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2226 [1/1] (0.76ns)   --->   "%sub_ln167_12 = sub i9 %zext_ln167_12, i9 %zext_ln167_13" [./bf16_accl.h:167]   --->   Operation 2226 'sub' 'sub_ln167_12' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2227 [1/1] (0.76ns)   --->   "%sub_ln167_13 = sub i9 %zext_ln167_13, i9 %zext_ln167_12" [./bf16_accl.h:167]   --->   Operation 2227 'sub' 'sub_ln167_13' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2228 [1/1] (0.39ns)   --->   "%diff_6 = select i1 %xor_ln166_6, i9 %sub_ln167_12, i9 %sub_ln167_13" [./bf16_accl.h:167]   --->   Operation 2228 'select' 'diff_6' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2229 [1/1] (0.00ns)   --->   "%sext_ln167_6 = sext i9 %diff_6" [./bf16_accl.h:167]   --->   Operation 2229 'sext' 'sext_ln167_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2230 [1/1] (0.88ns)   --->   "%icmp_ln172_6 = icmp_sgt  i9 %diff_6, i9 11" [./bf16_accl.h:172]   --->   Operation 2230 'icmp' 'icmp_ln172_6' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2231 [1/1] (0.00ns) (grouped into LUT with out node select_ln172_6)   --->   "%select_ln174_6 = select i1 %xor_ln166_6, i16 %a_bits_assign_6_load, i16 %e_b_6" [./bf16_accl.h:174]   --->   Operation 2231 'select' 'select_ln174_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2232 [1/1] (0.84ns)   --->   "%icmp_ln178_6 = icmp_ult  i8 %ea1_6, i8 %eb1_6" [./bf16_accl.h:178]   --->   Operation 2232 'icmp' 'icmp_ln178_6' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2233 [1/1] (0.39ns) (out node of the LUT)   --->   "%maxe_55 = select i1 %icmp_ln178_6, i8 %eb_6, i8 %maxe_54" [./bf16_accl.h:178]   --->   Operation 2233 'select' 'maxe_55' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2234 [1/1] (0.00ns)   --->   "%zext_ln178_18 = zext i8 %maxe_55" [./bf16_accl.h:178]   --->   Operation 2234 'zext' 'zext_ln178_18' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2235 [1/1] (0.35ns)   --->   "%B_13 = select i1 %icmp_ln178_6, i16 %A_12, i16 %B_12" [./bf16_accl.h:178]   --->   Operation 2235 'select' 'B_13' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2236 [1/1] (0.35ns)   --->   "%A_13 = select i1 %icmp_ln178_6, i16 %B_12, i16 %A_12" [./bf16_accl.h:178]   --->   Operation 2236 'select' 'A_13' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2237 [1/1] (0.00ns)   --->   "%zext_ln178_20 = zext i16 %A_13" [./bf16_accl.h:178]   --->   Operation 2237 'zext' 'zext_ln178_20' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2238 [1/1] (0.17ns)   --->   "%sb_6 = select i1 %icmp_ln178_6, i1 %tmp_111, i1 %tmp_112" [./bf16_accl.h:178]   --->   Operation 2238 'select' 'sb_6' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2239 [1/1] (0.17ns)   --->   "%sa_6 = select i1 %icmp_ln178_6, i1 %tmp_112, i1 %tmp_111" [./bf16_accl.h:178]   --->   Operation 2239 'select' 'sa_6' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2240 [1/1] (0.00ns)   --->   "%tmp_116 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %diff_6, i32 1, i32 8" [./bf16_accl.h:182]   --->   Operation 2240 'partselect' 'tmp_116' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2241 [1/1] (0.84ns)   --->   "%icmp_ln182_6 = icmp_slt  i8 %tmp_116, i8 1" [./bf16_accl.h:182]   --->   Operation 2241 'icmp' 'icmp_ln182_6' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2242 [1/1] (0.88ns)   --->   "%icmp_ln184_6 = icmp_eq  i9 %diff_6, i9 0" [./bf16_accl.h:184]   --->   Operation 2242 'icmp' 'icmp_ln184_6' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2243 [1/1] (0.00ns) (grouped into LUT with out node B_aln_20)   --->   "%lshr_ln184_6 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %B_13, i32 1, i32 15" [./bf16_accl.h:184]   --->   Operation 2243 'partselect' 'lshr_ln184_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2244 [1/1] (0.00ns) (grouped into LUT with out node B_aln_20)   --->   "%zext_ln184_6 = zext i15 %lshr_ln184_6" [./bf16_accl.h:184]   --->   Operation 2244 'zext' 'zext_ln184_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2245 [1/1] (0.00ns) (grouped into LUT with out node B_aln_20)   --->   "%B_aln_18 = select i1 %icmp_ln184_6, i16 %B_13, i16 %zext_ln184_6" [./bf16_accl.h:184]   --->   Operation 2245 'select' 'B_aln_18' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2246 [1/1] (0.00ns) (grouped into LUT with out node add_ln191_6)   --->   "%shl_ln191_6 = shl i32 1, i32 %sext_ln167_6" [./bf16_accl.h:191]   --->   Operation 2246 'shl' 'shl_ln191_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2247 [1/1] (0.00ns) (grouped into LUT with out node add_ln191_6)   --->   "%trunc_ln191_6 = trunc i32 %shl_ln191_6" [./bf16_accl.h:191]   --->   Operation 2247 'trunc' 'trunc_ln191_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2248 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln191_6 = add i16 %trunc_ln191_6, i16 65535" [./bf16_accl.h:191]   --->   Operation 2248 'add' 'add_ln191_6' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2249 [1/1] (0.00ns) (grouped into LUT with out node sticky_12)   --->   "%lost_6 = and i16 %add_ln191_6, i16 %B_13" [./bf16_accl.h:191]   --->   Operation 2249 'and' 'lost_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2250 [1/1] (1.10ns) (out node of the LUT)   --->   "%sticky_12 = icmp_ne  i16 %lost_6, i16 0" [./bf16_accl.h:192]   --->   Operation 2250 'icmp' 'sticky_12' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2251 [1/1] (0.00ns) (grouped into LUT with out node B_aln_20)   --->   "%sext_ln167_6cast = trunc i32 %sext_ln167_6" [./bf16_accl.h:193]   --->   Operation 2251 'trunc' 'sext_ln167_6cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2252 [1/1] (0.00ns) (grouped into LUT with out node B_aln_20)   --->   "%B_aln_19 = lshr i16 %B_13, i16 %sext_ln167_6cast" [./bf16_accl.h:193]   --->   Operation 2252 'lshr' 'B_aln_19' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2253 [1/1] (0.90ns) (out node of the LUT)   --->   "%B_aln_20 = select i1 %icmp_ln182_6, i16 %B_aln_18, i16 %B_aln_19" [./bf16_accl.h:182]   --->   Operation 2253 'select' 'B_aln_20' <Predicate = true> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2254 [1/1] (0.00ns)   --->   "%zext_ln181_6 = zext i16 %B_aln_20" [./bf16_accl.h:181]   --->   Operation 2254 'zext' 'zext_ln181_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2255 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_6)   --->   "%xor_ln182_6 = xor i1 %icmp_ln182_6, i1 1" [./bf16_accl.h:182]   --->   Operation 2255 'xor' 'xor_ln182_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2256 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_6)   --->   "%sticky_13 = and i1 %sticky_12, i1 %xor_ln182_6" [./bf16_accl.h:182]   --->   Operation 2256 'and' 'sticky_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2257 [1/1] (0.28ns)   --->   "%xor_ln200_6 = xor i1 %sa_6, i1 %sb_6" [./bf16_accl.h:200]   --->   Operation 2257 'xor' 'xor_ln200_6' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2258 [1/1] (0.85ns)   --->   "%M_48 = add i17 %zext_ln181_6, i17 %zext_ln178_20" [./bf16_accl.h:201]   --->   Operation 2258 'add' 'M_48' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2259 [1/1] (0.00ns) (grouped into LUT with out node M_52)   --->   "%zext_ln198_12 = zext i17 %M_48" [./bf16_accl.h:198]   --->   Operation 2259 'zext' 'zext_ln198_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2260 [1/1] (1.10ns)   --->   "%icmp_ln203_6 = icmp_ult  i16 %A_13, i16 %B_aln_20" [./bf16_accl.h:203]   --->   Operation 2260 'icmp' 'icmp_ln203_6' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2261 [1/1] (0.28ns)   --->   "%xor_ln203_6 = xor i1 %icmp_ln203_6, i1 1" [./bf16_accl.h:203]   --->   Operation 2261 'xor' 'xor_ln203_6' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2262 [1/1] (0.85ns)   --->   "%M_49 = sub i17 %zext_ln178_20, i17 %zext_ln181_6" [./bf16_accl.h:203]   --->   Operation 2262 'sub' 'M_49' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2263 [1/1] (0.85ns)   --->   "%M_50 = sub i17 %zext_ln181_6, i17 %zext_ln178_20" [./bf16_accl.h:204]   --->   Operation 2263 'sub' 'M_50' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2264 [1/1] (0.00ns) (grouped into LUT with out node M_52)   --->   "%M_51 = select i1 %xor_ln203_6, i17 %M_49, i17 %M_50" [./bf16_accl.h:203]   --->   Operation 2264 'select' 'M_51' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2265 [1/1] (0.00ns) (grouped into LUT with out node M_52)   --->   "%sext_ln203_6 = sext i17 %M_51" [./bf16_accl.h:203]   --->   Operation 2265 'sext' 'sext_ln203_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2266 [1/1] (0.00ns) (grouped into LUT with out node s_29)   --->   "%s_28 = select i1 %xor_ln203_6, i1 %sa_6, i1 %sb_6" [./bf16_accl.h:203]   --->   Operation 2266 'select' 's_28' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2267 [1/1] (0.35ns) (out node of the LUT)   --->   "%M_52 = select i1 %xor_ln200_6, i18 %sext_ln203_6, i18 %zext_ln198_12" [./bf16_accl.h:200]   --->   Operation 2267 'select' 'M_52' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2268 [1/1] (0.17ns) (out node of the LUT)   --->   "%s_29 = select i1 %xor_ln200_6, i1 %s_28, i1 %sb_6" [./bf16_accl.h:200]   --->   Operation 2268 'select' 's_29' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2269 [1/1] (1.08ns)   --->   "%icmp_ln207_6 = icmp_eq  i18 %M_52, i18 0" [./bf16_accl.h:207]   --->   Operation 2269 'icmp' 'icmp_ln207_6' <Predicate = true> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2270 [1/1] (0.00ns)   --->   "%tmp_117 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %M_52, i32 16, i32 17" [./bf16_accl.h:217]   --->   Operation 2270 'partselect' 'tmp_117' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2271 [1/1] (0.44ns)   --->   "%icmp_ln217_6 = icmp_ne  i2 %tmp_117, i2 0" [./bf16_accl.h:217]   --->   Operation 2271 'icmp' 'icmp_ln217_6' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2272 [1/1] (0.00ns)   --->   "%trunc_ln217_6 = partselect i17 @_ssdm_op_PartSelect.i17.i18.i32.i32, i18 %M_52, i32 1, i32 17" [./bf16_accl.h:217]   --->   Operation 2272 'partselect' 'trunc_ln217_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2273 [1/1] (0.00ns)   --->   "%sext_ln217_6 = sext i17 %trunc_ln217_6" [./bf16_accl.h:217]   --->   Operation 2273 'sext' 'sext_ln217_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2274 [1/1] (0.76ns)   --->   "%maxe_56 = add i9 %zext_ln178_18, i9 1" [./bf16_accl.h:217]   --->   Operation 2274 'add' 'maxe_56' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2275 [1/1] (0.39ns)   --->   "%maxe_57 = select i1 %icmp_ln217_6, i9 %maxe_56, i9 %zext_ln178_18" [./bf16_accl.h:217]   --->   Operation 2275 'select' 'maxe_57' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2276 [1/1] (0.00ns)   --->   "%zext_ln217_6 = zext i9 %maxe_57" [./bf16_accl.h:217]   --->   Operation 2276 'zext' 'zext_ln217_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2277 [1/1] (0.36ns)   --->   "%M_53 = select i1 %icmp_ln217_6, i18 %sext_ln217_6, i18 %M_52" [./bf16_accl.h:217]   --->   Operation 2277 'select' 'M_53' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2278 [1/1] (0.00ns)   --->   "%sext_ln198_6 = sext i18 %M_53" [./bf16_accl.h:198]   --->   Operation 2278 'sext' 'sext_ln198_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2279 [1/1] (0.00ns)   --->   "%zext_ln198_13 = zext i31 %sext_ln198_6" [./bf16_accl.h:198]   --->   Operation 2279 'zext' 'zext_ln198_13' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2280 [1/1] (0.00ns) (grouped into LUT with out node M_55)   --->   "%trunc_ln198_12 = trunc i18 %M_53" [./bf16_accl.h:198]   --->   Operation 2280 'trunc' 'trunc_ln198_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2281 [1/1] (0.00ns)   --->   "%tmp_118 = partselect i3 @_ssdm_op_PartSelect.i3.i18.i32.i32, i18 %M_53, i32 15, i32 17" [./bf16_accl.h:220]   --->   Operation 2281 'partselect' 'tmp_118' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2282 [1/1] (0.58ns)   --->   "%icmp_ln220_12 = icmp_eq  i3 %tmp_118, i3 0" [./bf16_accl.h:220]   --->   Operation 2282 'icmp' 'icmp_ln220_12' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2283 [1/1] (0.88ns)   --->   "%icmp_ln220_13 = icmp_eq  i9 %maxe_57, i9 0" [./bf16_accl.h:220]   --->   Operation 2283 'icmp' 'icmp_ln220_13' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2284 [1/1] (0.00ns)   --->   "%tmp_67 = ctlz i32 @llvm.ctlz.i32, i32 %zext_ln198_13, i1 1" [./bf16_accl.h:20]   --->   Operation 2284 'ctlz' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2285 [1/1] (1.01ns)   --->   "%lz_12 = add i32 %tmp_67, i32 4294967280" [./bf16_accl.h:221]   --->   Operation 2285 'add' 'lz_12' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2286 [1/1] (0.99ns)   --->   "%icmp_ln222_6 = icmp_sgt  i32 %lz_12, i32 0" [./bf16_accl.h:222]   --->   Operation 2286 'icmp' 'icmp_ln222_6' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2287 [1/1] (0.00ns)   --->   "%zext_ln223_6 = zext i9 %maxe_57" [./bf16_accl.h:223]   --->   Operation 2287 'zext' 'zext_ln223_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2288 [1/1] (0.99ns)   --->   "%icmp_ln223_6 = icmp_slt  i32 %lz_12, i32 %zext_ln223_6" [./bf16_accl.h:223]   --->   Operation 2288 'icmp' 'icmp_ln223_6' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2289 [1/1] (0.00ns) (grouped into LUT with out node lz_13)   --->   "%xor_ln223_6 = xor i1 %icmp_ln223_6, i1 1" [./bf16_accl.h:223]   --->   Operation 2289 'xor' 'xor_ln223_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2290 [1/1] (0.44ns) (out node of the LUT)   --->   "%lz_13 = select i1 %xor_ln223_6, i32 %zext_ln223_6, i32 %lz_12" [./bf16_accl.h:223]   --->   Operation 2290 'select' 'lz_13' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2291 [1/1] (0.00ns) (grouped into LUT with out node M_55)   --->   "%M_54 = shl i32 %zext_ln198_13, i32 %lz_13" [./bf16_accl.h:224]   --->   Operation 2291 'shl' 'M_54' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2292 [1/1] (0.00ns) (grouped into LUT with out node M_55)   --->   "%trunc_ln198_13 = trunc i32 %M_54" [./bf16_accl.h:198]   --->   Operation 2292 'trunc' 'trunc_ln198_13' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2293 [1/1] (0.00ns)   --->   "%trunc_ln225_6 = trunc i32 %lz_13" [./bf16_accl.h:225]   --->   Operation 2293 'trunc' 'trunc_ln225_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2294 [1/1] (0.85ns)   --->   "%maxe_58 = sub i16 %zext_ln217_6, i16 %trunc_ln225_6" [./bf16_accl.h:225]   --->   Operation 2294 'sub' 'maxe_58' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2295 [1/1] (0.00ns) (grouped into LUT with out node and_ln222_13)   --->   "%xor_ln220_6 = xor i1 %icmp_ln220_13, i1 1" [./bf16_accl.h:220]   --->   Operation 2295 'xor' 'xor_ln220_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2296 [1/1] (0.00ns) (grouped into LUT with out node and_ln222_13)   --->   "%and_ln222_12 = and i1 %icmp_ln222_6, i1 %xor_ln220_6" [./bf16_accl.h:222]   --->   Operation 2296 'and' 'and_ln222_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2297 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln222_13 = and i1 %and_ln222_12, i1 %icmp_ln220_12" [./bf16_accl.h:222]   --->   Operation 2297 'and' 'and_ln222_13' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2298 [1/1] (0.00ns) (grouped into LUT with out node maxe_60)   --->   "%maxe_59 = select i1 %and_ln222_13, i16 %maxe_58, i16 %zext_ln217_6" [./bf16_accl.h:222]   --->   Operation 2298 'select' 'maxe_59' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2299 [1/1] (0.00ns) (grouped into LUT with out node maxe_60)   --->   "%and_ln220_6 = and i1 %icmp_ln220_12, i1 %icmp_ln220_13" [./bf16_accl.h:220]   --->   Operation 2299 'and' 'and_ln220_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2300 [1/1] (0.35ns) (out node of the LUT)   --->   "%maxe_60 = select i1 %and_ln220_6, i16 0, i16 %maxe_59" [./bf16_accl.h:220]   --->   Operation 2300 'select' 'maxe_60' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2301 [1/1] (1.38ns) (out node of the LUT)   --->   "%M_55 = select i1 %and_ln222_13, i16 %trunc_ln198_13, i16 %trunc_ln198_12" [./bf16_accl.h:222]   --->   Operation 2301 'select' 'M_55' <Predicate = true> <Delay = 1.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2302 [1/1] (0.00ns) (grouped into LUT with out node round_up_21)   --->   "%round_up_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_55, i32 8" [./bf16_accl.h:230]   --->   Operation 2302 'bitselect' 'round_up_19' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2303 [1/1] (0.00ns)   --->   "%frac_keep_6 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %M_55, i32 8, i32 15" [./bf16_accl.h:230]   --->   Operation 2303 'partselect' 'frac_keep_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2304 [1/1] (0.00ns)   --->   "%trunc_ln231_6 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %M_55, i32 8, i32 14" [./bf16_accl.h:231]   --->   Operation 2304 'partselect' 'trunc_ln231_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2305 [1/1] (0.00ns)   --->   "%zext_ln231_6 = zext i8 %frac_keep_6" [./bf16_accl.h:231]   --->   Operation 2305 'zext' 'zext_ln231_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2306 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_6)   --->   "%tmp_95 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %sticky_13" [./bf16_accl.h:240]   --->   Operation 2306 'bitconcatenate' 'tmp_95' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2307 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_6)   --->   "%trunc_ln240_6 = trunc i16 %M_55" [./bf16_accl.h:240]   --->   Operation 2307 'trunc' 'trunc_ln240_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2308 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_6)   --->   "%or_ln240_42 = or i2 %trunc_ln240_6, i2 %tmp_95" [./bf16_accl.h:240]   --->   Operation 2308 'or' 'or_ln240_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2309 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_6)   --->   "%tmp_121 = partselect i5 @_ssdm_op_PartSelect.i5.i16.i32.i32, i16 %M_55, i32 2, i32 6" [./bf16_accl.h:240]   --->   Operation 2309 'partselect' 'tmp_121' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2310 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_6)   --->   "%or_ln240_6 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %tmp_121, i2 %or_ln240_42" [./bf16_accl.h:240]   --->   Operation 2310 'bitconcatenate' 'or_ln240_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2311 [1/1] (0.81ns) (out node of the LUT)   --->   "%icmp_ln240_6 = icmp_ne  i7 %or_ln240_6, i7 0" [./bf16_accl.h:240]   --->   Operation 2311 'icmp' 'icmp_ln240_6' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2312 [1/1] (0.00ns) (grouped into LUT with out node round_up_21)   --->   "%round_up_20 = or i1 %icmp_ln240_6, i1 %round_up_19" [./bf16_accl.h:240]   --->   Operation 2312 'or' 'round_up_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2313 [1/1] (0.00ns) (grouped into LUT with out node round_up_21)   --->   "%tmp_122 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_55, i32 7" [./bf16_accl.h:244]   --->   Operation 2313 'bitselect' 'tmp_122' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2314 [1/1] (0.28ns) (out node of the LUT)   --->   "%round_up_21 = and i1 %round_up_20, i1 %tmp_122" [./bf16_accl.h:244]   --->   Operation 2314 'and' 'round_up_21' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2315 [1/1] (0.00ns)   --->   "%zext_ln238_6 = zext i1 %round_up_21" [./bf16_accl.h:238]   --->   Operation 2315 'zext' 'zext_ln238_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2316 [1/1] (0.00ns)   --->   "%zext_ln244_12 = zext i1 %round_up_21" [./bf16_accl.h:244]   --->   Operation 2316 'zext' 'zext_ln244_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2317 [1/1] (0.00ns)   --->   "%zext_ln244_13 = zext i1 %round_up_21" [./bf16_accl.h:244]   --->   Operation 2317 'zext' 'zext_ln244_13' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2318 [1/1] (0.76ns)   --->   "%rounded_6 = add i9 %zext_ln238_6, i9 %zext_ln231_6" [./bf16_accl.h:244]   --->   Operation 2318 'add' 'rounded_6' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2319 [1/1] (0.76ns)   --->   "%add_ln244_7 = add i8 %zext_ln244_13, i8 %frac_keep_6" [./bf16_accl.h:244]   --->   Operation 2319 'add' 'add_ln244_7' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2320 [1/1] (0.00ns)   --->   "%tmp_123 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %rounded_6, i32 8" [./bf16_accl.h:247]   --->   Operation 2320 'bitselect' 'tmp_123' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2321 [1/1] (0.85ns)   --->   "%maxe_61 = add i16 %maxe_60, i16 1" [./bf16_accl.h:247]   --->   Operation 2321 'add' 'maxe_61' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2322 [1/1] (0.35ns)   --->   "%maxe_62 = select i1 %tmp_123, i16 %maxe_61, i16 %maxe_60" [./bf16_accl.h:247]   --->   Operation 2322 'select' 'maxe_62' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2323 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_13)   --->   "%trunc_ln247_6 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %add_ln244_7, i32 1, i32 7" [./bf16_accl.h:247]   --->   Operation 2323 'partselect' 'trunc_ln247_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2324 [1/1] (0.77ns)   --->   "%add_ln247_12 = add i7 %zext_ln244_12, i7 %trunc_ln231_6" [./bf16_accl.h:247]   --->   Operation 2324 'add' 'add_ln247_12' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2325 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_13)   --->   "%m7_6 = select i1 %tmp_123, i7 %trunc_ln247_6, i7 %add_ln247_12" [./bf16_accl.h:247]   --->   Operation 2325 'select' 'm7_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2326 [1/1] (1.10ns)   --->   "%icmp_ln250_6 = icmp_ugt  i16 %maxe_62, i16 254" [./bf16_accl.h:250]   --->   Operation 2326 'icmp' 'icmp_ln250_6' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2327 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_6)   --->   "%shl_ln23_10 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i15, i1 %s_29, i15 0" [./bf16_accl.h:23]   --->   Operation 2327 'bitconcatenate' 'shl_ln23_10' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2328 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_6)   --->   "%or_ln23_12 = or i16 %shl_ln23_10, i16 32640" [./bf16_accl.h:23]   --->   Operation 2328 'or' 'or_ln23_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2329 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_13)   --->   "%shl_ln23_11 = shl i16 %maxe_62, i16 7" [./bf16_accl.h:23]   --->   Operation 2329 'shl' 'shl_ln23_11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2330 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_13)   --->   "%tmp102 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i8.i7, i1 %s_29, i8 0, i7 %m7_6" [./bf16_accl.h:23]   --->   Operation 2330 'bitconcatenate' 'tmp102' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2331 [1/1] (0.36ns) (out node of the LUT)   --->   "%or_ln23_13 = or i16 %tmp102, i16 %shl_ln23_11" [./bf16_accl.h:23]   --->   Operation 2331 'or' 'or_ln23_13' <Predicate = true> <Delay = 0.36> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2332 [1/1] (0.28ns)   --->   "%or_ln142_38 = or i1 %icmp_ln134_6, i1 %or_ln142_6" [./bf16_accl.h:142]   --->   Operation 2332 'or' 'or_ln142_38' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2333 [1/1] (0.28ns)   --->   "%or_ln145_49 = or i1 %or_ln142_38, i1 %icmp_ln145_6" [./bf16_accl.h:145]   --->   Operation 2333 'or' 'or_ln145_49' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2334 [1/1] (0.00ns) (grouped into LUT with out node select_ln172_6)   --->   "%xor_ln145_6 = xor i1 %or_ln145_49, i1 1" [./bf16_accl.h:145]   --->   Operation 2334 'xor' 'xor_ln145_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2335 [1/1] (0.00ns) (grouped into LUT with out node select_ln172_6)   --->   "%and_ln172_6 = and i1 %icmp_ln172_6, i1 %xor_ln145_6" [./bf16_accl.h:172]   --->   Operation 2335 'and' 'and_ln172_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2336 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln172_6 = select i1 %and_ln172_6, i16 %select_ln174_6, i16 %or_ln23_13" [./bf16_accl.h:172]   --->   Operation 2336 'select' 'select_ln172_6' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2337 [1/1] (0.28ns)   --->   "%or_ln172_6 = or i1 %or_ln145_49, i1 %icmp_ln172_6" [./bf16_accl.h:172]   --->   Operation 2337 'or' 'or_ln172_6' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2338 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_6)   --->   "%or_ln207_6 = or i1 %or_ln172_6, i1 %icmp_ln207_6" [./bf16_accl.h:207]   --->   Operation 2338 'or' 'or_ln207_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2339 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_6)   --->   "%xor_ln207_6 = xor i1 %or_ln207_6, i1 1" [./bf16_accl.h:207]   --->   Operation 2339 'xor' 'xor_ln207_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2340 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_6)   --->   "%and_ln250_6 = and i1 %icmp_ln250_6, i1 %xor_ln207_6" [./bf16_accl.h:250]   --->   Operation 2340 'and' 'and_ln250_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2341 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln250_6 = select i1 %and_ln250_6, i16 %or_ln23_12, i16 %select_ln172_6" [./bf16_accl.h:250]   --->   Operation 2341 'select' 'select_ln250_6' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2342 [1/1] (0.00ns) (grouped into LUT with out node select_ln135_6)   --->   "%and_ln135_12 = and i1 %icmp_ln134_6, i1 %icmp_ln135_6" [./bf16_accl.h:135]   --->   Operation 2342 'and' 'and_ln135_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2343 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln135_6 = select i1 %and_ln135_12, i16 %select_ln138_6, i16 %select_ln250_6" [./bf16_accl.h:135]   --->   Operation 2343 'select' 'select_ln135_6' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2344 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_6)   --->   "%xor_ln135_6 = xor i1 %icmp_ln135_6, i1 1" [./bf16_accl.h:135]   --->   Operation 2344 'xor' 'xor_ln135_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2345 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_6)   --->   "%and_ln135_13 = and i1 %icmp_ln134_6, i1 %xor_ln135_6" [./bf16_accl.h:135]   --->   Operation 2345 'and' 'and_ln135_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2346 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_6)   --->   "%xor_ln142_6 = xor i1 %or_ln142_38, i1 1" [./bf16_accl.h:142]   --->   Operation 2346 'xor' 'xor_ln142_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2347 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_6)   --->   "%and_ln145_6 = and i1 %icmp_ln145_6, i1 %xor_ln142_6" [./bf16_accl.h:145]   --->   Operation 2347 'and' 'and_ln145_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2348 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_6)   --->   "%or_ln145_50 = or i1 %and_ln135_13, i1 %and_ln145_6" [./bf16_accl.h:145]   --->   Operation 2348 'or' 'or_ln145_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2349 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln145_6 = select i1 %or_ln145_50, i16 %a_bits_assign_6_load, i16 %select_ln135_6" [./bf16_accl.h:145]   --->   Operation 2349 'select' 'select_ln145_6' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2350 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_6)   --->   "%xor_ln134_6 = xor i1 %icmp_ln134_6, i1 1" [./bf16_accl.h:134]   --->   Operation 2350 'xor' 'xor_ln134_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2351 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_6)   --->   "%and_ln142_6 = and i1 %or_ln142_6, i1 %xor_ln134_6" [./bf16_accl.h:142]   --->   Operation 2351 'and' 'and_ln142_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2352 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_6)   --->   "%select_ln142_6 = select i1 %and_ln142_6, i16 %e_b_6, i16 %select_ln145_6" [./bf16_accl.h:142]   --->   Operation 2352 'select' 'select_ln142_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2353 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_6)   --->   "%xor_ln172_6 = xor i1 %or_ln172_6, i1 1" [./bf16_accl.h:172]   --->   Operation 2353 'xor' 'xor_ln172_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2354 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_6)   --->   "%and_ln207_6 = and i1 %icmp_ln207_6, i1 %xor_ln172_6" [./bf16_accl.h:207]   --->   Operation 2354 'and' 'and_ln207_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2355 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln207_6 = select i1 %and_ln207_6, i16 0, i16 %select_ln142_6" [./bf16_accl.h:207]   --->   Operation 2355 'select' 'select_ln207_6' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2356 [1/1] (0.00ns)   --->   "%tmp_124 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_assign_7_load, i32 15" [./bf16_accl.h:127]   --->   Operation 2356 'bitselect' 'tmp_124' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2357 [1/1] (0.00ns)   --->   "%ea_7 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %a_bits_assign_7_load, i32 7, i32 14" [./bf16_accl.h:128]   --->   Operation 2357 'partselect' 'ea_7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2358 [1/1] (0.00ns)   --->   "%zext_ln129_14 = zext i7 %ma_7" [./bf16_accl.h:129]   --->   Operation 2358 'zext' 'zext_ln129_14' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2359 [1/1] (0.84ns)   --->   "%icmp_ln134_7 = icmp_eq  i8 %ea_7, i8 255" [./bf16_accl.h:134]   --->   Operation 2359 'icmp' 'icmp_ln134_7' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2360 [1/1] (0.81ns)   --->   "%icmp_ln135_7 = icmp_eq  i7 %ma_7, i7 0" [./bf16_accl.h:135]   --->   Operation 2360 'icmp' 'icmp_ln135_7' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2361 [1/1] (0.84ns)   --->   "%icmp_ln142_7 = icmp_eq  i8 %eb_7, i8 255" [./bf16_accl.h:142]   --->   Operation 2361 'icmp' 'icmp_ln142_7' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2362 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144_7)   --->   "%trunc_ln144_7 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %a_bits_assign_7_load, i32 7, i32 13" [./bf16_accl.h:144]   --->   Operation 2362 'partselect' 'trunc_ln144_7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2363 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144_7)   --->   "%or_ln144_37 = or i7 %trunc_ln144_7, i7 %ma_7" [./bf16_accl.h:144]   --->   Operation 2363 'or' 'or_ln144_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2364 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144_7)   --->   "%tmp_127 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_assign_7_load, i32 14" [./bf16_accl.h:144]   --->   Operation 2364 'bitselect' 'tmp_127' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2365 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144_7)   --->   "%or_ln144_7 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_127, i7 %or_ln144_37" [./bf16_accl.h:144]   --->   Operation 2365 'bitconcatenate' 'or_ln144_7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2366 [1/1] (0.84ns) (out node of the LUT)   --->   "%icmp_ln144_7 = icmp_eq  i8 %or_ln144_7, i8 0" [./bf16_accl.h:144]   --->   Operation 2366 'icmp' 'icmp_ln144_7' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2367 [1/1] (0.28ns)   --->   "%or_ln142_7 = or i1 %icmp_ln142_7, i1 %icmp_ln144_7" [./bf16_accl.h:142]   --->   Operation 2367 'or' 'or_ln142_7' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2368 [1/1] (0.00ns) (grouped into LUT with out node select_ln138_7)   --->   "%xor_ln138_7 = xor i1 %tmp_124, i1 %tmp_126" [./bf16_accl.h:138]   --->   Operation 2368 'xor' 'xor_ln138_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2369 [1/1] (0.00ns) (grouped into LUT with out node select_ln138_7)   --->   "%and_ln138_14 = and i1 %icmp_ln138_7, i1 %xor_ln138_7" [./bf16_accl.h:138]   --->   Operation 2369 'and' 'and_ln138_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2370 [1/1] (0.00ns) (grouped into LUT with out node select_ln138_7)   --->   "%and_ln138_15 = and i1 %and_ln138_14, i1 %icmp_ln142_7" [./bf16_accl.h:138]   --->   Operation 2370 'and' 'and_ln138_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2371 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln138_7 = select i1 %and_ln138_15, i16 32641, i16 %a_bits_assign_7_load" [./bf16_accl.h:138]   --->   Operation 2371 'select' 'select_ln138_7' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2372 [1/1] (0.84ns)   --->   "%icmp_ln158_14 = icmp_ne  i8 %ea_7, i8 0" [./bf16_accl.h:158]   --->   Operation 2372 'icmp' 'icmp_ln158_14' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2373 [1/1] (0.00ns)   --->   "%or_ln158_13 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %ma_7" [./bf16_accl.h:158]   --->   Operation 2373 'bitconcatenate' 'or_ln158_13' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2374 [1/1] (0.39ns)   --->   "%select_ln158_14 = select i1 %icmp_ln158_14, i8 %or_ln158_13, i8 %zext_ln129_14" [./bf16_accl.h:158]   --->   Operation 2374 'select' 'select_ln158_14' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2375 [1/1] (0.00ns)   --->   "%A_14 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln158_14, i8 0" [./bf16_accl.h:159]   --->   Operation 2375 'bitconcatenate' 'A_14' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2376 [1/1] (0.00ns)   --->   "%B_14 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln158_15, i8 0" [./bf16_accl.h:159]   --->   Operation 2376 'bitconcatenate' 'B_14' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2377 [1/1] (0.84ns)   --->   "%icmp_ln162_7 = icmp_eq  i8 %ea_7, i8 0" [./bf16_accl.h:162]   --->   Operation 2377 'icmp' 'icmp_ln162_7' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2378 [1/1] (0.39ns)   --->   "%ea1_7 = select i1 %icmp_ln162_7, i8 1, i8 %ea_7" [./bf16_accl.h:162]   --->   Operation 2378 'select' 'ea1_7' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2379 [1/1] (0.84ns)   --->   "%icmp_ln166_7 = icmp_ult  i8 %ea1_7, i8 %eb1_7" [./bf16_accl.h:166]   --->   Operation 2379 'icmp' 'icmp_ln166_7' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2380 [1/1] (0.28ns)   --->   "%xor_ln166_7 = xor i1 %icmp_ln166_7, i1 1" [./bf16_accl.h:166]   --->   Operation 2380 'xor' 'xor_ln166_7' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2381 [1/1] (0.00ns) (grouped into LUT with out node maxe_64)   --->   "%maxe_63 = select i1 %xor_ln166_7, i8 %ea_7, i8 %eb_7" [./bf16_accl.h:166]   --->   Operation 2381 'select' 'maxe_63' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2382 [1/1] (0.00ns)   --->   "%zext_ln167_14 = zext i8 %ea1_7" [./bf16_accl.h:167]   --->   Operation 2382 'zext' 'zext_ln167_14' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2383 [1/1] (0.00ns)   --->   "%zext_ln167_15 = zext i8 %eb1_7" [./bf16_accl.h:167]   --->   Operation 2383 'zext' 'zext_ln167_15' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2384 [1/1] (0.76ns)   --->   "%sub_ln167_14 = sub i9 %zext_ln167_14, i9 %zext_ln167_15" [./bf16_accl.h:167]   --->   Operation 2384 'sub' 'sub_ln167_14' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2385 [1/1] (0.76ns)   --->   "%sub_ln167_15 = sub i9 %zext_ln167_15, i9 %zext_ln167_14" [./bf16_accl.h:167]   --->   Operation 2385 'sub' 'sub_ln167_15' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2386 [1/1] (0.39ns)   --->   "%diff_7 = select i1 %xor_ln166_7, i9 %sub_ln167_14, i9 %sub_ln167_15" [./bf16_accl.h:167]   --->   Operation 2386 'select' 'diff_7' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2387 [1/1] (0.00ns)   --->   "%sext_ln167_7 = sext i9 %diff_7" [./bf16_accl.h:167]   --->   Operation 2387 'sext' 'sext_ln167_7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2388 [1/1] (0.88ns)   --->   "%icmp_ln172_7 = icmp_sgt  i9 %diff_7, i9 11" [./bf16_accl.h:172]   --->   Operation 2388 'icmp' 'icmp_ln172_7' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2389 [1/1] (0.00ns) (grouped into LUT with out node select_ln172_7)   --->   "%select_ln174_7 = select i1 %xor_ln166_7, i16 %a_bits_assign_7_load, i16 %e_b_7" [./bf16_accl.h:174]   --->   Operation 2389 'select' 'select_ln174_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2390 [1/1] (0.84ns)   --->   "%icmp_ln178_7 = icmp_ult  i8 %ea1_7, i8 %eb1_7" [./bf16_accl.h:178]   --->   Operation 2390 'icmp' 'icmp_ln178_7' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2391 [1/1] (0.39ns) (out node of the LUT)   --->   "%maxe_64 = select i1 %icmp_ln178_7, i8 %eb_7, i8 %maxe_63" [./bf16_accl.h:178]   --->   Operation 2391 'select' 'maxe_64' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2392 [1/1] (0.00ns)   --->   "%zext_ln178_21 = zext i8 %maxe_64" [./bf16_accl.h:178]   --->   Operation 2392 'zext' 'zext_ln178_21' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2393 [1/1] (0.35ns)   --->   "%B_15 = select i1 %icmp_ln178_7, i16 %A_14, i16 %B_14" [./bf16_accl.h:178]   --->   Operation 2393 'select' 'B_15' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2394 [1/1] (0.35ns)   --->   "%A_15 = select i1 %icmp_ln178_7, i16 %B_14, i16 %A_14" [./bf16_accl.h:178]   --->   Operation 2394 'select' 'A_15' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2395 [1/1] (0.00ns)   --->   "%zext_ln178_23 = zext i16 %A_15" [./bf16_accl.h:178]   --->   Operation 2395 'zext' 'zext_ln178_23' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2396 [1/1] (0.17ns)   --->   "%sb_7 = select i1 %icmp_ln178_7, i1 %tmp_124, i1 %tmp_126" [./bf16_accl.h:178]   --->   Operation 2396 'select' 'sb_7' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2397 [1/1] (0.17ns)   --->   "%sa_7 = select i1 %icmp_ln178_7, i1 %tmp_126, i1 %tmp_124" [./bf16_accl.h:178]   --->   Operation 2397 'select' 'sa_7' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2398 [1/1] (0.00ns)   --->   "%tmp_129 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %diff_7, i32 1, i32 8" [./bf16_accl.h:182]   --->   Operation 2398 'partselect' 'tmp_129' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2399 [1/1] (0.84ns)   --->   "%icmp_ln182_7 = icmp_slt  i8 %tmp_129, i8 1" [./bf16_accl.h:182]   --->   Operation 2399 'icmp' 'icmp_ln182_7' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2400 [1/1] (0.88ns)   --->   "%icmp_ln184_7 = icmp_eq  i9 %diff_7, i9 0" [./bf16_accl.h:184]   --->   Operation 2400 'icmp' 'icmp_ln184_7' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2401 [1/1] (0.00ns) (grouped into LUT with out node B_aln_23)   --->   "%lshr_ln184_7 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %B_15, i32 1, i32 15" [./bf16_accl.h:184]   --->   Operation 2401 'partselect' 'lshr_ln184_7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2402 [1/1] (0.00ns) (grouped into LUT with out node B_aln_23)   --->   "%zext_ln184_7 = zext i15 %lshr_ln184_7" [./bf16_accl.h:184]   --->   Operation 2402 'zext' 'zext_ln184_7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2403 [1/1] (0.00ns) (grouped into LUT with out node B_aln_23)   --->   "%B_aln_21 = select i1 %icmp_ln184_7, i16 %B_15, i16 %zext_ln184_7" [./bf16_accl.h:184]   --->   Operation 2403 'select' 'B_aln_21' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2404 [1/1] (0.00ns) (grouped into LUT with out node add_ln191_7)   --->   "%shl_ln191_7 = shl i32 1, i32 %sext_ln167_7" [./bf16_accl.h:191]   --->   Operation 2404 'shl' 'shl_ln191_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2405 [1/1] (0.00ns) (grouped into LUT with out node add_ln191_7)   --->   "%trunc_ln191_7 = trunc i32 %shl_ln191_7" [./bf16_accl.h:191]   --->   Operation 2405 'trunc' 'trunc_ln191_7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2406 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln191_7 = add i16 %trunc_ln191_7, i16 65535" [./bf16_accl.h:191]   --->   Operation 2406 'add' 'add_ln191_7' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2407 [1/1] (0.00ns) (grouped into LUT with out node sticky_14)   --->   "%lost_7 = and i16 %add_ln191_7, i16 %B_15" [./bf16_accl.h:191]   --->   Operation 2407 'and' 'lost_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2408 [1/1] (1.10ns) (out node of the LUT)   --->   "%sticky_14 = icmp_ne  i16 %lost_7, i16 0" [./bf16_accl.h:192]   --->   Operation 2408 'icmp' 'sticky_14' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2409 [1/1] (0.00ns) (grouped into LUT with out node B_aln_23)   --->   "%sext_ln167_7cast = trunc i32 %sext_ln167_7" [./bf16_accl.h:193]   --->   Operation 2409 'trunc' 'sext_ln167_7cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2410 [1/1] (0.00ns) (grouped into LUT with out node B_aln_23)   --->   "%B_aln_22 = lshr i16 %B_15, i16 %sext_ln167_7cast" [./bf16_accl.h:193]   --->   Operation 2410 'lshr' 'B_aln_22' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2411 [1/1] (0.90ns) (out node of the LUT)   --->   "%B_aln_23 = select i1 %icmp_ln182_7, i16 %B_aln_21, i16 %B_aln_22" [./bf16_accl.h:182]   --->   Operation 2411 'select' 'B_aln_23' <Predicate = true> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2412 [1/1] (0.00ns)   --->   "%zext_ln181_7 = zext i16 %B_aln_23" [./bf16_accl.h:181]   --->   Operation 2412 'zext' 'zext_ln181_7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2413 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_7)   --->   "%xor_ln182_7 = xor i1 %icmp_ln182_7, i1 1" [./bf16_accl.h:182]   --->   Operation 2413 'xor' 'xor_ln182_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2414 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_7)   --->   "%sticky_15 = and i1 %sticky_14, i1 %xor_ln182_7" [./bf16_accl.h:182]   --->   Operation 2414 'and' 'sticky_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2415 [1/1] (0.28ns)   --->   "%xor_ln200_7 = xor i1 %sa_7, i1 %sb_7" [./bf16_accl.h:200]   --->   Operation 2415 'xor' 'xor_ln200_7' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2416 [1/1] (0.85ns)   --->   "%M_56 = add i17 %zext_ln181_7, i17 %zext_ln178_23" [./bf16_accl.h:201]   --->   Operation 2416 'add' 'M_56' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2417 [1/1] (0.00ns) (grouped into LUT with out node M_60)   --->   "%zext_ln198_14 = zext i17 %M_56" [./bf16_accl.h:198]   --->   Operation 2417 'zext' 'zext_ln198_14' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2418 [1/1] (1.10ns)   --->   "%icmp_ln203_7 = icmp_ult  i16 %A_15, i16 %B_aln_23" [./bf16_accl.h:203]   --->   Operation 2418 'icmp' 'icmp_ln203_7' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2419 [1/1] (0.28ns)   --->   "%xor_ln203_7 = xor i1 %icmp_ln203_7, i1 1" [./bf16_accl.h:203]   --->   Operation 2419 'xor' 'xor_ln203_7' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2420 [1/1] (0.85ns)   --->   "%M_57 = sub i17 %zext_ln178_23, i17 %zext_ln181_7" [./bf16_accl.h:203]   --->   Operation 2420 'sub' 'M_57' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2421 [1/1] (0.85ns)   --->   "%M_58 = sub i17 %zext_ln181_7, i17 %zext_ln178_23" [./bf16_accl.h:204]   --->   Operation 2421 'sub' 'M_58' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2422 [1/1] (0.00ns) (grouped into LUT with out node M_60)   --->   "%M_59 = select i1 %xor_ln203_7, i17 %M_57, i17 %M_58" [./bf16_accl.h:203]   --->   Operation 2422 'select' 'M_59' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2423 [1/1] (0.00ns) (grouped into LUT with out node M_60)   --->   "%sext_ln203_7 = sext i17 %M_59" [./bf16_accl.h:203]   --->   Operation 2423 'sext' 'sext_ln203_7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2424 [1/1] (0.00ns) (grouped into LUT with out node s_33)   --->   "%s_32 = select i1 %xor_ln203_7, i1 %sa_7, i1 %sb_7" [./bf16_accl.h:203]   --->   Operation 2424 'select' 's_32' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2425 [1/1] (0.35ns) (out node of the LUT)   --->   "%M_60 = select i1 %xor_ln200_7, i18 %sext_ln203_7, i18 %zext_ln198_14" [./bf16_accl.h:200]   --->   Operation 2425 'select' 'M_60' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2426 [1/1] (0.17ns) (out node of the LUT)   --->   "%s_33 = select i1 %xor_ln200_7, i1 %s_32, i1 %sb_7" [./bf16_accl.h:200]   --->   Operation 2426 'select' 's_33' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2427 [1/1] (1.08ns)   --->   "%icmp_ln207_7 = icmp_eq  i18 %M_60, i18 0" [./bf16_accl.h:207]   --->   Operation 2427 'icmp' 'icmp_ln207_7' <Predicate = true> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2428 [1/1] (0.00ns)   --->   "%tmp_131 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %M_60, i32 16, i32 17" [./bf16_accl.h:217]   --->   Operation 2428 'partselect' 'tmp_131' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2429 [1/1] (0.44ns)   --->   "%icmp_ln217_7 = icmp_ne  i2 %tmp_131, i2 0" [./bf16_accl.h:217]   --->   Operation 2429 'icmp' 'icmp_ln217_7' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2430 [1/1] (0.00ns)   --->   "%trunc_ln217_7 = partselect i17 @_ssdm_op_PartSelect.i17.i18.i32.i32, i18 %M_60, i32 1, i32 17" [./bf16_accl.h:217]   --->   Operation 2430 'partselect' 'trunc_ln217_7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2431 [1/1] (0.00ns)   --->   "%sext_ln217_7 = sext i17 %trunc_ln217_7" [./bf16_accl.h:217]   --->   Operation 2431 'sext' 'sext_ln217_7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2432 [1/1] (0.76ns)   --->   "%maxe_65 = add i9 %zext_ln178_21, i9 1" [./bf16_accl.h:217]   --->   Operation 2432 'add' 'maxe_65' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2433 [1/1] (0.39ns)   --->   "%maxe_66 = select i1 %icmp_ln217_7, i9 %maxe_65, i9 %zext_ln178_21" [./bf16_accl.h:217]   --->   Operation 2433 'select' 'maxe_66' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2434 [1/1] (0.00ns)   --->   "%zext_ln217_7 = zext i9 %maxe_66" [./bf16_accl.h:217]   --->   Operation 2434 'zext' 'zext_ln217_7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2435 [1/1] (0.36ns)   --->   "%M_61 = select i1 %icmp_ln217_7, i18 %sext_ln217_7, i18 %M_60" [./bf16_accl.h:217]   --->   Operation 2435 'select' 'M_61' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2436 [1/1] (0.00ns)   --->   "%sext_ln198_7 = sext i18 %M_61" [./bf16_accl.h:198]   --->   Operation 2436 'sext' 'sext_ln198_7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2437 [1/1] (0.00ns)   --->   "%zext_ln198_15 = zext i31 %sext_ln198_7" [./bf16_accl.h:198]   --->   Operation 2437 'zext' 'zext_ln198_15' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2438 [1/1] (0.00ns) (grouped into LUT with out node M_63)   --->   "%trunc_ln198_14 = trunc i18 %M_61" [./bf16_accl.h:198]   --->   Operation 2438 'trunc' 'trunc_ln198_14' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2439 [1/1] (0.00ns)   --->   "%tmp_132 = partselect i3 @_ssdm_op_PartSelect.i3.i18.i32.i32, i18 %M_61, i32 15, i32 17" [./bf16_accl.h:220]   --->   Operation 2439 'partselect' 'tmp_132' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2440 [1/1] (0.58ns)   --->   "%icmp_ln220_14 = icmp_eq  i3 %tmp_132, i3 0" [./bf16_accl.h:220]   --->   Operation 2440 'icmp' 'icmp_ln220_14' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2441 [1/1] (0.88ns)   --->   "%icmp_ln220_15 = icmp_eq  i9 %maxe_66, i9 0" [./bf16_accl.h:220]   --->   Operation 2441 'icmp' 'icmp_ln220_15' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2442 [1/1] (0.00ns)   --->   "%tmp_68 = ctlz i32 @llvm.ctlz.i32, i32 %zext_ln198_15, i1 1" [./bf16_accl.h:20]   --->   Operation 2442 'ctlz' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2443 [1/1] (1.01ns)   --->   "%lz_14 = add i32 %tmp_68, i32 4294967280" [./bf16_accl.h:221]   --->   Operation 2443 'add' 'lz_14' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2444 [1/1] (0.99ns)   --->   "%icmp_ln222_7 = icmp_sgt  i32 %lz_14, i32 0" [./bf16_accl.h:222]   --->   Operation 2444 'icmp' 'icmp_ln222_7' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2445 [1/1] (0.00ns)   --->   "%zext_ln223_7 = zext i9 %maxe_66" [./bf16_accl.h:223]   --->   Operation 2445 'zext' 'zext_ln223_7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2446 [1/1] (0.99ns)   --->   "%icmp_ln223_7 = icmp_slt  i32 %lz_14, i32 %zext_ln223_7" [./bf16_accl.h:223]   --->   Operation 2446 'icmp' 'icmp_ln223_7' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2447 [1/1] (0.00ns) (grouped into LUT with out node lz_15)   --->   "%xor_ln223_7 = xor i1 %icmp_ln223_7, i1 1" [./bf16_accl.h:223]   --->   Operation 2447 'xor' 'xor_ln223_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2448 [1/1] (0.44ns) (out node of the LUT)   --->   "%lz_15 = select i1 %xor_ln223_7, i32 %zext_ln223_7, i32 %lz_14" [./bf16_accl.h:223]   --->   Operation 2448 'select' 'lz_15' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2449 [1/1] (0.00ns) (grouped into LUT with out node M_63)   --->   "%M_62 = shl i32 %zext_ln198_15, i32 %lz_15" [./bf16_accl.h:224]   --->   Operation 2449 'shl' 'M_62' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2450 [1/1] (0.00ns) (grouped into LUT with out node M_63)   --->   "%trunc_ln198_15 = trunc i32 %M_62" [./bf16_accl.h:198]   --->   Operation 2450 'trunc' 'trunc_ln198_15' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2451 [1/1] (0.00ns)   --->   "%trunc_ln225_7 = trunc i32 %lz_15" [./bf16_accl.h:225]   --->   Operation 2451 'trunc' 'trunc_ln225_7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2452 [1/1] (0.85ns)   --->   "%maxe_67 = sub i16 %zext_ln217_7, i16 %trunc_ln225_7" [./bf16_accl.h:225]   --->   Operation 2452 'sub' 'maxe_67' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2453 [1/1] (0.00ns) (grouped into LUT with out node and_ln222_15)   --->   "%xor_ln220_7 = xor i1 %icmp_ln220_15, i1 1" [./bf16_accl.h:220]   --->   Operation 2453 'xor' 'xor_ln220_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2454 [1/1] (0.00ns) (grouped into LUT with out node and_ln222_15)   --->   "%and_ln222_14 = and i1 %icmp_ln222_7, i1 %xor_ln220_7" [./bf16_accl.h:222]   --->   Operation 2454 'and' 'and_ln222_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2455 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln222_15 = and i1 %and_ln222_14, i1 %icmp_ln220_14" [./bf16_accl.h:222]   --->   Operation 2455 'and' 'and_ln222_15' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2456 [1/1] (0.00ns) (grouped into LUT with out node maxe_69)   --->   "%maxe_68 = select i1 %and_ln222_15, i16 %maxe_67, i16 %zext_ln217_7" [./bf16_accl.h:222]   --->   Operation 2456 'select' 'maxe_68' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2457 [1/1] (0.00ns) (grouped into LUT with out node maxe_69)   --->   "%and_ln220_7 = and i1 %icmp_ln220_14, i1 %icmp_ln220_15" [./bf16_accl.h:220]   --->   Operation 2457 'and' 'and_ln220_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2458 [1/1] (0.35ns) (out node of the LUT)   --->   "%maxe_69 = select i1 %and_ln220_7, i16 0, i16 %maxe_68" [./bf16_accl.h:220]   --->   Operation 2458 'select' 'maxe_69' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2459 [1/1] (1.38ns) (out node of the LUT)   --->   "%M_63 = select i1 %and_ln222_15, i16 %trunc_ln198_15, i16 %trunc_ln198_14" [./bf16_accl.h:222]   --->   Operation 2459 'select' 'M_63' <Predicate = true> <Delay = 1.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2460 [1/1] (0.00ns) (grouped into LUT with out node round_up_24)   --->   "%round_up_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_63, i32 8" [./bf16_accl.h:230]   --->   Operation 2460 'bitselect' 'round_up_22' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2461 [1/1] (0.00ns)   --->   "%frac_keep_7 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %M_63, i32 8, i32 15" [./bf16_accl.h:230]   --->   Operation 2461 'partselect' 'frac_keep_7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2462 [1/1] (0.00ns)   --->   "%trunc_ln231_7 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %M_63, i32 8, i32 14" [./bf16_accl.h:231]   --->   Operation 2462 'partselect' 'trunc_ln231_7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2463 [1/1] (0.00ns)   --->   "%zext_ln231_7 = zext i8 %frac_keep_7" [./bf16_accl.h:231]   --->   Operation 2463 'zext' 'zext_ln231_7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2464 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_7)   --->   "%tmp_100 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %sticky_15" [./bf16_accl.h:240]   --->   Operation 2464 'bitconcatenate' 'tmp_100' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2465 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_7)   --->   "%trunc_ln240_7 = trunc i16 %M_63" [./bf16_accl.h:240]   --->   Operation 2465 'trunc' 'trunc_ln240_7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2466 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_7)   --->   "%or_ln240_44 = or i2 %trunc_ln240_7, i2 %tmp_100" [./bf16_accl.h:240]   --->   Operation 2466 'or' 'or_ln240_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2467 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_7)   --->   "%tmp_134 = partselect i5 @_ssdm_op_PartSelect.i5.i16.i32.i32, i16 %M_63, i32 2, i32 6" [./bf16_accl.h:240]   --->   Operation 2467 'partselect' 'tmp_134' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2468 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_7)   --->   "%or_ln240_7 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %tmp_134, i2 %or_ln240_44" [./bf16_accl.h:240]   --->   Operation 2468 'bitconcatenate' 'or_ln240_7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2469 [1/1] (0.81ns) (out node of the LUT)   --->   "%icmp_ln240_7 = icmp_ne  i7 %or_ln240_7, i7 0" [./bf16_accl.h:240]   --->   Operation 2469 'icmp' 'icmp_ln240_7' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2470 [1/1] (0.00ns) (grouped into LUT with out node round_up_24)   --->   "%round_up_23 = or i1 %icmp_ln240_7, i1 %round_up_22" [./bf16_accl.h:240]   --->   Operation 2470 'or' 'round_up_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2471 [1/1] (0.00ns) (grouped into LUT with out node round_up_24)   --->   "%tmp_136 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_63, i32 7" [./bf16_accl.h:244]   --->   Operation 2471 'bitselect' 'tmp_136' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2472 [1/1] (0.28ns) (out node of the LUT)   --->   "%round_up_24 = and i1 %round_up_23, i1 %tmp_136" [./bf16_accl.h:244]   --->   Operation 2472 'and' 'round_up_24' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2473 [1/1] (0.00ns)   --->   "%zext_ln238_7 = zext i1 %round_up_24" [./bf16_accl.h:238]   --->   Operation 2473 'zext' 'zext_ln238_7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2474 [1/1] (0.00ns)   --->   "%zext_ln244_14 = zext i1 %round_up_24" [./bf16_accl.h:244]   --->   Operation 2474 'zext' 'zext_ln244_14' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2475 [1/1] (0.00ns)   --->   "%zext_ln244_15 = zext i1 %round_up_24" [./bf16_accl.h:244]   --->   Operation 2475 'zext' 'zext_ln244_15' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2476 [1/1] (0.76ns)   --->   "%rounded_7 = add i9 %zext_ln238_7, i9 %zext_ln231_7" [./bf16_accl.h:244]   --->   Operation 2476 'add' 'rounded_7' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2477 [1/1] (0.76ns)   --->   "%add_ln244_8 = add i8 %zext_ln244_15, i8 %frac_keep_7" [./bf16_accl.h:244]   --->   Operation 2477 'add' 'add_ln244_8' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2478 [1/1] (0.00ns)   --->   "%tmp_137 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %rounded_7, i32 8" [./bf16_accl.h:247]   --->   Operation 2478 'bitselect' 'tmp_137' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2479 [1/1] (0.85ns)   --->   "%maxe_70 = add i16 %maxe_69, i16 1" [./bf16_accl.h:247]   --->   Operation 2479 'add' 'maxe_70' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2480 [1/1] (0.35ns)   --->   "%maxe_71 = select i1 %tmp_137, i16 %maxe_70, i16 %maxe_69" [./bf16_accl.h:247]   --->   Operation 2480 'select' 'maxe_71' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2481 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_15)   --->   "%trunc_ln247_7 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %add_ln244_8, i32 1, i32 7" [./bf16_accl.h:247]   --->   Operation 2481 'partselect' 'trunc_ln247_7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2482 [1/1] (0.77ns)   --->   "%add_ln247_14 = add i7 %zext_ln244_14, i7 %trunc_ln231_7" [./bf16_accl.h:247]   --->   Operation 2482 'add' 'add_ln247_14' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2483 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_15)   --->   "%m7_7 = select i1 %tmp_137, i7 %trunc_ln247_7, i7 %add_ln247_14" [./bf16_accl.h:247]   --->   Operation 2483 'select' 'm7_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2484 [1/1] (1.10ns)   --->   "%icmp_ln250_7 = icmp_ugt  i16 %maxe_71, i16 254" [./bf16_accl.h:250]   --->   Operation 2484 'icmp' 'icmp_ln250_7' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2485 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_7)   --->   "%shl_ln23_12 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i15, i1 %s_33, i15 0" [./bf16_accl.h:23]   --->   Operation 2485 'bitconcatenate' 'shl_ln23_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2486 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_7)   --->   "%or_ln23_14 = or i16 %shl_ln23_12, i16 32640" [./bf16_accl.h:23]   --->   Operation 2486 'or' 'or_ln23_14' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2487 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_15)   --->   "%shl_ln23_13 = shl i16 %maxe_71, i16 7" [./bf16_accl.h:23]   --->   Operation 2487 'shl' 'shl_ln23_13' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2488 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_15)   --->   "%tmp107 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i8.i7, i1 %s_33, i8 0, i7 %m7_7" [./bf16_accl.h:23]   --->   Operation 2488 'bitconcatenate' 'tmp107' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2489 [1/1] (0.36ns) (out node of the LUT)   --->   "%or_ln23_15 = or i16 %tmp107, i16 %shl_ln23_13" [./bf16_accl.h:23]   --->   Operation 2489 'or' 'or_ln23_15' <Predicate = true> <Delay = 0.36> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2490 [1/1] (0.28ns)   --->   "%or_ln142_39 = or i1 %icmp_ln134_7, i1 %or_ln142_7" [./bf16_accl.h:142]   --->   Operation 2490 'or' 'or_ln142_39' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2491 [1/1] (0.28ns)   --->   "%or_ln145_52 = or i1 %or_ln142_39, i1 %icmp_ln145_7" [./bf16_accl.h:145]   --->   Operation 2491 'or' 'or_ln145_52' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2492 [1/1] (0.00ns) (grouped into LUT with out node select_ln172_7)   --->   "%xor_ln145_7 = xor i1 %or_ln145_52, i1 1" [./bf16_accl.h:145]   --->   Operation 2492 'xor' 'xor_ln145_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2493 [1/1] (0.00ns) (grouped into LUT with out node select_ln172_7)   --->   "%and_ln172_7 = and i1 %icmp_ln172_7, i1 %xor_ln145_7" [./bf16_accl.h:172]   --->   Operation 2493 'and' 'and_ln172_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2494 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln172_7 = select i1 %and_ln172_7, i16 %select_ln174_7, i16 %or_ln23_15" [./bf16_accl.h:172]   --->   Operation 2494 'select' 'select_ln172_7' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2495 [1/1] (0.28ns)   --->   "%or_ln172_7 = or i1 %or_ln145_52, i1 %icmp_ln172_7" [./bf16_accl.h:172]   --->   Operation 2495 'or' 'or_ln172_7' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2496 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_7)   --->   "%or_ln207_7 = or i1 %or_ln172_7, i1 %icmp_ln207_7" [./bf16_accl.h:207]   --->   Operation 2496 'or' 'or_ln207_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2497 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_7)   --->   "%xor_ln207_7 = xor i1 %or_ln207_7, i1 1" [./bf16_accl.h:207]   --->   Operation 2497 'xor' 'xor_ln207_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2498 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_7)   --->   "%and_ln250_7 = and i1 %icmp_ln250_7, i1 %xor_ln207_7" [./bf16_accl.h:250]   --->   Operation 2498 'and' 'and_ln250_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2499 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln250_7 = select i1 %and_ln250_7, i16 %or_ln23_14, i16 %select_ln172_7" [./bf16_accl.h:250]   --->   Operation 2499 'select' 'select_ln250_7' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2500 [1/1] (0.00ns) (grouped into LUT with out node select_ln135_7)   --->   "%and_ln135_14 = and i1 %icmp_ln134_7, i1 %icmp_ln135_7" [./bf16_accl.h:135]   --->   Operation 2500 'and' 'and_ln135_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2501 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln135_7 = select i1 %and_ln135_14, i16 %select_ln138_7, i16 %select_ln250_7" [./bf16_accl.h:135]   --->   Operation 2501 'select' 'select_ln135_7' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2502 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_7)   --->   "%xor_ln135_7 = xor i1 %icmp_ln135_7, i1 1" [./bf16_accl.h:135]   --->   Operation 2502 'xor' 'xor_ln135_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2503 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_7)   --->   "%and_ln135_15 = and i1 %icmp_ln134_7, i1 %xor_ln135_7" [./bf16_accl.h:135]   --->   Operation 2503 'and' 'and_ln135_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2504 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_7)   --->   "%xor_ln142_7 = xor i1 %or_ln142_39, i1 1" [./bf16_accl.h:142]   --->   Operation 2504 'xor' 'xor_ln142_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2505 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_7)   --->   "%and_ln145_7 = and i1 %icmp_ln145_7, i1 %xor_ln142_7" [./bf16_accl.h:145]   --->   Operation 2505 'and' 'and_ln145_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2506 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_7)   --->   "%or_ln145_53 = or i1 %and_ln135_15, i1 %and_ln145_7" [./bf16_accl.h:145]   --->   Operation 2506 'or' 'or_ln145_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2507 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln145_7 = select i1 %or_ln145_53, i16 %a_bits_assign_7_load, i16 %select_ln135_7" [./bf16_accl.h:145]   --->   Operation 2507 'select' 'select_ln145_7' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2508 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_7)   --->   "%xor_ln134_7 = xor i1 %icmp_ln134_7, i1 1" [./bf16_accl.h:134]   --->   Operation 2508 'xor' 'xor_ln134_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2509 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_7)   --->   "%and_ln142_7 = and i1 %or_ln142_7, i1 %xor_ln134_7" [./bf16_accl.h:142]   --->   Operation 2509 'and' 'and_ln142_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2510 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_7)   --->   "%select_ln142_7 = select i1 %and_ln142_7, i16 %e_b_7, i16 %select_ln145_7" [./bf16_accl.h:142]   --->   Operation 2510 'select' 'select_ln142_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2511 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_7)   --->   "%xor_ln172_7 = xor i1 %or_ln172_7, i1 1" [./bf16_accl.h:172]   --->   Operation 2511 'xor' 'xor_ln172_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2512 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_7)   --->   "%and_ln207_7 = and i1 %icmp_ln207_7, i1 %xor_ln172_7" [./bf16_accl.h:207]   --->   Operation 2512 'and' 'and_ln207_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2513 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln207_7 = select i1 %and_ln207_7, i16 0, i16 %select_ln142_7" [./bf16_accl.h:207]   --->   Operation 2513 'select' 'select_ln207_7' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2514 [1/1] (0.00ns)   --->   "%tmp_138 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_assign_8_load, i32 15" [./bf16_accl.h:127]   --->   Operation 2514 'bitselect' 'tmp_138' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2515 [1/1] (0.00ns)   --->   "%ea_8 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %a_bits_assign_8_load, i32 7, i32 14" [./bf16_accl.h:128]   --->   Operation 2515 'partselect' 'ea_8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2516 [1/1] (0.00ns)   --->   "%zext_ln129_16 = zext i7 %ma_8" [./bf16_accl.h:129]   --->   Operation 2516 'zext' 'zext_ln129_16' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2517 [1/1] (0.84ns)   --->   "%icmp_ln134_8 = icmp_eq  i8 %ea_8, i8 255" [./bf16_accl.h:134]   --->   Operation 2517 'icmp' 'icmp_ln134_8' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2518 [1/1] (0.81ns)   --->   "%icmp_ln135_8 = icmp_eq  i7 %ma_8, i7 0" [./bf16_accl.h:135]   --->   Operation 2518 'icmp' 'icmp_ln135_8' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2519 [1/1] (0.84ns)   --->   "%icmp_ln142_8 = icmp_eq  i8 %eb_8, i8 255" [./bf16_accl.h:142]   --->   Operation 2519 'icmp' 'icmp_ln142_8' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2520 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144_8)   --->   "%trunc_ln144_8 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %a_bits_assign_8_load, i32 7, i32 13" [./bf16_accl.h:144]   --->   Operation 2520 'partselect' 'trunc_ln144_8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2521 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144_8)   --->   "%or_ln144_38 = or i7 %trunc_ln144_8, i7 %ma_8" [./bf16_accl.h:144]   --->   Operation 2521 'or' 'or_ln144_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2522 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144_8)   --->   "%tmp_141 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_assign_8_load, i32 14" [./bf16_accl.h:144]   --->   Operation 2522 'bitselect' 'tmp_141' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2523 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144_8)   --->   "%or_ln144_8 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_141, i7 %or_ln144_38" [./bf16_accl.h:144]   --->   Operation 2523 'bitconcatenate' 'or_ln144_8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2524 [1/1] (0.84ns) (out node of the LUT)   --->   "%icmp_ln144_8 = icmp_eq  i8 %or_ln144_8, i8 0" [./bf16_accl.h:144]   --->   Operation 2524 'icmp' 'icmp_ln144_8' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2525 [1/1] (0.28ns)   --->   "%or_ln142_8 = or i1 %icmp_ln142_8, i1 %icmp_ln144_8" [./bf16_accl.h:142]   --->   Operation 2525 'or' 'or_ln142_8' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2526 [1/1] (0.00ns) (grouped into LUT with out node select_ln138_8)   --->   "%xor_ln138_8 = xor i1 %tmp_138, i1 %tmp_139" [./bf16_accl.h:138]   --->   Operation 2526 'xor' 'xor_ln138_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2527 [1/1] (0.00ns) (grouped into LUT with out node select_ln138_8)   --->   "%and_ln138_16 = and i1 %icmp_ln138_8, i1 %xor_ln138_8" [./bf16_accl.h:138]   --->   Operation 2527 'and' 'and_ln138_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2528 [1/1] (0.00ns) (grouped into LUT with out node select_ln138_8)   --->   "%and_ln138_17 = and i1 %and_ln138_16, i1 %icmp_ln142_8" [./bf16_accl.h:138]   --->   Operation 2528 'and' 'and_ln138_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2529 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln138_8 = select i1 %and_ln138_17, i16 32641, i16 %a_bits_assign_8_load" [./bf16_accl.h:138]   --->   Operation 2529 'select' 'select_ln138_8' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2530 [1/1] (0.84ns)   --->   "%icmp_ln158_16 = icmp_ne  i8 %ea_8, i8 0" [./bf16_accl.h:158]   --->   Operation 2530 'icmp' 'icmp_ln158_16' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2531 [1/1] (0.00ns)   --->   "%or_ln158_15 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %ma_8" [./bf16_accl.h:158]   --->   Operation 2531 'bitconcatenate' 'or_ln158_15' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2532 [1/1] (0.39ns)   --->   "%select_ln158_16 = select i1 %icmp_ln158_16, i8 %or_ln158_15, i8 %zext_ln129_16" [./bf16_accl.h:158]   --->   Operation 2532 'select' 'select_ln158_16' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2533 [1/1] (0.00ns)   --->   "%A_16 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln158_16, i8 0" [./bf16_accl.h:159]   --->   Operation 2533 'bitconcatenate' 'A_16' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2534 [1/1] (0.00ns)   --->   "%B_16 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln158_17, i8 0" [./bf16_accl.h:159]   --->   Operation 2534 'bitconcatenate' 'B_16' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2535 [1/1] (0.84ns)   --->   "%icmp_ln162_8 = icmp_eq  i8 %ea_8, i8 0" [./bf16_accl.h:162]   --->   Operation 2535 'icmp' 'icmp_ln162_8' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2536 [1/1] (0.39ns)   --->   "%ea1_8 = select i1 %icmp_ln162_8, i8 1, i8 %ea_8" [./bf16_accl.h:162]   --->   Operation 2536 'select' 'ea1_8' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2537 [1/1] (0.84ns)   --->   "%icmp_ln166_8 = icmp_ult  i8 %ea1_8, i8 %eb1_8" [./bf16_accl.h:166]   --->   Operation 2537 'icmp' 'icmp_ln166_8' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2538 [1/1] (0.28ns)   --->   "%xor_ln166_8 = xor i1 %icmp_ln166_8, i1 1" [./bf16_accl.h:166]   --->   Operation 2538 'xor' 'xor_ln166_8' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2539 [1/1] (0.00ns) (grouped into LUT with out node maxe_73)   --->   "%maxe_72 = select i1 %xor_ln166_8, i8 %ea_8, i8 %eb_8" [./bf16_accl.h:166]   --->   Operation 2539 'select' 'maxe_72' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2540 [1/1] (0.00ns)   --->   "%zext_ln167_16 = zext i8 %ea1_8" [./bf16_accl.h:167]   --->   Operation 2540 'zext' 'zext_ln167_16' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2541 [1/1] (0.00ns)   --->   "%zext_ln167_17 = zext i8 %eb1_8" [./bf16_accl.h:167]   --->   Operation 2541 'zext' 'zext_ln167_17' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2542 [1/1] (0.76ns)   --->   "%sub_ln167_16 = sub i9 %zext_ln167_16, i9 %zext_ln167_17" [./bf16_accl.h:167]   --->   Operation 2542 'sub' 'sub_ln167_16' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2543 [1/1] (0.76ns)   --->   "%sub_ln167_17 = sub i9 %zext_ln167_17, i9 %zext_ln167_16" [./bf16_accl.h:167]   --->   Operation 2543 'sub' 'sub_ln167_17' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2544 [1/1] (0.39ns)   --->   "%diff_8 = select i1 %xor_ln166_8, i9 %sub_ln167_16, i9 %sub_ln167_17" [./bf16_accl.h:167]   --->   Operation 2544 'select' 'diff_8' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2545 [1/1] (0.00ns)   --->   "%sext_ln167_8 = sext i9 %diff_8" [./bf16_accl.h:167]   --->   Operation 2545 'sext' 'sext_ln167_8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2546 [1/1] (0.88ns)   --->   "%icmp_ln172_8 = icmp_sgt  i9 %diff_8, i9 11" [./bf16_accl.h:172]   --->   Operation 2546 'icmp' 'icmp_ln172_8' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2547 [1/1] (0.00ns) (grouped into LUT with out node select_ln172_8)   --->   "%select_ln174_8 = select i1 %xor_ln166_8, i16 %a_bits_assign_8_load, i16 %e_b_8" [./bf16_accl.h:174]   --->   Operation 2547 'select' 'select_ln174_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2548 [1/1] (0.84ns)   --->   "%icmp_ln178_8 = icmp_ult  i8 %ea1_8, i8 %eb1_8" [./bf16_accl.h:178]   --->   Operation 2548 'icmp' 'icmp_ln178_8' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2549 [1/1] (0.39ns) (out node of the LUT)   --->   "%maxe_73 = select i1 %icmp_ln178_8, i8 %eb_8, i8 %maxe_72" [./bf16_accl.h:178]   --->   Operation 2549 'select' 'maxe_73' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2550 [1/1] (0.00ns)   --->   "%zext_ln178_24 = zext i8 %maxe_73" [./bf16_accl.h:178]   --->   Operation 2550 'zext' 'zext_ln178_24' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2551 [1/1] (0.35ns)   --->   "%B_17 = select i1 %icmp_ln178_8, i16 %A_16, i16 %B_16" [./bf16_accl.h:178]   --->   Operation 2551 'select' 'B_17' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2552 [1/1] (0.35ns)   --->   "%A_17 = select i1 %icmp_ln178_8, i16 %B_16, i16 %A_16" [./bf16_accl.h:178]   --->   Operation 2552 'select' 'A_17' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2553 [1/1] (0.00ns)   --->   "%zext_ln178_26 = zext i16 %A_17" [./bf16_accl.h:178]   --->   Operation 2553 'zext' 'zext_ln178_26' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2554 [1/1] (0.17ns)   --->   "%sb_8 = select i1 %icmp_ln178_8, i1 %tmp_138, i1 %tmp_139" [./bf16_accl.h:178]   --->   Operation 2554 'select' 'sb_8' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2555 [1/1] (0.17ns)   --->   "%sa_8 = select i1 %icmp_ln178_8, i1 %tmp_139, i1 %tmp_138" [./bf16_accl.h:178]   --->   Operation 2555 'select' 'sa_8' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2556 [1/1] (0.00ns)   --->   "%tmp_143 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %diff_8, i32 1, i32 8" [./bf16_accl.h:182]   --->   Operation 2556 'partselect' 'tmp_143' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2557 [1/1] (0.84ns)   --->   "%icmp_ln182_8 = icmp_slt  i8 %tmp_143, i8 1" [./bf16_accl.h:182]   --->   Operation 2557 'icmp' 'icmp_ln182_8' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2558 [1/1] (0.88ns)   --->   "%icmp_ln184_8 = icmp_eq  i9 %diff_8, i9 0" [./bf16_accl.h:184]   --->   Operation 2558 'icmp' 'icmp_ln184_8' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2559 [1/1] (0.00ns) (grouped into LUT with out node B_aln_26)   --->   "%lshr_ln184_8 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %B_17, i32 1, i32 15" [./bf16_accl.h:184]   --->   Operation 2559 'partselect' 'lshr_ln184_8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2560 [1/1] (0.00ns) (grouped into LUT with out node B_aln_26)   --->   "%zext_ln184_8 = zext i15 %lshr_ln184_8" [./bf16_accl.h:184]   --->   Operation 2560 'zext' 'zext_ln184_8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2561 [1/1] (0.00ns) (grouped into LUT with out node B_aln_26)   --->   "%B_aln_24 = select i1 %icmp_ln184_8, i16 %B_17, i16 %zext_ln184_8" [./bf16_accl.h:184]   --->   Operation 2561 'select' 'B_aln_24' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2562 [1/1] (0.00ns) (grouped into LUT with out node add_ln191_8)   --->   "%shl_ln191_8 = shl i32 1, i32 %sext_ln167_8" [./bf16_accl.h:191]   --->   Operation 2562 'shl' 'shl_ln191_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2563 [1/1] (0.00ns) (grouped into LUT with out node add_ln191_8)   --->   "%trunc_ln191_8 = trunc i32 %shl_ln191_8" [./bf16_accl.h:191]   --->   Operation 2563 'trunc' 'trunc_ln191_8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2564 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln191_8 = add i16 %trunc_ln191_8, i16 65535" [./bf16_accl.h:191]   --->   Operation 2564 'add' 'add_ln191_8' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2565 [1/1] (0.00ns) (grouped into LUT with out node sticky_16)   --->   "%lost_8 = and i16 %add_ln191_8, i16 %B_17" [./bf16_accl.h:191]   --->   Operation 2565 'and' 'lost_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2566 [1/1] (1.10ns) (out node of the LUT)   --->   "%sticky_16 = icmp_ne  i16 %lost_8, i16 0" [./bf16_accl.h:192]   --->   Operation 2566 'icmp' 'sticky_16' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2567 [1/1] (0.00ns) (grouped into LUT with out node B_aln_26)   --->   "%sext_ln167_8cast = trunc i32 %sext_ln167_8" [./bf16_accl.h:193]   --->   Operation 2567 'trunc' 'sext_ln167_8cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2568 [1/1] (0.00ns) (grouped into LUT with out node B_aln_26)   --->   "%B_aln_25 = lshr i16 %B_17, i16 %sext_ln167_8cast" [./bf16_accl.h:193]   --->   Operation 2568 'lshr' 'B_aln_25' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2569 [1/1] (0.90ns) (out node of the LUT)   --->   "%B_aln_26 = select i1 %icmp_ln182_8, i16 %B_aln_24, i16 %B_aln_25" [./bf16_accl.h:182]   --->   Operation 2569 'select' 'B_aln_26' <Predicate = true> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2570 [1/1] (0.00ns)   --->   "%zext_ln181_8 = zext i16 %B_aln_26" [./bf16_accl.h:181]   --->   Operation 2570 'zext' 'zext_ln181_8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2571 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_8)   --->   "%xor_ln182_8 = xor i1 %icmp_ln182_8, i1 1" [./bf16_accl.h:182]   --->   Operation 2571 'xor' 'xor_ln182_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2572 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_8)   --->   "%sticky_17 = and i1 %sticky_16, i1 %xor_ln182_8" [./bf16_accl.h:182]   --->   Operation 2572 'and' 'sticky_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2573 [1/1] (0.28ns)   --->   "%xor_ln200_8 = xor i1 %sa_8, i1 %sb_8" [./bf16_accl.h:200]   --->   Operation 2573 'xor' 'xor_ln200_8' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2574 [1/1] (0.85ns)   --->   "%M_64 = add i17 %zext_ln181_8, i17 %zext_ln178_26" [./bf16_accl.h:201]   --->   Operation 2574 'add' 'M_64' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2575 [1/1] (0.00ns) (grouped into LUT with out node M_68)   --->   "%zext_ln198_16 = zext i17 %M_64" [./bf16_accl.h:198]   --->   Operation 2575 'zext' 'zext_ln198_16' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2576 [1/1] (1.10ns)   --->   "%icmp_ln203_8 = icmp_ult  i16 %A_17, i16 %B_aln_26" [./bf16_accl.h:203]   --->   Operation 2576 'icmp' 'icmp_ln203_8' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2577 [1/1] (0.28ns)   --->   "%xor_ln203_8 = xor i1 %icmp_ln203_8, i1 1" [./bf16_accl.h:203]   --->   Operation 2577 'xor' 'xor_ln203_8' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2578 [1/1] (0.85ns)   --->   "%M_65 = sub i17 %zext_ln178_26, i17 %zext_ln181_8" [./bf16_accl.h:203]   --->   Operation 2578 'sub' 'M_65' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2579 [1/1] (0.85ns)   --->   "%M_66 = sub i17 %zext_ln181_8, i17 %zext_ln178_26" [./bf16_accl.h:204]   --->   Operation 2579 'sub' 'M_66' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2580 [1/1] (0.00ns) (grouped into LUT with out node M_68)   --->   "%M_67 = select i1 %xor_ln203_8, i17 %M_65, i17 %M_66" [./bf16_accl.h:203]   --->   Operation 2580 'select' 'M_67' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2581 [1/1] (0.00ns) (grouped into LUT with out node M_68)   --->   "%sext_ln203_8 = sext i17 %M_67" [./bf16_accl.h:203]   --->   Operation 2581 'sext' 'sext_ln203_8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2582 [1/1] (0.00ns) (grouped into LUT with out node s_37)   --->   "%s_36 = select i1 %xor_ln203_8, i1 %sa_8, i1 %sb_8" [./bf16_accl.h:203]   --->   Operation 2582 'select' 's_36' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2583 [1/1] (0.35ns) (out node of the LUT)   --->   "%M_68 = select i1 %xor_ln200_8, i18 %sext_ln203_8, i18 %zext_ln198_16" [./bf16_accl.h:200]   --->   Operation 2583 'select' 'M_68' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2584 [1/1] (0.17ns) (out node of the LUT)   --->   "%s_37 = select i1 %xor_ln200_8, i1 %s_36, i1 %sb_8" [./bf16_accl.h:200]   --->   Operation 2584 'select' 's_37' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2585 [1/1] (1.08ns)   --->   "%icmp_ln207_8 = icmp_eq  i18 %M_68, i18 0" [./bf16_accl.h:207]   --->   Operation 2585 'icmp' 'icmp_ln207_8' <Predicate = true> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2586 [1/1] (0.00ns)   --->   "%tmp_144 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %M_68, i32 16, i32 17" [./bf16_accl.h:217]   --->   Operation 2586 'partselect' 'tmp_144' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2587 [1/1] (0.44ns)   --->   "%icmp_ln217_8 = icmp_ne  i2 %tmp_144, i2 0" [./bf16_accl.h:217]   --->   Operation 2587 'icmp' 'icmp_ln217_8' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2588 [1/1] (0.00ns)   --->   "%trunc_ln217_8 = partselect i17 @_ssdm_op_PartSelect.i17.i18.i32.i32, i18 %M_68, i32 1, i32 17" [./bf16_accl.h:217]   --->   Operation 2588 'partselect' 'trunc_ln217_8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2589 [1/1] (0.00ns)   --->   "%sext_ln217_8 = sext i17 %trunc_ln217_8" [./bf16_accl.h:217]   --->   Operation 2589 'sext' 'sext_ln217_8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2590 [1/1] (0.76ns)   --->   "%maxe_74 = add i9 %zext_ln178_24, i9 1" [./bf16_accl.h:217]   --->   Operation 2590 'add' 'maxe_74' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2591 [1/1] (0.39ns)   --->   "%maxe_75 = select i1 %icmp_ln217_8, i9 %maxe_74, i9 %zext_ln178_24" [./bf16_accl.h:217]   --->   Operation 2591 'select' 'maxe_75' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2592 [1/1] (0.00ns)   --->   "%zext_ln217_8 = zext i9 %maxe_75" [./bf16_accl.h:217]   --->   Operation 2592 'zext' 'zext_ln217_8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2593 [1/1] (0.36ns)   --->   "%M_69 = select i1 %icmp_ln217_8, i18 %sext_ln217_8, i18 %M_68" [./bf16_accl.h:217]   --->   Operation 2593 'select' 'M_69' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2594 [1/1] (0.00ns)   --->   "%sext_ln198_8 = sext i18 %M_69" [./bf16_accl.h:198]   --->   Operation 2594 'sext' 'sext_ln198_8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2595 [1/1] (0.00ns)   --->   "%zext_ln198_17 = zext i31 %sext_ln198_8" [./bf16_accl.h:198]   --->   Operation 2595 'zext' 'zext_ln198_17' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2596 [1/1] (0.00ns) (grouped into LUT with out node M_71)   --->   "%trunc_ln198_16 = trunc i18 %M_69" [./bf16_accl.h:198]   --->   Operation 2596 'trunc' 'trunc_ln198_16' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2597 [1/1] (0.00ns)   --->   "%tmp_146 = partselect i3 @_ssdm_op_PartSelect.i3.i18.i32.i32, i18 %M_69, i32 15, i32 17" [./bf16_accl.h:220]   --->   Operation 2597 'partselect' 'tmp_146' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2598 [1/1] (0.58ns)   --->   "%icmp_ln220_16 = icmp_eq  i3 %tmp_146, i3 0" [./bf16_accl.h:220]   --->   Operation 2598 'icmp' 'icmp_ln220_16' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2599 [1/1] (0.88ns)   --->   "%icmp_ln220_17 = icmp_eq  i9 %maxe_75, i9 0" [./bf16_accl.h:220]   --->   Operation 2599 'icmp' 'icmp_ln220_17' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2600 [1/1] (0.00ns)   --->   "%tmp_69 = ctlz i32 @llvm.ctlz.i32, i32 %zext_ln198_17, i1 1" [./bf16_accl.h:20]   --->   Operation 2600 'ctlz' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2601 [1/1] (1.01ns)   --->   "%lz_16 = add i32 %tmp_69, i32 4294967280" [./bf16_accl.h:221]   --->   Operation 2601 'add' 'lz_16' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2602 [1/1] (0.99ns)   --->   "%icmp_ln222_8 = icmp_sgt  i32 %lz_16, i32 0" [./bf16_accl.h:222]   --->   Operation 2602 'icmp' 'icmp_ln222_8' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2603 [1/1] (0.00ns)   --->   "%zext_ln223_8 = zext i9 %maxe_75" [./bf16_accl.h:223]   --->   Operation 2603 'zext' 'zext_ln223_8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2604 [1/1] (0.99ns)   --->   "%icmp_ln223_8 = icmp_slt  i32 %lz_16, i32 %zext_ln223_8" [./bf16_accl.h:223]   --->   Operation 2604 'icmp' 'icmp_ln223_8' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2605 [1/1] (0.00ns) (grouped into LUT with out node lz_17)   --->   "%xor_ln223_8 = xor i1 %icmp_ln223_8, i1 1" [./bf16_accl.h:223]   --->   Operation 2605 'xor' 'xor_ln223_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2606 [1/1] (0.44ns) (out node of the LUT)   --->   "%lz_17 = select i1 %xor_ln223_8, i32 %zext_ln223_8, i32 %lz_16" [./bf16_accl.h:223]   --->   Operation 2606 'select' 'lz_17' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2607 [1/1] (0.00ns) (grouped into LUT with out node M_71)   --->   "%M_70 = shl i32 %zext_ln198_17, i32 %lz_17" [./bf16_accl.h:224]   --->   Operation 2607 'shl' 'M_70' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2608 [1/1] (0.00ns) (grouped into LUT with out node M_71)   --->   "%trunc_ln198_17 = trunc i32 %M_70" [./bf16_accl.h:198]   --->   Operation 2608 'trunc' 'trunc_ln198_17' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2609 [1/1] (0.00ns)   --->   "%trunc_ln225_8 = trunc i32 %lz_17" [./bf16_accl.h:225]   --->   Operation 2609 'trunc' 'trunc_ln225_8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2610 [1/1] (0.85ns)   --->   "%maxe_76 = sub i16 %zext_ln217_8, i16 %trunc_ln225_8" [./bf16_accl.h:225]   --->   Operation 2610 'sub' 'maxe_76' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2611 [1/1] (0.00ns) (grouped into LUT with out node and_ln222_17)   --->   "%xor_ln220_8 = xor i1 %icmp_ln220_17, i1 1" [./bf16_accl.h:220]   --->   Operation 2611 'xor' 'xor_ln220_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2612 [1/1] (0.00ns) (grouped into LUT with out node and_ln222_17)   --->   "%and_ln222_16 = and i1 %icmp_ln222_8, i1 %xor_ln220_8" [./bf16_accl.h:222]   --->   Operation 2612 'and' 'and_ln222_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2613 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln222_17 = and i1 %and_ln222_16, i1 %icmp_ln220_16" [./bf16_accl.h:222]   --->   Operation 2613 'and' 'and_ln222_17' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2614 [1/1] (0.00ns) (grouped into LUT with out node maxe_78)   --->   "%maxe_77 = select i1 %and_ln222_17, i16 %maxe_76, i16 %zext_ln217_8" [./bf16_accl.h:222]   --->   Operation 2614 'select' 'maxe_77' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2615 [1/1] (0.00ns) (grouped into LUT with out node maxe_78)   --->   "%and_ln220_8 = and i1 %icmp_ln220_16, i1 %icmp_ln220_17" [./bf16_accl.h:220]   --->   Operation 2615 'and' 'and_ln220_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2616 [1/1] (0.35ns) (out node of the LUT)   --->   "%maxe_78 = select i1 %and_ln220_8, i16 0, i16 %maxe_77" [./bf16_accl.h:220]   --->   Operation 2616 'select' 'maxe_78' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2617 [1/1] (1.38ns) (out node of the LUT)   --->   "%M_71 = select i1 %and_ln222_17, i16 %trunc_ln198_17, i16 %trunc_ln198_16" [./bf16_accl.h:222]   --->   Operation 2617 'select' 'M_71' <Predicate = true> <Delay = 1.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2618 [1/1] (0.00ns) (grouped into LUT with out node round_up_27)   --->   "%round_up_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_71, i32 8" [./bf16_accl.h:230]   --->   Operation 2618 'bitselect' 'round_up_25' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2619 [1/1] (0.00ns)   --->   "%frac_keep_8 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %M_71, i32 8, i32 15" [./bf16_accl.h:230]   --->   Operation 2619 'partselect' 'frac_keep_8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2620 [1/1] (0.00ns)   --->   "%trunc_ln231_8 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %M_71, i32 8, i32 14" [./bf16_accl.h:231]   --->   Operation 2620 'partselect' 'trunc_ln231_8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2621 [1/1] (0.00ns)   --->   "%zext_ln231_8 = zext i8 %frac_keep_8" [./bf16_accl.h:231]   --->   Operation 2621 'zext' 'zext_ln231_8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2622 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_8)   --->   "%tmp_105 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %sticky_17" [./bf16_accl.h:240]   --->   Operation 2622 'bitconcatenate' 'tmp_105' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2623 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_8)   --->   "%trunc_ln240_8 = trunc i16 %M_71" [./bf16_accl.h:240]   --->   Operation 2623 'trunc' 'trunc_ln240_8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2624 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_8)   --->   "%or_ln240_46 = or i2 %trunc_ln240_8, i2 %tmp_105" [./bf16_accl.h:240]   --->   Operation 2624 'or' 'or_ln240_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2625 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_8)   --->   "%tmp_148 = partselect i5 @_ssdm_op_PartSelect.i5.i16.i32.i32, i16 %M_71, i32 2, i32 6" [./bf16_accl.h:240]   --->   Operation 2625 'partselect' 'tmp_148' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2626 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_8)   --->   "%or_ln240_8 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %tmp_148, i2 %or_ln240_46" [./bf16_accl.h:240]   --->   Operation 2626 'bitconcatenate' 'or_ln240_8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2627 [1/1] (0.81ns) (out node of the LUT)   --->   "%icmp_ln240_8 = icmp_ne  i7 %or_ln240_8, i7 0" [./bf16_accl.h:240]   --->   Operation 2627 'icmp' 'icmp_ln240_8' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2628 [1/1] (0.00ns) (grouped into LUT with out node round_up_27)   --->   "%round_up_26 = or i1 %icmp_ln240_8, i1 %round_up_25" [./bf16_accl.h:240]   --->   Operation 2628 'or' 'round_up_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2629 [1/1] (0.00ns) (grouped into LUT with out node round_up_27)   --->   "%tmp_149 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_71, i32 7" [./bf16_accl.h:244]   --->   Operation 2629 'bitselect' 'tmp_149' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2630 [1/1] (0.28ns) (out node of the LUT)   --->   "%round_up_27 = and i1 %round_up_26, i1 %tmp_149" [./bf16_accl.h:244]   --->   Operation 2630 'and' 'round_up_27' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2631 [1/1] (0.00ns)   --->   "%zext_ln238_8 = zext i1 %round_up_27" [./bf16_accl.h:238]   --->   Operation 2631 'zext' 'zext_ln238_8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2632 [1/1] (0.00ns)   --->   "%zext_ln244_16 = zext i1 %round_up_27" [./bf16_accl.h:244]   --->   Operation 2632 'zext' 'zext_ln244_16' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2633 [1/1] (0.00ns)   --->   "%zext_ln244_17 = zext i1 %round_up_27" [./bf16_accl.h:244]   --->   Operation 2633 'zext' 'zext_ln244_17' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2634 [1/1] (0.76ns)   --->   "%rounded_8 = add i9 %zext_ln238_8, i9 %zext_ln231_8" [./bf16_accl.h:244]   --->   Operation 2634 'add' 'rounded_8' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2635 [1/1] (0.76ns)   --->   "%add_ln244_9 = add i8 %zext_ln244_17, i8 %frac_keep_8" [./bf16_accl.h:244]   --->   Operation 2635 'add' 'add_ln244_9' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2636 [1/1] (0.00ns)   --->   "%tmp_151 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %rounded_8, i32 8" [./bf16_accl.h:247]   --->   Operation 2636 'bitselect' 'tmp_151' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2637 [1/1] (0.85ns)   --->   "%maxe_79 = add i16 %maxe_78, i16 1" [./bf16_accl.h:247]   --->   Operation 2637 'add' 'maxe_79' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2638 [1/1] (0.35ns)   --->   "%maxe_80 = select i1 %tmp_151, i16 %maxe_79, i16 %maxe_78" [./bf16_accl.h:247]   --->   Operation 2638 'select' 'maxe_80' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2639 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_17)   --->   "%trunc_ln247_8 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %add_ln244_9, i32 1, i32 7" [./bf16_accl.h:247]   --->   Operation 2639 'partselect' 'trunc_ln247_8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2640 [1/1] (0.77ns)   --->   "%add_ln247_16 = add i7 %zext_ln244_16, i7 %trunc_ln231_8" [./bf16_accl.h:247]   --->   Operation 2640 'add' 'add_ln247_16' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2641 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_17)   --->   "%m7_8 = select i1 %tmp_151, i7 %trunc_ln247_8, i7 %add_ln247_16" [./bf16_accl.h:247]   --->   Operation 2641 'select' 'm7_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2642 [1/1] (1.10ns)   --->   "%icmp_ln250_8 = icmp_ugt  i16 %maxe_80, i16 254" [./bf16_accl.h:250]   --->   Operation 2642 'icmp' 'icmp_ln250_8' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2643 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_8)   --->   "%shl_ln23_14 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i15, i1 %s_37, i15 0" [./bf16_accl.h:23]   --->   Operation 2643 'bitconcatenate' 'shl_ln23_14' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2644 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_8)   --->   "%or_ln23_16 = or i16 %shl_ln23_14, i16 32640" [./bf16_accl.h:23]   --->   Operation 2644 'or' 'or_ln23_16' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2645 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_17)   --->   "%shl_ln23_15 = shl i16 %maxe_80, i16 7" [./bf16_accl.h:23]   --->   Operation 2645 'shl' 'shl_ln23_15' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2646 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_17)   --->   "%tmp112 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i8.i7, i1 %s_37, i8 0, i7 %m7_8" [./bf16_accl.h:23]   --->   Operation 2646 'bitconcatenate' 'tmp112' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2647 [1/1] (0.36ns) (out node of the LUT)   --->   "%or_ln23_17 = or i16 %tmp112, i16 %shl_ln23_15" [./bf16_accl.h:23]   --->   Operation 2647 'or' 'or_ln23_17' <Predicate = true> <Delay = 0.36> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2648 [1/1] (0.28ns)   --->   "%or_ln142_40 = or i1 %icmp_ln134_8, i1 %or_ln142_8" [./bf16_accl.h:142]   --->   Operation 2648 'or' 'or_ln142_40' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2649 [1/1] (0.28ns)   --->   "%or_ln145_55 = or i1 %or_ln142_40, i1 %icmp_ln145_8" [./bf16_accl.h:145]   --->   Operation 2649 'or' 'or_ln145_55' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2650 [1/1] (0.00ns) (grouped into LUT with out node select_ln172_8)   --->   "%xor_ln145_8 = xor i1 %or_ln145_55, i1 1" [./bf16_accl.h:145]   --->   Operation 2650 'xor' 'xor_ln145_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2651 [1/1] (0.00ns) (grouped into LUT with out node select_ln172_8)   --->   "%and_ln172_8 = and i1 %icmp_ln172_8, i1 %xor_ln145_8" [./bf16_accl.h:172]   --->   Operation 2651 'and' 'and_ln172_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2652 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln172_8 = select i1 %and_ln172_8, i16 %select_ln174_8, i16 %or_ln23_17" [./bf16_accl.h:172]   --->   Operation 2652 'select' 'select_ln172_8' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2653 [1/1] (0.28ns)   --->   "%or_ln172_8 = or i1 %or_ln145_55, i1 %icmp_ln172_8" [./bf16_accl.h:172]   --->   Operation 2653 'or' 'or_ln172_8' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2654 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_8)   --->   "%or_ln207_8 = or i1 %or_ln172_8, i1 %icmp_ln207_8" [./bf16_accl.h:207]   --->   Operation 2654 'or' 'or_ln207_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2655 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_8)   --->   "%xor_ln207_8 = xor i1 %or_ln207_8, i1 1" [./bf16_accl.h:207]   --->   Operation 2655 'xor' 'xor_ln207_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2656 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_8)   --->   "%and_ln250_8 = and i1 %icmp_ln250_8, i1 %xor_ln207_8" [./bf16_accl.h:250]   --->   Operation 2656 'and' 'and_ln250_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2657 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln250_8 = select i1 %and_ln250_8, i16 %or_ln23_16, i16 %select_ln172_8" [./bf16_accl.h:250]   --->   Operation 2657 'select' 'select_ln250_8' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2658 [1/1] (0.00ns) (grouped into LUT with out node select_ln135_8)   --->   "%and_ln135_16 = and i1 %icmp_ln134_8, i1 %icmp_ln135_8" [./bf16_accl.h:135]   --->   Operation 2658 'and' 'and_ln135_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2659 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln135_8 = select i1 %and_ln135_16, i16 %select_ln138_8, i16 %select_ln250_8" [./bf16_accl.h:135]   --->   Operation 2659 'select' 'select_ln135_8' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2660 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_8)   --->   "%xor_ln135_8 = xor i1 %icmp_ln135_8, i1 1" [./bf16_accl.h:135]   --->   Operation 2660 'xor' 'xor_ln135_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2661 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_8)   --->   "%and_ln135_17 = and i1 %icmp_ln134_8, i1 %xor_ln135_8" [./bf16_accl.h:135]   --->   Operation 2661 'and' 'and_ln135_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2662 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_8)   --->   "%xor_ln142_8 = xor i1 %or_ln142_40, i1 1" [./bf16_accl.h:142]   --->   Operation 2662 'xor' 'xor_ln142_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2663 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_8)   --->   "%and_ln145_8 = and i1 %icmp_ln145_8, i1 %xor_ln142_8" [./bf16_accl.h:145]   --->   Operation 2663 'and' 'and_ln145_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2664 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_8)   --->   "%or_ln145_56 = or i1 %and_ln135_17, i1 %and_ln145_8" [./bf16_accl.h:145]   --->   Operation 2664 'or' 'or_ln145_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2665 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln145_8 = select i1 %or_ln145_56, i16 %a_bits_assign_8_load, i16 %select_ln135_8" [./bf16_accl.h:145]   --->   Operation 2665 'select' 'select_ln145_8' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2666 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_8)   --->   "%xor_ln134_8 = xor i1 %icmp_ln134_8, i1 1" [./bf16_accl.h:134]   --->   Operation 2666 'xor' 'xor_ln134_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2667 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_8)   --->   "%and_ln142_8 = and i1 %or_ln142_8, i1 %xor_ln134_8" [./bf16_accl.h:142]   --->   Operation 2667 'and' 'and_ln142_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2668 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_8)   --->   "%select_ln142_8 = select i1 %and_ln142_8, i16 %e_b_8, i16 %select_ln145_8" [./bf16_accl.h:142]   --->   Operation 2668 'select' 'select_ln142_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2669 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_8)   --->   "%xor_ln172_8 = xor i1 %or_ln172_8, i1 1" [./bf16_accl.h:172]   --->   Operation 2669 'xor' 'xor_ln172_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2670 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_8)   --->   "%and_ln207_8 = and i1 %icmp_ln207_8, i1 %xor_ln172_8" [./bf16_accl.h:207]   --->   Operation 2670 'and' 'and_ln207_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2671 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln207_8 = select i1 %and_ln207_8, i16 0, i16 %select_ln142_8" [./bf16_accl.h:207]   --->   Operation 2671 'select' 'select_ln207_8' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2672 [1/1] (0.00ns)   --->   "%tmp_152 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_assign_9_load, i32 15" [./bf16_accl.h:127]   --->   Operation 2672 'bitselect' 'tmp_152' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2673 [1/1] (0.00ns)   --->   "%ea_9 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %a_bits_assign_9_load, i32 7, i32 14" [./bf16_accl.h:128]   --->   Operation 2673 'partselect' 'ea_9' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2674 [1/1] (0.00ns)   --->   "%zext_ln129_18 = zext i7 %ma_9" [./bf16_accl.h:129]   --->   Operation 2674 'zext' 'zext_ln129_18' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2675 [1/1] (0.84ns)   --->   "%icmp_ln134_9 = icmp_eq  i8 %ea_9, i8 255" [./bf16_accl.h:134]   --->   Operation 2675 'icmp' 'icmp_ln134_9' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2676 [1/1] (0.81ns)   --->   "%icmp_ln135_9 = icmp_eq  i7 %ma_9, i7 0" [./bf16_accl.h:135]   --->   Operation 2676 'icmp' 'icmp_ln135_9' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2677 [1/1] (0.84ns)   --->   "%icmp_ln142_9 = icmp_eq  i8 %eb_9, i8 255" [./bf16_accl.h:142]   --->   Operation 2677 'icmp' 'icmp_ln142_9' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2678 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144_9)   --->   "%trunc_ln144_9 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %a_bits_assign_9_load, i32 7, i32 13" [./bf16_accl.h:144]   --->   Operation 2678 'partselect' 'trunc_ln144_9' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2679 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144_9)   --->   "%or_ln144_39 = or i7 %trunc_ln144_9, i7 %ma_9" [./bf16_accl.h:144]   --->   Operation 2679 'or' 'or_ln144_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2680 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144_9)   --->   "%tmp_154 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_assign_9_load, i32 14" [./bf16_accl.h:144]   --->   Operation 2680 'bitselect' 'tmp_154' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2681 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144_9)   --->   "%or_ln144_9 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_154, i7 %or_ln144_39" [./bf16_accl.h:144]   --->   Operation 2681 'bitconcatenate' 'or_ln144_9' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2682 [1/1] (0.84ns) (out node of the LUT)   --->   "%icmp_ln144_9 = icmp_eq  i8 %or_ln144_9, i8 0" [./bf16_accl.h:144]   --->   Operation 2682 'icmp' 'icmp_ln144_9' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2683 [1/1] (0.28ns)   --->   "%or_ln142_9 = or i1 %icmp_ln142_9, i1 %icmp_ln144_9" [./bf16_accl.h:142]   --->   Operation 2683 'or' 'or_ln142_9' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2684 [1/1] (0.00ns) (grouped into LUT with out node select_ln138_9)   --->   "%xor_ln138_9 = xor i1 %tmp_152, i1 %tmp_153" [./bf16_accl.h:138]   --->   Operation 2684 'xor' 'xor_ln138_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2685 [1/1] (0.00ns) (grouped into LUT with out node select_ln138_9)   --->   "%and_ln138_18 = and i1 %icmp_ln138_9, i1 %xor_ln138_9" [./bf16_accl.h:138]   --->   Operation 2685 'and' 'and_ln138_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2686 [1/1] (0.00ns) (grouped into LUT with out node select_ln138_9)   --->   "%and_ln138_19 = and i1 %and_ln138_18, i1 %icmp_ln142_9" [./bf16_accl.h:138]   --->   Operation 2686 'and' 'and_ln138_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2687 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln138_9 = select i1 %and_ln138_19, i16 32641, i16 %a_bits_assign_9_load" [./bf16_accl.h:138]   --->   Operation 2687 'select' 'select_ln138_9' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2688 [1/1] (0.84ns)   --->   "%icmp_ln158_18 = icmp_ne  i8 %ea_9, i8 0" [./bf16_accl.h:158]   --->   Operation 2688 'icmp' 'icmp_ln158_18' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2689 [1/1] (0.00ns)   --->   "%or_ln158_17 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %ma_9" [./bf16_accl.h:158]   --->   Operation 2689 'bitconcatenate' 'or_ln158_17' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2690 [1/1] (0.39ns)   --->   "%select_ln158_18 = select i1 %icmp_ln158_18, i8 %or_ln158_17, i8 %zext_ln129_18" [./bf16_accl.h:158]   --->   Operation 2690 'select' 'select_ln158_18' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2691 [1/1] (0.00ns)   --->   "%A_18 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln158_18, i8 0" [./bf16_accl.h:159]   --->   Operation 2691 'bitconcatenate' 'A_18' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2692 [1/1] (0.00ns)   --->   "%B_18 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln158_19, i8 0" [./bf16_accl.h:159]   --->   Operation 2692 'bitconcatenate' 'B_18' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2693 [1/1] (0.84ns)   --->   "%icmp_ln162_9 = icmp_eq  i8 %ea_9, i8 0" [./bf16_accl.h:162]   --->   Operation 2693 'icmp' 'icmp_ln162_9' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2694 [1/1] (0.39ns)   --->   "%ea1_9 = select i1 %icmp_ln162_9, i8 1, i8 %ea_9" [./bf16_accl.h:162]   --->   Operation 2694 'select' 'ea1_9' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2695 [1/1] (0.84ns)   --->   "%icmp_ln166_9 = icmp_ult  i8 %ea1_9, i8 %eb1_9" [./bf16_accl.h:166]   --->   Operation 2695 'icmp' 'icmp_ln166_9' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2696 [1/1] (0.28ns)   --->   "%xor_ln166_9 = xor i1 %icmp_ln166_9, i1 1" [./bf16_accl.h:166]   --->   Operation 2696 'xor' 'xor_ln166_9' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2697 [1/1] (0.00ns) (grouped into LUT with out node maxe_82)   --->   "%maxe_81 = select i1 %xor_ln166_9, i8 %ea_9, i8 %eb_9" [./bf16_accl.h:166]   --->   Operation 2697 'select' 'maxe_81' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2698 [1/1] (0.00ns)   --->   "%zext_ln167_18 = zext i8 %ea1_9" [./bf16_accl.h:167]   --->   Operation 2698 'zext' 'zext_ln167_18' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2699 [1/1] (0.00ns)   --->   "%zext_ln167_19 = zext i8 %eb1_9" [./bf16_accl.h:167]   --->   Operation 2699 'zext' 'zext_ln167_19' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2700 [1/1] (0.76ns)   --->   "%sub_ln167_18 = sub i9 %zext_ln167_18, i9 %zext_ln167_19" [./bf16_accl.h:167]   --->   Operation 2700 'sub' 'sub_ln167_18' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2701 [1/1] (0.76ns)   --->   "%sub_ln167_19 = sub i9 %zext_ln167_19, i9 %zext_ln167_18" [./bf16_accl.h:167]   --->   Operation 2701 'sub' 'sub_ln167_19' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2702 [1/1] (0.39ns)   --->   "%diff_9 = select i1 %xor_ln166_9, i9 %sub_ln167_18, i9 %sub_ln167_19" [./bf16_accl.h:167]   --->   Operation 2702 'select' 'diff_9' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2703 [1/1] (0.00ns)   --->   "%sext_ln167_9 = sext i9 %diff_9" [./bf16_accl.h:167]   --->   Operation 2703 'sext' 'sext_ln167_9' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2704 [1/1] (0.88ns)   --->   "%icmp_ln172_9 = icmp_sgt  i9 %diff_9, i9 11" [./bf16_accl.h:172]   --->   Operation 2704 'icmp' 'icmp_ln172_9' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2705 [1/1] (0.00ns) (grouped into LUT with out node select_ln172_9)   --->   "%select_ln174_9 = select i1 %xor_ln166_9, i16 %a_bits_assign_9_load, i16 %e_b_9" [./bf16_accl.h:174]   --->   Operation 2705 'select' 'select_ln174_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2706 [1/1] (0.84ns)   --->   "%icmp_ln178_9 = icmp_ult  i8 %ea1_9, i8 %eb1_9" [./bf16_accl.h:178]   --->   Operation 2706 'icmp' 'icmp_ln178_9' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2707 [1/1] (0.39ns) (out node of the LUT)   --->   "%maxe_82 = select i1 %icmp_ln178_9, i8 %eb_9, i8 %maxe_81" [./bf16_accl.h:178]   --->   Operation 2707 'select' 'maxe_82' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2708 [1/1] (0.00ns)   --->   "%zext_ln178_27 = zext i8 %maxe_82" [./bf16_accl.h:178]   --->   Operation 2708 'zext' 'zext_ln178_27' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2709 [1/1] (0.35ns)   --->   "%B_19 = select i1 %icmp_ln178_9, i16 %A_18, i16 %B_18" [./bf16_accl.h:178]   --->   Operation 2709 'select' 'B_19' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2710 [1/1] (0.35ns)   --->   "%A_19 = select i1 %icmp_ln178_9, i16 %B_18, i16 %A_18" [./bf16_accl.h:178]   --->   Operation 2710 'select' 'A_19' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2711 [1/1] (0.00ns)   --->   "%zext_ln178_29 = zext i16 %A_19" [./bf16_accl.h:178]   --->   Operation 2711 'zext' 'zext_ln178_29' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2712 [1/1] (0.17ns)   --->   "%sb_9 = select i1 %icmp_ln178_9, i1 %tmp_152, i1 %tmp_153" [./bf16_accl.h:178]   --->   Operation 2712 'select' 'sb_9' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2713 [1/1] (0.17ns)   --->   "%sa_9 = select i1 %icmp_ln178_9, i1 %tmp_153, i1 %tmp_152" [./bf16_accl.h:178]   --->   Operation 2713 'select' 'sa_9' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2714 [1/1] (0.00ns)   --->   "%tmp_157 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %diff_9, i32 1, i32 8" [./bf16_accl.h:182]   --->   Operation 2714 'partselect' 'tmp_157' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2715 [1/1] (0.84ns)   --->   "%icmp_ln182_9 = icmp_slt  i8 %tmp_157, i8 1" [./bf16_accl.h:182]   --->   Operation 2715 'icmp' 'icmp_ln182_9' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2716 [1/1] (0.88ns)   --->   "%icmp_ln184_9 = icmp_eq  i9 %diff_9, i9 0" [./bf16_accl.h:184]   --->   Operation 2716 'icmp' 'icmp_ln184_9' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2717 [1/1] (0.00ns) (grouped into LUT with out node B_aln_29)   --->   "%lshr_ln184_9 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %B_19, i32 1, i32 15" [./bf16_accl.h:184]   --->   Operation 2717 'partselect' 'lshr_ln184_9' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2718 [1/1] (0.00ns) (grouped into LUT with out node B_aln_29)   --->   "%zext_ln184_9 = zext i15 %lshr_ln184_9" [./bf16_accl.h:184]   --->   Operation 2718 'zext' 'zext_ln184_9' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2719 [1/1] (0.00ns) (grouped into LUT with out node B_aln_29)   --->   "%B_aln_27 = select i1 %icmp_ln184_9, i16 %B_19, i16 %zext_ln184_9" [./bf16_accl.h:184]   --->   Operation 2719 'select' 'B_aln_27' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2720 [1/1] (0.00ns) (grouped into LUT with out node add_ln191_9)   --->   "%shl_ln191_9 = shl i32 1, i32 %sext_ln167_9" [./bf16_accl.h:191]   --->   Operation 2720 'shl' 'shl_ln191_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2721 [1/1] (0.00ns) (grouped into LUT with out node add_ln191_9)   --->   "%trunc_ln191_9 = trunc i32 %shl_ln191_9" [./bf16_accl.h:191]   --->   Operation 2721 'trunc' 'trunc_ln191_9' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2722 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln191_9 = add i16 %trunc_ln191_9, i16 65535" [./bf16_accl.h:191]   --->   Operation 2722 'add' 'add_ln191_9' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2723 [1/1] (0.00ns) (grouped into LUT with out node sticky_18)   --->   "%lost_9 = and i16 %add_ln191_9, i16 %B_19" [./bf16_accl.h:191]   --->   Operation 2723 'and' 'lost_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2724 [1/1] (1.10ns) (out node of the LUT)   --->   "%sticky_18 = icmp_ne  i16 %lost_9, i16 0" [./bf16_accl.h:192]   --->   Operation 2724 'icmp' 'sticky_18' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2725 [1/1] (0.00ns) (grouped into LUT with out node B_aln_29)   --->   "%sext_ln167_9cast = trunc i32 %sext_ln167_9" [./bf16_accl.h:193]   --->   Operation 2725 'trunc' 'sext_ln167_9cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2726 [1/1] (0.00ns) (grouped into LUT with out node B_aln_29)   --->   "%B_aln_28 = lshr i16 %B_19, i16 %sext_ln167_9cast" [./bf16_accl.h:193]   --->   Operation 2726 'lshr' 'B_aln_28' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2727 [1/1] (0.90ns) (out node of the LUT)   --->   "%B_aln_29 = select i1 %icmp_ln182_9, i16 %B_aln_27, i16 %B_aln_28" [./bf16_accl.h:182]   --->   Operation 2727 'select' 'B_aln_29' <Predicate = true> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2728 [1/1] (0.00ns)   --->   "%zext_ln181_9 = zext i16 %B_aln_29" [./bf16_accl.h:181]   --->   Operation 2728 'zext' 'zext_ln181_9' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2729 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_9)   --->   "%xor_ln182_9 = xor i1 %icmp_ln182_9, i1 1" [./bf16_accl.h:182]   --->   Operation 2729 'xor' 'xor_ln182_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2730 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_9)   --->   "%sticky_19 = and i1 %sticky_18, i1 %xor_ln182_9" [./bf16_accl.h:182]   --->   Operation 2730 'and' 'sticky_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2731 [1/1] (0.28ns)   --->   "%xor_ln200_9 = xor i1 %sa_9, i1 %sb_9" [./bf16_accl.h:200]   --->   Operation 2731 'xor' 'xor_ln200_9' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2732 [1/1] (0.85ns)   --->   "%M_72 = add i17 %zext_ln181_9, i17 %zext_ln178_29" [./bf16_accl.h:201]   --->   Operation 2732 'add' 'M_72' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2733 [1/1] (0.00ns) (grouped into LUT with out node M_76)   --->   "%zext_ln198_18 = zext i17 %M_72" [./bf16_accl.h:198]   --->   Operation 2733 'zext' 'zext_ln198_18' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2734 [1/1] (1.10ns)   --->   "%icmp_ln203_9 = icmp_ult  i16 %A_19, i16 %B_aln_29" [./bf16_accl.h:203]   --->   Operation 2734 'icmp' 'icmp_ln203_9' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2735 [1/1] (0.28ns)   --->   "%xor_ln203_9 = xor i1 %icmp_ln203_9, i1 1" [./bf16_accl.h:203]   --->   Operation 2735 'xor' 'xor_ln203_9' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2736 [1/1] (0.85ns)   --->   "%M_73 = sub i17 %zext_ln178_29, i17 %zext_ln181_9" [./bf16_accl.h:203]   --->   Operation 2736 'sub' 'M_73' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2737 [1/1] (0.85ns)   --->   "%M_74 = sub i17 %zext_ln181_9, i17 %zext_ln178_29" [./bf16_accl.h:204]   --->   Operation 2737 'sub' 'M_74' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2738 [1/1] (0.00ns) (grouped into LUT with out node M_76)   --->   "%M_75 = select i1 %xor_ln203_9, i17 %M_73, i17 %M_74" [./bf16_accl.h:203]   --->   Operation 2738 'select' 'M_75' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2739 [1/1] (0.00ns) (grouped into LUT with out node M_76)   --->   "%sext_ln203_9 = sext i17 %M_75" [./bf16_accl.h:203]   --->   Operation 2739 'sext' 'sext_ln203_9' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2740 [1/1] (0.00ns) (grouped into LUT with out node s_41)   --->   "%s_40 = select i1 %xor_ln203_9, i1 %sa_9, i1 %sb_9" [./bf16_accl.h:203]   --->   Operation 2740 'select' 's_40' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2741 [1/1] (0.35ns) (out node of the LUT)   --->   "%M_76 = select i1 %xor_ln200_9, i18 %sext_ln203_9, i18 %zext_ln198_18" [./bf16_accl.h:200]   --->   Operation 2741 'select' 'M_76' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2742 [1/1] (0.17ns) (out node of the LUT)   --->   "%s_41 = select i1 %xor_ln200_9, i1 %s_40, i1 %sb_9" [./bf16_accl.h:200]   --->   Operation 2742 'select' 's_41' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2743 [1/1] (1.08ns)   --->   "%icmp_ln207_9 = icmp_eq  i18 %M_76, i18 0" [./bf16_accl.h:207]   --->   Operation 2743 'icmp' 'icmp_ln207_9' <Predicate = true> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2744 [1/1] (0.00ns)   --->   "%tmp_158 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %M_76, i32 16, i32 17" [./bf16_accl.h:217]   --->   Operation 2744 'partselect' 'tmp_158' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2745 [1/1] (0.44ns)   --->   "%icmp_ln217_9 = icmp_ne  i2 %tmp_158, i2 0" [./bf16_accl.h:217]   --->   Operation 2745 'icmp' 'icmp_ln217_9' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2746 [1/1] (0.00ns)   --->   "%trunc_ln217_9 = partselect i17 @_ssdm_op_PartSelect.i17.i18.i32.i32, i18 %M_76, i32 1, i32 17" [./bf16_accl.h:217]   --->   Operation 2746 'partselect' 'trunc_ln217_9' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2747 [1/1] (0.00ns)   --->   "%sext_ln217_9 = sext i17 %trunc_ln217_9" [./bf16_accl.h:217]   --->   Operation 2747 'sext' 'sext_ln217_9' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2748 [1/1] (0.76ns)   --->   "%maxe_83 = add i9 %zext_ln178_27, i9 1" [./bf16_accl.h:217]   --->   Operation 2748 'add' 'maxe_83' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2749 [1/1] (0.39ns)   --->   "%maxe_84 = select i1 %icmp_ln217_9, i9 %maxe_83, i9 %zext_ln178_27" [./bf16_accl.h:217]   --->   Operation 2749 'select' 'maxe_84' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2750 [1/1] (0.00ns)   --->   "%zext_ln217_9 = zext i9 %maxe_84" [./bf16_accl.h:217]   --->   Operation 2750 'zext' 'zext_ln217_9' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2751 [1/1] (0.36ns)   --->   "%M_77 = select i1 %icmp_ln217_9, i18 %sext_ln217_9, i18 %M_76" [./bf16_accl.h:217]   --->   Operation 2751 'select' 'M_77' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2752 [1/1] (0.00ns)   --->   "%sext_ln198_9 = sext i18 %M_77" [./bf16_accl.h:198]   --->   Operation 2752 'sext' 'sext_ln198_9' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2753 [1/1] (0.00ns)   --->   "%zext_ln198_19 = zext i31 %sext_ln198_9" [./bf16_accl.h:198]   --->   Operation 2753 'zext' 'zext_ln198_19' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2754 [1/1] (0.00ns) (grouped into LUT with out node M_79)   --->   "%trunc_ln198_18 = trunc i18 %M_77" [./bf16_accl.h:198]   --->   Operation 2754 'trunc' 'trunc_ln198_18' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2755 [1/1] (0.00ns)   --->   "%tmp_159 = partselect i3 @_ssdm_op_PartSelect.i3.i18.i32.i32, i18 %M_77, i32 15, i32 17" [./bf16_accl.h:220]   --->   Operation 2755 'partselect' 'tmp_159' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2756 [1/1] (0.58ns)   --->   "%icmp_ln220_18 = icmp_eq  i3 %tmp_159, i3 0" [./bf16_accl.h:220]   --->   Operation 2756 'icmp' 'icmp_ln220_18' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2757 [1/1] (0.88ns)   --->   "%icmp_ln220_19 = icmp_eq  i9 %maxe_84, i9 0" [./bf16_accl.h:220]   --->   Operation 2757 'icmp' 'icmp_ln220_19' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2758 [1/1] (0.00ns)   --->   "%tmp_70 = ctlz i32 @llvm.ctlz.i32, i32 %zext_ln198_19, i1 1" [./bf16_accl.h:20]   --->   Operation 2758 'ctlz' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2759 [1/1] (1.01ns)   --->   "%lz_18 = add i32 %tmp_70, i32 4294967280" [./bf16_accl.h:221]   --->   Operation 2759 'add' 'lz_18' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2760 [1/1] (0.99ns)   --->   "%icmp_ln222_9 = icmp_sgt  i32 %lz_18, i32 0" [./bf16_accl.h:222]   --->   Operation 2760 'icmp' 'icmp_ln222_9' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2761 [1/1] (0.00ns)   --->   "%zext_ln223_9 = zext i9 %maxe_84" [./bf16_accl.h:223]   --->   Operation 2761 'zext' 'zext_ln223_9' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2762 [1/1] (0.99ns)   --->   "%icmp_ln223_9 = icmp_slt  i32 %lz_18, i32 %zext_ln223_9" [./bf16_accl.h:223]   --->   Operation 2762 'icmp' 'icmp_ln223_9' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2763 [1/1] (0.00ns) (grouped into LUT with out node lz_19)   --->   "%xor_ln223_9 = xor i1 %icmp_ln223_9, i1 1" [./bf16_accl.h:223]   --->   Operation 2763 'xor' 'xor_ln223_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2764 [1/1] (0.44ns) (out node of the LUT)   --->   "%lz_19 = select i1 %xor_ln223_9, i32 %zext_ln223_9, i32 %lz_18" [./bf16_accl.h:223]   --->   Operation 2764 'select' 'lz_19' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2765 [1/1] (0.00ns) (grouped into LUT with out node M_79)   --->   "%M_78 = shl i32 %zext_ln198_19, i32 %lz_19" [./bf16_accl.h:224]   --->   Operation 2765 'shl' 'M_78' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2766 [1/1] (0.00ns) (grouped into LUT with out node M_79)   --->   "%trunc_ln198_19 = trunc i32 %M_78" [./bf16_accl.h:198]   --->   Operation 2766 'trunc' 'trunc_ln198_19' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2767 [1/1] (0.00ns)   --->   "%trunc_ln225_9 = trunc i32 %lz_19" [./bf16_accl.h:225]   --->   Operation 2767 'trunc' 'trunc_ln225_9' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2768 [1/1] (0.85ns)   --->   "%maxe_85 = sub i16 %zext_ln217_9, i16 %trunc_ln225_9" [./bf16_accl.h:225]   --->   Operation 2768 'sub' 'maxe_85' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2769 [1/1] (0.00ns) (grouped into LUT with out node and_ln222_19)   --->   "%xor_ln220_9 = xor i1 %icmp_ln220_19, i1 1" [./bf16_accl.h:220]   --->   Operation 2769 'xor' 'xor_ln220_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2770 [1/1] (0.00ns) (grouped into LUT with out node and_ln222_19)   --->   "%and_ln222_18 = and i1 %icmp_ln222_9, i1 %xor_ln220_9" [./bf16_accl.h:222]   --->   Operation 2770 'and' 'and_ln222_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2771 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln222_19 = and i1 %and_ln222_18, i1 %icmp_ln220_18" [./bf16_accl.h:222]   --->   Operation 2771 'and' 'and_ln222_19' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2772 [1/1] (0.00ns) (grouped into LUT with out node maxe_87)   --->   "%maxe_86 = select i1 %and_ln222_19, i16 %maxe_85, i16 %zext_ln217_9" [./bf16_accl.h:222]   --->   Operation 2772 'select' 'maxe_86' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2773 [1/1] (0.00ns) (grouped into LUT with out node maxe_87)   --->   "%and_ln220_9 = and i1 %icmp_ln220_18, i1 %icmp_ln220_19" [./bf16_accl.h:220]   --->   Operation 2773 'and' 'and_ln220_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2774 [1/1] (0.35ns) (out node of the LUT)   --->   "%maxe_87 = select i1 %and_ln220_9, i16 0, i16 %maxe_86" [./bf16_accl.h:220]   --->   Operation 2774 'select' 'maxe_87' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2775 [1/1] (1.38ns) (out node of the LUT)   --->   "%M_79 = select i1 %and_ln222_19, i16 %trunc_ln198_19, i16 %trunc_ln198_18" [./bf16_accl.h:222]   --->   Operation 2775 'select' 'M_79' <Predicate = true> <Delay = 1.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2776 [1/1] (0.00ns) (grouped into LUT with out node round_up_30)   --->   "%round_up_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_79, i32 8" [./bf16_accl.h:230]   --->   Operation 2776 'bitselect' 'round_up_28' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2777 [1/1] (0.00ns)   --->   "%frac_keep_9 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %M_79, i32 8, i32 15" [./bf16_accl.h:230]   --->   Operation 2777 'partselect' 'frac_keep_9' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2778 [1/1] (0.00ns)   --->   "%trunc_ln231_9 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %M_79, i32 8, i32 14" [./bf16_accl.h:231]   --->   Operation 2778 'partselect' 'trunc_ln231_9' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2779 [1/1] (0.00ns)   --->   "%zext_ln231_9 = zext i8 %frac_keep_9" [./bf16_accl.h:231]   --->   Operation 2779 'zext' 'zext_ln231_9' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2780 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_9)   --->   "%tmp_106 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %sticky_19" [./bf16_accl.h:240]   --->   Operation 2780 'bitconcatenate' 'tmp_106' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2781 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_9)   --->   "%trunc_ln240_9 = trunc i16 %M_79" [./bf16_accl.h:240]   --->   Operation 2781 'trunc' 'trunc_ln240_9' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2782 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_9)   --->   "%or_ln240_48 = or i2 %trunc_ln240_9, i2 %tmp_106" [./bf16_accl.h:240]   --->   Operation 2782 'or' 'or_ln240_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2783 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_9)   --->   "%tmp_162 = partselect i5 @_ssdm_op_PartSelect.i5.i16.i32.i32, i16 %M_79, i32 2, i32 6" [./bf16_accl.h:240]   --->   Operation 2783 'partselect' 'tmp_162' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2784 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_9)   --->   "%or_ln240_9 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %tmp_162, i2 %or_ln240_48" [./bf16_accl.h:240]   --->   Operation 2784 'bitconcatenate' 'or_ln240_9' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2785 [1/1] (0.81ns) (out node of the LUT)   --->   "%icmp_ln240_9 = icmp_ne  i7 %or_ln240_9, i7 0" [./bf16_accl.h:240]   --->   Operation 2785 'icmp' 'icmp_ln240_9' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2786 [1/1] (0.00ns) (grouped into LUT with out node round_up_30)   --->   "%round_up_29 = or i1 %icmp_ln240_9, i1 %round_up_28" [./bf16_accl.h:240]   --->   Operation 2786 'or' 'round_up_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2787 [1/1] (0.00ns) (grouped into LUT with out node round_up_30)   --->   "%tmp_163 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_79, i32 7" [./bf16_accl.h:244]   --->   Operation 2787 'bitselect' 'tmp_163' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2788 [1/1] (0.28ns) (out node of the LUT)   --->   "%round_up_30 = and i1 %round_up_29, i1 %tmp_163" [./bf16_accl.h:244]   --->   Operation 2788 'and' 'round_up_30' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2789 [1/1] (0.00ns)   --->   "%zext_ln238_9 = zext i1 %round_up_30" [./bf16_accl.h:238]   --->   Operation 2789 'zext' 'zext_ln238_9' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2790 [1/1] (0.00ns)   --->   "%zext_ln244_18 = zext i1 %round_up_30" [./bf16_accl.h:244]   --->   Operation 2790 'zext' 'zext_ln244_18' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2791 [1/1] (0.00ns)   --->   "%zext_ln244_19 = zext i1 %round_up_30" [./bf16_accl.h:244]   --->   Operation 2791 'zext' 'zext_ln244_19' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2792 [1/1] (0.76ns)   --->   "%rounded_9 = add i9 %zext_ln238_9, i9 %zext_ln231_9" [./bf16_accl.h:244]   --->   Operation 2792 'add' 'rounded_9' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2793 [1/1] (0.76ns)   --->   "%add_ln244_10 = add i8 %zext_ln244_19, i8 %frac_keep_9" [./bf16_accl.h:244]   --->   Operation 2793 'add' 'add_ln244_10' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2794 [1/1] (0.00ns)   --->   "%tmp_164 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %rounded_9, i32 8" [./bf16_accl.h:247]   --->   Operation 2794 'bitselect' 'tmp_164' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2795 [1/1] (0.85ns)   --->   "%maxe_88 = add i16 %maxe_87, i16 1" [./bf16_accl.h:247]   --->   Operation 2795 'add' 'maxe_88' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2796 [1/1] (0.35ns)   --->   "%maxe_89 = select i1 %tmp_164, i16 %maxe_88, i16 %maxe_87" [./bf16_accl.h:247]   --->   Operation 2796 'select' 'maxe_89' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2797 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_19)   --->   "%trunc_ln247_9 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %add_ln244_10, i32 1, i32 7" [./bf16_accl.h:247]   --->   Operation 2797 'partselect' 'trunc_ln247_9' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2798 [1/1] (0.77ns)   --->   "%add_ln247_18 = add i7 %zext_ln244_18, i7 %trunc_ln231_9" [./bf16_accl.h:247]   --->   Operation 2798 'add' 'add_ln247_18' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2799 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_19)   --->   "%m7_9 = select i1 %tmp_164, i7 %trunc_ln247_9, i7 %add_ln247_18" [./bf16_accl.h:247]   --->   Operation 2799 'select' 'm7_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2800 [1/1] (1.10ns)   --->   "%icmp_ln250_9 = icmp_ugt  i16 %maxe_89, i16 254" [./bf16_accl.h:250]   --->   Operation 2800 'icmp' 'icmp_ln250_9' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2801 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_9)   --->   "%shl_ln23_16 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i15, i1 %s_41, i15 0" [./bf16_accl.h:23]   --->   Operation 2801 'bitconcatenate' 'shl_ln23_16' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2802 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_9)   --->   "%or_ln23_18 = or i16 %shl_ln23_16, i16 32640" [./bf16_accl.h:23]   --->   Operation 2802 'or' 'or_ln23_18' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2803 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_19)   --->   "%shl_ln23_17 = shl i16 %maxe_89, i16 7" [./bf16_accl.h:23]   --->   Operation 2803 'shl' 'shl_ln23_17' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2804 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_19)   --->   "%tmp117 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i8.i7, i1 %s_41, i8 0, i7 %m7_9" [./bf16_accl.h:23]   --->   Operation 2804 'bitconcatenate' 'tmp117' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2805 [1/1] (0.36ns) (out node of the LUT)   --->   "%or_ln23_19 = or i16 %tmp117, i16 %shl_ln23_17" [./bf16_accl.h:23]   --->   Operation 2805 'or' 'or_ln23_19' <Predicate = true> <Delay = 0.36> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2806 [1/1] (0.28ns)   --->   "%or_ln142_41 = or i1 %icmp_ln134_9, i1 %or_ln142_9" [./bf16_accl.h:142]   --->   Operation 2806 'or' 'or_ln142_41' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2807 [1/1] (0.28ns)   --->   "%or_ln145_58 = or i1 %or_ln142_41, i1 %icmp_ln145_9" [./bf16_accl.h:145]   --->   Operation 2807 'or' 'or_ln145_58' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2808 [1/1] (0.00ns) (grouped into LUT with out node select_ln172_9)   --->   "%xor_ln145_9 = xor i1 %or_ln145_58, i1 1" [./bf16_accl.h:145]   --->   Operation 2808 'xor' 'xor_ln145_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2809 [1/1] (0.00ns) (grouped into LUT with out node select_ln172_9)   --->   "%and_ln172_9 = and i1 %icmp_ln172_9, i1 %xor_ln145_9" [./bf16_accl.h:172]   --->   Operation 2809 'and' 'and_ln172_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2810 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln172_9 = select i1 %and_ln172_9, i16 %select_ln174_9, i16 %or_ln23_19" [./bf16_accl.h:172]   --->   Operation 2810 'select' 'select_ln172_9' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2811 [1/1] (0.28ns)   --->   "%or_ln172_9 = or i1 %or_ln145_58, i1 %icmp_ln172_9" [./bf16_accl.h:172]   --->   Operation 2811 'or' 'or_ln172_9' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2812 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_9)   --->   "%or_ln207_9 = or i1 %or_ln172_9, i1 %icmp_ln207_9" [./bf16_accl.h:207]   --->   Operation 2812 'or' 'or_ln207_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2813 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_9)   --->   "%xor_ln207_9 = xor i1 %or_ln207_9, i1 1" [./bf16_accl.h:207]   --->   Operation 2813 'xor' 'xor_ln207_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2814 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_9)   --->   "%and_ln250_9 = and i1 %icmp_ln250_9, i1 %xor_ln207_9" [./bf16_accl.h:250]   --->   Operation 2814 'and' 'and_ln250_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2815 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln250_9 = select i1 %and_ln250_9, i16 %or_ln23_18, i16 %select_ln172_9" [./bf16_accl.h:250]   --->   Operation 2815 'select' 'select_ln250_9' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2816 [1/1] (0.00ns) (grouped into LUT with out node select_ln135_9)   --->   "%and_ln135_18 = and i1 %icmp_ln134_9, i1 %icmp_ln135_9" [./bf16_accl.h:135]   --->   Operation 2816 'and' 'and_ln135_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2817 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln135_9 = select i1 %and_ln135_18, i16 %select_ln138_9, i16 %select_ln250_9" [./bf16_accl.h:135]   --->   Operation 2817 'select' 'select_ln135_9' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2818 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_9)   --->   "%xor_ln135_9 = xor i1 %icmp_ln135_9, i1 1" [./bf16_accl.h:135]   --->   Operation 2818 'xor' 'xor_ln135_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2819 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_9)   --->   "%and_ln135_19 = and i1 %icmp_ln134_9, i1 %xor_ln135_9" [./bf16_accl.h:135]   --->   Operation 2819 'and' 'and_ln135_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2820 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_9)   --->   "%xor_ln142_9 = xor i1 %or_ln142_41, i1 1" [./bf16_accl.h:142]   --->   Operation 2820 'xor' 'xor_ln142_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2821 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_9)   --->   "%and_ln145_9 = and i1 %icmp_ln145_9, i1 %xor_ln142_9" [./bf16_accl.h:145]   --->   Operation 2821 'and' 'and_ln145_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2822 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_9)   --->   "%or_ln145_59 = or i1 %and_ln135_19, i1 %and_ln145_9" [./bf16_accl.h:145]   --->   Operation 2822 'or' 'or_ln145_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2823 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln145_9 = select i1 %or_ln145_59, i16 %a_bits_assign_9_load, i16 %select_ln135_9" [./bf16_accl.h:145]   --->   Operation 2823 'select' 'select_ln145_9' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2824 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_9)   --->   "%xor_ln134_9 = xor i1 %icmp_ln134_9, i1 1" [./bf16_accl.h:134]   --->   Operation 2824 'xor' 'xor_ln134_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2825 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_9)   --->   "%and_ln142_9 = and i1 %or_ln142_9, i1 %xor_ln134_9" [./bf16_accl.h:142]   --->   Operation 2825 'and' 'and_ln142_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2826 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_9)   --->   "%select_ln142_9 = select i1 %and_ln142_9, i16 %e_b_9, i16 %select_ln145_9" [./bf16_accl.h:142]   --->   Operation 2826 'select' 'select_ln142_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2827 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_9)   --->   "%xor_ln172_9 = xor i1 %or_ln172_9, i1 1" [./bf16_accl.h:172]   --->   Operation 2827 'xor' 'xor_ln172_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2828 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_9)   --->   "%and_ln207_9 = and i1 %icmp_ln207_9, i1 %xor_ln172_9" [./bf16_accl.h:207]   --->   Operation 2828 'and' 'and_ln207_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2829 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln207_9 = select i1 %and_ln207_9, i16 0, i16 %select_ln142_9" [./bf16_accl.h:207]   --->   Operation 2829 'select' 'select_ln207_9' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2830 [1/1] (0.00ns)   --->   "%tmp_166 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_assign_10_load, i32 15" [./bf16_accl.h:127]   --->   Operation 2830 'bitselect' 'tmp_166' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2831 [1/1] (0.00ns)   --->   "%ea_10 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %a_bits_assign_10_load, i32 7, i32 14" [./bf16_accl.h:128]   --->   Operation 2831 'partselect' 'ea_10' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2832 [1/1] (0.00ns)   --->   "%zext_ln129_20 = zext i7 %ma_10" [./bf16_accl.h:129]   --->   Operation 2832 'zext' 'zext_ln129_20' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2833 [1/1] (0.84ns)   --->   "%icmp_ln134_10 = icmp_eq  i8 %ea_10, i8 255" [./bf16_accl.h:134]   --->   Operation 2833 'icmp' 'icmp_ln134_10' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2834 [1/1] (0.81ns)   --->   "%icmp_ln135_10 = icmp_eq  i7 %ma_10, i7 0" [./bf16_accl.h:135]   --->   Operation 2834 'icmp' 'icmp_ln135_10' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2835 [1/1] (0.84ns)   --->   "%icmp_ln142_10 = icmp_eq  i8 %eb_10, i8 255" [./bf16_accl.h:142]   --->   Operation 2835 'icmp' 'icmp_ln142_10' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2836 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144_10)   --->   "%trunc_ln144_s = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %a_bits_assign_10_load, i32 7, i32 13" [./bf16_accl.h:144]   --->   Operation 2836 'partselect' 'trunc_ln144_s' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2837 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144_10)   --->   "%or_ln144_40 = or i7 %trunc_ln144_s, i7 %ma_10" [./bf16_accl.h:144]   --->   Operation 2837 'or' 'or_ln144_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2838 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144_10)   --->   "%tmp_168 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_assign_10_load, i32 14" [./bf16_accl.h:144]   --->   Operation 2838 'bitselect' 'tmp_168' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2839 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144_10)   --->   "%or_ln144_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_168, i7 %or_ln144_40" [./bf16_accl.h:144]   --->   Operation 2839 'bitconcatenate' 'or_ln144_s' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2840 [1/1] (0.84ns) (out node of the LUT)   --->   "%icmp_ln144_10 = icmp_eq  i8 %or_ln144_s, i8 0" [./bf16_accl.h:144]   --->   Operation 2840 'icmp' 'icmp_ln144_10' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2841 [1/1] (0.28ns)   --->   "%or_ln142_10 = or i1 %icmp_ln142_10, i1 %icmp_ln144_10" [./bf16_accl.h:142]   --->   Operation 2841 'or' 'or_ln142_10' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2842 [1/1] (0.00ns) (grouped into LUT with out node select_ln138_10)   --->   "%xor_ln138_10 = xor i1 %tmp_166, i1 %tmp_167" [./bf16_accl.h:138]   --->   Operation 2842 'xor' 'xor_ln138_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2843 [1/1] (0.00ns) (grouped into LUT with out node select_ln138_10)   --->   "%and_ln138_20 = and i1 %icmp_ln138_10, i1 %xor_ln138_10" [./bf16_accl.h:138]   --->   Operation 2843 'and' 'and_ln138_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2844 [1/1] (0.00ns) (grouped into LUT with out node select_ln138_10)   --->   "%and_ln138_21 = and i1 %and_ln138_20, i1 %icmp_ln142_10" [./bf16_accl.h:138]   --->   Operation 2844 'and' 'and_ln138_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2845 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln138_10 = select i1 %and_ln138_21, i16 32641, i16 %a_bits_assign_10_load" [./bf16_accl.h:138]   --->   Operation 2845 'select' 'select_ln138_10' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2846 [1/1] (0.84ns)   --->   "%icmp_ln158_20 = icmp_ne  i8 %ea_10, i8 0" [./bf16_accl.h:158]   --->   Operation 2846 'icmp' 'icmp_ln158_20' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2847 [1/1] (0.00ns)   --->   "%or_ln158_19 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %ma_10" [./bf16_accl.h:158]   --->   Operation 2847 'bitconcatenate' 'or_ln158_19' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2848 [1/1] (0.39ns)   --->   "%select_ln158_20 = select i1 %icmp_ln158_20, i8 %or_ln158_19, i8 %zext_ln129_20" [./bf16_accl.h:158]   --->   Operation 2848 'select' 'select_ln158_20' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2849 [1/1] (0.00ns)   --->   "%A_20 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln158_20, i8 0" [./bf16_accl.h:159]   --->   Operation 2849 'bitconcatenate' 'A_20' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2850 [1/1] (0.00ns)   --->   "%B_20 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln158_21, i8 0" [./bf16_accl.h:159]   --->   Operation 2850 'bitconcatenate' 'B_20' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2851 [1/1] (0.84ns)   --->   "%icmp_ln162_10 = icmp_eq  i8 %ea_10, i8 0" [./bf16_accl.h:162]   --->   Operation 2851 'icmp' 'icmp_ln162_10' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2852 [1/1] (0.39ns)   --->   "%ea1_10 = select i1 %icmp_ln162_10, i8 1, i8 %ea_10" [./bf16_accl.h:162]   --->   Operation 2852 'select' 'ea1_10' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2853 [1/1] (0.84ns)   --->   "%icmp_ln166_10 = icmp_ult  i8 %ea1_10, i8 %eb1_10" [./bf16_accl.h:166]   --->   Operation 2853 'icmp' 'icmp_ln166_10' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2854 [1/1] (0.28ns)   --->   "%xor_ln166_10 = xor i1 %icmp_ln166_10, i1 1" [./bf16_accl.h:166]   --->   Operation 2854 'xor' 'xor_ln166_10' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2855 [1/1] (0.00ns) (grouped into LUT with out node maxe_91)   --->   "%maxe_90 = select i1 %xor_ln166_10, i8 %ea_10, i8 %eb_10" [./bf16_accl.h:166]   --->   Operation 2855 'select' 'maxe_90' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2856 [1/1] (0.00ns)   --->   "%zext_ln167_20 = zext i8 %ea1_10" [./bf16_accl.h:167]   --->   Operation 2856 'zext' 'zext_ln167_20' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2857 [1/1] (0.00ns)   --->   "%zext_ln167_21 = zext i8 %eb1_10" [./bf16_accl.h:167]   --->   Operation 2857 'zext' 'zext_ln167_21' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2858 [1/1] (0.76ns)   --->   "%sub_ln167_20 = sub i9 %zext_ln167_20, i9 %zext_ln167_21" [./bf16_accl.h:167]   --->   Operation 2858 'sub' 'sub_ln167_20' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2859 [1/1] (0.76ns)   --->   "%sub_ln167_21 = sub i9 %zext_ln167_21, i9 %zext_ln167_20" [./bf16_accl.h:167]   --->   Operation 2859 'sub' 'sub_ln167_21' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2860 [1/1] (0.39ns)   --->   "%diff_10 = select i1 %xor_ln166_10, i9 %sub_ln167_20, i9 %sub_ln167_21" [./bf16_accl.h:167]   --->   Operation 2860 'select' 'diff_10' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2861 [1/1] (0.00ns)   --->   "%sext_ln167_10 = sext i9 %diff_10" [./bf16_accl.h:167]   --->   Operation 2861 'sext' 'sext_ln167_10' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2862 [1/1] (0.88ns)   --->   "%icmp_ln172_10 = icmp_sgt  i9 %diff_10, i9 11" [./bf16_accl.h:172]   --->   Operation 2862 'icmp' 'icmp_ln172_10' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2863 [1/1] (0.00ns) (grouped into LUT with out node select_ln172_10)   --->   "%select_ln174_10 = select i1 %xor_ln166_10, i16 %a_bits_assign_10_load, i16 %e_b_10" [./bf16_accl.h:174]   --->   Operation 2863 'select' 'select_ln174_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2864 [1/1] (0.84ns)   --->   "%icmp_ln178_10 = icmp_ult  i8 %ea1_10, i8 %eb1_10" [./bf16_accl.h:178]   --->   Operation 2864 'icmp' 'icmp_ln178_10' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2865 [1/1] (0.39ns) (out node of the LUT)   --->   "%maxe_91 = select i1 %icmp_ln178_10, i8 %eb_10, i8 %maxe_90" [./bf16_accl.h:178]   --->   Operation 2865 'select' 'maxe_91' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2866 [1/1] (0.00ns)   --->   "%zext_ln178_30 = zext i8 %maxe_91" [./bf16_accl.h:178]   --->   Operation 2866 'zext' 'zext_ln178_30' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2867 [1/1] (0.35ns)   --->   "%B_21 = select i1 %icmp_ln178_10, i16 %A_20, i16 %B_20" [./bf16_accl.h:178]   --->   Operation 2867 'select' 'B_21' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2868 [1/1] (0.35ns)   --->   "%A_21 = select i1 %icmp_ln178_10, i16 %B_20, i16 %A_20" [./bf16_accl.h:178]   --->   Operation 2868 'select' 'A_21' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2869 [1/1] (0.00ns)   --->   "%zext_ln178_32 = zext i16 %A_21" [./bf16_accl.h:178]   --->   Operation 2869 'zext' 'zext_ln178_32' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2870 [1/1] (0.17ns)   --->   "%sb_10 = select i1 %icmp_ln178_10, i1 %tmp_166, i1 %tmp_167" [./bf16_accl.h:178]   --->   Operation 2870 'select' 'sb_10' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2871 [1/1] (0.17ns)   --->   "%sa_10 = select i1 %icmp_ln178_10, i1 %tmp_167, i1 %tmp_166" [./bf16_accl.h:178]   --->   Operation 2871 'select' 'sa_10' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2872 [1/1] (0.00ns)   --->   "%tmp_171 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %diff_10, i32 1, i32 8" [./bf16_accl.h:182]   --->   Operation 2872 'partselect' 'tmp_171' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2873 [1/1] (0.84ns)   --->   "%icmp_ln182_10 = icmp_slt  i8 %tmp_171, i8 1" [./bf16_accl.h:182]   --->   Operation 2873 'icmp' 'icmp_ln182_10' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2874 [1/1] (0.88ns)   --->   "%icmp_ln184_10 = icmp_eq  i9 %diff_10, i9 0" [./bf16_accl.h:184]   --->   Operation 2874 'icmp' 'icmp_ln184_10' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2875 [1/1] (0.00ns) (grouped into LUT with out node B_aln_32)   --->   "%lshr_ln184_s = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %B_21, i32 1, i32 15" [./bf16_accl.h:184]   --->   Operation 2875 'partselect' 'lshr_ln184_s' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2876 [1/1] (0.00ns) (grouped into LUT with out node B_aln_32)   --->   "%zext_ln184_10 = zext i15 %lshr_ln184_s" [./bf16_accl.h:184]   --->   Operation 2876 'zext' 'zext_ln184_10' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2877 [1/1] (0.00ns) (grouped into LUT with out node B_aln_32)   --->   "%B_aln_30 = select i1 %icmp_ln184_10, i16 %B_21, i16 %zext_ln184_10" [./bf16_accl.h:184]   --->   Operation 2877 'select' 'B_aln_30' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2878 [1/1] (0.00ns) (grouped into LUT with out node add_ln191_10)   --->   "%shl_ln191_10 = shl i32 1, i32 %sext_ln167_10" [./bf16_accl.h:191]   --->   Operation 2878 'shl' 'shl_ln191_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2879 [1/1] (0.00ns) (grouped into LUT with out node add_ln191_10)   --->   "%trunc_ln191_10 = trunc i32 %shl_ln191_10" [./bf16_accl.h:191]   --->   Operation 2879 'trunc' 'trunc_ln191_10' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2880 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln191_10 = add i16 %trunc_ln191_10, i16 65535" [./bf16_accl.h:191]   --->   Operation 2880 'add' 'add_ln191_10' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2881 [1/1] (0.00ns) (grouped into LUT with out node sticky_20)   --->   "%lost_10 = and i16 %add_ln191_10, i16 %B_21" [./bf16_accl.h:191]   --->   Operation 2881 'and' 'lost_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2882 [1/1] (1.10ns) (out node of the LUT)   --->   "%sticky_20 = icmp_ne  i16 %lost_10, i16 0" [./bf16_accl.h:192]   --->   Operation 2882 'icmp' 'sticky_20' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2883 [1/1] (0.00ns) (grouped into LUT with out node B_aln_32)   --->   "%sext_ln167_10cast = trunc i32 %sext_ln167_10" [./bf16_accl.h:193]   --->   Operation 2883 'trunc' 'sext_ln167_10cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2884 [1/1] (0.00ns) (grouped into LUT with out node B_aln_32)   --->   "%B_aln_31 = lshr i16 %B_21, i16 %sext_ln167_10cast" [./bf16_accl.h:193]   --->   Operation 2884 'lshr' 'B_aln_31' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2885 [1/1] (0.90ns) (out node of the LUT)   --->   "%B_aln_32 = select i1 %icmp_ln182_10, i16 %B_aln_30, i16 %B_aln_31" [./bf16_accl.h:182]   --->   Operation 2885 'select' 'B_aln_32' <Predicate = true> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2886 [1/1] (0.00ns)   --->   "%zext_ln181_10 = zext i16 %B_aln_32" [./bf16_accl.h:181]   --->   Operation 2886 'zext' 'zext_ln181_10' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2887 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_10)   --->   "%xor_ln182_10 = xor i1 %icmp_ln182_10, i1 1" [./bf16_accl.h:182]   --->   Operation 2887 'xor' 'xor_ln182_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2888 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_10)   --->   "%sticky_21 = and i1 %sticky_20, i1 %xor_ln182_10" [./bf16_accl.h:182]   --->   Operation 2888 'and' 'sticky_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2889 [1/1] (0.28ns)   --->   "%xor_ln200_10 = xor i1 %sa_10, i1 %sb_10" [./bf16_accl.h:200]   --->   Operation 2889 'xor' 'xor_ln200_10' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2890 [1/1] (0.85ns)   --->   "%M_80 = add i17 %zext_ln181_10, i17 %zext_ln178_32" [./bf16_accl.h:201]   --->   Operation 2890 'add' 'M_80' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2891 [1/1] (0.00ns) (grouped into LUT with out node M_84)   --->   "%zext_ln198_20 = zext i17 %M_80" [./bf16_accl.h:198]   --->   Operation 2891 'zext' 'zext_ln198_20' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2892 [1/1] (1.10ns)   --->   "%icmp_ln203_10 = icmp_ult  i16 %A_21, i16 %B_aln_32" [./bf16_accl.h:203]   --->   Operation 2892 'icmp' 'icmp_ln203_10' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2893 [1/1] (0.28ns)   --->   "%xor_ln203_10 = xor i1 %icmp_ln203_10, i1 1" [./bf16_accl.h:203]   --->   Operation 2893 'xor' 'xor_ln203_10' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2894 [1/1] (0.85ns)   --->   "%M_81 = sub i17 %zext_ln178_32, i17 %zext_ln181_10" [./bf16_accl.h:203]   --->   Operation 2894 'sub' 'M_81' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2895 [1/1] (0.85ns)   --->   "%M_82 = sub i17 %zext_ln181_10, i17 %zext_ln178_32" [./bf16_accl.h:204]   --->   Operation 2895 'sub' 'M_82' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2896 [1/1] (0.00ns) (grouped into LUT with out node M_84)   --->   "%M_83 = select i1 %xor_ln203_10, i17 %M_81, i17 %M_82" [./bf16_accl.h:203]   --->   Operation 2896 'select' 'M_83' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2897 [1/1] (0.00ns) (grouped into LUT with out node M_84)   --->   "%sext_ln203_10 = sext i17 %M_83" [./bf16_accl.h:203]   --->   Operation 2897 'sext' 'sext_ln203_10' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2898 [1/1] (0.00ns) (grouped into LUT with out node s_45)   --->   "%s_44 = select i1 %xor_ln203_10, i1 %sa_10, i1 %sb_10" [./bf16_accl.h:203]   --->   Operation 2898 'select' 's_44' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2899 [1/1] (0.35ns) (out node of the LUT)   --->   "%M_84 = select i1 %xor_ln200_10, i18 %sext_ln203_10, i18 %zext_ln198_20" [./bf16_accl.h:200]   --->   Operation 2899 'select' 'M_84' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2900 [1/1] (0.17ns) (out node of the LUT)   --->   "%s_45 = select i1 %xor_ln200_10, i1 %s_44, i1 %sb_10" [./bf16_accl.h:200]   --->   Operation 2900 'select' 's_45' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2901 [1/1] (1.08ns)   --->   "%icmp_ln207_10 = icmp_eq  i18 %M_84, i18 0" [./bf16_accl.h:207]   --->   Operation 2901 'icmp' 'icmp_ln207_10' <Predicate = true> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2902 [1/1] (0.00ns)   --->   "%tmp_172 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %M_84, i32 16, i32 17" [./bf16_accl.h:217]   --->   Operation 2902 'partselect' 'tmp_172' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2903 [1/1] (0.44ns)   --->   "%icmp_ln217_10 = icmp_ne  i2 %tmp_172, i2 0" [./bf16_accl.h:217]   --->   Operation 2903 'icmp' 'icmp_ln217_10' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2904 [1/1] (0.00ns)   --->   "%trunc_ln217_s = partselect i17 @_ssdm_op_PartSelect.i17.i18.i32.i32, i18 %M_84, i32 1, i32 17" [./bf16_accl.h:217]   --->   Operation 2904 'partselect' 'trunc_ln217_s' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2905 [1/1] (0.00ns)   --->   "%sext_ln217_10 = sext i17 %trunc_ln217_s" [./bf16_accl.h:217]   --->   Operation 2905 'sext' 'sext_ln217_10' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2906 [1/1] (0.76ns)   --->   "%maxe_92 = add i9 %zext_ln178_30, i9 1" [./bf16_accl.h:217]   --->   Operation 2906 'add' 'maxe_92' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2907 [1/1] (0.39ns)   --->   "%maxe_93 = select i1 %icmp_ln217_10, i9 %maxe_92, i9 %zext_ln178_30" [./bf16_accl.h:217]   --->   Operation 2907 'select' 'maxe_93' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2908 [1/1] (0.00ns)   --->   "%zext_ln217_10 = zext i9 %maxe_93" [./bf16_accl.h:217]   --->   Operation 2908 'zext' 'zext_ln217_10' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2909 [1/1] (0.36ns)   --->   "%M_85 = select i1 %icmp_ln217_10, i18 %sext_ln217_10, i18 %M_84" [./bf16_accl.h:217]   --->   Operation 2909 'select' 'M_85' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2910 [1/1] (0.00ns)   --->   "%sext_ln198_10 = sext i18 %M_85" [./bf16_accl.h:198]   --->   Operation 2910 'sext' 'sext_ln198_10' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2911 [1/1] (0.00ns)   --->   "%zext_ln198_21 = zext i31 %sext_ln198_10" [./bf16_accl.h:198]   --->   Operation 2911 'zext' 'zext_ln198_21' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2912 [1/1] (0.00ns) (grouped into LUT with out node M_87)   --->   "%trunc_ln198_20 = trunc i18 %M_85" [./bf16_accl.h:198]   --->   Operation 2912 'trunc' 'trunc_ln198_20' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2913 [1/1] (0.00ns)   --->   "%tmp_173 = partselect i3 @_ssdm_op_PartSelect.i3.i18.i32.i32, i18 %M_85, i32 15, i32 17" [./bf16_accl.h:220]   --->   Operation 2913 'partselect' 'tmp_173' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2914 [1/1] (0.58ns)   --->   "%icmp_ln220_20 = icmp_eq  i3 %tmp_173, i3 0" [./bf16_accl.h:220]   --->   Operation 2914 'icmp' 'icmp_ln220_20' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2915 [1/1] (0.88ns)   --->   "%icmp_ln220_21 = icmp_eq  i9 %maxe_93, i9 0" [./bf16_accl.h:220]   --->   Operation 2915 'icmp' 'icmp_ln220_21' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2916 [1/1] (0.00ns)   --->   "%tmp_71 = ctlz i32 @llvm.ctlz.i32, i32 %zext_ln198_21, i1 1" [./bf16_accl.h:20]   --->   Operation 2916 'ctlz' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2917 [1/1] (1.01ns)   --->   "%lz_20 = add i32 %tmp_71, i32 4294967280" [./bf16_accl.h:221]   --->   Operation 2917 'add' 'lz_20' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2918 [1/1] (0.99ns)   --->   "%icmp_ln222_10 = icmp_sgt  i32 %lz_20, i32 0" [./bf16_accl.h:222]   --->   Operation 2918 'icmp' 'icmp_ln222_10' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2919 [1/1] (0.00ns)   --->   "%zext_ln223_10 = zext i9 %maxe_93" [./bf16_accl.h:223]   --->   Operation 2919 'zext' 'zext_ln223_10' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2920 [1/1] (0.99ns)   --->   "%icmp_ln223_10 = icmp_slt  i32 %lz_20, i32 %zext_ln223_10" [./bf16_accl.h:223]   --->   Operation 2920 'icmp' 'icmp_ln223_10' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2921 [1/1] (0.00ns) (grouped into LUT with out node lz_21)   --->   "%xor_ln223_10 = xor i1 %icmp_ln223_10, i1 1" [./bf16_accl.h:223]   --->   Operation 2921 'xor' 'xor_ln223_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2922 [1/1] (0.44ns) (out node of the LUT)   --->   "%lz_21 = select i1 %xor_ln223_10, i32 %zext_ln223_10, i32 %lz_20" [./bf16_accl.h:223]   --->   Operation 2922 'select' 'lz_21' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2923 [1/1] (0.00ns) (grouped into LUT with out node M_87)   --->   "%M_86 = shl i32 %zext_ln198_21, i32 %lz_21" [./bf16_accl.h:224]   --->   Operation 2923 'shl' 'M_86' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2924 [1/1] (0.00ns) (grouped into LUT with out node M_87)   --->   "%trunc_ln198_21 = trunc i32 %M_86" [./bf16_accl.h:198]   --->   Operation 2924 'trunc' 'trunc_ln198_21' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2925 [1/1] (0.00ns)   --->   "%trunc_ln225_10 = trunc i32 %lz_21" [./bf16_accl.h:225]   --->   Operation 2925 'trunc' 'trunc_ln225_10' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2926 [1/1] (0.85ns)   --->   "%maxe_94 = sub i16 %zext_ln217_10, i16 %trunc_ln225_10" [./bf16_accl.h:225]   --->   Operation 2926 'sub' 'maxe_94' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2927 [1/1] (0.00ns) (grouped into LUT with out node and_ln222_21)   --->   "%xor_ln220_10 = xor i1 %icmp_ln220_21, i1 1" [./bf16_accl.h:220]   --->   Operation 2927 'xor' 'xor_ln220_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2928 [1/1] (0.00ns) (grouped into LUT with out node and_ln222_21)   --->   "%and_ln222_20 = and i1 %icmp_ln222_10, i1 %xor_ln220_10" [./bf16_accl.h:222]   --->   Operation 2928 'and' 'and_ln222_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2929 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln222_21 = and i1 %and_ln222_20, i1 %icmp_ln220_20" [./bf16_accl.h:222]   --->   Operation 2929 'and' 'and_ln222_21' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2930 [1/1] (0.00ns) (grouped into LUT with out node maxe_96)   --->   "%maxe_95 = select i1 %and_ln222_21, i16 %maxe_94, i16 %zext_ln217_10" [./bf16_accl.h:222]   --->   Operation 2930 'select' 'maxe_95' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2931 [1/1] (0.00ns) (grouped into LUT with out node maxe_96)   --->   "%and_ln220_10 = and i1 %icmp_ln220_20, i1 %icmp_ln220_21" [./bf16_accl.h:220]   --->   Operation 2931 'and' 'and_ln220_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2932 [1/1] (0.35ns) (out node of the LUT)   --->   "%maxe_96 = select i1 %and_ln220_10, i16 0, i16 %maxe_95" [./bf16_accl.h:220]   --->   Operation 2932 'select' 'maxe_96' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2933 [1/1] (1.38ns) (out node of the LUT)   --->   "%M_87 = select i1 %and_ln222_21, i16 %trunc_ln198_21, i16 %trunc_ln198_20" [./bf16_accl.h:222]   --->   Operation 2933 'select' 'M_87' <Predicate = true> <Delay = 1.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2934 [1/1] (0.00ns) (grouped into LUT with out node round_up_33)   --->   "%round_up_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_87, i32 8" [./bf16_accl.h:230]   --->   Operation 2934 'bitselect' 'round_up_31' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2935 [1/1] (0.00ns)   --->   "%frac_keep_10 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %M_87, i32 8, i32 15" [./bf16_accl.h:230]   --->   Operation 2935 'partselect' 'frac_keep_10' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2936 [1/1] (0.00ns)   --->   "%trunc_ln231_s = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %M_87, i32 8, i32 14" [./bf16_accl.h:231]   --->   Operation 2936 'partselect' 'trunc_ln231_s' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2937 [1/1] (0.00ns)   --->   "%zext_ln231_10 = zext i8 %frac_keep_10" [./bf16_accl.h:231]   --->   Operation 2937 'zext' 'zext_ln231_10' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2938 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_10)   --->   "%tmp_110 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %sticky_21" [./bf16_accl.h:240]   --->   Operation 2938 'bitconcatenate' 'tmp_110' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2939 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_10)   --->   "%trunc_ln240_10 = trunc i16 %M_87" [./bf16_accl.h:240]   --->   Operation 2939 'trunc' 'trunc_ln240_10' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2940 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_10)   --->   "%or_ln240_50 = or i2 %trunc_ln240_10, i2 %tmp_110" [./bf16_accl.h:240]   --->   Operation 2940 'or' 'or_ln240_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2941 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_10)   --->   "%tmp_176 = partselect i5 @_ssdm_op_PartSelect.i5.i16.i32.i32, i16 %M_87, i32 2, i32 6" [./bf16_accl.h:240]   --->   Operation 2941 'partselect' 'tmp_176' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2942 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_10)   --->   "%or_ln240_s = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %tmp_176, i2 %or_ln240_50" [./bf16_accl.h:240]   --->   Operation 2942 'bitconcatenate' 'or_ln240_s' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2943 [1/1] (0.81ns) (out node of the LUT)   --->   "%icmp_ln240_10 = icmp_ne  i7 %or_ln240_s, i7 0" [./bf16_accl.h:240]   --->   Operation 2943 'icmp' 'icmp_ln240_10' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2944 [1/1] (0.00ns) (grouped into LUT with out node round_up_33)   --->   "%round_up_32 = or i1 %icmp_ln240_10, i1 %round_up_31" [./bf16_accl.h:240]   --->   Operation 2944 'or' 'round_up_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2945 [1/1] (0.00ns) (grouped into LUT with out node round_up_33)   --->   "%tmp_177 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_87, i32 7" [./bf16_accl.h:244]   --->   Operation 2945 'bitselect' 'tmp_177' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2946 [1/1] (0.28ns) (out node of the LUT)   --->   "%round_up_33 = and i1 %round_up_32, i1 %tmp_177" [./bf16_accl.h:244]   --->   Operation 2946 'and' 'round_up_33' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2947 [1/1] (0.00ns)   --->   "%zext_ln238_10 = zext i1 %round_up_33" [./bf16_accl.h:238]   --->   Operation 2947 'zext' 'zext_ln238_10' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2948 [1/1] (0.00ns)   --->   "%zext_ln244_20 = zext i1 %round_up_33" [./bf16_accl.h:244]   --->   Operation 2948 'zext' 'zext_ln244_20' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2949 [1/1] (0.00ns)   --->   "%zext_ln244_21 = zext i1 %round_up_33" [./bf16_accl.h:244]   --->   Operation 2949 'zext' 'zext_ln244_21' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2950 [1/1] (0.76ns)   --->   "%rounded_10 = add i9 %zext_ln238_10, i9 %zext_ln231_10" [./bf16_accl.h:244]   --->   Operation 2950 'add' 'rounded_10' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2951 [1/1] (0.76ns)   --->   "%add_ln244_11 = add i8 %zext_ln244_21, i8 %frac_keep_10" [./bf16_accl.h:244]   --->   Operation 2951 'add' 'add_ln244_11' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2952 [1/1] (0.00ns)   --->   "%tmp_178 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %rounded_10, i32 8" [./bf16_accl.h:247]   --->   Operation 2952 'bitselect' 'tmp_178' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2953 [1/1] (0.85ns)   --->   "%maxe_97 = add i16 %maxe_96, i16 1" [./bf16_accl.h:247]   --->   Operation 2953 'add' 'maxe_97' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2954 [1/1] (0.35ns)   --->   "%maxe_98 = select i1 %tmp_178, i16 %maxe_97, i16 %maxe_96" [./bf16_accl.h:247]   --->   Operation 2954 'select' 'maxe_98' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2955 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_21)   --->   "%trunc_ln247_s = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %add_ln244_11, i32 1, i32 7" [./bf16_accl.h:247]   --->   Operation 2955 'partselect' 'trunc_ln247_s' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2956 [1/1] (0.77ns)   --->   "%add_ln247_20 = add i7 %zext_ln244_20, i7 %trunc_ln231_s" [./bf16_accl.h:247]   --->   Operation 2956 'add' 'add_ln247_20' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2957 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_21)   --->   "%m7_10 = select i1 %tmp_178, i7 %trunc_ln247_s, i7 %add_ln247_20" [./bf16_accl.h:247]   --->   Operation 2957 'select' 'm7_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2958 [1/1] (1.10ns)   --->   "%icmp_ln250_10 = icmp_ugt  i16 %maxe_98, i16 254" [./bf16_accl.h:250]   --->   Operation 2958 'icmp' 'icmp_ln250_10' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2959 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_10)   --->   "%shl_ln23_18 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i15, i1 %s_45, i15 0" [./bf16_accl.h:23]   --->   Operation 2959 'bitconcatenate' 'shl_ln23_18' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2960 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_10)   --->   "%or_ln23_20 = or i16 %shl_ln23_18, i16 32640" [./bf16_accl.h:23]   --->   Operation 2960 'or' 'or_ln23_20' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2961 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_21)   --->   "%shl_ln23_19 = shl i16 %maxe_98, i16 7" [./bf16_accl.h:23]   --->   Operation 2961 'shl' 'shl_ln23_19' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2962 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_21)   --->   "%tmp122 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i8.i7, i1 %s_45, i8 0, i7 %m7_10" [./bf16_accl.h:23]   --->   Operation 2962 'bitconcatenate' 'tmp122' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2963 [1/1] (0.36ns) (out node of the LUT)   --->   "%or_ln23_21 = or i16 %tmp122, i16 %shl_ln23_19" [./bf16_accl.h:23]   --->   Operation 2963 'or' 'or_ln23_21' <Predicate = true> <Delay = 0.36> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2964 [1/1] (0.28ns)   --->   "%or_ln142_42 = or i1 %icmp_ln134_10, i1 %or_ln142_10" [./bf16_accl.h:142]   --->   Operation 2964 'or' 'or_ln142_42' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2965 [1/1] (0.28ns)   --->   "%or_ln145_61 = or i1 %or_ln142_42, i1 %icmp_ln145_10" [./bf16_accl.h:145]   --->   Operation 2965 'or' 'or_ln145_61' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2966 [1/1] (0.00ns) (grouped into LUT with out node select_ln172_10)   --->   "%xor_ln145_10 = xor i1 %or_ln145_61, i1 1" [./bf16_accl.h:145]   --->   Operation 2966 'xor' 'xor_ln145_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2967 [1/1] (0.00ns) (grouped into LUT with out node select_ln172_10)   --->   "%and_ln172_10 = and i1 %icmp_ln172_10, i1 %xor_ln145_10" [./bf16_accl.h:172]   --->   Operation 2967 'and' 'and_ln172_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2968 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln172_10 = select i1 %and_ln172_10, i16 %select_ln174_10, i16 %or_ln23_21" [./bf16_accl.h:172]   --->   Operation 2968 'select' 'select_ln172_10' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2969 [1/1] (0.28ns)   --->   "%or_ln172_10 = or i1 %or_ln145_61, i1 %icmp_ln172_10" [./bf16_accl.h:172]   --->   Operation 2969 'or' 'or_ln172_10' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2970 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_10)   --->   "%or_ln207_10 = or i1 %or_ln172_10, i1 %icmp_ln207_10" [./bf16_accl.h:207]   --->   Operation 2970 'or' 'or_ln207_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2971 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_10)   --->   "%xor_ln207_10 = xor i1 %or_ln207_10, i1 1" [./bf16_accl.h:207]   --->   Operation 2971 'xor' 'xor_ln207_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2972 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_10)   --->   "%and_ln250_10 = and i1 %icmp_ln250_10, i1 %xor_ln207_10" [./bf16_accl.h:250]   --->   Operation 2972 'and' 'and_ln250_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2973 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln250_10 = select i1 %and_ln250_10, i16 %or_ln23_20, i16 %select_ln172_10" [./bf16_accl.h:250]   --->   Operation 2973 'select' 'select_ln250_10' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2974 [1/1] (0.00ns) (grouped into LUT with out node select_ln135_10)   --->   "%and_ln135_20 = and i1 %icmp_ln134_10, i1 %icmp_ln135_10" [./bf16_accl.h:135]   --->   Operation 2974 'and' 'and_ln135_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2975 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln135_10 = select i1 %and_ln135_20, i16 %select_ln138_10, i16 %select_ln250_10" [./bf16_accl.h:135]   --->   Operation 2975 'select' 'select_ln135_10' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2976 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_10)   --->   "%xor_ln135_10 = xor i1 %icmp_ln135_10, i1 1" [./bf16_accl.h:135]   --->   Operation 2976 'xor' 'xor_ln135_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2977 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_10)   --->   "%and_ln135_21 = and i1 %icmp_ln134_10, i1 %xor_ln135_10" [./bf16_accl.h:135]   --->   Operation 2977 'and' 'and_ln135_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2978 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_10)   --->   "%xor_ln142_10 = xor i1 %or_ln142_42, i1 1" [./bf16_accl.h:142]   --->   Operation 2978 'xor' 'xor_ln142_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2979 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_10)   --->   "%and_ln145_10 = and i1 %icmp_ln145_10, i1 %xor_ln142_10" [./bf16_accl.h:145]   --->   Operation 2979 'and' 'and_ln145_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2980 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_10)   --->   "%or_ln145_62 = or i1 %and_ln135_21, i1 %and_ln145_10" [./bf16_accl.h:145]   --->   Operation 2980 'or' 'or_ln145_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2981 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln145_10 = select i1 %or_ln145_62, i16 %a_bits_assign_10_load, i16 %select_ln135_10" [./bf16_accl.h:145]   --->   Operation 2981 'select' 'select_ln145_10' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2982 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_10)   --->   "%xor_ln134_10 = xor i1 %icmp_ln134_10, i1 1" [./bf16_accl.h:134]   --->   Operation 2982 'xor' 'xor_ln134_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2983 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_10)   --->   "%and_ln142_10 = and i1 %or_ln142_10, i1 %xor_ln134_10" [./bf16_accl.h:142]   --->   Operation 2983 'and' 'and_ln142_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2984 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_10)   --->   "%select_ln142_10 = select i1 %and_ln142_10, i16 %e_b_10, i16 %select_ln145_10" [./bf16_accl.h:142]   --->   Operation 2984 'select' 'select_ln142_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2985 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_10)   --->   "%xor_ln172_10 = xor i1 %or_ln172_10, i1 1" [./bf16_accl.h:172]   --->   Operation 2985 'xor' 'xor_ln172_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2986 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_10)   --->   "%and_ln207_10 = and i1 %icmp_ln207_10, i1 %xor_ln172_10" [./bf16_accl.h:207]   --->   Operation 2986 'and' 'and_ln207_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2987 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln207_10 = select i1 %and_ln207_10, i16 0, i16 %select_ln142_10" [./bf16_accl.h:207]   --->   Operation 2987 'select' 'select_ln207_10' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2988 [1/1] (0.00ns)   --->   "%tmp_179 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_assign_11_load, i32 15" [./bf16_accl.h:127]   --->   Operation 2988 'bitselect' 'tmp_179' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2989 [1/1] (0.00ns)   --->   "%ea_11 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %a_bits_assign_11_load, i32 7, i32 14" [./bf16_accl.h:128]   --->   Operation 2989 'partselect' 'ea_11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2990 [1/1] (0.00ns)   --->   "%zext_ln129_22 = zext i7 %ma_11" [./bf16_accl.h:129]   --->   Operation 2990 'zext' 'zext_ln129_22' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2991 [1/1] (0.84ns)   --->   "%icmp_ln134_11 = icmp_eq  i8 %ea_11, i8 255" [./bf16_accl.h:134]   --->   Operation 2991 'icmp' 'icmp_ln134_11' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2992 [1/1] (0.81ns)   --->   "%icmp_ln135_11 = icmp_eq  i7 %ma_11, i7 0" [./bf16_accl.h:135]   --->   Operation 2992 'icmp' 'icmp_ln135_11' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2993 [1/1] (0.84ns)   --->   "%icmp_ln142_11 = icmp_eq  i8 %eb_11, i8 255" [./bf16_accl.h:142]   --->   Operation 2993 'icmp' 'icmp_ln142_11' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2994 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144_11)   --->   "%trunc_ln144_10 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %a_bits_assign_11_load, i32 7, i32 13" [./bf16_accl.h:144]   --->   Operation 2994 'partselect' 'trunc_ln144_10' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2995 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144_11)   --->   "%or_ln144_41 = or i7 %trunc_ln144_10, i7 %ma_11" [./bf16_accl.h:144]   --->   Operation 2995 'or' 'or_ln144_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2996 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144_11)   --->   "%tmp_182 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_assign_11_load, i32 14" [./bf16_accl.h:144]   --->   Operation 2996 'bitselect' 'tmp_182' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2997 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144_11)   --->   "%or_ln144_10 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_182, i7 %or_ln144_41" [./bf16_accl.h:144]   --->   Operation 2997 'bitconcatenate' 'or_ln144_10' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2998 [1/1] (0.84ns) (out node of the LUT)   --->   "%icmp_ln144_11 = icmp_eq  i8 %or_ln144_10, i8 0" [./bf16_accl.h:144]   --->   Operation 2998 'icmp' 'icmp_ln144_11' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2999 [1/1] (0.28ns)   --->   "%or_ln142_11 = or i1 %icmp_ln142_11, i1 %icmp_ln144_11" [./bf16_accl.h:142]   --->   Operation 2999 'or' 'or_ln142_11' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3000 [1/1] (0.00ns) (grouped into LUT with out node select_ln138_11)   --->   "%xor_ln138_11 = xor i1 %tmp_179, i1 %tmp_181" [./bf16_accl.h:138]   --->   Operation 3000 'xor' 'xor_ln138_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3001 [1/1] (0.00ns) (grouped into LUT with out node select_ln138_11)   --->   "%and_ln138_22 = and i1 %icmp_ln138_11, i1 %xor_ln138_11" [./bf16_accl.h:138]   --->   Operation 3001 'and' 'and_ln138_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3002 [1/1] (0.00ns) (grouped into LUT with out node select_ln138_11)   --->   "%and_ln138_23 = and i1 %and_ln138_22, i1 %icmp_ln142_11" [./bf16_accl.h:138]   --->   Operation 3002 'and' 'and_ln138_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3003 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln138_11 = select i1 %and_ln138_23, i16 32641, i16 %a_bits_assign_11_load" [./bf16_accl.h:138]   --->   Operation 3003 'select' 'select_ln138_11' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3004 [1/1] (0.84ns)   --->   "%icmp_ln158_22 = icmp_ne  i8 %ea_11, i8 0" [./bf16_accl.h:158]   --->   Operation 3004 'icmp' 'icmp_ln158_22' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3005 [1/1] (0.00ns)   --->   "%or_ln158_21 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %ma_11" [./bf16_accl.h:158]   --->   Operation 3005 'bitconcatenate' 'or_ln158_21' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3006 [1/1] (0.39ns)   --->   "%select_ln158_22 = select i1 %icmp_ln158_22, i8 %or_ln158_21, i8 %zext_ln129_22" [./bf16_accl.h:158]   --->   Operation 3006 'select' 'select_ln158_22' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3007 [1/1] (0.00ns)   --->   "%A_22 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln158_22, i8 0" [./bf16_accl.h:159]   --->   Operation 3007 'bitconcatenate' 'A_22' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3008 [1/1] (0.00ns)   --->   "%B_22 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln158_23, i8 0" [./bf16_accl.h:159]   --->   Operation 3008 'bitconcatenate' 'B_22' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3009 [1/1] (0.84ns)   --->   "%icmp_ln162_11 = icmp_eq  i8 %ea_11, i8 0" [./bf16_accl.h:162]   --->   Operation 3009 'icmp' 'icmp_ln162_11' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3010 [1/1] (0.39ns)   --->   "%ea1_11 = select i1 %icmp_ln162_11, i8 1, i8 %ea_11" [./bf16_accl.h:162]   --->   Operation 3010 'select' 'ea1_11' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3011 [1/1] (0.84ns)   --->   "%icmp_ln166_11 = icmp_ult  i8 %ea1_11, i8 %eb1_11" [./bf16_accl.h:166]   --->   Operation 3011 'icmp' 'icmp_ln166_11' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3012 [1/1] (0.28ns)   --->   "%xor_ln166_11 = xor i1 %icmp_ln166_11, i1 1" [./bf16_accl.h:166]   --->   Operation 3012 'xor' 'xor_ln166_11' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3013 [1/1] (0.00ns) (grouped into LUT with out node maxe_100)   --->   "%maxe_99 = select i1 %xor_ln166_11, i8 %ea_11, i8 %eb_11" [./bf16_accl.h:166]   --->   Operation 3013 'select' 'maxe_99' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3014 [1/1] (0.00ns)   --->   "%zext_ln167_22 = zext i8 %ea1_11" [./bf16_accl.h:167]   --->   Operation 3014 'zext' 'zext_ln167_22' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3015 [1/1] (0.00ns)   --->   "%zext_ln167_23 = zext i8 %eb1_11" [./bf16_accl.h:167]   --->   Operation 3015 'zext' 'zext_ln167_23' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3016 [1/1] (0.76ns)   --->   "%sub_ln167_22 = sub i9 %zext_ln167_22, i9 %zext_ln167_23" [./bf16_accl.h:167]   --->   Operation 3016 'sub' 'sub_ln167_22' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3017 [1/1] (0.76ns)   --->   "%sub_ln167_23 = sub i9 %zext_ln167_23, i9 %zext_ln167_22" [./bf16_accl.h:167]   --->   Operation 3017 'sub' 'sub_ln167_23' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3018 [1/1] (0.39ns)   --->   "%diff_11 = select i1 %xor_ln166_11, i9 %sub_ln167_22, i9 %sub_ln167_23" [./bf16_accl.h:167]   --->   Operation 3018 'select' 'diff_11' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3019 [1/1] (0.00ns)   --->   "%sext_ln167_11 = sext i9 %diff_11" [./bf16_accl.h:167]   --->   Operation 3019 'sext' 'sext_ln167_11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3020 [1/1] (0.88ns)   --->   "%icmp_ln172_11 = icmp_sgt  i9 %diff_11, i9 11" [./bf16_accl.h:172]   --->   Operation 3020 'icmp' 'icmp_ln172_11' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3021 [1/1] (0.00ns) (grouped into LUT with out node select_ln172_11)   --->   "%select_ln174_11 = select i1 %xor_ln166_11, i16 %a_bits_assign_11_load, i16 %e_b_11" [./bf16_accl.h:174]   --->   Operation 3021 'select' 'select_ln174_11' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3022 [1/1] (0.84ns)   --->   "%icmp_ln178_11 = icmp_ult  i8 %ea1_11, i8 %eb1_11" [./bf16_accl.h:178]   --->   Operation 3022 'icmp' 'icmp_ln178_11' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3023 [1/1] (0.39ns) (out node of the LUT)   --->   "%maxe_100 = select i1 %icmp_ln178_11, i8 %eb_11, i8 %maxe_99" [./bf16_accl.h:178]   --->   Operation 3023 'select' 'maxe_100' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3024 [1/1] (0.00ns)   --->   "%zext_ln178_33 = zext i8 %maxe_100" [./bf16_accl.h:178]   --->   Operation 3024 'zext' 'zext_ln178_33' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3025 [1/1] (0.35ns)   --->   "%B_23 = select i1 %icmp_ln178_11, i16 %A_22, i16 %B_22" [./bf16_accl.h:178]   --->   Operation 3025 'select' 'B_23' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3026 [1/1] (0.35ns)   --->   "%A_23 = select i1 %icmp_ln178_11, i16 %B_22, i16 %A_22" [./bf16_accl.h:178]   --->   Operation 3026 'select' 'A_23' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3027 [1/1] (0.00ns)   --->   "%zext_ln178_35 = zext i16 %A_23" [./bf16_accl.h:178]   --->   Operation 3027 'zext' 'zext_ln178_35' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3028 [1/1] (0.17ns)   --->   "%sb_11 = select i1 %icmp_ln178_11, i1 %tmp_179, i1 %tmp_181" [./bf16_accl.h:178]   --->   Operation 3028 'select' 'sb_11' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3029 [1/1] (0.17ns)   --->   "%sa_11 = select i1 %icmp_ln178_11, i1 %tmp_181, i1 %tmp_179" [./bf16_accl.h:178]   --->   Operation 3029 'select' 'sa_11' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3030 [1/1] (0.00ns)   --->   "%tmp_184 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %diff_11, i32 1, i32 8" [./bf16_accl.h:182]   --->   Operation 3030 'partselect' 'tmp_184' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3031 [1/1] (0.84ns)   --->   "%icmp_ln182_11 = icmp_slt  i8 %tmp_184, i8 1" [./bf16_accl.h:182]   --->   Operation 3031 'icmp' 'icmp_ln182_11' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3032 [1/1] (0.88ns)   --->   "%icmp_ln184_11 = icmp_eq  i9 %diff_11, i9 0" [./bf16_accl.h:184]   --->   Operation 3032 'icmp' 'icmp_ln184_11' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3033 [1/1] (0.00ns) (grouped into LUT with out node B_aln_35)   --->   "%lshr_ln184_10 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %B_23, i32 1, i32 15" [./bf16_accl.h:184]   --->   Operation 3033 'partselect' 'lshr_ln184_10' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3034 [1/1] (0.00ns) (grouped into LUT with out node B_aln_35)   --->   "%zext_ln184_11 = zext i15 %lshr_ln184_10" [./bf16_accl.h:184]   --->   Operation 3034 'zext' 'zext_ln184_11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3035 [1/1] (0.00ns) (grouped into LUT with out node B_aln_35)   --->   "%B_aln_33 = select i1 %icmp_ln184_11, i16 %B_23, i16 %zext_ln184_11" [./bf16_accl.h:184]   --->   Operation 3035 'select' 'B_aln_33' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3036 [1/1] (0.00ns) (grouped into LUT with out node add_ln191_11)   --->   "%shl_ln191_11 = shl i32 1, i32 %sext_ln167_11" [./bf16_accl.h:191]   --->   Operation 3036 'shl' 'shl_ln191_11' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3037 [1/1] (0.00ns) (grouped into LUT with out node add_ln191_11)   --->   "%trunc_ln191_11 = trunc i32 %shl_ln191_11" [./bf16_accl.h:191]   --->   Operation 3037 'trunc' 'trunc_ln191_11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3038 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln191_11 = add i16 %trunc_ln191_11, i16 65535" [./bf16_accl.h:191]   --->   Operation 3038 'add' 'add_ln191_11' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3039 [1/1] (0.00ns) (grouped into LUT with out node sticky_22)   --->   "%lost_11 = and i16 %add_ln191_11, i16 %B_23" [./bf16_accl.h:191]   --->   Operation 3039 'and' 'lost_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3040 [1/1] (1.10ns) (out node of the LUT)   --->   "%sticky_22 = icmp_ne  i16 %lost_11, i16 0" [./bf16_accl.h:192]   --->   Operation 3040 'icmp' 'sticky_22' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3041 [1/1] (0.00ns) (grouped into LUT with out node B_aln_35)   --->   "%sext_ln167_11cast = trunc i32 %sext_ln167_11" [./bf16_accl.h:193]   --->   Operation 3041 'trunc' 'sext_ln167_11cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3042 [1/1] (0.00ns) (grouped into LUT with out node B_aln_35)   --->   "%B_aln_34 = lshr i16 %B_23, i16 %sext_ln167_11cast" [./bf16_accl.h:193]   --->   Operation 3042 'lshr' 'B_aln_34' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3043 [1/1] (0.90ns) (out node of the LUT)   --->   "%B_aln_35 = select i1 %icmp_ln182_11, i16 %B_aln_33, i16 %B_aln_34" [./bf16_accl.h:182]   --->   Operation 3043 'select' 'B_aln_35' <Predicate = true> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3044 [1/1] (0.00ns)   --->   "%zext_ln181_11 = zext i16 %B_aln_35" [./bf16_accl.h:181]   --->   Operation 3044 'zext' 'zext_ln181_11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3045 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_11)   --->   "%xor_ln182_11 = xor i1 %icmp_ln182_11, i1 1" [./bf16_accl.h:182]   --->   Operation 3045 'xor' 'xor_ln182_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3046 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_11)   --->   "%sticky_23 = and i1 %sticky_22, i1 %xor_ln182_11" [./bf16_accl.h:182]   --->   Operation 3046 'and' 'sticky_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3047 [1/1] (0.28ns)   --->   "%xor_ln200_11 = xor i1 %sa_11, i1 %sb_11" [./bf16_accl.h:200]   --->   Operation 3047 'xor' 'xor_ln200_11' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3048 [1/1] (0.85ns)   --->   "%M_88 = add i17 %zext_ln181_11, i17 %zext_ln178_35" [./bf16_accl.h:201]   --->   Operation 3048 'add' 'M_88' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3049 [1/1] (0.00ns) (grouped into LUT with out node M_92)   --->   "%zext_ln198_22 = zext i17 %M_88" [./bf16_accl.h:198]   --->   Operation 3049 'zext' 'zext_ln198_22' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3050 [1/1] (1.10ns)   --->   "%icmp_ln203_11 = icmp_ult  i16 %A_23, i16 %B_aln_35" [./bf16_accl.h:203]   --->   Operation 3050 'icmp' 'icmp_ln203_11' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3051 [1/1] (0.28ns)   --->   "%xor_ln203_11 = xor i1 %icmp_ln203_11, i1 1" [./bf16_accl.h:203]   --->   Operation 3051 'xor' 'xor_ln203_11' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3052 [1/1] (0.85ns)   --->   "%M_89 = sub i17 %zext_ln178_35, i17 %zext_ln181_11" [./bf16_accl.h:203]   --->   Operation 3052 'sub' 'M_89' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3053 [1/1] (0.85ns)   --->   "%M_90 = sub i17 %zext_ln181_11, i17 %zext_ln178_35" [./bf16_accl.h:204]   --->   Operation 3053 'sub' 'M_90' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3054 [1/1] (0.00ns) (grouped into LUT with out node M_92)   --->   "%M_91 = select i1 %xor_ln203_11, i17 %M_89, i17 %M_90" [./bf16_accl.h:203]   --->   Operation 3054 'select' 'M_91' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3055 [1/1] (0.00ns) (grouped into LUT with out node M_92)   --->   "%sext_ln203_11 = sext i17 %M_91" [./bf16_accl.h:203]   --->   Operation 3055 'sext' 'sext_ln203_11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3056 [1/1] (0.00ns) (grouped into LUT with out node s_49)   --->   "%s_48 = select i1 %xor_ln203_11, i1 %sa_11, i1 %sb_11" [./bf16_accl.h:203]   --->   Operation 3056 'select' 's_48' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3057 [1/1] (0.35ns) (out node of the LUT)   --->   "%M_92 = select i1 %xor_ln200_11, i18 %sext_ln203_11, i18 %zext_ln198_22" [./bf16_accl.h:200]   --->   Operation 3057 'select' 'M_92' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3058 [1/1] (0.17ns) (out node of the LUT)   --->   "%s_49 = select i1 %xor_ln200_11, i1 %s_48, i1 %sb_11" [./bf16_accl.h:200]   --->   Operation 3058 'select' 's_49' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3059 [1/1] (1.08ns)   --->   "%icmp_ln207_11 = icmp_eq  i18 %M_92, i18 0" [./bf16_accl.h:207]   --->   Operation 3059 'icmp' 'icmp_ln207_11' <Predicate = true> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3060 [1/1] (0.00ns)   --->   "%tmp_186 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %M_92, i32 16, i32 17" [./bf16_accl.h:217]   --->   Operation 3060 'partselect' 'tmp_186' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3061 [1/1] (0.44ns)   --->   "%icmp_ln217_11 = icmp_ne  i2 %tmp_186, i2 0" [./bf16_accl.h:217]   --->   Operation 3061 'icmp' 'icmp_ln217_11' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3062 [1/1] (0.00ns)   --->   "%trunc_ln217_10 = partselect i17 @_ssdm_op_PartSelect.i17.i18.i32.i32, i18 %M_92, i32 1, i32 17" [./bf16_accl.h:217]   --->   Operation 3062 'partselect' 'trunc_ln217_10' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3063 [1/1] (0.00ns)   --->   "%sext_ln217_11 = sext i17 %trunc_ln217_10" [./bf16_accl.h:217]   --->   Operation 3063 'sext' 'sext_ln217_11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3064 [1/1] (0.76ns)   --->   "%maxe_101 = add i9 %zext_ln178_33, i9 1" [./bf16_accl.h:217]   --->   Operation 3064 'add' 'maxe_101' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3065 [1/1] (0.39ns)   --->   "%maxe_102 = select i1 %icmp_ln217_11, i9 %maxe_101, i9 %zext_ln178_33" [./bf16_accl.h:217]   --->   Operation 3065 'select' 'maxe_102' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3066 [1/1] (0.00ns)   --->   "%zext_ln217_11 = zext i9 %maxe_102" [./bf16_accl.h:217]   --->   Operation 3066 'zext' 'zext_ln217_11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3067 [1/1] (0.36ns)   --->   "%M_93 = select i1 %icmp_ln217_11, i18 %sext_ln217_11, i18 %M_92" [./bf16_accl.h:217]   --->   Operation 3067 'select' 'M_93' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3068 [1/1] (0.00ns)   --->   "%sext_ln198_11 = sext i18 %M_93" [./bf16_accl.h:198]   --->   Operation 3068 'sext' 'sext_ln198_11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3069 [1/1] (0.00ns)   --->   "%zext_ln198_23 = zext i31 %sext_ln198_11" [./bf16_accl.h:198]   --->   Operation 3069 'zext' 'zext_ln198_23' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3070 [1/1] (0.00ns) (grouped into LUT with out node M_95)   --->   "%trunc_ln198_22 = trunc i18 %M_93" [./bf16_accl.h:198]   --->   Operation 3070 'trunc' 'trunc_ln198_22' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3071 [1/1] (0.00ns)   --->   "%tmp_187 = partselect i3 @_ssdm_op_PartSelect.i3.i18.i32.i32, i18 %M_93, i32 15, i32 17" [./bf16_accl.h:220]   --->   Operation 3071 'partselect' 'tmp_187' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3072 [1/1] (0.58ns)   --->   "%icmp_ln220_22 = icmp_eq  i3 %tmp_187, i3 0" [./bf16_accl.h:220]   --->   Operation 3072 'icmp' 'icmp_ln220_22' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3073 [1/1] (0.88ns)   --->   "%icmp_ln220_23 = icmp_eq  i9 %maxe_102, i9 0" [./bf16_accl.h:220]   --->   Operation 3073 'icmp' 'icmp_ln220_23' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3074 [1/1] (0.00ns)   --->   "%tmp_72 = ctlz i32 @llvm.ctlz.i32, i32 %zext_ln198_23, i1 1" [./bf16_accl.h:20]   --->   Operation 3074 'ctlz' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3075 [1/1] (1.01ns)   --->   "%lz_22 = add i32 %tmp_72, i32 4294967280" [./bf16_accl.h:221]   --->   Operation 3075 'add' 'lz_22' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3076 [1/1] (0.99ns)   --->   "%icmp_ln222_11 = icmp_sgt  i32 %lz_22, i32 0" [./bf16_accl.h:222]   --->   Operation 3076 'icmp' 'icmp_ln222_11' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3077 [1/1] (0.00ns)   --->   "%zext_ln223_11 = zext i9 %maxe_102" [./bf16_accl.h:223]   --->   Operation 3077 'zext' 'zext_ln223_11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3078 [1/1] (0.99ns)   --->   "%icmp_ln223_11 = icmp_slt  i32 %lz_22, i32 %zext_ln223_11" [./bf16_accl.h:223]   --->   Operation 3078 'icmp' 'icmp_ln223_11' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3079 [1/1] (0.00ns) (grouped into LUT with out node lz_23)   --->   "%xor_ln223_11 = xor i1 %icmp_ln223_11, i1 1" [./bf16_accl.h:223]   --->   Operation 3079 'xor' 'xor_ln223_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3080 [1/1] (0.44ns) (out node of the LUT)   --->   "%lz_23 = select i1 %xor_ln223_11, i32 %zext_ln223_11, i32 %lz_22" [./bf16_accl.h:223]   --->   Operation 3080 'select' 'lz_23' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3081 [1/1] (0.00ns) (grouped into LUT with out node M_95)   --->   "%M_94 = shl i32 %zext_ln198_23, i32 %lz_23" [./bf16_accl.h:224]   --->   Operation 3081 'shl' 'M_94' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3082 [1/1] (0.00ns) (grouped into LUT with out node M_95)   --->   "%trunc_ln198_23 = trunc i32 %M_94" [./bf16_accl.h:198]   --->   Operation 3082 'trunc' 'trunc_ln198_23' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3083 [1/1] (0.00ns)   --->   "%trunc_ln225_11 = trunc i32 %lz_23" [./bf16_accl.h:225]   --->   Operation 3083 'trunc' 'trunc_ln225_11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3084 [1/1] (0.85ns)   --->   "%maxe_103 = sub i16 %zext_ln217_11, i16 %trunc_ln225_11" [./bf16_accl.h:225]   --->   Operation 3084 'sub' 'maxe_103' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3085 [1/1] (0.00ns) (grouped into LUT with out node and_ln222_23)   --->   "%xor_ln220_11 = xor i1 %icmp_ln220_23, i1 1" [./bf16_accl.h:220]   --->   Operation 3085 'xor' 'xor_ln220_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3086 [1/1] (0.00ns) (grouped into LUT with out node and_ln222_23)   --->   "%and_ln222_22 = and i1 %icmp_ln222_11, i1 %xor_ln220_11" [./bf16_accl.h:222]   --->   Operation 3086 'and' 'and_ln222_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3087 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln222_23 = and i1 %and_ln222_22, i1 %icmp_ln220_22" [./bf16_accl.h:222]   --->   Operation 3087 'and' 'and_ln222_23' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3088 [1/1] (0.00ns) (grouped into LUT with out node maxe_105)   --->   "%maxe_104 = select i1 %and_ln222_23, i16 %maxe_103, i16 %zext_ln217_11" [./bf16_accl.h:222]   --->   Operation 3088 'select' 'maxe_104' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3089 [1/1] (0.00ns) (grouped into LUT with out node maxe_105)   --->   "%and_ln220_11 = and i1 %icmp_ln220_22, i1 %icmp_ln220_23" [./bf16_accl.h:220]   --->   Operation 3089 'and' 'and_ln220_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3090 [1/1] (0.35ns) (out node of the LUT)   --->   "%maxe_105 = select i1 %and_ln220_11, i16 0, i16 %maxe_104" [./bf16_accl.h:220]   --->   Operation 3090 'select' 'maxe_105' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3091 [1/1] (1.38ns) (out node of the LUT)   --->   "%M_95 = select i1 %and_ln222_23, i16 %trunc_ln198_23, i16 %trunc_ln198_22" [./bf16_accl.h:222]   --->   Operation 3091 'select' 'M_95' <Predicate = true> <Delay = 1.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3092 [1/1] (0.00ns) (grouped into LUT with out node round_up_36)   --->   "%round_up_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_95, i32 8" [./bf16_accl.h:230]   --->   Operation 3092 'bitselect' 'round_up_34' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3093 [1/1] (0.00ns)   --->   "%frac_keep_11 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %M_95, i32 8, i32 15" [./bf16_accl.h:230]   --->   Operation 3093 'partselect' 'frac_keep_11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3094 [1/1] (0.00ns)   --->   "%trunc_ln231_10 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %M_95, i32 8, i32 14" [./bf16_accl.h:231]   --->   Operation 3094 'partselect' 'trunc_ln231_10' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3095 [1/1] (0.00ns)   --->   "%zext_ln231_11 = zext i8 %frac_keep_11" [./bf16_accl.h:231]   --->   Operation 3095 'zext' 'zext_ln231_11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3096 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_11)   --->   "%tmp_115 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %sticky_23" [./bf16_accl.h:240]   --->   Operation 3096 'bitconcatenate' 'tmp_115' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3097 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_11)   --->   "%trunc_ln240_11 = trunc i16 %M_95" [./bf16_accl.h:240]   --->   Operation 3097 'trunc' 'trunc_ln240_11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3098 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_11)   --->   "%or_ln240_52 = or i2 %trunc_ln240_11, i2 %tmp_115" [./bf16_accl.h:240]   --->   Operation 3098 'or' 'or_ln240_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3099 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_11)   --->   "%tmp_189 = partselect i5 @_ssdm_op_PartSelect.i5.i16.i32.i32, i16 %M_95, i32 2, i32 6" [./bf16_accl.h:240]   --->   Operation 3099 'partselect' 'tmp_189' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3100 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_11)   --->   "%or_ln240_10 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %tmp_189, i2 %or_ln240_52" [./bf16_accl.h:240]   --->   Operation 3100 'bitconcatenate' 'or_ln240_10' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3101 [1/1] (0.81ns) (out node of the LUT)   --->   "%icmp_ln240_11 = icmp_ne  i7 %or_ln240_10, i7 0" [./bf16_accl.h:240]   --->   Operation 3101 'icmp' 'icmp_ln240_11' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3102 [1/1] (0.00ns) (grouped into LUT with out node round_up_36)   --->   "%round_up_35 = or i1 %icmp_ln240_11, i1 %round_up_34" [./bf16_accl.h:240]   --->   Operation 3102 'or' 'round_up_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3103 [1/1] (0.00ns) (grouped into LUT with out node round_up_36)   --->   "%tmp_191 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_95, i32 7" [./bf16_accl.h:244]   --->   Operation 3103 'bitselect' 'tmp_191' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3104 [1/1] (0.28ns) (out node of the LUT)   --->   "%round_up_36 = and i1 %round_up_35, i1 %tmp_191" [./bf16_accl.h:244]   --->   Operation 3104 'and' 'round_up_36' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3105 [1/1] (0.00ns)   --->   "%zext_ln238_11 = zext i1 %round_up_36" [./bf16_accl.h:238]   --->   Operation 3105 'zext' 'zext_ln238_11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3106 [1/1] (0.00ns)   --->   "%zext_ln244_22 = zext i1 %round_up_36" [./bf16_accl.h:244]   --->   Operation 3106 'zext' 'zext_ln244_22' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3107 [1/1] (0.00ns)   --->   "%zext_ln244_23 = zext i1 %round_up_36" [./bf16_accl.h:244]   --->   Operation 3107 'zext' 'zext_ln244_23' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3108 [1/1] (0.76ns)   --->   "%rounded_11 = add i9 %zext_ln238_11, i9 %zext_ln231_11" [./bf16_accl.h:244]   --->   Operation 3108 'add' 'rounded_11' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3109 [1/1] (0.76ns)   --->   "%add_ln244_12 = add i8 %zext_ln244_23, i8 %frac_keep_11" [./bf16_accl.h:244]   --->   Operation 3109 'add' 'add_ln244_12' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3110 [1/1] (0.00ns)   --->   "%tmp_192 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %rounded_11, i32 8" [./bf16_accl.h:247]   --->   Operation 3110 'bitselect' 'tmp_192' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3111 [1/1] (0.85ns)   --->   "%maxe_106 = add i16 %maxe_105, i16 1" [./bf16_accl.h:247]   --->   Operation 3111 'add' 'maxe_106' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3112 [1/1] (0.35ns)   --->   "%maxe_107 = select i1 %tmp_192, i16 %maxe_106, i16 %maxe_105" [./bf16_accl.h:247]   --->   Operation 3112 'select' 'maxe_107' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3113 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_23)   --->   "%trunc_ln247_10 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %add_ln244_12, i32 1, i32 7" [./bf16_accl.h:247]   --->   Operation 3113 'partselect' 'trunc_ln247_10' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3114 [1/1] (0.77ns)   --->   "%add_ln247_22 = add i7 %zext_ln244_22, i7 %trunc_ln231_10" [./bf16_accl.h:247]   --->   Operation 3114 'add' 'add_ln247_22' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3115 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_23)   --->   "%m7_11 = select i1 %tmp_192, i7 %trunc_ln247_10, i7 %add_ln247_22" [./bf16_accl.h:247]   --->   Operation 3115 'select' 'm7_11' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3116 [1/1] (1.10ns)   --->   "%icmp_ln250_11 = icmp_ugt  i16 %maxe_107, i16 254" [./bf16_accl.h:250]   --->   Operation 3116 'icmp' 'icmp_ln250_11' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3117 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_11)   --->   "%shl_ln23_20 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i15, i1 %s_49, i15 0" [./bf16_accl.h:23]   --->   Operation 3117 'bitconcatenate' 'shl_ln23_20' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3118 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_11)   --->   "%or_ln23_22 = or i16 %shl_ln23_20, i16 32640" [./bf16_accl.h:23]   --->   Operation 3118 'or' 'or_ln23_22' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3119 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_23)   --->   "%shl_ln23_21 = shl i16 %maxe_107, i16 7" [./bf16_accl.h:23]   --->   Operation 3119 'shl' 'shl_ln23_21' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3120 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_23)   --->   "%tmp127 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i8.i7, i1 %s_49, i8 0, i7 %m7_11" [./bf16_accl.h:23]   --->   Operation 3120 'bitconcatenate' 'tmp127' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3121 [1/1] (0.36ns) (out node of the LUT)   --->   "%or_ln23_23 = or i16 %tmp127, i16 %shl_ln23_21" [./bf16_accl.h:23]   --->   Operation 3121 'or' 'or_ln23_23' <Predicate = true> <Delay = 0.36> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3122 [1/1] (0.28ns)   --->   "%or_ln142_43 = or i1 %icmp_ln134_11, i1 %or_ln142_11" [./bf16_accl.h:142]   --->   Operation 3122 'or' 'or_ln142_43' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3123 [1/1] (0.28ns)   --->   "%or_ln145_64 = or i1 %or_ln142_43, i1 %icmp_ln145_11" [./bf16_accl.h:145]   --->   Operation 3123 'or' 'or_ln145_64' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3124 [1/1] (0.00ns) (grouped into LUT with out node select_ln172_11)   --->   "%xor_ln145_11 = xor i1 %or_ln145_64, i1 1" [./bf16_accl.h:145]   --->   Operation 3124 'xor' 'xor_ln145_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3125 [1/1] (0.00ns) (grouped into LUT with out node select_ln172_11)   --->   "%and_ln172_11 = and i1 %icmp_ln172_11, i1 %xor_ln145_11" [./bf16_accl.h:172]   --->   Operation 3125 'and' 'and_ln172_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3126 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln172_11 = select i1 %and_ln172_11, i16 %select_ln174_11, i16 %or_ln23_23" [./bf16_accl.h:172]   --->   Operation 3126 'select' 'select_ln172_11' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3127 [1/1] (0.28ns)   --->   "%or_ln172_11 = or i1 %or_ln145_64, i1 %icmp_ln172_11" [./bf16_accl.h:172]   --->   Operation 3127 'or' 'or_ln172_11' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3128 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_11)   --->   "%or_ln207_11 = or i1 %or_ln172_11, i1 %icmp_ln207_11" [./bf16_accl.h:207]   --->   Operation 3128 'or' 'or_ln207_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3129 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_11)   --->   "%xor_ln207_11 = xor i1 %or_ln207_11, i1 1" [./bf16_accl.h:207]   --->   Operation 3129 'xor' 'xor_ln207_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3130 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_11)   --->   "%and_ln250_11 = and i1 %icmp_ln250_11, i1 %xor_ln207_11" [./bf16_accl.h:250]   --->   Operation 3130 'and' 'and_ln250_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3131 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln250_11 = select i1 %and_ln250_11, i16 %or_ln23_22, i16 %select_ln172_11" [./bf16_accl.h:250]   --->   Operation 3131 'select' 'select_ln250_11' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3132 [1/1] (0.00ns) (grouped into LUT with out node select_ln135_11)   --->   "%and_ln135_22 = and i1 %icmp_ln134_11, i1 %icmp_ln135_11" [./bf16_accl.h:135]   --->   Operation 3132 'and' 'and_ln135_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3133 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln135_11 = select i1 %and_ln135_22, i16 %select_ln138_11, i16 %select_ln250_11" [./bf16_accl.h:135]   --->   Operation 3133 'select' 'select_ln135_11' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3134 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_11)   --->   "%xor_ln135_11 = xor i1 %icmp_ln135_11, i1 1" [./bf16_accl.h:135]   --->   Operation 3134 'xor' 'xor_ln135_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3135 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_11)   --->   "%and_ln135_23 = and i1 %icmp_ln134_11, i1 %xor_ln135_11" [./bf16_accl.h:135]   --->   Operation 3135 'and' 'and_ln135_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3136 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_11)   --->   "%xor_ln142_11 = xor i1 %or_ln142_43, i1 1" [./bf16_accl.h:142]   --->   Operation 3136 'xor' 'xor_ln142_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3137 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_11)   --->   "%and_ln145_11 = and i1 %icmp_ln145_11, i1 %xor_ln142_11" [./bf16_accl.h:145]   --->   Operation 3137 'and' 'and_ln145_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3138 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_11)   --->   "%or_ln145_65 = or i1 %and_ln135_23, i1 %and_ln145_11" [./bf16_accl.h:145]   --->   Operation 3138 'or' 'or_ln145_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3139 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln145_11 = select i1 %or_ln145_65, i16 %a_bits_assign_11_load, i16 %select_ln135_11" [./bf16_accl.h:145]   --->   Operation 3139 'select' 'select_ln145_11' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3140 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_11)   --->   "%xor_ln134_11 = xor i1 %icmp_ln134_11, i1 1" [./bf16_accl.h:134]   --->   Operation 3140 'xor' 'xor_ln134_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3141 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_11)   --->   "%and_ln142_11 = and i1 %or_ln142_11, i1 %xor_ln134_11" [./bf16_accl.h:142]   --->   Operation 3141 'and' 'and_ln142_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3142 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_11)   --->   "%select_ln142_11 = select i1 %and_ln142_11, i16 %e_b_11, i16 %select_ln145_11" [./bf16_accl.h:142]   --->   Operation 3142 'select' 'select_ln142_11' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3143 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_11)   --->   "%xor_ln172_11 = xor i1 %or_ln172_11, i1 1" [./bf16_accl.h:172]   --->   Operation 3143 'xor' 'xor_ln172_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3144 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_11)   --->   "%and_ln207_11 = and i1 %icmp_ln207_11, i1 %xor_ln172_11" [./bf16_accl.h:207]   --->   Operation 3144 'and' 'and_ln207_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3145 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln207_11 = select i1 %and_ln207_11, i16 0, i16 %select_ln142_11" [./bf16_accl.h:207]   --->   Operation 3145 'select' 'select_ln207_11' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3146 [1/1] (0.00ns)   --->   "%tmp_193 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_assign_12_load, i32 15" [./bf16_accl.h:127]   --->   Operation 3146 'bitselect' 'tmp_193' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3147 [1/1] (0.00ns)   --->   "%ea_12 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %a_bits_assign_12_load, i32 7, i32 14" [./bf16_accl.h:128]   --->   Operation 3147 'partselect' 'ea_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3148 [1/1] (0.00ns)   --->   "%zext_ln129_24 = zext i7 %ma_12" [./bf16_accl.h:129]   --->   Operation 3148 'zext' 'zext_ln129_24' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3149 [1/1] (0.84ns)   --->   "%icmp_ln134_12 = icmp_eq  i8 %ea_12, i8 255" [./bf16_accl.h:134]   --->   Operation 3149 'icmp' 'icmp_ln134_12' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3150 [1/1] (0.81ns)   --->   "%icmp_ln135_12 = icmp_eq  i7 %ma_12, i7 0" [./bf16_accl.h:135]   --->   Operation 3150 'icmp' 'icmp_ln135_12' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3151 [1/1] (0.84ns)   --->   "%icmp_ln142_12 = icmp_eq  i8 %eb_12, i8 255" [./bf16_accl.h:142]   --->   Operation 3151 'icmp' 'icmp_ln142_12' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3152 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144_12)   --->   "%trunc_ln144_11 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %a_bits_assign_12_load, i32 7, i32 13" [./bf16_accl.h:144]   --->   Operation 3152 'partselect' 'trunc_ln144_11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3153 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144_12)   --->   "%or_ln144_42 = or i7 %trunc_ln144_11, i7 %ma_12" [./bf16_accl.h:144]   --->   Operation 3153 'or' 'or_ln144_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3154 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144_12)   --->   "%tmp_196 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_assign_12_load, i32 14" [./bf16_accl.h:144]   --->   Operation 3154 'bitselect' 'tmp_196' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3155 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144_12)   --->   "%or_ln144_11 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_196, i7 %or_ln144_42" [./bf16_accl.h:144]   --->   Operation 3155 'bitconcatenate' 'or_ln144_11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3156 [1/1] (0.84ns) (out node of the LUT)   --->   "%icmp_ln144_12 = icmp_eq  i8 %or_ln144_11, i8 0" [./bf16_accl.h:144]   --->   Operation 3156 'icmp' 'icmp_ln144_12' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3157 [1/1] (0.28ns)   --->   "%or_ln142_12 = or i1 %icmp_ln142_12, i1 %icmp_ln144_12" [./bf16_accl.h:142]   --->   Operation 3157 'or' 'or_ln142_12' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3158 [1/1] (0.00ns) (grouped into LUT with out node select_ln138_12)   --->   "%xor_ln138_12 = xor i1 %tmp_193, i1 %tmp_194" [./bf16_accl.h:138]   --->   Operation 3158 'xor' 'xor_ln138_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3159 [1/1] (0.00ns) (grouped into LUT with out node select_ln138_12)   --->   "%and_ln138_24 = and i1 %icmp_ln138_12, i1 %xor_ln138_12" [./bf16_accl.h:138]   --->   Operation 3159 'and' 'and_ln138_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3160 [1/1] (0.00ns) (grouped into LUT with out node select_ln138_12)   --->   "%and_ln138_25 = and i1 %and_ln138_24, i1 %icmp_ln142_12" [./bf16_accl.h:138]   --->   Operation 3160 'and' 'and_ln138_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3161 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln138_12 = select i1 %and_ln138_25, i16 32641, i16 %a_bits_assign_12_load" [./bf16_accl.h:138]   --->   Operation 3161 'select' 'select_ln138_12' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3162 [1/1] (0.84ns)   --->   "%icmp_ln158_24 = icmp_ne  i8 %ea_12, i8 0" [./bf16_accl.h:158]   --->   Operation 3162 'icmp' 'icmp_ln158_24' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3163 [1/1] (0.00ns)   --->   "%or_ln158_23 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %ma_12" [./bf16_accl.h:158]   --->   Operation 3163 'bitconcatenate' 'or_ln158_23' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3164 [1/1] (0.39ns)   --->   "%select_ln158_24 = select i1 %icmp_ln158_24, i8 %or_ln158_23, i8 %zext_ln129_24" [./bf16_accl.h:158]   --->   Operation 3164 'select' 'select_ln158_24' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3165 [1/1] (0.00ns)   --->   "%A_24 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln158_24, i8 0" [./bf16_accl.h:159]   --->   Operation 3165 'bitconcatenate' 'A_24' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3166 [1/1] (0.00ns)   --->   "%B_24 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln158_25, i8 0" [./bf16_accl.h:159]   --->   Operation 3166 'bitconcatenate' 'B_24' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3167 [1/1] (0.84ns)   --->   "%icmp_ln162_12 = icmp_eq  i8 %ea_12, i8 0" [./bf16_accl.h:162]   --->   Operation 3167 'icmp' 'icmp_ln162_12' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3168 [1/1] (0.39ns)   --->   "%ea1_12 = select i1 %icmp_ln162_12, i8 1, i8 %ea_12" [./bf16_accl.h:162]   --->   Operation 3168 'select' 'ea1_12' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3169 [1/1] (0.84ns)   --->   "%icmp_ln166_12 = icmp_ult  i8 %ea1_12, i8 %eb1_12" [./bf16_accl.h:166]   --->   Operation 3169 'icmp' 'icmp_ln166_12' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3170 [1/1] (0.28ns)   --->   "%xor_ln166_12 = xor i1 %icmp_ln166_12, i1 1" [./bf16_accl.h:166]   --->   Operation 3170 'xor' 'xor_ln166_12' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3171 [1/1] (0.00ns) (grouped into LUT with out node maxe_109)   --->   "%maxe_108 = select i1 %xor_ln166_12, i8 %ea_12, i8 %eb_12" [./bf16_accl.h:166]   --->   Operation 3171 'select' 'maxe_108' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3172 [1/1] (0.00ns)   --->   "%zext_ln167_24 = zext i8 %ea1_12" [./bf16_accl.h:167]   --->   Operation 3172 'zext' 'zext_ln167_24' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3173 [1/1] (0.00ns)   --->   "%zext_ln167_25 = zext i8 %eb1_12" [./bf16_accl.h:167]   --->   Operation 3173 'zext' 'zext_ln167_25' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3174 [1/1] (0.76ns)   --->   "%sub_ln167_24 = sub i9 %zext_ln167_24, i9 %zext_ln167_25" [./bf16_accl.h:167]   --->   Operation 3174 'sub' 'sub_ln167_24' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3175 [1/1] (0.76ns)   --->   "%sub_ln167_25 = sub i9 %zext_ln167_25, i9 %zext_ln167_24" [./bf16_accl.h:167]   --->   Operation 3175 'sub' 'sub_ln167_25' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3176 [1/1] (0.39ns)   --->   "%diff_12 = select i1 %xor_ln166_12, i9 %sub_ln167_24, i9 %sub_ln167_25" [./bf16_accl.h:167]   --->   Operation 3176 'select' 'diff_12' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3177 [1/1] (0.00ns)   --->   "%sext_ln167_12 = sext i9 %diff_12" [./bf16_accl.h:167]   --->   Operation 3177 'sext' 'sext_ln167_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3178 [1/1] (0.88ns)   --->   "%icmp_ln172_12 = icmp_sgt  i9 %diff_12, i9 11" [./bf16_accl.h:172]   --->   Operation 3178 'icmp' 'icmp_ln172_12' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3179 [1/1] (0.00ns) (grouped into LUT with out node select_ln172_12)   --->   "%select_ln174_12 = select i1 %xor_ln166_12, i16 %a_bits_assign_12_load, i16 %e_b_12" [./bf16_accl.h:174]   --->   Operation 3179 'select' 'select_ln174_12' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3180 [1/1] (0.84ns)   --->   "%icmp_ln178_12 = icmp_ult  i8 %ea1_12, i8 %eb1_12" [./bf16_accl.h:178]   --->   Operation 3180 'icmp' 'icmp_ln178_12' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3181 [1/1] (0.39ns) (out node of the LUT)   --->   "%maxe_109 = select i1 %icmp_ln178_12, i8 %eb_12, i8 %maxe_108" [./bf16_accl.h:178]   --->   Operation 3181 'select' 'maxe_109' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3182 [1/1] (0.00ns)   --->   "%zext_ln178_36 = zext i8 %maxe_109" [./bf16_accl.h:178]   --->   Operation 3182 'zext' 'zext_ln178_36' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3183 [1/1] (0.35ns)   --->   "%B_25 = select i1 %icmp_ln178_12, i16 %A_24, i16 %B_24" [./bf16_accl.h:178]   --->   Operation 3183 'select' 'B_25' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3184 [1/1] (0.35ns)   --->   "%A_25 = select i1 %icmp_ln178_12, i16 %B_24, i16 %A_24" [./bf16_accl.h:178]   --->   Operation 3184 'select' 'A_25' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3185 [1/1] (0.00ns)   --->   "%zext_ln178_38 = zext i16 %A_25" [./bf16_accl.h:178]   --->   Operation 3185 'zext' 'zext_ln178_38' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3186 [1/1] (0.17ns)   --->   "%sb_12 = select i1 %icmp_ln178_12, i1 %tmp_193, i1 %tmp_194" [./bf16_accl.h:178]   --->   Operation 3186 'select' 'sb_12' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3187 [1/1] (0.17ns)   --->   "%sa_12 = select i1 %icmp_ln178_12, i1 %tmp_194, i1 %tmp_193" [./bf16_accl.h:178]   --->   Operation 3187 'select' 'sa_12' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3188 [1/1] (0.00ns)   --->   "%tmp_198 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %diff_12, i32 1, i32 8" [./bf16_accl.h:182]   --->   Operation 3188 'partselect' 'tmp_198' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3189 [1/1] (0.84ns)   --->   "%icmp_ln182_12 = icmp_slt  i8 %tmp_198, i8 1" [./bf16_accl.h:182]   --->   Operation 3189 'icmp' 'icmp_ln182_12' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3190 [1/1] (0.88ns)   --->   "%icmp_ln184_12 = icmp_eq  i9 %diff_12, i9 0" [./bf16_accl.h:184]   --->   Operation 3190 'icmp' 'icmp_ln184_12' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3191 [1/1] (0.00ns) (grouped into LUT with out node B_aln_38)   --->   "%lshr_ln184_11 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %B_25, i32 1, i32 15" [./bf16_accl.h:184]   --->   Operation 3191 'partselect' 'lshr_ln184_11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3192 [1/1] (0.00ns) (grouped into LUT with out node B_aln_38)   --->   "%zext_ln184_12 = zext i15 %lshr_ln184_11" [./bf16_accl.h:184]   --->   Operation 3192 'zext' 'zext_ln184_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3193 [1/1] (0.00ns) (grouped into LUT with out node B_aln_38)   --->   "%B_aln_36 = select i1 %icmp_ln184_12, i16 %B_25, i16 %zext_ln184_12" [./bf16_accl.h:184]   --->   Operation 3193 'select' 'B_aln_36' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3194 [1/1] (0.00ns) (grouped into LUT with out node add_ln191_12)   --->   "%shl_ln191_12 = shl i32 1, i32 %sext_ln167_12" [./bf16_accl.h:191]   --->   Operation 3194 'shl' 'shl_ln191_12' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3195 [1/1] (0.00ns) (grouped into LUT with out node add_ln191_12)   --->   "%trunc_ln191_12 = trunc i32 %shl_ln191_12" [./bf16_accl.h:191]   --->   Operation 3195 'trunc' 'trunc_ln191_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3196 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln191_12 = add i16 %trunc_ln191_12, i16 65535" [./bf16_accl.h:191]   --->   Operation 3196 'add' 'add_ln191_12' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3197 [1/1] (0.00ns) (grouped into LUT with out node sticky_24)   --->   "%lost_12 = and i16 %add_ln191_12, i16 %B_25" [./bf16_accl.h:191]   --->   Operation 3197 'and' 'lost_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3198 [1/1] (1.10ns) (out node of the LUT)   --->   "%sticky_24 = icmp_ne  i16 %lost_12, i16 0" [./bf16_accl.h:192]   --->   Operation 3198 'icmp' 'sticky_24' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3199 [1/1] (0.00ns) (grouped into LUT with out node B_aln_38)   --->   "%sext_ln167_12cast = trunc i32 %sext_ln167_12" [./bf16_accl.h:193]   --->   Operation 3199 'trunc' 'sext_ln167_12cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3200 [1/1] (0.00ns) (grouped into LUT with out node B_aln_38)   --->   "%B_aln_37 = lshr i16 %B_25, i16 %sext_ln167_12cast" [./bf16_accl.h:193]   --->   Operation 3200 'lshr' 'B_aln_37' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3201 [1/1] (0.90ns) (out node of the LUT)   --->   "%B_aln_38 = select i1 %icmp_ln182_12, i16 %B_aln_36, i16 %B_aln_37" [./bf16_accl.h:182]   --->   Operation 3201 'select' 'B_aln_38' <Predicate = true> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3202 [1/1] (0.00ns)   --->   "%zext_ln181_12 = zext i16 %B_aln_38" [./bf16_accl.h:181]   --->   Operation 3202 'zext' 'zext_ln181_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3203 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_12)   --->   "%xor_ln182_12 = xor i1 %icmp_ln182_12, i1 1" [./bf16_accl.h:182]   --->   Operation 3203 'xor' 'xor_ln182_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3204 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_12)   --->   "%sticky_25 = and i1 %sticky_24, i1 %xor_ln182_12" [./bf16_accl.h:182]   --->   Operation 3204 'and' 'sticky_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3205 [1/1] (0.28ns)   --->   "%xor_ln200_12 = xor i1 %sa_12, i1 %sb_12" [./bf16_accl.h:200]   --->   Operation 3205 'xor' 'xor_ln200_12' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3206 [1/1] (0.85ns)   --->   "%M_96 = add i17 %zext_ln181_12, i17 %zext_ln178_38" [./bf16_accl.h:201]   --->   Operation 3206 'add' 'M_96' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3207 [1/1] (0.00ns) (grouped into LUT with out node M_100)   --->   "%zext_ln198_24 = zext i17 %M_96" [./bf16_accl.h:198]   --->   Operation 3207 'zext' 'zext_ln198_24' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3208 [1/1] (1.10ns)   --->   "%icmp_ln203_12 = icmp_ult  i16 %A_25, i16 %B_aln_38" [./bf16_accl.h:203]   --->   Operation 3208 'icmp' 'icmp_ln203_12' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3209 [1/1] (0.28ns)   --->   "%xor_ln203_12 = xor i1 %icmp_ln203_12, i1 1" [./bf16_accl.h:203]   --->   Operation 3209 'xor' 'xor_ln203_12' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3210 [1/1] (0.85ns)   --->   "%M_97 = sub i17 %zext_ln178_38, i17 %zext_ln181_12" [./bf16_accl.h:203]   --->   Operation 3210 'sub' 'M_97' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3211 [1/1] (0.85ns)   --->   "%M_98 = sub i17 %zext_ln181_12, i17 %zext_ln178_38" [./bf16_accl.h:204]   --->   Operation 3211 'sub' 'M_98' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3212 [1/1] (0.00ns) (grouped into LUT with out node M_100)   --->   "%M_99 = select i1 %xor_ln203_12, i17 %M_97, i17 %M_98" [./bf16_accl.h:203]   --->   Operation 3212 'select' 'M_99' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3213 [1/1] (0.00ns) (grouped into LUT with out node M_100)   --->   "%sext_ln203_12 = sext i17 %M_99" [./bf16_accl.h:203]   --->   Operation 3213 'sext' 'sext_ln203_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3214 [1/1] (0.00ns) (grouped into LUT with out node s_53)   --->   "%s_52 = select i1 %xor_ln203_12, i1 %sa_12, i1 %sb_12" [./bf16_accl.h:203]   --->   Operation 3214 'select' 's_52' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3215 [1/1] (0.35ns) (out node of the LUT)   --->   "%M_100 = select i1 %xor_ln200_12, i18 %sext_ln203_12, i18 %zext_ln198_24" [./bf16_accl.h:200]   --->   Operation 3215 'select' 'M_100' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3216 [1/1] (0.17ns) (out node of the LUT)   --->   "%s_53 = select i1 %xor_ln200_12, i1 %s_52, i1 %sb_12" [./bf16_accl.h:200]   --->   Operation 3216 'select' 's_53' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3217 [1/1] (1.08ns)   --->   "%icmp_ln207_12 = icmp_eq  i18 %M_100, i18 0" [./bf16_accl.h:207]   --->   Operation 3217 'icmp' 'icmp_ln207_12' <Predicate = true> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3218 [1/1] (0.00ns)   --->   "%tmp_199 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %M_100, i32 16, i32 17" [./bf16_accl.h:217]   --->   Operation 3218 'partselect' 'tmp_199' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3219 [1/1] (0.44ns)   --->   "%icmp_ln217_12 = icmp_ne  i2 %tmp_199, i2 0" [./bf16_accl.h:217]   --->   Operation 3219 'icmp' 'icmp_ln217_12' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3220 [1/1] (0.00ns)   --->   "%trunc_ln217_11 = partselect i17 @_ssdm_op_PartSelect.i17.i18.i32.i32, i18 %M_100, i32 1, i32 17" [./bf16_accl.h:217]   --->   Operation 3220 'partselect' 'trunc_ln217_11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3221 [1/1] (0.00ns)   --->   "%sext_ln217_12 = sext i17 %trunc_ln217_11" [./bf16_accl.h:217]   --->   Operation 3221 'sext' 'sext_ln217_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3222 [1/1] (0.76ns)   --->   "%maxe_110 = add i9 %zext_ln178_36, i9 1" [./bf16_accl.h:217]   --->   Operation 3222 'add' 'maxe_110' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3223 [1/1] (0.39ns)   --->   "%maxe_111 = select i1 %icmp_ln217_12, i9 %maxe_110, i9 %zext_ln178_36" [./bf16_accl.h:217]   --->   Operation 3223 'select' 'maxe_111' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3224 [1/1] (0.00ns)   --->   "%zext_ln217_12 = zext i9 %maxe_111" [./bf16_accl.h:217]   --->   Operation 3224 'zext' 'zext_ln217_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3225 [1/1] (0.36ns)   --->   "%M_101 = select i1 %icmp_ln217_12, i18 %sext_ln217_12, i18 %M_100" [./bf16_accl.h:217]   --->   Operation 3225 'select' 'M_101' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3226 [1/1] (0.00ns)   --->   "%sext_ln198_12 = sext i18 %M_101" [./bf16_accl.h:198]   --->   Operation 3226 'sext' 'sext_ln198_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3227 [1/1] (0.00ns)   --->   "%zext_ln198_25 = zext i31 %sext_ln198_12" [./bf16_accl.h:198]   --->   Operation 3227 'zext' 'zext_ln198_25' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3228 [1/1] (0.00ns) (grouped into LUT with out node M_103)   --->   "%trunc_ln198_24 = trunc i18 %M_101" [./bf16_accl.h:198]   --->   Operation 3228 'trunc' 'trunc_ln198_24' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3229 [1/1] (0.00ns)   --->   "%tmp_201 = partselect i3 @_ssdm_op_PartSelect.i3.i18.i32.i32, i18 %M_101, i32 15, i32 17" [./bf16_accl.h:220]   --->   Operation 3229 'partselect' 'tmp_201' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3230 [1/1] (0.58ns)   --->   "%icmp_ln220_24 = icmp_eq  i3 %tmp_201, i3 0" [./bf16_accl.h:220]   --->   Operation 3230 'icmp' 'icmp_ln220_24' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3231 [1/1] (0.88ns)   --->   "%icmp_ln220_25 = icmp_eq  i9 %maxe_111, i9 0" [./bf16_accl.h:220]   --->   Operation 3231 'icmp' 'icmp_ln220_25' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3232 [1/1] (0.00ns)   --->   "%tmp_73 = ctlz i32 @llvm.ctlz.i32, i32 %zext_ln198_25, i1 1" [./bf16_accl.h:20]   --->   Operation 3232 'ctlz' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3233 [1/1] (1.01ns)   --->   "%lz_24 = add i32 %tmp_73, i32 4294967280" [./bf16_accl.h:221]   --->   Operation 3233 'add' 'lz_24' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3234 [1/1] (0.99ns)   --->   "%icmp_ln222_12 = icmp_sgt  i32 %lz_24, i32 0" [./bf16_accl.h:222]   --->   Operation 3234 'icmp' 'icmp_ln222_12' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3235 [1/1] (0.00ns)   --->   "%zext_ln223_12 = zext i9 %maxe_111" [./bf16_accl.h:223]   --->   Operation 3235 'zext' 'zext_ln223_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3236 [1/1] (0.99ns)   --->   "%icmp_ln223_12 = icmp_slt  i32 %lz_24, i32 %zext_ln223_12" [./bf16_accl.h:223]   --->   Operation 3236 'icmp' 'icmp_ln223_12' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3237 [1/1] (0.00ns) (grouped into LUT with out node lz_25)   --->   "%xor_ln223_12 = xor i1 %icmp_ln223_12, i1 1" [./bf16_accl.h:223]   --->   Operation 3237 'xor' 'xor_ln223_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3238 [1/1] (0.44ns) (out node of the LUT)   --->   "%lz_25 = select i1 %xor_ln223_12, i32 %zext_ln223_12, i32 %lz_24" [./bf16_accl.h:223]   --->   Operation 3238 'select' 'lz_25' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3239 [1/1] (0.00ns) (grouped into LUT with out node M_103)   --->   "%M_102 = shl i32 %zext_ln198_25, i32 %lz_25" [./bf16_accl.h:224]   --->   Operation 3239 'shl' 'M_102' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3240 [1/1] (0.00ns) (grouped into LUT with out node M_103)   --->   "%trunc_ln198_25 = trunc i32 %M_102" [./bf16_accl.h:198]   --->   Operation 3240 'trunc' 'trunc_ln198_25' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3241 [1/1] (0.00ns)   --->   "%trunc_ln225_12 = trunc i32 %lz_25" [./bf16_accl.h:225]   --->   Operation 3241 'trunc' 'trunc_ln225_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3242 [1/1] (0.85ns)   --->   "%maxe_112 = sub i16 %zext_ln217_12, i16 %trunc_ln225_12" [./bf16_accl.h:225]   --->   Operation 3242 'sub' 'maxe_112' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3243 [1/1] (0.00ns) (grouped into LUT with out node and_ln222_25)   --->   "%xor_ln220_12 = xor i1 %icmp_ln220_25, i1 1" [./bf16_accl.h:220]   --->   Operation 3243 'xor' 'xor_ln220_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3244 [1/1] (0.00ns) (grouped into LUT with out node and_ln222_25)   --->   "%and_ln222_24 = and i1 %icmp_ln222_12, i1 %xor_ln220_12" [./bf16_accl.h:222]   --->   Operation 3244 'and' 'and_ln222_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3245 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln222_25 = and i1 %and_ln222_24, i1 %icmp_ln220_24" [./bf16_accl.h:222]   --->   Operation 3245 'and' 'and_ln222_25' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3246 [1/1] (0.00ns) (grouped into LUT with out node maxe_114)   --->   "%maxe_113 = select i1 %and_ln222_25, i16 %maxe_112, i16 %zext_ln217_12" [./bf16_accl.h:222]   --->   Operation 3246 'select' 'maxe_113' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3247 [1/1] (0.00ns) (grouped into LUT with out node maxe_114)   --->   "%and_ln220_12 = and i1 %icmp_ln220_24, i1 %icmp_ln220_25" [./bf16_accl.h:220]   --->   Operation 3247 'and' 'and_ln220_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3248 [1/1] (0.35ns) (out node of the LUT)   --->   "%maxe_114 = select i1 %and_ln220_12, i16 0, i16 %maxe_113" [./bf16_accl.h:220]   --->   Operation 3248 'select' 'maxe_114' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3249 [1/1] (1.38ns) (out node of the LUT)   --->   "%M_103 = select i1 %and_ln222_25, i16 %trunc_ln198_25, i16 %trunc_ln198_24" [./bf16_accl.h:222]   --->   Operation 3249 'select' 'M_103' <Predicate = true> <Delay = 1.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3250 [1/1] (0.00ns) (grouped into LUT with out node round_up_39)   --->   "%round_up_37 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_103, i32 8" [./bf16_accl.h:230]   --->   Operation 3250 'bitselect' 'round_up_37' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3251 [1/1] (0.00ns)   --->   "%frac_keep_12 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %M_103, i32 8, i32 15" [./bf16_accl.h:230]   --->   Operation 3251 'partselect' 'frac_keep_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3252 [1/1] (0.00ns)   --->   "%trunc_ln231_11 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %M_103, i32 8, i32 14" [./bf16_accl.h:231]   --->   Operation 3252 'partselect' 'trunc_ln231_11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3253 [1/1] (0.00ns)   --->   "%zext_ln231_12 = zext i8 %frac_keep_12" [./bf16_accl.h:231]   --->   Operation 3253 'zext' 'zext_ln231_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3254 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_12)   --->   "%tmp_119 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %sticky_25" [./bf16_accl.h:240]   --->   Operation 3254 'bitconcatenate' 'tmp_119' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3255 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_12)   --->   "%trunc_ln240_12 = trunc i16 %M_103" [./bf16_accl.h:240]   --->   Operation 3255 'trunc' 'trunc_ln240_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3256 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_12)   --->   "%or_ln240_54 = or i2 %trunc_ln240_12, i2 %tmp_119" [./bf16_accl.h:240]   --->   Operation 3256 'or' 'or_ln240_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3257 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_12)   --->   "%tmp_203 = partselect i5 @_ssdm_op_PartSelect.i5.i16.i32.i32, i16 %M_103, i32 2, i32 6" [./bf16_accl.h:240]   --->   Operation 3257 'partselect' 'tmp_203' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3258 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_12)   --->   "%or_ln240_11 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %tmp_203, i2 %or_ln240_54" [./bf16_accl.h:240]   --->   Operation 3258 'bitconcatenate' 'or_ln240_11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3259 [1/1] (0.81ns) (out node of the LUT)   --->   "%icmp_ln240_12 = icmp_ne  i7 %or_ln240_11, i7 0" [./bf16_accl.h:240]   --->   Operation 3259 'icmp' 'icmp_ln240_12' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3260 [1/1] (0.00ns) (grouped into LUT with out node round_up_39)   --->   "%round_up_38 = or i1 %icmp_ln240_12, i1 %round_up_37" [./bf16_accl.h:240]   --->   Operation 3260 'or' 'round_up_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3261 [1/1] (0.00ns) (grouped into LUT with out node round_up_39)   --->   "%tmp_204 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_103, i32 7" [./bf16_accl.h:244]   --->   Operation 3261 'bitselect' 'tmp_204' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3262 [1/1] (0.28ns) (out node of the LUT)   --->   "%round_up_39 = and i1 %round_up_38, i1 %tmp_204" [./bf16_accl.h:244]   --->   Operation 3262 'and' 'round_up_39' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3263 [1/1] (0.00ns)   --->   "%zext_ln238_12 = zext i1 %round_up_39" [./bf16_accl.h:238]   --->   Operation 3263 'zext' 'zext_ln238_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3264 [1/1] (0.00ns)   --->   "%zext_ln244_24 = zext i1 %round_up_39" [./bf16_accl.h:244]   --->   Operation 3264 'zext' 'zext_ln244_24' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3265 [1/1] (0.00ns)   --->   "%zext_ln244_25 = zext i1 %round_up_39" [./bf16_accl.h:244]   --->   Operation 3265 'zext' 'zext_ln244_25' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3266 [1/1] (0.76ns)   --->   "%rounded_12 = add i9 %zext_ln238_12, i9 %zext_ln231_12" [./bf16_accl.h:244]   --->   Operation 3266 'add' 'rounded_12' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3267 [1/1] (0.76ns)   --->   "%add_ln244_13 = add i8 %zext_ln244_25, i8 %frac_keep_12" [./bf16_accl.h:244]   --->   Operation 3267 'add' 'add_ln244_13' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3268 [1/1] (0.00ns)   --->   "%tmp_206 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %rounded_12, i32 8" [./bf16_accl.h:247]   --->   Operation 3268 'bitselect' 'tmp_206' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3269 [1/1] (0.85ns)   --->   "%maxe_115 = add i16 %maxe_114, i16 1" [./bf16_accl.h:247]   --->   Operation 3269 'add' 'maxe_115' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3270 [1/1] (0.35ns)   --->   "%maxe_116 = select i1 %tmp_206, i16 %maxe_115, i16 %maxe_114" [./bf16_accl.h:247]   --->   Operation 3270 'select' 'maxe_116' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3271 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_25)   --->   "%trunc_ln247_11 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %add_ln244_13, i32 1, i32 7" [./bf16_accl.h:247]   --->   Operation 3271 'partselect' 'trunc_ln247_11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3272 [1/1] (0.77ns)   --->   "%add_ln247_24 = add i7 %zext_ln244_24, i7 %trunc_ln231_11" [./bf16_accl.h:247]   --->   Operation 3272 'add' 'add_ln247_24' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3273 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_25)   --->   "%m7_12 = select i1 %tmp_206, i7 %trunc_ln247_11, i7 %add_ln247_24" [./bf16_accl.h:247]   --->   Operation 3273 'select' 'm7_12' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3274 [1/1] (1.10ns)   --->   "%icmp_ln250_12 = icmp_ugt  i16 %maxe_116, i16 254" [./bf16_accl.h:250]   --->   Operation 3274 'icmp' 'icmp_ln250_12' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3275 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_12)   --->   "%shl_ln23_22 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i15, i1 %s_53, i15 0" [./bf16_accl.h:23]   --->   Operation 3275 'bitconcatenate' 'shl_ln23_22' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3276 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_12)   --->   "%or_ln23_24 = or i16 %shl_ln23_22, i16 32640" [./bf16_accl.h:23]   --->   Operation 3276 'or' 'or_ln23_24' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3277 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_25)   --->   "%shl_ln23_23 = shl i16 %maxe_116, i16 7" [./bf16_accl.h:23]   --->   Operation 3277 'shl' 'shl_ln23_23' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3278 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_25)   --->   "%tmp132 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i8.i7, i1 %s_53, i8 0, i7 %m7_12" [./bf16_accl.h:23]   --->   Operation 3278 'bitconcatenate' 'tmp132' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3279 [1/1] (0.36ns) (out node of the LUT)   --->   "%or_ln23_25 = or i16 %tmp132, i16 %shl_ln23_23" [./bf16_accl.h:23]   --->   Operation 3279 'or' 'or_ln23_25' <Predicate = true> <Delay = 0.36> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3280 [1/1] (0.28ns)   --->   "%or_ln142_44 = or i1 %icmp_ln134_12, i1 %or_ln142_12" [./bf16_accl.h:142]   --->   Operation 3280 'or' 'or_ln142_44' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3281 [1/1] (0.28ns)   --->   "%or_ln145_67 = or i1 %or_ln142_44, i1 %icmp_ln145_12" [./bf16_accl.h:145]   --->   Operation 3281 'or' 'or_ln145_67' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3282 [1/1] (0.00ns) (grouped into LUT with out node select_ln172_12)   --->   "%xor_ln145_12 = xor i1 %or_ln145_67, i1 1" [./bf16_accl.h:145]   --->   Operation 3282 'xor' 'xor_ln145_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3283 [1/1] (0.00ns) (grouped into LUT with out node select_ln172_12)   --->   "%and_ln172_12 = and i1 %icmp_ln172_12, i1 %xor_ln145_12" [./bf16_accl.h:172]   --->   Operation 3283 'and' 'and_ln172_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3284 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln172_12 = select i1 %and_ln172_12, i16 %select_ln174_12, i16 %or_ln23_25" [./bf16_accl.h:172]   --->   Operation 3284 'select' 'select_ln172_12' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3285 [1/1] (0.28ns)   --->   "%or_ln172_12 = or i1 %or_ln145_67, i1 %icmp_ln172_12" [./bf16_accl.h:172]   --->   Operation 3285 'or' 'or_ln172_12' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3286 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_12)   --->   "%or_ln207_12 = or i1 %or_ln172_12, i1 %icmp_ln207_12" [./bf16_accl.h:207]   --->   Operation 3286 'or' 'or_ln207_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3287 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_12)   --->   "%xor_ln207_12 = xor i1 %or_ln207_12, i1 1" [./bf16_accl.h:207]   --->   Operation 3287 'xor' 'xor_ln207_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3288 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_12)   --->   "%and_ln250_12 = and i1 %icmp_ln250_12, i1 %xor_ln207_12" [./bf16_accl.h:250]   --->   Operation 3288 'and' 'and_ln250_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3289 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln250_12 = select i1 %and_ln250_12, i16 %or_ln23_24, i16 %select_ln172_12" [./bf16_accl.h:250]   --->   Operation 3289 'select' 'select_ln250_12' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3290 [1/1] (0.00ns) (grouped into LUT with out node select_ln135_12)   --->   "%and_ln135_24 = and i1 %icmp_ln134_12, i1 %icmp_ln135_12" [./bf16_accl.h:135]   --->   Operation 3290 'and' 'and_ln135_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3291 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln135_12 = select i1 %and_ln135_24, i16 %select_ln138_12, i16 %select_ln250_12" [./bf16_accl.h:135]   --->   Operation 3291 'select' 'select_ln135_12' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3292 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_12)   --->   "%xor_ln135_12 = xor i1 %icmp_ln135_12, i1 1" [./bf16_accl.h:135]   --->   Operation 3292 'xor' 'xor_ln135_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3293 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_12)   --->   "%and_ln135_25 = and i1 %icmp_ln134_12, i1 %xor_ln135_12" [./bf16_accl.h:135]   --->   Operation 3293 'and' 'and_ln135_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3294 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_12)   --->   "%xor_ln142_12 = xor i1 %or_ln142_44, i1 1" [./bf16_accl.h:142]   --->   Operation 3294 'xor' 'xor_ln142_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3295 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_12)   --->   "%and_ln145_12 = and i1 %icmp_ln145_12, i1 %xor_ln142_12" [./bf16_accl.h:145]   --->   Operation 3295 'and' 'and_ln145_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3296 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_12)   --->   "%or_ln145_68 = or i1 %and_ln135_25, i1 %and_ln145_12" [./bf16_accl.h:145]   --->   Operation 3296 'or' 'or_ln145_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3297 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln145_12 = select i1 %or_ln145_68, i16 %a_bits_assign_12_load, i16 %select_ln135_12" [./bf16_accl.h:145]   --->   Operation 3297 'select' 'select_ln145_12' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3298 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_12)   --->   "%xor_ln134_12 = xor i1 %icmp_ln134_12, i1 1" [./bf16_accl.h:134]   --->   Operation 3298 'xor' 'xor_ln134_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3299 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_12)   --->   "%and_ln142_12 = and i1 %or_ln142_12, i1 %xor_ln134_12" [./bf16_accl.h:142]   --->   Operation 3299 'and' 'and_ln142_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3300 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_12)   --->   "%select_ln142_12 = select i1 %and_ln142_12, i16 %e_b_12, i16 %select_ln145_12" [./bf16_accl.h:142]   --->   Operation 3300 'select' 'select_ln142_12' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3301 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_12)   --->   "%xor_ln172_12 = xor i1 %or_ln172_12, i1 1" [./bf16_accl.h:172]   --->   Operation 3301 'xor' 'xor_ln172_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3302 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_12)   --->   "%and_ln207_12 = and i1 %icmp_ln207_12, i1 %xor_ln172_12" [./bf16_accl.h:207]   --->   Operation 3302 'and' 'and_ln207_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3303 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln207_12 = select i1 %and_ln207_12, i16 0, i16 %select_ln142_12" [./bf16_accl.h:207]   --->   Operation 3303 'select' 'select_ln207_12' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3304 [1/1] (0.00ns)   --->   "%tmp_207 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_assign_13_load, i32 15" [./bf16_accl.h:127]   --->   Operation 3304 'bitselect' 'tmp_207' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3305 [1/1] (0.00ns)   --->   "%ea_13 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %a_bits_assign_13_load, i32 7, i32 14" [./bf16_accl.h:128]   --->   Operation 3305 'partselect' 'ea_13' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3306 [1/1] (0.00ns)   --->   "%zext_ln129_26 = zext i7 %ma_13" [./bf16_accl.h:129]   --->   Operation 3306 'zext' 'zext_ln129_26' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3307 [1/1] (0.84ns)   --->   "%icmp_ln134_13 = icmp_eq  i8 %ea_13, i8 255" [./bf16_accl.h:134]   --->   Operation 3307 'icmp' 'icmp_ln134_13' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3308 [1/1] (0.81ns)   --->   "%icmp_ln135_13 = icmp_eq  i7 %ma_13, i7 0" [./bf16_accl.h:135]   --->   Operation 3308 'icmp' 'icmp_ln135_13' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3309 [1/1] (0.84ns)   --->   "%icmp_ln142_13 = icmp_eq  i8 %eb_13, i8 255" [./bf16_accl.h:142]   --->   Operation 3309 'icmp' 'icmp_ln142_13' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3310 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144_13)   --->   "%trunc_ln144_12 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %a_bits_assign_13_load, i32 7, i32 13" [./bf16_accl.h:144]   --->   Operation 3310 'partselect' 'trunc_ln144_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3311 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144_13)   --->   "%or_ln144_43 = or i7 %trunc_ln144_12, i7 %ma_13" [./bf16_accl.h:144]   --->   Operation 3311 'or' 'or_ln144_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3312 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144_13)   --->   "%tmp_209 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_assign_13_load, i32 14" [./bf16_accl.h:144]   --->   Operation 3312 'bitselect' 'tmp_209' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3313 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144_13)   --->   "%or_ln144_12 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_209, i7 %or_ln144_43" [./bf16_accl.h:144]   --->   Operation 3313 'bitconcatenate' 'or_ln144_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3314 [1/1] (0.84ns) (out node of the LUT)   --->   "%icmp_ln144_13 = icmp_eq  i8 %or_ln144_12, i8 0" [./bf16_accl.h:144]   --->   Operation 3314 'icmp' 'icmp_ln144_13' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3315 [1/1] (0.28ns)   --->   "%or_ln142_13 = or i1 %icmp_ln142_13, i1 %icmp_ln144_13" [./bf16_accl.h:142]   --->   Operation 3315 'or' 'or_ln142_13' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3316 [1/1] (0.00ns) (grouped into LUT with out node select_ln138_13)   --->   "%xor_ln138_13 = xor i1 %tmp_207, i1 %tmp_208" [./bf16_accl.h:138]   --->   Operation 3316 'xor' 'xor_ln138_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3317 [1/1] (0.00ns) (grouped into LUT with out node select_ln138_13)   --->   "%and_ln138_26 = and i1 %icmp_ln138_13, i1 %xor_ln138_13" [./bf16_accl.h:138]   --->   Operation 3317 'and' 'and_ln138_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3318 [1/1] (0.00ns) (grouped into LUT with out node select_ln138_13)   --->   "%and_ln138_27 = and i1 %and_ln138_26, i1 %icmp_ln142_13" [./bf16_accl.h:138]   --->   Operation 3318 'and' 'and_ln138_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3319 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln138_13 = select i1 %and_ln138_27, i16 32641, i16 %a_bits_assign_13_load" [./bf16_accl.h:138]   --->   Operation 3319 'select' 'select_ln138_13' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3320 [1/1] (0.84ns)   --->   "%icmp_ln158_26 = icmp_ne  i8 %ea_13, i8 0" [./bf16_accl.h:158]   --->   Operation 3320 'icmp' 'icmp_ln158_26' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3321 [1/1] (0.00ns)   --->   "%or_ln158_25 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %ma_13" [./bf16_accl.h:158]   --->   Operation 3321 'bitconcatenate' 'or_ln158_25' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3322 [1/1] (0.39ns)   --->   "%select_ln158_26 = select i1 %icmp_ln158_26, i8 %or_ln158_25, i8 %zext_ln129_26" [./bf16_accl.h:158]   --->   Operation 3322 'select' 'select_ln158_26' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3323 [1/1] (0.00ns)   --->   "%A_26 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln158_26, i8 0" [./bf16_accl.h:159]   --->   Operation 3323 'bitconcatenate' 'A_26' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3324 [1/1] (0.00ns)   --->   "%B_26 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln158_27, i8 0" [./bf16_accl.h:159]   --->   Operation 3324 'bitconcatenate' 'B_26' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3325 [1/1] (0.84ns)   --->   "%icmp_ln162_13 = icmp_eq  i8 %ea_13, i8 0" [./bf16_accl.h:162]   --->   Operation 3325 'icmp' 'icmp_ln162_13' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3326 [1/1] (0.39ns)   --->   "%ea1_13 = select i1 %icmp_ln162_13, i8 1, i8 %ea_13" [./bf16_accl.h:162]   --->   Operation 3326 'select' 'ea1_13' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3327 [1/1] (0.84ns)   --->   "%icmp_ln166_13 = icmp_ult  i8 %ea1_13, i8 %eb1_13" [./bf16_accl.h:166]   --->   Operation 3327 'icmp' 'icmp_ln166_13' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3328 [1/1] (0.28ns)   --->   "%xor_ln166_13 = xor i1 %icmp_ln166_13, i1 1" [./bf16_accl.h:166]   --->   Operation 3328 'xor' 'xor_ln166_13' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3329 [1/1] (0.00ns) (grouped into LUT with out node maxe_118)   --->   "%maxe_117 = select i1 %xor_ln166_13, i8 %ea_13, i8 %eb_13" [./bf16_accl.h:166]   --->   Operation 3329 'select' 'maxe_117' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3330 [1/1] (0.00ns)   --->   "%zext_ln167_26 = zext i8 %ea1_13" [./bf16_accl.h:167]   --->   Operation 3330 'zext' 'zext_ln167_26' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3331 [1/1] (0.00ns)   --->   "%zext_ln167_27 = zext i8 %eb1_13" [./bf16_accl.h:167]   --->   Operation 3331 'zext' 'zext_ln167_27' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3332 [1/1] (0.76ns)   --->   "%sub_ln167_26 = sub i9 %zext_ln167_26, i9 %zext_ln167_27" [./bf16_accl.h:167]   --->   Operation 3332 'sub' 'sub_ln167_26' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3333 [1/1] (0.76ns)   --->   "%sub_ln167_27 = sub i9 %zext_ln167_27, i9 %zext_ln167_26" [./bf16_accl.h:167]   --->   Operation 3333 'sub' 'sub_ln167_27' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3334 [1/1] (0.39ns)   --->   "%diff_13 = select i1 %xor_ln166_13, i9 %sub_ln167_26, i9 %sub_ln167_27" [./bf16_accl.h:167]   --->   Operation 3334 'select' 'diff_13' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3335 [1/1] (0.00ns)   --->   "%sext_ln167_13 = sext i9 %diff_13" [./bf16_accl.h:167]   --->   Operation 3335 'sext' 'sext_ln167_13' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3336 [1/1] (0.88ns)   --->   "%icmp_ln172_13 = icmp_sgt  i9 %diff_13, i9 11" [./bf16_accl.h:172]   --->   Operation 3336 'icmp' 'icmp_ln172_13' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3337 [1/1] (0.00ns) (grouped into LUT with out node select_ln172_13)   --->   "%select_ln174_13 = select i1 %xor_ln166_13, i16 %a_bits_assign_13_load, i16 %e_b_13" [./bf16_accl.h:174]   --->   Operation 3337 'select' 'select_ln174_13' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3338 [1/1] (0.84ns)   --->   "%icmp_ln178_13 = icmp_ult  i8 %ea1_13, i8 %eb1_13" [./bf16_accl.h:178]   --->   Operation 3338 'icmp' 'icmp_ln178_13' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3339 [1/1] (0.39ns) (out node of the LUT)   --->   "%maxe_118 = select i1 %icmp_ln178_13, i8 %eb_13, i8 %maxe_117" [./bf16_accl.h:178]   --->   Operation 3339 'select' 'maxe_118' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3340 [1/1] (0.00ns)   --->   "%zext_ln178_39 = zext i8 %maxe_118" [./bf16_accl.h:178]   --->   Operation 3340 'zext' 'zext_ln178_39' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3341 [1/1] (0.35ns)   --->   "%B_27 = select i1 %icmp_ln178_13, i16 %A_26, i16 %B_26" [./bf16_accl.h:178]   --->   Operation 3341 'select' 'B_27' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3342 [1/1] (0.35ns)   --->   "%A_27 = select i1 %icmp_ln178_13, i16 %B_26, i16 %A_26" [./bf16_accl.h:178]   --->   Operation 3342 'select' 'A_27' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3343 [1/1] (0.00ns)   --->   "%zext_ln178_41 = zext i16 %A_27" [./bf16_accl.h:178]   --->   Operation 3343 'zext' 'zext_ln178_41' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3344 [1/1] (0.17ns)   --->   "%sb_13 = select i1 %icmp_ln178_13, i1 %tmp_207, i1 %tmp_208" [./bf16_accl.h:178]   --->   Operation 3344 'select' 'sb_13' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3345 [1/1] (0.17ns)   --->   "%sa_13 = select i1 %icmp_ln178_13, i1 %tmp_208, i1 %tmp_207" [./bf16_accl.h:178]   --->   Operation 3345 'select' 'sa_13' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3346 [1/1] (0.00ns)   --->   "%tmp_212 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %diff_13, i32 1, i32 8" [./bf16_accl.h:182]   --->   Operation 3346 'partselect' 'tmp_212' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3347 [1/1] (0.84ns)   --->   "%icmp_ln182_13 = icmp_slt  i8 %tmp_212, i8 1" [./bf16_accl.h:182]   --->   Operation 3347 'icmp' 'icmp_ln182_13' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3348 [1/1] (0.88ns)   --->   "%icmp_ln184_13 = icmp_eq  i9 %diff_13, i9 0" [./bf16_accl.h:184]   --->   Operation 3348 'icmp' 'icmp_ln184_13' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3349 [1/1] (0.00ns) (grouped into LUT with out node B_aln_41)   --->   "%lshr_ln184_12 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %B_27, i32 1, i32 15" [./bf16_accl.h:184]   --->   Operation 3349 'partselect' 'lshr_ln184_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3350 [1/1] (0.00ns) (grouped into LUT with out node B_aln_41)   --->   "%zext_ln184_13 = zext i15 %lshr_ln184_12" [./bf16_accl.h:184]   --->   Operation 3350 'zext' 'zext_ln184_13' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3351 [1/1] (0.00ns) (grouped into LUT with out node B_aln_41)   --->   "%B_aln_39 = select i1 %icmp_ln184_13, i16 %B_27, i16 %zext_ln184_13" [./bf16_accl.h:184]   --->   Operation 3351 'select' 'B_aln_39' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3352 [1/1] (0.00ns) (grouped into LUT with out node add_ln191_13)   --->   "%shl_ln191_13 = shl i32 1, i32 %sext_ln167_13" [./bf16_accl.h:191]   --->   Operation 3352 'shl' 'shl_ln191_13' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3353 [1/1] (0.00ns) (grouped into LUT with out node add_ln191_13)   --->   "%trunc_ln191_13 = trunc i32 %shl_ln191_13" [./bf16_accl.h:191]   --->   Operation 3353 'trunc' 'trunc_ln191_13' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3354 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln191_13 = add i16 %trunc_ln191_13, i16 65535" [./bf16_accl.h:191]   --->   Operation 3354 'add' 'add_ln191_13' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3355 [1/1] (0.00ns) (grouped into LUT with out node sticky_26)   --->   "%lost_13 = and i16 %add_ln191_13, i16 %B_27" [./bf16_accl.h:191]   --->   Operation 3355 'and' 'lost_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3356 [1/1] (1.10ns) (out node of the LUT)   --->   "%sticky_26 = icmp_ne  i16 %lost_13, i16 0" [./bf16_accl.h:192]   --->   Operation 3356 'icmp' 'sticky_26' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3357 [1/1] (0.00ns) (grouped into LUT with out node B_aln_41)   --->   "%sext_ln167_13cast = trunc i32 %sext_ln167_13" [./bf16_accl.h:193]   --->   Operation 3357 'trunc' 'sext_ln167_13cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3358 [1/1] (0.00ns) (grouped into LUT with out node B_aln_41)   --->   "%B_aln_40 = lshr i16 %B_27, i16 %sext_ln167_13cast" [./bf16_accl.h:193]   --->   Operation 3358 'lshr' 'B_aln_40' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3359 [1/1] (0.90ns) (out node of the LUT)   --->   "%B_aln_41 = select i1 %icmp_ln182_13, i16 %B_aln_39, i16 %B_aln_40" [./bf16_accl.h:182]   --->   Operation 3359 'select' 'B_aln_41' <Predicate = true> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3360 [1/1] (0.00ns)   --->   "%zext_ln181_13 = zext i16 %B_aln_41" [./bf16_accl.h:181]   --->   Operation 3360 'zext' 'zext_ln181_13' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3361 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_13)   --->   "%xor_ln182_13 = xor i1 %icmp_ln182_13, i1 1" [./bf16_accl.h:182]   --->   Operation 3361 'xor' 'xor_ln182_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3362 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_13)   --->   "%sticky_27 = and i1 %sticky_26, i1 %xor_ln182_13" [./bf16_accl.h:182]   --->   Operation 3362 'and' 'sticky_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3363 [1/1] (0.28ns)   --->   "%xor_ln200_13 = xor i1 %sa_13, i1 %sb_13" [./bf16_accl.h:200]   --->   Operation 3363 'xor' 'xor_ln200_13' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3364 [1/1] (0.85ns)   --->   "%M_104 = add i17 %zext_ln181_13, i17 %zext_ln178_41" [./bf16_accl.h:201]   --->   Operation 3364 'add' 'M_104' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3365 [1/1] (0.00ns) (grouped into LUT with out node M_108)   --->   "%zext_ln198_26 = zext i17 %M_104" [./bf16_accl.h:198]   --->   Operation 3365 'zext' 'zext_ln198_26' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3366 [1/1] (1.10ns)   --->   "%icmp_ln203_13 = icmp_ult  i16 %A_27, i16 %B_aln_41" [./bf16_accl.h:203]   --->   Operation 3366 'icmp' 'icmp_ln203_13' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3367 [1/1] (0.28ns)   --->   "%xor_ln203_13 = xor i1 %icmp_ln203_13, i1 1" [./bf16_accl.h:203]   --->   Operation 3367 'xor' 'xor_ln203_13' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3368 [1/1] (0.85ns)   --->   "%M_105 = sub i17 %zext_ln178_41, i17 %zext_ln181_13" [./bf16_accl.h:203]   --->   Operation 3368 'sub' 'M_105' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3369 [1/1] (0.85ns)   --->   "%M_106 = sub i17 %zext_ln181_13, i17 %zext_ln178_41" [./bf16_accl.h:204]   --->   Operation 3369 'sub' 'M_106' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3370 [1/1] (0.00ns) (grouped into LUT with out node M_108)   --->   "%M_107 = select i1 %xor_ln203_13, i17 %M_105, i17 %M_106" [./bf16_accl.h:203]   --->   Operation 3370 'select' 'M_107' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3371 [1/1] (0.00ns) (grouped into LUT with out node M_108)   --->   "%sext_ln203_13 = sext i17 %M_107" [./bf16_accl.h:203]   --->   Operation 3371 'sext' 'sext_ln203_13' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3372 [1/1] (0.00ns) (grouped into LUT with out node s_57)   --->   "%s_56 = select i1 %xor_ln203_13, i1 %sa_13, i1 %sb_13" [./bf16_accl.h:203]   --->   Operation 3372 'select' 's_56' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3373 [1/1] (0.35ns) (out node of the LUT)   --->   "%M_108 = select i1 %xor_ln200_13, i18 %sext_ln203_13, i18 %zext_ln198_26" [./bf16_accl.h:200]   --->   Operation 3373 'select' 'M_108' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3374 [1/1] (0.17ns) (out node of the LUT)   --->   "%s_57 = select i1 %xor_ln200_13, i1 %s_56, i1 %sb_13" [./bf16_accl.h:200]   --->   Operation 3374 'select' 's_57' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3375 [1/1] (1.08ns)   --->   "%icmp_ln207_13 = icmp_eq  i18 %M_108, i18 0" [./bf16_accl.h:207]   --->   Operation 3375 'icmp' 'icmp_ln207_13' <Predicate = true> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3376 [1/1] (0.00ns)   --->   "%tmp_213 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %M_108, i32 16, i32 17" [./bf16_accl.h:217]   --->   Operation 3376 'partselect' 'tmp_213' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3377 [1/1] (0.44ns)   --->   "%icmp_ln217_13 = icmp_ne  i2 %tmp_213, i2 0" [./bf16_accl.h:217]   --->   Operation 3377 'icmp' 'icmp_ln217_13' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3378 [1/1] (0.00ns)   --->   "%trunc_ln217_12 = partselect i17 @_ssdm_op_PartSelect.i17.i18.i32.i32, i18 %M_108, i32 1, i32 17" [./bf16_accl.h:217]   --->   Operation 3378 'partselect' 'trunc_ln217_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3379 [1/1] (0.00ns)   --->   "%sext_ln217_13 = sext i17 %trunc_ln217_12" [./bf16_accl.h:217]   --->   Operation 3379 'sext' 'sext_ln217_13' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3380 [1/1] (0.76ns)   --->   "%maxe_119 = add i9 %zext_ln178_39, i9 1" [./bf16_accl.h:217]   --->   Operation 3380 'add' 'maxe_119' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3381 [1/1] (0.39ns)   --->   "%maxe_120 = select i1 %icmp_ln217_13, i9 %maxe_119, i9 %zext_ln178_39" [./bf16_accl.h:217]   --->   Operation 3381 'select' 'maxe_120' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3382 [1/1] (0.00ns)   --->   "%zext_ln217_13 = zext i9 %maxe_120" [./bf16_accl.h:217]   --->   Operation 3382 'zext' 'zext_ln217_13' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3383 [1/1] (0.36ns)   --->   "%M_109 = select i1 %icmp_ln217_13, i18 %sext_ln217_13, i18 %M_108" [./bf16_accl.h:217]   --->   Operation 3383 'select' 'M_109' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3384 [1/1] (0.00ns)   --->   "%sext_ln198_13 = sext i18 %M_109" [./bf16_accl.h:198]   --->   Operation 3384 'sext' 'sext_ln198_13' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3385 [1/1] (0.00ns)   --->   "%zext_ln198_27 = zext i31 %sext_ln198_13" [./bf16_accl.h:198]   --->   Operation 3385 'zext' 'zext_ln198_27' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3386 [1/1] (0.00ns) (grouped into LUT with out node M_111)   --->   "%trunc_ln198_26 = trunc i18 %M_109" [./bf16_accl.h:198]   --->   Operation 3386 'trunc' 'trunc_ln198_26' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3387 [1/1] (0.00ns)   --->   "%tmp_214 = partselect i3 @_ssdm_op_PartSelect.i3.i18.i32.i32, i18 %M_109, i32 15, i32 17" [./bf16_accl.h:220]   --->   Operation 3387 'partselect' 'tmp_214' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3388 [1/1] (0.58ns)   --->   "%icmp_ln220_26 = icmp_eq  i3 %tmp_214, i3 0" [./bf16_accl.h:220]   --->   Operation 3388 'icmp' 'icmp_ln220_26' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3389 [1/1] (0.88ns)   --->   "%icmp_ln220_27 = icmp_eq  i9 %maxe_120, i9 0" [./bf16_accl.h:220]   --->   Operation 3389 'icmp' 'icmp_ln220_27' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3390 [1/1] (0.00ns)   --->   "%tmp_74 = ctlz i32 @llvm.ctlz.i32, i32 %zext_ln198_27, i1 1" [./bf16_accl.h:20]   --->   Operation 3390 'ctlz' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3391 [1/1] (1.01ns)   --->   "%lz_26 = add i32 %tmp_74, i32 4294967280" [./bf16_accl.h:221]   --->   Operation 3391 'add' 'lz_26' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3392 [1/1] (0.99ns)   --->   "%icmp_ln222_13 = icmp_sgt  i32 %lz_26, i32 0" [./bf16_accl.h:222]   --->   Operation 3392 'icmp' 'icmp_ln222_13' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3393 [1/1] (0.00ns)   --->   "%zext_ln223_13 = zext i9 %maxe_120" [./bf16_accl.h:223]   --->   Operation 3393 'zext' 'zext_ln223_13' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3394 [1/1] (0.99ns)   --->   "%icmp_ln223_13 = icmp_slt  i32 %lz_26, i32 %zext_ln223_13" [./bf16_accl.h:223]   --->   Operation 3394 'icmp' 'icmp_ln223_13' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3395 [1/1] (0.00ns) (grouped into LUT with out node lz_27)   --->   "%xor_ln223_13 = xor i1 %icmp_ln223_13, i1 1" [./bf16_accl.h:223]   --->   Operation 3395 'xor' 'xor_ln223_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3396 [1/1] (0.44ns) (out node of the LUT)   --->   "%lz_27 = select i1 %xor_ln223_13, i32 %zext_ln223_13, i32 %lz_26" [./bf16_accl.h:223]   --->   Operation 3396 'select' 'lz_27' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3397 [1/1] (0.00ns) (grouped into LUT with out node M_111)   --->   "%M_110 = shl i32 %zext_ln198_27, i32 %lz_27" [./bf16_accl.h:224]   --->   Operation 3397 'shl' 'M_110' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3398 [1/1] (0.00ns) (grouped into LUT with out node M_111)   --->   "%trunc_ln198_27 = trunc i32 %M_110" [./bf16_accl.h:198]   --->   Operation 3398 'trunc' 'trunc_ln198_27' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3399 [1/1] (0.00ns)   --->   "%trunc_ln225_13 = trunc i32 %lz_27" [./bf16_accl.h:225]   --->   Operation 3399 'trunc' 'trunc_ln225_13' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3400 [1/1] (0.85ns)   --->   "%maxe_121 = sub i16 %zext_ln217_13, i16 %trunc_ln225_13" [./bf16_accl.h:225]   --->   Operation 3400 'sub' 'maxe_121' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3401 [1/1] (0.00ns) (grouped into LUT with out node and_ln222_27)   --->   "%xor_ln220_13 = xor i1 %icmp_ln220_27, i1 1" [./bf16_accl.h:220]   --->   Operation 3401 'xor' 'xor_ln220_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3402 [1/1] (0.00ns) (grouped into LUT with out node and_ln222_27)   --->   "%and_ln222_26 = and i1 %icmp_ln222_13, i1 %xor_ln220_13" [./bf16_accl.h:222]   --->   Operation 3402 'and' 'and_ln222_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3403 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln222_27 = and i1 %and_ln222_26, i1 %icmp_ln220_26" [./bf16_accl.h:222]   --->   Operation 3403 'and' 'and_ln222_27' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3404 [1/1] (0.00ns) (grouped into LUT with out node maxe_123)   --->   "%maxe_122 = select i1 %and_ln222_27, i16 %maxe_121, i16 %zext_ln217_13" [./bf16_accl.h:222]   --->   Operation 3404 'select' 'maxe_122' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3405 [1/1] (0.00ns) (grouped into LUT with out node maxe_123)   --->   "%and_ln220_13 = and i1 %icmp_ln220_26, i1 %icmp_ln220_27" [./bf16_accl.h:220]   --->   Operation 3405 'and' 'and_ln220_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3406 [1/1] (0.35ns) (out node of the LUT)   --->   "%maxe_123 = select i1 %and_ln220_13, i16 0, i16 %maxe_122" [./bf16_accl.h:220]   --->   Operation 3406 'select' 'maxe_123' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3407 [1/1] (1.38ns) (out node of the LUT)   --->   "%M_111 = select i1 %and_ln222_27, i16 %trunc_ln198_27, i16 %trunc_ln198_26" [./bf16_accl.h:222]   --->   Operation 3407 'select' 'M_111' <Predicate = true> <Delay = 1.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3408 [1/1] (0.00ns) (grouped into LUT with out node round_up_42)   --->   "%round_up_40 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_111, i32 8" [./bf16_accl.h:230]   --->   Operation 3408 'bitselect' 'round_up_40' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3409 [1/1] (0.00ns)   --->   "%frac_keep_13 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %M_111, i32 8, i32 15" [./bf16_accl.h:230]   --->   Operation 3409 'partselect' 'frac_keep_13' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3410 [1/1] (0.00ns)   --->   "%trunc_ln231_12 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %M_111, i32 8, i32 14" [./bf16_accl.h:231]   --->   Operation 3410 'partselect' 'trunc_ln231_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3411 [1/1] (0.00ns)   --->   "%zext_ln231_13 = zext i8 %frac_keep_13" [./bf16_accl.h:231]   --->   Operation 3411 'zext' 'zext_ln231_13' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3412 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_13)   --->   "%tmp_120 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %sticky_27" [./bf16_accl.h:240]   --->   Operation 3412 'bitconcatenate' 'tmp_120' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3413 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_13)   --->   "%trunc_ln240_13 = trunc i16 %M_111" [./bf16_accl.h:240]   --->   Operation 3413 'trunc' 'trunc_ln240_13' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3414 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_13)   --->   "%or_ln240_56 = or i2 %trunc_ln240_13, i2 %tmp_120" [./bf16_accl.h:240]   --->   Operation 3414 'or' 'or_ln240_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3415 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_13)   --->   "%tmp_217 = partselect i5 @_ssdm_op_PartSelect.i5.i16.i32.i32, i16 %M_111, i32 2, i32 6" [./bf16_accl.h:240]   --->   Operation 3415 'partselect' 'tmp_217' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3416 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_13)   --->   "%or_ln240_12 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %tmp_217, i2 %or_ln240_56" [./bf16_accl.h:240]   --->   Operation 3416 'bitconcatenate' 'or_ln240_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3417 [1/1] (0.81ns) (out node of the LUT)   --->   "%icmp_ln240_13 = icmp_ne  i7 %or_ln240_12, i7 0" [./bf16_accl.h:240]   --->   Operation 3417 'icmp' 'icmp_ln240_13' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3418 [1/1] (0.00ns) (grouped into LUT with out node round_up_42)   --->   "%round_up_41 = or i1 %icmp_ln240_13, i1 %round_up_40" [./bf16_accl.h:240]   --->   Operation 3418 'or' 'round_up_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3419 [1/1] (0.00ns) (grouped into LUT with out node round_up_42)   --->   "%tmp_218 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_111, i32 7" [./bf16_accl.h:244]   --->   Operation 3419 'bitselect' 'tmp_218' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3420 [1/1] (0.28ns) (out node of the LUT)   --->   "%round_up_42 = and i1 %round_up_41, i1 %tmp_218" [./bf16_accl.h:244]   --->   Operation 3420 'and' 'round_up_42' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3421 [1/1] (0.00ns)   --->   "%zext_ln238_13 = zext i1 %round_up_42" [./bf16_accl.h:238]   --->   Operation 3421 'zext' 'zext_ln238_13' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3422 [1/1] (0.00ns)   --->   "%zext_ln244_26 = zext i1 %round_up_42" [./bf16_accl.h:244]   --->   Operation 3422 'zext' 'zext_ln244_26' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3423 [1/1] (0.00ns)   --->   "%zext_ln244_27 = zext i1 %round_up_42" [./bf16_accl.h:244]   --->   Operation 3423 'zext' 'zext_ln244_27' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3424 [1/1] (0.76ns)   --->   "%rounded_13 = add i9 %zext_ln238_13, i9 %zext_ln231_13" [./bf16_accl.h:244]   --->   Operation 3424 'add' 'rounded_13' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3425 [1/1] (0.76ns)   --->   "%add_ln244_14 = add i8 %zext_ln244_27, i8 %frac_keep_13" [./bf16_accl.h:244]   --->   Operation 3425 'add' 'add_ln244_14' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3426 [1/1] (0.00ns)   --->   "%tmp_219 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %rounded_13, i32 8" [./bf16_accl.h:247]   --->   Operation 3426 'bitselect' 'tmp_219' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3427 [1/1] (0.85ns)   --->   "%maxe_124 = add i16 %maxe_123, i16 1" [./bf16_accl.h:247]   --->   Operation 3427 'add' 'maxe_124' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3428 [1/1] (0.35ns)   --->   "%maxe_125 = select i1 %tmp_219, i16 %maxe_124, i16 %maxe_123" [./bf16_accl.h:247]   --->   Operation 3428 'select' 'maxe_125' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3429 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_27)   --->   "%trunc_ln247_12 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %add_ln244_14, i32 1, i32 7" [./bf16_accl.h:247]   --->   Operation 3429 'partselect' 'trunc_ln247_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3430 [1/1] (0.77ns)   --->   "%add_ln247_26 = add i7 %zext_ln244_26, i7 %trunc_ln231_12" [./bf16_accl.h:247]   --->   Operation 3430 'add' 'add_ln247_26' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3431 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_27)   --->   "%m7_13 = select i1 %tmp_219, i7 %trunc_ln247_12, i7 %add_ln247_26" [./bf16_accl.h:247]   --->   Operation 3431 'select' 'm7_13' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3432 [1/1] (1.10ns)   --->   "%icmp_ln250_13 = icmp_ugt  i16 %maxe_125, i16 254" [./bf16_accl.h:250]   --->   Operation 3432 'icmp' 'icmp_ln250_13' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3433 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_13)   --->   "%shl_ln23_24 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i15, i1 %s_57, i15 0" [./bf16_accl.h:23]   --->   Operation 3433 'bitconcatenate' 'shl_ln23_24' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3434 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_13)   --->   "%or_ln23_26 = or i16 %shl_ln23_24, i16 32640" [./bf16_accl.h:23]   --->   Operation 3434 'or' 'or_ln23_26' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3435 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_27)   --->   "%shl_ln23_25 = shl i16 %maxe_125, i16 7" [./bf16_accl.h:23]   --->   Operation 3435 'shl' 'shl_ln23_25' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3436 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_27)   --->   "%tmp137 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i8.i7, i1 %s_57, i8 0, i7 %m7_13" [./bf16_accl.h:23]   --->   Operation 3436 'bitconcatenate' 'tmp137' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3437 [1/1] (0.36ns) (out node of the LUT)   --->   "%or_ln23_27 = or i16 %tmp137, i16 %shl_ln23_25" [./bf16_accl.h:23]   --->   Operation 3437 'or' 'or_ln23_27' <Predicate = true> <Delay = 0.36> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3438 [1/1] (0.28ns)   --->   "%or_ln142_45 = or i1 %icmp_ln134_13, i1 %or_ln142_13" [./bf16_accl.h:142]   --->   Operation 3438 'or' 'or_ln142_45' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3439 [1/1] (0.28ns)   --->   "%or_ln145_70 = or i1 %or_ln142_45, i1 %icmp_ln145_13" [./bf16_accl.h:145]   --->   Operation 3439 'or' 'or_ln145_70' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3440 [1/1] (0.00ns) (grouped into LUT with out node select_ln172_13)   --->   "%xor_ln145_13 = xor i1 %or_ln145_70, i1 1" [./bf16_accl.h:145]   --->   Operation 3440 'xor' 'xor_ln145_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3441 [1/1] (0.00ns) (grouped into LUT with out node select_ln172_13)   --->   "%and_ln172_13 = and i1 %icmp_ln172_13, i1 %xor_ln145_13" [./bf16_accl.h:172]   --->   Operation 3441 'and' 'and_ln172_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3442 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln172_13 = select i1 %and_ln172_13, i16 %select_ln174_13, i16 %or_ln23_27" [./bf16_accl.h:172]   --->   Operation 3442 'select' 'select_ln172_13' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3443 [1/1] (0.28ns)   --->   "%or_ln172_13 = or i1 %or_ln145_70, i1 %icmp_ln172_13" [./bf16_accl.h:172]   --->   Operation 3443 'or' 'or_ln172_13' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3444 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_13)   --->   "%or_ln207_13 = or i1 %or_ln172_13, i1 %icmp_ln207_13" [./bf16_accl.h:207]   --->   Operation 3444 'or' 'or_ln207_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3445 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_13)   --->   "%xor_ln207_13 = xor i1 %or_ln207_13, i1 1" [./bf16_accl.h:207]   --->   Operation 3445 'xor' 'xor_ln207_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3446 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_13)   --->   "%and_ln250_13 = and i1 %icmp_ln250_13, i1 %xor_ln207_13" [./bf16_accl.h:250]   --->   Operation 3446 'and' 'and_ln250_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3447 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln250_13 = select i1 %and_ln250_13, i16 %or_ln23_26, i16 %select_ln172_13" [./bf16_accl.h:250]   --->   Operation 3447 'select' 'select_ln250_13' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3448 [1/1] (0.00ns) (grouped into LUT with out node select_ln135_13)   --->   "%and_ln135_26 = and i1 %icmp_ln134_13, i1 %icmp_ln135_13" [./bf16_accl.h:135]   --->   Operation 3448 'and' 'and_ln135_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3449 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln135_13 = select i1 %and_ln135_26, i16 %select_ln138_13, i16 %select_ln250_13" [./bf16_accl.h:135]   --->   Operation 3449 'select' 'select_ln135_13' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3450 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_13)   --->   "%xor_ln135_13 = xor i1 %icmp_ln135_13, i1 1" [./bf16_accl.h:135]   --->   Operation 3450 'xor' 'xor_ln135_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3451 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_13)   --->   "%and_ln135_27 = and i1 %icmp_ln134_13, i1 %xor_ln135_13" [./bf16_accl.h:135]   --->   Operation 3451 'and' 'and_ln135_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3452 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_13)   --->   "%xor_ln142_13 = xor i1 %or_ln142_45, i1 1" [./bf16_accl.h:142]   --->   Operation 3452 'xor' 'xor_ln142_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3453 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_13)   --->   "%and_ln145_13 = and i1 %icmp_ln145_13, i1 %xor_ln142_13" [./bf16_accl.h:145]   --->   Operation 3453 'and' 'and_ln145_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3454 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_13)   --->   "%or_ln145_71 = or i1 %and_ln135_27, i1 %and_ln145_13" [./bf16_accl.h:145]   --->   Operation 3454 'or' 'or_ln145_71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3455 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln145_13 = select i1 %or_ln145_71, i16 %a_bits_assign_13_load, i16 %select_ln135_13" [./bf16_accl.h:145]   --->   Operation 3455 'select' 'select_ln145_13' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3456 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_13)   --->   "%xor_ln134_13 = xor i1 %icmp_ln134_13, i1 1" [./bf16_accl.h:134]   --->   Operation 3456 'xor' 'xor_ln134_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3457 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_13)   --->   "%and_ln142_13 = and i1 %or_ln142_13, i1 %xor_ln134_13" [./bf16_accl.h:142]   --->   Operation 3457 'and' 'and_ln142_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3458 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_13)   --->   "%select_ln142_13 = select i1 %and_ln142_13, i16 %e_b_13, i16 %select_ln145_13" [./bf16_accl.h:142]   --->   Operation 3458 'select' 'select_ln142_13' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3459 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_13)   --->   "%xor_ln172_13 = xor i1 %or_ln172_13, i1 1" [./bf16_accl.h:172]   --->   Operation 3459 'xor' 'xor_ln172_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3460 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_13)   --->   "%and_ln207_13 = and i1 %icmp_ln207_13, i1 %xor_ln172_13" [./bf16_accl.h:207]   --->   Operation 3460 'and' 'and_ln207_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3461 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln207_13 = select i1 %and_ln207_13, i16 0, i16 %select_ln142_13" [./bf16_accl.h:207]   --->   Operation 3461 'select' 'select_ln207_13' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3462 [1/1] (0.00ns)   --->   "%tmp_221 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_assign_14_load, i32 15" [./bf16_accl.h:127]   --->   Operation 3462 'bitselect' 'tmp_221' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3463 [1/1] (0.00ns)   --->   "%ea_14 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %a_bits_assign_14_load, i32 7, i32 14" [./bf16_accl.h:128]   --->   Operation 3463 'partselect' 'ea_14' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3464 [1/1] (0.00ns)   --->   "%zext_ln129_28 = zext i7 %ma_14" [./bf16_accl.h:129]   --->   Operation 3464 'zext' 'zext_ln129_28' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3465 [1/1] (0.84ns)   --->   "%icmp_ln134_14 = icmp_eq  i8 %ea_14, i8 255" [./bf16_accl.h:134]   --->   Operation 3465 'icmp' 'icmp_ln134_14' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3466 [1/1] (0.81ns)   --->   "%icmp_ln135_14 = icmp_eq  i7 %ma_14, i7 0" [./bf16_accl.h:135]   --->   Operation 3466 'icmp' 'icmp_ln135_14' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3467 [1/1] (0.84ns)   --->   "%icmp_ln142_14 = icmp_eq  i8 %eb_14, i8 255" [./bf16_accl.h:142]   --->   Operation 3467 'icmp' 'icmp_ln142_14' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3468 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144_14)   --->   "%trunc_ln144_13 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %a_bits_assign_14_load, i32 7, i32 13" [./bf16_accl.h:144]   --->   Operation 3468 'partselect' 'trunc_ln144_13' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3469 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144_14)   --->   "%or_ln144_44 = or i7 %trunc_ln144_13, i7 %ma_14" [./bf16_accl.h:144]   --->   Operation 3469 'or' 'or_ln144_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3470 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144_14)   --->   "%tmp_223 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_assign_14_load, i32 14" [./bf16_accl.h:144]   --->   Operation 3470 'bitselect' 'tmp_223' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3471 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144_14)   --->   "%or_ln144_13 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_223, i7 %or_ln144_44" [./bf16_accl.h:144]   --->   Operation 3471 'bitconcatenate' 'or_ln144_13' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3472 [1/1] (0.84ns) (out node of the LUT)   --->   "%icmp_ln144_14 = icmp_eq  i8 %or_ln144_13, i8 0" [./bf16_accl.h:144]   --->   Operation 3472 'icmp' 'icmp_ln144_14' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3473 [1/1] (0.28ns)   --->   "%or_ln142_14 = or i1 %icmp_ln142_14, i1 %icmp_ln144_14" [./bf16_accl.h:142]   --->   Operation 3473 'or' 'or_ln142_14' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3474 [1/1] (0.00ns) (grouped into LUT with out node select_ln138_14)   --->   "%xor_ln138_14 = xor i1 %tmp_221, i1 %tmp_222" [./bf16_accl.h:138]   --->   Operation 3474 'xor' 'xor_ln138_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3475 [1/1] (0.00ns) (grouped into LUT with out node select_ln138_14)   --->   "%and_ln138_28 = and i1 %icmp_ln138_14, i1 %xor_ln138_14" [./bf16_accl.h:138]   --->   Operation 3475 'and' 'and_ln138_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3476 [1/1] (0.00ns) (grouped into LUT with out node select_ln138_14)   --->   "%and_ln138_29 = and i1 %and_ln138_28, i1 %icmp_ln142_14" [./bf16_accl.h:138]   --->   Operation 3476 'and' 'and_ln138_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3477 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln138_14 = select i1 %and_ln138_29, i16 32641, i16 %a_bits_assign_14_load" [./bf16_accl.h:138]   --->   Operation 3477 'select' 'select_ln138_14' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3478 [1/1] (0.84ns)   --->   "%icmp_ln158_28 = icmp_ne  i8 %ea_14, i8 0" [./bf16_accl.h:158]   --->   Operation 3478 'icmp' 'icmp_ln158_28' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3479 [1/1] (0.00ns)   --->   "%or_ln158_27 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %ma_14" [./bf16_accl.h:158]   --->   Operation 3479 'bitconcatenate' 'or_ln158_27' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3480 [1/1] (0.39ns)   --->   "%select_ln158_28 = select i1 %icmp_ln158_28, i8 %or_ln158_27, i8 %zext_ln129_28" [./bf16_accl.h:158]   --->   Operation 3480 'select' 'select_ln158_28' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3481 [1/1] (0.00ns)   --->   "%A_28 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln158_28, i8 0" [./bf16_accl.h:159]   --->   Operation 3481 'bitconcatenate' 'A_28' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3482 [1/1] (0.00ns)   --->   "%B_28 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln158_29, i8 0" [./bf16_accl.h:159]   --->   Operation 3482 'bitconcatenate' 'B_28' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3483 [1/1] (0.84ns)   --->   "%icmp_ln162_14 = icmp_eq  i8 %ea_14, i8 0" [./bf16_accl.h:162]   --->   Operation 3483 'icmp' 'icmp_ln162_14' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3484 [1/1] (0.39ns)   --->   "%ea1_14 = select i1 %icmp_ln162_14, i8 1, i8 %ea_14" [./bf16_accl.h:162]   --->   Operation 3484 'select' 'ea1_14' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3485 [1/1] (0.84ns)   --->   "%icmp_ln166_14 = icmp_ult  i8 %ea1_14, i8 %eb1_14" [./bf16_accl.h:166]   --->   Operation 3485 'icmp' 'icmp_ln166_14' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3486 [1/1] (0.28ns)   --->   "%xor_ln166_14 = xor i1 %icmp_ln166_14, i1 1" [./bf16_accl.h:166]   --->   Operation 3486 'xor' 'xor_ln166_14' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3487 [1/1] (0.00ns) (grouped into LUT with out node maxe_127)   --->   "%maxe_126 = select i1 %xor_ln166_14, i8 %ea_14, i8 %eb_14" [./bf16_accl.h:166]   --->   Operation 3487 'select' 'maxe_126' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3488 [1/1] (0.00ns)   --->   "%zext_ln167_28 = zext i8 %ea1_14" [./bf16_accl.h:167]   --->   Operation 3488 'zext' 'zext_ln167_28' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3489 [1/1] (0.00ns)   --->   "%zext_ln167_29 = zext i8 %eb1_14" [./bf16_accl.h:167]   --->   Operation 3489 'zext' 'zext_ln167_29' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3490 [1/1] (0.76ns)   --->   "%sub_ln167_28 = sub i9 %zext_ln167_28, i9 %zext_ln167_29" [./bf16_accl.h:167]   --->   Operation 3490 'sub' 'sub_ln167_28' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3491 [1/1] (0.76ns)   --->   "%sub_ln167_29 = sub i9 %zext_ln167_29, i9 %zext_ln167_28" [./bf16_accl.h:167]   --->   Operation 3491 'sub' 'sub_ln167_29' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3492 [1/1] (0.39ns)   --->   "%diff_14 = select i1 %xor_ln166_14, i9 %sub_ln167_28, i9 %sub_ln167_29" [./bf16_accl.h:167]   --->   Operation 3492 'select' 'diff_14' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3493 [1/1] (0.00ns)   --->   "%sext_ln167_14 = sext i9 %diff_14" [./bf16_accl.h:167]   --->   Operation 3493 'sext' 'sext_ln167_14' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3494 [1/1] (0.88ns)   --->   "%icmp_ln172_14 = icmp_sgt  i9 %diff_14, i9 11" [./bf16_accl.h:172]   --->   Operation 3494 'icmp' 'icmp_ln172_14' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3495 [1/1] (0.00ns) (grouped into LUT with out node select_ln172_14)   --->   "%select_ln174_14 = select i1 %xor_ln166_14, i16 %a_bits_assign_14_load, i16 %e_b_14" [./bf16_accl.h:174]   --->   Operation 3495 'select' 'select_ln174_14' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3496 [1/1] (0.84ns)   --->   "%icmp_ln178_14 = icmp_ult  i8 %ea1_14, i8 %eb1_14" [./bf16_accl.h:178]   --->   Operation 3496 'icmp' 'icmp_ln178_14' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3497 [1/1] (0.39ns) (out node of the LUT)   --->   "%maxe_127 = select i1 %icmp_ln178_14, i8 %eb_14, i8 %maxe_126" [./bf16_accl.h:178]   --->   Operation 3497 'select' 'maxe_127' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3498 [1/1] (0.00ns)   --->   "%zext_ln178_42 = zext i8 %maxe_127" [./bf16_accl.h:178]   --->   Operation 3498 'zext' 'zext_ln178_42' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3499 [1/1] (0.35ns)   --->   "%B_29 = select i1 %icmp_ln178_14, i16 %A_28, i16 %B_28" [./bf16_accl.h:178]   --->   Operation 3499 'select' 'B_29' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3500 [1/1] (0.35ns)   --->   "%A_29 = select i1 %icmp_ln178_14, i16 %B_28, i16 %A_28" [./bf16_accl.h:178]   --->   Operation 3500 'select' 'A_29' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3501 [1/1] (0.00ns)   --->   "%zext_ln178_44 = zext i16 %A_29" [./bf16_accl.h:178]   --->   Operation 3501 'zext' 'zext_ln178_44' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3502 [1/1] (0.17ns)   --->   "%sb_14 = select i1 %icmp_ln178_14, i1 %tmp_221, i1 %tmp_222" [./bf16_accl.h:178]   --->   Operation 3502 'select' 'sb_14' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3503 [1/1] (0.17ns)   --->   "%sa_14 = select i1 %icmp_ln178_14, i1 %tmp_222, i1 %tmp_221" [./bf16_accl.h:178]   --->   Operation 3503 'select' 'sa_14' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3504 [1/1] (0.00ns)   --->   "%tmp_226 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %diff_14, i32 1, i32 8" [./bf16_accl.h:182]   --->   Operation 3504 'partselect' 'tmp_226' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3505 [1/1] (0.84ns)   --->   "%icmp_ln182_14 = icmp_slt  i8 %tmp_226, i8 1" [./bf16_accl.h:182]   --->   Operation 3505 'icmp' 'icmp_ln182_14' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3506 [1/1] (0.88ns)   --->   "%icmp_ln184_14 = icmp_eq  i9 %diff_14, i9 0" [./bf16_accl.h:184]   --->   Operation 3506 'icmp' 'icmp_ln184_14' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3507 [1/1] (0.00ns) (grouped into LUT with out node B_aln_44)   --->   "%lshr_ln184_13 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %B_29, i32 1, i32 15" [./bf16_accl.h:184]   --->   Operation 3507 'partselect' 'lshr_ln184_13' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3508 [1/1] (0.00ns) (grouped into LUT with out node B_aln_44)   --->   "%zext_ln184_14 = zext i15 %lshr_ln184_13" [./bf16_accl.h:184]   --->   Operation 3508 'zext' 'zext_ln184_14' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3509 [1/1] (0.00ns) (grouped into LUT with out node B_aln_44)   --->   "%B_aln_42 = select i1 %icmp_ln184_14, i16 %B_29, i16 %zext_ln184_14" [./bf16_accl.h:184]   --->   Operation 3509 'select' 'B_aln_42' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3510 [1/1] (0.00ns) (grouped into LUT with out node add_ln191_14)   --->   "%shl_ln191_14 = shl i32 1, i32 %sext_ln167_14" [./bf16_accl.h:191]   --->   Operation 3510 'shl' 'shl_ln191_14' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3511 [1/1] (0.00ns) (grouped into LUT with out node add_ln191_14)   --->   "%trunc_ln191_14 = trunc i32 %shl_ln191_14" [./bf16_accl.h:191]   --->   Operation 3511 'trunc' 'trunc_ln191_14' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3512 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln191_14 = add i16 %trunc_ln191_14, i16 65535" [./bf16_accl.h:191]   --->   Operation 3512 'add' 'add_ln191_14' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3513 [1/1] (0.00ns) (grouped into LUT with out node sticky_28)   --->   "%lost_14 = and i16 %add_ln191_14, i16 %B_29" [./bf16_accl.h:191]   --->   Operation 3513 'and' 'lost_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3514 [1/1] (1.10ns) (out node of the LUT)   --->   "%sticky_28 = icmp_ne  i16 %lost_14, i16 0" [./bf16_accl.h:192]   --->   Operation 3514 'icmp' 'sticky_28' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3515 [1/1] (0.00ns) (grouped into LUT with out node B_aln_44)   --->   "%sext_ln167_14cast = trunc i32 %sext_ln167_14" [./bf16_accl.h:193]   --->   Operation 3515 'trunc' 'sext_ln167_14cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3516 [1/1] (0.00ns) (grouped into LUT with out node B_aln_44)   --->   "%B_aln_43 = lshr i16 %B_29, i16 %sext_ln167_14cast" [./bf16_accl.h:193]   --->   Operation 3516 'lshr' 'B_aln_43' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3517 [1/1] (0.90ns) (out node of the LUT)   --->   "%B_aln_44 = select i1 %icmp_ln182_14, i16 %B_aln_42, i16 %B_aln_43" [./bf16_accl.h:182]   --->   Operation 3517 'select' 'B_aln_44' <Predicate = true> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3518 [1/1] (0.00ns)   --->   "%zext_ln181_14 = zext i16 %B_aln_44" [./bf16_accl.h:181]   --->   Operation 3518 'zext' 'zext_ln181_14' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3519 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_14)   --->   "%xor_ln182_14 = xor i1 %icmp_ln182_14, i1 1" [./bf16_accl.h:182]   --->   Operation 3519 'xor' 'xor_ln182_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3520 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_14)   --->   "%sticky_29 = and i1 %sticky_28, i1 %xor_ln182_14" [./bf16_accl.h:182]   --->   Operation 3520 'and' 'sticky_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3521 [1/1] (0.28ns)   --->   "%xor_ln200_14 = xor i1 %sa_14, i1 %sb_14" [./bf16_accl.h:200]   --->   Operation 3521 'xor' 'xor_ln200_14' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3522 [1/1] (0.85ns)   --->   "%M_112 = add i17 %zext_ln181_14, i17 %zext_ln178_44" [./bf16_accl.h:201]   --->   Operation 3522 'add' 'M_112' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3523 [1/1] (0.00ns) (grouped into LUT with out node M_116)   --->   "%zext_ln198_28 = zext i17 %M_112" [./bf16_accl.h:198]   --->   Operation 3523 'zext' 'zext_ln198_28' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3524 [1/1] (1.10ns)   --->   "%icmp_ln203_14 = icmp_ult  i16 %A_29, i16 %B_aln_44" [./bf16_accl.h:203]   --->   Operation 3524 'icmp' 'icmp_ln203_14' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3525 [1/1] (0.28ns)   --->   "%xor_ln203_14 = xor i1 %icmp_ln203_14, i1 1" [./bf16_accl.h:203]   --->   Operation 3525 'xor' 'xor_ln203_14' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3526 [1/1] (0.85ns)   --->   "%M_113 = sub i17 %zext_ln178_44, i17 %zext_ln181_14" [./bf16_accl.h:203]   --->   Operation 3526 'sub' 'M_113' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3527 [1/1] (0.85ns)   --->   "%M_114 = sub i17 %zext_ln181_14, i17 %zext_ln178_44" [./bf16_accl.h:204]   --->   Operation 3527 'sub' 'M_114' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3528 [1/1] (0.00ns) (grouped into LUT with out node M_116)   --->   "%M_115 = select i1 %xor_ln203_14, i17 %M_113, i17 %M_114" [./bf16_accl.h:203]   --->   Operation 3528 'select' 'M_115' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3529 [1/1] (0.00ns) (grouped into LUT with out node M_116)   --->   "%sext_ln203_14 = sext i17 %M_115" [./bf16_accl.h:203]   --->   Operation 3529 'sext' 'sext_ln203_14' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3530 [1/1] (0.00ns) (grouped into LUT with out node s_61)   --->   "%s_60 = select i1 %xor_ln203_14, i1 %sa_14, i1 %sb_14" [./bf16_accl.h:203]   --->   Operation 3530 'select' 's_60' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3531 [1/1] (0.35ns) (out node of the LUT)   --->   "%M_116 = select i1 %xor_ln200_14, i18 %sext_ln203_14, i18 %zext_ln198_28" [./bf16_accl.h:200]   --->   Operation 3531 'select' 'M_116' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3532 [1/1] (0.17ns) (out node of the LUT)   --->   "%s_61 = select i1 %xor_ln200_14, i1 %s_60, i1 %sb_14" [./bf16_accl.h:200]   --->   Operation 3532 'select' 's_61' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3533 [1/1] (1.08ns)   --->   "%icmp_ln207_14 = icmp_eq  i18 %M_116, i18 0" [./bf16_accl.h:207]   --->   Operation 3533 'icmp' 'icmp_ln207_14' <Predicate = true> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3534 [1/1] (0.00ns)   --->   "%tmp_227 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %M_116, i32 16, i32 17" [./bf16_accl.h:217]   --->   Operation 3534 'partselect' 'tmp_227' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3535 [1/1] (0.44ns)   --->   "%icmp_ln217_14 = icmp_ne  i2 %tmp_227, i2 0" [./bf16_accl.h:217]   --->   Operation 3535 'icmp' 'icmp_ln217_14' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3536 [1/1] (0.00ns)   --->   "%trunc_ln217_13 = partselect i17 @_ssdm_op_PartSelect.i17.i18.i32.i32, i18 %M_116, i32 1, i32 17" [./bf16_accl.h:217]   --->   Operation 3536 'partselect' 'trunc_ln217_13' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3537 [1/1] (0.00ns)   --->   "%sext_ln217_14 = sext i17 %trunc_ln217_13" [./bf16_accl.h:217]   --->   Operation 3537 'sext' 'sext_ln217_14' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3538 [1/1] (0.76ns)   --->   "%maxe_128 = add i9 %zext_ln178_42, i9 1" [./bf16_accl.h:217]   --->   Operation 3538 'add' 'maxe_128' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3539 [1/1] (0.39ns)   --->   "%maxe_129 = select i1 %icmp_ln217_14, i9 %maxe_128, i9 %zext_ln178_42" [./bf16_accl.h:217]   --->   Operation 3539 'select' 'maxe_129' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3540 [1/1] (0.00ns)   --->   "%zext_ln217_14 = zext i9 %maxe_129" [./bf16_accl.h:217]   --->   Operation 3540 'zext' 'zext_ln217_14' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3541 [1/1] (0.36ns)   --->   "%M_117 = select i1 %icmp_ln217_14, i18 %sext_ln217_14, i18 %M_116" [./bf16_accl.h:217]   --->   Operation 3541 'select' 'M_117' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3542 [1/1] (0.00ns)   --->   "%sext_ln198_14 = sext i18 %M_117" [./bf16_accl.h:198]   --->   Operation 3542 'sext' 'sext_ln198_14' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3543 [1/1] (0.00ns)   --->   "%zext_ln198_29 = zext i31 %sext_ln198_14" [./bf16_accl.h:198]   --->   Operation 3543 'zext' 'zext_ln198_29' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3544 [1/1] (0.00ns) (grouped into LUT with out node M_119)   --->   "%trunc_ln198_28 = trunc i18 %M_117" [./bf16_accl.h:198]   --->   Operation 3544 'trunc' 'trunc_ln198_28' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3545 [1/1] (0.00ns)   --->   "%tmp_228 = partselect i3 @_ssdm_op_PartSelect.i3.i18.i32.i32, i18 %M_117, i32 15, i32 17" [./bf16_accl.h:220]   --->   Operation 3545 'partselect' 'tmp_228' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3546 [1/1] (0.58ns)   --->   "%icmp_ln220_28 = icmp_eq  i3 %tmp_228, i3 0" [./bf16_accl.h:220]   --->   Operation 3546 'icmp' 'icmp_ln220_28' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3547 [1/1] (0.88ns)   --->   "%icmp_ln220_29 = icmp_eq  i9 %maxe_129, i9 0" [./bf16_accl.h:220]   --->   Operation 3547 'icmp' 'icmp_ln220_29' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3548 [1/1] (0.00ns)   --->   "%tmp_75 = ctlz i32 @llvm.ctlz.i32, i32 %zext_ln198_29, i1 1" [./bf16_accl.h:20]   --->   Operation 3548 'ctlz' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3549 [1/1] (1.01ns)   --->   "%lz_28 = add i32 %tmp_75, i32 4294967280" [./bf16_accl.h:221]   --->   Operation 3549 'add' 'lz_28' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3550 [1/1] (0.99ns)   --->   "%icmp_ln222_14 = icmp_sgt  i32 %lz_28, i32 0" [./bf16_accl.h:222]   --->   Operation 3550 'icmp' 'icmp_ln222_14' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3551 [1/1] (0.00ns)   --->   "%zext_ln223_14 = zext i9 %maxe_129" [./bf16_accl.h:223]   --->   Operation 3551 'zext' 'zext_ln223_14' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3552 [1/1] (0.99ns)   --->   "%icmp_ln223_14 = icmp_slt  i32 %lz_28, i32 %zext_ln223_14" [./bf16_accl.h:223]   --->   Operation 3552 'icmp' 'icmp_ln223_14' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3553 [1/1] (0.00ns) (grouped into LUT with out node lz_29)   --->   "%xor_ln223_14 = xor i1 %icmp_ln223_14, i1 1" [./bf16_accl.h:223]   --->   Operation 3553 'xor' 'xor_ln223_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3554 [1/1] (0.44ns) (out node of the LUT)   --->   "%lz_29 = select i1 %xor_ln223_14, i32 %zext_ln223_14, i32 %lz_28" [./bf16_accl.h:223]   --->   Operation 3554 'select' 'lz_29' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3555 [1/1] (0.00ns) (grouped into LUT with out node M_119)   --->   "%M_118 = shl i32 %zext_ln198_29, i32 %lz_29" [./bf16_accl.h:224]   --->   Operation 3555 'shl' 'M_118' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3556 [1/1] (0.00ns) (grouped into LUT with out node M_119)   --->   "%trunc_ln198_29 = trunc i32 %M_118" [./bf16_accl.h:198]   --->   Operation 3556 'trunc' 'trunc_ln198_29' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3557 [1/1] (0.00ns)   --->   "%trunc_ln225_14 = trunc i32 %lz_29" [./bf16_accl.h:225]   --->   Operation 3557 'trunc' 'trunc_ln225_14' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3558 [1/1] (0.85ns)   --->   "%maxe_130 = sub i16 %zext_ln217_14, i16 %trunc_ln225_14" [./bf16_accl.h:225]   --->   Operation 3558 'sub' 'maxe_130' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3559 [1/1] (0.00ns) (grouped into LUT with out node and_ln222_29)   --->   "%xor_ln220_14 = xor i1 %icmp_ln220_29, i1 1" [./bf16_accl.h:220]   --->   Operation 3559 'xor' 'xor_ln220_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3560 [1/1] (0.00ns) (grouped into LUT with out node and_ln222_29)   --->   "%and_ln222_28 = and i1 %icmp_ln222_14, i1 %xor_ln220_14" [./bf16_accl.h:222]   --->   Operation 3560 'and' 'and_ln222_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3561 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln222_29 = and i1 %and_ln222_28, i1 %icmp_ln220_28" [./bf16_accl.h:222]   --->   Operation 3561 'and' 'and_ln222_29' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3562 [1/1] (0.00ns) (grouped into LUT with out node maxe_132)   --->   "%maxe_131 = select i1 %and_ln222_29, i16 %maxe_130, i16 %zext_ln217_14" [./bf16_accl.h:222]   --->   Operation 3562 'select' 'maxe_131' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3563 [1/1] (0.00ns) (grouped into LUT with out node maxe_132)   --->   "%and_ln220_14 = and i1 %icmp_ln220_28, i1 %icmp_ln220_29" [./bf16_accl.h:220]   --->   Operation 3563 'and' 'and_ln220_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3564 [1/1] (0.35ns) (out node of the LUT)   --->   "%maxe_132 = select i1 %and_ln220_14, i16 0, i16 %maxe_131" [./bf16_accl.h:220]   --->   Operation 3564 'select' 'maxe_132' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3565 [1/1] (1.38ns) (out node of the LUT)   --->   "%M_119 = select i1 %and_ln222_29, i16 %trunc_ln198_29, i16 %trunc_ln198_28" [./bf16_accl.h:222]   --->   Operation 3565 'select' 'M_119' <Predicate = true> <Delay = 1.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3566 [1/1] (0.00ns) (grouped into LUT with out node round_up_45)   --->   "%round_up_43 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_119, i32 8" [./bf16_accl.h:230]   --->   Operation 3566 'bitselect' 'round_up_43' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3567 [1/1] (0.00ns)   --->   "%frac_keep_14 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %M_119, i32 8, i32 15" [./bf16_accl.h:230]   --->   Operation 3567 'partselect' 'frac_keep_14' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3568 [1/1] (0.00ns)   --->   "%trunc_ln231_13 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %M_119, i32 8, i32 14" [./bf16_accl.h:231]   --->   Operation 3568 'partselect' 'trunc_ln231_13' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3569 [1/1] (0.00ns)   --->   "%zext_ln231_14 = zext i8 %frac_keep_14" [./bf16_accl.h:231]   --->   Operation 3569 'zext' 'zext_ln231_14' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3570 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_14)   --->   "%tmp_125 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %sticky_29" [./bf16_accl.h:240]   --->   Operation 3570 'bitconcatenate' 'tmp_125' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3571 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_14)   --->   "%trunc_ln240_14 = trunc i16 %M_119" [./bf16_accl.h:240]   --->   Operation 3571 'trunc' 'trunc_ln240_14' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3572 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_14)   --->   "%or_ln240_58 = or i2 %trunc_ln240_14, i2 %tmp_125" [./bf16_accl.h:240]   --->   Operation 3572 'or' 'or_ln240_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3573 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_14)   --->   "%tmp_230 = partselect i5 @_ssdm_op_PartSelect.i5.i16.i32.i32, i16 %M_119, i32 2, i32 6" [./bf16_accl.h:240]   --->   Operation 3573 'partselect' 'tmp_230' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3574 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_14)   --->   "%or_ln240_13 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %tmp_230, i2 %or_ln240_58" [./bf16_accl.h:240]   --->   Operation 3574 'bitconcatenate' 'or_ln240_13' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3575 [1/1] (0.81ns) (out node of the LUT)   --->   "%icmp_ln240_14 = icmp_ne  i7 %or_ln240_13, i7 0" [./bf16_accl.h:240]   --->   Operation 3575 'icmp' 'icmp_ln240_14' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3576 [1/1] (0.00ns) (grouped into LUT with out node round_up_45)   --->   "%round_up_44 = or i1 %icmp_ln240_14, i1 %round_up_43" [./bf16_accl.h:240]   --->   Operation 3576 'or' 'round_up_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3577 [1/1] (0.00ns) (grouped into LUT with out node round_up_45)   --->   "%tmp_231 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_119, i32 7" [./bf16_accl.h:244]   --->   Operation 3577 'bitselect' 'tmp_231' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3578 [1/1] (0.28ns) (out node of the LUT)   --->   "%round_up_45 = and i1 %round_up_44, i1 %tmp_231" [./bf16_accl.h:244]   --->   Operation 3578 'and' 'round_up_45' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3579 [1/1] (0.00ns)   --->   "%zext_ln238_14 = zext i1 %round_up_45" [./bf16_accl.h:238]   --->   Operation 3579 'zext' 'zext_ln238_14' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3580 [1/1] (0.00ns)   --->   "%zext_ln244_28 = zext i1 %round_up_45" [./bf16_accl.h:244]   --->   Operation 3580 'zext' 'zext_ln244_28' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3581 [1/1] (0.00ns)   --->   "%zext_ln244_29 = zext i1 %round_up_45" [./bf16_accl.h:244]   --->   Operation 3581 'zext' 'zext_ln244_29' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3582 [1/1] (0.76ns)   --->   "%rounded_14 = add i9 %zext_ln238_14, i9 %zext_ln231_14" [./bf16_accl.h:244]   --->   Operation 3582 'add' 'rounded_14' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3583 [1/1] (0.76ns)   --->   "%add_ln244_15 = add i8 %zext_ln244_29, i8 %frac_keep_14" [./bf16_accl.h:244]   --->   Operation 3583 'add' 'add_ln244_15' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3584 [1/1] (0.00ns)   --->   "%tmp_232 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %rounded_14, i32 8" [./bf16_accl.h:247]   --->   Operation 3584 'bitselect' 'tmp_232' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3585 [1/1] (0.85ns)   --->   "%maxe_133 = add i16 %maxe_132, i16 1" [./bf16_accl.h:247]   --->   Operation 3585 'add' 'maxe_133' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3586 [1/1] (0.35ns)   --->   "%maxe_134 = select i1 %tmp_232, i16 %maxe_133, i16 %maxe_132" [./bf16_accl.h:247]   --->   Operation 3586 'select' 'maxe_134' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3587 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_29)   --->   "%trunc_ln247_13 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %add_ln244_15, i32 1, i32 7" [./bf16_accl.h:247]   --->   Operation 3587 'partselect' 'trunc_ln247_13' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3588 [1/1] (0.77ns)   --->   "%add_ln247_28 = add i7 %zext_ln244_28, i7 %trunc_ln231_13" [./bf16_accl.h:247]   --->   Operation 3588 'add' 'add_ln247_28' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3589 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_29)   --->   "%m7_14 = select i1 %tmp_232, i7 %trunc_ln247_13, i7 %add_ln247_28" [./bf16_accl.h:247]   --->   Operation 3589 'select' 'm7_14' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3590 [1/1] (1.10ns)   --->   "%icmp_ln250_14 = icmp_ugt  i16 %maxe_134, i16 254" [./bf16_accl.h:250]   --->   Operation 3590 'icmp' 'icmp_ln250_14' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3591 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_14)   --->   "%shl_ln23_26 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i15, i1 %s_61, i15 0" [./bf16_accl.h:23]   --->   Operation 3591 'bitconcatenate' 'shl_ln23_26' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3592 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_14)   --->   "%or_ln23_28 = or i16 %shl_ln23_26, i16 32640" [./bf16_accl.h:23]   --->   Operation 3592 'or' 'or_ln23_28' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3593 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_29)   --->   "%shl_ln23_27 = shl i16 %maxe_134, i16 7" [./bf16_accl.h:23]   --->   Operation 3593 'shl' 'shl_ln23_27' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3594 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_29)   --->   "%tmp142 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i8.i7, i1 %s_61, i8 0, i7 %m7_14" [./bf16_accl.h:23]   --->   Operation 3594 'bitconcatenate' 'tmp142' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3595 [1/1] (0.36ns) (out node of the LUT)   --->   "%or_ln23_29 = or i16 %tmp142, i16 %shl_ln23_27" [./bf16_accl.h:23]   --->   Operation 3595 'or' 'or_ln23_29' <Predicate = true> <Delay = 0.36> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3596 [1/1] (0.28ns)   --->   "%or_ln142_46 = or i1 %icmp_ln134_14, i1 %or_ln142_14" [./bf16_accl.h:142]   --->   Operation 3596 'or' 'or_ln142_46' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3597 [1/1] (0.28ns)   --->   "%or_ln145_73 = or i1 %or_ln142_46, i1 %icmp_ln145_14" [./bf16_accl.h:145]   --->   Operation 3597 'or' 'or_ln145_73' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3598 [1/1] (0.00ns) (grouped into LUT with out node select_ln172_14)   --->   "%xor_ln145_14 = xor i1 %or_ln145_73, i1 1" [./bf16_accl.h:145]   --->   Operation 3598 'xor' 'xor_ln145_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3599 [1/1] (0.00ns) (grouped into LUT with out node select_ln172_14)   --->   "%and_ln172_14 = and i1 %icmp_ln172_14, i1 %xor_ln145_14" [./bf16_accl.h:172]   --->   Operation 3599 'and' 'and_ln172_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3600 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln172_14 = select i1 %and_ln172_14, i16 %select_ln174_14, i16 %or_ln23_29" [./bf16_accl.h:172]   --->   Operation 3600 'select' 'select_ln172_14' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3601 [1/1] (0.28ns)   --->   "%or_ln172_14 = or i1 %or_ln145_73, i1 %icmp_ln172_14" [./bf16_accl.h:172]   --->   Operation 3601 'or' 'or_ln172_14' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3602 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_14)   --->   "%or_ln207_14 = or i1 %or_ln172_14, i1 %icmp_ln207_14" [./bf16_accl.h:207]   --->   Operation 3602 'or' 'or_ln207_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3603 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_14)   --->   "%xor_ln207_14 = xor i1 %or_ln207_14, i1 1" [./bf16_accl.h:207]   --->   Operation 3603 'xor' 'xor_ln207_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3604 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_14)   --->   "%and_ln250_14 = and i1 %icmp_ln250_14, i1 %xor_ln207_14" [./bf16_accl.h:250]   --->   Operation 3604 'and' 'and_ln250_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3605 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln250_14 = select i1 %and_ln250_14, i16 %or_ln23_28, i16 %select_ln172_14" [./bf16_accl.h:250]   --->   Operation 3605 'select' 'select_ln250_14' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3606 [1/1] (0.00ns) (grouped into LUT with out node select_ln135_14)   --->   "%and_ln135_28 = and i1 %icmp_ln134_14, i1 %icmp_ln135_14" [./bf16_accl.h:135]   --->   Operation 3606 'and' 'and_ln135_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3607 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln135_14 = select i1 %and_ln135_28, i16 %select_ln138_14, i16 %select_ln250_14" [./bf16_accl.h:135]   --->   Operation 3607 'select' 'select_ln135_14' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3608 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_14)   --->   "%xor_ln135_14 = xor i1 %icmp_ln135_14, i1 1" [./bf16_accl.h:135]   --->   Operation 3608 'xor' 'xor_ln135_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3609 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_14)   --->   "%and_ln135_29 = and i1 %icmp_ln134_14, i1 %xor_ln135_14" [./bf16_accl.h:135]   --->   Operation 3609 'and' 'and_ln135_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3610 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_14)   --->   "%xor_ln142_14 = xor i1 %or_ln142_46, i1 1" [./bf16_accl.h:142]   --->   Operation 3610 'xor' 'xor_ln142_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3611 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_14)   --->   "%and_ln145_14 = and i1 %icmp_ln145_14, i1 %xor_ln142_14" [./bf16_accl.h:145]   --->   Operation 3611 'and' 'and_ln145_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3612 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_14)   --->   "%or_ln145_74 = or i1 %and_ln135_29, i1 %and_ln145_14" [./bf16_accl.h:145]   --->   Operation 3612 'or' 'or_ln145_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3613 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln145_14 = select i1 %or_ln145_74, i16 %a_bits_assign_14_load, i16 %select_ln135_14" [./bf16_accl.h:145]   --->   Operation 3613 'select' 'select_ln145_14' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3614 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_14)   --->   "%xor_ln134_14 = xor i1 %icmp_ln134_14, i1 1" [./bf16_accl.h:134]   --->   Operation 3614 'xor' 'xor_ln134_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3615 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_14)   --->   "%and_ln142_14 = and i1 %or_ln142_14, i1 %xor_ln134_14" [./bf16_accl.h:142]   --->   Operation 3615 'and' 'and_ln142_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3616 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_14)   --->   "%select_ln142_14 = select i1 %and_ln142_14, i16 %e_b_14, i16 %select_ln145_14" [./bf16_accl.h:142]   --->   Operation 3616 'select' 'select_ln142_14' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3617 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_14)   --->   "%xor_ln172_14 = xor i1 %or_ln172_14, i1 1" [./bf16_accl.h:172]   --->   Operation 3617 'xor' 'xor_ln172_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3618 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_14)   --->   "%and_ln207_14 = and i1 %icmp_ln207_14, i1 %xor_ln172_14" [./bf16_accl.h:207]   --->   Operation 3618 'and' 'and_ln207_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3619 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln207_14 = select i1 %and_ln207_14, i16 0, i16 %select_ln142_14" [./bf16_accl.h:207]   --->   Operation 3619 'select' 'select_ln207_14' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3620 [1/1] (0.00ns)   --->   "%tmp_233 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_assign_15_load, i32 15" [./bf16_accl.h:127]   --->   Operation 3620 'bitselect' 'tmp_233' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3621 [1/1] (0.00ns)   --->   "%ea_15 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %a_bits_assign_15_load, i32 7, i32 14" [./bf16_accl.h:128]   --->   Operation 3621 'partselect' 'ea_15' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3622 [1/1] (0.00ns)   --->   "%zext_ln129_30 = zext i7 %ma_15" [./bf16_accl.h:129]   --->   Operation 3622 'zext' 'zext_ln129_30' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3623 [1/1] (0.84ns)   --->   "%icmp_ln134_15 = icmp_eq  i8 %ea_15, i8 255" [./bf16_accl.h:134]   --->   Operation 3623 'icmp' 'icmp_ln134_15' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3624 [1/1] (0.81ns)   --->   "%icmp_ln135_15 = icmp_eq  i7 %ma_15, i7 0" [./bf16_accl.h:135]   --->   Operation 3624 'icmp' 'icmp_ln135_15' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3625 [1/1] (0.84ns)   --->   "%icmp_ln142_15 = icmp_eq  i8 %eb_15, i8 255" [./bf16_accl.h:142]   --->   Operation 3625 'icmp' 'icmp_ln142_15' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3626 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144_15)   --->   "%trunc_ln144_14 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %a_bits_assign_15_load, i32 7, i32 13" [./bf16_accl.h:144]   --->   Operation 3626 'partselect' 'trunc_ln144_14' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3627 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144_15)   --->   "%or_ln144_45 = or i7 %trunc_ln144_14, i7 %ma_15" [./bf16_accl.h:144]   --->   Operation 3627 'or' 'or_ln144_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3628 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144_15)   --->   "%tmp_235 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_assign_15_load, i32 14" [./bf16_accl.h:144]   --->   Operation 3628 'bitselect' 'tmp_235' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3629 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144_15)   --->   "%or_ln144_14 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_235, i7 %or_ln144_45" [./bf16_accl.h:144]   --->   Operation 3629 'bitconcatenate' 'or_ln144_14' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3630 [1/1] (0.84ns) (out node of the LUT)   --->   "%icmp_ln144_15 = icmp_eq  i8 %or_ln144_14, i8 0" [./bf16_accl.h:144]   --->   Operation 3630 'icmp' 'icmp_ln144_15' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3631 [1/1] (0.28ns)   --->   "%or_ln142_15 = or i1 %icmp_ln142_15, i1 %icmp_ln144_15" [./bf16_accl.h:142]   --->   Operation 3631 'or' 'or_ln142_15' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3632 [1/1] (0.00ns) (grouped into LUT with out node select_ln138_15)   --->   "%xor_ln138_15 = xor i1 %tmp_233, i1 %tmp_234" [./bf16_accl.h:138]   --->   Operation 3632 'xor' 'xor_ln138_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3633 [1/1] (0.00ns) (grouped into LUT with out node select_ln138_15)   --->   "%and_ln138_30 = and i1 %icmp_ln138_15, i1 %xor_ln138_15" [./bf16_accl.h:138]   --->   Operation 3633 'and' 'and_ln138_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3634 [1/1] (0.00ns) (grouped into LUT with out node select_ln138_15)   --->   "%and_ln138_31 = and i1 %and_ln138_30, i1 %icmp_ln142_15" [./bf16_accl.h:138]   --->   Operation 3634 'and' 'and_ln138_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3635 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln138_15 = select i1 %and_ln138_31, i16 32641, i16 %a_bits_assign_15_load" [./bf16_accl.h:138]   --->   Operation 3635 'select' 'select_ln138_15' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3636 [1/1] (0.84ns)   --->   "%icmp_ln158_30 = icmp_ne  i8 %ea_15, i8 0" [./bf16_accl.h:158]   --->   Operation 3636 'icmp' 'icmp_ln158_30' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3637 [1/1] (0.00ns)   --->   "%or_ln158_29 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %ma_15" [./bf16_accl.h:158]   --->   Operation 3637 'bitconcatenate' 'or_ln158_29' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3638 [1/1] (0.39ns)   --->   "%select_ln158_30 = select i1 %icmp_ln158_30, i8 %or_ln158_29, i8 %zext_ln129_30" [./bf16_accl.h:158]   --->   Operation 3638 'select' 'select_ln158_30' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3639 [1/1] (0.00ns)   --->   "%A_30 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln158_30, i8 0" [./bf16_accl.h:159]   --->   Operation 3639 'bitconcatenate' 'A_30' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3640 [1/1] (0.00ns)   --->   "%B_30 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln158_31, i8 0" [./bf16_accl.h:159]   --->   Operation 3640 'bitconcatenate' 'B_30' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3641 [1/1] (0.84ns)   --->   "%icmp_ln162_15 = icmp_eq  i8 %ea_15, i8 0" [./bf16_accl.h:162]   --->   Operation 3641 'icmp' 'icmp_ln162_15' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3642 [1/1] (0.39ns)   --->   "%ea1_15 = select i1 %icmp_ln162_15, i8 1, i8 %ea_15" [./bf16_accl.h:162]   --->   Operation 3642 'select' 'ea1_15' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3643 [1/1] (0.84ns)   --->   "%icmp_ln166_15 = icmp_ult  i8 %ea1_15, i8 %eb1_15" [./bf16_accl.h:166]   --->   Operation 3643 'icmp' 'icmp_ln166_15' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3644 [1/1] (0.28ns)   --->   "%xor_ln166_15 = xor i1 %icmp_ln166_15, i1 1" [./bf16_accl.h:166]   --->   Operation 3644 'xor' 'xor_ln166_15' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3645 [1/1] (0.00ns) (grouped into LUT with out node maxe_136)   --->   "%maxe_135 = select i1 %xor_ln166_15, i8 %ea_15, i8 %eb_15" [./bf16_accl.h:166]   --->   Operation 3645 'select' 'maxe_135' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3646 [1/1] (0.00ns)   --->   "%zext_ln167_30 = zext i8 %ea1_15" [./bf16_accl.h:167]   --->   Operation 3646 'zext' 'zext_ln167_30' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3647 [1/1] (0.00ns)   --->   "%zext_ln167_31 = zext i8 %eb1_15" [./bf16_accl.h:167]   --->   Operation 3647 'zext' 'zext_ln167_31' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3648 [1/1] (0.76ns)   --->   "%sub_ln167_30 = sub i9 %zext_ln167_30, i9 %zext_ln167_31" [./bf16_accl.h:167]   --->   Operation 3648 'sub' 'sub_ln167_30' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3649 [1/1] (0.76ns)   --->   "%sub_ln167_31 = sub i9 %zext_ln167_31, i9 %zext_ln167_30" [./bf16_accl.h:167]   --->   Operation 3649 'sub' 'sub_ln167_31' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3650 [1/1] (0.39ns)   --->   "%diff_15 = select i1 %xor_ln166_15, i9 %sub_ln167_30, i9 %sub_ln167_31" [./bf16_accl.h:167]   --->   Operation 3650 'select' 'diff_15' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3651 [1/1] (0.00ns)   --->   "%sext_ln167_15 = sext i9 %diff_15" [./bf16_accl.h:167]   --->   Operation 3651 'sext' 'sext_ln167_15' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3652 [1/1] (0.88ns)   --->   "%icmp_ln172_15 = icmp_sgt  i9 %diff_15, i9 11" [./bf16_accl.h:172]   --->   Operation 3652 'icmp' 'icmp_ln172_15' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3653 [1/1] (0.00ns) (grouped into LUT with out node select_ln172_15)   --->   "%select_ln174_15 = select i1 %xor_ln166_15, i16 %a_bits_assign_15_load, i16 %e_b_15" [./bf16_accl.h:174]   --->   Operation 3653 'select' 'select_ln174_15' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3654 [1/1] (0.84ns)   --->   "%icmp_ln178_15 = icmp_ult  i8 %ea1_15, i8 %eb1_15" [./bf16_accl.h:178]   --->   Operation 3654 'icmp' 'icmp_ln178_15' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3655 [1/1] (0.39ns) (out node of the LUT)   --->   "%maxe_136 = select i1 %icmp_ln178_15, i8 %eb_15, i8 %maxe_135" [./bf16_accl.h:178]   --->   Operation 3655 'select' 'maxe_136' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3656 [1/1] (0.00ns)   --->   "%zext_ln178_45 = zext i8 %maxe_136" [./bf16_accl.h:178]   --->   Operation 3656 'zext' 'zext_ln178_45' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3657 [1/1] (0.35ns)   --->   "%B_31 = select i1 %icmp_ln178_15, i16 %A_30, i16 %B_30" [./bf16_accl.h:178]   --->   Operation 3657 'select' 'B_31' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3658 [1/1] (0.35ns)   --->   "%A_31 = select i1 %icmp_ln178_15, i16 %B_30, i16 %A_30" [./bf16_accl.h:178]   --->   Operation 3658 'select' 'A_31' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3659 [1/1] (0.00ns)   --->   "%zext_ln178_47 = zext i16 %A_31" [./bf16_accl.h:178]   --->   Operation 3659 'zext' 'zext_ln178_47' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3660 [1/1] (0.17ns)   --->   "%sb_15 = select i1 %icmp_ln178_15, i1 %tmp_233, i1 %tmp_234" [./bf16_accl.h:178]   --->   Operation 3660 'select' 'sb_15' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3661 [1/1] (0.17ns)   --->   "%sa_15 = select i1 %icmp_ln178_15, i1 %tmp_234, i1 %tmp_233" [./bf16_accl.h:178]   --->   Operation 3661 'select' 'sa_15' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3662 [1/1] (0.00ns)   --->   "%tmp_237 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %diff_15, i32 1, i32 8" [./bf16_accl.h:182]   --->   Operation 3662 'partselect' 'tmp_237' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3663 [1/1] (0.84ns)   --->   "%icmp_ln182_15 = icmp_slt  i8 %tmp_237, i8 1" [./bf16_accl.h:182]   --->   Operation 3663 'icmp' 'icmp_ln182_15' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3664 [1/1] (0.88ns)   --->   "%icmp_ln184_15 = icmp_eq  i9 %diff_15, i9 0" [./bf16_accl.h:184]   --->   Operation 3664 'icmp' 'icmp_ln184_15' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3665 [1/1] (0.00ns) (grouped into LUT with out node B_aln_47)   --->   "%lshr_ln184_14 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %B_31, i32 1, i32 15" [./bf16_accl.h:184]   --->   Operation 3665 'partselect' 'lshr_ln184_14' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3666 [1/1] (0.00ns) (grouped into LUT with out node B_aln_47)   --->   "%zext_ln184_15 = zext i15 %lshr_ln184_14" [./bf16_accl.h:184]   --->   Operation 3666 'zext' 'zext_ln184_15' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3667 [1/1] (0.00ns) (grouped into LUT with out node B_aln_47)   --->   "%B_aln_45 = select i1 %icmp_ln184_15, i16 %B_31, i16 %zext_ln184_15" [./bf16_accl.h:184]   --->   Operation 3667 'select' 'B_aln_45' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3668 [1/1] (0.00ns) (grouped into LUT with out node add_ln191_15)   --->   "%shl_ln191_15 = shl i32 1, i32 %sext_ln167_15" [./bf16_accl.h:191]   --->   Operation 3668 'shl' 'shl_ln191_15' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3669 [1/1] (0.00ns) (grouped into LUT with out node add_ln191_15)   --->   "%trunc_ln191_15 = trunc i32 %shl_ln191_15" [./bf16_accl.h:191]   --->   Operation 3669 'trunc' 'trunc_ln191_15' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3670 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln191_15 = add i16 %trunc_ln191_15, i16 65535" [./bf16_accl.h:191]   --->   Operation 3670 'add' 'add_ln191_15' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3671 [1/1] (0.00ns) (grouped into LUT with out node sticky_30)   --->   "%lost_15 = and i16 %add_ln191_15, i16 %B_31" [./bf16_accl.h:191]   --->   Operation 3671 'and' 'lost_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3672 [1/1] (1.10ns) (out node of the LUT)   --->   "%sticky_30 = icmp_ne  i16 %lost_15, i16 0" [./bf16_accl.h:192]   --->   Operation 3672 'icmp' 'sticky_30' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3673 [1/1] (0.00ns) (grouped into LUT with out node B_aln_47)   --->   "%sext_ln167_15cast = trunc i32 %sext_ln167_15" [./bf16_accl.h:193]   --->   Operation 3673 'trunc' 'sext_ln167_15cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3674 [1/1] (0.00ns) (grouped into LUT with out node B_aln_47)   --->   "%B_aln_46 = lshr i16 %B_31, i16 %sext_ln167_15cast" [./bf16_accl.h:193]   --->   Operation 3674 'lshr' 'B_aln_46' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3675 [1/1] (0.90ns) (out node of the LUT)   --->   "%B_aln_47 = select i1 %icmp_ln182_15, i16 %B_aln_45, i16 %B_aln_46" [./bf16_accl.h:182]   --->   Operation 3675 'select' 'B_aln_47' <Predicate = true> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3676 [1/1] (0.00ns)   --->   "%zext_ln181_15 = zext i16 %B_aln_47" [./bf16_accl.h:181]   --->   Operation 3676 'zext' 'zext_ln181_15' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3677 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_15)   --->   "%xor_ln182_15 = xor i1 %icmp_ln182_15, i1 1" [./bf16_accl.h:182]   --->   Operation 3677 'xor' 'xor_ln182_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3678 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_15)   --->   "%sticky_31 = and i1 %sticky_30, i1 %xor_ln182_15" [./bf16_accl.h:182]   --->   Operation 3678 'and' 'sticky_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3679 [1/1] (0.28ns)   --->   "%xor_ln200_15 = xor i1 %sa_15, i1 %sb_15" [./bf16_accl.h:200]   --->   Operation 3679 'xor' 'xor_ln200_15' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3680 [1/1] (0.85ns)   --->   "%M_120 = add i17 %zext_ln181_15, i17 %zext_ln178_47" [./bf16_accl.h:201]   --->   Operation 3680 'add' 'M_120' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3681 [1/1] (0.00ns) (grouped into LUT with out node M_124)   --->   "%zext_ln198_30 = zext i17 %M_120" [./bf16_accl.h:198]   --->   Operation 3681 'zext' 'zext_ln198_30' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3682 [1/1] (1.10ns)   --->   "%icmp_ln203_15 = icmp_ult  i16 %A_31, i16 %B_aln_47" [./bf16_accl.h:203]   --->   Operation 3682 'icmp' 'icmp_ln203_15' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3683 [1/1] (0.28ns)   --->   "%xor_ln203_15 = xor i1 %icmp_ln203_15, i1 1" [./bf16_accl.h:203]   --->   Operation 3683 'xor' 'xor_ln203_15' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3684 [1/1] (0.85ns)   --->   "%M_121 = sub i17 %zext_ln178_47, i17 %zext_ln181_15" [./bf16_accl.h:203]   --->   Operation 3684 'sub' 'M_121' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3685 [1/1] (0.85ns)   --->   "%M_122 = sub i17 %zext_ln181_15, i17 %zext_ln178_47" [./bf16_accl.h:204]   --->   Operation 3685 'sub' 'M_122' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3686 [1/1] (0.00ns) (grouped into LUT with out node M_124)   --->   "%M_123 = select i1 %xor_ln203_15, i17 %M_121, i17 %M_122" [./bf16_accl.h:203]   --->   Operation 3686 'select' 'M_123' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3687 [1/1] (0.00ns) (grouped into LUT with out node M_124)   --->   "%sext_ln203_15 = sext i17 %M_123" [./bf16_accl.h:203]   --->   Operation 3687 'sext' 'sext_ln203_15' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3688 [1/1] (0.00ns) (grouped into LUT with out node s_65)   --->   "%s_64 = select i1 %xor_ln203_15, i1 %sa_15, i1 %sb_15" [./bf16_accl.h:203]   --->   Operation 3688 'select' 's_64' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3689 [1/1] (0.35ns) (out node of the LUT)   --->   "%M_124 = select i1 %xor_ln200_15, i18 %sext_ln203_15, i18 %zext_ln198_30" [./bf16_accl.h:200]   --->   Operation 3689 'select' 'M_124' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3690 [1/1] (0.17ns) (out node of the LUT)   --->   "%s_65 = select i1 %xor_ln200_15, i1 %s_64, i1 %sb_15" [./bf16_accl.h:200]   --->   Operation 3690 'select' 's_65' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3691 [1/1] (1.08ns)   --->   "%icmp_ln207_15 = icmp_eq  i18 %M_124, i18 0" [./bf16_accl.h:207]   --->   Operation 3691 'icmp' 'icmp_ln207_15' <Predicate = true> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3692 [1/1] (0.00ns)   --->   "%tmp_238 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %M_124, i32 16, i32 17" [./bf16_accl.h:217]   --->   Operation 3692 'partselect' 'tmp_238' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3693 [1/1] (0.44ns)   --->   "%icmp_ln217_15 = icmp_ne  i2 %tmp_238, i2 0" [./bf16_accl.h:217]   --->   Operation 3693 'icmp' 'icmp_ln217_15' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3694 [1/1] (0.00ns)   --->   "%trunc_ln217_14 = partselect i17 @_ssdm_op_PartSelect.i17.i18.i32.i32, i18 %M_124, i32 1, i32 17" [./bf16_accl.h:217]   --->   Operation 3694 'partselect' 'trunc_ln217_14' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3695 [1/1] (0.00ns)   --->   "%sext_ln217_15 = sext i17 %trunc_ln217_14" [./bf16_accl.h:217]   --->   Operation 3695 'sext' 'sext_ln217_15' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3696 [1/1] (0.76ns)   --->   "%maxe_137 = add i9 %zext_ln178_45, i9 1" [./bf16_accl.h:217]   --->   Operation 3696 'add' 'maxe_137' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3697 [1/1] (0.39ns)   --->   "%maxe_138 = select i1 %icmp_ln217_15, i9 %maxe_137, i9 %zext_ln178_45" [./bf16_accl.h:217]   --->   Operation 3697 'select' 'maxe_138' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3698 [1/1] (0.00ns)   --->   "%zext_ln217_15 = zext i9 %maxe_138" [./bf16_accl.h:217]   --->   Operation 3698 'zext' 'zext_ln217_15' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3699 [1/1] (0.36ns)   --->   "%M_125 = select i1 %icmp_ln217_15, i18 %sext_ln217_15, i18 %M_124" [./bf16_accl.h:217]   --->   Operation 3699 'select' 'M_125' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3700 [1/1] (0.00ns)   --->   "%sext_ln198_15 = sext i18 %M_125" [./bf16_accl.h:198]   --->   Operation 3700 'sext' 'sext_ln198_15' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3701 [1/1] (0.00ns)   --->   "%zext_ln198_31 = zext i31 %sext_ln198_15" [./bf16_accl.h:198]   --->   Operation 3701 'zext' 'zext_ln198_31' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3702 [1/1] (0.00ns) (grouped into LUT with out node M_127)   --->   "%trunc_ln198_30 = trunc i18 %M_125" [./bf16_accl.h:198]   --->   Operation 3702 'trunc' 'trunc_ln198_30' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3703 [1/1] (0.00ns)   --->   "%tmp_239 = partselect i3 @_ssdm_op_PartSelect.i3.i18.i32.i32, i18 %M_125, i32 15, i32 17" [./bf16_accl.h:220]   --->   Operation 3703 'partselect' 'tmp_239' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3704 [1/1] (0.58ns)   --->   "%icmp_ln220_30 = icmp_eq  i3 %tmp_239, i3 0" [./bf16_accl.h:220]   --->   Operation 3704 'icmp' 'icmp_ln220_30' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3705 [1/1] (0.88ns)   --->   "%icmp_ln220_31 = icmp_eq  i9 %maxe_138, i9 0" [./bf16_accl.h:220]   --->   Operation 3705 'icmp' 'icmp_ln220_31' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3706 [1/1] (0.00ns)   --->   "%tmp_76 = ctlz i32 @llvm.ctlz.i32, i32 %zext_ln198_31, i1 1" [./bf16_accl.h:20]   --->   Operation 3706 'ctlz' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3707 [1/1] (1.01ns)   --->   "%lz_30 = add i32 %tmp_76, i32 4294967280" [./bf16_accl.h:221]   --->   Operation 3707 'add' 'lz_30' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3708 [1/1] (0.99ns)   --->   "%icmp_ln222_15 = icmp_sgt  i32 %lz_30, i32 0" [./bf16_accl.h:222]   --->   Operation 3708 'icmp' 'icmp_ln222_15' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3709 [1/1] (0.00ns)   --->   "%zext_ln223_15 = zext i9 %maxe_138" [./bf16_accl.h:223]   --->   Operation 3709 'zext' 'zext_ln223_15' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3710 [1/1] (0.99ns)   --->   "%icmp_ln223_15 = icmp_slt  i32 %lz_30, i32 %zext_ln223_15" [./bf16_accl.h:223]   --->   Operation 3710 'icmp' 'icmp_ln223_15' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3711 [1/1] (0.00ns) (grouped into LUT with out node lz_31)   --->   "%xor_ln223_15 = xor i1 %icmp_ln223_15, i1 1" [./bf16_accl.h:223]   --->   Operation 3711 'xor' 'xor_ln223_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3712 [1/1] (0.44ns) (out node of the LUT)   --->   "%lz_31 = select i1 %xor_ln223_15, i32 %zext_ln223_15, i32 %lz_30" [./bf16_accl.h:223]   --->   Operation 3712 'select' 'lz_31' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3713 [1/1] (0.00ns) (grouped into LUT with out node M_127)   --->   "%M_126 = shl i32 %zext_ln198_31, i32 %lz_31" [./bf16_accl.h:224]   --->   Operation 3713 'shl' 'M_126' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3714 [1/1] (0.00ns) (grouped into LUT with out node M_127)   --->   "%trunc_ln198_31 = trunc i32 %M_126" [./bf16_accl.h:198]   --->   Operation 3714 'trunc' 'trunc_ln198_31' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3715 [1/1] (0.00ns)   --->   "%trunc_ln225_15 = trunc i32 %lz_31" [./bf16_accl.h:225]   --->   Operation 3715 'trunc' 'trunc_ln225_15' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3716 [1/1] (0.85ns)   --->   "%maxe_139 = sub i16 %zext_ln217_15, i16 %trunc_ln225_15" [./bf16_accl.h:225]   --->   Operation 3716 'sub' 'maxe_139' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3717 [1/1] (0.00ns) (grouped into LUT with out node and_ln222_31)   --->   "%xor_ln220_15 = xor i1 %icmp_ln220_31, i1 1" [./bf16_accl.h:220]   --->   Operation 3717 'xor' 'xor_ln220_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3718 [1/1] (0.00ns) (grouped into LUT with out node and_ln222_31)   --->   "%and_ln222_30 = and i1 %icmp_ln222_15, i1 %xor_ln220_15" [./bf16_accl.h:222]   --->   Operation 3718 'and' 'and_ln222_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3719 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln222_31 = and i1 %and_ln222_30, i1 %icmp_ln220_30" [./bf16_accl.h:222]   --->   Operation 3719 'and' 'and_ln222_31' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3720 [1/1] (0.00ns) (grouped into LUT with out node maxe_141)   --->   "%maxe_140 = select i1 %and_ln222_31, i16 %maxe_139, i16 %zext_ln217_15" [./bf16_accl.h:222]   --->   Operation 3720 'select' 'maxe_140' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3721 [1/1] (0.00ns) (grouped into LUT with out node maxe_141)   --->   "%and_ln220_15 = and i1 %icmp_ln220_30, i1 %icmp_ln220_31" [./bf16_accl.h:220]   --->   Operation 3721 'and' 'and_ln220_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3722 [1/1] (0.35ns) (out node of the LUT)   --->   "%maxe_141 = select i1 %and_ln220_15, i16 0, i16 %maxe_140" [./bf16_accl.h:220]   --->   Operation 3722 'select' 'maxe_141' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3723 [1/1] (1.38ns) (out node of the LUT)   --->   "%M_127 = select i1 %and_ln222_31, i16 %trunc_ln198_31, i16 %trunc_ln198_30" [./bf16_accl.h:222]   --->   Operation 3723 'select' 'M_127' <Predicate = true> <Delay = 1.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3724 [1/1] (0.00ns) (grouped into LUT with out node round_up_48)   --->   "%round_up_46 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_127, i32 8" [./bf16_accl.h:230]   --->   Operation 3724 'bitselect' 'round_up_46' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3725 [1/1] (0.00ns)   --->   "%frac_keep_15 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %M_127, i32 8, i32 15" [./bf16_accl.h:230]   --->   Operation 3725 'partselect' 'frac_keep_15' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3726 [1/1] (0.00ns)   --->   "%trunc_ln231_14 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %M_127, i32 8, i32 14" [./bf16_accl.h:231]   --->   Operation 3726 'partselect' 'trunc_ln231_14' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3727 [1/1] (0.00ns)   --->   "%zext_ln231_15 = zext i8 %frac_keep_15" [./bf16_accl.h:231]   --->   Operation 3727 'zext' 'zext_ln231_15' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3728 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_15)   --->   "%tmp_130 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %sticky_31" [./bf16_accl.h:240]   --->   Operation 3728 'bitconcatenate' 'tmp_130' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3729 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_15)   --->   "%trunc_ln240_15 = trunc i16 %M_127" [./bf16_accl.h:240]   --->   Operation 3729 'trunc' 'trunc_ln240_15' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3730 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_15)   --->   "%or_ln240_60 = or i2 %trunc_ln240_15, i2 %tmp_130" [./bf16_accl.h:240]   --->   Operation 3730 'or' 'or_ln240_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3731 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_15)   --->   "%tmp_241 = partselect i5 @_ssdm_op_PartSelect.i5.i16.i32.i32, i16 %M_127, i32 2, i32 6" [./bf16_accl.h:240]   --->   Operation 3731 'partselect' 'tmp_241' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3732 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_15)   --->   "%or_ln240_14 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %tmp_241, i2 %or_ln240_60" [./bf16_accl.h:240]   --->   Operation 3732 'bitconcatenate' 'or_ln240_14' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3733 [1/1] (0.81ns) (out node of the LUT)   --->   "%icmp_ln240_15 = icmp_ne  i7 %or_ln240_14, i7 0" [./bf16_accl.h:240]   --->   Operation 3733 'icmp' 'icmp_ln240_15' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3734 [1/1] (0.00ns) (grouped into LUT with out node round_up_48)   --->   "%round_up_47 = or i1 %icmp_ln240_15, i1 %round_up_46" [./bf16_accl.h:240]   --->   Operation 3734 'or' 'round_up_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3735 [1/1] (0.00ns) (grouped into LUT with out node round_up_48)   --->   "%tmp_242 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_127, i32 7" [./bf16_accl.h:244]   --->   Operation 3735 'bitselect' 'tmp_242' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3736 [1/1] (0.28ns) (out node of the LUT)   --->   "%round_up_48 = and i1 %round_up_47, i1 %tmp_242" [./bf16_accl.h:244]   --->   Operation 3736 'and' 'round_up_48' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3737 [1/1] (0.00ns)   --->   "%zext_ln238_15 = zext i1 %round_up_48" [./bf16_accl.h:238]   --->   Operation 3737 'zext' 'zext_ln238_15' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3738 [1/1] (0.00ns)   --->   "%zext_ln244_30 = zext i1 %round_up_48" [./bf16_accl.h:244]   --->   Operation 3738 'zext' 'zext_ln244_30' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3739 [1/1] (0.00ns)   --->   "%zext_ln244_31 = zext i1 %round_up_48" [./bf16_accl.h:244]   --->   Operation 3739 'zext' 'zext_ln244_31' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3740 [1/1] (0.76ns)   --->   "%rounded_15 = add i9 %zext_ln238_15, i9 %zext_ln231_15" [./bf16_accl.h:244]   --->   Operation 3740 'add' 'rounded_15' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3741 [1/1] (0.76ns)   --->   "%add_ln244_16 = add i8 %zext_ln244_31, i8 %frac_keep_15" [./bf16_accl.h:244]   --->   Operation 3741 'add' 'add_ln244_16' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3742 [1/1] (0.00ns)   --->   "%tmp_243 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %rounded_15, i32 8" [./bf16_accl.h:247]   --->   Operation 3742 'bitselect' 'tmp_243' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3743 [1/1] (0.85ns)   --->   "%maxe_142 = add i16 %maxe_141, i16 1" [./bf16_accl.h:247]   --->   Operation 3743 'add' 'maxe_142' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3744 [1/1] (0.35ns)   --->   "%maxe_143 = select i1 %tmp_243, i16 %maxe_142, i16 %maxe_141" [./bf16_accl.h:247]   --->   Operation 3744 'select' 'maxe_143' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3745 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_31)   --->   "%trunc_ln247_14 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %add_ln244_16, i32 1, i32 7" [./bf16_accl.h:247]   --->   Operation 3745 'partselect' 'trunc_ln247_14' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3746 [1/1] (0.77ns)   --->   "%add_ln247_30 = add i7 %zext_ln244_30, i7 %trunc_ln231_14" [./bf16_accl.h:247]   --->   Operation 3746 'add' 'add_ln247_30' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3747 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_31)   --->   "%m7_15 = select i1 %tmp_243, i7 %trunc_ln247_14, i7 %add_ln247_30" [./bf16_accl.h:247]   --->   Operation 3747 'select' 'm7_15' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3748 [1/1] (1.10ns)   --->   "%icmp_ln250_15 = icmp_ugt  i16 %maxe_143, i16 254" [./bf16_accl.h:250]   --->   Operation 3748 'icmp' 'icmp_ln250_15' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3749 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_15)   --->   "%shl_ln23_28 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i15, i1 %s_65, i15 0" [./bf16_accl.h:23]   --->   Operation 3749 'bitconcatenate' 'shl_ln23_28' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3750 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_15)   --->   "%or_ln23_30 = or i16 %shl_ln23_28, i16 32640" [./bf16_accl.h:23]   --->   Operation 3750 'or' 'or_ln23_30' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3751 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_31)   --->   "%shl_ln23_29 = shl i16 %maxe_143, i16 7" [./bf16_accl.h:23]   --->   Operation 3751 'shl' 'shl_ln23_29' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3752 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_31)   --->   "%tmp147 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i8.i7, i1 %s_65, i8 0, i7 %m7_15" [./bf16_accl.h:23]   --->   Operation 3752 'bitconcatenate' 'tmp147' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3753 [1/1] (0.36ns) (out node of the LUT)   --->   "%or_ln23_31 = or i16 %tmp147, i16 %shl_ln23_29" [./bf16_accl.h:23]   --->   Operation 3753 'or' 'or_ln23_31' <Predicate = true> <Delay = 0.36> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3754 [1/1] (0.28ns)   --->   "%or_ln142_47 = or i1 %icmp_ln134_15, i1 %or_ln142_15" [./bf16_accl.h:142]   --->   Operation 3754 'or' 'or_ln142_47' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3755 [1/1] (0.28ns)   --->   "%or_ln145_76 = or i1 %or_ln142_47, i1 %icmp_ln145_15" [./bf16_accl.h:145]   --->   Operation 3755 'or' 'or_ln145_76' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3756 [1/1] (0.00ns) (grouped into LUT with out node select_ln172_15)   --->   "%xor_ln145_15 = xor i1 %or_ln145_76, i1 1" [./bf16_accl.h:145]   --->   Operation 3756 'xor' 'xor_ln145_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3757 [1/1] (0.00ns) (grouped into LUT with out node select_ln172_15)   --->   "%and_ln172_15 = and i1 %icmp_ln172_15, i1 %xor_ln145_15" [./bf16_accl.h:172]   --->   Operation 3757 'and' 'and_ln172_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3758 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln172_15 = select i1 %and_ln172_15, i16 %select_ln174_15, i16 %or_ln23_31" [./bf16_accl.h:172]   --->   Operation 3758 'select' 'select_ln172_15' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3759 [1/1] (0.28ns)   --->   "%or_ln172_15 = or i1 %or_ln145_76, i1 %icmp_ln172_15" [./bf16_accl.h:172]   --->   Operation 3759 'or' 'or_ln172_15' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3760 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_15)   --->   "%or_ln207_15 = or i1 %or_ln172_15, i1 %icmp_ln207_15" [./bf16_accl.h:207]   --->   Operation 3760 'or' 'or_ln207_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3761 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_15)   --->   "%xor_ln207_15 = xor i1 %or_ln207_15, i1 1" [./bf16_accl.h:207]   --->   Operation 3761 'xor' 'xor_ln207_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3762 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_15)   --->   "%and_ln250_15 = and i1 %icmp_ln250_15, i1 %xor_ln207_15" [./bf16_accl.h:250]   --->   Operation 3762 'and' 'and_ln250_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3763 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln250_15 = select i1 %and_ln250_15, i16 %or_ln23_30, i16 %select_ln172_15" [./bf16_accl.h:250]   --->   Operation 3763 'select' 'select_ln250_15' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3764 [1/1] (0.00ns) (grouped into LUT with out node select_ln135_15)   --->   "%and_ln135_30 = and i1 %icmp_ln134_15, i1 %icmp_ln135_15" [./bf16_accl.h:135]   --->   Operation 3764 'and' 'and_ln135_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3765 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln135_15 = select i1 %and_ln135_30, i16 %select_ln138_15, i16 %select_ln250_15" [./bf16_accl.h:135]   --->   Operation 3765 'select' 'select_ln135_15' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3766 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_15)   --->   "%xor_ln135_15 = xor i1 %icmp_ln135_15, i1 1" [./bf16_accl.h:135]   --->   Operation 3766 'xor' 'xor_ln135_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3767 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_15)   --->   "%and_ln135_31 = and i1 %icmp_ln134_15, i1 %xor_ln135_15" [./bf16_accl.h:135]   --->   Operation 3767 'and' 'and_ln135_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3768 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_15)   --->   "%xor_ln142_15 = xor i1 %or_ln142_47, i1 1" [./bf16_accl.h:142]   --->   Operation 3768 'xor' 'xor_ln142_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3769 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_15)   --->   "%and_ln145_15 = and i1 %icmp_ln145_15, i1 %xor_ln142_15" [./bf16_accl.h:145]   --->   Operation 3769 'and' 'and_ln145_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3770 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_15)   --->   "%or_ln145_77 = or i1 %and_ln135_31, i1 %and_ln145_15" [./bf16_accl.h:145]   --->   Operation 3770 'or' 'or_ln145_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3771 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln145_15 = select i1 %or_ln145_77, i16 %a_bits_assign_15_load, i16 %select_ln135_15" [./bf16_accl.h:145]   --->   Operation 3771 'select' 'select_ln145_15' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3772 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_15)   --->   "%xor_ln134_15 = xor i1 %icmp_ln134_15, i1 1" [./bf16_accl.h:134]   --->   Operation 3772 'xor' 'xor_ln134_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3773 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_15)   --->   "%and_ln142_15 = and i1 %or_ln142_15, i1 %xor_ln134_15" [./bf16_accl.h:142]   --->   Operation 3773 'and' 'and_ln142_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3774 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_15)   --->   "%select_ln142_15 = select i1 %and_ln142_15, i16 %e_b_15, i16 %select_ln145_15" [./bf16_accl.h:142]   --->   Operation 3774 'select' 'select_ln142_15' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3775 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_15)   --->   "%xor_ln172_15 = xor i1 %or_ln172_15, i1 1" [./bf16_accl.h:172]   --->   Operation 3775 'xor' 'xor_ln172_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3776 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_15)   --->   "%and_ln207_15 = and i1 %icmp_ln207_15, i1 %xor_ln172_15" [./bf16_accl.h:207]   --->   Operation 3776 'and' 'and_ln207_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3777 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln207_15 = select i1 %and_ln207_15, i16 0, i16 %select_ln142_15" [./bf16_accl.h:207]   --->   Operation 3777 'select' 'select_ln207_15' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3778 [1/1] (0.00ns)   --->   "%tmp_244 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_assign_16_load, i32 15" [./bf16_accl.h:127]   --->   Operation 3778 'bitselect' 'tmp_244' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3779 [1/1] (0.00ns)   --->   "%ea_16 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %a_bits_assign_16_load, i32 7, i32 14" [./bf16_accl.h:128]   --->   Operation 3779 'partselect' 'ea_16' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3780 [1/1] (0.00ns)   --->   "%zext_ln129_32 = zext i7 %ma_16" [./bf16_accl.h:129]   --->   Operation 3780 'zext' 'zext_ln129_32' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3781 [1/1] (0.84ns)   --->   "%icmp_ln134_16 = icmp_eq  i8 %ea_16, i8 255" [./bf16_accl.h:134]   --->   Operation 3781 'icmp' 'icmp_ln134_16' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3782 [1/1] (0.81ns)   --->   "%icmp_ln135_16 = icmp_eq  i7 %ma_16, i7 0" [./bf16_accl.h:135]   --->   Operation 3782 'icmp' 'icmp_ln135_16' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3783 [1/1] (0.84ns)   --->   "%icmp_ln142_16 = icmp_eq  i8 %eb_16, i8 255" [./bf16_accl.h:142]   --->   Operation 3783 'icmp' 'icmp_ln142_16' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3784 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144_16)   --->   "%trunc_ln144_15 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %a_bits_assign_16_load, i32 7, i32 13" [./bf16_accl.h:144]   --->   Operation 3784 'partselect' 'trunc_ln144_15' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3785 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144_16)   --->   "%or_ln144_46 = or i7 %trunc_ln144_15, i7 %ma_16" [./bf16_accl.h:144]   --->   Operation 3785 'or' 'or_ln144_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3786 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144_16)   --->   "%tmp_246 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_assign_16_load, i32 14" [./bf16_accl.h:144]   --->   Operation 3786 'bitselect' 'tmp_246' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3787 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144_16)   --->   "%or_ln144_15 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_246, i7 %or_ln144_46" [./bf16_accl.h:144]   --->   Operation 3787 'bitconcatenate' 'or_ln144_15' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3788 [1/1] (0.84ns) (out node of the LUT)   --->   "%icmp_ln144_16 = icmp_eq  i8 %or_ln144_15, i8 0" [./bf16_accl.h:144]   --->   Operation 3788 'icmp' 'icmp_ln144_16' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3789 [1/1] (0.28ns)   --->   "%or_ln142_16 = or i1 %icmp_ln142_16, i1 %icmp_ln144_16" [./bf16_accl.h:142]   --->   Operation 3789 'or' 'or_ln142_16' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3790 [1/1] (0.00ns) (grouped into LUT with out node select_ln138_16)   --->   "%xor_ln138_16 = xor i1 %tmp_244, i1 %tmp_245" [./bf16_accl.h:138]   --->   Operation 3790 'xor' 'xor_ln138_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3791 [1/1] (0.00ns) (grouped into LUT with out node select_ln138_16)   --->   "%and_ln138_32 = and i1 %icmp_ln138_16, i1 %xor_ln138_16" [./bf16_accl.h:138]   --->   Operation 3791 'and' 'and_ln138_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3792 [1/1] (0.00ns) (grouped into LUT with out node select_ln138_16)   --->   "%and_ln138_33 = and i1 %and_ln138_32, i1 %icmp_ln142_16" [./bf16_accl.h:138]   --->   Operation 3792 'and' 'and_ln138_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3793 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln138_16 = select i1 %and_ln138_33, i16 32641, i16 %a_bits_assign_16_load" [./bf16_accl.h:138]   --->   Operation 3793 'select' 'select_ln138_16' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3794 [1/1] (0.84ns)   --->   "%icmp_ln158_32 = icmp_ne  i8 %ea_16, i8 0" [./bf16_accl.h:158]   --->   Operation 3794 'icmp' 'icmp_ln158_32' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3795 [1/1] (0.00ns)   --->   "%or_ln158_31 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %ma_16" [./bf16_accl.h:158]   --->   Operation 3795 'bitconcatenate' 'or_ln158_31' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3796 [1/1] (0.39ns)   --->   "%select_ln158_32 = select i1 %icmp_ln158_32, i8 %or_ln158_31, i8 %zext_ln129_32" [./bf16_accl.h:158]   --->   Operation 3796 'select' 'select_ln158_32' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3797 [1/1] (0.00ns)   --->   "%A_32 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln158_32, i8 0" [./bf16_accl.h:159]   --->   Operation 3797 'bitconcatenate' 'A_32' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3798 [1/1] (0.00ns)   --->   "%B_32 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln158_33, i8 0" [./bf16_accl.h:159]   --->   Operation 3798 'bitconcatenate' 'B_32' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3799 [1/1] (0.84ns)   --->   "%icmp_ln162_16 = icmp_eq  i8 %ea_16, i8 0" [./bf16_accl.h:162]   --->   Operation 3799 'icmp' 'icmp_ln162_16' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3800 [1/1] (0.39ns)   --->   "%ea1_16 = select i1 %icmp_ln162_16, i8 1, i8 %ea_16" [./bf16_accl.h:162]   --->   Operation 3800 'select' 'ea1_16' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3801 [1/1] (0.84ns)   --->   "%icmp_ln166_16 = icmp_ult  i8 %ea1_16, i8 %eb1_16" [./bf16_accl.h:166]   --->   Operation 3801 'icmp' 'icmp_ln166_16' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3802 [1/1] (0.28ns)   --->   "%xor_ln166_16 = xor i1 %icmp_ln166_16, i1 1" [./bf16_accl.h:166]   --->   Operation 3802 'xor' 'xor_ln166_16' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3803 [1/1] (0.00ns) (grouped into LUT with out node maxe_145)   --->   "%maxe_144 = select i1 %xor_ln166_16, i8 %ea_16, i8 %eb_16" [./bf16_accl.h:166]   --->   Operation 3803 'select' 'maxe_144' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3804 [1/1] (0.00ns)   --->   "%zext_ln167_32 = zext i8 %ea1_16" [./bf16_accl.h:167]   --->   Operation 3804 'zext' 'zext_ln167_32' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3805 [1/1] (0.00ns)   --->   "%zext_ln167_33 = zext i8 %eb1_16" [./bf16_accl.h:167]   --->   Operation 3805 'zext' 'zext_ln167_33' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3806 [1/1] (0.76ns)   --->   "%sub_ln167_32 = sub i9 %zext_ln167_32, i9 %zext_ln167_33" [./bf16_accl.h:167]   --->   Operation 3806 'sub' 'sub_ln167_32' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3807 [1/1] (0.76ns)   --->   "%sub_ln167_33 = sub i9 %zext_ln167_33, i9 %zext_ln167_32" [./bf16_accl.h:167]   --->   Operation 3807 'sub' 'sub_ln167_33' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3808 [1/1] (0.39ns)   --->   "%diff_16 = select i1 %xor_ln166_16, i9 %sub_ln167_32, i9 %sub_ln167_33" [./bf16_accl.h:167]   --->   Operation 3808 'select' 'diff_16' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3809 [1/1] (0.00ns)   --->   "%sext_ln167_16 = sext i9 %diff_16" [./bf16_accl.h:167]   --->   Operation 3809 'sext' 'sext_ln167_16' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3810 [1/1] (0.88ns)   --->   "%icmp_ln172_16 = icmp_sgt  i9 %diff_16, i9 11" [./bf16_accl.h:172]   --->   Operation 3810 'icmp' 'icmp_ln172_16' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3811 [1/1] (0.00ns) (grouped into LUT with out node select_ln172_16)   --->   "%select_ln174_16 = select i1 %xor_ln166_16, i16 %a_bits_assign_16_load, i16 %e_b_16" [./bf16_accl.h:174]   --->   Operation 3811 'select' 'select_ln174_16' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3812 [1/1] (0.84ns)   --->   "%icmp_ln178_16 = icmp_ult  i8 %ea1_16, i8 %eb1_16" [./bf16_accl.h:178]   --->   Operation 3812 'icmp' 'icmp_ln178_16' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3813 [1/1] (0.39ns) (out node of the LUT)   --->   "%maxe_145 = select i1 %icmp_ln178_16, i8 %eb_16, i8 %maxe_144" [./bf16_accl.h:178]   --->   Operation 3813 'select' 'maxe_145' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3814 [1/1] (0.00ns)   --->   "%zext_ln178_48 = zext i8 %maxe_145" [./bf16_accl.h:178]   --->   Operation 3814 'zext' 'zext_ln178_48' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3815 [1/1] (0.35ns)   --->   "%B_33 = select i1 %icmp_ln178_16, i16 %A_32, i16 %B_32" [./bf16_accl.h:178]   --->   Operation 3815 'select' 'B_33' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3816 [1/1] (0.35ns)   --->   "%A_33 = select i1 %icmp_ln178_16, i16 %B_32, i16 %A_32" [./bf16_accl.h:178]   --->   Operation 3816 'select' 'A_33' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3817 [1/1] (0.00ns)   --->   "%zext_ln178_50 = zext i16 %A_33" [./bf16_accl.h:178]   --->   Operation 3817 'zext' 'zext_ln178_50' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3818 [1/1] (0.17ns)   --->   "%sb_16 = select i1 %icmp_ln178_16, i1 %tmp_244, i1 %tmp_245" [./bf16_accl.h:178]   --->   Operation 3818 'select' 'sb_16' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3819 [1/1] (0.17ns)   --->   "%sa_16 = select i1 %icmp_ln178_16, i1 %tmp_245, i1 %tmp_244" [./bf16_accl.h:178]   --->   Operation 3819 'select' 'sa_16' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3820 [1/1] (0.00ns)   --->   "%tmp_248 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %diff_16, i32 1, i32 8" [./bf16_accl.h:182]   --->   Operation 3820 'partselect' 'tmp_248' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3821 [1/1] (0.84ns)   --->   "%icmp_ln182_16 = icmp_slt  i8 %tmp_248, i8 1" [./bf16_accl.h:182]   --->   Operation 3821 'icmp' 'icmp_ln182_16' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3822 [1/1] (0.88ns)   --->   "%icmp_ln184_16 = icmp_eq  i9 %diff_16, i9 0" [./bf16_accl.h:184]   --->   Operation 3822 'icmp' 'icmp_ln184_16' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3823 [1/1] (0.00ns) (grouped into LUT with out node B_aln_50)   --->   "%lshr_ln184_15 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %B_33, i32 1, i32 15" [./bf16_accl.h:184]   --->   Operation 3823 'partselect' 'lshr_ln184_15' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3824 [1/1] (0.00ns) (grouped into LUT with out node B_aln_50)   --->   "%zext_ln184_16 = zext i15 %lshr_ln184_15" [./bf16_accl.h:184]   --->   Operation 3824 'zext' 'zext_ln184_16' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3825 [1/1] (0.00ns) (grouped into LUT with out node B_aln_50)   --->   "%B_aln_48 = select i1 %icmp_ln184_16, i16 %B_33, i16 %zext_ln184_16" [./bf16_accl.h:184]   --->   Operation 3825 'select' 'B_aln_48' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3826 [1/1] (0.00ns) (grouped into LUT with out node add_ln191_16)   --->   "%shl_ln191_16 = shl i32 1, i32 %sext_ln167_16" [./bf16_accl.h:191]   --->   Operation 3826 'shl' 'shl_ln191_16' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3827 [1/1] (0.00ns) (grouped into LUT with out node add_ln191_16)   --->   "%trunc_ln191_16 = trunc i32 %shl_ln191_16" [./bf16_accl.h:191]   --->   Operation 3827 'trunc' 'trunc_ln191_16' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3828 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln191_16 = add i16 %trunc_ln191_16, i16 65535" [./bf16_accl.h:191]   --->   Operation 3828 'add' 'add_ln191_16' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3829 [1/1] (0.00ns) (grouped into LUT with out node sticky_32)   --->   "%lost_16 = and i16 %add_ln191_16, i16 %B_33" [./bf16_accl.h:191]   --->   Operation 3829 'and' 'lost_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3830 [1/1] (1.10ns) (out node of the LUT)   --->   "%sticky_32 = icmp_ne  i16 %lost_16, i16 0" [./bf16_accl.h:192]   --->   Operation 3830 'icmp' 'sticky_32' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3831 [1/1] (0.00ns) (grouped into LUT with out node B_aln_50)   --->   "%sext_ln167_16cast = trunc i32 %sext_ln167_16" [./bf16_accl.h:193]   --->   Operation 3831 'trunc' 'sext_ln167_16cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3832 [1/1] (0.00ns) (grouped into LUT with out node B_aln_50)   --->   "%B_aln_49 = lshr i16 %B_33, i16 %sext_ln167_16cast" [./bf16_accl.h:193]   --->   Operation 3832 'lshr' 'B_aln_49' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3833 [1/1] (0.90ns) (out node of the LUT)   --->   "%B_aln_50 = select i1 %icmp_ln182_16, i16 %B_aln_48, i16 %B_aln_49" [./bf16_accl.h:182]   --->   Operation 3833 'select' 'B_aln_50' <Predicate = true> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3834 [1/1] (0.00ns)   --->   "%zext_ln181_16 = zext i16 %B_aln_50" [./bf16_accl.h:181]   --->   Operation 3834 'zext' 'zext_ln181_16' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3835 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_16)   --->   "%xor_ln182_16 = xor i1 %icmp_ln182_16, i1 1" [./bf16_accl.h:182]   --->   Operation 3835 'xor' 'xor_ln182_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3836 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_16)   --->   "%sticky_33 = and i1 %sticky_32, i1 %xor_ln182_16" [./bf16_accl.h:182]   --->   Operation 3836 'and' 'sticky_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3837 [1/1] (0.28ns)   --->   "%xor_ln200_16 = xor i1 %sa_16, i1 %sb_16" [./bf16_accl.h:200]   --->   Operation 3837 'xor' 'xor_ln200_16' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3838 [1/1] (0.85ns)   --->   "%M_128 = add i17 %zext_ln181_16, i17 %zext_ln178_50" [./bf16_accl.h:201]   --->   Operation 3838 'add' 'M_128' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3839 [1/1] (0.00ns) (grouped into LUT with out node M_132)   --->   "%zext_ln198_32 = zext i17 %M_128" [./bf16_accl.h:198]   --->   Operation 3839 'zext' 'zext_ln198_32' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3840 [1/1] (1.10ns)   --->   "%icmp_ln203_16 = icmp_ult  i16 %A_33, i16 %B_aln_50" [./bf16_accl.h:203]   --->   Operation 3840 'icmp' 'icmp_ln203_16' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3841 [1/1] (0.28ns)   --->   "%xor_ln203_16 = xor i1 %icmp_ln203_16, i1 1" [./bf16_accl.h:203]   --->   Operation 3841 'xor' 'xor_ln203_16' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3842 [1/1] (0.85ns)   --->   "%M_129 = sub i17 %zext_ln178_50, i17 %zext_ln181_16" [./bf16_accl.h:203]   --->   Operation 3842 'sub' 'M_129' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3843 [1/1] (0.85ns)   --->   "%M_130 = sub i17 %zext_ln181_16, i17 %zext_ln178_50" [./bf16_accl.h:204]   --->   Operation 3843 'sub' 'M_130' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3844 [1/1] (0.00ns) (grouped into LUT with out node M_132)   --->   "%M_131 = select i1 %xor_ln203_16, i17 %M_129, i17 %M_130" [./bf16_accl.h:203]   --->   Operation 3844 'select' 'M_131' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3845 [1/1] (0.00ns) (grouped into LUT with out node M_132)   --->   "%sext_ln203_16 = sext i17 %M_131" [./bf16_accl.h:203]   --->   Operation 3845 'sext' 'sext_ln203_16' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3846 [1/1] (0.00ns) (grouped into LUT with out node s_69)   --->   "%s_68 = select i1 %xor_ln203_16, i1 %sa_16, i1 %sb_16" [./bf16_accl.h:203]   --->   Operation 3846 'select' 's_68' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3847 [1/1] (0.35ns) (out node of the LUT)   --->   "%M_132 = select i1 %xor_ln200_16, i18 %sext_ln203_16, i18 %zext_ln198_32" [./bf16_accl.h:200]   --->   Operation 3847 'select' 'M_132' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3848 [1/1] (0.17ns) (out node of the LUT)   --->   "%s_69 = select i1 %xor_ln200_16, i1 %s_68, i1 %sb_16" [./bf16_accl.h:200]   --->   Operation 3848 'select' 's_69' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3849 [1/1] (1.08ns)   --->   "%icmp_ln207_16 = icmp_eq  i18 %M_132, i18 0" [./bf16_accl.h:207]   --->   Operation 3849 'icmp' 'icmp_ln207_16' <Predicate = true> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3850 [1/1] (0.00ns)   --->   "%tmp_249 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %M_132, i32 16, i32 17" [./bf16_accl.h:217]   --->   Operation 3850 'partselect' 'tmp_249' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3851 [1/1] (0.44ns)   --->   "%icmp_ln217_16 = icmp_ne  i2 %tmp_249, i2 0" [./bf16_accl.h:217]   --->   Operation 3851 'icmp' 'icmp_ln217_16' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3852 [1/1] (0.00ns)   --->   "%trunc_ln217_15 = partselect i17 @_ssdm_op_PartSelect.i17.i18.i32.i32, i18 %M_132, i32 1, i32 17" [./bf16_accl.h:217]   --->   Operation 3852 'partselect' 'trunc_ln217_15' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3853 [1/1] (0.00ns)   --->   "%sext_ln217_16 = sext i17 %trunc_ln217_15" [./bf16_accl.h:217]   --->   Operation 3853 'sext' 'sext_ln217_16' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3854 [1/1] (0.76ns)   --->   "%maxe_146 = add i9 %zext_ln178_48, i9 1" [./bf16_accl.h:217]   --->   Operation 3854 'add' 'maxe_146' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3855 [1/1] (0.39ns)   --->   "%maxe_147 = select i1 %icmp_ln217_16, i9 %maxe_146, i9 %zext_ln178_48" [./bf16_accl.h:217]   --->   Operation 3855 'select' 'maxe_147' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3856 [1/1] (0.00ns)   --->   "%zext_ln217_16 = zext i9 %maxe_147" [./bf16_accl.h:217]   --->   Operation 3856 'zext' 'zext_ln217_16' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3857 [1/1] (0.36ns)   --->   "%M_133 = select i1 %icmp_ln217_16, i18 %sext_ln217_16, i18 %M_132" [./bf16_accl.h:217]   --->   Operation 3857 'select' 'M_133' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3858 [1/1] (0.00ns)   --->   "%sext_ln198_16 = sext i18 %M_133" [./bf16_accl.h:198]   --->   Operation 3858 'sext' 'sext_ln198_16' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3859 [1/1] (0.00ns)   --->   "%zext_ln198_33 = zext i31 %sext_ln198_16" [./bf16_accl.h:198]   --->   Operation 3859 'zext' 'zext_ln198_33' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3860 [1/1] (0.00ns) (grouped into LUT with out node M_135)   --->   "%trunc_ln198_32 = trunc i18 %M_133" [./bf16_accl.h:198]   --->   Operation 3860 'trunc' 'trunc_ln198_32' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3861 [1/1] (0.00ns)   --->   "%tmp_250 = partselect i3 @_ssdm_op_PartSelect.i3.i18.i32.i32, i18 %M_133, i32 15, i32 17" [./bf16_accl.h:220]   --->   Operation 3861 'partselect' 'tmp_250' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3862 [1/1] (0.58ns)   --->   "%icmp_ln220_32 = icmp_eq  i3 %tmp_250, i3 0" [./bf16_accl.h:220]   --->   Operation 3862 'icmp' 'icmp_ln220_32' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3863 [1/1] (0.88ns)   --->   "%icmp_ln220_33 = icmp_eq  i9 %maxe_147, i9 0" [./bf16_accl.h:220]   --->   Operation 3863 'icmp' 'icmp_ln220_33' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3864 [1/1] (0.00ns)   --->   "%tmp_77 = ctlz i32 @llvm.ctlz.i32, i32 %zext_ln198_33, i1 1" [./bf16_accl.h:20]   --->   Operation 3864 'ctlz' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3865 [1/1] (1.01ns)   --->   "%lz_32 = add i32 %tmp_77, i32 4294967280" [./bf16_accl.h:221]   --->   Operation 3865 'add' 'lz_32' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3866 [1/1] (0.99ns)   --->   "%icmp_ln222_16 = icmp_sgt  i32 %lz_32, i32 0" [./bf16_accl.h:222]   --->   Operation 3866 'icmp' 'icmp_ln222_16' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3867 [1/1] (0.00ns)   --->   "%zext_ln223_16 = zext i9 %maxe_147" [./bf16_accl.h:223]   --->   Operation 3867 'zext' 'zext_ln223_16' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3868 [1/1] (0.99ns)   --->   "%icmp_ln223_16 = icmp_slt  i32 %lz_32, i32 %zext_ln223_16" [./bf16_accl.h:223]   --->   Operation 3868 'icmp' 'icmp_ln223_16' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3869 [1/1] (0.00ns) (grouped into LUT with out node lz_33)   --->   "%xor_ln223_16 = xor i1 %icmp_ln223_16, i1 1" [./bf16_accl.h:223]   --->   Operation 3869 'xor' 'xor_ln223_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3870 [1/1] (0.44ns) (out node of the LUT)   --->   "%lz_33 = select i1 %xor_ln223_16, i32 %zext_ln223_16, i32 %lz_32" [./bf16_accl.h:223]   --->   Operation 3870 'select' 'lz_33' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3871 [1/1] (0.00ns) (grouped into LUT with out node M_135)   --->   "%M_134 = shl i32 %zext_ln198_33, i32 %lz_33" [./bf16_accl.h:224]   --->   Operation 3871 'shl' 'M_134' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3872 [1/1] (0.00ns) (grouped into LUT with out node M_135)   --->   "%trunc_ln198_33 = trunc i32 %M_134" [./bf16_accl.h:198]   --->   Operation 3872 'trunc' 'trunc_ln198_33' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3873 [1/1] (0.00ns)   --->   "%trunc_ln225_16 = trunc i32 %lz_33" [./bf16_accl.h:225]   --->   Operation 3873 'trunc' 'trunc_ln225_16' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3874 [1/1] (0.85ns)   --->   "%maxe_148 = sub i16 %zext_ln217_16, i16 %trunc_ln225_16" [./bf16_accl.h:225]   --->   Operation 3874 'sub' 'maxe_148' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3875 [1/1] (0.00ns) (grouped into LUT with out node and_ln222_33)   --->   "%xor_ln220_16 = xor i1 %icmp_ln220_33, i1 1" [./bf16_accl.h:220]   --->   Operation 3875 'xor' 'xor_ln220_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3876 [1/1] (0.00ns) (grouped into LUT with out node and_ln222_33)   --->   "%and_ln222_32 = and i1 %icmp_ln222_16, i1 %xor_ln220_16" [./bf16_accl.h:222]   --->   Operation 3876 'and' 'and_ln222_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3877 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln222_33 = and i1 %and_ln222_32, i1 %icmp_ln220_32" [./bf16_accl.h:222]   --->   Operation 3877 'and' 'and_ln222_33' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3878 [1/1] (0.00ns) (grouped into LUT with out node maxe_150)   --->   "%maxe_149 = select i1 %and_ln222_33, i16 %maxe_148, i16 %zext_ln217_16" [./bf16_accl.h:222]   --->   Operation 3878 'select' 'maxe_149' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3879 [1/1] (0.00ns) (grouped into LUT with out node maxe_150)   --->   "%and_ln220_16 = and i1 %icmp_ln220_32, i1 %icmp_ln220_33" [./bf16_accl.h:220]   --->   Operation 3879 'and' 'and_ln220_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3880 [1/1] (0.35ns) (out node of the LUT)   --->   "%maxe_150 = select i1 %and_ln220_16, i16 0, i16 %maxe_149" [./bf16_accl.h:220]   --->   Operation 3880 'select' 'maxe_150' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3881 [1/1] (1.38ns) (out node of the LUT)   --->   "%M_135 = select i1 %and_ln222_33, i16 %trunc_ln198_33, i16 %trunc_ln198_32" [./bf16_accl.h:222]   --->   Operation 3881 'select' 'M_135' <Predicate = true> <Delay = 1.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3882 [1/1] (0.00ns) (grouped into LUT with out node round_up_51)   --->   "%round_up_49 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_135, i32 8" [./bf16_accl.h:230]   --->   Operation 3882 'bitselect' 'round_up_49' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3883 [1/1] (0.00ns)   --->   "%frac_keep_16 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %M_135, i32 8, i32 15" [./bf16_accl.h:230]   --->   Operation 3883 'partselect' 'frac_keep_16' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3884 [1/1] (0.00ns)   --->   "%trunc_ln231_15 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %M_135, i32 8, i32 14" [./bf16_accl.h:231]   --->   Operation 3884 'partselect' 'trunc_ln231_15' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3885 [1/1] (0.00ns)   --->   "%zext_ln231_16 = zext i8 %frac_keep_16" [./bf16_accl.h:231]   --->   Operation 3885 'zext' 'zext_ln231_16' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3886 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_16)   --->   "%tmp_133 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %sticky_33" [./bf16_accl.h:240]   --->   Operation 3886 'bitconcatenate' 'tmp_133' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3887 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_16)   --->   "%trunc_ln240_16 = trunc i16 %M_135" [./bf16_accl.h:240]   --->   Operation 3887 'trunc' 'trunc_ln240_16' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3888 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_16)   --->   "%or_ln240_62 = or i2 %trunc_ln240_16, i2 %tmp_133" [./bf16_accl.h:240]   --->   Operation 3888 'or' 'or_ln240_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3889 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_16)   --->   "%tmp_252 = partselect i5 @_ssdm_op_PartSelect.i5.i16.i32.i32, i16 %M_135, i32 2, i32 6" [./bf16_accl.h:240]   --->   Operation 3889 'partselect' 'tmp_252' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3890 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_16)   --->   "%or_ln240_15 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %tmp_252, i2 %or_ln240_62" [./bf16_accl.h:240]   --->   Operation 3890 'bitconcatenate' 'or_ln240_15' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3891 [1/1] (0.81ns) (out node of the LUT)   --->   "%icmp_ln240_16 = icmp_ne  i7 %or_ln240_15, i7 0" [./bf16_accl.h:240]   --->   Operation 3891 'icmp' 'icmp_ln240_16' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3892 [1/1] (0.00ns) (grouped into LUT with out node round_up_51)   --->   "%round_up_50 = or i1 %icmp_ln240_16, i1 %round_up_49" [./bf16_accl.h:240]   --->   Operation 3892 'or' 'round_up_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3893 [1/1] (0.00ns) (grouped into LUT with out node round_up_51)   --->   "%tmp_253 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_135, i32 7" [./bf16_accl.h:244]   --->   Operation 3893 'bitselect' 'tmp_253' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3894 [1/1] (0.28ns) (out node of the LUT)   --->   "%round_up_51 = and i1 %round_up_50, i1 %tmp_253" [./bf16_accl.h:244]   --->   Operation 3894 'and' 'round_up_51' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3895 [1/1] (0.00ns)   --->   "%zext_ln238_16 = zext i1 %round_up_51" [./bf16_accl.h:238]   --->   Operation 3895 'zext' 'zext_ln238_16' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3896 [1/1] (0.00ns)   --->   "%zext_ln244_32 = zext i1 %round_up_51" [./bf16_accl.h:244]   --->   Operation 3896 'zext' 'zext_ln244_32' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3897 [1/1] (0.00ns)   --->   "%zext_ln244_33 = zext i1 %round_up_51" [./bf16_accl.h:244]   --->   Operation 3897 'zext' 'zext_ln244_33' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3898 [1/1] (0.76ns)   --->   "%rounded_16 = add i9 %zext_ln238_16, i9 %zext_ln231_16" [./bf16_accl.h:244]   --->   Operation 3898 'add' 'rounded_16' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3899 [1/1] (0.76ns)   --->   "%add_ln244_17 = add i8 %zext_ln244_33, i8 %frac_keep_16" [./bf16_accl.h:244]   --->   Operation 3899 'add' 'add_ln244_17' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3900 [1/1] (0.00ns)   --->   "%tmp_254 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %rounded_16, i32 8" [./bf16_accl.h:247]   --->   Operation 3900 'bitselect' 'tmp_254' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3901 [1/1] (0.85ns)   --->   "%maxe_151 = add i16 %maxe_150, i16 1" [./bf16_accl.h:247]   --->   Operation 3901 'add' 'maxe_151' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3902 [1/1] (0.35ns)   --->   "%maxe_152 = select i1 %tmp_254, i16 %maxe_151, i16 %maxe_150" [./bf16_accl.h:247]   --->   Operation 3902 'select' 'maxe_152' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3903 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_33)   --->   "%trunc_ln247_15 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %add_ln244_17, i32 1, i32 7" [./bf16_accl.h:247]   --->   Operation 3903 'partselect' 'trunc_ln247_15' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3904 [1/1] (0.77ns)   --->   "%add_ln247_32 = add i7 %zext_ln244_32, i7 %trunc_ln231_15" [./bf16_accl.h:247]   --->   Operation 3904 'add' 'add_ln247_32' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3905 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_33)   --->   "%m7_16 = select i1 %tmp_254, i7 %trunc_ln247_15, i7 %add_ln247_32" [./bf16_accl.h:247]   --->   Operation 3905 'select' 'm7_16' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3906 [1/1] (1.10ns)   --->   "%icmp_ln250_16 = icmp_ugt  i16 %maxe_152, i16 254" [./bf16_accl.h:250]   --->   Operation 3906 'icmp' 'icmp_ln250_16' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3907 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_16)   --->   "%shl_ln23_30 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i15, i1 %s_69, i15 0" [./bf16_accl.h:23]   --->   Operation 3907 'bitconcatenate' 'shl_ln23_30' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3908 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_16)   --->   "%or_ln23_32 = or i16 %shl_ln23_30, i16 32640" [./bf16_accl.h:23]   --->   Operation 3908 'or' 'or_ln23_32' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3909 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_33)   --->   "%shl_ln23_31 = shl i16 %maxe_152, i16 7" [./bf16_accl.h:23]   --->   Operation 3909 'shl' 'shl_ln23_31' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3910 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_33)   --->   "%tmp152 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i8.i7, i1 %s_69, i8 0, i7 %m7_16" [./bf16_accl.h:23]   --->   Operation 3910 'bitconcatenate' 'tmp152' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3911 [1/1] (0.36ns) (out node of the LUT)   --->   "%or_ln23_33 = or i16 %tmp152, i16 %shl_ln23_31" [./bf16_accl.h:23]   --->   Operation 3911 'or' 'or_ln23_33' <Predicate = true> <Delay = 0.36> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3912 [1/1] (0.28ns)   --->   "%or_ln142_48 = or i1 %icmp_ln134_16, i1 %or_ln142_16" [./bf16_accl.h:142]   --->   Operation 3912 'or' 'or_ln142_48' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3913 [1/1] (0.28ns)   --->   "%or_ln145_79 = or i1 %or_ln142_48, i1 %icmp_ln145_16" [./bf16_accl.h:145]   --->   Operation 3913 'or' 'or_ln145_79' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3914 [1/1] (0.00ns) (grouped into LUT with out node select_ln172_16)   --->   "%xor_ln145_16 = xor i1 %or_ln145_79, i1 1" [./bf16_accl.h:145]   --->   Operation 3914 'xor' 'xor_ln145_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3915 [1/1] (0.00ns) (grouped into LUT with out node select_ln172_16)   --->   "%and_ln172_16 = and i1 %icmp_ln172_16, i1 %xor_ln145_16" [./bf16_accl.h:172]   --->   Operation 3915 'and' 'and_ln172_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3916 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln172_16 = select i1 %and_ln172_16, i16 %select_ln174_16, i16 %or_ln23_33" [./bf16_accl.h:172]   --->   Operation 3916 'select' 'select_ln172_16' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3917 [1/1] (0.28ns)   --->   "%or_ln172_16 = or i1 %or_ln145_79, i1 %icmp_ln172_16" [./bf16_accl.h:172]   --->   Operation 3917 'or' 'or_ln172_16' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3918 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_16)   --->   "%or_ln207_16 = or i1 %or_ln172_16, i1 %icmp_ln207_16" [./bf16_accl.h:207]   --->   Operation 3918 'or' 'or_ln207_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3919 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_16)   --->   "%xor_ln207_16 = xor i1 %or_ln207_16, i1 1" [./bf16_accl.h:207]   --->   Operation 3919 'xor' 'xor_ln207_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3920 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_16)   --->   "%and_ln250_16 = and i1 %icmp_ln250_16, i1 %xor_ln207_16" [./bf16_accl.h:250]   --->   Operation 3920 'and' 'and_ln250_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3921 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln250_16 = select i1 %and_ln250_16, i16 %or_ln23_32, i16 %select_ln172_16" [./bf16_accl.h:250]   --->   Operation 3921 'select' 'select_ln250_16' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3922 [1/1] (0.00ns) (grouped into LUT with out node select_ln135_16)   --->   "%and_ln135_32 = and i1 %icmp_ln134_16, i1 %icmp_ln135_16" [./bf16_accl.h:135]   --->   Operation 3922 'and' 'and_ln135_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3923 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln135_16 = select i1 %and_ln135_32, i16 %select_ln138_16, i16 %select_ln250_16" [./bf16_accl.h:135]   --->   Operation 3923 'select' 'select_ln135_16' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3924 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_16)   --->   "%xor_ln135_16 = xor i1 %icmp_ln135_16, i1 1" [./bf16_accl.h:135]   --->   Operation 3924 'xor' 'xor_ln135_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3925 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_16)   --->   "%and_ln135_33 = and i1 %icmp_ln134_16, i1 %xor_ln135_16" [./bf16_accl.h:135]   --->   Operation 3925 'and' 'and_ln135_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3926 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_16)   --->   "%xor_ln142_16 = xor i1 %or_ln142_48, i1 1" [./bf16_accl.h:142]   --->   Operation 3926 'xor' 'xor_ln142_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3927 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_16)   --->   "%and_ln145_16 = and i1 %icmp_ln145_16, i1 %xor_ln142_16" [./bf16_accl.h:145]   --->   Operation 3927 'and' 'and_ln145_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3928 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_16)   --->   "%or_ln145_80 = or i1 %and_ln135_33, i1 %and_ln145_16" [./bf16_accl.h:145]   --->   Operation 3928 'or' 'or_ln145_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3929 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln145_16 = select i1 %or_ln145_80, i16 %a_bits_assign_16_load, i16 %select_ln135_16" [./bf16_accl.h:145]   --->   Operation 3929 'select' 'select_ln145_16' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3930 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_16)   --->   "%xor_ln134_16 = xor i1 %icmp_ln134_16, i1 1" [./bf16_accl.h:134]   --->   Operation 3930 'xor' 'xor_ln134_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3931 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_16)   --->   "%and_ln142_16 = and i1 %or_ln142_16, i1 %xor_ln134_16" [./bf16_accl.h:142]   --->   Operation 3931 'and' 'and_ln142_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3932 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_16)   --->   "%select_ln142_16 = select i1 %and_ln142_16, i16 %e_b_16, i16 %select_ln145_16" [./bf16_accl.h:142]   --->   Operation 3932 'select' 'select_ln142_16' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3933 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_16)   --->   "%xor_ln172_16 = xor i1 %or_ln172_16, i1 1" [./bf16_accl.h:172]   --->   Operation 3933 'xor' 'xor_ln172_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3934 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_16)   --->   "%and_ln207_16 = and i1 %icmp_ln207_16, i1 %xor_ln172_16" [./bf16_accl.h:207]   --->   Operation 3934 'and' 'and_ln207_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3935 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln207_16 = select i1 %and_ln207_16, i16 0, i16 %select_ln142_16" [./bf16_accl.h:207]   --->   Operation 3935 'select' 'select_ln207_16' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3936 [1/1] (0.00ns)   --->   "%tmp_255 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_assign_17_load, i32 15" [./bf16_accl.h:127]   --->   Operation 3936 'bitselect' 'tmp_255' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3937 [1/1] (0.00ns)   --->   "%ea_17 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %a_bits_assign_17_load, i32 7, i32 14" [./bf16_accl.h:128]   --->   Operation 3937 'partselect' 'ea_17' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3938 [1/1] (0.00ns)   --->   "%zext_ln129_34 = zext i7 %ma_17" [./bf16_accl.h:129]   --->   Operation 3938 'zext' 'zext_ln129_34' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3939 [1/1] (0.84ns)   --->   "%icmp_ln134_17 = icmp_eq  i8 %ea_17, i8 255" [./bf16_accl.h:134]   --->   Operation 3939 'icmp' 'icmp_ln134_17' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3940 [1/1] (0.81ns)   --->   "%icmp_ln135_17 = icmp_eq  i7 %ma_17, i7 0" [./bf16_accl.h:135]   --->   Operation 3940 'icmp' 'icmp_ln135_17' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3941 [1/1] (0.84ns)   --->   "%icmp_ln142_17 = icmp_eq  i8 %eb_17, i8 255" [./bf16_accl.h:142]   --->   Operation 3941 'icmp' 'icmp_ln142_17' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3942 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144_17)   --->   "%trunc_ln144_16 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %a_bits_assign_17_load, i32 7, i32 13" [./bf16_accl.h:144]   --->   Operation 3942 'partselect' 'trunc_ln144_16' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3943 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144_17)   --->   "%or_ln144_47 = or i7 %trunc_ln144_16, i7 %ma_17" [./bf16_accl.h:144]   --->   Operation 3943 'or' 'or_ln144_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3944 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144_17)   --->   "%tmp_257 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_assign_17_load, i32 14" [./bf16_accl.h:144]   --->   Operation 3944 'bitselect' 'tmp_257' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3945 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144_17)   --->   "%or_ln144_16 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_257, i7 %or_ln144_47" [./bf16_accl.h:144]   --->   Operation 3945 'bitconcatenate' 'or_ln144_16' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3946 [1/1] (0.84ns) (out node of the LUT)   --->   "%icmp_ln144_17 = icmp_eq  i8 %or_ln144_16, i8 0" [./bf16_accl.h:144]   --->   Operation 3946 'icmp' 'icmp_ln144_17' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3947 [1/1] (0.28ns)   --->   "%or_ln142_17 = or i1 %icmp_ln142_17, i1 %icmp_ln144_17" [./bf16_accl.h:142]   --->   Operation 3947 'or' 'or_ln142_17' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3948 [1/1] (0.00ns) (grouped into LUT with out node select_ln138_17)   --->   "%xor_ln138_17 = xor i1 %tmp_255, i1 %tmp_256" [./bf16_accl.h:138]   --->   Operation 3948 'xor' 'xor_ln138_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3949 [1/1] (0.00ns) (grouped into LUT with out node select_ln138_17)   --->   "%and_ln138_34 = and i1 %icmp_ln138_17, i1 %xor_ln138_17" [./bf16_accl.h:138]   --->   Operation 3949 'and' 'and_ln138_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3950 [1/1] (0.00ns) (grouped into LUT with out node select_ln138_17)   --->   "%and_ln138_35 = and i1 %and_ln138_34, i1 %icmp_ln142_17" [./bf16_accl.h:138]   --->   Operation 3950 'and' 'and_ln138_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3951 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln138_17 = select i1 %and_ln138_35, i16 32641, i16 %a_bits_assign_17_load" [./bf16_accl.h:138]   --->   Operation 3951 'select' 'select_ln138_17' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3952 [1/1] (0.84ns)   --->   "%icmp_ln158_34 = icmp_ne  i8 %ea_17, i8 0" [./bf16_accl.h:158]   --->   Operation 3952 'icmp' 'icmp_ln158_34' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3953 [1/1] (0.00ns)   --->   "%or_ln158_33 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %ma_17" [./bf16_accl.h:158]   --->   Operation 3953 'bitconcatenate' 'or_ln158_33' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3954 [1/1] (0.39ns)   --->   "%select_ln158_34 = select i1 %icmp_ln158_34, i8 %or_ln158_33, i8 %zext_ln129_34" [./bf16_accl.h:158]   --->   Operation 3954 'select' 'select_ln158_34' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3955 [1/1] (0.00ns)   --->   "%A_34 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln158_34, i8 0" [./bf16_accl.h:159]   --->   Operation 3955 'bitconcatenate' 'A_34' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3956 [1/1] (0.00ns)   --->   "%B_34 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln158_35, i8 0" [./bf16_accl.h:159]   --->   Operation 3956 'bitconcatenate' 'B_34' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3957 [1/1] (0.84ns)   --->   "%icmp_ln162_17 = icmp_eq  i8 %ea_17, i8 0" [./bf16_accl.h:162]   --->   Operation 3957 'icmp' 'icmp_ln162_17' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3958 [1/1] (0.39ns)   --->   "%ea1_17 = select i1 %icmp_ln162_17, i8 1, i8 %ea_17" [./bf16_accl.h:162]   --->   Operation 3958 'select' 'ea1_17' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3959 [1/1] (0.84ns)   --->   "%icmp_ln166_17 = icmp_ult  i8 %ea1_17, i8 %eb1_17" [./bf16_accl.h:166]   --->   Operation 3959 'icmp' 'icmp_ln166_17' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3960 [1/1] (0.28ns)   --->   "%xor_ln166_17 = xor i1 %icmp_ln166_17, i1 1" [./bf16_accl.h:166]   --->   Operation 3960 'xor' 'xor_ln166_17' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3961 [1/1] (0.00ns) (grouped into LUT with out node maxe_154)   --->   "%maxe_153 = select i1 %xor_ln166_17, i8 %ea_17, i8 %eb_17" [./bf16_accl.h:166]   --->   Operation 3961 'select' 'maxe_153' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3962 [1/1] (0.00ns)   --->   "%zext_ln167_34 = zext i8 %ea1_17" [./bf16_accl.h:167]   --->   Operation 3962 'zext' 'zext_ln167_34' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3963 [1/1] (0.00ns)   --->   "%zext_ln167_35 = zext i8 %eb1_17" [./bf16_accl.h:167]   --->   Operation 3963 'zext' 'zext_ln167_35' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3964 [1/1] (0.76ns)   --->   "%sub_ln167_34 = sub i9 %zext_ln167_34, i9 %zext_ln167_35" [./bf16_accl.h:167]   --->   Operation 3964 'sub' 'sub_ln167_34' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3965 [1/1] (0.76ns)   --->   "%sub_ln167_35 = sub i9 %zext_ln167_35, i9 %zext_ln167_34" [./bf16_accl.h:167]   --->   Operation 3965 'sub' 'sub_ln167_35' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3966 [1/1] (0.39ns)   --->   "%diff_17 = select i1 %xor_ln166_17, i9 %sub_ln167_34, i9 %sub_ln167_35" [./bf16_accl.h:167]   --->   Operation 3966 'select' 'diff_17' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3967 [1/1] (0.00ns)   --->   "%sext_ln167_17 = sext i9 %diff_17" [./bf16_accl.h:167]   --->   Operation 3967 'sext' 'sext_ln167_17' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3968 [1/1] (0.88ns)   --->   "%icmp_ln172_17 = icmp_sgt  i9 %diff_17, i9 11" [./bf16_accl.h:172]   --->   Operation 3968 'icmp' 'icmp_ln172_17' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3969 [1/1] (0.00ns) (grouped into LUT with out node select_ln172_17)   --->   "%select_ln174_17 = select i1 %xor_ln166_17, i16 %a_bits_assign_17_load, i16 %e_b_17" [./bf16_accl.h:174]   --->   Operation 3969 'select' 'select_ln174_17' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3970 [1/1] (0.84ns)   --->   "%icmp_ln178_17 = icmp_ult  i8 %ea1_17, i8 %eb1_17" [./bf16_accl.h:178]   --->   Operation 3970 'icmp' 'icmp_ln178_17' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3971 [1/1] (0.39ns) (out node of the LUT)   --->   "%maxe_154 = select i1 %icmp_ln178_17, i8 %eb_17, i8 %maxe_153" [./bf16_accl.h:178]   --->   Operation 3971 'select' 'maxe_154' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3972 [1/1] (0.00ns)   --->   "%zext_ln178_51 = zext i8 %maxe_154" [./bf16_accl.h:178]   --->   Operation 3972 'zext' 'zext_ln178_51' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3973 [1/1] (0.35ns)   --->   "%B_35 = select i1 %icmp_ln178_17, i16 %A_34, i16 %B_34" [./bf16_accl.h:178]   --->   Operation 3973 'select' 'B_35' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3974 [1/1] (0.35ns)   --->   "%A_35 = select i1 %icmp_ln178_17, i16 %B_34, i16 %A_34" [./bf16_accl.h:178]   --->   Operation 3974 'select' 'A_35' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3975 [1/1] (0.00ns)   --->   "%zext_ln178_53 = zext i16 %A_35" [./bf16_accl.h:178]   --->   Operation 3975 'zext' 'zext_ln178_53' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3976 [1/1] (0.17ns)   --->   "%sb_17 = select i1 %icmp_ln178_17, i1 %tmp_255, i1 %tmp_256" [./bf16_accl.h:178]   --->   Operation 3976 'select' 'sb_17' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3977 [1/1] (0.17ns)   --->   "%sa_17 = select i1 %icmp_ln178_17, i1 %tmp_256, i1 %tmp_255" [./bf16_accl.h:178]   --->   Operation 3977 'select' 'sa_17' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3978 [1/1] (0.00ns)   --->   "%tmp_259 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %diff_17, i32 1, i32 8" [./bf16_accl.h:182]   --->   Operation 3978 'partselect' 'tmp_259' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3979 [1/1] (0.84ns)   --->   "%icmp_ln182_17 = icmp_slt  i8 %tmp_259, i8 1" [./bf16_accl.h:182]   --->   Operation 3979 'icmp' 'icmp_ln182_17' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3980 [1/1] (0.88ns)   --->   "%icmp_ln184_17 = icmp_eq  i9 %diff_17, i9 0" [./bf16_accl.h:184]   --->   Operation 3980 'icmp' 'icmp_ln184_17' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3981 [1/1] (0.00ns) (grouped into LUT with out node B_aln_53)   --->   "%lshr_ln184_16 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %B_35, i32 1, i32 15" [./bf16_accl.h:184]   --->   Operation 3981 'partselect' 'lshr_ln184_16' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3982 [1/1] (0.00ns) (grouped into LUT with out node B_aln_53)   --->   "%zext_ln184_17 = zext i15 %lshr_ln184_16" [./bf16_accl.h:184]   --->   Operation 3982 'zext' 'zext_ln184_17' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3983 [1/1] (0.00ns) (grouped into LUT with out node B_aln_53)   --->   "%B_aln_51 = select i1 %icmp_ln184_17, i16 %B_35, i16 %zext_ln184_17" [./bf16_accl.h:184]   --->   Operation 3983 'select' 'B_aln_51' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3984 [1/1] (0.00ns) (grouped into LUT with out node add_ln191_17)   --->   "%shl_ln191_17 = shl i32 1, i32 %sext_ln167_17" [./bf16_accl.h:191]   --->   Operation 3984 'shl' 'shl_ln191_17' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3985 [1/1] (0.00ns) (grouped into LUT with out node add_ln191_17)   --->   "%trunc_ln191_17 = trunc i32 %shl_ln191_17" [./bf16_accl.h:191]   --->   Operation 3985 'trunc' 'trunc_ln191_17' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3986 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln191_17 = add i16 %trunc_ln191_17, i16 65535" [./bf16_accl.h:191]   --->   Operation 3986 'add' 'add_ln191_17' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3987 [1/1] (0.00ns) (grouped into LUT with out node sticky_34)   --->   "%lost_17 = and i16 %add_ln191_17, i16 %B_35" [./bf16_accl.h:191]   --->   Operation 3987 'and' 'lost_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3988 [1/1] (1.10ns) (out node of the LUT)   --->   "%sticky_34 = icmp_ne  i16 %lost_17, i16 0" [./bf16_accl.h:192]   --->   Operation 3988 'icmp' 'sticky_34' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3989 [1/1] (0.00ns) (grouped into LUT with out node B_aln_53)   --->   "%sext_ln167_17cast = trunc i32 %sext_ln167_17" [./bf16_accl.h:193]   --->   Operation 3989 'trunc' 'sext_ln167_17cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3990 [1/1] (0.00ns) (grouped into LUT with out node B_aln_53)   --->   "%B_aln_52 = lshr i16 %B_35, i16 %sext_ln167_17cast" [./bf16_accl.h:193]   --->   Operation 3990 'lshr' 'B_aln_52' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3991 [1/1] (0.90ns) (out node of the LUT)   --->   "%B_aln_53 = select i1 %icmp_ln182_17, i16 %B_aln_51, i16 %B_aln_52" [./bf16_accl.h:182]   --->   Operation 3991 'select' 'B_aln_53' <Predicate = true> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 3992 [1/1] (0.00ns)   --->   "%zext_ln181_17 = zext i16 %B_aln_53" [./bf16_accl.h:181]   --->   Operation 3992 'zext' 'zext_ln181_17' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3993 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_17)   --->   "%xor_ln182_17 = xor i1 %icmp_ln182_17, i1 1" [./bf16_accl.h:182]   --->   Operation 3993 'xor' 'xor_ln182_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3994 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_17)   --->   "%sticky_35 = and i1 %sticky_34, i1 %xor_ln182_17" [./bf16_accl.h:182]   --->   Operation 3994 'and' 'sticky_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3995 [1/1] (0.28ns)   --->   "%xor_ln200_17 = xor i1 %sa_17, i1 %sb_17" [./bf16_accl.h:200]   --->   Operation 3995 'xor' 'xor_ln200_17' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3996 [1/1] (0.85ns)   --->   "%M_136 = add i17 %zext_ln181_17, i17 %zext_ln178_53" [./bf16_accl.h:201]   --->   Operation 3996 'add' 'M_136' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3997 [1/1] (0.00ns) (grouped into LUT with out node M_140)   --->   "%zext_ln198_34 = zext i17 %M_136" [./bf16_accl.h:198]   --->   Operation 3997 'zext' 'zext_ln198_34' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3998 [1/1] (1.10ns)   --->   "%icmp_ln203_17 = icmp_ult  i16 %A_35, i16 %B_aln_53" [./bf16_accl.h:203]   --->   Operation 3998 'icmp' 'icmp_ln203_17' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3999 [1/1] (0.28ns)   --->   "%xor_ln203_17 = xor i1 %icmp_ln203_17, i1 1" [./bf16_accl.h:203]   --->   Operation 3999 'xor' 'xor_ln203_17' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4000 [1/1] (0.85ns)   --->   "%M_137 = sub i17 %zext_ln178_53, i17 %zext_ln181_17" [./bf16_accl.h:203]   --->   Operation 4000 'sub' 'M_137' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4001 [1/1] (0.85ns)   --->   "%M_138 = sub i17 %zext_ln181_17, i17 %zext_ln178_53" [./bf16_accl.h:204]   --->   Operation 4001 'sub' 'M_138' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4002 [1/1] (0.00ns) (grouped into LUT with out node M_140)   --->   "%M_139 = select i1 %xor_ln203_17, i17 %M_137, i17 %M_138" [./bf16_accl.h:203]   --->   Operation 4002 'select' 'M_139' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4003 [1/1] (0.00ns) (grouped into LUT with out node M_140)   --->   "%sext_ln203_17 = sext i17 %M_139" [./bf16_accl.h:203]   --->   Operation 4003 'sext' 'sext_ln203_17' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4004 [1/1] (0.00ns) (grouped into LUT with out node s_73)   --->   "%s_72 = select i1 %xor_ln203_17, i1 %sa_17, i1 %sb_17" [./bf16_accl.h:203]   --->   Operation 4004 'select' 's_72' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4005 [1/1] (0.35ns) (out node of the LUT)   --->   "%M_140 = select i1 %xor_ln200_17, i18 %sext_ln203_17, i18 %zext_ln198_34" [./bf16_accl.h:200]   --->   Operation 4005 'select' 'M_140' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4006 [1/1] (0.17ns) (out node of the LUT)   --->   "%s_73 = select i1 %xor_ln200_17, i1 %s_72, i1 %sb_17" [./bf16_accl.h:200]   --->   Operation 4006 'select' 's_73' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4007 [1/1] (1.08ns)   --->   "%icmp_ln207_17 = icmp_eq  i18 %M_140, i18 0" [./bf16_accl.h:207]   --->   Operation 4007 'icmp' 'icmp_ln207_17' <Predicate = true> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4008 [1/1] (0.00ns)   --->   "%tmp_260 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %M_140, i32 16, i32 17" [./bf16_accl.h:217]   --->   Operation 4008 'partselect' 'tmp_260' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4009 [1/1] (0.44ns)   --->   "%icmp_ln217_17 = icmp_ne  i2 %tmp_260, i2 0" [./bf16_accl.h:217]   --->   Operation 4009 'icmp' 'icmp_ln217_17' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4010 [1/1] (0.00ns)   --->   "%trunc_ln217_16 = partselect i17 @_ssdm_op_PartSelect.i17.i18.i32.i32, i18 %M_140, i32 1, i32 17" [./bf16_accl.h:217]   --->   Operation 4010 'partselect' 'trunc_ln217_16' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4011 [1/1] (0.00ns)   --->   "%sext_ln217_17 = sext i17 %trunc_ln217_16" [./bf16_accl.h:217]   --->   Operation 4011 'sext' 'sext_ln217_17' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4012 [1/1] (0.76ns)   --->   "%maxe_155 = add i9 %zext_ln178_51, i9 1" [./bf16_accl.h:217]   --->   Operation 4012 'add' 'maxe_155' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4013 [1/1] (0.39ns)   --->   "%maxe_156 = select i1 %icmp_ln217_17, i9 %maxe_155, i9 %zext_ln178_51" [./bf16_accl.h:217]   --->   Operation 4013 'select' 'maxe_156' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4014 [1/1] (0.00ns)   --->   "%zext_ln217_17 = zext i9 %maxe_156" [./bf16_accl.h:217]   --->   Operation 4014 'zext' 'zext_ln217_17' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4015 [1/1] (0.36ns)   --->   "%M_141 = select i1 %icmp_ln217_17, i18 %sext_ln217_17, i18 %M_140" [./bf16_accl.h:217]   --->   Operation 4015 'select' 'M_141' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4016 [1/1] (0.00ns)   --->   "%sext_ln198_17 = sext i18 %M_141" [./bf16_accl.h:198]   --->   Operation 4016 'sext' 'sext_ln198_17' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4017 [1/1] (0.00ns)   --->   "%zext_ln198_35 = zext i31 %sext_ln198_17" [./bf16_accl.h:198]   --->   Operation 4017 'zext' 'zext_ln198_35' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4018 [1/1] (0.00ns) (grouped into LUT with out node M_143)   --->   "%trunc_ln198_34 = trunc i18 %M_141" [./bf16_accl.h:198]   --->   Operation 4018 'trunc' 'trunc_ln198_34' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4019 [1/1] (0.00ns)   --->   "%tmp_261 = partselect i3 @_ssdm_op_PartSelect.i3.i18.i32.i32, i18 %M_141, i32 15, i32 17" [./bf16_accl.h:220]   --->   Operation 4019 'partselect' 'tmp_261' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4020 [1/1] (0.58ns)   --->   "%icmp_ln220_34 = icmp_eq  i3 %tmp_261, i3 0" [./bf16_accl.h:220]   --->   Operation 4020 'icmp' 'icmp_ln220_34' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4021 [1/1] (0.88ns)   --->   "%icmp_ln220_35 = icmp_eq  i9 %maxe_156, i9 0" [./bf16_accl.h:220]   --->   Operation 4021 'icmp' 'icmp_ln220_35' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4022 [1/1] (0.00ns)   --->   "%tmp_78 = ctlz i32 @llvm.ctlz.i32, i32 %zext_ln198_35, i1 1" [./bf16_accl.h:20]   --->   Operation 4022 'ctlz' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4023 [1/1] (1.01ns)   --->   "%lz_34 = add i32 %tmp_78, i32 4294967280" [./bf16_accl.h:221]   --->   Operation 4023 'add' 'lz_34' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4024 [1/1] (0.99ns)   --->   "%icmp_ln222_17 = icmp_sgt  i32 %lz_34, i32 0" [./bf16_accl.h:222]   --->   Operation 4024 'icmp' 'icmp_ln222_17' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4025 [1/1] (0.00ns)   --->   "%zext_ln223_17 = zext i9 %maxe_156" [./bf16_accl.h:223]   --->   Operation 4025 'zext' 'zext_ln223_17' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4026 [1/1] (0.99ns)   --->   "%icmp_ln223_17 = icmp_slt  i32 %lz_34, i32 %zext_ln223_17" [./bf16_accl.h:223]   --->   Operation 4026 'icmp' 'icmp_ln223_17' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4027 [1/1] (0.00ns) (grouped into LUT with out node lz_35)   --->   "%xor_ln223_17 = xor i1 %icmp_ln223_17, i1 1" [./bf16_accl.h:223]   --->   Operation 4027 'xor' 'xor_ln223_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4028 [1/1] (0.44ns) (out node of the LUT)   --->   "%lz_35 = select i1 %xor_ln223_17, i32 %zext_ln223_17, i32 %lz_34" [./bf16_accl.h:223]   --->   Operation 4028 'select' 'lz_35' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4029 [1/1] (0.00ns) (grouped into LUT with out node M_143)   --->   "%M_142 = shl i32 %zext_ln198_35, i32 %lz_35" [./bf16_accl.h:224]   --->   Operation 4029 'shl' 'M_142' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4030 [1/1] (0.00ns) (grouped into LUT with out node M_143)   --->   "%trunc_ln198_35 = trunc i32 %M_142" [./bf16_accl.h:198]   --->   Operation 4030 'trunc' 'trunc_ln198_35' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4031 [1/1] (0.00ns)   --->   "%trunc_ln225_17 = trunc i32 %lz_35" [./bf16_accl.h:225]   --->   Operation 4031 'trunc' 'trunc_ln225_17' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4032 [1/1] (0.85ns)   --->   "%maxe_157 = sub i16 %zext_ln217_17, i16 %trunc_ln225_17" [./bf16_accl.h:225]   --->   Operation 4032 'sub' 'maxe_157' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4033 [1/1] (0.00ns) (grouped into LUT with out node and_ln222_35)   --->   "%xor_ln220_17 = xor i1 %icmp_ln220_35, i1 1" [./bf16_accl.h:220]   --->   Operation 4033 'xor' 'xor_ln220_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4034 [1/1] (0.00ns) (grouped into LUT with out node and_ln222_35)   --->   "%and_ln222_34 = and i1 %icmp_ln222_17, i1 %xor_ln220_17" [./bf16_accl.h:222]   --->   Operation 4034 'and' 'and_ln222_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4035 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln222_35 = and i1 %and_ln222_34, i1 %icmp_ln220_34" [./bf16_accl.h:222]   --->   Operation 4035 'and' 'and_ln222_35' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4036 [1/1] (0.00ns) (grouped into LUT with out node maxe_159)   --->   "%maxe_158 = select i1 %and_ln222_35, i16 %maxe_157, i16 %zext_ln217_17" [./bf16_accl.h:222]   --->   Operation 4036 'select' 'maxe_158' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4037 [1/1] (0.00ns) (grouped into LUT with out node maxe_159)   --->   "%and_ln220_17 = and i1 %icmp_ln220_34, i1 %icmp_ln220_35" [./bf16_accl.h:220]   --->   Operation 4037 'and' 'and_ln220_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4038 [1/1] (0.35ns) (out node of the LUT)   --->   "%maxe_159 = select i1 %and_ln220_17, i16 0, i16 %maxe_158" [./bf16_accl.h:220]   --->   Operation 4038 'select' 'maxe_159' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4039 [1/1] (1.38ns) (out node of the LUT)   --->   "%M_143 = select i1 %and_ln222_35, i16 %trunc_ln198_35, i16 %trunc_ln198_34" [./bf16_accl.h:222]   --->   Operation 4039 'select' 'M_143' <Predicate = true> <Delay = 1.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4040 [1/1] (0.00ns) (grouped into LUT with out node round_up_54)   --->   "%round_up_52 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_143, i32 8" [./bf16_accl.h:230]   --->   Operation 4040 'bitselect' 'round_up_52' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4041 [1/1] (0.00ns)   --->   "%frac_keep_17 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %M_143, i32 8, i32 15" [./bf16_accl.h:230]   --->   Operation 4041 'partselect' 'frac_keep_17' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4042 [1/1] (0.00ns)   --->   "%trunc_ln231_16 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %M_143, i32 8, i32 14" [./bf16_accl.h:231]   --->   Operation 4042 'partselect' 'trunc_ln231_16' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4043 [1/1] (0.00ns)   --->   "%zext_ln231_17 = zext i8 %frac_keep_17" [./bf16_accl.h:231]   --->   Operation 4043 'zext' 'zext_ln231_17' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4044 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_17)   --->   "%tmp_135 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %sticky_35" [./bf16_accl.h:240]   --->   Operation 4044 'bitconcatenate' 'tmp_135' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4045 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_17)   --->   "%trunc_ln240_17 = trunc i16 %M_143" [./bf16_accl.h:240]   --->   Operation 4045 'trunc' 'trunc_ln240_17' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4046 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_17)   --->   "%or_ln240_64 = or i2 %trunc_ln240_17, i2 %tmp_135" [./bf16_accl.h:240]   --->   Operation 4046 'or' 'or_ln240_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4047 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_17)   --->   "%tmp_263 = partselect i5 @_ssdm_op_PartSelect.i5.i16.i32.i32, i16 %M_143, i32 2, i32 6" [./bf16_accl.h:240]   --->   Operation 4047 'partselect' 'tmp_263' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4048 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_17)   --->   "%or_ln240_16 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %tmp_263, i2 %or_ln240_64" [./bf16_accl.h:240]   --->   Operation 4048 'bitconcatenate' 'or_ln240_16' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4049 [1/1] (0.81ns) (out node of the LUT)   --->   "%icmp_ln240_17 = icmp_ne  i7 %or_ln240_16, i7 0" [./bf16_accl.h:240]   --->   Operation 4049 'icmp' 'icmp_ln240_17' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4050 [1/1] (0.00ns) (grouped into LUT with out node round_up_54)   --->   "%round_up_53 = or i1 %icmp_ln240_17, i1 %round_up_52" [./bf16_accl.h:240]   --->   Operation 4050 'or' 'round_up_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4051 [1/1] (0.00ns) (grouped into LUT with out node round_up_54)   --->   "%tmp_264 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_143, i32 7" [./bf16_accl.h:244]   --->   Operation 4051 'bitselect' 'tmp_264' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4052 [1/1] (0.28ns) (out node of the LUT)   --->   "%round_up_54 = and i1 %round_up_53, i1 %tmp_264" [./bf16_accl.h:244]   --->   Operation 4052 'and' 'round_up_54' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4053 [1/1] (0.00ns)   --->   "%zext_ln238_17 = zext i1 %round_up_54" [./bf16_accl.h:238]   --->   Operation 4053 'zext' 'zext_ln238_17' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4054 [1/1] (0.00ns)   --->   "%zext_ln244_34 = zext i1 %round_up_54" [./bf16_accl.h:244]   --->   Operation 4054 'zext' 'zext_ln244_34' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4055 [1/1] (0.00ns)   --->   "%zext_ln244_35 = zext i1 %round_up_54" [./bf16_accl.h:244]   --->   Operation 4055 'zext' 'zext_ln244_35' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4056 [1/1] (0.76ns)   --->   "%rounded_17 = add i9 %zext_ln238_17, i9 %zext_ln231_17" [./bf16_accl.h:244]   --->   Operation 4056 'add' 'rounded_17' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4057 [1/1] (0.76ns)   --->   "%add_ln244_18 = add i8 %zext_ln244_35, i8 %frac_keep_17" [./bf16_accl.h:244]   --->   Operation 4057 'add' 'add_ln244_18' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4058 [1/1] (0.00ns)   --->   "%tmp_265 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %rounded_17, i32 8" [./bf16_accl.h:247]   --->   Operation 4058 'bitselect' 'tmp_265' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4059 [1/1] (0.85ns)   --->   "%maxe_160 = add i16 %maxe_159, i16 1" [./bf16_accl.h:247]   --->   Operation 4059 'add' 'maxe_160' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4060 [1/1] (0.35ns)   --->   "%maxe_161 = select i1 %tmp_265, i16 %maxe_160, i16 %maxe_159" [./bf16_accl.h:247]   --->   Operation 4060 'select' 'maxe_161' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4061 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_35)   --->   "%trunc_ln247_16 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %add_ln244_18, i32 1, i32 7" [./bf16_accl.h:247]   --->   Operation 4061 'partselect' 'trunc_ln247_16' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4062 [1/1] (0.77ns)   --->   "%add_ln247_34 = add i7 %zext_ln244_34, i7 %trunc_ln231_16" [./bf16_accl.h:247]   --->   Operation 4062 'add' 'add_ln247_34' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4063 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_35)   --->   "%m7_17 = select i1 %tmp_265, i7 %trunc_ln247_16, i7 %add_ln247_34" [./bf16_accl.h:247]   --->   Operation 4063 'select' 'm7_17' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4064 [1/1] (1.10ns)   --->   "%icmp_ln250_17 = icmp_ugt  i16 %maxe_161, i16 254" [./bf16_accl.h:250]   --->   Operation 4064 'icmp' 'icmp_ln250_17' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4065 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_17)   --->   "%shl_ln23_32 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i15, i1 %s_73, i15 0" [./bf16_accl.h:23]   --->   Operation 4065 'bitconcatenate' 'shl_ln23_32' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4066 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_17)   --->   "%or_ln23_34 = or i16 %shl_ln23_32, i16 32640" [./bf16_accl.h:23]   --->   Operation 4066 'or' 'or_ln23_34' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4067 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_35)   --->   "%shl_ln23_33 = shl i16 %maxe_161, i16 7" [./bf16_accl.h:23]   --->   Operation 4067 'shl' 'shl_ln23_33' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4068 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_35)   --->   "%tmp157 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i8.i7, i1 %s_73, i8 0, i7 %m7_17" [./bf16_accl.h:23]   --->   Operation 4068 'bitconcatenate' 'tmp157' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4069 [1/1] (0.36ns) (out node of the LUT)   --->   "%or_ln23_35 = or i16 %tmp157, i16 %shl_ln23_33" [./bf16_accl.h:23]   --->   Operation 4069 'or' 'or_ln23_35' <Predicate = true> <Delay = 0.36> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4070 [1/1] (0.28ns)   --->   "%or_ln142_49 = or i1 %icmp_ln134_17, i1 %or_ln142_17" [./bf16_accl.h:142]   --->   Operation 4070 'or' 'or_ln142_49' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4071 [1/1] (0.28ns)   --->   "%or_ln145_82 = or i1 %or_ln142_49, i1 %icmp_ln145_17" [./bf16_accl.h:145]   --->   Operation 4071 'or' 'or_ln145_82' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4072 [1/1] (0.00ns) (grouped into LUT with out node select_ln172_17)   --->   "%xor_ln145_17 = xor i1 %or_ln145_82, i1 1" [./bf16_accl.h:145]   --->   Operation 4072 'xor' 'xor_ln145_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4073 [1/1] (0.00ns) (grouped into LUT with out node select_ln172_17)   --->   "%and_ln172_17 = and i1 %icmp_ln172_17, i1 %xor_ln145_17" [./bf16_accl.h:172]   --->   Operation 4073 'and' 'and_ln172_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4074 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln172_17 = select i1 %and_ln172_17, i16 %select_ln174_17, i16 %or_ln23_35" [./bf16_accl.h:172]   --->   Operation 4074 'select' 'select_ln172_17' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4075 [1/1] (0.28ns)   --->   "%or_ln172_17 = or i1 %or_ln145_82, i1 %icmp_ln172_17" [./bf16_accl.h:172]   --->   Operation 4075 'or' 'or_ln172_17' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4076 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_17)   --->   "%or_ln207_17 = or i1 %or_ln172_17, i1 %icmp_ln207_17" [./bf16_accl.h:207]   --->   Operation 4076 'or' 'or_ln207_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4077 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_17)   --->   "%xor_ln207_17 = xor i1 %or_ln207_17, i1 1" [./bf16_accl.h:207]   --->   Operation 4077 'xor' 'xor_ln207_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4078 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_17)   --->   "%and_ln250_17 = and i1 %icmp_ln250_17, i1 %xor_ln207_17" [./bf16_accl.h:250]   --->   Operation 4078 'and' 'and_ln250_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4079 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln250_17 = select i1 %and_ln250_17, i16 %or_ln23_34, i16 %select_ln172_17" [./bf16_accl.h:250]   --->   Operation 4079 'select' 'select_ln250_17' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4080 [1/1] (0.00ns) (grouped into LUT with out node select_ln135_17)   --->   "%and_ln135_34 = and i1 %icmp_ln134_17, i1 %icmp_ln135_17" [./bf16_accl.h:135]   --->   Operation 4080 'and' 'and_ln135_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4081 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln135_17 = select i1 %and_ln135_34, i16 %select_ln138_17, i16 %select_ln250_17" [./bf16_accl.h:135]   --->   Operation 4081 'select' 'select_ln135_17' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4082 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_17)   --->   "%xor_ln135_17 = xor i1 %icmp_ln135_17, i1 1" [./bf16_accl.h:135]   --->   Operation 4082 'xor' 'xor_ln135_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4083 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_17)   --->   "%and_ln135_35 = and i1 %icmp_ln134_17, i1 %xor_ln135_17" [./bf16_accl.h:135]   --->   Operation 4083 'and' 'and_ln135_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4084 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_17)   --->   "%xor_ln142_17 = xor i1 %or_ln142_49, i1 1" [./bf16_accl.h:142]   --->   Operation 4084 'xor' 'xor_ln142_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4085 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_17)   --->   "%and_ln145_17 = and i1 %icmp_ln145_17, i1 %xor_ln142_17" [./bf16_accl.h:145]   --->   Operation 4085 'and' 'and_ln145_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4086 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_17)   --->   "%or_ln145_83 = or i1 %and_ln135_35, i1 %and_ln145_17" [./bf16_accl.h:145]   --->   Operation 4086 'or' 'or_ln145_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4087 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln145_17 = select i1 %or_ln145_83, i16 %a_bits_assign_17_load, i16 %select_ln135_17" [./bf16_accl.h:145]   --->   Operation 4087 'select' 'select_ln145_17' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4088 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_17)   --->   "%xor_ln134_17 = xor i1 %icmp_ln134_17, i1 1" [./bf16_accl.h:134]   --->   Operation 4088 'xor' 'xor_ln134_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4089 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_17)   --->   "%and_ln142_17 = and i1 %or_ln142_17, i1 %xor_ln134_17" [./bf16_accl.h:142]   --->   Operation 4089 'and' 'and_ln142_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4090 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_17)   --->   "%select_ln142_17 = select i1 %and_ln142_17, i16 %e_b_17, i16 %select_ln145_17" [./bf16_accl.h:142]   --->   Operation 4090 'select' 'select_ln142_17' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4091 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_17)   --->   "%xor_ln172_17 = xor i1 %or_ln172_17, i1 1" [./bf16_accl.h:172]   --->   Operation 4091 'xor' 'xor_ln172_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4092 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_17)   --->   "%and_ln207_17 = and i1 %icmp_ln207_17, i1 %xor_ln172_17" [./bf16_accl.h:207]   --->   Operation 4092 'and' 'and_ln207_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4093 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln207_17 = select i1 %and_ln207_17, i16 0, i16 %select_ln142_17" [./bf16_accl.h:207]   --->   Operation 4093 'select' 'select_ln207_17' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4094 [1/1] (0.00ns)   --->   "%tmp_266 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_assign_18_load, i32 15" [./bf16_accl.h:127]   --->   Operation 4094 'bitselect' 'tmp_266' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4095 [1/1] (0.00ns)   --->   "%ea_18 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %a_bits_assign_18_load, i32 7, i32 14" [./bf16_accl.h:128]   --->   Operation 4095 'partselect' 'ea_18' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4096 [1/1] (0.00ns)   --->   "%zext_ln129_36 = zext i7 %ma_18" [./bf16_accl.h:129]   --->   Operation 4096 'zext' 'zext_ln129_36' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4097 [1/1] (0.84ns)   --->   "%icmp_ln134_18 = icmp_eq  i8 %ea_18, i8 255" [./bf16_accl.h:134]   --->   Operation 4097 'icmp' 'icmp_ln134_18' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4098 [1/1] (0.81ns)   --->   "%icmp_ln135_18 = icmp_eq  i7 %ma_18, i7 0" [./bf16_accl.h:135]   --->   Operation 4098 'icmp' 'icmp_ln135_18' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4099 [1/1] (0.84ns)   --->   "%icmp_ln142_18 = icmp_eq  i8 %eb_18, i8 255" [./bf16_accl.h:142]   --->   Operation 4099 'icmp' 'icmp_ln142_18' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4100 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144_18)   --->   "%trunc_ln144_17 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %a_bits_assign_18_load, i32 7, i32 13" [./bf16_accl.h:144]   --->   Operation 4100 'partselect' 'trunc_ln144_17' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4101 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144_18)   --->   "%or_ln144_48 = or i7 %trunc_ln144_17, i7 %ma_18" [./bf16_accl.h:144]   --->   Operation 4101 'or' 'or_ln144_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4102 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144_18)   --->   "%tmp_268 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_assign_18_load, i32 14" [./bf16_accl.h:144]   --->   Operation 4102 'bitselect' 'tmp_268' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4103 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144_18)   --->   "%or_ln144_17 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_268, i7 %or_ln144_48" [./bf16_accl.h:144]   --->   Operation 4103 'bitconcatenate' 'or_ln144_17' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4104 [1/1] (0.84ns) (out node of the LUT)   --->   "%icmp_ln144_18 = icmp_eq  i8 %or_ln144_17, i8 0" [./bf16_accl.h:144]   --->   Operation 4104 'icmp' 'icmp_ln144_18' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4105 [1/1] (0.28ns)   --->   "%or_ln142_18 = or i1 %icmp_ln142_18, i1 %icmp_ln144_18" [./bf16_accl.h:142]   --->   Operation 4105 'or' 'or_ln142_18' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4106 [1/1] (0.00ns) (grouped into LUT with out node select_ln138_18)   --->   "%xor_ln138_18 = xor i1 %tmp_266, i1 %tmp_267" [./bf16_accl.h:138]   --->   Operation 4106 'xor' 'xor_ln138_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4107 [1/1] (0.00ns) (grouped into LUT with out node select_ln138_18)   --->   "%and_ln138_36 = and i1 %icmp_ln138_18, i1 %xor_ln138_18" [./bf16_accl.h:138]   --->   Operation 4107 'and' 'and_ln138_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4108 [1/1] (0.00ns) (grouped into LUT with out node select_ln138_18)   --->   "%and_ln138_37 = and i1 %and_ln138_36, i1 %icmp_ln142_18" [./bf16_accl.h:138]   --->   Operation 4108 'and' 'and_ln138_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4109 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln138_18 = select i1 %and_ln138_37, i16 32641, i16 %a_bits_assign_18_load" [./bf16_accl.h:138]   --->   Operation 4109 'select' 'select_ln138_18' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4110 [1/1] (0.84ns)   --->   "%icmp_ln158_36 = icmp_ne  i8 %ea_18, i8 0" [./bf16_accl.h:158]   --->   Operation 4110 'icmp' 'icmp_ln158_36' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4111 [1/1] (0.00ns)   --->   "%or_ln158_35 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %ma_18" [./bf16_accl.h:158]   --->   Operation 4111 'bitconcatenate' 'or_ln158_35' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4112 [1/1] (0.39ns)   --->   "%select_ln158_36 = select i1 %icmp_ln158_36, i8 %or_ln158_35, i8 %zext_ln129_36" [./bf16_accl.h:158]   --->   Operation 4112 'select' 'select_ln158_36' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4113 [1/1] (0.00ns)   --->   "%A_36 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln158_36, i8 0" [./bf16_accl.h:159]   --->   Operation 4113 'bitconcatenate' 'A_36' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4114 [1/1] (0.00ns)   --->   "%B_36 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln158_37, i8 0" [./bf16_accl.h:159]   --->   Operation 4114 'bitconcatenate' 'B_36' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4115 [1/1] (0.84ns)   --->   "%icmp_ln162_18 = icmp_eq  i8 %ea_18, i8 0" [./bf16_accl.h:162]   --->   Operation 4115 'icmp' 'icmp_ln162_18' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4116 [1/1] (0.39ns)   --->   "%ea1_18 = select i1 %icmp_ln162_18, i8 1, i8 %ea_18" [./bf16_accl.h:162]   --->   Operation 4116 'select' 'ea1_18' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4117 [1/1] (0.84ns)   --->   "%icmp_ln166_18 = icmp_ult  i8 %ea1_18, i8 %eb1_18" [./bf16_accl.h:166]   --->   Operation 4117 'icmp' 'icmp_ln166_18' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4118 [1/1] (0.28ns)   --->   "%xor_ln166_18 = xor i1 %icmp_ln166_18, i1 1" [./bf16_accl.h:166]   --->   Operation 4118 'xor' 'xor_ln166_18' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4119 [1/1] (0.00ns) (grouped into LUT with out node maxe_163)   --->   "%maxe_162 = select i1 %xor_ln166_18, i8 %ea_18, i8 %eb_18" [./bf16_accl.h:166]   --->   Operation 4119 'select' 'maxe_162' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4120 [1/1] (0.00ns)   --->   "%zext_ln167_36 = zext i8 %ea1_18" [./bf16_accl.h:167]   --->   Operation 4120 'zext' 'zext_ln167_36' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4121 [1/1] (0.00ns)   --->   "%zext_ln167_37 = zext i8 %eb1_18" [./bf16_accl.h:167]   --->   Operation 4121 'zext' 'zext_ln167_37' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4122 [1/1] (0.76ns)   --->   "%sub_ln167_36 = sub i9 %zext_ln167_36, i9 %zext_ln167_37" [./bf16_accl.h:167]   --->   Operation 4122 'sub' 'sub_ln167_36' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4123 [1/1] (0.76ns)   --->   "%sub_ln167_37 = sub i9 %zext_ln167_37, i9 %zext_ln167_36" [./bf16_accl.h:167]   --->   Operation 4123 'sub' 'sub_ln167_37' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4124 [1/1] (0.39ns)   --->   "%diff_18 = select i1 %xor_ln166_18, i9 %sub_ln167_36, i9 %sub_ln167_37" [./bf16_accl.h:167]   --->   Operation 4124 'select' 'diff_18' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4125 [1/1] (0.00ns)   --->   "%sext_ln167_18 = sext i9 %diff_18" [./bf16_accl.h:167]   --->   Operation 4125 'sext' 'sext_ln167_18' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4126 [1/1] (0.88ns)   --->   "%icmp_ln172_18 = icmp_sgt  i9 %diff_18, i9 11" [./bf16_accl.h:172]   --->   Operation 4126 'icmp' 'icmp_ln172_18' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4127 [1/1] (0.00ns) (grouped into LUT with out node select_ln172_18)   --->   "%select_ln174_18 = select i1 %xor_ln166_18, i16 %a_bits_assign_18_load, i16 %e_b_18" [./bf16_accl.h:174]   --->   Operation 4127 'select' 'select_ln174_18' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4128 [1/1] (0.84ns)   --->   "%icmp_ln178_18 = icmp_ult  i8 %ea1_18, i8 %eb1_18" [./bf16_accl.h:178]   --->   Operation 4128 'icmp' 'icmp_ln178_18' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4129 [1/1] (0.39ns) (out node of the LUT)   --->   "%maxe_163 = select i1 %icmp_ln178_18, i8 %eb_18, i8 %maxe_162" [./bf16_accl.h:178]   --->   Operation 4129 'select' 'maxe_163' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4130 [1/1] (0.00ns)   --->   "%zext_ln178_54 = zext i8 %maxe_163" [./bf16_accl.h:178]   --->   Operation 4130 'zext' 'zext_ln178_54' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4131 [1/1] (0.35ns)   --->   "%B_37 = select i1 %icmp_ln178_18, i16 %A_36, i16 %B_36" [./bf16_accl.h:178]   --->   Operation 4131 'select' 'B_37' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4132 [1/1] (0.35ns)   --->   "%A_37 = select i1 %icmp_ln178_18, i16 %B_36, i16 %A_36" [./bf16_accl.h:178]   --->   Operation 4132 'select' 'A_37' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4133 [1/1] (0.00ns)   --->   "%zext_ln178_56 = zext i16 %A_37" [./bf16_accl.h:178]   --->   Operation 4133 'zext' 'zext_ln178_56' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4134 [1/1] (0.17ns)   --->   "%sb_18 = select i1 %icmp_ln178_18, i1 %tmp_266, i1 %tmp_267" [./bf16_accl.h:178]   --->   Operation 4134 'select' 'sb_18' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4135 [1/1] (0.17ns)   --->   "%sa_18 = select i1 %icmp_ln178_18, i1 %tmp_267, i1 %tmp_266" [./bf16_accl.h:178]   --->   Operation 4135 'select' 'sa_18' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4136 [1/1] (0.00ns)   --->   "%tmp_270 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %diff_18, i32 1, i32 8" [./bf16_accl.h:182]   --->   Operation 4136 'partselect' 'tmp_270' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4137 [1/1] (0.84ns)   --->   "%icmp_ln182_18 = icmp_slt  i8 %tmp_270, i8 1" [./bf16_accl.h:182]   --->   Operation 4137 'icmp' 'icmp_ln182_18' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4138 [1/1] (0.88ns)   --->   "%icmp_ln184_18 = icmp_eq  i9 %diff_18, i9 0" [./bf16_accl.h:184]   --->   Operation 4138 'icmp' 'icmp_ln184_18' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4139 [1/1] (0.00ns) (grouped into LUT with out node B_aln_56)   --->   "%lshr_ln184_17 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %B_37, i32 1, i32 15" [./bf16_accl.h:184]   --->   Operation 4139 'partselect' 'lshr_ln184_17' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4140 [1/1] (0.00ns) (grouped into LUT with out node B_aln_56)   --->   "%zext_ln184_18 = zext i15 %lshr_ln184_17" [./bf16_accl.h:184]   --->   Operation 4140 'zext' 'zext_ln184_18' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4141 [1/1] (0.00ns) (grouped into LUT with out node B_aln_56)   --->   "%B_aln_54 = select i1 %icmp_ln184_18, i16 %B_37, i16 %zext_ln184_18" [./bf16_accl.h:184]   --->   Operation 4141 'select' 'B_aln_54' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4142 [1/1] (0.00ns) (grouped into LUT with out node add_ln191_18)   --->   "%shl_ln191_18 = shl i32 1, i32 %sext_ln167_18" [./bf16_accl.h:191]   --->   Operation 4142 'shl' 'shl_ln191_18' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4143 [1/1] (0.00ns) (grouped into LUT with out node add_ln191_18)   --->   "%trunc_ln191_18 = trunc i32 %shl_ln191_18" [./bf16_accl.h:191]   --->   Operation 4143 'trunc' 'trunc_ln191_18' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4144 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln191_18 = add i16 %trunc_ln191_18, i16 65535" [./bf16_accl.h:191]   --->   Operation 4144 'add' 'add_ln191_18' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4145 [1/1] (0.00ns) (grouped into LUT with out node sticky_36)   --->   "%lost_18 = and i16 %add_ln191_18, i16 %B_37" [./bf16_accl.h:191]   --->   Operation 4145 'and' 'lost_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4146 [1/1] (1.10ns) (out node of the LUT)   --->   "%sticky_36 = icmp_ne  i16 %lost_18, i16 0" [./bf16_accl.h:192]   --->   Operation 4146 'icmp' 'sticky_36' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4147 [1/1] (0.00ns) (grouped into LUT with out node B_aln_56)   --->   "%sext_ln167_18cast = trunc i32 %sext_ln167_18" [./bf16_accl.h:193]   --->   Operation 4147 'trunc' 'sext_ln167_18cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4148 [1/1] (0.00ns) (grouped into LUT with out node B_aln_56)   --->   "%B_aln_55 = lshr i16 %B_37, i16 %sext_ln167_18cast" [./bf16_accl.h:193]   --->   Operation 4148 'lshr' 'B_aln_55' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4149 [1/1] (0.90ns) (out node of the LUT)   --->   "%B_aln_56 = select i1 %icmp_ln182_18, i16 %B_aln_54, i16 %B_aln_55" [./bf16_accl.h:182]   --->   Operation 4149 'select' 'B_aln_56' <Predicate = true> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4150 [1/1] (0.00ns)   --->   "%zext_ln181_18 = zext i16 %B_aln_56" [./bf16_accl.h:181]   --->   Operation 4150 'zext' 'zext_ln181_18' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4151 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_18)   --->   "%xor_ln182_18 = xor i1 %icmp_ln182_18, i1 1" [./bf16_accl.h:182]   --->   Operation 4151 'xor' 'xor_ln182_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4152 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_18)   --->   "%sticky_37 = and i1 %sticky_36, i1 %xor_ln182_18" [./bf16_accl.h:182]   --->   Operation 4152 'and' 'sticky_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4153 [1/1] (0.28ns)   --->   "%xor_ln200_18 = xor i1 %sa_18, i1 %sb_18" [./bf16_accl.h:200]   --->   Operation 4153 'xor' 'xor_ln200_18' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4154 [1/1] (0.85ns)   --->   "%M_144 = add i17 %zext_ln181_18, i17 %zext_ln178_56" [./bf16_accl.h:201]   --->   Operation 4154 'add' 'M_144' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4155 [1/1] (0.00ns) (grouped into LUT with out node M_148)   --->   "%zext_ln198_36 = zext i17 %M_144" [./bf16_accl.h:198]   --->   Operation 4155 'zext' 'zext_ln198_36' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4156 [1/1] (1.10ns)   --->   "%icmp_ln203_18 = icmp_ult  i16 %A_37, i16 %B_aln_56" [./bf16_accl.h:203]   --->   Operation 4156 'icmp' 'icmp_ln203_18' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4157 [1/1] (0.28ns)   --->   "%xor_ln203_18 = xor i1 %icmp_ln203_18, i1 1" [./bf16_accl.h:203]   --->   Operation 4157 'xor' 'xor_ln203_18' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4158 [1/1] (0.85ns)   --->   "%M_145 = sub i17 %zext_ln178_56, i17 %zext_ln181_18" [./bf16_accl.h:203]   --->   Operation 4158 'sub' 'M_145' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4159 [1/1] (0.85ns)   --->   "%M_146 = sub i17 %zext_ln181_18, i17 %zext_ln178_56" [./bf16_accl.h:204]   --->   Operation 4159 'sub' 'M_146' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4160 [1/1] (0.00ns) (grouped into LUT with out node M_148)   --->   "%M_147 = select i1 %xor_ln203_18, i17 %M_145, i17 %M_146" [./bf16_accl.h:203]   --->   Operation 4160 'select' 'M_147' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4161 [1/1] (0.00ns) (grouped into LUT with out node M_148)   --->   "%sext_ln203_18 = sext i17 %M_147" [./bf16_accl.h:203]   --->   Operation 4161 'sext' 'sext_ln203_18' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4162 [1/1] (0.00ns) (grouped into LUT with out node s_77)   --->   "%s_76 = select i1 %xor_ln203_18, i1 %sa_18, i1 %sb_18" [./bf16_accl.h:203]   --->   Operation 4162 'select' 's_76' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4163 [1/1] (0.35ns) (out node of the LUT)   --->   "%M_148 = select i1 %xor_ln200_18, i18 %sext_ln203_18, i18 %zext_ln198_36" [./bf16_accl.h:200]   --->   Operation 4163 'select' 'M_148' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4164 [1/1] (0.17ns) (out node of the LUT)   --->   "%s_77 = select i1 %xor_ln200_18, i1 %s_76, i1 %sb_18" [./bf16_accl.h:200]   --->   Operation 4164 'select' 's_77' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4165 [1/1] (1.08ns)   --->   "%icmp_ln207_18 = icmp_eq  i18 %M_148, i18 0" [./bf16_accl.h:207]   --->   Operation 4165 'icmp' 'icmp_ln207_18' <Predicate = true> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4166 [1/1] (0.00ns)   --->   "%tmp_271 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %M_148, i32 16, i32 17" [./bf16_accl.h:217]   --->   Operation 4166 'partselect' 'tmp_271' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4167 [1/1] (0.44ns)   --->   "%icmp_ln217_18 = icmp_ne  i2 %tmp_271, i2 0" [./bf16_accl.h:217]   --->   Operation 4167 'icmp' 'icmp_ln217_18' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4168 [1/1] (0.00ns)   --->   "%trunc_ln217_17 = partselect i17 @_ssdm_op_PartSelect.i17.i18.i32.i32, i18 %M_148, i32 1, i32 17" [./bf16_accl.h:217]   --->   Operation 4168 'partselect' 'trunc_ln217_17' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4169 [1/1] (0.00ns)   --->   "%sext_ln217_18 = sext i17 %trunc_ln217_17" [./bf16_accl.h:217]   --->   Operation 4169 'sext' 'sext_ln217_18' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4170 [1/1] (0.76ns)   --->   "%maxe_164 = add i9 %zext_ln178_54, i9 1" [./bf16_accl.h:217]   --->   Operation 4170 'add' 'maxe_164' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4171 [1/1] (0.39ns)   --->   "%maxe_165 = select i1 %icmp_ln217_18, i9 %maxe_164, i9 %zext_ln178_54" [./bf16_accl.h:217]   --->   Operation 4171 'select' 'maxe_165' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4172 [1/1] (0.00ns)   --->   "%zext_ln217_18 = zext i9 %maxe_165" [./bf16_accl.h:217]   --->   Operation 4172 'zext' 'zext_ln217_18' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4173 [1/1] (0.36ns)   --->   "%M_149 = select i1 %icmp_ln217_18, i18 %sext_ln217_18, i18 %M_148" [./bf16_accl.h:217]   --->   Operation 4173 'select' 'M_149' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4174 [1/1] (0.00ns)   --->   "%sext_ln198_18 = sext i18 %M_149" [./bf16_accl.h:198]   --->   Operation 4174 'sext' 'sext_ln198_18' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4175 [1/1] (0.00ns)   --->   "%zext_ln198_37 = zext i31 %sext_ln198_18" [./bf16_accl.h:198]   --->   Operation 4175 'zext' 'zext_ln198_37' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4176 [1/1] (0.00ns) (grouped into LUT with out node M_151)   --->   "%trunc_ln198_36 = trunc i18 %M_149" [./bf16_accl.h:198]   --->   Operation 4176 'trunc' 'trunc_ln198_36' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4177 [1/1] (0.00ns)   --->   "%tmp_272 = partselect i3 @_ssdm_op_PartSelect.i3.i18.i32.i32, i18 %M_149, i32 15, i32 17" [./bf16_accl.h:220]   --->   Operation 4177 'partselect' 'tmp_272' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4178 [1/1] (0.58ns)   --->   "%icmp_ln220_36 = icmp_eq  i3 %tmp_272, i3 0" [./bf16_accl.h:220]   --->   Operation 4178 'icmp' 'icmp_ln220_36' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4179 [1/1] (0.88ns)   --->   "%icmp_ln220_37 = icmp_eq  i9 %maxe_165, i9 0" [./bf16_accl.h:220]   --->   Operation 4179 'icmp' 'icmp_ln220_37' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4180 [1/1] (0.00ns)   --->   "%tmp_79 = ctlz i32 @llvm.ctlz.i32, i32 %zext_ln198_37, i1 1" [./bf16_accl.h:20]   --->   Operation 4180 'ctlz' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4181 [1/1] (1.01ns)   --->   "%lz_36 = add i32 %tmp_79, i32 4294967280" [./bf16_accl.h:221]   --->   Operation 4181 'add' 'lz_36' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4182 [1/1] (0.99ns)   --->   "%icmp_ln222_18 = icmp_sgt  i32 %lz_36, i32 0" [./bf16_accl.h:222]   --->   Operation 4182 'icmp' 'icmp_ln222_18' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4183 [1/1] (0.00ns)   --->   "%zext_ln223_18 = zext i9 %maxe_165" [./bf16_accl.h:223]   --->   Operation 4183 'zext' 'zext_ln223_18' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4184 [1/1] (0.99ns)   --->   "%icmp_ln223_18 = icmp_slt  i32 %lz_36, i32 %zext_ln223_18" [./bf16_accl.h:223]   --->   Operation 4184 'icmp' 'icmp_ln223_18' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4185 [1/1] (0.00ns) (grouped into LUT with out node lz_37)   --->   "%xor_ln223_18 = xor i1 %icmp_ln223_18, i1 1" [./bf16_accl.h:223]   --->   Operation 4185 'xor' 'xor_ln223_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4186 [1/1] (0.44ns) (out node of the LUT)   --->   "%lz_37 = select i1 %xor_ln223_18, i32 %zext_ln223_18, i32 %lz_36" [./bf16_accl.h:223]   --->   Operation 4186 'select' 'lz_37' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4187 [1/1] (0.00ns) (grouped into LUT with out node M_151)   --->   "%M_150 = shl i32 %zext_ln198_37, i32 %lz_37" [./bf16_accl.h:224]   --->   Operation 4187 'shl' 'M_150' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4188 [1/1] (0.00ns) (grouped into LUT with out node M_151)   --->   "%trunc_ln198_37 = trunc i32 %M_150" [./bf16_accl.h:198]   --->   Operation 4188 'trunc' 'trunc_ln198_37' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4189 [1/1] (0.00ns)   --->   "%trunc_ln225_18 = trunc i32 %lz_37" [./bf16_accl.h:225]   --->   Operation 4189 'trunc' 'trunc_ln225_18' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4190 [1/1] (0.85ns)   --->   "%maxe_166 = sub i16 %zext_ln217_18, i16 %trunc_ln225_18" [./bf16_accl.h:225]   --->   Operation 4190 'sub' 'maxe_166' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4191 [1/1] (0.00ns) (grouped into LUT with out node and_ln222_37)   --->   "%xor_ln220_18 = xor i1 %icmp_ln220_37, i1 1" [./bf16_accl.h:220]   --->   Operation 4191 'xor' 'xor_ln220_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4192 [1/1] (0.00ns) (grouped into LUT with out node and_ln222_37)   --->   "%and_ln222_36 = and i1 %icmp_ln222_18, i1 %xor_ln220_18" [./bf16_accl.h:222]   --->   Operation 4192 'and' 'and_ln222_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4193 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln222_37 = and i1 %and_ln222_36, i1 %icmp_ln220_36" [./bf16_accl.h:222]   --->   Operation 4193 'and' 'and_ln222_37' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4194 [1/1] (0.00ns) (grouped into LUT with out node maxe_168)   --->   "%maxe_167 = select i1 %and_ln222_37, i16 %maxe_166, i16 %zext_ln217_18" [./bf16_accl.h:222]   --->   Operation 4194 'select' 'maxe_167' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4195 [1/1] (0.00ns) (grouped into LUT with out node maxe_168)   --->   "%and_ln220_18 = and i1 %icmp_ln220_36, i1 %icmp_ln220_37" [./bf16_accl.h:220]   --->   Operation 4195 'and' 'and_ln220_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4196 [1/1] (0.35ns) (out node of the LUT)   --->   "%maxe_168 = select i1 %and_ln220_18, i16 0, i16 %maxe_167" [./bf16_accl.h:220]   --->   Operation 4196 'select' 'maxe_168' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4197 [1/1] (1.38ns) (out node of the LUT)   --->   "%M_151 = select i1 %and_ln222_37, i16 %trunc_ln198_37, i16 %trunc_ln198_36" [./bf16_accl.h:222]   --->   Operation 4197 'select' 'M_151' <Predicate = true> <Delay = 1.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4198 [1/1] (0.00ns) (grouped into LUT with out node round_up_57)   --->   "%round_up_55 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_151, i32 8" [./bf16_accl.h:230]   --->   Operation 4198 'bitselect' 'round_up_55' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4199 [1/1] (0.00ns)   --->   "%frac_keep_18 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %M_151, i32 8, i32 15" [./bf16_accl.h:230]   --->   Operation 4199 'partselect' 'frac_keep_18' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4200 [1/1] (0.00ns)   --->   "%trunc_ln231_17 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %M_151, i32 8, i32 14" [./bf16_accl.h:231]   --->   Operation 4200 'partselect' 'trunc_ln231_17' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4201 [1/1] (0.00ns)   --->   "%zext_ln231_18 = zext i8 %frac_keep_18" [./bf16_accl.h:231]   --->   Operation 4201 'zext' 'zext_ln231_18' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4202 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_18)   --->   "%tmp_140 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %sticky_37" [./bf16_accl.h:240]   --->   Operation 4202 'bitconcatenate' 'tmp_140' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4203 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_18)   --->   "%trunc_ln240_18 = trunc i16 %M_151" [./bf16_accl.h:240]   --->   Operation 4203 'trunc' 'trunc_ln240_18' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4204 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_18)   --->   "%or_ln240_66 = or i2 %trunc_ln240_18, i2 %tmp_140" [./bf16_accl.h:240]   --->   Operation 4204 'or' 'or_ln240_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4205 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_18)   --->   "%tmp_274 = partselect i5 @_ssdm_op_PartSelect.i5.i16.i32.i32, i16 %M_151, i32 2, i32 6" [./bf16_accl.h:240]   --->   Operation 4205 'partselect' 'tmp_274' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4206 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_18)   --->   "%or_ln240_17 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %tmp_274, i2 %or_ln240_66" [./bf16_accl.h:240]   --->   Operation 4206 'bitconcatenate' 'or_ln240_17' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4207 [1/1] (0.81ns) (out node of the LUT)   --->   "%icmp_ln240_18 = icmp_ne  i7 %or_ln240_17, i7 0" [./bf16_accl.h:240]   --->   Operation 4207 'icmp' 'icmp_ln240_18' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4208 [1/1] (0.00ns) (grouped into LUT with out node round_up_57)   --->   "%round_up_56 = or i1 %icmp_ln240_18, i1 %round_up_55" [./bf16_accl.h:240]   --->   Operation 4208 'or' 'round_up_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4209 [1/1] (0.00ns) (grouped into LUT with out node round_up_57)   --->   "%tmp_275 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_151, i32 7" [./bf16_accl.h:244]   --->   Operation 4209 'bitselect' 'tmp_275' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4210 [1/1] (0.28ns) (out node of the LUT)   --->   "%round_up_57 = and i1 %round_up_56, i1 %tmp_275" [./bf16_accl.h:244]   --->   Operation 4210 'and' 'round_up_57' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4211 [1/1] (0.00ns)   --->   "%zext_ln238_18 = zext i1 %round_up_57" [./bf16_accl.h:238]   --->   Operation 4211 'zext' 'zext_ln238_18' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4212 [1/1] (0.00ns)   --->   "%zext_ln244_36 = zext i1 %round_up_57" [./bf16_accl.h:244]   --->   Operation 4212 'zext' 'zext_ln244_36' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4213 [1/1] (0.00ns)   --->   "%zext_ln244_37 = zext i1 %round_up_57" [./bf16_accl.h:244]   --->   Operation 4213 'zext' 'zext_ln244_37' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4214 [1/1] (0.76ns)   --->   "%rounded_18 = add i9 %zext_ln238_18, i9 %zext_ln231_18" [./bf16_accl.h:244]   --->   Operation 4214 'add' 'rounded_18' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4215 [1/1] (0.76ns)   --->   "%add_ln244_19 = add i8 %zext_ln244_37, i8 %frac_keep_18" [./bf16_accl.h:244]   --->   Operation 4215 'add' 'add_ln244_19' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4216 [1/1] (0.00ns)   --->   "%tmp_276 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %rounded_18, i32 8" [./bf16_accl.h:247]   --->   Operation 4216 'bitselect' 'tmp_276' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4217 [1/1] (0.85ns)   --->   "%maxe_169 = add i16 %maxe_168, i16 1" [./bf16_accl.h:247]   --->   Operation 4217 'add' 'maxe_169' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4218 [1/1] (0.35ns)   --->   "%maxe_170 = select i1 %tmp_276, i16 %maxe_169, i16 %maxe_168" [./bf16_accl.h:247]   --->   Operation 4218 'select' 'maxe_170' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4219 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_37)   --->   "%trunc_ln247_17 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %add_ln244_19, i32 1, i32 7" [./bf16_accl.h:247]   --->   Operation 4219 'partselect' 'trunc_ln247_17' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4220 [1/1] (0.77ns)   --->   "%add_ln247_36 = add i7 %zext_ln244_36, i7 %trunc_ln231_17" [./bf16_accl.h:247]   --->   Operation 4220 'add' 'add_ln247_36' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4221 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_37)   --->   "%m7_18 = select i1 %tmp_276, i7 %trunc_ln247_17, i7 %add_ln247_36" [./bf16_accl.h:247]   --->   Operation 4221 'select' 'm7_18' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4222 [1/1] (1.10ns)   --->   "%icmp_ln250_18 = icmp_ugt  i16 %maxe_170, i16 254" [./bf16_accl.h:250]   --->   Operation 4222 'icmp' 'icmp_ln250_18' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4223 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_18)   --->   "%shl_ln23_34 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i15, i1 %s_77, i15 0" [./bf16_accl.h:23]   --->   Operation 4223 'bitconcatenate' 'shl_ln23_34' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4224 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_18)   --->   "%or_ln23_36 = or i16 %shl_ln23_34, i16 32640" [./bf16_accl.h:23]   --->   Operation 4224 'or' 'or_ln23_36' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4225 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_37)   --->   "%shl_ln23_35 = shl i16 %maxe_170, i16 7" [./bf16_accl.h:23]   --->   Operation 4225 'shl' 'shl_ln23_35' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4226 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_37)   --->   "%tmp162 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i8.i7, i1 %s_77, i8 0, i7 %m7_18" [./bf16_accl.h:23]   --->   Operation 4226 'bitconcatenate' 'tmp162' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4227 [1/1] (0.36ns) (out node of the LUT)   --->   "%or_ln23_37 = or i16 %tmp162, i16 %shl_ln23_35" [./bf16_accl.h:23]   --->   Operation 4227 'or' 'or_ln23_37' <Predicate = true> <Delay = 0.36> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4228 [1/1] (0.28ns)   --->   "%or_ln142_50 = or i1 %icmp_ln134_18, i1 %or_ln142_18" [./bf16_accl.h:142]   --->   Operation 4228 'or' 'or_ln142_50' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4229 [1/1] (0.28ns)   --->   "%or_ln145_85 = or i1 %or_ln142_50, i1 %icmp_ln145_18" [./bf16_accl.h:145]   --->   Operation 4229 'or' 'or_ln145_85' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4230 [1/1] (0.00ns) (grouped into LUT with out node select_ln172_18)   --->   "%xor_ln145_18 = xor i1 %or_ln145_85, i1 1" [./bf16_accl.h:145]   --->   Operation 4230 'xor' 'xor_ln145_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4231 [1/1] (0.00ns) (grouped into LUT with out node select_ln172_18)   --->   "%and_ln172_18 = and i1 %icmp_ln172_18, i1 %xor_ln145_18" [./bf16_accl.h:172]   --->   Operation 4231 'and' 'and_ln172_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4232 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln172_18 = select i1 %and_ln172_18, i16 %select_ln174_18, i16 %or_ln23_37" [./bf16_accl.h:172]   --->   Operation 4232 'select' 'select_ln172_18' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4233 [1/1] (0.28ns)   --->   "%or_ln172_18 = or i1 %or_ln145_85, i1 %icmp_ln172_18" [./bf16_accl.h:172]   --->   Operation 4233 'or' 'or_ln172_18' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4234 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_18)   --->   "%or_ln207_18 = or i1 %or_ln172_18, i1 %icmp_ln207_18" [./bf16_accl.h:207]   --->   Operation 4234 'or' 'or_ln207_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4235 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_18)   --->   "%xor_ln207_18 = xor i1 %or_ln207_18, i1 1" [./bf16_accl.h:207]   --->   Operation 4235 'xor' 'xor_ln207_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4236 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_18)   --->   "%and_ln250_18 = and i1 %icmp_ln250_18, i1 %xor_ln207_18" [./bf16_accl.h:250]   --->   Operation 4236 'and' 'and_ln250_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4237 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln250_18 = select i1 %and_ln250_18, i16 %or_ln23_36, i16 %select_ln172_18" [./bf16_accl.h:250]   --->   Operation 4237 'select' 'select_ln250_18' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4238 [1/1] (0.00ns) (grouped into LUT with out node select_ln135_18)   --->   "%and_ln135_36 = and i1 %icmp_ln134_18, i1 %icmp_ln135_18" [./bf16_accl.h:135]   --->   Operation 4238 'and' 'and_ln135_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4239 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln135_18 = select i1 %and_ln135_36, i16 %select_ln138_18, i16 %select_ln250_18" [./bf16_accl.h:135]   --->   Operation 4239 'select' 'select_ln135_18' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4240 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_18)   --->   "%xor_ln135_18 = xor i1 %icmp_ln135_18, i1 1" [./bf16_accl.h:135]   --->   Operation 4240 'xor' 'xor_ln135_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4241 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_18)   --->   "%and_ln135_37 = and i1 %icmp_ln134_18, i1 %xor_ln135_18" [./bf16_accl.h:135]   --->   Operation 4241 'and' 'and_ln135_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4242 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_18)   --->   "%xor_ln142_18 = xor i1 %or_ln142_50, i1 1" [./bf16_accl.h:142]   --->   Operation 4242 'xor' 'xor_ln142_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4243 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_18)   --->   "%and_ln145_18 = and i1 %icmp_ln145_18, i1 %xor_ln142_18" [./bf16_accl.h:145]   --->   Operation 4243 'and' 'and_ln145_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4244 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_18)   --->   "%or_ln145_86 = or i1 %and_ln135_37, i1 %and_ln145_18" [./bf16_accl.h:145]   --->   Operation 4244 'or' 'or_ln145_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4245 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln145_18 = select i1 %or_ln145_86, i16 %a_bits_assign_18_load, i16 %select_ln135_18" [./bf16_accl.h:145]   --->   Operation 4245 'select' 'select_ln145_18' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4246 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_18)   --->   "%xor_ln134_18 = xor i1 %icmp_ln134_18, i1 1" [./bf16_accl.h:134]   --->   Operation 4246 'xor' 'xor_ln134_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4247 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_18)   --->   "%and_ln142_18 = and i1 %or_ln142_18, i1 %xor_ln134_18" [./bf16_accl.h:142]   --->   Operation 4247 'and' 'and_ln142_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4248 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_18)   --->   "%select_ln142_18 = select i1 %and_ln142_18, i16 %e_b_18, i16 %select_ln145_18" [./bf16_accl.h:142]   --->   Operation 4248 'select' 'select_ln142_18' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4249 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_18)   --->   "%xor_ln172_18 = xor i1 %or_ln172_18, i1 1" [./bf16_accl.h:172]   --->   Operation 4249 'xor' 'xor_ln172_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4250 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_18)   --->   "%and_ln207_18 = and i1 %icmp_ln207_18, i1 %xor_ln172_18" [./bf16_accl.h:207]   --->   Operation 4250 'and' 'and_ln207_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4251 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln207_18 = select i1 %and_ln207_18, i16 0, i16 %select_ln142_18" [./bf16_accl.h:207]   --->   Operation 4251 'select' 'select_ln207_18' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4252 [1/1] (0.00ns)   --->   "%tmp_277 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_assign_19_load, i32 15" [./bf16_accl.h:127]   --->   Operation 4252 'bitselect' 'tmp_277' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4253 [1/1] (0.00ns)   --->   "%ea_19 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %a_bits_assign_19_load, i32 7, i32 14" [./bf16_accl.h:128]   --->   Operation 4253 'partselect' 'ea_19' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4254 [1/1] (0.00ns)   --->   "%zext_ln129_38 = zext i7 %ma_19" [./bf16_accl.h:129]   --->   Operation 4254 'zext' 'zext_ln129_38' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4255 [1/1] (0.84ns)   --->   "%icmp_ln134_19 = icmp_eq  i8 %ea_19, i8 255" [./bf16_accl.h:134]   --->   Operation 4255 'icmp' 'icmp_ln134_19' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4256 [1/1] (0.81ns)   --->   "%icmp_ln135_19 = icmp_eq  i7 %ma_19, i7 0" [./bf16_accl.h:135]   --->   Operation 4256 'icmp' 'icmp_ln135_19' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4257 [1/1] (0.84ns)   --->   "%icmp_ln142_19 = icmp_eq  i8 %eb_19, i8 255" [./bf16_accl.h:142]   --->   Operation 4257 'icmp' 'icmp_ln142_19' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4258 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144_19)   --->   "%trunc_ln144_18 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %a_bits_assign_19_load, i32 7, i32 13" [./bf16_accl.h:144]   --->   Operation 4258 'partselect' 'trunc_ln144_18' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4259 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144_19)   --->   "%or_ln144_49 = or i7 %trunc_ln144_18, i7 %ma_19" [./bf16_accl.h:144]   --->   Operation 4259 'or' 'or_ln144_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4260 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144_19)   --->   "%tmp_279 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_assign_19_load, i32 14" [./bf16_accl.h:144]   --->   Operation 4260 'bitselect' 'tmp_279' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4261 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144_19)   --->   "%or_ln144_18 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_279, i7 %or_ln144_49" [./bf16_accl.h:144]   --->   Operation 4261 'bitconcatenate' 'or_ln144_18' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4262 [1/1] (0.84ns) (out node of the LUT)   --->   "%icmp_ln144_19 = icmp_eq  i8 %or_ln144_18, i8 0" [./bf16_accl.h:144]   --->   Operation 4262 'icmp' 'icmp_ln144_19' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4263 [1/1] (0.28ns)   --->   "%or_ln142_19 = or i1 %icmp_ln142_19, i1 %icmp_ln144_19" [./bf16_accl.h:142]   --->   Operation 4263 'or' 'or_ln142_19' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4264 [1/1] (0.00ns) (grouped into LUT with out node select_ln138_19)   --->   "%xor_ln138_19 = xor i1 %tmp_277, i1 %tmp_278" [./bf16_accl.h:138]   --->   Operation 4264 'xor' 'xor_ln138_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4265 [1/1] (0.00ns) (grouped into LUT with out node select_ln138_19)   --->   "%and_ln138_38 = and i1 %icmp_ln138_19, i1 %xor_ln138_19" [./bf16_accl.h:138]   --->   Operation 4265 'and' 'and_ln138_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4266 [1/1] (0.00ns) (grouped into LUT with out node select_ln138_19)   --->   "%and_ln138_39 = and i1 %and_ln138_38, i1 %icmp_ln142_19" [./bf16_accl.h:138]   --->   Operation 4266 'and' 'and_ln138_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4267 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln138_19 = select i1 %and_ln138_39, i16 32641, i16 %a_bits_assign_19_load" [./bf16_accl.h:138]   --->   Operation 4267 'select' 'select_ln138_19' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4268 [1/1] (0.84ns)   --->   "%icmp_ln158_38 = icmp_ne  i8 %ea_19, i8 0" [./bf16_accl.h:158]   --->   Operation 4268 'icmp' 'icmp_ln158_38' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4269 [1/1] (0.00ns)   --->   "%or_ln158_37 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %ma_19" [./bf16_accl.h:158]   --->   Operation 4269 'bitconcatenate' 'or_ln158_37' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4270 [1/1] (0.39ns)   --->   "%select_ln158_38 = select i1 %icmp_ln158_38, i8 %or_ln158_37, i8 %zext_ln129_38" [./bf16_accl.h:158]   --->   Operation 4270 'select' 'select_ln158_38' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4271 [1/1] (0.00ns)   --->   "%A_38 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln158_38, i8 0" [./bf16_accl.h:159]   --->   Operation 4271 'bitconcatenate' 'A_38' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4272 [1/1] (0.00ns)   --->   "%B_38 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln158_39, i8 0" [./bf16_accl.h:159]   --->   Operation 4272 'bitconcatenate' 'B_38' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4273 [1/1] (0.84ns)   --->   "%icmp_ln162_19 = icmp_eq  i8 %ea_19, i8 0" [./bf16_accl.h:162]   --->   Operation 4273 'icmp' 'icmp_ln162_19' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4274 [1/1] (0.39ns)   --->   "%ea1_19 = select i1 %icmp_ln162_19, i8 1, i8 %ea_19" [./bf16_accl.h:162]   --->   Operation 4274 'select' 'ea1_19' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4275 [1/1] (0.84ns)   --->   "%icmp_ln166_19 = icmp_ult  i8 %ea1_19, i8 %eb1_19" [./bf16_accl.h:166]   --->   Operation 4275 'icmp' 'icmp_ln166_19' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4276 [1/1] (0.28ns)   --->   "%xor_ln166_19 = xor i1 %icmp_ln166_19, i1 1" [./bf16_accl.h:166]   --->   Operation 4276 'xor' 'xor_ln166_19' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4277 [1/1] (0.00ns) (grouped into LUT with out node maxe_172)   --->   "%maxe_171 = select i1 %xor_ln166_19, i8 %ea_19, i8 %eb_19" [./bf16_accl.h:166]   --->   Operation 4277 'select' 'maxe_171' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4278 [1/1] (0.00ns)   --->   "%zext_ln167_38 = zext i8 %ea1_19" [./bf16_accl.h:167]   --->   Operation 4278 'zext' 'zext_ln167_38' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4279 [1/1] (0.00ns)   --->   "%zext_ln167_39 = zext i8 %eb1_19" [./bf16_accl.h:167]   --->   Operation 4279 'zext' 'zext_ln167_39' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4280 [1/1] (0.76ns)   --->   "%sub_ln167_38 = sub i9 %zext_ln167_38, i9 %zext_ln167_39" [./bf16_accl.h:167]   --->   Operation 4280 'sub' 'sub_ln167_38' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4281 [1/1] (0.76ns)   --->   "%sub_ln167_39 = sub i9 %zext_ln167_39, i9 %zext_ln167_38" [./bf16_accl.h:167]   --->   Operation 4281 'sub' 'sub_ln167_39' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4282 [1/1] (0.39ns)   --->   "%diff_19 = select i1 %xor_ln166_19, i9 %sub_ln167_38, i9 %sub_ln167_39" [./bf16_accl.h:167]   --->   Operation 4282 'select' 'diff_19' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4283 [1/1] (0.00ns)   --->   "%sext_ln167_19 = sext i9 %diff_19" [./bf16_accl.h:167]   --->   Operation 4283 'sext' 'sext_ln167_19' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4284 [1/1] (0.88ns)   --->   "%icmp_ln172_19 = icmp_sgt  i9 %diff_19, i9 11" [./bf16_accl.h:172]   --->   Operation 4284 'icmp' 'icmp_ln172_19' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4285 [1/1] (0.00ns) (grouped into LUT with out node select_ln172_19)   --->   "%select_ln174_19 = select i1 %xor_ln166_19, i16 %a_bits_assign_19_load, i16 %e_b_19" [./bf16_accl.h:174]   --->   Operation 4285 'select' 'select_ln174_19' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4286 [1/1] (0.84ns)   --->   "%icmp_ln178_19 = icmp_ult  i8 %ea1_19, i8 %eb1_19" [./bf16_accl.h:178]   --->   Operation 4286 'icmp' 'icmp_ln178_19' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4287 [1/1] (0.39ns) (out node of the LUT)   --->   "%maxe_172 = select i1 %icmp_ln178_19, i8 %eb_19, i8 %maxe_171" [./bf16_accl.h:178]   --->   Operation 4287 'select' 'maxe_172' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4288 [1/1] (0.00ns)   --->   "%zext_ln178_57 = zext i8 %maxe_172" [./bf16_accl.h:178]   --->   Operation 4288 'zext' 'zext_ln178_57' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4289 [1/1] (0.35ns)   --->   "%B_39 = select i1 %icmp_ln178_19, i16 %A_38, i16 %B_38" [./bf16_accl.h:178]   --->   Operation 4289 'select' 'B_39' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4290 [1/1] (0.35ns)   --->   "%A_39 = select i1 %icmp_ln178_19, i16 %B_38, i16 %A_38" [./bf16_accl.h:178]   --->   Operation 4290 'select' 'A_39' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4291 [1/1] (0.00ns)   --->   "%zext_ln178_59 = zext i16 %A_39" [./bf16_accl.h:178]   --->   Operation 4291 'zext' 'zext_ln178_59' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4292 [1/1] (0.17ns)   --->   "%sb_19 = select i1 %icmp_ln178_19, i1 %tmp_277, i1 %tmp_278" [./bf16_accl.h:178]   --->   Operation 4292 'select' 'sb_19' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4293 [1/1] (0.17ns)   --->   "%sa_19 = select i1 %icmp_ln178_19, i1 %tmp_278, i1 %tmp_277" [./bf16_accl.h:178]   --->   Operation 4293 'select' 'sa_19' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4294 [1/1] (0.00ns)   --->   "%tmp_281 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %diff_19, i32 1, i32 8" [./bf16_accl.h:182]   --->   Operation 4294 'partselect' 'tmp_281' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4295 [1/1] (0.84ns)   --->   "%icmp_ln182_19 = icmp_slt  i8 %tmp_281, i8 1" [./bf16_accl.h:182]   --->   Operation 4295 'icmp' 'icmp_ln182_19' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4296 [1/1] (0.88ns)   --->   "%icmp_ln184_19 = icmp_eq  i9 %diff_19, i9 0" [./bf16_accl.h:184]   --->   Operation 4296 'icmp' 'icmp_ln184_19' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4297 [1/1] (0.00ns) (grouped into LUT with out node B_aln_59)   --->   "%lshr_ln184_18 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %B_39, i32 1, i32 15" [./bf16_accl.h:184]   --->   Operation 4297 'partselect' 'lshr_ln184_18' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4298 [1/1] (0.00ns) (grouped into LUT with out node B_aln_59)   --->   "%zext_ln184_19 = zext i15 %lshr_ln184_18" [./bf16_accl.h:184]   --->   Operation 4298 'zext' 'zext_ln184_19' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4299 [1/1] (0.00ns) (grouped into LUT with out node B_aln_59)   --->   "%B_aln_57 = select i1 %icmp_ln184_19, i16 %B_39, i16 %zext_ln184_19" [./bf16_accl.h:184]   --->   Operation 4299 'select' 'B_aln_57' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4300 [1/1] (0.00ns) (grouped into LUT with out node add_ln191_19)   --->   "%shl_ln191_19 = shl i32 1, i32 %sext_ln167_19" [./bf16_accl.h:191]   --->   Operation 4300 'shl' 'shl_ln191_19' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4301 [1/1] (0.00ns) (grouped into LUT with out node add_ln191_19)   --->   "%trunc_ln191_19 = trunc i32 %shl_ln191_19" [./bf16_accl.h:191]   --->   Operation 4301 'trunc' 'trunc_ln191_19' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4302 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln191_19 = add i16 %trunc_ln191_19, i16 65535" [./bf16_accl.h:191]   --->   Operation 4302 'add' 'add_ln191_19' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4303 [1/1] (0.00ns) (grouped into LUT with out node sticky_38)   --->   "%lost_19 = and i16 %add_ln191_19, i16 %B_39" [./bf16_accl.h:191]   --->   Operation 4303 'and' 'lost_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4304 [1/1] (1.10ns) (out node of the LUT)   --->   "%sticky_38 = icmp_ne  i16 %lost_19, i16 0" [./bf16_accl.h:192]   --->   Operation 4304 'icmp' 'sticky_38' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4305 [1/1] (0.00ns) (grouped into LUT with out node B_aln_59)   --->   "%sext_ln167_19cast = trunc i32 %sext_ln167_19" [./bf16_accl.h:193]   --->   Operation 4305 'trunc' 'sext_ln167_19cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4306 [1/1] (0.00ns) (grouped into LUT with out node B_aln_59)   --->   "%B_aln_58 = lshr i16 %B_39, i16 %sext_ln167_19cast" [./bf16_accl.h:193]   --->   Operation 4306 'lshr' 'B_aln_58' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4307 [1/1] (0.90ns) (out node of the LUT)   --->   "%B_aln_59 = select i1 %icmp_ln182_19, i16 %B_aln_57, i16 %B_aln_58" [./bf16_accl.h:182]   --->   Operation 4307 'select' 'B_aln_59' <Predicate = true> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4308 [1/1] (0.00ns)   --->   "%zext_ln181_19 = zext i16 %B_aln_59" [./bf16_accl.h:181]   --->   Operation 4308 'zext' 'zext_ln181_19' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4309 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_19)   --->   "%xor_ln182_19 = xor i1 %icmp_ln182_19, i1 1" [./bf16_accl.h:182]   --->   Operation 4309 'xor' 'xor_ln182_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4310 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_19)   --->   "%sticky_39 = and i1 %sticky_38, i1 %xor_ln182_19" [./bf16_accl.h:182]   --->   Operation 4310 'and' 'sticky_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4311 [1/1] (0.28ns)   --->   "%xor_ln200_19 = xor i1 %sa_19, i1 %sb_19" [./bf16_accl.h:200]   --->   Operation 4311 'xor' 'xor_ln200_19' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4312 [1/1] (0.85ns)   --->   "%M_152 = add i17 %zext_ln181_19, i17 %zext_ln178_59" [./bf16_accl.h:201]   --->   Operation 4312 'add' 'M_152' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4313 [1/1] (0.00ns) (grouped into LUT with out node M_156)   --->   "%zext_ln198_38 = zext i17 %M_152" [./bf16_accl.h:198]   --->   Operation 4313 'zext' 'zext_ln198_38' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4314 [1/1] (1.10ns)   --->   "%icmp_ln203_19 = icmp_ult  i16 %A_39, i16 %B_aln_59" [./bf16_accl.h:203]   --->   Operation 4314 'icmp' 'icmp_ln203_19' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4315 [1/1] (0.28ns)   --->   "%xor_ln203_19 = xor i1 %icmp_ln203_19, i1 1" [./bf16_accl.h:203]   --->   Operation 4315 'xor' 'xor_ln203_19' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4316 [1/1] (0.85ns)   --->   "%M_153 = sub i17 %zext_ln178_59, i17 %zext_ln181_19" [./bf16_accl.h:203]   --->   Operation 4316 'sub' 'M_153' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4317 [1/1] (0.85ns)   --->   "%M_154 = sub i17 %zext_ln181_19, i17 %zext_ln178_59" [./bf16_accl.h:204]   --->   Operation 4317 'sub' 'M_154' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4318 [1/1] (0.00ns) (grouped into LUT with out node M_156)   --->   "%M_155 = select i1 %xor_ln203_19, i17 %M_153, i17 %M_154" [./bf16_accl.h:203]   --->   Operation 4318 'select' 'M_155' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4319 [1/1] (0.00ns) (grouped into LUT with out node M_156)   --->   "%sext_ln203_19 = sext i17 %M_155" [./bf16_accl.h:203]   --->   Operation 4319 'sext' 'sext_ln203_19' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4320 [1/1] (0.00ns) (grouped into LUT with out node s_81)   --->   "%s_80 = select i1 %xor_ln203_19, i1 %sa_19, i1 %sb_19" [./bf16_accl.h:203]   --->   Operation 4320 'select' 's_80' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4321 [1/1] (0.35ns) (out node of the LUT)   --->   "%M_156 = select i1 %xor_ln200_19, i18 %sext_ln203_19, i18 %zext_ln198_38" [./bf16_accl.h:200]   --->   Operation 4321 'select' 'M_156' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4322 [1/1] (0.17ns) (out node of the LUT)   --->   "%s_81 = select i1 %xor_ln200_19, i1 %s_80, i1 %sb_19" [./bf16_accl.h:200]   --->   Operation 4322 'select' 's_81' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4323 [1/1] (1.08ns)   --->   "%icmp_ln207_19 = icmp_eq  i18 %M_156, i18 0" [./bf16_accl.h:207]   --->   Operation 4323 'icmp' 'icmp_ln207_19' <Predicate = true> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4324 [1/1] (0.00ns)   --->   "%tmp_282 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %M_156, i32 16, i32 17" [./bf16_accl.h:217]   --->   Operation 4324 'partselect' 'tmp_282' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4325 [1/1] (0.44ns)   --->   "%icmp_ln217_19 = icmp_ne  i2 %tmp_282, i2 0" [./bf16_accl.h:217]   --->   Operation 4325 'icmp' 'icmp_ln217_19' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4326 [1/1] (0.00ns)   --->   "%trunc_ln217_18 = partselect i17 @_ssdm_op_PartSelect.i17.i18.i32.i32, i18 %M_156, i32 1, i32 17" [./bf16_accl.h:217]   --->   Operation 4326 'partselect' 'trunc_ln217_18' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4327 [1/1] (0.00ns)   --->   "%sext_ln217_19 = sext i17 %trunc_ln217_18" [./bf16_accl.h:217]   --->   Operation 4327 'sext' 'sext_ln217_19' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4328 [1/1] (0.76ns)   --->   "%maxe_173 = add i9 %zext_ln178_57, i9 1" [./bf16_accl.h:217]   --->   Operation 4328 'add' 'maxe_173' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4329 [1/1] (0.39ns)   --->   "%maxe_174 = select i1 %icmp_ln217_19, i9 %maxe_173, i9 %zext_ln178_57" [./bf16_accl.h:217]   --->   Operation 4329 'select' 'maxe_174' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4330 [1/1] (0.00ns)   --->   "%zext_ln217_19 = zext i9 %maxe_174" [./bf16_accl.h:217]   --->   Operation 4330 'zext' 'zext_ln217_19' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4331 [1/1] (0.36ns)   --->   "%M_157 = select i1 %icmp_ln217_19, i18 %sext_ln217_19, i18 %M_156" [./bf16_accl.h:217]   --->   Operation 4331 'select' 'M_157' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4332 [1/1] (0.00ns)   --->   "%sext_ln198_19 = sext i18 %M_157" [./bf16_accl.h:198]   --->   Operation 4332 'sext' 'sext_ln198_19' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4333 [1/1] (0.00ns)   --->   "%zext_ln198_39 = zext i31 %sext_ln198_19" [./bf16_accl.h:198]   --->   Operation 4333 'zext' 'zext_ln198_39' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4334 [1/1] (0.00ns) (grouped into LUT with out node M_159)   --->   "%trunc_ln198_38 = trunc i18 %M_157" [./bf16_accl.h:198]   --->   Operation 4334 'trunc' 'trunc_ln198_38' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4335 [1/1] (0.00ns)   --->   "%tmp_283 = partselect i3 @_ssdm_op_PartSelect.i3.i18.i32.i32, i18 %M_157, i32 15, i32 17" [./bf16_accl.h:220]   --->   Operation 4335 'partselect' 'tmp_283' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4336 [1/1] (0.58ns)   --->   "%icmp_ln220_38 = icmp_eq  i3 %tmp_283, i3 0" [./bf16_accl.h:220]   --->   Operation 4336 'icmp' 'icmp_ln220_38' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4337 [1/1] (0.88ns)   --->   "%icmp_ln220_39 = icmp_eq  i9 %maxe_174, i9 0" [./bf16_accl.h:220]   --->   Operation 4337 'icmp' 'icmp_ln220_39' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4338 [1/1] (0.00ns)   --->   "%tmp_80 = ctlz i32 @llvm.ctlz.i32, i32 %zext_ln198_39, i1 1" [./bf16_accl.h:20]   --->   Operation 4338 'ctlz' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4339 [1/1] (1.01ns)   --->   "%lz_38 = add i32 %tmp_80, i32 4294967280" [./bf16_accl.h:221]   --->   Operation 4339 'add' 'lz_38' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4340 [1/1] (0.99ns)   --->   "%icmp_ln222_19 = icmp_sgt  i32 %lz_38, i32 0" [./bf16_accl.h:222]   --->   Operation 4340 'icmp' 'icmp_ln222_19' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4341 [1/1] (0.00ns)   --->   "%zext_ln223_19 = zext i9 %maxe_174" [./bf16_accl.h:223]   --->   Operation 4341 'zext' 'zext_ln223_19' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4342 [1/1] (0.99ns)   --->   "%icmp_ln223_19 = icmp_slt  i32 %lz_38, i32 %zext_ln223_19" [./bf16_accl.h:223]   --->   Operation 4342 'icmp' 'icmp_ln223_19' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4343 [1/1] (0.00ns) (grouped into LUT with out node lz_39)   --->   "%xor_ln223_19 = xor i1 %icmp_ln223_19, i1 1" [./bf16_accl.h:223]   --->   Operation 4343 'xor' 'xor_ln223_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4344 [1/1] (0.44ns) (out node of the LUT)   --->   "%lz_39 = select i1 %xor_ln223_19, i32 %zext_ln223_19, i32 %lz_38" [./bf16_accl.h:223]   --->   Operation 4344 'select' 'lz_39' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4345 [1/1] (0.00ns) (grouped into LUT with out node M_159)   --->   "%M_158 = shl i32 %zext_ln198_39, i32 %lz_39" [./bf16_accl.h:224]   --->   Operation 4345 'shl' 'M_158' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4346 [1/1] (0.00ns) (grouped into LUT with out node M_159)   --->   "%trunc_ln198_39 = trunc i32 %M_158" [./bf16_accl.h:198]   --->   Operation 4346 'trunc' 'trunc_ln198_39' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4347 [1/1] (0.00ns)   --->   "%trunc_ln225_19 = trunc i32 %lz_39" [./bf16_accl.h:225]   --->   Operation 4347 'trunc' 'trunc_ln225_19' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4348 [1/1] (0.85ns)   --->   "%maxe_175 = sub i16 %zext_ln217_19, i16 %trunc_ln225_19" [./bf16_accl.h:225]   --->   Operation 4348 'sub' 'maxe_175' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4349 [1/1] (0.00ns) (grouped into LUT with out node and_ln222_39)   --->   "%xor_ln220_19 = xor i1 %icmp_ln220_39, i1 1" [./bf16_accl.h:220]   --->   Operation 4349 'xor' 'xor_ln220_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4350 [1/1] (0.00ns) (grouped into LUT with out node and_ln222_39)   --->   "%and_ln222_38 = and i1 %icmp_ln222_19, i1 %xor_ln220_19" [./bf16_accl.h:222]   --->   Operation 4350 'and' 'and_ln222_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4351 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln222_39 = and i1 %and_ln222_38, i1 %icmp_ln220_38" [./bf16_accl.h:222]   --->   Operation 4351 'and' 'and_ln222_39' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4352 [1/1] (0.00ns) (grouped into LUT with out node maxe_177)   --->   "%maxe_176 = select i1 %and_ln222_39, i16 %maxe_175, i16 %zext_ln217_19" [./bf16_accl.h:222]   --->   Operation 4352 'select' 'maxe_176' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4353 [1/1] (0.00ns) (grouped into LUT with out node maxe_177)   --->   "%and_ln220_19 = and i1 %icmp_ln220_38, i1 %icmp_ln220_39" [./bf16_accl.h:220]   --->   Operation 4353 'and' 'and_ln220_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4354 [1/1] (0.35ns) (out node of the LUT)   --->   "%maxe_177 = select i1 %and_ln220_19, i16 0, i16 %maxe_176" [./bf16_accl.h:220]   --->   Operation 4354 'select' 'maxe_177' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4355 [1/1] (1.38ns) (out node of the LUT)   --->   "%M_159 = select i1 %and_ln222_39, i16 %trunc_ln198_39, i16 %trunc_ln198_38" [./bf16_accl.h:222]   --->   Operation 4355 'select' 'M_159' <Predicate = true> <Delay = 1.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4356 [1/1] (0.00ns) (grouped into LUT with out node round_up_60)   --->   "%round_up_58 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_159, i32 8" [./bf16_accl.h:230]   --->   Operation 4356 'bitselect' 'round_up_58' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4357 [1/1] (0.00ns)   --->   "%frac_keep_19 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %M_159, i32 8, i32 15" [./bf16_accl.h:230]   --->   Operation 4357 'partselect' 'frac_keep_19' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4358 [1/1] (0.00ns)   --->   "%trunc_ln231_18 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %M_159, i32 8, i32 14" [./bf16_accl.h:231]   --->   Operation 4358 'partselect' 'trunc_ln231_18' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4359 [1/1] (0.00ns)   --->   "%zext_ln231_19 = zext i8 %frac_keep_19" [./bf16_accl.h:231]   --->   Operation 4359 'zext' 'zext_ln231_19' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4360 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_19)   --->   "%tmp_145 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %sticky_39" [./bf16_accl.h:240]   --->   Operation 4360 'bitconcatenate' 'tmp_145' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4361 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_19)   --->   "%trunc_ln240_19 = trunc i16 %M_159" [./bf16_accl.h:240]   --->   Operation 4361 'trunc' 'trunc_ln240_19' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4362 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_19)   --->   "%or_ln240_68 = or i2 %trunc_ln240_19, i2 %tmp_145" [./bf16_accl.h:240]   --->   Operation 4362 'or' 'or_ln240_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4363 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_19)   --->   "%tmp_285 = partselect i5 @_ssdm_op_PartSelect.i5.i16.i32.i32, i16 %M_159, i32 2, i32 6" [./bf16_accl.h:240]   --->   Operation 4363 'partselect' 'tmp_285' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4364 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_19)   --->   "%or_ln240_18 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %tmp_285, i2 %or_ln240_68" [./bf16_accl.h:240]   --->   Operation 4364 'bitconcatenate' 'or_ln240_18' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4365 [1/1] (0.81ns) (out node of the LUT)   --->   "%icmp_ln240_19 = icmp_ne  i7 %or_ln240_18, i7 0" [./bf16_accl.h:240]   --->   Operation 4365 'icmp' 'icmp_ln240_19' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4366 [1/1] (0.00ns) (grouped into LUT with out node round_up_60)   --->   "%round_up_59 = or i1 %icmp_ln240_19, i1 %round_up_58" [./bf16_accl.h:240]   --->   Operation 4366 'or' 'round_up_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4367 [1/1] (0.00ns) (grouped into LUT with out node round_up_60)   --->   "%tmp_286 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_159, i32 7" [./bf16_accl.h:244]   --->   Operation 4367 'bitselect' 'tmp_286' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4368 [1/1] (0.28ns) (out node of the LUT)   --->   "%round_up_60 = and i1 %round_up_59, i1 %tmp_286" [./bf16_accl.h:244]   --->   Operation 4368 'and' 'round_up_60' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4369 [1/1] (0.00ns)   --->   "%zext_ln238_19 = zext i1 %round_up_60" [./bf16_accl.h:238]   --->   Operation 4369 'zext' 'zext_ln238_19' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4370 [1/1] (0.00ns)   --->   "%zext_ln244_38 = zext i1 %round_up_60" [./bf16_accl.h:244]   --->   Operation 4370 'zext' 'zext_ln244_38' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4371 [1/1] (0.00ns)   --->   "%zext_ln244_39 = zext i1 %round_up_60" [./bf16_accl.h:244]   --->   Operation 4371 'zext' 'zext_ln244_39' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4372 [1/1] (0.76ns)   --->   "%rounded_19 = add i9 %zext_ln238_19, i9 %zext_ln231_19" [./bf16_accl.h:244]   --->   Operation 4372 'add' 'rounded_19' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4373 [1/1] (0.76ns)   --->   "%add_ln244_20 = add i8 %zext_ln244_39, i8 %frac_keep_19" [./bf16_accl.h:244]   --->   Operation 4373 'add' 'add_ln244_20' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4374 [1/1] (0.00ns)   --->   "%tmp_287 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %rounded_19, i32 8" [./bf16_accl.h:247]   --->   Operation 4374 'bitselect' 'tmp_287' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4375 [1/1] (0.85ns)   --->   "%maxe_178 = add i16 %maxe_177, i16 1" [./bf16_accl.h:247]   --->   Operation 4375 'add' 'maxe_178' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4376 [1/1] (0.35ns)   --->   "%maxe_179 = select i1 %tmp_287, i16 %maxe_178, i16 %maxe_177" [./bf16_accl.h:247]   --->   Operation 4376 'select' 'maxe_179' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4377 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_39)   --->   "%trunc_ln247_18 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %add_ln244_20, i32 1, i32 7" [./bf16_accl.h:247]   --->   Operation 4377 'partselect' 'trunc_ln247_18' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4378 [1/1] (0.77ns)   --->   "%add_ln247_38 = add i7 %zext_ln244_38, i7 %trunc_ln231_18" [./bf16_accl.h:247]   --->   Operation 4378 'add' 'add_ln247_38' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4379 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_39)   --->   "%m7_19 = select i1 %tmp_287, i7 %trunc_ln247_18, i7 %add_ln247_38" [./bf16_accl.h:247]   --->   Operation 4379 'select' 'm7_19' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4380 [1/1] (1.10ns)   --->   "%icmp_ln250_19 = icmp_ugt  i16 %maxe_179, i16 254" [./bf16_accl.h:250]   --->   Operation 4380 'icmp' 'icmp_ln250_19' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4381 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_19)   --->   "%shl_ln23_36 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i15, i1 %s_81, i15 0" [./bf16_accl.h:23]   --->   Operation 4381 'bitconcatenate' 'shl_ln23_36' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4382 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_19)   --->   "%or_ln23_38 = or i16 %shl_ln23_36, i16 32640" [./bf16_accl.h:23]   --->   Operation 4382 'or' 'or_ln23_38' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4383 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_39)   --->   "%shl_ln23_37 = shl i16 %maxe_179, i16 7" [./bf16_accl.h:23]   --->   Operation 4383 'shl' 'shl_ln23_37' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4384 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_39)   --->   "%tmp167 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i8.i7, i1 %s_81, i8 0, i7 %m7_19" [./bf16_accl.h:23]   --->   Operation 4384 'bitconcatenate' 'tmp167' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4385 [1/1] (0.36ns) (out node of the LUT)   --->   "%or_ln23_39 = or i16 %tmp167, i16 %shl_ln23_37" [./bf16_accl.h:23]   --->   Operation 4385 'or' 'or_ln23_39' <Predicate = true> <Delay = 0.36> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4386 [1/1] (0.28ns)   --->   "%or_ln142_51 = or i1 %icmp_ln134_19, i1 %or_ln142_19" [./bf16_accl.h:142]   --->   Operation 4386 'or' 'or_ln142_51' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4387 [1/1] (0.28ns)   --->   "%or_ln145_88 = or i1 %or_ln142_51, i1 %icmp_ln145_19" [./bf16_accl.h:145]   --->   Operation 4387 'or' 'or_ln145_88' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4388 [1/1] (0.00ns) (grouped into LUT with out node select_ln172_19)   --->   "%xor_ln145_19 = xor i1 %or_ln145_88, i1 1" [./bf16_accl.h:145]   --->   Operation 4388 'xor' 'xor_ln145_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4389 [1/1] (0.00ns) (grouped into LUT with out node select_ln172_19)   --->   "%and_ln172_19 = and i1 %icmp_ln172_19, i1 %xor_ln145_19" [./bf16_accl.h:172]   --->   Operation 4389 'and' 'and_ln172_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4390 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln172_19 = select i1 %and_ln172_19, i16 %select_ln174_19, i16 %or_ln23_39" [./bf16_accl.h:172]   --->   Operation 4390 'select' 'select_ln172_19' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4391 [1/1] (0.28ns)   --->   "%or_ln172_19 = or i1 %or_ln145_88, i1 %icmp_ln172_19" [./bf16_accl.h:172]   --->   Operation 4391 'or' 'or_ln172_19' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4392 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_19)   --->   "%or_ln207_19 = or i1 %or_ln172_19, i1 %icmp_ln207_19" [./bf16_accl.h:207]   --->   Operation 4392 'or' 'or_ln207_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4393 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_19)   --->   "%xor_ln207_19 = xor i1 %or_ln207_19, i1 1" [./bf16_accl.h:207]   --->   Operation 4393 'xor' 'xor_ln207_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4394 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_19)   --->   "%and_ln250_19 = and i1 %icmp_ln250_19, i1 %xor_ln207_19" [./bf16_accl.h:250]   --->   Operation 4394 'and' 'and_ln250_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4395 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln250_19 = select i1 %and_ln250_19, i16 %or_ln23_38, i16 %select_ln172_19" [./bf16_accl.h:250]   --->   Operation 4395 'select' 'select_ln250_19' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4396 [1/1] (0.00ns) (grouped into LUT with out node select_ln135_19)   --->   "%and_ln135_38 = and i1 %icmp_ln134_19, i1 %icmp_ln135_19" [./bf16_accl.h:135]   --->   Operation 4396 'and' 'and_ln135_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4397 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln135_19 = select i1 %and_ln135_38, i16 %select_ln138_19, i16 %select_ln250_19" [./bf16_accl.h:135]   --->   Operation 4397 'select' 'select_ln135_19' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4398 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_19)   --->   "%xor_ln135_19 = xor i1 %icmp_ln135_19, i1 1" [./bf16_accl.h:135]   --->   Operation 4398 'xor' 'xor_ln135_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4399 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_19)   --->   "%and_ln135_39 = and i1 %icmp_ln134_19, i1 %xor_ln135_19" [./bf16_accl.h:135]   --->   Operation 4399 'and' 'and_ln135_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4400 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_19)   --->   "%xor_ln142_19 = xor i1 %or_ln142_51, i1 1" [./bf16_accl.h:142]   --->   Operation 4400 'xor' 'xor_ln142_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4401 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_19)   --->   "%and_ln145_19 = and i1 %icmp_ln145_19, i1 %xor_ln142_19" [./bf16_accl.h:145]   --->   Operation 4401 'and' 'and_ln145_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4402 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_19)   --->   "%or_ln145_89 = or i1 %and_ln135_39, i1 %and_ln145_19" [./bf16_accl.h:145]   --->   Operation 4402 'or' 'or_ln145_89' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4403 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln145_19 = select i1 %or_ln145_89, i16 %a_bits_assign_19_load, i16 %select_ln135_19" [./bf16_accl.h:145]   --->   Operation 4403 'select' 'select_ln145_19' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4404 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_19)   --->   "%xor_ln134_19 = xor i1 %icmp_ln134_19, i1 1" [./bf16_accl.h:134]   --->   Operation 4404 'xor' 'xor_ln134_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4405 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_19)   --->   "%and_ln142_19 = and i1 %or_ln142_19, i1 %xor_ln134_19" [./bf16_accl.h:142]   --->   Operation 4405 'and' 'and_ln142_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4406 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_19)   --->   "%select_ln142_19 = select i1 %and_ln142_19, i16 %e_b_19, i16 %select_ln145_19" [./bf16_accl.h:142]   --->   Operation 4406 'select' 'select_ln142_19' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4407 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_19)   --->   "%xor_ln172_19 = xor i1 %or_ln172_19, i1 1" [./bf16_accl.h:172]   --->   Operation 4407 'xor' 'xor_ln172_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4408 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_19)   --->   "%and_ln207_19 = and i1 %icmp_ln207_19, i1 %xor_ln172_19" [./bf16_accl.h:207]   --->   Operation 4408 'and' 'and_ln207_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4409 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln207_19 = select i1 %and_ln207_19, i16 0, i16 %select_ln142_19" [./bf16_accl.h:207]   --->   Operation 4409 'select' 'select_ln207_19' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4410 [1/1] (0.00ns)   --->   "%tmp_288 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_assign_20_load, i32 15" [./bf16_accl.h:127]   --->   Operation 4410 'bitselect' 'tmp_288' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4411 [1/1] (0.00ns)   --->   "%ea_20 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %a_bits_assign_20_load, i32 7, i32 14" [./bf16_accl.h:128]   --->   Operation 4411 'partselect' 'ea_20' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4412 [1/1] (0.00ns)   --->   "%zext_ln129_40 = zext i7 %ma_20" [./bf16_accl.h:129]   --->   Operation 4412 'zext' 'zext_ln129_40' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4413 [1/1] (0.84ns)   --->   "%icmp_ln134_20 = icmp_eq  i8 %ea_20, i8 255" [./bf16_accl.h:134]   --->   Operation 4413 'icmp' 'icmp_ln134_20' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4414 [1/1] (0.81ns)   --->   "%icmp_ln135_20 = icmp_eq  i7 %ma_20, i7 0" [./bf16_accl.h:135]   --->   Operation 4414 'icmp' 'icmp_ln135_20' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4415 [1/1] (0.84ns)   --->   "%icmp_ln142_20 = icmp_eq  i8 %eb_20, i8 255" [./bf16_accl.h:142]   --->   Operation 4415 'icmp' 'icmp_ln142_20' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4416 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144_20)   --->   "%trunc_ln144_19 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %a_bits_assign_20_load, i32 7, i32 13" [./bf16_accl.h:144]   --->   Operation 4416 'partselect' 'trunc_ln144_19' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4417 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144_20)   --->   "%or_ln144_50 = or i7 %trunc_ln144_19, i7 %ma_20" [./bf16_accl.h:144]   --->   Operation 4417 'or' 'or_ln144_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4418 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144_20)   --->   "%tmp_290 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_assign_20_load, i32 14" [./bf16_accl.h:144]   --->   Operation 4418 'bitselect' 'tmp_290' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4419 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144_20)   --->   "%or_ln144_19 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_290, i7 %or_ln144_50" [./bf16_accl.h:144]   --->   Operation 4419 'bitconcatenate' 'or_ln144_19' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4420 [1/1] (0.84ns) (out node of the LUT)   --->   "%icmp_ln144_20 = icmp_eq  i8 %or_ln144_19, i8 0" [./bf16_accl.h:144]   --->   Operation 4420 'icmp' 'icmp_ln144_20' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4421 [1/1] (0.28ns)   --->   "%or_ln142_20 = or i1 %icmp_ln142_20, i1 %icmp_ln144_20" [./bf16_accl.h:142]   --->   Operation 4421 'or' 'or_ln142_20' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4422 [1/1] (0.00ns) (grouped into LUT with out node select_ln138_20)   --->   "%xor_ln138_20 = xor i1 %tmp_288, i1 %tmp_289" [./bf16_accl.h:138]   --->   Operation 4422 'xor' 'xor_ln138_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4423 [1/1] (0.00ns) (grouped into LUT with out node select_ln138_20)   --->   "%and_ln138_40 = and i1 %icmp_ln138_20, i1 %xor_ln138_20" [./bf16_accl.h:138]   --->   Operation 4423 'and' 'and_ln138_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4424 [1/1] (0.00ns) (grouped into LUT with out node select_ln138_20)   --->   "%and_ln138_41 = and i1 %and_ln138_40, i1 %icmp_ln142_20" [./bf16_accl.h:138]   --->   Operation 4424 'and' 'and_ln138_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4425 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln138_20 = select i1 %and_ln138_41, i16 32641, i16 %a_bits_assign_20_load" [./bf16_accl.h:138]   --->   Operation 4425 'select' 'select_ln138_20' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4426 [1/1] (0.84ns)   --->   "%icmp_ln158_40 = icmp_ne  i8 %ea_20, i8 0" [./bf16_accl.h:158]   --->   Operation 4426 'icmp' 'icmp_ln158_40' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4427 [1/1] (0.00ns)   --->   "%or_ln158_39 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %ma_20" [./bf16_accl.h:158]   --->   Operation 4427 'bitconcatenate' 'or_ln158_39' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4428 [1/1] (0.39ns)   --->   "%select_ln158_40 = select i1 %icmp_ln158_40, i8 %or_ln158_39, i8 %zext_ln129_40" [./bf16_accl.h:158]   --->   Operation 4428 'select' 'select_ln158_40' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4429 [1/1] (0.00ns)   --->   "%A_40 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln158_40, i8 0" [./bf16_accl.h:159]   --->   Operation 4429 'bitconcatenate' 'A_40' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4430 [1/1] (0.00ns)   --->   "%B_40 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln158_41, i8 0" [./bf16_accl.h:159]   --->   Operation 4430 'bitconcatenate' 'B_40' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4431 [1/1] (0.84ns)   --->   "%icmp_ln162_20 = icmp_eq  i8 %ea_20, i8 0" [./bf16_accl.h:162]   --->   Operation 4431 'icmp' 'icmp_ln162_20' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4432 [1/1] (0.39ns)   --->   "%ea1_20 = select i1 %icmp_ln162_20, i8 1, i8 %ea_20" [./bf16_accl.h:162]   --->   Operation 4432 'select' 'ea1_20' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4433 [1/1] (0.84ns)   --->   "%icmp_ln166_20 = icmp_ult  i8 %ea1_20, i8 %eb1_20" [./bf16_accl.h:166]   --->   Operation 4433 'icmp' 'icmp_ln166_20' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4434 [1/1] (0.28ns)   --->   "%xor_ln166_20 = xor i1 %icmp_ln166_20, i1 1" [./bf16_accl.h:166]   --->   Operation 4434 'xor' 'xor_ln166_20' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4435 [1/1] (0.00ns) (grouped into LUT with out node maxe_181)   --->   "%maxe_180 = select i1 %xor_ln166_20, i8 %ea_20, i8 %eb_20" [./bf16_accl.h:166]   --->   Operation 4435 'select' 'maxe_180' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4436 [1/1] (0.00ns)   --->   "%zext_ln167_40 = zext i8 %ea1_20" [./bf16_accl.h:167]   --->   Operation 4436 'zext' 'zext_ln167_40' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4437 [1/1] (0.00ns)   --->   "%zext_ln167_41 = zext i8 %eb1_20" [./bf16_accl.h:167]   --->   Operation 4437 'zext' 'zext_ln167_41' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4438 [1/1] (0.76ns)   --->   "%sub_ln167_40 = sub i9 %zext_ln167_40, i9 %zext_ln167_41" [./bf16_accl.h:167]   --->   Operation 4438 'sub' 'sub_ln167_40' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4439 [1/1] (0.76ns)   --->   "%sub_ln167_41 = sub i9 %zext_ln167_41, i9 %zext_ln167_40" [./bf16_accl.h:167]   --->   Operation 4439 'sub' 'sub_ln167_41' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4440 [1/1] (0.39ns)   --->   "%diff_20 = select i1 %xor_ln166_20, i9 %sub_ln167_40, i9 %sub_ln167_41" [./bf16_accl.h:167]   --->   Operation 4440 'select' 'diff_20' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4441 [1/1] (0.00ns)   --->   "%sext_ln167_20 = sext i9 %diff_20" [./bf16_accl.h:167]   --->   Operation 4441 'sext' 'sext_ln167_20' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4442 [1/1] (0.88ns)   --->   "%icmp_ln172_20 = icmp_sgt  i9 %diff_20, i9 11" [./bf16_accl.h:172]   --->   Operation 4442 'icmp' 'icmp_ln172_20' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4443 [1/1] (0.00ns) (grouped into LUT with out node select_ln172_20)   --->   "%select_ln174_20 = select i1 %xor_ln166_20, i16 %a_bits_assign_20_load, i16 %e_b_20" [./bf16_accl.h:174]   --->   Operation 4443 'select' 'select_ln174_20' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4444 [1/1] (0.84ns)   --->   "%icmp_ln178_20 = icmp_ult  i8 %ea1_20, i8 %eb1_20" [./bf16_accl.h:178]   --->   Operation 4444 'icmp' 'icmp_ln178_20' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4445 [1/1] (0.39ns) (out node of the LUT)   --->   "%maxe_181 = select i1 %icmp_ln178_20, i8 %eb_20, i8 %maxe_180" [./bf16_accl.h:178]   --->   Operation 4445 'select' 'maxe_181' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4446 [1/1] (0.00ns)   --->   "%zext_ln178_60 = zext i8 %maxe_181" [./bf16_accl.h:178]   --->   Operation 4446 'zext' 'zext_ln178_60' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4447 [1/1] (0.35ns)   --->   "%B_41 = select i1 %icmp_ln178_20, i16 %A_40, i16 %B_40" [./bf16_accl.h:178]   --->   Operation 4447 'select' 'B_41' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4448 [1/1] (0.35ns)   --->   "%A_41 = select i1 %icmp_ln178_20, i16 %B_40, i16 %A_40" [./bf16_accl.h:178]   --->   Operation 4448 'select' 'A_41' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4449 [1/1] (0.00ns)   --->   "%zext_ln178_62 = zext i16 %A_41" [./bf16_accl.h:178]   --->   Operation 4449 'zext' 'zext_ln178_62' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4450 [1/1] (0.17ns)   --->   "%sb_20 = select i1 %icmp_ln178_20, i1 %tmp_288, i1 %tmp_289" [./bf16_accl.h:178]   --->   Operation 4450 'select' 'sb_20' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4451 [1/1] (0.17ns)   --->   "%sa_20 = select i1 %icmp_ln178_20, i1 %tmp_289, i1 %tmp_288" [./bf16_accl.h:178]   --->   Operation 4451 'select' 'sa_20' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4452 [1/1] (0.00ns)   --->   "%tmp_292 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %diff_20, i32 1, i32 8" [./bf16_accl.h:182]   --->   Operation 4452 'partselect' 'tmp_292' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4453 [1/1] (0.84ns)   --->   "%icmp_ln182_20 = icmp_slt  i8 %tmp_292, i8 1" [./bf16_accl.h:182]   --->   Operation 4453 'icmp' 'icmp_ln182_20' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4454 [1/1] (0.88ns)   --->   "%icmp_ln184_20 = icmp_eq  i9 %diff_20, i9 0" [./bf16_accl.h:184]   --->   Operation 4454 'icmp' 'icmp_ln184_20' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4455 [1/1] (0.00ns) (grouped into LUT with out node B_aln_62)   --->   "%lshr_ln184_19 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %B_41, i32 1, i32 15" [./bf16_accl.h:184]   --->   Operation 4455 'partselect' 'lshr_ln184_19' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4456 [1/1] (0.00ns) (grouped into LUT with out node B_aln_62)   --->   "%zext_ln184_20 = zext i15 %lshr_ln184_19" [./bf16_accl.h:184]   --->   Operation 4456 'zext' 'zext_ln184_20' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4457 [1/1] (0.00ns) (grouped into LUT with out node B_aln_62)   --->   "%B_aln_60 = select i1 %icmp_ln184_20, i16 %B_41, i16 %zext_ln184_20" [./bf16_accl.h:184]   --->   Operation 4457 'select' 'B_aln_60' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4458 [1/1] (0.00ns) (grouped into LUT with out node add_ln191_20)   --->   "%shl_ln191_20 = shl i32 1, i32 %sext_ln167_20" [./bf16_accl.h:191]   --->   Operation 4458 'shl' 'shl_ln191_20' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4459 [1/1] (0.00ns) (grouped into LUT with out node add_ln191_20)   --->   "%trunc_ln191_20 = trunc i32 %shl_ln191_20" [./bf16_accl.h:191]   --->   Operation 4459 'trunc' 'trunc_ln191_20' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4460 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln191_20 = add i16 %trunc_ln191_20, i16 65535" [./bf16_accl.h:191]   --->   Operation 4460 'add' 'add_ln191_20' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4461 [1/1] (0.00ns) (grouped into LUT with out node sticky_40)   --->   "%lost_20 = and i16 %add_ln191_20, i16 %B_41" [./bf16_accl.h:191]   --->   Operation 4461 'and' 'lost_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4462 [1/1] (1.10ns) (out node of the LUT)   --->   "%sticky_40 = icmp_ne  i16 %lost_20, i16 0" [./bf16_accl.h:192]   --->   Operation 4462 'icmp' 'sticky_40' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4463 [1/1] (0.00ns) (grouped into LUT with out node B_aln_62)   --->   "%sext_ln167_20cast = trunc i32 %sext_ln167_20" [./bf16_accl.h:193]   --->   Operation 4463 'trunc' 'sext_ln167_20cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4464 [1/1] (0.00ns) (grouped into LUT with out node B_aln_62)   --->   "%B_aln_61 = lshr i16 %B_41, i16 %sext_ln167_20cast" [./bf16_accl.h:193]   --->   Operation 4464 'lshr' 'B_aln_61' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4465 [1/1] (0.90ns) (out node of the LUT)   --->   "%B_aln_62 = select i1 %icmp_ln182_20, i16 %B_aln_60, i16 %B_aln_61" [./bf16_accl.h:182]   --->   Operation 4465 'select' 'B_aln_62' <Predicate = true> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4466 [1/1] (0.00ns)   --->   "%zext_ln181_20 = zext i16 %B_aln_62" [./bf16_accl.h:181]   --->   Operation 4466 'zext' 'zext_ln181_20' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4467 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_20)   --->   "%xor_ln182_20 = xor i1 %icmp_ln182_20, i1 1" [./bf16_accl.h:182]   --->   Operation 4467 'xor' 'xor_ln182_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4468 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_20)   --->   "%sticky_41 = and i1 %sticky_40, i1 %xor_ln182_20" [./bf16_accl.h:182]   --->   Operation 4468 'and' 'sticky_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4469 [1/1] (0.28ns)   --->   "%xor_ln200_20 = xor i1 %sa_20, i1 %sb_20" [./bf16_accl.h:200]   --->   Operation 4469 'xor' 'xor_ln200_20' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4470 [1/1] (0.85ns)   --->   "%M_160 = add i17 %zext_ln181_20, i17 %zext_ln178_62" [./bf16_accl.h:201]   --->   Operation 4470 'add' 'M_160' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4471 [1/1] (0.00ns) (grouped into LUT with out node M_164)   --->   "%zext_ln198_40 = zext i17 %M_160" [./bf16_accl.h:198]   --->   Operation 4471 'zext' 'zext_ln198_40' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4472 [1/1] (1.10ns)   --->   "%icmp_ln203_20 = icmp_ult  i16 %A_41, i16 %B_aln_62" [./bf16_accl.h:203]   --->   Operation 4472 'icmp' 'icmp_ln203_20' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4473 [1/1] (0.28ns)   --->   "%xor_ln203_20 = xor i1 %icmp_ln203_20, i1 1" [./bf16_accl.h:203]   --->   Operation 4473 'xor' 'xor_ln203_20' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4474 [1/1] (0.85ns)   --->   "%M_161 = sub i17 %zext_ln178_62, i17 %zext_ln181_20" [./bf16_accl.h:203]   --->   Operation 4474 'sub' 'M_161' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4475 [1/1] (0.85ns)   --->   "%M_162 = sub i17 %zext_ln181_20, i17 %zext_ln178_62" [./bf16_accl.h:204]   --->   Operation 4475 'sub' 'M_162' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4476 [1/1] (0.00ns) (grouped into LUT with out node M_164)   --->   "%M_163 = select i1 %xor_ln203_20, i17 %M_161, i17 %M_162" [./bf16_accl.h:203]   --->   Operation 4476 'select' 'M_163' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4477 [1/1] (0.00ns) (grouped into LUT with out node M_164)   --->   "%sext_ln203_20 = sext i17 %M_163" [./bf16_accl.h:203]   --->   Operation 4477 'sext' 'sext_ln203_20' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4478 [1/1] (0.00ns) (grouped into LUT with out node s_85)   --->   "%s_84 = select i1 %xor_ln203_20, i1 %sa_20, i1 %sb_20" [./bf16_accl.h:203]   --->   Operation 4478 'select' 's_84' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4479 [1/1] (0.35ns) (out node of the LUT)   --->   "%M_164 = select i1 %xor_ln200_20, i18 %sext_ln203_20, i18 %zext_ln198_40" [./bf16_accl.h:200]   --->   Operation 4479 'select' 'M_164' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4480 [1/1] (0.17ns) (out node of the LUT)   --->   "%s_85 = select i1 %xor_ln200_20, i1 %s_84, i1 %sb_20" [./bf16_accl.h:200]   --->   Operation 4480 'select' 's_85' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4481 [1/1] (1.08ns)   --->   "%icmp_ln207_20 = icmp_eq  i18 %M_164, i18 0" [./bf16_accl.h:207]   --->   Operation 4481 'icmp' 'icmp_ln207_20' <Predicate = true> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4482 [1/1] (0.00ns)   --->   "%tmp_293 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %M_164, i32 16, i32 17" [./bf16_accl.h:217]   --->   Operation 4482 'partselect' 'tmp_293' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4483 [1/1] (0.44ns)   --->   "%icmp_ln217_20 = icmp_ne  i2 %tmp_293, i2 0" [./bf16_accl.h:217]   --->   Operation 4483 'icmp' 'icmp_ln217_20' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4484 [1/1] (0.00ns)   --->   "%trunc_ln217_19 = partselect i17 @_ssdm_op_PartSelect.i17.i18.i32.i32, i18 %M_164, i32 1, i32 17" [./bf16_accl.h:217]   --->   Operation 4484 'partselect' 'trunc_ln217_19' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4485 [1/1] (0.00ns)   --->   "%sext_ln217_20 = sext i17 %trunc_ln217_19" [./bf16_accl.h:217]   --->   Operation 4485 'sext' 'sext_ln217_20' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4486 [1/1] (0.76ns)   --->   "%maxe_182 = add i9 %zext_ln178_60, i9 1" [./bf16_accl.h:217]   --->   Operation 4486 'add' 'maxe_182' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4487 [1/1] (0.39ns)   --->   "%maxe_183 = select i1 %icmp_ln217_20, i9 %maxe_182, i9 %zext_ln178_60" [./bf16_accl.h:217]   --->   Operation 4487 'select' 'maxe_183' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4488 [1/1] (0.00ns)   --->   "%zext_ln217_20 = zext i9 %maxe_183" [./bf16_accl.h:217]   --->   Operation 4488 'zext' 'zext_ln217_20' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4489 [1/1] (0.36ns)   --->   "%M_165 = select i1 %icmp_ln217_20, i18 %sext_ln217_20, i18 %M_164" [./bf16_accl.h:217]   --->   Operation 4489 'select' 'M_165' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4490 [1/1] (0.00ns)   --->   "%sext_ln198_20 = sext i18 %M_165" [./bf16_accl.h:198]   --->   Operation 4490 'sext' 'sext_ln198_20' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4491 [1/1] (0.00ns)   --->   "%zext_ln198_41 = zext i31 %sext_ln198_20" [./bf16_accl.h:198]   --->   Operation 4491 'zext' 'zext_ln198_41' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4492 [1/1] (0.00ns) (grouped into LUT with out node M_167)   --->   "%trunc_ln198_40 = trunc i18 %M_165" [./bf16_accl.h:198]   --->   Operation 4492 'trunc' 'trunc_ln198_40' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4493 [1/1] (0.00ns)   --->   "%tmp_294 = partselect i3 @_ssdm_op_PartSelect.i3.i18.i32.i32, i18 %M_165, i32 15, i32 17" [./bf16_accl.h:220]   --->   Operation 4493 'partselect' 'tmp_294' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4494 [1/1] (0.58ns)   --->   "%icmp_ln220_40 = icmp_eq  i3 %tmp_294, i3 0" [./bf16_accl.h:220]   --->   Operation 4494 'icmp' 'icmp_ln220_40' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4495 [1/1] (0.88ns)   --->   "%icmp_ln220_41 = icmp_eq  i9 %maxe_183, i9 0" [./bf16_accl.h:220]   --->   Operation 4495 'icmp' 'icmp_ln220_41' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4496 [1/1] (0.00ns)   --->   "%tmp_81 = ctlz i32 @llvm.ctlz.i32, i32 %zext_ln198_41, i1 1" [./bf16_accl.h:20]   --->   Operation 4496 'ctlz' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4497 [1/1] (1.01ns)   --->   "%lz_40 = add i32 %tmp_81, i32 4294967280" [./bf16_accl.h:221]   --->   Operation 4497 'add' 'lz_40' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4498 [1/1] (0.99ns)   --->   "%icmp_ln222_20 = icmp_sgt  i32 %lz_40, i32 0" [./bf16_accl.h:222]   --->   Operation 4498 'icmp' 'icmp_ln222_20' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4499 [1/1] (0.00ns)   --->   "%zext_ln223_20 = zext i9 %maxe_183" [./bf16_accl.h:223]   --->   Operation 4499 'zext' 'zext_ln223_20' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4500 [1/1] (0.99ns)   --->   "%icmp_ln223_20 = icmp_slt  i32 %lz_40, i32 %zext_ln223_20" [./bf16_accl.h:223]   --->   Operation 4500 'icmp' 'icmp_ln223_20' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4501 [1/1] (0.00ns) (grouped into LUT with out node lz_41)   --->   "%xor_ln223_20 = xor i1 %icmp_ln223_20, i1 1" [./bf16_accl.h:223]   --->   Operation 4501 'xor' 'xor_ln223_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4502 [1/1] (0.44ns) (out node of the LUT)   --->   "%lz_41 = select i1 %xor_ln223_20, i32 %zext_ln223_20, i32 %lz_40" [./bf16_accl.h:223]   --->   Operation 4502 'select' 'lz_41' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4503 [1/1] (0.00ns) (grouped into LUT with out node M_167)   --->   "%M_166 = shl i32 %zext_ln198_41, i32 %lz_41" [./bf16_accl.h:224]   --->   Operation 4503 'shl' 'M_166' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4504 [1/1] (0.00ns) (grouped into LUT with out node M_167)   --->   "%trunc_ln198_41 = trunc i32 %M_166" [./bf16_accl.h:198]   --->   Operation 4504 'trunc' 'trunc_ln198_41' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4505 [1/1] (0.00ns)   --->   "%trunc_ln225_20 = trunc i32 %lz_41" [./bf16_accl.h:225]   --->   Operation 4505 'trunc' 'trunc_ln225_20' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4506 [1/1] (0.85ns)   --->   "%maxe_184 = sub i16 %zext_ln217_20, i16 %trunc_ln225_20" [./bf16_accl.h:225]   --->   Operation 4506 'sub' 'maxe_184' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4507 [1/1] (0.00ns) (grouped into LUT with out node and_ln222_41)   --->   "%xor_ln220_20 = xor i1 %icmp_ln220_41, i1 1" [./bf16_accl.h:220]   --->   Operation 4507 'xor' 'xor_ln220_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4508 [1/1] (0.00ns) (grouped into LUT with out node and_ln222_41)   --->   "%and_ln222_40 = and i1 %icmp_ln222_20, i1 %xor_ln220_20" [./bf16_accl.h:222]   --->   Operation 4508 'and' 'and_ln222_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4509 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln222_41 = and i1 %and_ln222_40, i1 %icmp_ln220_40" [./bf16_accl.h:222]   --->   Operation 4509 'and' 'and_ln222_41' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4510 [1/1] (0.00ns) (grouped into LUT with out node maxe_186)   --->   "%maxe_185 = select i1 %and_ln222_41, i16 %maxe_184, i16 %zext_ln217_20" [./bf16_accl.h:222]   --->   Operation 4510 'select' 'maxe_185' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4511 [1/1] (0.00ns) (grouped into LUT with out node maxe_186)   --->   "%and_ln220_20 = and i1 %icmp_ln220_40, i1 %icmp_ln220_41" [./bf16_accl.h:220]   --->   Operation 4511 'and' 'and_ln220_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4512 [1/1] (0.35ns) (out node of the LUT)   --->   "%maxe_186 = select i1 %and_ln220_20, i16 0, i16 %maxe_185" [./bf16_accl.h:220]   --->   Operation 4512 'select' 'maxe_186' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4513 [1/1] (1.38ns) (out node of the LUT)   --->   "%M_167 = select i1 %and_ln222_41, i16 %trunc_ln198_41, i16 %trunc_ln198_40" [./bf16_accl.h:222]   --->   Operation 4513 'select' 'M_167' <Predicate = true> <Delay = 1.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4514 [1/1] (0.00ns) (grouped into LUT with out node round_up_63)   --->   "%round_up_61 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_167, i32 8" [./bf16_accl.h:230]   --->   Operation 4514 'bitselect' 'round_up_61' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4515 [1/1] (0.00ns)   --->   "%frac_keep_20 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %M_167, i32 8, i32 15" [./bf16_accl.h:230]   --->   Operation 4515 'partselect' 'frac_keep_20' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4516 [1/1] (0.00ns)   --->   "%trunc_ln231_19 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %M_167, i32 8, i32 14" [./bf16_accl.h:231]   --->   Operation 4516 'partselect' 'trunc_ln231_19' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4517 [1/1] (0.00ns)   --->   "%zext_ln231_20 = zext i8 %frac_keep_20" [./bf16_accl.h:231]   --->   Operation 4517 'zext' 'zext_ln231_20' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4518 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_20)   --->   "%tmp_147 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %sticky_41" [./bf16_accl.h:240]   --->   Operation 4518 'bitconcatenate' 'tmp_147' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4519 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_20)   --->   "%trunc_ln240_20 = trunc i16 %M_167" [./bf16_accl.h:240]   --->   Operation 4519 'trunc' 'trunc_ln240_20' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4520 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_20)   --->   "%or_ln240_70 = or i2 %trunc_ln240_20, i2 %tmp_147" [./bf16_accl.h:240]   --->   Operation 4520 'or' 'or_ln240_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4521 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_20)   --->   "%tmp_296 = partselect i5 @_ssdm_op_PartSelect.i5.i16.i32.i32, i16 %M_167, i32 2, i32 6" [./bf16_accl.h:240]   --->   Operation 4521 'partselect' 'tmp_296' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4522 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_20)   --->   "%or_ln240_19 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %tmp_296, i2 %or_ln240_70" [./bf16_accl.h:240]   --->   Operation 4522 'bitconcatenate' 'or_ln240_19' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4523 [1/1] (0.81ns) (out node of the LUT)   --->   "%icmp_ln240_20 = icmp_ne  i7 %or_ln240_19, i7 0" [./bf16_accl.h:240]   --->   Operation 4523 'icmp' 'icmp_ln240_20' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4524 [1/1] (0.00ns) (grouped into LUT with out node round_up_63)   --->   "%round_up_62 = or i1 %icmp_ln240_20, i1 %round_up_61" [./bf16_accl.h:240]   --->   Operation 4524 'or' 'round_up_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4525 [1/1] (0.00ns) (grouped into LUT with out node round_up_63)   --->   "%tmp_297 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_167, i32 7" [./bf16_accl.h:244]   --->   Operation 4525 'bitselect' 'tmp_297' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4526 [1/1] (0.28ns) (out node of the LUT)   --->   "%round_up_63 = and i1 %round_up_62, i1 %tmp_297" [./bf16_accl.h:244]   --->   Operation 4526 'and' 'round_up_63' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4527 [1/1] (0.00ns)   --->   "%zext_ln238_20 = zext i1 %round_up_63" [./bf16_accl.h:238]   --->   Operation 4527 'zext' 'zext_ln238_20' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4528 [1/1] (0.00ns)   --->   "%zext_ln244_40 = zext i1 %round_up_63" [./bf16_accl.h:244]   --->   Operation 4528 'zext' 'zext_ln244_40' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4529 [1/1] (0.00ns)   --->   "%zext_ln244_41 = zext i1 %round_up_63" [./bf16_accl.h:244]   --->   Operation 4529 'zext' 'zext_ln244_41' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4530 [1/1] (0.76ns)   --->   "%rounded_20 = add i9 %zext_ln238_20, i9 %zext_ln231_20" [./bf16_accl.h:244]   --->   Operation 4530 'add' 'rounded_20' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4531 [1/1] (0.76ns)   --->   "%add_ln244_21 = add i8 %zext_ln244_41, i8 %frac_keep_20" [./bf16_accl.h:244]   --->   Operation 4531 'add' 'add_ln244_21' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4532 [1/1] (0.00ns)   --->   "%tmp_298 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %rounded_20, i32 8" [./bf16_accl.h:247]   --->   Operation 4532 'bitselect' 'tmp_298' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4533 [1/1] (0.85ns)   --->   "%maxe_187 = add i16 %maxe_186, i16 1" [./bf16_accl.h:247]   --->   Operation 4533 'add' 'maxe_187' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4534 [1/1] (0.35ns)   --->   "%maxe_188 = select i1 %tmp_298, i16 %maxe_187, i16 %maxe_186" [./bf16_accl.h:247]   --->   Operation 4534 'select' 'maxe_188' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4535 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_41)   --->   "%trunc_ln247_19 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %add_ln244_21, i32 1, i32 7" [./bf16_accl.h:247]   --->   Operation 4535 'partselect' 'trunc_ln247_19' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4536 [1/1] (0.77ns)   --->   "%add_ln247_40 = add i7 %zext_ln244_40, i7 %trunc_ln231_19" [./bf16_accl.h:247]   --->   Operation 4536 'add' 'add_ln247_40' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4537 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_41)   --->   "%m7_20 = select i1 %tmp_298, i7 %trunc_ln247_19, i7 %add_ln247_40" [./bf16_accl.h:247]   --->   Operation 4537 'select' 'm7_20' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4538 [1/1] (1.10ns)   --->   "%icmp_ln250_20 = icmp_ugt  i16 %maxe_188, i16 254" [./bf16_accl.h:250]   --->   Operation 4538 'icmp' 'icmp_ln250_20' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4539 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_20)   --->   "%shl_ln23_38 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i15, i1 %s_85, i15 0" [./bf16_accl.h:23]   --->   Operation 4539 'bitconcatenate' 'shl_ln23_38' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4540 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_20)   --->   "%or_ln23_40 = or i16 %shl_ln23_38, i16 32640" [./bf16_accl.h:23]   --->   Operation 4540 'or' 'or_ln23_40' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4541 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_41)   --->   "%shl_ln23_39 = shl i16 %maxe_188, i16 7" [./bf16_accl.h:23]   --->   Operation 4541 'shl' 'shl_ln23_39' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4542 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_41)   --->   "%tmp172 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i8.i7, i1 %s_85, i8 0, i7 %m7_20" [./bf16_accl.h:23]   --->   Operation 4542 'bitconcatenate' 'tmp172' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4543 [1/1] (0.36ns) (out node of the LUT)   --->   "%or_ln23_41 = or i16 %tmp172, i16 %shl_ln23_39" [./bf16_accl.h:23]   --->   Operation 4543 'or' 'or_ln23_41' <Predicate = true> <Delay = 0.36> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4544 [1/1] (0.28ns)   --->   "%or_ln142_52 = or i1 %icmp_ln134_20, i1 %or_ln142_20" [./bf16_accl.h:142]   --->   Operation 4544 'or' 'or_ln142_52' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4545 [1/1] (0.28ns)   --->   "%or_ln145_91 = or i1 %or_ln142_52, i1 %icmp_ln145_20" [./bf16_accl.h:145]   --->   Operation 4545 'or' 'or_ln145_91' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4546 [1/1] (0.00ns) (grouped into LUT with out node select_ln172_20)   --->   "%xor_ln145_20 = xor i1 %or_ln145_91, i1 1" [./bf16_accl.h:145]   --->   Operation 4546 'xor' 'xor_ln145_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4547 [1/1] (0.00ns) (grouped into LUT with out node select_ln172_20)   --->   "%and_ln172_20 = and i1 %icmp_ln172_20, i1 %xor_ln145_20" [./bf16_accl.h:172]   --->   Operation 4547 'and' 'and_ln172_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4548 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln172_20 = select i1 %and_ln172_20, i16 %select_ln174_20, i16 %or_ln23_41" [./bf16_accl.h:172]   --->   Operation 4548 'select' 'select_ln172_20' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4549 [1/1] (0.28ns)   --->   "%or_ln172_20 = or i1 %or_ln145_91, i1 %icmp_ln172_20" [./bf16_accl.h:172]   --->   Operation 4549 'or' 'or_ln172_20' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4550 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_20)   --->   "%or_ln207_20 = or i1 %or_ln172_20, i1 %icmp_ln207_20" [./bf16_accl.h:207]   --->   Operation 4550 'or' 'or_ln207_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4551 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_20)   --->   "%xor_ln207_20 = xor i1 %or_ln207_20, i1 1" [./bf16_accl.h:207]   --->   Operation 4551 'xor' 'xor_ln207_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4552 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_20)   --->   "%and_ln250_20 = and i1 %icmp_ln250_20, i1 %xor_ln207_20" [./bf16_accl.h:250]   --->   Operation 4552 'and' 'and_ln250_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4553 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln250_20 = select i1 %and_ln250_20, i16 %or_ln23_40, i16 %select_ln172_20" [./bf16_accl.h:250]   --->   Operation 4553 'select' 'select_ln250_20' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4554 [1/1] (0.00ns) (grouped into LUT with out node select_ln135_20)   --->   "%and_ln135_40 = and i1 %icmp_ln134_20, i1 %icmp_ln135_20" [./bf16_accl.h:135]   --->   Operation 4554 'and' 'and_ln135_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4555 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln135_20 = select i1 %and_ln135_40, i16 %select_ln138_20, i16 %select_ln250_20" [./bf16_accl.h:135]   --->   Operation 4555 'select' 'select_ln135_20' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4556 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_20)   --->   "%xor_ln135_20 = xor i1 %icmp_ln135_20, i1 1" [./bf16_accl.h:135]   --->   Operation 4556 'xor' 'xor_ln135_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4557 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_20)   --->   "%and_ln135_41 = and i1 %icmp_ln134_20, i1 %xor_ln135_20" [./bf16_accl.h:135]   --->   Operation 4557 'and' 'and_ln135_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4558 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_20)   --->   "%xor_ln142_20 = xor i1 %or_ln142_52, i1 1" [./bf16_accl.h:142]   --->   Operation 4558 'xor' 'xor_ln142_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4559 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_20)   --->   "%and_ln145_20 = and i1 %icmp_ln145_20, i1 %xor_ln142_20" [./bf16_accl.h:145]   --->   Operation 4559 'and' 'and_ln145_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4560 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_20)   --->   "%or_ln145_92 = or i1 %and_ln135_41, i1 %and_ln145_20" [./bf16_accl.h:145]   --->   Operation 4560 'or' 'or_ln145_92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4561 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln145_20 = select i1 %or_ln145_92, i16 %a_bits_assign_20_load, i16 %select_ln135_20" [./bf16_accl.h:145]   --->   Operation 4561 'select' 'select_ln145_20' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4562 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_20)   --->   "%xor_ln134_20 = xor i1 %icmp_ln134_20, i1 1" [./bf16_accl.h:134]   --->   Operation 4562 'xor' 'xor_ln134_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4563 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_20)   --->   "%and_ln142_20 = and i1 %or_ln142_20, i1 %xor_ln134_20" [./bf16_accl.h:142]   --->   Operation 4563 'and' 'and_ln142_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4564 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_20)   --->   "%select_ln142_20 = select i1 %and_ln142_20, i16 %e_b_20, i16 %select_ln145_20" [./bf16_accl.h:142]   --->   Operation 4564 'select' 'select_ln142_20' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4565 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_20)   --->   "%xor_ln172_20 = xor i1 %or_ln172_20, i1 1" [./bf16_accl.h:172]   --->   Operation 4565 'xor' 'xor_ln172_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4566 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_20)   --->   "%and_ln207_20 = and i1 %icmp_ln207_20, i1 %xor_ln172_20" [./bf16_accl.h:207]   --->   Operation 4566 'and' 'and_ln207_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4567 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln207_20 = select i1 %and_ln207_20, i16 0, i16 %select_ln142_20" [./bf16_accl.h:207]   --->   Operation 4567 'select' 'select_ln207_20' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4568 [1/1] (0.00ns)   --->   "%tmp_299 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_assign_21_load, i32 15" [./bf16_accl.h:127]   --->   Operation 4568 'bitselect' 'tmp_299' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4569 [1/1] (0.00ns)   --->   "%ea_21 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %a_bits_assign_21_load, i32 7, i32 14" [./bf16_accl.h:128]   --->   Operation 4569 'partselect' 'ea_21' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4570 [1/1] (0.00ns)   --->   "%zext_ln129_42 = zext i7 %ma_21" [./bf16_accl.h:129]   --->   Operation 4570 'zext' 'zext_ln129_42' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4571 [1/1] (0.84ns)   --->   "%icmp_ln134_21 = icmp_eq  i8 %ea_21, i8 255" [./bf16_accl.h:134]   --->   Operation 4571 'icmp' 'icmp_ln134_21' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4572 [1/1] (0.81ns)   --->   "%icmp_ln135_21 = icmp_eq  i7 %ma_21, i7 0" [./bf16_accl.h:135]   --->   Operation 4572 'icmp' 'icmp_ln135_21' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4573 [1/1] (0.84ns)   --->   "%icmp_ln142_21 = icmp_eq  i8 %eb_21, i8 255" [./bf16_accl.h:142]   --->   Operation 4573 'icmp' 'icmp_ln142_21' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4574 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144_21)   --->   "%trunc_ln144_20 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %a_bits_assign_21_load, i32 7, i32 13" [./bf16_accl.h:144]   --->   Operation 4574 'partselect' 'trunc_ln144_20' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4575 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144_21)   --->   "%or_ln144_51 = or i7 %trunc_ln144_20, i7 %ma_21" [./bf16_accl.h:144]   --->   Operation 4575 'or' 'or_ln144_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4576 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144_21)   --->   "%tmp_301 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_assign_21_load, i32 14" [./bf16_accl.h:144]   --->   Operation 4576 'bitselect' 'tmp_301' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4577 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144_21)   --->   "%or_ln144_20 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_301, i7 %or_ln144_51" [./bf16_accl.h:144]   --->   Operation 4577 'bitconcatenate' 'or_ln144_20' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4578 [1/1] (0.84ns) (out node of the LUT)   --->   "%icmp_ln144_21 = icmp_eq  i8 %or_ln144_20, i8 0" [./bf16_accl.h:144]   --->   Operation 4578 'icmp' 'icmp_ln144_21' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4579 [1/1] (0.28ns)   --->   "%or_ln142_21 = or i1 %icmp_ln142_21, i1 %icmp_ln144_21" [./bf16_accl.h:142]   --->   Operation 4579 'or' 'or_ln142_21' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4580 [1/1] (0.00ns) (grouped into LUT with out node select_ln138_21)   --->   "%xor_ln138_21 = xor i1 %tmp_299, i1 %tmp_300" [./bf16_accl.h:138]   --->   Operation 4580 'xor' 'xor_ln138_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4581 [1/1] (0.00ns) (grouped into LUT with out node select_ln138_21)   --->   "%and_ln138_42 = and i1 %icmp_ln138_21, i1 %xor_ln138_21" [./bf16_accl.h:138]   --->   Operation 4581 'and' 'and_ln138_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4582 [1/1] (0.00ns) (grouped into LUT with out node select_ln138_21)   --->   "%and_ln138_43 = and i1 %and_ln138_42, i1 %icmp_ln142_21" [./bf16_accl.h:138]   --->   Operation 4582 'and' 'and_ln138_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4583 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln138_21 = select i1 %and_ln138_43, i16 32641, i16 %a_bits_assign_21_load" [./bf16_accl.h:138]   --->   Operation 4583 'select' 'select_ln138_21' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4584 [1/1] (0.84ns)   --->   "%icmp_ln158_42 = icmp_ne  i8 %ea_21, i8 0" [./bf16_accl.h:158]   --->   Operation 4584 'icmp' 'icmp_ln158_42' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4585 [1/1] (0.00ns)   --->   "%or_ln158_41 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %ma_21" [./bf16_accl.h:158]   --->   Operation 4585 'bitconcatenate' 'or_ln158_41' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4586 [1/1] (0.39ns)   --->   "%select_ln158_42 = select i1 %icmp_ln158_42, i8 %or_ln158_41, i8 %zext_ln129_42" [./bf16_accl.h:158]   --->   Operation 4586 'select' 'select_ln158_42' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4587 [1/1] (0.00ns)   --->   "%A_42 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln158_42, i8 0" [./bf16_accl.h:159]   --->   Operation 4587 'bitconcatenate' 'A_42' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4588 [1/1] (0.00ns)   --->   "%B_42 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln158_43, i8 0" [./bf16_accl.h:159]   --->   Operation 4588 'bitconcatenate' 'B_42' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4589 [1/1] (0.84ns)   --->   "%icmp_ln162_21 = icmp_eq  i8 %ea_21, i8 0" [./bf16_accl.h:162]   --->   Operation 4589 'icmp' 'icmp_ln162_21' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4590 [1/1] (0.39ns)   --->   "%ea1_21 = select i1 %icmp_ln162_21, i8 1, i8 %ea_21" [./bf16_accl.h:162]   --->   Operation 4590 'select' 'ea1_21' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4591 [1/1] (0.84ns)   --->   "%icmp_ln166_21 = icmp_ult  i8 %ea1_21, i8 %eb1_21" [./bf16_accl.h:166]   --->   Operation 4591 'icmp' 'icmp_ln166_21' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4592 [1/1] (0.28ns)   --->   "%xor_ln166_21 = xor i1 %icmp_ln166_21, i1 1" [./bf16_accl.h:166]   --->   Operation 4592 'xor' 'xor_ln166_21' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4593 [1/1] (0.00ns) (grouped into LUT with out node maxe_190)   --->   "%maxe_189 = select i1 %xor_ln166_21, i8 %ea_21, i8 %eb_21" [./bf16_accl.h:166]   --->   Operation 4593 'select' 'maxe_189' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4594 [1/1] (0.00ns)   --->   "%zext_ln167_42 = zext i8 %ea1_21" [./bf16_accl.h:167]   --->   Operation 4594 'zext' 'zext_ln167_42' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4595 [1/1] (0.00ns)   --->   "%zext_ln167_43 = zext i8 %eb1_21" [./bf16_accl.h:167]   --->   Operation 4595 'zext' 'zext_ln167_43' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4596 [1/1] (0.76ns)   --->   "%sub_ln167_42 = sub i9 %zext_ln167_42, i9 %zext_ln167_43" [./bf16_accl.h:167]   --->   Operation 4596 'sub' 'sub_ln167_42' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4597 [1/1] (0.76ns)   --->   "%sub_ln167_43 = sub i9 %zext_ln167_43, i9 %zext_ln167_42" [./bf16_accl.h:167]   --->   Operation 4597 'sub' 'sub_ln167_43' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4598 [1/1] (0.39ns)   --->   "%diff_21 = select i1 %xor_ln166_21, i9 %sub_ln167_42, i9 %sub_ln167_43" [./bf16_accl.h:167]   --->   Operation 4598 'select' 'diff_21' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4599 [1/1] (0.00ns)   --->   "%sext_ln167_21 = sext i9 %diff_21" [./bf16_accl.h:167]   --->   Operation 4599 'sext' 'sext_ln167_21' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4600 [1/1] (0.88ns)   --->   "%icmp_ln172_21 = icmp_sgt  i9 %diff_21, i9 11" [./bf16_accl.h:172]   --->   Operation 4600 'icmp' 'icmp_ln172_21' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4601 [1/1] (0.00ns) (grouped into LUT with out node select_ln172_21)   --->   "%select_ln174_21 = select i1 %xor_ln166_21, i16 %a_bits_assign_21_load, i16 %e_b_21" [./bf16_accl.h:174]   --->   Operation 4601 'select' 'select_ln174_21' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4602 [1/1] (0.84ns)   --->   "%icmp_ln178_21 = icmp_ult  i8 %ea1_21, i8 %eb1_21" [./bf16_accl.h:178]   --->   Operation 4602 'icmp' 'icmp_ln178_21' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4603 [1/1] (0.39ns) (out node of the LUT)   --->   "%maxe_190 = select i1 %icmp_ln178_21, i8 %eb_21, i8 %maxe_189" [./bf16_accl.h:178]   --->   Operation 4603 'select' 'maxe_190' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4604 [1/1] (0.00ns)   --->   "%zext_ln178_63 = zext i8 %maxe_190" [./bf16_accl.h:178]   --->   Operation 4604 'zext' 'zext_ln178_63' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4605 [1/1] (0.35ns)   --->   "%B_43 = select i1 %icmp_ln178_21, i16 %A_42, i16 %B_42" [./bf16_accl.h:178]   --->   Operation 4605 'select' 'B_43' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4606 [1/1] (0.35ns)   --->   "%A_43 = select i1 %icmp_ln178_21, i16 %B_42, i16 %A_42" [./bf16_accl.h:178]   --->   Operation 4606 'select' 'A_43' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4607 [1/1] (0.00ns)   --->   "%zext_ln178_65 = zext i16 %A_43" [./bf16_accl.h:178]   --->   Operation 4607 'zext' 'zext_ln178_65' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4608 [1/1] (0.17ns)   --->   "%sb_21 = select i1 %icmp_ln178_21, i1 %tmp_299, i1 %tmp_300" [./bf16_accl.h:178]   --->   Operation 4608 'select' 'sb_21' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4609 [1/1] (0.17ns)   --->   "%sa_21 = select i1 %icmp_ln178_21, i1 %tmp_300, i1 %tmp_299" [./bf16_accl.h:178]   --->   Operation 4609 'select' 'sa_21' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4610 [1/1] (0.00ns)   --->   "%tmp_303 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %diff_21, i32 1, i32 8" [./bf16_accl.h:182]   --->   Operation 4610 'partselect' 'tmp_303' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4611 [1/1] (0.84ns)   --->   "%icmp_ln182_21 = icmp_slt  i8 %tmp_303, i8 1" [./bf16_accl.h:182]   --->   Operation 4611 'icmp' 'icmp_ln182_21' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4612 [1/1] (0.88ns)   --->   "%icmp_ln184_21 = icmp_eq  i9 %diff_21, i9 0" [./bf16_accl.h:184]   --->   Operation 4612 'icmp' 'icmp_ln184_21' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4613 [1/1] (0.00ns) (grouped into LUT with out node B_aln_65)   --->   "%lshr_ln184_20 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %B_43, i32 1, i32 15" [./bf16_accl.h:184]   --->   Operation 4613 'partselect' 'lshr_ln184_20' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4614 [1/1] (0.00ns) (grouped into LUT with out node B_aln_65)   --->   "%zext_ln184_21 = zext i15 %lshr_ln184_20" [./bf16_accl.h:184]   --->   Operation 4614 'zext' 'zext_ln184_21' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4615 [1/1] (0.00ns) (grouped into LUT with out node B_aln_65)   --->   "%B_aln_63 = select i1 %icmp_ln184_21, i16 %B_43, i16 %zext_ln184_21" [./bf16_accl.h:184]   --->   Operation 4615 'select' 'B_aln_63' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4616 [1/1] (0.00ns) (grouped into LUT with out node add_ln191_21)   --->   "%shl_ln191_21 = shl i32 1, i32 %sext_ln167_21" [./bf16_accl.h:191]   --->   Operation 4616 'shl' 'shl_ln191_21' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4617 [1/1] (0.00ns) (grouped into LUT with out node add_ln191_21)   --->   "%trunc_ln191_21 = trunc i32 %shl_ln191_21" [./bf16_accl.h:191]   --->   Operation 4617 'trunc' 'trunc_ln191_21' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4618 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln191_21 = add i16 %trunc_ln191_21, i16 65535" [./bf16_accl.h:191]   --->   Operation 4618 'add' 'add_ln191_21' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4619 [1/1] (0.00ns) (grouped into LUT with out node sticky_42)   --->   "%lost_21 = and i16 %add_ln191_21, i16 %B_43" [./bf16_accl.h:191]   --->   Operation 4619 'and' 'lost_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4620 [1/1] (1.10ns) (out node of the LUT)   --->   "%sticky_42 = icmp_ne  i16 %lost_21, i16 0" [./bf16_accl.h:192]   --->   Operation 4620 'icmp' 'sticky_42' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4621 [1/1] (0.00ns) (grouped into LUT with out node B_aln_65)   --->   "%sext_ln167_21cast = trunc i32 %sext_ln167_21" [./bf16_accl.h:193]   --->   Operation 4621 'trunc' 'sext_ln167_21cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4622 [1/1] (0.00ns) (grouped into LUT with out node B_aln_65)   --->   "%B_aln_64 = lshr i16 %B_43, i16 %sext_ln167_21cast" [./bf16_accl.h:193]   --->   Operation 4622 'lshr' 'B_aln_64' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4623 [1/1] (0.90ns) (out node of the LUT)   --->   "%B_aln_65 = select i1 %icmp_ln182_21, i16 %B_aln_63, i16 %B_aln_64" [./bf16_accl.h:182]   --->   Operation 4623 'select' 'B_aln_65' <Predicate = true> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4624 [1/1] (0.00ns)   --->   "%zext_ln181_21 = zext i16 %B_aln_65" [./bf16_accl.h:181]   --->   Operation 4624 'zext' 'zext_ln181_21' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4625 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_21)   --->   "%xor_ln182_21 = xor i1 %icmp_ln182_21, i1 1" [./bf16_accl.h:182]   --->   Operation 4625 'xor' 'xor_ln182_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4626 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_21)   --->   "%sticky_43 = and i1 %sticky_42, i1 %xor_ln182_21" [./bf16_accl.h:182]   --->   Operation 4626 'and' 'sticky_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4627 [1/1] (0.28ns)   --->   "%xor_ln200_21 = xor i1 %sa_21, i1 %sb_21" [./bf16_accl.h:200]   --->   Operation 4627 'xor' 'xor_ln200_21' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4628 [1/1] (0.85ns)   --->   "%M_168 = add i17 %zext_ln181_21, i17 %zext_ln178_65" [./bf16_accl.h:201]   --->   Operation 4628 'add' 'M_168' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4629 [1/1] (0.00ns) (grouped into LUT with out node M_172)   --->   "%zext_ln198_42 = zext i17 %M_168" [./bf16_accl.h:198]   --->   Operation 4629 'zext' 'zext_ln198_42' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4630 [1/1] (1.10ns)   --->   "%icmp_ln203_21 = icmp_ult  i16 %A_43, i16 %B_aln_65" [./bf16_accl.h:203]   --->   Operation 4630 'icmp' 'icmp_ln203_21' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4631 [1/1] (0.28ns)   --->   "%xor_ln203_21 = xor i1 %icmp_ln203_21, i1 1" [./bf16_accl.h:203]   --->   Operation 4631 'xor' 'xor_ln203_21' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4632 [1/1] (0.85ns)   --->   "%M_169 = sub i17 %zext_ln178_65, i17 %zext_ln181_21" [./bf16_accl.h:203]   --->   Operation 4632 'sub' 'M_169' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4633 [1/1] (0.85ns)   --->   "%M_170 = sub i17 %zext_ln181_21, i17 %zext_ln178_65" [./bf16_accl.h:204]   --->   Operation 4633 'sub' 'M_170' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4634 [1/1] (0.00ns) (grouped into LUT with out node M_172)   --->   "%M_171 = select i1 %xor_ln203_21, i17 %M_169, i17 %M_170" [./bf16_accl.h:203]   --->   Operation 4634 'select' 'M_171' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4635 [1/1] (0.00ns) (grouped into LUT with out node M_172)   --->   "%sext_ln203_21 = sext i17 %M_171" [./bf16_accl.h:203]   --->   Operation 4635 'sext' 'sext_ln203_21' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4636 [1/1] (0.00ns) (grouped into LUT with out node s_89)   --->   "%s_88 = select i1 %xor_ln203_21, i1 %sa_21, i1 %sb_21" [./bf16_accl.h:203]   --->   Operation 4636 'select' 's_88' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4637 [1/1] (0.35ns) (out node of the LUT)   --->   "%M_172 = select i1 %xor_ln200_21, i18 %sext_ln203_21, i18 %zext_ln198_42" [./bf16_accl.h:200]   --->   Operation 4637 'select' 'M_172' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4638 [1/1] (0.17ns) (out node of the LUT)   --->   "%s_89 = select i1 %xor_ln200_21, i1 %s_88, i1 %sb_21" [./bf16_accl.h:200]   --->   Operation 4638 'select' 's_89' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4639 [1/1] (1.08ns)   --->   "%icmp_ln207_21 = icmp_eq  i18 %M_172, i18 0" [./bf16_accl.h:207]   --->   Operation 4639 'icmp' 'icmp_ln207_21' <Predicate = true> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4640 [1/1] (0.00ns)   --->   "%tmp_304 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %M_172, i32 16, i32 17" [./bf16_accl.h:217]   --->   Operation 4640 'partselect' 'tmp_304' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4641 [1/1] (0.44ns)   --->   "%icmp_ln217_21 = icmp_ne  i2 %tmp_304, i2 0" [./bf16_accl.h:217]   --->   Operation 4641 'icmp' 'icmp_ln217_21' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4642 [1/1] (0.00ns)   --->   "%trunc_ln217_20 = partselect i17 @_ssdm_op_PartSelect.i17.i18.i32.i32, i18 %M_172, i32 1, i32 17" [./bf16_accl.h:217]   --->   Operation 4642 'partselect' 'trunc_ln217_20' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4643 [1/1] (0.00ns)   --->   "%sext_ln217_21 = sext i17 %trunc_ln217_20" [./bf16_accl.h:217]   --->   Operation 4643 'sext' 'sext_ln217_21' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4644 [1/1] (0.76ns)   --->   "%maxe_191 = add i9 %zext_ln178_63, i9 1" [./bf16_accl.h:217]   --->   Operation 4644 'add' 'maxe_191' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4645 [1/1] (0.39ns)   --->   "%maxe_192 = select i1 %icmp_ln217_21, i9 %maxe_191, i9 %zext_ln178_63" [./bf16_accl.h:217]   --->   Operation 4645 'select' 'maxe_192' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4646 [1/1] (0.00ns)   --->   "%zext_ln217_21 = zext i9 %maxe_192" [./bf16_accl.h:217]   --->   Operation 4646 'zext' 'zext_ln217_21' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4647 [1/1] (0.36ns)   --->   "%M_173 = select i1 %icmp_ln217_21, i18 %sext_ln217_21, i18 %M_172" [./bf16_accl.h:217]   --->   Operation 4647 'select' 'M_173' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4648 [1/1] (0.00ns)   --->   "%sext_ln198_21 = sext i18 %M_173" [./bf16_accl.h:198]   --->   Operation 4648 'sext' 'sext_ln198_21' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4649 [1/1] (0.00ns)   --->   "%zext_ln198_43 = zext i31 %sext_ln198_21" [./bf16_accl.h:198]   --->   Operation 4649 'zext' 'zext_ln198_43' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4650 [1/1] (0.00ns) (grouped into LUT with out node M_175)   --->   "%trunc_ln198_42 = trunc i18 %M_173" [./bf16_accl.h:198]   --->   Operation 4650 'trunc' 'trunc_ln198_42' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4651 [1/1] (0.00ns)   --->   "%tmp_305 = partselect i3 @_ssdm_op_PartSelect.i3.i18.i32.i32, i18 %M_173, i32 15, i32 17" [./bf16_accl.h:220]   --->   Operation 4651 'partselect' 'tmp_305' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4652 [1/1] (0.58ns)   --->   "%icmp_ln220_42 = icmp_eq  i3 %tmp_305, i3 0" [./bf16_accl.h:220]   --->   Operation 4652 'icmp' 'icmp_ln220_42' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4653 [1/1] (0.88ns)   --->   "%icmp_ln220_43 = icmp_eq  i9 %maxe_192, i9 0" [./bf16_accl.h:220]   --->   Operation 4653 'icmp' 'icmp_ln220_43' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4654 [1/1] (0.00ns)   --->   "%tmp_82 = ctlz i32 @llvm.ctlz.i32, i32 %zext_ln198_43, i1 1" [./bf16_accl.h:20]   --->   Operation 4654 'ctlz' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4655 [1/1] (1.01ns)   --->   "%lz_42 = add i32 %tmp_82, i32 4294967280" [./bf16_accl.h:221]   --->   Operation 4655 'add' 'lz_42' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4656 [1/1] (0.99ns)   --->   "%icmp_ln222_21 = icmp_sgt  i32 %lz_42, i32 0" [./bf16_accl.h:222]   --->   Operation 4656 'icmp' 'icmp_ln222_21' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4657 [1/1] (0.00ns)   --->   "%zext_ln223_21 = zext i9 %maxe_192" [./bf16_accl.h:223]   --->   Operation 4657 'zext' 'zext_ln223_21' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4658 [1/1] (0.99ns)   --->   "%icmp_ln223_21 = icmp_slt  i32 %lz_42, i32 %zext_ln223_21" [./bf16_accl.h:223]   --->   Operation 4658 'icmp' 'icmp_ln223_21' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4659 [1/1] (0.00ns) (grouped into LUT with out node lz_43)   --->   "%xor_ln223_21 = xor i1 %icmp_ln223_21, i1 1" [./bf16_accl.h:223]   --->   Operation 4659 'xor' 'xor_ln223_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4660 [1/1] (0.44ns) (out node of the LUT)   --->   "%lz_43 = select i1 %xor_ln223_21, i32 %zext_ln223_21, i32 %lz_42" [./bf16_accl.h:223]   --->   Operation 4660 'select' 'lz_43' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4661 [1/1] (0.00ns) (grouped into LUT with out node M_175)   --->   "%M_174 = shl i32 %zext_ln198_43, i32 %lz_43" [./bf16_accl.h:224]   --->   Operation 4661 'shl' 'M_174' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4662 [1/1] (0.00ns) (grouped into LUT with out node M_175)   --->   "%trunc_ln198_43 = trunc i32 %M_174" [./bf16_accl.h:198]   --->   Operation 4662 'trunc' 'trunc_ln198_43' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4663 [1/1] (0.00ns)   --->   "%trunc_ln225_21 = trunc i32 %lz_43" [./bf16_accl.h:225]   --->   Operation 4663 'trunc' 'trunc_ln225_21' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4664 [1/1] (0.85ns)   --->   "%maxe_193 = sub i16 %zext_ln217_21, i16 %trunc_ln225_21" [./bf16_accl.h:225]   --->   Operation 4664 'sub' 'maxe_193' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4665 [1/1] (0.00ns) (grouped into LUT with out node and_ln222_43)   --->   "%xor_ln220_21 = xor i1 %icmp_ln220_43, i1 1" [./bf16_accl.h:220]   --->   Operation 4665 'xor' 'xor_ln220_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4666 [1/1] (0.00ns) (grouped into LUT with out node and_ln222_43)   --->   "%and_ln222_42 = and i1 %icmp_ln222_21, i1 %xor_ln220_21" [./bf16_accl.h:222]   --->   Operation 4666 'and' 'and_ln222_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4667 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln222_43 = and i1 %and_ln222_42, i1 %icmp_ln220_42" [./bf16_accl.h:222]   --->   Operation 4667 'and' 'and_ln222_43' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4668 [1/1] (0.00ns) (grouped into LUT with out node maxe_195)   --->   "%maxe_194 = select i1 %and_ln222_43, i16 %maxe_193, i16 %zext_ln217_21" [./bf16_accl.h:222]   --->   Operation 4668 'select' 'maxe_194' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4669 [1/1] (0.00ns) (grouped into LUT with out node maxe_195)   --->   "%and_ln220_21 = and i1 %icmp_ln220_42, i1 %icmp_ln220_43" [./bf16_accl.h:220]   --->   Operation 4669 'and' 'and_ln220_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4670 [1/1] (0.35ns) (out node of the LUT)   --->   "%maxe_195 = select i1 %and_ln220_21, i16 0, i16 %maxe_194" [./bf16_accl.h:220]   --->   Operation 4670 'select' 'maxe_195' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4671 [1/1] (1.38ns) (out node of the LUT)   --->   "%M_175 = select i1 %and_ln222_43, i16 %trunc_ln198_43, i16 %trunc_ln198_42" [./bf16_accl.h:222]   --->   Operation 4671 'select' 'M_175' <Predicate = true> <Delay = 1.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4672 [1/1] (0.00ns) (grouped into LUT with out node round_up_66)   --->   "%round_up_64 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_175, i32 8" [./bf16_accl.h:230]   --->   Operation 4672 'bitselect' 'round_up_64' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4673 [1/1] (0.00ns)   --->   "%frac_keep_21 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %M_175, i32 8, i32 15" [./bf16_accl.h:230]   --->   Operation 4673 'partselect' 'frac_keep_21' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4674 [1/1] (0.00ns)   --->   "%trunc_ln231_20 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %M_175, i32 8, i32 14" [./bf16_accl.h:231]   --->   Operation 4674 'partselect' 'trunc_ln231_20' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4675 [1/1] (0.00ns)   --->   "%zext_ln231_21 = zext i8 %frac_keep_21" [./bf16_accl.h:231]   --->   Operation 4675 'zext' 'zext_ln231_21' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4676 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_21)   --->   "%tmp_150 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %sticky_43" [./bf16_accl.h:240]   --->   Operation 4676 'bitconcatenate' 'tmp_150' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4677 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_21)   --->   "%trunc_ln240_21 = trunc i16 %M_175" [./bf16_accl.h:240]   --->   Operation 4677 'trunc' 'trunc_ln240_21' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4678 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_21)   --->   "%or_ln240_72 = or i2 %trunc_ln240_21, i2 %tmp_150" [./bf16_accl.h:240]   --->   Operation 4678 'or' 'or_ln240_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4679 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_21)   --->   "%tmp_307 = partselect i5 @_ssdm_op_PartSelect.i5.i16.i32.i32, i16 %M_175, i32 2, i32 6" [./bf16_accl.h:240]   --->   Operation 4679 'partselect' 'tmp_307' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4680 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_21)   --->   "%or_ln240_20 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %tmp_307, i2 %or_ln240_72" [./bf16_accl.h:240]   --->   Operation 4680 'bitconcatenate' 'or_ln240_20' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4681 [1/1] (0.81ns) (out node of the LUT)   --->   "%icmp_ln240_21 = icmp_ne  i7 %or_ln240_20, i7 0" [./bf16_accl.h:240]   --->   Operation 4681 'icmp' 'icmp_ln240_21' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4682 [1/1] (0.00ns) (grouped into LUT with out node round_up_66)   --->   "%round_up_65 = or i1 %icmp_ln240_21, i1 %round_up_64" [./bf16_accl.h:240]   --->   Operation 4682 'or' 'round_up_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4683 [1/1] (0.00ns) (grouped into LUT with out node round_up_66)   --->   "%tmp_308 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_175, i32 7" [./bf16_accl.h:244]   --->   Operation 4683 'bitselect' 'tmp_308' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4684 [1/1] (0.28ns) (out node of the LUT)   --->   "%round_up_66 = and i1 %round_up_65, i1 %tmp_308" [./bf16_accl.h:244]   --->   Operation 4684 'and' 'round_up_66' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4685 [1/1] (0.00ns)   --->   "%zext_ln238_21 = zext i1 %round_up_66" [./bf16_accl.h:238]   --->   Operation 4685 'zext' 'zext_ln238_21' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4686 [1/1] (0.00ns)   --->   "%zext_ln244_42 = zext i1 %round_up_66" [./bf16_accl.h:244]   --->   Operation 4686 'zext' 'zext_ln244_42' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4687 [1/1] (0.00ns)   --->   "%zext_ln244_43 = zext i1 %round_up_66" [./bf16_accl.h:244]   --->   Operation 4687 'zext' 'zext_ln244_43' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4688 [1/1] (0.76ns)   --->   "%rounded_21 = add i9 %zext_ln238_21, i9 %zext_ln231_21" [./bf16_accl.h:244]   --->   Operation 4688 'add' 'rounded_21' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4689 [1/1] (0.76ns)   --->   "%add_ln244_22 = add i8 %zext_ln244_43, i8 %frac_keep_21" [./bf16_accl.h:244]   --->   Operation 4689 'add' 'add_ln244_22' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4690 [1/1] (0.00ns)   --->   "%tmp_309 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %rounded_21, i32 8" [./bf16_accl.h:247]   --->   Operation 4690 'bitselect' 'tmp_309' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4691 [1/1] (0.85ns)   --->   "%maxe_196 = add i16 %maxe_195, i16 1" [./bf16_accl.h:247]   --->   Operation 4691 'add' 'maxe_196' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4692 [1/1] (0.35ns)   --->   "%maxe_197 = select i1 %tmp_309, i16 %maxe_196, i16 %maxe_195" [./bf16_accl.h:247]   --->   Operation 4692 'select' 'maxe_197' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4693 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_43)   --->   "%trunc_ln247_20 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %add_ln244_22, i32 1, i32 7" [./bf16_accl.h:247]   --->   Operation 4693 'partselect' 'trunc_ln247_20' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4694 [1/1] (0.77ns)   --->   "%add_ln247_42 = add i7 %zext_ln244_42, i7 %trunc_ln231_20" [./bf16_accl.h:247]   --->   Operation 4694 'add' 'add_ln247_42' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4695 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_43)   --->   "%m7_21 = select i1 %tmp_309, i7 %trunc_ln247_20, i7 %add_ln247_42" [./bf16_accl.h:247]   --->   Operation 4695 'select' 'm7_21' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4696 [1/1] (1.10ns)   --->   "%icmp_ln250_21 = icmp_ugt  i16 %maxe_197, i16 254" [./bf16_accl.h:250]   --->   Operation 4696 'icmp' 'icmp_ln250_21' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4697 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_21)   --->   "%shl_ln23_40 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i15, i1 %s_89, i15 0" [./bf16_accl.h:23]   --->   Operation 4697 'bitconcatenate' 'shl_ln23_40' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4698 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_21)   --->   "%or_ln23_42 = or i16 %shl_ln23_40, i16 32640" [./bf16_accl.h:23]   --->   Operation 4698 'or' 'or_ln23_42' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4699 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_43)   --->   "%shl_ln23_41 = shl i16 %maxe_197, i16 7" [./bf16_accl.h:23]   --->   Operation 4699 'shl' 'shl_ln23_41' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4700 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_43)   --->   "%tmp177 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i8.i7, i1 %s_89, i8 0, i7 %m7_21" [./bf16_accl.h:23]   --->   Operation 4700 'bitconcatenate' 'tmp177' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4701 [1/1] (0.36ns) (out node of the LUT)   --->   "%or_ln23_43 = or i16 %tmp177, i16 %shl_ln23_41" [./bf16_accl.h:23]   --->   Operation 4701 'or' 'or_ln23_43' <Predicate = true> <Delay = 0.36> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4702 [1/1] (0.28ns)   --->   "%or_ln142_53 = or i1 %icmp_ln134_21, i1 %or_ln142_21" [./bf16_accl.h:142]   --->   Operation 4702 'or' 'or_ln142_53' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4703 [1/1] (0.28ns)   --->   "%or_ln145_94 = or i1 %or_ln142_53, i1 %icmp_ln145_21" [./bf16_accl.h:145]   --->   Operation 4703 'or' 'or_ln145_94' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4704 [1/1] (0.00ns) (grouped into LUT with out node select_ln172_21)   --->   "%xor_ln145_21 = xor i1 %or_ln145_94, i1 1" [./bf16_accl.h:145]   --->   Operation 4704 'xor' 'xor_ln145_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4705 [1/1] (0.00ns) (grouped into LUT with out node select_ln172_21)   --->   "%and_ln172_21 = and i1 %icmp_ln172_21, i1 %xor_ln145_21" [./bf16_accl.h:172]   --->   Operation 4705 'and' 'and_ln172_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4706 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln172_21 = select i1 %and_ln172_21, i16 %select_ln174_21, i16 %or_ln23_43" [./bf16_accl.h:172]   --->   Operation 4706 'select' 'select_ln172_21' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4707 [1/1] (0.28ns)   --->   "%or_ln172_21 = or i1 %or_ln145_94, i1 %icmp_ln172_21" [./bf16_accl.h:172]   --->   Operation 4707 'or' 'or_ln172_21' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4708 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_21)   --->   "%or_ln207_21 = or i1 %or_ln172_21, i1 %icmp_ln207_21" [./bf16_accl.h:207]   --->   Operation 4708 'or' 'or_ln207_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4709 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_21)   --->   "%xor_ln207_21 = xor i1 %or_ln207_21, i1 1" [./bf16_accl.h:207]   --->   Operation 4709 'xor' 'xor_ln207_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4710 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_21)   --->   "%and_ln250_21 = and i1 %icmp_ln250_21, i1 %xor_ln207_21" [./bf16_accl.h:250]   --->   Operation 4710 'and' 'and_ln250_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4711 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln250_21 = select i1 %and_ln250_21, i16 %or_ln23_42, i16 %select_ln172_21" [./bf16_accl.h:250]   --->   Operation 4711 'select' 'select_ln250_21' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4712 [1/1] (0.00ns) (grouped into LUT with out node select_ln135_21)   --->   "%and_ln135_42 = and i1 %icmp_ln134_21, i1 %icmp_ln135_21" [./bf16_accl.h:135]   --->   Operation 4712 'and' 'and_ln135_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4713 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln135_21 = select i1 %and_ln135_42, i16 %select_ln138_21, i16 %select_ln250_21" [./bf16_accl.h:135]   --->   Operation 4713 'select' 'select_ln135_21' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4714 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_21)   --->   "%xor_ln135_21 = xor i1 %icmp_ln135_21, i1 1" [./bf16_accl.h:135]   --->   Operation 4714 'xor' 'xor_ln135_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4715 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_21)   --->   "%and_ln135_43 = and i1 %icmp_ln134_21, i1 %xor_ln135_21" [./bf16_accl.h:135]   --->   Operation 4715 'and' 'and_ln135_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4716 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_21)   --->   "%xor_ln142_21 = xor i1 %or_ln142_53, i1 1" [./bf16_accl.h:142]   --->   Operation 4716 'xor' 'xor_ln142_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4717 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_21)   --->   "%and_ln145_21 = and i1 %icmp_ln145_21, i1 %xor_ln142_21" [./bf16_accl.h:145]   --->   Operation 4717 'and' 'and_ln145_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4718 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_21)   --->   "%or_ln145_95 = or i1 %and_ln135_43, i1 %and_ln145_21" [./bf16_accl.h:145]   --->   Operation 4718 'or' 'or_ln145_95' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4719 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln145_21 = select i1 %or_ln145_95, i16 %a_bits_assign_21_load, i16 %select_ln135_21" [./bf16_accl.h:145]   --->   Operation 4719 'select' 'select_ln145_21' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4720 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_21)   --->   "%xor_ln134_21 = xor i1 %icmp_ln134_21, i1 1" [./bf16_accl.h:134]   --->   Operation 4720 'xor' 'xor_ln134_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4721 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_21)   --->   "%and_ln142_21 = and i1 %or_ln142_21, i1 %xor_ln134_21" [./bf16_accl.h:142]   --->   Operation 4721 'and' 'and_ln142_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4722 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_21)   --->   "%select_ln142_21 = select i1 %and_ln142_21, i16 %e_b_21, i16 %select_ln145_21" [./bf16_accl.h:142]   --->   Operation 4722 'select' 'select_ln142_21' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4723 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_21)   --->   "%xor_ln172_21 = xor i1 %or_ln172_21, i1 1" [./bf16_accl.h:172]   --->   Operation 4723 'xor' 'xor_ln172_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4724 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_21)   --->   "%and_ln207_21 = and i1 %icmp_ln207_21, i1 %xor_ln172_21" [./bf16_accl.h:207]   --->   Operation 4724 'and' 'and_ln207_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4725 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln207_21 = select i1 %and_ln207_21, i16 0, i16 %select_ln142_21" [./bf16_accl.h:207]   --->   Operation 4725 'select' 'select_ln207_21' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4726 [1/1] (0.00ns)   --->   "%tmp_310 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_assign_22_load, i32 15" [./bf16_accl.h:127]   --->   Operation 4726 'bitselect' 'tmp_310' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4727 [1/1] (0.00ns)   --->   "%ea_22 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %a_bits_assign_22_load, i32 7, i32 14" [./bf16_accl.h:128]   --->   Operation 4727 'partselect' 'ea_22' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4728 [1/1] (0.00ns)   --->   "%zext_ln129_44 = zext i7 %ma_22" [./bf16_accl.h:129]   --->   Operation 4728 'zext' 'zext_ln129_44' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4729 [1/1] (0.84ns)   --->   "%icmp_ln134_22 = icmp_eq  i8 %ea_22, i8 255" [./bf16_accl.h:134]   --->   Operation 4729 'icmp' 'icmp_ln134_22' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4730 [1/1] (0.81ns)   --->   "%icmp_ln135_22 = icmp_eq  i7 %ma_22, i7 0" [./bf16_accl.h:135]   --->   Operation 4730 'icmp' 'icmp_ln135_22' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4731 [1/1] (0.84ns)   --->   "%icmp_ln142_22 = icmp_eq  i8 %eb_22, i8 255" [./bf16_accl.h:142]   --->   Operation 4731 'icmp' 'icmp_ln142_22' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4732 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144_22)   --->   "%trunc_ln144_21 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %a_bits_assign_22_load, i32 7, i32 13" [./bf16_accl.h:144]   --->   Operation 4732 'partselect' 'trunc_ln144_21' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4733 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144_22)   --->   "%or_ln144_52 = or i7 %trunc_ln144_21, i7 %ma_22" [./bf16_accl.h:144]   --->   Operation 4733 'or' 'or_ln144_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4734 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144_22)   --->   "%tmp_312 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_assign_22_load, i32 14" [./bf16_accl.h:144]   --->   Operation 4734 'bitselect' 'tmp_312' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4735 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144_22)   --->   "%or_ln144_21 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_312, i7 %or_ln144_52" [./bf16_accl.h:144]   --->   Operation 4735 'bitconcatenate' 'or_ln144_21' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4736 [1/1] (0.84ns) (out node of the LUT)   --->   "%icmp_ln144_22 = icmp_eq  i8 %or_ln144_21, i8 0" [./bf16_accl.h:144]   --->   Operation 4736 'icmp' 'icmp_ln144_22' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4737 [1/1] (0.28ns)   --->   "%or_ln142_22 = or i1 %icmp_ln142_22, i1 %icmp_ln144_22" [./bf16_accl.h:142]   --->   Operation 4737 'or' 'or_ln142_22' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4738 [1/1] (0.00ns) (grouped into LUT with out node select_ln138_22)   --->   "%xor_ln138_22 = xor i1 %tmp_310, i1 %tmp_311" [./bf16_accl.h:138]   --->   Operation 4738 'xor' 'xor_ln138_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4739 [1/1] (0.00ns) (grouped into LUT with out node select_ln138_22)   --->   "%and_ln138_44 = and i1 %icmp_ln138_22, i1 %xor_ln138_22" [./bf16_accl.h:138]   --->   Operation 4739 'and' 'and_ln138_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4740 [1/1] (0.00ns) (grouped into LUT with out node select_ln138_22)   --->   "%and_ln138_45 = and i1 %and_ln138_44, i1 %icmp_ln142_22" [./bf16_accl.h:138]   --->   Operation 4740 'and' 'and_ln138_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4741 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln138_22 = select i1 %and_ln138_45, i16 32641, i16 %a_bits_assign_22_load" [./bf16_accl.h:138]   --->   Operation 4741 'select' 'select_ln138_22' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4742 [1/1] (0.84ns)   --->   "%icmp_ln158_44 = icmp_ne  i8 %ea_22, i8 0" [./bf16_accl.h:158]   --->   Operation 4742 'icmp' 'icmp_ln158_44' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4743 [1/1] (0.00ns)   --->   "%or_ln158_43 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %ma_22" [./bf16_accl.h:158]   --->   Operation 4743 'bitconcatenate' 'or_ln158_43' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4744 [1/1] (0.39ns)   --->   "%select_ln158_44 = select i1 %icmp_ln158_44, i8 %or_ln158_43, i8 %zext_ln129_44" [./bf16_accl.h:158]   --->   Operation 4744 'select' 'select_ln158_44' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4745 [1/1] (0.00ns)   --->   "%A_44 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln158_44, i8 0" [./bf16_accl.h:159]   --->   Operation 4745 'bitconcatenate' 'A_44' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4746 [1/1] (0.00ns)   --->   "%B_44 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln158_45, i8 0" [./bf16_accl.h:159]   --->   Operation 4746 'bitconcatenate' 'B_44' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4747 [1/1] (0.84ns)   --->   "%icmp_ln162_22 = icmp_eq  i8 %ea_22, i8 0" [./bf16_accl.h:162]   --->   Operation 4747 'icmp' 'icmp_ln162_22' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4748 [1/1] (0.39ns)   --->   "%ea1_22 = select i1 %icmp_ln162_22, i8 1, i8 %ea_22" [./bf16_accl.h:162]   --->   Operation 4748 'select' 'ea1_22' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4749 [1/1] (0.84ns)   --->   "%icmp_ln166_22 = icmp_ult  i8 %ea1_22, i8 %eb1_22" [./bf16_accl.h:166]   --->   Operation 4749 'icmp' 'icmp_ln166_22' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4750 [1/1] (0.28ns)   --->   "%xor_ln166_22 = xor i1 %icmp_ln166_22, i1 1" [./bf16_accl.h:166]   --->   Operation 4750 'xor' 'xor_ln166_22' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4751 [1/1] (0.00ns) (grouped into LUT with out node maxe_199)   --->   "%maxe_198 = select i1 %xor_ln166_22, i8 %ea_22, i8 %eb_22" [./bf16_accl.h:166]   --->   Operation 4751 'select' 'maxe_198' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4752 [1/1] (0.00ns)   --->   "%zext_ln167_44 = zext i8 %ea1_22" [./bf16_accl.h:167]   --->   Operation 4752 'zext' 'zext_ln167_44' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4753 [1/1] (0.00ns)   --->   "%zext_ln167_45 = zext i8 %eb1_22" [./bf16_accl.h:167]   --->   Operation 4753 'zext' 'zext_ln167_45' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4754 [1/1] (0.76ns)   --->   "%sub_ln167_44 = sub i9 %zext_ln167_44, i9 %zext_ln167_45" [./bf16_accl.h:167]   --->   Operation 4754 'sub' 'sub_ln167_44' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4755 [1/1] (0.76ns)   --->   "%sub_ln167_45 = sub i9 %zext_ln167_45, i9 %zext_ln167_44" [./bf16_accl.h:167]   --->   Operation 4755 'sub' 'sub_ln167_45' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4756 [1/1] (0.39ns)   --->   "%diff_22 = select i1 %xor_ln166_22, i9 %sub_ln167_44, i9 %sub_ln167_45" [./bf16_accl.h:167]   --->   Operation 4756 'select' 'diff_22' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4757 [1/1] (0.00ns)   --->   "%sext_ln167_22 = sext i9 %diff_22" [./bf16_accl.h:167]   --->   Operation 4757 'sext' 'sext_ln167_22' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4758 [1/1] (0.88ns)   --->   "%icmp_ln172_22 = icmp_sgt  i9 %diff_22, i9 11" [./bf16_accl.h:172]   --->   Operation 4758 'icmp' 'icmp_ln172_22' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4759 [1/1] (0.00ns) (grouped into LUT with out node select_ln172_22)   --->   "%select_ln174_22 = select i1 %xor_ln166_22, i16 %a_bits_assign_22_load, i16 %e_b_22" [./bf16_accl.h:174]   --->   Operation 4759 'select' 'select_ln174_22' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4760 [1/1] (0.84ns)   --->   "%icmp_ln178_22 = icmp_ult  i8 %ea1_22, i8 %eb1_22" [./bf16_accl.h:178]   --->   Operation 4760 'icmp' 'icmp_ln178_22' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4761 [1/1] (0.39ns) (out node of the LUT)   --->   "%maxe_199 = select i1 %icmp_ln178_22, i8 %eb_22, i8 %maxe_198" [./bf16_accl.h:178]   --->   Operation 4761 'select' 'maxe_199' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4762 [1/1] (0.00ns)   --->   "%zext_ln178_66 = zext i8 %maxe_199" [./bf16_accl.h:178]   --->   Operation 4762 'zext' 'zext_ln178_66' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4763 [1/1] (0.35ns)   --->   "%B_45 = select i1 %icmp_ln178_22, i16 %A_44, i16 %B_44" [./bf16_accl.h:178]   --->   Operation 4763 'select' 'B_45' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4764 [1/1] (0.35ns)   --->   "%A_45 = select i1 %icmp_ln178_22, i16 %B_44, i16 %A_44" [./bf16_accl.h:178]   --->   Operation 4764 'select' 'A_45' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4765 [1/1] (0.00ns)   --->   "%zext_ln178_68 = zext i16 %A_45" [./bf16_accl.h:178]   --->   Operation 4765 'zext' 'zext_ln178_68' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4766 [1/1] (0.17ns)   --->   "%sb_22 = select i1 %icmp_ln178_22, i1 %tmp_310, i1 %tmp_311" [./bf16_accl.h:178]   --->   Operation 4766 'select' 'sb_22' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4767 [1/1] (0.17ns)   --->   "%sa_22 = select i1 %icmp_ln178_22, i1 %tmp_311, i1 %tmp_310" [./bf16_accl.h:178]   --->   Operation 4767 'select' 'sa_22' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4768 [1/1] (0.00ns)   --->   "%tmp_314 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %diff_22, i32 1, i32 8" [./bf16_accl.h:182]   --->   Operation 4768 'partselect' 'tmp_314' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4769 [1/1] (0.84ns)   --->   "%icmp_ln182_22 = icmp_slt  i8 %tmp_314, i8 1" [./bf16_accl.h:182]   --->   Operation 4769 'icmp' 'icmp_ln182_22' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4770 [1/1] (0.88ns)   --->   "%icmp_ln184_22 = icmp_eq  i9 %diff_22, i9 0" [./bf16_accl.h:184]   --->   Operation 4770 'icmp' 'icmp_ln184_22' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4771 [1/1] (0.00ns) (grouped into LUT with out node B_aln_68)   --->   "%lshr_ln184_21 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %B_45, i32 1, i32 15" [./bf16_accl.h:184]   --->   Operation 4771 'partselect' 'lshr_ln184_21' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4772 [1/1] (0.00ns) (grouped into LUT with out node B_aln_68)   --->   "%zext_ln184_22 = zext i15 %lshr_ln184_21" [./bf16_accl.h:184]   --->   Operation 4772 'zext' 'zext_ln184_22' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4773 [1/1] (0.00ns) (grouped into LUT with out node B_aln_68)   --->   "%B_aln_66 = select i1 %icmp_ln184_22, i16 %B_45, i16 %zext_ln184_22" [./bf16_accl.h:184]   --->   Operation 4773 'select' 'B_aln_66' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4774 [1/1] (0.00ns) (grouped into LUT with out node add_ln191_22)   --->   "%shl_ln191_22 = shl i32 1, i32 %sext_ln167_22" [./bf16_accl.h:191]   --->   Operation 4774 'shl' 'shl_ln191_22' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4775 [1/1] (0.00ns) (grouped into LUT with out node add_ln191_22)   --->   "%trunc_ln191_22 = trunc i32 %shl_ln191_22" [./bf16_accl.h:191]   --->   Operation 4775 'trunc' 'trunc_ln191_22' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4776 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln191_22 = add i16 %trunc_ln191_22, i16 65535" [./bf16_accl.h:191]   --->   Operation 4776 'add' 'add_ln191_22' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4777 [1/1] (0.00ns) (grouped into LUT with out node sticky_44)   --->   "%lost_22 = and i16 %add_ln191_22, i16 %B_45" [./bf16_accl.h:191]   --->   Operation 4777 'and' 'lost_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4778 [1/1] (1.10ns) (out node of the LUT)   --->   "%sticky_44 = icmp_ne  i16 %lost_22, i16 0" [./bf16_accl.h:192]   --->   Operation 4778 'icmp' 'sticky_44' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4779 [1/1] (0.00ns) (grouped into LUT with out node B_aln_68)   --->   "%sext_ln167_22cast = trunc i32 %sext_ln167_22" [./bf16_accl.h:193]   --->   Operation 4779 'trunc' 'sext_ln167_22cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4780 [1/1] (0.00ns) (grouped into LUT with out node B_aln_68)   --->   "%B_aln_67 = lshr i16 %B_45, i16 %sext_ln167_22cast" [./bf16_accl.h:193]   --->   Operation 4780 'lshr' 'B_aln_67' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4781 [1/1] (0.90ns) (out node of the LUT)   --->   "%B_aln_68 = select i1 %icmp_ln182_22, i16 %B_aln_66, i16 %B_aln_67" [./bf16_accl.h:182]   --->   Operation 4781 'select' 'B_aln_68' <Predicate = true> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4782 [1/1] (0.00ns)   --->   "%zext_ln181_22 = zext i16 %B_aln_68" [./bf16_accl.h:181]   --->   Operation 4782 'zext' 'zext_ln181_22' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4783 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_22)   --->   "%xor_ln182_22 = xor i1 %icmp_ln182_22, i1 1" [./bf16_accl.h:182]   --->   Operation 4783 'xor' 'xor_ln182_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4784 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_22)   --->   "%sticky_45 = and i1 %sticky_44, i1 %xor_ln182_22" [./bf16_accl.h:182]   --->   Operation 4784 'and' 'sticky_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4785 [1/1] (0.28ns)   --->   "%xor_ln200_22 = xor i1 %sa_22, i1 %sb_22" [./bf16_accl.h:200]   --->   Operation 4785 'xor' 'xor_ln200_22' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4786 [1/1] (0.85ns)   --->   "%M_176 = add i17 %zext_ln181_22, i17 %zext_ln178_68" [./bf16_accl.h:201]   --->   Operation 4786 'add' 'M_176' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4787 [1/1] (0.00ns) (grouped into LUT with out node M_180)   --->   "%zext_ln198_44 = zext i17 %M_176" [./bf16_accl.h:198]   --->   Operation 4787 'zext' 'zext_ln198_44' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4788 [1/1] (1.10ns)   --->   "%icmp_ln203_22 = icmp_ult  i16 %A_45, i16 %B_aln_68" [./bf16_accl.h:203]   --->   Operation 4788 'icmp' 'icmp_ln203_22' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4789 [1/1] (0.28ns)   --->   "%xor_ln203_22 = xor i1 %icmp_ln203_22, i1 1" [./bf16_accl.h:203]   --->   Operation 4789 'xor' 'xor_ln203_22' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4790 [1/1] (0.85ns)   --->   "%M_177 = sub i17 %zext_ln178_68, i17 %zext_ln181_22" [./bf16_accl.h:203]   --->   Operation 4790 'sub' 'M_177' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4791 [1/1] (0.85ns)   --->   "%M_178 = sub i17 %zext_ln181_22, i17 %zext_ln178_68" [./bf16_accl.h:204]   --->   Operation 4791 'sub' 'M_178' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4792 [1/1] (0.00ns) (grouped into LUT with out node M_180)   --->   "%M_179 = select i1 %xor_ln203_22, i17 %M_177, i17 %M_178" [./bf16_accl.h:203]   --->   Operation 4792 'select' 'M_179' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4793 [1/1] (0.00ns) (grouped into LUT with out node M_180)   --->   "%sext_ln203_22 = sext i17 %M_179" [./bf16_accl.h:203]   --->   Operation 4793 'sext' 'sext_ln203_22' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4794 [1/1] (0.00ns) (grouped into LUT with out node s_93)   --->   "%s_92 = select i1 %xor_ln203_22, i1 %sa_22, i1 %sb_22" [./bf16_accl.h:203]   --->   Operation 4794 'select' 's_92' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4795 [1/1] (0.35ns) (out node of the LUT)   --->   "%M_180 = select i1 %xor_ln200_22, i18 %sext_ln203_22, i18 %zext_ln198_44" [./bf16_accl.h:200]   --->   Operation 4795 'select' 'M_180' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4796 [1/1] (0.17ns) (out node of the LUT)   --->   "%s_93 = select i1 %xor_ln200_22, i1 %s_92, i1 %sb_22" [./bf16_accl.h:200]   --->   Operation 4796 'select' 's_93' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4797 [1/1] (1.08ns)   --->   "%icmp_ln207_22 = icmp_eq  i18 %M_180, i18 0" [./bf16_accl.h:207]   --->   Operation 4797 'icmp' 'icmp_ln207_22' <Predicate = true> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4798 [1/1] (0.00ns)   --->   "%tmp_315 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %M_180, i32 16, i32 17" [./bf16_accl.h:217]   --->   Operation 4798 'partselect' 'tmp_315' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4799 [1/1] (0.44ns)   --->   "%icmp_ln217_22 = icmp_ne  i2 %tmp_315, i2 0" [./bf16_accl.h:217]   --->   Operation 4799 'icmp' 'icmp_ln217_22' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4800 [1/1] (0.00ns)   --->   "%trunc_ln217_21 = partselect i17 @_ssdm_op_PartSelect.i17.i18.i32.i32, i18 %M_180, i32 1, i32 17" [./bf16_accl.h:217]   --->   Operation 4800 'partselect' 'trunc_ln217_21' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4801 [1/1] (0.00ns)   --->   "%sext_ln217_22 = sext i17 %trunc_ln217_21" [./bf16_accl.h:217]   --->   Operation 4801 'sext' 'sext_ln217_22' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4802 [1/1] (0.76ns)   --->   "%maxe_200 = add i9 %zext_ln178_66, i9 1" [./bf16_accl.h:217]   --->   Operation 4802 'add' 'maxe_200' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4803 [1/1] (0.39ns)   --->   "%maxe_201 = select i1 %icmp_ln217_22, i9 %maxe_200, i9 %zext_ln178_66" [./bf16_accl.h:217]   --->   Operation 4803 'select' 'maxe_201' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4804 [1/1] (0.00ns)   --->   "%zext_ln217_22 = zext i9 %maxe_201" [./bf16_accl.h:217]   --->   Operation 4804 'zext' 'zext_ln217_22' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4805 [1/1] (0.36ns)   --->   "%M_181 = select i1 %icmp_ln217_22, i18 %sext_ln217_22, i18 %M_180" [./bf16_accl.h:217]   --->   Operation 4805 'select' 'M_181' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4806 [1/1] (0.00ns)   --->   "%sext_ln198_22 = sext i18 %M_181" [./bf16_accl.h:198]   --->   Operation 4806 'sext' 'sext_ln198_22' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4807 [1/1] (0.00ns)   --->   "%zext_ln198_45 = zext i31 %sext_ln198_22" [./bf16_accl.h:198]   --->   Operation 4807 'zext' 'zext_ln198_45' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4808 [1/1] (0.00ns) (grouped into LUT with out node M_183)   --->   "%trunc_ln198_44 = trunc i18 %M_181" [./bf16_accl.h:198]   --->   Operation 4808 'trunc' 'trunc_ln198_44' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4809 [1/1] (0.00ns)   --->   "%tmp_316 = partselect i3 @_ssdm_op_PartSelect.i3.i18.i32.i32, i18 %M_181, i32 15, i32 17" [./bf16_accl.h:220]   --->   Operation 4809 'partselect' 'tmp_316' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4810 [1/1] (0.58ns)   --->   "%icmp_ln220_44 = icmp_eq  i3 %tmp_316, i3 0" [./bf16_accl.h:220]   --->   Operation 4810 'icmp' 'icmp_ln220_44' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4811 [1/1] (0.88ns)   --->   "%icmp_ln220_45 = icmp_eq  i9 %maxe_201, i9 0" [./bf16_accl.h:220]   --->   Operation 4811 'icmp' 'icmp_ln220_45' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4812 [1/1] (0.00ns)   --->   "%tmp_83 = ctlz i32 @llvm.ctlz.i32, i32 %zext_ln198_45, i1 1" [./bf16_accl.h:20]   --->   Operation 4812 'ctlz' 'tmp_83' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4813 [1/1] (1.01ns)   --->   "%lz_44 = add i32 %tmp_83, i32 4294967280" [./bf16_accl.h:221]   --->   Operation 4813 'add' 'lz_44' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4814 [1/1] (0.99ns)   --->   "%icmp_ln222_22 = icmp_sgt  i32 %lz_44, i32 0" [./bf16_accl.h:222]   --->   Operation 4814 'icmp' 'icmp_ln222_22' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4815 [1/1] (0.00ns)   --->   "%zext_ln223_22 = zext i9 %maxe_201" [./bf16_accl.h:223]   --->   Operation 4815 'zext' 'zext_ln223_22' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4816 [1/1] (0.99ns)   --->   "%icmp_ln223_22 = icmp_slt  i32 %lz_44, i32 %zext_ln223_22" [./bf16_accl.h:223]   --->   Operation 4816 'icmp' 'icmp_ln223_22' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4817 [1/1] (0.00ns) (grouped into LUT with out node lz_45)   --->   "%xor_ln223_22 = xor i1 %icmp_ln223_22, i1 1" [./bf16_accl.h:223]   --->   Operation 4817 'xor' 'xor_ln223_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4818 [1/1] (0.44ns) (out node of the LUT)   --->   "%lz_45 = select i1 %xor_ln223_22, i32 %zext_ln223_22, i32 %lz_44" [./bf16_accl.h:223]   --->   Operation 4818 'select' 'lz_45' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4819 [1/1] (0.00ns) (grouped into LUT with out node M_183)   --->   "%M_182 = shl i32 %zext_ln198_45, i32 %lz_45" [./bf16_accl.h:224]   --->   Operation 4819 'shl' 'M_182' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4820 [1/1] (0.00ns) (grouped into LUT with out node M_183)   --->   "%trunc_ln198_45 = trunc i32 %M_182" [./bf16_accl.h:198]   --->   Operation 4820 'trunc' 'trunc_ln198_45' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4821 [1/1] (0.00ns)   --->   "%trunc_ln225_22 = trunc i32 %lz_45" [./bf16_accl.h:225]   --->   Operation 4821 'trunc' 'trunc_ln225_22' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4822 [1/1] (0.85ns)   --->   "%maxe_202 = sub i16 %zext_ln217_22, i16 %trunc_ln225_22" [./bf16_accl.h:225]   --->   Operation 4822 'sub' 'maxe_202' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4823 [1/1] (0.00ns) (grouped into LUT with out node and_ln222_45)   --->   "%xor_ln220_22 = xor i1 %icmp_ln220_45, i1 1" [./bf16_accl.h:220]   --->   Operation 4823 'xor' 'xor_ln220_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4824 [1/1] (0.00ns) (grouped into LUT with out node and_ln222_45)   --->   "%and_ln222_44 = and i1 %icmp_ln222_22, i1 %xor_ln220_22" [./bf16_accl.h:222]   --->   Operation 4824 'and' 'and_ln222_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4825 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln222_45 = and i1 %and_ln222_44, i1 %icmp_ln220_44" [./bf16_accl.h:222]   --->   Operation 4825 'and' 'and_ln222_45' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4826 [1/1] (0.00ns) (grouped into LUT with out node maxe_204)   --->   "%maxe_203 = select i1 %and_ln222_45, i16 %maxe_202, i16 %zext_ln217_22" [./bf16_accl.h:222]   --->   Operation 4826 'select' 'maxe_203' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4827 [1/1] (0.00ns) (grouped into LUT with out node maxe_204)   --->   "%and_ln220_22 = and i1 %icmp_ln220_44, i1 %icmp_ln220_45" [./bf16_accl.h:220]   --->   Operation 4827 'and' 'and_ln220_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4828 [1/1] (0.35ns) (out node of the LUT)   --->   "%maxe_204 = select i1 %and_ln220_22, i16 0, i16 %maxe_203" [./bf16_accl.h:220]   --->   Operation 4828 'select' 'maxe_204' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4829 [1/1] (1.38ns) (out node of the LUT)   --->   "%M_183 = select i1 %and_ln222_45, i16 %trunc_ln198_45, i16 %trunc_ln198_44" [./bf16_accl.h:222]   --->   Operation 4829 'select' 'M_183' <Predicate = true> <Delay = 1.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4830 [1/1] (0.00ns) (grouped into LUT with out node round_up_69)   --->   "%round_up_67 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_183, i32 8" [./bf16_accl.h:230]   --->   Operation 4830 'bitselect' 'round_up_67' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4831 [1/1] (0.00ns)   --->   "%frac_keep_22 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %M_183, i32 8, i32 15" [./bf16_accl.h:230]   --->   Operation 4831 'partselect' 'frac_keep_22' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4832 [1/1] (0.00ns)   --->   "%trunc_ln231_21 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %M_183, i32 8, i32 14" [./bf16_accl.h:231]   --->   Operation 4832 'partselect' 'trunc_ln231_21' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4833 [1/1] (0.00ns)   --->   "%zext_ln231_22 = zext i8 %frac_keep_22" [./bf16_accl.h:231]   --->   Operation 4833 'zext' 'zext_ln231_22' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4834 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_22)   --->   "%tmp_155 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %sticky_45" [./bf16_accl.h:240]   --->   Operation 4834 'bitconcatenate' 'tmp_155' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4835 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_22)   --->   "%trunc_ln240_22 = trunc i16 %M_183" [./bf16_accl.h:240]   --->   Operation 4835 'trunc' 'trunc_ln240_22' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4836 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_22)   --->   "%or_ln240_74 = or i2 %trunc_ln240_22, i2 %tmp_155" [./bf16_accl.h:240]   --->   Operation 4836 'or' 'or_ln240_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4837 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_22)   --->   "%tmp_318 = partselect i5 @_ssdm_op_PartSelect.i5.i16.i32.i32, i16 %M_183, i32 2, i32 6" [./bf16_accl.h:240]   --->   Operation 4837 'partselect' 'tmp_318' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4838 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_22)   --->   "%or_ln240_21 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %tmp_318, i2 %or_ln240_74" [./bf16_accl.h:240]   --->   Operation 4838 'bitconcatenate' 'or_ln240_21' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4839 [1/1] (0.81ns) (out node of the LUT)   --->   "%icmp_ln240_22 = icmp_ne  i7 %or_ln240_21, i7 0" [./bf16_accl.h:240]   --->   Operation 4839 'icmp' 'icmp_ln240_22' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4840 [1/1] (0.00ns) (grouped into LUT with out node round_up_69)   --->   "%round_up_68 = or i1 %icmp_ln240_22, i1 %round_up_67" [./bf16_accl.h:240]   --->   Operation 4840 'or' 'round_up_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4841 [1/1] (0.00ns) (grouped into LUT with out node round_up_69)   --->   "%tmp_319 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_183, i32 7" [./bf16_accl.h:244]   --->   Operation 4841 'bitselect' 'tmp_319' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4842 [1/1] (0.28ns) (out node of the LUT)   --->   "%round_up_69 = and i1 %round_up_68, i1 %tmp_319" [./bf16_accl.h:244]   --->   Operation 4842 'and' 'round_up_69' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4843 [1/1] (0.00ns)   --->   "%zext_ln238_22 = zext i1 %round_up_69" [./bf16_accl.h:238]   --->   Operation 4843 'zext' 'zext_ln238_22' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4844 [1/1] (0.00ns)   --->   "%zext_ln244_44 = zext i1 %round_up_69" [./bf16_accl.h:244]   --->   Operation 4844 'zext' 'zext_ln244_44' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4845 [1/1] (0.00ns)   --->   "%zext_ln244_45 = zext i1 %round_up_69" [./bf16_accl.h:244]   --->   Operation 4845 'zext' 'zext_ln244_45' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4846 [1/1] (0.76ns)   --->   "%rounded_22 = add i9 %zext_ln238_22, i9 %zext_ln231_22" [./bf16_accl.h:244]   --->   Operation 4846 'add' 'rounded_22' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4847 [1/1] (0.76ns)   --->   "%add_ln244_23 = add i8 %zext_ln244_45, i8 %frac_keep_22" [./bf16_accl.h:244]   --->   Operation 4847 'add' 'add_ln244_23' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4848 [1/1] (0.00ns)   --->   "%tmp_320 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %rounded_22, i32 8" [./bf16_accl.h:247]   --->   Operation 4848 'bitselect' 'tmp_320' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4849 [1/1] (0.85ns)   --->   "%maxe_205 = add i16 %maxe_204, i16 1" [./bf16_accl.h:247]   --->   Operation 4849 'add' 'maxe_205' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4850 [1/1] (0.35ns)   --->   "%maxe_206 = select i1 %tmp_320, i16 %maxe_205, i16 %maxe_204" [./bf16_accl.h:247]   --->   Operation 4850 'select' 'maxe_206' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4851 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_45)   --->   "%trunc_ln247_21 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %add_ln244_23, i32 1, i32 7" [./bf16_accl.h:247]   --->   Operation 4851 'partselect' 'trunc_ln247_21' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4852 [1/1] (0.77ns)   --->   "%add_ln247_44 = add i7 %zext_ln244_44, i7 %trunc_ln231_21" [./bf16_accl.h:247]   --->   Operation 4852 'add' 'add_ln247_44' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4853 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_45)   --->   "%m7_22 = select i1 %tmp_320, i7 %trunc_ln247_21, i7 %add_ln247_44" [./bf16_accl.h:247]   --->   Operation 4853 'select' 'm7_22' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4854 [1/1] (1.10ns)   --->   "%icmp_ln250_22 = icmp_ugt  i16 %maxe_206, i16 254" [./bf16_accl.h:250]   --->   Operation 4854 'icmp' 'icmp_ln250_22' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4855 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_22)   --->   "%shl_ln23_42 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i15, i1 %s_93, i15 0" [./bf16_accl.h:23]   --->   Operation 4855 'bitconcatenate' 'shl_ln23_42' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4856 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_22)   --->   "%or_ln23_44 = or i16 %shl_ln23_42, i16 32640" [./bf16_accl.h:23]   --->   Operation 4856 'or' 'or_ln23_44' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4857 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_45)   --->   "%shl_ln23_43 = shl i16 %maxe_206, i16 7" [./bf16_accl.h:23]   --->   Operation 4857 'shl' 'shl_ln23_43' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4858 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_45)   --->   "%tmp182 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i8.i7, i1 %s_93, i8 0, i7 %m7_22" [./bf16_accl.h:23]   --->   Operation 4858 'bitconcatenate' 'tmp182' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4859 [1/1] (0.36ns) (out node of the LUT)   --->   "%or_ln23_45 = or i16 %tmp182, i16 %shl_ln23_43" [./bf16_accl.h:23]   --->   Operation 4859 'or' 'or_ln23_45' <Predicate = true> <Delay = 0.36> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4860 [1/1] (0.28ns)   --->   "%or_ln142_54 = or i1 %icmp_ln134_22, i1 %or_ln142_22" [./bf16_accl.h:142]   --->   Operation 4860 'or' 'or_ln142_54' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4861 [1/1] (0.28ns)   --->   "%or_ln145_97 = or i1 %or_ln142_54, i1 %icmp_ln145_22" [./bf16_accl.h:145]   --->   Operation 4861 'or' 'or_ln145_97' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4862 [1/1] (0.00ns) (grouped into LUT with out node select_ln172_22)   --->   "%xor_ln145_22 = xor i1 %or_ln145_97, i1 1" [./bf16_accl.h:145]   --->   Operation 4862 'xor' 'xor_ln145_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4863 [1/1] (0.00ns) (grouped into LUT with out node select_ln172_22)   --->   "%and_ln172_22 = and i1 %icmp_ln172_22, i1 %xor_ln145_22" [./bf16_accl.h:172]   --->   Operation 4863 'and' 'and_ln172_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4864 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln172_22 = select i1 %and_ln172_22, i16 %select_ln174_22, i16 %or_ln23_45" [./bf16_accl.h:172]   --->   Operation 4864 'select' 'select_ln172_22' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4865 [1/1] (0.28ns)   --->   "%or_ln172_22 = or i1 %or_ln145_97, i1 %icmp_ln172_22" [./bf16_accl.h:172]   --->   Operation 4865 'or' 'or_ln172_22' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4866 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_22)   --->   "%or_ln207_22 = or i1 %or_ln172_22, i1 %icmp_ln207_22" [./bf16_accl.h:207]   --->   Operation 4866 'or' 'or_ln207_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4867 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_22)   --->   "%xor_ln207_22 = xor i1 %or_ln207_22, i1 1" [./bf16_accl.h:207]   --->   Operation 4867 'xor' 'xor_ln207_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4868 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_22)   --->   "%and_ln250_22 = and i1 %icmp_ln250_22, i1 %xor_ln207_22" [./bf16_accl.h:250]   --->   Operation 4868 'and' 'and_ln250_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4869 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln250_22 = select i1 %and_ln250_22, i16 %or_ln23_44, i16 %select_ln172_22" [./bf16_accl.h:250]   --->   Operation 4869 'select' 'select_ln250_22' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4870 [1/1] (0.00ns) (grouped into LUT with out node select_ln135_22)   --->   "%and_ln135_44 = and i1 %icmp_ln134_22, i1 %icmp_ln135_22" [./bf16_accl.h:135]   --->   Operation 4870 'and' 'and_ln135_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4871 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln135_22 = select i1 %and_ln135_44, i16 %select_ln138_22, i16 %select_ln250_22" [./bf16_accl.h:135]   --->   Operation 4871 'select' 'select_ln135_22' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4872 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_22)   --->   "%xor_ln135_22 = xor i1 %icmp_ln135_22, i1 1" [./bf16_accl.h:135]   --->   Operation 4872 'xor' 'xor_ln135_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4873 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_22)   --->   "%and_ln135_45 = and i1 %icmp_ln134_22, i1 %xor_ln135_22" [./bf16_accl.h:135]   --->   Operation 4873 'and' 'and_ln135_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4874 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_22)   --->   "%xor_ln142_22 = xor i1 %or_ln142_54, i1 1" [./bf16_accl.h:142]   --->   Operation 4874 'xor' 'xor_ln142_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4875 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_22)   --->   "%and_ln145_22 = and i1 %icmp_ln145_22, i1 %xor_ln142_22" [./bf16_accl.h:145]   --->   Operation 4875 'and' 'and_ln145_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4876 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_22)   --->   "%or_ln145_98 = or i1 %and_ln135_45, i1 %and_ln145_22" [./bf16_accl.h:145]   --->   Operation 4876 'or' 'or_ln145_98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4877 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln145_22 = select i1 %or_ln145_98, i16 %a_bits_assign_22_load, i16 %select_ln135_22" [./bf16_accl.h:145]   --->   Operation 4877 'select' 'select_ln145_22' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4878 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_22)   --->   "%xor_ln134_22 = xor i1 %icmp_ln134_22, i1 1" [./bf16_accl.h:134]   --->   Operation 4878 'xor' 'xor_ln134_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4879 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_22)   --->   "%and_ln142_22 = and i1 %or_ln142_22, i1 %xor_ln134_22" [./bf16_accl.h:142]   --->   Operation 4879 'and' 'and_ln142_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4880 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_22)   --->   "%select_ln142_22 = select i1 %and_ln142_22, i16 %e_b_22, i16 %select_ln145_22" [./bf16_accl.h:142]   --->   Operation 4880 'select' 'select_ln142_22' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4881 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_22)   --->   "%xor_ln172_22 = xor i1 %or_ln172_22, i1 1" [./bf16_accl.h:172]   --->   Operation 4881 'xor' 'xor_ln172_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4882 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_22)   --->   "%and_ln207_22 = and i1 %icmp_ln207_22, i1 %xor_ln172_22" [./bf16_accl.h:207]   --->   Operation 4882 'and' 'and_ln207_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4883 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln207_22 = select i1 %and_ln207_22, i16 0, i16 %select_ln142_22" [./bf16_accl.h:207]   --->   Operation 4883 'select' 'select_ln207_22' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4884 [1/1] (0.00ns)   --->   "%tmp_321 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_assign_23_load, i32 15" [./bf16_accl.h:127]   --->   Operation 4884 'bitselect' 'tmp_321' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4885 [1/1] (0.00ns)   --->   "%ea_23 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %a_bits_assign_23_load, i32 7, i32 14" [./bf16_accl.h:128]   --->   Operation 4885 'partselect' 'ea_23' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4886 [1/1] (0.00ns)   --->   "%zext_ln129_46 = zext i7 %ma_23" [./bf16_accl.h:129]   --->   Operation 4886 'zext' 'zext_ln129_46' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4887 [1/1] (0.84ns)   --->   "%icmp_ln134_23 = icmp_eq  i8 %ea_23, i8 255" [./bf16_accl.h:134]   --->   Operation 4887 'icmp' 'icmp_ln134_23' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4888 [1/1] (0.81ns)   --->   "%icmp_ln135_23 = icmp_eq  i7 %ma_23, i7 0" [./bf16_accl.h:135]   --->   Operation 4888 'icmp' 'icmp_ln135_23' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4889 [1/1] (0.84ns)   --->   "%icmp_ln142_23 = icmp_eq  i8 %eb_23, i8 255" [./bf16_accl.h:142]   --->   Operation 4889 'icmp' 'icmp_ln142_23' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4890 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144_23)   --->   "%trunc_ln144_22 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %a_bits_assign_23_load, i32 7, i32 13" [./bf16_accl.h:144]   --->   Operation 4890 'partselect' 'trunc_ln144_22' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4891 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144_23)   --->   "%or_ln144_53 = or i7 %trunc_ln144_22, i7 %ma_23" [./bf16_accl.h:144]   --->   Operation 4891 'or' 'or_ln144_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4892 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144_23)   --->   "%tmp_323 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_assign_23_load, i32 14" [./bf16_accl.h:144]   --->   Operation 4892 'bitselect' 'tmp_323' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4893 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144_23)   --->   "%or_ln144_22 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_323, i7 %or_ln144_53" [./bf16_accl.h:144]   --->   Operation 4893 'bitconcatenate' 'or_ln144_22' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4894 [1/1] (0.84ns) (out node of the LUT)   --->   "%icmp_ln144_23 = icmp_eq  i8 %or_ln144_22, i8 0" [./bf16_accl.h:144]   --->   Operation 4894 'icmp' 'icmp_ln144_23' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4895 [1/1] (0.28ns)   --->   "%or_ln142_23 = or i1 %icmp_ln142_23, i1 %icmp_ln144_23" [./bf16_accl.h:142]   --->   Operation 4895 'or' 'or_ln142_23' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4896 [1/1] (0.00ns) (grouped into LUT with out node select_ln138_23)   --->   "%xor_ln138_23 = xor i1 %tmp_321, i1 %tmp_322" [./bf16_accl.h:138]   --->   Operation 4896 'xor' 'xor_ln138_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4897 [1/1] (0.00ns) (grouped into LUT with out node select_ln138_23)   --->   "%and_ln138_46 = and i1 %icmp_ln138_23, i1 %xor_ln138_23" [./bf16_accl.h:138]   --->   Operation 4897 'and' 'and_ln138_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4898 [1/1] (0.00ns) (grouped into LUT with out node select_ln138_23)   --->   "%and_ln138_47 = and i1 %and_ln138_46, i1 %icmp_ln142_23" [./bf16_accl.h:138]   --->   Operation 4898 'and' 'and_ln138_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4899 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln138_23 = select i1 %and_ln138_47, i16 32641, i16 %a_bits_assign_23_load" [./bf16_accl.h:138]   --->   Operation 4899 'select' 'select_ln138_23' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4900 [1/1] (0.84ns)   --->   "%icmp_ln158_46 = icmp_ne  i8 %ea_23, i8 0" [./bf16_accl.h:158]   --->   Operation 4900 'icmp' 'icmp_ln158_46' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4901 [1/1] (0.00ns)   --->   "%or_ln158_45 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %ma_23" [./bf16_accl.h:158]   --->   Operation 4901 'bitconcatenate' 'or_ln158_45' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4902 [1/1] (0.39ns)   --->   "%select_ln158_46 = select i1 %icmp_ln158_46, i8 %or_ln158_45, i8 %zext_ln129_46" [./bf16_accl.h:158]   --->   Operation 4902 'select' 'select_ln158_46' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4903 [1/1] (0.00ns)   --->   "%A_46 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln158_46, i8 0" [./bf16_accl.h:159]   --->   Operation 4903 'bitconcatenate' 'A_46' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4904 [1/1] (0.00ns)   --->   "%B_46 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln158_47, i8 0" [./bf16_accl.h:159]   --->   Operation 4904 'bitconcatenate' 'B_46' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4905 [1/1] (0.84ns)   --->   "%icmp_ln162_23 = icmp_eq  i8 %ea_23, i8 0" [./bf16_accl.h:162]   --->   Operation 4905 'icmp' 'icmp_ln162_23' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4906 [1/1] (0.39ns)   --->   "%ea1_23 = select i1 %icmp_ln162_23, i8 1, i8 %ea_23" [./bf16_accl.h:162]   --->   Operation 4906 'select' 'ea1_23' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4907 [1/1] (0.84ns)   --->   "%icmp_ln166_23 = icmp_ult  i8 %ea1_23, i8 %eb1_23" [./bf16_accl.h:166]   --->   Operation 4907 'icmp' 'icmp_ln166_23' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4908 [1/1] (0.28ns)   --->   "%xor_ln166_23 = xor i1 %icmp_ln166_23, i1 1" [./bf16_accl.h:166]   --->   Operation 4908 'xor' 'xor_ln166_23' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4909 [1/1] (0.00ns) (grouped into LUT with out node maxe_208)   --->   "%maxe_207 = select i1 %xor_ln166_23, i8 %ea_23, i8 %eb_23" [./bf16_accl.h:166]   --->   Operation 4909 'select' 'maxe_207' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4910 [1/1] (0.00ns)   --->   "%zext_ln167_46 = zext i8 %ea1_23" [./bf16_accl.h:167]   --->   Operation 4910 'zext' 'zext_ln167_46' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4911 [1/1] (0.00ns)   --->   "%zext_ln167_47 = zext i8 %eb1_23" [./bf16_accl.h:167]   --->   Operation 4911 'zext' 'zext_ln167_47' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4912 [1/1] (0.76ns)   --->   "%sub_ln167_46 = sub i9 %zext_ln167_46, i9 %zext_ln167_47" [./bf16_accl.h:167]   --->   Operation 4912 'sub' 'sub_ln167_46' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4913 [1/1] (0.76ns)   --->   "%sub_ln167_47 = sub i9 %zext_ln167_47, i9 %zext_ln167_46" [./bf16_accl.h:167]   --->   Operation 4913 'sub' 'sub_ln167_47' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4914 [1/1] (0.39ns)   --->   "%diff_23 = select i1 %xor_ln166_23, i9 %sub_ln167_46, i9 %sub_ln167_47" [./bf16_accl.h:167]   --->   Operation 4914 'select' 'diff_23' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4915 [1/1] (0.00ns)   --->   "%sext_ln167_23 = sext i9 %diff_23" [./bf16_accl.h:167]   --->   Operation 4915 'sext' 'sext_ln167_23' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4916 [1/1] (0.88ns)   --->   "%icmp_ln172_23 = icmp_sgt  i9 %diff_23, i9 11" [./bf16_accl.h:172]   --->   Operation 4916 'icmp' 'icmp_ln172_23' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4917 [1/1] (0.00ns) (grouped into LUT with out node select_ln172_23)   --->   "%select_ln174_23 = select i1 %xor_ln166_23, i16 %a_bits_assign_23_load, i16 %e_b_23" [./bf16_accl.h:174]   --->   Operation 4917 'select' 'select_ln174_23' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4918 [1/1] (0.84ns)   --->   "%icmp_ln178_23 = icmp_ult  i8 %ea1_23, i8 %eb1_23" [./bf16_accl.h:178]   --->   Operation 4918 'icmp' 'icmp_ln178_23' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4919 [1/1] (0.39ns) (out node of the LUT)   --->   "%maxe_208 = select i1 %icmp_ln178_23, i8 %eb_23, i8 %maxe_207" [./bf16_accl.h:178]   --->   Operation 4919 'select' 'maxe_208' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4920 [1/1] (0.00ns)   --->   "%zext_ln178_69 = zext i8 %maxe_208" [./bf16_accl.h:178]   --->   Operation 4920 'zext' 'zext_ln178_69' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4921 [1/1] (0.35ns)   --->   "%B_47 = select i1 %icmp_ln178_23, i16 %A_46, i16 %B_46" [./bf16_accl.h:178]   --->   Operation 4921 'select' 'B_47' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4922 [1/1] (0.35ns)   --->   "%A_47 = select i1 %icmp_ln178_23, i16 %B_46, i16 %A_46" [./bf16_accl.h:178]   --->   Operation 4922 'select' 'A_47' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4923 [1/1] (0.00ns)   --->   "%zext_ln178_71 = zext i16 %A_47" [./bf16_accl.h:178]   --->   Operation 4923 'zext' 'zext_ln178_71' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4924 [1/1] (0.17ns)   --->   "%sb_23 = select i1 %icmp_ln178_23, i1 %tmp_321, i1 %tmp_322" [./bf16_accl.h:178]   --->   Operation 4924 'select' 'sb_23' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4925 [1/1] (0.17ns)   --->   "%sa_23 = select i1 %icmp_ln178_23, i1 %tmp_322, i1 %tmp_321" [./bf16_accl.h:178]   --->   Operation 4925 'select' 'sa_23' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4926 [1/1] (0.00ns)   --->   "%tmp_325 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %diff_23, i32 1, i32 8" [./bf16_accl.h:182]   --->   Operation 4926 'partselect' 'tmp_325' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4927 [1/1] (0.84ns)   --->   "%icmp_ln182_23 = icmp_slt  i8 %tmp_325, i8 1" [./bf16_accl.h:182]   --->   Operation 4927 'icmp' 'icmp_ln182_23' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4928 [1/1] (0.88ns)   --->   "%icmp_ln184_23 = icmp_eq  i9 %diff_23, i9 0" [./bf16_accl.h:184]   --->   Operation 4928 'icmp' 'icmp_ln184_23' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4929 [1/1] (0.00ns) (grouped into LUT with out node B_aln_71)   --->   "%lshr_ln184_22 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %B_47, i32 1, i32 15" [./bf16_accl.h:184]   --->   Operation 4929 'partselect' 'lshr_ln184_22' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4930 [1/1] (0.00ns) (grouped into LUT with out node B_aln_71)   --->   "%zext_ln184_23 = zext i15 %lshr_ln184_22" [./bf16_accl.h:184]   --->   Operation 4930 'zext' 'zext_ln184_23' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4931 [1/1] (0.00ns) (grouped into LUT with out node B_aln_71)   --->   "%B_aln_69 = select i1 %icmp_ln184_23, i16 %B_47, i16 %zext_ln184_23" [./bf16_accl.h:184]   --->   Operation 4931 'select' 'B_aln_69' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4932 [1/1] (0.00ns) (grouped into LUT with out node add_ln191_23)   --->   "%shl_ln191_23 = shl i32 1, i32 %sext_ln167_23" [./bf16_accl.h:191]   --->   Operation 4932 'shl' 'shl_ln191_23' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4933 [1/1] (0.00ns) (grouped into LUT with out node add_ln191_23)   --->   "%trunc_ln191_23 = trunc i32 %shl_ln191_23" [./bf16_accl.h:191]   --->   Operation 4933 'trunc' 'trunc_ln191_23' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4934 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln191_23 = add i16 %trunc_ln191_23, i16 65535" [./bf16_accl.h:191]   --->   Operation 4934 'add' 'add_ln191_23' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4935 [1/1] (0.00ns) (grouped into LUT with out node sticky_46)   --->   "%lost_23 = and i16 %add_ln191_23, i16 %B_47" [./bf16_accl.h:191]   --->   Operation 4935 'and' 'lost_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4936 [1/1] (1.10ns) (out node of the LUT)   --->   "%sticky_46 = icmp_ne  i16 %lost_23, i16 0" [./bf16_accl.h:192]   --->   Operation 4936 'icmp' 'sticky_46' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4937 [1/1] (0.00ns) (grouped into LUT with out node B_aln_71)   --->   "%sext_ln167_23cast = trunc i32 %sext_ln167_23" [./bf16_accl.h:193]   --->   Operation 4937 'trunc' 'sext_ln167_23cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4938 [1/1] (0.00ns) (grouped into LUT with out node B_aln_71)   --->   "%B_aln_70 = lshr i16 %B_47, i16 %sext_ln167_23cast" [./bf16_accl.h:193]   --->   Operation 4938 'lshr' 'B_aln_70' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4939 [1/1] (0.90ns) (out node of the LUT)   --->   "%B_aln_71 = select i1 %icmp_ln182_23, i16 %B_aln_69, i16 %B_aln_70" [./bf16_accl.h:182]   --->   Operation 4939 'select' 'B_aln_71' <Predicate = true> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4940 [1/1] (0.00ns)   --->   "%zext_ln181_23 = zext i16 %B_aln_71" [./bf16_accl.h:181]   --->   Operation 4940 'zext' 'zext_ln181_23' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4941 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_23)   --->   "%xor_ln182_23 = xor i1 %icmp_ln182_23, i1 1" [./bf16_accl.h:182]   --->   Operation 4941 'xor' 'xor_ln182_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4942 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_23)   --->   "%sticky_47 = and i1 %sticky_46, i1 %xor_ln182_23" [./bf16_accl.h:182]   --->   Operation 4942 'and' 'sticky_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4943 [1/1] (0.28ns)   --->   "%xor_ln200_23 = xor i1 %sa_23, i1 %sb_23" [./bf16_accl.h:200]   --->   Operation 4943 'xor' 'xor_ln200_23' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4944 [1/1] (0.85ns)   --->   "%M_184 = add i17 %zext_ln181_23, i17 %zext_ln178_71" [./bf16_accl.h:201]   --->   Operation 4944 'add' 'M_184' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4945 [1/1] (0.00ns) (grouped into LUT with out node M_188)   --->   "%zext_ln198_46 = zext i17 %M_184" [./bf16_accl.h:198]   --->   Operation 4945 'zext' 'zext_ln198_46' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4946 [1/1] (1.10ns)   --->   "%icmp_ln203_23 = icmp_ult  i16 %A_47, i16 %B_aln_71" [./bf16_accl.h:203]   --->   Operation 4946 'icmp' 'icmp_ln203_23' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4947 [1/1] (0.28ns)   --->   "%xor_ln203_23 = xor i1 %icmp_ln203_23, i1 1" [./bf16_accl.h:203]   --->   Operation 4947 'xor' 'xor_ln203_23' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4948 [1/1] (0.85ns)   --->   "%M_185 = sub i17 %zext_ln178_71, i17 %zext_ln181_23" [./bf16_accl.h:203]   --->   Operation 4948 'sub' 'M_185' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4949 [1/1] (0.85ns)   --->   "%M_186 = sub i17 %zext_ln181_23, i17 %zext_ln178_71" [./bf16_accl.h:204]   --->   Operation 4949 'sub' 'M_186' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4950 [1/1] (0.00ns) (grouped into LUT with out node M_188)   --->   "%M_187 = select i1 %xor_ln203_23, i17 %M_185, i17 %M_186" [./bf16_accl.h:203]   --->   Operation 4950 'select' 'M_187' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4951 [1/1] (0.00ns) (grouped into LUT with out node M_188)   --->   "%sext_ln203_23 = sext i17 %M_187" [./bf16_accl.h:203]   --->   Operation 4951 'sext' 'sext_ln203_23' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4952 [1/1] (0.00ns) (grouped into LUT with out node s_97)   --->   "%s_96 = select i1 %xor_ln203_23, i1 %sa_23, i1 %sb_23" [./bf16_accl.h:203]   --->   Operation 4952 'select' 's_96' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4953 [1/1] (0.35ns) (out node of the LUT)   --->   "%M_188 = select i1 %xor_ln200_23, i18 %sext_ln203_23, i18 %zext_ln198_46" [./bf16_accl.h:200]   --->   Operation 4953 'select' 'M_188' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4954 [1/1] (0.17ns) (out node of the LUT)   --->   "%s_97 = select i1 %xor_ln200_23, i1 %s_96, i1 %sb_23" [./bf16_accl.h:200]   --->   Operation 4954 'select' 's_97' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4955 [1/1] (1.08ns)   --->   "%icmp_ln207_23 = icmp_eq  i18 %M_188, i18 0" [./bf16_accl.h:207]   --->   Operation 4955 'icmp' 'icmp_ln207_23' <Predicate = true> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4956 [1/1] (0.00ns)   --->   "%tmp_326 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %M_188, i32 16, i32 17" [./bf16_accl.h:217]   --->   Operation 4956 'partselect' 'tmp_326' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4957 [1/1] (0.44ns)   --->   "%icmp_ln217_23 = icmp_ne  i2 %tmp_326, i2 0" [./bf16_accl.h:217]   --->   Operation 4957 'icmp' 'icmp_ln217_23' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4958 [1/1] (0.00ns)   --->   "%trunc_ln217_22 = partselect i17 @_ssdm_op_PartSelect.i17.i18.i32.i32, i18 %M_188, i32 1, i32 17" [./bf16_accl.h:217]   --->   Operation 4958 'partselect' 'trunc_ln217_22' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4959 [1/1] (0.00ns)   --->   "%sext_ln217_23 = sext i17 %trunc_ln217_22" [./bf16_accl.h:217]   --->   Operation 4959 'sext' 'sext_ln217_23' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4960 [1/1] (0.76ns)   --->   "%maxe_209 = add i9 %zext_ln178_69, i9 1" [./bf16_accl.h:217]   --->   Operation 4960 'add' 'maxe_209' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4961 [1/1] (0.39ns)   --->   "%maxe_210 = select i1 %icmp_ln217_23, i9 %maxe_209, i9 %zext_ln178_69" [./bf16_accl.h:217]   --->   Operation 4961 'select' 'maxe_210' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4962 [1/1] (0.00ns)   --->   "%zext_ln217_23 = zext i9 %maxe_210" [./bf16_accl.h:217]   --->   Operation 4962 'zext' 'zext_ln217_23' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4963 [1/1] (0.36ns)   --->   "%M_189 = select i1 %icmp_ln217_23, i18 %sext_ln217_23, i18 %M_188" [./bf16_accl.h:217]   --->   Operation 4963 'select' 'M_189' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4964 [1/1] (0.00ns)   --->   "%sext_ln198_23 = sext i18 %M_189" [./bf16_accl.h:198]   --->   Operation 4964 'sext' 'sext_ln198_23' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4965 [1/1] (0.00ns)   --->   "%zext_ln198_47 = zext i31 %sext_ln198_23" [./bf16_accl.h:198]   --->   Operation 4965 'zext' 'zext_ln198_47' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4966 [1/1] (0.00ns) (grouped into LUT with out node M_191)   --->   "%trunc_ln198_46 = trunc i18 %M_189" [./bf16_accl.h:198]   --->   Operation 4966 'trunc' 'trunc_ln198_46' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4967 [1/1] (0.00ns)   --->   "%tmp_327 = partselect i3 @_ssdm_op_PartSelect.i3.i18.i32.i32, i18 %M_189, i32 15, i32 17" [./bf16_accl.h:220]   --->   Operation 4967 'partselect' 'tmp_327' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4968 [1/1] (0.58ns)   --->   "%icmp_ln220_46 = icmp_eq  i3 %tmp_327, i3 0" [./bf16_accl.h:220]   --->   Operation 4968 'icmp' 'icmp_ln220_46' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4969 [1/1] (0.88ns)   --->   "%icmp_ln220_47 = icmp_eq  i9 %maxe_210, i9 0" [./bf16_accl.h:220]   --->   Operation 4969 'icmp' 'icmp_ln220_47' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4970 [1/1] (0.00ns)   --->   "%tmp_84 = ctlz i32 @llvm.ctlz.i32, i32 %zext_ln198_47, i1 1" [./bf16_accl.h:20]   --->   Operation 4970 'ctlz' 'tmp_84' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4971 [1/1] (1.01ns)   --->   "%lz_46 = add i32 %tmp_84, i32 4294967280" [./bf16_accl.h:221]   --->   Operation 4971 'add' 'lz_46' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4972 [1/1] (0.99ns)   --->   "%icmp_ln222_23 = icmp_sgt  i32 %lz_46, i32 0" [./bf16_accl.h:222]   --->   Operation 4972 'icmp' 'icmp_ln222_23' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4973 [1/1] (0.00ns)   --->   "%zext_ln223_23 = zext i9 %maxe_210" [./bf16_accl.h:223]   --->   Operation 4973 'zext' 'zext_ln223_23' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4974 [1/1] (0.99ns)   --->   "%icmp_ln223_23 = icmp_slt  i32 %lz_46, i32 %zext_ln223_23" [./bf16_accl.h:223]   --->   Operation 4974 'icmp' 'icmp_ln223_23' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4975 [1/1] (0.00ns) (grouped into LUT with out node lz_47)   --->   "%xor_ln223_23 = xor i1 %icmp_ln223_23, i1 1" [./bf16_accl.h:223]   --->   Operation 4975 'xor' 'xor_ln223_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4976 [1/1] (0.44ns) (out node of the LUT)   --->   "%lz_47 = select i1 %xor_ln223_23, i32 %zext_ln223_23, i32 %lz_46" [./bf16_accl.h:223]   --->   Operation 4976 'select' 'lz_47' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4977 [1/1] (0.00ns) (grouped into LUT with out node M_191)   --->   "%M_190 = shl i32 %zext_ln198_47, i32 %lz_47" [./bf16_accl.h:224]   --->   Operation 4977 'shl' 'M_190' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4978 [1/1] (0.00ns) (grouped into LUT with out node M_191)   --->   "%trunc_ln198_47 = trunc i32 %M_190" [./bf16_accl.h:198]   --->   Operation 4978 'trunc' 'trunc_ln198_47' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4979 [1/1] (0.00ns)   --->   "%trunc_ln225_23 = trunc i32 %lz_47" [./bf16_accl.h:225]   --->   Operation 4979 'trunc' 'trunc_ln225_23' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4980 [1/1] (0.85ns)   --->   "%maxe_211 = sub i16 %zext_ln217_23, i16 %trunc_ln225_23" [./bf16_accl.h:225]   --->   Operation 4980 'sub' 'maxe_211' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4981 [1/1] (0.00ns) (grouped into LUT with out node and_ln222_47)   --->   "%xor_ln220_23 = xor i1 %icmp_ln220_47, i1 1" [./bf16_accl.h:220]   --->   Operation 4981 'xor' 'xor_ln220_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4982 [1/1] (0.00ns) (grouped into LUT with out node and_ln222_47)   --->   "%and_ln222_46 = and i1 %icmp_ln222_23, i1 %xor_ln220_23" [./bf16_accl.h:222]   --->   Operation 4982 'and' 'and_ln222_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4983 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln222_47 = and i1 %and_ln222_46, i1 %icmp_ln220_46" [./bf16_accl.h:222]   --->   Operation 4983 'and' 'and_ln222_47' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4984 [1/1] (0.00ns) (grouped into LUT with out node maxe_213)   --->   "%maxe_212 = select i1 %and_ln222_47, i16 %maxe_211, i16 %zext_ln217_23" [./bf16_accl.h:222]   --->   Operation 4984 'select' 'maxe_212' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4985 [1/1] (0.00ns) (grouped into LUT with out node maxe_213)   --->   "%and_ln220_23 = and i1 %icmp_ln220_46, i1 %icmp_ln220_47" [./bf16_accl.h:220]   --->   Operation 4985 'and' 'and_ln220_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4986 [1/1] (0.35ns) (out node of the LUT)   --->   "%maxe_213 = select i1 %and_ln220_23, i16 0, i16 %maxe_212" [./bf16_accl.h:220]   --->   Operation 4986 'select' 'maxe_213' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4987 [1/1] (1.38ns) (out node of the LUT)   --->   "%M_191 = select i1 %and_ln222_47, i16 %trunc_ln198_47, i16 %trunc_ln198_46" [./bf16_accl.h:222]   --->   Operation 4987 'select' 'M_191' <Predicate = true> <Delay = 1.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4988 [1/1] (0.00ns) (grouped into LUT with out node round_up_72)   --->   "%round_up_70 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_191, i32 8" [./bf16_accl.h:230]   --->   Operation 4988 'bitselect' 'round_up_70' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4989 [1/1] (0.00ns)   --->   "%frac_keep_23 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %M_191, i32 8, i32 15" [./bf16_accl.h:230]   --->   Operation 4989 'partselect' 'frac_keep_23' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4990 [1/1] (0.00ns)   --->   "%trunc_ln231_22 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %M_191, i32 8, i32 14" [./bf16_accl.h:231]   --->   Operation 4990 'partselect' 'trunc_ln231_22' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4991 [1/1] (0.00ns)   --->   "%zext_ln231_23 = zext i8 %frac_keep_23" [./bf16_accl.h:231]   --->   Operation 4991 'zext' 'zext_ln231_23' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4992 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_23)   --->   "%tmp_160 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %sticky_47" [./bf16_accl.h:240]   --->   Operation 4992 'bitconcatenate' 'tmp_160' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4993 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_23)   --->   "%trunc_ln240_23 = trunc i16 %M_191" [./bf16_accl.h:240]   --->   Operation 4993 'trunc' 'trunc_ln240_23' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4994 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_23)   --->   "%or_ln240_76 = or i2 %trunc_ln240_23, i2 %tmp_160" [./bf16_accl.h:240]   --->   Operation 4994 'or' 'or_ln240_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4995 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_23)   --->   "%tmp_329 = partselect i5 @_ssdm_op_PartSelect.i5.i16.i32.i32, i16 %M_191, i32 2, i32 6" [./bf16_accl.h:240]   --->   Operation 4995 'partselect' 'tmp_329' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4996 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_23)   --->   "%or_ln240_22 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %tmp_329, i2 %or_ln240_76" [./bf16_accl.h:240]   --->   Operation 4996 'bitconcatenate' 'or_ln240_22' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4997 [1/1] (0.81ns) (out node of the LUT)   --->   "%icmp_ln240_23 = icmp_ne  i7 %or_ln240_22, i7 0" [./bf16_accl.h:240]   --->   Operation 4997 'icmp' 'icmp_ln240_23' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4998 [1/1] (0.00ns) (grouped into LUT with out node round_up_72)   --->   "%round_up_71 = or i1 %icmp_ln240_23, i1 %round_up_70" [./bf16_accl.h:240]   --->   Operation 4998 'or' 'round_up_71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4999 [1/1] (0.00ns) (grouped into LUT with out node round_up_72)   --->   "%tmp_330 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_191, i32 7" [./bf16_accl.h:244]   --->   Operation 4999 'bitselect' 'tmp_330' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5000 [1/1] (0.28ns) (out node of the LUT)   --->   "%round_up_72 = and i1 %round_up_71, i1 %tmp_330" [./bf16_accl.h:244]   --->   Operation 5000 'and' 'round_up_72' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5001 [1/1] (0.00ns)   --->   "%zext_ln238_23 = zext i1 %round_up_72" [./bf16_accl.h:238]   --->   Operation 5001 'zext' 'zext_ln238_23' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5002 [1/1] (0.00ns)   --->   "%zext_ln244_46 = zext i1 %round_up_72" [./bf16_accl.h:244]   --->   Operation 5002 'zext' 'zext_ln244_46' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5003 [1/1] (0.00ns)   --->   "%zext_ln244_47 = zext i1 %round_up_72" [./bf16_accl.h:244]   --->   Operation 5003 'zext' 'zext_ln244_47' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5004 [1/1] (0.76ns)   --->   "%rounded_23 = add i9 %zext_ln238_23, i9 %zext_ln231_23" [./bf16_accl.h:244]   --->   Operation 5004 'add' 'rounded_23' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5005 [1/1] (0.76ns)   --->   "%add_ln244_24 = add i8 %zext_ln244_47, i8 %frac_keep_23" [./bf16_accl.h:244]   --->   Operation 5005 'add' 'add_ln244_24' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5006 [1/1] (0.00ns)   --->   "%tmp_331 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %rounded_23, i32 8" [./bf16_accl.h:247]   --->   Operation 5006 'bitselect' 'tmp_331' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5007 [1/1] (0.85ns)   --->   "%maxe_214 = add i16 %maxe_213, i16 1" [./bf16_accl.h:247]   --->   Operation 5007 'add' 'maxe_214' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5008 [1/1] (0.35ns)   --->   "%maxe_215 = select i1 %tmp_331, i16 %maxe_214, i16 %maxe_213" [./bf16_accl.h:247]   --->   Operation 5008 'select' 'maxe_215' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5009 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_47)   --->   "%trunc_ln247_22 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %add_ln244_24, i32 1, i32 7" [./bf16_accl.h:247]   --->   Operation 5009 'partselect' 'trunc_ln247_22' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5010 [1/1] (0.77ns)   --->   "%add_ln247_46 = add i7 %zext_ln244_46, i7 %trunc_ln231_22" [./bf16_accl.h:247]   --->   Operation 5010 'add' 'add_ln247_46' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5011 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_47)   --->   "%m7_23 = select i1 %tmp_331, i7 %trunc_ln247_22, i7 %add_ln247_46" [./bf16_accl.h:247]   --->   Operation 5011 'select' 'm7_23' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5012 [1/1] (1.10ns)   --->   "%icmp_ln250_23 = icmp_ugt  i16 %maxe_215, i16 254" [./bf16_accl.h:250]   --->   Operation 5012 'icmp' 'icmp_ln250_23' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5013 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_23)   --->   "%shl_ln23_44 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i15, i1 %s_97, i15 0" [./bf16_accl.h:23]   --->   Operation 5013 'bitconcatenate' 'shl_ln23_44' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5014 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_23)   --->   "%or_ln23_46 = or i16 %shl_ln23_44, i16 32640" [./bf16_accl.h:23]   --->   Operation 5014 'or' 'or_ln23_46' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5015 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_47)   --->   "%shl_ln23_45 = shl i16 %maxe_215, i16 7" [./bf16_accl.h:23]   --->   Operation 5015 'shl' 'shl_ln23_45' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5016 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_47)   --->   "%tmp187 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i8.i7, i1 %s_97, i8 0, i7 %m7_23" [./bf16_accl.h:23]   --->   Operation 5016 'bitconcatenate' 'tmp187' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5017 [1/1] (0.36ns) (out node of the LUT)   --->   "%or_ln23_47 = or i16 %tmp187, i16 %shl_ln23_45" [./bf16_accl.h:23]   --->   Operation 5017 'or' 'or_ln23_47' <Predicate = true> <Delay = 0.36> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5018 [1/1] (0.28ns)   --->   "%or_ln142_55 = or i1 %icmp_ln134_23, i1 %or_ln142_23" [./bf16_accl.h:142]   --->   Operation 5018 'or' 'or_ln142_55' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5019 [1/1] (0.28ns)   --->   "%or_ln145_100 = or i1 %or_ln142_55, i1 %icmp_ln145_23" [./bf16_accl.h:145]   --->   Operation 5019 'or' 'or_ln145_100' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5020 [1/1] (0.00ns) (grouped into LUT with out node select_ln172_23)   --->   "%xor_ln145_23 = xor i1 %or_ln145_100, i1 1" [./bf16_accl.h:145]   --->   Operation 5020 'xor' 'xor_ln145_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5021 [1/1] (0.00ns) (grouped into LUT with out node select_ln172_23)   --->   "%and_ln172_23 = and i1 %icmp_ln172_23, i1 %xor_ln145_23" [./bf16_accl.h:172]   --->   Operation 5021 'and' 'and_ln172_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5022 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln172_23 = select i1 %and_ln172_23, i16 %select_ln174_23, i16 %or_ln23_47" [./bf16_accl.h:172]   --->   Operation 5022 'select' 'select_ln172_23' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5023 [1/1] (0.28ns)   --->   "%or_ln172_23 = or i1 %or_ln145_100, i1 %icmp_ln172_23" [./bf16_accl.h:172]   --->   Operation 5023 'or' 'or_ln172_23' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5024 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_23)   --->   "%or_ln207_23 = or i1 %or_ln172_23, i1 %icmp_ln207_23" [./bf16_accl.h:207]   --->   Operation 5024 'or' 'or_ln207_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5025 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_23)   --->   "%xor_ln207_23 = xor i1 %or_ln207_23, i1 1" [./bf16_accl.h:207]   --->   Operation 5025 'xor' 'xor_ln207_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5026 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_23)   --->   "%and_ln250_23 = and i1 %icmp_ln250_23, i1 %xor_ln207_23" [./bf16_accl.h:250]   --->   Operation 5026 'and' 'and_ln250_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5027 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln250_23 = select i1 %and_ln250_23, i16 %or_ln23_46, i16 %select_ln172_23" [./bf16_accl.h:250]   --->   Operation 5027 'select' 'select_ln250_23' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5028 [1/1] (0.00ns) (grouped into LUT with out node select_ln135_23)   --->   "%and_ln135_46 = and i1 %icmp_ln134_23, i1 %icmp_ln135_23" [./bf16_accl.h:135]   --->   Operation 5028 'and' 'and_ln135_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5029 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln135_23 = select i1 %and_ln135_46, i16 %select_ln138_23, i16 %select_ln250_23" [./bf16_accl.h:135]   --->   Operation 5029 'select' 'select_ln135_23' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5030 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_23)   --->   "%xor_ln135_23 = xor i1 %icmp_ln135_23, i1 1" [./bf16_accl.h:135]   --->   Operation 5030 'xor' 'xor_ln135_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5031 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_23)   --->   "%and_ln135_47 = and i1 %icmp_ln134_23, i1 %xor_ln135_23" [./bf16_accl.h:135]   --->   Operation 5031 'and' 'and_ln135_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5032 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_23)   --->   "%xor_ln142_23 = xor i1 %or_ln142_55, i1 1" [./bf16_accl.h:142]   --->   Operation 5032 'xor' 'xor_ln142_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5033 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_23)   --->   "%and_ln145_23 = and i1 %icmp_ln145_23, i1 %xor_ln142_23" [./bf16_accl.h:145]   --->   Operation 5033 'and' 'and_ln145_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5034 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_23)   --->   "%or_ln145_101 = or i1 %and_ln135_47, i1 %and_ln145_23" [./bf16_accl.h:145]   --->   Operation 5034 'or' 'or_ln145_101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5035 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln145_23 = select i1 %or_ln145_101, i16 %a_bits_assign_23_load, i16 %select_ln135_23" [./bf16_accl.h:145]   --->   Operation 5035 'select' 'select_ln145_23' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5036 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_23)   --->   "%xor_ln134_23 = xor i1 %icmp_ln134_23, i1 1" [./bf16_accl.h:134]   --->   Operation 5036 'xor' 'xor_ln134_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5037 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_23)   --->   "%and_ln142_23 = and i1 %or_ln142_23, i1 %xor_ln134_23" [./bf16_accl.h:142]   --->   Operation 5037 'and' 'and_ln142_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5038 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_23)   --->   "%select_ln142_23 = select i1 %and_ln142_23, i16 %e_b_23, i16 %select_ln145_23" [./bf16_accl.h:142]   --->   Operation 5038 'select' 'select_ln142_23' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5039 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_23)   --->   "%xor_ln172_23 = xor i1 %or_ln172_23, i1 1" [./bf16_accl.h:172]   --->   Operation 5039 'xor' 'xor_ln172_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5040 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_23)   --->   "%and_ln207_23 = and i1 %icmp_ln207_23, i1 %xor_ln172_23" [./bf16_accl.h:207]   --->   Operation 5040 'and' 'and_ln207_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5041 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln207_23 = select i1 %and_ln207_23, i16 0, i16 %select_ln142_23" [./bf16_accl.h:207]   --->   Operation 5041 'select' 'select_ln207_23' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5042 [1/1] (0.00ns)   --->   "%tmp_332 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_assign_24_load, i32 15" [./bf16_accl.h:127]   --->   Operation 5042 'bitselect' 'tmp_332' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5043 [1/1] (0.00ns)   --->   "%ea_24 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %a_bits_assign_24_load, i32 7, i32 14" [./bf16_accl.h:128]   --->   Operation 5043 'partselect' 'ea_24' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5044 [1/1] (0.00ns)   --->   "%zext_ln129_48 = zext i7 %ma_24" [./bf16_accl.h:129]   --->   Operation 5044 'zext' 'zext_ln129_48' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5045 [1/1] (0.84ns)   --->   "%icmp_ln134_24 = icmp_eq  i8 %ea_24, i8 255" [./bf16_accl.h:134]   --->   Operation 5045 'icmp' 'icmp_ln134_24' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5046 [1/1] (0.81ns)   --->   "%icmp_ln135_24 = icmp_eq  i7 %ma_24, i7 0" [./bf16_accl.h:135]   --->   Operation 5046 'icmp' 'icmp_ln135_24' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5047 [1/1] (0.84ns)   --->   "%icmp_ln142_24 = icmp_eq  i8 %eb_24, i8 255" [./bf16_accl.h:142]   --->   Operation 5047 'icmp' 'icmp_ln142_24' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5048 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144_24)   --->   "%trunc_ln144_23 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %a_bits_assign_24_load, i32 7, i32 13" [./bf16_accl.h:144]   --->   Operation 5048 'partselect' 'trunc_ln144_23' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5049 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144_24)   --->   "%or_ln144_54 = or i7 %trunc_ln144_23, i7 %ma_24" [./bf16_accl.h:144]   --->   Operation 5049 'or' 'or_ln144_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5050 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144_24)   --->   "%tmp_334 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_assign_24_load, i32 14" [./bf16_accl.h:144]   --->   Operation 5050 'bitselect' 'tmp_334' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5051 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144_24)   --->   "%or_ln144_23 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_334, i7 %or_ln144_54" [./bf16_accl.h:144]   --->   Operation 5051 'bitconcatenate' 'or_ln144_23' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5052 [1/1] (0.84ns) (out node of the LUT)   --->   "%icmp_ln144_24 = icmp_eq  i8 %or_ln144_23, i8 0" [./bf16_accl.h:144]   --->   Operation 5052 'icmp' 'icmp_ln144_24' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5053 [1/1] (0.28ns)   --->   "%or_ln142_24 = or i1 %icmp_ln142_24, i1 %icmp_ln144_24" [./bf16_accl.h:142]   --->   Operation 5053 'or' 'or_ln142_24' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5054 [1/1] (0.00ns) (grouped into LUT with out node select_ln138_24)   --->   "%xor_ln138_24 = xor i1 %tmp_332, i1 %tmp_333" [./bf16_accl.h:138]   --->   Operation 5054 'xor' 'xor_ln138_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5055 [1/1] (0.00ns) (grouped into LUT with out node select_ln138_24)   --->   "%and_ln138_48 = and i1 %icmp_ln138_24, i1 %xor_ln138_24" [./bf16_accl.h:138]   --->   Operation 5055 'and' 'and_ln138_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5056 [1/1] (0.00ns) (grouped into LUT with out node select_ln138_24)   --->   "%and_ln138_49 = and i1 %and_ln138_48, i1 %icmp_ln142_24" [./bf16_accl.h:138]   --->   Operation 5056 'and' 'and_ln138_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5057 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln138_24 = select i1 %and_ln138_49, i16 32641, i16 %a_bits_assign_24_load" [./bf16_accl.h:138]   --->   Operation 5057 'select' 'select_ln138_24' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5058 [1/1] (0.84ns)   --->   "%icmp_ln158_48 = icmp_ne  i8 %ea_24, i8 0" [./bf16_accl.h:158]   --->   Operation 5058 'icmp' 'icmp_ln158_48' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5059 [1/1] (0.00ns)   --->   "%or_ln158_47 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %ma_24" [./bf16_accl.h:158]   --->   Operation 5059 'bitconcatenate' 'or_ln158_47' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5060 [1/1] (0.39ns)   --->   "%select_ln158_48 = select i1 %icmp_ln158_48, i8 %or_ln158_47, i8 %zext_ln129_48" [./bf16_accl.h:158]   --->   Operation 5060 'select' 'select_ln158_48' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5061 [1/1] (0.00ns)   --->   "%A_48 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln158_48, i8 0" [./bf16_accl.h:159]   --->   Operation 5061 'bitconcatenate' 'A_48' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5062 [1/1] (0.00ns)   --->   "%B_48 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln158_49, i8 0" [./bf16_accl.h:159]   --->   Operation 5062 'bitconcatenate' 'B_48' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5063 [1/1] (0.84ns)   --->   "%icmp_ln162_24 = icmp_eq  i8 %ea_24, i8 0" [./bf16_accl.h:162]   --->   Operation 5063 'icmp' 'icmp_ln162_24' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5064 [1/1] (0.39ns)   --->   "%ea1_24 = select i1 %icmp_ln162_24, i8 1, i8 %ea_24" [./bf16_accl.h:162]   --->   Operation 5064 'select' 'ea1_24' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5065 [1/1] (0.84ns)   --->   "%icmp_ln166_24 = icmp_ult  i8 %ea1_24, i8 %eb1_24" [./bf16_accl.h:166]   --->   Operation 5065 'icmp' 'icmp_ln166_24' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5066 [1/1] (0.28ns)   --->   "%xor_ln166_24 = xor i1 %icmp_ln166_24, i1 1" [./bf16_accl.h:166]   --->   Operation 5066 'xor' 'xor_ln166_24' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5067 [1/1] (0.00ns) (grouped into LUT with out node maxe_217)   --->   "%maxe_216 = select i1 %xor_ln166_24, i8 %ea_24, i8 %eb_24" [./bf16_accl.h:166]   --->   Operation 5067 'select' 'maxe_216' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5068 [1/1] (0.00ns)   --->   "%zext_ln167_48 = zext i8 %ea1_24" [./bf16_accl.h:167]   --->   Operation 5068 'zext' 'zext_ln167_48' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5069 [1/1] (0.00ns)   --->   "%zext_ln167_49 = zext i8 %eb1_24" [./bf16_accl.h:167]   --->   Operation 5069 'zext' 'zext_ln167_49' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5070 [1/1] (0.76ns)   --->   "%sub_ln167_48 = sub i9 %zext_ln167_48, i9 %zext_ln167_49" [./bf16_accl.h:167]   --->   Operation 5070 'sub' 'sub_ln167_48' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5071 [1/1] (0.76ns)   --->   "%sub_ln167_49 = sub i9 %zext_ln167_49, i9 %zext_ln167_48" [./bf16_accl.h:167]   --->   Operation 5071 'sub' 'sub_ln167_49' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5072 [1/1] (0.39ns)   --->   "%diff_24 = select i1 %xor_ln166_24, i9 %sub_ln167_48, i9 %sub_ln167_49" [./bf16_accl.h:167]   --->   Operation 5072 'select' 'diff_24' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5073 [1/1] (0.00ns)   --->   "%sext_ln167_24 = sext i9 %diff_24" [./bf16_accl.h:167]   --->   Operation 5073 'sext' 'sext_ln167_24' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5074 [1/1] (0.88ns)   --->   "%icmp_ln172_24 = icmp_sgt  i9 %diff_24, i9 11" [./bf16_accl.h:172]   --->   Operation 5074 'icmp' 'icmp_ln172_24' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5075 [1/1] (0.00ns) (grouped into LUT with out node select_ln172_24)   --->   "%select_ln174_24 = select i1 %xor_ln166_24, i16 %a_bits_assign_24_load, i16 %e_b_24" [./bf16_accl.h:174]   --->   Operation 5075 'select' 'select_ln174_24' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5076 [1/1] (0.84ns)   --->   "%icmp_ln178_24 = icmp_ult  i8 %ea1_24, i8 %eb1_24" [./bf16_accl.h:178]   --->   Operation 5076 'icmp' 'icmp_ln178_24' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5077 [1/1] (0.39ns) (out node of the LUT)   --->   "%maxe_217 = select i1 %icmp_ln178_24, i8 %eb_24, i8 %maxe_216" [./bf16_accl.h:178]   --->   Operation 5077 'select' 'maxe_217' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5078 [1/1] (0.00ns)   --->   "%zext_ln178_72 = zext i8 %maxe_217" [./bf16_accl.h:178]   --->   Operation 5078 'zext' 'zext_ln178_72' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5079 [1/1] (0.35ns)   --->   "%B_49 = select i1 %icmp_ln178_24, i16 %A_48, i16 %B_48" [./bf16_accl.h:178]   --->   Operation 5079 'select' 'B_49' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5080 [1/1] (0.35ns)   --->   "%A_49 = select i1 %icmp_ln178_24, i16 %B_48, i16 %A_48" [./bf16_accl.h:178]   --->   Operation 5080 'select' 'A_49' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5081 [1/1] (0.00ns)   --->   "%zext_ln178_74 = zext i16 %A_49" [./bf16_accl.h:178]   --->   Operation 5081 'zext' 'zext_ln178_74' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5082 [1/1] (0.17ns)   --->   "%sb_24 = select i1 %icmp_ln178_24, i1 %tmp_332, i1 %tmp_333" [./bf16_accl.h:178]   --->   Operation 5082 'select' 'sb_24' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5083 [1/1] (0.17ns)   --->   "%sa_24 = select i1 %icmp_ln178_24, i1 %tmp_333, i1 %tmp_332" [./bf16_accl.h:178]   --->   Operation 5083 'select' 'sa_24' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5084 [1/1] (0.00ns)   --->   "%tmp_336 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %diff_24, i32 1, i32 8" [./bf16_accl.h:182]   --->   Operation 5084 'partselect' 'tmp_336' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5085 [1/1] (0.84ns)   --->   "%icmp_ln182_24 = icmp_slt  i8 %tmp_336, i8 1" [./bf16_accl.h:182]   --->   Operation 5085 'icmp' 'icmp_ln182_24' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5086 [1/1] (0.88ns)   --->   "%icmp_ln184_24 = icmp_eq  i9 %diff_24, i9 0" [./bf16_accl.h:184]   --->   Operation 5086 'icmp' 'icmp_ln184_24' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5087 [1/1] (0.00ns) (grouped into LUT with out node B_aln_74)   --->   "%lshr_ln184_23 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %B_49, i32 1, i32 15" [./bf16_accl.h:184]   --->   Operation 5087 'partselect' 'lshr_ln184_23' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5088 [1/1] (0.00ns) (grouped into LUT with out node B_aln_74)   --->   "%zext_ln184_24 = zext i15 %lshr_ln184_23" [./bf16_accl.h:184]   --->   Operation 5088 'zext' 'zext_ln184_24' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5089 [1/1] (0.00ns) (grouped into LUT with out node B_aln_74)   --->   "%B_aln_72 = select i1 %icmp_ln184_24, i16 %B_49, i16 %zext_ln184_24" [./bf16_accl.h:184]   --->   Operation 5089 'select' 'B_aln_72' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5090 [1/1] (0.00ns) (grouped into LUT with out node add_ln191_24)   --->   "%shl_ln191_24 = shl i32 1, i32 %sext_ln167_24" [./bf16_accl.h:191]   --->   Operation 5090 'shl' 'shl_ln191_24' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5091 [1/1] (0.00ns) (grouped into LUT with out node add_ln191_24)   --->   "%trunc_ln191_24 = trunc i32 %shl_ln191_24" [./bf16_accl.h:191]   --->   Operation 5091 'trunc' 'trunc_ln191_24' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5092 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln191_24 = add i16 %trunc_ln191_24, i16 65535" [./bf16_accl.h:191]   --->   Operation 5092 'add' 'add_ln191_24' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5093 [1/1] (0.00ns) (grouped into LUT with out node sticky_48)   --->   "%lost_24 = and i16 %add_ln191_24, i16 %B_49" [./bf16_accl.h:191]   --->   Operation 5093 'and' 'lost_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5094 [1/1] (1.10ns) (out node of the LUT)   --->   "%sticky_48 = icmp_ne  i16 %lost_24, i16 0" [./bf16_accl.h:192]   --->   Operation 5094 'icmp' 'sticky_48' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5095 [1/1] (0.00ns) (grouped into LUT with out node B_aln_74)   --->   "%sext_ln167_24cast = trunc i32 %sext_ln167_24" [./bf16_accl.h:193]   --->   Operation 5095 'trunc' 'sext_ln167_24cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5096 [1/1] (0.00ns) (grouped into LUT with out node B_aln_74)   --->   "%B_aln_73 = lshr i16 %B_49, i16 %sext_ln167_24cast" [./bf16_accl.h:193]   --->   Operation 5096 'lshr' 'B_aln_73' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5097 [1/1] (0.90ns) (out node of the LUT)   --->   "%B_aln_74 = select i1 %icmp_ln182_24, i16 %B_aln_72, i16 %B_aln_73" [./bf16_accl.h:182]   --->   Operation 5097 'select' 'B_aln_74' <Predicate = true> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5098 [1/1] (0.00ns)   --->   "%zext_ln181_24 = zext i16 %B_aln_74" [./bf16_accl.h:181]   --->   Operation 5098 'zext' 'zext_ln181_24' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5099 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_24)   --->   "%xor_ln182_24 = xor i1 %icmp_ln182_24, i1 1" [./bf16_accl.h:182]   --->   Operation 5099 'xor' 'xor_ln182_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5100 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_24)   --->   "%sticky_49 = and i1 %sticky_48, i1 %xor_ln182_24" [./bf16_accl.h:182]   --->   Operation 5100 'and' 'sticky_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5101 [1/1] (0.28ns)   --->   "%xor_ln200_24 = xor i1 %sa_24, i1 %sb_24" [./bf16_accl.h:200]   --->   Operation 5101 'xor' 'xor_ln200_24' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5102 [1/1] (0.85ns)   --->   "%M_192 = add i17 %zext_ln181_24, i17 %zext_ln178_74" [./bf16_accl.h:201]   --->   Operation 5102 'add' 'M_192' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5103 [1/1] (0.00ns) (grouped into LUT with out node M_196)   --->   "%zext_ln198_48 = zext i17 %M_192" [./bf16_accl.h:198]   --->   Operation 5103 'zext' 'zext_ln198_48' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5104 [1/1] (1.10ns)   --->   "%icmp_ln203_24 = icmp_ult  i16 %A_49, i16 %B_aln_74" [./bf16_accl.h:203]   --->   Operation 5104 'icmp' 'icmp_ln203_24' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5105 [1/1] (0.28ns)   --->   "%xor_ln203_24 = xor i1 %icmp_ln203_24, i1 1" [./bf16_accl.h:203]   --->   Operation 5105 'xor' 'xor_ln203_24' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5106 [1/1] (0.85ns)   --->   "%M_193 = sub i17 %zext_ln178_74, i17 %zext_ln181_24" [./bf16_accl.h:203]   --->   Operation 5106 'sub' 'M_193' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5107 [1/1] (0.85ns)   --->   "%M_194 = sub i17 %zext_ln181_24, i17 %zext_ln178_74" [./bf16_accl.h:204]   --->   Operation 5107 'sub' 'M_194' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5108 [1/1] (0.00ns) (grouped into LUT with out node M_196)   --->   "%M_195 = select i1 %xor_ln203_24, i17 %M_193, i17 %M_194" [./bf16_accl.h:203]   --->   Operation 5108 'select' 'M_195' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5109 [1/1] (0.00ns) (grouped into LUT with out node M_196)   --->   "%sext_ln203_24 = sext i17 %M_195" [./bf16_accl.h:203]   --->   Operation 5109 'sext' 'sext_ln203_24' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5110 [1/1] (0.00ns) (grouped into LUT with out node s_101)   --->   "%s_100 = select i1 %xor_ln203_24, i1 %sa_24, i1 %sb_24" [./bf16_accl.h:203]   --->   Operation 5110 'select' 's_100' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5111 [1/1] (0.35ns) (out node of the LUT)   --->   "%M_196 = select i1 %xor_ln200_24, i18 %sext_ln203_24, i18 %zext_ln198_48" [./bf16_accl.h:200]   --->   Operation 5111 'select' 'M_196' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5112 [1/1] (0.17ns) (out node of the LUT)   --->   "%s_101 = select i1 %xor_ln200_24, i1 %s_100, i1 %sb_24" [./bf16_accl.h:200]   --->   Operation 5112 'select' 's_101' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5113 [1/1] (1.08ns)   --->   "%icmp_ln207_24 = icmp_eq  i18 %M_196, i18 0" [./bf16_accl.h:207]   --->   Operation 5113 'icmp' 'icmp_ln207_24' <Predicate = true> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5114 [1/1] (0.00ns)   --->   "%tmp_337 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %M_196, i32 16, i32 17" [./bf16_accl.h:217]   --->   Operation 5114 'partselect' 'tmp_337' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5115 [1/1] (0.44ns)   --->   "%icmp_ln217_24 = icmp_ne  i2 %tmp_337, i2 0" [./bf16_accl.h:217]   --->   Operation 5115 'icmp' 'icmp_ln217_24' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5116 [1/1] (0.00ns)   --->   "%trunc_ln217_23 = partselect i17 @_ssdm_op_PartSelect.i17.i18.i32.i32, i18 %M_196, i32 1, i32 17" [./bf16_accl.h:217]   --->   Operation 5116 'partselect' 'trunc_ln217_23' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5117 [1/1] (0.00ns)   --->   "%sext_ln217_24 = sext i17 %trunc_ln217_23" [./bf16_accl.h:217]   --->   Operation 5117 'sext' 'sext_ln217_24' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5118 [1/1] (0.76ns)   --->   "%maxe_218 = add i9 %zext_ln178_72, i9 1" [./bf16_accl.h:217]   --->   Operation 5118 'add' 'maxe_218' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5119 [1/1] (0.39ns)   --->   "%maxe_219 = select i1 %icmp_ln217_24, i9 %maxe_218, i9 %zext_ln178_72" [./bf16_accl.h:217]   --->   Operation 5119 'select' 'maxe_219' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5120 [1/1] (0.00ns)   --->   "%zext_ln217_24 = zext i9 %maxe_219" [./bf16_accl.h:217]   --->   Operation 5120 'zext' 'zext_ln217_24' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5121 [1/1] (0.36ns)   --->   "%M_197 = select i1 %icmp_ln217_24, i18 %sext_ln217_24, i18 %M_196" [./bf16_accl.h:217]   --->   Operation 5121 'select' 'M_197' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5122 [1/1] (0.00ns)   --->   "%sext_ln198_24 = sext i18 %M_197" [./bf16_accl.h:198]   --->   Operation 5122 'sext' 'sext_ln198_24' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5123 [1/1] (0.00ns)   --->   "%zext_ln198_49 = zext i31 %sext_ln198_24" [./bf16_accl.h:198]   --->   Operation 5123 'zext' 'zext_ln198_49' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5124 [1/1] (0.00ns) (grouped into LUT with out node M_199)   --->   "%trunc_ln198_48 = trunc i18 %M_197" [./bf16_accl.h:198]   --->   Operation 5124 'trunc' 'trunc_ln198_48' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5125 [1/1] (0.00ns)   --->   "%tmp_338 = partselect i3 @_ssdm_op_PartSelect.i3.i18.i32.i32, i18 %M_197, i32 15, i32 17" [./bf16_accl.h:220]   --->   Operation 5125 'partselect' 'tmp_338' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5126 [1/1] (0.58ns)   --->   "%icmp_ln220_48 = icmp_eq  i3 %tmp_338, i3 0" [./bf16_accl.h:220]   --->   Operation 5126 'icmp' 'icmp_ln220_48' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5127 [1/1] (0.88ns)   --->   "%icmp_ln220_49 = icmp_eq  i9 %maxe_219, i9 0" [./bf16_accl.h:220]   --->   Operation 5127 'icmp' 'icmp_ln220_49' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5128 [1/1] (0.00ns)   --->   "%tmp_85 = ctlz i32 @llvm.ctlz.i32, i32 %zext_ln198_49, i1 1" [./bf16_accl.h:20]   --->   Operation 5128 'ctlz' 'tmp_85' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5129 [1/1] (1.01ns)   --->   "%lz_48 = add i32 %tmp_85, i32 4294967280" [./bf16_accl.h:221]   --->   Operation 5129 'add' 'lz_48' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5130 [1/1] (0.99ns)   --->   "%icmp_ln222_24 = icmp_sgt  i32 %lz_48, i32 0" [./bf16_accl.h:222]   --->   Operation 5130 'icmp' 'icmp_ln222_24' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5131 [1/1] (0.00ns)   --->   "%zext_ln223_24 = zext i9 %maxe_219" [./bf16_accl.h:223]   --->   Operation 5131 'zext' 'zext_ln223_24' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5132 [1/1] (0.99ns)   --->   "%icmp_ln223_24 = icmp_slt  i32 %lz_48, i32 %zext_ln223_24" [./bf16_accl.h:223]   --->   Operation 5132 'icmp' 'icmp_ln223_24' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5133 [1/1] (0.00ns) (grouped into LUT with out node lz_49)   --->   "%xor_ln223_24 = xor i1 %icmp_ln223_24, i1 1" [./bf16_accl.h:223]   --->   Operation 5133 'xor' 'xor_ln223_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5134 [1/1] (0.44ns) (out node of the LUT)   --->   "%lz_49 = select i1 %xor_ln223_24, i32 %zext_ln223_24, i32 %lz_48" [./bf16_accl.h:223]   --->   Operation 5134 'select' 'lz_49' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5135 [1/1] (0.00ns) (grouped into LUT with out node M_199)   --->   "%M_198 = shl i32 %zext_ln198_49, i32 %lz_49" [./bf16_accl.h:224]   --->   Operation 5135 'shl' 'M_198' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5136 [1/1] (0.00ns) (grouped into LUT with out node M_199)   --->   "%trunc_ln198_49 = trunc i32 %M_198" [./bf16_accl.h:198]   --->   Operation 5136 'trunc' 'trunc_ln198_49' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5137 [1/1] (0.00ns)   --->   "%trunc_ln225_24 = trunc i32 %lz_49" [./bf16_accl.h:225]   --->   Operation 5137 'trunc' 'trunc_ln225_24' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5138 [1/1] (0.85ns)   --->   "%maxe_220 = sub i16 %zext_ln217_24, i16 %trunc_ln225_24" [./bf16_accl.h:225]   --->   Operation 5138 'sub' 'maxe_220' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5139 [1/1] (0.00ns) (grouped into LUT with out node and_ln222_49)   --->   "%xor_ln220_24 = xor i1 %icmp_ln220_49, i1 1" [./bf16_accl.h:220]   --->   Operation 5139 'xor' 'xor_ln220_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5140 [1/1] (0.00ns) (grouped into LUT with out node and_ln222_49)   --->   "%and_ln222_48 = and i1 %icmp_ln222_24, i1 %xor_ln220_24" [./bf16_accl.h:222]   --->   Operation 5140 'and' 'and_ln222_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5141 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln222_49 = and i1 %and_ln222_48, i1 %icmp_ln220_48" [./bf16_accl.h:222]   --->   Operation 5141 'and' 'and_ln222_49' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5142 [1/1] (0.00ns) (grouped into LUT with out node maxe_222)   --->   "%maxe_221 = select i1 %and_ln222_49, i16 %maxe_220, i16 %zext_ln217_24" [./bf16_accl.h:222]   --->   Operation 5142 'select' 'maxe_221' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5143 [1/1] (0.00ns) (grouped into LUT with out node maxe_222)   --->   "%and_ln220_24 = and i1 %icmp_ln220_48, i1 %icmp_ln220_49" [./bf16_accl.h:220]   --->   Operation 5143 'and' 'and_ln220_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5144 [1/1] (0.35ns) (out node of the LUT)   --->   "%maxe_222 = select i1 %and_ln220_24, i16 0, i16 %maxe_221" [./bf16_accl.h:220]   --->   Operation 5144 'select' 'maxe_222' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5145 [1/1] (1.38ns) (out node of the LUT)   --->   "%M_199 = select i1 %and_ln222_49, i16 %trunc_ln198_49, i16 %trunc_ln198_48" [./bf16_accl.h:222]   --->   Operation 5145 'select' 'M_199' <Predicate = true> <Delay = 1.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5146 [1/1] (0.00ns) (grouped into LUT with out node round_up_75)   --->   "%round_up_73 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_199, i32 8" [./bf16_accl.h:230]   --->   Operation 5146 'bitselect' 'round_up_73' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5147 [1/1] (0.00ns)   --->   "%frac_keep_24 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %M_199, i32 8, i32 15" [./bf16_accl.h:230]   --->   Operation 5147 'partselect' 'frac_keep_24' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5148 [1/1] (0.00ns)   --->   "%trunc_ln231_23 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %M_199, i32 8, i32 14" [./bf16_accl.h:231]   --->   Operation 5148 'partselect' 'trunc_ln231_23' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5149 [1/1] (0.00ns)   --->   "%zext_ln231_24 = zext i8 %frac_keep_24" [./bf16_accl.h:231]   --->   Operation 5149 'zext' 'zext_ln231_24' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5150 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_24)   --->   "%tmp_161 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %sticky_49" [./bf16_accl.h:240]   --->   Operation 5150 'bitconcatenate' 'tmp_161' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5151 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_24)   --->   "%trunc_ln240_24 = trunc i16 %M_199" [./bf16_accl.h:240]   --->   Operation 5151 'trunc' 'trunc_ln240_24' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5152 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_24)   --->   "%or_ln240_78 = or i2 %trunc_ln240_24, i2 %tmp_161" [./bf16_accl.h:240]   --->   Operation 5152 'or' 'or_ln240_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5153 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_24)   --->   "%tmp_340 = partselect i5 @_ssdm_op_PartSelect.i5.i16.i32.i32, i16 %M_199, i32 2, i32 6" [./bf16_accl.h:240]   --->   Operation 5153 'partselect' 'tmp_340' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5154 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_24)   --->   "%or_ln240_23 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %tmp_340, i2 %or_ln240_78" [./bf16_accl.h:240]   --->   Operation 5154 'bitconcatenate' 'or_ln240_23' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5155 [1/1] (0.81ns) (out node of the LUT)   --->   "%icmp_ln240_24 = icmp_ne  i7 %or_ln240_23, i7 0" [./bf16_accl.h:240]   --->   Operation 5155 'icmp' 'icmp_ln240_24' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5156 [1/1] (0.00ns) (grouped into LUT with out node round_up_75)   --->   "%round_up_74 = or i1 %icmp_ln240_24, i1 %round_up_73" [./bf16_accl.h:240]   --->   Operation 5156 'or' 'round_up_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5157 [1/1] (0.00ns) (grouped into LUT with out node round_up_75)   --->   "%tmp_341 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_199, i32 7" [./bf16_accl.h:244]   --->   Operation 5157 'bitselect' 'tmp_341' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5158 [1/1] (0.28ns) (out node of the LUT)   --->   "%round_up_75 = and i1 %round_up_74, i1 %tmp_341" [./bf16_accl.h:244]   --->   Operation 5158 'and' 'round_up_75' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5159 [1/1] (0.00ns)   --->   "%zext_ln238_24 = zext i1 %round_up_75" [./bf16_accl.h:238]   --->   Operation 5159 'zext' 'zext_ln238_24' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5160 [1/1] (0.00ns)   --->   "%zext_ln244_48 = zext i1 %round_up_75" [./bf16_accl.h:244]   --->   Operation 5160 'zext' 'zext_ln244_48' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5161 [1/1] (0.00ns)   --->   "%zext_ln244_49 = zext i1 %round_up_75" [./bf16_accl.h:244]   --->   Operation 5161 'zext' 'zext_ln244_49' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5162 [1/1] (0.76ns)   --->   "%rounded_24 = add i9 %zext_ln238_24, i9 %zext_ln231_24" [./bf16_accl.h:244]   --->   Operation 5162 'add' 'rounded_24' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5163 [1/1] (0.76ns)   --->   "%add_ln244_25 = add i8 %zext_ln244_49, i8 %frac_keep_24" [./bf16_accl.h:244]   --->   Operation 5163 'add' 'add_ln244_25' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5164 [1/1] (0.00ns)   --->   "%tmp_342 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %rounded_24, i32 8" [./bf16_accl.h:247]   --->   Operation 5164 'bitselect' 'tmp_342' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5165 [1/1] (0.85ns)   --->   "%maxe_223 = add i16 %maxe_222, i16 1" [./bf16_accl.h:247]   --->   Operation 5165 'add' 'maxe_223' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5166 [1/1] (0.35ns)   --->   "%maxe_224 = select i1 %tmp_342, i16 %maxe_223, i16 %maxe_222" [./bf16_accl.h:247]   --->   Operation 5166 'select' 'maxe_224' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5167 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_49)   --->   "%trunc_ln247_23 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %add_ln244_25, i32 1, i32 7" [./bf16_accl.h:247]   --->   Operation 5167 'partselect' 'trunc_ln247_23' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5168 [1/1] (0.77ns)   --->   "%add_ln247_48 = add i7 %zext_ln244_48, i7 %trunc_ln231_23" [./bf16_accl.h:247]   --->   Operation 5168 'add' 'add_ln247_48' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5169 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_49)   --->   "%m7_24 = select i1 %tmp_342, i7 %trunc_ln247_23, i7 %add_ln247_48" [./bf16_accl.h:247]   --->   Operation 5169 'select' 'm7_24' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5170 [1/1] (1.10ns)   --->   "%icmp_ln250_24 = icmp_ugt  i16 %maxe_224, i16 254" [./bf16_accl.h:250]   --->   Operation 5170 'icmp' 'icmp_ln250_24' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5171 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_24)   --->   "%shl_ln23_46 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i15, i1 %s_101, i15 0" [./bf16_accl.h:23]   --->   Operation 5171 'bitconcatenate' 'shl_ln23_46' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5172 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_24)   --->   "%or_ln23_48 = or i16 %shl_ln23_46, i16 32640" [./bf16_accl.h:23]   --->   Operation 5172 'or' 'or_ln23_48' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5173 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_49)   --->   "%shl_ln23_47 = shl i16 %maxe_224, i16 7" [./bf16_accl.h:23]   --->   Operation 5173 'shl' 'shl_ln23_47' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5174 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_49)   --->   "%tmp192 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i8.i7, i1 %s_101, i8 0, i7 %m7_24" [./bf16_accl.h:23]   --->   Operation 5174 'bitconcatenate' 'tmp192' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5175 [1/1] (0.36ns) (out node of the LUT)   --->   "%or_ln23_49 = or i16 %tmp192, i16 %shl_ln23_47" [./bf16_accl.h:23]   --->   Operation 5175 'or' 'or_ln23_49' <Predicate = true> <Delay = 0.36> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5176 [1/1] (0.28ns)   --->   "%or_ln142_56 = or i1 %icmp_ln134_24, i1 %or_ln142_24" [./bf16_accl.h:142]   --->   Operation 5176 'or' 'or_ln142_56' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5177 [1/1] (0.28ns)   --->   "%or_ln145_103 = or i1 %or_ln142_56, i1 %icmp_ln145_24" [./bf16_accl.h:145]   --->   Operation 5177 'or' 'or_ln145_103' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5178 [1/1] (0.00ns) (grouped into LUT with out node select_ln172_24)   --->   "%xor_ln145_24 = xor i1 %or_ln145_103, i1 1" [./bf16_accl.h:145]   --->   Operation 5178 'xor' 'xor_ln145_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5179 [1/1] (0.00ns) (grouped into LUT with out node select_ln172_24)   --->   "%and_ln172_24 = and i1 %icmp_ln172_24, i1 %xor_ln145_24" [./bf16_accl.h:172]   --->   Operation 5179 'and' 'and_ln172_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5180 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln172_24 = select i1 %and_ln172_24, i16 %select_ln174_24, i16 %or_ln23_49" [./bf16_accl.h:172]   --->   Operation 5180 'select' 'select_ln172_24' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5181 [1/1] (0.28ns)   --->   "%or_ln172_24 = or i1 %or_ln145_103, i1 %icmp_ln172_24" [./bf16_accl.h:172]   --->   Operation 5181 'or' 'or_ln172_24' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5182 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_24)   --->   "%or_ln207_24 = or i1 %or_ln172_24, i1 %icmp_ln207_24" [./bf16_accl.h:207]   --->   Operation 5182 'or' 'or_ln207_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5183 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_24)   --->   "%xor_ln207_24 = xor i1 %or_ln207_24, i1 1" [./bf16_accl.h:207]   --->   Operation 5183 'xor' 'xor_ln207_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5184 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_24)   --->   "%and_ln250_24 = and i1 %icmp_ln250_24, i1 %xor_ln207_24" [./bf16_accl.h:250]   --->   Operation 5184 'and' 'and_ln250_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5185 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln250_24 = select i1 %and_ln250_24, i16 %or_ln23_48, i16 %select_ln172_24" [./bf16_accl.h:250]   --->   Operation 5185 'select' 'select_ln250_24' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5186 [1/1] (0.00ns) (grouped into LUT with out node select_ln135_24)   --->   "%and_ln135_48 = and i1 %icmp_ln134_24, i1 %icmp_ln135_24" [./bf16_accl.h:135]   --->   Operation 5186 'and' 'and_ln135_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5187 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln135_24 = select i1 %and_ln135_48, i16 %select_ln138_24, i16 %select_ln250_24" [./bf16_accl.h:135]   --->   Operation 5187 'select' 'select_ln135_24' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5188 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_24)   --->   "%xor_ln135_24 = xor i1 %icmp_ln135_24, i1 1" [./bf16_accl.h:135]   --->   Operation 5188 'xor' 'xor_ln135_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5189 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_24)   --->   "%and_ln135_49 = and i1 %icmp_ln134_24, i1 %xor_ln135_24" [./bf16_accl.h:135]   --->   Operation 5189 'and' 'and_ln135_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5190 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_24)   --->   "%xor_ln142_24 = xor i1 %or_ln142_56, i1 1" [./bf16_accl.h:142]   --->   Operation 5190 'xor' 'xor_ln142_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5191 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_24)   --->   "%and_ln145_24 = and i1 %icmp_ln145_24, i1 %xor_ln142_24" [./bf16_accl.h:145]   --->   Operation 5191 'and' 'and_ln145_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5192 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_24)   --->   "%or_ln145_104 = or i1 %and_ln135_49, i1 %and_ln145_24" [./bf16_accl.h:145]   --->   Operation 5192 'or' 'or_ln145_104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5193 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln145_24 = select i1 %or_ln145_104, i16 %a_bits_assign_24_load, i16 %select_ln135_24" [./bf16_accl.h:145]   --->   Operation 5193 'select' 'select_ln145_24' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5194 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_24)   --->   "%xor_ln134_24 = xor i1 %icmp_ln134_24, i1 1" [./bf16_accl.h:134]   --->   Operation 5194 'xor' 'xor_ln134_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5195 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_24)   --->   "%and_ln142_24 = and i1 %or_ln142_24, i1 %xor_ln134_24" [./bf16_accl.h:142]   --->   Operation 5195 'and' 'and_ln142_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5196 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_24)   --->   "%select_ln142_24 = select i1 %and_ln142_24, i16 %e_b_24, i16 %select_ln145_24" [./bf16_accl.h:142]   --->   Operation 5196 'select' 'select_ln142_24' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5197 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_24)   --->   "%xor_ln172_24 = xor i1 %or_ln172_24, i1 1" [./bf16_accl.h:172]   --->   Operation 5197 'xor' 'xor_ln172_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5198 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_24)   --->   "%and_ln207_24 = and i1 %icmp_ln207_24, i1 %xor_ln172_24" [./bf16_accl.h:207]   --->   Operation 5198 'and' 'and_ln207_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5199 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln207_24 = select i1 %and_ln207_24, i16 0, i16 %select_ln142_24" [./bf16_accl.h:207]   --->   Operation 5199 'select' 'select_ln207_24' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5200 [1/1] (0.00ns)   --->   "%tmp_343 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_assign_25_load, i32 15" [./bf16_accl.h:127]   --->   Operation 5200 'bitselect' 'tmp_343' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5201 [1/1] (0.00ns)   --->   "%ea_25 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %a_bits_assign_25_load, i32 7, i32 14" [./bf16_accl.h:128]   --->   Operation 5201 'partselect' 'ea_25' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5202 [1/1] (0.00ns)   --->   "%zext_ln129_50 = zext i7 %ma_25" [./bf16_accl.h:129]   --->   Operation 5202 'zext' 'zext_ln129_50' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5203 [1/1] (0.84ns)   --->   "%icmp_ln134_25 = icmp_eq  i8 %ea_25, i8 255" [./bf16_accl.h:134]   --->   Operation 5203 'icmp' 'icmp_ln134_25' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5204 [1/1] (0.81ns)   --->   "%icmp_ln135_25 = icmp_eq  i7 %ma_25, i7 0" [./bf16_accl.h:135]   --->   Operation 5204 'icmp' 'icmp_ln135_25' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5205 [1/1] (0.84ns)   --->   "%icmp_ln142_25 = icmp_eq  i8 %eb_25, i8 255" [./bf16_accl.h:142]   --->   Operation 5205 'icmp' 'icmp_ln142_25' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5206 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144_25)   --->   "%trunc_ln144_24 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %a_bits_assign_25_load, i32 7, i32 13" [./bf16_accl.h:144]   --->   Operation 5206 'partselect' 'trunc_ln144_24' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5207 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144_25)   --->   "%or_ln144_55 = or i7 %trunc_ln144_24, i7 %ma_25" [./bf16_accl.h:144]   --->   Operation 5207 'or' 'or_ln144_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5208 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144_25)   --->   "%tmp_345 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_assign_25_load, i32 14" [./bf16_accl.h:144]   --->   Operation 5208 'bitselect' 'tmp_345' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5209 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144_25)   --->   "%or_ln144_24 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_345, i7 %or_ln144_55" [./bf16_accl.h:144]   --->   Operation 5209 'bitconcatenate' 'or_ln144_24' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5210 [1/1] (0.84ns) (out node of the LUT)   --->   "%icmp_ln144_25 = icmp_eq  i8 %or_ln144_24, i8 0" [./bf16_accl.h:144]   --->   Operation 5210 'icmp' 'icmp_ln144_25' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5211 [1/1] (0.28ns)   --->   "%or_ln142_25 = or i1 %icmp_ln142_25, i1 %icmp_ln144_25" [./bf16_accl.h:142]   --->   Operation 5211 'or' 'or_ln142_25' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5212 [1/1] (0.00ns) (grouped into LUT with out node select_ln138_25)   --->   "%xor_ln138_25 = xor i1 %tmp_343, i1 %tmp_344" [./bf16_accl.h:138]   --->   Operation 5212 'xor' 'xor_ln138_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5213 [1/1] (0.00ns) (grouped into LUT with out node select_ln138_25)   --->   "%and_ln138_50 = and i1 %icmp_ln138_25, i1 %xor_ln138_25" [./bf16_accl.h:138]   --->   Operation 5213 'and' 'and_ln138_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5214 [1/1] (0.00ns) (grouped into LUT with out node select_ln138_25)   --->   "%and_ln138_51 = and i1 %and_ln138_50, i1 %icmp_ln142_25" [./bf16_accl.h:138]   --->   Operation 5214 'and' 'and_ln138_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5215 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln138_25 = select i1 %and_ln138_51, i16 32641, i16 %a_bits_assign_25_load" [./bf16_accl.h:138]   --->   Operation 5215 'select' 'select_ln138_25' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5216 [1/1] (0.84ns)   --->   "%icmp_ln158_50 = icmp_ne  i8 %ea_25, i8 0" [./bf16_accl.h:158]   --->   Operation 5216 'icmp' 'icmp_ln158_50' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5217 [1/1] (0.00ns)   --->   "%or_ln158_49 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %ma_25" [./bf16_accl.h:158]   --->   Operation 5217 'bitconcatenate' 'or_ln158_49' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5218 [1/1] (0.39ns)   --->   "%select_ln158_50 = select i1 %icmp_ln158_50, i8 %or_ln158_49, i8 %zext_ln129_50" [./bf16_accl.h:158]   --->   Operation 5218 'select' 'select_ln158_50' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5219 [1/1] (0.00ns)   --->   "%A_50 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln158_50, i8 0" [./bf16_accl.h:159]   --->   Operation 5219 'bitconcatenate' 'A_50' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5220 [1/1] (0.00ns)   --->   "%B_50 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln158_51, i8 0" [./bf16_accl.h:159]   --->   Operation 5220 'bitconcatenate' 'B_50' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5221 [1/1] (0.84ns)   --->   "%icmp_ln162_25 = icmp_eq  i8 %ea_25, i8 0" [./bf16_accl.h:162]   --->   Operation 5221 'icmp' 'icmp_ln162_25' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5222 [1/1] (0.39ns)   --->   "%ea1_25 = select i1 %icmp_ln162_25, i8 1, i8 %ea_25" [./bf16_accl.h:162]   --->   Operation 5222 'select' 'ea1_25' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5223 [1/1] (0.84ns)   --->   "%icmp_ln166_25 = icmp_ult  i8 %ea1_25, i8 %eb1_25" [./bf16_accl.h:166]   --->   Operation 5223 'icmp' 'icmp_ln166_25' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5224 [1/1] (0.28ns)   --->   "%xor_ln166_25 = xor i1 %icmp_ln166_25, i1 1" [./bf16_accl.h:166]   --->   Operation 5224 'xor' 'xor_ln166_25' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5225 [1/1] (0.00ns) (grouped into LUT with out node maxe_226)   --->   "%maxe_225 = select i1 %xor_ln166_25, i8 %ea_25, i8 %eb_25" [./bf16_accl.h:166]   --->   Operation 5225 'select' 'maxe_225' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5226 [1/1] (0.00ns)   --->   "%zext_ln167_50 = zext i8 %ea1_25" [./bf16_accl.h:167]   --->   Operation 5226 'zext' 'zext_ln167_50' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5227 [1/1] (0.00ns)   --->   "%zext_ln167_51 = zext i8 %eb1_25" [./bf16_accl.h:167]   --->   Operation 5227 'zext' 'zext_ln167_51' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5228 [1/1] (0.76ns)   --->   "%sub_ln167_50 = sub i9 %zext_ln167_50, i9 %zext_ln167_51" [./bf16_accl.h:167]   --->   Operation 5228 'sub' 'sub_ln167_50' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5229 [1/1] (0.76ns)   --->   "%sub_ln167_51 = sub i9 %zext_ln167_51, i9 %zext_ln167_50" [./bf16_accl.h:167]   --->   Operation 5229 'sub' 'sub_ln167_51' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5230 [1/1] (0.39ns)   --->   "%diff_25 = select i1 %xor_ln166_25, i9 %sub_ln167_50, i9 %sub_ln167_51" [./bf16_accl.h:167]   --->   Operation 5230 'select' 'diff_25' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5231 [1/1] (0.00ns)   --->   "%sext_ln167_25 = sext i9 %diff_25" [./bf16_accl.h:167]   --->   Operation 5231 'sext' 'sext_ln167_25' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5232 [1/1] (0.88ns)   --->   "%icmp_ln172_25 = icmp_sgt  i9 %diff_25, i9 11" [./bf16_accl.h:172]   --->   Operation 5232 'icmp' 'icmp_ln172_25' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5233 [1/1] (0.00ns) (grouped into LUT with out node select_ln172_25)   --->   "%select_ln174_25 = select i1 %xor_ln166_25, i16 %a_bits_assign_25_load, i16 %e_b_25" [./bf16_accl.h:174]   --->   Operation 5233 'select' 'select_ln174_25' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5234 [1/1] (0.84ns)   --->   "%icmp_ln178_25 = icmp_ult  i8 %ea1_25, i8 %eb1_25" [./bf16_accl.h:178]   --->   Operation 5234 'icmp' 'icmp_ln178_25' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5235 [1/1] (0.39ns) (out node of the LUT)   --->   "%maxe_226 = select i1 %icmp_ln178_25, i8 %eb_25, i8 %maxe_225" [./bf16_accl.h:178]   --->   Operation 5235 'select' 'maxe_226' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5236 [1/1] (0.00ns)   --->   "%zext_ln178_75 = zext i8 %maxe_226" [./bf16_accl.h:178]   --->   Operation 5236 'zext' 'zext_ln178_75' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5237 [1/1] (0.35ns)   --->   "%B_51 = select i1 %icmp_ln178_25, i16 %A_50, i16 %B_50" [./bf16_accl.h:178]   --->   Operation 5237 'select' 'B_51' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5238 [1/1] (0.35ns)   --->   "%A_51 = select i1 %icmp_ln178_25, i16 %B_50, i16 %A_50" [./bf16_accl.h:178]   --->   Operation 5238 'select' 'A_51' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5239 [1/1] (0.00ns)   --->   "%zext_ln178_77 = zext i16 %A_51" [./bf16_accl.h:178]   --->   Operation 5239 'zext' 'zext_ln178_77' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5240 [1/1] (0.17ns)   --->   "%sb_25 = select i1 %icmp_ln178_25, i1 %tmp_343, i1 %tmp_344" [./bf16_accl.h:178]   --->   Operation 5240 'select' 'sb_25' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5241 [1/1] (0.17ns)   --->   "%sa_25 = select i1 %icmp_ln178_25, i1 %tmp_344, i1 %tmp_343" [./bf16_accl.h:178]   --->   Operation 5241 'select' 'sa_25' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5242 [1/1] (0.00ns)   --->   "%tmp_347 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %diff_25, i32 1, i32 8" [./bf16_accl.h:182]   --->   Operation 5242 'partselect' 'tmp_347' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5243 [1/1] (0.84ns)   --->   "%icmp_ln182_25 = icmp_slt  i8 %tmp_347, i8 1" [./bf16_accl.h:182]   --->   Operation 5243 'icmp' 'icmp_ln182_25' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5244 [1/1] (0.88ns)   --->   "%icmp_ln184_25 = icmp_eq  i9 %diff_25, i9 0" [./bf16_accl.h:184]   --->   Operation 5244 'icmp' 'icmp_ln184_25' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5245 [1/1] (0.00ns) (grouped into LUT with out node B_aln_77)   --->   "%lshr_ln184_24 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %B_51, i32 1, i32 15" [./bf16_accl.h:184]   --->   Operation 5245 'partselect' 'lshr_ln184_24' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5246 [1/1] (0.00ns) (grouped into LUT with out node B_aln_77)   --->   "%zext_ln184_25 = zext i15 %lshr_ln184_24" [./bf16_accl.h:184]   --->   Operation 5246 'zext' 'zext_ln184_25' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5247 [1/1] (0.00ns) (grouped into LUT with out node B_aln_77)   --->   "%B_aln_75 = select i1 %icmp_ln184_25, i16 %B_51, i16 %zext_ln184_25" [./bf16_accl.h:184]   --->   Operation 5247 'select' 'B_aln_75' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5248 [1/1] (0.00ns) (grouped into LUT with out node add_ln191_25)   --->   "%shl_ln191_25 = shl i32 1, i32 %sext_ln167_25" [./bf16_accl.h:191]   --->   Operation 5248 'shl' 'shl_ln191_25' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5249 [1/1] (0.00ns) (grouped into LUT with out node add_ln191_25)   --->   "%trunc_ln191_25 = trunc i32 %shl_ln191_25" [./bf16_accl.h:191]   --->   Operation 5249 'trunc' 'trunc_ln191_25' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5250 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln191_25 = add i16 %trunc_ln191_25, i16 65535" [./bf16_accl.h:191]   --->   Operation 5250 'add' 'add_ln191_25' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5251 [1/1] (0.00ns) (grouped into LUT with out node sticky_50)   --->   "%lost_25 = and i16 %add_ln191_25, i16 %B_51" [./bf16_accl.h:191]   --->   Operation 5251 'and' 'lost_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5252 [1/1] (1.10ns) (out node of the LUT)   --->   "%sticky_50 = icmp_ne  i16 %lost_25, i16 0" [./bf16_accl.h:192]   --->   Operation 5252 'icmp' 'sticky_50' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5253 [1/1] (0.00ns) (grouped into LUT with out node B_aln_77)   --->   "%sext_ln167_25cast = trunc i32 %sext_ln167_25" [./bf16_accl.h:193]   --->   Operation 5253 'trunc' 'sext_ln167_25cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5254 [1/1] (0.00ns) (grouped into LUT with out node B_aln_77)   --->   "%B_aln_76 = lshr i16 %B_51, i16 %sext_ln167_25cast" [./bf16_accl.h:193]   --->   Operation 5254 'lshr' 'B_aln_76' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5255 [1/1] (0.90ns) (out node of the LUT)   --->   "%B_aln_77 = select i1 %icmp_ln182_25, i16 %B_aln_75, i16 %B_aln_76" [./bf16_accl.h:182]   --->   Operation 5255 'select' 'B_aln_77' <Predicate = true> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5256 [1/1] (0.00ns)   --->   "%zext_ln181_25 = zext i16 %B_aln_77" [./bf16_accl.h:181]   --->   Operation 5256 'zext' 'zext_ln181_25' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5257 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_25)   --->   "%xor_ln182_25 = xor i1 %icmp_ln182_25, i1 1" [./bf16_accl.h:182]   --->   Operation 5257 'xor' 'xor_ln182_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5258 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_25)   --->   "%sticky_51 = and i1 %sticky_50, i1 %xor_ln182_25" [./bf16_accl.h:182]   --->   Operation 5258 'and' 'sticky_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5259 [1/1] (0.28ns)   --->   "%xor_ln200_25 = xor i1 %sa_25, i1 %sb_25" [./bf16_accl.h:200]   --->   Operation 5259 'xor' 'xor_ln200_25' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5260 [1/1] (0.85ns)   --->   "%M_200 = add i17 %zext_ln181_25, i17 %zext_ln178_77" [./bf16_accl.h:201]   --->   Operation 5260 'add' 'M_200' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5261 [1/1] (0.00ns) (grouped into LUT with out node M_204)   --->   "%zext_ln198_50 = zext i17 %M_200" [./bf16_accl.h:198]   --->   Operation 5261 'zext' 'zext_ln198_50' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5262 [1/1] (1.10ns)   --->   "%icmp_ln203_25 = icmp_ult  i16 %A_51, i16 %B_aln_77" [./bf16_accl.h:203]   --->   Operation 5262 'icmp' 'icmp_ln203_25' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5263 [1/1] (0.28ns)   --->   "%xor_ln203_25 = xor i1 %icmp_ln203_25, i1 1" [./bf16_accl.h:203]   --->   Operation 5263 'xor' 'xor_ln203_25' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5264 [1/1] (0.85ns)   --->   "%M_201 = sub i17 %zext_ln178_77, i17 %zext_ln181_25" [./bf16_accl.h:203]   --->   Operation 5264 'sub' 'M_201' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5265 [1/1] (0.85ns)   --->   "%M_202 = sub i17 %zext_ln181_25, i17 %zext_ln178_77" [./bf16_accl.h:204]   --->   Operation 5265 'sub' 'M_202' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5266 [1/1] (0.00ns) (grouped into LUT with out node M_204)   --->   "%M_203 = select i1 %xor_ln203_25, i17 %M_201, i17 %M_202" [./bf16_accl.h:203]   --->   Operation 5266 'select' 'M_203' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5267 [1/1] (0.00ns) (grouped into LUT with out node M_204)   --->   "%sext_ln203_25 = sext i17 %M_203" [./bf16_accl.h:203]   --->   Operation 5267 'sext' 'sext_ln203_25' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5268 [1/1] (0.00ns) (grouped into LUT with out node s_105)   --->   "%s_104 = select i1 %xor_ln203_25, i1 %sa_25, i1 %sb_25" [./bf16_accl.h:203]   --->   Operation 5268 'select' 's_104' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5269 [1/1] (0.35ns) (out node of the LUT)   --->   "%M_204 = select i1 %xor_ln200_25, i18 %sext_ln203_25, i18 %zext_ln198_50" [./bf16_accl.h:200]   --->   Operation 5269 'select' 'M_204' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5270 [1/1] (0.17ns) (out node of the LUT)   --->   "%s_105 = select i1 %xor_ln200_25, i1 %s_104, i1 %sb_25" [./bf16_accl.h:200]   --->   Operation 5270 'select' 's_105' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5271 [1/1] (1.08ns)   --->   "%icmp_ln207_25 = icmp_eq  i18 %M_204, i18 0" [./bf16_accl.h:207]   --->   Operation 5271 'icmp' 'icmp_ln207_25' <Predicate = true> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5272 [1/1] (0.00ns)   --->   "%tmp_348 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %M_204, i32 16, i32 17" [./bf16_accl.h:217]   --->   Operation 5272 'partselect' 'tmp_348' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5273 [1/1] (0.44ns)   --->   "%icmp_ln217_25 = icmp_ne  i2 %tmp_348, i2 0" [./bf16_accl.h:217]   --->   Operation 5273 'icmp' 'icmp_ln217_25' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5274 [1/1] (0.00ns)   --->   "%trunc_ln217_24 = partselect i17 @_ssdm_op_PartSelect.i17.i18.i32.i32, i18 %M_204, i32 1, i32 17" [./bf16_accl.h:217]   --->   Operation 5274 'partselect' 'trunc_ln217_24' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5275 [1/1] (0.00ns)   --->   "%sext_ln217_25 = sext i17 %trunc_ln217_24" [./bf16_accl.h:217]   --->   Operation 5275 'sext' 'sext_ln217_25' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5276 [1/1] (0.76ns)   --->   "%maxe_227 = add i9 %zext_ln178_75, i9 1" [./bf16_accl.h:217]   --->   Operation 5276 'add' 'maxe_227' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5277 [1/1] (0.39ns)   --->   "%maxe_228 = select i1 %icmp_ln217_25, i9 %maxe_227, i9 %zext_ln178_75" [./bf16_accl.h:217]   --->   Operation 5277 'select' 'maxe_228' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5278 [1/1] (0.00ns)   --->   "%zext_ln217_25 = zext i9 %maxe_228" [./bf16_accl.h:217]   --->   Operation 5278 'zext' 'zext_ln217_25' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5279 [1/1] (0.36ns)   --->   "%M_205 = select i1 %icmp_ln217_25, i18 %sext_ln217_25, i18 %M_204" [./bf16_accl.h:217]   --->   Operation 5279 'select' 'M_205' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5280 [1/1] (0.00ns)   --->   "%sext_ln198_25 = sext i18 %M_205" [./bf16_accl.h:198]   --->   Operation 5280 'sext' 'sext_ln198_25' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5281 [1/1] (0.00ns)   --->   "%zext_ln198_51 = zext i31 %sext_ln198_25" [./bf16_accl.h:198]   --->   Operation 5281 'zext' 'zext_ln198_51' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5282 [1/1] (0.00ns) (grouped into LUT with out node M_207)   --->   "%trunc_ln198_50 = trunc i18 %M_205" [./bf16_accl.h:198]   --->   Operation 5282 'trunc' 'trunc_ln198_50' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5283 [1/1] (0.00ns)   --->   "%tmp_349 = partselect i3 @_ssdm_op_PartSelect.i3.i18.i32.i32, i18 %M_205, i32 15, i32 17" [./bf16_accl.h:220]   --->   Operation 5283 'partselect' 'tmp_349' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5284 [1/1] (0.58ns)   --->   "%icmp_ln220_50 = icmp_eq  i3 %tmp_349, i3 0" [./bf16_accl.h:220]   --->   Operation 5284 'icmp' 'icmp_ln220_50' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5285 [1/1] (0.88ns)   --->   "%icmp_ln220_51 = icmp_eq  i9 %maxe_228, i9 0" [./bf16_accl.h:220]   --->   Operation 5285 'icmp' 'icmp_ln220_51' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5286 [1/1] (0.00ns)   --->   "%tmp_86 = ctlz i32 @llvm.ctlz.i32, i32 %zext_ln198_51, i1 1" [./bf16_accl.h:20]   --->   Operation 5286 'ctlz' 'tmp_86' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5287 [1/1] (1.01ns)   --->   "%lz_50 = add i32 %tmp_86, i32 4294967280" [./bf16_accl.h:221]   --->   Operation 5287 'add' 'lz_50' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5288 [1/1] (0.99ns)   --->   "%icmp_ln222_25 = icmp_sgt  i32 %lz_50, i32 0" [./bf16_accl.h:222]   --->   Operation 5288 'icmp' 'icmp_ln222_25' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5289 [1/1] (0.00ns)   --->   "%zext_ln223_25 = zext i9 %maxe_228" [./bf16_accl.h:223]   --->   Operation 5289 'zext' 'zext_ln223_25' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5290 [1/1] (0.99ns)   --->   "%icmp_ln223_25 = icmp_slt  i32 %lz_50, i32 %zext_ln223_25" [./bf16_accl.h:223]   --->   Operation 5290 'icmp' 'icmp_ln223_25' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5291 [1/1] (0.00ns) (grouped into LUT with out node lz_51)   --->   "%xor_ln223_25 = xor i1 %icmp_ln223_25, i1 1" [./bf16_accl.h:223]   --->   Operation 5291 'xor' 'xor_ln223_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5292 [1/1] (0.44ns) (out node of the LUT)   --->   "%lz_51 = select i1 %xor_ln223_25, i32 %zext_ln223_25, i32 %lz_50" [./bf16_accl.h:223]   --->   Operation 5292 'select' 'lz_51' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5293 [1/1] (0.00ns) (grouped into LUT with out node M_207)   --->   "%M_206 = shl i32 %zext_ln198_51, i32 %lz_51" [./bf16_accl.h:224]   --->   Operation 5293 'shl' 'M_206' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5294 [1/1] (0.00ns) (grouped into LUT with out node M_207)   --->   "%trunc_ln198_51 = trunc i32 %M_206" [./bf16_accl.h:198]   --->   Operation 5294 'trunc' 'trunc_ln198_51' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5295 [1/1] (0.00ns)   --->   "%trunc_ln225_25 = trunc i32 %lz_51" [./bf16_accl.h:225]   --->   Operation 5295 'trunc' 'trunc_ln225_25' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5296 [1/1] (0.85ns)   --->   "%maxe_229 = sub i16 %zext_ln217_25, i16 %trunc_ln225_25" [./bf16_accl.h:225]   --->   Operation 5296 'sub' 'maxe_229' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5297 [1/1] (0.00ns) (grouped into LUT with out node and_ln222_51)   --->   "%xor_ln220_25 = xor i1 %icmp_ln220_51, i1 1" [./bf16_accl.h:220]   --->   Operation 5297 'xor' 'xor_ln220_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5298 [1/1] (0.00ns) (grouped into LUT with out node and_ln222_51)   --->   "%and_ln222_50 = and i1 %icmp_ln222_25, i1 %xor_ln220_25" [./bf16_accl.h:222]   --->   Operation 5298 'and' 'and_ln222_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5299 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln222_51 = and i1 %and_ln222_50, i1 %icmp_ln220_50" [./bf16_accl.h:222]   --->   Operation 5299 'and' 'and_ln222_51' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5300 [1/1] (0.00ns) (grouped into LUT with out node maxe_231)   --->   "%maxe_230 = select i1 %and_ln222_51, i16 %maxe_229, i16 %zext_ln217_25" [./bf16_accl.h:222]   --->   Operation 5300 'select' 'maxe_230' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5301 [1/1] (0.00ns) (grouped into LUT with out node maxe_231)   --->   "%and_ln220_25 = and i1 %icmp_ln220_50, i1 %icmp_ln220_51" [./bf16_accl.h:220]   --->   Operation 5301 'and' 'and_ln220_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5302 [1/1] (0.35ns) (out node of the LUT)   --->   "%maxe_231 = select i1 %and_ln220_25, i16 0, i16 %maxe_230" [./bf16_accl.h:220]   --->   Operation 5302 'select' 'maxe_231' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5303 [1/1] (1.38ns) (out node of the LUT)   --->   "%M_207 = select i1 %and_ln222_51, i16 %trunc_ln198_51, i16 %trunc_ln198_50" [./bf16_accl.h:222]   --->   Operation 5303 'select' 'M_207' <Predicate = true> <Delay = 1.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5304 [1/1] (0.00ns) (grouped into LUT with out node round_up_78)   --->   "%round_up_76 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_207, i32 8" [./bf16_accl.h:230]   --->   Operation 5304 'bitselect' 'round_up_76' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5305 [1/1] (0.00ns)   --->   "%frac_keep_25 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %M_207, i32 8, i32 15" [./bf16_accl.h:230]   --->   Operation 5305 'partselect' 'frac_keep_25' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5306 [1/1] (0.00ns)   --->   "%trunc_ln231_24 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %M_207, i32 8, i32 14" [./bf16_accl.h:231]   --->   Operation 5306 'partselect' 'trunc_ln231_24' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5307 [1/1] (0.00ns)   --->   "%zext_ln231_25 = zext i8 %frac_keep_25" [./bf16_accl.h:231]   --->   Operation 5307 'zext' 'zext_ln231_25' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5308 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_25)   --->   "%tmp_165 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %sticky_51" [./bf16_accl.h:240]   --->   Operation 5308 'bitconcatenate' 'tmp_165' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5309 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_25)   --->   "%trunc_ln240_25 = trunc i16 %M_207" [./bf16_accl.h:240]   --->   Operation 5309 'trunc' 'trunc_ln240_25' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5310 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_25)   --->   "%or_ln240_80 = or i2 %trunc_ln240_25, i2 %tmp_165" [./bf16_accl.h:240]   --->   Operation 5310 'or' 'or_ln240_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5311 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_25)   --->   "%tmp_351 = partselect i5 @_ssdm_op_PartSelect.i5.i16.i32.i32, i16 %M_207, i32 2, i32 6" [./bf16_accl.h:240]   --->   Operation 5311 'partselect' 'tmp_351' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5312 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_25)   --->   "%or_ln240_24 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %tmp_351, i2 %or_ln240_80" [./bf16_accl.h:240]   --->   Operation 5312 'bitconcatenate' 'or_ln240_24' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5313 [1/1] (0.81ns) (out node of the LUT)   --->   "%icmp_ln240_25 = icmp_ne  i7 %or_ln240_24, i7 0" [./bf16_accl.h:240]   --->   Operation 5313 'icmp' 'icmp_ln240_25' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5314 [1/1] (0.00ns) (grouped into LUT with out node round_up_78)   --->   "%round_up_77 = or i1 %icmp_ln240_25, i1 %round_up_76" [./bf16_accl.h:240]   --->   Operation 5314 'or' 'round_up_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5315 [1/1] (0.00ns) (grouped into LUT with out node round_up_78)   --->   "%tmp_352 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_207, i32 7" [./bf16_accl.h:244]   --->   Operation 5315 'bitselect' 'tmp_352' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5316 [1/1] (0.28ns) (out node of the LUT)   --->   "%round_up_78 = and i1 %round_up_77, i1 %tmp_352" [./bf16_accl.h:244]   --->   Operation 5316 'and' 'round_up_78' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5317 [1/1] (0.00ns)   --->   "%zext_ln238_25 = zext i1 %round_up_78" [./bf16_accl.h:238]   --->   Operation 5317 'zext' 'zext_ln238_25' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5318 [1/1] (0.00ns)   --->   "%zext_ln244_50 = zext i1 %round_up_78" [./bf16_accl.h:244]   --->   Operation 5318 'zext' 'zext_ln244_50' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5319 [1/1] (0.00ns)   --->   "%zext_ln244_51 = zext i1 %round_up_78" [./bf16_accl.h:244]   --->   Operation 5319 'zext' 'zext_ln244_51' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5320 [1/1] (0.76ns)   --->   "%rounded_25 = add i9 %zext_ln238_25, i9 %zext_ln231_25" [./bf16_accl.h:244]   --->   Operation 5320 'add' 'rounded_25' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5321 [1/1] (0.76ns)   --->   "%add_ln244_26 = add i8 %zext_ln244_51, i8 %frac_keep_25" [./bf16_accl.h:244]   --->   Operation 5321 'add' 'add_ln244_26' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5322 [1/1] (0.00ns)   --->   "%tmp_353 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %rounded_25, i32 8" [./bf16_accl.h:247]   --->   Operation 5322 'bitselect' 'tmp_353' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5323 [1/1] (0.85ns)   --->   "%maxe_232 = add i16 %maxe_231, i16 1" [./bf16_accl.h:247]   --->   Operation 5323 'add' 'maxe_232' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5324 [1/1] (0.35ns)   --->   "%maxe_233 = select i1 %tmp_353, i16 %maxe_232, i16 %maxe_231" [./bf16_accl.h:247]   --->   Operation 5324 'select' 'maxe_233' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5325 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_51)   --->   "%trunc_ln247_24 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %add_ln244_26, i32 1, i32 7" [./bf16_accl.h:247]   --->   Operation 5325 'partselect' 'trunc_ln247_24' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5326 [1/1] (0.77ns)   --->   "%add_ln247_50 = add i7 %zext_ln244_50, i7 %trunc_ln231_24" [./bf16_accl.h:247]   --->   Operation 5326 'add' 'add_ln247_50' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5327 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_51)   --->   "%m7_25 = select i1 %tmp_353, i7 %trunc_ln247_24, i7 %add_ln247_50" [./bf16_accl.h:247]   --->   Operation 5327 'select' 'm7_25' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5328 [1/1] (1.10ns)   --->   "%icmp_ln250_25 = icmp_ugt  i16 %maxe_233, i16 254" [./bf16_accl.h:250]   --->   Operation 5328 'icmp' 'icmp_ln250_25' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5329 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_25)   --->   "%shl_ln23_48 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i15, i1 %s_105, i15 0" [./bf16_accl.h:23]   --->   Operation 5329 'bitconcatenate' 'shl_ln23_48' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5330 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_25)   --->   "%or_ln23_50 = or i16 %shl_ln23_48, i16 32640" [./bf16_accl.h:23]   --->   Operation 5330 'or' 'or_ln23_50' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5331 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_51)   --->   "%shl_ln23_49 = shl i16 %maxe_233, i16 7" [./bf16_accl.h:23]   --->   Operation 5331 'shl' 'shl_ln23_49' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5332 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_51)   --->   "%tmp197 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i8.i7, i1 %s_105, i8 0, i7 %m7_25" [./bf16_accl.h:23]   --->   Operation 5332 'bitconcatenate' 'tmp197' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5333 [1/1] (0.36ns) (out node of the LUT)   --->   "%or_ln23_51 = or i16 %tmp197, i16 %shl_ln23_49" [./bf16_accl.h:23]   --->   Operation 5333 'or' 'or_ln23_51' <Predicate = true> <Delay = 0.36> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5334 [1/1] (0.28ns)   --->   "%or_ln142_57 = or i1 %icmp_ln134_25, i1 %or_ln142_25" [./bf16_accl.h:142]   --->   Operation 5334 'or' 'or_ln142_57' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5335 [1/1] (0.28ns)   --->   "%or_ln145_106 = or i1 %or_ln142_57, i1 %icmp_ln145_25" [./bf16_accl.h:145]   --->   Operation 5335 'or' 'or_ln145_106' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5336 [1/1] (0.00ns) (grouped into LUT with out node select_ln172_25)   --->   "%xor_ln145_25 = xor i1 %or_ln145_106, i1 1" [./bf16_accl.h:145]   --->   Operation 5336 'xor' 'xor_ln145_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5337 [1/1] (0.00ns) (grouped into LUT with out node select_ln172_25)   --->   "%and_ln172_25 = and i1 %icmp_ln172_25, i1 %xor_ln145_25" [./bf16_accl.h:172]   --->   Operation 5337 'and' 'and_ln172_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5338 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln172_25 = select i1 %and_ln172_25, i16 %select_ln174_25, i16 %or_ln23_51" [./bf16_accl.h:172]   --->   Operation 5338 'select' 'select_ln172_25' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5339 [1/1] (0.28ns)   --->   "%or_ln172_25 = or i1 %or_ln145_106, i1 %icmp_ln172_25" [./bf16_accl.h:172]   --->   Operation 5339 'or' 'or_ln172_25' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5340 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_25)   --->   "%or_ln207_25 = or i1 %or_ln172_25, i1 %icmp_ln207_25" [./bf16_accl.h:207]   --->   Operation 5340 'or' 'or_ln207_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5341 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_25)   --->   "%xor_ln207_25 = xor i1 %or_ln207_25, i1 1" [./bf16_accl.h:207]   --->   Operation 5341 'xor' 'xor_ln207_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5342 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_25)   --->   "%and_ln250_25 = and i1 %icmp_ln250_25, i1 %xor_ln207_25" [./bf16_accl.h:250]   --->   Operation 5342 'and' 'and_ln250_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5343 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln250_25 = select i1 %and_ln250_25, i16 %or_ln23_50, i16 %select_ln172_25" [./bf16_accl.h:250]   --->   Operation 5343 'select' 'select_ln250_25' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5344 [1/1] (0.00ns) (grouped into LUT with out node select_ln135_25)   --->   "%and_ln135_50 = and i1 %icmp_ln134_25, i1 %icmp_ln135_25" [./bf16_accl.h:135]   --->   Operation 5344 'and' 'and_ln135_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5345 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln135_25 = select i1 %and_ln135_50, i16 %select_ln138_25, i16 %select_ln250_25" [./bf16_accl.h:135]   --->   Operation 5345 'select' 'select_ln135_25' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5346 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_25)   --->   "%xor_ln135_25 = xor i1 %icmp_ln135_25, i1 1" [./bf16_accl.h:135]   --->   Operation 5346 'xor' 'xor_ln135_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5347 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_25)   --->   "%and_ln135_51 = and i1 %icmp_ln134_25, i1 %xor_ln135_25" [./bf16_accl.h:135]   --->   Operation 5347 'and' 'and_ln135_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5348 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_25)   --->   "%xor_ln142_25 = xor i1 %or_ln142_57, i1 1" [./bf16_accl.h:142]   --->   Operation 5348 'xor' 'xor_ln142_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5349 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_25)   --->   "%and_ln145_25 = and i1 %icmp_ln145_25, i1 %xor_ln142_25" [./bf16_accl.h:145]   --->   Operation 5349 'and' 'and_ln145_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5350 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_25)   --->   "%or_ln145_107 = or i1 %and_ln135_51, i1 %and_ln145_25" [./bf16_accl.h:145]   --->   Operation 5350 'or' 'or_ln145_107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5351 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln145_25 = select i1 %or_ln145_107, i16 %a_bits_assign_25_load, i16 %select_ln135_25" [./bf16_accl.h:145]   --->   Operation 5351 'select' 'select_ln145_25' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5352 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_25)   --->   "%xor_ln134_25 = xor i1 %icmp_ln134_25, i1 1" [./bf16_accl.h:134]   --->   Operation 5352 'xor' 'xor_ln134_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5353 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_25)   --->   "%and_ln142_25 = and i1 %or_ln142_25, i1 %xor_ln134_25" [./bf16_accl.h:142]   --->   Operation 5353 'and' 'and_ln142_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5354 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_25)   --->   "%select_ln142_25 = select i1 %and_ln142_25, i16 %e_b_25, i16 %select_ln145_25" [./bf16_accl.h:142]   --->   Operation 5354 'select' 'select_ln142_25' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5355 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_25)   --->   "%xor_ln172_25 = xor i1 %or_ln172_25, i1 1" [./bf16_accl.h:172]   --->   Operation 5355 'xor' 'xor_ln172_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5356 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_25)   --->   "%and_ln207_25 = and i1 %icmp_ln207_25, i1 %xor_ln172_25" [./bf16_accl.h:207]   --->   Operation 5356 'and' 'and_ln207_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5357 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln207_25 = select i1 %and_ln207_25, i16 0, i16 %select_ln142_25" [./bf16_accl.h:207]   --->   Operation 5357 'select' 'select_ln207_25' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5358 [1/1] (0.00ns)   --->   "%tmp_354 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_assign_26_load, i32 15" [./bf16_accl.h:127]   --->   Operation 5358 'bitselect' 'tmp_354' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5359 [1/1] (0.00ns)   --->   "%ea_26 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %a_bits_assign_26_load, i32 7, i32 14" [./bf16_accl.h:128]   --->   Operation 5359 'partselect' 'ea_26' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5360 [1/1] (0.00ns)   --->   "%zext_ln129_52 = zext i7 %ma_26" [./bf16_accl.h:129]   --->   Operation 5360 'zext' 'zext_ln129_52' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5361 [1/1] (0.84ns)   --->   "%icmp_ln134_26 = icmp_eq  i8 %ea_26, i8 255" [./bf16_accl.h:134]   --->   Operation 5361 'icmp' 'icmp_ln134_26' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5362 [1/1] (0.81ns)   --->   "%icmp_ln135_26 = icmp_eq  i7 %ma_26, i7 0" [./bf16_accl.h:135]   --->   Operation 5362 'icmp' 'icmp_ln135_26' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5363 [1/1] (0.84ns)   --->   "%icmp_ln142_26 = icmp_eq  i8 %eb_26, i8 255" [./bf16_accl.h:142]   --->   Operation 5363 'icmp' 'icmp_ln142_26' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5364 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144_26)   --->   "%trunc_ln144_25 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %a_bits_assign_26_load, i32 7, i32 13" [./bf16_accl.h:144]   --->   Operation 5364 'partselect' 'trunc_ln144_25' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5365 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144_26)   --->   "%or_ln144_56 = or i7 %trunc_ln144_25, i7 %ma_26" [./bf16_accl.h:144]   --->   Operation 5365 'or' 'or_ln144_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5366 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144_26)   --->   "%tmp_356 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_assign_26_load, i32 14" [./bf16_accl.h:144]   --->   Operation 5366 'bitselect' 'tmp_356' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5367 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144_26)   --->   "%or_ln144_25 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_356, i7 %or_ln144_56" [./bf16_accl.h:144]   --->   Operation 5367 'bitconcatenate' 'or_ln144_25' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5368 [1/1] (0.84ns) (out node of the LUT)   --->   "%icmp_ln144_26 = icmp_eq  i8 %or_ln144_25, i8 0" [./bf16_accl.h:144]   --->   Operation 5368 'icmp' 'icmp_ln144_26' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5369 [1/1] (0.28ns)   --->   "%or_ln142_26 = or i1 %icmp_ln142_26, i1 %icmp_ln144_26" [./bf16_accl.h:142]   --->   Operation 5369 'or' 'or_ln142_26' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5370 [1/1] (0.00ns) (grouped into LUT with out node select_ln138_26)   --->   "%xor_ln138_26 = xor i1 %tmp_354, i1 %tmp_355" [./bf16_accl.h:138]   --->   Operation 5370 'xor' 'xor_ln138_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5371 [1/1] (0.00ns) (grouped into LUT with out node select_ln138_26)   --->   "%and_ln138_52 = and i1 %icmp_ln138_26, i1 %xor_ln138_26" [./bf16_accl.h:138]   --->   Operation 5371 'and' 'and_ln138_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5372 [1/1] (0.00ns) (grouped into LUT with out node select_ln138_26)   --->   "%and_ln138_53 = and i1 %and_ln138_52, i1 %icmp_ln142_26" [./bf16_accl.h:138]   --->   Operation 5372 'and' 'and_ln138_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5373 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln138_26 = select i1 %and_ln138_53, i16 32641, i16 %a_bits_assign_26_load" [./bf16_accl.h:138]   --->   Operation 5373 'select' 'select_ln138_26' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5374 [1/1] (0.84ns)   --->   "%icmp_ln158_52 = icmp_ne  i8 %ea_26, i8 0" [./bf16_accl.h:158]   --->   Operation 5374 'icmp' 'icmp_ln158_52' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5375 [1/1] (0.00ns)   --->   "%or_ln158_51 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %ma_26" [./bf16_accl.h:158]   --->   Operation 5375 'bitconcatenate' 'or_ln158_51' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5376 [1/1] (0.39ns)   --->   "%select_ln158_52 = select i1 %icmp_ln158_52, i8 %or_ln158_51, i8 %zext_ln129_52" [./bf16_accl.h:158]   --->   Operation 5376 'select' 'select_ln158_52' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5377 [1/1] (0.00ns)   --->   "%A_52 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln158_52, i8 0" [./bf16_accl.h:159]   --->   Operation 5377 'bitconcatenate' 'A_52' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5378 [1/1] (0.00ns)   --->   "%B_52 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln158_53, i8 0" [./bf16_accl.h:159]   --->   Operation 5378 'bitconcatenate' 'B_52' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5379 [1/1] (0.84ns)   --->   "%icmp_ln162_26 = icmp_eq  i8 %ea_26, i8 0" [./bf16_accl.h:162]   --->   Operation 5379 'icmp' 'icmp_ln162_26' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5380 [1/1] (0.39ns)   --->   "%ea1_26 = select i1 %icmp_ln162_26, i8 1, i8 %ea_26" [./bf16_accl.h:162]   --->   Operation 5380 'select' 'ea1_26' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5381 [1/1] (0.84ns)   --->   "%icmp_ln166_26 = icmp_ult  i8 %ea1_26, i8 %eb1_26" [./bf16_accl.h:166]   --->   Operation 5381 'icmp' 'icmp_ln166_26' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5382 [1/1] (0.28ns)   --->   "%xor_ln166_26 = xor i1 %icmp_ln166_26, i1 1" [./bf16_accl.h:166]   --->   Operation 5382 'xor' 'xor_ln166_26' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5383 [1/1] (0.00ns) (grouped into LUT with out node maxe_235)   --->   "%maxe_234 = select i1 %xor_ln166_26, i8 %ea_26, i8 %eb_26" [./bf16_accl.h:166]   --->   Operation 5383 'select' 'maxe_234' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5384 [1/1] (0.00ns)   --->   "%zext_ln167_52 = zext i8 %ea1_26" [./bf16_accl.h:167]   --->   Operation 5384 'zext' 'zext_ln167_52' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5385 [1/1] (0.00ns)   --->   "%zext_ln167_53 = zext i8 %eb1_26" [./bf16_accl.h:167]   --->   Operation 5385 'zext' 'zext_ln167_53' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5386 [1/1] (0.76ns)   --->   "%sub_ln167_52 = sub i9 %zext_ln167_52, i9 %zext_ln167_53" [./bf16_accl.h:167]   --->   Operation 5386 'sub' 'sub_ln167_52' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5387 [1/1] (0.76ns)   --->   "%sub_ln167_53 = sub i9 %zext_ln167_53, i9 %zext_ln167_52" [./bf16_accl.h:167]   --->   Operation 5387 'sub' 'sub_ln167_53' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5388 [1/1] (0.39ns)   --->   "%diff_26 = select i1 %xor_ln166_26, i9 %sub_ln167_52, i9 %sub_ln167_53" [./bf16_accl.h:167]   --->   Operation 5388 'select' 'diff_26' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5389 [1/1] (0.00ns)   --->   "%sext_ln167_26 = sext i9 %diff_26" [./bf16_accl.h:167]   --->   Operation 5389 'sext' 'sext_ln167_26' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5390 [1/1] (0.88ns)   --->   "%icmp_ln172_26 = icmp_sgt  i9 %diff_26, i9 11" [./bf16_accl.h:172]   --->   Operation 5390 'icmp' 'icmp_ln172_26' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5391 [1/1] (0.00ns) (grouped into LUT with out node select_ln172_26)   --->   "%select_ln174_26 = select i1 %xor_ln166_26, i16 %a_bits_assign_26_load, i16 %e_b_26" [./bf16_accl.h:174]   --->   Operation 5391 'select' 'select_ln174_26' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5392 [1/1] (0.84ns)   --->   "%icmp_ln178_26 = icmp_ult  i8 %ea1_26, i8 %eb1_26" [./bf16_accl.h:178]   --->   Operation 5392 'icmp' 'icmp_ln178_26' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5393 [1/1] (0.39ns) (out node of the LUT)   --->   "%maxe_235 = select i1 %icmp_ln178_26, i8 %eb_26, i8 %maxe_234" [./bf16_accl.h:178]   --->   Operation 5393 'select' 'maxe_235' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5394 [1/1] (0.00ns)   --->   "%zext_ln178_78 = zext i8 %maxe_235" [./bf16_accl.h:178]   --->   Operation 5394 'zext' 'zext_ln178_78' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5395 [1/1] (0.35ns)   --->   "%B_53 = select i1 %icmp_ln178_26, i16 %A_52, i16 %B_52" [./bf16_accl.h:178]   --->   Operation 5395 'select' 'B_53' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5396 [1/1] (0.35ns)   --->   "%A_53 = select i1 %icmp_ln178_26, i16 %B_52, i16 %A_52" [./bf16_accl.h:178]   --->   Operation 5396 'select' 'A_53' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5397 [1/1] (0.00ns)   --->   "%zext_ln178_80 = zext i16 %A_53" [./bf16_accl.h:178]   --->   Operation 5397 'zext' 'zext_ln178_80' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5398 [1/1] (0.17ns)   --->   "%sb_26 = select i1 %icmp_ln178_26, i1 %tmp_354, i1 %tmp_355" [./bf16_accl.h:178]   --->   Operation 5398 'select' 'sb_26' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5399 [1/1] (0.17ns)   --->   "%sa_26 = select i1 %icmp_ln178_26, i1 %tmp_355, i1 %tmp_354" [./bf16_accl.h:178]   --->   Operation 5399 'select' 'sa_26' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5400 [1/1] (0.00ns)   --->   "%tmp_358 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %diff_26, i32 1, i32 8" [./bf16_accl.h:182]   --->   Operation 5400 'partselect' 'tmp_358' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5401 [1/1] (0.84ns)   --->   "%icmp_ln182_26 = icmp_slt  i8 %tmp_358, i8 1" [./bf16_accl.h:182]   --->   Operation 5401 'icmp' 'icmp_ln182_26' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5402 [1/1] (0.88ns)   --->   "%icmp_ln184_26 = icmp_eq  i9 %diff_26, i9 0" [./bf16_accl.h:184]   --->   Operation 5402 'icmp' 'icmp_ln184_26' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5403 [1/1] (0.00ns) (grouped into LUT with out node B_aln_80)   --->   "%lshr_ln184_25 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %B_53, i32 1, i32 15" [./bf16_accl.h:184]   --->   Operation 5403 'partselect' 'lshr_ln184_25' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5404 [1/1] (0.00ns) (grouped into LUT with out node B_aln_80)   --->   "%zext_ln184_26 = zext i15 %lshr_ln184_25" [./bf16_accl.h:184]   --->   Operation 5404 'zext' 'zext_ln184_26' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5405 [1/1] (0.00ns) (grouped into LUT with out node B_aln_80)   --->   "%B_aln_78 = select i1 %icmp_ln184_26, i16 %B_53, i16 %zext_ln184_26" [./bf16_accl.h:184]   --->   Operation 5405 'select' 'B_aln_78' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5406 [1/1] (0.00ns) (grouped into LUT with out node add_ln191_26)   --->   "%shl_ln191_26 = shl i32 1, i32 %sext_ln167_26" [./bf16_accl.h:191]   --->   Operation 5406 'shl' 'shl_ln191_26' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5407 [1/1] (0.00ns) (grouped into LUT with out node add_ln191_26)   --->   "%trunc_ln191_26 = trunc i32 %shl_ln191_26" [./bf16_accl.h:191]   --->   Operation 5407 'trunc' 'trunc_ln191_26' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5408 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln191_26 = add i16 %trunc_ln191_26, i16 65535" [./bf16_accl.h:191]   --->   Operation 5408 'add' 'add_ln191_26' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5409 [1/1] (0.00ns) (grouped into LUT with out node sticky_52)   --->   "%lost_26 = and i16 %add_ln191_26, i16 %B_53" [./bf16_accl.h:191]   --->   Operation 5409 'and' 'lost_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5410 [1/1] (1.10ns) (out node of the LUT)   --->   "%sticky_52 = icmp_ne  i16 %lost_26, i16 0" [./bf16_accl.h:192]   --->   Operation 5410 'icmp' 'sticky_52' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5411 [1/1] (0.00ns) (grouped into LUT with out node B_aln_80)   --->   "%sext_ln167_26cast = trunc i32 %sext_ln167_26" [./bf16_accl.h:193]   --->   Operation 5411 'trunc' 'sext_ln167_26cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5412 [1/1] (0.00ns) (grouped into LUT with out node B_aln_80)   --->   "%B_aln_79 = lshr i16 %B_53, i16 %sext_ln167_26cast" [./bf16_accl.h:193]   --->   Operation 5412 'lshr' 'B_aln_79' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5413 [1/1] (0.90ns) (out node of the LUT)   --->   "%B_aln_80 = select i1 %icmp_ln182_26, i16 %B_aln_78, i16 %B_aln_79" [./bf16_accl.h:182]   --->   Operation 5413 'select' 'B_aln_80' <Predicate = true> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5414 [1/1] (0.00ns)   --->   "%zext_ln181_26 = zext i16 %B_aln_80" [./bf16_accl.h:181]   --->   Operation 5414 'zext' 'zext_ln181_26' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5415 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_26)   --->   "%xor_ln182_26 = xor i1 %icmp_ln182_26, i1 1" [./bf16_accl.h:182]   --->   Operation 5415 'xor' 'xor_ln182_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5416 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_26)   --->   "%sticky_53 = and i1 %sticky_52, i1 %xor_ln182_26" [./bf16_accl.h:182]   --->   Operation 5416 'and' 'sticky_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5417 [1/1] (0.28ns)   --->   "%xor_ln200_26 = xor i1 %sa_26, i1 %sb_26" [./bf16_accl.h:200]   --->   Operation 5417 'xor' 'xor_ln200_26' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5418 [1/1] (0.85ns)   --->   "%M_208 = add i17 %zext_ln181_26, i17 %zext_ln178_80" [./bf16_accl.h:201]   --->   Operation 5418 'add' 'M_208' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5419 [1/1] (0.00ns) (grouped into LUT with out node M_212)   --->   "%zext_ln198_52 = zext i17 %M_208" [./bf16_accl.h:198]   --->   Operation 5419 'zext' 'zext_ln198_52' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5420 [1/1] (1.10ns)   --->   "%icmp_ln203_26 = icmp_ult  i16 %A_53, i16 %B_aln_80" [./bf16_accl.h:203]   --->   Operation 5420 'icmp' 'icmp_ln203_26' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5421 [1/1] (0.28ns)   --->   "%xor_ln203_26 = xor i1 %icmp_ln203_26, i1 1" [./bf16_accl.h:203]   --->   Operation 5421 'xor' 'xor_ln203_26' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5422 [1/1] (0.85ns)   --->   "%M_209 = sub i17 %zext_ln178_80, i17 %zext_ln181_26" [./bf16_accl.h:203]   --->   Operation 5422 'sub' 'M_209' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5423 [1/1] (0.85ns)   --->   "%M_210 = sub i17 %zext_ln181_26, i17 %zext_ln178_80" [./bf16_accl.h:204]   --->   Operation 5423 'sub' 'M_210' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5424 [1/1] (0.00ns) (grouped into LUT with out node M_212)   --->   "%M_211 = select i1 %xor_ln203_26, i17 %M_209, i17 %M_210" [./bf16_accl.h:203]   --->   Operation 5424 'select' 'M_211' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5425 [1/1] (0.00ns) (grouped into LUT with out node M_212)   --->   "%sext_ln203_26 = sext i17 %M_211" [./bf16_accl.h:203]   --->   Operation 5425 'sext' 'sext_ln203_26' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5426 [1/1] (0.00ns) (grouped into LUT with out node s_109)   --->   "%s_108 = select i1 %xor_ln203_26, i1 %sa_26, i1 %sb_26" [./bf16_accl.h:203]   --->   Operation 5426 'select' 's_108' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5427 [1/1] (0.35ns) (out node of the LUT)   --->   "%M_212 = select i1 %xor_ln200_26, i18 %sext_ln203_26, i18 %zext_ln198_52" [./bf16_accl.h:200]   --->   Operation 5427 'select' 'M_212' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5428 [1/1] (0.17ns) (out node of the LUT)   --->   "%s_109 = select i1 %xor_ln200_26, i1 %s_108, i1 %sb_26" [./bf16_accl.h:200]   --->   Operation 5428 'select' 's_109' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5429 [1/1] (1.08ns)   --->   "%icmp_ln207_26 = icmp_eq  i18 %M_212, i18 0" [./bf16_accl.h:207]   --->   Operation 5429 'icmp' 'icmp_ln207_26' <Predicate = true> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5430 [1/1] (0.00ns)   --->   "%tmp_359 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %M_212, i32 16, i32 17" [./bf16_accl.h:217]   --->   Operation 5430 'partselect' 'tmp_359' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5431 [1/1] (0.44ns)   --->   "%icmp_ln217_26 = icmp_ne  i2 %tmp_359, i2 0" [./bf16_accl.h:217]   --->   Operation 5431 'icmp' 'icmp_ln217_26' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5432 [1/1] (0.00ns)   --->   "%trunc_ln217_25 = partselect i17 @_ssdm_op_PartSelect.i17.i18.i32.i32, i18 %M_212, i32 1, i32 17" [./bf16_accl.h:217]   --->   Operation 5432 'partselect' 'trunc_ln217_25' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5433 [1/1] (0.00ns)   --->   "%sext_ln217_26 = sext i17 %trunc_ln217_25" [./bf16_accl.h:217]   --->   Operation 5433 'sext' 'sext_ln217_26' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5434 [1/1] (0.76ns)   --->   "%maxe_236 = add i9 %zext_ln178_78, i9 1" [./bf16_accl.h:217]   --->   Operation 5434 'add' 'maxe_236' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5435 [1/1] (0.39ns)   --->   "%maxe_237 = select i1 %icmp_ln217_26, i9 %maxe_236, i9 %zext_ln178_78" [./bf16_accl.h:217]   --->   Operation 5435 'select' 'maxe_237' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5436 [1/1] (0.00ns)   --->   "%zext_ln217_26 = zext i9 %maxe_237" [./bf16_accl.h:217]   --->   Operation 5436 'zext' 'zext_ln217_26' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5437 [1/1] (0.36ns)   --->   "%M_213 = select i1 %icmp_ln217_26, i18 %sext_ln217_26, i18 %M_212" [./bf16_accl.h:217]   --->   Operation 5437 'select' 'M_213' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5438 [1/1] (0.00ns)   --->   "%sext_ln198_26 = sext i18 %M_213" [./bf16_accl.h:198]   --->   Operation 5438 'sext' 'sext_ln198_26' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5439 [1/1] (0.00ns)   --->   "%zext_ln198_53 = zext i31 %sext_ln198_26" [./bf16_accl.h:198]   --->   Operation 5439 'zext' 'zext_ln198_53' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5440 [1/1] (0.00ns) (grouped into LUT with out node M_215)   --->   "%trunc_ln198_52 = trunc i18 %M_213" [./bf16_accl.h:198]   --->   Operation 5440 'trunc' 'trunc_ln198_52' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5441 [1/1] (0.00ns)   --->   "%tmp_360 = partselect i3 @_ssdm_op_PartSelect.i3.i18.i32.i32, i18 %M_213, i32 15, i32 17" [./bf16_accl.h:220]   --->   Operation 5441 'partselect' 'tmp_360' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5442 [1/1] (0.58ns)   --->   "%icmp_ln220_52 = icmp_eq  i3 %tmp_360, i3 0" [./bf16_accl.h:220]   --->   Operation 5442 'icmp' 'icmp_ln220_52' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5443 [1/1] (0.88ns)   --->   "%icmp_ln220_53 = icmp_eq  i9 %maxe_237, i9 0" [./bf16_accl.h:220]   --->   Operation 5443 'icmp' 'icmp_ln220_53' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5444 [1/1] (0.00ns)   --->   "%tmp_87 = ctlz i32 @llvm.ctlz.i32, i32 %zext_ln198_53, i1 1" [./bf16_accl.h:20]   --->   Operation 5444 'ctlz' 'tmp_87' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5445 [1/1] (1.01ns)   --->   "%lz_52 = add i32 %tmp_87, i32 4294967280" [./bf16_accl.h:221]   --->   Operation 5445 'add' 'lz_52' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5446 [1/1] (0.99ns)   --->   "%icmp_ln222_26 = icmp_sgt  i32 %lz_52, i32 0" [./bf16_accl.h:222]   --->   Operation 5446 'icmp' 'icmp_ln222_26' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5447 [1/1] (0.00ns)   --->   "%zext_ln223_26 = zext i9 %maxe_237" [./bf16_accl.h:223]   --->   Operation 5447 'zext' 'zext_ln223_26' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5448 [1/1] (0.99ns)   --->   "%icmp_ln223_26 = icmp_slt  i32 %lz_52, i32 %zext_ln223_26" [./bf16_accl.h:223]   --->   Operation 5448 'icmp' 'icmp_ln223_26' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5449 [1/1] (0.00ns) (grouped into LUT with out node lz_53)   --->   "%xor_ln223_26 = xor i1 %icmp_ln223_26, i1 1" [./bf16_accl.h:223]   --->   Operation 5449 'xor' 'xor_ln223_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5450 [1/1] (0.44ns) (out node of the LUT)   --->   "%lz_53 = select i1 %xor_ln223_26, i32 %zext_ln223_26, i32 %lz_52" [./bf16_accl.h:223]   --->   Operation 5450 'select' 'lz_53' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5451 [1/1] (0.00ns) (grouped into LUT with out node M_215)   --->   "%M_214 = shl i32 %zext_ln198_53, i32 %lz_53" [./bf16_accl.h:224]   --->   Operation 5451 'shl' 'M_214' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5452 [1/1] (0.00ns) (grouped into LUT with out node M_215)   --->   "%trunc_ln198_53 = trunc i32 %M_214" [./bf16_accl.h:198]   --->   Operation 5452 'trunc' 'trunc_ln198_53' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5453 [1/1] (0.00ns)   --->   "%trunc_ln225_26 = trunc i32 %lz_53" [./bf16_accl.h:225]   --->   Operation 5453 'trunc' 'trunc_ln225_26' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5454 [1/1] (0.85ns)   --->   "%maxe_238 = sub i16 %zext_ln217_26, i16 %trunc_ln225_26" [./bf16_accl.h:225]   --->   Operation 5454 'sub' 'maxe_238' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5455 [1/1] (0.00ns) (grouped into LUT with out node and_ln222_53)   --->   "%xor_ln220_26 = xor i1 %icmp_ln220_53, i1 1" [./bf16_accl.h:220]   --->   Operation 5455 'xor' 'xor_ln220_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5456 [1/1] (0.00ns) (grouped into LUT with out node and_ln222_53)   --->   "%and_ln222_52 = and i1 %icmp_ln222_26, i1 %xor_ln220_26" [./bf16_accl.h:222]   --->   Operation 5456 'and' 'and_ln222_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5457 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln222_53 = and i1 %and_ln222_52, i1 %icmp_ln220_52" [./bf16_accl.h:222]   --->   Operation 5457 'and' 'and_ln222_53' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5458 [1/1] (0.00ns) (grouped into LUT with out node maxe_240)   --->   "%maxe_239 = select i1 %and_ln222_53, i16 %maxe_238, i16 %zext_ln217_26" [./bf16_accl.h:222]   --->   Operation 5458 'select' 'maxe_239' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5459 [1/1] (0.00ns) (grouped into LUT with out node maxe_240)   --->   "%and_ln220_26 = and i1 %icmp_ln220_52, i1 %icmp_ln220_53" [./bf16_accl.h:220]   --->   Operation 5459 'and' 'and_ln220_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5460 [1/1] (0.35ns) (out node of the LUT)   --->   "%maxe_240 = select i1 %and_ln220_26, i16 0, i16 %maxe_239" [./bf16_accl.h:220]   --->   Operation 5460 'select' 'maxe_240' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5461 [1/1] (1.38ns) (out node of the LUT)   --->   "%M_215 = select i1 %and_ln222_53, i16 %trunc_ln198_53, i16 %trunc_ln198_52" [./bf16_accl.h:222]   --->   Operation 5461 'select' 'M_215' <Predicate = true> <Delay = 1.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5462 [1/1] (0.00ns) (grouped into LUT with out node round_up_81)   --->   "%round_up_79 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_215, i32 8" [./bf16_accl.h:230]   --->   Operation 5462 'bitselect' 'round_up_79' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5463 [1/1] (0.00ns)   --->   "%frac_keep_26 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %M_215, i32 8, i32 15" [./bf16_accl.h:230]   --->   Operation 5463 'partselect' 'frac_keep_26' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5464 [1/1] (0.00ns)   --->   "%trunc_ln231_25 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %M_215, i32 8, i32 14" [./bf16_accl.h:231]   --->   Operation 5464 'partselect' 'trunc_ln231_25' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5465 [1/1] (0.00ns)   --->   "%zext_ln231_26 = zext i8 %frac_keep_26" [./bf16_accl.h:231]   --->   Operation 5465 'zext' 'zext_ln231_26' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5466 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_26)   --->   "%tmp_170 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %sticky_53" [./bf16_accl.h:240]   --->   Operation 5466 'bitconcatenate' 'tmp_170' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5467 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_26)   --->   "%trunc_ln240_26 = trunc i16 %M_215" [./bf16_accl.h:240]   --->   Operation 5467 'trunc' 'trunc_ln240_26' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5468 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_26)   --->   "%or_ln240_82 = or i2 %trunc_ln240_26, i2 %tmp_170" [./bf16_accl.h:240]   --->   Operation 5468 'or' 'or_ln240_82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5469 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_26)   --->   "%tmp_362 = partselect i5 @_ssdm_op_PartSelect.i5.i16.i32.i32, i16 %M_215, i32 2, i32 6" [./bf16_accl.h:240]   --->   Operation 5469 'partselect' 'tmp_362' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5470 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_26)   --->   "%or_ln240_25 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %tmp_362, i2 %or_ln240_82" [./bf16_accl.h:240]   --->   Operation 5470 'bitconcatenate' 'or_ln240_25' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5471 [1/1] (0.81ns) (out node of the LUT)   --->   "%icmp_ln240_26 = icmp_ne  i7 %or_ln240_25, i7 0" [./bf16_accl.h:240]   --->   Operation 5471 'icmp' 'icmp_ln240_26' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5472 [1/1] (0.00ns) (grouped into LUT with out node round_up_81)   --->   "%round_up_80 = or i1 %icmp_ln240_26, i1 %round_up_79" [./bf16_accl.h:240]   --->   Operation 5472 'or' 'round_up_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5473 [1/1] (0.00ns) (grouped into LUT with out node round_up_81)   --->   "%tmp_363 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_215, i32 7" [./bf16_accl.h:244]   --->   Operation 5473 'bitselect' 'tmp_363' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5474 [1/1] (0.28ns) (out node of the LUT)   --->   "%round_up_81 = and i1 %round_up_80, i1 %tmp_363" [./bf16_accl.h:244]   --->   Operation 5474 'and' 'round_up_81' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5475 [1/1] (0.00ns)   --->   "%zext_ln238_26 = zext i1 %round_up_81" [./bf16_accl.h:238]   --->   Operation 5475 'zext' 'zext_ln238_26' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5476 [1/1] (0.00ns)   --->   "%zext_ln244_52 = zext i1 %round_up_81" [./bf16_accl.h:244]   --->   Operation 5476 'zext' 'zext_ln244_52' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5477 [1/1] (0.00ns)   --->   "%zext_ln244_53 = zext i1 %round_up_81" [./bf16_accl.h:244]   --->   Operation 5477 'zext' 'zext_ln244_53' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5478 [1/1] (0.76ns)   --->   "%rounded_26 = add i9 %zext_ln238_26, i9 %zext_ln231_26" [./bf16_accl.h:244]   --->   Operation 5478 'add' 'rounded_26' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5479 [1/1] (0.76ns)   --->   "%add_ln244_27 = add i8 %zext_ln244_53, i8 %frac_keep_26" [./bf16_accl.h:244]   --->   Operation 5479 'add' 'add_ln244_27' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5480 [1/1] (0.00ns)   --->   "%tmp_364 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %rounded_26, i32 8" [./bf16_accl.h:247]   --->   Operation 5480 'bitselect' 'tmp_364' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5481 [1/1] (0.85ns)   --->   "%maxe_241 = add i16 %maxe_240, i16 1" [./bf16_accl.h:247]   --->   Operation 5481 'add' 'maxe_241' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5482 [1/1] (0.35ns)   --->   "%maxe_242 = select i1 %tmp_364, i16 %maxe_241, i16 %maxe_240" [./bf16_accl.h:247]   --->   Operation 5482 'select' 'maxe_242' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5483 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_53)   --->   "%trunc_ln247_25 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %add_ln244_27, i32 1, i32 7" [./bf16_accl.h:247]   --->   Operation 5483 'partselect' 'trunc_ln247_25' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5484 [1/1] (0.77ns)   --->   "%add_ln247_52 = add i7 %zext_ln244_52, i7 %trunc_ln231_25" [./bf16_accl.h:247]   --->   Operation 5484 'add' 'add_ln247_52' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5485 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_53)   --->   "%m7_26 = select i1 %tmp_364, i7 %trunc_ln247_25, i7 %add_ln247_52" [./bf16_accl.h:247]   --->   Operation 5485 'select' 'm7_26' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5486 [1/1] (1.10ns)   --->   "%icmp_ln250_26 = icmp_ugt  i16 %maxe_242, i16 254" [./bf16_accl.h:250]   --->   Operation 5486 'icmp' 'icmp_ln250_26' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5487 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_26)   --->   "%shl_ln23_50 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i15, i1 %s_109, i15 0" [./bf16_accl.h:23]   --->   Operation 5487 'bitconcatenate' 'shl_ln23_50' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5488 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_26)   --->   "%or_ln23_52 = or i16 %shl_ln23_50, i16 32640" [./bf16_accl.h:23]   --->   Operation 5488 'or' 'or_ln23_52' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5489 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_53)   --->   "%shl_ln23_51 = shl i16 %maxe_242, i16 7" [./bf16_accl.h:23]   --->   Operation 5489 'shl' 'shl_ln23_51' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5490 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_53)   --->   "%tmp202 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i8.i7, i1 %s_109, i8 0, i7 %m7_26" [./bf16_accl.h:23]   --->   Operation 5490 'bitconcatenate' 'tmp202' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5491 [1/1] (0.36ns) (out node of the LUT)   --->   "%or_ln23_53 = or i16 %tmp202, i16 %shl_ln23_51" [./bf16_accl.h:23]   --->   Operation 5491 'or' 'or_ln23_53' <Predicate = true> <Delay = 0.36> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5492 [1/1] (0.28ns)   --->   "%or_ln142_58 = or i1 %icmp_ln134_26, i1 %or_ln142_26" [./bf16_accl.h:142]   --->   Operation 5492 'or' 'or_ln142_58' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5493 [1/1] (0.28ns)   --->   "%or_ln145_109 = or i1 %or_ln142_58, i1 %icmp_ln145_26" [./bf16_accl.h:145]   --->   Operation 5493 'or' 'or_ln145_109' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5494 [1/1] (0.00ns) (grouped into LUT with out node select_ln172_26)   --->   "%xor_ln145_26 = xor i1 %or_ln145_109, i1 1" [./bf16_accl.h:145]   --->   Operation 5494 'xor' 'xor_ln145_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5495 [1/1] (0.00ns) (grouped into LUT with out node select_ln172_26)   --->   "%and_ln172_26 = and i1 %icmp_ln172_26, i1 %xor_ln145_26" [./bf16_accl.h:172]   --->   Operation 5495 'and' 'and_ln172_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5496 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln172_26 = select i1 %and_ln172_26, i16 %select_ln174_26, i16 %or_ln23_53" [./bf16_accl.h:172]   --->   Operation 5496 'select' 'select_ln172_26' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5497 [1/1] (0.28ns)   --->   "%or_ln172_26 = or i1 %or_ln145_109, i1 %icmp_ln172_26" [./bf16_accl.h:172]   --->   Operation 5497 'or' 'or_ln172_26' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5498 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_26)   --->   "%or_ln207_26 = or i1 %or_ln172_26, i1 %icmp_ln207_26" [./bf16_accl.h:207]   --->   Operation 5498 'or' 'or_ln207_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5499 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_26)   --->   "%xor_ln207_26 = xor i1 %or_ln207_26, i1 1" [./bf16_accl.h:207]   --->   Operation 5499 'xor' 'xor_ln207_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5500 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_26)   --->   "%and_ln250_26 = and i1 %icmp_ln250_26, i1 %xor_ln207_26" [./bf16_accl.h:250]   --->   Operation 5500 'and' 'and_ln250_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5501 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln250_26 = select i1 %and_ln250_26, i16 %or_ln23_52, i16 %select_ln172_26" [./bf16_accl.h:250]   --->   Operation 5501 'select' 'select_ln250_26' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5502 [1/1] (0.00ns) (grouped into LUT with out node select_ln135_26)   --->   "%and_ln135_52 = and i1 %icmp_ln134_26, i1 %icmp_ln135_26" [./bf16_accl.h:135]   --->   Operation 5502 'and' 'and_ln135_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5503 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln135_26 = select i1 %and_ln135_52, i16 %select_ln138_26, i16 %select_ln250_26" [./bf16_accl.h:135]   --->   Operation 5503 'select' 'select_ln135_26' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5504 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_26)   --->   "%xor_ln135_26 = xor i1 %icmp_ln135_26, i1 1" [./bf16_accl.h:135]   --->   Operation 5504 'xor' 'xor_ln135_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5505 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_26)   --->   "%and_ln135_53 = and i1 %icmp_ln134_26, i1 %xor_ln135_26" [./bf16_accl.h:135]   --->   Operation 5505 'and' 'and_ln135_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5506 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_26)   --->   "%xor_ln142_26 = xor i1 %or_ln142_58, i1 1" [./bf16_accl.h:142]   --->   Operation 5506 'xor' 'xor_ln142_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5507 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_26)   --->   "%and_ln145_26 = and i1 %icmp_ln145_26, i1 %xor_ln142_26" [./bf16_accl.h:145]   --->   Operation 5507 'and' 'and_ln145_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5508 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_26)   --->   "%or_ln145_110 = or i1 %and_ln135_53, i1 %and_ln145_26" [./bf16_accl.h:145]   --->   Operation 5508 'or' 'or_ln145_110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5509 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln145_26 = select i1 %or_ln145_110, i16 %a_bits_assign_26_load, i16 %select_ln135_26" [./bf16_accl.h:145]   --->   Operation 5509 'select' 'select_ln145_26' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5510 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_26)   --->   "%xor_ln134_26 = xor i1 %icmp_ln134_26, i1 1" [./bf16_accl.h:134]   --->   Operation 5510 'xor' 'xor_ln134_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5511 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_26)   --->   "%and_ln142_26 = and i1 %or_ln142_26, i1 %xor_ln134_26" [./bf16_accl.h:142]   --->   Operation 5511 'and' 'and_ln142_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5512 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_26)   --->   "%select_ln142_26 = select i1 %and_ln142_26, i16 %e_b_26, i16 %select_ln145_26" [./bf16_accl.h:142]   --->   Operation 5512 'select' 'select_ln142_26' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5513 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_26)   --->   "%xor_ln172_26 = xor i1 %or_ln172_26, i1 1" [./bf16_accl.h:172]   --->   Operation 5513 'xor' 'xor_ln172_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5514 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_26)   --->   "%and_ln207_26 = and i1 %icmp_ln207_26, i1 %xor_ln172_26" [./bf16_accl.h:207]   --->   Operation 5514 'and' 'and_ln207_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5515 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln207_26 = select i1 %and_ln207_26, i16 0, i16 %select_ln142_26" [./bf16_accl.h:207]   --->   Operation 5515 'select' 'select_ln207_26' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5516 [1/1] (0.00ns)   --->   "%tmp_365 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_assign_27_load, i32 15" [./bf16_accl.h:127]   --->   Operation 5516 'bitselect' 'tmp_365' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5517 [1/1] (0.00ns)   --->   "%ea_27 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %a_bits_assign_27_load, i32 7, i32 14" [./bf16_accl.h:128]   --->   Operation 5517 'partselect' 'ea_27' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5518 [1/1] (0.00ns)   --->   "%zext_ln129_54 = zext i7 %ma_27" [./bf16_accl.h:129]   --->   Operation 5518 'zext' 'zext_ln129_54' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5519 [1/1] (0.84ns)   --->   "%icmp_ln134_27 = icmp_eq  i8 %ea_27, i8 255" [./bf16_accl.h:134]   --->   Operation 5519 'icmp' 'icmp_ln134_27' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5520 [1/1] (0.81ns)   --->   "%icmp_ln135_27 = icmp_eq  i7 %ma_27, i7 0" [./bf16_accl.h:135]   --->   Operation 5520 'icmp' 'icmp_ln135_27' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5521 [1/1] (0.84ns)   --->   "%icmp_ln142_27 = icmp_eq  i8 %eb_27, i8 255" [./bf16_accl.h:142]   --->   Operation 5521 'icmp' 'icmp_ln142_27' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5522 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144_27)   --->   "%trunc_ln144_26 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %a_bits_assign_27_load, i32 7, i32 13" [./bf16_accl.h:144]   --->   Operation 5522 'partselect' 'trunc_ln144_26' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5523 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144_27)   --->   "%or_ln144_57 = or i7 %trunc_ln144_26, i7 %ma_27" [./bf16_accl.h:144]   --->   Operation 5523 'or' 'or_ln144_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5524 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144_27)   --->   "%tmp_367 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_assign_27_load, i32 14" [./bf16_accl.h:144]   --->   Operation 5524 'bitselect' 'tmp_367' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5525 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144_27)   --->   "%or_ln144_26 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_367, i7 %or_ln144_57" [./bf16_accl.h:144]   --->   Operation 5525 'bitconcatenate' 'or_ln144_26' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5526 [1/1] (0.84ns) (out node of the LUT)   --->   "%icmp_ln144_27 = icmp_eq  i8 %or_ln144_26, i8 0" [./bf16_accl.h:144]   --->   Operation 5526 'icmp' 'icmp_ln144_27' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5527 [1/1] (0.28ns)   --->   "%or_ln142_27 = or i1 %icmp_ln142_27, i1 %icmp_ln144_27" [./bf16_accl.h:142]   --->   Operation 5527 'or' 'or_ln142_27' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5528 [1/1] (0.00ns) (grouped into LUT with out node select_ln138_27)   --->   "%xor_ln138_27 = xor i1 %tmp_365, i1 %tmp_366" [./bf16_accl.h:138]   --->   Operation 5528 'xor' 'xor_ln138_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5529 [1/1] (0.00ns) (grouped into LUT with out node select_ln138_27)   --->   "%and_ln138_54 = and i1 %icmp_ln138_27, i1 %xor_ln138_27" [./bf16_accl.h:138]   --->   Operation 5529 'and' 'and_ln138_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5530 [1/1] (0.00ns) (grouped into LUT with out node select_ln138_27)   --->   "%and_ln138_55 = and i1 %and_ln138_54, i1 %icmp_ln142_27" [./bf16_accl.h:138]   --->   Operation 5530 'and' 'and_ln138_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5531 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln138_27 = select i1 %and_ln138_55, i16 32641, i16 %a_bits_assign_27_load" [./bf16_accl.h:138]   --->   Operation 5531 'select' 'select_ln138_27' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5532 [1/1] (0.84ns)   --->   "%icmp_ln158_54 = icmp_ne  i8 %ea_27, i8 0" [./bf16_accl.h:158]   --->   Operation 5532 'icmp' 'icmp_ln158_54' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5533 [1/1] (0.00ns)   --->   "%or_ln158_53 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %ma_27" [./bf16_accl.h:158]   --->   Operation 5533 'bitconcatenate' 'or_ln158_53' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5534 [1/1] (0.39ns)   --->   "%select_ln158_54 = select i1 %icmp_ln158_54, i8 %or_ln158_53, i8 %zext_ln129_54" [./bf16_accl.h:158]   --->   Operation 5534 'select' 'select_ln158_54' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5535 [1/1] (0.00ns)   --->   "%A_54 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln158_54, i8 0" [./bf16_accl.h:159]   --->   Operation 5535 'bitconcatenate' 'A_54' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5536 [1/1] (0.00ns)   --->   "%B_54 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln158_55, i8 0" [./bf16_accl.h:159]   --->   Operation 5536 'bitconcatenate' 'B_54' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5537 [1/1] (0.84ns)   --->   "%icmp_ln162_27 = icmp_eq  i8 %ea_27, i8 0" [./bf16_accl.h:162]   --->   Operation 5537 'icmp' 'icmp_ln162_27' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5538 [1/1] (0.39ns)   --->   "%ea1_27 = select i1 %icmp_ln162_27, i8 1, i8 %ea_27" [./bf16_accl.h:162]   --->   Operation 5538 'select' 'ea1_27' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5539 [1/1] (0.84ns)   --->   "%icmp_ln166_27 = icmp_ult  i8 %ea1_27, i8 %eb1_27" [./bf16_accl.h:166]   --->   Operation 5539 'icmp' 'icmp_ln166_27' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5540 [1/1] (0.28ns)   --->   "%xor_ln166_27 = xor i1 %icmp_ln166_27, i1 1" [./bf16_accl.h:166]   --->   Operation 5540 'xor' 'xor_ln166_27' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5541 [1/1] (0.00ns) (grouped into LUT with out node maxe_244)   --->   "%maxe_243 = select i1 %xor_ln166_27, i8 %ea_27, i8 %eb_27" [./bf16_accl.h:166]   --->   Operation 5541 'select' 'maxe_243' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5542 [1/1] (0.00ns)   --->   "%zext_ln167_54 = zext i8 %ea1_27" [./bf16_accl.h:167]   --->   Operation 5542 'zext' 'zext_ln167_54' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5543 [1/1] (0.00ns)   --->   "%zext_ln167_55 = zext i8 %eb1_27" [./bf16_accl.h:167]   --->   Operation 5543 'zext' 'zext_ln167_55' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5544 [1/1] (0.76ns)   --->   "%sub_ln167_54 = sub i9 %zext_ln167_54, i9 %zext_ln167_55" [./bf16_accl.h:167]   --->   Operation 5544 'sub' 'sub_ln167_54' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5545 [1/1] (0.76ns)   --->   "%sub_ln167_55 = sub i9 %zext_ln167_55, i9 %zext_ln167_54" [./bf16_accl.h:167]   --->   Operation 5545 'sub' 'sub_ln167_55' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5546 [1/1] (0.39ns)   --->   "%diff_27 = select i1 %xor_ln166_27, i9 %sub_ln167_54, i9 %sub_ln167_55" [./bf16_accl.h:167]   --->   Operation 5546 'select' 'diff_27' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5547 [1/1] (0.00ns)   --->   "%sext_ln167_27 = sext i9 %diff_27" [./bf16_accl.h:167]   --->   Operation 5547 'sext' 'sext_ln167_27' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5548 [1/1] (0.88ns)   --->   "%icmp_ln172_27 = icmp_sgt  i9 %diff_27, i9 11" [./bf16_accl.h:172]   --->   Operation 5548 'icmp' 'icmp_ln172_27' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5549 [1/1] (0.00ns) (grouped into LUT with out node select_ln172_27)   --->   "%select_ln174_27 = select i1 %xor_ln166_27, i16 %a_bits_assign_27_load, i16 %e_b_27" [./bf16_accl.h:174]   --->   Operation 5549 'select' 'select_ln174_27' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5550 [1/1] (0.84ns)   --->   "%icmp_ln178_27 = icmp_ult  i8 %ea1_27, i8 %eb1_27" [./bf16_accl.h:178]   --->   Operation 5550 'icmp' 'icmp_ln178_27' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5551 [1/1] (0.39ns) (out node of the LUT)   --->   "%maxe_244 = select i1 %icmp_ln178_27, i8 %eb_27, i8 %maxe_243" [./bf16_accl.h:178]   --->   Operation 5551 'select' 'maxe_244' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5552 [1/1] (0.00ns)   --->   "%zext_ln178_81 = zext i8 %maxe_244" [./bf16_accl.h:178]   --->   Operation 5552 'zext' 'zext_ln178_81' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5553 [1/1] (0.35ns)   --->   "%B_55 = select i1 %icmp_ln178_27, i16 %A_54, i16 %B_54" [./bf16_accl.h:178]   --->   Operation 5553 'select' 'B_55' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5554 [1/1] (0.35ns)   --->   "%A_55 = select i1 %icmp_ln178_27, i16 %B_54, i16 %A_54" [./bf16_accl.h:178]   --->   Operation 5554 'select' 'A_55' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5555 [1/1] (0.00ns)   --->   "%zext_ln178_83 = zext i16 %A_55" [./bf16_accl.h:178]   --->   Operation 5555 'zext' 'zext_ln178_83' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5556 [1/1] (0.17ns)   --->   "%sb_27 = select i1 %icmp_ln178_27, i1 %tmp_365, i1 %tmp_366" [./bf16_accl.h:178]   --->   Operation 5556 'select' 'sb_27' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5557 [1/1] (0.17ns)   --->   "%sa_27 = select i1 %icmp_ln178_27, i1 %tmp_366, i1 %tmp_365" [./bf16_accl.h:178]   --->   Operation 5557 'select' 'sa_27' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5558 [1/1] (0.00ns)   --->   "%tmp_369 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %diff_27, i32 1, i32 8" [./bf16_accl.h:182]   --->   Operation 5558 'partselect' 'tmp_369' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5559 [1/1] (0.84ns)   --->   "%icmp_ln182_27 = icmp_slt  i8 %tmp_369, i8 1" [./bf16_accl.h:182]   --->   Operation 5559 'icmp' 'icmp_ln182_27' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5560 [1/1] (0.88ns)   --->   "%icmp_ln184_27 = icmp_eq  i9 %diff_27, i9 0" [./bf16_accl.h:184]   --->   Operation 5560 'icmp' 'icmp_ln184_27' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5561 [1/1] (0.00ns) (grouped into LUT with out node B_aln_83)   --->   "%lshr_ln184_26 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %B_55, i32 1, i32 15" [./bf16_accl.h:184]   --->   Operation 5561 'partselect' 'lshr_ln184_26' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5562 [1/1] (0.00ns) (grouped into LUT with out node B_aln_83)   --->   "%zext_ln184_27 = zext i15 %lshr_ln184_26" [./bf16_accl.h:184]   --->   Operation 5562 'zext' 'zext_ln184_27' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5563 [1/1] (0.00ns) (grouped into LUT with out node B_aln_83)   --->   "%B_aln_81 = select i1 %icmp_ln184_27, i16 %B_55, i16 %zext_ln184_27" [./bf16_accl.h:184]   --->   Operation 5563 'select' 'B_aln_81' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5564 [1/1] (0.00ns) (grouped into LUT with out node add_ln191_27)   --->   "%shl_ln191_27 = shl i32 1, i32 %sext_ln167_27" [./bf16_accl.h:191]   --->   Operation 5564 'shl' 'shl_ln191_27' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5565 [1/1] (0.00ns) (grouped into LUT with out node add_ln191_27)   --->   "%trunc_ln191_27 = trunc i32 %shl_ln191_27" [./bf16_accl.h:191]   --->   Operation 5565 'trunc' 'trunc_ln191_27' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5566 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln191_27 = add i16 %trunc_ln191_27, i16 65535" [./bf16_accl.h:191]   --->   Operation 5566 'add' 'add_ln191_27' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5567 [1/1] (0.00ns) (grouped into LUT with out node sticky_54)   --->   "%lost_27 = and i16 %add_ln191_27, i16 %B_55" [./bf16_accl.h:191]   --->   Operation 5567 'and' 'lost_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5568 [1/1] (1.10ns) (out node of the LUT)   --->   "%sticky_54 = icmp_ne  i16 %lost_27, i16 0" [./bf16_accl.h:192]   --->   Operation 5568 'icmp' 'sticky_54' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5569 [1/1] (0.00ns) (grouped into LUT with out node B_aln_83)   --->   "%sext_ln167_27cast = trunc i32 %sext_ln167_27" [./bf16_accl.h:193]   --->   Operation 5569 'trunc' 'sext_ln167_27cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5570 [1/1] (0.00ns) (grouped into LUT with out node B_aln_83)   --->   "%B_aln_82 = lshr i16 %B_55, i16 %sext_ln167_27cast" [./bf16_accl.h:193]   --->   Operation 5570 'lshr' 'B_aln_82' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5571 [1/1] (0.90ns) (out node of the LUT)   --->   "%B_aln_83 = select i1 %icmp_ln182_27, i16 %B_aln_81, i16 %B_aln_82" [./bf16_accl.h:182]   --->   Operation 5571 'select' 'B_aln_83' <Predicate = true> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5572 [1/1] (0.00ns)   --->   "%zext_ln181_27 = zext i16 %B_aln_83" [./bf16_accl.h:181]   --->   Operation 5572 'zext' 'zext_ln181_27' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5573 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_27)   --->   "%xor_ln182_27 = xor i1 %icmp_ln182_27, i1 1" [./bf16_accl.h:182]   --->   Operation 5573 'xor' 'xor_ln182_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5574 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_27)   --->   "%sticky_55 = and i1 %sticky_54, i1 %xor_ln182_27" [./bf16_accl.h:182]   --->   Operation 5574 'and' 'sticky_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5575 [1/1] (0.28ns)   --->   "%xor_ln200_27 = xor i1 %sa_27, i1 %sb_27" [./bf16_accl.h:200]   --->   Operation 5575 'xor' 'xor_ln200_27' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5576 [1/1] (0.85ns)   --->   "%M_216 = add i17 %zext_ln181_27, i17 %zext_ln178_83" [./bf16_accl.h:201]   --->   Operation 5576 'add' 'M_216' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5577 [1/1] (0.00ns) (grouped into LUT with out node M_220)   --->   "%zext_ln198_54 = zext i17 %M_216" [./bf16_accl.h:198]   --->   Operation 5577 'zext' 'zext_ln198_54' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5578 [1/1] (1.10ns)   --->   "%icmp_ln203_27 = icmp_ult  i16 %A_55, i16 %B_aln_83" [./bf16_accl.h:203]   --->   Operation 5578 'icmp' 'icmp_ln203_27' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5579 [1/1] (0.28ns)   --->   "%xor_ln203_27 = xor i1 %icmp_ln203_27, i1 1" [./bf16_accl.h:203]   --->   Operation 5579 'xor' 'xor_ln203_27' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5580 [1/1] (0.85ns)   --->   "%M_217 = sub i17 %zext_ln178_83, i17 %zext_ln181_27" [./bf16_accl.h:203]   --->   Operation 5580 'sub' 'M_217' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5581 [1/1] (0.85ns)   --->   "%M_218 = sub i17 %zext_ln181_27, i17 %zext_ln178_83" [./bf16_accl.h:204]   --->   Operation 5581 'sub' 'M_218' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5582 [1/1] (0.00ns) (grouped into LUT with out node M_220)   --->   "%M_219 = select i1 %xor_ln203_27, i17 %M_217, i17 %M_218" [./bf16_accl.h:203]   --->   Operation 5582 'select' 'M_219' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5583 [1/1] (0.00ns) (grouped into LUT with out node M_220)   --->   "%sext_ln203_27 = sext i17 %M_219" [./bf16_accl.h:203]   --->   Operation 5583 'sext' 'sext_ln203_27' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5584 [1/1] (0.00ns) (grouped into LUT with out node s_113)   --->   "%s_112 = select i1 %xor_ln203_27, i1 %sa_27, i1 %sb_27" [./bf16_accl.h:203]   --->   Operation 5584 'select' 's_112' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5585 [1/1] (0.35ns) (out node of the LUT)   --->   "%M_220 = select i1 %xor_ln200_27, i18 %sext_ln203_27, i18 %zext_ln198_54" [./bf16_accl.h:200]   --->   Operation 5585 'select' 'M_220' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5586 [1/1] (0.17ns) (out node of the LUT)   --->   "%s_113 = select i1 %xor_ln200_27, i1 %s_112, i1 %sb_27" [./bf16_accl.h:200]   --->   Operation 5586 'select' 's_113' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5587 [1/1] (1.08ns)   --->   "%icmp_ln207_27 = icmp_eq  i18 %M_220, i18 0" [./bf16_accl.h:207]   --->   Operation 5587 'icmp' 'icmp_ln207_27' <Predicate = true> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5588 [1/1] (0.00ns)   --->   "%tmp_370 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %M_220, i32 16, i32 17" [./bf16_accl.h:217]   --->   Operation 5588 'partselect' 'tmp_370' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5589 [1/1] (0.44ns)   --->   "%icmp_ln217_27 = icmp_ne  i2 %tmp_370, i2 0" [./bf16_accl.h:217]   --->   Operation 5589 'icmp' 'icmp_ln217_27' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5590 [1/1] (0.00ns)   --->   "%trunc_ln217_26 = partselect i17 @_ssdm_op_PartSelect.i17.i18.i32.i32, i18 %M_220, i32 1, i32 17" [./bf16_accl.h:217]   --->   Operation 5590 'partselect' 'trunc_ln217_26' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5591 [1/1] (0.00ns)   --->   "%sext_ln217_27 = sext i17 %trunc_ln217_26" [./bf16_accl.h:217]   --->   Operation 5591 'sext' 'sext_ln217_27' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5592 [1/1] (0.76ns)   --->   "%maxe_245 = add i9 %zext_ln178_81, i9 1" [./bf16_accl.h:217]   --->   Operation 5592 'add' 'maxe_245' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5593 [1/1] (0.39ns)   --->   "%maxe_246 = select i1 %icmp_ln217_27, i9 %maxe_245, i9 %zext_ln178_81" [./bf16_accl.h:217]   --->   Operation 5593 'select' 'maxe_246' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5594 [1/1] (0.00ns)   --->   "%zext_ln217_27 = zext i9 %maxe_246" [./bf16_accl.h:217]   --->   Operation 5594 'zext' 'zext_ln217_27' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5595 [1/1] (0.36ns)   --->   "%M_221 = select i1 %icmp_ln217_27, i18 %sext_ln217_27, i18 %M_220" [./bf16_accl.h:217]   --->   Operation 5595 'select' 'M_221' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5596 [1/1] (0.00ns)   --->   "%sext_ln198_27 = sext i18 %M_221" [./bf16_accl.h:198]   --->   Operation 5596 'sext' 'sext_ln198_27' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5597 [1/1] (0.00ns)   --->   "%zext_ln198_55 = zext i31 %sext_ln198_27" [./bf16_accl.h:198]   --->   Operation 5597 'zext' 'zext_ln198_55' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5598 [1/1] (0.00ns) (grouped into LUT with out node M_223)   --->   "%trunc_ln198_54 = trunc i18 %M_221" [./bf16_accl.h:198]   --->   Operation 5598 'trunc' 'trunc_ln198_54' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5599 [1/1] (0.00ns)   --->   "%tmp_371 = partselect i3 @_ssdm_op_PartSelect.i3.i18.i32.i32, i18 %M_221, i32 15, i32 17" [./bf16_accl.h:220]   --->   Operation 5599 'partselect' 'tmp_371' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5600 [1/1] (0.58ns)   --->   "%icmp_ln220_54 = icmp_eq  i3 %tmp_371, i3 0" [./bf16_accl.h:220]   --->   Operation 5600 'icmp' 'icmp_ln220_54' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5601 [1/1] (0.88ns)   --->   "%icmp_ln220_55 = icmp_eq  i9 %maxe_246, i9 0" [./bf16_accl.h:220]   --->   Operation 5601 'icmp' 'icmp_ln220_55' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5602 [1/1] (0.00ns)   --->   "%tmp_88 = ctlz i32 @llvm.ctlz.i32, i32 %zext_ln198_55, i1 1" [./bf16_accl.h:20]   --->   Operation 5602 'ctlz' 'tmp_88' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5603 [1/1] (1.01ns)   --->   "%lz_54 = add i32 %tmp_88, i32 4294967280" [./bf16_accl.h:221]   --->   Operation 5603 'add' 'lz_54' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5604 [1/1] (0.99ns)   --->   "%icmp_ln222_27 = icmp_sgt  i32 %lz_54, i32 0" [./bf16_accl.h:222]   --->   Operation 5604 'icmp' 'icmp_ln222_27' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5605 [1/1] (0.00ns)   --->   "%zext_ln223_27 = zext i9 %maxe_246" [./bf16_accl.h:223]   --->   Operation 5605 'zext' 'zext_ln223_27' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5606 [1/1] (0.99ns)   --->   "%icmp_ln223_27 = icmp_slt  i32 %lz_54, i32 %zext_ln223_27" [./bf16_accl.h:223]   --->   Operation 5606 'icmp' 'icmp_ln223_27' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5607 [1/1] (0.00ns) (grouped into LUT with out node lz_55)   --->   "%xor_ln223_27 = xor i1 %icmp_ln223_27, i1 1" [./bf16_accl.h:223]   --->   Operation 5607 'xor' 'xor_ln223_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5608 [1/1] (0.44ns) (out node of the LUT)   --->   "%lz_55 = select i1 %xor_ln223_27, i32 %zext_ln223_27, i32 %lz_54" [./bf16_accl.h:223]   --->   Operation 5608 'select' 'lz_55' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5609 [1/1] (0.00ns) (grouped into LUT with out node M_223)   --->   "%M_222 = shl i32 %zext_ln198_55, i32 %lz_55" [./bf16_accl.h:224]   --->   Operation 5609 'shl' 'M_222' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5610 [1/1] (0.00ns) (grouped into LUT with out node M_223)   --->   "%trunc_ln198_55 = trunc i32 %M_222" [./bf16_accl.h:198]   --->   Operation 5610 'trunc' 'trunc_ln198_55' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5611 [1/1] (0.00ns)   --->   "%trunc_ln225_27 = trunc i32 %lz_55" [./bf16_accl.h:225]   --->   Operation 5611 'trunc' 'trunc_ln225_27' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5612 [1/1] (0.85ns)   --->   "%maxe_247 = sub i16 %zext_ln217_27, i16 %trunc_ln225_27" [./bf16_accl.h:225]   --->   Operation 5612 'sub' 'maxe_247' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5613 [1/1] (0.00ns) (grouped into LUT with out node and_ln222_55)   --->   "%xor_ln220_27 = xor i1 %icmp_ln220_55, i1 1" [./bf16_accl.h:220]   --->   Operation 5613 'xor' 'xor_ln220_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5614 [1/1] (0.00ns) (grouped into LUT with out node and_ln222_55)   --->   "%and_ln222_54 = and i1 %icmp_ln222_27, i1 %xor_ln220_27" [./bf16_accl.h:222]   --->   Operation 5614 'and' 'and_ln222_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5615 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln222_55 = and i1 %and_ln222_54, i1 %icmp_ln220_54" [./bf16_accl.h:222]   --->   Operation 5615 'and' 'and_ln222_55' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5616 [1/1] (0.00ns) (grouped into LUT with out node maxe_249)   --->   "%maxe_248 = select i1 %and_ln222_55, i16 %maxe_247, i16 %zext_ln217_27" [./bf16_accl.h:222]   --->   Operation 5616 'select' 'maxe_248' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5617 [1/1] (0.00ns) (grouped into LUT with out node maxe_249)   --->   "%and_ln220_27 = and i1 %icmp_ln220_54, i1 %icmp_ln220_55" [./bf16_accl.h:220]   --->   Operation 5617 'and' 'and_ln220_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5618 [1/1] (0.35ns) (out node of the LUT)   --->   "%maxe_249 = select i1 %and_ln220_27, i16 0, i16 %maxe_248" [./bf16_accl.h:220]   --->   Operation 5618 'select' 'maxe_249' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5619 [1/1] (1.38ns) (out node of the LUT)   --->   "%M_223 = select i1 %and_ln222_55, i16 %trunc_ln198_55, i16 %trunc_ln198_54" [./bf16_accl.h:222]   --->   Operation 5619 'select' 'M_223' <Predicate = true> <Delay = 1.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5620 [1/1] (0.00ns) (grouped into LUT with out node round_up_84)   --->   "%round_up_82 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_223, i32 8" [./bf16_accl.h:230]   --->   Operation 5620 'bitselect' 'round_up_82' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5621 [1/1] (0.00ns)   --->   "%frac_keep_27 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %M_223, i32 8, i32 15" [./bf16_accl.h:230]   --->   Operation 5621 'partselect' 'frac_keep_27' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5622 [1/1] (0.00ns)   --->   "%trunc_ln231_26 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %M_223, i32 8, i32 14" [./bf16_accl.h:231]   --->   Operation 5622 'partselect' 'trunc_ln231_26' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5623 [1/1] (0.00ns)   --->   "%zext_ln231_27 = zext i8 %frac_keep_27" [./bf16_accl.h:231]   --->   Operation 5623 'zext' 'zext_ln231_27' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5624 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_27)   --->   "%tmp_174 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %sticky_55" [./bf16_accl.h:240]   --->   Operation 5624 'bitconcatenate' 'tmp_174' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5625 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_27)   --->   "%trunc_ln240_27 = trunc i16 %M_223" [./bf16_accl.h:240]   --->   Operation 5625 'trunc' 'trunc_ln240_27' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5626 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_27)   --->   "%or_ln240_84 = or i2 %trunc_ln240_27, i2 %tmp_174" [./bf16_accl.h:240]   --->   Operation 5626 'or' 'or_ln240_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5627 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_27)   --->   "%tmp_373 = partselect i5 @_ssdm_op_PartSelect.i5.i16.i32.i32, i16 %M_223, i32 2, i32 6" [./bf16_accl.h:240]   --->   Operation 5627 'partselect' 'tmp_373' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5628 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_27)   --->   "%or_ln240_26 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %tmp_373, i2 %or_ln240_84" [./bf16_accl.h:240]   --->   Operation 5628 'bitconcatenate' 'or_ln240_26' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5629 [1/1] (0.81ns) (out node of the LUT)   --->   "%icmp_ln240_27 = icmp_ne  i7 %or_ln240_26, i7 0" [./bf16_accl.h:240]   --->   Operation 5629 'icmp' 'icmp_ln240_27' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5630 [1/1] (0.00ns) (grouped into LUT with out node round_up_84)   --->   "%round_up_83 = or i1 %icmp_ln240_27, i1 %round_up_82" [./bf16_accl.h:240]   --->   Operation 5630 'or' 'round_up_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5631 [1/1] (0.00ns) (grouped into LUT with out node round_up_84)   --->   "%tmp_374 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_223, i32 7" [./bf16_accl.h:244]   --->   Operation 5631 'bitselect' 'tmp_374' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5632 [1/1] (0.28ns) (out node of the LUT)   --->   "%round_up_84 = and i1 %round_up_83, i1 %tmp_374" [./bf16_accl.h:244]   --->   Operation 5632 'and' 'round_up_84' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5633 [1/1] (0.00ns)   --->   "%zext_ln238_27 = zext i1 %round_up_84" [./bf16_accl.h:238]   --->   Operation 5633 'zext' 'zext_ln238_27' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5634 [1/1] (0.00ns)   --->   "%zext_ln244_54 = zext i1 %round_up_84" [./bf16_accl.h:244]   --->   Operation 5634 'zext' 'zext_ln244_54' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5635 [1/1] (0.00ns)   --->   "%zext_ln244_55 = zext i1 %round_up_84" [./bf16_accl.h:244]   --->   Operation 5635 'zext' 'zext_ln244_55' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5636 [1/1] (0.76ns)   --->   "%rounded_27 = add i9 %zext_ln238_27, i9 %zext_ln231_27" [./bf16_accl.h:244]   --->   Operation 5636 'add' 'rounded_27' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5637 [1/1] (0.76ns)   --->   "%add_ln244_28 = add i8 %zext_ln244_55, i8 %frac_keep_27" [./bf16_accl.h:244]   --->   Operation 5637 'add' 'add_ln244_28' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5638 [1/1] (0.00ns)   --->   "%tmp_375 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %rounded_27, i32 8" [./bf16_accl.h:247]   --->   Operation 5638 'bitselect' 'tmp_375' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5639 [1/1] (0.85ns)   --->   "%maxe_250 = add i16 %maxe_249, i16 1" [./bf16_accl.h:247]   --->   Operation 5639 'add' 'maxe_250' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5640 [1/1] (0.35ns)   --->   "%maxe_251 = select i1 %tmp_375, i16 %maxe_250, i16 %maxe_249" [./bf16_accl.h:247]   --->   Operation 5640 'select' 'maxe_251' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5641 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_55)   --->   "%trunc_ln247_26 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %add_ln244_28, i32 1, i32 7" [./bf16_accl.h:247]   --->   Operation 5641 'partselect' 'trunc_ln247_26' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5642 [1/1] (0.77ns)   --->   "%add_ln247_54 = add i7 %zext_ln244_54, i7 %trunc_ln231_26" [./bf16_accl.h:247]   --->   Operation 5642 'add' 'add_ln247_54' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5643 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_55)   --->   "%m7_27 = select i1 %tmp_375, i7 %trunc_ln247_26, i7 %add_ln247_54" [./bf16_accl.h:247]   --->   Operation 5643 'select' 'm7_27' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5644 [1/1] (1.10ns)   --->   "%icmp_ln250_27 = icmp_ugt  i16 %maxe_251, i16 254" [./bf16_accl.h:250]   --->   Operation 5644 'icmp' 'icmp_ln250_27' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5645 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_27)   --->   "%shl_ln23_52 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i15, i1 %s_113, i15 0" [./bf16_accl.h:23]   --->   Operation 5645 'bitconcatenate' 'shl_ln23_52' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5646 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_27)   --->   "%or_ln23_54 = or i16 %shl_ln23_52, i16 32640" [./bf16_accl.h:23]   --->   Operation 5646 'or' 'or_ln23_54' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5647 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_55)   --->   "%shl_ln23_53 = shl i16 %maxe_251, i16 7" [./bf16_accl.h:23]   --->   Operation 5647 'shl' 'shl_ln23_53' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5648 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_55)   --->   "%tmp207 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i8.i7, i1 %s_113, i8 0, i7 %m7_27" [./bf16_accl.h:23]   --->   Operation 5648 'bitconcatenate' 'tmp207' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5649 [1/1] (0.36ns) (out node of the LUT)   --->   "%or_ln23_55 = or i16 %tmp207, i16 %shl_ln23_53" [./bf16_accl.h:23]   --->   Operation 5649 'or' 'or_ln23_55' <Predicate = true> <Delay = 0.36> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5650 [1/1] (0.28ns)   --->   "%or_ln142_59 = or i1 %icmp_ln134_27, i1 %or_ln142_27" [./bf16_accl.h:142]   --->   Operation 5650 'or' 'or_ln142_59' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5651 [1/1] (0.28ns)   --->   "%or_ln145_112 = or i1 %or_ln142_59, i1 %icmp_ln145_27" [./bf16_accl.h:145]   --->   Operation 5651 'or' 'or_ln145_112' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5652 [1/1] (0.00ns) (grouped into LUT with out node select_ln172_27)   --->   "%xor_ln145_27 = xor i1 %or_ln145_112, i1 1" [./bf16_accl.h:145]   --->   Operation 5652 'xor' 'xor_ln145_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5653 [1/1] (0.00ns) (grouped into LUT with out node select_ln172_27)   --->   "%and_ln172_27 = and i1 %icmp_ln172_27, i1 %xor_ln145_27" [./bf16_accl.h:172]   --->   Operation 5653 'and' 'and_ln172_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5654 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln172_27 = select i1 %and_ln172_27, i16 %select_ln174_27, i16 %or_ln23_55" [./bf16_accl.h:172]   --->   Operation 5654 'select' 'select_ln172_27' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5655 [1/1] (0.28ns)   --->   "%or_ln172_27 = or i1 %or_ln145_112, i1 %icmp_ln172_27" [./bf16_accl.h:172]   --->   Operation 5655 'or' 'or_ln172_27' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5656 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_27)   --->   "%or_ln207_27 = or i1 %or_ln172_27, i1 %icmp_ln207_27" [./bf16_accl.h:207]   --->   Operation 5656 'or' 'or_ln207_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5657 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_27)   --->   "%xor_ln207_27 = xor i1 %or_ln207_27, i1 1" [./bf16_accl.h:207]   --->   Operation 5657 'xor' 'xor_ln207_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5658 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_27)   --->   "%and_ln250_27 = and i1 %icmp_ln250_27, i1 %xor_ln207_27" [./bf16_accl.h:250]   --->   Operation 5658 'and' 'and_ln250_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5659 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln250_27 = select i1 %and_ln250_27, i16 %or_ln23_54, i16 %select_ln172_27" [./bf16_accl.h:250]   --->   Operation 5659 'select' 'select_ln250_27' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5660 [1/1] (0.00ns) (grouped into LUT with out node select_ln135_27)   --->   "%and_ln135_54 = and i1 %icmp_ln134_27, i1 %icmp_ln135_27" [./bf16_accl.h:135]   --->   Operation 5660 'and' 'and_ln135_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5661 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln135_27 = select i1 %and_ln135_54, i16 %select_ln138_27, i16 %select_ln250_27" [./bf16_accl.h:135]   --->   Operation 5661 'select' 'select_ln135_27' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5662 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_27)   --->   "%xor_ln135_27 = xor i1 %icmp_ln135_27, i1 1" [./bf16_accl.h:135]   --->   Operation 5662 'xor' 'xor_ln135_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5663 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_27)   --->   "%and_ln135_55 = and i1 %icmp_ln134_27, i1 %xor_ln135_27" [./bf16_accl.h:135]   --->   Operation 5663 'and' 'and_ln135_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5664 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_27)   --->   "%xor_ln142_27 = xor i1 %or_ln142_59, i1 1" [./bf16_accl.h:142]   --->   Operation 5664 'xor' 'xor_ln142_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5665 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_27)   --->   "%and_ln145_27 = and i1 %icmp_ln145_27, i1 %xor_ln142_27" [./bf16_accl.h:145]   --->   Operation 5665 'and' 'and_ln145_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5666 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_27)   --->   "%or_ln145_113 = or i1 %and_ln135_55, i1 %and_ln145_27" [./bf16_accl.h:145]   --->   Operation 5666 'or' 'or_ln145_113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5667 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln145_27 = select i1 %or_ln145_113, i16 %a_bits_assign_27_load, i16 %select_ln135_27" [./bf16_accl.h:145]   --->   Operation 5667 'select' 'select_ln145_27' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5668 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_27)   --->   "%xor_ln134_27 = xor i1 %icmp_ln134_27, i1 1" [./bf16_accl.h:134]   --->   Operation 5668 'xor' 'xor_ln134_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5669 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_27)   --->   "%and_ln142_27 = and i1 %or_ln142_27, i1 %xor_ln134_27" [./bf16_accl.h:142]   --->   Operation 5669 'and' 'and_ln142_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5670 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_27)   --->   "%select_ln142_27 = select i1 %and_ln142_27, i16 %e_b_27, i16 %select_ln145_27" [./bf16_accl.h:142]   --->   Operation 5670 'select' 'select_ln142_27' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5671 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_27)   --->   "%xor_ln172_27 = xor i1 %or_ln172_27, i1 1" [./bf16_accl.h:172]   --->   Operation 5671 'xor' 'xor_ln172_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5672 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_27)   --->   "%and_ln207_27 = and i1 %icmp_ln207_27, i1 %xor_ln172_27" [./bf16_accl.h:207]   --->   Operation 5672 'and' 'and_ln207_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5673 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln207_27 = select i1 %and_ln207_27, i16 0, i16 %select_ln142_27" [./bf16_accl.h:207]   --->   Operation 5673 'select' 'select_ln207_27' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5674 [1/1] (0.00ns)   --->   "%tmp_376 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_assign_28_load, i32 15" [./bf16_accl.h:127]   --->   Operation 5674 'bitselect' 'tmp_376' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5675 [1/1] (0.00ns)   --->   "%ea_28 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %a_bits_assign_28_load, i32 7, i32 14" [./bf16_accl.h:128]   --->   Operation 5675 'partselect' 'ea_28' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5676 [1/1] (0.00ns)   --->   "%zext_ln129_56 = zext i7 %ma_28" [./bf16_accl.h:129]   --->   Operation 5676 'zext' 'zext_ln129_56' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5677 [1/1] (0.84ns)   --->   "%icmp_ln134_28 = icmp_eq  i8 %ea_28, i8 255" [./bf16_accl.h:134]   --->   Operation 5677 'icmp' 'icmp_ln134_28' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5678 [1/1] (0.81ns)   --->   "%icmp_ln135_28 = icmp_eq  i7 %ma_28, i7 0" [./bf16_accl.h:135]   --->   Operation 5678 'icmp' 'icmp_ln135_28' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5679 [1/1] (0.84ns)   --->   "%icmp_ln142_28 = icmp_eq  i8 %eb_28, i8 255" [./bf16_accl.h:142]   --->   Operation 5679 'icmp' 'icmp_ln142_28' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5680 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144_28)   --->   "%trunc_ln144_27 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %a_bits_assign_28_load, i32 7, i32 13" [./bf16_accl.h:144]   --->   Operation 5680 'partselect' 'trunc_ln144_27' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5681 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144_28)   --->   "%or_ln144_58 = or i7 %trunc_ln144_27, i7 %ma_28" [./bf16_accl.h:144]   --->   Operation 5681 'or' 'or_ln144_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5682 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144_28)   --->   "%tmp_378 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_assign_28_load, i32 14" [./bf16_accl.h:144]   --->   Operation 5682 'bitselect' 'tmp_378' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5683 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144_28)   --->   "%or_ln144_27 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_378, i7 %or_ln144_58" [./bf16_accl.h:144]   --->   Operation 5683 'bitconcatenate' 'or_ln144_27' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5684 [1/1] (0.84ns) (out node of the LUT)   --->   "%icmp_ln144_28 = icmp_eq  i8 %or_ln144_27, i8 0" [./bf16_accl.h:144]   --->   Operation 5684 'icmp' 'icmp_ln144_28' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5685 [1/1] (0.28ns)   --->   "%or_ln142_28 = or i1 %icmp_ln142_28, i1 %icmp_ln144_28" [./bf16_accl.h:142]   --->   Operation 5685 'or' 'or_ln142_28' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5686 [1/1] (0.00ns) (grouped into LUT with out node select_ln138_28)   --->   "%xor_ln138_28 = xor i1 %tmp_376, i1 %tmp_377" [./bf16_accl.h:138]   --->   Operation 5686 'xor' 'xor_ln138_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5687 [1/1] (0.00ns) (grouped into LUT with out node select_ln138_28)   --->   "%and_ln138_56 = and i1 %icmp_ln138_28, i1 %xor_ln138_28" [./bf16_accl.h:138]   --->   Operation 5687 'and' 'and_ln138_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5688 [1/1] (0.00ns) (grouped into LUT with out node select_ln138_28)   --->   "%and_ln138_57 = and i1 %and_ln138_56, i1 %icmp_ln142_28" [./bf16_accl.h:138]   --->   Operation 5688 'and' 'and_ln138_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5689 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln138_28 = select i1 %and_ln138_57, i16 32641, i16 %a_bits_assign_28_load" [./bf16_accl.h:138]   --->   Operation 5689 'select' 'select_ln138_28' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5690 [1/1] (0.84ns)   --->   "%icmp_ln158_56 = icmp_ne  i8 %ea_28, i8 0" [./bf16_accl.h:158]   --->   Operation 5690 'icmp' 'icmp_ln158_56' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5691 [1/1] (0.00ns)   --->   "%or_ln158_55 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %ma_28" [./bf16_accl.h:158]   --->   Operation 5691 'bitconcatenate' 'or_ln158_55' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5692 [1/1] (0.39ns)   --->   "%select_ln158_56 = select i1 %icmp_ln158_56, i8 %or_ln158_55, i8 %zext_ln129_56" [./bf16_accl.h:158]   --->   Operation 5692 'select' 'select_ln158_56' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5693 [1/1] (0.00ns)   --->   "%A_56 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln158_56, i8 0" [./bf16_accl.h:159]   --->   Operation 5693 'bitconcatenate' 'A_56' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5694 [1/1] (0.00ns)   --->   "%B_56 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln158_57, i8 0" [./bf16_accl.h:159]   --->   Operation 5694 'bitconcatenate' 'B_56' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5695 [1/1] (0.84ns)   --->   "%icmp_ln162_28 = icmp_eq  i8 %ea_28, i8 0" [./bf16_accl.h:162]   --->   Operation 5695 'icmp' 'icmp_ln162_28' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5696 [1/1] (0.39ns)   --->   "%ea1_28 = select i1 %icmp_ln162_28, i8 1, i8 %ea_28" [./bf16_accl.h:162]   --->   Operation 5696 'select' 'ea1_28' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5697 [1/1] (0.84ns)   --->   "%icmp_ln166_28 = icmp_ult  i8 %ea1_28, i8 %eb1_28" [./bf16_accl.h:166]   --->   Operation 5697 'icmp' 'icmp_ln166_28' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5698 [1/1] (0.28ns)   --->   "%xor_ln166_28 = xor i1 %icmp_ln166_28, i1 1" [./bf16_accl.h:166]   --->   Operation 5698 'xor' 'xor_ln166_28' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5699 [1/1] (0.00ns) (grouped into LUT with out node maxe_253)   --->   "%maxe_252 = select i1 %xor_ln166_28, i8 %ea_28, i8 %eb_28" [./bf16_accl.h:166]   --->   Operation 5699 'select' 'maxe_252' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5700 [1/1] (0.00ns)   --->   "%zext_ln167_56 = zext i8 %ea1_28" [./bf16_accl.h:167]   --->   Operation 5700 'zext' 'zext_ln167_56' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5701 [1/1] (0.00ns)   --->   "%zext_ln167_57 = zext i8 %eb1_28" [./bf16_accl.h:167]   --->   Operation 5701 'zext' 'zext_ln167_57' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5702 [1/1] (0.76ns)   --->   "%sub_ln167_56 = sub i9 %zext_ln167_56, i9 %zext_ln167_57" [./bf16_accl.h:167]   --->   Operation 5702 'sub' 'sub_ln167_56' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5703 [1/1] (0.76ns)   --->   "%sub_ln167_57 = sub i9 %zext_ln167_57, i9 %zext_ln167_56" [./bf16_accl.h:167]   --->   Operation 5703 'sub' 'sub_ln167_57' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5704 [1/1] (0.39ns)   --->   "%diff_28 = select i1 %xor_ln166_28, i9 %sub_ln167_56, i9 %sub_ln167_57" [./bf16_accl.h:167]   --->   Operation 5704 'select' 'diff_28' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5705 [1/1] (0.00ns)   --->   "%sext_ln167_28 = sext i9 %diff_28" [./bf16_accl.h:167]   --->   Operation 5705 'sext' 'sext_ln167_28' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5706 [1/1] (0.88ns)   --->   "%icmp_ln172_28 = icmp_sgt  i9 %diff_28, i9 11" [./bf16_accl.h:172]   --->   Operation 5706 'icmp' 'icmp_ln172_28' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5707 [1/1] (0.00ns) (grouped into LUT with out node select_ln172_28)   --->   "%select_ln174_28 = select i1 %xor_ln166_28, i16 %a_bits_assign_28_load, i16 %e_b_28" [./bf16_accl.h:174]   --->   Operation 5707 'select' 'select_ln174_28' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5708 [1/1] (0.84ns)   --->   "%icmp_ln178_28 = icmp_ult  i8 %ea1_28, i8 %eb1_28" [./bf16_accl.h:178]   --->   Operation 5708 'icmp' 'icmp_ln178_28' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5709 [1/1] (0.39ns) (out node of the LUT)   --->   "%maxe_253 = select i1 %icmp_ln178_28, i8 %eb_28, i8 %maxe_252" [./bf16_accl.h:178]   --->   Operation 5709 'select' 'maxe_253' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5710 [1/1] (0.00ns)   --->   "%zext_ln178_84 = zext i8 %maxe_253" [./bf16_accl.h:178]   --->   Operation 5710 'zext' 'zext_ln178_84' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5711 [1/1] (0.35ns)   --->   "%B_57 = select i1 %icmp_ln178_28, i16 %A_56, i16 %B_56" [./bf16_accl.h:178]   --->   Operation 5711 'select' 'B_57' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5712 [1/1] (0.35ns)   --->   "%A_57 = select i1 %icmp_ln178_28, i16 %B_56, i16 %A_56" [./bf16_accl.h:178]   --->   Operation 5712 'select' 'A_57' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5713 [1/1] (0.00ns)   --->   "%zext_ln178_86 = zext i16 %A_57" [./bf16_accl.h:178]   --->   Operation 5713 'zext' 'zext_ln178_86' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5714 [1/1] (0.17ns)   --->   "%sb_28 = select i1 %icmp_ln178_28, i1 %tmp_376, i1 %tmp_377" [./bf16_accl.h:178]   --->   Operation 5714 'select' 'sb_28' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5715 [1/1] (0.17ns)   --->   "%sa_28 = select i1 %icmp_ln178_28, i1 %tmp_377, i1 %tmp_376" [./bf16_accl.h:178]   --->   Operation 5715 'select' 'sa_28' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5716 [1/1] (0.00ns)   --->   "%tmp_380 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %diff_28, i32 1, i32 8" [./bf16_accl.h:182]   --->   Operation 5716 'partselect' 'tmp_380' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5717 [1/1] (0.84ns)   --->   "%icmp_ln182_28 = icmp_slt  i8 %tmp_380, i8 1" [./bf16_accl.h:182]   --->   Operation 5717 'icmp' 'icmp_ln182_28' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5718 [1/1] (0.88ns)   --->   "%icmp_ln184_28 = icmp_eq  i9 %diff_28, i9 0" [./bf16_accl.h:184]   --->   Operation 5718 'icmp' 'icmp_ln184_28' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5719 [1/1] (0.00ns) (grouped into LUT with out node B_aln_86)   --->   "%lshr_ln184_27 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %B_57, i32 1, i32 15" [./bf16_accl.h:184]   --->   Operation 5719 'partselect' 'lshr_ln184_27' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5720 [1/1] (0.00ns) (grouped into LUT with out node B_aln_86)   --->   "%zext_ln184_28 = zext i15 %lshr_ln184_27" [./bf16_accl.h:184]   --->   Operation 5720 'zext' 'zext_ln184_28' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5721 [1/1] (0.00ns) (grouped into LUT with out node B_aln_86)   --->   "%B_aln_84 = select i1 %icmp_ln184_28, i16 %B_57, i16 %zext_ln184_28" [./bf16_accl.h:184]   --->   Operation 5721 'select' 'B_aln_84' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5722 [1/1] (0.00ns) (grouped into LUT with out node add_ln191_28)   --->   "%shl_ln191_28 = shl i32 1, i32 %sext_ln167_28" [./bf16_accl.h:191]   --->   Operation 5722 'shl' 'shl_ln191_28' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5723 [1/1] (0.00ns) (grouped into LUT with out node add_ln191_28)   --->   "%trunc_ln191_28 = trunc i32 %shl_ln191_28" [./bf16_accl.h:191]   --->   Operation 5723 'trunc' 'trunc_ln191_28' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5724 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln191_28 = add i16 %trunc_ln191_28, i16 65535" [./bf16_accl.h:191]   --->   Operation 5724 'add' 'add_ln191_28' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5725 [1/1] (0.00ns) (grouped into LUT with out node sticky_56)   --->   "%lost_28 = and i16 %add_ln191_28, i16 %B_57" [./bf16_accl.h:191]   --->   Operation 5725 'and' 'lost_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5726 [1/1] (1.10ns) (out node of the LUT)   --->   "%sticky_56 = icmp_ne  i16 %lost_28, i16 0" [./bf16_accl.h:192]   --->   Operation 5726 'icmp' 'sticky_56' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5727 [1/1] (0.00ns) (grouped into LUT with out node B_aln_86)   --->   "%sext_ln167_28cast = trunc i32 %sext_ln167_28" [./bf16_accl.h:193]   --->   Operation 5727 'trunc' 'sext_ln167_28cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5728 [1/1] (0.00ns) (grouped into LUT with out node B_aln_86)   --->   "%B_aln_85 = lshr i16 %B_57, i16 %sext_ln167_28cast" [./bf16_accl.h:193]   --->   Operation 5728 'lshr' 'B_aln_85' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5729 [1/1] (0.90ns) (out node of the LUT)   --->   "%B_aln_86 = select i1 %icmp_ln182_28, i16 %B_aln_84, i16 %B_aln_85" [./bf16_accl.h:182]   --->   Operation 5729 'select' 'B_aln_86' <Predicate = true> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5730 [1/1] (0.00ns)   --->   "%zext_ln181_28 = zext i16 %B_aln_86" [./bf16_accl.h:181]   --->   Operation 5730 'zext' 'zext_ln181_28' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5731 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_28)   --->   "%xor_ln182_28 = xor i1 %icmp_ln182_28, i1 1" [./bf16_accl.h:182]   --->   Operation 5731 'xor' 'xor_ln182_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5732 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_28)   --->   "%sticky_57 = and i1 %sticky_56, i1 %xor_ln182_28" [./bf16_accl.h:182]   --->   Operation 5732 'and' 'sticky_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5733 [1/1] (0.28ns)   --->   "%xor_ln200_28 = xor i1 %sa_28, i1 %sb_28" [./bf16_accl.h:200]   --->   Operation 5733 'xor' 'xor_ln200_28' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5734 [1/1] (0.85ns)   --->   "%M_224 = add i17 %zext_ln181_28, i17 %zext_ln178_86" [./bf16_accl.h:201]   --->   Operation 5734 'add' 'M_224' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5735 [1/1] (0.00ns) (grouped into LUT with out node M_228)   --->   "%zext_ln198_56 = zext i17 %M_224" [./bf16_accl.h:198]   --->   Operation 5735 'zext' 'zext_ln198_56' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5736 [1/1] (1.10ns)   --->   "%icmp_ln203_28 = icmp_ult  i16 %A_57, i16 %B_aln_86" [./bf16_accl.h:203]   --->   Operation 5736 'icmp' 'icmp_ln203_28' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5737 [1/1] (0.28ns)   --->   "%xor_ln203_28 = xor i1 %icmp_ln203_28, i1 1" [./bf16_accl.h:203]   --->   Operation 5737 'xor' 'xor_ln203_28' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5738 [1/1] (0.85ns)   --->   "%M_225 = sub i17 %zext_ln178_86, i17 %zext_ln181_28" [./bf16_accl.h:203]   --->   Operation 5738 'sub' 'M_225' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5739 [1/1] (0.85ns)   --->   "%M_226 = sub i17 %zext_ln181_28, i17 %zext_ln178_86" [./bf16_accl.h:204]   --->   Operation 5739 'sub' 'M_226' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5740 [1/1] (0.00ns) (grouped into LUT with out node M_228)   --->   "%M_227 = select i1 %xor_ln203_28, i17 %M_225, i17 %M_226" [./bf16_accl.h:203]   --->   Operation 5740 'select' 'M_227' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5741 [1/1] (0.00ns) (grouped into LUT with out node M_228)   --->   "%sext_ln203_28 = sext i17 %M_227" [./bf16_accl.h:203]   --->   Operation 5741 'sext' 'sext_ln203_28' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5742 [1/1] (0.00ns) (grouped into LUT with out node s_117)   --->   "%s_116 = select i1 %xor_ln203_28, i1 %sa_28, i1 %sb_28" [./bf16_accl.h:203]   --->   Operation 5742 'select' 's_116' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5743 [1/1] (0.35ns) (out node of the LUT)   --->   "%M_228 = select i1 %xor_ln200_28, i18 %sext_ln203_28, i18 %zext_ln198_56" [./bf16_accl.h:200]   --->   Operation 5743 'select' 'M_228' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5744 [1/1] (0.17ns) (out node of the LUT)   --->   "%s_117 = select i1 %xor_ln200_28, i1 %s_116, i1 %sb_28" [./bf16_accl.h:200]   --->   Operation 5744 'select' 's_117' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5745 [1/1] (1.08ns)   --->   "%icmp_ln207_28 = icmp_eq  i18 %M_228, i18 0" [./bf16_accl.h:207]   --->   Operation 5745 'icmp' 'icmp_ln207_28' <Predicate = true> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5746 [1/1] (0.00ns)   --->   "%tmp_381 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %M_228, i32 16, i32 17" [./bf16_accl.h:217]   --->   Operation 5746 'partselect' 'tmp_381' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5747 [1/1] (0.44ns)   --->   "%icmp_ln217_28 = icmp_ne  i2 %tmp_381, i2 0" [./bf16_accl.h:217]   --->   Operation 5747 'icmp' 'icmp_ln217_28' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5748 [1/1] (0.00ns)   --->   "%trunc_ln217_27 = partselect i17 @_ssdm_op_PartSelect.i17.i18.i32.i32, i18 %M_228, i32 1, i32 17" [./bf16_accl.h:217]   --->   Operation 5748 'partselect' 'trunc_ln217_27' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5749 [1/1] (0.00ns)   --->   "%sext_ln217_28 = sext i17 %trunc_ln217_27" [./bf16_accl.h:217]   --->   Operation 5749 'sext' 'sext_ln217_28' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5750 [1/1] (0.76ns)   --->   "%maxe_254 = add i9 %zext_ln178_84, i9 1" [./bf16_accl.h:217]   --->   Operation 5750 'add' 'maxe_254' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5751 [1/1] (0.39ns)   --->   "%maxe_255 = select i1 %icmp_ln217_28, i9 %maxe_254, i9 %zext_ln178_84" [./bf16_accl.h:217]   --->   Operation 5751 'select' 'maxe_255' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5752 [1/1] (0.00ns)   --->   "%zext_ln217_28 = zext i9 %maxe_255" [./bf16_accl.h:217]   --->   Operation 5752 'zext' 'zext_ln217_28' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5753 [1/1] (0.36ns)   --->   "%M_229 = select i1 %icmp_ln217_28, i18 %sext_ln217_28, i18 %M_228" [./bf16_accl.h:217]   --->   Operation 5753 'select' 'M_229' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5754 [1/1] (0.00ns)   --->   "%sext_ln198_28 = sext i18 %M_229" [./bf16_accl.h:198]   --->   Operation 5754 'sext' 'sext_ln198_28' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5755 [1/1] (0.00ns)   --->   "%zext_ln198_57 = zext i31 %sext_ln198_28" [./bf16_accl.h:198]   --->   Operation 5755 'zext' 'zext_ln198_57' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5756 [1/1] (0.00ns) (grouped into LUT with out node M_231)   --->   "%trunc_ln198_56 = trunc i18 %M_229" [./bf16_accl.h:198]   --->   Operation 5756 'trunc' 'trunc_ln198_56' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5757 [1/1] (0.00ns)   --->   "%tmp_382 = partselect i3 @_ssdm_op_PartSelect.i3.i18.i32.i32, i18 %M_229, i32 15, i32 17" [./bf16_accl.h:220]   --->   Operation 5757 'partselect' 'tmp_382' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5758 [1/1] (0.58ns)   --->   "%icmp_ln220_56 = icmp_eq  i3 %tmp_382, i3 0" [./bf16_accl.h:220]   --->   Operation 5758 'icmp' 'icmp_ln220_56' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5759 [1/1] (0.88ns)   --->   "%icmp_ln220_57 = icmp_eq  i9 %maxe_255, i9 0" [./bf16_accl.h:220]   --->   Operation 5759 'icmp' 'icmp_ln220_57' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5760 [1/1] (0.00ns)   --->   "%tmp_89 = ctlz i32 @llvm.ctlz.i32, i32 %zext_ln198_57, i1 1" [./bf16_accl.h:20]   --->   Operation 5760 'ctlz' 'tmp_89' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5761 [1/1] (1.01ns)   --->   "%lz_56 = add i32 %tmp_89, i32 4294967280" [./bf16_accl.h:221]   --->   Operation 5761 'add' 'lz_56' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5762 [1/1] (0.99ns)   --->   "%icmp_ln222_28 = icmp_sgt  i32 %lz_56, i32 0" [./bf16_accl.h:222]   --->   Operation 5762 'icmp' 'icmp_ln222_28' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5763 [1/1] (0.00ns)   --->   "%zext_ln223_28 = zext i9 %maxe_255" [./bf16_accl.h:223]   --->   Operation 5763 'zext' 'zext_ln223_28' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5764 [1/1] (0.99ns)   --->   "%icmp_ln223_28 = icmp_slt  i32 %lz_56, i32 %zext_ln223_28" [./bf16_accl.h:223]   --->   Operation 5764 'icmp' 'icmp_ln223_28' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5765 [1/1] (0.00ns) (grouped into LUT with out node lz_57)   --->   "%xor_ln223_28 = xor i1 %icmp_ln223_28, i1 1" [./bf16_accl.h:223]   --->   Operation 5765 'xor' 'xor_ln223_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5766 [1/1] (0.44ns) (out node of the LUT)   --->   "%lz_57 = select i1 %xor_ln223_28, i32 %zext_ln223_28, i32 %lz_56" [./bf16_accl.h:223]   --->   Operation 5766 'select' 'lz_57' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5767 [1/1] (0.00ns) (grouped into LUT with out node M_231)   --->   "%M_230 = shl i32 %zext_ln198_57, i32 %lz_57" [./bf16_accl.h:224]   --->   Operation 5767 'shl' 'M_230' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5768 [1/1] (0.00ns) (grouped into LUT with out node M_231)   --->   "%trunc_ln198_57 = trunc i32 %M_230" [./bf16_accl.h:198]   --->   Operation 5768 'trunc' 'trunc_ln198_57' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5769 [1/1] (0.00ns)   --->   "%trunc_ln225_28 = trunc i32 %lz_57" [./bf16_accl.h:225]   --->   Operation 5769 'trunc' 'trunc_ln225_28' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5770 [1/1] (0.85ns)   --->   "%maxe_256 = sub i16 %zext_ln217_28, i16 %trunc_ln225_28" [./bf16_accl.h:225]   --->   Operation 5770 'sub' 'maxe_256' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5771 [1/1] (0.00ns) (grouped into LUT with out node and_ln222_57)   --->   "%xor_ln220_28 = xor i1 %icmp_ln220_57, i1 1" [./bf16_accl.h:220]   --->   Operation 5771 'xor' 'xor_ln220_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5772 [1/1] (0.00ns) (grouped into LUT with out node and_ln222_57)   --->   "%and_ln222_56 = and i1 %icmp_ln222_28, i1 %xor_ln220_28" [./bf16_accl.h:222]   --->   Operation 5772 'and' 'and_ln222_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5773 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln222_57 = and i1 %and_ln222_56, i1 %icmp_ln220_56" [./bf16_accl.h:222]   --->   Operation 5773 'and' 'and_ln222_57' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5774 [1/1] (0.00ns) (grouped into LUT with out node maxe_258)   --->   "%maxe_257 = select i1 %and_ln222_57, i16 %maxe_256, i16 %zext_ln217_28" [./bf16_accl.h:222]   --->   Operation 5774 'select' 'maxe_257' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5775 [1/1] (0.00ns) (grouped into LUT with out node maxe_258)   --->   "%and_ln220_28 = and i1 %icmp_ln220_56, i1 %icmp_ln220_57" [./bf16_accl.h:220]   --->   Operation 5775 'and' 'and_ln220_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5776 [1/1] (0.35ns) (out node of the LUT)   --->   "%maxe_258 = select i1 %and_ln220_28, i16 0, i16 %maxe_257" [./bf16_accl.h:220]   --->   Operation 5776 'select' 'maxe_258' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5777 [1/1] (1.38ns) (out node of the LUT)   --->   "%M_231 = select i1 %and_ln222_57, i16 %trunc_ln198_57, i16 %trunc_ln198_56" [./bf16_accl.h:222]   --->   Operation 5777 'select' 'M_231' <Predicate = true> <Delay = 1.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5778 [1/1] (0.00ns) (grouped into LUT with out node round_up_87)   --->   "%round_up_85 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_231, i32 8" [./bf16_accl.h:230]   --->   Operation 5778 'bitselect' 'round_up_85' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5779 [1/1] (0.00ns)   --->   "%frac_keep_28 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %M_231, i32 8, i32 15" [./bf16_accl.h:230]   --->   Operation 5779 'partselect' 'frac_keep_28' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5780 [1/1] (0.00ns)   --->   "%trunc_ln231_27 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %M_231, i32 8, i32 14" [./bf16_accl.h:231]   --->   Operation 5780 'partselect' 'trunc_ln231_27' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5781 [1/1] (0.00ns)   --->   "%zext_ln231_28 = zext i8 %frac_keep_28" [./bf16_accl.h:231]   --->   Operation 5781 'zext' 'zext_ln231_28' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5782 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_28)   --->   "%tmp_175 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %sticky_57" [./bf16_accl.h:240]   --->   Operation 5782 'bitconcatenate' 'tmp_175' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5783 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_28)   --->   "%trunc_ln240_28 = trunc i16 %M_231" [./bf16_accl.h:240]   --->   Operation 5783 'trunc' 'trunc_ln240_28' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5784 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_28)   --->   "%or_ln240_86 = or i2 %trunc_ln240_28, i2 %tmp_175" [./bf16_accl.h:240]   --->   Operation 5784 'or' 'or_ln240_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5785 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_28)   --->   "%tmp_384 = partselect i5 @_ssdm_op_PartSelect.i5.i16.i32.i32, i16 %M_231, i32 2, i32 6" [./bf16_accl.h:240]   --->   Operation 5785 'partselect' 'tmp_384' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5786 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_28)   --->   "%or_ln240_27 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %tmp_384, i2 %or_ln240_86" [./bf16_accl.h:240]   --->   Operation 5786 'bitconcatenate' 'or_ln240_27' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5787 [1/1] (0.81ns) (out node of the LUT)   --->   "%icmp_ln240_28 = icmp_ne  i7 %or_ln240_27, i7 0" [./bf16_accl.h:240]   --->   Operation 5787 'icmp' 'icmp_ln240_28' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5788 [1/1] (0.00ns) (grouped into LUT with out node round_up_87)   --->   "%round_up_86 = or i1 %icmp_ln240_28, i1 %round_up_85" [./bf16_accl.h:240]   --->   Operation 5788 'or' 'round_up_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5789 [1/1] (0.00ns) (grouped into LUT with out node round_up_87)   --->   "%tmp_385 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_231, i32 7" [./bf16_accl.h:244]   --->   Operation 5789 'bitselect' 'tmp_385' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5790 [1/1] (0.28ns) (out node of the LUT)   --->   "%round_up_87 = and i1 %round_up_86, i1 %tmp_385" [./bf16_accl.h:244]   --->   Operation 5790 'and' 'round_up_87' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5791 [1/1] (0.00ns)   --->   "%zext_ln238_28 = zext i1 %round_up_87" [./bf16_accl.h:238]   --->   Operation 5791 'zext' 'zext_ln238_28' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5792 [1/1] (0.00ns)   --->   "%zext_ln244_56 = zext i1 %round_up_87" [./bf16_accl.h:244]   --->   Operation 5792 'zext' 'zext_ln244_56' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5793 [1/1] (0.00ns)   --->   "%zext_ln244_57 = zext i1 %round_up_87" [./bf16_accl.h:244]   --->   Operation 5793 'zext' 'zext_ln244_57' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5794 [1/1] (0.76ns)   --->   "%rounded_28 = add i9 %zext_ln238_28, i9 %zext_ln231_28" [./bf16_accl.h:244]   --->   Operation 5794 'add' 'rounded_28' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5795 [1/1] (0.76ns)   --->   "%add_ln244_29 = add i8 %zext_ln244_57, i8 %frac_keep_28" [./bf16_accl.h:244]   --->   Operation 5795 'add' 'add_ln244_29' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5796 [1/1] (0.00ns)   --->   "%tmp_386 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %rounded_28, i32 8" [./bf16_accl.h:247]   --->   Operation 5796 'bitselect' 'tmp_386' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5797 [1/1] (0.85ns)   --->   "%maxe_259 = add i16 %maxe_258, i16 1" [./bf16_accl.h:247]   --->   Operation 5797 'add' 'maxe_259' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5798 [1/1] (0.35ns)   --->   "%maxe_260 = select i1 %tmp_386, i16 %maxe_259, i16 %maxe_258" [./bf16_accl.h:247]   --->   Operation 5798 'select' 'maxe_260' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5799 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_57)   --->   "%trunc_ln247_27 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %add_ln244_29, i32 1, i32 7" [./bf16_accl.h:247]   --->   Operation 5799 'partselect' 'trunc_ln247_27' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5800 [1/1] (0.77ns)   --->   "%add_ln247_56 = add i7 %zext_ln244_56, i7 %trunc_ln231_27" [./bf16_accl.h:247]   --->   Operation 5800 'add' 'add_ln247_56' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5801 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_57)   --->   "%m7_28 = select i1 %tmp_386, i7 %trunc_ln247_27, i7 %add_ln247_56" [./bf16_accl.h:247]   --->   Operation 5801 'select' 'm7_28' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5802 [1/1] (1.10ns)   --->   "%icmp_ln250_28 = icmp_ugt  i16 %maxe_260, i16 254" [./bf16_accl.h:250]   --->   Operation 5802 'icmp' 'icmp_ln250_28' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5803 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_28)   --->   "%shl_ln23_54 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i15, i1 %s_117, i15 0" [./bf16_accl.h:23]   --->   Operation 5803 'bitconcatenate' 'shl_ln23_54' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5804 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_28)   --->   "%or_ln23_56 = or i16 %shl_ln23_54, i16 32640" [./bf16_accl.h:23]   --->   Operation 5804 'or' 'or_ln23_56' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5805 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_57)   --->   "%shl_ln23_55 = shl i16 %maxe_260, i16 7" [./bf16_accl.h:23]   --->   Operation 5805 'shl' 'shl_ln23_55' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5806 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_57)   --->   "%tmp212 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i8.i7, i1 %s_117, i8 0, i7 %m7_28" [./bf16_accl.h:23]   --->   Operation 5806 'bitconcatenate' 'tmp212' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5807 [1/1] (0.36ns) (out node of the LUT)   --->   "%or_ln23_57 = or i16 %tmp212, i16 %shl_ln23_55" [./bf16_accl.h:23]   --->   Operation 5807 'or' 'or_ln23_57' <Predicate = true> <Delay = 0.36> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5808 [1/1] (0.28ns)   --->   "%or_ln142_60 = or i1 %icmp_ln134_28, i1 %or_ln142_28" [./bf16_accl.h:142]   --->   Operation 5808 'or' 'or_ln142_60' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5809 [1/1] (0.28ns)   --->   "%or_ln145_115 = or i1 %or_ln142_60, i1 %icmp_ln145_28" [./bf16_accl.h:145]   --->   Operation 5809 'or' 'or_ln145_115' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5810 [1/1] (0.00ns) (grouped into LUT with out node select_ln172_28)   --->   "%xor_ln145_28 = xor i1 %or_ln145_115, i1 1" [./bf16_accl.h:145]   --->   Operation 5810 'xor' 'xor_ln145_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5811 [1/1] (0.00ns) (grouped into LUT with out node select_ln172_28)   --->   "%and_ln172_28 = and i1 %icmp_ln172_28, i1 %xor_ln145_28" [./bf16_accl.h:172]   --->   Operation 5811 'and' 'and_ln172_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5812 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln172_28 = select i1 %and_ln172_28, i16 %select_ln174_28, i16 %or_ln23_57" [./bf16_accl.h:172]   --->   Operation 5812 'select' 'select_ln172_28' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5813 [1/1] (0.28ns)   --->   "%or_ln172_28 = or i1 %or_ln145_115, i1 %icmp_ln172_28" [./bf16_accl.h:172]   --->   Operation 5813 'or' 'or_ln172_28' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5814 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_28)   --->   "%or_ln207_28 = or i1 %or_ln172_28, i1 %icmp_ln207_28" [./bf16_accl.h:207]   --->   Operation 5814 'or' 'or_ln207_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5815 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_28)   --->   "%xor_ln207_28 = xor i1 %or_ln207_28, i1 1" [./bf16_accl.h:207]   --->   Operation 5815 'xor' 'xor_ln207_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5816 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_28)   --->   "%and_ln250_28 = and i1 %icmp_ln250_28, i1 %xor_ln207_28" [./bf16_accl.h:250]   --->   Operation 5816 'and' 'and_ln250_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5817 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln250_28 = select i1 %and_ln250_28, i16 %or_ln23_56, i16 %select_ln172_28" [./bf16_accl.h:250]   --->   Operation 5817 'select' 'select_ln250_28' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5818 [1/1] (0.00ns) (grouped into LUT with out node select_ln135_28)   --->   "%and_ln135_56 = and i1 %icmp_ln134_28, i1 %icmp_ln135_28" [./bf16_accl.h:135]   --->   Operation 5818 'and' 'and_ln135_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5819 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln135_28 = select i1 %and_ln135_56, i16 %select_ln138_28, i16 %select_ln250_28" [./bf16_accl.h:135]   --->   Operation 5819 'select' 'select_ln135_28' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5820 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_28)   --->   "%xor_ln135_28 = xor i1 %icmp_ln135_28, i1 1" [./bf16_accl.h:135]   --->   Operation 5820 'xor' 'xor_ln135_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5821 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_28)   --->   "%and_ln135_57 = and i1 %icmp_ln134_28, i1 %xor_ln135_28" [./bf16_accl.h:135]   --->   Operation 5821 'and' 'and_ln135_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5822 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_28)   --->   "%xor_ln142_28 = xor i1 %or_ln142_60, i1 1" [./bf16_accl.h:142]   --->   Operation 5822 'xor' 'xor_ln142_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5823 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_28)   --->   "%and_ln145_28 = and i1 %icmp_ln145_28, i1 %xor_ln142_28" [./bf16_accl.h:145]   --->   Operation 5823 'and' 'and_ln145_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5824 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_28)   --->   "%or_ln145_116 = or i1 %and_ln135_57, i1 %and_ln145_28" [./bf16_accl.h:145]   --->   Operation 5824 'or' 'or_ln145_116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5825 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln145_28 = select i1 %or_ln145_116, i16 %a_bits_assign_28_load, i16 %select_ln135_28" [./bf16_accl.h:145]   --->   Operation 5825 'select' 'select_ln145_28' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5826 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_28)   --->   "%xor_ln134_28 = xor i1 %icmp_ln134_28, i1 1" [./bf16_accl.h:134]   --->   Operation 5826 'xor' 'xor_ln134_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5827 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_28)   --->   "%and_ln142_28 = and i1 %or_ln142_28, i1 %xor_ln134_28" [./bf16_accl.h:142]   --->   Operation 5827 'and' 'and_ln142_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5828 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_28)   --->   "%select_ln142_28 = select i1 %and_ln142_28, i16 %e_b_28, i16 %select_ln145_28" [./bf16_accl.h:142]   --->   Operation 5828 'select' 'select_ln142_28' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5829 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_28)   --->   "%xor_ln172_28 = xor i1 %or_ln172_28, i1 1" [./bf16_accl.h:172]   --->   Operation 5829 'xor' 'xor_ln172_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5830 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_28)   --->   "%and_ln207_28 = and i1 %icmp_ln207_28, i1 %xor_ln172_28" [./bf16_accl.h:207]   --->   Operation 5830 'and' 'and_ln207_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5831 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln207_28 = select i1 %and_ln207_28, i16 0, i16 %select_ln142_28" [./bf16_accl.h:207]   --->   Operation 5831 'select' 'select_ln207_28' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5832 [1/1] (0.00ns)   --->   "%tmp_387 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_assign_29_load, i32 15" [./bf16_accl.h:127]   --->   Operation 5832 'bitselect' 'tmp_387' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5833 [1/1] (0.00ns)   --->   "%ea_29 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %a_bits_assign_29_load, i32 7, i32 14" [./bf16_accl.h:128]   --->   Operation 5833 'partselect' 'ea_29' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5834 [1/1] (0.00ns)   --->   "%zext_ln129_58 = zext i7 %ma_29" [./bf16_accl.h:129]   --->   Operation 5834 'zext' 'zext_ln129_58' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5835 [1/1] (0.84ns)   --->   "%icmp_ln134_29 = icmp_eq  i8 %ea_29, i8 255" [./bf16_accl.h:134]   --->   Operation 5835 'icmp' 'icmp_ln134_29' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5836 [1/1] (0.81ns)   --->   "%icmp_ln135_29 = icmp_eq  i7 %ma_29, i7 0" [./bf16_accl.h:135]   --->   Operation 5836 'icmp' 'icmp_ln135_29' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5837 [1/1] (0.84ns)   --->   "%icmp_ln142_29 = icmp_eq  i8 %eb_29, i8 255" [./bf16_accl.h:142]   --->   Operation 5837 'icmp' 'icmp_ln142_29' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5838 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144_29)   --->   "%trunc_ln144_28 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %a_bits_assign_29_load, i32 7, i32 13" [./bf16_accl.h:144]   --->   Operation 5838 'partselect' 'trunc_ln144_28' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5839 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144_29)   --->   "%or_ln144_59 = or i7 %trunc_ln144_28, i7 %ma_29" [./bf16_accl.h:144]   --->   Operation 5839 'or' 'or_ln144_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5840 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144_29)   --->   "%tmp_389 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_assign_29_load, i32 14" [./bf16_accl.h:144]   --->   Operation 5840 'bitselect' 'tmp_389' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5841 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144_29)   --->   "%or_ln144_28 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_389, i7 %or_ln144_59" [./bf16_accl.h:144]   --->   Operation 5841 'bitconcatenate' 'or_ln144_28' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5842 [1/1] (0.84ns) (out node of the LUT)   --->   "%icmp_ln144_29 = icmp_eq  i8 %or_ln144_28, i8 0" [./bf16_accl.h:144]   --->   Operation 5842 'icmp' 'icmp_ln144_29' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5843 [1/1] (0.28ns)   --->   "%or_ln142_29 = or i1 %icmp_ln142_29, i1 %icmp_ln144_29" [./bf16_accl.h:142]   --->   Operation 5843 'or' 'or_ln142_29' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5844 [1/1] (0.00ns) (grouped into LUT with out node select_ln138_29)   --->   "%xor_ln138_29 = xor i1 %tmp_387, i1 %tmp_388" [./bf16_accl.h:138]   --->   Operation 5844 'xor' 'xor_ln138_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5845 [1/1] (0.00ns) (grouped into LUT with out node select_ln138_29)   --->   "%and_ln138_58 = and i1 %icmp_ln138_29, i1 %xor_ln138_29" [./bf16_accl.h:138]   --->   Operation 5845 'and' 'and_ln138_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5846 [1/1] (0.00ns) (grouped into LUT with out node select_ln138_29)   --->   "%and_ln138_59 = and i1 %and_ln138_58, i1 %icmp_ln142_29" [./bf16_accl.h:138]   --->   Operation 5846 'and' 'and_ln138_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5847 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln138_29 = select i1 %and_ln138_59, i16 32641, i16 %a_bits_assign_29_load" [./bf16_accl.h:138]   --->   Operation 5847 'select' 'select_ln138_29' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5848 [1/1] (0.84ns)   --->   "%icmp_ln158_58 = icmp_ne  i8 %ea_29, i8 0" [./bf16_accl.h:158]   --->   Operation 5848 'icmp' 'icmp_ln158_58' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5849 [1/1] (0.00ns)   --->   "%or_ln158_57 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %ma_29" [./bf16_accl.h:158]   --->   Operation 5849 'bitconcatenate' 'or_ln158_57' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5850 [1/1] (0.39ns)   --->   "%select_ln158_58 = select i1 %icmp_ln158_58, i8 %or_ln158_57, i8 %zext_ln129_58" [./bf16_accl.h:158]   --->   Operation 5850 'select' 'select_ln158_58' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5851 [1/1] (0.00ns)   --->   "%A_58 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln158_58, i8 0" [./bf16_accl.h:159]   --->   Operation 5851 'bitconcatenate' 'A_58' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5852 [1/1] (0.00ns)   --->   "%B_58 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln158_59, i8 0" [./bf16_accl.h:159]   --->   Operation 5852 'bitconcatenate' 'B_58' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5853 [1/1] (0.84ns)   --->   "%icmp_ln162_29 = icmp_eq  i8 %ea_29, i8 0" [./bf16_accl.h:162]   --->   Operation 5853 'icmp' 'icmp_ln162_29' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5854 [1/1] (0.39ns)   --->   "%ea1_29 = select i1 %icmp_ln162_29, i8 1, i8 %ea_29" [./bf16_accl.h:162]   --->   Operation 5854 'select' 'ea1_29' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5855 [1/1] (0.84ns)   --->   "%icmp_ln166_29 = icmp_ult  i8 %ea1_29, i8 %eb1_29" [./bf16_accl.h:166]   --->   Operation 5855 'icmp' 'icmp_ln166_29' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5856 [1/1] (0.28ns)   --->   "%xor_ln166_29 = xor i1 %icmp_ln166_29, i1 1" [./bf16_accl.h:166]   --->   Operation 5856 'xor' 'xor_ln166_29' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5857 [1/1] (0.00ns) (grouped into LUT with out node maxe_262)   --->   "%maxe_261 = select i1 %xor_ln166_29, i8 %ea_29, i8 %eb_29" [./bf16_accl.h:166]   --->   Operation 5857 'select' 'maxe_261' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5858 [1/1] (0.00ns)   --->   "%zext_ln167_58 = zext i8 %ea1_29" [./bf16_accl.h:167]   --->   Operation 5858 'zext' 'zext_ln167_58' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5859 [1/1] (0.00ns)   --->   "%zext_ln167_59 = zext i8 %eb1_29" [./bf16_accl.h:167]   --->   Operation 5859 'zext' 'zext_ln167_59' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5860 [1/1] (0.76ns)   --->   "%sub_ln167_58 = sub i9 %zext_ln167_58, i9 %zext_ln167_59" [./bf16_accl.h:167]   --->   Operation 5860 'sub' 'sub_ln167_58' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5861 [1/1] (0.76ns)   --->   "%sub_ln167_59 = sub i9 %zext_ln167_59, i9 %zext_ln167_58" [./bf16_accl.h:167]   --->   Operation 5861 'sub' 'sub_ln167_59' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5862 [1/1] (0.39ns)   --->   "%diff_29 = select i1 %xor_ln166_29, i9 %sub_ln167_58, i9 %sub_ln167_59" [./bf16_accl.h:167]   --->   Operation 5862 'select' 'diff_29' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5863 [1/1] (0.00ns)   --->   "%sext_ln167_29 = sext i9 %diff_29" [./bf16_accl.h:167]   --->   Operation 5863 'sext' 'sext_ln167_29' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5864 [1/1] (0.88ns)   --->   "%icmp_ln172_29 = icmp_sgt  i9 %diff_29, i9 11" [./bf16_accl.h:172]   --->   Operation 5864 'icmp' 'icmp_ln172_29' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5865 [1/1] (0.00ns) (grouped into LUT with out node select_ln172_29)   --->   "%select_ln174_29 = select i1 %xor_ln166_29, i16 %a_bits_assign_29_load, i16 %e_b_29" [./bf16_accl.h:174]   --->   Operation 5865 'select' 'select_ln174_29' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5866 [1/1] (0.84ns)   --->   "%icmp_ln178_29 = icmp_ult  i8 %ea1_29, i8 %eb1_29" [./bf16_accl.h:178]   --->   Operation 5866 'icmp' 'icmp_ln178_29' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5867 [1/1] (0.39ns) (out node of the LUT)   --->   "%maxe_262 = select i1 %icmp_ln178_29, i8 %eb_29, i8 %maxe_261" [./bf16_accl.h:178]   --->   Operation 5867 'select' 'maxe_262' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5868 [1/1] (0.00ns)   --->   "%zext_ln178_87 = zext i8 %maxe_262" [./bf16_accl.h:178]   --->   Operation 5868 'zext' 'zext_ln178_87' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5869 [1/1] (0.35ns)   --->   "%B_59 = select i1 %icmp_ln178_29, i16 %A_58, i16 %B_58" [./bf16_accl.h:178]   --->   Operation 5869 'select' 'B_59' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5870 [1/1] (0.35ns)   --->   "%A_59 = select i1 %icmp_ln178_29, i16 %B_58, i16 %A_58" [./bf16_accl.h:178]   --->   Operation 5870 'select' 'A_59' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5871 [1/1] (0.00ns)   --->   "%zext_ln178_89 = zext i16 %A_59" [./bf16_accl.h:178]   --->   Operation 5871 'zext' 'zext_ln178_89' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5872 [1/1] (0.17ns)   --->   "%sb_29 = select i1 %icmp_ln178_29, i1 %tmp_387, i1 %tmp_388" [./bf16_accl.h:178]   --->   Operation 5872 'select' 'sb_29' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5873 [1/1] (0.17ns)   --->   "%sa_29 = select i1 %icmp_ln178_29, i1 %tmp_388, i1 %tmp_387" [./bf16_accl.h:178]   --->   Operation 5873 'select' 'sa_29' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5874 [1/1] (0.00ns)   --->   "%tmp_391 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %diff_29, i32 1, i32 8" [./bf16_accl.h:182]   --->   Operation 5874 'partselect' 'tmp_391' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5875 [1/1] (0.84ns)   --->   "%icmp_ln182_29 = icmp_slt  i8 %tmp_391, i8 1" [./bf16_accl.h:182]   --->   Operation 5875 'icmp' 'icmp_ln182_29' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5876 [1/1] (0.88ns)   --->   "%icmp_ln184_29 = icmp_eq  i9 %diff_29, i9 0" [./bf16_accl.h:184]   --->   Operation 5876 'icmp' 'icmp_ln184_29' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5877 [1/1] (0.00ns) (grouped into LUT with out node B_aln_89)   --->   "%lshr_ln184_28 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %B_59, i32 1, i32 15" [./bf16_accl.h:184]   --->   Operation 5877 'partselect' 'lshr_ln184_28' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5878 [1/1] (0.00ns) (grouped into LUT with out node B_aln_89)   --->   "%zext_ln184_29 = zext i15 %lshr_ln184_28" [./bf16_accl.h:184]   --->   Operation 5878 'zext' 'zext_ln184_29' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5879 [1/1] (0.00ns) (grouped into LUT with out node B_aln_89)   --->   "%B_aln_87 = select i1 %icmp_ln184_29, i16 %B_59, i16 %zext_ln184_29" [./bf16_accl.h:184]   --->   Operation 5879 'select' 'B_aln_87' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5880 [1/1] (0.00ns) (grouped into LUT with out node add_ln191_29)   --->   "%shl_ln191_29 = shl i32 1, i32 %sext_ln167_29" [./bf16_accl.h:191]   --->   Operation 5880 'shl' 'shl_ln191_29' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5881 [1/1] (0.00ns) (grouped into LUT with out node add_ln191_29)   --->   "%trunc_ln191_29 = trunc i32 %shl_ln191_29" [./bf16_accl.h:191]   --->   Operation 5881 'trunc' 'trunc_ln191_29' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5882 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln191_29 = add i16 %trunc_ln191_29, i16 65535" [./bf16_accl.h:191]   --->   Operation 5882 'add' 'add_ln191_29' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5883 [1/1] (0.00ns) (grouped into LUT with out node sticky_58)   --->   "%lost_29 = and i16 %add_ln191_29, i16 %B_59" [./bf16_accl.h:191]   --->   Operation 5883 'and' 'lost_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5884 [1/1] (1.10ns) (out node of the LUT)   --->   "%sticky_58 = icmp_ne  i16 %lost_29, i16 0" [./bf16_accl.h:192]   --->   Operation 5884 'icmp' 'sticky_58' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5885 [1/1] (0.00ns) (grouped into LUT with out node B_aln_89)   --->   "%sext_ln167_29cast = trunc i32 %sext_ln167_29" [./bf16_accl.h:193]   --->   Operation 5885 'trunc' 'sext_ln167_29cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5886 [1/1] (0.00ns) (grouped into LUT with out node B_aln_89)   --->   "%B_aln_88 = lshr i16 %B_59, i16 %sext_ln167_29cast" [./bf16_accl.h:193]   --->   Operation 5886 'lshr' 'B_aln_88' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5887 [1/1] (0.90ns) (out node of the LUT)   --->   "%B_aln_89 = select i1 %icmp_ln182_29, i16 %B_aln_87, i16 %B_aln_88" [./bf16_accl.h:182]   --->   Operation 5887 'select' 'B_aln_89' <Predicate = true> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5888 [1/1] (0.00ns)   --->   "%zext_ln181_29 = zext i16 %B_aln_89" [./bf16_accl.h:181]   --->   Operation 5888 'zext' 'zext_ln181_29' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5889 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_29)   --->   "%xor_ln182_29 = xor i1 %icmp_ln182_29, i1 1" [./bf16_accl.h:182]   --->   Operation 5889 'xor' 'xor_ln182_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5890 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_29)   --->   "%sticky_59 = and i1 %sticky_58, i1 %xor_ln182_29" [./bf16_accl.h:182]   --->   Operation 5890 'and' 'sticky_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5891 [1/1] (0.28ns)   --->   "%xor_ln200_29 = xor i1 %sa_29, i1 %sb_29" [./bf16_accl.h:200]   --->   Operation 5891 'xor' 'xor_ln200_29' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5892 [1/1] (0.85ns)   --->   "%M_232 = add i17 %zext_ln181_29, i17 %zext_ln178_89" [./bf16_accl.h:201]   --->   Operation 5892 'add' 'M_232' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5893 [1/1] (0.00ns) (grouped into LUT with out node M_236)   --->   "%zext_ln198_58 = zext i17 %M_232" [./bf16_accl.h:198]   --->   Operation 5893 'zext' 'zext_ln198_58' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5894 [1/1] (1.10ns)   --->   "%icmp_ln203_29 = icmp_ult  i16 %A_59, i16 %B_aln_89" [./bf16_accl.h:203]   --->   Operation 5894 'icmp' 'icmp_ln203_29' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5895 [1/1] (0.28ns)   --->   "%xor_ln203_29 = xor i1 %icmp_ln203_29, i1 1" [./bf16_accl.h:203]   --->   Operation 5895 'xor' 'xor_ln203_29' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5896 [1/1] (0.85ns)   --->   "%M_233 = sub i17 %zext_ln178_89, i17 %zext_ln181_29" [./bf16_accl.h:203]   --->   Operation 5896 'sub' 'M_233' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5897 [1/1] (0.85ns)   --->   "%M_234 = sub i17 %zext_ln181_29, i17 %zext_ln178_89" [./bf16_accl.h:204]   --->   Operation 5897 'sub' 'M_234' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5898 [1/1] (0.00ns) (grouped into LUT with out node M_236)   --->   "%M_235 = select i1 %xor_ln203_29, i17 %M_233, i17 %M_234" [./bf16_accl.h:203]   --->   Operation 5898 'select' 'M_235' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5899 [1/1] (0.00ns) (grouped into LUT with out node M_236)   --->   "%sext_ln203_29 = sext i17 %M_235" [./bf16_accl.h:203]   --->   Operation 5899 'sext' 'sext_ln203_29' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5900 [1/1] (0.00ns) (grouped into LUT with out node s_121)   --->   "%s_120 = select i1 %xor_ln203_29, i1 %sa_29, i1 %sb_29" [./bf16_accl.h:203]   --->   Operation 5900 'select' 's_120' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5901 [1/1] (0.35ns) (out node of the LUT)   --->   "%M_236 = select i1 %xor_ln200_29, i18 %sext_ln203_29, i18 %zext_ln198_58" [./bf16_accl.h:200]   --->   Operation 5901 'select' 'M_236' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5902 [1/1] (0.17ns) (out node of the LUT)   --->   "%s_121 = select i1 %xor_ln200_29, i1 %s_120, i1 %sb_29" [./bf16_accl.h:200]   --->   Operation 5902 'select' 's_121' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5903 [1/1] (1.08ns)   --->   "%icmp_ln207_29 = icmp_eq  i18 %M_236, i18 0" [./bf16_accl.h:207]   --->   Operation 5903 'icmp' 'icmp_ln207_29' <Predicate = true> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5904 [1/1] (0.00ns)   --->   "%tmp_392 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %M_236, i32 16, i32 17" [./bf16_accl.h:217]   --->   Operation 5904 'partselect' 'tmp_392' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5905 [1/1] (0.44ns)   --->   "%icmp_ln217_29 = icmp_ne  i2 %tmp_392, i2 0" [./bf16_accl.h:217]   --->   Operation 5905 'icmp' 'icmp_ln217_29' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5906 [1/1] (0.00ns)   --->   "%trunc_ln217_28 = partselect i17 @_ssdm_op_PartSelect.i17.i18.i32.i32, i18 %M_236, i32 1, i32 17" [./bf16_accl.h:217]   --->   Operation 5906 'partselect' 'trunc_ln217_28' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5907 [1/1] (0.00ns)   --->   "%sext_ln217_29 = sext i17 %trunc_ln217_28" [./bf16_accl.h:217]   --->   Operation 5907 'sext' 'sext_ln217_29' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5908 [1/1] (0.76ns)   --->   "%maxe_263 = add i9 %zext_ln178_87, i9 1" [./bf16_accl.h:217]   --->   Operation 5908 'add' 'maxe_263' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5909 [1/1] (0.39ns)   --->   "%maxe_264 = select i1 %icmp_ln217_29, i9 %maxe_263, i9 %zext_ln178_87" [./bf16_accl.h:217]   --->   Operation 5909 'select' 'maxe_264' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5910 [1/1] (0.00ns)   --->   "%zext_ln217_29 = zext i9 %maxe_264" [./bf16_accl.h:217]   --->   Operation 5910 'zext' 'zext_ln217_29' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5911 [1/1] (0.36ns)   --->   "%M_237 = select i1 %icmp_ln217_29, i18 %sext_ln217_29, i18 %M_236" [./bf16_accl.h:217]   --->   Operation 5911 'select' 'M_237' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5912 [1/1] (0.00ns)   --->   "%sext_ln198_29 = sext i18 %M_237" [./bf16_accl.h:198]   --->   Operation 5912 'sext' 'sext_ln198_29' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5913 [1/1] (0.00ns)   --->   "%zext_ln198_59 = zext i31 %sext_ln198_29" [./bf16_accl.h:198]   --->   Operation 5913 'zext' 'zext_ln198_59' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5914 [1/1] (0.00ns) (grouped into LUT with out node M_239)   --->   "%trunc_ln198_58 = trunc i18 %M_237" [./bf16_accl.h:198]   --->   Operation 5914 'trunc' 'trunc_ln198_58' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5915 [1/1] (0.00ns)   --->   "%tmp_393 = partselect i3 @_ssdm_op_PartSelect.i3.i18.i32.i32, i18 %M_237, i32 15, i32 17" [./bf16_accl.h:220]   --->   Operation 5915 'partselect' 'tmp_393' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5916 [1/1] (0.58ns)   --->   "%icmp_ln220_58 = icmp_eq  i3 %tmp_393, i3 0" [./bf16_accl.h:220]   --->   Operation 5916 'icmp' 'icmp_ln220_58' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5917 [1/1] (0.88ns)   --->   "%icmp_ln220_59 = icmp_eq  i9 %maxe_264, i9 0" [./bf16_accl.h:220]   --->   Operation 5917 'icmp' 'icmp_ln220_59' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5918 [1/1] (0.00ns)   --->   "%tmp_90 = ctlz i32 @llvm.ctlz.i32, i32 %zext_ln198_59, i1 1" [./bf16_accl.h:20]   --->   Operation 5918 'ctlz' 'tmp_90' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5919 [1/1] (1.01ns)   --->   "%lz_58 = add i32 %tmp_90, i32 4294967280" [./bf16_accl.h:221]   --->   Operation 5919 'add' 'lz_58' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5920 [1/1] (0.99ns)   --->   "%icmp_ln222_29 = icmp_sgt  i32 %lz_58, i32 0" [./bf16_accl.h:222]   --->   Operation 5920 'icmp' 'icmp_ln222_29' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5921 [1/1] (0.00ns)   --->   "%zext_ln223_29 = zext i9 %maxe_264" [./bf16_accl.h:223]   --->   Operation 5921 'zext' 'zext_ln223_29' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5922 [1/1] (0.99ns)   --->   "%icmp_ln223_29 = icmp_slt  i32 %lz_58, i32 %zext_ln223_29" [./bf16_accl.h:223]   --->   Operation 5922 'icmp' 'icmp_ln223_29' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5923 [1/1] (0.00ns) (grouped into LUT with out node lz_59)   --->   "%xor_ln223_29 = xor i1 %icmp_ln223_29, i1 1" [./bf16_accl.h:223]   --->   Operation 5923 'xor' 'xor_ln223_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5924 [1/1] (0.44ns) (out node of the LUT)   --->   "%lz_59 = select i1 %xor_ln223_29, i32 %zext_ln223_29, i32 %lz_58" [./bf16_accl.h:223]   --->   Operation 5924 'select' 'lz_59' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5925 [1/1] (0.00ns) (grouped into LUT with out node M_239)   --->   "%M_238 = shl i32 %zext_ln198_59, i32 %lz_59" [./bf16_accl.h:224]   --->   Operation 5925 'shl' 'M_238' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5926 [1/1] (0.00ns) (grouped into LUT with out node M_239)   --->   "%trunc_ln198_59 = trunc i32 %M_238" [./bf16_accl.h:198]   --->   Operation 5926 'trunc' 'trunc_ln198_59' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5927 [1/1] (0.00ns)   --->   "%trunc_ln225_29 = trunc i32 %lz_59" [./bf16_accl.h:225]   --->   Operation 5927 'trunc' 'trunc_ln225_29' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5928 [1/1] (0.85ns)   --->   "%maxe_265 = sub i16 %zext_ln217_29, i16 %trunc_ln225_29" [./bf16_accl.h:225]   --->   Operation 5928 'sub' 'maxe_265' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5929 [1/1] (0.00ns) (grouped into LUT with out node and_ln222_59)   --->   "%xor_ln220_29 = xor i1 %icmp_ln220_59, i1 1" [./bf16_accl.h:220]   --->   Operation 5929 'xor' 'xor_ln220_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5930 [1/1] (0.00ns) (grouped into LUT with out node and_ln222_59)   --->   "%and_ln222_58 = and i1 %icmp_ln222_29, i1 %xor_ln220_29" [./bf16_accl.h:222]   --->   Operation 5930 'and' 'and_ln222_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5931 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln222_59 = and i1 %and_ln222_58, i1 %icmp_ln220_58" [./bf16_accl.h:222]   --->   Operation 5931 'and' 'and_ln222_59' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5932 [1/1] (0.00ns) (grouped into LUT with out node maxe_267)   --->   "%maxe_266 = select i1 %and_ln222_59, i16 %maxe_265, i16 %zext_ln217_29" [./bf16_accl.h:222]   --->   Operation 5932 'select' 'maxe_266' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5933 [1/1] (0.00ns) (grouped into LUT with out node maxe_267)   --->   "%and_ln220_29 = and i1 %icmp_ln220_58, i1 %icmp_ln220_59" [./bf16_accl.h:220]   --->   Operation 5933 'and' 'and_ln220_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5934 [1/1] (0.35ns) (out node of the LUT)   --->   "%maxe_267 = select i1 %and_ln220_29, i16 0, i16 %maxe_266" [./bf16_accl.h:220]   --->   Operation 5934 'select' 'maxe_267' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5935 [1/1] (1.38ns) (out node of the LUT)   --->   "%M_239 = select i1 %and_ln222_59, i16 %trunc_ln198_59, i16 %trunc_ln198_58" [./bf16_accl.h:222]   --->   Operation 5935 'select' 'M_239' <Predicate = true> <Delay = 1.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5936 [1/1] (0.00ns) (grouped into LUT with out node round_up_90)   --->   "%round_up_88 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_239, i32 8" [./bf16_accl.h:230]   --->   Operation 5936 'bitselect' 'round_up_88' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5937 [1/1] (0.00ns)   --->   "%frac_keep_29 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %M_239, i32 8, i32 15" [./bf16_accl.h:230]   --->   Operation 5937 'partselect' 'frac_keep_29' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5938 [1/1] (0.00ns)   --->   "%trunc_ln231_28 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %M_239, i32 8, i32 14" [./bf16_accl.h:231]   --->   Operation 5938 'partselect' 'trunc_ln231_28' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5939 [1/1] (0.00ns)   --->   "%zext_ln231_29 = zext i8 %frac_keep_29" [./bf16_accl.h:231]   --->   Operation 5939 'zext' 'zext_ln231_29' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5940 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_29)   --->   "%tmp_180 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %sticky_59" [./bf16_accl.h:240]   --->   Operation 5940 'bitconcatenate' 'tmp_180' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5941 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_29)   --->   "%trunc_ln240_29 = trunc i16 %M_239" [./bf16_accl.h:240]   --->   Operation 5941 'trunc' 'trunc_ln240_29' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5942 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_29)   --->   "%or_ln240_88 = or i2 %trunc_ln240_29, i2 %tmp_180" [./bf16_accl.h:240]   --->   Operation 5942 'or' 'or_ln240_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5943 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_29)   --->   "%tmp_395 = partselect i5 @_ssdm_op_PartSelect.i5.i16.i32.i32, i16 %M_239, i32 2, i32 6" [./bf16_accl.h:240]   --->   Operation 5943 'partselect' 'tmp_395' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5944 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_29)   --->   "%or_ln240_28 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %tmp_395, i2 %or_ln240_88" [./bf16_accl.h:240]   --->   Operation 5944 'bitconcatenate' 'or_ln240_28' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5945 [1/1] (0.81ns) (out node of the LUT)   --->   "%icmp_ln240_29 = icmp_ne  i7 %or_ln240_28, i7 0" [./bf16_accl.h:240]   --->   Operation 5945 'icmp' 'icmp_ln240_29' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5946 [1/1] (0.00ns) (grouped into LUT with out node round_up_90)   --->   "%round_up_89 = or i1 %icmp_ln240_29, i1 %round_up_88" [./bf16_accl.h:240]   --->   Operation 5946 'or' 'round_up_89' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5947 [1/1] (0.00ns) (grouped into LUT with out node round_up_90)   --->   "%tmp_396 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_239, i32 7" [./bf16_accl.h:244]   --->   Operation 5947 'bitselect' 'tmp_396' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5948 [1/1] (0.28ns) (out node of the LUT)   --->   "%round_up_90 = and i1 %round_up_89, i1 %tmp_396" [./bf16_accl.h:244]   --->   Operation 5948 'and' 'round_up_90' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5949 [1/1] (0.00ns)   --->   "%zext_ln238_29 = zext i1 %round_up_90" [./bf16_accl.h:238]   --->   Operation 5949 'zext' 'zext_ln238_29' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5950 [1/1] (0.00ns)   --->   "%zext_ln244_58 = zext i1 %round_up_90" [./bf16_accl.h:244]   --->   Operation 5950 'zext' 'zext_ln244_58' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5951 [1/1] (0.00ns)   --->   "%zext_ln244_59 = zext i1 %round_up_90" [./bf16_accl.h:244]   --->   Operation 5951 'zext' 'zext_ln244_59' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5952 [1/1] (0.76ns)   --->   "%rounded_29 = add i9 %zext_ln238_29, i9 %zext_ln231_29" [./bf16_accl.h:244]   --->   Operation 5952 'add' 'rounded_29' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5953 [1/1] (0.76ns)   --->   "%add_ln244_30 = add i8 %zext_ln244_59, i8 %frac_keep_29" [./bf16_accl.h:244]   --->   Operation 5953 'add' 'add_ln244_30' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5954 [1/1] (0.00ns)   --->   "%tmp_397 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %rounded_29, i32 8" [./bf16_accl.h:247]   --->   Operation 5954 'bitselect' 'tmp_397' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5955 [1/1] (0.85ns)   --->   "%maxe_268 = add i16 %maxe_267, i16 1" [./bf16_accl.h:247]   --->   Operation 5955 'add' 'maxe_268' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5956 [1/1] (0.35ns)   --->   "%maxe_269 = select i1 %tmp_397, i16 %maxe_268, i16 %maxe_267" [./bf16_accl.h:247]   --->   Operation 5956 'select' 'maxe_269' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5957 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_59)   --->   "%trunc_ln247_28 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %add_ln244_30, i32 1, i32 7" [./bf16_accl.h:247]   --->   Operation 5957 'partselect' 'trunc_ln247_28' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5958 [1/1] (0.77ns)   --->   "%add_ln247_58 = add i7 %zext_ln244_58, i7 %trunc_ln231_28" [./bf16_accl.h:247]   --->   Operation 5958 'add' 'add_ln247_58' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5959 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_59)   --->   "%m7_29 = select i1 %tmp_397, i7 %trunc_ln247_28, i7 %add_ln247_58" [./bf16_accl.h:247]   --->   Operation 5959 'select' 'm7_29' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5960 [1/1] (1.10ns)   --->   "%icmp_ln250_29 = icmp_ugt  i16 %maxe_269, i16 254" [./bf16_accl.h:250]   --->   Operation 5960 'icmp' 'icmp_ln250_29' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5961 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_29)   --->   "%shl_ln23_56 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i15, i1 %s_121, i15 0" [./bf16_accl.h:23]   --->   Operation 5961 'bitconcatenate' 'shl_ln23_56' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5962 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_29)   --->   "%or_ln23_58 = or i16 %shl_ln23_56, i16 32640" [./bf16_accl.h:23]   --->   Operation 5962 'or' 'or_ln23_58' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5963 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_59)   --->   "%shl_ln23_57 = shl i16 %maxe_269, i16 7" [./bf16_accl.h:23]   --->   Operation 5963 'shl' 'shl_ln23_57' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5964 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_59)   --->   "%tmp217 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i8.i7, i1 %s_121, i8 0, i7 %m7_29" [./bf16_accl.h:23]   --->   Operation 5964 'bitconcatenate' 'tmp217' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5965 [1/1] (0.36ns) (out node of the LUT)   --->   "%or_ln23_59 = or i16 %tmp217, i16 %shl_ln23_57" [./bf16_accl.h:23]   --->   Operation 5965 'or' 'or_ln23_59' <Predicate = true> <Delay = 0.36> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5966 [1/1] (0.28ns)   --->   "%or_ln142_61 = or i1 %icmp_ln134_29, i1 %or_ln142_29" [./bf16_accl.h:142]   --->   Operation 5966 'or' 'or_ln142_61' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5967 [1/1] (0.28ns)   --->   "%or_ln145_118 = or i1 %or_ln142_61, i1 %icmp_ln145_29" [./bf16_accl.h:145]   --->   Operation 5967 'or' 'or_ln145_118' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5968 [1/1] (0.00ns) (grouped into LUT with out node select_ln172_29)   --->   "%xor_ln145_29 = xor i1 %or_ln145_118, i1 1" [./bf16_accl.h:145]   --->   Operation 5968 'xor' 'xor_ln145_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5969 [1/1] (0.00ns) (grouped into LUT with out node select_ln172_29)   --->   "%and_ln172_29 = and i1 %icmp_ln172_29, i1 %xor_ln145_29" [./bf16_accl.h:172]   --->   Operation 5969 'and' 'and_ln172_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5970 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln172_29 = select i1 %and_ln172_29, i16 %select_ln174_29, i16 %or_ln23_59" [./bf16_accl.h:172]   --->   Operation 5970 'select' 'select_ln172_29' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5971 [1/1] (0.28ns)   --->   "%or_ln172_29 = or i1 %or_ln145_118, i1 %icmp_ln172_29" [./bf16_accl.h:172]   --->   Operation 5971 'or' 'or_ln172_29' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5972 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_29)   --->   "%or_ln207_29 = or i1 %or_ln172_29, i1 %icmp_ln207_29" [./bf16_accl.h:207]   --->   Operation 5972 'or' 'or_ln207_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5973 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_29)   --->   "%xor_ln207_29 = xor i1 %or_ln207_29, i1 1" [./bf16_accl.h:207]   --->   Operation 5973 'xor' 'xor_ln207_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5974 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_29)   --->   "%and_ln250_29 = and i1 %icmp_ln250_29, i1 %xor_ln207_29" [./bf16_accl.h:250]   --->   Operation 5974 'and' 'and_ln250_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5975 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln250_29 = select i1 %and_ln250_29, i16 %or_ln23_58, i16 %select_ln172_29" [./bf16_accl.h:250]   --->   Operation 5975 'select' 'select_ln250_29' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5976 [1/1] (0.00ns) (grouped into LUT with out node select_ln135_29)   --->   "%and_ln135_58 = and i1 %icmp_ln134_29, i1 %icmp_ln135_29" [./bf16_accl.h:135]   --->   Operation 5976 'and' 'and_ln135_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5977 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln135_29 = select i1 %and_ln135_58, i16 %select_ln138_29, i16 %select_ln250_29" [./bf16_accl.h:135]   --->   Operation 5977 'select' 'select_ln135_29' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5978 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_29)   --->   "%xor_ln135_29 = xor i1 %icmp_ln135_29, i1 1" [./bf16_accl.h:135]   --->   Operation 5978 'xor' 'xor_ln135_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5979 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_29)   --->   "%and_ln135_59 = and i1 %icmp_ln134_29, i1 %xor_ln135_29" [./bf16_accl.h:135]   --->   Operation 5979 'and' 'and_ln135_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5980 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_29)   --->   "%xor_ln142_29 = xor i1 %or_ln142_61, i1 1" [./bf16_accl.h:142]   --->   Operation 5980 'xor' 'xor_ln142_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5981 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_29)   --->   "%and_ln145_29 = and i1 %icmp_ln145_29, i1 %xor_ln142_29" [./bf16_accl.h:145]   --->   Operation 5981 'and' 'and_ln145_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5982 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_29)   --->   "%or_ln145_119 = or i1 %and_ln135_59, i1 %and_ln145_29" [./bf16_accl.h:145]   --->   Operation 5982 'or' 'or_ln145_119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5983 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln145_29 = select i1 %or_ln145_119, i16 %a_bits_assign_29_load, i16 %select_ln135_29" [./bf16_accl.h:145]   --->   Operation 5983 'select' 'select_ln145_29' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5984 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_29)   --->   "%xor_ln134_29 = xor i1 %icmp_ln134_29, i1 1" [./bf16_accl.h:134]   --->   Operation 5984 'xor' 'xor_ln134_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5985 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_29)   --->   "%and_ln142_29 = and i1 %or_ln142_29, i1 %xor_ln134_29" [./bf16_accl.h:142]   --->   Operation 5985 'and' 'and_ln142_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5986 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_29)   --->   "%select_ln142_29 = select i1 %and_ln142_29, i16 %e_b_29, i16 %select_ln145_29" [./bf16_accl.h:142]   --->   Operation 5986 'select' 'select_ln142_29' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5987 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_29)   --->   "%xor_ln172_29 = xor i1 %or_ln172_29, i1 1" [./bf16_accl.h:172]   --->   Operation 5987 'xor' 'xor_ln172_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5988 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_29)   --->   "%and_ln207_29 = and i1 %icmp_ln207_29, i1 %xor_ln172_29" [./bf16_accl.h:207]   --->   Operation 5988 'and' 'and_ln207_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5989 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln207_29 = select i1 %and_ln207_29, i16 0, i16 %select_ln142_29" [./bf16_accl.h:207]   --->   Operation 5989 'select' 'select_ln207_29' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5990 [1/1] (0.00ns)   --->   "%tmp_398 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_assign_30_load, i32 15" [./bf16_accl.h:127]   --->   Operation 5990 'bitselect' 'tmp_398' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5991 [1/1] (0.00ns)   --->   "%ea_30 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %a_bits_assign_30_load, i32 7, i32 14" [./bf16_accl.h:128]   --->   Operation 5991 'partselect' 'ea_30' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5992 [1/1] (0.00ns)   --->   "%zext_ln129_60 = zext i7 %ma_30" [./bf16_accl.h:129]   --->   Operation 5992 'zext' 'zext_ln129_60' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5993 [1/1] (0.84ns)   --->   "%icmp_ln134_30 = icmp_eq  i8 %ea_30, i8 255" [./bf16_accl.h:134]   --->   Operation 5993 'icmp' 'icmp_ln134_30' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5994 [1/1] (0.81ns)   --->   "%icmp_ln135_30 = icmp_eq  i7 %ma_30, i7 0" [./bf16_accl.h:135]   --->   Operation 5994 'icmp' 'icmp_ln135_30' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5995 [1/1] (0.84ns)   --->   "%icmp_ln142_30 = icmp_eq  i8 %eb_30, i8 255" [./bf16_accl.h:142]   --->   Operation 5995 'icmp' 'icmp_ln142_30' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5996 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144_30)   --->   "%trunc_ln144_29 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %a_bits_assign_30_load, i32 7, i32 13" [./bf16_accl.h:144]   --->   Operation 5996 'partselect' 'trunc_ln144_29' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5997 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144_30)   --->   "%or_ln144_60 = or i7 %trunc_ln144_29, i7 %ma_30" [./bf16_accl.h:144]   --->   Operation 5997 'or' 'or_ln144_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5998 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144_30)   --->   "%tmp_400 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_assign_30_load, i32 14" [./bf16_accl.h:144]   --->   Operation 5998 'bitselect' 'tmp_400' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5999 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144_30)   --->   "%or_ln144_29 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_400, i7 %or_ln144_60" [./bf16_accl.h:144]   --->   Operation 5999 'bitconcatenate' 'or_ln144_29' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 6000 [1/1] (0.84ns) (out node of the LUT)   --->   "%icmp_ln144_30 = icmp_eq  i8 %or_ln144_29, i8 0" [./bf16_accl.h:144]   --->   Operation 6000 'icmp' 'icmp_ln144_30' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6001 [1/1] (0.28ns)   --->   "%or_ln142_30 = or i1 %icmp_ln142_30, i1 %icmp_ln144_30" [./bf16_accl.h:142]   --->   Operation 6001 'or' 'or_ln142_30' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6002 [1/1] (0.00ns) (grouped into LUT with out node select_ln138_30)   --->   "%xor_ln138_30 = xor i1 %tmp_398, i1 %tmp_399" [./bf16_accl.h:138]   --->   Operation 6002 'xor' 'xor_ln138_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6003 [1/1] (0.00ns) (grouped into LUT with out node select_ln138_30)   --->   "%and_ln138_60 = and i1 %icmp_ln138_30, i1 %xor_ln138_30" [./bf16_accl.h:138]   --->   Operation 6003 'and' 'and_ln138_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6004 [1/1] (0.00ns) (grouped into LUT with out node select_ln138_30)   --->   "%and_ln138_61 = and i1 %and_ln138_60, i1 %icmp_ln142_30" [./bf16_accl.h:138]   --->   Operation 6004 'and' 'and_ln138_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6005 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln138_30 = select i1 %and_ln138_61, i16 32641, i16 %a_bits_assign_30_load" [./bf16_accl.h:138]   --->   Operation 6005 'select' 'select_ln138_30' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 6006 [1/1] (0.84ns)   --->   "%icmp_ln158_60 = icmp_ne  i8 %ea_30, i8 0" [./bf16_accl.h:158]   --->   Operation 6006 'icmp' 'icmp_ln158_60' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6007 [1/1] (0.00ns)   --->   "%or_ln158_59 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %ma_30" [./bf16_accl.h:158]   --->   Operation 6007 'bitconcatenate' 'or_ln158_59' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 6008 [1/1] (0.39ns)   --->   "%select_ln158_60 = select i1 %icmp_ln158_60, i8 %or_ln158_59, i8 %zext_ln129_60" [./bf16_accl.h:158]   --->   Operation 6008 'select' 'select_ln158_60' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 6009 [1/1] (0.00ns)   --->   "%A_60 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln158_60, i8 0" [./bf16_accl.h:159]   --->   Operation 6009 'bitconcatenate' 'A_60' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 6010 [1/1] (0.00ns)   --->   "%B_60 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln158_61, i8 0" [./bf16_accl.h:159]   --->   Operation 6010 'bitconcatenate' 'B_60' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 6011 [1/1] (0.84ns)   --->   "%icmp_ln162_30 = icmp_eq  i8 %ea_30, i8 0" [./bf16_accl.h:162]   --->   Operation 6011 'icmp' 'icmp_ln162_30' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6012 [1/1] (0.39ns)   --->   "%ea1_30 = select i1 %icmp_ln162_30, i8 1, i8 %ea_30" [./bf16_accl.h:162]   --->   Operation 6012 'select' 'ea1_30' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 6013 [1/1] (0.84ns)   --->   "%icmp_ln166_30 = icmp_ult  i8 %ea1_30, i8 %eb1_30" [./bf16_accl.h:166]   --->   Operation 6013 'icmp' 'icmp_ln166_30' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6014 [1/1] (0.28ns)   --->   "%xor_ln166_30 = xor i1 %icmp_ln166_30, i1 1" [./bf16_accl.h:166]   --->   Operation 6014 'xor' 'xor_ln166_30' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6015 [1/1] (0.00ns) (grouped into LUT with out node maxe_271)   --->   "%maxe_270 = select i1 %xor_ln166_30, i8 %ea_30, i8 %eb_30" [./bf16_accl.h:166]   --->   Operation 6015 'select' 'maxe_270' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 6016 [1/1] (0.00ns)   --->   "%zext_ln167_60 = zext i8 %ea1_30" [./bf16_accl.h:167]   --->   Operation 6016 'zext' 'zext_ln167_60' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 6017 [1/1] (0.00ns)   --->   "%zext_ln167_61 = zext i8 %eb1_30" [./bf16_accl.h:167]   --->   Operation 6017 'zext' 'zext_ln167_61' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 6018 [1/1] (0.76ns)   --->   "%sub_ln167_60 = sub i9 %zext_ln167_60, i9 %zext_ln167_61" [./bf16_accl.h:167]   --->   Operation 6018 'sub' 'sub_ln167_60' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6019 [1/1] (0.76ns)   --->   "%sub_ln167_61 = sub i9 %zext_ln167_61, i9 %zext_ln167_60" [./bf16_accl.h:167]   --->   Operation 6019 'sub' 'sub_ln167_61' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6020 [1/1] (0.39ns)   --->   "%diff_30 = select i1 %xor_ln166_30, i9 %sub_ln167_60, i9 %sub_ln167_61" [./bf16_accl.h:167]   --->   Operation 6020 'select' 'diff_30' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 6021 [1/1] (0.00ns)   --->   "%sext_ln167_30 = sext i9 %diff_30" [./bf16_accl.h:167]   --->   Operation 6021 'sext' 'sext_ln167_30' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 6022 [1/1] (0.88ns)   --->   "%icmp_ln172_30 = icmp_sgt  i9 %diff_30, i9 11" [./bf16_accl.h:172]   --->   Operation 6022 'icmp' 'icmp_ln172_30' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6023 [1/1] (0.00ns) (grouped into LUT with out node select_ln172_30)   --->   "%select_ln174_30 = select i1 %xor_ln166_30, i16 %a_bits_assign_30_load, i16 %e_b_30" [./bf16_accl.h:174]   --->   Operation 6023 'select' 'select_ln174_30' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 6024 [1/1] (0.84ns)   --->   "%icmp_ln178_30 = icmp_ult  i8 %ea1_30, i8 %eb1_30" [./bf16_accl.h:178]   --->   Operation 6024 'icmp' 'icmp_ln178_30' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6025 [1/1] (0.39ns) (out node of the LUT)   --->   "%maxe_271 = select i1 %icmp_ln178_30, i8 %eb_30, i8 %maxe_270" [./bf16_accl.h:178]   --->   Operation 6025 'select' 'maxe_271' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 6026 [1/1] (0.00ns)   --->   "%zext_ln178_90 = zext i8 %maxe_271" [./bf16_accl.h:178]   --->   Operation 6026 'zext' 'zext_ln178_90' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 6027 [1/1] (0.35ns)   --->   "%B_61 = select i1 %icmp_ln178_30, i16 %A_60, i16 %B_60" [./bf16_accl.h:178]   --->   Operation 6027 'select' 'B_61' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 6028 [1/1] (0.35ns)   --->   "%A_61 = select i1 %icmp_ln178_30, i16 %B_60, i16 %A_60" [./bf16_accl.h:178]   --->   Operation 6028 'select' 'A_61' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 6029 [1/1] (0.00ns)   --->   "%zext_ln178_92 = zext i16 %A_61" [./bf16_accl.h:178]   --->   Operation 6029 'zext' 'zext_ln178_92' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 6030 [1/1] (0.17ns)   --->   "%sb_30 = select i1 %icmp_ln178_30, i1 %tmp_398, i1 %tmp_399" [./bf16_accl.h:178]   --->   Operation 6030 'select' 'sb_30' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 6031 [1/1] (0.17ns)   --->   "%sa_30 = select i1 %icmp_ln178_30, i1 %tmp_399, i1 %tmp_398" [./bf16_accl.h:178]   --->   Operation 6031 'select' 'sa_30' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 6032 [1/1] (0.00ns)   --->   "%tmp_402 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %diff_30, i32 1, i32 8" [./bf16_accl.h:182]   --->   Operation 6032 'partselect' 'tmp_402' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 6033 [1/1] (0.84ns)   --->   "%icmp_ln182_30 = icmp_slt  i8 %tmp_402, i8 1" [./bf16_accl.h:182]   --->   Operation 6033 'icmp' 'icmp_ln182_30' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6034 [1/1] (0.88ns)   --->   "%icmp_ln184_30 = icmp_eq  i9 %diff_30, i9 0" [./bf16_accl.h:184]   --->   Operation 6034 'icmp' 'icmp_ln184_30' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6035 [1/1] (0.00ns) (grouped into LUT with out node B_aln_92)   --->   "%lshr_ln184_29 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %B_61, i32 1, i32 15" [./bf16_accl.h:184]   --->   Operation 6035 'partselect' 'lshr_ln184_29' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 6036 [1/1] (0.00ns) (grouped into LUT with out node B_aln_92)   --->   "%zext_ln184_30 = zext i15 %lshr_ln184_29" [./bf16_accl.h:184]   --->   Operation 6036 'zext' 'zext_ln184_30' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 6037 [1/1] (0.00ns) (grouped into LUT with out node B_aln_92)   --->   "%B_aln_90 = select i1 %icmp_ln184_30, i16 %B_61, i16 %zext_ln184_30" [./bf16_accl.h:184]   --->   Operation 6037 'select' 'B_aln_90' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 6038 [1/1] (0.00ns) (grouped into LUT with out node add_ln191_30)   --->   "%shl_ln191_30 = shl i32 1, i32 %sext_ln167_30" [./bf16_accl.h:191]   --->   Operation 6038 'shl' 'shl_ln191_30' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6039 [1/1] (0.00ns) (grouped into LUT with out node add_ln191_30)   --->   "%trunc_ln191_30 = trunc i32 %shl_ln191_30" [./bf16_accl.h:191]   --->   Operation 6039 'trunc' 'trunc_ln191_30' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 6040 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln191_30 = add i16 %trunc_ln191_30, i16 65535" [./bf16_accl.h:191]   --->   Operation 6040 'add' 'add_ln191_30' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6041 [1/1] (0.00ns) (grouped into LUT with out node sticky_60)   --->   "%lost_30 = and i16 %add_ln191_30, i16 %B_61" [./bf16_accl.h:191]   --->   Operation 6041 'and' 'lost_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6042 [1/1] (1.10ns) (out node of the LUT)   --->   "%sticky_60 = icmp_ne  i16 %lost_30, i16 0" [./bf16_accl.h:192]   --->   Operation 6042 'icmp' 'sticky_60' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6043 [1/1] (0.00ns) (grouped into LUT with out node B_aln_92)   --->   "%sext_ln167_30cast = trunc i32 %sext_ln167_30" [./bf16_accl.h:193]   --->   Operation 6043 'trunc' 'sext_ln167_30cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 6044 [1/1] (0.00ns) (grouped into LUT with out node B_aln_92)   --->   "%B_aln_91 = lshr i16 %B_61, i16 %sext_ln167_30cast" [./bf16_accl.h:193]   --->   Operation 6044 'lshr' 'B_aln_91' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6045 [1/1] (0.90ns) (out node of the LUT)   --->   "%B_aln_92 = select i1 %icmp_ln182_30, i16 %B_aln_90, i16 %B_aln_91" [./bf16_accl.h:182]   --->   Operation 6045 'select' 'B_aln_92' <Predicate = true> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 6046 [1/1] (0.00ns)   --->   "%zext_ln181_30 = zext i16 %B_aln_92" [./bf16_accl.h:181]   --->   Operation 6046 'zext' 'zext_ln181_30' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 6047 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_30)   --->   "%xor_ln182_30 = xor i1 %icmp_ln182_30, i1 1" [./bf16_accl.h:182]   --->   Operation 6047 'xor' 'xor_ln182_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6048 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_30)   --->   "%sticky_61 = and i1 %sticky_60, i1 %xor_ln182_30" [./bf16_accl.h:182]   --->   Operation 6048 'and' 'sticky_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6049 [1/1] (0.28ns)   --->   "%xor_ln200_30 = xor i1 %sa_30, i1 %sb_30" [./bf16_accl.h:200]   --->   Operation 6049 'xor' 'xor_ln200_30' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6050 [1/1] (0.85ns)   --->   "%M_240 = add i17 %zext_ln181_30, i17 %zext_ln178_92" [./bf16_accl.h:201]   --->   Operation 6050 'add' 'M_240' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6051 [1/1] (0.00ns) (grouped into LUT with out node M_244)   --->   "%zext_ln198_60 = zext i17 %M_240" [./bf16_accl.h:198]   --->   Operation 6051 'zext' 'zext_ln198_60' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 6052 [1/1] (1.10ns)   --->   "%icmp_ln203_30 = icmp_ult  i16 %A_61, i16 %B_aln_92" [./bf16_accl.h:203]   --->   Operation 6052 'icmp' 'icmp_ln203_30' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6053 [1/1] (0.28ns)   --->   "%xor_ln203_30 = xor i1 %icmp_ln203_30, i1 1" [./bf16_accl.h:203]   --->   Operation 6053 'xor' 'xor_ln203_30' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6054 [1/1] (0.85ns)   --->   "%M_241 = sub i17 %zext_ln178_92, i17 %zext_ln181_30" [./bf16_accl.h:203]   --->   Operation 6054 'sub' 'M_241' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6055 [1/1] (0.85ns)   --->   "%M_242 = sub i17 %zext_ln181_30, i17 %zext_ln178_92" [./bf16_accl.h:204]   --->   Operation 6055 'sub' 'M_242' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6056 [1/1] (0.00ns) (grouped into LUT with out node M_244)   --->   "%M_243 = select i1 %xor_ln203_30, i17 %M_241, i17 %M_242" [./bf16_accl.h:203]   --->   Operation 6056 'select' 'M_243' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 6057 [1/1] (0.00ns) (grouped into LUT with out node M_244)   --->   "%sext_ln203_30 = sext i17 %M_243" [./bf16_accl.h:203]   --->   Operation 6057 'sext' 'sext_ln203_30' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 6058 [1/1] (0.00ns) (grouped into LUT with out node s_125)   --->   "%s_124 = select i1 %xor_ln203_30, i1 %sa_30, i1 %sb_30" [./bf16_accl.h:203]   --->   Operation 6058 'select' 's_124' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 6059 [1/1] (0.35ns) (out node of the LUT)   --->   "%M_244 = select i1 %xor_ln200_30, i18 %sext_ln203_30, i18 %zext_ln198_60" [./bf16_accl.h:200]   --->   Operation 6059 'select' 'M_244' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 6060 [1/1] (0.17ns) (out node of the LUT)   --->   "%s_125 = select i1 %xor_ln200_30, i1 %s_124, i1 %sb_30" [./bf16_accl.h:200]   --->   Operation 6060 'select' 's_125' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 6061 [1/1] (1.08ns)   --->   "%icmp_ln207_30 = icmp_eq  i18 %M_244, i18 0" [./bf16_accl.h:207]   --->   Operation 6061 'icmp' 'icmp_ln207_30' <Predicate = true> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6062 [1/1] (0.00ns)   --->   "%tmp_403 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %M_244, i32 16, i32 17" [./bf16_accl.h:217]   --->   Operation 6062 'partselect' 'tmp_403' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 6063 [1/1] (0.44ns)   --->   "%icmp_ln217_30 = icmp_ne  i2 %tmp_403, i2 0" [./bf16_accl.h:217]   --->   Operation 6063 'icmp' 'icmp_ln217_30' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6064 [1/1] (0.00ns)   --->   "%trunc_ln217_29 = partselect i17 @_ssdm_op_PartSelect.i17.i18.i32.i32, i18 %M_244, i32 1, i32 17" [./bf16_accl.h:217]   --->   Operation 6064 'partselect' 'trunc_ln217_29' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 6065 [1/1] (0.00ns)   --->   "%sext_ln217_30 = sext i17 %trunc_ln217_29" [./bf16_accl.h:217]   --->   Operation 6065 'sext' 'sext_ln217_30' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 6066 [1/1] (0.76ns)   --->   "%maxe_272 = add i9 %zext_ln178_90, i9 1" [./bf16_accl.h:217]   --->   Operation 6066 'add' 'maxe_272' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6067 [1/1] (0.39ns)   --->   "%maxe_273 = select i1 %icmp_ln217_30, i9 %maxe_272, i9 %zext_ln178_90" [./bf16_accl.h:217]   --->   Operation 6067 'select' 'maxe_273' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 6068 [1/1] (0.00ns)   --->   "%zext_ln217_30 = zext i9 %maxe_273" [./bf16_accl.h:217]   --->   Operation 6068 'zext' 'zext_ln217_30' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 6069 [1/1] (0.36ns)   --->   "%M_245 = select i1 %icmp_ln217_30, i18 %sext_ln217_30, i18 %M_244" [./bf16_accl.h:217]   --->   Operation 6069 'select' 'M_245' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 6070 [1/1] (0.00ns)   --->   "%sext_ln198_30 = sext i18 %M_245" [./bf16_accl.h:198]   --->   Operation 6070 'sext' 'sext_ln198_30' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 6071 [1/1] (0.00ns)   --->   "%zext_ln198_61 = zext i31 %sext_ln198_30" [./bf16_accl.h:198]   --->   Operation 6071 'zext' 'zext_ln198_61' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 6072 [1/1] (0.00ns) (grouped into LUT with out node M_247)   --->   "%trunc_ln198_60 = trunc i18 %M_245" [./bf16_accl.h:198]   --->   Operation 6072 'trunc' 'trunc_ln198_60' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 6073 [1/1] (0.00ns)   --->   "%tmp_404 = partselect i3 @_ssdm_op_PartSelect.i3.i18.i32.i32, i18 %M_245, i32 15, i32 17" [./bf16_accl.h:220]   --->   Operation 6073 'partselect' 'tmp_404' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 6074 [1/1] (0.58ns)   --->   "%icmp_ln220_60 = icmp_eq  i3 %tmp_404, i3 0" [./bf16_accl.h:220]   --->   Operation 6074 'icmp' 'icmp_ln220_60' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6075 [1/1] (0.88ns)   --->   "%icmp_ln220_61 = icmp_eq  i9 %maxe_273, i9 0" [./bf16_accl.h:220]   --->   Operation 6075 'icmp' 'icmp_ln220_61' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6076 [1/1] (0.00ns)   --->   "%tmp_91 = ctlz i32 @llvm.ctlz.i32, i32 %zext_ln198_61, i1 1" [./bf16_accl.h:20]   --->   Operation 6076 'ctlz' 'tmp_91' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 6077 [1/1] (1.01ns)   --->   "%lz_60 = add i32 %tmp_91, i32 4294967280" [./bf16_accl.h:221]   --->   Operation 6077 'add' 'lz_60' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6078 [1/1] (0.99ns)   --->   "%icmp_ln222_30 = icmp_sgt  i32 %lz_60, i32 0" [./bf16_accl.h:222]   --->   Operation 6078 'icmp' 'icmp_ln222_30' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6079 [1/1] (0.00ns)   --->   "%zext_ln223_30 = zext i9 %maxe_273" [./bf16_accl.h:223]   --->   Operation 6079 'zext' 'zext_ln223_30' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 6080 [1/1] (0.99ns)   --->   "%icmp_ln223_30 = icmp_slt  i32 %lz_60, i32 %zext_ln223_30" [./bf16_accl.h:223]   --->   Operation 6080 'icmp' 'icmp_ln223_30' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6081 [1/1] (0.00ns) (grouped into LUT with out node lz_61)   --->   "%xor_ln223_30 = xor i1 %icmp_ln223_30, i1 1" [./bf16_accl.h:223]   --->   Operation 6081 'xor' 'xor_ln223_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6082 [1/1] (0.44ns) (out node of the LUT)   --->   "%lz_61 = select i1 %xor_ln223_30, i32 %zext_ln223_30, i32 %lz_60" [./bf16_accl.h:223]   --->   Operation 6082 'select' 'lz_61' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 6083 [1/1] (0.00ns) (grouped into LUT with out node M_247)   --->   "%M_246 = shl i32 %zext_ln198_61, i32 %lz_61" [./bf16_accl.h:224]   --->   Operation 6083 'shl' 'M_246' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6084 [1/1] (0.00ns) (grouped into LUT with out node M_247)   --->   "%trunc_ln198_61 = trunc i32 %M_246" [./bf16_accl.h:198]   --->   Operation 6084 'trunc' 'trunc_ln198_61' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 6085 [1/1] (0.00ns)   --->   "%trunc_ln225_30 = trunc i32 %lz_61" [./bf16_accl.h:225]   --->   Operation 6085 'trunc' 'trunc_ln225_30' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 6086 [1/1] (0.85ns)   --->   "%maxe_274 = sub i16 %zext_ln217_30, i16 %trunc_ln225_30" [./bf16_accl.h:225]   --->   Operation 6086 'sub' 'maxe_274' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6087 [1/1] (0.00ns) (grouped into LUT with out node and_ln222_61)   --->   "%xor_ln220_30 = xor i1 %icmp_ln220_61, i1 1" [./bf16_accl.h:220]   --->   Operation 6087 'xor' 'xor_ln220_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6088 [1/1] (0.00ns) (grouped into LUT with out node and_ln222_61)   --->   "%and_ln222_60 = and i1 %icmp_ln222_30, i1 %xor_ln220_30" [./bf16_accl.h:222]   --->   Operation 6088 'and' 'and_ln222_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6089 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln222_61 = and i1 %and_ln222_60, i1 %icmp_ln220_60" [./bf16_accl.h:222]   --->   Operation 6089 'and' 'and_ln222_61' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6090 [1/1] (0.00ns) (grouped into LUT with out node maxe_276)   --->   "%maxe_275 = select i1 %and_ln222_61, i16 %maxe_274, i16 %zext_ln217_30" [./bf16_accl.h:222]   --->   Operation 6090 'select' 'maxe_275' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 6091 [1/1] (0.00ns) (grouped into LUT with out node maxe_276)   --->   "%and_ln220_30 = and i1 %icmp_ln220_60, i1 %icmp_ln220_61" [./bf16_accl.h:220]   --->   Operation 6091 'and' 'and_ln220_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6092 [1/1] (0.35ns) (out node of the LUT)   --->   "%maxe_276 = select i1 %and_ln220_30, i16 0, i16 %maxe_275" [./bf16_accl.h:220]   --->   Operation 6092 'select' 'maxe_276' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 6093 [1/1] (1.38ns) (out node of the LUT)   --->   "%M_247 = select i1 %and_ln222_61, i16 %trunc_ln198_61, i16 %trunc_ln198_60" [./bf16_accl.h:222]   --->   Operation 6093 'select' 'M_247' <Predicate = true> <Delay = 1.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 6094 [1/1] (0.00ns) (grouped into LUT with out node round_up_93)   --->   "%round_up_91 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_247, i32 8" [./bf16_accl.h:230]   --->   Operation 6094 'bitselect' 'round_up_91' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 6095 [1/1] (0.00ns)   --->   "%frac_keep_30 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %M_247, i32 8, i32 15" [./bf16_accl.h:230]   --->   Operation 6095 'partselect' 'frac_keep_30' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 6096 [1/1] (0.00ns)   --->   "%trunc_ln231_29 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %M_247, i32 8, i32 14" [./bf16_accl.h:231]   --->   Operation 6096 'partselect' 'trunc_ln231_29' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 6097 [1/1] (0.00ns)   --->   "%zext_ln231_30 = zext i8 %frac_keep_30" [./bf16_accl.h:231]   --->   Operation 6097 'zext' 'zext_ln231_30' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 6098 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_30)   --->   "%tmp_185 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %sticky_61" [./bf16_accl.h:240]   --->   Operation 6098 'bitconcatenate' 'tmp_185' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 6099 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_30)   --->   "%trunc_ln240_30 = trunc i16 %M_247" [./bf16_accl.h:240]   --->   Operation 6099 'trunc' 'trunc_ln240_30' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 6100 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_30)   --->   "%or_ln240_90 = or i2 %trunc_ln240_30, i2 %tmp_185" [./bf16_accl.h:240]   --->   Operation 6100 'or' 'or_ln240_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6101 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_30)   --->   "%tmp_406 = partselect i5 @_ssdm_op_PartSelect.i5.i16.i32.i32, i16 %M_247, i32 2, i32 6" [./bf16_accl.h:240]   --->   Operation 6101 'partselect' 'tmp_406' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 6102 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_30)   --->   "%or_ln240_29 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %tmp_406, i2 %or_ln240_90" [./bf16_accl.h:240]   --->   Operation 6102 'bitconcatenate' 'or_ln240_29' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 6103 [1/1] (0.81ns) (out node of the LUT)   --->   "%icmp_ln240_30 = icmp_ne  i7 %or_ln240_29, i7 0" [./bf16_accl.h:240]   --->   Operation 6103 'icmp' 'icmp_ln240_30' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6104 [1/1] (0.00ns) (grouped into LUT with out node round_up_93)   --->   "%round_up_92 = or i1 %icmp_ln240_30, i1 %round_up_91" [./bf16_accl.h:240]   --->   Operation 6104 'or' 'round_up_92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6105 [1/1] (0.00ns) (grouped into LUT with out node round_up_93)   --->   "%tmp_407 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_247, i32 7" [./bf16_accl.h:244]   --->   Operation 6105 'bitselect' 'tmp_407' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 6106 [1/1] (0.28ns) (out node of the LUT)   --->   "%round_up_93 = and i1 %round_up_92, i1 %tmp_407" [./bf16_accl.h:244]   --->   Operation 6106 'and' 'round_up_93' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6107 [1/1] (0.00ns)   --->   "%zext_ln238_30 = zext i1 %round_up_93" [./bf16_accl.h:238]   --->   Operation 6107 'zext' 'zext_ln238_30' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 6108 [1/1] (0.00ns)   --->   "%zext_ln244_60 = zext i1 %round_up_93" [./bf16_accl.h:244]   --->   Operation 6108 'zext' 'zext_ln244_60' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 6109 [1/1] (0.00ns)   --->   "%zext_ln244_61 = zext i1 %round_up_93" [./bf16_accl.h:244]   --->   Operation 6109 'zext' 'zext_ln244_61' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 6110 [1/1] (0.76ns)   --->   "%rounded_30 = add i9 %zext_ln238_30, i9 %zext_ln231_30" [./bf16_accl.h:244]   --->   Operation 6110 'add' 'rounded_30' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6111 [1/1] (0.76ns)   --->   "%add_ln244_31 = add i8 %zext_ln244_61, i8 %frac_keep_30" [./bf16_accl.h:244]   --->   Operation 6111 'add' 'add_ln244_31' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6112 [1/1] (0.00ns)   --->   "%tmp_408 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %rounded_30, i32 8" [./bf16_accl.h:247]   --->   Operation 6112 'bitselect' 'tmp_408' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 6113 [1/1] (0.85ns)   --->   "%maxe_277 = add i16 %maxe_276, i16 1" [./bf16_accl.h:247]   --->   Operation 6113 'add' 'maxe_277' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6114 [1/1] (0.35ns)   --->   "%maxe_278 = select i1 %tmp_408, i16 %maxe_277, i16 %maxe_276" [./bf16_accl.h:247]   --->   Operation 6114 'select' 'maxe_278' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 6115 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_61)   --->   "%trunc_ln247_29 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %add_ln244_31, i32 1, i32 7" [./bf16_accl.h:247]   --->   Operation 6115 'partselect' 'trunc_ln247_29' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 6116 [1/1] (0.77ns)   --->   "%add_ln247_60 = add i7 %zext_ln244_60, i7 %trunc_ln231_29" [./bf16_accl.h:247]   --->   Operation 6116 'add' 'add_ln247_60' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6117 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_61)   --->   "%m7_30 = select i1 %tmp_408, i7 %trunc_ln247_29, i7 %add_ln247_60" [./bf16_accl.h:247]   --->   Operation 6117 'select' 'm7_30' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 6118 [1/1] (1.10ns)   --->   "%icmp_ln250_30 = icmp_ugt  i16 %maxe_278, i16 254" [./bf16_accl.h:250]   --->   Operation 6118 'icmp' 'icmp_ln250_30' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6119 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_30)   --->   "%shl_ln23_58 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i15, i1 %s_125, i15 0" [./bf16_accl.h:23]   --->   Operation 6119 'bitconcatenate' 'shl_ln23_58' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 6120 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_30)   --->   "%or_ln23_60 = or i16 %shl_ln23_58, i16 32640" [./bf16_accl.h:23]   --->   Operation 6120 'or' 'or_ln23_60' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 6121 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_61)   --->   "%shl_ln23_59 = shl i16 %maxe_278, i16 7" [./bf16_accl.h:23]   --->   Operation 6121 'shl' 'shl_ln23_59' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 6122 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_61)   --->   "%tmp222 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i8.i7, i1 %s_125, i8 0, i7 %m7_30" [./bf16_accl.h:23]   --->   Operation 6122 'bitconcatenate' 'tmp222' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 6123 [1/1] (0.36ns) (out node of the LUT)   --->   "%or_ln23_61 = or i16 %tmp222, i16 %shl_ln23_59" [./bf16_accl.h:23]   --->   Operation 6123 'or' 'or_ln23_61' <Predicate = true> <Delay = 0.36> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6124 [1/1] (0.28ns)   --->   "%or_ln142_62 = or i1 %icmp_ln134_30, i1 %or_ln142_30" [./bf16_accl.h:142]   --->   Operation 6124 'or' 'or_ln142_62' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6125 [1/1] (0.28ns)   --->   "%or_ln145_121 = or i1 %or_ln142_62, i1 %icmp_ln145_30" [./bf16_accl.h:145]   --->   Operation 6125 'or' 'or_ln145_121' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6126 [1/1] (0.00ns) (grouped into LUT with out node select_ln172_30)   --->   "%xor_ln145_30 = xor i1 %or_ln145_121, i1 1" [./bf16_accl.h:145]   --->   Operation 6126 'xor' 'xor_ln145_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6127 [1/1] (0.00ns) (grouped into LUT with out node select_ln172_30)   --->   "%and_ln172_30 = and i1 %icmp_ln172_30, i1 %xor_ln145_30" [./bf16_accl.h:172]   --->   Operation 6127 'and' 'and_ln172_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6128 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln172_30 = select i1 %and_ln172_30, i16 %select_ln174_30, i16 %or_ln23_61" [./bf16_accl.h:172]   --->   Operation 6128 'select' 'select_ln172_30' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 6129 [1/1] (0.28ns)   --->   "%or_ln172_30 = or i1 %or_ln145_121, i1 %icmp_ln172_30" [./bf16_accl.h:172]   --->   Operation 6129 'or' 'or_ln172_30' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6130 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_30)   --->   "%or_ln207_30 = or i1 %or_ln172_30, i1 %icmp_ln207_30" [./bf16_accl.h:207]   --->   Operation 6130 'or' 'or_ln207_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6131 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_30)   --->   "%xor_ln207_30 = xor i1 %or_ln207_30, i1 1" [./bf16_accl.h:207]   --->   Operation 6131 'xor' 'xor_ln207_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6132 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_30)   --->   "%and_ln250_30 = and i1 %icmp_ln250_30, i1 %xor_ln207_30" [./bf16_accl.h:250]   --->   Operation 6132 'and' 'and_ln250_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6133 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln250_30 = select i1 %and_ln250_30, i16 %or_ln23_60, i16 %select_ln172_30" [./bf16_accl.h:250]   --->   Operation 6133 'select' 'select_ln250_30' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 6134 [1/1] (0.00ns) (grouped into LUT with out node select_ln135_30)   --->   "%and_ln135_60 = and i1 %icmp_ln134_30, i1 %icmp_ln135_30" [./bf16_accl.h:135]   --->   Operation 6134 'and' 'and_ln135_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6135 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln135_30 = select i1 %and_ln135_60, i16 %select_ln138_30, i16 %select_ln250_30" [./bf16_accl.h:135]   --->   Operation 6135 'select' 'select_ln135_30' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 6136 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_30)   --->   "%xor_ln135_30 = xor i1 %icmp_ln135_30, i1 1" [./bf16_accl.h:135]   --->   Operation 6136 'xor' 'xor_ln135_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6137 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_30)   --->   "%and_ln135_61 = and i1 %icmp_ln134_30, i1 %xor_ln135_30" [./bf16_accl.h:135]   --->   Operation 6137 'and' 'and_ln135_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6138 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_30)   --->   "%xor_ln142_30 = xor i1 %or_ln142_62, i1 1" [./bf16_accl.h:142]   --->   Operation 6138 'xor' 'xor_ln142_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6139 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_30)   --->   "%and_ln145_30 = and i1 %icmp_ln145_30, i1 %xor_ln142_30" [./bf16_accl.h:145]   --->   Operation 6139 'and' 'and_ln145_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6140 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_30)   --->   "%or_ln145_122 = or i1 %and_ln135_61, i1 %and_ln145_30" [./bf16_accl.h:145]   --->   Operation 6140 'or' 'or_ln145_122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6141 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln145_30 = select i1 %or_ln145_122, i16 %a_bits_assign_30_load, i16 %select_ln135_30" [./bf16_accl.h:145]   --->   Operation 6141 'select' 'select_ln145_30' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 6142 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_30)   --->   "%xor_ln134_30 = xor i1 %icmp_ln134_30, i1 1" [./bf16_accl.h:134]   --->   Operation 6142 'xor' 'xor_ln134_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6143 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_30)   --->   "%and_ln142_30 = and i1 %or_ln142_30, i1 %xor_ln134_30" [./bf16_accl.h:142]   --->   Operation 6143 'and' 'and_ln142_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6144 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_30)   --->   "%select_ln142_30 = select i1 %and_ln142_30, i16 %e_b_30, i16 %select_ln145_30" [./bf16_accl.h:142]   --->   Operation 6144 'select' 'select_ln142_30' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 6145 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_30)   --->   "%xor_ln172_30 = xor i1 %or_ln172_30, i1 1" [./bf16_accl.h:172]   --->   Operation 6145 'xor' 'xor_ln172_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6146 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_30)   --->   "%and_ln207_30 = and i1 %icmp_ln207_30, i1 %xor_ln172_30" [./bf16_accl.h:207]   --->   Operation 6146 'and' 'and_ln207_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6147 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln207_30 = select i1 %and_ln207_30, i16 0, i16 %select_ln142_30" [./bf16_accl.h:207]   --->   Operation 6147 'select' 'select_ln207_30' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 6148 [1/1] (0.00ns)   --->   "%tmp_409 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_assign_31_load, i32 15" [./bf16_accl.h:127]   --->   Operation 6148 'bitselect' 'tmp_409' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 6149 [1/1] (0.00ns)   --->   "%ea_31 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %a_bits_assign_31_load, i32 7, i32 14" [./bf16_accl.h:128]   --->   Operation 6149 'partselect' 'ea_31' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 6150 [1/1] (0.00ns)   --->   "%zext_ln129_62 = zext i7 %ma_31" [./bf16_accl.h:129]   --->   Operation 6150 'zext' 'zext_ln129_62' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 6151 [1/1] (0.84ns)   --->   "%icmp_ln134_31 = icmp_eq  i8 %ea_31, i8 255" [./bf16_accl.h:134]   --->   Operation 6151 'icmp' 'icmp_ln134_31' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6152 [1/1] (0.81ns)   --->   "%icmp_ln135_31 = icmp_eq  i7 %ma_31, i7 0" [./bf16_accl.h:135]   --->   Operation 6152 'icmp' 'icmp_ln135_31' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6153 [1/1] (0.84ns)   --->   "%icmp_ln142_31 = icmp_eq  i8 %eb_31, i8 255" [./bf16_accl.h:142]   --->   Operation 6153 'icmp' 'icmp_ln142_31' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6154 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144_31)   --->   "%trunc_ln144_30 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %a_bits_assign_31_load, i32 7, i32 13" [./bf16_accl.h:144]   --->   Operation 6154 'partselect' 'trunc_ln144_30' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 6155 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144_31)   --->   "%or_ln144_61 = or i7 %trunc_ln144_30, i7 %ma_31" [./bf16_accl.h:144]   --->   Operation 6155 'or' 'or_ln144_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6156 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144_31)   --->   "%tmp_411 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_assign_31_load, i32 14" [./bf16_accl.h:144]   --->   Operation 6156 'bitselect' 'tmp_411' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 6157 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144_31)   --->   "%or_ln144_30 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_411, i7 %or_ln144_61" [./bf16_accl.h:144]   --->   Operation 6157 'bitconcatenate' 'or_ln144_30' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 6158 [1/1] (0.84ns) (out node of the LUT)   --->   "%icmp_ln144_31 = icmp_eq  i8 %or_ln144_30, i8 0" [./bf16_accl.h:144]   --->   Operation 6158 'icmp' 'icmp_ln144_31' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6159 [1/1] (0.28ns)   --->   "%or_ln142_31 = or i1 %icmp_ln142_31, i1 %icmp_ln144_31" [./bf16_accl.h:142]   --->   Operation 6159 'or' 'or_ln142_31' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6160 [1/1] (0.00ns) (grouped into LUT with out node select_ln138_31)   --->   "%xor_ln138_31 = xor i1 %tmp_409, i1 %tmp_410" [./bf16_accl.h:138]   --->   Operation 6160 'xor' 'xor_ln138_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6161 [1/1] (0.00ns) (grouped into LUT with out node select_ln138_31)   --->   "%and_ln138_62 = and i1 %icmp_ln138_31, i1 %xor_ln138_31" [./bf16_accl.h:138]   --->   Operation 6161 'and' 'and_ln138_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6162 [1/1] (0.00ns) (grouped into LUT with out node select_ln138_31)   --->   "%and_ln138_63 = and i1 %and_ln138_62, i1 %icmp_ln142_31" [./bf16_accl.h:138]   --->   Operation 6162 'and' 'and_ln138_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6163 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln138_31 = select i1 %and_ln138_63, i16 32641, i16 %a_bits_assign_31_load" [./bf16_accl.h:138]   --->   Operation 6163 'select' 'select_ln138_31' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 6164 [1/1] (0.84ns)   --->   "%icmp_ln158_62 = icmp_ne  i8 %ea_31, i8 0" [./bf16_accl.h:158]   --->   Operation 6164 'icmp' 'icmp_ln158_62' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6165 [1/1] (0.00ns)   --->   "%or_ln158_61 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %ma_31" [./bf16_accl.h:158]   --->   Operation 6165 'bitconcatenate' 'or_ln158_61' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 6166 [1/1] (0.39ns)   --->   "%select_ln158_62 = select i1 %icmp_ln158_62, i8 %or_ln158_61, i8 %zext_ln129_62" [./bf16_accl.h:158]   --->   Operation 6166 'select' 'select_ln158_62' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 6167 [1/1] (0.00ns)   --->   "%A_62 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln158_62, i8 0" [./bf16_accl.h:159]   --->   Operation 6167 'bitconcatenate' 'A_62' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 6168 [1/1] (0.00ns)   --->   "%B_62 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln158_63, i8 0" [./bf16_accl.h:159]   --->   Operation 6168 'bitconcatenate' 'B_62' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 6169 [1/1] (0.84ns)   --->   "%icmp_ln162_31 = icmp_eq  i8 %ea_31, i8 0" [./bf16_accl.h:162]   --->   Operation 6169 'icmp' 'icmp_ln162_31' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6170 [1/1] (0.39ns)   --->   "%ea1_31 = select i1 %icmp_ln162_31, i8 1, i8 %ea_31" [./bf16_accl.h:162]   --->   Operation 6170 'select' 'ea1_31' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 6171 [1/1] (0.84ns)   --->   "%icmp_ln166_31 = icmp_ult  i8 %ea1_31, i8 %eb1_31" [./bf16_accl.h:166]   --->   Operation 6171 'icmp' 'icmp_ln166_31' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6172 [1/1] (0.28ns)   --->   "%xor_ln166_31 = xor i1 %icmp_ln166_31, i1 1" [./bf16_accl.h:166]   --->   Operation 6172 'xor' 'xor_ln166_31' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6173 [1/1] (0.00ns) (grouped into LUT with out node maxe_280)   --->   "%maxe_279 = select i1 %xor_ln166_31, i8 %ea_31, i8 %eb_31" [./bf16_accl.h:166]   --->   Operation 6173 'select' 'maxe_279' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 6174 [1/1] (0.00ns)   --->   "%zext_ln167_62 = zext i8 %ea1_31" [./bf16_accl.h:167]   --->   Operation 6174 'zext' 'zext_ln167_62' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 6175 [1/1] (0.00ns)   --->   "%zext_ln167_63 = zext i8 %eb1_31" [./bf16_accl.h:167]   --->   Operation 6175 'zext' 'zext_ln167_63' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 6176 [1/1] (0.76ns)   --->   "%sub_ln167_62 = sub i9 %zext_ln167_62, i9 %zext_ln167_63" [./bf16_accl.h:167]   --->   Operation 6176 'sub' 'sub_ln167_62' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6177 [1/1] (0.76ns)   --->   "%sub_ln167_63 = sub i9 %zext_ln167_63, i9 %zext_ln167_62" [./bf16_accl.h:167]   --->   Operation 6177 'sub' 'sub_ln167_63' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6178 [1/1] (0.39ns)   --->   "%diff_31 = select i1 %xor_ln166_31, i9 %sub_ln167_62, i9 %sub_ln167_63" [./bf16_accl.h:167]   --->   Operation 6178 'select' 'diff_31' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 6179 [1/1] (0.00ns)   --->   "%sext_ln167_31 = sext i9 %diff_31" [./bf16_accl.h:167]   --->   Operation 6179 'sext' 'sext_ln167_31' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 6180 [1/1] (0.88ns)   --->   "%icmp_ln172_31 = icmp_sgt  i9 %diff_31, i9 11" [./bf16_accl.h:172]   --->   Operation 6180 'icmp' 'icmp_ln172_31' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6181 [1/1] (0.00ns) (grouped into LUT with out node select_ln172_31)   --->   "%select_ln174_31 = select i1 %xor_ln166_31, i16 %a_bits_assign_31_load, i16 %e_b_31" [./bf16_accl.h:174]   --->   Operation 6181 'select' 'select_ln174_31' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 6182 [1/1] (0.84ns)   --->   "%icmp_ln178_31 = icmp_ult  i8 %ea1_31, i8 %eb1_31" [./bf16_accl.h:178]   --->   Operation 6182 'icmp' 'icmp_ln178_31' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6183 [1/1] (0.39ns) (out node of the LUT)   --->   "%maxe_280 = select i1 %icmp_ln178_31, i8 %eb_31, i8 %maxe_279" [./bf16_accl.h:178]   --->   Operation 6183 'select' 'maxe_280' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 6184 [1/1] (0.00ns)   --->   "%zext_ln178_93 = zext i8 %maxe_280" [./bf16_accl.h:178]   --->   Operation 6184 'zext' 'zext_ln178_93' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 6185 [1/1] (0.35ns)   --->   "%B_63 = select i1 %icmp_ln178_31, i16 %A_62, i16 %B_62" [./bf16_accl.h:178]   --->   Operation 6185 'select' 'B_63' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 6186 [1/1] (0.35ns)   --->   "%A_63 = select i1 %icmp_ln178_31, i16 %B_62, i16 %A_62" [./bf16_accl.h:178]   --->   Operation 6186 'select' 'A_63' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 6187 [1/1] (0.00ns)   --->   "%zext_ln178_95 = zext i16 %A_63" [./bf16_accl.h:178]   --->   Operation 6187 'zext' 'zext_ln178_95' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 6188 [1/1] (0.17ns)   --->   "%sb_31 = select i1 %icmp_ln178_31, i1 %tmp_409, i1 %tmp_410" [./bf16_accl.h:178]   --->   Operation 6188 'select' 'sb_31' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 6189 [1/1] (0.17ns)   --->   "%sa_31 = select i1 %icmp_ln178_31, i1 %tmp_410, i1 %tmp_409" [./bf16_accl.h:178]   --->   Operation 6189 'select' 'sa_31' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 6190 [1/1] (0.00ns)   --->   "%tmp_413 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %diff_31, i32 1, i32 8" [./bf16_accl.h:182]   --->   Operation 6190 'partselect' 'tmp_413' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 6191 [1/1] (0.84ns)   --->   "%icmp_ln182_31 = icmp_slt  i8 %tmp_413, i8 1" [./bf16_accl.h:182]   --->   Operation 6191 'icmp' 'icmp_ln182_31' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6192 [1/1] (0.88ns)   --->   "%icmp_ln184_31 = icmp_eq  i9 %diff_31, i9 0" [./bf16_accl.h:184]   --->   Operation 6192 'icmp' 'icmp_ln184_31' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6193 [1/1] (0.00ns) (grouped into LUT with out node B_aln_95)   --->   "%lshr_ln184_30 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %B_63, i32 1, i32 15" [./bf16_accl.h:184]   --->   Operation 6193 'partselect' 'lshr_ln184_30' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 6194 [1/1] (0.00ns) (grouped into LUT with out node B_aln_95)   --->   "%zext_ln184_31 = zext i15 %lshr_ln184_30" [./bf16_accl.h:184]   --->   Operation 6194 'zext' 'zext_ln184_31' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 6195 [1/1] (0.00ns) (grouped into LUT with out node B_aln_95)   --->   "%B_aln_93 = select i1 %icmp_ln184_31, i16 %B_63, i16 %zext_ln184_31" [./bf16_accl.h:184]   --->   Operation 6195 'select' 'B_aln_93' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 6196 [1/1] (0.00ns) (grouped into LUT with out node add_ln191_31)   --->   "%shl_ln191_31 = shl i32 1, i32 %sext_ln167_31" [./bf16_accl.h:191]   --->   Operation 6196 'shl' 'shl_ln191_31' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6197 [1/1] (0.00ns) (grouped into LUT with out node add_ln191_31)   --->   "%trunc_ln191_31 = trunc i32 %shl_ln191_31" [./bf16_accl.h:191]   --->   Operation 6197 'trunc' 'trunc_ln191_31' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 6198 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln191_31 = add i16 %trunc_ln191_31, i16 65535" [./bf16_accl.h:191]   --->   Operation 6198 'add' 'add_ln191_31' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6199 [1/1] (0.00ns) (grouped into LUT with out node sticky_62)   --->   "%lost_31 = and i16 %add_ln191_31, i16 %B_63" [./bf16_accl.h:191]   --->   Operation 6199 'and' 'lost_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6200 [1/1] (1.10ns) (out node of the LUT)   --->   "%sticky_62 = icmp_ne  i16 %lost_31, i16 0" [./bf16_accl.h:192]   --->   Operation 6200 'icmp' 'sticky_62' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6201 [1/1] (0.00ns) (grouped into LUT with out node B_aln_95)   --->   "%sext_ln167_31cast = trunc i32 %sext_ln167_31" [./bf16_accl.h:193]   --->   Operation 6201 'trunc' 'sext_ln167_31cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 6202 [1/1] (0.00ns) (grouped into LUT with out node B_aln_95)   --->   "%B_aln_94 = lshr i16 %B_63, i16 %sext_ln167_31cast" [./bf16_accl.h:193]   --->   Operation 6202 'lshr' 'B_aln_94' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6203 [1/1] (0.90ns) (out node of the LUT)   --->   "%B_aln_95 = select i1 %icmp_ln182_31, i16 %B_aln_93, i16 %B_aln_94" [./bf16_accl.h:182]   --->   Operation 6203 'select' 'B_aln_95' <Predicate = true> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 6204 [1/1] (0.00ns)   --->   "%zext_ln181_31 = zext i16 %B_aln_95" [./bf16_accl.h:181]   --->   Operation 6204 'zext' 'zext_ln181_31' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 6205 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_31)   --->   "%xor_ln182_31 = xor i1 %icmp_ln182_31, i1 1" [./bf16_accl.h:182]   --->   Operation 6205 'xor' 'xor_ln182_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6206 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_31)   --->   "%sticky_63 = and i1 %sticky_62, i1 %xor_ln182_31" [./bf16_accl.h:182]   --->   Operation 6206 'and' 'sticky_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6207 [1/1] (0.28ns)   --->   "%xor_ln200_31 = xor i1 %sa_31, i1 %sb_31" [./bf16_accl.h:200]   --->   Operation 6207 'xor' 'xor_ln200_31' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6208 [1/1] (0.85ns)   --->   "%M_248 = add i17 %zext_ln181_31, i17 %zext_ln178_95" [./bf16_accl.h:201]   --->   Operation 6208 'add' 'M_248' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6209 [1/1] (0.00ns) (grouped into LUT with out node M_252)   --->   "%zext_ln198_62 = zext i17 %M_248" [./bf16_accl.h:198]   --->   Operation 6209 'zext' 'zext_ln198_62' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 6210 [1/1] (1.10ns)   --->   "%icmp_ln203_31 = icmp_ult  i16 %A_63, i16 %B_aln_95" [./bf16_accl.h:203]   --->   Operation 6210 'icmp' 'icmp_ln203_31' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6211 [1/1] (0.28ns)   --->   "%xor_ln203_31 = xor i1 %icmp_ln203_31, i1 1" [./bf16_accl.h:203]   --->   Operation 6211 'xor' 'xor_ln203_31' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6212 [1/1] (0.85ns)   --->   "%M_249 = sub i17 %zext_ln178_95, i17 %zext_ln181_31" [./bf16_accl.h:203]   --->   Operation 6212 'sub' 'M_249' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6213 [1/1] (0.85ns)   --->   "%M_250 = sub i17 %zext_ln181_31, i17 %zext_ln178_95" [./bf16_accl.h:204]   --->   Operation 6213 'sub' 'M_250' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6214 [1/1] (0.00ns) (grouped into LUT with out node M_252)   --->   "%M_251 = select i1 %xor_ln203_31, i17 %M_249, i17 %M_250" [./bf16_accl.h:203]   --->   Operation 6214 'select' 'M_251' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 6215 [1/1] (0.00ns) (grouped into LUT with out node M_252)   --->   "%sext_ln203_31 = sext i17 %M_251" [./bf16_accl.h:203]   --->   Operation 6215 'sext' 'sext_ln203_31' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 6216 [1/1] (0.00ns) (grouped into LUT with out node s_129)   --->   "%s_128 = select i1 %xor_ln203_31, i1 %sa_31, i1 %sb_31" [./bf16_accl.h:203]   --->   Operation 6216 'select' 's_128' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 6217 [1/1] (0.35ns) (out node of the LUT)   --->   "%M_252 = select i1 %xor_ln200_31, i18 %sext_ln203_31, i18 %zext_ln198_62" [./bf16_accl.h:200]   --->   Operation 6217 'select' 'M_252' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 6218 [1/1] (0.17ns) (out node of the LUT)   --->   "%s_129 = select i1 %xor_ln200_31, i1 %s_128, i1 %sb_31" [./bf16_accl.h:200]   --->   Operation 6218 'select' 's_129' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 6219 [1/1] (1.08ns)   --->   "%icmp_ln207_31 = icmp_eq  i18 %M_252, i18 0" [./bf16_accl.h:207]   --->   Operation 6219 'icmp' 'icmp_ln207_31' <Predicate = true> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6220 [1/1] (0.00ns)   --->   "%tmp_414 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %M_252, i32 16, i32 17" [./bf16_accl.h:217]   --->   Operation 6220 'partselect' 'tmp_414' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 6221 [1/1] (0.44ns)   --->   "%icmp_ln217_31 = icmp_ne  i2 %tmp_414, i2 0" [./bf16_accl.h:217]   --->   Operation 6221 'icmp' 'icmp_ln217_31' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6222 [1/1] (0.00ns)   --->   "%trunc_ln217_30 = partselect i17 @_ssdm_op_PartSelect.i17.i18.i32.i32, i18 %M_252, i32 1, i32 17" [./bf16_accl.h:217]   --->   Operation 6222 'partselect' 'trunc_ln217_30' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 6223 [1/1] (0.00ns)   --->   "%sext_ln217_31 = sext i17 %trunc_ln217_30" [./bf16_accl.h:217]   --->   Operation 6223 'sext' 'sext_ln217_31' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 6224 [1/1] (0.76ns)   --->   "%maxe_281 = add i9 %zext_ln178_93, i9 1" [./bf16_accl.h:217]   --->   Operation 6224 'add' 'maxe_281' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6225 [1/1] (0.39ns)   --->   "%maxe_282 = select i1 %icmp_ln217_31, i9 %maxe_281, i9 %zext_ln178_93" [./bf16_accl.h:217]   --->   Operation 6225 'select' 'maxe_282' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 6226 [1/1] (0.00ns)   --->   "%zext_ln217_31 = zext i9 %maxe_282" [./bf16_accl.h:217]   --->   Operation 6226 'zext' 'zext_ln217_31' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 6227 [1/1] (0.36ns)   --->   "%M_253 = select i1 %icmp_ln217_31, i18 %sext_ln217_31, i18 %M_252" [./bf16_accl.h:217]   --->   Operation 6227 'select' 'M_253' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 6228 [1/1] (0.00ns)   --->   "%sext_ln198_31 = sext i18 %M_253" [./bf16_accl.h:198]   --->   Operation 6228 'sext' 'sext_ln198_31' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 6229 [1/1] (0.00ns)   --->   "%zext_ln198_63 = zext i31 %sext_ln198_31" [./bf16_accl.h:198]   --->   Operation 6229 'zext' 'zext_ln198_63' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 6230 [1/1] (0.00ns) (grouped into LUT with out node M_255)   --->   "%trunc_ln198_62 = trunc i18 %M_253" [./bf16_accl.h:198]   --->   Operation 6230 'trunc' 'trunc_ln198_62' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 6231 [1/1] (0.00ns)   --->   "%tmp_415 = partselect i3 @_ssdm_op_PartSelect.i3.i18.i32.i32, i18 %M_253, i32 15, i32 17" [./bf16_accl.h:220]   --->   Operation 6231 'partselect' 'tmp_415' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 6232 [1/1] (0.58ns)   --->   "%icmp_ln220_62 = icmp_eq  i3 %tmp_415, i3 0" [./bf16_accl.h:220]   --->   Operation 6232 'icmp' 'icmp_ln220_62' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6233 [1/1] (0.88ns)   --->   "%icmp_ln220_63 = icmp_eq  i9 %maxe_282, i9 0" [./bf16_accl.h:220]   --->   Operation 6233 'icmp' 'icmp_ln220_63' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6234 [1/1] (0.00ns)   --->   "%tmp_92 = ctlz i32 @llvm.ctlz.i32, i32 %zext_ln198_63, i1 1" [./bf16_accl.h:20]   --->   Operation 6234 'ctlz' 'tmp_92' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 6235 [1/1] (1.01ns)   --->   "%lz_62 = add i32 %tmp_92, i32 4294967280" [./bf16_accl.h:221]   --->   Operation 6235 'add' 'lz_62' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6236 [1/1] (0.99ns)   --->   "%icmp_ln222_31 = icmp_sgt  i32 %lz_62, i32 0" [./bf16_accl.h:222]   --->   Operation 6236 'icmp' 'icmp_ln222_31' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6237 [1/1] (0.00ns)   --->   "%zext_ln223_31 = zext i9 %maxe_282" [./bf16_accl.h:223]   --->   Operation 6237 'zext' 'zext_ln223_31' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 6238 [1/1] (0.99ns)   --->   "%icmp_ln223_31 = icmp_slt  i32 %lz_62, i32 %zext_ln223_31" [./bf16_accl.h:223]   --->   Operation 6238 'icmp' 'icmp_ln223_31' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6239 [1/1] (0.00ns) (grouped into LUT with out node lz_63)   --->   "%xor_ln223_31 = xor i1 %icmp_ln223_31, i1 1" [./bf16_accl.h:223]   --->   Operation 6239 'xor' 'xor_ln223_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6240 [1/1] (0.44ns) (out node of the LUT)   --->   "%lz_63 = select i1 %xor_ln223_31, i32 %zext_ln223_31, i32 %lz_62" [./bf16_accl.h:223]   --->   Operation 6240 'select' 'lz_63' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 6241 [1/1] (0.00ns) (grouped into LUT with out node M_255)   --->   "%M_254 = shl i32 %zext_ln198_63, i32 %lz_63" [./bf16_accl.h:224]   --->   Operation 6241 'shl' 'M_254' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6242 [1/1] (0.00ns) (grouped into LUT with out node M_255)   --->   "%trunc_ln198_63 = trunc i32 %M_254" [./bf16_accl.h:198]   --->   Operation 6242 'trunc' 'trunc_ln198_63' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 6243 [1/1] (0.00ns)   --->   "%trunc_ln225_31 = trunc i32 %lz_63" [./bf16_accl.h:225]   --->   Operation 6243 'trunc' 'trunc_ln225_31' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 6244 [1/1] (0.85ns)   --->   "%maxe_283 = sub i16 %zext_ln217_31, i16 %trunc_ln225_31" [./bf16_accl.h:225]   --->   Operation 6244 'sub' 'maxe_283' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6245 [1/1] (0.00ns) (grouped into LUT with out node and_ln222_63)   --->   "%xor_ln220_31 = xor i1 %icmp_ln220_63, i1 1" [./bf16_accl.h:220]   --->   Operation 6245 'xor' 'xor_ln220_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6246 [1/1] (0.00ns) (grouped into LUT with out node and_ln222_63)   --->   "%and_ln222_62 = and i1 %icmp_ln222_31, i1 %xor_ln220_31" [./bf16_accl.h:222]   --->   Operation 6246 'and' 'and_ln222_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6247 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln222_63 = and i1 %and_ln222_62, i1 %icmp_ln220_62" [./bf16_accl.h:222]   --->   Operation 6247 'and' 'and_ln222_63' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6248 [1/1] (0.00ns) (grouped into LUT with out node maxe_285)   --->   "%maxe_284 = select i1 %and_ln222_63, i16 %maxe_283, i16 %zext_ln217_31" [./bf16_accl.h:222]   --->   Operation 6248 'select' 'maxe_284' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 6249 [1/1] (0.00ns) (grouped into LUT with out node maxe_285)   --->   "%and_ln220_31 = and i1 %icmp_ln220_62, i1 %icmp_ln220_63" [./bf16_accl.h:220]   --->   Operation 6249 'and' 'and_ln220_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6250 [1/1] (0.35ns) (out node of the LUT)   --->   "%maxe_285 = select i1 %and_ln220_31, i16 0, i16 %maxe_284" [./bf16_accl.h:220]   --->   Operation 6250 'select' 'maxe_285' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 6251 [1/1] (1.38ns) (out node of the LUT)   --->   "%M_255 = select i1 %and_ln222_63, i16 %trunc_ln198_63, i16 %trunc_ln198_62" [./bf16_accl.h:222]   --->   Operation 6251 'select' 'M_255' <Predicate = true> <Delay = 1.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 6252 [1/1] (0.00ns) (grouped into LUT with out node round_up_96)   --->   "%round_up_94 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_255, i32 8" [./bf16_accl.h:230]   --->   Operation 6252 'bitselect' 'round_up_94' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 6253 [1/1] (0.00ns)   --->   "%frac_keep_31 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %M_255, i32 8, i32 15" [./bf16_accl.h:230]   --->   Operation 6253 'partselect' 'frac_keep_31' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 6254 [1/1] (0.00ns)   --->   "%trunc_ln231_30 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %M_255, i32 8, i32 14" [./bf16_accl.h:231]   --->   Operation 6254 'partselect' 'trunc_ln231_30' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 6255 [1/1] (0.00ns)   --->   "%zext_ln231_31 = zext i8 %frac_keep_31" [./bf16_accl.h:231]   --->   Operation 6255 'zext' 'zext_ln231_31' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 6256 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_31)   --->   "%tmp_188 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %sticky_63" [./bf16_accl.h:240]   --->   Operation 6256 'bitconcatenate' 'tmp_188' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 6257 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_31)   --->   "%trunc_ln240_31 = trunc i16 %M_255" [./bf16_accl.h:240]   --->   Operation 6257 'trunc' 'trunc_ln240_31' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 6258 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_31)   --->   "%or_ln240_92 = or i2 %trunc_ln240_31, i2 %tmp_188" [./bf16_accl.h:240]   --->   Operation 6258 'or' 'or_ln240_92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6259 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_31)   --->   "%tmp_417 = partselect i5 @_ssdm_op_PartSelect.i5.i16.i32.i32, i16 %M_255, i32 2, i32 6" [./bf16_accl.h:240]   --->   Operation 6259 'partselect' 'tmp_417' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 6260 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240_31)   --->   "%or_ln240_30 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %tmp_417, i2 %or_ln240_92" [./bf16_accl.h:240]   --->   Operation 6260 'bitconcatenate' 'or_ln240_30' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 6261 [1/1] (0.81ns) (out node of the LUT)   --->   "%icmp_ln240_31 = icmp_ne  i7 %or_ln240_30, i7 0" [./bf16_accl.h:240]   --->   Operation 6261 'icmp' 'icmp_ln240_31' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6262 [1/1] (0.00ns) (grouped into LUT with out node round_up_96)   --->   "%round_up_95 = or i1 %icmp_ln240_31, i1 %round_up_94" [./bf16_accl.h:240]   --->   Operation 6262 'or' 'round_up_95' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6263 [1/1] (0.00ns) (grouped into LUT with out node round_up_96)   --->   "%tmp_418 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_255, i32 7" [./bf16_accl.h:244]   --->   Operation 6263 'bitselect' 'tmp_418' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 6264 [1/1] (0.28ns) (out node of the LUT)   --->   "%round_up_96 = and i1 %round_up_95, i1 %tmp_418" [./bf16_accl.h:244]   --->   Operation 6264 'and' 'round_up_96' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6265 [1/1] (0.00ns)   --->   "%zext_ln238_31 = zext i1 %round_up_96" [./bf16_accl.h:238]   --->   Operation 6265 'zext' 'zext_ln238_31' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 6266 [1/1] (0.00ns)   --->   "%zext_ln244_62 = zext i1 %round_up_96" [./bf16_accl.h:244]   --->   Operation 6266 'zext' 'zext_ln244_62' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 6267 [1/1] (0.00ns)   --->   "%zext_ln244_63 = zext i1 %round_up_96" [./bf16_accl.h:244]   --->   Operation 6267 'zext' 'zext_ln244_63' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 6268 [1/1] (0.76ns)   --->   "%rounded_31 = add i9 %zext_ln238_31, i9 %zext_ln231_31" [./bf16_accl.h:244]   --->   Operation 6268 'add' 'rounded_31' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6269 [1/1] (0.76ns)   --->   "%add_ln244_32 = add i8 %zext_ln244_63, i8 %frac_keep_31" [./bf16_accl.h:244]   --->   Operation 6269 'add' 'add_ln244_32' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6270 [1/1] (0.00ns)   --->   "%tmp_419 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %rounded_31, i32 8" [./bf16_accl.h:247]   --->   Operation 6270 'bitselect' 'tmp_419' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 6271 [1/1] (0.85ns)   --->   "%maxe_286 = add i16 %maxe_285, i16 1" [./bf16_accl.h:247]   --->   Operation 6271 'add' 'maxe_286' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6272 [1/1] (0.35ns)   --->   "%maxe_287 = select i1 %tmp_419, i16 %maxe_286, i16 %maxe_285" [./bf16_accl.h:247]   --->   Operation 6272 'select' 'maxe_287' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 6273 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_63)   --->   "%trunc_ln247_30 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %add_ln244_32, i32 1, i32 7" [./bf16_accl.h:247]   --->   Operation 6273 'partselect' 'trunc_ln247_30' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 6274 [1/1] (0.77ns)   --->   "%add_ln247_62 = add i7 %zext_ln244_62, i7 %trunc_ln231_30" [./bf16_accl.h:247]   --->   Operation 6274 'add' 'add_ln247_62' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6275 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_63)   --->   "%m7_31 = select i1 %tmp_419, i7 %trunc_ln247_30, i7 %add_ln247_62" [./bf16_accl.h:247]   --->   Operation 6275 'select' 'm7_31' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 6276 [1/1] (1.10ns)   --->   "%icmp_ln250_31 = icmp_ugt  i16 %maxe_287, i16 254" [./bf16_accl.h:250]   --->   Operation 6276 'icmp' 'icmp_ln250_31' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6277 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_31)   --->   "%shl_ln23_60 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i15, i1 %s_129, i15 0" [./bf16_accl.h:23]   --->   Operation 6277 'bitconcatenate' 'shl_ln23_60' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 6278 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_31)   --->   "%or_ln23_62 = or i16 %shl_ln23_60, i16 32640" [./bf16_accl.h:23]   --->   Operation 6278 'or' 'or_ln23_62' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 6279 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_63)   --->   "%shl_ln23_61 = shl i16 %maxe_287, i16 7" [./bf16_accl.h:23]   --->   Operation 6279 'shl' 'shl_ln23_61' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 6280 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_63)   --->   "%tmp227 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i8.i7, i1 %s_129, i8 0, i7 %m7_31" [./bf16_accl.h:23]   --->   Operation 6280 'bitconcatenate' 'tmp227' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 6281 [1/1] (0.36ns) (out node of the LUT)   --->   "%or_ln23_63 = or i16 %tmp227, i16 %shl_ln23_61" [./bf16_accl.h:23]   --->   Operation 6281 'or' 'or_ln23_63' <Predicate = true> <Delay = 0.36> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6282 [1/1] (0.28ns)   --->   "%or_ln142_63 = or i1 %icmp_ln134_31, i1 %or_ln142_31" [./bf16_accl.h:142]   --->   Operation 6282 'or' 'or_ln142_63' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6283 [1/1] (0.28ns)   --->   "%or_ln145_124 = or i1 %or_ln142_63, i1 %icmp_ln145_31" [./bf16_accl.h:145]   --->   Operation 6283 'or' 'or_ln145_124' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6284 [1/1] (0.00ns) (grouped into LUT with out node select_ln172_31)   --->   "%xor_ln145_31 = xor i1 %or_ln145_124, i1 1" [./bf16_accl.h:145]   --->   Operation 6284 'xor' 'xor_ln145_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6285 [1/1] (0.00ns) (grouped into LUT with out node select_ln172_31)   --->   "%and_ln172_31 = and i1 %icmp_ln172_31, i1 %xor_ln145_31" [./bf16_accl.h:172]   --->   Operation 6285 'and' 'and_ln172_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6286 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln172_31 = select i1 %and_ln172_31, i16 %select_ln174_31, i16 %or_ln23_63" [./bf16_accl.h:172]   --->   Operation 6286 'select' 'select_ln172_31' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 6287 [1/1] (0.28ns)   --->   "%or_ln172_31 = or i1 %or_ln145_124, i1 %icmp_ln172_31" [./bf16_accl.h:172]   --->   Operation 6287 'or' 'or_ln172_31' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6288 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_31)   --->   "%or_ln207_31 = or i1 %or_ln172_31, i1 %icmp_ln207_31" [./bf16_accl.h:207]   --->   Operation 6288 'or' 'or_ln207_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6289 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_31)   --->   "%xor_ln207_31 = xor i1 %or_ln207_31, i1 1" [./bf16_accl.h:207]   --->   Operation 6289 'xor' 'xor_ln207_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6290 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_31)   --->   "%and_ln250_31 = and i1 %icmp_ln250_31, i1 %xor_ln207_31" [./bf16_accl.h:250]   --->   Operation 6290 'and' 'and_ln250_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6291 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln250_31 = select i1 %and_ln250_31, i16 %or_ln23_62, i16 %select_ln172_31" [./bf16_accl.h:250]   --->   Operation 6291 'select' 'select_ln250_31' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 6292 [1/1] (0.00ns) (grouped into LUT with out node select_ln135_31)   --->   "%and_ln135_62 = and i1 %icmp_ln134_31, i1 %icmp_ln135_31" [./bf16_accl.h:135]   --->   Operation 6292 'and' 'and_ln135_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6293 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln135_31 = select i1 %and_ln135_62, i16 %select_ln138_31, i16 %select_ln250_31" [./bf16_accl.h:135]   --->   Operation 6293 'select' 'select_ln135_31' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 6294 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_31)   --->   "%xor_ln135_31 = xor i1 %icmp_ln135_31, i1 1" [./bf16_accl.h:135]   --->   Operation 6294 'xor' 'xor_ln135_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6295 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_31)   --->   "%and_ln135_63 = and i1 %icmp_ln134_31, i1 %xor_ln135_31" [./bf16_accl.h:135]   --->   Operation 6295 'and' 'and_ln135_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6296 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_31)   --->   "%xor_ln142_31 = xor i1 %or_ln142_63, i1 1" [./bf16_accl.h:142]   --->   Operation 6296 'xor' 'xor_ln142_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6297 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_31)   --->   "%and_ln145_31 = and i1 %icmp_ln145_31, i1 %xor_ln142_31" [./bf16_accl.h:145]   --->   Operation 6297 'and' 'and_ln145_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6298 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_31)   --->   "%or_ln145_125 = or i1 %and_ln135_63, i1 %and_ln145_31" [./bf16_accl.h:145]   --->   Operation 6298 'or' 'or_ln145_125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6299 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln145_31 = select i1 %or_ln145_125, i16 %a_bits_assign_31_load, i16 %select_ln135_31" [./bf16_accl.h:145]   --->   Operation 6299 'select' 'select_ln145_31' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 6300 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_31)   --->   "%xor_ln134_31 = xor i1 %icmp_ln134_31, i1 1" [./bf16_accl.h:134]   --->   Operation 6300 'xor' 'xor_ln134_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6301 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_31)   --->   "%and_ln142_31 = and i1 %or_ln142_31, i1 %xor_ln134_31" [./bf16_accl.h:142]   --->   Operation 6301 'and' 'and_ln142_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6302 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_31)   --->   "%select_ln142_31 = select i1 %and_ln142_31, i16 %e_b_31, i16 %select_ln145_31" [./bf16_accl.h:142]   --->   Operation 6302 'select' 'select_ln142_31' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 6303 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_31)   --->   "%xor_ln172_31 = xor i1 %or_ln172_31, i1 1" [./bf16_accl.h:172]   --->   Operation 6303 'xor' 'xor_ln172_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6304 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_31)   --->   "%and_ln207_31 = and i1 %icmp_ln207_31, i1 %xor_ln172_31" [./bf16_accl.h:207]   --->   Operation 6304 'and' 'and_ln207_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 6305 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln207_31 = select i1 %and_ln207_31, i16 0, i16 %select_ln142_31" [./bf16_accl.h:207]   --->   Operation 6305 'select' 'select_ln207_31' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 6306 [1/1] (0.42ns)   --->   "%store_ln994 = store i16 %select_ln207_31, i16 %a_bits_assign_31" [activation_accelerator.cpp:994]   --->   Operation 6306 'store' 'store_ln994' <Predicate = true> <Delay = 0.42>
ST_13 : Operation 6307 [1/1] (0.42ns)   --->   "%store_ln994 = store i16 %select_ln207_30, i16 %a_bits_assign_30" [activation_accelerator.cpp:994]   --->   Operation 6307 'store' 'store_ln994' <Predicate = true> <Delay = 0.42>
ST_13 : Operation 6308 [1/1] (0.42ns)   --->   "%store_ln994 = store i16 %select_ln207_29, i16 %a_bits_assign_29" [activation_accelerator.cpp:994]   --->   Operation 6308 'store' 'store_ln994' <Predicate = true> <Delay = 0.42>
ST_13 : Operation 6309 [1/1] (0.42ns)   --->   "%store_ln994 = store i16 %select_ln207_28, i16 %a_bits_assign_28" [activation_accelerator.cpp:994]   --->   Operation 6309 'store' 'store_ln994' <Predicate = true> <Delay = 0.42>
ST_13 : Operation 6310 [1/1] (0.42ns)   --->   "%store_ln994 = store i16 %select_ln207_27, i16 %a_bits_assign_27" [activation_accelerator.cpp:994]   --->   Operation 6310 'store' 'store_ln994' <Predicate = true> <Delay = 0.42>
ST_13 : Operation 6311 [1/1] (0.42ns)   --->   "%store_ln994 = store i16 %select_ln207_26, i16 %a_bits_assign_26" [activation_accelerator.cpp:994]   --->   Operation 6311 'store' 'store_ln994' <Predicate = true> <Delay = 0.42>
ST_13 : Operation 6312 [1/1] (0.42ns)   --->   "%store_ln994 = store i16 %select_ln207_25, i16 %a_bits_assign_25" [activation_accelerator.cpp:994]   --->   Operation 6312 'store' 'store_ln994' <Predicate = true> <Delay = 0.42>
ST_13 : Operation 6313 [1/1] (0.42ns)   --->   "%store_ln994 = store i16 %select_ln207_24, i16 %a_bits_assign_24" [activation_accelerator.cpp:994]   --->   Operation 6313 'store' 'store_ln994' <Predicate = true> <Delay = 0.42>
ST_13 : Operation 6314 [1/1] (0.42ns)   --->   "%store_ln994 = store i16 %select_ln207_23, i16 %a_bits_assign_23" [activation_accelerator.cpp:994]   --->   Operation 6314 'store' 'store_ln994' <Predicate = true> <Delay = 0.42>
ST_13 : Operation 6315 [1/1] (0.42ns)   --->   "%store_ln994 = store i16 %select_ln207_22, i16 %a_bits_assign_22" [activation_accelerator.cpp:994]   --->   Operation 6315 'store' 'store_ln994' <Predicate = true> <Delay = 0.42>
ST_13 : Operation 6316 [1/1] (0.42ns)   --->   "%store_ln994 = store i16 %select_ln207_21, i16 %a_bits_assign_21" [activation_accelerator.cpp:994]   --->   Operation 6316 'store' 'store_ln994' <Predicate = true> <Delay = 0.42>
ST_13 : Operation 6317 [1/1] (0.42ns)   --->   "%store_ln994 = store i16 %select_ln207_20, i16 %a_bits_assign_20" [activation_accelerator.cpp:994]   --->   Operation 6317 'store' 'store_ln994' <Predicate = true> <Delay = 0.42>
ST_13 : Operation 6318 [1/1] (0.42ns)   --->   "%store_ln994 = store i16 %select_ln207_19, i16 %a_bits_assign_19" [activation_accelerator.cpp:994]   --->   Operation 6318 'store' 'store_ln994' <Predicate = true> <Delay = 0.42>
ST_13 : Operation 6319 [1/1] (0.42ns)   --->   "%store_ln994 = store i16 %select_ln207_18, i16 %a_bits_assign_18" [activation_accelerator.cpp:994]   --->   Operation 6319 'store' 'store_ln994' <Predicate = true> <Delay = 0.42>
ST_13 : Operation 6320 [1/1] (0.42ns)   --->   "%store_ln994 = store i16 %select_ln207_17, i16 %a_bits_assign_17" [activation_accelerator.cpp:994]   --->   Operation 6320 'store' 'store_ln994' <Predicate = true> <Delay = 0.42>
ST_13 : Operation 6321 [1/1] (0.42ns)   --->   "%store_ln994 = store i16 %select_ln207_16, i16 %a_bits_assign_16" [activation_accelerator.cpp:994]   --->   Operation 6321 'store' 'store_ln994' <Predicate = true> <Delay = 0.42>
ST_13 : Operation 6322 [1/1] (0.42ns)   --->   "%store_ln994 = store i16 %select_ln207_15, i16 %a_bits_assign_15" [activation_accelerator.cpp:994]   --->   Operation 6322 'store' 'store_ln994' <Predicate = true> <Delay = 0.42>
ST_13 : Operation 6323 [1/1] (0.42ns)   --->   "%store_ln994 = store i16 %select_ln207_14, i16 %a_bits_assign_14" [activation_accelerator.cpp:994]   --->   Operation 6323 'store' 'store_ln994' <Predicate = true> <Delay = 0.42>
ST_13 : Operation 6324 [1/1] (0.42ns)   --->   "%store_ln994 = store i16 %select_ln207_13, i16 %a_bits_assign_13" [activation_accelerator.cpp:994]   --->   Operation 6324 'store' 'store_ln994' <Predicate = true> <Delay = 0.42>
ST_13 : Operation 6325 [1/1] (0.42ns)   --->   "%store_ln994 = store i16 %select_ln207_12, i16 %a_bits_assign_12" [activation_accelerator.cpp:994]   --->   Operation 6325 'store' 'store_ln994' <Predicate = true> <Delay = 0.42>
ST_13 : Operation 6326 [1/1] (0.42ns)   --->   "%store_ln994 = store i16 %select_ln207_11, i16 %a_bits_assign_11" [activation_accelerator.cpp:994]   --->   Operation 6326 'store' 'store_ln994' <Predicate = true> <Delay = 0.42>
ST_13 : Operation 6327 [1/1] (0.42ns)   --->   "%store_ln994 = store i16 %select_ln207_10, i16 %a_bits_assign_10" [activation_accelerator.cpp:994]   --->   Operation 6327 'store' 'store_ln994' <Predicate = true> <Delay = 0.42>
ST_13 : Operation 6328 [1/1] (0.42ns)   --->   "%store_ln994 = store i16 %select_ln207_9, i16 %a_bits_assign_9" [activation_accelerator.cpp:994]   --->   Operation 6328 'store' 'store_ln994' <Predicate = true> <Delay = 0.42>
ST_13 : Operation 6329 [1/1] (0.42ns)   --->   "%store_ln994 = store i16 %select_ln207_8, i16 %a_bits_assign_8" [activation_accelerator.cpp:994]   --->   Operation 6329 'store' 'store_ln994' <Predicate = true> <Delay = 0.42>
ST_13 : Operation 6330 [1/1] (0.42ns)   --->   "%store_ln994 = store i16 %select_ln207_7, i16 %a_bits_assign_7" [activation_accelerator.cpp:994]   --->   Operation 6330 'store' 'store_ln994' <Predicate = true> <Delay = 0.42>
ST_13 : Operation 6331 [1/1] (0.42ns)   --->   "%store_ln994 = store i16 %select_ln207_6, i16 %a_bits_assign_6" [activation_accelerator.cpp:994]   --->   Operation 6331 'store' 'store_ln994' <Predicate = true> <Delay = 0.42>
ST_13 : Operation 6332 [1/1] (0.42ns)   --->   "%store_ln994 = store i16 %select_ln207_5, i16 %a_bits_assign_5" [activation_accelerator.cpp:994]   --->   Operation 6332 'store' 'store_ln994' <Predicate = true> <Delay = 0.42>
ST_13 : Operation 6333 [1/1] (0.42ns)   --->   "%store_ln994 = store i16 %select_ln207_4, i16 %a_bits_assign_4" [activation_accelerator.cpp:994]   --->   Operation 6333 'store' 'store_ln994' <Predicate = true> <Delay = 0.42>
ST_13 : Operation 6334 [1/1] (0.42ns)   --->   "%store_ln994 = store i16 %select_ln207_3, i16 %a_bits_assign_3" [activation_accelerator.cpp:994]   --->   Operation 6334 'store' 'store_ln994' <Predicate = true> <Delay = 0.42>
ST_13 : Operation 6335 [1/1] (0.42ns)   --->   "%store_ln994 = store i16 %select_ln207_2, i16 %a_bits_assign_2" [activation_accelerator.cpp:994]   --->   Operation 6335 'store' 'store_ln994' <Predicate = true> <Delay = 0.42>
ST_13 : Operation 6336 [1/1] (0.42ns)   --->   "%store_ln994 = store i16 %select_ln207_1, i16 %a_bits_assign_1" [activation_accelerator.cpp:994]   --->   Operation 6336 'store' 'store_ln994' <Predicate = true> <Delay = 0.42>
ST_13 : Operation 6337 [1/1] (0.42ns)   --->   "%store_ln994 = store i16 %select_ln207, i16 %a_bits_assign" [activation_accelerator.cpp:994]   --->   Operation 6337 'store' 'store_ln994' <Predicate = true> <Delay = 0.42>
ST_13 : Operation 6338 [1/1] (0.00ns)   --->   "%br_ln994 = br void %for.inc110.31" [activation_accelerator.cpp:994]   --->   Operation 6338 'br' 'br_ln994' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.53ns
The critical path consists of the following:
	'alloca' operation ('idx') [114]  (0 ns)
	'load' operation ('i', activation_accelerator.cpp:994) on local variable 'idx' [183]  (0 ns)
	'add' operation ('add_ln994', activation_accelerator.cpp:994) [6020]  (0.853 ns)
	'store' operation ('store_ln994', activation_accelerator.cpp:994) of variable 'add_ln994', activation_accelerator.cpp:994 on local variable 'idx' [6021]  (0.427 ns)
	blocking operation 0.249 ns on control path)

 <State 2>: 7.67ns
The critical path consists of the following:
	'load' operation ('x_0_load', activation_accelerator.cpp:1003) on array 'x_0' [257]  (1.24 ns)
	'fsub' operation ('x', activation_accelerator.cpp:1003) [258]  (6.44 ns)

 <State 3>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('x', activation_accelerator.cpp:1003) [258]  (6.44 ns)

 <State 4>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('x', activation_accelerator.cpp:1003) [258]  (6.44 ns)

 <State 5>: 11.4ns
The critical path consists of the following:
	'fsub' operation ('x', activation_accelerator.cpp:1003) [258]  (6.44 ns)
	'fexp' operation ('ex', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17) [259]  (4.91 ns)

 <State 6>: 4.91ns
The critical path consists of the following:
	'fexp' operation ('ex', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17) [259]  (4.91 ns)

 <State 7>: 4.91ns
The critical path consists of the following:
	'fexp' operation ('ex', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17) [259]  (4.91 ns)

 <State 8>: 4.91ns
The critical path consists of the following:
	'fexp' operation ('ex', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17) [259]  (4.91 ns)

 <State 9>: 4.91ns
The critical path consists of the following:
	'fexp' operation ('ex', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17) [259]  (4.91 ns)

 <State 10>: 4.91ns
The critical path consists of the following:
	'fexp' operation ('ex', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17) [259]  (4.91 ns)

 <State 11>: 4.91ns
The critical path consists of the following:
	'fexp' operation ('ex', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17) [259]  (4.91 ns)

 <State 12>: 10.2ns
The critical path consists of the following:
	'fexp' operation ('ex', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17) [259]  (4.91 ns)
	'call' operation ('e_b', activation_accelerator.cpp:1014) to 'f32_to_bf16_rne' [452]  (4.02 ns)
	'icmp' operation ('icmp_ln158_1', ./bf16_accl.h:158) [481]  (0.849 ns)
	'select' operation ('select_ln158_1', ./bf16_accl.h:158) [485]  (0.393 ns)

 <State 13>: 16.1ns
The critical path consists of the following:
	'load' operation ('a_bits_assign_31_load', ./bf16_accl.h:144) on local variable 'a_bits' [219]  (0 ns)
	'icmp' operation ('icmp_ln162_31', ./bf16_accl.h:162) [5881]  (0.849 ns)
	'select' operation ('ea1', ./bf16_accl.h:162) [5882]  (0.393 ns)
	'icmp' operation ('icmp_ln166_31', ./bf16_accl.h:166) [5885]  (0.849 ns)
	'xor' operation ('xor_ln166_31', ./bf16_accl.h:166) [5886]  (0.287 ns)
	'select' operation ('diff', ./bf16_accl.h:167) [5892]  (0.398 ns)
	'icmp' operation ('icmp_ln184_31', ./bf16_accl.h:184) [5906]  (0.881 ns)
	'select' operation ('B_aln', ./bf16_accl.h:184) [5909]  (0 ns)
	'select' operation ('B_aln', ./bf16_accl.h:182) [5917]  (0.904 ns)
	'icmp' operation ('icmp_ln203_31', ./bf16_accl.h:203) [5924]  (1.1 ns)
	'xor' operation ('xor_ln203_31', ./bf16_accl.h:203) [5925]  (0.287 ns)
	'select' operation ('M', ./bf16_accl.h:203) [5928]  (0 ns)
	'select' operation ('M', ./bf16_accl.h:200) [5931]  (0.358 ns)
	'icmp' operation ('icmp_ln217_31', ./bf16_accl.h:217) [5935]  (0.446 ns)
	'select' operation ('M', ./bf16_accl.h:217) [5941]  (0.36 ns)
	'ctlz' operation ('tmp_92', ./bf16_accl.h:20) [5948]  (0 ns)
	'add' operation ('lz', ./bf16_accl.h:221) [5949]  (1.02 ns)
	'icmp' operation ('icmp_ln223_31', ./bf16_accl.h:223) [5952]  (0.991 ns)
	'xor' operation ('xor_ln223_31', ./bf16_accl.h:223) [5953]  (0 ns)
	'select' operation ('lz', ./bf16_accl.h:223) [5954]  (0.449 ns)
	'shl' operation ('M', ./bf16_accl.h:224) [5955]  (0 ns)
	'select' operation ('M', ./bf16_accl.h:222) [5965]  (1.39 ns)
	'or' operation ('or_ln240_92', ./bf16_accl.h:240) [5972]  (0 ns)
	'icmp' operation ('icmp_ln240_31', ./bf16_accl.h:240) [5975]  (0.817 ns)
	'or' operation ('round_up', ./bf16_accl.h:240) [5976]  (0 ns)
	'and' operation ('round_up', ./bf16_accl.h:244) [5978]  (0.287 ns)
	'add' operation ('rounded', ./bf16_accl.h:244) [5982]  (0.765 ns)
	'select' operation ('maxe', ./bf16_accl.h:247) [5986]  (0.357 ns)
	'icmp' operation ('icmp_ln250_31', ./bf16_accl.h:250) [5990]  (1.1 ns)
	'and' operation ('and_ln250_31', ./bf16_accl.h:250) [6004]  (0 ns)
	'select' operation ('select_ln250_31', ./bf16_accl.h:250) [6005]  (0.357 ns)
	'select' operation ('select_ln135_31', ./bf16_accl.h:135) [6007]  (0.357 ns)
	'select' operation ('select_ln145_31', ./bf16_accl.h:145) [6013]  (0.357 ns)
	'select' operation ('select_ln142_31', ./bf16_accl.h:142) [6016]  (0 ns)
	'select' operation ('select_ln207_31', ./bf16_accl.h:207) [6019]  (0.357 ns)
	'store' operation ('store_ln994', activation_accelerator.cpp:994) of variable 'select_ln207_31', ./bf16_accl.h:207 on local variable 'a_bits' [6022]  (0.427 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
