# Veritune

__A digital phase vocoder in Verilog__

## Authors
* Chris Li
* Grayson Smith
* Carey Zhang

## Building
This project targets the Nexys-2, a Spartan 3E board.

## Parts
* A radix-2 decimation-in-time FFT in Verilog
* A phase vocoder in MATLAB

Full source on [Github](https://github.com/unregistered/veritune)