
Drone_V1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000090d8  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000005c  08009260  08009260  0000a260  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080092bc  080092bc  0000b05c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080092bc  080092bc  0000a2bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080092c4  080092c4  0000b05c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080092c4  080092c4  0000a2c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080092c8  080092c8  0000a2c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  080092cc  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000b05c  2**0
                  CONTENTS
 10 .bss          0000082c  2000005c  2000005c  0000b05c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000888  20000888  0000b05c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000b05c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00012579  00000000  00000000  0000b08c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000269d  00000000  00000000  0001d605  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000010e8  00000000  00000000  0001fca8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000d65  00000000  00000000  00020d90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00021ce5  00000000  00000000  00021af5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000145f8  00000000  00000000  000437da  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cea7d  00000000  00000000  00057dd2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0012684f  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004abc  00000000  00000000  00126894  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000007a  00000000  00000000  0012b350  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000005c 	.word	0x2000005c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08009248 	.word	0x08009248

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000060 	.word	0x20000060
 80001c4:	08009248 	.word	0x08009248

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	@ 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	3c01      	subs	r4, #1
 8000304:	bf28      	it	cs
 8000306:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800030a:	d2e9      	bcs.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_d2f>:
 8000540:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000544:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000548:	bf24      	itt	cs
 800054a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 800054e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000552:	d90d      	bls.n	8000570 <__aeabi_d2f+0x30>
 8000554:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000558:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 800055c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000560:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000564:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000568:	bf08      	it	eq
 800056a:	f020 0001 	biceq.w	r0, r0, #1
 800056e:	4770      	bx	lr
 8000570:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000574:	d121      	bne.n	80005ba <__aeabi_d2f+0x7a>
 8000576:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 800057a:	bfbc      	itt	lt
 800057c:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000580:	4770      	bxlt	lr
 8000582:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000586:	ea4f 5252 	mov.w	r2, r2, lsr #21
 800058a:	f1c2 0218 	rsb	r2, r2, #24
 800058e:	f1c2 0c20 	rsb	ip, r2, #32
 8000592:	fa10 f30c 	lsls.w	r3, r0, ip
 8000596:	fa20 f002 	lsr.w	r0, r0, r2
 800059a:	bf18      	it	ne
 800059c:	f040 0001 	orrne.w	r0, r0, #1
 80005a0:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80005a4:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80005a8:	fa03 fc0c 	lsl.w	ip, r3, ip
 80005ac:	ea40 000c 	orr.w	r0, r0, ip
 80005b0:	fa23 f302 	lsr.w	r3, r3, r2
 80005b4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80005b8:	e7cc      	b.n	8000554 <__aeabi_d2f+0x14>
 80005ba:	ea7f 5362 	mvns.w	r3, r2, asr #21
 80005be:	d107      	bne.n	80005d0 <__aeabi_d2f+0x90>
 80005c0:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 80005c4:	bf1e      	ittt	ne
 80005c6:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 80005ca:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 80005ce:	4770      	bxne	lr
 80005d0:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 80005d4:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80005d8:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80005dc:	4770      	bx	lr
 80005de:	bf00      	nop

080005e0 <__aeabi_uldivmod>:
 80005e0:	b953      	cbnz	r3, 80005f8 <__aeabi_uldivmod+0x18>
 80005e2:	b94a      	cbnz	r2, 80005f8 <__aeabi_uldivmod+0x18>
 80005e4:	2900      	cmp	r1, #0
 80005e6:	bf08      	it	eq
 80005e8:	2800      	cmpeq	r0, #0
 80005ea:	bf1c      	itt	ne
 80005ec:	f04f 31ff 	movne.w	r1, #4294967295
 80005f0:	f04f 30ff 	movne.w	r0, #4294967295
 80005f4:	f000 b988 	b.w	8000908 <__aeabi_idiv0>
 80005f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80005fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000600:	f000 f806 	bl	8000610 <__udivmoddi4>
 8000604:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000608:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800060c:	b004      	add	sp, #16
 800060e:	4770      	bx	lr

08000610 <__udivmoddi4>:
 8000610:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000614:	9d08      	ldr	r5, [sp, #32]
 8000616:	468e      	mov	lr, r1
 8000618:	4604      	mov	r4, r0
 800061a:	4688      	mov	r8, r1
 800061c:	2b00      	cmp	r3, #0
 800061e:	d14a      	bne.n	80006b6 <__udivmoddi4+0xa6>
 8000620:	428a      	cmp	r2, r1
 8000622:	4617      	mov	r7, r2
 8000624:	d962      	bls.n	80006ec <__udivmoddi4+0xdc>
 8000626:	fab2 f682 	clz	r6, r2
 800062a:	b14e      	cbz	r6, 8000640 <__udivmoddi4+0x30>
 800062c:	f1c6 0320 	rsb	r3, r6, #32
 8000630:	fa01 f806 	lsl.w	r8, r1, r6
 8000634:	fa20 f303 	lsr.w	r3, r0, r3
 8000638:	40b7      	lsls	r7, r6
 800063a:	ea43 0808 	orr.w	r8, r3, r8
 800063e:	40b4      	lsls	r4, r6
 8000640:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000644:	fa1f fc87 	uxth.w	ip, r7
 8000648:	fbb8 f1fe 	udiv	r1, r8, lr
 800064c:	0c23      	lsrs	r3, r4, #16
 800064e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000652:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000656:	fb01 f20c 	mul.w	r2, r1, ip
 800065a:	429a      	cmp	r2, r3
 800065c:	d909      	bls.n	8000672 <__udivmoddi4+0x62>
 800065e:	18fb      	adds	r3, r7, r3
 8000660:	f101 30ff 	add.w	r0, r1, #4294967295
 8000664:	f080 80ea 	bcs.w	800083c <__udivmoddi4+0x22c>
 8000668:	429a      	cmp	r2, r3
 800066a:	f240 80e7 	bls.w	800083c <__udivmoddi4+0x22c>
 800066e:	3902      	subs	r1, #2
 8000670:	443b      	add	r3, r7
 8000672:	1a9a      	subs	r2, r3, r2
 8000674:	b2a3      	uxth	r3, r4
 8000676:	fbb2 f0fe 	udiv	r0, r2, lr
 800067a:	fb0e 2210 	mls	r2, lr, r0, r2
 800067e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000682:	fb00 fc0c 	mul.w	ip, r0, ip
 8000686:	459c      	cmp	ip, r3
 8000688:	d909      	bls.n	800069e <__udivmoddi4+0x8e>
 800068a:	18fb      	adds	r3, r7, r3
 800068c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000690:	f080 80d6 	bcs.w	8000840 <__udivmoddi4+0x230>
 8000694:	459c      	cmp	ip, r3
 8000696:	f240 80d3 	bls.w	8000840 <__udivmoddi4+0x230>
 800069a:	443b      	add	r3, r7
 800069c:	3802      	subs	r0, #2
 800069e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80006a2:	eba3 030c 	sub.w	r3, r3, ip
 80006a6:	2100      	movs	r1, #0
 80006a8:	b11d      	cbz	r5, 80006b2 <__udivmoddi4+0xa2>
 80006aa:	40f3      	lsrs	r3, r6
 80006ac:	2200      	movs	r2, #0
 80006ae:	e9c5 3200 	strd	r3, r2, [r5]
 80006b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80006b6:	428b      	cmp	r3, r1
 80006b8:	d905      	bls.n	80006c6 <__udivmoddi4+0xb6>
 80006ba:	b10d      	cbz	r5, 80006c0 <__udivmoddi4+0xb0>
 80006bc:	e9c5 0100 	strd	r0, r1, [r5]
 80006c0:	2100      	movs	r1, #0
 80006c2:	4608      	mov	r0, r1
 80006c4:	e7f5      	b.n	80006b2 <__udivmoddi4+0xa2>
 80006c6:	fab3 f183 	clz	r1, r3
 80006ca:	2900      	cmp	r1, #0
 80006cc:	d146      	bne.n	800075c <__udivmoddi4+0x14c>
 80006ce:	4573      	cmp	r3, lr
 80006d0:	d302      	bcc.n	80006d8 <__udivmoddi4+0xc8>
 80006d2:	4282      	cmp	r2, r0
 80006d4:	f200 8105 	bhi.w	80008e2 <__udivmoddi4+0x2d2>
 80006d8:	1a84      	subs	r4, r0, r2
 80006da:	eb6e 0203 	sbc.w	r2, lr, r3
 80006de:	2001      	movs	r0, #1
 80006e0:	4690      	mov	r8, r2
 80006e2:	2d00      	cmp	r5, #0
 80006e4:	d0e5      	beq.n	80006b2 <__udivmoddi4+0xa2>
 80006e6:	e9c5 4800 	strd	r4, r8, [r5]
 80006ea:	e7e2      	b.n	80006b2 <__udivmoddi4+0xa2>
 80006ec:	2a00      	cmp	r2, #0
 80006ee:	f000 8090 	beq.w	8000812 <__udivmoddi4+0x202>
 80006f2:	fab2 f682 	clz	r6, r2
 80006f6:	2e00      	cmp	r6, #0
 80006f8:	f040 80a4 	bne.w	8000844 <__udivmoddi4+0x234>
 80006fc:	1a8a      	subs	r2, r1, r2
 80006fe:	0c03      	lsrs	r3, r0, #16
 8000700:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000704:	b280      	uxth	r0, r0
 8000706:	b2bc      	uxth	r4, r7
 8000708:	2101      	movs	r1, #1
 800070a:	fbb2 fcfe 	udiv	ip, r2, lr
 800070e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000712:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000716:	fb04 f20c 	mul.w	r2, r4, ip
 800071a:	429a      	cmp	r2, r3
 800071c:	d907      	bls.n	800072e <__udivmoddi4+0x11e>
 800071e:	18fb      	adds	r3, r7, r3
 8000720:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000724:	d202      	bcs.n	800072c <__udivmoddi4+0x11c>
 8000726:	429a      	cmp	r2, r3
 8000728:	f200 80e0 	bhi.w	80008ec <__udivmoddi4+0x2dc>
 800072c:	46c4      	mov	ip, r8
 800072e:	1a9b      	subs	r3, r3, r2
 8000730:	fbb3 f2fe 	udiv	r2, r3, lr
 8000734:	fb0e 3312 	mls	r3, lr, r2, r3
 8000738:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800073c:	fb02 f404 	mul.w	r4, r2, r4
 8000740:	429c      	cmp	r4, r3
 8000742:	d907      	bls.n	8000754 <__udivmoddi4+0x144>
 8000744:	18fb      	adds	r3, r7, r3
 8000746:	f102 30ff 	add.w	r0, r2, #4294967295
 800074a:	d202      	bcs.n	8000752 <__udivmoddi4+0x142>
 800074c:	429c      	cmp	r4, r3
 800074e:	f200 80ca 	bhi.w	80008e6 <__udivmoddi4+0x2d6>
 8000752:	4602      	mov	r2, r0
 8000754:	1b1b      	subs	r3, r3, r4
 8000756:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800075a:	e7a5      	b.n	80006a8 <__udivmoddi4+0x98>
 800075c:	f1c1 0620 	rsb	r6, r1, #32
 8000760:	408b      	lsls	r3, r1
 8000762:	fa22 f706 	lsr.w	r7, r2, r6
 8000766:	431f      	orrs	r7, r3
 8000768:	fa0e f401 	lsl.w	r4, lr, r1
 800076c:	fa20 f306 	lsr.w	r3, r0, r6
 8000770:	fa2e fe06 	lsr.w	lr, lr, r6
 8000774:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000778:	4323      	orrs	r3, r4
 800077a:	fa00 f801 	lsl.w	r8, r0, r1
 800077e:	fa1f fc87 	uxth.w	ip, r7
 8000782:	fbbe f0f9 	udiv	r0, lr, r9
 8000786:	0c1c      	lsrs	r4, r3, #16
 8000788:	fb09 ee10 	mls	lr, r9, r0, lr
 800078c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000790:	fb00 fe0c 	mul.w	lr, r0, ip
 8000794:	45a6      	cmp	lr, r4
 8000796:	fa02 f201 	lsl.w	r2, r2, r1
 800079a:	d909      	bls.n	80007b0 <__udivmoddi4+0x1a0>
 800079c:	193c      	adds	r4, r7, r4
 800079e:	f100 3aff 	add.w	sl, r0, #4294967295
 80007a2:	f080 809c 	bcs.w	80008de <__udivmoddi4+0x2ce>
 80007a6:	45a6      	cmp	lr, r4
 80007a8:	f240 8099 	bls.w	80008de <__udivmoddi4+0x2ce>
 80007ac:	3802      	subs	r0, #2
 80007ae:	443c      	add	r4, r7
 80007b0:	eba4 040e 	sub.w	r4, r4, lr
 80007b4:	fa1f fe83 	uxth.w	lr, r3
 80007b8:	fbb4 f3f9 	udiv	r3, r4, r9
 80007bc:	fb09 4413 	mls	r4, r9, r3, r4
 80007c0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80007c4:	fb03 fc0c 	mul.w	ip, r3, ip
 80007c8:	45a4      	cmp	ip, r4
 80007ca:	d908      	bls.n	80007de <__udivmoddi4+0x1ce>
 80007cc:	193c      	adds	r4, r7, r4
 80007ce:	f103 3eff 	add.w	lr, r3, #4294967295
 80007d2:	f080 8082 	bcs.w	80008da <__udivmoddi4+0x2ca>
 80007d6:	45a4      	cmp	ip, r4
 80007d8:	d97f      	bls.n	80008da <__udivmoddi4+0x2ca>
 80007da:	3b02      	subs	r3, #2
 80007dc:	443c      	add	r4, r7
 80007de:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80007e2:	eba4 040c 	sub.w	r4, r4, ip
 80007e6:	fba0 ec02 	umull	lr, ip, r0, r2
 80007ea:	4564      	cmp	r4, ip
 80007ec:	4673      	mov	r3, lr
 80007ee:	46e1      	mov	r9, ip
 80007f0:	d362      	bcc.n	80008b8 <__udivmoddi4+0x2a8>
 80007f2:	d05f      	beq.n	80008b4 <__udivmoddi4+0x2a4>
 80007f4:	b15d      	cbz	r5, 800080e <__udivmoddi4+0x1fe>
 80007f6:	ebb8 0203 	subs.w	r2, r8, r3
 80007fa:	eb64 0409 	sbc.w	r4, r4, r9
 80007fe:	fa04 f606 	lsl.w	r6, r4, r6
 8000802:	fa22 f301 	lsr.w	r3, r2, r1
 8000806:	431e      	orrs	r6, r3
 8000808:	40cc      	lsrs	r4, r1
 800080a:	e9c5 6400 	strd	r6, r4, [r5]
 800080e:	2100      	movs	r1, #0
 8000810:	e74f      	b.n	80006b2 <__udivmoddi4+0xa2>
 8000812:	fbb1 fcf2 	udiv	ip, r1, r2
 8000816:	0c01      	lsrs	r1, r0, #16
 8000818:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800081c:	b280      	uxth	r0, r0
 800081e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000822:	463b      	mov	r3, r7
 8000824:	4638      	mov	r0, r7
 8000826:	463c      	mov	r4, r7
 8000828:	46b8      	mov	r8, r7
 800082a:	46be      	mov	lr, r7
 800082c:	2620      	movs	r6, #32
 800082e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000832:	eba2 0208 	sub.w	r2, r2, r8
 8000836:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800083a:	e766      	b.n	800070a <__udivmoddi4+0xfa>
 800083c:	4601      	mov	r1, r0
 800083e:	e718      	b.n	8000672 <__udivmoddi4+0x62>
 8000840:	4610      	mov	r0, r2
 8000842:	e72c      	b.n	800069e <__udivmoddi4+0x8e>
 8000844:	f1c6 0220 	rsb	r2, r6, #32
 8000848:	fa2e f302 	lsr.w	r3, lr, r2
 800084c:	40b7      	lsls	r7, r6
 800084e:	40b1      	lsls	r1, r6
 8000850:	fa20 f202 	lsr.w	r2, r0, r2
 8000854:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000858:	430a      	orrs	r2, r1
 800085a:	fbb3 f8fe 	udiv	r8, r3, lr
 800085e:	b2bc      	uxth	r4, r7
 8000860:	fb0e 3318 	mls	r3, lr, r8, r3
 8000864:	0c11      	lsrs	r1, r2, #16
 8000866:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800086a:	fb08 f904 	mul.w	r9, r8, r4
 800086e:	40b0      	lsls	r0, r6
 8000870:	4589      	cmp	r9, r1
 8000872:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000876:	b280      	uxth	r0, r0
 8000878:	d93e      	bls.n	80008f8 <__udivmoddi4+0x2e8>
 800087a:	1879      	adds	r1, r7, r1
 800087c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000880:	d201      	bcs.n	8000886 <__udivmoddi4+0x276>
 8000882:	4589      	cmp	r9, r1
 8000884:	d81f      	bhi.n	80008c6 <__udivmoddi4+0x2b6>
 8000886:	eba1 0109 	sub.w	r1, r1, r9
 800088a:	fbb1 f9fe 	udiv	r9, r1, lr
 800088e:	fb09 f804 	mul.w	r8, r9, r4
 8000892:	fb0e 1119 	mls	r1, lr, r9, r1
 8000896:	b292      	uxth	r2, r2
 8000898:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800089c:	4542      	cmp	r2, r8
 800089e:	d229      	bcs.n	80008f4 <__udivmoddi4+0x2e4>
 80008a0:	18ba      	adds	r2, r7, r2
 80008a2:	f109 31ff 	add.w	r1, r9, #4294967295
 80008a6:	d2c4      	bcs.n	8000832 <__udivmoddi4+0x222>
 80008a8:	4542      	cmp	r2, r8
 80008aa:	d2c2      	bcs.n	8000832 <__udivmoddi4+0x222>
 80008ac:	f1a9 0102 	sub.w	r1, r9, #2
 80008b0:	443a      	add	r2, r7
 80008b2:	e7be      	b.n	8000832 <__udivmoddi4+0x222>
 80008b4:	45f0      	cmp	r8, lr
 80008b6:	d29d      	bcs.n	80007f4 <__udivmoddi4+0x1e4>
 80008b8:	ebbe 0302 	subs.w	r3, lr, r2
 80008bc:	eb6c 0c07 	sbc.w	ip, ip, r7
 80008c0:	3801      	subs	r0, #1
 80008c2:	46e1      	mov	r9, ip
 80008c4:	e796      	b.n	80007f4 <__udivmoddi4+0x1e4>
 80008c6:	eba7 0909 	sub.w	r9, r7, r9
 80008ca:	4449      	add	r1, r9
 80008cc:	f1a8 0c02 	sub.w	ip, r8, #2
 80008d0:	fbb1 f9fe 	udiv	r9, r1, lr
 80008d4:	fb09 f804 	mul.w	r8, r9, r4
 80008d8:	e7db      	b.n	8000892 <__udivmoddi4+0x282>
 80008da:	4673      	mov	r3, lr
 80008dc:	e77f      	b.n	80007de <__udivmoddi4+0x1ce>
 80008de:	4650      	mov	r0, sl
 80008e0:	e766      	b.n	80007b0 <__udivmoddi4+0x1a0>
 80008e2:	4608      	mov	r0, r1
 80008e4:	e6fd      	b.n	80006e2 <__udivmoddi4+0xd2>
 80008e6:	443b      	add	r3, r7
 80008e8:	3a02      	subs	r2, #2
 80008ea:	e733      	b.n	8000754 <__udivmoddi4+0x144>
 80008ec:	f1ac 0c02 	sub.w	ip, ip, #2
 80008f0:	443b      	add	r3, r7
 80008f2:	e71c      	b.n	800072e <__udivmoddi4+0x11e>
 80008f4:	4649      	mov	r1, r9
 80008f6:	e79c      	b.n	8000832 <__udivmoddi4+0x222>
 80008f8:	eba1 0109 	sub.w	r1, r1, r9
 80008fc:	46c4      	mov	ip, r8
 80008fe:	fbb1 f9fe 	udiv	r9, r1, lr
 8000902:	fb09 f804 	mul.w	r8, r9, r4
 8000906:	e7c4      	b.n	8000892 <__udivmoddi4+0x282>

08000908 <__aeabi_idiv0>:
 8000908:	4770      	bx	lr
 800090a:	bf00      	nop

0800090c <GAMEPAD_Init>:
#include "main.h"
#include "GAMEPAD.h"

GAMEPAD gamepad;

void GAMEPAD_Init(UART_HandleTypeDef *huart){
 800090c:	b580      	push	{r7, lr}
 800090e:	b082      	sub	sp, #8
 8000910:	af00      	add	r7, sp, #0
 8000912:	6078      	str	r0, [r7, #4]
	gamepad.huart = huart;
 8000914:	4a06      	ldr	r2, [pc, #24]	@ (8000930 <GAMEPAD_Init+0x24>)
 8000916:	687b      	ldr	r3, [r7, #4]
 8000918:	6213      	str	r3, [r2, #32]
	HAL_UART_Receive_DMA(gamepad.huart, gamepad.buffer, 7);
 800091a:	4b05      	ldr	r3, [pc, #20]	@ (8000930 <GAMEPAD_Init+0x24>)
 800091c:	6a1b      	ldr	r3, [r3, #32]
 800091e:	2207      	movs	r2, #7
 8000920:	4904      	ldr	r1, [pc, #16]	@ (8000934 <GAMEPAD_Init+0x28>)
 8000922:	4618      	mov	r0, r3
 8000924:	f007 fd08 	bl	8008338 <HAL_UART_Receive_DMA>
}
 8000928:	bf00      	nop
 800092a:	3708      	adds	r7, #8
 800092c:	46bd      	mov	sp, r7
 800092e:	bd80      	pop	{r7, pc}
 8000930:	20000078 	.word	0x20000078
 8000934:	20000090 	.word	0x20000090

08000938 <GAMEPAD_Update>:

void GAMEPAD_Update(){
 8000938:	b480      	push	{r7}
 800093a:	b083      	sub	sp, #12
 800093c:	af00      	add	r7, sp, #0

	gamepad.A = (gamepad.buffer[0] >> 0 ) & (0b00000001);
 800093e:	4b49      	ldr	r3, [pc, #292]	@ (8000a64 <GAMEPAD_Update+0x12c>)
 8000940:	7e1b      	ldrb	r3, [r3, #24]
 8000942:	f003 0301 	and.w	r3, r3, #1
 8000946:	b2da      	uxtb	r2, r3
 8000948:	4b46      	ldr	r3, [pc, #280]	@ (8000a64 <GAMEPAD_Update+0x12c>)
 800094a:	711a      	strb	r2, [r3, #4]
	gamepad.B = (gamepad.buffer[0] >> 1) & (0b00000001);
 800094c:	4b45      	ldr	r3, [pc, #276]	@ (8000a64 <GAMEPAD_Update+0x12c>)
 800094e:	7e1b      	ldrb	r3, [r3, #24]
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	b2db      	uxtb	r3, r3
 8000954:	f003 0301 	and.w	r3, r3, #1
 8000958:	b2da      	uxtb	r2, r3
 800095a:	4b42      	ldr	r3, [pc, #264]	@ (8000a64 <GAMEPAD_Update+0x12c>)
 800095c:	715a      	strb	r2, [r3, #5]
	gamepad.X = (gamepad.buffer[0] >> 2) & (0b00000001);
 800095e:	4b41      	ldr	r3, [pc, #260]	@ (8000a64 <GAMEPAD_Update+0x12c>)
 8000960:	7e1b      	ldrb	r3, [r3, #24]
 8000962:	089b      	lsrs	r3, r3, #2
 8000964:	b2db      	uxtb	r3, r3
 8000966:	f003 0301 	and.w	r3, r3, #1
 800096a:	b2da      	uxtb	r2, r3
 800096c:	4b3d      	ldr	r3, [pc, #244]	@ (8000a64 <GAMEPAD_Update+0x12c>)
 800096e:	719a      	strb	r2, [r3, #6]
	gamepad.Y = (gamepad.buffer[0] >> 3) & (0b00000001);
 8000970:	4b3c      	ldr	r3, [pc, #240]	@ (8000a64 <GAMEPAD_Update+0x12c>)
 8000972:	7e1b      	ldrb	r3, [r3, #24]
 8000974:	08db      	lsrs	r3, r3, #3
 8000976:	b2db      	uxtb	r3, r3
 8000978:	f003 0301 	and.w	r3, r3, #1
 800097c:	b2da      	uxtb	r2, r3
 800097e:	4b39      	ldr	r3, [pc, #228]	@ (8000a64 <GAMEPAD_Update+0x12c>)
 8000980:	71da      	strb	r2, [r3, #7]

	gamepad.UP = (gamepad.buffer[0] >> 4) & (0b00000001);
 8000982:	4b38      	ldr	r3, [pc, #224]	@ (8000a64 <GAMEPAD_Update+0x12c>)
 8000984:	7e1b      	ldrb	r3, [r3, #24]
 8000986:	091b      	lsrs	r3, r3, #4
 8000988:	b2db      	uxtb	r3, r3
 800098a:	f003 0301 	and.w	r3, r3, #1
 800098e:	b2da      	uxtb	r2, r3
 8000990:	4b34      	ldr	r3, [pc, #208]	@ (8000a64 <GAMEPAD_Update+0x12c>)
 8000992:	701a      	strb	r2, [r3, #0]
	gamepad.DOWN = (gamepad.buffer[0] >> 5) & (0b00000001);
 8000994:	4b33      	ldr	r3, [pc, #204]	@ (8000a64 <GAMEPAD_Update+0x12c>)
 8000996:	7e1b      	ldrb	r3, [r3, #24]
 8000998:	095b      	lsrs	r3, r3, #5
 800099a:	b2db      	uxtb	r3, r3
 800099c:	f003 0301 	and.w	r3, r3, #1
 80009a0:	b2da      	uxtb	r2, r3
 80009a2:	4b30      	ldr	r3, [pc, #192]	@ (8000a64 <GAMEPAD_Update+0x12c>)
 80009a4:	705a      	strb	r2, [r3, #1]
	gamepad.LEFT = (gamepad.buffer[0] >> 6) & (0b00000001);
 80009a6:	4b2f      	ldr	r3, [pc, #188]	@ (8000a64 <GAMEPAD_Update+0x12c>)
 80009a8:	7e1b      	ldrb	r3, [r3, #24]
 80009aa:	099b      	lsrs	r3, r3, #6
 80009ac:	b2db      	uxtb	r3, r3
 80009ae:	f003 0301 	and.w	r3, r3, #1
 80009b2:	b2da      	uxtb	r2, r3
 80009b4:	4b2b      	ldr	r3, [pc, #172]	@ (8000a64 <GAMEPAD_Update+0x12c>)
 80009b6:	709a      	strb	r2, [r3, #2]
	gamepad.RIGHT = (gamepad.buffer[0] >> 7) & (0b00000001);
 80009b8:	4b2a      	ldr	r3, [pc, #168]	@ (8000a64 <GAMEPAD_Update+0x12c>)
 80009ba:	7e1b      	ldrb	r3, [r3, #24]
 80009bc:	09db      	lsrs	r3, r3, #7
 80009be:	b2da      	uxtb	r2, r3
 80009c0:	4b28      	ldr	r3, [pc, #160]	@ (8000a64 <GAMEPAD_Update+0x12c>)
 80009c2:	70da      	strb	r2, [r3, #3]

	gamepad.R_SELECT = (gamepad.buffer[1] >> 4) & (0b00000001);
 80009c4:	4b27      	ldr	r3, [pc, #156]	@ (8000a64 <GAMEPAD_Update+0x12c>)
 80009c6:	7e5b      	ldrb	r3, [r3, #25]
 80009c8:	091b      	lsrs	r3, r3, #4
 80009ca:	b2db      	uxtb	r3, r3
 80009cc:	f003 0301 	and.w	r3, r3, #1
 80009d0:	b2da      	uxtb	r2, r3
 80009d2:	4b24      	ldr	r3, [pc, #144]	@ (8000a64 <GAMEPAD_Update+0x12c>)
 80009d4:	741a      	strb	r2, [r3, #16]
	gamepad.L1 = (gamepad.buffer[1] >> 3) & (0b00000001);
 80009d6:	4b23      	ldr	r3, [pc, #140]	@ (8000a64 <GAMEPAD_Update+0x12c>)
 80009d8:	7e5b      	ldrb	r3, [r3, #25]
 80009da:	08db      	lsrs	r3, r3, #3
 80009dc:	b2db      	uxtb	r3, r3
 80009de:	f003 0301 	and.w	r3, r3, #1
 80009e2:	b2da      	uxtb	r2, r3
 80009e4:	4b1f      	ldr	r3, [pc, #124]	@ (8000a64 <GAMEPAD_Update+0x12c>)
 80009e6:	721a      	strb	r2, [r3, #8]
	gamepad.R1 = (gamepad.buffer[1] >> 2) & (0b00000001);
 80009e8:	4b1e      	ldr	r3, [pc, #120]	@ (8000a64 <GAMEPAD_Update+0x12c>)
 80009ea:	7e5b      	ldrb	r3, [r3, #25]
 80009ec:	089b      	lsrs	r3, r3, #2
 80009ee:	b2db      	uxtb	r3, r3
 80009f0:	f003 0301 	and.w	r3, r3, #1
 80009f4:	b2da      	uxtb	r2, r3
 80009f6:	4b1b      	ldr	r3, [pc, #108]	@ (8000a64 <GAMEPAD_Update+0x12c>)
 80009f8:	729a      	strb	r2, [r3, #10]
	gamepad.L2 = (gamepad.buffer[1] >> 1) & (0b00000001);
 80009fa:	4b1a      	ldr	r3, [pc, #104]	@ (8000a64 <GAMEPAD_Update+0x12c>)
 80009fc:	7e5b      	ldrb	r3, [r3, #25]
 80009fe:	085b      	lsrs	r3, r3, #1
 8000a00:	b2db      	uxtb	r3, r3
 8000a02:	f003 0301 	and.w	r3, r3, #1
 8000a06:	b2da      	uxtb	r2, r3
 8000a08:	4b16      	ldr	r3, [pc, #88]	@ (8000a64 <GAMEPAD_Update+0x12c>)
 8000a0a:	725a      	strb	r2, [r3, #9]
	gamepad.R2 = (gamepad.buffer[1] >> 0) & (0b00000001);
 8000a0c:	4b15      	ldr	r3, [pc, #84]	@ (8000a64 <GAMEPAD_Update+0x12c>)
 8000a0e:	7e5b      	ldrb	r3, [r3, #25]
 8000a10:	f003 0301 	and.w	r3, r3, #1
 8000a14:	b2da      	uxtb	r2, r3
 8000a16:	4b13      	ldr	r3, [pc, #76]	@ (8000a64 <GAMEPAD_Update+0x12c>)
 8000a18:	72da      	strb	r2, [r3, #11]

	gamepad.LX = gamepad.buffer[2];
 8000a1a:	4b12      	ldr	r3, [pc, #72]	@ (8000a64 <GAMEPAD_Update+0x12c>)
 8000a1c:	7e9a      	ldrb	r2, [r3, #26]
 8000a1e:	4b11      	ldr	r3, [pc, #68]	@ (8000a64 <GAMEPAD_Update+0x12c>)
 8000a20:	731a      	strb	r2, [r3, #12]
	gamepad.LY = gamepad.buffer[3];
 8000a22:	4b10      	ldr	r3, [pc, #64]	@ (8000a64 <GAMEPAD_Update+0x12c>)
 8000a24:	7eda      	ldrb	r2, [r3, #27]
 8000a26:	4b0f      	ldr	r3, [pc, #60]	@ (8000a64 <GAMEPAD_Update+0x12c>)
 8000a28:	735a      	strb	r2, [r3, #13]
	gamepad.RX = gamepad.buffer[4];
 8000a2a:	4b0e      	ldr	r3, [pc, #56]	@ (8000a64 <GAMEPAD_Update+0x12c>)
 8000a2c:	7f1a      	ldrb	r2, [r3, #28]
 8000a2e:	4b0d      	ldr	r3, [pc, #52]	@ (8000a64 <GAMEPAD_Update+0x12c>)
 8000a30:	739a      	strb	r2, [r3, #14]
	gamepad.RY = gamepad.buffer[5];
 8000a32:	4b0c      	ldr	r3, [pc, #48]	@ (8000a64 <GAMEPAD_Update+0x12c>)
 8000a34:	7f5a      	ldrb	r2, [r3, #29]
 8000a36:	4b0b      	ldr	r3, [pc, #44]	@ (8000a64 <GAMEPAD_Update+0x12c>)
 8000a38:	73da      	strb	r2, [r3, #15]

	uint8_t received_kp = gamepad.buffer[6];
 8000a3a:	4b0a      	ldr	r3, [pc, #40]	@ (8000a64 <GAMEPAD_Update+0x12c>)
 8000a3c:	7f9b      	ldrb	r3, [r3, #30]
 8000a3e:	71fb      	strb	r3, [r7, #7]
	gamepad.KP = (float)received_kp/100.0f;
 8000a40:	79fb      	ldrb	r3, [r7, #7]
 8000a42:	ee07 3a90 	vmov	s15, r3
 8000a46:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000a4a:	eddf 6a07 	vldr	s13, [pc, #28]	@ 8000a68 <GAMEPAD_Update+0x130>
 8000a4e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000a52:	4b04      	ldr	r3, [pc, #16]	@ (8000a64 <GAMEPAD_Update+0x12c>)
 8000a54:	edc3 7a05 	vstr	s15, [r3, #20]
}
 8000a58:	bf00      	nop
 8000a5a:	370c      	adds	r7, #12
 8000a5c:	46bd      	mov	sp, r7
 8000a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a62:	4770      	bx	lr
 8000a64:	20000078 	.word	0x20000078
 8000a68:	42c80000 	.word	0x42c80000

08000a6c <GAMEPAD_ReceiveData>:

void GAMEPAD_ReceiveData(){
 8000a6c:	b580      	push	{r7, lr}
 8000a6e:	af00      	add	r7, sp, #0
	HAL_UART_Receive_DMA(gamepad.huart, gamepad.buffer, 7);
 8000a70:	4b04      	ldr	r3, [pc, #16]	@ (8000a84 <GAMEPAD_ReceiveData+0x18>)
 8000a72:	6a1b      	ldr	r3, [r3, #32]
 8000a74:	2207      	movs	r2, #7
 8000a76:	4904      	ldr	r1, [pc, #16]	@ (8000a88 <GAMEPAD_ReceiveData+0x1c>)
 8000a78:	4618      	mov	r0, r3
 8000a7a:	f007 fc5d 	bl	8008338 <HAL_UART_Receive_DMA>
}
 8000a7e:	bf00      	nop
 8000a80:	bd80      	pop	{r7, pc}
 8000a82:	bf00      	nop
 8000a84:	20000078 	.word	0x20000078
 8000a88:	20000090 	.word	0x20000090

08000a8c <MPU6050_Init>:
HAL_StatusTypeDef status;

I2C_HandleTypeDef *IMU_HI2C;
TIM_HandleTypeDef *IMU_HTIM;

void MPU6050_Init(I2C_HandleTypeDef *HI2C, TIM_HandleTypeDef *HTIM){
 8000a8c:	b580      	push	{r7, lr}
 8000a8e:	b086      	sub	sp, #24
 8000a90:	af04      	add	r7, sp, #16
 8000a92:	6078      	str	r0, [r7, #4]
 8000a94:	6039      	str	r1, [r7, #0]
	IMU_HI2C = HI2C;
 8000a96:	4a31      	ldr	r2, [pc, #196]	@ (8000b5c <MPU6050_Init+0xd0>)
 8000a98:	687b      	ldr	r3, [r7, #4]
 8000a9a:	6013      	str	r3, [r2, #0]
	IMU_HTIM = HTIM;
 8000a9c:	4a30      	ldr	r2, [pc, #192]	@ (8000b60 <MPU6050_Init+0xd4>)
 8000a9e:	683b      	ldr	r3, [r7, #0]
 8000aa0:	6013      	str	r3, [r2, #0]

	status = HAL_I2C_Mem_Read(IMU_HI2C, MPU6050_ADDRESS, 0x75, 1, &check, 1, 10);
 8000aa2:	4b2e      	ldr	r3, [pc, #184]	@ (8000b5c <MPU6050_Init+0xd0>)
 8000aa4:	6818      	ldr	r0, [r3, #0]
 8000aa6:	230a      	movs	r3, #10
 8000aa8:	9302      	str	r3, [sp, #8]
 8000aaa:	2301      	movs	r3, #1
 8000aac:	9301      	str	r3, [sp, #4]
 8000aae:	4b2d      	ldr	r3, [pc, #180]	@ (8000b64 <MPU6050_Init+0xd8>)
 8000ab0:	9300      	str	r3, [sp, #0]
 8000ab2:	2301      	movs	r3, #1
 8000ab4:	2275      	movs	r2, #117	@ 0x75
 8000ab6:	21d0      	movs	r1, #208	@ 0xd0
 8000ab8:	f004 f91a 	bl	8004cf0 <HAL_I2C_Mem_Read>
 8000abc:	4603      	mov	r3, r0
 8000abe:	461a      	mov	r2, r3
 8000ac0:	4b29      	ldr	r3, [pc, #164]	@ (8000b68 <MPU6050_Init+0xdc>)
 8000ac2:	701a      	strb	r2, [r3, #0]

	if (check == 0x68 || check == 0x70){
 8000ac4:	4b27      	ldr	r3, [pc, #156]	@ (8000b64 <MPU6050_Init+0xd8>)
 8000ac6:	781b      	ldrb	r3, [r3, #0]
 8000ac8:	2b68      	cmp	r3, #104	@ 0x68
 8000aca:	d003      	beq.n	8000ad4 <MPU6050_Init+0x48>
 8000acc:	4b25      	ldr	r3, [pc, #148]	@ (8000b64 <MPU6050_Init+0xd8>)
 8000ace:	781b      	ldrb	r3, [r3, #0]
 8000ad0:	2b70      	cmp	r3, #112	@ 0x70
 8000ad2:	d13f      	bne.n	8000b54 <MPU6050_Init+0xc8>
		mData = 0x00;
 8000ad4:	4b25      	ldr	r3, [pc, #148]	@ (8000b6c <MPU6050_Init+0xe0>)
 8000ad6:	2200      	movs	r2, #0
 8000ad8:	701a      	strb	r2, [r3, #0]
		HAL_I2C_Mem_Write(IMU_HI2C, MPU6050_ADDRESS, 0x6B, 1, &mData, 1, 10);
 8000ada:	4b20      	ldr	r3, [pc, #128]	@ (8000b5c <MPU6050_Init+0xd0>)
 8000adc:	6818      	ldr	r0, [r3, #0]
 8000ade:	230a      	movs	r3, #10
 8000ae0:	9302      	str	r3, [sp, #8]
 8000ae2:	2301      	movs	r3, #1
 8000ae4:	9301      	str	r3, [sp, #4]
 8000ae6:	4b21      	ldr	r3, [pc, #132]	@ (8000b6c <MPU6050_Init+0xe0>)
 8000ae8:	9300      	str	r3, [sp, #0]
 8000aea:	2301      	movs	r3, #1
 8000aec:	226b      	movs	r2, #107	@ 0x6b
 8000aee:	21d0      	movs	r1, #208	@ 0xd0
 8000af0:	f004 f804 	bl	8004afc <HAL_I2C_Mem_Write>

		mData = 0x07;
 8000af4:	4b1d      	ldr	r3, [pc, #116]	@ (8000b6c <MPU6050_Init+0xe0>)
 8000af6:	2207      	movs	r2, #7
 8000af8:	701a      	strb	r2, [r3, #0]
		HAL_I2C_Mem_Write(IMU_HI2C, MPU6050_ADDRESS, 0x19, 1, &mData, 1, 10);
 8000afa:	4b18      	ldr	r3, [pc, #96]	@ (8000b5c <MPU6050_Init+0xd0>)
 8000afc:	6818      	ldr	r0, [r3, #0]
 8000afe:	230a      	movs	r3, #10
 8000b00:	9302      	str	r3, [sp, #8]
 8000b02:	2301      	movs	r3, #1
 8000b04:	9301      	str	r3, [sp, #4]
 8000b06:	4b19      	ldr	r3, [pc, #100]	@ (8000b6c <MPU6050_Init+0xe0>)
 8000b08:	9300      	str	r3, [sp, #0]
 8000b0a:	2301      	movs	r3, #1
 8000b0c:	2219      	movs	r2, #25
 8000b0e:	21d0      	movs	r1, #208	@ 0xd0
 8000b10:	f003 fff4 	bl	8004afc <HAL_I2C_Mem_Write>

		mData = 0x00;
 8000b14:	4b15      	ldr	r3, [pc, #84]	@ (8000b6c <MPU6050_Init+0xe0>)
 8000b16:	2200      	movs	r2, #0
 8000b18:	701a      	strb	r2, [r3, #0]
		HAL_I2C_Mem_Write(IMU_HI2C, MPU6050_ADDRESS, 0x1B, 1, &mData, 1, 10);
 8000b1a:	4b10      	ldr	r3, [pc, #64]	@ (8000b5c <MPU6050_Init+0xd0>)
 8000b1c:	6818      	ldr	r0, [r3, #0]
 8000b1e:	230a      	movs	r3, #10
 8000b20:	9302      	str	r3, [sp, #8]
 8000b22:	2301      	movs	r3, #1
 8000b24:	9301      	str	r3, [sp, #4]
 8000b26:	4b11      	ldr	r3, [pc, #68]	@ (8000b6c <MPU6050_Init+0xe0>)
 8000b28:	9300      	str	r3, [sp, #0]
 8000b2a:	2301      	movs	r3, #1
 8000b2c:	221b      	movs	r2, #27
 8000b2e:	21d0      	movs	r1, #208	@ 0xd0
 8000b30:	f003 ffe4 	bl	8004afc <HAL_I2C_Mem_Write>

		mData = 0x00;
 8000b34:	4b0d      	ldr	r3, [pc, #52]	@ (8000b6c <MPU6050_Init+0xe0>)
 8000b36:	2200      	movs	r2, #0
 8000b38:	701a      	strb	r2, [r3, #0]
		HAL_I2C_Mem_Write(IMU_HI2C, MPU6050_ADDRESS, 0x1C, 1, &mData, 1, 10);
 8000b3a:	4b08      	ldr	r3, [pc, #32]	@ (8000b5c <MPU6050_Init+0xd0>)
 8000b3c:	6818      	ldr	r0, [r3, #0]
 8000b3e:	230a      	movs	r3, #10
 8000b40:	9302      	str	r3, [sp, #8]
 8000b42:	2301      	movs	r3, #1
 8000b44:	9301      	str	r3, [sp, #4]
 8000b46:	4b09      	ldr	r3, [pc, #36]	@ (8000b6c <MPU6050_Init+0xe0>)
 8000b48:	9300      	str	r3, [sp, #0]
 8000b4a:	2301      	movs	r3, #1
 8000b4c:	221c      	movs	r2, #28
 8000b4e:	21d0      	movs	r1, #208	@ 0xd0
 8000b50:	f003 ffd4 	bl	8004afc <HAL_I2C_Mem_Write>
	}
}
 8000b54:	bf00      	nop
 8000b56:	3708      	adds	r7, #8
 8000b58:	46bd      	mov	sp, r7
 8000b5a:	bd80      	pop	{r7, pc}
 8000b5c:	2000010c 	.word	0x2000010c
 8000b60:	20000110 	.word	0x20000110
 8000b64:	20000108 	.word	0x20000108
 8000b68:	20000109 	.word	0x20000109
 8000b6c:	200000a0 	.word	0x200000a0

08000b70 <MPU6050_GetAccel>:
void MPU6050_GetAccel(){
 8000b70:	b580      	push	{r7, lr}
 8000b72:	b086      	sub	sp, #24
 8000b74:	af04      	add	r7, sp, #16
	uint8_t accelData[6];

	HAL_I2C_Mem_Read(IMU_HI2C, MPU6050_ADDRESS, 0x3B, 1, accelData, 6, 10);
 8000b76:	4b2c      	ldr	r3, [pc, #176]	@ (8000c28 <MPU6050_GetAccel+0xb8>)
 8000b78:	6818      	ldr	r0, [r3, #0]
 8000b7a:	230a      	movs	r3, #10
 8000b7c:	9302      	str	r3, [sp, #8]
 8000b7e:	2306      	movs	r3, #6
 8000b80:	9301      	str	r3, [sp, #4]
 8000b82:	463b      	mov	r3, r7
 8000b84:	9300      	str	r3, [sp, #0]
 8000b86:	2301      	movs	r3, #1
 8000b88:	223b      	movs	r2, #59	@ 0x3b
 8000b8a:	21d0      	movs	r1, #208	@ 0xd0
 8000b8c:	f004 f8b0 	bl	8004cf0 <HAL_I2C_Mem_Read>

	raw_ax = (int16_t)(accelData[0] << 8) | (accelData[1]);
 8000b90:	783b      	ldrb	r3, [r7, #0]
 8000b92:	b21b      	sxth	r3, r3
 8000b94:	021b      	lsls	r3, r3, #8
 8000b96:	b21a      	sxth	r2, r3
 8000b98:	787b      	ldrb	r3, [r7, #1]
 8000b9a:	b21b      	sxth	r3, r3
 8000b9c:	4313      	orrs	r3, r2
 8000b9e:	b21a      	sxth	r2, r3
 8000ba0:	4b22      	ldr	r3, [pc, #136]	@ (8000c2c <MPU6050_GetAccel+0xbc>)
 8000ba2:	801a      	strh	r2, [r3, #0]
	raw_ay = (int16_t)(accelData[2] << 8) | (accelData[3]);
 8000ba4:	78bb      	ldrb	r3, [r7, #2]
 8000ba6:	b21b      	sxth	r3, r3
 8000ba8:	021b      	lsls	r3, r3, #8
 8000baa:	b21a      	sxth	r2, r3
 8000bac:	78fb      	ldrb	r3, [r7, #3]
 8000bae:	b21b      	sxth	r3, r3
 8000bb0:	4313      	orrs	r3, r2
 8000bb2:	b21a      	sxth	r2, r3
 8000bb4:	4b1e      	ldr	r3, [pc, #120]	@ (8000c30 <MPU6050_GetAccel+0xc0>)
 8000bb6:	801a      	strh	r2, [r3, #0]
	raw_az = (int16_t)(accelData[4] << 8) | (accelData[5]);
 8000bb8:	793b      	ldrb	r3, [r7, #4]
 8000bba:	b21b      	sxth	r3, r3
 8000bbc:	021b      	lsls	r3, r3, #8
 8000bbe:	b21a      	sxth	r2, r3
 8000bc0:	797b      	ldrb	r3, [r7, #5]
 8000bc2:	b21b      	sxth	r3, r3
 8000bc4:	4313      	orrs	r3, r2
 8000bc6:	b21a      	sxth	r2, r3
 8000bc8:	4b1a      	ldr	r3, [pc, #104]	@ (8000c34 <MPU6050_GetAccel+0xc4>)
 8000bca:	801a      	strh	r2, [r3, #0]

	accelX = (float)raw_ax/16384.0f;
 8000bcc:	4b17      	ldr	r3, [pc, #92]	@ (8000c2c <MPU6050_GetAccel+0xbc>)
 8000bce:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000bd2:	ee07 3a90 	vmov	s15, r3
 8000bd6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000bda:	eddf 6a17 	vldr	s13, [pc, #92]	@ 8000c38 <MPU6050_GetAccel+0xc8>
 8000bde:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000be2:	4b16      	ldr	r3, [pc, #88]	@ (8000c3c <MPU6050_GetAccel+0xcc>)
 8000be4:	edc3 7a00 	vstr	s15, [r3]
	accelY = (float)raw_ay/16384.0f;
 8000be8:	4b11      	ldr	r3, [pc, #68]	@ (8000c30 <MPU6050_GetAccel+0xc0>)
 8000bea:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000bee:	ee07 3a90 	vmov	s15, r3
 8000bf2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000bf6:	eddf 6a10 	vldr	s13, [pc, #64]	@ 8000c38 <MPU6050_GetAccel+0xc8>
 8000bfa:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000bfe:	4b10      	ldr	r3, [pc, #64]	@ (8000c40 <MPU6050_GetAccel+0xd0>)
 8000c00:	edc3 7a00 	vstr	s15, [r3]
	accelZ = (float)raw_az/16384.0f;
 8000c04:	4b0b      	ldr	r3, [pc, #44]	@ (8000c34 <MPU6050_GetAccel+0xc4>)
 8000c06:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000c0a:	ee07 3a90 	vmov	s15, r3
 8000c0e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000c12:	eddf 6a09 	vldr	s13, [pc, #36]	@ 8000c38 <MPU6050_GetAccel+0xc8>
 8000c16:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000c1a:	4b0a      	ldr	r3, [pc, #40]	@ (8000c44 <MPU6050_GetAccel+0xd4>)
 8000c1c:	edc3 7a00 	vstr	s15, [r3]
}
 8000c20:	bf00      	nop
 8000c22:	3708      	adds	r7, #8
 8000c24:	46bd      	mov	sp, r7
 8000c26:	bd80      	pop	{r7, pc}
 8000c28:	2000010c 	.word	0x2000010c
 8000c2c:	200000bc 	.word	0x200000bc
 8000c30:	200000be 	.word	0x200000be
 8000c34:	200000c0 	.word	0x200000c0
 8000c38:	46800000 	.word	0x46800000
 8000c3c:	200000e0 	.word	0x200000e0
 8000c40:	200000e4 	.word	0x200000e4
 8000c44:	200000e8 	.word	0x200000e8

08000c48 <MPU6050_GetGyro>:

void MPU6050_GetGyro(){
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	b086      	sub	sp, #24
 8000c4c:	af04      	add	r7, sp, #16
	uint8_t gyroData[6];
	HAL_I2C_Mem_Read(IMU_HI2C, MPU6050_ADDRESS, 0x43, 1, gyroData, 6, 10);
 8000c4e:	4b2c      	ldr	r3, [pc, #176]	@ (8000d00 <MPU6050_GetGyro+0xb8>)
 8000c50:	6818      	ldr	r0, [r3, #0]
 8000c52:	230a      	movs	r3, #10
 8000c54:	9302      	str	r3, [sp, #8]
 8000c56:	2306      	movs	r3, #6
 8000c58:	9301      	str	r3, [sp, #4]
 8000c5a:	463b      	mov	r3, r7
 8000c5c:	9300      	str	r3, [sp, #0]
 8000c5e:	2301      	movs	r3, #1
 8000c60:	2243      	movs	r2, #67	@ 0x43
 8000c62:	21d0      	movs	r1, #208	@ 0xd0
 8000c64:	f004 f844 	bl	8004cf0 <HAL_I2C_Mem_Read>

	raw_gx = (int16_t)(gyroData[0] << 8) | (gyroData[1]);
 8000c68:	783b      	ldrb	r3, [r7, #0]
 8000c6a:	b21b      	sxth	r3, r3
 8000c6c:	021b      	lsls	r3, r3, #8
 8000c6e:	b21a      	sxth	r2, r3
 8000c70:	787b      	ldrb	r3, [r7, #1]
 8000c72:	b21b      	sxth	r3, r3
 8000c74:	4313      	orrs	r3, r2
 8000c76:	b21a      	sxth	r2, r3
 8000c78:	4b22      	ldr	r3, [pc, #136]	@ (8000d04 <MPU6050_GetGyro+0xbc>)
 8000c7a:	801a      	strh	r2, [r3, #0]
	raw_gy = (int16_t)(gyroData[2] << 8) | (gyroData[3]);
 8000c7c:	78bb      	ldrb	r3, [r7, #2]
 8000c7e:	b21b      	sxth	r3, r3
 8000c80:	021b      	lsls	r3, r3, #8
 8000c82:	b21a      	sxth	r2, r3
 8000c84:	78fb      	ldrb	r3, [r7, #3]
 8000c86:	b21b      	sxth	r3, r3
 8000c88:	4313      	orrs	r3, r2
 8000c8a:	b21a      	sxth	r2, r3
 8000c8c:	4b1e      	ldr	r3, [pc, #120]	@ (8000d08 <MPU6050_GetGyro+0xc0>)
 8000c8e:	801a      	strh	r2, [r3, #0]
	raw_gz = (int16_t)(gyroData[4] << 8) | (gyroData[5]);
 8000c90:	793b      	ldrb	r3, [r7, #4]
 8000c92:	b21b      	sxth	r3, r3
 8000c94:	021b      	lsls	r3, r3, #8
 8000c96:	b21a      	sxth	r2, r3
 8000c98:	797b      	ldrb	r3, [r7, #5]
 8000c9a:	b21b      	sxth	r3, r3
 8000c9c:	4313      	orrs	r3, r2
 8000c9e:	b21a      	sxth	r2, r3
 8000ca0:	4b1a      	ldr	r3, [pc, #104]	@ (8000d0c <MPU6050_GetGyro+0xc4>)
 8000ca2:	801a      	strh	r2, [r3, #0]

	gyroX = (float)raw_gx/131.0f ;
 8000ca4:	4b17      	ldr	r3, [pc, #92]	@ (8000d04 <MPU6050_GetGyro+0xbc>)
 8000ca6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000caa:	ee07 3a90 	vmov	s15, r3
 8000cae:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000cb2:	eddf 6a17 	vldr	s13, [pc, #92]	@ 8000d10 <MPU6050_GetGyro+0xc8>
 8000cb6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000cba:	4b16      	ldr	r3, [pc, #88]	@ (8000d14 <MPU6050_GetGyro+0xcc>)
 8000cbc:	edc3 7a00 	vstr	s15, [r3]
	gyroX = (float)raw_gy/131.0f ;
 8000cc0:	4b11      	ldr	r3, [pc, #68]	@ (8000d08 <MPU6050_GetGyro+0xc0>)
 8000cc2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000cc6:	ee07 3a90 	vmov	s15, r3
 8000cca:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000cce:	eddf 6a10 	vldr	s13, [pc, #64]	@ 8000d10 <MPU6050_GetGyro+0xc8>
 8000cd2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000cd6:	4b0f      	ldr	r3, [pc, #60]	@ (8000d14 <MPU6050_GetGyro+0xcc>)
 8000cd8:	edc3 7a00 	vstr	s15, [r3]
	gyroZ = (float)raw_gz/131.0f ;
 8000cdc:	4b0b      	ldr	r3, [pc, #44]	@ (8000d0c <MPU6050_GetGyro+0xc4>)
 8000cde:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000ce2:	ee07 3a90 	vmov	s15, r3
 8000ce6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000cea:	eddf 6a09 	vldr	s13, [pc, #36]	@ 8000d10 <MPU6050_GetGyro+0xc8>
 8000cee:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000cf2:	4b09      	ldr	r3, [pc, #36]	@ (8000d18 <MPU6050_GetGyro+0xd0>)
 8000cf4:	edc3 7a00 	vstr	s15, [r3]
}
 8000cf8:	bf00      	nop
 8000cfa:	3708      	adds	r7, #8
 8000cfc:	46bd      	mov	sp, r7
 8000cfe:	bd80      	pop	{r7, pc}
 8000d00:	2000010c 	.word	0x2000010c
 8000d04:	200000c2 	.word	0x200000c2
 8000d08:	200000c4 	.word	0x200000c4
 8000d0c:	200000c6 	.word	0x200000c6
 8000d10:	43030000 	.word	0x43030000
 8000d14:	200000c8 	.word	0x200000c8
 8000d18:	200000d0 	.word	0x200000d0

08000d1c <MPU6050_Calibrate>:

void MPU6050_Calibrate(uint16_t duration){
 8000d1c:	b580      	push	{r7, lr}
 8000d1e:	b08a      	sub	sp, #40	@ 0x28
 8000d20:	af00      	add	r7, sp, #0
 8000d22:	4603      	mov	r3, r0
 8000d24:	80fb      	strh	r3, [r7, #6]
	float ag[] = {0, 0, 0, 0, 0, 0};
 8000d26:	f107 030c 	add.w	r3, r7, #12
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	601a      	str	r2, [r3, #0]
 8000d2e:	605a      	str	r2, [r3, #4]
 8000d30:	609a      	str	r2, [r3, #8]
 8000d32:	60da      	str	r2, [r3, #12]
 8000d34:	611a      	str	r2, [r3, #16]
 8000d36:	615a      	str	r2, [r3, #20]

		for(int i = 0; i < (float)duration; i++){
 8000d38:	2300      	movs	r3, #0
 8000d3a:	627b      	str	r3, [r7, #36]	@ 0x24
 8000d3c:	e03f      	b.n	8000dbe <MPU6050_Calibrate+0xa2>
			MPU6050_GetAccel();
 8000d3e:	f7ff ff17 	bl	8000b70 <MPU6050_GetAccel>
			MPU6050_GetGyro();
 8000d42:	f7ff ff81 	bl	8000c48 <MPU6050_GetGyro>
			ag[0] += accelX;
 8000d46:	ed97 7a03 	vldr	s14, [r7, #12]
 8000d4a:	4b4a      	ldr	r3, [pc, #296]	@ (8000e74 <MPU6050_Calibrate+0x158>)
 8000d4c:	edd3 7a00 	vldr	s15, [r3]
 8000d50:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000d54:	edc7 7a03 	vstr	s15, [r7, #12]
			ag[1] += accelY;
 8000d58:	ed97 7a04 	vldr	s14, [r7, #16]
 8000d5c:	4b46      	ldr	r3, [pc, #280]	@ (8000e78 <MPU6050_Calibrate+0x15c>)
 8000d5e:	edd3 7a00 	vldr	s15, [r3]
 8000d62:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000d66:	edc7 7a04 	vstr	s15, [r7, #16]
			ag[2] += accelZ;
 8000d6a:	ed97 7a05 	vldr	s14, [r7, #20]
 8000d6e:	4b43      	ldr	r3, [pc, #268]	@ (8000e7c <MPU6050_Calibrate+0x160>)
 8000d70:	edd3 7a00 	vldr	s15, [r3]
 8000d74:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000d78:	edc7 7a05 	vstr	s15, [r7, #20]
			ag[3] += gyroX;
 8000d7c:	ed97 7a06 	vldr	s14, [r7, #24]
 8000d80:	4b3f      	ldr	r3, [pc, #252]	@ (8000e80 <MPU6050_Calibrate+0x164>)
 8000d82:	edd3 7a00 	vldr	s15, [r3]
 8000d86:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000d8a:	edc7 7a06 	vstr	s15, [r7, #24]
			ag[4] += gyroY;
 8000d8e:	ed97 7a07 	vldr	s14, [r7, #28]
 8000d92:	4b3c      	ldr	r3, [pc, #240]	@ (8000e84 <MPU6050_Calibrate+0x168>)
 8000d94:	edd3 7a00 	vldr	s15, [r3]
 8000d98:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000d9c:	edc7 7a07 	vstr	s15, [r7, #28]
			ag[5] += gyroZ;
 8000da0:	ed97 7a08 	vldr	s14, [r7, #32]
 8000da4:	4b38      	ldr	r3, [pc, #224]	@ (8000e88 <MPU6050_Calibrate+0x16c>)
 8000da6:	edd3 7a00 	vldr	s15, [r3]
 8000daa:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000dae:	edc7 7a08 	vstr	s15, [r7, #32]
			HAL_Delay(1);
 8000db2:	2001      	movs	r0, #1
 8000db4:	f002 fca8 	bl	8003708 <HAL_Delay>
		for(int i = 0; i < (float)duration; i++){
 8000db8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000dba:	3301      	adds	r3, #1
 8000dbc:	627b      	str	r3, [r7, #36]	@ 0x24
 8000dbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000dc0:	ee07 3a90 	vmov	s15, r3
 8000dc4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000dc8:	88fb      	ldrh	r3, [r7, #6]
 8000dca:	ee07 3a90 	vmov	s15, r3
 8000dce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000dd2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000dd6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000dda:	d4b0      	bmi.n	8000d3e <MPU6050_Calibrate+0x22>
		}

		accelX_offsets = ag[0]/(float)duration;
 8000ddc:	edd7 6a03 	vldr	s13, [r7, #12]
 8000de0:	88fb      	ldrh	r3, [r7, #6]
 8000de2:	ee07 3a90 	vmov	s15, r3
 8000de6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000dea:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000dee:	4b27      	ldr	r3, [pc, #156]	@ (8000e8c <MPU6050_Calibrate+0x170>)
 8000df0:	edc3 7a00 	vstr	s15, [r3]
		accelY_offsets = ag[1]/(float)duration;
 8000df4:	edd7 6a04 	vldr	s13, [r7, #16]
 8000df8:	88fb      	ldrh	r3, [r7, #6]
 8000dfa:	ee07 3a90 	vmov	s15, r3
 8000dfe:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000e02:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000e06:	4b22      	ldr	r3, [pc, #136]	@ (8000e90 <MPU6050_Calibrate+0x174>)
 8000e08:	edc3 7a00 	vstr	s15, [r3]
		accelZ_offsets = ag[2]/(float)duration;
 8000e0c:	edd7 6a05 	vldr	s13, [r7, #20]
 8000e10:	88fb      	ldrh	r3, [r7, #6]
 8000e12:	ee07 3a90 	vmov	s15, r3
 8000e16:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000e1a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000e1e:	4b1d      	ldr	r3, [pc, #116]	@ (8000e94 <MPU6050_Calibrate+0x178>)
 8000e20:	edc3 7a00 	vstr	s15, [r3]
		gyroX_offsets = ag[3]/(float)duration;
 8000e24:	edd7 6a06 	vldr	s13, [r7, #24]
 8000e28:	88fb      	ldrh	r3, [r7, #6]
 8000e2a:	ee07 3a90 	vmov	s15, r3
 8000e2e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000e32:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000e36:	4b18      	ldr	r3, [pc, #96]	@ (8000e98 <MPU6050_Calibrate+0x17c>)
 8000e38:	edc3 7a00 	vstr	s15, [r3]
		gyroY_offsets = ag[4]/(float)duration;
 8000e3c:	edd7 6a07 	vldr	s13, [r7, #28]
 8000e40:	88fb      	ldrh	r3, [r7, #6]
 8000e42:	ee07 3a90 	vmov	s15, r3
 8000e46:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000e4a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000e4e:	4b13      	ldr	r3, [pc, #76]	@ (8000e9c <MPU6050_Calibrate+0x180>)
 8000e50:	edc3 7a00 	vstr	s15, [r3]
		gyroZ_offsets = ag[5]/(float)duration;
 8000e54:	edd7 6a08 	vldr	s13, [r7, #32]
 8000e58:	88fb      	ldrh	r3, [r7, #6]
 8000e5a:	ee07 3a90 	vmov	s15, r3
 8000e5e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000e62:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000e66:	4b0e      	ldr	r3, [pc, #56]	@ (8000ea0 <MPU6050_Calibrate+0x184>)
 8000e68:	edc3 7a00 	vstr	s15, [r3]
}
 8000e6c:	bf00      	nop
 8000e6e:	3728      	adds	r7, #40	@ 0x28
 8000e70:	46bd      	mov	sp, r7
 8000e72:	bd80      	pop	{r7, pc}
 8000e74:	200000e0 	.word	0x200000e0
 8000e78:	200000e4 	.word	0x200000e4
 8000e7c:	200000e8 	.word	0x200000e8
 8000e80:	200000c8 	.word	0x200000c8
 8000e84:	200000cc 	.word	0x200000cc
 8000e88:	200000d0 	.word	0x200000d0
 8000e8c:	200000ec 	.word	0x200000ec
 8000e90:	200000f0 	.word	0x200000f0
 8000e94:	200000f4 	.word	0x200000f4
 8000e98:	200000d4 	.word	0x200000d4
 8000e9c:	200000d8 	.word	0x200000d8
 8000ea0:	200000dc 	.word	0x200000dc

08000ea4 <MPU6050_GetFullReadings>:

void MPU6050_GetFullReadings(){
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	b082      	sub	sp, #8
 8000ea8:	af02      	add	r7, sp, #8
	HAL_I2C_Mem_Read_DMA(IMU_HI2C, MPU6050_ADDRESS, MPU6050_ACCEL_OUT_REGISTER, 1, buffer, 14);
 8000eaa:	4b07      	ldr	r3, [pc, #28]	@ (8000ec8 <MPU6050_GetFullReadings+0x24>)
 8000eac:	6818      	ldr	r0, [r3, #0]
 8000eae:	230e      	movs	r3, #14
 8000eb0:	9301      	str	r3, [sp, #4]
 8000eb2:	4b06      	ldr	r3, [pc, #24]	@ (8000ecc <MPU6050_GetFullReadings+0x28>)
 8000eb4:	9300      	str	r3, [sp, #0]
 8000eb6:	2301      	movs	r3, #1
 8000eb8:	223b      	movs	r2, #59	@ 0x3b
 8000eba:	21d0      	movs	r1, #208	@ 0xd0
 8000ebc:	f004 f94a 	bl	8005154 <HAL_I2C_Mem_Read_DMA>
}
 8000ec0:	bf00      	nop
 8000ec2:	46bd      	mov	sp, r7
 8000ec4:	bd80      	pop	{r7, pc}
 8000ec6:	bf00      	nop
 8000ec8:	2000010c 	.word	0x2000010c
 8000ecc:	200000a4 	.word	0x200000a4

08000ed0 <MPU6050_GetFilteredData>:

void MPU6050_GetFilteredData(float filterGyroCoef){
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	ed2d 8b02 	vpush	{d8}
 8000ed6:	b086      	sub	sp, #24
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	ed87 0a01 	vstr	s0, [r7, #4]
	raw_ax = (int16_t)(buffer[0] << 8) | (buffer[1]);
 8000ede:	4bba      	ldr	r3, [pc, #744]	@ (80011c8 <MPU6050_GetFilteredData+0x2f8>)
 8000ee0:	781b      	ldrb	r3, [r3, #0]
 8000ee2:	b21b      	sxth	r3, r3
 8000ee4:	021b      	lsls	r3, r3, #8
 8000ee6:	b21a      	sxth	r2, r3
 8000ee8:	4bb7      	ldr	r3, [pc, #732]	@ (80011c8 <MPU6050_GetFilteredData+0x2f8>)
 8000eea:	785b      	ldrb	r3, [r3, #1]
 8000eec:	b21b      	sxth	r3, r3
 8000eee:	4313      	orrs	r3, r2
 8000ef0:	b21a      	sxth	r2, r3
 8000ef2:	4bb6      	ldr	r3, [pc, #728]	@ (80011cc <MPU6050_GetFilteredData+0x2fc>)
 8000ef4:	801a      	strh	r2, [r3, #0]
	raw_ay = (int16_t)(buffer[2] << 8) | (buffer[3]);
 8000ef6:	4bb4      	ldr	r3, [pc, #720]	@ (80011c8 <MPU6050_GetFilteredData+0x2f8>)
 8000ef8:	789b      	ldrb	r3, [r3, #2]
 8000efa:	b21b      	sxth	r3, r3
 8000efc:	021b      	lsls	r3, r3, #8
 8000efe:	b21a      	sxth	r2, r3
 8000f00:	4bb1      	ldr	r3, [pc, #708]	@ (80011c8 <MPU6050_GetFilteredData+0x2f8>)
 8000f02:	78db      	ldrb	r3, [r3, #3]
 8000f04:	b21b      	sxth	r3, r3
 8000f06:	4313      	orrs	r3, r2
 8000f08:	b21a      	sxth	r2, r3
 8000f0a:	4bb1      	ldr	r3, [pc, #708]	@ (80011d0 <MPU6050_GetFilteredData+0x300>)
 8000f0c:	801a      	strh	r2, [r3, #0]
	raw_az = (int16_t)(buffer[4] << 8) | (buffer[5]);
 8000f0e:	4bae      	ldr	r3, [pc, #696]	@ (80011c8 <MPU6050_GetFilteredData+0x2f8>)
 8000f10:	791b      	ldrb	r3, [r3, #4]
 8000f12:	b21b      	sxth	r3, r3
 8000f14:	021b      	lsls	r3, r3, #8
 8000f16:	b21a      	sxth	r2, r3
 8000f18:	4bab      	ldr	r3, [pc, #684]	@ (80011c8 <MPU6050_GetFilteredData+0x2f8>)
 8000f1a:	795b      	ldrb	r3, [r3, #5]
 8000f1c:	b21b      	sxth	r3, r3
 8000f1e:	4313      	orrs	r3, r2
 8000f20:	b21a      	sxth	r2, r3
 8000f22:	4bac      	ldr	r3, [pc, #688]	@ (80011d4 <MPU6050_GetFilteredData+0x304>)
 8000f24:	801a      	strh	r2, [r3, #0]

	accelX = ((float)raw_ax/TEMP_LSB_OFFSET) - accelX_offsets;
 8000f26:	4ba9      	ldr	r3, [pc, #676]	@ (80011cc <MPU6050_GetFilteredData+0x2fc>)
 8000f28:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000f2c:	ee07 3a90 	vmov	s15, r3
 8000f30:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000f34:	eddf 6aa8 	vldr	s13, [pc, #672]	@ 80011d8 <MPU6050_GetFilteredData+0x308>
 8000f38:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8000f3c:	4ba7      	ldr	r3, [pc, #668]	@ (80011dc <MPU6050_GetFilteredData+0x30c>)
 8000f3e:	edd3 7a00 	vldr	s15, [r3]
 8000f42:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000f46:	4ba6      	ldr	r3, [pc, #664]	@ (80011e0 <MPU6050_GetFilteredData+0x310>)
 8000f48:	edc3 7a00 	vstr	s15, [r3]
	accelY = ((float)raw_ay/TEMP_LSB_OFFSET) - accelY_offsets;
 8000f4c:	4ba0      	ldr	r3, [pc, #640]	@ (80011d0 <MPU6050_GetFilteredData+0x300>)
 8000f4e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000f52:	ee07 3a90 	vmov	s15, r3
 8000f56:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000f5a:	eddf 6a9f 	vldr	s13, [pc, #636]	@ 80011d8 <MPU6050_GetFilteredData+0x308>
 8000f5e:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8000f62:	4ba0      	ldr	r3, [pc, #640]	@ (80011e4 <MPU6050_GetFilteredData+0x314>)
 8000f64:	edd3 7a00 	vldr	s15, [r3]
 8000f68:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000f6c:	4b9e      	ldr	r3, [pc, #632]	@ (80011e8 <MPU6050_GetFilteredData+0x318>)
 8000f6e:	edc3 7a00 	vstr	s15, [r3]
	accelZ = ((float)raw_az/TEMP_LSB_OFFSET);
 8000f72:	4b98      	ldr	r3, [pc, #608]	@ (80011d4 <MPU6050_GetFilteredData+0x304>)
 8000f74:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000f78:	ee07 3a90 	vmov	s15, r3
 8000f7c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000f80:	eddf 6a95 	vldr	s13, [pc, #596]	@ 80011d8 <MPU6050_GetFilteredData+0x308>
 8000f84:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000f88:	4b98      	ldr	r3, [pc, #608]	@ (80011ec <MPU6050_GetFilteredData+0x31c>)
 8000f8a:	edc3 7a00 	vstr	s15, [r3]

	raw_gx = (int16_t)(buffer[8] << 8) | (buffer[9]);
 8000f8e:	4b8e      	ldr	r3, [pc, #568]	@ (80011c8 <MPU6050_GetFilteredData+0x2f8>)
 8000f90:	7a1b      	ldrb	r3, [r3, #8]
 8000f92:	b21b      	sxth	r3, r3
 8000f94:	021b      	lsls	r3, r3, #8
 8000f96:	b21a      	sxth	r2, r3
 8000f98:	4b8b      	ldr	r3, [pc, #556]	@ (80011c8 <MPU6050_GetFilteredData+0x2f8>)
 8000f9a:	7a5b      	ldrb	r3, [r3, #9]
 8000f9c:	b21b      	sxth	r3, r3
 8000f9e:	4313      	orrs	r3, r2
 8000fa0:	b21a      	sxth	r2, r3
 8000fa2:	4b93      	ldr	r3, [pc, #588]	@ (80011f0 <MPU6050_GetFilteredData+0x320>)
 8000fa4:	801a      	strh	r2, [r3, #0]
	raw_gy = (int16_t)(buffer[10] << 8) | (buffer[11]);
 8000fa6:	4b88      	ldr	r3, [pc, #544]	@ (80011c8 <MPU6050_GetFilteredData+0x2f8>)
 8000fa8:	7a9b      	ldrb	r3, [r3, #10]
 8000faa:	b21b      	sxth	r3, r3
 8000fac:	021b      	lsls	r3, r3, #8
 8000fae:	b21a      	sxth	r2, r3
 8000fb0:	4b85      	ldr	r3, [pc, #532]	@ (80011c8 <MPU6050_GetFilteredData+0x2f8>)
 8000fb2:	7adb      	ldrb	r3, [r3, #11]
 8000fb4:	b21b      	sxth	r3, r3
 8000fb6:	4313      	orrs	r3, r2
 8000fb8:	b21a      	sxth	r2, r3
 8000fba:	4b8e      	ldr	r3, [pc, #568]	@ (80011f4 <MPU6050_GetFilteredData+0x324>)
 8000fbc:	801a      	strh	r2, [r3, #0]
	raw_gz = (int16_t)(buffer[12] << 8) | (buffer[13]);
 8000fbe:	4b82      	ldr	r3, [pc, #520]	@ (80011c8 <MPU6050_GetFilteredData+0x2f8>)
 8000fc0:	7b1b      	ldrb	r3, [r3, #12]
 8000fc2:	b21b      	sxth	r3, r3
 8000fc4:	021b      	lsls	r3, r3, #8
 8000fc6:	b21a      	sxth	r2, r3
 8000fc8:	4b7f      	ldr	r3, [pc, #508]	@ (80011c8 <MPU6050_GetFilteredData+0x2f8>)
 8000fca:	7b5b      	ldrb	r3, [r3, #13]
 8000fcc:	b21b      	sxth	r3, r3
 8000fce:	4313      	orrs	r3, r2
 8000fd0:	b21a      	sxth	r2, r3
 8000fd2:	4b89      	ldr	r3, [pc, #548]	@ (80011f8 <MPU6050_GetFilteredData+0x328>)
 8000fd4:	801a      	strh	r2, [r3, #0]

	gyroX = ((float)raw_gx/TEMP_LSB_2_DEGREE)- gyroX_offsets;
 8000fd6:	4b86      	ldr	r3, [pc, #536]	@ (80011f0 <MPU6050_GetFilteredData+0x320>)
 8000fd8:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000fdc:	ee07 3a90 	vmov	s15, r3
 8000fe0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000fe4:	eddf 6a85 	vldr	s13, [pc, #532]	@ 80011fc <MPU6050_GetFilteredData+0x32c>
 8000fe8:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8000fec:	4b84      	ldr	r3, [pc, #528]	@ (8001200 <MPU6050_GetFilteredData+0x330>)
 8000fee:	edd3 7a00 	vldr	s15, [r3]
 8000ff2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000ff6:	4b83      	ldr	r3, [pc, #524]	@ (8001204 <MPU6050_GetFilteredData+0x334>)
 8000ff8:	edc3 7a00 	vstr	s15, [r3]
	gyroY = ((float)raw_gy/TEMP_LSB_2_DEGREE)- gyroY_offsets;
 8000ffc:	4b7d      	ldr	r3, [pc, #500]	@ (80011f4 <MPU6050_GetFilteredData+0x324>)
 8000ffe:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001002:	ee07 3a90 	vmov	s15, r3
 8001006:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800100a:	eddf 6a7c 	vldr	s13, [pc, #496]	@ 80011fc <MPU6050_GetFilteredData+0x32c>
 800100e:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001012:	4b7d      	ldr	r3, [pc, #500]	@ (8001208 <MPU6050_GetFilteredData+0x338>)
 8001014:	edd3 7a00 	vldr	s15, [r3]
 8001018:	ee77 7a67 	vsub.f32	s15, s14, s15
 800101c:	4b7b      	ldr	r3, [pc, #492]	@ (800120c <MPU6050_GetFilteredData+0x33c>)
 800101e:	edc3 7a00 	vstr	s15, [r3]
	gyroZ = ((float)raw_gz/TEMP_LSB_2_DEGREE)- gyroZ_offsets;
 8001022:	4b75      	ldr	r3, [pc, #468]	@ (80011f8 <MPU6050_GetFilteredData+0x328>)
 8001024:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001028:	ee07 3a90 	vmov	s15, r3
 800102c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001030:	eddf 6a72 	vldr	s13, [pc, #456]	@ 80011fc <MPU6050_GetFilteredData+0x32c>
 8001034:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001038:	4b75      	ldr	r3, [pc, #468]	@ (8001210 <MPU6050_GetFilteredData+0x340>)
 800103a:	edd3 7a00 	vldr	s15, [r3]
 800103e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001042:	4b74      	ldr	r3, [pc, #464]	@ (8001214 <MPU6050_GetFilteredData+0x344>)
 8001044:	edc3 7a00 	vstr	s15, [r3]

	//---------------------------------------------------------------------------
	current_Time = __HAL_TIM_GET_COUNTER(IMU_HTIM);
 8001048:	4b73      	ldr	r3, [pc, #460]	@ (8001218 <MPU6050_GetFilteredData+0x348>)
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	681b      	ldr	r3, [r3, #0]
 800104e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001050:	4a72      	ldr	r2, [pc, #456]	@ (800121c <MPU6050_GetFilteredData+0x34c>)
 8001052:	6013      	str	r3, [r2, #0]
	dt = (float)(current_Time - prev_Time);
 8001054:	4b71      	ldr	r3, [pc, #452]	@ (800121c <MPU6050_GetFilteredData+0x34c>)
 8001056:	681a      	ldr	r2, [r3, #0]
 8001058:	4b71      	ldr	r3, [pc, #452]	@ (8001220 <MPU6050_GetFilteredData+0x350>)
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	1ad3      	subs	r3, r2, r3
 800105e:	ee07 3a90 	vmov	s15, r3
 8001062:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001066:	4b6f      	ldr	r3, [pc, #444]	@ (8001224 <MPU6050_GetFilteredData+0x354>)
 8001068:	edc3 7a00 	vstr	s15, [r3]
	dt = (dt)/1000000.0f;
 800106c:	4b6d      	ldr	r3, [pc, #436]	@ (8001224 <MPU6050_GetFilteredData+0x354>)
 800106e:	ed93 7a00 	vldr	s14, [r3]
 8001072:	eddf 6a6d 	vldr	s13, [pc, #436]	@ 8001228 <MPU6050_GetFilteredData+0x358>
 8001076:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800107a:	4b6a      	ldr	r3, [pc, #424]	@ (8001224 <MPU6050_GetFilteredData+0x354>)
 800107c:	edc3 7a00 	vstr	s15, [r3]
	prev_Time = current_Time;
 8001080:	4b66      	ldr	r3, [pc, #408]	@ (800121c <MPU6050_GetFilteredData+0x34c>)
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	4a66      	ldr	r2, [pc, #408]	@ (8001220 <MPU6050_GetFilteredData+0x350>)
 8001086:	6013      	str	r3, [r2, #0]

	float newRollGyro = roll + (gyroX)*(dt);
 8001088:	4b5e      	ldr	r3, [pc, #376]	@ (8001204 <MPU6050_GetFilteredData+0x334>)
 800108a:	ed93 7a00 	vldr	s14, [r3]
 800108e:	4b65      	ldr	r3, [pc, #404]	@ (8001224 <MPU6050_GetFilteredData+0x354>)
 8001090:	edd3 7a00 	vldr	s15, [r3]
 8001094:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001098:	4b64      	ldr	r3, [pc, #400]	@ (800122c <MPU6050_GetFilteredData+0x35c>)
 800109a:	edd3 7a00 	vldr	s15, [r3]
 800109e:	ee77 7a27 	vadd.f32	s15, s14, s15
 80010a2:	edc7 7a05 	vstr	s15, [r7, #20]
	float newPitchGyro = pitch + (gyroY)*(dt);
 80010a6:	4b59      	ldr	r3, [pc, #356]	@ (800120c <MPU6050_GetFilteredData+0x33c>)
 80010a8:	ed93 7a00 	vldr	s14, [r3]
 80010ac:	4b5d      	ldr	r3, [pc, #372]	@ (8001224 <MPU6050_GetFilteredData+0x354>)
 80010ae:	edd3 7a00 	vldr	s15, [r3]
 80010b2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80010b6:	4b5e      	ldr	r3, [pc, #376]	@ (8001230 <MPU6050_GetFilteredData+0x360>)
 80010b8:	edd3 7a00 	vldr	s15, [r3]
 80010bc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80010c0:	edc7 7a04 	vstr	s15, [r7, #16]

	float newRollAccel = atan2f(accelY, sqrtf(accelX*accelX + accelZ*accelZ)) * RAD_2_DEG;
 80010c4:	4b48      	ldr	r3, [pc, #288]	@ (80011e8 <MPU6050_GetFilteredData+0x318>)
 80010c6:	ed93 8a00 	vldr	s16, [r3]
 80010ca:	4b45      	ldr	r3, [pc, #276]	@ (80011e0 <MPU6050_GetFilteredData+0x310>)
 80010cc:	ed93 7a00 	vldr	s14, [r3]
 80010d0:	4b43      	ldr	r3, [pc, #268]	@ (80011e0 <MPU6050_GetFilteredData+0x310>)
 80010d2:	edd3 7a00 	vldr	s15, [r3]
 80010d6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80010da:	4b44      	ldr	r3, [pc, #272]	@ (80011ec <MPU6050_GetFilteredData+0x31c>)
 80010dc:	edd3 6a00 	vldr	s13, [r3]
 80010e0:	4b42      	ldr	r3, [pc, #264]	@ (80011ec <MPU6050_GetFilteredData+0x31c>)
 80010e2:	edd3 7a00 	vldr	s15, [r3]
 80010e6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80010ea:	ee77 7a27 	vadd.f32	s15, s14, s15
 80010ee:	eeb0 0a67 	vmov.f32	s0, s15
 80010f2:	f007 ff0b 	bl	8008f0c <sqrtf>
 80010f6:	eef0 7a40 	vmov.f32	s15, s0
 80010fa:	eef0 0a67 	vmov.f32	s1, s15
 80010fe:	eeb0 0a48 	vmov.f32	s0, s16
 8001102:	f007 ff01 	bl	8008f08 <atan2f>
 8001106:	eef0 7a40 	vmov.f32	s15, s0
 800110a:	ed9f 7a4a 	vldr	s14, [pc, #296]	@ 8001234 <MPU6050_GetFilteredData+0x364>
 800110e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001112:	edc7 7a03 	vstr	s15, [r7, #12]
	float newPitchAccel = atan2f(accelX, sqrtf(accelY*accelY + accelZ*accelZ)) * RAD_2_DEG;
 8001116:	4b32      	ldr	r3, [pc, #200]	@ (80011e0 <MPU6050_GetFilteredData+0x310>)
 8001118:	ed93 8a00 	vldr	s16, [r3]
 800111c:	4b32      	ldr	r3, [pc, #200]	@ (80011e8 <MPU6050_GetFilteredData+0x318>)
 800111e:	ed93 7a00 	vldr	s14, [r3]
 8001122:	4b31      	ldr	r3, [pc, #196]	@ (80011e8 <MPU6050_GetFilteredData+0x318>)
 8001124:	edd3 7a00 	vldr	s15, [r3]
 8001128:	ee27 7a27 	vmul.f32	s14, s14, s15
 800112c:	4b2f      	ldr	r3, [pc, #188]	@ (80011ec <MPU6050_GetFilteredData+0x31c>)
 800112e:	edd3 6a00 	vldr	s13, [r3]
 8001132:	4b2e      	ldr	r3, [pc, #184]	@ (80011ec <MPU6050_GetFilteredData+0x31c>)
 8001134:	edd3 7a00 	vldr	s15, [r3]
 8001138:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800113c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001140:	eeb0 0a67 	vmov.f32	s0, s15
 8001144:	f007 fee2 	bl	8008f0c <sqrtf>
 8001148:	eef0 7a40 	vmov.f32	s15, s0
 800114c:	eef0 0a67 	vmov.f32	s1, s15
 8001150:	eeb0 0a48 	vmov.f32	s0, s16
 8001154:	f007 fed8 	bl	8008f08 <atan2f>
 8001158:	eef0 7a40 	vmov.f32	s15, s0
 800115c:	ed9f 7a35 	vldr	s14, [pc, #212]	@ 8001234 <MPU6050_GetFilteredData+0x364>
 8001160:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001164:	edc7 7a02 	vstr	s15, [r7, #8]

	roll = (filterGyroCoef)*newRollGyro + (1.0f-(filterGyroCoef))*newRollAccel;
 8001168:	ed97 7a01 	vldr	s14, [r7, #4]
 800116c:	edd7 7a05 	vldr	s15, [r7, #20]
 8001170:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001174:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001178:	edd7 7a01 	vldr	s15, [r7, #4]
 800117c:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001180:	edd7 7a03 	vldr	s15, [r7, #12]
 8001184:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001188:	ee77 7a27 	vadd.f32	s15, s14, s15
 800118c:	4b27      	ldr	r3, [pc, #156]	@ (800122c <MPU6050_GetFilteredData+0x35c>)
 800118e:	edc3 7a00 	vstr	s15, [r3]
	pitch = (filterGyroCoef)*newPitchGyro + (1.0f-(filterGyroCoef))*newPitchAccel;
 8001192:	ed97 7a01 	vldr	s14, [r7, #4]
 8001196:	edd7 7a04 	vldr	s15, [r7, #16]
 800119a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800119e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80011a2:	edd7 7a01 	vldr	s15, [r7, #4]
 80011a6:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80011aa:	edd7 7a02 	vldr	s15, [r7, #8]
 80011ae:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80011b2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80011b6:	4b1e      	ldr	r3, [pc, #120]	@ (8001230 <MPU6050_GetFilteredData+0x360>)
 80011b8:	edc3 7a00 	vstr	s15, [r3]
//	angleZ += (gyroZ)*(dt);
}
 80011bc:	bf00      	nop
 80011be:	3718      	adds	r7, #24
 80011c0:	46bd      	mov	sp, r7
 80011c2:	ecbd 8b02 	vpop	{d8}
 80011c6:	bd80      	pop	{r7, pc}
 80011c8:	200000a4 	.word	0x200000a4
 80011cc:	200000bc 	.word	0x200000bc
 80011d0:	200000be 	.word	0x200000be
 80011d4:	200000c0 	.word	0x200000c0
 80011d8:	46800000 	.word	0x46800000
 80011dc:	200000ec 	.word	0x200000ec
 80011e0:	200000e0 	.word	0x200000e0
 80011e4:	200000f0 	.word	0x200000f0
 80011e8:	200000e4 	.word	0x200000e4
 80011ec:	200000e8 	.word	0x200000e8
 80011f0:	200000c2 	.word	0x200000c2
 80011f4:	200000c4 	.word	0x200000c4
 80011f8:	200000c6 	.word	0x200000c6
 80011fc:	43030000 	.word	0x43030000
 8001200:	200000d4 	.word	0x200000d4
 8001204:	200000c8 	.word	0x200000c8
 8001208:	200000d8 	.word	0x200000d8
 800120c:	200000cc 	.word	0x200000cc
 8001210:	200000dc 	.word	0x200000dc
 8001214:	200000d0 	.word	0x200000d0
 8001218:	20000110 	.word	0x20000110
 800121c:	20000100 	.word	0x20000100
 8001220:	20000104 	.word	0x20000104
 8001224:	200000b8 	.word	0x200000b8
 8001228:	49742400 	.word	0x49742400
 800122c:	200000f8 	.word	0x200000f8
 8001230:	200000fc 	.word	0x200000fc
 8001234:	42652ee1 	.word	0x42652ee1

08001238 <PID_Init>:


#include "PID.h"
#include "stdint.h"

void PID_Init(PID *pid, float integral_limit, float output_limit){
 8001238:	b480      	push	{r7}
 800123a:	b085      	sub	sp, #20
 800123c:	af00      	add	r7, sp, #0
 800123e:	60f8      	str	r0, [r7, #12]
 8001240:	ed87 0a02 	vstr	s0, [r7, #8]
 8001244:	edc7 0a01 	vstr	s1, [r7, #4]

	/*Clear controller variables*/
	pid->Kp = 0.0f;
 8001248:	68fb      	ldr	r3, [r7, #12]
 800124a:	f04f 0200 	mov.w	r2, #0
 800124e:	601a      	str	r2, [r3, #0]
	pid->Ki = 0.0f;
 8001250:	68fb      	ldr	r3, [r7, #12]
 8001252:	f04f 0200 	mov.w	r2, #0
 8001256:	605a      	str	r2, [r3, #4]
	pid->Kd = 0.0f;
 8001258:	68fb      	ldr	r3, [r7, #12]
 800125a:	f04f 0200 	mov.w	r2, #0
 800125e:	609a      	str	r2, [r3, #8]
	pid->tau = 0.0f;
 8001260:	68fb      	ldr	r3, [r7, #12]
 8001262:	f04f 0200 	mov.w	r2, #0
 8001266:	60da      	str	r2, [r3, #12]

	pid->error = 0.0f;
 8001268:	68fb      	ldr	r3, [r7, #12]
 800126a:	f04f 0200 	mov.w	r2, #0
 800126e:	62da      	str	r2, [r3, #44]	@ 0x2c
	pid->prev_error = 0.0f;
 8001270:	68fb      	ldr	r3, [r7, #12]
 8001272:	f04f 0200 	mov.w	r2, #0
 8001276:	631a      	str	r2, [r3, #48]	@ 0x30

	pid->integration = 0.0f;
 8001278:	68fb      	ldr	r3, [r7, #12]
 800127a:	f04f 0200 	mov.w	r2, #0
 800127e:	619a      	str	r2, [r3, #24]
	pid->integral_limit = integral_limit;
 8001280:	68fb      	ldr	r3, [r7, #12]
 8001282:	68ba      	ldr	r2, [r7, #8]
 8001284:	63da      	str	r2, [r3, #60]	@ 0x3c

	pid->differentiation = 0.0f;
 8001286:	68fb      	ldr	r3, [r7, #12]
 8001288:	f04f 0200 	mov.w	r2, #0
 800128c:	61da      	str	r2, [r3, #28]
	pid->measurement = 0.0f;
 800128e:	68fb      	ldr	r3, [r7, #12]
 8001290:	f04f 0200 	mov.w	r2, #0
 8001294:	625a      	str	r2, [r3, #36]	@ 0x24

	pid->output = 0.0f;
 8001296:	68fb      	ldr	r3, [r7, #12]
 8001298:	f04f 0200 	mov.w	r2, #0
 800129c:	635a      	str	r2, [r3, #52]	@ 0x34
	pid->output_limit = output_limit;
 800129e:	68fb      	ldr	r3, [r7, #12]
 80012a0:	687a      	ldr	r2, [r7, #4]
 80012a2:	639a      	str	r2, [r3, #56]	@ 0x38
}
 80012a4:	bf00      	nop
 80012a6:	3714      	adds	r7, #20
 80012a8:	46bd      	mov	sp, r7
 80012aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ae:	4770      	bx	lr

080012b0 <PID_SetParameters>:

void PID_SetParameters(PID *pid, float kp, float ki, float kd, float setpoint, float measurement){
 80012b0:	b480      	push	{r7}
 80012b2:	b087      	sub	sp, #28
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	6178      	str	r0, [r7, #20]
 80012b8:	ed87 0a04 	vstr	s0, [r7, #16]
 80012bc:	edc7 0a03 	vstr	s1, [r7, #12]
 80012c0:	ed87 1a02 	vstr	s2, [r7, #8]
 80012c4:	edc7 1a01 	vstr	s3, [r7, #4]
 80012c8:	ed87 2a00 	vstr	s4, [r7]
	pid->Kp = kp;
 80012cc:	697b      	ldr	r3, [r7, #20]
 80012ce:	693a      	ldr	r2, [r7, #16]
 80012d0:	601a      	str	r2, [r3, #0]
	pid->Ki = ki;
 80012d2:	697b      	ldr	r3, [r7, #20]
 80012d4:	68fa      	ldr	r2, [r7, #12]
 80012d6:	605a      	str	r2, [r3, #4]
	pid->Kd = kd;
 80012d8:	697b      	ldr	r3, [r7, #20]
 80012da:	68ba      	ldr	r2, [r7, #8]
 80012dc:	609a      	str	r2, [r3, #8]
	pid->setpoint = setpoint;
 80012de:	697b      	ldr	r3, [r7, #20]
 80012e0:	687a      	ldr	r2, [r7, #4]
 80012e2:	611a      	str	r2, [r3, #16]
	pid->measurement = measurement;
 80012e4:	697b      	ldr	r3, [r7, #20]
 80012e6:	683a      	ldr	r2, [r7, #0]
 80012e8:	625a      	str	r2, [r3, #36]	@ 0x24
}
 80012ea:	bf00      	nop
 80012ec:	371c      	adds	r7, #28
 80012ee:	46bd      	mov	sp, r7
 80012f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f4:	4770      	bx	lr
	...

080012f8 <PID_Update>:

void PID_Update(PID *pid, float measurement, float dt){
 80012f8:	b480      	push	{r7}
 80012fa:	b085      	sub	sp, #20
 80012fc:	af00      	add	r7, sp, #0
 80012fe:	60f8      	str	r0, [r7, #12]
 8001300:	ed87 0a02 	vstr	s0, [r7, #8]
 8001304:	edc7 0a01 	vstr	s1, [r7, #4]
	pid->measurement = measurement;
 8001308:	68fb      	ldr	r3, [r7, #12]
 800130a:	68ba      	ldr	r2, [r7, #8]
 800130c:	625a      	str	r2, [r3, #36]	@ 0x24
	pid->dt = dt;
 800130e:	68fb      	ldr	r3, [r7, #12]
 8001310:	687a      	ldr	r2, [r7, #4]
 8001312:	615a      	str	r2, [r3, #20]
	pid->tau = 50.0f * pid->dt;
 8001314:	68fb      	ldr	r3, [r7, #12]
 8001316:	edd3 7a05 	vldr	s15, [r3, #20]
 800131a:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 8001334 <PID_Update+0x3c>
 800131e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001322:	68fb      	ldr	r3, [r7, #12]
 8001324:	edc3 7a03 	vstr	s15, [r3, #12]
}
 8001328:	bf00      	nop
 800132a:	3714      	adds	r7, #20
 800132c:	46bd      	mov	sp, r7
 800132e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001332:	4770      	bx	lr
 8001334:	42480000 	.word	0x42480000

08001338 <PID_Compute>:

float PID_Compute(PID *pid){
 8001338:	b480      	push	{r7}
 800133a:	b085      	sub	sp, #20
 800133c:	af00      	add	r7, sp, #0
 800133e:	6078      	str	r0, [r7, #4]

	pid->error = pid->setpoint - pid->measurement;
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	ed93 7a04 	vldr	s14, [r3, #16]
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 800134c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c

	pid->propotional = pid->error * pid->Kp;
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	ed93 7a0b 	vldr	s14, [r3, #44]	@ 0x2c
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	edd3 7a00 	vldr	s15, [r3]
 8001362:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	edc3 7a08 	vstr	s15, [r3, #32]

	/*Use 'Trapezoidal Rule' to calculate the cumulative errors */
	pid->integration += 0.5f * (pid->error + pid->prev_error) * pid->dt * pid->Ki;
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	ed93 7a06 	vldr	s14, [r3, #24]
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	edd3 6a0b 	vldr	s13, [r3, #44]	@ 0x2c
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 800137e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001382:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 8001386:	ee67 6aa6 	vmul.f32	s13, s15, s13
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	edd3 7a05 	vldr	s15, [r3, #20]
 8001390:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	edd3 7a01 	vldr	s15, [r3, #4]
 800139a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800139e:	ee77 7a27 	vadd.f32	s15, s14, s15
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	edc3 7a06 	vstr	s15, [r3, #24]

	/*NOTICE 1: Integration anti-windup*/
	if(pid->integration >= pid->integral_limit){
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	ed93 7a06 	vldr	s14, [r3, #24]
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	edd3 7a0f 	vldr	s15, [r3, #60]	@ 0x3c
 80013b4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80013b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013bc:	db03      	blt.n	80013c6 <PID_Compute+0x8e>
		pid->integration = pid->integral_limit;
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	619a      	str	r2, [r3, #24]
	->  D_new =  2.Kd.(M_new - M_old) + (2.tau - dt).D_old
	            ------------------------------------------
	                           2.tau + dt
	*/

	float numerator = -(2.0f * pid->Kd* (pid->measurement - pid->prev_measurement) + (2.0f * pid->tau - pid->dt)*pid->differentiation);
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	edd3 7a02 	vldr	s15, [r3, #8]
 80013cc:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	edd3 6a09 	vldr	s13, [r3, #36]	@ 0x24
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 80013dc:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80013e0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	edd3 7a03 	vldr	s15, [r3, #12]
 80013ea:	ee77 6aa7 	vadd.f32	s13, s15, s15
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	edd3 7a05 	vldr	s15, [r3, #20]
 80013f4:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	edd3 7a07 	vldr	s15, [r3, #28]
 80013fe:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001402:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001406:	eef1 7a67 	vneg.f32	s15, s15
 800140a:	edc7 7a03 	vstr	s15, [r7, #12]
	float denominator = 2.0f * pid->tau + pid->dt;
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	edd3 7a03 	vldr	s15, [r3, #12]
 8001414:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	edd3 7a05 	vldr	s15, [r3, #20]
 800141e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001422:	edc7 7a02 	vstr	s15, [r7, #8]
	pid->differentiation = (numerator / denominator);
 8001426:	edd7 6a03 	vldr	s13, [r7, #12]
 800142a:	ed97 7a02 	vldr	s14, [r7, #8]
 800142e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	edc3 7a07 	vstr	s15, [r3, #28]

	pid->output = pid->propotional + pid->integration + pid->differentiation;
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	ed93 7a08 	vldr	s14, [r3, #32]
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	edd3 7a06 	vldr	s15, [r3, #24]
 8001444:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	edd3 7a07 	vldr	s15, [r3, #28]
 800144e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	edc3 7a0d 	vstr	s15, [r3, #52]	@ 0x34

	/*NOTICE 2: Clamp controller output*/
	if (pid->output > pid->output_limit){
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	ed93 7a0d 	vldr	s14, [r3, #52]	@ 0x34
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 8001464:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001468:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800146c:	dd03      	ble.n	8001476 <PID_Compute+0x13e>
		pid->output = pid->output_limit;
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	635a      	str	r2, [r3, #52]	@ 0x34
	}

	/*Update previous error as current error for future computation*/
	pid->prev_measurement = pid->measurement;
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	629a      	str	r2, [r3, #40]	@ 0x28
	pid->prev_error = pid->error;
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	631a      	str	r2, [r3, #48]	@ 0x30

	return pid->output;
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800148a:	ee07 3a90 	vmov	s15, r3
}
 800148e:	eeb0 0a67 	vmov.f32	s0, s15
 8001492:	3714      	adds	r7, #20
 8001494:	46bd      	mov	sp, r7
 8001496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800149a:	4770      	bx	lr

0800149c <WT61_Init>:
uint8_t data_packet[40];
uint8_t check_bit = 0x00;

bool handle = false;

void WT61_Init(UART_HandleTypeDef *huart){
 800149c:	b580      	push	{r7, lr}
 800149e:	b082      	sub	sp, #8
 80014a0:	af00      	add	r7, sp, #0
 80014a2:	6078      	str	r0, [r7, #4]
	IMU_UART = huart;
 80014a4:	4a05      	ldr	r2, [pc, #20]	@ (80014bc <WT61_Init+0x20>)
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	6013      	str	r3, [r2, #0]
	WT61_ResetAngle();
 80014aa:	f000 f809 	bl	80014c0 <WT61_ResetAngle>
	WT61_ReceiveDataPacket();
 80014ae:	f000 f81f 	bl	80014f0 <WT61_ReceiveDataPacket>
}
 80014b2:	bf00      	nop
 80014b4:	3708      	adds	r7, #8
 80014b6:	46bd      	mov	sp, r7
 80014b8:	bd80      	pop	{r7, pc}
 80014ba:	bf00      	nop
 80014bc:	20000114 	.word	0x20000114

080014c0 <WT61_ResetAngle>:

		MCU_BAUDRATE = TARGET_BAUDRATE;
	}
}

void WT61_ResetAngle(){
 80014c0:	b580      	push	{r7, lr}
 80014c2:	af00      	add	r7, sp, #0
	HAL_UART_DMAStop(IMU_UART);
 80014c4:	4b08      	ldr	r3, [pc, #32]	@ (80014e8 <WT61_ResetAngle+0x28>)
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	4618      	mov	r0, r3
 80014ca:	f006 ff5a 	bl	8008382 <HAL_UART_DMAStop>
	HAL_UART_Transmit(IMU_UART, ANGLEZ_ZERO, sizeof(ANGLEZ_ZERO), 1000);
 80014ce:	4b06      	ldr	r3, [pc, #24]	@ (80014e8 <WT61_ResetAngle+0x28>)
 80014d0:	6818      	ldr	r0, [r3, #0]
 80014d2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80014d6:	2203      	movs	r2, #3
 80014d8:	4904      	ldr	r1, [pc, #16]	@ (80014ec <WT61_ResetAngle+0x2c>)
 80014da:	f006 fe0b 	bl	80080f4 <HAL_UART_Transmit>
	HAL_Delay(5);
 80014de:	2005      	movs	r0, #5
 80014e0:	f002 f912 	bl	8003708 <HAL_Delay>
}
 80014e4:	bf00      	nop
 80014e6:	bd80      	pop	{r7, pc}
 80014e8:	20000114 	.word	0x20000114
 80014ec:	08009260 	.word	0x08009260

080014f0 <WT61_ReceiveDataPacket>:

void WT61_ReceiveDataPacket(){
 80014f0:	b580      	push	{r7, lr}
 80014f2:	af00      	add	r7, sp, #0
	HAL_UART_Receive_DMA(IMU_UART, data_packet, 33);
 80014f4:	4b04      	ldr	r3, [pc, #16]	@ (8001508 <WT61_ReceiveDataPacket+0x18>)
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	2221      	movs	r2, #33	@ 0x21
 80014fa:	4904      	ldr	r1, [pc, #16]	@ (800150c <WT61_ReceiveDataPacket+0x1c>)
 80014fc:	4618      	mov	r0, r3
 80014fe:	f006 ff1b 	bl	8008338 <HAL_UART_Receive_DMA>
}
 8001502:	bf00      	nop
 8001504:	bd80      	pop	{r7, pc}
 8001506:	bf00      	nop
 8001508:	20000114 	.word	0x20000114
 800150c:	2000012c 	.word	0x2000012c

08001510 <WT61_CheckProtocolHeader>:

void WT61_CheckProtocolHeader(){
 8001510:	b580      	push	{r7, lr}
 8001512:	af00      	add	r7, sp, #0
	if (handle == true){
 8001514:	4b15      	ldr	r3, [pc, #84]	@ (800156c <WT61_CheckProtocolHeader+0x5c>)
 8001516:	781b      	ldrb	r3, [r3, #0]
 8001518:	2b00      	cmp	r3, #0
 800151a:	d025      	beq.n	8001568 <WT61_CheckProtocolHeader+0x58>
		HAL_UART_DMAStop(IMU_UART);
 800151c:	4b14      	ldr	r3, [pc, #80]	@ (8001570 <WT61_CheckProtocolHeader+0x60>)
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	4618      	mov	r0, r3
 8001522:	f006 ff2e 	bl	8008382 <HAL_UART_DMAStop>
		HAL_UART_Receive(IMU_UART, &check_bit, 1, 1000);
 8001526:	4b12      	ldr	r3, [pc, #72]	@ (8001570 <WT61_CheckProtocolHeader+0x60>)
 8001528:	6818      	ldr	r0, [r3, #0]
 800152a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800152e:	2201      	movs	r2, #1
 8001530:	4910      	ldr	r1, [pc, #64]	@ (8001574 <WT61_CheckProtocolHeader+0x64>)
 8001532:	f006 fe6a 	bl	800820a <HAL_UART_Receive>

		if(check_bit != PROTOCOL_HEADER){
 8001536:	4b0f      	ldr	r3, [pc, #60]	@ (8001574 <WT61_CheckProtocolHeader+0x64>)
 8001538:	781b      	ldrb	r3, [r3, #0]
 800153a:	2b55      	cmp	r3, #85	@ 0x55
 800153c:	d014      	beq.n	8001568 <WT61_CheckProtocolHeader+0x58>

			while (check_bit != PROTOCOL_HEADER){
 800153e:	e007      	b.n	8001550 <WT61_CheckProtocolHeader+0x40>

				HAL_UART_Receive(IMU_UART, &check_bit, 1, 1000);
 8001540:	4b0b      	ldr	r3, [pc, #44]	@ (8001570 <WT61_CheckProtocolHeader+0x60>)
 8001542:	6818      	ldr	r0, [r3, #0]
 8001544:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001548:	2201      	movs	r2, #1
 800154a:	490a      	ldr	r1, [pc, #40]	@ (8001574 <WT61_CheckProtocolHeader+0x64>)
 800154c:	f006 fe5d 	bl	800820a <HAL_UART_Receive>
			while (check_bit != PROTOCOL_HEADER){
 8001550:	4b08      	ldr	r3, [pc, #32]	@ (8001574 <WT61_CheckProtocolHeader+0x64>)
 8001552:	781b      	ldrb	r3, [r3, #0]
 8001554:	2b55      	cmp	r3, #85	@ 0x55
 8001556:	d1f3      	bne.n	8001540 <WT61_CheckProtocolHeader+0x30>

			}
			check_bit = 0x00;
 8001558:	4b06      	ldr	r3, [pc, #24]	@ (8001574 <WT61_CheckProtocolHeader+0x64>)
 800155a:	2200      	movs	r2, #0
 800155c:	701a      	strb	r2, [r3, #0]
			handle = false;
 800155e:	4b03      	ldr	r3, [pc, #12]	@ (800156c <WT61_CheckProtocolHeader+0x5c>)
 8001560:	2200      	movs	r2, #0
 8001562:	701a      	strb	r2, [r3, #0]
			WT61_ReceiveDataPacket();
 8001564:	f7ff ffc4 	bl	80014f0 <WT61_ReceiveDataPacket>
		}
	}
}
 8001568:	bf00      	nop
 800156a:	bd80      	pop	{r7, pc}
 800156c:	20000155 	.word	0x20000155
 8001570:	20000114 	.word	0x20000114
 8001574:	20000154 	.word	0x20000154

08001578 <WT61_CheckDataField>:



bool WT61_CheckDataField(){
 8001578:	b480      	push	{r7}
 800157a:	af00      	add	r7, sp, #0
	if (data_packet[0] != FIELD_ANGLE){
 800157c:	4b05      	ldr	r3, [pc, #20]	@ (8001594 <WT61_CheckDataField+0x1c>)
 800157e:	781b      	ldrb	r3, [r3, #0]
 8001580:	2b53      	cmp	r3, #83	@ 0x53
 8001582:	d001      	beq.n	8001588 <WT61_CheckDataField+0x10>
		return false;
 8001584:	2300      	movs	r3, #0
 8001586:	e000      	b.n	800158a <WT61_CheckDataField+0x12>
	}
	else {
		return true;
 8001588:	2301      	movs	r3, #1
	}
}
 800158a:	4618      	mov	r0, r3
 800158c:	46bd      	mov	sp, r7
 800158e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001592:	4770      	bx	lr
 8001594:	2000012c 	.word	0x2000012c

08001598 <WT61_GetYawAngle>:

double WT61_GetRollAngle(){
	return roll_angle;
}

double WT61_GetYawAngle(){
 8001598:	b580      	push	{r7, lr}
 800159a:	af00      	add	r7, sp, #0
	WT61_HandleAngleWrapAround();
 800159c:	f000 f81a 	bl	80015d4 <WT61_HandleAngleWrapAround>
	return yaw_angle - save_yaw_angle;
 80015a0:	4b0a      	ldr	r3, [pc, #40]	@ (80015cc <WT61_GetYawAngle+0x34>)
 80015a2:	ed93 7a00 	vldr	s14, [r3]
 80015a6:	4b0a      	ldr	r3, [pc, #40]	@ (80015d0 <WT61_GetYawAngle+0x38>)
 80015a8:	edd3 7a00 	vldr	s15, [r3]
 80015ac:	ee77 7a67 	vsub.f32	s15, s14, s15
 80015b0:	ee17 0a90 	vmov	r0, s15
 80015b4:	f7fe ff6c 	bl	8000490 <__aeabi_f2d>
 80015b8:	4602      	mov	r2, r0
 80015ba:	460b      	mov	r3, r1
 80015bc:	ec43 2b17 	vmov	d7, r2, r3
}
 80015c0:	eeb0 0a47 	vmov.f32	s0, s14
 80015c4:	eef0 0a67 	vmov.f32	s1, s15
 80015c8:	bd80      	pop	{r7, pc}
 80015ca:	bf00      	nop
 80015cc:	20000118 	.word	0x20000118
 80015d0:	20000120 	.word	0x20000120

080015d4 <WT61_HandleAngleWrapAround>:

void WT61_HandleAngleWrapAround(){
 80015d4:	b480      	push	{r7}
 80015d6:	af00      	add	r7, sp, #0
	// 0 -> 360 degree
	if (yaw_angle - prev_yaw_angle > 300.0f){
 80015d8:	4b1d      	ldr	r3, [pc, #116]	@ (8001650 <WT61_HandleAngleWrapAround+0x7c>)
 80015da:	ed93 7a00 	vldr	s14, [r3]
 80015de:	4b1d      	ldr	r3, [pc, #116]	@ (8001654 <WT61_HandleAngleWrapAround+0x80>)
 80015e0:	edd3 7a00 	vldr	s15, [r3]
 80015e4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80015e8:	ed9f 7a1b 	vldr	s14, [pc, #108]	@ 8001658 <WT61_HandleAngleWrapAround+0x84>
 80015ec:	eef4 7ac7 	vcmpe.f32	s15, s14
 80015f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015f4:	dd0a      	ble.n	800160c <WT61_HandleAngleWrapAround+0x38>
		save_yaw_angle += 360.0f;
 80015f6:	4b19      	ldr	r3, [pc, #100]	@ (800165c <WT61_HandleAngleWrapAround+0x88>)
 80015f8:	edd3 7a00 	vldr	s15, [r3]
 80015fc:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8001660 <WT61_HandleAngleWrapAround+0x8c>
 8001600:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001604:	4b15      	ldr	r3, [pc, #84]	@ (800165c <WT61_HandleAngleWrapAround+0x88>)
 8001606:	edc3 7a00 	vstr	s15, [r3]
 800160a:	e018      	b.n	800163e <WT61_HandleAngleWrapAround+0x6a>
	}

	//360 -> 0 degree
	else if (yaw_angle - prev_yaw_angle < -300.0f){
 800160c:	4b10      	ldr	r3, [pc, #64]	@ (8001650 <WT61_HandleAngleWrapAround+0x7c>)
 800160e:	ed93 7a00 	vldr	s14, [r3]
 8001612:	4b10      	ldr	r3, [pc, #64]	@ (8001654 <WT61_HandleAngleWrapAround+0x80>)
 8001614:	edd3 7a00 	vldr	s15, [r3]
 8001618:	ee77 7a67 	vsub.f32	s15, s14, s15
 800161c:	ed9f 7a11 	vldr	s14, [pc, #68]	@ 8001664 <WT61_HandleAngleWrapAround+0x90>
 8001620:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001624:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001628:	d509      	bpl.n	800163e <WT61_HandleAngleWrapAround+0x6a>
		save_yaw_angle -= 360.0f;
 800162a:	4b0c      	ldr	r3, [pc, #48]	@ (800165c <WT61_HandleAngleWrapAround+0x88>)
 800162c:	edd3 7a00 	vldr	s15, [r3]
 8001630:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 8001660 <WT61_HandleAngleWrapAround+0x8c>
 8001634:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001638:	4b08      	ldr	r3, [pc, #32]	@ (800165c <WT61_HandleAngleWrapAround+0x88>)
 800163a:	edc3 7a00 	vstr	s15, [r3]
	}

	prev_yaw_angle = yaw_angle;
 800163e:	4b04      	ldr	r3, [pc, #16]	@ (8001650 <WT61_HandleAngleWrapAround+0x7c>)
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	4a04      	ldr	r2, [pc, #16]	@ (8001654 <WT61_HandleAngleWrapAround+0x80>)
 8001644:	6013      	str	r3, [r2, #0]
}
 8001646:	bf00      	nop
 8001648:	46bd      	mov	sp, r7
 800164a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800164e:	4770      	bx	lr
 8001650:	20000118 	.word	0x20000118
 8001654:	2000011c 	.word	0x2000011c
 8001658:	43960000 	.word	0x43960000
 800165c:	20000120 	.word	0x20000120
 8001660:	43b40000 	.word	0x43b40000
 8001664:	c3960000 	.word	0xc3960000

08001668 <WT61_CalculateFullAngles>:

void WT61_CalculateFullAngles(){
 8001668:	b580      	push	{r7, lr}
 800166a:	af00      	add	r7, sp, #0
	if (!WT61_CheckDataField()){
 800166c:	f7ff ff84 	bl	8001578 <WT61_CheckDataField>
 8001670:	4603      	mov	r3, r0
 8001672:	f083 0301 	eor.w	r3, r3, #1
 8001676:	b2db      	uxtb	r3, r3
 8001678:	2b00      	cmp	r3, #0
 800167a:	d003      	beq.n	8001684 <WT61_CalculateFullAngles+0x1c>
		handle = true;
 800167c:	4b21      	ldr	r3, [pc, #132]	@ (8001704 <WT61_CalculateFullAngles+0x9c>)
 800167e:	2201      	movs	r2, #1
 8001680:	701a      	strb	r2, [r3, #0]
		return;
 8001682:	e03e      	b.n	8001702 <WT61_CalculateFullAngles+0x9a>
	};

	pitch_angle = ( ((data_packet[4] << 8) | (data_packet[3])) / 32768.0f ) * 180.0f;
 8001684:	4b20      	ldr	r3, [pc, #128]	@ (8001708 <WT61_CalculateFullAngles+0xa0>)
 8001686:	791b      	ldrb	r3, [r3, #4]
 8001688:	021b      	lsls	r3, r3, #8
 800168a:	4a1f      	ldr	r2, [pc, #124]	@ (8001708 <WT61_CalculateFullAngles+0xa0>)
 800168c:	78d2      	ldrb	r2, [r2, #3]
 800168e:	4313      	orrs	r3, r2
 8001690:	ee07 3a90 	vmov	s15, r3
 8001694:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001698:	eddf 6a1c 	vldr	s13, [pc, #112]	@ 800170c <WT61_CalculateFullAngles+0xa4>
 800169c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80016a0:	ed9f 7a1b 	vldr	s14, [pc, #108]	@ 8001710 <WT61_CalculateFullAngles+0xa8>
 80016a4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80016a8:	4b1a      	ldr	r3, [pc, #104]	@ (8001714 <WT61_CalculateFullAngles+0xac>)
 80016aa:	edc3 7a00 	vstr	s15, [r3]
	roll_angle = ( ((data_packet[2] << 8) | (data_packet[1])) / 32768.0f ) * 180.0f;
 80016ae:	4b16      	ldr	r3, [pc, #88]	@ (8001708 <WT61_CalculateFullAngles+0xa0>)
 80016b0:	789b      	ldrb	r3, [r3, #2]
 80016b2:	021b      	lsls	r3, r3, #8
 80016b4:	4a14      	ldr	r2, [pc, #80]	@ (8001708 <WT61_CalculateFullAngles+0xa0>)
 80016b6:	7852      	ldrb	r2, [r2, #1]
 80016b8:	4313      	orrs	r3, r2
 80016ba:	ee07 3a90 	vmov	s15, r3
 80016be:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80016c2:	eddf 6a12 	vldr	s13, [pc, #72]	@ 800170c <WT61_CalculateFullAngles+0xa4>
 80016c6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80016ca:	ed9f 7a11 	vldr	s14, [pc, #68]	@ 8001710 <WT61_CalculateFullAngles+0xa8>
 80016ce:	ee67 7a87 	vmul.f32	s15, s15, s14
 80016d2:	4b11      	ldr	r3, [pc, #68]	@ (8001718 <WT61_CalculateFullAngles+0xb0>)
 80016d4:	edc3 7a00 	vstr	s15, [r3]
	yaw_angle = ( ((data_packet[6] << 8) | (data_packet[5])) / 32768.0f) * 180.0f;
 80016d8:	4b0b      	ldr	r3, [pc, #44]	@ (8001708 <WT61_CalculateFullAngles+0xa0>)
 80016da:	799b      	ldrb	r3, [r3, #6]
 80016dc:	021b      	lsls	r3, r3, #8
 80016de:	4a0a      	ldr	r2, [pc, #40]	@ (8001708 <WT61_CalculateFullAngles+0xa0>)
 80016e0:	7952      	ldrb	r2, [r2, #5]
 80016e2:	4313      	orrs	r3, r2
 80016e4:	ee07 3a90 	vmov	s15, r3
 80016e8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80016ec:	eddf 6a07 	vldr	s13, [pc, #28]	@ 800170c <WT61_CalculateFullAngles+0xa4>
 80016f0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80016f4:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 8001710 <WT61_CalculateFullAngles+0xa8>
 80016f8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80016fc:	4b07      	ldr	r3, [pc, #28]	@ (800171c <WT61_CalculateFullAngles+0xb4>)
 80016fe:	edc3 7a00 	vstr	s15, [r3]

}
 8001702:	bd80      	pop	{r7, pc}
 8001704:	20000155 	.word	0x20000155
 8001708:	2000012c 	.word	0x2000012c
 800170c:	47000000 	.word	0x47000000
 8001710:	43340000 	.word	0x43340000
 8001714:	20000124 	.word	0x20000124
 8001718:	20000128 	.word	0x20000128
 800171c:	20000118 	.word	0x20000118

08001720 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001720:	b580      	push	{r7, lr}
 8001722:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001724:	f001 ff7e 	bl	8003624 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001728:	f000 f918 	bl	800195c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800172c:	f000 fda6 	bl	800227c <MX_GPIO_Init>
  MX_DMA_Init();
 8001730:	f000 fd5e 	bl	80021f0 <MX_DMA_Init>
  MX_I2C2_Init();
 8001734:	f000 f9a8 	bl	8001a88 <MX_I2C2_Init>
  MX_USART1_UART_Init();
 8001738:	f000 fcdc 	bl	80020f4 <MX_USART1_UART_Init>
  MX_USART6_UART_Init();
 800173c:	f000 fd2e 	bl	800219c <MX_USART6_UART_Init>
  MX_TIM3_Init();
 8001740:	f000 fabc 	bl	8001cbc <MX_TIM3_Init>
  MX_I2C1_Init();
 8001744:	f000 f972 	bl	8001a2c <MX_I2C1_Init>
  MX_TIM2_Init();
 8001748:	f000 fa6c 	bl	8001c24 <MX_TIM2_Init>
  MX_USART2_UART_Init();
 800174c:	f000 fcfc 	bl	8002148 <MX_USART2_UART_Init>
  MX_TIM4_Init();
 8001750:	f000 fb40 	bl	8001dd4 <MX_TIM4_Init>
  MX_TIM1_Init();
 8001754:	f000 f9c6 	bl	8001ae4 <MX_TIM1_Init>
  MX_TIM5_Init();
 8001758:	f000 fb8a 	bl	8001e70 <MX_TIM5_Init>
  MX_TIM8_Init();
 800175c:	f000 fbd6 	bl	8001f0c <MX_TIM8_Init>
  MX_TIM9_Init();
 8001760:	f000 fc8e 	bl	8002080 <MX_TIM9_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim2);
 8001764:	4868      	ldr	r0, [pc, #416]	@ (8001908 <main+0x1e8>)
 8001766:	f005 f953 	bl	8006a10 <HAL_TIM_Base_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 800176a:	2104      	movs	r1, #4
 800176c:	4867      	ldr	r0, [pc, #412]	@ (800190c <main+0x1ec>)
 800176e:	f005 fc47 	bl	8007000 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8001772:	2100      	movs	r1, #0
 8001774:	4866      	ldr	r0, [pc, #408]	@ (8001910 <main+0x1f0>)
 8001776:	f005 fc43 	bl	8007000 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 800177a:	2104      	movs	r1, #4
 800177c:	4864      	ldr	r0, [pc, #400]	@ (8001910 <main+0x1f0>)
 800177e:	f005 fc3f 	bl	8007000 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 8001782:	2108      	movs	r1, #8
 8001784:	4862      	ldr	r0, [pc, #392]	@ (8001910 <main+0x1f0>)
 8001786:	f005 fc3b 	bl	8007000 <HAL_TIM_PWM_Start>

  /* Prevent I2C Devices from pulling the data bus LOW
  from previous working time + Send a 'STOP' signal */
  I2C_ResetDataBusToPullUp(&hi2c2);
 800178a:	4862      	ldr	r0, [pc, #392]	@ (8001914 <main+0x1f4>)
 800178c:	f000 fe36 	bl	80023fc <I2C_ResetDataBusToPullUp>

  if(status != HAL_OK){
 8001790:	4b61      	ldr	r3, [pc, #388]	@ (8001918 <main+0x1f8>)
 8001792:	781b      	ldrb	r3, [r3, #0]
 8001794:	2b00      	cmp	r3, #0
 8001796:	d003      	beq.n	80017a0 <main+0x80>
	  DRONE_SetStatus(SENSOR_CONNECTION_FAULT);
 8001798:	2006      	movs	r0, #6
 800179a:	f000 ffd1 	bl	8002740 <DRONE_SetStatus>
 800179e:	e04d      	b.n	800183c <main+0x11c>
  }
  else{
	  /* The WT61 sensor is specifically used for 'YAW' angle (angleZ) measurement */
	    WT61_Init(&huart1);
 80017a0:	485e      	ldr	r0, [pc, #376]	@ (800191c <main+0x1fc>)
 80017a2:	f7ff fe7b 	bl	800149c <WT61_Init>

	    /* The MPU-6050 sensor measures 'ROLL' angle (angleX) and 'PITCH' angle (angleY)  */
	    MPU6050_Init(&hi2c2, &htim2);
 80017a6:	4958      	ldr	r1, [pc, #352]	@ (8001908 <main+0x1e8>)
 80017a8:	485a      	ldr	r0, [pc, #360]	@ (8001914 <main+0x1f4>)
 80017aa:	f7ff f96f 	bl	8000a8c <MPU6050_Init>

	    /* Calibrate IMU Sensor for at least 2000 milliseconds */
	    DRONE_SetStatus(SENSOR_CALIBRATING);
 80017ae:	2002      	movs	r0, #2
 80017b0:	f000 ffc6 	bl	8002740 <DRONE_SetStatus>
	    MPU6050_Calibrate(2000);
 80017b4:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80017b8:	f7ff fab0 	bl	8000d1c <MPU6050_Calibrate>

	    DRONE_SetStatus(OK);
 80017bc:	2001      	movs	r0, #1
 80017be:	f000 ffbf 	bl	8002740 <DRONE_SetStatus>
	    /* Send 'START' signal to ESCs */
	    DRONE_ESCSetUp();
 80017c2:	f000 ffa1 	bl	8002708 <DRONE_ESCSetUp>

	    HAL_TIM_Base_Start_IT(&htim8);
 80017c6:	4856      	ldr	r0, [pc, #344]	@ (8001920 <main+0x200>)
 80017c8:	f005 f9b2 	bl	8006b30 <HAL_TIM_Base_Start_IT>
	    HAL_TIM_OC_Start_IT(&htim8, TIM_CHANNEL_2);
 80017cc:	2104      	movs	r1, #4
 80017ce:	4854      	ldr	r0, [pc, #336]	@ (8001920 <main+0x200>)
 80017d0:	f005 faa6 	bl	8006d20 <HAL_TIM_OC_Start_IT>
	    HAL_TIM_OC_Start_IT(&htim8, TIM_CHANNEL_3);
 80017d4:	2108      	movs	r1, #8
 80017d6:	4852      	ldr	r0, [pc, #328]	@ (8001920 <main+0x200>)
 80017d8:	f005 faa2 	bl	8006d20 <HAL_TIM_OC_Start_IT>

	    PID_Init(&pitch_controller, 0.0f, 0.0f);
 80017dc:	eddf 0a51 	vldr	s1, [pc, #324]	@ 8001924 <main+0x204>
 80017e0:	ed9f 0a50 	vldr	s0, [pc, #320]	@ 8001924 <main+0x204>
 80017e4:	4850      	ldr	r0, [pc, #320]	@ (8001928 <main+0x208>)
 80017e6:	f7ff fd27 	bl	8001238 <PID_Init>
	    PID_Init(&roll_controller, 1000.0f, 2000.0f);
 80017ea:	eddf 0a50 	vldr	s1, [pc, #320]	@ 800192c <main+0x20c>
 80017ee:	ed9f 0a50 	vldr	s0, [pc, #320]	@ 8001930 <main+0x210>
 80017f2:	4850      	ldr	r0, [pc, #320]	@ (8001934 <main+0x214>)
 80017f4:	f7ff fd20 	bl	8001238 <PID_Init>
	    PID_Init(&yaw_controller, 0.0f, 0.0f);
 80017f8:	eddf 0a4a 	vldr	s1, [pc, #296]	@ 8001924 <main+0x204>
 80017fc:	ed9f 0a49 	vldr	s0, [pc, #292]	@ 8001924 <main+0x204>
 8001800:	484d      	ldr	r0, [pc, #308]	@ (8001938 <main+0x218>)
 8001802:	f7ff fd19 	bl	8001238 <PID_Init>

	    PID_SetParameters(&roll_controller, 1.5f, 0.01f, 20.0f, 0.0f, roll);
 8001806:	4b4d      	ldr	r3, [pc, #308]	@ (800193c <main+0x21c>)
 8001808:	edd3 7a00 	vldr	s15, [r3]
 800180c:	eeb0 2a67 	vmov.f32	s4, s15
 8001810:	eddf 1a44 	vldr	s3, [pc, #272]	@ 8001924 <main+0x204>
 8001814:	eeb3 1a04 	vmov.f32	s2, #52	@ 0x41a00000  20.0
 8001818:	eddf 0a49 	vldr	s1, [pc, #292]	@ 8001940 <main+0x220>
 800181c:	eeb7 0a08 	vmov.f32	s0, #120	@ 0x3fc00000  1.5
 8001820:	4844      	ldr	r0, [pc, #272]	@ (8001934 <main+0x214>)
 8001822:	f7ff fd45 	bl	80012b0 <PID_SetParameters>
	    HAL_TIM_Base_Start(&htim5);
 8001826:	4847      	ldr	r0, [pc, #284]	@ (8001944 <main+0x224>)
 8001828:	f005 f8f2 	bl	8006a10 <HAL_TIM_Base_Start>

	    GAMEPAD_Init(&huart6);
 800182c:	4846      	ldr	r0, [pc, #280]	@ (8001948 <main+0x228>)
 800182e:	f7ff f86d 	bl	800090c <GAMEPAD_Init>
	    GAMEPAD_ReceiveData();
 8001832:	f7ff f91b 	bl	8000a6c <GAMEPAD_ReceiveData>
	    DRONE_SetStatus(LOCK);
 8001836:	2004      	movs	r0, #4
 8001838:	f000 ff82 	bl	8002740 <DRONE_SetStatus>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if(drone.status == UNLOCKING){
 800183c:	4b43      	ldr	r3, [pc, #268]	@ (800194c <main+0x22c>)
 800183e:	7a9b      	ldrb	r3, [r3, #10]
 8001840:	2b05      	cmp	r3, #5
 8001842:	d104      	bne.n	800184e <main+0x12e>
		  DRONE_ESCSetUp();
 8001844:	f000 ff60 	bl	8002708 <DRONE_ESCSetUp>
		  DRONE_SetStatus(OK);
 8001848:	2001      	movs	r0, #1
 800184a:	f000 ff79 	bl	8002740 <DRONE_SetStatus>
	  }

	  if(drone.status == OK){
 800184e:	4b3f      	ldr	r3, [pc, #252]	@ (800194c <main+0x22c>)
 8001850:	7a9b      	ldrb	r3, [r3, #10]
 8001852:	2b01      	cmp	r3, #1
 8001854:	d1f2      	bne.n	800183c <main+0x11c>
		  if(roll > 20.0f){
 8001856:	4b39      	ldr	r3, [pc, #228]	@ (800193c <main+0x21c>)
 8001858:	edd3 7a00 	vldr	s15, [r3]
 800185c:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 8001860:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001864:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001868:	dd0b      	ble.n	8001882 <main+0x162>
			HAL_GPIO_WritePin(LF_LED1_GPIO_Port, LF_LED1_Pin, 1);
 800186a:	2201      	movs	r2, #1
 800186c:	2102      	movs	r1, #2
 800186e:	4838      	ldr	r0, [pc, #224]	@ (8001950 <main+0x230>)
 8001870:	f002 ff9c 	bl	80047ac <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(RF_LED1_GPIO_Port, RF_LED1_Pin, 0);
 8001874:	2200      	movs	r2, #0
 8001876:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800187a:	4836      	ldr	r0, [pc, #216]	@ (8001954 <main+0x234>)
 800187c:	f002 ff96 	bl	80047ac <HAL_GPIO_WritePin>
 8001880:	e7dc      	b.n	800183c <main+0x11c>
		}
		else if(roll < -20.0f){
 8001882:	4b2e      	ldr	r3, [pc, #184]	@ (800193c <main+0x21c>)
 8001884:	edd3 7a00 	vldr	s15, [r3]
 8001888:	eebb 7a04 	vmov.f32	s14, #180	@ 0xc1a00000 -20.0
 800188c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001890:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001894:	d50b      	bpl.n	80018ae <main+0x18e>
			HAL_GPIO_WritePin(LF_LED1_GPIO_Port, LF_LED1_Pin, 0);
 8001896:	2200      	movs	r2, #0
 8001898:	2102      	movs	r1, #2
 800189a:	482d      	ldr	r0, [pc, #180]	@ (8001950 <main+0x230>)
 800189c:	f002 ff86 	bl	80047ac <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(RF_LED1_GPIO_Port, RF_LED1_Pin, 1);
 80018a0:	2201      	movs	r2, #1
 80018a2:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80018a6:	482b      	ldr	r0, [pc, #172]	@ (8001954 <main+0x234>)
 80018a8:	f002 ff80 	bl	80047ac <HAL_GPIO_WritePin>
 80018ac:	e7c6      	b.n	800183c <main+0x11c>
		}
		else if(pitch < -20.0f){
 80018ae:	4b2a      	ldr	r3, [pc, #168]	@ (8001958 <main+0x238>)
 80018b0:	edd3 7a00 	vldr	s15, [r3]
 80018b4:	eebb 7a04 	vmov.f32	s14, #180	@ 0xc1a00000 -20.0
 80018b8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80018bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018c0:	d50b      	bpl.n	80018da <main+0x1ba>
			HAL_GPIO_WritePin(LF_LED1_GPIO_Port, LF_LED1_Pin, 1);
 80018c2:	2201      	movs	r2, #1
 80018c4:	2102      	movs	r1, #2
 80018c6:	4822      	ldr	r0, [pc, #136]	@ (8001950 <main+0x230>)
 80018c8:	f002 ff70 	bl	80047ac <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(RF_LED1_GPIO_Port, RF_LED1_Pin, 1);
 80018cc:	2201      	movs	r2, #1
 80018ce:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80018d2:	4820      	ldr	r0, [pc, #128]	@ (8001954 <main+0x234>)
 80018d4:	f002 ff6a 	bl	80047ac <HAL_GPIO_WritePin>
 80018d8:	e7b0      	b.n	800183c <main+0x11c>
		}
		else if(pitch > 20.0f){
 80018da:	4b1f      	ldr	r3, [pc, #124]	@ (8001958 <main+0x238>)
 80018dc:	edd3 7a00 	vldr	s15, [r3]
 80018e0:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 80018e4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80018e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018ec:	dca6      	bgt.n	800183c <main+0x11c>

		}
		else{
			HAL_GPIO_WritePin(LF_LED1_GPIO_Port, LF_LED1_Pin, 0);
 80018ee:	2200      	movs	r2, #0
 80018f0:	2102      	movs	r1, #2
 80018f2:	4817      	ldr	r0, [pc, #92]	@ (8001950 <main+0x230>)
 80018f4:	f002 ff5a 	bl	80047ac <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(RF_LED1_GPIO_Port, RF_LED1_Pin, 0);
 80018f8:	2200      	movs	r2, #0
 80018fa:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80018fe:	4815      	ldr	r0, [pc, #84]	@ (8001954 <main+0x234>)
 8001900:	f002 ff54 	bl	80047ac <HAL_GPIO_WritePin>
	  if(drone.status == UNLOCKING){
 8001904:	e79a      	b.n	800183c <main+0x11c>
 8001906:	bf00      	nop
 8001908:	200003a4 	.word	0x200003a4
 800190c:	2000035c 	.word	0x2000035c
 8001910:	200003ec 	.word	0x200003ec
 8001914:	200002a8 	.word	0x200002a8
 8001918:	20000109 	.word	0x20000109
 800191c:	20000554 	.word	0x20000554
 8001920:	200004c4 	.word	0x200004c4
 8001924:	00000000 	.word	0x00000000
 8001928:	200001b4 	.word	0x200001b4
 800192c:	44fa0000 	.word	0x44fa0000
 8001930:	447a0000 	.word	0x447a0000
 8001934:	2000016c 	.word	0x2000016c
 8001938:	200001fc 	.word	0x200001fc
 800193c:	200000f8 	.word	0x200000f8
 8001940:	3c23d70a 	.word	0x3c23d70a
 8001944:	2000047c 	.word	0x2000047c
 8001948:	200005e4 	.word	0x200005e4
 800194c:	2000015c 	.word	0x2000015c
 8001950:	40021000 	.word	0x40021000
 8001954:	40020800 	.word	0x40020800
 8001958:	200000fc 	.word	0x200000fc

0800195c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800195c:	b580      	push	{r7, lr}
 800195e:	b094      	sub	sp, #80	@ 0x50
 8001960:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001962:	f107 0320 	add.w	r3, r7, #32
 8001966:	2230      	movs	r2, #48	@ 0x30
 8001968:	2100      	movs	r1, #0
 800196a:	4618      	mov	r0, r3
 800196c:	f007 fa9a 	bl	8008ea4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001970:	f107 030c 	add.w	r3, r7, #12
 8001974:	2200      	movs	r2, #0
 8001976:	601a      	str	r2, [r3, #0]
 8001978:	605a      	str	r2, [r3, #4]
 800197a:	609a      	str	r2, [r3, #8]
 800197c:	60da      	str	r2, [r3, #12]
 800197e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001980:	2300      	movs	r3, #0
 8001982:	60bb      	str	r3, [r7, #8]
 8001984:	4b27      	ldr	r3, [pc, #156]	@ (8001a24 <SystemClock_Config+0xc8>)
 8001986:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001988:	4a26      	ldr	r2, [pc, #152]	@ (8001a24 <SystemClock_Config+0xc8>)
 800198a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800198e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001990:	4b24      	ldr	r3, [pc, #144]	@ (8001a24 <SystemClock_Config+0xc8>)
 8001992:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001994:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001998:	60bb      	str	r3, [r7, #8]
 800199a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800199c:	2300      	movs	r3, #0
 800199e:	607b      	str	r3, [r7, #4]
 80019a0:	4b21      	ldr	r3, [pc, #132]	@ (8001a28 <SystemClock_Config+0xcc>)
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	4a20      	ldr	r2, [pc, #128]	@ (8001a28 <SystemClock_Config+0xcc>)
 80019a6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80019aa:	6013      	str	r3, [r2, #0]
 80019ac:	4b1e      	ldr	r3, [pc, #120]	@ (8001a28 <SystemClock_Config+0xcc>)
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80019b4:	607b      	str	r3, [r7, #4]
 80019b6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80019b8:	2302      	movs	r3, #2
 80019ba:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80019bc:	2301      	movs	r3, #1
 80019be:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80019c0:	2310      	movs	r3, #16
 80019c2:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80019c4:	2302      	movs	r3, #2
 80019c6:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80019c8:	2300      	movs	r3, #0
 80019ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80019cc:	2308      	movs	r3, #8
 80019ce:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 80019d0:	2348      	movs	r3, #72	@ 0x48
 80019d2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80019d4:	2302      	movs	r3, #2
 80019d6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80019d8:	2304      	movs	r3, #4
 80019da:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80019dc:	f107 0320 	add.w	r3, r7, #32
 80019e0:	4618      	mov	r0, r3
 80019e2:	f004 fb6d 	bl	80060c0 <HAL_RCC_OscConfig>
 80019e6:	4603      	mov	r3, r0
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d001      	beq.n	80019f0 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80019ec:	f001 f9fc 	bl	8002de8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80019f0:	230f      	movs	r3, #15
 80019f2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80019f4:	2302      	movs	r3, #2
 80019f6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80019f8:	2300      	movs	r3, #0
 80019fa:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80019fc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001a00:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001a02:	2300      	movs	r3, #0
 8001a04:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001a06:	f107 030c 	add.w	r3, r7, #12
 8001a0a:	2102      	movs	r1, #2
 8001a0c:	4618      	mov	r0, r3
 8001a0e:	f004 fdcf 	bl	80065b0 <HAL_RCC_ClockConfig>
 8001a12:	4603      	mov	r3, r0
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d001      	beq.n	8001a1c <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001a18:	f001 f9e6 	bl	8002de8 <Error_Handler>
  }
}
 8001a1c:	bf00      	nop
 8001a1e:	3750      	adds	r7, #80	@ 0x50
 8001a20:	46bd      	mov	sp, r7
 8001a22:	bd80      	pop	{r7, pc}
 8001a24:	40023800 	.word	0x40023800
 8001a28:	40007000 	.word	0x40007000

08001a2c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001a30:	4b12      	ldr	r3, [pc, #72]	@ (8001a7c <MX_I2C1_Init+0x50>)
 8001a32:	4a13      	ldr	r2, [pc, #76]	@ (8001a80 <MX_I2C1_Init+0x54>)
 8001a34:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001a36:	4b11      	ldr	r3, [pc, #68]	@ (8001a7c <MX_I2C1_Init+0x50>)
 8001a38:	4a12      	ldr	r2, [pc, #72]	@ (8001a84 <MX_I2C1_Init+0x58>)
 8001a3a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001a3c:	4b0f      	ldr	r3, [pc, #60]	@ (8001a7c <MX_I2C1_Init+0x50>)
 8001a3e:	2200      	movs	r2, #0
 8001a40:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001a42:	4b0e      	ldr	r3, [pc, #56]	@ (8001a7c <MX_I2C1_Init+0x50>)
 8001a44:	2200      	movs	r2, #0
 8001a46:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001a48:	4b0c      	ldr	r3, [pc, #48]	@ (8001a7c <MX_I2C1_Init+0x50>)
 8001a4a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001a4e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001a50:	4b0a      	ldr	r3, [pc, #40]	@ (8001a7c <MX_I2C1_Init+0x50>)
 8001a52:	2200      	movs	r2, #0
 8001a54:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001a56:	4b09      	ldr	r3, [pc, #36]	@ (8001a7c <MX_I2C1_Init+0x50>)
 8001a58:	2200      	movs	r2, #0
 8001a5a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001a5c:	4b07      	ldr	r3, [pc, #28]	@ (8001a7c <MX_I2C1_Init+0x50>)
 8001a5e:	2200      	movs	r2, #0
 8001a60:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001a62:	4b06      	ldr	r3, [pc, #24]	@ (8001a7c <MX_I2C1_Init+0x50>)
 8001a64:	2200      	movs	r2, #0
 8001a66:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001a68:	4804      	ldr	r0, [pc, #16]	@ (8001a7c <MX_I2C1_Init+0x50>)
 8001a6a:	f002 fed3 	bl	8004814 <HAL_I2C_Init>
 8001a6e:	4603      	mov	r3, r0
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d001      	beq.n	8001a78 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001a74:	f001 f9b8 	bl	8002de8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001a78:	bf00      	nop
 8001a7a:	bd80      	pop	{r7, pc}
 8001a7c:	20000254 	.word	0x20000254
 8001a80:	40005400 	.word	0x40005400
 8001a84:	000186a0 	.word	0x000186a0

08001a88 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001a8c:	4b12      	ldr	r3, [pc, #72]	@ (8001ad8 <MX_I2C2_Init+0x50>)
 8001a8e:	4a13      	ldr	r2, [pc, #76]	@ (8001adc <MX_I2C2_Init+0x54>)
 8001a90:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 400000;
 8001a92:	4b11      	ldr	r3, [pc, #68]	@ (8001ad8 <MX_I2C2_Init+0x50>)
 8001a94:	4a12      	ldr	r2, [pc, #72]	@ (8001ae0 <MX_I2C2_Init+0x58>)
 8001a96:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001a98:	4b0f      	ldr	r3, [pc, #60]	@ (8001ad8 <MX_I2C2_Init+0x50>)
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8001a9e:	4b0e      	ldr	r3, [pc, #56]	@ (8001ad8 <MX_I2C2_Init+0x50>)
 8001aa0:	2200      	movs	r2, #0
 8001aa2:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001aa4:	4b0c      	ldr	r3, [pc, #48]	@ (8001ad8 <MX_I2C2_Init+0x50>)
 8001aa6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001aaa:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001aac:	4b0a      	ldr	r3, [pc, #40]	@ (8001ad8 <MX_I2C2_Init+0x50>)
 8001aae:	2200      	movs	r2, #0
 8001ab0:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8001ab2:	4b09      	ldr	r3, [pc, #36]	@ (8001ad8 <MX_I2C2_Init+0x50>)
 8001ab4:	2200      	movs	r2, #0
 8001ab6:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001ab8:	4b07      	ldr	r3, [pc, #28]	@ (8001ad8 <MX_I2C2_Init+0x50>)
 8001aba:	2200      	movs	r2, #0
 8001abc:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001abe:	4b06      	ldr	r3, [pc, #24]	@ (8001ad8 <MX_I2C2_Init+0x50>)
 8001ac0:	2200      	movs	r2, #0
 8001ac2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001ac4:	4804      	ldr	r0, [pc, #16]	@ (8001ad8 <MX_I2C2_Init+0x50>)
 8001ac6:	f002 fea5 	bl	8004814 <HAL_I2C_Init>
 8001aca:	4603      	mov	r3, r0
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d001      	beq.n	8001ad4 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001ad0:	f001 f98a 	bl	8002de8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001ad4:	bf00      	nop
 8001ad6:	bd80      	pop	{r7, pc}
 8001ad8:	200002a8 	.word	0x200002a8
 8001adc:	40005800 	.word	0x40005800
 8001ae0:	00061a80 	.word	0x00061a80

08001ae4 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	b096      	sub	sp, #88	@ 0x58
 8001ae8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001aea:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001aee:	2200      	movs	r2, #0
 8001af0:	601a      	str	r2, [r3, #0]
 8001af2:	605a      	str	r2, [r3, #4]
 8001af4:	609a      	str	r2, [r3, #8]
 8001af6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001af8:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001afc:	2200      	movs	r2, #0
 8001afe:	601a      	str	r2, [r3, #0]
 8001b00:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001b02:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001b06:	2200      	movs	r2, #0
 8001b08:	601a      	str	r2, [r3, #0]
 8001b0a:	605a      	str	r2, [r3, #4]
 8001b0c:	609a      	str	r2, [r3, #8]
 8001b0e:	60da      	str	r2, [r3, #12]
 8001b10:	611a      	str	r2, [r3, #16]
 8001b12:	615a      	str	r2, [r3, #20]
 8001b14:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001b16:	1d3b      	adds	r3, r7, #4
 8001b18:	2220      	movs	r2, #32
 8001b1a:	2100      	movs	r1, #0
 8001b1c:	4618      	mov	r0, r3
 8001b1e:	f007 f9c1 	bl	8008ea4 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001b22:	4b3e      	ldr	r3, [pc, #248]	@ (8001c1c <MX_TIM1_Init+0x138>)
 8001b24:	4a3e      	ldr	r2, [pc, #248]	@ (8001c20 <MX_TIM1_Init+0x13c>)
 8001b26:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 71;
 8001b28:	4b3c      	ldr	r3, [pc, #240]	@ (8001c1c <MX_TIM1_Init+0x138>)
 8001b2a:	2247      	movs	r2, #71	@ 0x47
 8001b2c:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b2e:	4b3b      	ldr	r3, [pc, #236]	@ (8001c1c <MX_TIM1_Init+0x138>)
 8001b30:	2200      	movs	r2, #0
 8001b32:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 19999;
 8001b34:	4b39      	ldr	r3, [pc, #228]	@ (8001c1c <MX_TIM1_Init+0x138>)
 8001b36:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8001b3a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b3c:	4b37      	ldr	r3, [pc, #220]	@ (8001c1c <MX_TIM1_Init+0x138>)
 8001b3e:	2200      	movs	r2, #0
 8001b40:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001b42:	4b36      	ldr	r3, [pc, #216]	@ (8001c1c <MX_TIM1_Init+0x138>)
 8001b44:	2200      	movs	r2, #0
 8001b46:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b48:	4b34      	ldr	r3, [pc, #208]	@ (8001c1c <MX_TIM1_Init+0x138>)
 8001b4a:	2200      	movs	r2, #0
 8001b4c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001b4e:	4833      	ldr	r0, [pc, #204]	@ (8001c1c <MX_TIM1_Init+0x138>)
 8001b50:	f004 ff0e 	bl	8006970 <HAL_TIM_Base_Init>
 8001b54:	4603      	mov	r3, r0
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d001      	beq.n	8001b5e <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8001b5a:	f001 f945 	bl	8002de8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001b5e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001b62:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001b64:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001b68:	4619      	mov	r1, r3
 8001b6a:	482c      	ldr	r0, [pc, #176]	@ (8001c1c <MX_TIM1_Init+0x138>)
 8001b6c:	f005 fd8e 	bl	800768c <HAL_TIM_ConfigClockSource>
 8001b70:	4603      	mov	r3, r0
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d001      	beq.n	8001b7a <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8001b76:	f001 f937 	bl	8002de8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001b7a:	4828      	ldr	r0, [pc, #160]	@ (8001c1c <MX_TIM1_Init+0x138>)
 8001b7c:	f005 f9e6 	bl	8006f4c <HAL_TIM_PWM_Init>
 8001b80:	4603      	mov	r3, r0
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d001      	beq.n	8001b8a <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8001b86:	f001 f92f 	bl	8002de8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b8a:	2300      	movs	r3, #0
 8001b8c:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b8e:	2300      	movs	r3, #0
 8001b90:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001b92:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001b96:	4619      	mov	r1, r3
 8001b98:	4820      	ldr	r0, [pc, #128]	@ (8001c1c <MX_TIM1_Init+0x138>)
 8001b9a:	f006 f979 	bl	8007e90 <HAL_TIMEx_MasterConfigSynchronization>
 8001b9e:	4603      	mov	r3, r0
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d001      	beq.n	8001ba8 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8001ba4:	f001 f920 	bl	8002de8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001ba8:	2360      	movs	r3, #96	@ 0x60
 8001baa:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8001bac:	2300      	movs	r3, #0
 8001bae:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001bb0:	2300      	movs	r3, #0
 8001bb2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001bb4:	2300      	movs	r3, #0
 8001bb6:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001bb8:	2300      	movs	r3, #0
 8001bba:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001bbc:	2300      	movs	r3, #0
 8001bbe:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001bc0:	2300      	movs	r3, #0
 8001bc2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001bc4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001bc8:	2204      	movs	r2, #4
 8001bca:	4619      	mov	r1, r3
 8001bcc:	4813      	ldr	r0, [pc, #76]	@ (8001c1c <MX_TIM1_Init+0x138>)
 8001bce:	f005 fc9b 	bl	8007508 <HAL_TIM_PWM_ConfigChannel>
 8001bd2:	4603      	mov	r3, r0
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d001      	beq.n	8001bdc <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8001bd8:	f001 f906 	bl	8002de8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001bdc:	2300      	movs	r3, #0
 8001bde:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001be0:	2300      	movs	r3, #0
 8001be2:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001be4:	2300      	movs	r3, #0
 8001be6:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001be8:	2300      	movs	r3, #0
 8001bea:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001bec:	2300      	movs	r3, #0
 8001bee:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001bf0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001bf4:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001bf6:	2300      	movs	r3, #0
 8001bf8:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001bfa:	1d3b      	adds	r3, r7, #4
 8001bfc:	4619      	mov	r1, r3
 8001bfe:	4807      	ldr	r0, [pc, #28]	@ (8001c1c <MX_TIM1_Init+0x138>)
 8001c00:	f006 f9c2 	bl	8007f88 <HAL_TIMEx_ConfigBreakDeadTime>
 8001c04:	4603      	mov	r3, r0
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d001      	beq.n	8001c0e <MX_TIM1_Init+0x12a>
  {
    Error_Handler();
 8001c0a:	f001 f8ed 	bl	8002de8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001c0e:	4803      	ldr	r0, [pc, #12]	@ (8001c1c <MX_TIM1_Init+0x138>)
 8001c10:	f001 fab6 	bl	8003180 <HAL_TIM_MspPostInit>

}
 8001c14:	bf00      	nop
 8001c16:	3758      	adds	r7, #88	@ 0x58
 8001c18:	46bd      	mov	sp, r7
 8001c1a:	bd80      	pop	{r7, pc}
 8001c1c:	2000035c 	.word	0x2000035c
 8001c20:	40010000 	.word	0x40010000

08001c24 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001c24:	b580      	push	{r7, lr}
 8001c26:	b086      	sub	sp, #24
 8001c28:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001c2a:	f107 0308 	add.w	r3, r7, #8
 8001c2e:	2200      	movs	r2, #0
 8001c30:	601a      	str	r2, [r3, #0]
 8001c32:	605a      	str	r2, [r3, #4]
 8001c34:	609a      	str	r2, [r3, #8]
 8001c36:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c38:	463b      	mov	r3, r7
 8001c3a:	2200      	movs	r2, #0
 8001c3c:	601a      	str	r2, [r3, #0]
 8001c3e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001c40:	4b1d      	ldr	r3, [pc, #116]	@ (8001cb8 <MX_TIM2_Init+0x94>)
 8001c42:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001c46:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 71;
 8001c48:	4b1b      	ldr	r3, [pc, #108]	@ (8001cb8 <MX_TIM2_Init+0x94>)
 8001c4a:	2247      	movs	r2, #71	@ 0x47
 8001c4c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c4e:	4b1a      	ldr	r3, [pc, #104]	@ (8001cb8 <MX_TIM2_Init+0x94>)
 8001c50:	2200      	movs	r2, #0
 8001c52:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001c54:	4b18      	ldr	r3, [pc, #96]	@ (8001cb8 <MX_TIM2_Init+0x94>)
 8001c56:	f04f 32ff 	mov.w	r2, #4294967295
 8001c5a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c5c:	4b16      	ldr	r3, [pc, #88]	@ (8001cb8 <MX_TIM2_Init+0x94>)
 8001c5e:	2200      	movs	r2, #0
 8001c60:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c62:	4b15      	ldr	r3, [pc, #84]	@ (8001cb8 <MX_TIM2_Init+0x94>)
 8001c64:	2200      	movs	r2, #0
 8001c66:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001c68:	4813      	ldr	r0, [pc, #76]	@ (8001cb8 <MX_TIM2_Init+0x94>)
 8001c6a:	f004 fe81 	bl	8006970 <HAL_TIM_Base_Init>
 8001c6e:	4603      	mov	r3, r0
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d001      	beq.n	8001c78 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001c74:	f001 f8b8 	bl	8002de8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001c78:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001c7c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001c7e:	f107 0308 	add.w	r3, r7, #8
 8001c82:	4619      	mov	r1, r3
 8001c84:	480c      	ldr	r0, [pc, #48]	@ (8001cb8 <MX_TIM2_Init+0x94>)
 8001c86:	f005 fd01 	bl	800768c <HAL_TIM_ConfigClockSource>
 8001c8a:	4603      	mov	r3, r0
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d001      	beq.n	8001c94 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001c90:	f001 f8aa 	bl	8002de8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c94:	2300      	movs	r3, #0
 8001c96:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c98:	2300      	movs	r3, #0
 8001c9a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001c9c:	463b      	mov	r3, r7
 8001c9e:	4619      	mov	r1, r3
 8001ca0:	4805      	ldr	r0, [pc, #20]	@ (8001cb8 <MX_TIM2_Init+0x94>)
 8001ca2:	f006 f8f5 	bl	8007e90 <HAL_TIMEx_MasterConfigSynchronization>
 8001ca6:	4603      	mov	r3, r0
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d001      	beq.n	8001cb0 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001cac:	f001 f89c 	bl	8002de8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001cb0:	bf00      	nop
 8001cb2:	3718      	adds	r7, #24
 8001cb4:	46bd      	mov	sp, r7
 8001cb6:	bd80      	pop	{r7, pc}
 8001cb8:	200003a4 	.word	0x200003a4

08001cbc <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001cbc:	b580      	push	{r7, lr}
 8001cbe:	b08e      	sub	sp, #56	@ 0x38
 8001cc0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001cc2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001cc6:	2200      	movs	r2, #0
 8001cc8:	601a      	str	r2, [r3, #0]
 8001cca:	605a      	str	r2, [r3, #4]
 8001ccc:	609a      	str	r2, [r3, #8]
 8001cce:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001cd0:	f107 0320 	add.w	r3, r7, #32
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	601a      	str	r2, [r3, #0]
 8001cd8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001cda:	1d3b      	adds	r3, r7, #4
 8001cdc:	2200      	movs	r2, #0
 8001cde:	601a      	str	r2, [r3, #0]
 8001ce0:	605a      	str	r2, [r3, #4]
 8001ce2:	609a      	str	r2, [r3, #8]
 8001ce4:	60da      	str	r2, [r3, #12]
 8001ce6:	611a      	str	r2, [r3, #16]
 8001ce8:	615a      	str	r2, [r3, #20]
 8001cea:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001cec:	4b37      	ldr	r3, [pc, #220]	@ (8001dcc <MX_TIM3_Init+0x110>)
 8001cee:	4a38      	ldr	r2, [pc, #224]	@ (8001dd0 <MX_TIM3_Init+0x114>)
 8001cf0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 71;
 8001cf2:	4b36      	ldr	r3, [pc, #216]	@ (8001dcc <MX_TIM3_Init+0x110>)
 8001cf4:	2247      	movs	r2, #71	@ 0x47
 8001cf6:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001cf8:	4b34      	ldr	r3, [pc, #208]	@ (8001dcc <MX_TIM3_Init+0x110>)
 8001cfa:	2200      	movs	r2, #0
 8001cfc:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 19999;
 8001cfe:	4b33      	ldr	r3, [pc, #204]	@ (8001dcc <MX_TIM3_Init+0x110>)
 8001d00:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8001d04:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d06:	4b31      	ldr	r3, [pc, #196]	@ (8001dcc <MX_TIM3_Init+0x110>)
 8001d08:	2200      	movs	r2, #0
 8001d0a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d0c:	4b2f      	ldr	r3, [pc, #188]	@ (8001dcc <MX_TIM3_Init+0x110>)
 8001d0e:	2200      	movs	r2, #0
 8001d10:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001d12:	482e      	ldr	r0, [pc, #184]	@ (8001dcc <MX_TIM3_Init+0x110>)
 8001d14:	f004 fe2c 	bl	8006970 <HAL_TIM_Base_Init>
 8001d18:	4603      	mov	r3, r0
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d001      	beq.n	8001d22 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8001d1e:	f001 f863 	bl	8002de8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001d22:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001d26:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001d28:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001d2c:	4619      	mov	r1, r3
 8001d2e:	4827      	ldr	r0, [pc, #156]	@ (8001dcc <MX_TIM3_Init+0x110>)
 8001d30:	f005 fcac 	bl	800768c <HAL_TIM_ConfigClockSource>
 8001d34:	4603      	mov	r3, r0
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d001      	beq.n	8001d3e <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8001d3a:	f001 f855 	bl	8002de8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001d3e:	4823      	ldr	r0, [pc, #140]	@ (8001dcc <MX_TIM3_Init+0x110>)
 8001d40:	f005 f904 	bl	8006f4c <HAL_TIM_PWM_Init>
 8001d44:	4603      	mov	r3, r0
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d001      	beq.n	8001d4e <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8001d4a:	f001 f84d 	bl	8002de8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d4e:	2300      	movs	r3, #0
 8001d50:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d52:	2300      	movs	r3, #0
 8001d54:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001d56:	f107 0320 	add.w	r3, r7, #32
 8001d5a:	4619      	mov	r1, r3
 8001d5c:	481b      	ldr	r0, [pc, #108]	@ (8001dcc <MX_TIM3_Init+0x110>)
 8001d5e:	f006 f897 	bl	8007e90 <HAL_TIMEx_MasterConfigSynchronization>
 8001d62:	4603      	mov	r3, r0
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d001      	beq.n	8001d6c <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8001d68:	f001 f83e 	bl	8002de8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001d6c:	2360      	movs	r3, #96	@ 0x60
 8001d6e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001d70:	2300      	movs	r3, #0
 8001d72:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001d74:	2300      	movs	r3, #0
 8001d76:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001d78:	2300      	movs	r3, #0
 8001d7a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001d7c:	1d3b      	adds	r3, r7, #4
 8001d7e:	2200      	movs	r2, #0
 8001d80:	4619      	mov	r1, r3
 8001d82:	4812      	ldr	r0, [pc, #72]	@ (8001dcc <MX_TIM3_Init+0x110>)
 8001d84:	f005 fbc0 	bl	8007508 <HAL_TIM_PWM_ConfigChannel>
 8001d88:	4603      	mov	r3, r0
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d001      	beq.n	8001d92 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8001d8e:	f001 f82b 	bl	8002de8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001d92:	1d3b      	adds	r3, r7, #4
 8001d94:	2204      	movs	r2, #4
 8001d96:	4619      	mov	r1, r3
 8001d98:	480c      	ldr	r0, [pc, #48]	@ (8001dcc <MX_TIM3_Init+0x110>)
 8001d9a:	f005 fbb5 	bl	8007508 <HAL_TIM_PWM_ConfigChannel>
 8001d9e:	4603      	mov	r3, r0
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d001      	beq.n	8001da8 <MX_TIM3_Init+0xec>
  {
    Error_Handler();
 8001da4:	f001 f820 	bl	8002de8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001da8:	1d3b      	adds	r3, r7, #4
 8001daa:	2208      	movs	r2, #8
 8001dac:	4619      	mov	r1, r3
 8001dae:	4807      	ldr	r0, [pc, #28]	@ (8001dcc <MX_TIM3_Init+0x110>)
 8001db0:	f005 fbaa 	bl	8007508 <HAL_TIM_PWM_ConfigChannel>
 8001db4:	4603      	mov	r3, r0
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d001      	beq.n	8001dbe <MX_TIM3_Init+0x102>
  {
    Error_Handler();
 8001dba:	f001 f815 	bl	8002de8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001dbe:	4803      	ldr	r0, [pc, #12]	@ (8001dcc <MX_TIM3_Init+0x110>)
 8001dc0:	f001 f9de 	bl	8003180 <HAL_TIM_MspPostInit>

}
 8001dc4:	bf00      	nop
 8001dc6:	3738      	adds	r7, #56	@ 0x38
 8001dc8:	46bd      	mov	sp, r7
 8001dca:	bd80      	pop	{r7, pc}
 8001dcc:	200003ec 	.word	0x200003ec
 8001dd0:	40000400 	.word	0x40000400

08001dd4 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	b086      	sub	sp, #24
 8001dd8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001dda:	f107 0308 	add.w	r3, r7, #8
 8001dde:	2200      	movs	r2, #0
 8001de0:	601a      	str	r2, [r3, #0]
 8001de2:	605a      	str	r2, [r3, #4]
 8001de4:	609a      	str	r2, [r3, #8]
 8001de6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001de8:	463b      	mov	r3, r7
 8001dea:	2200      	movs	r2, #0
 8001dec:	601a      	str	r2, [r3, #0]
 8001dee:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001df0:	4b1d      	ldr	r3, [pc, #116]	@ (8001e68 <MX_TIM4_Init+0x94>)
 8001df2:	4a1e      	ldr	r2, [pc, #120]	@ (8001e6c <MX_TIM4_Init+0x98>)
 8001df4:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 3999;
 8001df6:	4b1c      	ldr	r3, [pc, #112]	@ (8001e68 <MX_TIM4_Init+0x94>)
 8001df8:	f640 729f 	movw	r2, #3999	@ 0xf9f
 8001dfc:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001dfe:	4b1a      	ldr	r3, [pc, #104]	@ (8001e68 <MX_TIM4_Init+0x94>)
 8001e00:	2200      	movs	r2, #0
 8001e02:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 8999;
 8001e04:	4b18      	ldr	r3, [pc, #96]	@ (8001e68 <MX_TIM4_Init+0x94>)
 8001e06:	f242 3227 	movw	r2, #8999	@ 0x2327
 8001e0a:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e0c:	4b16      	ldr	r3, [pc, #88]	@ (8001e68 <MX_TIM4_Init+0x94>)
 8001e0e:	2200      	movs	r2, #0
 8001e10:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001e12:	4b15      	ldr	r3, [pc, #84]	@ (8001e68 <MX_TIM4_Init+0x94>)
 8001e14:	2280      	movs	r2, #128	@ 0x80
 8001e16:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001e18:	4813      	ldr	r0, [pc, #76]	@ (8001e68 <MX_TIM4_Init+0x94>)
 8001e1a:	f004 fda9 	bl	8006970 <HAL_TIM_Base_Init>
 8001e1e:	4603      	mov	r3, r0
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d001      	beq.n	8001e28 <MX_TIM4_Init+0x54>
  {
    Error_Handler();
 8001e24:	f000 ffe0 	bl	8002de8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001e28:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001e2c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001e2e:	f107 0308 	add.w	r3, r7, #8
 8001e32:	4619      	mov	r1, r3
 8001e34:	480c      	ldr	r0, [pc, #48]	@ (8001e68 <MX_TIM4_Init+0x94>)
 8001e36:	f005 fc29 	bl	800768c <HAL_TIM_ConfigClockSource>
 8001e3a:	4603      	mov	r3, r0
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d001      	beq.n	8001e44 <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 8001e40:	f000 ffd2 	bl	8002de8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e44:	2300      	movs	r3, #0
 8001e46:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e48:	2300      	movs	r3, #0
 8001e4a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001e4c:	463b      	mov	r3, r7
 8001e4e:	4619      	mov	r1, r3
 8001e50:	4805      	ldr	r0, [pc, #20]	@ (8001e68 <MX_TIM4_Init+0x94>)
 8001e52:	f006 f81d 	bl	8007e90 <HAL_TIMEx_MasterConfigSynchronization>
 8001e56:	4603      	mov	r3, r0
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d001      	beq.n	8001e60 <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 8001e5c:	f000 ffc4 	bl	8002de8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001e60:	bf00      	nop
 8001e62:	3718      	adds	r7, #24
 8001e64:	46bd      	mov	sp, r7
 8001e66:	bd80      	pop	{r7, pc}
 8001e68:	20000434 	.word	0x20000434
 8001e6c:	40000800 	.word	0x40000800

08001e70 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8001e70:	b580      	push	{r7, lr}
 8001e72:	b086      	sub	sp, #24
 8001e74:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001e76:	f107 0308 	add.w	r3, r7, #8
 8001e7a:	2200      	movs	r2, #0
 8001e7c:	601a      	str	r2, [r3, #0]
 8001e7e:	605a      	str	r2, [r3, #4]
 8001e80:	609a      	str	r2, [r3, #8]
 8001e82:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e84:	463b      	mov	r3, r7
 8001e86:	2200      	movs	r2, #0
 8001e88:	601a      	str	r2, [r3, #0]
 8001e8a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001e8c:	4b1d      	ldr	r3, [pc, #116]	@ (8001f04 <MX_TIM5_Init+0x94>)
 8001e8e:	4a1e      	ldr	r2, [pc, #120]	@ (8001f08 <MX_TIM5_Init+0x98>)
 8001e90:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 71;
 8001e92:	4b1c      	ldr	r3, [pc, #112]	@ (8001f04 <MX_TIM5_Init+0x94>)
 8001e94:	2247      	movs	r2, #71	@ 0x47
 8001e96:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e98:	4b1a      	ldr	r3, [pc, #104]	@ (8001f04 <MX_TIM5_Init+0x94>)
 8001e9a:	2200      	movs	r2, #0
 8001e9c:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8001e9e:	4b19      	ldr	r3, [pc, #100]	@ (8001f04 <MX_TIM5_Init+0x94>)
 8001ea0:	f04f 32ff 	mov.w	r2, #4294967295
 8001ea4:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ea6:	4b17      	ldr	r3, [pc, #92]	@ (8001f04 <MX_TIM5_Init+0x94>)
 8001ea8:	2200      	movs	r2, #0
 8001eaa:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001eac:	4b15      	ldr	r3, [pc, #84]	@ (8001f04 <MX_TIM5_Init+0x94>)
 8001eae:	2200      	movs	r2, #0
 8001eb0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8001eb2:	4814      	ldr	r0, [pc, #80]	@ (8001f04 <MX_TIM5_Init+0x94>)
 8001eb4:	f004 fd5c 	bl	8006970 <HAL_TIM_Base_Init>
 8001eb8:	4603      	mov	r3, r0
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d001      	beq.n	8001ec2 <MX_TIM5_Init+0x52>
  {
    Error_Handler();
 8001ebe:	f000 ff93 	bl	8002de8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001ec2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001ec6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8001ec8:	f107 0308 	add.w	r3, r7, #8
 8001ecc:	4619      	mov	r1, r3
 8001ece:	480d      	ldr	r0, [pc, #52]	@ (8001f04 <MX_TIM5_Init+0x94>)
 8001ed0:	f005 fbdc 	bl	800768c <HAL_TIM_ConfigClockSource>
 8001ed4:	4603      	mov	r3, r0
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d001      	beq.n	8001ede <MX_TIM5_Init+0x6e>
  {
    Error_Handler();
 8001eda:	f000 ff85 	bl	8002de8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ede:	2300      	movs	r3, #0
 8001ee0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ee2:	2300      	movs	r3, #0
 8001ee4:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001ee6:	463b      	mov	r3, r7
 8001ee8:	4619      	mov	r1, r3
 8001eea:	4806      	ldr	r0, [pc, #24]	@ (8001f04 <MX_TIM5_Init+0x94>)
 8001eec:	f005 ffd0 	bl	8007e90 <HAL_TIMEx_MasterConfigSynchronization>
 8001ef0:	4603      	mov	r3, r0
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d001      	beq.n	8001efa <MX_TIM5_Init+0x8a>
  {
    Error_Handler();
 8001ef6:	f000 ff77 	bl	8002de8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8001efa:	bf00      	nop
 8001efc:	3718      	adds	r7, #24
 8001efe:	46bd      	mov	sp, r7
 8001f00:	bd80      	pop	{r7, pc}
 8001f02:	bf00      	nop
 8001f04:	2000047c 	.word	0x2000047c
 8001f08:	40000c00 	.word	0x40000c00

08001f0c <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8001f0c:	b580      	push	{r7, lr}
 8001f0e:	b096      	sub	sp, #88	@ 0x58
 8001f10:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001f12:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001f16:	2200      	movs	r2, #0
 8001f18:	601a      	str	r2, [r3, #0]
 8001f1a:	605a      	str	r2, [r3, #4]
 8001f1c:	609a      	str	r2, [r3, #8]
 8001f1e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001f20:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001f24:	2200      	movs	r2, #0
 8001f26:	601a      	str	r2, [r3, #0]
 8001f28:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001f2a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001f2e:	2200      	movs	r2, #0
 8001f30:	601a      	str	r2, [r3, #0]
 8001f32:	605a      	str	r2, [r3, #4]
 8001f34:	609a      	str	r2, [r3, #8]
 8001f36:	60da      	str	r2, [r3, #12]
 8001f38:	611a      	str	r2, [r3, #16]
 8001f3a:	615a      	str	r2, [r3, #20]
 8001f3c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001f3e:	1d3b      	adds	r3, r7, #4
 8001f40:	2220      	movs	r2, #32
 8001f42:	2100      	movs	r1, #0
 8001f44:	4618      	mov	r0, r3
 8001f46:	f006 ffad 	bl	8008ea4 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8001f4a:	4b4b      	ldr	r3, [pc, #300]	@ (8002078 <MX_TIM8_Init+0x16c>)
 8001f4c:	4a4b      	ldr	r2, [pc, #300]	@ (800207c <MX_TIM8_Init+0x170>)
 8001f4e:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 71;
 8001f50:	4b49      	ldr	r3, [pc, #292]	@ (8002078 <MX_TIM8_Init+0x16c>)
 8001f52:	2247      	movs	r2, #71	@ 0x47
 8001f54:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f56:	4b48      	ldr	r3, [pc, #288]	@ (8002078 <MX_TIM8_Init+0x16c>)
 8001f58:	2200      	movs	r2, #0
 8001f5a:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 999;
 8001f5c:	4b46      	ldr	r3, [pc, #280]	@ (8002078 <MX_TIM8_Init+0x16c>)
 8001f5e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001f62:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f64:	4b44      	ldr	r3, [pc, #272]	@ (8002078 <MX_TIM8_Init+0x16c>)
 8001f66:	2200      	movs	r2, #0
 8001f68:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8001f6a:	4b43      	ldr	r3, [pc, #268]	@ (8002078 <MX_TIM8_Init+0x16c>)
 8001f6c:	2200      	movs	r2, #0
 8001f6e:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f70:	4b41      	ldr	r3, [pc, #260]	@ (8002078 <MX_TIM8_Init+0x16c>)
 8001f72:	2200      	movs	r2, #0
 8001f74:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8001f76:	4840      	ldr	r0, [pc, #256]	@ (8002078 <MX_TIM8_Init+0x16c>)
 8001f78:	f004 fcfa 	bl	8006970 <HAL_TIM_Base_Init>
 8001f7c:	4603      	mov	r3, r0
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d001      	beq.n	8001f86 <MX_TIM8_Init+0x7a>
  {
    Error_Handler();
 8001f82:	f000 ff31 	bl	8002de8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001f86:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001f8a:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8001f8c:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001f90:	4619      	mov	r1, r3
 8001f92:	4839      	ldr	r0, [pc, #228]	@ (8002078 <MX_TIM8_Init+0x16c>)
 8001f94:	f005 fb7a 	bl	800768c <HAL_TIM_ConfigClockSource>
 8001f98:	4603      	mov	r3, r0
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d001      	beq.n	8001fa2 <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 8001f9e:	f000 ff23 	bl	8002de8 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim8) != HAL_OK)
 8001fa2:	4835      	ldr	r0, [pc, #212]	@ (8002078 <MX_TIM8_Init+0x16c>)
 8001fa4:	f004 fe63 	bl	8006c6e <HAL_TIM_OC_Init>
 8001fa8:	4603      	mov	r3, r0
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d001      	beq.n	8001fb2 <MX_TIM8_Init+0xa6>
  {
    Error_Handler();
 8001fae:	f000 ff1b 	bl	8002de8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8001fba:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001fbe:	4619      	mov	r1, r3
 8001fc0:	482d      	ldr	r0, [pc, #180]	@ (8002078 <MX_TIM8_Init+0x16c>)
 8001fc2:	f005 ff65 	bl	8007e90 <HAL_TIMEx_MasterConfigSynchronization>
 8001fc6:	4603      	mov	r3, r0
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d001      	beq.n	8001fd0 <MX_TIM8_Init+0xc4>
  {
    Error_Handler();
 8001fcc:	f000 ff0c 	bl	8002de8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8001fd0:	2300      	movs	r3, #0
 8001fd2:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 100;
 8001fd4:	2364      	movs	r3, #100	@ 0x64
 8001fd6:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001fd8:	2300      	movs	r3, #0
 8001fda:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001fdc:	2300      	movs	r3, #0
 8001fde:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001fe0:	2300      	movs	r3, #0
 8001fe2:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001fe4:	2300      	movs	r3, #0
 8001fe6:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001fe8:	2300      	movs	r3, #0
 8001fea:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_OC_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001fec:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001ff0:	2204      	movs	r2, #4
 8001ff2:	4619      	mov	r1, r3
 8001ff4:	4820      	ldr	r0, [pc, #128]	@ (8002078 <MX_TIM8_Init+0x16c>)
 8001ff6:	f005 fa2b 	bl	8007450 <HAL_TIM_OC_ConfigChannel>
 8001ffa:	4603      	mov	r3, r0
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d001      	beq.n	8002004 <MX_TIM8_Init+0xf8>
  {
    Error_Handler();
 8002000:	f000 fef2 	bl	8002de8 <Error_Handler>
  }
  sConfigOC.Pulse = 250;
 8002004:	23fa      	movs	r3, #250	@ 0xfa
 8002006:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_OC_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002008:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800200c:	2208      	movs	r2, #8
 800200e:	4619      	mov	r1, r3
 8002010:	4819      	ldr	r0, [pc, #100]	@ (8002078 <MX_TIM8_Init+0x16c>)
 8002012:	f005 fa1d 	bl	8007450 <HAL_TIM_OC_ConfigChannel>
 8002016:	4603      	mov	r3, r0
 8002018:	2b00      	cmp	r3, #0
 800201a:	d001      	beq.n	8002020 <MX_TIM8_Init+0x114>
  {
    Error_Handler();
 800201c:	f000 fee4 	bl	8002de8 <Error_Handler>
  }
  sConfigOC.Pulse = 750;
 8002020:	f240 23ee 	movw	r3, #750	@ 0x2ee
 8002024:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_OC_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002026:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800202a:	220c      	movs	r2, #12
 800202c:	4619      	mov	r1, r3
 800202e:	4812      	ldr	r0, [pc, #72]	@ (8002078 <MX_TIM8_Init+0x16c>)
 8002030:	f005 fa0e 	bl	8007450 <HAL_TIM_OC_ConfigChannel>
 8002034:	4603      	mov	r3, r0
 8002036:	2b00      	cmp	r3, #0
 8002038:	d001      	beq.n	800203e <MX_TIM8_Init+0x132>
  {
    Error_Handler();
 800203a:	f000 fed5 	bl	8002de8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800203e:	2300      	movs	r3, #0
 8002040:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002042:	2300      	movs	r3, #0
 8002044:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002046:	2300      	movs	r3, #0
 8002048:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800204a:	2300      	movs	r3, #0
 800204c:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800204e:	2300      	movs	r3, #0
 8002050:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002052:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002056:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002058:	2300      	movs	r3, #0
 800205a:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 800205c:	1d3b      	adds	r3, r7, #4
 800205e:	4619      	mov	r1, r3
 8002060:	4805      	ldr	r0, [pc, #20]	@ (8002078 <MX_TIM8_Init+0x16c>)
 8002062:	f005 ff91 	bl	8007f88 <HAL_TIMEx_ConfigBreakDeadTime>
 8002066:	4603      	mov	r3, r0
 8002068:	2b00      	cmp	r3, #0
 800206a:	d001      	beq.n	8002070 <MX_TIM8_Init+0x164>
  {
    Error_Handler();
 800206c:	f000 febc 	bl	8002de8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8002070:	bf00      	nop
 8002072:	3758      	adds	r7, #88	@ 0x58
 8002074:	46bd      	mov	sp, r7
 8002076:	bd80      	pop	{r7, pc}
 8002078:	200004c4 	.word	0x200004c4
 800207c:	40010400 	.word	0x40010400

08002080 <MX_TIM9_Init>:
  * @brief TIM9 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM9_Init(void)
{
 8002080:	b580      	push	{r7, lr}
 8002082:	b084      	sub	sp, #16
 8002084:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002086:	463b      	mov	r3, r7
 8002088:	2200      	movs	r2, #0
 800208a:	601a      	str	r2, [r3, #0]
 800208c:	605a      	str	r2, [r3, #4]
 800208e:	609a      	str	r2, [r3, #8]
 8002090:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 8002092:	4b16      	ldr	r3, [pc, #88]	@ (80020ec <MX_TIM9_Init+0x6c>)
 8002094:	4a16      	ldr	r2, [pc, #88]	@ (80020f0 <MX_TIM9_Init+0x70>)
 8002096:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 7199;
 8002098:	4b14      	ldr	r3, [pc, #80]	@ (80020ec <MX_TIM9_Init+0x6c>)
 800209a:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 800209e:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 80020a0:	4b12      	ldr	r3, [pc, #72]	@ (80020ec <MX_TIM9_Init+0x6c>)
 80020a2:	2200      	movs	r2, #0
 80020a4:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 65535;
 80020a6:	4b11      	ldr	r3, [pc, #68]	@ (80020ec <MX_TIM9_Init+0x6c>)
 80020a8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80020ac:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80020ae:	4b0f      	ldr	r3, [pc, #60]	@ (80020ec <MX_TIM9_Init+0x6c>)
 80020b0:	2200      	movs	r2, #0
 80020b2:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80020b4:	4b0d      	ldr	r3, [pc, #52]	@ (80020ec <MX_TIM9_Init+0x6c>)
 80020b6:	2200      	movs	r2, #0
 80020b8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 80020ba:	480c      	ldr	r0, [pc, #48]	@ (80020ec <MX_TIM9_Init+0x6c>)
 80020bc:	f004 fc58 	bl	8006970 <HAL_TIM_Base_Init>
 80020c0:	4603      	mov	r3, r0
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d001      	beq.n	80020ca <MX_TIM9_Init+0x4a>
  {
    Error_Handler();
 80020c6:	f000 fe8f 	bl	8002de8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80020ca:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80020ce:	603b      	str	r3, [r7, #0]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 80020d0:	463b      	mov	r3, r7
 80020d2:	4619      	mov	r1, r3
 80020d4:	4805      	ldr	r0, [pc, #20]	@ (80020ec <MX_TIM9_Init+0x6c>)
 80020d6:	f005 fad9 	bl	800768c <HAL_TIM_ConfigClockSource>
 80020da:	4603      	mov	r3, r0
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d001      	beq.n	80020e4 <MX_TIM9_Init+0x64>
  {
    Error_Handler();
 80020e0:	f000 fe82 	bl	8002de8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */

}
 80020e4:	bf00      	nop
 80020e6:	3710      	adds	r7, #16
 80020e8:	46bd      	mov	sp, r7
 80020ea:	bd80      	pop	{r7, pc}
 80020ec:	2000050c 	.word	0x2000050c
 80020f0:	40014000 	.word	0x40014000

080020f4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80020f4:	b580      	push	{r7, lr}
 80020f6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80020f8:	4b11      	ldr	r3, [pc, #68]	@ (8002140 <MX_USART1_UART_Init+0x4c>)
 80020fa:	4a12      	ldr	r2, [pc, #72]	@ (8002144 <MX_USART1_UART_Init+0x50>)
 80020fc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80020fe:	4b10      	ldr	r3, [pc, #64]	@ (8002140 <MX_USART1_UART_Init+0x4c>)
 8002100:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002104:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002106:	4b0e      	ldr	r3, [pc, #56]	@ (8002140 <MX_USART1_UART_Init+0x4c>)
 8002108:	2200      	movs	r2, #0
 800210a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800210c:	4b0c      	ldr	r3, [pc, #48]	@ (8002140 <MX_USART1_UART_Init+0x4c>)
 800210e:	2200      	movs	r2, #0
 8002110:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002112:	4b0b      	ldr	r3, [pc, #44]	@ (8002140 <MX_USART1_UART_Init+0x4c>)
 8002114:	2200      	movs	r2, #0
 8002116:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002118:	4b09      	ldr	r3, [pc, #36]	@ (8002140 <MX_USART1_UART_Init+0x4c>)
 800211a:	220c      	movs	r2, #12
 800211c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800211e:	4b08      	ldr	r3, [pc, #32]	@ (8002140 <MX_USART1_UART_Init+0x4c>)
 8002120:	2200      	movs	r2, #0
 8002122:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002124:	4b06      	ldr	r3, [pc, #24]	@ (8002140 <MX_USART1_UART_Init+0x4c>)
 8002126:	2200      	movs	r2, #0
 8002128:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800212a:	4805      	ldr	r0, [pc, #20]	@ (8002140 <MX_USART1_UART_Init+0x4c>)
 800212c:	f005 ff92 	bl	8008054 <HAL_UART_Init>
 8002130:	4603      	mov	r3, r0
 8002132:	2b00      	cmp	r3, #0
 8002134:	d001      	beq.n	800213a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002136:	f000 fe57 	bl	8002de8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800213a:	bf00      	nop
 800213c:	bd80      	pop	{r7, pc}
 800213e:	bf00      	nop
 8002140:	20000554 	.word	0x20000554
 8002144:	40011000 	.word	0x40011000

08002148 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002148:	b580      	push	{r7, lr}
 800214a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800214c:	4b11      	ldr	r3, [pc, #68]	@ (8002194 <MX_USART2_UART_Init+0x4c>)
 800214e:	4a12      	ldr	r2, [pc, #72]	@ (8002198 <MX_USART2_UART_Init+0x50>)
 8002150:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002152:	4b10      	ldr	r3, [pc, #64]	@ (8002194 <MX_USART2_UART_Init+0x4c>)
 8002154:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002158:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800215a:	4b0e      	ldr	r3, [pc, #56]	@ (8002194 <MX_USART2_UART_Init+0x4c>)
 800215c:	2200      	movs	r2, #0
 800215e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002160:	4b0c      	ldr	r3, [pc, #48]	@ (8002194 <MX_USART2_UART_Init+0x4c>)
 8002162:	2200      	movs	r2, #0
 8002164:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002166:	4b0b      	ldr	r3, [pc, #44]	@ (8002194 <MX_USART2_UART_Init+0x4c>)
 8002168:	2200      	movs	r2, #0
 800216a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800216c:	4b09      	ldr	r3, [pc, #36]	@ (8002194 <MX_USART2_UART_Init+0x4c>)
 800216e:	220c      	movs	r2, #12
 8002170:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002172:	4b08      	ldr	r3, [pc, #32]	@ (8002194 <MX_USART2_UART_Init+0x4c>)
 8002174:	2200      	movs	r2, #0
 8002176:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002178:	4b06      	ldr	r3, [pc, #24]	@ (8002194 <MX_USART2_UART_Init+0x4c>)
 800217a:	2200      	movs	r2, #0
 800217c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800217e:	4805      	ldr	r0, [pc, #20]	@ (8002194 <MX_USART2_UART_Init+0x4c>)
 8002180:	f005 ff68 	bl	8008054 <HAL_UART_Init>
 8002184:	4603      	mov	r3, r0
 8002186:	2b00      	cmp	r3, #0
 8002188:	d001      	beq.n	800218e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800218a:	f000 fe2d 	bl	8002de8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800218e:	bf00      	nop
 8002190:	bd80      	pop	{r7, pc}
 8002192:	bf00      	nop
 8002194:	2000059c 	.word	0x2000059c
 8002198:	40004400 	.word	0x40004400

0800219c <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 800219c:	b580      	push	{r7, lr}
 800219e:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 80021a0:	4b11      	ldr	r3, [pc, #68]	@ (80021e8 <MX_USART6_UART_Init+0x4c>)
 80021a2:	4a12      	ldr	r2, [pc, #72]	@ (80021ec <MX_USART6_UART_Init+0x50>)
 80021a4:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 80021a6:	4b10      	ldr	r3, [pc, #64]	@ (80021e8 <MX_USART6_UART_Init+0x4c>)
 80021a8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80021ac:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 80021ae:	4b0e      	ldr	r3, [pc, #56]	@ (80021e8 <MX_USART6_UART_Init+0x4c>)
 80021b0:	2200      	movs	r2, #0
 80021b2:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 80021b4:	4b0c      	ldr	r3, [pc, #48]	@ (80021e8 <MX_USART6_UART_Init+0x4c>)
 80021b6:	2200      	movs	r2, #0
 80021b8:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 80021ba:	4b0b      	ldr	r3, [pc, #44]	@ (80021e8 <MX_USART6_UART_Init+0x4c>)
 80021bc:	2200      	movs	r2, #0
 80021be:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 80021c0:	4b09      	ldr	r3, [pc, #36]	@ (80021e8 <MX_USART6_UART_Init+0x4c>)
 80021c2:	220c      	movs	r2, #12
 80021c4:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80021c6:	4b08      	ldr	r3, [pc, #32]	@ (80021e8 <MX_USART6_UART_Init+0x4c>)
 80021c8:	2200      	movs	r2, #0
 80021ca:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 80021cc:	4b06      	ldr	r3, [pc, #24]	@ (80021e8 <MX_USART6_UART_Init+0x4c>)
 80021ce:	2200      	movs	r2, #0
 80021d0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 80021d2:	4805      	ldr	r0, [pc, #20]	@ (80021e8 <MX_USART6_UART_Init+0x4c>)
 80021d4:	f005 ff3e 	bl	8008054 <HAL_UART_Init>
 80021d8:	4603      	mov	r3, r0
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d001      	beq.n	80021e2 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 80021de:	f000 fe03 	bl	8002de8 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 80021e2:	bf00      	nop
 80021e4:	bd80      	pop	{r7, pc}
 80021e6:	bf00      	nop
 80021e8:	200005e4 	.word	0x200005e4
 80021ec:	40011400 	.word	0x40011400

080021f0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80021f0:	b580      	push	{r7, lr}
 80021f2:	b082      	sub	sp, #8
 80021f4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80021f6:	2300      	movs	r3, #0
 80021f8:	607b      	str	r3, [r7, #4]
 80021fa:	4b1f      	ldr	r3, [pc, #124]	@ (8002278 <MX_DMA_Init+0x88>)
 80021fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021fe:	4a1e      	ldr	r2, [pc, #120]	@ (8002278 <MX_DMA_Init+0x88>)
 8002200:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002204:	6313      	str	r3, [r2, #48]	@ 0x30
 8002206:	4b1c      	ldr	r3, [pc, #112]	@ (8002278 <MX_DMA_Init+0x88>)
 8002208:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800220a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800220e:	607b      	str	r3, [r7, #4]
 8002210:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8002212:	2300      	movs	r3, #0
 8002214:	603b      	str	r3, [r7, #0]
 8002216:	4b18      	ldr	r3, [pc, #96]	@ (8002278 <MX_DMA_Init+0x88>)
 8002218:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800221a:	4a17      	ldr	r2, [pc, #92]	@ (8002278 <MX_DMA_Init+0x88>)
 800221c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002220:	6313      	str	r3, [r2, #48]	@ 0x30
 8002222:	4b15      	ldr	r3, [pc, #84]	@ (8002278 <MX_DMA_Init+0x88>)
 8002224:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002226:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800222a:	603b      	str	r3, [r7, #0]
 800222c:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 0, 0);
 800222e:	2200      	movs	r2, #0
 8002230:	2100      	movs	r1, #0
 8002232:	200d      	movs	r0, #13
 8002234:	f001 fb67 	bl	8003906 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8002238:	200d      	movs	r0, #13
 800223a:	f001 fb80 	bl	800393e <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 800223e:	2200      	movs	r2, #0
 8002240:	2100      	movs	r1, #0
 8002242:	2010      	movs	r0, #16
 8002244:	f001 fb5f 	bl	8003906 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8002248:	2010      	movs	r0, #16
 800224a:	f001 fb78 	bl	800393e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 800224e:	2200      	movs	r2, #0
 8002250:	2100      	movs	r1, #0
 8002252:	2039      	movs	r0, #57	@ 0x39
 8002254:	f001 fb57 	bl	8003906 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8002258:	2039      	movs	r0, #57	@ 0x39
 800225a:	f001 fb70 	bl	800393e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 800225e:	2200      	movs	r2, #0
 8002260:	2100      	movs	r1, #0
 8002262:	203a      	movs	r0, #58	@ 0x3a
 8002264:	f001 fb4f 	bl	8003906 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8002268:	203a      	movs	r0, #58	@ 0x3a
 800226a:	f001 fb68 	bl	800393e <HAL_NVIC_EnableIRQ>

}
 800226e:	bf00      	nop
 8002270:	3708      	adds	r7, #8
 8002272:	46bd      	mov	sp, r7
 8002274:	bd80      	pop	{r7, pc}
 8002276:	bf00      	nop
 8002278:	40023800 	.word	0x40023800

0800227c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800227c:	b580      	push	{r7, lr}
 800227e:	b08c      	sub	sp, #48	@ 0x30
 8002280:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002282:	f107 031c 	add.w	r3, r7, #28
 8002286:	2200      	movs	r2, #0
 8002288:	601a      	str	r2, [r3, #0]
 800228a:	605a      	str	r2, [r3, #4]
 800228c:	609a      	str	r2, [r3, #8]
 800228e:	60da      	str	r2, [r3, #12]
 8002290:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002292:	2300      	movs	r3, #0
 8002294:	61bb      	str	r3, [r7, #24]
 8002296:	4b54      	ldr	r3, [pc, #336]	@ (80023e8 <MX_GPIO_Init+0x16c>)
 8002298:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800229a:	4a53      	ldr	r2, [pc, #332]	@ (80023e8 <MX_GPIO_Init+0x16c>)
 800229c:	f043 0310 	orr.w	r3, r3, #16
 80022a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80022a2:	4b51      	ldr	r3, [pc, #324]	@ (80023e8 <MX_GPIO_Init+0x16c>)
 80022a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022a6:	f003 0310 	and.w	r3, r3, #16
 80022aa:	61bb      	str	r3, [r7, #24]
 80022ac:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80022ae:	2300      	movs	r3, #0
 80022b0:	617b      	str	r3, [r7, #20]
 80022b2:	4b4d      	ldr	r3, [pc, #308]	@ (80023e8 <MX_GPIO_Init+0x16c>)
 80022b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022b6:	4a4c      	ldr	r2, [pc, #304]	@ (80023e8 <MX_GPIO_Init+0x16c>)
 80022b8:	f043 0304 	orr.w	r3, r3, #4
 80022bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80022be:	4b4a      	ldr	r3, [pc, #296]	@ (80023e8 <MX_GPIO_Init+0x16c>)
 80022c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022c2:	f003 0304 	and.w	r3, r3, #4
 80022c6:	617b      	str	r3, [r7, #20]
 80022c8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80022ca:	2300      	movs	r3, #0
 80022cc:	613b      	str	r3, [r7, #16]
 80022ce:	4b46      	ldr	r3, [pc, #280]	@ (80023e8 <MX_GPIO_Init+0x16c>)
 80022d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022d2:	4a45      	ldr	r2, [pc, #276]	@ (80023e8 <MX_GPIO_Init+0x16c>)
 80022d4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80022d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80022da:	4b43      	ldr	r3, [pc, #268]	@ (80023e8 <MX_GPIO_Init+0x16c>)
 80022dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80022e2:	613b      	str	r3, [r7, #16]
 80022e4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80022e6:	2300      	movs	r3, #0
 80022e8:	60fb      	str	r3, [r7, #12]
 80022ea:	4b3f      	ldr	r3, [pc, #252]	@ (80023e8 <MX_GPIO_Init+0x16c>)
 80022ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022ee:	4a3e      	ldr	r2, [pc, #248]	@ (80023e8 <MX_GPIO_Init+0x16c>)
 80022f0:	f043 0301 	orr.w	r3, r3, #1
 80022f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80022f6:	4b3c      	ldr	r3, [pc, #240]	@ (80023e8 <MX_GPIO_Init+0x16c>)
 80022f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022fa:	f003 0301 	and.w	r3, r3, #1
 80022fe:	60fb      	str	r3, [r7, #12]
 8002300:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002302:	2300      	movs	r3, #0
 8002304:	60bb      	str	r3, [r7, #8]
 8002306:	4b38      	ldr	r3, [pc, #224]	@ (80023e8 <MX_GPIO_Init+0x16c>)
 8002308:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800230a:	4a37      	ldr	r2, [pc, #220]	@ (80023e8 <MX_GPIO_Init+0x16c>)
 800230c:	f043 0302 	orr.w	r3, r3, #2
 8002310:	6313      	str	r3, [r2, #48]	@ 0x30
 8002312:	4b35      	ldr	r3, [pc, #212]	@ (80023e8 <MX_GPIO_Init+0x16c>)
 8002314:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002316:	f003 0302 	and.w	r3, r3, #2
 800231a:	60bb      	str	r3, [r7, #8]
 800231c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800231e:	2300      	movs	r3, #0
 8002320:	607b      	str	r3, [r7, #4]
 8002322:	4b31      	ldr	r3, [pc, #196]	@ (80023e8 <MX_GPIO_Init+0x16c>)
 8002324:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002326:	4a30      	ldr	r2, [pc, #192]	@ (80023e8 <MX_GPIO_Init+0x16c>)
 8002328:	f043 0308 	orr.w	r3, r3, #8
 800232c:	6313      	str	r3, [r2, #48]	@ 0x30
 800232e:	4b2e      	ldr	r3, [pc, #184]	@ (80023e8 <MX_GPIO_Init+0x16c>)
 8002330:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002332:	f003 0308 	and.w	r3, r3, #8
 8002336:	607b      	str	r3, [r7, #4]
 8002338:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, LF_LED2_Pin|RB_LED2_Pin|RB_LED1_Pin|LF_LED1_Pin, GPIO_PIN_RESET);
 800233a:	2200      	movs	r2, #0
 800233c:	f24c 0106 	movw	r1, #49158	@ 0xc006
 8002340:	482a      	ldr	r0, [pc, #168]	@ (80023ec <MX_GPIO_Init+0x170>)
 8002342:	f002 fa33 	bl	80047ac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED_Pin|RF_LED1_Pin|RF_LED2_Pin, GPIO_PIN_RESET);
 8002346:	2200      	movs	r2, #0
 8002348:	f44f 5130 	mov.w	r1, #11264	@ 0x2c00
 800234c:	4828      	ldr	r0, [pc, #160]	@ (80023f0 <MX_GPIO_Init+0x174>)
 800234e:	f002 fa2d 	bl	80047ac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LB_LED1_Pin|LB_LED2_Pin, GPIO_PIN_RESET);
 8002352:	2200      	movs	r2, #0
 8002354:	2130      	movs	r1, #48	@ 0x30
 8002356:	4827      	ldr	r0, [pc, #156]	@ (80023f4 <MX_GPIO_Init+0x178>)
 8002358:	f002 fa28 	bl	80047ac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, GPIO_PIN_SET);
 800235c:	2201      	movs	r2, #1
 800235e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002362:	4825      	ldr	r0, [pc, #148]	@ (80023f8 <MX_GPIO_Init+0x17c>)
 8002364:	f002 fa22 	bl	80047ac <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LF_LED2_Pin RB_LED2_Pin RB_LED1_Pin LF_LED1_Pin */
  GPIO_InitStruct.Pin = LF_LED2_Pin|RB_LED2_Pin|RB_LED1_Pin|LF_LED1_Pin;
 8002368:	f24c 0306 	movw	r3, #49158	@ 0xc006
 800236c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800236e:	2301      	movs	r3, #1
 8002370:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002372:	2300      	movs	r3, #0
 8002374:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002376:	2300      	movs	r3, #0
 8002378:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800237a:	f107 031c 	add.w	r3, r7, #28
 800237e:	4619      	mov	r1, r3
 8002380:	481a      	ldr	r0, [pc, #104]	@ (80023ec <MX_GPIO_Init+0x170>)
 8002382:	f001 ff63 	bl	800424c <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_Pin RF_LED1_Pin RF_LED2_Pin */
  GPIO_InitStruct.Pin = LED_Pin|RF_LED1_Pin|RF_LED2_Pin;
 8002386:	f44f 5330 	mov.w	r3, #11264	@ 0x2c00
 800238a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800238c:	2301      	movs	r3, #1
 800238e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002390:	2300      	movs	r3, #0
 8002392:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002394:	2300      	movs	r3, #0
 8002396:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002398:	f107 031c 	add.w	r3, r7, #28
 800239c:	4619      	mov	r1, r3
 800239e:	4814      	ldr	r0, [pc, #80]	@ (80023f0 <MX_GPIO_Init+0x174>)
 80023a0:	f001 ff54 	bl	800424c <HAL_GPIO_Init>

  /*Configure GPIO pins : LB_LED1_Pin LB_LED2_Pin */
  GPIO_InitStruct.Pin = LB_LED1_Pin|LB_LED2_Pin;
 80023a4:	2330      	movs	r3, #48	@ 0x30
 80023a6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80023a8:	2301      	movs	r3, #1
 80023aa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023ac:	2300      	movs	r3, #0
 80023ae:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023b0:	2300      	movs	r3, #0
 80023b2:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023b4:	f107 031c 	add.w	r3, r7, #28
 80023b8:	4619      	mov	r1, r3
 80023ba:	480e      	ldr	r0, [pc, #56]	@ (80023f4 <MX_GPIO_Init+0x178>)
 80023bc:	f001 ff46 	bl	800424c <HAL_GPIO_Init>

  /*Configure GPIO pin : BUZZER_Pin */
  GPIO_InitStruct.Pin = BUZZER_Pin;
 80023c0:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80023c4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80023c6:	2301      	movs	r3, #1
 80023c8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023ca:	2300      	movs	r3, #0
 80023cc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023ce:	2300      	movs	r3, #0
 80023d0:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(BUZZER_GPIO_Port, &GPIO_InitStruct);
 80023d2:	f107 031c 	add.w	r3, r7, #28
 80023d6:	4619      	mov	r1, r3
 80023d8:	4807      	ldr	r0, [pc, #28]	@ (80023f8 <MX_GPIO_Init+0x17c>)
 80023da:	f001 ff37 	bl	800424c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80023de:	bf00      	nop
 80023e0:	3730      	adds	r7, #48	@ 0x30
 80023e2:	46bd      	mov	sp, r7
 80023e4:	bd80      	pop	{r7, pc}
 80023e6:	bf00      	nop
 80023e8:	40023800 	.word	0x40023800
 80023ec:	40021000 	.word	0x40021000
 80023f0:	40020800 	.word	0x40020800
 80023f4:	40020000 	.word	0x40020000
 80023f8:	40020c00 	.word	0x40020c00

080023fc <I2C_ResetDataBusToPullUp>:
void sendUART(){
	sprintf((char*)numarray, "Roll: %d | Pitch: %d | Yaw: %d\n", (int)roll, (int)pitch, (int)angleZ);
	HAL_UART_Transmit(&huart6, numarray, strlen((char*)numarray), 500);
}

void I2C_ResetDataBusToPullUp(I2C_HandleTypeDef *hi2c){
 80023fc:	b580      	push	{r7, lr}
 80023fe:	b088      	sub	sp, #32
 8002400:	af00      	add	r7, sp, #0
 8002402:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002404:	f107 0308 	add.w	r3, r7, #8
 8002408:	2200      	movs	r2, #0
 800240a:	601a      	str	r2, [r3, #0]
 800240c:	605a      	str	r2, [r3, #4]
 800240e:	609a      	str	r2, [r3, #8]
 8002410:	60da      	str	r2, [r3, #12]
 8002412:	611a      	str	r2, [r3, #16]
	status = HAL_I2C_IsDeviceReady(hi2c, (0x68<<1), 20, 100);
 8002414:	2364      	movs	r3, #100	@ 0x64
 8002416:	2214      	movs	r2, #20
 8002418:	21d0      	movs	r1, #208	@ 0xd0
 800241a:	6878      	ldr	r0, [r7, #4]
 800241c:	f003 f82a 	bl	8005474 <HAL_I2C_IsDeviceReady>
 8002420:	4603      	mov	r3, r0
 8002422:	461a      	mov	r2, r3
 8002424:	4b3a      	ldr	r3, [pc, #232]	@ (8002510 <I2C_ResetDataBusToPullUp+0x114>)
 8002426:	701a      	strb	r2, [r3, #0]

	if (status != HAL_OK){
 8002428:	4b39      	ldr	r3, [pc, #228]	@ (8002510 <I2C_ResetDataBusToPullUp+0x114>)
 800242a:	781b      	ldrb	r3, [r3, #0]
 800242c:	2b00      	cmp	r3, #0
 800242e:	d06c      	beq.n	800250a <I2C_ResetDataBusToPullUp+0x10e>
		//1. Deinitialize I2C peripheral
		HAL_I2C_DeInit(hi2c);
 8002430:	6878      	ldr	r0, [r7, #4]
 8002432:	f002 fb33 	bl	8004a9c <HAL_I2C_DeInit>

		//2. Configure both SCL and SDA as GPIO open-drain outputs
		GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8002436:	2311      	movs	r3, #17
 8002438:	60fb      	str	r3, [r7, #12]
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 800243a:	2300      	movs	r3, #0
 800243c:	613b      	str	r3, [r7, #16]
		GPIO_InitStruct.Speed = GPIO_SPEED_LOW;
 800243e:	2300      	movs	r3, #0
 8002440:	617b      	str	r3, [r7, #20]
		GPIO_InitStruct.Pin = GPIO_PIN_10 | GPIO_PIN_11; //SCL and SDA
 8002442:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8002446:	60bb      	str	r3, [r7, #8]
		HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002448:	f107 0308 	add.w	r3, r7, #8
 800244c:	4619      	mov	r1, r3
 800244e:	4831      	ldr	r0, [pc, #196]	@ (8002514 <I2C_ResetDataBusToPullUp+0x118>)
 8002450:	f001 fefc 	bl	800424c <HAL_GPIO_Init>

		//3. By default, set both SCL and SDA pin to HIGH level
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET); //SCL
 8002454:	2201      	movs	r2, #1
 8002456:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800245a:	482e      	ldr	r0, [pc, #184]	@ (8002514 <I2C_ResetDataBusToPullUp+0x118>)
 800245c:	f002 f9a6 	bl	80047ac <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_SET); //SDA
 8002460:	2201      	movs	r2, #1
 8002462:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002466:	482b      	ldr	r0, [pc, #172]	@ (8002514 <I2C_ResetDataBusToPullUp+0x118>)
 8002468:	f002 f9a0 	bl	80047ac <HAL_GPIO_WritePin>
		//--> If the I2C data buses is BUSY (stuck), SDA is constantly pulled LOW by a slave
		HAL_Delay(2);
 800246c:	2002      	movs	r0, #2
 800246e:	f001 f94b 	bl	8003708 <HAL_Delay>

		//--> So, we gives the slave some chances to release SDA to idle state and recover the data buses
		for (int i = 0; i < 9; i++) {
 8002472:	2300      	movs	r3, #0
 8002474:	61fb      	str	r3, [r7, #28]
 8002476:	e01c      	b.n	80024b2 <I2C_ResetDataBusToPullUp+0xb6>
			//4.1. If SCL's pulled HIGH and SDA's pulled HIGH
			//--> Then, the data buses now are released to Idle State
			//--> It means data buses now are no longer stuck
			if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_11) == GPIO_PIN_SET){
 8002478:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800247c:	4825      	ldr	r0, [pc, #148]	@ (8002514 <I2C_ResetDataBusToPullUp+0x118>)
 800247e:	f002 f97d 	bl	800477c <HAL_GPIO_ReadPin>
 8002482:	4603      	mov	r3, r0
 8002484:	2b01      	cmp	r3, #1
 8002486:	d018      	beq.n	80024ba <I2C_ResetDataBusToPullUp+0xbe>
				break;
			}
			//4.2. Pull the SCL pin to LOW -> Gives slave a chance to release SDA
			//The reason is that slave can only change SDA state when SCL is pulled LOW
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET);
 8002488:	2200      	movs	r2, #0
 800248a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800248e:	4821      	ldr	r0, [pc, #132]	@ (8002514 <I2C_ResetDataBusToPullUp+0x118>)
 8002490:	f002 f98c 	bl	80047ac <HAL_GPIO_WritePin>
			HAL_Delay(2);
 8002494:	2002      	movs	r0, #2
 8002496:	f001 f937 	bl	8003708 <HAL_Delay>
			//5. Now, pull the SCL pin to HIGH again to continue to check Step 4.1
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_SET);
 800249a:	2201      	movs	r2, #1
 800249c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80024a0:	481c      	ldr	r0, [pc, #112]	@ (8002514 <I2C_ResetDataBusToPullUp+0x118>)
 80024a2:	f002 f983 	bl	80047ac <HAL_GPIO_WritePin>
			HAL_Delay(2);
 80024a6:	2002      	movs	r0, #2
 80024a8:	f001 f92e 	bl	8003708 <HAL_Delay>
		for (int i = 0; i < 9; i++) {
 80024ac:	69fb      	ldr	r3, [r7, #28]
 80024ae:	3301      	adds	r3, #1
 80024b0:	61fb      	str	r3, [r7, #28]
 80024b2:	69fb      	ldr	r3, [r7, #28]
 80024b4:	2b08      	cmp	r3, #8
 80024b6:	dddf      	ble.n	8002478 <I2C_ResetDataBusToPullUp+0x7c>
 80024b8:	e000      	b.n	80024bc <I2C_ResetDataBusToPullUp+0xc0>
				break;
 80024ba:	bf00      	nop
		}

		//6. After successful recovering SDA to its idle state, we send 'STOP' signal to all slaves
		//The principle is: change SDA state from LOW to HIGH while SCL is pulled HIGH
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_SET); //SCL is pulled HIGH
 80024bc:	2201      	movs	r2, #1
 80024be:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80024c2:	4814      	ldr	r0, [pc, #80]	@ (8002514 <I2C_ResetDataBusToPullUp+0x118>)
 80024c4:	f002 f972 	bl	80047ac <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET); //SDA from LOW
 80024c8:	2200      	movs	r2, #0
 80024ca:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80024ce:	4811      	ldr	r0, [pc, #68]	@ (8002514 <I2C_ResetDataBusToPullUp+0x118>)
 80024d0:	f002 f96c 	bl	80047ac <HAL_GPIO_WritePin>
		HAL_Delay(2);
 80024d4:	2002      	movs	r0, #2
 80024d6:	f001 f917 	bl	8003708 <HAL_Delay>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET); //SDA to HIGH
 80024da:	2201      	movs	r2, #1
 80024dc:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80024e0:	480c      	ldr	r0, [pc, #48]	@ (8002514 <I2C_ResetDataBusToPullUp+0x118>)
 80024e2:	f002 f963 	bl	80047ac <HAL_GPIO_WritePin>
		HAL_Delay(2);
 80024e6:	2002      	movs	r0, #2
 80024e8:	f001 f90e 	bl	8003708 <HAL_Delay>

		//7. Reinitialize the I2C peripheral
		MX_I2C2_Init();
 80024ec:	f7ff facc 	bl	8001a88 <MX_I2C2_Init>

		//8. Check data buses state again for debugging
		status = HAL_I2C_IsDeviceReady(hi2c, (0x68<<1), 20, 100);
 80024f0:	2364      	movs	r3, #100	@ 0x64
 80024f2:	2214      	movs	r2, #20
 80024f4:	21d0      	movs	r1, #208	@ 0xd0
 80024f6:	6878      	ldr	r0, [r7, #4]
 80024f8:	f002 ffbc 	bl	8005474 <HAL_I2C_IsDeviceReady>
 80024fc:	4603      	mov	r3, r0
 80024fe:	461a      	mov	r2, r3
 8002500:	4b03      	ldr	r3, [pc, #12]	@ (8002510 <I2C_ResetDataBusToPullUp+0x114>)
 8002502:	701a      	strb	r2, [r3, #0]
		if (status == HAL_OK){
 8002504:	4b02      	ldr	r3, [pc, #8]	@ (8002510 <I2C_ResetDataBusToPullUp+0x114>)
 8002506:	781b      	ldrb	r3, [r3, #0]
 8002508:	2b00      	cmp	r3, #0
			return;
		}
		else{}
	}
}
 800250a:	3720      	adds	r7, #32
 800250c:	46bd      	mov	sp, r7
 800250e:	bd80      	pop	{r7, pc}
 8002510:	20000109 	.word	0x20000109
 8002514:	40020400 	.word	0x40020400

08002518 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002518:	b580      	push	{r7, lr}
 800251a:	b082      	sub	sp, #8
 800251c:	af00      	add	r7, sp, #0
 800251e:	6078      	str	r0, [r7, #4]
  if(htim->Instance == TIM4){
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	4a1e      	ldr	r2, [pc, #120]	@ (80025a0 <HAL_TIM_PeriodElapsedCallback+0x88>)
 8002526:	4293      	cmp	r3, r2
 8002528:	d136      	bne.n	8002598 <HAL_TIM_PeriodElapsedCallback+0x80>
	  if(drone.status == SENSOR_CALIBRATING){
 800252a:	4b1e      	ldr	r3, [pc, #120]	@ (80025a4 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 800252c:	7a9b      	ldrb	r3, [r3, #10]
 800252e:	2b02      	cmp	r3, #2
 8002530:	d105      	bne.n	800253e <HAL_TIM_PeriodElapsedCallback+0x26>
		  HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8002532:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002536:	481c      	ldr	r0, [pc, #112]	@ (80025a8 <HAL_TIM_PeriodElapsedCallback+0x90>)
 8002538:	f002 f951 	bl	80047de <HAL_GPIO_TogglePin>
		  HAL_GPIO_TogglePin(RF_LED1_GPIO_Port, RF_LED1_Pin);
		  HAL_GPIO_TogglePin(LB_LED2_GPIO_Port, LB_LED2_Pin);
		  HAL_GPIO_TogglePin(RB_LED2_GPIO_Port, RB_LED2_Pin);
	  }
  }
}
 800253c:	e02c      	b.n	8002598 <HAL_TIM_PeriodElapsedCallback+0x80>
	  else if(drone.status == SENSOR_CONNECTION_FAULT){
 800253e:	4b19      	ldr	r3, [pc, #100]	@ (80025a4 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8002540:	7a9b      	ldrb	r3, [r3, #10]
 8002542:	2b06      	cmp	r3, #6
 8002544:	d112      	bne.n	800256c <HAL_TIM_PeriodElapsedCallback+0x54>
		  HAL_GPIO_TogglePin(LF_LED1_GPIO_Port, LF_LED1_Pin);
 8002546:	2102      	movs	r1, #2
 8002548:	4818      	ldr	r0, [pc, #96]	@ (80025ac <HAL_TIM_PeriodElapsedCallback+0x94>)
 800254a:	f002 f948 	bl	80047de <HAL_GPIO_TogglePin>
		  HAL_GPIO_TogglePin(RF_LED1_GPIO_Port, RF_LED1_Pin);
 800254e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002552:	4815      	ldr	r0, [pc, #84]	@ (80025a8 <HAL_TIM_PeriodElapsedCallback+0x90>)
 8002554:	f002 f943 	bl	80047de <HAL_GPIO_TogglePin>
		  HAL_GPIO_TogglePin(LB_LED2_GPIO_Port, LB_LED2_Pin);
 8002558:	2120      	movs	r1, #32
 800255a:	4815      	ldr	r0, [pc, #84]	@ (80025b0 <HAL_TIM_PeriodElapsedCallback+0x98>)
 800255c:	f002 f93f 	bl	80047de <HAL_GPIO_TogglePin>
		  HAL_GPIO_TogglePin(RB_LED2_GPIO_Port, RB_LED2_Pin);
 8002560:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002564:	4811      	ldr	r0, [pc, #68]	@ (80025ac <HAL_TIM_PeriodElapsedCallback+0x94>)
 8002566:	f002 f93a 	bl	80047de <HAL_GPIO_TogglePin>
}
 800256a:	e015      	b.n	8002598 <HAL_TIM_PeriodElapsedCallback+0x80>
	  else if(drone.status == ANGLE_STABILITY_FAULT){
 800256c:	4b0d      	ldr	r3, [pc, #52]	@ (80025a4 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 800256e:	7a9b      	ldrb	r3, [r3, #10]
 8002570:	2b00      	cmp	r3, #0
 8002572:	d111      	bne.n	8002598 <HAL_TIM_PeriodElapsedCallback+0x80>
		  HAL_GPIO_TogglePin(LF_LED1_GPIO_Port, LF_LED1_Pin);
 8002574:	2102      	movs	r1, #2
 8002576:	480d      	ldr	r0, [pc, #52]	@ (80025ac <HAL_TIM_PeriodElapsedCallback+0x94>)
 8002578:	f002 f931 	bl	80047de <HAL_GPIO_TogglePin>
		  HAL_GPIO_TogglePin(RF_LED1_GPIO_Port, RF_LED1_Pin);
 800257c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002580:	4809      	ldr	r0, [pc, #36]	@ (80025a8 <HAL_TIM_PeriodElapsedCallback+0x90>)
 8002582:	f002 f92c 	bl	80047de <HAL_GPIO_TogglePin>
		  HAL_GPIO_TogglePin(LB_LED2_GPIO_Port, LB_LED2_Pin);
 8002586:	2120      	movs	r1, #32
 8002588:	4809      	ldr	r0, [pc, #36]	@ (80025b0 <HAL_TIM_PeriodElapsedCallback+0x98>)
 800258a:	f002 f928 	bl	80047de <HAL_GPIO_TogglePin>
		  HAL_GPIO_TogglePin(RB_LED2_GPIO_Port, RB_LED2_Pin);
 800258e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002592:	4806      	ldr	r0, [pc, #24]	@ (80025ac <HAL_TIM_PeriodElapsedCallback+0x94>)
 8002594:	f002 f923 	bl	80047de <HAL_GPIO_TogglePin>
}
 8002598:	bf00      	nop
 800259a:	3708      	adds	r7, #8
 800259c:	46bd      	mov	sp, r7
 800259e:	bd80      	pop	{r7, pc}
 80025a0:	40000800 	.word	0x40000800
 80025a4:	2000015c 	.word	0x2000015c
 80025a8:	40020800 	.word	0x40020800
 80025ac:	40021000 	.word	0x40021000
 80025b0:	40020000 	.word	0x40020000

080025b4 <HAL_TIM_OC_DelayElapsedCallback>:

void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80025b4:	b580      	push	{r7, lr}
 80025b6:	b082      	sub	sp, #8
 80025b8:	af00      	add	r7, sp, #0
 80025ba:	6078      	str	r0, [r7, #4]
  if(htim->Instance == TIM8){
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	4a06      	ldr	r2, [pc, #24]	@ (80025dc <HAL_TIM_OC_DelayElapsedCallback+0x28>)
 80025c2:	4293      	cmp	r3, r2
 80025c4:	d105      	bne.n	80025d2 <HAL_TIM_OC_DelayElapsedCallback+0x1e>
	  if(htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2){
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	7f1b      	ldrb	r3, [r3, #28]
 80025ca:	2b02      	cmp	r3, #2
 80025cc:	d101      	bne.n	80025d2 <HAL_TIM_OC_DelayElapsedCallback+0x1e>
		  MPU6050_GetFullReadings();
 80025ce:	f7fe fc69 	bl	8000ea4 <MPU6050_GetFullReadings>
	  }
	  else if(htim->Channel == HAL_TIM_ACTIVE_CHANNEL_3){

	  }
  }
}
 80025d2:	bf00      	nop
 80025d4:	3708      	adds	r7, #8
 80025d6:	46bd      	mov	sp, r7
 80025d8:	bd80      	pop	{r7, pc}
 80025da:	bf00      	nop
 80025dc:	40010400 	.word	0x40010400

080025e0 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80025e0:	b580      	push	{r7, lr}
 80025e2:	b082      	sub	sp, #8
 80025e4:	af00      	add	r7, sp, #0
 80025e6:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART1){
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	4a1b      	ldr	r2, [pc, #108]	@ (800265c <HAL_UART_RxCpltCallback+0x7c>)
 80025ee:	4293      	cmp	r3, r2
 80025f0:	d111      	bne.n	8002616 <HAL_UART_RxCpltCallback+0x36>
		WT61_CheckProtocolHeader();
 80025f2:	f7fe ff8d 	bl	8001510 <WT61_CheckProtocolHeader>
		WT61_CalculateFullAngles();
 80025f6:	f7ff f837 	bl	8001668 <WT61_CalculateFullAngles>
		angleZ = WT61_GetYawAngle();
 80025fa:	f7fe ffcd 	bl	8001598 <WT61_GetYawAngle>
 80025fe:	ec53 2b10 	vmov	r2, r3, d0
 8002602:	4610      	mov	r0, r2
 8002604:	4619      	mov	r1, r3
 8002606:	f7fd ff9b 	bl	8000540 <__aeabi_d2f>
 800260a:	4603      	mov	r3, r0
 800260c:	4a14      	ldr	r2, [pc, #80]	@ (8002660 <HAL_UART_RxCpltCallback+0x80>)
 800260e:	6013      	str	r3, [r2, #0]
		WT61_ReceiveDataPacket();
 8002610:	f7fe ff6e 	bl	80014f0 <WT61_ReceiveDataPacket>
		DRONE_ReceiveCommand();
		PID_SetParameters(&roll_controller, gamepad.KP, 0.01f, 0.1f, 0.0f, roll);
		GAMEPAD_ReceiveData();
	}

}
 8002614:	e01d      	b.n	8002652 <HAL_UART_RxCpltCallback+0x72>
	else if(huart->Instance == USART6){
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	4a12      	ldr	r2, [pc, #72]	@ (8002664 <HAL_UART_RxCpltCallback+0x84>)
 800261c:	4293      	cmp	r3, r2
 800261e:	d118      	bne.n	8002652 <HAL_UART_RxCpltCallback+0x72>
		GAMEPAD_Update();
 8002620:	f7fe f98a 	bl	8000938 <GAMEPAD_Update>
		DRONE_ReceiveCommand();
 8002624:	f000 f9a0 	bl	8002968 <DRONE_ReceiveCommand>
		PID_SetParameters(&roll_controller, gamepad.KP, 0.01f, 0.1f, 0.0f, roll);
 8002628:	4b0f      	ldr	r3, [pc, #60]	@ (8002668 <HAL_UART_RxCpltCallback+0x88>)
 800262a:	edd3 7a05 	vldr	s15, [r3, #20]
 800262e:	4b0f      	ldr	r3, [pc, #60]	@ (800266c <HAL_UART_RxCpltCallback+0x8c>)
 8002630:	ed93 7a00 	vldr	s14, [r3]
 8002634:	eeb0 2a47 	vmov.f32	s4, s14
 8002638:	eddf 1a0d 	vldr	s3, [pc, #52]	@ 8002670 <HAL_UART_RxCpltCallback+0x90>
 800263c:	ed9f 1a0d 	vldr	s2, [pc, #52]	@ 8002674 <HAL_UART_RxCpltCallback+0x94>
 8002640:	eddf 0a0d 	vldr	s1, [pc, #52]	@ 8002678 <HAL_UART_RxCpltCallback+0x98>
 8002644:	eeb0 0a67 	vmov.f32	s0, s15
 8002648:	480c      	ldr	r0, [pc, #48]	@ (800267c <HAL_UART_RxCpltCallback+0x9c>)
 800264a:	f7fe fe31 	bl	80012b0 <PID_SetParameters>
		GAMEPAD_ReceiveData();
 800264e:	f7fe fa0d 	bl	8000a6c <GAMEPAD_ReceiveData>
}
 8002652:	bf00      	nop
 8002654:	3708      	adds	r7, #8
 8002656:	46bd      	mov	sp, r7
 8002658:	bd80      	pop	{r7, pc}
 800265a:	bf00      	nop
 800265c:	40011000 	.word	0x40011000
 8002660:	20000158 	.word	0x20000158
 8002664:	40011400 	.word	0x40011400
 8002668:	20000078 	.word	0x20000078
 800266c:	200000f8 	.word	0x200000f8
 8002670:	00000000 	.word	0x00000000
 8002674:	3dcccccd 	.word	0x3dcccccd
 8002678:	3c23d70a 	.word	0x3c23d70a
 800267c:	2000016c 	.word	0x2000016c

08002680 <HAL_I2C_MemRxCpltCallback>:

void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c){
 8002680:	b580      	push	{r7, lr}
 8002682:	b082      	sub	sp, #8
 8002684:	af00      	add	r7, sp, #0
 8002686:	6078      	str	r0, [r7, #4]
	if(hi2c->Instance == hi2c2.Instance){
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681a      	ldr	r2, [r3, #0]
 800268c:	4b17      	ldr	r3, [pc, #92]	@ (80026ec <HAL_I2C_MemRxCpltCallback+0x6c>)
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	429a      	cmp	r2, r3
 8002692:	d126      	bne.n	80026e2 <HAL_I2C_MemRxCpltCallback+0x62>
		MPU6050_GetFilteredData(0.98f);
 8002694:	ed9f 0a16 	vldr	s0, [pc, #88]	@ 80026f0 <HAL_I2C_MemRxCpltCallback+0x70>
 8002698:	f7fe fc1a 	bl	8000ed0 <MPU6050_GetFilteredData>
		DRONE_EmergencyStop(roll);
 800269c:	4b15      	ldr	r3, [pc, #84]	@ (80026f4 <HAL_I2C_MemRxCpltCallback+0x74>)
 800269e:	edd3 7a00 	vldr	s15, [r3]
 80026a2:	eeb0 0a67 	vmov.f32	s0, s15
 80026a6:	f000 fb69 	bl	8002d7c <DRONE_EmergencyStop>
		DRONE_EmergencyStop(pitch);
 80026aa:	4b13      	ldr	r3, [pc, #76]	@ (80026f8 <HAL_I2C_MemRxCpltCallback+0x78>)
 80026ac:	edd3 7a00 	vldr	s15, [r3]
 80026b0:	eeb0 0a67 	vmov.f32	s0, s15
 80026b4:	f000 fb62 	bl	8002d7c <DRONE_EmergencyStop>
		PID_Update(&roll_controller, roll, 0.001f);
 80026b8:	4b0e      	ldr	r3, [pc, #56]	@ (80026f4 <HAL_I2C_MemRxCpltCallback+0x74>)
 80026ba:	edd3 7a00 	vldr	s15, [r3]
 80026be:	eddf 0a0f 	vldr	s1, [pc, #60]	@ 80026fc <HAL_I2C_MemRxCpltCallback+0x7c>
 80026c2:	eeb0 0a67 	vmov.f32	s0, s15
 80026c6:	480e      	ldr	r0, [pc, #56]	@ (8002700 <HAL_I2C_MemRxCpltCallback+0x80>)
 80026c8:	f7fe fe16 	bl	80012f8 <PID_Update>
		PID_Compute(&roll_controller);
 80026cc:	480c      	ldr	r0, [pc, #48]	@ (8002700 <HAL_I2C_MemRxCpltCallback+0x80>)
 80026ce:	f7fe fe33 	bl	8001338 <PID_Compute>
		DRONE_OnFlight(1300 + drone.throttle);
 80026d2:	4b0c      	ldr	r3, [pc, #48]	@ (8002704 <HAL_I2C_MemRxCpltCallback+0x84>)
 80026d4:	891b      	ldrh	r3, [r3, #8]
 80026d6:	f203 5314 	addw	r3, r3, #1300	@ 0x514
 80026da:	b29b      	uxth	r3, r3
 80026dc:	4618      	mov	r0, r3
 80026de:	f000 fa75 	bl	8002bcc <DRONE_OnFlight>
//		DRONE_Hover(50 + drone.throttle);
	}
}
 80026e2:	bf00      	nop
 80026e4:	3708      	adds	r7, #8
 80026e6:	46bd      	mov	sp, r7
 80026e8:	bd80      	pop	{r7, pc}
 80026ea:	bf00      	nop
 80026ec:	200002a8 	.word	0x200002a8
 80026f0:	3f7ae148 	.word	0x3f7ae148
 80026f4:	200000f8 	.word	0x200000f8
 80026f8:	200000fc 	.word	0x200000fc
 80026fc:	3a83126f 	.word	0x3a83126f
 8002700:	2000016c 	.word	0x2000016c
 8002704:	2000015c 	.word	0x2000015c

08002708 <DRONE_ESCSetUp>:

void DRONE_ESCSetUp(){
 8002708:	b580      	push	{r7, lr}
 800270a:	af00      	add	r7, sp, #0
	/* Standard ESCs require 'arming' signal to get on working mode */
	/* Arming Signal: receive 50Hz signal - 1ms PWM time duration within at least 2 seconds */
	TIM1->CCR2 = 1000;
 800270c:	4b0a      	ldr	r3, [pc, #40]	@ (8002738 <DRONE_ESCSetUp+0x30>)
 800270e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002712:	639a      	str	r2, [r3, #56]	@ 0x38
	TIM3->CCR1 = 1000;
 8002714:	4b09      	ldr	r3, [pc, #36]	@ (800273c <DRONE_ESCSetUp+0x34>)
 8002716:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800271a:	635a      	str	r2, [r3, #52]	@ 0x34
	TIM3->CCR2 = 1000;
 800271c:	4b07      	ldr	r3, [pc, #28]	@ (800273c <DRONE_ESCSetUp+0x34>)
 800271e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002722:	639a      	str	r2, [r3, #56]	@ 0x38
	TIM3->CCR3 = 1000;
 8002724:	4b05      	ldr	r3, [pc, #20]	@ (800273c <DRONE_ESCSetUp+0x34>)
 8002726:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800272a:	63da      	str	r2, [r3, #60]	@ 0x3c
	HAL_Delay(2500);
 800272c:	f640 10c4 	movw	r0, #2500	@ 0x9c4
 8002730:	f000 ffea 	bl	8003708 <HAL_Delay>
}
 8002734:	bf00      	nop
 8002736:	bd80      	pop	{r7, pc}
 8002738:	40010000 	.word	0x40010000
 800273c:	40000400 	.word	0x40000400

08002740 <DRONE_SetStatus>:

void DRONE_SetStatus(int8_t STATUS){
 8002740:	b580      	push	{r7, lr}
 8002742:	b082      	sub	sp, #8
 8002744:	af00      	add	r7, sp, #0
 8002746:	4603      	mov	r3, r0
 8002748:	71fb      	strb	r3, [r7, #7]
	 * PRESCALER = 4000 - 1
	 *                           APB Clock
	   Timer Frequency  =  ---------------------
	 	 	 	 	 	   (ARR+1)*(PRESCALER+1)
	 */
	if(STATUS == SENSOR_CONNECTION_FAULT){
 800274a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800274e:	2b06      	cmp	r3, #6
 8002750:	d111      	bne.n	8002776 <DRONE_SetStatus+0x36>
		drone.status = SENSOR_CONNECTION_FAULT;
 8002752:	4b5a      	ldr	r3, [pc, #360]	@ (80028bc <DRONE_SetStatus+0x17c>)
 8002754:	2206      	movs	r2, #6
 8002756:	729a      	strb	r2, [r3, #10]
		HAL_TIM_Base_Stop_IT(&htim4);
 8002758:	4859      	ldr	r0, [pc, #356]	@ (80028c0 <DRONE_SetStatus+0x180>)
 800275a:	f004 fa59 	bl	8006c10 <HAL_TIM_Base_Stop_IT>
		TIM4->ARR = 8999;
 800275e:	4b59      	ldr	r3, [pc, #356]	@ (80028c4 <DRONE_SetStatus+0x184>)
 8002760:	f242 3227 	movw	r2, #8999	@ 0x2327
 8002764:	62da      	str	r2, [r3, #44]	@ 0x2c
		TIM4->PSC = 7999;
 8002766:	4b57      	ldr	r3, [pc, #348]	@ (80028c4 <DRONE_SetStatus+0x184>)
 8002768:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 800276c:	629a      	str	r2, [r3, #40]	@ 0x28
		HAL_TIM_Base_Start_IT(&htim4);
 800276e:	4854      	ldr	r0, [pc, #336]	@ (80028c0 <DRONE_SetStatus+0x180>)
 8002770:	f004 f9de 	bl	8006b30 <HAL_TIM_Base_Start_IT>
		/* Always turn LED on */
		drone.status = OK;
		HAL_TIM_Base_Stop_IT(&htim4);
		HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, 1);
	}
}
 8002774:	e09d      	b.n	80028b2 <DRONE_SetStatus+0x172>
	else if(STATUS == GAMEPAD_CONNECTION_FAULT){
 8002776:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800277a:	2b07      	cmp	r3, #7
 800277c:	d103      	bne.n	8002786 <DRONE_SetStatus+0x46>
		drone.status = GAMEPAD_CONNECTION_FAULT;
 800277e:	4b4f      	ldr	r3, [pc, #316]	@ (80028bc <DRONE_SetStatus+0x17c>)
 8002780:	2207      	movs	r2, #7
 8002782:	729a      	strb	r2, [r3, #10]
}
 8002784:	e095      	b.n	80028b2 <DRONE_SetStatus+0x172>
	else if(STATUS == ANGLE_STABILITY_FAULT){
 8002786:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800278a:	2b00      	cmp	r3, #0
 800278c:	d125      	bne.n	80027da <DRONE_SetStatus+0x9a>
		drone.status = ANGLE_STABILITY_FAULT;
 800278e:	4b4b      	ldr	r3, [pc, #300]	@ (80028bc <DRONE_SetStatus+0x17c>)
 8002790:	2200      	movs	r2, #0
 8002792:	729a      	strb	r2, [r3, #10]
		DRONE_SetSpeed(MOTOR_LF, 1000);
 8002794:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8002798:	2000      	movs	r0, #0
 800279a:	f000 f89b 	bl	80028d4 <DRONE_SetSpeed>
		DRONE_SetSpeed(MOTOR_RF, 1000);
 800279e:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80027a2:	2001      	movs	r0, #1
 80027a4:	f000 f896 	bl	80028d4 <DRONE_SetSpeed>
		DRONE_SetSpeed(MOTOR_LB, 1000);
 80027a8:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80027ac:	2002      	movs	r0, #2
 80027ae:	f000 f891 	bl	80028d4 <DRONE_SetSpeed>
		DRONE_SetSpeed(MOTOR_RB, 1000);
 80027b2:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80027b6:	2003      	movs	r0, #3
 80027b8:	f000 f88c 	bl	80028d4 <DRONE_SetSpeed>
		HAL_TIM_Base_Stop_IT(&htim4);
 80027bc:	4840      	ldr	r0, [pc, #256]	@ (80028c0 <DRONE_SetStatus+0x180>)
 80027be:	f004 fa27 	bl	8006c10 <HAL_TIM_Base_Stop_IT>
		TIM4->ARR = 8999;
 80027c2:	4b40      	ldr	r3, [pc, #256]	@ (80028c4 <DRONE_SetStatus+0x184>)
 80027c4:	f242 3227 	movw	r2, #8999	@ 0x2327
 80027c8:	62da      	str	r2, [r3, #44]	@ 0x2c
		TIM4->PSC = 799;
 80027ca:	4b3e      	ldr	r3, [pc, #248]	@ (80028c4 <DRONE_SetStatus+0x184>)
 80027cc:	f240 321f 	movw	r2, #799	@ 0x31f
 80027d0:	629a      	str	r2, [r3, #40]	@ 0x28
		HAL_TIM_Base_Start_IT(&htim4);
 80027d2:	483b      	ldr	r0, [pc, #236]	@ (80028c0 <DRONE_SetStatus+0x180>)
 80027d4:	f004 f9ac 	bl	8006b30 <HAL_TIM_Base_Start_IT>
}
 80027d8:	e06b      	b.n	80028b2 <DRONE_SetStatus+0x172>
	else if(STATUS == SENSOR_CALIBRATING){
 80027da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027de:	2b02      	cmp	r3, #2
 80027e0:	d111      	bne.n	8002806 <DRONE_SetStatus+0xc6>
		drone.status = SENSOR_CALIBRATING;
 80027e2:	4b36      	ldr	r3, [pc, #216]	@ (80028bc <DRONE_SetStatus+0x17c>)
 80027e4:	2202      	movs	r2, #2
 80027e6:	729a      	strb	r2, [r3, #10]
		HAL_TIM_Base_Stop_IT(&htim4);
 80027e8:	4835      	ldr	r0, [pc, #212]	@ (80028c0 <DRONE_SetStatus+0x180>)
 80027ea:	f004 fa11 	bl	8006c10 <HAL_TIM_Base_Stop_IT>
		TIM4->ARR = 8999;
 80027ee:	4b35      	ldr	r3, [pc, #212]	@ (80028c4 <DRONE_SetStatus+0x184>)
 80027f0:	f242 3227 	movw	r2, #8999	@ 0x2327
 80027f4:	62da      	str	r2, [r3, #44]	@ 0x2c
		TIM4->PSC = 7999;
 80027f6:	4b33      	ldr	r3, [pc, #204]	@ (80028c4 <DRONE_SetStatus+0x184>)
 80027f8:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 80027fc:	629a      	str	r2, [r3, #40]	@ 0x28
		HAL_TIM_Base_Start_IT(&htim4);
 80027fe:	4830      	ldr	r0, [pc, #192]	@ (80028c0 <DRONE_SetStatus+0x180>)
 8002800:	f004 f996 	bl	8006b30 <HAL_TIM_Base_Start_IT>
}
 8002804:	e055      	b.n	80028b2 <DRONE_SetStatus+0x172>
	else if(STATUS == GAMEPAD_DISCOVERY){
 8002806:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800280a:	2b03      	cmp	r3, #3
 800280c:	d111      	bne.n	8002832 <DRONE_SetStatus+0xf2>
		drone.status = GAMEPAD_DISCOVERY;
 800280e:	4b2b      	ldr	r3, [pc, #172]	@ (80028bc <DRONE_SetStatus+0x17c>)
 8002810:	2203      	movs	r2, #3
 8002812:	729a      	strb	r2, [r3, #10]
		HAL_TIM_Base_Stop_IT(&htim4);
 8002814:	482a      	ldr	r0, [pc, #168]	@ (80028c0 <DRONE_SetStatus+0x180>)
 8002816:	f004 f9fb 	bl	8006c10 <HAL_TIM_Base_Stop_IT>
		TIM4->ARR = 8999;
 800281a:	4b2a      	ldr	r3, [pc, #168]	@ (80028c4 <DRONE_SetStatus+0x184>)
 800281c:	f242 3227 	movw	r2, #8999	@ 0x2327
 8002820:	62da      	str	r2, [r3, #44]	@ 0x2c
		TIM4->PSC = 1999;
 8002822:	4b28      	ldr	r3, [pc, #160]	@ (80028c4 <DRONE_SetStatus+0x184>)
 8002824:	f240 72cf 	movw	r2, #1999	@ 0x7cf
 8002828:	629a      	str	r2, [r3, #40]	@ 0x28
		HAL_TIM_Base_Start_IT(&htim4);
 800282a:	4825      	ldr	r0, [pc, #148]	@ (80028c0 <DRONE_SetStatus+0x180>)
 800282c:	f004 f980 	bl	8006b30 <HAL_TIM_Base_Start_IT>
}
 8002830:	e03f      	b.n	80028b2 <DRONE_SetStatus+0x172>
	else if(STATUS == LOCK){
 8002832:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002836:	2b04      	cmp	r3, #4
 8002838:	d113      	bne.n	8002862 <DRONE_SetStatus+0x122>
		  drone.status = LOCK;
 800283a:	4b20      	ldr	r3, [pc, #128]	@ (80028bc <DRONE_SetStatus+0x17c>)
 800283c:	2204      	movs	r2, #4
 800283e:	729a      	strb	r2, [r3, #10]
		  HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_2);
 8002840:	2104      	movs	r1, #4
 8002842:	4821      	ldr	r0, [pc, #132]	@ (80028c8 <DRONE_SetStatus+0x188>)
 8002844:	f004 fca4 	bl	8007190 <HAL_TIM_PWM_Stop>
		  HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_1);
 8002848:	2100      	movs	r1, #0
 800284a:	4820      	ldr	r0, [pc, #128]	@ (80028cc <DRONE_SetStatus+0x18c>)
 800284c:	f004 fca0 	bl	8007190 <HAL_TIM_PWM_Stop>
		  HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_2);
 8002850:	2104      	movs	r1, #4
 8002852:	481e      	ldr	r0, [pc, #120]	@ (80028cc <DRONE_SetStatus+0x18c>)
 8002854:	f004 fc9c 	bl	8007190 <HAL_TIM_PWM_Stop>
		  HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_3);
 8002858:	2108      	movs	r1, #8
 800285a:	481c      	ldr	r0, [pc, #112]	@ (80028cc <DRONE_SetStatus+0x18c>)
 800285c:	f004 fc98 	bl	8007190 <HAL_TIM_PWM_Stop>
}
 8002860:	e027      	b.n	80028b2 <DRONE_SetStatus+0x172>
	else if(STATUS == UNLOCKING){
 8002862:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002866:	2b05      	cmp	r3, #5
 8002868:	d113      	bne.n	8002892 <DRONE_SetStatus+0x152>
		drone.status = UNLOCKING;
 800286a:	4b14      	ldr	r3, [pc, #80]	@ (80028bc <DRONE_SetStatus+0x17c>)
 800286c:	2205      	movs	r2, #5
 800286e:	729a      	strb	r2, [r3, #10]
		HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8002870:	2104      	movs	r1, #4
 8002872:	4815      	ldr	r0, [pc, #84]	@ (80028c8 <DRONE_SetStatus+0x188>)
 8002874:	f004 fbc4 	bl	8007000 <HAL_TIM_PWM_Start>
		HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8002878:	2100      	movs	r1, #0
 800287a:	4814      	ldr	r0, [pc, #80]	@ (80028cc <DRONE_SetStatus+0x18c>)
 800287c:	f004 fbc0 	bl	8007000 <HAL_TIM_PWM_Start>
		HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8002880:	2104      	movs	r1, #4
 8002882:	4812      	ldr	r0, [pc, #72]	@ (80028cc <DRONE_SetStatus+0x18c>)
 8002884:	f004 fbbc 	bl	8007000 <HAL_TIM_PWM_Start>
		HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 8002888:	2108      	movs	r1, #8
 800288a:	4810      	ldr	r0, [pc, #64]	@ (80028cc <DRONE_SetStatus+0x18c>)
 800288c:	f004 fbb8 	bl	8007000 <HAL_TIM_PWM_Start>
}
 8002890:	e00f      	b.n	80028b2 <DRONE_SetStatus+0x172>
	else if(STATUS == OK){
 8002892:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002896:	2b01      	cmp	r3, #1
 8002898:	d10b      	bne.n	80028b2 <DRONE_SetStatus+0x172>
		drone.status = OK;
 800289a:	4b08      	ldr	r3, [pc, #32]	@ (80028bc <DRONE_SetStatus+0x17c>)
 800289c:	2201      	movs	r2, #1
 800289e:	729a      	strb	r2, [r3, #10]
		HAL_TIM_Base_Stop_IT(&htim4);
 80028a0:	4807      	ldr	r0, [pc, #28]	@ (80028c0 <DRONE_SetStatus+0x180>)
 80028a2:	f004 f9b5 	bl	8006c10 <HAL_TIM_Base_Stop_IT>
		HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, 1);
 80028a6:	2201      	movs	r2, #1
 80028a8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80028ac:	4808      	ldr	r0, [pc, #32]	@ (80028d0 <DRONE_SetStatus+0x190>)
 80028ae:	f001 ff7d 	bl	80047ac <HAL_GPIO_WritePin>
}
 80028b2:	bf00      	nop
 80028b4:	3708      	adds	r7, #8
 80028b6:	46bd      	mov	sp, r7
 80028b8:	bd80      	pop	{r7, pc}
 80028ba:	bf00      	nop
 80028bc:	2000015c 	.word	0x2000015c
 80028c0:	20000434 	.word	0x20000434
 80028c4:	40000800 	.word	0x40000800
 80028c8:	2000035c 	.word	0x2000035c
 80028cc:	200003ec 	.word	0x200003ec
 80028d0:	40020800 	.word	0x40020800

080028d4 <DRONE_SetSpeed>:

void DRONE_SetSpeed(uint8_t MOTOR, uint16_t speed){
 80028d4:	b480      	push	{r7}
 80028d6:	b083      	sub	sp, #12
 80028d8:	af00      	add	r7, sp, #0
 80028da:	4603      	mov	r3, r0
 80028dc:	460a      	mov	r2, r1
 80028de:	71fb      	strb	r3, [r7, #7]
 80028e0:	4613      	mov	r3, r2
 80028e2:	80bb      	strh	r3, [r7, #4]
	if(speed < 1000){
 80028e4:	88bb      	ldrh	r3, [r7, #4]
 80028e6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80028ea:	d203      	bcs.n	80028f4 <DRONE_SetSpeed+0x20>
		speed = 1000;
 80028ec:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80028f0:	80bb      	strh	r3, [r7, #4]
 80028f2:	e006      	b.n	8002902 <DRONE_SetSpeed+0x2e>
	}
	else if(speed > 2000){
 80028f4:	88bb      	ldrh	r3, [r7, #4]
 80028f6:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 80028fa:	d902      	bls.n	8002902 <DRONE_SetSpeed+0x2e>
		speed = 2000;
 80028fc:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8002900:	80bb      	strh	r3, [r7, #4]
	}

	if(MOTOR == MOTOR_LF){
 8002902:	79fb      	ldrb	r3, [r7, #7]
 8002904:	2b00      	cmp	r3, #0
 8002906:	d106      	bne.n	8002916 <DRONE_SetSpeed+0x42>
		drone.MOTOR_LF_SPEED = speed;
 8002908:	4a14      	ldr	r2, [pc, #80]	@ (800295c <DRONE_SetSpeed+0x88>)
 800290a:	88bb      	ldrh	r3, [r7, #4]
 800290c:	8013      	strh	r3, [r2, #0]
		TIM3->CCR2 = speed;
 800290e:	4a14      	ldr	r2, [pc, #80]	@ (8002960 <DRONE_SetSpeed+0x8c>)
 8002910:	88bb      	ldrh	r3, [r7, #4]
 8002912:	6393      	str	r3, [r2, #56]	@ 0x38
	else if(MOTOR == MOTOR_RB){
		drone.MOTOR_RB_SPEED = speed;
		TIM1->CCR2 = speed;
	}

}
 8002914:	e01c      	b.n	8002950 <DRONE_SetSpeed+0x7c>
	else if(MOTOR == MOTOR_RF){
 8002916:	79fb      	ldrb	r3, [r7, #7]
 8002918:	2b01      	cmp	r3, #1
 800291a:	d106      	bne.n	800292a <DRONE_SetSpeed+0x56>
		drone.MOTOR_RF_SPEED = speed;
 800291c:	4a0f      	ldr	r2, [pc, #60]	@ (800295c <DRONE_SetSpeed+0x88>)
 800291e:	88bb      	ldrh	r3, [r7, #4]
 8002920:	8053      	strh	r3, [r2, #2]
		TIM3->CCR1 = speed;
 8002922:	4a0f      	ldr	r2, [pc, #60]	@ (8002960 <DRONE_SetSpeed+0x8c>)
 8002924:	88bb      	ldrh	r3, [r7, #4]
 8002926:	6353      	str	r3, [r2, #52]	@ 0x34
}
 8002928:	e012      	b.n	8002950 <DRONE_SetSpeed+0x7c>
	else if(MOTOR == MOTOR_LB){
 800292a:	79fb      	ldrb	r3, [r7, #7]
 800292c:	2b02      	cmp	r3, #2
 800292e:	d106      	bne.n	800293e <DRONE_SetSpeed+0x6a>
		drone.MOTOR_LB_SPEED = speed;
 8002930:	4a0a      	ldr	r2, [pc, #40]	@ (800295c <DRONE_SetSpeed+0x88>)
 8002932:	88bb      	ldrh	r3, [r7, #4]
 8002934:	8093      	strh	r3, [r2, #4]
		TIM3->CCR3 = speed;
 8002936:	4a0a      	ldr	r2, [pc, #40]	@ (8002960 <DRONE_SetSpeed+0x8c>)
 8002938:	88bb      	ldrh	r3, [r7, #4]
 800293a:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 800293c:	e008      	b.n	8002950 <DRONE_SetSpeed+0x7c>
	else if(MOTOR == MOTOR_RB){
 800293e:	79fb      	ldrb	r3, [r7, #7]
 8002940:	2b03      	cmp	r3, #3
 8002942:	d105      	bne.n	8002950 <DRONE_SetSpeed+0x7c>
		drone.MOTOR_RB_SPEED = speed;
 8002944:	4a05      	ldr	r2, [pc, #20]	@ (800295c <DRONE_SetSpeed+0x88>)
 8002946:	88bb      	ldrh	r3, [r7, #4]
 8002948:	80d3      	strh	r3, [r2, #6]
		TIM1->CCR2 = speed;
 800294a:	4a06      	ldr	r2, [pc, #24]	@ (8002964 <DRONE_SetSpeed+0x90>)
 800294c:	88bb      	ldrh	r3, [r7, #4]
 800294e:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8002950:	bf00      	nop
 8002952:	370c      	adds	r7, #12
 8002954:	46bd      	mov	sp, r7
 8002956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800295a:	4770      	bx	lr
 800295c:	2000015c 	.word	0x2000015c
 8002960:	40000400 	.word	0x40000400
 8002964:	40010000 	.word	0x40010000

08002968 <DRONE_ReceiveCommand>:

void DRONE_ReceiveCommand(){
 8002968:	b580      	push	{r7, lr}
 800296a:	af00      	add	r7, sp, #0

	if(gamepad.LY > 200 && gamepad.RY > 200){
 800296c:	4b77      	ldr	r3, [pc, #476]	@ (8002b4c <DRONE_ReceiveCommand+0x1e4>)
 800296e:	7b5b      	ldrb	r3, [r3, #13]
 8002970:	2bc8      	cmp	r3, #200	@ 0xc8
 8002972:	d90a      	bls.n	800298a <DRONE_ReceiveCommand+0x22>
 8002974:	4b75      	ldr	r3, [pc, #468]	@ (8002b4c <DRONE_ReceiveCommand+0x1e4>)
 8002976:	7bdb      	ldrb	r3, [r3, #15]
 8002978:	2bc8      	cmp	r3, #200	@ 0xc8
 800297a:	d906      	bls.n	800298a <DRONE_ReceiveCommand+0x22>
		if(drone.status == LOCK){
 800297c:	4b74      	ldr	r3, [pc, #464]	@ (8002b50 <DRONE_ReceiveCommand+0x1e8>)
 800297e:	7a9b      	ldrb	r3, [r3, #10]
 8002980:	2b04      	cmp	r3, #4
 8002982:	d102      	bne.n	800298a <DRONE_ReceiveCommand+0x22>
			DRONE_SetStatus(UNLOCKING);
 8002984:	2005      	movs	r0, #5
 8002986:	f7ff fedb 	bl	8002740 <DRONE_SetStatus>
		}
	}

	if(gamepad.R_SELECT == 1 && drone.status != OK){
 800298a:	4b70      	ldr	r3, [pc, #448]	@ (8002b4c <DRONE_ReceiveCommand+0x1e4>)
 800298c:	7c1b      	ldrb	r3, [r3, #16]
 800298e:	2b01      	cmp	r3, #1
 8002990:	d120      	bne.n	80029d4 <DRONE_ReceiveCommand+0x6c>
 8002992:	4b6f      	ldr	r3, [pc, #444]	@ (8002b50 <DRONE_ReceiveCommand+0x1e8>)
 8002994:	7a9b      	ldrb	r3, [r3, #10]
 8002996:	2b01      	cmp	r3, #1
 8002998:	d01c      	beq.n	80029d4 <DRONE_ReceiveCommand+0x6c>
	    PID_Init(&roll_controller, 1000.0f, 2000.0f);
 800299a:	eddf 0a6e 	vldr	s1, [pc, #440]	@ 8002b54 <DRONE_ReceiveCommand+0x1ec>
 800299e:	ed9f 0a6e 	vldr	s0, [pc, #440]	@ 8002b58 <DRONE_ReceiveCommand+0x1f0>
 80029a2:	486e      	ldr	r0, [pc, #440]	@ (8002b5c <DRONE_ReceiveCommand+0x1f4>)
 80029a4:	f7fe fc48 	bl	8001238 <PID_Init>
		PID_SetParameters(&roll_controller, gamepad.KP, 0.01f, 0.1f, 0.0f, roll);
 80029a8:	4b68      	ldr	r3, [pc, #416]	@ (8002b4c <DRONE_ReceiveCommand+0x1e4>)
 80029aa:	edd3 7a05 	vldr	s15, [r3, #20]
 80029ae:	4b6c      	ldr	r3, [pc, #432]	@ (8002b60 <DRONE_ReceiveCommand+0x1f8>)
 80029b0:	ed93 7a00 	vldr	s14, [r3]
 80029b4:	eeb0 2a47 	vmov.f32	s4, s14
 80029b8:	eddf 1a6a 	vldr	s3, [pc, #424]	@ 8002b64 <DRONE_ReceiveCommand+0x1fc>
 80029bc:	ed9f 1a6a 	vldr	s2, [pc, #424]	@ 8002b68 <DRONE_ReceiveCommand+0x200>
 80029c0:	eddf 0a6a 	vldr	s1, [pc, #424]	@ 8002b6c <DRONE_ReceiveCommand+0x204>
 80029c4:	eeb0 0a67 	vmov.f32	s0, s15
 80029c8:	4864      	ldr	r0, [pc, #400]	@ (8002b5c <DRONE_ReceiveCommand+0x1f4>)
 80029ca:	f7fe fc71 	bl	80012b0 <PID_SetParameters>
		DRONE_SetStatus(OK);
 80029ce:	2001      	movs	r0, #1
 80029d0:	f7ff feb6 	bl	8002740 <DRONE_SetStatus>
	}

	if(drone.status == OK){
 80029d4:	4b5e      	ldr	r3, [pc, #376]	@ (8002b50 <DRONE_ReceiveCommand+0x1e8>)
 80029d6:	7a9b      	ldrb	r3, [r3, #10]
 80029d8:	2b01      	cmp	r3, #1
 80029da:	f040 80b5 	bne.w	8002b48 <DRONE_ReceiveCommand+0x1e0>

		if(gamepad.L1 == 1 && gamepad.R1 == 1 && gamepad.L2 == 0 && gamepad.R2 == 0){
 80029de:	4b5b      	ldr	r3, [pc, #364]	@ (8002b4c <DRONE_ReceiveCommand+0x1e4>)
 80029e0:	7a1b      	ldrb	r3, [r3, #8]
 80029e2:	2b01      	cmp	r3, #1
 80029e4:	d13c      	bne.n	8002a60 <DRONE_ReceiveCommand+0xf8>
 80029e6:	4b59      	ldr	r3, [pc, #356]	@ (8002b4c <DRONE_ReceiveCommand+0x1e4>)
 80029e8:	7a9b      	ldrb	r3, [r3, #10]
 80029ea:	2b01      	cmp	r3, #1
 80029ec:	d138      	bne.n	8002a60 <DRONE_ReceiveCommand+0xf8>
 80029ee:	4b57      	ldr	r3, [pc, #348]	@ (8002b4c <DRONE_ReceiveCommand+0x1e4>)
 80029f0:	7a5b      	ldrb	r3, [r3, #9]
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d134      	bne.n	8002a60 <DRONE_ReceiveCommand+0xf8>
 80029f6:	4b55      	ldr	r3, [pc, #340]	@ (8002b4c <DRONE_ReceiveCommand+0x1e4>)
 80029f8:	7adb      	ldrb	r3, [r3, #11]
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d130      	bne.n	8002a60 <DRONE_ReceiveCommand+0xf8>
			if(drone.last_speed_up == 0){
 80029fe:	4b54      	ldr	r3, [pc, #336]	@ (8002b50 <DRONE_ReceiveCommand+0x1e8>)
 8002a00:	7adb      	ldrb	r3, [r3, #11]
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d10f      	bne.n	8002a26 <DRONE_ReceiveCommand+0xbe>
				__HAL_TIM_SET_COUNTER(&htim9, 0);
 8002a06:	4b5a      	ldr	r3, [pc, #360]	@ (8002b70 <DRONE_ReceiveCommand+0x208>)
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	2200      	movs	r2, #0
 8002a0c:	625a      	str	r2, [r3, #36]	@ 0x24
				HAL_TIM_Base_Start(&htim9);
 8002a0e:	4858      	ldr	r0, [pc, #352]	@ (8002b70 <DRONE_ReceiveCommand+0x208>)
 8002a10:	f003 fffe 	bl	8006a10 <HAL_TIM_Base_Start>
				duration = __HAL_TIM_GET_COUNTER(&htim9);
 8002a14:	4b56      	ldr	r3, [pc, #344]	@ (8002b70 <DRONE_ReceiveCommand+0x208>)
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a1a:	4a56      	ldr	r2, [pc, #344]	@ (8002b74 <DRONE_ReceiveCommand+0x20c>)
 8002a1c:	6013      	str	r3, [r2, #0]
				drone.last_speed_up = 1;
 8002a1e:	4b4c      	ldr	r3, [pc, #304]	@ (8002b50 <DRONE_ReceiveCommand+0x1e8>)
 8002a20:	2201      	movs	r2, #1
 8002a22:	72da      	strb	r2, [r3, #11]
			if(drone.last_speed_up == 0){
 8002a24:	e08d      	b.n	8002b42 <DRONE_ReceiveCommand+0x1da>
			}
			else if(drone.last_speed_up == 1){
 8002a26:	4b4a      	ldr	r3, [pc, #296]	@ (8002b50 <DRONE_ReceiveCommand+0x1e8>)
 8002a28:	7adb      	ldrb	r3, [r3, #11]
 8002a2a:	2b01      	cmp	r3, #1
 8002a2c:	f040 8089 	bne.w	8002b42 <DRONE_ReceiveCommand+0x1da>
				duration = __HAL_TIM_GET_COUNTER(&htim9);
 8002a30:	4b4f      	ldr	r3, [pc, #316]	@ (8002b70 <DRONE_ReceiveCommand+0x208>)
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a36:	4a4f      	ldr	r2, [pc, #316]	@ (8002b74 <DRONE_ReceiveCommand+0x20c>)
 8002a38:	6013      	str	r3, [r2, #0]
				if(duration > 5000){
 8002a3a:	4b4e      	ldr	r3, [pc, #312]	@ (8002b74 <DRONE_ReceiveCommand+0x20c>)
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a42:	4293      	cmp	r3, r2
 8002a44:	d97d      	bls.n	8002b42 <DRONE_ReceiveCommand+0x1da>
					drone.throttle += 20;
 8002a46:	4b42      	ldr	r3, [pc, #264]	@ (8002b50 <DRONE_ReceiveCommand+0x1e8>)
 8002a48:	891b      	ldrh	r3, [r3, #8]
 8002a4a:	3314      	adds	r3, #20
 8002a4c:	b29a      	uxth	r2, r3
 8002a4e:	4b40      	ldr	r3, [pc, #256]	@ (8002b50 <DRONE_ReceiveCommand+0x1e8>)
 8002a50:	811a      	strh	r2, [r3, #8]
					drone.last_speed_up = 0;
 8002a52:	4b3f      	ldr	r3, [pc, #252]	@ (8002b50 <DRONE_ReceiveCommand+0x1e8>)
 8002a54:	2200      	movs	r2, #0
 8002a56:	72da      	strb	r2, [r3, #11]
					HAL_TIM_Base_Stop(&htim9);
 8002a58:	4845      	ldr	r0, [pc, #276]	@ (8002b70 <DRONE_ReceiveCommand+0x208>)
 8002a5a:	f004 f841 	bl	8006ae0 <HAL_TIM_Base_Stop>
			if(drone.last_speed_up == 0){
 8002a5e:	e070      	b.n	8002b42 <DRONE_ReceiveCommand+0x1da>

				}
			}
		}

		else if(gamepad.L1 == 0 && gamepad.R1 == 0 && gamepad.L2 == 1 && gamepad.R2 == 1){
 8002a60:	4b3a      	ldr	r3, [pc, #232]	@ (8002b4c <DRONE_ReceiveCommand+0x1e4>)
 8002a62:	7a1b      	ldrb	r3, [r3, #8]
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d13b      	bne.n	8002ae0 <DRONE_ReceiveCommand+0x178>
 8002a68:	4b38      	ldr	r3, [pc, #224]	@ (8002b4c <DRONE_ReceiveCommand+0x1e4>)
 8002a6a:	7a9b      	ldrb	r3, [r3, #10]
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d137      	bne.n	8002ae0 <DRONE_ReceiveCommand+0x178>
 8002a70:	4b36      	ldr	r3, [pc, #216]	@ (8002b4c <DRONE_ReceiveCommand+0x1e4>)
 8002a72:	7a5b      	ldrb	r3, [r3, #9]
 8002a74:	2b01      	cmp	r3, #1
 8002a76:	d133      	bne.n	8002ae0 <DRONE_ReceiveCommand+0x178>
 8002a78:	4b34      	ldr	r3, [pc, #208]	@ (8002b4c <DRONE_ReceiveCommand+0x1e4>)
 8002a7a:	7adb      	ldrb	r3, [r3, #11]
 8002a7c:	2b01      	cmp	r3, #1
 8002a7e:	d12f      	bne.n	8002ae0 <DRONE_ReceiveCommand+0x178>
			if(drone.last_speed_down == 0){
 8002a80:	4b33      	ldr	r3, [pc, #204]	@ (8002b50 <DRONE_ReceiveCommand+0x1e8>)
 8002a82:	7b1b      	ldrb	r3, [r3, #12]
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d10f      	bne.n	8002aa8 <DRONE_ReceiveCommand+0x140>
				__HAL_TIM_SET_COUNTER(&htim9, 0);
 8002a88:	4b39      	ldr	r3, [pc, #228]	@ (8002b70 <DRONE_ReceiveCommand+0x208>)
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	2200      	movs	r2, #0
 8002a8e:	625a      	str	r2, [r3, #36]	@ 0x24
				HAL_TIM_Base_Start(&htim9);
 8002a90:	4837      	ldr	r0, [pc, #220]	@ (8002b70 <DRONE_ReceiveCommand+0x208>)
 8002a92:	f003 ffbd 	bl	8006a10 <HAL_TIM_Base_Start>
				duration = __HAL_TIM_GET_COUNTER(&htim9);
 8002a96:	4b36      	ldr	r3, [pc, #216]	@ (8002b70 <DRONE_ReceiveCommand+0x208>)
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a9c:	4a35      	ldr	r2, [pc, #212]	@ (8002b74 <DRONE_ReceiveCommand+0x20c>)
 8002a9e:	6013      	str	r3, [r2, #0]
				drone.last_speed_down = 1;
 8002aa0:	4b2b      	ldr	r3, [pc, #172]	@ (8002b50 <DRONE_ReceiveCommand+0x1e8>)
 8002aa2:	2201      	movs	r2, #1
 8002aa4:	731a      	strb	r2, [r3, #12]
			if(drone.last_speed_down == 0){
 8002aa6:	e04e      	b.n	8002b46 <DRONE_ReceiveCommand+0x1de>
			}
			else if(drone.last_speed_down == 1){
 8002aa8:	4b29      	ldr	r3, [pc, #164]	@ (8002b50 <DRONE_ReceiveCommand+0x1e8>)
 8002aaa:	7b1b      	ldrb	r3, [r3, #12]
 8002aac:	2b01      	cmp	r3, #1
 8002aae:	d14a      	bne.n	8002b46 <DRONE_ReceiveCommand+0x1de>
				duration = __HAL_TIM_GET_COUNTER(&htim9);
 8002ab0:	4b2f      	ldr	r3, [pc, #188]	@ (8002b70 <DRONE_ReceiveCommand+0x208>)
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ab6:	4a2f      	ldr	r2, [pc, #188]	@ (8002b74 <DRONE_ReceiveCommand+0x20c>)
 8002ab8:	6013      	str	r3, [r2, #0]
				if(duration >= 5000){
 8002aba:	4b2e      	ldr	r3, [pc, #184]	@ (8002b74 <DRONE_ReceiveCommand+0x20c>)
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	f241 3287 	movw	r2, #4999	@ 0x1387
 8002ac2:	4293      	cmp	r3, r2
 8002ac4:	d93f      	bls.n	8002b46 <DRONE_ReceiveCommand+0x1de>
					drone.throttle -= 20;
 8002ac6:	4b22      	ldr	r3, [pc, #136]	@ (8002b50 <DRONE_ReceiveCommand+0x1e8>)
 8002ac8:	891b      	ldrh	r3, [r3, #8]
 8002aca:	3b14      	subs	r3, #20
 8002acc:	b29a      	uxth	r2, r3
 8002ace:	4b20      	ldr	r3, [pc, #128]	@ (8002b50 <DRONE_ReceiveCommand+0x1e8>)
 8002ad0:	811a      	strh	r2, [r3, #8]
					HAL_TIM_Base_Stop(&htim9);
 8002ad2:	4827      	ldr	r0, [pc, #156]	@ (8002b70 <DRONE_ReceiveCommand+0x208>)
 8002ad4:	f004 f804 	bl	8006ae0 <HAL_TIM_Base_Stop>
					drone.last_speed_down = 0;
 8002ad8:	4b1d      	ldr	r3, [pc, #116]	@ (8002b50 <DRONE_ReceiveCommand+0x1e8>)
 8002ada:	2200      	movs	r2, #0
 8002adc:	731a      	strb	r2, [r3, #12]
			if(drone.last_speed_down == 0){
 8002ade:	e032      	b.n	8002b46 <DRONE_ReceiveCommand+0x1de>
				}
			}

		}

		else if (gamepad.L1 == 0 && gamepad.R1 == 0 && gamepad.L2 == 0 && gamepad.R2 == 0){
 8002ae0:	4b1a      	ldr	r3, [pc, #104]	@ (8002b4c <DRONE_ReceiveCommand+0x1e4>)
 8002ae2:	7a1b      	ldrb	r3, [r3, #8]
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d12f      	bne.n	8002b48 <DRONE_ReceiveCommand+0x1e0>
 8002ae8:	4b18      	ldr	r3, [pc, #96]	@ (8002b4c <DRONE_ReceiveCommand+0x1e4>)
 8002aea:	7a9b      	ldrb	r3, [r3, #10]
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d12b      	bne.n	8002b48 <DRONE_ReceiveCommand+0x1e0>
 8002af0:	4b16      	ldr	r3, [pc, #88]	@ (8002b4c <DRONE_ReceiveCommand+0x1e4>)
 8002af2:	7a5b      	ldrb	r3, [r3, #9]
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d127      	bne.n	8002b48 <DRONE_ReceiveCommand+0x1e0>
 8002af8:	4b14      	ldr	r3, [pc, #80]	@ (8002b4c <DRONE_ReceiveCommand+0x1e4>)
 8002afa:	7adb      	ldrb	r3, [r3, #11]
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d123      	bne.n	8002b48 <DRONE_ReceiveCommand+0x1e0>

			if(drone.last_speed_up == 1 && duration < 5000){
 8002b00:	4b13      	ldr	r3, [pc, #76]	@ (8002b50 <DRONE_ReceiveCommand+0x1e8>)
 8002b02:	7adb      	ldrb	r3, [r3, #11]
 8002b04:	2b01      	cmp	r3, #1
 8002b06:	d10b      	bne.n	8002b20 <DRONE_ReceiveCommand+0x1b8>
 8002b08:	4b1a      	ldr	r3, [pc, #104]	@ (8002b74 <DRONE_ReceiveCommand+0x20c>)
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	f241 3287 	movw	r2, #4999	@ 0x1387
 8002b10:	4293      	cmp	r3, r2
 8002b12:	d805      	bhi.n	8002b20 <DRONE_ReceiveCommand+0x1b8>
				drone.last_speed_up = 0;
 8002b14:	4b0e      	ldr	r3, [pc, #56]	@ (8002b50 <DRONE_ReceiveCommand+0x1e8>)
 8002b16:	2200      	movs	r2, #0
 8002b18:	72da      	strb	r2, [r3, #11]
				HAL_TIM_Base_Stop(&htim9);
 8002b1a:	4815      	ldr	r0, [pc, #84]	@ (8002b70 <DRONE_ReceiveCommand+0x208>)
 8002b1c:	f003 ffe0 	bl	8006ae0 <HAL_TIM_Base_Stop>
			}

			if(drone.last_speed_down == 1 && duration < 5000){
 8002b20:	4b0b      	ldr	r3, [pc, #44]	@ (8002b50 <DRONE_ReceiveCommand+0x1e8>)
 8002b22:	7b1b      	ldrb	r3, [r3, #12]
 8002b24:	2b01      	cmp	r3, #1
 8002b26:	d10f      	bne.n	8002b48 <DRONE_ReceiveCommand+0x1e0>
 8002b28:	4b12      	ldr	r3, [pc, #72]	@ (8002b74 <DRONE_ReceiveCommand+0x20c>)
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	f241 3287 	movw	r2, #4999	@ 0x1387
 8002b30:	4293      	cmp	r3, r2
 8002b32:	d809      	bhi.n	8002b48 <DRONE_ReceiveCommand+0x1e0>
				drone.last_speed_down = 0;
 8002b34:	4b06      	ldr	r3, [pc, #24]	@ (8002b50 <DRONE_ReceiveCommand+0x1e8>)
 8002b36:	2200      	movs	r2, #0
 8002b38:	731a      	strb	r2, [r3, #12]
				HAL_TIM_Base_Stop(&htim9);
 8002b3a:	480d      	ldr	r0, [pc, #52]	@ (8002b70 <DRONE_ReceiveCommand+0x208>)
 8002b3c:	f003 ffd0 	bl	8006ae0 <HAL_TIM_Base_Stop>
			}
		}
	}
}
 8002b40:	e002      	b.n	8002b48 <DRONE_ReceiveCommand+0x1e0>
			if(drone.last_speed_up == 0){
 8002b42:	bf00      	nop
 8002b44:	e000      	b.n	8002b48 <DRONE_ReceiveCommand+0x1e0>
			if(drone.last_speed_down == 0){
 8002b46:	bf00      	nop
}
 8002b48:	bf00      	nop
 8002b4a:	bd80      	pop	{r7, pc}
 8002b4c:	20000078 	.word	0x20000078
 8002b50:	2000015c 	.word	0x2000015c
 8002b54:	44fa0000 	.word	0x44fa0000
 8002b58:	447a0000 	.word	0x447a0000
 8002b5c:	2000016c 	.word	0x2000016c
 8002b60:	200000f8 	.word	0x200000f8
 8002b64:	00000000 	.word	0x00000000
 8002b68:	3dcccccd 	.word	0x3dcccccd
 8002b6c:	3c23d70a 	.word	0x3c23d70a
 8002b70:	2000050c 	.word	0x2000050c
 8002b74:	20000250 	.word	0x20000250

08002b78 <DRONE_LimitThrottle>:
	DRONE_SetSpeed(MOTOR_RF, throttle);
	DRONE_SetSpeed(MOTOR_LB, throttle);
	DRONE_SetSpeed(MOTOR_RB, throttle);
}

float DRONE_LimitThrottle(float throttle, float min_limit, float max_limit){
 8002b78:	b480      	push	{r7}
 8002b7a:	b085      	sub	sp, #20
 8002b7c:	af00      	add	r7, sp, #0
 8002b7e:	ed87 0a03 	vstr	s0, [r7, #12]
 8002b82:	edc7 0a02 	vstr	s1, [r7, #8]
 8002b86:	ed87 1a01 	vstr	s2, [r7, #4]
	if(throttle > max_limit){
 8002b8a:	ed97 7a03 	vldr	s14, [r7, #12]
 8002b8e:	edd7 7a01 	vldr	s15, [r7, #4]
 8002b92:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002b96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b9a:	dd02      	ble.n	8002ba2 <DRONE_LimitThrottle+0x2a>
		throttle = max_limit;
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	60fb      	str	r3, [r7, #12]
 8002ba0:	e00a      	b.n	8002bb8 <DRONE_LimitThrottle+0x40>
	}
	else if(throttle < min_limit){
 8002ba2:	ed97 7a03 	vldr	s14, [r7, #12]
 8002ba6:	edd7 7a02 	vldr	s15, [r7, #8]
 8002baa:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002bae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002bb2:	d501      	bpl.n	8002bb8 <DRONE_LimitThrottle+0x40>
		throttle = min_limit;
 8002bb4:	68bb      	ldr	r3, [r7, #8]
 8002bb6:	60fb      	str	r3, [r7, #12]
	}

	return throttle;
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	ee07 3a90 	vmov	s15, r3
}
 8002bbe:	eeb0 0a67 	vmov.f32	s0, s15
 8002bc2:	3714      	adds	r7, #20
 8002bc4:	46bd      	mov	sp, r7
 8002bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bca:	4770      	bx	lr

08002bcc <DRONE_OnFlight>:

void DRONE_OnFlight(uint16_t throttle){
 8002bcc:	b580      	push	{r7, lr}
 8002bce:	b082      	sub	sp, #8
 8002bd0:	af00      	add	r7, sp, #0
 8002bd2:	4603      	mov	r3, r0
 8002bd4:	80fb      	strh	r3, [r7, #6]
	if(drone.status == OK){
 8002bd6:	4b62      	ldr	r3, [pc, #392]	@ (8002d60 <DRONE_OnFlight+0x194>)
 8002bd8:	7a9b      	ldrb	r3, [r3, #10]
 8002bda:	2b01      	cmp	r3, #1
 8002bdc:	f040 80bc 	bne.w	8002d58 <DRONE_OnFlight+0x18c>
		roll_output = PID_Compute(&roll_controller);
 8002be0:	4860      	ldr	r0, [pc, #384]	@ (8002d64 <DRONE_OnFlight+0x198>)
 8002be2:	f7fe fba9 	bl	8001338 <PID_Compute>
 8002be6:	eef0 7a40 	vmov.f32	s15, s0
 8002bea:	4b5f      	ldr	r3, [pc, #380]	@ (8002d68 <DRONE_OnFlight+0x19c>)
 8002bec:	edc3 7a00 	vstr	s15, [r3]
		pitch_output = 0.0f;
 8002bf0:	4b5e      	ldr	r3, [pc, #376]	@ (8002d6c <DRONE_OnFlight+0x1a0>)
 8002bf2:	f04f 0200 	mov.w	r2, #0
 8002bf6:	601a      	str	r2, [r3, #0]
		yaw_output = 0.0f;
 8002bf8:	4b5d      	ldr	r3, [pc, #372]	@ (8002d70 <DRONE_OnFlight+0x1a4>)
 8002bfa:	f04f 0200 	mov.w	r2, #0
 8002bfe:	601a      	str	r2, [r3, #0]

		drone.MOTOR_RF_SPEED = DRONE_LimitThrottle(throttle - roll_output - pitch_output - yaw_output, 1200.0f, 2000.0f);
 8002c00:	88fb      	ldrh	r3, [r7, #6]
 8002c02:	ee07 3a90 	vmov	s15, r3
 8002c06:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002c0a:	4b57      	ldr	r3, [pc, #348]	@ (8002d68 <DRONE_OnFlight+0x19c>)
 8002c0c:	edd3 7a00 	vldr	s15, [r3]
 8002c10:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002c14:	4b55      	ldr	r3, [pc, #340]	@ (8002d6c <DRONE_OnFlight+0x1a0>)
 8002c16:	edd3 7a00 	vldr	s15, [r3]
 8002c1a:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002c1e:	4b54      	ldr	r3, [pc, #336]	@ (8002d70 <DRONE_OnFlight+0x1a4>)
 8002c20:	edd3 7a00 	vldr	s15, [r3]
 8002c24:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002c28:	ed9f 1a52 	vldr	s2, [pc, #328]	@ 8002d74 <DRONE_OnFlight+0x1a8>
 8002c2c:	eddf 0a52 	vldr	s1, [pc, #328]	@ 8002d78 <DRONE_OnFlight+0x1ac>
 8002c30:	eeb0 0a67 	vmov.f32	s0, s15
 8002c34:	f7ff ffa0 	bl	8002b78 <DRONE_LimitThrottle>
 8002c38:	eef0 7a40 	vmov.f32	s15, s0
 8002c3c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002c40:	ee17 3a90 	vmov	r3, s15
 8002c44:	b29a      	uxth	r2, r3
 8002c46:	4b46      	ldr	r3, [pc, #280]	@ (8002d60 <DRONE_OnFlight+0x194>)
 8002c48:	805a      	strh	r2, [r3, #2]
		drone.MOTOR_LF_SPEED = DRONE_LimitThrottle(throttle + roll_output - pitch_output + yaw_output, 1200.0f, 2000.0f);
 8002c4a:	88fb      	ldrh	r3, [r7, #6]
 8002c4c:	ee07 3a90 	vmov	s15, r3
 8002c50:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002c54:	4b44      	ldr	r3, [pc, #272]	@ (8002d68 <DRONE_OnFlight+0x19c>)
 8002c56:	edd3 7a00 	vldr	s15, [r3]
 8002c5a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002c5e:	4b43      	ldr	r3, [pc, #268]	@ (8002d6c <DRONE_OnFlight+0x1a0>)
 8002c60:	edd3 7a00 	vldr	s15, [r3]
 8002c64:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002c68:	4b41      	ldr	r3, [pc, #260]	@ (8002d70 <DRONE_OnFlight+0x1a4>)
 8002c6a:	edd3 7a00 	vldr	s15, [r3]
 8002c6e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002c72:	ed9f 1a40 	vldr	s2, [pc, #256]	@ 8002d74 <DRONE_OnFlight+0x1a8>
 8002c76:	eddf 0a40 	vldr	s1, [pc, #256]	@ 8002d78 <DRONE_OnFlight+0x1ac>
 8002c7a:	eeb0 0a67 	vmov.f32	s0, s15
 8002c7e:	f7ff ff7b 	bl	8002b78 <DRONE_LimitThrottle>
 8002c82:	eef0 7a40 	vmov.f32	s15, s0
 8002c86:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002c8a:	ee17 3a90 	vmov	r3, s15
 8002c8e:	b29a      	uxth	r2, r3
 8002c90:	4b33      	ldr	r3, [pc, #204]	@ (8002d60 <DRONE_OnFlight+0x194>)
 8002c92:	801a      	strh	r2, [r3, #0]
		drone.MOTOR_RB_SPEED = DRONE_LimitThrottle(throttle - roll_output + pitch_output + yaw_output, 1200.0f, 2000.0f);
 8002c94:	88fb      	ldrh	r3, [r7, #6]
 8002c96:	ee07 3a90 	vmov	s15, r3
 8002c9a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002c9e:	4b32      	ldr	r3, [pc, #200]	@ (8002d68 <DRONE_OnFlight+0x19c>)
 8002ca0:	edd3 7a00 	vldr	s15, [r3]
 8002ca4:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002ca8:	4b30      	ldr	r3, [pc, #192]	@ (8002d6c <DRONE_OnFlight+0x1a0>)
 8002caa:	edd3 7a00 	vldr	s15, [r3]
 8002cae:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002cb2:	4b2f      	ldr	r3, [pc, #188]	@ (8002d70 <DRONE_OnFlight+0x1a4>)
 8002cb4:	edd3 7a00 	vldr	s15, [r3]
 8002cb8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002cbc:	ed9f 1a2d 	vldr	s2, [pc, #180]	@ 8002d74 <DRONE_OnFlight+0x1a8>
 8002cc0:	eddf 0a2d 	vldr	s1, [pc, #180]	@ 8002d78 <DRONE_OnFlight+0x1ac>
 8002cc4:	eeb0 0a67 	vmov.f32	s0, s15
 8002cc8:	f7ff ff56 	bl	8002b78 <DRONE_LimitThrottle>
 8002ccc:	eef0 7a40 	vmov.f32	s15, s0
 8002cd0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002cd4:	ee17 3a90 	vmov	r3, s15
 8002cd8:	b29a      	uxth	r2, r3
 8002cda:	4b21      	ldr	r3, [pc, #132]	@ (8002d60 <DRONE_OnFlight+0x194>)
 8002cdc:	80da      	strh	r2, [r3, #6]
		drone.MOTOR_LB_SPEED = DRONE_LimitThrottle(throttle + roll_output + pitch_output - yaw_output, 1200.0f, 2000.0f);
 8002cde:	88fb      	ldrh	r3, [r7, #6]
 8002ce0:	ee07 3a90 	vmov	s15, r3
 8002ce4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002ce8:	4b1f      	ldr	r3, [pc, #124]	@ (8002d68 <DRONE_OnFlight+0x19c>)
 8002cea:	edd3 7a00 	vldr	s15, [r3]
 8002cee:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002cf2:	4b1e      	ldr	r3, [pc, #120]	@ (8002d6c <DRONE_OnFlight+0x1a0>)
 8002cf4:	edd3 7a00 	vldr	s15, [r3]
 8002cf8:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002cfc:	4b1c      	ldr	r3, [pc, #112]	@ (8002d70 <DRONE_OnFlight+0x1a4>)
 8002cfe:	edd3 7a00 	vldr	s15, [r3]
 8002d02:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002d06:	ed9f 1a1b 	vldr	s2, [pc, #108]	@ 8002d74 <DRONE_OnFlight+0x1a8>
 8002d0a:	eddf 0a1b 	vldr	s1, [pc, #108]	@ 8002d78 <DRONE_OnFlight+0x1ac>
 8002d0e:	eeb0 0a67 	vmov.f32	s0, s15
 8002d12:	f7ff ff31 	bl	8002b78 <DRONE_LimitThrottle>
 8002d16:	eef0 7a40 	vmov.f32	s15, s0
 8002d1a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002d1e:	ee17 3a90 	vmov	r3, s15
 8002d22:	b29a      	uxth	r2, r3
 8002d24:	4b0e      	ldr	r3, [pc, #56]	@ (8002d60 <DRONE_OnFlight+0x194>)
 8002d26:	809a      	strh	r2, [r3, #4]

		DRONE_SetSpeed(MOTOR_LF, (uint16_t)drone.MOTOR_LF_SPEED);
 8002d28:	4b0d      	ldr	r3, [pc, #52]	@ (8002d60 <DRONE_OnFlight+0x194>)
 8002d2a:	881b      	ldrh	r3, [r3, #0]
 8002d2c:	4619      	mov	r1, r3
 8002d2e:	2000      	movs	r0, #0
 8002d30:	f7ff fdd0 	bl	80028d4 <DRONE_SetSpeed>
		DRONE_SetSpeed(MOTOR_RF, (uint16_t)drone.MOTOR_RF_SPEED);
 8002d34:	4b0a      	ldr	r3, [pc, #40]	@ (8002d60 <DRONE_OnFlight+0x194>)
 8002d36:	885b      	ldrh	r3, [r3, #2]
 8002d38:	4619      	mov	r1, r3
 8002d3a:	2001      	movs	r0, #1
 8002d3c:	f7ff fdca 	bl	80028d4 <DRONE_SetSpeed>
		DRONE_SetSpeed(MOTOR_LB, (uint16_t)drone.MOTOR_LB_SPEED);
 8002d40:	4b07      	ldr	r3, [pc, #28]	@ (8002d60 <DRONE_OnFlight+0x194>)
 8002d42:	889b      	ldrh	r3, [r3, #4]
 8002d44:	4619      	mov	r1, r3
 8002d46:	2002      	movs	r0, #2
 8002d48:	f7ff fdc4 	bl	80028d4 <DRONE_SetSpeed>
		DRONE_SetSpeed(MOTOR_RB, (uint16_t)drone.MOTOR_RB_SPEED);
 8002d4c:	4b04      	ldr	r3, [pc, #16]	@ (8002d60 <DRONE_OnFlight+0x194>)
 8002d4e:	88db      	ldrh	r3, [r3, #6]
 8002d50:	4619      	mov	r1, r3
 8002d52:	2003      	movs	r0, #3
 8002d54:	f7ff fdbe 	bl	80028d4 <DRONE_SetSpeed>
	}

}
 8002d58:	bf00      	nop
 8002d5a:	3708      	adds	r7, #8
 8002d5c:	46bd      	mov	sp, r7
 8002d5e:	bd80      	pop	{r7, pc}
 8002d60:	2000015c 	.word	0x2000015c
 8002d64:	2000016c 	.word	0x2000016c
 8002d68:	20000244 	.word	0x20000244
 8002d6c:	20000248 	.word	0x20000248
 8002d70:	2000024c 	.word	0x2000024c
 8002d74:	44fa0000 	.word	0x44fa0000
 8002d78:	44960000 	.word	0x44960000

08002d7c <DRONE_EmergencyStop>:

void DRONE_EmergencyStop(float angle){
 8002d7c:	b580      	push	{r7, lr}
 8002d7e:	b082      	sub	sp, #8
 8002d80:	af00      	add	r7, sp, #0
 8002d82:	ed87 0a01 	vstr	s0, [r7, #4]
	if(angle < -70.0f || angle > 70.0f){
 8002d86:	edd7 7a01 	vldr	s15, [r7, #4]
 8002d8a:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 8002dd8 <DRONE_EmergencyStop+0x5c>
 8002d8e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002d92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d96:	d408      	bmi.n	8002daa <DRONE_EmergencyStop+0x2e>
 8002d98:	edd7 7a01 	vldr	s15, [r7, #4]
 8002d9c:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 8002ddc <DRONE_EmergencyStop+0x60>
 8002da0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002da4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002da8:	dd02      	ble.n	8002db0 <DRONE_EmergencyStop+0x34>
		DRONE_SetStatus(ANGLE_STABILITY_FAULT);
 8002daa:	2000      	movs	r0, #0
 8002dac:	f7ff fcc8 	bl	8002740 <DRONE_SetStatus>
	}
	if(gamepad.LY < 255 && gamepad.RY > 200 && drone.status == OK){
 8002db0:	4b0b      	ldr	r3, [pc, #44]	@ (8002de0 <DRONE_EmergencyStop+0x64>)
 8002db2:	7b5b      	ldrb	r3, [r3, #13]
 8002db4:	2bff      	cmp	r3, #255	@ 0xff
 8002db6:	d00a      	beq.n	8002dce <DRONE_EmergencyStop+0x52>
 8002db8:	4b09      	ldr	r3, [pc, #36]	@ (8002de0 <DRONE_EmergencyStop+0x64>)
 8002dba:	7bdb      	ldrb	r3, [r3, #15]
 8002dbc:	2bc8      	cmp	r3, #200	@ 0xc8
 8002dbe:	d906      	bls.n	8002dce <DRONE_EmergencyStop+0x52>
 8002dc0:	4b08      	ldr	r3, [pc, #32]	@ (8002de4 <DRONE_EmergencyStop+0x68>)
 8002dc2:	7a9b      	ldrb	r3, [r3, #10]
 8002dc4:	2b01      	cmp	r3, #1
 8002dc6:	d102      	bne.n	8002dce <DRONE_EmergencyStop+0x52>
		DRONE_SetStatus(ANGLE_STABILITY_FAULT);
 8002dc8:	2000      	movs	r0, #0
 8002dca:	f7ff fcb9 	bl	8002740 <DRONE_SetStatus>
	}
}
 8002dce:	bf00      	nop
 8002dd0:	3708      	adds	r7, #8
 8002dd2:	46bd      	mov	sp, r7
 8002dd4:	bd80      	pop	{r7, pc}
 8002dd6:	bf00      	nop
 8002dd8:	c28c0000 	.word	0xc28c0000
 8002ddc:	428c0000 	.word	0x428c0000
 8002de0:	20000078 	.word	0x20000078
 8002de4:	2000015c 	.word	0x2000015c

08002de8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002de8:	b480      	push	{r7}
 8002dea:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002dec:	b672      	cpsid	i
}
 8002dee:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002df0:	bf00      	nop
 8002df2:	e7fd      	b.n	8002df0 <Error_Handler+0x8>

08002df4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002df4:	b480      	push	{r7}
 8002df6:	b083      	sub	sp, #12
 8002df8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002dfa:	2300      	movs	r3, #0
 8002dfc:	607b      	str	r3, [r7, #4]
 8002dfe:	4b10      	ldr	r3, [pc, #64]	@ (8002e40 <HAL_MspInit+0x4c>)
 8002e00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e02:	4a0f      	ldr	r2, [pc, #60]	@ (8002e40 <HAL_MspInit+0x4c>)
 8002e04:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002e08:	6453      	str	r3, [r2, #68]	@ 0x44
 8002e0a:	4b0d      	ldr	r3, [pc, #52]	@ (8002e40 <HAL_MspInit+0x4c>)
 8002e0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e0e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002e12:	607b      	str	r3, [r7, #4]
 8002e14:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002e16:	2300      	movs	r3, #0
 8002e18:	603b      	str	r3, [r7, #0]
 8002e1a:	4b09      	ldr	r3, [pc, #36]	@ (8002e40 <HAL_MspInit+0x4c>)
 8002e1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e1e:	4a08      	ldr	r2, [pc, #32]	@ (8002e40 <HAL_MspInit+0x4c>)
 8002e20:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002e24:	6413      	str	r3, [r2, #64]	@ 0x40
 8002e26:	4b06      	ldr	r3, [pc, #24]	@ (8002e40 <HAL_MspInit+0x4c>)
 8002e28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e2a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e2e:	603b      	str	r3, [r7, #0]
 8002e30:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002e32:	bf00      	nop
 8002e34:	370c      	adds	r7, #12
 8002e36:	46bd      	mov	sp, r7
 8002e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e3c:	4770      	bx	lr
 8002e3e:	bf00      	nop
 8002e40:	40023800 	.word	0x40023800

08002e44 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002e44:	b580      	push	{r7, lr}
 8002e46:	b08c      	sub	sp, #48	@ 0x30
 8002e48:	af00      	add	r7, sp, #0
 8002e4a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e4c:	f107 031c 	add.w	r3, r7, #28
 8002e50:	2200      	movs	r2, #0
 8002e52:	601a      	str	r2, [r3, #0]
 8002e54:	605a      	str	r2, [r3, #4]
 8002e56:	609a      	str	r2, [r3, #8]
 8002e58:	60da      	str	r2, [r3, #12]
 8002e5a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	4a49      	ldr	r2, [pc, #292]	@ (8002f88 <HAL_I2C_MspInit+0x144>)
 8002e62:	4293      	cmp	r3, r2
 8002e64:	d12c      	bne.n	8002ec0 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e66:	2300      	movs	r3, #0
 8002e68:	61bb      	str	r3, [r7, #24]
 8002e6a:	4b48      	ldr	r3, [pc, #288]	@ (8002f8c <HAL_I2C_MspInit+0x148>)
 8002e6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e6e:	4a47      	ldr	r2, [pc, #284]	@ (8002f8c <HAL_I2C_MspInit+0x148>)
 8002e70:	f043 0302 	orr.w	r3, r3, #2
 8002e74:	6313      	str	r3, [r2, #48]	@ 0x30
 8002e76:	4b45      	ldr	r3, [pc, #276]	@ (8002f8c <HAL_I2C_MspInit+0x148>)
 8002e78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e7a:	f003 0302 	and.w	r3, r3, #2
 8002e7e:	61bb      	str	r3, [r7, #24]
 8002e80:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002e82:	23c0      	movs	r3, #192	@ 0xc0
 8002e84:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002e86:	2312      	movs	r3, #18
 8002e88:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e8a:	2300      	movs	r3, #0
 8002e8c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e8e:	2303      	movs	r3, #3
 8002e90:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002e92:	2304      	movs	r3, #4
 8002e94:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e96:	f107 031c 	add.w	r3, r7, #28
 8002e9a:	4619      	mov	r1, r3
 8002e9c:	483c      	ldr	r0, [pc, #240]	@ (8002f90 <HAL_I2C_MspInit+0x14c>)
 8002e9e:	f001 f9d5 	bl	800424c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002ea2:	2300      	movs	r3, #0
 8002ea4:	617b      	str	r3, [r7, #20]
 8002ea6:	4b39      	ldr	r3, [pc, #228]	@ (8002f8c <HAL_I2C_MspInit+0x148>)
 8002ea8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002eaa:	4a38      	ldr	r2, [pc, #224]	@ (8002f8c <HAL_I2C_MspInit+0x148>)
 8002eac:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002eb0:	6413      	str	r3, [r2, #64]	@ 0x40
 8002eb2:	4b36      	ldr	r3, [pc, #216]	@ (8002f8c <HAL_I2C_MspInit+0x148>)
 8002eb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002eb6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002eba:	617b      	str	r3, [r7, #20]
 8002ebc:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8002ebe:	e05f      	b.n	8002f80 <HAL_I2C_MspInit+0x13c>
  else if(hi2c->Instance==I2C2)
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	4a33      	ldr	r2, [pc, #204]	@ (8002f94 <HAL_I2C_MspInit+0x150>)
 8002ec6:	4293      	cmp	r3, r2
 8002ec8:	d15a      	bne.n	8002f80 <HAL_I2C_MspInit+0x13c>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002eca:	2300      	movs	r3, #0
 8002ecc:	613b      	str	r3, [r7, #16]
 8002ece:	4b2f      	ldr	r3, [pc, #188]	@ (8002f8c <HAL_I2C_MspInit+0x148>)
 8002ed0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ed2:	4a2e      	ldr	r2, [pc, #184]	@ (8002f8c <HAL_I2C_MspInit+0x148>)
 8002ed4:	f043 0302 	orr.w	r3, r3, #2
 8002ed8:	6313      	str	r3, [r2, #48]	@ 0x30
 8002eda:	4b2c      	ldr	r3, [pc, #176]	@ (8002f8c <HAL_I2C_MspInit+0x148>)
 8002edc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ede:	f003 0302 	and.w	r3, r3, #2
 8002ee2:	613b      	str	r3, [r7, #16]
 8002ee4:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8002ee6:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8002eea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002eec:	2312      	movs	r3, #18
 8002eee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ef0:	2300      	movs	r3, #0
 8002ef2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ef4:	2303      	movs	r3, #3
 8002ef6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8002ef8:	2304      	movs	r3, #4
 8002efa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002efc:	f107 031c 	add.w	r3, r7, #28
 8002f00:	4619      	mov	r1, r3
 8002f02:	4823      	ldr	r0, [pc, #140]	@ (8002f90 <HAL_I2C_MspInit+0x14c>)
 8002f04:	f001 f9a2 	bl	800424c <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8002f08:	2300      	movs	r3, #0
 8002f0a:	60fb      	str	r3, [r7, #12]
 8002f0c:	4b1f      	ldr	r3, [pc, #124]	@ (8002f8c <HAL_I2C_MspInit+0x148>)
 8002f0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f10:	4a1e      	ldr	r2, [pc, #120]	@ (8002f8c <HAL_I2C_MspInit+0x148>)
 8002f12:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002f16:	6413      	str	r3, [r2, #64]	@ 0x40
 8002f18:	4b1c      	ldr	r3, [pc, #112]	@ (8002f8c <HAL_I2C_MspInit+0x148>)
 8002f1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f1c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002f20:	60fb      	str	r3, [r7, #12]
 8002f22:	68fb      	ldr	r3, [r7, #12]
    hdma_i2c2_rx.Instance = DMA1_Stream2;
 8002f24:	4b1c      	ldr	r3, [pc, #112]	@ (8002f98 <HAL_I2C_MspInit+0x154>)
 8002f26:	4a1d      	ldr	r2, [pc, #116]	@ (8002f9c <HAL_I2C_MspInit+0x158>)
 8002f28:	601a      	str	r2, [r3, #0]
    hdma_i2c2_rx.Init.Channel = DMA_CHANNEL_7;
 8002f2a:	4b1b      	ldr	r3, [pc, #108]	@ (8002f98 <HAL_I2C_MspInit+0x154>)
 8002f2c:	f04f 6260 	mov.w	r2, #234881024	@ 0xe000000
 8002f30:	605a      	str	r2, [r3, #4]
    hdma_i2c2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002f32:	4b19      	ldr	r3, [pc, #100]	@ (8002f98 <HAL_I2C_MspInit+0x154>)
 8002f34:	2200      	movs	r2, #0
 8002f36:	609a      	str	r2, [r3, #8]
    hdma_i2c2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002f38:	4b17      	ldr	r3, [pc, #92]	@ (8002f98 <HAL_I2C_MspInit+0x154>)
 8002f3a:	2200      	movs	r2, #0
 8002f3c:	60da      	str	r2, [r3, #12]
    hdma_i2c2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002f3e:	4b16      	ldr	r3, [pc, #88]	@ (8002f98 <HAL_I2C_MspInit+0x154>)
 8002f40:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002f44:	611a      	str	r2, [r3, #16]
    hdma_i2c2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002f46:	4b14      	ldr	r3, [pc, #80]	@ (8002f98 <HAL_I2C_MspInit+0x154>)
 8002f48:	2200      	movs	r2, #0
 8002f4a:	615a      	str	r2, [r3, #20]
    hdma_i2c2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002f4c:	4b12      	ldr	r3, [pc, #72]	@ (8002f98 <HAL_I2C_MspInit+0x154>)
 8002f4e:	2200      	movs	r2, #0
 8002f50:	619a      	str	r2, [r3, #24]
    hdma_i2c2_rx.Init.Mode = DMA_NORMAL;
 8002f52:	4b11      	ldr	r3, [pc, #68]	@ (8002f98 <HAL_I2C_MspInit+0x154>)
 8002f54:	2200      	movs	r2, #0
 8002f56:	61da      	str	r2, [r3, #28]
    hdma_i2c2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002f58:	4b0f      	ldr	r3, [pc, #60]	@ (8002f98 <HAL_I2C_MspInit+0x154>)
 8002f5a:	2200      	movs	r2, #0
 8002f5c:	621a      	str	r2, [r3, #32]
    hdma_i2c2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002f5e:	4b0e      	ldr	r3, [pc, #56]	@ (8002f98 <HAL_I2C_MspInit+0x154>)
 8002f60:	2200      	movs	r2, #0
 8002f62:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_i2c2_rx) != HAL_OK)
 8002f64:	480c      	ldr	r0, [pc, #48]	@ (8002f98 <HAL_I2C_MspInit+0x154>)
 8002f66:	f000 fd05 	bl	8003974 <HAL_DMA_Init>
 8002f6a:	4603      	mov	r3, r0
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d001      	beq.n	8002f74 <HAL_I2C_MspInit+0x130>
      Error_Handler();
 8002f70:	f7ff ff3a 	bl	8002de8 <Error_Handler>
    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c2_rx);
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	4a08      	ldr	r2, [pc, #32]	@ (8002f98 <HAL_I2C_MspInit+0x154>)
 8002f78:	639a      	str	r2, [r3, #56]	@ 0x38
 8002f7a:	4a07      	ldr	r2, [pc, #28]	@ (8002f98 <HAL_I2C_MspInit+0x154>)
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8002f80:	bf00      	nop
 8002f82:	3730      	adds	r7, #48	@ 0x30
 8002f84:	46bd      	mov	sp, r7
 8002f86:	bd80      	pop	{r7, pc}
 8002f88:	40005400 	.word	0x40005400
 8002f8c:	40023800 	.word	0x40023800
 8002f90:	40020400 	.word	0x40020400
 8002f94:	40005800 	.word	0x40005800
 8002f98:	200002fc 	.word	0x200002fc
 8002f9c:	40026040 	.word	0x40026040

08002fa0 <HAL_I2C_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 8002fa0:	b580      	push	{r7, lr}
 8002fa2:	b082      	sub	sp, #8
 8002fa4:	af00      	add	r7, sp, #0
 8002fa6:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C1)
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	4a17      	ldr	r2, [pc, #92]	@ (800300c <HAL_I2C_MspDeInit+0x6c>)
 8002fae:	4293      	cmp	r3, r2
 8002fb0:	d10e      	bne.n	8002fd0 <HAL_I2C_MspDeInit+0x30>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 8002fb2:	4b17      	ldr	r3, [pc, #92]	@ (8003010 <HAL_I2C_MspDeInit+0x70>)
 8002fb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fb6:	4a16      	ldr	r2, [pc, #88]	@ (8003010 <HAL_I2C_MspDeInit+0x70>)
 8002fb8:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8002fbc:	6413      	str	r3, [r2, #64]	@ 0x40

    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6);
 8002fbe:	2140      	movs	r1, #64	@ 0x40
 8002fc0:	4814      	ldr	r0, [pc, #80]	@ (8003014 <HAL_I2C_MspDeInit+0x74>)
 8002fc2:	f001 fadf 	bl	8004584 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_7);
 8002fc6:	2180      	movs	r1, #128	@ 0x80
 8002fc8:	4812      	ldr	r0, [pc, #72]	@ (8003014 <HAL_I2C_MspDeInit+0x74>)
 8002fca:	f001 fadb 	bl	8004584 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN I2C2_MspDeInit 1 */

  /* USER CODE END I2C2_MspDeInit 1 */
  }

}
 8002fce:	e019      	b.n	8003004 <HAL_I2C_MspDeInit+0x64>
  else if(hi2c->Instance==I2C2)
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	4a10      	ldr	r2, [pc, #64]	@ (8003018 <HAL_I2C_MspDeInit+0x78>)
 8002fd6:	4293      	cmp	r3, r2
 8002fd8:	d114      	bne.n	8003004 <HAL_I2C_MspDeInit+0x64>
    __HAL_RCC_I2C2_CLK_DISABLE();
 8002fda:	4b0d      	ldr	r3, [pc, #52]	@ (8003010 <HAL_I2C_MspDeInit+0x70>)
 8002fdc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fde:	4a0c      	ldr	r2, [pc, #48]	@ (8003010 <HAL_I2C_MspDeInit+0x70>)
 8002fe0:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8002fe4:	6413      	str	r3, [r2, #64]	@ 0x40
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_10);
 8002fe6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002fea:	480a      	ldr	r0, [pc, #40]	@ (8003014 <HAL_I2C_MspDeInit+0x74>)
 8002fec:	f001 faca 	bl	8004584 <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_11);
 8002ff0:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002ff4:	4807      	ldr	r0, [pc, #28]	@ (8003014 <HAL_I2C_MspDeInit+0x74>)
 8002ff6:	f001 fac5 	bl	8004584 <HAL_GPIO_DeInit>
    HAL_DMA_DeInit(hi2c->hdmarx);
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ffe:	4618      	mov	r0, r3
 8003000:	f000 fd66 	bl	8003ad0 <HAL_DMA_DeInit>
}
 8003004:	bf00      	nop
 8003006:	3708      	adds	r7, #8
 8003008:	46bd      	mov	sp, r7
 800300a:	bd80      	pop	{r7, pc}
 800300c:	40005400 	.word	0x40005400
 8003010:	40023800 	.word	0x40023800
 8003014:	40020400 	.word	0x40020400
 8003018:	40005800 	.word	0x40005800

0800301c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800301c:	b580      	push	{r7, lr}
 800301e:	b08a      	sub	sp, #40	@ 0x28
 8003020:	af00      	add	r7, sp, #0
 8003022:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	4a4e      	ldr	r2, [pc, #312]	@ (8003164 <HAL_TIM_Base_MspInit+0x148>)
 800302a:	4293      	cmp	r3, r2
 800302c:	d10e      	bne.n	800304c <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800302e:	2300      	movs	r3, #0
 8003030:	627b      	str	r3, [r7, #36]	@ 0x24
 8003032:	4b4d      	ldr	r3, [pc, #308]	@ (8003168 <HAL_TIM_Base_MspInit+0x14c>)
 8003034:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003036:	4a4c      	ldr	r2, [pc, #304]	@ (8003168 <HAL_TIM_Base_MspInit+0x14c>)
 8003038:	f043 0301 	orr.w	r3, r3, #1
 800303c:	6453      	str	r3, [r2, #68]	@ 0x44
 800303e:	4b4a      	ldr	r3, [pc, #296]	@ (8003168 <HAL_TIM_Base_MspInit+0x14c>)
 8003040:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003042:	f003 0301 	and.w	r3, r3, #1
 8003046:	627b      	str	r3, [r7, #36]	@ 0x24
 8003048:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
  /* USER CODE BEGIN TIM9_MspInit 1 */

  /* USER CODE END TIM9_MspInit 1 */
  }

}
 800304a:	e086      	b.n	800315a <HAL_TIM_Base_MspInit+0x13e>
  else if(htim_base->Instance==TIM2)
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003054:	d10e      	bne.n	8003074 <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003056:	2300      	movs	r3, #0
 8003058:	623b      	str	r3, [r7, #32]
 800305a:	4b43      	ldr	r3, [pc, #268]	@ (8003168 <HAL_TIM_Base_MspInit+0x14c>)
 800305c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800305e:	4a42      	ldr	r2, [pc, #264]	@ (8003168 <HAL_TIM_Base_MspInit+0x14c>)
 8003060:	f043 0301 	orr.w	r3, r3, #1
 8003064:	6413      	str	r3, [r2, #64]	@ 0x40
 8003066:	4b40      	ldr	r3, [pc, #256]	@ (8003168 <HAL_TIM_Base_MspInit+0x14c>)
 8003068:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800306a:	f003 0301 	and.w	r3, r3, #1
 800306e:	623b      	str	r3, [r7, #32]
 8003070:	6a3b      	ldr	r3, [r7, #32]
}
 8003072:	e072      	b.n	800315a <HAL_TIM_Base_MspInit+0x13e>
  else if(htim_base->Instance==TIM3)
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	4a3c      	ldr	r2, [pc, #240]	@ (800316c <HAL_TIM_Base_MspInit+0x150>)
 800307a:	4293      	cmp	r3, r2
 800307c:	d10e      	bne.n	800309c <HAL_TIM_Base_MspInit+0x80>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800307e:	2300      	movs	r3, #0
 8003080:	61fb      	str	r3, [r7, #28]
 8003082:	4b39      	ldr	r3, [pc, #228]	@ (8003168 <HAL_TIM_Base_MspInit+0x14c>)
 8003084:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003086:	4a38      	ldr	r2, [pc, #224]	@ (8003168 <HAL_TIM_Base_MspInit+0x14c>)
 8003088:	f043 0302 	orr.w	r3, r3, #2
 800308c:	6413      	str	r3, [r2, #64]	@ 0x40
 800308e:	4b36      	ldr	r3, [pc, #216]	@ (8003168 <HAL_TIM_Base_MspInit+0x14c>)
 8003090:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003092:	f003 0302 	and.w	r3, r3, #2
 8003096:	61fb      	str	r3, [r7, #28]
 8003098:	69fb      	ldr	r3, [r7, #28]
}
 800309a:	e05e      	b.n	800315a <HAL_TIM_Base_MspInit+0x13e>
  else if(htim_base->Instance==TIM4)
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	4a33      	ldr	r2, [pc, #204]	@ (8003170 <HAL_TIM_Base_MspInit+0x154>)
 80030a2:	4293      	cmp	r3, r2
 80030a4:	d116      	bne.n	80030d4 <HAL_TIM_Base_MspInit+0xb8>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80030a6:	2300      	movs	r3, #0
 80030a8:	61bb      	str	r3, [r7, #24]
 80030aa:	4b2f      	ldr	r3, [pc, #188]	@ (8003168 <HAL_TIM_Base_MspInit+0x14c>)
 80030ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030ae:	4a2e      	ldr	r2, [pc, #184]	@ (8003168 <HAL_TIM_Base_MspInit+0x14c>)
 80030b0:	f043 0304 	orr.w	r3, r3, #4
 80030b4:	6413      	str	r3, [r2, #64]	@ 0x40
 80030b6:	4b2c      	ldr	r3, [pc, #176]	@ (8003168 <HAL_TIM_Base_MspInit+0x14c>)
 80030b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030ba:	f003 0304 	and.w	r3, r3, #4
 80030be:	61bb      	str	r3, [r7, #24]
 80030c0:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_SetPriority(TIM4_IRQn, 1, 0);
 80030c2:	2200      	movs	r2, #0
 80030c4:	2101      	movs	r1, #1
 80030c6:	201e      	movs	r0, #30
 80030c8:	f000 fc1d 	bl	8003906 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80030cc:	201e      	movs	r0, #30
 80030ce:	f000 fc36 	bl	800393e <HAL_NVIC_EnableIRQ>
}
 80030d2:	e042      	b.n	800315a <HAL_TIM_Base_MspInit+0x13e>
  else if(htim_base->Instance==TIM5)
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	4a26      	ldr	r2, [pc, #152]	@ (8003174 <HAL_TIM_Base_MspInit+0x158>)
 80030da:	4293      	cmp	r3, r2
 80030dc:	d10e      	bne.n	80030fc <HAL_TIM_Base_MspInit+0xe0>
    __HAL_RCC_TIM5_CLK_ENABLE();
 80030de:	2300      	movs	r3, #0
 80030e0:	617b      	str	r3, [r7, #20]
 80030e2:	4b21      	ldr	r3, [pc, #132]	@ (8003168 <HAL_TIM_Base_MspInit+0x14c>)
 80030e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030e6:	4a20      	ldr	r2, [pc, #128]	@ (8003168 <HAL_TIM_Base_MspInit+0x14c>)
 80030e8:	f043 0308 	orr.w	r3, r3, #8
 80030ec:	6413      	str	r3, [r2, #64]	@ 0x40
 80030ee:	4b1e      	ldr	r3, [pc, #120]	@ (8003168 <HAL_TIM_Base_MspInit+0x14c>)
 80030f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030f2:	f003 0308 	and.w	r3, r3, #8
 80030f6:	617b      	str	r3, [r7, #20]
 80030f8:	697b      	ldr	r3, [r7, #20]
}
 80030fa:	e02e      	b.n	800315a <HAL_TIM_Base_MspInit+0x13e>
  else if(htim_base->Instance==TIM8)
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	4a1d      	ldr	r2, [pc, #116]	@ (8003178 <HAL_TIM_Base_MspInit+0x15c>)
 8003102:	4293      	cmp	r3, r2
 8003104:	d116      	bne.n	8003134 <HAL_TIM_Base_MspInit+0x118>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8003106:	2300      	movs	r3, #0
 8003108:	613b      	str	r3, [r7, #16]
 800310a:	4b17      	ldr	r3, [pc, #92]	@ (8003168 <HAL_TIM_Base_MspInit+0x14c>)
 800310c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800310e:	4a16      	ldr	r2, [pc, #88]	@ (8003168 <HAL_TIM_Base_MspInit+0x14c>)
 8003110:	f043 0302 	orr.w	r3, r3, #2
 8003114:	6453      	str	r3, [r2, #68]	@ 0x44
 8003116:	4b14      	ldr	r3, [pc, #80]	@ (8003168 <HAL_TIM_Base_MspInit+0x14c>)
 8003118:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800311a:	f003 0302 	and.w	r3, r3, #2
 800311e:	613b      	str	r3, [r7, #16]
 8003120:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM8_CC_IRQn, 0, 0);
 8003122:	2200      	movs	r2, #0
 8003124:	2100      	movs	r1, #0
 8003126:	202e      	movs	r0, #46	@ 0x2e
 8003128:	f000 fbed 	bl	8003906 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_CC_IRQn);
 800312c:	202e      	movs	r0, #46	@ 0x2e
 800312e:	f000 fc06 	bl	800393e <HAL_NVIC_EnableIRQ>
}
 8003132:	e012      	b.n	800315a <HAL_TIM_Base_MspInit+0x13e>
  else if(htim_base->Instance==TIM9)
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	4a10      	ldr	r2, [pc, #64]	@ (800317c <HAL_TIM_Base_MspInit+0x160>)
 800313a:	4293      	cmp	r3, r2
 800313c:	d10d      	bne.n	800315a <HAL_TIM_Base_MspInit+0x13e>
    __HAL_RCC_TIM9_CLK_ENABLE();
 800313e:	2300      	movs	r3, #0
 8003140:	60fb      	str	r3, [r7, #12]
 8003142:	4b09      	ldr	r3, [pc, #36]	@ (8003168 <HAL_TIM_Base_MspInit+0x14c>)
 8003144:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003146:	4a08      	ldr	r2, [pc, #32]	@ (8003168 <HAL_TIM_Base_MspInit+0x14c>)
 8003148:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800314c:	6453      	str	r3, [r2, #68]	@ 0x44
 800314e:	4b06      	ldr	r3, [pc, #24]	@ (8003168 <HAL_TIM_Base_MspInit+0x14c>)
 8003150:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003152:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003156:	60fb      	str	r3, [r7, #12]
 8003158:	68fb      	ldr	r3, [r7, #12]
}
 800315a:	bf00      	nop
 800315c:	3728      	adds	r7, #40	@ 0x28
 800315e:	46bd      	mov	sp, r7
 8003160:	bd80      	pop	{r7, pc}
 8003162:	bf00      	nop
 8003164:	40010000 	.word	0x40010000
 8003168:	40023800 	.word	0x40023800
 800316c:	40000400 	.word	0x40000400
 8003170:	40000800 	.word	0x40000800
 8003174:	40000c00 	.word	0x40000c00
 8003178:	40010400 	.word	0x40010400
 800317c:	40014000 	.word	0x40014000

08003180 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003180:	b580      	push	{r7, lr}
 8003182:	b08a      	sub	sp, #40	@ 0x28
 8003184:	af00      	add	r7, sp, #0
 8003186:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003188:	f107 0314 	add.w	r3, r7, #20
 800318c:	2200      	movs	r2, #0
 800318e:	601a      	str	r2, [r3, #0]
 8003190:	605a      	str	r2, [r3, #4]
 8003192:	609a      	str	r2, [r3, #8]
 8003194:	60da      	str	r2, [r3, #12]
 8003196:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	4a24      	ldr	r2, [pc, #144]	@ (8003230 <HAL_TIM_MspPostInit+0xb0>)
 800319e:	4293      	cmp	r3, r2
 80031a0:	d11f      	bne.n	80031e2 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80031a2:	2300      	movs	r3, #0
 80031a4:	613b      	str	r3, [r7, #16]
 80031a6:	4b23      	ldr	r3, [pc, #140]	@ (8003234 <HAL_TIM_MspPostInit+0xb4>)
 80031a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031aa:	4a22      	ldr	r2, [pc, #136]	@ (8003234 <HAL_TIM_MspPostInit+0xb4>)
 80031ac:	f043 0310 	orr.w	r3, r3, #16
 80031b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80031b2:	4b20      	ldr	r3, [pc, #128]	@ (8003234 <HAL_TIM_MspPostInit+0xb4>)
 80031b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031b6:	f003 0310 	and.w	r3, r3, #16
 80031ba:	613b      	str	r3, [r7, #16]
 80031bc:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PE11     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80031be:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80031c2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80031c4:	2302      	movs	r3, #2
 80031c6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031c8:	2300      	movs	r3, #0
 80031ca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80031cc:	2300      	movs	r3, #0
 80031ce:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80031d0:	2301      	movs	r3, #1
 80031d2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80031d4:	f107 0314 	add.w	r3, r7, #20
 80031d8:	4619      	mov	r1, r3
 80031da:	4817      	ldr	r0, [pc, #92]	@ (8003238 <HAL_TIM_MspPostInit+0xb8>)
 80031dc:	f001 f836 	bl	800424c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80031e0:	e022      	b.n	8003228 <HAL_TIM_MspPostInit+0xa8>
  else if(htim->Instance==TIM3)
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	4a15      	ldr	r2, [pc, #84]	@ (800323c <HAL_TIM_MspPostInit+0xbc>)
 80031e8:	4293      	cmp	r3, r2
 80031ea:	d11d      	bne.n	8003228 <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80031ec:	2300      	movs	r3, #0
 80031ee:	60fb      	str	r3, [r7, #12]
 80031f0:	4b10      	ldr	r3, [pc, #64]	@ (8003234 <HAL_TIM_MspPostInit+0xb4>)
 80031f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031f4:	4a0f      	ldr	r2, [pc, #60]	@ (8003234 <HAL_TIM_MspPostInit+0xb4>)
 80031f6:	f043 0302 	orr.w	r3, r3, #2
 80031fa:	6313      	str	r3, [r2, #48]	@ 0x30
 80031fc:	4b0d      	ldr	r3, [pc, #52]	@ (8003234 <HAL_TIM_MspPostInit+0xb4>)
 80031fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003200:	f003 0302 	and.w	r3, r3, #2
 8003204:	60fb      	str	r3, [r7, #12]
 8003206:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_4|GPIO_PIN_5;
 8003208:	2331      	movs	r3, #49	@ 0x31
 800320a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800320c:	2302      	movs	r3, #2
 800320e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003210:	2300      	movs	r3, #0
 8003212:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003214:	2300      	movs	r3, #0
 8003216:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003218:	2302      	movs	r3, #2
 800321a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800321c:	f107 0314 	add.w	r3, r7, #20
 8003220:	4619      	mov	r1, r3
 8003222:	4807      	ldr	r0, [pc, #28]	@ (8003240 <HAL_TIM_MspPostInit+0xc0>)
 8003224:	f001 f812 	bl	800424c <HAL_GPIO_Init>
}
 8003228:	bf00      	nop
 800322a:	3728      	adds	r7, #40	@ 0x28
 800322c:	46bd      	mov	sp, r7
 800322e:	bd80      	pop	{r7, pc}
 8003230:	40010000 	.word	0x40010000
 8003234:	40023800 	.word	0x40023800
 8003238:	40021000 	.word	0x40021000
 800323c:	40000400 	.word	0x40000400
 8003240:	40020400 	.word	0x40020400

08003244 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003244:	b580      	push	{r7, lr}
 8003246:	b08e      	sub	sp, #56	@ 0x38
 8003248:	af00      	add	r7, sp, #0
 800324a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800324c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003250:	2200      	movs	r2, #0
 8003252:	601a      	str	r2, [r3, #0]
 8003254:	605a      	str	r2, [r3, #4]
 8003256:	609a      	str	r2, [r3, #8]
 8003258:	60da      	str	r2, [r3, #12]
 800325a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	4a90      	ldr	r2, [pc, #576]	@ (80034a4 <HAL_UART_MspInit+0x260>)
 8003262:	4293      	cmp	r3, r2
 8003264:	d15b      	bne.n	800331e <HAL_UART_MspInit+0xda>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003266:	2300      	movs	r3, #0
 8003268:	623b      	str	r3, [r7, #32]
 800326a:	4b8f      	ldr	r3, [pc, #572]	@ (80034a8 <HAL_UART_MspInit+0x264>)
 800326c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800326e:	4a8e      	ldr	r2, [pc, #568]	@ (80034a8 <HAL_UART_MspInit+0x264>)
 8003270:	f043 0310 	orr.w	r3, r3, #16
 8003274:	6453      	str	r3, [r2, #68]	@ 0x44
 8003276:	4b8c      	ldr	r3, [pc, #560]	@ (80034a8 <HAL_UART_MspInit+0x264>)
 8003278:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800327a:	f003 0310 	and.w	r3, r3, #16
 800327e:	623b      	str	r3, [r7, #32]
 8003280:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003282:	2300      	movs	r3, #0
 8003284:	61fb      	str	r3, [r7, #28]
 8003286:	4b88      	ldr	r3, [pc, #544]	@ (80034a8 <HAL_UART_MspInit+0x264>)
 8003288:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800328a:	4a87      	ldr	r2, [pc, #540]	@ (80034a8 <HAL_UART_MspInit+0x264>)
 800328c:	f043 0301 	orr.w	r3, r3, #1
 8003290:	6313      	str	r3, [r2, #48]	@ 0x30
 8003292:	4b85      	ldr	r3, [pc, #532]	@ (80034a8 <HAL_UART_MspInit+0x264>)
 8003294:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003296:	f003 0301 	and.w	r3, r3, #1
 800329a:	61fb      	str	r3, [r7, #28]
 800329c:	69fb      	ldr	r3, [r7, #28]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800329e:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80032a2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80032a4:	2302      	movs	r3, #2
 80032a6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032a8:	2300      	movs	r3, #0
 80032aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80032ac:	2303      	movs	r3, #3
 80032ae:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80032b0:	2307      	movs	r3, #7
 80032b2:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80032b4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80032b8:	4619      	mov	r1, r3
 80032ba:	487c      	ldr	r0, [pc, #496]	@ (80034ac <HAL_UART_MspInit+0x268>)
 80032bc:	f000 ffc6 	bl	800424c <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 80032c0:	4b7b      	ldr	r3, [pc, #492]	@ (80034b0 <HAL_UART_MspInit+0x26c>)
 80032c2:	4a7c      	ldr	r2, [pc, #496]	@ (80034b4 <HAL_UART_MspInit+0x270>)
 80032c4:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 80032c6:	4b7a      	ldr	r3, [pc, #488]	@ (80034b0 <HAL_UART_MspInit+0x26c>)
 80032c8:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80032cc:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80032ce:	4b78      	ldr	r3, [pc, #480]	@ (80034b0 <HAL_UART_MspInit+0x26c>)
 80032d0:	2200      	movs	r2, #0
 80032d2:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80032d4:	4b76      	ldr	r3, [pc, #472]	@ (80034b0 <HAL_UART_MspInit+0x26c>)
 80032d6:	2200      	movs	r2, #0
 80032d8:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80032da:	4b75      	ldr	r3, [pc, #468]	@ (80034b0 <HAL_UART_MspInit+0x26c>)
 80032dc:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80032e0:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80032e2:	4b73      	ldr	r3, [pc, #460]	@ (80034b0 <HAL_UART_MspInit+0x26c>)
 80032e4:	2200      	movs	r2, #0
 80032e6:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80032e8:	4b71      	ldr	r3, [pc, #452]	@ (80034b0 <HAL_UART_MspInit+0x26c>)
 80032ea:	2200      	movs	r2, #0
 80032ec:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 80032ee:	4b70      	ldr	r3, [pc, #448]	@ (80034b0 <HAL_UART_MspInit+0x26c>)
 80032f0:	2200      	movs	r2, #0
 80032f2:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80032f4:	4b6e      	ldr	r3, [pc, #440]	@ (80034b0 <HAL_UART_MspInit+0x26c>)
 80032f6:	2200      	movs	r2, #0
 80032f8:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80032fa:	4b6d      	ldr	r3, [pc, #436]	@ (80034b0 <HAL_UART_MspInit+0x26c>)
 80032fc:	2200      	movs	r2, #0
 80032fe:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8003300:	486b      	ldr	r0, [pc, #428]	@ (80034b0 <HAL_UART_MspInit+0x26c>)
 8003302:	f000 fb37 	bl	8003974 <HAL_DMA_Init>
 8003306:	4603      	mov	r3, r0
 8003308:	2b00      	cmp	r3, #0
 800330a:	d001      	beq.n	8003310 <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 800330c:	f7ff fd6c 	bl	8002de8 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	4a67      	ldr	r2, [pc, #412]	@ (80034b0 <HAL_UART_MspInit+0x26c>)
 8003314:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003316:	4a66      	ldr	r2, [pc, #408]	@ (80034b0 <HAL_UART_MspInit+0x26c>)
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	6393      	str	r3, [r2, #56]	@ 0x38
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 800331c:	e0be      	b.n	800349c <HAL_UART_MspInit+0x258>
  else if(huart->Instance==USART2)
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	4a65      	ldr	r2, [pc, #404]	@ (80034b8 <HAL_UART_MspInit+0x274>)
 8003324:	4293      	cmp	r3, r2
 8003326:	d15a      	bne.n	80033de <HAL_UART_MspInit+0x19a>
    __HAL_RCC_USART2_CLK_ENABLE();
 8003328:	2300      	movs	r3, #0
 800332a:	61bb      	str	r3, [r7, #24]
 800332c:	4b5e      	ldr	r3, [pc, #376]	@ (80034a8 <HAL_UART_MspInit+0x264>)
 800332e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003330:	4a5d      	ldr	r2, [pc, #372]	@ (80034a8 <HAL_UART_MspInit+0x264>)
 8003332:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003336:	6413      	str	r3, [r2, #64]	@ 0x40
 8003338:	4b5b      	ldr	r3, [pc, #364]	@ (80034a8 <HAL_UART_MspInit+0x264>)
 800333a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800333c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003340:	61bb      	str	r3, [r7, #24]
 8003342:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003344:	2300      	movs	r3, #0
 8003346:	617b      	str	r3, [r7, #20]
 8003348:	4b57      	ldr	r3, [pc, #348]	@ (80034a8 <HAL_UART_MspInit+0x264>)
 800334a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800334c:	4a56      	ldr	r2, [pc, #344]	@ (80034a8 <HAL_UART_MspInit+0x264>)
 800334e:	f043 0301 	orr.w	r3, r3, #1
 8003352:	6313      	str	r3, [r2, #48]	@ 0x30
 8003354:	4b54      	ldr	r3, [pc, #336]	@ (80034a8 <HAL_UART_MspInit+0x264>)
 8003356:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003358:	f003 0301 	and.w	r3, r3, #1
 800335c:	617b      	str	r3, [r7, #20]
 800335e:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8003360:	230c      	movs	r3, #12
 8003362:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003364:	2302      	movs	r3, #2
 8003366:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003368:	2300      	movs	r3, #0
 800336a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800336c:	2303      	movs	r3, #3
 800336e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003370:	2307      	movs	r3, #7
 8003372:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003374:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003378:	4619      	mov	r1, r3
 800337a:	484c      	ldr	r0, [pc, #304]	@ (80034ac <HAL_UART_MspInit+0x268>)
 800337c:	f000 ff66 	bl	800424c <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8003380:	4b4e      	ldr	r3, [pc, #312]	@ (80034bc <HAL_UART_MspInit+0x278>)
 8003382:	4a4f      	ldr	r2, [pc, #316]	@ (80034c0 <HAL_UART_MspInit+0x27c>)
 8003384:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8003386:	4b4d      	ldr	r3, [pc, #308]	@ (80034bc <HAL_UART_MspInit+0x278>)
 8003388:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800338c:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800338e:	4b4b      	ldr	r3, [pc, #300]	@ (80034bc <HAL_UART_MspInit+0x278>)
 8003390:	2200      	movs	r2, #0
 8003392:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003394:	4b49      	ldr	r3, [pc, #292]	@ (80034bc <HAL_UART_MspInit+0x278>)
 8003396:	2200      	movs	r2, #0
 8003398:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800339a:	4b48      	ldr	r3, [pc, #288]	@ (80034bc <HAL_UART_MspInit+0x278>)
 800339c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80033a0:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80033a2:	4b46      	ldr	r3, [pc, #280]	@ (80034bc <HAL_UART_MspInit+0x278>)
 80033a4:	2200      	movs	r2, #0
 80033a6:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80033a8:	4b44      	ldr	r3, [pc, #272]	@ (80034bc <HAL_UART_MspInit+0x278>)
 80033aa:	2200      	movs	r2, #0
 80033ac:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 80033ae:	4b43      	ldr	r3, [pc, #268]	@ (80034bc <HAL_UART_MspInit+0x278>)
 80033b0:	2200      	movs	r2, #0
 80033b2:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80033b4:	4b41      	ldr	r3, [pc, #260]	@ (80034bc <HAL_UART_MspInit+0x278>)
 80033b6:	2200      	movs	r2, #0
 80033b8:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80033ba:	4b40      	ldr	r3, [pc, #256]	@ (80034bc <HAL_UART_MspInit+0x278>)
 80033bc:	2200      	movs	r2, #0
 80033be:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80033c0:	483e      	ldr	r0, [pc, #248]	@ (80034bc <HAL_UART_MspInit+0x278>)
 80033c2:	f000 fad7 	bl	8003974 <HAL_DMA_Init>
 80033c6:	4603      	mov	r3, r0
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d001      	beq.n	80033d0 <HAL_UART_MspInit+0x18c>
      Error_Handler();
 80033cc:	f7ff fd0c 	bl	8002de8 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	4a3a      	ldr	r2, [pc, #232]	@ (80034bc <HAL_UART_MspInit+0x278>)
 80033d4:	63da      	str	r2, [r3, #60]	@ 0x3c
 80033d6:	4a39      	ldr	r2, [pc, #228]	@ (80034bc <HAL_UART_MspInit+0x278>)
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	6393      	str	r3, [r2, #56]	@ 0x38
}
 80033dc:	e05e      	b.n	800349c <HAL_UART_MspInit+0x258>
  else if(huart->Instance==USART6)
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	4a38      	ldr	r2, [pc, #224]	@ (80034c4 <HAL_UART_MspInit+0x280>)
 80033e4:	4293      	cmp	r3, r2
 80033e6:	d159      	bne.n	800349c <HAL_UART_MspInit+0x258>
    __HAL_RCC_USART6_CLK_ENABLE();
 80033e8:	2300      	movs	r3, #0
 80033ea:	613b      	str	r3, [r7, #16]
 80033ec:	4b2e      	ldr	r3, [pc, #184]	@ (80034a8 <HAL_UART_MspInit+0x264>)
 80033ee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033f0:	4a2d      	ldr	r2, [pc, #180]	@ (80034a8 <HAL_UART_MspInit+0x264>)
 80033f2:	f043 0320 	orr.w	r3, r3, #32
 80033f6:	6453      	str	r3, [r2, #68]	@ 0x44
 80033f8:	4b2b      	ldr	r3, [pc, #172]	@ (80034a8 <HAL_UART_MspInit+0x264>)
 80033fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033fc:	f003 0320 	and.w	r3, r3, #32
 8003400:	613b      	str	r3, [r7, #16]
 8003402:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003404:	2300      	movs	r3, #0
 8003406:	60fb      	str	r3, [r7, #12]
 8003408:	4b27      	ldr	r3, [pc, #156]	@ (80034a8 <HAL_UART_MspInit+0x264>)
 800340a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800340c:	4a26      	ldr	r2, [pc, #152]	@ (80034a8 <HAL_UART_MspInit+0x264>)
 800340e:	f043 0304 	orr.w	r3, r3, #4
 8003412:	6313      	str	r3, [r2, #48]	@ 0x30
 8003414:	4b24      	ldr	r3, [pc, #144]	@ (80034a8 <HAL_UART_MspInit+0x264>)
 8003416:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003418:	f003 0304 	and.w	r3, r3, #4
 800341c:	60fb      	str	r3, [r7, #12]
 800341e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003420:	23c0      	movs	r3, #192	@ 0xc0
 8003422:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003424:	2302      	movs	r3, #2
 8003426:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003428:	2300      	movs	r3, #0
 800342a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800342c:	2303      	movs	r3, #3
 800342e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8003430:	2308      	movs	r3, #8
 8003432:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003434:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003438:	4619      	mov	r1, r3
 800343a:	4823      	ldr	r0, [pc, #140]	@ (80034c8 <HAL_UART_MspInit+0x284>)
 800343c:	f000 ff06 	bl	800424c <HAL_GPIO_Init>
    hdma_usart6_rx.Instance = DMA2_Stream1;
 8003440:	4b22      	ldr	r3, [pc, #136]	@ (80034cc <HAL_UART_MspInit+0x288>)
 8003442:	4a23      	ldr	r2, [pc, #140]	@ (80034d0 <HAL_UART_MspInit+0x28c>)
 8003444:	601a      	str	r2, [r3, #0]
    hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 8003446:	4b21      	ldr	r3, [pc, #132]	@ (80034cc <HAL_UART_MspInit+0x288>)
 8003448:	f04f 6220 	mov.w	r2, #167772160	@ 0xa000000
 800344c:	605a      	str	r2, [r3, #4]
    hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800344e:	4b1f      	ldr	r3, [pc, #124]	@ (80034cc <HAL_UART_MspInit+0x288>)
 8003450:	2200      	movs	r2, #0
 8003452:	609a      	str	r2, [r3, #8]
    hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003454:	4b1d      	ldr	r3, [pc, #116]	@ (80034cc <HAL_UART_MspInit+0x288>)
 8003456:	2200      	movs	r2, #0
 8003458:	60da      	str	r2, [r3, #12]
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 800345a:	4b1c      	ldr	r3, [pc, #112]	@ (80034cc <HAL_UART_MspInit+0x288>)
 800345c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003460:	611a      	str	r2, [r3, #16]
    hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003462:	4b1a      	ldr	r3, [pc, #104]	@ (80034cc <HAL_UART_MspInit+0x288>)
 8003464:	2200      	movs	r2, #0
 8003466:	615a      	str	r2, [r3, #20]
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003468:	4b18      	ldr	r3, [pc, #96]	@ (80034cc <HAL_UART_MspInit+0x288>)
 800346a:	2200      	movs	r2, #0
 800346c:	619a      	str	r2, [r3, #24]
    hdma_usart6_rx.Init.Mode = DMA_NORMAL;
 800346e:	4b17      	ldr	r3, [pc, #92]	@ (80034cc <HAL_UART_MspInit+0x288>)
 8003470:	2200      	movs	r2, #0
 8003472:	61da      	str	r2, [r3, #28]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003474:	4b15      	ldr	r3, [pc, #84]	@ (80034cc <HAL_UART_MspInit+0x288>)
 8003476:	2200      	movs	r2, #0
 8003478:	621a      	str	r2, [r3, #32]
    hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800347a:	4b14      	ldr	r3, [pc, #80]	@ (80034cc <HAL_UART_MspInit+0x288>)
 800347c:	2200      	movs	r2, #0
 800347e:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 8003480:	4812      	ldr	r0, [pc, #72]	@ (80034cc <HAL_UART_MspInit+0x288>)
 8003482:	f000 fa77 	bl	8003974 <HAL_DMA_Init>
 8003486:	4603      	mov	r3, r0
 8003488:	2b00      	cmp	r3, #0
 800348a:	d001      	beq.n	8003490 <HAL_UART_MspInit+0x24c>
      Error_Handler();
 800348c:	f7ff fcac 	bl	8002de8 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart6_rx);
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	4a0e      	ldr	r2, [pc, #56]	@ (80034cc <HAL_UART_MspInit+0x288>)
 8003494:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003496:	4a0d      	ldr	r2, [pc, #52]	@ (80034cc <HAL_UART_MspInit+0x288>)
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	6393      	str	r3, [r2, #56]	@ 0x38
}
 800349c:	bf00      	nop
 800349e:	3738      	adds	r7, #56	@ 0x38
 80034a0:	46bd      	mov	sp, r7
 80034a2:	bd80      	pop	{r7, pc}
 80034a4:	40011000 	.word	0x40011000
 80034a8:	40023800 	.word	0x40023800
 80034ac:	40020000 	.word	0x40020000
 80034b0:	2000062c 	.word	0x2000062c
 80034b4:	40026440 	.word	0x40026440
 80034b8:	40004400 	.word	0x40004400
 80034bc:	2000068c 	.word	0x2000068c
 80034c0:	40026088 	.word	0x40026088
 80034c4:	40011400 	.word	0x40011400
 80034c8:	40020800 	.word	0x40020800
 80034cc:	200006ec 	.word	0x200006ec
 80034d0:	40026428 	.word	0x40026428

080034d4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80034d4:	b480      	push	{r7}
 80034d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80034d8:	bf00      	nop
 80034da:	e7fd      	b.n	80034d8 <NMI_Handler+0x4>

080034dc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80034dc:	b480      	push	{r7}
 80034de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80034e0:	bf00      	nop
 80034e2:	e7fd      	b.n	80034e0 <HardFault_Handler+0x4>

080034e4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80034e4:	b480      	push	{r7}
 80034e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80034e8:	bf00      	nop
 80034ea:	e7fd      	b.n	80034e8 <MemManage_Handler+0x4>

080034ec <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80034ec:	b480      	push	{r7}
 80034ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80034f0:	bf00      	nop
 80034f2:	e7fd      	b.n	80034f0 <BusFault_Handler+0x4>

080034f4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80034f4:	b480      	push	{r7}
 80034f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80034f8:	bf00      	nop
 80034fa:	e7fd      	b.n	80034f8 <UsageFault_Handler+0x4>

080034fc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80034fc:	b480      	push	{r7}
 80034fe:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003500:	bf00      	nop
 8003502:	46bd      	mov	sp, r7
 8003504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003508:	4770      	bx	lr

0800350a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800350a:	b480      	push	{r7}
 800350c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800350e:	bf00      	nop
 8003510:	46bd      	mov	sp, r7
 8003512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003516:	4770      	bx	lr

08003518 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003518:	b480      	push	{r7}
 800351a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800351c:	bf00      	nop
 800351e:	46bd      	mov	sp, r7
 8003520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003524:	4770      	bx	lr

08003526 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003526:	b580      	push	{r7, lr}
 8003528:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800352a:	f000 f8cd 	bl	80036c8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800352e:	bf00      	nop
 8003530:	bd80      	pop	{r7, pc}
	...

08003534 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 8003534:	b580      	push	{r7, lr}
 8003536:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c2_rx);
 8003538:	4802      	ldr	r0, [pc, #8]	@ (8003544 <DMA1_Stream2_IRQHandler+0x10>)
 800353a:	f000 fc11 	bl	8003d60 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 800353e:	bf00      	nop
 8003540:	bd80      	pop	{r7, pc}
 8003542:	bf00      	nop
 8003544:	200002fc 	.word	0x200002fc

08003548 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8003548:	b580      	push	{r7, lr}
 800354a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 800354c:	4802      	ldr	r0, [pc, #8]	@ (8003558 <DMA1_Stream5_IRQHandler+0x10>)
 800354e:	f000 fc07 	bl	8003d60 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8003552:	bf00      	nop
 8003554:	bd80      	pop	{r7, pc}
 8003556:	bf00      	nop
 8003558:	2000068c 	.word	0x2000068c

0800355c <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 800355c:	b580      	push	{r7, lr}
 800355e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8003560:	4802      	ldr	r0, [pc, #8]	@ (800356c <TIM4_IRQHandler+0x10>)
 8003562:	f003 fe85 	bl	8007270 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8003566:	bf00      	nop
 8003568:	bd80      	pop	{r7, pc}
 800356a:	bf00      	nop
 800356c:	20000434 	.word	0x20000434

08003570 <TIM8_CC_IRQHandler>:

/**
  * @brief This function handles TIM8 capture compare interrupt.
  */
void TIM8_CC_IRQHandler(void)
{
 8003570:	b580      	push	{r7, lr}
 8003572:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_CC_IRQn 0 */

  /* USER CODE END TIM8_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8003574:	4802      	ldr	r0, [pc, #8]	@ (8003580 <TIM8_CC_IRQHandler+0x10>)
 8003576:	f003 fe7b 	bl	8007270 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_CC_IRQn 1 */

  /* USER CODE END TIM8_CC_IRQn 1 */
}
 800357a:	bf00      	nop
 800357c:	bd80      	pop	{r7, pc}
 800357e:	bf00      	nop
 8003580:	200004c4 	.word	0x200004c4

08003584 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 8003584:	b580      	push	{r7, lr}
 8003586:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 8003588:	4802      	ldr	r0, [pc, #8]	@ (8003594 <DMA2_Stream1_IRQHandler+0x10>)
 800358a:	f000 fbe9 	bl	8003d60 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 800358e:	bf00      	nop
 8003590:	bd80      	pop	{r7, pc}
 8003592:	bf00      	nop
 8003594:	200006ec 	.word	0x200006ec

08003598 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8003598:	b580      	push	{r7, lr}
 800359a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 800359c:	4802      	ldr	r0, [pc, #8]	@ (80035a8 <DMA2_Stream2_IRQHandler+0x10>)
 800359e:	f000 fbdf 	bl	8003d60 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 80035a2:	bf00      	nop
 80035a4:	bd80      	pop	{r7, pc}
 80035a6:	bf00      	nop
 80035a8:	2000062c 	.word	0x2000062c

080035ac <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80035ac:	b480      	push	{r7}
 80035ae:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80035b0:	4b06      	ldr	r3, [pc, #24]	@ (80035cc <SystemInit+0x20>)
 80035b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80035b6:	4a05      	ldr	r2, [pc, #20]	@ (80035cc <SystemInit+0x20>)
 80035b8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80035bc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80035c0:	bf00      	nop
 80035c2:	46bd      	mov	sp, r7
 80035c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c8:	4770      	bx	lr
 80035ca:	bf00      	nop
 80035cc:	e000ed00 	.word	0xe000ed00

080035d0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80035d0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003608 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80035d4:	f7ff ffea 	bl	80035ac <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80035d8:	480c      	ldr	r0, [pc, #48]	@ (800360c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80035da:	490d      	ldr	r1, [pc, #52]	@ (8003610 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80035dc:	4a0d      	ldr	r2, [pc, #52]	@ (8003614 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80035de:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80035e0:	e002      	b.n	80035e8 <LoopCopyDataInit>

080035e2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80035e2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80035e4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80035e6:	3304      	adds	r3, #4

080035e8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80035e8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80035ea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80035ec:	d3f9      	bcc.n	80035e2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80035ee:	4a0a      	ldr	r2, [pc, #40]	@ (8003618 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80035f0:	4c0a      	ldr	r4, [pc, #40]	@ (800361c <LoopFillZerobss+0x22>)
  movs r3, #0
 80035f2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80035f4:	e001      	b.n	80035fa <LoopFillZerobss>

080035f6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80035f6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80035f8:	3204      	adds	r2, #4

080035fa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80035fa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80035fc:	d3fb      	bcc.n	80035f6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80035fe:	f005 fc5f 	bl	8008ec0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003602:	f7fe f88d 	bl	8001720 <main>
  bx  lr    
 8003606:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8003608:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800360c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003610:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8003614:	080092cc 	.word	0x080092cc
  ldr r2, =_sbss
 8003618:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 800361c:	20000888 	.word	0x20000888

08003620 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003620:	e7fe      	b.n	8003620 <ADC_IRQHandler>
	...

08003624 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003624:	b580      	push	{r7, lr}
 8003626:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003628:	4b0e      	ldr	r3, [pc, #56]	@ (8003664 <HAL_Init+0x40>)
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	4a0d      	ldr	r2, [pc, #52]	@ (8003664 <HAL_Init+0x40>)
 800362e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003632:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003634:	4b0b      	ldr	r3, [pc, #44]	@ (8003664 <HAL_Init+0x40>)
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	4a0a      	ldr	r2, [pc, #40]	@ (8003664 <HAL_Init+0x40>)
 800363a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800363e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003640:	4b08      	ldr	r3, [pc, #32]	@ (8003664 <HAL_Init+0x40>)
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	4a07      	ldr	r2, [pc, #28]	@ (8003664 <HAL_Init+0x40>)
 8003646:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800364a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800364c:	2003      	movs	r0, #3
 800364e:	f000 f94f 	bl	80038f0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003652:	200f      	movs	r0, #15
 8003654:	f000 f808 	bl	8003668 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003658:	f7ff fbcc 	bl	8002df4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800365c:	2300      	movs	r3, #0
}
 800365e:	4618      	mov	r0, r3
 8003660:	bd80      	pop	{r7, pc}
 8003662:	bf00      	nop
 8003664:	40023c00 	.word	0x40023c00

08003668 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003668:	b580      	push	{r7, lr}
 800366a:	b082      	sub	sp, #8
 800366c:	af00      	add	r7, sp, #0
 800366e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003670:	4b12      	ldr	r3, [pc, #72]	@ (80036bc <HAL_InitTick+0x54>)
 8003672:	681a      	ldr	r2, [r3, #0]
 8003674:	4b12      	ldr	r3, [pc, #72]	@ (80036c0 <HAL_InitTick+0x58>)
 8003676:	781b      	ldrb	r3, [r3, #0]
 8003678:	4619      	mov	r1, r3
 800367a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800367e:	fbb3 f3f1 	udiv	r3, r3, r1
 8003682:	fbb2 f3f3 	udiv	r3, r2, r3
 8003686:	4618      	mov	r0, r3
 8003688:	f000 f967 	bl	800395a <HAL_SYSTICK_Config>
 800368c:	4603      	mov	r3, r0
 800368e:	2b00      	cmp	r3, #0
 8003690:	d001      	beq.n	8003696 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003692:	2301      	movs	r3, #1
 8003694:	e00e      	b.n	80036b4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	2b0f      	cmp	r3, #15
 800369a:	d80a      	bhi.n	80036b2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800369c:	2200      	movs	r2, #0
 800369e:	6879      	ldr	r1, [r7, #4]
 80036a0:	f04f 30ff 	mov.w	r0, #4294967295
 80036a4:	f000 f92f 	bl	8003906 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80036a8:	4a06      	ldr	r2, [pc, #24]	@ (80036c4 <HAL_InitTick+0x5c>)
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80036ae:	2300      	movs	r3, #0
 80036b0:	e000      	b.n	80036b4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80036b2:	2301      	movs	r3, #1
}
 80036b4:	4618      	mov	r0, r3
 80036b6:	3708      	adds	r7, #8
 80036b8:	46bd      	mov	sp, r7
 80036ba:	bd80      	pop	{r7, pc}
 80036bc:	20000000 	.word	0x20000000
 80036c0:	20000008 	.word	0x20000008
 80036c4:	20000004 	.word	0x20000004

080036c8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80036c8:	b480      	push	{r7}
 80036ca:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80036cc:	4b06      	ldr	r3, [pc, #24]	@ (80036e8 <HAL_IncTick+0x20>)
 80036ce:	781b      	ldrb	r3, [r3, #0]
 80036d0:	461a      	mov	r2, r3
 80036d2:	4b06      	ldr	r3, [pc, #24]	@ (80036ec <HAL_IncTick+0x24>)
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	4413      	add	r3, r2
 80036d8:	4a04      	ldr	r2, [pc, #16]	@ (80036ec <HAL_IncTick+0x24>)
 80036da:	6013      	str	r3, [r2, #0]
}
 80036dc:	bf00      	nop
 80036de:	46bd      	mov	sp, r7
 80036e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e4:	4770      	bx	lr
 80036e6:	bf00      	nop
 80036e8:	20000008 	.word	0x20000008
 80036ec:	2000074c 	.word	0x2000074c

080036f0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80036f0:	b480      	push	{r7}
 80036f2:	af00      	add	r7, sp, #0
  return uwTick;
 80036f4:	4b03      	ldr	r3, [pc, #12]	@ (8003704 <HAL_GetTick+0x14>)
 80036f6:	681b      	ldr	r3, [r3, #0]
}
 80036f8:	4618      	mov	r0, r3
 80036fa:	46bd      	mov	sp, r7
 80036fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003700:	4770      	bx	lr
 8003702:	bf00      	nop
 8003704:	2000074c 	.word	0x2000074c

08003708 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003708:	b580      	push	{r7, lr}
 800370a:	b084      	sub	sp, #16
 800370c:	af00      	add	r7, sp, #0
 800370e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003710:	f7ff ffee 	bl	80036f0 <HAL_GetTick>
 8003714:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003720:	d005      	beq.n	800372e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003722:	4b0a      	ldr	r3, [pc, #40]	@ (800374c <HAL_Delay+0x44>)
 8003724:	781b      	ldrb	r3, [r3, #0]
 8003726:	461a      	mov	r2, r3
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	4413      	add	r3, r2
 800372c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800372e:	bf00      	nop
 8003730:	f7ff ffde 	bl	80036f0 <HAL_GetTick>
 8003734:	4602      	mov	r2, r0
 8003736:	68bb      	ldr	r3, [r7, #8]
 8003738:	1ad3      	subs	r3, r2, r3
 800373a:	68fa      	ldr	r2, [r7, #12]
 800373c:	429a      	cmp	r2, r3
 800373e:	d8f7      	bhi.n	8003730 <HAL_Delay+0x28>
  {
  }
}
 8003740:	bf00      	nop
 8003742:	bf00      	nop
 8003744:	3710      	adds	r7, #16
 8003746:	46bd      	mov	sp, r7
 8003748:	bd80      	pop	{r7, pc}
 800374a:	bf00      	nop
 800374c:	20000008 	.word	0x20000008

08003750 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003750:	b480      	push	{r7}
 8003752:	b085      	sub	sp, #20
 8003754:	af00      	add	r7, sp, #0
 8003756:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	f003 0307 	and.w	r3, r3, #7
 800375e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003760:	4b0c      	ldr	r3, [pc, #48]	@ (8003794 <__NVIC_SetPriorityGrouping+0x44>)
 8003762:	68db      	ldr	r3, [r3, #12]
 8003764:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003766:	68ba      	ldr	r2, [r7, #8]
 8003768:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800376c:	4013      	ands	r3, r2
 800376e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003774:	68bb      	ldr	r3, [r7, #8]
 8003776:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003778:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800377c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003780:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003782:	4a04      	ldr	r2, [pc, #16]	@ (8003794 <__NVIC_SetPriorityGrouping+0x44>)
 8003784:	68bb      	ldr	r3, [r7, #8]
 8003786:	60d3      	str	r3, [r2, #12]
}
 8003788:	bf00      	nop
 800378a:	3714      	adds	r7, #20
 800378c:	46bd      	mov	sp, r7
 800378e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003792:	4770      	bx	lr
 8003794:	e000ed00 	.word	0xe000ed00

08003798 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003798:	b480      	push	{r7}
 800379a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800379c:	4b04      	ldr	r3, [pc, #16]	@ (80037b0 <__NVIC_GetPriorityGrouping+0x18>)
 800379e:	68db      	ldr	r3, [r3, #12]
 80037a0:	0a1b      	lsrs	r3, r3, #8
 80037a2:	f003 0307 	and.w	r3, r3, #7
}
 80037a6:	4618      	mov	r0, r3
 80037a8:	46bd      	mov	sp, r7
 80037aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ae:	4770      	bx	lr
 80037b0:	e000ed00 	.word	0xe000ed00

080037b4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80037b4:	b480      	push	{r7}
 80037b6:	b083      	sub	sp, #12
 80037b8:	af00      	add	r7, sp, #0
 80037ba:	4603      	mov	r3, r0
 80037bc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80037be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	db0b      	blt.n	80037de <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80037c6:	79fb      	ldrb	r3, [r7, #7]
 80037c8:	f003 021f 	and.w	r2, r3, #31
 80037cc:	4907      	ldr	r1, [pc, #28]	@ (80037ec <__NVIC_EnableIRQ+0x38>)
 80037ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037d2:	095b      	lsrs	r3, r3, #5
 80037d4:	2001      	movs	r0, #1
 80037d6:	fa00 f202 	lsl.w	r2, r0, r2
 80037da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80037de:	bf00      	nop
 80037e0:	370c      	adds	r7, #12
 80037e2:	46bd      	mov	sp, r7
 80037e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e8:	4770      	bx	lr
 80037ea:	bf00      	nop
 80037ec:	e000e100 	.word	0xe000e100

080037f0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80037f0:	b480      	push	{r7}
 80037f2:	b083      	sub	sp, #12
 80037f4:	af00      	add	r7, sp, #0
 80037f6:	4603      	mov	r3, r0
 80037f8:	6039      	str	r1, [r7, #0]
 80037fa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80037fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003800:	2b00      	cmp	r3, #0
 8003802:	db0a      	blt.n	800381a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003804:	683b      	ldr	r3, [r7, #0]
 8003806:	b2da      	uxtb	r2, r3
 8003808:	490c      	ldr	r1, [pc, #48]	@ (800383c <__NVIC_SetPriority+0x4c>)
 800380a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800380e:	0112      	lsls	r2, r2, #4
 8003810:	b2d2      	uxtb	r2, r2
 8003812:	440b      	add	r3, r1
 8003814:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003818:	e00a      	b.n	8003830 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800381a:	683b      	ldr	r3, [r7, #0]
 800381c:	b2da      	uxtb	r2, r3
 800381e:	4908      	ldr	r1, [pc, #32]	@ (8003840 <__NVIC_SetPriority+0x50>)
 8003820:	79fb      	ldrb	r3, [r7, #7]
 8003822:	f003 030f 	and.w	r3, r3, #15
 8003826:	3b04      	subs	r3, #4
 8003828:	0112      	lsls	r2, r2, #4
 800382a:	b2d2      	uxtb	r2, r2
 800382c:	440b      	add	r3, r1
 800382e:	761a      	strb	r2, [r3, #24]
}
 8003830:	bf00      	nop
 8003832:	370c      	adds	r7, #12
 8003834:	46bd      	mov	sp, r7
 8003836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800383a:	4770      	bx	lr
 800383c:	e000e100 	.word	0xe000e100
 8003840:	e000ed00 	.word	0xe000ed00

08003844 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003844:	b480      	push	{r7}
 8003846:	b089      	sub	sp, #36	@ 0x24
 8003848:	af00      	add	r7, sp, #0
 800384a:	60f8      	str	r0, [r7, #12]
 800384c:	60b9      	str	r1, [r7, #8]
 800384e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	f003 0307 	and.w	r3, r3, #7
 8003856:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003858:	69fb      	ldr	r3, [r7, #28]
 800385a:	f1c3 0307 	rsb	r3, r3, #7
 800385e:	2b04      	cmp	r3, #4
 8003860:	bf28      	it	cs
 8003862:	2304      	movcs	r3, #4
 8003864:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003866:	69fb      	ldr	r3, [r7, #28]
 8003868:	3304      	adds	r3, #4
 800386a:	2b06      	cmp	r3, #6
 800386c:	d902      	bls.n	8003874 <NVIC_EncodePriority+0x30>
 800386e:	69fb      	ldr	r3, [r7, #28]
 8003870:	3b03      	subs	r3, #3
 8003872:	e000      	b.n	8003876 <NVIC_EncodePriority+0x32>
 8003874:	2300      	movs	r3, #0
 8003876:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003878:	f04f 32ff 	mov.w	r2, #4294967295
 800387c:	69bb      	ldr	r3, [r7, #24]
 800387e:	fa02 f303 	lsl.w	r3, r2, r3
 8003882:	43da      	mvns	r2, r3
 8003884:	68bb      	ldr	r3, [r7, #8]
 8003886:	401a      	ands	r2, r3
 8003888:	697b      	ldr	r3, [r7, #20]
 800388a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800388c:	f04f 31ff 	mov.w	r1, #4294967295
 8003890:	697b      	ldr	r3, [r7, #20]
 8003892:	fa01 f303 	lsl.w	r3, r1, r3
 8003896:	43d9      	mvns	r1, r3
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800389c:	4313      	orrs	r3, r2
         );
}
 800389e:	4618      	mov	r0, r3
 80038a0:	3724      	adds	r7, #36	@ 0x24
 80038a2:	46bd      	mov	sp, r7
 80038a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a8:	4770      	bx	lr
	...

080038ac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80038ac:	b580      	push	{r7, lr}
 80038ae:	b082      	sub	sp, #8
 80038b0:	af00      	add	r7, sp, #0
 80038b2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	3b01      	subs	r3, #1
 80038b8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80038bc:	d301      	bcc.n	80038c2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80038be:	2301      	movs	r3, #1
 80038c0:	e00f      	b.n	80038e2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80038c2:	4a0a      	ldr	r2, [pc, #40]	@ (80038ec <SysTick_Config+0x40>)
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	3b01      	subs	r3, #1
 80038c8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80038ca:	210f      	movs	r1, #15
 80038cc:	f04f 30ff 	mov.w	r0, #4294967295
 80038d0:	f7ff ff8e 	bl	80037f0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80038d4:	4b05      	ldr	r3, [pc, #20]	@ (80038ec <SysTick_Config+0x40>)
 80038d6:	2200      	movs	r2, #0
 80038d8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80038da:	4b04      	ldr	r3, [pc, #16]	@ (80038ec <SysTick_Config+0x40>)
 80038dc:	2207      	movs	r2, #7
 80038de:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80038e0:	2300      	movs	r3, #0
}
 80038e2:	4618      	mov	r0, r3
 80038e4:	3708      	adds	r7, #8
 80038e6:	46bd      	mov	sp, r7
 80038e8:	bd80      	pop	{r7, pc}
 80038ea:	bf00      	nop
 80038ec:	e000e010 	.word	0xe000e010

080038f0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80038f0:	b580      	push	{r7, lr}
 80038f2:	b082      	sub	sp, #8
 80038f4:	af00      	add	r7, sp, #0
 80038f6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80038f8:	6878      	ldr	r0, [r7, #4]
 80038fa:	f7ff ff29 	bl	8003750 <__NVIC_SetPriorityGrouping>
}
 80038fe:	bf00      	nop
 8003900:	3708      	adds	r7, #8
 8003902:	46bd      	mov	sp, r7
 8003904:	bd80      	pop	{r7, pc}

08003906 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003906:	b580      	push	{r7, lr}
 8003908:	b086      	sub	sp, #24
 800390a:	af00      	add	r7, sp, #0
 800390c:	4603      	mov	r3, r0
 800390e:	60b9      	str	r1, [r7, #8]
 8003910:	607a      	str	r2, [r7, #4]
 8003912:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003914:	2300      	movs	r3, #0
 8003916:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003918:	f7ff ff3e 	bl	8003798 <__NVIC_GetPriorityGrouping>
 800391c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800391e:	687a      	ldr	r2, [r7, #4]
 8003920:	68b9      	ldr	r1, [r7, #8]
 8003922:	6978      	ldr	r0, [r7, #20]
 8003924:	f7ff ff8e 	bl	8003844 <NVIC_EncodePriority>
 8003928:	4602      	mov	r2, r0
 800392a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800392e:	4611      	mov	r1, r2
 8003930:	4618      	mov	r0, r3
 8003932:	f7ff ff5d 	bl	80037f0 <__NVIC_SetPriority>
}
 8003936:	bf00      	nop
 8003938:	3718      	adds	r7, #24
 800393a:	46bd      	mov	sp, r7
 800393c:	bd80      	pop	{r7, pc}

0800393e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800393e:	b580      	push	{r7, lr}
 8003940:	b082      	sub	sp, #8
 8003942:	af00      	add	r7, sp, #0
 8003944:	4603      	mov	r3, r0
 8003946:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003948:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800394c:	4618      	mov	r0, r3
 800394e:	f7ff ff31 	bl	80037b4 <__NVIC_EnableIRQ>
}
 8003952:	bf00      	nop
 8003954:	3708      	adds	r7, #8
 8003956:	46bd      	mov	sp, r7
 8003958:	bd80      	pop	{r7, pc}

0800395a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800395a:	b580      	push	{r7, lr}
 800395c:	b082      	sub	sp, #8
 800395e:	af00      	add	r7, sp, #0
 8003960:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003962:	6878      	ldr	r0, [r7, #4]
 8003964:	f7ff ffa2 	bl	80038ac <SysTick_Config>
 8003968:	4603      	mov	r3, r0
}
 800396a:	4618      	mov	r0, r3
 800396c:	3708      	adds	r7, #8
 800396e:	46bd      	mov	sp, r7
 8003970:	bd80      	pop	{r7, pc}
	...

08003974 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003974:	b580      	push	{r7, lr}
 8003976:	b086      	sub	sp, #24
 8003978:	af00      	add	r7, sp, #0
 800397a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800397c:	2300      	movs	r3, #0
 800397e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003980:	f7ff feb6 	bl	80036f0 <HAL_GetTick>
 8003984:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	2b00      	cmp	r3, #0
 800398a:	d101      	bne.n	8003990 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800398c:	2301      	movs	r3, #1
 800398e:	e099      	b.n	8003ac4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	2202      	movs	r2, #2
 8003994:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	2200      	movs	r2, #0
 800399c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	681a      	ldr	r2, [r3, #0]
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	f022 0201 	bic.w	r2, r2, #1
 80039ae:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80039b0:	e00f      	b.n	80039d2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80039b2:	f7ff fe9d 	bl	80036f0 <HAL_GetTick>
 80039b6:	4602      	mov	r2, r0
 80039b8:	693b      	ldr	r3, [r7, #16]
 80039ba:	1ad3      	subs	r3, r2, r3
 80039bc:	2b05      	cmp	r3, #5
 80039be:	d908      	bls.n	80039d2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	2220      	movs	r2, #32
 80039c4:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	2203      	movs	r2, #3
 80039ca:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80039ce:	2303      	movs	r3, #3
 80039d0:	e078      	b.n	8003ac4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	f003 0301 	and.w	r3, r3, #1
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d1e8      	bne.n	80039b2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80039e8:	697a      	ldr	r2, [r7, #20]
 80039ea:	4b38      	ldr	r3, [pc, #224]	@ (8003acc <HAL_DMA_Init+0x158>)
 80039ec:	4013      	ands	r3, r2
 80039ee:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	685a      	ldr	r2, [r3, #4]
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	689b      	ldr	r3, [r3, #8]
 80039f8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80039fe:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	691b      	ldr	r3, [r3, #16]
 8003a04:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003a0a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	699b      	ldr	r3, [r3, #24]
 8003a10:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003a16:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	6a1b      	ldr	r3, [r3, #32]
 8003a1c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003a1e:	697a      	ldr	r2, [r7, #20]
 8003a20:	4313      	orrs	r3, r2
 8003a22:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a28:	2b04      	cmp	r3, #4
 8003a2a:	d107      	bne.n	8003a3c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a34:	4313      	orrs	r3, r2
 8003a36:	697a      	ldr	r2, [r7, #20]
 8003a38:	4313      	orrs	r3, r2
 8003a3a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	697a      	ldr	r2, [r7, #20]
 8003a42:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	695b      	ldr	r3, [r3, #20]
 8003a4a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003a4c:	697b      	ldr	r3, [r7, #20]
 8003a4e:	f023 0307 	bic.w	r3, r3, #7
 8003a52:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a58:	697a      	ldr	r2, [r7, #20]
 8003a5a:	4313      	orrs	r3, r2
 8003a5c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a62:	2b04      	cmp	r3, #4
 8003a64:	d117      	bne.n	8003a96 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a6a:	697a      	ldr	r2, [r7, #20]
 8003a6c:	4313      	orrs	r3, r2
 8003a6e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d00e      	beq.n	8003a96 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003a78:	6878      	ldr	r0, [r7, #4]
 8003a7a:	f000 fb6b 	bl	8004154 <DMA_CheckFifoParam>
 8003a7e:	4603      	mov	r3, r0
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d008      	beq.n	8003a96 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	2240      	movs	r2, #64	@ 0x40
 8003a88:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	2201      	movs	r2, #1
 8003a8e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8003a92:	2301      	movs	r3, #1
 8003a94:	e016      	b.n	8003ac4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	697a      	ldr	r2, [r7, #20]
 8003a9c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003a9e:	6878      	ldr	r0, [r7, #4]
 8003aa0:	f000 fb22 	bl	80040e8 <DMA_CalcBaseAndBitshift>
 8003aa4:	4603      	mov	r3, r0
 8003aa6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003aac:	223f      	movs	r2, #63	@ 0x3f
 8003aae:	409a      	lsls	r2, r3
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	2200      	movs	r2, #0
 8003ab8:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	2201      	movs	r2, #1
 8003abe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8003ac2:	2300      	movs	r3, #0
}
 8003ac4:	4618      	mov	r0, r3
 8003ac6:	3718      	adds	r7, #24
 8003ac8:	46bd      	mov	sp, r7
 8003aca:	bd80      	pop	{r7, pc}
 8003acc:	f010803f 	.word	0xf010803f

08003ad0 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8003ad0:	b580      	push	{r7, lr}
 8003ad2:	b084      	sub	sp, #16
 8003ad4:	af00      	add	r7, sp, #0
 8003ad6:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d101      	bne.n	8003ae2 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8003ade:	2301      	movs	r3, #1
 8003ae0:	e050      	b.n	8003b84 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003ae8:	b2db      	uxtb	r3, r3
 8003aea:	2b02      	cmp	r3, #2
 8003aec:	d101      	bne.n	8003af2 <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 8003aee:	2302      	movs	r3, #2
 8003af0:	e048      	b.n	8003b84 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	681a      	ldr	r2, [r3, #0]
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	f022 0201 	bic.w	r2, r2, #1
 8003b00:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	2200      	movs	r2, #0
 8003b08:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	2200      	movs	r2, #0
 8003b10:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	2200      	movs	r2, #0
 8003b18:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	2200      	movs	r2, #0
 8003b20:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	2200      	movs	r2, #0
 8003b28:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	2221      	movs	r2, #33	@ 0x21
 8003b30:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003b32:	6878      	ldr	r0, [r7, #4]
 8003b34:	f000 fad8 	bl	80040e8 <DMA_CalcBaseAndBitshift>
 8003b38:	4603      	mov	r3, r0
 8003b3a:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	2200      	movs	r2, #0
 8003b40:	63da      	str	r2, [r3, #60]	@ 0x3c
  hdma->XferHalfCpltCallback = NULL;
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	2200      	movs	r2, #0
 8003b46:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->XferM1CpltCallback = NULL;
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	2200      	movs	r2, #0
 8003b4c:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	2200      	movs	r2, #0
 8003b52:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->XferErrorCallback = NULL;
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	2200      	movs	r2, #0
 8003b58:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->XferAbortCallback = NULL;
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	2200      	movs	r2, #0
 8003b5e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b64:	223f      	movs	r2, #63	@ 0x3f
 8003b66:	409a      	lsls	r2, r3
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	2200      	movs	r2, #0
 8003b70:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	2200      	movs	r2, #0
 8003b76:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	2200      	movs	r2, #0
 8003b7e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003b82:	2300      	movs	r3, #0
}
 8003b84:	4618      	mov	r0, r3
 8003b86:	3710      	adds	r7, #16
 8003b88:	46bd      	mov	sp, r7
 8003b8a:	bd80      	pop	{r7, pc}

08003b8c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003b8c:	b580      	push	{r7, lr}
 8003b8e:	b086      	sub	sp, #24
 8003b90:	af00      	add	r7, sp, #0
 8003b92:	60f8      	str	r0, [r7, #12]
 8003b94:	60b9      	str	r1, [r7, #8]
 8003b96:	607a      	str	r2, [r7, #4]
 8003b98:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003b9a:	2300      	movs	r3, #0
 8003b9c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ba2:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8003baa:	2b01      	cmp	r3, #1
 8003bac:	d101      	bne.n	8003bb2 <HAL_DMA_Start_IT+0x26>
 8003bae:	2302      	movs	r3, #2
 8003bb0:	e040      	b.n	8003c34 <HAL_DMA_Start_IT+0xa8>
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	2201      	movs	r2, #1
 8003bb6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003bc0:	b2db      	uxtb	r3, r3
 8003bc2:	2b01      	cmp	r3, #1
 8003bc4:	d12f      	bne.n	8003c26 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	2202      	movs	r2, #2
 8003bca:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	2200      	movs	r2, #0
 8003bd2:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003bd4:	683b      	ldr	r3, [r7, #0]
 8003bd6:	687a      	ldr	r2, [r7, #4]
 8003bd8:	68b9      	ldr	r1, [r7, #8]
 8003bda:	68f8      	ldr	r0, [r7, #12]
 8003bdc:	f000 fa56 	bl	800408c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003be4:	223f      	movs	r2, #63	@ 0x3f
 8003be6:	409a      	lsls	r2, r3
 8003be8:	693b      	ldr	r3, [r7, #16]
 8003bea:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	681a      	ldr	r2, [r3, #0]
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	f042 0216 	orr.w	r2, r2, #22
 8003bfa:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d007      	beq.n	8003c14 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	681a      	ldr	r2, [r3, #0]
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	f042 0208 	orr.w	r2, r2, #8
 8003c12:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	681a      	ldr	r2, [r3, #0]
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	f042 0201 	orr.w	r2, r2, #1
 8003c22:	601a      	str	r2, [r3, #0]
 8003c24:	e005      	b.n	8003c32 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	2200      	movs	r2, #0
 8003c2a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003c2e:	2302      	movs	r3, #2
 8003c30:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003c32:	7dfb      	ldrb	r3, [r7, #23]
}
 8003c34:	4618      	mov	r0, r3
 8003c36:	3718      	adds	r7, #24
 8003c38:	46bd      	mov	sp, r7
 8003c3a:	bd80      	pop	{r7, pc}

08003c3c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003c3c:	b580      	push	{r7, lr}
 8003c3e:	b084      	sub	sp, #16
 8003c40:	af00      	add	r7, sp, #0
 8003c42:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c48:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003c4a:	f7ff fd51 	bl	80036f0 <HAL_GetTick>
 8003c4e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003c56:	b2db      	uxtb	r3, r3
 8003c58:	2b02      	cmp	r3, #2
 8003c5a:	d008      	beq.n	8003c6e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	2280      	movs	r2, #128	@ 0x80
 8003c60:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	2200      	movs	r2, #0
 8003c66:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8003c6a:	2301      	movs	r3, #1
 8003c6c:	e052      	b.n	8003d14 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	681a      	ldr	r2, [r3, #0]
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	f022 0216 	bic.w	r2, r2, #22
 8003c7c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	695a      	ldr	r2, [r3, #20]
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003c8c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d103      	bne.n	8003c9e <HAL_DMA_Abort+0x62>
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d007      	beq.n	8003cae <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	681a      	ldr	r2, [r3, #0]
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	f022 0208 	bic.w	r2, r2, #8
 8003cac:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	681a      	ldr	r2, [r3, #0]
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	f022 0201 	bic.w	r2, r2, #1
 8003cbc:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003cbe:	e013      	b.n	8003ce8 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003cc0:	f7ff fd16 	bl	80036f0 <HAL_GetTick>
 8003cc4:	4602      	mov	r2, r0
 8003cc6:	68bb      	ldr	r3, [r7, #8]
 8003cc8:	1ad3      	subs	r3, r2, r3
 8003cca:	2b05      	cmp	r3, #5
 8003ccc:	d90c      	bls.n	8003ce8 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	2220      	movs	r2, #32
 8003cd2:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	2203      	movs	r2, #3
 8003cd8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	2200      	movs	r2, #0
 8003ce0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8003ce4:	2303      	movs	r3, #3
 8003ce6:	e015      	b.n	8003d14 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	f003 0301 	and.w	r3, r3, #1
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d1e4      	bne.n	8003cc0 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003cfa:	223f      	movs	r2, #63	@ 0x3f
 8003cfc:	409a      	lsls	r2, r3
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	2201      	movs	r2, #1
 8003d06:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	2200      	movs	r2, #0
 8003d0e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8003d12:	2300      	movs	r3, #0
}
 8003d14:	4618      	mov	r0, r3
 8003d16:	3710      	adds	r7, #16
 8003d18:	46bd      	mov	sp, r7
 8003d1a:	bd80      	pop	{r7, pc}

08003d1c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003d1c:	b480      	push	{r7}
 8003d1e:	b083      	sub	sp, #12
 8003d20:	af00      	add	r7, sp, #0
 8003d22:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003d2a:	b2db      	uxtb	r3, r3
 8003d2c:	2b02      	cmp	r3, #2
 8003d2e:	d004      	beq.n	8003d3a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	2280      	movs	r2, #128	@ 0x80
 8003d34:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8003d36:	2301      	movs	r3, #1
 8003d38:	e00c      	b.n	8003d54 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	2205      	movs	r2, #5
 8003d3e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	681a      	ldr	r2, [r3, #0]
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	f022 0201 	bic.w	r2, r2, #1
 8003d50:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003d52:	2300      	movs	r3, #0
}
 8003d54:	4618      	mov	r0, r3
 8003d56:	370c      	adds	r7, #12
 8003d58:	46bd      	mov	sp, r7
 8003d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d5e:	4770      	bx	lr

08003d60 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003d60:	b580      	push	{r7, lr}
 8003d62:	b086      	sub	sp, #24
 8003d64:	af00      	add	r7, sp, #0
 8003d66:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003d68:	2300      	movs	r3, #0
 8003d6a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003d6c:	4b8e      	ldr	r3, [pc, #568]	@ (8003fa8 <HAL_DMA_IRQHandler+0x248>)
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	4a8e      	ldr	r2, [pc, #568]	@ (8003fac <HAL_DMA_IRQHandler+0x24c>)
 8003d72:	fba2 2303 	umull	r2, r3, r2, r3
 8003d76:	0a9b      	lsrs	r3, r3, #10
 8003d78:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d7e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003d80:	693b      	ldr	r3, [r7, #16]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d8a:	2208      	movs	r2, #8
 8003d8c:	409a      	lsls	r2, r3
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	4013      	ands	r3, r2
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d01a      	beq.n	8003dcc <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	f003 0304 	and.w	r3, r3, #4
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d013      	beq.n	8003dcc <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	681a      	ldr	r2, [r3, #0]
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	f022 0204 	bic.w	r2, r2, #4
 8003db2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003db8:	2208      	movs	r2, #8
 8003dba:	409a      	lsls	r2, r3
 8003dbc:	693b      	ldr	r3, [r7, #16]
 8003dbe:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003dc4:	f043 0201 	orr.w	r2, r3, #1
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003dd0:	2201      	movs	r2, #1
 8003dd2:	409a      	lsls	r2, r3
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	4013      	ands	r3, r2
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d012      	beq.n	8003e02 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	695b      	ldr	r3, [r3, #20]
 8003de2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d00b      	beq.n	8003e02 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003dee:	2201      	movs	r2, #1
 8003df0:	409a      	lsls	r2, r3
 8003df2:	693b      	ldr	r3, [r7, #16]
 8003df4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003dfa:	f043 0202 	orr.w	r2, r3, #2
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e06:	2204      	movs	r2, #4
 8003e08:	409a      	lsls	r2, r3
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	4013      	ands	r3, r2
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d012      	beq.n	8003e38 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	f003 0302 	and.w	r3, r3, #2
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d00b      	beq.n	8003e38 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e24:	2204      	movs	r2, #4
 8003e26:	409a      	lsls	r2, r3
 8003e28:	693b      	ldr	r3, [r7, #16]
 8003e2a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e30:	f043 0204 	orr.w	r2, r3, #4
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e3c:	2210      	movs	r2, #16
 8003e3e:	409a      	lsls	r2, r3
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	4013      	ands	r3, r2
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d043      	beq.n	8003ed0 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	f003 0308 	and.w	r3, r3, #8
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d03c      	beq.n	8003ed0 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e5a:	2210      	movs	r2, #16
 8003e5c:	409a      	lsls	r2, r3
 8003e5e:	693b      	ldr	r3, [r7, #16]
 8003e60:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d018      	beq.n	8003ea2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d108      	bne.n	8003e90 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d024      	beq.n	8003ed0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e8a:	6878      	ldr	r0, [r7, #4]
 8003e8c:	4798      	blx	r3
 8003e8e:	e01f      	b.n	8003ed0 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d01b      	beq.n	8003ed0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003e9c:	6878      	ldr	r0, [r7, #4]
 8003e9e:	4798      	blx	r3
 8003ea0:	e016      	b.n	8003ed0 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d107      	bne.n	8003ec0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	681a      	ldr	r2, [r3, #0]
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	f022 0208 	bic.w	r2, r2, #8
 8003ebe:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d003      	beq.n	8003ed0 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ecc:	6878      	ldr	r0, [r7, #4]
 8003ece:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ed4:	2220      	movs	r2, #32
 8003ed6:	409a      	lsls	r2, r3
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	4013      	ands	r3, r2
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	f000 808f 	beq.w	8004000 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	f003 0310 	and.w	r3, r3, #16
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	f000 8087 	beq.w	8004000 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ef6:	2220      	movs	r2, #32
 8003ef8:	409a      	lsls	r2, r3
 8003efa:	693b      	ldr	r3, [r7, #16]
 8003efc:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003f04:	b2db      	uxtb	r3, r3
 8003f06:	2b05      	cmp	r3, #5
 8003f08:	d136      	bne.n	8003f78 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	681a      	ldr	r2, [r3, #0]
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	f022 0216 	bic.w	r2, r2, #22
 8003f18:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	695a      	ldr	r2, [r3, #20]
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003f28:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d103      	bne.n	8003f3a <HAL_DMA_IRQHandler+0x1da>
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d007      	beq.n	8003f4a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	681a      	ldr	r2, [r3, #0]
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	f022 0208 	bic.w	r2, r2, #8
 8003f48:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f4e:	223f      	movs	r2, #63	@ 0x3f
 8003f50:	409a      	lsls	r2, r3
 8003f52:	693b      	ldr	r3, [r7, #16]
 8003f54:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	2201      	movs	r2, #1
 8003f5a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	2200      	movs	r2, #0
 8003f62:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d07e      	beq.n	800406c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003f72:	6878      	ldr	r0, [r7, #4]
 8003f74:	4798      	blx	r3
        }
        return;
 8003f76:	e079      	b.n	800406c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d01d      	beq.n	8003fc2 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d10d      	bne.n	8003fb0 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d031      	beq.n	8004000 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003fa0:	6878      	ldr	r0, [r7, #4]
 8003fa2:	4798      	blx	r3
 8003fa4:	e02c      	b.n	8004000 <HAL_DMA_IRQHandler+0x2a0>
 8003fa6:	bf00      	nop
 8003fa8:	20000000 	.word	0x20000000
 8003fac:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d023      	beq.n	8004000 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003fbc:	6878      	ldr	r0, [r7, #4]
 8003fbe:	4798      	blx	r3
 8003fc0:	e01e      	b.n	8004000 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d10f      	bne.n	8003ff0 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	681a      	ldr	r2, [r3, #0]
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	f022 0210 	bic.w	r2, r2, #16
 8003fde:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	2201      	movs	r2, #1
 8003fe4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	2200      	movs	r2, #0
 8003fec:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d003      	beq.n	8004000 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ffc:	6878      	ldr	r0, [r7, #4]
 8003ffe:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004004:	2b00      	cmp	r3, #0
 8004006:	d032      	beq.n	800406e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800400c:	f003 0301 	and.w	r3, r3, #1
 8004010:	2b00      	cmp	r3, #0
 8004012:	d022      	beq.n	800405a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	2205      	movs	r2, #5
 8004018:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	681a      	ldr	r2, [r3, #0]
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	f022 0201 	bic.w	r2, r2, #1
 800402a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800402c:	68bb      	ldr	r3, [r7, #8]
 800402e:	3301      	adds	r3, #1
 8004030:	60bb      	str	r3, [r7, #8]
 8004032:	697a      	ldr	r2, [r7, #20]
 8004034:	429a      	cmp	r2, r3
 8004036:	d307      	bcc.n	8004048 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	f003 0301 	and.w	r3, r3, #1
 8004042:	2b00      	cmp	r3, #0
 8004044:	d1f2      	bne.n	800402c <HAL_DMA_IRQHandler+0x2cc>
 8004046:	e000      	b.n	800404a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8004048:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	2201      	movs	r2, #1
 800404e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	2200      	movs	r2, #0
 8004056:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800405e:	2b00      	cmp	r3, #0
 8004060:	d005      	beq.n	800406e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004066:	6878      	ldr	r0, [r7, #4]
 8004068:	4798      	blx	r3
 800406a:	e000      	b.n	800406e <HAL_DMA_IRQHandler+0x30e>
        return;
 800406c:	bf00      	nop
    }
  }
}
 800406e:	3718      	adds	r7, #24
 8004070:	46bd      	mov	sp, r7
 8004072:	bd80      	pop	{r7, pc}

08004074 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8004074:	b480      	push	{r7}
 8004076:	b083      	sub	sp, #12
 8004078:	af00      	add	r7, sp, #0
 800407a:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 8004080:	4618      	mov	r0, r3
 8004082:	370c      	adds	r7, #12
 8004084:	46bd      	mov	sp, r7
 8004086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800408a:	4770      	bx	lr

0800408c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800408c:	b480      	push	{r7}
 800408e:	b085      	sub	sp, #20
 8004090:	af00      	add	r7, sp, #0
 8004092:	60f8      	str	r0, [r7, #12]
 8004094:	60b9      	str	r1, [r7, #8]
 8004096:	607a      	str	r2, [r7, #4]
 8004098:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	681a      	ldr	r2, [r3, #0]
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80040a8:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	683a      	ldr	r2, [r7, #0]
 80040b0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	689b      	ldr	r3, [r3, #8]
 80040b6:	2b40      	cmp	r3, #64	@ 0x40
 80040b8:	d108      	bne.n	80040cc <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	687a      	ldr	r2, [r7, #4]
 80040c0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	68ba      	ldr	r2, [r7, #8]
 80040c8:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80040ca:	e007      	b.n	80040dc <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	68ba      	ldr	r2, [r7, #8]
 80040d2:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	687a      	ldr	r2, [r7, #4]
 80040da:	60da      	str	r2, [r3, #12]
}
 80040dc:	bf00      	nop
 80040de:	3714      	adds	r7, #20
 80040e0:	46bd      	mov	sp, r7
 80040e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040e6:	4770      	bx	lr

080040e8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80040e8:	b480      	push	{r7}
 80040ea:	b085      	sub	sp, #20
 80040ec:	af00      	add	r7, sp, #0
 80040ee:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	b2db      	uxtb	r3, r3
 80040f6:	3b10      	subs	r3, #16
 80040f8:	4a14      	ldr	r2, [pc, #80]	@ (800414c <DMA_CalcBaseAndBitshift+0x64>)
 80040fa:	fba2 2303 	umull	r2, r3, r2, r3
 80040fe:	091b      	lsrs	r3, r3, #4
 8004100:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004102:	4a13      	ldr	r2, [pc, #76]	@ (8004150 <DMA_CalcBaseAndBitshift+0x68>)
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	4413      	add	r3, r2
 8004108:	781b      	ldrb	r3, [r3, #0]
 800410a:	461a      	mov	r2, r3
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	2b03      	cmp	r3, #3
 8004114:	d909      	bls.n	800412a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800411e:	f023 0303 	bic.w	r3, r3, #3
 8004122:	1d1a      	adds	r2, r3, #4
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	659a      	str	r2, [r3, #88]	@ 0x58
 8004128:	e007      	b.n	800413a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8004132:	f023 0303 	bic.w	r3, r3, #3
 8004136:	687a      	ldr	r2, [r7, #4]
 8004138:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800413e:	4618      	mov	r0, r3
 8004140:	3714      	adds	r7, #20
 8004142:	46bd      	mov	sp, r7
 8004144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004148:	4770      	bx	lr
 800414a:	bf00      	nop
 800414c:	aaaaaaab 	.word	0xaaaaaaab
 8004150:	0800927c 	.word	0x0800927c

08004154 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004154:	b480      	push	{r7}
 8004156:	b085      	sub	sp, #20
 8004158:	af00      	add	r7, sp, #0
 800415a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800415c:	2300      	movs	r3, #0
 800415e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004164:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	699b      	ldr	r3, [r3, #24]
 800416a:	2b00      	cmp	r3, #0
 800416c:	d11f      	bne.n	80041ae <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800416e:	68bb      	ldr	r3, [r7, #8]
 8004170:	2b03      	cmp	r3, #3
 8004172:	d856      	bhi.n	8004222 <DMA_CheckFifoParam+0xce>
 8004174:	a201      	add	r2, pc, #4	@ (adr r2, 800417c <DMA_CheckFifoParam+0x28>)
 8004176:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800417a:	bf00      	nop
 800417c:	0800418d 	.word	0x0800418d
 8004180:	0800419f 	.word	0x0800419f
 8004184:	0800418d 	.word	0x0800418d
 8004188:	08004223 	.word	0x08004223
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004190:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004194:	2b00      	cmp	r3, #0
 8004196:	d046      	beq.n	8004226 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004198:	2301      	movs	r3, #1
 800419a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800419c:	e043      	b.n	8004226 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041a2:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80041a6:	d140      	bne.n	800422a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80041a8:	2301      	movs	r3, #1
 80041aa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80041ac:	e03d      	b.n	800422a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	699b      	ldr	r3, [r3, #24]
 80041b2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80041b6:	d121      	bne.n	80041fc <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80041b8:	68bb      	ldr	r3, [r7, #8]
 80041ba:	2b03      	cmp	r3, #3
 80041bc:	d837      	bhi.n	800422e <DMA_CheckFifoParam+0xda>
 80041be:	a201      	add	r2, pc, #4	@ (adr r2, 80041c4 <DMA_CheckFifoParam+0x70>)
 80041c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80041c4:	080041d5 	.word	0x080041d5
 80041c8:	080041db 	.word	0x080041db
 80041cc:	080041d5 	.word	0x080041d5
 80041d0:	080041ed 	.word	0x080041ed
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80041d4:	2301      	movs	r3, #1
 80041d6:	73fb      	strb	r3, [r7, #15]
      break;
 80041d8:	e030      	b.n	800423c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041de:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d025      	beq.n	8004232 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80041e6:	2301      	movs	r3, #1
 80041e8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80041ea:	e022      	b.n	8004232 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041f0:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80041f4:	d11f      	bne.n	8004236 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80041f6:	2301      	movs	r3, #1
 80041f8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80041fa:	e01c      	b.n	8004236 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80041fc:	68bb      	ldr	r3, [r7, #8]
 80041fe:	2b02      	cmp	r3, #2
 8004200:	d903      	bls.n	800420a <DMA_CheckFifoParam+0xb6>
 8004202:	68bb      	ldr	r3, [r7, #8]
 8004204:	2b03      	cmp	r3, #3
 8004206:	d003      	beq.n	8004210 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004208:	e018      	b.n	800423c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800420a:	2301      	movs	r3, #1
 800420c:	73fb      	strb	r3, [r7, #15]
      break;
 800420e:	e015      	b.n	800423c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004214:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004218:	2b00      	cmp	r3, #0
 800421a:	d00e      	beq.n	800423a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800421c:	2301      	movs	r3, #1
 800421e:	73fb      	strb	r3, [r7, #15]
      break;
 8004220:	e00b      	b.n	800423a <DMA_CheckFifoParam+0xe6>
      break;
 8004222:	bf00      	nop
 8004224:	e00a      	b.n	800423c <DMA_CheckFifoParam+0xe8>
      break;
 8004226:	bf00      	nop
 8004228:	e008      	b.n	800423c <DMA_CheckFifoParam+0xe8>
      break;
 800422a:	bf00      	nop
 800422c:	e006      	b.n	800423c <DMA_CheckFifoParam+0xe8>
      break;
 800422e:	bf00      	nop
 8004230:	e004      	b.n	800423c <DMA_CheckFifoParam+0xe8>
      break;
 8004232:	bf00      	nop
 8004234:	e002      	b.n	800423c <DMA_CheckFifoParam+0xe8>
      break;   
 8004236:	bf00      	nop
 8004238:	e000      	b.n	800423c <DMA_CheckFifoParam+0xe8>
      break;
 800423a:	bf00      	nop
    }
  } 
  
  return status; 
 800423c:	7bfb      	ldrb	r3, [r7, #15]
}
 800423e:	4618      	mov	r0, r3
 8004240:	3714      	adds	r7, #20
 8004242:	46bd      	mov	sp, r7
 8004244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004248:	4770      	bx	lr
 800424a:	bf00      	nop

0800424c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800424c:	b480      	push	{r7}
 800424e:	b089      	sub	sp, #36	@ 0x24
 8004250:	af00      	add	r7, sp, #0
 8004252:	6078      	str	r0, [r7, #4]
 8004254:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004256:	2300      	movs	r3, #0
 8004258:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800425a:	2300      	movs	r3, #0
 800425c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800425e:	2300      	movs	r3, #0
 8004260:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004262:	2300      	movs	r3, #0
 8004264:	61fb      	str	r3, [r7, #28]
 8004266:	e16b      	b.n	8004540 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004268:	2201      	movs	r2, #1
 800426a:	69fb      	ldr	r3, [r7, #28]
 800426c:	fa02 f303 	lsl.w	r3, r2, r3
 8004270:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004272:	683b      	ldr	r3, [r7, #0]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	697a      	ldr	r2, [r7, #20]
 8004278:	4013      	ands	r3, r2
 800427a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800427c:	693a      	ldr	r2, [r7, #16]
 800427e:	697b      	ldr	r3, [r7, #20]
 8004280:	429a      	cmp	r2, r3
 8004282:	f040 815a 	bne.w	800453a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004286:	683b      	ldr	r3, [r7, #0]
 8004288:	685b      	ldr	r3, [r3, #4]
 800428a:	f003 0303 	and.w	r3, r3, #3
 800428e:	2b01      	cmp	r3, #1
 8004290:	d005      	beq.n	800429e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004292:	683b      	ldr	r3, [r7, #0]
 8004294:	685b      	ldr	r3, [r3, #4]
 8004296:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800429a:	2b02      	cmp	r3, #2
 800429c:	d130      	bne.n	8004300 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	689b      	ldr	r3, [r3, #8]
 80042a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80042a4:	69fb      	ldr	r3, [r7, #28]
 80042a6:	005b      	lsls	r3, r3, #1
 80042a8:	2203      	movs	r2, #3
 80042aa:	fa02 f303 	lsl.w	r3, r2, r3
 80042ae:	43db      	mvns	r3, r3
 80042b0:	69ba      	ldr	r2, [r7, #24]
 80042b2:	4013      	ands	r3, r2
 80042b4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80042b6:	683b      	ldr	r3, [r7, #0]
 80042b8:	68da      	ldr	r2, [r3, #12]
 80042ba:	69fb      	ldr	r3, [r7, #28]
 80042bc:	005b      	lsls	r3, r3, #1
 80042be:	fa02 f303 	lsl.w	r3, r2, r3
 80042c2:	69ba      	ldr	r2, [r7, #24]
 80042c4:	4313      	orrs	r3, r2
 80042c6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	69ba      	ldr	r2, [r7, #24]
 80042cc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	685b      	ldr	r3, [r3, #4]
 80042d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80042d4:	2201      	movs	r2, #1
 80042d6:	69fb      	ldr	r3, [r7, #28]
 80042d8:	fa02 f303 	lsl.w	r3, r2, r3
 80042dc:	43db      	mvns	r3, r3
 80042de:	69ba      	ldr	r2, [r7, #24]
 80042e0:	4013      	ands	r3, r2
 80042e2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80042e4:	683b      	ldr	r3, [r7, #0]
 80042e6:	685b      	ldr	r3, [r3, #4]
 80042e8:	091b      	lsrs	r3, r3, #4
 80042ea:	f003 0201 	and.w	r2, r3, #1
 80042ee:	69fb      	ldr	r3, [r7, #28]
 80042f0:	fa02 f303 	lsl.w	r3, r2, r3
 80042f4:	69ba      	ldr	r2, [r7, #24]
 80042f6:	4313      	orrs	r3, r2
 80042f8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	69ba      	ldr	r2, [r7, #24]
 80042fe:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004300:	683b      	ldr	r3, [r7, #0]
 8004302:	685b      	ldr	r3, [r3, #4]
 8004304:	f003 0303 	and.w	r3, r3, #3
 8004308:	2b03      	cmp	r3, #3
 800430a:	d017      	beq.n	800433c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	68db      	ldr	r3, [r3, #12]
 8004310:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004312:	69fb      	ldr	r3, [r7, #28]
 8004314:	005b      	lsls	r3, r3, #1
 8004316:	2203      	movs	r2, #3
 8004318:	fa02 f303 	lsl.w	r3, r2, r3
 800431c:	43db      	mvns	r3, r3
 800431e:	69ba      	ldr	r2, [r7, #24]
 8004320:	4013      	ands	r3, r2
 8004322:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004324:	683b      	ldr	r3, [r7, #0]
 8004326:	689a      	ldr	r2, [r3, #8]
 8004328:	69fb      	ldr	r3, [r7, #28]
 800432a:	005b      	lsls	r3, r3, #1
 800432c:	fa02 f303 	lsl.w	r3, r2, r3
 8004330:	69ba      	ldr	r2, [r7, #24]
 8004332:	4313      	orrs	r3, r2
 8004334:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	69ba      	ldr	r2, [r7, #24]
 800433a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800433c:	683b      	ldr	r3, [r7, #0]
 800433e:	685b      	ldr	r3, [r3, #4]
 8004340:	f003 0303 	and.w	r3, r3, #3
 8004344:	2b02      	cmp	r3, #2
 8004346:	d123      	bne.n	8004390 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004348:	69fb      	ldr	r3, [r7, #28]
 800434a:	08da      	lsrs	r2, r3, #3
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	3208      	adds	r2, #8
 8004350:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004354:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004356:	69fb      	ldr	r3, [r7, #28]
 8004358:	f003 0307 	and.w	r3, r3, #7
 800435c:	009b      	lsls	r3, r3, #2
 800435e:	220f      	movs	r2, #15
 8004360:	fa02 f303 	lsl.w	r3, r2, r3
 8004364:	43db      	mvns	r3, r3
 8004366:	69ba      	ldr	r2, [r7, #24]
 8004368:	4013      	ands	r3, r2
 800436a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800436c:	683b      	ldr	r3, [r7, #0]
 800436e:	691a      	ldr	r2, [r3, #16]
 8004370:	69fb      	ldr	r3, [r7, #28]
 8004372:	f003 0307 	and.w	r3, r3, #7
 8004376:	009b      	lsls	r3, r3, #2
 8004378:	fa02 f303 	lsl.w	r3, r2, r3
 800437c:	69ba      	ldr	r2, [r7, #24]
 800437e:	4313      	orrs	r3, r2
 8004380:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004382:	69fb      	ldr	r3, [r7, #28]
 8004384:	08da      	lsrs	r2, r3, #3
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	3208      	adds	r2, #8
 800438a:	69b9      	ldr	r1, [r7, #24]
 800438c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004396:	69fb      	ldr	r3, [r7, #28]
 8004398:	005b      	lsls	r3, r3, #1
 800439a:	2203      	movs	r2, #3
 800439c:	fa02 f303 	lsl.w	r3, r2, r3
 80043a0:	43db      	mvns	r3, r3
 80043a2:	69ba      	ldr	r2, [r7, #24]
 80043a4:	4013      	ands	r3, r2
 80043a6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80043a8:	683b      	ldr	r3, [r7, #0]
 80043aa:	685b      	ldr	r3, [r3, #4]
 80043ac:	f003 0203 	and.w	r2, r3, #3
 80043b0:	69fb      	ldr	r3, [r7, #28]
 80043b2:	005b      	lsls	r3, r3, #1
 80043b4:	fa02 f303 	lsl.w	r3, r2, r3
 80043b8:	69ba      	ldr	r2, [r7, #24]
 80043ba:	4313      	orrs	r3, r2
 80043bc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	69ba      	ldr	r2, [r7, #24]
 80043c2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80043c4:	683b      	ldr	r3, [r7, #0]
 80043c6:	685b      	ldr	r3, [r3, #4]
 80043c8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	f000 80b4 	beq.w	800453a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80043d2:	2300      	movs	r3, #0
 80043d4:	60fb      	str	r3, [r7, #12]
 80043d6:	4b60      	ldr	r3, [pc, #384]	@ (8004558 <HAL_GPIO_Init+0x30c>)
 80043d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043da:	4a5f      	ldr	r2, [pc, #380]	@ (8004558 <HAL_GPIO_Init+0x30c>)
 80043dc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80043e0:	6453      	str	r3, [r2, #68]	@ 0x44
 80043e2:	4b5d      	ldr	r3, [pc, #372]	@ (8004558 <HAL_GPIO_Init+0x30c>)
 80043e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043e6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80043ea:	60fb      	str	r3, [r7, #12]
 80043ec:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80043ee:	4a5b      	ldr	r2, [pc, #364]	@ (800455c <HAL_GPIO_Init+0x310>)
 80043f0:	69fb      	ldr	r3, [r7, #28]
 80043f2:	089b      	lsrs	r3, r3, #2
 80043f4:	3302      	adds	r3, #2
 80043f6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80043fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80043fc:	69fb      	ldr	r3, [r7, #28]
 80043fe:	f003 0303 	and.w	r3, r3, #3
 8004402:	009b      	lsls	r3, r3, #2
 8004404:	220f      	movs	r2, #15
 8004406:	fa02 f303 	lsl.w	r3, r2, r3
 800440a:	43db      	mvns	r3, r3
 800440c:	69ba      	ldr	r2, [r7, #24]
 800440e:	4013      	ands	r3, r2
 8004410:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	4a52      	ldr	r2, [pc, #328]	@ (8004560 <HAL_GPIO_Init+0x314>)
 8004416:	4293      	cmp	r3, r2
 8004418:	d02b      	beq.n	8004472 <HAL_GPIO_Init+0x226>
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	4a51      	ldr	r2, [pc, #324]	@ (8004564 <HAL_GPIO_Init+0x318>)
 800441e:	4293      	cmp	r3, r2
 8004420:	d025      	beq.n	800446e <HAL_GPIO_Init+0x222>
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	4a50      	ldr	r2, [pc, #320]	@ (8004568 <HAL_GPIO_Init+0x31c>)
 8004426:	4293      	cmp	r3, r2
 8004428:	d01f      	beq.n	800446a <HAL_GPIO_Init+0x21e>
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	4a4f      	ldr	r2, [pc, #316]	@ (800456c <HAL_GPIO_Init+0x320>)
 800442e:	4293      	cmp	r3, r2
 8004430:	d019      	beq.n	8004466 <HAL_GPIO_Init+0x21a>
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	4a4e      	ldr	r2, [pc, #312]	@ (8004570 <HAL_GPIO_Init+0x324>)
 8004436:	4293      	cmp	r3, r2
 8004438:	d013      	beq.n	8004462 <HAL_GPIO_Init+0x216>
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	4a4d      	ldr	r2, [pc, #308]	@ (8004574 <HAL_GPIO_Init+0x328>)
 800443e:	4293      	cmp	r3, r2
 8004440:	d00d      	beq.n	800445e <HAL_GPIO_Init+0x212>
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	4a4c      	ldr	r2, [pc, #304]	@ (8004578 <HAL_GPIO_Init+0x32c>)
 8004446:	4293      	cmp	r3, r2
 8004448:	d007      	beq.n	800445a <HAL_GPIO_Init+0x20e>
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	4a4b      	ldr	r2, [pc, #300]	@ (800457c <HAL_GPIO_Init+0x330>)
 800444e:	4293      	cmp	r3, r2
 8004450:	d101      	bne.n	8004456 <HAL_GPIO_Init+0x20a>
 8004452:	2307      	movs	r3, #7
 8004454:	e00e      	b.n	8004474 <HAL_GPIO_Init+0x228>
 8004456:	2308      	movs	r3, #8
 8004458:	e00c      	b.n	8004474 <HAL_GPIO_Init+0x228>
 800445a:	2306      	movs	r3, #6
 800445c:	e00a      	b.n	8004474 <HAL_GPIO_Init+0x228>
 800445e:	2305      	movs	r3, #5
 8004460:	e008      	b.n	8004474 <HAL_GPIO_Init+0x228>
 8004462:	2304      	movs	r3, #4
 8004464:	e006      	b.n	8004474 <HAL_GPIO_Init+0x228>
 8004466:	2303      	movs	r3, #3
 8004468:	e004      	b.n	8004474 <HAL_GPIO_Init+0x228>
 800446a:	2302      	movs	r3, #2
 800446c:	e002      	b.n	8004474 <HAL_GPIO_Init+0x228>
 800446e:	2301      	movs	r3, #1
 8004470:	e000      	b.n	8004474 <HAL_GPIO_Init+0x228>
 8004472:	2300      	movs	r3, #0
 8004474:	69fa      	ldr	r2, [r7, #28]
 8004476:	f002 0203 	and.w	r2, r2, #3
 800447a:	0092      	lsls	r2, r2, #2
 800447c:	4093      	lsls	r3, r2
 800447e:	69ba      	ldr	r2, [r7, #24]
 8004480:	4313      	orrs	r3, r2
 8004482:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004484:	4935      	ldr	r1, [pc, #212]	@ (800455c <HAL_GPIO_Init+0x310>)
 8004486:	69fb      	ldr	r3, [r7, #28]
 8004488:	089b      	lsrs	r3, r3, #2
 800448a:	3302      	adds	r3, #2
 800448c:	69ba      	ldr	r2, [r7, #24]
 800448e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004492:	4b3b      	ldr	r3, [pc, #236]	@ (8004580 <HAL_GPIO_Init+0x334>)
 8004494:	689b      	ldr	r3, [r3, #8]
 8004496:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004498:	693b      	ldr	r3, [r7, #16]
 800449a:	43db      	mvns	r3, r3
 800449c:	69ba      	ldr	r2, [r7, #24]
 800449e:	4013      	ands	r3, r2
 80044a0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80044a2:	683b      	ldr	r3, [r7, #0]
 80044a4:	685b      	ldr	r3, [r3, #4]
 80044a6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d003      	beq.n	80044b6 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80044ae:	69ba      	ldr	r2, [r7, #24]
 80044b0:	693b      	ldr	r3, [r7, #16]
 80044b2:	4313      	orrs	r3, r2
 80044b4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80044b6:	4a32      	ldr	r2, [pc, #200]	@ (8004580 <HAL_GPIO_Init+0x334>)
 80044b8:	69bb      	ldr	r3, [r7, #24]
 80044ba:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80044bc:	4b30      	ldr	r3, [pc, #192]	@ (8004580 <HAL_GPIO_Init+0x334>)
 80044be:	68db      	ldr	r3, [r3, #12]
 80044c0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80044c2:	693b      	ldr	r3, [r7, #16]
 80044c4:	43db      	mvns	r3, r3
 80044c6:	69ba      	ldr	r2, [r7, #24]
 80044c8:	4013      	ands	r3, r2
 80044ca:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80044cc:	683b      	ldr	r3, [r7, #0]
 80044ce:	685b      	ldr	r3, [r3, #4]
 80044d0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d003      	beq.n	80044e0 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80044d8:	69ba      	ldr	r2, [r7, #24]
 80044da:	693b      	ldr	r3, [r7, #16]
 80044dc:	4313      	orrs	r3, r2
 80044de:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80044e0:	4a27      	ldr	r2, [pc, #156]	@ (8004580 <HAL_GPIO_Init+0x334>)
 80044e2:	69bb      	ldr	r3, [r7, #24]
 80044e4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80044e6:	4b26      	ldr	r3, [pc, #152]	@ (8004580 <HAL_GPIO_Init+0x334>)
 80044e8:	685b      	ldr	r3, [r3, #4]
 80044ea:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80044ec:	693b      	ldr	r3, [r7, #16]
 80044ee:	43db      	mvns	r3, r3
 80044f0:	69ba      	ldr	r2, [r7, #24]
 80044f2:	4013      	ands	r3, r2
 80044f4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80044f6:	683b      	ldr	r3, [r7, #0]
 80044f8:	685b      	ldr	r3, [r3, #4]
 80044fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d003      	beq.n	800450a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8004502:	69ba      	ldr	r2, [r7, #24]
 8004504:	693b      	ldr	r3, [r7, #16]
 8004506:	4313      	orrs	r3, r2
 8004508:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800450a:	4a1d      	ldr	r2, [pc, #116]	@ (8004580 <HAL_GPIO_Init+0x334>)
 800450c:	69bb      	ldr	r3, [r7, #24]
 800450e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004510:	4b1b      	ldr	r3, [pc, #108]	@ (8004580 <HAL_GPIO_Init+0x334>)
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004516:	693b      	ldr	r3, [r7, #16]
 8004518:	43db      	mvns	r3, r3
 800451a:	69ba      	ldr	r2, [r7, #24]
 800451c:	4013      	ands	r3, r2
 800451e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004520:	683b      	ldr	r3, [r7, #0]
 8004522:	685b      	ldr	r3, [r3, #4]
 8004524:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004528:	2b00      	cmp	r3, #0
 800452a:	d003      	beq.n	8004534 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800452c:	69ba      	ldr	r2, [r7, #24]
 800452e:	693b      	ldr	r3, [r7, #16]
 8004530:	4313      	orrs	r3, r2
 8004532:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004534:	4a12      	ldr	r2, [pc, #72]	@ (8004580 <HAL_GPIO_Init+0x334>)
 8004536:	69bb      	ldr	r3, [r7, #24]
 8004538:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800453a:	69fb      	ldr	r3, [r7, #28]
 800453c:	3301      	adds	r3, #1
 800453e:	61fb      	str	r3, [r7, #28]
 8004540:	69fb      	ldr	r3, [r7, #28]
 8004542:	2b0f      	cmp	r3, #15
 8004544:	f67f ae90 	bls.w	8004268 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004548:	bf00      	nop
 800454a:	bf00      	nop
 800454c:	3724      	adds	r7, #36	@ 0x24
 800454e:	46bd      	mov	sp, r7
 8004550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004554:	4770      	bx	lr
 8004556:	bf00      	nop
 8004558:	40023800 	.word	0x40023800
 800455c:	40013800 	.word	0x40013800
 8004560:	40020000 	.word	0x40020000
 8004564:	40020400 	.word	0x40020400
 8004568:	40020800 	.word	0x40020800
 800456c:	40020c00 	.word	0x40020c00
 8004570:	40021000 	.word	0x40021000
 8004574:	40021400 	.word	0x40021400
 8004578:	40021800 	.word	0x40021800
 800457c:	40021c00 	.word	0x40021c00
 8004580:	40013c00 	.word	0x40013c00

08004584 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8004584:	b480      	push	{r7}
 8004586:	b087      	sub	sp, #28
 8004588:	af00      	add	r7, sp, #0
 800458a:	6078      	str	r0, [r7, #4]
 800458c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800458e:	2300      	movs	r3, #0
 8004590:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 8004592:	2300      	movs	r3, #0
 8004594:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 8004596:	2300      	movs	r3, #0
 8004598:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800459a:	2300      	movs	r3, #0
 800459c:	617b      	str	r3, [r7, #20]
 800459e:	e0cd      	b.n	800473c <HAL_GPIO_DeInit+0x1b8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80045a0:	2201      	movs	r2, #1
 80045a2:	697b      	ldr	r3, [r7, #20]
 80045a4:	fa02 f303 	lsl.w	r3, r2, r3
 80045a8:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 80045aa:	683a      	ldr	r2, [r7, #0]
 80045ac:	693b      	ldr	r3, [r7, #16]
 80045ae:	4013      	ands	r3, r2
 80045b0:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 80045b2:	68fa      	ldr	r2, [r7, #12]
 80045b4:	693b      	ldr	r3, [r7, #16]
 80045b6:	429a      	cmp	r2, r3
 80045b8:	f040 80bd 	bne.w	8004736 <HAL_GPIO_DeInit+0x1b2>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 80045bc:	4a65      	ldr	r2, [pc, #404]	@ (8004754 <HAL_GPIO_DeInit+0x1d0>)
 80045be:	697b      	ldr	r3, [r7, #20]
 80045c0:	089b      	lsrs	r3, r3, #2
 80045c2:	3302      	adds	r3, #2
 80045c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80045c8:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 80045ca:	697b      	ldr	r3, [r7, #20]
 80045cc:	f003 0303 	and.w	r3, r3, #3
 80045d0:	009b      	lsls	r3, r3, #2
 80045d2:	220f      	movs	r2, #15
 80045d4:	fa02 f303 	lsl.w	r3, r2, r3
 80045d8:	68ba      	ldr	r2, [r7, #8]
 80045da:	4013      	ands	r3, r2
 80045dc:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	4a5d      	ldr	r2, [pc, #372]	@ (8004758 <HAL_GPIO_DeInit+0x1d4>)
 80045e2:	4293      	cmp	r3, r2
 80045e4:	d02b      	beq.n	800463e <HAL_GPIO_DeInit+0xba>
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	4a5c      	ldr	r2, [pc, #368]	@ (800475c <HAL_GPIO_DeInit+0x1d8>)
 80045ea:	4293      	cmp	r3, r2
 80045ec:	d025      	beq.n	800463a <HAL_GPIO_DeInit+0xb6>
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	4a5b      	ldr	r2, [pc, #364]	@ (8004760 <HAL_GPIO_DeInit+0x1dc>)
 80045f2:	4293      	cmp	r3, r2
 80045f4:	d01f      	beq.n	8004636 <HAL_GPIO_DeInit+0xb2>
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	4a5a      	ldr	r2, [pc, #360]	@ (8004764 <HAL_GPIO_DeInit+0x1e0>)
 80045fa:	4293      	cmp	r3, r2
 80045fc:	d019      	beq.n	8004632 <HAL_GPIO_DeInit+0xae>
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	4a59      	ldr	r2, [pc, #356]	@ (8004768 <HAL_GPIO_DeInit+0x1e4>)
 8004602:	4293      	cmp	r3, r2
 8004604:	d013      	beq.n	800462e <HAL_GPIO_DeInit+0xaa>
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	4a58      	ldr	r2, [pc, #352]	@ (800476c <HAL_GPIO_DeInit+0x1e8>)
 800460a:	4293      	cmp	r3, r2
 800460c:	d00d      	beq.n	800462a <HAL_GPIO_DeInit+0xa6>
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	4a57      	ldr	r2, [pc, #348]	@ (8004770 <HAL_GPIO_DeInit+0x1ec>)
 8004612:	4293      	cmp	r3, r2
 8004614:	d007      	beq.n	8004626 <HAL_GPIO_DeInit+0xa2>
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	4a56      	ldr	r2, [pc, #344]	@ (8004774 <HAL_GPIO_DeInit+0x1f0>)
 800461a:	4293      	cmp	r3, r2
 800461c:	d101      	bne.n	8004622 <HAL_GPIO_DeInit+0x9e>
 800461e:	2307      	movs	r3, #7
 8004620:	e00e      	b.n	8004640 <HAL_GPIO_DeInit+0xbc>
 8004622:	2308      	movs	r3, #8
 8004624:	e00c      	b.n	8004640 <HAL_GPIO_DeInit+0xbc>
 8004626:	2306      	movs	r3, #6
 8004628:	e00a      	b.n	8004640 <HAL_GPIO_DeInit+0xbc>
 800462a:	2305      	movs	r3, #5
 800462c:	e008      	b.n	8004640 <HAL_GPIO_DeInit+0xbc>
 800462e:	2304      	movs	r3, #4
 8004630:	e006      	b.n	8004640 <HAL_GPIO_DeInit+0xbc>
 8004632:	2303      	movs	r3, #3
 8004634:	e004      	b.n	8004640 <HAL_GPIO_DeInit+0xbc>
 8004636:	2302      	movs	r3, #2
 8004638:	e002      	b.n	8004640 <HAL_GPIO_DeInit+0xbc>
 800463a:	2301      	movs	r3, #1
 800463c:	e000      	b.n	8004640 <HAL_GPIO_DeInit+0xbc>
 800463e:	2300      	movs	r3, #0
 8004640:	697a      	ldr	r2, [r7, #20]
 8004642:	f002 0203 	and.w	r2, r2, #3
 8004646:	0092      	lsls	r2, r2, #2
 8004648:	4093      	lsls	r3, r2
 800464a:	68ba      	ldr	r2, [r7, #8]
 800464c:	429a      	cmp	r2, r3
 800464e:	d132      	bne.n	80046b6 <HAL_GPIO_DeInit+0x132>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8004650:	4b49      	ldr	r3, [pc, #292]	@ (8004778 <HAL_GPIO_DeInit+0x1f4>)
 8004652:	681a      	ldr	r2, [r3, #0]
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	43db      	mvns	r3, r3
 8004658:	4947      	ldr	r1, [pc, #284]	@ (8004778 <HAL_GPIO_DeInit+0x1f4>)
 800465a:	4013      	ands	r3, r2
 800465c:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 800465e:	4b46      	ldr	r3, [pc, #280]	@ (8004778 <HAL_GPIO_DeInit+0x1f4>)
 8004660:	685a      	ldr	r2, [r3, #4]
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	43db      	mvns	r3, r3
 8004666:	4944      	ldr	r1, [pc, #272]	@ (8004778 <HAL_GPIO_DeInit+0x1f4>)
 8004668:	4013      	ands	r3, r2
 800466a:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 800466c:	4b42      	ldr	r3, [pc, #264]	@ (8004778 <HAL_GPIO_DeInit+0x1f4>)
 800466e:	68da      	ldr	r2, [r3, #12]
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	43db      	mvns	r3, r3
 8004674:	4940      	ldr	r1, [pc, #256]	@ (8004778 <HAL_GPIO_DeInit+0x1f4>)
 8004676:	4013      	ands	r3, r2
 8004678:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 800467a:	4b3f      	ldr	r3, [pc, #252]	@ (8004778 <HAL_GPIO_DeInit+0x1f4>)
 800467c:	689a      	ldr	r2, [r3, #8]
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	43db      	mvns	r3, r3
 8004682:	493d      	ldr	r1, [pc, #244]	@ (8004778 <HAL_GPIO_DeInit+0x1f4>)
 8004684:	4013      	ands	r3, r2
 8004686:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8004688:	697b      	ldr	r3, [r7, #20]
 800468a:	f003 0303 	and.w	r3, r3, #3
 800468e:	009b      	lsls	r3, r3, #2
 8004690:	220f      	movs	r2, #15
 8004692:	fa02 f303 	lsl.w	r3, r2, r3
 8004696:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8004698:	4a2e      	ldr	r2, [pc, #184]	@ (8004754 <HAL_GPIO_DeInit+0x1d0>)
 800469a:	697b      	ldr	r3, [r7, #20]
 800469c:	089b      	lsrs	r3, r3, #2
 800469e:	3302      	adds	r3, #2
 80046a0:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80046a4:	68bb      	ldr	r3, [r7, #8]
 80046a6:	43da      	mvns	r2, r3
 80046a8:	482a      	ldr	r0, [pc, #168]	@ (8004754 <HAL_GPIO_DeInit+0x1d0>)
 80046aa:	697b      	ldr	r3, [r7, #20]
 80046ac:	089b      	lsrs	r3, r3, #2
 80046ae:	400a      	ands	r2, r1
 80046b0:	3302      	adds	r3, #2
 80046b2:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	681a      	ldr	r2, [r3, #0]
 80046ba:	697b      	ldr	r3, [r7, #20]
 80046bc:	005b      	lsls	r3, r3, #1
 80046be:	2103      	movs	r1, #3
 80046c0:	fa01 f303 	lsl.w	r3, r1, r3
 80046c4:	43db      	mvns	r3, r3
 80046c6:	401a      	ands	r2, r3
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80046cc:	697b      	ldr	r3, [r7, #20]
 80046ce:	08da      	lsrs	r2, r3, #3
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	3208      	adds	r2, #8
 80046d4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80046d8:	697b      	ldr	r3, [r7, #20]
 80046da:	f003 0307 	and.w	r3, r3, #7
 80046de:	009b      	lsls	r3, r3, #2
 80046e0:	220f      	movs	r2, #15
 80046e2:	fa02 f303 	lsl.w	r3, r2, r3
 80046e6:	43db      	mvns	r3, r3
 80046e8:	697a      	ldr	r2, [r7, #20]
 80046ea:	08d2      	lsrs	r2, r2, #3
 80046ec:	4019      	ands	r1, r3
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	3208      	adds	r2, #8
 80046f2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	68da      	ldr	r2, [r3, #12]
 80046fa:	697b      	ldr	r3, [r7, #20]
 80046fc:	005b      	lsls	r3, r3, #1
 80046fe:	2103      	movs	r1, #3
 8004700:	fa01 f303 	lsl.w	r3, r1, r3
 8004704:	43db      	mvns	r3, r3
 8004706:	401a      	ands	r2, r3
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	685a      	ldr	r2, [r3, #4]
 8004710:	2101      	movs	r1, #1
 8004712:	697b      	ldr	r3, [r7, #20]
 8004714:	fa01 f303 	lsl.w	r3, r1, r3
 8004718:	43db      	mvns	r3, r3
 800471a:	401a      	ands	r2, r3
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	689a      	ldr	r2, [r3, #8]
 8004724:	697b      	ldr	r3, [r7, #20]
 8004726:	005b      	lsls	r3, r3, #1
 8004728:	2103      	movs	r1, #3
 800472a:	fa01 f303 	lsl.w	r3, r1, r3
 800472e:	43db      	mvns	r3, r3
 8004730:	401a      	ands	r2, r3
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004736:	697b      	ldr	r3, [r7, #20]
 8004738:	3301      	adds	r3, #1
 800473a:	617b      	str	r3, [r7, #20]
 800473c:	697b      	ldr	r3, [r7, #20]
 800473e:	2b0f      	cmp	r3, #15
 8004740:	f67f af2e 	bls.w	80045a0 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8004744:	bf00      	nop
 8004746:	bf00      	nop
 8004748:	371c      	adds	r7, #28
 800474a:	46bd      	mov	sp, r7
 800474c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004750:	4770      	bx	lr
 8004752:	bf00      	nop
 8004754:	40013800 	.word	0x40013800
 8004758:	40020000 	.word	0x40020000
 800475c:	40020400 	.word	0x40020400
 8004760:	40020800 	.word	0x40020800
 8004764:	40020c00 	.word	0x40020c00
 8004768:	40021000 	.word	0x40021000
 800476c:	40021400 	.word	0x40021400
 8004770:	40021800 	.word	0x40021800
 8004774:	40021c00 	.word	0x40021c00
 8004778:	40013c00 	.word	0x40013c00

0800477c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800477c:	b480      	push	{r7}
 800477e:	b085      	sub	sp, #20
 8004780:	af00      	add	r7, sp, #0
 8004782:	6078      	str	r0, [r7, #4]
 8004784:	460b      	mov	r3, r1
 8004786:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	691a      	ldr	r2, [r3, #16]
 800478c:	887b      	ldrh	r3, [r7, #2]
 800478e:	4013      	ands	r3, r2
 8004790:	2b00      	cmp	r3, #0
 8004792:	d002      	beq.n	800479a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004794:	2301      	movs	r3, #1
 8004796:	73fb      	strb	r3, [r7, #15]
 8004798:	e001      	b.n	800479e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800479a:	2300      	movs	r3, #0
 800479c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800479e:	7bfb      	ldrb	r3, [r7, #15]
}
 80047a0:	4618      	mov	r0, r3
 80047a2:	3714      	adds	r7, #20
 80047a4:	46bd      	mov	sp, r7
 80047a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047aa:	4770      	bx	lr

080047ac <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80047ac:	b480      	push	{r7}
 80047ae:	b083      	sub	sp, #12
 80047b0:	af00      	add	r7, sp, #0
 80047b2:	6078      	str	r0, [r7, #4]
 80047b4:	460b      	mov	r3, r1
 80047b6:	807b      	strh	r3, [r7, #2]
 80047b8:	4613      	mov	r3, r2
 80047ba:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80047bc:	787b      	ldrb	r3, [r7, #1]
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d003      	beq.n	80047ca <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80047c2:	887a      	ldrh	r2, [r7, #2]
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80047c8:	e003      	b.n	80047d2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80047ca:	887b      	ldrh	r3, [r7, #2]
 80047cc:	041a      	lsls	r2, r3, #16
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	619a      	str	r2, [r3, #24]
}
 80047d2:	bf00      	nop
 80047d4:	370c      	adds	r7, #12
 80047d6:	46bd      	mov	sp, r7
 80047d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047dc:	4770      	bx	lr

080047de <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80047de:	b480      	push	{r7}
 80047e0:	b085      	sub	sp, #20
 80047e2:	af00      	add	r7, sp, #0
 80047e4:	6078      	str	r0, [r7, #4]
 80047e6:	460b      	mov	r3, r1
 80047e8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	695b      	ldr	r3, [r3, #20]
 80047ee:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80047f0:	887a      	ldrh	r2, [r7, #2]
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	4013      	ands	r3, r2
 80047f6:	041a      	lsls	r2, r3, #16
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	43d9      	mvns	r1, r3
 80047fc:	887b      	ldrh	r3, [r7, #2]
 80047fe:	400b      	ands	r3, r1
 8004800:	431a      	orrs	r2, r3
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	619a      	str	r2, [r3, #24]
}
 8004806:	bf00      	nop
 8004808:	3714      	adds	r7, #20
 800480a:	46bd      	mov	sp, r7
 800480c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004810:	4770      	bx	lr
	...

08004814 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004814:	b580      	push	{r7, lr}
 8004816:	b084      	sub	sp, #16
 8004818:	af00      	add	r7, sp, #0
 800481a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	2b00      	cmp	r3, #0
 8004820:	d101      	bne.n	8004826 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004822:	2301      	movs	r3, #1
 8004824:	e12b      	b.n	8004a7e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800482c:	b2db      	uxtb	r3, r3
 800482e:	2b00      	cmp	r3, #0
 8004830:	d106      	bne.n	8004840 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	2200      	movs	r2, #0
 8004836:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800483a:	6878      	ldr	r0, [r7, #4]
 800483c:	f7fe fb02 	bl	8002e44 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	2224      	movs	r2, #36	@ 0x24
 8004844:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	681a      	ldr	r2, [r3, #0]
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	f022 0201 	bic.w	r2, r2, #1
 8004856:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	681a      	ldr	r2, [r3, #0]
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004866:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	681a      	ldr	r2, [r3, #0]
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004876:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004878:	f002 f852 	bl	8006920 <HAL_RCC_GetPCLK1Freq>
 800487c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	685b      	ldr	r3, [r3, #4]
 8004882:	4a81      	ldr	r2, [pc, #516]	@ (8004a88 <HAL_I2C_Init+0x274>)
 8004884:	4293      	cmp	r3, r2
 8004886:	d807      	bhi.n	8004898 <HAL_I2C_Init+0x84>
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	4a80      	ldr	r2, [pc, #512]	@ (8004a8c <HAL_I2C_Init+0x278>)
 800488c:	4293      	cmp	r3, r2
 800488e:	bf94      	ite	ls
 8004890:	2301      	movls	r3, #1
 8004892:	2300      	movhi	r3, #0
 8004894:	b2db      	uxtb	r3, r3
 8004896:	e006      	b.n	80048a6 <HAL_I2C_Init+0x92>
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	4a7d      	ldr	r2, [pc, #500]	@ (8004a90 <HAL_I2C_Init+0x27c>)
 800489c:	4293      	cmp	r3, r2
 800489e:	bf94      	ite	ls
 80048a0:	2301      	movls	r3, #1
 80048a2:	2300      	movhi	r3, #0
 80048a4:	b2db      	uxtb	r3, r3
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d001      	beq.n	80048ae <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80048aa:	2301      	movs	r3, #1
 80048ac:	e0e7      	b.n	8004a7e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	4a78      	ldr	r2, [pc, #480]	@ (8004a94 <HAL_I2C_Init+0x280>)
 80048b2:	fba2 2303 	umull	r2, r3, r2, r3
 80048b6:	0c9b      	lsrs	r3, r3, #18
 80048b8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	685b      	ldr	r3, [r3, #4]
 80048c0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	68ba      	ldr	r2, [r7, #8]
 80048ca:	430a      	orrs	r2, r1
 80048cc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	6a1b      	ldr	r3, [r3, #32]
 80048d4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	685b      	ldr	r3, [r3, #4]
 80048dc:	4a6a      	ldr	r2, [pc, #424]	@ (8004a88 <HAL_I2C_Init+0x274>)
 80048de:	4293      	cmp	r3, r2
 80048e0:	d802      	bhi.n	80048e8 <HAL_I2C_Init+0xd4>
 80048e2:	68bb      	ldr	r3, [r7, #8]
 80048e4:	3301      	adds	r3, #1
 80048e6:	e009      	b.n	80048fc <HAL_I2C_Init+0xe8>
 80048e8:	68bb      	ldr	r3, [r7, #8]
 80048ea:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80048ee:	fb02 f303 	mul.w	r3, r2, r3
 80048f2:	4a69      	ldr	r2, [pc, #420]	@ (8004a98 <HAL_I2C_Init+0x284>)
 80048f4:	fba2 2303 	umull	r2, r3, r2, r3
 80048f8:	099b      	lsrs	r3, r3, #6
 80048fa:	3301      	adds	r3, #1
 80048fc:	687a      	ldr	r2, [r7, #4]
 80048fe:	6812      	ldr	r2, [r2, #0]
 8004900:	430b      	orrs	r3, r1
 8004902:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	69db      	ldr	r3, [r3, #28]
 800490a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800490e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	685b      	ldr	r3, [r3, #4]
 8004916:	495c      	ldr	r1, [pc, #368]	@ (8004a88 <HAL_I2C_Init+0x274>)
 8004918:	428b      	cmp	r3, r1
 800491a:	d819      	bhi.n	8004950 <HAL_I2C_Init+0x13c>
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	1e59      	subs	r1, r3, #1
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	685b      	ldr	r3, [r3, #4]
 8004924:	005b      	lsls	r3, r3, #1
 8004926:	fbb1 f3f3 	udiv	r3, r1, r3
 800492a:	1c59      	adds	r1, r3, #1
 800492c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8004930:	400b      	ands	r3, r1
 8004932:	2b00      	cmp	r3, #0
 8004934:	d00a      	beq.n	800494c <HAL_I2C_Init+0x138>
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	1e59      	subs	r1, r3, #1
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	685b      	ldr	r3, [r3, #4]
 800493e:	005b      	lsls	r3, r3, #1
 8004940:	fbb1 f3f3 	udiv	r3, r1, r3
 8004944:	3301      	adds	r3, #1
 8004946:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800494a:	e051      	b.n	80049f0 <HAL_I2C_Init+0x1dc>
 800494c:	2304      	movs	r3, #4
 800494e:	e04f      	b.n	80049f0 <HAL_I2C_Init+0x1dc>
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	689b      	ldr	r3, [r3, #8]
 8004954:	2b00      	cmp	r3, #0
 8004956:	d111      	bne.n	800497c <HAL_I2C_Init+0x168>
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	1e58      	subs	r0, r3, #1
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	6859      	ldr	r1, [r3, #4]
 8004960:	460b      	mov	r3, r1
 8004962:	005b      	lsls	r3, r3, #1
 8004964:	440b      	add	r3, r1
 8004966:	fbb0 f3f3 	udiv	r3, r0, r3
 800496a:	3301      	adds	r3, #1
 800496c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004970:	2b00      	cmp	r3, #0
 8004972:	bf0c      	ite	eq
 8004974:	2301      	moveq	r3, #1
 8004976:	2300      	movne	r3, #0
 8004978:	b2db      	uxtb	r3, r3
 800497a:	e012      	b.n	80049a2 <HAL_I2C_Init+0x18e>
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	1e58      	subs	r0, r3, #1
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	6859      	ldr	r1, [r3, #4]
 8004984:	460b      	mov	r3, r1
 8004986:	009b      	lsls	r3, r3, #2
 8004988:	440b      	add	r3, r1
 800498a:	0099      	lsls	r1, r3, #2
 800498c:	440b      	add	r3, r1
 800498e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004992:	3301      	adds	r3, #1
 8004994:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004998:	2b00      	cmp	r3, #0
 800499a:	bf0c      	ite	eq
 800499c:	2301      	moveq	r3, #1
 800499e:	2300      	movne	r3, #0
 80049a0:	b2db      	uxtb	r3, r3
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d001      	beq.n	80049aa <HAL_I2C_Init+0x196>
 80049a6:	2301      	movs	r3, #1
 80049a8:	e022      	b.n	80049f0 <HAL_I2C_Init+0x1dc>
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	689b      	ldr	r3, [r3, #8]
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d10e      	bne.n	80049d0 <HAL_I2C_Init+0x1bc>
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	1e58      	subs	r0, r3, #1
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	6859      	ldr	r1, [r3, #4]
 80049ba:	460b      	mov	r3, r1
 80049bc:	005b      	lsls	r3, r3, #1
 80049be:	440b      	add	r3, r1
 80049c0:	fbb0 f3f3 	udiv	r3, r0, r3
 80049c4:	3301      	adds	r3, #1
 80049c6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80049ca:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80049ce:	e00f      	b.n	80049f0 <HAL_I2C_Init+0x1dc>
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	1e58      	subs	r0, r3, #1
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	6859      	ldr	r1, [r3, #4]
 80049d8:	460b      	mov	r3, r1
 80049da:	009b      	lsls	r3, r3, #2
 80049dc:	440b      	add	r3, r1
 80049de:	0099      	lsls	r1, r3, #2
 80049e0:	440b      	add	r3, r1
 80049e2:	fbb0 f3f3 	udiv	r3, r0, r3
 80049e6:	3301      	adds	r3, #1
 80049e8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80049ec:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80049f0:	6879      	ldr	r1, [r7, #4]
 80049f2:	6809      	ldr	r1, [r1, #0]
 80049f4:	4313      	orrs	r3, r2
 80049f6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	69da      	ldr	r2, [r3, #28]
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	6a1b      	ldr	r3, [r3, #32]
 8004a0a:	431a      	orrs	r2, r3
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	430a      	orrs	r2, r1
 8004a12:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	689b      	ldr	r3, [r3, #8]
 8004a1a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8004a1e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8004a22:	687a      	ldr	r2, [r7, #4]
 8004a24:	6911      	ldr	r1, [r2, #16]
 8004a26:	687a      	ldr	r2, [r7, #4]
 8004a28:	68d2      	ldr	r2, [r2, #12]
 8004a2a:	4311      	orrs	r1, r2
 8004a2c:	687a      	ldr	r2, [r7, #4]
 8004a2e:	6812      	ldr	r2, [r2, #0]
 8004a30:	430b      	orrs	r3, r1
 8004a32:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	68db      	ldr	r3, [r3, #12]
 8004a3a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	695a      	ldr	r2, [r3, #20]
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	699b      	ldr	r3, [r3, #24]
 8004a46:	431a      	orrs	r2, r3
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	430a      	orrs	r2, r1
 8004a4e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	681a      	ldr	r2, [r3, #0]
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	f042 0201 	orr.w	r2, r2, #1
 8004a5e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	2200      	movs	r2, #0
 8004a64:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	2220      	movs	r2, #32
 8004a6a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	2200      	movs	r2, #0
 8004a72:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	2200      	movs	r2, #0
 8004a78:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8004a7c:	2300      	movs	r3, #0
}
 8004a7e:	4618      	mov	r0, r3
 8004a80:	3710      	adds	r7, #16
 8004a82:	46bd      	mov	sp, r7
 8004a84:	bd80      	pop	{r7, pc}
 8004a86:	bf00      	nop
 8004a88:	000186a0 	.word	0x000186a0
 8004a8c:	001e847f 	.word	0x001e847f
 8004a90:	003d08ff 	.word	0x003d08ff
 8004a94:	431bde83 	.word	0x431bde83
 8004a98:	10624dd3 	.word	0x10624dd3

08004a9c <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8004a9c:	b580      	push	{r7, lr}
 8004a9e:	b082      	sub	sp, #8
 8004aa0:	af00      	add	r7, sp, #0
 8004aa2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d101      	bne.n	8004aae <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8004aaa:	2301      	movs	r3, #1
 8004aac:	e021      	b.n	8004af2 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	2224      	movs	r2, #36	@ 0x24
 8004ab2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	681a      	ldr	r2, [r3, #0]
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	f022 0201 	bic.w	r2, r2, #1
 8004ac4:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8004ac6:	6878      	ldr	r0, [r7, #4]
 8004ac8:	f7fe fa6a 	bl	8002fa0 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	2200      	movs	r2, #0
 8004ad0:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State         = HAL_I2C_STATE_RESET;
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	2200      	movs	r2, #0
 8004ad6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	2200      	movs	r2, #0
 8004ade:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	2200      	movs	r2, #0
 8004ae4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	2200      	movs	r2, #0
 8004aec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004af0:	2300      	movs	r3, #0
}
 8004af2:	4618      	mov	r0, r3
 8004af4:	3708      	adds	r7, #8
 8004af6:	46bd      	mov	sp, r7
 8004af8:	bd80      	pop	{r7, pc}
	...

08004afc <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004afc:	b580      	push	{r7, lr}
 8004afe:	b088      	sub	sp, #32
 8004b00:	af02      	add	r7, sp, #8
 8004b02:	60f8      	str	r0, [r7, #12]
 8004b04:	4608      	mov	r0, r1
 8004b06:	4611      	mov	r1, r2
 8004b08:	461a      	mov	r2, r3
 8004b0a:	4603      	mov	r3, r0
 8004b0c:	817b      	strh	r3, [r7, #10]
 8004b0e:	460b      	mov	r3, r1
 8004b10:	813b      	strh	r3, [r7, #8]
 8004b12:	4613      	mov	r3, r2
 8004b14:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004b16:	f7fe fdeb 	bl	80036f0 <HAL_GetTick>
 8004b1a:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004b22:	b2db      	uxtb	r3, r3
 8004b24:	2b20      	cmp	r3, #32
 8004b26:	f040 80d9 	bne.w	8004cdc <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004b2a:	697b      	ldr	r3, [r7, #20]
 8004b2c:	9300      	str	r3, [sp, #0]
 8004b2e:	2319      	movs	r3, #25
 8004b30:	2201      	movs	r2, #1
 8004b32:	496d      	ldr	r1, [pc, #436]	@ (8004ce8 <HAL_I2C_Mem_Write+0x1ec>)
 8004b34:	68f8      	ldr	r0, [r7, #12]
 8004b36:	f001 f88d 	bl	8005c54 <I2C_WaitOnFlagUntilTimeout>
 8004b3a:	4603      	mov	r3, r0
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d001      	beq.n	8004b44 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8004b40:	2302      	movs	r3, #2
 8004b42:	e0cc      	b.n	8004cde <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004b4a:	2b01      	cmp	r3, #1
 8004b4c:	d101      	bne.n	8004b52 <HAL_I2C_Mem_Write+0x56>
 8004b4e:	2302      	movs	r3, #2
 8004b50:	e0c5      	b.n	8004cde <HAL_I2C_Mem_Write+0x1e2>
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	2201      	movs	r2, #1
 8004b56:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	f003 0301 	and.w	r3, r3, #1
 8004b64:	2b01      	cmp	r3, #1
 8004b66:	d007      	beq.n	8004b78 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	681a      	ldr	r2, [r3, #0]
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	f042 0201 	orr.w	r2, r2, #1
 8004b76:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	681a      	ldr	r2, [r3, #0]
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004b86:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	2221      	movs	r2, #33	@ 0x21
 8004b8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	2240      	movs	r2, #64	@ 0x40
 8004b94:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	2200      	movs	r2, #0
 8004b9c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	6a3a      	ldr	r2, [r7, #32]
 8004ba2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8004ba8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004bae:	b29a      	uxth	r2, r3
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	4a4d      	ldr	r2, [pc, #308]	@ (8004cec <HAL_I2C_Mem_Write+0x1f0>)
 8004bb8:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004bba:	88f8      	ldrh	r0, [r7, #6]
 8004bbc:	893a      	ldrh	r2, [r7, #8]
 8004bbe:	8979      	ldrh	r1, [r7, #10]
 8004bc0:	697b      	ldr	r3, [r7, #20]
 8004bc2:	9301      	str	r3, [sp, #4]
 8004bc4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004bc6:	9300      	str	r3, [sp, #0]
 8004bc8:	4603      	mov	r3, r0
 8004bca:	68f8      	ldr	r0, [r7, #12]
 8004bcc:	f000 fda8 	bl	8005720 <I2C_RequestMemoryWrite>
 8004bd0:	4603      	mov	r3, r0
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d052      	beq.n	8004c7c <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8004bd6:	2301      	movs	r3, #1
 8004bd8:	e081      	b.n	8004cde <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004bda:	697a      	ldr	r2, [r7, #20]
 8004bdc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004bde:	68f8      	ldr	r0, [r7, #12]
 8004be0:	f001 f952 	bl	8005e88 <I2C_WaitOnTXEFlagUntilTimeout>
 8004be4:	4603      	mov	r3, r0
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d00d      	beq.n	8004c06 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bee:	2b04      	cmp	r3, #4
 8004bf0:	d107      	bne.n	8004c02 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	681a      	ldr	r2, [r3, #0]
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004c00:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004c02:	2301      	movs	r3, #1
 8004c04:	e06b      	b.n	8004cde <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c0a:	781a      	ldrb	r2, [r3, #0]
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c16:	1c5a      	adds	r2, r3, #1
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004c20:	3b01      	subs	r3, #1
 8004c22:	b29a      	uxth	r2, r3
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c2c:	b29b      	uxth	r3, r3
 8004c2e:	3b01      	subs	r3, #1
 8004c30:	b29a      	uxth	r2, r3
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	695b      	ldr	r3, [r3, #20]
 8004c3c:	f003 0304 	and.w	r3, r3, #4
 8004c40:	2b04      	cmp	r3, #4
 8004c42:	d11b      	bne.n	8004c7c <HAL_I2C_Mem_Write+0x180>
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d017      	beq.n	8004c7c <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c50:	781a      	ldrb	r2, [r3, #0]
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c5c:	1c5a      	adds	r2, r3, #1
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004c66:	3b01      	subs	r3, #1
 8004c68:	b29a      	uxth	r2, r3
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c72:	b29b      	uxth	r3, r3
 8004c74:	3b01      	subs	r3, #1
 8004c76:	b29a      	uxth	r2, r3
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d1aa      	bne.n	8004bda <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004c84:	697a      	ldr	r2, [r7, #20]
 8004c86:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004c88:	68f8      	ldr	r0, [r7, #12]
 8004c8a:	f001 f945 	bl	8005f18 <I2C_WaitOnBTFFlagUntilTimeout>
 8004c8e:	4603      	mov	r3, r0
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d00d      	beq.n	8004cb0 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c98:	2b04      	cmp	r3, #4
 8004c9a:	d107      	bne.n	8004cac <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	681a      	ldr	r2, [r3, #0]
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004caa:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004cac:	2301      	movs	r3, #1
 8004cae:	e016      	b.n	8004cde <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	681a      	ldr	r2, [r3, #0]
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004cbe:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	2220      	movs	r2, #32
 8004cc4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	2200      	movs	r2, #0
 8004ccc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	2200      	movs	r2, #0
 8004cd4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004cd8:	2300      	movs	r3, #0
 8004cda:	e000      	b.n	8004cde <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8004cdc:	2302      	movs	r3, #2
  }
}
 8004cde:	4618      	mov	r0, r3
 8004ce0:	3718      	adds	r7, #24
 8004ce2:	46bd      	mov	sp, r7
 8004ce4:	bd80      	pop	{r7, pc}
 8004ce6:	bf00      	nop
 8004ce8:	00100002 	.word	0x00100002
 8004cec:	ffff0000 	.word	0xffff0000

08004cf0 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004cf0:	b580      	push	{r7, lr}
 8004cf2:	b08c      	sub	sp, #48	@ 0x30
 8004cf4:	af02      	add	r7, sp, #8
 8004cf6:	60f8      	str	r0, [r7, #12]
 8004cf8:	4608      	mov	r0, r1
 8004cfa:	4611      	mov	r1, r2
 8004cfc:	461a      	mov	r2, r3
 8004cfe:	4603      	mov	r3, r0
 8004d00:	817b      	strh	r3, [r7, #10]
 8004d02:	460b      	mov	r3, r1
 8004d04:	813b      	strh	r3, [r7, #8]
 8004d06:	4613      	mov	r3, r2
 8004d08:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004d0a:	f7fe fcf1 	bl	80036f0 <HAL_GetTick>
 8004d0e:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004d16:	b2db      	uxtb	r3, r3
 8004d18:	2b20      	cmp	r3, #32
 8004d1a:	f040 8214 	bne.w	8005146 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004d1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d20:	9300      	str	r3, [sp, #0]
 8004d22:	2319      	movs	r3, #25
 8004d24:	2201      	movs	r2, #1
 8004d26:	497b      	ldr	r1, [pc, #492]	@ (8004f14 <HAL_I2C_Mem_Read+0x224>)
 8004d28:	68f8      	ldr	r0, [r7, #12]
 8004d2a:	f000 ff93 	bl	8005c54 <I2C_WaitOnFlagUntilTimeout>
 8004d2e:	4603      	mov	r3, r0
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d001      	beq.n	8004d38 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8004d34:	2302      	movs	r3, #2
 8004d36:	e207      	b.n	8005148 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004d3e:	2b01      	cmp	r3, #1
 8004d40:	d101      	bne.n	8004d46 <HAL_I2C_Mem_Read+0x56>
 8004d42:	2302      	movs	r3, #2
 8004d44:	e200      	b.n	8005148 <HAL_I2C_Mem_Read+0x458>
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	2201      	movs	r2, #1
 8004d4a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	f003 0301 	and.w	r3, r3, #1
 8004d58:	2b01      	cmp	r3, #1
 8004d5a:	d007      	beq.n	8004d6c <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	681a      	ldr	r2, [r3, #0]
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	f042 0201 	orr.w	r2, r2, #1
 8004d6a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	681a      	ldr	r2, [r3, #0]
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004d7a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	2222      	movs	r2, #34	@ 0x22
 8004d80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	2240      	movs	r2, #64	@ 0x40
 8004d88:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	2200      	movs	r2, #0
 8004d90:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004d96:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8004d9c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004da2:	b29a      	uxth	r2, r3
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	4a5b      	ldr	r2, [pc, #364]	@ (8004f18 <HAL_I2C_Mem_Read+0x228>)
 8004dac:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004dae:	88f8      	ldrh	r0, [r7, #6]
 8004db0:	893a      	ldrh	r2, [r7, #8]
 8004db2:	8979      	ldrh	r1, [r7, #10]
 8004db4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004db6:	9301      	str	r3, [sp, #4]
 8004db8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004dba:	9300      	str	r3, [sp, #0]
 8004dbc:	4603      	mov	r3, r0
 8004dbe:	68f8      	ldr	r0, [r7, #12]
 8004dc0:	f000 fd44 	bl	800584c <I2C_RequestMemoryRead>
 8004dc4:	4603      	mov	r3, r0
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d001      	beq.n	8004dce <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8004dca:	2301      	movs	r3, #1
 8004dcc:	e1bc      	b.n	8005148 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d113      	bne.n	8004dfe <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004dd6:	2300      	movs	r3, #0
 8004dd8:	623b      	str	r3, [r7, #32]
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	695b      	ldr	r3, [r3, #20]
 8004de0:	623b      	str	r3, [r7, #32]
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	699b      	ldr	r3, [r3, #24]
 8004de8:	623b      	str	r3, [r7, #32]
 8004dea:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	681a      	ldr	r2, [r3, #0]
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004dfa:	601a      	str	r2, [r3, #0]
 8004dfc:	e190      	b.n	8005120 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e02:	2b01      	cmp	r3, #1
 8004e04:	d11b      	bne.n	8004e3e <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	681a      	ldr	r2, [r3, #0]
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004e14:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004e16:	2300      	movs	r3, #0
 8004e18:	61fb      	str	r3, [r7, #28]
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	695b      	ldr	r3, [r3, #20]
 8004e20:	61fb      	str	r3, [r7, #28]
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	699b      	ldr	r3, [r3, #24]
 8004e28:	61fb      	str	r3, [r7, #28]
 8004e2a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	681a      	ldr	r2, [r3, #0]
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004e3a:	601a      	str	r2, [r3, #0]
 8004e3c:	e170      	b.n	8005120 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e42:	2b02      	cmp	r3, #2
 8004e44:	d11b      	bne.n	8004e7e <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	681a      	ldr	r2, [r3, #0]
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004e54:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	681a      	ldr	r2, [r3, #0]
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004e64:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004e66:	2300      	movs	r3, #0
 8004e68:	61bb      	str	r3, [r7, #24]
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	695b      	ldr	r3, [r3, #20]
 8004e70:	61bb      	str	r3, [r7, #24]
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	699b      	ldr	r3, [r3, #24]
 8004e78:	61bb      	str	r3, [r7, #24]
 8004e7a:	69bb      	ldr	r3, [r7, #24]
 8004e7c:	e150      	b.n	8005120 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004e7e:	2300      	movs	r3, #0
 8004e80:	617b      	str	r3, [r7, #20]
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	695b      	ldr	r3, [r3, #20]
 8004e88:	617b      	str	r3, [r7, #20]
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	699b      	ldr	r3, [r3, #24]
 8004e90:	617b      	str	r3, [r7, #20]
 8004e92:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8004e94:	e144      	b.n	8005120 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e9a:	2b03      	cmp	r3, #3
 8004e9c:	f200 80f1 	bhi.w	8005082 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ea4:	2b01      	cmp	r3, #1
 8004ea6:	d123      	bne.n	8004ef0 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004ea8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004eaa:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8004eac:	68f8      	ldr	r0, [r7, #12]
 8004eae:	f001 f87b 	bl	8005fa8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004eb2:	4603      	mov	r3, r0
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	d001      	beq.n	8004ebc <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8004eb8:	2301      	movs	r3, #1
 8004eba:	e145      	b.n	8005148 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	691a      	ldr	r2, [r3, #16]
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ec6:	b2d2      	uxtb	r2, r2
 8004ec8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ece:	1c5a      	adds	r2, r3, #1
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ed8:	3b01      	subs	r3, #1
 8004eda:	b29a      	uxth	r2, r3
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ee4:	b29b      	uxth	r3, r3
 8004ee6:	3b01      	subs	r3, #1
 8004ee8:	b29a      	uxth	r2, r3
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004eee:	e117      	b.n	8005120 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ef4:	2b02      	cmp	r3, #2
 8004ef6:	d14e      	bne.n	8004f96 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004ef8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004efa:	9300      	str	r3, [sp, #0]
 8004efc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004efe:	2200      	movs	r2, #0
 8004f00:	4906      	ldr	r1, [pc, #24]	@ (8004f1c <HAL_I2C_Mem_Read+0x22c>)
 8004f02:	68f8      	ldr	r0, [r7, #12]
 8004f04:	f000 fea6 	bl	8005c54 <I2C_WaitOnFlagUntilTimeout>
 8004f08:	4603      	mov	r3, r0
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d008      	beq.n	8004f20 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8004f0e:	2301      	movs	r3, #1
 8004f10:	e11a      	b.n	8005148 <HAL_I2C_Mem_Read+0x458>
 8004f12:	bf00      	nop
 8004f14:	00100002 	.word	0x00100002
 8004f18:	ffff0000 	.word	0xffff0000
 8004f1c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	681a      	ldr	r2, [r3, #0]
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004f2e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	691a      	ldr	r2, [r3, #16]
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f3a:	b2d2      	uxtb	r2, r2
 8004f3c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f42:	1c5a      	adds	r2, r3, #1
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f4c:	3b01      	subs	r3, #1
 8004f4e:	b29a      	uxth	r2, r3
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f58:	b29b      	uxth	r3, r3
 8004f5a:	3b01      	subs	r3, #1
 8004f5c:	b29a      	uxth	r2, r3
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	691a      	ldr	r2, [r3, #16]
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f6c:	b2d2      	uxtb	r2, r2
 8004f6e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f74:	1c5a      	adds	r2, r3, #1
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f7e:	3b01      	subs	r3, #1
 8004f80:	b29a      	uxth	r2, r3
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f8a:	b29b      	uxth	r3, r3
 8004f8c:	3b01      	subs	r3, #1
 8004f8e:	b29a      	uxth	r2, r3
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004f94:	e0c4      	b.n	8005120 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004f96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f98:	9300      	str	r3, [sp, #0]
 8004f9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f9c:	2200      	movs	r2, #0
 8004f9e:	496c      	ldr	r1, [pc, #432]	@ (8005150 <HAL_I2C_Mem_Read+0x460>)
 8004fa0:	68f8      	ldr	r0, [r7, #12]
 8004fa2:	f000 fe57 	bl	8005c54 <I2C_WaitOnFlagUntilTimeout>
 8004fa6:	4603      	mov	r3, r0
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	d001      	beq.n	8004fb0 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8004fac:	2301      	movs	r3, #1
 8004fae:	e0cb      	b.n	8005148 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	681a      	ldr	r2, [r3, #0]
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004fbe:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	691a      	ldr	r2, [r3, #16]
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fca:	b2d2      	uxtb	r2, r2
 8004fcc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fd2:	1c5a      	adds	r2, r3, #1
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004fdc:	3b01      	subs	r3, #1
 8004fde:	b29a      	uxth	r2, r3
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004fe8:	b29b      	uxth	r3, r3
 8004fea:	3b01      	subs	r3, #1
 8004fec:	b29a      	uxth	r2, r3
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004ff2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ff4:	9300      	str	r3, [sp, #0]
 8004ff6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ff8:	2200      	movs	r2, #0
 8004ffa:	4955      	ldr	r1, [pc, #340]	@ (8005150 <HAL_I2C_Mem_Read+0x460>)
 8004ffc:	68f8      	ldr	r0, [r7, #12]
 8004ffe:	f000 fe29 	bl	8005c54 <I2C_WaitOnFlagUntilTimeout>
 8005002:	4603      	mov	r3, r0
 8005004:	2b00      	cmp	r3, #0
 8005006:	d001      	beq.n	800500c <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8005008:	2301      	movs	r3, #1
 800500a:	e09d      	b.n	8005148 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	681a      	ldr	r2, [r3, #0]
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800501a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	691a      	ldr	r2, [r3, #16]
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005026:	b2d2      	uxtb	r2, r2
 8005028:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800502e:	1c5a      	adds	r2, r3, #1
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005038:	3b01      	subs	r3, #1
 800503a:	b29a      	uxth	r2, r3
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005044:	b29b      	uxth	r3, r3
 8005046:	3b01      	subs	r3, #1
 8005048:	b29a      	uxth	r2, r3
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	691a      	ldr	r2, [r3, #16]
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005058:	b2d2      	uxtb	r2, r2
 800505a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005060:	1c5a      	adds	r2, r3, #1
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800506a:	3b01      	subs	r3, #1
 800506c:	b29a      	uxth	r2, r3
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005076:	b29b      	uxth	r3, r3
 8005078:	3b01      	subs	r3, #1
 800507a:	b29a      	uxth	r2, r3
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005080:	e04e      	b.n	8005120 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005082:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005084:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8005086:	68f8      	ldr	r0, [r7, #12]
 8005088:	f000 ff8e 	bl	8005fa8 <I2C_WaitOnRXNEFlagUntilTimeout>
 800508c:	4603      	mov	r3, r0
 800508e:	2b00      	cmp	r3, #0
 8005090:	d001      	beq.n	8005096 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8005092:	2301      	movs	r3, #1
 8005094:	e058      	b.n	8005148 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	691a      	ldr	r2, [r3, #16]
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050a0:	b2d2      	uxtb	r2, r2
 80050a2:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050a8:	1c5a      	adds	r2, r3, #1
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80050b2:	3b01      	subs	r3, #1
 80050b4:	b29a      	uxth	r2, r3
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80050be:	b29b      	uxth	r3, r3
 80050c0:	3b01      	subs	r3, #1
 80050c2:	b29a      	uxth	r2, r3
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	695b      	ldr	r3, [r3, #20]
 80050ce:	f003 0304 	and.w	r3, r3, #4
 80050d2:	2b04      	cmp	r3, #4
 80050d4:	d124      	bne.n	8005120 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80050da:	2b03      	cmp	r3, #3
 80050dc:	d107      	bne.n	80050ee <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	681a      	ldr	r2, [r3, #0]
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80050ec:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	691a      	ldr	r2, [r3, #16]
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050f8:	b2d2      	uxtb	r2, r2
 80050fa:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005100:	1c5a      	adds	r2, r3, #1
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800510a:	3b01      	subs	r3, #1
 800510c:	b29a      	uxth	r2, r3
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005116:	b29b      	uxth	r3, r3
 8005118:	3b01      	subs	r3, #1
 800511a:	b29a      	uxth	r2, r3
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005124:	2b00      	cmp	r3, #0
 8005126:	f47f aeb6 	bne.w	8004e96 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	2220      	movs	r2, #32
 800512e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	2200      	movs	r2, #0
 8005136:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	2200      	movs	r2, #0
 800513e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8005142:	2300      	movs	r3, #0
 8005144:	e000      	b.n	8005148 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8005146:	2302      	movs	r3, #2
  }
}
 8005148:	4618      	mov	r0, r3
 800514a:	3728      	adds	r7, #40	@ 0x28
 800514c:	46bd      	mov	sp, r7
 800514e:	bd80      	pop	{r7, pc}
 8005150:	00010004 	.word	0x00010004

08005154 <HAL_I2C_Mem_Read_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be read
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 8005154:	b580      	push	{r7, lr}
 8005156:	b08c      	sub	sp, #48	@ 0x30
 8005158:	af02      	add	r7, sp, #8
 800515a:	60f8      	str	r0, [r7, #12]
 800515c:	4608      	mov	r0, r1
 800515e:	4611      	mov	r1, r2
 8005160:	461a      	mov	r2, r3
 8005162:	4603      	mov	r3, r0
 8005164:	817b      	strh	r3, [r7, #10]
 8005166:	460b      	mov	r3, r1
 8005168:	813b      	strh	r3, [r7, #8]
 800516a:	4613      	mov	r3, r2
 800516c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800516e:	f7fe fabf 	bl	80036f0 <HAL_GetTick>
 8005172:	6278      	str	r0, [r7, #36]	@ 0x24
  __IO uint32_t count = 0U;
 8005174:	2300      	movs	r3, #0
 8005176:	61fb      	str	r3, [r7, #28]
  HAL_StatusTypeDef dmaxferstatus;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800517e:	b2db      	uxtb	r3, r3
 8005180:	2b20      	cmp	r3, #32
 8005182:	f040 8172 	bne.w	800546a <HAL_I2C_Mem_Read_DMA+0x316>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 8005186:	4b93      	ldr	r3, [pc, #588]	@ (80053d4 <HAL_I2C_Mem_Read_DMA+0x280>)
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	08db      	lsrs	r3, r3, #3
 800518c:	4a92      	ldr	r2, [pc, #584]	@ (80053d8 <HAL_I2C_Mem_Read_DMA+0x284>)
 800518e:	fba2 2303 	umull	r2, r3, r2, r3
 8005192:	0a1a      	lsrs	r2, r3, #8
 8005194:	4613      	mov	r3, r2
 8005196:	009b      	lsls	r3, r3, #2
 8005198:	4413      	add	r3, r2
 800519a:	009a      	lsls	r2, r3, #2
 800519c:	4413      	add	r3, r2
 800519e:	61fb      	str	r3, [r7, #28]
    do
    {
      count--;
 80051a0:	69fb      	ldr	r3, [r7, #28]
 80051a2:	3b01      	subs	r3, #1
 80051a4:	61fb      	str	r3, [r7, #28]
      if (count == 0U)
 80051a6:	69fb      	ldr	r3, [r7, #28]
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d112      	bne.n	80051d2 <HAL_I2C_Mem_Read_DMA+0x7e>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	2200      	movs	r2, #0
 80051b0:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	2220      	movs	r2, #32
 80051b6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	2200      	movs	r2, #0
 80051be:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051c6:	f043 0220 	orr.w	r2, r3, #32
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	641a      	str	r2, [r3, #64]	@ 0x40

        return HAL_BUSY;
 80051ce:	2302      	movs	r3, #2
 80051d0:	e14c      	b.n	800546c <HAL_I2C_Mem_Read_DMA+0x318>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	699b      	ldr	r3, [r3, #24]
 80051d8:	f003 0302 	and.w	r3, r3, #2
 80051dc:	2b02      	cmp	r3, #2
 80051de:	d0df      	beq.n	80051a0 <HAL_I2C_Mem_Read_DMA+0x4c>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80051e6:	2b01      	cmp	r3, #1
 80051e8:	d101      	bne.n	80051ee <HAL_I2C_Mem_Read_DMA+0x9a>
 80051ea:	2302      	movs	r3, #2
 80051ec:	e13e      	b.n	800546c <HAL_I2C_Mem_Read_DMA+0x318>
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	2201      	movs	r2, #1
 80051f2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	f003 0301 	and.w	r3, r3, #1
 8005200:	2b01      	cmp	r3, #1
 8005202:	d007      	beq.n	8005214 <HAL_I2C_Mem_Read_DMA+0xc0>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	681a      	ldr	r2, [r3, #0]
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	f042 0201 	orr.w	r2, r2, #1
 8005212:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	681a      	ldr	r2, [r3, #0]
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005222:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	2222      	movs	r2, #34	@ 0x22
 8005228:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	2240      	movs	r2, #64	@ 0x40
 8005230:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	2200      	movs	r2, #0
 8005238:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800523e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8005244:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800524a:	b29a      	uxth	r2, r3
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	4a62      	ldr	r2, [pc, #392]	@ (80053dc <HAL_I2C_Mem_Read_DMA+0x288>)
 8005254:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->Devaddress  = DevAddress;
 8005256:	897a      	ldrh	r2, [r7, #10]
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->Memaddress  = MemAddress;
 800525c:	893a      	ldrh	r2, [r7, #8]
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	649a      	str	r2, [r3, #72]	@ 0x48
    hi2c->MemaddSize  = MemAddSize;
 8005262:	88fa      	ldrh	r2, [r7, #6]
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	64da      	str	r2, [r3, #76]	@ 0x4c
    hi2c->EventCount  = 0U;
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	2200      	movs	r2, #0
 800526c:	651a      	str	r2, [r3, #80]	@ 0x50

    if (hi2c->XferSize > 0U)
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005272:	2b00      	cmp	r3, #0
 8005274:	f000 80cc 	beq.w	8005410 <HAL_I2C_Mem_Read_DMA+0x2bc>
    {
      if (hi2c->hdmarx != NULL)
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800527c:	2b00      	cmp	r3, #0
 800527e:	d02d      	beq.n	80052dc <HAL_I2C_Mem_Read_DMA+0x188>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmarx->XferCpltCallback = I2C_DMAXferCplt;
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005284:	4a56      	ldr	r2, [pc, #344]	@ (80053e0 <HAL_I2C_Mem_Read_DMA+0x28c>)
 8005286:	63da      	str	r2, [r3, #60]	@ 0x3c

        /* Set the DMA error callback */
        hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800528c:	4a55      	ldr	r2, [pc, #340]	@ (80053e4 <HAL_I2C_Mem_Read_DMA+0x290>)
 800528e:	64da      	str	r2, [r3, #76]	@ 0x4c

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmarx->XferHalfCpltCallback = NULL;
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005294:	2200      	movs	r2, #0
 8005296:	641a      	str	r2, [r3, #64]	@ 0x40
        hi2c->hdmarx->XferM1CpltCallback = NULL;
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800529c:	2200      	movs	r2, #0
 800529e:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->hdmarx->XferM1HalfCpltCallback = NULL;
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052a4:	2200      	movs	r2, #0
 80052a6:	649a      	str	r2, [r3, #72]	@ 0x48
        hi2c->hdmarx->XferAbortCallback = NULL;
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052ac:	2200      	movs	r2, #0
 80052ae:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Enable the DMA stream */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->DR, (uint32_t)hi2c->pBuffPtr, hi2c->XferSize);
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	3310      	adds	r3, #16
 80052ba:	4619      	mov	r1, r3
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052c0:	461a      	mov	r2, r3
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80052c6:	f7fe fc61 	bl	8003b8c <HAL_DMA_Start_IT>
 80052ca:	4603      	mov	r3, r0
 80052cc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 80052d0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	f040 8087 	bne.w	80053e8 <HAL_I2C_Mem_Read_DMA+0x294>
 80052da:	e013      	b.n	8005304 <HAL_I2C_Mem_Read_DMA+0x1b0>
        hi2c->State     = HAL_I2C_STATE_READY;
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	2220      	movs	r2, #32
 80052e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	2200      	movs	r2, #0
 80052e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052f0:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	641a      	str	r2, [r3, #64]	@ 0x40
        __HAL_UNLOCK(hi2c);
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	2200      	movs	r2, #0
 80052fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        return HAL_ERROR;
 8005300:	2301      	movs	r3, #1
 8005302:	e0b3      	b.n	800546c <HAL_I2C_Mem_Read_DMA+0x318>
      {
        /* Send Slave Address and Memory Address */
        if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 8005304:	88f8      	ldrh	r0, [r7, #6]
 8005306:	893a      	ldrh	r2, [r7, #8]
 8005308:	8979      	ldrh	r1, [r7, #10]
 800530a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800530c:	9301      	str	r3, [sp, #4]
 800530e:	2323      	movs	r3, #35	@ 0x23
 8005310:	9300      	str	r3, [sp, #0]
 8005312:	4603      	mov	r3, r0
 8005314:	68f8      	ldr	r0, [r7, #12]
 8005316:	f000 fa99 	bl	800584c <I2C_RequestMemoryRead>
 800531a:	4603      	mov	r3, r0
 800531c:	2b00      	cmp	r3, #0
 800531e:	d023      	beq.n	8005368 <HAL_I2C_Mem_Read_DMA+0x214>
        {
          /* Abort the ongoing DMA */
          dmaxferstatus = HAL_DMA_Abort_IT(hi2c->hdmarx);
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005324:	4618      	mov	r0, r3
 8005326:	f7fe fcf9 	bl	8003d1c <HAL_DMA_Abort_IT>
 800532a:	4603      	mov	r3, r0
 800532c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

          /* Prevent unused argument(s) compilation and MISRA warning */
          UNUSED(dmaxferstatus);

          /* Set the unused I2C DMA transfer complete callback to NULL */
          hi2c->hdmarx->XferCpltCallback = NULL;
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005334:	2200      	movs	r2, #0
 8005336:	63da      	str	r2, [r3, #60]	@ 0x3c

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	681a      	ldr	r2, [r3, #0]
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005346:	601a      	str	r2, [r3, #0]

          hi2c->XferSize = 0U;
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	2200      	movs	r2, #0
 800534c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount = 0U;
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	2200      	movs	r2, #0
 8005352:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Disable I2C peripheral to prevent dummy data in buffer */
          __HAL_I2C_DISABLE(hi2c);
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	681a      	ldr	r2, [r3, #0]
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	f022 0201 	bic.w	r2, r2, #1
 8005362:	601a      	str	r2, [r3, #0]

          return HAL_ERROR;
 8005364:	2301      	movs	r3, #1
 8005366:	e081      	b.n	800546c <HAL_I2C_Mem_Read_DMA+0x318>
        }

        if (hi2c->XferSize == 1U)
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800536c:	2b01      	cmp	r3, #1
 800536e:	d108      	bne.n	8005382 <HAL_I2C_Mem_Read_DMA+0x22e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	681a      	ldr	r2, [r3, #0]
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800537e:	601a      	str	r2, [r3, #0]
 8005380:	e007      	b.n	8005392 <HAL_I2C_Mem_Read_DMA+0x23e>
        }
        else
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	685a      	ldr	r2, [r3, #4]
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005390:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005392:	2300      	movs	r3, #0
 8005394:	61bb      	str	r3, [r7, #24]
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	695b      	ldr	r3, [r3, #20]
 800539c:	61bb      	str	r3, [r7, #24]
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	699b      	ldr	r3, [r3, #24]
 80053a4:	61bb      	str	r3, [r7, #24]
 80053a6:	69bb      	ldr	r3, [r7, #24]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	2200      	movs	r2, #0
 80053ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        /* Note : The I2C interrupts must be enabled after unlocking current process
        to avoid the risk of I2C interrupt handle execution before current
        process unlock */
        /* Enable ERR interrupt */
        __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_ERR);
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	685a      	ldr	r2, [r3, #4]
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80053be:	605a      	str	r2, [r3, #4]

        /* Enable DMA Request */
        hi2c->Instance->CR2 |= I2C_CR2_DMAEN;
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	685a      	ldr	r2, [r3, #4]
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80053ce:	605a      	str	r2, [r3, #4]
 80053d0:	e049      	b.n	8005466 <HAL_I2C_Mem_Read_DMA+0x312>
 80053d2:	bf00      	nop
 80053d4:	20000000 	.word	0x20000000
 80053d8:	14f8b589 	.word	0x14f8b589
 80053dc:	ffff0000 	.word	0xffff0000
 80053e0:	08005a1d 	.word	0x08005a1d
 80053e4:	08005bdb 	.word	0x08005bdb
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	2220      	movs	r2, #32
 80053ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	2200      	movs	r2, #0
 80053f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053fc:	f043 0210 	orr.w	r2, r3, #16
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	2200      	movs	r2, #0
 8005408:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800540c:	2301      	movs	r3, #1
 800540e:	e02d      	b.n	800546c <HAL_I2C_Mem_Read_DMA+0x318>
      }
    }
    else
    {
      /* Send Slave Address and Memory Address */
      if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 8005410:	88f8      	ldrh	r0, [r7, #6]
 8005412:	893a      	ldrh	r2, [r7, #8]
 8005414:	8979      	ldrh	r1, [r7, #10]
 8005416:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005418:	9301      	str	r3, [sp, #4]
 800541a:	2323      	movs	r3, #35	@ 0x23
 800541c:	9300      	str	r3, [sp, #0]
 800541e:	4603      	mov	r3, r0
 8005420:	68f8      	ldr	r0, [r7, #12]
 8005422:	f000 fa13 	bl	800584c <I2C_RequestMemoryRead>
 8005426:	4603      	mov	r3, r0
 8005428:	2b00      	cmp	r3, #0
 800542a:	d001      	beq.n	8005430 <HAL_I2C_Mem_Read_DMA+0x2dc>
      {
        return HAL_ERROR;
 800542c:	2301      	movs	r3, #1
 800542e:	e01d      	b.n	800546c <HAL_I2C_Mem_Read_DMA+0x318>
      }

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005430:	2300      	movs	r3, #0
 8005432:	617b      	str	r3, [r7, #20]
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	695b      	ldr	r3, [r3, #20]
 800543a:	617b      	str	r3, [r7, #20]
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	699b      	ldr	r3, [r3, #24]
 8005442:	617b      	str	r3, [r7, #20]
 8005444:	697b      	ldr	r3, [r7, #20]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	681a      	ldr	r2, [r3, #0]
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005454:	601a      	str	r2, [r3, #0]

      hi2c->State = HAL_I2C_STATE_READY;
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	2220      	movs	r2, #32
 800545a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	2200      	movs	r2, #0
 8005462:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }

    return HAL_OK;
 8005466:	2300      	movs	r3, #0
 8005468:	e000      	b.n	800546c <HAL_I2C_Mem_Read_DMA+0x318>
  }
  else
  {
    return HAL_BUSY;
 800546a:	2302      	movs	r3, #2
  }
}
 800546c:	4618      	mov	r0, r3
 800546e:	3728      	adds	r7, #40	@ 0x28
 8005470:	46bd      	mov	sp, r7
 8005472:	bd80      	pop	{r7, pc}

08005474 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8005474:	b580      	push	{r7, lr}
 8005476:	b08a      	sub	sp, #40	@ 0x28
 8005478:	af02      	add	r7, sp, #8
 800547a:	60f8      	str	r0, [r7, #12]
 800547c:	607a      	str	r2, [r7, #4]
 800547e:	603b      	str	r3, [r7, #0]
 8005480:	460b      	mov	r3, r1
 8005482:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8005484:	f7fe f934 	bl	80036f0 <HAL_GetTick>
 8005488:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 800548a:	2300      	movs	r3, #0
 800548c:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005494:	b2db      	uxtb	r3, r3
 8005496:	2b20      	cmp	r3, #32
 8005498:	f040 8111 	bne.w	80056be <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800549c:	69fb      	ldr	r3, [r7, #28]
 800549e:	9300      	str	r3, [sp, #0]
 80054a0:	2319      	movs	r3, #25
 80054a2:	2201      	movs	r2, #1
 80054a4:	4988      	ldr	r1, [pc, #544]	@ (80056c8 <HAL_I2C_IsDeviceReady+0x254>)
 80054a6:	68f8      	ldr	r0, [r7, #12]
 80054a8:	f000 fbd4 	bl	8005c54 <I2C_WaitOnFlagUntilTimeout>
 80054ac:	4603      	mov	r3, r0
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d001      	beq.n	80054b6 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 80054b2:	2302      	movs	r3, #2
 80054b4:	e104      	b.n	80056c0 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80054bc:	2b01      	cmp	r3, #1
 80054be:	d101      	bne.n	80054c4 <HAL_I2C_IsDeviceReady+0x50>
 80054c0:	2302      	movs	r3, #2
 80054c2:	e0fd      	b.n	80056c0 <HAL_I2C_IsDeviceReady+0x24c>
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	2201      	movs	r2, #1
 80054c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	f003 0301 	and.w	r3, r3, #1
 80054d6:	2b01      	cmp	r3, #1
 80054d8:	d007      	beq.n	80054ea <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	681a      	ldr	r2, [r3, #0]
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	f042 0201 	orr.w	r2, r2, #1
 80054e8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	681a      	ldr	r2, [r3, #0]
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80054f8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	2224      	movs	r2, #36	@ 0x24
 80054fe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	2200      	movs	r2, #0
 8005506:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	4a70      	ldr	r2, [pc, #448]	@ (80056cc <HAL_I2C_IsDeviceReady+0x258>)
 800550c:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	681a      	ldr	r2, [r3, #0]
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800551c:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 800551e:	69fb      	ldr	r3, [r7, #28]
 8005520:	9300      	str	r3, [sp, #0]
 8005522:	683b      	ldr	r3, [r7, #0]
 8005524:	2200      	movs	r2, #0
 8005526:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800552a:	68f8      	ldr	r0, [r7, #12]
 800552c:	f000 fb92 	bl	8005c54 <I2C_WaitOnFlagUntilTimeout>
 8005530:	4603      	mov	r3, r0
 8005532:	2b00      	cmp	r3, #0
 8005534:	d00d      	beq.n	8005552 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005540:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005544:	d103      	bne.n	800554e <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800554c:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 800554e:	2303      	movs	r3, #3
 8005550:	e0b6      	b.n	80056c0 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005552:	897b      	ldrh	r3, [r7, #10]
 8005554:	b2db      	uxtb	r3, r3
 8005556:	461a      	mov	r2, r3
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005560:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8005562:	f7fe f8c5 	bl	80036f0 <HAL_GetTick>
 8005566:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	695b      	ldr	r3, [r3, #20]
 800556e:	f003 0302 	and.w	r3, r3, #2
 8005572:	2b02      	cmp	r3, #2
 8005574:	bf0c      	ite	eq
 8005576:	2301      	moveq	r3, #1
 8005578:	2300      	movne	r3, #0
 800557a:	b2db      	uxtb	r3, r3
 800557c:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	695b      	ldr	r3, [r3, #20]
 8005584:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005588:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800558c:	bf0c      	ite	eq
 800558e:	2301      	moveq	r3, #1
 8005590:	2300      	movne	r3, #0
 8005592:	b2db      	uxtb	r3, r3
 8005594:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8005596:	e025      	b.n	80055e4 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8005598:	f7fe f8aa 	bl	80036f0 <HAL_GetTick>
 800559c:	4602      	mov	r2, r0
 800559e:	69fb      	ldr	r3, [r7, #28]
 80055a0:	1ad3      	subs	r3, r2, r3
 80055a2:	683a      	ldr	r2, [r7, #0]
 80055a4:	429a      	cmp	r2, r3
 80055a6:	d302      	bcc.n	80055ae <HAL_I2C_IsDeviceReady+0x13a>
 80055a8:	683b      	ldr	r3, [r7, #0]
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	d103      	bne.n	80055b6 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	22a0      	movs	r2, #160	@ 0xa0
 80055b2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	695b      	ldr	r3, [r3, #20]
 80055bc:	f003 0302 	and.w	r3, r3, #2
 80055c0:	2b02      	cmp	r3, #2
 80055c2:	bf0c      	ite	eq
 80055c4:	2301      	moveq	r3, #1
 80055c6:	2300      	movne	r3, #0
 80055c8:	b2db      	uxtb	r3, r3
 80055ca:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	695b      	ldr	r3, [r3, #20]
 80055d2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80055d6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80055da:	bf0c      	ite	eq
 80055dc:	2301      	moveq	r3, #1
 80055de:	2300      	movne	r3, #0
 80055e0:	b2db      	uxtb	r3, r3
 80055e2:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80055ea:	b2db      	uxtb	r3, r3
 80055ec:	2ba0      	cmp	r3, #160	@ 0xa0
 80055ee:	d005      	beq.n	80055fc <HAL_I2C_IsDeviceReady+0x188>
 80055f0:	7dfb      	ldrb	r3, [r7, #23]
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	d102      	bne.n	80055fc <HAL_I2C_IsDeviceReady+0x188>
 80055f6:	7dbb      	ldrb	r3, [r7, #22]
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d0cd      	beq.n	8005598 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	2220      	movs	r2, #32
 8005600:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	695b      	ldr	r3, [r3, #20]
 800560a:	f003 0302 	and.w	r3, r3, #2
 800560e:	2b02      	cmp	r3, #2
 8005610:	d129      	bne.n	8005666 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	681a      	ldr	r2, [r3, #0]
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005620:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005622:	2300      	movs	r3, #0
 8005624:	613b      	str	r3, [r7, #16]
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	695b      	ldr	r3, [r3, #20]
 800562c:	613b      	str	r3, [r7, #16]
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	699b      	ldr	r3, [r3, #24]
 8005634:	613b      	str	r3, [r7, #16]
 8005636:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005638:	69fb      	ldr	r3, [r7, #28]
 800563a:	9300      	str	r3, [sp, #0]
 800563c:	2319      	movs	r3, #25
 800563e:	2201      	movs	r2, #1
 8005640:	4921      	ldr	r1, [pc, #132]	@ (80056c8 <HAL_I2C_IsDeviceReady+0x254>)
 8005642:	68f8      	ldr	r0, [r7, #12]
 8005644:	f000 fb06 	bl	8005c54 <I2C_WaitOnFlagUntilTimeout>
 8005648:	4603      	mov	r3, r0
 800564a:	2b00      	cmp	r3, #0
 800564c:	d001      	beq.n	8005652 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 800564e:	2301      	movs	r3, #1
 8005650:	e036      	b.n	80056c0 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	2220      	movs	r2, #32
 8005656:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	2200      	movs	r2, #0
 800565e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 8005662:	2300      	movs	r3, #0
 8005664:	e02c      	b.n	80056c0 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	681a      	ldr	r2, [r3, #0]
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005674:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800567e:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005680:	69fb      	ldr	r3, [r7, #28]
 8005682:	9300      	str	r3, [sp, #0]
 8005684:	2319      	movs	r3, #25
 8005686:	2201      	movs	r2, #1
 8005688:	490f      	ldr	r1, [pc, #60]	@ (80056c8 <HAL_I2C_IsDeviceReady+0x254>)
 800568a:	68f8      	ldr	r0, [r7, #12]
 800568c:	f000 fae2 	bl	8005c54 <I2C_WaitOnFlagUntilTimeout>
 8005690:	4603      	mov	r3, r0
 8005692:	2b00      	cmp	r3, #0
 8005694:	d001      	beq.n	800569a <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8005696:	2301      	movs	r3, #1
 8005698:	e012      	b.n	80056c0 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 800569a:	69bb      	ldr	r3, [r7, #24]
 800569c:	3301      	adds	r3, #1
 800569e:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 80056a0:	69ba      	ldr	r2, [r7, #24]
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	429a      	cmp	r2, r3
 80056a6:	f4ff af32 	bcc.w	800550e <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	2220      	movs	r2, #32
 80056ae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	2200      	movs	r2, #0
 80056b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80056ba:	2301      	movs	r3, #1
 80056bc:	e000      	b.n	80056c0 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 80056be:	2302      	movs	r3, #2
  }
}
 80056c0:	4618      	mov	r0, r3
 80056c2:	3720      	adds	r7, #32
 80056c4:	46bd      	mov	sp, r7
 80056c6:	bd80      	pop	{r7, pc}
 80056c8:	00100002 	.word	0x00100002
 80056cc:	ffff0000 	.word	0xffff0000

080056d0 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80056d0:	b480      	push	{r7}
 80056d2:	b083      	sub	sp, #12
 80056d4:	af00      	add	r7, sp, #0
 80056d6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 80056d8:	bf00      	nop
 80056da:	370c      	adds	r7, #12
 80056dc:	46bd      	mov	sp, r7
 80056de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056e2:	4770      	bx	lr

080056e4 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80056e4:	b480      	push	{r7}
 80056e6:	b083      	sub	sp, #12
 80056e8:	af00      	add	r7, sp, #0
 80056ea:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 80056ec:	bf00      	nop
 80056ee:	370c      	adds	r7, #12
 80056f0:	46bd      	mov	sp, r7
 80056f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056f6:	4770      	bx	lr

080056f8 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80056f8:	b480      	push	{r7}
 80056fa:	b083      	sub	sp, #12
 80056fc:	af00      	add	r7, sp, #0
 80056fe:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8005700:	bf00      	nop
 8005702:	370c      	adds	r7, #12
 8005704:	46bd      	mov	sp, r7
 8005706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800570a:	4770      	bx	lr

0800570c <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 800570c:	b480      	push	{r7}
 800570e:	b083      	sub	sp, #12
 8005710:	af00      	add	r7, sp, #0
 8005712:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8005714:	bf00      	nop
 8005716:	370c      	adds	r7, #12
 8005718:	46bd      	mov	sp, r7
 800571a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800571e:	4770      	bx	lr

08005720 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005720:	b580      	push	{r7, lr}
 8005722:	b088      	sub	sp, #32
 8005724:	af02      	add	r7, sp, #8
 8005726:	60f8      	str	r0, [r7, #12]
 8005728:	4608      	mov	r0, r1
 800572a:	4611      	mov	r1, r2
 800572c:	461a      	mov	r2, r3
 800572e:	4603      	mov	r3, r0
 8005730:	817b      	strh	r3, [r7, #10]
 8005732:	460b      	mov	r3, r1
 8005734:	813b      	strh	r3, [r7, #8]
 8005736:	4613      	mov	r3, r2
 8005738:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	681a      	ldr	r2, [r3, #0]
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005748:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800574a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800574c:	9300      	str	r3, [sp, #0]
 800574e:	6a3b      	ldr	r3, [r7, #32]
 8005750:	2200      	movs	r2, #0
 8005752:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005756:	68f8      	ldr	r0, [r7, #12]
 8005758:	f000 fa7c 	bl	8005c54 <I2C_WaitOnFlagUntilTimeout>
 800575c:	4603      	mov	r3, r0
 800575e:	2b00      	cmp	r3, #0
 8005760:	d00d      	beq.n	800577e <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800576c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005770:	d103      	bne.n	800577a <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005778:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800577a:	2303      	movs	r3, #3
 800577c:	e05f      	b.n	800583e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800577e:	897b      	ldrh	r3, [r7, #10]
 8005780:	b2db      	uxtb	r3, r3
 8005782:	461a      	mov	r2, r3
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800578c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800578e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005790:	6a3a      	ldr	r2, [r7, #32]
 8005792:	492d      	ldr	r1, [pc, #180]	@ (8005848 <I2C_RequestMemoryWrite+0x128>)
 8005794:	68f8      	ldr	r0, [r7, #12]
 8005796:	f000 fad7 	bl	8005d48 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800579a:	4603      	mov	r3, r0
 800579c:	2b00      	cmp	r3, #0
 800579e:	d001      	beq.n	80057a4 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80057a0:	2301      	movs	r3, #1
 80057a2:	e04c      	b.n	800583e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80057a4:	2300      	movs	r3, #0
 80057a6:	617b      	str	r3, [r7, #20]
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	695b      	ldr	r3, [r3, #20]
 80057ae:	617b      	str	r3, [r7, #20]
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	699b      	ldr	r3, [r3, #24]
 80057b6:	617b      	str	r3, [r7, #20]
 80057b8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80057ba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80057bc:	6a39      	ldr	r1, [r7, #32]
 80057be:	68f8      	ldr	r0, [r7, #12]
 80057c0:	f000 fb62 	bl	8005e88 <I2C_WaitOnTXEFlagUntilTimeout>
 80057c4:	4603      	mov	r3, r0
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d00d      	beq.n	80057e6 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057ce:	2b04      	cmp	r3, #4
 80057d0:	d107      	bne.n	80057e2 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	681a      	ldr	r2, [r3, #0]
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80057e0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80057e2:	2301      	movs	r3, #1
 80057e4:	e02b      	b.n	800583e <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80057e6:	88fb      	ldrh	r3, [r7, #6]
 80057e8:	2b01      	cmp	r3, #1
 80057ea:	d105      	bne.n	80057f8 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80057ec:	893b      	ldrh	r3, [r7, #8]
 80057ee:	b2da      	uxtb	r2, r3
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	611a      	str	r2, [r3, #16]
 80057f6:	e021      	b.n	800583c <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80057f8:	893b      	ldrh	r3, [r7, #8]
 80057fa:	0a1b      	lsrs	r3, r3, #8
 80057fc:	b29b      	uxth	r3, r3
 80057fe:	b2da      	uxtb	r2, r3
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005806:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005808:	6a39      	ldr	r1, [r7, #32]
 800580a:	68f8      	ldr	r0, [r7, #12]
 800580c:	f000 fb3c 	bl	8005e88 <I2C_WaitOnTXEFlagUntilTimeout>
 8005810:	4603      	mov	r3, r0
 8005812:	2b00      	cmp	r3, #0
 8005814:	d00d      	beq.n	8005832 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800581a:	2b04      	cmp	r3, #4
 800581c:	d107      	bne.n	800582e <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	681a      	ldr	r2, [r3, #0]
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800582c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800582e:	2301      	movs	r3, #1
 8005830:	e005      	b.n	800583e <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005832:	893b      	ldrh	r3, [r7, #8]
 8005834:	b2da      	uxtb	r2, r3
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 800583c:	2300      	movs	r3, #0
}
 800583e:	4618      	mov	r0, r3
 8005840:	3718      	adds	r7, #24
 8005842:	46bd      	mov	sp, r7
 8005844:	bd80      	pop	{r7, pc}
 8005846:	bf00      	nop
 8005848:	00010002 	.word	0x00010002

0800584c <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800584c:	b580      	push	{r7, lr}
 800584e:	b088      	sub	sp, #32
 8005850:	af02      	add	r7, sp, #8
 8005852:	60f8      	str	r0, [r7, #12]
 8005854:	4608      	mov	r0, r1
 8005856:	4611      	mov	r1, r2
 8005858:	461a      	mov	r2, r3
 800585a:	4603      	mov	r3, r0
 800585c:	817b      	strh	r3, [r7, #10]
 800585e:	460b      	mov	r3, r1
 8005860:	813b      	strh	r3, [r7, #8]
 8005862:	4613      	mov	r3, r2
 8005864:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	681a      	ldr	r2, [r3, #0]
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005874:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	681a      	ldr	r2, [r3, #0]
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005884:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005886:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005888:	9300      	str	r3, [sp, #0]
 800588a:	6a3b      	ldr	r3, [r7, #32]
 800588c:	2200      	movs	r2, #0
 800588e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005892:	68f8      	ldr	r0, [r7, #12]
 8005894:	f000 f9de 	bl	8005c54 <I2C_WaitOnFlagUntilTimeout>
 8005898:	4603      	mov	r3, r0
 800589a:	2b00      	cmp	r3, #0
 800589c:	d00d      	beq.n	80058ba <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80058a8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80058ac:	d103      	bne.n	80058b6 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80058b4:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80058b6:	2303      	movs	r3, #3
 80058b8:	e0aa      	b.n	8005a10 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80058ba:	897b      	ldrh	r3, [r7, #10]
 80058bc:	b2db      	uxtb	r3, r3
 80058be:	461a      	mov	r2, r3
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80058c8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80058ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058cc:	6a3a      	ldr	r2, [r7, #32]
 80058ce:	4952      	ldr	r1, [pc, #328]	@ (8005a18 <I2C_RequestMemoryRead+0x1cc>)
 80058d0:	68f8      	ldr	r0, [r7, #12]
 80058d2:	f000 fa39 	bl	8005d48 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80058d6:	4603      	mov	r3, r0
 80058d8:	2b00      	cmp	r3, #0
 80058da:	d001      	beq.n	80058e0 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80058dc:	2301      	movs	r3, #1
 80058de:	e097      	b.n	8005a10 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80058e0:	2300      	movs	r3, #0
 80058e2:	617b      	str	r3, [r7, #20]
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	695b      	ldr	r3, [r3, #20]
 80058ea:	617b      	str	r3, [r7, #20]
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	699b      	ldr	r3, [r3, #24]
 80058f2:	617b      	str	r3, [r7, #20]
 80058f4:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80058f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80058f8:	6a39      	ldr	r1, [r7, #32]
 80058fa:	68f8      	ldr	r0, [r7, #12]
 80058fc:	f000 fac4 	bl	8005e88 <I2C_WaitOnTXEFlagUntilTimeout>
 8005900:	4603      	mov	r3, r0
 8005902:	2b00      	cmp	r3, #0
 8005904:	d00d      	beq.n	8005922 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800590a:	2b04      	cmp	r3, #4
 800590c:	d107      	bne.n	800591e <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	681a      	ldr	r2, [r3, #0]
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800591c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800591e:	2301      	movs	r3, #1
 8005920:	e076      	b.n	8005a10 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005922:	88fb      	ldrh	r3, [r7, #6]
 8005924:	2b01      	cmp	r3, #1
 8005926:	d105      	bne.n	8005934 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005928:	893b      	ldrh	r3, [r7, #8]
 800592a:	b2da      	uxtb	r2, r3
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	611a      	str	r2, [r3, #16]
 8005932:	e021      	b.n	8005978 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005934:	893b      	ldrh	r3, [r7, #8]
 8005936:	0a1b      	lsrs	r3, r3, #8
 8005938:	b29b      	uxth	r3, r3
 800593a:	b2da      	uxtb	r2, r3
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005942:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005944:	6a39      	ldr	r1, [r7, #32]
 8005946:	68f8      	ldr	r0, [r7, #12]
 8005948:	f000 fa9e 	bl	8005e88 <I2C_WaitOnTXEFlagUntilTimeout>
 800594c:	4603      	mov	r3, r0
 800594e:	2b00      	cmp	r3, #0
 8005950:	d00d      	beq.n	800596e <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005956:	2b04      	cmp	r3, #4
 8005958:	d107      	bne.n	800596a <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	681a      	ldr	r2, [r3, #0]
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005968:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800596a:	2301      	movs	r3, #1
 800596c:	e050      	b.n	8005a10 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800596e:	893b      	ldrh	r3, [r7, #8]
 8005970:	b2da      	uxtb	r2, r3
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005978:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800597a:	6a39      	ldr	r1, [r7, #32]
 800597c:	68f8      	ldr	r0, [r7, #12]
 800597e:	f000 fa83 	bl	8005e88 <I2C_WaitOnTXEFlagUntilTimeout>
 8005982:	4603      	mov	r3, r0
 8005984:	2b00      	cmp	r3, #0
 8005986:	d00d      	beq.n	80059a4 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800598c:	2b04      	cmp	r3, #4
 800598e:	d107      	bne.n	80059a0 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	681a      	ldr	r2, [r3, #0]
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800599e:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80059a0:	2301      	movs	r3, #1
 80059a2:	e035      	b.n	8005a10 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	681a      	ldr	r2, [r3, #0]
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80059b2:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80059b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059b6:	9300      	str	r3, [sp, #0]
 80059b8:	6a3b      	ldr	r3, [r7, #32]
 80059ba:	2200      	movs	r2, #0
 80059bc:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80059c0:	68f8      	ldr	r0, [r7, #12]
 80059c2:	f000 f947 	bl	8005c54 <I2C_WaitOnFlagUntilTimeout>
 80059c6:	4603      	mov	r3, r0
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	d00d      	beq.n	80059e8 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80059d6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80059da:	d103      	bne.n	80059e4 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80059e2:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80059e4:	2303      	movs	r3, #3
 80059e6:	e013      	b.n	8005a10 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80059e8:	897b      	ldrh	r3, [r7, #10]
 80059ea:	b2db      	uxtb	r3, r3
 80059ec:	f043 0301 	orr.w	r3, r3, #1
 80059f0:	b2da      	uxtb	r2, r3
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80059f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059fa:	6a3a      	ldr	r2, [r7, #32]
 80059fc:	4906      	ldr	r1, [pc, #24]	@ (8005a18 <I2C_RequestMemoryRead+0x1cc>)
 80059fe:	68f8      	ldr	r0, [r7, #12]
 8005a00:	f000 f9a2 	bl	8005d48 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005a04:	4603      	mov	r3, r0
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d001      	beq.n	8005a0e <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8005a0a:	2301      	movs	r3, #1
 8005a0c:	e000      	b.n	8005a10 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8005a0e:	2300      	movs	r3, #0
}
 8005a10:	4618      	mov	r0, r3
 8005a12:	3718      	adds	r7, #24
 8005a14:	46bd      	mov	sp, r7
 8005a16:	bd80      	pop	{r7, pc}
 8005a18:	00010002 	.word	0x00010002

08005a1c <I2C_DMAXferCplt>:
  * @brief  DMA I2C process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAXferCplt(DMA_HandleTypeDef *hdma)
{
 8005a1c:	b580      	push	{r7, lr}
 8005a1e:	b086      	sub	sp, #24
 8005a20:	af00      	add	r7, sp, #0
 8005a22:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a28:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005a2a:	697b      	ldr	r3, [r7, #20]
 8005a2c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005a30:	74fb      	strb	r3, [r7, #19]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8005a32:	697b      	ldr	r3, [r7, #20]
 8005a34:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005a38:	74bb      	strb	r3, [r7, #18]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8005a3a:	697b      	ldr	r3, [r7, #20]
 8005a3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a3e:	60fb      	str	r3, [r7, #12]

  /* Disable EVT and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8005a40:	697b      	ldr	r3, [r7, #20]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	685a      	ldr	r2, [r3, #4]
 8005a46:	697b      	ldr	r3, [r7, #20]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8005a4e:	605a      	str	r2, [r3, #4]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8005a50:	697b      	ldr	r3, [r7, #20]
 8005a52:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005a54:	2b00      	cmp	r3, #0
 8005a56:	d003      	beq.n	8005a60 <I2C_DMAXferCplt+0x44>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8005a58:	697b      	ldr	r3, [r7, #20]
 8005a5a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005a5c:	2200      	movs	r2, #0
 8005a5e:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8005a60:	697b      	ldr	r3, [r7, #20]
 8005a62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	d003      	beq.n	8005a70 <I2C_DMAXferCplt+0x54>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8005a68:	697b      	ldr	r3, [r7, #20]
 8005a6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a6c:	2200      	movs	r2, #0
 8005a6e:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  if ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_TX) == (uint32_t)HAL_I2C_STATE_BUSY_TX) || ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_RX) == (uint32_t)HAL_I2C_STATE_BUSY_RX) && (CurrentMode == HAL_I2C_MODE_SLAVE)))
 8005a70:	7cfb      	ldrb	r3, [r7, #19]
 8005a72:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 8005a76:	2b21      	cmp	r3, #33	@ 0x21
 8005a78:	d007      	beq.n	8005a8a <I2C_DMAXferCplt+0x6e>
 8005a7a:	7cfb      	ldrb	r3, [r7, #19]
 8005a7c:	f003 0322 	and.w	r3, r3, #34	@ 0x22
 8005a80:	2b22      	cmp	r3, #34	@ 0x22
 8005a82:	d131      	bne.n	8005ae8 <I2C_DMAXferCplt+0xcc>
 8005a84:	7cbb      	ldrb	r3, [r7, #18]
 8005a86:	2b20      	cmp	r3, #32
 8005a88:	d12e      	bne.n	8005ae8 <I2C_DMAXferCplt+0xcc>
  {
    /* Disable DMA Request */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005a8a:	697b      	ldr	r3, [r7, #20]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	685a      	ldr	r2, [r3, #4]
 8005a90:	697b      	ldr	r3, [r7, #20]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005a98:	605a      	str	r2, [r3, #4]

    hi2c->XferCount = 0U;
 8005a9a:	697b      	ldr	r3, [r7, #20]
 8005a9c:	2200      	movs	r2, #0
 8005a9e:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8005aa0:	7cfb      	ldrb	r3, [r7, #19]
 8005aa2:	2b29      	cmp	r3, #41	@ 0x29
 8005aa4:	d10a      	bne.n	8005abc <I2C_DMAXferCplt+0xa0>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8005aa6:	697b      	ldr	r3, [r7, #20]
 8005aa8:	2221      	movs	r2, #33	@ 0x21
 8005aaa:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005aac:	697b      	ldr	r3, [r7, #20]
 8005aae:	2228      	movs	r2, #40	@ 0x28
 8005ab0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8005ab4:	6978      	ldr	r0, [r7, #20]
 8005ab6:	f7ff fe15 	bl	80056e4 <HAL_I2C_SlaveTxCpltCallback>
 8005aba:	e00c      	b.n	8005ad6 <I2C_DMAXferCplt+0xba>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8005abc:	7cfb      	ldrb	r3, [r7, #19]
 8005abe:	2b2a      	cmp	r3, #42	@ 0x2a
 8005ac0:	d109      	bne.n	8005ad6 <I2C_DMAXferCplt+0xba>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8005ac2:	697b      	ldr	r3, [r7, #20]
 8005ac4:	2222      	movs	r2, #34	@ 0x22
 8005ac6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005ac8:	697b      	ldr	r3, [r7, #20]
 8005aca:	2228      	movs	r2, #40	@ 0x28
 8005acc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005ad0:	6978      	ldr	r0, [r7, #20]
 8005ad2:	f7ff fe11 	bl	80056f8 <HAL_I2C_SlaveRxCpltCallback>
    {
      /* Do nothing */
    }

    /* Enable EVT and ERR interrupt to treat end of transfer in IRQ handler */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8005ad6:	697b      	ldr	r3, [r7, #20]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	685a      	ldr	r2, [r3, #4]
 8005adc:	697b      	ldr	r3, [r7, #20]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8005ae4:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8005ae6:	e074      	b.n	8005bd2 <I2C_DMAXferCplt+0x1b6>
  else if (hi2c->Mode != HAL_I2C_MODE_NONE)
 8005ae8:	697b      	ldr	r3, [r7, #20]
 8005aea:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005aee:	b2db      	uxtb	r3, r3
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	d06e      	beq.n	8005bd2 <I2C_DMAXferCplt+0x1b6>
    if (hi2c->XferCount == (uint16_t)1)
 8005af4:	697b      	ldr	r3, [r7, #20]
 8005af6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005af8:	b29b      	uxth	r3, r3
 8005afa:	2b01      	cmp	r3, #1
 8005afc:	d107      	bne.n	8005b0e <I2C_DMAXferCplt+0xf2>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005afe:	697b      	ldr	r3, [r7, #20]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	681a      	ldr	r2, [r3, #0]
 8005b04:	697b      	ldr	r3, [r7, #20]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005b0c:	601a      	str	r2, [r3, #0]
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8005b0e:	697b      	ldr	r3, [r7, #20]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	685a      	ldr	r2, [r3, #4]
 8005b14:	697b      	ldr	r3, [r7, #20]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8005b1c:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_OTHER_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005b24:	d009      	beq.n	8005b3a <I2C_DMAXferCplt+0x11e>
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	2b08      	cmp	r3, #8
 8005b2a:	d006      	beq.n	8005b3a <I2C_DMAXferCplt+0x11e>
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8005b32:	d002      	beq.n	8005b3a <I2C_DMAXferCplt+0x11e>
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	2b20      	cmp	r3, #32
 8005b38:	d107      	bne.n	8005b4a <I2C_DMAXferCplt+0x12e>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005b3a:	697b      	ldr	r3, [r7, #20]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	681a      	ldr	r2, [r3, #0]
 8005b40:	697b      	ldr	r3, [r7, #20]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005b48:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8005b4a:	697b      	ldr	r3, [r7, #20]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	685a      	ldr	r2, [r3, #4]
 8005b50:	697b      	ldr	r3, [r7, #20]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005b58:	605a      	str	r2, [r3, #4]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005b5a:	697b      	ldr	r3, [r7, #20]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	685a      	ldr	r2, [r3, #4]
 8005b60:	697b      	ldr	r3, [r7, #20]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005b68:	605a      	str	r2, [r3, #4]
    hi2c->XferCount = 0U;
 8005b6a:	697b      	ldr	r3, [r7, #20]
 8005b6c:	2200      	movs	r2, #0
 8005b6e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8005b70:	697b      	ldr	r3, [r7, #20]
 8005b72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d003      	beq.n	8005b80 <I2C_DMAXferCplt+0x164>
      HAL_I2C_ErrorCallback(hi2c);
 8005b78:	6978      	ldr	r0, [r7, #20]
 8005b7a:	f7ff fdc7 	bl	800570c <HAL_I2C_ErrorCallback>
}
 8005b7e:	e028      	b.n	8005bd2 <I2C_DMAXferCplt+0x1b6>
      hi2c->State = HAL_I2C_STATE_READY;
 8005b80:	697b      	ldr	r3, [r7, #20]
 8005b82:	2220      	movs	r2, #32
 8005b84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005b88:	697b      	ldr	r3, [r7, #20]
 8005b8a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005b8e:	b2db      	uxtb	r3, r3
 8005b90:	2b40      	cmp	r3, #64	@ 0x40
 8005b92:	d10a      	bne.n	8005baa <I2C_DMAXferCplt+0x18e>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005b94:	697b      	ldr	r3, [r7, #20]
 8005b96:	2200      	movs	r2, #0
 8005b98:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->PreviousState = I2C_STATE_NONE;
 8005b9c:	697b      	ldr	r3, [r7, #20]
 8005b9e:	2200      	movs	r2, #0
 8005ba0:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_I2C_MemRxCpltCallback(hi2c);
 8005ba2:	6978      	ldr	r0, [r7, #20]
 8005ba4:	f7fc fd6c 	bl	8002680 <HAL_I2C_MemRxCpltCallback>
}
 8005ba8:	e013      	b.n	8005bd2 <I2C_DMAXferCplt+0x1b6>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005baa:	697b      	ldr	r3, [r7, #20]
 8005bac:	2200      	movs	r2, #0
 8005bae:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	2b08      	cmp	r3, #8
 8005bb6:	d002      	beq.n	8005bbe <I2C_DMAXferCplt+0x1a2>
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	2b20      	cmp	r3, #32
 8005bbc:	d103      	bne.n	8005bc6 <I2C_DMAXferCplt+0x1aa>
          hi2c->PreviousState = I2C_STATE_NONE;
 8005bbe:	697b      	ldr	r3, [r7, #20]
 8005bc0:	2200      	movs	r2, #0
 8005bc2:	631a      	str	r2, [r3, #48]	@ 0x30
 8005bc4:	e002      	b.n	8005bcc <I2C_DMAXferCplt+0x1b0>
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8005bc6:	697b      	ldr	r3, [r7, #20]
 8005bc8:	2212      	movs	r2, #18
 8005bca:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_I2C_MasterRxCpltCallback(hi2c);
 8005bcc:	6978      	ldr	r0, [r7, #20]
 8005bce:	f7ff fd7f 	bl	80056d0 <HAL_I2C_MasterRxCpltCallback>
}
 8005bd2:	bf00      	nop
 8005bd4:	3718      	adds	r7, #24
 8005bd6:	46bd      	mov	sp, r7
 8005bd8:	bd80      	pop	{r7, pc}

08005bda <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 8005bda:	b580      	push	{r7, lr}
 8005bdc:	b084      	sub	sp, #16
 8005bde:	af00      	add	r7, sp, #0
 8005be0:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005be6:	60fb      	str	r3, [r7, #12]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	d003      	beq.n	8005bf8 <I2C_DMAError+0x1e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005bf4:	2200      	movs	r2, #0
 8005bf6:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	d003      	beq.n	8005c08 <I2C_DMAError+0x2e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c04:	2200      	movs	r2, #0
 8005c06:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Ignore DMA FIFO error */
  if (HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 8005c08:	6878      	ldr	r0, [r7, #4]
 8005c0a:	f7fe fa33 	bl	8004074 <HAL_DMA_GetError>
 8005c0e:	4603      	mov	r3, r0
 8005c10:	2b02      	cmp	r3, #2
 8005c12:	d01b      	beq.n	8005c4c <I2C_DMAError+0x72>
  {
    /* Disable Acknowledge */
    hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	681a      	ldr	r2, [r3, #0]
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005c22:	601a      	str	r2, [r3, #0]

    hi2c->XferCount = 0U;
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	2200      	movs	r2, #0
 8005c28:	855a      	strh	r2, [r3, #42]	@ 0x2a

    hi2c->State = HAL_I2C_STATE_READY;
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	2220      	movs	r2, #32
 8005c2e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	2200      	movs	r2, #0
 8005c36:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c3e:	f043 0210 	orr.w	r2, r3, #16
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	641a      	str	r2, [r3, #64]	@ 0x40

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8005c46:	68f8      	ldr	r0, [r7, #12]
 8005c48:	f7ff fd60 	bl	800570c <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8005c4c:	bf00      	nop
 8005c4e:	3710      	adds	r7, #16
 8005c50:	46bd      	mov	sp, r7
 8005c52:	bd80      	pop	{r7, pc}

08005c54 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005c54:	b580      	push	{r7, lr}
 8005c56:	b084      	sub	sp, #16
 8005c58:	af00      	add	r7, sp, #0
 8005c5a:	60f8      	str	r0, [r7, #12]
 8005c5c:	60b9      	str	r1, [r7, #8]
 8005c5e:	603b      	str	r3, [r7, #0]
 8005c60:	4613      	mov	r3, r2
 8005c62:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005c64:	e048      	b.n	8005cf8 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005c66:	683b      	ldr	r3, [r7, #0]
 8005c68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c6c:	d044      	beq.n	8005cf8 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005c6e:	f7fd fd3f 	bl	80036f0 <HAL_GetTick>
 8005c72:	4602      	mov	r2, r0
 8005c74:	69bb      	ldr	r3, [r7, #24]
 8005c76:	1ad3      	subs	r3, r2, r3
 8005c78:	683a      	ldr	r2, [r7, #0]
 8005c7a:	429a      	cmp	r2, r3
 8005c7c:	d302      	bcc.n	8005c84 <I2C_WaitOnFlagUntilTimeout+0x30>
 8005c7e:	683b      	ldr	r3, [r7, #0]
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	d139      	bne.n	8005cf8 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8005c84:	68bb      	ldr	r3, [r7, #8]
 8005c86:	0c1b      	lsrs	r3, r3, #16
 8005c88:	b2db      	uxtb	r3, r3
 8005c8a:	2b01      	cmp	r3, #1
 8005c8c:	d10d      	bne.n	8005caa <I2C_WaitOnFlagUntilTimeout+0x56>
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	695b      	ldr	r3, [r3, #20]
 8005c94:	43da      	mvns	r2, r3
 8005c96:	68bb      	ldr	r3, [r7, #8]
 8005c98:	4013      	ands	r3, r2
 8005c9a:	b29b      	uxth	r3, r3
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	bf0c      	ite	eq
 8005ca0:	2301      	moveq	r3, #1
 8005ca2:	2300      	movne	r3, #0
 8005ca4:	b2db      	uxtb	r3, r3
 8005ca6:	461a      	mov	r2, r3
 8005ca8:	e00c      	b.n	8005cc4 <I2C_WaitOnFlagUntilTimeout+0x70>
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	699b      	ldr	r3, [r3, #24]
 8005cb0:	43da      	mvns	r2, r3
 8005cb2:	68bb      	ldr	r3, [r7, #8]
 8005cb4:	4013      	ands	r3, r2
 8005cb6:	b29b      	uxth	r3, r3
 8005cb8:	2b00      	cmp	r3, #0
 8005cba:	bf0c      	ite	eq
 8005cbc:	2301      	moveq	r3, #1
 8005cbe:	2300      	movne	r3, #0
 8005cc0:	b2db      	uxtb	r3, r3
 8005cc2:	461a      	mov	r2, r3
 8005cc4:	79fb      	ldrb	r3, [r7, #7]
 8005cc6:	429a      	cmp	r2, r3
 8005cc8:	d116      	bne.n	8005cf8 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	2200      	movs	r2, #0
 8005cce:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	2220      	movs	r2, #32
 8005cd4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	2200      	movs	r2, #0
 8005cdc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ce4:	f043 0220 	orr.w	r2, r3, #32
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	2200      	movs	r2, #0
 8005cf0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005cf4:	2301      	movs	r3, #1
 8005cf6:	e023      	b.n	8005d40 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005cf8:	68bb      	ldr	r3, [r7, #8]
 8005cfa:	0c1b      	lsrs	r3, r3, #16
 8005cfc:	b2db      	uxtb	r3, r3
 8005cfe:	2b01      	cmp	r3, #1
 8005d00:	d10d      	bne.n	8005d1e <I2C_WaitOnFlagUntilTimeout+0xca>
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	695b      	ldr	r3, [r3, #20]
 8005d08:	43da      	mvns	r2, r3
 8005d0a:	68bb      	ldr	r3, [r7, #8]
 8005d0c:	4013      	ands	r3, r2
 8005d0e:	b29b      	uxth	r3, r3
 8005d10:	2b00      	cmp	r3, #0
 8005d12:	bf0c      	ite	eq
 8005d14:	2301      	moveq	r3, #1
 8005d16:	2300      	movne	r3, #0
 8005d18:	b2db      	uxtb	r3, r3
 8005d1a:	461a      	mov	r2, r3
 8005d1c:	e00c      	b.n	8005d38 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	699b      	ldr	r3, [r3, #24]
 8005d24:	43da      	mvns	r2, r3
 8005d26:	68bb      	ldr	r3, [r7, #8]
 8005d28:	4013      	ands	r3, r2
 8005d2a:	b29b      	uxth	r3, r3
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	bf0c      	ite	eq
 8005d30:	2301      	moveq	r3, #1
 8005d32:	2300      	movne	r3, #0
 8005d34:	b2db      	uxtb	r3, r3
 8005d36:	461a      	mov	r2, r3
 8005d38:	79fb      	ldrb	r3, [r7, #7]
 8005d3a:	429a      	cmp	r2, r3
 8005d3c:	d093      	beq.n	8005c66 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005d3e:	2300      	movs	r3, #0
}
 8005d40:	4618      	mov	r0, r3
 8005d42:	3710      	adds	r7, #16
 8005d44:	46bd      	mov	sp, r7
 8005d46:	bd80      	pop	{r7, pc}

08005d48 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8005d48:	b580      	push	{r7, lr}
 8005d4a:	b084      	sub	sp, #16
 8005d4c:	af00      	add	r7, sp, #0
 8005d4e:	60f8      	str	r0, [r7, #12]
 8005d50:	60b9      	str	r1, [r7, #8]
 8005d52:	607a      	str	r2, [r7, #4]
 8005d54:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005d56:	e071      	b.n	8005e3c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	695b      	ldr	r3, [r3, #20]
 8005d5e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005d62:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005d66:	d123      	bne.n	8005db0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	681a      	ldr	r2, [r3, #0]
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005d76:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005d80:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	2200      	movs	r2, #0
 8005d86:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	2220      	movs	r2, #32
 8005d8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	2200      	movs	r2, #0
 8005d94:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d9c:	f043 0204 	orr.w	r2, r3, #4
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	2200      	movs	r2, #0
 8005da8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8005dac:	2301      	movs	r3, #1
 8005dae:	e067      	b.n	8005e80 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005db6:	d041      	beq.n	8005e3c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005db8:	f7fd fc9a 	bl	80036f0 <HAL_GetTick>
 8005dbc:	4602      	mov	r2, r0
 8005dbe:	683b      	ldr	r3, [r7, #0]
 8005dc0:	1ad3      	subs	r3, r2, r3
 8005dc2:	687a      	ldr	r2, [r7, #4]
 8005dc4:	429a      	cmp	r2, r3
 8005dc6:	d302      	bcc.n	8005dce <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d136      	bne.n	8005e3c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8005dce:	68bb      	ldr	r3, [r7, #8]
 8005dd0:	0c1b      	lsrs	r3, r3, #16
 8005dd2:	b2db      	uxtb	r3, r3
 8005dd4:	2b01      	cmp	r3, #1
 8005dd6:	d10c      	bne.n	8005df2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	695b      	ldr	r3, [r3, #20]
 8005dde:	43da      	mvns	r2, r3
 8005de0:	68bb      	ldr	r3, [r7, #8]
 8005de2:	4013      	ands	r3, r2
 8005de4:	b29b      	uxth	r3, r3
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	bf14      	ite	ne
 8005dea:	2301      	movne	r3, #1
 8005dec:	2300      	moveq	r3, #0
 8005dee:	b2db      	uxtb	r3, r3
 8005df0:	e00b      	b.n	8005e0a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	699b      	ldr	r3, [r3, #24]
 8005df8:	43da      	mvns	r2, r3
 8005dfa:	68bb      	ldr	r3, [r7, #8]
 8005dfc:	4013      	ands	r3, r2
 8005dfe:	b29b      	uxth	r3, r3
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	bf14      	ite	ne
 8005e04:	2301      	movne	r3, #1
 8005e06:	2300      	moveq	r3, #0
 8005e08:	b2db      	uxtb	r3, r3
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	d016      	beq.n	8005e3c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	2200      	movs	r2, #0
 8005e12:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	2220      	movs	r2, #32
 8005e18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	2200      	movs	r2, #0
 8005e20:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e28:	f043 0220 	orr.w	r2, r3, #32
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	2200      	movs	r2, #0
 8005e34:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005e38:	2301      	movs	r3, #1
 8005e3a:	e021      	b.n	8005e80 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005e3c:	68bb      	ldr	r3, [r7, #8]
 8005e3e:	0c1b      	lsrs	r3, r3, #16
 8005e40:	b2db      	uxtb	r3, r3
 8005e42:	2b01      	cmp	r3, #1
 8005e44:	d10c      	bne.n	8005e60 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	695b      	ldr	r3, [r3, #20]
 8005e4c:	43da      	mvns	r2, r3
 8005e4e:	68bb      	ldr	r3, [r7, #8]
 8005e50:	4013      	ands	r3, r2
 8005e52:	b29b      	uxth	r3, r3
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	bf14      	ite	ne
 8005e58:	2301      	movne	r3, #1
 8005e5a:	2300      	moveq	r3, #0
 8005e5c:	b2db      	uxtb	r3, r3
 8005e5e:	e00b      	b.n	8005e78 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	699b      	ldr	r3, [r3, #24]
 8005e66:	43da      	mvns	r2, r3
 8005e68:	68bb      	ldr	r3, [r7, #8]
 8005e6a:	4013      	ands	r3, r2
 8005e6c:	b29b      	uxth	r3, r3
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	bf14      	ite	ne
 8005e72:	2301      	movne	r3, #1
 8005e74:	2300      	moveq	r3, #0
 8005e76:	b2db      	uxtb	r3, r3
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	f47f af6d 	bne.w	8005d58 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8005e7e:	2300      	movs	r3, #0
}
 8005e80:	4618      	mov	r0, r3
 8005e82:	3710      	adds	r7, #16
 8005e84:	46bd      	mov	sp, r7
 8005e86:	bd80      	pop	{r7, pc}

08005e88 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005e88:	b580      	push	{r7, lr}
 8005e8a:	b084      	sub	sp, #16
 8005e8c:	af00      	add	r7, sp, #0
 8005e8e:	60f8      	str	r0, [r7, #12]
 8005e90:	60b9      	str	r1, [r7, #8]
 8005e92:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005e94:	e034      	b.n	8005f00 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005e96:	68f8      	ldr	r0, [r7, #12]
 8005e98:	f000 f8e3 	bl	8006062 <I2C_IsAcknowledgeFailed>
 8005e9c:	4603      	mov	r3, r0
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d001      	beq.n	8005ea6 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005ea2:	2301      	movs	r3, #1
 8005ea4:	e034      	b.n	8005f10 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005ea6:	68bb      	ldr	r3, [r7, #8]
 8005ea8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005eac:	d028      	beq.n	8005f00 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005eae:	f7fd fc1f 	bl	80036f0 <HAL_GetTick>
 8005eb2:	4602      	mov	r2, r0
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	1ad3      	subs	r3, r2, r3
 8005eb8:	68ba      	ldr	r2, [r7, #8]
 8005eba:	429a      	cmp	r2, r3
 8005ebc:	d302      	bcc.n	8005ec4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005ebe:	68bb      	ldr	r3, [r7, #8]
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	d11d      	bne.n	8005f00 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	695b      	ldr	r3, [r3, #20]
 8005eca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005ece:	2b80      	cmp	r3, #128	@ 0x80
 8005ed0:	d016      	beq.n	8005f00 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	2200      	movs	r2, #0
 8005ed6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	2220      	movs	r2, #32
 8005edc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	2200      	movs	r2, #0
 8005ee4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005eec:	f043 0220 	orr.w	r2, r3, #32
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	2200      	movs	r2, #0
 8005ef8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005efc:	2301      	movs	r3, #1
 8005efe:	e007      	b.n	8005f10 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	695b      	ldr	r3, [r3, #20]
 8005f06:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005f0a:	2b80      	cmp	r3, #128	@ 0x80
 8005f0c:	d1c3      	bne.n	8005e96 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005f0e:	2300      	movs	r3, #0
}
 8005f10:	4618      	mov	r0, r3
 8005f12:	3710      	adds	r7, #16
 8005f14:	46bd      	mov	sp, r7
 8005f16:	bd80      	pop	{r7, pc}

08005f18 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005f18:	b580      	push	{r7, lr}
 8005f1a:	b084      	sub	sp, #16
 8005f1c:	af00      	add	r7, sp, #0
 8005f1e:	60f8      	str	r0, [r7, #12]
 8005f20:	60b9      	str	r1, [r7, #8]
 8005f22:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005f24:	e034      	b.n	8005f90 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005f26:	68f8      	ldr	r0, [r7, #12]
 8005f28:	f000 f89b 	bl	8006062 <I2C_IsAcknowledgeFailed>
 8005f2c:	4603      	mov	r3, r0
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d001      	beq.n	8005f36 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005f32:	2301      	movs	r3, #1
 8005f34:	e034      	b.n	8005fa0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005f36:	68bb      	ldr	r3, [r7, #8]
 8005f38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f3c:	d028      	beq.n	8005f90 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005f3e:	f7fd fbd7 	bl	80036f0 <HAL_GetTick>
 8005f42:	4602      	mov	r2, r0
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	1ad3      	subs	r3, r2, r3
 8005f48:	68ba      	ldr	r2, [r7, #8]
 8005f4a:	429a      	cmp	r2, r3
 8005f4c:	d302      	bcc.n	8005f54 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8005f4e:	68bb      	ldr	r3, [r7, #8]
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	d11d      	bne.n	8005f90 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	695b      	ldr	r3, [r3, #20]
 8005f5a:	f003 0304 	and.w	r3, r3, #4
 8005f5e:	2b04      	cmp	r3, #4
 8005f60:	d016      	beq.n	8005f90 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	2200      	movs	r2, #0
 8005f66:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	2220      	movs	r2, #32
 8005f6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	2200      	movs	r2, #0
 8005f74:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f7c:	f043 0220 	orr.w	r2, r3, #32
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	2200      	movs	r2, #0
 8005f88:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005f8c:	2301      	movs	r3, #1
 8005f8e:	e007      	b.n	8005fa0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	695b      	ldr	r3, [r3, #20]
 8005f96:	f003 0304 	and.w	r3, r3, #4
 8005f9a:	2b04      	cmp	r3, #4
 8005f9c:	d1c3      	bne.n	8005f26 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005f9e:	2300      	movs	r3, #0
}
 8005fa0:	4618      	mov	r0, r3
 8005fa2:	3710      	adds	r7, #16
 8005fa4:	46bd      	mov	sp, r7
 8005fa6:	bd80      	pop	{r7, pc}

08005fa8 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005fa8:	b580      	push	{r7, lr}
 8005faa:	b084      	sub	sp, #16
 8005fac:	af00      	add	r7, sp, #0
 8005fae:	60f8      	str	r0, [r7, #12]
 8005fb0:	60b9      	str	r1, [r7, #8]
 8005fb2:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005fb4:	e049      	b.n	800604a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	695b      	ldr	r3, [r3, #20]
 8005fbc:	f003 0310 	and.w	r3, r3, #16
 8005fc0:	2b10      	cmp	r3, #16
 8005fc2:	d119      	bne.n	8005ff8 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	f06f 0210 	mvn.w	r2, #16
 8005fcc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	2200      	movs	r2, #0
 8005fd2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	2220      	movs	r2, #32
 8005fd8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	2200      	movs	r2, #0
 8005fe0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	2200      	movs	r2, #0
 8005ff0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8005ff4:	2301      	movs	r3, #1
 8005ff6:	e030      	b.n	800605a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005ff8:	f7fd fb7a 	bl	80036f0 <HAL_GetTick>
 8005ffc:	4602      	mov	r2, r0
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	1ad3      	subs	r3, r2, r3
 8006002:	68ba      	ldr	r2, [r7, #8]
 8006004:	429a      	cmp	r2, r3
 8006006:	d302      	bcc.n	800600e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8006008:	68bb      	ldr	r3, [r7, #8]
 800600a:	2b00      	cmp	r3, #0
 800600c:	d11d      	bne.n	800604a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	695b      	ldr	r3, [r3, #20]
 8006014:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006018:	2b40      	cmp	r3, #64	@ 0x40
 800601a:	d016      	beq.n	800604a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	2200      	movs	r2, #0
 8006020:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	2220      	movs	r2, #32
 8006026:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	2200      	movs	r2, #0
 800602e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006036:	f043 0220 	orr.w	r2, r3, #32
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	2200      	movs	r2, #0
 8006042:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8006046:	2301      	movs	r3, #1
 8006048:	e007      	b.n	800605a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	695b      	ldr	r3, [r3, #20]
 8006050:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006054:	2b40      	cmp	r3, #64	@ 0x40
 8006056:	d1ae      	bne.n	8005fb6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006058:	2300      	movs	r3, #0
}
 800605a:	4618      	mov	r0, r3
 800605c:	3710      	adds	r7, #16
 800605e:	46bd      	mov	sp, r7
 8006060:	bd80      	pop	{r7, pc}

08006062 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8006062:	b480      	push	{r7}
 8006064:	b083      	sub	sp, #12
 8006066:	af00      	add	r7, sp, #0
 8006068:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	695b      	ldr	r3, [r3, #20]
 8006070:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006074:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006078:	d11b      	bne.n	80060b2 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006082:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	2200      	movs	r2, #0
 8006088:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	2220      	movs	r2, #32
 800608e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	2200      	movs	r2, #0
 8006096:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800609e:	f043 0204 	orr.w	r2, r3, #4
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	2200      	movs	r2, #0
 80060aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80060ae:	2301      	movs	r3, #1
 80060b0:	e000      	b.n	80060b4 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80060b2:	2300      	movs	r3, #0
}
 80060b4:	4618      	mov	r0, r3
 80060b6:	370c      	adds	r7, #12
 80060b8:	46bd      	mov	sp, r7
 80060ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060be:	4770      	bx	lr

080060c0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80060c0:	b580      	push	{r7, lr}
 80060c2:	b086      	sub	sp, #24
 80060c4:	af00      	add	r7, sp, #0
 80060c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	2b00      	cmp	r3, #0
 80060cc:	d101      	bne.n	80060d2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80060ce:	2301      	movs	r3, #1
 80060d0:	e267      	b.n	80065a2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	f003 0301 	and.w	r3, r3, #1
 80060da:	2b00      	cmp	r3, #0
 80060dc:	d075      	beq.n	80061ca <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80060de:	4b88      	ldr	r3, [pc, #544]	@ (8006300 <HAL_RCC_OscConfig+0x240>)
 80060e0:	689b      	ldr	r3, [r3, #8]
 80060e2:	f003 030c 	and.w	r3, r3, #12
 80060e6:	2b04      	cmp	r3, #4
 80060e8:	d00c      	beq.n	8006104 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80060ea:	4b85      	ldr	r3, [pc, #532]	@ (8006300 <HAL_RCC_OscConfig+0x240>)
 80060ec:	689b      	ldr	r3, [r3, #8]
 80060ee:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80060f2:	2b08      	cmp	r3, #8
 80060f4:	d112      	bne.n	800611c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80060f6:	4b82      	ldr	r3, [pc, #520]	@ (8006300 <HAL_RCC_OscConfig+0x240>)
 80060f8:	685b      	ldr	r3, [r3, #4]
 80060fa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80060fe:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006102:	d10b      	bne.n	800611c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006104:	4b7e      	ldr	r3, [pc, #504]	@ (8006300 <HAL_RCC_OscConfig+0x240>)
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800610c:	2b00      	cmp	r3, #0
 800610e:	d05b      	beq.n	80061c8 <HAL_RCC_OscConfig+0x108>
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	685b      	ldr	r3, [r3, #4]
 8006114:	2b00      	cmp	r3, #0
 8006116:	d157      	bne.n	80061c8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006118:	2301      	movs	r3, #1
 800611a:	e242      	b.n	80065a2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	685b      	ldr	r3, [r3, #4]
 8006120:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006124:	d106      	bne.n	8006134 <HAL_RCC_OscConfig+0x74>
 8006126:	4b76      	ldr	r3, [pc, #472]	@ (8006300 <HAL_RCC_OscConfig+0x240>)
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	4a75      	ldr	r2, [pc, #468]	@ (8006300 <HAL_RCC_OscConfig+0x240>)
 800612c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006130:	6013      	str	r3, [r2, #0]
 8006132:	e01d      	b.n	8006170 <HAL_RCC_OscConfig+0xb0>
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	685b      	ldr	r3, [r3, #4]
 8006138:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800613c:	d10c      	bne.n	8006158 <HAL_RCC_OscConfig+0x98>
 800613e:	4b70      	ldr	r3, [pc, #448]	@ (8006300 <HAL_RCC_OscConfig+0x240>)
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	4a6f      	ldr	r2, [pc, #444]	@ (8006300 <HAL_RCC_OscConfig+0x240>)
 8006144:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006148:	6013      	str	r3, [r2, #0]
 800614a:	4b6d      	ldr	r3, [pc, #436]	@ (8006300 <HAL_RCC_OscConfig+0x240>)
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	4a6c      	ldr	r2, [pc, #432]	@ (8006300 <HAL_RCC_OscConfig+0x240>)
 8006150:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006154:	6013      	str	r3, [r2, #0]
 8006156:	e00b      	b.n	8006170 <HAL_RCC_OscConfig+0xb0>
 8006158:	4b69      	ldr	r3, [pc, #420]	@ (8006300 <HAL_RCC_OscConfig+0x240>)
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	4a68      	ldr	r2, [pc, #416]	@ (8006300 <HAL_RCC_OscConfig+0x240>)
 800615e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006162:	6013      	str	r3, [r2, #0]
 8006164:	4b66      	ldr	r3, [pc, #408]	@ (8006300 <HAL_RCC_OscConfig+0x240>)
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	4a65      	ldr	r2, [pc, #404]	@ (8006300 <HAL_RCC_OscConfig+0x240>)
 800616a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800616e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	685b      	ldr	r3, [r3, #4]
 8006174:	2b00      	cmp	r3, #0
 8006176:	d013      	beq.n	80061a0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006178:	f7fd faba 	bl	80036f0 <HAL_GetTick>
 800617c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800617e:	e008      	b.n	8006192 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006180:	f7fd fab6 	bl	80036f0 <HAL_GetTick>
 8006184:	4602      	mov	r2, r0
 8006186:	693b      	ldr	r3, [r7, #16]
 8006188:	1ad3      	subs	r3, r2, r3
 800618a:	2b64      	cmp	r3, #100	@ 0x64
 800618c:	d901      	bls.n	8006192 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800618e:	2303      	movs	r3, #3
 8006190:	e207      	b.n	80065a2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006192:	4b5b      	ldr	r3, [pc, #364]	@ (8006300 <HAL_RCC_OscConfig+0x240>)
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800619a:	2b00      	cmp	r3, #0
 800619c:	d0f0      	beq.n	8006180 <HAL_RCC_OscConfig+0xc0>
 800619e:	e014      	b.n	80061ca <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80061a0:	f7fd faa6 	bl	80036f0 <HAL_GetTick>
 80061a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80061a6:	e008      	b.n	80061ba <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80061a8:	f7fd faa2 	bl	80036f0 <HAL_GetTick>
 80061ac:	4602      	mov	r2, r0
 80061ae:	693b      	ldr	r3, [r7, #16]
 80061b0:	1ad3      	subs	r3, r2, r3
 80061b2:	2b64      	cmp	r3, #100	@ 0x64
 80061b4:	d901      	bls.n	80061ba <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80061b6:	2303      	movs	r3, #3
 80061b8:	e1f3      	b.n	80065a2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80061ba:	4b51      	ldr	r3, [pc, #324]	@ (8006300 <HAL_RCC_OscConfig+0x240>)
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d1f0      	bne.n	80061a8 <HAL_RCC_OscConfig+0xe8>
 80061c6:	e000      	b.n	80061ca <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80061c8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	f003 0302 	and.w	r3, r3, #2
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d063      	beq.n	800629e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80061d6:	4b4a      	ldr	r3, [pc, #296]	@ (8006300 <HAL_RCC_OscConfig+0x240>)
 80061d8:	689b      	ldr	r3, [r3, #8]
 80061da:	f003 030c 	and.w	r3, r3, #12
 80061de:	2b00      	cmp	r3, #0
 80061e0:	d00b      	beq.n	80061fa <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80061e2:	4b47      	ldr	r3, [pc, #284]	@ (8006300 <HAL_RCC_OscConfig+0x240>)
 80061e4:	689b      	ldr	r3, [r3, #8]
 80061e6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80061ea:	2b08      	cmp	r3, #8
 80061ec:	d11c      	bne.n	8006228 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80061ee:	4b44      	ldr	r3, [pc, #272]	@ (8006300 <HAL_RCC_OscConfig+0x240>)
 80061f0:	685b      	ldr	r3, [r3, #4]
 80061f2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d116      	bne.n	8006228 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80061fa:	4b41      	ldr	r3, [pc, #260]	@ (8006300 <HAL_RCC_OscConfig+0x240>)
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	f003 0302 	and.w	r3, r3, #2
 8006202:	2b00      	cmp	r3, #0
 8006204:	d005      	beq.n	8006212 <HAL_RCC_OscConfig+0x152>
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	68db      	ldr	r3, [r3, #12]
 800620a:	2b01      	cmp	r3, #1
 800620c:	d001      	beq.n	8006212 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800620e:	2301      	movs	r3, #1
 8006210:	e1c7      	b.n	80065a2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006212:	4b3b      	ldr	r3, [pc, #236]	@ (8006300 <HAL_RCC_OscConfig+0x240>)
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	691b      	ldr	r3, [r3, #16]
 800621e:	00db      	lsls	r3, r3, #3
 8006220:	4937      	ldr	r1, [pc, #220]	@ (8006300 <HAL_RCC_OscConfig+0x240>)
 8006222:	4313      	orrs	r3, r2
 8006224:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006226:	e03a      	b.n	800629e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	68db      	ldr	r3, [r3, #12]
 800622c:	2b00      	cmp	r3, #0
 800622e:	d020      	beq.n	8006272 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006230:	4b34      	ldr	r3, [pc, #208]	@ (8006304 <HAL_RCC_OscConfig+0x244>)
 8006232:	2201      	movs	r2, #1
 8006234:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006236:	f7fd fa5b 	bl	80036f0 <HAL_GetTick>
 800623a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800623c:	e008      	b.n	8006250 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800623e:	f7fd fa57 	bl	80036f0 <HAL_GetTick>
 8006242:	4602      	mov	r2, r0
 8006244:	693b      	ldr	r3, [r7, #16]
 8006246:	1ad3      	subs	r3, r2, r3
 8006248:	2b02      	cmp	r3, #2
 800624a:	d901      	bls.n	8006250 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800624c:	2303      	movs	r3, #3
 800624e:	e1a8      	b.n	80065a2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006250:	4b2b      	ldr	r3, [pc, #172]	@ (8006300 <HAL_RCC_OscConfig+0x240>)
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	f003 0302 	and.w	r3, r3, #2
 8006258:	2b00      	cmp	r3, #0
 800625a:	d0f0      	beq.n	800623e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800625c:	4b28      	ldr	r3, [pc, #160]	@ (8006300 <HAL_RCC_OscConfig+0x240>)
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	691b      	ldr	r3, [r3, #16]
 8006268:	00db      	lsls	r3, r3, #3
 800626a:	4925      	ldr	r1, [pc, #148]	@ (8006300 <HAL_RCC_OscConfig+0x240>)
 800626c:	4313      	orrs	r3, r2
 800626e:	600b      	str	r3, [r1, #0]
 8006270:	e015      	b.n	800629e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006272:	4b24      	ldr	r3, [pc, #144]	@ (8006304 <HAL_RCC_OscConfig+0x244>)
 8006274:	2200      	movs	r2, #0
 8006276:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006278:	f7fd fa3a 	bl	80036f0 <HAL_GetTick>
 800627c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800627e:	e008      	b.n	8006292 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006280:	f7fd fa36 	bl	80036f0 <HAL_GetTick>
 8006284:	4602      	mov	r2, r0
 8006286:	693b      	ldr	r3, [r7, #16]
 8006288:	1ad3      	subs	r3, r2, r3
 800628a:	2b02      	cmp	r3, #2
 800628c:	d901      	bls.n	8006292 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800628e:	2303      	movs	r3, #3
 8006290:	e187      	b.n	80065a2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006292:	4b1b      	ldr	r3, [pc, #108]	@ (8006300 <HAL_RCC_OscConfig+0x240>)
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	f003 0302 	and.w	r3, r3, #2
 800629a:	2b00      	cmp	r3, #0
 800629c:	d1f0      	bne.n	8006280 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	f003 0308 	and.w	r3, r3, #8
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d036      	beq.n	8006318 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	695b      	ldr	r3, [r3, #20]
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	d016      	beq.n	80062e0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80062b2:	4b15      	ldr	r3, [pc, #84]	@ (8006308 <HAL_RCC_OscConfig+0x248>)
 80062b4:	2201      	movs	r2, #1
 80062b6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80062b8:	f7fd fa1a 	bl	80036f0 <HAL_GetTick>
 80062bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80062be:	e008      	b.n	80062d2 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80062c0:	f7fd fa16 	bl	80036f0 <HAL_GetTick>
 80062c4:	4602      	mov	r2, r0
 80062c6:	693b      	ldr	r3, [r7, #16]
 80062c8:	1ad3      	subs	r3, r2, r3
 80062ca:	2b02      	cmp	r3, #2
 80062cc:	d901      	bls.n	80062d2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80062ce:	2303      	movs	r3, #3
 80062d0:	e167      	b.n	80065a2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80062d2:	4b0b      	ldr	r3, [pc, #44]	@ (8006300 <HAL_RCC_OscConfig+0x240>)
 80062d4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80062d6:	f003 0302 	and.w	r3, r3, #2
 80062da:	2b00      	cmp	r3, #0
 80062dc:	d0f0      	beq.n	80062c0 <HAL_RCC_OscConfig+0x200>
 80062de:	e01b      	b.n	8006318 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80062e0:	4b09      	ldr	r3, [pc, #36]	@ (8006308 <HAL_RCC_OscConfig+0x248>)
 80062e2:	2200      	movs	r2, #0
 80062e4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80062e6:	f7fd fa03 	bl	80036f0 <HAL_GetTick>
 80062ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80062ec:	e00e      	b.n	800630c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80062ee:	f7fd f9ff 	bl	80036f0 <HAL_GetTick>
 80062f2:	4602      	mov	r2, r0
 80062f4:	693b      	ldr	r3, [r7, #16]
 80062f6:	1ad3      	subs	r3, r2, r3
 80062f8:	2b02      	cmp	r3, #2
 80062fa:	d907      	bls.n	800630c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80062fc:	2303      	movs	r3, #3
 80062fe:	e150      	b.n	80065a2 <HAL_RCC_OscConfig+0x4e2>
 8006300:	40023800 	.word	0x40023800
 8006304:	42470000 	.word	0x42470000
 8006308:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800630c:	4b88      	ldr	r3, [pc, #544]	@ (8006530 <HAL_RCC_OscConfig+0x470>)
 800630e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006310:	f003 0302 	and.w	r3, r3, #2
 8006314:	2b00      	cmp	r3, #0
 8006316:	d1ea      	bne.n	80062ee <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	f003 0304 	and.w	r3, r3, #4
 8006320:	2b00      	cmp	r3, #0
 8006322:	f000 8097 	beq.w	8006454 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006326:	2300      	movs	r3, #0
 8006328:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800632a:	4b81      	ldr	r3, [pc, #516]	@ (8006530 <HAL_RCC_OscConfig+0x470>)
 800632c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800632e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006332:	2b00      	cmp	r3, #0
 8006334:	d10f      	bne.n	8006356 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006336:	2300      	movs	r3, #0
 8006338:	60bb      	str	r3, [r7, #8]
 800633a:	4b7d      	ldr	r3, [pc, #500]	@ (8006530 <HAL_RCC_OscConfig+0x470>)
 800633c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800633e:	4a7c      	ldr	r2, [pc, #496]	@ (8006530 <HAL_RCC_OscConfig+0x470>)
 8006340:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006344:	6413      	str	r3, [r2, #64]	@ 0x40
 8006346:	4b7a      	ldr	r3, [pc, #488]	@ (8006530 <HAL_RCC_OscConfig+0x470>)
 8006348:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800634a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800634e:	60bb      	str	r3, [r7, #8]
 8006350:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006352:	2301      	movs	r3, #1
 8006354:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006356:	4b77      	ldr	r3, [pc, #476]	@ (8006534 <HAL_RCC_OscConfig+0x474>)
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800635e:	2b00      	cmp	r3, #0
 8006360:	d118      	bne.n	8006394 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006362:	4b74      	ldr	r3, [pc, #464]	@ (8006534 <HAL_RCC_OscConfig+0x474>)
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	4a73      	ldr	r2, [pc, #460]	@ (8006534 <HAL_RCC_OscConfig+0x474>)
 8006368:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800636c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800636e:	f7fd f9bf 	bl	80036f0 <HAL_GetTick>
 8006372:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006374:	e008      	b.n	8006388 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006376:	f7fd f9bb 	bl	80036f0 <HAL_GetTick>
 800637a:	4602      	mov	r2, r0
 800637c:	693b      	ldr	r3, [r7, #16]
 800637e:	1ad3      	subs	r3, r2, r3
 8006380:	2b02      	cmp	r3, #2
 8006382:	d901      	bls.n	8006388 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8006384:	2303      	movs	r3, #3
 8006386:	e10c      	b.n	80065a2 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006388:	4b6a      	ldr	r3, [pc, #424]	@ (8006534 <HAL_RCC_OscConfig+0x474>)
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006390:	2b00      	cmp	r3, #0
 8006392:	d0f0      	beq.n	8006376 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	689b      	ldr	r3, [r3, #8]
 8006398:	2b01      	cmp	r3, #1
 800639a:	d106      	bne.n	80063aa <HAL_RCC_OscConfig+0x2ea>
 800639c:	4b64      	ldr	r3, [pc, #400]	@ (8006530 <HAL_RCC_OscConfig+0x470>)
 800639e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80063a0:	4a63      	ldr	r2, [pc, #396]	@ (8006530 <HAL_RCC_OscConfig+0x470>)
 80063a2:	f043 0301 	orr.w	r3, r3, #1
 80063a6:	6713      	str	r3, [r2, #112]	@ 0x70
 80063a8:	e01c      	b.n	80063e4 <HAL_RCC_OscConfig+0x324>
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	689b      	ldr	r3, [r3, #8]
 80063ae:	2b05      	cmp	r3, #5
 80063b0:	d10c      	bne.n	80063cc <HAL_RCC_OscConfig+0x30c>
 80063b2:	4b5f      	ldr	r3, [pc, #380]	@ (8006530 <HAL_RCC_OscConfig+0x470>)
 80063b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80063b6:	4a5e      	ldr	r2, [pc, #376]	@ (8006530 <HAL_RCC_OscConfig+0x470>)
 80063b8:	f043 0304 	orr.w	r3, r3, #4
 80063bc:	6713      	str	r3, [r2, #112]	@ 0x70
 80063be:	4b5c      	ldr	r3, [pc, #368]	@ (8006530 <HAL_RCC_OscConfig+0x470>)
 80063c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80063c2:	4a5b      	ldr	r2, [pc, #364]	@ (8006530 <HAL_RCC_OscConfig+0x470>)
 80063c4:	f043 0301 	orr.w	r3, r3, #1
 80063c8:	6713      	str	r3, [r2, #112]	@ 0x70
 80063ca:	e00b      	b.n	80063e4 <HAL_RCC_OscConfig+0x324>
 80063cc:	4b58      	ldr	r3, [pc, #352]	@ (8006530 <HAL_RCC_OscConfig+0x470>)
 80063ce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80063d0:	4a57      	ldr	r2, [pc, #348]	@ (8006530 <HAL_RCC_OscConfig+0x470>)
 80063d2:	f023 0301 	bic.w	r3, r3, #1
 80063d6:	6713      	str	r3, [r2, #112]	@ 0x70
 80063d8:	4b55      	ldr	r3, [pc, #340]	@ (8006530 <HAL_RCC_OscConfig+0x470>)
 80063da:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80063dc:	4a54      	ldr	r2, [pc, #336]	@ (8006530 <HAL_RCC_OscConfig+0x470>)
 80063de:	f023 0304 	bic.w	r3, r3, #4
 80063e2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	689b      	ldr	r3, [r3, #8]
 80063e8:	2b00      	cmp	r3, #0
 80063ea:	d015      	beq.n	8006418 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80063ec:	f7fd f980 	bl	80036f0 <HAL_GetTick>
 80063f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80063f2:	e00a      	b.n	800640a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80063f4:	f7fd f97c 	bl	80036f0 <HAL_GetTick>
 80063f8:	4602      	mov	r2, r0
 80063fa:	693b      	ldr	r3, [r7, #16]
 80063fc:	1ad3      	subs	r3, r2, r3
 80063fe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006402:	4293      	cmp	r3, r2
 8006404:	d901      	bls.n	800640a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8006406:	2303      	movs	r3, #3
 8006408:	e0cb      	b.n	80065a2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800640a:	4b49      	ldr	r3, [pc, #292]	@ (8006530 <HAL_RCC_OscConfig+0x470>)
 800640c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800640e:	f003 0302 	and.w	r3, r3, #2
 8006412:	2b00      	cmp	r3, #0
 8006414:	d0ee      	beq.n	80063f4 <HAL_RCC_OscConfig+0x334>
 8006416:	e014      	b.n	8006442 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006418:	f7fd f96a 	bl	80036f0 <HAL_GetTick>
 800641c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800641e:	e00a      	b.n	8006436 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006420:	f7fd f966 	bl	80036f0 <HAL_GetTick>
 8006424:	4602      	mov	r2, r0
 8006426:	693b      	ldr	r3, [r7, #16]
 8006428:	1ad3      	subs	r3, r2, r3
 800642a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800642e:	4293      	cmp	r3, r2
 8006430:	d901      	bls.n	8006436 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8006432:	2303      	movs	r3, #3
 8006434:	e0b5      	b.n	80065a2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006436:	4b3e      	ldr	r3, [pc, #248]	@ (8006530 <HAL_RCC_OscConfig+0x470>)
 8006438:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800643a:	f003 0302 	and.w	r3, r3, #2
 800643e:	2b00      	cmp	r3, #0
 8006440:	d1ee      	bne.n	8006420 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8006442:	7dfb      	ldrb	r3, [r7, #23]
 8006444:	2b01      	cmp	r3, #1
 8006446:	d105      	bne.n	8006454 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006448:	4b39      	ldr	r3, [pc, #228]	@ (8006530 <HAL_RCC_OscConfig+0x470>)
 800644a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800644c:	4a38      	ldr	r2, [pc, #224]	@ (8006530 <HAL_RCC_OscConfig+0x470>)
 800644e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006452:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	699b      	ldr	r3, [r3, #24]
 8006458:	2b00      	cmp	r3, #0
 800645a:	f000 80a1 	beq.w	80065a0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800645e:	4b34      	ldr	r3, [pc, #208]	@ (8006530 <HAL_RCC_OscConfig+0x470>)
 8006460:	689b      	ldr	r3, [r3, #8]
 8006462:	f003 030c 	and.w	r3, r3, #12
 8006466:	2b08      	cmp	r3, #8
 8006468:	d05c      	beq.n	8006524 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	699b      	ldr	r3, [r3, #24]
 800646e:	2b02      	cmp	r3, #2
 8006470:	d141      	bne.n	80064f6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006472:	4b31      	ldr	r3, [pc, #196]	@ (8006538 <HAL_RCC_OscConfig+0x478>)
 8006474:	2200      	movs	r2, #0
 8006476:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006478:	f7fd f93a 	bl	80036f0 <HAL_GetTick>
 800647c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800647e:	e008      	b.n	8006492 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006480:	f7fd f936 	bl	80036f0 <HAL_GetTick>
 8006484:	4602      	mov	r2, r0
 8006486:	693b      	ldr	r3, [r7, #16]
 8006488:	1ad3      	subs	r3, r2, r3
 800648a:	2b02      	cmp	r3, #2
 800648c:	d901      	bls.n	8006492 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800648e:	2303      	movs	r3, #3
 8006490:	e087      	b.n	80065a2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006492:	4b27      	ldr	r3, [pc, #156]	@ (8006530 <HAL_RCC_OscConfig+0x470>)
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800649a:	2b00      	cmp	r3, #0
 800649c:	d1f0      	bne.n	8006480 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	69da      	ldr	r2, [r3, #28]
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	6a1b      	ldr	r3, [r3, #32]
 80064a6:	431a      	orrs	r2, r3
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064ac:	019b      	lsls	r3, r3, #6
 80064ae:	431a      	orrs	r2, r3
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80064b4:	085b      	lsrs	r3, r3, #1
 80064b6:	3b01      	subs	r3, #1
 80064b8:	041b      	lsls	r3, r3, #16
 80064ba:	431a      	orrs	r2, r3
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064c0:	061b      	lsls	r3, r3, #24
 80064c2:	491b      	ldr	r1, [pc, #108]	@ (8006530 <HAL_RCC_OscConfig+0x470>)
 80064c4:	4313      	orrs	r3, r2
 80064c6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80064c8:	4b1b      	ldr	r3, [pc, #108]	@ (8006538 <HAL_RCC_OscConfig+0x478>)
 80064ca:	2201      	movs	r2, #1
 80064cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80064ce:	f7fd f90f 	bl	80036f0 <HAL_GetTick>
 80064d2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80064d4:	e008      	b.n	80064e8 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80064d6:	f7fd f90b 	bl	80036f0 <HAL_GetTick>
 80064da:	4602      	mov	r2, r0
 80064dc:	693b      	ldr	r3, [r7, #16]
 80064de:	1ad3      	subs	r3, r2, r3
 80064e0:	2b02      	cmp	r3, #2
 80064e2:	d901      	bls.n	80064e8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80064e4:	2303      	movs	r3, #3
 80064e6:	e05c      	b.n	80065a2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80064e8:	4b11      	ldr	r3, [pc, #68]	@ (8006530 <HAL_RCC_OscConfig+0x470>)
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	d0f0      	beq.n	80064d6 <HAL_RCC_OscConfig+0x416>
 80064f4:	e054      	b.n	80065a0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80064f6:	4b10      	ldr	r3, [pc, #64]	@ (8006538 <HAL_RCC_OscConfig+0x478>)
 80064f8:	2200      	movs	r2, #0
 80064fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80064fc:	f7fd f8f8 	bl	80036f0 <HAL_GetTick>
 8006500:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006502:	e008      	b.n	8006516 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006504:	f7fd f8f4 	bl	80036f0 <HAL_GetTick>
 8006508:	4602      	mov	r2, r0
 800650a:	693b      	ldr	r3, [r7, #16]
 800650c:	1ad3      	subs	r3, r2, r3
 800650e:	2b02      	cmp	r3, #2
 8006510:	d901      	bls.n	8006516 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8006512:	2303      	movs	r3, #3
 8006514:	e045      	b.n	80065a2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006516:	4b06      	ldr	r3, [pc, #24]	@ (8006530 <HAL_RCC_OscConfig+0x470>)
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800651e:	2b00      	cmp	r3, #0
 8006520:	d1f0      	bne.n	8006504 <HAL_RCC_OscConfig+0x444>
 8006522:	e03d      	b.n	80065a0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	699b      	ldr	r3, [r3, #24]
 8006528:	2b01      	cmp	r3, #1
 800652a:	d107      	bne.n	800653c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800652c:	2301      	movs	r3, #1
 800652e:	e038      	b.n	80065a2 <HAL_RCC_OscConfig+0x4e2>
 8006530:	40023800 	.word	0x40023800
 8006534:	40007000 	.word	0x40007000
 8006538:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800653c:	4b1b      	ldr	r3, [pc, #108]	@ (80065ac <HAL_RCC_OscConfig+0x4ec>)
 800653e:	685b      	ldr	r3, [r3, #4]
 8006540:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	699b      	ldr	r3, [r3, #24]
 8006546:	2b01      	cmp	r3, #1
 8006548:	d028      	beq.n	800659c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006554:	429a      	cmp	r2, r3
 8006556:	d121      	bne.n	800659c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006562:	429a      	cmp	r2, r3
 8006564:	d11a      	bne.n	800659c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006566:	68fa      	ldr	r2, [r7, #12]
 8006568:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800656c:	4013      	ands	r3, r2
 800656e:	687a      	ldr	r2, [r7, #4]
 8006570:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8006572:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006574:	4293      	cmp	r3, r2
 8006576:	d111      	bne.n	800659c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006582:	085b      	lsrs	r3, r3, #1
 8006584:	3b01      	subs	r3, #1
 8006586:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006588:	429a      	cmp	r2, r3
 800658a:	d107      	bne.n	800659c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006596:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006598:	429a      	cmp	r2, r3
 800659a:	d001      	beq.n	80065a0 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800659c:	2301      	movs	r3, #1
 800659e:	e000      	b.n	80065a2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80065a0:	2300      	movs	r3, #0
}
 80065a2:	4618      	mov	r0, r3
 80065a4:	3718      	adds	r7, #24
 80065a6:	46bd      	mov	sp, r7
 80065a8:	bd80      	pop	{r7, pc}
 80065aa:	bf00      	nop
 80065ac:	40023800 	.word	0x40023800

080065b0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80065b0:	b580      	push	{r7, lr}
 80065b2:	b084      	sub	sp, #16
 80065b4:	af00      	add	r7, sp, #0
 80065b6:	6078      	str	r0, [r7, #4]
 80065b8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	2b00      	cmp	r3, #0
 80065be:	d101      	bne.n	80065c4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80065c0:	2301      	movs	r3, #1
 80065c2:	e0cc      	b.n	800675e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80065c4:	4b68      	ldr	r3, [pc, #416]	@ (8006768 <HAL_RCC_ClockConfig+0x1b8>)
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	f003 0307 	and.w	r3, r3, #7
 80065cc:	683a      	ldr	r2, [r7, #0]
 80065ce:	429a      	cmp	r2, r3
 80065d0:	d90c      	bls.n	80065ec <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80065d2:	4b65      	ldr	r3, [pc, #404]	@ (8006768 <HAL_RCC_ClockConfig+0x1b8>)
 80065d4:	683a      	ldr	r2, [r7, #0]
 80065d6:	b2d2      	uxtb	r2, r2
 80065d8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80065da:	4b63      	ldr	r3, [pc, #396]	@ (8006768 <HAL_RCC_ClockConfig+0x1b8>)
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	f003 0307 	and.w	r3, r3, #7
 80065e2:	683a      	ldr	r2, [r7, #0]
 80065e4:	429a      	cmp	r2, r3
 80065e6:	d001      	beq.n	80065ec <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80065e8:	2301      	movs	r3, #1
 80065ea:	e0b8      	b.n	800675e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	f003 0302 	and.w	r3, r3, #2
 80065f4:	2b00      	cmp	r3, #0
 80065f6:	d020      	beq.n	800663a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	f003 0304 	and.w	r3, r3, #4
 8006600:	2b00      	cmp	r3, #0
 8006602:	d005      	beq.n	8006610 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006604:	4b59      	ldr	r3, [pc, #356]	@ (800676c <HAL_RCC_ClockConfig+0x1bc>)
 8006606:	689b      	ldr	r3, [r3, #8]
 8006608:	4a58      	ldr	r2, [pc, #352]	@ (800676c <HAL_RCC_ClockConfig+0x1bc>)
 800660a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800660e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	f003 0308 	and.w	r3, r3, #8
 8006618:	2b00      	cmp	r3, #0
 800661a:	d005      	beq.n	8006628 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800661c:	4b53      	ldr	r3, [pc, #332]	@ (800676c <HAL_RCC_ClockConfig+0x1bc>)
 800661e:	689b      	ldr	r3, [r3, #8]
 8006620:	4a52      	ldr	r2, [pc, #328]	@ (800676c <HAL_RCC_ClockConfig+0x1bc>)
 8006622:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8006626:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006628:	4b50      	ldr	r3, [pc, #320]	@ (800676c <HAL_RCC_ClockConfig+0x1bc>)
 800662a:	689b      	ldr	r3, [r3, #8]
 800662c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	689b      	ldr	r3, [r3, #8]
 8006634:	494d      	ldr	r1, [pc, #308]	@ (800676c <HAL_RCC_ClockConfig+0x1bc>)
 8006636:	4313      	orrs	r3, r2
 8006638:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	f003 0301 	and.w	r3, r3, #1
 8006642:	2b00      	cmp	r3, #0
 8006644:	d044      	beq.n	80066d0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	685b      	ldr	r3, [r3, #4]
 800664a:	2b01      	cmp	r3, #1
 800664c:	d107      	bne.n	800665e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800664e:	4b47      	ldr	r3, [pc, #284]	@ (800676c <HAL_RCC_ClockConfig+0x1bc>)
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006656:	2b00      	cmp	r3, #0
 8006658:	d119      	bne.n	800668e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800665a:	2301      	movs	r3, #1
 800665c:	e07f      	b.n	800675e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	685b      	ldr	r3, [r3, #4]
 8006662:	2b02      	cmp	r3, #2
 8006664:	d003      	beq.n	800666e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800666a:	2b03      	cmp	r3, #3
 800666c:	d107      	bne.n	800667e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800666e:	4b3f      	ldr	r3, [pc, #252]	@ (800676c <HAL_RCC_ClockConfig+0x1bc>)
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006676:	2b00      	cmp	r3, #0
 8006678:	d109      	bne.n	800668e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800667a:	2301      	movs	r3, #1
 800667c:	e06f      	b.n	800675e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800667e:	4b3b      	ldr	r3, [pc, #236]	@ (800676c <HAL_RCC_ClockConfig+0x1bc>)
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	f003 0302 	and.w	r3, r3, #2
 8006686:	2b00      	cmp	r3, #0
 8006688:	d101      	bne.n	800668e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800668a:	2301      	movs	r3, #1
 800668c:	e067      	b.n	800675e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800668e:	4b37      	ldr	r3, [pc, #220]	@ (800676c <HAL_RCC_ClockConfig+0x1bc>)
 8006690:	689b      	ldr	r3, [r3, #8]
 8006692:	f023 0203 	bic.w	r2, r3, #3
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	685b      	ldr	r3, [r3, #4]
 800669a:	4934      	ldr	r1, [pc, #208]	@ (800676c <HAL_RCC_ClockConfig+0x1bc>)
 800669c:	4313      	orrs	r3, r2
 800669e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80066a0:	f7fd f826 	bl	80036f0 <HAL_GetTick>
 80066a4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80066a6:	e00a      	b.n	80066be <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80066a8:	f7fd f822 	bl	80036f0 <HAL_GetTick>
 80066ac:	4602      	mov	r2, r0
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	1ad3      	subs	r3, r2, r3
 80066b2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80066b6:	4293      	cmp	r3, r2
 80066b8:	d901      	bls.n	80066be <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80066ba:	2303      	movs	r3, #3
 80066bc:	e04f      	b.n	800675e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80066be:	4b2b      	ldr	r3, [pc, #172]	@ (800676c <HAL_RCC_ClockConfig+0x1bc>)
 80066c0:	689b      	ldr	r3, [r3, #8]
 80066c2:	f003 020c 	and.w	r2, r3, #12
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	685b      	ldr	r3, [r3, #4]
 80066ca:	009b      	lsls	r3, r3, #2
 80066cc:	429a      	cmp	r2, r3
 80066ce:	d1eb      	bne.n	80066a8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80066d0:	4b25      	ldr	r3, [pc, #148]	@ (8006768 <HAL_RCC_ClockConfig+0x1b8>)
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	f003 0307 	and.w	r3, r3, #7
 80066d8:	683a      	ldr	r2, [r7, #0]
 80066da:	429a      	cmp	r2, r3
 80066dc:	d20c      	bcs.n	80066f8 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80066de:	4b22      	ldr	r3, [pc, #136]	@ (8006768 <HAL_RCC_ClockConfig+0x1b8>)
 80066e0:	683a      	ldr	r2, [r7, #0]
 80066e2:	b2d2      	uxtb	r2, r2
 80066e4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80066e6:	4b20      	ldr	r3, [pc, #128]	@ (8006768 <HAL_RCC_ClockConfig+0x1b8>)
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	f003 0307 	and.w	r3, r3, #7
 80066ee:	683a      	ldr	r2, [r7, #0]
 80066f0:	429a      	cmp	r2, r3
 80066f2:	d001      	beq.n	80066f8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80066f4:	2301      	movs	r3, #1
 80066f6:	e032      	b.n	800675e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	f003 0304 	and.w	r3, r3, #4
 8006700:	2b00      	cmp	r3, #0
 8006702:	d008      	beq.n	8006716 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006704:	4b19      	ldr	r3, [pc, #100]	@ (800676c <HAL_RCC_ClockConfig+0x1bc>)
 8006706:	689b      	ldr	r3, [r3, #8]
 8006708:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	68db      	ldr	r3, [r3, #12]
 8006710:	4916      	ldr	r1, [pc, #88]	@ (800676c <HAL_RCC_ClockConfig+0x1bc>)
 8006712:	4313      	orrs	r3, r2
 8006714:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	f003 0308 	and.w	r3, r3, #8
 800671e:	2b00      	cmp	r3, #0
 8006720:	d009      	beq.n	8006736 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006722:	4b12      	ldr	r3, [pc, #72]	@ (800676c <HAL_RCC_ClockConfig+0x1bc>)
 8006724:	689b      	ldr	r3, [r3, #8]
 8006726:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	691b      	ldr	r3, [r3, #16]
 800672e:	00db      	lsls	r3, r3, #3
 8006730:	490e      	ldr	r1, [pc, #56]	@ (800676c <HAL_RCC_ClockConfig+0x1bc>)
 8006732:	4313      	orrs	r3, r2
 8006734:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8006736:	f000 f821 	bl	800677c <HAL_RCC_GetSysClockFreq>
 800673a:	4602      	mov	r2, r0
 800673c:	4b0b      	ldr	r3, [pc, #44]	@ (800676c <HAL_RCC_ClockConfig+0x1bc>)
 800673e:	689b      	ldr	r3, [r3, #8]
 8006740:	091b      	lsrs	r3, r3, #4
 8006742:	f003 030f 	and.w	r3, r3, #15
 8006746:	490a      	ldr	r1, [pc, #40]	@ (8006770 <HAL_RCC_ClockConfig+0x1c0>)
 8006748:	5ccb      	ldrb	r3, [r1, r3]
 800674a:	fa22 f303 	lsr.w	r3, r2, r3
 800674e:	4a09      	ldr	r2, [pc, #36]	@ (8006774 <HAL_RCC_ClockConfig+0x1c4>)
 8006750:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8006752:	4b09      	ldr	r3, [pc, #36]	@ (8006778 <HAL_RCC_ClockConfig+0x1c8>)
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	4618      	mov	r0, r3
 8006758:	f7fc ff86 	bl	8003668 <HAL_InitTick>

  return HAL_OK;
 800675c:	2300      	movs	r3, #0
}
 800675e:	4618      	mov	r0, r3
 8006760:	3710      	adds	r7, #16
 8006762:	46bd      	mov	sp, r7
 8006764:	bd80      	pop	{r7, pc}
 8006766:	bf00      	nop
 8006768:	40023c00 	.word	0x40023c00
 800676c:	40023800 	.word	0x40023800
 8006770:	08009264 	.word	0x08009264
 8006774:	20000000 	.word	0x20000000
 8006778:	20000004 	.word	0x20000004

0800677c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800677c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006780:	b090      	sub	sp, #64	@ 0x40
 8006782:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8006784:	2300      	movs	r3, #0
 8006786:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8006788:	2300      	movs	r3, #0
 800678a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 800678c:	2300      	movs	r3, #0
 800678e:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8006790:	2300      	movs	r3, #0
 8006792:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006794:	4b59      	ldr	r3, [pc, #356]	@ (80068fc <HAL_RCC_GetSysClockFreq+0x180>)
 8006796:	689b      	ldr	r3, [r3, #8]
 8006798:	f003 030c 	and.w	r3, r3, #12
 800679c:	2b08      	cmp	r3, #8
 800679e:	d00d      	beq.n	80067bc <HAL_RCC_GetSysClockFreq+0x40>
 80067a0:	2b08      	cmp	r3, #8
 80067a2:	f200 80a1 	bhi.w	80068e8 <HAL_RCC_GetSysClockFreq+0x16c>
 80067a6:	2b00      	cmp	r3, #0
 80067a8:	d002      	beq.n	80067b0 <HAL_RCC_GetSysClockFreq+0x34>
 80067aa:	2b04      	cmp	r3, #4
 80067ac:	d003      	beq.n	80067b6 <HAL_RCC_GetSysClockFreq+0x3a>
 80067ae:	e09b      	b.n	80068e8 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80067b0:	4b53      	ldr	r3, [pc, #332]	@ (8006900 <HAL_RCC_GetSysClockFreq+0x184>)
 80067b2:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80067b4:	e09b      	b.n	80068ee <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80067b6:	4b53      	ldr	r3, [pc, #332]	@ (8006904 <HAL_RCC_GetSysClockFreq+0x188>)
 80067b8:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80067ba:	e098      	b.n	80068ee <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80067bc:	4b4f      	ldr	r3, [pc, #316]	@ (80068fc <HAL_RCC_GetSysClockFreq+0x180>)
 80067be:	685b      	ldr	r3, [r3, #4]
 80067c0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80067c4:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80067c6:	4b4d      	ldr	r3, [pc, #308]	@ (80068fc <HAL_RCC_GetSysClockFreq+0x180>)
 80067c8:	685b      	ldr	r3, [r3, #4]
 80067ca:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80067ce:	2b00      	cmp	r3, #0
 80067d0:	d028      	beq.n	8006824 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80067d2:	4b4a      	ldr	r3, [pc, #296]	@ (80068fc <HAL_RCC_GetSysClockFreq+0x180>)
 80067d4:	685b      	ldr	r3, [r3, #4]
 80067d6:	099b      	lsrs	r3, r3, #6
 80067d8:	2200      	movs	r2, #0
 80067da:	623b      	str	r3, [r7, #32]
 80067dc:	627a      	str	r2, [r7, #36]	@ 0x24
 80067de:	6a3b      	ldr	r3, [r7, #32]
 80067e0:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80067e4:	2100      	movs	r1, #0
 80067e6:	4b47      	ldr	r3, [pc, #284]	@ (8006904 <HAL_RCC_GetSysClockFreq+0x188>)
 80067e8:	fb03 f201 	mul.w	r2, r3, r1
 80067ec:	2300      	movs	r3, #0
 80067ee:	fb00 f303 	mul.w	r3, r0, r3
 80067f2:	4413      	add	r3, r2
 80067f4:	4a43      	ldr	r2, [pc, #268]	@ (8006904 <HAL_RCC_GetSysClockFreq+0x188>)
 80067f6:	fba0 1202 	umull	r1, r2, r0, r2
 80067fa:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80067fc:	460a      	mov	r2, r1
 80067fe:	62ba      	str	r2, [r7, #40]	@ 0x28
 8006800:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006802:	4413      	add	r3, r2
 8006804:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006806:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006808:	2200      	movs	r2, #0
 800680a:	61bb      	str	r3, [r7, #24]
 800680c:	61fa      	str	r2, [r7, #28]
 800680e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006812:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8006816:	f7f9 fee3 	bl	80005e0 <__aeabi_uldivmod>
 800681a:	4602      	mov	r2, r0
 800681c:	460b      	mov	r3, r1
 800681e:	4613      	mov	r3, r2
 8006820:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006822:	e053      	b.n	80068cc <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006824:	4b35      	ldr	r3, [pc, #212]	@ (80068fc <HAL_RCC_GetSysClockFreq+0x180>)
 8006826:	685b      	ldr	r3, [r3, #4]
 8006828:	099b      	lsrs	r3, r3, #6
 800682a:	2200      	movs	r2, #0
 800682c:	613b      	str	r3, [r7, #16]
 800682e:	617a      	str	r2, [r7, #20]
 8006830:	693b      	ldr	r3, [r7, #16]
 8006832:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8006836:	f04f 0b00 	mov.w	fp, #0
 800683a:	4652      	mov	r2, sl
 800683c:	465b      	mov	r3, fp
 800683e:	f04f 0000 	mov.w	r0, #0
 8006842:	f04f 0100 	mov.w	r1, #0
 8006846:	0159      	lsls	r1, r3, #5
 8006848:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800684c:	0150      	lsls	r0, r2, #5
 800684e:	4602      	mov	r2, r0
 8006850:	460b      	mov	r3, r1
 8006852:	ebb2 080a 	subs.w	r8, r2, sl
 8006856:	eb63 090b 	sbc.w	r9, r3, fp
 800685a:	f04f 0200 	mov.w	r2, #0
 800685e:	f04f 0300 	mov.w	r3, #0
 8006862:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8006866:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800686a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800686e:	ebb2 0408 	subs.w	r4, r2, r8
 8006872:	eb63 0509 	sbc.w	r5, r3, r9
 8006876:	f04f 0200 	mov.w	r2, #0
 800687a:	f04f 0300 	mov.w	r3, #0
 800687e:	00eb      	lsls	r3, r5, #3
 8006880:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006884:	00e2      	lsls	r2, r4, #3
 8006886:	4614      	mov	r4, r2
 8006888:	461d      	mov	r5, r3
 800688a:	eb14 030a 	adds.w	r3, r4, sl
 800688e:	603b      	str	r3, [r7, #0]
 8006890:	eb45 030b 	adc.w	r3, r5, fp
 8006894:	607b      	str	r3, [r7, #4]
 8006896:	f04f 0200 	mov.w	r2, #0
 800689a:	f04f 0300 	mov.w	r3, #0
 800689e:	e9d7 4500 	ldrd	r4, r5, [r7]
 80068a2:	4629      	mov	r1, r5
 80068a4:	028b      	lsls	r3, r1, #10
 80068a6:	4621      	mov	r1, r4
 80068a8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80068ac:	4621      	mov	r1, r4
 80068ae:	028a      	lsls	r2, r1, #10
 80068b0:	4610      	mov	r0, r2
 80068b2:	4619      	mov	r1, r3
 80068b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80068b6:	2200      	movs	r2, #0
 80068b8:	60bb      	str	r3, [r7, #8]
 80068ba:	60fa      	str	r2, [r7, #12]
 80068bc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80068c0:	f7f9 fe8e 	bl	80005e0 <__aeabi_uldivmod>
 80068c4:	4602      	mov	r2, r0
 80068c6:	460b      	mov	r3, r1
 80068c8:	4613      	mov	r3, r2
 80068ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80068cc:	4b0b      	ldr	r3, [pc, #44]	@ (80068fc <HAL_RCC_GetSysClockFreq+0x180>)
 80068ce:	685b      	ldr	r3, [r3, #4]
 80068d0:	0c1b      	lsrs	r3, r3, #16
 80068d2:	f003 0303 	and.w	r3, r3, #3
 80068d6:	3301      	adds	r3, #1
 80068d8:	005b      	lsls	r3, r3, #1
 80068da:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 80068dc:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80068de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80068e4:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80068e6:	e002      	b.n	80068ee <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80068e8:	4b05      	ldr	r3, [pc, #20]	@ (8006900 <HAL_RCC_GetSysClockFreq+0x184>)
 80068ea:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80068ec:	bf00      	nop
    }
  }
  return sysclockfreq;
 80068ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 80068f0:	4618      	mov	r0, r3
 80068f2:	3740      	adds	r7, #64	@ 0x40
 80068f4:	46bd      	mov	sp, r7
 80068f6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80068fa:	bf00      	nop
 80068fc:	40023800 	.word	0x40023800
 8006900:	00f42400 	.word	0x00f42400
 8006904:	017d7840 	.word	0x017d7840

08006908 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006908:	b480      	push	{r7}
 800690a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800690c:	4b03      	ldr	r3, [pc, #12]	@ (800691c <HAL_RCC_GetHCLKFreq+0x14>)
 800690e:	681b      	ldr	r3, [r3, #0]
}
 8006910:	4618      	mov	r0, r3
 8006912:	46bd      	mov	sp, r7
 8006914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006918:	4770      	bx	lr
 800691a:	bf00      	nop
 800691c:	20000000 	.word	0x20000000

08006920 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006920:	b580      	push	{r7, lr}
 8006922:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006924:	f7ff fff0 	bl	8006908 <HAL_RCC_GetHCLKFreq>
 8006928:	4602      	mov	r2, r0
 800692a:	4b05      	ldr	r3, [pc, #20]	@ (8006940 <HAL_RCC_GetPCLK1Freq+0x20>)
 800692c:	689b      	ldr	r3, [r3, #8]
 800692e:	0a9b      	lsrs	r3, r3, #10
 8006930:	f003 0307 	and.w	r3, r3, #7
 8006934:	4903      	ldr	r1, [pc, #12]	@ (8006944 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006936:	5ccb      	ldrb	r3, [r1, r3]
 8006938:	fa22 f303 	lsr.w	r3, r2, r3
}
 800693c:	4618      	mov	r0, r3
 800693e:	bd80      	pop	{r7, pc}
 8006940:	40023800 	.word	0x40023800
 8006944:	08009274 	.word	0x08009274

08006948 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006948:	b580      	push	{r7, lr}
 800694a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800694c:	f7ff ffdc 	bl	8006908 <HAL_RCC_GetHCLKFreq>
 8006950:	4602      	mov	r2, r0
 8006952:	4b05      	ldr	r3, [pc, #20]	@ (8006968 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006954:	689b      	ldr	r3, [r3, #8]
 8006956:	0b5b      	lsrs	r3, r3, #13
 8006958:	f003 0307 	and.w	r3, r3, #7
 800695c:	4903      	ldr	r1, [pc, #12]	@ (800696c <HAL_RCC_GetPCLK2Freq+0x24>)
 800695e:	5ccb      	ldrb	r3, [r1, r3]
 8006960:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006964:	4618      	mov	r0, r3
 8006966:	bd80      	pop	{r7, pc}
 8006968:	40023800 	.word	0x40023800
 800696c:	08009274 	.word	0x08009274

08006970 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006970:	b580      	push	{r7, lr}
 8006972:	b082      	sub	sp, #8
 8006974:	af00      	add	r7, sp, #0
 8006976:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	2b00      	cmp	r3, #0
 800697c:	d101      	bne.n	8006982 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800697e:	2301      	movs	r3, #1
 8006980:	e041      	b.n	8006a06 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006988:	b2db      	uxtb	r3, r3
 800698a:	2b00      	cmp	r3, #0
 800698c:	d106      	bne.n	800699c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	2200      	movs	r2, #0
 8006992:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006996:	6878      	ldr	r0, [r7, #4]
 8006998:	f7fc fb40 	bl	800301c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	2202      	movs	r2, #2
 80069a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	681a      	ldr	r2, [r3, #0]
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	3304      	adds	r3, #4
 80069ac:	4619      	mov	r1, r3
 80069ae:	4610      	mov	r0, r2
 80069b0:	f000 ff52 	bl	8007858 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	2201      	movs	r2, #1
 80069b8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	2201      	movs	r2, #1
 80069c0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	2201      	movs	r2, #1
 80069c8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	2201      	movs	r2, #1
 80069d0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	2201      	movs	r2, #1
 80069d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	2201      	movs	r2, #1
 80069e0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	2201      	movs	r2, #1
 80069e8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	2201      	movs	r2, #1
 80069f0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	2201      	movs	r2, #1
 80069f8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	2201      	movs	r2, #1
 8006a00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006a04:	2300      	movs	r3, #0
}
 8006a06:	4618      	mov	r0, r3
 8006a08:	3708      	adds	r7, #8
 8006a0a:	46bd      	mov	sp, r7
 8006a0c:	bd80      	pop	{r7, pc}
	...

08006a10 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8006a10:	b480      	push	{r7}
 8006a12:	b085      	sub	sp, #20
 8006a14:	af00      	add	r7, sp, #0
 8006a16:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006a1e:	b2db      	uxtb	r3, r3
 8006a20:	2b01      	cmp	r3, #1
 8006a22:	d001      	beq.n	8006a28 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8006a24:	2301      	movs	r3, #1
 8006a26:	e046      	b.n	8006ab6 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	2202      	movs	r2, #2
 8006a2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	4a23      	ldr	r2, [pc, #140]	@ (8006ac4 <HAL_TIM_Base_Start+0xb4>)
 8006a36:	4293      	cmp	r3, r2
 8006a38:	d022      	beq.n	8006a80 <HAL_TIM_Base_Start+0x70>
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006a42:	d01d      	beq.n	8006a80 <HAL_TIM_Base_Start+0x70>
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	4a1f      	ldr	r2, [pc, #124]	@ (8006ac8 <HAL_TIM_Base_Start+0xb8>)
 8006a4a:	4293      	cmp	r3, r2
 8006a4c:	d018      	beq.n	8006a80 <HAL_TIM_Base_Start+0x70>
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	4a1e      	ldr	r2, [pc, #120]	@ (8006acc <HAL_TIM_Base_Start+0xbc>)
 8006a54:	4293      	cmp	r3, r2
 8006a56:	d013      	beq.n	8006a80 <HAL_TIM_Base_Start+0x70>
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	4a1c      	ldr	r2, [pc, #112]	@ (8006ad0 <HAL_TIM_Base_Start+0xc0>)
 8006a5e:	4293      	cmp	r3, r2
 8006a60:	d00e      	beq.n	8006a80 <HAL_TIM_Base_Start+0x70>
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	4a1b      	ldr	r2, [pc, #108]	@ (8006ad4 <HAL_TIM_Base_Start+0xc4>)
 8006a68:	4293      	cmp	r3, r2
 8006a6a:	d009      	beq.n	8006a80 <HAL_TIM_Base_Start+0x70>
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	4a19      	ldr	r2, [pc, #100]	@ (8006ad8 <HAL_TIM_Base_Start+0xc8>)
 8006a72:	4293      	cmp	r3, r2
 8006a74:	d004      	beq.n	8006a80 <HAL_TIM_Base_Start+0x70>
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	4a18      	ldr	r2, [pc, #96]	@ (8006adc <HAL_TIM_Base_Start+0xcc>)
 8006a7c:	4293      	cmp	r3, r2
 8006a7e:	d111      	bne.n	8006aa4 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	689b      	ldr	r3, [r3, #8]
 8006a86:	f003 0307 	and.w	r3, r3, #7
 8006a8a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	2b06      	cmp	r3, #6
 8006a90:	d010      	beq.n	8006ab4 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	681a      	ldr	r2, [r3, #0]
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	f042 0201 	orr.w	r2, r2, #1
 8006aa0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006aa2:	e007      	b.n	8006ab4 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	681a      	ldr	r2, [r3, #0]
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	f042 0201 	orr.w	r2, r2, #1
 8006ab2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006ab4:	2300      	movs	r3, #0
}
 8006ab6:	4618      	mov	r0, r3
 8006ab8:	3714      	adds	r7, #20
 8006aba:	46bd      	mov	sp, r7
 8006abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ac0:	4770      	bx	lr
 8006ac2:	bf00      	nop
 8006ac4:	40010000 	.word	0x40010000
 8006ac8:	40000400 	.word	0x40000400
 8006acc:	40000800 	.word	0x40000800
 8006ad0:	40000c00 	.word	0x40000c00
 8006ad4:	40010400 	.word	0x40010400
 8006ad8:	40014000 	.word	0x40014000
 8006adc:	40001800 	.word	0x40001800

08006ae0 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8006ae0:	b480      	push	{r7}
 8006ae2:	b083      	sub	sp, #12
 8006ae4:	af00      	add	r7, sp, #0
 8006ae6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	6a1a      	ldr	r2, [r3, #32]
 8006aee:	f241 1311 	movw	r3, #4369	@ 0x1111
 8006af2:	4013      	ands	r3, r2
 8006af4:	2b00      	cmp	r3, #0
 8006af6:	d10f      	bne.n	8006b18 <HAL_TIM_Base_Stop+0x38>
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	6a1a      	ldr	r2, [r3, #32]
 8006afe:	f240 4344 	movw	r3, #1092	@ 0x444
 8006b02:	4013      	ands	r3, r2
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	d107      	bne.n	8006b18 <HAL_TIM_Base_Stop+0x38>
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	681a      	ldr	r2, [r3, #0]
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	f022 0201 	bic.w	r2, r2, #1
 8006b16:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	2201      	movs	r2, #1
 8006b1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8006b20:	2300      	movs	r3, #0
}
 8006b22:	4618      	mov	r0, r3
 8006b24:	370c      	adds	r7, #12
 8006b26:	46bd      	mov	sp, r7
 8006b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b2c:	4770      	bx	lr
	...

08006b30 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006b30:	b480      	push	{r7}
 8006b32:	b085      	sub	sp, #20
 8006b34:	af00      	add	r7, sp, #0
 8006b36:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006b3e:	b2db      	uxtb	r3, r3
 8006b40:	2b01      	cmp	r3, #1
 8006b42:	d001      	beq.n	8006b48 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006b44:	2301      	movs	r3, #1
 8006b46:	e04e      	b.n	8006be6 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	2202      	movs	r2, #2
 8006b4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	68da      	ldr	r2, [r3, #12]
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	f042 0201 	orr.w	r2, r2, #1
 8006b5e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	4a23      	ldr	r2, [pc, #140]	@ (8006bf4 <HAL_TIM_Base_Start_IT+0xc4>)
 8006b66:	4293      	cmp	r3, r2
 8006b68:	d022      	beq.n	8006bb0 <HAL_TIM_Base_Start_IT+0x80>
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006b72:	d01d      	beq.n	8006bb0 <HAL_TIM_Base_Start_IT+0x80>
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	4a1f      	ldr	r2, [pc, #124]	@ (8006bf8 <HAL_TIM_Base_Start_IT+0xc8>)
 8006b7a:	4293      	cmp	r3, r2
 8006b7c:	d018      	beq.n	8006bb0 <HAL_TIM_Base_Start_IT+0x80>
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	4a1e      	ldr	r2, [pc, #120]	@ (8006bfc <HAL_TIM_Base_Start_IT+0xcc>)
 8006b84:	4293      	cmp	r3, r2
 8006b86:	d013      	beq.n	8006bb0 <HAL_TIM_Base_Start_IT+0x80>
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	4a1c      	ldr	r2, [pc, #112]	@ (8006c00 <HAL_TIM_Base_Start_IT+0xd0>)
 8006b8e:	4293      	cmp	r3, r2
 8006b90:	d00e      	beq.n	8006bb0 <HAL_TIM_Base_Start_IT+0x80>
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	4a1b      	ldr	r2, [pc, #108]	@ (8006c04 <HAL_TIM_Base_Start_IT+0xd4>)
 8006b98:	4293      	cmp	r3, r2
 8006b9a:	d009      	beq.n	8006bb0 <HAL_TIM_Base_Start_IT+0x80>
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	4a19      	ldr	r2, [pc, #100]	@ (8006c08 <HAL_TIM_Base_Start_IT+0xd8>)
 8006ba2:	4293      	cmp	r3, r2
 8006ba4:	d004      	beq.n	8006bb0 <HAL_TIM_Base_Start_IT+0x80>
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	4a18      	ldr	r2, [pc, #96]	@ (8006c0c <HAL_TIM_Base_Start_IT+0xdc>)
 8006bac:	4293      	cmp	r3, r2
 8006bae:	d111      	bne.n	8006bd4 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	689b      	ldr	r3, [r3, #8]
 8006bb6:	f003 0307 	and.w	r3, r3, #7
 8006bba:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	2b06      	cmp	r3, #6
 8006bc0:	d010      	beq.n	8006be4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	681a      	ldr	r2, [r3, #0]
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	f042 0201 	orr.w	r2, r2, #1
 8006bd0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006bd2:	e007      	b.n	8006be4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	681a      	ldr	r2, [r3, #0]
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	f042 0201 	orr.w	r2, r2, #1
 8006be2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006be4:	2300      	movs	r3, #0
}
 8006be6:	4618      	mov	r0, r3
 8006be8:	3714      	adds	r7, #20
 8006bea:	46bd      	mov	sp, r7
 8006bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bf0:	4770      	bx	lr
 8006bf2:	bf00      	nop
 8006bf4:	40010000 	.word	0x40010000
 8006bf8:	40000400 	.word	0x40000400
 8006bfc:	40000800 	.word	0x40000800
 8006c00:	40000c00 	.word	0x40000c00
 8006c04:	40010400 	.word	0x40010400
 8006c08:	40014000 	.word	0x40014000
 8006c0c:	40001800 	.word	0x40001800

08006c10 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8006c10:	b480      	push	{r7}
 8006c12:	b083      	sub	sp, #12
 8006c14:	af00      	add	r7, sp, #0
 8006c16:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	68da      	ldr	r2, [r3, #12]
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	f022 0201 	bic.w	r2, r2, #1
 8006c26:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	6a1a      	ldr	r2, [r3, #32]
 8006c2e:	f241 1311 	movw	r3, #4369	@ 0x1111
 8006c32:	4013      	ands	r3, r2
 8006c34:	2b00      	cmp	r3, #0
 8006c36:	d10f      	bne.n	8006c58 <HAL_TIM_Base_Stop_IT+0x48>
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	6a1a      	ldr	r2, [r3, #32]
 8006c3e:	f240 4344 	movw	r3, #1092	@ 0x444
 8006c42:	4013      	ands	r3, r2
 8006c44:	2b00      	cmp	r3, #0
 8006c46:	d107      	bne.n	8006c58 <HAL_TIM_Base_Stop_IT+0x48>
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	681a      	ldr	r2, [r3, #0]
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	f022 0201 	bic.w	r2, r2, #1
 8006c56:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	2201      	movs	r2, #1
 8006c5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8006c60:	2300      	movs	r3, #0
}
 8006c62:	4618      	mov	r0, r3
 8006c64:	370c      	adds	r7, #12
 8006c66:	46bd      	mov	sp, r7
 8006c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c6c:	4770      	bx	lr

08006c6e <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8006c6e:	b580      	push	{r7, lr}
 8006c70:	b082      	sub	sp, #8
 8006c72:	af00      	add	r7, sp, #0
 8006c74:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	2b00      	cmp	r3, #0
 8006c7a:	d101      	bne.n	8006c80 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8006c7c:	2301      	movs	r3, #1
 8006c7e:	e041      	b.n	8006d04 <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006c86:	b2db      	uxtb	r3, r3
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	d106      	bne.n	8006c9a <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	2200      	movs	r2, #0
 8006c90:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8006c94:	6878      	ldr	r0, [r7, #4]
 8006c96:	f000 f839 	bl	8006d0c <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	2202      	movs	r2, #2
 8006c9e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	681a      	ldr	r2, [r3, #0]
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	3304      	adds	r3, #4
 8006caa:	4619      	mov	r1, r3
 8006cac:	4610      	mov	r0, r2
 8006cae:	f000 fdd3 	bl	8007858 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	2201      	movs	r2, #1
 8006cb6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	2201      	movs	r2, #1
 8006cbe:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	2201      	movs	r2, #1
 8006cc6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	2201      	movs	r2, #1
 8006cce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	2201      	movs	r2, #1
 8006cd6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	2201      	movs	r2, #1
 8006cde:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	2201      	movs	r2, #1
 8006ce6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	2201      	movs	r2, #1
 8006cee:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	2201      	movs	r2, #1
 8006cf6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	2201      	movs	r2, #1
 8006cfe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006d02:	2300      	movs	r3, #0
}
 8006d04:	4618      	mov	r0, r3
 8006d06:	3708      	adds	r7, #8
 8006d08:	46bd      	mov	sp, r7
 8006d0a:	bd80      	pop	{r7, pc}

08006d0c <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8006d0c:	b480      	push	{r7}
 8006d0e:	b083      	sub	sp, #12
 8006d10:	af00      	add	r7, sp, #0
 8006d12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8006d14:	bf00      	nop
 8006d16:	370c      	adds	r7, #12
 8006d18:	46bd      	mov	sp, r7
 8006d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d1e:	4770      	bx	lr

08006d20 <HAL_TIM_OC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006d20:	b580      	push	{r7, lr}
 8006d22:	b084      	sub	sp, #16
 8006d24:	af00      	add	r7, sp, #0
 8006d26:	6078      	str	r0, [r7, #4]
 8006d28:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006d2a:	2300      	movs	r3, #0
 8006d2c:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006d2e:	683b      	ldr	r3, [r7, #0]
 8006d30:	2b00      	cmp	r3, #0
 8006d32:	d109      	bne.n	8006d48 <HAL_TIM_OC_Start_IT+0x28>
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006d3a:	b2db      	uxtb	r3, r3
 8006d3c:	2b01      	cmp	r3, #1
 8006d3e:	bf14      	ite	ne
 8006d40:	2301      	movne	r3, #1
 8006d42:	2300      	moveq	r3, #0
 8006d44:	b2db      	uxtb	r3, r3
 8006d46:	e022      	b.n	8006d8e <HAL_TIM_OC_Start_IT+0x6e>
 8006d48:	683b      	ldr	r3, [r7, #0]
 8006d4a:	2b04      	cmp	r3, #4
 8006d4c:	d109      	bne.n	8006d62 <HAL_TIM_OC_Start_IT+0x42>
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8006d54:	b2db      	uxtb	r3, r3
 8006d56:	2b01      	cmp	r3, #1
 8006d58:	bf14      	ite	ne
 8006d5a:	2301      	movne	r3, #1
 8006d5c:	2300      	moveq	r3, #0
 8006d5e:	b2db      	uxtb	r3, r3
 8006d60:	e015      	b.n	8006d8e <HAL_TIM_OC_Start_IT+0x6e>
 8006d62:	683b      	ldr	r3, [r7, #0]
 8006d64:	2b08      	cmp	r3, #8
 8006d66:	d109      	bne.n	8006d7c <HAL_TIM_OC_Start_IT+0x5c>
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006d6e:	b2db      	uxtb	r3, r3
 8006d70:	2b01      	cmp	r3, #1
 8006d72:	bf14      	ite	ne
 8006d74:	2301      	movne	r3, #1
 8006d76:	2300      	moveq	r3, #0
 8006d78:	b2db      	uxtb	r3, r3
 8006d7a:	e008      	b.n	8006d8e <HAL_TIM_OC_Start_IT+0x6e>
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006d82:	b2db      	uxtb	r3, r3
 8006d84:	2b01      	cmp	r3, #1
 8006d86:	bf14      	ite	ne
 8006d88:	2301      	movne	r3, #1
 8006d8a:	2300      	moveq	r3, #0
 8006d8c:	b2db      	uxtb	r3, r3
 8006d8e:	2b00      	cmp	r3, #0
 8006d90:	d001      	beq.n	8006d96 <HAL_TIM_OC_Start_IT+0x76>
  {
    return HAL_ERROR;
 8006d92:	2301      	movs	r3, #1
 8006d94:	e0c7      	b.n	8006f26 <HAL_TIM_OC_Start_IT+0x206>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006d96:	683b      	ldr	r3, [r7, #0]
 8006d98:	2b00      	cmp	r3, #0
 8006d9a:	d104      	bne.n	8006da6 <HAL_TIM_OC_Start_IT+0x86>
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	2202      	movs	r2, #2
 8006da0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006da4:	e013      	b.n	8006dce <HAL_TIM_OC_Start_IT+0xae>
 8006da6:	683b      	ldr	r3, [r7, #0]
 8006da8:	2b04      	cmp	r3, #4
 8006daa:	d104      	bne.n	8006db6 <HAL_TIM_OC_Start_IT+0x96>
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	2202      	movs	r2, #2
 8006db0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006db4:	e00b      	b.n	8006dce <HAL_TIM_OC_Start_IT+0xae>
 8006db6:	683b      	ldr	r3, [r7, #0]
 8006db8:	2b08      	cmp	r3, #8
 8006dba:	d104      	bne.n	8006dc6 <HAL_TIM_OC_Start_IT+0xa6>
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	2202      	movs	r2, #2
 8006dc0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006dc4:	e003      	b.n	8006dce <HAL_TIM_OC_Start_IT+0xae>
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	2202      	movs	r2, #2
 8006dca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  switch (Channel)
 8006dce:	683b      	ldr	r3, [r7, #0]
 8006dd0:	2b0c      	cmp	r3, #12
 8006dd2:	d841      	bhi.n	8006e58 <HAL_TIM_OC_Start_IT+0x138>
 8006dd4:	a201      	add	r2, pc, #4	@ (adr r2, 8006ddc <HAL_TIM_OC_Start_IT+0xbc>)
 8006dd6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006dda:	bf00      	nop
 8006ddc:	08006e11 	.word	0x08006e11
 8006de0:	08006e59 	.word	0x08006e59
 8006de4:	08006e59 	.word	0x08006e59
 8006de8:	08006e59 	.word	0x08006e59
 8006dec:	08006e23 	.word	0x08006e23
 8006df0:	08006e59 	.word	0x08006e59
 8006df4:	08006e59 	.word	0x08006e59
 8006df8:	08006e59 	.word	0x08006e59
 8006dfc:	08006e35 	.word	0x08006e35
 8006e00:	08006e59 	.word	0x08006e59
 8006e04:	08006e59 	.word	0x08006e59
 8006e08:	08006e59 	.word	0x08006e59
 8006e0c:	08006e47 	.word	0x08006e47
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	68da      	ldr	r2, [r3, #12]
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	f042 0202 	orr.w	r2, r2, #2
 8006e1e:	60da      	str	r2, [r3, #12]
      break;
 8006e20:	e01d      	b.n	8006e5e <HAL_TIM_OC_Start_IT+0x13e>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	68da      	ldr	r2, [r3, #12]
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	f042 0204 	orr.w	r2, r2, #4
 8006e30:	60da      	str	r2, [r3, #12]
      break;
 8006e32:	e014      	b.n	8006e5e <HAL_TIM_OC_Start_IT+0x13e>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	68da      	ldr	r2, [r3, #12]
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	f042 0208 	orr.w	r2, r2, #8
 8006e42:	60da      	str	r2, [r3, #12]
      break;
 8006e44:	e00b      	b.n	8006e5e <HAL_TIM_OC_Start_IT+0x13e>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	68da      	ldr	r2, [r3, #12]
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	f042 0210 	orr.w	r2, r2, #16
 8006e54:	60da      	str	r2, [r3, #12]
      break;
 8006e56:	e002      	b.n	8006e5e <HAL_TIM_OC_Start_IT+0x13e>
    }

    default:
      status = HAL_ERROR;
 8006e58:	2301      	movs	r3, #1
 8006e5a:	73fb      	strb	r3, [r7, #15]
      break;
 8006e5c:	bf00      	nop
  }

  if (status == HAL_OK)
 8006e5e:	7bfb      	ldrb	r3, [r7, #15]
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	d15f      	bne.n	8006f24 <HAL_TIM_OC_Start_IT+0x204>
  {
    /* Enable the Output compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	2201      	movs	r2, #1
 8006e6a:	6839      	ldr	r1, [r7, #0]
 8006e6c:	4618      	mov	r0, r3
 8006e6e:	f000 ffe9 	bl	8007e44 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	4a2e      	ldr	r2, [pc, #184]	@ (8006f30 <HAL_TIM_OC_Start_IT+0x210>)
 8006e78:	4293      	cmp	r3, r2
 8006e7a:	d004      	beq.n	8006e86 <HAL_TIM_OC_Start_IT+0x166>
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	4a2c      	ldr	r2, [pc, #176]	@ (8006f34 <HAL_TIM_OC_Start_IT+0x214>)
 8006e82:	4293      	cmp	r3, r2
 8006e84:	d101      	bne.n	8006e8a <HAL_TIM_OC_Start_IT+0x16a>
 8006e86:	2301      	movs	r3, #1
 8006e88:	e000      	b.n	8006e8c <HAL_TIM_OC_Start_IT+0x16c>
 8006e8a:	2300      	movs	r3, #0
 8006e8c:	2b00      	cmp	r3, #0
 8006e8e:	d007      	beq.n	8006ea0 <HAL_TIM_OC_Start_IT+0x180>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006e9e:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	4a22      	ldr	r2, [pc, #136]	@ (8006f30 <HAL_TIM_OC_Start_IT+0x210>)
 8006ea6:	4293      	cmp	r3, r2
 8006ea8:	d022      	beq.n	8006ef0 <HAL_TIM_OC_Start_IT+0x1d0>
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006eb2:	d01d      	beq.n	8006ef0 <HAL_TIM_OC_Start_IT+0x1d0>
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	4a1f      	ldr	r2, [pc, #124]	@ (8006f38 <HAL_TIM_OC_Start_IT+0x218>)
 8006eba:	4293      	cmp	r3, r2
 8006ebc:	d018      	beq.n	8006ef0 <HAL_TIM_OC_Start_IT+0x1d0>
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	4a1e      	ldr	r2, [pc, #120]	@ (8006f3c <HAL_TIM_OC_Start_IT+0x21c>)
 8006ec4:	4293      	cmp	r3, r2
 8006ec6:	d013      	beq.n	8006ef0 <HAL_TIM_OC_Start_IT+0x1d0>
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	4a1c      	ldr	r2, [pc, #112]	@ (8006f40 <HAL_TIM_OC_Start_IT+0x220>)
 8006ece:	4293      	cmp	r3, r2
 8006ed0:	d00e      	beq.n	8006ef0 <HAL_TIM_OC_Start_IT+0x1d0>
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	4a17      	ldr	r2, [pc, #92]	@ (8006f34 <HAL_TIM_OC_Start_IT+0x214>)
 8006ed8:	4293      	cmp	r3, r2
 8006eda:	d009      	beq.n	8006ef0 <HAL_TIM_OC_Start_IT+0x1d0>
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	4a18      	ldr	r2, [pc, #96]	@ (8006f44 <HAL_TIM_OC_Start_IT+0x224>)
 8006ee2:	4293      	cmp	r3, r2
 8006ee4:	d004      	beq.n	8006ef0 <HAL_TIM_OC_Start_IT+0x1d0>
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	4a17      	ldr	r2, [pc, #92]	@ (8006f48 <HAL_TIM_OC_Start_IT+0x228>)
 8006eec:	4293      	cmp	r3, r2
 8006eee:	d111      	bne.n	8006f14 <HAL_TIM_OC_Start_IT+0x1f4>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	689b      	ldr	r3, [r3, #8]
 8006ef6:	f003 0307 	and.w	r3, r3, #7
 8006efa:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006efc:	68bb      	ldr	r3, [r7, #8]
 8006efe:	2b06      	cmp	r3, #6
 8006f00:	d010      	beq.n	8006f24 <HAL_TIM_OC_Start_IT+0x204>
      {
        __HAL_TIM_ENABLE(htim);
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	681a      	ldr	r2, [r3, #0]
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	f042 0201 	orr.w	r2, r2, #1
 8006f10:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006f12:	e007      	b.n	8006f24 <HAL_TIM_OC_Start_IT+0x204>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	681a      	ldr	r2, [r3, #0]
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	f042 0201 	orr.w	r2, r2, #1
 8006f22:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8006f24:	7bfb      	ldrb	r3, [r7, #15]
}
 8006f26:	4618      	mov	r0, r3
 8006f28:	3710      	adds	r7, #16
 8006f2a:	46bd      	mov	sp, r7
 8006f2c:	bd80      	pop	{r7, pc}
 8006f2e:	bf00      	nop
 8006f30:	40010000 	.word	0x40010000
 8006f34:	40010400 	.word	0x40010400
 8006f38:	40000400 	.word	0x40000400
 8006f3c:	40000800 	.word	0x40000800
 8006f40:	40000c00 	.word	0x40000c00
 8006f44:	40014000 	.word	0x40014000
 8006f48:	40001800 	.word	0x40001800

08006f4c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006f4c:	b580      	push	{r7, lr}
 8006f4e:	b082      	sub	sp, #8
 8006f50:	af00      	add	r7, sp, #0
 8006f52:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	2b00      	cmp	r3, #0
 8006f58:	d101      	bne.n	8006f5e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006f5a:	2301      	movs	r3, #1
 8006f5c:	e041      	b.n	8006fe2 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006f64:	b2db      	uxtb	r3, r3
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	d106      	bne.n	8006f78 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	2200      	movs	r2, #0
 8006f6e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006f72:	6878      	ldr	r0, [r7, #4]
 8006f74:	f000 f839 	bl	8006fea <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	2202      	movs	r2, #2
 8006f7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	681a      	ldr	r2, [r3, #0]
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	3304      	adds	r3, #4
 8006f88:	4619      	mov	r1, r3
 8006f8a:	4610      	mov	r0, r2
 8006f8c:	f000 fc64 	bl	8007858 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	2201      	movs	r2, #1
 8006f94:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	2201      	movs	r2, #1
 8006f9c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	2201      	movs	r2, #1
 8006fa4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	2201      	movs	r2, #1
 8006fac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	2201      	movs	r2, #1
 8006fb4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	2201      	movs	r2, #1
 8006fbc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	2201      	movs	r2, #1
 8006fc4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	2201      	movs	r2, #1
 8006fcc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	2201      	movs	r2, #1
 8006fd4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	2201      	movs	r2, #1
 8006fdc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006fe0:	2300      	movs	r3, #0
}
 8006fe2:	4618      	mov	r0, r3
 8006fe4:	3708      	adds	r7, #8
 8006fe6:	46bd      	mov	sp, r7
 8006fe8:	bd80      	pop	{r7, pc}

08006fea <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006fea:	b480      	push	{r7}
 8006fec:	b083      	sub	sp, #12
 8006fee:	af00      	add	r7, sp, #0
 8006ff0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006ff2:	bf00      	nop
 8006ff4:	370c      	adds	r7, #12
 8006ff6:	46bd      	mov	sp, r7
 8006ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ffc:	4770      	bx	lr
	...

08007000 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007000:	b580      	push	{r7, lr}
 8007002:	b084      	sub	sp, #16
 8007004:	af00      	add	r7, sp, #0
 8007006:	6078      	str	r0, [r7, #4]
 8007008:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800700a:	683b      	ldr	r3, [r7, #0]
 800700c:	2b00      	cmp	r3, #0
 800700e:	d109      	bne.n	8007024 <HAL_TIM_PWM_Start+0x24>
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007016:	b2db      	uxtb	r3, r3
 8007018:	2b01      	cmp	r3, #1
 800701a:	bf14      	ite	ne
 800701c:	2301      	movne	r3, #1
 800701e:	2300      	moveq	r3, #0
 8007020:	b2db      	uxtb	r3, r3
 8007022:	e022      	b.n	800706a <HAL_TIM_PWM_Start+0x6a>
 8007024:	683b      	ldr	r3, [r7, #0]
 8007026:	2b04      	cmp	r3, #4
 8007028:	d109      	bne.n	800703e <HAL_TIM_PWM_Start+0x3e>
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8007030:	b2db      	uxtb	r3, r3
 8007032:	2b01      	cmp	r3, #1
 8007034:	bf14      	ite	ne
 8007036:	2301      	movne	r3, #1
 8007038:	2300      	moveq	r3, #0
 800703a:	b2db      	uxtb	r3, r3
 800703c:	e015      	b.n	800706a <HAL_TIM_PWM_Start+0x6a>
 800703e:	683b      	ldr	r3, [r7, #0]
 8007040:	2b08      	cmp	r3, #8
 8007042:	d109      	bne.n	8007058 <HAL_TIM_PWM_Start+0x58>
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800704a:	b2db      	uxtb	r3, r3
 800704c:	2b01      	cmp	r3, #1
 800704e:	bf14      	ite	ne
 8007050:	2301      	movne	r3, #1
 8007052:	2300      	moveq	r3, #0
 8007054:	b2db      	uxtb	r3, r3
 8007056:	e008      	b.n	800706a <HAL_TIM_PWM_Start+0x6a>
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800705e:	b2db      	uxtb	r3, r3
 8007060:	2b01      	cmp	r3, #1
 8007062:	bf14      	ite	ne
 8007064:	2301      	movne	r3, #1
 8007066:	2300      	moveq	r3, #0
 8007068:	b2db      	uxtb	r3, r3
 800706a:	2b00      	cmp	r3, #0
 800706c:	d001      	beq.n	8007072 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800706e:	2301      	movs	r3, #1
 8007070:	e07c      	b.n	800716c <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007072:	683b      	ldr	r3, [r7, #0]
 8007074:	2b00      	cmp	r3, #0
 8007076:	d104      	bne.n	8007082 <HAL_TIM_PWM_Start+0x82>
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	2202      	movs	r2, #2
 800707c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007080:	e013      	b.n	80070aa <HAL_TIM_PWM_Start+0xaa>
 8007082:	683b      	ldr	r3, [r7, #0]
 8007084:	2b04      	cmp	r3, #4
 8007086:	d104      	bne.n	8007092 <HAL_TIM_PWM_Start+0x92>
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	2202      	movs	r2, #2
 800708c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007090:	e00b      	b.n	80070aa <HAL_TIM_PWM_Start+0xaa>
 8007092:	683b      	ldr	r3, [r7, #0]
 8007094:	2b08      	cmp	r3, #8
 8007096:	d104      	bne.n	80070a2 <HAL_TIM_PWM_Start+0xa2>
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	2202      	movs	r2, #2
 800709c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80070a0:	e003      	b.n	80070aa <HAL_TIM_PWM_Start+0xaa>
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	2202      	movs	r2, #2
 80070a6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	2201      	movs	r2, #1
 80070b0:	6839      	ldr	r1, [r7, #0]
 80070b2:	4618      	mov	r0, r3
 80070b4:	f000 fec6 	bl	8007e44 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	4a2d      	ldr	r2, [pc, #180]	@ (8007174 <HAL_TIM_PWM_Start+0x174>)
 80070be:	4293      	cmp	r3, r2
 80070c0:	d004      	beq.n	80070cc <HAL_TIM_PWM_Start+0xcc>
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	4a2c      	ldr	r2, [pc, #176]	@ (8007178 <HAL_TIM_PWM_Start+0x178>)
 80070c8:	4293      	cmp	r3, r2
 80070ca:	d101      	bne.n	80070d0 <HAL_TIM_PWM_Start+0xd0>
 80070cc:	2301      	movs	r3, #1
 80070ce:	e000      	b.n	80070d2 <HAL_TIM_PWM_Start+0xd2>
 80070d0:	2300      	movs	r3, #0
 80070d2:	2b00      	cmp	r3, #0
 80070d4:	d007      	beq.n	80070e6 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80070e4:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	4a22      	ldr	r2, [pc, #136]	@ (8007174 <HAL_TIM_PWM_Start+0x174>)
 80070ec:	4293      	cmp	r3, r2
 80070ee:	d022      	beq.n	8007136 <HAL_TIM_PWM_Start+0x136>
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80070f8:	d01d      	beq.n	8007136 <HAL_TIM_PWM_Start+0x136>
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	4a1f      	ldr	r2, [pc, #124]	@ (800717c <HAL_TIM_PWM_Start+0x17c>)
 8007100:	4293      	cmp	r3, r2
 8007102:	d018      	beq.n	8007136 <HAL_TIM_PWM_Start+0x136>
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	4a1d      	ldr	r2, [pc, #116]	@ (8007180 <HAL_TIM_PWM_Start+0x180>)
 800710a:	4293      	cmp	r3, r2
 800710c:	d013      	beq.n	8007136 <HAL_TIM_PWM_Start+0x136>
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	4a1c      	ldr	r2, [pc, #112]	@ (8007184 <HAL_TIM_PWM_Start+0x184>)
 8007114:	4293      	cmp	r3, r2
 8007116:	d00e      	beq.n	8007136 <HAL_TIM_PWM_Start+0x136>
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	4a16      	ldr	r2, [pc, #88]	@ (8007178 <HAL_TIM_PWM_Start+0x178>)
 800711e:	4293      	cmp	r3, r2
 8007120:	d009      	beq.n	8007136 <HAL_TIM_PWM_Start+0x136>
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	4a18      	ldr	r2, [pc, #96]	@ (8007188 <HAL_TIM_PWM_Start+0x188>)
 8007128:	4293      	cmp	r3, r2
 800712a:	d004      	beq.n	8007136 <HAL_TIM_PWM_Start+0x136>
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	4a16      	ldr	r2, [pc, #88]	@ (800718c <HAL_TIM_PWM_Start+0x18c>)
 8007132:	4293      	cmp	r3, r2
 8007134:	d111      	bne.n	800715a <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	689b      	ldr	r3, [r3, #8]
 800713c:	f003 0307 	and.w	r3, r3, #7
 8007140:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007142:	68fb      	ldr	r3, [r7, #12]
 8007144:	2b06      	cmp	r3, #6
 8007146:	d010      	beq.n	800716a <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	681a      	ldr	r2, [r3, #0]
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	f042 0201 	orr.w	r2, r2, #1
 8007156:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007158:	e007      	b.n	800716a <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	681a      	ldr	r2, [r3, #0]
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	f042 0201 	orr.w	r2, r2, #1
 8007168:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800716a:	2300      	movs	r3, #0
}
 800716c:	4618      	mov	r0, r3
 800716e:	3710      	adds	r7, #16
 8007170:	46bd      	mov	sp, r7
 8007172:	bd80      	pop	{r7, pc}
 8007174:	40010000 	.word	0x40010000
 8007178:	40010400 	.word	0x40010400
 800717c:	40000400 	.word	0x40000400
 8007180:	40000800 	.word	0x40000800
 8007184:	40000c00 	.word	0x40000c00
 8007188:	40014000 	.word	0x40014000
 800718c:	40001800 	.word	0x40001800

08007190 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007190:	b580      	push	{r7, lr}
 8007192:	b082      	sub	sp, #8
 8007194:	af00      	add	r7, sp, #0
 8007196:	6078      	str	r0, [r7, #4]
 8007198:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	2200      	movs	r2, #0
 80071a0:	6839      	ldr	r1, [r7, #0]
 80071a2:	4618      	mov	r0, r3
 80071a4:	f000 fe4e 	bl	8007e44 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	4a2e      	ldr	r2, [pc, #184]	@ (8007268 <HAL_TIM_PWM_Stop+0xd8>)
 80071ae:	4293      	cmp	r3, r2
 80071b0:	d004      	beq.n	80071bc <HAL_TIM_PWM_Stop+0x2c>
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	4a2d      	ldr	r2, [pc, #180]	@ (800726c <HAL_TIM_PWM_Stop+0xdc>)
 80071b8:	4293      	cmp	r3, r2
 80071ba:	d101      	bne.n	80071c0 <HAL_TIM_PWM_Stop+0x30>
 80071bc:	2301      	movs	r3, #1
 80071be:	e000      	b.n	80071c2 <HAL_TIM_PWM_Stop+0x32>
 80071c0:	2300      	movs	r3, #0
 80071c2:	2b00      	cmp	r3, #0
 80071c4:	d017      	beq.n	80071f6 <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	6a1a      	ldr	r2, [r3, #32]
 80071cc:	f241 1311 	movw	r3, #4369	@ 0x1111
 80071d0:	4013      	ands	r3, r2
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	d10f      	bne.n	80071f6 <HAL_TIM_PWM_Stop+0x66>
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	6a1a      	ldr	r2, [r3, #32]
 80071dc:	f240 4344 	movw	r3, #1092	@ 0x444
 80071e0:	4013      	ands	r3, r2
 80071e2:	2b00      	cmp	r3, #0
 80071e4:	d107      	bne.n	80071f6 <HAL_TIM_PWM_Stop+0x66>
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80071f4:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	6a1a      	ldr	r2, [r3, #32]
 80071fc:	f241 1311 	movw	r3, #4369	@ 0x1111
 8007200:	4013      	ands	r3, r2
 8007202:	2b00      	cmp	r3, #0
 8007204:	d10f      	bne.n	8007226 <HAL_TIM_PWM_Stop+0x96>
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	6a1a      	ldr	r2, [r3, #32]
 800720c:	f240 4344 	movw	r3, #1092	@ 0x444
 8007210:	4013      	ands	r3, r2
 8007212:	2b00      	cmp	r3, #0
 8007214:	d107      	bne.n	8007226 <HAL_TIM_PWM_Stop+0x96>
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	681a      	ldr	r2, [r3, #0]
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	f022 0201 	bic.w	r2, r2, #1
 8007224:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8007226:	683b      	ldr	r3, [r7, #0]
 8007228:	2b00      	cmp	r3, #0
 800722a:	d104      	bne.n	8007236 <HAL_TIM_PWM_Stop+0xa6>
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	2201      	movs	r2, #1
 8007230:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007234:	e013      	b.n	800725e <HAL_TIM_PWM_Stop+0xce>
 8007236:	683b      	ldr	r3, [r7, #0]
 8007238:	2b04      	cmp	r3, #4
 800723a:	d104      	bne.n	8007246 <HAL_TIM_PWM_Stop+0xb6>
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	2201      	movs	r2, #1
 8007240:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007244:	e00b      	b.n	800725e <HAL_TIM_PWM_Stop+0xce>
 8007246:	683b      	ldr	r3, [r7, #0]
 8007248:	2b08      	cmp	r3, #8
 800724a:	d104      	bne.n	8007256 <HAL_TIM_PWM_Stop+0xc6>
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	2201      	movs	r2, #1
 8007250:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007254:	e003      	b.n	800725e <HAL_TIM_PWM_Stop+0xce>
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	2201      	movs	r2, #1
 800725a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Return function status */
  return HAL_OK;
 800725e:	2300      	movs	r3, #0
}
 8007260:	4618      	mov	r0, r3
 8007262:	3708      	adds	r7, #8
 8007264:	46bd      	mov	sp, r7
 8007266:	bd80      	pop	{r7, pc}
 8007268:	40010000 	.word	0x40010000
 800726c:	40010400 	.word	0x40010400

08007270 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007270:	b580      	push	{r7, lr}
 8007272:	b084      	sub	sp, #16
 8007274:	af00      	add	r7, sp, #0
 8007276:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	68db      	ldr	r3, [r3, #12]
 800727e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	691b      	ldr	r3, [r3, #16]
 8007286:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8007288:	68bb      	ldr	r3, [r7, #8]
 800728a:	f003 0302 	and.w	r3, r3, #2
 800728e:	2b00      	cmp	r3, #0
 8007290:	d020      	beq.n	80072d4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	f003 0302 	and.w	r3, r3, #2
 8007298:	2b00      	cmp	r3, #0
 800729a:	d01b      	beq.n	80072d4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	f06f 0202 	mvn.w	r2, #2
 80072a4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	2201      	movs	r2, #1
 80072aa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	699b      	ldr	r3, [r3, #24]
 80072b2:	f003 0303 	and.w	r3, r3, #3
 80072b6:	2b00      	cmp	r3, #0
 80072b8:	d003      	beq.n	80072c2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80072ba:	6878      	ldr	r0, [r7, #4]
 80072bc:	f000 faad 	bl	800781a <HAL_TIM_IC_CaptureCallback>
 80072c0:	e005      	b.n	80072ce <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80072c2:	6878      	ldr	r0, [r7, #4]
 80072c4:	f7fb f976 	bl	80025b4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80072c8:	6878      	ldr	r0, [r7, #4]
 80072ca:	f000 fab0 	bl	800782e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	2200      	movs	r2, #0
 80072d2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80072d4:	68bb      	ldr	r3, [r7, #8]
 80072d6:	f003 0304 	and.w	r3, r3, #4
 80072da:	2b00      	cmp	r3, #0
 80072dc:	d020      	beq.n	8007320 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80072de:	68fb      	ldr	r3, [r7, #12]
 80072e0:	f003 0304 	and.w	r3, r3, #4
 80072e4:	2b00      	cmp	r3, #0
 80072e6:	d01b      	beq.n	8007320 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	f06f 0204 	mvn.w	r2, #4
 80072f0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	2202      	movs	r2, #2
 80072f6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	699b      	ldr	r3, [r3, #24]
 80072fe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007302:	2b00      	cmp	r3, #0
 8007304:	d003      	beq.n	800730e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007306:	6878      	ldr	r0, [r7, #4]
 8007308:	f000 fa87 	bl	800781a <HAL_TIM_IC_CaptureCallback>
 800730c:	e005      	b.n	800731a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800730e:	6878      	ldr	r0, [r7, #4]
 8007310:	f7fb f950 	bl	80025b4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007314:	6878      	ldr	r0, [r7, #4]
 8007316:	f000 fa8a 	bl	800782e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	2200      	movs	r2, #0
 800731e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8007320:	68bb      	ldr	r3, [r7, #8]
 8007322:	f003 0308 	and.w	r3, r3, #8
 8007326:	2b00      	cmp	r3, #0
 8007328:	d020      	beq.n	800736c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800732a:	68fb      	ldr	r3, [r7, #12]
 800732c:	f003 0308 	and.w	r3, r3, #8
 8007330:	2b00      	cmp	r3, #0
 8007332:	d01b      	beq.n	800736c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	f06f 0208 	mvn.w	r2, #8
 800733c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	2204      	movs	r2, #4
 8007342:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	69db      	ldr	r3, [r3, #28]
 800734a:	f003 0303 	and.w	r3, r3, #3
 800734e:	2b00      	cmp	r3, #0
 8007350:	d003      	beq.n	800735a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007352:	6878      	ldr	r0, [r7, #4]
 8007354:	f000 fa61 	bl	800781a <HAL_TIM_IC_CaptureCallback>
 8007358:	e005      	b.n	8007366 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800735a:	6878      	ldr	r0, [r7, #4]
 800735c:	f7fb f92a 	bl	80025b4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007360:	6878      	ldr	r0, [r7, #4]
 8007362:	f000 fa64 	bl	800782e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	2200      	movs	r2, #0
 800736a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800736c:	68bb      	ldr	r3, [r7, #8]
 800736e:	f003 0310 	and.w	r3, r3, #16
 8007372:	2b00      	cmp	r3, #0
 8007374:	d020      	beq.n	80073b8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8007376:	68fb      	ldr	r3, [r7, #12]
 8007378:	f003 0310 	and.w	r3, r3, #16
 800737c:	2b00      	cmp	r3, #0
 800737e:	d01b      	beq.n	80073b8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	f06f 0210 	mvn.w	r2, #16
 8007388:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	2208      	movs	r2, #8
 800738e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	69db      	ldr	r3, [r3, #28]
 8007396:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800739a:	2b00      	cmp	r3, #0
 800739c:	d003      	beq.n	80073a6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800739e:	6878      	ldr	r0, [r7, #4]
 80073a0:	f000 fa3b 	bl	800781a <HAL_TIM_IC_CaptureCallback>
 80073a4:	e005      	b.n	80073b2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80073a6:	6878      	ldr	r0, [r7, #4]
 80073a8:	f7fb f904 	bl	80025b4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80073ac:	6878      	ldr	r0, [r7, #4]
 80073ae:	f000 fa3e 	bl	800782e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	2200      	movs	r2, #0
 80073b6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80073b8:	68bb      	ldr	r3, [r7, #8]
 80073ba:	f003 0301 	and.w	r3, r3, #1
 80073be:	2b00      	cmp	r3, #0
 80073c0:	d00c      	beq.n	80073dc <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80073c2:	68fb      	ldr	r3, [r7, #12]
 80073c4:	f003 0301 	and.w	r3, r3, #1
 80073c8:	2b00      	cmp	r3, #0
 80073ca:	d007      	beq.n	80073dc <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	f06f 0201 	mvn.w	r2, #1
 80073d4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80073d6:	6878      	ldr	r0, [r7, #4]
 80073d8:	f7fb f89e 	bl	8002518 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80073dc:	68bb      	ldr	r3, [r7, #8]
 80073de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80073e2:	2b00      	cmp	r3, #0
 80073e4:	d00c      	beq.n	8007400 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80073e6:	68fb      	ldr	r3, [r7, #12]
 80073e8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80073ec:	2b00      	cmp	r3, #0
 80073ee:	d007      	beq.n	8007400 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80073f8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80073fa:	6878      	ldr	r0, [r7, #4]
 80073fc:	f000 fe20 	bl	8008040 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8007400:	68bb      	ldr	r3, [r7, #8]
 8007402:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007406:	2b00      	cmp	r3, #0
 8007408:	d00c      	beq.n	8007424 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800740a:	68fb      	ldr	r3, [r7, #12]
 800740c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007410:	2b00      	cmp	r3, #0
 8007412:	d007      	beq.n	8007424 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800741c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800741e:	6878      	ldr	r0, [r7, #4]
 8007420:	f000 fa0f 	bl	8007842 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8007424:	68bb      	ldr	r3, [r7, #8]
 8007426:	f003 0320 	and.w	r3, r3, #32
 800742a:	2b00      	cmp	r3, #0
 800742c:	d00c      	beq.n	8007448 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800742e:	68fb      	ldr	r3, [r7, #12]
 8007430:	f003 0320 	and.w	r3, r3, #32
 8007434:	2b00      	cmp	r3, #0
 8007436:	d007      	beq.n	8007448 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	f06f 0220 	mvn.w	r2, #32
 8007440:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007442:	6878      	ldr	r0, [r7, #4]
 8007444:	f000 fdf2 	bl	800802c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007448:	bf00      	nop
 800744a:	3710      	adds	r7, #16
 800744c:	46bd      	mov	sp, r7
 800744e:	bd80      	pop	{r7, pc}

08007450 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8007450:	b580      	push	{r7, lr}
 8007452:	b086      	sub	sp, #24
 8007454:	af00      	add	r7, sp, #0
 8007456:	60f8      	str	r0, [r7, #12]
 8007458:	60b9      	str	r1, [r7, #8]
 800745a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800745c:	2300      	movs	r3, #0
 800745e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007460:	68fb      	ldr	r3, [r7, #12]
 8007462:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007466:	2b01      	cmp	r3, #1
 8007468:	d101      	bne.n	800746e <HAL_TIM_OC_ConfigChannel+0x1e>
 800746a:	2302      	movs	r3, #2
 800746c:	e048      	b.n	8007500 <HAL_TIM_OC_ConfigChannel+0xb0>
 800746e:	68fb      	ldr	r3, [r7, #12]
 8007470:	2201      	movs	r2, #1
 8007472:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	2b0c      	cmp	r3, #12
 800747a:	d839      	bhi.n	80074f0 <HAL_TIM_OC_ConfigChannel+0xa0>
 800747c:	a201      	add	r2, pc, #4	@ (adr r2, 8007484 <HAL_TIM_OC_ConfigChannel+0x34>)
 800747e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007482:	bf00      	nop
 8007484:	080074b9 	.word	0x080074b9
 8007488:	080074f1 	.word	0x080074f1
 800748c:	080074f1 	.word	0x080074f1
 8007490:	080074f1 	.word	0x080074f1
 8007494:	080074c7 	.word	0x080074c7
 8007498:	080074f1 	.word	0x080074f1
 800749c:	080074f1 	.word	0x080074f1
 80074a0:	080074f1 	.word	0x080074f1
 80074a4:	080074d5 	.word	0x080074d5
 80074a8:	080074f1 	.word	0x080074f1
 80074ac:	080074f1 	.word	0x080074f1
 80074b0:	080074f1 	.word	0x080074f1
 80074b4:	080074e3 	.word	0x080074e3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80074b8:	68fb      	ldr	r3, [r7, #12]
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	68b9      	ldr	r1, [r7, #8]
 80074be:	4618      	mov	r0, r3
 80074c0:	f000 fa76 	bl	80079b0 <TIM_OC1_SetConfig>
      break;
 80074c4:	e017      	b.n	80074f6 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80074c6:	68fb      	ldr	r3, [r7, #12]
 80074c8:	681b      	ldr	r3, [r3, #0]
 80074ca:	68b9      	ldr	r1, [r7, #8]
 80074cc:	4618      	mov	r0, r3
 80074ce:	f000 fadf 	bl	8007a90 <TIM_OC2_SetConfig>
      break;
 80074d2:	e010      	b.n	80074f6 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	68b9      	ldr	r1, [r7, #8]
 80074da:	4618      	mov	r0, r3
 80074dc:	f000 fb4e 	bl	8007b7c <TIM_OC3_SetConfig>
      break;
 80074e0:	e009      	b.n	80074f6 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80074e2:	68fb      	ldr	r3, [r7, #12]
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	68b9      	ldr	r1, [r7, #8]
 80074e8:	4618      	mov	r0, r3
 80074ea:	f000 fbbb 	bl	8007c64 <TIM_OC4_SetConfig>
      break;
 80074ee:	e002      	b.n	80074f6 <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 80074f0:	2301      	movs	r3, #1
 80074f2:	75fb      	strb	r3, [r7, #23]
      break;
 80074f4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80074f6:	68fb      	ldr	r3, [r7, #12]
 80074f8:	2200      	movs	r2, #0
 80074fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80074fe:	7dfb      	ldrb	r3, [r7, #23]
}
 8007500:	4618      	mov	r0, r3
 8007502:	3718      	adds	r7, #24
 8007504:	46bd      	mov	sp, r7
 8007506:	bd80      	pop	{r7, pc}

08007508 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007508:	b580      	push	{r7, lr}
 800750a:	b086      	sub	sp, #24
 800750c:	af00      	add	r7, sp, #0
 800750e:	60f8      	str	r0, [r7, #12]
 8007510:	60b9      	str	r1, [r7, #8]
 8007512:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007514:	2300      	movs	r3, #0
 8007516:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007518:	68fb      	ldr	r3, [r7, #12]
 800751a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800751e:	2b01      	cmp	r3, #1
 8007520:	d101      	bne.n	8007526 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8007522:	2302      	movs	r3, #2
 8007524:	e0ae      	b.n	8007684 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8007526:	68fb      	ldr	r3, [r7, #12]
 8007528:	2201      	movs	r2, #1
 800752a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	2b0c      	cmp	r3, #12
 8007532:	f200 809f 	bhi.w	8007674 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8007536:	a201      	add	r2, pc, #4	@ (adr r2, 800753c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007538:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800753c:	08007571 	.word	0x08007571
 8007540:	08007675 	.word	0x08007675
 8007544:	08007675 	.word	0x08007675
 8007548:	08007675 	.word	0x08007675
 800754c:	080075b1 	.word	0x080075b1
 8007550:	08007675 	.word	0x08007675
 8007554:	08007675 	.word	0x08007675
 8007558:	08007675 	.word	0x08007675
 800755c:	080075f3 	.word	0x080075f3
 8007560:	08007675 	.word	0x08007675
 8007564:	08007675 	.word	0x08007675
 8007568:	08007675 	.word	0x08007675
 800756c:	08007633 	.word	0x08007633
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007570:	68fb      	ldr	r3, [r7, #12]
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	68b9      	ldr	r1, [r7, #8]
 8007576:	4618      	mov	r0, r3
 8007578:	f000 fa1a 	bl	80079b0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800757c:	68fb      	ldr	r3, [r7, #12]
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	699a      	ldr	r2, [r3, #24]
 8007582:	68fb      	ldr	r3, [r7, #12]
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	f042 0208 	orr.w	r2, r2, #8
 800758a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	699a      	ldr	r2, [r3, #24]
 8007592:	68fb      	ldr	r3, [r7, #12]
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	f022 0204 	bic.w	r2, r2, #4
 800759a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800759c:	68fb      	ldr	r3, [r7, #12]
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	6999      	ldr	r1, [r3, #24]
 80075a2:	68bb      	ldr	r3, [r7, #8]
 80075a4:	691a      	ldr	r2, [r3, #16]
 80075a6:	68fb      	ldr	r3, [r7, #12]
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	430a      	orrs	r2, r1
 80075ac:	619a      	str	r2, [r3, #24]
      break;
 80075ae:	e064      	b.n	800767a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80075b0:	68fb      	ldr	r3, [r7, #12]
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	68b9      	ldr	r1, [r7, #8]
 80075b6:	4618      	mov	r0, r3
 80075b8:	f000 fa6a 	bl	8007a90 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80075bc:	68fb      	ldr	r3, [r7, #12]
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	699a      	ldr	r2, [r3, #24]
 80075c2:	68fb      	ldr	r3, [r7, #12]
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80075ca:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80075cc:	68fb      	ldr	r3, [r7, #12]
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	699a      	ldr	r2, [r3, #24]
 80075d2:	68fb      	ldr	r3, [r7, #12]
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80075da:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80075dc:	68fb      	ldr	r3, [r7, #12]
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	6999      	ldr	r1, [r3, #24]
 80075e2:	68bb      	ldr	r3, [r7, #8]
 80075e4:	691b      	ldr	r3, [r3, #16]
 80075e6:	021a      	lsls	r2, r3, #8
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	430a      	orrs	r2, r1
 80075ee:	619a      	str	r2, [r3, #24]
      break;
 80075f0:	e043      	b.n	800767a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80075f2:	68fb      	ldr	r3, [r7, #12]
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	68b9      	ldr	r1, [r7, #8]
 80075f8:	4618      	mov	r0, r3
 80075fa:	f000 fabf 	bl	8007b7c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80075fe:	68fb      	ldr	r3, [r7, #12]
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	69da      	ldr	r2, [r3, #28]
 8007604:	68fb      	ldr	r3, [r7, #12]
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	f042 0208 	orr.w	r2, r2, #8
 800760c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800760e:	68fb      	ldr	r3, [r7, #12]
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	69da      	ldr	r2, [r3, #28]
 8007614:	68fb      	ldr	r3, [r7, #12]
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	f022 0204 	bic.w	r2, r2, #4
 800761c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800761e:	68fb      	ldr	r3, [r7, #12]
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	69d9      	ldr	r1, [r3, #28]
 8007624:	68bb      	ldr	r3, [r7, #8]
 8007626:	691a      	ldr	r2, [r3, #16]
 8007628:	68fb      	ldr	r3, [r7, #12]
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	430a      	orrs	r2, r1
 800762e:	61da      	str	r2, [r3, #28]
      break;
 8007630:	e023      	b.n	800767a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007632:	68fb      	ldr	r3, [r7, #12]
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	68b9      	ldr	r1, [r7, #8]
 8007638:	4618      	mov	r0, r3
 800763a:	f000 fb13 	bl	8007c64 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800763e:	68fb      	ldr	r3, [r7, #12]
 8007640:	681b      	ldr	r3, [r3, #0]
 8007642:	69da      	ldr	r2, [r3, #28]
 8007644:	68fb      	ldr	r3, [r7, #12]
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800764c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800764e:	68fb      	ldr	r3, [r7, #12]
 8007650:	681b      	ldr	r3, [r3, #0]
 8007652:	69da      	ldr	r2, [r3, #28]
 8007654:	68fb      	ldr	r3, [r7, #12]
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800765c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800765e:	68fb      	ldr	r3, [r7, #12]
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	69d9      	ldr	r1, [r3, #28]
 8007664:	68bb      	ldr	r3, [r7, #8]
 8007666:	691b      	ldr	r3, [r3, #16]
 8007668:	021a      	lsls	r2, r3, #8
 800766a:	68fb      	ldr	r3, [r7, #12]
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	430a      	orrs	r2, r1
 8007670:	61da      	str	r2, [r3, #28]
      break;
 8007672:	e002      	b.n	800767a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8007674:	2301      	movs	r3, #1
 8007676:	75fb      	strb	r3, [r7, #23]
      break;
 8007678:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800767a:	68fb      	ldr	r3, [r7, #12]
 800767c:	2200      	movs	r2, #0
 800767e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007682:	7dfb      	ldrb	r3, [r7, #23]
}
 8007684:	4618      	mov	r0, r3
 8007686:	3718      	adds	r7, #24
 8007688:	46bd      	mov	sp, r7
 800768a:	bd80      	pop	{r7, pc}

0800768c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800768c:	b580      	push	{r7, lr}
 800768e:	b084      	sub	sp, #16
 8007690:	af00      	add	r7, sp, #0
 8007692:	6078      	str	r0, [r7, #4]
 8007694:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007696:	2300      	movs	r3, #0
 8007698:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80076a0:	2b01      	cmp	r3, #1
 80076a2:	d101      	bne.n	80076a8 <HAL_TIM_ConfigClockSource+0x1c>
 80076a4:	2302      	movs	r3, #2
 80076a6:	e0b4      	b.n	8007812 <HAL_TIM_ConfigClockSource+0x186>
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	2201      	movs	r2, #1
 80076ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	2202      	movs	r2, #2
 80076b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	689b      	ldr	r3, [r3, #8]
 80076be:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80076c0:	68bb      	ldr	r3, [r7, #8]
 80076c2:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80076c6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80076c8:	68bb      	ldr	r3, [r7, #8]
 80076ca:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80076ce:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	68ba      	ldr	r2, [r7, #8]
 80076d6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80076d8:	683b      	ldr	r3, [r7, #0]
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80076e0:	d03e      	beq.n	8007760 <HAL_TIM_ConfigClockSource+0xd4>
 80076e2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80076e6:	f200 8087 	bhi.w	80077f8 <HAL_TIM_ConfigClockSource+0x16c>
 80076ea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80076ee:	f000 8086 	beq.w	80077fe <HAL_TIM_ConfigClockSource+0x172>
 80076f2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80076f6:	d87f      	bhi.n	80077f8 <HAL_TIM_ConfigClockSource+0x16c>
 80076f8:	2b70      	cmp	r3, #112	@ 0x70
 80076fa:	d01a      	beq.n	8007732 <HAL_TIM_ConfigClockSource+0xa6>
 80076fc:	2b70      	cmp	r3, #112	@ 0x70
 80076fe:	d87b      	bhi.n	80077f8 <HAL_TIM_ConfigClockSource+0x16c>
 8007700:	2b60      	cmp	r3, #96	@ 0x60
 8007702:	d050      	beq.n	80077a6 <HAL_TIM_ConfigClockSource+0x11a>
 8007704:	2b60      	cmp	r3, #96	@ 0x60
 8007706:	d877      	bhi.n	80077f8 <HAL_TIM_ConfigClockSource+0x16c>
 8007708:	2b50      	cmp	r3, #80	@ 0x50
 800770a:	d03c      	beq.n	8007786 <HAL_TIM_ConfigClockSource+0xfa>
 800770c:	2b50      	cmp	r3, #80	@ 0x50
 800770e:	d873      	bhi.n	80077f8 <HAL_TIM_ConfigClockSource+0x16c>
 8007710:	2b40      	cmp	r3, #64	@ 0x40
 8007712:	d058      	beq.n	80077c6 <HAL_TIM_ConfigClockSource+0x13a>
 8007714:	2b40      	cmp	r3, #64	@ 0x40
 8007716:	d86f      	bhi.n	80077f8 <HAL_TIM_ConfigClockSource+0x16c>
 8007718:	2b30      	cmp	r3, #48	@ 0x30
 800771a:	d064      	beq.n	80077e6 <HAL_TIM_ConfigClockSource+0x15a>
 800771c:	2b30      	cmp	r3, #48	@ 0x30
 800771e:	d86b      	bhi.n	80077f8 <HAL_TIM_ConfigClockSource+0x16c>
 8007720:	2b20      	cmp	r3, #32
 8007722:	d060      	beq.n	80077e6 <HAL_TIM_ConfigClockSource+0x15a>
 8007724:	2b20      	cmp	r3, #32
 8007726:	d867      	bhi.n	80077f8 <HAL_TIM_ConfigClockSource+0x16c>
 8007728:	2b00      	cmp	r3, #0
 800772a:	d05c      	beq.n	80077e6 <HAL_TIM_ConfigClockSource+0x15a>
 800772c:	2b10      	cmp	r3, #16
 800772e:	d05a      	beq.n	80077e6 <HAL_TIM_ConfigClockSource+0x15a>
 8007730:	e062      	b.n	80077f8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007736:	683b      	ldr	r3, [r7, #0]
 8007738:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800773a:	683b      	ldr	r3, [r7, #0]
 800773c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800773e:	683b      	ldr	r3, [r7, #0]
 8007740:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007742:	f000 fb5f 	bl	8007e04 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	689b      	ldr	r3, [r3, #8]
 800774c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800774e:	68bb      	ldr	r3, [r7, #8]
 8007750:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8007754:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	68ba      	ldr	r2, [r7, #8]
 800775c:	609a      	str	r2, [r3, #8]
      break;
 800775e:	e04f      	b.n	8007800 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007764:	683b      	ldr	r3, [r7, #0]
 8007766:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007768:	683b      	ldr	r3, [r7, #0]
 800776a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800776c:	683b      	ldr	r3, [r7, #0]
 800776e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007770:	f000 fb48 	bl	8007e04 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	689a      	ldr	r2, [r3, #8]
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007782:	609a      	str	r2, [r3, #8]
      break;
 8007784:	e03c      	b.n	8007800 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800778a:	683b      	ldr	r3, [r7, #0]
 800778c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800778e:	683b      	ldr	r3, [r7, #0]
 8007790:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007792:	461a      	mov	r2, r3
 8007794:	f000 fabc 	bl	8007d10 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	2150      	movs	r1, #80	@ 0x50
 800779e:	4618      	mov	r0, r3
 80077a0:	f000 fb15 	bl	8007dce <TIM_ITRx_SetConfig>
      break;
 80077a4:	e02c      	b.n	8007800 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80077aa:	683b      	ldr	r3, [r7, #0]
 80077ac:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80077ae:	683b      	ldr	r3, [r7, #0]
 80077b0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80077b2:	461a      	mov	r2, r3
 80077b4:	f000 fadb 	bl	8007d6e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	2160      	movs	r1, #96	@ 0x60
 80077be:	4618      	mov	r0, r3
 80077c0:	f000 fb05 	bl	8007dce <TIM_ITRx_SetConfig>
      break;
 80077c4:	e01c      	b.n	8007800 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80077ca:	683b      	ldr	r3, [r7, #0]
 80077cc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80077ce:	683b      	ldr	r3, [r7, #0]
 80077d0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80077d2:	461a      	mov	r2, r3
 80077d4:	f000 fa9c 	bl	8007d10 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	2140      	movs	r1, #64	@ 0x40
 80077de:	4618      	mov	r0, r3
 80077e0:	f000 faf5 	bl	8007dce <TIM_ITRx_SetConfig>
      break;
 80077e4:	e00c      	b.n	8007800 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	681a      	ldr	r2, [r3, #0]
 80077ea:	683b      	ldr	r3, [r7, #0]
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	4619      	mov	r1, r3
 80077f0:	4610      	mov	r0, r2
 80077f2:	f000 faec 	bl	8007dce <TIM_ITRx_SetConfig>
      break;
 80077f6:	e003      	b.n	8007800 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80077f8:	2301      	movs	r3, #1
 80077fa:	73fb      	strb	r3, [r7, #15]
      break;
 80077fc:	e000      	b.n	8007800 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80077fe:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	2201      	movs	r2, #1
 8007804:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	2200      	movs	r2, #0
 800780c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007810:	7bfb      	ldrb	r3, [r7, #15]
}
 8007812:	4618      	mov	r0, r3
 8007814:	3710      	adds	r7, #16
 8007816:	46bd      	mov	sp, r7
 8007818:	bd80      	pop	{r7, pc}

0800781a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800781a:	b480      	push	{r7}
 800781c:	b083      	sub	sp, #12
 800781e:	af00      	add	r7, sp, #0
 8007820:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007822:	bf00      	nop
 8007824:	370c      	adds	r7, #12
 8007826:	46bd      	mov	sp, r7
 8007828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800782c:	4770      	bx	lr

0800782e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800782e:	b480      	push	{r7}
 8007830:	b083      	sub	sp, #12
 8007832:	af00      	add	r7, sp, #0
 8007834:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007836:	bf00      	nop
 8007838:	370c      	adds	r7, #12
 800783a:	46bd      	mov	sp, r7
 800783c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007840:	4770      	bx	lr

08007842 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007842:	b480      	push	{r7}
 8007844:	b083      	sub	sp, #12
 8007846:	af00      	add	r7, sp, #0
 8007848:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800784a:	bf00      	nop
 800784c:	370c      	adds	r7, #12
 800784e:	46bd      	mov	sp, r7
 8007850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007854:	4770      	bx	lr
	...

08007858 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007858:	b480      	push	{r7}
 800785a:	b085      	sub	sp, #20
 800785c:	af00      	add	r7, sp, #0
 800785e:	6078      	str	r0, [r7, #4]
 8007860:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	4a46      	ldr	r2, [pc, #280]	@ (8007984 <TIM_Base_SetConfig+0x12c>)
 800786c:	4293      	cmp	r3, r2
 800786e:	d013      	beq.n	8007898 <TIM_Base_SetConfig+0x40>
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007876:	d00f      	beq.n	8007898 <TIM_Base_SetConfig+0x40>
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	4a43      	ldr	r2, [pc, #268]	@ (8007988 <TIM_Base_SetConfig+0x130>)
 800787c:	4293      	cmp	r3, r2
 800787e:	d00b      	beq.n	8007898 <TIM_Base_SetConfig+0x40>
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	4a42      	ldr	r2, [pc, #264]	@ (800798c <TIM_Base_SetConfig+0x134>)
 8007884:	4293      	cmp	r3, r2
 8007886:	d007      	beq.n	8007898 <TIM_Base_SetConfig+0x40>
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	4a41      	ldr	r2, [pc, #260]	@ (8007990 <TIM_Base_SetConfig+0x138>)
 800788c:	4293      	cmp	r3, r2
 800788e:	d003      	beq.n	8007898 <TIM_Base_SetConfig+0x40>
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	4a40      	ldr	r2, [pc, #256]	@ (8007994 <TIM_Base_SetConfig+0x13c>)
 8007894:	4293      	cmp	r3, r2
 8007896:	d108      	bne.n	80078aa <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007898:	68fb      	ldr	r3, [r7, #12]
 800789a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800789e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80078a0:	683b      	ldr	r3, [r7, #0]
 80078a2:	685b      	ldr	r3, [r3, #4]
 80078a4:	68fa      	ldr	r2, [r7, #12]
 80078a6:	4313      	orrs	r3, r2
 80078a8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	4a35      	ldr	r2, [pc, #212]	@ (8007984 <TIM_Base_SetConfig+0x12c>)
 80078ae:	4293      	cmp	r3, r2
 80078b0:	d02b      	beq.n	800790a <TIM_Base_SetConfig+0xb2>
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80078b8:	d027      	beq.n	800790a <TIM_Base_SetConfig+0xb2>
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	4a32      	ldr	r2, [pc, #200]	@ (8007988 <TIM_Base_SetConfig+0x130>)
 80078be:	4293      	cmp	r3, r2
 80078c0:	d023      	beq.n	800790a <TIM_Base_SetConfig+0xb2>
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	4a31      	ldr	r2, [pc, #196]	@ (800798c <TIM_Base_SetConfig+0x134>)
 80078c6:	4293      	cmp	r3, r2
 80078c8:	d01f      	beq.n	800790a <TIM_Base_SetConfig+0xb2>
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	4a30      	ldr	r2, [pc, #192]	@ (8007990 <TIM_Base_SetConfig+0x138>)
 80078ce:	4293      	cmp	r3, r2
 80078d0:	d01b      	beq.n	800790a <TIM_Base_SetConfig+0xb2>
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	4a2f      	ldr	r2, [pc, #188]	@ (8007994 <TIM_Base_SetConfig+0x13c>)
 80078d6:	4293      	cmp	r3, r2
 80078d8:	d017      	beq.n	800790a <TIM_Base_SetConfig+0xb2>
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	4a2e      	ldr	r2, [pc, #184]	@ (8007998 <TIM_Base_SetConfig+0x140>)
 80078de:	4293      	cmp	r3, r2
 80078e0:	d013      	beq.n	800790a <TIM_Base_SetConfig+0xb2>
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	4a2d      	ldr	r2, [pc, #180]	@ (800799c <TIM_Base_SetConfig+0x144>)
 80078e6:	4293      	cmp	r3, r2
 80078e8:	d00f      	beq.n	800790a <TIM_Base_SetConfig+0xb2>
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	4a2c      	ldr	r2, [pc, #176]	@ (80079a0 <TIM_Base_SetConfig+0x148>)
 80078ee:	4293      	cmp	r3, r2
 80078f0:	d00b      	beq.n	800790a <TIM_Base_SetConfig+0xb2>
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	4a2b      	ldr	r2, [pc, #172]	@ (80079a4 <TIM_Base_SetConfig+0x14c>)
 80078f6:	4293      	cmp	r3, r2
 80078f8:	d007      	beq.n	800790a <TIM_Base_SetConfig+0xb2>
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	4a2a      	ldr	r2, [pc, #168]	@ (80079a8 <TIM_Base_SetConfig+0x150>)
 80078fe:	4293      	cmp	r3, r2
 8007900:	d003      	beq.n	800790a <TIM_Base_SetConfig+0xb2>
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	4a29      	ldr	r2, [pc, #164]	@ (80079ac <TIM_Base_SetConfig+0x154>)
 8007906:	4293      	cmp	r3, r2
 8007908:	d108      	bne.n	800791c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800790a:	68fb      	ldr	r3, [r7, #12]
 800790c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007910:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007912:	683b      	ldr	r3, [r7, #0]
 8007914:	68db      	ldr	r3, [r3, #12]
 8007916:	68fa      	ldr	r2, [r7, #12]
 8007918:	4313      	orrs	r3, r2
 800791a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800791c:	68fb      	ldr	r3, [r7, #12]
 800791e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007922:	683b      	ldr	r3, [r7, #0]
 8007924:	695b      	ldr	r3, [r3, #20]
 8007926:	4313      	orrs	r3, r2
 8007928:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	68fa      	ldr	r2, [r7, #12]
 800792e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007930:	683b      	ldr	r3, [r7, #0]
 8007932:	689a      	ldr	r2, [r3, #8]
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007938:	683b      	ldr	r3, [r7, #0]
 800793a:	681a      	ldr	r2, [r3, #0]
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	4a10      	ldr	r2, [pc, #64]	@ (8007984 <TIM_Base_SetConfig+0x12c>)
 8007944:	4293      	cmp	r3, r2
 8007946:	d003      	beq.n	8007950 <TIM_Base_SetConfig+0xf8>
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	4a12      	ldr	r2, [pc, #72]	@ (8007994 <TIM_Base_SetConfig+0x13c>)
 800794c:	4293      	cmp	r3, r2
 800794e:	d103      	bne.n	8007958 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007950:	683b      	ldr	r3, [r7, #0]
 8007952:	691a      	ldr	r2, [r3, #16]
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	2201      	movs	r2, #1
 800795c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	691b      	ldr	r3, [r3, #16]
 8007962:	f003 0301 	and.w	r3, r3, #1
 8007966:	2b01      	cmp	r3, #1
 8007968:	d105      	bne.n	8007976 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	691b      	ldr	r3, [r3, #16]
 800796e:	f023 0201 	bic.w	r2, r3, #1
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	611a      	str	r2, [r3, #16]
  }
}
 8007976:	bf00      	nop
 8007978:	3714      	adds	r7, #20
 800797a:	46bd      	mov	sp, r7
 800797c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007980:	4770      	bx	lr
 8007982:	bf00      	nop
 8007984:	40010000 	.word	0x40010000
 8007988:	40000400 	.word	0x40000400
 800798c:	40000800 	.word	0x40000800
 8007990:	40000c00 	.word	0x40000c00
 8007994:	40010400 	.word	0x40010400
 8007998:	40014000 	.word	0x40014000
 800799c:	40014400 	.word	0x40014400
 80079a0:	40014800 	.word	0x40014800
 80079a4:	40001800 	.word	0x40001800
 80079a8:	40001c00 	.word	0x40001c00
 80079ac:	40002000 	.word	0x40002000

080079b0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80079b0:	b480      	push	{r7}
 80079b2:	b087      	sub	sp, #28
 80079b4:	af00      	add	r7, sp, #0
 80079b6:	6078      	str	r0, [r7, #4]
 80079b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	6a1b      	ldr	r3, [r3, #32]
 80079be:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	6a1b      	ldr	r3, [r3, #32]
 80079c4:	f023 0201 	bic.w	r2, r3, #1
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	685b      	ldr	r3, [r3, #4]
 80079d0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	699b      	ldr	r3, [r3, #24]
 80079d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80079d8:	68fb      	ldr	r3, [r7, #12]
 80079da:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80079de:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80079e0:	68fb      	ldr	r3, [r7, #12]
 80079e2:	f023 0303 	bic.w	r3, r3, #3
 80079e6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80079e8:	683b      	ldr	r3, [r7, #0]
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	68fa      	ldr	r2, [r7, #12]
 80079ee:	4313      	orrs	r3, r2
 80079f0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80079f2:	697b      	ldr	r3, [r7, #20]
 80079f4:	f023 0302 	bic.w	r3, r3, #2
 80079f8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80079fa:	683b      	ldr	r3, [r7, #0]
 80079fc:	689b      	ldr	r3, [r3, #8]
 80079fe:	697a      	ldr	r2, [r7, #20]
 8007a00:	4313      	orrs	r3, r2
 8007a02:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	4a20      	ldr	r2, [pc, #128]	@ (8007a88 <TIM_OC1_SetConfig+0xd8>)
 8007a08:	4293      	cmp	r3, r2
 8007a0a:	d003      	beq.n	8007a14 <TIM_OC1_SetConfig+0x64>
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	4a1f      	ldr	r2, [pc, #124]	@ (8007a8c <TIM_OC1_SetConfig+0xdc>)
 8007a10:	4293      	cmp	r3, r2
 8007a12:	d10c      	bne.n	8007a2e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007a14:	697b      	ldr	r3, [r7, #20]
 8007a16:	f023 0308 	bic.w	r3, r3, #8
 8007a1a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007a1c:	683b      	ldr	r3, [r7, #0]
 8007a1e:	68db      	ldr	r3, [r3, #12]
 8007a20:	697a      	ldr	r2, [r7, #20]
 8007a22:	4313      	orrs	r3, r2
 8007a24:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007a26:	697b      	ldr	r3, [r7, #20]
 8007a28:	f023 0304 	bic.w	r3, r3, #4
 8007a2c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	4a15      	ldr	r2, [pc, #84]	@ (8007a88 <TIM_OC1_SetConfig+0xd8>)
 8007a32:	4293      	cmp	r3, r2
 8007a34:	d003      	beq.n	8007a3e <TIM_OC1_SetConfig+0x8e>
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	4a14      	ldr	r2, [pc, #80]	@ (8007a8c <TIM_OC1_SetConfig+0xdc>)
 8007a3a:	4293      	cmp	r3, r2
 8007a3c:	d111      	bne.n	8007a62 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007a3e:	693b      	ldr	r3, [r7, #16]
 8007a40:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007a44:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007a46:	693b      	ldr	r3, [r7, #16]
 8007a48:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007a4c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007a4e:	683b      	ldr	r3, [r7, #0]
 8007a50:	695b      	ldr	r3, [r3, #20]
 8007a52:	693a      	ldr	r2, [r7, #16]
 8007a54:	4313      	orrs	r3, r2
 8007a56:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007a58:	683b      	ldr	r3, [r7, #0]
 8007a5a:	699b      	ldr	r3, [r3, #24]
 8007a5c:	693a      	ldr	r2, [r7, #16]
 8007a5e:	4313      	orrs	r3, r2
 8007a60:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	693a      	ldr	r2, [r7, #16]
 8007a66:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	68fa      	ldr	r2, [r7, #12]
 8007a6c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007a6e:	683b      	ldr	r3, [r7, #0]
 8007a70:	685a      	ldr	r2, [r3, #4]
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	697a      	ldr	r2, [r7, #20]
 8007a7a:	621a      	str	r2, [r3, #32]
}
 8007a7c:	bf00      	nop
 8007a7e:	371c      	adds	r7, #28
 8007a80:	46bd      	mov	sp, r7
 8007a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a86:	4770      	bx	lr
 8007a88:	40010000 	.word	0x40010000
 8007a8c:	40010400 	.word	0x40010400

08007a90 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007a90:	b480      	push	{r7}
 8007a92:	b087      	sub	sp, #28
 8007a94:	af00      	add	r7, sp, #0
 8007a96:	6078      	str	r0, [r7, #4]
 8007a98:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	6a1b      	ldr	r3, [r3, #32]
 8007a9e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	6a1b      	ldr	r3, [r3, #32]
 8007aa4:	f023 0210 	bic.w	r2, r3, #16
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	685b      	ldr	r3, [r3, #4]
 8007ab0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	699b      	ldr	r3, [r3, #24]
 8007ab6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007ab8:	68fb      	ldr	r3, [r7, #12]
 8007aba:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007abe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007ac0:	68fb      	ldr	r3, [r7, #12]
 8007ac2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007ac6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007ac8:	683b      	ldr	r3, [r7, #0]
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	021b      	lsls	r3, r3, #8
 8007ace:	68fa      	ldr	r2, [r7, #12]
 8007ad0:	4313      	orrs	r3, r2
 8007ad2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007ad4:	697b      	ldr	r3, [r7, #20]
 8007ad6:	f023 0320 	bic.w	r3, r3, #32
 8007ada:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007adc:	683b      	ldr	r3, [r7, #0]
 8007ade:	689b      	ldr	r3, [r3, #8]
 8007ae0:	011b      	lsls	r3, r3, #4
 8007ae2:	697a      	ldr	r2, [r7, #20]
 8007ae4:	4313      	orrs	r3, r2
 8007ae6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	4a22      	ldr	r2, [pc, #136]	@ (8007b74 <TIM_OC2_SetConfig+0xe4>)
 8007aec:	4293      	cmp	r3, r2
 8007aee:	d003      	beq.n	8007af8 <TIM_OC2_SetConfig+0x68>
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	4a21      	ldr	r2, [pc, #132]	@ (8007b78 <TIM_OC2_SetConfig+0xe8>)
 8007af4:	4293      	cmp	r3, r2
 8007af6:	d10d      	bne.n	8007b14 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007af8:	697b      	ldr	r3, [r7, #20]
 8007afa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007afe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007b00:	683b      	ldr	r3, [r7, #0]
 8007b02:	68db      	ldr	r3, [r3, #12]
 8007b04:	011b      	lsls	r3, r3, #4
 8007b06:	697a      	ldr	r2, [r7, #20]
 8007b08:	4313      	orrs	r3, r2
 8007b0a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007b0c:	697b      	ldr	r3, [r7, #20]
 8007b0e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007b12:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	4a17      	ldr	r2, [pc, #92]	@ (8007b74 <TIM_OC2_SetConfig+0xe4>)
 8007b18:	4293      	cmp	r3, r2
 8007b1a:	d003      	beq.n	8007b24 <TIM_OC2_SetConfig+0x94>
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	4a16      	ldr	r2, [pc, #88]	@ (8007b78 <TIM_OC2_SetConfig+0xe8>)
 8007b20:	4293      	cmp	r3, r2
 8007b22:	d113      	bne.n	8007b4c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007b24:	693b      	ldr	r3, [r7, #16]
 8007b26:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007b2a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007b2c:	693b      	ldr	r3, [r7, #16]
 8007b2e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007b32:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007b34:	683b      	ldr	r3, [r7, #0]
 8007b36:	695b      	ldr	r3, [r3, #20]
 8007b38:	009b      	lsls	r3, r3, #2
 8007b3a:	693a      	ldr	r2, [r7, #16]
 8007b3c:	4313      	orrs	r3, r2
 8007b3e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007b40:	683b      	ldr	r3, [r7, #0]
 8007b42:	699b      	ldr	r3, [r3, #24]
 8007b44:	009b      	lsls	r3, r3, #2
 8007b46:	693a      	ldr	r2, [r7, #16]
 8007b48:	4313      	orrs	r3, r2
 8007b4a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	693a      	ldr	r2, [r7, #16]
 8007b50:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	68fa      	ldr	r2, [r7, #12]
 8007b56:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007b58:	683b      	ldr	r3, [r7, #0]
 8007b5a:	685a      	ldr	r2, [r3, #4]
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	697a      	ldr	r2, [r7, #20]
 8007b64:	621a      	str	r2, [r3, #32]
}
 8007b66:	bf00      	nop
 8007b68:	371c      	adds	r7, #28
 8007b6a:	46bd      	mov	sp, r7
 8007b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b70:	4770      	bx	lr
 8007b72:	bf00      	nop
 8007b74:	40010000 	.word	0x40010000
 8007b78:	40010400 	.word	0x40010400

08007b7c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007b7c:	b480      	push	{r7}
 8007b7e:	b087      	sub	sp, #28
 8007b80:	af00      	add	r7, sp, #0
 8007b82:	6078      	str	r0, [r7, #4]
 8007b84:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	6a1b      	ldr	r3, [r3, #32]
 8007b8a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	6a1b      	ldr	r3, [r3, #32]
 8007b90:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	685b      	ldr	r3, [r3, #4]
 8007b9c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	69db      	ldr	r3, [r3, #28]
 8007ba2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007ba4:	68fb      	ldr	r3, [r7, #12]
 8007ba6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007baa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007bac:	68fb      	ldr	r3, [r7, #12]
 8007bae:	f023 0303 	bic.w	r3, r3, #3
 8007bb2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007bb4:	683b      	ldr	r3, [r7, #0]
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	68fa      	ldr	r2, [r7, #12]
 8007bba:	4313      	orrs	r3, r2
 8007bbc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007bbe:	697b      	ldr	r3, [r7, #20]
 8007bc0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007bc4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007bc6:	683b      	ldr	r3, [r7, #0]
 8007bc8:	689b      	ldr	r3, [r3, #8]
 8007bca:	021b      	lsls	r3, r3, #8
 8007bcc:	697a      	ldr	r2, [r7, #20]
 8007bce:	4313      	orrs	r3, r2
 8007bd0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	4a21      	ldr	r2, [pc, #132]	@ (8007c5c <TIM_OC3_SetConfig+0xe0>)
 8007bd6:	4293      	cmp	r3, r2
 8007bd8:	d003      	beq.n	8007be2 <TIM_OC3_SetConfig+0x66>
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	4a20      	ldr	r2, [pc, #128]	@ (8007c60 <TIM_OC3_SetConfig+0xe4>)
 8007bde:	4293      	cmp	r3, r2
 8007be0:	d10d      	bne.n	8007bfe <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007be2:	697b      	ldr	r3, [r7, #20]
 8007be4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007be8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007bea:	683b      	ldr	r3, [r7, #0]
 8007bec:	68db      	ldr	r3, [r3, #12]
 8007bee:	021b      	lsls	r3, r3, #8
 8007bf0:	697a      	ldr	r2, [r7, #20]
 8007bf2:	4313      	orrs	r3, r2
 8007bf4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007bf6:	697b      	ldr	r3, [r7, #20]
 8007bf8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007bfc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	4a16      	ldr	r2, [pc, #88]	@ (8007c5c <TIM_OC3_SetConfig+0xe0>)
 8007c02:	4293      	cmp	r3, r2
 8007c04:	d003      	beq.n	8007c0e <TIM_OC3_SetConfig+0x92>
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	4a15      	ldr	r2, [pc, #84]	@ (8007c60 <TIM_OC3_SetConfig+0xe4>)
 8007c0a:	4293      	cmp	r3, r2
 8007c0c:	d113      	bne.n	8007c36 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007c0e:	693b      	ldr	r3, [r7, #16]
 8007c10:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007c14:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007c16:	693b      	ldr	r3, [r7, #16]
 8007c18:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007c1c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007c1e:	683b      	ldr	r3, [r7, #0]
 8007c20:	695b      	ldr	r3, [r3, #20]
 8007c22:	011b      	lsls	r3, r3, #4
 8007c24:	693a      	ldr	r2, [r7, #16]
 8007c26:	4313      	orrs	r3, r2
 8007c28:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007c2a:	683b      	ldr	r3, [r7, #0]
 8007c2c:	699b      	ldr	r3, [r3, #24]
 8007c2e:	011b      	lsls	r3, r3, #4
 8007c30:	693a      	ldr	r2, [r7, #16]
 8007c32:	4313      	orrs	r3, r2
 8007c34:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	693a      	ldr	r2, [r7, #16]
 8007c3a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	68fa      	ldr	r2, [r7, #12]
 8007c40:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007c42:	683b      	ldr	r3, [r7, #0]
 8007c44:	685a      	ldr	r2, [r3, #4]
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	697a      	ldr	r2, [r7, #20]
 8007c4e:	621a      	str	r2, [r3, #32]
}
 8007c50:	bf00      	nop
 8007c52:	371c      	adds	r7, #28
 8007c54:	46bd      	mov	sp, r7
 8007c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c5a:	4770      	bx	lr
 8007c5c:	40010000 	.word	0x40010000
 8007c60:	40010400 	.word	0x40010400

08007c64 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007c64:	b480      	push	{r7}
 8007c66:	b087      	sub	sp, #28
 8007c68:	af00      	add	r7, sp, #0
 8007c6a:	6078      	str	r0, [r7, #4]
 8007c6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	6a1b      	ldr	r3, [r3, #32]
 8007c72:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	6a1b      	ldr	r3, [r3, #32]
 8007c78:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	685b      	ldr	r3, [r3, #4]
 8007c84:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	69db      	ldr	r3, [r3, #28]
 8007c8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007c8c:	68fb      	ldr	r3, [r7, #12]
 8007c8e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007c92:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007c94:	68fb      	ldr	r3, [r7, #12]
 8007c96:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007c9a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007c9c:	683b      	ldr	r3, [r7, #0]
 8007c9e:	681b      	ldr	r3, [r3, #0]
 8007ca0:	021b      	lsls	r3, r3, #8
 8007ca2:	68fa      	ldr	r2, [r7, #12]
 8007ca4:	4313      	orrs	r3, r2
 8007ca6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007ca8:	693b      	ldr	r3, [r7, #16]
 8007caa:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007cae:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007cb0:	683b      	ldr	r3, [r7, #0]
 8007cb2:	689b      	ldr	r3, [r3, #8]
 8007cb4:	031b      	lsls	r3, r3, #12
 8007cb6:	693a      	ldr	r2, [r7, #16]
 8007cb8:	4313      	orrs	r3, r2
 8007cba:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	4a12      	ldr	r2, [pc, #72]	@ (8007d08 <TIM_OC4_SetConfig+0xa4>)
 8007cc0:	4293      	cmp	r3, r2
 8007cc2:	d003      	beq.n	8007ccc <TIM_OC4_SetConfig+0x68>
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	4a11      	ldr	r2, [pc, #68]	@ (8007d0c <TIM_OC4_SetConfig+0xa8>)
 8007cc8:	4293      	cmp	r3, r2
 8007cca:	d109      	bne.n	8007ce0 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007ccc:	697b      	ldr	r3, [r7, #20]
 8007cce:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007cd2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007cd4:	683b      	ldr	r3, [r7, #0]
 8007cd6:	695b      	ldr	r3, [r3, #20]
 8007cd8:	019b      	lsls	r3, r3, #6
 8007cda:	697a      	ldr	r2, [r7, #20]
 8007cdc:	4313      	orrs	r3, r2
 8007cde:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	697a      	ldr	r2, [r7, #20]
 8007ce4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	68fa      	ldr	r2, [r7, #12]
 8007cea:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007cec:	683b      	ldr	r3, [r7, #0]
 8007cee:	685a      	ldr	r2, [r3, #4]
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	693a      	ldr	r2, [r7, #16]
 8007cf8:	621a      	str	r2, [r3, #32]
}
 8007cfa:	bf00      	nop
 8007cfc:	371c      	adds	r7, #28
 8007cfe:	46bd      	mov	sp, r7
 8007d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d04:	4770      	bx	lr
 8007d06:	bf00      	nop
 8007d08:	40010000 	.word	0x40010000
 8007d0c:	40010400 	.word	0x40010400

08007d10 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007d10:	b480      	push	{r7}
 8007d12:	b087      	sub	sp, #28
 8007d14:	af00      	add	r7, sp, #0
 8007d16:	60f8      	str	r0, [r7, #12]
 8007d18:	60b9      	str	r1, [r7, #8]
 8007d1a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007d1c:	68fb      	ldr	r3, [r7, #12]
 8007d1e:	6a1b      	ldr	r3, [r3, #32]
 8007d20:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007d22:	68fb      	ldr	r3, [r7, #12]
 8007d24:	6a1b      	ldr	r3, [r3, #32]
 8007d26:	f023 0201 	bic.w	r2, r3, #1
 8007d2a:	68fb      	ldr	r3, [r7, #12]
 8007d2c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007d2e:	68fb      	ldr	r3, [r7, #12]
 8007d30:	699b      	ldr	r3, [r3, #24]
 8007d32:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007d34:	693b      	ldr	r3, [r7, #16]
 8007d36:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007d3a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	011b      	lsls	r3, r3, #4
 8007d40:	693a      	ldr	r2, [r7, #16]
 8007d42:	4313      	orrs	r3, r2
 8007d44:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007d46:	697b      	ldr	r3, [r7, #20]
 8007d48:	f023 030a 	bic.w	r3, r3, #10
 8007d4c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007d4e:	697a      	ldr	r2, [r7, #20]
 8007d50:	68bb      	ldr	r3, [r7, #8]
 8007d52:	4313      	orrs	r3, r2
 8007d54:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007d56:	68fb      	ldr	r3, [r7, #12]
 8007d58:	693a      	ldr	r2, [r7, #16]
 8007d5a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007d5c:	68fb      	ldr	r3, [r7, #12]
 8007d5e:	697a      	ldr	r2, [r7, #20]
 8007d60:	621a      	str	r2, [r3, #32]
}
 8007d62:	bf00      	nop
 8007d64:	371c      	adds	r7, #28
 8007d66:	46bd      	mov	sp, r7
 8007d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d6c:	4770      	bx	lr

08007d6e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007d6e:	b480      	push	{r7}
 8007d70:	b087      	sub	sp, #28
 8007d72:	af00      	add	r7, sp, #0
 8007d74:	60f8      	str	r0, [r7, #12]
 8007d76:	60b9      	str	r1, [r7, #8]
 8007d78:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007d7a:	68fb      	ldr	r3, [r7, #12]
 8007d7c:	6a1b      	ldr	r3, [r3, #32]
 8007d7e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007d80:	68fb      	ldr	r3, [r7, #12]
 8007d82:	6a1b      	ldr	r3, [r3, #32]
 8007d84:	f023 0210 	bic.w	r2, r3, #16
 8007d88:	68fb      	ldr	r3, [r7, #12]
 8007d8a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007d8c:	68fb      	ldr	r3, [r7, #12]
 8007d8e:	699b      	ldr	r3, [r3, #24]
 8007d90:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007d92:	693b      	ldr	r3, [r7, #16]
 8007d94:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007d98:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	031b      	lsls	r3, r3, #12
 8007d9e:	693a      	ldr	r2, [r7, #16]
 8007da0:	4313      	orrs	r3, r2
 8007da2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007da4:	697b      	ldr	r3, [r7, #20]
 8007da6:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8007daa:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007dac:	68bb      	ldr	r3, [r7, #8]
 8007dae:	011b      	lsls	r3, r3, #4
 8007db0:	697a      	ldr	r2, [r7, #20]
 8007db2:	4313      	orrs	r3, r2
 8007db4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007db6:	68fb      	ldr	r3, [r7, #12]
 8007db8:	693a      	ldr	r2, [r7, #16]
 8007dba:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007dbc:	68fb      	ldr	r3, [r7, #12]
 8007dbe:	697a      	ldr	r2, [r7, #20]
 8007dc0:	621a      	str	r2, [r3, #32]
}
 8007dc2:	bf00      	nop
 8007dc4:	371c      	adds	r7, #28
 8007dc6:	46bd      	mov	sp, r7
 8007dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dcc:	4770      	bx	lr

08007dce <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007dce:	b480      	push	{r7}
 8007dd0:	b085      	sub	sp, #20
 8007dd2:	af00      	add	r7, sp, #0
 8007dd4:	6078      	str	r0, [r7, #4]
 8007dd6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	689b      	ldr	r3, [r3, #8]
 8007ddc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007dde:	68fb      	ldr	r3, [r7, #12]
 8007de0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007de4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007de6:	683a      	ldr	r2, [r7, #0]
 8007de8:	68fb      	ldr	r3, [r7, #12]
 8007dea:	4313      	orrs	r3, r2
 8007dec:	f043 0307 	orr.w	r3, r3, #7
 8007df0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	68fa      	ldr	r2, [r7, #12]
 8007df6:	609a      	str	r2, [r3, #8]
}
 8007df8:	bf00      	nop
 8007dfa:	3714      	adds	r7, #20
 8007dfc:	46bd      	mov	sp, r7
 8007dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e02:	4770      	bx	lr

08007e04 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007e04:	b480      	push	{r7}
 8007e06:	b087      	sub	sp, #28
 8007e08:	af00      	add	r7, sp, #0
 8007e0a:	60f8      	str	r0, [r7, #12]
 8007e0c:	60b9      	str	r1, [r7, #8]
 8007e0e:	607a      	str	r2, [r7, #4]
 8007e10:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007e12:	68fb      	ldr	r3, [r7, #12]
 8007e14:	689b      	ldr	r3, [r3, #8]
 8007e16:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007e18:	697b      	ldr	r3, [r7, #20]
 8007e1a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007e1e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007e20:	683b      	ldr	r3, [r7, #0]
 8007e22:	021a      	lsls	r2, r3, #8
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	431a      	orrs	r2, r3
 8007e28:	68bb      	ldr	r3, [r7, #8]
 8007e2a:	4313      	orrs	r3, r2
 8007e2c:	697a      	ldr	r2, [r7, #20]
 8007e2e:	4313      	orrs	r3, r2
 8007e30:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007e32:	68fb      	ldr	r3, [r7, #12]
 8007e34:	697a      	ldr	r2, [r7, #20]
 8007e36:	609a      	str	r2, [r3, #8]
}
 8007e38:	bf00      	nop
 8007e3a:	371c      	adds	r7, #28
 8007e3c:	46bd      	mov	sp, r7
 8007e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e42:	4770      	bx	lr

08007e44 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007e44:	b480      	push	{r7}
 8007e46:	b087      	sub	sp, #28
 8007e48:	af00      	add	r7, sp, #0
 8007e4a:	60f8      	str	r0, [r7, #12]
 8007e4c:	60b9      	str	r1, [r7, #8]
 8007e4e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007e50:	68bb      	ldr	r3, [r7, #8]
 8007e52:	f003 031f 	and.w	r3, r3, #31
 8007e56:	2201      	movs	r2, #1
 8007e58:	fa02 f303 	lsl.w	r3, r2, r3
 8007e5c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007e5e:	68fb      	ldr	r3, [r7, #12]
 8007e60:	6a1a      	ldr	r2, [r3, #32]
 8007e62:	697b      	ldr	r3, [r7, #20]
 8007e64:	43db      	mvns	r3, r3
 8007e66:	401a      	ands	r2, r3
 8007e68:	68fb      	ldr	r3, [r7, #12]
 8007e6a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007e6c:	68fb      	ldr	r3, [r7, #12]
 8007e6e:	6a1a      	ldr	r2, [r3, #32]
 8007e70:	68bb      	ldr	r3, [r7, #8]
 8007e72:	f003 031f 	and.w	r3, r3, #31
 8007e76:	6879      	ldr	r1, [r7, #4]
 8007e78:	fa01 f303 	lsl.w	r3, r1, r3
 8007e7c:	431a      	orrs	r2, r3
 8007e7e:	68fb      	ldr	r3, [r7, #12]
 8007e80:	621a      	str	r2, [r3, #32]
}
 8007e82:	bf00      	nop
 8007e84:	371c      	adds	r7, #28
 8007e86:	46bd      	mov	sp, r7
 8007e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e8c:	4770      	bx	lr
	...

08007e90 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007e90:	b480      	push	{r7}
 8007e92:	b085      	sub	sp, #20
 8007e94:	af00      	add	r7, sp, #0
 8007e96:	6078      	str	r0, [r7, #4]
 8007e98:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007ea0:	2b01      	cmp	r3, #1
 8007ea2:	d101      	bne.n	8007ea8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007ea4:	2302      	movs	r3, #2
 8007ea6:	e05a      	b.n	8007f5e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	2201      	movs	r2, #1
 8007eac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	2202      	movs	r2, #2
 8007eb4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	685b      	ldr	r3, [r3, #4]
 8007ebe:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	681b      	ldr	r3, [r3, #0]
 8007ec4:	689b      	ldr	r3, [r3, #8]
 8007ec6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007ec8:	68fb      	ldr	r3, [r7, #12]
 8007eca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007ece:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007ed0:	683b      	ldr	r3, [r7, #0]
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	68fa      	ldr	r2, [r7, #12]
 8007ed6:	4313      	orrs	r3, r2
 8007ed8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	68fa      	ldr	r2, [r7, #12]
 8007ee0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	681b      	ldr	r3, [r3, #0]
 8007ee6:	4a21      	ldr	r2, [pc, #132]	@ (8007f6c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8007ee8:	4293      	cmp	r3, r2
 8007eea:	d022      	beq.n	8007f32 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007ef4:	d01d      	beq.n	8007f32 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	681b      	ldr	r3, [r3, #0]
 8007efa:	4a1d      	ldr	r2, [pc, #116]	@ (8007f70 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8007efc:	4293      	cmp	r3, r2
 8007efe:	d018      	beq.n	8007f32 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	4a1b      	ldr	r2, [pc, #108]	@ (8007f74 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8007f06:	4293      	cmp	r3, r2
 8007f08:	d013      	beq.n	8007f32 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	4a1a      	ldr	r2, [pc, #104]	@ (8007f78 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8007f10:	4293      	cmp	r3, r2
 8007f12:	d00e      	beq.n	8007f32 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	681b      	ldr	r3, [r3, #0]
 8007f18:	4a18      	ldr	r2, [pc, #96]	@ (8007f7c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8007f1a:	4293      	cmp	r3, r2
 8007f1c:	d009      	beq.n	8007f32 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	4a17      	ldr	r2, [pc, #92]	@ (8007f80 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007f24:	4293      	cmp	r3, r2
 8007f26:	d004      	beq.n	8007f32 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	4a15      	ldr	r2, [pc, #84]	@ (8007f84 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8007f2e:	4293      	cmp	r3, r2
 8007f30:	d10c      	bne.n	8007f4c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007f32:	68bb      	ldr	r3, [r7, #8]
 8007f34:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007f38:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007f3a:	683b      	ldr	r3, [r7, #0]
 8007f3c:	685b      	ldr	r3, [r3, #4]
 8007f3e:	68ba      	ldr	r2, [r7, #8]
 8007f40:	4313      	orrs	r3, r2
 8007f42:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	681b      	ldr	r3, [r3, #0]
 8007f48:	68ba      	ldr	r2, [r7, #8]
 8007f4a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	2201      	movs	r2, #1
 8007f50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	2200      	movs	r2, #0
 8007f58:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007f5c:	2300      	movs	r3, #0
}
 8007f5e:	4618      	mov	r0, r3
 8007f60:	3714      	adds	r7, #20
 8007f62:	46bd      	mov	sp, r7
 8007f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f68:	4770      	bx	lr
 8007f6a:	bf00      	nop
 8007f6c:	40010000 	.word	0x40010000
 8007f70:	40000400 	.word	0x40000400
 8007f74:	40000800 	.word	0x40000800
 8007f78:	40000c00 	.word	0x40000c00
 8007f7c:	40010400 	.word	0x40010400
 8007f80:	40014000 	.word	0x40014000
 8007f84:	40001800 	.word	0x40001800

08007f88 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8007f88:	b480      	push	{r7}
 8007f8a:	b085      	sub	sp, #20
 8007f8c:	af00      	add	r7, sp, #0
 8007f8e:	6078      	str	r0, [r7, #4]
 8007f90:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8007f92:	2300      	movs	r3, #0
 8007f94:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007f9c:	2b01      	cmp	r3, #1
 8007f9e:	d101      	bne.n	8007fa4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8007fa0:	2302      	movs	r3, #2
 8007fa2:	e03d      	b.n	8008020 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	2201      	movs	r2, #1
 8007fa8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8007fac:	68fb      	ldr	r3, [r7, #12]
 8007fae:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8007fb2:	683b      	ldr	r3, [r7, #0]
 8007fb4:	68db      	ldr	r3, [r3, #12]
 8007fb6:	4313      	orrs	r3, r2
 8007fb8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8007fba:	68fb      	ldr	r3, [r7, #12]
 8007fbc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007fc0:	683b      	ldr	r3, [r7, #0]
 8007fc2:	689b      	ldr	r3, [r3, #8]
 8007fc4:	4313      	orrs	r3, r2
 8007fc6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8007fc8:	68fb      	ldr	r3, [r7, #12]
 8007fca:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8007fce:	683b      	ldr	r3, [r7, #0]
 8007fd0:	685b      	ldr	r3, [r3, #4]
 8007fd2:	4313      	orrs	r3, r2
 8007fd4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8007fd6:	68fb      	ldr	r3, [r7, #12]
 8007fd8:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8007fdc:	683b      	ldr	r3, [r7, #0]
 8007fde:	681b      	ldr	r3, [r3, #0]
 8007fe0:	4313      	orrs	r3, r2
 8007fe2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8007fe4:	68fb      	ldr	r3, [r7, #12]
 8007fe6:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007fea:	683b      	ldr	r3, [r7, #0]
 8007fec:	691b      	ldr	r3, [r3, #16]
 8007fee:	4313      	orrs	r3, r2
 8007ff0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8007ff2:	68fb      	ldr	r3, [r7, #12]
 8007ff4:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8007ff8:	683b      	ldr	r3, [r7, #0]
 8007ffa:	695b      	ldr	r3, [r3, #20]
 8007ffc:	4313      	orrs	r3, r2
 8007ffe:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8008000:	68fb      	ldr	r3, [r7, #12]
 8008002:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8008006:	683b      	ldr	r3, [r7, #0]
 8008008:	69db      	ldr	r3, [r3, #28]
 800800a:	4313      	orrs	r3, r2
 800800c:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	681b      	ldr	r3, [r3, #0]
 8008012:	68fa      	ldr	r2, [r7, #12]
 8008014:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	2200      	movs	r2, #0
 800801a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800801e:	2300      	movs	r3, #0
}
 8008020:	4618      	mov	r0, r3
 8008022:	3714      	adds	r7, #20
 8008024:	46bd      	mov	sp, r7
 8008026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800802a:	4770      	bx	lr

0800802c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800802c:	b480      	push	{r7}
 800802e:	b083      	sub	sp, #12
 8008030:	af00      	add	r7, sp, #0
 8008032:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008034:	bf00      	nop
 8008036:	370c      	adds	r7, #12
 8008038:	46bd      	mov	sp, r7
 800803a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800803e:	4770      	bx	lr

08008040 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008040:	b480      	push	{r7}
 8008042:	b083      	sub	sp, #12
 8008044:	af00      	add	r7, sp, #0
 8008046:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008048:	bf00      	nop
 800804a:	370c      	adds	r7, #12
 800804c:	46bd      	mov	sp, r7
 800804e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008052:	4770      	bx	lr

08008054 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008054:	b580      	push	{r7, lr}
 8008056:	b082      	sub	sp, #8
 8008058:	af00      	add	r7, sp, #0
 800805a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	2b00      	cmp	r3, #0
 8008060:	d101      	bne.n	8008066 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008062:	2301      	movs	r3, #1
 8008064:	e042      	b.n	80080ec <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800806c:	b2db      	uxtb	r3, r3
 800806e:	2b00      	cmp	r3, #0
 8008070:	d106      	bne.n	8008080 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	2200      	movs	r2, #0
 8008076:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800807a:	6878      	ldr	r0, [r7, #4]
 800807c:	f7fb f8e2 	bl	8003244 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	2224      	movs	r2, #36	@ 0x24
 8008084:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	681b      	ldr	r3, [r3, #0]
 800808c:	68da      	ldr	r2, [r3, #12]
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	681b      	ldr	r3, [r3, #0]
 8008092:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008096:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008098:	6878      	ldr	r0, [r7, #4]
 800809a:	f000 fc8f 	bl	80089bc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	681b      	ldr	r3, [r3, #0]
 80080a2:	691a      	ldr	r2, [r3, #16]
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80080ac:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	681b      	ldr	r3, [r3, #0]
 80080b2:	695a      	ldr	r2, [r3, #20]
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	681b      	ldr	r3, [r3, #0]
 80080b8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80080bc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	68da      	ldr	r2, [r3, #12]
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	681b      	ldr	r3, [r3, #0]
 80080c8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80080cc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	2200      	movs	r2, #0
 80080d2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	2220      	movs	r2, #32
 80080d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	2220      	movs	r2, #32
 80080e0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	2200      	movs	r2, #0
 80080e8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80080ea:	2300      	movs	r3, #0
}
 80080ec:	4618      	mov	r0, r3
 80080ee:	3708      	adds	r7, #8
 80080f0:	46bd      	mov	sp, r7
 80080f2:	bd80      	pop	{r7, pc}

080080f4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80080f4:	b580      	push	{r7, lr}
 80080f6:	b08a      	sub	sp, #40	@ 0x28
 80080f8:	af02      	add	r7, sp, #8
 80080fa:	60f8      	str	r0, [r7, #12]
 80080fc:	60b9      	str	r1, [r7, #8]
 80080fe:	603b      	str	r3, [r7, #0]
 8008100:	4613      	mov	r3, r2
 8008102:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8008104:	2300      	movs	r3, #0
 8008106:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008108:	68fb      	ldr	r3, [r7, #12]
 800810a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800810e:	b2db      	uxtb	r3, r3
 8008110:	2b20      	cmp	r3, #32
 8008112:	d175      	bne.n	8008200 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8008114:	68bb      	ldr	r3, [r7, #8]
 8008116:	2b00      	cmp	r3, #0
 8008118:	d002      	beq.n	8008120 <HAL_UART_Transmit+0x2c>
 800811a:	88fb      	ldrh	r3, [r7, #6]
 800811c:	2b00      	cmp	r3, #0
 800811e:	d101      	bne.n	8008124 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8008120:	2301      	movs	r3, #1
 8008122:	e06e      	b.n	8008202 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008124:	68fb      	ldr	r3, [r7, #12]
 8008126:	2200      	movs	r2, #0
 8008128:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800812a:	68fb      	ldr	r3, [r7, #12]
 800812c:	2221      	movs	r2, #33	@ 0x21
 800812e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008132:	f7fb fadd 	bl	80036f0 <HAL_GetTick>
 8008136:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8008138:	68fb      	ldr	r3, [r7, #12]
 800813a:	88fa      	ldrh	r2, [r7, #6]
 800813c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800813e:	68fb      	ldr	r3, [r7, #12]
 8008140:	88fa      	ldrh	r2, [r7, #6]
 8008142:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008144:	68fb      	ldr	r3, [r7, #12]
 8008146:	689b      	ldr	r3, [r3, #8]
 8008148:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800814c:	d108      	bne.n	8008160 <HAL_UART_Transmit+0x6c>
 800814e:	68fb      	ldr	r3, [r7, #12]
 8008150:	691b      	ldr	r3, [r3, #16]
 8008152:	2b00      	cmp	r3, #0
 8008154:	d104      	bne.n	8008160 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8008156:	2300      	movs	r3, #0
 8008158:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800815a:	68bb      	ldr	r3, [r7, #8]
 800815c:	61bb      	str	r3, [r7, #24]
 800815e:	e003      	b.n	8008168 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8008160:	68bb      	ldr	r3, [r7, #8]
 8008162:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008164:	2300      	movs	r3, #0
 8008166:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8008168:	e02e      	b.n	80081c8 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800816a:	683b      	ldr	r3, [r7, #0]
 800816c:	9300      	str	r3, [sp, #0]
 800816e:	697b      	ldr	r3, [r7, #20]
 8008170:	2200      	movs	r2, #0
 8008172:	2180      	movs	r1, #128	@ 0x80
 8008174:	68f8      	ldr	r0, [r7, #12]
 8008176:	f000 faa1 	bl	80086bc <UART_WaitOnFlagUntilTimeout>
 800817a:	4603      	mov	r3, r0
 800817c:	2b00      	cmp	r3, #0
 800817e:	d005      	beq.n	800818c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8008180:	68fb      	ldr	r3, [r7, #12]
 8008182:	2220      	movs	r2, #32
 8008184:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8008188:	2303      	movs	r3, #3
 800818a:	e03a      	b.n	8008202 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800818c:	69fb      	ldr	r3, [r7, #28]
 800818e:	2b00      	cmp	r3, #0
 8008190:	d10b      	bne.n	80081aa <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008192:	69bb      	ldr	r3, [r7, #24]
 8008194:	881b      	ldrh	r3, [r3, #0]
 8008196:	461a      	mov	r2, r3
 8008198:	68fb      	ldr	r3, [r7, #12]
 800819a:	681b      	ldr	r3, [r3, #0]
 800819c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80081a0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80081a2:	69bb      	ldr	r3, [r7, #24]
 80081a4:	3302      	adds	r3, #2
 80081a6:	61bb      	str	r3, [r7, #24]
 80081a8:	e007      	b.n	80081ba <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80081aa:	69fb      	ldr	r3, [r7, #28]
 80081ac:	781a      	ldrb	r2, [r3, #0]
 80081ae:	68fb      	ldr	r3, [r7, #12]
 80081b0:	681b      	ldr	r3, [r3, #0]
 80081b2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80081b4:	69fb      	ldr	r3, [r7, #28]
 80081b6:	3301      	adds	r3, #1
 80081b8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80081ba:	68fb      	ldr	r3, [r7, #12]
 80081bc:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80081be:	b29b      	uxth	r3, r3
 80081c0:	3b01      	subs	r3, #1
 80081c2:	b29a      	uxth	r2, r3
 80081c4:	68fb      	ldr	r3, [r7, #12]
 80081c6:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80081c8:	68fb      	ldr	r3, [r7, #12]
 80081ca:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80081cc:	b29b      	uxth	r3, r3
 80081ce:	2b00      	cmp	r3, #0
 80081d0:	d1cb      	bne.n	800816a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80081d2:	683b      	ldr	r3, [r7, #0]
 80081d4:	9300      	str	r3, [sp, #0]
 80081d6:	697b      	ldr	r3, [r7, #20]
 80081d8:	2200      	movs	r2, #0
 80081da:	2140      	movs	r1, #64	@ 0x40
 80081dc:	68f8      	ldr	r0, [r7, #12]
 80081de:	f000 fa6d 	bl	80086bc <UART_WaitOnFlagUntilTimeout>
 80081e2:	4603      	mov	r3, r0
 80081e4:	2b00      	cmp	r3, #0
 80081e6:	d005      	beq.n	80081f4 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80081e8:	68fb      	ldr	r3, [r7, #12]
 80081ea:	2220      	movs	r2, #32
 80081ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80081f0:	2303      	movs	r3, #3
 80081f2:	e006      	b.n	8008202 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80081f4:	68fb      	ldr	r3, [r7, #12]
 80081f6:	2220      	movs	r2, #32
 80081f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80081fc:	2300      	movs	r3, #0
 80081fe:	e000      	b.n	8008202 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8008200:	2302      	movs	r3, #2
  }
}
 8008202:	4618      	mov	r0, r3
 8008204:	3720      	adds	r7, #32
 8008206:	46bd      	mov	sp, r7
 8008208:	bd80      	pop	{r7, pc}

0800820a <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800820a:	b580      	push	{r7, lr}
 800820c:	b08a      	sub	sp, #40	@ 0x28
 800820e:	af02      	add	r7, sp, #8
 8008210:	60f8      	str	r0, [r7, #12]
 8008212:	60b9      	str	r1, [r7, #8]
 8008214:	603b      	str	r3, [r7, #0]
 8008216:	4613      	mov	r3, r2
 8008218:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800821a:	2300      	movs	r3, #0
 800821c:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800821e:	68fb      	ldr	r3, [r7, #12]
 8008220:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008224:	b2db      	uxtb	r3, r3
 8008226:	2b20      	cmp	r3, #32
 8008228:	f040 8081 	bne.w	800832e <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 800822c:	68bb      	ldr	r3, [r7, #8]
 800822e:	2b00      	cmp	r3, #0
 8008230:	d002      	beq.n	8008238 <HAL_UART_Receive+0x2e>
 8008232:	88fb      	ldrh	r3, [r7, #6]
 8008234:	2b00      	cmp	r3, #0
 8008236:	d101      	bne.n	800823c <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8008238:	2301      	movs	r3, #1
 800823a:	e079      	b.n	8008330 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800823c:	68fb      	ldr	r3, [r7, #12]
 800823e:	2200      	movs	r2, #0
 8008240:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008242:	68fb      	ldr	r3, [r7, #12]
 8008244:	2222      	movs	r2, #34	@ 0x22
 8008246:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800824a:	68fb      	ldr	r3, [r7, #12]
 800824c:	2200      	movs	r2, #0
 800824e:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008250:	f7fb fa4e 	bl	80036f0 <HAL_GetTick>
 8008254:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8008256:	68fb      	ldr	r3, [r7, #12]
 8008258:	88fa      	ldrh	r2, [r7, #6]
 800825a:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 800825c:	68fb      	ldr	r3, [r7, #12]
 800825e:	88fa      	ldrh	r2, [r7, #6]
 8008260:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008262:	68fb      	ldr	r3, [r7, #12]
 8008264:	689b      	ldr	r3, [r3, #8]
 8008266:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800826a:	d108      	bne.n	800827e <HAL_UART_Receive+0x74>
 800826c:	68fb      	ldr	r3, [r7, #12]
 800826e:	691b      	ldr	r3, [r3, #16]
 8008270:	2b00      	cmp	r3, #0
 8008272:	d104      	bne.n	800827e <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 8008274:	2300      	movs	r3, #0
 8008276:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8008278:	68bb      	ldr	r3, [r7, #8]
 800827a:	61bb      	str	r3, [r7, #24]
 800827c:	e003      	b.n	8008286 <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 800827e:	68bb      	ldr	r3, [r7, #8]
 8008280:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008282:	2300      	movs	r3, #0
 8008284:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8008286:	e047      	b.n	8008318 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8008288:	683b      	ldr	r3, [r7, #0]
 800828a:	9300      	str	r3, [sp, #0]
 800828c:	697b      	ldr	r3, [r7, #20]
 800828e:	2200      	movs	r2, #0
 8008290:	2120      	movs	r1, #32
 8008292:	68f8      	ldr	r0, [r7, #12]
 8008294:	f000 fa12 	bl	80086bc <UART_WaitOnFlagUntilTimeout>
 8008298:	4603      	mov	r3, r0
 800829a:	2b00      	cmp	r3, #0
 800829c:	d005      	beq.n	80082aa <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 800829e:	68fb      	ldr	r3, [r7, #12]
 80082a0:	2220      	movs	r2, #32
 80082a2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 80082a6:	2303      	movs	r3, #3
 80082a8:	e042      	b.n	8008330 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 80082aa:	69fb      	ldr	r3, [r7, #28]
 80082ac:	2b00      	cmp	r3, #0
 80082ae:	d10c      	bne.n	80082ca <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 80082b0:	68fb      	ldr	r3, [r7, #12]
 80082b2:	681b      	ldr	r3, [r3, #0]
 80082b4:	685b      	ldr	r3, [r3, #4]
 80082b6:	b29b      	uxth	r3, r3
 80082b8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80082bc:	b29a      	uxth	r2, r3
 80082be:	69bb      	ldr	r3, [r7, #24]
 80082c0:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80082c2:	69bb      	ldr	r3, [r7, #24]
 80082c4:	3302      	adds	r3, #2
 80082c6:	61bb      	str	r3, [r7, #24]
 80082c8:	e01f      	b.n	800830a <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80082ca:	68fb      	ldr	r3, [r7, #12]
 80082cc:	689b      	ldr	r3, [r3, #8]
 80082ce:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80082d2:	d007      	beq.n	80082e4 <HAL_UART_Receive+0xda>
 80082d4:	68fb      	ldr	r3, [r7, #12]
 80082d6:	689b      	ldr	r3, [r3, #8]
 80082d8:	2b00      	cmp	r3, #0
 80082da:	d10a      	bne.n	80082f2 <HAL_UART_Receive+0xe8>
 80082dc:	68fb      	ldr	r3, [r7, #12]
 80082de:	691b      	ldr	r3, [r3, #16]
 80082e0:	2b00      	cmp	r3, #0
 80082e2:	d106      	bne.n	80082f2 <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80082e4:	68fb      	ldr	r3, [r7, #12]
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	685b      	ldr	r3, [r3, #4]
 80082ea:	b2da      	uxtb	r2, r3
 80082ec:	69fb      	ldr	r3, [r7, #28]
 80082ee:	701a      	strb	r2, [r3, #0]
 80082f0:	e008      	b.n	8008304 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80082f2:	68fb      	ldr	r3, [r7, #12]
 80082f4:	681b      	ldr	r3, [r3, #0]
 80082f6:	685b      	ldr	r3, [r3, #4]
 80082f8:	b2db      	uxtb	r3, r3
 80082fa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80082fe:	b2da      	uxtb	r2, r3
 8008300:	69fb      	ldr	r3, [r7, #28]
 8008302:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8008304:	69fb      	ldr	r3, [r7, #28]
 8008306:	3301      	adds	r3, #1
 8008308:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800830a:	68fb      	ldr	r3, [r7, #12]
 800830c:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800830e:	b29b      	uxth	r3, r3
 8008310:	3b01      	subs	r3, #1
 8008312:	b29a      	uxth	r2, r3
 8008314:	68fb      	ldr	r3, [r7, #12]
 8008316:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 8008318:	68fb      	ldr	r3, [r7, #12]
 800831a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800831c:	b29b      	uxth	r3, r3
 800831e:	2b00      	cmp	r3, #0
 8008320:	d1b2      	bne.n	8008288 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8008322:	68fb      	ldr	r3, [r7, #12]
 8008324:	2220      	movs	r2, #32
 8008326:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 800832a:	2300      	movs	r3, #0
 800832c:	e000      	b.n	8008330 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 800832e:	2302      	movs	r3, #2
  }
}
 8008330:	4618      	mov	r0, r3
 8008332:	3720      	adds	r7, #32
 8008334:	46bd      	mov	sp, r7
 8008336:	bd80      	pop	{r7, pc}

08008338 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008338:	b580      	push	{r7, lr}
 800833a:	b084      	sub	sp, #16
 800833c:	af00      	add	r7, sp, #0
 800833e:	60f8      	str	r0, [r7, #12]
 8008340:	60b9      	str	r1, [r7, #8]
 8008342:	4613      	mov	r3, r2
 8008344:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008346:	68fb      	ldr	r3, [r7, #12]
 8008348:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800834c:	b2db      	uxtb	r3, r3
 800834e:	2b20      	cmp	r3, #32
 8008350:	d112      	bne.n	8008378 <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8008352:	68bb      	ldr	r3, [r7, #8]
 8008354:	2b00      	cmp	r3, #0
 8008356:	d002      	beq.n	800835e <HAL_UART_Receive_DMA+0x26>
 8008358:	88fb      	ldrh	r3, [r7, #6]
 800835a:	2b00      	cmp	r3, #0
 800835c:	d101      	bne.n	8008362 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 800835e:	2301      	movs	r3, #1
 8008360:	e00b      	b.n	800837a <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008362:	68fb      	ldr	r3, [r7, #12]
 8008364:	2200      	movs	r2, #0
 8008366:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8008368:	88fb      	ldrh	r3, [r7, #6]
 800836a:	461a      	mov	r2, r3
 800836c:	68b9      	ldr	r1, [r7, #8]
 800836e:	68f8      	ldr	r0, [r7, #12]
 8008370:	f000 f9fe 	bl	8008770 <UART_Start_Receive_DMA>
 8008374:	4603      	mov	r3, r0
 8008376:	e000      	b.n	800837a <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 8008378:	2302      	movs	r3, #2
  }
}
 800837a:	4618      	mov	r0, r3
 800837c:	3710      	adds	r7, #16
 800837e:	46bd      	mov	sp, r7
 8008380:	bd80      	pop	{r7, pc}

08008382 <HAL_UART_DMAStop>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 8008382:	b580      	push	{r7, lr}
 8008384:	b090      	sub	sp, #64	@ 0x40
 8008386:	af00      	add	r7, sp, #0
 8008388:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800838a:	2300      	movs	r3, #0
 800838c:	63fb      	str	r3, [r7, #60]	@ 0x3c
     when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_UART_TxCpltCallback() / HAL_UART_RxCpltCallback()
     */

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	681b      	ldr	r3, [r3, #0]
 8008392:	695b      	ldr	r3, [r3, #20]
 8008394:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008398:	2b80      	cmp	r3, #128	@ 0x80
 800839a:	bf0c      	ite	eq
 800839c:	2301      	moveq	r3, #1
 800839e:	2300      	movne	r3, #0
 80083a0:	b2db      	uxtb	r3, r3
 80083a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80083aa:	b2db      	uxtb	r3, r3
 80083ac:	2b21      	cmp	r3, #33	@ 0x21
 80083ae:	d128      	bne.n	8008402 <HAL_UART_DMAStop+0x80>
 80083b0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80083b2:	2b00      	cmp	r3, #0
 80083b4:	d025      	beq.n	8008402 <HAL_UART_DMAStop+0x80>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	681b      	ldr	r3, [r3, #0]
 80083ba:	3314      	adds	r3, #20
 80083bc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083c0:	e853 3f00 	ldrex	r3, [r3]
 80083c4:	623b      	str	r3, [r7, #32]
   return(result);
 80083c6:	6a3b      	ldr	r3, [r7, #32]
 80083c8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80083cc:	63bb      	str	r3, [r7, #56]	@ 0x38
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	681b      	ldr	r3, [r3, #0]
 80083d2:	3314      	adds	r3, #20
 80083d4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80083d6:	633a      	str	r2, [r7, #48]	@ 0x30
 80083d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083da:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80083dc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80083de:	e841 2300 	strex	r3, r2, [r1]
 80083e2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80083e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	d1e5      	bne.n	80083b6 <HAL_UART_DMAStop+0x34>

    /* Abort the UART DMA Tx stream */
    if (huart->hdmatx != NULL)
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80083ee:	2b00      	cmp	r3, #0
 80083f0:	d004      	beq.n	80083fc <HAL_UART_DMAStop+0x7a>
    {
      HAL_DMA_Abort(huart->hdmatx);
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80083f6:	4618      	mov	r0, r3
 80083f8:	f7fb fc20 	bl	8003c3c <HAL_DMA_Abort>
    }
    UART_EndTxTransfer(huart);
 80083fc:	6878      	ldr	r0, [r7, #4]
 80083fe:	f000 fa51 	bl	80088a4 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	681b      	ldr	r3, [r3, #0]
 8008406:	695b      	ldr	r3, [r3, #20]
 8008408:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800840c:	2b40      	cmp	r3, #64	@ 0x40
 800840e:	bf0c      	ite	eq
 8008410:	2301      	moveq	r3, #1
 8008412:	2300      	movne	r3, #0
 8008414:	b2db      	uxtb	r3, r3
 8008416:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800841e:	b2db      	uxtb	r3, r3
 8008420:	2b22      	cmp	r3, #34	@ 0x22
 8008422:	d128      	bne.n	8008476 <HAL_UART_DMAStop+0xf4>
 8008424:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008426:	2b00      	cmp	r3, #0
 8008428:	d025      	beq.n	8008476 <HAL_UART_DMAStop+0xf4>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	681b      	ldr	r3, [r3, #0]
 800842e:	3314      	adds	r3, #20
 8008430:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008432:	693b      	ldr	r3, [r7, #16]
 8008434:	e853 3f00 	ldrex	r3, [r3]
 8008438:	60fb      	str	r3, [r7, #12]
   return(result);
 800843a:	68fb      	ldr	r3, [r7, #12]
 800843c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008440:	637b      	str	r3, [r7, #52]	@ 0x34
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	681b      	ldr	r3, [r3, #0]
 8008446:	3314      	adds	r3, #20
 8008448:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800844a:	61fa      	str	r2, [r7, #28]
 800844c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800844e:	69b9      	ldr	r1, [r7, #24]
 8008450:	69fa      	ldr	r2, [r7, #28]
 8008452:	e841 2300 	strex	r3, r2, [r1]
 8008456:	617b      	str	r3, [r7, #20]
   return(result);
 8008458:	697b      	ldr	r3, [r7, #20]
 800845a:	2b00      	cmp	r3, #0
 800845c:	d1e5      	bne.n	800842a <HAL_UART_DMAStop+0xa8>

    /* Abort the UART DMA Rx stream */
    if (huart->hdmarx != NULL)
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008462:	2b00      	cmp	r3, #0
 8008464:	d004      	beq.n	8008470 <HAL_UART_DMAStop+0xee>
    {
      HAL_DMA_Abort(huart->hdmarx);
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800846a:	4618      	mov	r0, r3
 800846c:	f7fb fbe6 	bl	8003c3c <HAL_DMA_Abort>
    }
    UART_EndRxTransfer(huart);
 8008470:	6878      	ldr	r0, [r7, #4]
 8008472:	f000 fa3f 	bl	80088f4 <UART_EndRxTransfer>
  }

  return HAL_OK;
 8008476:	2300      	movs	r3, #0
}
 8008478:	4618      	mov	r0, r3
 800847a:	3740      	adds	r7, #64	@ 0x40
 800847c:	46bd      	mov	sp, r7
 800847e:	bd80      	pop	{r7, pc}

08008480 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008480:	b480      	push	{r7}
 8008482:	b083      	sub	sp, #12
 8008484:	af00      	add	r7, sp, #0
 8008486:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8008488:	bf00      	nop
 800848a:	370c      	adds	r7, #12
 800848c:	46bd      	mov	sp, r7
 800848e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008492:	4770      	bx	lr

08008494 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008494:	b480      	push	{r7}
 8008496:	b083      	sub	sp, #12
 8008498:	af00      	add	r7, sp, #0
 800849a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800849c:	bf00      	nop
 800849e:	370c      	adds	r7, #12
 80084a0:	46bd      	mov	sp, r7
 80084a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084a6:	4770      	bx	lr

080084a8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80084a8:	b480      	push	{r7}
 80084aa:	b083      	sub	sp, #12
 80084ac:	af00      	add	r7, sp, #0
 80084ae:	6078      	str	r0, [r7, #4]
 80084b0:	460b      	mov	r3, r1
 80084b2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80084b4:	bf00      	nop
 80084b6:	370c      	adds	r7, #12
 80084b8:	46bd      	mov	sp, r7
 80084ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084be:	4770      	bx	lr

080084c0 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80084c0:	b580      	push	{r7, lr}
 80084c2:	b09c      	sub	sp, #112	@ 0x70
 80084c4:	af00      	add	r7, sp, #0
 80084c6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80084cc:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	681b      	ldr	r3, [r3, #0]
 80084d2:	681b      	ldr	r3, [r3, #0]
 80084d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80084d8:	2b00      	cmp	r3, #0
 80084da:	d172      	bne.n	80085c2 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 80084dc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80084de:	2200      	movs	r2, #0
 80084e0:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80084e2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80084e4:	681b      	ldr	r3, [r3, #0]
 80084e6:	330c      	adds	r3, #12
 80084e8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084ea:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80084ec:	e853 3f00 	ldrex	r3, [r3]
 80084f0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80084f2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80084f4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80084f8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80084fa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80084fc:	681b      	ldr	r3, [r3, #0]
 80084fe:	330c      	adds	r3, #12
 8008500:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8008502:	65ba      	str	r2, [r7, #88]	@ 0x58
 8008504:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008506:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008508:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800850a:	e841 2300 	strex	r3, r2, [r1]
 800850e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008510:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008512:	2b00      	cmp	r3, #0
 8008514:	d1e5      	bne.n	80084e2 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008516:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008518:	681b      	ldr	r3, [r3, #0]
 800851a:	3314      	adds	r3, #20
 800851c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800851e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008520:	e853 3f00 	ldrex	r3, [r3]
 8008524:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008526:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008528:	f023 0301 	bic.w	r3, r3, #1
 800852c:	667b      	str	r3, [r7, #100]	@ 0x64
 800852e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008530:	681b      	ldr	r3, [r3, #0]
 8008532:	3314      	adds	r3, #20
 8008534:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8008536:	647a      	str	r2, [r7, #68]	@ 0x44
 8008538:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800853a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800853c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800853e:	e841 2300 	strex	r3, r2, [r1]
 8008542:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008544:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008546:	2b00      	cmp	r3, #0
 8008548:	d1e5      	bne.n	8008516 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800854a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800854c:	681b      	ldr	r3, [r3, #0]
 800854e:	3314      	adds	r3, #20
 8008550:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008552:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008554:	e853 3f00 	ldrex	r3, [r3]
 8008558:	623b      	str	r3, [r7, #32]
   return(result);
 800855a:	6a3b      	ldr	r3, [r7, #32]
 800855c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008560:	663b      	str	r3, [r7, #96]	@ 0x60
 8008562:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	3314      	adds	r3, #20
 8008568:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800856a:	633a      	str	r2, [r7, #48]	@ 0x30
 800856c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800856e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008570:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008572:	e841 2300 	strex	r3, r2, [r1]
 8008576:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008578:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800857a:	2b00      	cmp	r3, #0
 800857c:	d1e5      	bne.n	800854a <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800857e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008580:	2220      	movs	r2, #32
 8008582:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008586:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008588:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800858a:	2b01      	cmp	r3, #1
 800858c:	d119      	bne.n	80085c2 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800858e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008590:	681b      	ldr	r3, [r3, #0]
 8008592:	330c      	adds	r3, #12
 8008594:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008596:	693b      	ldr	r3, [r7, #16]
 8008598:	e853 3f00 	ldrex	r3, [r3]
 800859c:	60fb      	str	r3, [r7, #12]
   return(result);
 800859e:	68fb      	ldr	r3, [r7, #12]
 80085a0:	f023 0310 	bic.w	r3, r3, #16
 80085a4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80085a6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80085a8:	681b      	ldr	r3, [r3, #0]
 80085aa:	330c      	adds	r3, #12
 80085ac:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80085ae:	61fa      	str	r2, [r7, #28]
 80085b0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085b2:	69b9      	ldr	r1, [r7, #24]
 80085b4:	69fa      	ldr	r2, [r7, #28]
 80085b6:	e841 2300 	strex	r3, r2, [r1]
 80085ba:	617b      	str	r3, [r7, #20]
   return(result);
 80085bc:	697b      	ldr	r3, [r7, #20]
 80085be:	2b00      	cmp	r3, #0
 80085c0:	d1e5      	bne.n	800858e <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80085c2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80085c4:	2200      	movs	r2, #0
 80085c6:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80085c8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80085ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80085cc:	2b01      	cmp	r3, #1
 80085ce:	d106      	bne.n	80085de <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80085d0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80085d2:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80085d4:	4619      	mov	r1, r3
 80085d6:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80085d8:	f7ff ff66 	bl	80084a8 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80085dc:	e002      	b.n	80085e4 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 80085de:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80085e0:	f7f9 fffe 	bl	80025e0 <HAL_UART_RxCpltCallback>
}
 80085e4:	bf00      	nop
 80085e6:	3770      	adds	r7, #112	@ 0x70
 80085e8:	46bd      	mov	sp, r7
 80085ea:	bd80      	pop	{r7, pc}

080085ec <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80085ec:	b580      	push	{r7, lr}
 80085ee:	b084      	sub	sp, #16
 80085f0:	af00      	add	r7, sp, #0
 80085f2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80085f8:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 80085fa:	68fb      	ldr	r3, [r7, #12]
 80085fc:	2201      	movs	r2, #1
 80085fe:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008600:	68fb      	ldr	r3, [r7, #12]
 8008602:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008604:	2b01      	cmp	r3, #1
 8008606:	d108      	bne.n	800861a <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8008608:	68fb      	ldr	r3, [r7, #12]
 800860a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800860c:	085b      	lsrs	r3, r3, #1
 800860e:	b29b      	uxth	r3, r3
 8008610:	4619      	mov	r1, r3
 8008612:	68f8      	ldr	r0, [r7, #12]
 8008614:	f7ff ff48 	bl	80084a8 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008618:	e002      	b.n	8008620 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 800861a:	68f8      	ldr	r0, [r7, #12]
 800861c:	f7ff ff30 	bl	8008480 <HAL_UART_RxHalfCpltCallback>
}
 8008620:	bf00      	nop
 8008622:	3710      	adds	r7, #16
 8008624:	46bd      	mov	sp, r7
 8008626:	bd80      	pop	{r7, pc}

08008628 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8008628:	b580      	push	{r7, lr}
 800862a:	b084      	sub	sp, #16
 800862c:	af00      	add	r7, sp, #0
 800862e:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8008630:	2300      	movs	r3, #0
 8008632:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008638:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800863a:	68bb      	ldr	r3, [r7, #8]
 800863c:	681b      	ldr	r3, [r3, #0]
 800863e:	695b      	ldr	r3, [r3, #20]
 8008640:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008644:	2b80      	cmp	r3, #128	@ 0x80
 8008646:	bf0c      	ite	eq
 8008648:	2301      	moveq	r3, #1
 800864a:	2300      	movne	r3, #0
 800864c:	b2db      	uxtb	r3, r3
 800864e:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8008650:	68bb      	ldr	r3, [r7, #8]
 8008652:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008656:	b2db      	uxtb	r3, r3
 8008658:	2b21      	cmp	r3, #33	@ 0x21
 800865a:	d108      	bne.n	800866e <UART_DMAError+0x46>
 800865c:	68fb      	ldr	r3, [r7, #12]
 800865e:	2b00      	cmp	r3, #0
 8008660:	d005      	beq.n	800866e <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8008662:	68bb      	ldr	r3, [r7, #8]
 8008664:	2200      	movs	r2, #0
 8008666:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8008668:	68b8      	ldr	r0, [r7, #8]
 800866a:	f000 f91b 	bl	80088a4 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800866e:	68bb      	ldr	r3, [r7, #8]
 8008670:	681b      	ldr	r3, [r3, #0]
 8008672:	695b      	ldr	r3, [r3, #20]
 8008674:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008678:	2b40      	cmp	r3, #64	@ 0x40
 800867a:	bf0c      	ite	eq
 800867c:	2301      	moveq	r3, #1
 800867e:	2300      	movne	r3, #0
 8008680:	b2db      	uxtb	r3, r3
 8008682:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8008684:	68bb      	ldr	r3, [r7, #8]
 8008686:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800868a:	b2db      	uxtb	r3, r3
 800868c:	2b22      	cmp	r3, #34	@ 0x22
 800868e:	d108      	bne.n	80086a2 <UART_DMAError+0x7a>
 8008690:	68fb      	ldr	r3, [r7, #12]
 8008692:	2b00      	cmp	r3, #0
 8008694:	d005      	beq.n	80086a2 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8008696:	68bb      	ldr	r3, [r7, #8]
 8008698:	2200      	movs	r2, #0
 800869a:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 800869c:	68b8      	ldr	r0, [r7, #8]
 800869e:	f000 f929 	bl	80088f4 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80086a2:	68bb      	ldr	r3, [r7, #8]
 80086a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80086a6:	f043 0210 	orr.w	r2, r3, #16
 80086aa:	68bb      	ldr	r3, [r7, #8]
 80086ac:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80086ae:	68b8      	ldr	r0, [r7, #8]
 80086b0:	f7ff fef0 	bl	8008494 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80086b4:	bf00      	nop
 80086b6:	3710      	adds	r7, #16
 80086b8:	46bd      	mov	sp, r7
 80086ba:	bd80      	pop	{r7, pc}

080086bc <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80086bc:	b580      	push	{r7, lr}
 80086be:	b086      	sub	sp, #24
 80086c0:	af00      	add	r7, sp, #0
 80086c2:	60f8      	str	r0, [r7, #12]
 80086c4:	60b9      	str	r1, [r7, #8]
 80086c6:	603b      	str	r3, [r7, #0]
 80086c8:	4613      	mov	r3, r2
 80086ca:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80086cc:	e03b      	b.n	8008746 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80086ce:	6a3b      	ldr	r3, [r7, #32]
 80086d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80086d4:	d037      	beq.n	8008746 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80086d6:	f7fb f80b 	bl	80036f0 <HAL_GetTick>
 80086da:	4602      	mov	r2, r0
 80086dc:	683b      	ldr	r3, [r7, #0]
 80086de:	1ad3      	subs	r3, r2, r3
 80086e0:	6a3a      	ldr	r2, [r7, #32]
 80086e2:	429a      	cmp	r2, r3
 80086e4:	d302      	bcc.n	80086ec <UART_WaitOnFlagUntilTimeout+0x30>
 80086e6:	6a3b      	ldr	r3, [r7, #32]
 80086e8:	2b00      	cmp	r3, #0
 80086ea:	d101      	bne.n	80086f0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80086ec:	2303      	movs	r3, #3
 80086ee:	e03a      	b.n	8008766 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80086f0:	68fb      	ldr	r3, [r7, #12]
 80086f2:	681b      	ldr	r3, [r3, #0]
 80086f4:	68db      	ldr	r3, [r3, #12]
 80086f6:	f003 0304 	and.w	r3, r3, #4
 80086fa:	2b00      	cmp	r3, #0
 80086fc:	d023      	beq.n	8008746 <UART_WaitOnFlagUntilTimeout+0x8a>
 80086fe:	68bb      	ldr	r3, [r7, #8]
 8008700:	2b80      	cmp	r3, #128	@ 0x80
 8008702:	d020      	beq.n	8008746 <UART_WaitOnFlagUntilTimeout+0x8a>
 8008704:	68bb      	ldr	r3, [r7, #8]
 8008706:	2b40      	cmp	r3, #64	@ 0x40
 8008708:	d01d      	beq.n	8008746 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800870a:	68fb      	ldr	r3, [r7, #12]
 800870c:	681b      	ldr	r3, [r3, #0]
 800870e:	681b      	ldr	r3, [r3, #0]
 8008710:	f003 0308 	and.w	r3, r3, #8
 8008714:	2b08      	cmp	r3, #8
 8008716:	d116      	bne.n	8008746 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8008718:	2300      	movs	r3, #0
 800871a:	617b      	str	r3, [r7, #20]
 800871c:	68fb      	ldr	r3, [r7, #12]
 800871e:	681b      	ldr	r3, [r3, #0]
 8008720:	681b      	ldr	r3, [r3, #0]
 8008722:	617b      	str	r3, [r7, #20]
 8008724:	68fb      	ldr	r3, [r7, #12]
 8008726:	681b      	ldr	r3, [r3, #0]
 8008728:	685b      	ldr	r3, [r3, #4]
 800872a:	617b      	str	r3, [r7, #20]
 800872c:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800872e:	68f8      	ldr	r0, [r7, #12]
 8008730:	f000 f8e0 	bl	80088f4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008734:	68fb      	ldr	r3, [r7, #12]
 8008736:	2208      	movs	r2, #8
 8008738:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800873a:	68fb      	ldr	r3, [r7, #12]
 800873c:	2200      	movs	r2, #0
 800873e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8008742:	2301      	movs	r3, #1
 8008744:	e00f      	b.n	8008766 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008746:	68fb      	ldr	r3, [r7, #12]
 8008748:	681b      	ldr	r3, [r3, #0]
 800874a:	681a      	ldr	r2, [r3, #0]
 800874c:	68bb      	ldr	r3, [r7, #8]
 800874e:	4013      	ands	r3, r2
 8008750:	68ba      	ldr	r2, [r7, #8]
 8008752:	429a      	cmp	r2, r3
 8008754:	bf0c      	ite	eq
 8008756:	2301      	moveq	r3, #1
 8008758:	2300      	movne	r3, #0
 800875a:	b2db      	uxtb	r3, r3
 800875c:	461a      	mov	r2, r3
 800875e:	79fb      	ldrb	r3, [r7, #7]
 8008760:	429a      	cmp	r2, r3
 8008762:	d0b4      	beq.n	80086ce <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008764:	2300      	movs	r3, #0
}
 8008766:	4618      	mov	r0, r3
 8008768:	3718      	adds	r7, #24
 800876a:	46bd      	mov	sp, r7
 800876c:	bd80      	pop	{r7, pc}
	...

08008770 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008770:	b580      	push	{r7, lr}
 8008772:	b098      	sub	sp, #96	@ 0x60
 8008774:	af00      	add	r7, sp, #0
 8008776:	60f8      	str	r0, [r7, #12]
 8008778:	60b9      	str	r1, [r7, #8]
 800877a:	4613      	mov	r3, r2
 800877c:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800877e:	68ba      	ldr	r2, [r7, #8]
 8008780:	68fb      	ldr	r3, [r7, #12]
 8008782:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8008784:	68fb      	ldr	r3, [r7, #12]
 8008786:	88fa      	ldrh	r2, [r7, #6]
 8008788:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800878a:	68fb      	ldr	r3, [r7, #12]
 800878c:	2200      	movs	r2, #0
 800878e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008790:	68fb      	ldr	r3, [r7, #12]
 8008792:	2222      	movs	r2, #34	@ 0x22
 8008794:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8008798:	68fb      	ldr	r3, [r7, #12]
 800879a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800879c:	4a3e      	ldr	r2, [pc, #248]	@ (8008898 <UART_Start_Receive_DMA+0x128>)
 800879e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80087a0:	68fb      	ldr	r3, [r7, #12]
 80087a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80087a4:	4a3d      	ldr	r2, [pc, #244]	@ (800889c <UART_Start_Receive_DMA+0x12c>)
 80087a6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 80087a8:	68fb      	ldr	r3, [r7, #12]
 80087aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80087ac:	4a3c      	ldr	r2, [pc, #240]	@ (80088a0 <UART_Start_Receive_DMA+0x130>)
 80087ae:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 80087b0:	68fb      	ldr	r3, [r7, #12]
 80087b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80087b4:	2200      	movs	r2, #0
 80087b6:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 80087b8:	f107 0308 	add.w	r3, r7, #8
 80087bc:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 80087be:	68fb      	ldr	r3, [r7, #12]
 80087c0:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 80087c2:	68fb      	ldr	r3, [r7, #12]
 80087c4:	681b      	ldr	r3, [r3, #0]
 80087c6:	3304      	adds	r3, #4
 80087c8:	4619      	mov	r1, r3
 80087ca:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80087cc:	681a      	ldr	r2, [r3, #0]
 80087ce:	88fb      	ldrh	r3, [r7, #6]
 80087d0:	f7fb f9dc 	bl	8003b8c <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 80087d4:	2300      	movs	r3, #0
 80087d6:	613b      	str	r3, [r7, #16]
 80087d8:	68fb      	ldr	r3, [r7, #12]
 80087da:	681b      	ldr	r3, [r3, #0]
 80087dc:	681b      	ldr	r3, [r3, #0]
 80087de:	613b      	str	r3, [r7, #16]
 80087e0:	68fb      	ldr	r3, [r7, #12]
 80087e2:	681b      	ldr	r3, [r3, #0]
 80087e4:	685b      	ldr	r3, [r3, #4]
 80087e6:	613b      	str	r3, [r7, #16]
 80087e8:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 80087ea:	68fb      	ldr	r3, [r7, #12]
 80087ec:	691b      	ldr	r3, [r3, #16]
 80087ee:	2b00      	cmp	r3, #0
 80087f0:	d019      	beq.n	8008826 <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80087f2:	68fb      	ldr	r3, [r7, #12]
 80087f4:	681b      	ldr	r3, [r3, #0]
 80087f6:	330c      	adds	r3, #12
 80087f8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087fa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80087fc:	e853 3f00 	ldrex	r3, [r3]
 8008800:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008802:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008804:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008808:	65bb      	str	r3, [r7, #88]	@ 0x58
 800880a:	68fb      	ldr	r3, [r7, #12]
 800880c:	681b      	ldr	r3, [r3, #0]
 800880e:	330c      	adds	r3, #12
 8008810:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008812:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8008814:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008816:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8008818:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800881a:	e841 2300 	strex	r3, r2, [r1]
 800881e:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8008820:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008822:	2b00      	cmp	r3, #0
 8008824:	d1e5      	bne.n	80087f2 <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008826:	68fb      	ldr	r3, [r7, #12]
 8008828:	681b      	ldr	r3, [r3, #0]
 800882a:	3314      	adds	r3, #20
 800882c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800882e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008830:	e853 3f00 	ldrex	r3, [r3]
 8008834:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008836:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008838:	f043 0301 	orr.w	r3, r3, #1
 800883c:	657b      	str	r3, [r7, #84]	@ 0x54
 800883e:	68fb      	ldr	r3, [r7, #12]
 8008840:	681b      	ldr	r3, [r3, #0]
 8008842:	3314      	adds	r3, #20
 8008844:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8008846:	63ba      	str	r2, [r7, #56]	@ 0x38
 8008848:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800884a:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800884c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800884e:	e841 2300 	strex	r3, r2, [r1]
 8008852:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008854:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008856:	2b00      	cmp	r3, #0
 8008858:	d1e5      	bne.n	8008826 <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800885a:	68fb      	ldr	r3, [r7, #12]
 800885c:	681b      	ldr	r3, [r3, #0]
 800885e:	3314      	adds	r3, #20
 8008860:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008862:	69bb      	ldr	r3, [r7, #24]
 8008864:	e853 3f00 	ldrex	r3, [r3]
 8008868:	617b      	str	r3, [r7, #20]
   return(result);
 800886a:	697b      	ldr	r3, [r7, #20]
 800886c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008870:	653b      	str	r3, [r7, #80]	@ 0x50
 8008872:	68fb      	ldr	r3, [r7, #12]
 8008874:	681b      	ldr	r3, [r3, #0]
 8008876:	3314      	adds	r3, #20
 8008878:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800887a:	627a      	str	r2, [r7, #36]	@ 0x24
 800887c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800887e:	6a39      	ldr	r1, [r7, #32]
 8008880:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008882:	e841 2300 	strex	r3, r2, [r1]
 8008886:	61fb      	str	r3, [r7, #28]
   return(result);
 8008888:	69fb      	ldr	r3, [r7, #28]
 800888a:	2b00      	cmp	r3, #0
 800888c:	d1e5      	bne.n	800885a <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 800888e:	2300      	movs	r3, #0
}
 8008890:	4618      	mov	r0, r3
 8008892:	3760      	adds	r7, #96	@ 0x60
 8008894:	46bd      	mov	sp, r7
 8008896:	bd80      	pop	{r7, pc}
 8008898:	080084c1 	.word	0x080084c1
 800889c:	080085ed 	.word	0x080085ed
 80088a0:	08008629 	.word	0x08008629

080088a4 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80088a4:	b480      	push	{r7}
 80088a6:	b089      	sub	sp, #36	@ 0x24
 80088a8:	af00      	add	r7, sp, #0
 80088aa:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	681b      	ldr	r3, [r3, #0]
 80088b0:	330c      	adds	r3, #12
 80088b2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088b4:	68fb      	ldr	r3, [r7, #12]
 80088b6:	e853 3f00 	ldrex	r3, [r3]
 80088ba:	60bb      	str	r3, [r7, #8]
   return(result);
 80088bc:	68bb      	ldr	r3, [r7, #8]
 80088be:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80088c2:	61fb      	str	r3, [r7, #28]
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	681b      	ldr	r3, [r3, #0]
 80088c8:	330c      	adds	r3, #12
 80088ca:	69fa      	ldr	r2, [r7, #28]
 80088cc:	61ba      	str	r2, [r7, #24]
 80088ce:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088d0:	6979      	ldr	r1, [r7, #20]
 80088d2:	69ba      	ldr	r2, [r7, #24]
 80088d4:	e841 2300 	strex	r3, r2, [r1]
 80088d8:	613b      	str	r3, [r7, #16]
   return(result);
 80088da:	693b      	ldr	r3, [r7, #16]
 80088dc:	2b00      	cmp	r3, #0
 80088de:	d1e5      	bne.n	80088ac <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	2220      	movs	r2, #32
 80088e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 80088e8:	bf00      	nop
 80088ea:	3724      	adds	r7, #36	@ 0x24
 80088ec:	46bd      	mov	sp, r7
 80088ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088f2:	4770      	bx	lr

080088f4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80088f4:	b480      	push	{r7}
 80088f6:	b095      	sub	sp, #84	@ 0x54
 80088f8:	af00      	add	r7, sp, #0
 80088fa:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	330c      	adds	r3, #12
 8008902:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008904:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008906:	e853 3f00 	ldrex	r3, [r3]
 800890a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800890c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800890e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008912:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	681b      	ldr	r3, [r3, #0]
 8008918:	330c      	adds	r3, #12
 800891a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800891c:	643a      	str	r2, [r7, #64]	@ 0x40
 800891e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008920:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008922:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008924:	e841 2300 	strex	r3, r2, [r1]
 8008928:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800892a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800892c:	2b00      	cmp	r3, #0
 800892e:	d1e5      	bne.n	80088fc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	681b      	ldr	r3, [r3, #0]
 8008934:	3314      	adds	r3, #20
 8008936:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008938:	6a3b      	ldr	r3, [r7, #32]
 800893a:	e853 3f00 	ldrex	r3, [r3]
 800893e:	61fb      	str	r3, [r7, #28]
   return(result);
 8008940:	69fb      	ldr	r3, [r7, #28]
 8008942:	f023 0301 	bic.w	r3, r3, #1
 8008946:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	681b      	ldr	r3, [r3, #0]
 800894c:	3314      	adds	r3, #20
 800894e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008950:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008952:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008954:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008956:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008958:	e841 2300 	strex	r3, r2, [r1]
 800895c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800895e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008960:	2b00      	cmp	r3, #0
 8008962:	d1e5      	bne.n	8008930 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008968:	2b01      	cmp	r3, #1
 800896a:	d119      	bne.n	80089a0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	681b      	ldr	r3, [r3, #0]
 8008970:	330c      	adds	r3, #12
 8008972:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008974:	68fb      	ldr	r3, [r7, #12]
 8008976:	e853 3f00 	ldrex	r3, [r3]
 800897a:	60bb      	str	r3, [r7, #8]
   return(result);
 800897c:	68bb      	ldr	r3, [r7, #8]
 800897e:	f023 0310 	bic.w	r3, r3, #16
 8008982:	647b      	str	r3, [r7, #68]	@ 0x44
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	681b      	ldr	r3, [r3, #0]
 8008988:	330c      	adds	r3, #12
 800898a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800898c:	61ba      	str	r2, [r7, #24]
 800898e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008990:	6979      	ldr	r1, [r7, #20]
 8008992:	69ba      	ldr	r2, [r7, #24]
 8008994:	e841 2300 	strex	r3, r2, [r1]
 8008998:	613b      	str	r3, [r7, #16]
   return(result);
 800899a:	693b      	ldr	r3, [r7, #16]
 800899c:	2b00      	cmp	r3, #0
 800899e:	d1e5      	bne.n	800896c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	2220      	movs	r2, #32
 80089a4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	2200      	movs	r2, #0
 80089ac:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80089ae:	bf00      	nop
 80089b0:	3754      	adds	r7, #84	@ 0x54
 80089b2:	46bd      	mov	sp, r7
 80089b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089b8:	4770      	bx	lr
	...

080089bc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80089bc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80089c0:	b0c0      	sub	sp, #256	@ 0x100
 80089c2:	af00      	add	r7, sp, #0
 80089c4:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80089c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80089cc:	681b      	ldr	r3, [r3, #0]
 80089ce:	691b      	ldr	r3, [r3, #16]
 80089d0:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80089d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80089d8:	68d9      	ldr	r1, [r3, #12]
 80089da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80089de:	681a      	ldr	r2, [r3, #0]
 80089e0:	ea40 0301 	orr.w	r3, r0, r1
 80089e4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80089e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80089ea:	689a      	ldr	r2, [r3, #8]
 80089ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80089f0:	691b      	ldr	r3, [r3, #16]
 80089f2:	431a      	orrs	r2, r3
 80089f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80089f8:	695b      	ldr	r3, [r3, #20]
 80089fa:	431a      	orrs	r2, r3
 80089fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008a00:	69db      	ldr	r3, [r3, #28]
 8008a02:	4313      	orrs	r3, r2
 8008a04:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8008a08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008a0c:	681b      	ldr	r3, [r3, #0]
 8008a0e:	68db      	ldr	r3, [r3, #12]
 8008a10:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8008a14:	f021 010c 	bic.w	r1, r1, #12
 8008a18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008a1c:	681a      	ldr	r2, [r3, #0]
 8008a1e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8008a22:	430b      	orrs	r3, r1
 8008a24:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008a26:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008a2a:	681b      	ldr	r3, [r3, #0]
 8008a2c:	695b      	ldr	r3, [r3, #20]
 8008a2e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8008a32:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008a36:	6999      	ldr	r1, [r3, #24]
 8008a38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008a3c:	681a      	ldr	r2, [r3, #0]
 8008a3e:	ea40 0301 	orr.w	r3, r0, r1
 8008a42:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8008a44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008a48:	681a      	ldr	r2, [r3, #0]
 8008a4a:	4b8f      	ldr	r3, [pc, #572]	@ (8008c88 <UART_SetConfig+0x2cc>)
 8008a4c:	429a      	cmp	r2, r3
 8008a4e:	d005      	beq.n	8008a5c <UART_SetConfig+0xa0>
 8008a50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008a54:	681a      	ldr	r2, [r3, #0]
 8008a56:	4b8d      	ldr	r3, [pc, #564]	@ (8008c8c <UART_SetConfig+0x2d0>)
 8008a58:	429a      	cmp	r2, r3
 8008a5a:	d104      	bne.n	8008a66 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8008a5c:	f7fd ff74 	bl	8006948 <HAL_RCC_GetPCLK2Freq>
 8008a60:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8008a64:	e003      	b.n	8008a6e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8008a66:	f7fd ff5b 	bl	8006920 <HAL_RCC_GetPCLK1Freq>
 8008a6a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008a6e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008a72:	69db      	ldr	r3, [r3, #28]
 8008a74:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008a78:	f040 810c 	bne.w	8008c94 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8008a7c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008a80:	2200      	movs	r2, #0
 8008a82:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8008a86:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8008a8a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8008a8e:	4622      	mov	r2, r4
 8008a90:	462b      	mov	r3, r5
 8008a92:	1891      	adds	r1, r2, r2
 8008a94:	65b9      	str	r1, [r7, #88]	@ 0x58
 8008a96:	415b      	adcs	r3, r3
 8008a98:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008a9a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8008a9e:	4621      	mov	r1, r4
 8008aa0:	eb12 0801 	adds.w	r8, r2, r1
 8008aa4:	4629      	mov	r1, r5
 8008aa6:	eb43 0901 	adc.w	r9, r3, r1
 8008aaa:	f04f 0200 	mov.w	r2, #0
 8008aae:	f04f 0300 	mov.w	r3, #0
 8008ab2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8008ab6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8008aba:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8008abe:	4690      	mov	r8, r2
 8008ac0:	4699      	mov	r9, r3
 8008ac2:	4623      	mov	r3, r4
 8008ac4:	eb18 0303 	adds.w	r3, r8, r3
 8008ac8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8008acc:	462b      	mov	r3, r5
 8008ace:	eb49 0303 	adc.w	r3, r9, r3
 8008ad2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8008ad6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008ada:	685b      	ldr	r3, [r3, #4]
 8008adc:	2200      	movs	r2, #0
 8008ade:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8008ae2:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8008ae6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8008aea:	460b      	mov	r3, r1
 8008aec:	18db      	adds	r3, r3, r3
 8008aee:	653b      	str	r3, [r7, #80]	@ 0x50
 8008af0:	4613      	mov	r3, r2
 8008af2:	eb42 0303 	adc.w	r3, r2, r3
 8008af6:	657b      	str	r3, [r7, #84]	@ 0x54
 8008af8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8008afc:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8008b00:	f7f7 fd6e 	bl	80005e0 <__aeabi_uldivmod>
 8008b04:	4602      	mov	r2, r0
 8008b06:	460b      	mov	r3, r1
 8008b08:	4b61      	ldr	r3, [pc, #388]	@ (8008c90 <UART_SetConfig+0x2d4>)
 8008b0a:	fba3 2302 	umull	r2, r3, r3, r2
 8008b0e:	095b      	lsrs	r3, r3, #5
 8008b10:	011c      	lsls	r4, r3, #4
 8008b12:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008b16:	2200      	movs	r2, #0
 8008b18:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008b1c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8008b20:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8008b24:	4642      	mov	r2, r8
 8008b26:	464b      	mov	r3, r9
 8008b28:	1891      	adds	r1, r2, r2
 8008b2a:	64b9      	str	r1, [r7, #72]	@ 0x48
 8008b2c:	415b      	adcs	r3, r3
 8008b2e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008b30:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8008b34:	4641      	mov	r1, r8
 8008b36:	eb12 0a01 	adds.w	sl, r2, r1
 8008b3a:	4649      	mov	r1, r9
 8008b3c:	eb43 0b01 	adc.w	fp, r3, r1
 8008b40:	f04f 0200 	mov.w	r2, #0
 8008b44:	f04f 0300 	mov.w	r3, #0
 8008b48:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8008b4c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8008b50:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008b54:	4692      	mov	sl, r2
 8008b56:	469b      	mov	fp, r3
 8008b58:	4643      	mov	r3, r8
 8008b5a:	eb1a 0303 	adds.w	r3, sl, r3
 8008b5e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008b62:	464b      	mov	r3, r9
 8008b64:	eb4b 0303 	adc.w	r3, fp, r3
 8008b68:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8008b6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008b70:	685b      	ldr	r3, [r3, #4]
 8008b72:	2200      	movs	r2, #0
 8008b74:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008b78:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8008b7c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8008b80:	460b      	mov	r3, r1
 8008b82:	18db      	adds	r3, r3, r3
 8008b84:	643b      	str	r3, [r7, #64]	@ 0x40
 8008b86:	4613      	mov	r3, r2
 8008b88:	eb42 0303 	adc.w	r3, r2, r3
 8008b8c:	647b      	str	r3, [r7, #68]	@ 0x44
 8008b8e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8008b92:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8008b96:	f7f7 fd23 	bl	80005e0 <__aeabi_uldivmod>
 8008b9a:	4602      	mov	r2, r0
 8008b9c:	460b      	mov	r3, r1
 8008b9e:	4611      	mov	r1, r2
 8008ba0:	4b3b      	ldr	r3, [pc, #236]	@ (8008c90 <UART_SetConfig+0x2d4>)
 8008ba2:	fba3 2301 	umull	r2, r3, r3, r1
 8008ba6:	095b      	lsrs	r3, r3, #5
 8008ba8:	2264      	movs	r2, #100	@ 0x64
 8008baa:	fb02 f303 	mul.w	r3, r2, r3
 8008bae:	1acb      	subs	r3, r1, r3
 8008bb0:	00db      	lsls	r3, r3, #3
 8008bb2:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8008bb6:	4b36      	ldr	r3, [pc, #216]	@ (8008c90 <UART_SetConfig+0x2d4>)
 8008bb8:	fba3 2302 	umull	r2, r3, r3, r2
 8008bbc:	095b      	lsrs	r3, r3, #5
 8008bbe:	005b      	lsls	r3, r3, #1
 8008bc0:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8008bc4:	441c      	add	r4, r3
 8008bc6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008bca:	2200      	movs	r2, #0
 8008bcc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008bd0:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8008bd4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8008bd8:	4642      	mov	r2, r8
 8008bda:	464b      	mov	r3, r9
 8008bdc:	1891      	adds	r1, r2, r2
 8008bde:	63b9      	str	r1, [r7, #56]	@ 0x38
 8008be0:	415b      	adcs	r3, r3
 8008be2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008be4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8008be8:	4641      	mov	r1, r8
 8008bea:	1851      	adds	r1, r2, r1
 8008bec:	6339      	str	r1, [r7, #48]	@ 0x30
 8008bee:	4649      	mov	r1, r9
 8008bf0:	414b      	adcs	r3, r1
 8008bf2:	637b      	str	r3, [r7, #52]	@ 0x34
 8008bf4:	f04f 0200 	mov.w	r2, #0
 8008bf8:	f04f 0300 	mov.w	r3, #0
 8008bfc:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8008c00:	4659      	mov	r1, fp
 8008c02:	00cb      	lsls	r3, r1, #3
 8008c04:	4651      	mov	r1, sl
 8008c06:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008c0a:	4651      	mov	r1, sl
 8008c0c:	00ca      	lsls	r2, r1, #3
 8008c0e:	4610      	mov	r0, r2
 8008c10:	4619      	mov	r1, r3
 8008c12:	4603      	mov	r3, r0
 8008c14:	4642      	mov	r2, r8
 8008c16:	189b      	adds	r3, r3, r2
 8008c18:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008c1c:	464b      	mov	r3, r9
 8008c1e:	460a      	mov	r2, r1
 8008c20:	eb42 0303 	adc.w	r3, r2, r3
 8008c24:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008c28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008c2c:	685b      	ldr	r3, [r3, #4]
 8008c2e:	2200      	movs	r2, #0
 8008c30:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8008c34:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8008c38:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8008c3c:	460b      	mov	r3, r1
 8008c3e:	18db      	adds	r3, r3, r3
 8008c40:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008c42:	4613      	mov	r3, r2
 8008c44:	eb42 0303 	adc.w	r3, r2, r3
 8008c48:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008c4a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8008c4e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8008c52:	f7f7 fcc5 	bl	80005e0 <__aeabi_uldivmod>
 8008c56:	4602      	mov	r2, r0
 8008c58:	460b      	mov	r3, r1
 8008c5a:	4b0d      	ldr	r3, [pc, #52]	@ (8008c90 <UART_SetConfig+0x2d4>)
 8008c5c:	fba3 1302 	umull	r1, r3, r3, r2
 8008c60:	095b      	lsrs	r3, r3, #5
 8008c62:	2164      	movs	r1, #100	@ 0x64
 8008c64:	fb01 f303 	mul.w	r3, r1, r3
 8008c68:	1ad3      	subs	r3, r2, r3
 8008c6a:	00db      	lsls	r3, r3, #3
 8008c6c:	3332      	adds	r3, #50	@ 0x32
 8008c6e:	4a08      	ldr	r2, [pc, #32]	@ (8008c90 <UART_SetConfig+0x2d4>)
 8008c70:	fba2 2303 	umull	r2, r3, r2, r3
 8008c74:	095b      	lsrs	r3, r3, #5
 8008c76:	f003 0207 	and.w	r2, r3, #7
 8008c7a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008c7e:	681b      	ldr	r3, [r3, #0]
 8008c80:	4422      	add	r2, r4
 8008c82:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8008c84:	e106      	b.n	8008e94 <UART_SetConfig+0x4d8>
 8008c86:	bf00      	nop
 8008c88:	40011000 	.word	0x40011000
 8008c8c:	40011400 	.word	0x40011400
 8008c90:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008c94:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008c98:	2200      	movs	r2, #0
 8008c9a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8008c9e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8008ca2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8008ca6:	4642      	mov	r2, r8
 8008ca8:	464b      	mov	r3, r9
 8008caa:	1891      	adds	r1, r2, r2
 8008cac:	6239      	str	r1, [r7, #32]
 8008cae:	415b      	adcs	r3, r3
 8008cb0:	627b      	str	r3, [r7, #36]	@ 0x24
 8008cb2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8008cb6:	4641      	mov	r1, r8
 8008cb8:	1854      	adds	r4, r2, r1
 8008cba:	4649      	mov	r1, r9
 8008cbc:	eb43 0501 	adc.w	r5, r3, r1
 8008cc0:	f04f 0200 	mov.w	r2, #0
 8008cc4:	f04f 0300 	mov.w	r3, #0
 8008cc8:	00eb      	lsls	r3, r5, #3
 8008cca:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8008cce:	00e2      	lsls	r2, r4, #3
 8008cd0:	4614      	mov	r4, r2
 8008cd2:	461d      	mov	r5, r3
 8008cd4:	4643      	mov	r3, r8
 8008cd6:	18e3      	adds	r3, r4, r3
 8008cd8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8008cdc:	464b      	mov	r3, r9
 8008cde:	eb45 0303 	adc.w	r3, r5, r3
 8008ce2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8008ce6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008cea:	685b      	ldr	r3, [r3, #4]
 8008cec:	2200      	movs	r2, #0
 8008cee:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8008cf2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8008cf6:	f04f 0200 	mov.w	r2, #0
 8008cfa:	f04f 0300 	mov.w	r3, #0
 8008cfe:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8008d02:	4629      	mov	r1, r5
 8008d04:	008b      	lsls	r3, r1, #2
 8008d06:	4621      	mov	r1, r4
 8008d08:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008d0c:	4621      	mov	r1, r4
 8008d0e:	008a      	lsls	r2, r1, #2
 8008d10:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8008d14:	f7f7 fc64 	bl	80005e0 <__aeabi_uldivmod>
 8008d18:	4602      	mov	r2, r0
 8008d1a:	460b      	mov	r3, r1
 8008d1c:	4b60      	ldr	r3, [pc, #384]	@ (8008ea0 <UART_SetConfig+0x4e4>)
 8008d1e:	fba3 2302 	umull	r2, r3, r3, r2
 8008d22:	095b      	lsrs	r3, r3, #5
 8008d24:	011c      	lsls	r4, r3, #4
 8008d26:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008d2a:	2200      	movs	r2, #0
 8008d2c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8008d30:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8008d34:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8008d38:	4642      	mov	r2, r8
 8008d3a:	464b      	mov	r3, r9
 8008d3c:	1891      	adds	r1, r2, r2
 8008d3e:	61b9      	str	r1, [r7, #24]
 8008d40:	415b      	adcs	r3, r3
 8008d42:	61fb      	str	r3, [r7, #28]
 8008d44:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008d48:	4641      	mov	r1, r8
 8008d4a:	1851      	adds	r1, r2, r1
 8008d4c:	6139      	str	r1, [r7, #16]
 8008d4e:	4649      	mov	r1, r9
 8008d50:	414b      	adcs	r3, r1
 8008d52:	617b      	str	r3, [r7, #20]
 8008d54:	f04f 0200 	mov.w	r2, #0
 8008d58:	f04f 0300 	mov.w	r3, #0
 8008d5c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8008d60:	4659      	mov	r1, fp
 8008d62:	00cb      	lsls	r3, r1, #3
 8008d64:	4651      	mov	r1, sl
 8008d66:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008d6a:	4651      	mov	r1, sl
 8008d6c:	00ca      	lsls	r2, r1, #3
 8008d6e:	4610      	mov	r0, r2
 8008d70:	4619      	mov	r1, r3
 8008d72:	4603      	mov	r3, r0
 8008d74:	4642      	mov	r2, r8
 8008d76:	189b      	adds	r3, r3, r2
 8008d78:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008d7c:	464b      	mov	r3, r9
 8008d7e:	460a      	mov	r2, r1
 8008d80:	eb42 0303 	adc.w	r3, r2, r3
 8008d84:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008d88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008d8c:	685b      	ldr	r3, [r3, #4]
 8008d8e:	2200      	movs	r2, #0
 8008d90:	67bb      	str	r3, [r7, #120]	@ 0x78
 8008d92:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8008d94:	f04f 0200 	mov.w	r2, #0
 8008d98:	f04f 0300 	mov.w	r3, #0
 8008d9c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8008da0:	4649      	mov	r1, r9
 8008da2:	008b      	lsls	r3, r1, #2
 8008da4:	4641      	mov	r1, r8
 8008da6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008daa:	4641      	mov	r1, r8
 8008dac:	008a      	lsls	r2, r1, #2
 8008dae:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8008db2:	f7f7 fc15 	bl	80005e0 <__aeabi_uldivmod>
 8008db6:	4602      	mov	r2, r0
 8008db8:	460b      	mov	r3, r1
 8008dba:	4611      	mov	r1, r2
 8008dbc:	4b38      	ldr	r3, [pc, #224]	@ (8008ea0 <UART_SetConfig+0x4e4>)
 8008dbe:	fba3 2301 	umull	r2, r3, r3, r1
 8008dc2:	095b      	lsrs	r3, r3, #5
 8008dc4:	2264      	movs	r2, #100	@ 0x64
 8008dc6:	fb02 f303 	mul.w	r3, r2, r3
 8008dca:	1acb      	subs	r3, r1, r3
 8008dcc:	011b      	lsls	r3, r3, #4
 8008dce:	3332      	adds	r3, #50	@ 0x32
 8008dd0:	4a33      	ldr	r2, [pc, #204]	@ (8008ea0 <UART_SetConfig+0x4e4>)
 8008dd2:	fba2 2303 	umull	r2, r3, r2, r3
 8008dd6:	095b      	lsrs	r3, r3, #5
 8008dd8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8008ddc:	441c      	add	r4, r3
 8008dde:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008de2:	2200      	movs	r2, #0
 8008de4:	673b      	str	r3, [r7, #112]	@ 0x70
 8008de6:	677a      	str	r2, [r7, #116]	@ 0x74
 8008de8:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8008dec:	4642      	mov	r2, r8
 8008dee:	464b      	mov	r3, r9
 8008df0:	1891      	adds	r1, r2, r2
 8008df2:	60b9      	str	r1, [r7, #8]
 8008df4:	415b      	adcs	r3, r3
 8008df6:	60fb      	str	r3, [r7, #12]
 8008df8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008dfc:	4641      	mov	r1, r8
 8008dfe:	1851      	adds	r1, r2, r1
 8008e00:	6039      	str	r1, [r7, #0]
 8008e02:	4649      	mov	r1, r9
 8008e04:	414b      	adcs	r3, r1
 8008e06:	607b      	str	r3, [r7, #4]
 8008e08:	f04f 0200 	mov.w	r2, #0
 8008e0c:	f04f 0300 	mov.w	r3, #0
 8008e10:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8008e14:	4659      	mov	r1, fp
 8008e16:	00cb      	lsls	r3, r1, #3
 8008e18:	4651      	mov	r1, sl
 8008e1a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008e1e:	4651      	mov	r1, sl
 8008e20:	00ca      	lsls	r2, r1, #3
 8008e22:	4610      	mov	r0, r2
 8008e24:	4619      	mov	r1, r3
 8008e26:	4603      	mov	r3, r0
 8008e28:	4642      	mov	r2, r8
 8008e2a:	189b      	adds	r3, r3, r2
 8008e2c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008e2e:	464b      	mov	r3, r9
 8008e30:	460a      	mov	r2, r1
 8008e32:	eb42 0303 	adc.w	r3, r2, r3
 8008e36:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8008e38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008e3c:	685b      	ldr	r3, [r3, #4]
 8008e3e:	2200      	movs	r2, #0
 8008e40:	663b      	str	r3, [r7, #96]	@ 0x60
 8008e42:	667a      	str	r2, [r7, #100]	@ 0x64
 8008e44:	f04f 0200 	mov.w	r2, #0
 8008e48:	f04f 0300 	mov.w	r3, #0
 8008e4c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8008e50:	4649      	mov	r1, r9
 8008e52:	008b      	lsls	r3, r1, #2
 8008e54:	4641      	mov	r1, r8
 8008e56:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008e5a:	4641      	mov	r1, r8
 8008e5c:	008a      	lsls	r2, r1, #2
 8008e5e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8008e62:	f7f7 fbbd 	bl	80005e0 <__aeabi_uldivmod>
 8008e66:	4602      	mov	r2, r0
 8008e68:	460b      	mov	r3, r1
 8008e6a:	4b0d      	ldr	r3, [pc, #52]	@ (8008ea0 <UART_SetConfig+0x4e4>)
 8008e6c:	fba3 1302 	umull	r1, r3, r3, r2
 8008e70:	095b      	lsrs	r3, r3, #5
 8008e72:	2164      	movs	r1, #100	@ 0x64
 8008e74:	fb01 f303 	mul.w	r3, r1, r3
 8008e78:	1ad3      	subs	r3, r2, r3
 8008e7a:	011b      	lsls	r3, r3, #4
 8008e7c:	3332      	adds	r3, #50	@ 0x32
 8008e7e:	4a08      	ldr	r2, [pc, #32]	@ (8008ea0 <UART_SetConfig+0x4e4>)
 8008e80:	fba2 2303 	umull	r2, r3, r2, r3
 8008e84:	095b      	lsrs	r3, r3, #5
 8008e86:	f003 020f 	and.w	r2, r3, #15
 8008e8a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008e8e:	681b      	ldr	r3, [r3, #0]
 8008e90:	4422      	add	r2, r4
 8008e92:	609a      	str	r2, [r3, #8]
}
 8008e94:	bf00      	nop
 8008e96:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8008e9a:	46bd      	mov	sp, r7
 8008e9c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008ea0:	51eb851f 	.word	0x51eb851f

08008ea4 <memset>:
 8008ea4:	4402      	add	r2, r0
 8008ea6:	4603      	mov	r3, r0
 8008ea8:	4293      	cmp	r3, r2
 8008eaa:	d100      	bne.n	8008eae <memset+0xa>
 8008eac:	4770      	bx	lr
 8008eae:	f803 1b01 	strb.w	r1, [r3], #1
 8008eb2:	e7f9      	b.n	8008ea8 <memset+0x4>

08008eb4 <__errno>:
 8008eb4:	4b01      	ldr	r3, [pc, #4]	@ (8008ebc <__errno+0x8>)
 8008eb6:	6818      	ldr	r0, [r3, #0]
 8008eb8:	4770      	bx	lr
 8008eba:	bf00      	nop
 8008ebc:	2000000c 	.word	0x2000000c

08008ec0 <__libc_init_array>:
 8008ec0:	b570      	push	{r4, r5, r6, lr}
 8008ec2:	4d0d      	ldr	r5, [pc, #52]	@ (8008ef8 <__libc_init_array+0x38>)
 8008ec4:	4c0d      	ldr	r4, [pc, #52]	@ (8008efc <__libc_init_array+0x3c>)
 8008ec6:	1b64      	subs	r4, r4, r5
 8008ec8:	10a4      	asrs	r4, r4, #2
 8008eca:	2600      	movs	r6, #0
 8008ecc:	42a6      	cmp	r6, r4
 8008ece:	d109      	bne.n	8008ee4 <__libc_init_array+0x24>
 8008ed0:	4d0b      	ldr	r5, [pc, #44]	@ (8008f00 <__libc_init_array+0x40>)
 8008ed2:	4c0c      	ldr	r4, [pc, #48]	@ (8008f04 <__libc_init_array+0x44>)
 8008ed4:	f000 f9b8 	bl	8009248 <_init>
 8008ed8:	1b64      	subs	r4, r4, r5
 8008eda:	10a4      	asrs	r4, r4, #2
 8008edc:	2600      	movs	r6, #0
 8008ede:	42a6      	cmp	r6, r4
 8008ee0:	d105      	bne.n	8008eee <__libc_init_array+0x2e>
 8008ee2:	bd70      	pop	{r4, r5, r6, pc}
 8008ee4:	f855 3b04 	ldr.w	r3, [r5], #4
 8008ee8:	4798      	blx	r3
 8008eea:	3601      	adds	r6, #1
 8008eec:	e7ee      	b.n	8008ecc <__libc_init_array+0xc>
 8008eee:	f855 3b04 	ldr.w	r3, [r5], #4
 8008ef2:	4798      	blx	r3
 8008ef4:	3601      	adds	r6, #1
 8008ef6:	e7f2      	b.n	8008ede <__libc_init_array+0x1e>
 8008ef8:	080092c4 	.word	0x080092c4
 8008efc:	080092c4 	.word	0x080092c4
 8008f00:	080092c4 	.word	0x080092c4
 8008f04:	080092c8 	.word	0x080092c8

08008f08 <atan2f>:
 8008f08:	f000 b822 	b.w	8008f50 <__ieee754_atan2f>

08008f0c <sqrtf>:
 8008f0c:	b508      	push	{r3, lr}
 8008f0e:	ed2d 8b02 	vpush	{d8}
 8008f12:	eeb0 8a40 	vmov.f32	s16, s0
 8008f16:	f000 f817 	bl	8008f48 <__ieee754_sqrtf>
 8008f1a:	eeb4 8a48 	vcmp.f32	s16, s16
 8008f1e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008f22:	d60c      	bvs.n	8008f3e <sqrtf+0x32>
 8008f24:	eddf 8a07 	vldr	s17, [pc, #28]	@ 8008f44 <sqrtf+0x38>
 8008f28:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8008f2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008f30:	d505      	bpl.n	8008f3e <sqrtf+0x32>
 8008f32:	f7ff ffbf 	bl	8008eb4 <__errno>
 8008f36:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 8008f3a:	2321      	movs	r3, #33	@ 0x21
 8008f3c:	6003      	str	r3, [r0, #0]
 8008f3e:	ecbd 8b02 	vpop	{d8}
 8008f42:	bd08      	pop	{r3, pc}
 8008f44:	00000000 	.word	0x00000000

08008f48 <__ieee754_sqrtf>:
 8008f48:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8008f4c:	4770      	bx	lr
	...

08008f50 <__ieee754_atan2f>:
 8008f50:	ee10 2a90 	vmov	r2, s1
 8008f54:	f022 4100 	bic.w	r1, r2, #2147483648	@ 0x80000000
 8008f58:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8008f5c:	b510      	push	{r4, lr}
 8008f5e:	eef0 7a40 	vmov.f32	s15, s0
 8008f62:	d806      	bhi.n	8008f72 <__ieee754_atan2f+0x22>
 8008f64:	ee10 0a10 	vmov	r0, s0
 8008f68:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 8008f6c:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8008f70:	d904      	bls.n	8008f7c <__ieee754_atan2f+0x2c>
 8008f72:	ee77 7aa0 	vadd.f32	s15, s15, s1
 8008f76:	eeb0 0a67 	vmov.f32	s0, s15
 8008f7a:	bd10      	pop	{r4, pc}
 8008f7c:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 8008f80:	d103      	bne.n	8008f8a <__ieee754_atan2f+0x3a>
 8008f82:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008f86:	f000 b883 	b.w	8009090 <atanf>
 8008f8a:	1794      	asrs	r4, r2, #30
 8008f8c:	f004 0402 	and.w	r4, r4, #2
 8008f90:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 8008f94:	b943      	cbnz	r3, 8008fa8 <__ieee754_atan2f+0x58>
 8008f96:	2c02      	cmp	r4, #2
 8008f98:	d05e      	beq.n	8009058 <__ieee754_atan2f+0x108>
 8008f9a:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 800906c <__ieee754_atan2f+0x11c>
 8008f9e:	2c03      	cmp	r4, #3
 8008fa0:	bf08      	it	eq
 8008fa2:	eef0 7a47 	vmoveq.f32	s15, s14
 8008fa6:	e7e6      	b.n	8008f76 <__ieee754_atan2f+0x26>
 8008fa8:	b941      	cbnz	r1, 8008fbc <__ieee754_atan2f+0x6c>
 8008faa:	eddf 7a31 	vldr	s15, [pc, #196]	@ 8009070 <__ieee754_atan2f+0x120>
 8008fae:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8009074 <__ieee754_atan2f+0x124>
 8008fb2:	2800      	cmp	r0, #0
 8008fb4:	bfa8      	it	ge
 8008fb6:	eef0 7a47 	vmovge.f32	s15, s14
 8008fba:	e7dc      	b.n	8008f76 <__ieee754_atan2f+0x26>
 8008fbc:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8008fc0:	d110      	bne.n	8008fe4 <__ieee754_atan2f+0x94>
 8008fc2:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8008fc6:	f104 34ff 	add.w	r4, r4, #4294967295
 8008fca:	d107      	bne.n	8008fdc <__ieee754_atan2f+0x8c>
 8008fcc:	2c02      	cmp	r4, #2
 8008fce:	d846      	bhi.n	800905e <__ieee754_atan2f+0x10e>
 8008fd0:	4b29      	ldr	r3, [pc, #164]	@ (8009078 <__ieee754_atan2f+0x128>)
 8008fd2:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8008fd6:	edd3 7a00 	vldr	s15, [r3]
 8008fda:	e7cc      	b.n	8008f76 <__ieee754_atan2f+0x26>
 8008fdc:	2c02      	cmp	r4, #2
 8008fde:	d841      	bhi.n	8009064 <__ieee754_atan2f+0x114>
 8008fe0:	4b26      	ldr	r3, [pc, #152]	@ (800907c <__ieee754_atan2f+0x12c>)
 8008fe2:	e7f6      	b.n	8008fd2 <__ieee754_atan2f+0x82>
 8008fe4:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8008fe8:	d0df      	beq.n	8008faa <__ieee754_atan2f+0x5a>
 8008fea:	1a5b      	subs	r3, r3, r1
 8008fec:	f1b3 5ff4 	cmp.w	r3, #511705088	@ 0x1e800000
 8008ff0:	ea4f 51e3 	mov.w	r1, r3, asr #23
 8008ff4:	da1a      	bge.n	800902c <__ieee754_atan2f+0xdc>
 8008ff6:	2a00      	cmp	r2, #0
 8008ff8:	da01      	bge.n	8008ffe <__ieee754_atan2f+0xae>
 8008ffa:	313c      	adds	r1, #60	@ 0x3c
 8008ffc:	db19      	blt.n	8009032 <__ieee754_atan2f+0xe2>
 8008ffe:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 8009002:	f000 f919 	bl	8009238 <fabsf>
 8009006:	f000 f843 	bl	8009090 <atanf>
 800900a:	eef0 7a40 	vmov.f32	s15, s0
 800900e:	2c01      	cmp	r4, #1
 8009010:	d012      	beq.n	8009038 <__ieee754_atan2f+0xe8>
 8009012:	2c02      	cmp	r4, #2
 8009014:	d017      	beq.n	8009046 <__ieee754_atan2f+0xf6>
 8009016:	2c00      	cmp	r4, #0
 8009018:	d0ad      	beq.n	8008f76 <__ieee754_atan2f+0x26>
 800901a:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8009080 <__ieee754_atan2f+0x130>
 800901e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8009022:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8009084 <__ieee754_atan2f+0x134>
 8009026:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800902a:	e7a4      	b.n	8008f76 <__ieee754_atan2f+0x26>
 800902c:	eddf 7a11 	vldr	s15, [pc, #68]	@ 8009074 <__ieee754_atan2f+0x124>
 8009030:	e7ed      	b.n	800900e <__ieee754_atan2f+0xbe>
 8009032:	eddf 7a15 	vldr	s15, [pc, #84]	@ 8009088 <__ieee754_atan2f+0x138>
 8009036:	e7ea      	b.n	800900e <__ieee754_atan2f+0xbe>
 8009038:	ee17 3a90 	vmov	r3, s15
 800903c:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8009040:	ee07 3a90 	vmov	s15, r3
 8009044:	e797      	b.n	8008f76 <__ieee754_atan2f+0x26>
 8009046:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8009080 <__ieee754_atan2f+0x130>
 800904a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800904e:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 8009084 <__ieee754_atan2f+0x134>
 8009052:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009056:	e78e      	b.n	8008f76 <__ieee754_atan2f+0x26>
 8009058:	eddf 7a0a 	vldr	s15, [pc, #40]	@ 8009084 <__ieee754_atan2f+0x134>
 800905c:	e78b      	b.n	8008f76 <__ieee754_atan2f+0x26>
 800905e:	eddf 7a0b 	vldr	s15, [pc, #44]	@ 800908c <__ieee754_atan2f+0x13c>
 8009062:	e788      	b.n	8008f76 <__ieee754_atan2f+0x26>
 8009064:	eddf 7a08 	vldr	s15, [pc, #32]	@ 8009088 <__ieee754_atan2f+0x138>
 8009068:	e785      	b.n	8008f76 <__ieee754_atan2f+0x26>
 800906a:	bf00      	nop
 800906c:	c0490fdb 	.word	0xc0490fdb
 8009070:	bfc90fdb 	.word	0xbfc90fdb
 8009074:	3fc90fdb 	.word	0x3fc90fdb
 8009078:	08009290 	.word	0x08009290
 800907c:	08009284 	.word	0x08009284
 8009080:	33bbbd2e 	.word	0x33bbbd2e
 8009084:	40490fdb 	.word	0x40490fdb
 8009088:	00000000 	.word	0x00000000
 800908c:	3f490fdb 	.word	0x3f490fdb

08009090 <atanf>:
 8009090:	b538      	push	{r3, r4, r5, lr}
 8009092:	ee10 5a10 	vmov	r5, s0
 8009096:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 800909a:	f1b4 4fa1 	cmp.w	r4, #1350565888	@ 0x50800000
 800909e:	eef0 7a40 	vmov.f32	s15, s0
 80090a2:	d310      	bcc.n	80090c6 <atanf+0x36>
 80090a4:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
 80090a8:	d904      	bls.n	80090b4 <atanf+0x24>
 80090aa:	ee70 7a00 	vadd.f32	s15, s0, s0
 80090ae:	eeb0 0a67 	vmov.f32	s0, s15
 80090b2:	bd38      	pop	{r3, r4, r5, pc}
 80090b4:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 80091ec <atanf+0x15c>
 80090b8:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 80091f0 <atanf+0x160>
 80090bc:	2d00      	cmp	r5, #0
 80090be:	bfc8      	it	gt
 80090c0:	eef0 7a47 	vmovgt.f32	s15, s14
 80090c4:	e7f3      	b.n	80090ae <atanf+0x1e>
 80090c6:	4b4b      	ldr	r3, [pc, #300]	@ (80091f4 <atanf+0x164>)
 80090c8:	429c      	cmp	r4, r3
 80090ca:	d810      	bhi.n	80090ee <atanf+0x5e>
 80090cc:	f1b4 5f44 	cmp.w	r4, #822083584	@ 0x31000000
 80090d0:	d20a      	bcs.n	80090e8 <atanf+0x58>
 80090d2:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 80091f8 <atanf+0x168>
 80090d6:	ee30 7a07 	vadd.f32	s14, s0, s14
 80090da:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80090de:	eeb4 7ae6 	vcmpe.f32	s14, s13
 80090e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80090e6:	dce2      	bgt.n	80090ae <atanf+0x1e>
 80090e8:	f04f 33ff 	mov.w	r3, #4294967295
 80090ec:	e013      	b.n	8009116 <atanf+0x86>
 80090ee:	f000 f8a3 	bl	8009238 <fabsf>
 80090f2:	4b42      	ldr	r3, [pc, #264]	@ (80091fc <atanf+0x16c>)
 80090f4:	429c      	cmp	r4, r3
 80090f6:	d84f      	bhi.n	8009198 <atanf+0x108>
 80090f8:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 80090fc:	429c      	cmp	r4, r3
 80090fe:	d841      	bhi.n	8009184 <atanf+0xf4>
 8009100:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 8009104:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8009108:	eea0 7a27 	vfma.f32	s14, s0, s15
 800910c:	2300      	movs	r3, #0
 800910e:	ee30 0a27 	vadd.f32	s0, s0, s15
 8009112:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8009116:	1c5a      	adds	r2, r3, #1
 8009118:	ee27 6aa7 	vmul.f32	s12, s15, s15
 800911c:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 8009200 <atanf+0x170>
 8009120:	eddf 5a38 	vldr	s11, [pc, #224]	@ 8009204 <atanf+0x174>
 8009124:	ed9f 5a38 	vldr	s10, [pc, #224]	@ 8009208 <atanf+0x178>
 8009128:	ee66 6a06 	vmul.f32	s13, s12, s12
 800912c:	eee6 5a87 	vfma.f32	s11, s13, s14
 8009130:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 800920c <atanf+0x17c>
 8009134:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8009138:	eddf 5a35 	vldr	s11, [pc, #212]	@ 8009210 <atanf+0x180>
 800913c:	eee7 5a26 	vfma.f32	s11, s14, s13
 8009140:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8009214 <atanf+0x184>
 8009144:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8009148:	eddf 5a33 	vldr	s11, [pc, #204]	@ 8009218 <atanf+0x188>
 800914c:	eee7 5a26 	vfma.f32	s11, s14, s13
 8009150:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 800921c <atanf+0x18c>
 8009154:	eea6 5a87 	vfma.f32	s10, s13, s14
 8009158:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8009220 <atanf+0x190>
 800915c:	eea5 7a26 	vfma.f32	s14, s10, s13
 8009160:	ed9f 5a30 	vldr	s10, [pc, #192]	@ 8009224 <atanf+0x194>
 8009164:	eea7 5a26 	vfma.f32	s10, s14, s13
 8009168:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 8009228 <atanf+0x198>
 800916c:	eea5 7a26 	vfma.f32	s14, s10, s13
 8009170:	ee27 7a26 	vmul.f32	s14, s14, s13
 8009174:	eea5 7a86 	vfma.f32	s14, s11, s12
 8009178:	ee27 7a87 	vmul.f32	s14, s15, s14
 800917c:	d121      	bne.n	80091c2 <atanf+0x132>
 800917e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009182:	e794      	b.n	80090ae <atanf+0x1e>
 8009184:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8009188:	ee30 7a67 	vsub.f32	s14, s0, s15
 800918c:	ee30 0a27 	vadd.f32	s0, s0, s15
 8009190:	2301      	movs	r3, #1
 8009192:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8009196:	e7be      	b.n	8009116 <atanf+0x86>
 8009198:	4b24      	ldr	r3, [pc, #144]	@ (800922c <atanf+0x19c>)
 800919a:	429c      	cmp	r4, r3
 800919c:	d80b      	bhi.n	80091b6 <atanf+0x126>
 800919e:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 80091a2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80091a6:	eea0 7a27 	vfma.f32	s14, s0, s15
 80091aa:	2302      	movs	r3, #2
 80091ac:	ee70 6a67 	vsub.f32	s13, s0, s15
 80091b0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80091b4:	e7af      	b.n	8009116 <atanf+0x86>
 80091b6:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 80091ba:	eec7 7a00 	vdiv.f32	s15, s14, s0
 80091be:	2303      	movs	r3, #3
 80091c0:	e7a9      	b.n	8009116 <atanf+0x86>
 80091c2:	4a1b      	ldr	r2, [pc, #108]	@ (8009230 <atanf+0x1a0>)
 80091c4:	491b      	ldr	r1, [pc, #108]	@ (8009234 <atanf+0x1a4>)
 80091c6:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 80091ca:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 80091ce:	edd3 6a00 	vldr	s13, [r3]
 80091d2:	ee37 7a66 	vsub.f32	s14, s14, s13
 80091d6:	2d00      	cmp	r5, #0
 80091d8:	ee37 7a67 	vsub.f32	s14, s14, s15
 80091dc:	edd2 7a00 	vldr	s15, [r2]
 80091e0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80091e4:	bfb8      	it	lt
 80091e6:	eef1 7a67 	vneglt.f32	s15, s15
 80091ea:	e760      	b.n	80090ae <atanf+0x1e>
 80091ec:	bfc90fdb 	.word	0xbfc90fdb
 80091f0:	3fc90fdb 	.word	0x3fc90fdb
 80091f4:	3edfffff 	.word	0x3edfffff
 80091f8:	7149f2ca 	.word	0x7149f2ca
 80091fc:	3f97ffff 	.word	0x3f97ffff
 8009200:	3c8569d7 	.word	0x3c8569d7
 8009204:	3d4bda59 	.word	0x3d4bda59
 8009208:	bd6ef16b 	.word	0xbd6ef16b
 800920c:	3d886b35 	.word	0x3d886b35
 8009210:	3dba2e6e 	.word	0x3dba2e6e
 8009214:	3e124925 	.word	0x3e124925
 8009218:	3eaaaaab 	.word	0x3eaaaaab
 800921c:	bd15a221 	.word	0xbd15a221
 8009220:	bd9d8795 	.word	0xbd9d8795
 8009224:	bde38e38 	.word	0xbde38e38
 8009228:	be4ccccd 	.word	0xbe4ccccd
 800922c:	401bffff 	.word	0x401bffff
 8009230:	080092ac 	.word	0x080092ac
 8009234:	0800929c 	.word	0x0800929c

08009238 <fabsf>:
 8009238:	ee10 3a10 	vmov	r3, s0
 800923c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009240:	ee00 3a10 	vmov	s0, r3
 8009244:	4770      	bx	lr
	...

08009248 <_init>:
 8009248:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800924a:	bf00      	nop
 800924c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800924e:	bc08      	pop	{r3}
 8009250:	469e      	mov	lr, r3
 8009252:	4770      	bx	lr

08009254 <_fini>:
 8009254:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009256:	bf00      	nop
 8009258:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800925a:	bc08      	pop	{r3}
 800925c:	469e      	mov	lr, r3
 800925e:	4770      	bx	lr
