# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../esercizio_4.srcs/sources_1/new/flip_flop_d.vhd" \
"../../../../esercizio_4.srcs/sources_1/new/mux_8_1.vhd" \
"../../../../esercizio_4.srcs/sources_1/new/shift_register.vhd" \
"../../../../esercizio_4.srcs/sim_1/new/shift_register_structural_tb.vhd" \

# Do not sort compile order
nosort
