Info: Generated by version: 22.4 build 94
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/wisig/Videos/gokul/quartus/G3/qsys_top.qsys --block-symbol-file --output-directory=/home/wisig/Videos/gokul/quartus/G3/qsys_top --family=Agilex --part=AGFB027R24C2E2VR2
Progress: Loading G3/qsys_top.qsys
Progress: Reading input file
Progress: Parameterizing module agilex_hps
Progress: Parameterizing module axil_interconnect_0
Progress: Parameterizing module clk_100
Progress: Parameterizing module emif_calbus_0
Progress: Parameterizing module emif_hps
Progress: Parameterizing module onchip_memory2_0
Progress: Parameterizing module pattern_writer_1
Progress: Parameterizing module pio_0
Progress: Parameterizing module prbs_generator_1
Progress: Parameterizing module ram_controller_1
Progress: Parameterizing module rst_in
Progress: Parameterizing module user_rst_clkgate_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/wisig/Videos/gokul/quartus/G3/qsys_top.qsys --synthesis=VERILOG --output-directory=/home/wisig/Videos/gokul/quartus/G3/qsys_top --family=Agilex --part=AGFB027R24C2E2VR2
Progress: Loading G3/qsys_top.qsys
Progress: Reading input file
Progress: Parameterizing module agilex_hps
Progress: Parameterizing module axil_interconnect_0
Progress: Parameterizing module clk_100
Progress: Parameterizing module emif_calbus_0
Progress: Parameterizing module emif_hps
Progress: Parameterizing module onchip_memory2_0
Progress: Parameterizing module pattern_writer_1
Progress: Parameterizing module pio_0
Progress: Parameterizing module prbs_generator_1
Progress: Parameterizing module ram_controller_1
Progress: Parameterizing module rst_in
Progress: Parameterizing module user_rst_clkgate_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys_top: "Transforming system: qsys_top"
Warning: agilex_hps.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: agilex_hps.f2h_irq0: Cannot connect reset for irq_mapper.sender
Info: qsys_top: "Naming system components in system: qsys_top"
Info: qsys_top: "Processing generation queue"
Info: qsys_top: "Generating: qsys_top"
Info: qsys_top: "Generating: agilex_hps"
Info: qsys_top: "Generating: clk_100"
Info: qsys_top: "Generating: emif_calbus_0"
Info: qsys_top: "Generating: emif_hps"
Info: qsys_top: "Generating: qsys_top_pio_0"
Info: qsys_top: "Generating: qsys_top_ram_controller_1"
Info: qsys_top: "Generating: rst_in"
Info: qsys_top: "Generating: user_rst_clkgate_0"
Info: qsys_top: "Generating: qsys_top_altera_mm_interconnect_1920_wejmgra"
Info: qsys_top: "Generating: qsys_top_altera_irq_mapper_2000_d3av7ca"
Info: qsys_top: "Generating: altera_reset_controller"
Info: qsys_top: "Generating: qsys_top_altera_merlin_axi_translator_1921_uetfduq"
Info: qsys_top: "Generating: qsys_top_altera_merlin_slave_translator_191_x56fcki"
Info: qsys_top: "Generating: qsys_top_altera_merlin_axi_master_ni_1941_dfsyzvi"
Info: qsys_top: "Generating: qsys_top_altera_merlin_slave_agent_191_ncfkfri"
Info: qsys_top: "Generating: qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy"
Info: qsys_top: "Generating: qsys_top_altera_merlin_router_1921_dbcm5ey"
Info: qsys_top: "Generating: qsys_top_altera_merlin_router_1921_gojpxbi"
Info: qsys_top: "Generating: qsys_top_altera_merlin_traffic_limiter_191_6blplji"
Info: my_altera_avalon_sc_fifo_dest_id_fifo: "Generating: my_altera_avalon_sc_fifo_dest_id_fifo"
Info: qsys_top: "Generating: qsys_top_altera_merlin_burst_adapter_1923_au4lvyi"
Info: my_altera_avalon_st_pipeline_stage: "Generating: my_altera_avalon_st_pipeline_stage"
Info: qsys_top: "Generating: qsys_top_altera_merlin_demultiplexer_1921_qapnatq"
Info: qsys_top: "Generating: qsys_top_altera_merlin_multiplexer_1921_l3h6k3a"
Info: qsys_top: "Generating: qsys_top_altera_merlin_demultiplexer_1921_zjcvwny"
Info: qsys_top: "Generating: qsys_top_altera_merlin_multiplexer_1921_csqaexi"
Info: qsys_top: "Generating: qsys_top_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_eo3srya"
Info: qsys_top: "Generating: qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_ee7u5xy"
Info: qsys_top: "Generating: qsys_top_altera_avalon_st_pipeline_stage_1920_zterisq"
Info: qsys_top: Done "qsys_top" with 28 modules, 36 files
Info: Finished: Create HDL design files for synthesis
