
waijung-matlab.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005208  080001d8  080001d8  000011d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000006c  080053e0  080053e0  000063e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800544c  0800544c  0000700c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800544c  0800544c  0000644c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005454  08005454  0000700c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005454  08005454  00006454  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005458  08005458  00006458  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  0800545c  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000007dc  2000000c  08005468  0000700c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200007e8  08005468  000077e8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000700c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014c1a  00000000  00000000  0000703c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002b4b  00000000  00000000  0001bc56  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001128  00000000  00000000  0001e7a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000d55  00000000  00000000  0001f8d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00026d0b  00000000  00000000  00020625  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015246  00000000  00000000  00047330  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fb8cd  00000000  00000000  0005c576  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00157e43  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000479c  00000000  00000000  00157e88  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000068  00000000  00000000  0015c624  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	2000000c 	.word	0x2000000c
 80001f4:	00000000 	.word	0x00000000
 80001f8:	080053c8 	.word	0x080053c8

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000010 	.word	0x20000010
 8000214:	080053c8 	.word	0x080053c8

08000218 <__aeabi_uldivmod>:
 8000218:	b953      	cbnz	r3, 8000230 <__aeabi_uldivmod+0x18>
 800021a:	b94a      	cbnz	r2, 8000230 <__aeabi_uldivmod+0x18>
 800021c:	2900      	cmp	r1, #0
 800021e:	bf08      	it	eq
 8000220:	2800      	cmpeq	r0, #0
 8000222:	bf1c      	itt	ne
 8000224:	f04f 31ff 	movne.w	r1, #4294967295
 8000228:	f04f 30ff 	movne.w	r0, #4294967295
 800022c:	f000 b988 	b.w	8000540 <__aeabi_idiv0>
 8000230:	f1ad 0c08 	sub.w	ip, sp, #8
 8000234:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000238:	f000 f806 	bl	8000248 <__udivmoddi4>
 800023c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000240:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000244:	b004      	add	sp, #16
 8000246:	4770      	bx	lr

08000248 <__udivmoddi4>:
 8000248:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800024c:	9d08      	ldr	r5, [sp, #32]
 800024e:	468e      	mov	lr, r1
 8000250:	4604      	mov	r4, r0
 8000252:	4688      	mov	r8, r1
 8000254:	2b00      	cmp	r3, #0
 8000256:	d14a      	bne.n	80002ee <__udivmoddi4+0xa6>
 8000258:	428a      	cmp	r2, r1
 800025a:	4617      	mov	r7, r2
 800025c:	d962      	bls.n	8000324 <__udivmoddi4+0xdc>
 800025e:	fab2 f682 	clz	r6, r2
 8000262:	b14e      	cbz	r6, 8000278 <__udivmoddi4+0x30>
 8000264:	f1c6 0320 	rsb	r3, r6, #32
 8000268:	fa01 f806 	lsl.w	r8, r1, r6
 800026c:	fa20 f303 	lsr.w	r3, r0, r3
 8000270:	40b7      	lsls	r7, r6
 8000272:	ea43 0808 	orr.w	r8, r3, r8
 8000276:	40b4      	lsls	r4, r6
 8000278:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800027c:	fa1f fc87 	uxth.w	ip, r7
 8000280:	fbb8 f1fe 	udiv	r1, r8, lr
 8000284:	0c23      	lsrs	r3, r4, #16
 8000286:	fb0e 8811 	mls	r8, lr, r1, r8
 800028a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800028e:	fb01 f20c 	mul.w	r2, r1, ip
 8000292:	429a      	cmp	r2, r3
 8000294:	d909      	bls.n	80002aa <__udivmoddi4+0x62>
 8000296:	18fb      	adds	r3, r7, r3
 8000298:	f101 30ff 	add.w	r0, r1, #4294967295
 800029c:	f080 80ea 	bcs.w	8000474 <__udivmoddi4+0x22c>
 80002a0:	429a      	cmp	r2, r3
 80002a2:	f240 80e7 	bls.w	8000474 <__udivmoddi4+0x22c>
 80002a6:	3902      	subs	r1, #2
 80002a8:	443b      	add	r3, r7
 80002aa:	1a9a      	subs	r2, r3, r2
 80002ac:	b2a3      	uxth	r3, r4
 80002ae:	fbb2 f0fe 	udiv	r0, r2, lr
 80002b2:	fb0e 2210 	mls	r2, lr, r0, r2
 80002b6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002ba:	fb00 fc0c 	mul.w	ip, r0, ip
 80002be:	459c      	cmp	ip, r3
 80002c0:	d909      	bls.n	80002d6 <__udivmoddi4+0x8e>
 80002c2:	18fb      	adds	r3, r7, r3
 80002c4:	f100 32ff 	add.w	r2, r0, #4294967295
 80002c8:	f080 80d6 	bcs.w	8000478 <__udivmoddi4+0x230>
 80002cc:	459c      	cmp	ip, r3
 80002ce:	f240 80d3 	bls.w	8000478 <__udivmoddi4+0x230>
 80002d2:	443b      	add	r3, r7
 80002d4:	3802      	subs	r0, #2
 80002d6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002da:	eba3 030c 	sub.w	r3, r3, ip
 80002de:	2100      	movs	r1, #0
 80002e0:	b11d      	cbz	r5, 80002ea <__udivmoddi4+0xa2>
 80002e2:	40f3      	lsrs	r3, r6
 80002e4:	2200      	movs	r2, #0
 80002e6:	e9c5 3200 	strd	r3, r2, [r5]
 80002ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d905      	bls.n	80002fe <__udivmoddi4+0xb6>
 80002f2:	b10d      	cbz	r5, 80002f8 <__udivmoddi4+0xb0>
 80002f4:	e9c5 0100 	strd	r0, r1, [r5]
 80002f8:	2100      	movs	r1, #0
 80002fa:	4608      	mov	r0, r1
 80002fc:	e7f5      	b.n	80002ea <__udivmoddi4+0xa2>
 80002fe:	fab3 f183 	clz	r1, r3
 8000302:	2900      	cmp	r1, #0
 8000304:	d146      	bne.n	8000394 <__udivmoddi4+0x14c>
 8000306:	4573      	cmp	r3, lr
 8000308:	d302      	bcc.n	8000310 <__udivmoddi4+0xc8>
 800030a:	4282      	cmp	r2, r0
 800030c:	f200 8105 	bhi.w	800051a <__udivmoddi4+0x2d2>
 8000310:	1a84      	subs	r4, r0, r2
 8000312:	eb6e 0203 	sbc.w	r2, lr, r3
 8000316:	2001      	movs	r0, #1
 8000318:	4690      	mov	r8, r2
 800031a:	2d00      	cmp	r5, #0
 800031c:	d0e5      	beq.n	80002ea <__udivmoddi4+0xa2>
 800031e:	e9c5 4800 	strd	r4, r8, [r5]
 8000322:	e7e2      	b.n	80002ea <__udivmoddi4+0xa2>
 8000324:	2a00      	cmp	r2, #0
 8000326:	f000 8090 	beq.w	800044a <__udivmoddi4+0x202>
 800032a:	fab2 f682 	clz	r6, r2
 800032e:	2e00      	cmp	r6, #0
 8000330:	f040 80a4 	bne.w	800047c <__udivmoddi4+0x234>
 8000334:	1a8a      	subs	r2, r1, r2
 8000336:	0c03      	lsrs	r3, r0, #16
 8000338:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800033c:	b280      	uxth	r0, r0
 800033e:	b2bc      	uxth	r4, r7
 8000340:	2101      	movs	r1, #1
 8000342:	fbb2 fcfe 	udiv	ip, r2, lr
 8000346:	fb0e 221c 	mls	r2, lr, ip, r2
 800034a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800034e:	fb04 f20c 	mul.w	r2, r4, ip
 8000352:	429a      	cmp	r2, r3
 8000354:	d907      	bls.n	8000366 <__udivmoddi4+0x11e>
 8000356:	18fb      	adds	r3, r7, r3
 8000358:	f10c 38ff 	add.w	r8, ip, #4294967295
 800035c:	d202      	bcs.n	8000364 <__udivmoddi4+0x11c>
 800035e:	429a      	cmp	r2, r3
 8000360:	f200 80e0 	bhi.w	8000524 <__udivmoddi4+0x2dc>
 8000364:	46c4      	mov	ip, r8
 8000366:	1a9b      	subs	r3, r3, r2
 8000368:	fbb3 f2fe 	udiv	r2, r3, lr
 800036c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000370:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000374:	fb02 f404 	mul.w	r4, r2, r4
 8000378:	429c      	cmp	r4, r3
 800037a:	d907      	bls.n	800038c <__udivmoddi4+0x144>
 800037c:	18fb      	adds	r3, r7, r3
 800037e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000382:	d202      	bcs.n	800038a <__udivmoddi4+0x142>
 8000384:	429c      	cmp	r4, r3
 8000386:	f200 80ca 	bhi.w	800051e <__udivmoddi4+0x2d6>
 800038a:	4602      	mov	r2, r0
 800038c:	1b1b      	subs	r3, r3, r4
 800038e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000392:	e7a5      	b.n	80002e0 <__udivmoddi4+0x98>
 8000394:	f1c1 0620 	rsb	r6, r1, #32
 8000398:	408b      	lsls	r3, r1
 800039a:	fa22 f706 	lsr.w	r7, r2, r6
 800039e:	431f      	orrs	r7, r3
 80003a0:	fa0e f401 	lsl.w	r4, lr, r1
 80003a4:	fa20 f306 	lsr.w	r3, r0, r6
 80003a8:	fa2e fe06 	lsr.w	lr, lr, r6
 80003ac:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80003b0:	4323      	orrs	r3, r4
 80003b2:	fa00 f801 	lsl.w	r8, r0, r1
 80003b6:	fa1f fc87 	uxth.w	ip, r7
 80003ba:	fbbe f0f9 	udiv	r0, lr, r9
 80003be:	0c1c      	lsrs	r4, r3, #16
 80003c0:	fb09 ee10 	mls	lr, r9, r0, lr
 80003c4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003c8:	fb00 fe0c 	mul.w	lr, r0, ip
 80003cc:	45a6      	cmp	lr, r4
 80003ce:	fa02 f201 	lsl.w	r2, r2, r1
 80003d2:	d909      	bls.n	80003e8 <__udivmoddi4+0x1a0>
 80003d4:	193c      	adds	r4, r7, r4
 80003d6:	f100 3aff 	add.w	sl, r0, #4294967295
 80003da:	f080 809c 	bcs.w	8000516 <__udivmoddi4+0x2ce>
 80003de:	45a6      	cmp	lr, r4
 80003e0:	f240 8099 	bls.w	8000516 <__udivmoddi4+0x2ce>
 80003e4:	3802      	subs	r0, #2
 80003e6:	443c      	add	r4, r7
 80003e8:	eba4 040e 	sub.w	r4, r4, lr
 80003ec:	fa1f fe83 	uxth.w	lr, r3
 80003f0:	fbb4 f3f9 	udiv	r3, r4, r9
 80003f4:	fb09 4413 	mls	r4, r9, r3, r4
 80003f8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003fc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000400:	45a4      	cmp	ip, r4
 8000402:	d908      	bls.n	8000416 <__udivmoddi4+0x1ce>
 8000404:	193c      	adds	r4, r7, r4
 8000406:	f103 3eff 	add.w	lr, r3, #4294967295
 800040a:	f080 8082 	bcs.w	8000512 <__udivmoddi4+0x2ca>
 800040e:	45a4      	cmp	ip, r4
 8000410:	d97f      	bls.n	8000512 <__udivmoddi4+0x2ca>
 8000412:	3b02      	subs	r3, #2
 8000414:	443c      	add	r4, r7
 8000416:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800041a:	eba4 040c 	sub.w	r4, r4, ip
 800041e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000422:	4564      	cmp	r4, ip
 8000424:	4673      	mov	r3, lr
 8000426:	46e1      	mov	r9, ip
 8000428:	d362      	bcc.n	80004f0 <__udivmoddi4+0x2a8>
 800042a:	d05f      	beq.n	80004ec <__udivmoddi4+0x2a4>
 800042c:	b15d      	cbz	r5, 8000446 <__udivmoddi4+0x1fe>
 800042e:	ebb8 0203 	subs.w	r2, r8, r3
 8000432:	eb64 0409 	sbc.w	r4, r4, r9
 8000436:	fa04 f606 	lsl.w	r6, r4, r6
 800043a:	fa22 f301 	lsr.w	r3, r2, r1
 800043e:	431e      	orrs	r6, r3
 8000440:	40cc      	lsrs	r4, r1
 8000442:	e9c5 6400 	strd	r6, r4, [r5]
 8000446:	2100      	movs	r1, #0
 8000448:	e74f      	b.n	80002ea <__udivmoddi4+0xa2>
 800044a:	fbb1 fcf2 	udiv	ip, r1, r2
 800044e:	0c01      	lsrs	r1, r0, #16
 8000450:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000454:	b280      	uxth	r0, r0
 8000456:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800045a:	463b      	mov	r3, r7
 800045c:	4638      	mov	r0, r7
 800045e:	463c      	mov	r4, r7
 8000460:	46b8      	mov	r8, r7
 8000462:	46be      	mov	lr, r7
 8000464:	2620      	movs	r6, #32
 8000466:	fbb1 f1f7 	udiv	r1, r1, r7
 800046a:	eba2 0208 	sub.w	r2, r2, r8
 800046e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000472:	e766      	b.n	8000342 <__udivmoddi4+0xfa>
 8000474:	4601      	mov	r1, r0
 8000476:	e718      	b.n	80002aa <__udivmoddi4+0x62>
 8000478:	4610      	mov	r0, r2
 800047a:	e72c      	b.n	80002d6 <__udivmoddi4+0x8e>
 800047c:	f1c6 0220 	rsb	r2, r6, #32
 8000480:	fa2e f302 	lsr.w	r3, lr, r2
 8000484:	40b7      	lsls	r7, r6
 8000486:	40b1      	lsls	r1, r6
 8000488:	fa20 f202 	lsr.w	r2, r0, r2
 800048c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000490:	430a      	orrs	r2, r1
 8000492:	fbb3 f8fe 	udiv	r8, r3, lr
 8000496:	b2bc      	uxth	r4, r7
 8000498:	fb0e 3318 	mls	r3, lr, r8, r3
 800049c:	0c11      	lsrs	r1, r2, #16
 800049e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004a2:	fb08 f904 	mul.w	r9, r8, r4
 80004a6:	40b0      	lsls	r0, r6
 80004a8:	4589      	cmp	r9, r1
 80004aa:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80004ae:	b280      	uxth	r0, r0
 80004b0:	d93e      	bls.n	8000530 <__udivmoddi4+0x2e8>
 80004b2:	1879      	adds	r1, r7, r1
 80004b4:	f108 3cff 	add.w	ip, r8, #4294967295
 80004b8:	d201      	bcs.n	80004be <__udivmoddi4+0x276>
 80004ba:	4589      	cmp	r9, r1
 80004bc:	d81f      	bhi.n	80004fe <__udivmoddi4+0x2b6>
 80004be:	eba1 0109 	sub.w	r1, r1, r9
 80004c2:	fbb1 f9fe 	udiv	r9, r1, lr
 80004c6:	fb09 f804 	mul.w	r8, r9, r4
 80004ca:	fb0e 1119 	mls	r1, lr, r9, r1
 80004ce:	b292      	uxth	r2, r2
 80004d0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004d4:	4542      	cmp	r2, r8
 80004d6:	d229      	bcs.n	800052c <__udivmoddi4+0x2e4>
 80004d8:	18ba      	adds	r2, r7, r2
 80004da:	f109 31ff 	add.w	r1, r9, #4294967295
 80004de:	d2c4      	bcs.n	800046a <__udivmoddi4+0x222>
 80004e0:	4542      	cmp	r2, r8
 80004e2:	d2c2      	bcs.n	800046a <__udivmoddi4+0x222>
 80004e4:	f1a9 0102 	sub.w	r1, r9, #2
 80004e8:	443a      	add	r2, r7
 80004ea:	e7be      	b.n	800046a <__udivmoddi4+0x222>
 80004ec:	45f0      	cmp	r8, lr
 80004ee:	d29d      	bcs.n	800042c <__udivmoddi4+0x1e4>
 80004f0:	ebbe 0302 	subs.w	r3, lr, r2
 80004f4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004f8:	3801      	subs	r0, #1
 80004fa:	46e1      	mov	r9, ip
 80004fc:	e796      	b.n	800042c <__udivmoddi4+0x1e4>
 80004fe:	eba7 0909 	sub.w	r9, r7, r9
 8000502:	4449      	add	r1, r9
 8000504:	f1a8 0c02 	sub.w	ip, r8, #2
 8000508:	fbb1 f9fe 	udiv	r9, r1, lr
 800050c:	fb09 f804 	mul.w	r8, r9, r4
 8000510:	e7db      	b.n	80004ca <__udivmoddi4+0x282>
 8000512:	4673      	mov	r3, lr
 8000514:	e77f      	b.n	8000416 <__udivmoddi4+0x1ce>
 8000516:	4650      	mov	r0, sl
 8000518:	e766      	b.n	80003e8 <__udivmoddi4+0x1a0>
 800051a:	4608      	mov	r0, r1
 800051c:	e6fd      	b.n	800031a <__udivmoddi4+0xd2>
 800051e:	443b      	add	r3, r7
 8000520:	3a02      	subs	r2, #2
 8000522:	e733      	b.n	800038c <__udivmoddi4+0x144>
 8000524:	f1ac 0c02 	sub.w	ip, ip, #2
 8000528:	443b      	add	r3, r7
 800052a:	e71c      	b.n	8000366 <__udivmoddi4+0x11e>
 800052c:	4649      	mov	r1, r9
 800052e:	e79c      	b.n	800046a <__udivmoddi4+0x222>
 8000530:	eba1 0109 	sub.w	r1, r1, r9
 8000534:	46c4      	mov	ip, r8
 8000536:	fbb1 f9fe 	udiv	r9, r1, lr
 800053a:	fb09 f804 	mul.w	r8, r9, r4
 800053e:	e7c4      	b.n	80004ca <__udivmoddi4+0x282>

08000540 <__aeabi_idiv0>:
 8000540:	4770      	bx	lr
 8000542:	bf00      	nop

08000544 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000544:	b580      	push	{r7, lr}
 8000546:	b082      	sub	sp, #8
 8000548:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 800054a:	4b16      	ldr	r3, [pc, #88]	@ (80005a4 <MX_DMA_Init+0x60>)
 800054c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800054e:	4a15      	ldr	r2, [pc, #84]	@ (80005a4 <MX_DMA_Init+0x60>)
 8000550:	f043 0304 	orr.w	r3, r3, #4
 8000554:	6493      	str	r3, [r2, #72]	@ 0x48
 8000556:	4b13      	ldr	r3, [pc, #76]	@ (80005a4 <MX_DMA_Init+0x60>)
 8000558:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800055a:	f003 0304 	and.w	r3, r3, #4
 800055e:	607b      	str	r3, [r7, #4]
 8000560:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000562:	4b10      	ldr	r3, [pc, #64]	@ (80005a4 <MX_DMA_Init+0x60>)
 8000564:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000566:	4a0f      	ldr	r2, [pc, #60]	@ (80005a4 <MX_DMA_Init+0x60>)
 8000568:	f043 0301 	orr.w	r3, r3, #1
 800056c:	6493      	str	r3, [r2, #72]	@ 0x48
 800056e:	4b0d      	ldr	r3, [pc, #52]	@ (80005a4 <MX_DMA_Init+0x60>)
 8000570:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000572:	f003 0301 	and.w	r3, r3, #1
 8000576:	603b      	str	r3, [r7, #0]
 8000578:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800057a:	2200      	movs	r2, #0
 800057c:	2100      	movs	r1, #0
 800057e:	200b      	movs	r0, #11
 8000580:	f000 fec5 	bl	800130e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000584:	200b      	movs	r0, #11
 8000586:	f000 fedc 	bl	8001342 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 800058a:	2200      	movs	r2, #0
 800058c:	2100      	movs	r1, #0
 800058e:	200c      	movs	r0, #12
 8000590:	f000 febd 	bl	800130e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8000594:	200c      	movs	r0, #12
 8000596:	f000 fed4 	bl	8001342 <HAL_NVIC_EnableIRQ>

}
 800059a:	bf00      	nop
 800059c:	3708      	adds	r7, #8
 800059e:	46bd      	mov	sp, r7
 80005a0:	bd80      	pop	{r7, pc}
 80005a2:	bf00      	nop
 80005a4:	40021000 	.word	0x40021000

080005a8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80005a8:	b580      	push	{r7, lr}
 80005aa:	b08a      	sub	sp, #40	@ 0x28
 80005ac:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005ae:	f107 0314 	add.w	r3, r7, #20
 80005b2:	2200      	movs	r2, #0
 80005b4:	601a      	str	r2, [r3, #0]
 80005b6:	605a      	str	r2, [r3, #4]
 80005b8:	609a      	str	r2, [r3, #8]
 80005ba:	60da      	str	r2, [r3, #12]
 80005bc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80005be:	4b2f      	ldr	r3, [pc, #188]	@ (800067c <MX_GPIO_Init+0xd4>)
 80005c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005c2:	4a2e      	ldr	r2, [pc, #184]	@ (800067c <MX_GPIO_Init+0xd4>)
 80005c4:	f043 0304 	orr.w	r3, r3, #4
 80005c8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80005ca:	4b2c      	ldr	r3, [pc, #176]	@ (800067c <MX_GPIO_Init+0xd4>)
 80005cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005ce:	f003 0304 	and.w	r3, r3, #4
 80005d2:	613b      	str	r3, [r7, #16]
 80005d4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80005d6:	4b29      	ldr	r3, [pc, #164]	@ (800067c <MX_GPIO_Init+0xd4>)
 80005d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005da:	4a28      	ldr	r2, [pc, #160]	@ (800067c <MX_GPIO_Init+0xd4>)
 80005dc:	f043 0320 	orr.w	r3, r3, #32
 80005e0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80005e2:	4b26      	ldr	r3, [pc, #152]	@ (800067c <MX_GPIO_Init+0xd4>)
 80005e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005e6:	f003 0320 	and.w	r3, r3, #32
 80005ea:	60fb      	str	r3, [r7, #12]
 80005ec:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80005ee:	4b23      	ldr	r3, [pc, #140]	@ (800067c <MX_GPIO_Init+0xd4>)
 80005f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005f2:	4a22      	ldr	r2, [pc, #136]	@ (800067c <MX_GPIO_Init+0xd4>)
 80005f4:	f043 0301 	orr.w	r3, r3, #1
 80005f8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80005fa:	4b20      	ldr	r3, [pc, #128]	@ (800067c <MX_GPIO_Init+0xd4>)
 80005fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005fe:	f003 0301 	and.w	r3, r3, #1
 8000602:	60bb      	str	r3, [r7, #8]
 8000604:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000606:	4b1d      	ldr	r3, [pc, #116]	@ (800067c <MX_GPIO_Init+0xd4>)
 8000608:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800060a:	4a1c      	ldr	r2, [pc, #112]	@ (800067c <MX_GPIO_Init+0xd4>)
 800060c:	f043 0302 	orr.w	r3, r3, #2
 8000610:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000612:	4b1a      	ldr	r3, [pc, #104]	@ (800067c <MX_GPIO_Init+0xd4>)
 8000614:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000616:	f003 0302 	and.w	r3, r3, #2
 800061a:	607b      	str	r3, [r7, #4]
 800061c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800061e:	2200      	movs	r2, #0
 8000620:	2120      	movs	r1, #32
 8000622:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000626:	f001 fb5b 	bl	8001ce0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800062a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800062e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000630:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000634:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000636:	2300      	movs	r3, #0
 8000638:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800063a:	f107 0314 	add.w	r3, r7, #20
 800063e:	4619      	mov	r1, r3
 8000640:	480f      	ldr	r0, [pc, #60]	@ (8000680 <MX_GPIO_Init+0xd8>)
 8000642:	f001 f9cb 	bl	80019dc <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000646:	2320      	movs	r3, #32
 8000648:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800064a:	2301      	movs	r3, #1
 800064c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800064e:	2300      	movs	r3, #0
 8000650:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000652:	2300      	movs	r3, #0
 8000654:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000656:	f107 0314 	add.w	r3, r7, #20
 800065a:	4619      	mov	r1, r3
 800065c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000660:	f001 f9bc 	bl	80019dc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000664:	2200      	movs	r2, #0
 8000666:	2100      	movs	r1, #0
 8000668:	2028      	movs	r0, #40	@ 0x28
 800066a:	f000 fe50 	bl	800130e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800066e:	2028      	movs	r0, #40	@ 0x28
 8000670:	f000 fe67 	bl	8001342 <HAL_NVIC_EnableIRQ>

}
 8000674:	bf00      	nop
 8000676:	3728      	adds	r7, #40	@ 0x28
 8000678:	46bd      	mov	sp, r7
 800067a:	bd80      	pop	{r7, pc}
 800067c:	40021000 	.word	0x40021000
 8000680:	48000800 	.word	0x48000800

08000684 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8000684:	b580      	push	{r7, lr}
 8000686:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000688:	f000 fcf5 	bl	8001076 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 800068c:	f000 f84e 	bl	800072c <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000690:	f7ff ff8a 	bl	80005a8 <MX_GPIO_Init>
	MX_DMA_Init();
 8000694:	f7ff ff56 	bl	8000544 <MX_DMA_Init>
	MX_LPUART1_UART_Init();
 8000698:	f000 fbbe 	bl	8000e18 <MX_LPUART1_UART_Init>
	MX_TIM2_Init();
 800069c:	f000 fb4a 	bl	8000d34 <MX_TIM2_Init>
	/* USER CODE BEGIN 2 */
//	HAL_UART_Transmit_DMA(&hlpuart1, TxBuffer, 20);
//	HAL_UART_Receive_DMA(&hlpuart1, RxBuffer, 20);
	SerialFrame_Init(&serial_frame, &hlpuart1, 37, 'N');
 80006a0:	234e      	movs	r3, #78	@ 0x4e
 80006a2:	2225      	movs	r2, #37	@ 0x25
 80006a4:	4914      	ldr	r1, [pc, #80]	@ (80006f8 <main+0x74>)
 80006a6:	4815      	ldr	r0, [pc, #84]	@ (80006fc <main+0x78>)
 80006a8:	f000 f8be 	bl	8000828 <SerialFrame_Init>

	SerialFrame_AddTxField(&serial_frame, SERIAL_TYPE_FLOAT, &dum_float1,
 80006ac:	4b14      	ldr	r3, [pc, #80]	@ (8000700 <main+0x7c>)
 80006ae:	4a15      	ldr	r2, [pc, #84]	@ (8000704 <main+0x80>)
 80006b0:	2106      	movs	r1, #6
 80006b2:	4812      	ldr	r0, [pc, #72]	@ (80006fc <main+0x78>)
 80006b4:	f000 f920 	bl	80008f8 <SerialFrame_AddTxField>
			"Float1");
//	SerialFrame_AddTxField(&serial_frame, SERIAL_TYPE_FLOAT, &dum_float2,
//			"Float2");
	SerialFrame_AddTxField(&serial_frame, SERIAL_TYPE_FLOAT, &dum_float3,
 80006b8:	4b13      	ldr	r3, [pc, #76]	@ (8000708 <main+0x84>)
 80006ba:	4a14      	ldr	r2, [pc, #80]	@ (800070c <main+0x88>)
 80006bc:	2106      	movs	r1, #6
 80006be:	480f      	ldr	r0, [pc, #60]	@ (80006fc <main+0x78>)
 80006c0:	f000 f91a 	bl	80008f8 <SerialFrame_AddTxField>
			"Float3");
	SerialFrame_AddTxField(&serial_frame, SERIAL_TYPE_INT16, &dum_int1, "Int1");
 80006c4:	4b12      	ldr	r3, [pc, #72]	@ (8000710 <main+0x8c>)
 80006c6:	4a13      	ldr	r2, [pc, #76]	@ (8000714 <main+0x90>)
 80006c8:	2103      	movs	r1, #3
 80006ca:	480c      	ldr	r0, [pc, #48]	@ (80006fc <main+0x78>)
 80006cc:	f000 f914 	bl	80008f8 <SerialFrame_AddTxField>
//	SerialFrame_AddTxField(&serial_frame, SERIAL_TYPE_INT16, &dum_int2, "Int2");
	SerialFrame_AddTxField(&serial_frame, SERIAL_TYPE_INT16, &dum_int3, "Int3");
 80006d0:	4b11      	ldr	r3, [pc, #68]	@ (8000718 <main+0x94>)
 80006d2:	4a12      	ldr	r2, [pc, #72]	@ (800071c <main+0x98>)
 80006d4:	2103      	movs	r1, #3
 80006d6:	4809      	ldr	r0, [pc, #36]	@ (80006fc <main+0x78>)
 80006d8:	f000 f90e 	bl	80008f8 <SerialFrame_AddTxField>

	// Add receive fields
	SerialFrame_AddRxField(&serial_frame, SERIAL_TYPE_FLOAT, &rev_float1,
 80006dc:	4b10      	ldr	r3, [pc, #64]	@ (8000720 <main+0x9c>)
 80006de:	4a11      	ldr	r2, [pc, #68]	@ (8000724 <main+0xa0>)
 80006e0:	2106      	movs	r1, #6
 80006e2:	4806      	ldr	r0, [pc, #24]	@ (80006fc <main+0x78>)
 80006e4:	f000 f980 	bl	80009e8 <SerialFrame_AddRxField>
//	SerialFrame_AddRxField(&serial_frame, SERIAL_TYPE_INT16, &rev_int2,
//			"RevInt2");
//	SerialFrame_AddRxField(&serial_frame, SERIAL_TYPE_INT16, &rev_int3,
//			"RevInt3");

	SerialFrame_StartReceive(&serial_frame);
 80006e8:	4804      	ldr	r0, [pc, #16]	@ (80006fc <main+0x78>)
 80006ea:	f000 fa79 	bl	8000be0 <SerialFrame_StartReceive>

	HAL_TIM_Base_Start_IT(&htim2);
 80006ee:	480e      	ldr	r0, [pc, #56]	@ (8000728 <main+0xa4>)
 80006f0:	f002 fbba 	bl	8002e68 <HAL_TIM_Base_Start_IT>
	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {
 80006f4:	bf00      	nop
 80006f6:	e7fd      	b.n	80006f4 <main+0x70>
 80006f8:	20000690 	.word	0x20000690
 80006fc:	20000038 	.word	0x20000038
 8000700:	080053e0 	.word	0x080053e0
 8000704:	20000028 	.word	0x20000028
 8000708:	080053e8 	.word	0x080053e8
 800070c:	2000002c 	.word	0x2000002c
 8000710:	080053f0 	.word	0x080053f0
 8000714:	20000030 	.word	0x20000030
 8000718:	080053f8 	.word	0x080053f8
 800071c:	20000032 	.word	0x20000032
 8000720:	08005400 	.word	0x08005400
 8000724:	20000034 	.word	0x20000034
 8000728:	20000644 	.word	0x20000644

0800072c <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 800072c:	b580      	push	{r7, lr}
 800072e:	b094      	sub	sp, #80	@ 0x50
 8000730:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8000732:	f107 0318 	add.w	r3, r7, #24
 8000736:	2238      	movs	r2, #56	@ 0x38
 8000738:	2100      	movs	r1, #0
 800073a:	4618      	mov	r0, r3
 800073c:	f004 fe0a 	bl	8005354 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8000740:	1d3b      	adds	r3, r7, #4
 8000742:	2200      	movs	r2, #0
 8000744:	601a      	str	r2, [r3, #0]
 8000746:	605a      	str	r2, [r3, #4]
 8000748:	609a      	str	r2, [r3, #8]
 800074a:	60da      	str	r2, [r3, #12]
 800074c:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 800074e:	2000      	movs	r0, #0
 8000750:	f001 fb02 	bl	8001d58 <HAL_PWREx_ControlVoltageScaling>

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000754:	2302      	movs	r3, #2
 8000756:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000758:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800075c:	627b      	str	r3, [r7, #36]	@ 0x24
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800075e:	2340      	movs	r3, #64	@ 0x40
 8000760:	62bb      	str	r3, [r7, #40]	@ 0x28
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000762:	2302      	movs	r3, #2
 8000764:	637b      	str	r3, [r7, #52]	@ 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000766:	2302      	movs	r3, #2
 8000768:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 800076a:	2304      	movs	r3, #4
 800076c:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLN = 85;
 800076e:	2355      	movs	r3, #85	@ 0x55
 8000770:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000772:	2302      	movs	r3, #2
 8000774:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000776:	2302      	movs	r3, #2
 8000778:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800077a:	2302      	movs	r3, #2
 800077c:	64fb      	str	r3, [r7, #76]	@ 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 800077e:	f107 0318 	add.w	r3, r7, #24
 8000782:	4618      	mov	r0, r3
 8000784:	f001 fb9c 	bl	8001ec0 <HAL_RCC_OscConfig>
 8000788:	4603      	mov	r3, r0
 800078a:	2b00      	cmp	r3, #0
 800078c:	d001      	beq.n	8000792 <SystemClock_Config+0x66>
		Error_Handler();
 800078e:	f000 f845 	bl	800081c <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8000792:	230f      	movs	r3, #15
 8000794:	607b      	str	r3, [r7, #4]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000796:	2303      	movs	r3, #3
 8000798:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800079a:	2300      	movs	r3, #0
 800079c:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800079e:	2300      	movs	r3, #0
 80007a0:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80007a2:	2300      	movs	r3, #0
 80007a4:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK) {
 80007a6:	1d3b      	adds	r3, r7, #4
 80007a8:	2104      	movs	r1, #4
 80007aa:	4618      	mov	r0, r3
 80007ac:	f001 fe9a 	bl	80024e4 <HAL_RCC_ClockConfig>
 80007b0:	4603      	mov	r3, r0
 80007b2:	2b00      	cmp	r3, #0
 80007b4:	d001      	beq.n	80007ba <SystemClock_Config+0x8e>
		Error_Handler();
 80007b6:	f000 f831 	bl	800081c <Error_Handler>
	}
}
 80007ba:	bf00      	nop
 80007bc:	3750      	adds	r7, #80	@ 0x50
 80007be:	46bd      	mov	sp, r7
 80007c0:	bd80      	pop	{r7, pc}
	...

080007c4 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 80007c4:	b580      	push	{r7, lr}
 80007c6:	b082      	sub	sp, #8
 80007c8:	af00      	add	r7, sp, #0
 80007ca:	6078      	str	r0, [r7, #4]
	if (htim == &htim2) {
 80007cc:	687b      	ldr	r3, [r7, #4]
 80007ce:	4a06      	ldr	r2, [pc, #24]	@ (80007e8 <HAL_TIM_PeriodElapsedCallback+0x24>)
 80007d0:	4293      	cmp	r3, r2
 80007d2:	d105      	bne.n	80007e0 <HAL_TIM_PeriodElapsedCallback+0x1c>
//		memcpy(&TxBuffer[15], &dum_int2, sizeof(int16_t)); /* 15 – 16       */
//		memcpy(&TxBuffer[17], &dum_int3, sizeof(int16_t)); /* 17 – 18       */
//		TxBuffer[19] = 'N'; /* terminator    */
//
//		HAL_UART_Transmit_DMA(&hlpuart1, TxBuffer, TX_LEN);
		SerialFrame_BuildTxFrame(&serial_frame);
 80007d4:	4805      	ldr	r0, [pc, #20]	@ (80007ec <HAL_TIM_PeriodElapsedCallback+0x28>)
 80007d6:	f000 f983 	bl	8000ae0 <SerialFrame_BuildTxFrame>
		SerialFrame_Transmit(&serial_frame);
 80007da:	4804      	ldr	r0, [pc, #16]	@ (80007ec <HAL_TIM_PeriodElapsedCallback+0x28>)
 80007dc:	f000 f9ec 	bl	8000bb8 <SerialFrame_Transmit>
	}
}
 80007e0:	bf00      	nop
 80007e2:	3708      	adds	r7, #8
 80007e4:	46bd      	mov	sp, r7
 80007e6:	bd80      	pop	{r7, pc}
 80007e8:	20000644 	.word	0x20000644
 80007ec:	20000038 	.word	0x20000038

080007f0 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 80007f0:	b580      	push	{r7, lr}
 80007f2:	b082      	sub	sp, #8
 80007f4:	af00      	add	r7, sp, #0
 80007f6:	6078      	str	r0, [r7, #4]

	if (huart == &hlpuart1) {
 80007f8:	687b      	ldr	r3, [r7, #4]
 80007fa:	4a06      	ldr	r2, [pc, #24]	@ (8000814 <HAL_UART_RxCpltCallback+0x24>)
 80007fc:	4293      	cmp	r3, r2
 80007fe:	d105      	bne.n	800080c <HAL_UART_RxCpltCallback+0x1c>
//			memcpy(&rev_int3, &RxBuffer[17], sizeof(int16_t));
//		}
//
//		HAL_UART_Receive_DMA(&hlpuart1, RxBuffer, RX_LEN);
		// Parse received frame
		SerialFrame_ParseRxFrame(&serial_frame);
 8000800:	4805      	ldr	r0, [pc, #20]	@ (8000818 <HAL_UART_RxCpltCallback+0x28>)
 8000802:	f000 f9a7 	bl	8000b54 <SerialFrame_ParseRxFrame>

		// Start receiving again
		SerialFrame_StartReceive(&serial_frame);
 8000806:	4804      	ldr	r0, [pc, #16]	@ (8000818 <HAL_UART_RxCpltCallback+0x28>)
 8000808:	f000 f9ea 	bl	8000be0 <SerialFrame_StartReceive>
	}
}
 800080c:	bf00      	nop
 800080e:	3708      	adds	r7, #8
 8000810:	46bd      	mov	sp, r7
 8000812:	bd80      	pop	{r7, pc}
 8000814:	20000690 	.word	0x20000690
 8000818:	20000038 	.word	0x20000038

0800081c <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 800081c:	b480      	push	{r7}
 800081e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000820:	b672      	cpsid	i
}
 8000822:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8000824:	bf00      	nop
 8000826:	e7fd      	b.n	8000824 <Error_Handler+0x8>

08000828 <SerialFrame_Init>:

#include "serial_frame.h"
#include <stdlib.h>

/* Initialize serial frame */
void SerialFrame_Init(SerialFrame *frame, UART_HandleTypeDef *huart, uint8_t header, uint8_t terminator) {
 8000828:	b580      	push	{r7, lr}
 800082a:	b084      	sub	sp, #16
 800082c:	af00      	add	r7, sp, #0
 800082e:	60f8      	str	r0, [r7, #12]
 8000830:	60b9      	str	r1, [r7, #8]
 8000832:	4611      	mov	r1, r2
 8000834:	461a      	mov	r2, r3
 8000836:	460b      	mov	r3, r1
 8000838:	71fb      	strb	r3, [r7, #7]
 800083a:	4613      	mov	r3, r2
 800083c:	71bb      	strb	r3, [r7, #6]
    frame->huart = huart;
 800083e:	68fb      	ldr	r3, [r7, #12]
 8000840:	68ba      	ldr	r2, [r7, #8]
 8000842:	f8c3 2604 	str.w	r2, [r3, #1540]	@ 0x604
    frame->tx_field_count = 0;
 8000846:	68fb      	ldr	r3, [r7, #12]
 8000848:	2200      	movs	r2, #0
 800084a:	f883 2400 	strb.w	r2, [r3, #1024]	@ 0x400
    frame->rx_field_count = 0;
 800084e:	68fb      	ldr	r3, [r7, #12]
 8000850:	2200      	movs	r2, #0
 8000852:	f883 2401 	strb.w	r2, [r3, #1025]	@ 0x401
    frame->tx_frame_size = 2; // Header + Terminator
 8000856:	68fb      	ldr	r3, [r7, #12]
 8000858:	2202      	movs	r2, #2
 800085a:	f883 2402 	strb.w	r2, [r3, #1026]	@ 0x402
    frame->rx_frame_size = 2; // Header + Terminator
 800085e:	68fb      	ldr	r3, [r7, #12]
 8000860:	2202      	movs	r2, #2
 8000862:	f883 2403 	strb.w	r2, [r3, #1027]	@ 0x403
    frame->header = header;
 8000866:	68fb      	ldr	r3, [r7, #12]
 8000868:	79fa      	ldrb	r2, [r7, #7]
 800086a:	f883 2608 	strb.w	r2, [r3, #1544]	@ 0x608
    frame->terminator = terminator;
 800086e:	68fb      	ldr	r3, [r7, #12]
 8000870:	79ba      	ldrb	r2, [r7, #6]
 8000872:	f883 2609 	strb.w	r2, [r3, #1545]	@ 0x609

    memset(frame->tx_buffer, 0, SERIAL_FRAME_MAX_SIZE);
 8000876:	68fb      	ldr	r3, [r7, #12]
 8000878:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800087c:	22ff      	movs	r2, #255	@ 0xff
 800087e:	2100      	movs	r1, #0
 8000880:	4618      	mov	r0, r3
 8000882:	f004 fd67 	bl	8005354 <memset>
    memset(frame->rx_buffer, 0, SERIAL_FRAME_MAX_SIZE);
 8000886:	68fb      	ldr	r3, [r7, #12]
 8000888:	f203 5303 	addw	r3, r3, #1283	@ 0x503
 800088c:	22ff      	movs	r2, #255	@ 0xff
 800088e:	2100      	movs	r1, #0
 8000890:	4618      	mov	r0, r3
 8000892:	f004 fd5f 	bl	8005354 <memset>
}
 8000896:	bf00      	nop
 8000898:	3710      	adds	r7, #16
 800089a:	46bd      	mov	sp, r7
 800089c:	bd80      	pop	{r7, pc}
	...

080008a0 <SerialFrame_GetDataSize>:

/* Get size of data type */
uint8_t SerialFrame_GetDataSize(SerialFrameDataType type) {
 80008a0:	b480      	push	{r7}
 80008a2:	b083      	sub	sp, #12
 80008a4:	af00      	add	r7, sp, #0
 80008a6:	4603      	mov	r3, r0
 80008a8:	71fb      	strb	r3, [r7, #7]
    switch (type) {
 80008aa:	79fb      	ldrb	r3, [r7, #7]
 80008ac:	2b07      	cmp	r3, #7
 80008ae:	d81b      	bhi.n	80008e8 <SerialFrame_GetDataSize+0x48>
 80008b0:	a201      	add	r2, pc, #4	@ (adr r2, 80008b8 <SerialFrame_GetDataSize+0x18>)
 80008b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80008b6:	bf00      	nop
 80008b8:	080008d9 	.word	0x080008d9
 80008bc:	080008d9 	.word	0x080008d9
 80008c0:	080008dd 	.word	0x080008dd
 80008c4:	080008dd 	.word	0x080008dd
 80008c8:	080008e1 	.word	0x080008e1
 80008cc:	080008e1 	.word	0x080008e1
 80008d0:	080008e1 	.word	0x080008e1
 80008d4:	080008e5 	.word	0x080008e5
        case SERIAL_TYPE_UINT8:
        case SERIAL_TYPE_INT8:
            return 1;
 80008d8:	2301      	movs	r3, #1
 80008da:	e006      	b.n	80008ea <SerialFrame_GetDataSize+0x4a>
        case SERIAL_TYPE_UINT16:
        case SERIAL_TYPE_INT16:
            return 2;
 80008dc:	2302      	movs	r3, #2
 80008de:	e004      	b.n	80008ea <SerialFrame_GetDataSize+0x4a>
        case SERIAL_TYPE_UINT32:
        case SERIAL_TYPE_INT32:
        case SERIAL_TYPE_FLOAT:
            return 4;
 80008e0:	2304      	movs	r3, #4
 80008e2:	e002      	b.n	80008ea <SerialFrame_GetDataSize+0x4a>
        case SERIAL_TYPE_DOUBLE:
            return 8;
 80008e4:	2308      	movs	r3, #8
 80008e6:	e000      	b.n	80008ea <SerialFrame_GetDataSize+0x4a>
        default:
            return 0;
 80008e8:	2300      	movs	r3, #0
    }
}
 80008ea:	4618      	mov	r0, r3
 80008ec:	370c      	adds	r7, #12
 80008ee:	46bd      	mov	sp, r7
 80008f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008f4:	4770      	bx	lr
 80008f6:	bf00      	nop

080008f8 <SerialFrame_AddTxField>:

/* Add transmit field */
int SerialFrame_AddTxField(SerialFrame *frame, SerialFrameDataType type, void *data_ptr, const char *name) {
 80008f8:	b580      	push	{r7, lr}
 80008fa:	b086      	sub	sp, #24
 80008fc:	af00      	add	r7, sp, #0
 80008fe:	60f8      	str	r0, [r7, #12]
 8000900:	607a      	str	r2, [r7, #4]
 8000902:	603b      	str	r3, [r7, #0]
 8000904:	460b      	mov	r3, r1
 8000906:	72fb      	strb	r3, [r7, #11]
    if (frame->tx_field_count >= SERIAL_FRAME_MAX_FIELDS) {
 8000908:	68fb      	ldr	r3, [r7, #12]
 800090a:	f893 3400 	ldrb.w	r3, [r3, #1024]	@ 0x400
 800090e:	2b1f      	cmp	r3, #31
 8000910:	d902      	bls.n	8000918 <SerialFrame_AddTxField+0x20>
        return -1;
 8000912:	f04f 33ff 	mov.w	r3, #4294967295
 8000916:	e063      	b.n	80009e0 <SerialFrame_AddTxField+0xe8>
    }

    SerialFrameField *field = &frame->tx_fields[frame->tx_field_count];
 8000918:	68fb      	ldr	r3, [r7, #12]
 800091a:	f893 3400 	ldrb.w	r3, [r3, #1024]	@ 0x400
 800091e:	011b      	lsls	r3, r3, #4
 8000920:	68fa      	ldr	r2, [r7, #12]
 8000922:	4413      	add	r3, r2
 8000924:	613b      	str	r3, [r7, #16]
    field->type = type;
 8000926:	693b      	ldr	r3, [r7, #16]
 8000928:	7afa      	ldrb	r2, [r7, #11]
 800092a:	701a      	strb	r2, [r3, #0]
    field->data_ptr = data_ptr;
 800092c:	693b      	ldr	r3, [r7, #16]
 800092e:	687a      	ldr	r2, [r7, #4]
 8000930:	605a      	str	r2, [r3, #4]
    field->name = name;
 8000932:	693b      	ldr	r3, [r7, #16]
 8000934:	683a      	ldr	r2, [r7, #0]
 8000936:	60da      	str	r2, [r3, #12]
    field->size = SerialFrame_GetDataSize(type);
 8000938:	7afb      	ldrb	r3, [r7, #11]
 800093a:	4618      	mov	r0, r3
 800093c:	f7ff ffb0 	bl	80008a0 <SerialFrame_GetDataSize>
 8000940:	4603      	mov	r3, r0
 8000942:	461a      	mov	r2, r3
 8000944:	693b      	ldr	r3, [r7, #16]
 8000946:	725a      	strb	r2, [r3, #9]
    field->position = frame->tx_frame_size - 1; // Before terminator
 8000948:	68fb      	ldr	r3, [r7, #12]
 800094a:	f893 3402 	ldrb.w	r3, [r3, #1026]	@ 0x402
 800094e:	3b01      	subs	r3, #1
 8000950:	b2da      	uxtb	r2, r3
 8000952:	693b      	ldr	r3, [r7, #16]
 8000954:	721a      	strb	r2, [r3, #8]

    frame->tx_frame_size += field->size;
 8000956:	68fb      	ldr	r3, [r7, #12]
 8000958:	f893 2402 	ldrb.w	r2, [r3, #1026]	@ 0x402
 800095c:	693b      	ldr	r3, [r7, #16]
 800095e:	7a5b      	ldrb	r3, [r3, #9]
 8000960:	4413      	add	r3, r2
 8000962:	b2da      	uxtb	r2, r3
 8000964:	68fb      	ldr	r3, [r7, #12]
 8000966:	f883 2402 	strb.w	r2, [r3, #1026]	@ 0x402
    frame->tx_field_count++;
 800096a:	68fb      	ldr	r3, [r7, #12]
 800096c:	f893 3400 	ldrb.w	r3, [r3, #1024]	@ 0x400
 8000970:	3301      	adds	r3, #1
 8000972:	b2da      	uxtb	r2, r3
 8000974:	68fb      	ldr	r3, [r7, #12]
 8000976:	f883 2400 	strb.w	r2, [r3, #1024]	@ 0x400

    // Update other field positions
    for (int i = 0; i < frame->tx_field_count; i++) {
 800097a:	2300      	movs	r3, #0
 800097c:	617b      	str	r3, [r7, #20]
 800097e:	e027      	b.n	80009d0 <SerialFrame_AddTxField+0xd8>
        if (i == frame->tx_field_count - 1) continue;
 8000980:	68fb      	ldr	r3, [r7, #12]
 8000982:	f893 3400 	ldrb.w	r3, [r3, #1024]	@ 0x400
 8000986:	3b01      	subs	r3, #1
 8000988:	697a      	ldr	r2, [r7, #20]
 800098a:	429a      	cmp	r2, r3
 800098c:	d01c      	beq.n	80009c8 <SerialFrame_AddTxField+0xd0>
        frame->tx_fields[i].position = i == 0 ? 1 :
 800098e:	697b      	ldr	r3, [r7, #20]
 8000990:	2b00      	cmp	r3, #0
 8000992:	d010      	beq.n	80009b6 <SerialFrame_AddTxField+0xbe>
            (frame->tx_fields[i-1].position + frame->tx_fields[i-1].size);
 8000994:	697b      	ldr	r3, [r7, #20]
 8000996:	3b01      	subs	r3, #1
 8000998:	68fa      	ldr	r2, [r7, #12]
 800099a:	011b      	lsls	r3, r3, #4
 800099c:	4413      	add	r3, r2
 800099e:	3308      	adds	r3, #8
 80009a0:	781a      	ldrb	r2, [r3, #0]
 80009a2:	697b      	ldr	r3, [r7, #20]
 80009a4:	3b01      	subs	r3, #1
 80009a6:	68f9      	ldr	r1, [r7, #12]
 80009a8:	011b      	lsls	r3, r3, #4
 80009aa:	440b      	add	r3, r1
 80009ac:	3309      	adds	r3, #9
 80009ae:	781b      	ldrb	r3, [r3, #0]
        frame->tx_fields[i].position = i == 0 ? 1 :
 80009b0:	4413      	add	r3, r2
 80009b2:	b2d9      	uxtb	r1, r3
 80009b4:	e000      	b.n	80009b8 <SerialFrame_AddTxField+0xc0>
 80009b6:	2101      	movs	r1, #1
 80009b8:	68fa      	ldr	r2, [r7, #12]
 80009ba:	697b      	ldr	r3, [r7, #20]
 80009bc:	011b      	lsls	r3, r3, #4
 80009be:	4413      	add	r3, r2
 80009c0:	3308      	adds	r3, #8
 80009c2:	460a      	mov	r2, r1
 80009c4:	701a      	strb	r2, [r3, #0]
 80009c6:	e000      	b.n	80009ca <SerialFrame_AddTxField+0xd2>
        if (i == frame->tx_field_count - 1) continue;
 80009c8:	bf00      	nop
    for (int i = 0; i < frame->tx_field_count; i++) {
 80009ca:	697b      	ldr	r3, [r7, #20]
 80009cc:	3301      	adds	r3, #1
 80009ce:	617b      	str	r3, [r7, #20]
 80009d0:	68fb      	ldr	r3, [r7, #12]
 80009d2:	f893 3400 	ldrb.w	r3, [r3, #1024]	@ 0x400
 80009d6:	461a      	mov	r2, r3
 80009d8:	697b      	ldr	r3, [r7, #20]
 80009da:	4293      	cmp	r3, r2
 80009dc:	dbd0      	blt.n	8000980 <SerialFrame_AddTxField+0x88>
    }

    return 0;
 80009de:	2300      	movs	r3, #0
}
 80009e0:	4618      	mov	r0, r3
 80009e2:	3718      	adds	r7, #24
 80009e4:	46bd      	mov	sp, r7
 80009e6:	bd80      	pop	{r7, pc}

080009e8 <SerialFrame_AddRxField>:

/* Add receive field */
int SerialFrame_AddRxField(SerialFrame *frame, SerialFrameDataType type, void *data_ptr, const char *name) {
 80009e8:	b580      	push	{r7, lr}
 80009ea:	b086      	sub	sp, #24
 80009ec:	af00      	add	r7, sp, #0
 80009ee:	60f8      	str	r0, [r7, #12]
 80009f0:	607a      	str	r2, [r7, #4]
 80009f2:	603b      	str	r3, [r7, #0]
 80009f4:	460b      	mov	r3, r1
 80009f6:	72fb      	strb	r3, [r7, #11]
    if (frame->rx_field_count >= SERIAL_FRAME_MAX_FIELDS) {
 80009f8:	68fb      	ldr	r3, [r7, #12]
 80009fa:	f893 3401 	ldrb.w	r3, [r3, #1025]	@ 0x401
 80009fe:	2b1f      	cmp	r3, #31
 8000a00:	d902      	bls.n	8000a08 <SerialFrame_AddRxField+0x20>
        return -1;
 8000a02:	f04f 33ff 	mov.w	r3, #4294967295
 8000a06:	e067      	b.n	8000ad8 <SerialFrame_AddRxField+0xf0>
    }

    SerialFrameField *field = &frame->rx_fields[frame->rx_field_count];
 8000a08:	68fb      	ldr	r3, [r7, #12]
 8000a0a:	f893 3401 	ldrb.w	r3, [r3, #1025]	@ 0x401
 8000a0e:	3320      	adds	r3, #32
 8000a10:	011b      	lsls	r3, r3, #4
 8000a12:	68fa      	ldr	r2, [r7, #12]
 8000a14:	4413      	add	r3, r2
 8000a16:	613b      	str	r3, [r7, #16]
    field->type = type;
 8000a18:	693b      	ldr	r3, [r7, #16]
 8000a1a:	7afa      	ldrb	r2, [r7, #11]
 8000a1c:	701a      	strb	r2, [r3, #0]
    field->data_ptr = data_ptr;
 8000a1e:	693b      	ldr	r3, [r7, #16]
 8000a20:	687a      	ldr	r2, [r7, #4]
 8000a22:	605a      	str	r2, [r3, #4]
    field->name = name;
 8000a24:	693b      	ldr	r3, [r7, #16]
 8000a26:	683a      	ldr	r2, [r7, #0]
 8000a28:	60da      	str	r2, [r3, #12]
    field->size = SerialFrame_GetDataSize(type);
 8000a2a:	7afb      	ldrb	r3, [r7, #11]
 8000a2c:	4618      	mov	r0, r3
 8000a2e:	f7ff ff37 	bl	80008a0 <SerialFrame_GetDataSize>
 8000a32:	4603      	mov	r3, r0
 8000a34:	461a      	mov	r2, r3
 8000a36:	693b      	ldr	r3, [r7, #16]
 8000a38:	725a      	strb	r2, [r3, #9]
    field->position = frame->rx_frame_size - 1; // Before terminator
 8000a3a:	68fb      	ldr	r3, [r7, #12]
 8000a3c:	f893 3403 	ldrb.w	r3, [r3, #1027]	@ 0x403
 8000a40:	3b01      	subs	r3, #1
 8000a42:	b2da      	uxtb	r2, r3
 8000a44:	693b      	ldr	r3, [r7, #16]
 8000a46:	721a      	strb	r2, [r3, #8]

    frame->rx_frame_size += field->size;
 8000a48:	68fb      	ldr	r3, [r7, #12]
 8000a4a:	f893 2403 	ldrb.w	r2, [r3, #1027]	@ 0x403
 8000a4e:	693b      	ldr	r3, [r7, #16]
 8000a50:	7a5b      	ldrb	r3, [r3, #9]
 8000a52:	4413      	add	r3, r2
 8000a54:	b2da      	uxtb	r2, r3
 8000a56:	68fb      	ldr	r3, [r7, #12]
 8000a58:	f883 2403 	strb.w	r2, [r3, #1027]	@ 0x403
    frame->rx_field_count++;
 8000a5c:	68fb      	ldr	r3, [r7, #12]
 8000a5e:	f893 3401 	ldrb.w	r3, [r3, #1025]	@ 0x401
 8000a62:	3301      	adds	r3, #1
 8000a64:	b2da      	uxtb	r2, r3
 8000a66:	68fb      	ldr	r3, [r7, #12]
 8000a68:	f883 2401 	strb.w	r2, [r3, #1025]	@ 0x401

    // Update other field positions
    for (int i = 0; i < frame->rx_field_count; i++) {
 8000a6c:	2300      	movs	r3, #0
 8000a6e:	617b      	str	r3, [r7, #20]
 8000a70:	e02a      	b.n	8000ac8 <SerialFrame_AddRxField+0xe0>
        if (i == frame->rx_field_count - 1) continue;
 8000a72:	68fb      	ldr	r3, [r7, #12]
 8000a74:	f893 3401 	ldrb.w	r3, [r3, #1025]	@ 0x401
 8000a78:	3b01      	subs	r3, #1
 8000a7a:	697a      	ldr	r2, [r7, #20]
 8000a7c:	429a      	cmp	r2, r3
 8000a7e:	d01f      	beq.n	8000ac0 <SerialFrame_AddRxField+0xd8>
        frame->rx_fields[i].position = i == 0 ? 1 :
 8000a80:	697b      	ldr	r3, [r7, #20]
 8000a82:	2b00      	cmp	r3, #0
 8000a84:	d012      	beq.n	8000aac <SerialFrame_AddRxField+0xc4>
            (frame->rx_fields[i-1].position + frame->rx_fields[i-1].size);
 8000a86:	697b      	ldr	r3, [r7, #20]
 8000a88:	3b01      	subs	r3, #1
 8000a8a:	68fa      	ldr	r2, [r7, #12]
 8000a8c:	011b      	lsls	r3, r3, #4
 8000a8e:	4413      	add	r3, r2
 8000a90:	f503 7302 	add.w	r3, r3, #520	@ 0x208
 8000a94:	781a      	ldrb	r2, [r3, #0]
 8000a96:	697b      	ldr	r3, [r7, #20]
 8000a98:	3b01      	subs	r3, #1
 8000a9a:	68f9      	ldr	r1, [r7, #12]
 8000a9c:	011b      	lsls	r3, r3, #4
 8000a9e:	440b      	add	r3, r1
 8000aa0:	f203 2309 	addw	r3, r3, #521	@ 0x209
 8000aa4:	781b      	ldrb	r3, [r3, #0]
        frame->rx_fields[i].position = i == 0 ? 1 :
 8000aa6:	4413      	add	r3, r2
 8000aa8:	b2d9      	uxtb	r1, r3
 8000aaa:	e000      	b.n	8000aae <SerialFrame_AddRxField+0xc6>
 8000aac:	2101      	movs	r1, #1
 8000aae:	68fa      	ldr	r2, [r7, #12]
 8000ab0:	697b      	ldr	r3, [r7, #20]
 8000ab2:	011b      	lsls	r3, r3, #4
 8000ab4:	4413      	add	r3, r2
 8000ab6:	f503 7302 	add.w	r3, r3, #520	@ 0x208
 8000aba:	460a      	mov	r2, r1
 8000abc:	701a      	strb	r2, [r3, #0]
 8000abe:	e000      	b.n	8000ac2 <SerialFrame_AddRxField+0xda>
        if (i == frame->rx_field_count - 1) continue;
 8000ac0:	bf00      	nop
    for (int i = 0; i < frame->rx_field_count; i++) {
 8000ac2:	697b      	ldr	r3, [r7, #20]
 8000ac4:	3301      	adds	r3, #1
 8000ac6:	617b      	str	r3, [r7, #20]
 8000ac8:	68fb      	ldr	r3, [r7, #12]
 8000aca:	f893 3401 	ldrb.w	r3, [r3, #1025]	@ 0x401
 8000ace:	461a      	mov	r2, r3
 8000ad0:	697b      	ldr	r3, [r7, #20]
 8000ad2:	4293      	cmp	r3, r2
 8000ad4:	dbcd      	blt.n	8000a72 <SerialFrame_AddRxField+0x8a>
    }

    return 0;
 8000ad6:	2300      	movs	r3, #0
}
 8000ad8:	4618      	mov	r0, r3
 8000ada:	3718      	adds	r7, #24
 8000adc:	46bd      	mov	sp, r7
 8000ade:	bd80      	pop	{r7, pc}

08000ae0 <SerialFrame_BuildTxFrame>:
    memset(frame->tx_fields, 0, sizeof(frame->tx_fields));
    memset(frame->rx_fields, 0, sizeof(frame->rx_fields));
}

/* Build transmit frame */
void SerialFrame_BuildTxFrame(SerialFrame *frame) {
 8000ae0:	b580      	push	{r7, lr}
 8000ae2:	b084      	sub	sp, #16
 8000ae4:	af00      	add	r7, sp, #0
 8000ae6:	6078      	str	r0, [r7, #4]
    frame->tx_buffer[0] = frame->header;
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	f893 2608 	ldrb.w	r2, [r3, #1544]	@ 0x608
 8000aee:	687b      	ldr	r3, [r7, #4]
 8000af0:	f883 2404 	strb.w	r2, [r3, #1028]	@ 0x404

    for (int i = 0; i < frame->tx_field_count; i++) {
 8000af4:	2300      	movs	r3, #0
 8000af6:	60fb      	str	r3, [r7, #12]
 8000af8:	e015      	b.n	8000b26 <SerialFrame_BuildTxFrame+0x46>
        SerialFrameField *field = &frame->tx_fields[i];
 8000afa:	68fb      	ldr	r3, [r7, #12]
 8000afc:	011b      	lsls	r3, r3, #4
 8000afe:	687a      	ldr	r2, [r7, #4]
 8000b00:	4413      	add	r3, r2
 8000b02:	60bb      	str	r3, [r7, #8]
        memcpy(&frame->tx_buffer[field->position], field->data_ptr, field->size);
 8000b04:	68bb      	ldr	r3, [r7, #8]
 8000b06:	7a1b      	ldrb	r3, [r3, #8]
 8000b08:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8000b0c:	687a      	ldr	r2, [r7, #4]
 8000b0e:	4413      	add	r3, r2
 8000b10:	1d18      	adds	r0, r3, #4
 8000b12:	68bb      	ldr	r3, [r7, #8]
 8000b14:	6859      	ldr	r1, [r3, #4]
 8000b16:	68bb      	ldr	r3, [r7, #8]
 8000b18:	7a5b      	ldrb	r3, [r3, #9]
 8000b1a:	461a      	mov	r2, r3
 8000b1c:	f004 fc46 	bl	80053ac <memcpy>
    for (int i = 0; i < frame->tx_field_count; i++) {
 8000b20:	68fb      	ldr	r3, [r7, #12]
 8000b22:	3301      	adds	r3, #1
 8000b24:	60fb      	str	r3, [r7, #12]
 8000b26:	687b      	ldr	r3, [r7, #4]
 8000b28:	f893 3400 	ldrb.w	r3, [r3, #1024]	@ 0x400
 8000b2c:	461a      	mov	r2, r3
 8000b2e:	68fb      	ldr	r3, [r7, #12]
 8000b30:	4293      	cmp	r3, r2
 8000b32:	dbe2      	blt.n	8000afa <SerialFrame_BuildTxFrame+0x1a>
    }

    frame->tx_buffer[frame->tx_frame_size - 1] = frame->terminator;
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	f893 3402 	ldrb.w	r3, [r3, #1026]	@ 0x402
 8000b3a:	3b01      	subs	r3, #1
 8000b3c:	687a      	ldr	r2, [r7, #4]
 8000b3e:	f892 1609 	ldrb.w	r1, [r2, #1545]	@ 0x609
 8000b42:	687a      	ldr	r2, [r7, #4]
 8000b44:	4413      	add	r3, r2
 8000b46:	460a      	mov	r2, r1
 8000b48:	f883 2404 	strb.w	r2, [r3, #1028]	@ 0x404
}
 8000b4c:	bf00      	nop
 8000b4e:	3710      	adds	r7, #16
 8000b50:	46bd      	mov	sp, r7
 8000b52:	bd80      	pop	{r7, pc}

08000b54 <SerialFrame_ParseRxFrame>:

/* Parse receive frame */
void SerialFrame_ParseRxFrame(SerialFrame *frame) {
 8000b54:	b580      	push	{r7, lr}
 8000b56:	b084      	sub	sp, #16
 8000b58:	af00      	add	r7, sp, #0
 8000b5a:	6078      	str	r0, [r7, #4]
    if (frame->rx_buffer[0] != frame->header) {
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	f893 2503 	ldrb.w	r2, [r3, #1283]	@ 0x503
 8000b62:	687b      	ldr	r3, [r7, #4]
 8000b64:	f893 3608 	ldrb.w	r3, [r3, #1544]	@ 0x608
 8000b68:	429a      	cmp	r2, r3
 8000b6a:	d121      	bne.n	8000bb0 <SerialFrame_ParseRxFrame+0x5c>
        return; // Invalid frame
    }

    for (int i = 0; i < frame->rx_field_count; i++) {
 8000b6c:	2300      	movs	r3, #0
 8000b6e:	60fb      	str	r3, [r7, #12]
 8000b70:	e016      	b.n	8000ba0 <SerialFrame_ParseRxFrame+0x4c>
        SerialFrameField *field = &frame->rx_fields[i];
 8000b72:	68fb      	ldr	r3, [r7, #12]
 8000b74:	3320      	adds	r3, #32
 8000b76:	011b      	lsls	r3, r3, #4
 8000b78:	687a      	ldr	r2, [r7, #4]
 8000b7a:	4413      	add	r3, r2
 8000b7c:	60bb      	str	r3, [r7, #8]
        memcpy(field->data_ptr, &frame->rx_buffer[field->position], field->size);
 8000b7e:	68bb      	ldr	r3, [r7, #8]
 8000b80:	6858      	ldr	r0, [r3, #4]
 8000b82:	68bb      	ldr	r3, [r7, #8]
 8000b84:	7a1b      	ldrb	r3, [r3, #8]
 8000b86:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8000b8a:	687a      	ldr	r2, [r7, #4]
 8000b8c:	4413      	add	r3, r2
 8000b8e:	1cd9      	adds	r1, r3, #3
 8000b90:	68bb      	ldr	r3, [r7, #8]
 8000b92:	7a5b      	ldrb	r3, [r3, #9]
 8000b94:	461a      	mov	r2, r3
 8000b96:	f004 fc09 	bl	80053ac <memcpy>
    for (int i = 0; i < frame->rx_field_count; i++) {
 8000b9a:	68fb      	ldr	r3, [r7, #12]
 8000b9c:	3301      	adds	r3, #1
 8000b9e:	60fb      	str	r3, [r7, #12]
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	f893 3401 	ldrb.w	r3, [r3, #1025]	@ 0x401
 8000ba6:	461a      	mov	r2, r3
 8000ba8:	68fb      	ldr	r3, [r7, #12]
 8000baa:	4293      	cmp	r3, r2
 8000bac:	dbe1      	blt.n	8000b72 <SerialFrame_ParseRxFrame+0x1e>
 8000bae:	e000      	b.n	8000bb2 <SerialFrame_ParseRxFrame+0x5e>
        return; // Invalid frame
 8000bb0:	bf00      	nop
    }
}
 8000bb2:	3710      	adds	r7, #16
 8000bb4:	46bd      	mov	sp, r7
 8000bb6:	bd80      	pop	{r7, pc}

08000bb8 <SerialFrame_Transmit>:

/* Transmit frame */
void SerialFrame_Transmit(SerialFrame *frame) {
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	b082      	sub	sp, #8
 8000bbc:	af00      	add	r7, sp, #0
 8000bbe:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit_DMA(frame->huart, frame->tx_buffer, frame->tx_frame_size);
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	f8d3 0604 	ldr.w	r0, [r3, #1540]	@ 0x604
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	f203 4104 	addw	r1, r3, #1028	@ 0x404
 8000bcc:	687b      	ldr	r3, [r7, #4]
 8000bce:	f893 3402 	ldrb.w	r3, [r3, #1026]	@ 0x402
 8000bd2:	461a      	mov	r2, r3
 8000bd4:	f002 feca 	bl	800396c <HAL_UART_Transmit_DMA>
}
 8000bd8:	bf00      	nop
 8000bda:	3708      	adds	r7, #8
 8000bdc:	46bd      	mov	sp, r7
 8000bde:	bd80      	pop	{r7, pc}

08000be0 <SerialFrame_StartReceive>:

/* Start receive */
void SerialFrame_StartReceive(SerialFrame *frame) {
 8000be0:	b580      	push	{r7, lr}
 8000be2:	b082      	sub	sp, #8
 8000be4:	af00      	add	r7, sp, #0
 8000be6:	6078      	str	r0, [r7, #4]
    HAL_UART_Receive_DMA(frame->huart, frame->rx_buffer, frame->rx_frame_size);
 8000be8:	687b      	ldr	r3, [r7, #4]
 8000bea:	f8d3 0604 	ldr.w	r0, [r3, #1540]	@ 0x604
 8000bee:	687b      	ldr	r3, [r7, #4]
 8000bf0:	f203 5103 	addw	r1, r3, #1283	@ 0x503
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	f893 3403 	ldrb.w	r3, [r3, #1027]	@ 0x403
 8000bfa:	461a      	mov	r2, r3
 8000bfc:	f002 ff36 	bl	8003a6c <HAL_UART_Receive_DMA>
}
 8000c00:	bf00      	nop
 8000c02:	3708      	adds	r7, #8
 8000c04:	46bd      	mov	sp, r7
 8000c06:	bd80      	pop	{r7, pc}

08000c08 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c08:	b580      	push	{r7, lr}
 8000c0a:	b082      	sub	sp, #8
 8000c0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c0e:	4b0f      	ldr	r3, [pc, #60]	@ (8000c4c <HAL_MspInit+0x44>)
 8000c10:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000c12:	4a0e      	ldr	r2, [pc, #56]	@ (8000c4c <HAL_MspInit+0x44>)
 8000c14:	f043 0301 	orr.w	r3, r3, #1
 8000c18:	6613      	str	r3, [r2, #96]	@ 0x60
 8000c1a:	4b0c      	ldr	r3, [pc, #48]	@ (8000c4c <HAL_MspInit+0x44>)
 8000c1c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000c1e:	f003 0301 	and.w	r3, r3, #1
 8000c22:	607b      	str	r3, [r7, #4]
 8000c24:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c26:	4b09      	ldr	r3, [pc, #36]	@ (8000c4c <HAL_MspInit+0x44>)
 8000c28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000c2a:	4a08      	ldr	r2, [pc, #32]	@ (8000c4c <HAL_MspInit+0x44>)
 8000c2c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000c30:	6593      	str	r3, [r2, #88]	@ 0x58
 8000c32:	4b06      	ldr	r3, [pc, #24]	@ (8000c4c <HAL_MspInit+0x44>)
 8000c34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000c36:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000c3a:	603b      	str	r3, [r7, #0]
 8000c3c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8000c3e:	f001 f92f 	bl	8001ea0 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c42:	bf00      	nop
 8000c44:	3708      	adds	r7, #8
 8000c46:	46bd      	mov	sp, r7
 8000c48:	bd80      	pop	{r7, pc}
 8000c4a:	bf00      	nop
 8000c4c:	40021000 	.word	0x40021000

08000c50 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c50:	b480      	push	{r7}
 8000c52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000c54:	bf00      	nop
 8000c56:	e7fd      	b.n	8000c54 <NMI_Handler+0x4>

08000c58 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c58:	b480      	push	{r7}
 8000c5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c5c:	bf00      	nop
 8000c5e:	e7fd      	b.n	8000c5c <HardFault_Handler+0x4>

08000c60 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c60:	b480      	push	{r7}
 8000c62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c64:	bf00      	nop
 8000c66:	e7fd      	b.n	8000c64 <MemManage_Handler+0x4>

08000c68 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c68:	b480      	push	{r7}
 8000c6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c6c:	bf00      	nop
 8000c6e:	e7fd      	b.n	8000c6c <BusFault_Handler+0x4>

08000c70 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c70:	b480      	push	{r7}
 8000c72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c74:	bf00      	nop
 8000c76:	e7fd      	b.n	8000c74 <UsageFault_Handler+0x4>

08000c78 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000c78:	b480      	push	{r7}
 8000c7a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000c7c:	bf00      	nop
 8000c7e:	46bd      	mov	sp, r7
 8000c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c84:	4770      	bx	lr

08000c86 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c86:	b480      	push	{r7}
 8000c88:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c8a:	bf00      	nop
 8000c8c:	46bd      	mov	sp, r7
 8000c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c92:	4770      	bx	lr

08000c94 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c94:	b480      	push	{r7}
 8000c96:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000c98:	bf00      	nop
 8000c9a:	46bd      	mov	sp, r7
 8000c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca0:	4770      	bx	lr

08000ca2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ca2:	b580      	push	{r7, lr}
 8000ca4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000ca6:	f000 fa39 	bl	800111c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000caa:	bf00      	nop
 8000cac:	bd80      	pop	{r7, pc}
	...

08000cb0 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8000cb0:	b580      	push	{r7, lr}
 8000cb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_lpuart1_rx);
 8000cb4:	4802      	ldr	r0, [pc, #8]	@ (8000cc0 <DMA1_Channel1_IRQHandler+0x10>)
 8000cb6:	f000 fd42 	bl	800173e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8000cba:	bf00      	nop
 8000cbc:	bd80      	pop	{r7, pc}
 8000cbe:	bf00      	nop
 8000cc0:	20000724 	.word	0x20000724

08000cc4 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8000cc4:	b580      	push	{r7, lr}
 8000cc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_lpuart1_tx);
 8000cc8:	4802      	ldr	r0, [pc, #8]	@ (8000cd4 <DMA1_Channel2_IRQHandler+0x10>)
 8000cca:	f000 fd38 	bl	800173e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8000cce:	bf00      	nop
 8000cd0:	bd80      	pop	{r7, pc}
 8000cd2:	bf00      	nop
 8000cd4:	20000784 	.word	0x20000784

08000cd8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000cdc:	4802      	ldr	r0, [pc, #8]	@ (8000ce8 <TIM2_IRQHandler+0x10>)
 8000cde:	f002 f93b 	bl	8002f58 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000ce2:	bf00      	nop
 8000ce4:	bd80      	pop	{r7, pc}
 8000ce6:	bf00      	nop
 8000ce8:	20000644 	.word	0x20000644

08000cec <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000cec:	b580      	push	{r7, lr}
 8000cee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8000cf0:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8000cf4:	f001 f80c 	bl	8001d10 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000cf8:	bf00      	nop
 8000cfa:	bd80      	pop	{r7, pc}

08000cfc <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 global interrupt.
  */
void LPUART1_IRQHandler(void)
{
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 8000d00:	4802      	ldr	r0, [pc, #8]	@ (8000d0c <LPUART1_IRQHandler+0x10>)
 8000d02:	f002 feff 	bl	8003b04 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 8000d06:	bf00      	nop
 8000d08:	bd80      	pop	{r7, pc}
 8000d0a:	bf00      	nop
 8000d0c:	20000690 	.word	0x20000690

08000d10 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000d10:	b480      	push	{r7}
 8000d12:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000d14:	4b06      	ldr	r3, [pc, #24]	@ (8000d30 <SystemInit+0x20>)
 8000d16:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000d1a:	4a05      	ldr	r2, [pc, #20]	@ (8000d30 <SystemInit+0x20>)
 8000d1c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000d20:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000d24:	bf00      	nop
 8000d26:	46bd      	mov	sp, r7
 8000d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d2c:	4770      	bx	lr
 8000d2e:	bf00      	nop
 8000d30:	e000ed00 	.word	0xe000ed00

08000d34 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8000d34:	b580      	push	{r7, lr}
 8000d36:	b088      	sub	sp, #32
 8000d38:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000d3a:	f107 0310 	add.w	r3, r7, #16
 8000d3e:	2200      	movs	r2, #0
 8000d40:	601a      	str	r2, [r3, #0]
 8000d42:	605a      	str	r2, [r3, #4]
 8000d44:	609a      	str	r2, [r3, #8]
 8000d46:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000d48:	1d3b      	adds	r3, r7, #4
 8000d4a:	2200      	movs	r2, #0
 8000d4c:	601a      	str	r2, [r3, #0]
 8000d4e:	605a      	str	r2, [r3, #4]
 8000d50:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000d52:	4b1e      	ldr	r3, [pc, #120]	@ (8000dcc <MX_TIM2_Init+0x98>)
 8000d54:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000d58:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 169;
 8000d5a:	4b1c      	ldr	r3, [pc, #112]	@ (8000dcc <MX_TIM2_Init+0x98>)
 8000d5c:	22a9      	movs	r2, #169	@ 0xa9
 8000d5e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d60:	4b1a      	ldr	r3, [pc, #104]	@ (8000dcc <MX_TIM2_Init+0x98>)
 8000d62:	2200      	movs	r2, #0
 8000d64:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 8000d66:	4b19      	ldr	r3, [pc, #100]	@ (8000dcc <MX_TIM2_Init+0x98>)
 8000d68:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000d6c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d6e:	4b17      	ldr	r3, [pc, #92]	@ (8000dcc <MX_TIM2_Init+0x98>)
 8000d70:	2200      	movs	r2, #0
 8000d72:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d74:	4b15      	ldr	r3, [pc, #84]	@ (8000dcc <MX_TIM2_Init+0x98>)
 8000d76:	2200      	movs	r2, #0
 8000d78:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000d7a:	4814      	ldr	r0, [pc, #80]	@ (8000dcc <MX_TIM2_Init+0x98>)
 8000d7c:	f002 f81c 	bl	8002db8 <HAL_TIM_Base_Init>
 8000d80:	4603      	mov	r3, r0
 8000d82:	2b00      	cmp	r3, #0
 8000d84:	d001      	beq.n	8000d8a <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8000d86:	f7ff fd49 	bl	800081c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000d8a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000d8e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000d90:	f107 0310 	add.w	r3, r7, #16
 8000d94:	4619      	mov	r1, r3
 8000d96:	480d      	ldr	r0, [pc, #52]	@ (8000dcc <MX_TIM2_Init+0x98>)
 8000d98:	f002 fa2e 	bl	80031f8 <HAL_TIM_ConfigClockSource>
 8000d9c:	4603      	mov	r3, r0
 8000d9e:	2b00      	cmp	r3, #0
 8000da0:	d001      	beq.n	8000da6 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8000da2:	f7ff fd3b 	bl	800081c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000da6:	2320      	movs	r3, #32
 8000da8:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000daa:	2300      	movs	r3, #0
 8000dac:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000dae:	1d3b      	adds	r3, r7, #4
 8000db0:	4619      	mov	r1, r3
 8000db2:	4806      	ldr	r0, [pc, #24]	@ (8000dcc <MX_TIM2_Init+0x98>)
 8000db4:	f002 fcae 	bl	8003714 <HAL_TIMEx_MasterConfigSynchronization>
 8000db8:	4603      	mov	r3, r0
 8000dba:	2b00      	cmp	r3, #0
 8000dbc:	d001      	beq.n	8000dc2 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8000dbe:	f7ff fd2d 	bl	800081c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000dc2:	bf00      	nop
 8000dc4:	3720      	adds	r7, #32
 8000dc6:	46bd      	mov	sp, r7
 8000dc8:	bd80      	pop	{r7, pc}
 8000dca:	bf00      	nop
 8000dcc:	20000644 	.word	0x20000644

08000dd0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8000dd0:	b580      	push	{r7, lr}
 8000dd2:	b084      	sub	sp, #16
 8000dd4:	af00      	add	r7, sp, #0
 8000dd6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	681b      	ldr	r3, [r3, #0]
 8000ddc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000de0:	d113      	bne.n	8000e0a <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000de2:	4b0c      	ldr	r3, [pc, #48]	@ (8000e14 <HAL_TIM_Base_MspInit+0x44>)
 8000de4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000de6:	4a0b      	ldr	r2, [pc, #44]	@ (8000e14 <HAL_TIM_Base_MspInit+0x44>)
 8000de8:	f043 0301 	orr.w	r3, r3, #1
 8000dec:	6593      	str	r3, [r2, #88]	@ 0x58
 8000dee:	4b09      	ldr	r3, [pc, #36]	@ (8000e14 <HAL_TIM_Base_MspInit+0x44>)
 8000df0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000df2:	f003 0301 	and.w	r3, r3, #1
 8000df6:	60fb      	str	r3, [r7, #12]
 8000df8:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	2100      	movs	r1, #0
 8000dfe:	201c      	movs	r0, #28
 8000e00:	f000 fa85 	bl	800130e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000e04:	201c      	movs	r0, #28
 8000e06:	f000 fa9c 	bl	8001342 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8000e0a:	bf00      	nop
 8000e0c:	3710      	adds	r7, #16
 8000e0e:	46bd      	mov	sp, r7
 8000e10:	bd80      	pop	{r7, pc}
 8000e12:	bf00      	nop
 8000e14:	40021000 	.word	0x40021000

08000e18 <MX_LPUART1_UART_Init>:
DMA_HandleTypeDef hdma_lpuart1_tx;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 8000e18:	b580      	push	{r7, lr}
 8000e1a:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8000e1c:	4b20      	ldr	r3, [pc, #128]	@ (8000ea0 <MX_LPUART1_UART_Init+0x88>)
 8000e1e:	4a21      	ldr	r2, [pc, #132]	@ (8000ea4 <MX_LPUART1_UART_Init+0x8c>)
 8000e20:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 2000000;
 8000e22:	4b1f      	ldr	r3, [pc, #124]	@ (8000ea0 <MX_LPUART1_UART_Init+0x88>)
 8000e24:	4a20      	ldr	r2, [pc, #128]	@ (8000ea8 <MX_LPUART1_UART_Init+0x90>)
 8000e26:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000e28:	4b1d      	ldr	r3, [pc, #116]	@ (8000ea0 <MX_LPUART1_UART_Init+0x88>)
 8000e2a:	2200      	movs	r2, #0
 8000e2c:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8000e2e:	4b1c      	ldr	r3, [pc, #112]	@ (8000ea0 <MX_LPUART1_UART_Init+0x88>)
 8000e30:	2200      	movs	r2, #0
 8000e32:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8000e34:	4b1a      	ldr	r3, [pc, #104]	@ (8000ea0 <MX_LPUART1_UART_Init+0x88>)
 8000e36:	2200      	movs	r2, #0
 8000e38:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8000e3a:	4b19      	ldr	r3, [pc, #100]	@ (8000ea0 <MX_LPUART1_UART_Init+0x88>)
 8000e3c:	220c      	movs	r2, #12
 8000e3e:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000e40:	4b17      	ldr	r3, [pc, #92]	@ (8000ea0 <MX_LPUART1_UART_Init+0x88>)
 8000e42:	2200      	movs	r2, #0
 8000e44:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000e46:	4b16      	ldr	r3, [pc, #88]	@ (8000ea0 <MX_LPUART1_UART_Init+0x88>)
 8000e48:	2200      	movs	r2, #0
 8000e4a:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000e4c:	4b14      	ldr	r3, [pc, #80]	@ (8000ea0 <MX_LPUART1_UART_Init+0x88>)
 8000e4e:	2200      	movs	r2, #0
 8000e50:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000e52:	4b13      	ldr	r3, [pc, #76]	@ (8000ea0 <MX_LPUART1_UART_Init+0x88>)
 8000e54:	2200      	movs	r2, #0
 8000e56:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8000e58:	4811      	ldr	r0, [pc, #68]	@ (8000ea0 <MX_LPUART1_UART_Init+0x88>)
 8000e5a:	f002 fd37 	bl	80038cc <HAL_UART_Init>
 8000e5e:	4603      	mov	r3, r0
 8000e60:	2b00      	cmp	r3, #0
 8000e62:	d001      	beq.n	8000e68 <MX_LPUART1_UART_Init+0x50>
  {
    Error_Handler();
 8000e64:	f7ff fcda 	bl	800081c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000e68:	2100      	movs	r1, #0
 8000e6a:	480d      	ldr	r0, [pc, #52]	@ (8000ea0 <MX_LPUART1_UART_Init+0x88>)
 8000e6c:	f004 f9a7 	bl	80051be <HAL_UARTEx_SetTxFifoThreshold>
 8000e70:	4603      	mov	r3, r0
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	d001      	beq.n	8000e7a <MX_LPUART1_UART_Init+0x62>
  {
    Error_Handler();
 8000e76:	f7ff fcd1 	bl	800081c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000e7a:	2100      	movs	r1, #0
 8000e7c:	4808      	ldr	r0, [pc, #32]	@ (8000ea0 <MX_LPUART1_UART_Init+0x88>)
 8000e7e:	f004 f9dc 	bl	800523a <HAL_UARTEx_SetRxFifoThreshold>
 8000e82:	4603      	mov	r3, r0
 8000e84:	2b00      	cmp	r3, #0
 8000e86:	d001      	beq.n	8000e8c <MX_LPUART1_UART_Init+0x74>
  {
    Error_Handler();
 8000e88:	f7ff fcc8 	bl	800081c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8000e8c:	4804      	ldr	r0, [pc, #16]	@ (8000ea0 <MX_LPUART1_UART_Init+0x88>)
 8000e8e:	f004 f95d 	bl	800514c <HAL_UARTEx_DisableFifoMode>
 8000e92:	4603      	mov	r3, r0
 8000e94:	2b00      	cmp	r3, #0
 8000e96:	d001      	beq.n	8000e9c <MX_LPUART1_UART_Init+0x84>
  {
    Error_Handler();
 8000e98:	f7ff fcc0 	bl	800081c <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8000e9c:	bf00      	nop
 8000e9e:	bd80      	pop	{r7, pc}
 8000ea0:	20000690 	.word	0x20000690
 8000ea4:	40008000 	.word	0x40008000
 8000ea8:	001e8480 	.word	0x001e8480

08000eac <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000eac:	b580      	push	{r7, lr}
 8000eae:	b09e      	sub	sp, #120	@ 0x78
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000eb4:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000eb8:	2200      	movs	r2, #0
 8000eba:	601a      	str	r2, [r3, #0]
 8000ebc:	605a      	str	r2, [r3, #4]
 8000ebe:	609a      	str	r2, [r3, #8]
 8000ec0:	60da      	str	r2, [r3, #12]
 8000ec2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000ec4:	f107 0310 	add.w	r3, r7, #16
 8000ec8:	2254      	movs	r2, #84	@ 0x54
 8000eca:	2100      	movs	r1, #0
 8000ecc:	4618      	mov	r0, r3
 8000ece:	f004 fa41 	bl	8005354 <memset>
  if(uartHandle->Instance==LPUART1)
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	681b      	ldr	r3, [r3, #0]
 8000ed6:	4a4d      	ldr	r2, [pc, #308]	@ (800100c <HAL_UART_MspInit+0x160>)
 8000ed8:	4293      	cmp	r3, r2
 8000eda:	f040 8092 	bne.w	8001002 <HAL_UART_MspInit+0x156>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8000ede:	2320      	movs	r3, #32
 8000ee0:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8000ee2:	2300      	movs	r3, #0
 8000ee4:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000ee6:	f107 0310 	add.w	r3, r7, #16
 8000eea:	4618      	mov	r0, r3
 8000eec:	f001 fd16 	bl	800291c <HAL_RCCEx_PeriphCLKConfig>
 8000ef0:	4603      	mov	r3, r0
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	d001      	beq.n	8000efa <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8000ef6:	f7ff fc91 	bl	800081c <Error_Handler>
    }

    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8000efa:	4b45      	ldr	r3, [pc, #276]	@ (8001010 <HAL_UART_MspInit+0x164>)
 8000efc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000efe:	4a44      	ldr	r2, [pc, #272]	@ (8001010 <HAL_UART_MspInit+0x164>)
 8000f00:	f043 0301 	orr.w	r3, r3, #1
 8000f04:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8000f06:	4b42      	ldr	r3, [pc, #264]	@ (8001010 <HAL_UART_MspInit+0x164>)
 8000f08:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000f0a:	f003 0301 	and.w	r3, r3, #1
 8000f0e:	60fb      	str	r3, [r7, #12]
 8000f10:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f12:	4b3f      	ldr	r3, [pc, #252]	@ (8001010 <HAL_UART_MspInit+0x164>)
 8000f14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f16:	4a3e      	ldr	r2, [pc, #248]	@ (8001010 <HAL_UART_MspInit+0x164>)
 8000f18:	f043 0301 	orr.w	r3, r3, #1
 8000f1c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f1e:	4b3c      	ldr	r3, [pc, #240]	@ (8001010 <HAL_UART_MspInit+0x164>)
 8000f20:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f22:	f003 0301 	and.w	r3, r3, #1
 8000f26:	60bb      	str	r3, [r7, #8]
 8000f28:	68bb      	ldr	r3, [r7, #8]
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = LPUART1_TX_Pin|LPUART1_RX_Pin;
 8000f2a:	230c      	movs	r3, #12
 8000f2c:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f2e:	2302      	movs	r3, #2
 8000f30:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f32:	2300      	movs	r3, #0
 8000f34:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f36:	2300      	movs	r3, #0
 8000f38:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 8000f3a:	230c      	movs	r3, #12
 8000f3c:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f3e:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000f42:	4619      	mov	r1, r3
 8000f44:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f48:	f000 fd48 	bl	80019dc <HAL_GPIO_Init>

    /* LPUART1 DMA Init */
    /* LPUART1_RX Init */
    hdma_lpuart1_rx.Instance = DMA1_Channel1;
 8000f4c:	4b31      	ldr	r3, [pc, #196]	@ (8001014 <HAL_UART_MspInit+0x168>)
 8000f4e:	4a32      	ldr	r2, [pc, #200]	@ (8001018 <HAL_UART_MspInit+0x16c>)
 8000f50:	601a      	str	r2, [r3, #0]
    hdma_lpuart1_rx.Init.Request = DMA_REQUEST_LPUART1_RX;
 8000f52:	4b30      	ldr	r3, [pc, #192]	@ (8001014 <HAL_UART_MspInit+0x168>)
 8000f54:	2222      	movs	r2, #34	@ 0x22
 8000f56:	605a      	str	r2, [r3, #4]
    hdma_lpuart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000f58:	4b2e      	ldr	r3, [pc, #184]	@ (8001014 <HAL_UART_MspInit+0x168>)
 8000f5a:	2200      	movs	r2, #0
 8000f5c:	609a      	str	r2, [r3, #8]
    hdma_lpuart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000f5e:	4b2d      	ldr	r3, [pc, #180]	@ (8001014 <HAL_UART_MspInit+0x168>)
 8000f60:	2200      	movs	r2, #0
 8000f62:	60da      	str	r2, [r3, #12]
    hdma_lpuart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000f64:	4b2b      	ldr	r3, [pc, #172]	@ (8001014 <HAL_UART_MspInit+0x168>)
 8000f66:	2280      	movs	r2, #128	@ 0x80
 8000f68:	611a      	str	r2, [r3, #16]
    hdma_lpuart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000f6a:	4b2a      	ldr	r3, [pc, #168]	@ (8001014 <HAL_UART_MspInit+0x168>)
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	615a      	str	r2, [r3, #20]
    hdma_lpuart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000f70:	4b28      	ldr	r3, [pc, #160]	@ (8001014 <HAL_UART_MspInit+0x168>)
 8000f72:	2200      	movs	r2, #0
 8000f74:	619a      	str	r2, [r3, #24]
    hdma_lpuart1_rx.Init.Mode = DMA_CIRCULAR;
 8000f76:	4b27      	ldr	r3, [pc, #156]	@ (8001014 <HAL_UART_MspInit+0x168>)
 8000f78:	2220      	movs	r2, #32
 8000f7a:	61da      	str	r2, [r3, #28]
    hdma_lpuart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000f7c:	4b25      	ldr	r3, [pc, #148]	@ (8001014 <HAL_UART_MspInit+0x168>)
 8000f7e:	2200      	movs	r2, #0
 8000f80:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_lpuart1_rx) != HAL_OK)
 8000f82:	4824      	ldr	r0, [pc, #144]	@ (8001014 <HAL_UART_MspInit+0x168>)
 8000f84:	f000 f9f8 	bl	8001378 <HAL_DMA_Init>
 8000f88:	4603      	mov	r3, r0
 8000f8a:	2b00      	cmp	r3, #0
 8000f8c:	d001      	beq.n	8000f92 <HAL_UART_MspInit+0xe6>
    {
      Error_Handler();
 8000f8e:	f7ff fc45 	bl	800081c <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_lpuart1_rx);
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	4a1f      	ldr	r2, [pc, #124]	@ (8001014 <HAL_UART_MspInit+0x168>)
 8000f96:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8000f9a:	4a1e      	ldr	r2, [pc, #120]	@ (8001014 <HAL_UART_MspInit+0x168>)
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	6293      	str	r3, [r2, #40]	@ 0x28

    /* LPUART1_TX Init */
    hdma_lpuart1_tx.Instance = DMA1_Channel2;
 8000fa0:	4b1e      	ldr	r3, [pc, #120]	@ (800101c <HAL_UART_MspInit+0x170>)
 8000fa2:	4a1f      	ldr	r2, [pc, #124]	@ (8001020 <HAL_UART_MspInit+0x174>)
 8000fa4:	601a      	str	r2, [r3, #0]
    hdma_lpuart1_tx.Init.Request = DMA_REQUEST_LPUART1_TX;
 8000fa6:	4b1d      	ldr	r3, [pc, #116]	@ (800101c <HAL_UART_MspInit+0x170>)
 8000fa8:	2223      	movs	r2, #35	@ 0x23
 8000faa:	605a      	str	r2, [r3, #4]
    hdma_lpuart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000fac:	4b1b      	ldr	r3, [pc, #108]	@ (800101c <HAL_UART_MspInit+0x170>)
 8000fae:	2210      	movs	r2, #16
 8000fb0:	609a      	str	r2, [r3, #8]
    hdma_lpuart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000fb2:	4b1a      	ldr	r3, [pc, #104]	@ (800101c <HAL_UART_MspInit+0x170>)
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	60da      	str	r2, [r3, #12]
    hdma_lpuart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000fb8:	4b18      	ldr	r3, [pc, #96]	@ (800101c <HAL_UART_MspInit+0x170>)
 8000fba:	2280      	movs	r2, #128	@ 0x80
 8000fbc:	611a      	str	r2, [r3, #16]
    hdma_lpuart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000fbe:	4b17      	ldr	r3, [pc, #92]	@ (800101c <HAL_UART_MspInit+0x170>)
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	615a      	str	r2, [r3, #20]
    hdma_lpuart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000fc4:	4b15      	ldr	r3, [pc, #84]	@ (800101c <HAL_UART_MspInit+0x170>)
 8000fc6:	2200      	movs	r2, #0
 8000fc8:	619a      	str	r2, [r3, #24]
    hdma_lpuart1_tx.Init.Mode = DMA_NORMAL;
 8000fca:	4b14      	ldr	r3, [pc, #80]	@ (800101c <HAL_UART_MspInit+0x170>)
 8000fcc:	2200      	movs	r2, #0
 8000fce:	61da      	str	r2, [r3, #28]
    hdma_lpuart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000fd0:	4b12      	ldr	r3, [pc, #72]	@ (800101c <HAL_UART_MspInit+0x170>)
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_lpuart1_tx) != HAL_OK)
 8000fd6:	4811      	ldr	r0, [pc, #68]	@ (800101c <HAL_UART_MspInit+0x170>)
 8000fd8:	f000 f9ce 	bl	8001378 <HAL_DMA_Init>
 8000fdc:	4603      	mov	r3, r0
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	d001      	beq.n	8000fe6 <HAL_UART_MspInit+0x13a>
    {
      Error_Handler();
 8000fe2:	f7ff fc1b 	bl	800081c <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_lpuart1_tx);
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	4a0c      	ldr	r2, [pc, #48]	@ (800101c <HAL_UART_MspInit+0x170>)
 8000fea:	67da      	str	r2, [r3, #124]	@ 0x7c
 8000fec:	4a0b      	ldr	r2, [pc, #44]	@ (800101c <HAL_UART_MspInit+0x170>)
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	6293      	str	r3, [r2, #40]	@ 0x28

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(LPUART1_IRQn, 0, 0);
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	2100      	movs	r1, #0
 8000ff6:	205b      	movs	r0, #91	@ 0x5b
 8000ff8:	f000 f989 	bl	800130e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 8000ffc:	205b      	movs	r0, #91	@ 0x5b
 8000ffe:	f000 f9a0 	bl	8001342 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }
}
 8001002:	bf00      	nop
 8001004:	3778      	adds	r7, #120	@ 0x78
 8001006:	46bd      	mov	sp, r7
 8001008:	bd80      	pop	{r7, pc}
 800100a:	bf00      	nop
 800100c:	40008000 	.word	0x40008000
 8001010:	40021000 	.word	0x40021000
 8001014:	20000724 	.word	0x20000724
 8001018:	40020008 	.word	0x40020008
 800101c:	20000784 	.word	0x20000784
 8001020:	4002001c 	.word	0x4002001c

08001024 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001024:	480d      	ldr	r0, [pc, #52]	@ (800105c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001026:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001028:	f7ff fe72 	bl	8000d10 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800102c:	480c      	ldr	r0, [pc, #48]	@ (8001060 <LoopForever+0x6>)
  ldr r1, =_edata
 800102e:	490d      	ldr	r1, [pc, #52]	@ (8001064 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001030:	4a0d      	ldr	r2, [pc, #52]	@ (8001068 <LoopForever+0xe>)
  movs r3, #0
 8001032:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001034:	e002      	b.n	800103c <LoopCopyDataInit>

08001036 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001036:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001038:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800103a:	3304      	adds	r3, #4

0800103c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800103c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800103e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001040:	d3f9      	bcc.n	8001036 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001042:	4a0a      	ldr	r2, [pc, #40]	@ (800106c <LoopForever+0x12>)
  ldr r4, =_ebss
 8001044:	4c0a      	ldr	r4, [pc, #40]	@ (8001070 <LoopForever+0x16>)
  movs r3, #0
 8001046:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001048:	e001      	b.n	800104e <LoopFillZerobss>

0800104a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800104a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800104c:	3204      	adds	r2, #4

0800104e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800104e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001050:	d3fb      	bcc.n	800104a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001052:	f004 f987 	bl	8005364 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001056:	f7ff fb15 	bl	8000684 <main>

0800105a <LoopForever>:

LoopForever:
    b LoopForever
 800105a:	e7fe      	b.n	800105a <LoopForever>
  ldr   r0, =_estack
 800105c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001060:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001064:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8001068:	0800545c 	.word	0x0800545c
  ldr r2, =_sbss
 800106c:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8001070:	200007e8 	.word	0x200007e8

08001074 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001074:	e7fe      	b.n	8001074 <ADC1_2_IRQHandler>

08001076 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001076:	b580      	push	{r7, lr}
 8001078:	b082      	sub	sp, #8
 800107a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800107c:	2300      	movs	r3, #0
 800107e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001080:	2003      	movs	r0, #3
 8001082:	f000 f939 	bl	80012f8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001086:	2000      	movs	r0, #0
 8001088:	f000 f80e 	bl	80010a8 <HAL_InitTick>
 800108c:	4603      	mov	r3, r0
 800108e:	2b00      	cmp	r3, #0
 8001090:	d002      	beq.n	8001098 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001092:	2301      	movs	r3, #1
 8001094:	71fb      	strb	r3, [r7, #7]
 8001096:	e001      	b.n	800109c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001098:	f7ff fdb6 	bl	8000c08 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800109c:	79fb      	ldrb	r3, [r7, #7]

}
 800109e:	4618      	mov	r0, r3
 80010a0:	3708      	adds	r7, #8
 80010a2:	46bd      	mov	sp, r7
 80010a4:	bd80      	pop	{r7, pc}
	...

080010a8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	b084      	sub	sp, #16
 80010ac:	af00      	add	r7, sp, #0
 80010ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80010b0:	2300      	movs	r3, #0
 80010b2:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80010b4:	4b16      	ldr	r3, [pc, #88]	@ (8001110 <HAL_InitTick+0x68>)
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	d022      	beq.n	8001102 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80010bc:	4b15      	ldr	r3, [pc, #84]	@ (8001114 <HAL_InitTick+0x6c>)
 80010be:	681a      	ldr	r2, [r3, #0]
 80010c0:	4b13      	ldr	r3, [pc, #76]	@ (8001110 <HAL_InitTick+0x68>)
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80010c8:	fbb1 f3f3 	udiv	r3, r1, r3
 80010cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80010d0:	4618      	mov	r0, r3
 80010d2:	f000 f944 	bl	800135e <HAL_SYSTICK_Config>
 80010d6:	4603      	mov	r3, r0
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d10f      	bne.n	80010fc <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	2b0f      	cmp	r3, #15
 80010e0:	d809      	bhi.n	80010f6 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80010e2:	2200      	movs	r2, #0
 80010e4:	6879      	ldr	r1, [r7, #4]
 80010e6:	f04f 30ff 	mov.w	r0, #4294967295
 80010ea:	f000 f910 	bl	800130e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80010ee:	4a0a      	ldr	r2, [pc, #40]	@ (8001118 <HAL_InitTick+0x70>)
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	6013      	str	r3, [r2, #0]
 80010f4:	e007      	b.n	8001106 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80010f6:	2301      	movs	r3, #1
 80010f8:	73fb      	strb	r3, [r7, #15]
 80010fa:	e004      	b.n	8001106 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80010fc:	2301      	movs	r3, #1
 80010fe:	73fb      	strb	r3, [r7, #15]
 8001100:	e001      	b.n	8001106 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001102:	2301      	movs	r3, #1
 8001104:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001106:	7bfb      	ldrb	r3, [r7, #15]
}
 8001108:	4618      	mov	r0, r3
 800110a:	3710      	adds	r7, #16
 800110c:	46bd      	mov	sp, r7
 800110e:	bd80      	pop	{r7, pc}
 8001110:	20000008 	.word	0x20000008
 8001114:	20000000 	.word	0x20000000
 8001118:	20000004 	.word	0x20000004

0800111c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800111c:	b480      	push	{r7}
 800111e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001120:	4b05      	ldr	r3, [pc, #20]	@ (8001138 <HAL_IncTick+0x1c>)
 8001122:	681a      	ldr	r2, [r3, #0]
 8001124:	4b05      	ldr	r3, [pc, #20]	@ (800113c <HAL_IncTick+0x20>)
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	4413      	add	r3, r2
 800112a:	4a03      	ldr	r2, [pc, #12]	@ (8001138 <HAL_IncTick+0x1c>)
 800112c:	6013      	str	r3, [r2, #0]
}
 800112e:	bf00      	nop
 8001130:	46bd      	mov	sp, r7
 8001132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001136:	4770      	bx	lr
 8001138:	200007e4 	.word	0x200007e4
 800113c:	20000008 	.word	0x20000008

08001140 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001140:	b480      	push	{r7}
 8001142:	af00      	add	r7, sp, #0
  return uwTick;
 8001144:	4b03      	ldr	r3, [pc, #12]	@ (8001154 <HAL_GetTick+0x14>)
 8001146:	681b      	ldr	r3, [r3, #0]
}
 8001148:	4618      	mov	r0, r3
 800114a:	46bd      	mov	sp, r7
 800114c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001150:	4770      	bx	lr
 8001152:	bf00      	nop
 8001154:	200007e4 	.word	0x200007e4

08001158 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001158:	b480      	push	{r7}
 800115a:	b085      	sub	sp, #20
 800115c:	af00      	add	r7, sp, #0
 800115e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	f003 0307 	and.w	r3, r3, #7
 8001166:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001168:	4b0c      	ldr	r3, [pc, #48]	@ (800119c <__NVIC_SetPriorityGrouping+0x44>)
 800116a:	68db      	ldr	r3, [r3, #12]
 800116c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800116e:	68ba      	ldr	r2, [r7, #8]
 8001170:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001174:	4013      	ands	r3, r2
 8001176:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001178:	68fb      	ldr	r3, [r7, #12]
 800117a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800117c:	68bb      	ldr	r3, [r7, #8]
 800117e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001180:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001184:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001188:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800118a:	4a04      	ldr	r2, [pc, #16]	@ (800119c <__NVIC_SetPriorityGrouping+0x44>)
 800118c:	68bb      	ldr	r3, [r7, #8]
 800118e:	60d3      	str	r3, [r2, #12]
}
 8001190:	bf00      	nop
 8001192:	3714      	adds	r7, #20
 8001194:	46bd      	mov	sp, r7
 8001196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800119a:	4770      	bx	lr
 800119c:	e000ed00 	.word	0xe000ed00

080011a0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80011a0:	b480      	push	{r7}
 80011a2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80011a4:	4b04      	ldr	r3, [pc, #16]	@ (80011b8 <__NVIC_GetPriorityGrouping+0x18>)
 80011a6:	68db      	ldr	r3, [r3, #12]
 80011a8:	0a1b      	lsrs	r3, r3, #8
 80011aa:	f003 0307 	and.w	r3, r3, #7
}
 80011ae:	4618      	mov	r0, r3
 80011b0:	46bd      	mov	sp, r7
 80011b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b6:	4770      	bx	lr
 80011b8:	e000ed00 	.word	0xe000ed00

080011bc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80011bc:	b480      	push	{r7}
 80011be:	b083      	sub	sp, #12
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	4603      	mov	r3, r0
 80011c4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80011c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	db0b      	blt.n	80011e6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80011ce:	79fb      	ldrb	r3, [r7, #7]
 80011d0:	f003 021f 	and.w	r2, r3, #31
 80011d4:	4907      	ldr	r1, [pc, #28]	@ (80011f4 <__NVIC_EnableIRQ+0x38>)
 80011d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011da:	095b      	lsrs	r3, r3, #5
 80011dc:	2001      	movs	r0, #1
 80011de:	fa00 f202 	lsl.w	r2, r0, r2
 80011e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80011e6:	bf00      	nop
 80011e8:	370c      	adds	r7, #12
 80011ea:	46bd      	mov	sp, r7
 80011ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f0:	4770      	bx	lr
 80011f2:	bf00      	nop
 80011f4:	e000e100 	.word	0xe000e100

080011f8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80011f8:	b480      	push	{r7}
 80011fa:	b083      	sub	sp, #12
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	4603      	mov	r3, r0
 8001200:	6039      	str	r1, [r7, #0]
 8001202:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001204:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001208:	2b00      	cmp	r3, #0
 800120a:	db0a      	blt.n	8001222 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800120c:	683b      	ldr	r3, [r7, #0]
 800120e:	b2da      	uxtb	r2, r3
 8001210:	490c      	ldr	r1, [pc, #48]	@ (8001244 <__NVIC_SetPriority+0x4c>)
 8001212:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001216:	0112      	lsls	r2, r2, #4
 8001218:	b2d2      	uxtb	r2, r2
 800121a:	440b      	add	r3, r1
 800121c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001220:	e00a      	b.n	8001238 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001222:	683b      	ldr	r3, [r7, #0]
 8001224:	b2da      	uxtb	r2, r3
 8001226:	4908      	ldr	r1, [pc, #32]	@ (8001248 <__NVIC_SetPriority+0x50>)
 8001228:	79fb      	ldrb	r3, [r7, #7]
 800122a:	f003 030f 	and.w	r3, r3, #15
 800122e:	3b04      	subs	r3, #4
 8001230:	0112      	lsls	r2, r2, #4
 8001232:	b2d2      	uxtb	r2, r2
 8001234:	440b      	add	r3, r1
 8001236:	761a      	strb	r2, [r3, #24]
}
 8001238:	bf00      	nop
 800123a:	370c      	adds	r7, #12
 800123c:	46bd      	mov	sp, r7
 800123e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001242:	4770      	bx	lr
 8001244:	e000e100 	.word	0xe000e100
 8001248:	e000ed00 	.word	0xe000ed00

0800124c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800124c:	b480      	push	{r7}
 800124e:	b089      	sub	sp, #36	@ 0x24
 8001250:	af00      	add	r7, sp, #0
 8001252:	60f8      	str	r0, [r7, #12]
 8001254:	60b9      	str	r1, [r7, #8]
 8001256:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001258:	68fb      	ldr	r3, [r7, #12]
 800125a:	f003 0307 	and.w	r3, r3, #7
 800125e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001260:	69fb      	ldr	r3, [r7, #28]
 8001262:	f1c3 0307 	rsb	r3, r3, #7
 8001266:	2b04      	cmp	r3, #4
 8001268:	bf28      	it	cs
 800126a:	2304      	movcs	r3, #4
 800126c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800126e:	69fb      	ldr	r3, [r7, #28]
 8001270:	3304      	adds	r3, #4
 8001272:	2b06      	cmp	r3, #6
 8001274:	d902      	bls.n	800127c <NVIC_EncodePriority+0x30>
 8001276:	69fb      	ldr	r3, [r7, #28]
 8001278:	3b03      	subs	r3, #3
 800127a:	e000      	b.n	800127e <NVIC_EncodePriority+0x32>
 800127c:	2300      	movs	r3, #0
 800127e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001280:	f04f 32ff 	mov.w	r2, #4294967295
 8001284:	69bb      	ldr	r3, [r7, #24]
 8001286:	fa02 f303 	lsl.w	r3, r2, r3
 800128a:	43da      	mvns	r2, r3
 800128c:	68bb      	ldr	r3, [r7, #8]
 800128e:	401a      	ands	r2, r3
 8001290:	697b      	ldr	r3, [r7, #20]
 8001292:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001294:	f04f 31ff 	mov.w	r1, #4294967295
 8001298:	697b      	ldr	r3, [r7, #20]
 800129a:	fa01 f303 	lsl.w	r3, r1, r3
 800129e:	43d9      	mvns	r1, r3
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012a4:	4313      	orrs	r3, r2
         );
}
 80012a6:	4618      	mov	r0, r3
 80012a8:	3724      	adds	r7, #36	@ 0x24
 80012aa:	46bd      	mov	sp, r7
 80012ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b0:	4770      	bx	lr
	...

080012b4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b082      	sub	sp, #8
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	3b01      	subs	r3, #1
 80012c0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80012c4:	d301      	bcc.n	80012ca <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80012c6:	2301      	movs	r3, #1
 80012c8:	e00f      	b.n	80012ea <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80012ca:	4a0a      	ldr	r2, [pc, #40]	@ (80012f4 <SysTick_Config+0x40>)
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	3b01      	subs	r3, #1
 80012d0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80012d2:	210f      	movs	r1, #15
 80012d4:	f04f 30ff 	mov.w	r0, #4294967295
 80012d8:	f7ff ff8e 	bl	80011f8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80012dc:	4b05      	ldr	r3, [pc, #20]	@ (80012f4 <SysTick_Config+0x40>)
 80012de:	2200      	movs	r2, #0
 80012e0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80012e2:	4b04      	ldr	r3, [pc, #16]	@ (80012f4 <SysTick_Config+0x40>)
 80012e4:	2207      	movs	r2, #7
 80012e6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80012e8:	2300      	movs	r3, #0
}
 80012ea:	4618      	mov	r0, r3
 80012ec:	3708      	adds	r7, #8
 80012ee:	46bd      	mov	sp, r7
 80012f0:	bd80      	pop	{r7, pc}
 80012f2:	bf00      	nop
 80012f4:	e000e010 	.word	0xe000e010

080012f8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80012f8:	b580      	push	{r7, lr}
 80012fa:	b082      	sub	sp, #8
 80012fc:	af00      	add	r7, sp, #0
 80012fe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001300:	6878      	ldr	r0, [r7, #4]
 8001302:	f7ff ff29 	bl	8001158 <__NVIC_SetPriorityGrouping>
}
 8001306:	bf00      	nop
 8001308:	3708      	adds	r7, #8
 800130a:	46bd      	mov	sp, r7
 800130c:	bd80      	pop	{r7, pc}

0800130e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800130e:	b580      	push	{r7, lr}
 8001310:	b086      	sub	sp, #24
 8001312:	af00      	add	r7, sp, #0
 8001314:	4603      	mov	r3, r0
 8001316:	60b9      	str	r1, [r7, #8]
 8001318:	607a      	str	r2, [r7, #4]
 800131a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800131c:	f7ff ff40 	bl	80011a0 <__NVIC_GetPriorityGrouping>
 8001320:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001322:	687a      	ldr	r2, [r7, #4]
 8001324:	68b9      	ldr	r1, [r7, #8]
 8001326:	6978      	ldr	r0, [r7, #20]
 8001328:	f7ff ff90 	bl	800124c <NVIC_EncodePriority>
 800132c:	4602      	mov	r2, r0
 800132e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001332:	4611      	mov	r1, r2
 8001334:	4618      	mov	r0, r3
 8001336:	f7ff ff5f 	bl	80011f8 <__NVIC_SetPriority>
}
 800133a:	bf00      	nop
 800133c:	3718      	adds	r7, #24
 800133e:	46bd      	mov	sp, r7
 8001340:	bd80      	pop	{r7, pc}

08001342 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001342:	b580      	push	{r7, lr}
 8001344:	b082      	sub	sp, #8
 8001346:	af00      	add	r7, sp, #0
 8001348:	4603      	mov	r3, r0
 800134a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800134c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001350:	4618      	mov	r0, r3
 8001352:	f7ff ff33 	bl	80011bc <__NVIC_EnableIRQ>
}
 8001356:	bf00      	nop
 8001358:	3708      	adds	r7, #8
 800135a:	46bd      	mov	sp, r7
 800135c:	bd80      	pop	{r7, pc}

0800135e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800135e:	b580      	push	{r7, lr}
 8001360:	b082      	sub	sp, #8
 8001362:	af00      	add	r7, sp, #0
 8001364:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001366:	6878      	ldr	r0, [r7, #4]
 8001368:	f7ff ffa4 	bl	80012b4 <SysTick_Config>
 800136c:	4603      	mov	r3, r0
}
 800136e:	4618      	mov	r0, r3
 8001370:	3708      	adds	r7, #8
 8001372:	46bd      	mov	sp, r7
 8001374:	bd80      	pop	{r7, pc}
	...

08001378 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001378:	b580      	push	{r7, lr}
 800137a:	b084      	sub	sp, #16
 800137c:	af00      	add	r7, sp, #0
 800137e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	2b00      	cmp	r3, #0
 8001384:	d101      	bne.n	800138a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8001386:	2301      	movs	r3, #1
 8001388:	e08d      	b.n	80014a6 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	461a      	mov	r2, r3
 8001390:	4b47      	ldr	r3, [pc, #284]	@ (80014b0 <HAL_DMA_Init+0x138>)
 8001392:	429a      	cmp	r2, r3
 8001394:	d80f      	bhi.n	80013b6 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	461a      	mov	r2, r3
 800139c:	4b45      	ldr	r3, [pc, #276]	@ (80014b4 <HAL_DMA_Init+0x13c>)
 800139e:	4413      	add	r3, r2
 80013a0:	4a45      	ldr	r2, [pc, #276]	@ (80014b8 <HAL_DMA_Init+0x140>)
 80013a2:	fba2 2303 	umull	r2, r3, r2, r3
 80013a6:	091b      	lsrs	r3, r3, #4
 80013a8:	009a      	lsls	r2, r3, #2
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	4a42      	ldr	r2, [pc, #264]	@ (80014bc <HAL_DMA_Init+0x144>)
 80013b2:	641a      	str	r2, [r3, #64]	@ 0x40
 80013b4:	e00e      	b.n	80013d4 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	461a      	mov	r2, r3
 80013bc:	4b40      	ldr	r3, [pc, #256]	@ (80014c0 <HAL_DMA_Init+0x148>)
 80013be:	4413      	add	r3, r2
 80013c0:	4a3d      	ldr	r2, [pc, #244]	@ (80014b8 <HAL_DMA_Init+0x140>)
 80013c2:	fba2 2303 	umull	r2, r3, r2, r3
 80013c6:	091b      	lsrs	r3, r3, #4
 80013c8:	009a      	lsls	r2, r3, #2
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	4a3c      	ldr	r2, [pc, #240]	@ (80014c4 <HAL_DMA_Init+0x14c>)
 80013d2:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	2202      	movs	r2, #2
 80013d8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80013e4:	68fb      	ldr	r3, [r7, #12]
 80013e6:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 80013ea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80013ee:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80013f8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	691b      	ldr	r3, [r3, #16]
 80013fe:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001404:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	699b      	ldr	r3, [r3, #24]
 800140a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001410:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	6a1b      	ldr	r3, [r3, #32]
 8001416:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001418:	68fa      	ldr	r2, [r7, #12]
 800141a:	4313      	orrs	r3, r2
 800141c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	68fa      	ldr	r2, [r7, #12]
 8001424:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8001426:	6878      	ldr	r0, [r7, #4]
 8001428:	f000 fa76 	bl	8001918 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	689b      	ldr	r3, [r3, #8]
 8001430:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8001434:	d102      	bne.n	800143c <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	2200      	movs	r2, #0
 800143a:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	685a      	ldr	r2, [r3, #4]
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001444:	b2d2      	uxtb	r2, r2
 8001446:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800144c:	687a      	ldr	r2, [r7, #4]
 800144e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001450:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	685b      	ldr	r3, [r3, #4]
 8001456:	2b00      	cmp	r3, #0
 8001458:	d010      	beq.n	800147c <HAL_DMA_Init+0x104>
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	685b      	ldr	r3, [r3, #4]
 800145e:	2b04      	cmp	r3, #4
 8001460:	d80c      	bhi.n	800147c <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8001462:	6878      	ldr	r0, [r7, #4]
 8001464:	f000 fa96 	bl	8001994 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800146c:	2200      	movs	r2, #0
 800146e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001474:	687a      	ldr	r2, [r7, #4]
 8001476:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001478:	605a      	str	r2, [r3, #4]
 800147a:	e008      	b.n	800148e <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	2200      	movs	r2, #0
 8001480:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	2200      	movs	r2, #0
 8001486:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	2200      	movs	r2, #0
 800148c:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	2200      	movs	r2, #0
 8001492:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	2201      	movs	r2, #1
 8001498:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	2200      	movs	r2, #0
 80014a0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80014a4:	2300      	movs	r3, #0
}
 80014a6:	4618      	mov	r0, r3
 80014a8:	3710      	adds	r7, #16
 80014aa:	46bd      	mov	sp, r7
 80014ac:	bd80      	pop	{r7, pc}
 80014ae:	bf00      	nop
 80014b0:	40020407 	.word	0x40020407
 80014b4:	bffdfff8 	.word	0xbffdfff8
 80014b8:	cccccccd 	.word	0xcccccccd
 80014bc:	40020000 	.word	0x40020000
 80014c0:	bffdfbf8 	.word	0xbffdfbf8
 80014c4:	40020400 	.word	0x40020400

080014c8 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	b086      	sub	sp, #24
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	60f8      	str	r0, [r7, #12]
 80014d0:	60b9      	str	r1, [r7, #8]
 80014d2:	607a      	str	r2, [r7, #4]
 80014d4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80014d6:	2300      	movs	r3, #0
 80014d8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80014da:	68fb      	ldr	r3, [r7, #12]
 80014dc:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80014e0:	2b01      	cmp	r3, #1
 80014e2:	d101      	bne.n	80014e8 <HAL_DMA_Start_IT+0x20>
 80014e4:	2302      	movs	r3, #2
 80014e6:	e066      	b.n	80015b6 <HAL_DMA_Start_IT+0xee>
 80014e8:	68fb      	ldr	r3, [r7, #12]
 80014ea:	2201      	movs	r2, #1
 80014ec:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 80014f0:	68fb      	ldr	r3, [r7, #12]
 80014f2:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80014f6:	b2db      	uxtb	r3, r3
 80014f8:	2b01      	cmp	r3, #1
 80014fa:	d155      	bne.n	80015a8 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80014fc:	68fb      	ldr	r3, [r7, #12]
 80014fe:	2202      	movs	r2, #2
 8001500:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001504:	68fb      	ldr	r3, [r7, #12]
 8001506:	2200      	movs	r2, #0
 8001508:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800150a:	68fb      	ldr	r3, [r7, #12]
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	681a      	ldr	r2, [r3, #0]
 8001510:	68fb      	ldr	r3, [r7, #12]
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	f022 0201 	bic.w	r2, r2, #1
 8001518:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800151a:	683b      	ldr	r3, [r7, #0]
 800151c:	687a      	ldr	r2, [r7, #4]
 800151e:	68b9      	ldr	r1, [r7, #8]
 8001520:	68f8      	ldr	r0, [r7, #12]
 8001522:	f000 f9bb 	bl	800189c <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8001526:	68fb      	ldr	r3, [r7, #12]
 8001528:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800152a:	2b00      	cmp	r3, #0
 800152c:	d008      	beq.n	8001540 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800152e:	68fb      	ldr	r3, [r7, #12]
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	681a      	ldr	r2, [r3, #0]
 8001534:	68fb      	ldr	r3, [r7, #12]
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	f042 020e 	orr.w	r2, r2, #14
 800153c:	601a      	str	r2, [r3, #0]
 800153e:	e00f      	b.n	8001560 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001540:	68fb      	ldr	r3, [r7, #12]
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	681a      	ldr	r2, [r3, #0]
 8001546:	68fb      	ldr	r3, [r7, #12]
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	f022 0204 	bic.w	r2, r2, #4
 800154e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001550:	68fb      	ldr	r3, [r7, #12]
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	681a      	ldr	r2, [r3, #0]
 8001556:	68fb      	ldr	r3, [r7, #12]
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	f042 020a 	orr.w	r2, r2, #10
 800155e:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8001560:	68fb      	ldr	r3, [r7, #12]
 8001562:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800156a:	2b00      	cmp	r3, #0
 800156c:	d007      	beq.n	800157e <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800156e:	68fb      	ldr	r3, [r7, #12]
 8001570:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001572:	681a      	ldr	r2, [r3, #0]
 8001574:	68fb      	ldr	r3, [r7, #12]
 8001576:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001578:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800157c:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800157e:	68fb      	ldr	r3, [r7, #12]
 8001580:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001582:	2b00      	cmp	r3, #0
 8001584:	d007      	beq.n	8001596 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8001586:	68fb      	ldr	r3, [r7, #12]
 8001588:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800158a:	681a      	ldr	r2, [r3, #0]
 800158c:	68fb      	ldr	r3, [r7, #12]
 800158e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001590:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001594:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001596:	68fb      	ldr	r3, [r7, #12]
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	681a      	ldr	r2, [r3, #0]
 800159c:	68fb      	ldr	r3, [r7, #12]
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	f042 0201 	orr.w	r2, r2, #1
 80015a4:	601a      	str	r2, [r3, #0]
 80015a6:	e005      	b.n	80015b4 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80015a8:	68fb      	ldr	r3, [r7, #12]
 80015aa:	2200      	movs	r2, #0
 80015ac:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80015b0:	2302      	movs	r3, #2
 80015b2:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80015b4:	7dfb      	ldrb	r3, [r7, #23]
}
 80015b6:	4618      	mov	r0, r3
 80015b8:	3718      	adds	r7, #24
 80015ba:	46bd      	mov	sp, r7
 80015bc:	bd80      	pop	{r7, pc}

080015be <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80015be:	b480      	push	{r7}
 80015c0:	b085      	sub	sp, #20
 80015c2:	af00      	add	r7, sp, #0
 80015c4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80015c6:	2300      	movs	r3, #0
 80015c8:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80015d0:	b2db      	uxtb	r3, r3
 80015d2:	2b02      	cmp	r3, #2
 80015d4:	d005      	beq.n	80015e2 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	2204      	movs	r2, #4
 80015da:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80015dc:	2301      	movs	r3, #1
 80015de:	73fb      	strb	r3, [r7, #15]
 80015e0:	e037      	b.n	8001652 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	681a      	ldr	r2, [r3, #0]
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	f022 020e 	bic.w	r2, r2, #14
 80015f0:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80015f6:	681a      	ldr	r2, [r3, #0]
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80015fc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001600:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	681a      	ldr	r2, [r3, #0]
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	f022 0201 	bic.w	r2, r2, #1
 8001610:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001616:	f003 021f 	and.w	r2, r3, #31
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800161e:	2101      	movs	r1, #1
 8001620:	fa01 f202 	lsl.w	r2, r1, r2
 8001624:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800162a:	687a      	ldr	r2, [r7, #4]
 800162c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800162e:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001634:	2b00      	cmp	r3, #0
 8001636:	d00c      	beq.n	8001652 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800163c:	681a      	ldr	r2, [r3, #0]
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001642:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001646:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800164c:	687a      	ldr	r2, [r7, #4]
 800164e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001650:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	2201      	movs	r2, #1
 8001656:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	2200      	movs	r2, #0
 800165e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 8001662:	7bfb      	ldrb	r3, [r7, #15]
}
 8001664:	4618      	mov	r0, r3
 8001666:	3714      	adds	r7, #20
 8001668:	46bd      	mov	sp, r7
 800166a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800166e:	4770      	bx	lr

08001670 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001670:	b580      	push	{r7, lr}
 8001672:	b084      	sub	sp, #16
 8001674:	af00      	add	r7, sp, #0
 8001676:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001678:	2300      	movs	r3, #0
 800167a:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001682:	b2db      	uxtb	r3, r3
 8001684:	2b02      	cmp	r3, #2
 8001686:	d00d      	beq.n	80016a4 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	2204      	movs	r2, #4
 800168c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	2201      	movs	r2, #1
 8001692:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	2200      	movs	r2, #0
 800169a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 800169e:	2301      	movs	r3, #1
 80016a0:	73fb      	strb	r3, [r7, #15]
 80016a2:	e047      	b.n	8001734 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	681a      	ldr	r2, [r3, #0]
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	f022 020e 	bic.w	r2, r2, #14
 80016b2:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	681a      	ldr	r2, [r3, #0]
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	f022 0201 	bic.w	r2, r2, #1
 80016c2:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80016c8:	681a      	ldr	r2, [r3, #0]
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80016ce:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80016d2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016d8:	f003 021f 	and.w	r2, r3, #31
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016e0:	2101      	movs	r1, #1
 80016e2:	fa01 f202 	lsl.w	r2, r1, r2
 80016e6:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016ec:	687a      	ldr	r2, [r7, #4]
 80016ee:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80016f0:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d00c      	beq.n	8001714 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80016fe:	681a      	ldr	r2, [r3, #0]
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001704:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001708:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800170e:	687a      	ldr	r2, [r7, #4]
 8001710:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001712:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	2201      	movs	r2, #1
 8001718:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	2200      	movs	r2, #0
 8001720:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001728:	2b00      	cmp	r3, #0
 800172a:	d003      	beq.n	8001734 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001730:	6878      	ldr	r0, [r7, #4]
 8001732:	4798      	blx	r3
    }
  }
  return status;
 8001734:	7bfb      	ldrb	r3, [r7, #15]
}
 8001736:	4618      	mov	r0, r3
 8001738:	3710      	adds	r7, #16
 800173a:	46bd      	mov	sp, r7
 800173c:	bd80      	pop	{r7, pc}

0800173e <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800173e:	b580      	push	{r7, lr}
 8001740:	b084      	sub	sp, #16
 8001742:	af00      	add	r7, sp, #0
 8001744:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800175a:	f003 031f 	and.w	r3, r3, #31
 800175e:	2204      	movs	r2, #4
 8001760:	409a      	lsls	r2, r3
 8001762:	68fb      	ldr	r3, [r7, #12]
 8001764:	4013      	ands	r3, r2
 8001766:	2b00      	cmp	r3, #0
 8001768:	d026      	beq.n	80017b8 <HAL_DMA_IRQHandler+0x7a>
 800176a:	68bb      	ldr	r3, [r7, #8]
 800176c:	f003 0304 	and.w	r3, r3, #4
 8001770:	2b00      	cmp	r3, #0
 8001772:	d021      	beq.n	80017b8 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	f003 0320 	and.w	r3, r3, #32
 800177e:	2b00      	cmp	r3, #0
 8001780:	d107      	bne.n	8001792 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	681a      	ldr	r2, [r3, #0]
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	f022 0204 	bic.w	r2, r2, #4
 8001790:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001796:	f003 021f 	and.w	r2, r3, #31
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800179e:	2104      	movs	r1, #4
 80017a0:	fa01 f202 	lsl.w	r2, r1, r2
 80017a4:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d071      	beq.n	8001892 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017b2:	6878      	ldr	r0, [r7, #4]
 80017b4:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80017b6:	e06c      	b.n	8001892 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017bc:	f003 031f 	and.w	r3, r3, #31
 80017c0:	2202      	movs	r2, #2
 80017c2:	409a      	lsls	r2, r3
 80017c4:	68fb      	ldr	r3, [r7, #12]
 80017c6:	4013      	ands	r3, r2
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d02e      	beq.n	800182a <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 80017cc:	68bb      	ldr	r3, [r7, #8]
 80017ce:	f003 0302 	and.w	r3, r3, #2
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d029      	beq.n	800182a <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	f003 0320 	and.w	r3, r3, #32
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d10b      	bne.n	80017fc <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	681a      	ldr	r2, [r3, #0]
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	f022 020a 	bic.w	r2, r2, #10
 80017f2:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	2201      	movs	r2, #1
 80017f8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001800:	f003 021f 	and.w	r2, r3, #31
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001808:	2102      	movs	r1, #2
 800180a:	fa01 f202 	lsl.w	r2, r1, r2
 800180e:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	2200      	movs	r2, #0
 8001814:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800181c:	2b00      	cmp	r3, #0
 800181e:	d038      	beq.n	8001892 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001824:	6878      	ldr	r0, [r7, #4]
 8001826:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8001828:	e033      	b.n	8001892 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800182e:	f003 031f 	and.w	r3, r3, #31
 8001832:	2208      	movs	r2, #8
 8001834:	409a      	lsls	r2, r3
 8001836:	68fb      	ldr	r3, [r7, #12]
 8001838:	4013      	ands	r3, r2
 800183a:	2b00      	cmp	r3, #0
 800183c:	d02a      	beq.n	8001894 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 800183e:	68bb      	ldr	r3, [r7, #8]
 8001840:	f003 0308 	and.w	r3, r3, #8
 8001844:	2b00      	cmp	r3, #0
 8001846:	d025      	beq.n	8001894 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	681a      	ldr	r2, [r3, #0]
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	f022 020e 	bic.w	r2, r2, #14
 8001856:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800185c:	f003 021f 	and.w	r2, r3, #31
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001864:	2101      	movs	r1, #1
 8001866:	fa01 f202 	lsl.w	r2, r1, r2
 800186a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	2201      	movs	r2, #1
 8001870:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	2201      	movs	r2, #1
 8001876:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	2200      	movs	r2, #0
 800187e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001886:	2b00      	cmp	r3, #0
 8001888:	d004      	beq.n	8001894 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800188e:	6878      	ldr	r0, [r7, #4]
 8001890:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8001892:	bf00      	nop
 8001894:	bf00      	nop
}
 8001896:	3710      	adds	r7, #16
 8001898:	46bd      	mov	sp, r7
 800189a:	bd80      	pop	{r7, pc}

0800189c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800189c:	b480      	push	{r7}
 800189e:	b085      	sub	sp, #20
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	60f8      	str	r0, [r7, #12]
 80018a4:	60b9      	str	r1, [r7, #8]
 80018a6:	607a      	str	r2, [r7, #4]
 80018a8:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80018aa:	68fb      	ldr	r3, [r7, #12]
 80018ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018ae:	68fa      	ldr	r2, [r7, #12]
 80018b0:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80018b2:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 80018b4:	68fb      	ldr	r3, [r7, #12]
 80018b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d004      	beq.n	80018c6 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80018bc:	68fb      	ldr	r3, [r7, #12]
 80018be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018c0:	68fa      	ldr	r2, [r7, #12]
 80018c2:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80018c4:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80018c6:	68fb      	ldr	r3, [r7, #12]
 80018c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018ca:	f003 021f 	and.w	r2, r3, #31
 80018ce:	68fb      	ldr	r3, [r7, #12]
 80018d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018d2:	2101      	movs	r1, #1
 80018d4:	fa01 f202 	lsl.w	r2, r1, r2
 80018d8:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80018da:	68fb      	ldr	r3, [r7, #12]
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	683a      	ldr	r2, [r7, #0]
 80018e0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80018e2:	68fb      	ldr	r3, [r7, #12]
 80018e4:	689b      	ldr	r3, [r3, #8]
 80018e6:	2b10      	cmp	r3, #16
 80018e8:	d108      	bne.n	80018fc <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80018ea:	68fb      	ldr	r3, [r7, #12]
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	687a      	ldr	r2, [r7, #4]
 80018f0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80018f2:	68fb      	ldr	r3, [r7, #12]
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	68ba      	ldr	r2, [r7, #8]
 80018f8:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80018fa:	e007      	b.n	800190c <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 80018fc:	68fb      	ldr	r3, [r7, #12]
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	68ba      	ldr	r2, [r7, #8]
 8001902:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001904:	68fb      	ldr	r3, [r7, #12]
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	687a      	ldr	r2, [r7, #4]
 800190a:	60da      	str	r2, [r3, #12]
}
 800190c:	bf00      	nop
 800190e:	3714      	adds	r7, #20
 8001910:	46bd      	mov	sp, r7
 8001912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001916:	4770      	bx	lr

08001918 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8001918:	b480      	push	{r7}
 800191a:	b087      	sub	sp, #28
 800191c:	af00      	add	r7, sp, #0
 800191e:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	461a      	mov	r2, r3
 8001926:	4b16      	ldr	r3, [pc, #88]	@ (8001980 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8001928:	429a      	cmp	r2, r3
 800192a:	d802      	bhi.n	8001932 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 800192c:	4b15      	ldr	r3, [pc, #84]	@ (8001984 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 800192e:	617b      	str	r3, [r7, #20]
 8001930:	e001      	b.n	8001936 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 8001932:	4b15      	ldr	r3, [pc, #84]	@ (8001988 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8001934:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8001936:	697b      	ldr	r3, [r7, #20]
 8001938:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	b2db      	uxtb	r3, r3
 8001940:	3b08      	subs	r3, #8
 8001942:	4a12      	ldr	r2, [pc, #72]	@ (800198c <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8001944:	fba2 2303 	umull	r2, r3, r2, r3
 8001948:	091b      	lsrs	r3, r3, #4
 800194a:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001950:	089b      	lsrs	r3, r3, #2
 8001952:	009a      	lsls	r2, r3, #2
 8001954:	693b      	ldr	r3, [r7, #16]
 8001956:	4413      	add	r3, r2
 8001958:	461a      	mov	r2, r3
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	4a0b      	ldr	r2, [pc, #44]	@ (8001990 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8001962:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8001964:	68fb      	ldr	r3, [r7, #12]
 8001966:	f003 031f 	and.w	r3, r3, #31
 800196a:	2201      	movs	r2, #1
 800196c:	409a      	lsls	r2, r3
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8001972:	bf00      	nop
 8001974:	371c      	adds	r7, #28
 8001976:	46bd      	mov	sp, r7
 8001978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800197c:	4770      	bx	lr
 800197e:	bf00      	nop
 8001980:	40020407 	.word	0x40020407
 8001984:	40020800 	.word	0x40020800
 8001988:	40020820 	.word	0x40020820
 800198c:	cccccccd 	.word	0xcccccccd
 8001990:	40020880 	.word	0x40020880

08001994 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8001994:	b480      	push	{r7}
 8001996:	b085      	sub	sp, #20
 8001998:	af00      	add	r7, sp, #0
 800199a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	685b      	ldr	r3, [r3, #4]
 80019a0:	b2db      	uxtb	r3, r3
 80019a2:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80019a4:	68fa      	ldr	r2, [r7, #12]
 80019a6:	4b0b      	ldr	r3, [pc, #44]	@ (80019d4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 80019a8:	4413      	add	r3, r2
 80019aa:	009b      	lsls	r3, r3, #2
 80019ac:	461a      	mov	r2, r3
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	4a08      	ldr	r2, [pc, #32]	@ (80019d8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 80019b6:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 80019b8:	68fb      	ldr	r3, [r7, #12]
 80019ba:	3b01      	subs	r3, #1
 80019bc:	f003 031f 	and.w	r3, r3, #31
 80019c0:	2201      	movs	r2, #1
 80019c2:	409a      	lsls	r2, r3
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 80019c8:	bf00      	nop
 80019ca:	3714      	adds	r7, #20
 80019cc:	46bd      	mov	sp, r7
 80019ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d2:	4770      	bx	lr
 80019d4:	1000823f 	.word	0x1000823f
 80019d8:	40020940 	.word	0x40020940

080019dc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80019dc:	b480      	push	{r7}
 80019de:	b087      	sub	sp, #28
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	6078      	str	r0, [r7, #4]
 80019e4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80019e6:	2300      	movs	r3, #0
 80019e8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80019ea:	e15a      	b.n	8001ca2 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80019ec:	683b      	ldr	r3, [r7, #0]
 80019ee:	681a      	ldr	r2, [r3, #0]
 80019f0:	2101      	movs	r1, #1
 80019f2:	697b      	ldr	r3, [r7, #20]
 80019f4:	fa01 f303 	lsl.w	r3, r1, r3
 80019f8:	4013      	ands	r3, r2
 80019fa:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80019fc:	68fb      	ldr	r3, [r7, #12]
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	f000 814c 	beq.w	8001c9c <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001a04:	683b      	ldr	r3, [r7, #0]
 8001a06:	685b      	ldr	r3, [r3, #4]
 8001a08:	f003 0303 	and.w	r3, r3, #3
 8001a0c:	2b01      	cmp	r3, #1
 8001a0e:	d005      	beq.n	8001a1c <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001a10:	683b      	ldr	r3, [r7, #0]
 8001a12:	685b      	ldr	r3, [r3, #4]
 8001a14:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001a18:	2b02      	cmp	r3, #2
 8001a1a:	d130      	bne.n	8001a7e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	689b      	ldr	r3, [r3, #8]
 8001a20:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001a22:	697b      	ldr	r3, [r7, #20]
 8001a24:	005b      	lsls	r3, r3, #1
 8001a26:	2203      	movs	r2, #3
 8001a28:	fa02 f303 	lsl.w	r3, r2, r3
 8001a2c:	43db      	mvns	r3, r3
 8001a2e:	693a      	ldr	r2, [r7, #16]
 8001a30:	4013      	ands	r3, r2
 8001a32:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001a34:	683b      	ldr	r3, [r7, #0]
 8001a36:	68da      	ldr	r2, [r3, #12]
 8001a38:	697b      	ldr	r3, [r7, #20]
 8001a3a:	005b      	lsls	r3, r3, #1
 8001a3c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a40:	693a      	ldr	r2, [r7, #16]
 8001a42:	4313      	orrs	r3, r2
 8001a44:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	693a      	ldr	r2, [r7, #16]
 8001a4a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	685b      	ldr	r3, [r3, #4]
 8001a50:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001a52:	2201      	movs	r2, #1
 8001a54:	697b      	ldr	r3, [r7, #20]
 8001a56:	fa02 f303 	lsl.w	r3, r2, r3
 8001a5a:	43db      	mvns	r3, r3
 8001a5c:	693a      	ldr	r2, [r7, #16]
 8001a5e:	4013      	ands	r3, r2
 8001a60:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001a62:	683b      	ldr	r3, [r7, #0]
 8001a64:	685b      	ldr	r3, [r3, #4]
 8001a66:	091b      	lsrs	r3, r3, #4
 8001a68:	f003 0201 	and.w	r2, r3, #1
 8001a6c:	697b      	ldr	r3, [r7, #20]
 8001a6e:	fa02 f303 	lsl.w	r3, r2, r3
 8001a72:	693a      	ldr	r2, [r7, #16]
 8001a74:	4313      	orrs	r3, r2
 8001a76:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	693a      	ldr	r2, [r7, #16]
 8001a7c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001a7e:	683b      	ldr	r3, [r7, #0]
 8001a80:	685b      	ldr	r3, [r3, #4]
 8001a82:	f003 0303 	and.w	r3, r3, #3
 8001a86:	2b03      	cmp	r3, #3
 8001a88:	d017      	beq.n	8001aba <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	68db      	ldr	r3, [r3, #12]
 8001a8e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001a90:	697b      	ldr	r3, [r7, #20]
 8001a92:	005b      	lsls	r3, r3, #1
 8001a94:	2203      	movs	r2, #3
 8001a96:	fa02 f303 	lsl.w	r3, r2, r3
 8001a9a:	43db      	mvns	r3, r3
 8001a9c:	693a      	ldr	r2, [r7, #16]
 8001a9e:	4013      	ands	r3, r2
 8001aa0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001aa2:	683b      	ldr	r3, [r7, #0]
 8001aa4:	689a      	ldr	r2, [r3, #8]
 8001aa6:	697b      	ldr	r3, [r7, #20]
 8001aa8:	005b      	lsls	r3, r3, #1
 8001aaa:	fa02 f303 	lsl.w	r3, r2, r3
 8001aae:	693a      	ldr	r2, [r7, #16]
 8001ab0:	4313      	orrs	r3, r2
 8001ab2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	693a      	ldr	r2, [r7, #16]
 8001ab8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001aba:	683b      	ldr	r3, [r7, #0]
 8001abc:	685b      	ldr	r3, [r3, #4]
 8001abe:	f003 0303 	and.w	r3, r3, #3
 8001ac2:	2b02      	cmp	r3, #2
 8001ac4:	d123      	bne.n	8001b0e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001ac6:	697b      	ldr	r3, [r7, #20]
 8001ac8:	08da      	lsrs	r2, r3, #3
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	3208      	adds	r2, #8
 8001ace:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001ad2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001ad4:	697b      	ldr	r3, [r7, #20]
 8001ad6:	f003 0307 	and.w	r3, r3, #7
 8001ada:	009b      	lsls	r3, r3, #2
 8001adc:	220f      	movs	r2, #15
 8001ade:	fa02 f303 	lsl.w	r3, r2, r3
 8001ae2:	43db      	mvns	r3, r3
 8001ae4:	693a      	ldr	r2, [r7, #16]
 8001ae6:	4013      	ands	r3, r2
 8001ae8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001aea:	683b      	ldr	r3, [r7, #0]
 8001aec:	691a      	ldr	r2, [r3, #16]
 8001aee:	697b      	ldr	r3, [r7, #20]
 8001af0:	f003 0307 	and.w	r3, r3, #7
 8001af4:	009b      	lsls	r3, r3, #2
 8001af6:	fa02 f303 	lsl.w	r3, r2, r3
 8001afa:	693a      	ldr	r2, [r7, #16]
 8001afc:	4313      	orrs	r3, r2
 8001afe:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8001b00:	697b      	ldr	r3, [r7, #20]
 8001b02:	08da      	lsrs	r2, r3, #3
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	3208      	adds	r2, #8
 8001b08:	6939      	ldr	r1, [r7, #16]
 8001b0a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001b14:	697b      	ldr	r3, [r7, #20]
 8001b16:	005b      	lsls	r3, r3, #1
 8001b18:	2203      	movs	r2, #3
 8001b1a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b1e:	43db      	mvns	r3, r3
 8001b20:	693a      	ldr	r2, [r7, #16]
 8001b22:	4013      	ands	r3, r2
 8001b24:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001b26:	683b      	ldr	r3, [r7, #0]
 8001b28:	685b      	ldr	r3, [r3, #4]
 8001b2a:	f003 0203 	and.w	r2, r3, #3
 8001b2e:	697b      	ldr	r3, [r7, #20]
 8001b30:	005b      	lsls	r3, r3, #1
 8001b32:	fa02 f303 	lsl.w	r3, r2, r3
 8001b36:	693a      	ldr	r2, [r7, #16]
 8001b38:	4313      	orrs	r3, r2
 8001b3a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	693a      	ldr	r2, [r7, #16]
 8001b40:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001b42:	683b      	ldr	r3, [r7, #0]
 8001b44:	685b      	ldr	r3, [r3, #4]
 8001b46:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	f000 80a6 	beq.w	8001c9c <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b50:	4b5b      	ldr	r3, [pc, #364]	@ (8001cc0 <HAL_GPIO_Init+0x2e4>)
 8001b52:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001b54:	4a5a      	ldr	r2, [pc, #360]	@ (8001cc0 <HAL_GPIO_Init+0x2e4>)
 8001b56:	f043 0301 	orr.w	r3, r3, #1
 8001b5a:	6613      	str	r3, [r2, #96]	@ 0x60
 8001b5c:	4b58      	ldr	r3, [pc, #352]	@ (8001cc0 <HAL_GPIO_Init+0x2e4>)
 8001b5e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001b60:	f003 0301 	and.w	r3, r3, #1
 8001b64:	60bb      	str	r3, [r7, #8]
 8001b66:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001b68:	4a56      	ldr	r2, [pc, #344]	@ (8001cc4 <HAL_GPIO_Init+0x2e8>)
 8001b6a:	697b      	ldr	r3, [r7, #20]
 8001b6c:	089b      	lsrs	r3, r3, #2
 8001b6e:	3302      	adds	r3, #2
 8001b70:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b74:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001b76:	697b      	ldr	r3, [r7, #20]
 8001b78:	f003 0303 	and.w	r3, r3, #3
 8001b7c:	009b      	lsls	r3, r3, #2
 8001b7e:	220f      	movs	r2, #15
 8001b80:	fa02 f303 	lsl.w	r3, r2, r3
 8001b84:	43db      	mvns	r3, r3
 8001b86:	693a      	ldr	r2, [r7, #16]
 8001b88:	4013      	ands	r3, r2
 8001b8a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001b92:	d01f      	beq.n	8001bd4 <HAL_GPIO_Init+0x1f8>
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	4a4c      	ldr	r2, [pc, #304]	@ (8001cc8 <HAL_GPIO_Init+0x2ec>)
 8001b98:	4293      	cmp	r3, r2
 8001b9a:	d019      	beq.n	8001bd0 <HAL_GPIO_Init+0x1f4>
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	4a4b      	ldr	r2, [pc, #300]	@ (8001ccc <HAL_GPIO_Init+0x2f0>)
 8001ba0:	4293      	cmp	r3, r2
 8001ba2:	d013      	beq.n	8001bcc <HAL_GPIO_Init+0x1f0>
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	4a4a      	ldr	r2, [pc, #296]	@ (8001cd0 <HAL_GPIO_Init+0x2f4>)
 8001ba8:	4293      	cmp	r3, r2
 8001baa:	d00d      	beq.n	8001bc8 <HAL_GPIO_Init+0x1ec>
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	4a49      	ldr	r2, [pc, #292]	@ (8001cd4 <HAL_GPIO_Init+0x2f8>)
 8001bb0:	4293      	cmp	r3, r2
 8001bb2:	d007      	beq.n	8001bc4 <HAL_GPIO_Init+0x1e8>
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	4a48      	ldr	r2, [pc, #288]	@ (8001cd8 <HAL_GPIO_Init+0x2fc>)
 8001bb8:	4293      	cmp	r3, r2
 8001bba:	d101      	bne.n	8001bc0 <HAL_GPIO_Init+0x1e4>
 8001bbc:	2305      	movs	r3, #5
 8001bbe:	e00a      	b.n	8001bd6 <HAL_GPIO_Init+0x1fa>
 8001bc0:	2306      	movs	r3, #6
 8001bc2:	e008      	b.n	8001bd6 <HAL_GPIO_Init+0x1fa>
 8001bc4:	2304      	movs	r3, #4
 8001bc6:	e006      	b.n	8001bd6 <HAL_GPIO_Init+0x1fa>
 8001bc8:	2303      	movs	r3, #3
 8001bca:	e004      	b.n	8001bd6 <HAL_GPIO_Init+0x1fa>
 8001bcc:	2302      	movs	r3, #2
 8001bce:	e002      	b.n	8001bd6 <HAL_GPIO_Init+0x1fa>
 8001bd0:	2301      	movs	r3, #1
 8001bd2:	e000      	b.n	8001bd6 <HAL_GPIO_Init+0x1fa>
 8001bd4:	2300      	movs	r3, #0
 8001bd6:	697a      	ldr	r2, [r7, #20]
 8001bd8:	f002 0203 	and.w	r2, r2, #3
 8001bdc:	0092      	lsls	r2, r2, #2
 8001bde:	4093      	lsls	r3, r2
 8001be0:	693a      	ldr	r2, [r7, #16]
 8001be2:	4313      	orrs	r3, r2
 8001be4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001be6:	4937      	ldr	r1, [pc, #220]	@ (8001cc4 <HAL_GPIO_Init+0x2e8>)
 8001be8:	697b      	ldr	r3, [r7, #20]
 8001bea:	089b      	lsrs	r3, r3, #2
 8001bec:	3302      	adds	r3, #2
 8001bee:	693a      	ldr	r2, [r7, #16]
 8001bf0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001bf4:	4b39      	ldr	r3, [pc, #228]	@ (8001cdc <HAL_GPIO_Init+0x300>)
 8001bf6:	689b      	ldr	r3, [r3, #8]
 8001bf8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001bfa:	68fb      	ldr	r3, [r7, #12]
 8001bfc:	43db      	mvns	r3, r3
 8001bfe:	693a      	ldr	r2, [r7, #16]
 8001c00:	4013      	ands	r3, r2
 8001c02:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001c04:	683b      	ldr	r3, [r7, #0]
 8001c06:	685b      	ldr	r3, [r3, #4]
 8001c08:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d003      	beq.n	8001c18 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8001c10:	693a      	ldr	r2, [r7, #16]
 8001c12:	68fb      	ldr	r3, [r7, #12]
 8001c14:	4313      	orrs	r3, r2
 8001c16:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001c18:	4a30      	ldr	r2, [pc, #192]	@ (8001cdc <HAL_GPIO_Init+0x300>)
 8001c1a:	693b      	ldr	r3, [r7, #16]
 8001c1c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001c1e:	4b2f      	ldr	r3, [pc, #188]	@ (8001cdc <HAL_GPIO_Init+0x300>)
 8001c20:	68db      	ldr	r3, [r3, #12]
 8001c22:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	43db      	mvns	r3, r3
 8001c28:	693a      	ldr	r2, [r7, #16]
 8001c2a:	4013      	ands	r3, r2
 8001c2c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001c2e:	683b      	ldr	r3, [r7, #0]
 8001c30:	685b      	ldr	r3, [r3, #4]
 8001c32:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d003      	beq.n	8001c42 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8001c3a:	693a      	ldr	r2, [r7, #16]
 8001c3c:	68fb      	ldr	r3, [r7, #12]
 8001c3e:	4313      	orrs	r3, r2
 8001c40:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001c42:	4a26      	ldr	r2, [pc, #152]	@ (8001cdc <HAL_GPIO_Init+0x300>)
 8001c44:	693b      	ldr	r3, [r7, #16]
 8001c46:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8001c48:	4b24      	ldr	r3, [pc, #144]	@ (8001cdc <HAL_GPIO_Init+0x300>)
 8001c4a:	685b      	ldr	r3, [r3, #4]
 8001c4c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001c4e:	68fb      	ldr	r3, [r7, #12]
 8001c50:	43db      	mvns	r3, r3
 8001c52:	693a      	ldr	r2, [r7, #16]
 8001c54:	4013      	ands	r3, r2
 8001c56:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001c58:	683b      	ldr	r3, [r7, #0]
 8001c5a:	685b      	ldr	r3, [r3, #4]
 8001c5c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d003      	beq.n	8001c6c <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8001c64:	693a      	ldr	r2, [r7, #16]
 8001c66:	68fb      	ldr	r3, [r7, #12]
 8001c68:	4313      	orrs	r3, r2
 8001c6a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001c6c:	4a1b      	ldr	r2, [pc, #108]	@ (8001cdc <HAL_GPIO_Init+0x300>)
 8001c6e:	693b      	ldr	r3, [r7, #16]
 8001c70:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001c72:	4b1a      	ldr	r3, [pc, #104]	@ (8001cdc <HAL_GPIO_Init+0x300>)
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001c78:	68fb      	ldr	r3, [r7, #12]
 8001c7a:	43db      	mvns	r3, r3
 8001c7c:	693a      	ldr	r2, [r7, #16]
 8001c7e:	4013      	ands	r3, r2
 8001c80:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001c82:	683b      	ldr	r3, [r7, #0]
 8001c84:	685b      	ldr	r3, [r3, #4]
 8001c86:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d003      	beq.n	8001c96 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8001c8e:	693a      	ldr	r2, [r7, #16]
 8001c90:	68fb      	ldr	r3, [r7, #12]
 8001c92:	4313      	orrs	r3, r2
 8001c94:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001c96:	4a11      	ldr	r2, [pc, #68]	@ (8001cdc <HAL_GPIO_Init+0x300>)
 8001c98:	693b      	ldr	r3, [r7, #16]
 8001c9a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001c9c:	697b      	ldr	r3, [r7, #20]
 8001c9e:	3301      	adds	r3, #1
 8001ca0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001ca2:	683b      	ldr	r3, [r7, #0]
 8001ca4:	681a      	ldr	r2, [r3, #0]
 8001ca6:	697b      	ldr	r3, [r7, #20]
 8001ca8:	fa22 f303 	lsr.w	r3, r2, r3
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	f47f ae9d 	bne.w	80019ec <HAL_GPIO_Init+0x10>
  }
}
 8001cb2:	bf00      	nop
 8001cb4:	bf00      	nop
 8001cb6:	371c      	adds	r7, #28
 8001cb8:	46bd      	mov	sp, r7
 8001cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cbe:	4770      	bx	lr
 8001cc0:	40021000 	.word	0x40021000
 8001cc4:	40010000 	.word	0x40010000
 8001cc8:	48000400 	.word	0x48000400
 8001ccc:	48000800 	.word	0x48000800
 8001cd0:	48000c00 	.word	0x48000c00
 8001cd4:	48001000 	.word	0x48001000
 8001cd8:	48001400 	.word	0x48001400
 8001cdc:	40010400 	.word	0x40010400

08001ce0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001ce0:	b480      	push	{r7}
 8001ce2:	b083      	sub	sp, #12
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	6078      	str	r0, [r7, #4]
 8001ce8:	460b      	mov	r3, r1
 8001cea:	807b      	strh	r3, [r7, #2]
 8001cec:	4613      	mov	r3, r2
 8001cee:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001cf0:	787b      	ldrb	r3, [r7, #1]
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d003      	beq.n	8001cfe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001cf6:	887a      	ldrh	r2, [r7, #2]
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001cfc:	e002      	b.n	8001d04 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001cfe:	887a      	ldrh	r2, [r7, #2]
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001d04:	bf00      	nop
 8001d06:	370c      	adds	r7, #12
 8001d08:	46bd      	mov	sp, r7
 8001d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d0e:	4770      	bx	lr

08001d10 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001d10:	b580      	push	{r7, lr}
 8001d12:	b082      	sub	sp, #8
 8001d14:	af00      	add	r7, sp, #0
 8001d16:	4603      	mov	r3, r0
 8001d18:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001d1a:	4b08      	ldr	r3, [pc, #32]	@ (8001d3c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001d1c:	695a      	ldr	r2, [r3, #20]
 8001d1e:	88fb      	ldrh	r3, [r7, #6]
 8001d20:	4013      	ands	r3, r2
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d006      	beq.n	8001d34 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001d26:	4a05      	ldr	r2, [pc, #20]	@ (8001d3c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001d28:	88fb      	ldrh	r3, [r7, #6]
 8001d2a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001d2c:	88fb      	ldrh	r3, [r7, #6]
 8001d2e:	4618      	mov	r0, r3
 8001d30:	f000 f806 	bl	8001d40 <HAL_GPIO_EXTI_Callback>
  }
}
 8001d34:	bf00      	nop
 8001d36:	3708      	adds	r7, #8
 8001d38:	46bd      	mov	sp, r7
 8001d3a:	bd80      	pop	{r7, pc}
 8001d3c:	40010400 	.word	0x40010400

08001d40 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001d40:	b480      	push	{r7}
 8001d42:	b083      	sub	sp, #12
 8001d44:	af00      	add	r7, sp, #0
 8001d46:	4603      	mov	r3, r0
 8001d48:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8001d4a:	bf00      	nop
 8001d4c:	370c      	adds	r7, #12
 8001d4e:	46bd      	mov	sp, r7
 8001d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d54:	4770      	bx	lr
	...

08001d58 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001d58:	b480      	push	{r7}
 8001d5a:	b085      	sub	sp, #20
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d141      	bne.n	8001dea <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001d66:	4b4b      	ldr	r3, [pc, #300]	@ (8001e94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001d6e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001d72:	d131      	bne.n	8001dd8 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001d74:	4b47      	ldr	r3, [pc, #284]	@ (8001e94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001d76:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001d7a:	4a46      	ldr	r2, [pc, #280]	@ (8001e94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001d7c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001d80:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001d84:	4b43      	ldr	r3, [pc, #268]	@ (8001e94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001d8c:	4a41      	ldr	r2, [pc, #260]	@ (8001e94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001d8e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001d92:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001d94:	4b40      	ldr	r3, [pc, #256]	@ (8001e98 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	2232      	movs	r2, #50	@ 0x32
 8001d9a:	fb02 f303 	mul.w	r3, r2, r3
 8001d9e:	4a3f      	ldr	r2, [pc, #252]	@ (8001e9c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001da0:	fba2 2303 	umull	r2, r3, r2, r3
 8001da4:	0c9b      	lsrs	r3, r3, #18
 8001da6:	3301      	adds	r3, #1
 8001da8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001daa:	e002      	b.n	8001db2 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	3b01      	subs	r3, #1
 8001db0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001db2:	4b38      	ldr	r3, [pc, #224]	@ (8001e94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001db4:	695b      	ldr	r3, [r3, #20]
 8001db6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001dba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001dbe:	d102      	bne.n	8001dc6 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8001dc0:	68fb      	ldr	r3, [r7, #12]
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d1f2      	bne.n	8001dac <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001dc6:	4b33      	ldr	r3, [pc, #204]	@ (8001e94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001dc8:	695b      	ldr	r3, [r3, #20]
 8001dca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001dce:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001dd2:	d158      	bne.n	8001e86 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001dd4:	2303      	movs	r3, #3
 8001dd6:	e057      	b.n	8001e88 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001dd8:	4b2e      	ldr	r3, [pc, #184]	@ (8001e94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001dda:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001dde:	4a2d      	ldr	r2, [pc, #180]	@ (8001e94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001de0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001de4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8001de8:	e04d      	b.n	8001e86 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001df0:	d141      	bne.n	8001e76 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001df2:	4b28      	ldr	r3, [pc, #160]	@ (8001e94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001dfa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001dfe:	d131      	bne.n	8001e64 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001e00:	4b24      	ldr	r3, [pc, #144]	@ (8001e94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001e02:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001e06:	4a23      	ldr	r2, [pc, #140]	@ (8001e94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001e08:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001e0c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001e10:	4b20      	ldr	r3, [pc, #128]	@ (8001e94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001e18:	4a1e      	ldr	r2, [pc, #120]	@ (8001e94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001e1a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001e1e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001e20:	4b1d      	ldr	r3, [pc, #116]	@ (8001e98 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	2232      	movs	r2, #50	@ 0x32
 8001e26:	fb02 f303 	mul.w	r3, r2, r3
 8001e2a:	4a1c      	ldr	r2, [pc, #112]	@ (8001e9c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001e2c:	fba2 2303 	umull	r2, r3, r2, r3
 8001e30:	0c9b      	lsrs	r3, r3, #18
 8001e32:	3301      	adds	r3, #1
 8001e34:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001e36:	e002      	b.n	8001e3e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	3b01      	subs	r3, #1
 8001e3c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001e3e:	4b15      	ldr	r3, [pc, #84]	@ (8001e94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001e40:	695b      	ldr	r3, [r3, #20]
 8001e42:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001e46:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001e4a:	d102      	bne.n	8001e52 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8001e4c:	68fb      	ldr	r3, [r7, #12]
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d1f2      	bne.n	8001e38 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001e52:	4b10      	ldr	r3, [pc, #64]	@ (8001e94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001e54:	695b      	ldr	r3, [r3, #20]
 8001e56:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001e5a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001e5e:	d112      	bne.n	8001e86 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001e60:	2303      	movs	r3, #3
 8001e62:	e011      	b.n	8001e88 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001e64:	4b0b      	ldr	r3, [pc, #44]	@ (8001e94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001e66:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001e6a:	4a0a      	ldr	r2, [pc, #40]	@ (8001e94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001e6c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001e70:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8001e74:	e007      	b.n	8001e86 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001e76:	4b07      	ldr	r3, [pc, #28]	@ (8001e94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001e7e:	4a05      	ldr	r2, [pc, #20]	@ (8001e94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001e80:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001e84:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8001e86:	2300      	movs	r3, #0
}
 8001e88:	4618      	mov	r0, r3
 8001e8a:	3714      	adds	r7, #20
 8001e8c:	46bd      	mov	sp, r7
 8001e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e92:	4770      	bx	lr
 8001e94:	40007000 	.word	0x40007000
 8001e98:	20000000 	.word	0x20000000
 8001e9c:	431bde83 	.word	0x431bde83

08001ea0 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8001ea0:	b480      	push	{r7}
 8001ea2:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8001ea4:	4b05      	ldr	r3, [pc, #20]	@ (8001ebc <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8001ea6:	689b      	ldr	r3, [r3, #8]
 8001ea8:	4a04      	ldr	r2, [pc, #16]	@ (8001ebc <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8001eaa:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001eae:	6093      	str	r3, [r2, #8]
}
 8001eb0:	bf00      	nop
 8001eb2:	46bd      	mov	sp, r7
 8001eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb8:	4770      	bx	lr
 8001eba:	bf00      	nop
 8001ebc:	40007000 	.word	0x40007000

08001ec0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001ec0:	b580      	push	{r7, lr}
 8001ec2:	b088      	sub	sp, #32
 8001ec4:	af00      	add	r7, sp, #0
 8001ec6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d101      	bne.n	8001ed2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001ece:	2301      	movs	r3, #1
 8001ed0:	e2fe      	b.n	80024d0 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	f003 0301 	and.w	r3, r3, #1
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d075      	beq.n	8001fca <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001ede:	4b97      	ldr	r3, [pc, #604]	@ (800213c <HAL_RCC_OscConfig+0x27c>)
 8001ee0:	689b      	ldr	r3, [r3, #8]
 8001ee2:	f003 030c 	and.w	r3, r3, #12
 8001ee6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001ee8:	4b94      	ldr	r3, [pc, #592]	@ (800213c <HAL_RCC_OscConfig+0x27c>)
 8001eea:	68db      	ldr	r3, [r3, #12]
 8001eec:	f003 0303 	and.w	r3, r3, #3
 8001ef0:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8001ef2:	69bb      	ldr	r3, [r7, #24]
 8001ef4:	2b0c      	cmp	r3, #12
 8001ef6:	d102      	bne.n	8001efe <HAL_RCC_OscConfig+0x3e>
 8001ef8:	697b      	ldr	r3, [r7, #20]
 8001efa:	2b03      	cmp	r3, #3
 8001efc:	d002      	beq.n	8001f04 <HAL_RCC_OscConfig+0x44>
 8001efe:	69bb      	ldr	r3, [r7, #24]
 8001f00:	2b08      	cmp	r3, #8
 8001f02:	d10b      	bne.n	8001f1c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f04:	4b8d      	ldr	r3, [pc, #564]	@ (800213c <HAL_RCC_OscConfig+0x27c>)
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d05b      	beq.n	8001fc8 <HAL_RCC_OscConfig+0x108>
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	685b      	ldr	r3, [r3, #4]
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d157      	bne.n	8001fc8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001f18:	2301      	movs	r3, #1
 8001f1a:	e2d9      	b.n	80024d0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	685b      	ldr	r3, [r3, #4]
 8001f20:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001f24:	d106      	bne.n	8001f34 <HAL_RCC_OscConfig+0x74>
 8001f26:	4b85      	ldr	r3, [pc, #532]	@ (800213c <HAL_RCC_OscConfig+0x27c>)
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	4a84      	ldr	r2, [pc, #528]	@ (800213c <HAL_RCC_OscConfig+0x27c>)
 8001f2c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001f30:	6013      	str	r3, [r2, #0]
 8001f32:	e01d      	b.n	8001f70 <HAL_RCC_OscConfig+0xb0>
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	685b      	ldr	r3, [r3, #4]
 8001f38:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001f3c:	d10c      	bne.n	8001f58 <HAL_RCC_OscConfig+0x98>
 8001f3e:	4b7f      	ldr	r3, [pc, #508]	@ (800213c <HAL_RCC_OscConfig+0x27c>)
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	4a7e      	ldr	r2, [pc, #504]	@ (800213c <HAL_RCC_OscConfig+0x27c>)
 8001f44:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001f48:	6013      	str	r3, [r2, #0]
 8001f4a:	4b7c      	ldr	r3, [pc, #496]	@ (800213c <HAL_RCC_OscConfig+0x27c>)
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	4a7b      	ldr	r2, [pc, #492]	@ (800213c <HAL_RCC_OscConfig+0x27c>)
 8001f50:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001f54:	6013      	str	r3, [r2, #0]
 8001f56:	e00b      	b.n	8001f70 <HAL_RCC_OscConfig+0xb0>
 8001f58:	4b78      	ldr	r3, [pc, #480]	@ (800213c <HAL_RCC_OscConfig+0x27c>)
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	4a77      	ldr	r2, [pc, #476]	@ (800213c <HAL_RCC_OscConfig+0x27c>)
 8001f5e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001f62:	6013      	str	r3, [r2, #0]
 8001f64:	4b75      	ldr	r3, [pc, #468]	@ (800213c <HAL_RCC_OscConfig+0x27c>)
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	4a74      	ldr	r2, [pc, #464]	@ (800213c <HAL_RCC_OscConfig+0x27c>)
 8001f6a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001f6e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	685b      	ldr	r3, [r3, #4]
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d013      	beq.n	8001fa0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f78:	f7ff f8e2 	bl	8001140 <HAL_GetTick>
 8001f7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001f7e:	e008      	b.n	8001f92 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001f80:	f7ff f8de 	bl	8001140 <HAL_GetTick>
 8001f84:	4602      	mov	r2, r0
 8001f86:	693b      	ldr	r3, [r7, #16]
 8001f88:	1ad3      	subs	r3, r2, r3
 8001f8a:	2b64      	cmp	r3, #100	@ 0x64
 8001f8c:	d901      	bls.n	8001f92 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001f8e:	2303      	movs	r3, #3
 8001f90:	e29e      	b.n	80024d0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001f92:	4b6a      	ldr	r3, [pc, #424]	@ (800213c <HAL_RCC_OscConfig+0x27c>)
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d0f0      	beq.n	8001f80 <HAL_RCC_OscConfig+0xc0>
 8001f9e:	e014      	b.n	8001fca <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001fa0:	f7ff f8ce 	bl	8001140 <HAL_GetTick>
 8001fa4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001fa6:	e008      	b.n	8001fba <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001fa8:	f7ff f8ca 	bl	8001140 <HAL_GetTick>
 8001fac:	4602      	mov	r2, r0
 8001fae:	693b      	ldr	r3, [r7, #16]
 8001fb0:	1ad3      	subs	r3, r2, r3
 8001fb2:	2b64      	cmp	r3, #100	@ 0x64
 8001fb4:	d901      	bls.n	8001fba <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001fb6:	2303      	movs	r3, #3
 8001fb8:	e28a      	b.n	80024d0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001fba:	4b60      	ldr	r3, [pc, #384]	@ (800213c <HAL_RCC_OscConfig+0x27c>)
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d1f0      	bne.n	8001fa8 <HAL_RCC_OscConfig+0xe8>
 8001fc6:	e000      	b.n	8001fca <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001fc8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	f003 0302 	and.w	r3, r3, #2
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d075      	beq.n	80020c2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001fd6:	4b59      	ldr	r3, [pc, #356]	@ (800213c <HAL_RCC_OscConfig+0x27c>)
 8001fd8:	689b      	ldr	r3, [r3, #8]
 8001fda:	f003 030c 	and.w	r3, r3, #12
 8001fde:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001fe0:	4b56      	ldr	r3, [pc, #344]	@ (800213c <HAL_RCC_OscConfig+0x27c>)
 8001fe2:	68db      	ldr	r3, [r3, #12]
 8001fe4:	f003 0303 	and.w	r3, r3, #3
 8001fe8:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8001fea:	69bb      	ldr	r3, [r7, #24]
 8001fec:	2b0c      	cmp	r3, #12
 8001fee:	d102      	bne.n	8001ff6 <HAL_RCC_OscConfig+0x136>
 8001ff0:	697b      	ldr	r3, [r7, #20]
 8001ff2:	2b02      	cmp	r3, #2
 8001ff4:	d002      	beq.n	8001ffc <HAL_RCC_OscConfig+0x13c>
 8001ff6:	69bb      	ldr	r3, [r7, #24]
 8001ff8:	2b04      	cmp	r3, #4
 8001ffa:	d11f      	bne.n	800203c <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001ffc:	4b4f      	ldr	r3, [pc, #316]	@ (800213c <HAL_RCC_OscConfig+0x27c>)
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002004:	2b00      	cmp	r3, #0
 8002006:	d005      	beq.n	8002014 <HAL_RCC_OscConfig+0x154>
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	68db      	ldr	r3, [r3, #12]
 800200c:	2b00      	cmp	r3, #0
 800200e:	d101      	bne.n	8002014 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8002010:	2301      	movs	r3, #1
 8002012:	e25d      	b.n	80024d0 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002014:	4b49      	ldr	r3, [pc, #292]	@ (800213c <HAL_RCC_OscConfig+0x27c>)
 8002016:	685b      	ldr	r3, [r3, #4]
 8002018:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	691b      	ldr	r3, [r3, #16]
 8002020:	061b      	lsls	r3, r3, #24
 8002022:	4946      	ldr	r1, [pc, #280]	@ (800213c <HAL_RCC_OscConfig+0x27c>)
 8002024:	4313      	orrs	r3, r2
 8002026:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002028:	4b45      	ldr	r3, [pc, #276]	@ (8002140 <HAL_RCC_OscConfig+0x280>)
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	4618      	mov	r0, r3
 800202e:	f7ff f83b 	bl	80010a8 <HAL_InitTick>
 8002032:	4603      	mov	r3, r0
 8002034:	2b00      	cmp	r3, #0
 8002036:	d043      	beq.n	80020c0 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8002038:	2301      	movs	r3, #1
 800203a:	e249      	b.n	80024d0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	68db      	ldr	r3, [r3, #12]
 8002040:	2b00      	cmp	r3, #0
 8002042:	d023      	beq.n	800208c <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002044:	4b3d      	ldr	r3, [pc, #244]	@ (800213c <HAL_RCC_OscConfig+0x27c>)
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	4a3c      	ldr	r2, [pc, #240]	@ (800213c <HAL_RCC_OscConfig+0x27c>)
 800204a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800204e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002050:	f7ff f876 	bl	8001140 <HAL_GetTick>
 8002054:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002056:	e008      	b.n	800206a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002058:	f7ff f872 	bl	8001140 <HAL_GetTick>
 800205c:	4602      	mov	r2, r0
 800205e:	693b      	ldr	r3, [r7, #16]
 8002060:	1ad3      	subs	r3, r2, r3
 8002062:	2b02      	cmp	r3, #2
 8002064:	d901      	bls.n	800206a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8002066:	2303      	movs	r3, #3
 8002068:	e232      	b.n	80024d0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800206a:	4b34      	ldr	r3, [pc, #208]	@ (800213c <HAL_RCC_OscConfig+0x27c>)
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002072:	2b00      	cmp	r3, #0
 8002074:	d0f0      	beq.n	8002058 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002076:	4b31      	ldr	r3, [pc, #196]	@ (800213c <HAL_RCC_OscConfig+0x27c>)
 8002078:	685b      	ldr	r3, [r3, #4]
 800207a:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	691b      	ldr	r3, [r3, #16]
 8002082:	061b      	lsls	r3, r3, #24
 8002084:	492d      	ldr	r1, [pc, #180]	@ (800213c <HAL_RCC_OscConfig+0x27c>)
 8002086:	4313      	orrs	r3, r2
 8002088:	604b      	str	r3, [r1, #4]
 800208a:	e01a      	b.n	80020c2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800208c:	4b2b      	ldr	r3, [pc, #172]	@ (800213c <HAL_RCC_OscConfig+0x27c>)
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	4a2a      	ldr	r2, [pc, #168]	@ (800213c <HAL_RCC_OscConfig+0x27c>)
 8002092:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002096:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002098:	f7ff f852 	bl	8001140 <HAL_GetTick>
 800209c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800209e:	e008      	b.n	80020b2 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80020a0:	f7ff f84e 	bl	8001140 <HAL_GetTick>
 80020a4:	4602      	mov	r2, r0
 80020a6:	693b      	ldr	r3, [r7, #16]
 80020a8:	1ad3      	subs	r3, r2, r3
 80020aa:	2b02      	cmp	r3, #2
 80020ac:	d901      	bls.n	80020b2 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80020ae:	2303      	movs	r3, #3
 80020b0:	e20e      	b.n	80024d0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80020b2:	4b22      	ldr	r3, [pc, #136]	@ (800213c <HAL_RCC_OscConfig+0x27c>)
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d1f0      	bne.n	80020a0 <HAL_RCC_OscConfig+0x1e0>
 80020be:	e000      	b.n	80020c2 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80020c0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	f003 0308 	and.w	r3, r3, #8
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d041      	beq.n	8002152 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	695b      	ldr	r3, [r3, #20]
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d01c      	beq.n	8002110 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80020d6:	4b19      	ldr	r3, [pc, #100]	@ (800213c <HAL_RCC_OscConfig+0x27c>)
 80020d8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80020dc:	4a17      	ldr	r2, [pc, #92]	@ (800213c <HAL_RCC_OscConfig+0x27c>)
 80020de:	f043 0301 	orr.w	r3, r3, #1
 80020e2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80020e6:	f7ff f82b 	bl	8001140 <HAL_GetTick>
 80020ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80020ec:	e008      	b.n	8002100 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80020ee:	f7ff f827 	bl	8001140 <HAL_GetTick>
 80020f2:	4602      	mov	r2, r0
 80020f4:	693b      	ldr	r3, [r7, #16]
 80020f6:	1ad3      	subs	r3, r2, r3
 80020f8:	2b02      	cmp	r3, #2
 80020fa:	d901      	bls.n	8002100 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80020fc:	2303      	movs	r3, #3
 80020fe:	e1e7      	b.n	80024d0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002100:	4b0e      	ldr	r3, [pc, #56]	@ (800213c <HAL_RCC_OscConfig+0x27c>)
 8002102:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002106:	f003 0302 	and.w	r3, r3, #2
 800210a:	2b00      	cmp	r3, #0
 800210c:	d0ef      	beq.n	80020ee <HAL_RCC_OscConfig+0x22e>
 800210e:	e020      	b.n	8002152 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002110:	4b0a      	ldr	r3, [pc, #40]	@ (800213c <HAL_RCC_OscConfig+0x27c>)
 8002112:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002116:	4a09      	ldr	r2, [pc, #36]	@ (800213c <HAL_RCC_OscConfig+0x27c>)
 8002118:	f023 0301 	bic.w	r3, r3, #1
 800211c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002120:	f7ff f80e 	bl	8001140 <HAL_GetTick>
 8002124:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002126:	e00d      	b.n	8002144 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002128:	f7ff f80a 	bl	8001140 <HAL_GetTick>
 800212c:	4602      	mov	r2, r0
 800212e:	693b      	ldr	r3, [r7, #16]
 8002130:	1ad3      	subs	r3, r2, r3
 8002132:	2b02      	cmp	r3, #2
 8002134:	d906      	bls.n	8002144 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8002136:	2303      	movs	r3, #3
 8002138:	e1ca      	b.n	80024d0 <HAL_RCC_OscConfig+0x610>
 800213a:	bf00      	nop
 800213c:	40021000 	.word	0x40021000
 8002140:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002144:	4b8c      	ldr	r3, [pc, #560]	@ (8002378 <HAL_RCC_OscConfig+0x4b8>)
 8002146:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800214a:	f003 0302 	and.w	r3, r3, #2
 800214e:	2b00      	cmp	r3, #0
 8002150:	d1ea      	bne.n	8002128 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	f003 0304 	and.w	r3, r3, #4
 800215a:	2b00      	cmp	r3, #0
 800215c:	f000 80a6 	beq.w	80022ac <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002160:	2300      	movs	r3, #0
 8002162:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002164:	4b84      	ldr	r3, [pc, #528]	@ (8002378 <HAL_RCC_OscConfig+0x4b8>)
 8002166:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002168:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800216c:	2b00      	cmp	r3, #0
 800216e:	d101      	bne.n	8002174 <HAL_RCC_OscConfig+0x2b4>
 8002170:	2301      	movs	r3, #1
 8002172:	e000      	b.n	8002176 <HAL_RCC_OscConfig+0x2b6>
 8002174:	2300      	movs	r3, #0
 8002176:	2b00      	cmp	r3, #0
 8002178:	d00d      	beq.n	8002196 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800217a:	4b7f      	ldr	r3, [pc, #508]	@ (8002378 <HAL_RCC_OscConfig+0x4b8>)
 800217c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800217e:	4a7e      	ldr	r2, [pc, #504]	@ (8002378 <HAL_RCC_OscConfig+0x4b8>)
 8002180:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002184:	6593      	str	r3, [r2, #88]	@ 0x58
 8002186:	4b7c      	ldr	r3, [pc, #496]	@ (8002378 <HAL_RCC_OscConfig+0x4b8>)
 8002188:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800218a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800218e:	60fb      	str	r3, [r7, #12]
 8002190:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8002192:	2301      	movs	r3, #1
 8002194:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002196:	4b79      	ldr	r3, [pc, #484]	@ (800237c <HAL_RCC_OscConfig+0x4bc>)
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d118      	bne.n	80021d4 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80021a2:	4b76      	ldr	r3, [pc, #472]	@ (800237c <HAL_RCC_OscConfig+0x4bc>)
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	4a75      	ldr	r2, [pc, #468]	@ (800237c <HAL_RCC_OscConfig+0x4bc>)
 80021a8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80021ac:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80021ae:	f7fe ffc7 	bl	8001140 <HAL_GetTick>
 80021b2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80021b4:	e008      	b.n	80021c8 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80021b6:	f7fe ffc3 	bl	8001140 <HAL_GetTick>
 80021ba:	4602      	mov	r2, r0
 80021bc:	693b      	ldr	r3, [r7, #16]
 80021be:	1ad3      	subs	r3, r2, r3
 80021c0:	2b02      	cmp	r3, #2
 80021c2:	d901      	bls.n	80021c8 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80021c4:	2303      	movs	r3, #3
 80021c6:	e183      	b.n	80024d0 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80021c8:	4b6c      	ldr	r3, [pc, #432]	@ (800237c <HAL_RCC_OscConfig+0x4bc>)
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d0f0      	beq.n	80021b6 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	689b      	ldr	r3, [r3, #8]
 80021d8:	2b01      	cmp	r3, #1
 80021da:	d108      	bne.n	80021ee <HAL_RCC_OscConfig+0x32e>
 80021dc:	4b66      	ldr	r3, [pc, #408]	@ (8002378 <HAL_RCC_OscConfig+0x4b8>)
 80021de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80021e2:	4a65      	ldr	r2, [pc, #404]	@ (8002378 <HAL_RCC_OscConfig+0x4b8>)
 80021e4:	f043 0301 	orr.w	r3, r3, #1
 80021e8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80021ec:	e024      	b.n	8002238 <HAL_RCC_OscConfig+0x378>
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	689b      	ldr	r3, [r3, #8]
 80021f2:	2b05      	cmp	r3, #5
 80021f4:	d110      	bne.n	8002218 <HAL_RCC_OscConfig+0x358>
 80021f6:	4b60      	ldr	r3, [pc, #384]	@ (8002378 <HAL_RCC_OscConfig+0x4b8>)
 80021f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80021fc:	4a5e      	ldr	r2, [pc, #376]	@ (8002378 <HAL_RCC_OscConfig+0x4b8>)
 80021fe:	f043 0304 	orr.w	r3, r3, #4
 8002202:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002206:	4b5c      	ldr	r3, [pc, #368]	@ (8002378 <HAL_RCC_OscConfig+0x4b8>)
 8002208:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800220c:	4a5a      	ldr	r2, [pc, #360]	@ (8002378 <HAL_RCC_OscConfig+0x4b8>)
 800220e:	f043 0301 	orr.w	r3, r3, #1
 8002212:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002216:	e00f      	b.n	8002238 <HAL_RCC_OscConfig+0x378>
 8002218:	4b57      	ldr	r3, [pc, #348]	@ (8002378 <HAL_RCC_OscConfig+0x4b8>)
 800221a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800221e:	4a56      	ldr	r2, [pc, #344]	@ (8002378 <HAL_RCC_OscConfig+0x4b8>)
 8002220:	f023 0301 	bic.w	r3, r3, #1
 8002224:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002228:	4b53      	ldr	r3, [pc, #332]	@ (8002378 <HAL_RCC_OscConfig+0x4b8>)
 800222a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800222e:	4a52      	ldr	r2, [pc, #328]	@ (8002378 <HAL_RCC_OscConfig+0x4b8>)
 8002230:	f023 0304 	bic.w	r3, r3, #4
 8002234:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	689b      	ldr	r3, [r3, #8]
 800223c:	2b00      	cmp	r3, #0
 800223e:	d016      	beq.n	800226e <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002240:	f7fe ff7e 	bl	8001140 <HAL_GetTick>
 8002244:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002246:	e00a      	b.n	800225e <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002248:	f7fe ff7a 	bl	8001140 <HAL_GetTick>
 800224c:	4602      	mov	r2, r0
 800224e:	693b      	ldr	r3, [r7, #16]
 8002250:	1ad3      	subs	r3, r2, r3
 8002252:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002256:	4293      	cmp	r3, r2
 8002258:	d901      	bls.n	800225e <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800225a:	2303      	movs	r3, #3
 800225c:	e138      	b.n	80024d0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800225e:	4b46      	ldr	r3, [pc, #280]	@ (8002378 <HAL_RCC_OscConfig+0x4b8>)
 8002260:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002264:	f003 0302 	and.w	r3, r3, #2
 8002268:	2b00      	cmp	r3, #0
 800226a:	d0ed      	beq.n	8002248 <HAL_RCC_OscConfig+0x388>
 800226c:	e015      	b.n	800229a <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800226e:	f7fe ff67 	bl	8001140 <HAL_GetTick>
 8002272:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002274:	e00a      	b.n	800228c <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002276:	f7fe ff63 	bl	8001140 <HAL_GetTick>
 800227a:	4602      	mov	r2, r0
 800227c:	693b      	ldr	r3, [r7, #16]
 800227e:	1ad3      	subs	r3, r2, r3
 8002280:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002284:	4293      	cmp	r3, r2
 8002286:	d901      	bls.n	800228c <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8002288:	2303      	movs	r3, #3
 800228a:	e121      	b.n	80024d0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800228c:	4b3a      	ldr	r3, [pc, #232]	@ (8002378 <HAL_RCC_OscConfig+0x4b8>)
 800228e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002292:	f003 0302 	and.w	r3, r3, #2
 8002296:	2b00      	cmp	r3, #0
 8002298:	d1ed      	bne.n	8002276 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800229a:	7ffb      	ldrb	r3, [r7, #31]
 800229c:	2b01      	cmp	r3, #1
 800229e:	d105      	bne.n	80022ac <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80022a0:	4b35      	ldr	r3, [pc, #212]	@ (8002378 <HAL_RCC_OscConfig+0x4b8>)
 80022a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022a4:	4a34      	ldr	r2, [pc, #208]	@ (8002378 <HAL_RCC_OscConfig+0x4b8>)
 80022a6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80022aa:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	f003 0320 	and.w	r3, r3, #32
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d03c      	beq.n	8002332 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	699b      	ldr	r3, [r3, #24]
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d01c      	beq.n	80022fa <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80022c0:	4b2d      	ldr	r3, [pc, #180]	@ (8002378 <HAL_RCC_OscConfig+0x4b8>)
 80022c2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80022c6:	4a2c      	ldr	r2, [pc, #176]	@ (8002378 <HAL_RCC_OscConfig+0x4b8>)
 80022c8:	f043 0301 	orr.w	r3, r3, #1
 80022cc:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80022d0:	f7fe ff36 	bl	8001140 <HAL_GetTick>
 80022d4:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80022d6:	e008      	b.n	80022ea <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80022d8:	f7fe ff32 	bl	8001140 <HAL_GetTick>
 80022dc:	4602      	mov	r2, r0
 80022de:	693b      	ldr	r3, [r7, #16]
 80022e0:	1ad3      	subs	r3, r2, r3
 80022e2:	2b02      	cmp	r3, #2
 80022e4:	d901      	bls.n	80022ea <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80022e6:	2303      	movs	r3, #3
 80022e8:	e0f2      	b.n	80024d0 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80022ea:	4b23      	ldr	r3, [pc, #140]	@ (8002378 <HAL_RCC_OscConfig+0x4b8>)
 80022ec:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80022f0:	f003 0302 	and.w	r3, r3, #2
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d0ef      	beq.n	80022d8 <HAL_RCC_OscConfig+0x418>
 80022f8:	e01b      	b.n	8002332 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80022fa:	4b1f      	ldr	r3, [pc, #124]	@ (8002378 <HAL_RCC_OscConfig+0x4b8>)
 80022fc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002300:	4a1d      	ldr	r2, [pc, #116]	@ (8002378 <HAL_RCC_OscConfig+0x4b8>)
 8002302:	f023 0301 	bic.w	r3, r3, #1
 8002306:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800230a:	f7fe ff19 	bl	8001140 <HAL_GetTick>
 800230e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002310:	e008      	b.n	8002324 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002312:	f7fe ff15 	bl	8001140 <HAL_GetTick>
 8002316:	4602      	mov	r2, r0
 8002318:	693b      	ldr	r3, [r7, #16]
 800231a:	1ad3      	subs	r3, r2, r3
 800231c:	2b02      	cmp	r3, #2
 800231e:	d901      	bls.n	8002324 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8002320:	2303      	movs	r3, #3
 8002322:	e0d5      	b.n	80024d0 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002324:	4b14      	ldr	r3, [pc, #80]	@ (8002378 <HAL_RCC_OscConfig+0x4b8>)
 8002326:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800232a:	f003 0302 	and.w	r3, r3, #2
 800232e:	2b00      	cmp	r3, #0
 8002330:	d1ef      	bne.n	8002312 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	69db      	ldr	r3, [r3, #28]
 8002336:	2b00      	cmp	r3, #0
 8002338:	f000 80c9 	beq.w	80024ce <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800233c:	4b0e      	ldr	r3, [pc, #56]	@ (8002378 <HAL_RCC_OscConfig+0x4b8>)
 800233e:	689b      	ldr	r3, [r3, #8]
 8002340:	f003 030c 	and.w	r3, r3, #12
 8002344:	2b0c      	cmp	r3, #12
 8002346:	f000 8083 	beq.w	8002450 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	69db      	ldr	r3, [r3, #28]
 800234e:	2b02      	cmp	r3, #2
 8002350:	d15e      	bne.n	8002410 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002352:	4b09      	ldr	r3, [pc, #36]	@ (8002378 <HAL_RCC_OscConfig+0x4b8>)
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	4a08      	ldr	r2, [pc, #32]	@ (8002378 <HAL_RCC_OscConfig+0x4b8>)
 8002358:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800235c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800235e:	f7fe feef 	bl	8001140 <HAL_GetTick>
 8002362:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002364:	e00c      	b.n	8002380 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002366:	f7fe feeb 	bl	8001140 <HAL_GetTick>
 800236a:	4602      	mov	r2, r0
 800236c:	693b      	ldr	r3, [r7, #16]
 800236e:	1ad3      	subs	r3, r2, r3
 8002370:	2b02      	cmp	r3, #2
 8002372:	d905      	bls.n	8002380 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8002374:	2303      	movs	r3, #3
 8002376:	e0ab      	b.n	80024d0 <HAL_RCC_OscConfig+0x610>
 8002378:	40021000 	.word	0x40021000
 800237c:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002380:	4b55      	ldr	r3, [pc, #340]	@ (80024d8 <HAL_RCC_OscConfig+0x618>)
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002388:	2b00      	cmp	r3, #0
 800238a:	d1ec      	bne.n	8002366 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800238c:	4b52      	ldr	r3, [pc, #328]	@ (80024d8 <HAL_RCC_OscConfig+0x618>)
 800238e:	68da      	ldr	r2, [r3, #12]
 8002390:	4b52      	ldr	r3, [pc, #328]	@ (80024dc <HAL_RCC_OscConfig+0x61c>)
 8002392:	4013      	ands	r3, r2
 8002394:	687a      	ldr	r2, [r7, #4]
 8002396:	6a11      	ldr	r1, [r2, #32]
 8002398:	687a      	ldr	r2, [r7, #4]
 800239a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800239c:	3a01      	subs	r2, #1
 800239e:	0112      	lsls	r2, r2, #4
 80023a0:	4311      	orrs	r1, r2
 80023a2:	687a      	ldr	r2, [r7, #4]
 80023a4:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 80023a6:	0212      	lsls	r2, r2, #8
 80023a8:	4311      	orrs	r1, r2
 80023aa:	687a      	ldr	r2, [r7, #4]
 80023ac:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80023ae:	0852      	lsrs	r2, r2, #1
 80023b0:	3a01      	subs	r2, #1
 80023b2:	0552      	lsls	r2, r2, #21
 80023b4:	4311      	orrs	r1, r2
 80023b6:	687a      	ldr	r2, [r7, #4]
 80023b8:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80023ba:	0852      	lsrs	r2, r2, #1
 80023bc:	3a01      	subs	r2, #1
 80023be:	0652      	lsls	r2, r2, #25
 80023c0:	4311      	orrs	r1, r2
 80023c2:	687a      	ldr	r2, [r7, #4]
 80023c4:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80023c6:	06d2      	lsls	r2, r2, #27
 80023c8:	430a      	orrs	r2, r1
 80023ca:	4943      	ldr	r1, [pc, #268]	@ (80024d8 <HAL_RCC_OscConfig+0x618>)
 80023cc:	4313      	orrs	r3, r2
 80023ce:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80023d0:	4b41      	ldr	r3, [pc, #260]	@ (80024d8 <HAL_RCC_OscConfig+0x618>)
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	4a40      	ldr	r2, [pc, #256]	@ (80024d8 <HAL_RCC_OscConfig+0x618>)
 80023d6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80023da:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80023dc:	4b3e      	ldr	r3, [pc, #248]	@ (80024d8 <HAL_RCC_OscConfig+0x618>)
 80023de:	68db      	ldr	r3, [r3, #12]
 80023e0:	4a3d      	ldr	r2, [pc, #244]	@ (80024d8 <HAL_RCC_OscConfig+0x618>)
 80023e2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80023e6:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023e8:	f7fe feaa 	bl	8001140 <HAL_GetTick>
 80023ec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80023ee:	e008      	b.n	8002402 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80023f0:	f7fe fea6 	bl	8001140 <HAL_GetTick>
 80023f4:	4602      	mov	r2, r0
 80023f6:	693b      	ldr	r3, [r7, #16]
 80023f8:	1ad3      	subs	r3, r2, r3
 80023fa:	2b02      	cmp	r3, #2
 80023fc:	d901      	bls.n	8002402 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80023fe:	2303      	movs	r3, #3
 8002400:	e066      	b.n	80024d0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002402:	4b35      	ldr	r3, [pc, #212]	@ (80024d8 <HAL_RCC_OscConfig+0x618>)
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800240a:	2b00      	cmp	r3, #0
 800240c:	d0f0      	beq.n	80023f0 <HAL_RCC_OscConfig+0x530>
 800240e:	e05e      	b.n	80024ce <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002410:	4b31      	ldr	r3, [pc, #196]	@ (80024d8 <HAL_RCC_OscConfig+0x618>)
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	4a30      	ldr	r2, [pc, #192]	@ (80024d8 <HAL_RCC_OscConfig+0x618>)
 8002416:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800241a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800241c:	f7fe fe90 	bl	8001140 <HAL_GetTick>
 8002420:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002422:	e008      	b.n	8002436 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002424:	f7fe fe8c 	bl	8001140 <HAL_GetTick>
 8002428:	4602      	mov	r2, r0
 800242a:	693b      	ldr	r3, [r7, #16]
 800242c:	1ad3      	subs	r3, r2, r3
 800242e:	2b02      	cmp	r3, #2
 8002430:	d901      	bls.n	8002436 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8002432:	2303      	movs	r3, #3
 8002434:	e04c      	b.n	80024d0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002436:	4b28      	ldr	r3, [pc, #160]	@ (80024d8 <HAL_RCC_OscConfig+0x618>)
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800243e:	2b00      	cmp	r3, #0
 8002440:	d1f0      	bne.n	8002424 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8002442:	4b25      	ldr	r3, [pc, #148]	@ (80024d8 <HAL_RCC_OscConfig+0x618>)
 8002444:	68da      	ldr	r2, [r3, #12]
 8002446:	4924      	ldr	r1, [pc, #144]	@ (80024d8 <HAL_RCC_OscConfig+0x618>)
 8002448:	4b25      	ldr	r3, [pc, #148]	@ (80024e0 <HAL_RCC_OscConfig+0x620>)
 800244a:	4013      	ands	r3, r2
 800244c:	60cb      	str	r3, [r1, #12]
 800244e:	e03e      	b.n	80024ce <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	69db      	ldr	r3, [r3, #28]
 8002454:	2b01      	cmp	r3, #1
 8002456:	d101      	bne.n	800245c <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8002458:	2301      	movs	r3, #1
 800245a:	e039      	b.n	80024d0 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800245c:	4b1e      	ldr	r3, [pc, #120]	@ (80024d8 <HAL_RCC_OscConfig+0x618>)
 800245e:	68db      	ldr	r3, [r3, #12]
 8002460:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002462:	697b      	ldr	r3, [r7, #20]
 8002464:	f003 0203 	and.w	r2, r3, #3
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	6a1b      	ldr	r3, [r3, #32]
 800246c:	429a      	cmp	r2, r3
 800246e:	d12c      	bne.n	80024ca <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002470:	697b      	ldr	r3, [r7, #20]
 8002472:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800247a:	3b01      	subs	r3, #1
 800247c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800247e:	429a      	cmp	r2, r3
 8002480:	d123      	bne.n	80024ca <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8002482:	697b      	ldr	r3, [r7, #20]
 8002484:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800248c:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800248e:	429a      	cmp	r2, r3
 8002490:	d11b      	bne.n	80024ca <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002492:	697b      	ldr	r3, [r7, #20]
 8002494:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800249c:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800249e:	429a      	cmp	r2, r3
 80024a0:	d113      	bne.n	80024ca <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80024a2:	697b      	ldr	r3, [r7, #20]
 80024a4:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024ac:	085b      	lsrs	r3, r3, #1
 80024ae:	3b01      	subs	r3, #1
 80024b0:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80024b2:	429a      	cmp	r2, r3
 80024b4:	d109      	bne.n	80024ca <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80024b6:	697b      	ldr	r3, [r7, #20]
 80024b8:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80024c0:	085b      	lsrs	r3, r3, #1
 80024c2:	3b01      	subs	r3, #1
 80024c4:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80024c6:	429a      	cmp	r2, r3
 80024c8:	d001      	beq.n	80024ce <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 80024ca:	2301      	movs	r3, #1
 80024cc:	e000      	b.n	80024d0 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 80024ce:	2300      	movs	r3, #0
}
 80024d0:	4618      	mov	r0, r3
 80024d2:	3720      	adds	r7, #32
 80024d4:	46bd      	mov	sp, r7
 80024d6:	bd80      	pop	{r7, pc}
 80024d8:	40021000 	.word	0x40021000
 80024dc:	019f800c 	.word	0x019f800c
 80024e0:	feeefffc 	.word	0xfeeefffc

080024e4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80024e4:	b580      	push	{r7, lr}
 80024e6:	b086      	sub	sp, #24
 80024e8:	af00      	add	r7, sp, #0
 80024ea:	6078      	str	r0, [r7, #4]
 80024ec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80024ee:	2300      	movs	r3, #0
 80024f0:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d101      	bne.n	80024fc <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80024f8:	2301      	movs	r3, #1
 80024fa:	e11e      	b.n	800273a <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80024fc:	4b91      	ldr	r3, [pc, #580]	@ (8002744 <HAL_RCC_ClockConfig+0x260>)
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	f003 030f 	and.w	r3, r3, #15
 8002504:	683a      	ldr	r2, [r7, #0]
 8002506:	429a      	cmp	r2, r3
 8002508:	d910      	bls.n	800252c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800250a:	4b8e      	ldr	r3, [pc, #568]	@ (8002744 <HAL_RCC_ClockConfig+0x260>)
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	f023 020f 	bic.w	r2, r3, #15
 8002512:	498c      	ldr	r1, [pc, #560]	@ (8002744 <HAL_RCC_ClockConfig+0x260>)
 8002514:	683b      	ldr	r3, [r7, #0]
 8002516:	4313      	orrs	r3, r2
 8002518:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800251a:	4b8a      	ldr	r3, [pc, #552]	@ (8002744 <HAL_RCC_ClockConfig+0x260>)
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	f003 030f 	and.w	r3, r3, #15
 8002522:	683a      	ldr	r2, [r7, #0]
 8002524:	429a      	cmp	r2, r3
 8002526:	d001      	beq.n	800252c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002528:	2301      	movs	r3, #1
 800252a:	e106      	b.n	800273a <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	f003 0301 	and.w	r3, r3, #1
 8002534:	2b00      	cmp	r3, #0
 8002536:	d073      	beq.n	8002620 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	685b      	ldr	r3, [r3, #4]
 800253c:	2b03      	cmp	r3, #3
 800253e:	d129      	bne.n	8002594 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002540:	4b81      	ldr	r3, [pc, #516]	@ (8002748 <HAL_RCC_ClockConfig+0x264>)
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002548:	2b00      	cmp	r3, #0
 800254a:	d101      	bne.n	8002550 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800254c:	2301      	movs	r3, #1
 800254e:	e0f4      	b.n	800273a <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8002550:	f000 f99e 	bl	8002890 <RCC_GetSysClockFreqFromPLLSource>
 8002554:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8002556:	693b      	ldr	r3, [r7, #16]
 8002558:	4a7c      	ldr	r2, [pc, #496]	@ (800274c <HAL_RCC_ClockConfig+0x268>)
 800255a:	4293      	cmp	r3, r2
 800255c:	d93f      	bls.n	80025de <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800255e:	4b7a      	ldr	r3, [pc, #488]	@ (8002748 <HAL_RCC_ClockConfig+0x264>)
 8002560:	689b      	ldr	r3, [r3, #8]
 8002562:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002566:	2b00      	cmp	r3, #0
 8002568:	d009      	beq.n	800257e <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002572:	2b00      	cmp	r3, #0
 8002574:	d033      	beq.n	80025de <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800257a:	2b00      	cmp	r3, #0
 800257c:	d12f      	bne.n	80025de <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800257e:	4b72      	ldr	r3, [pc, #456]	@ (8002748 <HAL_RCC_ClockConfig+0x264>)
 8002580:	689b      	ldr	r3, [r3, #8]
 8002582:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002586:	4a70      	ldr	r2, [pc, #448]	@ (8002748 <HAL_RCC_ClockConfig+0x264>)
 8002588:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800258c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800258e:	2380      	movs	r3, #128	@ 0x80
 8002590:	617b      	str	r3, [r7, #20]
 8002592:	e024      	b.n	80025de <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	685b      	ldr	r3, [r3, #4]
 8002598:	2b02      	cmp	r3, #2
 800259a:	d107      	bne.n	80025ac <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800259c:	4b6a      	ldr	r3, [pc, #424]	@ (8002748 <HAL_RCC_ClockConfig+0x264>)
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d109      	bne.n	80025bc <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80025a8:	2301      	movs	r3, #1
 80025aa:	e0c6      	b.n	800273a <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80025ac:	4b66      	ldr	r3, [pc, #408]	@ (8002748 <HAL_RCC_ClockConfig+0x264>)
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d101      	bne.n	80025bc <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80025b8:	2301      	movs	r3, #1
 80025ba:	e0be      	b.n	800273a <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80025bc:	f000 f8ce 	bl	800275c <HAL_RCC_GetSysClockFreq>
 80025c0:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 80025c2:	693b      	ldr	r3, [r7, #16]
 80025c4:	4a61      	ldr	r2, [pc, #388]	@ (800274c <HAL_RCC_ClockConfig+0x268>)
 80025c6:	4293      	cmp	r3, r2
 80025c8:	d909      	bls.n	80025de <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80025ca:	4b5f      	ldr	r3, [pc, #380]	@ (8002748 <HAL_RCC_ClockConfig+0x264>)
 80025cc:	689b      	ldr	r3, [r3, #8]
 80025ce:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80025d2:	4a5d      	ldr	r2, [pc, #372]	@ (8002748 <HAL_RCC_ClockConfig+0x264>)
 80025d4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80025d8:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80025da:	2380      	movs	r3, #128	@ 0x80
 80025dc:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80025de:	4b5a      	ldr	r3, [pc, #360]	@ (8002748 <HAL_RCC_ClockConfig+0x264>)
 80025e0:	689b      	ldr	r3, [r3, #8]
 80025e2:	f023 0203 	bic.w	r2, r3, #3
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	685b      	ldr	r3, [r3, #4]
 80025ea:	4957      	ldr	r1, [pc, #348]	@ (8002748 <HAL_RCC_ClockConfig+0x264>)
 80025ec:	4313      	orrs	r3, r2
 80025ee:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80025f0:	f7fe fda6 	bl	8001140 <HAL_GetTick>
 80025f4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80025f6:	e00a      	b.n	800260e <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80025f8:	f7fe fda2 	bl	8001140 <HAL_GetTick>
 80025fc:	4602      	mov	r2, r0
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	1ad3      	subs	r3, r2, r3
 8002602:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002606:	4293      	cmp	r3, r2
 8002608:	d901      	bls.n	800260e <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800260a:	2303      	movs	r3, #3
 800260c:	e095      	b.n	800273a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800260e:	4b4e      	ldr	r3, [pc, #312]	@ (8002748 <HAL_RCC_ClockConfig+0x264>)
 8002610:	689b      	ldr	r3, [r3, #8]
 8002612:	f003 020c 	and.w	r2, r3, #12
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	685b      	ldr	r3, [r3, #4]
 800261a:	009b      	lsls	r3, r3, #2
 800261c:	429a      	cmp	r2, r3
 800261e:	d1eb      	bne.n	80025f8 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	f003 0302 	and.w	r3, r3, #2
 8002628:	2b00      	cmp	r3, #0
 800262a:	d023      	beq.n	8002674 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	f003 0304 	and.w	r3, r3, #4
 8002634:	2b00      	cmp	r3, #0
 8002636:	d005      	beq.n	8002644 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002638:	4b43      	ldr	r3, [pc, #268]	@ (8002748 <HAL_RCC_ClockConfig+0x264>)
 800263a:	689b      	ldr	r3, [r3, #8]
 800263c:	4a42      	ldr	r2, [pc, #264]	@ (8002748 <HAL_RCC_ClockConfig+0x264>)
 800263e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002642:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	f003 0308 	and.w	r3, r3, #8
 800264c:	2b00      	cmp	r3, #0
 800264e:	d007      	beq.n	8002660 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8002650:	4b3d      	ldr	r3, [pc, #244]	@ (8002748 <HAL_RCC_ClockConfig+0x264>)
 8002652:	689b      	ldr	r3, [r3, #8]
 8002654:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8002658:	4a3b      	ldr	r2, [pc, #236]	@ (8002748 <HAL_RCC_ClockConfig+0x264>)
 800265a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800265e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002660:	4b39      	ldr	r3, [pc, #228]	@ (8002748 <HAL_RCC_ClockConfig+0x264>)
 8002662:	689b      	ldr	r3, [r3, #8]
 8002664:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	689b      	ldr	r3, [r3, #8]
 800266c:	4936      	ldr	r1, [pc, #216]	@ (8002748 <HAL_RCC_ClockConfig+0x264>)
 800266e:	4313      	orrs	r3, r2
 8002670:	608b      	str	r3, [r1, #8]
 8002672:	e008      	b.n	8002686 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8002674:	697b      	ldr	r3, [r7, #20]
 8002676:	2b80      	cmp	r3, #128	@ 0x80
 8002678:	d105      	bne.n	8002686 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800267a:	4b33      	ldr	r3, [pc, #204]	@ (8002748 <HAL_RCC_ClockConfig+0x264>)
 800267c:	689b      	ldr	r3, [r3, #8]
 800267e:	4a32      	ldr	r2, [pc, #200]	@ (8002748 <HAL_RCC_ClockConfig+0x264>)
 8002680:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002684:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002686:	4b2f      	ldr	r3, [pc, #188]	@ (8002744 <HAL_RCC_ClockConfig+0x260>)
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	f003 030f 	and.w	r3, r3, #15
 800268e:	683a      	ldr	r2, [r7, #0]
 8002690:	429a      	cmp	r2, r3
 8002692:	d21d      	bcs.n	80026d0 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002694:	4b2b      	ldr	r3, [pc, #172]	@ (8002744 <HAL_RCC_ClockConfig+0x260>)
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	f023 020f 	bic.w	r2, r3, #15
 800269c:	4929      	ldr	r1, [pc, #164]	@ (8002744 <HAL_RCC_ClockConfig+0x260>)
 800269e:	683b      	ldr	r3, [r7, #0]
 80026a0:	4313      	orrs	r3, r2
 80026a2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80026a4:	f7fe fd4c 	bl	8001140 <HAL_GetTick>
 80026a8:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80026aa:	e00a      	b.n	80026c2 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80026ac:	f7fe fd48 	bl	8001140 <HAL_GetTick>
 80026b0:	4602      	mov	r2, r0
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	1ad3      	subs	r3, r2, r3
 80026b6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80026ba:	4293      	cmp	r3, r2
 80026bc:	d901      	bls.n	80026c2 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80026be:	2303      	movs	r3, #3
 80026c0:	e03b      	b.n	800273a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80026c2:	4b20      	ldr	r3, [pc, #128]	@ (8002744 <HAL_RCC_ClockConfig+0x260>)
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	f003 030f 	and.w	r3, r3, #15
 80026ca:	683a      	ldr	r2, [r7, #0]
 80026cc:	429a      	cmp	r2, r3
 80026ce:	d1ed      	bne.n	80026ac <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	f003 0304 	and.w	r3, r3, #4
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d008      	beq.n	80026ee <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80026dc:	4b1a      	ldr	r3, [pc, #104]	@ (8002748 <HAL_RCC_ClockConfig+0x264>)
 80026de:	689b      	ldr	r3, [r3, #8]
 80026e0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	68db      	ldr	r3, [r3, #12]
 80026e8:	4917      	ldr	r1, [pc, #92]	@ (8002748 <HAL_RCC_ClockConfig+0x264>)
 80026ea:	4313      	orrs	r3, r2
 80026ec:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	f003 0308 	and.w	r3, r3, #8
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d009      	beq.n	800270e <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80026fa:	4b13      	ldr	r3, [pc, #76]	@ (8002748 <HAL_RCC_ClockConfig+0x264>)
 80026fc:	689b      	ldr	r3, [r3, #8]
 80026fe:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	691b      	ldr	r3, [r3, #16]
 8002706:	00db      	lsls	r3, r3, #3
 8002708:	490f      	ldr	r1, [pc, #60]	@ (8002748 <HAL_RCC_ClockConfig+0x264>)
 800270a:	4313      	orrs	r3, r2
 800270c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800270e:	f000 f825 	bl	800275c <HAL_RCC_GetSysClockFreq>
 8002712:	4602      	mov	r2, r0
 8002714:	4b0c      	ldr	r3, [pc, #48]	@ (8002748 <HAL_RCC_ClockConfig+0x264>)
 8002716:	689b      	ldr	r3, [r3, #8]
 8002718:	091b      	lsrs	r3, r3, #4
 800271a:	f003 030f 	and.w	r3, r3, #15
 800271e:	490c      	ldr	r1, [pc, #48]	@ (8002750 <HAL_RCC_ClockConfig+0x26c>)
 8002720:	5ccb      	ldrb	r3, [r1, r3]
 8002722:	f003 031f 	and.w	r3, r3, #31
 8002726:	fa22 f303 	lsr.w	r3, r2, r3
 800272a:	4a0a      	ldr	r2, [pc, #40]	@ (8002754 <HAL_RCC_ClockConfig+0x270>)
 800272c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800272e:	4b0a      	ldr	r3, [pc, #40]	@ (8002758 <HAL_RCC_ClockConfig+0x274>)
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	4618      	mov	r0, r3
 8002734:	f7fe fcb8 	bl	80010a8 <HAL_InitTick>
 8002738:	4603      	mov	r3, r0
}
 800273a:	4618      	mov	r0, r3
 800273c:	3718      	adds	r7, #24
 800273e:	46bd      	mov	sp, r7
 8002740:	bd80      	pop	{r7, pc}
 8002742:	bf00      	nop
 8002744:	40022000 	.word	0x40022000
 8002748:	40021000 	.word	0x40021000
 800274c:	04c4b400 	.word	0x04c4b400
 8002750:	0800540c 	.word	0x0800540c
 8002754:	20000000 	.word	0x20000000
 8002758:	20000004 	.word	0x20000004

0800275c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800275c:	b480      	push	{r7}
 800275e:	b087      	sub	sp, #28
 8002760:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8002762:	4b2c      	ldr	r3, [pc, #176]	@ (8002814 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002764:	689b      	ldr	r3, [r3, #8]
 8002766:	f003 030c 	and.w	r3, r3, #12
 800276a:	2b04      	cmp	r3, #4
 800276c:	d102      	bne.n	8002774 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800276e:	4b2a      	ldr	r3, [pc, #168]	@ (8002818 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002770:	613b      	str	r3, [r7, #16]
 8002772:	e047      	b.n	8002804 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002774:	4b27      	ldr	r3, [pc, #156]	@ (8002814 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002776:	689b      	ldr	r3, [r3, #8]
 8002778:	f003 030c 	and.w	r3, r3, #12
 800277c:	2b08      	cmp	r3, #8
 800277e:	d102      	bne.n	8002786 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002780:	4b26      	ldr	r3, [pc, #152]	@ (800281c <HAL_RCC_GetSysClockFreq+0xc0>)
 8002782:	613b      	str	r3, [r7, #16]
 8002784:	e03e      	b.n	8002804 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8002786:	4b23      	ldr	r3, [pc, #140]	@ (8002814 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002788:	689b      	ldr	r3, [r3, #8]
 800278a:	f003 030c 	and.w	r3, r3, #12
 800278e:	2b0c      	cmp	r3, #12
 8002790:	d136      	bne.n	8002800 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002792:	4b20      	ldr	r3, [pc, #128]	@ (8002814 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002794:	68db      	ldr	r3, [r3, #12]
 8002796:	f003 0303 	and.w	r3, r3, #3
 800279a:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800279c:	4b1d      	ldr	r3, [pc, #116]	@ (8002814 <HAL_RCC_GetSysClockFreq+0xb8>)
 800279e:	68db      	ldr	r3, [r3, #12]
 80027a0:	091b      	lsrs	r3, r3, #4
 80027a2:	f003 030f 	and.w	r3, r3, #15
 80027a6:	3301      	adds	r3, #1
 80027a8:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	2b03      	cmp	r3, #3
 80027ae:	d10c      	bne.n	80027ca <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80027b0:	4a1a      	ldr	r2, [pc, #104]	@ (800281c <HAL_RCC_GetSysClockFreq+0xc0>)
 80027b2:	68bb      	ldr	r3, [r7, #8]
 80027b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80027b8:	4a16      	ldr	r2, [pc, #88]	@ (8002814 <HAL_RCC_GetSysClockFreq+0xb8>)
 80027ba:	68d2      	ldr	r2, [r2, #12]
 80027bc:	0a12      	lsrs	r2, r2, #8
 80027be:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80027c2:	fb02 f303 	mul.w	r3, r2, r3
 80027c6:	617b      	str	r3, [r7, #20]
      break;
 80027c8:	e00c      	b.n	80027e4 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80027ca:	4a13      	ldr	r2, [pc, #76]	@ (8002818 <HAL_RCC_GetSysClockFreq+0xbc>)
 80027cc:	68bb      	ldr	r3, [r7, #8]
 80027ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80027d2:	4a10      	ldr	r2, [pc, #64]	@ (8002814 <HAL_RCC_GetSysClockFreq+0xb8>)
 80027d4:	68d2      	ldr	r2, [r2, #12]
 80027d6:	0a12      	lsrs	r2, r2, #8
 80027d8:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80027dc:	fb02 f303 	mul.w	r3, r2, r3
 80027e0:	617b      	str	r3, [r7, #20]
      break;
 80027e2:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80027e4:	4b0b      	ldr	r3, [pc, #44]	@ (8002814 <HAL_RCC_GetSysClockFreq+0xb8>)
 80027e6:	68db      	ldr	r3, [r3, #12]
 80027e8:	0e5b      	lsrs	r3, r3, #25
 80027ea:	f003 0303 	and.w	r3, r3, #3
 80027ee:	3301      	adds	r3, #1
 80027f0:	005b      	lsls	r3, r3, #1
 80027f2:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80027f4:	697a      	ldr	r2, [r7, #20]
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80027fc:	613b      	str	r3, [r7, #16]
 80027fe:	e001      	b.n	8002804 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8002800:	2300      	movs	r3, #0
 8002802:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8002804:	693b      	ldr	r3, [r7, #16]
}
 8002806:	4618      	mov	r0, r3
 8002808:	371c      	adds	r7, #28
 800280a:	46bd      	mov	sp, r7
 800280c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002810:	4770      	bx	lr
 8002812:	bf00      	nop
 8002814:	40021000 	.word	0x40021000
 8002818:	00f42400 	.word	0x00f42400
 800281c:	016e3600 	.word	0x016e3600

08002820 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002820:	b480      	push	{r7}
 8002822:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002824:	4b03      	ldr	r3, [pc, #12]	@ (8002834 <HAL_RCC_GetHCLKFreq+0x14>)
 8002826:	681b      	ldr	r3, [r3, #0]
}
 8002828:	4618      	mov	r0, r3
 800282a:	46bd      	mov	sp, r7
 800282c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002830:	4770      	bx	lr
 8002832:	bf00      	nop
 8002834:	20000000 	.word	0x20000000

08002838 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002838:	b580      	push	{r7, lr}
 800283a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800283c:	f7ff fff0 	bl	8002820 <HAL_RCC_GetHCLKFreq>
 8002840:	4602      	mov	r2, r0
 8002842:	4b06      	ldr	r3, [pc, #24]	@ (800285c <HAL_RCC_GetPCLK1Freq+0x24>)
 8002844:	689b      	ldr	r3, [r3, #8]
 8002846:	0a1b      	lsrs	r3, r3, #8
 8002848:	f003 0307 	and.w	r3, r3, #7
 800284c:	4904      	ldr	r1, [pc, #16]	@ (8002860 <HAL_RCC_GetPCLK1Freq+0x28>)
 800284e:	5ccb      	ldrb	r3, [r1, r3]
 8002850:	f003 031f 	and.w	r3, r3, #31
 8002854:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002858:	4618      	mov	r0, r3
 800285a:	bd80      	pop	{r7, pc}
 800285c:	40021000 	.word	0x40021000
 8002860:	0800541c 	.word	0x0800541c

08002864 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002864:	b580      	push	{r7, lr}
 8002866:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002868:	f7ff ffda 	bl	8002820 <HAL_RCC_GetHCLKFreq>
 800286c:	4602      	mov	r2, r0
 800286e:	4b06      	ldr	r3, [pc, #24]	@ (8002888 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002870:	689b      	ldr	r3, [r3, #8]
 8002872:	0adb      	lsrs	r3, r3, #11
 8002874:	f003 0307 	and.w	r3, r3, #7
 8002878:	4904      	ldr	r1, [pc, #16]	@ (800288c <HAL_RCC_GetPCLK2Freq+0x28>)
 800287a:	5ccb      	ldrb	r3, [r1, r3]
 800287c:	f003 031f 	and.w	r3, r3, #31
 8002880:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002884:	4618      	mov	r0, r3
 8002886:	bd80      	pop	{r7, pc}
 8002888:	40021000 	.word	0x40021000
 800288c:	0800541c 	.word	0x0800541c

08002890 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8002890:	b480      	push	{r7}
 8002892:	b087      	sub	sp, #28
 8002894:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002896:	4b1e      	ldr	r3, [pc, #120]	@ (8002910 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002898:	68db      	ldr	r3, [r3, #12]
 800289a:	f003 0303 	and.w	r3, r3, #3
 800289e:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80028a0:	4b1b      	ldr	r3, [pc, #108]	@ (8002910 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80028a2:	68db      	ldr	r3, [r3, #12]
 80028a4:	091b      	lsrs	r3, r3, #4
 80028a6:	f003 030f 	and.w	r3, r3, #15
 80028aa:	3301      	adds	r3, #1
 80028ac:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80028ae:	693b      	ldr	r3, [r7, #16]
 80028b0:	2b03      	cmp	r3, #3
 80028b2:	d10c      	bne.n	80028ce <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80028b4:	4a17      	ldr	r2, [pc, #92]	@ (8002914 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80028bc:	4a14      	ldr	r2, [pc, #80]	@ (8002910 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80028be:	68d2      	ldr	r2, [r2, #12]
 80028c0:	0a12      	lsrs	r2, r2, #8
 80028c2:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80028c6:	fb02 f303 	mul.w	r3, r2, r3
 80028ca:	617b      	str	r3, [r7, #20]
    break;
 80028cc:	e00c      	b.n	80028e8 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80028ce:	4a12      	ldr	r2, [pc, #72]	@ (8002918 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80028d6:	4a0e      	ldr	r2, [pc, #56]	@ (8002910 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80028d8:	68d2      	ldr	r2, [r2, #12]
 80028da:	0a12      	lsrs	r2, r2, #8
 80028dc:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80028e0:	fb02 f303 	mul.w	r3, r2, r3
 80028e4:	617b      	str	r3, [r7, #20]
    break;
 80028e6:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80028e8:	4b09      	ldr	r3, [pc, #36]	@ (8002910 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80028ea:	68db      	ldr	r3, [r3, #12]
 80028ec:	0e5b      	lsrs	r3, r3, #25
 80028ee:	f003 0303 	and.w	r3, r3, #3
 80028f2:	3301      	adds	r3, #1
 80028f4:	005b      	lsls	r3, r3, #1
 80028f6:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80028f8:	697a      	ldr	r2, [r7, #20]
 80028fa:	68bb      	ldr	r3, [r7, #8]
 80028fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8002900:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8002902:	687b      	ldr	r3, [r7, #4]
}
 8002904:	4618      	mov	r0, r3
 8002906:	371c      	adds	r7, #28
 8002908:	46bd      	mov	sp, r7
 800290a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800290e:	4770      	bx	lr
 8002910:	40021000 	.word	0x40021000
 8002914:	016e3600 	.word	0x016e3600
 8002918:	00f42400 	.word	0x00f42400

0800291c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800291c:	b580      	push	{r7, lr}
 800291e:	b086      	sub	sp, #24
 8002920:	af00      	add	r7, sp, #0
 8002922:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002924:	2300      	movs	r3, #0
 8002926:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002928:	2300      	movs	r3, #0
 800292a:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002934:	2b00      	cmp	r3, #0
 8002936:	f000 8098 	beq.w	8002a6a <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800293a:	2300      	movs	r3, #0
 800293c:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800293e:	4b43      	ldr	r3, [pc, #268]	@ (8002a4c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002940:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002942:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002946:	2b00      	cmp	r3, #0
 8002948:	d10d      	bne.n	8002966 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800294a:	4b40      	ldr	r3, [pc, #256]	@ (8002a4c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800294c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800294e:	4a3f      	ldr	r2, [pc, #252]	@ (8002a4c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002950:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002954:	6593      	str	r3, [r2, #88]	@ 0x58
 8002956:	4b3d      	ldr	r3, [pc, #244]	@ (8002a4c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002958:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800295a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800295e:	60bb      	str	r3, [r7, #8]
 8002960:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002962:	2301      	movs	r3, #1
 8002964:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002966:	4b3a      	ldr	r3, [pc, #232]	@ (8002a50 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	4a39      	ldr	r2, [pc, #228]	@ (8002a50 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800296c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002970:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002972:	f7fe fbe5 	bl	8001140 <HAL_GetTick>
 8002976:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002978:	e009      	b.n	800298e <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800297a:	f7fe fbe1 	bl	8001140 <HAL_GetTick>
 800297e:	4602      	mov	r2, r0
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	1ad3      	subs	r3, r2, r3
 8002984:	2b02      	cmp	r3, #2
 8002986:	d902      	bls.n	800298e <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8002988:	2303      	movs	r3, #3
 800298a:	74fb      	strb	r3, [r7, #19]
        break;
 800298c:	e005      	b.n	800299a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800298e:	4b30      	ldr	r3, [pc, #192]	@ (8002a50 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002996:	2b00      	cmp	r3, #0
 8002998:	d0ef      	beq.n	800297a <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800299a:	7cfb      	ldrb	r3, [r7, #19]
 800299c:	2b00      	cmp	r3, #0
 800299e:	d159      	bne.n	8002a54 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80029a0:	4b2a      	ldr	r3, [pc, #168]	@ (8002a4c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80029a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80029a6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80029aa:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80029ac:	697b      	ldr	r3, [r7, #20]
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d01e      	beq.n	80029f0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80029b6:	697a      	ldr	r2, [r7, #20]
 80029b8:	429a      	cmp	r2, r3
 80029ba:	d019      	beq.n	80029f0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80029bc:	4b23      	ldr	r3, [pc, #140]	@ (8002a4c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80029be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80029c2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80029c6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80029c8:	4b20      	ldr	r3, [pc, #128]	@ (8002a4c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80029ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80029ce:	4a1f      	ldr	r2, [pc, #124]	@ (8002a4c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80029d0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80029d4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80029d8:	4b1c      	ldr	r3, [pc, #112]	@ (8002a4c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80029da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80029de:	4a1b      	ldr	r2, [pc, #108]	@ (8002a4c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80029e0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80029e4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80029e8:	4a18      	ldr	r2, [pc, #96]	@ (8002a4c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80029ea:	697b      	ldr	r3, [r7, #20]
 80029ec:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80029f0:	697b      	ldr	r3, [r7, #20]
 80029f2:	f003 0301 	and.w	r3, r3, #1
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d016      	beq.n	8002a28 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029fa:	f7fe fba1 	bl	8001140 <HAL_GetTick>
 80029fe:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002a00:	e00b      	b.n	8002a1a <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a02:	f7fe fb9d 	bl	8001140 <HAL_GetTick>
 8002a06:	4602      	mov	r2, r0
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	1ad3      	subs	r3, r2, r3
 8002a0c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a10:	4293      	cmp	r3, r2
 8002a12:	d902      	bls.n	8002a1a <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8002a14:	2303      	movs	r3, #3
 8002a16:	74fb      	strb	r3, [r7, #19]
            break;
 8002a18:	e006      	b.n	8002a28 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002a1a:	4b0c      	ldr	r3, [pc, #48]	@ (8002a4c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002a1c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a20:	f003 0302 	and.w	r3, r3, #2
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d0ec      	beq.n	8002a02 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8002a28:	7cfb      	ldrb	r3, [r7, #19]
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d10b      	bne.n	8002a46 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002a2e:	4b07      	ldr	r3, [pc, #28]	@ (8002a4c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002a30:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a34:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002a3c:	4903      	ldr	r1, [pc, #12]	@ (8002a4c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002a3e:	4313      	orrs	r3, r2
 8002a40:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8002a44:	e008      	b.n	8002a58 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002a46:	7cfb      	ldrb	r3, [r7, #19]
 8002a48:	74bb      	strb	r3, [r7, #18]
 8002a4a:	e005      	b.n	8002a58 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8002a4c:	40021000 	.word	0x40021000
 8002a50:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002a54:	7cfb      	ldrb	r3, [r7, #19]
 8002a56:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002a58:	7c7b      	ldrb	r3, [r7, #17]
 8002a5a:	2b01      	cmp	r3, #1
 8002a5c:	d105      	bne.n	8002a6a <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002a5e:	4ba7      	ldr	r3, [pc, #668]	@ (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002a60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a62:	4aa6      	ldr	r2, [pc, #664]	@ (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002a64:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002a68:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	f003 0301 	and.w	r3, r3, #1
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d00a      	beq.n	8002a8c <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002a76:	4ba1      	ldr	r3, [pc, #644]	@ (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002a78:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a7c:	f023 0203 	bic.w	r2, r3, #3
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	685b      	ldr	r3, [r3, #4]
 8002a84:	499d      	ldr	r1, [pc, #628]	@ (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002a86:	4313      	orrs	r3, r2
 8002a88:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	f003 0302 	and.w	r3, r3, #2
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d00a      	beq.n	8002aae <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002a98:	4b98      	ldr	r3, [pc, #608]	@ (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002a9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a9e:	f023 020c 	bic.w	r2, r3, #12
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	689b      	ldr	r3, [r3, #8]
 8002aa6:	4995      	ldr	r1, [pc, #596]	@ (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002aa8:	4313      	orrs	r3, r2
 8002aaa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	f003 0304 	and.w	r3, r3, #4
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d00a      	beq.n	8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002aba:	4b90      	ldr	r3, [pc, #576]	@ (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002abc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002ac0:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	68db      	ldr	r3, [r3, #12]
 8002ac8:	498c      	ldr	r1, [pc, #560]	@ (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002aca:	4313      	orrs	r3, r2
 8002acc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	f003 0308 	and.w	r3, r3, #8
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d00a      	beq.n	8002af2 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002adc:	4b87      	ldr	r3, [pc, #540]	@ (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002ade:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002ae2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	691b      	ldr	r3, [r3, #16]
 8002aea:	4984      	ldr	r1, [pc, #528]	@ (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002aec:	4313      	orrs	r3, r2
 8002aee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	f003 0310 	and.w	r3, r3, #16
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d00a      	beq.n	8002b14 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002afe:	4b7f      	ldr	r3, [pc, #508]	@ (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002b00:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b04:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	695b      	ldr	r3, [r3, #20]
 8002b0c:	497b      	ldr	r1, [pc, #492]	@ (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002b0e:	4313      	orrs	r3, r2
 8002b10:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	f003 0320 	and.w	r3, r3, #32
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d00a      	beq.n	8002b36 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002b20:	4b76      	ldr	r3, [pc, #472]	@ (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002b22:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b26:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	699b      	ldr	r3, [r3, #24]
 8002b2e:	4973      	ldr	r1, [pc, #460]	@ (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002b30:	4313      	orrs	r3, r2
 8002b32:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d00a      	beq.n	8002b58 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002b42:	4b6e      	ldr	r3, [pc, #440]	@ (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002b44:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b48:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	69db      	ldr	r3, [r3, #28]
 8002b50:	496a      	ldr	r1, [pc, #424]	@ (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002b52:	4313      	orrs	r3, r2
 8002b54:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d00a      	beq.n	8002b7a <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002b64:	4b65      	ldr	r3, [pc, #404]	@ (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002b66:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b6a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	6a1b      	ldr	r3, [r3, #32]
 8002b72:	4962      	ldr	r1, [pc, #392]	@ (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002b74:	4313      	orrs	r3, r2
 8002b76:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d00a      	beq.n	8002b9c <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002b86:	4b5d      	ldr	r3, [pc, #372]	@ (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002b88:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b8c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b94:	4959      	ldr	r1, [pc, #356]	@ (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002b96:	4313      	orrs	r3, r2
 8002b98:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d00a      	beq.n	8002bbe <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8002ba8:	4b54      	ldr	r3, [pc, #336]	@ (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002baa:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002bae:	f023 0203 	bic.w	r2, r3, #3
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002bb6:	4951      	ldr	r1, [pc, #324]	@ (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002bb8:	4313      	orrs	r3, r2
 8002bba:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d00a      	beq.n	8002be0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002bca:	4b4c      	ldr	r3, [pc, #304]	@ (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002bcc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002bd0:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002bd8:	4948      	ldr	r1, [pc, #288]	@ (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002bda:	4313      	orrs	r3, r2
 8002bdc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d015      	beq.n	8002c18 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002bec:	4b43      	ldr	r3, [pc, #268]	@ (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002bee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002bf2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bfa:	4940      	ldr	r1, [pc, #256]	@ (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002bfc:	4313      	orrs	r3, r2
 8002bfe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c06:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002c0a:	d105      	bne.n	8002c18 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002c0c:	4b3b      	ldr	r3, [pc, #236]	@ (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002c0e:	68db      	ldr	r3, [r3, #12]
 8002c10:	4a3a      	ldr	r2, [pc, #232]	@ (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002c12:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002c16:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d015      	beq.n	8002c50 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002c24:	4b35      	ldr	r3, [pc, #212]	@ (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002c26:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c2a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c32:	4932      	ldr	r1, [pc, #200]	@ (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002c34:	4313      	orrs	r3, r2
 8002c36:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c3e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002c42:	d105      	bne.n	8002c50 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002c44:	4b2d      	ldr	r3, [pc, #180]	@ (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002c46:	68db      	ldr	r3, [r3, #12]
 8002c48:	4a2c      	ldr	r2, [pc, #176]	@ (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002c4a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002c4e:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d015      	beq.n	8002c88 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8002c5c:	4b27      	ldr	r3, [pc, #156]	@ (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002c5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c62:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c6a:	4924      	ldr	r1, [pc, #144]	@ (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002c6c:	4313      	orrs	r3, r2
 8002c6e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c76:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002c7a:	d105      	bne.n	8002c88 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002c7c:	4b1f      	ldr	r3, [pc, #124]	@ (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002c7e:	68db      	ldr	r3, [r3, #12]
 8002c80:	4a1e      	ldr	r2, [pc, #120]	@ (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002c82:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002c86:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d015      	beq.n	8002cc0 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002c94:	4b19      	ldr	r3, [pc, #100]	@ (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002c96:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c9a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ca2:	4916      	ldr	r1, [pc, #88]	@ (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002ca4:	4313      	orrs	r3, r2
 8002ca6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002cae:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002cb2:	d105      	bne.n	8002cc0 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002cb4:	4b11      	ldr	r3, [pc, #68]	@ (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002cb6:	68db      	ldr	r3, [r3, #12]
 8002cb8:	4a10      	ldr	r2, [pc, #64]	@ (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002cba:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002cbe:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d019      	beq.n	8002d00 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002ccc:	4b0b      	ldr	r3, [pc, #44]	@ (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002cce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002cd2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cda:	4908      	ldr	r1, [pc, #32]	@ (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002cdc:	4313      	orrs	r3, r2
 8002cde:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ce6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002cea:	d109      	bne.n	8002d00 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002cec:	4b03      	ldr	r3, [pc, #12]	@ (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002cee:	68db      	ldr	r3, [r3, #12]
 8002cf0:	4a02      	ldr	r2, [pc, #8]	@ (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002cf2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002cf6:	60d3      	str	r3, [r2, #12]
 8002cf8:	e002      	b.n	8002d00 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8002cfa:	bf00      	nop
 8002cfc:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d015      	beq.n	8002d38 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8002d0c:	4b29      	ldr	r3, [pc, #164]	@ (8002db4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002d0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d12:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d1a:	4926      	ldr	r1, [pc, #152]	@ (8002db4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002d1c:	4313      	orrs	r3, r2
 8002d1e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d26:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002d2a:	d105      	bne.n	8002d38 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8002d2c:	4b21      	ldr	r3, [pc, #132]	@ (8002db4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002d2e:	68db      	ldr	r3, [r3, #12]
 8002d30:	4a20      	ldr	r2, [pc, #128]	@ (8002db4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002d32:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002d36:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d015      	beq.n	8002d70 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8002d44:	4b1b      	ldr	r3, [pc, #108]	@ (8002db4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002d46:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d4a:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002d52:	4918      	ldr	r1, [pc, #96]	@ (8002db4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002d54:	4313      	orrs	r3, r2
 8002d56:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002d5e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002d62:	d105      	bne.n	8002d70 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8002d64:	4b13      	ldr	r3, [pc, #76]	@ (8002db4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002d66:	68db      	ldr	r3, [r3, #12]
 8002d68:	4a12      	ldr	r2, [pc, #72]	@ (8002db4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002d6a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002d6e:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d015      	beq.n	8002da8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8002d7c:	4b0d      	ldr	r3, [pc, #52]	@ (8002db4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002d7e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002d82:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d8a:	490a      	ldr	r1, [pc, #40]	@ (8002db4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002d8c:	4313      	orrs	r3, r2
 8002d8e:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d96:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002d9a:	d105      	bne.n	8002da8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002d9c:	4b05      	ldr	r3, [pc, #20]	@ (8002db4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002d9e:	68db      	ldr	r3, [r3, #12]
 8002da0:	4a04      	ldr	r2, [pc, #16]	@ (8002db4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002da2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002da6:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8002da8:	7cbb      	ldrb	r3, [r7, #18]
}
 8002daa:	4618      	mov	r0, r3
 8002dac:	3718      	adds	r7, #24
 8002dae:	46bd      	mov	sp, r7
 8002db0:	bd80      	pop	{r7, pc}
 8002db2:	bf00      	nop
 8002db4:	40021000 	.word	0x40021000

08002db8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002db8:	b580      	push	{r7, lr}
 8002dba:	b082      	sub	sp, #8
 8002dbc:	af00      	add	r7, sp, #0
 8002dbe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d101      	bne.n	8002dca <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002dc6:	2301      	movs	r3, #1
 8002dc8:	e049      	b.n	8002e5e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002dd0:	b2db      	uxtb	r3, r3
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d106      	bne.n	8002de4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	2200      	movs	r2, #0
 8002dda:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002dde:	6878      	ldr	r0, [r7, #4]
 8002de0:	f7fd fff6 	bl	8000dd0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	2202      	movs	r2, #2
 8002de8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681a      	ldr	r2, [r3, #0]
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	3304      	adds	r3, #4
 8002df4:	4619      	mov	r1, r3
 8002df6:	4610      	mov	r0, r2
 8002df8:	f000 fb3c 	bl	8003474 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	2201      	movs	r2, #1
 8002e00:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	2201      	movs	r2, #1
 8002e08:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	2201      	movs	r2, #1
 8002e10:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	2201      	movs	r2, #1
 8002e18:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	2201      	movs	r2, #1
 8002e20:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	2201      	movs	r2, #1
 8002e28:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	2201      	movs	r2, #1
 8002e30:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	2201      	movs	r2, #1
 8002e38:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	2201      	movs	r2, #1
 8002e40:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	2201      	movs	r2, #1
 8002e48:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	2201      	movs	r2, #1
 8002e50:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	2201      	movs	r2, #1
 8002e58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002e5c:	2300      	movs	r3, #0
}
 8002e5e:	4618      	mov	r0, r3
 8002e60:	3708      	adds	r7, #8
 8002e62:	46bd      	mov	sp, r7
 8002e64:	bd80      	pop	{r7, pc}
	...

08002e68 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002e68:	b480      	push	{r7}
 8002e6a:	b085      	sub	sp, #20
 8002e6c:	af00      	add	r7, sp, #0
 8002e6e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002e76:	b2db      	uxtb	r3, r3
 8002e78:	2b01      	cmp	r3, #1
 8002e7a:	d001      	beq.n	8002e80 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002e7c:	2301      	movs	r3, #1
 8002e7e:	e054      	b.n	8002f2a <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	2202      	movs	r2, #2
 8002e84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	68da      	ldr	r2, [r3, #12]
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	f042 0201 	orr.w	r2, r2, #1
 8002e96:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	4a26      	ldr	r2, [pc, #152]	@ (8002f38 <HAL_TIM_Base_Start_IT+0xd0>)
 8002e9e:	4293      	cmp	r3, r2
 8002ea0:	d022      	beq.n	8002ee8 <HAL_TIM_Base_Start_IT+0x80>
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002eaa:	d01d      	beq.n	8002ee8 <HAL_TIM_Base_Start_IT+0x80>
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	4a22      	ldr	r2, [pc, #136]	@ (8002f3c <HAL_TIM_Base_Start_IT+0xd4>)
 8002eb2:	4293      	cmp	r3, r2
 8002eb4:	d018      	beq.n	8002ee8 <HAL_TIM_Base_Start_IT+0x80>
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	4a21      	ldr	r2, [pc, #132]	@ (8002f40 <HAL_TIM_Base_Start_IT+0xd8>)
 8002ebc:	4293      	cmp	r3, r2
 8002ebe:	d013      	beq.n	8002ee8 <HAL_TIM_Base_Start_IT+0x80>
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	4a1f      	ldr	r2, [pc, #124]	@ (8002f44 <HAL_TIM_Base_Start_IT+0xdc>)
 8002ec6:	4293      	cmp	r3, r2
 8002ec8:	d00e      	beq.n	8002ee8 <HAL_TIM_Base_Start_IT+0x80>
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	4a1e      	ldr	r2, [pc, #120]	@ (8002f48 <HAL_TIM_Base_Start_IT+0xe0>)
 8002ed0:	4293      	cmp	r3, r2
 8002ed2:	d009      	beq.n	8002ee8 <HAL_TIM_Base_Start_IT+0x80>
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	4a1c      	ldr	r2, [pc, #112]	@ (8002f4c <HAL_TIM_Base_Start_IT+0xe4>)
 8002eda:	4293      	cmp	r3, r2
 8002edc:	d004      	beq.n	8002ee8 <HAL_TIM_Base_Start_IT+0x80>
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	4a1b      	ldr	r2, [pc, #108]	@ (8002f50 <HAL_TIM_Base_Start_IT+0xe8>)
 8002ee4:	4293      	cmp	r3, r2
 8002ee6:	d115      	bne.n	8002f14 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	689a      	ldr	r2, [r3, #8]
 8002eee:	4b19      	ldr	r3, [pc, #100]	@ (8002f54 <HAL_TIM_Base_Start_IT+0xec>)
 8002ef0:	4013      	ands	r3, r2
 8002ef2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	2b06      	cmp	r3, #6
 8002ef8:	d015      	beq.n	8002f26 <HAL_TIM_Base_Start_IT+0xbe>
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002f00:	d011      	beq.n	8002f26 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	681a      	ldr	r2, [r3, #0]
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	f042 0201 	orr.w	r2, r2, #1
 8002f10:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002f12:	e008      	b.n	8002f26 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	681a      	ldr	r2, [r3, #0]
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	f042 0201 	orr.w	r2, r2, #1
 8002f22:	601a      	str	r2, [r3, #0]
 8002f24:	e000      	b.n	8002f28 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002f26:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8002f28:	2300      	movs	r3, #0
}
 8002f2a:	4618      	mov	r0, r3
 8002f2c:	3714      	adds	r7, #20
 8002f2e:	46bd      	mov	sp, r7
 8002f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f34:	4770      	bx	lr
 8002f36:	bf00      	nop
 8002f38:	40012c00 	.word	0x40012c00
 8002f3c:	40000400 	.word	0x40000400
 8002f40:	40000800 	.word	0x40000800
 8002f44:	40000c00 	.word	0x40000c00
 8002f48:	40013400 	.word	0x40013400
 8002f4c:	40014000 	.word	0x40014000
 8002f50:	40015000 	.word	0x40015000
 8002f54:	00010007 	.word	0x00010007

08002f58 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002f58:	b580      	push	{r7, lr}
 8002f5a:	b084      	sub	sp, #16
 8002f5c:	af00      	add	r7, sp, #0
 8002f5e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	68db      	ldr	r3, [r3, #12]
 8002f66:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	691b      	ldr	r3, [r3, #16]
 8002f6e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002f70:	68bb      	ldr	r3, [r7, #8]
 8002f72:	f003 0302 	and.w	r3, r3, #2
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d020      	beq.n	8002fbc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	f003 0302 	and.w	r3, r3, #2
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d01b      	beq.n	8002fbc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	f06f 0202 	mvn.w	r2, #2
 8002f8c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	2201      	movs	r2, #1
 8002f92:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	699b      	ldr	r3, [r3, #24]
 8002f9a:	f003 0303 	and.w	r3, r3, #3
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d003      	beq.n	8002faa <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002fa2:	6878      	ldr	r0, [r7, #4]
 8002fa4:	f000 fa48 	bl	8003438 <HAL_TIM_IC_CaptureCallback>
 8002fa8:	e005      	b.n	8002fb6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002faa:	6878      	ldr	r0, [r7, #4]
 8002fac:	f000 fa3a 	bl	8003424 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002fb0:	6878      	ldr	r0, [r7, #4]
 8002fb2:	f000 fa4b 	bl	800344c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	2200      	movs	r2, #0
 8002fba:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002fbc:	68bb      	ldr	r3, [r7, #8]
 8002fbe:	f003 0304 	and.w	r3, r3, #4
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d020      	beq.n	8003008 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	f003 0304 	and.w	r3, r3, #4
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d01b      	beq.n	8003008 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	f06f 0204 	mvn.w	r2, #4
 8002fd8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	2202      	movs	r2, #2
 8002fde:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	699b      	ldr	r3, [r3, #24]
 8002fe6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d003      	beq.n	8002ff6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002fee:	6878      	ldr	r0, [r7, #4]
 8002ff0:	f000 fa22 	bl	8003438 <HAL_TIM_IC_CaptureCallback>
 8002ff4:	e005      	b.n	8003002 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002ff6:	6878      	ldr	r0, [r7, #4]
 8002ff8:	f000 fa14 	bl	8003424 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002ffc:	6878      	ldr	r0, [r7, #4]
 8002ffe:	f000 fa25 	bl	800344c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	2200      	movs	r2, #0
 8003006:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003008:	68bb      	ldr	r3, [r7, #8]
 800300a:	f003 0308 	and.w	r3, r3, #8
 800300e:	2b00      	cmp	r3, #0
 8003010:	d020      	beq.n	8003054 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	f003 0308 	and.w	r3, r3, #8
 8003018:	2b00      	cmp	r3, #0
 800301a:	d01b      	beq.n	8003054 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	f06f 0208 	mvn.w	r2, #8
 8003024:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	2204      	movs	r2, #4
 800302a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	69db      	ldr	r3, [r3, #28]
 8003032:	f003 0303 	and.w	r3, r3, #3
 8003036:	2b00      	cmp	r3, #0
 8003038:	d003      	beq.n	8003042 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800303a:	6878      	ldr	r0, [r7, #4]
 800303c:	f000 f9fc 	bl	8003438 <HAL_TIM_IC_CaptureCallback>
 8003040:	e005      	b.n	800304e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003042:	6878      	ldr	r0, [r7, #4]
 8003044:	f000 f9ee 	bl	8003424 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003048:	6878      	ldr	r0, [r7, #4]
 800304a:	f000 f9ff 	bl	800344c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	2200      	movs	r2, #0
 8003052:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003054:	68bb      	ldr	r3, [r7, #8]
 8003056:	f003 0310 	and.w	r3, r3, #16
 800305a:	2b00      	cmp	r3, #0
 800305c:	d020      	beq.n	80030a0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	f003 0310 	and.w	r3, r3, #16
 8003064:	2b00      	cmp	r3, #0
 8003066:	d01b      	beq.n	80030a0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	f06f 0210 	mvn.w	r2, #16
 8003070:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	2208      	movs	r2, #8
 8003076:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	69db      	ldr	r3, [r3, #28]
 800307e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003082:	2b00      	cmp	r3, #0
 8003084:	d003      	beq.n	800308e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003086:	6878      	ldr	r0, [r7, #4]
 8003088:	f000 f9d6 	bl	8003438 <HAL_TIM_IC_CaptureCallback>
 800308c:	e005      	b.n	800309a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800308e:	6878      	ldr	r0, [r7, #4]
 8003090:	f000 f9c8 	bl	8003424 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003094:	6878      	ldr	r0, [r7, #4]
 8003096:	f000 f9d9 	bl	800344c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	2200      	movs	r2, #0
 800309e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80030a0:	68bb      	ldr	r3, [r7, #8]
 80030a2:	f003 0301 	and.w	r3, r3, #1
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d00c      	beq.n	80030c4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	f003 0301 	and.w	r3, r3, #1
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d007      	beq.n	80030c4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	f06f 0201 	mvn.w	r2, #1
 80030bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80030be:	6878      	ldr	r0, [r7, #4]
 80030c0:	f7fd fb80 	bl	80007c4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80030c4:	68bb      	ldr	r3, [r7, #8]
 80030c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d104      	bne.n	80030d8 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80030ce:	68bb      	ldr	r3, [r7, #8]
 80030d0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d00c      	beq.n	80030f2 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d007      	beq.n	80030f2 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80030ea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80030ec:	6878      	ldr	r0, [r7, #4]
 80030ee:	f000 fbb1 	bl	8003854 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80030f2:	68bb      	ldr	r3, [r7, #8]
 80030f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d00c      	beq.n	8003116 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003102:	2b00      	cmp	r3, #0
 8003104:	d007      	beq.n	8003116 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800310e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8003110:	6878      	ldr	r0, [r7, #4]
 8003112:	f000 fba9 	bl	8003868 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003116:	68bb      	ldr	r3, [r7, #8]
 8003118:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800311c:	2b00      	cmp	r3, #0
 800311e:	d00c      	beq.n	800313a <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003126:	2b00      	cmp	r3, #0
 8003128:	d007      	beq.n	800313a <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003132:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003134:	6878      	ldr	r0, [r7, #4]
 8003136:	f000 f993 	bl	8003460 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800313a:	68bb      	ldr	r3, [r7, #8]
 800313c:	f003 0320 	and.w	r3, r3, #32
 8003140:	2b00      	cmp	r3, #0
 8003142:	d00c      	beq.n	800315e <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	f003 0320 	and.w	r3, r3, #32
 800314a:	2b00      	cmp	r3, #0
 800314c:	d007      	beq.n	800315e <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	f06f 0220 	mvn.w	r2, #32
 8003156:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003158:	6878      	ldr	r0, [r7, #4]
 800315a:	f000 fb71 	bl	8003840 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 800315e:	68bb      	ldr	r3, [r7, #8]
 8003160:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003164:	2b00      	cmp	r3, #0
 8003166:	d00c      	beq.n	8003182 <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800316e:	2b00      	cmp	r3, #0
 8003170:	d007      	beq.n	8003182 <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 800317a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 800317c:	6878      	ldr	r0, [r7, #4]
 800317e:	f000 fb7d 	bl	800387c <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 8003182:	68bb      	ldr	r3, [r7, #8]
 8003184:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003188:	2b00      	cmp	r3, #0
 800318a:	d00c      	beq.n	80031a6 <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003192:	2b00      	cmp	r3, #0
 8003194:	d007      	beq.n	80031a6 <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 800319e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 80031a0:	6878      	ldr	r0, [r7, #4]
 80031a2:	f000 fb75 	bl	8003890 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 80031a6:	68bb      	ldr	r3, [r7, #8]
 80031a8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d00c      	beq.n	80031ca <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d007      	beq.n	80031ca <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 80031c2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 80031c4:	6878      	ldr	r0, [r7, #4]
 80031c6:	f000 fb6d 	bl	80038a4 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 80031ca:	68bb      	ldr	r3, [r7, #8]
 80031cc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d00c      	beq.n	80031ee <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d007      	beq.n	80031ee <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 80031e6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 80031e8:	6878      	ldr	r0, [r7, #4]
 80031ea:	f000 fb65 	bl	80038b8 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80031ee:	bf00      	nop
 80031f0:	3710      	adds	r7, #16
 80031f2:	46bd      	mov	sp, r7
 80031f4:	bd80      	pop	{r7, pc}
	...

080031f8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80031f8:	b580      	push	{r7, lr}
 80031fa:	b084      	sub	sp, #16
 80031fc:	af00      	add	r7, sp, #0
 80031fe:	6078      	str	r0, [r7, #4]
 8003200:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003202:	2300      	movs	r3, #0
 8003204:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800320c:	2b01      	cmp	r3, #1
 800320e:	d101      	bne.n	8003214 <HAL_TIM_ConfigClockSource+0x1c>
 8003210:	2302      	movs	r3, #2
 8003212:	e0f6      	b.n	8003402 <HAL_TIM_ConfigClockSource+0x20a>
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	2201      	movs	r2, #1
 8003218:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	2202      	movs	r2, #2
 8003220:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	689b      	ldr	r3, [r3, #8]
 800322a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800322c:	68bb      	ldr	r3, [r7, #8]
 800322e:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 8003232:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8003236:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003238:	68bb      	ldr	r3, [r7, #8]
 800323a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800323e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	68ba      	ldr	r2, [r7, #8]
 8003246:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003248:	683b      	ldr	r3, [r7, #0]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	4a6f      	ldr	r2, [pc, #444]	@ (800340c <HAL_TIM_ConfigClockSource+0x214>)
 800324e:	4293      	cmp	r3, r2
 8003250:	f000 80c1 	beq.w	80033d6 <HAL_TIM_ConfigClockSource+0x1de>
 8003254:	4a6d      	ldr	r2, [pc, #436]	@ (800340c <HAL_TIM_ConfigClockSource+0x214>)
 8003256:	4293      	cmp	r3, r2
 8003258:	f200 80c6 	bhi.w	80033e8 <HAL_TIM_ConfigClockSource+0x1f0>
 800325c:	4a6c      	ldr	r2, [pc, #432]	@ (8003410 <HAL_TIM_ConfigClockSource+0x218>)
 800325e:	4293      	cmp	r3, r2
 8003260:	f000 80b9 	beq.w	80033d6 <HAL_TIM_ConfigClockSource+0x1de>
 8003264:	4a6a      	ldr	r2, [pc, #424]	@ (8003410 <HAL_TIM_ConfigClockSource+0x218>)
 8003266:	4293      	cmp	r3, r2
 8003268:	f200 80be 	bhi.w	80033e8 <HAL_TIM_ConfigClockSource+0x1f0>
 800326c:	4a69      	ldr	r2, [pc, #420]	@ (8003414 <HAL_TIM_ConfigClockSource+0x21c>)
 800326e:	4293      	cmp	r3, r2
 8003270:	f000 80b1 	beq.w	80033d6 <HAL_TIM_ConfigClockSource+0x1de>
 8003274:	4a67      	ldr	r2, [pc, #412]	@ (8003414 <HAL_TIM_ConfigClockSource+0x21c>)
 8003276:	4293      	cmp	r3, r2
 8003278:	f200 80b6 	bhi.w	80033e8 <HAL_TIM_ConfigClockSource+0x1f0>
 800327c:	4a66      	ldr	r2, [pc, #408]	@ (8003418 <HAL_TIM_ConfigClockSource+0x220>)
 800327e:	4293      	cmp	r3, r2
 8003280:	f000 80a9 	beq.w	80033d6 <HAL_TIM_ConfigClockSource+0x1de>
 8003284:	4a64      	ldr	r2, [pc, #400]	@ (8003418 <HAL_TIM_ConfigClockSource+0x220>)
 8003286:	4293      	cmp	r3, r2
 8003288:	f200 80ae 	bhi.w	80033e8 <HAL_TIM_ConfigClockSource+0x1f0>
 800328c:	4a63      	ldr	r2, [pc, #396]	@ (800341c <HAL_TIM_ConfigClockSource+0x224>)
 800328e:	4293      	cmp	r3, r2
 8003290:	f000 80a1 	beq.w	80033d6 <HAL_TIM_ConfigClockSource+0x1de>
 8003294:	4a61      	ldr	r2, [pc, #388]	@ (800341c <HAL_TIM_ConfigClockSource+0x224>)
 8003296:	4293      	cmp	r3, r2
 8003298:	f200 80a6 	bhi.w	80033e8 <HAL_TIM_ConfigClockSource+0x1f0>
 800329c:	4a60      	ldr	r2, [pc, #384]	@ (8003420 <HAL_TIM_ConfigClockSource+0x228>)
 800329e:	4293      	cmp	r3, r2
 80032a0:	f000 8099 	beq.w	80033d6 <HAL_TIM_ConfigClockSource+0x1de>
 80032a4:	4a5e      	ldr	r2, [pc, #376]	@ (8003420 <HAL_TIM_ConfigClockSource+0x228>)
 80032a6:	4293      	cmp	r3, r2
 80032a8:	f200 809e 	bhi.w	80033e8 <HAL_TIM_ConfigClockSource+0x1f0>
 80032ac:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 80032b0:	f000 8091 	beq.w	80033d6 <HAL_TIM_ConfigClockSource+0x1de>
 80032b4:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 80032b8:	f200 8096 	bhi.w	80033e8 <HAL_TIM_ConfigClockSource+0x1f0>
 80032bc:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80032c0:	f000 8089 	beq.w	80033d6 <HAL_TIM_ConfigClockSource+0x1de>
 80032c4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80032c8:	f200 808e 	bhi.w	80033e8 <HAL_TIM_ConfigClockSource+0x1f0>
 80032cc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80032d0:	d03e      	beq.n	8003350 <HAL_TIM_ConfigClockSource+0x158>
 80032d2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80032d6:	f200 8087 	bhi.w	80033e8 <HAL_TIM_ConfigClockSource+0x1f0>
 80032da:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80032de:	f000 8086 	beq.w	80033ee <HAL_TIM_ConfigClockSource+0x1f6>
 80032e2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80032e6:	d87f      	bhi.n	80033e8 <HAL_TIM_ConfigClockSource+0x1f0>
 80032e8:	2b70      	cmp	r3, #112	@ 0x70
 80032ea:	d01a      	beq.n	8003322 <HAL_TIM_ConfigClockSource+0x12a>
 80032ec:	2b70      	cmp	r3, #112	@ 0x70
 80032ee:	d87b      	bhi.n	80033e8 <HAL_TIM_ConfigClockSource+0x1f0>
 80032f0:	2b60      	cmp	r3, #96	@ 0x60
 80032f2:	d050      	beq.n	8003396 <HAL_TIM_ConfigClockSource+0x19e>
 80032f4:	2b60      	cmp	r3, #96	@ 0x60
 80032f6:	d877      	bhi.n	80033e8 <HAL_TIM_ConfigClockSource+0x1f0>
 80032f8:	2b50      	cmp	r3, #80	@ 0x50
 80032fa:	d03c      	beq.n	8003376 <HAL_TIM_ConfigClockSource+0x17e>
 80032fc:	2b50      	cmp	r3, #80	@ 0x50
 80032fe:	d873      	bhi.n	80033e8 <HAL_TIM_ConfigClockSource+0x1f0>
 8003300:	2b40      	cmp	r3, #64	@ 0x40
 8003302:	d058      	beq.n	80033b6 <HAL_TIM_ConfigClockSource+0x1be>
 8003304:	2b40      	cmp	r3, #64	@ 0x40
 8003306:	d86f      	bhi.n	80033e8 <HAL_TIM_ConfigClockSource+0x1f0>
 8003308:	2b30      	cmp	r3, #48	@ 0x30
 800330a:	d064      	beq.n	80033d6 <HAL_TIM_ConfigClockSource+0x1de>
 800330c:	2b30      	cmp	r3, #48	@ 0x30
 800330e:	d86b      	bhi.n	80033e8 <HAL_TIM_ConfigClockSource+0x1f0>
 8003310:	2b20      	cmp	r3, #32
 8003312:	d060      	beq.n	80033d6 <HAL_TIM_ConfigClockSource+0x1de>
 8003314:	2b20      	cmp	r3, #32
 8003316:	d867      	bhi.n	80033e8 <HAL_TIM_ConfigClockSource+0x1f0>
 8003318:	2b00      	cmp	r3, #0
 800331a:	d05c      	beq.n	80033d6 <HAL_TIM_ConfigClockSource+0x1de>
 800331c:	2b10      	cmp	r3, #16
 800331e:	d05a      	beq.n	80033d6 <HAL_TIM_ConfigClockSource+0x1de>
 8003320:	e062      	b.n	80033e8 <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003326:	683b      	ldr	r3, [r7, #0]
 8003328:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800332a:	683b      	ldr	r3, [r7, #0]
 800332c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800332e:	683b      	ldr	r3, [r7, #0]
 8003330:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003332:	f000 f9cf 	bl	80036d4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	689b      	ldr	r3, [r3, #8]
 800333c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800333e:	68bb      	ldr	r3, [r7, #8]
 8003340:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8003344:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	68ba      	ldr	r2, [r7, #8]
 800334c:	609a      	str	r2, [r3, #8]
      break;
 800334e:	e04f      	b.n	80033f0 <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003354:	683b      	ldr	r3, [r7, #0]
 8003356:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003358:	683b      	ldr	r3, [r7, #0]
 800335a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800335c:	683b      	ldr	r3, [r7, #0]
 800335e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003360:	f000 f9b8 	bl	80036d4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	689a      	ldr	r2, [r3, #8]
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003372:	609a      	str	r2, [r3, #8]
      break;
 8003374:	e03c      	b.n	80033f0 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800337a:	683b      	ldr	r3, [r7, #0]
 800337c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800337e:	683b      	ldr	r3, [r7, #0]
 8003380:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003382:	461a      	mov	r2, r3
 8003384:	f000 f92a 	bl	80035dc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	2150      	movs	r1, #80	@ 0x50
 800338e:	4618      	mov	r0, r3
 8003390:	f000 f983 	bl	800369a <TIM_ITRx_SetConfig>
      break;
 8003394:	e02c      	b.n	80033f0 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800339a:	683b      	ldr	r3, [r7, #0]
 800339c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800339e:	683b      	ldr	r3, [r7, #0]
 80033a0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80033a2:	461a      	mov	r2, r3
 80033a4:	f000 f949 	bl	800363a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	2160      	movs	r1, #96	@ 0x60
 80033ae:	4618      	mov	r0, r3
 80033b0:	f000 f973 	bl	800369a <TIM_ITRx_SetConfig>
      break;
 80033b4:	e01c      	b.n	80033f0 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80033ba:	683b      	ldr	r3, [r7, #0]
 80033bc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80033be:	683b      	ldr	r3, [r7, #0]
 80033c0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80033c2:	461a      	mov	r2, r3
 80033c4:	f000 f90a 	bl	80035dc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	2140      	movs	r1, #64	@ 0x40
 80033ce:	4618      	mov	r0, r3
 80033d0:	f000 f963 	bl	800369a <TIM_ITRx_SetConfig>
      break;
 80033d4:	e00c      	b.n	80033f0 <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681a      	ldr	r2, [r3, #0]
 80033da:	683b      	ldr	r3, [r7, #0]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	4619      	mov	r1, r3
 80033e0:	4610      	mov	r0, r2
 80033e2:	f000 f95a 	bl	800369a <TIM_ITRx_SetConfig>
      break;
 80033e6:	e003      	b.n	80033f0 <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 80033e8:	2301      	movs	r3, #1
 80033ea:	73fb      	strb	r3, [r7, #15]
      break;
 80033ec:	e000      	b.n	80033f0 <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 80033ee:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	2201      	movs	r2, #1
 80033f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	2200      	movs	r2, #0
 80033fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003400:	7bfb      	ldrb	r3, [r7, #15]
}
 8003402:	4618      	mov	r0, r3
 8003404:	3710      	adds	r7, #16
 8003406:	46bd      	mov	sp, r7
 8003408:	bd80      	pop	{r7, pc}
 800340a:	bf00      	nop
 800340c:	00100070 	.word	0x00100070
 8003410:	00100060 	.word	0x00100060
 8003414:	00100050 	.word	0x00100050
 8003418:	00100040 	.word	0x00100040
 800341c:	00100030 	.word	0x00100030
 8003420:	00100020 	.word	0x00100020

08003424 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003424:	b480      	push	{r7}
 8003426:	b083      	sub	sp, #12
 8003428:	af00      	add	r7, sp, #0
 800342a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800342c:	bf00      	nop
 800342e:	370c      	adds	r7, #12
 8003430:	46bd      	mov	sp, r7
 8003432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003436:	4770      	bx	lr

08003438 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003438:	b480      	push	{r7}
 800343a:	b083      	sub	sp, #12
 800343c:	af00      	add	r7, sp, #0
 800343e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003440:	bf00      	nop
 8003442:	370c      	adds	r7, #12
 8003444:	46bd      	mov	sp, r7
 8003446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800344a:	4770      	bx	lr

0800344c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800344c:	b480      	push	{r7}
 800344e:	b083      	sub	sp, #12
 8003450:	af00      	add	r7, sp, #0
 8003452:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003454:	bf00      	nop
 8003456:	370c      	adds	r7, #12
 8003458:	46bd      	mov	sp, r7
 800345a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800345e:	4770      	bx	lr

08003460 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003460:	b480      	push	{r7}
 8003462:	b083      	sub	sp, #12
 8003464:	af00      	add	r7, sp, #0
 8003466:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003468:	bf00      	nop
 800346a:	370c      	adds	r7, #12
 800346c:	46bd      	mov	sp, r7
 800346e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003472:	4770      	bx	lr

08003474 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003474:	b480      	push	{r7}
 8003476:	b085      	sub	sp, #20
 8003478:	af00      	add	r7, sp, #0
 800347a:	6078      	str	r0, [r7, #4]
 800347c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	4a4c      	ldr	r2, [pc, #304]	@ (80035b8 <TIM_Base_SetConfig+0x144>)
 8003488:	4293      	cmp	r3, r2
 800348a:	d017      	beq.n	80034bc <TIM_Base_SetConfig+0x48>
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003492:	d013      	beq.n	80034bc <TIM_Base_SetConfig+0x48>
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	4a49      	ldr	r2, [pc, #292]	@ (80035bc <TIM_Base_SetConfig+0x148>)
 8003498:	4293      	cmp	r3, r2
 800349a:	d00f      	beq.n	80034bc <TIM_Base_SetConfig+0x48>
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	4a48      	ldr	r2, [pc, #288]	@ (80035c0 <TIM_Base_SetConfig+0x14c>)
 80034a0:	4293      	cmp	r3, r2
 80034a2:	d00b      	beq.n	80034bc <TIM_Base_SetConfig+0x48>
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	4a47      	ldr	r2, [pc, #284]	@ (80035c4 <TIM_Base_SetConfig+0x150>)
 80034a8:	4293      	cmp	r3, r2
 80034aa:	d007      	beq.n	80034bc <TIM_Base_SetConfig+0x48>
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	4a46      	ldr	r2, [pc, #280]	@ (80035c8 <TIM_Base_SetConfig+0x154>)
 80034b0:	4293      	cmp	r3, r2
 80034b2:	d003      	beq.n	80034bc <TIM_Base_SetConfig+0x48>
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	4a45      	ldr	r2, [pc, #276]	@ (80035cc <TIM_Base_SetConfig+0x158>)
 80034b8:	4293      	cmp	r3, r2
 80034ba:	d108      	bne.n	80034ce <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80034c2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80034c4:	683b      	ldr	r3, [r7, #0]
 80034c6:	685b      	ldr	r3, [r3, #4]
 80034c8:	68fa      	ldr	r2, [r7, #12]
 80034ca:	4313      	orrs	r3, r2
 80034cc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	4a39      	ldr	r2, [pc, #228]	@ (80035b8 <TIM_Base_SetConfig+0x144>)
 80034d2:	4293      	cmp	r3, r2
 80034d4:	d023      	beq.n	800351e <TIM_Base_SetConfig+0xaa>
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80034dc:	d01f      	beq.n	800351e <TIM_Base_SetConfig+0xaa>
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	4a36      	ldr	r2, [pc, #216]	@ (80035bc <TIM_Base_SetConfig+0x148>)
 80034e2:	4293      	cmp	r3, r2
 80034e4:	d01b      	beq.n	800351e <TIM_Base_SetConfig+0xaa>
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	4a35      	ldr	r2, [pc, #212]	@ (80035c0 <TIM_Base_SetConfig+0x14c>)
 80034ea:	4293      	cmp	r3, r2
 80034ec:	d017      	beq.n	800351e <TIM_Base_SetConfig+0xaa>
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	4a34      	ldr	r2, [pc, #208]	@ (80035c4 <TIM_Base_SetConfig+0x150>)
 80034f2:	4293      	cmp	r3, r2
 80034f4:	d013      	beq.n	800351e <TIM_Base_SetConfig+0xaa>
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	4a33      	ldr	r2, [pc, #204]	@ (80035c8 <TIM_Base_SetConfig+0x154>)
 80034fa:	4293      	cmp	r3, r2
 80034fc:	d00f      	beq.n	800351e <TIM_Base_SetConfig+0xaa>
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	4a33      	ldr	r2, [pc, #204]	@ (80035d0 <TIM_Base_SetConfig+0x15c>)
 8003502:	4293      	cmp	r3, r2
 8003504:	d00b      	beq.n	800351e <TIM_Base_SetConfig+0xaa>
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	4a32      	ldr	r2, [pc, #200]	@ (80035d4 <TIM_Base_SetConfig+0x160>)
 800350a:	4293      	cmp	r3, r2
 800350c:	d007      	beq.n	800351e <TIM_Base_SetConfig+0xaa>
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	4a31      	ldr	r2, [pc, #196]	@ (80035d8 <TIM_Base_SetConfig+0x164>)
 8003512:	4293      	cmp	r3, r2
 8003514:	d003      	beq.n	800351e <TIM_Base_SetConfig+0xaa>
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	4a2c      	ldr	r2, [pc, #176]	@ (80035cc <TIM_Base_SetConfig+0x158>)
 800351a:	4293      	cmp	r3, r2
 800351c:	d108      	bne.n	8003530 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003524:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003526:	683b      	ldr	r3, [r7, #0]
 8003528:	68db      	ldr	r3, [r3, #12]
 800352a:	68fa      	ldr	r2, [r7, #12]
 800352c:	4313      	orrs	r3, r2
 800352e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003536:	683b      	ldr	r3, [r7, #0]
 8003538:	695b      	ldr	r3, [r3, #20]
 800353a:	4313      	orrs	r3, r2
 800353c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	68fa      	ldr	r2, [r7, #12]
 8003542:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003544:	683b      	ldr	r3, [r7, #0]
 8003546:	689a      	ldr	r2, [r3, #8]
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800354c:	683b      	ldr	r3, [r7, #0]
 800354e:	681a      	ldr	r2, [r3, #0]
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	4a18      	ldr	r2, [pc, #96]	@ (80035b8 <TIM_Base_SetConfig+0x144>)
 8003558:	4293      	cmp	r3, r2
 800355a:	d013      	beq.n	8003584 <TIM_Base_SetConfig+0x110>
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	4a1a      	ldr	r2, [pc, #104]	@ (80035c8 <TIM_Base_SetConfig+0x154>)
 8003560:	4293      	cmp	r3, r2
 8003562:	d00f      	beq.n	8003584 <TIM_Base_SetConfig+0x110>
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	4a1a      	ldr	r2, [pc, #104]	@ (80035d0 <TIM_Base_SetConfig+0x15c>)
 8003568:	4293      	cmp	r3, r2
 800356a:	d00b      	beq.n	8003584 <TIM_Base_SetConfig+0x110>
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	4a19      	ldr	r2, [pc, #100]	@ (80035d4 <TIM_Base_SetConfig+0x160>)
 8003570:	4293      	cmp	r3, r2
 8003572:	d007      	beq.n	8003584 <TIM_Base_SetConfig+0x110>
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	4a18      	ldr	r2, [pc, #96]	@ (80035d8 <TIM_Base_SetConfig+0x164>)
 8003578:	4293      	cmp	r3, r2
 800357a:	d003      	beq.n	8003584 <TIM_Base_SetConfig+0x110>
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	4a13      	ldr	r2, [pc, #76]	@ (80035cc <TIM_Base_SetConfig+0x158>)
 8003580:	4293      	cmp	r3, r2
 8003582:	d103      	bne.n	800358c <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003584:	683b      	ldr	r3, [r7, #0]
 8003586:	691a      	ldr	r2, [r3, #16]
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	2201      	movs	r2, #1
 8003590:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	691b      	ldr	r3, [r3, #16]
 8003596:	f003 0301 	and.w	r3, r3, #1
 800359a:	2b01      	cmp	r3, #1
 800359c:	d105      	bne.n	80035aa <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	691b      	ldr	r3, [r3, #16]
 80035a2:	f023 0201 	bic.w	r2, r3, #1
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	611a      	str	r2, [r3, #16]
  }
}
 80035aa:	bf00      	nop
 80035ac:	3714      	adds	r7, #20
 80035ae:	46bd      	mov	sp, r7
 80035b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b4:	4770      	bx	lr
 80035b6:	bf00      	nop
 80035b8:	40012c00 	.word	0x40012c00
 80035bc:	40000400 	.word	0x40000400
 80035c0:	40000800 	.word	0x40000800
 80035c4:	40000c00 	.word	0x40000c00
 80035c8:	40013400 	.word	0x40013400
 80035cc:	40015000 	.word	0x40015000
 80035d0:	40014000 	.word	0x40014000
 80035d4:	40014400 	.word	0x40014400
 80035d8:	40014800 	.word	0x40014800

080035dc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80035dc:	b480      	push	{r7}
 80035de:	b087      	sub	sp, #28
 80035e0:	af00      	add	r7, sp, #0
 80035e2:	60f8      	str	r0, [r7, #12]
 80035e4:	60b9      	str	r1, [r7, #8]
 80035e6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	6a1b      	ldr	r3, [r3, #32]
 80035ec:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	6a1b      	ldr	r3, [r3, #32]
 80035f2:	f023 0201 	bic.w	r2, r3, #1
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	699b      	ldr	r3, [r3, #24]
 80035fe:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003600:	693b      	ldr	r3, [r7, #16]
 8003602:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003606:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	011b      	lsls	r3, r3, #4
 800360c:	693a      	ldr	r2, [r7, #16]
 800360e:	4313      	orrs	r3, r2
 8003610:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003612:	697b      	ldr	r3, [r7, #20]
 8003614:	f023 030a 	bic.w	r3, r3, #10
 8003618:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800361a:	697a      	ldr	r2, [r7, #20]
 800361c:	68bb      	ldr	r3, [r7, #8]
 800361e:	4313      	orrs	r3, r2
 8003620:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	693a      	ldr	r2, [r7, #16]
 8003626:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	697a      	ldr	r2, [r7, #20]
 800362c:	621a      	str	r2, [r3, #32]
}
 800362e:	bf00      	nop
 8003630:	371c      	adds	r7, #28
 8003632:	46bd      	mov	sp, r7
 8003634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003638:	4770      	bx	lr

0800363a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800363a:	b480      	push	{r7}
 800363c:	b087      	sub	sp, #28
 800363e:	af00      	add	r7, sp, #0
 8003640:	60f8      	str	r0, [r7, #12]
 8003642:	60b9      	str	r1, [r7, #8]
 8003644:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	6a1b      	ldr	r3, [r3, #32]
 800364a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	6a1b      	ldr	r3, [r3, #32]
 8003650:	f023 0210 	bic.w	r2, r3, #16
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	699b      	ldr	r3, [r3, #24]
 800365c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800365e:	693b      	ldr	r3, [r7, #16]
 8003660:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003664:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	031b      	lsls	r3, r3, #12
 800366a:	693a      	ldr	r2, [r7, #16]
 800366c:	4313      	orrs	r3, r2
 800366e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003670:	697b      	ldr	r3, [r7, #20]
 8003672:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003676:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003678:	68bb      	ldr	r3, [r7, #8]
 800367a:	011b      	lsls	r3, r3, #4
 800367c:	697a      	ldr	r2, [r7, #20]
 800367e:	4313      	orrs	r3, r2
 8003680:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	693a      	ldr	r2, [r7, #16]
 8003686:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	697a      	ldr	r2, [r7, #20]
 800368c:	621a      	str	r2, [r3, #32]
}
 800368e:	bf00      	nop
 8003690:	371c      	adds	r7, #28
 8003692:	46bd      	mov	sp, r7
 8003694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003698:	4770      	bx	lr

0800369a <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800369a:	b480      	push	{r7}
 800369c:	b085      	sub	sp, #20
 800369e:	af00      	add	r7, sp, #0
 80036a0:	6078      	str	r0, [r7, #4]
 80036a2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	689b      	ldr	r3, [r3, #8]
 80036a8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 80036b0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80036b4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80036b6:	683a      	ldr	r2, [r7, #0]
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	4313      	orrs	r3, r2
 80036bc:	f043 0307 	orr.w	r3, r3, #7
 80036c0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	68fa      	ldr	r2, [r7, #12]
 80036c6:	609a      	str	r2, [r3, #8]
}
 80036c8:	bf00      	nop
 80036ca:	3714      	adds	r7, #20
 80036cc:	46bd      	mov	sp, r7
 80036ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d2:	4770      	bx	lr

080036d4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80036d4:	b480      	push	{r7}
 80036d6:	b087      	sub	sp, #28
 80036d8:	af00      	add	r7, sp, #0
 80036da:	60f8      	str	r0, [r7, #12]
 80036dc:	60b9      	str	r1, [r7, #8]
 80036de:	607a      	str	r2, [r7, #4]
 80036e0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	689b      	ldr	r3, [r3, #8]
 80036e6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80036e8:	697b      	ldr	r3, [r7, #20]
 80036ea:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80036ee:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80036f0:	683b      	ldr	r3, [r7, #0]
 80036f2:	021a      	lsls	r2, r3, #8
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	431a      	orrs	r2, r3
 80036f8:	68bb      	ldr	r3, [r7, #8]
 80036fa:	4313      	orrs	r3, r2
 80036fc:	697a      	ldr	r2, [r7, #20]
 80036fe:	4313      	orrs	r3, r2
 8003700:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	697a      	ldr	r2, [r7, #20]
 8003706:	609a      	str	r2, [r3, #8]
}
 8003708:	bf00      	nop
 800370a:	371c      	adds	r7, #28
 800370c:	46bd      	mov	sp, r7
 800370e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003712:	4770      	bx	lr

08003714 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003714:	b480      	push	{r7}
 8003716:	b085      	sub	sp, #20
 8003718:	af00      	add	r7, sp, #0
 800371a:	6078      	str	r0, [r7, #4]
 800371c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003724:	2b01      	cmp	r3, #1
 8003726:	d101      	bne.n	800372c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003728:	2302      	movs	r3, #2
 800372a:	e074      	b.n	8003816 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	2201      	movs	r2, #1
 8003730:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	2202      	movs	r2, #2
 8003738:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	685b      	ldr	r3, [r3, #4]
 8003742:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	689b      	ldr	r3, [r3, #8]
 800374a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	4a34      	ldr	r2, [pc, #208]	@ (8003824 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8003752:	4293      	cmp	r3, r2
 8003754:	d009      	beq.n	800376a <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	4a33      	ldr	r2, [pc, #204]	@ (8003828 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800375c:	4293      	cmp	r3, r2
 800375e:	d004      	beq.n	800376a <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	4a31      	ldr	r2, [pc, #196]	@ (800382c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8003766:	4293      	cmp	r3, r2
 8003768:	d108      	bne.n	800377c <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8003770:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8003772:	683b      	ldr	r3, [r7, #0]
 8003774:	685b      	ldr	r3, [r3, #4]
 8003776:	68fa      	ldr	r2, [r7, #12]
 8003778:	4313      	orrs	r3, r2
 800377a:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8003782:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003786:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003788:	683b      	ldr	r3, [r7, #0]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	68fa      	ldr	r2, [r7, #12]
 800378e:	4313      	orrs	r3, r2
 8003790:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	68fa      	ldr	r2, [r7, #12]
 8003798:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	4a21      	ldr	r2, [pc, #132]	@ (8003824 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80037a0:	4293      	cmp	r3, r2
 80037a2:	d022      	beq.n	80037ea <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80037ac:	d01d      	beq.n	80037ea <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	4a1f      	ldr	r2, [pc, #124]	@ (8003830 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 80037b4:	4293      	cmp	r3, r2
 80037b6:	d018      	beq.n	80037ea <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	4a1d      	ldr	r2, [pc, #116]	@ (8003834 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 80037be:	4293      	cmp	r3, r2
 80037c0:	d013      	beq.n	80037ea <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	4a1c      	ldr	r2, [pc, #112]	@ (8003838 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 80037c8:	4293      	cmp	r3, r2
 80037ca:	d00e      	beq.n	80037ea <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	4a15      	ldr	r2, [pc, #84]	@ (8003828 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80037d2:	4293      	cmp	r3, r2
 80037d4:	d009      	beq.n	80037ea <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	4a18      	ldr	r2, [pc, #96]	@ (800383c <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 80037dc:	4293      	cmp	r3, r2
 80037de:	d004      	beq.n	80037ea <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	4a11      	ldr	r2, [pc, #68]	@ (800382c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80037e6:	4293      	cmp	r3, r2
 80037e8:	d10c      	bne.n	8003804 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80037ea:	68bb      	ldr	r3, [r7, #8]
 80037ec:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80037f0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80037f2:	683b      	ldr	r3, [r7, #0]
 80037f4:	689b      	ldr	r3, [r3, #8]
 80037f6:	68ba      	ldr	r2, [r7, #8]
 80037f8:	4313      	orrs	r3, r2
 80037fa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	68ba      	ldr	r2, [r7, #8]
 8003802:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	2201      	movs	r2, #1
 8003808:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	2200      	movs	r2, #0
 8003810:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003814:	2300      	movs	r3, #0
}
 8003816:	4618      	mov	r0, r3
 8003818:	3714      	adds	r7, #20
 800381a:	46bd      	mov	sp, r7
 800381c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003820:	4770      	bx	lr
 8003822:	bf00      	nop
 8003824:	40012c00 	.word	0x40012c00
 8003828:	40013400 	.word	0x40013400
 800382c:	40015000 	.word	0x40015000
 8003830:	40000400 	.word	0x40000400
 8003834:	40000800 	.word	0x40000800
 8003838:	40000c00 	.word	0x40000c00
 800383c:	40014000 	.word	0x40014000

08003840 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003840:	b480      	push	{r7}
 8003842:	b083      	sub	sp, #12
 8003844:	af00      	add	r7, sp, #0
 8003846:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003848:	bf00      	nop
 800384a:	370c      	adds	r7, #12
 800384c:	46bd      	mov	sp, r7
 800384e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003852:	4770      	bx	lr

08003854 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003854:	b480      	push	{r7}
 8003856:	b083      	sub	sp, #12
 8003858:	af00      	add	r7, sp, #0
 800385a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800385c:	bf00      	nop
 800385e:	370c      	adds	r7, #12
 8003860:	46bd      	mov	sp, r7
 8003862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003866:	4770      	bx	lr

08003868 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8003868:	b480      	push	{r7}
 800386a:	b083      	sub	sp, #12
 800386c:	af00      	add	r7, sp, #0
 800386e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8003870:	bf00      	nop
 8003872:	370c      	adds	r7, #12
 8003874:	46bd      	mov	sp, r7
 8003876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800387a:	4770      	bx	lr

0800387c <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800387c:	b480      	push	{r7}
 800387e:	b083      	sub	sp, #12
 8003880:	af00      	add	r7, sp, #0
 8003882:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8003884:	bf00      	nop
 8003886:	370c      	adds	r7, #12
 8003888:	46bd      	mov	sp, r7
 800388a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800388e:	4770      	bx	lr

08003890 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8003890:	b480      	push	{r7}
 8003892:	b083      	sub	sp, #12
 8003894:	af00      	add	r7, sp, #0
 8003896:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8003898:	bf00      	nop
 800389a:	370c      	adds	r7, #12
 800389c:	46bd      	mov	sp, r7
 800389e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a2:	4770      	bx	lr

080038a4 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 80038a4:	b480      	push	{r7}
 80038a6:	b083      	sub	sp, #12
 80038a8:	af00      	add	r7, sp, #0
 80038aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 80038ac:	bf00      	nop
 80038ae:	370c      	adds	r7, #12
 80038b0:	46bd      	mov	sp, r7
 80038b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b6:	4770      	bx	lr

080038b8 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 80038b8:	b480      	push	{r7}
 80038ba:	b083      	sub	sp, #12
 80038bc:	af00      	add	r7, sp, #0
 80038be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 80038c0:	bf00      	nop
 80038c2:	370c      	adds	r7, #12
 80038c4:	46bd      	mov	sp, r7
 80038c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ca:	4770      	bx	lr

080038cc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80038cc:	b580      	push	{r7, lr}
 80038ce:	b082      	sub	sp, #8
 80038d0:	af00      	add	r7, sp, #0
 80038d2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d101      	bne.n	80038de <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80038da:	2301      	movs	r3, #1
 80038dc:	e042      	b.n	8003964 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d106      	bne.n	80038f6 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	2200      	movs	r2, #0
 80038ec:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80038f0:	6878      	ldr	r0, [r7, #4]
 80038f2:	f7fd fadb 	bl	8000eac <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	2224      	movs	r2, #36	@ 0x24
 80038fa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	681a      	ldr	r2, [r3, #0]
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	f022 0201 	bic.w	r2, r2, #1
 800390c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003912:	2b00      	cmp	r3, #0
 8003914:	d002      	beq.n	800391c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8003916:	6878      	ldr	r0, [r7, #4]
 8003918:	f000 ff66 	bl	80047e8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800391c:	6878      	ldr	r0, [r7, #4]
 800391e:	f000 fc67 	bl	80041f0 <UART_SetConfig>
 8003922:	4603      	mov	r3, r0
 8003924:	2b01      	cmp	r3, #1
 8003926:	d101      	bne.n	800392c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8003928:	2301      	movs	r3, #1
 800392a:	e01b      	b.n	8003964 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	685a      	ldr	r2, [r3, #4]
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800393a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	689a      	ldr	r2, [r3, #8]
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800394a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	681a      	ldr	r2, [r3, #0]
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	f042 0201 	orr.w	r2, r2, #1
 800395a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800395c:	6878      	ldr	r0, [r7, #4]
 800395e:	f000 ffe5 	bl	800492c <UART_CheckIdleState>
 8003962:	4603      	mov	r3, r0
}
 8003964:	4618      	mov	r0, r3
 8003966:	3708      	adds	r7, #8
 8003968:	46bd      	mov	sp, r7
 800396a:	bd80      	pop	{r7, pc}

0800396c <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800396c:	b580      	push	{r7, lr}
 800396e:	b08a      	sub	sp, #40	@ 0x28
 8003970:	af00      	add	r7, sp, #0
 8003972:	60f8      	str	r0, [r7, #12]
 8003974:	60b9      	str	r1, [r7, #8]
 8003976:	4613      	mov	r3, r2
 8003978:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003980:	2b20      	cmp	r3, #32
 8003982:	d167      	bne.n	8003a54 <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 8003984:	68bb      	ldr	r3, [r7, #8]
 8003986:	2b00      	cmp	r3, #0
 8003988:	d002      	beq.n	8003990 <HAL_UART_Transmit_DMA+0x24>
 800398a:	88fb      	ldrh	r3, [r7, #6]
 800398c:	2b00      	cmp	r3, #0
 800398e:	d101      	bne.n	8003994 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 8003990:	2301      	movs	r3, #1
 8003992:	e060      	b.n	8003a56 <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	68ba      	ldr	r2, [r7, #8]
 8003998:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	88fa      	ldrh	r2, [r7, #6]
 800399e:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	88fa      	ldrh	r2, [r7, #6]
 80039a6:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	2200      	movs	r2, #0
 80039ae:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	2221      	movs	r2, #33	@ 0x21
 80039b6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d028      	beq.n	8003a14 <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80039c6:	4a26      	ldr	r2, [pc, #152]	@ (8003a60 <HAL_UART_Transmit_DMA+0xf4>)
 80039c8:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80039ce:	4a25      	ldr	r2, [pc, #148]	@ (8003a64 <HAL_UART_Transmit_DMA+0xf8>)
 80039d0:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80039d6:	4a24      	ldr	r2, [pc, #144]	@ (8003a68 <HAL_UART_Transmit_DMA+0xfc>)
 80039d8:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80039de:	2200      	movs	r2, #0
 80039e0:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80039ea:	4619      	mov	r1, r3
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	3328      	adds	r3, #40	@ 0x28
 80039f2:	461a      	mov	r2, r3
 80039f4:	88fb      	ldrh	r3, [r7, #6]
 80039f6:	f7fd fd67 	bl	80014c8 <HAL_DMA_Start_IT>
 80039fa:	4603      	mov	r3, r0
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d009      	beq.n	8003a14 <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	2210      	movs	r2, #16
 8003a04:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	2220      	movs	r2, #32
 8003a0c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 8003a10:	2301      	movs	r3, #1
 8003a12:	e020      	b.n	8003a56 <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	2240      	movs	r2, #64	@ 0x40
 8003a1a:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	3308      	adds	r3, #8
 8003a22:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a24:	697b      	ldr	r3, [r7, #20]
 8003a26:	e853 3f00 	ldrex	r3, [r3]
 8003a2a:	613b      	str	r3, [r7, #16]
   return(result);
 8003a2c:	693b      	ldr	r3, [r7, #16]
 8003a2e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003a32:	627b      	str	r3, [r7, #36]	@ 0x24
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	3308      	adds	r3, #8
 8003a3a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003a3c:	623a      	str	r2, [r7, #32]
 8003a3e:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a40:	69f9      	ldr	r1, [r7, #28]
 8003a42:	6a3a      	ldr	r2, [r7, #32]
 8003a44:	e841 2300 	strex	r3, r2, [r1]
 8003a48:	61bb      	str	r3, [r7, #24]
   return(result);
 8003a4a:	69bb      	ldr	r3, [r7, #24]
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d1e5      	bne.n	8003a1c <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 8003a50:	2300      	movs	r3, #0
 8003a52:	e000      	b.n	8003a56 <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8003a54:	2302      	movs	r3, #2
  }
}
 8003a56:	4618      	mov	r0, r3
 8003a58:	3728      	adds	r7, #40	@ 0x28
 8003a5a:	46bd      	mov	sp, r7
 8003a5c:	bd80      	pop	{r7, pc}
 8003a5e:	bf00      	nop
 8003a60:	08004df7 	.word	0x08004df7
 8003a64:	08004e91 	.word	0x08004e91
 8003a68:	08005017 	.word	0x08005017

08003a6c <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003a6c:	b580      	push	{r7, lr}
 8003a6e:	b08a      	sub	sp, #40	@ 0x28
 8003a70:	af00      	add	r7, sp, #0
 8003a72:	60f8      	str	r0, [r7, #12]
 8003a74:	60b9      	str	r1, [r7, #8]
 8003a76:	4613      	mov	r3, r2
 8003a78:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003a80:	2b20      	cmp	r3, #32
 8003a82:	d137      	bne.n	8003af4 <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8003a84:	68bb      	ldr	r3, [r7, #8]
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d002      	beq.n	8003a90 <HAL_UART_Receive_DMA+0x24>
 8003a8a:	88fb      	ldrh	r3, [r7, #6]
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d101      	bne.n	8003a94 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 8003a90:	2301      	movs	r3, #1
 8003a92:	e030      	b.n	8003af6 <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	2200      	movs	r2, #0
 8003a98:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	4a18      	ldr	r2, [pc, #96]	@ (8003b00 <HAL_UART_Receive_DMA+0x94>)
 8003aa0:	4293      	cmp	r3, r2
 8003aa2:	d01f      	beq.n	8003ae4 <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	685b      	ldr	r3, [r3, #4]
 8003aaa:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d018      	beq.n	8003ae4 <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ab8:	697b      	ldr	r3, [r7, #20]
 8003aba:	e853 3f00 	ldrex	r3, [r3]
 8003abe:	613b      	str	r3, [r7, #16]
   return(result);
 8003ac0:	693b      	ldr	r3, [r7, #16]
 8003ac2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003ac6:	627b      	str	r3, [r7, #36]	@ 0x24
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	461a      	mov	r2, r3
 8003ace:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ad0:	623b      	str	r3, [r7, #32]
 8003ad2:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ad4:	69f9      	ldr	r1, [r7, #28]
 8003ad6:	6a3a      	ldr	r2, [r7, #32]
 8003ad8:	e841 2300 	strex	r3, r2, [r1]
 8003adc:	61bb      	str	r3, [r7, #24]
   return(result);
 8003ade:	69bb      	ldr	r3, [r7, #24]
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d1e6      	bne.n	8003ab2 <HAL_UART_Receive_DMA+0x46>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8003ae4:	88fb      	ldrh	r3, [r7, #6]
 8003ae6:	461a      	mov	r2, r3
 8003ae8:	68b9      	ldr	r1, [r7, #8]
 8003aea:	68f8      	ldr	r0, [r7, #12]
 8003aec:	f001 f836 	bl	8004b5c <UART_Start_Receive_DMA>
 8003af0:	4603      	mov	r3, r0
 8003af2:	e000      	b.n	8003af6 <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003af4:	2302      	movs	r3, #2
  }
}
 8003af6:	4618      	mov	r0, r3
 8003af8:	3728      	adds	r7, #40	@ 0x28
 8003afa:	46bd      	mov	sp, r7
 8003afc:	bd80      	pop	{r7, pc}
 8003afe:	bf00      	nop
 8003b00:	40008000 	.word	0x40008000

08003b04 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003b04:	b580      	push	{r7, lr}
 8003b06:	b0ba      	sub	sp, #232	@ 0xe8
 8003b08:	af00      	add	r7, sp, #0
 8003b0a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	69db      	ldr	r3, [r3, #28]
 8003b12:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	689b      	ldr	r3, [r3, #8]
 8003b26:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8003b2a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8003b2e:	f640 030f 	movw	r3, #2063	@ 0x80f
 8003b32:	4013      	ands	r3, r2
 8003b34:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8003b38:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d11b      	bne.n	8003b78 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8003b40:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003b44:	f003 0320 	and.w	r3, r3, #32
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d015      	beq.n	8003b78 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8003b4c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003b50:	f003 0320 	and.w	r3, r3, #32
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d105      	bne.n	8003b64 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8003b58:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003b5c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d009      	beq.n	8003b78 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	f000 8300 	beq.w	800416e <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003b72:	6878      	ldr	r0, [r7, #4]
 8003b74:	4798      	blx	r3
      }
      return;
 8003b76:	e2fa      	b.n	800416e <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8003b78:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	f000 8123 	beq.w	8003dc8 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8003b82:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8003b86:	4b8d      	ldr	r3, [pc, #564]	@ (8003dbc <HAL_UART_IRQHandler+0x2b8>)
 8003b88:	4013      	ands	r3, r2
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d106      	bne.n	8003b9c <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8003b8e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8003b92:	4b8b      	ldr	r3, [pc, #556]	@ (8003dc0 <HAL_UART_IRQHandler+0x2bc>)
 8003b94:	4013      	ands	r3, r2
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	f000 8116 	beq.w	8003dc8 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8003b9c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003ba0:	f003 0301 	and.w	r3, r3, #1
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d011      	beq.n	8003bcc <HAL_UART_IRQHandler+0xc8>
 8003ba8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003bac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d00b      	beq.n	8003bcc <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	2201      	movs	r2, #1
 8003bba:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003bc2:	f043 0201 	orr.w	r2, r3, #1
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003bcc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003bd0:	f003 0302 	and.w	r3, r3, #2
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d011      	beq.n	8003bfc <HAL_UART_IRQHandler+0xf8>
 8003bd8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003bdc:	f003 0301 	and.w	r3, r3, #1
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d00b      	beq.n	8003bfc <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	2202      	movs	r2, #2
 8003bea:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003bf2:	f043 0204 	orr.w	r2, r3, #4
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003bfc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003c00:	f003 0304 	and.w	r3, r3, #4
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d011      	beq.n	8003c2c <HAL_UART_IRQHandler+0x128>
 8003c08:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003c0c:	f003 0301 	and.w	r3, r3, #1
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d00b      	beq.n	8003c2c <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	2204      	movs	r2, #4
 8003c1a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c22:	f043 0202 	orr.w	r2, r3, #2
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8003c2c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003c30:	f003 0308 	and.w	r3, r3, #8
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d017      	beq.n	8003c68 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8003c38:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003c3c:	f003 0320 	and.w	r3, r3, #32
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d105      	bne.n	8003c50 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8003c44:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8003c48:	4b5c      	ldr	r3, [pc, #368]	@ (8003dbc <HAL_UART_IRQHandler+0x2b8>)
 8003c4a:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d00b      	beq.n	8003c68 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	2208      	movs	r2, #8
 8003c56:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c5e:	f043 0208 	orr.w	r2, r3, #8
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8003c68:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003c6c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d012      	beq.n	8003c9a <HAL_UART_IRQHandler+0x196>
 8003c74:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003c78:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d00c      	beq.n	8003c9a <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003c88:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c90:	f043 0220 	orr.w	r2, r3, #32
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	f000 8266 	beq.w	8004172 <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8003ca6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003caa:	f003 0320 	and.w	r3, r3, #32
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d013      	beq.n	8003cda <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8003cb2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003cb6:	f003 0320 	and.w	r3, r3, #32
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d105      	bne.n	8003cca <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8003cbe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003cc2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d007      	beq.n	8003cda <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d003      	beq.n	8003cda <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003cd6:	6878      	ldr	r0, [r7, #4]
 8003cd8:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ce0:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	689b      	ldr	r3, [r3, #8]
 8003cea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003cee:	2b40      	cmp	r3, #64	@ 0x40
 8003cf0:	d005      	beq.n	8003cfe <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8003cf2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003cf6:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d054      	beq.n	8003da8 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003cfe:	6878      	ldr	r0, [r7, #4]
 8003d00:	f001 f813 	bl	8004d2a <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	689b      	ldr	r3, [r3, #8]
 8003d0a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003d0e:	2b40      	cmp	r3, #64	@ 0x40
 8003d10:	d146      	bne.n	8003da0 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	3308      	adds	r3, #8
 8003d18:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d1c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003d20:	e853 3f00 	ldrex	r3, [r3]
 8003d24:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8003d28:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003d2c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003d30:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	3308      	adds	r3, #8
 8003d3a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8003d3e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8003d42:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d46:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8003d4a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8003d4e:	e841 2300 	strex	r3, r2, [r1]
 8003d52:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8003d56:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d1d9      	bne.n	8003d12 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d017      	beq.n	8003d98 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003d6e:	4a15      	ldr	r2, [pc, #84]	@ (8003dc4 <HAL_UART_IRQHandler+0x2c0>)
 8003d70:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003d78:	4618      	mov	r0, r3
 8003d7a:	f7fd fc79 	bl	8001670 <HAL_DMA_Abort_IT>
 8003d7e:	4603      	mov	r3, r0
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d019      	beq.n	8003db8 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003d8a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d8c:	687a      	ldr	r2, [r7, #4]
 8003d8e:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8003d92:	4610      	mov	r0, r2
 8003d94:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003d96:	e00f      	b.n	8003db8 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003d98:	6878      	ldr	r0, [r7, #4]
 8003d9a:	f000 fa13 	bl	80041c4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003d9e:	e00b      	b.n	8003db8 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003da0:	6878      	ldr	r0, [r7, #4]
 8003da2:	f000 fa0f 	bl	80041c4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003da6:	e007      	b.n	8003db8 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003da8:	6878      	ldr	r0, [r7, #4]
 8003daa:	f000 fa0b 	bl	80041c4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	2200      	movs	r2, #0
 8003db2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8003db6:	e1dc      	b.n	8004172 <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003db8:	bf00      	nop
    return;
 8003dba:	e1da      	b.n	8004172 <HAL_UART_IRQHandler+0x66e>
 8003dbc:	10000001 	.word	0x10000001
 8003dc0:	04000120 	.word	0x04000120
 8003dc4:	08005097 	.word	0x08005097

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003dcc:	2b01      	cmp	r3, #1
 8003dce:	f040 8170 	bne.w	80040b2 <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8003dd2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003dd6:	f003 0310 	and.w	r3, r3, #16
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	f000 8169 	beq.w	80040b2 <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8003de0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003de4:	f003 0310 	and.w	r3, r3, #16
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	f000 8162 	beq.w	80040b2 <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	2210      	movs	r2, #16
 8003df4:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	689b      	ldr	r3, [r3, #8]
 8003dfc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003e00:	2b40      	cmp	r3, #64	@ 0x40
 8003e02:	f040 80d8 	bne.w	8003fb6 <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	685b      	ldr	r3, [r3, #4]
 8003e10:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003e14:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	f000 80af 	beq.w	8003f7c <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8003e24:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003e28:	429a      	cmp	r2, r3
 8003e2a:	f080 80a7 	bcs.w	8003f7c <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003e34:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	f003 0320 	and.w	r3, r3, #32
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	f040 8087 	bne.w	8003f5a <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e54:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003e58:	e853 3f00 	ldrex	r3, [r3]
 8003e5c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8003e60:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003e64:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003e68:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	461a      	mov	r2, r3
 8003e72:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8003e76:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8003e7a:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e7e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8003e82:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8003e86:	e841 2300 	strex	r3, r2, [r1]
 8003e8a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8003e8e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d1da      	bne.n	8003e4c <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	3308      	adds	r3, #8
 8003e9c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e9e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003ea0:	e853 3f00 	ldrex	r3, [r3]
 8003ea4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8003ea6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003ea8:	f023 0301 	bic.w	r3, r3, #1
 8003eac:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	3308      	adds	r3, #8
 8003eb6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003eba:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8003ebe:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ec0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8003ec2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8003ec6:	e841 2300 	strex	r3, r2, [r1]
 8003eca:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8003ecc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d1e1      	bne.n	8003e96 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	3308      	adds	r3, #8
 8003ed8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003eda:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003edc:	e853 3f00 	ldrex	r3, [r3]
 8003ee0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8003ee2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003ee4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003ee8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	3308      	adds	r3, #8
 8003ef2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8003ef6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003ef8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003efa:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8003efc:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8003efe:	e841 2300 	strex	r3, r2, [r1]
 8003f02:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8003f04:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d1e3      	bne.n	8003ed2 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	2220      	movs	r2, #32
 8003f0e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	2200      	movs	r2, #0
 8003f16:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f1e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003f20:	e853 3f00 	ldrex	r3, [r3]
 8003f24:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8003f26:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003f28:	f023 0310 	bic.w	r3, r3, #16
 8003f2c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	461a      	mov	r2, r3
 8003f36:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003f3a:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003f3c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f3e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003f40:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003f42:	e841 2300 	strex	r3, r2, [r1]
 8003f46:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8003f48:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d1e4      	bne.n	8003f18 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003f54:	4618      	mov	r0, r3
 8003f56:	f7fd fb32 	bl	80015be <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	2202      	movs	r2, #2
 8003f5e:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8003f6c:	b29b      	uxth	r3, r3
 8003f6e:	1ad3      	subs	r3, r2, r3
 8003f70:	b29b      	uxth	r3, r3
 8003f72:	4619      	mov	r1, r3
 8003f74:	6878      	ldr	r0, [r7, #4]
 8003f76:	f000 f92f 	bl	80041d8 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8003f7a:	e0fc      	b.n	8004176 <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8003f82:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003f86:	429a      	cmp	r2, r3
 8003f88:	f040 80f5 	bne.w	8004176 <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	f003 0320 	and.w	r3, r3, #32
 8003f9a:	2b20      	cmp	r3, #32
 8003f9c:	f040 80eb 	bne.w	8004176 <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	2202      	movs	r2, #2
 8003fa4:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8003fac:	4619      	mov	r1, r3
 8003fae:	6878      	ldr	r0, [r7, #4]
 8003fb0:	f000 f912 	bl	80041d8 <HAL_UARTEx_RxEventCallback>
      return;
 8003fb4:	e0df      	b.n	8004176 <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8003fc2:	b29b      	uxth	r3, r3
 8003fc4:	1ad3      	subs	r3, r2, r3
 8003fc6:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8003fd0:	b29b      	uxth	r3, r3
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	f000 80d1 	beq.w	800417a <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 8003fd8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	f000 80cc 	beq.w	800417a <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003fe8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003fea:	e853 3f00 	ldrex	r3, [r3]
 8003fee:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003ff0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003ff2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003ff6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	461a      	mov	r2, r3
 8004000:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8004004:	647b      	str	r3, [r7, #68]	@ 0x44
 8004006:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004008:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800400a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800400c:	e841 2300 	strex	r3, r2, [r1]
 8004010:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004012:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004014:	2b00      	cmp	r3, #0
 8004016:	d1e4      	bne.n	8003fe2 <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	3308      	adds	r3, #8
 800401e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004020:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004022:	e853 3f00 	ldrex	r3, [r3]
 8004026:	623b      	str	r3, [r7, #32]
   return(result);
 8004028:	6a3b      	ldr	r3, [r7, #32]
 800402a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800402e:	f023 0301 	bic.w	r3, r3, #1
 8004032:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	3308      	adds	r3, #8
 800403c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8004040:	633a      	str	r2, [r7, #48]	@ 0x30
 8004042:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004044:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004046:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004048:	e841 2300 	strex	r3, r2, [r1]
 800404c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800404e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004050:	2b00      	cmp	r3, #0
 8004052:	d1e1      	bne.n	8004018 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	2220      	movs	r2, #32
 8004058:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	2200      	movs	r2, #0
 8004060:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	2200      	movs	r2, #0
 8004066:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800406e:	693b      	ldr	r3, [r7, #16]
 8004070:	e853 3f00 	ldrex	r3, [r3]
 8004074:	60fb      	str	r3, [r7, #12]
   return(result);
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	f023 0310 	bic.w	r3, r3, #16
 800407c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	461a      	mov	r2, r3
 8004086:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800408a:	61fb      	str	r3, [r7, #28]
 800408c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800408e:	69b9      	ldr	r1, [r7, #24]
 8004090:	69fa      	ldr	r2, [r7, #28]
 8004092:	e841 2300 	strex	r3, r2, [r1]
 8004096:	617b      	str	r3, [r7, #20]
   return(result);
 8004098:	697b      	ldr	r3, [r7, #20]
 800409a:	2b00      	cmp	r3, #0
 800409c:	d1e4      	bne.n	8004068 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	2202      	movs	r2, #2
 80040a2:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80040a4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80040a8:	4619      	mov	r1, r3
 80040aa:	6878      	ldr	r0, [r7, #4]
 80040ac:	f000 f894 	bl	80041d8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80040b0:	e063      	b.n	800417a <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80040b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80040b6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d00e      	beq.n	80040dc <HAL_UART_IRQHandler+0x5d8>
 80040be:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80040c2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d008      	beq.n	80040dc <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80040d2:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80040d4:	6878      	ldr	r0, [r7, #4]
 80040d6:	f001 f81b 	bl	8005110 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80040da:	e051      	b.n	8004180 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 80040dc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80040e0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d014      	beq.n	8004112 <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 80040e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80040ec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d105      	bne.n	8004100 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 80040f4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80040f8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d008      	beq.n	8004112 <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004104:	2b00      	cmp	r3, #0
 8004106:	d03a      	beq.n	800417e <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800410c:	6878      	ldr	r0, [r7, #4]
 800410e:	4798      	blx	r3
    }
    return;
 8004110:	e035      	b.n	800417e <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8004112:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004116:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800411a:	2b00      	cmp	r3, #0
 800411c:	d009      	beq.n	8004132 <HAL_UART_IRQHandler+0x62e>
 800411e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004122:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004126:	2b00      	cmp	r3, #0
 8004128:	d003      	beq.n	8004132 <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 800412a:	6878      	ldr	r0, [r7, #4]
 800412c:	f000 ffc5 	bl	80050ba <UART_EndTransmit_IT>
    return;
 8004130:	e026      	b.n	8004180 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8004132:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004136:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800413a:	2b00      	cmp	r3, #0
 800413c:	d009      	beq.n	8004152 <HAL_UART_IRQHandler+0x64e>
 800413e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004142:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8004146:	2b00      	cmp	r3, #0
 8004148:	d003      	beq.n	8004152 <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800414a:	6878      	ldr	r0, [r7, #4]
 800414c:	f000 fff4 	bl	8005138 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004150:	e016      	b.n	8004180 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8004152:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004156:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800415a:	2b00      	cmp	r3, #0
 800415c:	d010      	beq.n	8004180 <HAL_UART_IRQHandler+0x67c>
 800415e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004162:	2b00      	cmp	r3, #0
 8004164:	da0c      	bge.n	8004180 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8004166:	6878      	ldr	r0, [r7, #4]
 8004168:	f000 ffdc 	bl	8005124 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800416c:	e008      	b.n	8004180 <HAL_UART_IRQHandler+0x67c>
      return;
 800416e:	bf00      	nop
 8004170:	e006      	b.n	8004180 <HAL_UART_IRQHandler+0x67c>
    return;
 8004172:	bf00      	nop
 8004174:	e004      	b.n	8004180 <HAL_UART_IRQHandler+0x67c>
      return;
 8004176:	bf00      	nop
 8004178:	e002      	b.n	8004180 <HAL_UART_IRQHandler+0x67c>
      return;
 800417a:	bf00      	nop
 800417c:	e000      	b.n	8004180 <HAL_UART_IRQHandler+0x67c>
    return;
 800417e:	bf00      	nop
  }
}
 8004180:	37e8      	adds	r7, #232	@ 0xe8
 8004182:	46bd      	mov	sp, r7
 8004184:	bd80      	pop	{r7, pc}
 8004186:	bf00      	nop

08004188 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004188:	b480      	push	{r7}
 800418a:	b083      	sub	sp, #12
 800418c:	af00      	add	r7, sp, #0
 800418e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8004190:	bf00      	nop
 8004192:	370c      	adds	r7, #12
 8004194:	46bd      	mov	sp, r7
 8004196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800419a:	4770      	bx	lr

0800419c <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800419c:	b480      	push	{r7}
 800419e:	b083      	sub	sp, #12
 80041a0:	af00      	add	r7, sp, #0
 80041a2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 80041a4:	bf00      	nop
 80041a6:	370c      	adds	r7, #12
 80041a8:	46bd      	mov	sp, r7
 80041aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ae:	4770      	bx	lr

080041b0 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80041b0:	b480      	push	{r7}
 80041b2:	b083      	sub	sp, #12
 80041b4:	af00      	add	r7, sp, #0
 80041b6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 80041b8:	bf00      	nop
 80041ba:	370c      	adds	r7, #12
 80041bc:	46bd      	mov	sp, r7
 80041be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041c2:	4770      	bx	lr

080041c4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80041c4:	b480      	push	{r7}
 80041c6:	b083      	sub	sp, #12
 80041c8:	af00      	add	r7, sp, #0
 80041ca:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80041cc:	bf00      	nop
 80041ce:	370c      	adds	r7, #12
 80041d0:	46bd      	mov	sp, r7
 80041d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041d6:	4770      	bx	lr

080041d8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80041d8:	b480      	push	{r7}
 80041da:	b083      	sub	sp, #12
 80041dc:	af00      	add	r7, sp, #0
 80041de:	6078      	str	r0, [r7, #4]
 80041e0:	460b      	mov	r3, r1
 80041e2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80041e4:	bf00      	nop
 80041e6:	370c      	adds	r7, #12
 80041e8:	46bd      	mov	sp, r7
 80041ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ee:	4770      	bx	lr

080041f0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80041f0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80041f4:	b08c      	sub	sp, #48	@ 0x30
 80041f6:	af00      	add	r7, sp, #0
 80041f8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80041fa:	2300      	movs	r3, #0
 80041fc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004200:	697b      	ldr	r3, [r7, #20]
 8004202:	689a      	ldr	r2, [r3, #8]
 8004204:	697b      	ldr	r3, [r7, #20]
 8004206:	691b      	ldr	r3, [r3, #16]
 8004208:	431a      	orrs	r2, r3
 800420a:	697b      	ldr	r3, [r7, #20]
 800420c:	695b      	ldr	r3, [r3, #20]
 800420e:	431a      	orrs	r2, r3
 8004210:	697b      	ldr	r3, [r7, #20]
 8004212:	69db      	ldr	r3, [r3, #28]
 8004214:	4313      	orrs	r3, r2
 8004216:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004218:	697b      	ldr	r3, [r7, #20]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	681a      	ldr	r2, [r3, #0]
 800421e:	4baa      	ldr	r3, [pc, #680]	@ (80044c8 <UART_SetConfig+0x2d8>)
 8004220:	4013      	ands	r3, r2
 8004222:	697a      	ldr	r2, [r7, #20]
 8004224:	6812      	ldr	r2, [r2, #0]
 8004226:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004228:	430b      	orrs	r3, r1
 800422a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800422c:	697b      	ldr	r3, [r7, #20]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	685b      	ldr	r3, [r3, #4]
 8004232:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004236:	697b      	ldr	r3, [r7, #20]
 8004238:	68da      	ldr	r2, [r3, #12]
 800423a:	697b      	ldr	r3, [r7, #20]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	430a      	orrs	r2, r1
 8004240:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004242:	697b      	ldr	r3, [r7, #20]
 8004244:	699b      	ldr	r3, [r3, #24]
 8004246:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004248:	697b      	ldr	r3, [r7, #20]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	4a9f      	ldr	r2, [pc, #636]	@ (80044cc <UART_SetConfig+0x2dc>)
 800424e:	4293      	cmp	r3, r2
 8004250:	d004      	beq.n	800425c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004252:	697b      	ldr	r3, [r7, #20]
 8004254:	6a1b      	ldr	r3, [r3, #32]
 8004256:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004258:	4313      	orrs	r3, r2
 800425a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800425c:	697b      	ldr	r3, [r7, #20]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	689b      	ldr	r3, [r3, #8]
 8004262:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8004266:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800426a:	697a      	ldr	r2, [r7, #20]
 800426c:	6812      	ldr	r2, [r2, #0]
 800426e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004270:	430b      	orrs	r3, r1
 8004272:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004274:	697b      	ldr	r3, [r7, #20]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800427a:	f023 010f 	bic.w	r1, r3, #15
 800427e:	697b      	ldr	r3, [r7, #20]
 8004280:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004282:	697b      	ldr	r3, [r7, #20]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	430a      	orrs	r2, r1
 8004288:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800428a:	697b      	ldr	r3, [r7, #20]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	4a90      	ldr	r2, [pc, #576]	@ (80044d0 <UART_SetConfig+0x2e0>)
 8004290:	4293      	cmp	r3, r2
 8004292:	d125      	bne.n	80042e0 <UART_SetConfig+0xf0>
 8004294:	4b8f      	ldr	r3, [pc, #572]	@ (80044d4 <UART_SetConfig+0x2e4>)
 8004296:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800429a:	f003 0303 	and.w	r3, r3, #3
 800429e:	2b03      	cmp	r3, #3
 80042a0:	d81a      	bhi.n	80042d8 <UART_SetConfig+0xe8>
 80042a2:	a201      	add	r2, pc, #4	@ (adr r2, 80042a8 <UART_SetConfig+0xb8>)
 80042a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80042a8:	080042b9 	.word	0x080042b9
 80042ac:	080042c9 	.word	0x080042c9
 80042b0:	080042c1 	.word	0x080042c1
 80042b4:	080042d1 	.word	0x080042d1
 80042b8:	2301      	movs	r3, #1
 80042ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80042be:	e116      	b.n	80044ee <UART_SetConfig+0x2fe>
 80042c0:	2302      	movs	r3, #2
 80042c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80042c6:	e112      	b.n	80044ee <UART_SetConfig+0x2fe>
 80042c8:	2304      	movs	r3, #4
 80042ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80042ce:	e10e      	b.n	80044ee <UART_SetConfig+0x2fe>
 80042d0:	2308      	movs	r3, #8
 80042d2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80042d6:	e10a      	b.n	80044ee <UART_SetConfig+0x2fe>
 80042d8:	2310      	movs	r3, #16
 80042da:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80042de:	e106      	b.n	80044ee <UART_SetConfig+0x2fe>
 80042e0:	697b      	ldr	r3, [r7, #20]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	4a7c      	ldr	r2, [pc, #496]	@ (80044d8 <UART_SetConfig+0x2e8>)
 80042e6:	4293      	cmp	r3, r2
 80042e8:	d138      	bne.n	800435c <UART_SetConfig+0x16c>
 80042ea:	4b7a      	ldr	r3, [pc, #488]	@ (80044d4 <UART_SetConfig+0x2e4>)
 80042ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80042f0:	f003 030c 	and.w	r3, r3, #12
 80042f4:	2b0c      	cmp	r3, #12
 80042f6:	d82d      	bhi.n	8004354 <UART_SetConfig+0x164>
 80042f8:	a201      	add	r2, pc, #4	@ (adr r2, 8004300 <UART_SetConfig+0x110>)
 80042fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80042fe:	bf00      	nop
 8004300:	08004335 	.word	0x08004335
 8004304:	08004355 	.word	0x08004355
 8004308:	08004355 	.word	0x08004355
 800430c:	08004355 	.word	0x08004355
 8004310:	08004345 	.word	0x08004345
 8004314:	08004355 	.word	0x08004355
 8004318:	08004355 	.word	0x08004355
 800431c:	08004355 	.word	0x08004355
 8004320:	0800433d 	.word	0x0800433d
 8004324:	08004355 	.word	0x08004355
 8004328:	08004355 	.word	0x08004355
 800432c:	08004355 	.word	0x08004355
 8004330:	0800434d 	.word	0x0800434d
 8004334:	2300      	movs	r3, #0
 8004336:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800433a:	e0d8      	b.n	80044ee <UART_SetConfig+0x2fe>
 800433c:	2302      	movs	r3, #2
 800433e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004342:	e0d4      	b.n	80044ee <UART_SetConfig+0x2fe>
 8004344:	2304      	movs	r3, #4
 8004346:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800434a:	e0d0      	b.n	80044ee <UART_SetConfig+0x2fe>
 800434c:	2308      	movs	r3, #8
 800434e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004352:	e0cc      	b.n	80044ee <UART_SetConfig+0x2fe>
 8004354:	2310      	movs	r3, #16
 8004356:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800435a:	e0c8      	b.n	80044ee <UART_SetConfig+0x2fe>
 800435c:	697b      	ldr	r3, [r7, #20]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	4a5e      	ldr	r2, [pc, #376]	@ (80044dc <UART_SetConfig+0x2ec>)
 8004362:	4293      	cmp	r3, r2
 8004364:	d125      	bne.n	80043b2 <UART_SetConfig+0x1c2>
 8004366:	4b5b      	ldr	r3, [pc, #364]	@ (80044d4 <UART_SetConfig+0x2e4>)
 8004368:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800436c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004370:	2b30      	cmp	r3, #48	@ 0x30
 8004372:	d016      	beq.n	80043a2 <UART_SetConfig+0x1b2>
 8004374:	2b30      	cmp	r3, #48	@ 0x30
 8004376:	d818      	bhi.n	80043aa <UART_SetConfig+0x1ba>
 8004378:	2b20      	cmp	r3, #32
 800437a:	d00a      	beq.n	8004392 <UART_SetConfig+0x1a2>
 800437c:	2b20      	cmp	r3, #32
 800437e:	d814      	bhi.n	80043aa <UART_SetConfig+0x1ba>
 8004380:	2b00      	cmp	r3, #0
 8004382:	d002      	beq.n	800438a <UART_SetConfig+0x19a>
 8004384:	2b10      	cmp	r3, #16
 8004386:	d008      	beq.n	800439a <UART_SetConfig+0x1aa>
 8004388:	e00f      	b.n	80043aa <UART_SetConfig+0x1ba>
 800438a:	2300      	movs	r3, #0
 800438c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004390:	e0ad      	b.n	80044ee <UART_SetConfig+0x2fe>
 8004392:	2302      	movs	r3, #2
 8004394:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004398:	e0a9      	b.n	80044ee <UART_SetConfig+0x2fe>
 800439a:	2304      	movs	r3, #4
 800439c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80043a0:	e0a5      	b.n	80044ee <UART_SetConfig+0x2fe>
 80043a2:	2308      	movs	r3, #8
 80043a4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80043a8:	e0a1      	b.n	80044ee <UART_SetConfig+0x2fe>
 80043aa:	2310      	movs	r3, #16
 80043ac:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80043b0:	e09d      	b.n	80044ee <UART_SetConfig+0x2fe>
 80043b2:	697b      	ldr	r3, [r7, #20]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	4a4a      	ldr	r2, [pc, #296]	@ (80044e0 <UART_SetConfig+0x2f0>)
 80043b8:	4293      	cmp	r3, r2
 80043ba:	d125      	bne.n	8004408 <UART_SetConfig+0x218>
 80043bc:	4b45      	ldr	r3, [pc, #276]	@ (80044d4 <UART_SetConfig+0x2e4>)
 80043be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043c2:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80043c6:	2bc0      	cmp	r3, #192	@ 0xc0
 80043c8:	d016      	beq.n	80043f8 <UART_SetConfig+0x208>
 80043ca:	2bc0      	cmp	r3, #192	@ 0xc0
 80043cc:	d818      	bhi.n	8004400 <UART_SetConfig+0x210>
 80043ce:	2b80      	cmp	r3, #128	@ 0x80
 80043d0:	d00a      	beq.n	80043e8 <UART_SetConfig+0x1f8>
 80043d2:	2b80      	cmp	r3, #128	@ 0x80
 80043d4:	d814      	bhi.n	8004400 <UART_SetConfig+0x210>
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d002      	beq.n	80043e0 <UART_SetConfig+0x1f0>
 80043da:	2b40      	cmp	r3, #64	@ 0x40
 80043dc:	d008      	beq.n	80043f0 <UART_SetConfig+0x200>
 80043de:	e00f      	b.n	8004400 <UART_SetConfig+0x210>
 80043e0:	2300      	movs	r3, #0
 80043e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80043e6:	e082      	b.n	80044ee <UART_SetConfig+0x2fe>
 80043e8:	2302      	movs	r3, #2
 80043ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80043ee:	e07e      	b.n	80044ee <UART_SetConfig+0x2fe>
 80043f0:	2304      	movs	r3, #4
 80043f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80043f6:	e07a      	b.n	80044ee <UART_SetConfig+0x2fe>
 80043f8:	2308      	movs	r3, #8
 80043fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80043fe:	e076      	b.n	80044ee <UART_SetConfig+0x2fe>
 8004400:	2310      	movs	r3, #16
 8004402:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004406:	e072      	b.n	80044ee <UART_SetConfig+0x2fe>
 8004408:	697b      	ldr	r3, [r7, #20]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	4a35      	ldr	r2, [pc, #212]	@ (80044e4 <UART_SetConfig+0x2f4>)
 800440e:	4293      	cmp	r3, r2
 8004410:	d12a      	bne.n	8004468 <UART_SetConfig+0x278>
 8004412:	4b30      	ldr	r3, [pc, #192]	@ (80044d4 <UART_SetConfig+0x2e4>)
 8004414:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004418:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800441c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004420:	d01a      	beq.n	8004458 <UART_SetConfig+0x268>
 8004422:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004426:	d81b      	bhi.n	8004460 <UART_SetConfig+0x270>
 8004428:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800442c:	d00c      	beq.n	8004448 <UART_SetConfig+0x258>
 800442e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004432:	d815      	bhi.n	8004460 <UART_SetConfig+0x270>
 8004434:	2b00      	cmp	r3, #0
 8004436:	d003      	beq.n	8004440 <UART_SetConfig+0x250>
 8004438:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800443c:	d008      	beq.n	8004450 <UART_SetConfig+0x260>
 800443e:	e00f      	b.n	8004460 <UART_SetConfig+0x270>
 8004440:	2300      	movs	r3, #0
 8004442:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004446:	e052      	b.n	80044ee <UART_SetConfig+0x2fe>
 8004448:	2302      	movs	r3, #2
 800444a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800444e:	e04e      	b.n	80044ee <UART_SetConfig+0x2fe>
 8004450:	2304      	movs	r3, #4
 8004452:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004456:	e04a      	b.n	80044ee <UART_SetConfig+0x2fe>
 8004458:	2308      	movs	r3, #8
 800445a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800445e:	e046      	b.n	80044ee <UART_SetConfig+0x2fe>
 8004460:	2310      	movs	r3, #16
 8004462:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004466:	e042      	b.n	80044ee <UART_SetConfig+0x2fe>
 8004468:	697b      	ldr	r3, [r7, #20]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	4a17      	ldr	r2, [pc, #92]	@ (80044cc <UART_SetConfig+0x2dc>)
 800446e:	4293      	cmp	r3, r2
 8004470:	d13a      	bne.n	80044e8 <UART_SetConfig+0x2f8>
 8004472:	4b18      	ldr	r3, [pc, #96]	@ (80044d4 <UART_SetConfig+0x2e4>)
 8004474:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004478:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800447c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004480:	d01a      	beq.n	80044b8 <UART_SetConfig+0x2c8>
 8004482:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004486:	d81b      	bhi.n	80044c0 <UART_SetConfig+0x2d0>
 8004488:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800448c:	d00c      	beq.n	80044a8 <UART_SetConfig+0x2b8>
 800448e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004492:	d815      	bhi.n	80044c0 <UART_SetConfig+0x2d0>
 8004494:	2b00      	cmp	r3, #0
 8004496:	d003      	beq.n	80044a0 <UART_SetConfig+0x2b0>
 8004498:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800449c:	d008      	beq.n	80044b0 <UART_SetConfig+0x2c0>
 800449e:	e00f      	b.n	80044c0 <UART_SetConfig+0x2d0>
 80044a0:	2300      	movs	r3, #0
 80044a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80044a6:	e022      	b.n	80044ee <UART_SetConfig+0x2fe>
 80044a8:	2302      	movs	r3, #2
 80044aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80044ae:	e01e      	b.n	80044ee <UART_SetConfig+0x2fe>
 80044b0:	2304      	movs	r3, #4
 80044b2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80044b6:	e01a      	b.n	80044ee <UART_SetConfig+0x2fe>
 80044b8:	2308      	movs	r3, #8
 80044ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80044be:	e016      	b.n	80044ee <UART_SetConfig+0x2fe>
 80044c0:	2310      	movs	r3, #16
 80044c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80044c6:	e012      	b.n	80044ee <UART_SetConfig+0x2fe>
 80044c8:	cfff69f3 	.word	0xcfff69f3
 80044cc:	40008000 	.word	0x40008000
 80044d0:	40013800 	.word	0x40013800
 80044d4:	40021000 	.word	0x40021000
 80044d8:	40004400 	.word	0x40004400
 80044dc:	40004800 	.word	0x40004800
 80044e0:	40004c00 	.word	0x40004c00
 80044e4:	40005000 	.word	0x40005000
 80044e8:	2310      	movs	r3, #16
 80044ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80044ee:	697b      	ldr	r3, [r7, #20]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	4aae      	ldr	r2, [pc, #696]	@ (80047ac <UART_SetConfig+0x5bc>)
 80044f4:	4293      	cmp	r3, r2
 80044f6:	f040 8097 	bne.w	8004628 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80044fa:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80044fe:	2b08      	cmp	r3, #8
 8004500:	d823      	bhi.n	800454a <UART_SetConfig+0x35a>
 8004502:	a201      	add	r2, pc, #4	@ (adr r2, 8004508 <UART_SetConfig+0x318>)
 8004504:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004508:	0800452d 	.word	0x0800452d
 800450c:	0800454b 	.word	0x0800454b
 8004510:	08004535 	.word	0x08004535
 8004514:	0800454b 	.word	0x0800454b
 8004518:	0800453b 	.word	0x0800453b
 800451c:	0800454b 	.word	0x0800454b
 8004520:	0800454b 	.word	0x0800454b
 8004524:	0800454b 	.word	0x0800454b
 8004528:	08004543 	.word	0x08004543
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800452c:	f7fe f984 	bl	8002838 <HAL_RCC_GetPCLK1Freq>
 8004530:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004532:	e010      	b.n	8004556 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004534:	4b9e      	ldr	r3, [pc, #632]	@ (80047b0 <UART_SetConfig+0x5c0>)
 8004536:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004538:	e00d      	b.n	8004556 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800453a:	f7fe f90f 	bl	800275c <HAL_RCC_GetSysClockFreq>
 800453e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004540:	e009      	b.n	8004556 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004542:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004546:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004548:	e005      	b.n	8004556 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800454a:	2300      	movs	r3, #0
 800454c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800454e:	2301      	movs	r3, #1
 8004550:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8004554:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004556:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004558:	2b00      	cmp	r3, #0
 800455a:	f000 8130 	beq.w	80047be <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800455e:	697b      	ldr	r3, [r7, #20]
 8004560:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004562:	4a94      	ldr	r2, [pc, #592]	@ (80047b4 <UART_SetConfig+0x5c4>)
 8004564:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004568:	461a      	mov	r2, r3
 800456a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800456c:	fbb3 f3f2 	udiv	r3, r3, r2
 8004570:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004572:	697b      	ldr	r3, [r7, #20]
 8004574:	685a      	ldr	r2, [r3, #4]
 8004576:	4613      	mov	r3, r2
 8004578:	005b      	lsls	r3, r3, #1
 800457a:	4413      	add	r3, r2
 800457c:	69ba      	ldr	r2, [r7, #24]
 800457e:	429a      	cmp	r2, r3
 8004580:	d305      	bcc.n	800458e <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8004582:	697b      	ldr	r3, [r7, #20]
 8004584:	685b      	ldr	r3, [r3, #4]
 8004586:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004588:	69ba      	ldr	r2, [r7, #24]
 800458a:	429a      	cmp	r2, r3
 800458c:	d903      	bls.n	8004596 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800458e:	2301      	movs	r3, #1
 8004590:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8004594:	e113      	b.n	80047be <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004596:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004598:	2200      	movs	r2, #0
 800459a:	60bb      	str	r3, [r7, #8]
 800459c:	60fa      	str	r2, [r7, #12]
 800459e:	697b      	ldr	r3, [r7, #20]
 80045a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045a2:	4a84      	ldr	r2, [pc, #528]	@ (80047b4 <UART_SetConfig+0x5c4>)
 80045a4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80045a8:	b29b      	uxth	r3, r3
 80045aa:	2200      	movs	r2, #0
 80045ac:	603b      	str	r3, [r7, #0]
 80045ae:	607a      	str	r2, [r7, #4]
 80045b0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80045b4:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80045b8:	f7fb fe2e 	bl	8000218 <__aeabi_uldivmod>
 80045bc:	4602      	mov	r2, r0
 80045be:	460b      	mov	r3, r1
 80045c0:	4610      	mov	r0, r2
 80045c2:	4619      	mov	r1, r3
 80045c4:	f04f 0200 	mov.w	r2, #0
 80045c8:	f04f 0300 	mov.w	r3, #0
 80045cc:	020b      	lsls	r3, r1, #8
 80045ce:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80045d2:	0202      	lsls	r2, r0, #8
 80045d4:	6979      	ldr	r1, [r7, #20]
 80045d6:	6849      	ldr	r1, [r1, #4]
 80045d8:	0849      	lsrs	r1, r1, #1
 80045da:	2000      	movs	r0, #0
 80045dc:	460c      	mov	r4, r1
 80045de:	4605      	mov	r5, r0
 80045e0:	eb12 0804 	adds.w	r8, r2, r4
 80045e4:	eb43 0905 	adc.w	r9, r3, r5
 80045e8:	697b      	ldr	r3, [r7, #20]
 80045ea:	685b      	ldr	r3, [r3, #4]
 80045ec:	2200      	movs	r2, #0
 80045ee:	469a      	mov	sl, r3
 80045f0:	4693      	mov	fp, r2
 80045f2:	4652      	mov	r2, sl
 80045f4:	465b      	mov	r3, fp
 80045f6:	4640      	mov	r0, r8
 80045f8:	4649      	mov	r1, r9
 80045fa:	f7fb fe0d 	bl	8000218 <__aeabi_uldivmod>
 80045fe:	4602      	mov	r2, r0
 8004600:	460b      	mov	r3, r1
 8004602:	4613      	mov	r3, r2
 8004604:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004606:	6a3b      	ldr	r3, [r7, #32]
 8004608:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800460c:	d308      	bcc.n	8004620 <UART_SetConfig+0x430>
 800460e:	6a3b      	ldr	r3, [r7, #32]
 8004610:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004614:	d204      	bcs.n	8004620 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8004616:	697b      	ldr	r3, [r7, #20]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	6a3a      	ldr	r2, [r7, #32]
 800461c:	60da      	str	r2, [r3, #12]
 800461e:	e0ce      	b.n	80047be <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8004620:	2301      	movs	r3, #1
 8004622:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8004626:	e0ca      	b.n	80047be <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004628:	697b      	ldr	r3, [r7, #20]
 800462a:	69db      	ldr	r3, [r3, #28]
 800462c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004630:	d166      	bne.n	8004700 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8004632:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8004636:	2b08      	cmp	r3, #8
 8004638:	d827      	bhi.n	800468a <UART_SetConfig+0x49a>
 800463a:	a201      	add	r2, pc, #4	@ (adr r2, 8004640 <UART_SetConfig+0x450>)
 800463c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004640:	08004665 	.word	0x08004665
 8004644:	0800466d 	.word	0x0800466d
 8004648:	08004675 	.word	0x08004675
 800464c:	0800468b 	.word	0x0800468b
 8004650:	0800467b 	.word	0x0800467b
 8004654:	0800468b 	.word	0x0800468b
 8004658:	0800468b 	.word	0x0800468b
 800465c:	0800468b 	.word	0x0800468b
 8004660:	08004683 	.word	0x08004683
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004664:	f7fe f8e8 	bl	8002838 <HAL_RCC_GetPCLK1Freq>
 8004668:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800466a:	e014      	b.n	8004696 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800466c:	f7fe f8fa 	bl	8002864 <HAL_RCC_GetPCLK2Freq>
 8004670:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004672:	e010      	b.n	8004696 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004674:	4b4e      	ldr	r3, [pc, #312]	@ (80047b0 <UART_SetConfig+0x5c0>)
 8004676:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004678:	e00d      	b.n	8004696 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800467a:	f7fe f86f 	bl	800275c <HAL_RCC_GetSysClockFreq>
 800467e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004680:	e009      	b.n	8004696 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004682:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004686:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004688:	e005      	b.n	8004696 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800468a:	2300      	movs	r3, #0
 800468c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800468e:	2301      	movs	r3, #1
 8004690:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8004694:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004696:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004698:	2b00      	cmp	r3, #0
 800469a:	f000 8090 	beq.w	80047be <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800469e:	697b      	ldr	r3, [r7, #20]
 80046a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046a2:	4a44      	ldr	r2, [pc, #272]	@ (80047b4 <UART_SetConfig+0x5c4>)
 80046a4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80046a8:	461a      	mov	r2, r3
 80046aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046ac:	fbb3 f3f2 	udiv	r3, r3, r2
 80046b0:	005a      	lsls	r2, r3, #1
 80046b2:	697b      	ldr	r3, [r7, #20]
 80046b4:	685b      	ldr	r3, [r3, #4]
 80046b6:	085b      	lsrs	r3, r3, #1
 80046b8:	441a      	add	r2, r3
 80046ba:	697b      	ldr	r3, [r7, #20]
 80046bc:	685b      	ldr	r3, [r3, #4]
 80046be:	fbb2 f3f3 	udiv	r3, r2, r3
 80046c2:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80046c4:	6a3b      	ldr	r3, [r7, #32]
 80046c6:	2b0f      	cmp	r3, #15
 80046c8:	d916      	bls.n	80046f8 <UART_SetConfig+0x508>
 80046ca:	6a3b      	ldr	r3, [r7, #32]
 80046cc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80046d0:	d212      	bcs.n	80046f8 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80046d2:	6a3b      	ldr	r3, [r7, #32]
 80046d4:	b29b      	uxth	r3, r3
 80046d6:	f023 030f 	bic.w	r3, r3, #15
 80046da:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80046dc:	6a3b      	ldr	r3, [r7, #32]
 80046de:	085b      	lsrs	r3, r3, #1
 80046e0:	b29b      	uxth	r3, r3
 80046e2:	f003 0307 	and.w	r3, r3, #7
 80046e6:	b29a      	uxth	r2, r3
 80046e8:	8bfb      	ldrh	r3, [r7, #30]
 80046ea:	4313      	orrs	r3, r2
 80046ec:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80046ee:	697b      	ldr	r3, [r7, #20]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	8bfa      	ldrh	r2, [r7, #30]
 80046f4:	60da      	str	r2, [r3, #12]
 80046f6:	e062      	b.n	80047be <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 80046f8:	2301      	movs	r3, #1
 80046fa:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80046fe:	e05e      	b.n	80047be <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004700:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8004704:	2b08      	cmp	r3, #8
 8004706:	d828      	bhi.n	800475a <UART_SetConfig+0x56a>
 8004708:	a201      	add	r2, pc, #4	@ (adr r2, 8004710 <UART_SetConfig+0x520>)
 800470a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800470e:	bf00      	nop
 8004710:	08004735 	.word	0x08004735
 8004714:	0800473d 	.word	0x0800473d
 8004718:	08004745 	.word	0x08004745
 800471c:	0800475b 	.word	0x0800475b
 8004720:	0800474b 	.word	0x0800474b
 8004724:	0800475b 	.word	0x0800475b
 8004728:	0800475b 	.word	0x0800475b
 800472c:	0800475b 	.word	0x0800475b
 8004730:	08004753 	.word	0x08004753
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004734:	f7fe f880 	bl	8002838 <HAL_RCC_GetPCLK1Freq>
 8004738:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800473a:	e014      	b.n	8004766 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800473c:	f7fe f892 	bl	8002864 <HAL_RCC_GetPCLK2Freq>
 8004740:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004742:	e010      	b.n	8004766 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004744:	4b1a      	ldr	r3, [pc, #104]	@ (80047b0 <UART_SetConfig+0x5c0>)
 8004746:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004748:	e00d      	b.n	8004766 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800474a:	f7fe f807 	bl	800275c <HAL_RCC_GetSysClockFreq>
 800474e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004750:	e009      	b.n	8004766 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004752:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004756:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004758:	e005      	b.n	8004766 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800475a:	2300      	movs	r3, #0
 800475c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800475e:	2301      	movs	r3, #1
 8004760:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8004764:	bf00      	nop
    }

    if (pclk != 0U)
 8004766:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004768:	2b00      	cmp	r3, #0
 800476a:	d028      	beq.n	80047be <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800476c:	697b      	ldr	r3, [r7, #20]
 800476e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004770:	4a10      	ldr	r2, [pc, #64]	@ (80047b4 <UART_SetConfig+0x5c4>)
 8004772:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004776:	461a      	mov	r2, r3
 8004778:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800477a:	fbb3 f2f2 	udiv	r2, r3, r2
 800477e:	697b      	ldr	r3, [r7, #20]
 8004780:	685b      	ldr	r3, [r3, #4]
 8004782:	085b      	lsrs	r3, r3, #1
 8004784:	441a      	add	r2, r3
 8004786:	697b      	ldr	r3, [r7, #20]
 8004788:	685b      	ldr	r3, [r3, #4]
 800478a:	fbb2 f3f3 	udiv	r3, r2, r3
 800478e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004790:	6a3b      	ldr	r3, [r7, #32]
 8004792:	2b0f      	cmp	r3, #15
 8004794:	d910      	bls.n	80047b8 <UART_SetConfig+0x5c8>
 8004796:	6a3b      	ldr	r3, [r7, #32]
 8004798:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800479c:	d20c      	bcs.n	80047b8 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800479e:	6a3b      	ldr	r3, [r7, #32]
 80047a0:	b29a      	uxth	r2, r3
 80047a2:	697b      	ldr	r3, [r7, #20]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	60da      	str	r2, [r3, #12]
 80047a8:	e009      	b.n	80047be <UART_SetConfig+0x5ce>
 80047aa:	bf00      	nop
 80047ac:	40008000 	.word	0x40008000
 80047b0:	00f42400 	.word	0x00f42400
 80047b4:	08005424 	.word	0x08005424
      }
      else
      {
        ret = HAL_ERROR;
 80047b8:	2301      	movs	r3, #1
 80047ba:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80047be:	697b      	ldr	r3, [r7, #20]
 80047c0:	2201      	movs	r2, #1
 80047c2:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80047c6:	697b      	ldr	r3, [r7, #20]
 80047c8:	2201      	movs	r2, #1
 80047ca:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80047ce:	697b      	ldr	r3, [r7, #20]
 80047d0:	2200      	movs	r2, #0
 80047d2:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80047d4:	697b      	ldr	r3, [r7, #20]
 80047d6:	2200      	movs	r2, #0
 80047d8:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80047da:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 80047de:	4618      	mov	r0, r3
 80047e0:	3730      	adds	r7, #48	@ 0x30
 80047e2:	46bd      	mov	sp, r7
 80047e4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

080047e8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80047e8:	b480      	push	{r7}
 80047ea:	b083      	sub	sp, #12
 80047ec:	af00      	add	r7, sp, #0
 80047ee:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047f4:	f003 0308 	and.w	r3, r3, #8
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d00a      	beq.n	8004812 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	685b      	ldr	r3, [r3, #4]
 8004802:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	430a      	orrs	r2, r1
 8004810:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004816:	f003 0301 	and.w	r3, r3, #1
 800481a:	2b00      	cmp	r3, #0
 800481c:	d00a      	beq.n	8004834 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	685b      	ldr	r3, [r3, #4]
 8004824:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	430a      	orrs	r2, r1
 8004832:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004838:	f003 0302 	and.w	r3, r3, #2
 800483c:	2b00      	cmp	r3, #0
 800483e:	d00a      	beq.n	8004856 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	685b      	ldr	r3, [r3, #4]
 8004846:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	430a      	orrs	r2, r1
 8004854:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800485a:	f003 0304 	and.w	r3, r3, #4
 800485e:	2b00      	cmp	r3, #0
 8004860:	d00a      	beq.n	8004878 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	685b      	ldr	r3, [r3, #4]
 8004868:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	430a      	orrs	r2, r1
 8004876:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800487c:	f003 0310 	and.w	r3, r3, #16
 8004880:	2b00      	cmp	r3, #0
 8004882:	d00a      	beq.n	800489a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	689b      	ldr	r3, [r3, #8]
 800488a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	430a      	orrs	r2, r1
 8004898:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800489e:	f003 0320 	and.w	r3, r3, #32
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d00a      	beq.n	80048bc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	689b      	ldr	r3, [r3, #8]
 80048ac:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	430a      	orrs	r2, r1
 80048ba:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d01a      	beq.n	80048fe <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	685b      	ldr	r3, [r3, #4]
 80048ce:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	430a      	orrs	r2, r1
 80048dc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80048e2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80048e6:	d10a      	bne.n	80048fe <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	685b      	ldr	r3, [r3, #4]
 80048ee:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	430a      	orrs	r2, r1
 80048fc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004902:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004906:	2b00      	cmp	r3, #0
 8004908:	d00a      	beq.n	8004920 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	685b      	ldr	r3, [r3, #4]
 8004910:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	430a      	orrs	r2, r1
 800491e:	605a      	str	r2, [r3, #4]
  }
}
 8004920:	bf00      	nop
 8004922:	370c      	adds	r7, #12
 8004924:	46bd      	mov	sp, r7
 8004926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800492a:	4770      	bx	lr

0800492c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800492c:	b580      	push	{r7, lr}
 800492e:	b098      	sub	sp, #96	@ 0x60
 8004930:	af02      	add	r7, sp, #8
 8004932:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	2200      	movs	r2, #0
 8004938:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800493c:	f7fc fc00 	bl	8001140 <HAL_GetTick>
 8004940:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	f003 0308 	and.w	r3, r3, #8
 800494c:	2b08      	cmp	r3, #8
 800494e:	d12f      	bne.n	80049b0 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004950:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004954:	9300      	str	r3, [sp, #0]
 8004956:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004958:	2200      	movs	r2, #0
 800495a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800495e:	6878      	ldr	r0, [r7, #4]
 8004960:	f000 f88e 	bl	8004a80 <UART_WaitOnFlagUntilTimeout>
 8004964:	4603      	mov	r3, r0
 8004966:	2b00      	cmp	r3, #0
 8004968:	d022      	beq.n	80049b0 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004970:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004972:	e853 3f00 	ldrex	r3, [r3]
 8004976:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004978:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800497a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800497e:	653b      	str	r3, [r7, #80]	@ 0x50
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	461a      	mov	r2, r3
 8004986:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004988:	647b      	str	r3, [r7, #68]	@ 0x44
 800498a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800498c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800498e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004990:	e841 2300 	strex	r3, r2, [r1]
 8004994:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004996:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004998:	2b00      	cmp	r3, #0
 800499a:	d1e6      	bne.n	800496a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	2220      	movs	r2, #32
 80049a0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	2200      	movs	r2, #0
 80049a8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80049ac:	2303      	movs	r3, #3
 80049ae:	e063      	b.n	8004a78 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	f003 0304 	and.w	r3, r3, #4
 80049ba:	2b04      	cmp	r3, #4
 80049bc:	d149      	bne.n	8004a52 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80049be:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80049c2:	9300      	str	r3, [sp, #0]
 80049c4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80049c6:	2200      	movs	r2, #0
 80049c8:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80049cc:	6878      	ldr	r0, [r7, #4]
 80049ce:	f000 f857 	bl	8004a80 <UART_WaitOnFlagUntilTimeout>
 80049d2:	4603      	mov	r3, r0
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d03c      	beq.n	8004a52 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049e0:	e853 3f00 	ldrex	r3, [r3]
 80049e4:	623b      	str	r3, [r7, #32]
   return(result);
 80049e6:	6a3b      	ldr	r3, [r7, #32]
 80049e8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80049ec:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	461a      	mov	r2, r3
 80049f4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80049f6:	633b      	str	r3, [r7, #48]	@ 0x30
 80049f8:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049fa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80049fc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80049fe:	e841 2300 	strex	r3, r2, [r1]
 8004a02:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004a04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d1e6      	bne.n	80049d8 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	3308      	adds	r3, #8
 8004a10:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a12:	693b      	ldr	r3, [r7, #16]
 8004a14:	e853 3f00 	ldrex	r3, [r3]
 8004a18:	60fb      	str	r3, [r7, #12]
   return(result);
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	f023 0301 	bic.w	r3, r3, #1
 8004a20:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	3308      	adds	r3, #8
 8004a28:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004a2a:	61fa      	str	r2, [r7, #28]
 8004a2c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a2e:	69b9      	ldr	r1, [r7, #24]
 8004a30:	69fa      	ldr	r2, [r7, #28]
 8004a32:	e841 2300 	strex	r3, r2, [r1]
 8004a36:	617b      	str	r3, [r7, #20]
   return(result);
 8004a38:	697b      	ldr	r3, [r7, #20]
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d1e5      	bne.n	8004a0a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	2220      	movs	r2, #32
 8004a42:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	2200      	movs	r2, #0
 8004a4a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004a4e:	2303      	movs	r3, #3
 8004a50:	e012      	b.n	8004a78 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	2220      	movs	r2, #32
 8004a56:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	2220      	movs	r2, #32
 8004a5e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	2200      	movs	r2, #0
 8004a66:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	2200      	movs	r2, #0
 8004a6c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	2200      	movs	r2, #0
 8004a72:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8004a76:	2300      	movs	r3, #0
}
 8004a78:	4618      	mov	r0, r3
 8004a7a:	3758      	adds	r7, #88	@ 0x58
 8004a7c:	46bd      	mov	sp, r7
 8004a7e:	bd80      	pop	{r7, pc}

08004a80 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004a80:	b580      	push	{r7, lr}
 8004a82:	b084      	sub	sp, #16
 8004a84:	af00      	add	r7, sp, #0
 8004a86:	60f8      	str	r0, [r7, #12]
 8004a88:	60b9      	str	r1, [r7, #8]
 8004a8a:	603b      	str	r3, [r7, #0]
 8004a8c:	4613      	mov	r3, r2
 8004a8e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004a90:	e04f      	b.n	8004b32 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004a92:	69bb      	ldr	r3, [r7, #24]
 8004a94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a98:	d04b      	beq.n	8004b32 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004a9a:	f7fc fb51 	bl	8001140 <HAL_GetTick>
 8004a9e:	4602      	mov	r2, r0
 8004aa0:	683b      	ldr	r3, [r7, #0]
 8004aa2:	1ad3      	subs	r3, r2, r3
 8004aa4:	69ba      	ldr	r2, [r7, #24]
 8004aa6:	429a      	cmp	r2, r3
 8004aa8:	d302      	bcc.n	8004ab0 <UART_WaitOnFlagUntilTimeout+0x30>
 8004aaa:	69bb      	ldr	r3, [r7, #24]
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d101      	bne.n	8004ab4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004ab0:	2303      	movs	r3, #3
 8004ab2:	e04e      	b.n	8004b52 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	f003 0304 	and.w	r3, r3, #4
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d037      	beq.n	8004b32 <UART_WaitOnFlagUntilTimeout+0xb2>
 8004ac2:	68bb      	ldr	r3, [r7, #8]
 8004ac4:	2b80      	cmp	r3, #128	@ 0x80
 8004ac6:	d034      	beq.n	8004b32 <UART_WaitOnFlagUntilTimeout+0xb2>
 8004ac8:	68bb      	ldr	r3, [r7, #8]
 8004aca:	2b40      	cmp	r3, #64	@ 0x40
 8004acc:	d031      	beq.n	8004b32 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	69db      	ldr	r3, [r3, #28]
 8004ad4:	f003 0308 	and.w	r3, r3, #8
 8004ad8:	2b08      	cmp	r3, #8
 8004ada:	d110      	bne.n	8004afe <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	2208      	movs	r2, #8
 8004ae2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004ae4:	68f8      	ldr	r0, [r7, #12]
 8004ae6:	f000 f920 	bl	8004d2a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	2208      	movs	r2, #8
 8004aee:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	2200      	movs	r2, #0
 8004af6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8004afa:	2301      	movs	r3, #1
 8004afc:	e029      	b.n	8004b52 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	69db      	ldr	r3, [r3, #28]
 8004b04:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004b08:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004b0c:	d111      	bne.n	8004b32 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004b16:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004b18:	68f8      	ldr	r0, [r7, #12]
 8004b1a:	f000 f906 	bl	8004d2a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	2220      	movs	r2, #32
 8004b22:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	2200      	movs	r2, #0
 8004b2a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8004b2e:	2303      	movs	r3, #3
 8004b30:	e00f      	b.n	8004b52 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	69da      	ldr	r2, [r3, #28]
 8004b38:	68bb      	ldr	r3, [r7, #8]
 8004b3a:	4013      	ands	r3, r2
 8004b3c:	68ba      	ldr	r2, [r7, #8]
 8004b3e:	429a      	cmp	r2, r3
 8004b40:	bf0c      	ite	eq
 8004b42:	2301      	moveq	r3, #1
 8004b44:	2300      	movne	r3, #0
 8004b46:	b2db      	uxtb	r3, r3
 8004b48:	461a      	mov	r2, r3
 8004b4a:	79fb      	ldrb	r3, [r7, #7]
 8004b4c:	429a      	cmp	r2, r3
 8004b4e:	d0a0      	beq.n	8004a92 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004b50:	2300      	movs	r3, #0
}
 8004b52:	4618      	mov	r0, r3
 8004b54:	3710      	adds	r7, #16
 8004b56:	46bd      	mov	sp, r7
 8004b58:	bd80      	pop	{r7, pc}
	...

08004b5c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004b5c:	b580      	push	{r7, lr}
 8004b5e:	b096      	sub	sp, #88	@ 0x58
 8004b60:	af00      	add	r7, sp, #0
 8004b62:	60f8      	str	r0, [r7, #12]
 8004b64:	60b9      	str	r1, [r7, #8]
 8004b66:	4613      	mov	r3, r2
 8004b68:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	68ba      	ldr	r2, [r7, #8]
 8004b6e:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	88fa      	ldrh	r2, [r7, #6]
 8004b74:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	2200      	movs	r2, #0
 8004b7c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	2222      	movs	r2, #34	@ 0x22
 8004b84:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d02d      	beq.n	8004bee <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004b98:	4a40      	ldr	r2, [pc, #256]	@ (8004c9c <UART_Start_Receive_DMA+0x140>)
 8004b9a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004ba2:	4a3f      	ldr	r2, [pc, #252]	@ (8004ca0 <UART_Start_Receive_DMA+0x144>)
 8004ba4:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004bac:	4a3d      	ldr	r2, [pc, #244]	@ (8004ca4 <UART_Start_Receive_DMA+0x148>)
 8004bae:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004bb6:	2200      	movs	r2, #0
 8004bb8:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	3324      	adds	r3, #36	@ 0x24
 8004bc6:	4619      	mov	r1, r3
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004bcc:	461a      	mov	r2, r3
 8004bce:	88fb      	ldrh	r3, [r7, #6]
 8004bd0:	f7fc fc7a 	bl	80014c8 <HAL_DMA_Start_IT>
 8004bd4:	4603      	mov	r3, r0
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d009      	beq.n	8004bee <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	2210      	movs	r2, #16
 8004bde:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	2220      	movs	r2, #32
 8004be6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 8004bea:	2301      	movs	r3, #1
 8004bec:	e051      	b.n	8004c92 <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	691b      	ldr	r3, [r3, #16]
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d018      	beq.n	8004c28 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bfc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004bfe:	e853 3f00 	ldrex	r3, [r3]
 8004c02:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004c04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c06:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004c0a:	657b      	str	r3, [r7, #84]	@ 0x54
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	461a      	mov	r2, r3
 8004c12:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004c14:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004c16:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c18:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8004c1a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004c1c:	e841 2300 	strex	r3, r2, [r1]
 8004c20:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8004c22:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d1e6      	bne.n	8004bf6 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	3308      	adds	r3, #8
 8004c2e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c32:	e853 3f00 	ldrex	r3, [r3]
 8004c36:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004c38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c3a:	f043 0301 	orr.w	r3, r3, #1
 8004c3e:	653b      	str	r3, [r7, #80]	@ 0x50
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	3308      	adds	r3, #8
 8004c46:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8004c48:	637a      	str	r2, [r7, #52]	@ 0x34
 8004c4a:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c4c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004c4e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004c50:	e841 2300 	strex	r3, r2, [r1]
 8004c54:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8004c56:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d1e5      	bne.n	8004c28 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	3308      	adds	r3, #8
 8004c62:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c64:	697b      	ldr	r3, [r7, #20]
 8004c66:	e853 3f00 	ldrex	r3, [r3]
 8004c6a:	613b      	str	r3, [r7, #16]
   return(result);
 8004c6c:	693b      	ldr	r3, [r7, #16]
 8004c6e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004c72:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	3308      	adds	r3, #8
 8004c7a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004c7c:	623a      	str	r2, [r7, #32]
 8004c7e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c80:	69f9      	ldr	r1, [r7, #28]
 8004c82:	6a3a      	ldr	r2, [r7, #32]
 8004c84:	e841 2300 	strex	r3, r2, [r1]
 8004c88:	61bb      	str	r3, [r7, #24]
   return(result);
 8004c8a:	69bb      	ldr	r3, [r7, #24]
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d1e5      	bne.n	8004c5c <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 8004c90:	2300      	movs	r3, #0
}
 8004c92:	4618      	mov	r0, r3
 8004c94:	3758      	adds	r7, #88	@ 0x58
 8004c96:	46bd      	mov	sp, r7
 8004c98:	bd80      	pop	{r7, pc}
 8004c9a:	bf00      	nop
 8004c9c:	08004ead 	.word	0x08004ead
 8004ca0:	08004fd9 	.word	0x08004fd9
 8004ca4:	08005017 	.word	0x08005017

08004ca8 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8004ca8:	b480      	push	{r7}
 8004caa:	b08f      	sub	sp, #60	@ 0x3c
 8004cac:	af00      	add	r7, sp, #0
 8004cae:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004cb6:	6a3b      	ldr	r3, [r7, #32]
 8004cb8:	e853 3f00 	ldrex	r3, [r3]
 8004cbc:	61fb      	str	r3, [r7, #28]
   return(result);
 8004cbe:	69fb      	ldr	r3, [r7, #28]
 8004cc0:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8004cc4:	637b      	str	r3, [r7, #52]	@ 0x34
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	461a      	mov	r2, r3
 8004ccc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004cce:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004cd0:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004cd2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004cd4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004cd6:	e841 2300 	strex	r3, r2, [r1]
 8004cda:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004cdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d1e6      	bne.n	8004cb0 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	3308      	adds	r3, #8
 8004ce8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	e853 3f00 	ldrex	r3, [r3]
 8004cf0:	60bb      	str	r3, [r7, #8]
   return(result);
 8004cf2:	68bb      	ldr	r3, [r7, #8]
 8004cf4:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8004cf8:	633b      	str	r3, [r7, #48]	@ 0x30
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	3308      	adds	r3, #8
 8004d00:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004d02:	61ba      	str	r2, [r7, #24]
 8004d04:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d06:	6979      	ldr	r1, [r7, #20]
 8004d08:	69ba      	ldr	r2, [r7, #24]
 8004d0a:	e841 2300 	strex	r3, r2, [r1]
 8004d0e:	613b      	str	r3, [r7, #16]
   return(result);
 8004d10:	693b      	ldr	r3, [r7, #16]
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d1e5      	bne.n	8004ce2 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	2220      	movs	r2, #32
 8004d1a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 8004d1e:	bf00      	nop
 8004d20:	373c      	adds	r7, #60	@ 0x3c
 8004d22:	46bd      	mov	sp, r7
 8004d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d28:	4770      	bx	lr

08004d2a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004d2a:	b480      	push	{r7}
 8004d2c:	b095      	sub	sp, #84	@ 0x54
 8004d2e:	af00      	add	r7, sp, #0
 8004d30:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d38:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004d3a:	e853 3f00 	ldrex	r3, [r3]
 8004d3e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004d40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d42:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004d46:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	461a      	mov	r2, r3
 8004d4e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004d50:	643b      	str	r3, [r7, #64]	@ 0x40
 8004d52:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d54:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004d56:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004d58:	e841 2300 	strex	r3, r2, [r1]
 8004d5c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004d5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d1e6      	bne.n	8004d32 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	3308      	adds	r3, #8
 8004d6a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d6c:	6a3b      	ldr	r3, [r7, #32]
 8004d6e:	e853 3f00 	ldrex	r3, [r3]
 8004d72:	61fb      	str	r3, [r7, #28]
   return(result);
 8004d74:	69fb      	ldr	r3, [r7, #28]
 8004d76:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004d7a:	f023 0301 	bic.w	r3, r3, #1
 8004d7e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	3308      	adds	r3, #8
 8004d86:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004d88:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004d8a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d8c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004d8e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004d90:	e841 2300 	strex	r3, r2, [r1]
 8004d94:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004d96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d1e3      	bne.n	8004d64 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004da0:	2b01      	cmp	r3, #1
 8004da2:	d118      	bne.n	8004dd6 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	e853 3f00 	ldrex	r3, [r3]
 8004db0:	60bb      	str	r3, [r7, #8]
   return(result);
 8004db2:	68bb      	ldr	r3, [r7, #8]
 8004db4:	f023 0310 	bic.w	r3, r3, #16
 8004db8:	647b      	str	r3, [r7, #68]	@ 0x44
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	461a      	mov	r2, r3
 8004dc0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004dc2:	61bb      	str	r3, [r7, #24]
 8004dc4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004dc6:	6979      	ldr	r1, [r7, #20]
 8004dc8:	69ba      	ldr	r2, [r7, #24]
 8004dca:	e841 2300 	strex	r3, r2, [r1]
 8004dce:	613b      	str	r3, [r7, #16]
   return(result);
 8004dd0:	693b      	ldr	r3, [r7, #16]
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d1e6      	bne.n	8004da4 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	2220      	movs	r2, #32
 8004dda:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	2200      	movs	r2, #0
 8004de2:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	2200      	movs	r2, #0
 8004de8:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8004dea:	bf00      	nop
 8004dec:	3754      	adds	r7, #84	@ 0x54
 8004dee:	46bd      	mov	sp, r7
 8004df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004df4:	4770      	bx	lr

08004df6 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8004df6:	b580      	push	{r7, lr}
 8004df8:	b090      	sub	sp, #64	@ 0x40
 8004dfa:	af00      	add	r7, sp, #0
 8004dfc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e02:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	f003 0320 	and.w	r3, r3, #32
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d137      	bne.n	8004e82 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 8004e12:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004e14:	2200      	movs	r2, #0
 8004e16:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8004e1a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	3308      	adds	r3, #8
 8004e20:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e24:	e853 3f00 	ldrex	r3, [r3]
 8004e28:	623b      	str	r3, [r7, #32]
   return(result);
 8004e2a:	6a3b      	ldr	r3, [r7, #32]
 8004e2c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004e30:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004e32:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	3308      	adds	r3, #8
 8004e38:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004e3a:	633a      	str	r2, [r7, #48]	@ 0x30
 8004e3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e3e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004e40:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004e42:	e841 2300 	strex	r3, r2, [r1]
 8004e46:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004e48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d1e5      	bne.n	8004e1a <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004e4e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e54:	693b      	ldr	r3, [r7, #16]
 8004e56:	e853 3f00 	ldrex	r3, [r3]
 8004e5a:	60fb      	str	r3, [r7, #12]
   return(result);
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004e62:	637b      	str	r3, [r7, #52]	@ 0x34
 8004e64:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	461a      	mov	r2, r3
 8004e6a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004e6c:	61fb      	str	r3, [r7, #28]
 8004e6e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e70:	69b9      	ldr	r1, [r7, #24]
 8004e72:	69fa      	ldr	r2, [r7, #28]
 8004e74:	e841 2300 	strex	r3, r2, [r1]
 8004e78:	617b      	str	r3, [r7, #20]
   return(result);
 8004e7a:	697b      	ldr	r3, [r7, #20]
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d1e6      	bne.n	8004e4e <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004e80:	e002      	b.n	8004e88 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8004e82:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8004e84:	f7ff f980 	bl	8004188 <HAL_UART_TxCpltCallback>
}
 8004e88:	bf00      	nop
 8004e8a:	3740      	adds	r7, #64	@ 0x40
 8004e8c:	46bd      	mov	sp, r7
 8004e8e:	bd80      	pop	{r7, pc}

08004e90 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004e90:	b580      	push	{r7, lr}
 8004e92:	b084      	sub	sp, #16
 8004e94:	af00      	add	r7, sp, #0
 8004e96:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e9c:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8004e9e:	68f8      	ldr	r0, [r7, #12]
 8004ea0:	f7ff f97c 	bl	800419c <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004ea4:	bf00      	nop
 8004ea6:	3710      	adds	r7, #16
 8004ea8:	46bd      	mov	sp, r7
 8004eaa:	bd80      	pop	{r7, pc}

08004eac <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004eac:	b580      	push	{r7, lr}
 8004eae:	b09c      	sub	sp, #112	@ 0x70
 8004eb0:	af00      	add	r7, sp, #0
 8004eb2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004eb8:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	f003 0320 	and.w	r3, r3, #32
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d171      	bne.n	8004fac <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 8004ec8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004eca:	2200      	movs	r2, #0
 8004ecc:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004ed0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ed6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004ed8:	e853 3f00 	ldrex	r3, [r3]
 8004edc:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004ede:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004ee0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004ee4:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004ee6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	461a      	mov	r2, r3
 8004eec:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004eee:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004ef0:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ef2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004ef4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004ef6:	e841 2300 	strex	r3, r2, [r1]
 8004efa:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004efc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d1e6      	bne.n	8004ed0 <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004f02:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	3308      	adds	r3, #8
 8004f08:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f0c:	e853 3f00 	ldrex	r3, [r3]
 8004f10:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004f12:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004f14:	f023 0301 	bic.w	r3, r3, #1
 8004f18:	667b      	str	r3, [r7, #100]	@ 0x64
 8004f1a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	3308      	adds	r3, #8
 8004f20:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8004f22:	647a      	str	r2, [r7, #68]	@ 0x44
 8004f24:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f26:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004f28:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004f2a:	e841 2300 	strex	r3, r2, [r1]
 8004f2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004f30:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d1e5      	bne.n	8004f02 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004f36:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	3308      	adds	r3, #8
 8004f3c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f40:	e853 3f00 	ldrex	r3, [r3]
 8004f44:	623b      	str	r3, [r7, #32]
   return(result);
 8004f46:	6a3b      	ldr	r3, [r7, #32]
 8004f48:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004f4c:	663b      	str	r3, [r7, #96]	@ 0x60
 8004f4e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	3308      	adds	r3, #8
 8004f54:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8004f56:	633a      	str	r2, [r7, #48]	@ 0x30
 8004f58:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f5a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004f5c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004f5e:	e841 2300 	strex	r3, r2, [r1]
 8004f62:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004f64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d1e5      	bne.n	8004f36 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004f6a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004f6c:	2220      	movs	r2, #32
 8004f6e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004f72:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004f74:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004f76:	2b01      	cmp	r3, #1
 8004f78:	d118      	bne.n	8004fac <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004f7a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f80:	693b      	ldr	r3, [r7, #16]
 8004f82:	e853 3f00 	ldrex	r3, [r3]
 8004f86:	60fb      	str	r3, [r7, #12]
   return(result);
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	f023 0310 	bic.w	r3, r3, #16
 8004f8e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004f90:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	461a      	mov	r2, r3
 8004f96:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004f98:	61fb      	str	r3, [r7, #28]
 8004f9a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f9c:	69b9      	ldr	r1, [r7, #24]
 8004f9e:	69fa      	ldr	r2, [r7, #28]
 8004fa0:	e841 2300 	strex	r3, r2, [r1]
 8004fa4:	617b      	str	r3, [r7, #20]
   return(result);
 8004fa6:	697b      	ldr	r3, [r7, #20]
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	d1e6      	bne.n	8004f7a <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004fac:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004fae:	2200      	movs	r2, #0
 8004fb0:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004fb2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004fb4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004fb6:	2b01      	cmp	r3, #1
 8004fb8:	d107      	bne.n	8004fca <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004fba:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004fbc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8004fc0:	4619      	mov	r1, r3
 8004fc2:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8004fc4:	f7ff f908 	bl	80041d8 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004fc8:	e002      	b.n	8004fd0 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8004fca:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8004fcc:	f7fb fc10 	bl	80007f0 <HAL_UART_RxCpltCallback>
}
 8004fd0:	bf00      	nop
 8004fd2:	3770      	adds	r7, #112	@ 0x70
 8004fd4:	46bd      	mov	sp, r7
 8004fd6:	bd80      	pop	{r7, pc}

08004fd8 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004fd8:	b580      	push	{r7, lr}
 8004fda:	b084      	sub	sp, #16
 8004fdc:	af00      	add	r7, sp, #0
 8004fde:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004fe4:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	2201      	movs	r2, #1
 8004fea:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004ff0:	2b01      	cmp	r3, #1
 8004ff2:	d109      	bne.n	8005008 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8004ffa:	085b      	lsrs	r3, r3, #1
 8004ffc:	b29b      	uxth	r3, r3
 8004ffe:	4619      	mov	r1, r3
 8005000:	68f8      	ldr	r0, [r7, #12]
 8005002:	f7ff f8e9 	bl	80041d8 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005006:	e002      	b.n	800500e <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 8005008:	68f8      	ldr	r0, [r7, #12]
 800500a:	f7ff f8d1 	bl	80041b0 <HAL_UART_RxHalfCpltCallback>
}
 800500e:	bf00      	nop
 8005010:	3710      	adds	r7, #16
 8005012:	46bd      	mov	sp, r7
 8005014:	bd80      	pop	{r7, pc}

08005016 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8005016:	b580      	push	{r7, lr}
 8005018:	b086      	sub	sp, #24
 800501a:	af00      	add	r7, sp, #0
 800501c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005022:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8005024:	697b      	ldr	r3, [r7, #20]
 8005026:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800502a:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800502c:	697b      	ldr	r3, [r7, #20]
 800502e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005032:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8005034:	697b      	ldr	r3, [r7, #20]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	689b      	ldr	r3, [r3, #8]
 800503a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800503e:	2b80      	cmp	r3, #128	@ 0x80
 8005040:	d109      	bne.n	8005056 <UART_DMAError+0x40>
 8005042:	693b      	ldr	r3, [r7, #16]
 8005044:	2b21      	cmp	r3, #33	@ 0x21
 8005046:	d106      	bne.n	8005056 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8005048:	697b      	ldr	r3, [r7, #20]
 800504a:	2200      	movs	r2, #0
 800504c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 8005050:	6978      	ldr	r0, [r7, #20]
 8005052:	f7ff fe29 	bl	8004ca8 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8005056:	697b      	ldr	r3, [r7, #20]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	689b      	ldr	r3, [r3, #8]
 800505c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005060:	2b40      	cmp	r3, #64	@ 0x40
 8005062:	d109      	bne.n	8005078 <UART_DMAError+0x62>
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	2b22      	cmp	r3, #34	@ 0x22
 8005068:	d106      	bne.n	8005078 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800506a:	697b      	ldr	r3, [r7, #20]
 800506c:	2200      	movs	r2, #0
 800506e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 8005072:	6978      	ldr	r0, [r7, #20]
 8005074:	f7ff fe59 	bl	8004d2a <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8005078:	697b      	ldr	r3, [r7, #20]
 800507a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800507e:	f043 0210 	orr.w	r2, r3, #16
 8005082:	697b      	ldr	r3, [r7, #20]
 8005084:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005088:	6978      	ldr	r0, [r7, #20]
 800508a:	f7ff f89b 	bl	80041c4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800508e:	bf00      	nop
 8005090:	3718      	adds	r7, #24
 8005092:	46bd      	mov	sp, r7
 8005094:	bd80      	pop	{r7, pc}

08005096 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005096:	b580      	push	{r7, lr}
 8005098:	b084      	sub	sp, #16
 800509a:	af00      	add	r7, sp, #0
 800509c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80050a2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	2200      	movs	r2, #0
 80050a8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80050ac:	68f8      	ldr	r0, [r7, #12]
 80050ae:	f7ff f889 	bl	80041c4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80050b2:	bf00      	nop
 80050b4:	3710      	adds	r7, #16
 80050b6:	46bd      	mov	sp, r7
 80050b8:	bd80      	pop	{r7, pc}

080050ba <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80050ba:	b580      	push	{r7, lr}
 80050bc:	b088      	sub	sp, #32
 80050be:	af00      	add	r7, sp, #0
 80050c0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	e853 3f00 	ldrex	r3, [r3]
 80050ce:	60bb      	str	r3, [r7, #8]
   return(result);
 80050d0:	68bb      	ldr	r3, [r7, #8]
 80050d2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80050d6:	61fb      	str	r3, [r7, #28]
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	461a      	mov	r2, r3
 80050de:	69fb      	ldr	r3, [r7, #28]
 80050e0:	61bb      	str	r3, [r7, #24]
 80050e2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050e4:	6979      	ldr	r1, [r7, #20]
 80050e6:	69ba      	ldr	r2, [r7, #24]
 80050e8:	e841 2300 	strex	r3, r2, [r1]
 80050ec:	613b      	str	r3, [r7, #16]
   return(result);
 80050ee:	693b      	ldr	r3, [r7, #16]
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	d1e6      	bne.n	80050c2 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	2220      	movs	r2, #32
 80050f8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	2200      	movs	r2, #0
 8005100:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005102:	6878      	ldr	r0, [r7, #4]
 8005104:	f7ff f840 	bl	8004188 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005108:	bf00      	nop
 800510a:	3720      	adds	r7, #32
 800510c:	46bd      	mov	sp, r7
 800510e:	bd80      	pop	{r7, pc}

08005110 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8005110:	b480      	push	{r7}
 8005112:	b083      	sub	sp, #12
 8005114:	af00      	add	r7, sp, #0
 8005116:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8005118:	bf00      	nop
 800511a:	370c      	adds	r7, #12
 800511c:	46bd      	mov	sp, r7
 800511e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005122:	4770      	bx	lr

08005124 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8005124:	b480      	push	{r7}
 8005126:	b083      	sub	sp, #12
 8005128:	af00      	add	r7, sp, #0
 800512a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800512c:	bf00      	nop
 800512e:	370c      	adds	r7, #12
 8005130:	46bd      	mov	sp, r7
 8005132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005136:	4770      	bx	lr

08005138 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8005138:	b480      	push	{r7}
 800513a:	b083      	sub	sp, #12
 800513c:	af00      	add	r7, sp, #0
 800513e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8005140:	bf00      	nop
 8005142:	370c      	adds	r7, #12
 8005144:	46bd      	mov	sp, r7
 8005146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800514a:	4770      	bx	lr

0800514c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800514c:	b480      	push	{r7}
 800514e:	b085      	sub	sp, #20
 8005150:	af00      	add	r7, sp, #0
 8005152:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800515a:	2b01      	cmp	r3, #1
 800515c:	d101      	bne.n	8005162 <HAL_UARTEx_DisableFifoMode+0x16>
 800515e:	2302      	movs	r3, #2
 8005160:	e027      	b.n	80051b2 <HAL_UARTEx_DisableFifoMode+0x66>
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	2201      	movs	r2, #1
 8005166:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	2224      	movs	r2, #36	@ 0x24
 800516e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	681a      	ldr	r2, [r3, #0]
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	f022 0201 	bic.w	r2, r2, #1
 8005188:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8005190:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	2200      	movs	r2, #0
 8005196:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	68fa      	ldr	r2, [r7, #12]
 800519e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	2220      	movs	r2, #32
 80051a4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	2200      	movs	r2, #0
 80051ac:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80051b0:	2300      	movs	r3, #0
}
 80051b2:	4618      	mov	r0, r3
 80051b4:	3714      	adds	r7, #20
 80051b6:	46bd      	mov	sp, r7
 80051b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051bc:	4770      	bx	lr

080051be <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80051be:	b580      	push	{r7, lr}
 80051c0:	b084      	sub	sp, #16
 80051c2:	af00      	add	r7, sp, #0
 80051c4:	6078      	str	r0, [r7, #4]
 80051c6:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80051ce:	2b01      	cmp	r3, #1
 80051d0:	d101      	bne.n	80051d6 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80051d2:	2302      	movs	r3, #2
 80051d4:	e02d      	b.n	8005232 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	2201      	movs	r2, #1
 80051da:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	2224      	movs	r2, #36	@ 0x24
 80051e2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	681a      	ldr	r2, [r3, #0]
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	f022 0201 	bic.w	r2, r2, #1
 80051fc:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	689b      	ldr	r3, [r3, #8]
 8005204:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	683a      	ldr	r2, [r7, #0]
 800520e:	430a      	orrs	r2, r1
 8005210:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005212:	6878      	ldr	r0, [r7, #4]
 8005214:	f000 f850 	bl	80052b8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	68fa      	ldr	r2, [r7, #12]
 800521e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	2220      	movs	r2, #32
 8005224:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	2200      	movs	r2, #0
 800522c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005230:	2300      	movs	r3, #0
}
 8005232:	4618      	mov	r0, r3
 8005234:	3710      	adds	r7, #16
 8005236:	46bd      	mov	sp, r7
 8005238:	bd80      	pop	{r7, pc}

0800523a <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800523a:	b580      	push	{r7, lr}
 800523c:	b084      	sub	sp, #16
 800523e:	af00      	add	r7, sp, #0
 8005240:	6078      	str	r0, [r7, #4]
 8005242:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800524a:	2b01      	cmp	r3, #1
 800524c:	d101      	bne.n	8005252 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800524e:	2302      	movs	r3, #2
 8005250:	e02d      	b.n	80052ae <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	2201      	movs	r2, #1
 8005256:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	2224      	movs	r2, #36	@ 0x24
 800525e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	681a      	ldr	r2, [r3, #0]
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	f022 0201 	bic.w	r2, r2, #1
 8005278:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	689b      	ldr	r3, [r3, #8]
 8005280:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	683a      	ldr	r2, [r7, #0]
 800528a:	430a      	orrs	r2, r1
 800528c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800528e:	6878      	ldr	r0, [r7, #4]
 8005290:	f000 f812 	bl	80052b8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	68fa      	ldr	r2, [r7, #12]
 800529a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	2220      	movs	r2, #32
 80052a0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	2200      	movs	r2, #0
 80052a8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80052ac:	2300      	movs	r3, #0
}
 80052ae:	4618      	mov	r0, r3
 80052b0:	3710      	adds	r7, #16
 80052b2:	46bd      	mov	sp, r7
 80052b4:	bd80      	pop	{r7, pc}
	...

080052b8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80052b8:	b480      	push	{r7}
 80052ba:	b085      	sub	sp, #20
 80052bc:	af00      	add	r7, sp, #0
 80052be:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	d108      	bne.n	80052da <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	2201      	movs	r2, #1
 80052cc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	2201      	movs	r2, #1
 80052d4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80052d8:	e031      	b.n	800533e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80052da:	2308      	movs	r3, #8
 80052dc:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80052de:	2308      	movs	r3, #8
 80052e0:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	689b      	ldr	r3, [r3, #8]
 80052e8:	0e5b      	lsrs	r3, r3, #25
 80052ea:	b2db      	uxtb	r3, r3
 80052ec:	f003 0307 	and.w	r3, r3, #7
 80052f0:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	689b      	ldr	r3, [r3, #8]
 80052f8:	0f5b      	lsrs	r3, r3, #29
 80052fa:	b2db      	uxtb	r3, r3
 80052fc:	f003 0307 	and.w	r3, r3, #7
 8005300:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005302:	7bbb      	ldrb	r3, [r7, #14]
 8005304:	7b3a      	ldrb	r2, [r7, #12]
 8005306:	4911      	ldr	r1, [pc, #68]	@ (800534c <UARTEx_SetNbDataToProcess+0x94>)
 8005308:	5c8a      	ldrb	r2, [r1, r2]
 800530a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800530e:	7b3a      	ldrb	r2, [r7, #12]
 8005310:	490f      	ldr	r1, [pc, #60]	@ (8005350 <UARTEx_SetNbDataToProcess+0x98>)
 8005312:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005314:	fb93 f3f2 	sdiv	r3, r3, r2
 8005318:	b29a      	uxth	r2, r3
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005320:	7bfb      	ldrb	r3, [r7, #15]
 8005322:	7b7a      	ldrb	r2, [r7, #13]
 8005324:	4909      	ldr	r1, [pc, #36]	@ (800534c <UARTEx_SetNbDataToProcess+0x94>)
 8005326:	5c8a      	ldrb	r2, [r1, r2]
 8005328:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800532c:	7b7a      	ldrb	r2, [r7, #13]
 800532e:	4908      	ldr	r1, [pc, #32]	@ (8005350 <UARTEx_SetNbDataToProcess+0x98>)
 8005330:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005332:	fb93 f3f2 	sdiv	r3, r3, r2
 8005336:	b29a      	uxth	r2, r3
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800533e:	bf00      	nop
 8005340:	3714      	adds	r7, #20
 8005342:	46bd      	mov	sp, r7
 8005344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005348:	4770      	bx	lr
 800534a:	bf00      	nop
 800534c:	0800543c 	.word	0x0800543c
 8005350:	08005444 	.word	0x08005444

08005354 <memset>:
 8005354:	4402      	add	r2, r0
 8005356:	4603      	mov	r3, r0
 8005358:	4293      	cmp	r3, r2
 800535a:	d100      	bne.n	800535e <memset+0xa>
 800535c:	4770      	bx	lr
 800535e:	f803 1b01 	strb.w	r1, [r3], #1
 8005362:	e7f9      	b.n	8005358 <memset+0x4>

08005364 <__libc_init_array>:
 8005364:	b570      	push	{r4, r5, r6, lr}
 8005366:	4d0d      	ldr	r5, [pc, #52]	@ (800539c <__libc_init_array+0x38>)
 8005368:	4c0d      	ldr	r4, [pc, #52]	@ (80053a0 <__libc_init_array+0x3c>)
 800536a:	1b64      	subs	r4, r4, r5
 800536c:	10a4      	asrs	r4, r4, #2
 800536e:	2600      	movs	r6, #0
 8005370:	42a6      	cmp	r6, r4
 8005372:	d109      	bne.n	8005388 <__libc_init_array+0x24>
 8005374:	4d0b      	ldr	r5, [pc, #44]	@ (80053a4 <__libc_init_array+0x40>)
 8005376:	4c0c      	ldr	r4, [pc, #48]	@ (80053a8 <__libc_init_array+0x44>)
 8005378:	f000 f826 	bl	80053c8 <_init>
 800537c:	1b64      	subs	r4, r4, r5
 800537e:	10a4      	asrs	r4, r4, #2
 8005380:	2600      	movs	r6, #0
 8005382:	42a6      	cmp	r6, r4
 8005384:	d105      	bne.n	8005392 <__libc_init_array+0x2e>
 8005386:	bd70      	pop	{r4, r5, r6, pc}
 8005388:	f855 3b04 	ldr.w	r3, [r5], #4
 800538c:	4798      	blx	r3
 800538e:	3601      	adds	r6, #1
 8005390:	e7ee      	b.n	8005370 <__libc_init_array+0xc>
 8005392:	f855 3b04 	ldr.w	r3, [r5], #4
 8005396:	4798      	blx	r3
 8005398:	3601      	adds	r6, #1
 800539a:	e7f2      	b.n	8005382 <__libc_init_array+0x1e>
 800539c:	08005454 	.word	0x08005454
 80053a0:	08005454 	.word	0x08005454
 80053a4:	08005454 	.word	0x08005454
 80053a8:	08005458 	.word	0x08005458

080053ac <memcpy>:
 80053ac:	440a      	add	r2, r1
 80053ae:	4291      	cmp	r1, r2
 80053b0:	f100 33ff 	add.w	r3, r0, #4294967295
 80053b4:	d100      	bne.n	80053b8 <memcpy+0xc>
 80053b6:	4770      	bx	lr
 80053b8:	b510      	push	{r4, lr}
 80053ba:	f811 4b01 	ldrb.w	r4, [r1], #1
 80053be:	f803 4f01 	strb.w	r4, [r3, #1]!
 80053c2:	4291      	cmp	r1, r2
 80053c4:	d1f9      	bne.n	80053ba <memcpy+0xe>
 80053c6:	bd10      	pop	{r4, pc}

080053c8 <_init>:
 80053c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80053ca:	bf00      	nop
 80053cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80053ce:	bc08      	pop	{r3}
 80053d0:	469e      	mov	lr, r3
 80053d2:	4770      	bx	lr

080053d4 <_fini>:
 80053d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80053d6:	bf00      	nop
 80053d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80053da:	bc08      	pop	{r3}
 80053dc:	469e      	mov	lr, r3
 80053de:	4770      	bx	lr
