/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/

/*
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.
*/

HEADER
{
	VERSION = 1;
	TIME_UNIT = ns;
	DATA_OFFSET = 0.0;
	DATA_DURATION = 1000.0;
	SIMULATION_TIME = 0.0;
	GRID_PHASE = 0.0;
	GRID_PERIOD = 0.0;
	GRID_DUTY_CYCLE = 50;
}

SIGNAL("fpga_vlg_vec_tst|iCLK_50")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|iSW")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = BUS;
	WIDTH = 18;
	LSB_INDEX = 0;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|iSW[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "fpga_vlg_vec_tst|iSW";
}

SIGNAL("fpga_vlg_vec_tst|iSW[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "fpga_vlg_vec_tst|iSW";
}

SIGNAL("fpga_vlg_vec_tst|iSW[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "fpga_vlg_vec_tst|iSW";
}

SIGNAL("fpga_vlg_vec_tst|iSW[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "fpga_vlg_vec_tst|iSW";
}

SIGNAL("fpga_vlg_vec_tst|iSW[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "fpga_vlg_vec_tst|iSW";
}

SIGNAL("fpga_vlg_vec_tst|iSW[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "fpga_vlg_vec_tst|iSW";
}

SIGNAL("fpga_vlg_vec_tst|iSW[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "fpga_vlg_vec_tst|iSW";
}

SIGNAL("fpga_vlg_vec_tst|iSW[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "fpga_vlg_vec_tst|iSW";
}

SIGNAL("fpga_vlg_vec_tst|iSW[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "fpga_vlg_vec_tst|iSW";
}

SIGNAL("fpga_vlg_vec_tst|iSW[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "fpga_vlg_vec_tst|iSW";
}

SIGNAL("fpga_vlg_vec_tst|iSW[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "fpga_vlg_vec_tst|iSW";
}

SIGNAL("fpga_vlg_vec_tst|iSW[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "fpga_vlg_vec_tst|iSW";
}

SIGNAL("fpga_vlg_vec_tst|iSW[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "fpga_vlg_vec_tst|iSW";
}

SIGNAL("fpga_vlg_vec_tst|iSW[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "fpga_vlg_vec_tst|iSW";
}

SIGNAL("fpga_vlg_vec_tst|iSW[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "fpga_vlg_vec_tst|iSW";
}

SIGNAL("fpga_vlg_vec_tst|iSW[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "fpga_vlg_vec_tst|iSW";
}

SIGNAL("fpga_vlg_vec_tst|iSW[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "fpga_vlg_vec_tst|iSW";
}

SIGNAL("fpga_vlg_vec_tst|iSW[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "fpga_vlg_vec_tst|iSW";
}

SIGNAL("fpga_vlg_vec_tst|oLEDR[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|oLEDR[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|oLEDR[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|oLEDR[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|oLEDR[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|oLEDR[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|oLEDR[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|oLEDR[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|oLEDR[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|oLEDR[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|oLEDR[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|oLEDR[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|oLEDR[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|oLEDR[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|oLEDR[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|oLEDR[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|oLEDR[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|oLEDR[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|sampler")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|gnd")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|vcc")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|unknown")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|devclrn")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|devpor")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|devoe")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux7~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux7~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux7~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux7~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux7~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux7~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux7~10_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux7~12_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux7~13_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux7~14_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux7~15_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux7~16_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux6~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux6~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux6~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux6~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux6~12_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux6~13_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux6~17_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux6~18_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux5~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux5~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux5~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux5~10_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux5~14_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux5~15_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux5~17_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux4~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux4~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux4~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux4~14_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux4~15_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux4~17_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux4~18_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux3~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux3~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux3~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux3~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux3~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux3~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux3~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux3~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux3~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux3~9_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux3~10_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux3~11_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux2~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux2~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux2~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux2~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux2~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux2~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux2~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux2~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux2~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux2~9_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux2~10_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux2~12_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux2~14_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux2~15_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux2~17_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux2~18_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux1~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux1~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux1~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux1~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux1~14_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux0~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux0~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux0~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux0~10_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux0~11_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux0~12_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux0~13_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux0~14_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux0~15_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux0~16_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux0~17_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux0~18_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux0~19_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux14~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux14~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux14~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux14~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux14~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux14~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux14~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux14~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux14~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux14~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux14~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux14~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux14~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux14~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux14~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux14~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux14~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux14~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux14~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux14~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux14~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux14~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux14~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux14~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux14~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux14~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux14~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux14~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux14~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux14~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux14~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux14~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux14~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux14~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux14~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux14~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux14~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux14~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux14~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux14~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux14~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux13~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux13~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux13~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux13~9_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux13~12_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux12~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux12~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux12~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux12~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux12~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux12~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux12~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux12~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux12~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux12~9_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux12~10_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux12~11_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux12~12_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux12~16_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|lcells[6].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|lcells[4].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux13~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux13~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux13~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux13~12_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux13~14_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux13~15_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux13~16_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux13~17_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux13~18_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux12~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux12~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux12~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux12~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux12~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux12~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux12~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux12~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux12~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux12~9_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux12~10_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux12~11_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux12~14_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux12~16_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|lcells[7].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux13~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux13~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux13~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux13~9_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux13~10_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux13~12_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux13~13_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux13~14_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux13~15_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux13~16_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux13~17_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux13~18_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux13~19_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux13~20_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux13~21_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux12~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux12~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux12~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux12~9_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux12~10_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux12~12_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux12~13_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux12~14_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux12~15_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux12~16_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux12~17_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux12~18_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux12~19_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux12~20_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux12~21_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux12~22_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|lcells[5].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|lcells[6].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|lcells[4].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|lcells[7].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux13~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux13~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux13~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux13~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux13~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux13~9_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux13~10_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux13~12_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux13~13_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux13~14_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux13~15_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux13~16_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux13~17_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux13~18_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux13~19_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux13~20_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux13~21_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux12~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux12~9_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux12~14_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux12~15_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux12~16_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux12~17_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux12~18_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|lcells[6].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|lcells[4].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux13~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux13~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux13~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux13~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux13~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux13~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux13~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux13~14_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux12~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux12~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux12~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux12~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux12~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux12~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux12~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux12~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux12~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux12~9_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux12~10_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux12~11_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux12~12_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux12~13_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux12~14_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux13~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux13~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux13~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux13~12_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux13~13_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux13~14_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux13~15_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux13~16_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux13~17_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux13~18_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux13~19_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux13~20_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux13~21_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux12~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux12~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux12~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux12~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux12~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux12~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux12~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux12~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux12~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux12~9_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux12~10_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux12~11_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux12~12_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux12~14_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux12~15_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux12~16_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux12~17_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux12~18_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux13~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux13~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux13~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux13~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux13~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux13~9_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux13~10_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux13~12_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux13~13_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux13~14_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux13~15_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux13~16_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux13~17_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux13~18_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux13~19_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux13~20_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux13~21_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux12~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux12~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux12~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux12~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux12~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux12~12_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux12~13_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux12~14_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux12~15_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux12~16_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux12~17_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux12~18_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux12~19_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux12~20_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux12~21_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux12~22_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|lcells[6].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|lcells[4].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux13~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux13~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux13~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux13~14_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux13~15_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux13~16_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux13~17_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux13~18_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux12~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux12~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux12~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux12~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux12~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux12~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux12~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux12~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux12~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux12~9_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux12~10_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux12~11_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux12~14_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux12~15_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux12~16_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux12~17_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux12~18_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|lcells[4].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|lcells[7].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux13~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux13~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux13~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux13~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux13~14_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux13~15_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux13~16_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux13~19_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux13~20_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux12~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux12~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux12~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux12~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux12~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux12~12_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux12~13_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux12~14_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux12~15_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux12~16_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux12~17_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux12~18_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux12~19_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux12~20_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux12~21_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux12~22_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|lcells[5].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|lcells[4].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux13~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux13~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux13~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux13~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux13~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux13~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux13~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux13~12_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux13~16_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux12~12_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux12~13_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux12~14_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux12~15_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux12~16_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux12~17_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux12~18_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux12~19_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux12~20_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux12~21_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|lcells[7].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux13~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux13~12_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux13~13_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux13~14_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux13~15_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux13~16_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux13~17_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux13~18_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux13~19_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux13~20_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux13~21_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux13~22_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux12~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux12~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux12~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux12~13_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux12~14_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux12~15_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux12~16_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux12~17_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|lcells[5].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|lcells[6].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux13~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux13~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux13~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux13~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux13~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux13~13_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux13~14_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux13~15_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux13~16_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux13~17_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux13~18_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux13~19_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux13~20_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux13~21_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux13~22_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux12~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux12~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux12~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux12~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux12~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux12~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux12~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux12~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux12~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux12~9_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux12~10_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux12~11_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux12~15_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux12~16_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux12~18_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux12~19_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|lcells[5].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|lcells[6].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|lcells[4].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux13~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux13~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux13~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux13~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux13~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux13~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux13~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux13~9_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux13~10_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux13~11_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux13~15_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux13~16_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux13~17_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux13~18_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux13~19_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux13~20_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux12~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux12~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux12~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux12~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux12~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux12~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux12~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux12~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux12~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux12~9_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux12~10_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux12~15_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux12~18_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux12~19_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|lcells[6].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|lcells[4].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux13~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux13~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux13~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux13~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux13~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux13~15_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux13~16_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux13~17_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux13~18_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux13~19_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux12~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux12~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux12~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux12~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux12~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux12~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux12~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux12~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux12~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux12~9_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux12~10_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux12~13_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux12~18_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux12~19_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|lcells[5].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|lcells[6].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|lcells[4].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux13~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux13~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux13~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux13~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux13~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux13~9_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux13~15_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux13~16_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux13~17_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux13~18_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux13~19_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux12~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux12~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux12~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux12~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux12~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux12~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux12~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux12~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux12~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux12~9_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux12~10_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux12~11_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux12~12_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux12~13_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux12~14_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux12~15_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux12~16_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux12~17_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux12~18_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux12~19_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux12~20_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|lcells[5].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux13~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux13~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux13~9_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux13~10_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux13~12_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux13~13_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux13~14_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux13~15_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux13~16_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux13~17_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux13~18_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux13~19_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux13~20_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux13~21_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux13~22_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux12~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux12~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux12~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux12~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux12~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux12~11_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux12~12_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux12~13_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux12~14_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux12~15_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux12~16_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux12~17_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux12~18_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux12~19_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux12~20_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|lcells[4].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux13~13_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux13~15_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux13~16_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux13~17_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux13~18_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux13~19_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux13~20_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux12~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux12~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux12~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux12~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux12~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux12~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux12~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux12~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux12~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux12~9_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux12~10_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux12~13_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux12~14_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux12~15_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux12~16_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux12~17_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux13~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux13~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux13~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux13~9_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux13~13_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux13~15_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux13~16_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux13~17_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux13~18_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux13~19_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux12~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux12~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux12~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux12~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux12~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux12~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux12~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux12~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux12~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux12~9_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux12~10_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux12~11_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux12~12_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux12~13_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux12~14_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux12~15_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux12~16_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux12~17_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux12~18_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux12~19_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux12~20_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|lcells[5].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|lcells[6].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|lcells[4].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux13~15_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux13~16_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux13~17_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux13~18_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux13~19_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux12~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux12~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux12~11_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux12~12_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux12~13_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux12~14_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux12~15_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux12~16_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux12~17_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux12~18_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux12~19_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux12~20_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux12~21_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|lcells[5].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux13~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux13~13_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux13~17_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux13~20_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux13~21_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux12~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux12~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux12~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux12~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux12~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux12~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux12~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux12~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux12~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux12~9_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux12~10_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux12~11_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux12~15_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux12~18_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|lcells[5].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|lcells[6].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|lcells[4].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux13~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux13~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux13~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux13~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux13~15_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux13~17_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux12~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux12~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux12~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux12~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux12~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux12~11_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux12~12_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux12~13_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux12~14_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux12~15_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux12~16_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux12~17_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux12~18_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux12~19_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux12~20_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux12~21_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|lcells[6].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|lcells[4].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux13~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux13~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux13~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux13~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux13~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux13~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux13~15_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux13~16_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux13~17_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux13~18_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux13~19_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux13~20_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux12~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux12~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux12~11_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux12~13_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux12~14_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux12~15_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux12~16_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux12~17_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|lcells[6].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|lcells[4].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux13~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux13~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux13~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux13~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux13~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux13~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux13~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux13~9_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux13~10_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux13~11_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux13~13_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux13~14_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux13~15_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux13~17_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux13~18_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux12~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux12~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux12~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux12~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux12~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux12~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux12~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux12~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux12~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux12~9_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux12~10_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux12~11_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux12~12_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux12~13_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux12~14_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux12~15_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux12~16_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux12~17_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux12~18_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux12~19_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux12~20_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|lcells[6].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|lcells[4].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux13~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux13~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux13~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux13~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux13~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux13~9_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux13~12_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux13~17_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux13~18_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux13~20_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux13~21_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux12~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux12~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux12~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux12~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux12~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux12~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux12~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux12~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux12~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux12~9_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux12~13_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux12~15_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux12~16_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|lcells[5].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|lcells[4].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux13~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux13~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux13~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux13~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux13~9_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux13~14_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux13~15_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux13~16_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux13~17_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux13~18_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux13~19_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux12~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux12~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux12~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux12~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux12~12_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux12~13_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux12~14_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux12~15_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux12~16_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux12~17_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux12~18_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux12~19_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux12~20_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux12~21_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|lcells[5].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|lcells[6].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|lcells[4].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|lcells[7].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|lcells[7].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|lcells[7].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|lcells[7].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|lcells[7].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|lcells[7].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|lcells[7].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|lcells[0].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|lcells[1].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|lcells[0].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|lcells[3].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|lcells[0].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|lcells[1].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|lcells[3].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|lcells[2].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|lcells[3].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|lcells[3].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|lcells[0].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|lcells[1].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|lcells[0].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|lcells[1].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|lcells[3].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|lcells[2].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|lcells[0].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|lcells[1].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|lcells[0].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|lcells[1].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|lcells[1].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|lcells[2].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|lcells[0].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|lcells[1].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|lcells[0].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|lcells[1].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|lcells[3].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|lcells[2].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|lcells[0].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|lcells[3].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|lcells[0].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|lcells[1].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|lcells[3].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|lcells[2].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|lcells[0].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|lcells[1].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|lcells[3].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|lcells[0].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|lcells[1].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|lcells[3].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|lcells[2].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|lcells[0].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|lcells[1].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|lcells[0].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|lcells[1].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|lcells[3].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|lcells[2].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|lcells[0].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|lcells[1].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|lcells[3].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|lcells[2].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|lcells[3].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|lcells[0].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|lcells[1].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|iCLK_50~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|iCLK_50~clkctrl_outclk")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux13~22_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux12~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux13~22_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux13~14_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux13~15_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux13~17_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux13~18_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux12~21_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux13~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux13~16_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux13~17_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux13~14_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux13~15_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux13~18_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux12~10_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux12~11_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux12~12_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux13~16_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux13~19_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux13~20_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux13~21_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux13~22_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux13~23_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|lcells[7].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux12~21_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux13~12_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|lcells[5].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux14~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|out_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux12~18_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux12~19_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux12~14_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux12~17_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux12~20_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux12~21_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux13~13_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux13~14_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux13~15_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux13~16_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux13~19_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux13~22_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux13~23_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|lcells[1].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|lcells[0].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux14~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux12~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux12~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux12~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux12~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux12~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux12~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux12~11_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux13~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux13~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux13~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux13~22_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux13~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux13~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux13~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux13~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux13~11_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|lcells[7].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux12~12_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux12~13_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux12~14_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux12~16_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux12~17_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux12~19_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux12~12_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux12~20_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux12~21_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux13~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux13~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux13~9_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux12~21_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux12~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux12~19_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux12~20_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux12~12_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux12~13_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux12~21_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux12~22_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux13~12_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux13~13_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux13~19_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux13~20_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux13~21_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux13~22_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux13~9_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux13~16_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux13~17_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux13~15_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux13~18_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux13~19_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux13~20_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux13~12_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux13~13_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux13~21_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux13~22_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux13~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux13~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux13~9_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux13~10_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux13~11_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|lcells[2].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux12~19_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux12~20_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux12~16_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux12~17_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux12~15_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux12~18_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux12~21_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux12~22_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|lcells[0].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|lcells[1].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux14~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux14~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|lcells[5].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|lcells[6].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|lcells[4].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux14~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|lcells[7].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux14~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|out_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux13~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux13~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux13~10_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux13~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux13~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux13~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux13~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux13~11_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|lcells[6].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux14~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|lcells[5].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux14~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|out_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux12~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux12~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux12~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux12~9_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux12~10_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux13~23_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|lcells[6].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux14~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|lcells[5].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux14~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux13~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux13~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux13~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux13~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux13~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux13~11_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|lcells[2].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|lcells[3].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux14~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|out_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux13~10_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux13~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux13~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux13~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux13~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux13~11_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux13~12_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux13~18_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux13~15_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux13~16_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux13~19_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux13~14_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux13~22_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux13~23_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|lcells[1].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|lcells[0].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux14~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|lcells[3].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|lcells[2].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux14~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|out_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux12~13_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux12~19_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux12~20_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux12~21_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux12~22_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux12~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux12~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux12~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux12~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux12~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux12~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux12~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux12~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux12~10_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux12~11_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|lcells[5].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux14~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|out_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux13~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux13~10_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux13~11_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux13~20_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux13~21_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux13~13_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux13~14_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux13~22_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux13~23_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|lcells[7].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux12~21_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux13~12_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|lcells[6].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|lcells[4].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux14~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux14~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|out_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux13~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux13~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux13~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux13~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux13~11_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux13~22_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|lcells[1].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux14~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|lcells[2].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux14~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|out_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux13~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux13~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux13~10_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux13~11_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|lcells[2].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux14~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|lcells[6].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux14~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|lcells[7].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux14~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|out_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux13~19_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux13~20_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux13~13_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux13~21_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux13~22_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux12~17_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux12~14_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux12~15_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux12~18_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux12~19_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux12~20_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux12~13_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux12~21_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux12~22_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux13~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux13~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux13~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux13~10_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux13~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux13~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux13~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux13~11_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|lcells[3].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|lcells[2].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux14~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|lcells[7].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|lcells[5].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux14~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|out_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux13~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux13~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux13~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux13~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux13~9_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux13~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux13~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux13~10_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux13~11_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux13~19_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux13~20_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux13~13_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux13~21_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux13~22_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|lcells[2].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux12~15_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux12~17_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux12~18_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux12~19_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux12~20_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux12~12_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux12~13_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux12~21_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux12~22_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|lcells[0].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|lcells[1].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux14~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|lcells[3].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux14~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|lcells[4].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|lcells[6].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux14~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|lcells[5].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux14~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|out_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux12~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux12~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux12~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux12~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux12~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux12~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux12~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux12~9_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux12~10_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux12~12_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux12~18_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux12~19_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux12~20_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux12~21_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux13~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux13~9_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux13~10_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux13~11_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux13~12_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|lcells[5].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux13~21_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux13~13_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux13~14_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux13~22_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux13~23_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|lcells[7].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux14~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|out_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux12~18_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux12~19_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux12~11_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux12~12_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux12~20_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux12~21_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux13~9_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux13~10_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux13~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux13~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux13~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux13~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux13~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux13~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux13~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux13~11_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux13~12_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux13~21_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux13~14_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux13~22_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux13~23_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|lcells[5].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|lcells[4].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|lcells[6].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux14~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux14~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|lcells[0].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|lcells[1].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux14~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|lcells[2].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux14~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|out_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux12~12_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux12~13_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux12~14_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux12~17_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux12~20_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux12~21_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux13~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux13~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux13~9_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux13~10_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux13~11_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux13~12_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux13~23_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|lcells[3].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|lcells[2].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux14~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|out_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux13~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux13~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux13~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux13~10_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux13~11_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux13~12_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux13~20_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux13~21_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux13~14_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux13~22_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux13~23_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|lcells[0].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|lcells[1].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux14~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|lcells[3].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|lcells[2].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux14~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|out_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux12~11_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux12~12_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux12~14_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux12~15_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux12~16_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux12~17_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux12~20_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux12~21_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux13~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux13~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux13~9_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux13~10_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux13~11_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux13~12_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux13~20_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux13~21_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux13~13_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux13~14_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux13~22_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux13~23_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|lcells[1].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux14~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|lcells[2].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux14~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|out_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux12~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux12~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux12~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux12~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux12~9_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux12~10_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux13~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux13~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux13~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux13~9_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux13~10_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux13~11_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux13~12_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux13~18_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux13~16_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux13~19_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux13~20_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux13~21_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux13~13_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux13~14_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux13~22_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux13~23_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|lcells[3].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|lcells[2].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux14~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|lcells[7].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|lcells[5].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux14~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|out_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux13~19_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux13~20_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux13~13_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux13~21_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux13~22_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux13~9_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux13~10_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux13~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux13~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux13~11_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|lcells[2].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux12~22_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux12~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux12~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux12~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux12~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux12~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux12~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux12~9_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux12~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux12~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux12~10_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux12~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux12~11_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|lcells[3].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux14~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|lcells[6].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|lcells[4].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux14~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|lcells[5].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux14~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|out_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux12~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux12~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux12~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux12~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux12~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux12~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux12~9_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux12~10_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux12~18_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux12~19_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux12~11_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux12~12_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux12~20_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux12~21_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux13~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux13~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux13~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux13~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux13~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux13~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux13~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux13~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux13~9_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux13~10_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux13~11_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|lcells[4].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux14~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|lcells[7].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux14~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|lcells[3].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|lcells[0].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux14~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux14~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|out_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux13~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux13~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux13~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux13~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux13~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux13~9_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux13~10_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux13~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux13~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux13~11_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux13~13_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux13~14_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux13~20_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux13~21_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux13~22_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux13~23_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|lcells[7].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux12~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux12~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux12~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux12~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux12~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux12~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux12~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux12~9_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux12~10_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux13~12_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|lcells[4].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|lcells[6].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux14~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux14~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|out_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux12~11_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux12~12_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux12~13_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux12~14_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux12~16_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux12~17_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux12~20_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux12~21_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux13~12_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux13~13_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux13~14_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux13~21_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux13~22_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux13~23_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|lcells[5].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|lcells[7].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux14~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|out_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux13~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux13~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux13~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux13~9_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux13~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux13~10_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux13~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux13~11_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux13~17_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux13~18_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux13~12_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux13~13_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux13~21_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux13~22_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux12~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux12~9_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux12~10_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux12~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux12~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux12~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux12~11_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|lcells[6].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux14~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|lcells[7].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux14~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|lcells[2].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|lcells[3].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux14~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|out_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux13~9_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux13~10_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux13~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux13~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux13~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux13~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux13~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux13~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux13~11_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|lcells[2].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux12~19_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux12~20_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux12~13_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux12~21_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux12~22_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|lcells[0].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|lcells[1].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux14~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux14~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|lcells[5].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|lcells[4].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|lcells[6].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux14~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|lcells[7].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux14~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|out_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux12~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux12~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux12~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux12~9_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux12~10_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux12~11_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux13~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux13~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux13~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux13~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux13~11_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|lcells[3].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|lcells[2].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux14~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|lcells[7].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|lcells[5].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux14~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|out_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux13~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux13~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux13~10_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux13~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux13~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux13~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux13~11_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux13~20_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux13~12_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux13~13_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux13~21_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux13~22_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|lcells[2].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux12~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux12~9_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux12~10_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux12~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux12~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux12~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux12~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux12~11_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux12~22_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|lcells[3].lcell_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux14~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|out_inst~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux7~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux7~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux7~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux7~9_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux7~11_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux7~17_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux7~18_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux7~19_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux7~20_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux7~21_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux6~14_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux6~15_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux6~16_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux6~10_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux6~11_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux6~19_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux6~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux6~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux6~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux6~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux6~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux6~9_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux6~20_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux6~21_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux5~18_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux5~12_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux5~13_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux5~16_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux5~11_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux5~19_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux5~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux5~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux5~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux5~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux5~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux5~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux5~9_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux5~20_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux5~21_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux4~12_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux4~13_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux4~16_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux4~10_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux4~11_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux4~19_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux4~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux4~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux4~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux4~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux4~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux4~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux4~9_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux4~20_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux4~21_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux3~17_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux3~18_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux3~14_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux3~15_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux3~12_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux3~13_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux3~16_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux3~19_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux3~20_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux3~21_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux2~13_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux2~16_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux2~11_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux2~19_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux2~20_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux2~21_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux1~12_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux1~13_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux1~15_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux1~16_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux1~10_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux1~11_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux1~17_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux1~18_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux1~19_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux1~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux1~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux1~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux1~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux1~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux1~9_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux1~20_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux1~21_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux0~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux0~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux0~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux0~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux0~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux0~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux0~9_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux0~20_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux0~21_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|iSW~combout[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|iSW~combout[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|iSW~combout[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|iSW~combout[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|iSW~combout[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|iSW~combout[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|iSW~combout[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|iSW~combout[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|iSW~combout[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|iSW~combout[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|iSW~combout[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|iSW~combout[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|iSW~combout[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|iSW~combout[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|iSW~combout[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|iSW~combout[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|iSW~combout[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|iSW~combout[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[422]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[421]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[420]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[419]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[418]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[417]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[416]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[415]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[414]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[413]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[412]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[411]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[410]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[409]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[408]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[407]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[406]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[405]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[404]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[403]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[402]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[401]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[400]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[399]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[398]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[397]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[396]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[395]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[394]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[393]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[392]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[391]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[390]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[389]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[388]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[387]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[386]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[385]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[384]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[383]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[382]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[381]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[380]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[379]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[378]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[377]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[376]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[375]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[374]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[373]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[372]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[371]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[370]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[369]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[368]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[367]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[366]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[365]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[364]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[363]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[362]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[361]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[360]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[359]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[358]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[357]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[356]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[355]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[354]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[353]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[352]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[351]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[350]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[349]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[348]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[347]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[346]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[345]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[344]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[343]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[342]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[341]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[340]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[339]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[338]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[337]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[336]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[335]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[334]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[333]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[332]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[331]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[330]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[329]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[328]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[327]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[326]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[325]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[324]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[323]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[322]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[321]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[320]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[319]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[318]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[317]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[316]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[315]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[314]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[313]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[312]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[311]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[310]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[309]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[308]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[307]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[306]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[305]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[304]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[303]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[302]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[301]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[300]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[299]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[298]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[297]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[296]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[295]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[294]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[293]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[292]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[291]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[290]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[289]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[288]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[287]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[286]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[285]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[284]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[283]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[282]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[281]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[280]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[279]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[278]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[277]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[276]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[275]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[274]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[273]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[272]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[271]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[270]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[269]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[268]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[267]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[266]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[265]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[264]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[263]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[262]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[261]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[260]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[259]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[258]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[257]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[256]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[255]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[254]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[253]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[252]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[251]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[250]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[249]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[248]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[247]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[246]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[245]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[244]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[243]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[242]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[241]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[240]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[239]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[238]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[237]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[236]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[235]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[234]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[233]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[232]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[231]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[230]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[229]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[228]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[227]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[226]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[225]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[224]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[223]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[222]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[221]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[220]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[219]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[218]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[217]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[216]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[215]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[214]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[213]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[212]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[211]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[210]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[209]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[208]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[207]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[206]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[205]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[204]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[203]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[202]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[201]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[200]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[199]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[198]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[197]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[196]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[195]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[194]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[193]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[192]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[191]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[190]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[189]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[188]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[187]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[186]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[185]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[184]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[183]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[182]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[181]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[180]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[179]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[178]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[177]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[176]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[175]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[174]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[173]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[172]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[171]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[170]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[169]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[168]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[167]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[166]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[165]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[164]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[163]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[162]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[161]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[160]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[159]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[158]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[157]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[156]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[155]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[154]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[153]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[152]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[151]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[150]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[149]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[148]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[147]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[146]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[145]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[144]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[143]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[142]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[141]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[140]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[139]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[138]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[137]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[136]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[135]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[134]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[133]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[132]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[131]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[130]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[129]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[128]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[127]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[126]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[125]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[124]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[123]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[122]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[121]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[120]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[119]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[118]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[117]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[116]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[115]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[114]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[113]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[112]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[111]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[110]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[109]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[108]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[107]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[106]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[105]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[104]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[103]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[102]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[101]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[100]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[99]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[98]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[97]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[96]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[95]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[94]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[93]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[92]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[91]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[90]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[89]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[88]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[87]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[86]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[85]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[84]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[83]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[82]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[81]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[80]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[79]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[78]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[77]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[76]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[75]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[74]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[73]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[72]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[71]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[70]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[69]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[68]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[67]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[66]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[65]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[64]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[63]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[62]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[61]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[60]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[59]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[58]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[57]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[56]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[55]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[54]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[53]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[52]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[51]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[50]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[49]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[48]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[47]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[46]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[45]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[44]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[43]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[42]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[41]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[40]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[39]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[38]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[37]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[36]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[35]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[34]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[33]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[32]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[31]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[30]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[29]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[28]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[27]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[26]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[25]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[24]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[23]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[22]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[21]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[20]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[19]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[18]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a375_PORTADATAOUT_bus[35]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a375_PORTADATAOUT_bus[34]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a375_PORTADATAOUT_bus[33]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a375_PORTADATAOUT_bus[32]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a375_PORTADATAOUT_bus[31]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a375_PORTADATAOUT_bus[30]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a375_PORTADATAOUT_bus[29]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a375_PORTADATAOUT_bus[28]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a375_PORTADATAOUT_bus[27]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a375_PORTADATAOUT_bus[26]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a375_PORTADATAOUT_bus[25]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a375_PORTADATAOUT_bus[24]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a375_PORTADATAOUT_bus[23]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a375_PORTADATAOUT_bus[22]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a375_PORTADATAOUT_bus[21]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a375_PORTADATAOUT_bus[20]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a375_PORTADATAOUT_bus[19]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a375_PORTADATAOUT_bus[18]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a375_PORTADATAOUT_bus[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a375_PORTADATAOUT_bus[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a375_PORTADATAOUT_bus[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a375_PORTADATAOUT_bus[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a375_PORTADATAOUT_bus[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a375_PORTADATAOUT_bus[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a375_PORTADATAOUT_bus[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a375_PORTADATAOUT_bus[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a375_PORTADATAOUT_bus[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a375_PORTADATAOUT_bus[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a375_PORTADATAOUT_bus[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a375_PORTADATAOUT_bus[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a375_PORTADATAOUT_bus[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a375_PORTADATAOUT_bus[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a375_PORTADATAOUT_bus[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a375_PORTADATAOUT_bus[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a375_PORTADATAOUT_bus[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a375_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus[35]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus[34]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus[33]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus[32]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus[31]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus[30]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus[29]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus[28]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus[27]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus[26]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus[25]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus[24]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus[23]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus[22]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus[21]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus[20]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus[19]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus[18]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus[35]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus[34]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus[33]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus[32]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus[31]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus[30]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus[29]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus[28]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus[27]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus[26]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus[25]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus[24]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus[23]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus[22]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus[21]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus[20]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus[19]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus[18]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus[35]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus[34]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus[33]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus[32]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus[31]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus[30]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus[29]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus[28]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus[27]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus[26]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus[25]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus[24]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus[23]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus[22]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus[21]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus[20]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus[19]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus[18]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus[35]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus[34]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus[33]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus[32]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus[31]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus[30]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus[29]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus[28]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus[27]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus[26]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus[25]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus[24]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus[23]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus[22]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus[21]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus[20]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus[19]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus[18]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus[35]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus[34]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus[33]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus[32]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus[31]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus[30]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus[29]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus[28]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus[27]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus[26]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus[25]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus[24]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus[23]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus[22]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus[21]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus[20]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus[19]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus[18]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus[35]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus[34]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus[33]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus[32]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus[31]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus[30]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus[29]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus[28]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus[27]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus[26]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus[25]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus[24]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus[23]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus[22]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus[21]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus[20]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus[19]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus[18]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus[35]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus[34]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus[33]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus[32]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus[31]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus[30]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus[29]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus[28]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus[27]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus[26]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus[25]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus[24]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus[23]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus[22]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus[21]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus[20]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus[19]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus[18]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus[35]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus[34]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus[33]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus[32]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus[31]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus[30]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus[29]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus[28]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus[27]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus[26]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus[25]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus[24]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus[23]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus[22]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus[21]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus[20]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus[19]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus[18]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[35]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[34]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[33]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[32]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[31]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[30]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[29]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[28]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[27]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[26]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[25]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[24]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[23]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[22]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[21]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[20]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[19]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[18]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus[35]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus[34]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus[33]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus[32]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus[31]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus[30]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus[29]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus[28]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus[27]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus[26]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus[25]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus[24]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus[23]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus[22]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus[21]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus[20]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus[19]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus[18]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus[26]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus[25]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus[24]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus[23]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus[22]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus[21]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus[20]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus[19]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus[18]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

TRANSITION_LIST("fpga_vlg_vec_tst|iCLK_50")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 25.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|iSW[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|iSW[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|iSW[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|iSW[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|iSW[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|iSW[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|iSW[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|iSW[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|iSW[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|iSW[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|iSW[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|iSW[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|iSW[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|iSW[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|iSW[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 220.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 220.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 200.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|iSW[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 170.0;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 430.0;
		LEVEL 1 FOR 280.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|iSW[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 420.0;
		LEVEL 1 FOR 30.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|iSW[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 80.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|oLEDR[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|oLEDR[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|oLEDR[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|oLEDR[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|oLEDR[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|oLEDR[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|oLEDR[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|oLEDR[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|oLEDR[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|oLEDR[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|oLEDR[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 18.001;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 61.177;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|oLEDR[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.369;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 62.809;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|oLEDR[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 18.995;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 60.183;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|oLEDR[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 18.058;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 61.12;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|oLEDR[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 18.676;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 60.502;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|oLEDR[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.583;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 61.595;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|oLEDR[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 14.879;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 64.299;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|oLEDR[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.367;
		LEVEL 0 FOR 74.742;
		LEVEL 1 FOR 5.376;
		LEVEL 0 FOR 10.735;
		LEVEL 1 FOR 23.887;
		LEVEL 0 FOR 10.757;
		LEVEL 1 FOR 14.757;
		LEVEL 0 FOR 111.815;
		LEVEL 1 FOR 143.942;
		LEVEL 0 FOR 144.289;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 4.644;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 4.644;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 36.423;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 26.294;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 24.002;
		LEVEL 1 FOR 10.642;
		LEVEL 0 FOR 21.71;
		LEVEL 1 FOR 12.934;
		LEVEL 0 FOR 13.776;
		LEVEL 1 FOR 182.564;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|sampler")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 25.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 15.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 25.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|gnd")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|vcc")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|unknown")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|devclrn")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|devpor")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|devoe")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux7~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.209;
		LEVEL 0 FOR 71.111;
		LEVEL 1 FOR 29.94;
		LEVEL 0 FOR 370.06;
		LEVEL 1 FOR 379.94;
		LEVEL 0 FOR 70.06;
		LEVEL 1 FOR 62.68;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux7~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.636;
		LEVEL 0 FOR 983.364;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux7~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 18.282;
		LEVEL 0 FOR 67.339;
		LEVEL 1 FOR 29.133;
		LEVEL 0 FOR 370.867;
		LEVEL 1 FOR 379.133;
		LEVEL 0 FOR 70.867;
		LEVEL 1 FOR 64.379;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux7~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 13.983;
		LEVEL 0 FOR 72.565;
		LEVEL 1 FOR 29.273;
		LEVEL 0 FOR 370.727;
		LEVEL 1 FOR 379.273;
		LEVEL 0 FOR 70.727;
		LEVEL 1 FOR 63.452;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux7~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 14.378;
		LEVEL 0 FOR 72.565;
		LEVEL 1 FOR 29.273;
		LEVEL 0 FOR 370.727;
		LEVEL 1 FOR 379.273;
		LEVEL 0 FOR 70.727;
		LEVEL 1 FOR 63.057;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux7~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.048;
		LEVEL 0 FOR 71.276;
		LEVEL 1 FOR 29.133;
		LEVEL 0 FOR 370.867;
		LEVEL 1 FOR 379.133;
		LEVEL 0 FOR 70.867;
		LEVEL 1 FOR 63.676;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux7~10_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.898;
		LEVEL 0 FOR 65.135;
		LEVEL 1 FOR 5.376;
		LEVEL 0 FOR 4.622;
		LEVEL 1 FOR 2.151;
		LEVEL 0 FOR 3.962;
		LEVEL 1 FOR 23.887;
		LEVEL 0 FOR 10.757;
		LEVEL 1 FOR 14.757;
		LEVEL 0 FOR 111.815;
		LEVEL 1 FOR 23.536;
		LEVEL 0 FOR 2.352;
		LEVEL 1 FOR 118.054;
		LEVEL 0 FOR 144.289;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 4.644;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 4.644;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 36.423;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 26.294;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 24.002;
		LEVEL 1 FOR 10.642;
		LEVEL 0 FOR 21.71;
		LEVEL 1 FOR 12.934;
		LEVEL 0 FOR 13.776;
		LEVEL 1 FOR 190.64;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux7~12_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 6.359;
		LEVEL 0 FOR 993.641;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux7~13_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.063;
		LEVEL 0 FOR 992.937;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux7~14_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 6.469;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.147;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 420.0;
		LEVEL 1 FOR 22.562;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux7~15_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.132;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.147;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 420.0;
		LEVEL 1 FOR 21.899;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux7~16_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.959;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 0.544;
		LEVEL 0 FOR 920.675;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux6~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.61;
		LEVEL 0 FOR 71.285;
		LEVEL 1 FOR 29.537;
		LEVEL 0 FOR 370.463;
		LEVEL 1 FOR 379.537;
		LEVEL 0 FOR 70.463;
		LEVEL 1 FOR 62.105;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux6~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.311;
		LEVEL 0 FOR 71.285;
		LEVEL 1 FOR 29.537;
		LEVEL 0 FOR 370.463;
		LEVEL 1 FOR 379.537;
		LEVEL 0 FOR 70.463;
		LEVEL 1 FOR 61.404;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux6~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.574;
		LEVEL 0 FOR 71.108;
		LEVEL 1 FOR 29.714;
		LEVEL 0 FOR 370.286;
		LEVEL 1 FOR 379.714;
		LEVEL 0 FOR 70.286;
		LEVEL 1 FOR 63.318;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux6~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.78;
		LEVEL 0 FOR 70.867;
		LEVEL 1 FOR 29.955;
		LEVEL 0 FOR 370.045;
		LEVEL 1 FOR 379.955;
		LEVEL 0 FOR 70.045;
		LEVEL 1 FOR 62.353;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux6~12_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 6.359;
		LEVEL 0 FOR 993.641;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux6~13_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 6.892;
		LEVEL 0 FOR 993.108;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux6~17_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.007;
		LEVEL 0 FOR 66.976;
		LEVEL 1 FOR 8.112;
		LEVEL 0 FOR 5.376;
		LEVEL 1 FOR 10.735;
		LEVEL 0 FOR 23.887;
		LEVEL 1 FOR 10.757;
		LEVEL 0 FOR 14.757;
		LEVEL 1 FOR 79.463;
		LEVEL 0 FOR 180.0;
		LEVEL 1 FOR 140.583;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 40.129;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 213.93;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux6~18_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.528;
		LEVEL 0 FOR 66.976;
		LEVEL 1 FOR 8.112;
		LEVEL 0 FOR 5.376;
		LEVEL 1 FOR 10.735;
		LEVEL 0 FOR 23.887;
		LEVEL 1 FOR 10.757;
		LEVEL 0 FOR 14.757;
		LEVEL 1 FOR 79.463;
		LEVEL 0 FOR 180.0;
		LEVEL 1 FOR 140.583;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 40.129;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 213.409;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux5~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.502;
		LEVEL 0 FOR 71.285;
		LEVEL 1 FOR 29.537;
		LEVEL 0 FOR 370.463;
		LEVEL 1 FOR 379.537;
		LEVEL 0 FOR 70.463;
		LEVEL 1 FOR 63.213;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux5~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.539;
		LEVEL 0 FOR 70.867;
		LEVEL 1 FOR 29.955;
		LEVEL 0 FOR 370.045;
		LEVEL 1 FOR 379.955;
		LEVEL 0 FOR 70.045;
		LEVEL 1 FOR 63.594;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux5~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.208;
		LEVEL 0 FOR 70.867;
		LEVEL 1 FOR 29.955;
		LEVEL 0 FOR 370.045;
		LEVEL 1 FOR 379.955;
		LEVEL 0 FOR 70.045;
		LEVEL 1 FOR 62.925;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux5~10_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.53;
		LEVEL 0 FOR 64.852;
		LEVEL 1 FOR 165.178;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 27.358;
		LEVEL 1 FOR 431.228;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 162.297;
		LEVEL 1 FOR 8.791;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux5~14_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 6.605;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 72.573;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux5~15_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.272;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 71.906;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux5~17_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 14.163;
		LEVEL 0 FOR 66.976;
		LEVEL 1 FOR 3.726;
		LEVEL 0 FOR 1.335;
		LEVEL 1 FOR 3.051;
		LEVEL 0 FOR 5.376;
		LEVEL 1 FOR 10.735;
		LEVEL 0 FOR 23.887;
		LEVEL 1 FOR 10.757;
		LEVEL 0 FOR 14.757;
		LEVEL 1 FOR 79.463;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 147.648;
		LEVEL 1 FOR 140.583;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 40.129;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 183.422;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux4~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.812;
		LEVEL 0 FOR 71.285;
		LEVEL 1 FOR 29.537;
		LEVEL 0 FOR 370.463;
		LEVEL 1 FOR 379.537;
		LEVEL 0 FOR 70.463;
		LEVEL 1 FOR 62.903;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux4~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.519;
		LEVEL 0 FOR 71.285;
		LEVEL 1 FOR 29.537;
		LEVEL 0 FOR 370.463;
		LEVEL 1 FOR 379.537;
		LEVEL 0 FOR 70.463;
		LEVEL 1 FOR 62.196;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux4~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.208;
		LEVEL 0 FOR 71.108;
		LEVEL 1 FOR 29.714;
		LEVEL 0 FOR 370.286;
		LEVEL 1 FOR 379.714;
		LEVEL 0 FOR 70.286;
		LEVEL 1 FOR 63.684;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux4~14_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 6.846;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 72.332;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux4~15_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.544;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 71.634;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux4~17_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.56;
		LEVEL 0 FOR 66.976;
		LEVEL 1 FOR 8.112;
		LEVEL 0 FOR 5.376;
		LEVEL 1 FOR 10.735;
		LEVEL 0 FOR 23.887;
		LEVEL 1 FOR 10.757;
		LEVEL 0 FOR 14.757;
		LEVEL 1 FOR 79.463;
		LEVEL 0 FOR 180.0;
		LEVEL 1 FOR 140.583;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 40.129;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 214.377;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux4~18_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.954;
		LEVEL 0 FOR 66.976;
		LEVEL 1 FOR 8.112;
		LEVEL 0 FOR 5.376;
		LEVEL 1 FOR 10.735;
		LEVEL 0 FOR 23.887;
		LEVEL 1 FOR 10.757;
		LEVEL 0 FOR 14.757;
		LEVEL 1 FOR 79.463;
		LEVEL 0 FOR 180.0;
		LEVEL 1 FOR 140.583;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 40.129;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 213.983;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux3~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.494;
		LEVEL 0 FOR 71.285;
		LEVEL 1 FOR 29.537;
		LEVEL 0 FOR 370.463;
		LEVEL 1 FOR 379.537;
		LEVEL 0 FOR 70.463;
		LEVEL 1 FOR 63.221;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux3~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.198;
		LEVEL 0 FOR 71.285;
		LEVEL 1 FOR 29.537;
		LEVEL 0 FOR 370.463;
		LEVEL 1 FOR 379.537;
		LEVEL 0 FOR 70.463;
		LEVEL 1 FOR 62.517;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux3~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.545;
		LEVEL 0 FOR 71.108;
		LEVEL 1 FOR 29.714;
		LEVEL 0 FOR 370.286;
		LEVEL 1 FOR 379.714;
		LEVEL 0 FOR 70.286;
		LEVEL 1 FOR 63.347;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux3~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.941;
		LEVEL 0 FOR 71.108;
		LEVEL 1 FOR 29.714;
		LEVEL 0 FOR 370.286;
		LEVEL 1 FOR 379.714;
		LEVEL 0 FOR 70.286;
		LEVEL 1 FOR 62.951;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux3~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 14.93;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 62.497;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux3~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.455;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 61.972;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux3~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.854;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 61.573;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux3~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.594;
		LEVEL 0 FOR 70.867;
		LEVEL 1 FOR 29.955;
		LEVEL 0 FOR 370.045;
		LEVEL 1 FOR 379.955;
		LEVEL 0 FOR 70.045;
		LEVEL 1 FOR 62.539;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux3~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.267;
		LEVEL 0 FOR 70.867;
		LEVEL 1 FOR 29.955;
		LEVEL 0 FOR 370.045;
		LEVEL 1 FOR 379.955;
		LEVEL 0 FOR 70.045;
		LEVEL 1 FOR 61.866;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux3~9_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.562;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 60.865;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux3~10_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.131;
		LEVEL 0 FOR 64.852;
		LEVEL 1 FOR 165.178;
		LEVEL 0 FOR 59.71;
		LEVEL 1 FOR 431.228;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 194.649;
		LEVEL 1 FOR 8.19;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux3~11_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.53;
		LEVEL 0 FOR 64.852;
		LEVEL 1 FOR 165.178;
		LEVEL 0 FOR 59.71;
		LEVEL 1 FOR 431.228;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 194.649;
		LEVEL 1 FOR 7.791;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux2~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.211;
		LEVEL 0 FOR 71.285;
		LEVEL 1 FOR 29.537;
		LEVEL 0 FOR 370.463;
		LEVEL 1 FOR 379.537;
		LEVEL 0 FOR 70.463;
		LEVEL 1 FOR 62.504;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux2~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.915;
		LEVEL 0 FOR 71.285;
		LEVEL 1 FOR 29.537;
		LEVEL 0 FOR 370.463;
		LEVEL 1 FOR 379.537;
		LEVEL 0 FOR 70.463;
		LEVEL 1 FOR 61.8;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux2~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.765;
		LEVEL 0 FOR 71.108;
		LEVEL 1 FOR 29.714;
		LEVEL 0 FOR 370.286;
		LEVEL 1 FOR 379.714;
		LEVEL 0 FOR 70.286;
		LEVEL 1 FOR 62.127;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux2~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.162;
		LEVEL 0 FOR 71.108;
		LEVEL 1 FOR 29.714;
		LEVEL 0 FOR 370.286;
		LEVEL 1 FOR 379.714;
		LEVEL 0 FOR 70.286;
		LEVEL 1 FOR 61.73;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux2~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 14.124;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 63.303;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux2~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 14.656;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 62.771;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux2~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.054;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 62.373;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux2~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.503;
		LEVEL 0 FOR 70.867;
		LEVEL 1 FOR 29.955;
		LEVEL 0 FOR 370.045;
		LEVEL 1 FOR 379.955;
		LEVEL 0 FOR 70.045;
		LEVEL 1 FOR 61.63;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux2~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.9;
		LEVEL 0 FOR 70.867;
		LEVEL 1 FOR 29.955;
		LEVEL 0 FOR 370.045;
		LEVEL 1 FOR 379.955;
		LEVEL 0 FOR 70.045;
		LEVEL 1 FOR 61.233;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux2~9_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.726;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 61.701;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux2~10_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.651;
		LEVEL 0 FOR 64.852;
		LEVEL 1 FOR 165.178;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 27.358;
		LEVEL 1 FOR 431.228;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 162.297;
		LEVEL 1 FOR 8.67;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux2~12_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 6.404;
		LEVEL 0 FOR 993.596;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux2~14_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 6.607;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 72.571;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux2~15_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.135;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 72.043;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux2~17_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.296;
		LEVEL 0 FOR 66.976;
		LEVEL 1 FOR 8.112;
		LEVEL 0 FOR 5.376;
		LEVEL 1 FOR 10.735;
		LEVEL 0 FOR 23.887;
		LEVEL 1 FOR 10.757;
		LEVEL 0 FOR 14.757;
		LEVEL 1 FOR 79.463;
		LEVEL 0 FOR 180.0;
		LEVEL 1 FOR 140.583;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 40.129;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 213.641;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux2~18_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.003;
		LEVEL 0 FOR 66.976;
		LEVEL 1 FOR 8.112;
		LEVEL 0 FOR 5.376;
		LEVEL 1 FOR 10.735;
		LEVEL 0 FOR 23.887;
		LEVEL 1 FOR 10.757;
		LEVEL 0 FOR 14.757;
		LEVEL 1 FOR 79.463;
		LEVEL 0 FOR 180.0;
		LEVEL 1 FOR 140.583;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 40.129;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 212.934;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux1~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.005;
		LEVEL 0 FOR 71.285;
		LEVEL 1 FOR 29.537;
		LEVEL 0 FOR 370.463;
		LEVEL 1 FOR 379.537;
		LEVEL 0 FOR 70.463;
		LEVEL 1 FOR 63.71;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux1~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.903;
		LEVEL 0 FOR 71.108;
		LEVEL 1 FOR 29.714;
		LEVEL 0 FOR 370.286;
		LEVEL 1 FOR 379.714;
		LEVEL 0 FOR 70.286;
		LEVEL 1 FOR 62.989;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux1~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.277;
		LEVEL 0 FOR 70.867;
		LEVEL 1 FOR 29.955;
		LEVEL 0 FOR 370.045;
		LEVEL 1 FOR 379.955;
		LEVEL 0 FOR 70.045;
		LEVEL 1 FOR 62.856;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux1~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.95;
		LEVEL 0 FOR 70.867;
		LEVEL 1 FOR 29.955;
		LEVEL 0 FOR 370.045;
		LEVEL 1 FOR 379.955;
		LEVEL 0 FOR 70.045;
		LEVEL 1 FOR 62.183;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux1~14_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.37;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 71.808;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux0~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.247;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 62.18;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux0~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.448;
		LEVEL 0 FOR 70.867;
		LEVEL 1 FOR 29.955;
		LEVEL 0 FOR 370.045;
		LEVEL 1 FOR 379.955;
		LEVEL 0 FOR 70.045;
		LEVEL 1 FOR 61.685;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux0~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 18.122;
		LEVEL 0 FOR 70.867;
		LEVEL 1 FOR 29.955;
		LEVEL 0 FOR 370.045;
		LEVEL 1 FOR 379.955;
		LEVEL 0 FOR 70.045;
		LEVEL 1 FOR 61.011;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux0~10_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.646;
		LEVEL 0 FOR 64.852;
		LEVEL 1 FOR 165.178;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 27.358;
		LEVEL 1 FOR 431.228;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 162.297;
		LEVEL 1 FOR 8.675;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux0~11_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 18.047;
		LEVEL 0 FOR 64.852;
		LEVEL 1 FOR 165.178;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 27.358;
		LEVEL 1 FOR 431.228;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 162.297;
		LEVEL 1 FOR 7.274;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux0~12_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 6.597;
		LEVEL 0 FOR 993.403;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux0~13_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 6.989;
		LEVEL 0 FOR 993.011;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux0~14_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.74;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 71.438;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux0~15_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 8.447;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 70.731;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux0~16_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 9.825;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 69.353;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux0~17_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 14.01;
		LEVEL 0 FOR 66.976;
		LEVEL 1 FOR 3.726;
		LEVEL 0 FOR 1.335;
		LEVEL 1 FOR 3.051;
		LEVEL 0 FOR 5.376;
		LEVEL 1 FOR 10.735;
		LEVEL 0 FOR 23.887;
		LEVEL 1 FOR 10.757;
		LEVEL 0 FOR 14.757;
		LEVEL 1 FOR 79.463;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 147.648;
		LEVEL 1 FOR 140.583;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 40.129;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 183.575;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux0~18_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 14.54;
		LEVEL 0 FOR 66.976;
		LEVEL 1 FOR 3.726;
		LEVEL 0 FOR 1.335;
		LEVEL 1 FOR 3.051;
		LEVEL 0 FOR 5.376;
		LEVEL 1 FOR 10.735;
		LEVEL 0 FOR 23.887;
		LEVEL 1 FOR 10.757;
		LEVEL 0 FOR 14.757;
		LEVEL 1 FOR 79.463;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 147.648;
		LEVEL 1 FOR 140.583;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 40.129;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 183.045;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux0~19_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 10.498;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 68.68;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux14~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 12.295;
		LEVEL 1 FOR 987.705;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux14~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.904;
		LEVEL 0 FOR 71.216;
		LEVEL 1 FOR 29.606;
		LEVEL 0 FOR 370.394;
		LEVEL 1 FOR 379.606;
		LEVEL 0 FOR 70.394;
		LEVEL 1 FOR 66.88;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux14~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 13.199;
		LEVEL 1 FOR 70.352;
		LEVEL 0 FOR 0.47;
		LEVEL 1 FOR 29.53;
		LEVEL 0 FOR 0.47;
		LEVEL 1 FOR 369.53;
		LEVEL 0 FOR 0.47;
		LEVEL 1 FOR 379.53;
		LEVEL 0 FOR 0.47;
		LEVEL 1 FOR 69.53;
		LEVEL 0 FOR 0.47;
		LEVEL 1 FOR 65.979;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux14~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 13.754;
		LEVEL 1 FOR 70.352;
		LEVEL 0 FOR 0.47;
		LEVEL 1 FOR 29.53;
		LEVEL 0 FOR 0.47;
		LEVEL 1 FOR 369.53;
		LEVEL 0 FOR 0.47;
		LEVEL 1 FOR 379.53;
		LEVEL 0 FOR 0.47;
		LEVEL 1 FOR 69.53;
		LEVEL 0 FOR 0.47;
		LEVEL 1 FOR 65.424;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux14~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.922;
		LEVEL 1 FOR 988.078;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux14~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.625;
		LEVEL 0 FOR 70.979;
		LEVEL 1 FOR 29.843;
		LEVEL 0 FOR 370.157;
		LEVEL 1 FOR 379.843;
		LEVEL 0 FOR 70.157;
		LEVEL 1 FOR 67.396;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux14~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 12.18;
		LEVEL 0 FOR 70.979;
		LEVEL 1 FOR 29.843;
		LEVEL 0 FOR 370.157;
		LEVEL 1 FOR 379.843;
		LEVEL 0 FOR 70.157;
		LEVEL 1 FOR 66.841;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux14~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 12.707;
		LEVEL 1 FOR 987.293;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux14~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 12.422;
		LEVEL 0 FOR 71.108;
		LEVEL 1 FOR 29.714;
		LEVEL 0 FOR 370.286;
		LEVEL 1 FOR 379.714;
		LEVEL 0 FOR 70.286;
		LEVEL 1 FOR 66.47;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux14~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.97;
		LEVEL 0 FOR 70.974;
		LEVEL 1 FOR 29.848;
		LEVEL 0 FOR 370.152;
		LEVEL 1 FOR 379.848;
		LEVEL 0 FOR 70.152;
		LEVEL 1 FOR 67.056;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux14~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 12.672;
		LEVEL 0 FOR 70.974;
		LEVEL 1 FOR 29.848;
		LEVEL 0 FOR 370.152;
		LEVEL 1 FOR 379.848;
		LEVEL 0 FOR 70.152;
		LEVEL 1 FOR 66.354;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux14~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.579;
		LEVEL 0 FOR 70.856;
		LEVEL 1 FOR 29.966;
		LEVEL 0 FOR 370.034;
		LEVEL 1 FOR 379.966;
		LEVEL 0 FOR 70.034;
		LEVEL 1 FOR 67.565;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux14~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.116;
		LEVEL 0 FOR 71.549;
		LEVEL 1 FOR 29.273;
		LEVEL 0 FOR 370.727;
		LEVEL 1 FOR 379.273;
		LEVEL 0 FOR 70.727;
		LEVEL 1 FOR 67.335;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux14~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 12.351;
		LEVEL 1 FOR 987.649;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux14~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 12.903;
		LEVEL 1 FOR 987.097;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux14~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.969;
		LEVEL 0 FOR 71.065;
		LEVEL 1 FOR 29.757;
		LEVEL 0 FOR 370.243;
		LEVEL 1 FOR 379.757;
		LEVEL 0 FOR 70.243;
		LEVEL 1 FOR 66.966;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux14~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.97;
		LEVEL 1 FOR 70.231;
		LEVEL 0 FOR 0.591;
		LEVEL 1 FOR 29.409;
		LEVEL 0 FOR 0.591;
		LEVEL 1 FOR 369.409;
		LEVEL 0 FOR 0.591;
		LEVEL 1 FOR 379.409;
		LEVEL 0 FOR 0.591;
		LEVEL 1 FOR 69.409;
		LEVEL 0 FOR 0.591;
		LEVEL 1 FOR 67.208;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux14~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.549;
		LEVEL 0 FOR 71.417;
		LEVEL 1 FOR 29.405;
		LEVEL 0 FOR 370.595;
		LEVEL 1 FOR 379.405;
		LEVEL 0 FOR 70.595;
		LEVEL 1 FOR 67.034;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux14~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 12.246;
		LEVEL 0 FOR 71.417;
		LEVEL 1 FOR 29.405;
		LEVEL 0 FOR 370.595;
		LEVEL 1 FOR 379.405;
		LEVEL 0 FOR 70.595;
		LEVEL 1 FOR 66.337;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux14~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 12.256;
		LEVEL 1 FOR 70.193;
		LEVEL 0 FOR 0.629;
		LEVEL 1 FOR 29.371;
		LEVEL 0 FOR 0.629;
		LEVEL 1 FOR 369.371;
		LEVEL 0 FOR 0.629;
		LEVEL 1 FOR 379.371;
		LEVEL 0 FOR 0.629;
		LEVEL 1 FOR 69.371;
		LEVEL 0 FOR 0.629;
		LEVEL 1 FOR 66.922;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux14~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 12.774;
		LEVEL 1 FOR 70.193;
		LEVEL 0 FOR 0.629;
		LEVEL 1 FOR 29.371;
		LEVEL 0 FOR 0.629;
		LEVEL 1 FOR 369.371;
		LEVEL 0 FOR 0.629;
		LEVEL 1 FOR 379.371;
		LEVEL 0 FOR 0.629;
		LEVEL 1 FOR 69.371;
		LEVEL 0 FOR 0.629;
		LEVEL 1 FOR 66.404;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux14~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.995;
		LEVEL 0 FOR 70.867;
		LEVEL 1 FOR 29.955;
		LEVEL 0 FOR 370.045;
		LEVEL 1 FOR 379.955;
		LEVEL 0 FOR 70.045;
		LEVEL 1 FOR 67.138;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux14~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 12.685;
		LEVEL 0 FOR 70.867;
		LEVEL 1 FOR 29.955;
		LEVEL 0 FOR 370.045;
		LEVEL 1 FOR 379.955;
		LEVEL 0 FOR 70.045;
		LEVEL 1 FOR 66.448;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux14~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.213;
		LEVEL 0 FOR 71.609;
		LEVEL 1 FOR 29.213;
		LEVEL 0 FOR 370.787;
		LEVEL 1 FOR 379.213;
		LEVEL 0 FOR 70.787;
		LEVEL 1 FOR 67.178;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux14~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 10.771;
		LEVEL 1 FOR 72.639;
		LEVEL 0 FOR 4.622;
		LEVEL 1 FOR 2.151;
		LEVEL 0 FOR 3.962;
		LEVEL 1 FOR 23.887;
		LEVEL 0 FOR 10.757;
		LEVEL 1 FOR 14.757;
		LEVEL 0 FOR 111.815;
		LEVEL 1 FOR 23.536;
		LEVEL 0 FOR 2.352;
		LEVEL 1 FOR 118.054;
		LEVEL 0 FOR 144.289;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 4.644;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 4.644;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 36.423;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 26.294;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 24.002;
		LEVEL 1 FOR 10.642;
		LEVEL 0 FOR 21.71;
		LEVEL 1 FOR 12.934;
		LEVEL 0 FOR 13.776;
		LEVEL 1 FOR 194.639;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux14~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.324;
		LEVEL 1 FOR 72.639;
		LEVEL 0 FOR 4.622;
		LEVEL 1 FOR 2.151;
		LEVEL 0 FOR 3.962;
		LEVEL 1 FOR 23.887;
		LEVEL 0 FOR 10.757;
		LEVEL 1 FOR 14.757;
		LEVEL 0 FOR 111.815;
		LEVEL 1 FOR 23.536;
		LEVEL 0 FOR 2.352;
		LEVEL 1 FOR 118.054;
		LEVEL 0 FOR 144.289;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 4.644;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 4.644;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 36.423;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 26.294;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 24.002;
		LEVEL 1 FOR 10.642;
		LEVEL 0 FOR 21.71;
		LEVEL 1 FOR 12.934;
		LEVEL 0 FOR 13.776;
		LEVEL 1 FOR 194.086;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux14~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 12.43;
		LEVEL 0 FOR 71.384;
		LEVEL 1 FOR 3.991;
		LEVEL 0 FOR 29.745;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 45.094;
		LEVEL 1 FOR 240.257;
		LEVEL 0 FOR 144.649;
		LEVEL 1 FOR 25.934;
		LEVEL 0 FOR 4.644;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 4.644;
		LEVEL 1 FOR 40.129;
		LEVEL 0 FOR 26.294;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 25.099;
		LEVEL 1 FOR 267.356;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux14~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 12.845;
		LEVEL 0 FOR 71.384;
		LEVEL 1 FOR 3.991;
		LEVEL 0 FOR 29.745;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 45.094;
		LEVEL 1 FOR 240.257;
		LEVEL 0 FOR 144.649;
		LEVEL 1 FOR 25.934;
		LEVEL 0 FOR 4.644;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 4.644;
		LEVEL 1 FOR 40.129;
		LEVEL 0 FOR 26.294;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 25.099;
		LEVEL 1 FOR 266.941;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux14~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.657;
		LEVEL 1 FOR 70.54;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 5.514;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 105.351;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 147.648;
		LEVEL 1 FOR 59.135;
		LEVEL 0 FOR 517.803;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux14~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 12.206;
		LEVEL 1 FOR 70.54;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 5.514;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 105.351;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 147.648;
		LEVEL 1 FOR 59.135;
		LEVEL 0 FOR 517.254;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux14~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 12.226;
		LEVEL 1 FOR 73.835;
		LEVEL 0 FOR 8.112;
		LEVEL 1 FOR 5.376;
		LEVEL 0 FOR 10.735;
		LEVEL 1 FOR 23.887;
		LEVEL 0 FOR 10.757;
		LEVEL 1 FOR 14.757;
		LEVEL 0 FOR 101.113;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 140.583;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 4.644;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 4.644;
		LEVEL 1 FOR 1.779;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 26.294;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 26.294;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 24.002;
		LEVEL 1 FOR 10.642;
		LEVEL 0 FOR 37.718;
		LEVEL 1 FOR 189.202;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux14~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.439;
		LEVEL 0 FOR 988.561;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux14~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 12.476;
		LEVEL 1 FOR 70.486;
		LEVEL 0 FOR 29.447;
		LEVEL 1 FOR 5.197;
		LEVEL 0 FOR 49.401;
		LEVEL 1 FOR 101.113;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 105.939;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 36.423;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 37.718;
		LEVEL 0 FOR 181.88;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux14~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.473;
		LEVEL 0 FOR 988.527;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux14~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.869;
		LEVEL 0 FOR 67.106;
		LEVEL 1 FOR 4.021;
		LEVEL 0 FOR 29.447;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 370.0;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 420.0;
		LEVEL 0 FOR 17.557;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux14~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.036;
		LEVEL 1 FOR 70.748;
		LEVEL 0 FOR 1.335;
		LEVEL 1 FOR 3.051;
		LEVEL 0 FOR 5.376;
		LEVEL 1 FOR 10.735;
		LEVEL 0 FOR 23.887;
		LEVEL 1 FOR 10.757;
		LEVEL 0 FOR 14.757;
		LEVEL 1 FOR 79.463;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 147.648;
		LEVEL 1 FOR 140.583;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 40.129;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 186.503;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux14~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 10.764;
		LEVEL 0 FOR 989.236;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux14~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.455;
		LEVEL 0 FOR 67.663;
		LEVEL 1 FOR 2.391;
		LEVEL 0 FOR 1.335;
		LEVEL 1 FOR 148.026;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 220.0;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 189.13;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux14~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 12.639;
		LEVEL 1 FOR 69.526;
		LEVEL 0 FOR 1.296;
		LEVEL 1 FOR 28.704;
		LEVEL 0 FOR 1.296;
		LEVEL 1 FOR 368.704;
		LEVEL 0 FOR 1.296;
		LEVEL 1 FOR 378.704;
		LEVEL 0 FOR 1.296;
		LEVEL 1 FOR 68.704;
		LEVEL 0 FOR 1.296;
		LEVEL 1 FOR 66.539;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux14~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 13.338;
		LEVEL 1 FOR 69.526;
		LEVEL 0 FOR 1.296;
		LEVEL 1 FOR 28.704;
		LEVEL 0 FOR 1.296;
		LEVEL 1 FOR 368.704;
		LEVEL 0 FOR 1.296;
		LEVEL 1 FOR 378.704;
		LEVEL 0 FOR 1.296;
		LEVEL 1 FOR 68.704;
		LEVEL 0 FOR 1.296;
		LEVEL 1 FOR 65.84;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux14~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.319;
		LEVEL 0 FOR 72.119;
		LEVEL 1 FOR 28.703;
		LEVEL 0 FOR 371.297;
		LEVEL 1 FOR 378.703;
		LEVEL 0 FOR 71.297;
		LEVEL 1 FOR 66.562;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux13~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.98;
		LEVEL 0 FOR 71.285;
		LEVEL 1 FOR 29.537;
		LEVEL 0 FOR 370.463;
		LEVEL 1 FOR 379.537;
		LEVEL 0 FOR 70.463;
		LEVEL 1 FOR 61.735;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux13~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.377;
		LEVEL 0 FOR 71.285;
		LEVEL 1 FOR 29.537;
		LEVEL 0 FOR 370.463;
		LEVEL 1 FOR 379.537;
		LEVEL 0 FOR 70.463;
		LEVEL 1 FOR 61.338;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux13~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.289;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 61.138;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux13~9_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.817;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 60.61;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux13~12_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.734;
		LEVEL 0 FOR 64.852;
		LEVEL 1 FOR 165.178;
		LEVEL 0 FOR 59.71;
		LEVEL 1 FOR 431.228;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 194.649;
		LEVEL 1 FOR 7.587;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux12~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 0.833;
		LEVEL 0 FOR 999.167;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux12~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.614;
		LEVEL 0 FOR 70.867;
		LEVEL 1 FOR 29.955;
		LEVEL 0 FOR 370.045;
		LEVEL 1 FOR 379.955;
		LEVEL 0 FOR 70.045;
		LEVEL 1 FOR 63.519;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux12~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.137;
		LEVEL 0 FOR 70.867;
		LEVEL 1 FOR 29.955;
		LEVEL 0 FOR 370.045;
		LEVEL 1 FOR 379.955;
		LEVEL 0 FOR 70.045;
		LEVEL 1 FOR 62.996;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux12~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.665;
		LEVEL 0 FOR 71.285;
		LEVEL 1 FOR 29.537;
		LEVEL 0 FOR 370.463;
		LEVEL 1 FOR 379.537;
		LEVEL 0 FOR 70.463;
		LEVEL 1 FOR 62.05;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux12~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.37;
		LEVEL 0 FOR 71.285;
		LEVEL 1 FOR 29.537;
		LEVEL 0 FOR 370.463;
		LEVEL 1 FOR 379.537;
		LEVEL 0 FOR 70.463;
		LEVEL 1 FOR 61.345;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux12~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.766;
		LEVEL 0 FOR 71.285;
		LEVEL 1 FOR 29.537;
		LEVEL 0 FOR 370.463;
		LEVEL 1 FOR 379.537;
		LEVEL 0 FOR 70.463;
		LEVEL 1 FOR 60.949;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux12~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.427;
		LEVEL 0 FOR 71.108;
		LEVEL 1 FOR 29.714;
		LEVEL 0 FOR 370.286;
		LEVEL 1 FOR 379.714;
		LEVEL 0 FOR 70.286;
		LEVEL 1 FOR 63.465;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux12~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.129;
		LEVEL 0 FOR 71.108;
		LEVEL 1 FOR 29.714;
		LEVEL 0 FOR 370.286;
		LEVEL 1 FOR 379.714;
		LEVEL 0 FOR 70.286;
		LEVEL 1 FOR 62.763;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux12~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.691;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 61.736;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux12~9_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.089;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 61.338;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux12~10_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.795;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 60.632;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux12~11_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1.226;
		LEVEL 0 FOR 998.774;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux12~12_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.125;
		LEVEL 0 FOR 64.852;
		LEVEL 1 FOR 165.178;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 27.358;
		LEVEL 1 FOR 431.228;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 162.297;
		LEVEL 1 FOR 9.196;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux12~16_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.741;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 71.437;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|lcells[6].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.588;
		LEVEL 1 FOR 70.382;
		LEVEL 0 FOR 30.44;
		LEVEL 1 FOR 369.56;
		LEVEL 0 FOR 380.44;
		LEVEL 1 FOR 69.56;
		LEVEL 0 FOR 68.03;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|lcells[4].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.59;
		LEVEL 1 FOR 70.428;
		LEVEL 0 FOR 0.394;
		LEVEL 1 FOR 29.606;
		LEVEL 0 FOR 0.394;
		LEVEL 1 FOR 369.606;
		LEVEL 0 FOR 0.394;
		LEVEL 1 FOR 379.606;
		LEVEL 0 FOR 0.394;
		LEVEL 1 FOR 69.606;
		LEVEL 0 FOR 0.394;
		LEVEL 1 FOR 67.588;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux13~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1.267;
		LEVEL 0 FOR 998.733;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux13~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.14;
		LEVEL 0 FOR 70.867;
		LEVEL 1 FOR 29.955;
		LEVEL 0 FOR 370.045;
		LEVEL 1 FOR 379.955;
		LEVEL 0 FOR 70.045;
		LEVEL 1 FOR 62.993;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux13~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.843;
		LEVEL 0 FOR 70.867;
		LEVEL 1 FOR 29.955;
		LEVEL 0 FOR 370.045;
		LEVEL 1 FOR 379.955;
		LEVEL 0 FOR 70.045;
		LEVEL 1 FOR 62.29;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux13~12_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.551;
		LEVEL 0 FOR 64.852;
		LEVEL 1 FOR 165.178;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 27.358;
		LEVEL 1 FOR 431.228;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 162.297;
		LEVEL 1 FOR 9.77;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux13~14_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 6.924;
		LEVEL 0 FOR 993.076;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux13~15_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.584;
		LEVEL 0 FOR 992.416;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux13~16_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.755;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 71.423;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux13~17_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 8.416;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 70.762;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux13~18_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 9.121;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 70.057;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux12~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1.256;
		LEVEL 0 FOR 998.744;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux12~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.144;
		LEVEL 0 FOR 70.867;
		LEVEL 1 FOR 29.955;
		LEVEL 0 FOR 370.045;
		LEVEL 1 FOR 379.955;
		LEVEL 0 FOR 70.045;
		LEVEL 1 FOR 62.989;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux12~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.81;
		LEVEL 0 FOR 70.867;
		LEVEL 1 FOR 29.955;
		LEVEL 0 FOR 370.045;
		LEVEL 1 FOR 379.955;
		LEVEL 0 FOR 70.045;
		LEVEL 1 FOR 62.323;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux12~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.427;
		LEVEL 0 FOR 71.285;
		LEVEL 1 FOR 29.537;
		LEVEL 0 FOR 370.463;
		LEVEL 1 FOR 379.537;
		LEVEL 0 FOR 70.463;
		LEVEL 1 FOR 63.288;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux12~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.093;
		LEVEL 0 FOR 71.285;
		LEVEL 1 FOR 29.537;
		LEVEL 0 FOR 370.463;
		LEVEL 1 FOR 379.537;
		LEVEL 0 FOR 70.463;
		LEVEL 1 FOR 62.622;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux12~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.843;
		LEVEL 0 FOR 71.285;
		LEVEL 1 FOR 29.537;
		LEVEL 0 FOR 370.463;
		LEVEL 1 FOR 379.537;
		LEVEL 0 FOR 70.463;
		LEVEL 1 FOR 61.872;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux12~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.832;
		LEVEL 0 FOR 71.108;
		LEVEL 1 FOR 29.714;
		LEVEL 0 FOR 370.286;
		LEVEL 1 FOR 379.714;
		LEVEL 0 FOR 70.286;
		LEVEL 1 FOR 63.06;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux12~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.417;
		LEVEL 0 FOR 71.108;
		LEVEL 1 FOR 29.714;
		LEVEL 0 FOR 370.286;
		LEVEL 1 FOR 379.714;
		LEVEL 0 FOR 70.286;
		LEVEL 1 FOR 62.475;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux12~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.182;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 61.245;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux12~9_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.862;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 60.565;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux12~10_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.53;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 59.897;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux12~11_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1.677;
		LEVEL 0 FOR 998.323;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux12~14_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 6.959;
		LEVEL 0 FOR 993.041;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux12~16_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.528;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 71.65;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|lcells[7].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 10.852;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 68.326;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux13~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.708;
		LEVEL 0 FOR 71.108;
		LEVEL 1 FOR 29.714;
		LEVEL 0 FOR 370.286;
		LEVEL 1 FOR 379.714;
		LEVEL 0 FOR 70.286;
		LEVEL 1 FOR 63.184;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux13~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.101;
		LEVEL 0 FOR 71.108;
		LEVEL 1 FOR 29.714;
		LEVEL 0 FOR 370.286;
		LEVEL 1 FOR 379.714;
		LEVEL 0 FOR 70.286;
		LEVEL 1 FOR 62.791;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux13~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.314;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 62.113;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux13~9_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.974;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 61.453;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux13~10_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.504;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 60.923;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux13~12_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 14.958;
		LEVEL 0 FOR 64.852;
		LEVEL 1 FOR 165.178;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 27.358;
		LEVEL 1 FOR 431.228;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 162.297;
		LEVEL 1 FOR 10.363;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux13~13_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.659;
		LEVEL 0 FOR 64.852;
		LEVEL 1 FOR 165.178;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 27.358;
		LEVEL 1 FOR 431.228;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 162.297;
		LEVEL 1 FOR 9.662;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux13~14_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.449;
		LEVEL 0 FOR 992.551;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux13~15_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 8.117;
		LEVEL 0 FOR 991.883;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux13~16_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.852;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 71.326;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux13~17_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 8.52;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 70.658;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux13~18_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 9.186;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 69.992;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux13~19_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 14.411;
		LEVEL 0 FOR 66.976;
		LEVEL 1 FOR 8.112;
		LEVEL 0 FOR 5.376;
		LEVEL 1 FOR 10.735;
		LEVEL 0 FOR 23.887;
		LEVEL 1 FOR 10.757;
		LEVEL 0 FOR 14.757;
		LEVEL 1 FOR 79.463;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 147.648;
		LEVEL 1 FOR 140.583;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 40.129;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 183.174;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux13~20_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 14.803;
		LEVEL 0 FOR 66.976;
		LEVEL 1 FOR 8.112;
		LEVEL 0 FOR 5.376;
		LEVEL 1 FOR 10.735;
		LEVEL 0 FOR 23.887;
		LEVEL 1 FOR 10.757;
		LEVEL 0 FOR 14.757;
		LEVEL 1 FOR 79.463;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 147.648;
		LEVEL 1 FOR 140.583;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 40.129;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 182.782;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux13~21_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 9.884;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 69.294;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux12~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.007;
		LEVEL 0 FOR 71.108;
		LEVEL 1 FOR 29.714;
		LEVEL 0 FOR 370.286;
		LEVEL 1 FOR 379.714;
		LEVEL 0 FOR 70.286;
		LEVEL 1 FOR 62.885;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux12~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.531;
		LEVEL 0 FOR 71.108;
		LEVEL 1 FOR 29.714;
		LEVEL 0 FOR 370.286;
		LEVEL 1 FOR 379.714;
		LEVEL 0 FOR 70.286;
		LEVEL 1 FOR 62.361;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux12~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.041;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 62.386;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux12~9_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.709;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 61.718;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux12~10_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.612;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 60.815;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux12~12_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.991;
		LEVEL 0 FOR 64.852;
		LEVEL 1 FOR 165.178;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 27.358;
		LEVEL 1 FOR 431.228;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 162.297;
		LEVEL 1 FOR 9.33;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux12~13_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.524;
		LEVEL 0 FOR 64.852;
		LEVEL 1 FOR 165.178;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 27.358;
		LEVEL 1 FOR 431.228;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 162.297;
		LEVEL 1 FOR 8.797;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux12~14_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 6.792;
		LEVEL 0 FOR 993.208;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux12~15_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.464;
		LEVEL 0 FOR 992.536;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux12~16_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.264;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 71.914;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux12~17_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.796;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 71.382;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux12~18_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 8.469;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 70.709;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux12~19_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 14.083;
		LEVEL 0 FOR 66.976;
		LEVEL 1 FOR 3.726;
		LEVEL 0 FOR 1.335;
		LEVEL 1 FOR 3.051;
		LEVEL 0 FOR 5.376;
		LEVEL 1 FOR 10.735;
		LEVEL 0 FOR 23.887;
		LEVEL 1 FOR 10.757;
		LEVEL 0 FOR 14.757;
		LEVEL 1 FOR 79.463;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 147.648;
		LEVEL 1 FOR 140.583;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 40.129;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 183.502;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux12~20_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 14.757;
		LEVEL 0 FOR 66.976;
		LEVEL 1 FOR 3.726;
		LEVEL 0 FOR 1.335;
		LEVEL 1 FOR 3.051;
		LEVEL 0 FOR 5.376;
		LEVEL 1 FOR 10.735;
		LEVEL 0 FOR 23.887;
		LEVEL 1 FOR 10.757;
		LEVEL 0 FOR 14.757;
		LEVEL 1 FOR 79.463;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 147.648;
		LEVEL 1 FOR 140.583;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 40.129;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 182.828;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux12~21_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 9.176;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 70.002;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux12~22_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 10.988;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 68.19;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|lcells[5].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 12.028;
		LEVEL 1 FOR 71.292;
		LEVEL 0 FOR 29.53;
		LEVEL 1 FOR 370.47;
		LEVEL 0 FOR 379.53;
		LEVEL 1 FOR 70.47;
		LEVEL 0 FOR 66.68;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|lcells[6].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 12.458;
		LEVEL 1 FOR 70.392;
		LEVEL 0 FOR 30.43;
		LEVEL 1 FOR 369.57;
		LEVEL 0 FOR 380.43;
		LEVEL 1 FOR 69.57;
		LEVEL 0 FOR 67.15;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|lcells[4].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 12.494;
		LEVEL 1 FOR 70.352;
		LEVEL 0 FOR 0.47;
		LEVEL 1 FOR 29.53;
		LEVEL 0 FOR 0.47;
		LEVEL 1 FOR 369.53;
		LEVEL 0 FOR 0.47;
		LEVEL 1 FOR 379.53;
		LEVEL 0 FOR 0.47;
		LEVEL 1 FOR 69.53;
		LEVEL 0 FOR 0.47;
		LEVEL 1 FOR 66.684;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|lcells[7].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 12.024;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 67.154;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux13~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.439;
		LEVEL 0 FOR 70.867;
		LEVEL 1 FOR 29.955;
		LEVEL 0 FOR 370.045;
		LEVEL 1 FOR 379.955;
		LEVEL 0 FOR 70.045;
		LEVEL 1 FOR 61.694;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux13~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 18.112;
		LEVEL 0 FOR 70.867;
		LEVEL 1 FOR 29.955;
		LEVEL 0 FOR 370.045;
		LEVEL 1 FOR 379.955;
		LEVEL 0 FOR 70.045;
		LEVEL 1 FOR 61.021;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux13~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.116;
		LEVEL 0 FOR 71.108;
		LEVEL 1 FOR 29.714;
		LEVEL 0 FOR 370.286;
		LEVEL 1 FOR 379.714;
		LEVEL 0 FOR 70.286;
		LEVEL 1 FOR 62.776;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux13~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.025;
		LEVEL 0 FOR 71.108;
		LEVEL 1 FOR 29.714;
		LEVEL 0 FOR 370.286;
		LEVEL 1 FOR 379.714;
		LEVEL 0 FOR 70.286;
		LEVEL 1 FOR 61.867;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux13~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.306;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 61.121;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux13~9_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.699;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 60.728;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux13~10_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.402;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 60.025;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux13~12_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.156;
		LEVEL 0 FOR 64.852;
		LEVEL 1 FOR 165.178;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 27.358;
		LEVEL 1 FOR 431.228;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 162.297;
		LEVEL 1 FOR 9.165;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux13~13_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.822;
		LEVEL 0 FOR 64.852;
		LEVEL 1 FOR 165.178;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 27.358;
		LEVEL 1 FOR 431.228;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 162.297;
		LEVEL 1 FOR 8.499;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux13~14_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 6.618;
		LEVEL 0 FOR 993.382;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux13~15_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.012;
		LEVEL 0 FOR 992.988;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux13~16_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.186;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 71.992;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux13~17_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.85;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 71.328;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux13~18_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 8.519;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 70.659;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux13~19_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 13.864;
		LEVEL 0 FOR 66.976;
		LEVEL 1 FOR 3.726;
		LEVEL 0 FOR 1.335;
		LEVEL 1 FOR 3.051;
		LEVEL 0 FOR 5.376;
		LEVEL 1 FOR 10.735;
		LEVEL 0 FOR 23.887;
		LEVEL 1 FOR 10.757;
		LEVEL 0 FOR 14.757;
		LEVEL 1 FOR 79.463;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 147.648;
		LEVEL 1 FOR 140.583;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 40.129;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 183.721;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux13~20_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 14.257;
		LEVEL 0 FOR 66.976;
		LEVEL 1 FOR 3.726;
		LEVEL 0 FOR 1.335;
		LEVEL 1 FOR 3.051;
		LEVEL 0 FOR 5.376;
		LEVEL 1 FOR 10.735;
		LEVEL 0 FOR 23.887;
		LEVEL 1 FOR 10.757;
		LEVEL 0 FOR 14.757;
		LEVEL 1 FOR 79.463;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 147.648;
		LEVEL 1 FOR 140.583;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 40.129;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 183.328;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux13~21_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 9.221;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 69.957;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux12~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.306;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 61.121;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux12~9_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.976;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 60.451;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux12~14_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.028;
		LEVEL 0 FOR 992.972;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux12~15_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.733;
		LEVEL 0 FOR 992.267;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux12~16_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 6.672;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 72.506;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux12~17_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.377;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 71.801;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux12~18_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 8.085;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 71.093;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|lcells[6].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.224;
		LEVEL 1 FOR 70.611;
		LEVEL 0 FOR 30.211;
		LEVEL 1 FOR 369.789;
		LEVEL 0 FOR 380.211;
		LEVEL 1 FOR 69.789;
		LEVEL 0 FOR 68.165;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|lcells[4].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.215;
		LEVEL 1 FOR 988.785;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux13~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.154;
		LEVEL 0 FOR 70.867;
		LEVEL 1 FOR 29.955;
		LEVEL 0 FOR 370.045;
		LEVEL 1 FOR 379.955;
		LEVEL 0 FOR 70.045;
		LEVEL 1 FOR 61.979;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux13~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.82;
		LEVEL 0 FOR 70.867;
		LEVEL 1 FOR 29.955;
		LEVEL 0 FOR 370.045;
		LEVEL 1 FOR 379.955;
		LEVEL 0 FOR 70.045;
		LEVEL 1 FOR 61.313;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux13~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.307;
		LEVEL 0 FOR 71.285;
		LEVEL 1 FOR 29.537;
		LEVEL 0 FOR 370.463;
		LEVEL 1 FOR 379.537;
		LEVEL 0 FOR 70.463;
		LEVEL 1 FOR 63.408;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux13~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.975;
		LEVEL 0 FOR 71.285;
		LEVEL 1 FOR 29.537;
		LEVEL 0 FOR 370.463;
		LEVEL 1 FOR 379.537;
		LEVEL 0 FOR 70.463;
		LEVEL 1 FOR 62.74;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux13~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.563;
		LEVEL 0 FOR 71.285;
		LEVEL 1 FOR 29.537;
		LEVEL 0 FOR 370.463;
		LEVEL 1 FOR 379.537;
		LEVEL 0 FOR 70.463;
		LEVEL 1 FOR 62.152;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux13~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.645;
		LEVEL 0 FOR 71.108;
		LEVEL 1 FOR 29.714;
		LEVEL 0 FOR 370.286;
		LEVEL 1 FOR 379.714;
		LEVEL 0 FOR 70.286;
		LEVEL 1 FOR 63.247;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux13~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.313;
		LEVEL 0 FOR 71.108;
		LEVEL 1 FOR 29.714;
		LEVEL 0 FOR 370.286;
		LEVEL 1 FOR 379.714;
		LEVEL 0 FOR 70.286;
		LEVEL 1 FOR 62.579;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux13~14_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.087;
		LEVEL 0 FOR 992.913;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux12~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 0.924;
		LEVEL 0 FOR 999.076;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux12~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.44;
		LEVEL 0 FOR 70.867;
		LEVEL 1 FOR 29.955;
		LEVEL 0 FOR 370.045;
		LEVEL 1 FOR 379.955;
		LEVEL 0 FOR 70.045;
		LEVEL 1 FOR 61.693;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux12~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 18.145;
		LEVEL 0 FOR 70.867;
		LEVEL 1 FOR 29.955;
		LEVEL 0 FOR 370.045;
		LEVEL 1 FOR 379.955;
		LEVEL 0 FOR 70.045;
		LEVEL 1 FOR 60.988;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux12~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.307;
		LEVEL 0 FOR 71.285;
		LEVEL 1 FOR 29.537;
		LEVEL 0 FOR 370.463;
		LEVEL 1 FOR 379.537;
		LEVEL 0 FOR 70.463;
		LEVEL 1 FOR 63.408;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux12~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.007;
		LEVEL 0 FOR 71.285;
		LEVEL 1 FOR 29.537;
		LEVEL 0 FOR 370.463;
		LEVEL 1 FOR 379.537;
		LEVEL 0 FOR 70.463;
		LEVEL 1 FOR 62.708;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux12~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.871;
		LEVEL 0 FOR 71.285;
		LEVEL 1 FOR 29.537;
		LEVEL 0 FOR 370.463;
		LEVEL 1 FOR 379.537;
		LEVEL 0 FOR 70.463;
		LEVEL 1 FOR 61.844;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux12~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.951;
		LEVEL 0 FOR 71.108;
		LEVEL 1 FOR 29.714;
		LEVEL 0 FOR 370.286;
		LEVEL 1 FOR 379.714;
		LEVEL 0 FOR 70.286;
		LEVEL 1 FOR 62.941;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux12~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.645;
		LEVEL 0 FOR 71.108;
		LEVEL 1 FOR 29.714;
		LEVEL 0 FOR 370.286;
		LEVEL 1 FOR 379.714;
		LEVEL 0 FOR 70.286;
		LEVEL 1 FOR 62.247;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux12~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.103;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 61.324;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux12~9_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.618;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 60.809;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux12~10_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.22;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 60.207;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux12~11_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1.319;
		LEVEL 0 FOR 998.681;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux12~12_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.98;
		LEVEL 0 FOR 64.852;
		LEVEL 1 FOR 165.178;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 27.358;
		LEVEL 1 FOR 431.228;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 162.297;
		LEVEL 1 FOR 9.341;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux12~13_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.688;
		LEVEL 0 FOR 64.852;
		LEVEL 1 FOR 165.178;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 27.358;
		LEVEL 1 FOR 431.228;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 162.297;
		LEVEL 1 FOR 8.633;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux12~14_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.476;
		LEVEL 0 FOR 992.524;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux13~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.732;
		LEVEL 0 FOR 71.108;
		LEVEL 1 FOR 29.714;
		LEVEL 0 FOR 370.286;
		LEVEL 1 FOR 379.714;
		LEVEL 0 FOR 70.286;
		LEVEL 1 FOR 63.16;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux13~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.129;
		LEVEL 0 FOR 71.108;
		LEVEL 1 FOR 29.714;
		LEVEL 0 FOR 370.286;
		LEVEL 1 FOR 379.714;
		LEVEL 0 FOR 70.286;
		LEVEL 1 FOR 62.763;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux13~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.369;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 62.058;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux13~12_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.566;
		LEVEL 0 FOR 64.852;
		LEVEL 1 FOR 165.178;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 27.358;
		LEVEL 1 FOR 431.228;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 162.297;
		LEVEL 1 FOR 8.755;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux13~13_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.268;
		LEVEL 0 FOR 64.852;
		LEVEL 1 FOR 165.178;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 27.358;
		LEVEL 1 FOR 431.228;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 162.297;
		LEVEL 1 FOR 8.053;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux13~14_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 6.596;
		LEVEL 0 FOR 993.404;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux13~15_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.265;
		LEVEL 0 FOR 992.735;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux13~16_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.654;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 71.524;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux13~17_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 8.363;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 70.815;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux13~18_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 9.066;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 70.112;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux13~19_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.76;
		LEVEL 0 FOR 66.976;
		LEVEL 1 FOR 8.112;
		LEVEL 0 FOR 5.376;
		LEVEL 1 FOR 10.735;
		LEVEL 0 FOR 23.887;
		LEVEL 1 FOR 10.757;
		LEVEL 0 FOR 14.757;
		LEVEL 1 FOR 79.463;
		LEVEL 0 FOR 180.0;
		LEVEL 1 FOR 140.583;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 40.129;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 214.177;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux13~20_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.153;
		LEVEL 0 FOR 66.976;
		LEVEL 1 FOR 8.112;
		LEVEL 0 FOR 5.376;
		LEVEL 1 FOR 10.735;
		LEVEL 0 FOR 23.887;
		LEVEL 1 FOR 10.757;
		LEVEL 0 FOR 14.757;
		LEVEL 1 FOR 79.463;
		LEVEL 0 FOR 180.0;
		LEVEL 1 FOR 140.583;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 40.129;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 213.784;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux13~21_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 9.764;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 69.414;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux12~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 0.962;
		LEVEL 0 FOR 999.038;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux12~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.905;
		LEVEL 0 FOR 70.867;
		LEVEL 1 FOR 29.955;
		LEVEL 0 FOR 370.045;
		LEVEL 1 FOR 379.955;
		LEVEL 0 FOR 70.045;
		LEVEL 1 FOR 63.228;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux12~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.605;
		LEVEL 0 FOR 70.867;
		LEVEL 1 FOR 29.955;
		LEVEL 0 FOR 370.045;
		LEVEL 1 FOR 379.955;
		LEVEL 0 FOR 70.045;
		LEVEL 1 FOR 62.528;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux12~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.138;
		LEVEL 0 FOR 71.285;
		LEVEL 1 FOR 29.537;
		LEVEL 0 FOR 370.463;
		LEVEL 1 FOR 379.537;
		LEVEL 0 FOR 70.463;
		LEVEL 1 FOR 61.577;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux12~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.842;
		LEVEL 0 FOR 71.285;
		LEVEL 1 FOR 29.537;
		LEVEL 0 FOR 370.463;
		LEVEL 1 FOR 379.537;
		LEVEL 0 FOR 70.463;
		LEVEL 1 FOR 60.873;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux12~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 18.945;
		LEVEL 0 FOR 71.285;
		LEVEL 1 FOR 29.537;
		LEVEL 0 FOR 370.463;
		LEVEL 1 FOR 379.537;
		LEVEL 0 FOR 70.463;
		LEVEL 1 FOR 59.77;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux12~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.914;
		LEVEL 0 FOR 71.108;
		LEVEL 1 FOR 29.714;
		LEVEL 0 FOR 370.286;
		LEVEL 1 FOR 379.714;
		LEVEL 0 FOR 70.286;
		LEVEL 1 FOR 62.978;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux12~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.307;
		LEVEL 0 FOR 71.108;
		LEVEL 1 FOR 29.714;
		LEVEL 0 FOR 370.286;
		LEVEL 1 FOR 379.714;
		LEVEL 0 FOR 70.286;
		LEVEL 1 FOR 62.585;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux12~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.369;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 62.058;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux12~9_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.042;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 61.385;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux12~10_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.396;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 60.031;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux12~11_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1.73;
		LEVEL 0 FOR 998.27;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux12~12_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.297;
		LEVEL 0 FOR 64.852;
		LEVEL 1 FOR 165.178;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 27.358;
		LEVEL 1 FOR 431.228;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 162.297;
		LEVEL 1 FOR 9.024;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux12~14_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.137;
		LEVEL 0 FOR 992.863;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux12~15_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.666;
		LEVEL 0 FOR 992.334;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux12~16_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.386;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 71.792;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux12~17_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 8.091;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 71.087;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux12~18_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 8.762;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 70.416;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux13~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.208;
		LEVEL 0 FOR 70.867;
		LEVEL 1 FOR 29.955;
		LEVEL 0 FOR 370.045;
		LEVEL 1 FOR 379.955;
		LEVEL 0 FOR 70.045;
		LEVEL 1 FOR 63.925;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux13~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.916;
		LEVEL 0 FOR 70.867;
		LEVEL 1 FOR 29.955;
		LEVEL 0 FOR 370.045;
		LEVEL 1 FOR 379.955;
		LEVEL 0 FOR 70.045;
		LEVEL 1 FOR 63.217;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux13~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.454;
		LEVEL 0 FOR 71.108;
		LEVEL 1 FOR 29.714;
		LEVEL 0 FOR 370.286;
		LEVEL 1 FOR 379.714;
		LEVEL 0 FOR 70.286;
		LEVEL 1 FOR 63.438;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux13~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.85;
		LEVEL 0 FOR 71.108;
		LEVEL 1 FOR 29.714;
		LEVEL 0 FOR 370.286;
		LEVEL 1 FOR 379.714;
		LEVEL 0 FOR 70.286;
		LEVEL 1 FOR 63.042;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux13~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.235;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 62.192;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux13~9_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.94;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 61.487;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux13~10_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.466;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 60.961;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux13~12_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.446;
		LEVEL 0 FOR 64.852;
		LEVEL 1 FOR 165.178;
		LEVEL 0 FOR 59.71;
		LEVEL 1 FOR 431.228;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 194.649;
		LEVEL 1 FOR 7.875;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux13~13_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.978;
		LEVEL 0 FOR 64.852;
		LEVEL 1 FOR 165.178;
		LEVEL 0 FOR 59.71;
		LEVEL 1 FOR 431.228;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 194.649;
		LEVEL 1 FOR 7.343;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux13~14_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 6.327;
		LEVEL 0 FOR 993.673;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux13~15_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 6.998;
		LEVEL 0 FOR 993.002;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux13~16_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.526;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 71.652;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux13~17_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 8.232;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 70.946;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux13~18_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 9.38;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 69.798;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux13~19_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.984;
		LEVEL 0 FOR 66.976;
		LEVEL 1 FOR 8.112;
		LEVEL 0 FOR 5.376;
		LEVEL 1 FOR 10.735;
		LEVEL 0 FOR 23.887;
		LEVEL 1 FOR 10.757;
		LEVEL 0 FOR 14.757;
		LEVEL 1 FOR 79.463;
		LEVEL 0 FOR 180.0;
		LEVEL 1 FOR 140.583;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 40.129;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 213.953;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux13~20_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.65;
		LEVEL 0 FOR 66.976;
		LEVEL 1 FOR 8.112;
		LEVEL 0 FOR 5.376;
		LEVEL 1 FOR 10.735;
		LEVEL 0 FOR 23.887;
		LEVEL 1 FOR 10.757;
		LEVEL 0 FOR 14.757;
		LEVEL 1 FOR 79.463;
		LEVEL 0 FOR 180.0;
		LEVEL 1 FOR 140.583;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 40.129;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 213.287;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux13~21_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 10.084;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 69.094;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux12~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.131;
		LEVEL 0 FOR 70.867;
		LEVEL 1 FOR 29.955;
		LEVEL 0 FOR 370.045;
		LEVEL 1 FOR 379.955;
		LEVEL 0 FOR 70.045;
		LEVEL 1 FOR 64.002;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux12~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.828;
		LEVEL 0 FOR 70.867;
		LEVEL 1 FOR 29.955;
		LEVEL 0 FOR 370.045;
		LEVEL 1 FOR 379.955;
		LEVEL 0 FOR 70.045;
		LEVEL 1 FOR 63.305;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux12~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.307;
		LEVEL 0 FOR 71.285;
		LEVEL 1 FOR 29.537;
		LEVEL 0 FOR 370.463;
		LEVEL 1 FOR 379.537;
		LEVEL 0 FOR 70.463;
		LEVEL 1 FOR 63.408;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux12~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.981;
		LEVEL 0 FOR 71.285;
		LEVEL 1 FOR 29.537;
		LEVEL 0 FOR 370.463;
		LEVEL 1 FOR 379.537;
		LEVEL 0 FOR 70.463;
		LEVEL 1 FOR 62.734;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux12~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.65;
		LEVEL 0 FOR 71.285;
		LEVEL 1 FOR 29.537;
		LEVEL 0 FOR 370.463;
		LEVEL 1 FOR 379.537;
		LEVEL 0 FOR 70.463;
		LEVEL 1 FOR 62.065;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux12~12_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.789;
		LEVEL 0 FOR 64.852;
		LEVEL 1 FOR 165.178;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 27.358;
		LEVEL 1 FOR 431.228;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 162.297;
		LEVEL 1 FOR 8.532;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux12~13_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.316;
		LEVEL 0 FOR 64.852;
		LEVEL 1 FOR 165.178;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 27.358;
		LEVEL 1 FOR 431.228;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 162.297;
		LEVEL 1 FOR 8.005;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux12~14_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 6.33;
		LEVEL 0 FOR 993.67;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux12~15_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 6.995;
		LEVEL 0 FOR 993.005;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux12~16_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.53;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 71.648;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux12~17_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 8.238;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 70.94;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux12~18_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 8.637;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 70.541;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux12~19_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.746;
		LEVEL 0 FOR 66.976;
		LEVEL 1 FOR 8.112;
		LEVEL 0 FOR 5.376;
		LEVEL 1 FOR 10.735;
		LEVEL 0 FOR 23.887;
		LEVEL 1 FOR 10.757;
		LEVEL 0 FOR 14.757;
		LEVEL 1 FOR 79.463;
		LEVEL 0 FOR 180.0;
		LEVEL 1 FOR 140.583;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 40.129;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 214.191;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux12~20_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.145;
		LEVEL 0 FOR 66.976;
		LEVEL 1 FOR 8.112;
		LEVEL 0 FOR 5.376;
		LEVEL 1 FOR 10.735;
		LEVEL 0 FOR 23.887;
		LEVEL 1 FOR 10.757;
		LEVEL 0 FOR 14.757;
		LEVEL 1 FOR 79.463;
		LEVEL 0 FOR 180.0;
		LEVEL 1 FOR 140.583;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 40.129;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 213.792;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux12~21_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 9.166;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 70.012;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux12~22_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 10.245;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 68.933;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|lcells[6].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.955;
		LEVEL 1 FOR 70.538;
		LEVEL 0 FOR 30.284;
		LEVEL 1 FOR 369.716;
		LEVEL 0 FOR 380.284;
		LEVEL 1 FOR 69.716;
		LEVEL 0 FOR 67.507;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|lcells[4].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 12.003;
		LEVEL 1 FOR 987.997;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux13~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.494;
		LEVEL 0 FOR 70.867;
		LEVEL 1 FOR 29.955;
		LEVEL 0 FOR 370.045;
		LEVEL 1 FOR 379.955;
		LEVEL 0 FOR 70.045;
		LEVEL 1 FOR 63.639;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux13~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.161;
		LEVEL 0 FOR 70.867;
		LEVEL 1 FOR 29.955;
		LEVEL 0 FOR 370.045;
		LEVEL 1 FOR 379.955;
		LEVEL 0 FOR 70.045;
		LEVEL 1 FOR 62.972;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux13~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.275;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 62.152;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux13~14_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 6.753;
		LEVEL 0 FOR 993.247;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux13~15_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.277;
		LEVEL 0 FOR 992.723;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux13~16_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 6.845;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 72.333;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux13~17_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.508;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 71.67;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux13~18_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 8.649;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 70.529;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux12~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1.411;
		LEVEL 0 FOR 998.589;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux12~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.88;
		LEVEL 0 FOR 70.867;
		LEVEL 1 FOR 29.955;
		LEVEL 0 FOR 370.045;
		LEVEL 1 FOR 379.955;
		LEVEL 0 FOR 70.045;
		LEVEL 1 FOR 63.253;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux12~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.276;
		LEVEL 0 FOR 70.867;
		LEVEL 1 FOR 29.955;
		LEVEL 0 FOR 370.045;
		LEVEL 1 FOR 379.955;
		LEVEL 0 FOR 70.045;
		LEVEL 1 FOR 62.857;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux12~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.919;
		LEVEL 0 FOR 71.285;
		LEVEL 1 FOR 29.537;
		LEVEL 0 FOR 370.463;
		LEVEL 1 FOR 379.537;
		LEVEL 0 FOR 70.463;
		LEVEL 1 FOR 61.796;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux12~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.588;
		LEVEL 0 FOR 71.285;
		LEVEL 1 FOR 29.537;
		LEVEL 0 FOR 370.463;
		LEVEL 1 FOR 379.537;
		LEVEL 0 FOR 70.463;
		LEVEL 1 FOR 61.127;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux12~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 18.255;
		LEVEL 0 FOR 71.285;
		LEVEL 1 FOR 29.537;
		LEVEL 0 FOR 370.463;
		LEVEL 1 FOR 379.537;
		LEVEL 0 FOR 70.463;
		LEVEL 1 FOR 60.46;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux12~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.575;
		LEVEL 0 FOR 71.108;
		LEVEL 1 FOR 29.714;
		LEVEL 0 FOR 370.286;
		LEVEL 1 FOR 379.714;
		LEVEL 0 FOR 70.286;
		LEVEL 1 FOR 63.317;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux12~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.104;
		LEVEL 0 FOR 71.108;
		LEVEL 1 FOR 29.714;
		LEVEL 0 FOR 370.286;
		LEVEL 1 FOR 379.714;
		LEVEL 0 FOR 70.286;
		LEVEL 1 FOR 62.788;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux12~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.913;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 61.514;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux12~9_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.617;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 60.81;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux12~10_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.286;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 60.141;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux12~11_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1.94;
		LEVEL 0 FOR 998.06;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux12~14_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.078;
		LEVEL 0 FOR 992.922;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux12~15_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.606;
		LEVEL 0 FOR 992.394;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux12~16_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.369;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 71.809;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux12~17_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.898;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 71.28;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux12~18_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 8.597;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 70.581;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|lcells[4].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.417;
		LEVEL 1 FOR 988.583;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|lcells[7].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.199;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 67.979;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux13~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.787;
		LEVEL 0 FOR 70.867;
		LEVEL 1 FOR 29.955;
		LEVEL 0 FOR 370.045;
		LEVEL 1 FOR 379.955;
		LEVEL 0 FOR 70.045;
		LEVEL 1 FOR 62.346;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux13~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.932;
		LEVEL 0 FOR 71.285;
		LEVEL 1 FOR 29.537;
		LEVEL 0 FOR 370.463;
		LEVEL 1 FOR 379.537;
		LEVEL 0 FOR 70.463;
		LEVEL 1 FOR 62.783;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux13~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.638;
		LEVEL 0 FOR 71.285;
		LEVEL 1 FOR 29.537;
		LEVEL 0 FOR 370.463;
		LEVEL 1 FOR 379.537;
		LEVEL 0 FOR 70.463;
		LEVEL 1 FOR 62.077;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux13~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.234;
		LEVEL 0 FOR 71.108;
		LEVEL 1 FOR 29.714;
		LEVEL 0 FOR 370.286;
		LEVEL 1 FOR 379.714;
		LEVEL 0 FOR 70.286;
		LEVEL 1 FOR 63.658;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux13~14_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 6.393;
		LEVEL 0 FOR 993.607;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux13~15_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.099;
		LEVEL 0 FOR 992.901;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux13~16_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.008;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 72.17;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux13~19_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.007;
		LEVEL 0 FOR 66.976;
		LEVEL 1 FOR 8.112;
		LEVEL 0 FOR 5.376;
		LEVEL 1 FOR 10.735;
		LEVEL 0 FOR 23.887;
		LEVEL 1 FOR 10.757;
		LEVEL 0 FOR 14.757;
		LEVEL 1 FOR 79.463;
		LEVEL 0 FOR 180.0;
		LEVEL 1 FOR 140.583;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 40.129;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 213.93;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux13~20_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.403;
		LEVEL 0 FOR 66.976;
		LEVEL 1 FOR 8.112;
		LEVEL 0 FOR 5.376;
		LEVEL 1 FOR 10.735;
		LEVEL 0 FOR 23.887;
		LEVEL 1 FOR 10.757;
		LEVEL 0 FOR 14.757;
		LEVEL 1 FOR 79.463;
		LEVEL 0 FOR 180.0;
		LEVEL 1 FOR 140.583;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 40.129;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 213.534;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux12~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 0.818;
		LEVEL 0 FOR 999.182;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux12~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.614;
		LEVEL 0 FOR 70.867;
		LEVEL 1 FOR 29.955;
		LEVEL 0 FOR 370.045;
		LEVEL 1 FOR 379.955;
		LEVEL 0 FOR 70.045;
		LEVEL 1 FOR 62.519;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux12~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.317;
		LEVEL 0 FOR 70.867;
		LEVEL 1 FOR 29.955;
		LEVEL 0 FOR 370.045;
		LEVEL 1 FOR 379.955;
		LEVEL 0 FOR 70.045;
		LEVEL 1 FOR 61.816;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux12~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 14.938;
		LEVEL 0 FOR 71.108;
		LEVEL 1 FOR 29.714;
		LEVEL 0 FOR 370.286;
		LEVEL 1 FOR 379.714;
		LEVEL 0 FOR 70.286;
		LEVEL 1 FOR 63.954;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux12~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.328;
		LEVEL 0 FOR 71.108;
		LEVEL 1 FOR 29.714;
		LEVEL 0 FOR 370.286;
		LEVEL 1 FOR 379.714;
		LEVEL 0 FOR 70.286;
		LEVEL 1 FOR 63.564;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux12~12_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.874;
		LEVEL 0 FOR 64.852;
		LEVEL 1 FOR 165.178;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 27.358;
		LEVEL 1 FOR 431.228;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 162.297;
		LEVEL 1 FOR 8.447;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux12~13_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.543;
		LEVEL 0 FOR 64.852;
		LEVEL 1 FOR 165.178;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 27.358;
		LEVEL 1 FOR 431.228;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 162.297;
		LEVEL 1 FOR 7.778;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux12~14_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 6.39;
		LEVEL 0 FOR 993.61;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux12~15_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.061;
		LEVEL 0 FOR 992.939;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux12~16_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.184;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 71.994;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux12~17_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.891;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 71.287;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux12~18_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 8.599;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 70.579;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux12~19_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.292;
		LEVEL 0 FOR 66.976;
		LEVEL 1 FOR 8.112;
		LEVEL 0 FOR 5.376;
		LEVEL 1 FOR 10.735;
		LEVEL 0 FOR 23.887;
		LEVEL 1 FOR 10.757;
		LEVEL 0 FOR 14.757;
		LEVEL 1 FOR 79.463;
		LEVEL 0 FOR 180.0;
		LEVEL 1 FOR 140.583;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 40.129;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 213.645;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux12~20_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.825;
		LEVEL 0 FOR 66.976;
		LEVEL 1 FOR 8.112;
		LEVEL 0 FOR 5.376;
		LEVEL 1 FOR 10.735;
		LEVEL 0 FOR 23.887;
		LEVEL 1 FOR 10.757;
		LEVEL 0 FOR 14.757;
		LEVEL 1 FOR 79.463;
		LEVEL 0 FOR 180.0;
		LEVEL 1 FOR 140.583;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 40.129;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 213.112;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux12~21_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 9.303;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 69.875;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux12~22_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 9.836;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 69.342;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|lcells[5].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.054;
		LEVEL 1 FOR 70.85;
		LEVEL 0 FOR 29.972;
		LEVEL 1 FOR 370.028;
		LEVEL 0 FOR 379.972;
		LEVEL 1 FOR 70.028;
		LEVEL 0 FOR 68.096;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|lcells[4].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.077;
		LEVEL 1 FOR 988.923;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux13~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1.206;
		LEVEL 0 FOR 998.794;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux13~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.241;
		LEVEL 0 FOR 70.867;
		LEVEL 1 FOR 29.955;
		LEVEL 0 FOR 370.045;
		LEVEL 1 FOR 379.955;
		LEVEL 0 FOR 70.045;
		LEVEL 1 FOR 63.892;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux13~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.769;
		LEVEL 0 FOR 70.867;
		LEVEL 1 FOR 29.955;
		LEVEL 0 FOR 370.045;
		LEVEL 1 FOR 379.955;
		LEVEL 0 FOR 70.045;
		LEVEL 1 FOR 63.364;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux13~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.192;
		LEVEL 0 FOR 71.285;
		LEVEL 1 FOR 29.537;
		LEVEL 0 FOR 370.463;
		LEVEL 1 FOR 379.537;
		LEVEL 0 FOR 70.463;
		LEVEL 1 FOR 62.523;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux13~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 14.951;
		LEVEL 0 FOR 71.108;
		LEVEL 1 FOR 29.714;
		LEVEL 0 FOR 370.286;
		LEVEL 1 FOR 379.714;
		LEVEL 0 FOR 70.286;
		LEVEL 1 FOR 63.941;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux13~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.345;
		LEVEL 0 FOR 71.108;
		LEVEL 1 FOR 29.714;
		LEVEL 0 FOR 370.286;
		LEVEL 1 FOR 379.714;
		LEVEL 0 FOR 70.286;
		LEVEL 1 FOR 63.547;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux13~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.383;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 62.044;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux13~12_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.697;
		LEVEL 0 FOR 64.852;
		LEVEL 1 FOR 165.178;
		LEVEL 0 FOR 59.71;
		LEVEL 1 FOR 431.228;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 194.649;
		LEVEL 1 FOR 7.624;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux13~16_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.37;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 71.808;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux12~12_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.142;
		LEVEL 0 FOR 64.852;
		LEVEL 1 FOR 165.178;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 27.358;
		LEVEL 1 FOR 431.228;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 162.297;
		LEVEL 1 FOR 8.179;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux12~13_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.664;
		LEVEL 0 FOR 64.852;
		LEVEL 1 FOR 165.178;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 27.358;
		LEVEL 1 FOR 431.228;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 162.297;
		LEVEL 1 FOR 7.657;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux12~14_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 6.675;
		LEVEL 0 FOR 993.325;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux12~15_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.338;
		LEVEL 0 FOR 992.662;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux12~16_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.37;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 71.808;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux12~17_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.899;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 71.279;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux12~18_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 8.606;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 70.572;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux12~19_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.957;
		LEVEL 0 FOR 66.976;
		LEVEL 1 FOR 8.112;
		LEVEL 0 FOR 5.376;
		LEVEL 1 FOR 10.735;
		LEVEL 0 FOR 23.887;
		LEVEL 1 FOR 10.757;
		LEVEL 0 FOR 14.757;
		LEVEL 1 FOR 79.463;
		LEVEL 0 FOR 180.0;
		LEVEL 1 FOR 140.583;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 40.129;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 213.98;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux12~20_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.357;
		LEVEL 0 FOR 66.976;
		LEVEL 1 FOR 8.112;
		LEVEL 0 FOR 5.376;
		LEVEL 1 FOR 10.735;
		LEVEL 0 FOR 23.887;
		LEVEL 1 FOR 10.757;
		LEVEL 0 FOR 14.757;
		LEVEL 1 FOR 79.463;
		LEVEL 0 FOR 180.0;
		LEVEL 1 FOR 140.583;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 40.129;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 213.58;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux12~21_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 9.135;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 70.043;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|lcells[7].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 10.539;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 68.639;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux13~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 14.552;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 62.875;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux13~12_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.745;
		LEVEL 0 FOR 64.852;
		LEVEL 1 FOR 165.178;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 27.358;
		LEVEL 1 FOR 431.228;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 162.297;
		LEVEL 1 FOR 8.576;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux13~13_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.45;
		LEVEL 0 FOR 64.852;
		LEVEL 1 FOR 165.178;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 27.358;
		LEVEL 1 FOR 431.228;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 162.297;
		LEVEL 1 FOR 7.871;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux13~14_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 6.343;
		LEVEL 0 FOR 993.657;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux13~15_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 6.876;
		LEVEL 0 FOR 993.124;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux13~16_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.155;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 72.023;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux13~17_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.819;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 71.359;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux13~18_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 9.257;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 69.921;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux13~19_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.211;
		LEVEL 0 FOR 66.976;
		LEVEL 1 FOR 8.112;
		LEVEL 0 FOR 5.376;
		LEVEL 1 FOR 10.735;
		LEVEL 0 FOR 23.887;
		LEVEL 1 FOR 10.757;
		LEVEL 0 FOR 14.757;
		LEVEL 1 FOR 79.463;
		LEVEL 0 FOR 180.0;
		LEVEL 1 FOR 140.583;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 40.129;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 213.726;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux13~20_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.61;
		LEVEL 0 FOR 66.976;
		LEVEL 1 FOR 8.112;
		LEVEL 0 FOR 5.376;
		LEVEL 1 FOR 10.735;
		LEVEL 0 FOR 23.887;
		LEVEL 1 FOR 10.757;
		LEVEL 0 FOR 14.757;
		LEVEL 1 FOR 79.463;
		LEVEL 0 FOR 180.0;
		LEVEL 1 FOR 140.583;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 40.129;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 213.327;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux13~21_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 9.928;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 69.25;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux13~22_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.599;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 67.579;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux12~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.512;
		LEVEL 0 FOR 71.285;
		LEVEL 1 FOR 29.537;
		LEVEL 0 FOR 370.463;
		LEVEL 1 FOR 379.537;
		LEVEL 0 FOR 70.463;
		LEVEL 1 FOR 63.203;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux12~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.909;
		LEVEL 0 FOR 71.285;
		LEVEL 1 FOR 29.537;
		LEVEL 0 FOR 370.463;
		LEVEL 1 FOR 379.537;
		LEVEL 0 FOR 70.463;
		LEVEL 1 FOR 62.806;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux12~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 14.603;
		LEVEL 0 FOR 70.867;
		LEVEL 1 FOR 29.955;
		LEVEL 0 FOR 370.045;
		LEVEL 1 FOR 379.955;
		LEVEL 0 FOR 70.045;
		LEVEL 1 FOR 64.53;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux12~13_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 6.343;
		LEVEL 0 FOR 993.657;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux12~14_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 6.876;
		LEVEL 0 FOR 993.124;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux12~15_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.158;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 72.02;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux12~16_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.834;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 71.344;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux12~17_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 8.224;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 70.954;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|lcells[5].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 10.64;
		LEVEL 1 FOR 72.568;
		LEVEL 0 FOR 28.254;
		LEVEL 1 FOR 371.746;
		LEVEL 0 FOR 378.254;
		LEVEL 1 FOR 71.746;
		LEVEL 0 FOR 66.792;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|lcells[6].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 12.346;
		LEVEL 1 FOR 69.115;
		LEVEL 0 FOR 31.707;
		LEVEL 1 FOR 368.293;
		LEVEL 0 FOR 381.707;
		LEVEL 1 FOR 68.293;
		LEVEL 0 FOR 68.539;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux13~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.766;
		LEVEL 0 FOR 71.108;
		LEVEL 1 FOR 29.714;
		LEVEL 0 FOR 370.286;
		LEVEL 1 FOR 379.714;
		LEVEL 0 FOR 70.286;
		LEVEL 1 FOR 63.126;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux13~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.159;
		LEVEL 0 FOR 71.108;
		LEVEL 1 FOR 29.714;
		LEVEL 0 FOR 370.286;
		LEVEL 1 FOR 379.714;
		LEVEL 0 FOR 70.286;
		LEVEL 1 FOR 62.733;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux13~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.702;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 61.725;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux13~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.224;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 61.203;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux13~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.925;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 60.502;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux13~13_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.763;
		LEVEL 0 FOR 64.852;
		LEVEL 1 FOR 165.178;
		LEVEL 0 FOR 59.71;
		LEVEL 1 FOR 431.228;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 194.649;
		LEVEL 1 FOR 7.558;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux13~14_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 18.43;
		LEVEL 0 FOR 64.852;
		LEVEL 1 FOR 165.178;
		LEVEL 0 FOR 59.71;
		LEVEL 1 FOR 431.228;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 194.649;
		LEVEL 1 FOR 6.891;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux13~15_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 6.327;
		LEVEL 0 FOR 993.673;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux13~16_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.025;
		LEVEL 0 FOR 992.975;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux13~17_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.284;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 71.894;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux13~18_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.992;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 71.186;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux13~19_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 9.159;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 70.019;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux13~20_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.256;
		LEVEL 0 FOR 66.976;
		LEVEL 1 FOR 8.112;
		LEVEL 0 FOR 5.376;
		LEVEL 1 FOR 10.735;
		LEVEL 0 FOR 23.887;
		LEVEL 1 FOR 10.757;
		LEVEL 0 FOR 14.757;
		LEVEL 1 FOR 79.463;
		LEVEL 0 FOR 180.0;
		LEVEL 1 FOR 140.583;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 40.129;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 214.681;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux13~21_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.78;
		LEVEL 0 FOR 66.976;
		LEVEL 1 FOR 8.112;
		LEVEL 0 FOR 5.376;
		LEVEL 1 FOR 10.735;
		LEVEL 0 FOR 23.887;
		LEVEL 1 FOR 10.757;
		LEVEL 0 FOR 14.757;
		LEVEL 1 FOR 79.463;
		LEVEL 0 FOR 180.0;
		LEVEL 1 FOR 140.583;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 40.129;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 214.157;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux13~22_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 9.826;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 69.352;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux12~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.986;
		LEVEL 0 FOR 71.285;
		LEVEL 1 FOR 29.537;
		LEVEL 0 FOR 370.463;
		LEVEL 1 FOR 379.537;
		LEVEL 0 FOR 70.463;
		LEVEL 1 FOR 61.729;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux12~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.519;
		LEVEL 0 FOR 71.285;
		LEVEL 1 FOR 29.537;
		LEVEL 0 FOR 370.463;
		LEVEL 1 FOR 379.537;
		LEVEL 0 FOR 70.463;
		LEVEL 1 FOR 61.196;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux12~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.259;
		LEVEL 0 FOR 71.108;
		LEVEL 1 FOR 29.714;
		LEVEL 0 FOR 370.286;
		LEVEL 1 FOR 379.714;
		LEVEL 0 FOR 70.286;
		LEVEL 1 FOR 63.633;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux12~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.963;
		LEVEL 0 FOR 71.108;
		LEVEL 1 FOR 29.714;
		LEVEL 0 FOR 370.286;
		LEVEL 1 FOR 379.714;
		LEVEL 0 FOR 70.286;
		LEVEL 1 FOR 62.929;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux12~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.846;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 61.581;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux12~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.374;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 61.053;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux12~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.545;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 59.882;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux12~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.148;
		LEVEL 0 FOR 70.867;
		LEVEL 1 FOR 29.955;
		LEVEL 0 FOR 370.045;
		LEVEL 1 FOR 379.955;
		LEVEL 0 FOR 70.045;
		LEVEL 1 FOR 62.985;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux12~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.821;
		LEVEL 0 FOR 70.867;
		LEVEL 1 FOR 29.955;
		LEVEL 0 FOR 370.045;
		LEVEL 1 FOR 379.955;
		LEVEL 0 FOR 70.045;
		LEVEL 1 FOR 62.312;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux12~9_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 18.22;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 59.207;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux12~10_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 0.839;
		LEVEL 0 FOR 999.161;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux12~11_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.996;
		LEVEL 0 FOR 64.852;
		LEVEL 1 FOR 165.178;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 27.358;
		LEVEL 1 FOR 431.228;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 162.297;
		LEVEL 1 FOR 9.325;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux12~15_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.738;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 71.44;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux12~16_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 8.446;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 70.732;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux12~18_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.081;
		LEVEL 0 FOR 66.976;
		LEVEL 1 FOR 8.112;
		LEVEL 0 FOR 5.376;
		LEVEL 1 FOR 10.735;
		LEVEL 0 FOR 23.887;
		LEVEL 1 FOR 10.757;
		LEVEL 0 FOR 14.757;
		LEVEL 1 FOR 79.463;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 147.648;
		LEVEL 1 FOR 140.583;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 40.129;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 182.504;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux12~19_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.472;
		LEVEL 0 FOR 66.976;
		LEVEL 1 FOR 8.112;
		LEVEL 0 FOR 5.376;
		LEVEL 1 FOR 10.735;
		LEVEL 0 FOR 23.887;
		LEVEL 1 FOR 10.757;
		LEVEL 0 FOR 14.757;
		LEVEL 1 FOR 79.463;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 147.648;
		LEVEL 1 FOR 140.583;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 40.129;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 182.113;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|lcells[5].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.44;
		LEVEL 1 FOR 71.053;
		LEVEL 0 FOR 29.769;
		LEVEL 1 FOR 370.231;
		LEVEL 0 FOR 379.769;
		LEVEL 1 FOR 70.231;
		LEVEL 0 FOR 67.507;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|lcells[6].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.687;
		LEVEL 1 FOR 70.519;
		LEVEL 0 FOR 30.303;
		LEVEL 1 FOR 369.697;
		LEVEL 0 FOR 380.303;
		LEVEL 1 FOR 69.697;
		LEVEL 0 FOR 67.794;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|lcells[4].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.687;
		LEVEL 1 FOR 70.567;
		LEVEL 0 FOR 0.255;
		LEVEL 1 FOR 29.745;
		LEVEL 0 FOR 0.255;
		LEVEL 1 FOR 369.745;
		LEVEL 0 FOR 0.255;
		LEVEL 1 FOR 379.745;
		LEVEL 0 FOR 0.255;
		LEVEL 1 FOR 69.745;
		LEVEL 0 FOR 0.255;
		LEVEL 1 FOR 67.491;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux13~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.204;
		LEVEL 0 FOR 71.285;
		LEVEL 1 FOR 29.537;
		LEVEL 0 FOR 370.463;
		LEVEL 1 FOR 379.537;
		LEVEL 0 FOR 70.463;
		LEVEL 1 FOR 61.511;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux13~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.907;
		LEVEL 0 FOR 71.285;
		LEVEL 1 FOR 29.537;
		LEVEL 0 FOR 370.463;
		LEVEL 1 FOR 379.537;
		LEVEL 0 FOR 70.463;
		LEVEL 1 FOR 60.808;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux13~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.685;
		LEVEL 0 FOR 71.108;
		LEVEL 1 FOR 29.714;
		LEVEL 0 FOR 370.286;
		LEVEL 1 FOR 379.714;
		LEVEL 0 FOR 70.286;
		LEVEL 1 FOR 63.207;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux13~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.36;
		LEVEL 0 FOR 71.108;
		LEVEL 1 FOR 29.714;
		LEVEL 0 FOR 370.286;
		LEVEL 1 FOR 379.714;
		LEVEL 0 FOR 70.286;
		LEVEL 1 FOR 62.532;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux13~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.624;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 61.803;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux13~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.294;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 61.133;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux13~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.181;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 60.246;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux13~9_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.987;
		LEVEL 0 FOR 70.867;
		LEVEL 1 FOR 29.955;
		LEVEL 0 FOR 370.045;
		LEVEL 1 FOR 379.955;
		LEVEL 0 FOR 70.045;
		LEVEL 1 FOR 63.146;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux13~10_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.687;
		LEVEL 0 FOR 70.867;
		LEVEL 1 FOR 29.955;
		LEVEL 0 FOR 370.045;
		LEVEL 1 FOR 379.955;
		LEVEL 0 FOR 70.045;
		LEVEL 1 FOR 62.446;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux13~11_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.882;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 59.545;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux13~15_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 6.734;
		LEVEL 0 FOR 993.266;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux13~16_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.401;
		LEVEL 0 FOR 992.599;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux13~17_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.753;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 71.425;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux13~18_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 8.414;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 70.764;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux13~19_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 9.119;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 70.059;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux13~20_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.287;
		LEVEL 0 FOR 66.976;
		LEVEL 1 FOR 8.112;
		LEVEL 0 FOR 5.376;
		LEVEL 1 FOR 10.735;
		LEVEL 0 FOR 23.887;
		LEVEL 1 FOR 10.757;
		LEVEL 0 FOR 14.757;
		LEVEL 1 FOR 79.463;
		LEVEL 0 FOR 180.0;
		LEVEL 1 FOR 140.583;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 40.129;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 214.65;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux12~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.918;
		LEVEL 0 FOR 71.285;
		LEVEL 1 FOR 29.537;
		LEVEL 0 FOR 370.463;
		LEVEL 1 FOR 379.537;
		LEVEL 0 FOR 70.463;
		LEVEL 1 FOR 61.797;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux12~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.315;
		LEVEL 0 FOR 71.285;
		LEVEL 1 FOR 29.537;
		LEVEL 0 FOR 370.463;
		LEVEL 1 FOR 379.537;
		LEVEL 0 FOR 70.463;
		LEVEL 1 FOR 61.4;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux12~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.365;
		LEVEL 0 FOR 71.108;
		LEVEL 1 FOR 29.714;
		LEVEL 0 FOR 370.286;
		LEVEL 1 FOR 379.714;
		LEVEL 0 FOR 70.286;
		LEVEL 1 FOR 63.527;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux12~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.758;
		LEVEL 0 FOR 71.108;
		LEVEL 1 FOR 29.714;
		LEVEL 0 FOR 370.286;
		LEVEL 1 FOR 379.714;
		LEVEL 0 FOR 70.286;
		LEVEL 1 FOR 63.134;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux12~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.627;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 61.8;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux12~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.302;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 61.125;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux12~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.881;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 60.546;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux12~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.884;
		LEVEL 0 FOR 70.867;
		LEVEL 1 FOR 29.955;
		LEVEL 0 FOR 370.045;
		LEVEL 1 FOR 379.955;
		LEVEL 0 FOR 70.045;
		LEVEL 1 FOR 63.249;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux12~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.549;
		LEVEL 0 FOR 70.867;
		LEVEL 1 FOR 29.955;
		LEVEL 0 FOR 370.045;
		LEVEL 1 FOR 379.955;
		LEVEL 0 FOR 70.045;
		LEVEL 1 FOR 62.584;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux12~9_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.549;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 59.878;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux12~10_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 0.851;
		LEVEL 0 FOR 999.149;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux12~15_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.481;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 71.697;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux12~18_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.064;
		LEVEL 0 FOR 66.976;
		LEVEL 1 FOR 8.112;
		LEVEL 0 FOR 5.376;
		LEVEL 1 FOR 10.735;
		LEVEL 0 FOR 23.887;
		LEVEL 1 FOR 10.757;
		LEVEL 0 FOR 14.757;
		LEVEL 1 FOR 79.463;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 147.648;
		LEVEL 1 FOR 140.583;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 40.129;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 182.521;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux12~19_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.736;
		LEVEL 0 FOR 66.976;
		LEVEL 1 FOR 8.112;
		LEVEL 0 FOR 5.376;
		LEVEL 1 FOR 10.735;
		LEVEL 0 FOR 23.887;
		LEVEL 1 FOR 10.757;
		LEVEL 0 FOR 14.757;
		LEVEL 1 FOR 79.463;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 147.648;
		LEVEL 1 FOR 140.583;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 40.129;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 181.849;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|lcells[6].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.427;
		LEVEL 1 FOR 70.173;
		LEVEL 0 FOR 30.649;
		LEVEL 1 FOR 369.351;
		LEVEL 0 FOR 380.649;
		LEVEL 1 FOR 69.351;
		LEVEL 0 FOR 68.4;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|lcells[4].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.417;
		LEVEL 1 FOR 70.231;
		LEVEL 0 FOR 0.591;
		LEVEL 1 FOR 29.409;
		LEVEL 0 FOR 0.591;
		LEVEL 1 FOR 369.409;
		LEVEL 0 FOR 0.591;
		LEVEL 1 FOR 379.409;
		LEVEL 0 FOR 0.591;
		LEVEL 1 FOR 69.409;
		LEVEL 0 FOR 0.591;
		LEVEL 1 FOR 67.761;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux13~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.372;
		LEVEL 0 FOR 71.108;
		LEVEL 1 FOR 29.714;
		LEVEL 0 FOR 370.286;
		LEVEL 1 FOR 379.714;
		LEVEL 0 FOR 70.286;
		LEVEL 1 FOR 63.52;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux13~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.074;
		LEVEL 0 FOR 71.108;
		LEVEL 1 FOR 29.714;
		LEVEL 0 FOR 370.286;
		LEVEL 1 FOR 379.714;
		LEVEL 0 FOR 70.286;
		LEVEL 1 FOR 62.818;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux13~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.454;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 61.973;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux13~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.117;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 61.31;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux13~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.819;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 60.608;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux13~15_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 6.58;
		LEVEL 0 FOR 993.42;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux13~16_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 6.972;
		LEVEL 0 FOR 993.028;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux13~17_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.696;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 71.482;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux13~18_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 8.356;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 70.822;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux13~19_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 9.061;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 70.117;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux12~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.947;
		LEVEL 0 FOR 71.285;
		LEVEL 1 FOR 29.537;
		LEVEL 0 FOR 370.463;
		LEVEL 1 FOR 379.537;
		LEVEL 0 FOR 70.463;
		LEVEL 1 FOR 61.768;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux12~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.615;
		LEVEL 0 FOR 71.285;
		LEVEL 1 FOR 29.537;
		LEVEL 0 FOR 370.463;
		LEVEL 1 FOR 379.537;
		LEVEL 0 FOR 70.463;
		LEVEL 1 FOR 61.1;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux12~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.374;
		LEVEL 0 FOR 71.108;
		LEVEL 1 FOR 29.714;
		LEVEL 0 FOR 370.286;
		LEVEL 1 FOR 379.714;
		LEVEL 0 FOR 70.286;
		LEVEL 1 FOR 63.518;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux12~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.082;
		LEVEL 0 FOR 71.108;
		LEVEL 1 FOR 29.714;
		LEVEL 0 FOR 370.286;
		LEVEL 1 FOR 379.714;
		LEVEL 0 FOR 70.286;
		LEVEL 1 FOR 62.81;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux12~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.102;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 61.325;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux12~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.811;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 60.616;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux12~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.764;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 59.663;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux12~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.678;
		LEVEL 0 FOR 70.867;
		LEVEL 1 FOR 29.955;
		LEVEL 0 FOR 370.045;
		LEVEL 1 FOR 379.955;
		LEVEL 0 FOR 70.045;
		LEVEL 1 FOR 63.455;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux12~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.35;
		LEVEL 0 FOR 70.867;
		LEVEL 1 FOR 29.955;
		LEVEL 0 FOR 370.045;
		LEVEL 1 FOR 379.955;
		LEVEL 0 FOR 70.045;
		LEVEL 1 FOR 62.783;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux12~9_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 18.625;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 58.802;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux12~10_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 0.886;
		LEVEL 0 FOR 999.114;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux12~13_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 6.97;
		LEVEL 0 FOR 993.03;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux12~18_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 14.85;
		LEVEL 0 FOR 66.976;
		LEVEL 1 FOR 8.112;
		LEVEL 0 FOR 5.376;
		LEVEL 1 FOR 10.735;
		LEVEL 0 FOR 23.887;
		LEVEL 1 FOR 10.757;
		LEVEL 0 FOR 14.757;
		LEVEL 1 FOR 79.463;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 147.648;
		LEVEL 1 FOR 140.583;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 40.129;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 182.735;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux12~19_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.515;
		LEVEL 0 FOR 66.976;
		LEVEL 1 FOR 8.112;
		LEVEL 0 FOR 5.376;
		LEVEL 1 FOR 10.735;
		LEVEL 0 FOR 23.887;
		LEVEL 1 FOR 10.757;
		LEVEL 0 FOR 14.757;
		LEVEL 1 FOR 79.463;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 147.648;
		LEVEL 1 FOR 140.583;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 40.129;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 182.07;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|lcells[5].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.085;
		LEVEL 1 FOR 71.442;
		LEVEL 0 FOR 29.38;
		LEVEL 1 FOR 370.62;
		LEVEL 0 FOR 379.38;
		LEVEL 1 FOR 70.62;
		LEVEL 0 FOR 67.473;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|lcells[6].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.655;
		LEVEL 1 FOR 70.251;
		LEVEL 0 FOR 30.571;
		LEVEL 1 FOR 369.429;
		LEVEL 0 FOR 380.571;
		LEVEL 1 FOR 69.429;
		LEVEL 0 FOR 68.094;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|lcells[4].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.703;
		LEVEL 1 FOR 70.193;
		LEVEL 0 FOR 0.629;
		LEVEL 1 FOR 29.371;
		LEVEL 0 FOR 0.629;
		LEVEL 1 FOR 369.371;
		LEVEL 0 FOR 0.629;
		LEVEL 1 FOR 379.371;
		LEVEL 0 FOR 0.629;
		LEVEL 1 FOR 69.371;
		LEVEL 0 FOR 0.629;
		LEVEL 1 FOR 67.475;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux13~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 14.934;
		LEVEL 0 FOR 71.108;
		LEVEL 1 FOR 29.714;
		LEVEL 0 FOR 370.286;
		LEVEL 1 FOR 379.714;
		LEVEL 0 FOR 70.286;
		LEVEL 1 FOR 63.958;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux13~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.328;
		LEVEL 0 FOR 71.108;
		LEVEL 1 FOR 29.714;
		LEVEL 0 FOR 370.286;
		LEVEL 1 FOR 379.714;
		LEVEL 0 FOR 70.286;
		LEVEL 1 FOR 63.564;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux13~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 14.756;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 62.671;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux13~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.278;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 62.149;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux13~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.983;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 61.444;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux13~9_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.291;
		LEVEL 0 FOR 70.867;
		LEVEL 1 FOR 29.955;
		LEVEL 0 FOR 370.045;
		LEVEL 1 FOR 379.955;
		LEVEL 0 FOR 70.045;
		LEVEL 1 FOR 62.842;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux13~15_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 6.476;
		LEVEL 0 FOR 993.524;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux13~16_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.144;
		LEVEL 0 FOR 992.856;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux13~17_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.843;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 71.335;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux13~18_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 8.361;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 70.817;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux13~19_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 9.029;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 70.149;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux12~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.492;
		LEVEL 0 FOR 71.285;
		LEVEL 1 FOR 29.537;
		LEVEL 0 FOR 370.463;
		LEVEL 1 FOR 379.537;
		LEVEL 0 FOR 70.463;
		LEVEL 1 FOR 62.223;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux12~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.889;
		LEVEL 0 FOR 71.285;
		LEVEL 1 FOR 29.537;
		LEVEL 0 FOR 370.463;
		LEVEL 1 FOR 379.537;
		LEVEL 0 FOR 70.463;
		LEVEL 1 FOR 61.826;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux12~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 14.66;
		LEVEL 0 FOR 71.108;
		LEVEL 1 FOR 29.714;
		LEVEL 0 FOR 370.286;
		LEVEL 1 FOR 379.714;
		LEVEL 0 FOR 70.286;
		LEVEL 1 FOR 64.232;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux12~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.366;
		LEVEL 0 FOR 71.108;
		LEVEL 1 FOR 29.714;
		LEVEL 0 FOR 370.286;
		LEVEL 1 FOR 379.714;
		LEVEL 0 FOR 70.286;
		LEVEL 1 FOR 63.526;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux12~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 14.601;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 62.826;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux12~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.126;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 62.301;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux12~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.836;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 60.591;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux12~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.972;
		LEVEL 0 FOR 70.867;
		LEVEL 1 FOR 29.955;
		LEVEL 0 FOR 370.045;
		LEVEL 1 FOR 379.955;
		LEVEL 0 FOR 70.045;
		LEVEL 1 FOR 63.161;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux12~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.645;
		LEVEL 0 FOR 70.867;
		LEVEL 1 FOR 29.955;
		LEVEL 0 FOR 370.045;
		LEVEL 1 FOR 379.955;
		LEVEL 0 FOR 70.045;
		LEVEL 1 FOR 62.488;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux12~9_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.538;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 59.889;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux12~10_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1.094;
		LEVEL 0 FOR 998.906;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux12~11_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.152;
		LEVEL 0 FOR 64.852;
		LEVEL 1 FOR 165.178;
		LEVEL 0 FOR 59.71;
		LEVEL 1 FOR 431.228;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 194.649;
		LEVEL 1 FOR 8.169;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux12~12_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.683;
		LEVEL 0 FOR 64.852;
		LEVEL 1 FOR 165.178;
		LEVEL 0 FOR 59.71;
		LEVEL 1 FOR 431.228;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 194.649;
		LEVEL 1 FOR 7.638;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux12~13_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 6.643;
		LEVEL 0 FOR 993.357;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux12~14_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.349;
		LEVEL 0 FOR 992.651;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux12~15_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.696;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 71.482;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux12~16_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 8.095;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 71.083;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux12~17_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 8.813;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 70.365;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux12~18_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.013;
		LEVEL 0 FOR 66.976;
		LEVEL 1 FOR 8.112;
		LEVEL 0 FOR 5.376;
		LEVEL 1 FOR 10.735;
		LEVEL 0 FOR 23.887;
		LEVEL 1 FOR 10.757;
		LEVEL 0 FOR 14.757;
		LEVEL 1 FOR 79.463;
		LEVEL 0 FOR 180.0;
		LEVEL 1 FOR 140.583;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 40.129;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 213.924;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux12~19_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.674;
		LEVEL 0 FOR 66.976;
		LEVEL 1 FOR 8.112;
		LEVEL 0 FOR 5.376;
		LEVEL 1 FOR 10.735;
		LEVEL 0 FOR 23.887;
		LEVEL 1 FOR 10.757;
		LEVEL 0 FOR 14.757;
		LEVEL 1 FOR 79.463;
		LEVEL 0 FOR 180.0;
		LEVEL 1 FOR 140.583;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 40.129;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 213.263;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux12~20_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 9.343;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 69.835;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|lcells[5].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.311;
		LEVEL 1 FOR 70.869;
		LEVEL 0 FOR 29.953;
		LEVEL 1 FOR 370.047;
		LEVEL 0 FOR 379.953;
		LEVEL 1 FOR 70.047;
		LEVEL 0 FOR 67.82;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux13~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.242;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 62.185;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux13~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.91;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 61.517;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux13~9_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.883;
		LEVEL 0 FOR 70.867;
		LEVEL 1 FOR 29.955;
		LEVEL 0 FOR 370.045;
		LEVEL 1 FOR 379.955;
		LEVEL 0 FOR 70.045;
		LEVEL 1 FOR 63.25;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux13~10_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.59;
		LEVEL 0 FOR 70.867;
		LEVEL 1 FOR 29.955;
		LEVEL 0 FOR 370.045;
		LEVEL 1 FOR 379.955;
		LEVEL 0 FOR 70.045;
		LEVEL 1 FOR 62.543;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux13~12_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 0.559;
		LEVEL 0 FOR 999.441;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux13~13_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.548;
		LEVEL 0 FOR 64.852;
		LEVEL 1 FOR 165.178;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 27.358;
		LEVEL 1 FOR 431.228;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 162.297;
		LEVEL 1 FOR 8.773;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux13~14_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.254;
		LEVEL 0 FOR 64.852;
		LEVEL 1 FOR 165.178;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 27.358;
		LEVEL 1 FOR 431.228;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 162.297;
		LEVEL 1 FOR 8.067;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux13~15_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 6.308;
		LEVEL 0 FOR 993.692;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux13~16_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 6.973;
		LEVEL 0 FOR 993.027;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux13~17_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.46;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 71.718;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux13~18_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 8.168;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 71.01;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux13~19_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 9.361;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 69.817;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux13~20_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.748;
		LEVEL 0 FOR 66.976;
		LEVEL 1 FOR 8.112;
		LEVEL 0 FOR 5.376;
		LEVEL 1 FOR 10.735;
		LEVEL 0 FOR 23.887;
		LEVEL 1 FOR 10.757;
		LEVEL 0 FOR 14.757;
		LEVEL 1 FOR 79.463;
		LEVEL 0 FOR 180.0;
		LEVEL 1 FOR 140.583;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 40.129;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 214.189;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux13~21_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.442;
		LEVEL 0 FOR 66.976;
		LEVEL 1 FOR 8.112;
		LEVEL 0 FOR 5.376;
		LEVEL 1 FOR 10.735;
		LEVEL 0 FOR 23.887;
		LEVEL 1 FOR 10.757;
		LEVEL 0 FOR 14.757;
		LEVEL 1 FOR 79.463;
		LEVEL 0 FOR 180.0;
		LEVEL 1 FOR 140.583;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 40.129;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 213.495;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux13~22_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 9.887;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 69.291;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux12~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.35;
		LEVEL 0 FOR 71.285;
		LEVEL 1 FOR 29.537;
		LEVEL 0 FOR 370.463;
		LEVEL 1 FOR 379.537;
		LEVEL 0 FOR 70.463;
		LEVEL 1 FOR 62.365;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux12~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.747;
		LEVEL 0 FOR 71.285;
		LEVEL 1 FOR 29.537;
		LEVEL 0 FOR 370.463;
		LEVEL 1 FOR 379.537;
		LEVEL 0 FOR 70.463;
		LEVEL 1 FOR 61.968;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux12~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.548;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 61.879;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux12~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.217;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 61.21;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux12~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.844;
		LEVEL 0 FOR 70.867;
		LEVEL 1 FOR 29.955;
		LEVEL 0 FOR 370.045;
		LEVEL 1 FOR 379.955;
		LEVEL 0 FOR 70.045;
		LEVEL 1 FOR 63.289;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux12~11_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.833;
		LEVEL 0 FOR 64.852;
		LEVEL 1 FOR 165.178;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 27.358;
		LEVEL 1 FOR 431.228;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 162.297;
		LEVEL 1 FOR 8.488;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux12~12_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.364;
		LEVEL 0 FOR 64.852;
		LEVEL 1 FOR 165.178;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 27.358;
		LEVEL 1 FOR 431.228;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 162.297;
		LEVEL 1 FOR 7.957;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux12~13_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.154;
		LEVEL 0 FOR 992.846;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux12~14_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.685;
		LEVEL 0 FOR 992.315;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux12~15_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.106;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 72.072;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux12~16_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.774;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 71.404;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux12~17_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 8.443;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 70.735;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux12~18_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.765;
		LEVEL 0 FOR 66.976;
		LEVEL 1 FOR 8.112;
		LEVEL 0 FOR 5.376;
		LEVEL 1 FOR 10.735;
		LEVEL 0 FOR 23.887;
		LEVEL 1 FOR 10.757;
		LEVEL 0 FOR 14.757;
		LEVEL 1 FOR 79.463;
		LEVEL 0 FOR 180.0;
		LEVEL 1 FOR 140.583;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 40.129;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 214.172;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux12~19_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.433;
		LEVEL 0 FOR 66.976;
		LEVEL 1 FOR 8.112;
		LEVEL 0 FOR 5.376;
		LEVEL 1 FOR 10.735;
		LEVEL 0 FOR 23.887;
		LEVEL 1 FOR 10.757;
		LEVEL 0 FOR 14.757;
		LEVEL 1 FOR 79.463;
		LEVEL 0 FOR 180.0;
		LEVEL 1 FOR 140.583;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 40.129;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 213.504;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux12~20_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 9.11;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 70.068;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|lcells[4].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.448;
		LEVEL 1 FOR 70.034;
		LEVEL 0 FOR 0.788;
		LEVEL 1 FOR 29.212;
		LEVEL 0 FOR 0.788;
		LEVEL 1 FOR 369.212;
		LEVEL 0 FOR 0.788;
		LEVEL 1 FOR 379.212;
		LEVEL 0 FOR 0.788;
		LEVEL 1 FOR 69.212;
		LEVEL 0 FOR 0.788;
		LEVEL 1 FOR 67.73;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux13~13_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.426;
		LEVEL 0 FOR 983.574;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux13~15_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 6.471;
		LEVEL 0 FOR 993.529;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux13~16_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 6.868;
		LEVEL 0 FOR 993.132;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux13~17_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.363;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 1.106;
		LEVEL 0 FOR 920.709;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux13~18_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 8.036;
		LEVEL 0 FOR 171.303;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 430.0;
		LEVEL 1 FOR 270.661;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux13~19_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 8.433;
		LEVEL 0 FOR 70.842;
		LEVEL 1 FOR 920.725;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux13~20_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.424;
		LEVEL 0 FOR 65.737;
		LEVEL 1 FOR 5.298;
		LEVEL 0 FOR 29.447;
		LEVEL 1 FOR 5.197;
		LEVEL 0 FOR 49.401;
		LEVEL 1 FOR 101.113;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 105.939;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 36.423;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 37.718;
		LEVEL 0 FOR 178.383;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux12~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.89;
		LEVEL 0 FOR 69.0;
		LEVEL 1 FOR 29.94;
		LEVEL 0 FOR 370.06;
		LEVEL 1 FOR 379.94;
		LEVEL 0 FOR 70.06;
		LEVEL 1 FOR 64.11;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux12~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.286;
		LEVEL 0 FOR 69.0;
		LEVEL 1 FOR 29.94;
		LEVEL 0 FOR 370.06;
		LEVEL 1 FOR 379.94;
		LEVEL 0 FOR 70.06;
		LEVEL 1 FOR 63.714;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux12~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 14.962;
		LEVEL 0 FOR 985.038;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux12~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.358;
		LEVEL 0 FOR 70.846;
		LEVEL 1 FOR 29.133;
		LEVEL 0 FOR 370.867;
		LEVEL 1 FOR 379.133;
		LEVEL 0 FOR 70.867;
		LEVEL 1 FOR 63.796;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux12~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.219;
		LEVEL 0 FOR 71.388;
		LEVEL 1 FOR 29.273;
		LEVEL 0 FOR 370.727;
		LEVEL 1 FOR 379.273;
		LEVEL 0 FOR 70.727;
		LEVEL 1 FOR 63.393;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux12~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.919;
		LEVEL 0 FOR 71.388;
		LEVEL 1 FOR 29.273;
		LEVEL 0 FOR 370.727;
		LEVEL 1 FOR 379.273;
		LEVEL 0 FOR 70.727;
		LEVEL 1 FOR 62.693;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux12~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.063;
		LEVEL 0 FOR 71.388;
		LEVEL 1 FOR 29.273;
		LEVEL 0 FOR 370.727;
		LEVEL 1 FOR 379.273;
		LEVEL 0 FOR 70.727;
		LEVEL 1 FOR 61.549;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux12~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.12;
		LEVEL 0 FOR 983.88;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux12~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.515;
		LEVEL 0 FOR 70.362;
		LEVEL 1 FOR 29.405;
		LEVEL 0 FOR 370.595;
		LEVEL 1 FOR 379.405;
		LEVEL 0 FOR 70.595;
		LEVEL 1 FOR 63.123;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux12~9_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.736;
		LEVEL 0 FOR 71.388;
		LEVEL 1 FOR 29.273;
		LEVEL 0 FOR 370.727;
		LEVEL 1 FOR 379.273;
		LEVEL 0 FOR 70.727;
		LEVEL 1 FOR 60.876;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux12~10_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 0.891;
		LEVEL 0 FOR 999.109;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux12~13_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 6.875;
		LEVEL 0 FOR 993.125;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux12~14_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.407;
		LEVEL 0 FOR 992.593;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux12~15_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.843;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 71.335;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux12~16_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 8.55;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 70.628;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux12~17_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 9.223;
		LEVEL 0 FOR 990.777;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux13~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.975;
		LEVEL 0 FOR 67.868;
		LEVEL 1 FOR 29.94;
		LEVEL 0 FOR 370.06;
		LEVEL 1 FOR 379.94;
		LEVEL 0 FOR 70.06;
		LEVEL 1 FOR 65.157;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux13~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.508;
		LEVEL 0 FOR 67.868;
		LEVEL 1 FOR 29.94;
		LEVEL 0 FOR 370.06;
		LEVEL 1 FOR 379.94;
		LEVEL 0 FOR 70.06;
		LEVEL 1 FOR 64.624;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux13~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.49;
		LEVEL 0 FOR 984.51;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux13~9_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.421;
		LEVEL 0 FOR 983.579;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux13~13_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.205;
		LEVEL 0 FOR 983.795;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux13~15_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 6.353;
		LEVEL 0 FOR 993.647;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux13~16_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.018;
		LEVEL 0 FOR 992.982;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux13~17_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 6.691;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 1.955;
		LEVEL 0 FOR 920.532;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux13~18_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.085;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 1.697;
		LEVEL 0 FOR 99.646;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 430.0;
		LEVEL 1 FOR 270.75;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux13~19_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.482;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 1.313;
		LEVEL 0 FOR 920.383;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux12~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.218;
		LEVEL 0 FOR 67.877;
		LEVEL 1 FOR 29.94;
		LEVEL 0 FOR 370.06;
		LEVEL 1 FOR 379.94;
		LEVEL 0 FOR 70.06;
		LEVEL 1 FOR 64.905;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux12~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.749;
		LEVEL 0 FOR 67.877;
		LEVEL 1 FOR 29.94;
		LEVEL 0 FOR 370.06;
		LEVEL 1 FOR 379.94;
		LEVEL 0 FOR 70.06;
		LEVEL 1 FOR 64.374;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux12~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.488;
		LEVEL 0 FOR 984.512;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux12~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.02;
		LEVEL 0 FOR 70.529;
		LEVEL 1 FOR 29.133;
		LEVEL 0 FOR 370.867;
		LEVEL 1 FOR 379.133;
		LEVEL 0 FOR 70.867;
		LEVEL 1 FOR 63.451;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux12~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.452;
		LEVEL 0 FOR 70.543;
		LEVEL 1 FOR 29.273;
		LEVEL 0 FOR 370.727;
		LEVEL 1 FOR 379.273;
		LEVEL 0 FOR 70.727;
		LEVEL 1 FOR 64.005;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux12~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.971;
		LEVEL 0 FOR 70.543;
		LEVEL 1 FOR 29.273;
		LEVEL 0 FOR 370.727;
		LEVEL 1 FOR 379.273;
		LEVEL 0 FOR 70.727;
		LEVEL 1 FOR 63.486;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux12~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.833;
		LEVEL 0 FOR 62.262;
		LEVEL 1 FOR 920.905;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux12~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.048;
		LEVEL 0 FOR 983.952;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux12~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.717;
		LEVEL 0 FOR 70.235;
		LEVEL 1 FOR 29.405;
		LEVEL 0 FOR 370.595;
		LEVEL 1 FOR 379.405;
		LEVEL 0 FOR 70.595;
		LEVEL 1 FOR 63.048;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux12~9_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.231;
		LEVEL 0 FOR 70.425;
		LEVEL 1 FOR 29.405;
		LEVEL 0 FOR 370.595;
		LEVEL 1 FOR 379.405;
		LEVEL 0 FOR 70.595;
		LEVEL 1 FOR 62.344;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux12~10_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 0.895;
		LEVEL 0 FOR 999.105;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux12~11_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.531;
		LEVEL 0 FOR 63.873;
		LEVEL 1 FOR 920.596;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux12~12_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.236;
		LEVEL 0 FOR 64.265;
		LEVEL 1 FOR 4.622;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 5.514;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 105.351;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 147.648;
		LEVEL 1 FOR 59.135;
		LEVEL 0 FOR 514.877;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux12~13_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.46;
		LEVEL 0 FOR 71.939;
		LEVEL 1 FOR 920.601;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux12~14_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 8.13;
		LEVEL 0 FOR 991.87;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux12~15_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 6.47;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 922.708;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux12~16_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.137;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 1.245;
		LEVEL 0 FOR 148.55;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 220.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 192.246;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux12~17_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.842;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 0.856;
		LEVEL 0 FOR 920.48;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux12~18_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 14.548;
		LEVEL 0 FOR 64.852;
		LEVEL 1 FOR 920.6;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux12~19_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.253;
		LEVEL 0 FOR 66.0;
		LEVEL 1 FOR 3.991;
		LEVEL 0 FOR 29.745;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 105.351;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 2.352;
		LEVEL 1 FOR 147.648;
		LEVEL 0 FOR 144.649;
		LEVEL 1 FOR 25.934;
		LEVEL 0 FOR 4.644;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 4.644;
		LEVEL 1 FOR 40.129;
		LEVEL 0 FOR 26.294;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 26.294;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 24.002;
		LEVEL 1 FOR 10.642;
		LEVEL 0 FOR 16.068;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 2.352;
		LEVEL 1 FOR 162.297;
		LEVEL 0 FOR 15.011;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux12~20_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 8.368;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 0.329;
		LEVEL 0 FOR 1.651;
		LEVEL 1 FOR 4.622;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 5.514;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 105.351;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 147.648;
		LEVEL 1 FOR 59.135;
		LEVEL 0 FOR 514.208;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|lcells[5].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 9.241;
		LEVEL 1 FOR 168.531;
		LEVEL 0 FOR 70.755;
		LEVEL 1 FOR 180.0;
		LEVEL 0 FOR 0.358;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 50.427;
		LEVEL 1 FOR 512.338;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|lcells[6].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 10.188;
		LEVEL 1 FOR 72.802;
		LEVEL 0 FOR 4.622;
		LEVEL 1 FOR 2.151;
		LEVEL 0 FOR 3.962;
		LEVEL 1 FOR 23.887;
		LEVEL 0 FOR 10.757;
		LEVEL 1 FOR 14.757;
		LEVEL 0 FOR 111.815;
		LEVEL 1 FOR 23.536;
		LEVEL 0 FOR 2.352;
		LEVEL 1 FOR 118.054;
		LEVEL 0 FOR 144.289;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 4.644;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 4.644;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 36.423;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 26.294;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 24.002;
		LEVEL 1 FOR 10.642;
		LEVEL 0 FOR 21.71;
		LEVEL 1 FOR 12.934;
		LEVEL 0 FOR 13.776;
		LEVEL 1 FOR 195.059;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|lcells[4].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 10.224;
		LEVEL 1 FOR 72.802;
		LEVEL 0 FOR 4.622;
		LEVEL 1 FOR 2.101;
		LEVEL 0 FOR 3.962;
		LEVEL 1 FOR 23.937;
		LEVEL 0 FOR 10.707;
		LEVEL 1 FOR 14.807;
		LEVEL 0 FOR 34.594;
		LEVEL 1 FOR 70.757;
		LEVEL 0 FOR 6.414;
		LEVEL 1 FOR 23.586;
		LEVEL 0 FOR 2.352;
		LEVEL 1 FOR 118.004;
		LEVEL 0 FOR 29.644;
		LEVEL 1 FOR 0.356;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 50.429;
		LEVEL 0 FOR 55.51;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 4.644;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 4.644;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 36.423;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 26.294;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 24.002;
		LEVEL 1 FOR 10.642;
		LEVEL 0 FOR 21.71;
		LEVEL 1 FOR 12.934;
		LEVEL 0 FOR 13.776;
		LEVEL 1 FOR 195.073;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux13~15_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 6.472;
		LEVEL 0 FOR 73.167;
		LEVEL 1 FOR 920.361;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux13~16_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 6.861;
		LEVEL 0 FOR 993.139;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux13~17_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.545;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 921.633;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux13~18_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 8.446;
		LEVEL 0 FOR 219.02;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 220.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 192.534;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux13~19_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 9.916;
		LEVEL 0 FOR 68.89;
		LEVEL 1 FOR 921.194;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux12~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.003;
		LEVEL 0 FOR 71.285;
		LEVEL 1 FOR 29.537;
		LEVEL 0 FOR 370.463;
		LEVEL 1 FOR 379.537;
		LEVEL 0 FOR 70.463;
		LEVEL 1 FOR 61.712;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux12~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.675;
		LEVEL 0 FOR 71.285;
		LEVEL 1 FOR 29.537;
		LEVEL 0 FOR 370.463;
		LEVEL 1 FOR 379.537;
		LEVEL 0 FOR 70.463;
		LEVEL 1 FOR 61.04;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux12~11_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.63;
		LEVEL 0 FOR 983.37;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux12~12_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.337;
		LEVEL 0 FOR 70.635;
		LEVEL 1 FOR 3.962;
		LEVEL 0 FOR 29.447;
		LEVEL 1 FOR 5.197;
		LEVEL 0 FOR 49.401;
		LEVEL 1 FOR 77.171;
		LEVEL 0 FOR 143.942;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 105.939;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 36.423;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 21.71;
		LEVEL 0 FOR 12.934;
		LEVEL 1 FOR 13.776;
		LEVEL 0 FOR 196.85;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux12~13_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.289;
		LEVEL 0 FOR 992.711;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux12~14_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.82;
		LEVEL 0 FOR 992.18;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux12~15_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.948;
		LEVEL 0 FOR 992.052;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux12~16_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 8.619;
		LEVEL 0 FOR 170.503;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 430.0;
		LEVEL 1 FOR 270.878;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux12~17_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 9.327;
		LEVEL 0 FOR 170.503;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 430.0;
		LEVEL 1 FOR 270.17;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux12~18_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.19;
		LEVEL 0 FOR 65.461;
		LEVEL 1 FOR 5.298;
		LEVEL 0 FOR 29.447;
		LEVEL 1 FOR 5.197;
		LEVEL 0 FOR 49.401;
		LEVEL 1 FOR 101.113;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 105.939;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 36.423;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 37.718;
		LEVEL 0 FOR 177.893;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux12~19_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.58;
		LEVEL 0 FOR 65.461;
		LEVEL 1 FOR 5.298;
		LEVEL 0 FOR 29.447;
		LEVEL 1 FOR 5.197;
		LEVEL 0 FOR 49.401;
		LEVEL 1 FOR 101.113;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 105.939;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 36.423;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 37.718;
		LEVEL 0 FOR 177.503;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux12~20_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 9.856;
		LEVEL 0 FOR 170.503;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 430.0;
		LEVEL 1 FOR 269.641;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux12~21_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 10.98;
		LEVEL 0 FOR 170.503;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 430.0;
		LEVEL 1 FOR 268.517;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|lcells[5].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.725;
		LEVEL 1 FOR 230.793;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 27.358;
		LEVEL 1 FOR 431.228;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 162.297;
		LEVEL 1 FOR 12.833;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux13~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.551;
		LEVEL 0 FOR 63.788;
		LEVEL 1 FOR 920.661;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux13~13_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.426;
		LEVEL 0 FOR 63.149;
		LEVEL 1 FOR 920.425;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux13~17_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.69;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 921.488;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux13~20_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.416;
		LEVEL 0 FOR 64.537;
		LEVEL 1 FOR 920.047;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux13~21_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.945;
		LEVEL 0 FOR 65.14;
		LEVEL 1 FOR 3.991;
		LEVEL 0 FOR 29.745;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 105.351;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 2.352;
		LEVEL 1 FOR 147.648;
		LEVEL 0 FOR 144.649;
		LEVEL 1 FOR 25.934;
		LEVEL 0 FOR 4.644;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 4.644;
		LEVEL 1 FOR 40.129;
		LEVEL 0 FOR 26.294;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 26.294;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 24.002;
		LEVEL 1 FOR 10.642;
		LEVEL 0 FOR 16.068;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 2.352;
		LEVEL 1 FOR 162.297;
		LEVEL 0 FOR 15.179;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux12~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.635;
		LEVEL 0 FOR 71.285;
		LEVEL 1 FOR 29.537;
		LEVEL 0 FOR 370.463;
		LEVEL 1 FOR 379.537;
		LEVEL 0 FOR 70.463;
		LEVEL 1 FOR 62.08;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux12~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.341;
		LEVEL 0 FOR 71.285;
		LEVEL 1 FOR 29.537;
		LEVEL 0 FOR 370.463;
		LEVEL 1 FOR 379.537;
		LEVEL 0 FOR 70.463;
		LEVEL 1 FOR 61.374;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux12~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.944;
		LEVEL 0 FOR 71.108;
		LEVEL 1 FOR 29.714;
		LEVEL 0 FOR 370.286;
		LEVEL 1 FOR 379.714;
		LEVEL 0 FOR 70.286;
		LEVEL 1 FOR 62.948;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux12~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.619;
		LEVEL 0 FOR 71.108;
		LEVEL 1 FOR 29.714;
		LEVEL 0 FOR 370.286;
		LEVEL 1 FOR 379.714;
		LEVEL 0 FOR 70.286;
		LEVEL 1 FOR 62.273;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux12~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.376;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 62.051;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux12~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.084;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 61.343;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux12~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.229;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 60.198;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux12~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.26;
		LEVEL 0 FOR 70.867;
		LEVEL 1 FOR 29.955;
		LEVEL 0 FOR 370.045;
		LEVEL 1 FOR 379.955;
		LEVEL 0 FOR 70.045;
		LEVEL 1 FOR 63.873;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux12~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.933;
		LEVEL 0 FOR 70.867;
		LEVEL 1 FOR 29.955;
		LEVEL 0 FOR 370.045;
		LEVEL 1 FOR 379.955;
		LEVEL 0 FOR 70.045;
		LEVEL 1 FOR 63.2;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux12~9_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.627;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 59.8;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux12~10_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 0.982;
		LEVEL 0 FOR 999.018;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux12~11_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.679;
		LEVEL 0 FOR 64.852;
		LEVEL 1 FOR 165.178;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 27.358;
		LEVEL 1 FOR 431.228;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 162.297;
		LEVEL 1 FOR 8.642;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux12~15_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.688;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 71.49;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux12~18_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.743;
		LEVEL 0 FOR 66.976;
		LEVEL 1 FOR 8.112;
		LEVEL 0 FOR 5.376;
		LEVEL 1 FOR 10.735;
		LEVEL 0 FOR 23.887;
		LEVEL 1 FOR 10.757;
		LEVEL 0 FOR 14.757;
		LEVEL 1 FOR 79.463;
		LEVEL 0 FOR 180.0;
		LEVEL 1 FOR 140.583;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 40.129;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 214.194;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|lcells[5].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 10.717;
		LEVEL 1 FOR 72.538;
		LEVEL 0 FOR 3.991;
		LEVEL 1 FOR 479.745;
		LEVEL 0 FOR 25.934;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 40.129;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 36.845;
		LEVEL 1 FOR 70.0;
		LEVEL 0 FOR 55.452;
		LEVEL 1 FOR 13.009;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|lcells[6].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.105;
		LEVEL 1 FOR 70.388;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 5.514;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 105.351;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 147.648;
		LEVEL 1 FOR 59.135;
		LEVEL 0 FOR 518.507;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|lcells[4].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.105;
		LEVEL 1 FOR 70.436;
		LEVEL 0 FOR 1.73;
		LEVEL 1 FOR 3.991;
		LEVEL 0 FOR 24.279;
		LEVEL 1 FOR 5.466;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 105.351;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 147.648;
		LEVEL 1 FOR 59.183;
		LEVEL 0 FOR 85.466;
		LEVEL 1 FOR 25.934;
		LEVEL 0 FOR 4.644;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 4.644;
		LEVEL 1 FOR 40.129;
		LEVEL 0 FOR 26.294;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 26.294;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 24.002;
		LEVEL 1 FOR 10.642;
		LEVEL 0 FOR 16.068;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 2.352;
		LEVEL 1 FOR 36.831;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 55.466;
		LEVEL 0 FOR 12.993;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux13~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.386;
		LEVEL 0 FOR 71.285;
		LEVEL 1 FOR 29.537;
		LEVEL 0 FOR 370.463;
		LEVEL 1 FOR 379.537;
		LEVEL 0 FOR 70.463;
		LEVEL 1 FOR 62.329;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux13~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.915;
		LEVEL 0 FOR 71.285;
		LEVEL 1 FOR 29.537;
		LEVEL 0 FOR 370.463;
		LEVEL 1 FOR 379.537;
		LEVEL 0 FOR 70.463;
		LEVEL 1 FOR 61.8;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux13~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.535;
		LEVEL 0 FOR 71.108;
		LEVEL 1 FOR 29.714;
		LEVEL 0 FOR 370.286;
		LEVEL 1 FOR 379.714;
		LEVEL 0 FOR 70.286;
		LEVEL 1 FOR 63.357;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux13~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.061;
		LEVEL 0 FOR 71.108;
		LEVEL 1 FOR 29.714;
		LEVEL 0 FOR 370.286;
		LEVEL 1 FOR 379.714;
		LEVEL 0 FOR 70.286;
		LEVEL 1 FOR 62.831;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux13~15_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 6.329;
		LEVEL 0 FOR 73.196;
		LEVEL 1 FOR 920.475;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux13~17_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.46;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 921.718;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux12~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.392;
		LEVEL 0 FOR 63.825;
		LEVEL 1 FOR 920.783;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux12~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.922;
		LEVEL 0 FOR 70.645;
		LEVEL 1 FOR 29.848;
		LEVEL 0 FOR 370.152;
		LEVEL 1 FOR 379.848;
		LEVEL 0 FOR 70.152;
		LEVEL 1 FOR 63.433;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux12~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.824;
		LEVEL 0 FOR 63.392;
		LEVEL 1 FOR 920.784;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux12~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.217;
		LEVEL 0 FOR 71.869;
		LEVEL 1 FOR 29.757;
		LEVEL 0 FOR 370.243;
		LEVEL 1 FOR 379.757;
		LEVEL 0 FOR 70.243;
		LEVEL 1 FOR 61.914;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux12~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.088;
		LEVEL 0 FOR 71.869;
		LEVEL 1 FOR 29.757;
		LEVEL 0 FOR 370.243;
		LEVEL 1 FOR 379.757;
		LEVEL 0 FOR 70.243;
		LEVEL 1 FOR 61.043;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux12~11_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.574;
		LEVEL 0 FOR 64.852;
		LEVEL 1 FOR 165.178;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 27.358;
		LEVEL 1 FOR 431.228;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 162.297;
		LEVEL 1 FOR 8.747;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux12~12_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.28;
		LEVEL 0 FOR 64.852;
		LEVEL 1 FOR 165.178;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 27.358;
		LEVEL 1 FOR 431.228;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 162.297;
		LEVEL 1 FOR 8.041;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux12~13_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.18;
		LEVEL 0 FOR 992.82;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux12~14_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.709;
		LEVEL 0 FOR 992.291;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux12~15_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.384;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 71.794;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux12~16_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 8.059;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 71.119;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux12~17_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 8.73;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 920.448;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux12~18_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.82;
		LEVEL 0 FOR 66.976;
		LEVEL 1 FOR 8.112;
		LEVEL 0 FOR 5.376;
		LEVEL 1 FOR 10.735;
		LEVEL 0 FOR 23.887;
		LEVEL 1 FOR 10.757;
		LEVEL 0 FOR 14.757;
		LEVEL 1 FOR 79.463;
		LEVEL 0 FOR 180.0;
		LEVEL 1 FOR 140.583;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 40.129;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 214.117;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux12~19_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.219;
		LEVEL 0 FOR 66.976;
		LEVEL 1 FOR 8.112;
		LEVEL 0 FOR 5.376;
		LEVEL 1 FOR 10.735;
		LEVEL 0 FOR 23.887;
		LEVEL 1 FOR 10.757;
		LEVEL 0 FOR 14.757;
		LEVEL 1 FOR 79.463;
		LEVEL 0 FOR 180.0;
		LEVEL 1 FOR 140.583;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 40.129;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 213.718;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux12~20_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 9.438;
		LEVEL 0 FOR 74.156;
		LEVEL 1 FOR 8.112;
		LEVEL 0 FOR 5.376;
		LEVEL 1 FOR 10.735;
		LEVEL 0 FOR 23.887;
		LEVEL 1 FOR 10.757;
		LEVEL 0 FOR 14.757;
		LEVEL 1 FOR 79.463;
		LEVEL 0 FOR 180.0;
		LEVEL 1 FOR 140.583;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 40.129;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 213.319;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux12~21_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 10.612;
		LEVEL 0 FOR 74.156;
		LEVEL 1 FOR 8.112;
		LEVEL 0 FOR 5.376;
		LEVEL 1 FOR 10.735;
		LEVEL 0 FOR 23.887;
		LEVEL 1 FOR 10.757;
		LEVEL 0 FOR 14.757;
		LEVEL 1 FOR 79.463;
		LEVEL 0 FOR 180.0;
		LEVEL 1 FOR 140.583;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 40.129;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 212.145;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|lcells[6].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.482;
		LEVEL 1 FOR 74.156;
		LEVEL 0 FOR 8.112;
		LEVEL 1 FOR 5.376;
		LEVEL 0 FOR 10.735;
		LEVEL 1 FOR 23.887;
		LEVEL 0 FOR 10.757;
		LEVEL 1 FOR 14.757;
		LEVEL 0 FOR 101.113;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 140.583;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 4.644;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 4.644;
		LEVEL 1 FOR 1.779;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 26.294;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 26.294;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 24.002;
		LEVEL 1 FOR 10.642;
		LEVEL 0 FOR 37.718;
		LEVEL 1 FOR 189.625;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|lcells[4].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.522;
		LEVEL 1 FOR 74.156;
		LEVEL 0 FOR 8.112;
		LEVEL 1 FOR 5.376;
		LEVEL 0 FOR 10.735;
		LEVEL 1 FOR 23.887;
		LEVEL 0 FOR 10.757;
		LEVEL 1 FOR 14.757;
		LEVEL 0 FOR 71.073;
		LEVEL 1 FOR 8.39;
		LEVEL 0 FOR 21.61;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 8.39;
		LEVEL 0 FOR 140.583;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 4.644;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 4.644;
		LEVEL 1 FOR 1.739;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 8.39;
		LEVEL 0 FOR 26.294;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 26.294;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 24.002;
		LEVEL 1 FOR 10.642;
		LEVEL 0 FOR 7.678;
		LEVEL 1 FOR 8.39;
		LEVEL 0 FOR 21.61;
		LEVEL 1 FOR 189.625;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux13~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.729;
		LEVEL 0 FOR 71.285;
		LEVEL 1 FOR 29.537;
		LEVEL 0 FOR 370.463;
		LEVEL 1 FOR 379.537;
		LEVEL 0 FOR 70.463;
		LEVEL 1 FOR 62.986;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux13~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.746;
		LEVEL 0 FOR 71.108;
		LEVEL 1 FOR 29.714;
		LEVEL 0 FOR 370.286;
		LEVEL 1 FOR 379.714;
		LEVEL 0 FOR 70.286;
		LEVEL 1 FOR 63.146;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux13~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.136;
		LEVEL 0 FOR 71.108;
		LEVEL 1 FOR 29.714;
		LEVEL 0 FOR 370.286;
		LEVEL 1 FOR 379.714;
		LEVEL 0 FOR 70.286;
		LEVEL 1 FOR 62.756;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux13~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.514;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 60.913;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux13~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.915;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 60.512;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux13~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.308;
		LEVEL 0 FOR 70.639;
		LEVEL 1 FOR 29.714;
		LEVEL 0 FOR 370.286;
		LEVEL 1 FOR 379.714;
		LEVEL 0 FOR 70.286;
		LEVEL 1 FOR 62.053;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux13~15_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 6.307;
		LEVEL 0 FOR 993.693;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux13~16_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 6.978;
		LEVEL 0 FOR 993.022;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux13~17_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.464;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 29.447;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 420.0;
		LEVEL 1 FOR 22.267;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux13~18_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 8.153;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 29.447;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 420.0;
		LEVEL 1 FOR 21.578;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux13~19_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 9.271;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 29.447;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 420.0;
		LEVEL 1 FOR 20.46;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux13~20_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.473;
		LEVEL 0 FOR 984.527;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux12~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.75;
		LEVEL 0 FOR 63.531;
		LEVEL 1 FOR 920.719;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux12~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.757;
		LEVEL 0 FOR 64.321;
		LEVEL 1 FOR 918.922;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux12~11_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.875;
		LEVEL 0 FOR 65.337;
		LEVEL 1 FOR 5.376;
		LEVEL 0 FOR 4.622;
		LEVEL 1 FOR 2.151;
		LEVEL 0 FOR 3.962;
		LEVEL 1 FOR 23.887;
		LEVEL 0 FOR 10.757;
		LEVEL 1 FOR 14.757;
		LEVEL 0 FOR 111.815;
		LEVEL 1 FOR 23.536;
		LEVEL 0 FOR 2.352;
		LEVEL 1 FOR 118.054;
		LEVEL 0 FOR 144.289;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 4.644;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 4.644;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 36.423;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 26.294;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 24.002;
		LEVEL 1 FOR 10.642;
		LEVEL 0 FOR 21.71;
		LEVEL 1 FOR 12.934;
		LEVEL 0 FOR 13.776;
		LEVEL 1 FOR 191.461;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux12~13_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 6.366;
		LEVEL 0 FOR 993.634;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux12~14_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.074;
		LEVEL 0 FOR 992.926;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux12~15_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.03;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 29.337;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 420.0;
		LEVEL 1 FOR 22.811;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux12~16_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.693;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 29.337;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 420.0;
		LEVEL 1 FOR 22.148;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux12~17_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 8.367;
		LEVEL 0 FOR 72.717;
		LEVEL 1 FOR 918.916;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|lcells[6].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.741;
		LEVEL 1 FOR 70.822;
		LEVEL 0 FOR 29.447;
		LEVEL 1 FOR 5.197;
		LEVEL 0 FOR 49.401;
		LEVEL 1 FOR 101.113;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 105.939;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 36.423;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 37.718;
		LEVEL 0 FOR 182.279;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|lcells[4].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.772;
		LEVEL 1 FOR 70.822;
		LEVEL 0 FOR 1.708;
		LEVEL 1 FOR 8.678;
		LEVEL 0 FOR 8.112;
		LEVEL 1 FOR 5.376;
		LEVEL 0 FOR 5.573;
		LEVEL 1 FOR 5.162;
		LEVEL 0 FOR 14.838;
		LEVEL 1 FOR 9.049;
		LEVEL 0 FOR 10.757;
		LEVEL 1 FOR 10.194;
		LEVEL 0 FOR 4.563;
		LEVEL 1 FOR 101.113;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 105.974;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.609;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 36.423;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 37.718;
		LEVEL 0 FOR 164.324;
		LEVEL 1 FOR 17.959;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux13~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.298;
		LEVEL 0 FOR 71.285;
		LEVEL 1 FOR 29.537;
		LEVEL 0 FOR 370.463;
		LEVEL 1 FOR 379.537;
		LEVEL 0 FOR 70.463;
		LEVEL 1 FOR 63.417;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux13~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.973;
		LEVEL 0 FOR 71.285;
		LEVEL 1 FOR 29.537;
		LEVEL 0 FOR 370.463;
		LEVEL 1 FOR 379.537;
		LEVEL 0 FOR 70.463;
		LEVEL 1 FOR 62.742;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux13~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.431;
		LEVEL 0 FOR 71.108;
		LEVEL 1 FOR 29.714;
		LEVEL 0 FOR 370.286;
		LEVEL 1 FOR 379.714;
		LEVEL 0 FOR 70.286;
		LEVEL 1 FOR 62.461;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux13~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.101;
		LEVEL 0 FOR 71.108;
		LEVEL 1 FOR 29.714;
		LEVEL 0 FOR 370.286;
		LEVEL 1 FOR 379.714;
		LEVEL 0 FOR 70.286;
		LEVEL 1 FOR 61.791;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux13~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 13.642;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 63.785;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux13~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 14.313;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 63.114;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux13~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.016;
		LEVEL 0 FOR 64.088;
		LEVEL 1 FOR 920.896;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux13~9_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.931;
		LEVEL 0 FOR 70.867;
		LEVEL 1 FOR 29.955;
		LEVEL 0 FOR 370.045;
		LEVEL 1 FOR 379.955;
		LEVEL 0 FOR 70.045;
		LEVEL 1 FOR 62.202;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux13~10_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.455;
		LEVEL 0 FOR 70.867;
		LEVEL 1 FOR 29.955;
		LEVEL 0 FOR 370.045;
		LEVEL 1 FOR 379.955;
		LEVEL 0 FOR 70.045;
		LEVEL 1 FOR 61.678;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux13~11_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.717;
		LEVEL 0 FOR 72.998;
		LEVEL 1 FOR 29.955;
		LEVEL 0 FOR 370.045;
		LEVEL 1 FOR 379.955;
		LEVEL 0 FOR 70.045;
		LEVEL 1 FOR 61.285;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux13~13_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.172;
		LEVEL 0 FOR 63.155;
		LEVEL 1 FOR 920.673;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux13~14_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.843;
		LEVEL 0 FOR 64.682;
		LEVEL 1 FOR 4.622;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 5.514;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 105.351;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 147.648;
		LEVEL 1 FOR 59.135;
		LEVEL 0 FOR 513.853;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux13~15_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 6.327;
		LEVEL 0 FOR 73.0;
		LEVEL 1 FOR 920.673;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux13~17_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 6.499;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 922.679;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux13~18_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.168;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 1.335;
		LEVEL 0 FOR 148.026;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 220.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 192.649;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux12~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.444;
		LEVEL 0 FOR 71.91;
		LEVEL 1 FOR 29.94;
		LEVEL 0 FOR 370.06;
		LEVEL 1 FOR 379.94;
		LEVEL 0 FOR 70.06;
		LEVEL 1 FOR 62.646;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux12~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.837;
		LEVEL 0 FOR 71.91;
		LEVEL 1 FOR 29.94;
		LEVEL 0 FOR 370.06;
		LEVEL 1 FOR 379.94;
		LEVEL 0 FOR 70.06;
		LEVEL 1 FOR 62.253;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux12~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.435;
		LEVEL 0 FOR 983.565;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux12~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.108;
		LEVEL 0 FOR 68.542;
		LEVEL 1 FOR 29.133;
		LEVEL 0 FOR 370.867;
		LEVEL 1 FOR 379.133;
		LEVEL 0 FOR 70.867;
		LEVEL 1 FOR 64.35;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux12~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 13.64;
		LEVEL 0 FOR 72.908;
		LEVEL 1 FOR 29.273;
		LEVEL 0 FOR 370.727;
		LEVEL 1 FOR 379.273;
		LEVEL 0 FOR 70.727;
		LEVEL 1 FOR 63.452;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux12~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 14.314;
		LEVEL 0 FOR 72.908;
		LEVEL 1 FOR 29.273;
		LEVEL 0 FOR 370.727;
		LEVEL 1 FOR 379.273;
		LEVEL 0 FOR 70.727;
		LEVEL 1 FOR 62.778;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux12~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.026;
		LEVEL 0 FOR 71.483;
		LEVEL 1 FOR 29.133;
		LEVEL 0 FOR 370.867;
		LEVEL 1 FOR 379.133;
		LEVEL 0 FOR 70.867;
		LEVEL 1 FOR 63.491;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux12~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.032;
		LEVEL 0 FOR 982.968;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux12~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.427;
		LEVEL 0 FOR 69.248;
		LEVEL 1 FOR 29.405;
		LEVEL 0 FOR 370.595;
		LEVEL 1 FOR 379.405;
		LEVEL 0 FOR 70.595;
		LEVEL 1 FOR 63.325;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux12~9_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.425;
		LEVEL 0 FOR 71.483;
		LEVEL 1 FOR 29.133;
		LEVEL 0 FOR 370.867;
		LEVEL 1 FOR 379.133;
		LEVEL 0 FOR 70.867;
		LEVEL 1 FOR 63.092;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux12~10_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 0.588;
		LEVEL 0 FOR 999.412;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux12~11_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.344;
		LEVEL 0 FOR 65.993;
		LEVEL 1 FOR 5.376;
		LEVEL 0 FOR 10.735;
		LEVEL 1 FOR 23.887;
		LEVEL 0 FOR 10.757;
		LEVEL 1 FOR 14.757;
		LEVEL 0 FOR 111.815;
		LEVEL 1 FOR 143.942;
		LEVEL 0 FOR 144.289;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 4.644;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 4.644;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 36.423;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 26.294;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 24.002;
		LEVEL 1 FOR 10.642;
		LEVEL 0 FOR 21.71;
		LEVEL 1 FOR 12.934;
		LEVEL 0 FOR 13.776;
		LEVEL 1 FOR 190.336;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux12~12_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.875;
		LEVEL 0 FOR 65.993;
		LEVEL 1 FOR 5.376;
		LEVEL 0 FOR 10.735;
		LEVEL 1 FOR 23.887;
		LEVEL 0 FOR 10.757;
		LEVEL 1 FOR 14.757;
		LEVEL 0 FOR 111.815;
		LEVEL 1 FOR 143.942;
		LEVEL 0 FOR 144.289;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 4.644;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 4.644;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 36.423;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 26.294;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 24.002;
		LEVEL 1 FOR 10.642;
		LEVEL 0 FOR 21.71;
		LEVEL 1 FOR 12.934;
		LEVEL 0 FOR 13.776;
		LEVEL 1 FOR 189.805;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux12~13_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.203;
		LEVEL 0 FOR 992.797;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux12~14_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.91;
		LEVEL 0 FOR 992.09;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux12~15_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 6.908;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 29.748;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 420.0;
		LEVEL 1 FOR 22.522;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux12~16_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.43;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 29.748;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 420.0;
		LEVEL 1 FOR 22.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux12~17_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 8.138;
		LEVEL 0 FOR 991.862;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux12~18_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 14.699;
		LEVEL 0 FOR 985.301;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux12~19_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.367;
		LEVEL 0 FOR 66.621;
		LEVEL 1 FOR 8.678;
		LEVEL 0 FOR 8.112;
		LEVEL 1 FOR 5.376;
		LEVEL 0 FOR 10.735;
		LEVEL 1 FOR 23.887;
		LEVEL 0 FOR 10.757;
		LEVEL 1 FOR 14.757;
		LEVEL 0 FOR 101.113;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 140.583;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 4.644;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 36.423;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 26.294;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 26.294;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 24.002;
		LEVEL 1 FOR 10.642;
		LEVEL 0 FOR 37.718;
		LEVEL 1 FOR 184.597;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux12~20_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 8.671;
		LEVEL 0 FOR 75.421;
		LEVEL 1 FOR 5.376;
		LEVEL 0 FOR 10.735;
		LEVEL 1 FOR 23.887;
		LEVEL 0 FOR 10.757;
		LEVEL 1 FOR 14.757;
		LEVEL 0 FOR 111.815;
		LEVEL 1 FOR 143.942;
		LEVEL 0 FOR 144.289;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 4.644;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 4.644;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 36.423;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 26.294;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 24.002;
		LEVEL 1 FOR 10.642;
		LEVEL 0 FOR 21.71;
		LEVEL 1 FOR 12.934;
		LEVEL 0 FOR 13.776;
		LEVEL 1 FOR 188.581;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|lcells[6].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 10.291;
		LEVEL 1 FOR 70.822;
		LEVEL 0 FOR 1.335;
		LEVEL 1 FOR 3.051;
		LEVEL 0 FOR 5.376;
		LEVEL 1 FOR 10.735;
		LEVEL 0 FOR 23.887;
		LEVEL 1 FOR 10.757;
		LEVEL 0 FOR 14.757;
		LEVEL 1 FOR 79.463;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 147.648;
		LEVEL 1 FOR 140.583;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 40.129;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 187.174;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|lcells[4].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 10.338;
		LEVEL 1 FOR 70.822;
		LEVEL 0 FOR 1.335;
		LEVEL 1 FOR 2.997;
		LEVEL 0 FOR 5.376;
		LEVEL 1 FOR 10.735;
		LEVEL 0 FOR 23.887;
		LEVEL 1 FOR 10.757;
		LEVEL 0 FOR 14.757;
		LEVEL 1 FOR 79.517;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.298;
		LEVEL 0 FOR 117.702;
		LEVEL 1 FOR 26.24;
		LEVEL 0 FOR 3.76;
		LEVEL 1 FOR 140.529;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 10.183;
		LEVEL 1 FOR 19.817;
		LEVEL 0 FOR 10.183;
		LEVEL 1 FOR 26.24;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.122;
		LEVEL 0 FOR 5.588;
		LEVEL 1 FOR 12.934;
		LEVEL 0 FOR 11.478;
		LEVEL 1 FOR 2.298;
		LEVEL 0 FOR 187.181;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux13~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.781;
		LEVEL 0 FOR 63.477;
		LEVEL 1 FOR 920.742;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux13~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.485;
		LEVEL 0 FOR 70.015;
		LEVEL 1 FOR 29.848;
		LEVEL 0 FOR 370.152;
		LEVEL 1 FOR 379.848;
		LEVEL 0 FOR 70.152;
		LEVEL 1 FOR 63.5;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux13~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 14.591;
		LEVEL 0 FOR 64.694;
		LEVEL 1 FOR 920.715;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux13~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.279;
		LEVEL 0 FOR 71.919;
		LEVEL 1 FOR 29.757;
		LEVEL 0 FOR 370.243;
		LEVEL 1 FOR 379.757;
		LEVEL 0 FOR 70.243;
		LEVEL 1 FOR 62.802;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux13~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.943;
		LEVEL 0 FOR 71.919;
		LEVEL 1 FOR 29.757;
		LEVEL 0 FOR 370.243;
		LEVEL 1 FOR 379.757;
		LEVEL 0 FOR 70.243;
		LEVEL 1 FOR 62.138;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux13~9_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.605;
		LEVEL 0 FOR 61.68;
		LEVEL 1 FOR 920.715;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux13~12_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 0.872;
		LEVEL 0 FOR 999.128;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux13~17_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 6.363;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 72.815;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux13~18_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.032;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 72.146;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux13~20_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 13.773;
		LEVEL 0 FOR 66.976;
		LEVEL 1 FOR 3.726;
		LEVEL 0 FOR 1.335;
		LEVEL 1 FOR 3.051;
		LEVEL 0 FOR 5.376;
		LEVEL 1 FOR 10.735;
		LEVEL 0 FOR 23.887;
		LEVEL 1 FOR 10.757;
		LEVEL 0 FOR 14.757;
		LEVEL 1 FOR 79.463;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 147.648;
		LEVEL 1 FOR 140.583;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 40.129;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 183.812;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux13~21_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 14.163;
		LEVEL 0 FOR 66.976;
		LEVEL 1 FOR 3.726;
		LEVEL 0 FOR 1.335;
		LEVEL 1 FOR 3.051;
		LEVEL 0 FOR 5.376;
		LEVEL 1 FOR 10.735;
		LEVEL 0 FOR 23.887;
		LEVEL 1 FOR 10.757;
		LEVEL 0 FOR 14.757;
		LEVEL 1 FOR 79.463;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 147.648;
		LEVEL 1 FOR 140.583;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 40.129;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 183.422;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux12~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.161;
		LEVEL 0 FOR 71.285;
		LEVEL 1 FOR 29.537;
		LEVEL 0 FOR 370.463;
		LEVEL 1 FOR 379.537;
		LEVEL 0 FOR 70.463;
		LEVEL 1 FOR 63.554;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux12~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.833;
		LEVEL 0 FOR 71.285;
		LEVEL 1 FOR 29.537;
		LEVEL 0 FOR 370.463;
		LEVEL 1 FOR 379.537;
		LEVEL 0 FOR 70.463;
		LEVEL 1 FOR 62.882;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux12~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.783;
		LEVEL 0 FOR 71.108;
		LEVEL 1 FOR 29.714;
		LEVEL 0 FOR 370.286;
		LEVEL 1 FOR 379.714;
		LEVEL 0 FOR 70.286;
		LEVEL 1 FOR 63.109;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux12~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.501;
		LEVEL 0 FOR 71.108;
		LEVEL 1 FOR 29.714;
		LEVEL 0 FOR 370.286;
		LEVEL 1 FOR 379.714;
		LEVEL 0 FOR 70.286;
		LEVEL 1 FOR 62.391;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux12~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 14.596;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 62.831;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux12~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.125;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 62.302;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux12~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.704;
		LEVEL 0 FOR 72.777;
		LEVEL 1 FOR 29.714;
		LEVEL 0 FOR 370.286;
		LEVEL 1 FOR 379.714;
		LEVEL 0 FOR 70.286;
		LEVEL 1 FOR 61.519;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux12~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.433;
		LEVEL 0 FOR 70.867;
		LEVEL 1 FOR 29.955;
		LEVEL 0 FOR 370.045;
		LEVEL 1 FOR 379.955;
		LEVEL 0 FOR 70.045;
		LEVEL 1 FOR 61.7;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux12~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.831;
		LEVEL 0 FOR 70.867;
		LEVEL 1 FOR 29.955;
		LEVEL 0 FOR 370.045;
		LEVEL 1 FOR 379.955;
		LEVEL 0 FOR 70.045;
		LEVEL 1 FOR 61.302;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux12~9_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.405;
		LEVEL 0 FOR 72.777;
		LEVEL 1 FOR 29.714;
		LEVEL 0 FOR 370.286;
		LEVEL 1 FOR 379.714;
		LEVEL 0 FOR 70.286;
		LEVEL 1 FOR 60.818;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux12~13_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 6.538;
		LEVEL 0 FOR 993.462;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux12~15_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 6.899;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 29.745;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 420.0;
		LEVEL 1 FOR 22.534;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux12~16_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.602;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 29.745;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 420.0;
		LEVEL 1 FOR 21.831;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|lcells[5].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 9.678;
		LEVEL 1 FOR 73.715;
		LEVEL 0 FOR 3.726;
		LEVEL 1 FOR 1.335;
		LEVEL 0 FOR 3.051;
		LEVEL 1 FOR 5.376;
		LEVEL 0 FOR 10.735;
		LEVEL 1 FOR 23.887;
		LEVEL 0 FOR 10.757;
		LEVEL 1 FOR 14.757;
		LEVEL 0 FOR 4.126;
		LEVEL 1 FOR 370.0;
		LEVEL 0 FOR 25.92;
		LEVEL 1 FOR 442.937;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|lcells[4].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 10.567;
		LEVEL 1 FOR 70.822;
		LEVEL 0 FOR 2.014;
		LEVEL 1 FOR 3.726;
		LEVEL 0 FOR 1.335;
		LEVEL 1 FOR 3.051;
		LEVEL 0 FOR 5.376;
		LEVEL 1 FOR 10.735;
		LEVEL 0 FOR 3.508;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 0.379;
		LEVEL 1 FOR 10.757;
		LEVEL 0 FOR 14.757;
		LEVEL 1 FOR 4.107;
		LEVEL 0 FOR 75.356;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 2.352;
		LEVEL 1 FOR 147.648;
		LEVEL 0 FOR 114.644;
		LEVEL 1 FOR 25.939;
		LEVEL 0 FOR 4.061;
		LEVEL 1 FOR 25.939;
		LEVEL 0 FOR 4.644;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 4.644;
		LEVEL 1 FOR 40.129;
		LEVEL 0 FOR 26.294;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 26.294;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 24.002;
		LEVEL 1 FOR 10.642;
		LEVEL 0 FOR 16.068;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 2.352;
		LEVEL 1 FOR 162.292;
		LEVEL 0 FOR 18.866;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux13~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.216;
		LEVEL 0 FOR 70.867;
		LEVEL 1 FOR 29.955;
		LEVEL 0 FOR 370.045;
		LEVEL 1 FOR 379.955;
		LEVEL 0 FOR 70.045;
		LEVEL 1 FOR 61.917;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux13~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.88;
		LEVEL 0 FOR 70.867;
		LEVEL 1 FOR 29.955;
		LEVEL 0 FOR 370.045;
		LEVEL 1 FOR 379.955;
		LEVEL 0 FOR 70.045;
		LEVEL 1 FOR 61.253;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux13~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.462;
		LEVEL 0 FOR 71.285;
		LEVEL 1 FOR 29.537;
		LEVEL 0 FOR 370.463;
		LEVEL 1 FOR 379.537;
		LEVEL 0 FOR 70.463;
		LEVEL 1 FOR 63.253;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux13~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 14.741;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 62.686;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux13~9_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.409;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 62.018;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux13~14_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 6.399;
		LEVEL 0 FOR 993.601;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux13~15_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.063;
		LEVEL 0 FOR 992.937;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux13~16_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 6.657;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 72.521;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux13~17_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.321;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 71.857;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux13~18_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 8.026;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 71.152;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux13~19_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 14.049;
		LEVEL 0 FOR 66.976;
		LEVEL 1 FOR 3.726;
		LEVEL 0 FOR 1.335;
		LEVEL 1 FOR 3.051;
		LEVEL 0 FOR 5.376;
		LEVEL 1 FOR 10.735;
		LEVEL 0 FOR 23.887;
		LEVEL 1 FOR 10.757;
		LEVEL 0 FOR 14.757;
		LEVEL 1 FOR 79.463;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 147.648;
		LEVEL 1 FOR 140.583;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 40.129;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 183.536;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux12~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.301;
		LEVEL 0 FOR 70.867;
		LEVEL 1 FOR 29.955;
		LEVEL 0 FOR 370.045;
		LEVEL 1 FOR 379.955;
		LEVEL 0 FOR 70.045;
		LEVEL 1 FOR 61.832;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux12~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.961;
		LEVEL 0 FOR 70.867;
		LEVEL 1 FOR 29.955;
		LEVEL 0 FOR 370.045;
		LEVEL 1 FOR 379.955;
		LEVEL 0 FOR 70.045;
		LEVEL 1 FOR 61.172;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux12~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.585;
		LEVEL 0 FOR 71.108;
		LEVEL 1 FOR 29.714;
		LEVEL 0 FOR 370.286;
		LEVEL 1 FOR 379.714;
		LEVEL 0 FOR 70.286;
		LEVEL 1 FOR 62.307;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux12~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.251;
		LEVEL 0 FOR 71.108;
		LEVEL 1 FOR 29.714;
		LEVEL 0 FOR 370.286;
		LEVEL 1 FOR 379.714;
		LEVEL 0 FOR 70.286;
		LEVEL 1 FOR 61.641;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux12~12_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.025;
		LEVEL 0 FOR 64.852;
		LEVEL 1 FOR 165.178;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 27.358;
		LEVEL 1 FOR 431.228;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 162.297;
		LEVEL 1 FOR 9.296;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux12~13_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.554;
		LEVEL 0 FOR 64.852;
		LEVEL 1 FOR 165.178;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 27.358;
		LEVEL 1 FOR 431.228;
		LEVEL 0 FOR 8.225;
		LEVEL 1 FOR 24.127;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 162.297;
		LEVEL 1 FOR 8.767;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux12~14_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 6.411;
		LEVEL 0 FOR 993.589;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux12~15_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.112;
		LEVEL 0 FOR 992.888;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux12~16_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.035;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 72.143;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux12~17_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.74;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 71.438;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux12~18_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 8.41;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 70.768;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux12~19_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 13.893;
		LEVEL 0 FOR 66.976;
		LEVEL 1 FOR 3.726;
		LEVEL 0 FOR 1.335;
		LEVEL 1 FOR 3.051;
		LEVEL 0 FOR 5.376;
		LEVEL 1 FOR 10.735;
		LEVEL 0 FOR 23.887;
		LEVEL 1 FOR 10.757;
		LEVEL 0 FOR 14.757;
		LEVEL 1 FOR 79.463;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 147.648;
		LEVEL 1 FOR 140.583;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 40.129;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 183.692;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux12~20_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 14.554;
		LEVEL 0 FOR 66.976;
		LEVEL 1 FOR 3.726;
		LEVEL 0 FOR 1.335;
		LEVEL 1 FOR 3.051;
		LEVEL 0 FOR 5.376;
		LEVEL 1 FOR 10.735;
		LEVEL 0 FOR 23.887;
		LEVEL 1 FOR 10.757;
		LEVEL 0 FOR 14.757;
		LEVEL 1 FOR 79.463;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 147.648;
		LEVEL 1 FOR 140.583;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 40.129;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 183.031;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux12~21_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 9.111;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 70.067;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|lcells[5].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 10.615;
		LEVEL 1 FOR 72.117;
		LEVEL 0 FOR 28.705;
		LEVEL 1 FOR 371.295;
		LEVEL 0 FOR 378.705;
		LEVEL 1 FOR 71.295;
		LEVEL 0 FOR 67.268;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|lcells[6].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.911;
		LEVEL 1 FOR 69.486;
		LEVEL 0 FOR 31.336;
		LEVEL 1 FOR 368.664;
		LEVEL 0 FOR 381.336;
		LEVEL 1 FOR 68.664;
		LEVEL 0 FOR 68.603;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|lcells[4].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.906;
		LEVEL 1 FOR 69.526;
		LEVEL 0 FOR 1.296;
		LEVEL 1 FOR 28.704;
		LEVEL 0 FOR 1.296;
		LEVEL 1 FOR 368.704;
		LEVEL 0 FOR 1.296;
		LEVEL 1 FOR 378.704;
		LEVEL 0 FOR 1.296;
		LEVEL 1 FOR 68.704;
		LEVEL 0 FOR 1.296;
		LEVEL 1 FOR 67.272;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|lcells[7].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 10.303;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 68.875;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|lcells[7].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.681;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 67.497;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|lcells[7].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.356;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 67.822;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|lcells[7].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.93;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 67.248;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|lcells[7].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 10.46;
		LEVEL 0 FOR 73.386;
		LEVEL 1 FOR 5.298;
		LEVEL 0 FOR 29.447;
		LEVEL 1 FOR 5.197;
		LEVEL 0 FOR 49.401;
		LEVEL 1 FOR 101.113;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 105.939;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 36.423;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 37.718;
		LEVEL 0 FOR 175.698;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|lcells[7].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 9.239;
		LEVEL 0 FOR 80.524;
		LEVEL 1 FOR 3.962;
		LEVEL 0 FOR 29.447;
		LEVEL 1 FOR 5.197;
		LEVEL 0 FOR 49.401;
		LEVEL 1 FOR 77.171;
		LEVEL 0 FOR 143.942;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 105.939;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 36.423;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 21.71;
		LEVEL 0 FOR 12.934;
		LEVEL 1 FOR 13.776;
		LEVEL 0 FOR 195.059;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|lcells[7].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.366;
		LEVEL 0 FOR 72.166;
		LEVEL 1 FOR 3.991;
		LEVEL 0 FOR 29.745;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 105.351;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 2.352;
		LEVEL 1 FOR 147.648;
		LEVEL 0 FOR 144.649;
		LEVEL 1 FOR 25.934;
		LEVEL 0 FOR 4.644;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 4.644;
		LEVEL 1 FOR 40.129;
		LEVEL 0 FOR 26.294;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 26.294;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 24.002;
		LEVEL 1 FOR 10.642;
		LEVEL 0 FOR 16.068;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 2.352;
		LEVEL 1 FOR 162.297;
		LEVEL 0 FOR 12.732;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|lcells[0].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.197;
		LEVEL 0 FOR 71.216;
		LEVEL 1 FOR 29.606;
		LEVEL 0 FOR 370.394;
		LEVEL 1 FOR 379.606;
		LEVEL 0 FOR 70.394;
		LEVEL 1 FOR 67.587;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|lcells[1].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.56;
		LEVEL 0 FOR 70.456;
		LEVEL 1 FOR 30.366;
		LEVEL 0 FOR 369.634;
		LEVEL 1 FOR 380.366;
		LEVEL 0 FOR 69.634;
		LEVEL 1 FOR 67.984;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|lcells[0].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 12.027;
		LEVEL 0 FOR 71.285;
		LEVEL 1 FOR 29.537;
		LEVEL 0 FOR 370.463;
		LEVEL 1 FOR 379.537;
		LEVEL 0 FOR 70.463;
		LEVEL 1 FOR 66.688;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|lcells[3].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 12.488;
		LEVEL 0 FOR 70.361;
		LEVEL 1 FOR 0.461;
		LEVEL 0 FOR 29.539;
		LEVEL 1 FOR 0.461;
		LEVEL 0 FOR 369.539;
		LEVEL 1 FOR 0.461;
		LEVEL 0 FOR 379.539;
		LEVEL 1 FOR 0.461;
		LEVEL 0 FOR 69.539;
		LEVEL 1 FOR 0.461;
		LEVEL 0 FOR 66.69;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|lcells[0].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.063;
		LEVEL 0 FOR 70.979;
		LEVEL 1 FOR 29.843;
		LEVEL 0 FOR 370.157;
		LEVEL 1 FOR 379.843;
		LEVEL 0 FOR 70.157;
		LEVEL 1 FOR 67.958;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|lcells[1].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.188;
		LEVEL 0 FOR 70.699;
		LEVEL 1 FOR 30.123;
		LEVEL 0 FOR 369.877;
		LEVEL 1 FOR 380.123;
		LEVEL 0 FOR 69.877;
		LEVEL 1 FOR 68.113;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|lcells[3].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.224;
		LEVEL 0 FOR 988.776;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|lcells[2].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.323;
		LEVEL 1 FOR 70.822;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 370.0;
		LEVEL 0 FOR 380.0;
		LEVEL 1 FOR 70.0;
		LEVEL 0 FOR 67.855;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|lcells[3].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.418;
		LEVEL 0 FOR 69.955;
		LEVEL 1 FOR 0.867;
		LEVEL 0 FOR 29.133;
		LEVEL 1 FOR 0.867;
		LEVEL 0 FOR 369.133;
		LEVEL 1 FOR 0.867;
		LEVEL 0 FOR 379.133;
		LEVEL 1 FOR 0.867;
		LEVEL 0 FOR 69.133;
		LEVEL 1 FOR 0.867;
		LEVEL 0 FOR 67.76;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|lcells[3].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.318;
		LEVEL 0 FOR 988.682;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|lcells[0].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.716;
		LEVEL 0 FOR 71.108;
		LEVEL 1 FOR 29.714;
		LEVEL 0 FOR 370.286;
		LEVEL 1 FOR 379.714;
		LEVEL 0 FOR 70.286;
		LEVEL 1 FOR 67.176;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|lcells[1].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 12.001;
		LEVEL 0 FOR 70.538;
		LEVEL 1 FOR 30.284;
		LEVEL 0 FOR 369.716;
		LEVEL 1 FOR 380.284;
		LEVEL 0 FOR 69.716;
		LEVEL 1 FOR 67.461;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|lcells[0].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.264;
		LEVEL 0 FOR 70.974;
		LEVEL 1 FOR 29.848;
		LEVEL 0 FOR 370.152;
		LEVEL 1 FOR 379.848;
		LEVEL 0 FOR 70.152;
		LEVEL 1 FOR 67.762;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|lcells[1].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.42;
		LEVEL 0 FOR 70.64;
		LEVEL 1 FOR 30.182;
		LEVEL 0 FOR 369.818;
		LEVEL 1 FOR 380.182;
		LEVEL 0 FOR 69.818;
		LEVEL 1 FOR 67.94;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|lcells[3].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.419;
		LEVEL 0 FOR 988.581;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|lcells[2].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.154;
		LEVEL 1 FOR 70.822;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 370.0;
		LEVEL 0 FOR 380.0;
		LEVEL 1 FOR 70.0;
		LEVEL 0 FOR 68.024;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|lcells[0].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.049;
		LEVEL 0 FOR 70.856;
		LEVEL 1 FOR 29.966;
		LEVEL 0 FOR 370.034;
		LEVEL 1 FOR 379.966;
		LEVEL 0 FOR 70.034;
		LEVEL 1 FOR 68.095;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|lcells[1].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.053;
		LEVEL 0 FOR 70.819;
		LEVEL 1 FOR 30.003;
		LEVEL 0 FOR 369.997;
		LEVEL 1 FOR 380.003;
		LEVEL 0 FOR 69.997;
		LEVEL 1 FOR 68.128;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|lcells[0].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 10.53;
		LEVEL 0 FOR 71.549;
		LEVEL 1 FOR 29.273;
		LEVEL 0 FOR 370.727;
		LEVEL 1 FOR 379.273;
		LEVEL 0 FOR 70.727;
		LEVEL 1 FOR 67.921;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|lcells[1].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.228;
		LEVEL 0 FOR 70.134;
		LEVEL 1 FOR 30.688;
		LEVEL 0 FOR 369.312;
		LEVEL 1 FOR 380.688;
		LEVEL 0 FOR 69.312;
		LEVEL 1 FOR 68.638;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|lcells[1].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 12.384;
		LEVEL 0 FOR 69.042;
		LEVEL 1 FOR 31.78;
		LEVEL 0 FOR 368.22;
		LEVEL 1 FOR 381.78;
		LEVEL 0 FOR 68.22;
		LEVEL 1 FOR 68.574;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|lcells[2].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 12.343;
		LEVEL 1 FOR 70.822;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 370.0;
		LEVEL 0 FOR 380.0;
		LEVEL 1 FOR 70.0;
		LEVEL 0 FOR 66.835;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|lcells[0].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.437;
		LEVEL 0 FOR 71.065;
		LEVEL 1 FOR 29.757;
		LEVEL 0 FOR 370.243;
		LEVEL 1 FOR 379.757;
		LEVEL 0 FOR 70.243;
		LEVEL 1 FOR 67.498;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|lcells[1].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.687;
		LEVEL 0 FOR 70.566;
		LEVEL 1 FOR 30.256;
		LEVEL 0 FOR 369.744;
		LEVEL 1 FOR 380.256;
		LEVEL 0 FOR 69.744;
		LEVEL 1 FOR 67.747;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|lcells[0].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 10.825;
		LEVEL 0 FOR 71.417;
		LEVEL 1 FOR 29.405;
		LEVEL 0 FOR 370.595;
		LEVEL 1 FOR 379.405;
		LEVEL 0 FOR 70.595;
		LEVEL 1 FOR 67.758;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|lcells[1].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.421;
		LEVEL 0 FOR 70.226;
		LEVEL 1 FOR 30.596;
		LEVEL 0 FOR 369.404;
		LEVEL 1 FOR 380.596;
		LEVEL 0 FOR 69.404;
		LEVEL 1 FOR 68.353;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|lcells[3].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.427;
		LEVEL 0 FOR 70.223;
		LEVEL 1 FOR 0.599;
		LEVEL 0 FOR 29.401;
		LEVEL 1 FOR 0.599;
		LEVEL 0 FOR 369.401;
		LEVEL 1 FOR 0.599;
		LEVEL 0 FOR 379.401;
		LEVEL 1 FOR 0.599;
		LEVEL 0 FOR 69.401;
		LEVEL 1 FOR 0.599;
		LEVEL 0 FOR 67.751;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|lcells[2].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.651;
		LEVEL 1 FOR 70.822;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 370.0;
		LEVEL 0 FOR 380.0;
		LEVEL 1 FOR 70.0;
		LEVEL 0 FOR 67.527;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|lcells[0].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.077;
		LEVEL 0 FOR 71.447;
		LEVEL 1 FOR 29.375;
		LEVEL 0 FOR 370.625;
		LEVEL 1 FOR 379.375;
		LEVEL 0 FOR 70.625;
		LEVEL 1 FOR 67.476;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|lcells[3].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.705;
		LEVEL 0 FOR 70.201;
		LEVEL 1 FOR 0.621;
		LEVEL 0 FOR 29.379;
		LEVEL 1 FOR 0.621;
		LEVEL 0 FOR 369.379;
		LEVEL 1 FOR 0.621;
		LEVEL 0 FOR 379.379;
		LEVEL 1 FOR 0.621;
		LEVEL 0 FOR 69.379;
		LEVEL 1 FOR 0.621;
		LEVEL 0 FOR 67.473;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|lcells[0].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.305;
		LEVEL 0 FOR 70.867;
		LEVEL 1 FOR 29.955;
		LEVEL 0 FOR 370.045;
		LEVEL 1 FOR 379.955;
		LEVEL 0 FOR 70.045;
		LEVEL 1 FOR 67.828;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|lcells[1].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.324;
		LEVEL 0 FOR 70.812;
		LEVEL 1 FOR 30.01;
		LEVEL 0 FOR 369.99;
		LEVEL 1 FOR 380.01;
		LEVEL 0 FOR 69.99;
		LEVEL 1 FOR 67.864;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|lcells[3].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.358;
		LEVEL 0 FOR 988.642;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|lcells[2].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.042;
		LEVEL 1 FOR 70.822;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 370.0;
		LEVEL 0 FOR 380.0;
		LEVEL 1 FOR 70.0;
		LEVEL 0 FOR 68.136;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|lcells[0].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 10.661;
		LEVEL 0 FOR 71.609;
		LEVEL 1 FOR 29.213;
		LEVEL 0 FOR 370.787;
		LEVEL 1 FOR 379.213;
		LEVEL 0 FOR 70.787;
		LEVEL 1 FOR 67.73;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|lcells[1].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.442;
		LEVEL 0 FOR 70.041;
		LEVEL 1 FOR 30.781;
		LEVEL 0 FOR 369.219;
		LEVEL 1 FOR 380.781;
		LEVEL 0 FOR 69.219;
		LEVEL 1 FOR 68.517;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|lcells[3].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.53;
		LEVEL 0 FOR 72.042;
		LEVEL 1 FOR 1.34;
		LEVEL 0 FOR 3.958;
		LEVEL 1 FOR 29.447;
		LEVEL 0 FOR 5.197;
		LEVEL 1 FOR 49.401;
		LEVEL 0 FOR 77.175;
		LEVEL 1 FOR 23.938;
		LEVEL 0 FOR 35.772;
		LEVEL 1 FOR 84.228;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 105.939;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 4.644;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 4.644;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 36.423;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 26.294;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 24.006;
		LEVEL 1 FOR 2.288;
		LEVEL 0 FOR 6.062;
		LEVEL 1 FOR 2.288;
		LEVEL 0 FOR 21.714;
		LEVEL 1 FOR 2.288;
		LEVEL 0 FOR 8.354;
		LEVEL 1 FOR 2.288;
		LEVEL 0 FOR 13.78;
		LEVEL 1 FOR 23.938;
		LEVEL 0 FOR 170.711;
		LEVEL 1 FOR 5.261;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|lcells[0].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.724;
		LEVEL 0 FOR 230.79;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 2.352;
		LEVEL 1 FOR 27.361;
		LEVEL 0 FOR 431.225;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 24.002;
		LEVEL 1 FOR 10.642;
		LEVEL 0 FOR 16.068;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 2.352;
		LEVEL 1 FOR 162.297;
		LEVEL 0 FOR 12.837;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|lcells[1].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.898;
		LEVEL 0 FOR 71.496;
		LEVEL 1 FOR 3.991;
		LEVEL 0 FOR 29.745;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 45.094;
		LEVEL 1 FOR 240.257;
		LEVEL 0 FOR 144.649;
		LEVEL 1 FOR 25.934;
		LEVEL 0 FOR 4.644;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 4.644;
		LEVEL 1 FOR 40.129;
		LEVEL 0 FOR 26.294;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 25.099;
		LEVEL 1 FOR 267.776;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|lcells[3].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.933;
		LEVEL 0 FOR 71.496;
		LEVEL 1 FOR 3.991;
		LEVEL 0 FOR 29.745;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 45.063;
		LEVEL 1 FOR 60.288;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 27.36;
		LEVEL 1 FOR 120.288;
		LEVEL 0 FOR 144.649;
		LEVEL 1 FOR 25.934;
		LEVEL 0 FOR 4.644;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 4.644;
		LEVEL 1 FOR 40.129;
		LEVEL 0 FOR 26.294;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 25.068;
		LEVEL 1 FOR 1.226;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 162.297;
		LEVEL 1 FOR 12.835;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|lcells[2].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.928;
		LEVEL 1 FOR 71.496;
		LEVEL 0 FOR 3.991;
		LEVEL 1 FOR 29.745;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 105.351;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 147.648;
		LEVEL 1 FOR 144.649;
		LEVEL 0 FOR 25.934;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 40.129;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 162.297;
		LEVEL 1 FOR 12.84;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|lcells[0].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.033;
		LEVEL 0 FOR 219.325;
		LEVEL 1 FOR 8.406;
		LEVEL 0 FOR 541.594;
		LEVEL 1 FOR 8.406;
		LEVEL 0 FOR 211.236;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|lcells[1].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.519;
		LEVEL 0 FOR 74.156;
		LEVEL 1 FOR 8.112;
		LEVEL 0 FOR 5.376;
		LEVEL 1 FOR 10.735;
		LEVEL 0 FOR 23.887;
		LEVEL 1 FOR 10.757;
		LEVEL 0 FOR 14.757;
		LEVEL 1 FOR 101.072;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 8.391;
		LEVEL 1 FOR 140.583;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 1.738;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 8.391;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 37.677;
		LEVEL 0 FOR 189.629;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|lcells[0].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 10.947;
		LEVEL 0 FOR 73.355;
		LEVEL 1 FOR 8.678;
		LEVEL 0 FOR 8.112;
		LEVEL 1 FOR 5.376;
		LEVEL 0 FOR 25.583;
		LEVEL 1 FOR 9.039;
		LEVEL 0 FOR 10.757;
		LEVEL 1 FOR 10.204;
		LEVEL 0 FOR 820.0;
		LEVEL 1 FOR 17.949;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|lcells[1].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.776;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 29.447;
		LEVEL 0 FOR 5.128;
		LEVEL 1 FOR 49.401;
		LEVEL 0 FOR 101.113;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 106.008;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 4.575;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 4.644;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 36.423;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 26.294;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 26.294;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 24.002;
		LEVEL 1 FOR 10.642;
		LEVEL 0 FOR 37.718;
		LEVEL 1 FOR 182.313;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|lcells[3].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.783;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 1.702;
		LEVEL 0 FOR 8.678;
		LEVEL 1 FOR 8.112;
		LEVEL 0 FOR 5.376;
		LEVEL 1 FOR 5.579;
		LEVEL 0 FOR 5.156;
		LEVEL 1 FOR 14.844;
		LEVEL 0 FOR 9.043;
		LEVEL 1 FOR 10.757;
		LEVEL 0 FOR 10.2;
		LEVEL 1 FOR 4.557;
		LEVEL 0 FOR 101.113;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 105.98;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 4.603;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 4.644;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 36.423;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 26.294;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 26.294;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 24.002;
		LEVEL 1 FOR 10.642;
		LEVEL 0 FOR 37.718;
		LEVEL 1 FOR 164.33;
		LEVEL 0 FOR 17.948;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|lcells[2].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.47;
		LEVEL 1 FOR 70.822;
		LEVEL 0 FOR 29.447;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 370.0;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 420.0;
		LEVEL 0 FOR 18.261;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|lcells[0].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 10.072;
		LEVEL 0 FOR 370.449;
		LEVEL 1 FOR 26.241;
		LEVEL 0 FOR 223.759;
		LEVEL 1 FOR 19.818;
		LEVEL 0 FOR 135.771;
		LEVEL 1 FOR 12.934;
		LEVEL 0 FOR 200.956;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|lcells[1].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 10.334;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 1.335;
		LEVEL 0 FOR 2.977;
		LEVEL 1 FOR 5.376;
		LEVEL 0 FOR 10.735;
		LEVEL 1 FOR 23.887;
		LEVEL 0 FOR 10.757;
		LEVEL 1 FOR 14.757;
		LEVEL 0 FOR 79.537;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 2.278;
		LEVEL 1 FOR 147.722;
		LEVEL 0 FOR 140.509;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 4.644;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 4.644;
		LEVEL 1 FOR 40.203;
		LEVEL 0 FOR 26.22;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 26.294;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 24.002;
		LEVEL 1 FOR 10.642;
		LEVEL 0 FOR 16.142;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 2.278;
		LEVEL 1 FOR 187.205;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|lcells[3].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 10.33;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 1.335;
		LEVEL 0 FOR 3.014;
		LEVEL 1 FOR 5.376;
		LEVEL 0 FOR 10.735;
		LEVEL 1 FOR 23.887;
		LEVEL 0 FOR 10.757;
		LEVEL 1 FOR 14.757;
		LEVEL 0 FOR 79.5;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 2.315;
		LEVEL 1 FOR 117.685;
		LEVEL 0 FOR 26.257;
		LEVEL 1 FOR 3.743;
		LEVEL 0 FOR 140.546;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 4.644;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 4.644;
		LEVEL 1 FOR 10.166;
		LEVEL 0 FOR 19.834;
		LEVEL 1 FOR 10.166;
		LEVEL 0 FOR 26.257;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 26.294;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 24.002;
		LEVEL 1 FOR 10.642;
		LEVEL 0 FOR 16.105;
		LEVEL 1 FOR 5.605;
		LEVEL 0 FOR 12.934;
		LEVEL 1 FOR 11.461;
		LEVEL 0 FOR 2.315;
		LEVEL 1 FOR 187.172;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|lcells[2].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 10.292;
		LEVEL 1 FOR 70.822;
		LEVEL 0 FOR 1.335;
		LEVEL 1 FOR 148.026;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 220.0;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 189.525;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|lcells[3].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 10.575;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 1.996;
		LEVEL 0 FOR 3.726;
		LEVEL 1 FOR 1.335;
		LEVEL 0 FOR 3.051;
		LEVEL 1 FOR 5.376;
		LEVEL 0 FOR 10.735;
		LEVEL 1 FOR 3.526;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 0.361;
		LEVEL 0 FOR 10.757;
		LEVEL 1 FOR 14.757;
		LEVEL 0 FOR 4.125;
		LEVEL 1 FOR 75.338;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 147.648;
		LEVEL 1 FOR 114.662;
		LEVEL 0 FOR 25.921;
		LEVEL 1 FOR 4.079;
		LEVEL 0 FOR 25.921;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 40.129;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 162.31;
		LEVEL 1 FOR 18.858;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|lcells[0].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 10.615;
		LEVEL 0 FOR 72.119;
		LEVEL 1 FOR 28.703;
		LEVEL 0 FOR 371.297;
		LEVEL 1 FOR 378.703;
		LEVEL 0 FOR 71.297;
		LEVEL 1 FOR 67.266;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|lcells[1].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.9;
		LEVEL 0 FOR 69.526;
		LEVEL 1 FOR 31.296;
		LEVEL 0 FOR 368.704;
		LEVEL 1 FOR 381.296;
		LEVEL 0 FOR 68.704;
		LEVEL 1 FOR 68.574;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|iCLK_50~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 25.959;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 24.041;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|iCLK_50~clkctrl_outclk")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 0.112;
		LEVEL 0 FOR 25.959;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 23.929;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux13~22_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.253;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 67.925;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux12~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1.096;
		LEVEL 0 FOR 998.904;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux13~22_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 10.604;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 68.574;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux13~14_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 6.679;
		LEVEL 0 FOR 993.321;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux13~15_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.358;
		LEVEL 0 FOR 992.642;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux13~17_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 8.074;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 71.104;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux13~18_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 8.614;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 70.564;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux12~21_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 9.5;
		LEVEL 0 FOR 72.802;
		LEVEL 1 FOR 4.622;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 5.514;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 105.351;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 147.648;
		LEVEL 1 FOR 59.135;
		LEVEL 0 FOR 513.076;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux13~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.454;
		LEVEL 0 FOR 70.541;
		LEVEL 1 FOR 29.273;
		LEVEL 0 FOR 370.727;
		LEVEL 1 FOR 379.273;
		LEVEL 0 FOR 70.727;
		LEVEL 1 FOR 64.005;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux13~16_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.121;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 72.057;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux13~17_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.789;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 71.389;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux13~14_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 6.751;
		LEVEL 0 FOR 993.249;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux13~15_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.42;
		LEVEL 0 FOR 992.58;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux13~18_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 9.235;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 69.943;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux12~10_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 0.579;
		LEVEL 0 FOR 999.421;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux12~11_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.317;
		LEVEL 0 FOR 66.026;
		LEVEL 1 FOR 5.376;
		LEVEL 0 FOR 10.735;
		LEVEL 1 FOR 23.887;
		LEVEL 0 FOR 10.757;
		LEVEL 1 FOR 14.757;
		LEVEL 0 FOR 111.815;
		LEVEL 1 FOR 143.942;
		LEVEL 0 FOR 144.289;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 4.644;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 4.644;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 36.423;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 26.294;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 24.002;
		LEVEL 1 FOR 10.642;
		LEVEL 0 FOR 21.71;
		LEVEL 1 FOR 12.934;
		LEVEL 0 FOR 13.776;
		LEVEL 1 FOR 190.33;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux12~12_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.99;
		LEVEL 0 FOR 66.026;
		LEVEL 1 FOR 5.376;
		LEVEL 0 FOR 10.735;
		LEVEL 1 FOR 23.887;
		LEVEL 0 FOR 10.757;
		LEVEL 1 FOR 14.757;
		LEVEL 0 FOR 111.815;
		LEVEL 1 FOR 143.942;
		LEVEL 0 FOR 144.289;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 4.644;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 4.644;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 36.423;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 26.294;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 24.002;
		LEVEL 1 FOR 10.642;
		LEVEL 0 FOR 21.71;
		LEVEL 1 FOR 12.934;
		LEVEL 0 FOR 13.776;
		LEVEL 1 FOR 189.657;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux13~16_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.03;
		LEVEL 0 FOR 992.97;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux13~19_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.869;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 1.335;
		LEVEL 0 FOR 148.026;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 220.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 191.948;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux13~20_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 13.11;
		LEVEL 0 FOR 66.217;
		LEVEL 1 FOR 920.673;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux13~21_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 13.637;
		LEVEL 0 FOR 67.109;
		LEVEL 1 FOR 3.991;
		LEVEL 0 FOR 29.745;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 105.351;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 2.352;
		LEVEL 1 FOR 147.648;
		LEVEL 0 FOR 144.649;
		LEVEL 1 FOR 25.934;
		LEVEL 0 FOR 4.644;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 4.644;
		LEVEL 1 FOR 40.129;
		LEVEL 0 FOR 26.294;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 26.294;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 24.002;
		LEVEL 1 FOR 10.642;
		LEVEL 0 FOR 16.068;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 2.352;
		LEVEL 1 FOR 162.297;
		LEVEL 0 FOR 15.518;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux13~22_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 8.537;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 1.335;
		LEVEL 0 FOR 148.026;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 220.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 191.28;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux13~23_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 9.614;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 1.335;
		LEVEL 0 FOR 148.026;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 220.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 190.203;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|lcells[7].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 10.334;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 1.335;
		LEVEL 0 FOR 148.026;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 220.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 189.483;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux12~21_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 9.51;
		LEVEL 0 FOR 75.421;
		LEVEL 1 FOR 5.376;
		LEVEL 0 FOR 10.735;
		LEVEL 1 FOR 23.887;
		LEVEL 0 FOR 10.757;
		LEVEL 1 FOR 14.757;
		LEVEL 0 FOR 111.815;
		LEVEL 1 FOR 143.942;
		LEVEL 0 FOR 144.289;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 4.644;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 4.644;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 36.423;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 26.294;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 24.002;
		LEVEL 1 FOR 10.642;
		LEVEL 0 FOR 21.71;
		LEVEL 1 FOR 12.934;
		LEVEL 0 FOR 13.776;
		LEVEL 1 FOR 187.742;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux13~12_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 0.545;
		LEVEL 0 FOR 999.455;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|lcells[5].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 10.079;
		LEVEL 1 FOR 370.434;
		LEVEL 0 FOR 26.256;
		LEVEL 1 FOR 223.744;
		LEVEL 0 FOR 19.833;
		LEVEL 1 FOR 135.771;
		LEVEL 0 FOR 12.934;
		LEVEL 1 FOR 200.949;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux14~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.744;
		LEVEL 1 FOR 70.748;
		LEVEL 0 FOR 1.335;
		LEVEL 1 FOR 3.051;
		LEVEL 0 FOR 5.376;
		LEVEL 1 FOR 10.735;
		LEVEL 0 FOR 23.887;
		LEVEL 1 FOR 10.757;
		LEVEL 0 FOR 14.757;
		LEVEL 1 FOR 79.463;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 147.648;
		LEVEL 1 FOR 140.583;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 40.129;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 185.795;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|out_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 12.58;
		LEVEL 0 FOR 66.976;
		LEVEL 1 FOR 3.726;
		LEVEL 0 FOR 1.335;
		LEVEL 1 FOR 3.051;
		LEVEL 0 FOR 5.376;
		LEVEL 1 FOR 10.735;
		LEVEL 0 FOR 23.887;
		LEVEL 1 FOR 10.757;
		LEVEL 0 FOR 14.757;
		LEVEL 1 FOR 79.463;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 147.648;
		LEVEL 1 FOR 140.583;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 40.129;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 185.005;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux12~18_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 13.85;
		LEVEL 0 FOR 986.15;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux12~19_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 14.521;
		LEVEL 0 FOR 67.089;
		LEVEL 1 FOR 8.678;
		LEVEL 0 FOR 8.112;
		LEVEL 1 FOR 5.376;
		LEVEL 0 FOR 10.735;
		LEVEL 1 FOR 23.887;
		LEVEL 0 FOR 10.757;
		LEVEL 1 FOR 14.757;
		LEVEL 0 FOR 101.113;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 140.583;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 4.644;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 36.423;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 26.294;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 26.294;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 24.002;
		LEVEL 1 FOR 10.642;
		LEVEL 0 FOR 37.718;
		LEVEL 1 FOR 184.975;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux12~14_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.239;
		LEVEL 0 FOR 992.761;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux12~17_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 8.306;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 29.745;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 420.0;
		LEVEL 1 FOR 21.127;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux12~20_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 8.887;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 29.745;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 420.0;
		LEVEL 1 FOR 20.546;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux12~21_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 10.006;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 29.745;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 420.0;
		LEVEL 1 FOR 19.427;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux13~13_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.077;
		LEVEL 0 FOR 64.852;
		LEVEL 1 FOR 165.178;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 27.358;
		LEVEL 1 FOR 431.228;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 162.297;
		LEVEL 1 FOR 9.244;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux13~14_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.472;
		LEVEL 0 FOR 64.852;
		LEVEL 1 FOR 165.178;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 27.358;
		LEVEL 1 FOR 431.228;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 162.297;
		LEVEL 1 FOR 8.849;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux13~15_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 6.37;
		LEVEL 0 FOR 993.63;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux13~16_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 6.766;
		LEVEL 0 FOR 993.234;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux13~19_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.738;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 921.44;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux13~22_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 8.13;
		LEVEL 0 FOR 73.715;
		LEVEL 1 FOR 3.726;
		LEVEL 0 FOR 1.335;
		LEVEL 1 FOR 3.051;
		LEVEL 0 FOR 5.376;
		LEVEL 1 FOR 10.735;
		LEVEL 0 FOR 23.887;
		LEVEL 1 FOR 10.757;
		LEVEL 0 FOR 14.757;
		LEVEL 1 FOR 79.463;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 147.648;
		LEVEL 1 FOR 140.583;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 40.129;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 182.716;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux13~23_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 9.237;
		LEVEL 0 FOR 73.715;
		LEVEL 1 FOR 3.726;
		LEVEL 0 FOR 1.335;
		LEVEL 1 FOR 3.051;
		LEVEL 0 FOR 5.376;
		LEVEL 1 FOR 10.735;
		LEVEL 0 FOR 23.887;
		LEVEL 1 FOR 10.757;
		LEVEL 0 FOR 14.757;
		LEVEL 1 FOR 79.463;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 147.648;
		LEVEL 1 FOR 140.583;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 40.129;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 181.609;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|lcells[1].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 10.541;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 29.745;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 105.376;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 147.648;
		LEVEL 1 FOR 144.624;
		LEVEL 0 FOR 25.959;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 40.129;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 162.272;
		LEVEL 1 FOR 18.892;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|lcells[0].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 9.69;
		LEVEL 0 FOR 73.715;
		LEVEL 1 FOR 3.726;
		LEVEL 0 FOR 1.335;
		LEVEL 1 FOR 3.051;
		LEVEL 0 FOR 5.376;
		LEVEL 1 FOR 10.735;
		LEVEL 0 FOR 23.887;
		LEVEL 1 FOR 10.757;
		LEVEL 0 FOR 14.757;
		LEVEL 1 FOR 4.108;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 25.938;
		LEVEL 0 FOR 442.925;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux14~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 10.099;
		LEVEL 0 FOR 989.901;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux12~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.174;
		LEVEL 0 FOR 70.867;
		LEVEL 1 FOR 29.955;
		LEVEL 0 FOR 370.045;
		LEVEL 1 FOR 379.955;
		LEVEL 0 FOR 70.045;
		LEVEL 1 FOR 61.959;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux12~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.843;
		LEVEL 0 FOR 70.867;
		LEVEL 1 FOR 29.955;
		LEVEL 0 FOR 370.045;
		LEVEL 1 FOR 379.955;
		LEVEL 0 FOR 70.045;
		LEVEL 1 FOR 61.29;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux12~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.767;
		LEVEL 0 FOR 71.285;
		LEVEL 1 FOR 29.537;
		LEVEL 0 FOR 370.463;
		LEVEL 1 FOR 379.537;
		LEVEL 0 FOR 70.463;
		LEVEL 1 FOR 62.948;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux12~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.295;
		LEVEL 0 FOR 71.285;
		LEVEL 1 FOR 29.537;
		LEVEL 0 FOR 370.463;
		LEVEL 1 FOR 379.537;
		LEVEL 0 FOR 70.463;
		LEVEL 1 FOR 62.42;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux12~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.833;
		LEVEL 0 FOR 71.285;
		LEVEL 1 FOR 29.537;
		LEVEL 0 FOR 370.463;
		LEVEL 1 FOR 379.537;
		LEVEL 0 FOR 70.463;
		LEVEL 1 FOR 61.882;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux12~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1.145;
		LEVEL 0 FOR 998.855;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux12~11_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1.675;
		LEVEL 0 FOR 998.325;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux13~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.273;
		LEVEL 0 FOR 71.285;
		LEVEL 1 FOR 29.537;
		LEVEL 0 FOR 370.463;
		LEVEL 1 FOR 379.537;
		LEVEL 0 FOR 70.463;
		LEVEL 1 FOR 63.442;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux13~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.798;
		LEVEL 0 FOR 71.285;
		LEVEL 1 FOR 29.537;
		LEVEL 0 FOR 370.463;
		LEVEL 1 FOR 379.537;
		LEVEL 0 FOR 70.463;
		LEVEL 1 FOR 62.917;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux13~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.325;
		LEVEL 0 FOR 71.285;
		LEVEL 1 FOR 29.537;
		LEVEL 0 FOR 370.463;
		LEVEL 1 FOR 379.537;
		LEVEL 0 FOR 70.463;
		LEVEL 1 FOR 62.39;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux13~22_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 10.639;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 68.539;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux13~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.43;
		LEVEL 0 FOR 71.285;
		LEVEL 1 FOR 29.537;
		LEVEL 0 FOR 370.463;
		LEVEL 1 FOR 379.537;
		LEVEL 0 FOR 70.463;
		LEVEL 1 FOR 63.285;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux13~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.324;
		LEVEL 0 FOR 71.285;
		LEVEL 1 FOR 29.537;
		LEVEL 0 FOR 370.463;
		LEVEL 1 FOR 379.537;
		LEVEL 0 FOR 70.463;
		LEVEL 1 FOR 62.391;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux13~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.856;
		LEVEL 0 FOR 71.285;
		LEVEL 1 FOR 29.537;
		LEVEL 0 FOR 370.463;
		LEVEL 1 FOR 379.537;
		LEVEL 0 FOR 70.463;
		LEVEL 1 FOR 61.859;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux13~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 0.954;
		LEVEL 0 FOR 999.046;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux13~11_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1.35;
		LEVEL 0 FOR 998.65;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|lcells[7].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.364;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 67.814;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux12~12_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.545;
		LEVEL 0 FOR 64.852;
		LEVEL 1 FOR 165.178;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 27.358;
		LEVEL 1 FOR 431.228;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 162.297;
		LEVEL 1 FOR 8.776;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux12~13_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 6.298;
		LEVEL 0 FOR 993.702;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux12~14_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 6.694;
		LEVEL 0 FOR 993.306;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux12~16_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 8.396;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 70.782;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux12~17_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 8.793;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 70.385;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux12~19_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.448;
		LEVEL 0 FOR 66.976;
		LEVEL 1 FOR 8.112;
		LEVEL 0 FOR 5.376;
		LEVEL 1 FOR 10.735;
		LEVEL 0 FOR 23.887;
		LEVEL 1 FOR 10.757;
		LEVEL 0 FOR 14.757;
		LEVEL 1 FOR 79.463;
		LEVEL 0 FOR 180.0;
		LEVEL 1 FOR 140.583;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 40.129;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 213.489;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux12~12_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.385;
		LEVEL 0 FOR 64.852;
		LEVEL 1 FOR 165.178;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 27.358;
		LEVEL 1 FOR 431.228;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 162.297;
		LEVEL 1 FOR 7.936;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux12~20_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 9.46;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 69.718;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux12~21_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 10.007;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 69.171;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux13~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.931;
		LEVEL 0 FOR 62.404;
		LEVEL 1 FOR 920.665;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux13~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.322;
		LEVEL 0 FOR 69.755;
		LEVEL 1 FOR 29.843;
		LEVEL 0 FOR 370.157;
		LEVEL 1 FOR 379.843;
		LEVEL 0 FOR 70.157;
		LEVEL 1 FOR 62.923;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux13~9_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.107;
		LEVEL 0 FOR 63.231;
		LEVEL 1 FOR 920.662;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux12~21_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 9.955;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 69.223;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux12~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.253;
		LEVEL 0 FOR 71.108;
		LEVEL 1 FOR 29.714;
		LEVEL 0 FOR 370.286;
		LEVEL 1 FOR 379.714;
		LEVEL 0 FOR 70.286;
		LEVEL 1 FOR 63.639;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux12~19_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.82;
		LEVEL 0 FOR 66.976;
		LEVEL 1 FOR 8.112;
		LEVEL 0 FOR 5.376;
		LEVEL 1 FOR 10.735;
		LEVEL 0 FOR 23.887;
		LEVEL 1 FOR 10.757;
		LEVEL 0 FOR 14.757;
		LEVEL 1 FOR 79.463;
		LEVEL 0 FOR 180.0;
		LEVEL 1 FOR 140.583;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 40.129;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 214.117;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux12~20_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.209;
		LEVEL 0 FOR 66.976;
		LEVEL 1 FOR 8.112;
		LEVEL 0 FOR 5.376;
		LEVEL 1 FOR 10.735;
		LEVEL 0 FOR 23.887;
		LEVEL 1 FOR 10.757;
		LEVEL 0 FOR 14.757;
		LEVEL 1 FOR 79.463;
		LEVEL 0 FOR 180.0;
		LEVEL 1 FOR 140.583;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 40.129;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 213.728;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux12~12_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.903;
		LEVEL 0 FOR 64.852;
		LEVEL 1 FOR 165.178;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 27.358;
		LEVEL 1 FOR 431.228;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 162.297;
		LEVEL 1 FOR 9.418;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux12~13_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.65;
		LEVEL 0 FOR 64.852;
		LEVEL 1 FOR 165.178;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 27.358;
		LEVEL 1 FOR 431.228;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 162.297;
		LEVEL 1 FOR 8.671;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux12~21_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 9.301;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 69.877;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux12~22_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 10.677;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 68.501;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux13~12_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.149;
		LEVEL 0 FOR 64.852;
		LEVEL 1 FOR 165.178;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 27.358;
		LEVEL 1 FOR 431.228;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 162.297;
		LEVEL 1 FOR 9.172;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux13~13_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.675;
		LEVEL 0 FOR 64.852;
		LEVEL 1 FOR 165.178;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 27.358;
		LEVEL 1 FOR 431.228;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 162.297;
		LEVEL 1 FOR 8.646;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux13~19_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.143;
		LEVEL 0 FOR 66.976;
		LEVEL 1 FOR 8.112;
		LEVEL 0 FOR 5.376;
		LEVEL 1 FOR 10.735;
		LEVEL 0 FOR 23.887;
		LEVEL 1 FOR 10.757;
		LEVEL 0 FOR 14.757;
		LEVEL 1 FOR 79.463;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 147.648;
		LEVEL 1 FOR 140.583;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 40.129;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 182.442;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux13~20_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.811;
		LEVEL 0 FOR 66.976;
		LEVEL 1 FOR 8.112;
		LEVEL 0 FOR 5.376;
		LEVEL 1 FOR 10.735;
		LEVEL 0 FOR 23.887;
		LEVEL 1 FOR 10.757;
		LEVEL 0 FOR 14.757;
		LEVEL 1 FOR 79.463;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 147.648;
		LEVEL 1 FOR 140.583;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 40.129;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 181.774;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux13~21_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 9.351;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 69.827;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux13~22_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 10.46;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 68.718;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux13~9_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.979;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 61.448;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux13~16_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.515;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 71.663;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux13~17_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 8.049;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 71.129;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux13~15_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.795;
		LEVEL 0 FOR 992.205;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux13~18_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 8.718;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 70.46;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux13~19_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 14.304;
		LEVEL 0 FOR 66.976;
		LEVEL 1 FOR 3.726;
		LEVEL 0 FOR 1.335;
		LEVEL 1 FOR 3.051;
		LEVEL 0 FOR 5.376;
		LEVEL 1 FOR 10.735;
		LEVEL 0 FOR 23.887;
		LEVEL 1 FOR 10.757;
		LEVEL 0 FOR 14.757;
		LEVEL 1 FOR 79.463;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 147.648;
		LEVEL 1 FOR 140.583;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 40.129;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 183.281;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux13~20_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 14.696;
		LEVEL 0 FOR 66.976;
		LEVEL 1 FOR 3.726;
		LEVEL 0 FOR 1.335;
		LEVEL 1 FOR 3.051;
		LEVEL 0 FOR 5.376;
		LEVEL 1 FOR 10.735;
		LEVEL 0 FOR 23.887;
		LEVEL 1 FOR 10.757;
		LEVEL 0 FOR 14.757;
		LEVEL 1 FOR 79.463;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 147.648;
		LEVEL 1 FOR 140.583;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 40.129;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 182.889;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux13~12_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.667;
		LEVEL 0 FOR 64.852;
		LEVEL 1 FOR 165.178;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 27.358;
		LEVEL 1 FOR 431.228;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 162.297;
		LEVEL 1 FOR 9.654;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux13~13_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.324;
		LEVEL 0 FOR 64.852;
		LEVEL 1 FOR 165.178;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 27.358;
		LEVEL 1 FOR 431.228;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 162.297;
		LEVEL 1 FOR 8.997;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux13~21_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 9.386;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 69.792;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux13~22_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 9.966;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 69.212;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux13~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 0.535;
		LEVEL 0 FOR 999.465;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux13~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.102;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 61.325;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux13~9_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.497;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 60.93;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux13~10_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.891;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 60.536;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux13~11_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1.623;
		LEVEL 0 FOR 998.377;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|lcells[2].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 10.539;
		LEVEL 1 FOR 70.822;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 370.0;
		LEVEL 0 FOR 380.0;
		LEVEL 1 FOR 70.0;
		LEVEL 0 FOR 68.639;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux12~19_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.088;
		LEVEL 0 FOR 66.976;
		LEVEL 1 FOR 8.112;
		LEVEL 0 FOR 5.376;
		LEVEL 1 FOR 10.735;
		LEVEL 0 FOR 23.887;
		LEVEL 1 FOR 10.757;
		LEVEL 0 FOR 14.757;
		LEVEL 1 FOR 79.463;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 147.648;
		LEVEL 1 FOR 140.583;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 40.129;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 182.497;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux12~20_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.479;
		LEVEL 0 FOR 66.976;
		LEVEL 1 FOR 8.112;
		LEVEL 0 FOR 5.376;
		LEVEL 1 FOR 10.735;
		LEVEL 0 FOR 23.887;
		LEVEL 1 FOR 10.757;
		LEVEL 0 FOR 14.757;
		LEVEL 1 FOR 79.463;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 147.648;
		LEVEL 1 FOR 140.583;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 40.129;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 182.106;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux12~16_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.999;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 71.179;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux12~17_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 8.664;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 70.514;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux12~15_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 8.584;
		LEVEL 0 FOR 991.416;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux12~18_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 9.33;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 69.848;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux12~21_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 9.86;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 69.318;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux12~22_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 10.705;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 68.473;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|lcells[0].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 10.549;
		LEVEL 0 FOR 71.689;
		LEVEL 1 FOR 29.133;
		LEVEL 0 FOR 370.867;
		LEVEL 1 FOR 379.133;
		LEVEL 0 FOR 70.867;
		LEVEL 1 FOR 67.762;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|lcells[1].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.414;
		LEVEL 0 FOR 69.917;
		LEVEL 1 FOR 30.905;
		LEVEL 0 FOR 369.095;
		LEVEL 1 FOR 380.905;
		LEVEL 0 FOR 69.095;
		LEVEL 1 FOR 68.669;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux14~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.217;
		LEVEL 0 FOR 71.689;
		LEVEL 1 FOR 29.133;
		LEVEL 0 FOR 370.867;
		LEVEL 1 FOR 379.133;
		LEVEL 0 FOR 70.867;
		LEVEL 1 FOR 67.094;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux14~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.636;
		LEVEL 0 FOR 71.689;
		LEVEL 1 FOR 29.133;
		LEVEL 0 FOR 370.867;
		LEVEL 1 FOR 379.133;
		LEVEL 0 FOR 70.867;
		LEVEL 1 FOR 66.675;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|lcells[5].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 10.551;
		LEVEL 1 FOR 71.689;
		LEVEL 0 FOR 29.133;
		LEVEL 1 FOR 370.867;
		LEVEL 0 FOR 379.133;
		LEVEL 1 FOR 70.867;
		LEVEL 0 FOR 67.76;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|lcells[6].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.369;
		LEVEL 1 FOR 70.004;
		LEVEL 0 FOR 30.818;
		LEVEL 1 FOR 369.182;
		LEVEL 0 FOR 380.818;
		LEVEL 1 FOR 69.182;
		LEVEL 0 FOR 68.627;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|lcells[4].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.414;
		LEVEL 1 FOR 69.956;
		LEVEL 0 FOR 0.866;
		LEVEL 1 FOR 29.134;
		LEVEL 0 FOR 0.866;
		LEVEL 1 FOR 369.134;
		LEVEL 0 FOR 0.866;
		LEVEL 1 FOR 379.134;
		LEVEL 0 FOR 0.866;
		LEVEL 1 FOR 69.134;
		LEVEL 0 FOR 0.866;
		LEVEL 1 FOR 67.764;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux14~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.812;
		LEVEL 1 FOR 69.956;
		LEVEL 0 FOR 0.866;
		LEVEL 1 FOR 29.134;
		LEVEL 0 FOR 0.866;
		LEVEL 1 FOR 369.134;
		LEVEL 0 FOR 0.866;
		LEVEL 1 FOR 379.134;
		LEVEL 0 FOR 0.866;
		LEVEL 1 FOR 69.134;
		LEVEL 0 FOR 0.866;
		LEVEL 1 FOR 67.366;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|lcells[7].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 10.518;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 68.66;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux14~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 12.365;
		LEVEL 1 FOR 69.956;
		LEVEL 0 FOR 0.866;
		LEVEL 1 FOR 29.134;
		LEVEL 0 FOR 0.866;
		LEVEL 1 FOR 369.134;
		LEVEL 0 FOR 0.866;
		LEVEL 1 FOR 379.134;
		LEVEL 0 FOR 0.866;
		LEVEL 1 FOR 69.134;
		LEVEL 0 FOR 0.866;
		LEVEL 1 FOR 66.813;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|out_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 12.16;
		LEVEL 0 FOR 71.689;
		LEVEL 1 FOR 29.133;
		LEVEL 0 FOR 370.867;
		LEVEL 1 FOR 379.133;
		LEVEL 0 FOR 70.867;
		LEVEL 1 FOR 66.151;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux13~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.292;
		LEVEL 0 FOR 71.108;
		LEVEL 1 FOR 29.714;
		LEVEL 0 FOR 370.286;
		LEVEL 1 FOR 379.714;
		LEVEL 0 FOR 70.286;
		LEVEL 1 FOR 63.6;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux13~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.685;
		LEVEL 0 FOR 71.108;
		LEVEL 1 FOR 29.714;
		LEVEL 0 FOR 370.286;
		LEVEL 1 FOR 379.714;
		LEVEL 0 FOR 70.286;
		LEVEL 1 FOR 63.207;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux13~10_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.651;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 60.776;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux13~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1.026;
		LEVEL 0 FOR 998.974;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux13~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.605;
		LEVEL 0 FOR 71.285;
		LEVEL 1 FOR 29.537;
		LEVEL 0 FOR 370.463;
		LEVEL 1 FOR 379.537;
		LEVEL 0 FOR 70.463;
		LEVEL 1 FOR 62.11;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux13~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.001;
		LEVEL 0 FOR 71.285;
		LEVEL 1 FOR 29.537;
		LEVEL 0 FOR 370.463;
		LEVEL 1 FOR 379.537;
		LEVEL 0 FOR 70.463;
		LEVEL 1 FOR 61.714;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux13~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.675;
		LEVEL 0 FOR 71.285;
		LEVEL 1 FOR 29.537;
		LEVEL 0 FOR 370.463;
		LEVEL 1 FOR 379.537;
		LEVEL 0 FOR 70.463;
		LEVEL 1 FOR 61.04;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux13~11_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1.557;
		LEVEL 0 FOR 998.443;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|lcells[6].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.369;
		LEVEL 1 FOR 70.718;
		LEVEL 0 FOR 30.104;
		LEVEL 1 FOR 369.896;
		LEVEL 0 FOR 380.104;
		LEVEL 1 FOR 69.896;
		LEVEL 0 FOR 67.913;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux14~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 12.124;
		LEVEL 1 FOR 987.876;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|lcells[5].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.271;
		LEVEL 1 FOR 70.971;
		LEVEL 0 FOR 29.851;
		LEVEL 1 FOR 370.149;
		LEVEL 0 FOR 379.851;
		LEVEL 1 FOR 70.149;
		LEVEL 0 FOR 67.758;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux14~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 12.795;
		LEVEL 1 FOR 987.205;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|out_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 13.844;
		LEVEL 0 FOR 70.974;
		LEVEL 1 FOR 29.848;
		LEVEL 0 FOR 370.152;
		LEVEL 1 FOR 379.848;
		LEVEL 0 FOR 70.152;
		LEVEL 1 FOR 65.182;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux12~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.932;
		LEVEL 0 FOR 71.108;
		LEVEL 1 FOR 29.714;
		LEVEL 0 FOR 370.286;
		LEVEL 1 FOR 379.714;
		LEVEL 0 FOR 70.286;
		LEVEL 1 FOR 62.96;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux12~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.061;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 60.366;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux12~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.547;
		LEVEL 0 FOR 70.867;
		LEVEL 1 FOR 29.955;
		LEVEL 0 FOR 370.045;
		LEVEL 1 FOR 379.955;
		LEVEL 0 FOR 70.045;
		LEVEL 1 FOR 62.586;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux12~9_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 18.166;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 59.261;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux12~10_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 0.571;
		LEVEL 0 FOR 999.429;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux13~23_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.013;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 68.165;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|lcells[6].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.448;
		LEVEL 1 FOR 69.985;
		LEVEL 0 FOR 30.837;
		LEVEL 1 FOR 369.163;
		LEVEL 0 FOR 380.837;
		LEVEL 1 FOR 69.163;
		LEVEL 0 FOR 68.567;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux14~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 12.357;
		LEVEL 1 FOR 70.034;
		LEVEL 0 FOR 0.788;
		LEVEL 1 FOR 29.212;
		LEVEL 0 FOR 0.788;
		LEVEL 1 FOR 369.212;
		LEVEL 0 FOR 0.788;
		LEVEL 1 FOR 379.212;
		LEVEL 0 FOR 0.788;
		LEVEL 1 FOR 69.212;
		LEVEL 0 FOR 0.788;
		LEVEL 1 FOR 66.821;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|lcells[5].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 10.658;
		LEVEL 1 FOR 71.602;
		LEVEL 0 FOR 29.22;
		LEVEL 1 FOR 370.78;
		LEVEL 0 FOR 379.22;
		LEVEL 1 FOR 70.78;
		LEVEL 0 FOR 67.74;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux14~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 13.052;
		LEVEL 1 FOR 70.034;
		LEVEL 0 FOR 0.788;
		LEVEL 1 FOR 29.212;
		LEVEL 0 FOR 0.788;
		LEVEL 1 FOR 369.212;
		LEVEL 0 FOR 0.788;
		LEVEL 1 FOR 379.212;
		LEVEL 0 FOR 0.788;
		LEVEL 1 FOR 69.212;
		LEVEL 0 FOR 0.788;
		LEVEL 1 FOR 66.126;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux13~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.278;
		LEVEL 0 FOR 71.285;
		LEVEL 1 FOR 29.537;
		LEVEL 0 FOR 370.463;
		LEVEL 1 FOR 379.537;
		LEVEL 0 FOR 70.463;
		LEVEL 1 FOR 62.437;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux13~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.805;
		LEVEL 0 FOR 71.285;
		LEVEL 1 FOR 29.537;
		LEVEL 0 FOR 370.463;
		LEVEL 1 FOR 379.537;
		LEVEL 0 FOR 70.463;
		LEVEL 1 FOR 61.91;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux13~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 14.915;
		LEVEL 0 FOR 71.108;
		LEVEL 1 FOR 29.714;
		LEVEL 0 FOR 370.286;
		LEVEL 1 FOR 379.714;
		LEVEL 0 FOR 70.286;
		LEVEL 1 FOR 63.977;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux13~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.312;
		LEVEL 0 FOR 71.108;
		LEVEL 1 FOR 29.714;
		LEVEL 0 FOR 370.286;
		LEVEL 1 FOR 379.714;
		LEVEL 0 FOR 70.286;
		LEVEL 1 FOR 63.58;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux13~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.615;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 60.812;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux13~11_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.013;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 60.414;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|lcells[2].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.892;
		LEVEL 1 FOR 70.822;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 370.0;
		LEVEL 0 FOR 380.0;
		LEVEL 1 FOR 70.0;
		LEVEL 0 FOR 67.286;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|lcells[3].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.449;
		LEVEL 0 FOR 70.03;
		LEVEL 1 FOR 0.792;
		LEVEL 0 FOR 29.208;
		LEVEL 1 FOR 0.792;
		LEVEL 0 FOR 369.208;
		LEVEL 1 FOR 0.792;
		LEVEL 0 FOR 379.208;
		LEVEL 1 FOR 0.792;
		LEVEL 0 FOR 69.208;
		LEVEL 1 FOR 0.792;
		LEVEL 0 FOR 67.729;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux14~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.92;
		LEVEL 0 FOR 71.609;
		LEVEL 1 FOR 29.213;
		LEVEL 0 FOR 370.787;
		LEVEL 1 FOR 379.213;
		LEVEL 0 FOR 70.787;
		LEVEL 1 FOR 66.471;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|out_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 12.879;
		LEVEL 0 FOR 71.609;
		LEVEL 1 FOR 29.213;
		LEVEL 0 FOR 370.787;
		LEVEL 1 FOR 379.213;
		LEVEL 0 FOR 70.787;
		LEVEL 1 FOR 65.512;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux13~10_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.78;
		LEVEL 0 FOR 69.264;
		LEVEL 1 FOR 29.213;
		LEVEL 0 FOR 370.787;
		LEVEL 1 FOR 379.213;
		LEVEL 0 FOR 70.787;
		LEVEL 1 FOR 63.956;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux13~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.26;
		LEVEL 0 FOR 70.23;
		LEVEL 1 FOR 29.757;
		LEVEL 0 FOR 370.243;
		LEVEL 1 FOR 379.757;
		LEVEL 0 FOR 70.243;
		LEVEL 1 FOR 63.51;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux13~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.948;
		LEVEL 0 FOR 63.39;
		LEVEL 1 FOR 920.662;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux13~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.346;
		LEVEL 0 FOR 69.917;
		LEVEL 1 FOR 29.848;
		LEVEL 0 FOR 370.152;
		LEVEL 1 FOR 379.848;
		LEVEL 0 FOR 70.152;
		LEVEL 1 FOR 63.737;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux13~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.921;
		LEVEL 0 FOR 63.46;
		LEVEL 1 FOR 919.619;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux13~11_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.31;
		LEVEL 0 FOR 69.262;
		LEVEL 1 FOR 29.213;
		LEVEL 0 FOR 370.787;
		LEVEL 1 FOR 379.213;
		LEVEL 0 FOR 70.787;
		LEVEL 1 FOR 63.428;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux13~12_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1.006;
		LEVEL 0 FOR 998.994;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux13~18_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 8.397;
		LEVEL 0 FOR 218.926;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 220.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 192.677;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux13~15_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 6.337;
		LEVEL 0 FOR 73.619;
		LEVEL 1 FOR 920.044;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux13~16_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 6.727;
		LEVEL 0 FOR 993.273;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux13~19_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 9.128;
		LEVEL 0 FOR 70.512;
		LEVEL 1 FOR 920.36;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux13~14_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.135;
		LEVEL 0 FOR 64.633;
		LEVEL 1 FOR 4.622;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 5.514;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 105.351;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 147.648;
		LEVEL 1 FOR 59.135;
		LEVEL 0 FOR 513.61;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux13~22_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 9.803;
		LEVEL 0 FOR 72.166;
		LEVEL 1 FOR 3.991;
		LEVEL 0 FOR 29.745;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 105.351;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 2.352;
		LEVEL 1 FOR 147.648;
		LEVEL 0 FOR 144.649;
		LEVEL 1 FOR 25.934;
		LEVEL 0 FOR 4.644;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 4.644;
		LEVEL 1 FOR 40.129;
		LEVEL 0 FOR 26.294;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 26.294;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 24.002;
		LEVEL 1 FOR 10.642;
		LEVEL 0 FOR 16.068;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 2.352;
		LEVEL 1 FOR 162.297;
		LEVEL 0 FOR 14.295;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux13~23_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 10.649;
		LEVEL 0 FOR 72.166;
		LEVEL 1 FOR 3.991;
		LEVEL 0 FOR 29.745;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 105.351;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 2.352;
		LEVEL 1 FOR 147.648;
		LEVEL 0 FOR 144.649;
		LEVEL 1 FOR 25.934;
		LEVEL 0 FOR 4.644;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 4.644;
		LEVEL 1 FOR 40.129;
		LEVEL 0 FOR 26.294;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 26.294;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 24.002;
		LEVEL 1 FOR 10.642;
		LEVEL 0 FOR 16.068;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 2.352;
		LEVEL 1 FOR 162.297;
		LEVEL 0 FOR 13.449;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|lcells[1].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.102;
		LEVEL 0 FOR 70.438;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 5.464;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 105.351;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 2.352;
		LEVEL 1 FOR 147.648;
		LEVEL 0 FOR 59.185;
		LEVEL 1 FOR 518.46;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|lcells[0].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 10.719;
		LEVEL 0 FOR 72.551;
		LEVEL 1 FOR 3.991;
		LEVEL 0 FOR 479.745;
		LEVEL 1 FOR 25.934;
		LEVEL 0 FOR 4.644;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 4.644;
		LEVEL 1 FOR 40.129;
		LEVEL 0 FOR 26.294;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 26.294;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 24.002;
		LEVEL 1 FOR 10.642;
		LEVEL 0 FOR 16.068;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 2.352;
		LEVEL 1 FOR 36.832;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 55.465;
		LEVEL 0 FOR 12.994;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux14~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.268;
		LEVEL 0 FOR 988.732;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|lcells[3].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.094;
		LEVEL 0 FOR 70.444;
		LEVEL 1 FOR 1.722;
		LEVEL 0 FOR 3.991;
		LEVEL 1 FOR 24.287;
		LEVEL 0 FOR 5.458;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 105.351;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 2.352;
		LEVEL 1 FOR 147.648;
		LEVEL 0 FOR 59.191;
		LEVEL 1 FOR 85.458;
		LEVEL 0 FOR 25.934;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 40.129;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 36.839;
		LEVEL 1 FOR 70.0;
		LEVEL 0 FOR 55.458;
		LEVEL 1 FOR 13.004;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|lcells[2].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.336;
		LEVEL 1 FOR 72.166;
		LEVEL 0 FOR 3.991;
		LEVEL 1 FOR 29.745;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 105.351;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 147.648;
		LEVEL 1 FOR 144.649;
		LEVEL 0 FOR 25.934;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 40.129;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 162.297;
		LEVEL 1 FOR 12.762;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux14~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.936;
		LEVEL 0 FOR 67.13;
		LEVEL 1 FOR 4.862;
		LEVEL 0 FOR 3.991;
		LEVEL 1 FOR 29.745;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 105.351;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 147.648;
		LEVEL 1 FOR 144.649;
		LEVEL 0 FOR 25.934;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 40.129;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 162.297;
		LEVEL 1 FOR 12.336;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|out_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 13.198;
		LEVEL 0 FOR 66.338;
		LEVEL 1 FOR 4.622;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 5.514;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 105.351;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 147.648;
		LEVEL 1 FOR 59.135;
		LEVEL 0 FOR 515.842;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux12~13_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.214;
		LEVEL 0 FOR 64.852;
		LEVEL 1 FOR 165.178;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 27.358;
		LEVEL 1 FOR 431.228;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 162.297;
		LEVEL 1 FOR 8.107;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux12~19_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 13.644;
		LEVEL 0 FOR 66.976;
		LEVEL 1 FOR 3.726;
		LEVEL 0 FOR 1.335;
		LEVEL 1 FOR 3.051;
		LEVEL 0 FOR 5.376;
		LEVEL 1 FOR 10.735;
		LEVEL 0 FOR 23.887;
		LEVEL 1 FOR 10.757;
		LEVEL 0 FOR 14.757;
		LEVEL 1 FOR 79.463;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 147.648;
		LEVEL 1 FOR 140.583;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 40.129;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 183.941;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux12~20_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 14.043;
		LEVEL 0 FOR 66.976;
		LEVEL 1 FOR 3.726;
		LEVEL 0 FOR 1.335;
		LEVEL 1 FOR 3.051;
		LEVEL 0 FOR 5.376;
		LEVEL 1 FOR 10.735;
		LEVEL 0 FOR 23.887;
		LEVEL 1 FOR 10.757;
		LEVEL 0 FOR 14.757;
		LEVEL 1 FOR 79.463;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 147.648;
		LEVEL 1 FOR 140.583;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 40.129;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 183.542;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux12~21_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 8.792;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 70.386;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux12~22_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 9.605;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 69.573;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux12~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.429;
		LEVEL 0 FOR 71.285;
		LEVEL 1 FOR 29.537;
		LEVEL 0 FOR 370.463;
		LEVEL 1 FOR 379.537;
		LEVEL 0 FOR 70.463;
		LEVEL 1 FOR 63.286;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux12~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.961;
		LEVEL 0 FOR 71.285;
		LEVEL 1 FOR 29.537;
		LEVEL 0 FOR 370.463;
		LEVEL 1 FOR 379.537;
		LEVEL 0 FOR 70.463;
		LEVEL 1 FOR 62.754;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux12~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.298;
		LEVEL 0 FOR 70.867;
		LEVEL 1 FOR 29.955;
		LEVEL 0 FOR 370.045;
		LEVEL 1 FOR 379.955;
		LEVEL 0 FOR 70.045;
		LEVEL 1 FOR 61.835;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux12~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.83;
		LEVEL 0 FOR 70.867;
		LEVEL 1 FOR 29.955;
		LEVEL 0 FOR 370.045;
		LEVEL 1 FOR 379.955;
		LEVEL 0 FOR 70.045;
		LEVEL 1 FOR 61.303;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux12~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.074;
		LEVEL 0 FOR 71.285;
		LEVEL 1 FOR 29.537;
		LEVEL 0 FOR 370.463;
		LEVEL 1 FOR 379.537;
		LEVEL 0 FOR 70.463;
		LEVEL 1 FOR 61.641;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux12~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1.073;
		LEVEL 0 FOR 998.927;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux12~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.32;
		LEVEL 0 FOR 71.108;
		LEVEL 1 FOR 29.714;
		LEVEL 0 FOR 370.286;
		LEVEL 1 FOR 379.714;
		LEVEL 0 FOR 70.286;
		LEVEL 1 FOR 62.572;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux12~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.907;
		LEVEL 0 FOR 71.108;
		LEVEL 1 FOR 29.714;
		LEVEL 0 FOR 370.286;
		LEVEL 1 FOR 379.714;
		LEVEL 0 FOR 70.286;
		LEVEL 1 FOR 61.985;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux12~10_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 18.178;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 59.249;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux12~11_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1.599;
		LEVEL 0 FOR 998.401;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|lcells[5].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.061;
		LEVEL 1 FOR 70.982;
		LEVEL 0 FOR 29.84;
		LEVEL 1 FOR 370.16;
		LEVEL 0 FOR 379.84;
		LEVEL 1 FOR 70.16;
		LEVEL 0 FOR 67.957;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux14~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 12.661;
		LEVEL 1 FOR 987.339;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|out_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 12.884;
		LEVEL 0 FOR 70.979;
		LEVEL 1 FOR 29.843;
		LEVEL 0 FOR 370.157;
		LEVEL 1 FOR 379.843;
		LEVEL 0 FOR 70.157;
		LEVEL 1 FOR 66.137;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux13~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.005;
		LEVEL 0 FOR 71.285;
		LEVEL 1 FOR 29.537;
		LEVEL 0 FOR 370.463;
		LEVEL 1 FOR 379.537;
		LEVEL 0 FOR 70.463;
		LEVEL 1 FOR 61.71;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux13~10_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.999;
		LEVEL 0 FOR 70.867;
		LEVEL 1 FOR 29.955;
		LEVEL 0 FOR 370.045;
		LEVEL 1 FOR 379.955;
		LEVEL 0 FOR 70.045;
		LEVEL 1 FOR 62.134;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux13~11_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.689;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 60.738;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux13~20_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.542;
		LEVEL 0 FOR 66.976;
		LEVEL 1 FOR 8.112;
		LEVEL 0 FOR 5.376;
		LEVEL 1 FOR 10.735;
		LEVEL 0 FOR 23.887;
		LEVEL 1 FOR 10.757;
		LEVEL 0 FOR 14.757;
		LEVEL 1 FOR 79.463;
		LEVEL 0 FOR 180.0;
		LEVEL 1 FOR 140.583;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 40.129;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 214.395;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux13~21_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.937;
		LEVEL 0 FOR 66.976;
		LEVEL 1 FOR 8.112;
		LEVEL 0 FOR 5.376;
		LEVEL 1 FOR 10.735;
		LEVEL 0 FOR 23.887;
		LEVEL 1 FOR 10.757;
		LEVEL 0 FOR 14.757;
		LEVEL 1 FOR 79.463;
		LEVEL 0 FOR 180.0;
		LEVEL 1 FOR 140.583;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 40.129;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 214.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux13~13_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.652;
		LEVEL 0 FOR 64.852;
		LEVEL 1 FOR 165.178;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 27.358;
		LEVEL 1 FOR 431.228;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 162.297;
		LEVEL 1 FOR 8.669;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux13~14_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.051;
		LEVEL 0 FOR 64.852;
		LEVEL 1 FOR 165.178;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 27.358;
		LEVEL 1 FOR 431.228;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 162.297;
		LEVEL 1 FOR 8.27;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux13~22_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 9.73;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 69.448;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux13~23_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 10.585;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 68.593;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|lcells[7].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.038;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 68.14;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux12~21_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 10.788;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 68.39;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux13~12_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1.125;
		LEVEL 0 FOR 998.875;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|lcells[6].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.358;
		LEVEL 1 FOR 70.731;
		LEVEL 0 FOR 30.091;
		LEVEL 1 FOR 369.909;
		LEVEL 0 FOR 380.091;
		LEVEL 1 FOR 69.909;
		LEVEL 0 FOR 67.911;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|lcells[4].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.349;
		LEVEL 1 FOR 988.651;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux14~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.739;
		LEVEL 1 FOR 988.261;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux14~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 12.537;
		LEVEL 1 FOR 987.463;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|out_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 14.07;
		LEVEL 0 FOR 70.867;
		LEVEL 1 FOR 29.955;
		LEVEL 0 FOR 370.045;
		LEVEL 1 FOR 379.955;
		LEVEL 0 FOR 70.045;
		LEVEL 1 FOR 65.063;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux13~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.885;
		LEVEL 0 FOR 70.867;
		LEVEL 1 FOR 29.955;
		LEVEL 0 FOR 370.045;
		LEVEL 1 FOR 379.955;
		LEVEL 0 FOR 70.045;
		LEVEL 1 FOR 62.248;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux13~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.556;
		LEVEL 0 FOR 70.867;
		LEVEL 1 FOR 29.955;
		LEVEL 0 FOR 370.045;
		LEVEL 1 FOR 379.955;
		LEVEL 0 FOR 70.045;
		LEVEL 1 FOR 61.577;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux13~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.913;
		LEVEL 0 FOR 71.285;
		LEVEL 1 FOR 29.537;
		LEVEL 0 FOR 370.463;
		LEVEL 1 FOR 379.537;
		LEVEL 0 FOR 70.463;
		LEVEL 1 FOR 61.802;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux13~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1.015;
		LEVEL 0 FOR 998.985;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux13~11_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1.441;
		LEVEL 0 FOR 998.559;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux13~22_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.578;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 67.6;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|lcells[1].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 12.489;
		LEVEL 0 FOR 70.359;
		LEVEL 1 FOR 30.463;
		LEVEL 0 FOR 369.537;
		LEVEL 1 FOR 380.463;
		LEVEL 0 FOR 69.537;
		LEVEL 1 FOR 67.152;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux14~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 12.729;
		LEVEL 0 FOR 71.285;
		LEVEL 1 FOR 29.537;
		LEVEL 0 FOR 370.463;
		LEVEL 1 FOR 379.537;
		LEVEL 0 FOR 70.463;
		LEVEL 1 FOR 65.986;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|lcells[2].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 12.027;
		LEVEL 1 FOR 70.822;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 370.0;
		LEVEL 0 FOR 380.0;
		LEVEL 1 FOR 70.0;
		LEVEL 0 FOR 67.151;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux14~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 13.429;
		LEVEL 0 FOR 71.285;
		LEVEL 1 FOR 29.537;
		LEVEL 0 FOR 370.463;
		LEVEL 1 FOR 379.537;
		LEVEL 0 FOR 70.463;
		LEVEL 1 FOR 65.286;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|out_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 13.988;
		LEVEL 0 FOR 71.285;
		LEVEL 1 FOR 29.537;
		LEVEL 0 FOR 370.463;
		LEVEL 1 FOR 379.537;
		LEVEL 0 FOR 70.463;
		LEVEL 1 FOR 64.727;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux13~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.163;
		LEVEL 0 FOR 64.122;
		LEVEL 1 FOR 920.715;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux13~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.828;
		LEVEL 0 FOR 69.264;
		LEVEL 1 FOR 29.843;
		LEVEL 0 FOR 370.157;
		LEVEL 1 FOR 379.843;
		LEVEL 0 FOR 70.157;
		LEVEL 1 FOR 64.908;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux13~10_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 18.308;
		LEVEL 0 FOR 68.77;
		LEVEL 1 FOR 29.213;
		LEVEL 0 FOR 370.787;
		LEVEL 1 FOR 379.213;
		LEVEL 0 FOR 70.787;
		LEVEL 1 FOR 62.922;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux13~11_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.645;
		LEVEL 0 FOR 71.919;
		LEVEL 1 FOR 29.757;
		LEVEL 0 FOR 370.243;
		LEVEL 1 FOR 379.757;
		LEVEL 0 FOR 70.243;
		LEVEL 1 FOR 61.436;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|lcells[2].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 9.686;
		LEVEL 1 FOR 73.715;
		LEVEL 0 FOR 3.726;
		LEVEL 1 FOR 1.335;
		LEVEL 0 FOR 3.051;
		LEVEL 1 FOR 5.376;
		LEVEL 0 FOR 10.735;
		LEVEL 1 FOR 23.887;
		LEVEL 0 FOR 10.757;
		LEVEL 1 FOR 14.757;
		LEVEL 0 FOR 79.463;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 2.352;
		LEVEL 1 FOR 147.648;
		LEVEL 0 FOR 140.583;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 4.644;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 4.644;
		LEVEL 1 FOR 40.129;
		LEVEL 0 FOR 26.294;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 26.294;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 24.002;
		LEVEL 1 FOR 10.642;
		LEVEL 0 FOR 16.068;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 2.352;
		LEVEL 1 FOR 181.16;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux14~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 10.647;
		LEVEL 0 FOR 68.649;
		LEVEL 1 FOR 4.525;
		LEVEL 0 FOR 3.726;
		LEVEL 1 FOR 1.335;
		LEVEL 0 FOR 3.051;
		LEVEL 1 FOR 5.376;
		LEVEL 0 FOR 10.735;
		LEVEL 1 FOR 23.887;
		LEVEL 0 FOR 10.757;
		LEVEL 1 FOR 14.757;
		LEVEL 0 FOR 79.463;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 2.352;
		LEVEL 1 FOR 147.648;
		LEVEL 0 FOR 140.583;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 4.644;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 4.644;
		LEVEL 1 FOR 40.129;
		LEVEL 0 FOR 26.294;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 26.294;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 24.002;
		LEVEL 1 FOR 10.642;
		LEVEL 0 FOR 16.068;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 2.352;
		LEVEL 1 FOR 180.74;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|lcells[6].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 10.574;
		LEVEL 1 FOR 70.822;
		LEVEL 0 FOR 29.745;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 105.351;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 2.352;
		LEVEL 1 FOR 147.648;
		LEVEL 0 FOR 144.649;
		LEVEL 1 FOR 25.934;
		LEVEL 0 FOR 4.644;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 4.644;
		LEVEL 1 FOR 40.129;
		LEVEL 0 FOR 26.294;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 26.294;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 24.002;
		LEVEL 1 FOR 10.642;
		LEVEL 0 FOR 16.068;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 2.352;
		LEVEL 1 FOR 162.297;
		LEVEL 0 FOR 18.859;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux14~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.265;
		LEVEL 1 FOR 70.554;
		LEVEL 0 FOR 29.745;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 105.351;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 2.352;
		LEVEL 1 FOR 147.648;
		LEVEL 0 FOR 144.649;
		LEVEL 1 FOR 25.934;
		LEVEL 0 FOR 4.644;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 4.644;
		LEVEL 1 FOR 40.129;
		LEVEL 0 FOR 26.294;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 26.294;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 24.002;
		LEVEL 1 FOR 10.642;
		LEVEL 0 FOR 16.068;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 2.352;
		LEVEL 1 FOR 162.297;
		LEVEL 0 FOR 18.436;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|lcells[7].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 9.68;
		LEVEL 0 FOR 73.715;
		LEVEL 1 FOR 3.726;
		LEVEL 0 FOR 1.335;
		LEVEL 1 FOR 3.051;
		LEVEL 0 FOR 5.376;
		LEVEL 1 FOR 10.735;
		LEVEL 0 FOR 23.887;
		LEVEL 1 FOR 10.757;
		LEVEL 0 FOR 14.757;
		LEVEL 1 FOR 79.463;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 147.648;
		LEVEL 1 FOR 140.583;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 40.129;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 181.166;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux14~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.956;
		LEVEL 1 FOR 70.554;
		LEVEL 0 FOR 29.745;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 105.351;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 2.352;
		LEVEL 1 FOR 147.648;
		LEVEL 0 FOR 144.649;
		LEVEL 1 FOR 25.934;
		LEVEL 0 FOR 4.644;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 4.644;
		LEVEL 1 FOR 40.129;
		LEVEL 0 FOR 26.294;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 26.294;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 24.002;
		LEVEL 1 FOR 10.642;
		LEVEL 0 FOR 16.068;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 2.352;
		LEVEL 1 FOR 162.297;
		LEVEL 0 FOR 17.745;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|out_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.77;
		LEVEL 0 FOR 67.592;
		LEVEL 1 FOR 3.991;
		LEVEL 0 FOR 29.745;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 105.351;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 2.352;
		LEVEL 1 FOR 147.648;
		LEVEL 0 FOR 144.649;
		LEVEL 1 FOR 25.934;
		LEVEL 0 FOR 4.644;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 4.644;
		LEVEL 1 FOR 40.129;
		LEVEL 0 FOR 26.294;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 26.294;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 24.002;
		LEVEL 1 FOR 10.642;
		LEVEL 0 FOR 16.068;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 2.352;
		LEVEL 1 FOR 162.297;
		LEVEL 0 FOR 16.902;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux13~19_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.475;
		LEVEL 0 FOR 66.976;
		LEVEL 1 FOR 8.112;
		LEVEL 0 FOR 5.376;
		LEVEL 1 FOR 10.735;
		LEVEL 0 FOR 23.887;
		LEVEL 1 FOR 10.757;
		LEVEL 0 FOR 14.757;
		LEVEL 1 FOR 79.463;
		LEVEL 0 FOR 180.0;
		LEVEL 1 FOR 140.583;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 40.129;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 214.462;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux13~20_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.871;
		LEVEL 0 FOR 66.976;
		LEVEL 1 FOR 8.112;
		LEVEL 0 FOR 5.376;
		LEVEL 1 FOR 10.735;
		LEVEL 0 FOR 23.887;
		LEVEL 1 FOR 10.757;
		LEVEL 0 FOR 14.757;
		LEVEL 1 FOR 79.463;
		LEVEL 0 FOR 180.0;
		LEVEL 1 FOR 140.583;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 40.129;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 214.066;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux13~13_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 18.435;
		LEVEL 0 FOR 64.852;
		LEVEL 1 FOR 165.178;
		LEVEL 0 FOR 59.71;
		LEVEL 1 FOR 431.228;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 194.649;
		LEVEL 1 FOR 6.886;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux13~21_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 9.907;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 69.271;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux13~22_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 10.446;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 68.732;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux12~17_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 8.439;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 70.739;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux12~14_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 6.599;
		LEVEL 0 FOR 993.401;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux12~15_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.27;
		LEVEL 0 FOR 992.73;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux12~18_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 9.111;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 70.067;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux12~19_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 14.458;
		LEVEL 0 FOR 66.976;
		LEVEL 1 FOR 8.112;
		LEVEL 0 FOR 5.376;
		LEVEL 1 FOR 10.735;
		LEVEL 0 FOR 23.887;
		LEVEL 1 FOR 10.757;
		LEVEL 0 FOR 14.757;
		LEVEL 1 FOR 79.463;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 147.648;
		LEVEL 1 FOR 140.583;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 40.129;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 183.127;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux12~20_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 14.85;
		LEVEL 0 FOR 66.976;
		LEVEL 1 FOR 8.112;
		LEVEL 0 FOR 5.376;
		LEVEL 1 FOR 10.735;
		LEVEL 0 FOR 23.887;
		LEVEL 1 FOR 10.757;
		LEVEL 0 FOR 14.757;
		LEVEL 1 FOR 79.463;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 147.648;
		LEVEL 1 FOR 140.583;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 40.129;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 182.735;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux12~13_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.83;
		LEVEL 0 FOR 64.852;
		LEVEL 1 FOR 165.178;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 27.358;
		LEVEL 1 FOR 431.228;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 162.297;
		LEVEL 1 FOR 8.491;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux12~21_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 9.785;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 69.393;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux12~22_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 10.604;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 68.574;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux13~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1.368;
		LEVEL 0 FOR 998.632;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux13~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.418;
		LEVEL 0 FOR 71.108;
		LEVEL 1 FOR 29.714;
		LEVEL 0 FOR 370.286;
		LEVEL 1 FOR 379.714;
		LEVEL 0 FOR 70.286;
		LEVEL 1 FOR 63.474;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux13~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.815;
		LEVEL 0 FOR 71.108;
		LEVEL 1 FOR 29.714;
		LEVEL 0 FOR 370.286;
		LEVEL 1 FOR 379.714;
		LEVEL 0 FOR 70.286;
		LEVEL 1 FOR 63.077;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux13~10_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.519;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 59.908;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux13~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.7;
		LEVEL 0 FOR 70.867;
		LEVEL 1 FOR 29.955;
		LEVEL 0 FOR 370.045;
		LEVEL 1 FOR 379.955;
		LEVEL 0 FOR 70.045;
		LEVEL 1 FOR 63.433;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux13~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.365;
		LEVEL 0 FOR 70.867;
		LEVEL 1 FOR 29.955;
		LEVEL 0 FOR 370.045;
		LEVEL 1 FOR 379.955;
		LEVEL 0 FOR 70.045;
		LEVEL 1 FOR 62.768;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux13~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 18.084;
		LEVEL 0 FOR 71.285;
		LEVEL 1 FOR 29.537;
		LEVEL 0 FOR 370.463;
		LEVEL 1 FOR 379.537;
		LEVEL 0 FOR 70.463;
		LEVEL 1 FOR 60.631;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux13~11_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 2.038;
		LEVEL 0 FOR 997.962;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|lcells[3].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.59;
		LEVEL 0 FOR 70.426;
		LEVEL 1 FOR 0.396;
		LEVEL 0 FOR 29.604;
		LEVEL 1 FOR 0.396;
		LEVEL 0 FOR 369.604;
		LEVEL 1 FOR 0.396;
		LEVEL 0 FOR 379.604;
		LEVEL 1 FOR 0.396;
		LEVEL 0 FOR 69.604;
		LEVEL 1 FOR 0.396;
		LEVEL 0 FOR 67.588;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|lcells[2].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.156;
		LEVEL 1 FOR 70.822;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 370.0;
		LEVEL 0 FOR 380.0;
		LEVEL 1 FOR 70.0;
		LEVEL 0 FOR 68.022;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux14~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 12.61;
		LEVEL 0 FOR 71.216;
		LEVEL 1 FOR 29.606;
		LEVEL 0 FOR 370.394;
		LEVEL 1 FOR 379.606;
		LEVEL 0 FOR 70.394;
		LEVEL 1 FOR 66.174;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|lcells[7].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.195;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 67.983;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|lcells[5].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.195;
		LEVEL 1 FOR 71.218;
		LEVEL 0 FOR 29.604;
		LEVEL 1 FOR 370.396;
		LEVEL 0 FOR 379.604;
		LEVEL 1 FOR 70.396;
		LEVEL 0 FOR 67.587;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux14~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 13.0;
		LEVEL 1 FOR 987.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|out_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 13.284;
		LEVEL 0 FOR 71.216;
		LEVEL 1 FOR 29.606;
		LEVEL 0 FOR 370.394;
		LEVEL 1 FOR 379.606;
		LEVEL 0 FOR 70.394;
		LEVEL 1 FOR 65.5;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux13~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.425;
		LEVEL 0 FOR 71.285;
		LEVEL 1 FOR 29.537;
		LEVEL 0 FOR 370.463;
		LEVEL 1 FOR 379.537;
		LEVEL 0 FOR 70.463;
		LEVEL 1 FOR 63.29;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux13~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.95;
		LEVEL 0 FOR 71.285;
		LEVEL 1 FOR 29.537;
		LEVEL 0 FOR 370.463;
		LEVEL 1 FOR 379.537;
		LEVEL 0 FOR 70.463;
		LEVEL 1 FOR 62.765;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux13~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.35;
		LEVEL 0 FOR 71.285;
		LEVEL 1 FOR 29.537;
		LEVEL 0 FOR 370.463;
		LEVEL 1 FOR 379.537;
		LEVEL 0 FOR 70.463;
		LEVEL 1 FOR 62.365;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux13~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.184;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 61.243;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux13~9_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.855;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 60.572;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux13~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.974;
		LEVEL 0 FOR 71.108;
		LEVEL 1 FOR 29.714;
		LEVEL 0 FOR 370.286;
		LEVEL 1 FOR 379.714;
		LEVEL 0 FOR 70.286;
		LEVEL 1 FOR 62.918;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux13~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.644;
		LEVEL 0 FOR 71.108;
		LEVEL 1 FOR 29.714;
		LEVEL 0 FOR 370.286;
		LEVEL 1 FOR 379.714;
		LEVEL 0 FOR 70.286;
		LEVEL 1 FOR 62.248;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux13~10_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.541;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 59.886;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux13~11_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1.973;
		LEVEL 0 FOR 998.027;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux13~19_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 13.995;
		LEVEL 0 FOR 66.976;
		LEVEL 1 FOR 3.726;
		LEVEL 0 FOR 1.335;
		LEVEL 1 FOR 3.051;
		LEVEL 0 FOR 5.376;
		LEVEL 1 FOR 10.735;
		LEVEL 0 FOR 23.887;
		LEVEL 1 FOR 10.757;
		LEVEL 0 FOR 14.757;
		LEVEL 1 FOR 79.463;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 147.648;
		LEVEL 1 FOR 140.583;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 40.129;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 183.59;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux13~20_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 14.391;
		LEVEL 0 FOR 66.976;
		LEVEL 1 FOR 3.726;
		LEVEL 0 FOR 1.335;
		LEVEL 1 FOR 3.051;
		LEVEL 0 FOR 5.376;
		LEVEL 1 FOR 10.735;
		LEVEL 0 FOR 23.887;
		LEVEL 1 FOR 10.757;
		LEVEL 0 FOR 14.757;
		LEVEL 1 FOR 79.463;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 147.648;
		LEVEL 1 FOR 140.583;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 40.129;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 183.194;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux13~13_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.25;
		LEVEL 0 FOR 64.852;
		LEVEL 1 FOR 165.178;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 27.358;
		LEVEL 1 FOR 431.228;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 162.297;
		LEVEL 1 FOR 9.071;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux13~21_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 9.827;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 69.351;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux13~22_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 10.41;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 68.768;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|lcells[2].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 10.852;
		LEVEL 1 FOR 70.822;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 370.0;
		LEVEL 0 FOR 380.0;
		LEVEL 1 FOR 70.0;
		LEVEL 0 FOR 68.326;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux12~15_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.664;
		LEVEL 0 FOR 992.336;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux12~17_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 8.235;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 70.943;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux12~18_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 8.765;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 70.413;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux12~19_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 14.327;
		LEVEL 0 FOR 66.976;
		LEVEL 1 FOR 3.726;
		LEVEL 0 FOR 1.335;
		LEVEL 1 FOR 3.051;
		LEVEL 0 FOR 5.376;
		LEVEL 1 FOR 10.735;
		LEVEL 0 FOR 23.887;
		LEVEL 1 FOR 10.757;
		LEVEL 0 FOR 14.757;
		LEVEL 1 FOR 79.463;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 147.648;
		LEVEL 1 FOR 140.583;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 40.129;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 183.258;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux12~20_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 14.719;
		LEVEL 0 FOR 66.976;
		LEVEL 1 FOR 3.726;
		LEVEL 0 FOR 1.335;
		LEVEL 1 FOR 3.051;
		LEVEL 0 FOR 5.376;
		LEVEL 1 FOR 10.735;
		LEVEL 0 FOR 23.887;
		LEVEL 1 FOR 10.757;
		LEVEL 0 FOR 14.757;
		LEVEL 1 FOR 79.463;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 147.648;
		LEVEL 1 FOR 140.583;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 40.129;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 182.866;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux12~12_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.97;
		LEVEL 0 FOR 64.852;
		LEVEL 1 FOR 165.178;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 27.358;
		LEVEL 1 FOR 431.228;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 162.297;
		LEVEL 1 FOR 9.351;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux12~13_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.363;
		LEVEL 0 FOR 64.852;
		LEVEL 1 FOR 165.178;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 27.358;
		LEVEL 1 FOR 431.228;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 162.297;
		LEVEL 1 FOR 8.958;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux12~21_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 9.436;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 69.742;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux12~22_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 10.23;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 68.948;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|lcells[0].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 10.792;
		LEVEL 0 FOR 70.882;
		LEVEL 1 FOR 29.94;
		LEVEL 0 FOR 370.06;
		LEVEL 1 FOR 379.94;
		LEVEL 0 FOR 70.06;
		LEVEL 1 FOR 68.326;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|lcells[1].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 10.853;
		LEVEL 0 FOR 70.734;
		LEVEL 1 FOR 30.088;
		LEVEL 0 FOR 369.912;
		LEVEL 1 FOR 380.088;
		LEVEL 0 FOR 69.912;
		LEVEL 1 FOR 68.413;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux14~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.486;
		LEVEL 0 FOR 70.882;
		LEVEL 1 FOR 29.94;
		LEVEL 0 FOR 370.06;
		LEVEL 1 FOR 379.94;
		LEVEL 0 FOR 70.06;
		LEVEL 1 FOR 67.632;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|lcells[3].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 10.854;
		LEVEL 0 FOR 989.146;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux14~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 12.011;
		LEVEL 0 FOR 70.882;
		LEVEL 1 FOR 29.94;
		LEVEL 0 FOR 370.06;
		LEVEL 1 FOR 379.94;
		LEVEL 0 FOR 70.06;
		LEVEL 1 FOR 67.107;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|lcells[4].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 10.853;
		LEVEL 1 FOR 989.147;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|lcells[6].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 10.856;
		LEVEL 1 FOR 70.766;
		LEVEL 0 FOR 30.056;
		LEVEL 1 FOR 369.944;
		LEVEL 0 FOR 380.056;
		LEVEL 1 FOR 69.944;
		LEVEL 0 FOR 68.378;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux14~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.549;
		LEVEL 1 FOR 988.451;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|lcells[5].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 10.797;
		LEVEL 1 FOR 70.879;
		LEVEL 0 FOR 29.943;
		LEVEL 1 FOR 370.057;
		LEVEL 0 FOR 379.943;
		LEVEL 1 FOR 70.057;
		LEVEL 0 FOR 68.324;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux14~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 12.082;
		LEVEL 1 FOR 987.918;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|out_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 13.005;
		LEVEL 0 FOR 70.882;
		LEVEL 1 FOR 29.94;
		LEVEL 0 FOR 370.06;
		LEVEL 1 FOR 379.94;
		LEVEL 0 FOR 70.06;
		LEVEL 1 FOR 66.113;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux12~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.936;
		LEVEL 0 FOR 64.836;
		LEVEL 1 FOR 919.228;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux12~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.61;
		LEVEL 0 FOR 68.595;
		LEVEL 1 FOR 29.843;
		LEVEL 0 FOR 370.157;
		LEVEL 1 FOR 379.843;
		LEVEL 0 FOR 70.157;
		LEVEL 1 FOR 64.795;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux12~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.458;
		LEVEL 0 FOR 69.645;
		LEVEL 1 FOR 29.848;
		LEVEL 0 FOR 370.152;
		LEVEL 1 FOR 379.848;
		LEVEL 0 FOR 70.152;
		LEVEL 1 FOR 63.897;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux12~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.66;
		LEVEL 0 FOR 63.614;
		LEVEL 1 FOR 920.726;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux12~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.188;
		LEVEL 0 FOR 63.614;
		LEVEL 1 FOR 0.377;
		LEVEL 0 FOR 7.277;
		LEVEL 1 FOR 29.757;
		LEVEL 0 FOR 370.243;
		LEVEL 1 FOR 379.757;
		LEVEL 0 FOR 70.243;
		LEVEL 1 FOR 62.544;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux12~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.781;
		LEVEL 0 FOR 70.046;
		LEVEL 1 FOR 29.848;
		LEVEL 0 FOR 370.152;
		LEVEL 1 FOR 379.848;
		LEVEL 0 FOR 70.152;
		LEVEL 1 FOR 63.173;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux12~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.461;
		LEVEL 0 FOR 69.286;
		LEVEL 1 FOR 29.213;
		LEVEL 0 FOR 370.787;
		LEVEL 1 FOR 379.213;
		LEVEL 0 FOR 70.787;
		LEVEL 1 FOR 63.253;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux12~9_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.31;
		LEVEL 0 FOR 70.046;
		LEVEL 1 FOR 29.848;
		LEVEL 0 FOR 370.152;
		LEVEL 1 FOR 379.848;
		LEVEL 0 FOR 70.152;
		LEVEL 1 FOR 62.644;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux12~10_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1.013;
		LEVEL 0 FOR 998.987;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux12~12_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.58;
		LEVEL 0 FOR 65.337;
		LEVEL 1 FOR 5.376;
		LEVEL 0 FOR 4.622;
		LEVEL 1 FOR 2.151;
		LEVEL 0 FOR 3.962;
		LEVEL 1 FOR 23.887;
		LEVEL 0 FOR 10.757;
		LEVEL 1 FOR 14.757;
		LEVEL 0 FOR 111.815;
		LEVEL 1 FOR 23.536;
		LEVEL 0 FOR 2.352;
		LEVEL 1 FOR 118.054;
		LEVEL 0 FOR 144.289;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 4.644;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 4.644;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 36.423;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 26.294;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 24.002;
		LEVEL 1 FOR 10.642;
		LEVEL 0 FOR 21.71;
		LEVEL 1 FOR 12.934;
		LEVEL 0 FOR 13.776;
		LEVEL 1 FOR 190.756;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux12~18_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 14.719;
		LEVEL 0 FOR 985.281;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux12~19_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.116;
		LEVEL 0 FOR 66.916;
		LEVEL 1 FOR 8.678;
		LEVEL 0 FOR 8.112;
		LEVEL 1 FOR 5.376;
		LEVEL 0 FOR 10.735;
		LEVEL 1 FOR 23.887;
		LEVEL 0 FOR 10.757;
		LEVEL 1 FOR 14.757;
		LEVEL 0 FOR 101.113;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 140.583;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 4.644;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 36.423;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 26.294;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 26.294;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 24.002;
		LEVEL 1 FOR 10.642;
		LEVEL 0 FOR 37.718;
		LEVEL 1 FOR 184.553;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux12~20_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 9.074;
		LEVEL 0 FOR 73.355;
		LEVEL 1 FOR 8.678;
		LEVEL 0 FOR 8.112;
		LEVEL 1 FOR 5.376;
		LEVEL 0 FOR 10.735;
		LEVEL 1 FOR 23.887;
		LEVEL 0 FOR 10.757;
		LEVEL 1 FOR 14.757;
		LEVEL 0 FOR 101.113;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 140.583;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 4.644;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 36.423;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 26.294;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 26.294;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 24.002;
		LEVEL 1 FOR 10.642;
		LEVEL 0 FOR 37.718;
		LEVEL 1 FOR 184.156;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux12~21_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 10.211;
		LEVEL 0 FOR 73.355;
		LEVEL 1 FOR 8.678;
		LEVEL 0 FOR 8.112;
		LEVEL 1 FOR 5.376;
		LEVEL 0 FOR 10.735;
		LEVEL 1 FOR 23.887;
		LEVEL 0 FOR 10.757;
		LEVEL 1 FOR 14.757;
		LEVEL 0 FOR 101.113;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 140.583;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 4.644;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 36.423;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 26.294;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 26.294;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 24.002;
		LEVEL 1 FOR 10.642;
		LEVEL 0 FOR 37.718;
		LEVEL 1 FOR 183.019;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux13~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.437;
		LEVEL 0 FOR 71.285;
		LEVEL 1 FOR 29.537;
		LEVEL 0 FOR 370.463;
		LEVEL 1 FOR 379.537;
		LEVEL 0 FOR 70.463;
		LEVEL 1 FOR 62.278;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux13~9_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.472;
		LEVEL 0 FOR 70.867;
		LEVEL 1 FOR 29.955;
		LEVEL 0 FOR 370.045;
		LEVEL 1 FOR 379.955;
		LEVEL 0 FOR 70.045;
		LEVEL 1 FOR 62.661;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux13~10_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.14;
		LEVEL 0 FOR 70.867;
		LEVEL 1 FOR 29.955;
		LEVEL 0 FOR 370.045;
		LEVEL 1 FOR 379.955;
		LEVEL 0 FOR 70.045;
		LEVEL 1 FOR 61.993;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux13~11_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 18.013;
		LEVEL 0 FOR 70.639;
		LEVEL 1 FOR 29.714;
		LEVEL 0 FOR 370.286;
		LEVEL 1 FOR 379.714;
		LEVEL 0 FOR 70.286;
		LEVEL 1 FOR 61.348;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux13~12_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1.096;
		LEVEL 0 FOR 998.904;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|lcells[5].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 10.951;
		LEVEL 1 FOR 73.355;
		LEVEL 0 FOR 8.678;
		LEVEL 1 FOR 8.112;
		LEVEL 0 FOR 5.376;
		LEVEL 1 FOR 25.572;
		LEVEL 0 FOR 9.05;
		LEVEL 1 FOR 10.757;
		LEVEL 0 FOR 10.193;
		LEVEL 1 FOR 820.0;
		LEVEL 0 FOR 17.956;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux13~21_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.179;
		LEVEL 0 FOR 65.509;
		LEVEL 1 FOR 8.678;
		LEVEL 0 FOR 8.112;
		LEVEL 1 FOR 5.376;
		LEVEL 0 FOR 10.735;
		LEVEL 1 FOR 23.887;
		LEVEL 0 FOR 10.757;
		LEVEL 1 FOR 14.757;
		LEVEL 0 FOR 101.113;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 140.583;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 4.644;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 36.423;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 26.294;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 26.294;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 24.002;
		LEVEL 1 FOR 10.642;
		LEVEL 0 FOR 37.718;
		LEVEL 1 FOR 184.897;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux13~13_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.723;
		LEVEL 0 FOR 64.239;
		LEVEL 1 FOR 5.376;
		LEVEL 0 FOR 4.622;
		LEVEL 1 FOR 2.151;
		LEVEL 0 FOR 3.962;
		LEVEL 1 FOR 23.887;
		LEVEL 0 FOR 10.757;
		LEVEL 1 FOR 14.757;
		LEVEL 0 FOR 111.815;
		LEVEL 1 FOR 23.536;
		LEVEL 0 FOR 2.352;
		LEVEL 1 FOR 118.054;
		LEVEL 0 FOR 144.289;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 4.644;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 4.644;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 36.423;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 26.294;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 24.002;
		LEVEL 1 FOR 10.642;
		LEVEL 0 FOR 21.71;
		LEVEL 1 FOR 12.934;
		LEVEL 0 FOR 13.776;
		LEVEL 1 FOR 191.711;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux13~14_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.386;
		LEVEL 0 FOR 64.239;
		LEVEL 1 FOR 5.376;
		LEVEL 0 FOR 4.622;
		LEVEL 1 FOR 2.151;
		LEVEL 0 FOR 3.962;
		LEVEL 1 FOR 23.887;
		LEVEL 0 FOR 10.757;
		LEVEL 1 FOR 14.757;
		LEVEL 0 FOR 111.815;
		LEVEL 1 FOR 23.536;
		LEVEL 0 FOR 2.352;
		LEVEL 1 FOR 118.054;
		LEVEL 0 FOR 144.289;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 4.644;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 4.644;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 36.423;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 26.294;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 24.002;
		LEVEL 1 FOR 10.642;
		LEVEL 0 FOR 21.71;
		LEVEL 1 FOR 12.934;
		LEVEL 0 FOR 13.776;
		LEVEL 1 FOR 191.048;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux13~22_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 9.973;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 29.447;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 420.0;
		LEVEL 1 FOR 19.758;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux13~23_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 10.826;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 29.447;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 420.0;
		LEVEL 1 FOR 18.905;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|lcells[7].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.508;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 29.447;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 420.0;
		LEVEL 1 FOR 18.223;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux14~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 13.185;
		LEVEL 1 FOR 70.486;
		LEVEL 0 FOR 29.447;
		LEVEL 1 FOR 5.197;
		LEVEL 0 FOR 49.401;
		LEVEL 1 FOR 101.113;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 105.939;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 36.423;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 37.718;
		LEVEL 0 FOR 181.171;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|out_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 12.716;
		LEVEL 0 FOR 66.475;
		LEVEL 1 FOR 5.298;
		LEVEL 0 FOR 29.447;
		LEVEL 1 FOR 5.197;
		LEVEL 0 FOR 49.401;
		LEVEL 1 FOR 101.113;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 105.939;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 36.423;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 37.718;
		LEVEL 0 FOR 180.353;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux12~18_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.759;
		LEVEL 0 FOR 66.976;
		LEVEL 1 FOR 8.112;
		LEVEL 0 FOR 5.376;
		LEVEL 1 FOR 10.735;
		LEVEL 0 FOR 23.887;
		LEVEL 1 FOR 10.757;
		LEVEL 0 FOR 14.757;
		LEVEL 1 FOR 79.463;
		LEVEL 0 FOR 180.0;
		LEVEL 1 FOR 140.583;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 40.129;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 214.178;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux12~19_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.423;
		LEVEL 0 FOR 66.976;
		LEVEL 1 FOR 8.112;
		LEVEL 0 FOR 5.376;
		LEVEL 1 FOR 10.735;
		LEVEL 0 FOR 23.887;
		LEVEL 1 FOR 10.757;
		LEVEL 0 FOR 14.757;
		LEVEL 1 FOR 79.463;
		LEVEL 0 FOR 180.0;
		LEVEL 1 FOR 140.583;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 40.129;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 213.514;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux12~11_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.668;
		LEVEL 0 FOR 64.852;
		LEVEL 1 FOR 165.178;
		LEVEL 0 FOR 59.71;
		LEVEL 1 FOR 431.228;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 194.649;
		LEVEL 1 FOR 7.653;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux12~12_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 18.061;
		LEVEL 0 FOR 64.852;
		LEVEL 1 FOR 165.178;
		LEVEL 0 FOR 59.71;
		LEVEL 1 FOR 431.228;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 194.649;
		LEVEL 1 FOR 7.26;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux12~20_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 9.928;
		LEVEL 0 FOR 73.382;
		LEVEL 1 FOR 165.178;
		LEVEL 0 FOR 59.71;
		LEVEL 1 FOR 431.228;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 194.649;
		LEVEL 1 FOR 6.863;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux12~21_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 10.791;
		LEVEL 0 FOR 73.382;
		LEVEL 1 FOR 165.178;
		LEVEL 0 FOR 59.71;
		LEVEL 1 FOR 431.228;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 194.649;
		LEVEL 1 FOR 6.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux13~9_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.961;
		LEVEL 0 FOR 63.471;
		LEVEL 1 FOR 920.568;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux13~10_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.486;
		LEVEL 0 FOR 72.042;
		LEVEL 1 FOR 29.213;
		LEVEL 0 FOR 370.787;
		LEVEL 1 FOR 379.213;
		LEVEL 0 FOR 70.787;
		LEVEL 1 FOR 61.472;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux13~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 14.947;
		LEVEL 0 FOR 64.486;
		LEVEL 1 FOR 920.567;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux13~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.346;
		LEVEL 0 FOR 71.242;
		LEVEL 1 FOR 29.848;
		LEVEL 0 FOR 370.152;
		LEVEL 1 FOR 379.848;
		LEVEL 0 FOR 70.152;
		LEVEL 1 FOR 63.412;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux13~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.044;
		LEVEL 0 FOR 64.365;
		LEVEL 1 FOR 920.591;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux13~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.711;
		LEVEL 0 FOR 69.665;
		LEVEL 1 FOR 29.757;
		LEVEL 0 FOR 370.243;
		LEVEL 1 FOR 379.757;
		LEVEL 0 FOR 70.243;
		LEVEL 1 FOR 64.624;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux13~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.239;
		LEVEL 0 FOR 983.761;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux13~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.309;
		LEVEL 0 FOR 63.097;
		LEVEL 1 FOR 920.594;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux13~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.976;
		LEVEL 0 FOR 69.084;
		LEVEL 1 FOR 29.843;
		LEVEL 0 FOR 370.157;
		LEVEL 1 FOR 379.843;
		LEVEL 0 FOR 70.157;
		LEVEL 1 FOR 63.94;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux13~11_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.765;
		LEVEL 0 FOR 69.689;
		LEVEL 1 FOR 29.843;
		LEVEL 0 FOR 370.157;
		LEVEL 1 FOR 379.843;
		LEVEL 0 FOR 70.157;
		LEVEL 1 FOR 63.546;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux13~12_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 0.838;
		LEVEL 0 FOR 999.162;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux13~21_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.123;
		LEVEL 0 FOR 65.737;
		LEVEL 1 FOR 5.298;
		LEVEL 0 FOR 29.447;
		LEVEL 1 FOR 5.197;
		LEVEL 0 FOR 49.401;
		LEVEL 1 FOR 101.113;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 105.939;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 36.423;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 37.718;
		LEVEL 0 FOR 177.684;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux13~14_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.132;
		LEVEL 0 FOR 70.256;
		LEVEL 1 FOR 3.962;
		LEVEL 0 FOR 29.447;
		LEVEL 1 FOR 5.197;
		LEVEL 0 FOR 49.401;
		LEVEL 1 FOR 77.171;
		LEVEL 0 FOR 143.942;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 105.939;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 36.423;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 21.71;
		LEVEL 0 FOR 12.934;
		LEVEL 1 FOR 13.776;
		LEVEL 0 FOR 197.434;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux13~22_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 9.141;
		LEVEL 0 FOR 73.386;
		LEVEL 1 FOR 5.298;
		LEVEL 0 FOR 29.447;
		LEVEL 1 FOR 5.197;
		LEVEL 0 FOR 49.401;
		LEVEL 1 FOR 101.113;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 105.939;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 36.423;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 37.718;
		LEVEL 0 FOR 177.017;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux13~23_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 9.723;
		LEVEL 0 FOR 73.386;
		LEVEL 1 FOR 5.298;
		LEVEL 0 FOR 29.447;
		LEVEL 1 FOR 5.197;
		LEVEL 0 FOR 49.401;
		LEVEL 1 FOR 101.113;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 105.939;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 36.423;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 37.718;
		LEVEL 0 FOR 176.435;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|lcells[5].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 10.182;
		LEVEL 1 FOR 74.73;
		LEVEL 0 FOR 3.954;
		LEVEL 1 FOR 29.447;
		LEVEL 0 FOR 5.197;
		LEVEL 1 FOR 49.401;
		LEVEL 0 FOR 77.179;
		LEVEL 1 FOR 143.934;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 105.939;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 4.644;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 4.644;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 36.423;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 26.294;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 24.01;
		LEVEL 1 FOR 10.634;
		LEVEL 0 FOR 21.718;
		LEVEL 1 FOR 12.926;
		LEVEL 0 FOR 13.784;
		LEVEL 1 FOR 199.91;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|lcells[4].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.516;
		LEVEL 1 FOR 72.063;
		LEVEL 0 FOR 1.319;
		LEVEL 1 FOR 3.979;
		LEVEL 0 FOR 29.447;
		LEVEL 1 FOR 5.197;
		LEVEL 0 FOR 49.401;
		LEVEL 1 FOR 77.154;
		LEVEL 0 FOR 23.959;
		LEVEL 1 FOR 35.751;
		LEVEL 0 FOR 84.249;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 105.939;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 36.423;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 23.985;
		LEVEL 0 FOR 2.309;
		LEVEL 1 FOR 6.041;
		LEVEL 0 FOR 2.309;
		LEVEL 1 FOR 21.693;
		LEVEL 0 FOR 2.309;
		LEVEL 1 FOR 8.333;
		LEVEL 0 FOR 2.309;
		LEVEL 1 FOR 13.759;
		LEVEL 0 FOR 23.959;
		LEVEL 1 FOR 170.69;
		LEVEL 0 FOR 5.275;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|lcells[6].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.48;
		LEVEL 1 FOR 72.094;
		LEVEL 0 FOR 190.456;
		LEVEL 1 FOR 35.72;
		LEVEL 0 FOR 433.568;
		LEVEL 1 FOR 6.01;
		LEVEL 0 FOR 26.342;
		LEVEL 1 FOR 8.302;
		LEVEL 0 FOR 40.058;
		LEVEL 1 FOR 170.659;
		LEVEL 0 FOR 5.311;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux14~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 12.064;
		LEVEL 1 FOR 72.063;
		LEVEL 0 FOR 1.319;
		LEVEL 1 FOR 3.979;
		LEVEL 0 FOR 29.447;
		LEVEL 1 FOR 5.197;
		LEVEL 0 FOR 49.401;
		LEVEL 1 FOR 77.154;
		LEVEL 0 FOR 23.959;
		LEVEL 1 FOR 35.751;
		LEVEL 0 FOR 84.249;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 105.939;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 36.423;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 23.985;
		LEVEL 0 FOR 2.309;
		LEVEL 1 FOR 6.041;
		LEVEL 0 FOR 2.309;
		LEVEL 1 FOR 21.693;
		LEVEL 0 FOR 2.309;
		LEVEL 1 FOR 8.333;
		LEVEL 0 FOR 2.309;
		LEVEL 1 FOR 13.759;
		LEVEL 0 FOR 23.959;
		LEVEL 1 FOR 170.69;
		LEVEL 0 FOR 4.727;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux14~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 12.612;
		LEVEL 1 FOR 72.063;
		LEVEL 0 FOR 1.319;
		LEVEL 1 FOR 3.979;
		LEVEL 0 FOR 29.447;
		LEVEL 1 FOR 5.197;
		LEVEL 0 FOR 49.401;
		LEVEL 1 FOR 77.154;
		LEVEL 0 FOR 23.959;
		LEVEL 1 FOR 35.751;
		LEVEL 0 FOR 84.249;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 105.939;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 36.423;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 23.985;
		LEVEL 0 FOR 2.309;
		LEVEL 1 FOR 6.041;
		LEVEL 0 FOR 2.309;
		LEVEL 1 FOR 21.693;
		LEVEL 0 FOR 2.309;
		LEVEL 1 FOR 8.333;
		LEVEL 0 FOR 2.309;
		LEVEL 1 FOR 13.759;
		LEVEL 0 FOR 23.959;
		LEVEL 1 FOR 170.69;
		LEVEL 0 FOR 4.179;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|lcells[0].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 10.188;
		LEVEL 0 FOR 74.722;
		LEVEL 1 FOR 3.962;
		LEVEL 0 FOR 29.447;
		LEVEL 1 FOR 5.197;
		LEVEL 0 FOR 49.401;
		LEVEL 1 FOR 77.171;
		LEVEL 0 FOR 143.942;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 105.939;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 36.423;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 21.71;
		LEVEL 0 FOR 12.934;
		LEVEL 1 FOR 13.776;
		LEVEL 0 FOR 199.912;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|lcells[1].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.522;
		LEVEL 0 FOR 72.055;
		LEVEL 1 FOR 190.456;
		LEVEL 0 FOR 35.759;
		LEVEL 1 FOR 433.529;
		LEVEL 0 FOR 6.049;
		LEVEL 1 FOR 26.303;
		LEVEL 0 FOR 8.341;
		LEVEL 1 FOR 40.019;
		LEVEL 0 FOR 170.698;
		LEVEL 1 FOR 5.269;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux14~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 10.851;
		LEVEL 0 FOR 74.722;
		LEVEL 1 FOR 3.962;
		LEVEL 0 FOR 29.447;
		LEVEL 1 FOR 5.197;
		LEVEL 0 FOR 49.401;
		LEVEL 1 FOR 77.171;
		LEVEL 0 FOR 143.942;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 105.939;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 36.423;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 21.71;
		LEVEL 0 FOR 12.934;
		LEVEL 1 FOR 13.776;
		LEVEL 0 FOR 199.249;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|lcells[2].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 10.424;
		LEVEL 1 FOR 73.386;
		LEVEL 0 FOR 5.298;
		LEVEL 1 FOR 29.447;
		LEVEL 0 FOR 5.197;
		LEVEL 1 FOR 49.401;
		LEVEL 0 FOR 101.113;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 105.939;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 4.644;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 4.644;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 36.423;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 26.294;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 26.294;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 24.002;
		LEVEL 1 FOR 10.642;
		LEVEL 0 FOR 37.718;
		LEVEL 1 FOR 175.734;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux14~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.524;
		LEVEL 0 FOR 74.722;
		LEVEL 1 FOR 3.962;
		LEVEL 0 FOR 29.447;
		LEVEL 1 FOR 5.197;
		LEVEL 0 FOR 49.401;
		LEVEL 1 FOR 77.171;
		LEVEL 0 FOR 143.942;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 105.939;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 36.423;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 21.71;
		LEVEL 0 FOR 12.934;
		LEVEL 1 FOR 13.776;
		LEVEL 0 FOR 198.576;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|out_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 12.063;
		LEVEL 0 FOR 74.722;
		LEVEL 1 FOR 3.962;
		LEVEL 0 FOR 29.447;
		LEVEL 1 FOR 5.197;
		LEVEL 0 FOR 49.401;
		LEVEL 1 FOR 77.171;
		LEVEL 0 FOR 143.942;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 105.939;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 36.423;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 21.71;
		LEVEL 0 FOR 12.934;
		LEVEL 1 FOR 13.776;
		LEVEL 0 FOR 198.037;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux12~12_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.7;
		LEVEL 0 FOR 64.852;
		LEVEL 1 FOR 165.178;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 27.358;
		LEVEL 1 FOR 431.228;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 162.297;
		LEVEL 1 FOR 8.621;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux12~13_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.16;
		LEVEL 0 FOR 992.84;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux12~14_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.835;
		LEVEL 0 FOR 992.165;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux12~17_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 9.151;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 70.027;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux12~20_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 9.733;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 69.445;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux12~21_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 10.698;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 68.48;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux13~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.909;
		LEVEL 0 FOR 71.285;
		LEVEL 1 FOR 29.537;
		LEVEL 0 FOR 370.463;
		LEVEL 1 FOR 379.537;
		LEVEL 0 FOR 70.463;
		LEVEL 1 FOR 61.806;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux13~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.304;
		LEVEL 0 FOR 71.285;
		LEVEL 1 FOR 29.537;
		LEVEL 0 FOR 370.463;
		LEVEL 1 FOR 379.537;
		LEVEL 0 FOR 70.463;
		LEVEL 1 FOR 61.411;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux13~9_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.724;
		LEVEL 0 FOR 70.867;
		LEVEL 1 FOR 29.955;
		LEVEL 0 FOR 370.045;
		LEVEL 1 FOR 379.955;
		LEVEL 0 FOR 70.045;
		LEVEL 1 FOR 63.409;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux13~10_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.391;
		LEVEL 0 FOR 70.867;
		LEVEL 1 FOR 29.955;
		LEVEL 0 FOR 370.045;
		LEVEL 1 FOR 379.955;
		LEVEL 0 FOR 70.045;
		LEVEL 1 FOR 62.742;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux13~11_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.627;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 59.8;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux13~12_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 0.727;
		LEVEL 0 FOR 999.273;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux13~23_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.212;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 67.966;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|lcells[3].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.677;
		LEVEL 0 FOR 70.584;
		LEVEL 1 FOR 0.238;
		LEVEL 0 FOR 29.762;
		LEVEL 1 FOR 0.238;
		LEVEL 0 FOR 369.762;
		LEVEL 1 FOR 0.238;
		LEVEL 0 FOR 379.762;
		LEVEL 1 FOR 0.238;
		LEVEL 0 FOR 69.762;
		LEVEL 1 FOR 0.238;
		LEVEL 0 FOR 67.501;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|lcells[2].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.685;
		LEVEL 1 FOR 70.822;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 370.0;
		LEVEL 0 FOR 380.0;
		LEVEL 1 FOR 70.0;
		LEVEL 0 FOR 67.493;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux14~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 12.698;
		LEVEL 0 FOR 71.065;
		LEVEL 1 FOR 29.757;
		LEVEL 0 FOR 370.243;
		LEVEL 1 FOR 379.757;
		LEVEL 0 FOR 70.243;
		LEVEL 1 FOR 66.237;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|out_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 13.896;
		LEVEL 0 FOR 71.065;
		LEVEL 1 FOR 29.757;
		LEVEL 0 FOR 370.243;
		LEVEL 1 FOR 379.757;
		LEVEL 0 FOR 70.243;
		LEVEL 1 FOR 65.039;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux13~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.128;
		LEVEL 0 FOR 70.541;
		LEVEL 1 FOR 29.273;
		LEVEL 0 FOR 370.727;
		LEVEL 1 FOR 379.273;
		LEVEL 0 FOR 70.727;
		LEVEL 1 FOR 63.331;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux13~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.195;
		LEVEL 0 FOR 70.356;
		LEVEL 1 FOR 29.133;
		LEVEL 0 FOR 370.867;
		LEVEL 1 FOR 379.133;
		LEVEL 0 FOR 70.867;
		LEVEL 1 FOR 63.449;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux13~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.793;
		LEVEL 0 FOR 983.207;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux13~10_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.129;
		LEVEL 0 FOR 69.978;
		LEVEL 1 FOR 29.405;
		LEVEL 0 FOR 370.595;
		LEVEL 1 FOR 379.405;
		LEVEL 0 FOR 70.595;
		LEVEL 1 FOR 62.893;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux13~11_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.461;
		LEVEL 0 FOR 68.621;
		LEVEL 1 FOR 29.94;
		LEVEL 0 FOR 370.06;
		LEVEL 1 FOR 379.94;
		LEVEL 0 FOR 70.06;
		LEVEL 1 FOR 63.918;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux13~12_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1.194;
		LEVEL 0 FOR 998.806;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux13~20_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 14.834;
		LEVEL 0 FOR 66.379;
		LEVEL 1 FOR 5.298;
		LEVEL 0 FOR 29.447;
		LEVEL 1 FOR 5.197;
		LEVEL 0 FOR 49.401;
		LEVEL 1 FOR 101.113;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 105.939;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 36.423;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 37.718;
		LEVEL 0 FOR 178.331;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux13~21_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.363;
		LEVEL 0 FOR 66.379;
		LEVEL 1 FOR 5.298;
		LEVEL 0 FOR 29.447;
		LEVEL 1 FOR 5.197;
		LEVEL 0 FOR 49.401;
		LEVEL 1 FOR 101.113;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 105.939;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 36.423;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 37.718;
		LEVEL 0 FOR 177.802;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux13~14_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.911;
		LEVEL 0 FOR 71.098;
		LEVEL 1 FOR 3.962;
		LEVEL 0 FOR 29.447;
		LEVEL 1 FOR 5.197;
		LEVEL 0 FOR 49.401;
		LEVEL 1 FOR 77.171;
		LEVEL 0 FOR 143.942;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 105.939;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 36.423;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 21.71;
		LEVEL 0 FOR 12.934;
		LEVEL 1 FOR 13.776;
		LEVEL 0 FOR 196.813;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux13~22_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 8.19;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 0.305;
		LEVEL 0 FOR 9.397;
		LEVEL 1 FOR 3.962;
		LEVEL 0 FOR 29.447;
		LEVEL 1 FOR 5.197;
		LEVEL 0 FOR 49.401;
		LEVEL 1 FOR 77.171;
		LEVEL 0 FOR 143.942;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 105.939;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 36.423;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 21.71;
		LEVEL 0 FOR 12.934;
		LEVEL 1 FOR 13.776;
		LEVEL 0 FOR 196.108;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux13~23_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 8.77;
		LEVEL 0 FOR 80.524;
		LEVEL 1 FOR 3.962;
		LEVEL 0 FOR 29.447;
		LEVEL 1 FOR 5.197;
		LEVEL 0 FOR 49.401;
		LEVEL 1 FOR 77.171;
		LEVEL 0 FOR 143.942;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 105.939;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 36.423;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 21.71;
		LEVEL 0 FOR 12.934;
		LEVEL 1 FOR 13.776;
		LEVEL 0 FOR 195.528;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|lcells[0].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 9.239;
		LEVEL 0 FOR 168.531;
		LEVEL 1 FOR 70.755;
		LEVEL 0 FOR 180.0;
		LEVEL 1 FOR 0.358;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 50.427;
		LEVEL 0 FOR 512.34;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|lcells[1].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 10.23;
		LEVEL 0 FOR 72.802;
		LEVEL 1 FOR 4.622;
		LEVEL 0 FOR 2.1;
		LEVEL 1 FOR 3.962;
		LEVEL 0 FOR 23.938;
		LEVEL 1 FOR 10.706;
		LEVEL 0 FOR 14.808;
		LEVEL 1 FOR 111.764;
		LEVEL 0 FOR 23.587;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 118.003;
		LEVEL 1 FOR 144.289;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 36.423;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 21.71;
		LEVEL 0 FOR 12.934;
		LEVEL 1 FOR 13.776;
		LEVEL 0 FOR 195.068;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux14~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 9.766;
		LEVEL 0 FOR 990.234;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|lcells[3].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 10.238;
		LEVEL 0 FOR 72.802;
		LEVEL 1 FOR 4.622;
		LEVEL 0 FOR 2.102;
		LEVEL 1 FOR 3.962;
		LEVEL 0 FOR 23.936;
		LEVEL 1 FOR 10.708;
		LEVEL 0 FOR 14.806;
		LEVEL 1 FOR 34.595;
		LEVEL 0 FOR 70.756;
		LEVEL 1 FOR 6.415;
		LEVEL 0 FOR 23.585;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 118.005;
		LEVEL 1 FOR 29.643;
		LEVEL 0 FOR 0.357;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 50.428;
		LEVEL 1 FOR 55.511;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 36.423;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 21.71;
		LEVEL 0 FOR 12.934;
		LEVEL 1 FOR 13.776;
		LEVEL 0 FOR 195.058;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|lcells[2].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 9.234;
		LEVEL 1 FOR 80.524;
		LEVEL 0 FOR 3.962;
		LEVEL 1 FOR 29.447;
		LEVEL 0 FOR 5.197;
		LEVEL 1 FOR 49.401;
		LEVEL 0 FOR 77.171;
		LEVEL 1 FOR 143.942;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 105.939;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 4.644;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 4.644;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 36.423;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 26.294;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 24.002;
		LEVEL 1 FOR 10.642;
		LEVEL 0 FOR 21.71;
		LEVEL 1 FOR 12.934;
		LEVEL 0 FOR 13.776;
		LEVEL 1 FOR 195.064;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux14~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 10.438;
		LEVEL 0 FOR 68.909;
		LEVEL 1 FOR 10.808;
		LEVEL 0 FOR 3.962;
		LEVEL 1 FOR 29.447;
		LEVEL 0 FOR 5.197;
		LEVEL 1 FOR 49.401;
		LEVEL 0 FOR 77.171;
		LEVEL 1 FOR 143.942;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 105.939;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 4.644;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 4.644;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 36.423;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 26.294;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 24.002;
		LEVEL 1 FOR 10.642;
		LEVEL 0 FOR 21.71;
		LEVEL 1 FOR 12.934;
		LEVEL 0 FOR 13.776;
		LEVEL 1 FOR 194.667;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|out_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 10.971;
		LEVEL 0 FOR 68.549;
		LEVEL 1 FOR 5.376;
		LEVEL 0 FOR 4.622;
		LEVEL 1 FOR 2.151;
		LEVEL 0 FOR 3.962;
		LEVEL 1 FOR 23.887;
		LEVEL 0 FOR 10.757;
		LEVEL 1 FOR 14.757;
		LEVEL 0 FOR 111.815;
		LEVEL 1 FOR 23.536;
		LEVEL 0 FOR 2.352;
		LEVEL 1 FOR 118.054;
		LEVEL 0 FOR 144.289;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 4.644;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 4.644;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 36.423;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 26.294;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 24.002;
		LEVEL 1 FOR 10.642;
		LEVEL 0 FOR 21.71;
		LEVEL 1 FOR 12.934;
		LEVEL 0 FOR 13.776;
		LEVEL 1 FOR 193.153;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux12~11_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.095;
		LEVEL 0 FOR 64.852;
		LEVEL 1 FOR 165.178;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 27.358;
		LEVEL 1 FOR 431.228;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 162.297;
		LEVEL 1 FOR 9.226;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux12~12_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.768;
		LEVEL 0 FOR 64.852;
		LEVEL 1 FOR 165.178;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 27.358;
		LEVEL 1 FOR 431.228;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 162.297;
		LEVEL 1 FOR 8.553;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux12~14_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.672;
		LEVEL 0 FOR 992.328;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux12~15_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.768;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 71.41;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux12~16_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 8.438;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 70.74;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux12~17_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 9.382;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 69.796;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux12~20_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 9.908;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 69.27;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux12~21_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 10.992;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 68.186;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux13~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.692;
		LEVEL 0 FOR 71.285;
		LEVEL 1 FOR 29.537;
		LEVEL 0 FOR 370.463;
		LEVEL 1 FOR 379.537;
		LEVEL 0 FOR 70.463;
		LEVEL 1 FOR 62.023;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux13~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.099;
		LEVEL 0 FOR 71.285;
		LEVEL 1 FOR 29.537;
		LEVEL 0 FOR 370.463;
		LEVEL 1 FOR 379.537;
		LEVEL 0 FOR 70.463;
		LEVEL 1 FOR 61.616;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux13~9_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.982;
		LEVEL 0 FOR 70.867;
		LEVEL 1 FOR 29.955;
		LEVEL 0 FOR 370.045;
		LEVEL 1 FOR 379.955;
		LEVEL 0 FOR 70.045;
		LEVEL 1 FOR 63.151;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux13~10_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.651;
		LEVEL 0 FOR 70.867;
		LEVEL 1 FOR 29.955;
		LEVEL 0 FOR 370.045;
		LEVEL 1 FOR 379.955;
		LEVEL 0 FOR 70.045;
		LEVEL 1 FOR 62.482;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux13~11_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.733;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 59.694;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux13~12_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 0.681;
		LEVEL 0 FOR 999.319;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux13~20_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.417;
		LEVEL 0 FOR 66.976;
		LEVEL 1 FOR 8.112;
		LEVEL 0 FOR 5.376;
		LEVEL 1 FOR 10.735;
		LEVEL 0 FOR 23.887;
		LEVEL 1 FOR 10.757;
		LEVEL 0 FOR 14.757;
		LEVEL 1 FOR 79.463;
		LEVEL 0 FOR 180.0;
		LEVEL 1 FOR 140.583;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 40.129;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 214.52;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux13~21_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.816;
		LEVEL 0 FOR 66.976;
		LEVEL 1 FOR 8.112;
		LEVEL 0 FOR 5.376;
		LEVEL 1 FOR 10.735;
		LEVEL 0 FOR 23.887;
		LEVEL 1 FOR 10.757;
		LEVEL 0 FOR 14.757;
		LEVEL 1 FOR 79.463;
		LEVEL 0 FOR 180.0;
		LEVEL 1 FOR 140.583;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 40.129;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 214.121;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux13~13_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.435;
		LEVEL 0 FOR 64.852;
		LEVEL 1 FOR 165.178;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 27.358;
		LEVEL 1 FOR 431.228;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 162.297;
		LEVEL 1 FOR 8.886;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux13~14_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.835;
		LEVEL 0 FOR 64.852;
		LEVEL 1 FOR 165.178;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 27.358;
		LEVEL 1 FOR 431.228;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 162.297;
		LEVEL 1 FOR 8.486;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux13~22_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 9.766;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 69.412;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux13~23_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 10.635;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 68.543;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|lcells[1].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.702;
		LEVEL 0 FOR 70.198;
		LEVEL 1 FOR 30.624;
		LEVEL 0 FOR 369.376;
		LEVEL 1 FOR 380.624;
		LEVEL 0 FOR 69.376;
		LEVEL 1 FOR 68.1;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux14~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.801;
		LEVEL 0 FOR 71.447;
		LEVEL 1 FOR 29.375;
		LEVEL 0 FOR 370.625;
		LEVEL 1 FOR 379.375;
		LEVEL 0 FOR 70.625;
		LEVEL 1 FOR 66.752;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|lcells[2].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.308;
		LEVEL 1 FOR 70.822;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 370.0;
		LEVEL 0 FOR 380.0;
		LEVEL 1 FOR 70.0;
		LEVEL 0 FOR 67.87;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux14~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 12.498;
		LEVEL 0 FOR 71.447;
		LEVEL 1 FOR 29.375;
		LEVEL 0 FOR 370.625;
		LEVEL 1 FOR 379.375;
		LEVEL 0 FOR 70.625;
		LEVEL 1 FOR 66.055;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|out_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 13.913;
		LEVEL 0 FOR 71.447;
		LEVEL 1 FOR 29.375;
		LEVEL 0 FOR 370.625;
		LEVEL 1 FOR 379.375;
		LEVEL 0 FOR 70.625;
		LEVEL 1 FOR 64.64;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux12~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.635;
		LEVEL 0 FOR 64.81;
		LEVEL 1 FOR 919.555;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux12~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.307;
		LEVEL 0 FOR 70.795;
		LEVEL 1 FOR 29.213;
		LEVEL 0 FOR 370.787;
		LEVEL 1 FOR 379.213;
		LEVEL 0 FOR 70.787;
		LEVEL 1 FOR 62.898;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux12~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 14.87;
		LEVEL 0 FOR 65.578;
		LEVEL 1 FOR 919.552;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux12~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.544;
		LEVEL 0 FOR 70.767;
		LEVEL 1 FOR 29.843;
		LEVEL 0 FOR 370.157;
		LEVEL 1 FOR 379.843;
		LEVEL 0 FOR 70.157;
		LEVEL 1 FOR 63.689;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux12~9_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.786;
		LEVEL 0 FOR 71.869;
		LEVEL 1 FOR 29.757;
		LEVEL 0 FOR 370.243;
		LEVEL 1 FOR 379.757;
		LEVEL 0 FOR 70.243;
		LEVEL 1 FOR 60.345;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux12~10_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1.209;
		LEVEL 0 FOR 998.791;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux13~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.828;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 61.599;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux13~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.496;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 60.931;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux13~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.885;
		LEVEL 0 FOR 62.339;
		LEVEL 1 FOR 920.776;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux13~9_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.419;
		LEVEL 0 FOR 70.867;
		LEVEL 1 FOR 29.955;
		LEVEL 0 FOR 370.045;
		LEVEL 1 FOR 379.955;
		LEVEL 0 FOR 70.045;
		LEVEL 1 FOR 63.714;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux13~10_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.085;
		LEVEL 0 FOR 70.867;
		LEVEL 1 FOR 29.955;
		LEVEL 0 FOR 370.045;
		LEVEL 1 FOR 379.955;
		LEVEL 0 FOR 70.045;
		LEVEL 1 FOR 63.048;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux13~11_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.556;
		LEVEL 0 FOR 69.797;
		LEVEL 1 FOR 29.955;
		LEVEL 0 FOR 370.045;
		LEVEL 1 FOR 379.955;
		LEVEL 0 FOR 70.045;
		LEVEL 1 FOR 62.647;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux13~12_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1.543;
		LEVEL 0 FOR 998.457;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux13~18_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 8.165;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 0.363;
		LEVEL 0 FOR 148.14;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 220.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 192.51;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux13~16_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.037;
		LEVEL 0 FOR 992.963;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux13~19_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 8.894;
		LEVEL 0 FOR 219.325;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 220.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 191.781;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux13~20_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.403;
		LEVEL 0 FOR 63.943;
		LEVEL 1 FOR 920.654;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux13~21_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.793;
		LEVEL 0 FOR 65.049;
		LEVEL 1 FOR 3.991;
		LEVEL 0 FOR 29.745;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 105.351;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 2.352;
		LEVEL 1 FOR 147.648;
		LEVEL 0 FOR 144.649;
		LEVEL 1 FOR 25.934;
		LEVEL 0 FOR 4.644;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 4.644;
		LEVEL 1 FOR 40.129;
		LEVEL 0 FOR 26.294;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 26.294;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 24.002;
		LEVEL 1 FOR 10.642;
		LEVEL 0 FOR 16.068;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 2.352;
		LEVEL 1 FOR 162.297;
		LEVEL 0 FOR 15.422;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux13~13_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.49;
		LEVEL 0 FOR 61.853;
		LEVEL 1 FOR 920.657;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux13~14_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 18.158;
		LEVEL 0 FOR 62.639;
		LEVEL 1 FOR 4.622;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 5.514;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 105.351;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 147.648;
		LEVEL 1 FOR 59.135;
		LEVEL 0 FOR 514.581;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux13~22_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 9.562;
		LEVEL 0 FOR 219.325;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 220.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 191.113;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux13~23_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 10.594;
		LEVEL 0 FOR 219.325;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 220.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 190.081;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|lcells[3].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.521;
		LEVEL 0 FOR 74.156;
		LEVEL 1 FOR 8.112;
		LEVEL 0 FOR 5.376;
		LEVEL 1 FOR 10.735;
		LEVEL 0 FOR 23.887;
		LEVEL 1 FOR 10.757;
		LEVEL 0 FOR 14.757;
		LEVEL 1 FOR 71.061;
		LEVEL 0 FOR 8.402;
		LEVEL 1 FOR 21.598;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 8.402;
		LEVEL 1 FOR 140.583;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 1.727;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 8.402;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 7.666;
		LEVEL 0 FOR 8.402;
		LEVEL 1 FOR 21.598;
		LEVEL 0 FOR 189.638;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|lcells[2].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.278;
		LEVEL 1 FOR 219.325;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 220.0;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 189.397;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux14~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 12.137;
		LEVEL 0 FOR 66.962;
		LEVEL 1 FOR 151.932;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 220.0;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 188.969;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|lcells[7].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.317;
		LEVEL 0 FOR 219.325;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 220.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 189.358;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|lcells[5].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.05;
		LEVEL 1 FOR 219.325;
		LEVEL 0 FOR 8.39;
		LEVEL 1 FOR 541.61;
		LEVEL 0 FOR 8.39;
		LEVEL 1 FOR 211.235;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux14~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 12.933;
		LEVEL 1 FOR 73.835;
		LEVEL 0 FOR 8.112;
		LEVEL 1 FOR 5.376;
		LEVEL 0 FOR 10.735;
		LEVEL 1 FOR 23.887;
		LEVEL 0 FOR 10.757;
		LEVEL 1 FOR 14.757;
		LEVEL 0 FOR 101.113;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 140.583;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 4.644;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 4.644;
		LEVEL 1 FOR 1.779;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 26.294;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 26.294;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 24.002;
		LEVEL 1 FOR 10.642;
		LEVEL 0 FOR 37.718;
		LEVEL 1 FOR 188.495;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|out_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 13.329;
		LEVEL 0 FOR 65.822;
		LEVEL 1 FOR 8.678;
		LEVEL 0 FOR 8.112;
		LEVEL 1 FOR 5.376;
		LEVEL 0 FOR 10.735;
		LEVEL 1 FOR 23.887;
		LEVEL 0 FOR 10.757;
		LEVEL 1 FOR 14.757;
		LEVEL 0 FOR 101.113;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 140.583;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 4.644;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 4.644;
		LEVEL 1 FOR 1.779;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 26.294;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 26.294;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 24.002;
		LEVEL 1 FOR 10.642;
		LEVEL 0 FOR 37.718;
		LEVEL 1 FOR 187.434;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux13~19_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.862;
		LEVEL 0 FOR 66.976;
		LEVEL 1 FOR 8.112;
		LEVEL 0 FOR 5.376;
		LEVEL 1 FOR 10.735;
		LEVEL 0 FOR 23.887;
		LEVEL 1 FOR 10.757;
		LEVEL 0 FOR 14.757;
		LEVEL 1 FOR 79.463;
		LEVEL 0 FOR 180.0;
		LEVEL 1 FOR 140.583;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 40.129;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 214.075;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux13~20_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.254;
		LEVEL 0 FOR 66.976;
		LEVEL 1 FOR 8.112;
		LEVEL 0 FOR 5.376;
		LEVEL 1 FOR 10.735;
		LEVEL 0 FOR 23.887;
		LEVEL 1 FOR 10.757;
		LEVEL 0 FOR 14.757;
		LEVEL 1 FOR 79.463;
		LEVEL 0 FOR 180.0;
		LEVEL 1 FOR 140.583;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 40.129;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 213.683;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux13~13_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 18.397;
		LEVEL 0 FOR 64.852;
		LEVEL 1 FOR 165.178;
		LEVEL 0 FOR 59.71;
		LEVEL 1 FOR 431.228;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 194.649;
		LEVEL 1 FOR 6.924;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux13~21_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 9.281;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 69.897;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux13~22_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 9.813;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 69.365;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux13~9_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.087;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 61.34;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux13~10_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.488;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 60.939;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux13~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.079;
		LEVEL 0 FOR 71.285;
		LEVEL 1 FOR 29.537;
		LEVEL 0 FOR 370.463;
		LEVEL 1 FOR 379.537;
		LEVEL 0 FOR 70.463;
		LEVEL 1 FOR 61.636;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux13~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.748;
		LEVEL 0 FOR 71.285;
		LEVEL 1 FOR 29.537;
		LEVEL 0 FOR 370.463;
		LEVEL 1 FOR 379.537;
		LEVEL 0 FOR 70.463;
		LEVEL 1 FOR 60.967;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux13~11_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1.903;
		LEVEL 0 FOR 998.097;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|lcells[2].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 10.494;
		LEVEL 1 FOR 70.822;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 370.0;
		LEVEL 0 FOR 380.0;
		LEVEL 1 FOR 70.0;
		LEVEL 0 FOR 68.684;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux12~22_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 10.242;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 68.936;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux12~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.484;
		LEVEL 0 FOR 71.285;
		LEVEL 1 FOR 29.537;
		LEVEL 0 FOR 370.463;
		LEVEL 1 FOR 379.537;
		LEVEL 0 FOR 70.463;
		LEVEL 1 FOR 62.231;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux12~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.876;
		LEVEL 0 FOR 71.285;
		LEVEL 1 FOR 29.537;
		LEVEL 0 FOR 370.463;
		LEVEL 1 FOR 379.537;
		LEVEL 0 FOR 70.463;
		LEVEL 1 FOR 61.839;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux12~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.725;
		LEVEL 0 FOR 70.867;
		LEVEL 1 FOR 29.955;
		LEVEL 0 FOR 370.045;
		LEVEL 1 FOR 379.955;
		LEVEL 0 FOR 70.045;
		LEVEL 1 FOR 63.408;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux12~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.394;
		LEVEL 0 FOR 70.867;
		LEVEL 1 FOR 29.955;
		LEVEL 0 FOR 370.045;
		LEVEL 1 FOR 379.955;
		LEVEL 0 FOR 70.045;
		LEVEL 1 FOR 62.739;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux12~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.54;
		LEVEL 0 FOR 71.285;
		LEVEL 1 FOR 29.537;
		LEVEL 0 FOR 370.463;
		LEVEL 1 FOR 379.537;
		LEVEL 0 FOR 70.463;
		LEVEL 1 FOR 61.175;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux12~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.278;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 62.149;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux12~9_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.8;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 61.627;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux12~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.179;
		LEVEL 0 FOR 71.108;
		LEVEL 1 FOR 29.714;
		LEVEL 0 FOR 370.286;
		LEVEL 1 FOR 379.714;
		LEVEL 0 FOR 70.286;
		LEVEL 1 FOR 63.713;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux12~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.572;
		LEVEL 0 FOR 71.108;
		LEVEL 1 FOR 29.714;
		LEVEL 0 FOR 370.286;
		LEVEL 1 FOR 379.714;
		LEVEL 0 FOR 70.286;
		LEVEL 1 FOR 63.32;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux12~10_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.471;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 60.956;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux12~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1.057;
		LEVEL 0 FOR 998.943;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux12~11_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1.447;
		LEVEL 0 FOR 998.553;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|lcells[3].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.259;
		LEVEL 0 FOR 70.102;
		LEVEL 1 FOR 0.72;
		LEVEL 0 FOR 29.28;
		LEVEL 1 FOR 0.72;
		LEVEL 0 FOR 369.28;
		LEVEL 1 FOR 0.72;
		LEVEL 0 FOR 379.28;
		LEVEL 1 FOR 0.72;
		LEVEL 0 FOR 69.28;
		LEVEL 1 FOR 0.72;
		LEVEL 0 FOR 67.919;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux14~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.852;
		LEVEL 0 FOR 71.549;
		LEVEL 1 FOR 29.273;
		LEVEL 0 FOR 370.727;
		LEVEL 1 FOR 379.273;
		LEVEL 0 FOR 70.727;
		LEVEL 1 FOR 66.599;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|lcells[6].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.257;
		LEVEL 1 FOR 70.046;
		LEVEL 0 FOR 30.776;
		LEVEL 1 FOR 369.224;
		LEVEL 0 FOR 380.776;
		LEVEL 1 FOR 69.224;
		LEVEL 0 FOR 68.697;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|lcells[4].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.257;
		LEVEL 1 FOR 70.095;
		LEVEL 0 FOR 0.727;
		LEVEL 1 FOR 29.273;
		LEVEL 0 FOR 0.727;
		LEVEL 1 FOR 369.273;
		LEVEL 0 FOR 0.727;
		LEVEL 1 FOR 379.273;
		LEVEL 0 FOR 0.727;
		LEVEL 1 FOR 69.273;
		LEVEL 0 FOR 0.727;
		LEVEL 1 FOR 67.921;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux14~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.845;
		LEVEL 1 FOR 70.095;
		LEVEL 0 FOR 0.727;
		LEVEL 1 FOR 29.273;
		LEVEL 0 FOR 0.727;
		LEVEL 1 FOR 369.273;
		LEVEL 0 FOR 0.727;
		LEVEL 1 FOR 379.273;
		LEVEL 0 FOR 0.727;
		LEVEL 1 FOR 69.273;
		LEVEL 0 FOR 0.727;
		LEVEL 1 FOR 67.333;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|lcells[5].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 10.54;
		LEVEL 1 FOR 71.543;
		LEVEL 0 FOR 29.279;
		LEVEL 1 FOR 370.721;
		LEVEL 0 FOR 379.279;
		LEVEL 1 FOR 70.721;
		LEVEL 0 FOR 67.917;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux14~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 12.516;
		LEVEL 1 FOR 70.095;
		LEVEL 0 FOR 0.727;
		LEVEL 1 FOR 29.273;
		LEVEL 0 FOR 0.727;
		LEVEL 1 FOR 369.273;
		LEVEL 0 FOR 0.727;
		LEVEL 1 FOR 379.273;
		LEVEL 0 FOR 0.727;
		LEVEL 1 FOR 69.273;
		LEVEL 0 FOR 0.727;
		LEVEL 1 FOR 66.662;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|out_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 13.012;
		LEVEL 0 FOR 71.549;
		LEVEL 1 FOR 29.273;
		LEVEL 0 FOR 370.727;
		LEVEL 1 FOR 379.273;
		LEVEL 0 FOR 70.727;
		LEVEL 1 FOR 65.439;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux12~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.963;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 61.464;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux12~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.36;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 61.067;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux12~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 14.937;
		LEVEL 0 FOR 71.108;
		LEVEL 1 FOR 29.714;
		LEVEL 0 FOR 370.286;
		LEVEL 1 FOR 379.714;
		LEVEL 0 FOR 70.286;
		LEVEL 1 FOR 63.955;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux12~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.334;
		LEVEL 0 FOR 71.108;
		LEVEL 1 FOR 29.714;
		LEVEL 0 FOR 370.286;
		LEVEL 1 FOR 379.714;
		LEVEL 0 FOR 70.286;
		LEVEL 1 FOR 63.558;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux12~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.032;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 60.395;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux12~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.306;
		LEVEL 0 FOR 70.867;
		LEVEL 1 FOR 29.955;
		LEVEL 0 FOR 370.045;
		LEVEL 1 FOR 379.955;
		LEVEL 0 FOR 70.045;
		LEVEL 1 FOR 63.827;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux12~9_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.705;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 59.722;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux12~10_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 0.931;
		LEVEL 0 FOR 999.069;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux12~18_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 14.667;
		LEVEL 0 FOR 66.976;
		LEVEL 1 FOR 8.112;
		LEVEL 0 FOR 5.376;
		LEVEL 1 FOR 10.735;
		LEVEL 0 FOR 23.887;
		LEVEL 1 FOR 10.757;
		LEVEL 0 FOR 14.757;
		LEVEL 1 FOR 79.463;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 147.648;
		LEVEL 1 FOR 140.583;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 40.129;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 182.918;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux12~19_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.335;
		LEVEL 0 FOR 66.976;
		LEVEL 1 FOR 8.112;
		LEVEL 0 FOR 5.376;
		LEVEL 1 FOR 10.735;
		LEVEL 0 FOR 23.887;
		LEVEL 1 FOR 10.757;
		LEVEL 0 FOR 14.757;
		LEVEL 1 FOR 79.463;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 147.648;
		LEVEL 1 FOR 140.583;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 40.129;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 182.25;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux12~11_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.03;
		LEVEL 0 FOR 64.852;
		LEVEL 1 FOR 165.178;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 27.358;
		LEVEL 1 FOR 431.228;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 162.297;
		LEVEL 1 FOR 9.291;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux12~12_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.561;
		LEVEL 0 FOR 64.852;
		LEVEL 1 FOR 165.178;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 27.358;
		LEVEL 1 FOR 431.228;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 162.297;
		LEVEL 1 FOR 8.76;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux12~20_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 8.925;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 70.253;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux12~21_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 10.07;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 69.108;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux13~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.634;
		LEVEL 0 FOR 70.867;
		LEVEL 1 FOR 29.955;
		LEVEL 0 FOR 370.045;
		LEVEL 1 FOR 379.955;
		LEVEL 0 FOR 70.045;
		LEVEL 1 FOR 61.499;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux13~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 18.163;
		LEVEL 0 FOR 70.867;
		LEVEL 1 FOR 29.955;
		LEVEL 0 FOR 370.045;
		LEVEL 1 FOR 379.955;
		LEVEL 0 FOR 70.045;
		LEVEL 1 FOR 60.97;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux13~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.362;
		LEVEL 0 FOR 71.285;
		LEVEL 1 FOR 29.537;
		LEVEL 0 FOR 370.463;
		LEVEL 1 FOR 379.537;
		LEVEL 0 FOR 70.463;
		LEVEL 1 FOR 63.353;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux13~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.025;
		LEVEL 0 FOR 71.285;
		LEVEL 1 FOR 29.537;
		LEVEL 0 FOR 370.463;
		LEVEL 1 FOR 379.537;
		LEVEL 0 FOR 70.463;
		LEVEL 1 FOR 62.69;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux13~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.557;
		LEVEL 0 FOR 71.285;
		LEVEL 1 FOR 29.537;
		LEVEL 0 FOR 370.463;
		LEVEL 1 FOR 379.537;
		LEVEL 0 FOR 70.463;
		LEVEL 1 FOR 62.158;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux13~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1.16;
		LEVEL 0 FOR 998.84;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux13~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.793;
		LEVEL 0 FOR 71.108;
		LEVEL 1 FOR 29.714;
		LEVEL 0 FOR 370.286;
		LEVEL 1 FOR 379.714;
		LEVEL 0 FOR 70.286;
		LEVEL 1 FOR 63.099;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux13~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.464;
		LEVEL 0 FOR 71.108;
		LEVEL 1 FOR 29.714;
		LEVEL 0 FOR 370.286;
		LEVEL 1 FOR 379.714;
		LEVEL 0 FOR 70.286;
		LEVEL 1 FOR 62.428;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux13~9_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.257;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 62.17;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux13~10_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.789;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 61.638;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux13~11_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1.708;
		LEVEL 0 FOR 998.292;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|lcells[4].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 12.383;
		LEVEL 1 FOR 69.072;
		LEVEL 0 FOR 1.75;
		LEVEL 1 FOR 28.25;
		LEVEL 0 FOR 1.75;
		LEVEL 1 FOR 368.25;
		LEVEL 0 FOR 1.75;
		LEVEL 1 FOR 378.25;
		LEVEL 0 FOR 1.75;
		LEVEL 1 FOR 68.25;
		LEVEL 0 FOR 1.75;
		LEVEL 1 FOR 66.795;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux14~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 13.078;
		LEVEL 1 FOR 69.072;
		LEVEL 0 FOR 1.75;
		LEVEL 1 FOR 28.25;
		LEVEL 0 FOR 1.75;
		LEVEL 1 FOR 368.25;
		LEVEL 0 FOR 1.75;
		LEVEL 1 FOR 378.25;
		LEVEL 0 FOR 1.75;
		LEVEL 1 FOR 68.25;
		LEVEL 0 FOR 1.75;
		LEVEL 1 FOR 66.1;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|lcells[7].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 12.385;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 66.793;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux14~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 13.604;
		LEVEL 1 FOR 69.072;
		LEVEL 0 FOR 1.75;
		LEVEL 1 FOR 28.25;
		LEVEL 0 FOR 1.75;
		LEVEL 1 FOR 368.25;
		LEVEL 0 FOR 1.75;
		LEVEL 1 FOR 378.25;
		LEVEL 0 FOR 1.75;
		LEVEL 1 FOR 68.25;
		LEVEL 0 FOR 1.75;
		LEVEL 1 FOR 65.574;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|lcells[3].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 12.384;
		LEVEL 0 FOR 69.076;
		LEVEL 1 FOR 1.746;
		LEVEL 0 FOR 28.254;
		LEVEL 1 FOR 1.746;
		LEVEL 0 FOR 368.254;
		LEVEL 1 FOR 1.746;
		LEVEL 0 FOR 378.254;
		LEVEL 1 FOR 1.746;
		LEVEL 0 FOR 68.254;
		LEVEL 1 FOR 1.746;
		LEVEL 0 FOR 66.794;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|lcells[0].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 10.633;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 66.794;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux14~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.3;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 66.127;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux14~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.831;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 65.596;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|out_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 12.952;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 64.475;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux13~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.809;
		LEVEL 0 FOR 63.303;
		LEVEL 1 FOR 920.888;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux13~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.339;
		LEVEL 0 FOR 69.844;
		LEVEL 1 FOR 29.757;
		LEVEL 0 FOR 370.243;
		LEVEL 1 FOR 379.757;
		LEVEL 0 FOR 70.243;
		LEVEL 1 FOR 63.817;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux13~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.462;
		LEVEL 0 FOR 63.623;
		LEVEL 1 FOR 920.915;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux13~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.855;
		LEVEL 0 FOR 70.5;
		LEVEL 1 FOR 29.848;
		LEVEL 0 FOR 370.152;
		LEVEL 1 FOR 379.848;
		LEVEL 0 FOR 70.152;
		LEVEL 1 FOR 63.645;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux13~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.007;
		LEVEL 0 FOR 63.245;
		LEVEL 1 FOR 919.748;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux13~9_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.884;
		LEVEL 0 FOR 63.199;
		LEVEL 1 FOR 920.917;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux13~10_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.549;
		LEVEL 0 FOR 69.093;
		LEVEL 1 FOR 29.213;
		LEVEL 0 FOR 370.787;
		LEVEL 1 FOR 379.213;
		LEVEL 0 FOR 70.787;
		LEVEL 1 FOR 64.358;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux13~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.182;
		LEVEL 0 FOR 61.914;
		LEVEL 1 FOR 920.904;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux13~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.584;
		LEVEL 0 FOR 69.5;
		LEVEL 1 FOR 29.843;
		LEVEL 0 FOR 370.157;
		LEVEL 1 FOR 379.843;
		LEVEL 0 FOR 70.157;
		LEVEL 1 FOR 62.916;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux13~11_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.869;
		LEVEL 0 FOR 68.302;
		LEVEL 1 FOR 29.213;
		LEVEL 0 FOR 370.787;
		LEVEL 1 FOR 379.213;
		LEVEL 0 FOR 70.787;
		LEVEL 1 FOR 63.829;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux13~13_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.43;
		LEVEL 0 FOR 63.234;
		LEVEL 1 FOR 920.336;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux13~14_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.106;
		LEVEL 0 FOR 64.666;
		LEVEL 1 FOR 4.622;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 5.514;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 105.351;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 147.648;
		LEVEL 1 FOR 59.135;
		LEVEL 0 FOR 513.606;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux13~20_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.552;
		LEVEL 0 FOR 64.087;
		LEVEL 1 FOR 920.361;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux13~21_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.071;
		LEVEL 0 FOR 65.016;
		LEVEL 1 FOR 3.991;
		LEVEL 0 FOR 29.745;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 105.351;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 2.352;
		LEVEL 1 FOR 147.648;
		LEVEL 0 FOR 144.649;
		LEVEL 1 FOR 25.934;
		LEVEL 0 FOR 4.644;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 4.644;
		LEVEL 1 FOR 40.129;
		LEVEL 0 FOR 26.294;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 26.294;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 24.002;
		LEVEL 1 FOR 10.642;
		LEVEL 0 FOR 16.068;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 2.352;
		LEVEL 1 FOR 162.297;
		LEVEL 0 FOR 15.177;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux13~22_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 10.623;
		LEVEL 0 FOR 71.496;
		LEVEL 1 FOR 3.991;
		LEVEL 0 FOR 29.745;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 105.351;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 2.352;
		LEVEL 1 FOR 147.648;
		LEVEL 0 FOR 144.649;
		LEVEL 1 FOR 25.934;
		LEVEL 0 FOR 4.644;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 4.644;
		LEVEL 1 FOR 40.129;
		LEVEL 0 FOR 26.294;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 26.294;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 24.002;
		LEVEL 1 FOR 10.642;
		LEVEL 0 FOR 16.068;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 2.352;
		LEVEL 1 FOR 162.297;
		LEVEL 0 FOR 14.145;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux13~23_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.155;
		LEVEL 0 FOR 71.496;
		LEVEL 1 FOR 3.991;
		LEVEL 0 FOR 29.745;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 105.351;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 2.352;
		LEVEL 1 FOR 147.648;
		LEVEL 0 FOR 144.649;
		LEVEL 1 FOR 25.934;
		LEVEL 0 FOR 4.644;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 4.644;
		LEVEL 1 FOR 40.129;
		LEVEL 0 FOR 26.294;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 26.294;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 24.002;
		LEVEL 1 FOR 10.642;
		LEVEL 0 FOR 16.068;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 2.352;
		LEVEL 1 FOR 162.297;
		LEVEL 0 FOR 13.613;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|lcells[7].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.899;
		LEVEL 0 FOR 71.496;
		LEVEL 1 FOR 3.991;
		LEVEL 0 FOR 29.745;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 105.351;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 2.352;
		LEVEL 1 FOR 147.648;
		LEVEL 0 FOR 144.649;
		LEVEL 1 FOR 25.934;
		LEVEL 0 FOR 4.644;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 4.644;
		LEVEL 1 FOR 40.129;
		LEVEL 0 FOR 26.294;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 26.294;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 24.002;
		LEVEL 1 FOR 10.642;
		LEVEL 0 FOR 16.068;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 2.352;
		LEVEL 1 FOR 162.297;
		LEVEL 0 FOR 12.869;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux12~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.948;
		LEVEL 0 FOR 70.867;
		LEVEL 1 FOR 29.955;
		LEVEL 0 FOR 370.045;
		LEVEL 1 FOR 379.955;
		LEVEL 0 FOR 70.045;
		LEVEL 1 FOR 63.185;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux12~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.622;
		LEVEL 0 FOR 70.867;
		LEVEL 1 FOR 29.955;
		LEVEL 0 FOR 370.045;
		LEVEL 1 FOR 379.955;
		LEVEL 0 FOR 70.045;
		LEVEL 1 FOR 62.511;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux12~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.811;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 61.616;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux12~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.332;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 61.095;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux12~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.46;
		LEVEL 0 FOR 71.108;
		LEVEL 1 FOR 29.714;
		LEVEL 0 FOR 370.286;
		LEVEL 1 FOR 379.714;
		LEVEL 0 FOR 70.286;
		LEVEL 1 FOR 63.432;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux12~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.987;
		LEVEL 0 FOR 71.108;
		LEVEL 1 FOR 29.714;
		LEVEL 0 FOR 370.286;
		LEVEL 1 FOR 379.714;
		LEVEL 0 FOR 70.286;
		LEVEL 1 FOR 62.905;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux12~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.445;
		LEVEL 0 FOR 982.555;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux12~9_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.845;
		LEVEL 0 FOR 71.82;
		LEVEL 1 FOR 29.537;
		LEVEL 0 FOR 370.463;
		LEVEL 1 FOR 379.537;
		LEVEL 0 FOR 70.463;
		LEVEL 1 FOR 60.335;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux12~10_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 0.791;
		LEVEL 0 FOR 999.209;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux13~12_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1.078;
		LEVEL 0 FOR 998.922;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|lcells[4].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.92;
		LEVEL 1 FOR 71.496;
		LEVEL 0 FOR 3.991;
		LEVEL 1 FOR 29.745;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 45.063;
		LEVEL 0 FOR 60.288;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 2.352;
		LEVEL 1 FOR 27.36;
		LEVEL 0 FOR 120.288;
		LEVEL 1 FOR 144.649;
		LEVEL 0 FOR 25.934;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 40.129;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 25.068;
		LEVEL 0 FOR 1.226;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 24.002;
		LEVEL 1 FOR 10.642;
		LEVEL 0 FOR 16.068;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 2.352;
		LEVEL 1 FOR 162.297;
		LEVEL 0 FOR 12.848;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|lcells[6].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.934;
		LEVEL 1 FOR 71.496;
		LEVEL 0 FOR 3.991;
		LEVEL 1 FOR 29.745;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 45.022;
		LEVEL 0 FOR 240.329;
		LEVEL 1 FOR 144.649;
		LEVEL 0 FOR 25.934;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 40.129;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 25.027;
		LEVEL 0 FOR 267.812;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux14~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 12.446;
		LEVEL 1 FOR 67.095;
		LEVEL 0 FOR 920.459;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux14~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 13.026;
		LEVEL 1 FOR 66.343;
		LEVEL 0 FOR 0.752;
		LEVEL 1 FOR 163.105;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 27.358;
		LEVEL 1 FOR 431.228;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 162.297;
		LEVEL 1 FOR 12.125;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|out_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 14.558;
		LEVEL 0 FOR 64.852;
		LEVEL 1 FOR 165.178;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 27.358;
		LEVEL 1 FOR 431.228;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 162.297;
		LEVEL 1 FOR 10.763;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux12~11_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.451;
		LEVEL 0 FOR 64.852;
		LEVEL 1 FOR 165.178;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 27.358;
		LEVEL 1 FOR 431.228;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 162.297;
		LEVEL 1 FOR 8.87;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux12~12_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.123;
		LEVEL 0 FOR 64.852;
		LEVEL 1 FOR 165.178;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 27.358;
		LEVEL 1 FOR 431.228;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 162.297;
		LEVEL 1 FOR 8.198;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux12~13_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 6.675;
		LEVEL 0 FOR 993.325;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux12~14_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.201;
		LEVEL 0 FOR 992.799;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux12~16_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 8.186;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 70.992;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux12~17_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 8.585;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 70.593;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux12~20_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 9.171;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 70.007;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux12~21_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 10.115;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 69.063;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux13~12_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 0.825;
		LEVEL 0 FOR 999.175;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux13~13_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.847;
		LEVEL 0 FOR 64.852;
		LEVEL 1 FOR 165.178;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 27.358;
		LEVEL 1 FOR 431.228;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 162.297;
		LEVEL 1 FOR 9.474;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux13~14_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.517;
		LEVEL 0 FOR 64.852;
		LEVEL 1 FOR 165.178;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 27.358;
		LEVEL 1 FOR 431.228;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 162.297;
		LEVEL 1 FOR 8.804;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux13~21_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.994;
		LEVEL 0 FOR 66.976;
		LEVEL 1 FOR 8.112;
		LEVEL 0 FOR 5.376;
		LEVEL 1 FOR 10.735;
		LEVEL 0 FOR 23.887;
		LEVEL 1 FOR 10.757;
		LEVEL 0 FOR 14.757;
		LEVEL 1 FOR 79.463;
		LEVEL 0 FOR 180.0;
		LEVEL 1 FOR 140.583;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 40.129;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 213.943;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux13~22_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 9.825;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 69.353;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux13~23_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 10.978;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 68.2;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|lcells[5].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 10.828;
		LEVEL 1 FOR 71.422;
		LEVEL 0 FOR 29.4;
		LEVEL 1 FOR 370.6;
		LEVEL 0 FOR 379.4;
		LEVEL 1 FOR 70.6;
		LEVEL 0 FOR 67.75;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|lcells[7].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.699;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 67.479;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux14~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 12.874;
		LEVEL 1 FOR 70.231;
		LEVEL 0 FOR 0.591;
		LEVEL 1 FOR 29.409;
		LEVEL 0 FOR 0.591;
		LEVEL 1 FOR 369.409;
		LEVEL 0 FOR 0.591;
		LEVEL 1 FOR 379.409;
		LEVEL 0 FOR 0.591;
		LEVEL 1 FOR 69.409;
		LEVEL 0 FOR 0.591;
		LEVEL 1 FOR 66.304;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|out_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 13.669;
		LEVEL 0 FOR 71.417;
		LEVEL 1 FOR 29.405;
		LEVEL 0 FOR 370.595;
		LEVEL 1 FOR 379.405;
		LEVEL 0 FOR 70.595;
		LEVEL 1 FOR 64.914;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux13~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.491;
		LEVEL 0 FOR 70.867;
		LEVEL 1 FOR 29.955;
		LEVEL 0 FOR 370.045;
		LEVEL 1 FOR 379.955;
		LEVEL 0 FOR 70.045;
		LEVEL 1 FOR 61.642;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux13~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.343;
		LEVEL 0 FOR 71.285;
		LEVEL 1 FOR 29.537;
		LEVEL 0 FOR 370.463;
		LEVEL 1 FOR 379.537;
		LEVEL 0 FOR 70.463;
		LEVEL 1 FOR 61.372;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux13~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 14.696;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 62.731;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux13~9_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.091;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 62.336;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux13~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.94;
		LEVEL 0 FOR 71.108;
		LEVEL 1 FOR 29.714;
		LEVEL 0 FOR 370.286;
		LEVEL 1 FOR 379.714;
		LEVEL 0 FOR 70.286;
		LEVEL 1 FOR 62.952;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux13~10_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.613;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 61.814;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux13~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 0.998;
		LEVEL 0 FOR 999.002;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux13~11_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1.423;
		LEVEL 0 FOR 998.577;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux13~17_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.713;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 71.465;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux13~18_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 8.309;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 70.869;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux13~12_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.13;
		LEVEL 0 FOR 64.852;
		LEVEL 1 FOR 165.178;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 27.358;
		LEVEL 1 FOR 431.228;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 162.297;
		LEVEL 1 FOR 8.191;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux13~13_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.657;
		LEVEL 0 FOR 64.852;
		LEVEL 1 FOR 165.178;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 27.358;
		LEVEL 1 FOR 431.228;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 162.297;
		LEVEL 1 FOR 7.664;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux13~21_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 8.841;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 70.337;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux13~22_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 10.327;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 68.851;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux12~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 14.501;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 62.926;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux12~9_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 14.896;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 62.531;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux12~10_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.418;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 62.009;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux12~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.815;
		LEVEL 0 FOR 71.285;
		LEVEL 1 FOR 29.537;
		LEVEL 0 FOR 370.463;
		LEVEL 1 FOR 379.537;
		LEVEL 0 FOR 70.463;
		LEVEL 1 FOR 62.9;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux12~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.212;
		LEVEL 0 FOR 71.285;
		LEVEL 1 FOR 29.537;
		LEVEL 0 FOR 370.463;
		LEVEL 1 FOR 379.537;
		LEVEL 0 FOR 70.463;
		LEVEL 1 FOR 62.503;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux12~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.608;
		LEVEL 0 FOR 71.285;
		LEVEL 1 FOR 29.537;
		LEVEL 0 FOR 370.463;
		LEVEL 1 FOR 379.537;
		LEVEL 0 FOR 70.463;
		LEVEL 1 FOR 62.107;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux12~11_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1.987;
		LEVEL 0 FOR 998.013;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|lcells[6].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.082;
		LEVEL 1 FOR 70.756;
		LEVEL 0 FOR 30.066;
		LEVEL 1 FOR 369.934;
		LEVEL 0 FOR 380.066;
		LEVEL 1 FOR 69.934;
		LEVEL 0 FOR 68.162;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux14~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.763;
		LEVEL 1 FOR 988.237;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|lcells[7].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.017;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 68.161;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux14~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 12.424;
		LEVEL 1 FOR 987.576;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|lcells[2].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 10.974;
		LEVEL 1 FOR 70.822;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 370.0;
		LEVEL 0 FOR 380.0;
		LEVEL 1 FOR 70.0;
		LEVEL 0 FOR 68.204;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|lcells[3].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.087;
		LEVEL 0 FOR 988.913;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux14~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 12.284;
		LEVEL 0 FOR 70.856;
		LEVEL 1 FOR 29.966;
		LEVEL 0 FOR 370.034;
		LEVEL 1 FOR 379.966;
		LEVEL 0 FOR 70.034;
		LEVEL 1 FOR 66.86;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|out_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 12.712;
		LEVEL 0 FOR 70.856;
		LEVEL 1 FOR 29.966;
		LEVEL 0 FOR 370.034;
		LEVEL 1 FOR 379.966;
		LEVEL 0 FOR 70.034;
		LEVEL 1 FOR 66.432;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux13~9_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.074;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 61.353;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux13~10_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.607;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 60.82;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux13~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 0.786;
		LEVEL 0 FOR 999.214;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux13~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.903;
		LEVEL 0 FOR 70.867;
		LEVEL 1 FOR 29.955;
		LEVEL 0 FOR 370.045;
		LEVEL 1 FOR 379.955;
		LEVEL 0 FOR 70.045;
		LEVEL 1 FOR 63.23;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux13~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.574;
		LEVEL 0 FOR 70.867;
		LEVEL 1 FOR 29.955;
		LEVEL 0 FOR 370.045;
		LEVEL 1 FOR 379.955;
		LEVEL 0 FOR 70.045;
		LEVEL 1 FOR 62.559;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux13~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.897;
		LEVEL 0 FOR 71.285;
		LEVEL 1 FOR 29.537;
		LEVEL 0 FOR 370.463;
		LEVEL 1 FOR 379.537;
		LEVEL 0 FOR 70.463;
		LEVEL 1 FOR 61.818;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux13~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.291;
		LEVEL 0 FOR 71.285;
		LEVEL 1 FOR 29.537;
		LEVEL 0 FOR 370.463;
		LEVEL 1 FOR 379.537;
		LEVEL 0 FOR 70.463;
		LEVEL 1 FOR 61.424;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux13~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.823;
		LEVEL 0 FOR 71.285;
		LEVEL 1 FOR 29.537;
		LEVEL 0 FOR 370.463;
		LEVEL 1 FOR 379.537;
		LEVEL 0 FOR 70.463;
		LEVEL 1 FOR 60.892;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux13~11_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1.315;
		LEVEL 0 FOR 998.685;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|lcells[2].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.279;
		LEVEL 1 FOR 70.822;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 370.0;
		LEVEL 0 FOR 380.0;
		LEVEL 1 FOR 70.0;
		LEVEL 0 FOR 67.899;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux12~19_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.698;
		LEVEL 0 FOR 66.976;
		LEVEL 1 FOR 8.112;
		LEVEL 0 FOR 5.376;
		LEVEL 1 FOR 10.735;
		LEVEL 0 FOR 23.887;
		LEVEL 1 FOR 10.757;
		LEVEL 0 FOR 14.757;
		LEVEL 1 FOR 79.463;
		LEVEL 0 FOR 180.0;
		LEVEL 1 FOR 140.583;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 40.129;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 214.239;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux12~20_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.098;
		LEVEL 0 FOR 66.976;
		LEVEL 1 FOR 8.112;
		LEVEL 0 FOR 5.376;
		LEVEL 1 FOR 10.735;
		LEVEL 0 FOR 23.887;
		LEVEL 1 FOR 10.757;
		LEVEL 0 FOR 14.757;
		LEVEL 1 FOR 79.463;
		LEVEL 0 FOR 180.0;
		LEVEL 1 FOR 140.583;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 40.129;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 213.839;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux12~13_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.998;
		LEVEL 0 FOR 64.852;
		LEVEL 1 FOR 165.178;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 27.358;
		LEVEL 1 FOR 431.228;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 162.297;
		LEVEL 1 FOR 8.323;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux12~21_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 9.47;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 69.708;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux12~22_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 10.345;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 68.833;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|lcells[0].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 10.908;
		LEVEL 0 FOR 71.242;
		LEVEL 1 FOR 29.58;
		LEVEL 0 FOR 370.42;
		LEVEL 1 FOR 379.58;
		LEVEL 0 FOR 70.42;
		LEVEL 1 FOR 67.85;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|lcells[1].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.32;
		LEVEL 0 FOR 70.382;
		LEVEL 1 FOR 30.44;
		LEVEL 0 FOR 369.56;
		LEVEL 1 FOR 380.44;
		LEVEL 0 FOR 69.56;
		LEVEL 1 FOR 68.298;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux14~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.599;
		LEVEL 0 FOR 71.242;
		LEVEL 1 FOR 29.58;
		LEVEL 0 FOR 370.42;
		LEVEL 1 FOR 379.58;
		LEVEL 0 FOR 70.42;
		LEVEL 1 FOR 67.159;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux14~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.992;
		LEVEL 0 FOR 71.242;
		LEVEL 1 FOR 29.58;
		LEVEL 0 FOR 370.42;
		LEVEL 1 FOR 379.58;
		LEVEL 0 FOR 70.42;
		LEVEL 1 FOR 66.766;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|lcells[5].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 10.914;
		LEVEL 1 FOR 71.235;
		LEVEL 0 FOR 29.587;
		LEVEL 1 FOR 370.413;
		LEVEL 0 FOR 379.587;
		LEVEL 1 FOR 70.413;
		LEVEL 0 FOR 67.851;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|lcells[4].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.33;
		LEVEL 1 FOR 70.401;
		LEVEL 0 FOR 0.421;
		LEVEL 1 FOR 29.579;
		LEVEL 0 FOR 0.421;
		LEVEL 1 FOR 369.579;
		LEVEL 0 FOR 0.421;
		LEVEL 1 FOR 379.579;
		LEVEL 0 FOR 0.421;
		LEVEL 1 FOR 69.579;
		LEVEL 0 FOR 0.421;
		LEVEL 1 FOR 67.848;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|lcells[6].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.282;
		LEVEL 1 FOR 70.454;
		LEVEL 0 FOR 30.368;
		LEVEL 1 FOR 369.632;
		LEVEL 0 FOR 380.368;
		LEVEL 1 FOR 69.632;
		LEVEL 0 FOR 68.264;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux14~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 12.024;
		LEVEL 1 FOR 70.401;
		LEVEL 0 FOR 0.421;
		LEVEL 1 FOR 29.579;
		LEVEL 0 FOR 0.421;
		LEVEL 1 FOR 369.579;
		LEVEL 0 FOR 0.421;
		LEVEL 1 FOR 379.579;
		LEVEL 0 FOR 0.421;
		LEVEL 1 FOR 69.579;
		LEVEL 0 FOR 0.421;
		LEVEL 1 FOR 67.154;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|lcells[7].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.33;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 67.848;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux14~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 12.552;
		LEVEL 1 FOR 70.401;
		LEVEL 0 FOR 0.421;
		LEVEL 1 FOR 29.579;
		LEVEL 0 FOR 0.421;
		LEVEL 1 FOR 369.579;
		LEVEL 0 FOR 0.421;
		LEVEL 1 FOR 379.579;
		LEVEL 0 FOR 0.421;
		LEVEL 1 FOR 69.579;
		LEVEL 0 FOR 0.421;
		LEVEL 1 FOR 66.626;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|out_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 13.177;
		LEVEL 0 FOR 71.242;
		LEVEL 1 FOR 29.58;
		LEVEL 0 FOR 370.42;
		LEVEL 1 FOR 379.58;
		LEVEL 0 FOR 70.42;
		LEVEL 1 FOR 65.581;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux12~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.372;
		LEVEL 0 FOR 71.108;
		LEVEL 1 FOR 29.714;
		LEVEL 0 FOR 370.286;
		LEVEL 1 FOR 379.714;
		LEVEL 0 FOR 70.286;
		LEVEL 1 FOR 63.52;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux12~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.042;
		LEVEL 0 FOR 71.108;
		LEVEL 1 FOR 29.714;
		LEVEL 0 FOR 370.286;
		LEVEL 1 FOR 379.714;
		LEVEL 0 FOR 70.286;
		LEVEL 1 FOR 62.85;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux12~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.558;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 61.869;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux12~9_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.23;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 61.197;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux12~10_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.761;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 60.666;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux12~11_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1.767;
		LEVEL 0 FOR 998.233;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux13~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.465;
		LEVEL 0 FOR 71.285;
		LEVEL 1 FOR 29.537;
		LEVEL 0 FOR 370.463;
		LEVEL 1 FOR 379.537;
		LEVEL 0 FOR 70.463;
		LEVEL 1 FOR 62.25;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux13~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.862;
		LEVEL 0 FOR 71.285;
		LEVEL 1 FOR 29.537;
		LEVEL 0 FOR 370.463;
		LEVEL 1 FOR 379.537;
		LEVEL 0 FOR 70.463;
		LEVEL 1 FOR 61.853;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux13~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.536;
		LEVEL 0 FOR 71.285;
		LEVEL 1 FOR 29.537;
		LEVEL 0 FOR 370.463;
		LEVEL 1 FOR 379.537;
		LEVEL 0 FOR 70.463;
		LEVEL 1 FOR 61.179;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux13~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1.154;
		LEVEL 0 FOR 998.846;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux13~11_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1.553;
		LEVEL 0 FOR 998.447;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|lcells[3].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 12.002;
		LEVEL 0 FOR 987.998;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|lcells[2].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.964;
		LEVEL 1 FOR 70.822;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 370.0;
		LEVEL 0 FOR 380.0;
		LEVEL 1 FOR 70.0;
		LEVEL 0 FOR 67.214;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux14~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 13.128;
		LEVEL 0 FOR 71.108;
		LEVEL 1 FOR 29.714;
		LEVEL 0 FOR 370.286;
		LEVEL 1 FOR 379.714;
		LEVEL 0 FOR 70.286;
		LEVEL 1 FOR 65.764;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|lcells[7].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 12.002;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 67.176;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|lcells[5].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.709;
		LEVEL 1 FOR 71.115;
		LEVEL 0 FOR 29.707;
		LEVEL 1 FOR 370.293;
		LEVEL 0 FOR 379.707;
		LEVEL 1 FOR 70.293;
		LEVEL 0 FOR 67.176;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux14~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 13.412;
		LEVEL 1 FOR 986.588;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|out_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 13.798;
		LEVEL 0 FOR 71.108;
		LEVEL 1 FOR 29.714;
		LEVEL 0 FOR 370.286;
		LEVEL 1 FOR 379.714;
		LEVEL 0 FOR 70.286;
		LEVEL 1 FOR 65.094;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux13~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.446;
		LEVEL 0 FOR 71.108;
		LEVEL 1 FOR 29.714;
		LEVEL 0 FOR 370.286;
		LEVEL 1 FOR 379.714;
		LEVEL 0 FOR 70.286;
		LEVEL 1 FOR 62.446;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux13~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.113;
		LEVEL 0 FOR 71.108;
		LEVEL 1 FOR 29.714;
		LEVEL 0 FOR 370.286;
		LEVEL 1 FOR 379.714;
		LEVEL 0 FOR 70.286;
		LEVEL 1 FOR 61.779;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux13~10_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.109;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 61.318;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux13~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.167;
		LEVEL 0 FOR 71.285;
		LEVEL 1 FOR 29.537;
		LEVEL 0 FOR 370.463;
		LEVEL 1 FOR 379.537;
		LEVEL 0 FOR 70.463;
		LEVEL 1 FOR 62.548;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux13~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.835;
		LEVEL 0 FOR 71.285;
		LEVEL 1 FOR 29.537;
		LEVEL 0 FOR 370.463;
		LEVEL 1 FOR 379.537;
		LEVEL 0 FOR 70.463;
		LEVEL 1 FOR 61.88;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux13~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 0.831;
		LEVEL 0 FOR 999.169;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux13~11_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1.229;
		LEVEL 0 FOR 998.771;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux13~20_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 14.754;
		LEVEL 0 FOR 66.976;
		LEVEL 1 FOR 3.726;
		LEVEL 0 FOR 1.335;
		LEVEL 1 FOR 3.051;
		LEVEL 0 FOR 5.376;
		LEVEL 1 FOR 10.735;
		LEVEL 0 FOR 23.887;
		LEVEL 1 FOR 10.757;
		LEVEL 0 FOR 14.757;
		LEVEL 1 FOR 79.463;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 147.648;
		LEVEL 1 FOR 140.583;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 40.129;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 182.831;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux13~12_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.653;
		LEVEL 0 FOR 64.852;
		LEVEL 1 FOR 165.178;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 27.358;
		LEVEL 1 FOR 431.228;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 162.297;
		LEVEL 1 FOR 8.668;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux13~13_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.177;
		LEVEL 0 FOR 64.852;
		LEVEL 1 FOR 165.178;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 27.358;
		LEVEL 1 FOR 431.228;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 162.297;
		LEVEL 1 FOR 8.144;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux13~21_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 8.732;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 70.446;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux13~22_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 9.853;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 69.325;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|lcells[2].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 10.306;
		LEVEL 1 FOR 70.822;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 370.0;
		LEVEL 0 FOR 380.0;
		LEVEL 1 FOR 70.0;
		LEVEL 0 FOR 68.872;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux12~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 14.741;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 62.686;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux12~9_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.321;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 62.106;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux12~10_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.99;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 61.437;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux12~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.031;
		LEVEL 0 FOR 71.285;
		LEVEL 1 FOR 29.537;
		LEVEL 0 FOR 370.463;
		LEVEL 1 FOR 379.537;
		LEVEL 0 FOR 70.463;
		LEVEL 1 FOR 63.684;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux12~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.7;
		LEVEL 0 FOR 71.285;
		LEVEL 1 FOR 29.537;
		LEVEL 0 FOR 370.463;
		LEVEL 1 FOR 379.537;
		LEVEL 0 FOR 70.463;
		LEVEL 1 FOR 63.015;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux12~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.23;
		LEVEL 0 FOR 71.285;
		LEVEL 1 FOR 29.537;
		LEVEL 0 FOR 370.463;
		LEVEL 1 FOR 379.537;
		LEVEL 0 FOR 70.463;
		LEVEL 1 FOR 62.485;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux12~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 0.799;
		LEVEL 0 FOR 999.201;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux12~11_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1.952;
		LEVEL 0 FOR 998.048;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux12~22_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 10.781;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 68.397;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|lcells[3].lcell_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.909;
		LEVEL 0 FOR 69.527;
		LEVEL 1 FOR 1.295;
		LEVEL 0 FOR 28.705;
		LEVEL 1 FOR 1.295;
		LEVEL 0 FOR 368.705;
		LEVEL 1 FOR 1.295;
		LEVEL 0 FOR 378.705;
		LEVEL 1 FOR 1.295;
		LEVEL 0 FOR 68.705;
		LEVEL 1 FOR 1.295;
		LEVEL 0 FOR 67.269;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux14~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 12.024;
		LEVEL 0 FOR 72.119;
		LEVEL 1 FOR 28.703;
		LEVEL 0 FOR 371.297;
		LEVEL 1 FOR 378.703;
		LEVEL 0 FOR 71.297;
		LEVEL 1 FOR 65.857;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|out_inst~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 12.7;
		LEVEL 0 FOR 72.119;
		LEVEL 1 FOR 28.703;
		LEVEL 0 FOR 371.297;
		LEVEL 1 FOR 378.703;
		LEVEL 0 FOR 71.297;
		LEVEL 1 FOR 65.181;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux7~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.767;
		LEVEL 0 FOR 982.233;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux7~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 18.433;
		LEVEL 0 FOR 68.522;
		LEVEL 1 FOR 29.405;
		LEVEL 0 FOR 370.595;
		LEVEL 1 FOR 379.405;
		LEVEL 0 FOR 70.595;
		LEVEL 1 FOR 63.045;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux7~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.917;
		LEVEL 0 FOR 71.111;
		LEVEL 1 FOR 29.94;
		LEVEL 0 FOR 370.06;
		LEVEL 1 FOR 379.94;
		LEVEL 0 FOR 70.06;
		LEVEL 1 FOR 61.972;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux7~9_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.755;
		LEVEL 0 FOR 71.276;
		LEVEL 1 FOR 29.133;
		LEVEL 0 FOR 370.867;
		LEVEL 1 FOR 379.133;
		LEVEL 0 FOR 70.867;
		LEVEL 1 FOR 62.969;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux7~11_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.604;
		LEVEL 0 FOR 65.135;
		LEVEL 1 FOR 5.376;
		LEVEL 0 FOR 4.622;
		LEVEL 1 FOR 2.151;
		LEVEL 0 FOR 3.962;
		LEVEL 1 FOR 23.887;
		LEVEL 0 FOR 10.757;
		LEVEL 1 FOR 14.757;
		LEVEL 0 FOR 111.815;
		LEVEL 1 FOR 23.536;
		LEVEL 0 FOR 2.352;
		LEVEL 1 FOR 118.054;
		LEVEL 0 FOR 144.289;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 4.644;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 4.644;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 36.423;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 26.294;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 24.002;
		LEVEL 1 FOR 10.642;
		LEVEL 0 FOR 21.71;
		LEVEL 1 FOR 12.934;
		LEVEL 0 FOR 13.776;
		LEVEL 1 FOR 189.934;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux7~17_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 14.166;
		LEVEL 0 FOR 985.834;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux7~18_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 14.836;
		LEVEL 0 FOR 66.064;
		LEVEL 1 FOR 8.678;
		LEVEL 0 FOR 8.112;
		LEVEL 1 FOR 5.376;
		LEVEL 0 FOR 10.735;
		LEVEL 1 FOR 23.887;
		LEVEL 0 FOR 10.757;
		LEVEL 1 FOR 14.757;
		LEVEL 0 FOR 101.113;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 140.583;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 4.644;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 4.644;
		LEVEL 1 FOR 1.779;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 26.294;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 26.294;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 24.002;
		LEVEL 1 FOR 10.642;
		LEVEL 0 FOR 37.718;
		LEVEL 1 FOR 185.685;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux7~19_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 8.666;
		LEVEL 0 FOR 74.742;
		LEVEL 1 FOR 5.376;
		LEVEL 0 FOR 4.622;
		LEVEL 1 FOR 2.151;
		LEVEL 0 FOR 3.962;
		LEVEL 1 FOR 23.887;
		LEVEL 0 FOR 10.757;
		LEVEL 1 FOR 14.757;
		LEVEL 0 FOR 111.815;
		LEVEL 1 FOR 23.536;
		LEVEL 0 FOR 2.352;
		LEVEL 1 FOR 118.054;
		LEVEL 0 FOR 144.289;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 4.644;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 4.644;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 36.423;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 26.294;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 24.002;
		LEVEL 1 FOR 10.642;
		LEVEL 0 FOR 21.71;
		LEVEL 1 FOR 12.934;
		LEVEL 0 FOR 13.776;
		LEVEL 1 FOR 189.265;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux7~20_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 9.266;
		LEVEL 0 FOR 74.742;
		LEVEL 1 FOR 5.376;
		LEVEL 0 FOR 4.622;
		LEVEL 1 FOR 2.151;
		LEVEL 0 FOR 3.962;
		LEVEL 1 FOR 23.887;
		LEVEL 0 FOR 10.757;
		LEVEL 1 FOR 14.757;
		LEVEL 0 FOR 111.815;
		LEVEL 1 FOR 23.536;
		LEVEL 0 FOR 2.352;
		LEVEL 1 FOR 118.054;
		LEVEL 0 FOR 144.289;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 4.644;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 4.644;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 36.423;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 26.294;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 24.002;
		LEVEL 1 FOR 10.642;
		LEVEL 0 FOR 21.71;
		LEVEL 1 FOR 12.934;
		LEVEL 0 FOR 13.776;
		LEVEL 1 FOR 188.665;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux7~21_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 9.668;
		LEVEL 0 FOR 74.742;
		LEVEL 1 FOR 5.376;
		LEVEL 0 FOR 4.622;
		LEVEL 1 FOR 2.151;
		LEVEL 0 FOR 3.962;
		LEVEL 1 FOR 23.887;
		LEVEL 0 FOR 10.757;
		LEVEL 1 FOR 14.757;
		LEVEL 0 FOR 111.815;
		LEVEL 1 FOR 23.536;
		LEVEL 0 FOR 2.352;
		LEVEL 1 FOR 118.054;
		LEVEL 0 FOR 144.289;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 4.644;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 4.644;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 36.423;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 26.294;
		LEVEL 1 FOR 8.35;
		LEVEL 0 FOR 24.002;
		LEVEL 1 FOR 10.642;
		LEVEL 0 FOR 21.71;
		LEVEL 1 FOR 12.934;
		LEVEL 0 FOR 13.776;
		LEVEL 1 FOR 188.263;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux6~14_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 6.465;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 72.713;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux6~15_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 6.991;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 72.187;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux6~16_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.952;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 71.226;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux6~10_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.647;
		LEVEL 0 FOR 64.852;
		LEVEL 1 FOR 165.178;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 27.358;
		LEVEL 1 FOR 431.228;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 162.297;
		LEVEL 1 FOR 8.674;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux6~11_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.472;
		LEVEL 0 FOR 64.852;
		LEVEL 1 FOR 165.178;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 27.358;
		LEVEL 1 FOR 431.228;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 162.297;
		LEVEL 1 FOR 7.849;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux6~19_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 8.679;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 70.499;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux6~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.487;
		LEVEL 0 FOR 70.867;
		LEVEL 1 FOR 29.955;
		LEVEL 0 FOR 370.045;
		LEVEL 1 FOR 379.955;
		LEVEL 0 FOR 70.045;
		LEVEL 1 FOR 61.646;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux6~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.577;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 61.85;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux6~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.107;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 61.32;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux6~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.279;
		LEVEL 0 FOR 71.108;
		LEVEL 1 FOR 29.714;
		LEVEL 0 FOR 370.286;
		LEVEL 1 FOR 379.714;
		LEVEL 0 FOR 70.286;
		LEVEL 1 FOR 62.613;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux6~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.067;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 60.36;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux6~9_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.595;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 59.832;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux6~20_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 9.205;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 69.973;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux6~21_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 9.597;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 69.581;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux5~18_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 14.87;
		LEVEL 0 FOR 66.976;
		LEVEL 1 FOR 3.726;
		LEVEL 0 FOR 1.335;
		LEVEL 1 FOR 3.051;
		LEVEL 0 FOR 5.376;
		LEVEL 1 FOR 10.735;
		LEVEL 0 FOR 23.887;
		LEVEL 1 FOR 10.757;
		LEVEL 0 FOR 14.757;
		LEVEL 1 FOR 79.463;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 147.648;
		LEVEL 1 FOR 140.583;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 40.129;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 182.715;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux5~12_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 6.4;
		LEVEL 0 FOR 993.6;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux5~13_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 6.927;
		LEVEL 0 FOR 993.073;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux5~16_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.976;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 71.202;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux5~11_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.236;
		LEVEL 0 FOR 64.852;
		LEVEL 1 FOR 165.178;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 27.358;
		LEVEL 1 FOR 431.228;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 162.297;
		LEVEL 1 FOR 8.085;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux5~19_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 8.698;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 70.48;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux5~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.571;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 61.856;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux5~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.096;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 61.331;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux5~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 14.933;
		LEVEL 0 FOR 71.108;
		LEVEL 1 FOR 29.714;
		LEVEL 0 FOR 370.286;
		LEVEL 1 FOR 379.714;
		LEVEL 0 FOR 70.286;
		LEVEL 1 FOR 63.959;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux5~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.33;
		LEVEL 0 FOR 71.108;
		LEVEL 1 FOR 29.714;
		LEVEL 0 FOR 370.286;
		LEVEL 1 FOR 379.714;
		LEVEL 0 FOR 70.286;
		LEVEL 1 FOR 63.562;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux5~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.304;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 60.123;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux5~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.2;
		LEVEL 0 FOR 71.285;
		LEVEL 1 FOR 29.537;
		LEVEL 0 FOR 370.463;
		LEVEL 1 FOR 379.537;
		LEVEL 0 FOR 70.463;
		LEVEL 1 FOR 62.515;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux5~9_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.834;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 59.593;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux5~20_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 9.516;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 69.662;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux5~21_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 10.177;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 69.001;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux4~12_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 6.748;
		LEVEL 0 FOR 993.252;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux4~13_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.421;
		LEVEL 0 FOR 992.579;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux4~16_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 8.439;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 70.739;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux4~10_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.42;
		LEVEL 0 FOR 64.852;
		LEVEL 1 FOR 165.178;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 27.358;
		LEVEL 1 FOR 431.228;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 162.297;
		LEVEL 1 FOR 8.901;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux4~11_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.935;
		LEVEL 0 FOR 64.852;
		LEVEL 1 FOR 165.178;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 27.358;
		LEVEL 1 FOR 431.228;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 162.297;
		LEVEL 1 FOR 8.386;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux4~19_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 9.107;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 70.071;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux4~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.256;
		LEVEL 0 FOR 70.867;
		LEVEL 1 FOR 29.955;
		LEVEL 0 FOR 370.045;
		LEVEL 1 FOR 379.955;
		LEVEL 0 FOR 70.045;
		LEVEL 1 FOR 63.877;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux4~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.932;
		LEVEL 0 FOR 70.867;
		LEVEL 1 FOR 29.955;
		LEVEL 0 FOR 370.045;
		LEVEL 1 FOR 379.955;
		LEVEL 0 FOR 70.045;
		LEVEL 1 FOR 63.201;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux4~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.575;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 61.852;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux4~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.239;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 61.188;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux4~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.912;
		LEVEL 0 FOR 71.108;
		LEVEL 1 FOR 29.714;
		LEVEL 0 FOR 370.286;
		LEVEL 1 FOR 379.714;
		LEVEL 0 FOR 70.286;
		LEVEL 1 FOR 62.98;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux4~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.923;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 60.504;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux4~9_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.449;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 59.978;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux4~20_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 9.777;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 69.401;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux4~21_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 10.169;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 69.009;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux3~17_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.834;
		LEVEL 0 FOR 66.976;
		LEVEL 1 FOR 8.112;
		LEVEL 0 FOR 5.376;
		LEVEL 1 FOR 10.735;
		LEVEL 0 FOR 23.887;
		LEVEL 1 FOR 10.757;
		LEVEL 0 FOR 14.757;
		LEVEL 1 FOR 79.463;
		LEVEL 0 FOR 180.0;
		LEVEL 1 FOR 140.583;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 40.129;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 214.103;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux3~18_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.508;
		LEVEL 0 FOR 66.976;
		LEVEL 1 FOR 8.112;
		LEVEL 0 FOR 5.376;
		LEVEL 1 FOR 10.735;
		LEVEL 0 FOR 23.887;
		LEVEL 1 FOR 10.757;
		LEVEL 0 FOR 14.757;
		LEVEL 1 FOR 79.463;
		LEVEL 0 FOR 180.0;
		LEVEL 1 FOR 140.583;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 40.129;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 213.429;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux3~14_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 6.469;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 72.709;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux3~15_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.001;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 72.177;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux3~12_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 6.356;
		LEVEL 0 FOR 993.644;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux3~13_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.025;
		LEVEL 0 FOR 992.975;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux3~16_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 8.114;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 71.064;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux3~19_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 8.509;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 70.669;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux3~20_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 9.366;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 69.812;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux3~21_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 10.064;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 69.114;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux2~13_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.108;
		LEVEL 0 FOR 992.892;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux2~16_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.981;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 71.197;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux2~11_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.356;
		LEVEL 0 FOR 64.852;
		LEVEL 1 FOR 165.178;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 27.358;
		LEVEL 1 FOR 431.228;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 162.297;
		LEVEL 1 FOR 7.965;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux2~19_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 8.682;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 70.496;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux2~20_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 9.762;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 69.416;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux2~21_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 10.456;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 68.722;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux1~12_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.081;
		LEVEL 0 FOR 992.919;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux1~13_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.749;
		LEVEL 0 FOR 992.251;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux1~15_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 8.078;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 71.1;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux1~16_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 8.796;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 70.382;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux1~10_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.9;
		LEVEL 0 FOR 64.852;
		LEVEL 1 FOR 165.178;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 27.358;
		LEVEL 1 FOR 431.228;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 162.297;
		LEVEL 1 FOR 9.421;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux1~11_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.576;
		LEVEL 0 FOR 64.852;
		LEVEL 1 FOR 165.178;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 27.358;
		LEVEL 1 FOR 431.228;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 162.297;
		LEVEL 1 FOR 8.745;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux1~17_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 14.611;
		LEVEL 0 FOR 66.976;
		LEVEL 1 FOR 8.112;
		LEVEL 0 FOR 5.376;
		LEVEL 1 FOR 10.735;
		LEVEL 0 FOR 23.887;
		LEVEL 1 FOR 10.757;
		LEVEL 0 FOR 14.757;
		LEVEL 1 FOR 79.463;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 147.648;
		LEVEL 1 FOR 140.583;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 40.129;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 182.974;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux1~18_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.007;
		LEVEL 0 FOR 66.976;
		LEVEL 1 FOR 8.112;
		LEVEL 0 FOR 5.376;
		LEVEL 1 FOR 10.735;
		LEVEL 0 FOR 23.887;
		LEVEL 1 FOR 10.757;
		LEVEL 0 FOR 14.757;
		LEVEL 1 FOR 79.463;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 147.648;
		LEVEL 1 FOR 140.583;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 4.644;
		LEVEL 0 FOR 40.129;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 26.294;
		LEVEL 0 FOR 8.35;
		LEVEL 1 FOR 24.002;
		LEVEL 0 FOR 10.642;
		LEVEL 1 FOR 16.068;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 2.352;
		LEVEL 0 FOR 182.578;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux1~19_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 9.466;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 69.712;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux1~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.607;
		LEVEL 0 FOR 71.108;
		LEVEL 1 FOR 29.714;
		LEVEL 0 FOR 370.286;
		LEVEL 1 FOR 379.714;
		LEVEL 0 FOR 70.286;
		LEVEL 1 FOR 62.285;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux1~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.027;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 62.4;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux1~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.698;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 61.729;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux1~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.094;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 61.333;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux1~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.713;
		LEVEL 0 FOR 71.285;
		LEVEL 1 FOR 29.537;
		LEVEL 0 FOR 370.463;
		LEVEL 1 FOR 379.537;
		LEVEL 0 FOR 70.463;
		LEVEL 1 FOR 63.002;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux1~9_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.768;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 60.659;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux1~20_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 10.133;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 69.045;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux1~21_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 10.633;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 68.545;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux0~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.568;
		LEVEL 0 FOR 71.285;
		LEVEL 1 FOR 29.537;
		LEVEL 0 FOR 370.463;
		LEVEL 1 FOR 379.537;
		LEVEL 0 FOR 70.463;
		LEVEL 1 FOR 63.147;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux0~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.238;
		LEVEL 0 FOR 71.285;
		LEVEL 1 FOR 29.537;
		LEVEL 0 FOR 370.463;
		LEVEL 1 FOR 379.537;
		LEVEL 0 FOR 70.463;
		LEVEL 1 FOR 62.477;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux0~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.257;
		LEVEL 0 FOR 71.108;
		LEVEL 1 FOR 29.714;
		LEVEL 0 FOR 370.286;
		LEVEL 1 FOR 379.714;
		LEVEL 0 FOR 70.286;
		LEVEL 1 FOR 62.635;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux0~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 17.352;
		LEVEL 0 FOR 71.108;
		LEVEL 1 FOR 29.714;
		LEVEL 0 FOR 370.286;
		LEVEL 1 FOR 379.714;
		LEVEL 0 FOR 70.286;
		LEVEL 1 FOR 61.54;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux0~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 15.95;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 61.477;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux0~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.347;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 61.08;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux0~9_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.88;
		LEVEL 0 FOR 72.573;
		LEVEL 1 FOR 28.249;
		LEVEL 0 FOR 371.751;
		LEVEL 1 FOR 378.249;
		LEVEL 0 FOR 71.751;
		LEVEL 1 FOR 60.547;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux0~20_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.199;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 67.979;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux0~21_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 11.9;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 67.278;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|iSW~combout[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|iSW~combout[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|iSW~combout[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|iSW~combout[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|iSW~combout[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|iSW~combout[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|iSW~combout[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|iSW~combout[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|iSW~combout[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|iSW~combout[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|iSW~combout[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|iSW~combout[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|iSW~combout[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|iSW~combout[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|iSW~combout[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 220.852;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 220.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 199.148;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|iSW~combout[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 170.832;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 430.0;
		LEVEL 1 FOR 279.168;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|iSW~combout[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 70.832;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 420.0;
		LEVEL 1 FOR 29.168;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|iSW~combout[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 70.822;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 79.178;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[422]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[421]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[420]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[419]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[418]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[417]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[416]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[415]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[414]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[413]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[412]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[411]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[410]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[409]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[408]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[407]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[406]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[405]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[404]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[403]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[402]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[401]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[400]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[399]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[398]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[397]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[396]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[395]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[394]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[393]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[392]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[391]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[390]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[389]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[388]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[387]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[386]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[385]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[384]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[383]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[382]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[381]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[380]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[379]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[378]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 78.14;
		LEVEL 1 FOR 921.86;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[377]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[376]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[375]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 78.14;
		LEVEL 1 FOR 921.86;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[374]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[373]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[372]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[371]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[370]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[369]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[368]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[367]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[366]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[365]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[364]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[363]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[362]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[361]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[360]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[359]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[358]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[357]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[356]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[355]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[354]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[353]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[352]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[351]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[350]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[349]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[348]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[347]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[346]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[345]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[344]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[343]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[342]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[341]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[340]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[339]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[338]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[337]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[336]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[335]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[334]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[333]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[332]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[331]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[330]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[329]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[328]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[327]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[326]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[325]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[324]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[323]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[322]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[321]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[320]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[319]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[318]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[317]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[316]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[315]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[314]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[313]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[312]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[311]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[310]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[309]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[308]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[307]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[306]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[305]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[304]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[303]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[302]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[301]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[300]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[299]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[298]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[297]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[296]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[295]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[294]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[293]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[292]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[291]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[290]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[289]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[288]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[287]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[286]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[285]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[284]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[283]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[282]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[281]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[280]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[279]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[278]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[277]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[276]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[275]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[274]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[273]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[272]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[271]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[270]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[269]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[268]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[267]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[266]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[265]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[264]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[263]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[262]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[261]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[260]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[259]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[258]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[257]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[256]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[255]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[254]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[253]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[252]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[251]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[250]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[249]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[248]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[247]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[246]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[245]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[244]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[243]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[242]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[241]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[240]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[239]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[238]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[237]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[236]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[235]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[234]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[233]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[232]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[231]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[230]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[229]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[228]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[227]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[226]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[225]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[224]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[223]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[222]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[221]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[220]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[219]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[218]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[217]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[216]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[215]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[214]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[213]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[212]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[211]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[210]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[209]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[208]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[207]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[206]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[205]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[204]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[203]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[202]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[201]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[200]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[199]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[198]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[197]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[196]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[195]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[194]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[193]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[192]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[191]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[190]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[189]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[188]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[187]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[186]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[185]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[184]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[183]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[182]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[181]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[180]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[179]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[178]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[177]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[176]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[175]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[174]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[173]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[172]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[171]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[170]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[169]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[168]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[167]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[166]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[165]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[164]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[163]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[162]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[161]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[160]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[159]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[158]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[157]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[156]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[155]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[154]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[153]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[152]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[151]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[150]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[149]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[148]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[147]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[146]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[145]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[144]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[143]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[142]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[141]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[140]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[139]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[138]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[137]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[136]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[135]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[134]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[133]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[132]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[131]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[130]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[129]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[128]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[127]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[126]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[125]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[124]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[123]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[122]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[121]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[120]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[119]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 78.124;
		LEVEL 1 FOR 921.876;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[118]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 78.124;
		LEVEL 1 FOR 921.876;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[117]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[116]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[115]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[114]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[113]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[112]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[111]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 78.136;
		LEVEL 1 FOR 921.864;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[110]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[109]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[108]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 78.136;
		LEVEL 1 FOR 921.864;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[107]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 78.136;
		LEVEL 1 FOR 921.864;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[106]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[105]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[104]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 78.124;
		LEVEL 1 FOR 921.876;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[103]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 78.124;
		LEVEL 1 FOR 921.876;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[102]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[101]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[100]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[99]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 78.131;
		LEVEL 1 FOR 921.869;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[98]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 78.131;
		LEVEL 1 FOR 921.869;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[97]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[96]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 78.131;
		LEVEL 1 FOR 921.869;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[95]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[94]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[93]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[92]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[91]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[90]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 78.131;
		LEVEL 1 FOR 921.869;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[89]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 78.124;
		LEVEL 1 FOR 921.876;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[88]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 78.124;
		LEVEL 1 FOR 921.876;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[87]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[86]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[85]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[84]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 78.131;
		LEVEL 1 FOR 921.869;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[83]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 78.131;
		LEVEL 1 FOR 921.869;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[82]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[81]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[80]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[79]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[78]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[77]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[76]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 78.131;
		LEVEL 1 FOR 921.869;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[75]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 78.131;
		LEVEL 1 FOR 921.869;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[74]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 78.124;
		LEVEL 1 FOR 921.876;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[73]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 78.124;
		LEVEL 1 FOR 921.876;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[72]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[71]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[70]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[69]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 78.131;
		LEVEL 1 FOR 921.869;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[68]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[67]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[66]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 78.136;
		LEVEL 1 FOR 921.864;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[65]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[64]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[63]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[62]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[61]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 78.131;
		LEVEL 1 FOR 921.869;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[60]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 78.131;
		LEVEL 1 FOR 921.869;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[59]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 78.152;
		LEVEL 1 FOR 921.848;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[58]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 78.152;
		LEVEL 1 FOR 921.848;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[57]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[56]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[55]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[54]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[53]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[52]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[51]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[50]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[49]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[48]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 78.146;
		LEVEL 1 FOR 921.854;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[47]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 78.146;
		LEVEL 1 FOR 921.854;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[46]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 78.146;
		LEVEL 1 FOR 921.854;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[45]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 78.146;
		LEVEL 1 FOR 921.854;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[44]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[43]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[42]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[41]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[40]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[39]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 78.161;
		LEVEL 1 FOR 921.839;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[38]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[37]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[36]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[35]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[34]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[33]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 78.161;
		LEVEL 1 FOR 921.839;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[32]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 78.161;
		LEVEL 1 FOR 921.839;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[31]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 78.161;
		LEVEL 1 FOR 921.839;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[30]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[29]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 78.152;
		LEVEL 1 FOR 921.848;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[28]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 78.152;
		LEVEL 1 FOR 921.848;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[27]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[26]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[25]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[24]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 78.146;
		LEVEL 1 FOR 921.854;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[23]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[22]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 78.146;
		LEVEL 1 FOR 921.854;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[21]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 78.146;
		LEVEL 1 FOR 921.854;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[20]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[19]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[18]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 78.146;
		LEVEL 1 FOR 921.854;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 78.146;
		LEVEL 1 FOR 921.854;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 78.152;
		LEVEL 1 FOR 921.848;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 78.152;
		LEVEL 1 FOR 921.848;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 78.146;
		LEVEL 1 FOR 921.854;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 78.146;
		LEVEL 1 FOR 921.854;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 78.146;
		LEVEL 1 FOR 921.854;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 78.146;
		LEVEL 1 FOR 921.854;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 78.146;
		LEVEL 1 FOR 921.854;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a375_PORTADATAOUT_bus[35]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a375_PORTADATAOUT_bus[34]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a375_PORTADATAOUT_bus[33]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a375_PORTADATAOUT_bus[32]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a375_PORTADATAOUT_bus[31]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a375_PORTADATAOUT_bus[30]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a375_PORTADATAOUT_bus[29]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a375_PORTADATAOUT_bus[28]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a375_PORTADATAOUT_bus[27]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a375_PORTADATAOUT_bus[26]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a375_PORTADATAOUT_bus[25]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a375_PORTADATAOUT_bus[24]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a375_PORTADATAOUT_bus[23]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a375_PORTADATAOUT_bus[22]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a375_PORTADATAOUT_bus[21]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a375_PORTADATAOUT_bus[20]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a375_PORTADATAOUT_bus[19]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a375_PORTADATAOUT_bus[18]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a375_PORTADATAOUT_bus[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a375_PORTADATAOUT_bus[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a375_PORTADATAOUT_bus[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a375_PORTADATAOUT_bus[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a375_PORTADATAOUT_bus[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a375_PORTADATAOUT_bus[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a375_PORTADATAOUT_bus[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a375_PORTADATAOUT_bus[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a375_PORTADATAOUT_bus[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a375_PORTADATAOUT_bus[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a375_PORTADATAOUT_bus[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a375_PORTADATAOUT_bus[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a375_PORTADATAOUT_bus[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a375_PORTADATAOUT_bus[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a375_PORTADATAOUT_bus[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 78.14;
		LEVEL 1 FOR 921.86;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a375_PORTADATAOUT_bus[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a375_PORTADATAOUT_bus[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a375_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 78.14;
		LEVEL 1 FOR 921.86;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus[35]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus[34]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus[33]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus[32]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus[31]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus[30]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus[29]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus[28]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus[27]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus[26]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus[25]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus[24]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus[23]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus[22]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus[21]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus[20]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus[19]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus[18]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus[35]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus[34]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus[33]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus[32]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus[31]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus[30]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus[29]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus[28]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus[27]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus[26]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus[25]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus[24]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus[23]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus[22]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus[21]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus[20]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus[19]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus[18]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 78.152;
		LEVEL 1 FOR 921.848;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 78.152;
		LEVEL 1 FOR 921.848;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 78.152;
		LEVEL 1 FOR 921.848;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 78.152;
		LEVEL 1 FOR 921.848;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 78.152;
		LEVEL 1 FOR 921.848;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 78.152;
		LEVEL 1 FOR 921.848;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus[35]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus[34]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus[33]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus[32]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus[31]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus[30]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus[29]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus[28]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus[27]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus[26]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus[25]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus[24]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus[23]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus[22]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus[21]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus[20]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus[19]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus[18]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 78.124;
		LEVEL 1 FOR 921.876;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 78.124;
		LEVEL 1 FOR 921.876;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 78.124;
		LEVEL 1 FOR 921.876;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 78.124;
		LEVEL 1 FOR 921.876;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 78.124;
		LEVEL 1 FOR 921.876;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 78.124;
		LEVEL 1 FOR 921.876;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 78.124;
		LEVEL 1 FOR 921.876;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 78.124;
		LEVEL 1 FOR 921.876;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus[35]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus[34]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus[33]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus[32]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus[31]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus[30]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus[29]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus[28]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus[27]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus[26]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus[25]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus[24]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus[23]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus[22]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus[21]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus[20]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus[19]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus[18]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus[35]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus[34]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus[33]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus[32]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus[31]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus[30]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus[29]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus[28]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus[27]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus[26]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus[25]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus[24]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus[23]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus[22]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus[21]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus[20]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus[19]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus[18]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus[35]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus[34]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus[33]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus[32]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus[31]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus[30]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus[29]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus[28]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus[27]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus[26]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus[25]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus[24]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus[23]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus[22]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus[21]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus[20]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus[19]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus[18]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus[35]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus[34]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus[33]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus[32]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus[31]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus[30]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus[29]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus[28]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus[27]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus[26]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus[25]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus[24]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus[23]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus[22]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus[21]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus[20]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus[19]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus[18]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus[35]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus[34]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus[33]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus[32]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus[31]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus[30]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus[29]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus[28]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus[27]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus[26]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus[25]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus[24]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus[23]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus[22]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus[21]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus[20]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus[19]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus[18]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 78.161;
		LEVEL 1 FOR 921.839;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 78.161;
		LEVEL 1 FOR 921.839;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 78.161;
		LEVEL 1 FOR 921.839;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 78.161;
		LEVEL 1 FOR 921.839;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[35]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[34]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[33]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[32]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[31]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[30]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 78.146;
		LEVEL 1 FOR 921.854;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[29]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 78.146;
		LEVEL 1 FOR 921.854;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[28]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 78.146;
		LEVEL 1 FOR 921.854;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[27]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 78.146;
		LEVEL 1 FOR 921.854;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[26]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[25]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[24]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[23]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[22]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[21]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 78.146;
		LEVEL 1 FOR 921.854;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[20]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[19]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 78.146;
		LEVEL 1 FOR 921.854;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[18]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 78.146;
		LEVEL 1 FOR 921.854;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 78.146;
		LEVEL 1 FOR 921.854;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 78.146;
		LEVEL 1 FOR 921.854;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 78.146;
		LEVEL 1 FOR 921.854;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 78.146;
		LEVEL 1 FOR 921.854;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 78.146;
		LEVEL 1 FOR 921.854;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 78.146;
		LEVEL 1 FOR 921.854;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 78.146;
		LEVEL 1 FOR 921.854;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus[35]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus[34]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus[33]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 78.131;
		LEVEL 1 FOR 921.869;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus[32]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 78.131;
		LEVEL 1 FOR 921.869;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus[31]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus[30]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 78.131;
		LEVEL 1 FOR 921.869;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus[29]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus[28]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus[27]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus[26]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus[25]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus[24]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 78.131;
		LEVEL 1 FOR 921.869;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus[23]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus[22]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus[21]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 78.131;
		LEVEL 1 FOR 921.869;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus[20]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 78.131;
		LEVEL 1 FOR 921.869;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus[19]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus[18]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 78.131;
		LEVEL 1 FOR 921.869;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 78.131;
		LEVEL 1 FOR 921.869;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 78.131;
		LEVEL 1 FOR 921.869;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 78.131;
		LEVEL 1 FOR 921.869;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 78.131;
		LEVEL 1 FOR 921.869;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus[26]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus[25]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus[24]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus[23]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus[22]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus[21]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus[20]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus[19]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus[18]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 78.136;
		LEVEL 1 FOR 921.864;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 78.136;
		LEVEL 1 FOR 921.864;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 78.136;
		LEVEL 1 FOR 921.864;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 78.136;
		LEVEL 1 FOR 921.864;
	}
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|iCLK_50";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 0;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|iSW";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1;
	TREE_LEVEL = 0;
	CHILDREN = 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|iSW[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2;
	TREE_LEVEL = 1;
	PARENT = 1;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|iSW[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 3;
	TREE_LEVEL = 1;
	PARENT = 1;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|iSW[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 4;
	TREE_LEVEL = 1;
	PARENT = 1;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|iSW[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 5;
	TREE_LEVEL = 1;
	PARENT = 1;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|iSW[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 6;
	TREE_LEVEL = 1;
	PARENT = 1;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|iSW[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 7;
	TREE_LEVEL = 1;
	PARENT = 1;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|iSW[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 8;
	TREE_LEVEL = 1;
	PARENT = 1;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|iSW[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 9;
	TREE_LEVEL = 1;
	PARENT = 1;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|iSW[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 10;
	TREE_LEVEL = 1;
	PARENT = 1;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|iSW[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 11;
	TREE_LEVEL = 1;
	PARENT = 1;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|iSW[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 12;
	TREE_LEVEL = 1;
	PARENT = 1;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|iSW[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 13;
	TREE_LEVEL = 1;
	PARENT = 1;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|iSW[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 14;
	TREE_LEVEL = 1;
	PARENT = 1;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|iSW[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 15;
	TREE_LEVEL = 1;
	PARENT = 1;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|iSW[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 16;
	TREE_LEVEL = 1;
	PARENT = 1;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|iSW[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 17;
	TREE_LEVEL = 1;
	PARENT = 1;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|iSW[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 18;
	TREE_LEVEL = 1;
	PARENT = 1;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|iSW[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 19;
	TREE_LEVEL = 1;
	PARENT = 1;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|oLEDR[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 20;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|oLEDR[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 21;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|oLEDR[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 22;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|oLEDR[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 23;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|oLEDR[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 24;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|oLEDR[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 25;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|oLEDR[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 26;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|oLEDR[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 27;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|oLEDR[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 28;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|oLEDR[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 29;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|oLEDR[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 30;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|oLEDR[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 31;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|oLEDR[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 32;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|oLEDR[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 33;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|oLEDR[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 34;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|oLEDR[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 35;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|oLEDR[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 36;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|oLEDR[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 37;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|sampler";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 38;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|gnd";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 39;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|vcc";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 40;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|unknown";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 41;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|devclrn";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 42;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|devpor";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 43;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|devoe";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 44;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux7~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 45;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux7~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 46;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux7~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 47;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux7~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 48;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux7~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 49;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux7~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 50;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux7~10_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 51;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux7~12_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 52;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux7~13_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 53;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux7~14_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 54;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux7~15_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 55;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux7~16_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 56;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux6~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 57;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux6~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 58;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux6~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 59;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux6~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 60;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux6~12_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 61;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux6~13_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 62;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux6~17_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 63;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux6~18_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 64;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux5~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 65;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux5~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 66;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux5~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 67;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux5~10_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 68;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux5~14_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 69;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux5~15_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 70;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux5~17_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 71;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux4~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 72;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux4~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 73;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux4~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 74;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux4~14_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 75;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux4~15_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 76;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux4~17_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 77;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux4~18_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 78;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux3~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 79;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux3~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 80;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux3~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 81;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux3~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 82;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux3~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 83;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux3~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 84;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux3~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 85;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux3~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 86;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux3~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 87;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux3~9_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 88;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux3~10_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 89;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux3~11_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 90;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux2~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 91;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux2~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 92;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux2~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 93;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux2~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 94;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux2~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 95;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux2~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 96;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux2~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 97;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux2~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 98;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux2~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 99;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux2~9_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 100;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux2~10_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 101;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux2~12_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 102;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux2~14_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 103;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux2~15_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 104;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux2~17_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 105;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux2~18_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 106;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux1~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 107;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux1~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 108;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux1~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 109;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux1~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 110;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux1~14_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 111;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux0~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 112;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux0~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 113;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux0~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 114;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux0~10_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 115;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux0~11_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 116;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux0~12_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 117;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux0~13_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 118;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux0~14_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 119;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux0~15_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 120;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux0~16_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 121;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux0~17_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 122;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux0~18_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 123;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux0~19_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 124;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux14~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 125;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux14~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 126;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux14~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 127;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux14~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 128;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux14~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 129;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux14~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 130;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux14~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 131;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux14~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 132;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux14~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 133;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux14~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 134;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux14~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 135;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux14~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 136;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux14~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 137;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux14~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 138;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux14~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 139;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux14~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 140;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux14~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 141;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux14~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 142;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux14~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 143;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux14~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 144;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux14~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 145;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux14~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 146;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux14~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 147;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux14~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 148;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux14~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 149;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux14~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 150;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux14~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 151;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux14~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 152;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux14~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 153;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux14~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 154;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux14~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 155;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux14~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 156;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux14~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 157;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux14~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 158;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux14~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 159;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux14~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 160;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux14~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 161;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux14~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 162;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux14~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 163;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux14~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 164;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux14~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 165;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux13~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 166;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux13~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 167;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux13~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 168;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux13~9_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 169;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux13~12_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 170;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux12~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 171;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux12~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 172;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux12~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 173;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux12~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 174;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux12~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 175;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux12~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 176;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux12~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 177;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux12~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 178;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux12~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 179;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux12~9_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 180;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux12~10_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 181;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux12~11_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 182;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux12~12_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 183;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux12~16_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 184;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|lcells[6].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 185;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|lcells[4].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 186;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux13~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 187;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux13~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 188;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux13~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 189;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux13~12_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 190;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux13~14_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 191;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux13~15_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 192;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux13~16_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 193;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux13~17_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 194;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux13~18_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 195;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux12~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 196;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux12~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 197;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux12~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 198;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux12~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 199;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux12~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 200;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux12~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 201;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux12~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 202;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux12~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 203;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux12~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 204;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux12~9_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 205;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux12~10_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 206;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux12~11_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 207;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux12~14_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 208;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux12~16_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 209;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|lcells[7].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 210;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux13~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 211;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux13~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 212;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux13~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 213;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux13~9_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 214;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux13~10_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 215;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux13~12_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 216;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux13~13_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 217;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux13~14_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 218;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux13~15_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 219;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux13~16_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 220;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux13~17_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 221;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux13~18_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 222;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux13~19_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 223;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux13~20_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 224;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux13~21_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 225;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux12~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 226;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux12~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 227;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux12~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 228;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux12~9_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 229;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux12~10_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 230;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux12~12_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 231;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux12~13_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 232;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux12~14_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 233;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux12~15_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 234;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux12~16_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 235;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux12~17_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 236;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux12~18_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 237;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux12~19_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 238;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux12~20_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 239;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux12~21_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 240;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux12~22_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 241;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|lcells[5].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 242;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|lcells[6].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 243;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|lcells[4].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 244;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|lcells[7].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 245;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux13~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 246;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux13~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 247;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux13~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 248;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux13~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 249;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux13~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 250;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux13~9_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 251;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux13~10_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 252;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux13~12_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 253;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux13~13_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 254;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux13~14_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 255;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux13~15_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 256;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux13~16_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 257;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux13~17_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 258;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux13~18_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 259;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux13~19_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 260;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux13~20_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 261;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux13~21_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 262;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux12~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 263;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux12~9_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 264;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux12~14_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 265;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux12~15_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 266;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux12~16_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 267;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux12~17_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 268;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux12~18_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 269;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|lcells[6].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 270;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|lcells[4].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 271;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux13~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 272;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux13~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 273;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux13~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 274;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux13~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 275;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux13~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 276;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux13~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 277;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux13~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 278;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux13~14_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 279;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux12~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 280;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux12~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 281;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux12~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 282;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux12~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 283;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux12~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 284;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux12~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 285;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux12~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 286;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux12~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 287;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux12~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 288;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux12~9_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 289;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux12~10_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 290;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux12~11_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 291;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux12~12_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 292;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux12~13_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 293;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux12~14_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 294;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux13~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 295;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux13~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 296;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux13~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 297;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux13~12_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 298;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux13~13_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 299;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux13~14_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 300;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux13~15_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 301;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux13~16_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 302;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux13~17_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 303;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux13~18_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 304;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux13~19_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 305;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux13~20_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 306;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux13~21_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 307;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux12~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 308;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux12~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 309;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux12~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 310;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux12~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 311;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux12~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 312;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux12~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 313;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux12~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 314;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux12~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 315;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux12~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 316;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux12~9_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 317;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux12~10_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 318;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux12~11_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 319;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux12~12_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 320;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux12~14_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 321;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux12~15_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 322;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux12~16_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 323;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux12~17_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 324;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux12~18_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 325;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux13~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 326;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux13~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 327;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux13~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 328;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux13~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 329;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux13~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 330;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux13~9_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 331;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux13~10_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 332;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux13~12_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 333;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux13~13_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 334;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux13~14_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 335;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux13~15_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 336;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux13~16_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 337;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux13~17_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 338;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux13~18_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 339;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux13~19_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 340;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux13~20_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 341;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux13~21_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 342;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux12~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 343;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux12~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 344;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux12~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 345;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux12~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 346;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux12~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 347;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux12~12_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 348;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux12~13_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 349;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux12~14_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 350;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux12~15_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 351;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux12~16_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 352;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux12~17_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 353;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux12~18_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 354;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux12~19_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 355;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux12~20_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 356;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux12~21_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 357;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux12~22_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 358;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|lcells[6].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 359;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|lcells[4].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 360;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux13~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 361;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux13~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 362;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux13~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 363;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux13~14_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 364;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux13~15_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 365;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux13~16_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 366;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux13~17_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 367;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux13~18_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 368;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux12~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 369;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux12~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 370;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux12~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 371;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux12~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 372;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux12~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 373;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux12~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 374;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux12~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 375;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux12~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 376;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux12~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 377;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux12~9_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 378;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux12~10_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 379;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux12~11_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 380;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux12~14_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 381;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux12~15_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 382;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux12~16_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 383;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux12~17_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 384;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux12~18_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 385;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|lcells[4].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 386;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|lcells[7].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 387;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux13~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 388;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux13~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 389;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux13~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 390;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux13~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 391;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux13~14_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 392;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux13~15_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 393;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux13~16_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 394;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux13~19_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 395;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux13~20_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 396;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux12~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 397;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux12~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 398;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux12~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 399;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux12~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 400;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux12~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 401;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux12~12_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 402;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux12~13_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 403;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux12~14_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 404;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux12~15_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 405;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux12~16_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 406;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux12~17_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 407;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux12~18_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 408;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux12~19_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 409;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux12~20_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 410;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux12~21_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 411;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux12~22_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 412;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|lcells[5].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 413;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|lcells[4].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 414;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux13~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 415;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux13~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 416;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux13~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 417;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux13~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 418;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux13~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 419;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux13~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 420;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux13~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 421;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux13~12_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 422;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux13~16_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 423;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux12~12_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 424;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux12~13_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 425;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux12~14_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 426;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux12~15_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 427;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux12~16_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 428;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux12~17_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 429;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux12~18_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 430;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux12~19_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 431;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux12~20_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 432;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux12~21_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 433;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|lcells[7].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 434;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux13~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 435;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux13~12_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 436;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux13~13_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 437;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux13~14_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 438;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux13~15_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 439;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux13~16_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 440;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux13~17_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 441;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux13~18_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 442;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux13~19_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 443;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux13~20_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 444;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux13~21_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 445;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux13~22_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 446;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux12~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 447;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux12~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 448;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux12~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 449;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux12~13_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 450;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux12~14_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 451;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux12~15_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 452;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux12~16_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 453;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux12~17_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 454;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|lcells[5].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 455;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|lcells[6].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 456;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux13~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 457;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux13~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 458;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux13~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 459;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux13~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 460;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux13~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 461;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux13~13_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 462;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux13~14_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 463;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux13~15_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 464;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux13~16_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 465;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux13~17_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 466;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux13~18_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 467;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux13~19_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 468;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux13~20_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 469;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux13~21_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 470;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux13~22_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 471;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux12~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 472;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux12~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 473;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux12~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 474;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux12~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 475;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux12~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 476;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux12~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 477;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux12~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 478;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux12~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 479;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux12~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 480;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux12~9_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 481;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux12~10_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 482;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux12~11_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 483;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux12~15_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 484;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux12~16_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 485;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux12~18_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 486;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux12~19_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 487;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|lcells[5].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 488;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|lcells[6].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 489;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|lcells[4].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 490;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux13~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 491;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux13~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 492;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux13~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 493;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux13~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 494;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux13~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 495;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux13~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 496;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux13~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 497;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux13~9_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 498;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux13~10_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 499;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux13~11_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 500;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux13~15_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 501;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux13~16_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 502;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux13~17_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 503;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux13~18_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 504;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux13~19_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 505;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux13~20_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 506;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux12~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 507;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux12~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 508;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux12~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 509;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux12~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 510;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux12~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 511;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux12~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 512;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux12~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 513;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux12~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 514;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux12~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 515;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux12~9_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 516;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux12~10_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 517;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux12~15_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 518;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux12~18_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 519;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux12~19_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 520;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|lcells[6].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 521;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|lcells[4].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 522;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux13~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 523;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux13~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 524;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux13~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 525;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux13~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 526;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux13~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 527;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux13~15_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 528;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux13~16_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 529;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux13~17_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 530;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux13~18_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 531;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux13~19_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 532;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux12~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 533;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux12~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 534;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux12~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 535;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux12~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 536;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux12~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 537;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux12~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 538;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux12~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 539;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux12~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 540;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux12~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 541;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux12~9_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 542;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux12~10_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 543;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux12~13_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 544;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux12~18_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 545;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux12~19_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 546;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|lcells[5].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 547;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|lcells[6].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 548;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|lcells[4].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 549;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux13~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 550;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux13~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 551;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux13~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 552;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux13~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 553;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux13~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 554;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux13~9_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 555;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux13~15_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 556;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux13~16_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 557;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux13~17_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 558;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux13~18_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 559;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux13~19_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 560;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux12~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 561;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux12~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 562;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux12~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 563;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux12~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 564;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux12~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 565;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux12~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 566;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux12~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 567;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux12~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 568;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux12~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 569;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux12~9_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 570;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux12~10_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 571;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux12~11_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 572;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux12~12_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 573;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux12~13_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 574;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux12~14_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 575;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux12~15_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 576;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux12~16_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 577;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux12~17_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 578;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux12~18_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 579;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux12~19_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 580;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux12~20_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 581;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|lcells[5].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 582;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux13~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 583;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux13~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 584;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux13~9_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 585;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux13~10_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 586;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux13~12_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 587;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux13~13_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 588;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux13~14_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 589;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux13~15_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 590;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux13~16_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 591;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux13~17_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 592;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux13~18_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 593;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux13~19_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 594;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux13~20_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 595;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux13~21_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 596;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux13~22_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 597;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux12~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 598;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux12~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 599;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux12~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 600;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux12~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 601;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux12~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 602;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux12~11_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 603;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux12~12_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 604;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux12~13_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 605;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux12~14_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 606;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux12~15_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 607;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux12~16_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 608;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux12~17_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 609;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux12~18_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 610;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux12~19_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 611;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux12~20_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 612;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|lcells[4].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 613;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux13~13_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 614;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux13~15_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 615;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux13~16_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 616;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux13~17_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 617;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux13~18_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 618;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux13~19_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 619;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux13~20_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 620;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux12~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 621;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux12~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 622;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux12~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 623;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux12~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 624;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux12~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 625;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux12~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 626;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux12~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 627;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux12~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 628;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux12~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 629;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux12~9_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 630;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux12~10_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 631;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux12~13_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 632;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux12~14_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 633;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux12~15_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 634;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux12~16_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 635;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux12~17_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 636;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux13~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 637;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux13~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 638;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux13~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 639;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux13~9_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 640;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux13~13_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 641;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux13~15_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 642;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux13~16_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 643;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux13~17_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 644;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux13~18_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 645;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux13~19_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 646;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux12~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 647;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux12~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 648;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux12~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 649;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux12~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 650;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux12~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 651;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux12~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 652;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux12~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 653;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux12~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 654;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux12~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 655;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux12~9_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 656;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux12~10_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 657;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux12~11_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 658;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux12~12_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 659;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux12~13_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 660;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux12~14_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 661;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux12~15_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 662;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux12~16_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 663;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux12~17_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 664;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux12~18_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 665;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux12~19_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 666;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux12~20_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 667;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|lcells[5].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 668;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|lcells[6].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 669;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|lcells[4].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 670;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux13~15_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 671;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux13~16_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 672;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux13~17_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 673;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux13~18_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 674;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux13~19_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 675;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux12~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 676;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux12~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 677;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux12~11_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 678;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux12~12_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 679;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux12~13_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 680;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux12~14_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 681;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux12~15_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 682;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux12~16_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 683;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux12~17_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 684;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux12~18_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 685;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux12~19_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 686;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux12~20_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 687;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux12~21_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 688;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|lcells[5].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 689;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux13~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 690;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux13~13_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 691;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux13~17_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 692;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux13~20_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 693;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux13~21_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 694;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux12~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 695;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux12~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 696;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux12~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 697;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux12~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 698;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux12~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 699;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux12~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 700;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux12~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 701;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux12~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 702;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux12~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 703;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux12~9_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 704;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux12~10_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 705;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux12~11_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 706;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux12~15_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 707;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux12~18_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 708;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|lcells[5].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 709;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|lcells[6].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 710;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|lcells[4].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 711;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux13~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 712;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux13~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 713;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux13~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 714;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux13~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 715;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux13~15_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 716;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux13~17_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 717;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux12~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 718;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux12~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 719;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux12~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 720;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux12~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 721;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux12~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 722;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux12~11_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 723;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux12~12_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 724;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux12~13_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 725;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux12~14_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 726;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux12~15_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 727;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux12~16_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 728;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux12~17_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 729;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux12~18_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 730;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux12~19_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 731;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux12~20_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 732;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux12~21_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 733;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|lcells[6].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 734;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|lcells[4].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 735;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux13~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 736;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux13~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 737;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux13~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 738;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux13~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 739;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux13~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 740;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux13~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 741;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux13~15_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 742;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux13~16_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 743;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux13~17_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 744;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux13~18_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 745;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux13~19_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 746;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux13~20_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 747;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux12~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 748;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux12~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 749;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux12~11_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 750;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux12~13_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 751;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux12~14_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 752;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux12~15_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 753;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux12~16_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 754;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux12~17_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 755;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|lcells[6].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 756;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|lcells[4].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 757;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux13~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 758;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux13~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 759;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux13~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 760;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux13~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 761;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux13~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 762;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux13~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 763;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux13~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 764;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux13~9_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 765;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux13~10_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 766;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux13~11_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 767;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux13~13_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 768;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux13~14_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 769;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux13~15_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 770;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux13~17_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 771;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux13~18_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 772;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux12~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 773;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux12~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 774;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux12~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 775;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux12~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 776;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux12~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 777;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux12~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 778;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux12~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 779;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux12~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 780;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux12~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 781;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux12~9_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 782;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux12~10_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 783;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux12~11_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 784;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux12~12_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 785;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux12~13_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 786;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux12~14_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 787;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux12~15_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 788;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux12~16_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 789;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux12~17_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 790;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux12~18_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 791;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux12~19_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 792;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux12~20_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 793;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|lcells[6].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 794;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|lcells[4].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 795;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux13~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 796;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux13~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 797;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux13~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 798;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux13~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 799;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux13~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 800;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux13~9_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 801;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux13~12_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 802;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux13~17_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 803;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux13~18_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 804;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux13~20_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 805;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux13~21_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 806;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux12~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 807;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux12~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 808;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux12~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 809;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux12~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 810;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux12~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 811;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux12~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 812;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux12~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 813;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux12~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 814;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux12~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 815;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux12~9_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 816;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux12~13_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 817;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux12~15_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 818;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux12~16_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 819;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|lcells[5].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 820;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|lcells[4].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 821;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux13~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 822;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux13~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 823;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux13~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 824;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux13~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 825;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux13~9_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 826;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux13~14_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 827;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux13~15_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 828;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux13~16_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 829;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux13~17_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 830;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux13~18_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 831;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux13~19_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 832;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux12~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 833;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux12~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 834;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux12~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 835;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux12~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 836;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux12~12_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 837;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux12~13_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 838;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux12~14_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 839;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux12~15_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 840;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux12~16_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 841;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux12~17_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 842;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux12~18_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 843;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux12~19_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 844;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux12~20_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 845;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux12~21_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 846;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|lcells[5].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 847;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|lcells[6].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 848;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|lcells[4].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 849;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|lcells[7].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 850;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|lcells[7].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 851;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|lcells[7].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 852;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|lcells[7].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 853;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|lcells[7].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 854;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|lcells[7].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 855;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|lcells[7].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 856;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|lcells[0].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 857;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|lcells[1].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 858;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|lcells[0].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 859;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|lcells[3].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 860;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|lcells[0].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 861;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|lcells[1].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 862;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|lcells[3].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 863;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|lcells[2].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 864;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|lcells[3].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 865;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|lcells[3].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 866;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|lcells[0].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 867;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|lcells[1].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 868;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|lcells[0].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 869;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|lcells[1].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 870;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|lcells[3].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 871;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|lcells[2].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 872;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|lcells[0].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 873;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|lcells[1].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 874;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|lcells[0].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 875;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|lcells[1].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 876;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|lcells[1].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 877;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|lcells[2].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 878;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|lcells[0].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 879;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|lcells[1].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 880;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|lcells[0].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 881;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|lcells[1].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 882;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|lcells[3].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 883;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|lcells[2].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 884;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|lcells[0].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 885;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|lcells[3].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 886;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|lcells[0].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 887;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|lcells[1].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 888;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|lcells[3].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 889;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|lcells[2].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 890;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|lcells[0].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 891;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|lcells[1].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 892;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|lcells[3].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 893;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|lcells[0].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 894;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|lcells[1].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 895;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|lcells[3].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 896;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|lcells[2].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 897;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|lcells[0].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 898;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|lcells[1].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 899;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|lcells[0].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 900;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|lcells[1].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 901;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|lcells[3].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 902;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|lcells[2].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 903;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|lcells[0].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 904;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|lcells[1].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 905;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|lcells[3].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 906;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|lcells[2].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 907;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|lcells[3].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 908;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|lcells[0].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 909;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|lcells[1].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 910;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|iCLK_50~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 911;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|iCLK_50~clkctrl_outclk";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 912;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux13~22_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 913;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux12~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 914;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux13~22_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 915;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux13~14_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 916;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux13~15_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 917;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux13~17_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 918;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux13~18_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 919;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux12~21_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 920;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux13~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 921;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux13~16_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 922;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux13~17_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 923;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux13~14_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 924;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux13~15_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 925;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux13~18_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 926;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux12~10_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 927;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux12~11_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 928;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux12~12_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 929;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux13~16_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 930;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux13~19_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 931;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux13~20_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 932;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux13~21_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 933;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux13~22_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 934;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux13~23_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 935;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|lcells[7].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 936;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux12~21_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 937;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux13~12_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 938;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|lcells[5].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 939;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|Mux14~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 940;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le40|out_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 941;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux12~18_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 942;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux12~19_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 943;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux12~14_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 944;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux12~17_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 945;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux12~20_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 946;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux12~21_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 947;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux13~13_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 948;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux13~14_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 949;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux13~15_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 950;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux13~16_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 951;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux13~19_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 952;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux13~22_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 953;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux13~23_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 954;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|lcells[1].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 955;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|lcells[0].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 956;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux14~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 957;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux12~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 958;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux12~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 959;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux12~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 960;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux12~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 961;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux12~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 962;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux12~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 963;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux12~11_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 964;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux13~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 965;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux13~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 966;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux13~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 967;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux13~22_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 968;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux13~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 969;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux13~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 970;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux13~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 971;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux13~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 972;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux13~11_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 973;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|lcells[7].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 974;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux12~12_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 975;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux12~13_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 976;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux12~14_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 977;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux12~16_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 978;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux12~17_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 979;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux12~19_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 980;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux12~12_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 981;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux12~20_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 982;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux12~21_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 983;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux13~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 984;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux13~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 985;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux13~9_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 986;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux12~21_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 987;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux12~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 988;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux12~19_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 989;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux12~20_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 990;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux12~12_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 991;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux12~13_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 992;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux12~21_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 993;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux12~22_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 994;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux13~12_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 995;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux13~13_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 996;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux13~19_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 997;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux13~20_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 998;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux13~21_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 999;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux13~22_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1000;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux13~9_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1001;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux13~16_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1002;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux13~17_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1003;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux13~15_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1004;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux13~18_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1005;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux13~19_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1006;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux13~20_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1007;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux13~12_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1008;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux13~13_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1009;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux13~21_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1010;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux13~22_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1011;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux13~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1012;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux13~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1013;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux13~9_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1014;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux13~10_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1015;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux13~11_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1016;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|lcells[2].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1017;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux12~19_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1018;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux12~20_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1019;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux12~16_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1020;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux12~17_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1021;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux12~15_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1022;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux12~18_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1023;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux12~21_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1024;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux12~22_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1025;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|lcells[0].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1026;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|lcells[1].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1027;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux14~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1028;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux14~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1029;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|lcells[5].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1030;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|lcells[6].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1031;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|lcells[4].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1032;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux14~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1033;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|lcells[7].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1034;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|Mux14~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1035;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le170|out_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1036;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux13~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1037;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux13~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1038;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux13~10_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1039;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux13~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1040;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux13~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1041;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux13~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1042;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux13~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1043;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux13~11_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1044;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|lcells[6].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1045;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux14~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1046;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|lcells[5].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1047;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|Mux14~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1048;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le210|out_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1049;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux12~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1050;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux12~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1051;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux12~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1052;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux12~9_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1053;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux12~10_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1054;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux13~23_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1055;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|lcells[6].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1056;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux14~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1057;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|lcells[5].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1058;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux14~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1059;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux13~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1060;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux13~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1061;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux13~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1062;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux13~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1063;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux13~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1064;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux13~11_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1065;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|lcells[2].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1066;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|lcells[3].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1067;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|Mux14~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1068;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le230|out_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1069;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux13~10_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1070;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux13~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1071;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux13~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1072;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux13~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1073;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux13~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1074;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux13~11_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1075;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux13~12_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1076;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux13~18_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1077;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux13~15_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1078;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux13~16_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1079;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux13~19_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1080;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux13~14_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1081;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux13~22_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1082;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux13~23_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1083;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|lcells[1].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1084;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|lcells[0].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1085;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux14~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1086;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|lcells[3].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1087;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|lcells[2].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1088;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|Mux14~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1089;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le30|out_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1090;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux12~13_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1091;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux12~19_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1092;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux12~20_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1093;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux12~21_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1094;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux12~22_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1095;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux12~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1096;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux12~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1097;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux12~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1098;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux12~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1099;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux12~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1100;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux12~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1101;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux12~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1102;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux12~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1103;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux12~10_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1104;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux12~11_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1105;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|lcells[5].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1106;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|Mux14~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1107;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le220|out_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1108;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux13~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1109;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux13~10_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1110;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux13~11_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1111;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux13~20_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1112;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux13~21_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1113;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux13~13_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1114;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux13~14_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1115;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux13~22_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1116;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux13~23_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1117;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|lcells[7].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1118;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux12~21_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1119;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux13~12_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1120;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|lcells[6].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1121;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|lcells[4].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1122;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux14~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1123;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|Mux14~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1124;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le110|out_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1125;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux13~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1126;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux13~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1127;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux13~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1128;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux13~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1129;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux13~11_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1130;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux13~22_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1131;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|lcells[1].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1132;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux14~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1133;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|lcells[2].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1134;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|Mux14~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1135;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le100|out_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1136;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux13~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1137;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux13~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1138;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux13~10_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1139;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux13~11_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1140;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|lcells[2].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1141;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux14~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1142;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|lcells[6].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1143;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux14~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1144;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|lcells[7].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1145;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|Mux14~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1146;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le70|out_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1147;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux13~19_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1148;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux13~20_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1149;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux13~13_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1150;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux13~21_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1151;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux13~22_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1152;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux12~17_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1153;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux12~14_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1154;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux12~15_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1155;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux12~18_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1156;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux12~19_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1157;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux12~20_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1158;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux12~13_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1159;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux12~21_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1160;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux12~22_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1161;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux13~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1162;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux13~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1163;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux13~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1164;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux13~10_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1165;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux13~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1166;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux13~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1167;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux13~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1168;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux13~11_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1169;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|lcells[3].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1170;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|lcells[2].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1171;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux14~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1172;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|lcells[7].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1173;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|lcells[5].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1174;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|Mux14~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1175;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le140|out_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1176;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux13~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1177;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux13~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1178;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux13~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1179;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux13~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1180;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux13~9_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1181;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux13~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1182;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux13~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1183;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux13~10_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1184;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux13~11_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1185;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux13~19_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1186;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux13~20_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1187;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux13~13_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1188;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux13~21_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1189;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux13~22_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1190;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|lcells[2].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1191;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux12~15_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1192;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux12~17_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1193;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux12~18_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1194;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux12~19_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1195;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux12~20_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1196;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux12~12_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1197;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux12~13_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1198;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux12~21_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1199;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux12~22_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1200;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|lcells[0].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1201;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|lcells[1].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1202;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux14~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1203;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|lcells[3].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1204;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux14~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1205;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|lcells[4].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1206;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|lcells[6].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1207;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux14~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1208;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|lcells[5].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1209;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|Mux14~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1210;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le180|out_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1211;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux12~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1212;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux12~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1213;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux12~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1214;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux12~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1215;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux12~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1216;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux12~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1217;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux12~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1218;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux12~9_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1219;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux12~10_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1220;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux12~12_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1221;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux12~18_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1222;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux12~19_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1223;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux12~20_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1224;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux12~21_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1225;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux13~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1226;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux13~9_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1227;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux13~10_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1228;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux13~11_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1229;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux13~12_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1230;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|lcells[5].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1231;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux13~21_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1232;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux13~13_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1233;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux13~14_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1234;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux13~22_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1235;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux13~23_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1236;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|lcells[7].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1237;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|Mux14~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1238;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le60|out_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1239;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux12~18_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1240;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux12~19_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1241;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux12~11_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1242;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux12~12_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1243;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux12~20_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1244;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux12~21_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1245;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux13~9_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1246;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux13~10_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1247;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux13~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1248;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux13~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1249;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux13~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1250;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux13~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1251;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux13~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1252;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux13~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1253;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux13~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1254;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux13~11_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1255;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux13~12_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1256;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux13~21_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1257;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux13~14_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1258;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux13~22_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1259;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux13~23_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1260;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|lcells[5].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1261;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|lcells[4].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1262;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|lcells[6].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1263;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux14~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1264;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux14~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1265;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|lcells[0].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1266;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|lcells[1].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1267;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux14~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1268;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|lcells[2].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1269;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|Mux14~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1270;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le20|out_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1271;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux12~12_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1272;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux12~13_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1273;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux12~14_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1274;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux12~17_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1275;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux12~20_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1276;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux12~21_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1277;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux13~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1278;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux13~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1279;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux13~9_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1280;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux13~10_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1281;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux13~11_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1282;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux13~12_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1283;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux13~23_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1284;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|lcells[3].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1285;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|lcells[2].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1286;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|Mux14~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1287;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le200|out_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1288;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux13~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1289;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux13~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1290;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux13~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1291;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux13~10_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1292;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux13~11_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1293;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux13~12_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1294;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux13~20_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1295;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux13~21_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1296;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux13~14_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1297;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux13~22_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1298;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux13~23_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1299;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|lcells[0].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1300;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|lcells[1].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1301;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux14~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1302;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|lcells[3].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1303;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|lcells[2].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1304;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|Mux14~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1305;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le10|out_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1306;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux12~11_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1307;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux12~12_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1308;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux12~14_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1309;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux12~15_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1310;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux12~16_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1311;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux12~17_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1312;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux12~20_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1313;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux12~21_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1314;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux13~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1315;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux13~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1316;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux13~9_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1317;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux13~10_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1318;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux13~11_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1319;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux13~12_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1320;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux13~20_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1321;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux13~21_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1322;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux13~13_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1323;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux13~14_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1324;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux13~22_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1325;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux13~23_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1326;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|lcells[1].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1327;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux14~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1328;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|lcells[2].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1329;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|Mux14~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1330;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le150|out_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1331;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux12~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1332;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux12~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1333;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux12~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1334;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux12~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1335;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux12~9_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1336;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux12~10_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1337;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux13~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1338;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux13~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1339;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux13~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1340;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux13~9_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1341;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux13~10_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1342;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux13~11_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1343;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux13~12_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1344;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux13~18_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1345;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux13~16_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1346;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux13~19_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1347;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux13~20_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1348;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux13~21_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1349;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux13~13_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1350;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux13~14_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1351;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux13~22_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1352;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux13~23_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1353;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|lcells[3].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1354;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|lcells[2].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1355;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux14~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1356;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|lcells[7].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1357;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|lcells[5].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1358;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|Mux14~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1359;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le50|out_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1360;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux13~19_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1361;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux13~20_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1362;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux13~13_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1363;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux13~21_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1364;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux13~22_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1365;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux13~9_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1366;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux13~10_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1367;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux13~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1368;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux13~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1369;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux13~11_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1370;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|lcells[2].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1371;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux12~22_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1372;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux12~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1373;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux12~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1374;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux12~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1375;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux12~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1376;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux12~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1377;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux12~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1378;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux12~9_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1379;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux12~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1380;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux12~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1381;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux12~10_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1382;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux12~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1383;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux12~11_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1384;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|lcells[3].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1385;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux14~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1386;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|lcells[6].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1387;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|lcells[4].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1388;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux14~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1389;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|lcells[5].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1390;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|Mux14~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1391;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le160|out_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1392;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux12~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1393;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux12~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1394;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux12~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1395;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux12~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1396;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux12~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1397;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux12~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1398;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux12~9_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1399;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux12~10_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1400;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux12~18_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1401;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux12~19_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1402;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux12~11_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1403;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux12~12_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1404;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux12~20_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1405;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux12~21_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1406;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux13~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1407;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux13~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1408;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux13~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1409;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux13~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1410;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux13~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1411;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux13~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1412;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux13~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1413;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux13~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1414;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux13~9_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1415;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux13~10_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1416;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux13~11_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1417;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|lcells[4].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1418;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux14~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1419;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|lcells[7].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1420;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux14~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1421;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|lcells[3].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1422;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|lcells[0].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1423;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux14~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1424;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|Mux14~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1425;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le80|out_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1426;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux13~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1427;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux13~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1428;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux13~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1429;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux13~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1430;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux13~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1431;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux13~9_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1432;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux13~10_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1433;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux13~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1434;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux13~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1435;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux13~11_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1436;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux13~13_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1437;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux13~14_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1438;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux13~20_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1439;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux13~21_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1440;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux13~22_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1441;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux13~23_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1442;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|lcells[7].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1443;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux12~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1444;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux12~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1445;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux12~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1446;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux12~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1447;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux12~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1448;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux12~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1449;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux12~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1450;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux12~9_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1451;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux12~10_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1452;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux13~12_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1453;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|lcells[4].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1454;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|lcells[6].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1455;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux14~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1456;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|Mux14~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1457;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le00|out_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1458;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux12~11_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1459;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux12~12_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1460;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux12~13_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1461;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux12~14_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1462;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux12~16_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1463;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux12~17_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1464;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux12~20_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1465;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux12~21_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1466;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux13~12_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1467;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux13~13_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1468;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux13~14_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1469;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux13~21_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1470;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux13~22_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1471;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux13~23_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1472;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|lcells[5].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1473;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|lcells[7].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1474;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|Mux14~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1475;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le190|out_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1476;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux13~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1477;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux13~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1478;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux13~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1479;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux13~9_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1480;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux13~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1481;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux13~10_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1482;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux13~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1483;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux13~11_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1484;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux13~17_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1485;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux13~18_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1486;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux13~12_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1487;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux13~13_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1488;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux13~21_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1489;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux13~22_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1490;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux12~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1491;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux12~9_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1492;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux12~10_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1493;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux12~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1494;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux12~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1495;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux12~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1496;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux12~11_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1497;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|lcells[6].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1498;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux14~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1499;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|lcells[7].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1500;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux14~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1501;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|lcells[2].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1502;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|lcells[3].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1503;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|Mux14~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1504;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le120|out_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1505;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux13~9_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1506;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux13~10_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1507;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux13~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1508;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux13~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1509;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux13~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1510;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux13~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1511;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux13~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1512;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux13~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1513;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux13~11_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1514;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|lcells[2].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1515;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux12~19_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1516;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux12~20_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1517;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux12~13_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1518;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux12~21_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1519;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux12~22_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1520;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|lcells[0].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1521;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|lcells[1].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1522;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux14~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1523;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux14~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1524;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|lcells[5].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1525;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|lcells[4].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1526;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|lcells[6].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1527;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux14~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1528;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|lcells[7].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1529;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|Mux14~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1530;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le130|out_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1531;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux12~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1532;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux12~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1533;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux12~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1534;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux12~9_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1535;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux12~10_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1536;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux12~11_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1537;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux13~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1538;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux13~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1539;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux13~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1540;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux13~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1541;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux13~11_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1542;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|lcells[3].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1543;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|lcells[2].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1544;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux14~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1545;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|lcells[7].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1546;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|lcells[5].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1547;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|Mux14~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1548;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le90|out_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1549;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux13~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1550;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux13~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1551;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux13~10_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1552;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux13~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1553;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux13~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1554;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux13~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1555;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux13~11_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1556;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux13~20_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1557;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux13~12_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1558;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux13~13_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1559;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux13~21_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1560;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux13~22_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1561;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|lcells[2].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1562;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux12~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1563;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux12~9_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1564;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux12~10_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1565;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux12~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1566;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux12~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1567;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux12~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1568;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux12~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1569;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux12~11_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1570;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux12~22_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1571;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|lcells[3].lcell_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1572;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|Mux14~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1573;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|le240|out_inst~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1574;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux7~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1575;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux7~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1576;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux7~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1577;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux7~9_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1578;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux7~11_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1579;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux7~17_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1580;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux7~18_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1581;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux7~19_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1582;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux7~20_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1583;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux7~21_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1584;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux6~14_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1585;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux6~15_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1586;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux6~16_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1587;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux6~10_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1588;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux6~11_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1589;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux6~19_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1590;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux6~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1591;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux6~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1592;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux6~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1593;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux6~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1594;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux6~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1595;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux6~9_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1596;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux6~20_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1597;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux6~21_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1598;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux5~18_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1599;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux5~12_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1600;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux5~13_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1601;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux5~16_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1602;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux5~11_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1603;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux5~19_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1604;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux5~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1605;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux5~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1606;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux5~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1607;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux5~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1608;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux5~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1609;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux5~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1610;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux5~9_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1611;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux5~20_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1612;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux5~21_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1613;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux4~12_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1614;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux4~13_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1615;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux4~16_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1616;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux4~10_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1617;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux4~11_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1618;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux4~19_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1619;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux4~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1620;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux4~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1621;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux4~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1622;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux4~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1623;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux4~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1624;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux4~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1625;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux4~9_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1626;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux4~20_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1627;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux4~21_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1628;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux3~17_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1629;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux3~18_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1630;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux3~14_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1631;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux3~15_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1632;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux3~12_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1633;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux3~13_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1634;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux3~16_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1635;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux3~19_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1636;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux3~20_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1637;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux3~21_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1638;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux2~13_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1639;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux2~16_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1640;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux2~11_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1641;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux2~19_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1642;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux2~20_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1643;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux2~21_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1644;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux1~12_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1645;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux1~13_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1646;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux1~15_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1647;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux1~16_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1648;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux1~10_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1649;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux1~11_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1650;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux1~17_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1651;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux1~18_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1652;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux1~19_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1653;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux1~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1654;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux1~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1655;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux1~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1656;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux1~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1657;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux1~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1658;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux1~9_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1659;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux1~20_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1660;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux1~21_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1661;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux0~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1662;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux0~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1663;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux0~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1664;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux0~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1665;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux0~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1666;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux0~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1667;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux0~9_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1668;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux0~20_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1669;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|fenotipo|genetico|Mux0~21_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1670;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|iSW~combout[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1671;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|iSW~combout[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1672;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|iSW~combout[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1673;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|iSW~combout[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1674;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|iSW~combout[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1675;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|iSW~combout[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1676;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|iSW~combout[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1677;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|iSW~combout[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1678;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|iSW~combout[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1679;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|iSW~combout[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1680;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|iSW~combout[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1681;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|iSW~combout[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1682;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|iSW~combout[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1683;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|iSW~combout[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1684;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|iSW~combout[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1685;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|iSW~combout[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1686;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|iSW~combout[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1687;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|iSW~combout[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1688;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[422]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1689;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[421]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1690;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[420]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1691;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[419]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1692;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[418]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1693;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[417]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1694;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[416]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1695;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[415]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1696;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[414]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1697;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[413]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1698;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[412]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1699;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[411]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1700;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[410]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1701;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[409]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1702;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[408]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1703;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[407]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1704;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[406]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1705;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[405]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1706;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[404]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1707;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[403]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1708;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[402]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1709;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[401]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1710;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[400]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1711;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[399]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1712;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[398]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1713;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[397]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1714;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[396]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1715;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[395]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1716;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[394]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1717;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[393]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1718;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[392]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1719;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[391]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1720;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[390]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1721;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[389]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1722;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[388]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1723;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[387]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1724;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[386]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1725;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[385]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1726;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[384]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1727;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[383]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1728;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[382]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1729;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[381]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1730;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[380]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1731;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[379]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1732;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[378]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1733;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[377]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1734;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[376]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1735;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[375]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1736;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[374]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1737;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[373]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1738;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[372]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1739;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[371]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1740;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[370]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1741;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[369]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1742;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[368]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1743;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[367]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1744;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[366]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1745;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[365]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1746;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[364]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1747;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[363]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1748;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[362]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1749;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[361]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1750;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[360]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1751;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[359]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1752;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[358]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1753;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[357]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1754;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[356]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1755;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[355]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1756;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[354]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1757;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[353]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1758;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[352]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1759;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[351]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1760;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[350]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1761;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[349]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1762;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[348]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1763;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[347]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1764;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[346]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1765;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[345]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1766;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[344]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1767;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[343]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1768;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[342]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1769;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[341]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1770;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[340]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1771;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[339]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1772;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[338]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1773;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[337]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1774;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[336]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1775;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[335]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1776;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[334]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1777;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[333]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1778;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[332]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1779;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[331]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1780;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[330]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1781;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[329]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1782;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[328]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1783;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[327]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1784;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[326]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1785;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[325]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1786;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[324]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1787;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[323]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1788;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[322]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1789;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[321]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1790;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[320]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1791;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[319]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1792;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[318]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1793;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[317]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1794;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[316]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1795;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[315]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1796;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[314]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1797;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[313]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1798;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[312]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1799;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[311]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1800;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[310]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1801;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[309]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1802;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[308]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1803;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[307]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1804;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[306]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1805;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[305]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1806;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[304]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1807;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[303]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1808;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[302]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1809;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[301]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1810;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[300]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1811;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[299]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1812;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[298]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1813;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[297]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1814;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[296]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1815;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[295]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1816;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[294]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1817;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[293]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1818;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[292]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1819;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[291]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1820;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[290]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1821;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[289]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1822;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[288]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1823;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[287]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1824;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[286]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1825;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[285]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1826;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[284]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1827;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[283]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1828;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[282]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1829;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[281]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1830;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[280]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1831;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[279]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1832;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[278]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1833;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[277]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1834;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[276]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1835;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[275]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1836;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[274]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1837;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[273]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1838;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[272]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1839;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[271]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1840;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[270]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1841;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[269]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1842;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[268]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1843;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[267]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1844;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[266]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1845;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[265]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1846;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[264]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1847;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[263]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1848;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[262]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1849;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[261]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1850;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[260]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1851;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[259]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1852;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[258]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1853;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[257]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1854;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[256]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1855;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[255]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1856;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[254]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1857;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[253]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1858;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[252]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1859;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[251]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1860;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[250]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1861;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[249]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1862;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[248]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1863;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[247]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1864;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[246]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1865;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[245]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1866;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[244]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1867;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[243]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1868;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[242]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1869;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[241]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1870;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[240]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1871;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[239]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1872;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[238]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1873;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[237]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1874;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[236]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1875;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[235]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1876;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[234]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1877;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[233]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1878;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[232]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1879;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[231]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1880;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[230]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1881;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[229]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1882;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[228]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1883;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[227]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1884;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[226]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1885;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[225]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1886;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[224]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1887;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[223]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1888;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[222]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1889;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[221]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1890;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[220]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1891;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[219]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1892;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[218]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1893;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[217]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1894;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[216]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1895;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[215]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1896;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[214]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1897;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[213]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1898;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[212]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1899;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[211]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1900;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[210]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1901;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[209]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1902;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[208]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1903;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[207]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1904;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[206]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1905;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[205]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1906;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[204]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1907;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[203]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1908;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[202]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1909;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[201]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1910;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[200]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1911;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[199]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1912;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[198]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1913;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[197]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1914;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[196]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1915;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[195]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1916;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[194]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1917;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[193]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1918;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[192]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1919;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[191]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1920;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[190]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1921;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[189]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1922;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[188]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1923;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[187]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1924;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[186]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1925;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[185]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1926;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[184]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1927;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[183]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1928;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[182]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1929;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[181]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1930;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[180]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1931;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[179]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1932;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[178]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1933;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[177]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1934;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[176]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1935;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[175]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1936;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[174]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1937;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[173]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1938;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[172]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1939;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[171]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1940;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[170]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1941;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[169]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1942;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[168]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1943;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[167]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1944;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[166]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1945;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[165]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1946;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[164]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1947;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[163]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1948;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[162]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1949;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[161]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1950;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[160]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1951;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[159]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1952;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[158]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1953;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[157]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1954;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[156]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1955;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[155]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1956;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[154]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1957;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[153]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1958;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[152]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1959;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[151]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1960;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[150]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1961;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[149]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1962;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[148]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1963;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[147]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1964;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[146]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1965;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[145]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1966;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[144]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1967;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[143]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1968;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[142]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1969;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[141]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1970;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[140]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1971;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[139]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1972;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[138]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1973;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[137]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1974;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[136]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1975;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[135]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1976;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[134]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1977;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[133]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1978;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[132]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1979;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[131]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1980;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[130]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1981;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[129]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1982;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[128]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1983;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[127]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1984;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[126]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1985;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[125]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1986;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[124]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1987;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[123]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1988;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[122]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1989;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[121]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1990;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[120]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1991;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[119]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1992;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[118]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1993;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[117]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1994;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[116]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1995;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[115]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1996;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[114]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1997;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[113]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1998;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[112]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1999;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[111]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2000;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[110]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2001;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[109]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2002;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[108]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2003;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[107]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2004;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[106]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2005;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[105]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2006;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[104]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2007;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[103]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2008;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[102]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2009;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[101]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2010;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[100]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2011;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[99]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2012;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[98]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2013;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[97]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2014;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[96]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2015;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[95]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2016;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[94]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2017;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[93]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2018;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[92]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2019;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[91]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2020;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[90]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2021;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[89]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2022;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[88]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2023;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[87]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2024;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[86]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2025;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[85]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2026;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[84]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2027;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[83]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2028;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[82]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2029;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[81]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2030;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[80]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2031;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[79]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2032;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[78]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2033;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[77]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2034;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[76]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2035;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[75]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2036;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[74]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2037;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[73]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2038;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[72]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2039;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[71]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2040;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[70]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2041;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[69]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2042;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[68]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2043;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[67]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2044;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[66]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2045;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[65]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2046;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[64]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2047;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[63]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2048;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[62]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2049;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[61]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2050;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[60]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2051;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[59]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2052;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[58]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2053;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[57]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2054;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[56]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2055;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[55]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2056;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[54]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2057;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[53]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2058;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[52]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2059;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[51]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2060;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[50]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2061;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[49]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2062;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[48]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2063;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[47]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2064;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[46]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2065;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[45]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2066;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[44]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2067;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[43]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2068;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[42]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2069;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[41]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2070;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[40]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2071;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[39]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2072;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[38]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2073;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[37]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2074;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[36]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2075;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[35]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2076;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[34]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2077;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[33]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2078;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[32]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2079;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[31]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2080;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[30]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2081;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[29]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2082;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[28]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2083;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[27]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2084;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[26]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2085;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[25]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2086;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[24]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2087;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[23]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2088;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[22]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2089;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[21]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2090;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[20]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2091;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[19]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2092;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[18]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2093;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2094;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2095;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2096;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2097;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2098;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2099;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2100;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2101;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2102;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2103;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2104;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2105;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2106;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2107;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2108;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2109;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2110;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|q_a[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2111;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a375_PORTADATAOUT_bus[35]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2112;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a375_PORTADATAOUT_bus[34]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2113;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a375_PORTADATAOUT_bus[33]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2114;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a375_PORTADATAOUT_bus[32]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2115;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a375_PORTADATAOUT_bus[31]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2116;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a375_PORTADATAOUT_bus[30]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2117;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a375_PORTADATAOUT_bus[29]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2118;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a375_PORTADATAOUT_bus[28]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2119;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a375_PORTADATAOUT_bus[27]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2120;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a375_PORTADATAOUT_bus[26]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2121;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a375_PORTADATAOUT_bus[25]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2122;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a375_PORTADATAOUT_bus[24]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2123;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a375_PORTADATAOUT_bus[23]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2124;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a375_PORTADATAOUT_bus[22]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2125;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a375_PORTADATAOUT_bus[21]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2126;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a375_PORTADATAOUT_bus[20]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2127;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a375_PORTADATAOUT_bus[19]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2128;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a375_PORTADATAOUT_bus[18]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2129;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a375_PORTADATAOUT_bus[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2130;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a375_PORTADATAOUT_bus[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2131;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a375_PORTADATAOUT_bus[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2132;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a375_PORTADATAOUT_bus[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2133;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a375_PORTADATAOUT_bus[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2134;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a375_PORTADATAOUT_bus[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2135;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a375_PORTADATAOUT_bus[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2136;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a375_PORTADATAOUT_bus[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2137;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a375_PORTADATAOUT_bus[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2138;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a375_PORTADATAOUT_bus[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2139;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a375_PORTADATAOUT_bus[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2140;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a375_PORTADATAOUT_bus[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2141;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a375_PORTADATAOUT_bus[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2142;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a375_PORTADATAOUT_bus[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2143;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a375_PORTADATAOUT_bus[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2144;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a375_PORTADATAOUT_bus[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2145;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a375_PORTADATAOUT_bus[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2146;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a375_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2147;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus[35]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2148;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus[34]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2149;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus[33]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2150;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus[32]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2151;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus[31]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2152;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus[30]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2153;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus[29]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2154;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus[28]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2155;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus[27]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2156;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus[26]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2157;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus[25]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2158;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus[24]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2159;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus[23]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2160;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus[22]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2161;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus[21]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2162;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus[20]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2163;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus[19]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2164;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus[18]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2165;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2166;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2167;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2168;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2169;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2170;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2171;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2172;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2173;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2174;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2175;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2176;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2177;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2178;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2179;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2180;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2181;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2182;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2183;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus[35]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2184;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus[34]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2185;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus[33]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2186;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus[32]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2187;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus[31]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2188;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus[30]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2189;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus[29]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2190;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus[28]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2191;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus[27]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2192;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus[26]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2193;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus[25]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2194;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus[24]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2195;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus[23]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2196;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus[22]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2197;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus[21]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2198;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus[20]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2199;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus[19]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2200;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus[18]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2201;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2202;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2203;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2204;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2205;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2206;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2207;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2208;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2209;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2210;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2211;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2212;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2213;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2214;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2215;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2216;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2217;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2218;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2219;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus[35]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2220;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus[34]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2221;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus[33]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2222;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus[32]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2223;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus[31]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2224;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus[30]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2225;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus[29]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2226;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus[28]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2227;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus[27]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2228;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus[26]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2229;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus[25]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2230;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus[24]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2231;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus[23]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2232;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus[22]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2233;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus[21]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2234;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus[20]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2235;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus[19]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2236;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus[18]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2237;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2238;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2239;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2240;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2241;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2242;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2243;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2244;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2245;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2246;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2247;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2248;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2249;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2250;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2251;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2252;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2253;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2254;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2255;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus[35]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2256;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus[34]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2257;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus[33]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2258;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus[32]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2259;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus[31]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2260;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus[30]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2261;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus[29]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2262;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus[28]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2263;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus[27]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2264;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus[26]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2265;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus[25]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2266;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus[24]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2267;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus[23]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2268;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus[22]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2269;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus[21]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2270;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus[20]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2271;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus[19]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2272;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus[18]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2273;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2274;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2275;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2276;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2277;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2278;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2279;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2280;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2281;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2282;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2283;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2284;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2285;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2286;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2287;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2288;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2289;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2290;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2291;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus[35]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2292;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus[34]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2293;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus[33]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2294;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus[32]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2295;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus[31]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2296;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus[30]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2297;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus[29]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2298;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus[28]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2299;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus[27]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2300;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus[26]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2301;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus[25]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2302;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus[24]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2303;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus[23]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2304;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus[22]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2305;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus[21]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2306;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus[20]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2307;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus[19]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2308;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus[18]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2309;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2310;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2311;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2312;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2313;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2314;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2315;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2316;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2317;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2318;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2319;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2320;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2321;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2322;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2323;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2324;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2325;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2326;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2327;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus[35]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2328;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus[34]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2329;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus[33]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2330;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus[32]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2331;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus[31]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2332;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus[30]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2333;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus[29]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2334;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus[28]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2335;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus[27]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2336;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus[26]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2337;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus[25]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2338;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus[24]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2339;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus[23]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2340;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus[22]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2341;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus[21]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2342;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus[20]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2343;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus[19]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2344;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus[18]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2345;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2346;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2347;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2348;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2349;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2350;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2351;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2352;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2353;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2354;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2355;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2356;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2357;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2358;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2359;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2360;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2361;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2362;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2363;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus[35]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2364;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus[34]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2365;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus[33]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2366;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus[32]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2367;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus[31]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2368;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus[30]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2369;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus[29]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2370;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus[28]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2371;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus[27]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2372;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus[26]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2373;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus[25]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2374;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus[24]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2375;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus[23]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2376;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus[22]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2377;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus[21]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2378;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus[20]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2379;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus[19]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2380;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus[18]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2381;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2382;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2383;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2384;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2385;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2386;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2387;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2388;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2389;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2390;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2391;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2392;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2393;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2394;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2395;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2396;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2397;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2398;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2399;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus[35]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2400;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus[34]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2401;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus[33]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2402;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus[32]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2403;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus[31]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2404;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus[30]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2405;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus[29]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2406;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus[28]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2407;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus[27]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2408;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus[26]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2409;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus[25]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2410;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus[24]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2411;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus[23]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2412;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus[22]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2413;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus[21]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2414;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus[20]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2415;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus[19]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2416;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus[18]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2417;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2418;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2419;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2420;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2421;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2422;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2423;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2424;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2425;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2426;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2427;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2428;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2429;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2430;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2431;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2432;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2433;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2434;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2435;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[35]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2436;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[34]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2437;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[33]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2438;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[32]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2439;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[31]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2440;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[30]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2441;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[29]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2442;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[28]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2443;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[27]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2444;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[26]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2445;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[25]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2446;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[24]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2447;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[23]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2448;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[22]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2449;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[21]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2450;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[20]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2451;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[19]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2452;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[18]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2453;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2454;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2455;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2456;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2457;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2458;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2459;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2460;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2461;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2462;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2463;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2464;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2465;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2466;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2467;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2468;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2469;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2470;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2471;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus[35]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2472;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus[34]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2473;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus[33]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2474;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus[32]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2475;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus[31]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2476;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus[30]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2477;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus[29]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2478;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus[28]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2479;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus[27]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2480;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus[26]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2481;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus[25]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2482;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus[24]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2483;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus[23]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2484;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus[22]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2485;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus[21]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2486;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus[20]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2487;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus[19]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2488;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus[18]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2489;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2490;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2491;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2492;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2493;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2494;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2495;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2496;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2497;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2498;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2499;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2500;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2501;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2502;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2503;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2504;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2505;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2506;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2507;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus[26]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2508;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus[25]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2509;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus[24]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2510;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus[23]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2511;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus[22]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2512;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus[21]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2513;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus[20]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2514;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus[19]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2515;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus[18]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2516;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2517;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2518;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2519;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2520;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2521;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2522;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2523;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2524;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2525;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2526;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2527;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2528;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2529;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2530;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2531;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2532;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2533;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "fpga_vlg_vec_tst|i1|cromossomo|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2534;
	TREE_LEVEL = 0;
}
;
