arch = "AArch64"
name = "LB+data+addr-ctrl-addr"
hash = "b903ccd4086b1abd4fc4dde6ddd81ccf"
cycle = "Rfe DpAddrdR DpCtrldR DpAddrdW Rfe DpDatadW"
relax = ""
safe = "Rfe DpAddrdW DpAddrdR DpDatadW DpCtrldR"
prefetch = "0:x=F,0:y=W,1:y=F,1:x=W"
com = "Rf Rf"
orig = "DpDatadW Rfe DpAddrdR DpCtrldR DpAddrdW Rfe"
symbolic = ["a", "x", "y", "z"]

[thread.0]
init = { X3 = "y", X1 = "x" }
code = """
	LDR W0,[X1]
	EOR W2,W0,W0
	ADD W2,W2,#1
	STR W2,[X3]
"""

[thread.1]
init = { X9 = "x", X6 = "a", X4 = "z", X1 = "y" }
code = """
	LDR W0,[X1]
	EOR W2,W0,W0
	LDR W3,[X4,W2,SXTW]
	CBNZ W3,LC00
LC00:
	LDR W5,[X6]
	EOR W7,W5,W5
	MOV W8,#1
	STR W8,[X9,W7,SXTW]
"""

[final]
expect = "sat"
assertion = "*x = 1 & *y = 1 & 0:X0 = 1 & 1:X0 = 1"
