#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5edf3f3061d0 .scope module, "calc_tb" "calc_tb" 2 7;
 .timescale -9 -12;
v0x5edf3f332950_0 .var "btnac", 0 0;
v0x5edf3f332a40_0 .var "btnc", 0 0;
v0x5edf3f332b10_0 .var "btnd", 0 0;
v0x5edf3f332be0_0 .var "btnl", 0 0;
v0x5edf3f332cd0_0 .var "btnr", 0 0;
v0x5edf3f332e10_0 .var "clk", 0 0;
v0x5edf3f332eb0_0 .net "led", 15 0, L_0x5edf3f344b20;  1 drivers
v0x5edf3f332f50_0 .var "sw", 15 0;
S_0x5edf3f306360 .scope module, "dut" "calc" 2 12, 3 7 0, S_0x5edf3f3061d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "btnc";
    .port_info 2 /INPUT 1 "btnac";
    .port_info 3 /INPUT 1 "btnl";
    .port_info 4 /INPUT 1 "btnr";
    .port_info 5 /INPUT 1 "btnd";
    .port_info 6 /INPUT 16 "sw";
    .port_info 7 /OUTPUT 16 "led";
L_0x5edf3f344b20 .functor BUFZ 16, v0x5edf3f331da0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5edf3f331a20_0 .net *"_ivl_1", 0 0, L_0x5edf3f332ff0;  1 drivers
v0x5edf3f331b20_0 .net *"_ivl_2", 15 0, L_0x5edf3f3330c0;  1 drivers
v0x5edf3f331c00_0 .net *"_ivl_7", 0 0, L_0x5edf3f333430;  1 drivers
v0x5edf3f331cc0_0 .net *"_ivl_8", 15 0, L_0x5edf3f333550;  1 drivers
v0x5edf3f331da0_0 .var "accumulator", 15 0;
v0x5edf3f331e80_0 .net "alu_op", 3 0, L_0x5edf3f334690;  1 drivers
v0x5edf3f331f90_0 .net "alu_ovf", 0 0, v0x5edf3f330370_0;  1 drivers
v0x5edf3f332030_0 .net "alu_result", 31 0, v0x5edf3f330480_0;  1 drivers
v0x5edf3f3320d0_0 .net "alu_zero", 0 0, L_0x5edf3f344990;  1 drivers
v0x5edf3f332170_0 .net "btnac", 0 0, v0x5edf3f332950_0;  1 drivers
v0x5edf3f332210_0 .net "btnc", 0 0, v0x5edf3f332a40_0;  1 drivers
v0x5edf3f3322b0_0 .net "btnd", 0 0, v0x5edf3f332b10_0;  1 drivers
v0x5edf3f332350_0 .net "btnl", 0 0, v0x5edf3f332be0_0;  1 drivers
v0x5edf3f3323f0_0 .net "btnr", 0 0, v0x5edf3f332cd0_0;  1 drivers
v0x5edf3f332490_0 .net "clk", 0 0, v0x5edf3f332e10_0;  1 drivers
v0x5edf3f332530_0 .net "led", 15 0, L_0x5edf3f344b20;  alias, 1 drivers
v0x5edf3f3325d0_0 .net "op1", 31 0, L_0x5edf3f3332f0;  1 drivers
v0x5edf3f3326c0_0 .net "op2", 31 0, L_0x5edf3f3338e0;  1 drivers
v0x5edf3f332790_0 .net "sw", 15 0, v0x5edf3f332f50_0;  1 drivers
E_0x5edf3f2f6d00 .event posedge, v0x5edf3f332490_0;
L_0x5edf3f332ff0 .part v0x5edf3f331da0_0, 15, 1;
LS_0x5edf3f3330c0_0_0 .concat [ 1 1 1 1], L_0x5edf3f332ff0, L_0x5edf3f332ff0, L_0x5edf3f332ff0, L_0x5edf3f332ff0;
LS_0x5edf3f3330c0_0_4 .concat [ 1 1 1 1], L_0x5edf3f332ff0, L_0x5edf3f332ff0, L_0x5edf3f332ff0, L_0x5edf3f332ff0;
LS_0x5edf3f3330c0_0_8 .concat [ 1 1 1 1], L_0x5edf3f332ff0, L_0x5edf3f332ff0, L_0x5edf3f332ff0, L_0x5edf3f332ff0;
LS_0x5edf3f3330c0_0_12 .concat [ 1 1 1 1], L_0x5edf3f332ff0, L_0x5edf3f332ff0, L_0x5edf3f332ff0, L_0x5edf3f332ff0;
L_0x5edf3f3330c0 .concat [ 4 4 4 4], LS_0x5edf3f3330c0_0_0, LS_0x5edf3f3330c0_0_4, LS_0x5edf3f3330c0_0_8, LS_0x5edf3f3330c0_0_12;
L_0x5edf3f3332f0 .concat [ 16 16 0 0], v0x5edf3f331da0_0, L_0x5edf3f3330c0;
L_0x5edf3f333430 .part v0x5edf3f332f50_0, 15, 1;
LS_0x5edf3f333550_0_0 .concat [ 1 1 1 1], L_0x5edf3f333430, L_0x5edf3f333430, L_0x5edf3f333430, L_0x5edf3f333430;
LS_0x5edf3f333550_0_4 .concat [ 1 1 1 1], L_0x5edf3f333430, L_0x5edf3f333430, L_0x5edf3f333430, L_0x5edf3f333430;
LS_0x5edf3f333550_0_8 .concat [ 1 1 1 1], L_0x5edf3f333430, L_0x5edf3f333430, L_0x5edf3f333430, L_0x5edf3f333430;
LS_0x5edf3f333550_0_12 .concat [ 1 1 1 1], L_0x5edf3f333430, L_0x5edf3f333430, L_0x5edf3f333430, L_0x5edf3f333430;
L_0x5edf3f333550 .concat [ 4 4 4 4], LS_0x5edf3f333550_0_0, LS_0x5edf3f333550_0_4, LS_0x5edf3f333550_0_8, LS_0x5edf3f333550_0_12;
L_0x5edf3f3338e0 .concat [ 16 16 0 0], v0x5edf3f332f50_0, L_0x5edf3f333550;
S_0x5edf3f300bc0 .scope module, "alu_inst" "alu" 3 36, 4 4 0, S_0x5edf3f306360;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 4 "alu_op";
    .port_info 3 /OUTPUT 1 "zero";
    .port_info 4 /OUTPUT 32 "result";
    .port_info 5 /OUTPUT 1 "ovf";
P_0x5edf3f2f53a0 .param/l "ALUOP_ADD" 0 4 22, C4<0100>;
P_0x5edf3f2f53e0 .param/l "ALUOP_AND" 0 4 17, C4<1000>;
P_0x5edf3f2f5420 .param/l "ALUOP_MUL" 0 4 24, C4<0110>;
P_0x5edf3f2f5460 .param/l "ALUOP_NAND" 0 4 20, C4<1011>;
P_0x5edf3f2f54a0 .param/l "ALUOP_NOR" 0 4 19, C4<1010>;
P_0x5edf3f2f54e0 .param/l "ALUOP_OR" 0 4 18, C4<1001>;
P_0x5edf3f2f5520 .param/l "ALUOP_SLA" 0 4 28, C4<0011>;
P_0x5edf3f2f5560 .param/l "ALUOP_SLL" 0 4 26, C4<0001>;
P_0x5edf3f2f55a0 .param/l "ALUOP_SRA" 0 4 27, C4<0010>;
P_0x5edf3f2f55e0 .param/l "ALUOP_SRL" 0 4 25, C4<0000>;
P_0x5edf3f2f5620 .param/l "ALUOP_SUB" 0 4 23, C4<0101>;
P_0x5edf3f2f5660 .param/l "ALUOP_XOR" 0 4 21, C4<1100>;
P_0x5edf3f2f56a0 .param/l "alu_op_width" 0 4 6, +C4<00000000000000000000000000000100>;
P_0x5edf3f2f56e0 .param/l "op_width" 0 4 5, +C4<00000000000000000000000000100000>;
L_0x79331cf36018 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5edf3f301d00_0 .net/2u *"_ivl_0", 31 0, L_0x79331cf36018;  1 drivers
v0x5edf3f3300f0_0 .net "alu_op", 3 0, L_0x5edf3f334690;  alias, 1 drivers
v0x5edf3f3301d0_0 .net "op1", 31 0, L_0x5edf3f3332f0;  alias, 1 drivers
v0x5edf3f330290_0 .net "op2", 31 0, L_0x5edf3f3338e0;  alias, 1 drivers
v0x5edf3f330370_0 .var "ovf", 0 0;
v0x5edf3f330480_0 .var "result", 31 0;
v0x5edf3f330560_0 .net "zero", 0 0, L_0x5edf3f344990;  alias, 1 drivers
E_0x5edf3f2d49f0 .event edge, v0x5edf3f3300f0_0, v0x5edf3f3301d0_0, v0x5edf3f330290_0, v0x5edf3f330480_0;
L_0x5edf3f344990 .cmp/eq 32, v0x5edf3f330480_0, L_0x79331cf36018;
S_0x5edf3f3306e0 .scope module, "encoder_inst" "calc_enc" 3 28, 5 4 0, S_0x5edf3f306360;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "btnl";
    .port_info 1 /INPUT 1 "btnr";
    .port_info 2 /INPUT 1 "btnd";
    .port_info 3 /OUTPUT 4 "alu_op";
L_0x5edf3f333a10 .functor NOT 1, v0x5edf3f332be0_0, C4<0>, C4<0>, C4<0>;
L_0x5edf3f333a80 .functor NOT 1, v0x5edf3f332cd0_0, C4<0>, C4<0>, C4<0>;
L_0x5edf3f333af0 .functor NOT 1, v0x5edf3f332b10_0, C4<0>, C4<0>, C4<0>;
L_0x5edf3f333b60 .functor AND 1, L_0x5edf3f333a10, v0x5edf3f332b10_0, C4<1>, C4<1>;
L_0x5edf3f333c50 .functor AND 1, v0x5edf3f332be0_0, v0x5edf3f332cd0_0, C4<1>, C4<1>;
L_0x5edf3f333de0 .functor AND 1, L_0x5edf3f333c50, L_0x5edf3f333af0, C4<1>, C4<1>;
L_0x5edf3f333e90 .functor OR 1, L_0x5edf3f333b60, L_0x5edf3f333de0, C4<0>, C4<0>;
L_0x5edf3f333f50 .functor OR 1, L_0x5edf3f333a80, L_0x5edf3f333af0, C4<0>, C4<0>;
L_0x5edf3f334060 .functor AND 1, v0x5edf3f332be0_0, L_0x5edf3f333f50, C4<1>, C4<1>;
L_0x5edf3f334120 .functor AND 1, L_0x5edf3f333a10, v0x5edf3f332cd0_0, C4<1>, C4<1>;
L_0x5edf3f3341f0 .functor XOR 1, v0x5edf3f332cd0_0, v0x5edf3f332b10_0, C4<0>, C4<0>;
L_0x5edf3f334260 .functor NOT 1, L_0x5edf3f3341f0, C4<0>, C4<0>, C4<0>;
L_0x5edf3f334340 .functor AND 1, v0x5edf3f332be0_0, L_0x5edf3f334260, C4<1>, C4<1>;
L_0x5edf3f334400 .functor OR 1, L_0x5edf3f334120, L_0x5edf3f334340, C4<0>, C4<0>;
L_0x5edf3f3342d0 .functor AND 1, v0x5edf3f332be0_0, v0x5edf3f332cd0_0, C4<1>, C4<1>;
L_0x5edf3f334590 .functor AND 1, v0x5edf3f332be0_0, v0x5edf3f332b10_0, C4<1>, C4<1>;
L_0x5edf3f334820 .functor OR 1, L_0x5edf3f3342d0, L_0x5edf3f334590, C4<0>, C4<0>;
v0x5edf3f330950_0 .net *"_ivl_11", 0 0, L_0x5edf3f334060;  1 drivers
v0x5edf3f330a30_0 .net *"_ivl_18", 0 0, L_0x5edf3f334400;  1 drivers
v0x5edf3f330b10_0 .net *"_ivl_23", 0 0, L_0x5edf3f334820;  1 drivers
v0x5edf3f330bd0_0 .net *"_ivl_7", 0 0, L_0x5edf3f333e90;  1 drivers
v0x5edf3f330cb0_0 .net "alu_op", 3 0, L_0x5edf3f334690;  alias, 1 drivers
v0x5edf3f330dc0_0 .net "and0_bot", 0 0, L_0x5edf3f333de0;  1 drivers
v0x5edf3f330e60_0 .net "and0_mid", 0 0, L_0x5edf3f333c50;  1 drivers
v0x5edf3f330f20_0 .net "and0_top", 0 0, L_0x5edf3f333b60;  1 drivers
v0x5edf3f330fe0_0 .net "and2_bot", 0 0, L_0x5edf3f334340;  1 drivers
v0x5edf3f3310a0_0 .net "and2_top", 0 0, L_0x5edf3f334120;  1 drivers
v0x5edf3f331160_0 .net "and3_bot", 0 0, L_0x5edf3f334590;  1 drivers
v0x5edf3f331220_0 .net "and3_top", 0 0, L_0x5edf3f3342d0;  1 drivers
v0x5edf3f3312e0_0 .net "btnd", 0 0, v0x5edf3f332b10_0;  alias, 1 drivers
v0x5edf3f3313a0_0 .net "btnl", 0 0, v0x5edf3f332be0_0;  alias, 1 drivers
v0x5edf3f331460_0 .net "btnr", 0 0, v0x5edf3f332cd0_0;  alias, 1 drivers
v0x5edf3f331520_0 .net "not_btnd", 0 0, L_0x5edf3f333af0;  1 drivers
v0x5edf3f3315e0_0 .net "not_btnl", 0 0, L_0x5edf3f333a10;  1 drivers
v0x5edf3f3316a0_0 .net "not_btnr", 0 0, L_0x5edf3f333a80;  1 drivers
v0x5edf3f331760_0 .net "not_xor2", 0 0, L_0x5edf3f334260;  1 drivers
v0x5edf3f331820_0 .net "or1_mid", 0 0, L_0x5edf3f333f50;  1 drivers
v0x5edf3f3318e0_0 .net "xor2_mid", 0 0, L_0x5edf3f3341f0;  1 drivers
L_0x5edf3f334690 .concat8 [ 1 1 1 1], L_0x5edf3f333e90, L_0x5edf3f334060, L_0x5edf3f334400, L_0x5edf3f334820;
    .scope S_0x5edf3f300bc0;
T_0 ;
    %wait E_0x5edf3f2d49f0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5edf3f330480_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5edf3f330370_0, 0, 1;
    %load/vec4 v0x5edf3f3300f0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5edf3f330480_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5edf3f330370_0, 0, 1;
    %jmp T_0.13;
T_0.0 ;
    %load/vec4 v0x5edf3f3301d0_0;
    %load/vec4 v0x5edf3f330290_0;
    %and;
    %store/vec4 v0x5edf3f330480_0, 0, 32;
    %jmp T_0.13;
T_0.1 ;
    %load/vec4 v0x5edf3f3301d0_0;
    %load/vec4 v0x5edf3f330290_0;
    %or;
    %store/vec4 v0x5edf3f330480_0, 0, 32;
    %jmp T_0.13;
T_0.2 ;
    %load/vec4 v0x5edf3f3301d0_0;
    %load/vec4 v0x5edf3f330290_0;
    %or;
    %inv;
    %store/vec4 v0x5edf3f330480_0, 0, 32;
    %jmp T_0.13;
T_0.3 ;
    %load/vec4 v0x5edf3f3301d0_0;
    %load/vec4 v0x5edf3f330290_0;
    %and;
    %inv;
    %store/vec4 v0x5edf3f330480_0, 0, 32;
    %jmp T_0.13;
T_0.4 ;
    %load/vec4 v0x5edf3f3301d0_0;
    %load/vec4 v0x5edf3f330290_0;
    %xor;
    %store/vec4 v0x5edf3f330480_0, 0, 32;
    %jmp T_0.13;
T_0.5 ;
    %load/vec4 v0x5edf3f3301d0_0;
    %load/vec4 v0x5edf3f330290_0;
    %add;
    %store/vec4 v0x5edf3f330480_0, 0, 32;
    %load/vec4 v0x5edf3f3301d0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x5edf3f330290_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5edf3f330480_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x5edf3f3301d0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v0x5edf3f330370_0, 0, 1;
    %jmp T_0.13;
T_0.6 ;
    %load/vec4 v0x5edf3f3301d0_0;
    %load/vec4 v0x5edf3f330290_0;
    %sub;
    %store/vec4 v0x5edf3f330480_0, 0, 32;
    %load/vec4 v0x5edf3f3301d0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x5edf3f330290_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x5edf3f330480_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x5edf3f3301d0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v0x5edf3f330370_0, 0, 1;
    %jmp T_0.13;
T_0.7 ;
    %load/vec4 v0x5edf3f3301d0_0;
    %load/vec4 v0x5edf3f330290_0;
    %mul;
    %store/vec4 v0x5edf3f330480_0, 0, 32;
    %load/vec4 v0x5edf3f3301d0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x5edf3f330480_0;
    %load/vec4 v0x5edf3f3301d0_0;
    %div/s;
    %load/vec4 v0x5edf3f330290_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.14, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5edf3f330370_0, 0, 1;
    %jmp T_0.15;
T_0.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5edf3f330370_0, 0, 1;
T_0.15 ;
    %jmp T_0.13;
T_0.8 ;
    %load/vec4 v0x5edf3f3301d0_0;
    %load/vec4 v0x5edf3f330290_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x5edf3f330480_0, 0, 32;
    %jmp T_0.13;
T_0.9 ;
    %load/vec4 v0x5edf3f3301d0_0;
    %load/vec4 v0x5edf3f330290_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x5edf3f330480_0, 0, 32;
    %jmp T_0.13;
T_0.10 ;
    %load/vec4 v0x5edf3f3301d0_0;
    %load/vec4 v0x5edf3f330290_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x5edf3f330480_0, 0, 32;
    %jmp T_0.13;
T_0.11 ;
    %load/vec4 v0x5edf3f3301d0_0;
    %load/vec4 v0x5edf3f330290_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x5edf3f330480_0, 0, 32;
    %jmp T_0.13;
T_0.13 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x5edf3f306360;
T_1 ;
    %wait E_0x5edf3f2f6d00;
    %load/vec4 v0x5edf3f332170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5edf3f331da0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5edf3f332210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x5edf3f332030_0;
    %parti/s 16, 0, 2;
    %assign/vec4 v0x5edf3f331da0_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5edf3f3061d0;
T_2 ;
    %delay 5000, 0;
    %load/vec4 v0x5edf3f332e10_0;
    %inv;
    %store/vec4 v0x5edf3f332e10_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5edf3f3061d0;
T_3 ;
    %vpi_call 2 21 "$dumpfile", "calc_simulation.vcd" {0 0 0};
    %vpi_call 2 22 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5edf3f3061d0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5edf3f332e10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5edf3f332a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5edf3f332950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5edf3f332be0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5edf3f332cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5edf3f332b10_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5edf3f332f50_0, 0, 16;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5edf3f332950_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5edf3f332950_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 27 "$display", "1. Reset: LED=%h (Expected: 0000)", v0x5edf3f332eb0_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 10330, 0, 16;
    %store/vec4 v0x5edf3f332f50_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5edf3f332be0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5edf3f332cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5edf3f332b10_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5edf3f332a40_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5edf3f332a40_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 32 "$display", "2. ADD: LED=%h (Expected: 285a)", v0x5edf3f332eb0_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 1224, 0, 16;
    %store/vec4 v0x5edf3f332f50_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5edf3f332be0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5edf3f332cd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5edf3f332b10_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5edf3f332a40_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5edf3f332a40_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 37 "$display", "3. XOR: LED=%h (Expected: 2c92)", v0x5edf3f332eb0_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 5, 0, 16;
    %store/vec4 v0x5edf3f332f50_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5edf3f332be0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5edf3f332cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5edf3f332b10_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5edf3f332a40_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5edf3f332a40_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 42 "$display", "4. SRL: LED=%h (Expected: 0164)", v0x5edf3f332eb0_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 41093, 0, 16;
    %store/vec4 v0x5edf3f332f50_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5edf3f332be0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5edf3f332cd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5edf3f332b10_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5edf3f332a40_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5edf3f332a40_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 47 "$display", "5. NOR: LED=%h (Expected: 5e1a)", v0x5edf3f332eb0_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 2046, 0, 16;
    %store/vec4 v0x5edf3f332f50_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5edf3f332be0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5edf3f332cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5edf3f332b10_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5edf3f332a40_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5edf3f332a40_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 52 "$display", "6. MUL: LED=%h (Expected: 13cc)", v0x5edf3f332eb0_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 4, 0, 16;
    %store/vec4 v0x5edf3f332f50_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5edf3f332be0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5edf3f332cd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5edf3f332b10_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5edf3f332a40_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5edf3f332a40_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 57 "$display", "7. SLL: LED=%h (Expected: 3cc0)", v0x5edf3f332eb0_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 64101, 0, 16;
    %store/vec4 v0x5edf3f332f50_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5edf3f332be0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5edf3f332cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5edf3f332b10_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5edf3f332a40_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5edf3f332a40_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 62 "$display", "8. NAND: LED=%h (Expected: c7bf)", v0x5edf3f332eb0_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 45796, 0, 16;
    %store/vec4 v0x5edf3f332f50_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5edf3f332be0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5edf3f332cd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5edf3f332b10_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5edf3f332a40_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5edf3f332a40_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 67 "$display", "9. SUB: LED=%h (Expected: 14db)", v0x5edf3f332eb0_0 {0 0 0};
    %delay 50000, 0;
    %vpi_call 2 69 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "calc_tb.v";
    "calc.v";
    "./../ex1/alu.v";
    "./calc_enc.v";
