                                      1 ;--------------------------------------------------------
                                      2 ; File Created by SDCC : free open source ANSI-C Compiler
                                      3 ; Version 3.9.0 #11195 (FreeBSD)
                                      4 ;--------------------------------------------------------
                                      5 	.module stm8s_tim2_CCxCmd
                                      6 	.optsdcc -mstm8
                                      7 	
                                      8 ;--------------------------------------------------------
                                      9 ; Public variables in this module
                                     10 ;--------------------------------------------------------
                                     11 	.globl _TIM2_CCxCmd
                                     12 ;--------------------------------------------------------
                                     13 ; ram data
                                     14 ;--------------------------------------------------------
                                     15 	.area DATA
                                     16 ;--------------------------------------------------------
                                     17 ; ram data
                                     18 ;--------------------------------------------------------
                                     19 	.area INITIALIZED
                                     20 ;--------------------------------------------------------
                                     21 ; absolute external ram data
                                     22 ;--------------------------------------------------------
                                     23 	.area DABS (ABS)
                                     24 
                                     25 ; default segment ordering for linker
                                     26 	.area HOME
                                     27 	.area GSINIT
                                     28 	.area GSFINAL
                                     29 	.area CONST
                                     30 	.area INITIALIZER
                                     31 	.area CODE
                                     32 
                                     33 ;--------------------------------------------------------
                                     34 ; global & static initialisations
                                     35 ;--------------------------------------------------------
                                     36 	.area HOME
                                     37 	.area GSINIT
                                     38 	.area GSFINAL
                                     39 	.area GSINIT
                                     40 ;--------------------------------------------------------
                                     41 ; Home
                                     42 ;--------------------------------------------------------
                                     43 	.area HOME
                                     44 	.area HOME
                                     45 ;--------------------------------------------------------
                                     46 ; code
                                     47 ;--------------------------------------------------------
                                     48 	.area CODE
                                     49 ;	./src/stm8s_tim2_CCxCmd.c: 53: void TIM2_CCxCmd(TIM2_Channel_TypeDef TIM2_Channel, FunctionalState NewState)
                                     50 ;	-----------------------------------------
                                     51 ;	 function TIM2_CCxCmd
                                     52 ;	-----------------------------------------
      000000                         53 _TIM2_CCxCmd:
                                     54 ;	./src/stm8s_tim2_CCxCmd.c: 59: if (TIM2_Channel == TIM2_CHANNEL_1)
      000000 0D 03            [ 1]   55 	tnz	(0x03, sp)
      000002 26 13            [ 1]   56 	jrne	00114$
                                     57 ;	./src/stm8s_tim2_CCxCmd.c: 64: TIM2->CCER1 |= (uint8_t)TIM2_CCER1_CC1E;
      000004 C6 53 0A         [ 1]   58 	ld	a, 0x530a
                                     59 ;	./src/stm8s_tim2_CCxCmd.c: 62: if (NewState != DISABLE)
      000007 0D 04            [ 1]   60 	tnz	(0x04, sp)
      000009 27 06            [ 1]   61 	jreq	00102$
                                     62 ;	./src/stm8s_tim2_CCxCmd.c: 64: TIM2->CCER1 |= (uint8_t)TIM2_CCER1_CC1E;
      00000B AA 01            [ 1]   63 	or	a, #0x01
      00000D C7 53 0A         [ 1]   64 	ld	0x530a, a
      000010 81               [ 4]   65 	ret
      000011                         66 00102$:
                                     67 ;	./src/stm8s_tim2_CCxCmd.c: 68: TIM2->CCER1 &= (uint8_t)(~TIM2_CCER1_CC1E);
      000011 A4 FE            [ 1]   68 	and	a, #0xfe
      000013 C7 53 0A         [ 1]   69 	ld	0x530a, a
      000016 81               [ 4]   70 	ret
      000017                         71 00114$:
                                     72 ;	./src/stm8s_tim2_CCxCmd.c: 72: else if (TIM2_Channel == TIM2_CHANNEL_2)
      000017 7B 03            [ 1]   73 	ld	a, (0x03, sp)
      000019 4A               [ 1]   74 	dec	a
      00001A 26 13            [ 1]   75 	jrne	00111$
                                     76 ;	./src/stm8s_tim2_CCxCmd.c: 64: TIM2->CCER1 |= (uint8_t)TIM2_CCER1_CC1E;
      00001C C6 53 0A         [ 1]   77 	ld	a, 0x530a
                                     78 ;	./src/stm8s_tim2_CCxCmd.c: 75: if (NewState != DISABLE)
      00001F 0D 04            [ 1]   79 	tnz	(0x04, sp)
      000021 27 06            [ 1]   80 	jreq	00105$
                                     81 ;	./src/stm8s_tim2_CCxCmd.c: 77: TIM2->CCER1 |= (uint8_t)TIM2_CCER1_CC2E;
      000023 AA 10            [ 1]   82 	or	a, #0x10
      000025 C7 53 0A         [ 1]   83 	ld	0x530a, a
      000028 81               [ 4]   84 	ret
      000029                         85 00105$:
                                     86 ;	./src/stm8s_tim2_CCxCmd.c: 81: TIM2->CCER1 &= (uint8_t)(~TIM2_CCER1_CC2E);
      000029 A4 EF            [ 1]   87 	and	a, #0xef
      00002B C7 53 0A         [ 1]   88 	ld	0x530a, a
      00002E 81               [ 4]   89 	ret
      00002F                         90 00111$:
                                     91 ;	./src/stm8s_tim2_CCxCmd.c: 89: TIM2->CCER2 |= (uint8_t)TIM2_CCER2_CC3E;
      00002F C6 53 0B         [ 1]   92 	ld	a, 0x530b
                                     93 ;	./src/stm8s_tim2_CCxCmd.c: 87: if (NewState != DISABLE)
      000032 0D 04            [ 1]   94 	tnz	(0x04, sp)
      000034 27 06            [ 1]   95 	jreq	00108$
                                     96 ;	./src/stm8s_tim2_CCxCmd.c: 89: TIM2->CCER2 |= (uint8_t)TIM2_CCER2_CC3E;
      000036 AA 01            [ 1]   97 	or	a, #0x01
      000038 C7 53 0B         [ 1]   98 	ld	0x530b, a
      00003B 81               [ 4]   99 	ret
      00003C                        100 00108$:
                                    101 ;	./src/stm8s_tim2_CCxCmd.c: 93: TIM2->CCER2 &= (uint8_t)(~TIM2_CCER2_CC3E);
      00003C A4 FE            [ 1]  102 	and	a, #0xfe
      00003E C7 53 0B         [ 1]  103 	ld	0x530b, a
                                    104 ;	./src/stm8s_tim2_CCxCmd.c: 96: }
      000041 81               [ 4]  105 	ret
                                    106 	.area CODE
                                    107 	.area CONST
                                    108 	.area INITIALIZER
                                    109 	.area CABS (ABS)
