/// Auto-generated register definitions for PLL_SYS
/// Family: rp2040
/// Vendor: Raspberry Pi
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>

namespace alloy::hal::raspberrypi::rp2040::pll_sys {

// ============================================================================
// PLL_SYS - Peripheral Registers
// Base Address: 0x40028000
// ============================================================================

/// PLL_SYS Register Structure
struct PLL_SYS_Registers {

    /// Control and Status\n GENERAL CONSTRAINTS:\n Reference clock frequency min=5MHz, max=800MHz\n Feedback divider min=16, max=320\n VCO frequency min=400MHz, max=1600MHz
    /// Offset: 0x0000
    /// Reset value: 0x00000001
    volatile uint32_t CS;

    /// Controls the PLL power modes.
    /// Offset: 0x0004
    /// Reset value: 0x0000002D
    volatile uint32_t PWR;

    /// Feedback divisor\n (note: this PLL does not support fractional division)
    /// Offset: 0x0008
    /// Reset value: 0x00000000
    volatile uint32_t FBDIV_INT;

    /// Controls the PLL post dividers for the primary output\n (note: this PLL does not have a secondary output)\n the primary output is driven from VCO divided by postdiv1*postdiv2
    /// Offset: 0x000C
    /// Reset value: 0x00077000
    volatile uint32_t PRIM;
};

static_assert(sizeof(PLL_SYS_Registers) >= 16, "PLL_SYS_Registers size mismatch");

/// PLL_SYS peripheral instance
inline PLL_SYS_Registers* PLL_SYS() {
    return reinterpret_cast<PLL_SYS_Registers*>(0x40028000);
}

}  // namespace alloy::hal::raspberrypi::rp2040::pll_sys
