<module name="ESM_AM62A_MAIN0_CFG" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="CFG_PID" acronym="CFG_PID" offset="0x0" width="32" description="">
		<bitfield id="SCHEME" width="2" begin="31" end="30" resetval="0x1" description="PID register scheme" range="31 - 30" rwaccess="R"/> 
		<bitfield id="BU" width="2" begin="29" end="28" resetval="0x2" description="Business Unit: 10 = Processors" range="29 - 28" rwaccess="R"/> 
		<bitfield id="FUNC" width="12" begin="27" end="16" resetval="0x4064" description="Module ID" range="27 - 16" rwaccess="R"/> 
		<bitfield id="RTL" width="5" begin="15" end="11" resetval="0x9" description="RTL revision. Will vary depending on release." range="15 - 11" rwaccess="R"/> 
		<bitfield id="MAJOR" width="3" begin="10" end="8" resetval="0x1" description="Major revision" range="10 - 8" rwaccess="R"/> 
		<bitfield id="CUSTOM" width="2" begin="7" end="6" resetval="0x0" description="Custom" range="7 - 6" rwaccess="R"/> 
		<bitfield id="MINOR" width="6" begin="5" end="0" resetval="0x0" description="Minor revision" range="5 - 0" rwaccess="R"/>
	</register>
	<register id="CFG_INFO" acronym="CFG_INFO" offset="0x4" width="32" description="">
		<bitfield id="LAST_RESET" width="1" begin="31" end="31" resetval="0x0" description="Indicates the Source of the last Reset" range="31" rwaccess="R"/> 
		<bitfield id="PULSE_GROUPS" width="8" begin="15" end="8" resetval="0x1" description="Number of Pulse Error Groups" range="15 - 8" rwaccess="R"/> 
		<bitfield id="GROUPS" width="8" begin="7" end="0" resetval="0x7" description="Total number of Error Groups" range="7 - 0" rwaccess="R"/>
	</register>
	<register id="CFG_EN" acronym="CFG_EN" offset="0x8" width="32" description="">
		<bitfield id="KEY" width="4" begin="3" end="0" resetval="0x0" description="Global Enable" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG_SFT_RST" acronym="CFG_SFT_RST" offset="0xC" width="32" description="">
		<bitfield id="KEY" width="4" begin="3" end="0" resetval="0x0" description="Global Soft Reset" range="3 - 0" rwaccess="W"/>
	</register>
	<register id="CFG_ERR_RAW" acronym="CFG_ERR_RAW" offset="0x10" width="32" description="">
		<bitfield id="STS" width="7" begin="6" end="0" resetval="0x0" description="This is the raw status for config errors" range="6 - 0" rwaccess="R/W1TS"/>
	</register>
	<register id="CFG_ERR_STS" acronym="CFG_ERR_STS" offset="0x14" width="32" description="">
		<bitfield id="MSK" width="7" begin="6" end="0" resetval="0x0" description="This is the masked status/clear for config errors" range="6 - 0" rwaccess="R/W1TC"/>
	</register>
	<register id="CFG_ERR_EN_SET" acronym="CFG_ERR_EN_SET" offset="0x18" width="32" description="">
		<bitfield id="MSK" width="7" begin="6" end="0" resetval="0x0" description="This is the mask enable set for config errors" range="6 - 0" rwaccess="R/W1TS"/>
	</register>
	<register id="CFG_ERR_EN_CLR" acronym="CFG_ERR_EN_CLR" offset="0x1C" width="32" description="">
		<bitfield id="MSK" width="7" begin="6" end="0" resetval="0x0" description="This is the mask enable clear for config errors" range="6 - 0" rwaccess="R/W1TC"/>
	</register>
	<register id="CFG_LOW_PRI" acronym="CFG_LOW_PRI" offset="0x20" width="32" description="">
		<bitfield id="PLS" width="16" begin="31" end="16" resetval="0x65535" description="This is the highest priority outstanding low priority pulse interrupt" range="31 - 16" rwaccess="R"/> 
		<bitfield id="LVL" width="16" begin="15" end="0" resetval="0x65535" description="This is the highest priority outstanding low priority level interrupt" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="CFG_HI_PRI" acronym="CFG_HI_PRI" offset="0x24" width="32" description="">
		<bitfield id="PLS" width="16" begin="31" end="16" resetval="0x65535" description="This is the highest priority outstanding high priority pulse interrupt" range="31 - 16" rwaccess="R"/> 
		<bitfield id="LVL" width="16" begin="15" end="0" resetval="0x65535" description="This is the highest priority outstanding high priority level interrupt" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="CFG_LOW" acronym="CFG_LOW" offset="0x28" width="32" description="">
		<bitfield id="STS" width="32" begin="31" end="0" resetval="0x0" description="This is the raw status for config errors" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG_HI" acronym="CFG_HI" offset="0x2C" width="32" description="">
		<bitfield id="STS" width="32" begin="31" end="0" resetval="0x0" description="This is the raw status for config errors" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG_EOI" acronym="CFG_EOI" offset="0x30" width="32" description="">
		<bitfield id="KEY" width="11" begin="10" end="0" resetval="0x0" description="This is the interrupt being serviced" range="10 - 0" rwaccess="W"/>
	</register>
	<register id="CFG_PIN_CTRL" acronym="CFG_PIN_CTRL" offset="0x40" width="32" description="">
		<bitfield id="PWM_EN" width="4" begin="7" end="4" resetval="0x0" description="PWM enable" range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="KEY" width="4" begin="3" end="0" resetval="0x0" description="Pin Control Key" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG_PIN_STS" acronym="CFG_PIN_STS" offset="0x44" width="32" description="">
		<bitfield id="VAL" width="1" begin="0" end="0" resetval="0x0" description="Value of the error_pin_n" range="0" rwaccess="R"/>
	</register>
	<register id="CFG_PIN_CNTR" acronym="CFG_PIN_CNTR" offset="0x48" width="32" description="">
		<bitfield id="COUNT" width="24" begin="23" end="0" resetval="0x0" description="Current Counter Value" range="23 - 0" rwaccess="R"/>
	</register>
	<register id="CFG_PIN_CNTR_PRE" acronym="CFG_PIN_CNTR_PRE" offset="0x4C" width="32" description="">
		<bitfield id="COUNT" width="24" begin="23" end="0" resetval="0x0" description="Counter Pre-Load Value" range="23 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG_PWMH_PIN_CNTR" acronym="CFG_PWMH_PIN_CNTR" offset="0x50" width="32" description="">
		<bitfield id="COUNT" width="24" begin="23" end="0" resetval="0x0" description="Current Counter Value" range="23 - 0" rwaccess="R"/>
	</register>
	<register id="CFG_PWMH_PIN_CNTR_PRE" acronym="CFG_PWMH_PIN_CNTR_PRE" offset="0x54" width="32" description="">
		<bitfield id="COUNT" width="24" begin="23" end="0" resetval="0x0" description="Counter Pre-Load Value" range="23 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG_PWML_PIN_CNTR" acronym="CFG_PWML_PIN_CNTR" offset="0x58" width="32" description="">
		<bitfield id="COUNT" width="24" begin="23" end="0" resetval="0x0" description="Current Counter Value" range="23 - 0" rwaccess="R"/>
	</register>
	<register id="CFG_PWML_PIN_CNTR_PRE" acronym="CFG_PWML_PIN_CNTR_PRE" offset="0x5C" width="32" description="">
		<bitfield id="COUNT" width="24" begin="23" end="0" resetval="0x0" description="Counter Pre-Load Value" range="23 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG_RAW" acronym="CFG_RAW" offset="0x0" width="32" description="">
		<bitfield id="STS" width="32" begin="31" end="0" resetval="0x0" description="This is the raw status/set for errors Group A" range="31 - 0" rwaccess="R/W1TS"/>
	</register>
	<register id="CFG_STS" acronym="CFG_STS" offset="0x4" width="32" description="">
		<bitfield id="MSK" width="32" begin="31" end="0" resetval="0x0" description="This is the masked status/clear for errors in Group A" range="31 - 0" rwaccess="R/W1TC"/>
	</register>
	<register id="CFG_INTR_EN_SET" acronym="CFG_INTR_EN_SET" offset="0x8" width="32" description="">
		<bitfield id="MSK" width="32" begin="31" end="0" resetval="0x0" description="This is the mask enable set for errors in Group A" range="31 - 0" rwaccess="R/W1TS"/>
	</register>
	<register id="CFG_INTR_EN_CLR" acronym="CFG_INTR_EN_CLR" offset="0xC" width="32" description="">
		<bitfield id="MSK" width="32" begin="31" end="0" resetval="0x0" description="This is the mask enable clear for errors in Group A" range="31 - 0" rwaccess="R/W1TC"/>
	</register>
	<register id="CFG_INT_PRIO" acronym="CFG_INT_PRIO" offset="0x10" width="32" description="">
		<bitfield id="MSK" width="32" begin="31" end="0" resetval="0x0" description="This is interrupt priority for errors in Group A" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG_PIN_EN_SET" acronym="CFG_PIN_EN_SET" offset="0x14" width="32" description="">
		<bitfield id="MSK" width="32" begin="31" end="0" resetval="0x0" description="This is the error pin influence enable set for errors in Group A" range="31 - 0" rwaccess="R/W1TS"/>
	</register>
	<register id="CFG_PIN_EN_CLR" acronym="CFG_PIN_EN_CLR" offset="0x18" width="32" description="">
		<bitfield id="MSK" width="32" begin="31" end="0" resetval="0x0" description="This is the error pin influence enable clear for errors in Group A" range="31 - 0" rwaccess="R/W1TC"/>
	</register>
</module>