\doxysubsection{SPI Status Flag Macros }
\hypertarget{group___s_p_i___s_t_a_t_u_s___f_l_a_g___m_a_c_r_o_s}{}\label{group___s_p_i___s_t_a_t_u_s___f_l_a_g___m_a_c_r_o_s}\index{SPI Status Flag Macros@{SPI Status Flag Macros}}


SPI Status Flag macros.  


Collaboration diagram for SPI Status Flag Macros\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=299pt]{group___s_p_i___s_t_a_t_u_s___f_l_a_g___m_a_c_r_o_s}
\end{center}
\end{figure}
\doxysubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___s_p_i___s_t_a_t_u_s___f_l_a_g___m_a_c_r_o_s_gaa4bf84364251d2d1fb189fd72030656e}{SPI\+\_\+\+STATUS\+\_\+\+FLAG\+\_\+\+RXNE}}~0
\begin{DoxyCompactList}\small\item\em Receive buffer not empty (bit 0). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_p_i___s_t_a_t_u_s___f_l_a_g___m_a_c_r_o_s_ga13cea6befcaaeb6421eb7e801abb48fe}{SPI\+\_\+\+STATUS\+\_\+\+FLAG\+\_\+\+TXE}}~1
\begin{DoxyCompactList}\small\item\em Transmit buffer empty (bit 1). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_p_i___s_t_a_t_u_s___f_l_a_g___m_a_c_r_o_s_ga3017bec8f75601f7195ec984a9fc0746}{SPI\+\_\+\+STATUS\+\_\+\+FLAG\+\_\+\+CHSIDE}}~2
\begin{DoxyCompactList}\small\item\em Channel side (bit 2). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_p_i___s_t_a_t_u_s___f_l_a_g___m_a_c_r_o_s_gacbba7922997b519488d93c6c3a0b8bfb}{SPI\+\_\+\+STATUS\+\_\+\+FLAG\+\_\+\+UDR}}~3
\begin{DoxyCompactList}\small\item\em Underrun error (bit 3). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_p_i___s_t_a_t_u_s___f_l_a_g___m_a_c_r_o_s_ga9c8a4d37f13d0ad3bd10eb1aa1bc19b6}{SPI\+\_\+\+STATUS\+\_\+\+FLAG\+\_\+\+CRCERR}}~4
\begin{DoxyCompactList}\small\item\em CRC error (bit 4). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_p_i___s_t_a_t_u_s___f_l_a_g___m_a_c_r_o_s_ga03bd0883899d8dcc406d3af27287a35e}{SPI\+\_\+\+STATUS\+\_\+\+FLAG\+\_\+\+MODF}}~5
\begin{DoxyCompactList}\small\item\em Mode fault (bit 5). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_p_i___s_t_a_t_u_s___f_l_a_g___m_a_c_r_o_s_ga56a2f9dc08aa73b82af59effc87d12c6}{SPI\+\_\+\+STATUS\+\_\+\+FLAG\+\_\+\+OVR}}~6
\begin{DoxyCompactList}\small\item\em Overrun error (bit 6). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_p_i___s_t_a_t_u_s___f_l_a_g___m_a_c_r_o_s_ga891a0e21281996b5ea7421f13182d5b6}{SPI\+\_\+\+STATUS\+\_\+\+FLAG\+\_\+\+BSY}}~7
\begin{DoxyCompactList}\small\item\em Busy (bit 7). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_p_i___s_t_a_t_u_s___f_l_a_g___m_a_c_r_o_s_ga0db5fe5f162a4647007ae3242a45da97}{SPI\+\_\+\+STATUS\+\_\+\+FLAG\+\_\+\+FRE}}~8
\begin{DoxyCompactList}\small\item\em Frame format error (bit 8). \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsubsection{Detailed Description}
SPI Status Flag macros. 



\label{doc-define-members}
\Hypertarget{group___s_p_i___s_t_a_t_u_s___f_l_a_g___m_a_c_r_o_s_doc-define-members}
\doxysubsubsection{Macro Definition Documentation}
\Hypertarget{group___s_p_i___s_t_a_t_u_s___f_l_a_g___m_a_c_r_o_s_ga891a0e21281996b5ea7421f13182d5b6}\index{SPI Status Flag Macros@{SPI Status Flag Macros}!SPI\_STATUS\_FLAG\_BSY@{SPI\_STATUS\_FLAG\_BSY}}
\index{SPI\_STATUS\_FLAG\_BSY@{SPI\_STATUS\_FLAG\_BSY}!SPI Status Flag Macros@{SPI Status Flag Macros}}
\doxysubsubsubsection{\texorpdfstring{SPI\_STATUS\_FLAG\_BSY}{SPI\_STATUS\_FLAG\_BSY}}
{\footnotesize\ttfamily \label{group___s_p_i___s_t_a_t_u_s___f_l_a_g___m_a_c_r_o_s_ga891a0e21281996b5ea7421f13182d5b6} 
\#define SPI\+\_\+\+STATUS\+\_\+\+FLAG\+\_\+\+BSY~7}



Busy (bit 7). 

Status\+: SPI communication in progress. Set when SPI communication is ongoing or transmit buffer is not empty. Cleared automatically when communication completes. 

Definition at line \mbox{\hyperlink{stm32f407xx__spi_8h_source_l00239}{239}} of file \mbox{\hyperlink{stm32f407xx__spi_8h_source}{stm32f407xx\+\_\+spi.\+h}}.

\Hypertarget{group___s_p_i___s_t_a_t_u_s___f_l_a_g___m_a_c_r_o_s_ga3017bec8f75601f7195ec984a9fc0746}\index{SPI Status Flag Macros@{SPI Status Flag Macros}!SPI\_STATUS\_FLAG\_CHSIDE@{SPI\_STATUS\_FLAG\_CHSIDE}}
\index{SPI\_STATUS\_FLAG\_CHSIDE@{SPI\_STATUS\_FLAG\_CHSIDE}!SPI Status Flag Macros@{SPI Status Flag Macros}}
\doxysubsubsubsection{\texorpdfstring{SPI\_STATUS\_FLAG\_CHSIDE}{SPI\_STATUS\_FLAG\_CHSIDE}}
{\footnotesize\ttfamily \label{group___s_p_i___s_t_a_t_u_s___f_l_a_g___m_a_c_r_o_s_ga3017bec8f75601f7195ec984a9fc0746} 
\#define SPI\+\_\+\+STATUS\+\_\+\+FLAG\+\_\+\+CHSIDE~2}



Channel side (bit 2). 

Status\+: Indicates which audio channel is active (I2S mode only). Used in I2S mode only. Indicates current audio channel\+: 0 = Left channel, 1 = Right channel. Not used in SPI mode. 

Definition at line \mbox{\hyperlink{stm32f407xx__spi_8h_source_l00199}{199}} of file \mbox{\hyperlink{stm32f407xx__spi_8h_source}{stm32f407xx\+\_\+spi.\+h}}.

\Hypertarget{group___s_p_i___s_t_a_t_u_s___f_l_a_g___m_a_c_r_o_s_ga9c8a4d37f13d0ad3bd10eb1aa1bc19b6}\index{SPI Status Flag Macros@{SPI Status Flag Macros}!SPI\_STATUS\_FLAG\_CRCERR@{SPI\_STATUS\_FLAG\_CRCERR}}
\index{SPI\_STATUS\_FLAG\_CRCERR@{SPI\_STATUS\_FLAG\_CRCERR}!SPI Status Flag Macros@{SPI Status Flag Macros}}
\doxysubsubsubsection{\texorpdfstring{SPI\_STATUS\_FLAG\_CRCERR}{SPI\_STATUS\_FLAG\_CRCERR}}
{\footnotesize\ttfamily \label{group___s_p_i___s_t_a_t_u_s___f_l_a_g___m_a_c_r_o_s_ga9c8a4d37f13d0ad3bd10eb1aa1bc19b6} 
\#define SPI\+\_\+\+STATUS\+\_\+\+FLAG\+\_\+\+CRCERR~4}



CRC error (bit 4). 

Status\+: Data corruption detected (error condition). Set when received CRC doesn\textquotesingle{}t match calculated CRC. Only applicable when hardware CRC is enabled. Cleared by software. 

Definition at line \mbox{\hyperlink{stm32f407xx__spi_8h_source_l00215}{215}} of file \mbox{\hyperlink{stm32f407xx__spi_8h_source}{stm32f407xx\+\_\+spi.\+h}}.

\Hypertarget{group___s_p_i___s_t_a_t_u_s___f_l_a_g___m_a_c_r_o_s_ga0db5fe5f162a4647007ae3242a45da97}\index{SPI Status Flag Macros@{SPI Status Flag Macros}!SPI\_STATUS\_FLAG\_FRE@{SPI\_STATUS\_FLAG\_FRE}}
\index{SPI\_STATUS\_FLAG\_FRE@{SPI\_STATUS\_FLAG\_FRE}!SPI Status Flag Macros@{SPI Status Flag Macros}}
\doxysubsubsubsection{\texorpdfstring{SPI\_STATUS\_FLAG\_FRE}{SPI\_STATUS\_FLAG\_FRE}}
{\footnotesize\ttfamily \label{group___s_p_i___s_t_a_t_u_s___f_l_a_g___m_a_c_r_o_s_ga0db5fe5f162a4647007ae3242a45da97} 
\#define SPI\+\_\+\+STATUS\+\_\+\+FLAG\+\_\+\+FRE~8}



Frame format error (bit 8). 

Status\+: Frame synchronization error occurred (error condition). Set when frame format/synchronization error occurs (TI mode). Cleared by reading status register. 

Definition at line \mbox{\hyperlink{stm32f407xx__spi_8h_source_l00247}{247}} of file \mbox{\hyperlink{stm32f407xx__spi_8h_source}{stm32f407xx\+\_\+spi.\+h}}.

\Hypertarget{group___s_p_i___s_t_a_t_u_s___f_l_a_g___m_a_c_r_o_s_ga03bd0883899d8dcc406d3af27287a35e}\index{SPI Status Flag Macros@{SPI Status Flag Macros}!SPI\_STATUS\_FLAG\_MODF@{SPI\_STATUS\_FLAG\_MODF}}
\index{SPI\_STATUS\_FLAG\_MODF@{SPI\_STATUS\_FLAG\_MODF}!SPI Status Flag Macros@{SPI Status Flag Macros}}
\doxysubsubsubsection{\texorpdfstring{SPI\_STATUS\_FLAG\_MODF}{SPI\_STATUS\_FLAG\_MODF}}
{\footnotesize\ttfamily \label{group___s_p_i___s_t_a_t_u_s___f_l_a_g___m_a_c_r_o_s_ga03bd0883899d8dcc406d3af27287a35e} 
\#define SPI\+\_\+\+STATUS\+\_\+\+FLAG\+\_\+\+MODF~5}



Mode fault (bit 5). 

Status\+: Multi-\/master conflict detected (error condition). Set when NSS pin is pulled low while in master mode, causing automatic switch to slave mode. Cleared by reading status then writing config register. 

Definition at line \mbox{\hyperlink{stm32f407xx__spi_8h_source_l00223}{223}} of file \mbox{\hyperlink{stm32f407xx__spi_8h_source}{stm32f407xx\+\_\+spi.\+h}}.

\Hypertarget{group___s_p_i___s_t_a_t_u_s___f_l_a_g___m_a_c_r_o_s_ga56a2f9dc08aa73b82af59effc87d12c6}\index{SPI Status Flag Macros@{SPI Status Flag Macros}!SPI\_STATUS\_FLAG\_OVR@{SPI\_STATUS\_FLAG\_OVR}}
\index{SPI\_STATUS\_FLAG\_OVR@{SPI\_STATUS\_FLAG\_OVR}!SPI Status Flag Macros@{SPI Status Flag Macros}}
\doxysubsubsubsection{\texorpdfstring{SPI\_STATUS\_FLAG\_OVR}{SPI\_STATUS\_FLAG\_OVR}}
{\footnotesize\ttfamily \label{group___s_p_i___s_t_a_t_u_s___f_l_a_g___m_a_c_r_o_s_ga56a2f9dc08aa73b82af59effc87d12c6} 
\#define SPI\+\_\+\+STATUS\+\_\+\+FLAG\+\_\+\+OVR~6}



Overrun error (bit 6). 

Status\+: Received data was lost due to unread previous data (error condition). Set when new data is received while previous data is unread (data loss). Cleared by reading data register then reading status register. 

Definition at line \mbox{\hyperlink{stm32f407xx__spi_8h_source_l00231}{231}} of file \mbox{\hyperlink{stm32f407xx__spi_8h_source}{stm32f407xx\+\_\+spi.\+h}}.

\Hypertarget{group___s_p_i___s_t_a_t_u_s___f_l_a_g___m_a_c_r_o_s_gaa4bf84364251d2d1fb189fd72030656e}\index{SPI Status Flag Macros@{SPI Status Flag Macros}!SPI\_STATUS\_FLAG\_RXNE@{SPI\_STATUS\_FLAG\_RXNE}}
\index{SPI\_STATUS\_FLAG\_RXNE@{SPI\_STATUS\_FLAG\_RXNE}!SPI Status Flag Macros@{SPI Status Flag Macros}}
\doxysubsubsubsection{\texorpdfstring{SPI\_STATUS\_FLAG\_RXNE}{SPI\_STATUS\_FLAG\_RXNE}}
{\footnotesize\ttfamily \label{group___s_p_i___s_t_a_t_u_s___f_l_a_g___m_a_c_r_o_s_gaa4bf84364251d2d1fb189fd72030656e} 
\#define SPI\+\_\+\+STATUS\+\_\+\+FLAG\+\_\+\+RXNE~0}



Receive buffer not empty (bit 0). 

Status\+: Data available to read in receive buffer. Set when receive buffer contains valid data ready to be read. Cleared automatically when data register is read. 

Definition at line \mbox{\hyperlink{stm32f407xx__spi_8h_source_l00183}{183}} of file \mbox{\hyperlink{stm32f407xx__spi_8h_source}{stm32f407xx\+\_\+spi.\+h}}.

\Hypertarget{group___s_p_i___s_t_a_t_u_s___f_l_a_g___m_a_c_r_o_s_ga13cea6befcaaeb6421eb7e801abb48fe}\index{SPI Status Flag Macros@{SPI Status Flag Macros}!SPI\_STATUS\_FLAG\_TXE@{SPI\_STATUS\_FLAG\_TXE}}
\index{SPI\_STATUS\_FLAG\_TXE@{SPI\_STATUS\_FLAG\_TXE}!SPI Status Flag Macros@{SPI Status Flag Macros}}
\doxysubsubsubsection{\texorpdfstring{SPI\_STATUS\_FLAG\_TXE}{SPI\_STATUS\_FLAG\_TXE}}
{\footnotesize\ttfamily \label{group___s_p_i___s_t_a_t_u_s___f_l_a_g___m_a_c_r_o_s_ga13cea6befcaaeb6421eb7e801abb48fe} 
\#define SPI\+\_\+\+STATUS\+\_\+\+FLAG\+\_\+\+TXE~1}



Transmit buffer empty (bit 1). 

Status\+: Ready to transmit new data. Set when transmit buffer is empty and ready to accept new data. Cleared automatically when data is written to data register. 

Definition at line \mbox{\hyperlink{stm32f407xx__spi_8h_source_l00191}{191}} of file \mbox{\hyperlink{stm32f407xx__spi_8h_source}{stm32f407xx\+\_\+spi.\+h}}.

\Hypertarget{group___s_p_i___s_t_a_t_u_s___f_l_a_g___m_a_c_r_o_s_gacbba7922997b519488d93c6c3a0b8bfb}\index{SPI Status Flag Macros@{SPI Status Flag Macros}!SPI\_STATUS\_FLAG\_UDR@{SPI\_STATUS\_FLAG\_UDR}}
\index{SPI\_STATUS\_FLAG\_UDR@{SPI\_STATUS\_FLAG\_UDR}!SPI Status Flag Macros@{SPI Status Flag Macros}}
\doxysubsubsubsection{\texorpdfstring{SPI\_STATUS\_FLAG\_UDR}{SPI\_STATUS\_FLAG\_UDR}}
{\footnotesize\ttfamily \label{group___s_p_i___s_t_a_t_u_s___f_l_a_g___m_a_c_r_o_s_gacbba7922997b519488d93c6c3a0b8bfb} 
\#define SPI\+\_\+\+STATUS\+\_\+\+FLAG\+\_\+\+UDR~3}



Underrun error (bit 3). 

Status\+: Slave couldn\textquotesingle{}t provide data in time (error condition). Set in slave mode when master requests data but transmit buffer is empty. Cleared by reading status register then writing to data register. 

Definition at line \mbox{\hyperlink{stm32f407xx__spi_8h_source_l00207}{207}} of file \mbox{\hyperlink{stm32f407xx__spi_8h_source}{stm32f407xx\+\_\+spi.\+h}}.

