
f407IGT6-can.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005938  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000009ec  08005ac0  08005ac0  00006ac0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080064ac  080064ac  000080b4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080064ac  080064ac  000074ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080064b4  080064b4  000080b4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080064b4  080064b4  000074b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080064b8  080064b8  000074b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000b4  20000000  080064bc  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000080b4  2**0
                  CONTENTS
 10 .bss          000006c4  200000b4  200000b4  000080b4  2**2
                  ALLOC
 11 ._user_heap_stack 00000c00  20000778  20000778  000080b4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000080b4  2**0
                  CONTENTS, READONLY
 13 .debug_info   000125ed  00000000  00000000  000080e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000033b2  00000000  00000000  0001a6d1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001150  00000000  00000000  0001da88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000d30  00000000  00000000  0001ebd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00024b59  00000000  00000000  0001f908  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00016e4f  00000000  00000000  00044461  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000dad67  00000000  00000000  0005b2b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00136017  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004734  00000000  00000000  0013605c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000069  00000000  00000000  0013a790  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	200000b4 	.word	0x200000b4
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08005aa8 	.word	0x08005aa8

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	200000b8 	.word	0x200000b8
 80001c4:	08005aa8 	.word	0x08005aa8

080001c8 <strcmp>:
 80001c8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001cc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d0:	2a01      	cmp	r2, #1
 80001d2:	bf28      	it	cs
 80001d4:	429a      	cmpcs	r2, r3
 80001d6:	d0f7      	beq.n	80001c8 <strcmp>
 80001d8:	1ad0      	subs	r0, r2, r3
 80001da:	4770      	bx	lr

080001dc <__aeabi_uldivmod>:
 80001dc:	b953      	cbnz	r3, 80001f4 <__aeabi_uldivmod+0x18>
 80001de:	b94a      	cbnz	r2, 80001f4 <__aeabi_uldivmod+0x18>
 80001e0:	2900      	cmp	r1, #0
 80001e2:	bf08      	it	eq
 80001e4:	2800      	cmpeq	r0, #0
 80001e6:	bf1c      	itt	ne
 80001e8:	f04f 31ff 	movne.w	r1, #4294967295
 80001ec:	f04f 30ff 	movne.w	r0, #4294967295
 80001f0:	f000 b988 	b.w	8000504 <__aeabi_idiv0>
 80001f4:	f1ad 0c08 	sub.w	ip, sp, #8
 80001f8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001fc:	f000 f806 	bl	800020c <__udivmoddi4>
 8000200:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000204:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000208:	b004      	add	sp, #16
 800020a:	4770      	bx	lr

0800020c <__udivmoddi4>:
 800020c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000210:	9d08      	ldr	r5, [sp, #32]
 8000212:	468e      	mov	lr, r1
 8000214:	4604      	mov	r4, r0
 8000216:	4688      	mov	r8, r1
 8000218:	2b00      	cmp	r3, #0
 800021a:	d14a      	bne.n	80002b2 <__udivmoddi4+0xa6>
 800021c:	428a      	cmp	r2, r1
 800021e:	4617      	mov	r7, r2
 8000220:	d962      	bls.n	80002e8 <__udivmoddi4+0xdc>
 8000222:	fab2 f682 	clz	r6, r2
 8000226:	b14e      	cbz	r6, 800023c <__udivmoddi4+0x30>
 8000228:	f1c6 0320 	rsb	r3, r6, #32
 800022c:	fa01 f806 	lsl.w	r8, r1, r6
 8000230:	fa20 f303 	lsr.w	r3, r0, r3
 8000234:	40b7      	lsls	r7, r6
 8000236:	ea43 0808 	orr.w	r8, r3, r8
 800023a:	40b4      	lsls	r4, r6
 800023c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000240:	fa1f fc87 	uxth.w	ip, r7
 8000244:	fbb8 f1fe 	udiv	r1, r8, lr
 8000248:	0c23      	lsrs	r3, r4, #16
 800024a:	fb0e 8811 	mls	r8, lr, r1, r8
 800024e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000252:	fb01 f20c 	mul.w	r2, r1, ip
 8000256:	429a      	cmp	r2, r3
 8000258:	d909      	bls.n	800026e <__udivmoddi4+0x62>
 800025a:	18fb      	adds	r3, r7, r3
 800025c:	f101 30ff 	add.w	r0, r1, #4294967295
 8000260:	f080 80ea 	bcs.w	8000438 <__udivmoddi4+0x22c>
 8000264:	429a      	cmp	r2, r3
 8000266:	f240 80e7 	bls.w	8000438 <__udivmoddi4+0x22c>
 800026a:	3902      	subs	r1, #2
 800026c:	443b      	add	r3, r7
 800026e:	1a9a      	subs	r2, r3, r2
 8000270:	b2a3      	uxth	r3, r4
 8000272:	fbb2 f0fe 	udiv	r0, r2, lr
 8000276:	fb0e 2210 	mls	r2, lr, r0, r2
 800027a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800027e:	fb00 fc0c 	mul.w	ip, r0, ip
 8000282:	459c      	cmp	ip, r3
 8000284:	d909      	bls.n	800029a <__udivmoddi4+0x8e>
 8000286:	18fb      	adds	r3, r7, r3
 8000288:	f100 32ff 	add.w	r2, r0, #4294967295
 800028c:	f080 80d6 	bcs.w	800043c <__udivmoddi4+0x230>
 8000290:	459c      	cmp	ip, r3
 8000292:	f240 80d3 	bls.w	800043c <__udivmoddi4+0x230>
 8000296:	443b      	add	r3, r7
 8000298:	3802      	subs	r0, #2
 800029a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800029e:	eba3 030c 	sub.w	r3, r3, ip
 80002a2:	2100      	movs	r1, #0
 80002a4:	b11d      	cbz	r5, 80002ae <__udivmoddi4+0xa2>
 80002a6:	40f3      	lsrs	r3, r6
 80002a8:	2200      	movs	r2, #0
 80002aa:	e9c5 3200 	strd	r3, r2, [r5]
 80002ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002b2:	428b      	cmp	r3, r1
 80002b4:	d905      	bls.n	80002c2 <__udivmoddi4+0xb6>
 80002b6:	b10d      	cbz	r5, 80002bc <__udivmoddi4+0xb0>
 80002b8:	e9c5 0100 	strd	r0, r1, [r5]
 80002bc:	2100      	movs	r1, #0
 80002be:	4608      	mov	r0, r1
 80002c0:	e7f5      	b.n	80002ae <__udivmoddi4+0xa2>
 80002c2:	fab3 f183 	clz	r1, r3
 80002c6:	2900      	cmp	r1, #0
 80002c8:	d146      	bne.n	8000358 <__udivmoddi4+0x14c>
 80002ca:	4573      	cmp	r3, lr
 80002cc:	d302      	bcc.n	80002d4 <__udivmoddi4+0xc8>
 80002ce:	4282      	cmp	r2, r0
 80002d0:	f200 8105 	bhi.w	80004de <__udivmoddi4+0x2d2>
 80002d4:	1a84      	subs	r4, r0, r2
 80002d6:	eb6e 0203 	sbc.w	r2, lr, r3
 80002da:	2001      	movs	r0, #1
 80002dc:	4690      	mov	r8, r2
 80002de:	2d00      	cmp	r5, #0
 80002e0:	d0e5      	beq.n	80002ae <__udivmoddi4+0xa2>
 80002e2:	e9c5 4800 	strd	r4, r8, [r5]
 80002e6:	e7e2      	b.n	80002ae <__udivmoddi4+0xa2>
 80002e8:	2a00      	cmp	r2, #0
 80002ea:	f000 8090 	beq.w	800040e <__udivmoddi4+0x202>
 80002ee:	fab2 f682 	clz	r6, r2
 80002f2:	2e00      	cmp	r6, #0
 80002f4:	f040 80a4 	bne.w	8000440 <__udivmoddi4+0x234>
 80002f8:	1a8a      	subs	r2, r1, r2
 80002fa:	0c03      	lsrs	r3, r0, #16
 80002fc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000300:	b280      	uxth	r0, r0
 8000302:	b2bc      	uxth	r4, r7
 8000304:	2101      	movs	r1, #1
 8000306:	fbb2 fcfe 	udiv	ip, r2, lr
 800030a:	fb0e 221c 	mls	r2, lr, ip, r2
 800030e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000312:	fb04 f20c 	mul.w	r2, r4, ip
 8000316:	429a      	cmp	r2, r3
 8000318:	d907      	bls.n	800032a <__udivmoddi4+0x11e>
 800031a:	18fb      	adds	r3, r7, r3
 800031c:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000320:	d202      	bcs.n	8000328 <__udivmoddi4+0x11c>
 8000322:	429a      	cmp	r2, r3
 8000324:	f200 80e0 	bhi.w	80004e8 <__udivmoddi4+0x2dc>
 8000328:	46c4      	mov	ip, r8
 800032a:	1a9b      	subs	r3, r3, r2
 800032c:	fbb3 f2fe 	udiv	r2, r3, lr
 8000330:	fb0e 3312 	mls	r3, lr, r2, r3
 8000334:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000338:	fb02 f404 	mul.w	r4, r2, r4
 800033c:	429c      	cmp	r4, r3
 800033e:	d907      	bls.n	8000350 <__udivmoddi4+0x144>
 8000340:	18fb      	adds	r3, r7, r3
 8000342:	f102 30ff 	add.w	r0, r2, #4294967295
 8000346:	d202      	bcs.n	800034e <__udivmoddi4+0x142>
 8000348:	429c      	cmp	r4, r3
 800034a:	f200 80ca 	bhi.w	80004e2 <__udivmoddi4+0x2d6>
 800034e:	4602      	mov	r2, r0
 8000350:	1b1b      	subs	r3, r3, r4
 8000352:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000356:	e7a5      	b.n	80002a4 <__udivmoddi4+0x98>
 8000358:	f1c1 0620 	rsb	r6, r1, #32
 800035c:	408b      	lsls	r3, r1
 800035e:	fa22 f706 	lsr.w	r7, r2, r6
 8000362:	431f      	orrs	r7, r3
 8000364:	fa0e f401 	lsl.w	r4, lr, r1
 8000368:	fa20 f306 	lsr.w	r3, r0, r6
 800036c:	fa2e fe06 	lsr.w	lr, lr, r6
 8000370:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000374:	4323      	orrs	r3, r4
 8000376:	fa00 f801 	lsl.w	r8, r0, r1
 800037a:	fa1f fc87 	uxth.w	ip, r7
 800037e:	fbbe f0f9 	udiv	r0, lr, r9
 8000382:	0c1c      	lsrs	r4, r3, #16
 8000384:	fb09 ee10 	mls	lr, r9, r0, lr
 8000388:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 800038c:	fb00 fe0c 	mul.w	lr, r0, ip
 8000390:	45a6      	cmp	lr, r4
 8000392:	fa02 f201 	lsl.w	r2, r2, r1
 8000396:	d909      	bls.n	80003ac <__udivmoddi4+0x1a0>
 8000398:	193c      	adds	r4, r7, r4
 800039a:	f100 3aff 	add.w	sl, r0, #4294967295
 800039e:	f080 809c 	bcs.w	80004da <__udivmoddi4+0x2ce>
 80003a2:	45a6      	cmp	lr, r4
 80003a4:	f240 8099 	bls.w	80004da <__udivmoddi4+0x2ce>
 80003a8:	3802      	subs	r0, #2
 80003aa:	443c      	add	r4, r7
 80003ac:	eba4 040e 	sub.w	r4, r4, lr
 80003b0:	fa1f fe83 	uxth.w	lr, r3
 80003b4:	fbb4 f3f9 	udiv	r3, r4, r9
 80003b8:	fb09 4413 	mls	r4, r9, r3, r4
 80003bc:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003c0:	fb03 fc0c 	mul.w	ip, r3, ip
 80003c4:	45a4      	cmp	ip, r4
 80003c6:	d908      	bls.n	80003da <__udivmoddi4+0x1ce>
 80003c8:	193c      	adds	r4, r7, r4
 80003ca:	f103 3eff 	add.w	lr, r3, #4294967295
 80003ce:	f080 8082 	bcs.w	80004d6 <__udivmoddi4+0x2ca>
 80003d2:	45a4      	cmp	ip, r4
 80003d4:	d97f      	bls.n	80004d6 <__udivmoddi4+0x2ca>
 80003d6:	3b02      	subs	r3, #2
 80003d8:	443c      	add	r4, r7
 80003da:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003de:	eba4 040c 	sub.w	r4, r4, ip
 80003e2:	fba0 ec02 	umull	lr, ip, r0, r2
 80003e6:	4564      	cmp	r4, ip
 80003e8:	4673      	mov	r3, lr
 80003ea:	46e1      	mov	r9, ip
 80003ec:	d362      	bcc.n	80004b4 <__udivmoddi4+0x2a8>
 80003ee:	d05f      	beq.n	80004b0 <__udivmoddi4+0x2a4>
 80003f0:	b15d      	cbz	r5, 800040a <__udivmoddi4+0x1fe>
 80003f2:	ebb8 0203 	subs.w	r2, r8, r3
 80003f6:	eb64 0409 	sbc.w	r4, r4, r9
 80003fa:	fa04 f606 	lsl.w	r6, r4, r6
 80003fe:	fa22 f301 	lsr.w	r3, r2, r1
 8000402:	431e      	orrs	r6, r3
 8000404:	40cc      	lsrs	r4, r1
 8000406:	e9c5 6400 	strd	r6, r4, [r5]
 800040a:	2100      	movs	r1, #0
 800040c:	e74f      	b.n	80002ae <__udivmoddi4+0xa2>
 800040e:	fbb1 fcf2 	udiv	ip, r1, r2
 8000412:	0c01      	lsrs	r1, r0, #16
 8000414:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000418:	b280      	uxth	r0, r0
 800041a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800041e:	463b      	mov	r3, r7
 8000420:	4638      	mov	r0, r7
 8000422:	463c      	mov	r4, r7
 8000424:	46b8      	mov	r8, r7
 8000426:	46be      	mov	lr, r7
 8000428:	2620      	movs	r6, #32
 800042a:	fbb1 f1f7 	udiv	r1, r1, r7
 800042e:	eba2 0208 	sub.w	r2, r2, r8
 8000432:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000436:	e766      	b.n	8000306 <__udivmoddi4+0xfa>
 8000438:	4601      	mov	r1, r0
 800043a:	e718      	b.n	800026e <__udivmoddi4+0x62>
 800043c:	4610      	mov	r0, r2
 800043e:	e72c      	b.n	800029a <__udivmoddi4+0x8e>
 8000440:	f1c6 0220 	rsb	r2, r6, #32
 8000444:	fa2e f302 	lsr.w	r3, lr, r2
 8000448:	40b7      	lsls	r7, r6
 800044a:	40b1      	lsls	r1, r6
 800044c:	fa20 f202 	lsr.w	r2, r0, r2
 8000450:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000454:	430a      	orrs	r2, r1
 8000456:	fbb3 f8fe 	udiv	r8, r3, lr
 800045a:	b2bc      	uxth	r4, r7
 800045c:	fb0e 3318 	mls	r3, lr, r8, r3
 8000460:	0c11      	lsrs	r1, r2, #16
 8000462:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000466:	fb08 f904 	mul.w	r9, r8, r4
 800046a:	40b0      	lsls	r0, r6
 800046c:	4589      	cmp	r9, r1
 800046e:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000472:	b280      	uxth	r0, r0
 8000474:	d93e      	bls.n	80004f4 <__udivmoddi4+0x2e8>
 8000476:	1879      	adds	r1, r7, r1
 8000478:	f108 3cff 	add.w	ip, r8, #4294967295
 800047c:	d201      	bcs.n	8000482 <__udivmoddi4+0x276>
 800047e:	4589      	cmp	r9, r1
 8000480:	d81f      	bhi.n	80004c2 <__udivmoddi4+0x2b6>
 8000482:	eba1 0109 	sub.w	r1, r1, r9
 8000486:	fbb1 f9fe 	udiv	r9, r1, lr
 800048a:	fb09 f804 	mul.w	r8, r9, r4
 800048e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000492:	b292      	uxth	r2, r2
 8000494:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000498:	4542      	cmp	r2, r8
 800049a:	d229      	bcs.n	80004f0 <__udivmoddi4+0x2e4>
 800049c:	18ba      	adds	r2, r7, r2
 800049e:	f109 31ff 	add.w	r1, r9, #4294967295
 80004a2:	d2c4      	bcs.n	800042e <__udivmoddi4+0x222>
 80004a4:	4542      	cmp	r2, r8
 80004a6:	d2c2      	bcs.n	800042e <__udivmoddi4+0x222>
 80004a8:	f1a9 0102 	sub.w	r1, r9, #2
 80004ac:	443a      	add	r2, r7
 80004ae:	e7be      	b.n	800042e <__udivmoddi4+0x222>
 80004b0:	45f0      	cmp	r8, lr
 80004b2:	d29d      	bcs.n	80003f0 <__udivmoddi4+0x1e4>
 80004b4:	ebbe 0302 	subs.w	r3, lr, r2
 80004b8:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004bc:	3801      	subs	r0, #1
 80004be:	46e1      	mov	r9, ip
 80004c0:	e796      	b.n	80003f0 <__udivmoddi4+0x1e4>
 80004c2:	eba7 0909 	sub.w	r9, r7, r9
 80004c6:	4449      	add	r1, r9
 80004c8:	f1a8 0c02 	sub.w	ip, r8, #2
 80004cc:	fbb1 f9fe 	udiv	r9, r1, lr
 80004d0:	fb09 f804 	mul.w	r8, r9, r4
 80004d4:	e7db      	b.n	800048e <__udivmoddi4+0x282>
 80004d6:	4673      	mov	r3, lr
 80004d8:	e77f      	b.n	80003da <__udivmoddi4+0x1ce>
 80004da:	4650      	mov	r0, sl
 80004dc:	e766      	b.n	80003ac <__udivmoddi4+0x1a0>
 80004de:	4608      	mov	r0, r1
 80004e0:	e6fd      	b.n	80002de <__udivmoddi4+0xd2>
 80004e2:	443b      	add	r3, r7
 80004e4:	3a02      	subs	r2, #2
 80004e6:	e733      	b.n	8000350 <__udivmoddi4+0x144>
 80004e8:	f1ac 0c02 	sub.w	ip, ip, #2
 80004ec:	443b      	add	r3, r7
 80004ee:	e71c      	b.n	800032a <__udivmoddi4+0x11e>
 80004f0:	4649      	mov	r1, r9
 80004f2:	e79c      	b.n	800042e <__udivmoddi4+0x222>
 80004f4:	eba1 0109 	sub.w	r1, r1, r9
 80004f8:	46c4      	mov	ip, r8
 80004fa:	fbb1 f9fe 	udiv	r9, r1, lr
 80004fe:	fb09 f804 	mul.w	r8, r9, r4
 8000502:	e7c4      	b.n	800048e <__udivmoddi4+0x282>

08000504 <__aeabi_idiv0>:
 8000504:	4770      	bx	lr
 8000506:	bf00      	nop

08000508 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000508:	b580      	push	{r7, lr}
 800050a:	b084      	sub	sp, #16
 800050c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800050e:	463b      	mov	r3, r7
 8000510:	2200      	movs	r2, #0
 8000512:	601a      	str	r2, [r3, #0]
 8000514:	605a      	str	r2, [r3, #4]
 8000516:	609a      	str	r2, [r3, #8]
 8000518:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800051a:	4b21      	ldr	r3, [pc, #132]	@ (80005a0 <MX_ADC1_Init+0x98>)
 800051c:	4a21      	ldr	r2, [pc, #132]	@ (80005a4 <MX_ADC1_Init+0x9c>)
 800051e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000520:	4b1f      	ldr	r3, [pc, #124]	@ (80005a0 <MX_ADC1_Init+0x98>)
 8000522:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000526:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000528:	4b1d      	ldr	r3, [pc, #116]	@ (80005a0 <MX_ADC1_Init+0x98>)
 800052a:	2200      	movs	r2, #0
 800052c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 800052e:	4b1c      	ldr	r3, [pc, #112]	@ (80005a0 <MX_ADC1_Init+0x98>)
 8000530:	2200      	movs	r2, #0
 8000532:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000534:	4b1a      	ldr	r3, [pc, #104]	@ (80005a0 <MX_ADC1_Init+0x98>)
 8000536:	2200      	movs	r2, #0
 8000538:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800053a:	4b19      	ldr	r3, [pc, #100]	@ (80005a0 <MX_ADC1_Init+0x98>)
 800053c:	2200      	movs	r2, #0
 800053e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000542:	4b17      	ldr	r3, [pc, #92]	@ (80005a0 <MX_ADC1_Init+0x98>)
 8000544:	2200      	movs	r2, #0
 8000546:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000548:	4b15      	ldr	r3, [pc, #84]	@ (80005a0 <MX_ADC1_Init+0x98>)
 800054a:	4a17      	ldr	r2, [pc, #92]	@ (80005a8 <MX_ADC1_Init+0xa0>)
 800054c:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800054e:	4b14      	ldr	r3, [pc, #80]	@ (80005a0 <MX_ADC1_Init+0x98>)
 8000550:	2200      	movs	r2, #0
 8000552:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000554:	4b12      	ldr	r3, [pc, #72]	@ (80005a0 <MX_ADC1_Init+0x98>)
 8000556:	2201      	movs	r2, #1
 8000558:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800055a:	4b11      	ldr	r3, [pc, #68]	@ (80005a0 <MX_ADC1_Init+0x98>)
 800055c:	2200      	movs	r2, #0
 800055e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000562:	4b0f      	ldr	r3, [pc, #60]	@ (80005a0 <MX_ADC1_Init+0x98>)
 8000564:	2201      	movs	r2, #1
 8000566:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000568:	480d      	ldr	r0, [pc, #52]	@ (80005a0 <MX_ADC1_Init+0x98>)
 800056a:	f001 fd93 	bl	8002094 <HAL_ADC_Init>
 800056e:	4603      	mov	r3, r0
 8000570:	2b00      	cmp	r3, #0
 8000572:	d001      	beq.n	8000578 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8000574:	f000 fe64 	bl	8001240 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8000578:	2306      	movs	r3, #6
 800057a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800057c:	2301      	movs	r3, #1
 800057e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8000580:	2307      	movs	r3, #7
 8000582:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000584:	463b      	mov	r3, r7
 8000586:	4619      	mov	r1, r3
 8000588:	4805      	ldr	r0, [pc, #20]	@ (80005a0 <MX_ADC1_Init+0x98>)
 800058a:	f001 ffd7 	bl	800253c <HAL_ADC_ConfigChannel>
 800058e:	4603      	mov	r3, r0
 8000590:	2b00      	cmp	r3, #0
 8000592:	d001      	beq.n	8000598 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000594:	f000 fe54 	bl	8001240 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000598:	bf00      	nop
 800059a:	3710      	adds	r7, #16
 800059c:	46bd      	mov	sp, r7
 800059e:	bd80      	pop	{r7, pc}
 80005a0:	200000d4 	.word	0x200000d4
 80005a4:	40012000 	.word	0x40012000
 80005a8:	0f000001 	.word	0x0f000001

080005ac <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b08a      	sub	sp, #40	@ 0x28
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005b4:	f107 0314 	add.w	r3, r7, #20
 80005b8:	2200      	movs	r2, #0
 80005ba:	601a      	str	r2, [r3, #0]
 80005bc:	605a      	str	r2, [r3, #4]
 80005be:	609a      	str	r2, [r3, #8]
 80005c0:	60da      	str	r2, [r3, #12]
 80005c2:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 80005c4:	687b      	ldr	r3, [r7, #4]
 80005c6:	681b      	ldr	r3, [r3, #0]
 80005c8:	4a1b      	ldr	r2, [pc, #108]	@ (8000638 <HAL_ADC_MspInit+0x8c>)
 80005ca:	4293      	cmp	r3, r2
 80005cc:	d12f      	bne.n	800062e <HAL_ADC_MspInit+0x82>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80005ce:	2300      	movs	r3, #0
 80005d0:	613b      	str	r3, [r7, #16]
 80005d2:	4b1a      	ldr	r3, [pc, #104]	@ (800063c <HAL_ADC_MspInit+0x90>)
 80005d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80005d6:	4a19      	ldr	r2, [pc, #100]	@ (800063c <HAL_ADC_MspInit+0x90>)
 80005d8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80005dc:	6453      	str	r3, [r2, #68]	@ 0x44
 80005de:	4b17      	ldr	r3, [pc, #92]	@ (800063c <HAL_ADC_MspInit+0x90>)
 80005e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80005e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80005e6:	613b      	str	r3, [r7, #16]
 80005e8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80005ea:	2300      	movs	r3, #0
 80005ec:	60fb      	str	r3, [r7, #12]
 80005ee:	4b13      	ldr	r3, [pc, #76]	@ (800063c <HAL_ADC_MspInit+0x90>)
 80005f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005f2:	4a12      	ldr	r2, [pc, #72]	@ (800063c <HAL_ADC_MspInit+0x90>)
 80005f4:	f043 0301 	orr.w	r3, r3, #1
 80005f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80005fa:	4b10      	ldr	r3, [pc, #64]	@ (800063c <HAL_ADC_MspInit+0x90>)
 80005fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005fe:	f003 0301 	and.w	r3, r3, #1
 8000602:	60fb      	str	r3, [r7, #12]
 8000604:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA6     ------> ADC1_IN6
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000606:	2340      	movs	r3, #64	@ 0x40
 8000608:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800060a:	2303      	movs	r3, #3
 800060c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800060e:	2300      	movs	r3, #0
 8000610:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000612:	f107 0314 	add.w	r3, r7, #20
 8000616:	4619      	mov	r1, r3
 8000618:	4809      	ldr	r0, [pc, #36]	@ (8000640 <HAL_ADC_MspInit+0x94>)
 800061a:	f003 f909 	bl	8003830 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 4, 0);
 800061e:	2200      	movs	r2, #0
 8000620:	2104      	movs	r1, #4
 8000622:	2012      	movs	r0, #18
 8000624:	f003 f8cd 	bl	80037c2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8000628:	2012      	movs	r0, #18
 800062a:	f003 f8e6 	bl	80037fa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 800062e:	bf00      	nop
 8000630:	3728      	adds	r7, #40	@ 0x28
 8000632:	46bd      	mov	sp, r7
 8000634:	bd80      	pop	{r7, pc}
 8000636:	bf00      	nop
 8000638:	40012000 	.word	0x40012000
 800063c:	40023800 	.word	0x40023800
 8000640:	40020000 	.word	0x40020000

08000644 <Power_TxandStart>:
函数功能：启动检测电量并上传数据
入口参数：无
返回  值：无
**************************************************************************/
void Power_TxandStart(void)
{
 8000644:	b580      	push	{r7, lr}
 8000646:	b082      	sub	sp, #8
 8000648:	af00      	add	r7, sp, #0
	if(ADC_BeginFlag == 1)
 800064a:	4b29      	ldr	r3, [pc, #164]	@ (80006f0 <Power_TxandStart+0xac>)
 800064c:	781b      	ldrb	r3, [r3, #0]
 800064e:	2b01      	cmp	r3, #1
 8000650:	d146      	bne.n	80006e0 <Power_TxandStart+0x9c>
	{
		ADC_BeginFlag = 0;
 8000652:	4b27      	ldr	r3, [pc, #156]	@ (80006f0 <Power_TxandStart+0xac>)
 8000654:	2200      	movs	r2, #0
 8000656:	701a      	strb	r2, [r3, #0]

		ADC_Data = (Pa*ADC_Data); // 电量计算方法
 8000658:	4b26      	ldr	r3, [pc, #152]	@ (80006f4 <Power_TxandStart+0xb0>)
 800065a:	881b      	ldrh	r3, [r3, #0]
 800065c:	ee07 3a90 	vmov	s15, r3
 8000660:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000664:	4b24      	ldr	r3, [pc, #144]	@ (80006f8 <Power_TxandStart+0xb4>)
 8000666:	edd3 7a00 	vldr	s15, [r3]
 800066a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800066e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000672:	ee17 3a90 	vmov	r3, s15
 8000676:	b29a      	uxth	r2, r3
 8000678:	4b1e      	ldr	r3, [pc, #120]	@ (80006f4 <Power_TxandStart+0xb0>)
 800067a:	801a      	strh	r2, [r3, #0]
		if(ADC_Data < Pb)
 800067c:	4b1d      	ldr	r3, [pc, #116]	@ (80006f4 <Power_TxandStart+0xb0>)
 800067e:	881b      	ldrh	r3, [r3, #0]
 8000680:	ee07 3a90 	vmov	s15, r3
 8000684:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000688:	4b1c      	ldr	r3, [pc, #112]	@ (80006fc <Power_TxandStart+0xb8>)
 800068a:	edd3 7a00 	vldr	s15, [r3]
 800068e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000692:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000696:	d503      	bpl.n	80006a0 <Power_TxandStart+0x5c>
		{
			Power =0;
 8000698:	4b19      	ldr	r3, [pc, #100]	@ (8000700 <Power_TxandStart+0xbc>)
 800069a:	2200      	movs	r2, #0
 800069c:	701a      	strb	r2, [r3, #0]
 800069e:	e019      	b.n	80006d4 <Power_TxandStart+0x90>
		}
		else
		{
			Power = (uint8_t)(ADC_Data - Pb);
 80006a0:	4b14      	ldr	r3, [pc, #80]	@ (80006f4 <Power_TxandStart+0xb0>)
 80006a2:	881b      	ldrh	r3, [r3, #0]
 80006a4:	ee07 3a90 	vmov	s15, r3
 80006a8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80006ac:	4b13      	ldr	r3, [pc, #76]	@ (80006fc <Power_TxandStart+0xb8>)
 80006ae:	edd3 7a00 	vldr	s15, [r3]
 80006b2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80006b6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80006ba:	edc7 7a01 	vstr	s15, [r7, #4]
 80006be:	793b      	ldrb	r3, [r7, #4]
 80006c0:	b2da      	uxtb	r2, r3
 80006c2:	4b0f      	ldr	r3, [pc, #60]	@ (8000700 <Power_TxandStart+0xbc>)
 80006c4:	701a      	strb	r2, [r3, #0]
			if(Power > 100){Power =100;}
 80006c6:	4b0e      	ldr	r3, [pc, #56]	@ (8000700 <Power_TxandStart+0xbc>)
 80006c8:	781b      	ldrb	r3, [r3, #0]
 80006ca:	2b64      	cmp	r3, #100	@ 0x64
 80006cc:	d902      	bls.n	80006d4 <Power_TxandStart+0x90>
 80006ce:	4b0c      	ldr	r3, [pc, #48]	@ (8000700 <Power_TxandStart+0xbc>)
 80006d0:	2264      	movs	r2, #100	@ 0x64
 80006d2:	701a      	strb	r2, [r3, #0]
		}
		CAN_TxtoPower(1, Power);
 80006d4:	4b0a      	ldr	r3, [pc, #40]	@ (8000700 <Power_TxandStart+0xbc>)
 80006d6:	781b      	ldrb	r3, [r3, #0]
 80006d8:	4619      	mov	r1, r3
 80006da:	2001      	movs	r0, #1
 80006dc:	f004 ff92 	bl	8005604 <CAN_TxtoPower>

	}
	HAL_ADC_Start_IT(&hadc1);
 80006e0:	4808      	ldr	r0, [pc, #32]	@ (8000704 <Power_TxandStart+0xc0>)
 80006e2:	f001 fd1b 	bl	800211c <HAL_ADC_Start_IT>
}
 80006e6:	bf00      	nop
 80006e8:	3708      	adds	r7, #8
 80006ea:	46bd      	mov	sp, r7
 80006ec:	bd80      	pop	{r7, pc}
 80006ee:	bf00      	nop
 80006f0:	200000d2 	.word	0x200000d2
 80006f4:	200000d0 	.word	0x200000d0
 80006f8:	20000000 	.word	0x20000000
 80006fc:	20000004 	.word	0x20000004
 8000700:	200000d3 	.word	0x200000d3
 8000704:	200000d4 	.word	0x200000d4

08000708 <HAL_ADC_ConvCpltCallback>:
函数功能：ADC-转换完成中断
入口参数：无
返回  值：无
**************************************************************************/
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8000708:	b580      	push	{r7, lr}
 800070a:	b082      	sub	sp, #8
 800070c:	af00      	add	r7, sp, #0
 800070e:	6078      	str	r0, [r7, #4]
	if(hadc == &hadc1)
 8000710:	687b      	ldr	r3, [r7, #4]
 8000712:	4a08      	ldr	r2, [pc, #32]	@ (8000734 <HAL_ADC_ConvCpltCallback+0x2c>)
 8000714:	4293      	cmp	r3, r2
 8000716:	d109      	bne.n	800072c <HAL_ADC_ConvCpltCallback+0x24>
	{
		ADC_Data = HAL_ADC_GetValue(hadc);
 8000718:	6878      	ldr	r0, [r7, #4]
 800071a:	f001 feed 	bl	80024f8 <HAL_ADC_GetValue>
 800071e:	4603      	mov	r3, r0
 8000720:	b29a      	uxth	r2, r3
 8000722:	4b05      	ldr	r3, [pc, #20]	@ (8000738 <HAL_ADC_ConvCpltCallback+0x30>)
 8000724:	801a      	strh	r2, [r3, #0]
		ADC_BeginFlag = 1;
 8000726:	4b05      	ldr	r3, [pc, #20]	@ (800073c <HAL_ADC_ConvCpltCallback+0x34>)
 8000728:	2201      	movs	r2, #1
 800072a:	701a      	strb	r2, [r3, #0]
	}

}
 800072c:	bf00      	nop
 800072e:	3708      	adds	r7, #8
 8000730:	46bd      	mov	sp, r7
 8000732:	bd80      	pop	{r7, pc}
 8000734:	200000d4 	.word	0x200000d4
 8000738:	200000d0 	.word	0x200000d0
 800073c:	200000d2 	.word	0x200000d2

08000740 <Hard_Can_SpeedMode>:
函数功能：设置CAN模块的模式
入口参数：0-高速模式，1-待机只接受不发送
返回  值：无
**************************************************************************/
void Hard_Can_SpeedMode(uint8_t f)
{
 8000740:	b580      	push	{r7, lr}
 8000742:	b082      	sub	sp, #8
 8000744:	af00      	add	r7, sp, #0
 8000746:	4603      	mov	r3, r0
 8000748:	71fb      	strb	r3, [r7, #7]
      HAL_GPIO_WritePin(GPIOF, GPIO_PIN_10, (GPIO_PinState)f);
 800074a:	79fb      	ldrb	r3, [r7, #7]
 800074c:	461a      	mov	r2, r3
 800074e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000752:	4803      	ldr	r0, [pc, #12]	@ (8000760 <Hard_Can_SpeedMode+0x20>)
 8000754:	f003 fa20 	bl	8003b98 <HAL_GPIO_WritePin>
}
 8000758:	bf00      	nop
 800075a:	3708      	adds	r7, #8
 800075c:	46bd      	mov	sp, r7
 800075e:	bd80      	pop	{r7, pc}
 8000760:	40021400 	.word	0x40021400

08000764 <MX_CAN1_Init>:

CAN_HandleTypeDef hcan1;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 8000764:	b580      	push	{r7, lr}
 8000766:	b08c      	sub	sp, #48	@ 0x30
 8000768:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 800076a:	4b3c      	ldr	r3, [pc, #240]	@ (800085c <MX_CAN1_Init+0xf8>)
 800076c:	4a3c      	ldr	r2, [pc, #240]	@ (8000860 <MX_CAN1_Init+0xfc>)
 800076e:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 3;
 8000770:	4b3a      	ldr	r3, [pc, #232]	@ (800085c <MX_CAN1_Init+0xf8>)
 8000772:	2203      	movs	r2, #3
 8000774:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_LOOPBACK;
 8000776:	4b39      	ldr	r3, [pc, #228]	@ (800085c <MX_CAN1_Init+0xf8>)
 8000778:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800077c:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_2TQ;
 800077e:	4b37      	ldr	r3, [pc, #220]	@ (800085c <MX_CAN1_Init+0xf8>)
 8000780:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8000784:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_10TQ;
 8000786:	4b35      	ldr	r3, [pc, #212]	@ (800085c <MX_CAN1_Init+0xf8>)
 8000788:	f44f 2210 	mov.w	r2, #589824	@ 0x90000
 800078c:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_3TQ;
 800078e:	4b33      	ldr	r3, [pc, #204]	@ (800085c <MX_CAN1_Init+0xf8>)
 8000790:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8000794:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8000796:	4b31      	ldr	r3, [pc, #196]	@ (800085c <MX_CAN1_Init+0xf8>)
 8000798:	2200      	movs	r2, #0
 800079a:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = ENABLE;
 800079c:	4b2f      	ldr	r3, [pc, #188]	@ (800085c <MX_CAN1_Init+0xf8>)
 800079e:	2201      	movs	r2, #1
 80007a0:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 80007a2:	4b2e      	ldr	r3, [pc, #184]	@ (800085c <MX_CAN1_Init+0xf8>)
 80007a4:	2200      	movs	r2, #0
 80007a6:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = ENABLE;
 80007a8:	4b2c      	ldr	r3, [pc, #176]	@ (800085c <MX_CAN1_Init+0xf8>)
 80007aa:	2201      	movs	r2, #1
 80007ac:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 80007ae:	4b2b      	ldr	r3, [pc, #172]	@ (800085c <MX_CAN1_Init+0xf8>)
 80007b0:	2200      	movs	r2, #0
 80007b2:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = ENABLE;
 80007b4:	4b29      	ldr	r3, [pc, #164]	@ (800085c <MX_CAN1_Init+0xf8>)
 80007b6:	2201      	movs	r2, #1
 80007b8:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 80007ba:	4828      	ldr	r0, [pc, #160]	@ (800085c <MX_CAN1_Init+0xf8>)
 80007bc:	f002 f8e6 	bl	800298c <HAL_CAN_Init>
 80007c0:	4603      	mov	r3, r0
 80007c2:	2b00      	cmp	r3, #0
 80007c4:	d001      	beq.n	80007ca <MX_CAN1_Init+0x66>
  {
    Error_Handler();
 80007c6:	f000 fd3b 	bl	8001240 <Error_Handler>

  /**************************************************************************
   *  用户-配置和初始化滤波器
   *  注意:SFilterArry结构体数组要为偶数倍(奇数倍麻烦不写)
   **************************************************************************/
  for(uint8_t i=0;i < (sizeof(SFilterArry)/sizeof(Can_Filter_Struct));i+=2)
 80007ca:	2300      	movs	r3, #0
 80007cc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80007d0:	e037      	b.n	8000842 <MX_CAN1_Init+0xde>
  {
	  CAN_FilterTypeDef SFilterConfig;
	  SFilterConfig.FilterBank = i/2;                     			/*使用过滤器组*/
 80007d2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80007d6:	085b      	lsrs	r3, r3, #1
 80007d8:	b2db      	uxtb	r3, r3
 80007da:	61bb      	str	r3, [r7, #24]
	  SFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK; 			/*使用掩码模式*/
 80007dc:	2300      	movs	r3, #0
 80007de:	61fb      	str	r3, [r7, #28]
	  SFilterConfig.FilterScale = CAN_FILTERSCALE_16BIT; 			/*16位宽*/
 80007e0:	2300      	movs	r3, #0
 80007e2:	623b      	str	r3, [r7, #32]

	  SFilterConfig.FilterIdLow = SFilterArry[i].sid_id;             /*验证码ID低16位*/
 80007e4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80007e8:	4a1e      	ldr	r2, [pc, #120]	@ (8000864 <MX_CAN1_Init+0x100>)
 80007ea:	f832 3023 	ldrh.w	r3, [r2, r3, lsl #2]
 80007ee:	60bb      	str	r3, [r7, #8]
	  SFilterConfig.FilterMaskIdLow = SFilterArry[i].sid_mask;       /*屏蔽码低16位 (0表示不关心该位)*/
 80007f0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80007f4:	4a1b      	ldr	r2, [pc, #108]	@ (8000864 <MX_CAN1_Init+0x100>)
 80007f6:	009b      	lsls	r3, r3, #2
 80007f8:	4413      	add	r3, r2
 80007fa:	885b      	ldrh	r3, [r3, #2]
 80007fc:	613b      	str	r3, [r7, #16]

	  SFilterConfig.FilterIdHigh = SFilterArry[i+1].sid_id;          /*验证码ID高16位*/
 80007fe:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000802:	3301      	adds	r3, #1
 8000804:	4a17      	ldr	r2, [pc, #92]	@ (8000864 <MX_CAN1_Init+0x100>)
 8000806:	f832 3023 	ldrh.w	r3, [r2, r3, lsl #2]
 800080a:	607b      	str	r3, [r7, #4]
	  SFilterConfig.FilterMaskIdHigh = SFilterArry[i+1].sid_mask;      /*屏蔽码高16位 (0表示不关心该位)*/
 800080c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000810:	3301      	adds	r3, #1
 8000812:	4a14      	ldr	r2, [pc, #80]	@ (8000864 <MX_CAN1_Init+0x100>)
 8000814:	009b      	lsls	r3, r3, #2
 8000816:	4413      	add	r3, r2
 8000818:	885b      	ldrh	r3, [r3, #2]
 800081a:	60fb      	str	r3, [r7, #12]

	  SFilterConfig.FilterFIFOAssignment = CAN_FILTER_FIFO0; 		 /*匹配的报文放入FIFO0*/
 800081c:	2300      	movs	r3, #0
 800081e:	617b      	str	r3, [r7, #20]
	  SFilterConfig.FilterActivation = CAN_FILTER_ENABLE;          	 /*使能该过滤器*/
 8000820:	2301      	movs	r3, #1
 8000822:	627b      	str	r3, [r7, #36]	@ 0x24
	  if (HAL_CAN_ConfigFilter(&hcan1, &SFilterConfig) != HAL_OK)
 8000824:	1d3b      	adds	r3, r7, #4
 8000826:	4619      	mov	r1, r3
 8000828:	480c      	ldr	r0, [pc, #48]	@ (800085c <MX_CAN1_Init+0xf8>)
 800082a:	f002 f9ab 	bl	8002b84 <HAL_CAN_ConfigFilter>
 800082e:	4603      	mov	r3, r0
 8000830:	2b00      	cmp	r3, #0
 8000832:	d001      	beq.n	8000838 <MX_CAN1_Init+0xd4>
	  {
	      Error_Handler();
 8000834:	f000 fd04 	bl	8001240 <Error_Handler>
  for(uint8_t i=0;i < (sizeof(SFilterArry)/sizeof(Can_Filter_Struct));i+=2)
 8000838:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800083c:	3302      	adds	r3, #2
 800083e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8000842:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000846:	2b07      	cmp	r3, #7
 8000848:	d9c3      	bls.n	80007d2 <MX_CAN1_Init+0x6e>
	  }

  }

  /*配置高速模式*/
  Hard_Can_SpeedMode(0);
 800084a:	2000      	movs	r0, #0
 800084c:	f7ff ff78 	bl	8000740 <Hard_Can_SpeedMode>


  /**************************************************************************
   *对命令CAN_CMD_Tx结构体进行初始化
   **************************************************************************/
  Can_CmdStruct_Init();
 8000850:	f004 fde6 	bl	8005420 <Can_CmdStruct_Init>


  /* USER CODE END CAN1_Init 2 */

}
 8000854:	bf00      	nop
 8000856:	3730      	adds	r7, #48	@ 0x30
 8000858:	46bd      	mov	sp, r7
 800085a:	bd80      	pop	{r7, pc}
 800085c:	20000150 	.word	0x20000150
 8000860:	40006400 	.word	0x40006400
 8000864:	08005b4c 	.word	0x08005b4c

08000868 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8000868:	b580      	push	{r7, lr}
 800086a:	b08a      	sub	sp, #40	@ 0x28
 800086c:	af00      	add	r7, sp, #0
 800086e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000870:	f107 0314 	add.w	r3, r7, #20
 8000874:	2200      	movs	r2, #0
 8000876:	601a      	str	r2, [r3, #0]
 8000878:	605a      	str	r2, [r3, #4]
 800087a:	609a      	str	r2, [r3, #8]
 800087c:	60da      	str	r2, [r3, #12]
 800087e:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 8000880:	687b      	ldr	r3, [r7, #4]
 8000882:	681b      	ldr	r3, [r3, #0]
 8000884:	4a1d      	ldr	r2, [pc, #116]	@ (80008fc <HAL_CAN_MspInit+0x94>)
 8000886:	4293      	cmp	r3, r2
 8000888:	d134      	bne.n	80008f4 <HAL_CAN_MspInit+0x8c>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 800088a:	2300      	movs	r3, #0
 800088c:	613b      	str	r3, [r7, #16]
 800088e:	4b1c      	ldr	r3, [pc, #112]	@ (8000900 <HAL_CAN_MspInit+0x98>)
 8000890:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000892:	4a1b      	ldr	r2, [pc, #108]	@ (8000900 <HAL_CAN_MspInit+0x98>)
 8000894:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000898:	6413      	str	r3, [r2, #64]	@ 0x40
 800089a:	4b19      	ldr	r3, [pc, #100]	@ (8000900 <HAL_CAN_MspInit+0x98>)
 800089c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800089e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80008a2:	613b      	str	r3, [r7, #16]
 80008a4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80008a6:	2300      	movs	r3, #0
 80008a8:	60fb      	str	r3, [r7, #12]
 80008aa:	4b15      	ldr	r3, [pc, #84]	@ (8000900 <HAL_CAN_MspInit+0x98>)
 80008ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008ae:	4a14      	ldr	r2, [pc, #80]	@ (8000900 <HAL_CAN_MspInit+0x98>)
 80008b0:	f043 0301 	orr.w	r3, r3, #1
 80008b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80008b6:	4b12      	ldr	r3, [pc, #72]	@ (8000900 <HAL_CAN_MspInit+0x98>)
 80008b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008ba:	f003 0301 	and.w	r3, r3, #1
 80008be:	60fb      	str	r3, [r7, #12]
 80008c0:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80008c2:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80008c6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008c8:	2302      	movs	r3, #2
 80008ca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008cc:	2300      	movs	r3, #0
 80008ce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80008d0:	2303      	movs	r3, #3
 80008d2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 80008d4:	2309      	movs	r3, #9
 80008d6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008d8:	f107 0314 	add.w	r3, r7, #20
 80008dc:	4619      	mov	r1, r3
 80008de:	4809      	ldr	r0, [pc, #36]	@ (8000904 <HAL_CAN_MspInit+0x9c>)
 80008e0:	f002 ffa6 	bl	8003830 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 80008e4:	2200      	movs	r2, #0
 80008e6:	2100      	movs	r1, #0
 80008e8:	2014      	movs	r0, #20
 80008ea:	f002 ff6a 	bl	80037c2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 80008ee:	2014      	movs	r0, #20
 80008f0:	f002 ff83 	bl	80037fa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 80008f4:	bf00      	nop
 80008f6:	3728      	adds	r7, #40	@ 0x28
 80008f8:	46bd      	mov	sp, r7
 80008fa:	bd80      	pop	{r7, pc}
 80008fc:	40006400 	.word	0x40006400
 8000900:	40023800 	.word	0x40023800
 8000904:	40020000 	.word	0x40020000

08000908 <MyCAN_Transmit>:
入口参数：TxMessage:发送结构体CAN_TxHeaderTypeDef Data:发送数据
返回 值：HAL_OK:发送成功 HAL_TIMEOUT:发送超时
注   意:这里使用超时判断为滴答定时器，注意中断优先级，在中断调用该函数需注意
**************************************************************************/
HAL_StatusTypeDef MyCAN_Transmit(CAN_TxHeaderTypeDef *TxMessage, uint8_t *Data)
{
 8000908:	b580      	push	{r7, lr}
 800090a:	b084      	sub	sp, #16
 800090c:	af00      	add	r7, sp, #0
 800090e:	6078      	str	r0, [r7, #4]
 8000910:	6039      	str	r1, [r7, #0]
	uint32_t Used_pTxMailbox;
	uint32_t Timeout=1000;		/*重试次数*/
 8000912:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000916:	60fb      	str	r3, [r7, #12]


	while(HAL_CAN_AddTxMessage(&hcan1, TxMessage, Data, &Used_pTxMailbox) != HAL_OK)
 8000918:	e007      	b.n	800092a <MyCAN_Transmit+0x22>
	{
		Timeout--;
 800091a:	68fb      	ldr	r3, [r7, #12]
 800091c:	3b01      	subs	r3, #1
 800091e:	60fb      	str	r3, [r7, #12]
		if(Timeout == 0){return HAL_TIMEOUT;}
 8000920:	68fb      	ldr	r3, [r7, #12]
 8000922:	2b00      	cmp	r3, #0
 8000924:	d101      	bne.n	800092a <MyCAN_Transmit+0x22>
 8000926:	2303      	movs	r3, #3
 8000928:	e00a      	b.n	8000940 <MyCAN_Transmit+0x38>
	while(HAL_CAN_AddTxMessage(&hcan1, TxMessage, Data, &Used_pTxMailbox) != HAL_OK)
 800092a:	f107 0308 	add.w	r3, r7, #8
 800092e:	683a      	ldr	r2, [r7, #0]
 8000930:	6879      	ldr	r1, [r7, #4]
 8000932:	4805      	ldr	r0, [pc, #20]	@ (8000948 <MyCAN_Transmit+0x40>)
 8000934:	f002 fa48 	bl	8002dc8 <HAL_CAN_AddTxMessage>
 8000938:	4603      	mov	r3, r0
 800093a:	2b00      	cmp	r3, #0
 800093c:	d1ed      	bne.n	800091a <MyCAN_Transmit+0x12>

	}
	return HAL_OK;
 800093e:	2300      	movs	r3, #0
}
 8000940:	4618      	mov	r0, r3
 8000942:	3710      	adds	r7, #16
 8000944:	46bd      	mov	sp, r7
 8000946:	bd80      	pop	{r7, pc}
 8000948:	20000150 	.word	0x20000150

0800094c <HAL_CAN_RxFifo0MsgPendingCallback>:
函数功能：CAN-FIFO0邮箱有数据-回调中断函数
入口参数：无
返回  值：无
**************************************************************************/
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 800094c:	b580      	push	{r7, lr}
 800094e:	b082      	sub	sp, #8
 8000950:	af00      	add	r7, sp, #0
 8000952:	6078      	str	r0, [r7, #4]
	if(HAL_CAN_GetRxMessage(&hcan1, CAN_FILTER_FIFO0, &RxMsgArray, RxData)  == HAL_OK)	/*中断中接收*/
 8000954:	4b07      	ldr	r3, [pc, #28]	@ (8000974 <HAL_CAN_RxFifo0MsgPendingCallback+0x28>)
 8000956:	4a08      	ldr	r2, [pc, #32]	@ (8000978 <HAL_CAN_RxFifo0MsgPendingCallback+0x2c>)
 8000958:	2100      	movs	r1, #0
 800095a:	4808      	ldr	r0, [pc, #32]	@ (800097c <HAL_CAN_RxFifo0MsgPendingCallback+0x30>)
 800095c:	f002 fb04 	bl	8002f68 <HAL_CAN_GetRxMessage>
 8000960:	4603      	mov	r3, r0
 8000962:	2b00      	cmp	r3, #0
 8000964:	d102      	bne.n	800096c <HAL_CAN_RxFifo0MsgPendingCallback+0x20>
	{
		MyCAN_RxFlag = 1;	/*接收后标志位置1*/
 8000966:	4b06      	ldr	r3, [pc, #24]	@ (8000980 <HAL_CAN_RxFifo0MsgPendingCallback+0x34>)
 8000968:	2201      	movs	r2, #1
 800096a:	701a      	strb	r2, [r3, #0]
	}
}
 800096c:	bf00      	nop
 800096e:	3708      	adds	r7, #8
 8000970:	46bd      	mov	sp, r7
 8000972:	bd80      	pop	{r7, pc}
 8000974:	20000138 	.word	0x20000138
 8000978:	2000011c 	.word	0x2000011c
 800097c:	20000150 	.word	0x20000150
 8000980:	2000014c 	.word	0x2000014c

08000984 <MyCan_Init>:
函数功能：CAN-初始化(使能can通信中断,开启can通信)
入口参数：无
返回  值：无
**************************************************************************/
void MyCan_Init(void)
{
 8000984:	b580      	push	{r7, lr}
 8000986:	af00      	add	r7, sp, #0
	  __HAL_CAN_ENABLE_IT(&hcan1,CAN_IT_RX_FIFO0_MSG_PENDING);
 8000988:	4b06      	ldr	r3, [pc, #24]	@ (80009a4 <MyCan_Init+0x20>)
 800098a:	681b      	ldr	r3, [r3, #0]
 800098c:	695a      	ldr	r2, [r3, #20]
 800098e:	4b05      	ldr	r3, [pc, #20]	@ (80009a4 <MyCan_Init+0x20>)
 8000990:	681b      	ldr	r3, [r3, #0]
 8000992:	f042 0202 	orr.w	r2, r2, #2
 8000996:	615a      	str	r2, [r3, #20]
	  HAL_CAN_Start(&hcan1);
 8000998:	4802      	ldr	r0, [pc, #8]	@ (80009a4 <MyCan_Init+0x20>)
 800099a:	f002 f9d1 	bl	8002d40 <HAL_CAN_Start>
}
 800099e:	bf00      	nop
 80009a0:	bd80      	pop	{r7, pc}
 80009a2:	bf00      	nop
 80009a4:	20000150 	.word	0x20000150

080009a8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80009a8:	b580      	push	{r7, lr}
 80009aa:	b08a      	sub	sp, #40	@ 0x28
 80009ac:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009ae:	f107 0314 	add.w	r3, r7, #20
 80009b2:	2200      	movs	r2, #0
 80009b4:	601a      	str	r2, [r3, #0]
 80009b6:	605a      	str	r2, [r3, #4]
 80009b8:	609a      	str	r2, [r3, #8]
 80009ba:	60da      	str	r2, [r3, #12]
 80009bc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80009be:	2300      	movs	r3, #0
 80009c0:	613b      	str	r3, [r7, #16]
 80009c2:	4b3e      	ldr	r3, [pc, #248]	@ (8000abc <MX_GPIO_Init+0x114>)
 80009c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009c6:	4a3d      	ldr	r2, [pc, #244]	@ (8000abc <MX_GPIO_Init+0x114>)
 80009c8:	f043 0304 	orr.w	r3, r3, #4
 80009cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80009ce:	4b3b      	ldr	r3, [pc, #236]	@ (8000abc <MX_GPIO_Init+0x114>)
 80009d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009d2:	f003 0304 	and.w	r3, r3, #4
 80009d6:	613b      	str	r3, [r7, #16]
 80009d8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80009da:	2300      	movs	r3, #0
 80009dc:	60fb      	str	r3, [r7, #12]
 80009de:	4b37      	ldr	r3, [pc, #220]	@ (8000abc <MX_GPIO_Init+0x114>)
 80009e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009e2:	4a36      	ldr	r2, [pc, #216]	@ (8000abc <MX_GPIO_Init+0x114>)
 80009e4:	f043 0320 	orr.w	r3, r3, #32
 80009e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80009ea:	4b34      	ldr	r3, [pc, #208]	@ (8000abc <MX_GPIO_Init+0x114>)
 80009ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009ee:	f003 0320 	and.w	r3, r3, #32
 80009f2:	60fb      	str	r3, [r7, #12]
 80009f4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80009f6:	2300      	movs	r3, #0
 80009f8:	60bb      	str	r3, [r7, #8]
 80009fa:	4b30      	ldr	r3, [pc, #192]	@ (8000abc <MX_GPIO_Init+0x114>)
 80009fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009fe:	4a2f      	ldr	r2, [pc, #188]	@ (8000abc <MX_GPIO_Init+0x114>)
 8000a00:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000a04:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a06:	4b2d      	ldr	r3, [pc, #180]	@ (8000abc <MX_GPIO_Init+0x114>)
 8000a08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a0a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000a0e:	60bb      	str	r3, [r7, #8]
 8000a10:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a12:	2300      	movs	r3, #0
 8000a14:	607b      	str	r3, [r7, #4]
 8000a16:	4b29      	ldr	r3, [pc, #164]	@ (8000abc <MX_GPIO_Init+0x114>)
 8000a18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a1a:	4a28      	ldr	r2, [pc, #160]	@ (8000abc <MX_GPIO_Init+0x114>)
 8000a1c:	f043 0301 	orr.w	r3, r3, #1
 8000a20:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a22:	4b26      	ldr	r3, [pc, #152]	@ (8000abc <MX_GPIO_Init+0x114>)
 8000a24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a26:	f003 0301 	and.w	r3, r3, #1
 8000a2a:	607b      	str	r3, [r7, #4]
 8000a2c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CAN_Select_GPIO_Port, CAN_Select_Pin, GPIO_PIN_RESET);
 8000a2e:	2200      	movs	r2, #0
 8000a30:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000a34:	4822      	ldr	r0, [pc, #136]	@ (8000ac0 <MX_GPIO_Init+0x118>)
 8000a36:	f003 f8af 	bl	8003b98 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, res_Pin|GPIO_PIN_5, GPIO_PIN_RESET);
 8000a3a:	2200      	movs	r2, #0
 8000a3c:	2130      	movs	r1, #48	@ 0x30
 8000a3e:	4821      	ldr	r0, [pc, #132]	@ (8000ac4 <MX_GPIO_Init+0x11c>)
 8000a40:	f003 f8aa 	bl	8003b98 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : CAN_Select_Pin */
  GPIO_InitStruct.Pin = CAN_Select_Pin;
 8000a44:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000a48:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a4a:	2301      	movs	r3, #1
 8000a4c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000a4e:	2301      	movs	r3, #1
 8000a50:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8000a52:	2301      	movs	r3, #1
 8000a54:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(CAN_Select_GPIO_Port, &GPIO_InitStruct);
 8000a56:	f107 0314 	add.w	r3, r7, #20
 8000a5a:	4619      	mov	r1, r3
 8000a5c:	4818      	ldr	r0, [pc, #96]	@ (8000ac0 <MX_GPIO_Init+0x118>)
 8000a5e:	f002 fee7 	bl	8003830 <HAL_GPIO_Init>

  /*Configure GPIO pin : res_Pin */
  GPIO_InitStruct.Pin = res_Pin;
 8000a62:	2310      	movs	r3, #16
 8000a64:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a66:	2301      	movs	r3, #1
 8000a68:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000a6a:	2301      	movs	r3, #1
 8000a6c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a6e:	2300      	movs	r3, #0
 8000a70:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(res_GPIO_Port, &GPIO_InitStruct);
 8000a72:	f107 0314 	add.w	r3, r7, #20
 8000a76:	4619      	mov	r1, r3
 8000a78:	4812      	ldr	r0, [pc, #72]	@ (8000ac4 <MX_GPIO_Init+0x11c>)
 8000a7a:	f002 fed9 	bl	8003830 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000a7e:	2320      	movs	r3, #32
 8000a80:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a82:	2301      	movs	r3, #1
 8000a84:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a86:	2300      	movs	r3, #0
 8000a88:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a8a:	2300      	movs	r3, #0
 8000a8c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a8e:	f107 0314 	add.w	r3, r7, #20
 8000a92:	4619      	mov	r1, r3
 8000a94:	480b      	ldr	r0, [pc, #44]	@ (8000ac4 <MX_GPIO_Init+0x11c>)
 8000a96:	f002 fecb 	bl	8003830 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8000a9a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000a9e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000aa0:	2300      	movs	r3, #0
 8000aa2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000aa4:	2301      	movs	r3, #1
 8000aa6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000aa8:	f107 0314 	add.w	r3, r7, #20
 8000aac:	4619      	mov	r1, r3
 8000aae:	4806      	ldr	r0, [pc, #24]	@ (8000ac8 <MX_GPIO_Init+0x120>)
 8000ab0:	f002 febe 	bl	8003830 <HAL_GPIO_Init>

}
 8000ab4:	bf00      	nop
 8000ab6:	3728      	adds	r7, #40	@ 0x28
 8000ab8:	46bd      	mov	sp, r7
 8000aba:	bd80      	pop	{r7, pc}
 8000abc:	40023800 	.word	0x40023800
 8000ac0:	40021400 	.word	0x40021400
 8000ac4:	40020800 	.word	0x40020800
 8000ac8:	40020000 	.word	0x40020000

08000acc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000acc:	b580      	push	{r7, lr}
 8000ace:	b09a      	sub	sp, #104	@ 0x68
 8000ad0:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ad2:	f001 fa49 	bl	8001f68 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ad6:	f000 fb49 	bl	800116c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ada:	f7ff ff65 	bl	80009a8 <MX_GPIO_Init>
  MX_CAN1_Init();
 8000ade:	f7ff fe41 	bl	8000764 <MX_CAN1_Init>
  MX_SPI1_Init();
 8000ae2:	f001 f8af 	bl	8001c44 <MX_SPI1_Init>
  MX_ADC1_Init();
 8000ae6:	f7ff fd0f 	bl	8000508 <MX_ADC1_Init>
  MX_TIM9_Init();
 8000aea:	f001 f9b1 	bl	8001e50 <MX_TIM9_Init>
//	{0x100, 0x00000000, CAN_ID_STD, CAN_RTR_DATA,   8,},
//	{0x1E0, 0x00000000, CAN_ID_STD, CAN_RTR_DATA,   8,},
//	{0x1B3, 0x00000000, CAN_ID_STD, CAN_RTR_DATA,   8,}
//  };

  uint8_t index=0;/*发送数组的索引*/
 8000aee:	2300      	movs	r3, #0
 8000af0:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
  uint8_t TxData[][8]={ /*发送can数据数组 -测试*/
 8000af4:	4a61      	ldr	r2, [pc, #388]	@ (8000c7c <main+0x1b0>)
 8000af6:	1d3b      	adds	r3, r7, #4
 8000af8:	4611      	mov	r1, r2
 8000afa:	2250      	movs	r2, #80	@ 0x50
 8000afc:	4618      	mov	r0, r3
 8000afe:	f004 ffc5 	bl	8005a8c <memcpy>
		  {0xAA, 0xAA, 0xAA, 0xAA, 0xAA, 0xAA, 0xAA, 0xAA}
  };


  /*键值*/
  uint8_t KeyNum=0;
 8000b02:	2300      	movs	r3, #0
 8000b04:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e

  /*启动CAN1*/
  MyCan_Init();
 8000b08:	f7ff ff3c 	bl	8000984 <MyCan_Init>

  /*OLED初始化*/
  OLED_Init();
 8000b0c:	f000 fbec 	bl	80012e8 <OLED_Init>

  OLED_ShowString(0, 0, "Info:", OLED_6X8);
 8000b10:	2306      	movs	r3, #6
 8000b12:	4a5b      	ldr	r2, [pc, #364]	@ (8000c80 <main+0x1b4>)
 8000b14:	2100      	movs	r1, #0
 8000b16:	2000      	movs	r0, #0
 8000b18:	f000 fdce 	bl	80016b8 <OLED_ShowString>
  OLED_ShowString(0, 9, "WifiRx:", OLED_6X8);
 8000b1c:	2306      	movs	r3, #6
 8000b1e:	4a59      	ldr	r2, [pc, #356]	@ (8000c84 <main+0x1b8>)
 8000b20:	2109      	movs	r1, #9
 8000b22:	2000      	movs	r0, #0
 8000b24:	f000 fdc8 	bl	80016b8 <OLED_ShowString>
  OLED_ShowString(0, 18, "ZigbRx:", OLED_6X8);
 8000b28:	2306      	movs	r3, #6
 8000b2a:	4a57      	ldr	r2, [pc, #348]	@ (8000c88 <main+0x1bc>)
 8000b2c:	2112      	movs	r1, #18
 8000b2e:	2000      	movs	r0, #0
 8000b30:	f000 fdc2 	bl	80016b8 <OLED_ShowString>
  OLED_ShowString(0, 27, "Track:", OLED_6X8);
 8000b34:	2306      	movs	r3, #6
 8000b36:	4a55      	ldr	r2, [pc, #340]	@ (8000c8c <main+0x1c0>)
 8000b38:	211b      	movs	r1, #27
 8000b3a:	2000      	movs	r0, #0
 8000b3c:	f000 fdbc 	bl	80016b8 <OLED_ShowString>
  OLED_ShowString(0, 36, "Navig:", OLED_6X8);
 8000b40:	2306      	movs	r3, #6
 8000b42:	4a53      	ldr	r2, [pc, #332]	@ (8000c90 <main+0x1c4>)
 8000b44:	2124      	movs	r1, #36	@ 0x24
 8000b46:	2000      	movs	r0, #0
 8000b48:	f000 fdb6 	bl	80016b8 <OLED_ShowString>
  OLED_ShowString(0, 45, "HOST", OLED_6X8);
 8000b4c:	2306      	movs	r3, #6
 8000b4e:	4a51      	ldr	r2, [pc, #324]	@ (8000c94 <main+0x1c8>)
 8000b50:	212d      	movs	r1, #45	@ 0x2d
 8000b52:	2000      	movs	r0, #0
 8000b54:	f000 fdb0 	bl	80016b8 <OLED_ShowString>
  OLED_ShowString(0, 54, "Anything", OLED_6X8);
 8000b58:	2306      	movs	r3, #6
 8000b5a:	4a4f      	ldr	r2, [pc, #316]	@ (8000c98 <main+0x1cc>)
 8000b5c:	2136      	movs	r1, #54	@ 0x36
 8000b5e:	2000      	movs	r0, #0
 8000b60:	f000 fdaa 	bl	80016b8 <OLED_ShowString>

  OLED_UpDate();
 8000b64:	f000 fc6c 	bl	8001440 <OLED_UpDate>


  /*任务切片时间-ms*/
  uint32_t ADC_TaskTime=1000,ADC_LastTime=0;
 8000b68:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000b6c:	657b      	str	r3, [r7, #84]	@ 0x54
 8000b6e:	2300      	movs	r3, #0
 8000b70:	65bb      	str	r3, [r7, #88]	@ 0x58

  /*电机初始化*/
  Motor_Init();
 8000b72:	f004 ff05 	bl	8005980 <Motor_Init>
  /* USER CODE BEGIN WHILE */
  while (1)
  {


	  if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_15) == GPIO_PIN_RESET)
 8000b76:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000b7a:	4848      	ldr	r0, [pc, #288]	@ (8000c9c <main+0x1d0>)
 8000b7c:	f002 fff4 	bl	8003b68 <HAL_GPIO_ReadPin>
 8000b80:	4603      	mov	r3, r0
 8000b82:	2b00      	cmp	r3, #0
 8000b84:	d111      	bne.n	8000baa <main+0xde>
	  {
		 HAL_Delay(10);
 8000b86:	200a      	movs	r0, #10
 8000b88:	f001 fa60 	bl	800204c <HAL_Delay>
		 while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_15) == GPIO_PIN_RESET);
 8000b8c:	bf00      	nop
 8000b8e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000b92:	4842      	ldr	r0, [pc, #264]	@ (8000c9c <main+0x1d0>)
 8000b94:	f002 ffe8 	bl	8003b68 <HAL_GPIO_ReadPin>
 8000b98:	4603      	mov	r3, r0
 8000b9a:	2b00      	cmp	r3, #0
 8000b9c:	d0f7      	beq.n	8000b8e <main+0xc2>
		 HAL_Delay(10);
 8000b9e:	200a      	movs	r0, #10
 8000ba0:	f001 fa54 	bl	800204c <HAL_Delay>
		 KeyNum = 1;
 8000ba4:	2301      	movs	r3, #1
 8000ba6:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
	  }

	  if(KeyNum == 1)
 8000baa:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 8000bae:	2b01      	cmp	r3, #1
 8000bb0:	f040 8086 	bne.w	8000cc0 <main+0x1f4>
	  {
		  OLED_ShowNum(0, 10, index, 2, OLED_6X8);
 8000bb4:	f897 205f 	ldrb.w	r2, [r7, #95]	@ 0x5f
 8000bb8:	2306      	movs	r3, #6
 8000bba:	9300      	str	r3, [sp, #0]
 8000bbc:	2302      	movs	r3, #2
 8000bbe:	210a      	movs	r1, #10
 8000bc0:	2000      	movs	r0, #0
 8000bc2:	f000 febb 	bl	800193c <OLED_ShowNum>
		  OLED_UpDate();
 8000bc6:	f000 fc3b 	bl	8001440 <OLED_UpDate>
		  KeyNum=0;
 8000bca:	2300      	movs	r3, #0
 8000bcc:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
		  switch(index)
 8000bd0:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8000bd4:	2b09      	cmp	r3, #9
 8000bd6:	d867      	bhi.n	8000ca8 <main+0x1dc>
 8000bd8:	a201      	add	r2, pc, #4	@ (adr r2, 8000be0 <main+0x114>)
 8000bda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000bde:	bf00      	nop
 8000be0:	08000c09 	.word	0x08000c09
 8000be4:	08000c1d 	.word	0x08000c1d
 8000be8:	08000c31 	.word	0x08000c31
 8000bec:	08000c45 	.word	0x08000c45
 8000bf0:	08000c4f 	.word	0x08000c4f
 8000bf4:	08000c59 	.word	0x08000c59
 8000bf8:	08000c61 	.word	0x08000c61
 8000bfc:	08000c6b 	.word	0x08000c6b
 8000c00:	08000c73 	.word	0x08000c73
 8000c04:	08000ca1 	.word	0x08000ca1
		  {
		  	  case 0:
		  		CAN_TxtoWifi(TxData[index], 8);
 8000c08:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8000c0c:	1d3a      	adds	r2, r7, #4
 8000c0e:	00db      	lsls	r3, r3, #3
 8000c10:	4413      	add	r3, r2
 8000c12:	2108      	movs	r1, #8
 8000c14:	4618      	mov	r0, r3
 8000c16:	f004 fc53 	bl	80054c0 <CAN_TxtoWifi>
		  		break;
 8000c1a:	e045      	b.n	8000ca8 <main+0x1dc>
		  	  case 1:
		  		CAN_TxtoZigbee(TxData[index], 8);
 8000c1c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8000c20:	1d3a      	adds	r2, r7, #4
 8000c22:	00db      	lsls	r3, r3, #3
 8000c24:	4413      	add	r3, r2
 8000c26:	2108      	movs	r1, #8
 8000c28:	4618      	mov	r0, r3
 8000c2a:	f004 fc69 	bl	8005500 <CAN_TxtoZigbee>
		  		break;
 8000c2e:	e03b      	b.n	8000ca8 <main+0x1dc>
		  	  case 2:
		  		CAN_TxtoDisplay(TxData[index], 8);
 8000c30:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8000c34:	1d3a      	adds	r2, r7, #4
 8000c36:	00db      	lsls	r3, r3, #3
 8000c38:	4413      	add	r3, r2
 8000c3a:	2108      	movs	r1, #8
 8000c3c:	4618      	mov	r0, r3
 8000c3e:	f004 fc7f 	bl	8005540 <CAN_TxtoDisplay>
		  		break;
 8000c42:	e031      	b.n	8000ca8 <main+0x1dc>
		  	  case 3:
		  		CAN_TxtoMotor(12, 34);
 8000c44:	2122      	movs	r1, #34	@ 0x22
 8000c46:	200c      	movs	r0, #12
 8000c48:	f004 fc9a 	bl	8005580 <CAN_TxtoMotor>
		  		break;
 8000c4c:	e02c      	b.n	8000ca8 <main+0x1dc>
		  	  case 4:
		  		  Motor_Control(10,10);
 8000c4e:	210a      	movs	r1, #10
 8000c50:	200a      	movs	r0, #10
 8000c52:	f004 fe9f 	bl	8005994 <Motor_Control>
		  		  break;
 8000c56:	e027      	b.n	8000ca8 <main+0x1dc>
		  	  case 5:
		  		CAN_TxtoNV(2);
 8000c58:	2002      	movs	r0, #2
 8000c5a:	f004 fcb3 	bl	80055c4 <CAN_TxtoNV>
		  		break;
 8000c5e:	e023      	b.n	8000ca8 <main+0x1dc>
		  	  case 6:
		  		CAN_TxtoPower(45, 67);
 8000c60:	2143      	movs	r1, #67	@ 0x43
 8000c62:	202d      	movs	r0, #45	@ 0x2d
 8000c64:	f004 fcce 	bl	8005604 <CAN_TxtoPower>
		  		break;
 8000c68:	e01e      	b.n	8000ca8 <main+0x1dc>
		  	  case 7:
		  		CAN_TxtoT0(8);
 8000c6a:	2008      	movs	r0, #8
 8000c6c:	f004 fcf0 	bl	8005650 <CAN_TxtoT0>
		  		break;
 8000c70:	e01a      	b.n	8000ca8 <main+0x1dc>
		  	  case 8:
		  		CAN_TxtoT1(11, 11);
 8000c72:	210b      	movs	r1, #11
 8000c74:	200b      	movs	r0, #11
 8000c76:	f004 fd13 	bl	80056a0 <CAN_TxtoT1>
		  		break;
 8000c7a:	e015      	b.n	8000ca8 <main+0x1dc>
 8000c7c:	08005afc 	.word	0x08005afc
 8000c80:	08005ac0 	.word	0x08005ac0
 8000c84:	08005ac8 	.word	0x08005ac8
 8000c88:	08005ad0 	.word	0x08005ad0
 8000c8c:	08005ad8 	.word	0x08005ad8
 8000c90:	08005ae0 	.word	0x08005ae0
 8000c94:	08005ae8 	.word	0x08005ae8
 8000c98:	08005af0 	.word	0x08005af0
 8000c9c:	40020000 	.word	0x40020000
		  	  case 9:
		  		CAN_TxtoT2(100);
 8000ca0:	2064      	movs	r0, #100	@ 0x64
 8000ca2:	f004 fd23 	bl	80056ec <CAN_TxtoT2>
		  		break;
 8000ca6:	bf00      	nop
		  }
		  index++;
 8000ca8:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8000cac:	3301      	adds	r3, #1
 8000cae:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		  if(index >9){index = 0;}
 8000cb2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8000cb6:	2b09      	cmp	r3, #9
 8000cb8:	d902      	bls.n	8000cc0 <main+0x1f4>
 8000cba:	2300      	movs	r3, #0
 8000cbc:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	  }
	  CanRx_Loop();
 8000cc0:	f004 fa86 	bl	80051d0 <CanRx_Loop>
	  CAN_TxLoop();
 8000cc4:	f004 fd62 	bl	800578c <CAN_TxLoop>

	  if( (HAL_GetTick() - ADC_LastTime) > ADC_TaskTime)
 8000cc8:	f001 f9b4 	bl	8002034 <HAL_GetTick>
 8000ccc:	4602      	mov	r2, r0
 8000cce:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8000cd0:	1ad3      	subs	r3, r2, r3
 8000cd2:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8000cd4:	429a      	cmp	r2, r3
 8000cd6:	d204      	bcs.n	8000ce2 <main+0x216>
	  {
		  Power_TxandStart();
 8000cd8:	f7ff fcb4 	bl	8000644 <Power_TxandStart>
		  ADC_LastTime = HAL_GetTick();
 8000cdc:	f001 f9aa 	bl	8002034 <HAL_GetTick>
 8000ce0:	65b8      	str	r0, [r7, #88]	@ 0x58
	  }


	  OLED_ShowHexNum(40, 0,  FifoBuf_Info[0], 2, OLED_6X8); //1
 8000ce2:	4bc3      	ldr	r3, [pc, #780]	@ (8000ff0 <main+0x524>)
 8000ce4:	781b      	ldrb	r3, [r3, #0]
 8000ce6:	461a      	mov	r2, r3
 8000ce8:	2306      	movs	r3, #6
 8000cea:	9300      	str	r3, [sp, #0]
 8000cec:	2302      	movs	r3, #2
 8000cee:	2100      	movs	r1, #0
 8000cf0:	2028      	movs	r0, #40	@ 0x28
 8000cf2:	f000 fe6b 	bl	80019cc <OLED_ShowHexNum>
	  OLED_ShowHexNum(52, 0,  FifoBuf_Info[1], 2,  OLED_6X8);
 8000cf6:	4bbe      	ldr	r3, [pc, #760]	@ (8000ff0 <main+0x524>)
 8000cf8:	785b      	ldrb	r3, [r3, #1]
 8000cfa:	461a      	mov	r2, r3
 8000cfc:	2306      	movs	r3, #6
 8000cfe:	9300      	str	r3, [sp, #0]
 8000d00:	2302      	movs	r3, #2
 8000d02:	2100      	movs	r1, #0
 8000d04:	2034      	movs	r0, #52	@ 0x34
 8000d06:	f000 fe61 	bl	80019cc <OLED_ShowHexNum>
	  OLED_ShowHexNum(64, 0,  FifoBuf_Info[2], 2,  OLED_6X8);
 8000d0a:	4bb9      	ldr	r3, [pc, #740]	@ (8000ff0 <main+0x524>)
 8000d0c:	789b      	ldrb	r3, [r3, #2]
 8000d0e:	461a      	mov	r2, r3
 8000d10:	2306      	movs	r3, #6
 8000d12:	9300      	str	r3, [sp, #0]
 8000d14:	2302      	movs	r3, #2
 8000d16:	2100      	movs	r1, #0
 8000d18:	2040      	movs	r0, #64	@ 0x40
 8000d1a:	f000 fe57 	bl	80019cc <OLED_ShowHexNum>
	  OLED_ShowHexNum(76, 0,  FifoBuf_Info[3], 2, OLED_6X8);
 8000d1e:	4bb4      	ldr	r3, [pc, #720]	@ (8000ff0 <main+0x524>)
 8000d20:	78db      	ldrb	r3, [r3, #3]
 8000d22:	461a      	mov	r2, r3
 8000d24:	2306      	movs	r3, #6
 8000d26:	9300      	str	r3, [sp, #0]
 8000d28:	2302      	movs	r3, #2
 8000d2a:	2100      	movs	r1, #0
 8000d2c:	204c      	movs	r0, #76	@ 0x4c
 8000d2e:	f000 fe4d 	bl	80019cc <OLED_ShowHexNum>
	  OLED_ShowHexNum(88, 0,  FifoBuf_Info[4], 2, OLED_6X8); //1
 8000d32:	4baf      	ldr	r3, [pc, #700]	@ (8000ff0 <main+0x524>)
 8000d34:	791b      	ldrb	r3, [r3, #4]
 8000d36:	461a      	mov	r2, r3
 8000d38:	2306      	movs	r3, #6
 8000d3a:	9300      	str	r3, [sp, #0]
 8000d3c:	2302      	movs	r3, #2
 8000d3e:	2100      	movs	r1, #0
 8000d40:	2058      	movs	r0, #88	@ 0x58
 8000d42:	f000 fe43 	bl	80019cc <OLED_ShowHexNum>
	  OLED_ShowHexNum(100, 0,  FifoBuf_Info[5], 2,  OLED_6X8);
 8000d46:	4baa      	ldr	r3, [pc, #680]	@ (8000ff0 <main+0x524>)
 8000d48:	795b      	ldrb	r3, [r3, #5]
 8000d4a:	461a      	mov	r2, r3
 8000d4c:	2306      	movs	r3, #6
 8000d4e:	9300      	str	r3, [sp, #0]
 8000d50:	2302      	movs	r3, #2
 8000d52:	2100      	movs	r1, #0
 8000d54:	2064      	movs	r0, #100	@ 0x64
 8000d56:	f000 fe39 	bl	80019cc <OLED_ShowHexNum>
	  OLED_ShowHexNum(112, 0,  FifoBuf_Info[6], 2,  OLED_6X8);
 8000d5a:	4ba5      	ldr	r3, [pc, #660]	@ (8000ff0 <main+0x524>)
 8000d5c:	799b      	ldrb	r3, [r3, #6]
 8000d5e:	461a      	mov	r2, r3
 8000d60:	2306      	movs	r3, #6
 8000d62:	9300      	str	r3, [sp, #0]
 8000d64:	2302      	movs	r3, #2
 8000d66:	2100      	movs	r1, #0
 8000d68:	2070      	movs	r0, #112	@ 0x70
 8000d6a:	f000 fe2f 	bl	80019cc <OLED_ShowHexNum>
	  OLED_ShowHexNum(124, 0,  FifoBuf_Info[7], 2, OLED_6X8);
 8000d6e:	4ba0      	ldr	r3, [pc, #640]	@ (8000ff0 <main+0x524>)
 8000d70:	79db      	ldrb	r3, [r3, #7]
 8000d72:	461a      	mov	r2, r3
 8000d74:	2306      	movs	r3, #6
 8000d76:	9300      	str	r3, [sp, #0]
 8000d78:	2302      	movs	r3, #2
 8000d7a:	2100      	movs	r1, #0
 8000d7c:	207c      	movs	r0, #124	@ 0x7c
 8000d7e:	f000 fe25 	bl	80019cc <OLED_ShowHexNum>


	  OLED_ShowHexNum(40, 9,  FifoBuf_WifiRx[0], 2, OLED_6X8); //2
 8000d82:	4b9c      	ldr	r3, [pc, #624]	@ (8000ff4 <main+0x528>)
 8000d84:	781b      	ldrb	r3, [r3, #0]
 8000d86:	461a      	mov	r2, r3
 8000d88:	2306      	movs	r3, #6
 8000d8a:	9300      	str	r3, [sp, #0]
 8000d8c:	2302      	movs	r3, #2
 8000d8e:	2109      	movs	r1, #9
 8000d90:	2028      	movs	r0, #40	@ 0x28
 8000d92:	f000 fe1b 	bl	80019cc <OLED_ShowHexNum>
	  OLED_ShowHexNum(52, 9,  FifoBuf_WifiRx[1], 2,  OLED_6X8);
 8000d96:	4b97      	ldr	r3, [pc, #604]	@ (8000ff4 <main+0x528>)
 8000d98:	785b      	ldrb	r3, [r3, #1]
 8000d9a:	461a      	mov	r2, r3
 8000d9c:	2306      	movs	r3, #6
 8000d9e:	9300      	str	r3, [sp, #0]
 8000da0:	2302      	movs	r3, #2
 8000da2:	2109      	movs	r1, #9
 8000da4:	2034      	movs	r0, #52	@ 0x34
 8000da6:	f000 fe11 	bl	80019cc <OLED_ShowHexNum>
	  OLED_ShowHexNum(64, 9,  FifoBuf_WifiRx[2], 2,  OLED_6X8);
 8000daa:	4b92      	ldr	r3, [pc, #584]	@ (8000ff4 <main+0x528>)
 8000dac:	789b      	ldrb	r3, [r3, #2]
 8000dae:	461a      	mov	r2, r3
 8000db0:	2306      	movs	r3, #6
 8000db2:	9300      	str	r3, [sp, #0]
 8000db4:	2302      	movs	r3, #2
 8000db6:	2109      	movs	r1, #9
 8000db8:	2040      	movs	r0, #64	@ 0x40
 8000dba:	f000 fe07 	bl	80019cc <OLED_ShowHexNum>
	  OLED_ShowHexNum(76, 9,  FifoBuf_WifiRx[3], 2, OLED_6X8);
 8000dbe:	4b8d      	ldr	r3, [pc, #564]	@ (8000ff4 <main+0x528>)
 8000dc0:	78db      	ldrb	r3, [r3, #3]
 8000dc2:	461a      	mov	r2, r3
 8000dc4:	2306      	movs	r3, #6
 8000dc6:	9300      	str	r3, [sp, #0]
 8000dc8:	2302      	movs	r3, #2
 8000dca:	2109      	movs	r1, #9
 8000dcc:	204c      	movs	r0, #76	@ 0x4c
 8000dce:	f000 fdfd 	bl	80019cc <OLED_ShowHexNum>
	  OLED_ShowHexNum(88, 9,  FifoBuf_WifiRx[4], 2, OLED_6X8); //2
 8000dd2:	4b88      	ldr	r3, [pc, #544]	@ (8000ff4 <main+0x528>)
 8000dd4:	791b      	ldrb	r3, [r3, #4]
 8000dd6:	461a      	mov	r2, r3
 8000dd8:	2306      	movs	r3, #6
 8000dda:	9300      	str	r3, [sp, #0]
 8000ddc:	2302      	movs	r3, #2
 8000dde:	2109      	movs	r1, #9
 8000de0:	2058      	movs	r0, #88	@ 0x58
 8000de2:	f000 fdf3 	bl	80019cc <OLED_ShowHexNum>
	  OLED_ShowHexNum(100, 9,  FifoBuf_WifiRx[5], 2,  OLED_6X8);
 8000de6:	4b83      	ldr	r3, [pc, #524]	@ (8000ff4 <main+0x528>)
 8000de8:	795b      	ldrb	r3, [r3, #5]
 8000dea:	461a      	mov	r2, r3
 8000dec:	2306      	movs	r3, #6
 8000dee:	9300      	str	r3, [sp, #0]
 8000df0:	2302      	movs	r3, #2
 8000df2:	2109      	movs	r1, #9
 8000df4:	2064      	movs	r0, #100	@ 0x64
 8000df6:	f000 fde9 	bl	80019cc <OLED_ShowHexNum>
	  OLED_ShowHexNum(112, 9,  FifoBuf_WifiRx[6], 2,  OLED_6X8);
 8000dfa:	4b7e      	ldr	r3, [pc, #504]	@ (8000ff4 <main+0x528>)
 8000dfc:	799b      	ldrb	r3, [r3, #6]
 8000dfe:	461a      	mov	r2, r3
 8000e00:	2306      	movs	r3, #6
 8000e02:	9300      	str	r3, [sp, #0]
 8000e04:	2302      	movs	r3, #2
 8000e06:	2109      	movs	r1, #9
 8000e08:	2070      	movs	r0, #112	@ 0x70
 8000e0a:	f000 fddf 	bl	80019cc <OLED_ShowHexNum>
	  OLED_ShowHexNum(124, 9,  FifoBuf_WifiRx[7], 2, OLED_6X8);
 8000e0e:	4b79      	ldr	r3, [pc, #484]	@ (8000ff4 <main+0x528>)
 8000e10:	79db      	ldrb	r3, [r3, #7]
 8000e12:	461a      	mov	r2, r3
 8000e14:	2306      	movs	r3, #6
 8000e16:	9300      	str	r3, [sp, #0]
 8000e18:	2302      	movs	r3, #2
 8000e1a:	2109      	movs	r1, #9
 8000e1c:	207c      	movs	r0, #124	@ 0x7c
 8000e1e:	f000 fdd5 	bl	80019cc <OLED_ShowHexNum>


	  OLED_ShowHexNum(40, 18,  FifoBuf_ZigbRx[0], 2, OLED_6X8); //3
 8000e22:	4b75      	ldr	r3, [pc, #468]	@ (8000ff8 <main+0x52c>)
 8000e24:	781b      	ldrb	r3, [r3, #0]
 8000e26:	461a      	mov	r2, r3
 8000e28:	2306      	movs	r3, #6
 8000e2a:	9300      	str	r3, [sp, #0]
 8000e2c:	2302      	movs	r3, #2
 8000e2e:	2112      	movs	r1, #18
 8000e30:	2028      	movs	r0, #40	@ 0x28
 8000e32:	f000 fdcb 	bl	80019cc <OLED_ShowHexNum>
	  OLED_ShowHexNum(52, 18,  FifoBuf_ZigbRx[1], 2,  OLED_6X8);
 8000e36:	4b70      	ldr	r3, [pc, #448]	@ (8000ff8 <main+0x52c>)
 8000e38:	785b      	ldrb	r3, [r3, #1]
 8000e3a:	461a      	mov	r2, r3
 8000e3c:	2306      	movs	r3, #6
 8000e3e:	9300      	str	r3, [sp, #0]
 8000e40:	2302      	movs	r3, #2
 8000e42:	2112      	movs	r1, #18
 8000e44:	2034      	movs	r0, #52	@ 0x34
 8000e46:	f000 fdc1 	bl	80019cc <OLED_ShowHexNum>
	  OLED_ShowHexNum(64, 18,  FifoBuf_ZigbRx[2], 2,  OLED_6X8);
 8000e4a:	4b6b      	ldr	r3, [pc, #428]	@ (8000ff8 <main+0x52c>)
 8000e4c:	789b      	ldrb	r3, [r3, #2]
 8000e4e:	461a      	mov	r2, r3
 8000e50:	2306      	movs	r3, #6
 8000e52:	9300      	str	r3, [sp, #0]
 8000e54:	2302      	movs	r3, #2
 8000e56:	2112      	movs	r1, #18
 8000e58:	2040      	movs	r0, #64	@ 0x40
 8000e5a:	f000 fdb7 	bl	80019cc <OLED_ShowHexNum>
	  OLED_ShowHexNum(76, 18,  FifoBuf_ZigbRx[3], 2, OLED_6X8);
 8000e5e:	4b66      	ldr	r3, [pc, #408]	@ (8000ff8 <main+0x52c>)
 8000e60:	78db      	ldrb	r3, [r3, #3]
 8000e62:	461a      	mov	r2, r3
 8000e64:	2306      	movs	r3, #6
 8000e66:	9300      	str	r3, [sp, #0]
 8000e68:	2302      	movs	r3, #2
 8000e6a:	2112      	movs	r1, #18
 8000e6c:	204c      	movs	r0, #76	@ 0x4c
 8000e6e:	f000 fdad 	bl	80019cc <OLED_ShowHexNum>
	  OLED_ShowHexNum(88, 18,  FifoBuf_ZigbRx[4], 2, OLED_6X8); //3
 8000e72:	4b61      	ldr	r3, [pc, #388]	@ (8000ff8 <main+0x52c>)
 8000e74:	791b      	ldrb	r3, [r3, #4]
 8000e76:	461a      	mov	r2, r3
 8000e78:	2306      	movs	r3, #6
 8000e7a:	9300      	str	r3, [sp, #0]
 8000e7c:	2302      	movs	r3, #2
 8000e7e:	2112      	movs	r1, #18
 8000e80:	2058      	movs	r0, #88	@ 0x58
 8000e82:	f000 fda3 	bl	80019cc <OLED_ShowHexNum>
	  OLED_ShowHexNum(100, 18,  FifoBuf_ZigbRx[5], 2,  OLED_6X8);
 8000e86:	4b5c      	ldr	r3, [pc, #368]	@ (8000ff8 <main+0x52c>)
 8000e88:	795b      	ldrb	r3, [r3, #5]
 8000e8a:	461a      	mov	r2, r3
 8000e8c:	2306      	movs	r3, #6
 8000e8e:	9300      	str	r3, [sp, #0]
 8000e90:	2302      	movs	r3, #2
 8000e92:	2112      	movs	r1, #18
 8000e94:	2064      	movs	r0, #100	@ 0x64
 8000e96:	f000 fd99 	bl	80019cc <OLED_ShowHexNum>
	  OLED_ShowHexNum(112, 18,  FifoBuf_ZigbRx[6], 2,  OLED_6X8);
 8000e9a:	4b57      	ldr	r3, [pc, #348]	@ (8000ff8 <main+0x52c>)
 8000e9c:	799b      	ldrb	r3, [r3, #6]
 8000e9e:	461a      	mov	r2, r3
 8000ea0:	2306      	movs	r3, #6
 8000ea2:	9300      	str	r3, [sp, #0]
 8000ea4:	2302      	movs	r3, #2
 8000ea6:	2112      	movs	r1, #18
 8000ea8:	2070      	movs	r0, #112	@ 0x70
 8000eaa:	f000 fd8f 	bl	80019cc <OLED_ShowHexNum>
	  OLED_ShowHexNum(124, 18,  FifoBuf_ZigbRx[7], 2, OLED_6X8);
 8000eae:	4b52      	ldr	r3, [pc, #328]	@ (8000ff8 <main+0x52c>)
 8000eb0:	79db      	ldrb	r3, [r3, #7]
 8000eb2:	461a      	mov	r2, r3
 8000eb4:	2306      	movs	r3, #6
 8000eb6:	9300      	str	r3, [sp, #0]
 8000eb8:	2302      	movs	r3, #2
 8000eba:	2112      	movs	r1, #18
 8000ebc:	207c      	movs	r0, #124	@ 0x7c
 8000ebe:	f000 fd85 	bl	80019cc <OLED_ShowHexNum>


	  OLED_ShowHexNum(40, 27,  FifoBuf_Track[0], 2, OLED_6X8);//4
 8000ec2:	4b4e      	ldr	r3, [pc, #312]	@ (8000ffc <main+0x530>)
 8000ec4:	781b      	ldrb	r3, [r3, #0]
 8000ec6:	461a      	mov	r2, r3
 8000ec8:	2306      	movs	r3, #6
 8000eca:	9300      	str	r3, [sp, #0]
 8000ecc:	2302      	movs	r3, #2
 8000ece:	211b      	movs	r1, #27
 8000ed0:	2028      	movs	r0, #40	@ 0x28
 8000ed2:	f000 fd7b 	bl	80019cc <OLED_ShowHexNum>
	  OLED_ShowHexNum(52, 27,  FifoBuf_Track[1], 2,  OLED_6X8);
 8000ed6:	4b49      	ldr	r3, [pc, #292]	@ (8000ffc <main+0x530>)
 8000ed8:	785b      	ldrb	r3, [r3, #1]
 8000eda:	461a      	mov	r2, r3
 8000edc:	2306      	movs	r3, #6
 8000ede:	9300      	str	r3, [sp, #0]
 8000ee0:	2302      	movs	r3, #2
 8000ee2:	211b      	movs	r1, #27
 8000ee4:	2034      	movs	r0, #52	@ 0x34
 8000ee6:	f000 fd71 	bl	80019cc <OLED_ShowHexNum>
	  OLED_ShowHexNum(64, 27,  FifoBuf_Track[2], 2,  OLED_6X8);
 8000eea:	4b44      	ldr	r3, [pc, #272]	@ (8000ffc <main+0x530>)
 8000eec:	789b      	ldrb	r3, [r3, #2]
 8000eee:	461a      	mov	r2, r3
 8000ef0:	2306      	movs	r3, #6
 8000ef2:	9300      	str	r3, [sp, #0]
 8000ef4:	2302      	movs	r3, #2
 8000ef6:	211b      	movs	r1, #27
 8000ef8:	2040      	movs	r0, #64	@ 0x40
 8000efa:	f000 fd67 	bl	80019cc <OLED_ShowHexNum>
	  OLED_ShowHexNum(76, 27,  FifoBuf_Track[3], 2, OLED_6X8);
 8000efe:	4b3f      	ldr	r3, [pc, #252]	@ (8000ffc <main+0x530>)
 8000f00:	78db      	ldrb	r3, [r3, #3]
 8000f02:	461a      	mov	r2, r3
 8000f04:	2306      	movs	r3, #6
 8000f06:	9300      	str	r3, [sp, #0]
 8000f08:	2302      	movs	r3, #2
 8000f0a:	211b      	movs	r1, #27
 8000f0c:	204c      	movs	r0, #76	@ 0x4c
 8000f0e:	f000 fd5d 	bl	80019cc <OLED_ShowHexNum>
	  OLED_ShowHexNum(88, 27,  FifoBuf_Track[4], 2, OLED_6X8);//4
 8000f12:	4b3a      	ldr	r3, [pc, #232]	@ (8000ffc <main+0x530>)
 8000f14:	791b      	ldrb	r3, [r3, #4]
 8000f16:	461a      	mov	r2, r3
 8000f18:	2306      	movs	r3, #6
 8000f1a:	9300      	str	r3, [sp, #0]
 8000f1c:	2302      	movs	r3, #2
 8000f1e:	211b      	movs	r1, #27
 8000f20:	2058      	movs	r0, #88	@ 0x58
 8000f22:	f000 fd53 	bl	80019cc <OLED_ShowHexNum>
	  OLED_ShowHexNum(100, 27,  FifoBuf_Track[5], 2,  OLED_6X8);
 8000f26:	4b35      	ldr	r3, [pc, #212]	@ (8000ffc <main+0x530>)
 8000f28:	795b      	ldrb	r3, [r3, #5]
 8000f2a:	461a      	mov	r2, r3
 8000f2c:	2306      	movs	r3, #6
 8000f2e:	9300      	str	r3, [sp, #0]
 8000f30:	2302      	movs	r3, #2
 8000f32:	211b      	movs	r1, #27
 8000f34:	2064      	movs	r0, #100	@ 0x64
 8000f36:	f000 fd49 	bl	80019cc <OLED_ShowHexNum>
	  OLED_ShowHexNum(112, 27,  FifoBuf_Track[6], 2,  OLED_6X8);
 8000f3a:	4b30      	ldr	r3, [pc, #192]	@ (8000ffc <main+0x530>)
 8000f3c:	799b      	ldrb	r3, [r3, #6]
 8000f3e:	461a      	mov	r2, r3
 8000f40:	2306      	movs	r3, #6
 8000f42:	9300      	str	r3, [sp, #0]
 8000f44:	2302      	movs	r3, #2
 8000f46:	211b      	movs	r1, #27
 8000f48:	2070      	movs	r0, #112	@ 0x70
 8000f4a:	f000 fd3f 	bl	80019cc <OLED_ShowHexNum>
	  OLED_ShowHexNum(124, 27,  FifoBuf_Track[7], 2, OLED_6X8);
 8000f4e:	4b2b      	ldr	r3, [pc, #172]	@ (8000ffc <main+0x530>)
 8000f50:	79db      	ldrb	r3, [r3, #7]
 8000f52:	461a      	mov	r2, r3
 8000f54:	2306      	movs	r3, #6
 8000f56:	9300      	str	r3, [sp, #0]
 8000f58:	2302      	movs	r3, #2
 8000f5a:	211b      	movs	r1, #27
 8000f5c:	207c      	movs	r0, #124	@ 0x7c
 8000f5e:	f000 fd35 	bl	80019cc <OLED_ShowHexNum>


	  OLED_ShowHexNum(40, 36,  FifoBuf_Navig[0], 2, OLED_6X8);//5
 8000f62:	4b27      	ldr	r3, [pc, #156]	@ (8001000 <main+0x534>)
 8000f64:	781b      	ldrb	r3, [r3, #0]
 8000f66:	461a      	mov	r2, r3
 8000f68:	2306      	movs	r3, #6
 8000f6a:	9300      	str	r3, [sp, #0]
 8000f6c:	2302      	movs	r3, #2
 8000f6e:	2124      	movs	r1, #36	@ 0x24
 8000f70:	2028      	movs	r0, #40	@ 0x28
 8000f72:	f000 fd2b 	bl	80019cc <OLED_ShowHexNum>
	  OLED_ShowHexNum(52, 36,  FifoBuf_Navig[1], 2,  OLED_6X8);
 8000f76:	4b22      	ldr	r3, [pc, #136]	@ (8001000 <main+0x534>)
 8000f78:	785b      	ldrb	r3, [r3, #1]
 8000f7a:	461a      	mov	r2, r3
 8000f7c:	2306      	movs	r3, #6
 8000f7e:	9300      	str	r3, [sp, #0]
 8000f80:	2302      	movs	r3, #2
 8000f82:	2124      	movs	r1, #36	@ 0x24
 8000f84:	2034      	movs	r0, #52	@ 0x34
 8000f86:	f000 fd21 	bl	80019cc <OLED_ShowHexNum>
	  OLED_ShowHexNum(64, 36,  FifoBuf_Navig[2], 2,  OLED_6X8);
 8000f8a:	4b1d      	ldr	r3, [pc, #116]	@ (8001000 <main+0x534>)
 8000f8c:	789b      	ldrb	r3, [r3, #2]
 8000f8e:	461a      	mov	r2, r3
 8000f90:	2306      	movs	r3, #6
 8000f92:	9300      	str	r3, [sp, #0]
 8000f94:	2302      	movs	r3, #2
 8000f96:	2124      	movs	r1, #36	@ 0x24
 8000f98:	2040      	movs	r0, #64	@ 0x40
 8000f9a:	f000 fd17 	bl	80019cc <OLED_ShowHexNum>
	  OLED_ShowHexNum(76, 36,  FifoBuf_Navig[3], 2, OLED_6X8);
 8000f9e:	4b18      	ldr	r3, [pc, #96]	@ (8001000 <main+0x534>)
 8000fa0:	78db      	ldrb	r3, [r3, #3]
 8000fa2:	461a      	mov	r2, r3
 8000fa4:	2306      	movs	r3, #6
 8000fa6:	9300      	str	r3, [sp, #0]
 8000fa8:	2302      	movs	r3, #2
 8000faa:	2124      	movs	r1, #36	@ 0x24
 8000fac:	204c      	movs	r0, #76	@ 0x4c
 8000fae:	f000 fd0d 	bl	80019cc <OLED_ShowHexNum>
	  OLED_ShowHexNum(88, 36,  FifoBuf_Navig[4], 2, OLED_6X8);//5
 8000fb2:	4b13      	ldr	r3, [pc, #76]	@ (8001000 <main+0x534>)
 8000fb4:	791b      	ldrb	r3, [r3, #4]
 8000fb6:	461a      	mov	r2, r3
 8000fb8:	2306      	movs	r3, #6
 8000fba:	9300      	str	r3, [sp, #0]
 8000fbc:	2302      	movs	r3, #2
 8000fbe:	2124      	movs	r1, #36	@ 0x24
 8000fc0:	2058      	movs	r0, #88	@ 0x58
 8000fc2:	f000 fd03 	bl	80019cc <OLED_ShowHexNum>
	  OLED_ShowHexNum(100, 36,  FifoBuf_Navig[5], 2,  OLED_6X8);
 8000fc6:	4b0e      	ldr	r3, [pc, #56]	@ (8001000 <main+0x534>)
 8000fc8:	795b      	ldrb	r3, [r3, #5]
 8000fca:	461a      	mov	r2, r3
 8000fcc:	2306      	movs	r3, #6
 8000fce:	9300      	str	r3, [sp, #0]
 8000fd0:	2302      	movs	r3, #2
 8000fd2:	2124      	movs	r1, #36	@ 0x24
 8000fd4:	2064      	movs	r0, #100	@ 0x64
 8000fd6:	f000 fcf9 	bl	80019cc <OLED_ShowHexNum>
	  OLED_ShowHexNum(112, 36,  FifoBuf_Navig[6], 2,  OLED_6X8);
 8000fda:	4b09      	ldr	r3, [pc, #36]	@ (8001000 <main+0x534>)
 8000fdc:	799b      	ldrb	r3, [r3, #6]
 8000fde:	461a      	mov	r2, r3
 8000fe0:	2306      	movs	r3, #6
 8000fe2:	9300      	str	r3, [sp, #0]
 8000fe4:	2302      	movs	r3, #2
 8000fe6:	2124      	movs	r1, #36	@ 0x24
 8000fe8:	2070      	movs	r0, #112	@ 0x70
 8000fea:	f000 fcef 	bl	80019cc <OLED_ShowHexNum>
 8000fee:	e009      	b.n	8001004 <main+0x538>
 8000ff0:	2000061c 	.word	0x2000061c
 8000ff4:	20000628 	.word	0x20000628
 8000ff8:	20000634 	.word	0x20000634
 8000ffc:	20000640 	.word	0x20000640
 8001000:	2000064c 	.word	0x2000064c
	  OLED_ShowHexNum(124, 36,  FifoBuf_Navig[7], 2, OLED_6X8);
 8001004:	4b56      	ldr	r3, [pc, #344]	@ (8001160 <main+0x694>)
 8001006:	79db      	ldrb	r3, [r3, #7]
 8001008:	461a      	mov	r2, r3
 800100a:	2306      	movs	r3, #6
 800100c:	9300      	str	r3, [sp, #0]
 800100e:	2302      	movs	r3, #2
 8001010:	2124      	movs	r1, #36	@ 0x24
 8001012:	207c      	movs	r0, #124	@ 0x7c
 8001014:	f000 fcda 	bl	80019cc <OLED_ShowHexNum>


	  OLED_ShowHexNum(40, 45,  FifoBuf_HOST[0], 2, OLED_6X8);//6
 8001018:	4b52      	ldr	r3, [pc, #328]	@ (8001164 <main+0x698>)
 800101a:	781b      	ldrb	r3, [r3, #0]
 800101c:	461a      	mov	r2, r3
 800101e:	2306      	movs	r3, #6
 8001020:	9300      	str	r3, [sp, #0]
 8001022:	2302      	movs	r3, #2
 8001024:	212d      	movs	r1, #45	@ 0x2d
 8001026:	2028      	movs	r0, #40	@ 0x28
 8001028:	f000 fcd0 	bl	80019cc <OLED_ShowHexNum>
	  OLED_ShowHexNum(52, 45,  FifoBuf_HOST[1], 2,  OLED_6X8);
 800102c:	4b4d      	ldr	r3, [pc, #308]	@ (8001164 <main+0x698>)
 800102e:	785b      	ldrb	r3, [r3, #1]
 8001030:	461a      	mov	r2, r3
 8001032:	2306      	movs	r3, #6
 8001034:	9300      	str	r3, [sp, #0]
 8001036:	2302      	movs	r3, #2
 8001038:	212d      	movs	r1, #45	@ 0x2d
 800103a:	2034      	movs	r0, #52	@ 0x34
 800103c:	f000 fcc6 	bl	80019cc <OLED_ShowHexNum>
	  OLED_ShowHexNum(64, 45,  FifoBuf_HOST[2], 2,  OLED_6X8);
 8001040:	4b48      	ldr	r3, [pc, #288]	@ (8001164 <main+0x698>)
 8001042:	789b      	ldrb	r3, [r3, #2]
 8001044:	461a      	mov	r2, r3
 8001046:	2306      	movs	r3, #6
 8001048:	9300      	str	r3, [sp, #0]
 800104a:	2302      	movs	r3, #2
 800104c:	212d      	movs	r1, #45	@ 0x2d
 800104e:	2040      	movs	r0, #64	@ 0x40
 8001050:	f000 fcbc 	bl	80019cc <OLED_ShowHexNum>
	  OLED_ShowHexNum(76, 45,  FifoBuf_HOST[3], 2, OLED_6X8);
 8001054:	4b43      	ldr	r3, [pc, #268]	@ (8001164 <main+0x698>)
 8001056:	78db      	ldrb	r3, [r3, #3]
 8001058:	461a      	mov	r2, r3
 800105a:	2306      	movs	r3, #6
 800105c:	9300      	str	r3, [sp, #0]
 800105e:	2302      	movs	r3, #2
 8001060:	212d      	movs	r1, #45	@ 0x2d
 8001062:	204c      	movs	r0, #76	@ 0x4c
 8001064:	f000 fcb2 	bl	80019cc <OLED_ShowHexNum>
	  OLED_ShowHexNum(88, 45,  FifoBuf_HOST[4], 2, OLED_6X8);//6
 8001068:	4b3e      	ldr	r3, [pc, #248]	@ (8001164 <main+0x698>)
 800106a:	791b      	ldrb	r3, [r3, #4]
 800106c:	461a      	mov	r2, r3
 800106e:	2306      	movs	r3, #6
 8001070:	9300      	str	r3, [sp, #0]
 8001072:	2302      	movs	r3, #2
 8001074:	212d      	movs	r1, #45	@ 0x2d
 8001076:	2058      	movs	r0, #88	@ 0x58
 8001078:	f000 fca8 	bl	80019cc <OLED_ShowHexNum>
	  OLED_ShowHexNum(100, 45,  FifoBuf_HOST[5], 2,  OLED_6X8);
 800107c:	4b39      	ldr	r3, [pc, #228]	@ (8001164 <main+0x698>)
 800107e:	795b      	ldrb	r3, [r3, #5]
 8001080:	461a      	mov	r2, r3
 8001082:	2306      	movs	r3, #6
 8001084:	9300      	str	r3, [sp, #0]
 8001086:	2302      	movs	r3, #2
 8001088:	212d      	movs	r1, #45	@ 0x2d
 800108a:	2064      	movs	r0, #100	@ 0x64
 800108c:	f000 fc9e 	bl	80019cc <OLED_ShowHexNum>
	  OLED_ShowHexNum(112, 45,  FifoBuf_HOST[6], 2,  OLED_6X8);
 8001090:	4b34      	ldr	r3, [pc, #208]	@ (8001164 <main+0x698>)
 8001092:	799b      	ldrb	r3, [r3, #6]
 8001094:	461a      	mov	r2, r3
 8001096:	2306      	movs	r3, #6
 8001098:	9300      	str	r3, [sp, #0]
 800109a:	2302      	movs	r3, #2
 800109c:	212d      	movs	r1, #45	@ 0x2d
 800109e:	2070      	movs	r0, #112	@ 0x70
 80010a0:	f000 fc94 	bl	80019cc <OLED_ShowHexNum>
	  OLED_ShowHexNum(124, 45,  FifoBuf_HOST[7], 2, OLED_6X8);
 80010a4:	4b2f      	ldr	r3, [pc, #188]	@ (8001164 <main+0x698>)
 80010a6:	79db      	ldrb	r3, [r3, #7]
 80010a8:	461a      	mov	r2, r3
 80010aa:	2306      	movs	r3, #6
 80010ac:	9300      	str	r3, [sp, #0]
 80010ae:	2302      	movs	r3, #2
 80010b0:	212d      	movs	r1, #45	@ 0x2d
 80010b2:	207c      	movs	r0, #124	@ 0x7c
 80010b4:	f000 fc8a 	bl	80019cc <OLED_ShowHexNum>


	  OLED_ShowHexNum(40, 54,  FifoBuf_Anything[0], 2, OLED_6X8);//7
 80010b8:	4b2b      	ldr	r3, [pc, #172]	@ (8001168 <main+0x69c>)
 80010ba:	781b      	ldrb	r3, [r3, #0]
 80010bc:	461a      	mov	r2, r3
 80010be:	2306      	movs	r3, #6
 80010c0:	9300      	str	r3, [sp, #0]
 80010c2:	2302      	movs	r3, #2
 80010c4:	2136      	movs	r1, #54	@ 0x36
 80010c6:	2028      	movs	r0, #40	@ 0x28
 80010c8:	f000 fc80 	bl	80019cc <OLED_ShowHexNum>
	  OLED_ShowHexNum(52, 54,  FifoBuf_Anything[1], 2,  OLED_6X8);
 80010cc:	4b26      	ldr	r3, [pc, #152]	@ (8001168 <main+0x69c>)
 80010ce:	785b      	ldrb	r3, [r3, #1]
 80010d0:	461a      	mov	r2, r3
 80010d2:	2306      	movs	r3, #6
 80010d4:	9300      	str	r3, [sp, #0]
 80010d6:	2302      	movs	r3, #2
 80010d8:	2136      	movs	r1, #54	@ 0x36
 80010da:	2034      	movs	r0, #52	@ 0x34
 80010dc:	f000 fc76 	bl	80019cc <OLED_ShowHexNum>
	  OLED_ShowHexNum(64, 54,  FifoBuf_Anything[2], 2,  OLED_6X8);
 80010e0:	4b21      	ldr	r3, [pc, #132]	@ (8001168 <main+0x69c>)
 80010e2:	789b      	ldrb	r3, [r3, #2]
 80010e4:	461a      	mov	r2, r3
 80010e6:	2306      	movs	r3, #6
 80010e8:	9300      	str	r3, [sp, #0]
 80010ea:	2302      	movs	r3, #2
 80010ec:	2136      	movs	r1, #54	@ 0x36
 80010ee:	2040      	movs	r0, #64	@ 0x40
 80010f0:	f000 fc6c 	bl	80019cc <OLED_ShowHexNum>
	  OLED_ShowHexNum(76, 54,  FifoBuf_Anything[3], 2, OLED_6X8);
 80010f4:	4b1c      	ldr	r3, [pc, #112]	@ (8001168 <main+0x69c>)
 80010f6:	78db      	ldrb	r3, [r3, #3]
 80010f8:	461a      	mov	r2, r3
 80010fa:	2306      	movs	r3, #6
 80010fc:	9300      	str	r3, [sp, #0]
 80010fe:	2302      	movs	r3, #2
 8001100:	2136      	movs	r1, #54	@ 0x36
 8001102:	204c      	movs	r0, #76	@ 0x4c
 8001104:	f000 fc62 	bl	80019cc <OLED_ShowHexNum>
	  OLED_ShowHexNum(88, 54,  FifoBuf_Anything[4], 2, OLED_6X8);//7
 8001108:	4b17      	ldr	r3, [pc, #92]	@ (8001168 <main+0x69c>)
 800110a:	791b      	ldrb	r3, [r3, #4]
 800110c:	461a      	mov	r2, r3
 800110e:	2306      	movs	r3, #6
 8001110:	9300      	str	r3, [sp, #0]
 8001112:	2302      	movs	r3, #2
 8001114:	2136      	movs	r1, #54	@ 0x36
 8001116:	2058      	movs	r0, #88	@ 0x58
 8001118:	f000 fc58 	bl	80019cc <OLED_ShowHexNum>
	  OLED_ShowHexNum(100, 54,  FifoBuf_Anything[5], 2,  OLED_6X8);
 800111c:	4b12      	ldr	r3, [pc, #72]	@ (8001168 <main+0x69c>)
 800111e:	795b      	ldrb	r3, [r3, #5]
 8001120:	461a      	mov	r2, r3
 8001122:	2306      	movs	r3, #6
 8001124:	9300      	str	r3, [sp, #0]
 8001126:	2302      	movs	r3, #2
 8001128:	2136      	movs	r1, #54	@ 0x36
 800112a:	2064      	movs	r0, #100	@ 0x64
 800112c:	f000 fc4e 	bl	80019cc <OLED_ShowHexNum>
	  OLED_ShowHexNum(112, 54,  FifoBuf_Anything[6], 2,  OLED_6X8);
 8001130:	4b0d      	ldr	r3, [pc, #52]	@ (8001168 <main+0x69c>)
 8001132:	799b      	ldrb	r3, [r3, #6]
 8001134:	461a      	mov	r2, r3
 8001136:	2306      	movs	r3, #6
 8001138:	9300      	str	r3, [sp, #0]
 800113a:	2302      	movs	r3, #2
 800113c:	2136      	movs	r1, #54	@ 0x36
 800113e:	2070      	movs	r0, #112	@ 0x70
 8001140:	f000 fc44 	bl	80019cc <OLED_ShowHexNum>
	  OLED_ShowHexNum(124, 54,  FifoBuf_Anything[7], 2, OLED_6X8);
 8001144:	4b08      	ldr	r3, [pc, #32]	@ (8001168 <main+0x69c>)
 8001146:	79db      	ldrb	r3, [r3, #7]
 8001148:	461a      	mov	r2, r3
 800114a:	2306      	movs	r3, #6
 800114c:	9300      	str	r3, [sp, #0]
 800114e:	2302      	movs	r3, #2
 8001150:	2136      	movs	r1, #54	@ 0x36
 8001152:	207c      	movs	r0, #124	@ 0x7c
 8001154:	f000 fc3a 	bl	80019cc <OLED_ShowHexNum>



	  OLED_UpDate();
 8001158:	f000 f972 	bl	8001440 <OLED_UpDate>
	  if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_15) == GPIO_PIN_RESET)
 800115c:	e50b      	b.n	8000b76 <main+0xaa>
 800115e:	bf00      	nop
 8001160:	2000064c 	.word	0x2000064c
 8001164:	20000658 	.word	0x20000658
 8001168:	20000664 	.word	0x20000664

0800116c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800116c:	b580      	push	{r7, lr}
 800116e:	b094      	sub	sp, #80	@ 0x50
 8001170:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001172:	f107 0320 	add.w	r3, r7, #32
 8001176:	2230      	movs	r2, #48	@ 0x30
 8001178:	2100      	movs	r1, #0
 800117a:	4618      	mov	r0, r3
 800117c:	f004 fc59 	bl	8005a32 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001180:	f107 030c 	add.w	r3, r7, #12
 8001184:	2200      	movs	r2, #0
 8001186:	601a      	str	r2, [r3, #0]
 8001188:	605a      	str	r2, [r3, #4]
 800118a:	609a      	str	r2, [r3, #8]
 800118c:	60da      	str	r2, [r3, #12]
 800118e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001190:	2300      	movs	r3, #0
 8001192:	60bb      	str	r3, [r7, #8]
 8001194:	4b28      	ldr	r3, [pc, #160]	@ (8001238 <SystemClock_Config+0xcc>)
 8001196:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001198:	4a27      	ldr	r2, [pc, #156]	@ (8001238 <SystemClock_Config+0xcc>)
 800119a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800119e:	6413      	str	r3, [r2, #64]	@ 0x40
 80011a0:	4b25      	ldr	r3, [pc, #148]	@ (8001238 <SystemClock_Config+0xcc>)
 80011a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011a4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80011a8:	60bb      	str	r3, [r7, #8]
 80011aa:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80011ac:	2300      	movs	r3, #0
 80011ae:	607b      	str	r3, [r7, #4]
 80011b0:	4b22      	ldr	r3, [pc, #136]	@ (800123c <SystemClock_Config+0xd0>)
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	4a21      	ldr	r2, [pc, #132]	@ (800123c <SystemClock_Config+0xd0>)
 80011b6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80011ba:	6013      	str	r3, [r2, #0]
 80011bc:	4b1f      	ldr	r3, [pc, #124]	@ (800123c <SystemClock_Config+0xd0>)
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80011c4:	607b      	str	r3, [r7, #4]
 80011c6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80011c8:	2301      	movs	r3, #1
 80011ca:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80011cc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80011d0:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80011d2:	2302      	movs	r3, #2
 80011d4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80011d6:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80011da:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80011dc:	2304      	movs	r3, #4
 80011de:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80011e0:	23a8      	movs	r3, #168	@ 0xa8
 80011e2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80011e4:	2302      	movs	r3, #2
 80011e6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80011e8:	2304      	movs	r3, #4
 80011ea:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011ec:	f107 0320 	add.w	r3, r7, #32
 80011f0:	4618      	mov	r0, r3
 80011f2:	f002 fceb 	bl	8003bcc <HAL_RCC_OscConfig>
 80011f6:	4603      	mov	r3, r0
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d001      	beq.n	8001200 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80011fc:	f000 f820 	bl	8001240 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001200:	230f      	movs	r3, #15
 8001202:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001204:	2302      	movs	r3, #2
 8001206:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001208:	2300      	movs	r3, #0
 800120a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800120c:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001210:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001212:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001216:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001218:	f107 030c 	add.w	r3, r7, #12
 800121c:	2105      	movs	r1, #5
 800121e:	4618      	mov	r0, r3
 8001220:	f002 ff4c 	bl	80040bc <HAL_RCC_ClockConfig>
 8001224:	4603      	mov	r3, r0
 8001226:	2b00      	cmp	r3, #0
 8001228:	d001      	beq.n	800122e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800122a:	f000 f809 	bl	8001240 <Error_Handler>
  }
}
 800122e:	bf00      	nop
 8001230:	3750      	adds	r7, #80	@ 0x50
 8001232:	46bd      	mov	sp, r7
 8001234:	bd80      	pop	{r7, pc}
 8001236:	bf00      	nop
 8001238:	40023800 	.word	0x40023800
 800123c:	40007000 	.word	0x40007000

08001240 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001240:	b480      	push	{r7}
 8001242:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001244:	b672      	cpsid	i
}
 8001246:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001248:	bf00      	nop
 800124a:	e7fd      	b.n	8001248 <Error_Handler+0x8>

0800124c <OLED_WriteCommand>:
函数功能：OLED发送命令(底层函数)
入口参数：Command-命令
返回  值：无
**************************************************************************/
void OLED_WriteCommand(uint8_t Command)
{
 800124c:	b580      	push	{r7, lr}
 800124e:	b082      	sub	sp, #8
 8001250:	af00      	add	r7, sp, #0
 8001252:	4603      	mov	r3, r0
 8001254:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(OLED_CS_GPIO_Port, OLED_CS_GPIO_PIN, GPIO_PIN_RESET); /*拉低片选cs*/
 8001256:	2200      	movs	r2, #0
 8001258:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800125c:	480c      	ldr	r0, [pc, #48]	@ (8001290 <OLED_WriteCommand+0x44>)
 800125e:	f002 fc9b 	bl	8003b98 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(OLED_DC_GPIO_Port, OLED_DC_GPIO_PIN, GPIO_PIN_RESET); /*dc选择命令*/
 8001262:	2200      	movs	r2, #0
 8001264:	2120      	movs	r1, #32
 8001266:	480b      	ldr	r0, [pc, #44]	@ (8001294 <OLED_WriteCommand+0x48>)
 8001268:	f002 fc96 	bl	8003b98 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(OLED_SPI, (uint8_t *)&Command, 1, HAL_MAX_DELAY);		/*SPI写入命令*/
 800126c:	1df9      	adds	r1, r7, #7
 800126e:	f04f 33ff 	mov.w	r3, #4294967295
 8001272:	2201      	movs	r2, #1
 8001274:	4808      	ldr	r0, [pc, #32]	@ (8001298 <OLED_WriteCommand+0x4c>)
 8001276:	f003 f996 	bl	80045a6 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(OLED_CS_GPIO_Port, OLED_CS_GPIO_PIN, GPIO_PIN_SET);   /*拉高片选cs*/
 800127a:	2201      	movs	r2, #1
 800127c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001280:	4803      	ldr	r0, [pc, #12]	@ (8001290 <OLED_WriteCommand+0x44>)
 8001282:	f002 fc89 	bl	8003b98 <HAL_GPIO_WritePin>

}
 8001286:	bf00      	nop
 8001288:	3708      	adds	r7, #8
 800128a:	46bd      	mov	sp, r7
 800128c:	bd80      	pop	{r7, pc}
 800128e:	bf00      	nop
 8001290:	40020400 	.word	0x40020400
 8001294:	40020800 	.word	0x40020800
 8001298:	20000578 	.word	0x20000578

0800129c <OLED_WriteData>:
函数功能：OLED-一次发送128字节数据(底层函数)
入口参数：Data-数据
返回  值：无
**************************************************************************/
void OLED_WriteData(uint8_t* Data)
{
 800129c:	b580      	push	{r7, lr}
 800129e:	b082      	sub	sp, #8
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(OLED_CS_GPIO_Port, OLED_CS_GPIO_PIN, GPIO_PIN_RESET); /*拉低片选cs*/
 80012a4:	2200      	movs	r2, #0
 80012a6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80012aa:	480c      	ldr	r0, [pc, #48]	@ (80012dc <OLED_WriteData+0x40>)
 80012ac:	f002 fc74 	bl	8003b98 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(OLED_DC_GPIO_Port, OLED_DC_GPIO_PIN, GPIO_PIN_SET);   /*dc选择数据*/
 80012b0:	2201      	movs	r2, #1
 80012b2:	2120      	movs	r1, #32
 80012b4:	480a      	ldr	r0, [pc, #40]	@ (80012e0 <OLED_WriteData+0x44>)
 80012b6:	f002 fc6f 	bl	8003b98 <HAL_GPIO_WritePin>

	#if defined(UseDMA) && (UseDMA == NO)	 /*关闭DMA的传输*/
		HAL_SPI_Transmit(OLED_SPI, Data, 128, HAL_MAX_DELAY);/*SPI写入数据*/
 80012ba:	f04f 33ff 	mov.w	r3, #4294967295
 80012be:	2280      	movs	r2, #128	@ 0x80
 80012c0:	6879      	ldr	r1, [r7, #4]
 80012c2:	4808      	ldr	r0, [pc, #32]	@ (80012e4 <OLED_WriteData+0x48>)
 80012c4:	f003 f96f 	bl	80045a6 <HAL_SPI_Transmit>
	#elif defined(UseDMA) && (UseDMA == YES) /*开启DMA的传输(要配合中断使用)*/
		if(HAL_DMA_GetState(&hdma_spi1_tx)== HAL_DMA_STATE_READY){HAL_SPI_Transmit_DMA(OLED_SPI, (uint8_t *)&Data, 128);}/*SPI写入数据*/
	#endif

	HAL_GPIO_WritePin(OLED_CS_GPIO_Port, OLED_CS_GPIO_PIN, GPIO_PIN_SET);   /*拉高片选cs*/
 80012c8:	2201      	movs	r2, #1
 80012ca:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80012ce:	4803      	ldr	r0, [pc, #12]	@ (80012dc <OLED_WriteData+0x40>)
 80012d0:	f002 fc62 	bl	8003b98 <HAL_GPIO_WritePin>
}
 80012d4:	bf00      	nop
 80012d6:	3708      	adds	r7, #8
 80012d8:	46bd      	mov	sp, r7
 80012da:	bd80      	pop	{r7, pc}
 80012dc:	40020400 	.word	0x40020400
 80012e0:	40020800 	.word	0x40020800
 80012e4:	20000578 	.word	0x20000578

080012e8 <OLED_Init>:
函数功能：OLED初始化
入口参数：无
返回  值：无
**************************************************************************/
void OLED_Init(void)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	af00      	add	r7, sp, #0
	HAL_Delay(10);   /*等待单片机上电稳定*/
 80012ec:	200a      	movs	r0, #10
 80012ee:	f000 fead 	bl	800204c <HAL_Delay>

	HAL_GPIO_WritePin(OLED_RESET_GPIO_Port, OLED_RESET_GPIO_PIN, GPIO_PIN_RESET);	/*复位oled*/
 80012f2:	2200      	movs	r2, #0
 80012f4:	2110      	movs	r1, #16
 80012f6:	4833      	ldr	r0, [pc, #204]	@ (80013c4 <OLED_Init+0xdc>)
 80012f8:	f002 fc4e 	bl	8003b98 <HAL_GPIO_WritePin>
	HAL_Delay(50);
 80012fc:	2032      	movs	r0, #50	@ 0x32
 80012fe:	f000 fea5 	bl	800204c <HAL_Delay>
	HAL_GPIO_WritePin(OLED_RESET_GPIO_Port, OLED_RESET_GPIO_PIN, GPIO_PIN_SET);
 8001302:	2201      	movs	r2, #1
 8001304:	2110      	movs	r1, #16
 8001306:	482f      	ldr	r0, [pc, #188]	@ (80013c4 <OLED_Init+0xdc>)
 8001308:	f002 fc46 	bl	8003b98 <HAL_GPIO_WritePin>

	OLED_WriteCommand(0xAE); /*关闭显示 display off*/
 800130c:	20ae      	movs	r0, #174	@ 0xae
 800130e:	f7ff ff9d 	bl	800124c <OLED_WriteCommand>

	OLED_WriteCommand(0x20); /*设置内存地址模式为页地址模式	0x20=设置模式，0x10=页地址模式(Page Addressing Mode)*/
 8001312:	2020      	movs	r0, #32
 8001314:	f7ff ff9a 	bl	800124c <OLED_WriteCommand>
	OLED_WriteCommand(0x10);
 8001318:	2010      	movs	r0, #16
 800131a:	f7ff ff97 	bl	800124c <OLED_WriteCommand>

	OLED_WriteCommand(0xB0); /*设置页面起始地址为第0页	范围0xB0~0xB7对应页0~7*/
 800131e:	20b0      	movs	r0, #176	@ 0xb0
 8001320:	f7ff ff94 	bl	800124c <OLED_WriteCommand>

	OLED_WriteCommand(0xC8); /*设置COM输出扫描方向	从COM[N-1]到COM0（垂直翻转）*/
 8001324:	20c8      	movs	r0, #200	@ 0xc8
 8001326:	f7ff ff91 	bl	800124c <OLED_WriteCommand>

	OLED_WriteCommand(0x00); /*设置显示起始列地址	低4位(0x00) + 高4位(0x10)，这里设置起始列为0*/
 800132a:	2000      	movs	r0, #0
 800132c:	f7ff ff8e 	bl	800124c <OLED_WriteCommand>
	OLED_WriteCommand(0x10);
 8001330:	2010      	movs	r0, #16
 8001332:	f7ff ff8b 	bl	800124c <OLED_WriteCommand>

	OLED_WriteCommand(0x40);
 8001336:	2040      	movs	r0, #64	@ 0x40
 8001338:	f7ff ff88 	bl	800124c <OLED_WriteCommand>

	OLED_WriteCommand(0x81);
 800133c:	2081      	movs	r0, #129	@ 0x81
 800133e:	f7ff ff85 	bl	800124c <OLED_WriteCommand>

	OLED_WriteCommand(0xDF);
 8001342:	20df      	movs	r0, #223	@ 0xdf
 8001344:	f7ff ff82 	bl	800124c <OLED_WriteCommand>
	OLED_WriteCommand(0xA1);
 8001348:	20a1      	movs	r0, #161	@ 0xa1
 800134a:	f7ff ff7f 	bl	800124c <OLED_WriteCommand>

	OLED_WriteCommand(0xA6);
 800134e:	20a6      	movs	r0, #166	@ 0xa6
 8001350:	f7ff ff7c 	bl	800124c <OLED_WriteCommand>
	OLED_WriteCommand(0xA8);
 8001354:	20a8      	movs	r0, #168	@ 0xa8
 8001356:	f7ff ff79 	bl	800124c <OLED_WriteCommand>

	OLED_WriteCommand(0x3F);
 800135a:	203f      	movs	r0, #63	@ 0x3f
 800135c:	f7ff ff76 	bl	800124c <OLED_WriteCommand>

	OLED_WriteCommand(0xA4);
 8001360:	20a4      	movs	r0, #164	@ 0xa4
 8001362:	f7ff ff73 	bl	800124c <OLED_WriteCommand>

	OLED_WriteCommand(0xD3);
 8001366:	20d3      	movs	r0, #211	@ 0xd3
 8001368:	f7ff ff70 	bl	800124c <OLED_WriteCommand>
	OLED_WriteCommand(0x00);
 800136c:	2000      	movs	r0, #0
 800136e:	f7ff ff6d 	bl	800124c <OLED_WriteCommand>

	OLED_WriteCommand(0xD5);
 8001372:	20d5      	movs	r0, #213	@ 0xd5
 8001374:	f7ff ff6a 	bl	800124c <OLED_WriteCommand>
	OLED_WriteCommand(0xF0);
 8001378:	20f0      	movs	r0, #240	@ 0xf0
 800137a:	f7ff ff67 	bl	800124c <OLED_WriteCommand>

	OLED_WriteCommand(0xD9);
 800137e:	20d9      	movs	r0, #217	@ 0xd9
 8001380:	f7ff ff64 	bl	800124c <OLED_WriteCommand>
	OLED_WriteCommand(0x22);
 8001384:	2022      	movs	r0, #34	@ 0x22
 8001386:	f7ff ff61 	bl	800124c <OLED_WriteCommand>

	OLED_WriteCommand(0xDA);
 800138a:	20da      	movs	r0, #218	@ 0xda
 800138c:	f7ff ff5e 	bl	800124c <OLED_WriteCommand>
	OLED_WriteCommand(0x12);
 8001390:	2012      	movs	r0, #18
 8001392:	f7ff ff5b 	bl	800124c <OLED_WriteCommand>

	OLED_WriteCommand(0xDB);
 8001396:	20db      	movs	r0, #219	@ 0xdb
 8001398:	f7ff ff58 	bl	800124c <OLED_WriteCommand>
	OLED_WriteCommand(0x20);
 800139c:	2020      	movs	r0, #32
 800139e:	f7ff ff55 	bl	800124c <OLED_WriteCommand>

	OLED_WriteCommand(0x8D);
 80013a2:	208d      	movs	r0, #141	@ 0x8d
 80013a4:	f7ff ff52 	bl	800124c <OLED_WriteCommand>
	OLED_WriteCommand(0x14);
 80013a8:	2014      	movs	r0, #20
 80013aa:	f7ff ff4f 	bl	800124c <OLED_WriteCommand>

	OLED_WriteCommand(0xAF); /*开启显示 display ON*/
 80013ae:	20af      	movs	r0, #175	@ 0xaf
 80013b0:	f7ff ff4c 	bl	800124c <OLED_WriteCommand>

	HAL_Delay(50);   /*等待OLED上电稳定*/
 80013b4:	2032      	movs	r0, #50	@ 0x32
 80013b6:	f000 fe49 	bl	800204c <HAL_Delay>

	OLED_Clear();	  /*初始化后OLED清屏*/
 80013ba:	f000 f86d 	bl	8001498 <OLED_Clear>
}
 80013be:	bf00      	nop
 80013c0:	bd80      	pop	{r7, pc}
 80013c2:	bf00      	nop
 80013c4:	40020800 	.word	0x40020800

080013c8 <OLED_SetCursor>:
函数功能：OLED设置光标位置
入口参数：x:0-127,Page:0-7页
返回  值：无
**************************************************************************/
void OLED_SetCursor(uint8_t X, uint8_t Page)
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	b082      	sub	sp, #8
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	4603      	mov	r3, r0
 80013d0:	460a      	mov	r2, r1
 80013d2:	71fb      	strb	r3, [r7, #7]
 80013d4:	4613      	mov	r3, r2
 80013d6:	71bb      	strb	r3, [r7, #6]
	OLED_WriteCommand(0x00 | (X&0x0f));
 80013d8:	79fb      	ldrb	r3, [r7, #7]
 80013da:	f003 030f 	and.w	r3, r3, #15
 80013de:	b2db      	uxtb	r3, r3
 80013e0:	4618      	mov	r0, r3
 80013e2:	f7ff ff33 	bl	800124c <OLED_WriteCommand>
	OLED_WriteCommand(0x10 | (X>>4));
 80013e6:	79fb      	ldrb	r3, [r7, #7]
 80013e8:	091b      	lsrs	r3, r3, #4
 80013ea:	b2db      	uxtb	r3, r3
 80013ec:	f043 0310 	orr.w	r3, r3, #16
 80013f0:	b2db      	uxtb	r3, r3
 80013f2:	4618      	mov	r0, r3
 80013f4:	f7ff ff2a 	bl	800124c <OLED_WriteCommand>

	OLED_WriteCommand(0xB0 | Page);
 80013f8:	79bb      	ldrb	r3, [r7, #6]
 80013fa:	f063 034f 	orn	r3, r3, #79	@ 0x4f
 80013fe:	b2db      	uxtb	r3, r3
 8001400:	4618      	mov	r0, r3
 8001402:	f7ff ff23 	bl	800124c <OLED_WriteCommand>
}
 8001406:	bf00      	nop
 8001408:	3708      	adds	r7, #8
 800140a:	46bd      	mov	sp, r7
 800140c:	bd80      	pop	{r7, pc}

0800140e <OLED_Pow>:
 * 参    数：X 底数
 * 参    数：Y 指数
 * 返 回 值：等于X的Y次方
 */
uint32_t OLED_Pow(uint32_t X, uint32_t Y)
{
 800140e:	b480      	push	{r7}
 8001410:	b085      	sub	sp, #20
 8001412:	af00      	add	r7, sp, #0
 8001414:	6078      	str	r0, [r7, #4]
 8001416:	6039      	str	r1, [r7, #0]
	uint32_t Result = 1; // 结果默认为1
 8001418:	2301      	movs	r3, #1
 800141a:	60fb      	str	r3, [r7, #12]
	while (Y--)			 // 累乘Y次
 800141c:	e004      	b.n	8001428 <OLED_Pow+0x1a>
	{
		Result *= X; // 每次把X累乘到结果上
 800141e:	68fb      	ldr	r3, [r7, #12]
 8001420:	687a      	ldr	r2, [r7, #4]
 8001422:	fb02 f303 	mul.w	r3, r2, r3
 8001426:	60fb      	str	r3, [r7, #12]
	while (Y--)			 // 累乘Y次
 8001428:	683b      	ldr	r3, [r7, #0]
 800142a:	1e5a      	subs	r2, r3, #1
 800142c:	603a      	str	r2, [r7, #0]
 800142e:	2b00      	cmp	r3, #0
 8001430:	d1f5      	bne.n	800141e <OLED_Pow+0x10>
	}
	return Result;
 8001432:	68fb      	ldr	r3, [r7, #12]
}
 8001434:	4618      	mov	r0, r3
 8001436:	3714      	adds	r7, #20
 8001438:	46bd      	mov	sp, r7
 800143a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800143e:	4770      	bx	lr

08001440 <OLED_UpDate>:
函数功能：OLED-将缓冲区写入GDDRAM
入口参数：Data-数据
返回  值：无
**************************************************************************/
void OLED_UpDate(void)
{
 8001440:	b580      	push	{r7, lr}
 8001442:	b0a2      	sub	sp, #136	@ 0x88
 8001444:	af00      	add	r7, sp, #0
	uint8_t SendBuf[128];
	for(uint8_t Page=0;Page<8;Page++)
 8001446:	2300      	movs	r3, #0
 8001448:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
 800144c:	e019      	b.n	8001482 <OLED_UpDate+0x42>
	{
		OLED_SetCursor(0, Page);
 800144e:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8001452:	4619      	mov	r1, r3
 8001454:	2000      	movs	r0, #0
 8001456:	f7ff ffb7 	bl	80013c8 <OLED_SetCursor>
		memcpy(SendBuf, OLED_DisplayBuf[Page], 128);	/*将OLED_DisplayBuf每行写入SendBuf中*/
 800145a:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 800145e:	01db      	lsls	r3, r3, #7
 8001460:	4a0c      	ldr	r2, [pc, #48]	@ (8001494 <OLED_UpDate+0x54>)
 8001462:	441a      	add	r2, r3
 8001464:	1d3b      	adds	r3, r7, #4
 8001466:	4611      	mov	r1, r2
 8001468:	2280      	movs	r2, #128	@ 0x80
 800146a:	4618      	mov	r0, r3
 800146c:	f004 fb0e 	bl	8005a8c <memcpy>
		OLED_WriteData(SendBuf);
 8001470:	1d3b      	adds	r3, r7, #4
 8001472:	4618      	mov	r0, r3
 8001474:	f7ff ff12 	bl	800129c <OLED_WriteData>
	for(uint8_t Page=0;Page<8;Page++)
 8001478:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 800147c:	3301      	adds	r3, #1
 800147e:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
 8001482:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8001486:	2b07      	cmp	r3, #7
 8001488:	d9e1      	bls.n	800144e <OLED_UpDate+0xe>
	}

}
 800148a:	bf00      	nop
 800148c:	bf00      	nop
 800148e:	3788      	adds	r7, #136	@ 0x88
 8001490:	46bd      	mov	sp, r7
 8001492:	bd80      	pop	{r7, pc}
 8001494:	20000178 	.word	0x20000178

08001498 <OLED_Clear>:
函数功能：OLED清屏
入口参数：无
返回  值：无
**************************************************************************/
void OLED_Clear(void)
{
 8001498:	b580      	push	{r7, lr}
 800149a:	af00      	add	r7, sp, #0
	memset(OLED_DisplayBuf, 0, sizeof(OLED_DisplayBuf));
 800149c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80014a0:	2100      	movs	r1, #0
 80014a2:	4803      	ldr	r0, [pc, #12]	@ (80014b0 <OLED_Clear+0x18>)
 80014a4:	f004 fac5 	bl	8005a32 <memset>
	OLED_UpDate();
 80014a8:	f7ff ffca 	bl	8001440 <OLED_UpDate>
}
 80014ac:	bf00      	nop
 80014ae:	bd80      	pop	{r7, pc}
 80014b0:	20000178 	.word	0x20000178

080014b4 <OLED_ClearArea>:
		Width 指定区域的宽度，范围：0~128
		Height 指定区域的高度，范围：0~64
返回  值：无
**************************************************************************/
void OLED_ClearArea(int16_t X, int16_t Y, uint8_t Width, uint8_t Height)
{
 80014b4:	b490      	push	{r4, r7}
 80014b6:	b088      	sub	sp, #32
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	4604      	mov	r4, r0
 80014bc:	4608      	mov	r0, r1
 80014be:	4611      	mov	r1, r2
 80014c0:	461a      	mov	r2, r3
 80014c2:	4623      	mov	r3, r4
 80014c4:	80fb      	strh	r3, [r7, #6]
 80014c6:	4603      	mov	r3, r0
 80014c8:	80bb      	strh	r3, [r7, #4]
 80014ca:	460b      	mov	r3, r1
 80014cc:	70fb      	strb	r3, [r7, #3]
 80014ce:	4613      	mov	r3, r2
 80014d0:	70bb      	strb	r3, [r7, #2]
    // 1️⃣ 提前裁剪到屏幕范围内（避免无效循环）
    int16_t x_start = (X < 0) ? 0 : X;
 80014d2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80014d6:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80014da:	833b      	strh	r3, [r7, #24]
    int16_t y_start = (Y < 0) ? 0 : Y;
 80014dc:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80014e0:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80014e4:	82fb      	strh	r3, [r7, #22]
    int16_t x_end = (X + Width > 128) ? 128 : X + Width;
 80014e6:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80014ea:	78fb      	ldrb	r3, [r7, #3]
 80014ec:	4413      	add	r3, r2
 80014ee:	2b80      	cmp	r3, #128	@ 0x80
 80014f0:	bfa8      	it	ge
 80014f2:	2380      	movge	r3, #128	@ 0x80
 80014f4:	82bb      	strh	r3, [r7, #20]
    int16_t y_end = (Y + Height > 64) ? 64 : Y + Height;
 80014f6:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 80014fa:	78bb      	ldrb	r3, [r7, #2]
 80014fc:	4413      	add	r3, r2
 80014fe:	2b40      	cmp	r3, #64	@ 0x40
 8001500:	bfa8      	it	ge
 8001502:	2340      	movge	r3, #64	@ 0x40
 8001504:	827b      	strh	r3, [r7, #18]

    //快速退出无效区域
    if (x_start >= 128 || y_start >= 64 || x_end <= 0 || y_end <= 0) return;
 8001506:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 800150a:	2b7f      	cmp	r3, #127	@ 0x7f
 800150c:	f300 808e 	bgt.w	800162c <OLED_ClearArea+0x178>
 8001510:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001514:	2b3f      	cmp	r3, #63	@ 0x3f
 8001516:	f300 8089 	bgt.w	800162c <OLED_ClearArea+0x178>
 800151a:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800151e:	2b00      	cmp	r3, #0
 8001520:	f340 8084 	ble.w	800162c <OLED_ClearArea+0x178>
 8001524:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001528:	2b00      	cmp	r3, #0
 800152a:	dd7f      	ble.n	800162c <OLED_ClearArea+0x178>

    //按页处理（每页8行）→ 减少87.5%的循环次数！
    uint8_t start_page = y_start / 8;
 800152c:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001530:	2b00      	cmp	r3, #0
 8001532:	da00      	bge.n	8001536 <OLED_ClearArea+0x82>
 8001534:	3307      	adds	r3, #7
 8001536:	10db      	asrs	r3, r3, #3
 8001538:	b21b      	sxth	r3, r3
 800153a:	747b      	strb	r3, [r7, #17]
    uint8_t end_page = (y_end - 1) / 8;  // 注意：y_end是开区间
 800153c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001540:	3b01      	subs	r3, #1
 8001542:	2b00      	cmp	r3, #0
 8001544:	da00      	bge.n	8001548 <OLED_ClearArea+0x94>
 8001546:	3307      	adds	r3, #7
 8001548:	10db      	asrs	r3, r3, #3
 800154a:	743b      	strb	r3, [r7, #16]

    for (uint8_t page = start_page; page <= end_page; page++) {
 800154c:	7c7b      	ldrb	r3, [r7, #17]
 800154e:	77fb      	strb	r3, [r7, #31]
 8001550:	e067      	b.n	8001622 <OLED_ClearArea+0x16e>
        uint8_t page_start_row = (page == start_page) ? (y_start % 8) : 0;
 8001552:	7ffa      	ldrb	r2, [r7, #31]
 8001554:	7c7b      	ldrb	r3, [r7, #17]
 8001556:	429a      	cmp	r2, r3
 8001558:	d10b      	bne.n	8001572 <OLED_ClearArea+0xbe>
 800155a:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800155e:	425a      	negs	r2, r3
 8001560:	f003 0307 	and.w	r3, r3, #7
 8001564:	f002 0207 	and.w	r2, r2, #7
 8001568:	bf58      	it	pl
 800156a:	4253      	negpl	r3, r2
 800156c:	b21b      	sxth	r3, r3
 800156e:	b2db      	uxtb	r3, r3
 8001570:	e000      	b.n	8001574 <OLED_ClearArea+0xc0>
 8001572:	2300      	movs	r3, #0
 8001574:	73fb      	strb	r3, [r7, #15]
        uint8_t page_end_row = (page == end_page) ? ((y_end - 1) % 8) + 1 : 8;
 8001576:	7ffa      	ldrb	r2, [r7, #31]
 8001578:	7c3b      	ldrb	r3, [r7, #16]
 800157a:	429a      	cmp	r2, r3
 800157c:	d10d      	bne.n	800159a <OLED_ClearArea+0xe6>
 800157e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001582:	3b01      	subs	r3, #1
 8001584:	425a      	negs	r2, r3
 8001586:	f003 0307 	and.w	r3, r3, #7
 800158a:	f002 0207 	and.w	r2, r2, #7
 800158e:	bf58      	it	pl
 8001590:	4253      	negpl	r3, r2
 8001592:	b2db      	uxtb	r3, r3
 8001594:	3301      	adds	r3, #1
 8001596:	b2db      	uxtb	r3, r3
 8001598:	e000      	b.n	800159c <OLED_ClearArea+0xe8>
 800159a:	2308      	movs	r3, #8
 800159c:	73bb      	strb	r3, [r7, #14]

        //位掩码预计算（避免循环内重复计算）
        uint8_t mask = 0xFF;
 800159e:	23ff      	movs	r3, #255	@ 0xff
 80015a0:	77bb      	strb	r3, [r7, #30]
        for (uint8_t row = page_start_row; row < page_end_row; row++) {
 80015a2:	7bfb      	ldrb	r3, [r7, #15]
 80015a4:	777b      	strb	r3, [r7, #29]
 80015a6:	e00e      	b.n	80015c6 <OLED_ClearArea+0x112>
            mask &= ~(1 << row);  // 构建需要清零的位掩码
 80015a8:	7f7b      	ldrb	r3, [r7, #29]
 80015aa:	2201      	movs	r2, #1
 80015ac:	fa02 f303 	lsl.w	r3, r2, r3
 80015b0:	b25b      	sxtb	r3, r3
 80015b2:	43db      	mvns	r3, r3
 80015b4:	b25a      	sxtb	r2, r3
 80015b6:	f997 301e 	ldrsb.w	r3, [r7, #30]
 80015ba:	4013      	ands	r3, r2
 80015bc:	b25b      	sxtb	r3, r3
 80015be:	77bb      	strb	r3, [r7, #30]
        for (uint8_t row = page_start_row; row < page_end_row; row++) {
 80015c0:	7f7b      	ldrb	r3, [r7, #29]
 80015c2:	3301      	adds	r3, #1
 80015c4:	777b      	strb	r3, [r7, #29]
 80015c6:	7f7a      	ldrb	r2, [r7, #29]
 80015c8:	7bbb      	ldrb	r3, [r7, #14]
 80015ca:	429a      	cmp	r2, r3
 80015cc:	d3ec      	bcc.n	80015a8 <OLED_ClearArea+0xf4>
        }

        //按列批量处理（单次操作清除8行中的部分行）
        for (int16_t col = x_start; col < x_end; col++) {
 80015ce:	8b3b      	ldrh	r3, [r7, #24]
 80015d0:	837b      	strh	r3, [r7, #26]
 80015d2:	e01d      	b.n	8001610 <OLED_ClearArea+0x15c>
            if (col < 128) {  // 仅需1次边界检查
 80015d4:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 80015d8:	2b7f      	cmp	r3, #127	@ 0x7f
 80015da:	dc13      	bgt.n	8001604 <OLED_ClearArea+0x150>
            	OLED_DisplayBuf[page][col] &= mask;
 80015dc:	7ffa      	ldrb	r2, [r7, #31]
 80015de:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 80015e2:	4915      	ldr	r1, [pc, #84]	@ (8001638 <OLED_ClearArea+0x184>)
 80015e4:	01d2      	lsls	r2, r2, #7
 80015e6:	440a      	add	r2, r1
 80015e8:	4413      	add	r3, r2
 80015ea:	7818      	ldrb	r0, [r3, #0]
 80015ec:	7ffa      	ldrb	r2, [r7, #31]
 80015ee:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 80015f2:	7fb9      	ldrb	r1, [r7, #30]
 80015f4:	4001      	ands	r1, r0
 80015f6:	b2c8      	uxtb	r0, r1
 80015f8:	490f      	ldr	r1, [pc, #60]	@ (8001638 <OLED_ClearArea+0x184>)
 80015fa:	01d2      	lsls	r2, r2, #7
 80015fc:	440a      	add	r2, r1
 80015fe:	4413      	add	r3, r2
 8001600:	4602      	mov	r2, r0
 8001602:	701a      	strb	r2, [r3, #0]
        for (int16_t col = x_start; col < x_end; col++) {
 8001604:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8001608:	b29b      	uxth	r3, r3
 800160a:	3301      	adds	r3, #1
 800160c:	b29b      	uxth	r3, r3
 800160e:	837b      	strh	r3, [r7, #26]
 8001610:	f9b7 201a 	ldrsh.w	r2, [r7, #26]
 8001614:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001618:	429a      	cmp	r2, r3
 800161a:	dbdb      	blt.n	80015d4 <OLED_ClearArea+0x120>
    for (uint8_t page = start_page; page <= end_page; page++) {
 800161c:	7ffb      	ldrb	r3, [r7, #31]
 800161e:	3301      	adds	r3, #1
 8001620:	77fb      	strb	r3, [r7, #31]
 8001622:	7ffa      	ldrb	r2, [r7, #31]
 8001624:	7c3b      	ldrb	r3, [r7, #16]
 8001626:	429a      	cmp	r2, r3
 8001628:	d993      	bls.n	8001552 <OLED_ClearArea+0x9e>
 800162a:	e000      	b.n	800162e <OLED_ClearArea+0x17a>
    if (x_start >= 128 || y_start >= 64 || x_end <= 0 || y_end <= 0) return;
 800162c:	bf00      	nop
            }
        }
    }
}
 800162e:	3720      	adds	r7, #32
 8001630:	46bd      	mov	sp, r7
 8001632:	bc90      	pop	{r4, r7}
 8001634:	4770      	bx	lr
 8001636:	bf00      	nop
 8001638:	20000178 	.word	0x20000178

0800163c <OLED_ShowChar>:
 *                 OLED_6X8		宽6像素，高8像素
 * 返 回 值：无
 * 说    明：调用此函数后，要想真正地呈现在屏幕上，还需调用更新函数
 */
void OLED_ShowChar(int16_t X, int16_t Y, char Char, uint8_t FontSize)
{
 800163c:	b590      	push	{r4, r7, lr}
 800163e:	b085      	sub	sp, #20
 8001640:	af02      	add	r7, sp, #8
 8001642:	4604      	mov	r4, r0
 8001644:	4608      	mov	r0, r1
 8001646:	4611      	mov	r1, r2
 8001648:	461a      	mov	r2, r3
 800164a:	4623      	mov	r3, r4
 800164c:	80fb      	strh	r3, [r7, #6]
 800164e:	4603      	mov	r3, r0
 8001650:	80bb      	strh	r3, [r7, #4]
 8001652:	460b      	mov	r3, r1
 8001654:	70fb      	strb	r3, [r7, #3]
 8001656:	4613      	mov	r3, r2
 8001658:	70bb      	strb	r3, [r7, #2]
	if (FontSize == OLED_8X16) // 字体为宽8像素，高16像素
 800165a:	78bb      	ldrb	r3, [r7, #2]
 800165c:	2b08      	cmp	r3, #8
 800165e:	d10e      	bne.n	800167e <OLED_ShowChar+0x42>
	{
		/*将ASCII字模库OLED_F8x16的指定数据以8*16的图像格式显示*/
		OLED_ShowImage(X, Y, 8, 16, OLED_F8x16[Char - ' ']);
 8001660:	78fb      	ldrb	r3, [r7, #3]
 8001662:	3b20      	subs	r3, #32
 8001664:	011b      	lsls	r3, r3, #4
 8001666:	4a12      	ldr	r2, [pc, #72]	@ (80016b0 <OLED_ShowChar+0x74>)
 8001668:	4413      	add	r3, r2
 800166a:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 800166e:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8001672:	9300      	str	r3, [sp, #0]
 8001674:	2310      	movs	r3, #16
 8001676:	2208      	movs	r2, #8
 8001678:	f000 fa00 	bl	8001a7c <OLED_ShowImage>
	else if (FontSize == OLED_6X8) // 字体为宽6像素，高8像素
	{
		/*将ASCII字模库OLED_F6x8的指定数据以6*8的图像格式显示*/
		OLED_ShowImage(X, Y, 6, 8, OLED_F6x8[Char - ' ']);
	}
}
 800167c:	e014      	b.n	80016a8 <OLED_ShowChar+0x6c>
	else if (FontSize == OLED_6X8) // 字体为宽6像素，高8像素
 800167e:	78bb      	ldrb	r3, [r7, #2]
 8001680:	2b06      	cmp	r3, #6
 8001682:	d111      	bne.n	80016a8 <OLED_ShowChar+0x6c>
		OLED_ShowImage(X, Y, 6, 8, OLED_F6x8[Char - ' ']);
 8001684:	78fb      	ldrb	r3, [r7, #3]
 8001686:	f1a3 0220 	sub.w	r2, r3, #32
 800168a:	4613      	mov	r3, r2
 800168c:	005b      	lsls	r3, r3, #1
 800168e:	4413      	add	r3, r2
 8001690:	005b      	lsls	r3, r3, #1
 8001692:	4a08      	ldr	r2, [pc, #32]	@ (80016b4 <OLED_ShowChar+0x78>)
 8001694:	4413      	add	r3, r2
 8001696:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 800169a:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 800169e:	9300      	str	r3, [sp, #0]
 80016a0:	2308      	movs	r3, #8
 80016a2:	2206      	movs	r2, #6
 80016a4:	f000 f9ea 	bl	8001a7c <OLED_ShowImage>
}
 80016a8:	bf00      	nop
 80016aa:	370c      	adds	r7, #12
 80016ac:	46bd      	mov	sp, r7
 80016ae:	bd90      	pop	{r4, r7, pc}
 80016b0:	08005b6c 	.word	0x08005b6c
 80016b4:	0800615c 	.word	0x0800615c

080016b8 <OLED_ShowString>:
 *           当字体大小为OLED_8X16时，中文字符以16*16点阵正常显示
 *           当字体大小为OLED_6X8时，中文字符以6*8点阵显示'?'
 * 说    明：调用此函数后，要想真正地呈现在屏幕上，还需调用更新函数
 */
void OLED_ShowString(int16_t X, int16_t Y, char *String, uint8_t FontSize)
{
 80016b8:	b580      	push	{r7, lr}
 80016ba:	b08a      	sub	sp, #40	@ 0x28
 80016bc:	af02      	add	r7, sp, #8
 80016be:	60ba      	str	r2, [r7, #8]
 80016c0:	461a      	mov	r2, r3
 80016c2:	4603      	mov	r3, r0
 80016c4:	81fb      	strh	r3, [r7, #14]
 80016c6:	460b      	mov	r3, r1
 80016c8:	81bb      	strh	r3, [r7, #12]
 80016ca:	4613      	mov	r3, r2
 80016cc:	71fb      	strb	r3, [r7, #7]
	uint16_t i = 0;
 80016ce:	2300      	movs	r3, #0
 80016d0:	83fb      	strh	r3, [r7, #30]
	char SingleChar[5];
	uint8_t CharLength = 0;
 80016d2:	2300      	movs	r3, #0
 80016d4:	777b      	strb	r3, [r7, #29]
	uint16_t XOffset = 0;
 80016d6:	2300      	movs	r3, #0
 80016d8:	837b      	strh	r3, [r7, #26]
	uint16_t pIndex;

	while (String[i] != '\0') // 遍历字符串
 80016da:	e115      	b.n	8001908 <OLED_ShowString+0x250>
	{

#ifdef OLED_CHARSET_UTF8 // 定义字符集为UTF8
		/*此段代码的目的是，提取UTF8字符串中的一个字符，转存到SingleChar子字符串中*/
		/*判断UTF8编码第一个字节的标志位*/
		if ((String[i] & 0x80) == 0x00) // 第一个字节为0xxxxxxx
 80016dc:	8bfb      	ldrh	r3, [r7, #30]
 80016de:	68ba      	ldr	r2, [r7, #8]
 80016e0:	4413      	add	r3, r2
 80016e2:	781b      	ldrb	r3, [r3, #0]
 80016e4:	b25b      	sxtb	r3, r3
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	db0c      	blt.n	8001704 <OLED_ShowString+0x4c>
		{
			CharLength = 1;				 // 字符为1字节
 80016ea:	2301      	movs	r3, #1
 80016ec:	777b      	strb	r3, [r7, #29]
			SingleChar[0] = String[i++]; // 将第一个字节写入SingleChar第0个位置，随后i指向下一个字节
 80016ee:	8bfb      	ldrh	r3, [r7, #30]
 80016f0:	1c5a      	adds	r2, r3, #1
 80016f2:	83fa      	strh	r2, [r7, #30]
 80016f4:	461a      	mov	r2, r3
 80016f6:	68bb      	ldr	r3, [r7, #8]
 80016f8:	4413      	add	r3, r2
 80016fa:	781b      	ldrb	r3, [r3, #0]
 80016fc:	743b      	strb	r3, [r7, #16]
			SingleChar[1] = '\0';		 // 为SingleChar添加字符串结束标志位
 80016fe:	2300      	movs	r3, #0
 8001700:	747b      	strb	r3, [r7, #17]
 8001702:	e09c      	b.n	800183e <OLED_ShowString+0x186>
		}
		else if ((String[i] & 0xE0) == 0xC0) // 第一个字节为110xxxxx
 8001704:	8bfb      	ldrh	r3, [r7, #30]
 8001706:	68ba      	ldr	r2, [r7, #8]
 8001708:	4413      	add	r3, r2
 800170a:	781b      	ldrb	r3, [r3, #0]
 800170c:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 8001710:	2bc0      	cmp	r3, #192	@ 0xc0
 8001712:	d11b      	bne.n	800174c <OLED_ShowString+0x94>
		{
			CharLength = 2;				 // 字符为2字节
 8001714:	2302      	movs	r3, #2
 8001716:	777b      	strb	r3, [r7, #29]
			SingleChar[0] = String[i++]; // 将第一个字节写入SingleChar第0个位置，随后i指向下一个字节
 8001718:	8bfb      	ldrh	r3, [r7, #30]
 800171a:	1c5a      	adds	r2, r3, #1
 800171c:	83fa      	strh	r2, [r7, #30]
 800171e:	461a      	mov	r2, r3
 8001720:	68bb      	ldr	r3, [r7, #8]
 8001722:	4413      	add	r3, r2
 8001724:	781b      	ldrb	r3, [r3, #0]
 8001726:	743b      	strb	r3, [r7, #16]
			if (String[i] == '\0')
 8001728:	8bfb      	ldrh	r3, [r7, #30]
 800172a:	68ba      	ldr	r2, [r7, #8]
 800172c:	4413      	add	r3, r2
 800172e:	781b      	ldrb	r3, [r3, #0]
 8001730:	2b00      	cmp	r3, #0
 8001732:	f000 80f1 	beq.w	8001918 <OLED_ShowString+0x260>
			{
				break;
			} // 意外情况，跳出循环，结束显示
			SingleChar[1] = String[i++]; // 将第二个字节写入SingleChar第1个位置，随后i指向下一个字节
 8001736:	8bfb      	ldrh	r3, [r7, #30]
 8001738:	1c5a      	adds	r2, r3, #1
 800173a:	83fa      	strh	r2, [r7, #30]
 800173c:	461a      	mov	r2, r3
 800173e:	68bb      	ldr	r3, [r7, #8]
 8001740:	4413      	add	r3, r2
 8001742:	781b      	ldrb	r3, [r3, #0]
 8001744:	747b      	strb	r3, [r7, #17]
			SingleChar[2] = '\0';		 // 为SingleChar添加字符串结束标志位
 8001746:	2300      	movs	r3, #0
 8001748:	74bb      	strb	r3, [r7, #18]
 800174a:	e078      	b.n	800183e <OLED_ShowString+0x186>
		}
		else if ((String[i] & 0xF0) == 0xE0) // 第一个字节为1110xxxx
 800174c:	8bfb      	ldrh	r3, [r7, #30]
 800174e:	68ba      	ldr	r2, [r7, #8]
 8001750:	4413      	add	r3, r2
 8001752:	781b      	ldrb	r3, [r3, #0]
 8001754:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001758:	2be0      	cmp	r3, #224	@ 0xe0
 800175a:	d12a      	bne.n	80017b2 <OLED_ShowString+0xfa>
		{
			CharLength = 3; // 字符为3字节
 800175c:	2303      	movs	r3, #3
 800175e:	777b      	strb	r3, [r7, #29]
			SingleChar[0] = String[i++];
 8001760:	8bfb      	ldrh	r3, [r7, #30]
 8001762:	1c5a      	adds	r2, r3, #1
 8001764:	83fa      	strh	r2, [r7, #30]
 8001766:	461a      	mov	r2, r3
 8001768:	68bb      	ldr	r3, [r7, #8]
 800176a:	4413      	add	r3, r2
 800176c:	781b      	ldrb	r3, [r3, #0]
 800176e:	743b      	strb	r3, [r7, #16]
			if (String[i] == '\0')
 8001770:	8bfb      	ldrh	r3, [r7, #30]
 8001772:	68ba      	ldr	r2, [r7, #8]
 8001774:	4413      	add	r3, r2
 8001776:	781b      	ldrb	r3, [r3, #0]
 8001778:	2b00      	cmp	r3, #0
 800177a:	f000 80cf 	beq.w	800191c <OLED_ShowString+0x264>
			{
				break;
			}
			SingleChar[1] = String[i++];
 800177e:	8bfb      	ldrh	r3, [r7, #30]
 8001780:	1c5a      	adds	r2, r3, #1
 8001782:	83fa      	strh	r2, [r7, #30]
 8001784:	461a      	mov	r2, r3
 8001786:	68bb      	ldr	r3, [r7, #8]
 8001788:	4413      	add	r3, r2
 800178a:	781b      	ldrb	r3, [r3, #0]
 800178c:	747b      	strb	r3, [r7, #17]
			if (String[i] == '\0')
 800178e:	8bfb      	ldrh	r3, [r7, #30]
 8001790:	68ba      	ldr	r2, [r7, #8]
 8001792:	4413      	add	r3, r2
 8001794:	781b      	ldrb	r3, [r3, #0]
 8001796:	2b00      	cmp	r3, #0
 8001798:	f000 80c2 	beq.w	8001920 <OLED_ShowString+0x268>
			{
				break;
			}
			SingleChar[2] = String[i++];
 800179c:	8bfb      	ldrh	r3, [r7, #30]
 800179e:	1c5a      	adds	r2, r3, #1
 80017a0:	83fa      	strh	r2, [r7, #30]
 80017a2:	461a      	mov	r2, r3
 80017a4:	68bb      	ldr	r3, [r7, #8]
 80017a6:	4413      	add	r3, r2
 80017a8:	781b      	ldrb	r3, [r3, #0]
 80017aa:	74bb      	strb	r3, [r7, #18]
			SingleChar[3] = '\0';
 80017ac:	2300      	movs	r3, #0
 80017ae:	74fb      	strb	r3, [r7, #19]
 80017b0:	e045      	b.n	800183e <OLED_ShowString+0x186>
		}
		else if ((String[i] & 0xF8) == 0xF0) // 第一个字节为11110xxx
 80017b2:	8bfb      	ldrh	r3, [r7, #30]
 80017b4:	68ba      	ldr	r2, [r7, #8]
 80017b6:	4413      	add	r3, r2
 80017b8:	781b      	ldrb	r3, [r3, #0]
 80017ba:	f003 03f8 	and.w	r3, r3, #248	@ 0xf8
 80017be:	2bf0      	cmp	r3, #240	@ 0xf0
 80017c0:	d139      	bne.n	8001836 <OLED_ShowString+0x17e>
		{
			CharLength = 4; // 字符为4字节
 80017c2:	2304      	movs	r3, #4
 80017c4:	777b      	strb	r3, [r7, #29]
			SingleChar[0] = String[i++];
 80017c6:	8bfb      	ldrh	r3, [r7, #30]
 80017c8:	1c5a      	adds	r2, r3, #1
 80017ca:	83fa      	strh	r2, [r7, #30]
 80017cc:	461a      	mov	r2, r3
 80017ce:	68bb      	ldr	r3, [r7, #8]
 80017d0:	4413      	add	r3, r2
 80017d2:	781b      	ldrb	r3, [r3, #0]
 80017d4:	743b      	strb	r3, [r7, #16]
			if (String[i] == '\0')
 80017d6:	8bfb      	ldrh	r3, [r7, #30]
 80017d8:	68ba      	ldr	r2, [r7, #8]
 80017da:	4413      	add	r3, r2
 80017dc:	781b      	ldrb	r3, [r3, #0]
 80017de:	2b00      	cmp	r3, #0
 80017e0:	f000 80a0 	beq.w	8001924 <OLED_ShowString+0x26c>
			{
				break;
			}
			SingleChar[1] = String[i++];
 80017e4:	8bfb      	ldrh	r3, [r7, #30]
 80017e6:	1c5a      	adds	r2, r3, #1
 80017e8:	83fa      	strh	r2, [r7, #30]
 80017ea:	461a      	mov	r2, r3
 80017ec:	68bb      	ldr	r3, [r7, #8]
 80017ee:	4413      	add	r3, r2
 80017f0:	781b      	ldrb	r3, [r3, #0]
 80017f2:	747b      	strb	r3, [r7, #17]
			if (String[i] == '\0')
 80017f4:	8bfb      	ldrh	r3, [r7, #30]
 80017f6:	68ba      	ldr	r2, [r7, #8]
 80017f8:	4413      	add	r3, r2
 80017fa:	781b      	ldrb	r3, [r3, #0]
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	f000 8093 	beq.w	8001928 <OLED_ShowString+0x270>
			{
				break;
			}
			SingleChar[2] = String[i++];
 8001802:	8bfb      	ldrh	r3, [r7, #30]
 8001804:	1c5a      	adds	r2, r3, #1
 8001806:	83fa      	strh	r2, [r7, #30]
 8001808:	461a      	mov	r2, r3
 800180a:	68bb      	ldr	r3, [r7, #8]
 800180c:	4413      	add	r3, r2
 800180e:	781b      	ldrb	r3, [r3, #0]
 8001810:	74bb      	strb	r3, [r7, #18]
			if (String[i] == '\0')
 8001812:	8bfb      	ldrh	r3, [r7, #30]
 8001814:	68ba      	ldr	r2, [r7, #8]
 8001816:	4413      	add	r3, r2
 8001818:	781b      	ldrb	r3, [r3, #0]
 800181a:	2b00      	cmp	r3, #0
 800181c:	f000 8086 	beq.w	800192c <OLED_ShowString+0x274>
			{
				break;
			}
			SingleChar[3] = String[i++];
 8001820:	8bfb      	ldrh	r3, [r7, #30]
 8001822:	1c5a      	adds	r2, r3, #1
 8001824:	83fa      	strh	r2, [r7, #30]
 8001826:	461a      	mov	r2, r3
 8001828:	68bb      	ldr	r3, [r7, #8]
 800182a:	4413      	add	r3, r2
 800182c:	781b      	ldrb	r3, [r3, #0]
 800182e:	74fb      	strb	r3, [r7, #19]
			SingleChar[4] = '\0';
 8001830:	2300      	movs	r3, #0
 8001832:	753b      	strb	r3, [r7, #20]
 8001834:	e003      	b.n	800183e <OLED_ShowString+0x186>
		}
		else
		{
			i++; // 意外情况，i指向下一个字节，忽略此字节，继续判断下一个字节
 8001836:	8bfb      	ldrh	r3, [r7, #30]
 8001838:	3301      	adds	r3, #1
 800183a:	83fb      	strh	r3, [r7, #30]
			continue;
 800183c:	e064      	b.n	8001908 <OLED_ShowString+0x250>
			SingleChar[2] = '\0';		 // 为SingleChar添加字符串结束标志位
		}
#endif

		/*显示上述代码提取到的SingleChar*/
		if (CharLength == 1) // 如果是单字节字符
 800183e:	7f7b      	ldrb	r3, [r7, #29]
 8001840:	2b01      	cmp	r3, #1
 8001842:	d110      	bne.n	8001866 <OLED_ShowString+0x1ae>
		{
			/*使用OLED_ShowChar显示此字符*/
			OLED_ShowChar(X + XOffset, Y, SingleChar[0], FontSize);
 8001844:	89fa      	ldrh	r2, [r7, #14]
 8001846:	8b7b      	ldrh	r3, [r7, #26]
 8001848:	4413      	add	r3, r2
 800184a:	b29b      	uxth	r3, r3
 800184c:	b218      	sxth	r0, r3
 800184e:	7c3a      	ldrb	r2, [r7, #16]
 8001850:	79fb      	ldrb	r3, [r7, #7]
 8001852:	f9b7 100c 	ldrsh.w	r1, [r7, #12]
 8001856:	f7ff fef1 	bl	800163c <OLED_ShowChar>
			XOffset += FontSize;
 800185a:	79fb      	ldrb	r3, [r7, #7]
 800185c:	b29a      	uxth	r2, r3
 800185e:	8b7b      	ldrh	r3, [r7, #26]
 8001860:	4413      	add	r3, r2
 8001862:	837b      	strh	r3, [r7, #26]
 8001864:	e050      	b.n	8001908 <OLED_ShowString+0x250>
		}
		else // 否则，即多字节字符
		{
			/*遍历整个字模库，从字模库中寻找此字符的数据*/
			/*如果找到最后一个字符（定义为空字符串），则表示字符未在字模库定义，停止寻找*/
			for (pIndex = 0; strcmp(OLED_CF16x16[pIndex].Index, "") != 0; pIndex++)
 8001866:	2300      	movs	r3, #0
 8001868:	833b      	strh	r3, [r7, #24]
 800186a:	e013      	b.n	8001894 <OLED_ShowString+0x1dc>
			{
				/*找到匹配的字符*/
				if (strcmp(OLED_CF16x16[pIndex].Index, SingleChar) == 0)
 800186c:	8b3a      	ldrh	r2, [r7, #24]
 800186e:	4613      	mov	r3, r2
 8001870:	00db      	lsls	r3, r3, #3
 8001872:	4413      	add	r3, r2
 8001874:	009b      	lsls	r3, r3, #2
 8001876:	4413      	add	r3, r2
 8001878:	4a2f      	ldr	r2, [pc, #188]	@ (8001938 <OLED_ShowString+0x280>)
 800187a:	4413      	add	r3, r2
 800187c:	f107 0210 	add.w	r2, r7, #16
 8001880:	4611      	mov	r1, r2
 8001882:	4618      	mov	r0, r3
 8001884:	f7fe fca0 	bl	80001c8 <strcmp>
 8001888:	4603      	mov	r3, r0
 800188a:	2b00      	cmp	r3, #0
 800188c:	d00e      	beq.n	80018ac <OLED_ShowString+0x1f4>
			for (pIndex = 0; strcmp(OLED_CF16x16[pIndex].Index, "") != 0; pIndex++)
 800188e:	8b3b      	ldrh	r3, [r7, #24]
 8001890:	3301      	adds	r3, #1
 8001892:	833b      	strh	r3, [r7, #24]
 8001894:	8b3a      	ldrh	r2, [r7, #24]
 8001896:	4613      	mov	r3, r2
 8001898:	00db      	lsls	r3, r3, #3
 800189a:	4413      	add	r3, r2
 800189c:	009b      	lsls	r3, r3, #2
 800189e:	4413      	add	r3, r2
 80018a0:	4a25      	ldr	r2, [pc, #148]	@ (8001938 <OLED_ShowString+0x280>)
 80018a2:	4413      	add	r3, r2
 80018a4:	781b      	ldrb	r3, [r3, #0]
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d1e0      	bne.n	800186c <OLED_ShowString+0x1b4>
 80018aa:	e000      	b.n	80018ae <OLED_ShowString+0x1f6>
				{
					break; // 跳出循环，此时pIndex的值为指定字符的索引
 80018ac:	bf00      	nop
				}
			}
			if (FontSize == OLED_8X16) // 给定字体为8*16点阵
 80018ae:	79fb      	ldrb	r3, [r7, #7]
 80018b0:	2b08      	cmp	r3, #8
 80018b2:	d118      	bne.n	80018e6 <OLED_ShowString+0x22e>
			{
				/*将字模库OLED_CF16x16的指定数据以16*16的图像格式显示*/
				OLED_ShowImage(X + XOffset, Y, 16, 16, OLED_CF16x16[pIndex].Data);
 80018b4:	89fa      	ldrh	r2, [r7, #14]
 80018b6:	8b7b      	ldrh	r3, [r7, #26]
 80018b8:	4413      	add	r3, r2
 80018ba:	b29b      	uxth	r3, r3
 80018bc:	b218      	sxth	r0, r3
 80018be:	8b3a      	ldrh	r2, [r7, #24]
 80018c0:	4613      	mov	r3, r2
 80018c2:	00db      	lsls	r3, r3, #3
 80018c4:	4413      	add	r3, r2
 80018c6:	009b      	lsls	r3, r3, #2
 80018c8:	4413      	add	r3, r2
 80018ca:	4a1b      	ldr	r2, [pc, #108]	@ (8001938 <OLED_ShowString+0x280>)
 80018cc:	4413      	add	r3, r2
 80018ce:	3305      	adds	r3, #5
 80018d0:	f9b7 100c 	ldrsh.w	r1, [r7, #12]
 80018d4:	9300      	str	r3, [sp, #0]
 80018d6:	2310      	movs	r3, #16
 80018d8:	2210      	movs	r2, #16
 80018da:	f000 f8cf 	bl	8001a7c <OLED_ShowImage>
				XOffset += 16;
 80018de:	8b7b      	ldrh	r3, [r7, #26]
 80018e0:	3310      	adds	r3, #16
 80018e2:	837b      	strh	r3, [r7, #26]
 80018e4:	e010      	b.n	8001908 <OLED_ShowString+0x250>
			}
			else if (FontSize == OLED_6X8) // 给定字体为6*8点阵
 80018e6:	79fb      	ldrb	r3, [r7, #7]
 80018e8:	2b06      	cmp	r3, #6
 80018ea:	d10d      	bne.n	8001908 <OLED_ShowString+0x250>
			{
				/*空间不足，此位置显示'?'*/
				OLED_ShowChar(X + XOffset, Y, '?', OLED_6X8);
 80018ec:	89fa      	ldrh	r2, [r7, #14]
 80018ee:	8b7b      	ldrh	r3, [r7, #26]
 80018f0:	4413      	add	r3, r2
 80018f2:	b29b      	uxth	r3, r3
 80018f4:	b218      	sxth	r0, r3
 80018f6:	f9b7 100c 	ldrsh.w	r1, [r7, #12]
 80018fa:	2306      	movs	r3, #6
 80018fc:	223f      	movs	r2, #63	@ 0x3f
 80018fe:	f7ff fe9d 	bl	800163c <OLED_ShowChar>
				XOffset += OLED_6X8;
 8001902:	8b7b      	ldrh	r3, [r7, #26]
 8001904:	3306      	adds	r3, #6
 8001906:	837b      	strh	r3, [r7, #26]
	while (String[i] != '\0') // 遍历字符串
 8001908:	8bfb      	ldrh	r3, [r7, #30]
 800190a:	68ba      	ldr	r2, [r7, #8]
 800190c:	4413      	add	r3, r2
 800190e:	781b      	ldrb	r3, [r3, #0]
 8001910:	2b00      	cmp	r3, #0
 8001912:	f47f aee3 	bne.w	80016dc <OLED_ShowString+0x24>
			}
		}
	}
}
 8001916:	e00a      	b.n	800192e <OLED_ShowString+0x276>
				break;
 8001918:	bf00      	nop
 800191a:	e008      	b.n	800192e <OLED_ShowString+0x276>
				break;
 800191c:	bf00      	nop
 800191e:	e006      	b.n	800192e <OLED_ShowString+0x276>
				break;
 8001920:	bf00      	nop
 8001922:	e004      	b.n	800192e <OLED_ShowString+0x276>
				break;
 8001924:	bf00      	nop
 8001926:	e002      	b.n	800192e <OLED_ShowString+0x276>
				break;
 8001928:	bf00      	nop
 800192a:	e000      	b.n	800192e <OLED_ShowString+0x276>
				break;
 800192c:	bf00      	nop
}
 800192e:	bf00      	nop
 8001930:	3720      	adds	r7, #32
 8001932:	46bd      	mov	sp, r7
 8001934:	bd80      	pop	{r7, pc}
 8001936:	bf00      	nop
 8001938:	08006398 	.word	0x08006398

0800193c <OLED_ShowNum>:
 *                 OLED_6X8		宽6像素，高8像素
 * 返 回 值：无
 * 说    明：调用此函数后，要想真正地呈现在屏幕上，还需调用更新函数
 */
void OLED_ShowNum(int16_t X, int16_t Y, uint32_t Number, uint8_t Length, uint8_t FontSize)
{
 800193c:	b590      	push	{r4, r7, lr}
 800193e:	b087      	sub	sp, #28
 8001940:	af00      	add	r7, sp, #0
 8001942:	60ba      	str	r2, [r7, #8]
 8001944:	461a      	mov	r2, r3
 8001946:	4603      	mov	r3, r0
 8001948:	81fb      	strh	r3, [r7, #14]
 800194a:	460b      	mov	r3, r1
 800194c:	81bb      	strh	r3, [r7, #12]
 800194e:	4613      	mov	r3, r2
 8001950:	71fb      	strb	r3, [r7, #7]
	uint8_t i;
	for (i = 0; i < Length; i++) // 遍历数字的每一位
 8001952:	2300      	movs	r3, #0
 8001954:	75fb      	strb	r3, [r7, #23]
 8001956:	e02d      	b.n	80019b4 <OLED_ShowNum+0x78>
	{
		/*调用OLED_ShowChar函数，依次显示每个数字*/
		/*Number / OLED_Pow(10, Length - i - 1) % 10 可以十进制提取数字的每一位*/
		/*+ '0' 可将数字转换为字符格式*/
		OLED_ShowChar(X + i * FontSize, Y, Number / OLED_Pow(10, Length - i - 1) % 10 + '0', FontSize);
 8001958:	7dfb      	ldrb	r3, [r7, #23]
 800195a:	b29a      	uxth	r2, r3
 800195c:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001960:	b29b      	uxth	r3, r3
 8001962:	fb12 f303 	smulbb	r3, r2, r3
 8001966:	b29a      	uxth	r2, r3
 8001968:	89fb      	ldrh	r3, [r7, #14]
 800196a:	4413      	add	r3, r2
 800196c:	b29b      	uxth	r3, r3
 800196e:	b21c      	sxth	r4, r3
 8001970:	79fa      	ldrb	r2, [r7, #7]
 8001972:	7dfb      	ldrb	r3, [r7, #23]
 8001974:	1ad3      	subs	r3, r2, r3
 8001976:	3b01      	subs	r3, #1
 8001978:	4619      	mov	r1, r3
 800197a:	200a      	movs	r0, #10
 800197c:	f7ff fd47 	bl	800140e <OLED_Pow>
 8001980:	4602      	mov	r2, r0
 8001982:	68bb      	ldr	r3, [r7, #8]
 8001984:	fbb3 f1f2 	udiv	r1, r3, r2
 8001988:	4b0f      	ldr	r3, [pc, #60]	@ (80019c8 <OLED_ShowNum+0x8c>)
 800198a:	fba3 2301 	umull	r2, r3, r3, r1
 800198e:	08da      	lsrs	r2, r3, #3
 8001990:	4613      	mov	r3, r2
 8001992:	009b      	lsls	r3, r3, #2
 8001994:	4413      	add	r3, r2
 8001996:	005b      	lsls	r3, r3, #1
 8001998:	1aca      	subs	r2, r1, r3
 800199a:	b2d3      	uxtb	r3, r2
 800199c:	3330      	adds	r3, #48	@ 0x30
 800199e:	b2da      	uxtb	r2, r3
 80019a0:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80019a4:	f9b7 100c 	ldrsh.w	r1, [r7, #12]
 80019a8:	4620      	mov	r0, r4
 80019aa:	f7ff fe47 	bl	800163c <OLED_ShowChar>
	for (i = 0; i < Length; i++) // 遍历数字的每一位
 80019ae:	7dfb      	ldrb	r3, [r7, #23]
 80019b0:	3301      	adds	r3, #1
 80019b2:	75fb      	strb	r3, [r7, #23]
 80019b4:	7dfa      	ldrb	r2, [r7, #23]
 80019b6:	79fb      	ldrb	r3, [r7, #7]
 80019b8:	429a      	cmp	r2, r3
 80019ba:	d3cd      	bcc.n	8001958 <OLED_ShowNum+0x1c>
	}
}
 80019bc:	bf00      	nop
 80019be:	bf00      	nop
 80019c0:	371c      	adds	r7, #28
 80019c2:	46bd      	mov	sp, r7
 80019c4:	bd90      	pop	{r4, r7, pc}
 80019c6:	bf00      	nop
 80019c8:	cccccccd 	.word	0xcccccccd

080019cc <OLED_ShowHexNum>:
 *                 OLED_6X8		宽6像素，高8像素
 * 返 回 值：无
 * 说    明：调用此函数后，要想真正地呈现在屏幕上，还需调用更新函数
 */
void OLED_ShowHexNum(int16_t X, int16_t Y, uint32_t Number, uint8_t Length, uint8_t FontSize)
{
 80019cc:	b580      	push	{r7, lr}
 80019ce:	b086      	sub	sp, #24
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	60ba      	str	r2, [r7, #8]
 80019d4:	461a      	mov	r2, r3
 80019d6:	4603      	mov	r3, r0
 80019d8:	81fb      	strh	r3, [r7, #14]
 80019da:	460b      	mov	r3, r1
 80019dc:	81bb      	strh	r3, [r7, #12]
 80019de:	4613      	mov	r3, r2
 80019e0:	71fb      	strb	r3, [r7, #7]
	uint8_t i, SingleNumber;
	for (i = 0; i < Length; i++) // 遍历数字的每一位
 80019e2:	2300      	movs	r3, #0
 80019e4:	75fb      	strb	r3, [r7, #23]
 80019e6:	e040      	b.n	8001a6a <OLED_ShowHexNum+0x9e>
	{
		/*以十六进制提取数字的每一位*/
		SingleNumber = Number / OLED_Pow(16, Length - i - 1) % 16;
 80019e8:	79fa      	ldrb	r2, [r7, #7]
 80019ea:	7dfb      	ldrb	r3, [r7, #23]
 80019ec:	1ad3      	subs	r3, r2, r3
 80019ee:	3b01      	subs	r3, #1
 80019f0:	4619      	mov	r1, r3
 80019f2:	2010      	movs	r0, #16
 80019f4:	f7ff fd0b 	bl	800140e <OLED_Pow>
 80019f8:	4602      	mov	r2, r0
 80019fa:	68bb      	ldr	r3, [r7, #8]
 80019fc:	fbb3 f3f2 	udiv	r3, r3, r2
 8001a00:	b2db      	uxtb	r3, r3
 8001a02:	f003 030f 	and.w	r3, r3, #15
 8001a06:	75bb      	strb	r3, [r7, #22]

		if (SingleNumber < 10) // 单个数字小于10
 8001a08:	7dbb      	ldrb	r3, [r7, #22]
 8001a0a:	2b09      	cmp	r3, #9
 8001a0c:	d815      	bhi.n	8001a3a <OLED_ShowHexNum+0x6e>
		{
			/*调用OLED_ShowChar函数，显示此数字*/
			/*+ '0' 可将数字转换为字符格式*/
			OLED_ShowChar(X + i * FontSize, Y, SingleNumber + '0', FontSize);
 8001a0e:	7dfb      	ldrb	r3, [r7, #23]
 8001a10:	b29a      	uxth	r2, r3
 8001a12:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001a16:	b29b      	uxth	r3, r3
 8001a18:	fb12 f303 	smulbb	r3, r2, r3
 8001a1c:	b29a      	uxth	r2, r3
 8001a1e:	89fb      	ldrh	r3, [r7, #14]
 8001a20:	4413      	add	r3, r2
 8001a22:	b29b      	uxth	r3, r3
 8001a24:	b218      	sxth	r0, r3
 8001a26:	7dbb      	ldrb	r3, [r7, #22]
 8001a28:	3330      	adds	r3, #48	@ 0x30
 8001a2a:	b2da      	uxtb	r2, r3
 8001a2c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001a30:	f9b7 100c 	ldrsh.w	r1, [r7, #12]
 8001a34:	f7ff fe02 	bl	800163c <OLED_ShowChar>
 8001a38:	e014      	b.n	8001a64 <OLED_ShowHexNum+0x98>
		}
		else // 单个数字大于10
		{
			/*调用OLED_ShowChar函数，显示此数字*/
			/*+ 'A' 可将数字转换为从A开始的十六进制字符*/
			OLED_ShowChar(X + i * FontSize, Y, SingleNumber - 10 + 'A', FontSize);
 8001a3a:	7dfb      	ldrb	r3, [r7, #23]
 8001a3c:	b29a      	uxth	r2, r3
 8001a3e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001a42:	b29b      	uxth	r3, r3
 8001a44:	fb12 f303 	smulbb	r3, r2, r3
 8001a48:	b29a      	uxth	r2, r3
 8001a4a:	89fb      	ldrh	r3, [r7, #14]
 8001a4c:	4413      	add	r3, r2
 8001a4e:	b29b      	uxth	r3, r3
 8001a50:	b218      	sxth	r0, r3
 8001a52:	7dbb      	ldrb	r3, [r7, #22]
 8001a54:	3337      	adds	r3, #55	@ 0x37
 8001a56:	b2da      	uxtb	r2, r3
 8001a58:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001a5c:	f9b7 100c 	ldrsh.w	r1, [r7, #12]
 8001a60:	f7ff fdec 	bl	800163c <OLED_ShowChar>
	for (i = 0; i < Length; i++) // 遍历数字的每一位
 8001a64:	7dfb      	ldrb	r3, [r7, #23]
 8001a66:	3301      	adds	r3, #1
 8001a68:	75fb      	strb	r3, [r7, #23]
 8001a6a:	7dfa      	ldrb	r2, [r7, #23]
 8001a6c:	79fb      	ldrb	r3, [r7, #7]
 8001a6e:	429a      	cmp	r2, r3
 8001a70:	d3ba      	bcc.n	80019e8 <OLED_ShowHexNum+0x1c>
		}
	}
}
 8001a72:	bf00      	nop
 8001a74:	bf00      	nop
 8001a76:	3718      	adds	r7, #24
 8001a78:	46bd      	mov	sp, r7
 8001a7a:	bd80      	pop	{r7, pc}

08001a7c <OLED_ShowImage>:
 * 参    数：Image 指定要显示的图像
 * 返 回 值：无
 * 说    明：调用此函数后，要想真正地呈现在屏幕上，还需调用更新函数
 */
void OLED_ShowImage(int16_t X, int16_t Y, uint8_t Width, uint8_t Height, const uint8_t *Image)
{
 8001a7c:	b590      	push	{r4, r7, lr}
 8001a7e:	b085      	sub	sp, #20
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	4604      	mov	r4, r0
 8001a84:	4608      	mov	r0, r1
 8001a86:	4611      	mov	r1, r2
 8001a88:	461a      	mov	r2, r3
 8001a8a:	4623      	mov	r3, r4
 8001a8c:	80fb      	strh	r3, [r7, #6]
 8001a8e:	4603      	mov	r3, r0
 8001a90:	80bb      	strh	r3, [r7, #4]
 8001a92:	460b      	mov	r3, r1
 8001a94:	70fb      	strb	r3, [r7, #3]
 8001a96:	4613      	mov	r3, r2
 8001a98:	70bb      	strb	r3, [r7, #2]
	uint8_t i = 0, j = 0;
 8001a9a:	2300      	movs	r3, #0
 8001a9c:	73fb      	strb	r3, [r7, #15]
 8001a9e:	2300      	movs	r3, #0
 8001aa0:	73bb      	strb	r3, [r7, #14]
	int16_t Page, Shift;

	/*将图像所在区域清空*/
	OLED_ClearArea(X, Y, Width, Height);
 8001aa2:	78bb      	ldrb	r3, [r7, #2]
 8001aa4:	78fa      	ldrb	r2, [r7, #3]
 8001aa6:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8001aaa:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8001aae:	f7ff fd01 	bl	80014b4 <OLED_ClearArea>

	/*遍历指定图像涉及的相关页*/
	/*(Height - 1) / 8 + 1的目的是Height / 8并向上取整*/
	for (j = 0; j < (Height - 1) / 8 + 1; j++)
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	73bb      	strb	r3, [r7, #14]
 8001ab6:	e0b3      	b.n	8001c20 <OLED_ShowImage+0x1a4>
	{
		/*遍历指定图像涉及的相关列*/
		for (i = 0; i < Width; i++)
 8001ab8:	2300      	movs	r3, #0
 8001aba:	73fb      	strb	r3, [r7, #15]
 8001abc:	e0a8      	b.n	8001c10 <OLED_ShowImage+0x194>
		{
			if (X + i >= 0 && X + i <= 127) // 超出屏幕的内容不显示
 8001abe:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001ac2:	7bfb      	ldrb	r3, [r7, #15]
 8001ac4:	4413      	add	r3, r2
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	f2c0 809f 	blt.w	8001c0a <OLED_ShowImage+0x18e>
 8001acc:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001ad0:	7bfb      	ldrb	r3, [r7, #15]
 8001ad2:	4413      	add	r3, r2
 8001ad4:	2b7f      	cmp	r3, #127	@ 0x7f
 8001ad6:	f300 8098 	bgt.w	8001c0a <OLED_ShowImage+0x18e>
			{
				/*负数坐标在计算页地址和移位时需要加一个偏移*/
				Page = Y / 8;
 8001ada:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	da00      	bge.n	8001ae4 <OLED_ShowImage+0x68>
 8001ae2:	3307      	adds	r3, #7
 8001ae4:	10db      	asrs	r3, r3, #3
 8001ae6:	81bb      	strh	r3, [r7, #12]
				Shift = Y % 8;
 8001ae8:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001aec:	425a      	negs	r2, r3
 8001aee:	f003 0307 	and.w	r3, r3, #7
 8001af2:	f002 0207 	and.w	r2, r2, #7
 8001af6:	bf58      	it	pl
 8001af8:	4253      	negpl	r3, r2
 8001afa:	817b      	strh	r3, [r7, #10]
  				if (Y < 0)
 8001afc:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	da07      	bge.n	8001b14 <OLED_ShowImage+0x98>
				{
					Page -= 1;
 8001b04:	89bb      	ldrh	r3, [r7, #12]
 8001b06:	3b01      	subs	r3, #1
 8001b08:	b29b      	uxth	r3, r3
 8001b0a:	81bb      	strh	r3, [r7, #12]
					Shift += 8;
 8001b0c:	897b      	ldrh	r3, [r7, #10]
 8001b0e:	3308      	adds	r3, #8
 8001b10:	b29b      	uxth	r3, r3
 8001b12:	817b      	strh	r3, [r7, #10]
				}

				if (Page + j >= 0 && Page + j <= 7) // 超出屏幕的内容不显示
 8001b14:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8001b18:	7bbb      	ldrb	r3, [r7, #14]
 8001b1a:	4413      	add	r3, r2
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	db34      	blt.n	8001b8a <OLED_ShowImage+0x10e>
 8001b20:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8001b24:	7bbb      	ldrb	r3, [r7, #14]
 8001b26:	4413      	add	r3, r2
 8001b28:	2b07      	cmp	r3, #7
 8001b2a:	dc2e      	bgt.n	8001b8a <OLED_ShowImage+0x10e>
				{
					/*显示图像在当前页的内容*/
					OLED_DisplayBuf[Page + j][X + i] |= Image[j * Width + i] << (Shift);
 8001b2c:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8001b30:	7bbb      	ldrb	r3, [r7, #14]
 8001b32:	441a      	add	r2, r3
 8001b34:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 8001b38:	7bfb      	ldrb	r3, [r7, #15]
 8001b3a:	440b      	add	r3, r1
 8001b3c:	4940      	ldr	r1, [pc, #256]	@ (8001c40 <OLED_ShowImage+0x1c4>)
 8001b3e:	01d2      	lsls	r2, r2, #7
 8001b40:	440a      	add	r2, r1
 8001b42:	4413      	add	r3, r2
 8001b44:	781b      	ldrb	r3, [r3, #0]
 8001b46:	b25a      	sxtb	r2, r3
 8001b48:	7bbb      	ldrb	r3, [r7, #14]
 8001b4a:	78f9      	ldrb	r1, [r7, #3]
 8001b4c:	fb03 f101 	mul.w	r1, r3, r1
 8001b50:	7bfb      	ldrb	r3, [r7, #15]
 8001b52:	440b      	add	r3, r1
 8001b54:	4619      	mov	r1, r3
 8001b56:	6a3b      	ldr	r3, [r7, #32]
 8001b58:	440b      	add	r3, r1
 8001b5a:	781b      	ldrb	r3, [r3, #0]
 8001b5c:	4619      	mov	r1, r3
 8001b5e:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001b62:	fa01 f303 	lsl.w	r3, r1, r3
 8001b66:	b25b      	sxtb	r3, r3
 8001b68:	4313      	orrs	r3, r2
 8001b6a:	b258      	sxtb	r0, r3
 8001b6c:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8001b70:	7bbb      	ldrb	r3, [r7, #14]
 8001b72:	441a      	add	r2, r3
 8001b74:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 8001b78:	7bfb      	ldrb	r3, [r7, #15]
 8001b7a:	440b      	add	r3, r1
 8001b7c:	b2c0      	uxtb	r0, r0
 8001b7e:	4930      	ldr	r1, [pc, #192]	@ (8001c40 <OLED_ShowImage+0x1c4>)
 8001b80:	01d2      	lsls	r2, r2, #7
 8001b82:	440a      	add	r2, r1
 8001b84:	4413      	add	r3, r2
 8001b86:	4602      	mov	r2, r0
 8001b88:	701a      	strb	r2, [r3, #0]
				}

				if (Page + j + 1 >= 0 && Page + j + 1 <= 7) // 超出屏幕的内容不显示
 8001b8a:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8001b8e:	7bbb      	ldrb	r3, [r7, #14]
 8001b90:	4413      	add	r3, r2
 8001b92:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b96:	db38      	blt.n	8001c0a <OLED_ShowImage+0x18e>
 8001b98:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8001b9c:	7bbb      	ldrb	r3, [r7, #14]
 8001b9e:	4413      	add	r3, r2
 8001ba0:	2b06      	cmp	r3, #6
 8001ba2:	dc32      	bgt.n	8001c0a <OLED_ShowImage+0x18e>
				{
					/*显示图像在下一页的内容*/
					OLED_DisplayBuf[Page + j + 1][X + i] |= Image[j * Width + i] >> (8 - Shift);
 8001ba4:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8001ba8:	7bbb      	ldrb	r3, [r7, #14]
 8001baa:	4413      	add	r3, r2
 8001bac:	1c5a      	adds	r2, r3, #1
 8001bae:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 8001bb2:	7bfb      	ldrb	r3, [r7, #15]
 8001bb4:	440b      	add	r3, r1
 8001bb6:	4922      	ldr	r1, [pc, #136]	@ (8001c40 <OLED_ShowImage+0x1c4>)
 8001bb8:	01d2      	lsls	r2, r2, #7
 8001bba:	440a      	add	r2, r1
 8001bbc:	4413      	add	r3, r2
 8001bbe:	781b      	ldrb	r3, [r3, #0]
 8001bc0:	b25a      	sxtb	r2, r3
 8001bc2:	7bbb      	ldrb	r3, [r7, #14]
 8001bc4:	78f9      	ldrb	r1, [r7, #3]
 8001bc6:	fb03 f101 	mul.w	r1, r3, r1
 8001bca:	7bfb      	ldrb	r3, [r7, #15]
 8001bcc:	440b      	add	r3, r1
 8001bce:	4619      	mov	r1, r3
 8001bd0:	6a3b      	ldr	r3, [r7, #32]
 8001bd2:	440b      	add	r3, r1
 8001bd4:	781b      	ldrb	r3, [r3, #0]
 8001bd6:	4619      	mov	r1, r3
 8001bd8:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001bdc:	f1c3 0308 	rsb	r3, r3, #8
 8001be0:	fa41 f303 	asr.w	r3, r1, r3
 8001be4:	b25b      	sxtb	r3, r3
 8001be6:	4313      	orrs	r3, r2
 8001be8:	b258      	sxtb	r0, r3
 8001bea:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8001bee:	7bbb      	ldrb	r3, [r7, #14]
 8001bf0:	4413      	add	r3, r2
 8001bf2:	1c5a      	adds	r2, r3, #1
 8001bf4:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 8001bf8:	7bfb      	ldrb	r3, [r7, #15]
 8001bfa:	440b      	add	r3, r1
 8001bfc:	b2c0      	uxtb	r0, r0
 8001bfe:	4910      	ldr	r1, [pc, #64]	@ (8001c40 <OLED_ShowImage+0x1c4>)
 8001c00:	01d2      	lsls	r2, r2, #7
 8001c02:	440a      	add	r2, r1
 8001c04:	4413      	add	r3, r2
 8001c06:	4602      	mov	r2, r0
 8001c08:	701a      	strb	r2, [r3, #0]
		for (i = 0; i < Width; i++)
 8001c0a:	7bfb      	ldrb	r3, [r7, #15]
 8001c0c:	3301      	adds	r3, #1
 8001c0e:	73fb      	strb	r3, [r7, #15]
 8001c10:	7bfa      	ldrb	r2, [r7, #15]
 8001c12:	78fb      	ldrb	r3, [r7, #3]
 8001c14:	429a      	cmp	r2, r3
 8001c16:	f4ff af52 	bcc.w	8001abe <OLED_ShowImage+0x42>
	for (j = 0; j < (Height - 1) / 8 + 1; j++)
 8001c1a:	7bbb      	ldrb	r3, [r7, #14]
 8001c1c:	3301      	adds	r3, #1
 8001c1e:	73bb      	strb	r3, [r7, #14]
 8001c20:	78bb      	ldrb	r3, [r7, #2]
 8001c22:	3b01      	subs	r3, #1
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	da00      	bge.n	8001c2a <OLED_ShowImage+0x1ae>
 8001c28:	3307      	adds	r3, #7
 8001c2a:	10db      	asrs	r3, r3, #3
 8001c2c:	461a      	mov	r2, r3
 8001c2e:	7bbb      	ldrb	r3, [r7, #14]
 8001c30:	429a      	cmp	r2, r3
 8001c32:	f6bf af41 	bge.w	8001ab8 <OLED_ShowImage+0x3c>
				}
			}
		}
	}
}
 8001c36:	bf00      	nop
 8001c38:	bf00      	nop
 8001c3a:	3714      	adds	r7, #20
 8001c3c:	46bd      	mov	sp, r7
 8001c3e:	bd90      	pop	{r4, r7, pc}
 8001c40:	20000178 	.word	0x20000178

08001c44 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001c44:	b580      	push	{r7, lr}
 8001c46:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8001c48:	4b17      	ldr	r3, [pc, #92]	@ (8001ca8 <MX_SPI1_Init+0x64>)
 8001c4a:	4a18      	ldr	r2, [pc, #96]	@ (8001cac <MX_SPI1_Init+0x68>)
 8001c4c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001c4e:	4b16      	ldr	r3, [pc, #88]	@ (8001ca8 <MX_SPI1_Init+0x64>)
 8001c50:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001c54:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001c56:	4b14      	ldr	r3, [pc, #80]	@ (8001ca8 <MX_SPI1_Init+0x64>)
 8001c58:	2200      	movs	r2, #0
 8001c5a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001c5c:	4b12      	ldr	r3, [pc, #72]	@ (8001ca8 <MX_SPI1_Init+0x64>)
 8001c5e:	2200      	movs	r2, #0
 8001c60:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001c62:	4b11      	ldr	r3, [pc, #68]	@ (8001ca8 <MX_SPI1_Init+0x64>)
 8001c64:	2200      	movs	r2, #0
 8001c66:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001c68:	4b0f      	ldr	r3, [pc, #60]	@ (8001ca8 <MX_SPI1_Init+0x64>)
 8001c6a:	2200      	movs	r2, #0
 8001c6c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001c6e:	4b0e      	ldr	r3, [pc, #56]	@ (8001ca8 <MX_SPI1_Init+0x64>)
 8001c70:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001c74:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001c76:	4b0c      	ldr	r3, [pc, #48]	@ (8001ca8 <MX_SPI1_Init+0x64>)
 8001c78:	2218      	movs	r2, #24
 8001c7a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001c7c:	4b0a      	ldr	r3, [pc, #40]	@ (8001ca8 <MX_SPI1_Init+0x64>)
 8001c7e:	2200      	movs	r2, #0
 8001c80:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001c82:	4b09      	ldr	r3, [pc, #36]	@ (8001ca8 <MX_SPI1_Init+0x64>)
 8001c84:	2200      	movs	r2, #0
 8001c86:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001c88:	4b07      	ldr	r3, [pc, #28]	@ (8001ca8 <MX_SPI1_Init+0x64>)
 8001c8a:	2200      	movs	r2, #0
 8001c8c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001c8e:	4b06      	ldr	r3, [pc, #24]	@ (8001ca8 <MX_SPI1_Init+0x64>)
 8001c90:	220a      	movs	r2, #10
 8001c92:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001c94:	4804      	ldr	r0, [pc, #16]	@ (8001ca8 <MX_SPI1_Init+0x64>)
 8001c96:	f002 fbfd 	bl	8004494 <HAL_SPI_Init>
 8001c9a:	4603      	mov	r3, r0
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d001      	beq.n	8001ca4 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001ca0:	f7ff face 	bl	8001240 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001ca4:	bf00      	nop
 8001ca6:	bd80      	pop	{r7, pc}
 8001ca8:	20000578 	.word	0x20000578
 8001cac:	40013000 	.word	0x40013000

08001cb0 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	b08a      	sub	sp, #40	@ 0x28
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cb8:	f107 0314 	add.w	r3, r7, #20
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	601a      	str	r2, [r3, #0]
 8001cc0:	605a      	str	r2, [r3, #4]
 8001cc2:	609a      	str	r2, [r3, #8]
 8001cc4:	60da      	str	r2, [r3, #12]
 8001cc6:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	4a19      	ldr	r2, [pc, #100]	@ (8001d34 <HAL_SPI_MspInit+0x84>)
 8001cce:	4293      	cmp	r3, r2
 8001cd0:	d12b      	bne.n	8001d2a <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001cd2:	2300      	movs	r3, #0
 8001cd4:	613b      	str	r3, [r7, #16]
 8001cd6:	4b18      	ldr	r3, [pc, #96]	@ (8001d38 <HAL_SPI_MspInit+0x88>)
 8001cd8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cda:	4a17      	ldr	r2, [pc, #92]	@ (8001d38 <HAL_SPI_MspInit+0x88>)
 8001cdc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001ce0:	6453      	str	r3, [r2, #68]	@ 0x44
 8001ce2:	4b15      	ldr	r3, [pc, #84]	@ (8001d38 <HAL_SPI_MspInit+0x88>)
 8001ce4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ce6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001cea:	613b      	str	r3, [r7, #16]
 8001cec:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cee:	2300      	movs	r3, #0
 8001cf0:	60fb      	str	r3, [r7, #12]
 8001cf2:	4b11      	ldr	r3, [pc, #68]	@ (8001d38 <HAL_SPI_MspInit+0x88>)
 8001cf4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cf6:	4a10      	ldr	r2, [pc, #64]	@ (8001d38 <HAL_SPI_MspInit+0x88>)
 8001cf8:	f043 0301 	orr.w	r3, r3, #1
 8001cfc:	6313      	str	r3, [r2, #48]	@ 0x30
 8001cfe:	4b0e      	ldr	r3, [pc, #56]	@ (8001d38 <HAL_SPI_MspInit+0x88>)
 8001d00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d02:	f003 0301 	and.w	r3, r3, #1
 8001d06:	60fb      	str	r3, [r7, #12]
 8001d08:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8001d0a:	23a0      	movs	r3, #160	@ 0xa0
 8001d0c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d0e:	2302      	movs	r3, #2
 8001d10:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d12:	2300      	movs	r3, #0
 8001d14:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d16:	2303      	movs	r3, #3
 8001d18:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001d1a:	2305      	movs	r3, #5
 8001d1c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d1e:	f107 0314 	add.w	r3, r7, #20
 8001d22:	4619      	mov	r1, r3
 8001d24:	4805      	ldr	r0, [pc, #20]	@ (8001d3c <HAL_SPI_MspInit+0x8c>)
 8001d26:	f001 fd83 	bl	8003830 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8001d2a:	bf00      	nop
 8001d2c:	3728      	adds	r7, #40	@ 0x28
 8001d2e:	46bd      	mov	sp, r7
 8001d30:	bd80      	pop	{r7, pc}
 8001d32:	bf00      	nop
 8001d34:	40013000 	.word	0x40013000
 8001d38:	40023800 	.word	0x40023800
 8001d3c:	40020000 	.word	0x40020000

08001d40 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d40:	b480      	push	{r7}
 8001d42:	b083      	sub	sp, #12
 8001d44:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d46:	2300      	movs	r3, #0
 8001d48:	607b      	str	r3, [r7, #4]
 8001d4a:	4b10      	ldr	r3, [pc, #64]	@ (8001d8c <HAL_MspInit+0x4c>)
 8001d4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d4e:	4a0f      	ldr	r2, [pc, #60]	@ (8001d8c <HAL_MspInit+0x4c>)
 8001d50:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001d54:	6453      	str	r3, [r2, #68]	@ 0x44
 8001d56:	4b0d      	ldr	r3, [pc, #52]	@ (8001d8c <HAL_MspInit+0x4c>)
 8001d58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d5a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001d5e:	607b      	str	r3, [r7, #4]
 8001d60:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d62:	2300      	movs	r3, #0
 8001d64:	603b      	str	r3, [r7, #0]
 8001d66:	4b09      	ldr	r3, [pc, #36]	@ (8001d8c <HAL_MspInit+0x4c>)
 8001d68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d6a:	4a08      	ldr	r2, [pc, #32]	@ (8001d8c <HAL_MspInit+0x4c>)
 8001d6c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001d70:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d72:	4b06      	ldr	r3, [pc, #24]	@ (8001d8c <HAL_MspInit+0x4c>)
 8001d74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d76:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d7a:	603b      	str	r3, [r7, #0]
 8001d7c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d7e:	bf00      	nop
 8001d80:	370c      	adds	r7, #12
 8001d82:	46bd      	mov	sp, r7
 8001d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d88:	4770      	bx	lr
 8001d8a:	bf00      	nop
 8001d8c:	40023800 	.word	0x40023800

08001d90 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001d90:	b480      	push	{r7}
 8001d92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001d94:	bf00      	nop
 8001d96:	e7fd      	b.n	8001d94 <NMI_Handler+0x4>

08001d98 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d98:	b480      	push	{r7}
 8001d9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d9c:	bf00      	nop
 8001d9e:	e7fd      	b.n	8001d9c <HardFault_Handler+0x4>

08001da0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001da0:	b480      	push	{r7}
 8001da2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001da4:	bf00      	nop
 8001da6:	e7fd      	b.n	8001da4 <MemManage_Handler+0x4>

08001da8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001da8:	b480      	push	{r7}
 8001daa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001dac:	bf00      	nop
 8001dae:	e7fd      	b.n	8001dac <BusFault_Handler+0x4>

08001db0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001db0:	b480      	push	{r7}
 8001db2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001db4:	bf00      	nop
 8001db6:	e7fd      	b.n	8001db4 <UsageFault_Handler+0x4>

08001db8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001db8:	b480      	push	{r7}
 8001dba:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001dbc:	bf00      	nop
 8001dbe:	46bd      	mov	sp, r7
 8001dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc4:	4770      	bx	lr

08001dc6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001dc6:	b480      	push	{r7}
 8001dc8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001dca:	bf00      	nop
 8001dcc:	46bd      	mov	sp, r7
 8001dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd2:	4770      	bx	lr

08001dd4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001dd4:	b480      	push	{r7}
 8001dd6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001dd8:	bf00      	nop
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de0:	4770      	bx	lr

08001de2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001de2:	b580      	push	{r7, lr}
 8001de4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001de6:	f000 f911 	bl	800200c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001dea:	bf00      	nop
 8001dec:	bd80      	pop	{r7, pc}
	...

08001df0 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 8001df0:	b580      	push	{r7, lr}
 8001df2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001df4:	4802      	ldr	r0, [pc, #8]	@ (8001e00 <ADC_IRQHandler+0x10>)
 8001df6:	f000 fa6f 	bl	80022d8 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8001dfa:	bf00      	nop
 8001dfc:	bd80      	pop	{r7, pc}
 8001dfe:	bf00      	nop
 8001e00:	200000d4 	.word	0x200000d4

08001e04 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 8001e04:	b580      	push	{r7, lr}
 8001e06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8001e08:	4802      	ldr	r0, [pc, #8]	@ (8001e14 <CAN1_RX0_IRQHandler+0x10>)
 8001e0a:	f001 f9cf 	bl	80031ac <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8001e0e:	bf00      	nop
 8001e10:	bd80      	pop	{r7, pc}
 8001e12:	bf00      	nop
 8001e14:	20000150 	.word	0x20000150

08001e18 <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 8001e18:	b580      	push	{r7, lr}
 8001e1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim9);
 8001e1c:	4802      	ldr	r0, [pc, #8]	@ (8001e28 <TIM1_BRK_TIM9_IRQHandler+0x10>)
 8001e1e:	f002 fea3 	bl	8004b68 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 8001e22:	bf00      	nop
 8001e24:	bd80      	pop	{r7, pc}
 8001e26:	bf00      	nop
 8001e28:	200005d0 	.word	0x200005d0

08001e2c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001e2c:	b480      	push	{r7}
 8001e2e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001e30:	4b06      	ldr	r3, [pc, #24]	@ (8001e4c <SystemInit+0x20>)
 8001e32:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001e36:	4a05      	ldr	r2, [pc, #20]	@ (8001e4c <SystemInit+0x20>)
 8001e38:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001e3c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001e40:	bf00      	nop
 8001e42:	46bd      	mov	sp, r7
 8001e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e48:	4770      	bx	lr
 8001e4a:	bf00      	nop
 8001e4c:	e000ed00 	.word	0xe000ed00

08001e50 <MX_TIM9_Init>:

TIM_HandleTypeDef htim9;

/* TIM9 init function */
void MX_TIM9_Init(void)
{
 8001e50:	b580      	push	{r7, lr}
 8001e52:	b084      	sub	sp, #16
 8001e54:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001e56:	463b      	mov	r3, r7
 8001e58:	2200      	movs	r2, #0
 8001e5a:	601a      	str	r2, [r3, #0]
 8001e5c:	605a      	str	r2, [r3, #4]
 8001e5e:	609a      	str	r2, [r3, #8]
 8001e60:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 8001e62:	4b16      	ldr	r3, [pc, #88]	@ (8001ebc <MX_TIM9_Init+0x6c>)
 8001e64:	4a16      	ldr	r2, [pc, #88]	@ (8001ec0 <MX_TIM9_Init+0x70>)
 8001e66:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 168-1;
 8001e68:	4b14      	ldr	r3, [pc, #80]	@ (8001ebc <MX_TIM9_Init+0x6c>)
 8001e6a:	22a7      	movs	r2, #167	@ 0xa7
 8001e6c:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e6e:	4b13      	ldr	r3, [pc, #76]	@ (8001ebc <MX_TIM9_Init+0x6c>)
 8001e70:	2200      	movs	r2, #0
 8001e72:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 1000-1;
 8001e74:	4b11      	ldr	r3, [pc, #68]	@ (8001ebc <MX_TIM9_Init+0x6c>)
 8001e76:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001e7a:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e7c:	4b0f      	ldr	r3, [pc, #60]	@ (8001ebc <MX_TIM9_Init+0x6c>)
 8001e7e:	2200      	movs	r2, #0
 8001e80:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e82:	4b0e      	ldr	r3, [pc, #56]	@ (8001ebc <MX_TIM9_Init+0x6c>)
 8001e84:	2200      	movs	r2, #0
 8001e86:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 8001e88:	480c      	ldr	r0, [pc, #48]	@ (8001ebc <MX_TIM9_Init+0x6c>)
 8001e8a:	f002 fdad 	bl	80049e8 <HAL_TIM_Base_Init>
 8001e8e:	4603      	mov	r3, r0
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d001      	beq.n	8001e98 <MX_TIM9_Init+0x48>
  {
    Error_Handler();
 8001e94:	f7ff f9d4 	bl	8001240 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001e98:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001e9c:	603b      	str	r3, [r7, #0]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 8001e9e:	463b      	mov	r3, r7
 8001ea0:	4619      	mov	r1, r3
 8001ea2:	4806      	ldr	r0, [pc, #24]	@ (8001ebc <MX_TIM9_Init+0x6c>)
 8001ea4:	f002 ff50 	bl	8004d48 <HAL_TIM_ConfigClockSource>
 8001ea8:	4603      	mov	r3, r0
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d001      	beq.n	8001eb2 <MX_TIM9_Init+0x62>
  {
    Error_Handler();
 8001eae:	f7ff f9c7 	bl	8001240 <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */

}
 8001eb2:	bf00      	nop
 8001eb4:	3710      	adds	r7, #16
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	bd80      	pop	{r7, pc}
 8001eba:	bf00      	nop
 8001ebc:	200005d0 	.word	0x200005d0
 8001ec0:	40014000 	.word	0x40014000

08001ec4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	b084      	sub	sp, #16
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM9)
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	4a0e      	ldr	r2, [pc, #56]	@ (8001f0c <HAL_TIM_Base_MspInit+0x48>)
 8001ed2:	4293      	cmp	r3, r2
 8001ed4:	d115      	bne.n	8001f02 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM9_MspInit 0 */

  /* USER CODE END TIM9_MspInit 0 */
    /* TIM9 clock enable */
    __HAL_RCC_TIM9_CLK_ENABLE();
 8001ed6:	2300      	movs	r3, #0
 8001ed8:	60fb      	str	r3, [r7, #12]
 8001eda:	4b0d      	ldr	r3, [pc, #52]	@ (8001f10 <HAL_TIM_Base_MspInit+0x4c>)
 8001edc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ede:	4a0c      	ldr	r2, [pc, #48]	@ (8001f10 <HAL_TIM_Base_MspInit+0x4c>)
 8001ee0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001ee4:	6453      	str	r3, [r2, #68]	@ 0x44
 8001ee6:	4b0a      	ldr	r3, [pc, #40]	@ (8001f10 <HAL_TIM_Base_MspInit+0x4c>)
 8001ee8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001eea:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001eee:	60fb      	str	r3, [r7, #12]
 8001ef0:	68fb      	ldr	r3, [r7, #12]

    /* TIM9 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 1, 0);
 8001ef2:	2200      	movs	r2, #0
 8001ef4:	2101      	movs	r1, #1
 8001ef6:	2018      	movs	r0, #24
 8001ef8:	f001 fc63 	bl	80037c2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8001efc:	2018      	movs	r0, #24
 8001efe:	f001 fc7c 	bl	80037fa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM9_MspInit 1 */

  /* USER CODE END TIM9_MspInit 1 */
  }
}
 8001f02:	bf00      	nop
 8001f04:	3710      	adds	r7, #16
 8001f06:	46bd      	mov	sp, r7
 8001f08:	bd80      	pop	{r7, pc}
 8001f0a:	bf00      	nop
 8001f0c:	40014000 	.word	0x40014000
 8001f10:	40023800 	.word	0x40023800

08001f14 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001f14:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001f4c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001f18:	f7ff ff88 	bl	8001e2c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001f1c:	480c      	ldr	r0, [pc, #48]	@ (8001f50 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001f1e:	490d      	ldr	r1, [pc, #52]	@ (8001f54 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001f20:	4a0d      	ldr	r2, [pc, #52]	@ (8001f58 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001f22:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001f24:	e002      	b.n	8001f2c <LoopCopyDataInit>

08001f26 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001f26:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001f28:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001f2a:	3304      	adds	r3, #4

08001f2c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001f2c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001f2e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001f30:	d3f9      	bcc.n	8001f26 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001f32:	4a0a      	ldr	r2, [pc, #40]	@ (8001f5c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001f34:	4c0a      	ldr	r4, [pc, #40]	@ (8001f60 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001f36:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001f38:	e001      	b.n	8001f3e <LoopFillZerobss>

08001f3a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001f3a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001f3c:	3204      	adds	r2, #4

08001f3e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001f3e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001f40:	d3fb      	bcc.n	8001f3a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001f42:	f003 fd7f 	bl	8005a44 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001f46:	f7fe fdc1 	bl	8000acc <main>
  bx  lr    
 8001f4a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001f4c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001f50:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001f54:	200000b4 	.word	0x200000b4
  ldr r2, =_sidata
 8001f58:	080064bc 	.word	0x080064bc
  ldr r2, =_sbss
 8001f5c:	200000b4 	.word	0x200000b4
  ldr r4, =_ebss
 8001f60:	20000778 	.word	0x20000778

08001f64 <CAN1_RX1_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001f64:	e7fe      	b.n	8001f64 <CAN1_RX1_IRQHandler>
	...

08001f68 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001f68:	b580      	push	{r7, lr}
 8001f6a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001f6c:	4b0e      	ldr	r3, [pc, #56]	@ (8001fa8 <HAL_Init+0x40>)
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	4a0d      	ldr	r2, [pc, #52]	@ (8001fa8 <HAL_Init+0x40>)
 8001f72:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001f76:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001f78:	4b0b      	ldr	r3, [pc, #44]	@ (8001fa8 <HAL_Init+0x40>)
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	4a0a      	ldr	r2, [pc, #40]	@ (8001fa8 <HAL_Init+0x40>)
 8001f7e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001f82:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001f84:	4b08      	ldr	r3, [pc, #32]	@ (8001fa8 <HAL_Init+0x40>)
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	4a07      	ldr	r2, [pc, #28]	@ (8001fa8 <HAL_Init+0x40>)
 8001f8a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001f8e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001f90:	2003      	movs	r0, #3
 8001f92:	f001 fc0b 	bl	80037ac <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001f96:	200f      	movs	r0, #15
 8001f98:	f000 f808 	bl	8001fac <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001f9c:	f7ff fed0 	bl	8001d40 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001fa0:	2300      	movs	r3, #0
}
 8001fa2:	4618      	mov	r0, r3
 8001fa4:	bd80      	pop	{r7, pc}
 8001fa6:	bf00      	nop
 8001fa8:	40023c00 	.word	0x40023c00

08001fac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001fac:	b580      	push	{r7, lr}
 8001fae:	b082      	sub	sp, #8
 8001fb0:	af00      	add	r7, sp, #0
 8001fb2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001fb4:	4b12      	ldr	r3, [pc, #72]	@ (8002000 <HAL_InitTick+0x54>)
 8001fb6:	681a      	ldr	r2, [r3, #0]
 8001fb8:	4b12      	ldr	r3, [pc, #72]	@ (8002004 <HAL_InitTick+0x58>)
 8001fba:	781b      	ldrb	r3, [r3, #0]
 8001fbc:	4619      	mov	r1, r3
 8001fbe:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001fc2:	fbb3 f3f1 	udiv	r3, r3, r1
 8001fc6:	fbb2 f3f3 	udiv	r3, r2, r3
 8001fca:	4618      	mov	r0, r3
 8001fcc:	f001 fc23 	bl	8003816 <HAL_SYSTICK_Config>
 8001fd0:	4603      	mov	r3, r0
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d001      	beq.n	8001fda <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001fd6:	2301      	movs	r3, #1
 8001fd8:	e00e      	b.n	8001ff8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	2b0f      	cmp	r3, #15
 8001fde:	d80a      	bhi.n	8001ff6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001fe0:	2200      	movs	r2, #0
 8001fe2:	6879      	ldr	r1, [r7, #4]
 8001fe4:	f04f 30ff 	mov.w	r0, #4294967295
 8001fe8:	f001 fbeb 	bl	80037c2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001fec:	4a06      	ldr	r2, [pc, #24]	@ (8002008 <HAL_InitTick+0x5c>)
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001ff2:	2300      	movs	r3, #0
 8001ff4:	e000      	b.n	8001ff8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001ff6:	2301      	movs	r3, #1
}
 8001ff8:	4618      	mov	r0, r3
 8001ffa:	3708      	adds	r7, #8
 8001ffc:	46bd      	mov	sp, r7
 8001ffe:	bd80      	pop	{r7, pc}
 8002000:	20000008 	.word	0x20000008
 8002004:	20000010 	.word	0x20000010
 8002008:	2000000c 	.word	0x2000000c

0800200c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800200c:	b480      	push	{r7}
 800200e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002010:	4b06      	ldr	r3, [pc, #24]	@ (800202c <HAL_IncTick+0x20>)
 8002012:	781b      	ldrb	r3, [r3, #0]
 8002014:	461a      	mov	r2, r3
 8002016:	4b06      	ldr	r3, [pc, #24]	@ (8002030 <HAL_IncTick+0x24>)
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	4413      	add	r3, r2
 800201c:	4a04      	ldr	r2, [pc, #16]	@ (8002030 <HAL_IncTick+0x24>)
 800201e:	6013      	str	r3, [r2, #0]
}
 8002020:	bf00      	nop
 8002022:	46bd      	mov	sp, r7
 8002024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002028:	4770      	bx	lr
 800202a:	bf00      	nop
 800202c:	20000010 	.word	0x20000010
 8002030:	20000618 	.word	0x20000618

08002034 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002034:	b480      	push	{r7}
 8002036:	af00      	add	r7, sp, #0
  return uwTick;
 8002038:	4b03      	ldr	r3, [pc, #12]	@ (8002048 <HAL_GetTick+0x14>)
 800203a:	681b      	ldr	r3, [r3, #0]
}
 800203c:	4618      	mov	r0, r3
 800203e:	46bd      	mov	sp, r7
 8002040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002044:	4770      	bx	lr
 8002046:	bf00      	nop
 8002048:	20000618 	.word	0x20000618

0800204c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800204c:	b580      	push	{r7, lr}
 800204e:	b084      	sub	sp, #16
 8002050:	af00      	add	r7, sp, #0
 8002052:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002054:	f7ff ffee 	bl	8002034 <HAL_GetTick>
 8002058:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800205e:	68fb      	ldr	r3, [r7, #12]
 8002060:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002064:	d005      	beq.n	8002072 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002066:	4b0a      	ldr	r3, [pc, #40]	@ (8002090 <HAL_Delay+0x44>)
 8002068:	781b      	ldrb	r3, [r3, #0]
 800206a:	461a      	mov	r2, r3
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	4413      	add	r3, r2
 8002070:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002072:	bf00      	nop
 8002074:	f7ff ffde 	bl	8002034 <HAL_GetTick>
 8002078:	4602      	mov	r2, r0
 800207a:	68bb      	ldr	r3, [r7, #8]
 800207c:	1ad3      	subs	r3, r2, r3
 800207e:	68fa      	ldr	r2, [r7, #12]
 8002080:	429a      	cmp	r2, r3
 8002082:	d8f7      	bhi.n	8002074 <HAL_Delay+0x28>
  {
  }
}
 8002084:	bf00      	nop
 8002086:	bf00      	nop
 8002088:	3710      	adds	r7, #16
 800208a:	46bd      	mov	sp, r7
 800208c:	bd80      	pop	{r7, pc}
 800208e:	bf00      	nop
 8002090:	20000010 	.word	0x20000010

08002094 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002094:	b580      	push	{r7, lr}
 8002096:	b084      	sub	sp, #16
 8002098:	af00      	add	r7, sp, #0
 800209a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800209c:	2300      	movs	r3, #0
 800209e:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d101      	bne.n	80020aa <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80020a6:	2301      	movs	r3, #1
 80020a8:	e033      	b.n	8002112 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d109      	bne.n	80020c6 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80020b2:	6878      	ldr	r0, [r7, #4]
 80020b4:	f7fe fa7a 	bl	80005ac <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	2200      	movs	r2, #0
 80020bc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	2200      	movs	r2, #0
 80020c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020ca:	f003 0310 	and.w	r3, r3, #16
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d118      	bne.n	8002104 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020d6:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80020da:	f023 0302 	bic.w	r3, r3, #2
 80020de:	f043 0202 	orr.w	r2, r3, #2
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 80020e6:	6878      	ldr	r0, [r7, #4]
 80020e8:	f000 fb4a 	bl	8002780 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	2200      	movs	r2, #0
 80020f0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020f6:	f023 0303 	bic.w	r3, r3, #3
 80020fa:	f043 0201 	orr.w	r2, r3, #1
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	641a      	str	r2, [r3, #64]	@ 0x40
 8002102:	e001      	b.n	8002108 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002104:	2301      	movs	r3, #1
 8002106:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	2200      	movs	r2, #0
 800210c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002110:	7bfb      	ldrb	r3, [r7, #15]
}
 8002112:	4618      	mov	r0, r3
 8002114:	3710      	adds	r7, #16
 8002116:	46bd      	mov	sp, r7
 8002118:	bd80      	pop	{r7, pc}
	...

0800211c <HAL_ADC_Start_IT>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef *hadc)
{
 800211c:	b480      	push	{r7}
 800211e:	b085      	sub	sp, #20
 8002120:	af00      	add	r7, sp, #0
 8002122:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8002124:	2300      	movs	r3, #0
 8002126:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800212e:	2b01      	cmp	r3, #1
 8002130:	d101      	bne.n	8002136 <HAL_ADC_Start_IT+0x1a>
 8002132:	2302      	movs	r3, #2
 8002134:	e0bd      	b.n	80022b2 <HAL_ADC_Start_IT+0x196>
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	2201      	movs	r2, #1
 800213a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	689b      	ldr	r3, [r3, #8]
 8002144:	f003 0301 	and.w	r3, r3, #1
 8002148:	2b01      	cmp	r3, #1
 800214a:	d018      	beq.n	800217e <HAL_ADC_Start_IT+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	689a      	ldr	r2, [r3, #8]
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	f042 0201 	orr.w	r2, r2, #1
 800215a:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800215c:	4b58      	ldr	r3, [pc, #352]	@ (80022c0 <HAL_ADC_Start_IT+0x1a4>)
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	4a58      	ldr	r2, [pc, #352]	@ (80022c4 <HAL_ADC_Start_IT+0x1a8>)
 8002162:	fba2 2303 	umull	r2, r3, r2, r3
 8002166:	0c9a      	lsrs	r2, r3, #18
 8002168:	4613      	mov	r3, r2
 800216a:	005b      	lsls	r3, r3, #1
 800216c:	4413      	add	r3, r2
 800216e:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8002170:	e002      	b.n	8002178 <HAL_ADC_Start_IT+0x5c>
    {
      counter--;
 8002172:	68bb      	ldr	r3, [r7, #8]
 8002174:	3b01      	subs	r3, #1
 8002176:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8002178:	68bb      	ldr	r3, [r7, #8]
 800217a:	2b00      	cmp	r3, #0
 800217c:	d1f9      	bne.n	8002172 <HAL_ADC_Start_IT+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	689b      	ldr	r3, [r3, #8]
 8002184:	f003 0301 	and.w	r3, r3, #1
 8002188:	2b01      	cmp	r3, #1
 800218a:	f040 8085 	bne.w	8002298 <HAL_ADC_Start_IT+0x17c>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002192:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8002196:	f023 0301 	bic.w	r3, r3, #1
 800219a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	685b      	ldr	r3, [r3, #4]
 80021a8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d007      	beq.n	80021c0 <HAL_ADC_Start_IT+0xa4>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021b4:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80021b8:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021c4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80021c8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80021cc:	d106      	bne.n	80021dc <HAL_ADC_Start_IT+0xc0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021d2:	f023 0206 	bic.w	r2, r3, #6
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	645a      	str	r2, [r3, #68]	@ 0x44
 80021da:	e002      	b.n	80021e2 <HAL_ADC_Start_IT+0xc6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	2200      	movs	r2, #0
 80021e0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	2200      	movs	r2, #0
 80021e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80021ea:	4b37      	ldr	r3, [pc, #220]	@ (80022c8 <HAL_ADC_Start_IT+0x1ac>)
 80021ec:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 80021f6:	601a      	str	r2, [r3, #0]

    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	685b      	ldr	r3, [r3, #4]
 80021fe:	687a      	ldr	r2, [r7, #4]
 8002200:	6812      	ldr	r2, [r2, #0]
 8002202:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002206:	f043 0320 	orr.w	r3, r3, #32
 800220a:	6053      	str	r3, [r2, #4]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	685b      	ldr	r3, [r3, #4]
 8002210:	f003 031f 	and.w	r3, r3, #31
 8002214:	2b00      	cmp	r3, #0
 8002216:	d12a      	bne.n	800226e <HAL_ADC_Start_IT+0x152>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	4a2b      	ldr	r2, [pc, #172]	@ (80022cc <HAL_ADC_Start_IT+0x1b0>)
 800221e:	4293      	cmp	r3, r2
 8002220:	d015      	beq.n	800224e <HAL_ADC_Start_IT+0x132>
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	4a2a      	ldr	r2, [pc, #168]	@ (80022d0 <HAL_ADC_Start_IT+0x1b4>)
 8002228:	4293      	cmp	r3, r2
 800222a:	d105      	bne.n	8002238 <HAL_ADC_Start_IT+0x11c>
 800222c:	4b26      	ldr	r3, [pc, #152]	@ (80022c8 <HAL_ADC_Start_IT+0x1ac>)
 800222e:	685b      	ldr	r3, [r3, #4]
 8002230:	f003 031f 	and.w	r3, r3, #31
 8002234:	2b00      	cmp	r3, #0
 8002236:	d00a      	beq.n	800224e <HAL_ADC_Start_IT+0x132>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	4a25      	ldr	r2, [pc, #148]	@ (80022d4 <HAL_ADC_Start_IT+0x1b8>)
 800223e:	4293      	cmp	r3, r2
 8002240:	d136      	bne.n	80022b0 <HAL_ADC_Start_IT+0x194>
 8002242:	4b21      	ldr	r3, [pc, #132]	@ (80022c8 <HAL_ADC_Start_IT+0x1ac>)
 8002244:	685b      	ldr	r3, [r3, #4]
 8002246:	f003 0310 	and.w	r3, r3, #16
 800224a:	2b00      	cmp	r3, #0
 800224c:	d130      	bne.n	80022b0 <HAL_ADC_Start_IT+0x194>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	689b      	ldr	r3, [r3, #8]
 8002254:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002258:	2b00      	cmp	r3, #0
 800225a:	d129      	bne.n	80022b0 <HAL_ADC_Start_IT+0x194>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	689a      	ldr	r2, [r3, #8]
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800226a:	609a      	str	r2, [r3, #8]
 800226c:	e020      	b.n	80022b0 <HAL_ADC_Start_IT+0x194>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	4a16      	ldr	r2, [pc, #88]	@ (80022cc <HAL_ADC_Start_IT+0x1b0>)
 8002274:	4293      	cmp	r3, r2
 8002276:	d11b      	bne.n	80022b0 <HAL_ADC_Start_IT+0x194>
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	689b      	ldr	r3, [r3, #8]
 800227e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002282:	2b00      	cmp	r3, #0
 8002284:	d114      	bne.n	80022b0 <HAL_ADC_Start_IT+0x194>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	689a      	ldr	r2, [r3, #8]
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002294:	609a      	str	r2, [r3, #8]
 8002296:	e00b      	b.n	80022b0 <HAL_ADC_Start_IT+0x194>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800229c:	f043 0210 	orr.w	r2, r3, #16
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022a8:	f043 0201 	orr.w	r2, r3, #1
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 80022b0:	2300      	movs	r3, #0
}
 80022b2:	4618      	mov	r0, r3
 80022b4:	3714      	adds	r7, #20
 80022b6:	46bd      	mov	sp, r7
 80022b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022bc:	4770      	bx	lr
 80022be:	bf00      	nop
 80022c0:	20000008 	.word	0x20000008
 80022c4:	431bde83 	.word	0x431bde83
 80022c8:	40012300 	.word	0x40012300
 80022cc:	40012000 	.word	0x40012000
 80022d0:	40012100 	.word	0x40012100
 80022d4:	40012200 	.word	0x40012200

080022d8 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 80022d8:	b580      	push	{r7, lr}
 80022da:	b086      	sub	sp, #24
 80022dc:	af00      	add	r7, sp, #0
 80022de:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 80022e0:	2300      	movs	r3, #0
 80022e2:	617b      	str	r3, [r7, #20]
 80022e4:	2300      	movs	r3, #0
 80022e6:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	685b      	ldr	r3, [r3, #4]
 80022f6:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	f003 0302 	and.w	r3, r3, #2
 80022fe:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 8002300:	68bb      	ldr	r3, [r7, #8]
 8002302:	f003 0320 	and.w	r3, r3, #32
 8002306:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if (tmp1 && tmp2)
 8002308:	697b      	ldr	r3, [r7, #20]
 800230a:	2b00      	cmp	r3, #0
 800230c:	d049      	beq.n	80023a2 <HAL_ADC_IRQHandler+0xca>
 800230e:	693b      	ldr	r3, [r7, #16]
 8002310:	2b00      	cmp	r3, #0
 8002312:	d046      	beq.n	80023a2 <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002318:	f003 0310 	and.w	r3, r3, #16
 800231c:	2b00      	cmp	r3, #0
 800231e:	d105      	bne.n	800232c <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002324:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	689b      	ldr	r3, [r3, #8]
 8002332:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002336:	2b00      	cmp	r3, #0
 8002338:	d12b      	bne.n	8002392 <HAL_ADC_IRQHandler+0xba>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800233e:	2b00      	cmp	r3, #0
 8002340:	d127      	bne.n	8002392 <HAL_ADC_IRQHandler+0xba>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002348:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800234c:	2b00      	cmp	r3, #0
 800234e:	d006      	beq.n	800235e <HAL_ADC_IRQHandler+0x86>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	689b      	ldr	r3, [r3, #8]
 8002356:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800235a:	2b00      	cmp	r3, #0
 800235c:	d119      	bne.n	8002392 <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	685a      	ldr	r2, [r3, #4]
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	f022 0220 	bic.w	r2, r2, #32
 800236c:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002372:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800237e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002382:	2b00      	cmp	r3, #0
 8002384:	d105      	bne.n	8002392 <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800238a:	f043 0201 	orr.w	r2, r3, #1
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002392:	6878      	ldr	r0, [r7, #4]
 8002394:	f7fe f9b8 	bl	8000708 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	f06f 0212 	mvn.w	r2, #18
 80023a0:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	f003 0304 	and.w	r3, r3, #4
 80023a8:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 80023aa:	68bb      	ldr	r3, [r7, #8]
 80023ac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80023b0:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if (tmp1 && tmp2)
 80023b2:	697b      	ldr	r3, [r7, #20]
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d057      	beq.n	8002468 <HAL_ADC_IRQHandler+0x190>
 80023b8:	693b      	ldr	r3, [r7, #16]
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d054      	beq.n	8002468 <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023c2:	f003 0310 	and.w	r3, r3, #16
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d105      	bne.n	80023d6 <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023ce:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	689b      	ldr	r3, [r3, #8]
 80023dc:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d139      	bne.n	8002458 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80023ea:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d006      	beq.n	8002400 <HAL_ADC_IRQHandler+0x128>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	689b      	ldr	r3, [r3, #8]
 80023f8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d12b      	bne.n	8002458 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	685b      	ldr	r3, [r3, #4]
 8002406:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 800240a:	2b00      	cmp	r3, #0
 800240c:	d124      	bne.n	8002458 <HAL_ADC_IRQHandler+0x180>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	689b      	ldr	r3, [r3, #8]
 8002414:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002418:	2b00      	cmp	r3, #0
 800241a:	d11d      	bne.n	8002458 <HAL_ADC_IRQHandler+0x180>
          (hadc->Init.ContinuousConvMode == DISABLE))))
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	7e1b      	ldrb	r3, [r3, #24]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8002420:	2b00      	cmp	r3, #0
 8002422:	d119      	bne.n	8002458 <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	685a      	ldr	r2, [r3, #4]
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002432:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002438:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002444:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002448:	2b00      	cmp	r3, #0
 800244a:	d105      	bne.n	8002458 <HAL_ADC_IRQHandler+0x180>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002450:	f043 0201 	orr.w	r2, r3, #1
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Conversion complete callback */
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002458:	6878      	ldr	r0, [r7, #4]
 800245a:	f000 fa8d 	bl	8002978 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	f06f 020c 	mvn.w	r2, #12
 8002466:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_AWD;
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	f003 0301 	and.w	r3, r3, #1
 800246e:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 8002470:	68bb      	ldr	r3, [r7, #8]
 8002472:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002476:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if (tmp1 && tmp2)
 8002478:	697b      	ldr	r3, [r7, #20]
 800247a:	2b00      	cmp	r3, #0
 800247c:	d017      	beq.n	80024ae <HAL_ADC_IRQHandler+0x1d6>
 800247e:	693b      	ldr	r3, [r7, #16]
 8002480:	2b00      	cmp	r3, #0
 8002482:	d014      	beq.n	80024ae <HAL_ADC_IRQHandler+0x1d6>
  {
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	f003 0301 	and.w	r3, r3, #1
 800248e:	2b01      	cmp	r3, #1
 8002490:	d10d      	bne.n	80024ae <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002496:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 800249e:	6878      	ldr	r0, [r7, #4]
 80024a0:	f000 f837 	bl	8002512 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	f06f 0201 	mvn.w	r2, #1
 80024ac:	601a      	str	r2, [r3, #0]
    }
  }

  tmp1 = tmp_sr & ADC_FLAG_OVR;
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	f003 0320 	and.w	r3, r3, #32
 80024b4:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 80024b6:	68bb      	ldr	r3, [r7, #8]
 80024b8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80024bc:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if (tmp1 && tmp2)
 80024be:	697b      	ldr	r3, [r7, #20]
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d015      	beq.n	80024f0 <HAL_ADC_IRQHandler+0x218>
 80024c4:	693b      	ldr	r3, [r7, #16]
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d012      	beq.n	80024f0 <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */

    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024ce:	f043 0202 	orr.w	r2, r3, #2
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	f06f 0220 	mvn.w	r2, #32
 80024de:	601a      	str	r2, [r3, #0]

    /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ErrorCallback(hadc);
#else
    HAL_ADC_ErrorCallback(hadc);
 80024e0:	6878      	ldr	r0, [r7, #4]
 80024e2:	f000 f820 	bl	8002526 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	f06f 0220 	mvn.w	r2, #32
 80024ee:	601a      	str	r2, [r3, #0]
  }
}
 80024f0:	bf00      	nop
 80024f2:	3718      	adds	r7, #24
 80024f4:	46bd      	mov	sp, r7
 80024f6:	bd80      	pop	{r7, pc}

080024f8 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 80024f8:	b480      	push	{r7}
 80024fa:	b083      	sub	sp, #12
 80024fc:	af00      	add	r7, sp, #0
 80024fe:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8002506:	4618      	mov	r0, r3
 8002508:	370c      	adds	r7, #12
 800250a:	46bd      	mov	sp, r7
 800250c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002510:	4770      	bx	lr

08002512 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8002512:	b480      	push	{r7}
 8002514:	b083      	sub	sp, #12
 8002516:	af00      	add	r7, sp, #0
 8002518:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 800251a:	bf00      	nop
 800251c:	370c      	adds	r7, #12
 800251e:	46bd      	mov	sp, r7
 8002520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002524:	4770      	bx	lr

08002526 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002526:	b480      	push	{r7}
 8002528:	b083      	sub	sp, #12
 800252a:	af00      	add	r7, sp, #0
 800252c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 800252e:	bf00      	nop
 8002530:	370c      	adds	r7, #12
 8002532:	46bd      	mov	sp, r7
 8002534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002538:	4770      	bx	lr
	...

0800253c <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 800253c:	b480      	push	{r7}
 800253e:	b085      	sub	sp, #20
 8002540:	af00      	add	r7, sp, #0
 8002542:	6078      	str	r0, [r7, #4]
 8002544:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002546:	2300      	movs	r3, #0
 8002548:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002550:	2b01      	cmp	r3, #1
 8002552:	d101      	bne.n	8002558 <HAL_ADC_ConfigChannel+0x1c>
 8002554:	2302      	movs	r3, #2
 8002556:	e105      	b.n	8002764 <HAL_ADC_ConfigChannel+0x228>
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	2201      	movs	r2, #1
 800255c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002560:	683b      	ldr	r3, [r7, #0]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	2b09      	cmp	r3, #9
 8002566:	d925      	bls.n	80025b4 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	68d9      	ldr	r1, [r3, #12]
 800256e:	683b      	ldr	r3, [r7, #0]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	b29b      	uxth	r3, r3
 8002574:	461a      	mov	r2, r3
 8002576:	4613      	mov	r3, r2
 8002578:	005b      	lsls	r3, r3, #1
 800257a:	4413      	add	r3, r2
 800257c:	3b1e      	subs	r3, #30
 800257e:	2207      	movs	r2, #7
 8002580:	fa02 f303 	lsl.w	r3, r2, r3
 8002584:	43da      	mvns	r2, r3
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	400a      	ands	r2, r1
 800258c:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	68d9      	ldr	r1, [r3, #12]
 8002594:	683b      	ldr	r3, [r7, #0]
 8002596:	689a      	ldr	r2, [r3, #8]
 8002598:	683b      	ldr	r3, [r7, #0]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	b29b      	uxth	r3, r3
 800259e:	4618      	mov	r0, r3
 80025a0:	4603      	mov	r3, r0
 80025a2:	005b      	lsls	r3, r3, #1
 80025a4:	4403      	add	r3, r0
 80025a6:	3b1e      	subs	r3, #30
 80025a8:	409a      	lsls	r2, r3
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	430a      	orrs	r2, r1
 80025b0:	60da      	str	r2, [r3, #12]
 80025b2:	e022      	b.n	80025fa <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	6919      	ldr	r1, [r3, #16]
 80025ba:	683b      	ldr	r3, [r7, #0]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	b29b      	uxth	r3, r3
 80025c0:	461a      	mov	r2, r3
 80025c2:	4613      	mov	r3, r2
 80025c4:	005b      	lsls	r3, r3, #1
 80025c6:	4413      	add	r3, r2
 80025c8:	2207      	movs	r2, #7
 80025ca:	fa02 f303 	lsl.w	r3, r2, r3
 80025ce:	43da      	mvns	r2, r3
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	400a      	ands	r2, r1
 80025d6:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	6919      	ldr	r1, [r3, #16]
 80025de:	683b      	ldr	r3, [r7, #0]
 80025e0:	689a      	ldr	r2, [r3, #8]
 80025e2:	683b      	ldr	r3, [r7, #0]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	b29b      	uxth	r3, r3
 80025e8:	4618      	mov	r0, r3
 80025ea:	4603      	mov	r3, r0
 80025ec:	005b      	lsls	r3, r3, #1
 80025ee:	4403      	add	r3, r0
 80025f0:	409a      	lsls	r2, r3
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	430a      	orrs	r2, r1
 80025f8:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80025fa:	683b      	ldr	r3, [r7, #0]
 80025fc:	685b      	ldr	r3, [r3, #4]
 80025fe:	2b06      	cmp	r3, #6
 8002600:	d824      	bhi.n	800264c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002608:	683b      	ldr	r3, [r7, #0]
 800260a:	685a      	ldr	r2, [r3, #4]
 800260c:	4613      	mov	r3, r2
 800260e:	009b      	lsls	r3, r3, #2
 8002610:	4413      	add	r3, r2
 8002612:	3b05      	subs	r3, #5
 8002614:	221f      	movs	r2, #31
 8002616:	fa02 f303 	lsl.w	r3, r2, r3
 800261a:	43da      	mvns	r2, r3
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	400a      	ands	r2, r1
 8002622:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800262a:	683b      	ldr	r3, [r7, #0]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	b29b      	uxth	r3, r3
 8002630:	4618      	mov	r0, r3
 8002632:	683b      	ldr	r3, [r7, #0]
 8002634:	685a      	ldr	r2, [r3, #4]
 8002636:	4613      	mov	r3, r2
 8002638:	009b      	lsls	r3, r3, #2
 800263a:	4413      	add	r3, r2
 800263c:	3b05      	subs	r3, #5
 800263e:	fa00 f203 	lsl.w	r2, r0, r3
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	430a      	orrs	r2, r1
 8002648:	635a      	str	r2, [r3, #52]	@ 0x34
 800264a:	e04c      	b.n	80026e6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800264c:	683b      	ldr	r3, [r7, #0]
 800264e:	685b      	ldr	r3, [r3, #4]
 8002650:	2b0c      	cmp	r3, #12
 8002652:	d824      	bhi.n	800269e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800265a:	683b      	ldr	r3, [r7, #0]
 800265c:	685a      	ldr	r2, [r3, #4]
 800265e:	4613      	mov	r3, r2
 8002660:	009b      	lsls	r3, r3, #2
 8002662:	4413      	add	r3, r2
 8002664:	3b23      	subs	r3, #35	@ 0x23
 8002666:	221f      	movs	r2, #31
 8002668:	fa02 f303 	lsl.w	r3, r2, r3
 800266c:	43da      	mvns	r2, r3
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	400a      	ands	r2, r1
 8002674:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800267c:	683b      	ldr	r3, [r7, #0]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	b29b      	uxth	r3, r3
 8002682:	4618      	mov	r0, r3
 8002684:	683b      	ldr	r3, [r7, #0]
 8002686:	685a      	ldr	r2, [r3, #4]
 8002688:	4613      	mov	r3, r2
 800268a:	009b      	lsls	r3, r3, #2
 800268c:	4413      	add	r3, r2
 800268e:	3b23      	subs	r3, #35	@ 0x23
 8002690:	fa00 f203 	lsl.w	r2, r0, r3
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	430a      	orrs	r2, r1
 800269a:	631a      	str	r2, [r3, #48]	@ 0x30
 800269c:	e023      	b.n	80026e6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80026a4:	683b      	ldr	r3, [r7, #0]
 80026a6:	685a      	ldr	r2, [r3, #4]
 80026a8:	4613      	mov	r3, r2
 80026aa:	009b      	lsls	r3, r3, #2
 80026ac:	4413      	add	r3, r2
 80026ae:	3b41      	subs	r3, #65	@ 0x41
 80026b0:	221f      	movs	r2, #31
 80026b2:	fa02 f303 	lsl.w	r3, r2, r3
 80026b6:	43da      	mvns	r2, r3
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	400a      	ands	r2, r1
 80026be:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80026c6:	683b      	ldr	r3, [r7, #0]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	b29b      	uxth	r3, r3
 80026cc:	4618      	mov	r0, r3
 80026ce:	683b      	ldr	r3, [r7, #0]
 80026d0:	685a      	ldr	r2, [r3, #4]
 80026d2:	4613      	mov	r3, r2
 80026d4:	009b      	lsls	r3, r3, #2
 80026d6:	4413      	add	r3, r2
 80026d8:	3b41      	subs	r3, #65	@ 0x41
 80026da:	fa00 f203 	lsl.w	r2, r0, r3
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	430a      	orrs	r2, r1
 80026e4:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80026e6:	4b22      	ldr	r3, [pc, #136]	@ (8002770 <HAL_ADC_ConfigChannel+0x234>)
 80026e8:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	4a21      	ldr	r2, [pc, #132]	@ (8002774 <HAL_ADC_ConfigChannel+0x238>)
 80026f0:	4293      	cmp	r3, r2
 80026f2:	d109      	bne.n	8002708 <HAL_ADC_ConfigChannel+0x1cc>
 80026f4:	683b      	ldr	r3, [r7, #0]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	2b12      	cmp	r3, #18
 80026fa:	d105      	bne.n	8002708 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	685b      	ldr	r3, [r3, #4]
 8002700:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	4a19      	ldr	r2, [pc, #100]	@ (8002774 <HAL_ADC_ConfigChannel+0x238>)
 800270e:	4293      	cmp	r3, r2
 8002710:	d123      	bne.n	800275a <HAL_ADC_ConfigChannel+0x21e>
 8002712:	683b      	ldr	r3, [r7, #0]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	2b10      	cmp	r3, #16
 8002718:	d003      	beq.n	8002722 <HAL_ADC_ConfigChannel+0x1e6>
 800271a:	683b      	ldr	r3, [r7, #0]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	2b11      	cmp	r3, #17
 8002720:	d11b      	bne.n	800275a <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	685b      	ldr	r3, [r3, #4]
 8002726:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800272e:	683b      	ldr	r3, [r7, #0]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	2b10      	cmp	r3, #16
 8002734:	d111      	bne.n	800275a <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002736:	4b10      	ldr	r3, [pc, #64]	@ (8002778 <HAL_ADC_ConfigChannel+0x23c>)
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	4a10      	ldr	r2, [pc, #64]	@ (800277c <HAL_ADC_ConfigChannel+0x240>)
 800273c:	fba2 2303 	umull	r2, r3, r2, r3
 8002740:	0c9a      	lsrs	r2, r3, #18
 8002742:	4613      	mov	r3, r2
 8002744:	009b      	lsls	r3, r3, #2
 8002746:	4413      	add	r3, r2
 8002748:	005b      	lsls	r3, r3, #1
 800274a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 800274c:	e002      	b.n	8002754 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 800274e:	68bb      	ldr	r3, [r7, #8]
 8002750:	3b01      	subs	r3, #1
 8002752:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002754:	68bb      	ldr	r3, [r7, #8]
 8002756:	2b00      	cmp	r3, #0
 8002758:	d1f9      	bne.n	800274e <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	2200      	movs	r2, #0
 800275e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8002762:	2300      	movs	r3, #0
}
 8002764:	4618      	mov	r0, r3
 8002766:	3714      	adds	r7, #20
 8002768:	46bd      	mov	sp, r7
 800276a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800276e:	4770      	bx	lr
 8002770:	40012300 	.word	0x40012300
 8002774:	40012000 	.word	0x40012000
 8002778:	20000008 	.word	0x20000008
 800277c:	431bde83 	.word	0x431bde83

08002780 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002780:	b480      	push	{r7}
 8002782:	b085      	sub	sp, #20
 8002784:	af00      	add	r7, sp, #0
 8002786:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002788:	4b79      	ldr	r3, [pc, #484]	@ (8002970 <ADC_Init+0x1f0>)
 800278a:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	685b      	ldr	r3, [r3, #4]
 8002790:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	685a      	ldr	r2, [r3, #4]
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	685b      	ldr	r3, [r3, #4]
 80027a0:	431a      	orrs	r2, r3
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	685a      	ldr	r2, [r3, #4]
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80027b4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	6859      	ldr	r1, [r3, #4]
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	691b      	ldr	r3, [r3, #16]
 80027c0:	021a      	lsls	r2, r3, #8
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	430a      	orrs	r2, r1
 80027c8:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	685a      	ldr	r2, [r3, #4]
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 80027d8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	6859      	ldr	r1, [r3, #4]
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	689a      	ldr	r2, [r3, #8]
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	430a      	orrs	r2, r1
 80027ea:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	689a      	ldr	r2, [r3, #8]
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80027fa:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	6899      	ldr	r1, [r3, #8]
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	68da      	ldr	r2, [r3, #12]
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	430a      	orrs	r2, r1
 800280c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002812:	4a58      	ldr	r2, [pc, #352]	@ (8002974 <ADC_Init+0x1f4>)
 8002814:	4293      	cmp	r3, r2
 8002816:	d022      	beq.n	800285e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	689a      	ldr	r2, [r3, #8]
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002826:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	6899      	ldr	r1, [r3, #8]
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	430a      	orrs	r2, r1
 8002838:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	689a      	ldr	r2, [r3, #8]
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002848:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	6899      	ldr	r1, [r3, #8]
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	430a      	orrs	r2, r1
 800285a:	609a      	str	r2, [r3, #8]
 800285c:	e00f      	b.n	800287e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	689a      	ldr	r2, [r3, #8]
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800286c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	689a      	ldr	r2, [r3, #8]
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800287c:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	689a      	ldr	r2, [r3, #8]
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	f022 0202 	bic.w	r2, r2, #2
 800288c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	6899      	ldr	r1, [r3, #8]
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	7e1b      	ldrb	r3, [r3, #24]
 8002898:	005a      	lsls	r2, r3, #1
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	430a      	orrs	r2, r1
 80028a0:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d01b      	beq.n	80028e4 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	685a      	ldr	r2, [r3, #4]
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80028ba:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	685a      	ldr	r2, [r3, #4]
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 80028ca:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	6859      	ldr	r1, [r3, #4]
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028d6:	3b01      	subs	r3, #1
 80028d8:	035a      	lsls	r2, r3, #13
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	430a      	orrs	r2, r1
 80028e0:	605a      	str	r2, [r3, #4]
 80028e2:	e007      	b.n	80028f4 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	685a      	ldr	r2, [r3, #4]
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80028f2:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8002902:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	69db      	ldr	r3, [r3, #28]
 800290e:	3b01      	subs	r3, #1
 8002910:	051a      	lsls	r2, r3, #20
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	430a      	orrs	r2, r1
 8002918:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	689a      	ldr	r2, [r3, #8]
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002928:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	6899      	ldr	r1, [r3, #8]
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002936:	025a      	lsls	r2, r3, #9
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	430a      	orrs	r2, r1
 800293e:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	689a      	ldr	r2, [r3, #8]
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800294e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	6899      	ldr	r1, [r3, #8]
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	695b      	ldr	r3, [r3, #20]
 800295a:	029a      	lsls	r2, r3, #10
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	430a      	orrs	r2, r1
 8002962:	609a      	str	r2, [r3, #8]
}
 8002964:	bf00      	nop
 8002966:	3714      	adds	r7, #20
 8002968:	46bd      	mov	sp, r7
 800296a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800296e:	4770      	bx	lr
 8002970:	40012300 	.word	0x40012300
 8002974:	0f000001 	.word	0x0f000001

08002978 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002978:	b480      	push	{r7}
 800297a:	b083      	sub	sp, #12
 800297c:	af00      	add	r7, sp, #0
 800297e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8002980:	bf00      	nop
 8002982:	370c      	adds	r7, #12
 8002984:	46bd      	mov	sp, r7
 8002986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800298a:	4770      	bx	lr

0800298c <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 800298c:	b580      	push	{r7, lr}
 800298e:	b084      	sub	sp, #16
 8002990:	af00      	add	r7, sp, #0
 8002992:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	2b00      	cmp	r3, #0
 8002998:	d101      	bne.n	800299e <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 800299a:	2301      	movs	r3, #1
 800299c:	e0ed      	b.n	8002b7a <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80029a4:	b2db      	uxtb	r3, r3
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d102      	bne.n	80029b0 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80029aa:	6878      	ldr	r0, [r7, #4]
 80029ac:	f7fd ff5c 	bl	8000868 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	681a      	ldr	r2, [r3, #0]
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	f042 0201 	orr.w	r2, r2, #1
 80029be:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80029c0:	f7ff fb38 	bl	8002034 <HAL_GetTick>
 80029c4:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80029c6:	e012      	b.n	80029ee <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80029c8:	f7ff fb34 	bl	8002034 <HAL_GetTick>
 80029cc:	4602      	mov	r2, r0
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	1ad3      	subs	r3, r2, r3
 80029d2:	2b0a      	cmp	r3, #10
 80029d4:	d90b      	bls.n	80029ee <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029da:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	2205      	movs	r2, #5
 80029e6:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80029ea:	2301      	movs	r3, #1
 80029ec:	e0c5      	b.n	8002b7a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	685b      	ldr	r3, [r3, #4]
 80029f4:	f003 0301 	and.w	r3, r3, #1
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d0e5      	beq.n	80029c8 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	681a      	ldr	r2, [r3, #0]
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	f022 0202 	bic.w	r2, r2, #2
 8002a0a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002a0c:	f7ff fb12 	bl	8002034 <HAL_GetTick>
 8002a10:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002a12:	e012      	b.n	8002a3a <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002a14:	f7ff fb0e 	bl	8002034 <HAL_GetTick>
 8002a18:	4602      	mov	r2, r0
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	1ad3      	subs	r3, r2, r3
 8002a1e:	2b0a      	cmp	r3, #10
 8002a20:	d90b      	bls.n	8002a3a <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a26:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	2205      	movs	r2, #5
 8002a32:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002a36:	2301      	movs	r3, #1
 8002a38:	e09f      	b.n	8002b7a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	685b      	ldr	r3, [r3, #4]
 8002a40:	f003 0302 	and.w	r3, r3, #2
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d1e5      	bne.n	8002a14 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	7e1b      	ldrb	r3, [r3, #24]
 8002a4c:	2b01      	cmp	r3, #1
 8002a4e:	d108      	bne.n	8002a62 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	681a      	ldr	r2, [r3, #0]
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002a5e:	601a      	str	r2, [r3, #0]
 8002a60:	e007      	b.n	8002a72 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	681a      	ldr	r2, [r3, #0]
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002a70:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	7e5b      	ldrb	r3, [r3, #25]
 8002a76:	2b01      	cmp	r3, #1
 8002a78:	d108      	bne.n	8002a8c <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	681a      	ldr	r2, [r3, #0]
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002a88:	601a      	str	r2, [r3, #0]
 8002a8a:	e007      	b.n	8002a9c <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	681a      	ldr	r2, [r3, #0]
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002a9a:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	7e9b      	ldrb	r3, [r3, #26]
 8002aa0:	2b01      	cmp	r3, #1
 8002aa2:	d108      	bne.n	8002ab6 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	681a      	ldr	r2, [r3, #0]
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	f042 0220 	orr.w	r2, r2, #32
 8002ab2:	601a      	str	r2, [r3, #0]
 8002ab4:	e007      	b.n	8002ac6 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	681a      	ldr	r2, [r3, #0]
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	f022 0220 	bic.w	r2, r2, #32
 8002ac4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	7edb      	ldrb	r3, [r3, #27]
 8002aca:	2b01      	cmp	r3, #1
 8002acc:	d108      	bne.n	8002ae0 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	681a      	ldr	r2, [r3, #0]
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	f022 0210 	bic.w	r2, r2, #16
 8002adc:	601a      	str	r2, [r3, #0]
 8002ade:	e007      	b.n	8002af0 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	681a      	ldr	r2, [r3, #0]
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	f042 0210 	orr.w	r2, r2, #16
 8002aee:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	7f1b      	ldrb	r3, [r3, #28]
 8002af4:	2b01      	cmp	r3, #1
 8002af6:	d108      	bne.n	8002b0a <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	681a      	ldr	r2, [r3, #0]
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	f042 0208 	orr.w	r2, r2, #8
 8002b06:	601a      	str	r2, [r3, #0]
 8002b08:	e007      	b.n	8002b1a <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	681a      	ldr	r2, [r3, #0]
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	f022 0208 	bic.w	r2, r2, #8
 8002b18:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	7f5b      	ldrb	r3, [r3, #29]
 8002b1e:	2b01      	cmp	r3, #1
 8002b20:	d108      	bne.n	8002b34 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	681a      	ldr	r2, [r3, #0]
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	f042 0204 	orr.w	r2, r2, #4
 8002b30:	601a      	str	r2, [r3, #0]
 8002b32:	e007      	b.n	8002b44 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	681a      	ldr	r2, [r3, #0]
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	f022 0204 	bic.w	r2, r2, #4
 8002b42:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	689a      	ldr	r2, [r3, #8]
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	68db      	ldr	r3, [r3, #12]
 8002b4c:	431a      	orrs	r2, r3
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	691b      	ldr	r3, [r3, #16]
 8002b52:	431a      	orrs	r2, r3
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	695b      	ldr	r3, [r3, #20]
 8002b58:	ea42 0103 	orr.w	r1, r2, r3
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	685b      	ldr	r3, [r3, #4]
 8002b60:	1e5a      	subs	r2, r3, #1
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	430a      	orrs	r2, r1
 8002b68:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	2200      	movs	r2, #0
 8002b6e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	2201      	movs	r2, #1
 8002b74:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8002b78:	2300      	movs	r3, #0
}
 8002b7a:	4618      	mov	r0, r3
 8002b7c:	3710      	adds	r7, #16
 8002b7e:	46bd      	mov	sp, r7
 8002b80:	bd80      	pop	{r7, pc}
	...

08002b84 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8002b84:	b480      	push	{r7}
 8002b86:	b087      	sub	sp, #28
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	6078      	str	r0, [r7, #4]
 8002b8c:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip;
  HAL_CAN_StateTypeDef state = hcan->State;
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002b94:	75fb      	strb	r3, [r7, #23]

  if ((state == HAL_CAN_STATE_READY) ||
 8002b96:	7dfb      	ldrb	r3, [r7, #23]
 8002b98:	2b01      	cmp	r3, #1
 8002b9a:	d003      	beq.n	8002ba4 <HAL_CAN_ConfigFilter+0x20>
 8002b9c:	7dfb      	ldrb	r3, [r7, #23]
 8002b9e:	2b02      	cmp	r3, #2
 8002ba0:	f040 80be 	bne.w	8002d20 <HAL_CAN_ConfigFilter+0x19c>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 8002ba4:	4b65      	ldr	r3, [pc, #404]	@ (8002d3c <HAL_CAN_ConfigFilter+0x1b8>)
 8002ba6:	613b      	str	r3, [r7, #16]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002ba8:	693b      	ldr	r3, [r7, #16]
 8002baa:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8002bae:	f043 0201 	orr.w	r2, r3, #1
 8002bb2:	693b      	ldr	r3, [r7, #16]
 8002bb4:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8002bb8:	693b      	ldr	r3, [r7, #16]
 8002bba:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8002bbe:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 8002bc2:	693b      	ldr	r3, [r7, #16]
 8002bc4:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8002bc8:	693b      	ldr	r3, [r7, #16]
 8002bca:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 8002bce:	683b      	ldr	r3, [r7, #0]
 8002bd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bd2:	021b      	lsls	r3, r3, #8
 8002bd4:	431a      	orrs	r2, r3
 8002bd6:	693b      	ldr	r3, [r7, #16]
 8002bd8:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8002bdc:	683b      	ldr	r3, [r7, #0]
 8002bde:	695b      	ldr	r3, [r3, #20]
 8002be0:	f003 031f 	and.w	r3, r3, #31
 8002be4:	2201      	movs	r2, #1
 8002be6:	fa02 f303 	lsl.w	r3, r2, r3
 8002bea:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8002bec:	693b      	ldr	r3, [r7, #16]
 8002bee:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	43db      	mvns	r3, r3
 8002bf6:	401a      	ands	r2, r3
 8002bf8:	693b      	ldr	r3, [r7, #16]
 8002bfa:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8002bfe:	683b      	ldr	r3, [r7, #0]
 8002c00:	69db      	ldr	r3, [r3, #28]
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d123      	bne.n	8002c4e <HAL_CAN_ConfigFilter+0xca>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8002c06:	693b      	ldr	r3, [r7, #16]
 8002c08:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	43db      	mvns	r3, r3
 8002c10:	401a      	ands	r2, r3
 8002c12:	693b      	ldr	r3, [r7, #16]
 8002c14:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002c18:	683b      	ldr	r3, [r7, #0]
 8002c1a:	68db      	ldr	r3, [r3, #12]
 8002c1c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002c1e:	683b      	ldr	r3, [r7, #0]
 8002c20:	685b      	ldr	r3, [r3, #4]
 8002c22:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002c24:	683a      	ldr	r2, [r7, #0]
 8002c26:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002c28:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002c2a:	693b      	ldr	r3, [r7, #16]
 8002c2c:	3248      	adds	r2, #72	@ 0x48
 8002c2e:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002c32:	683b      	ldr	r3, [r7, #0]
 8002c34:	689b      	ldr	r3, [r3, #8]
 8002c36:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8002c38:	683b      	ldr	r3, [r7, #0]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002c3e:	683b      	ldr	r3, [r7, #0]
 8002c40:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002c42:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002c44:	6939      	ldr	r1, [r7, #16]
 8002c46:	3348      	adds	r3, #72	@ 0x48
 8002c48:	00db      	lsls	r3, r3, #3
 8002c4a:	440b      	add	r3, r1
 8002c4c:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8002c4e:	683b      	ldr	r3, [r7, #0]
 8002c50:	69db      	ldr	r3, [r3, #28]
 8002c52:	2b01      	cmp	r3, #1
 8002c54:	d122      	bne.n	8002c9c <HAL_CAN_ConfigFilter+0x118>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8002c56:	693b      	ldr	r3, [r7, #16]
 8002c58:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	431a      	orrs	r2, r3
 8002c60:	693b      	ldr	r3, [r7, #16]
 8002c62:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8002c66:	683b      	ldr	r3, [r7, #0]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002c6c:	683b      	ldr	r3, [r7, #0]
 8002c6e:	685b      	ldr	r3, [r3, #4]
 8002c70:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002c72:	683a      	ldr	r2, [r7, #0]
 8002c74:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8002c76:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002c78:	693b      	ldr	r3, [r7, #16]
 8002c7a:	3248      	adds	r2, #72	@ 0x48
 8002c7c:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002c80:	683b      	ldr	r3, [r7, #0]
 8002c82:	689b      	ldr	r3, [r3, #8]
 8002c84:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8002c86:	683b      	ldr	r3, [r7, #0]
 8002c88:	68db      	ldr	r3, [r3, #12]
 8002c8a:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002c8c:	683b      	ldr	r3, [r7, #0]
 8002c8e:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002c90:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002c92:	6939      	ldr	r1, [r7, #16]
 8002c94:	3348      	adds	r3, #72	@ 0x48
 8002c96:	00db      	lsls	r3, r3, #3
 8002c98:	440b      	add	r3, r1
 8002c9a:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8002c9c:	683b      	ldr	r3, [r7, #0]
 8002c9e:	699b      	ldr	r3, [r3, #24]
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d109      	bne.n	8002cb8 <HAL_CAN_ConfigFilter+0x134>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8002ca4:	693b      	ldr	r3, [r7, #16]
 8002ca6:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	43db      	mvns	r3, r3
 8002cae:	401a      	ands	r2, r3
 8002cb0:	693b      	ldr	r3, [r7, #16]
 8002cb2:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 8002cb6:	e007      	b.n	8002cc8 <HAL_CAN_ConfigFilter+0x144>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8002cb8:	693b      	ldr	r3, [r7, #16]
 8002cba:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	431a      	orrs	r2, r3
 8002cc2:	693b      	ldr	r3, [r7, #16]
 8002cc4:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8002cc8:	683b      	ldr	r3, [r7, #0]
 8002cca:	691b      	ldr	r3, [r3, #16]
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d109      	bne.n	8002ce4 <HAL_CAN_ConfigFilter+0x160>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8002cd0:	693b      	ldr	r3, [r7, #16]
 8002cd2:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	43db      	mvns	r3, r3
 8002cda:	401a      	ands	r2, r3
 8002cdc:	693b      	ldr	r3, [r7, #16]
 8002cde:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 8002ce2:	e007      	b.n	8002cf4 <HAL_CAN_ConfigFilter+0x170>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8002ce4:	693b      	ldr	r3, [r7, #16]
 8002ce6:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	431a      	orrs	r2, r3
 8002cee:	693b      	ldr	r3, [r7, #16]
 8002cf0:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8002cf4:	683b      	ldr	r3, [r7, #0]
 8002cf6:	6a1b      	ldr	r3, [r3, #32]
 8002cf8:	2b01      	cmp	r3, #1
 8002cfa:	d107      	bne.n	8002d0c <HAL_CAN_ConfigFilter+0x188>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8002cfc:	693b      	ldr	r3, [r7, #16]
 8002cfe:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	431a      	orrs	r2, r3
 8002d06:	693b      	ldr	r3, [r7, #16]
 8002d08:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002d0c:	693b      	ldr	r3, [r7, #16]
 8002d0e:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8002d12:	f023 0201 	bic.w	r2, r3, #1
 8002d16:	693b      	ldr	r3, [r7, #16]
 8002d18:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 8002d1c:	2300      	movs	r3, #0
 8002d1e:	e006      	b.n	8002d2e <HAL_CAN_ConfigFilter+0x1aa>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d24:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002d2c:	2301      	movs	r3, #1
  }
}
 8002d2e:	4618      	mov	r0, r3
 8002d30:	371c      	adds	r7, #28
 8002d32:	46bd      	mov	sp, r7
 8002d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d38:	4770      	bx	lr
 8002d3a:	bf00      	nop
 8002d3c:	40006400 	.word	0x40006400

08002d40 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8002d40:	b580      	push	{r7, lr}
 8002d42:	b084      	sub	sp, #16
 8002d44:	af00      	add	r7, sp, #0
 8002d46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002d4e:	b2db      	uxtb	r3, r3
 8002d50:	2b01      	cmp	r3, #1
 8002d52:	d12e      	bne.n	8002db2 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	2202      	movs	r2, #2
 8002d58:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	681a      	ldr	r2, [r3, #0]
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	f022 0201 	bic.w	r2, r2, #1
 8002d6a:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002d6c:	f7ff f962 	bl	8002034 <HAL_GetTick>
 8002d70:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002d72:	e012      	b.n	8002d9a <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002d74:	f7ff f95e 	bl	8002034 <HAL_GetTick>
 8002d78:	4602      	mov	r2, r0
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	1ad3      	subs	r3, r2, r3
 8002d7e:	2b0a      	cmp	r3, #10
 8002d80:	d90b      	bls.n	8002d9a <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d86:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	2205      	movs	r2, #5
 8002d92:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8002d96:	2301      	movs	r3, #1
 8002d98:	e012      	b.n	8002dc0 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	685b      	ldr	r3, [r3, #4]
 8002da0:	f003 0301 	and.w	r3, r3, #1
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d1e5      	bne.n	8002d74 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	2200      	movs	r2, #0
 8002dac:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 8002dae:	2300      	movs	r3, #0
 8002db0:	e006      	b.n	8002dc0 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002db6:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002dbe:	2301      	movs	r3, #1
  }
}
 8002dc0:	4618      	mov	r0, r3
 8002dc2:	3710      	adds	r7, #16
 8002dc4:	46bd      	mov	sp, r7
 8002dc6:	bd80      	pop	{r7, pc}

08002dc8 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8002dc8:	b480      	push	{r7}
 8002dca:	b089      	sub	sp, #36	@ 0x24
 8002dcc:	af00      	add	r7, sp, #0
 8002dce:	60f8      	str	r0, [r7, #12]
 8002dd0:	60b9      	str	r1, [r7, #8]
 8002dd2:	607a      	str	r2, [r7, #4]
 8002dd4:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002ddc:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	689b      	ldr	r3, [r3, #8]
 8002de4:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8002de6:	7ffb      	ldrb	r3, [r7, #31]
 8002de8:	2b01      	cmp	r3, #1
 8002dea:	d003      	beq.n	8002df4 <HAL_CAN_AddTxMessage+0x2c>
 8002dec:	7ffb      	ldrb	r3, [r7, #31]
 8002dee:	2b02      	cmp	r3, #2
 8002df0:	f040 80ad 	bne.w	8002f4e <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002df4:	69bb      	ldr	r3, [r7, #24]
 8002df6:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d10a      	bne.n	8002e14 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8002dfe:	69bb      	ldr	r3, [r7, #24]
 8002e00:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d105      	bne.n	8002e14 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8002e08:	69bb      	ldr	r3, [r7, #24]
 8002e0a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	f000 8095 	beq.w	8002f3e <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8002e14:	69bb      	ldr	r3, [r7, #24]
 8002e16:	0e1b      	lsrs	r3, r3, #24
 8002e18:	f003 0303 	and.w	r3, r3, #3
 8002e1c:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8002e1e:	2201      	movs	r2, #1
 8002e20:	697b      	ldr	r3, [r7, #20]
 8002e22:	409a      	lsls	r2, r3
 8002e24:	683b      	ldr	r3, [r7, #0]
 8002e26:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8002e28:	68bb      	ldr	r3, [r7, #8]
 8002e2a:	689b      	ldr	r3, [r3, #8]
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d10d      	bne.n	8002e4c <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002e30:	68bb      	ldr	r3, [r7, #8]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8002e36:	68bb      	ldr	r3, [r7, #8]
 8002e38:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002e3a:	68f9      	ldr	r1, [r7, #12]
 8002e3c:	6809      	ldr	r1, [r1, #0]
 8002e3e:	431a      	orrs	r2, r3
 8002e40:	697b      	ldr	r3, [r7, #20]
 8002e42:	3318      	adds	r3, #24
 8002e44:	011b      	lsls	r3, r3, #4
 8002e46:	440b      	add	r3, r1
 8002e48:	601a      	str	r2, [r3, #0]
 8002e4a:	e00f      	b.n	8002e6c <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002e4c:	68bb      	ldr	r3, [r7, #8]
 8002e4e:	685b      	ldr	r3, [r3, #4]
 8002e50:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8002e52:	68bb      	ldr	r3, [r7, #8]
 8002e54:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002e56:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8002e58:	68bb      	ldr	r3, [r7, #8]
 8002e5a:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002e5c:	68f9      	ldr	r1, [r7, #12]
 8002e5e:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8002e60:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002e62:	697b      	ldr	r3, [r7, #20]
 8002e64:	3318      	adds	r3, #24
 8002e66:	011b      	lsls	r3, r3, #4
 8002e68:	440b      	add	r3, r1
 8002e6a:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	6819      	ldr	r1, [r3, #0]
 8002e70:	68bb      	ldr	r3, [r7, #8]
 8002e72:	691a      	ldr	r2, [r3, #16]
 8002e74:	697b      	ldr	r3, [r7, #20]
 8002e76:	3318      	adds	r3, #24
 8002e78:	011b      	lsls	r3, r3, #4
 8002e7a:	440b      	add	r3, r1
 8002e7c:	3304      	adds	r3, #4
 8002e7e:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8002e80:	68bb      	ldr	r3, [r7, #8]
 8002e82:	7d1b      	ldrb	r3, [r3, #20]
 8002e84:	2b01      	cmp	r3, #1
 8002e86:	d111      	bne.n	8002eac <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	681a      	ldr	r2, [r3, #0]
 8002e8c:	697b      	ldr	r3, [r7, #20]
 8002e8e:	3318      	adds	r3, #24
 8002e90:	011b      	lsls	r3, r3, #4
 8002e92:	4413      	add	r3, r2
 8002e94:	3304      	adds	r3, #4
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	68fa      	ldr	r2, [r7, #12]
 8002e9a:	6811      	ldr	r1, [r2, #0]
 8002e9c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002ea0:	697b      	ldr	r3, [r7, #20]
 8002ea2:	3318      	adds	r3, #24
 8002ea4:	011b      	lsls	r3, r3, #4
 8002ea6:	440b      	add	r3, r1
 8002ea8:	3304      	adds	r3, #4
 8002eaa:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	3307      	adds	r3, #7
 8002eb0:	781b      	ldrb	r3, [r3, #0]
 8002eb2:	061a      	lsls	r2, r3, #24
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	3306      	adds	r3, #6
 8002eb8:	781b      	ldrb	r3, [r3, #0]
 8002eba:	041b      	lsls	r3, r3, #16
 8002ebc:	431a      	orrs	r2, r3
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	3305      	adds	r3, #5
 8002ec2:	781b      	ldrb	r3, [r3, #0]
 8002ec4:	021b      	lsls	r3, r3, #8
 8002ec6:	4313      	orrs	r3, r2
 8002ec8:	687a      	ldr	r2, [r7, #4]
 8002eca:	3204      	adds	r2, #4
 8002ecc:	7812      	ldrb	r2, [r2, #0]
 8002ece:	4610      	mov	r0, r2
 8002ed0:	68fa      	ldr	r2, [r7, #12]
 8002ed2:	6811      	ldr	r1, [r2, #0]
 8002ed4:	ea43 0200 	orr.w	r2, r3, r0
 8002ed8:	697b      	ldr	r3, [r7, #20]
 8002eda:	011b      	lsls	r3, r3, #4
 8002edc:	440b      	add	r3, r1
 8002ede:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 8002ee2:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	3303      	adds	r3, #3
 8002ee8:	781b      	ldrb	r3, [r3, #0]
 8002eea:	061a      	lsls	r2, r3, #24
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	3302      	adds	r3, #2
 8002ef0:	781b      	ldrb	r3, [r3, #0]
 8002ef2:	041b      	lsls	r3, r3, #16
 8002ef4:	431a      	orrs	r2, r3
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	3301      	adds	r3, #1
 8002efa:	781b      	ldrb	r3, [r3, #0]
 8002efc:	021b      	lsls	r3, r3, #8
 8002efe:	4313      	orrs	r3, r2
 8002f00:	687a      	ldr	r2, [r7, #4]
 8002f02:	7812      	ldrb	r2, [r2, #0]
 8002f04:	4610      	mov	r0, r2
 8002f06:	68fa      	ldr	r2, [r7, #12]
 8002f08:	6811      	ldr	r1, [r2, #0]
 8002f0a:	ea43 0200 	orr.w	r2, r3, r0
 8002f0e:	697b      	ldr	r3, [r7, #20]
 8002f10:	011b      	lsls	r3, r3, #4
 8002f12:	440b      	add	r3, r1
 8002f14:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 8002f18:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	681a      	ldr	r2, [r3, #0]
 8002f1e:	697b      	ldr	r3, [r7, #20]
 8002f20:	3318      	adds	r3, #24
 8002f22:	011b      	lsls	r3, r3, #4
 8002f24:	4413      	add	r3, r2
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	68fa      	ldr	r2, [r7, #12]
 8002f2a:	6811      	ldr	r1, [r2, #0]
 8002f2c:	f043 0201 	orr.w	r2, r3, #1
 8002f30:	697b      	ldr	r3, [r7, #20]
 8002f32:	3318      	adds	r3, #24
 8002f34:	011b      	lsls	r3, r3, #4
 8002f36:	440b      	add	r3, r1
 8002f38:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8002f3a:	2300      	movs	r3, #0
 8002f3c:	e00e      	b.n	8002f5c <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f42:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 8002f4a:	2301      	movs	r3, #1
 8002f4c:	e006      	b.n	8002f5c <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f52:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002f5a:	2301      	movs	r3, #1
  }
}
 8002f5c:	4618      	mov	r0, r3
 8002f5e:	3724      	adds	r7, #36	@ 0x24
 8002f60:	46bd      	mov	sp, r7
 8002f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f66:	4770      	bx	lr

08002f68 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8002f68:	b480      	push	{r7}
 8002f6a:	b087      	sub	sp, #28
 8002f6c:	af00      	add	r7, sp, #0
 8002f6e:	60f8      	str	r0, [r7, #12]
 8002f70:	60b9      	str	r1, [r7, #8]
 8002f72:	607a      	str	r2, [r7, #4]
 8002f74:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002f7c:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8002f7e:	7dfb      	ldrb	r3, [r7, #23]
 8002f80:	2b01      	cmp	r3, #1
 8002f82:	d003      	beq.n	8002f8c <HAL_CAN_GetRxMessage+0x24>
 8002f84:	7dfb      	ldrb	r3, [r7, #23]
 8002f86:	2b02      	cmp	r3, #2
 8002f88:	f040 8103 	bne.w	8003192 <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002f8c:	68bb      	ldr	r3, [r7, #8]
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d10e      	bne.n	8002fb0 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	68db      	ldr	r3, [r3, #12]
 8002f98:	f003 0303 	and.w	r3, r3, #3
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d116      	bne.n	8002fce <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fa4:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8002fac:	2301      	movs	r3, #1
 8002fae:	e0f7      	b.n	80031a0 <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	691b      	ldr	r3, [r3, #16]
 8002fb6:	f003 0303 	and.w	r3, r3, #3
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d107      	bne.n	8002fce <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fc2:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8002fca:	2301      	movs	r3, #1
 8002fcc:	e0e8      	b.n	80031a0 <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	681a      	ldr	r2, [r3, #0]
 8002fd2:	68bb      	ldr	r3, [r7, #8]
 8002fd4:	331b      	adds	r3, #27
 8002fd6:	011b      	lsls	r3, r3, #4
 8002fd8:	4413      	add	r3, r2
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	f003 0204 	and.w	r2, r3, #4
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	689b      	ldr	r3, [r3, #8]
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d10c      	bne.n	8003006 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	681a      	ldr	r2, [r3, #0]
 8002ff0:	68bb      	ldr	r3, [r7, #8]
 8002ff2:	331b      	adds	r3, #27
 8002ff4:	011b      	lsls	r3, r3, #4
 8002ff6:	4413      	add	r3, r2
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	0d5b      	lsrs	r3, r3, #21
 8002ffc:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	601a      	str	r2, [r3, #0]
 8003004:	e00b      	b.n	800301e <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	681a      	ldr	r2, [r3, #0]
 800300a:	68bb      	ldr	r3, [r7, #8]
 800300c:	331b      	adds	r3, #27
 800300e:	011b      	lsls	r3, r3, #4
 8003010:	4413      	add	r3, r2
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	08db      	lsrs	r3, r3, #3
 8003016:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	681a      	ldr	r2, [r3, #0]
 8003022:	68bb      	ldr	r3, [r7, #8]
 8003024:	331b      	adds	r3, #27
 8003026:	011b      	lsls	r3, r3, #4
 8003028:	4413      	add	r3, r2
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	f003 0202 	and.w	r2, r3, #2
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	681a      	ldr	r2, [r3, #0]
 8003038:	68bb      	ldr	r3, [r7, #8]
 800303a:	331b      	adds	r3, #27
 800303c:	011b      	lsls	r3, r3, #4
 800303e:	4413      	add	r3, r2
 8003040:	3304      	adds	r3, #4
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	f003 0308 	and.w	r3, r3, #8
 8003048:	2b00      	cmp	r3, #0
 800304a:	d003      	beq.n	8003054 <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	2208      	movs	r2, #8
 8003050:	611a      	str	r2, [r3, #16]
 8003052:	e00b      	b.n	800306c <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	681a      	ldr	r2, [r3, #0]
 8003058:	68bb      	ldr	r3, [r7, #8]
 800305a:	331b      	adds	r3, #27
 800305c:	011b      	lsls	r3, r3, #4
 800305e:	4413      	add	r3, r2
 8003060:	3304      	adds	r3, #4
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	f003 020f 	and.w	r2, r3, #15
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	681a      	ldr	r2, [r3, #0]
 8003070:	68bb      	ldr	r3, [r7, #8]
 8003072:	331b      	adds	r3, #27
 8003074:	011b      	lsls	r3, r3, #4
 8003076:	4413      	add	r3, r2
 8003078:	3304      	adds	r3, #4
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	0a1b      	lsrs	r3, r3, #8
 800307e:	b2da      	uxtb	r2, r3
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	681a      	ldr	r2, [r3, #0]
 8003088:	68bb      	ldr	r3, [r7, #8]
 800308a:	331b      	adds	r3, #27
 800308c:	011b      	lsls	r3, r3, #4
 800308e:	4413      	add	r3, r2
 8003090:	3304      	adds	r3, #4
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	0c1b      	lsrs	r3, r3, #16
 8003096:	b29a      	uxth	r2, r3
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	681a      	ldr	r2, [r3, #0]
 80030a0:	68bb      	ldr	r3, [r7, #8]
 80030a2:	011b      	lsls	r3, r3, #4
 80030a4:	4413      	add	r3, r2
 80030a6:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	b2da      	uxtb	r2, r3
 80030ae:	683b      	ldr	r3, [r7, #0]
 80030b0:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	681a      	ldr	r2, [r3, #0]
 80030b6:	68bb      	ldr	r3, [r7, #8]
 80030b8:	011b      	lsls	r3, r3, #4
 80030ba:	4413      	add	r3, r2
 80030bc:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	0a1a      	lsrs	r2, r3, #8
 80030c4:	683b      	ldr	r3, [r7, #0]
 80030c6:	3301      	adds	r3, #1
 80030c8:	b2d2      	uxtb	r2, r2
 80030ca:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	681a      	ldr	r2, [r3, #0]
 80030d0:	68bb      	ldr	r3, [r7, #8]
 80030d2:	011b      	lsls	r3, r3, #4
 80030d4:	4413      	add	r3, r2
 80030d6:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	0c1a      	lsrs	r2, r3, #16
 80030de:	683b      	ldr	r3, [r7, #0]
 80030e0:	3302      	adds	r3, #2
 80030e2:	b2d2      	uxtb	r2, r2
 80030e4:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	681a      	ldr	r2, [r3, #0]
 80030ea:	68bb      	ldr	r3, [r7, #8]
 80030ec:	011b      	lsls	r3, r3, #4
 80030ee:	4413      	add	r3, r2
 80030f0:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	0e1a      	lsrs	r2, r3, #24
 80030f8:	683b      	ldr	r3, [r7, #0]
 80030fa:	3303      	adds	r3, #3
 80030fc:	b2d2      	uxtb	r2, r2
 80030fe:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	681a      	ldr	r2, [r3, #0]
 8003104:	68bb      	ldr	r3, [r7, #8]
 8003106:	011b      	lsls	r3, r3, #4
 8003108:	4413      	add	r3, r2
 800310a:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 800310e:	681a      	ldr	r2, [r3, #0]
 8003110:	683b      	ldr	r3, [r7, #0]
 8003112:	3304      	adds	r3, #4
 8003114:	b2d2      	uxtb	r2, r2
 8003116:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	681a      	ldr	r2, [r3, #0]
 800311c:	68bb      	ldr	r3, [r7, #8]
 800311e:	011b      	lsls	r3, r3, #4
 8003120:	4413      	add	r3, r2
 8003122:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	0a1a      	lsrs	r2, r3, #8
 800312a:	683b      	ldr	r3, [r7, #0]
 800312c:	3305      	adds	r3, #5
 800312e:	b2d2      	uxtb	r2, r2
 8003130:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	681a      	ldr	r2, [r3, #0]
 8003136:	68bb      	ldr	r3, [r7, #8]
 8003138:	011b      	lsls	r3, r3, #4
 800313a:	4413      	add	r3, r2
 800313c:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	0c1a      	lsrs	r2, r3, #16
 8003144:	683b      	ldr	r3, [r7, #0]
 8003146:	3306      	adds	r3, #6
 8003148:	b2d2      	uxtb	r2, r2
 800314a:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	681a      	ldr	r2, [r3, #0]
 8003150:	68bb      	ldr	r3, [r7, #8]
 8003152:	011b      	lsls	r3, r3, #4
 8003154:	4413      	add	r3, r2
 8003156:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	0e1a      	lsrs	r2, r3, #24
 800315e:	683b      	ldr	r3, [r7, #0]
 8003160:	3307      	adds	r3, #7
 8003162:	b2d2      	uxtb	r2, r2
 8003164:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8003166:	68bb      	ldr	r3, [r7, #8]
 8003168:	2b00      	cmp	r3, #0
 800316a:	d108      	bne.n	800317e <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	68da      	ldr	r2, [r3, #12]
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	f042 0220 	orr.w	r2, r2, #32
 800317a:	60da      	str	r2, [r3, #12]
 800317c:	e007      	b.n	800318e <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	691a      	ldr	r2, [r3, #16]
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	f042 0220 	orr.w	r2, r2, #32
 800318c:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 800318e:	2300      	movs	r3, #0
 8003190:	e006      	b.n	80031a0 <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003196:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800319e:	2301      	movs	r3, #1
  }
}
 80031a0:	4618      	mov	r0, r3
 80031a2:	371c      	adds	r7, #28
 80031a4:	46bd      	mov	sp, r7
 80031a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031aa:	4770      	bx	lr

080031ac <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 80031ac:	b580      	push	{r7, lr}
 80031ae:	b08a      	sub	sp, #40	@ 0x28
 80031b0:	af00      	add	r7, sp, #0
 80031b2:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80031b4:	2300      	movs	r3, #0
 80031b6:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	695b      	ldr	r3, [r3, #20]
 80031be:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	685b      	ldr	r3, [r3, #4]
 80031c6:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	689b      	ldr	r3, [r3, #8]
 80031ce:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	68db      	ldr	r3, [r3, #12]
 80031d6:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	691b      	ldr	r3, [r3, #16]
 80031de:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	699b      	ldr	r3, [r3, #24]
 80031e6:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80031e8:	6a3b      	ldr	r3, [r7, #32]
 80031ea:	f003 0301 	and.w	r3, r3, #1
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d07c      	beq.n	80032ec <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80031f2:	69bb      	ldr	r3, [r7, #24]
 80031f4:	f003 0301 	and.w	r3, r3, #1
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d023      	beq.n	8003244 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	2201      	movs	r2, #1
 8003202:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8003204:	69bb      	ldr	r3, [r7, #24]
 8003206:	f003 0302 	and.w	r3, r3, #2
 800320a:	2b00      	cmp	r3, #0
 800320c:	d003      	beq.n	8003216 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 800320e:	6878      	ldr	r0, [r7, #4]
 8003210:	f000 f983 	bl	800351a <HAL_CAN_TxMailbox0CompleteCallback>
 8003214:	e016      	b.n	8003244 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8003216:	69bb      	ldr	r3, [r7, #24]
 8003218:	f003 0304 	and.w	r3, r3, #4
 800321c:	2b00      	cmp	r3, #0
 800321e:	d004      	beq.n	800322a <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8003220:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003222:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8003226:	627b      	str	r3, [r7, #36]	@ 0x24
 8003228:	e00c      	b.n	8003244 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 800322a:	69bb      	ldr	r3, [r7, #24]
 800322c:	f003 0308 	and.w	r3, r3, #8
 8003230:	2b00      	cmp	r3, #0
 8003232:	d004      	beq.n	800323e <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8003234:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003236:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800323a:	627b      	str	r3, [r7, #36]	@ 0x24
 800323c:	e002      	b.n	8003244 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 800323e:	6878      	ldr	r0, [r7, #4]
 8003240:	f000 f989 	bl	8003556 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8003244:	69bb      	ldr	r3, [r7, #24]
 8003246:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800324a:	2b00      	cmp	r3, #0
 800324c:	d024      	beq.n	8003298 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003256:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8003258:	69bb      	ldr	r3, [r7, #24]
 800325a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800325e:	2b00      	cmp	r3, #0
 8003260:	d003      	beq.n	800326a <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8003262:	6878      	ldr	r0, [r7, #4]
 8003264:	f000 f963 	bl	800352e <HAL_CAN_TxMailbox1CompleteCallback>
 8003268:	e016      	b.n	8003298 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 800326a:	69bb      	ldr	r3, [r7, #24]
 800326c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003270:	2b00      	cmp	r3, #0
 8003272:	d004      	beq.n	800327e <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8003274:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003276:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800327a:	627b      	str	r3, [r7, #36]	@ 0x24
 800327c:	e00c      	b.n	8003298 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 800327e:	69bb      	ldr	r3, [r7, #24]
 8003280:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003284:	2b00      	cmp	r3, #0
 8003286:	d004      	beq.n	8003292 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8003288:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800328a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800328e:	627b      	str	r3, [r7, #36]	@ 0x24
 8003290:	e002      	b.n	8003298 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8003292:	6878      	ldr	r0, [r7, #4]
 8003294:	f000 f969 	bl	800356a <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8003298:	69bb      	ldr	r3, [r7, #24]
 800329a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d024      	beq.n	80032ec <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80032aa:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 80032ac:	69bb      	ldr	r3, [r7, #24]
 80032ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d003      	beq.n	80032be <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 80032b6:	6878      	ldr	r0, [r7, #4]
 80032b8:	f000 f943 	bl	8003542 <HAL_CAN_TxMailbox2CompleteCallback>
 80032bc:	e016      	b.n	80032ec <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 80032be:	69bb      	ldr	r3, [r7, #24]
 80032c0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d004      	beq.n	80032d2 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 80032c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032ca:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80032ce:	627b      	str	r3, [r7, #36]	@ 0x24
 80032d0:	e00c      	b.n	80032ec <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 80032d2:	69bb      	ldr	r3, [r7, #24]
 80032d4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d004      	beq.n	80032e6 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80032dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032de:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80032e2:	627b      	str	r3, [r7, #36]	@ 0x24
 80032e4:	e002      	b.n	80032ec <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80032e6:	6878      	ldr	r0, [r7, #4]
 80032e8:	f000 f949 	bl	800357e <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80032ec:	6a3b      	ldr	r3, [r7, #32]
 80032ee:	f003 0308 	and.w	r3, r3, #8
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d00c      	beq.n	8003310 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80032f6:	697b      	ldr	r3, [r7, #20]
 80032f8:	f003 0310 	and.w	r3, r3, #16
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d007      	beq.n	8003310 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8003300:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003302:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003306:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	2210      	movs	r2, #16
 800330e:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8003310:	6a3b      	ldr	r3, [r7, #32]
 8003312:	f003 0304 	and.w	r3, r3, #4
 8003316:	2b00      	cmp	r3, #0
 8003318:	d00b      	beq.n	8003332 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 800331a:	697b      	ldr	r3, [r7, #20]
 800331c:	f003 0308 	and.w	r3, r3, #8
 8003320:	2b00      	cmp	r3, #0
 8003322:	d006      	beq.n	8003332 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	2208      	movs	r2, #8
 800332a:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 800332c:	6878      	ldr	r0, [r7, #4]
 800332e:	f000 f930 	bl	8003592 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8003332:	6a3b      	ldr	r3, [r7, #32]
 8003334:	f003 0302 	and.w	r3, r3, #2
 8003338:	2b00      	cmp	r3, #0
 800333a:	d009      	beq.n	8003350 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	68db      	ldr	r3, [r3, #12]
 8003342:	f003 0303 	and.w	r3, r3, #3
 8003346:	2b00      	cmp	r3, #0
 8003348:	d002      	beq.n	8003350 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 800334a:	6878      	ldr	r0, [r7, #4]
 800334c:	f7fd fafe 	bl	800094c <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8003350:	6a3b      	ldr	r3, [r7, #32]
 8003352:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003356:	2b00      	cmp	r3, #0
 8003358:	d00c      	beq.n	8003374 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 800335a:	693b      	ldr	r3, [r7, #16]
 800335c:	f003 0310 	and.w	r3, r3, #16
 8003360:	2b00      	cmp	r3, #0
 8003362:	d007      	beq.n	8003374 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8003364:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003366:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800336a:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	2210      	movs	r2, #16
 8003372:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8003374:	6a3b      	ldr	r3, [r7, #32]
 8003376:	f003 0320 	and.w	r3, r3, #32
 800337a:	2b00      	cmp	r3, #0
 800337c:	d00b      	beq.n	8003396 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 800337e:	693b      	ldr	r3, [r7, #16]
 8003380:	f003 0308 	and.w	r3, r3, #8
 8003384:	2b00      	cmp	r3, #0
 8003386:	d006      	beq.n	8003396 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	2208      	movs	r2, #8
 800338e:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8003390:	6878      	ldr	r0, [r7, #4]
 8003392:	f000 f912 	bl	80035ba <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8003396:	6a3b      	ldr	r3, [r7, #32]
 8003398:	f003 0310 	and.w	r3, r3, #16
 800339c:	2b00      	cmp	r3, #0
 800339e:	d009      	beq.n	80033b4 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	691b      	ldr	r3, [r3, #16]
 80033a6:	f003 0303 	and.w	r3, r3, #3
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d002      	beq.n	80033b4 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 80033ae:	6878      	ldr	r0, [r7, #4]
 80033b0:	f000 f8f9 	bl	80035a6 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 80033b4:	6a3b      	ldr	r3, [r7, #32]
 80033b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d00b      	beq.n	80033d6 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 80033be:	69fb      	ldr	r3, [r7, #28]
 80033c0:	f003 0310 	and.w	r3, r3, #16
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d006      	beq.n	80033d6 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	2210      	movs	r2, #16
 80033ce:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 80033d0:	6878      	ldr	r0, [r7, #4]
 80033d2:	f000 f8fc 	bl	80035ce <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80033d6:	6a3b      	ldr	r3, [r7, #32]
 80033d8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d00b      	beq.n	80033f8 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 80033e0:	69fb      	ldr	r3, [r7, #28]
 80033e2:	f003 0308 	and.w	r3, r3, #8
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d006      	beq.n	80033f8 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	2208      	movs	r2, #8
 80033f0:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80033f2:	6878      	ldr	r0, [r7, #4]
 80033f4:	f000 f8f5 	bl	80035e2 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80033f8:	6a3b      	ldr	r3, [r7, #32]
 80033fa:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d07b      	beq.n	80034fa <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8003402:	69fb      	ldr	r3, [r7, #28]
 8003404:	f003 0304 	and.w	r3, r3, #4
 8003408:	2b00      	cmp	r3, #0
 800340a:	d072      	beq.n	80034f2 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800340c:	6a3b      	ldr	r3, [r7, #32]
 800340e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003412:	2b00      	cmp	r3, #0
 8003414:	d008      	beq.n	8003428 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800341c:	2b00      	cmp	r3, #0
 800341e:	d003      	beq.n	8003428 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8003420:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003422:	f043 0301 	orr.w	r3, r3, #1
 8003426:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003428:	6a3b      	ldr	r3, [r7, #32]
 800342a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800342e:	2b00      	cmp	r3, #0
 8003430:	d008      	beq.n	8003444 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003438:	2b00      	cmp	r3, #0
 800343a:	d003      	beq.n	8003444 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 800343c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800343e:	f043 0302 	orr.w	r3, r3, #2
 8003442:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8003444:	6a3b      	ldr	r3, [r7, #32]
 8003446:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800344a:	2b00      	cmp	r3, #0
 800344c:	d008      	beq.n	8003460 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8003454:	2b00      	cmp	r3, #0
 8003456:	d003      	beq.n	8003460 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8003458:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800345a:	f043 0304 	orr.w	r3, r3, #4
 800345e:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8003460:	6a3b      	ldr	r3, [r7, #32]
 8003462:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003466:	2b00      	cmp	r3, #0
 8003468:	d043      	beq.n	80034f2 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8003470:	2b00      	cmp	r3, #0
 8003472:	d03e      	beq.n	80034f2 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800347a:	2b60      	cmp	r3, #96	@ 0x60
 800347c:	d02b      	beq.n	80034d6 <HAL_CAN_IRQHandler+0x32a>
 800347e:	2b60      	cmp	r3, #96	@ 0x60
 8003480:	d82e      	bhi.n	80034e0 <HAL_CAN_IRQHandler+0x334>
 8003482:	2b50      	cmp	r3, #80	@ 0x50
 8003484:	d022      	beq.n	80034cc <HAL_CAN_IRQHandler+0x320>
 8003486:	2b50      	cmp	r3, #80	@ 0x50
 8003488:	d82a      	bhi.n	80034e0 <HAL_CAN_IRQHandler+0x334>
 800348a:	2b40      	cmp	r3, #64	@ 0x40
 800348c:	d019      	beq.n	80034c2 <HAL_CAN_IRQHandler+0x316>
 800348e:	2b40      	cmp	r3, #64	@ 0x40
 8003490:	d826      	bhi.n	80034e0 <HAL_CAN_IRQHandler+0x334>
 8003492:	2b30      	cmp	r3, #48	@ 0x30
 8003494:	d010      	beq.n	80034b8 <HAL_CAN_IRQHandler+0x30c>
 8003496:	2b30      	cmp	r3, #48	@ 0x30
 8003498:	d822      	bhi.n	80034e0 <HAL_CAN_IRQHandler+0x334>
 800349a:	2b10      	cmp	r3, #16
 800349c:	d002      	beq.n	80034a4 <HAL_CAN_IRQHandler+0x2f8>
 800349e:	2b20      	cmp	r3, #32
 80034a0:	d005      	beq.n	80034ae <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 80034a2:	e01d      	b.n	80034e0 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 80034a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034a6:	f043 0308 	orr.w	r3, r3, #8
 80034aa:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80034ac:	e019      	b.n	80034e2 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 80034ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034b0:	f043 0310 	orr.w	r3, r3, #16
 80034b4:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80034b6:	e014      	b.n	80034e2 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 80034b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034ba:	f043 0320 	orr.w	r3, r3, #32
 80034be:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80034c0:	e00f      	b.n	80034e2 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 80034c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034c4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80034c8:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80034ca:	e00a      	b.n	80034e2 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 80034cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034ce:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80034d2:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80034d4:	e005      	b.n	80034e2 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 80034d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034d8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80034dc:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80034de:	e000      	b.n	80034e2 <HAL_CAN_IRQHandler+0x336>
            break;
 80034e0:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	699a      	ldr	r2, [r3, #24]
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 80034f0:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	2204      	movs	r2, #4
 80034f8:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 80034fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d008      	beq.n	8003512 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003504:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003506:	431a      	orrs	r2, r3
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 800350c:	6878      	ldr	r0, [r7, #4]
 800350e:	f000 f872 	bl	80035f6 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8003512:	bf00      	nop
 8003514:	3728      	adds	r7, #40	@ 0x28
 8003516:	46bd      	mov	sp, r7
 8003518:	bd80      	pop	{r7, pc}

0800351a <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800351a:	b480      	push	{r7}
 800351c:	b083      	sub	sp, #12
 800351e:	af00      	add	r7, sp, #0
 8003520:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8003522:	bf00      	nop
 8003524:	370c      	adds	r7, #12
 8003526:	46bd      	mov	sp, r7
 8003528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800352c:	4770      	bx	lr

0800352e <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800352e:	b480      	push	{r7}
 8003530:	b083      	sub	sp, #12
 8003532:	af00      	add	r7, sp, #0
 8003534:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8003536:	bf00      	nop
 8003538:	370c      	adds	r7, #12
 800353a:	46bd      	mov	sp, r7
 800353c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003540:	4770      	bx	lr

08003542 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003542:	b480      	push	{r7}
 8003544:	b083      	sub	sp, #12
 8003546:	af00      	add	r7, sp, #0
 8003548:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 800354a:	bf00      	nop
 800354c:	370c      	adds	r7, #12
 800354e:	46bd      	mov	sp, r7
 8003550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003554:	4770      	bx	lr

08003556 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003556:	b480      	push	{r7}
 8003558:	b083      	sub	sp, #12
 800355a:	af00      	add	r7, sp, #0
 800355c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 800355e:	bf00      	nop
 8003560:	370c      	adds	r7, #12
 8003562:	46bd      	mov	sp, r7
 8003564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003568:	4770      	bx	lr

0800356a <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 800356a:	b480      	push	{r7}
 800356c:	b083      	sub	sp, #12
 800356e:	af00      	add	r7, sp, #0
 8003570:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8003572:	bf00      	nop
 8003574:	370c      	adds	r7, #12
 8003576:	46bd      	mov	sp, r7
 8003578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800357c:	4770      	bx	lr

0800357e <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 800357e:	b480      	push	{r7}
 8003580:	b083      	sub	sp, #12
 8003582:	af00      	add	r7, sp, #0
 8003584:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8003586:	bf00      	nop
 8003588:	370c      	adds	r7, #12
 800358a:	46bd      	mov	sp, r7
 800358c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003590:	4770      	bx	lr

08003592 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8003592:	b480      	push	{r7}
 8003594:	b083      	sub	sp, #12
 8003596:	af00      	add	r7, sp, #0
 8003598:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 800359a:	bf00      	nop
 800359c:	370c      	adds	r7, #12
 800359e:	46bd      	mov	sp, r7
 80035a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a4:	4770      	bx	lr

080035a6 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80035a6:	b480      	push	{r7}
 80035a8:	b083      	sub	sp, #12
 80035aa:	af00      	add	r7, sp, #0
 80035ac:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 80035ae:	bf00      	nop
 80035b0:	370c      	adds	r7, #12
 80035b2:	46bd      	mov	sp, r7
 80035b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b8:	4770      	bx	lr

080035ba <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 80035ba:	b480      	push	{r7}
 80035bc:	b083      	sub	sp, #12
 80035be:	af00      	add	r7, sp, #0
 80035c0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 80035c2:	bf00      	nop
 80035c4:	370c      	adds	r7, #12
 80035c6:	46bd      	mov	sp, r7
 80035c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035cc:	4770      	bx	lr

080035ce <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 80035ce:	b480      	push	{r7}
 80035d0:	b083      	sub	sp, #12
 80035d2:	af00      	add	r7, sp, #0
 80035d4:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 80035d6:	bf00      	nop
 80035d8:	370c      	adds	r7, #12
 80035da:	46bd      	mov	sp, r7
 80035dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e0:	4770      	bx	lr

080035e2 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 80035e2:	b480      	push	{r7}
 80035e4:	b083      	sub	sp, #12
 80035e6:	af00      	add	r7, sp, #0
 80035e8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 80035ea:	bf00      	nop
 80035ec:	370c      	adds	r7, #12
 80035ee:	46bd      	mov	sp, r7
 80035f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035f4:	4770      	bx	lr

080035f6 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 80035f6:	b480      	push	{r7}
 80035f8:	b083      	sub	sp, #12
 80035fa:	af00      	add	r7, sp, #0
 80035fc:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 80035fe:	bf00      	nop
 8003600:	370c      	adds	r7, #12
 8003602:	46bd      	mov	sp, r7
 8003604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003608:	4770      	bx	lr
	...

0800360c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800360c:	b480      	push	{r7}
 800360e:	b085      	sub	sp, #20
 8003610:	af00      	add	r7, sp, #0
 8003612:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	f003 0307 	and.w	r3, r3, #7
 800361a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800361c:	4b0c      	ldr	r3, [pc, #48]	@ (8003650 <__NVIC_SetPriorityGrouping+0x44>)
 800361e:	68db      	ldr	r3, [r3, #12]
 8003620:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003622:	68ba      	ldr	r2, [r7, #8]
 8003624:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003628:	4013      	ands	r3, r2
 800362a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003630:	68bb      	ldr	r3, [r7, #8]
 8003632:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003634:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003638:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800363c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800363e:	4a04      	ldr	r2, [pc, #16]	@ (8003650 <__NVIC_SetPriorityGrouping+0x44>)
 8003640:	68bb      	ldr	r3, [r7, #8]
 8003642:	60d3      	str	r3, [r2, #12]
}
 8003644:	bf00      	nop
 8003646:	3714      	adds	r7, #20
 8003648:	46bd      	mov	sp, r7
 800364a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800364e:	4770      	bx	lr
 8003650:	e000ed00 	.word	0xe000ed00

08003654 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003654:	b480      	push	{r7}
 8003656:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003658:	4b04      	ldr	r3, [pc, #16]	@ (800366c <__NVIC_GetPriorityGrouping+0x18>)
 800365a:	68db      	ldr	r3, [r3, #12]
 800365c:	0a1b      	lsrs	r3, r3, #8
 800365e:	f003 0307 	and.w	r3, r3, #7
}
 8003662:	4618      	mov	r0, r3
 8003664:	46bd      	mov	sp, r7
 8003666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800366a:	4770      	bx	lr
 800366c:	e000ed00 	.word	0xe000ed00

08003670 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003670:	b480      	push	{r7}
 8003672:	b083      	sub	sp, #12
 8003674:	af00      	add	r7, sp, #0
 8003676:	4603      	mov	r3, r0
 8003678:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800367a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800367e:	2b00      	cmp	r3, #0
 8003680:	db0b      	blt.n	800369a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003682:	79fb      	ldrb	r3, [r7, #7]
 8003684:	f003 021f 	and.w	r2, r3, #31
 8003688:	4907      	ldr	r1, [pc, #28]	@ (80036a8 <__NVIC_EnableIRQ+0x38>)
 800368a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800368e:	095b      	lsrs	r3, r3, #5
 8003690:	2001      	movs	r0, #1
 8003692:	fa00 f202 	lsl.w	r2, r0, r2
 8003696:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800369a:	bf00      	nop
 800369c:	370c      	adds	r7, #12
 800369e:	46bd      	mov	sp, r7
 80036a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a4:	4770      	bx	lr
 80036a6:	bf00      	nop
 80036a8:	e000e100 	.word	0xe000e100

080036ac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80036ac:	b480      	push	{r7}
 80036ae:	b083      	sub	sp, #12
 80036b0:	af00      	add	r7, sp, #0
 80036b2:	4603      	mov	r3, r0
 80036b4:	6039      	str	r1, [r7, #0]
 80036b6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80036b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036bc:	2b00      	cmp	r3, #0
 80036be:	db0a      	blt.n	80036d6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80036c0:	683b      	ldr	r3, [r7, #0]
 80036c2:	b2da      	uxtb	r2, r3
 80036c4:	490c      	ldr	r1, [pc, #48]	@ (80036f8 <__NVIC_SetPriority+0x4c>)
 80036c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036ca:	0112      	lsls	r2, r2, #4
 80036cc:	b2d2      	uxtb	r2, r2
 80036ce:	440b      	add	r3, r1
 80036d0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80036d4:	e00a      	b.n	80036ec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80036d6:	683b      	ldr	r3, [r7, #0]
 80036d8:	b2da      	uxtb	r2, r3
 80036da:	4908      	ldr	r1, [pc, #32]	@ (80036fc <__NVIC_SetPriority+0x50>)
 80036dc:	79fb      	ldrb	r3, [r7, #7]
 80036de:	f003 030f 	and.w	r3, r3, #15
 80036e2:	3b04      	subs	r3, #4
 80036e4:	0112      	lsls	r2, r2, #4
 80036e6:	b2d2      	uxtb	r2, r2
 80036e8:	440b      	add	r3, r1
 80036ea:	761a      	strb	r2, [r3, #24]
}
 80036ec:	bf00      	nop
 80036ee:	370c      	adds	r7, #12
 80036f0:	46bd      	mov	sp, r7
 80036f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036f6:	4770      	bx	lr
 80036f8:	e000e100 	.word	0xe000e100
 80036fc:	e000ed00 	.word	0xe000ed00

08003700 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003700:	b480      	push	{r7}
 8003702:	b089      	sub	sp, #36	@ 0x24
 8003704:	af00      	add	r7, sp, #0
 8003706:	60f8      	str	r0, [r7, #12]
 8003708:	60b9      	str	r1, [r7, #8]
 800370a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	f003 0307 	and.w	r3, r3, #7
 8003712:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003714:	69fb      	ldr	r3, [r7, #28]
 8003716:	f1c3 0307 	rsb	r3, r3, #7
 800371a:	2b04      	cmp	r3, #4
 800371c:	bf28      	it	cs
 800371e:	2304      	movcs	r3, #4
 8003720:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003722:	69fb      	ldr	r3, [r7, #28]
 8003724:	3304      	adds	r3, #4
 8003726:	2b06      	cmp	r3, #6
 8003728:	d902      	bls.n	8003730 <NVIC_EncodePriority+0x30>
 800372a:	69fb      	ldr	r3, [r7, #28]
 800372c:	3b03      	subs	r3, #3
 800372e:	e000      	b.n	8003732 <NVIC_EncodePriority+0x32>
 8003730:	2300      	movs	r3, #0
 8003732:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003734:	f04f 32ff 	mov.w	r2, #4294967295
 8003738:	69bb      	ldr	r3, [r7, #24]
 800373a:	fa02 f303 	lsl.w	r3, r2, r3
 800373e:	43da      	mvns	r2, r3
 8003740:	68bb      	ldr	r3, [r7, #8]
 8003742:	401a      	ands	r2, r3
 8003744:	697b      	ldr	r3, [r7, #20]
 8003746:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003748:	f04f 31ff 	mov.w	r1, #4294967295
 800374c:	697b      	ldr	r3, [r7, #20]
 800374e:	fa01 f303 	lsl.w	r3, r1, r3
 8003752:	43d9      	mvns	r1, r3
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003758:	4313      	orrs	r3, r2
         );
}
 800375a:	4618      	mov	r0, r3
 800375c:	3724      	adds	r7, #36	@ 0x24
 800375e:	46bd      	mov	sp, r7
 8003760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003764:	4770      	bx	lr
	...

08003768 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003768:	b580      	push	{r7, lr}
 800376a:	b082      	sub	sp, #8
 800376c:	af00      	add	r7, sp, #0
 800376e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	3b01      	subs	r3, #1
 8003774:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003778:	d301      	bcc.n	800377e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800377a:	2301      	movs	r3, #1
 800377c:	e00f      	b.n	800379e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800377e:	4a0a      	ldr	r2, [pc, #40]	@ (80037a8 <SysTick_Config+0x40>)
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	3b01      	subs	r3, #1
 8003784:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003786:	210f      	movs	r1, #15
 8003788:	f04f 30ff 	mov.w	r0, #4294967295
 800378c:	f7ff ff8e 	bl	80036ac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003790:	4b05      	ldr	r3, [pc, #20]	@ (80037a8 <SysTick_Config+0x40>)
 8003792:	2200      	movs	r2, #0
 8003794:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003796:	4b04      	ldr	r3, [pc, #16]	@ (80037a8 <SysTick_Config+0x40>)
 8003798:	2207      	movs	r2, #7
 800379a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800379c:	2300      	movs	r3, #0
}
 800379e:	4618      	mov	r0, r3
 80037a0:	3708      	adds	r7, #8
 80037a2:	46bd      	mov	sp, r7
 80037a4:	bd80      	pop	{r7, pc}
 80037a6:	bf00      	nop
 80037a8:	e000e010 	.word	0xe000e010

080037ac <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80037ac:	b580      	push	{r7, lr}
 80037ae:	b082      	sub	sp, #8
 80037b0:	af00      	add	r7, sp, #0
 80037b2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80037b4:	6878      	ldr	r0, [r7, #4]
 80037b6:	f7ff ff29 	bl	800360c <__NVIC_SetPriorityGrouping>
}
 80037ba:	bf00      	nop
 80037bc:	3708      	adds	r7, #8
 80037be:	46bd      	mov	sp, r7
 80037c0:	bd80      	pop	{r7, pc}

080037c2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80037c2:	b580      	push	{r7, lr}
 80037c4:	b086      	sub	sp, #24
 80037c6:	af00      	add	r7, sp, #0
 80037c8:	4603      	mov	r3, r0
 80037ca:	60b9      	str	r1, [r7, #8]
 80037cc:	607a      	str	r2, [r7, #4]
 80037ce:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80037d0:	2300      	movs	r3, #0
 80037d2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80037d4:	f7ff ff3e 	bl	8003654 <__NVIC_GetPriorityGrouping>
 80037d8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80037da:	687a      	ldr	r2, [r7, #4]
 80037dc:	68b9      	ldr	r1, [r7, #8]
 80037de:	6978      	ldr	r0, [r7, #20]
 80037e0:	f7ff ff8e 	bl	8003700 <NVIC_EncodePriority>
 80037e4:	4602      	mov	r2, r0
 80037e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80037ea:	4611      	mov	r1, r2
 80037ec:	4618      	mov	r0, r3
 80037ee:	f7ff ff5d 	bl	80036ac <__NVIC_SetPriority>
}
 80037f2:	bf00      	nop
 80037f4:	3718      	adds	r7, #24
 80037f6:	46bd      	mov	sp, r7
 80037f8:	bd80      	pop	{r7, pc}

080037fa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80037fa:	b580      	push	{r7, lr}
 80037fc:	b082      	sub	sp, #8
 80037fe:	af00      	add	r7, sp, #0
 8003800:	4603      	mov	r3, r0
 8003802:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003804:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003808:	4618      	mov	r0, r3
 800380a:	f7ff ff31 	bl	8003670 <__NVIC_EnableIRQ>
}
 800380e:	bf00      	nop
 8003810:	3708      	adds	r7, #8
 8003812:	46bd      	mov	sp, r7
 8003814:	bd80      	pop	{r7, pc}

08003816 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003816:	b580      	push	{r7, lr}
 8003818:	b082      	sub	sp, #8
 800381a:	af00      	add	r7, sp, #0
 800381c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800381e:	6878      	ldr	r0, [r7, #4]
 8003820:	f7ff ffa2 	bl	8003768 <SysTick_Config>
 8003824:	4603      	mov	r3, r0
}
 8003826:	4618      	mov	r0, r3
 8003828:	3708      	adds	r7, #8
 800382a:	46bd      	mov	sp, r7
 800382c:	bd80      	pop	{r7, pc}
	...

08003830 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003830:	b480      	push	{r7}
 8003832:	b089      	sub	sp, #36	@ 0x24
 8003834:	af00      	add	r7, sp, #0
 8003836:	6078      	str	r0, [r7, #4]
 8003838:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800383a:	2300      	movs	r3, #0
 800383c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800383e:	2300      	movs	r3, #0
 8003840:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003842:	2300      	movs	r3, #0
 8003844:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003846:	2300      	movs	r3, #0
 8003848:	61fb      	str	r3, [r7, #28]
 800384a:	e16b      	b.n	8003b24 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800384c:	2201      	movs	r2, #1
 800384e:	69fb      	ldr	r3, [r7, #28]
 8003850:	fa02 f303 	lsl.w	r3, r2, r3
 8003854:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003856:	683b      	ldr	r3, [r7, #0]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	697a      	ldr	r2, [r7, #20]
 800385c:	4013      	ands	r3, r2
 800385e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003860:	693a      	ldr	r2, [r7, #16]
 8003862:	697b      	ldr	r3, [r7, #20]
 8003864:	429a      	cmp	r2, r3
 8003866:	f040 815a 	bne.w	8003b1e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800386a:	683b      	ldr	r3, [r7, #0]
 800386c:	685b      	ldr	r3, [r3, #4]
 800386e:	f003 0303 	and.w	r3, r3, #3
 8003872:	2b01      	cmp	r3, #1
 8003874:	d005      	beq.n	8003882 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003876:	683b      	ldr	r3, [r7, #0]
 8003878:	685b      	ldr	r3, [r3, #4]
 800387a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800387e:	2b02      	cmp	r3, #2
 8003880:	d130      	bne.n	80038e4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	689b      	ldr	r3, [r3, #8]
 8003886:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003888:	69fb      	ldr	r3, [r7, #28]
 800388a:	005b      	lsls	r3, r3, #1
 800388c:	2203      	movs	r2, #3
 800388e:	fa02 f303 	lsl.w	r3, r2, r3
 8003892:	43db      	mvns	r3, r3
 8003894:	69ba      	ldr	r2, [r7, #24]
 8003896:	4013      	ands	r3, r2
 8003898:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800389a:	683b      	ldr	r3, [r7, #0]
 800389c:	68da      	ldr	r2, [r3, #12]
 800389e:	69fb      	ldr	r3, [r7, #28]
 80038a0:	005b      	lsls	r3, r3, #1
 80038a2:	fa02 f303 	lsl.w	r3, r2, r3
 80038a6:	69ba      	ldr	r2, [r7, #24]
 80038a8:	4313      	orrs	r3, r2
 80038aa:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	69ba      	ldr	r2, [r7, #24]
 80038b0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	685b      	ldr	r3, [r3, #4]
 80038b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80038b8:	2201      	movs	r2, #1
 80038ba:	69fb      	ldr	r3, [r7, #28]
 80038bc:	fa02 f303 	lsl.w	r3, r2, r3
 80038c0:	43db      	mvns	r3, r3
 80038c2:	69ba      	ldr	r2, [r7, #24]
 80038c4:	4013      	ands	r3, r2
 80038c6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80038c8:	683b      	ldr	r3, [r7, #0]
 80038ca:	685b      	ldr	r3, [r3, #4]
 80038cc:	091b      	lsrs	r3, r3, #4
 80038ce:	f003 0201 	and.w	r2, r3, #1
 80038d2:	69fb      	ldr	r3, [r7, #28]
 80038d4:	fa02 f303 	lsl.w	r3, r2, r3
 80038d8:	69ba      	ldr	r2, [r7, #24]
 80038da:	4313      	orrs	r3, r2
 80038dc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	69ba      	ldr	r2, [r7, #24]
 80038e2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80038e4:	683b      	ldr	r3, [r7, #0]
 80038e6:	685b      	ldr	r3, [r3, #4]
 80038e8:	f003 0303 	and.w	r3, r3, #3
 80038ec:	2b03      	cmp	r3, #3
 80038ee:	d017      	beq.n	8003920 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	68db      	ldr	r3, [r3, #12]
 80038f4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80038f6:	69fb      	ldr	r3, [r7, #28]
 80038f8:	005b      	lsls	r3, r3, #1
 80038fa:	2203      	movs	r2, #3
 80038fc:	fa02 f303 	lsl.w	r3, r2, r3
 8003900:	43db      	mvns	r3, r3
 8003902:	69ba      	ldr	r2, [r7, #24]
 8003904:	4013      	ands	r3, r2
 8003906:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003908:	683b      	ldr	r3, [r7, #0]
 800390a:	689a      	ldr	r2, [r3, #8]
 800390c:	69fb      	ldr	r3, [r7, #28]
 800390e:	005b      	lsls	r3, r3, #1
 8003910:	fa02 f303 	lsl.w	r3, r2, r3
 8003914:	69ba      	ldr	r2, [r7, #24]
 8003916:	4313      	orrs	r3, r2
 8003918:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	69ba      	ldr	r2, [r7, #24]
 800391e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003920:	683b      	ldr	r3, [r7, #0]
 8003922:	685b      	ldr	r3, [r3, #4]
 8003924:	f003 0303 	and.w	r3, r3, #3
 8003928:	2b02      	cmp	r3, #2
 800392a:	d123      	bne.n	8003974 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800392c:	69fb      	ldr	r3, [r7, #28]
 800392e:	08da      	lsrs	r2, r3, #3
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	3208      	adds	r2, #8
 8003934:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003938:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800393a:	69fb      	ldr	r3, [r7, #28]
 800393c:	f003 0307 	and.w	r3, r3, #7
 8003940:	009b      	lsls	r3, r3, #2
 8003942:	220f      	movs	r2, #15
 8003944:	fa02 f303 	lsl.w	r3, r2, r3
 8003948:	43db      	mvns	r3, r3
 800394a:	69ba      	ldr	r2, [r7, #24]
 800394c:	4013      	ands	r3, r2
 800394e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003950:	683b      	ldr	r3, [r7, #0]
 8003952:	691a      	ldr	r2, [r3, #16]
 8003954:	69fb      	ldr	r3, [r7, #28]
 8003956:	f003 0307 	and.w	r3, r3, #7
 800395a:	009b      	lsls	r3, r3, #2
 800395c:	fa02 f303 	lsl.w	r3, r2, r3
 8003960:	69ba      	ldr	r2, [r7, #24]
 8003962:	4313      	orrs	r3, r2
 8003964:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003966:	69fb      	ldr	r3, [r7, #28]
 8003968:	08da      	lsrs	r2, r3, #3
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	3208      	adds	r2, #8
 800396e:	69b9      	ldr	r1, [r7, #24]
 8003970:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800397a:	69fb      	ldr	r3, [r7, #28]
 800397c:	005b      	lsls	r3, r3, #1
 800397e:	2203      	movs	r2, #3
 8003980:	fa02 f303 	lsl.w	r3, r2, r3
 8003984:	43db      	mvns	r3, r3
 8003986:	69ba      	ldr	r2, [r7, #24]
 8003988:	4013      	ands	r3, r2
 800398a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800398c:	683b      	ldr	r3, [r7, #0]
 800398e:	685b      	ldr	r3, [r3, #4]
 8003990:	f003 0203 	and.w	r2, r3, #3
 8003994:	69fb      	ldr	r3, [r7, #28]
 8003996:	005b      	lsls	r3, r3, #1
 8003998:	fa02 f303 	lsl.w	r3, r2, r3
 800399c:	69ba      	ldr	r2, [r7, #24]
 800399e:	4313      	orrs	r3, r2
 80039a0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	69ba      	ldr	r2, [r7, #24]
 80039a6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80039a8:	683b      	ldr	r3, [r7, #0]
 80039aa:	685b      	ldr	r3, [r3, #4]
 80039ac:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	f000 80b4 	beq.w	8003b1e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80039b6:	2300      	movs	r3, #0
 80039b8:	60fb      	str	r3, [r7, #12]
 80039ba:	4b60      	ldr	r3, [pc, #384]	@ (8003b3c <HAL_GPIO_Init+0x30c>)
 80039bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039be:	4a5f      	ldr	r2, [pc, #380]	@ (8003b3c <HAL_GPIO_Init+0x30c>)
 80039c0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80039c4:	6453      	str	r3, [r2, #68]	@ 0x44
 80039c6:	4b5d      	ldr	r3, [pc, #372]	@ (8003b3c <HAL_GPIO_Init+0x30c>)
 80039c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039ca:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80039ce:	60fb      	str	r3, [r7, #12]
 80039d0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80039d2:	4a5b      	ldr	r2, [pc, #364]	@ (8003b40 <HAL_GPIO_Init+0x310>)
 80039d4:	69fb      	ldr	r3, [r7, #28]
 80039d6:	089b      	lsrs	r3, r3, #2
 80039d8:	3302      	adds	r3, #2
 80039da:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80039de:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80039e0:	69fb      	ldr	r3, [r7, #28]
 80039e2:	f003 0303 	and.w	r3, r3, #3
 80039e6:	009b      	lsls	r3, r3, #2
 80039e8:	220f      	movs	r2, #15
 80039ea:	fa02 f303 	lsl.w	r3, r2, r3
 80039ee:	43db      	mvns	r3, r3
 80039f0:	69ba      	ldr	r2, [r7, #24]
 80039f2:	4013      	ands	r3, r2
 80039f4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	4a52      	ldr	r2, [pc, #328]	@ (8003b44 <HAL_GPIO_Init+0x314>)
 80039fa:	4293      	cmp	r3, r2
 80039fc:	d02b      	beq.n	8003a56 <HAL_GPIO_Init+0x226>
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	4a51      	ldr	r2, [pc, #324]	@ (8003b48 <HAL_GPIO_Init+0x318>)
 8003a02:	4293      	cmp	r3, r2
 8003a04:	d025      	beq.n	8003a52 <HAL_GPIO_Init+0x222>
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	4a50      	ldr	r2, [pc, #320]	@ (8003b4c <HAL_GPIO_Init+0x31c>)
 8003a0a:	4293      	cmp	r3, r2
 8003a0c:	d01f      	beq.n	8003a4e <HAL_GPIO_Init+0x21e>
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	4a4f      	ldr	r2, [pc, #316]	@ (8003b50 <HAL_GPIO_Init+0x320>)
 8003a12:	4293      	cmp	r3, r2
 8003a14:	d019      	beq.n	8003a4a <HAL_GPIO_Init+0x21a>
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	4a4e      	ldr	r2, [pc, #312]	@ (8003b54 <HAL_GPIO_Init+0x324>)
 8003a1a:	4293      	cmp	r3, r2
 8003a1c:	d013      	beq.n	8003a46 <HAL_GPIO_Init+0x216>
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	4a4d      	ldr	r2, [pc, #308]	@ (8003b58 <HAL_GPIO_Init+0x328>)
 8003a22:	4293      	cmp	r3, r2
 8003a24:	d00d      	beq.n	8003a42 <HAL_GPIO_Init+0x212>
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	4a4c      	ldr	r2, [pc, #304]	@ (8003b5c <HAL_GPIO_Init+0x32c>)
 8003a2a:	4293      	cmp	r3, r2
 8003a2c:	d007      	beq.n	8003a3e <HAL_GPIO_Init+0x20e>
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	4a4b      	ldr	r2, [pc, #300]	@ (8003b60 <HAL_GPIO_Init+0x330>)
 8003a32:	4293      	cmp	r3, r2
 8003a34:	d101      	bne.n	8003a3a <HAL_GPIO_Init+0x20a>
 8003a36:	2307      	movs	r3, #7
 8003a38:	e00e      	b.n	8003a58 <HAL_GPIO_Init+0x228>
 8003a3a:	2308      	movs	r3, #8
 8003a3c:	e00c      	b.n	8003a58 <HAL_GPIO_Init+0x228>
 8003a3e:	2306      	movs	r3, #6
 8003a40:	e00a      	b.n	8003a58 <HAL_GPIO_Init+0x228>
 8003a42:	2305      	movs	r3, #5
 8003a44:	e008      	b.n	8003a58 <HAL_GPIO_Init+0x228>
 8003a46:	2304      	movs	r3, #4
 8003a48:	e006      	b.n	8003a58 <HAL_GPIO_Init+0x228>
 8003a4a:	2303      	movs	r3, #3
 8003a4c:	e004      	b.n	8003a58 <HAL_GPIO_Init+0x228>
 8003a4e:	2302      	movs	r3, #2
 8003a50:	e002      	b.n	8003a58 <HAL_GPIO_Init+0x228>
 8003a52:	2301      	movs	r3, #1
 8003a54:	e000      	b.n	8003a58 <HAL_GPIO_Init+0x228>
 8003a56:	2300      	movs	r3, #0
 8003a58:	69fa      	ldr	r2, [r7, #28]
 8003a5a:	f002 0203 	and.w	r2, r2, #3
 8003a5e:	0092      	lsls	r2, r2, #2
 8003a60:	4093      	lsls	r3, r2
 8003a62:	69ba      	ldr	r2, [r7, #24]
 8003a64:	4313      	orrs	r3, r2
 8003a66:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003a68:	4935      	ldr	r1, [pc, #212]	@ (8003b40 <HAL_GPIO_Init+0x310>)
 8003a6a:	69fb      	ldr	r3, [r7, #28]
 8003a6c:	089b      	lsrs	r3, r3, #2
 8003a6e:	3302      	adds	r3, #2
 8003a70:	69ba      	ldr	r2, [r7, #24]
 8003a72:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003a76:	4b3b      	ldr	r3, [pc, #236]	@ (8003b64 <HAL_GPIO_Init+0x334>)
 8003a78:	689b      	ldr	r3, [r3, #8]
 8003a7a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003a7c:	693b      	ldr	r3, [r7, #16]
 8003a7e:	43db      	mvns	r3, r3
 8003a80:	69ba      	ldr	r2, [r7, #24]
 8003a82:	4013      	ands	r3, r2
 8003a84:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003a86:	683b      	ldr	r3, [r7, #0]
 8003a88:	685b      	ldr	r3, [r3, #4]
 8003a8a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d003      	beq.n	8003a9a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003a92:	69ba      	ldr	r2, [r7, #24]
 8003a94:	693b      	ldr	r3, [r7, #16]
 8003a96:	4313      	orrs	r3, r2
 8003a98:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003a9a:	4a32      	ldr	r2, [pc, #200]	@ (8003b64 <HAL_GPIO_Init+0x334>)
 8003a9c:	69bb      	ldr	r3, [r7, #24]
 8003a9e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003aa0:	4b30      	ldr	r3, [pc, #192]	@ (8003b64 <HAL_GPIO_Init+0x334>)
 8003aa2:	68db      	ldr	r3, [r3, #12]
 8003aa4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003aa6:	693b      	ldr	r3, [r7, #16]
 8003aa8:	43db      	mvns	r3, r3
 8003aaa:	69ba      	ldr	r2, [r7, #24]
 8003aac:	4013      	ands	r3, r2
 8003aae:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003ab0:	683b      	ldr	r3, [r7, #0]
 8003ab2:	685b      	ldr	r3, [r3, #4]
 8003ab4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d003      	beq.n	8003ac4 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003abc:	69ba      	ldr	r2, [r7, #24]
 8003abe:	693b      	ldr	r3, [r7, #16]
 8003ac0:	4313      	orrs	r3, r2
 8003ac2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003ac4:	4a27      	ldr	r2, [pc, #156]	@ (8003b64 <HAL_GPIO_Init+0x334>)
 8003ac6:	69bb      	ldr	r3, [r7, #24]
 8003ac8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003aca:	4b26      	ldr	r3, [pc, #152]	@ (8003b64 <HAL_GPIO_Init+0x334>)
 8003acc:	685b      	ldr	r3, [r3, #4]
 8003ace:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003ad0:	693b      	ldr	r3, [r7, #16]
 8003ad2:	43db      	mvns	r3, r3
 8003ad4:	69ba      	ldr	r2, [r7, #24]
 8003ad6:	4013      	ands	r3, r2
 8003ad8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003ada:	683b      	ldr	r3, [r7, #0]
 8003adc:	685b      	ldr	r3, [r3, #4]
 8003ade:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d003      	beq.n	8003aee <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8003ae6:	69ba      	ldr	r2, [r7, #24]
 8003ae8:	693b      	ldr	r3, [r7, #16]
 8003aea:	4313      	orrs	r3, r2
 8003aec:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003aee:	4a1d      	ldr	r2, [pc, #116]	@ (8003b64 <HAL_GPIO_Init+0x334>)
 8003af0:	69bb      	ldr	r3, [r7, #24]
 8003af2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003af4:	4b1b      	ldr	r3, [pc, #108]	@ (8003b64 <HAL_GPIO_Init+0x334>)
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003afa:	693b      	ldr	r3, [r7, #16]
 8003afc:	43db      	mvns	r3, r3
 8003afe:	69ba      	ldr	r2, [r7, #24]
 8003b00:	4013      	ands	r3, r2
 8003b02:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003b04:	683b      	ldr	r3, [r7, #0]
 8003b06:	685b      	ldr	r3, [r3, #4]
 8003b08:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d003      	beq.n	8003b18 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003b10:	69ba      	ldr	r2, [r7, #24]
 8003b12:	693b      	ldr	r3, [r7, #16]
 8003b14:	4313      	orrs	r3, r2
 8003b16:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003b18:	4a12      	ldr	r2, [pc, #72]	@ (8003b64 <HAL_GPIO_Init+0x334>)
 8003b1a:	69bb      	ldr	r3, [r7, #24]
 8003b1c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003b1e:	69fb      	ldr	r3, [r7, #28]
 8003b20:	3301      	adds	r3, #1
 8003b22:	61fb      	str	r3, [r7, #28]
 8003b24:	69fb      	ldr	r3, [r7, #28]
 8003b26:	2b0f      	cmp	r3, #15
 8003b28:	f67f ae90 	bls.w	800384c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003b2c:	bf00      	nop
 8003b2e:	bf00      	nop
 8003b30:	3724      	adds	r7, #36	@ 0x24
 8003b32:	46bd      	mov	sp, r7
 8003b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b38:	4770      	bx	lr
 8003b3a:	bf00      	nop
 8003b3c:	40023800 	.word	0x40023800
 8003b40:	40013800 	.word	0x40013800
 8003b44:	40020000 	.word	0x40020000
 8003b48:	40020400 	.word	0x40020400
 8003b4c:	40020800 	.word	0x40020800
 8003b50:	40020c00 	.word	0x40020c00
 8003b54:	40021000 	.word	0x40021000
 8003b58:	40021400 	.word	0x40021400
 8003b5c:	40021800 	.word	0x40021800
 8003b60:	40021c00 	.word	0x40021c00
 8003b64:	40013c00 	.word	0x40013c00

08003b68 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003b68:	b480      	push	{r7}
 8003b6a:	b085      	sub	sp, #20
 8003b6c:	af00      	add	r7, sp, #0
 8003b6e:	6078      	str	r0, [r7, #4]
 8003b70:	460b      	mov	r3, r1
 8003b72:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	691a      	ldr	r2, [r3, #16]
 8003b78:	887b      	ldrh	r3, [r7, #2]
 8003b7a:	4013      	ands	r3, r2
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d002      	beq.n	8003b86 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003b80:	2301      	movs	r3, #1
 8003b82:	73fb      	strb	r3, [r7, #15]
 8003b84:	e001      	b.n	8003b8a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003b86:	2300      	movs	r3, #0
 8003b88:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003b8a:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b8c:	4618      	mov	r0, r3
 8003b8e:	3714      	adds	r7, #20
 8003b90:	46bd      	mov	sp, r7
 8003b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b96:	4770      	bx	lr

08003b98 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003b98:	b480      	push	{r7}
 8003b9a:	b083      	sub	sp, #12
 8003b9c:	af00      	add	r7, sp, #0
 8003b9e:	6078      	str	r0, [r7, #4]
 8003ba0:	460b      	mov	r3, r1
 8003ba2:	807b      	strh	r3, [r7, #2]
 8003ba4:	4613      	mov	r3, r2
 8003ba6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003ba8:	787b      	ldrb	r3, [r7, #1]
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d003      	beq.n	8003bb6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003bae:	887a      	ldrh	r2, [r7, #2]
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003bb4:	e003      	b.n	8003bbe <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003bb6:	887b      	ldrh	r3, [r7, #2]
 8003bb8:	041a      	lsls	r2, r3, #16
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	619a      	str	r2, [r3, #24]
}
 8003bbe:	bf00      	nop
 8003bc0:	370c      	adds	r7, #12
 8003bc2:	46bd      	mov	sp, r7
 8003bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bc8:	4770      	bx	lr
	...

08003bcc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003bcc:	b580      	push	{r7, lr}
 8003bce:	b086      	sub	sp, #24
 8003bd0:	af00      	add	r7, sp, #0
 8003bd2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d101      	bne.n	8003bde <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003bda:	2301      	movs	r3, #1
 8003bdc:	e267      	b.n	80040ae <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	f003 0301 	and.w	r3, r3, #1
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d075      	beq.n	8003cd6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003bea:	4b88      	ldr	r3, [pc, #544]	@ (8003e0c <HAL_RCC_OscConfig+0x240>)
 8003bec:	689b      	ldr	r3, [r3, #8]
 8003bee:	f003 030c 	and.w	r3, r3, #12
 8003bf2:	2b04      	cmp	r3, #4
 8003bf4:	d00c      	beq.n	8003c10 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003bf6:	4b85      	ldr	r3, [pc, #532]	@ (8003e0c <HAL_RCC_OscConfig+0x240>)
 8003bf8:	689b      	ldr	r3, [r3, #8]
 8003bfa:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003bfe:	2b08      	cmp	r3, #8
 8003c00:	d112      	bne.n	8003c28 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003c02:	4b82      	ldr	r3, [pc, #520]	@ (8003e0c <HAL_RCC_OscConfig+0x240>)
 8003c04:	685b      	ldr	r3, [r3, #4]
 8003c06:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003c0a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003c0e:	d10b      	bne.n	8003c28 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c10:	4b7e      	ldr	r3, [pc, #504]	@ (8003e0c <HAL_RCC_OscConfig+0x240>)
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d05b      	beq.n	8003cd4 <HAL_RCC_OscConfig+0x108>
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	685b      	ldr	r3, [r3, #4]
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d157      	bne.n	8003cd4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003c24:	2301      	movs	r3, #1
 8003c26:	e242      	b.n	80040ae <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	685b      	ldr	r3, [r3, #4]
 8003c2c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003c30:	d106      	bne.n	8003c40 <HAL_RCC_OscConfig+0x74>
 8003c32:	4b76      	ldr	r3, [pc, #472]	@ (8003e0c <HAL_RCC_OscConfig+0x240>)
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	4a75      	ldr	r2, [pc, #468]	@ (8003e0c <HAL_RCC_OscConfig+0x240>)
 8003c38:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003c3c:	6013      	str	r3, [r2, #0]
 8003c3e:	e01d      	b.n	8003c7c <HAL_RCC_OscConfig+0xb0>
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	685b      	ldr	r3, [r3, #4]
 8003c44:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003c48:	d10c      	bne.n	8003c64 <HAL_RCC_OscConfig+0x98>
 8003c4a:	4b70      	ldr	r3, [pc, #448]	@ (8003e0c <HAL_RCC_OscConfig+0x240>)
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	4a6f      	ldr	r2, [pc, #444]	@ (8003e0c <HAL_RCC_OscConfig+0x240>)
 8003c50:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003c54:	6013      	str	r3, [r2, #0]
 8003c56:	4b6d      	ldr	r3, [pc, #436]	@ (8003e0c <HAL_RCC_OscConfig+0x240>)
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	4a6c      	ldr	r2, [pc, #432]	@ (8003e0c <HAL_RCC_OscConfig+0x240>)
 8003c5c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003c60:	6013      	str	r3, [r2, #0]
 8003c62:	e00b      	b.n	8003c7c <HAL_RCC_OscConfig+0xb0>
 8003c64:	4b69      	ldr	r3, [pc, #420]	@ (8003e0c <HAL_RCC_OscConfig+0x240>)
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	4a68      	ldr	r2, [pc, #416]	@ (8003e0c <HAL_RCC_OscConfig+0x240>)
 8003c6a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003c6e:	6013      	str	r3, [r2, #0]
 8003c70:	4b66      	ldr	r3, [pc, #408]	@ (8003e0c <HAL_RCC_OscConfig+0x240>)
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	4a65      	ldr	r2, [pc, #404]	@ (8003e0c <HAL_RCC_OscConfig+0x240>)
 8003c76:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003c7a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	685b      	ldr	r3, [r3, #4]
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d013      	beq.n	8003cac <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c84:	f7fe f9d6 	bl	8002034 <HAL_GetTick>
 8003c88:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c8a:	e008      	b.n	8003c9e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003c8c:	f7fe f9d2 	bl	8002034 <HAL_GetTick>
 8003c90:	4602      	mov	r2, r0
 8003c92:	693b      	ldr	r3, [r7, #16]
 8003c94:	1ad3      	subs	r3, r2, r3
 8003c96:	2b64      	cmp	r3, #100	@ 0x64
 8003c98:	d901      	bls.n	8003c9e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003c9a:	2303      	movs	r3, #3
 8003c9c:	e207      	b.n	80040ae <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c9e:	4b5b      	ldr	r3, [pc, #364]	@ (8003e0c <HAL_RCC_OscConfig+0x240>)
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d0f0      	beq.n	8003c8c <HAL_RCC_OscConfig+0xc0>
 8003caa:	e014      	b.n	8003cd6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003cac:	f7fe f9c2 	bl	8002034 <HAL_GetTick>
 8003cb0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003cb2:	e008      	b.n	8003cc6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003cb4:	f7fe f9be 	bl	8002034 <HAL_GetTick>
 8003cb8:	4602      	mov	r2, r0
 8003cba:	693b      	ldr	r3, [r7, #16]
 8003cbc:	1ad3      	subs	r3, r2, r3
 8003cbe:	2b64      	cmp	r3, #100	@ 0x64
 8003cc0:	d901      	bls.n	8003cc6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003cc2:	2303      	movs	r3, #3
 8003cc4:	e1f3      	b.n	80040ae <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003cc6:	4b51      	ldr	r3, [pc, #324]	@ (8003e0c <HAL_RCC_OscConfig+0x240>)
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d1f0      	bne.n	8003cb4 <HAL_RCC_OscConfig+0xe8>
 8003cd2:	e000      	b.n	8003cd6 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003cd4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	f003 0302 	and.w	r3, r3, #2
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d063      	beq.n	8003daa <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003ce2:	4b4a      	ldr	r3, [pc, #296]	@ (8003e0c <HAL_RCC_OscConfig+0x240>)
 8003ce4:	689b      	ldr	r3, [r3, #8]
 8003ce6:	f003 030c 	and.w	r3, r3, #12
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d00b      	beq.n	8003d06 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003cee:	4b47      	ldr	r3, [pc, #284]	@ (8003e0c <HAL_RCC_OscConfig+0x240>)
 8003cf0:	689b      	ldr	r3, [r3, #8]
 8003cf2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003cf6:	2b08      	cmp	r3, #8
 8003cf8:	d11c      	bne.n	8003d34 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003cfa:	4b44      	ldr	r3, [pc, #272]	@ (8003e0c <HAL_RCC_OscConfig+0x240>)
 8003cfc:	685b      	ldr	r3, [r3, #4]
 8003cfe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d116      	bne.n	8003d34 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003d06:	4b41      	ldr	r3, [pc, #260]	@ (8003e0c <HAL_RCC_OscConfig+0x240>)
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	f003 0302 	and.w	r3, r3, #2
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d005      	beq.n	8003d1e <HAL_RCC_OscConfig+0x152>
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	68db      	ldr	r3, [r3, #12]
 8003d16:	2b01      	cmp	r3, #1
 8003d18:	d001      	beq.n	8003d1e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003d1a:	2301      	movs	r3, #1
 8003d1c:	e1c7      	b.n	80040ae <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d1e:	4b3b      	ldr	r3, [pc, #236]	@ (8003e0c <HAL_RCC_OscConfig+0x240>)
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	691b      	ldr	r3, [r3, #16]
 8003d2a:	00db      	lsls	r3, r3, #3
 8003d2c:	4937      	ldr	r1, [pc, #220]	@ (8003e0c <HAL_RCC_OscConfig+0x240>)
 8003d2e:	4313      	orrs	r3, r2
 8003d30:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003d32:	e03a      	b.n	8003daa <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	68db      	ldr	r3, [r3, #12]
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d020      	beq.n	8003d7e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003d3c:	4b34      	ldr	r3, [pc, #208]	@ (8003e10 <HAL_RCC_OscConfig+0x244>)
 8003d3e:	2201      	movs	r2, #1
 8003d40:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d42:	f7fe f977 	bl	8002034 <HAL_GetTick>
 8003d46:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d48:	e008      	b.n	8003d5c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003d4a:	f7fe f973 	bl	8002034 <HAL_GetTick>
 8003d4e:	4602      	mov	r2, r0
 8003d50:	693b      	ldr	r3, [r7, #16]
 8003d52:	1ad3      	subs	r3, r2, r3
 8003d54:	2b02      	cmp	r3, #2
 8003d56:	d901      	bls.n	8003d5c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003d58:	2303      	movs	r3, #3
 8003d5a:	e1a8      	b.n	80040ae <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d5c:	4b2b      	ldr	r3, [pc, #172]	@ (8003e0c <HAL_RCC_OscConfig+0x240>)
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	f003 0302 	and.w	r3, r3, #2
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d0f0      	beq.n	8003d4a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d68:	4b28      	ldr	r3, [pc, #160]	@ (8003e0c <HAL_RCC_OscConfig+0x240>)
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	691b      	ldr	r3, [r3, #16]
 8003d74:	00db      	lsls	r3, r3, #3
 8003d76:	4925      	ldr	r1, [pc, #148]	@ (8003e0c <HAL_RCC_OscConfig+0x240>)
 8003d78:	4313      	orrs	r3, r2
 8003d7a:	600b      	str	r3, [r1, #0]
 8003d7c:	e015      	b.n	8003daa <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003d7e:	4b24      	ldr	r3, [pc, #144]	@ (8003e10 <HAL_RCC_OscConfig+0x244>)
 8003d80:	2200      	movs	r2, #0
 8003d82:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d84:	f7fe f956 	bl	8002034 <HAL_GetTick>
 8003d88:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003d8a:	e008      	b.n	8003d9e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003d8c:	f7fe f952 	bl	8002034 <HAL_GetTick>
 8003d90:	4602      	mov	r2, r0
 8003d92:	693b      	ldr	r3, [r7, #16]
 8003d94:	1ad3      	subs	r3, r2, r3
 8003d96:	2b02      	cmp	r3, #2
 8003d98:	d901      	bls.n	8003d9e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003d9a:	2303      	movs	r3, #3
 8003d9c:	e187      	b.n	80040ae <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003d9e:	4b1b      	ldr	r3, [pc, #108]	@ (8003e0c <HAL_RCC_OscConfig+0x240>)
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	f003 0302 	and.w	r3, r3, #2
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d1f0      	bne.n	8003d8c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	f003 0308 	and.w	r3, r3, #8
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d036      	beq.n	8003e24 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	695b      	ldr	r3, [r3, #20]
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d016      	beq.n	8003dec <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003dbe:	4b15      	ldr	r3, [pc, #84]	@ (8003e14 <HAL_RCC_OscConfig+0x248>)
 8003dc0:	2201      	movs	r2, #1
 8003dc2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003dc4:	f7fe f936 	bl	8002034 <HAL_GetTick>
 8003dc8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003dca:	e008      	b.n	8003dde <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003dcc:	f7fe f932 	bl	8002034 <HAL_GetTick>
 8003dd0:	4602      	mov	r2, r0
 8003dd2:	693b      	ldr	r3, [r7, #16]
 8003dd4:	1ad3      	subs	r3, r2, r3
 8003dd6:	2b02      	cmp	r3, #2
 8003dd8:	d901      	bls.n	8003dde <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003dda:	2303      	movs	r3, #3
 8003ddc:	e167      	b.n	80040ae <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003dde:	4b0b      	ldr	r3, [pc, #44]	@ (8003e0c <HAL_RCC_OscConfig+0x240>)
 8003de0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003de2:	f003 0302 	and.w	r3, r3, #2
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d0f0      	beq.n	8003dcc <HAL_RCC_OscConfig+0x200>
 8003dea:	e01b      	b.n	8003e24 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003dec:	4b09      	ldr	r3, [pc, #36]	@ (8003e14 <HAL_RCC_OscConfig+0x248>)
 8003dee:	2200      	movs	r2, #0
 8003df0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003df2:	f7fe f91f 	bl	8002034 <HAL_GetTick>
 8003df6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003df8:	e00e      	b.n	8003e18 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003dfa:	f7fe f91b 	bl	8002034 <HAL_GetTick>
 8003dfe:	4602      	mov	r2, r0
 8003e00:	693b      	ldr	r3, [r7, #16]
 8003e02:	1ad3      	subs	r3, r2, r3
 8003e04:	2b02      	cmp	r3, #2
 8003e06:	d907      	bls.n	8003e18 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003e08:	2303      	movs	r3, #3
 8003e0a:	e150      	b.n	80040ae <HAL_RCC_OscConfig+0x4e2>
 8003e0c:	40023800 	.word	0x40023800
 8003e10:	42470000 	.word	0x42470000
 8003e14:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003e18:	4b88      	ldr	r3, [pc, #544]	@ (800403c <HAL_RCC_OscConfig+0x470>)
 8003e1a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003e1c:	f003 0302 	and.w	r3, r3, #2
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d1ea      	bne.n	8003dfa <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	f003 0304 	and.w	r3, r3, #4
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	f000 8097 	beq.w	8003f60 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003e32:	2300      	movs	r3, #0
 8003e34:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003e36:	4b81      	ldr	r3, [pc, #516]	@ (800403c <HAL_RCC_OscConfig+0x470>)
 8003e38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e3a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d10f      	bne.n	8003e62 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003e42:	2300      	movs	r3, #0
 8003e44:	60bb      	str	r3, [r7, #8]
 8003e46:	4b7d      	ldr	r3, [pc, #500]	@ (800403c <HAL_RCC_OscConfig+0x470>)
 8003e48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e4a:	4a7c      	ldr	r2, [pc, #496]	@ (800403c <HAL_RCC_OscConfig+0x470>)
 8003e4c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003e50:	6413      	str	r3, [r2, #64]	@ 0x40
 8003e52:	4b7a      	ldr	r3, [pc, #488]	@ (800403c <HAL_RCC_OscConfig+0x470>)
 8003e54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e56:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003e5a:	60bb      	str	r3, [r7, #8]
 8003e5c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003e5e:	2301      	movs	r3, #1
 8003e60:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e62:	4b77      	ldr	r3, [pc, #476]	@ (8004040 <HAL_RCC_OscConfig+0x474>)
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d118      	bne.n	8003ea0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003e6e:	4b74      	ldr	r3, [pc, #464]	@ (8004040 <HAL_RCC_OscConfig+0x474>)
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	4a73      	ldr	r2, [pc, #460]	@ (8004040 <HAL_RCC_OscConfig+0x474>)
 8003e74:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003e78:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003e7a:	f7fe f8db 	bl	8002034 <HAL_GetTick>
 8003e7e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e80:	e008      	b.n	8003e94 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003e82:	f7fe f8d7 	bl	8002034 <HAL_GetTick>
 8003e86:	4602      	mov	r2, r0
 8003e88:	693b      	ldr	r3, [r7, #16]
 8003e8a:	1ad3      	subs	r3, r2, r3
 8003e8c:	2b02      	cmp	r3, #2
 8003e8e:	d901      	bls.n	8003e94 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003e90:	2303      	movs	r3, #3
 8003e92:	e10c      	b.n	80040ae <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e94:	4b6a      	ldr	r3, [pc, #424]	@ (8004040 <HAL_RCC_OscConfig+0x474>)
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d0f0      	beq.n	8003e82 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	689b      	ldr	r3, [r3, #8]
 8003ea4:	2b01      	cmp	r3, #1
 8003ea6:	d106      	bne.n	8003eb6 <HAL_RCC_OscConfig+0x2ea>
 8003ea8:	4b64      	ldr	r3, [pc, #400]	@ (800403c <HAL_RCC_OscConfig+0x470>)
 8003eaa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003eac:	4a63      	ldr	r2, [pc, #396]	@ (800403c <HAL_RCC_OscConfig+0x470>)
 8003eae:	f043 0301 	orr.w	r3, r3, #1
 8003eb2:	6713      	str	r3, [r2, #112]	@ 0x70
 8003eb4:	e01c      	b.n	8003ef0 <HAL_RCC_OscConfig+0x324>
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	689b      	ldr	r3, [r3, #8]
 8003eba:	2b05      	cmp	r3, #5
 8003ebc:	d10c      	bne.n	8003ed8 <HAL_RCC_OscConfig+0x30c>
 8003ebe:	4b5f      	ldr	r3, [pc, #380]	@ (800403c <HAL_RCC_OscConfig+0x470>)
 8003ec0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ec2:	4a5e      	ldr	r2, [pc, #376]	@ (800403c <HAL_RCC_OscConfig+0x470>)
 8003ec4:	f043 0304 	orr.w	r3, r3, #4
 8003ec8:	6713      	str	r3, [r2, #112]	@ 0x70
 8003eca:	4b5c      	ldr	r3, [pc, #368]	@ (800403c <HAL_RCC_OscConfig+0x470>)
 8003ecc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ece:	4a5b      	ldr	r2, [pc, #364]	@ (800403c <HAL_RCC_OscConfig+0x470>)
 8003ed0:	f043 0301 	orr.w	r3, r3, #1
 8003ed4:	6713      	str	r3, [r2, #112]	@ 0x70
 8003ed6:	e00b      	b.n	8003ef0 <HAL_RCC_OscConfig+0x324>
 8003ed8:	4b58      	ldr	r3, [pc, #352]	@ (800403c <HAL_RCC_OscConfig+0x470>)
 8003eda:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003edc:	4a57      	ldr	r2, [pc, #348]	@ (800403c <HAL_RCC_OscConfig+0x470>)
 8003ede:	f023 0301 	bic.w	r3, r3, #1
 8003ee2:	6713      	str	r3, [r2, #112]	@ 0x70
 8003ee4:	4b55      	ldr	r3, [pc, #340]	@ (800403c <HAL_RCC_OscConfig+0x470>)
 8003ee6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ee8:	4a54      	ldr	r2, [pc, #336]	@ (800403c <HAL_RCC_OscConfig+0x470>)
 8003eea:	f023 0304 	bic.w	r3, r3, #4
 8003eee:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	689b      	ldr	r3, [r3, #8]
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d015      	beq.n	8003f24 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ef8:	f7fe f89c 	bl	8002034 <HAL_GetTick>
 8003efc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003efe:	e00a      	b.n	8003f16 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f00:	f7fe f898 	bl	8002034 <HAL_GetTick>
 8003f04:	4602      	mov	r2, r0
 8003f06:	693b      	ldr	r3, [r7, #16]
 8003f08:	1ad3      	subs	r3, r2, r3
 8003f0a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f0e:	4293      	cmp	r3, r2
 8003f10:	d901      	bls.n	8003f16 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003f12:	2303      	movs	r3, #3
 8003f14:	e0cb      	b.n	80040ae <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f16:	4b49      	ldr	r3, [pc, #292]	@ (800403c <HAL_RCC_OscConfig+0x470>)
 8003f18:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f1a:	f003 0302 	and.w	r3, r3, #2
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d0ee      	beq.n	8003f00 <HAL_RCC_OscConfig+0x334>
 8003f22:	e014      	b.n	8003f4e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003f24:	f7fe f886 	bl	8002034 <HAL_GetTick>
 8003f28:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003f2a:	e00a      	b.n	8003f42 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f2c:	f7fe f882 	bl	8002034 <HAL_GetTick>
 8003f30:	4602      	mov	r2, r0
 8003f32:	693b      	ldr	r3, [r7, #16]
 8003f34:	1ad3      	subs	r3, r2, r3
 8003f36:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f3a:	4293      	cmp	r3, r2
 8003f3c:	d901      	bls.n	8003f42 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003f3e:	2303      	movs	r3, #3
 8003f40:	e0b5      	b.n	80040ae <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003f42:	4b3e      	ldr	r3, [pc, #248]	@ (800403c <HAL_RCC_OscConfig+0x470>)
 8003f44:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f46:	f003 0302 	and.w	r3, r3, #2
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d1ee      	bne.n	8003f2c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003f4e:	7dfb      	ldrb	r3, [r7, #23]
 8003f50:	2b01      	cmp	r3, #1
 8003f52:	d105      	bne.n	8003f60 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003f54:	4b39      	ldr	r3, [pc, #228]	@ (800403c <HAL_RCC_OscConfig+0x470>)
 8003f56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f58:	4a38      	ldr	r2, [pc, #224]	@ (800403c <HAL_RCC_OscConfig+0x470>)
 8003f5a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003f5e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	699b      	ldr	r3, [r3, #24]
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	f000 80a1 	beq.w	80040ac <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003f6a:	4b34      	ldr	r3, [pc, #208]	@ (800403c <HAL_RCC_OscConfig+0x470>)
 8003f6c:	689b      	ldr	r3, [r3, #8]
 8003f6e:	f003 030c 	and.w	r3, r3, #12
 8003f72:	2b08      	cmp	r3, #8
 8003f74:	d05c      	beq.n	8004030 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	699b      	ldr	r3, [r3, #24]
 8003f7a:	2b02      	cmp	r3, #2
 8003f7c:	d141      	bne.n	8004002 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f7e:	4b31      	ldr	r3, [pc, #196]	@ (8004044 <HAL_RCC_OscConfig+0x478>)
 8003f80:	2200      	movs	r2, #0
 8003f82:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f84:	f7fe f856 	bl	8002034 <HAL_GetTick>
 8003f88:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003f8a:	e008      	b.n	8003f9e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f8c:	f7fe f852 	bl	8002034 <HAL_GetTick>
 8003f90:	4602      	mov	r2, r0
 8003f92:	693b      	ldr	r3, [r7, #16]
 8003f94:	1ad3      	subs	r3, r2, r3
 8003f96:	2b02      	cmp	r3, #2
 8003f98:	d901      	bls.n	8003f9e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003f9a:	2303      	movs	r3, #3
 8003f9c:	e087      	b.n	80040ae <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003f9e:	4b27      	ldr	r3, [pc, #156]	@ (800403c <HAL_RCC_OscConfig+0x470>)
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d1f0      	bne.n	8003f8c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	69da      	ldr	r2, [r3, #28]
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	6a1b      	ldr	r3, [r3, #32]
 8003fb2:	431a      	orrs	r2, r3
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fb8:	019b      	lsls	r3, r3, #6
 8003fba:	431a      	orrs	r2, r3
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003fc0:	085b      	lsrs	r3, r3, #1
 8003fc2:	3b01      	subs	r3, #1
 8003fc4:	041b      	lsls	r3, r3, #16
 8003fc6:	431a      	orrs	r2, r3
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fcc:	061b      	lsls	r3, r3, #24
 8003fce:	491b      	ldr	r1, [pc, #108]	@ (800403c <HAL_RCC_OscConfig+0x470>)
 8003fd0:	4313      	orrs	r3, r2
 8003fd2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003fd4:	4b1b      	ldr	r3, [pc, #108]	@ (8004044 <HAL_RCC_OscConfig+0x478>)
 8003fd6:	2201      	movs	r2, #1
 8003fd8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003fda:	f7fe f82b 	bl	8002034 <HAL_GetTick>
 8003fde:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003fe0:	e008      	b.n	8003ff4 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003fe2:	f7fe f827 	bl	8002034 <HAL_GetTick>
 8003fe6:	4602      	mov	r2, r0
 8003fe8:	693b      	ldr	r3, [r7, #16]
 8003fea:	1ad3      	subs	r3, r2, r3
 8003fec:	2b02      	cmp	r3, #2
 8003fee:	d901      	bls.n	8003ff4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003ff0:	2303      	movs	r3, #3
 8003ff2:	e05c      	b.n	80040ae <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003ff4:	4b11      	ldr	r3, [pc, #68]	@ (800403c <HAL_RCC_OscConfig+0x470>)
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d0f0      	beq.n	8003fe2 <HAL_RCC_OscConfig+0x416>
 8004000:	e054      	b.n	80040ac <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004002:	4b10      	ldr	r3, [pc, #64]	@ (8004044 <HAL_RCC_OscConfig+0x478>)
 8004004:	2200      	movs	r2, #0
 8004006:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004008:	f7fe f814 	bl	8002034 <HAL_GetTick>
 800400c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800400e:	e008      	b.n	8004022 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004010:	f7fe f810 	bl	8002034 <HAL_GetTick>
 8004014:	4602      	mov	r2, r0
 8004016:	693b      	ldr	r3, [r7, #16]
 8004018:	1ad3      	subs	r3, r2, r3
 800401a:	2b02      	cmp	r3, #2
 800401c:	d901      	bls.n	8004022 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800401e:	2303      	movs	r3, #3
 8004020:	e045      	b.n	80040ae <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004022:	4b06      	ldr	r3, [pc, #24]	@ (800403c <HAL_RCC_OscConfig+0x470>)
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800402a:	2b00      	cmp	r3, #0
 800402c:	d1f0      	bne.n	8004010 <HAL_RCC_OscConfig+0x444>
 800402e:	e03d      	b.n	80040ac <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	699b      	ldr	r3, [r3, #24]
 8004034:	2b01      	cmp	r3, #1
 8004036:	d107      	bne.n	8004048 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004038:	2301      	movs	r3, #1
 800403a:	e038      	b.n	80040ae <HAL_RCC_OscConfig+0x4e2>
 800403c:	40023800 	.word	0x40023800
 8004040:	40007000 	.word	0x40007000
 8004044:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004048:	4b1b      	ldr	r3, [pc, #108]	@ (80040b8 <HAL_RCC_OscConfig+0x4ec>)
 800404a:	685b      	ldr	r3, [r3, #4]
 800404c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	699b      	ldr	r3, [r3, #24]
 8004052:	2b01      	cmp	r3, #1
 8004054:	d028      	beq.n	80040a8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004060:	429a      	cmp	r2, r3
 8004062:	d121      	bne.n	80040a8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800406e:	429a      	cmp	r2, r3
 8004070:	d11a      	bne.n	80040a8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004072:	68fa      	ldr	r2, [r7, #12]
 8004074:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004078:	4013      	ands	r3, r2
 800407a:	687a      	ldr	r2, [r7, #4]
 800407c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800407e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004080:	4293      	cmp	r3, r2
 8004082:	d111      	bne.n	80040a8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800408e:	085b      	lsrs	r3, r3, #1
 8004090:	3b01      	subs	r3, #1
 8004092:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004094:	429a      	cmp	r2, r3
 8004096:	d107      	bne.n	80040a8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040a2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80040a4:	429a      	cmp	r2, r3
 80040a6:	d001      	beq.n	80040ac <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80040a8:	2301      	movs	r3, #1
 80040aa:	e000      	b.n	80040ae <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80040ac:	2300      	movs	r3, #0
}
 80040ae:	4618      	mov	r0, r3
 80040b0:	3718      	adds	r7, #24
 80040b2:	46bd      	mov	sp, r7
 80040b4:	bd80      	pop	{r7, pc}
 80040b6:	bf00      	nop
 80040b8:	40023800 	.word	0x40023800

080040bc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80040bc:	b580      	push	{r7, lr}
 80040be:	b084      	sub	sp, #16
 80040c0:	af00      	add	r7, sp, #0
 80040c2:	6078      	str	r0, [r7, #4]
 80040c4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d101      	bne.n	80040d0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80040cc:	2301      	movs	r3, #1
 80040ce:	e0cc      	b.n	800426a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80040d0:	4b68      	ldr	r3, [pc, #416]	@ (8004274 <HAL_RCC_ClockConfig+0x1b8>)
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	f003 0307 	and.w	r3, r3, #7
 80040d8:	683a      	ldr	r2, [r7, #0]
 80040da:	429a      	cmp	r2, r3
 80040dc:	d90c      	bls.n	80040f8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80040de:	4b65      	ldr	r3, [pc, #404]	@ (8004274 <HAL_RCC_ClockConfig+0x1b8>)
 80040e0:	683a      	ldr	r2, [r7, #0]
 80040e2:	b2d2      	uxtb	r2, r2
 80040e4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80040e6:	4b63      	ldr	r3, [pc, #396]	@ (8004274 <HAL_RCC_ClockConfig+0x1b8>)
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	f003 0307 	and.w	r3, r3, #7
 80040ee:	683a      	ldr	r2, [r7, #0]
 80040f0:	429a      	cmp	r2, r3
 80040f2:	d001      	beq.n	80040f8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80040f4:	2301      	movs	r3, #1
 80040f6:	e0b8      	b.n	800426a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	f003 0302 	and.w	r3, r3, #2
 8004100:	2b00      	cmp	r3, #0
 8004102:	d020      	beq.n	8004146 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	f003 0304 	and.w	r3, r3, #4
 800410c:	2b00      	cmp	r3, #0
 800410e:	d005      	beq.n	800411c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004110:	4b59      	ldr	r3, [pc, #356]	@ (8004278 <HAL_RCC_ClockConfig+0x1bc>)
 8004112:	689b      	ldr	r3, [r3, #8]
 8004114:	4a58      	ldr	r2, [pc, #352]	@ (8004278 <HAL_RCC_ClockConfig+0x1bc>)
 8004116:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800411a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	f003 0308 	and.w	r3, r3, #8
 8004124:	2b00      	cmp	r3, #0
 8004126:	d005      	beq.n	8004134 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004128:	4b53      	ldr	r3, [pc, #332]	@ (8004278 <HAL_RCC_ClockConfig+0x1bc>)
 800412a:	689b      	ldr	r3, [r3, #8]
 800412c:	4a52      	ldr	r2, [pc, #328]	@ (8004278 <HAL_RCC_ClockConfig+0x1bc>)
 800412e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004132:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004134:	4b50      	ldr	r3, [pc, #320]	@ (8004278 <HAL_RCC_ClockConfig+0x1bc>)
 8004136:	689b      	ldr	r3, [r3, #8]
 8004138:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	689b      	ldr	r3, [r3, #8]
 8004140:	494d      	ldr	r1, [pc, #308]	@ (8004278 <HAL_RCC_ClockConfig+0x1bc>)
 8004142:	4313      	orrs	r3, r2
 8004144:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	f003 0301 	and.w	r3, r3, #1
 800414e:	2b00      	cmp	r3, #0
 8004150:	d044      	beq.n	80041dc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	685b      	ldr	r3, [r3, #4]
 8004156:	2b01      	cmp	r3, #1
 8004158:	d107      	bne.n	800416a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800415a:	4b47      	ldr	r3, [pc, #284]	@ (8004278 <HAL_RCC_ClockConfig+0x1bc>)
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004162:	2b00      	cmp	r3, #0
 8004164:	d119      	bne.n	800419a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004166:	2301      	movs	r3, #1
 8004168:	e07f      	b.n	800426a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	685b      	ldr	r3, [r3, #4]
 800416e:	2b02      	cmp	r3, #2
 8004170:	d003      	beq.n	800417a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004176:	2b03      	cmp	r3, #3
 8004178:	d107      	bne.n	800418a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800417a:	4b3f      	ldr	r3, [pc, #252]	@ (8004278 <HAL_RCC_ClockConfig+0x1bc>)
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004182:	2b00      	cmp	r3, #0
 8004184:	d109      	bne.n	800419a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004186:	2301      	movs	r3, #1
 8004188:	e06f      	b.n	800426a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800418a:	4b3b      	ldr	r3, [pc, #236]	@ (8004278 <HAL_RCC_ClockConfig+0x1bc>)
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	f003 0302 	and.w	r3, r3, #2
 8004192:	2b00      	cmp	r3, #0
 8004194:	d101      	bne.n	800419a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004196:	2301      	movs	r3, #1
 8004198:	e067      	b.n	800426a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800419a:	4b37      	ldr	r3, [pc, #220]	@ (8004278 <HAL_RCC_ClockConfig+0x1bc>)
 800419c:	689b      	ldr	r3, [r3, #8]
 800419e:	f023 0203 	bic.w	r2, r3, #3
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	685b      	ldr	r3, [r3, #4]
 80041a6:	4934      	ldr	r1, [pc, #208]	@ (8004278 <HAL_RCC_ClockConfig+0x1bc>)
 80041a8:	4313      	orrs	r3, r2
 80041aa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80041ac:	f7fd ff42 	bl	8002034 <HAL_GetTick>
 80041b0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80041b2:	e00a      	b.n	80041ca <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80041b4:	f7fd ff3e 	bl	8002034 <HAL_GetTick>
 80041b8:	4602      	mov	r2, r0
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	1ad3      	subs	r3, r2, r3
 80041be:	f241 3288 	movw	r2, #5000	@ 0x1388
 80041c2:	4293      	cmp	r3, r2
 80041c4:	d901      	bls.n	80041ca <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80041c6:	2303      	movs	r3, #3
 80041c8:	e04f      	b.n	800426a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80041ca:	4b2b      	ldr	r3, [pc, #172]	@ (8004278 <HAL_RCC_ClockConfig+0x1bc>)
 80041cc:	689b      	ldr	r3, [r3, #8]
 80041ce:	f003 020c 	and.w	r2, r3, #12
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	685b      	ldr	r3, [r3, #4]
 80041d6:	009b      	lsls	r3, r3, #2
 80041d8:	429a      	cmp	r2, r3
 80041da:	d1eb      	bne.n	80041b4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80041dc:	4b25      	ldr	r3, [pc, #148]	@ (8004274 <HAL_RCC_ClockConfig+0x1b8>)
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	f003 0307 	and.w	r3, r3, #7
 80041e4:	683a      	ldr	r2, [r7, #0]
 80041e6:	429a      	cmp	r2, r3
 80041e8:	d20c      	bcs.n	8004204 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80041ea:	4b22      	ldr	r3, [pc, #136]	@ (8004274 <HAL_RCC_ClockConfig+0x1b8>)
 80041ec:	683a      	ldr	r2, [r7, #0]
 80041ee:	b2d2      	uxtb	r2, r2
 80041f0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80041f2:	4b20      	ldr	r3, [pc, #128]	@ (8004274 <HAL_RCC_ClockConfig+0x1b8>)
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	f003 0307 	and.w	r3, r3, #7
 80041fa:	683a      	ldr	r2, [r7, #0]
 80041fc:	429a      	cmp	r2, r3
 80041fe:	d001      	beq.n	8004204 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004200:	2301      	movs	r3, #1
 8004202:	e032      	b.n	800426a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	f003 0304 	and.w	r3, r3, #4
 800420c:	2b00      	cmp	r3, #0
 800420e:	d008      	beq.n	8004222 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004210:	4b19      	ldr	r3, [pc, #100]	@ (8004278 <HAL_RCC_ClockConfig+0x1bc>)
 8004212:	689b      	ldr	r3, [r3, #8]
 8004214:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	68db      	ldr	r3, [r3, #12]
 800421c:	4916      	ldr	r1, [pc, #88]	@ (8004278 <HAL_RCC_ClockConfig+0x1bc>)
 800421e:	4313      	orrs	r3, r2
 8004220:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	f003 0308 	and.w	r3, r3, #8
 800422a:	2b00      	cmp	r3, #0
 800422c:	d009      	beq.n	8004242 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800422e:	4b12      	ldr	r3, [pc, #72]	@ (8004278 <HAL_RCC_ClockConfig+0x1bc>)
 8004230:	689b      	ldr	r3, [r3, #8]
 8004232:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	691b      	ldr	r3, [r3, #16]
 800423a:	00db      	lsls	r3, r3, #3
 800423c:	490e      	ldr	r1, [pc, #56]	@ (8004278 <HAL_RCC_ClockConfig+0x1bc>)
 800423e:	4313      	orrs	r3, r2
 8004240:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004242:	f000 f821 	bl	8004288 <HAL_RCC_GetSysClockFreq>
 8004246:	4602      	mov	r2, r0
 8004248:	4b0b      	ldr	r3, [pc, #44]	@ (8004278 <HAL_RCC_ClockConfig+0x1bc>)
 800424a:	689b      	ldr	r3, [r3, #8]
 800424c:	091b      	lsrs	r3, r3, #4
 800424e:	f003 030f 	and.w	r3, r3, #15
 8004252:	490a      	ldr	r1, [pc, #40]	@ (800427c <HAL_RCC_ClockConfig+0x1c0>)
 8004254:	5ccb      	ldrb	r3, [r1, r3]
 8004256:	fa22 f303 	lsr.w	r3, r2, r3
 800425a:	4a09      	ldr	r2, [pc, #36]	@ (8004280 <HAL_RCC_ClockConfig+0x1c4>)
 800425c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800425e:	4b09      	ldr	r3, [pc, #36]	@ (8004284 <HAL_RCC_ClockConfig+0x1c8>)
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	4618      	mov	r0, r3
 8004264:	f7fd fea2 	bl	8001fac <HAL_InitTick>

  return HAL_OK;
 8004268:	2300      	movs	r3, #0
}
 800426a:	4618      	mov	r0, r3
 800426c:	3710      	adds	r7, #16
 800426e:	46bd      	mov	sp, r7
 8004270:	bd80      	pop	{r7, pc}
 8004272:	bf00      	nop
 8004274:	40023c00 	.word	0x40023c00
 8004278:	40023800 	.word	0x40023800
 800427c:	0800649c 	.word	0x0800649c
 8004280:	20000008 	.word	0x20000008
 8004284:	2000000c 	.word	0x2000000c

08004288 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004288:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800428c:	b094      	sub	sp, #80	@ 0x50
 800428e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004290:	2300      	movs	r3, #0
 8004292:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8004294:	2300      	movs	r3, #0
 8004296:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8004298:	2300      	movs	r3, #0
 800429a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 800429c:	2300      	movs	r3, #0
 800429e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80042a0:	4b79      	ldr	r3, [pc, #484]	@ (8004488 <HAL_RCC_GetSysClockFreq+0x200>)
 80042a2:	689b      	ldr	r3, [r3, #8]
 80042a4:	f003 030c 	and.w	r3, r3, #12
 80042a8:	2b08      	cmp	r3, #8
 80042aa:	d00d      	beq.n	80042c8 <HAL_RCC_GetSysClockFreq+0x40>
 80042ac:	2b08      	cmp	r3, #8
 80042ae:	f200 80e1 	bhi.w	8004474 <HAL_RCC_GetSysClockFreq+0x1ec>
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d002      	beq.n	80042bc <HAL_RCC_GetSysClockFreq+0x34>
 80042b6:	2b04      	cmp	r3, #4
 80042b8:	d003      	beq.n	80042c2 <HAL_RCC_GetSysClockFreq+0x3a>
 80042ba:	e0db      	b.n	8004474 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80042bc:	4b73      	ldr	r3, [pc, #460]	@ (800448c <HAL_RCC_GetSysClockFreq+0x204>)
 80042be:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80042c0:	e0db      	b.n	800447a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80042c2:	4b73      	ldr	r3, [pc, #460]	@ (8004490 <HAL_RCC_GetSysClockFreq+0x208>)
 80042c4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80042c6:	e0d8      	b.n	800447a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80042c8:	4b6f      	ldr	r3, [pc, #444]	@ (8004488 <HAL_RCC_GetSysClockFreq+0x200>)
 80042ca:	685b      	ldr	r3, [r3, #4]
 80042cc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80042d0:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80042d2:	4b6d      	ldr	r3, [pc, #436]	@ (8004488 <HAL_RCC_GetSysClockFreq+0x200>)
 80042d4:	685b      	ldr	r3, [r3, #4]
 80042d6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d063      	beq.n	80043a6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80042de:	4b6a      	ldr	r3, [pc, #424]	@ (8004488 <HAL_RCC_GetSysClockFreq+0x200>)
 80042e0:	685b      	ldr	r3, [r3, #4]
 80042e2:	099b      	lsrs	r3, r3, #6
 80042e4:	2200      	movs	r2, #0
 80042e6:	63bb      	str	r3, [r7, #56]	@ 0x38
 80042e8:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80042ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80042ec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80042f0:	633b      	str	r3, [r7, #48]	@ 0x30
 80042f2:	2300      	movs	r3, #0
 80042f4:	637b      	str	r3, [r7, #52]	@ 0x34
 80042f6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80042fa:	4622      	mov	r2, r4
 80042fc:	462b      	mov	r3, r5
 80042fe:	f04f 0000 	mov.w	r0, #0
 8004302:	f04f 0100 	mov.w	r1, #0
 8004306:	0159      	lsls	r1, r3, #5
 8004308:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800430c:	0150      	lsls	r0, r2, #5
 800430e:	4602      	mov	r2, r0
 8004310:	460b      	mov	r3, r1
 8004312:	4621      	mov	r1, r4
 8004314:	1a51      	subs	r1, r2, r1
 8004316:	6139      	str	r1, [r7, #16]
 8004318:	4629      	mov	r1, r5
 800431a:	eb63 0301 	sbc.w	r3, r3, r1
 800431e:	617b      	str	r3, [r7, #20]
 8004320:	f04f 0200 	mov.w	r2, #0
 8004324:	f04f 0300 	mov.w	r3, #0
 8004328:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800432c:	4659      	mov	r1, fp
 800432e:	018b      	lsls	r3, r1, #6
 8004330:	4651      	mov	r1, sl
 8004332:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004336:	4651      	mov	r1, sl
 8004338:	018a      	lsls	r2, r1, #6
 800433a:	4651      	mov	r1, sl
 800433c:	ebb2 0801 	subs.w	r8, r2, r1
 8004340:	4659      	mov	r1, fp
 8004342:	eb63 0901 	sbc.w	r9, r3, r1
 8004346:	f04f 0200 	mov.w	r2, #0
 800434a:	f04f 0300 	mov.w	r3, #0
 800434e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004352:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004356:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800435a:	4690      	mov	r8, r2
 800435c:	4699      	mov	r9, r3
 800435e:	4623      	mov	r3, r4
 8004360:	eb18 0303 	adds.w	r3, r8, r3
 8004364:	60bb      	str	r3, [r7, #8]
 8004366:	462b      	mov	r3, r5
 8004368:	eb49 0303 	adc.w	r3, r9, r3
 800436c:	60fb      	str	r3, [r7, #12]
 800436e:	f04f 0200 	mov.w	r2, #0
 8004372:	f04f 0300 	mov.w	r3, #0
 8004376:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800437a:	4629      	mov	r1, r5
 800437c:	024b      	lsls	r3, r1, #9
 800437e:	4621      	mov	r1, r4
 8004380:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004384:	4621      	mov	r1, r4
 8004386:	024a      	lsls	r2, r1, #9
 8004388:	4610      	mov	r0, r2
 800438a:	4619      	mov	r1, r3
 800438c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800438e:	2200      	movs	r2, #0
 8004390:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004392:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004394:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004398:	f7fb ff20 	bl	80001dc <__aeabi_uldivmod>
 800439c:	4602      	mov	r2, r0
 800439e:	460b      	mov	r3, r1
 80043a0:	4613      	mov	r3, r2
 80043a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80043a4:	e058      	b.n	8004458 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80043a6:	4b38      	ldr	r3, [pc, #224]	@ (8004488 <HAL_RCC_GetSysClockFreq+0x200>)
 80043a8:	685b      	ldr	r3, [r3, #4]
 80043aa:	099b      	lsrs	r3, r3, #6
 80043ac:	2200      	movs	r2, #0
 80043ae:	4618      	mov	r0, r3
 80043b0:	4611      	mov	r1, r2
 80043b2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80043b6:	623b      	str	r3, [r7, #32]
 80043b8:	2300      	movs	r3, #0
 80043ba:	627b      	str	r3, [r7, #36]	@ 0x24
 80043bc:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80043c0:	4642      	mov	r2, r8
 80043c2:	464b      	mov	r3, r9
 80043c4:	f04f 0000 	mov.w	r0, #0
 80043c8:	f04f 0100 	mov.w	r1, #0
 80043cc:	0159      	lsls	r1, r3, #5
 80043ce:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80043d2:	0150      	lsls	r0, r2, #5
 80043d4:	4602      	mov	r2, r0
 80043d6:	460b      	mov	r3, r1
 80043d8:	4641      	mov	r1, r8
 80043da:	ebb2 0a01 	subs.w	sl, r2, r1
 80043de:	4649      	mov	r1, r9
 80043e0:	eb63 0b01 	sbc.w	fp, r3, r1
 80043e4:	f04f 0200 	mov.w	r2, #0
 80043e8:	f04f 0300 	mov.w	r3, #0
 80043ec:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80043f0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80043f4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80043f8:	ebb2 040a 	subs.w	r4, r2, sl
 80043fc:	eb63 050b 	sbc.w	r5, r3, fp
 8004400:	f04f 0200 	mov.w	r2, #0
 8004404:	f04f 0300 	mov.w	r3, #0
 8004408:	00eb      	lsls	r3, r5, #3
 800440a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800440e:	00e2      	lsls	r2, r4, #3
 8004410:	4614      	mov	r4, r2
 8004412:	461d      	mov	r5, r3
 8004414:	4643      	mov	r3, r8
 8004416:	18e3      	adds	r3, r4, r3
 8004418:	603b      	str	r3, [r7, #0]
 800441a:	464b      	mov	r3, r9
 800441c:	eb45 0303 	adc.w	r3, r5, r3
 8004420:	607b      	str	r3, [r7, #4]
 8004422:	f04f 0200 	mov.w	r2, #0
 8004426:	f04f 0300 	mov.w	r3, #0
 800442a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800442e:	4629      	mov	r1, r5
 8004430:	028b      	lsls	r3, r1, #10
 8004432:	4621      	mov	r1, r4
 8004434:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004438:	4621      	mov	r1, r4
 800443a:	028a      	lsls	r2, r1, #10
 800443c:	4610      	mov	r0, r2
 800443e:	4619      	mov	r1, r3
 8004440:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004442:	2200      	movs	r2, #0
 8004444:	61bb      	str	r3, [r7, #24]
 8004446:	61fa      	str	r2, [r7, #28]
 8004448:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800444c:	f7fb fec6 	bl	80001dc <__aeabi_uldivmod>
 8004450:	4602      	mov	r2, r0
 8004452:	460b      	mov	r3, r1
 8004454:	4613      	mov	r3, r2
 8004456:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004458:	4b0b      	ldr	r3, [pc, #44]	@ (8004488 <HAL_RCC_GetSysClockFreq+0x200>)
 800445a:	685b      	ldr	r3, [r3, #4]
 800445c:	0c1b      	lsrs	r3, r3, #16
 800445e:	f003 0303 	and.w	r3, r3, #3
 8004462:	3301      	adds	r3, #1
 8004464:	005b      	lsls	r3, r3, #1
 8004466:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8004468:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800446a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800446c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004470:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004472:	e002      	b.n	800447a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004474:	4b05      	ldr	r3, [pc, #20]	@ (800448c <HAL_RCC_GetSysClockFreq+0x204>)
 8004476:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004478:	bf00      	nop
    }
  }
  return sysclockfreq;
 800447a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 800447c:	4618      	mov	r0, r3
 800447e:	3750      	adds	r7, #80	@ 0x50
 8004480:	46bd      	mov	sp, r7
 8004482:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004486:	bf00      	nop
 8004488:	40023800 	.word	0x40023800
 800448c:	00f42400 	.word	0x00f42400
 8004490:	007a1200 	.word	0x007a1200

08004494 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004494:	b580      	push	{r7, lr}
 8004496:	b082      	sub	sp, #8
 8004498:	af00      	add	r7, sp, #0
 800449a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d101      	bne.n	80044a6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80044a2:	2301      	movs	r3, #1
 80044a4:	e07b      	b.n	800459e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d108      	bne.n	80044c0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	685b      	ldr	r3, [r3, #4]
 80044b2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80044b6:	d009      	beq.n	80044cc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	2200      	movs	r2, #0
 80044bc:	61da      	str	r2, [r3, #28]
 80044be:	e005      	b.n	80044cc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	2200      	movs	r2, #0
 80044c4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	2200      	movs	r2, #0
 80044ca:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	2200      	movs	r2, #0
 80044d0:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80044d8:	b2db      	uxtb	r3, r3
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d106      	bne.n	80044ec <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	2200      	movs	r2, #0
 80044e2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80044e6:	6878      	ldr	r0, [r7, #4]
 80044e8:	f7fd fbe2 	bl	8001cb0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	2202      	movs	r2, #2
 80044f0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	681a      	ldr	r2, [r3, #0]
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004502:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	685b      	ldr	r3, [r3, #4]
 8004508:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	689b      	ldr	r3, [r3, #8]
 8004510:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004514:	431a      	orrs	r2, r3
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	68db      	ldr	r3, [r3, #12]
 800451a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800451e:	431a      	orrs	r2, r3
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	691b      	ldr	r3, [r3, #16]
 8004524:	f003 0302 	and.w	r3, r3, #2
 8004528:	431a      	orrs	r2, r3
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	695b      	ldr	r3, [r3, #20]
 800452e:	f003 0301 	and.w	r3, r3, #1
 8004532:	431a      	orrs	r2, r3
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	699b      	ldr	r3, [r3, #24]
 8004538:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800453c:	431a      	orrs	r2, r3
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	69db      	ldr	r3, [r3, #28]
 8004542:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004546:	431a      	orrs	r2, r3
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	6a1b      	ldr	r3, [r3, #32]
 800454c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004550:	ea42 0103 	orr.w	r1, r2, r3
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004558:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	430a      	orrs	r2, r1
 8004562:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	699b      	ldr	r3, [r3, #24]
 8004568:	0c1b      	lsrs	r3, r3, #16
 800456a:	f003 0104 	and.w	r1, r3, #4
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004572:	f003 0210 	and.w	r2, r3, #16
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	430a      	orrs	r2, r1
 800457c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	69da      	ldr	r2, [r3, #28]
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800458c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	2200      	movs	r2, #0
 8004592:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	2201      	movs	r2, #1
 8004598:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 800459c:	2300      	movs	r3, #0
}
 800459e:	4618      	mov	r0, r3
 80045a0:	3708      	adds	r7, #8
 80045a2:	46bd      	mov	sp, r7
 80045a4:	bd80      	pop	{r7, pc}

080045a6 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80045a6:	b580      	push	{r7, lr}
 80045a8:	b088      	sub	sp, #32
 80045aa:	af00      	add	r7, sp, #0
 80045ac:	60f8      	str	r0, [r7, #12]
 80045ae:	60b9      	str	r1, [r7, #8]
 80045b0:	603b      	str	r3, [r7, #0]
 80045b2:	4613      	mov	r3, r2
 80045b4:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80045b6:	f7fd fd3d 	bl	8002034 <HAL_GetTick>
 80045ba:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80045bc:	88fb      	ldrh	r3, [r7, #6]
 80045be:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80045c6:	b2db      	uxtb	r3, r3
 80045c8:	2b01      	cmp	r3, #1
 80045ca:	d001      	beq.n	80045d0 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80045cc:	2302      	movs	r3, #2
 80045ce:	e12a      	b.n	8004826 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 80045d0:	68bb      	ldr	r3, [r7, #8]
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d002      	beq.n	80045dc <HAL_SPI_Transmit+0x36>
 80045d6:	88fb      	ldrh	r3, [r7, #6]
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d101      	bne.n	80045e0 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80045dc:	2301      	movs	r3, #1
 80045de:	e122      	b.n	8004826 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80045e6:	2b01      	cmp	r3, #1
 80045e8:	d101      	bne.n	80045ee <HAL_SPI_Transmit+0x48>
 80045ea:	2302      	movs	r3, #2
 80045ec:	e11b      	b.n	8004826 <HAL_SPI_Transmit+0x280>
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	2201      	movs	r2, #1
 80045f2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	2203      	movs	r2, #3
 80045fa:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	2200      	movs	r2, #0
 8004602:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	68ba      	ldr	r2, [r7, #8]
 8004608:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	88fa      	ldrh	r2, [r7, #6]
 800460e:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	88fa      	ldrh	r2, [r7, #6]
 8004614:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	2200      	movs	r2, #0
 800461a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	2200      	movs	r2, #0
 8004620:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	2200      	movs	r2, #0
 8004626:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	2200      	movs	r2, #0
 800462c:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	2200      	movs	r2, #0
 8004632:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	689b      	ldr	r3, [r3, #8]
 8004638:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800463c:	d10f      	bne.n	800465e <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	681a      	ldr	r2, [r3, #0]
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800464c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	681a      	ldr	r2, [r3, #0]
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800465c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004668:	2b40      	cmp	r3, #64	@ 0x40
 800466a:	d007      	beq.n	800467c <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	681a      	ldr	r2, [r3, #0]
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800467a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	68db      	ldr	r3, [r3, #12]
 8004680:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004684:	d152      	bne.n	800472c <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	685b      	ldr	r3, [r3, #4]
 800468a:	2b00      	cmp	r3, #0
 800468c:	d002      	beq.n	8004694 <HAL_SPI_Transmit+0xee>
 800468e:	8b7b      	ldrh	r3, [r7, #26]
 8004690:	2b01      	cmp	r3, #1
 8004692:	d145      	bne.n	8004720 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004698:	881a      	ldrh	r2, [r3, #0]
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046a4:	1c9a      	adds	r2, r3, #2
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80046ae:	b29b      	uxth	r3, r3
 80046b0:	3b01      	subs	r3, #1
 80046b2:	b29a      	uxth	r2, r3
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80046b8:	e032      	b.n	8004720 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	689b      	ldr	r3, [r3, #8]
 80046c0:	f003 0302 	and.w	r3, r3, #2
 80046c4:	2b02      	cmp	r3, #2
 80046c6:	d112      	bne.n	80046ee <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046cc:	881a      	ldrh	r2, [r3, #0]
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046d8:	1c9a      	adds	r2, r3, #2
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80046e2:	b29b      	uxth	r3, r3
 80046e4:	3b01      	subs	r3, #1
 80046e6:	b29a      	uxth	r2, r3
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	86da      	strh	r2, [r3, #54]	@ 0x36
 80046ec:	e018      	b.n	8004720 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80046ee:	f7fd fca1 	bl	8002034 <HAL_GetTick>
 80046f2:	4602      	mov	r2, r0
 80046f4:	69fb      	ldr	r3, [r7, #28]
 80046f6:	1ad3      	subs	r3, r2, r3
 80046f8:	683a      	ldr	r2, [r7, #0]
 80046fa:	429a      	cmp	r2, r3
 80046fc:	d803      	bhi.n	8004706 <HAL_SPI_Transmit+0x160>
 80046fe:	683b      	ldr	r3, [r7, #0]
 8004700:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004704:	d102      	bne.n	800470c <HAL_SPI_Transmit+0x166>
 8004706:	683b      	ldr	r3, [r7, #0]
 8004708:	2b00      	cmp	r3, #0
 800470a:	d109      	bne.n	8004720 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	2201      	movs	r2, #1
 8004710:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	2200      	movs	r2, #0
 8004718:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800471c:	2303      	movs	r3, #3
 800471e:	e082      	b.n	8004826 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004724:	b29b      	uxth	r3, r3
 8004726:	2b00      	cmp	r3, #0
 8004728:	d1c7      	bne.n	80046ba <HAL_SPI_Transmit+0x114>
 800472a:	e053      	b.n	80047d4 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	685b      	ldr	r3, [r3, #4]
 8004730:	2b00      	cmp	r3, #0
 8004732:	d002      	beq.n	800473a <HAL_SPI_Transmit+0x194>
 8004734:	8b7b      	ldrh	r3, [r7, #26]
 8004736:	2b01      	cmp	r3, #1
 8004738:	d147      	bne.n	80047ca <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	330c      	adds	r3, #12
 8004744:	7812      	ldrb	r2, [r2, #0]
 8004746:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800474c:	1c5a      	adds	r2, r3, #1
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004756:	b29b      	uxth	r3, r3
 8004758:	3b01      	subs	r3, #1
 800475a:	b29a      	uxth	r2, r3
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004760:	e033      	b.n	80047ca <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	689b      	ldr	r3, [r3, #8]
 8004768:	f003 0302 	and.w	r3, r3, #2
 800476c:	2b02      	cmp	r3, #2
 800476e:	d113      	bne.n	8004798 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	330c      	adds	r3, #12
 800477a:	7812      	ldrb	r2, [r2, #0]
 800477c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004782:	1c5a      	adds	r2, r3, #1
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800478c:	b29b      	uxth	r3, r3
 800478e:	3b01      	subs	r3, #1
 8004790:	b29a      	uxth	r2, r3
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004796:	e018      	b.n	80047ca <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004798:	f7fd fc4c 	bl	8002034 <HAL_GetTick>
 800479c:	4602      	mov	r2, r0
 800479e:	69fb      	ldr	r3, [r7, #28]
 80047a0:	1ad3      	subs	r3, r2, r3
 80047a2:	683a      	ldr	r2, [r7, #0]
 80047a4:	429a      	cmp	r2, r3
 80047a6:	d803      	bhi.n	80047b0 <HAL_SPI_Transmit+0x20a>
 80047a8:	683b      	ldr	r3, [r7, #0]
 80047aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047ae:	d102      	bne.n	80047b6 <HAL_SPI_Transmit+0x210>
 80047b0:	683b      	ldr	r3, [r7, #0]
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d109      	bne.n	80047ca <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	2201      	movs	r2, #1
 80047ba:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	2200      	movs	r2, #0
 80047c2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80047c6:	2303      	movs	r3, #3
 80047c8:	e02d      	b.n	8004826 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80047ce:	b29b      	uxth	r3, r3
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d1c6      	bne.n	8004762 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80047d4:	69fa      	ldr	r2, [r7, #28]
 80047d6:	6839      	ldr	r1, [r7, #0]
 80047d8:	68f8      	ldr	r0, [r7, #12]
 80047da:	f000 f8b1 	bl	8004940 <SPI_EndRxTxTransaction>
 80047de:	4603      	mov	r3, r0
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d002      	beq.n	80047ea <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	2220      	movs	r2, #32
 80047e8:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	689b      	ldr	r3, [r3, #8]
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d10a      	bne.n	8004808 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80047f2:	2300      	movs	r3, #0
 80047f4:	617b      	str	r3, [r7, #20]
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	68db      	ldr	r3, [r3, #12]
 80047fc:	617b      	str	r3, [r7, #20]
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	689b      	ldr	r3, [r3, #8]
 8004804:	617b      	str	r3, [r7, #20]
 8004806:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	2201      	movs	r2, #1
 800480c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	2200      	movs	r2, #0
 8004814:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800481c:	2b00      	cmp	r3, #0
 800481e:	d001      	beq.n	8004824 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8004820:	2301      	movs	r3, #1
 8004822:	e000      	b.n	8004826 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8004824:	2300      	movs	r3, #0
  }
}
 8004826:	4618      	mov	r0, r3
 8004828:	3720      	adds	r7, #32
 800482a:	46bd      	mov	sp, r7
 800482c:	bd80      	pop	{r7, pc}
	...

08004830 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004830:	b580      	push	{r7, lr}
 8004832:	b088      	sub	sp, #32
 8004834:	af00      	add	r7, sp, #0
 8004836:	60f8      	str	r0, [r7, #12]
 8004838:	60b9      	str	r1, [r7, #8]
 800483a:	603b      	str	r3, [r7, #0]
 800483c:	4613      	mov	r3, r2
 800483e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004840:	f7fd fbf8 	bl	8002034 <HAL_GetTick>
 8004844:	4602      	mov	r2, r0
 8004846:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004848:	1a9b      	subs	r3, r3, r2
 800484a:	683a      	ldr	r2, [r7, #0]
 800484c:	4413      	add	r3, r2
 800484e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004850:	f7fd fbf0 	bl	8002034 <HAL_GetTick>
 8004854:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004856:	4b39      	ldr	r3, [pc, #228]	@ (800493c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	015b      	lsls	r3, r3, #5
 800485c:	0d1b      	lsrs	r3, r3, #20
 800485e:	69fa      	ldr	r2, [r7, #28]
 8004860:	fb02 f303 	mul.w	r3, r2, r3
 8004864:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004866:	e055      	b.n	8004914 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004868:	683b      	ldr	r3, [r7, #0]
 800486a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800486e:	d051      	beq.n	8004914 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004870:	f7fd fbe0 	bl	8002034 <HAL_GetTick>
 8004874:	4602      	mov	r2, r0
 8004876:	69bb      	ldr	r3, [r7, #24]
 8004878:	1ad3      	subs	r3, r2, r3
 800487a:	69fa      	ldr	r2, [r7, #28]
 800487c:	429a      	cmp	r2, r3
 800487e:	d902      	bls.n	8004886 <SPI_WaitFlagStateUntilTimeout+0x56>
 8004880:	69fb      	ldr	r3, [r7, #28]
 8004882:	2b00      	cmp	r3, #0
 8004884:	d13d      	bne.n	8004902 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	685a      	ldr	r2, [r3, #4]
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004894:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	685b      	ldr	r3, [r3, #4]
 800489a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800489e:	d111      	bne.n	80048c4 <SPI_WaitFlagStateUntilTimeout+0x94>
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	689b      	ldr	r3, [r3, #8]
 80048a4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80048a8:	d004      	beq.n	80048b4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	689b      	ldr	r3, [r3, #8]
 80048ae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80048b2:	d107      	bne.n	80048c4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	681a      	ldr	r2, [r3, #0]
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80048c2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048c8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80048cc:	d10f      	bne.n	80048ee <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	681a      	ldr	r2, [r3, #0]
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80048dc:	601a      	str	r2, [r3, #0]
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	681a      	ldr	r2, [r3, #0]
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80048ec:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	2201      	movs	r2, #1
 80048f2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	2200      	movs	r2, #0
 80048fa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80048fe:	2303      	movs	r3, #3
 8004900:	e018      	b.n	8004934 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004902:	697b      	ldr	r3, [r7, #20]
 8004904:	2b00      	cmp	r3, #0
 8004906:	d102      	bne.n	800490e <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8004908:	2300      	movs	r3, #0
 800490a:	61fb      	str	r3, [r7, #28]
 800490c:	e002      	b.n	8004914 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 800490e:	697b      	ldr	r3, [r7, #20]
 8004910:	3b01      	subs	r3, #1
 8004912:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	689a      	ldr	r2, [r3, #8]
 800491a:	68bb      	ldr	r3, [r7, #8]
 800491c:	4013      	ands	r3, r2
 800491e:	68ba      	ldr	r2, [r7, #8]
 8004920:	429a      	cmp	r2, r3
 8004922:	bf0c      	ite	eq
 8004924:	2301      	moveq	r3, #1
 8004926:	2300      	movne	r3, #0
 8004928:	b2db      	uxtb	r3, r3
 800492a:	461a      	mov	r2, r3
 800492c:	79fb      	ldrb	r3, [r7, #7]
 800492e:	429a      	cmp	r2, r3
 8004930:	d19a      	bne.n	8004868 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8004932:	2300      	movs	r3, #0
}
 8004934:	4618      	mov	r0, r3
 8004936:	3720      	adds	r7, #32
 8004938:	46bd      	mov	sp, r7
 800493a:	bd80      	pop	{r7, pc}
 800493c:	20000008 	.word	0x20000008

08004940 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004940:	b580      	push	{r7, lr}
 8004942:	b088      	sub	sp, #32
 8004944:	af02      	add	r7, sp, #8
 8004946:	60f8      	str	r0, [r7, #12]
 8004948:	60b9      	str	r1, [r7, #8]
 800494a:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	9300      	str	r3, [sp, #0]
 8004950:	68bb      	ldr	r3, [r7, #8]
 8004952:	2201      	movs	r2, #1
 8004954:	2102      	movs	r1, #2
 8004956:	68f8      	ldr	r0, [r7, #12]
 8004958:	f7ff ff6a 	bl	8004830 <SPI_WaitFlagStateUntilTimeout>
 800495c:	4603      	mov	r3, r0
 800495e:	2b00      	cmp	r3, #0
 8004960:	d007      	beq.n	8004972 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004966:	f043 0220 	orr.w	r2, r3, #32
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800496e:	2303      	movs	r3, #3
 8004970:	e032      	b.n	80049d8 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004972:	4b1b      	ldr	r3, [pc, #108]	@ (80049e0 <SPI_EndRxTxTransaction+0xa0>)
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	4a1b      	ldr	r2, [pc, #108]	@ (80049e4 <SPI_EndRxTxTransaction+0xa4>)
 8004978:	fba2 2303 	umull	r2, r3, r2, r3
 800497c:	0d5b      	lsrs	r3, r3, #21
 800497e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8004982:	fb02 f303 	mul.w	r3, r2, r3
 8004986:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	685b      	ldr	r3, [r3, #4]
 800498c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004990:	d112      	bne.n	80049b8 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	9300      	str	r3, [sp, #0]
 8004996:	68bb      	ldr	r3, [r7, #8]
 8004998:	2200      	movs	r2, #0
 800499a:	2180      	movs	r1, #128	@ 0x80
 800499c:	68f8      	ldr	r0, [r7, #12]
 800499e:	f7ff ff47 	bl	8004830 <SPI_WaitFlagStateUntilTimeout>
 80049a2:	4603      	mov	r3, r0
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d016      	beq.n	80049d6 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80049ac:	f043 0220 	orr.w	r2, r3, #32
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80049b4:	2303      	movs	r3, #3
 80049b6:	e00f      	b.n	80049d8 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80049b8:	697b      	ldr	r3, [r7, #20]
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d00a      	beq.n	80049d4 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 80049be:	697b      	ldr	r3, [r7, #20]
 80049c0:	3b01      	subs	r3, #1
 80049c2:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	689b      	ldr	r3, [r3, #8]
 80049ca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80049ce:	2b80      	cmp	r3, #128	@ 0x80
 80049d0:	d0f2      	beq.n	80049b8 <SPI_EndRxTxTransaction+0x78>
 80049d2:	e000      	b.n	80049d6 <SPI_EndRxTxTransaction+0x96>
        break;
 80049d4:	bf00      	nop
  }

  return HAL_OK;
 80049d6:	2300      	movs	r3, #0
}
 80049d8:	4618      	mov	r0, r3
 80049da:	3718      	adds	r7, #24
 80049dc:	46bd      	mov	sp, r7
 80049de:	bd80      	pop	{r7, pc}
 80049e0:	20000008 	.word	0x20000008
 80049e4:	165e9f81 	.word	0x165e9f81

080049e8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80049e8:	b580      	push	{r7, lr}
 80049ea:	b082      	sub	sp, #8
 80049ec:	af00      	add	r7, sp, #0
 80049ee:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d101      	bne.n	80049fa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80049f6:	2301      	movs	r3, #1
 80049f8:	e041      	b.n	8004a7e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004a00:	b2db      	uxtb	r3, r3
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d106      	bne.n	8004a14 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	2200      	movs	r2, #0
 8004a0a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004a0e:	6878      	ldr	r0, [r7, #4]
 8004a10:	f7fd fa58 	bl	8001ec4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	2202      	movs	r2, #2
 8004a18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681a      	ldr	r2, [r3, #0]
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	3304      	adds	r3, #4
 8004a24:	4619      	mov	r1, r3
 8004a26:	4610      	mov	r0, r2
 8004a28:	f000 fa7e 	bl	8004f28 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	2201      	movs	r2, #1
 8004a30:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	2201      	movs	r2, #1
 8004a38:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	2201      	movs	r2, #1
 8004a40:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	2201      	movs	r2, #1
 8004a48:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	2201      	movs	r2, #1
 8004a50:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	2201      	movs	r2, #1
 8004a58:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	2201      	movs	r2, #1
 8004a60:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	2201      	movs	r2, #1
 8004a68:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	2201      	movs	r2, #1
 8004a70:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	2201      	movs	r2, #1
 8004a78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004a7c:	2300      	movs	r3, #0
}
 8004a7e:	4618      	mov	r0, r3
 8004a80:	3708      	adds	r7, #8
 8004a82:	46bd      	mov	sp, r7
 8004a84:	bd80      	pop	{r7, pc}
	...

08004a88 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004a88:	b480      	push	{r7}
 8004a8a:	b085      	sub	sp, #20
 8004a8c:	af00      	add	r7, sp, #0
 8004a8e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004a96:	b2db      	uxtb	r3, r3
 8004a98:	2b01      	cmp	r3, #1
 8004a9a:	d001      	beq.n	8004aa0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004a9c:	2301      	movs	r3, #1
 8004a9e:	e04e      	b.n	8004b3e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	2202      	movs	r2, #2
 8004aa4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	68da      	ldr	r2, [r3, #12]
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	f042 0201 	orr.w	r2, r2, #1
 8004ab6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	4a23      	ldr	r2, [pc, #140]	@ (8004b4c <HAL_TIM_Base_Start_IT+0xc4>)
 8004abe:	4293      	cmp	r3, r2
 8004ac0:	d022      	beq.n	8004b08 <HAL_TIM_Base_Start_IT+0x80>
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004aca:	d01d      	beq.n	8004b08 <HAL_TIM_Base_Start_IT+0x80>
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	4a1f      	ldr	r2, [pc, #124]	@ (8004b50 <HAL_TIM_Base_Start_IT+0xc8>)
 8004ad2:	4293      	cmp	r3, r2
 8004ad4:	d018      	beq.n	8004b08 <HAL_TIM_Base_Start_IT+0x80>
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	4a1e      	ldr	r2, [pc, #120]	@ (8004b54 <HAL_TIM_Base_Start_IT+0xcc>)
 8004adc:	4293      	cmp	r3, r2
 8004ade:	d013      	beq.n	8004b08 <HAL_TIM_Base_Start_IT+0x80>
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	4a1c      	ldr	r2, [pc, #112]	@ (8004b58 <HAL_TIM_Base_Start_IT+0xd0>)
 8004ae6:	4293      	cmp	r3, r2
 8004ae8:	d00e      	beq.n	8004b08 <HAL_TIM_Base_Start_IT+0x80>
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	4a1b      	ldr	r2, [pc, #108]	@ (8004b5c <HAL_TIM_Base_Start_IT+0xd4>)
 8004af0:	4293      	cmp	r3, r2
 8004af2:	d009      	beq.n	8004b08 <HAL_TIM_Base_Start_IT+0x80>
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	4a19      	ldr	r2, [pc, #100]	@ (8004b60 <HAL_TIM_Base_Start_IT+0xd8>)
 8004afa:	4293      	cmp	r3, r2
 8004afc:	d004      	beq.n	8004b08 <HAL_TIM_Base_Start_IT+0x80>
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	4a18      	ldr	r2, [pc, #96]	@ (8004b64 <HAL_TIM_Base_Start_IT+0xdc>)
 8004b04:	4293      	cmp	r3, r2
 8004b06:	d111      	bne.n	8004b2c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	689b      	ldr	r3, [r3, #8]
 8004b0e:	f003 0307 	and.w	r3, r3, #7
 8004b12:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	2b06      	cmp	r3, #6
 8004b18:	d010      	beq.n	8004b3c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	681a      	ldr	r2, [r3, #0]
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	f042 0201 	orr.w	r2, r2, #1
 8004b28:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b2a:	e007      	b.n	8004b3c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	681a      	ldr	r2, [r3, #0]
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	f042 0201 	orr.w	r2, r2, #1
 8004b3a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004b3c:	2300      	movs	r3, #0
}
 8004b3e:	4618      	mov	r0, r3
 8004b40:	3714      	adds	r7, #20
 8004b42:	46bd      	mov	sp, r7
 8004b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b48:	4770      	bx	lr
 8004b4a:	bf00      	nop
 8004b4c:	40010000 	.word	0x40010000
 8004b50:	40000400 	.word	0x40000400
 8004b54:	40000800 	.word	0x40000800
 8004b58:	40000c00 	.word	0x40000c00
 8004b5c:	40010400 	.word	0x40010400
 8004b60:	40014000 	.word	0x40014000
 8004b64:	40001800 	.word	0x40001800

08004b68 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004b68:	b580      	push	{r7, lr}
 8004b6a:	b084      	sub	sp, #16
 8004b6c:	af00      	add	r7, sp, #0
 8004b6e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	68db      	ldr	r3, [r3, #12]
 8004b76:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	691b      	ldr	r3, [r3, #16]
 8004b7e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004b80:	68bb      	ldr	r3, [r7, #8]
 8004b82:	f003 0302 	and.w	r3, r3, #2
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d020      	beq.n	8004bcc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	f003 0302 	and.w	r3, r3, #2
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d01b      	beq.n	8004bcc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	f06f 0202 	mvn.w	r2, #2
 8004b9c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	2201      	movs	r2, #1
 8004ba2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	699b      	ldr	r3, [r3, #24]
 8004baa:	f003 0303 	and.w	r3, r3, #3
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d003      	beq.n	8004bba <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004bb2:	6878      	ldr	r0, [r7, #4]
 8004bb4:	f000 f999 	bl	8004eea <HAL_TIM_IC_CaptureCallback>
 8004bb8:	e005      	b.n	8004bc6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004bba:	6878      	ldr	r0, [r7, #4]
 8004bbc:	f000 f98b 	bl	8004ed6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004bc0:	6878      	ldr	r0, [r7, #4]
 8004bc2:	f000 f99c 	bl	8004efe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	2200      	movs	r2, #0
 8004bca:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004bcc:	68bb      	ldr	r3, [r7, #8]
 8004bce:	f003 0304 	and.w	r3, r3, #4
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d020      	beq.n	8004c18 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	f003 0304 	and.w	r3, r3, #4
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d01b      	beq.n	8004c18 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	f06f 0204 	mvn.w	r2, #4
 8004be8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	2202      	movs	r2, #2
 8004bee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	699b      	ldr	r3, [r3, #24]
 8004bf6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d003      	beq.n	8004c06 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004bfe:	6878      	ldr	r0, [r7, #4]
 8004c00:	f000 f973 	bl	8004eea <HAL_TIM_IC_CaptureCallback>
 8004c04:	e005      	b.n	8004c12 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004c06:	6878      	ldr	r0, [r7, #4]
 8004c08:	f000 f965 	bl	8004ed6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004c0c:	6878      	ldr	r0, [r7, #4]
 8004c0e:	f000 f976 	bl	8004efe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	2200      	movs	r2, #0
 8004c16:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004c18:	68bb      	ldr	r3, [r7, #8]
 8004c1a:	f003 0308 	and.w	r3, r3, #8
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d020      	beq.n	8004c64 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	f003 0308 	and.w	r3, r3, #8
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d01b      	beq.n	8004c64 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	f06f 0208 	mvn.w	r2, #8
 8004c34:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	2204      	movs	r2, #4
 8004c3a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	69db      	ldr	r3, [r3, #28]
 8004c42:	f003 0303 	and.w	r3, r3, #3
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d003      	beq.n	8004c52 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004c4a:	6878      	ldr	r0, [r7, #4]
 8004c4c:	f000 f94d 	bl	8004eea <HAL_TIM_IC_CaptureCallback>
 8004c50:	e005      	b.n	8004c5e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004c52:	6878      	ldr	r0, [r7, #4]
 8004c54:	f000 f93f 	bl	8004ed6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004c58:	6878      	ldr	r0, [r7, #4]
 8004c5a:	f000 f950 	bl	8004efe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	2200      	movs	r2, #0
 8004c62:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004c64:	68bb      	ldr	r3, [r7, #8]
 8004c66:	f003 0310 	and.w	r3, r3, #16
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d020      	beq.n	8004cb0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	f003 0310 	and.w	r3, r3, #16
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d01b      	beq.n	8004cb0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	f06f 0210 	mvn.w	r2, #16
 8004c80:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	2208      	movs	r2, #8
 8004c86:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	69db      	ldr	r3, [r3, #28]
 8004c8e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d003      	beq.n	8004c9e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004c96:	6878      	ldr	r0, [r7, #4]
 8004c98:	f000 f927 	bl	8004eea <HAL_TIM_IC_CaptureCallback>
 8004c9c:	e005      	b.n	8004caa <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004c9e:	6878      	ldr	r0, [r7, #4]
 8004ca0:	f000 f919 	bl	8004ed6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004ca4:	6878      	ldr	r0, [r7, #4]
 8004ca6:	f000 f92a 	bl	8004efe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	2200      	movs	r2, #0
 8004cae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004cb0:	68bb      	ldr	r3, [r7, #8]
 8004cb2:	f003 0301 	and.w	r3, r3, #1
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d00c      	beq.n	8004cd4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	f003 0301 	and.w	r3, r3, #1
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d007      	beq.n	8004cd4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	f06f 0201 	mvn.w	r2, #1
 8004ccc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004cce:	6878      	ldr	r0, [r7, #4]
 8004cd0:	f000 fea5 	bl	8005a1e <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004cd4:	68bb      	ldr	r3, [r7, #8]
 8004cd6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d00c      	beq.n	8004cf8 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d007      	beq.n	8004cf8 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004cf0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004cf2:	6878      	ldr	r0, [r7, #4]
 8004cf4:	f000 fa62 	bl	80051bc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004cf8:	68bb      	ldr	r3, [r7, #8]
 8004cfa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d00c      	beq.n	8004d1c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d007      	beq.n	8004d1c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004d14:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004d16:	6878      	ldr	r0, [r7, #4]
 8004d18:	f000 f8fb 	bl	8004f12 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004d1c:	68bb      	ldr	r3, [r7, #8]
 8004d1e:	f003 0320 	and.w	r3, r3, #32
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d00c      	beq.n	8004d40 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	f003 0320 	and.w	r3, r3, #32
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d007      	beq.n	8004d40 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	f06f 0220 	mvn.w	r2, #32
 8004d38:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004d3a:	6878      	ldr	r0, [r7, #4]
 8004d3c:	f000 fa34 	bl	80051a8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004d40:	bf00      	nop
 8004d42:	3710      	adds	r7, #16
 8004d44:	46bd      	mov	sp, r7
 8004d46:	bd80      	pop	{r7, pc}

08004d48 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004d48:	b580      	push	{r7, lr}
 8004d4a:	b084      	sub	sp, #16
 8004d4c:	af00      	add	r7, sp, #0
 8004d4e:	6078      	str	r0, [r7, #4]
 8004d50:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004d52:	2300      	movs	r3, #0
 8004d54:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004d5c:	2b01      	cmp	r3, #1
 8004d5e:	d101      	bne.n	8004d64 <HAL_TIM_ConfigClockSource+0x1c>
 8004d60:	2302      	movs	r3, #2
 8004d62:	e0b4      	b.n	8004ece <HAL_TIM_ConfigClockSource+0x186>
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	2201      	movs	r2, #1
 8004d68:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	2202      	movs	r2, #2
 8004d70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	689b      	ldr	r3, [r3, #8]
 8004d7a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004d7c:	68bb      	ldr	r3, [r7, #8]
 8004d7e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004d82:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004d84:	68bb      	ldr	r3, [r7, #8]
 8004d86:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004d8a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	68ba      	ldr	r2, [r7, #8]
 8004d92:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004d94:	683b      	ldr	r3, [r7, #0]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004d9c:	d03e      	beq.n	8004e1c <HAL_TIM_ConfigClockSource+0xd4>
 8004d9e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004da2:	f200 8087 	bhi.w	8004eb4 <HAL_TIM_ConfigClockSource+0x16c>
 8004da6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004daa:	f000 8086 	beq.w	8004eba <HAL_TIM_ConfigClockSource+0x172>
 8004dae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004db2:	d87f      	bhi.n	8004eb4 <HAL_TIM_ConfigClockSource+0x16c>
 8004db4:	2b70      	cmp	r3, #112	@ 0x70
 8004db6:	d01a      	beq.n	8004dee <HAL_TIM_ConfigClockSource+0xa6>
 8004db8:	2b70      	cmp	r3, #112	@ 0x70
 8004dba:	d87b      	bhi.n	8004eb4 <HAL_TIM_ConfigClockSource+0x16c>
 8004dbc:	2b60      	cmp	r3, #96	@ 0x60
 8004dbe:	d050      	beq.n	8004e62 <HAL_TIM_ConfigClockSource+0x11a>
 8004dc0:	2b60      	cmp	r3, #96	@ 0x60
 8004dc2:	d877      	bhi.n	8004eb4 <HAL_TIM_ConfigClockSource+0x16c>
 8004dc4:	2b50      	cmp	r3, #80	@ 0x50
 8004dc6:	d03c      	beq.n	8004e42 <HAL_TIM_ConfigClockSource+0xfa>
 8004dc8:	2b50      	cmp	r3, #80	@ 0x50
 8004dca:	d873      	bhi.n	8004eb4 <HAL_TIM_ConfigClockSource+0x16c>
 8004dcc:	2b40      	cmp	r3, #64	@ 0x40
 8004dce:	d058      	beq.n	8004e82 <HAL_TIM_ConfigClockSource+0x13a>
 8004dd0:	2b40      	cmp	r3, #64	@ 0x40
 8004dd2:	d86f      	bhi.n	8004eb4 <HAL_TIM_ConfigClockSource+0x16c>
 8004dd4:	2b30      	cmp	r3, #48	@ 0x30
 8004dd6:	d064      	beq.n	8004ea2 <HAL_TIM_ConfigClockSource+0x15a>
 8004dd8:	2b30      	cmp	r3, #48	@ 0x30
 8004dda:	d86b      	bhi.n	8004eb4 <HAL_TIM_ConfigClockSource+0x16c>
 8004ddc:	2b20      	cmp	r3, #32
 8004dde:	d060      	beq.n	8004ea2 <HAL_TIM_ConfigClockSource+0x15a>
 8004de0:	2b20      	cmp	r3, #32
 8004de2:	d867      	bhi.n	8004eb4 <HAL_TIM_ConfigClockSource+0x16c>
 8004de4:	2b00      	cmp	r3, #0
 8004de6:	d05c      	beq.n	8004ea2 <HAL_TIM_ConfigClockSource+0x15a>
 8004de8:	2b10      	cmp	r3, #16
 8004dea:	d05a      	beq.n	8004ea2 <HAL_TIM_ConfigClockSource+0x15a>
 8004dec:	e062      	b.n	8004eb4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004df2:	683b      	ldr	r3, [r7, #0]
 8004df4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004df6:	683b      	ldr	r3, [r7, #0]
 8004df8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004dfa:	683b      	ldr	r3, [r7, #0]
 8004dfc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004dfe:	f000 f9b3 	bl	8005168 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	689b      	ldr	r3, [r3, #8]
 8004e08:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004e0a:	68bb      	ldr	r3, [r7, #8]
 8004e0c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004e10:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	68ba      	ldr	r2, [r7, #8]
 8004e18:	609a      	str	r2, [r3, #8]
      break;
 8004e1a:	e04f      	b.n	8004ebc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004e20:	683b      	ldr	r3, [r7, #0]
 8004e22:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004e24:	683b      	ldr	r3, [r7, #0]
 8004e26:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004e28:	683b      	ldr	r3, [r7, #0]
 8004e2a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004e2c:	f000 f99c 	bl	8005168 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	689a      	ldr	r2, [r3, #8]
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004e3e:	609a      	str	r2, [r3, #8]
      break;
 8004e40:	e03c      	b.n	8004ebc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004e46:	683b      	ldr	r3, [r7, #0]
 8004e48:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004e4a:	683b      	ldr	r3, [r7, #0]
 8004e4c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004e4e:	461a      	mov	r2, r3
 8004e50:	f000 f910 	bl	8005074 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	2150      	movs	r1, #80	@ 0x50
 8004e5a:	4618      	mov	r0, r3
 8004e5c:	f000 f969 	bl	8005132 <TIM_ITRx_SetConfig>
      break;
 8004e60:	e02c      	b.n	8004ebc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004e66:	683b      	ldr	r3, [r7, #0]
 8004e68:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004e6a:	683b      	ldr	r3, [r7, #0]
 8004e6c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004e6e:	461a      	mov	r2, r3
 8004e70:	f000 f92f 	bl	80050d2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	2160      	movs	r1, #96	@ 0x60
 8004e7a:	4618      	mov	r0, r3
 8004e7c:	f000 f959 	bl	8005132 <TIM_ITRx_SetConfig>
      break;
 8004e80:	e01c      	b.n	8004ebc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004e86:	683b      	ldr	r3, [r7, #0]
 8004e88:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004e8a:	683b      	ldr	r3, [r7, #0]
 8004e8c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004e8e:	461a      	mov	r2, r3
 8004e90:	f000 f8f0 	bl	8005074 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	2140      	movs	r1, #64	@ 0x40
 8004e9a:	4618      	mov	r0, r3
 8004e9c:	f000 f949 	bl	8005132 <TIM_ITRx_SetConfig>
      break;
 8004ea0:	e00c      	b.n	8004ebc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	681a      	ldr	r2, [r3, #0]
 8004ea6:	683b      	ldr	r3, [r7, #0]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	4619      	mov	r1, r3
 8004eac:	4610      	mov	r0, r2
 8004eae:	f000 f940 	bl	8005132 <TIM_ITRx_SetConfig>
      break;
 8004eb2:	e003      	b.n	8004ebc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004eb4:	2301      	movs	r3, #1
 8004eb6:	73fb      	strb	r3, [r7, #15]
      break;
 8004eb8:	e000      	b.n	8004ebc <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004eba:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	2201      	movs	r2, #1
 8004ec0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	2200      	movs	r2, #0
 8004ec8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004ecc:	7bfb      	ldrb	r3, [r7, #15]
}
 8004ece:	4618      	mov	r0, r3
 8004ed0:	3710      	adds	r7, #16
 8004ed2:	46bd      	mov	sp, r7
 8004ed4:	bd80      	pop	{r7, pc}

08004ed6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004ed6:	b480      	push	{r7}
 8004ed8:	b083      	sub	sp, #12
 8004eda:	af00      	add	r7, sp, #0
 8004edc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004ede:	bf00      	nop
 8004ee0:	370c      	adds	r7, #12
 8004ee2:	46bd      	mov	sp, r7
 8004ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ee8:	4770      	bx	lr

08004eea <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004eea:	b480      	push	{r7}
 8004eec:	b083      	sub	sp, #12
 8004eee:	af00      	add	r7, sp, #0
 8004ef0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004ef2:	bf00      	nop
 8004ef4:	370c      	adds	r7, #12
 8004ef6:	46bd      	mov	sp, r7
 8004ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004efc:	4770      	bx	lr

08004efe <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004efe:	b480      	push	{r7}
 8004f00:	b083      	sub	sp, #12
 8004f02:	af00      	add	r7, sp, #0
 8004f04:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004f06:	bf00      	nop
 8004f08:	370c      	adds	r7, #12
 8004f0a:	46bd      	mov	sp, r7
 8004f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f10:	4770      	bx	lr

08004f12 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004f12:	b480      	push	{r7}
 8004f14:	b083      	sub	sp, #12
 8004f16:	af00      	add	r7, sp, #0
 8004f18:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004f1a:	bf00      	nop
 8004f1c:	370c      	adds	r7, #12
 8004f1e:	46bd      	mov	sp, r7
 8004f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f24:	4770      	bx	lr
	...

08004f28 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004f28:	b480      	push	{r7}
 8004f2a:	b085      	sub	sp, #20
 8004f2c:	af00      	add	r7, sp, #0
 8004f2e:	6078      	str	r0, [r7, #4]
 8004f30:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	4a43      	ldr	r2, [pc, #268]	@ (8005048 <TIM_Base_SetConfig+0x120>)
 8004f3c:	4293      	cmp	r3, r2
 8004f3e:	d013      	beq.n	8004f68 <TIM_Base_SetConfig+0x40>
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004f46:	d00f      	beq.n	8004f68 <TIM_Base_SetConfig+0x40>
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	4a40      	ldr	r2, [pc, #256]	@ (800504c <TIM_Base_SetConfig+0x124>)
 8004f4c:	4293      	cmp	r3, r2
 8004f4e:	d00b      	beq.n	8004f68 <TIM_Base_SetConfig+0x40>
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	4a3f      	ldr	r2, [pc, #252]	@ (8005050 <TIM_Base_SetConfig+0x128>)
 8004f54:	4293      	cmp	r3, r2
 8004f56:	d007      	beq.n	8004f68 <TIM_Base_SetConfig+0x40>
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	4a3e      	ldr	r2, [pc, #248]	@ (8005054 <TIM_Base_SetConfig+0x12c>)
 8004f5c:	4293      	cmp	r3, r2
 8004f5e:	d003      	beq.n	8004f68 <TIM_Base_SetConfig+0x40>
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	4a3d      	ldr	r2, [pc, #244]	@ (8005058 <TIM_Base_SetConfig+0x130>)
 8004f64:	4293      	cmp	r3, r2
 8004f66:	d108      	bne.n	8004f7a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004f6e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004f70:	683b      	ldr	r3, [r7, #0]
 8004f72:	685b      	ldr	r3, [r3, #4]
 8004f74:	68fa      	ldr	r2, [r7, #12]
 8004f76:	4313      	orrs	r3, r2
 8004f78:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	4a32      	ldr	r2, [pc, #200]	@ (8005048 <TIM_Base_SetConfig+0x120>)
 8004f7e:	4293      	cmp	r3, r2
 8004f80:	d02b      	beq.n	8004fda <TIM_Base_SetConfig+0xb2>
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004f88:	d027      	beq.n	8004fda <TIM_Base_SetConfig+0xb2>
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	4a2f      	ldr	r2, [pc, #188]	@ (800504c <TIM_Base_SetConfig+0x124>)
 8004f8e:	4293      	cmp	r3, r2
 8004f90:	d023      	beq.n	8004fda <TIM_Base_SetConfig+0xb2>
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	4a2e      	ldr	r2, [pc, #184]	@ (8005050 <TIM_Base_SetConfig+0x128>)
 8004f96:	4293      	cmp	r3, r2
 8004f98:	d01f      	beq.n	8004fda <TIM_Base_SetConfig+0xb2>
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	4a2d      	ldr	r2, [pc, #180]	@ (8005054 <TIM_Base_SetConfig+0x12c>)
 8004f9e:	4293      	cmp	r3, r2
 8004fa0:	d01b      	beq.n	8004fda <TIM_Base_SetConfig+0xb2>
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	4a2c      	ldr	r2, [pc, #176]	@ (8005058 <TIM_Base_SetConfig+0x130>)
 8004fa6:	4293      	cmp	r3, r2
 8004fa8:	d017      	beq.n	8004fda <TIM_Base_SetConfig+0xb2>
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	4a2b      	ldr	r2, [pc, #172]	@ (800505c <TIM_Base_SetConfig+0x134>)
 8004fae:	4293      	cmp	r3, r2
 8004fb0:	d013      	beq.n	8004fda <TIM_Base_SetConfig+0xb2>
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	4a2a      	ldr	r2, [pc, #168]	@ (8005060 <TIM_Base_SetConfig+0x138>)
 8004fb6:	4293      	cmp	r3, r2
 8004fb8:	d00f      	beq.n	8004fda <TIM_Base_SetConfig+0xb2>
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	4a29      	ldr	r2, [pc, #164]	@ (8005064 <TIM_Base_SetConfig+0x13c>)
 8004fbe:	4293      	cmp	r3, r2
 8004fc0:	d00b      	beq.n	8004fda <TIM_Base_SetConfig+0xb2>
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	4a28      	ldr	r2, [pc, #160]	@ (8005068 <TIM_Base_SetConfig+0x140>)
 8004fc6:	4293      	cmp	r3, r2
 8004fc8:	d007      	beq.n	8004fda <TIM_Base_SetConfig+0xb2>
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	4a27      	ldr	r2, [pc, #156]	@ (800506c <TIM_Base_SetConfig+0x144>)
 8004fce:	4293      	cmp	r3, r2
 8004fd0:	d003      	beq.n	8004fda <TIM_Base_SetConfig+0xb2>
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	4a26      	ldr	r2, [pc, #152]	@ (8005070 <TIM_Base_SetConfig+0x148>)
 8004fd6:	4293      	cmp	r3, r2
 8004fd8:	d108      	bne.n	8004fec <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004fe0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004fe2:	683b      	ldr	r3, [r7, #0]
 8004fe4:	68db      	ldr	r3, [r3, #12]
 8004fe6:	68fa      	ldr	r2, [r7, #12]
 8004fe8:	4313      	orrs	r3, r2
 8004fea:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004ff2:	683b      	ldr	r3, [r7, #0]
 8004ff4:	695b      	ldr	r3, [r3, #20]
 8004ff6:	4313      	orrs	r3, r2
 8004ff8:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004ffa:	683b      	ldr	r3, [r7, #0]
 8004ffc:	689a      	ldr	r2, [r3, #8]
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005002:	683b      	ldr	r3, [r7, #0]
 8005004:	681a      	ldr	r2, [r3, #0]
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	4a0e      	ldr	r2, [pc, #56]	@ (8005048 <TIM_Base_SetConfig+0x120>)
 800500e:	4293      	cmp	r3, r2
 8005010:	d003      	beq.n	800501a <TIM_Base_SetConfig+0xf2>
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	4a10      	ldr	r2, [pc, #64]	@ (8005058 <TIM_Base_SetConfig+0x130>)
 8005016:	4293      	cmp	r3, r2
 8005018:	d103      	bne.n	8005022 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800501a:	683b      	ldr	r3, [r7, #0]
 800501c:	691a      	ldr	r2, [r3, #16]
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	f043 0204 	orr.w	r2, r3, #4
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	2201      	movs	r2, #1
 8005032:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	68fa      	ldr	r2, [r7, #12]
 8005038:	601a      	str	r2, [r3, #0]
}
 800503a:	bf00      	nop
 800503c:	3714      	adds	r7, #20
 800503e:	46bd      	mov	sp, r7
 8005040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005044:	4770      	bx	lr
 8005046:	bf00      	nop
 8005048:	40010000 	.word	0x40010000
 800504c:	40000400 	.word	0x40000400
 8005050:	40000800 	.word	0x40000800
 8005054:	40000c00 	.word	0x40000c00
 8005058:	40010400 	.word	0x40010400
 800505c:	40014000 	.word	0x40014000
 8005060:	40014400 	.word	0x40014400
 8005064:	40014800 	.word	0x40014800
 8005068:	40001800 	.word	0x40001800
 800506c:	40001c00 	.word	0x40001c00
 8005070:	40002000 	.word	0x40002000

08005074 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005074:	b480      	push	{r7}
 8005076:	b087      	sub	sp, #28
 8005078:	af00      	add	r7, sp, #0
 800507a:	60f8      	str	r0, [r7, #12]
 800507c:	60b9      	str	r1, [r7, #8]
 800507e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	6a1b      	ldr	r3, [r3, #32]
 8005084:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	6a1b      	ldr	r3, [r3, #32]
 800508a:	f023 0201 	bic.w	r2, r3, #1
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	699b      	ldr	r3, [r3, #24]
 8005096:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005098:	693b      	ldr	r3, [r7, #16]
 800509a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800509e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	011b      	lsls	r3, r3, #4
 80050a4:	693a      	ldr	r2, [r7, #16]
 80050a6:	4313      	orrs	r3, r2
 80050a8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80050aa:	697b      	ldr	r3, [r7, #20]
 80050ac:	f023 030a 	bic.w	r3, r3, #10
 80050b0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80050b2:	697a      	ldr	r2, [r7, #20]
 80050b4:	68bb      	ldr	r3, [r7, #8]
 80050b6:	4313      	orrs	r3, r2
 80050b8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	693a      	ldr	r2, [r7, #16]
 80050be:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	697a      	ldr	r2, [r7, #20]
 80050c4:	621a      	str	r2, [r3, #32]
}
 80050c6:	bf00      	nop
 80050c8:	371c      	adds	r7, #28
 80050ca:	46bd      	mov	sp, r7
 80050cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050d0:	4770      	bx	lr

080050d2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80050d2:	b480      	push	{r7}
 80050d4:	b087      	sub	sp, #28
 80050d6:	af00      	add	r7, sp, #0
 80050d8:	60f8      	str	r0, [r7, #12]
 80050da:	60b9      	str	r1, [r7, #8]
 80050dc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	6a1b      	ldr	r3, [r3, #32]
 80050e2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	6a1b      	ldr	r3, [r3, #32]
 80050e8:	f023 0210 	bic.w	r2, r3, #16
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	699b      	ldr	r3, [r3, #24]
 80050f4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80050f6:	693b      	ldr	r3, [r7, #16]
 80050f8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80050fc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	031b      	lsls	r3, r3, #12
 8005102:	693a      	ldr	r2, [r7, #16]
 8005104:	4313      	orrs	r3, r2
 8005106:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005108:	697b      	ldr	r3, [r7, #20]
 800510a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800510e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005110:	68bb      	ldr	r3, [r7, #8]
 8005112:	011b      	lsls	r3, r3, #4
 8005114:	697a      	ldr	r2, [r7, #20]
 8005116:	4313      	orrs	r3, r2
 8005118:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	693a      	ldr	r2, [r7, #16]
 800511e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	697a      	ldr	r2, [r7, #20]
 8005124:	621a      	str	r2, [r3, #32]
}
 8005126:	bf00      	nop
 8005128:	371c      	adds	r7, #28
 800512a:	46bd      	mov	sp, r7
 800512c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005130:	4770      	bx	lr

08005132 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005132:	b480      	push	{r7}
 8005134:	b085      	sub	sp, #20
 8005136:	af00      	add	r7, sp, #0
 8005138:	6078      	str	r0, [r7, #4]
 800513a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	689b      	ldr	r3, [r3, #8]
 8005140:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005148:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800514a:	683a      	ldr	r2, [r7, #0]
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	4313      	orrs	r3, r2
 8005150:	f043 0307 	orr.w	r3, r3, #7
 8005154:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	68fa      	ldr	r2, [r7, #12]
 800515a:	609a      	str	r2, [r3, #8]
}
 800515c:	bf00      	nop
 800515e:	3714      	adds	r7, #20
 8005160:	46bd      	mov	sp, r7
 8005162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005166:	4770      	bx	lr

08005168 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005168:	b480      	push	{r7}
 800516a:	b087      	sub	sp, #28
 800516c:	af00      	add	r7, sp, #0
 800516e:	60f8      	str	r0, [r7, #12]
 8005170:	60b9      	str	r1, [r7, #8]
 8005172:	607a      	str	r2, [r7, #4]
 8005174:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	689b      	ldr	r3, [r3, #8]
 800517a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800517c:	697b      	ldr	r3, [r7, #20]
 800517e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005182:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005184:	683b      	ldr	r3, [r7, #0]
 8005186:	021a      	lsls	r2, r3, #8
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	431a      	orrs	r2, r3
 800518c:	68bb      	ldr	r3, [r7, #8]
 800518e:	4313      	orrs	r3, r2
 8005190:	697a      	ldr	r2, [r7, #20]
 8005192:	4313      	orrs	r3, r2
 8005194:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	697a      	ldr	r2, [r7, #20]
 800519a:	609a      	str	r2, [r3, #8]
}
 800519c:	bf00      	nop
 800519e:	371c      	adds	r7, #28
 80051a0:	46bd      	mov	sp, r7
 80051a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051a6:	4770      	bx	lr

080051a8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80051a8:	b480      	push	{r7}
 80051aa:	b083      	sub	sp, #12
 80051ac:	af00      	add	r7, sp, #0
 80051ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80051b0:	bf00      	nop
 80051b2:	370c      	adds	r7, #12
 80051b4:	46bd      	mov	sp, r7
 80051b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ba:	4770      	bx	lr

080051bc <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80051bc:	b480      	push	{r7}
 80051be:	b083      	sub	sp, #12
 80051c0:	af00      	add	r7, sp, #0
 80051c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80051c4:	bf00      	nop
 80051c6:	370c      	adds	r7, #12
 80051c8:	46bd      	mov	sp, r7
 80051ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ce:	4770      	bx	lr

080051d0 <CanRx_Loop>:
函数功能：CAN接收-识别指定设备数据，将数据存储到指定数组中,再进行数据处理
入口参数：无
返回  值：无
**************************************************************************/
void CanRx_Loop(void)
{
 80051d0:	b580      	push	{r7, lr}
 80051d2:	af00      	add	r7, sp, #0
	if(MyCAN_RxFlag == 1) /*中断接收到CAN数据标志位MyCAN_RxFlag*/
 80051d4:	4b7e      	ldr	r3, [pc, #504]	@ (80053d0 <CanRx_Loop+0x200>)
 80051d6:	781b      	ldrb	r3, [r3, #0]
 80051d8:	2b01      	cmp	r3, #1
 80051da:	f040 80f7 	bne.w	80053cc <CanRx_Loop+0x1fc>
	{
		MyCAN_RxFlag = 0; /*清除中断接收到CAN数据标志位MyCAN_RxFlag*/
 80051de:	4b7c      	ldr	r3, [pc, #496]	@ (80053d0 <CanRx_Loop+0x200>)
 80051e0:	2200      	movs	r2, #0
 80051e2:	701a      	strb	r2, [r3, #0]

		switch(RxMsgArray.FilterMatchIndex)		//判断消息邮箱索引
 80051e4:	4b7b      	ldr	r3, [pc, #492]	@ (80053d4 <CanRx_Loop+0x204>)
 80051e6:	699b      	ldr	r3, [r3, #24]
 80051e8:	2b06      	cmp	r3, #6
 80051ea:	f200 80ef 	bhi.w	80053cc <CanRx_Loop+0x1fc>
 80051ee:	a201      	add	r2, pc, #4	@ (adr r2, 80051f4 <CanRx_Loop+0x24>)
 80051f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80051f4:	08005211 	.word	0x08005211
 80051f8:	08005221 	.word	0x08005221
 80051fc:	08005231 	.word	0x08005231
 8005200:	08005241 	.word	0x08005241
 8005204:	08005261 	.word	0x08005261
 8005208:	080052a5 	.word	0x080052a5
 800520c:	080053bb 	.word	0x080053bb
		{
			case 0:			/*disp*/
				memcpy(FifoBuf_Info, RxData, RxMsgArray.DLC);
 8005210:	4b70      	ldr	r3, [pc, #448]	@ (80053d4 <CanRx_Loop+0x204>)
 8005212:	691b      	ldr	r3, [r3, #16]
 8005214:	461a      	mov	r2, r3
 8005216:	4970      	ldr	r1, [pc, #448]	@ (80053d8 <CanRx_Loop+0x208>)
 8005218:	4870      	ldr	r0, [pc, #448]	@ (80053dc <CanRx_Loop+0x20c>)
 800521a:	f000 fc37 	bl	8005a8c <memcpy>
				break;
 800521e:	e0d5      	b.n	80053cc <CanRx_Loop+0x1fc>

			case 1:			/*wifi rx*/
				memcpy(FifoBuf_WifiRx, RxData, RxMsgArray.DLC);
 8005220:	4b6c      	ldr	r3, [pc, #432]	@ (80053d4 <CanRx_Loop+0x204>)
 8005222:	691b      	ldr	r3, [r3, #16]
 8005224:	461a      	mov	r2, r3
 8005226:	496c      	ldr	r1, [pc, #432]	@ (80053d8 <CanRx_Loop+0x208>)
 8005228:	486d      	ldr	r0, [pc, #436]	@ (80053e0 <CanRx_Loop+0x210>)
 800522a:	f000 fc2f 	bl	8005a8c <memcpy>
				break;
 800522e:	e0cd      	b.n	80053cc <CanRx_Loop+0x1fc>

			case 2:			/*zigbee rx*/
				memcpy(FifoBuf_ZigbRx, RxData, RxMsgArray.DLC);
 8005230:	4b68      	ldr	r3, [pc, #416]	@ (80053d4 <CanRx_Loop+0x204>)
 8005232:	691b      	ldr	r3, [r3, #16]
 8005234:	461a      	mov	r2, r3
 8005236:	4968      	ldr	r1, [pc, #416]	@ (80053d8 <CanRx_Loop+0x208>)
 8005238:	486a      	ldr	r0, [pc, #424]	@ (80053e4 <CanRx_Loop+0x214>)
 800523a:	f000 fc27 	bl	8005a8c <memcpy>
				break;
 800523e:	e0c5      	b.n	80053cc <CanRx_Loop+0x1fc>

			case 3:			/*Track*/
				memcpy(FifoBuf_Track, RxData, RxMsgArray.DLC);
 8005240:	4b64      	ldr	r3, [pc, #400]	@ (80053d4 <CanRx_Loop+0x204>)
 8005242:	691b      	ldr	r3, [r3, #16]
 8005244:	461a      	mov	r2, r3
 8005246:	4964      	ldr	r1, [pc, #400]	@ (80053d8 <CanRx_Loop+0x208>)
 8005248:	4867      	ldr	r0, [pc, #412]	@ (80053e8 <CanRx_Loop+0x218>)
 800524a:	f000 fc1f 	bl	8005a8c <memcpy>

				x1 = FifoBuf_Track[0];
 800524e:	4b66      	ldr	r3, [pc, #408]	@ (80053e8 <CanRx_Loop+0x218>)
 8005250:	781a      	ldrb	r2, [r3, #0]
 8005252:	4b66      	ldr	r3, [pc, #408]	@ (80053ec <CanRx_Loop+0x21c>)
 8005254:	701a      	strb	r2, [r3, #0]
				x2 = FifoBuf_Track[1];
 8005256:	4b64      	ldr	r3, [pc, #400]	@ (80053e8 <CanRx_Loop+0x218>)
 8005258:	785a      	ldrb	r2, [r3, #1]
 800525a:	4b65      	ldr	r3, [pc, #404]	@ (80053f0 <CanRx_Loop+0x220>)
 800525c:	701a      	strb	r2, [r3, #0]

				break;
 800525e:	e0b5      	b.n	80053cc <CanRx_Loop+0x1fc>

			case 4:			/*Navig*/
				memcpy(FifoBuf_Navig, RxData, RxMsgArray.DLC);
 8005260:	4b5c      	ldr	r3, [pc, #368]	@ (80053d4 <CanRx_Loop+0x204>)
 8005262:	691b      	ldr	r3, [r3, #16]
 8005264:	461a      	mov	r2, r3
 8005266:	495c      	ldr	r1, [pc, #368]	@ (80053d8 <CanRx_Loop+0x208>)
 8005268:	4862      	ldr	r0, [pc, #392]	@ (80053f4 <CanRx_Loop+0x224>)
 800526a:	f000 fc0f 	bl	8005a8c <memcpy>

				Current_Angle = (FifoBuf_Navig[0]<<8)|FifoBuf_Navig[1];	/*高位在前，低位在后*/
 800526e:	4b61      	ldr	r3, [pc, #388]	@ (80053f4 <CanRx_Loop+0x224>)
 8005270:	781b      	ldrb	r3, [r3, #0]
 8005272:	b21b      	sxth	r3, r3
 8005274:	021b      	lsls	r3, r3, #8
 8005276:	b21a      	sxth	r2, r3
 8005278:	4b5e      	ldr	r3, [pc, #376]	@ (80053f4 <CanRx_Loop+0x224>)
 800527a:	785b      	ldrb	r3, [r3, #1]
 800527c:	b21b      	sxth	r3, r3
 800527e:	4313      	orrs	r3, r2
 8005280:	b21b      	sxth	r3, r3
 8005282:	b29a      	uxth	r2, r3
 8005284:	4b5c      	ldr	r3, [pc, #368]	@ (80053f8 <CanRx_Loop+0x228>)
 8005286:	801a      	strh	r2, [r3, #0]
				while(Current_Angle >= 3600){Current_Angle -= 3600;}
 8005288:	e006      	b.n	8005298 <CanRx_Loop+0xc8>
 800528a:	4b5b      	ldr	r3, [pc, #364]	@ (80053f8 <CanRx_Loop+0x228>)
 800528c:	881b      	ldrh	r3, [r3, #0]
 800528e:	f5a3 6361 	sub.w	r3, r3, #3600	@ 0xe10
 8005292:	b29a      	uxth	r2, r3
 8005294:	4b58      	ldr	r3, [pc, #352]	@ (80053f8 <CanRx_Loop+0x228>)
 8005296:	801a      	strh	r2, [r3, #0]
 8005298:	4b57      	ldr	r3, [pc, #348]	@ (80053f8 <CanRx_Loop+0x228>)
 800529a:	881b      	ldrh	r3, [r3, #0]
 800529c:	f5b3 6f61 	cmp.w	r3, #3600	@ 0xe10
 80052a0:	d2f3      	bcs.n	800528a <CanRx_Loop+0xba>

				break;
 80052a2:	e093      	b.n	80053cc <CanRx_Loop+0x1fc>

			case 5:			/*HOST*/
				memcpy(FifoBuf_HOST, RxData, RxMsgArray.DLC);
 80052a4:	4b4b      	ldr	r3, [pc, #300]	@ (80053d4 <CanRx_Loop+0x204>)
 80052a6:	691b      	ldr	r3, [r3, #16]
 80052a8:	461a      	mov	r2, r3
 80052aa:	494b      	ldr	r1, [pc, #300]	@ (80053d8 <CanRx_Loop+0x208>)
 80052ac:	4853      	ldr	r0, [pc, #332]	@ (80053fc <CanRx_Loop+0x22c>)
 80052ae:	f000 fbed 	bl	8005a8c <memcpy>
				if(FifoBuf_HOST[0] == 0x02)
 80052b2:	4b52      	ldr	r3, [pc, #328]	@ (80053fc <CanRx_Loop+0x22c>)
 80052b4:	781b      	ldrb	r3, [r3, #0]
 80052b6:	2b02      	cmp	r3, #2
 80052b8:	d117      	bne.n	80052ea <CanRx_Loop+0x11a>
				{
					CanHost_Mp  =  (FifoBuf_HOST[2]<<8) | FifoBuf_HOST[1];/*码盘值A*/
 80052ba:	4b50      	ldr	r3, [pc, #320]	@ (80053fc <CanRx_Loop+0x22c>)
 80052bc:	789b      	ldrb	r3, [r3, #2]
 80052be:	b21b      	sxth	r3, r3
 80052c0:	021b      	lsls	r3, r3, #8
 80052c2:	b21a      	sxth	r2, r3
 80052c4:	4b4d      	ldr	r3, [pc, #308]	@ (80053fc <CanRx_Loop+0x22c>)
 80052c6:	785b      	ldrb	r3, [r3, #1]
 80052c8:	b21b      	sxth	r3, r3
 80052ca:	4313      	orrs	r3, r2
 80052cc:	b21a      	sxth	r2, r3
 80052ce:	4b4c      	ldr	r3, [pc, #304]	@ (8005400 <CanRx_Loop+0x230>)
 80052d0:	801a      	strh	r2, [r3, #0]
					CanHost_Mp1 = (FifoBuf_HOST[4]<<8) | FifoBuf_HOST[3]; /*码盘值B*/
 80052d2:	4b4a      	ldr	r3, [pc, #296]	@ (80053fc <CanRx_Loop+0x22c>)
 80052d4:	791b      	ldrb	r3, [r3, #4]
 80052d6:	b21b      	sxth	r3, r3
 80052d8:	021b      	lsls	r3, r3, #8
 80052da:	b21a      	sxth	r2, r3
 80052dc:	4b47      	ldr	r3, [pc, #284]	@ (80053fc <CanRx_Loop+0x22c>)
 80052de:	78db      	ldrb	r3, [r3, #3]
 80052e0:	b21b      	sxth	r3, r3
 80052e2:	4313      	orrs	r3, r2
 80052e4:	b21a      	sxth	r2, r3
 80052e6:	4b47      	ldr	r3, [pc, #284]	@ (8005404 <CanRx_Loop+0x234>)
 80052e8:	801a      	strh	r2, [r3, #0]

				}
				if(FifoBuf_HOST[0] == 0x04)
 80052ea:	4b44      	ldr	r3, [pc, #272]	@ (80053fc <CanRx_Loop+0x22c>)
 80052ec:	781b      	ldrb	r3, [r3, #0]
 80052ee:	2b04      	cmp	r3, #4
 80052f0:	d117      	bne.n	8005322 <CanRx_Loop+0x152>
				{
					CanHost_Mp2 = (FifoBuf_HOST[2]<<8) | FifoBuf_HOST[1]; /*码盘值C*/
 80052f2:	4b42      	ldr	r3, [pc, #264]	@ (80053fc <CanRx_Loop+0x22c>)
 80052f4:	789b      	ldrb	r3, [r3, #2]
 80052f6:	b21b      	sxth	r3, r3
 80052f8:	021b      	lsls	r3, r3, #8
 80052fa:	b21a      	sxth	r2, r3
 80052fc:	4b3f      	ldr	r3, [pc, #252]	@ (80053fc <CanRx_Loop+0x22c>)
 80052fe:	785b      	ldrb	r3, [r3, #1]
 8005300:	b21b      	sxth	r3, r3
 8005302:	4313      	orrs	r3, r2
 8005304:	b21a      	sxth	r2, r3
 8005306:	4b40      	ldr	r3, [pc, #256]	@ (8005408 <CanRx_Loop+0x238>)
 8005308:	801a      	strh	r2, [r3, #0]
					CanHost_Mp3 = (FifoBuf_HOST[4]<<8) | FifoBuf_HOST[3]; /*码盘值D*/
 800530a:	4b3c      	ldr	r3, [pc, #240]	@ (80053fc <CanRx_Loop+0x22c>)
 800530c:	791b      	ldrb	r3, [r3, #4]
 800530e:	b21b      	sxth	r3, r3
 8005310:	021b      	lsls	r3, r3, #8
 8005312:	b21a      	sxth	r2, r3
 8005314:	4b39      	ldr	r3, [pc, #228]	@ (80053fc <CanRx_Loop+0x22c>)
 8005316:	78db      	ldrb	r3, [r3, #3]
 8005318:	b21b      	sxth	r3, r3
 800531a:	4313      	orrs	r3, r2
 800531c:	b21a      	sxth	r2, r3
 800531e:	4b3b      	ldr	r3, [pc, #236]	@ (800540c <CanRx_Loop+0x23c>)
 8005320:	801a      	strh	r2, [r3, #0]
				}

				/*陀螺仪数据*/
				if(FifoBuf_HOST[0] == 0x21)
 8005322:	4b36      	ldr	r3, [pc, #216]	@ (80053fc <CanRx_Loop+0x22c>)
 8005324:	781b      	ldrb	r3, [r3, #0]
 8005326:	2b21      	cmp	r3, #33	@ 0x21
 8005328:	d114      	bne.n	8005354 <CanRx_Loop+0x184>
				{
					/*pitch是围绕X轴旋转，也叫做俯仰角*/
					pitch = (float)((FifoBuf_HOST[1] << 24) | (FifoBuf_HOST[2] << 16) | (FifoBuf_HOST[3] << 8) | FifoBuf_HOST[4]);
 800532a:	4b34      	ldr	r3, [pc, #208]	@ (80053fc <CanRx_Loop+0x22c>)
 800532c:	785b      	ldrb	r3, [r3, #1]
 800532e:	061a      	lsls	r2, r3, #24
 8005330:	4b32      	ldr	r3, [pc, #200]	@ (80053fc <CanRx_Loop+0x22c>)
 8005332:	789b      	ldrb	r3, [r3, #2]
 8005334:	041b      	lsls	r3, r3, #16
 8005336:	431a      	orrs	r2, r3
 8005338:	4b30      	ldr	r3, [pc, #192]	@ (80053fc <CanRx_Loop+0x22c>)
 800533a:	78db      	ldrb	r3, [r3, #3]
 800533c:	021b      	lsls	r3, r3, #8
 800533e:	4313      	orrs	r3, r2
 8005340:	4a2e      	ldr	r2, [pc, #184]	@ (80053fc <CanRx_Loop+0x22c>)
 8005342:	7912      	ldrb	r2, [r2, #4]
 8005344:	4313      	orrs	r3, r2
 8005346:	ee07 3a90 	vmov	s15, r3
 800534a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800534e:	4b30      	ldr	r3, [pc, #192]	@ (8005410 <CanRx_Loop+0x240>)
 8005350:	edc3 7a00 	vstr	s15, [r3]
				}
				if(FifoBuf_HOST[0] == 0x22)
 8005354:	4b29      	ldr	r3, [pc, #164]	@ (80053fc <CanRx_Loop+0x22c>)
 8005356:	781b      	ldrb	r3, [r3, #0]
 8005358:	2b22      	cmp	r3, #34	@ 0x22
 800535a:	d114      	bne.n	8005386 <CanRx_Loop+0x1b6>
				{
					/*yaw是围绕Y轴旋转，也叫偏航角*/
					yaw = (float)((FifoBuf_HOST[1] << 24) | (FifoBuf_HOST[2] << 16) | (FifoBuf_HOST[3] << 8) | FifoBuf_HOST[4]);
 800535c:	4b27      	ldr	r3, [pc, #156]	@ (80053fc <CanRx_Loop+0x22c>)
 800535e:	785b      	ldrb	r3, [r3, #1]
 8005360:	061a      	lsls	r2, r3, #24
 8005362:	4b26      	ldr	r3, [pc, #152]	@ (80053fc <CanRx_Loop+0x22c>)
 8005364:	789b      	ldrb	r3, [r3, #2]
 8005366:	041b      	lsls	r3, r3, #16
 8005368:	431a      	orrs	r2, r3
 800536a:	4b24      	ldr	r3, [pc, #144]	@ (80053fc <CanRx_Loop+0x22c>)
 800536c:	78db      	ldrb	r3, [r3, #3]
 800536e:	021b      	lsls	r3, r3, #8
 8005370:	4313      	orrs	r3, r2
 8005372:	4a22      	ldr	r2, [pc, #136]	@ (80053fc <CanRx_Loop+0x22c>)
 8005374:	7912      	ldrb	r2, [r2, #4]
 8005376:	4313      	orrs	r3, r2
 8005378:	ee07 3a90 	vmov	s15, r3
 800537c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005380:	4b24      	ldr	r3, [pc, #144]	@ (8005414 <CanRx_Loop+0x244>)
 8005382:	edc3 7a00 	vstr	s15, [r3]
				}
				if(FifoBuf_HOST[0] == 0x23)
 8005386:	4b1d      	ldr	r3, [pc, #116]	@ (80053fc <CanRx_Loop+0x22c>)
 8005388:	781b      	ldrb	r3, [r3, #0]
 800538a:	2b23      	cmp	r3, #35	@ 0x23
 800538c:	d11d      	bne.n	80053ca <CanRx_Loop+0x1fa>
				{
					/*roll是围绕Z轴旋转，也叫翻滚角*/
					roll = (float)((FifoBuf_HOST[1] << 24) | (FifoBuf_HOST[2] << 16) | (FifoBuf_HOST[3] << 8) | FifoBuf_HOST[4]);
 800538e:	4b1b      	ldr	r3, [pc, #108]	@ (80053fc <CanRx_Loop+0x22c>)
 8005390:	785b      	ldrb	r3, [r3, #1]
 8005392:	061a      	lsls	r2, r3, #24
 8005394:	4b19      	ldr	r3, [pc, #100]	@ (80053fc <CanRx_Loop+0x22c>)
 8005396:	789b      	ldrb	r3, [r3, #2]
 8005398:	041b      	lsls	r3, r3, #16
 800539a:	431a      	orrs	r2, r3
 800539c:	4b17      	ldr	r3, [pc, #92]	@ (80053fc <CanRx_Loop+0x22c>)
 800539e:	78db      	ldrb	r3, [r3, #3]
 80053a0:	021b      	lsls	r3, r3, #8
 80053a2:	4313      	orrs	r3, r2
 80053a4:	4a15      	ldr	r2, [pc, #84]	@ (80053fc <CanRx_Loop+0x22c>)
 80053a6:	7912      	ldrb	r2, [r2, #4]
 80053a8:	4313      	orrs	r3, r2
 80053aa:	ee07 3a90 	vmov	s15, r3
 80053ae:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80053b2:	4b19      	ldr	r3, [pc, #100]	@ (8005418 <CanRx_Loop+0x248>)
 80053b4:	edc3 7a00 	vstr	s15, [r3]
				}

				break;
 80053b8:	e007      	b.n	80053ca <CanRx_Loop+0x1fa>

			case 6:			/*Anything*/
				memcpy(FifoBuf_Anything, RxData, RxMsgArray.DLC);
 80053ba:	4b06      	ldr	r3, [pc, #24]	@ (80053d4 <CanRx_Loop+0x204>)
 80053bc:	691b      	ldr	r3, [r3, #16]
 80053be:	461a      	mov	r2, r3
 80053c0:	4905      	ldr	r1, [pc, #20]	@ (80053d8 <CanRx_Loop+0x208>)
 80053c2:	4816      	ldr	r0, [pc, #88]	@ (800541c <CanRx_Loop+0x24c>)
 80053c4:	f000 fb62 	bl	8005a8c <memcpy>
				break;
 80053c8:	e000      	b.n	80053cc <CanRx_Loop+0x1fc>
				break;
 80053ca:	bf00      	nop
		}

	}
}
 80053cc:	bf00      	nop
 80053ce:	bd80      	pop	{r7, pc}
 80053d0:	2000014c 	.word	0x2000014c
 80053d4:	2000011c 	.word	0x2000011c
 80053d8:	20000138 	.word	0x20000138
 80053dc:	2000061c 	.word	0x2000061c
 80053e0:	20000628 	.word	0x20000628
 80053e4:	20000634 	.word	0x20000634
 80053e8:	20000640 	.word	0x20000640
 80053ec:	2000066e 	.word	0x2000066e
 80053f0:	2000066f 	.word	0x2000066f
 80053f4:	2000064c 	.word	0x2000064c
 80053f8:	20000670 	.word	0x20000670
 80053fc:	20000658 	.word	0x20000658
 8005400:	20000672 	.word	0x20000672
 8005404:	20000674 	.word	0x20000674
 8005408:	20000676 	.word	0x20000676
 800540c:	20000678 	.word	0x20000678
 8005410:	2000067c 	.word	0x2000067c
 8005414:	20000680 	.word	0x20000680
 8005418:	20000684 	.word	0x20000684
 800541c:	20000664 	.word	0x20000664

08005420 <Can_CmdStruct_Init>:

/*创建所有CAN命令发送结构体*/
CAN_TxHeaderTypeDef Can_Cmds[10];

void Can_CmdStruct_Init(void)
{
 8005420:	b580      	push	{r7, lr}
 8005422:	b082      	sub	sp, #8
 8005424:	af00      	add	r7, sp, #0
	for(uint8_t i=0;i < (sizeof(CanP_Cmd_SBuf)/sizeof(CanP_Cmd_Struct));i++)
 8005426:	2300      	movs	r3, #0
 8005428:	71fb      	strb	r3, [r7, #7]
 800542a:	e03c      	b.n	80054a6 <Can_CmdStruct_Init+0x86>
	{
		memset(CanP_Cmd_SBuf[i].Data, 0, 8);		/*清空cmd结构体的缓冲数组数据*/
 800542c:	79fb      	ldrb	r3, [r7, #7]
 800542e:	011b      	lsls	r3, r3, #4
 8005430:	3308      	adds	r3, #8
 8005432:	4a21      	ldr	r2, [pc, #132]	@ (80054b8 <Can_CmdStruct_Init+0x98>)
 8005434:	4413      	add	r3, r2
 8005436:	2208      	movs	r2, #8
 8005438:	2100      	movs	r1, #0
 800543a:	4618      	mov	r0, r3
 800543c:	f000 faf9 	bl	8005a32 <memset>

		Can_Cmds[i].StdId = CanP_Cmd_SBuf[i].sid;	/*标准id*/
 8005440:	79fb      	ldrb	r3, [r7, #7]
 8005442:	79fa      	ldrb	r2, [r7, #7]
 8005444:	491c      	ldr	r1, [pc, #112]	@ (80054b8 <Can_CmdStruct_Init+0x98>)
 8005446:	011b      	lsls	r3, r3, #4
 8005448:	440b      	add	r3, r1
 800544a:	6819      	ldr	r1, [r3, #0]
 800544c:	481b      	ldr	r0, [pc, #108]	@ (80054bc <Can_CmdStruct_Init+0x9c>)
 800544e:	4613      	mov	r3, r2
 8005450:	005b      	lsls	r3, r3, #1
 8005452:	4413      	add	r3, r2
 8005454:	00db      	lsls	r3, r3, #3
 8005456:	4403      	add	r3, r0
 8005458:	6019      	str	r1, [r3, #0]
		Can_Cmds[i].ExtId = CanP_Cmd_SBuf[i].eid;	/*扩展id*/
 800545a:	79fb      	ldrb	r3, [r7, #7]
 800545c:	79fa      	ldrb	r2, [r7, #7]
 800545e:	4916      	ldr	r1, [pc, #88]	@ (80054b8 <Can_CmdStruct_Init+0x98>)
 8005460:	011b      	lsls	r3, r3, #4
 8005462:	440b      	add	r3, r1
 8005464:	3304      	adds	r3, #4
 8005466:	6819      	ldr	r1, [r3, #0]
 8005468:	4814      	ldr	r0, [pc, #80]	@ (80054bc <Can_CmdStruct_Init+0x9c>)
 800546a:	4613      	mov	r3, r2
 800546c:	005b      	lsls	r3, r3, #1
 800546e:	4413      	add	r3, r2
 8005470:	00db      	lsls	r3, r3, #3
 8005472:	4403      	add	r3, r0
 8005474:	3304      	adds	r3, #4
 8005476:	6019      	str	r1, [r3, #0]
		Can_Cmds[i].IDE = CAN_ID_STD;				/*标准格式*/
 8005478:	79fa      	ldrb	r2, [r7, #7]
 800547a:	4910      	ldr	r1, [pc, #64]	@ (80054bc <Can_CmdStruct_Init+0x9c>)
 800547c:	4613      	mov	r3, r2
 800547e:	005b      	lsls	r3, r3, #1
 8005480:	4413      	add	r3, r2
 8005482:	00db      	lsls	r3, r3, #3
 8005484:	440b      	add	r3, r1
 8005486:	3308      	adds	r3, #8
 8005488:	2200      	movs	r2, #0
 800548a:	601a      	str	r2, [r3, #0]
		Can_Cmds[i].RTR = CAN_RTR_DATA;				/*数据帧*/
 800548c:	79fa      	ldrb	r2, [r7, #7]
 800548e:	490b      	ldr	r1, [pc, #44]	@ (80054bc <Can_CmdStruct_Init+0x9c>)
 8005490:	4613      	mov	r3, r2
 8005492:	005b      	lsls	r3, r3, #1
 8005494:	4413      	add	r3, r2
 8005496:	00db      	lsls	r3, r3, #3
 8005498:	440b      	add	r3, r1
 800549a:	330c      	adds	r3, #12
 800549c:	2200      	movs	r2, #0
 800549e:	601a      	str	r2, [r3, #0]
	for(uint8_t i=0;i < (sizeof(CanP_Cmd_SBuf)/sizeof(CanP_Cmd_Struct));i++)
 80054a0:	79fb      	ldrb	r3, [r7, #7]
 80054a2:	3301      	adds	r3, #1
 80054a4:	71fb      	strb	r3, [r7, #7]
 80054a6:	79fb      	ldrb	r3, [r7, #7]
 80054a8:	2b09      	cmp	r3, #9
 80054aa:	d9bf      	bls.n	800542c <Can_CmdStruct_Init+0xc>
	}
}
 80054ac:	bf00      	nop
 80054ae:	bf00      	nop
 80054b0:	3708      	adds	r7, #8
 80054b2:	46bd      	mov	sp, r7
 80054b4:	bd80      	pop	{r7, pc}
 80054b6:	bf00      	nop
 80054b8:	20000014 	.word	0x20000014
 80054bc:	20000688 	.word	0x20000688

080054c0 <CAN_TxtoWifi>:
函数功能：CAN-发送wifi数据
入口参数：Data:发送指令数组 len:指令长度
返回  值：无
**************************************************************************/
void CAN_TxtoWifi(uint8_t *Data, uint8_t len)
{
 80054c0:	b580      	push	{r7, lr}
 80054c2:	b082      	sub	sp, #8
 80054c4:	af00      	add	r7, sp, #0
 80054c6:	6078      	str	r0, [r7, #4]
 80054c8:	460b      	mov	r3, r1
 80054ca:	70fb      	strb	r3, [r7, #3]
	if(len>8){return;}
 80054cc:	78fb      	ldrb	r3, [r7, #3]
 80054ce:	2b08      	cmp	r3, #8
 80054d0:	d80c      	bhi.n	80054ec <CAN_TxtoWifi+0x2c>
	if(Data == NULL){return;}
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	d00b      	beq.n	80054f0 <CAN_TxtoWifi+0x30>

	memcpy(CanP_Cmd_SBuf[0].Data, Data, len);
 80054d8:	78fb      	ldrb	r3, [r7, #3]
 80054da:	461a      	mov	r2, r3
 80054dc:	6879      	ldr	r1, [r7, #4]
 80054de:	4806      	ldr	r0, [pc, #24]	@ (80054f8 <CAN_TxtoWifi+0x38>)
 80054e0:	f000 fad4 	bl	8005a8c <memcpy>
	Can_Cmds[0].DLC = len;
 80054e4:	78fb      	ldrb	r3, [r7, #3]
 80054e6:	4a05      	ldr	r2, [pc, #20]	@ (80054fc <CAN_TxtoWifi+0x3c>)
 80054e8:	6113      	str	r3, [r2, #16]
 80054ea:	e002      	b.n	80054f2 <CAN_TxtoWifi+0x32>
	if(len>8){return;}
 80054ec:	bf00      	nop
 80054ee:	e000      	b.n	80054f2 <CAN_TxtoWifi+0x32>
	if(Data == NULL){return;}
 80054f0:	bf00      	nop
}
 80054f2:	3708      	adds	r7, #8
 80054f4:	46bd      	mov	sp, r7
 80054f6:	bd80      	pop	{r7, pc}
 80054f8:	2000001c 	.word	0x2000001c
 80054fc:	20000688 	.word	0x20000688

08005500 <CAN_TxtoZigbee>:
函数功能：CAN-发送Zigbee数据
入口参数：Data:发送指令数组 len:指令长度
返回  值：无
**************************************************************************/
void CAN_TxtoZigbee(uint8_t *Data, uint8_t len)
{
 8005500:	b580      	push	{r7, lr}
 8005502:	b082      	sub	sp, #8
 8005504:	af00      	add	r7, sp, #0
 8005506:	6078      	str	r0, [r7, #4]
 8005508:	460b      	mov	r3, r1
 800550a:	70fb      	strb	r3, [r7, #3]
	if(len>8){return;}
 800550c:	78fb      	ldrb	r3, [r7, #3]
 800550e:	2b08      	cmp	r3, #8
 8005510:	d80c      	bhi.n	800552c <CAN_TxtoZigbee+0x2c>
	if(Data == NULL){return;}
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	2b00      	cmp	r3, #0
 8005516:	d00b      	beq.n	8005530 <CAN_TxtoZigbee+0x30>

	memcpy(CanP_Cmd_SBuf[1].Data, Data, len);
 8005518:	78fb      	ldrb	r3, [r7, #3]
 800551a:	461a      	mov	r2, r3
 800551c:	6879      	ldr	r1, [r7, #4]
 800551e:	4806      	ldr	r0, [pc, #24]	@ (8005538 <CAN_TxtoZigbee+0x38>)
 8005520:	f000 fab4 	bl	8005a8c <memcpy>
	Can_Cmds[1].DLC = len;
 8005524:	78fb      	ldrb	r3, [r7, #3]
 8005526:	4a05      	ldr	r2, [pc, #20]	@ (800553c <CAN_TxtoZigbee+0x3c>)
 8005528:	6293      	str	r3, [r2, #40]	@ 0x28
 800552a:	e002      	b.n	8005532 <CAN_TxtoZigbee+0x32>
	if(len>8){return;}
 800552c:	bf00      	nop
 800552e:	e000      	b.n	8005532 <CAN_TxtoZigbee+0x32>
	if(Data == NULL){return;}
 8005530:	bf00      	nop
}
 8005532:	3708      	adds	r7, #8
 8005534:	46bd      	mov	sp, r7
 8005536:	bd80      	pop	{r7, pc}
 8005538:	2000002c 	.word	0x2000002c
 800553c:	20000688 	.word	0x20000688

08005540 <CAN_TxtoDisplay>:
函数功能：CAN-发送Display数据
入口参数：Data:发送指令数组 len:指令长度
返回  值：无
**************************************************************************/
void CAN_TxtoDisplay(uint8_t *Data, uint8_t len)
{
 8005540:	b580      	push	{r7, lr}
 8005542:	b082      	sub	sp, #8
 8005544:	af00      	add	r7, sp, #0
 8005546:	6078      	str	r0, [r7, #4]
 8005548:	460b      	mov	r3, r1
 800554a:	70fb      	strb	r3, [r7, #3]
	if(len>8){return;}
 800554c:	78fb      	ldrb	r3, [r7, #3]
 800554e:	2b08      	cmp	r3, #8
 8005550:	d80c      	bhi.n	800556c <CAN_TxtoDisplay+0x2c>
	if(Data == NULL){return;}
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	2b00      	cmp	r3, #0
 8005556:	d00b      	beq.n	8005570 <CAN_TxtoDisplay+0x30>

	memcpy(CanP_Cmd_SBuf[2].Data, Data, len);
 8005558:	78fb      	ldrb	r3, [r7, #3]
 800555a:	461a      	mov	r2, r3
 800555c:	6879      	ldr	r1, [r7, #4]
 800555e:	4806      	ldr	r0, [pc, #24]	@ (8005578 <CAN_TxtoDisplay+0x38>)
 8005560:	f000 fa94 	bl	8005a8c <memcpy>
	Can_Cmds[2].DLC = len;
 8005564:	78fb      	ldrb	r3, [r7, #3]
 8005566:	4a05      	ldr	r2, [pc, #20]	@ (800557c <CAN_TxtoDisplay+0x3c>)
 8005568:	6413      	str	r3, [r2, #64]	@ 0x40
 800556a:	e002      	b.n	8005572 <CAN_TxtoDisplay+0x32>
	if(len>8){return;}
 800556c:	bf00      	nop
 800556e:	e000      	b.n	8005572 <CAN_TxtoDisplay+0x32>
	if(Data == NULL){return;}
 8005570:	bf00      	nop
}
 8005572:	3708      	adds	r7, #8
 8005574:	46bd      	mov	sp, r7
 8005576:	bd80      	pop	{r7, pc}
 8005578:	2000003c 	.word	0x2000003c
 800557c:	20000688 	.word	0x20000688

08005580 <CAN_TxtoMotor>:
函数功能：CAN-控制电机转速
入口参数：x1 左侧2个电机速度  x2 右侧2个电机转速
返回  值：无
**************************************************************************/
void CAN_TxtoMotor(int x1, int x2)
{
 8005580:	b480      	push	{r7}
 8005582:	b085      	sub	sp, #20
 8005584:	af00      	add	r7, sp, #0
 8005586:	6078      	str	r0, [r7, #4]
 8005588:	6039      	str	r1, [r7, #0]
	uint8_t txbuf[4];
	txbuf[0] = x1;	/*不确定要不要移位*/
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	b2db      	uxtb	r3, r3
 800558e:	733b      	strb	r3, [r7, #12]
	txbuf[1] = x1;
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	b2db      	uxtb	r3, r3
 8005594:	737b      	strb	r3, [r7, #13]
	txbuf[2] = x2;
 8005596:	683b      	ldr	r3, [r7, #0]
 8005598:	b2db      	uxtb	r3, r3
 800559a:	73bb      	strb	r3, [r7, #14]
	txbuf[3] = x2;
 800559c:	683b      	ldr	r3, [r7, #0]
 800559e:	b2db      	uxtb	r3, r3
 80055a0:	73fb      	strb	r3, [r7, #15]

	memcpy(CanP_Cmd_SBuf[3].Data, txbuf, 4);
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	4a05      	ldr	r2, [pc, #20]	@ (80055bc <CAN_TxtoMotor+0x3c>)
 80055a6:	6393      	str	r3, [r2, #56]	@ 0x38
	Can_Cmds[3].DLC = 4;
 80055a8:	4b05      	ldr	r3, [pc, #20]	@ (80055c0 <CAN_TxtoMotor+0x40>)
 80055aa:	2204      	movs	r2, #4
 80055ac:	659a      	str	r2, [r3, #88]	@ 0x58
}
 80055ae:	bf00      	nop
 80055b0:	3714      	adds	r7, #20
 80055b2:	46bd      	mov	sp, r7
 80055b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055b8:	4770      	bx	lr
 80055ba:	bf00      	nop
 80055bc:	20000014 	.word	0x20000014
 80055c0:	20000688 	.word	0x20000688

080055c4 <CAN_TxtoNV>:
函数功能：CAN-发送不知道(未使用-移植百科荣创功能函数)
入口参数：无
返回  值：无
**************************************************************************/
void CAN_TxtoNV(uint16_t c)
{
 80055c4:	b480      	push	{r7}
 80055c6:	b085      	sub	sp, #20
 80055c8:	af00      	add	r7, sp, #0
 80055ca:	4603      	mov	r3, r0
 80055cc:	80fb      	strh	r3, [r7, #6]
	uint8_t txbuf[8];
	txbuf[0] = (c>>8)&0x0ff;
 80055ce:	88fb      	ldrh	r3, [r7, #6]
 80055d0:	0a1b      	lsrs	r3, r3, #8
 80055d2:	b29b      	uxth	r3, r3
 80055d4:	b2db      	uxtb	r3, r3
 80055d6:	723b      	strb	r3, [r7, #8]
	txbuf[1] = (c)&0x0ff;
 80055d8:	88fb      	ldrh	r3, [r7, #6]
 80055da:	b2db      	uxtb	r3, r3
 80055dc:	727b      	strb	r3, [r7, #9]

	memcpy(CanP_Cmd_SBuf[5].Data, txbuf, 2);
 80055de:	893a      	ldrh	r2, [r7, #8]
 80055e0:	4b06      	ldr	r3, [pc, #24]	@ (80055fc <CAN_TxtoNV+0x38>)
 80055e2:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
	Can_Cmds[5].DLC = 2;
 80055e6:	4b06      	ldr	r3, [pc, #24]	@ (8005600 <CAN_TxtoNV+0x3c>)
 80055e8:	2202      	movs	r2, #2
 80055ea:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

}
 80055ee:	bf00      	nop
 80055f0:	3714      	adds	r7, #20
 80055f2:	46bd      	mov	sp, r7
 80055f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055f8:	4770      	bx	lr
 80055fa:	bf00      	nop
 80055fc:	20000014 	.word	0x20000014
 8005600:	20000688 	.word	0x20000688

08005604 <CAN_TxtoPower>:
函数功能：CAN-上传电量信息
入口参数：x1 左侧电量  x2右侧电量
返回  值：无
**************************************************************************/
void CAN_TxtoPower(uint8_t x1, uint8_t x2)
{
 8005604:	b480      	push	{r7}
 8005606:	b085      	sub	sp, #20
 8005608:	af00      	add	r7, sp, #0
 800560a:	4603      	mov	r3, r0
 800560c:	460a      	mov	r2, r1
 800560e:	71fb      	strb	r3, [r7, #7]
 8005610:	4613      	mov	r3, r2
 8005612:	71bb      	strb	r3, [r7, #6]
	uint8_t txbuf[3];
	txbuf[0] = 0x03;
 8005614:	2303      	movs	r3, #3
 8005616:	733b      	strb	r3, [r7, #12]
	txbuf[1] = x1;
 8005618:	79fb      	ldrb	r3, [r7, #7]
 800561a:	737b      	strb	r3, [r7, #13]
	txbuf[2] = x2;
 800561c:	79bb      	ldrb	r3, [r7, #6]
 800561e:	73bb      	strb	r3, [r7, #14]

	memcpy(CanP_Cmd_SBuf[6].Data, txbuf, 3);
 8005620:	4b09      	ldr	r3, [pc, #36]	@ (8005648 <CAN_TxtoPower+0x44>)
 8005622:	3368      	adds	r3, #104	@ 0x68
 8005624:	f107 020c 	add.w	r2, r7, #12
 8005628:	6812      	ldr	r2, [r2, #0]
 800562a:	4611      	mov	r1, r2
 800562c:	8019      	strh	r1, [r3, #0]
 800562e:	3302      	adds	r3, #2
 8005630:	0c12      	lsrs	r2, r2, #16
 8005632:	701a      	strb	r2, [r3, #0]
	Can_Cmds[6].DLC = 3;
 8005634:	4b05      	ldr	r3, [pc, #20]	@ (800564c <CAN_TxtoPower+0x48>)
 8005636:	2203      	movs	r2, #3
 8005638:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

}
 800563c:	bf00      	nop
 800563e:	3714      	adds	r7, #20
 8005640:	46bd      	mov	sp, r7
 8005642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005646:	4770      	bx	lr
 8005648:	20000014 	.word	0x20000014
 800564c:	20000688 	.word	0x20000688

08005650 <CAN_TxtoT0>:
函数功能：设置循迹板发射功率 (暂未使用)
入口参数：power 待设置循迹板功率
返回  值：无
**************************************************************************/
void CAN_TxtoT0(uint16_t power) // 设置寻迹板发射功率
{
 8005650:	b480      	push	{r7}
 8005652:	b085      	sub	sp, #20
 8005654:	af00      	add	r7, sp, #0
 8005656:	4603      	mov	r3, r0
 8005658:	80fb      	strh	r3, [r7, #6]
	uint8_t txbuf[3];

	txbuf[0] = 0X03;  //命令关键字
 800565a:	2303      	movs	r3, #3
 800565c:	733b      	strb	r3, [r7, #12]
	txbuf[1] = (power>> 8)&0xff;
 800565e:	88fb      	ldrh	r3, [r7, #6]
 8005660:	0a1b      	lsrs	r3, r3, #8
 8005662:	b29b      	uxth	r3, r3
 8005664:	b2db      	uxtb	r3, r3
 8005666:	737b      	strb	r3, [r7, #13]
	txbuf[2] = (power)&0xff;
 8005668:	88fb      	ldrh	r3, [r7, #6]
 800566a:	b2db      	uxtb	r3, r3
 800566c:	73bb      	strb	r3, [r7, #14]

	memcpy(CanP_Cmd_SBuf[7].Data, txbuf, 3);
 800566e:	4b0a      	ldr	r3, [pc, #40]	@ (8005698 <CAN_TxtoT0+0x48>)
 8005670:	3378      	adds	r3, #120	@ 0x78
 8005672:	f107 020c 	add.w	r2, r7, #12
 8005676:	6812      	ldr	r2, [r2, #0]
 8005678:	4611      	mov	r1, r2
 800567a:	8019      	strh	r1, [r3, #0]
 800567c:	3302      	adds	r3, #2
 800567e:	0c12      	lsrs	r2, r2, #16
 8005680:	701a      	strb	r2, [r3, #0]
	Can_Cmds[7].DLC = 3;
 8005682:	4b06      	ldr	r3, [pc, #24]	@ (800569c <CAN_TxtoT0+0x4c>)
 8005684:	2203      	movs	r2, #3
 8005686:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
}
 800568a:	bf00      	nop
 800568c:	3714      	adds	r7, #20
 800568e:	46bd      	mov	sp, r7
 8005690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005694:	4770      	bx	lr
 8005696:	bf00      	nop
 8005698:	20000014 	.word	0x20000014
 800569c:	20000688 	.word	0x20000688

080056a0 <CAN_TxtoT1>:
函数功能：发送设置循迹板参数 (暂未使用)
入口参数：addr:?  ydata:?
返回  值：无
**************************************************************************/
void CAN_TxtoT1(uint8_t addr, uint16_t ydata)
{
 80056a0:	b480      	push	{r7}
 80056a2:	b085      	sub	sp, #20
 80056a4:	af00      	add	r7, sp, #0
 80056a6:	4603      	mov	r3, r0
 80056a8:	460a      	mov	r2, r1
 80056aa:	71fb      	strb	r3, [r7, #7]
 80056ac:	4613      	mov	r3, r2
 80056ae:	80bb      	strh	r3, [r7, #4]
	uint8_t txbuf[4];

	txbuf[0] = 0X04;  //命令关键字
 80056b0:	2304      	movs	r3, #4
 80056b2:	733b      	strb	r3, [r7, #12]
	txbuf[1] = addr;
 80056b4:	79fb      	ldrb	r3, [r7, #7]
 80056b6:	737b      	strb	r3, [r7, #13]
	txbuf[2] = (ydata>> 8)&0xff;
 80056b8:	88bb      	ldrh	r3, [r7, #4]
 80056ba:	0a1b      	lsrs	r3, r3, #8
 80056bc:	b29b      	uxth	r3, r3
 80056be:	b2db      	uxtb	r3, r3
 80056c0:	73bb      	strb	r3, [r7, #14]
	txbuf[3] = (ydata)&0xff;
 80056c2:	88bb      	ldrh	r3, [r7, #4]
 80056c4:	b2db      	uxtb	r3, r3
 80056c6:	73fb      	strb	r3, [r7, #15]

	memcpy(CanP_Cmd_SBuf[8].Data, txbuf, 4);
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	4a06      	ldr	r2, [pc, #24]	@ (80056e4 <CAN_TxtoT1+0x44>)
 80056cc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
	Can_Cmds[8].DLC = 4;
 80056d0:	4b05      	ldr	r3, [pc, #20]	@ (80056e8 <CAN_TxtoT1+0x48>)
 80056d2:	2204      	movs	r2, #4
 80056d4:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
}
 80056d8:	bf00      	nop
 80056da:	3714      	adds	r7, #20
 80056dc:	46bd      	mov	sp, r7
 80056de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056e2:	4770      	bx	lr
 80056e4:	20000014 	.word	0x20000014
 80056e8:	20000688 	.word	0x20000688

080056ec <CAN_TxtoT2>:
函数功能：CAN-设置循迹板上传数据时间(暂未使用)
入口参数：TIME:上传时间间隔
返回  值：无
**************************************************************************/
void CAN_TxtoT2(uint8_t time)  // 设置循迹数据上传时间间隔
{
 80056ec:	b480      	push	{r7}
 80056ee:	b085      	sub	sp, #20
 80056f0:	af00      	add	r7, sp, #0
 80056f2:	4603      	mov	r3, r0
 80056f4:	71fb      	strb	r3, [r7, #7]
	uint8_t txbuf[2];
	txbuf[0] = 0X02;  //命令关键字
 80056f6:	2302      	movs	r3, #2
 80056f8:	733b      	strb	r3, [r7, #12]
	txbuf[1] = time;
 80056fa:	79fb      	ldrb	r3, [r7, #7]
 80056fc:	737b      	strb	r3, [r7, #13]

	memcpy(CanP_Cmd_SBuf[9].Data, txbuf, 2);
 80056fe:	89ba      	ldrh	r2, [r7, #12]
 8005700:	4b06      	ldr	r3, [pc, #24]	@ (800571c <CAN_TxtoT2+0x30>)
 8005702:	f8a3 2098 	strh.w	r2, [r3, #152]	@ 0x98
	Can_Cmds[9].DLC = 2;
 8005706:	4b06      	ldr	r3, [pc, #24]	@ (8005720 <CAN_TxtoT2+0x34>)
 8005708:	2202      	movs	r2, #2
 800570a:	f8c3 20e8 	str.w	r2, [r3, #232]	@ 0xe8
}
 800570e:	bf00      	nop
 8005710:	3714      	adds	r7, #20
 8005712:	46bd      	mov	sp, r7
 8005714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005718:	4770      	bx	lr
 800571a:	bf00      	nop
 800571c:	20000014 	.word	0x20000014
 8005720:	20000688 	.word	0x20000688

08005724 <CAN_TxDataCheck>:
函数功能：CAN-检测缓冲区数据是否为空
入口参数：data:缓冲区数组
返回  值：0-空 1-存在数据
**************************************************************************/
uint8_t CAN_TxDataCheck(uint8_t *Data)
{
 8005724:	b480      	push	{r7}
 8005726:	b083      	sub	sp, #12
 8005728:	af00      	add	r7, sp, #0
 800572a:	6078      	str	r0, [r7, #4]
	return(!!(Data[0] | Data[1] | Data[2] | Data[3] | Data[4] | Data[5] | Data[6] | Data[7]));
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	781a      	ldrb	r2, [r3, #0]
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	3301      	adds	r3, #1
 8005734:	781b      	ldrb	r3, [r3, #0]
 8005736:	4313      	orrs	r3, r2
 8005738:	b2da      	uxtb	r2, r3
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	3302      	adds	r3, #2
 800573e:	781b      	ldrb	r3, [r3, #0]
 8005740:	4313      	orrs	r3, r2
 8005742:	b2da      	uxtb	r2, r3
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	3303      	adds	r3, #3
 8005748:	781b      	ldrb	r3, [r3, #0]
 800574a:	4313      	orrs	r3, r2
 800574c:	b2da      	uxtb	r2, r3
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	3304      	adds	r3, #4
 8005752:	781b      	ldrb	r3, [r3, #0]
 8005754:	4313      	orrs	r3, r2
 8005756:	b2da      	uxtb	r2, r3
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	3305      	adds	r3, #5
 800575c:	781b      	ldrb	r3, [r3, #0]
 800575e:	4313      	orrs	r3, r2
 8005760:	b2da      	uxtb	r2, r3
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	3306      	adds	r3, #6
 8005766:	781b      	ldrb	r3, [r3, #0]
 8005768:	4313      	orrs	r3, r2
 800576a:	b2da      	uxtb	r2, r3
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	3307      	adds	r3, #7
 8005770:	781b      	ldrb	r3, [r3, #0]
 8005772:	4313      	orrs	r3, r2
 8005774:	b2db      	uxtb	r3, r3
 8005776:	2b00      	cmp	r3, #0
 8005778:	bf14      	ite	ne
 800577a:	2301      	movne	r3, #1
 800577c:	2300      	moveq	r3, #0
 800577e:	b2db      	uxtb	r3, r3
}
 8005780:	4618      	mov	r0, r3
 8005782:	370c      	adds	r7, #12
 8005784:	46bd      	mov	sp, r7
 8005786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800578a:	4770      	bx	lr

0800578c <CAN_TxLoop>:
函数功能：CAN-检测缓冲区数据并上传(if的顺序控制优先级)
入口参数：无
返回  值：无
**************************************************************************/
void CAN_TxLoop(void)
{
 800578c:	b580      	push	{r7, lr}
 800578e:	b082      	sub	sp, #8
 8005790:	af00      	add	r7, sp, #0
	uint8_t Status = HAL_OK;
 8005792:	2300      	movs	r3, #0
 8005794:	71fb      	strb	r3, [r7, #7]
	if(CAN_TxDataCheck(CanP_Cmd_SBuf[1].Data)) /*Zigbee 优先级:0*/
 8005796:	4866      	ldr	r0, [pc, #408]	@ (8005930 <CAN_TxLoop+0x1a4>)
 8005798:	f7ff ffc4 	bl	8005724 <CAN_TxDataCheck>
 800579c:	4603      	mov	r3, r0
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d00d      	beq.n	80057be <CAN_TxLoop+0x32>
	{
		Status = MyCAN_Transmit(&Can_Cmds[1], CanP_Cmd_SBuf[1].Data);
 80057a2:	4963      	ldr	r1, [pc, #396]	@ (8005930 <CAN_TxLoop+0x1a4>)
 80057a4:	4863      	ldr	r0, [pc, #396]	@ (8005934 <CAN_TxLoop+0x1a8>)
 80057a6:	f7fb f8af 	bl	8000908 <MyCAN_Transmit>
 80057aa:	4603      	mov	r3, r0
 80057ac:	71fb      	strb	r3, [r7, #7]

		if(Status == HAL_OK){memset(CanP_Cmd_SBuf[1].Data, 0, 8);}
 80057ae:	79fb      	ldrb	r3, [r7, #7]
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d104      	bne.n	80057be <CAN_TxLoop+0x32>
 80057b4:	2208      	movs	r2, #8
 80057b6:	2100      	movs	r1, #0
 80057b8:	485d      	ldr	r0, [pc, #372]	@ (8005930 <CAN_TxLoop+0x1a4>)
 80057ba:	f000 f93a 	bl	8005a32 <memset>
	}


	if(CAN_TxDataCheck(CanP_Cmd_SBuf[0].Data)) /*Wifi 优先级:1*/
 80057be:	485e      	ldr	r0, [pc, #376]	@ (8005938 <CAN_TxLoop+0x1ac>)
 80057c0:	f7ff ffb0 	bl	8005724 <CAN_TxDataCheck>
 80057c4:	4603      	mov	r3, r0
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d00d      	beq.n	80057e6 <CAN_TxLoop+0x5a>
	{
		Status = MyCAN_Transmit(&Can_Cmds[0], CanP_Cmd_SBuf[0].Data);
 80057ca:	495b      	ldr	r1, [pc, #364]	@ (8005938 <CAN_TxLoop+0x1ac>)
 80057cc:	485b      	ldr	r0, [pc, #364]	@ (800593c <CAN_TxLoop+0x1b0>)
 80057ce:	f7fb f89b 	bl	8000908 <MyCAN_Transmit>
 80057d2:	4603      	mov	r3, r0
 80057d4:	71fb      	strb	r3, [r7, #7]
		if(Status == HAL_OK){memset(CanP_Cmd_SBuf[0].Data, 0, 8);}
 80057d6:	79fb      	ldrb	r3, [r7, #7]
 80057d8:	2b00      	cmp	r3, #0
 80057da:	d104      	bne.n	80057e6 <CAN_TxLoop+0x5a>
 80057dc:	2208      	movs	r2, #8
 80057de:	2100      	movs	r1, #0
 80057e0:	4855      	ldr	r0, [pc, #340]	@ (8005938 <CAN_TxLoop+0x1ac>)
 80057e2:	f000 f926 	bl	8005a32 <memset>
	}

	if(CAN_TxDataCheck(CanP_Cmd_SBuf[3].Data)) /*电机 优先级:2*/
 80057e6:	4856      	ldr	r0, [pc, #344]	@ (8005940 <CAN_TxLoop+0x1b4>)
 80057e8:	f7ff ff9c 	bl	8005724 <CAN_TxDataCheck>
 80057ec:	4603      	mov	r3, r0
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d00d      	beq.n	800580e <CAN_TxLoop+0x82>
	{
		Status = MyCAN_Transmit(&Can_Cmds[3], CanP_Cmd_SBuf[3].Data);
 80057f2:	4953      	ldr	r1, [pc, #332]	@ (8005940 <CAN_TxLoop+0x1b4>)
 80057f4:	4853      	ldr	r0, [pc, #332]	@ (8005944 <CAN_TxLoop+0x1b8>)
 80057f6:	f7fb f887 	bl	8000908 <MyCAN_Transmit>
 80057fa:	4603      	mov	r3, r0
 80057fc:	71fb      	strb	r3, [r7, #7]
		if(Status == HAL_OK){memset(CanP_Cmd_SBuf[3].Data, 0, 8);}
 80057fe:	79fb      	ldrb	r3, [r7, #7]
 8005800:	2b00      	cmp	r3, #0
 8005802:	d104      	bne.n	800580e <CAN_TxLoop+0x82>
 8005804:	2208      	movs	r2, #8
 8005806:	2100      	movs	r1, #0
 8005808:	484d      	ldr	r0, [pc, #308]	@ (8005940 <CAN_TxLoop+0x1b4>)
 800580a:	f000 f912 	bl	8005a32 <memset>
	}

	if(CAN_TxDataCheck(CanP_Cmd_SBuf[9].Data)) /*T2 优先级:3*/
 800580e:	484e      	ldr	r0, [pc, #312]	@ (8005948 <CAN_TxLoop+0x1bc>)
 8005810:	f7ff ff88 	bl	8005724 <CAN_TxDataCheck>
 8005814:	4603      	mov	r3, r0
 8005816:	2b00      	cmp	r3, #0
 8005818:	d00d      	beq.n	8005836 <CAN_TxLoop+0xaa>
	{
		Status = MyCAN_Transmit(&Can_Cmds[9], CanP_Cmd_SBuf[9].Data);
 800581a:	494b      	ldr	r1, [pc, #300]	@ (8005948 <CAN_TxLoop+0x1bc>)
 800581c:	484b      	ldr	r0, [pc, #300]	@ (800594c <CAN_TxLoop+0x1c0>)
 800581e:	f7fb f873 	bl	8000908 <MyCAN_Transmit>
 8005822:	4603      	mov	r3, r0
 8005824:	71fb      	strb	r3, [r7, #7]
		if(Status == HAL_OK){memset(CanP_Cmd_SBuf[9].Data, 0, 8);}
 8005826:	79fb      	ldrb	r3, [r7, #7]
 8005828:	2b00      	cmp	r3, #0
 800582a:	d104      	bne.n	8005836 <CAN_TxLoop+0xaa>
 800582c:	2208      	movs	r2, #8
 800582e:	2100      	movs	r1, #0
 8005830:	4845      	ldr	r0, [pc, #276]	@ (8005948 <CAN_TxLoop+0x1bc>)
 8005832:	f000 f8fe 	bl	8005a32 <memset>
	}


	if(CAN_TxDataCheck(CanP_Cmd_SBuf[7].Data)) /*T0 优先级:4*/
 8005836:	4846      	ldr	r0, [pc, #280]	@ (8005950 <CAN_TxLoop+0x1c4>)
 8005838:	f7ff ff74 	bl	8005724 <CAN_TxDataCheck>
 800583c:	4603      	mov	r3, r0
 800583e:	2b00      	cmp	r3, #0
 8005840:	d00d      	beq.n	800585e <CAN_TxLoop+0xd2>
	{
		Status = MyCAN_Transmit(&Can_Cmds[7], CanP_Cmd_SBuf[7].Data);
 8005842:	4943      	ldr	r1, [pc, #268]	@ (8005950 <CAN_TxLoop+0x1c4>)
 8005844:	4843      	ldr	r0, [pc, #268]	@ (8005954 <CAN_TxLoop+0x1c8>)
 8005846:	f7fb f85f 	bl	8000908 <MyCAN_Transmit>
 800584a:	4603      	mov	r3, r0
 800584c:	71fb      	strb	r3, [r7, #7]
		if(Status == HAL_OK){memset(CanP_Cmd_SBuf[7].Data, 0, 8);}
 800584e:	79fb      	ldrb	r3, [r7, #7]
 8005850:	2b00      	cmp	r3, #0
 8005852:	d104      	bne.n	800585e <CAN_TxLoop+0xd2>
 8005854:	2208      	movs	r2, #8
 8005856:	2100      	movs	r1, #0
 8005858:	483d      	ldr	r0, [pc, #244]	@ (8005950 <CAN_TxLoop+0x1c4>)
 800585a:	f000 f8ea 	bl	8005a32 <memset>
	}


	if(CAN_TxDataCheck(CanP_Cmd_SBuf[8].Data)) /*T1 优先级:5*/
 800585e:	483e      	ldr	r0, [pc, #248]	@ (8005958 <CAN_TxLoop+0x1cc>)
 8005860:	f7ff ff60 	bl	8005724 <CAN_TxDataCheck>
 8005864:	4603      	mov	r3, r0
 8005866:	2b00      	cmp	r3, #0
 8005868:	d00d      	beq.n	8005886 <CAN_TxLoop+0xfa>
	{
		Status = MyCAN_Transmit(&Can_Cmds[8], CanP_Cmd_SBuf[8].Data);
 800586a:	493b      	ldr	r1, [pc, #236]	@ (8005958 <CAN_TxLoop+0x1cc>)
 800586c:	483b      	ldr	r0, [pc, #236]	@ (800595c <CAN_TxLoop+0x1d0>)
 800586e:	f7fb f84b 	bl	8000908 <MyCAN_Transmit>
 8005872:	4603      	mov	r3, r0
 8005874:	71fb      	strb	r3, [r7, #7]
		if(Status == HAL_OK){memset(CanP_Cmd_SBuf[8].Data, 0, 8);}
 8005876:	79fb      	ldrb	r3, [r7, #7]
 8005878:	2b00      	cmp	r3, #0
 800587a:	d104      	bne.n	8005886 <CAN_TxLoop+0xfa>
 800587c:	2208      	movs	r2, #8
 800587e:	2100      	movs	r1, #0
 8005880:	4835      	ldr	r0, [pc, #212]	@ (8005958 <CAN_TxLoop+0x1cc>)
 8005882:	f000 f8d6 	bl	8005a32 <memset>
	}


	if(CAN_TxDataCheck(CanP_Cmd_SBuf[5].Data)) /*NV 优先级:6*/
 8005886:	4836      	ldr	r0, [pc, #216]	@ (8005960 <CAN_TxLoop+0x1d4>)
 8005888:	f7ff ff4c 	bl	8005724 <CAN_TxDataCheck>
 800588c:	4603      	mov	r3, r0
 800588e:	2b00      	cmp	r3, #0
 8005890:	d00d      	beq.n	80058ae <CAN_TxLoop+0x122>
	{
		Status = MyCAN_Transmit(&Can_Cmds[5], CanP_Cmd_SBuf[5].Data);
 8005892:	4933      	ldr	r1, [pc, #204]	@ (8005960 <CAN_TxLoop+0x1d4>)
 8005894:	4833      	ldr	r0, [pc, #204]	@ (8005964 <CAN_TxLoop+0x1d8>)
 8005896:	f7fb f837 	bl	8000908 <MyCAN_Transmit>
 800589a:	4603      	mov	r3, r0
 800589c:	71fb      	strb	r3, [r7, #7]
		if(Status == HAL_OK){memset(CanP_Cmd_SBuf[5].Data, 0, 8);}
 800589e:	79fb      	ldrb	r3, [r7, #7]
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	d104      	bne.n	80058ae <CAN_TxLoop+0x122>
 80058a4:	2208      	movs	r2, #8
 80058a6:	2100      	movs	r1, #0
 80058a8:	482d      	ldr	r0, [pc, #180]	@ (8005960 <CAN_TxLoop+0x1d4>)
 80058aa:	f000 f8c2 	bl	8005a32 <memset>
	}


	if(CAN_TxDataCheck(CanP_Cmd_SBuf[4].Data)) /*CNT 优先级:7*/
 80058ae:	482e      	ldr	r0, [pc, #184]	@ (8005968 <CAN_TxLoop+0x1dc>)
 80058b0:	f7ff ff38 	bl	8005724 <CAN_TxDataCheck>
 80058b4:	4603      	mov	r3, r0
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d00d      	beq.n	80058d6 <CAN_TxLoop+0x14a>
	{
		Status = MyCAN_Transmit(&Can_Cmds[4], CanP_Cmd_SBuf[4].Data);
 80058ba:	492b      	ldr	r1, [pc, #172]	@ (8005968 <CAN_TxLoop+0x1dc>)
 80058bc:	482b      	ldr	r0, [pc, #172]	@ (800596c <CAN_TxLoop+0x1e0>)
 80058be:	f7fb f823 	bl	8000908 <MyCAN_Transmit>
 80058c2:	4603      	mov	r3, r0
 80058c4:	71fb      	strb	r3, [r7, #7]
		if(Status == HAL_OK){memset(CanP_Cmd_SBuf[4].Data, 0, 8);}
 80058c6:	79fb      	ldrb	r3, [r7, #7]
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d104      	bne.n	80058d6 <CAN_TxLoop+0x14a>
 80058cc:	2208      	movs	r2, #8
 80058ce:	2100      	movs	r1, #0
 80058d0:	4825      	ldr	r0, [pc, #148]	@ (8005968 <CAN_TxLoop+0x1dc>)
 80058d2:	f000 f8ae 	bl	8005a32 <memset>
	}


	if(CAN_TxDataCheck(CanP_Cmd_SBuf[2].Data)) /*显示 优先级:8*/
 80058d6:	4826      	ldr	r0, [pc, #152]	@ (8005970 <CAN_TxLoop+0x1e4>)
 80058d8:	f7ff ff24 	bl	8005724 <CAN_TxDataCheck>
 80058dc:	4603      	mov	r3, r0
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d00d      	beq.n	80058fe <CAN_TxLoop+0x172>
	{
		Status = MyCAN_Transmit(&Can_Cmds[2], CanP_Cmd_SBuf[2].Data);
 80058e2:	4923      	ldr	r1, [pc, #140]	@ (8005970 <CAN_TxLoop+0x1e4>)
 80058e4:	4823      	ldr	r0, [pc, #140]	@ (8005974 <CAN_TxLoop+0x1e8>)
 80058e6:	f7fb f80f 	bl	8000908 <MyCAN_Transmit>
 80058ea:	4603      	mov	r3, r0
 80058ec:	71fb      	strb	r3, [r7, #7]
		if(Status == HAL_OK){memset(CanP_Cmd_SBuf[2].Data, 0, 8);}
 80058ee:	79fb      	ldrb	r3, [r7, #7]
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	d104      	bne.n	80058fe <CAN_TxLoop+0x172>
 80058f4:	2208      	movs	r2, #8
 80058f6:	2100      	movs	r1, #0
 80058f8:	481d      	ldr	r0, [pc, #116]	@ (8005970 <CAN_TxLoop+0x1e4>)
 80058fa:	f000 f89a 	bl	8005a32 <memset>
	}


	if(CAN_TxDataCheck(CanP_Cmd_SBuf[6].Data)) /*Power 优先级:9*/
 80058fe:	481e      	ldr	r0, [pc, #120]	@ (8005978 <CAN_TxLoop+0x1ec>)
 8005900:	f7ff ff10 	bl	8005724 <CAN_TxDataCheck>
 8005904:	4603      	mov	r3, r0
 8005906:	2b00      	cmp	r3, #0
 8005908:	d00d      	beq.n	8005926 <CAN_TxLoop+0x19a>
	{
		Status = MyCAN_Transmit(&Can_Cmds[6], CanP_Cmd_SBuf[6].Data);
 800590a:	491b      	ldr	r1, [pc, #108]	@ (8005978 <CAN_TxLoop+0x1ec>)
 800590c:	481b      	ldr	r0, [pc, #108]	@ (800597c <CAN_TxLoop+0x1f0>)
 800590e:	f7fa fffb 	bl	8000908 <MyCAN_Transmit>
 8005912:	4603      	mov	r3, r0
 8005914:	71fb      	strb	r3, [r7, #7]
		if(Status == HAL_OK){memset(CanP_Cmd_SBuf[6].Data, 0, 8);}
 8005916:	79fb      	ldrb	r3, [r7, #7]
 8005918:	2b00      	cmp	r3, #0
 800591a:	d104      	bne.n	8005926 <CAN_TxLoop+0x19a>
 800591c:	2208      	movs	r2, #8
 800591e:	2100      	movs	r1, #0
 8005920:	4815      	ldr	r0, [pc, #84]	@ (8005978 <CAN_TxLoop+0x1ec>)
 8005922:	f000 f886 	bl	8005a32 <memset>
	}
}
 8005926:	bf00      	nop
 8005928:	3708      	adds	r7, #8
 800592a:	46bd      	mov	sp, r7
 800592c:	bd80      	pop	{r7, pc}
 800592e:	bf00      	nop
 8005930:	2000002c 	.word	0x2000002c
 8005934:	200006a0 	.word	0x200006a0
 8005938:	2000001c 	.word	0x2000001c
 800593c:	20000688 	.word	0x20000688
 8005940:	2000004c 	.word	0x2000004c
 8005944:	200006d0 	.word	0x200006d0
 8005948:	200000ac 	.word	0x200000ac
 800594c:	20000760 	.word	0x20000760
 8005950:	2000008c 	.word	0x2000008c
 8005954:	20000730 	.word	0x20000730
 8005958:	2000009c 	.word	0x2000009c
 800595c:	20000748 	.word	0x20000748
 8005960:	2000006c 	.word	0x2000006c
 8005964:	20000700 	.word	0x20000700
 8005968:	2000005c 	.word	0x2000005c
 800596c:	200006e8 	.word	0x200006e8
 8005970:	2000003c 	.word	0x2000003c
 8005974:	200006b8 	.word	0x200006b8
 8005978:	2000007c 	.word	0x2000007c
 800597c:	20000718 	.word	0x20000718

08005980 <Motor_Init>:
函数功能：电机驱动初始化
入口参数：无
返回  值：无
**************************************************************************/
void Motor_Init(void)
{
 8005980:	b580      	push	{r7, lr}
 8005982:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim9);	/*开启tim9中断*/
 8005984:	4802      	ldr	r0, [pc, #8]	@ (8005990 <Motor_Init+0x10>)
 8005986:	f7ff f87f 	bl	8004a88 <HAL_TIM_Base_Start_IT>
}
 800598a:	bf00      	nop
 800598c:	bd80      	pop	{r7, pc}
 800598e:	bf00      	nop
 8005990:	200005d0 	.word	0x200005d0

08005994 <Motor_Control>:
函数功能：电机控制函数
入口参数：L_Spend 左侧电机速度  R_Spend 右侧电机转速
返回  值：无
**************************************************************************/
void Motor_Control(int L_Spend,int R_Spend)
{
 8005994:	b580      	push	{r7, lr}
 8005996:	b082      	sub	sp, #8
 8005998:	af00      	add	r7, sp, #0
 800599a:	6078      	str	r0, [r7, #4]
 800599c:	6039      	str	r1, [r7, #0]
    if(L_Spend>=0) 	/*限制速度参数*/
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	db0a      	blt.n	80059ba <Motor_Control+0x26>
    {
        if(L_Spend>100)L_Spend=100;
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	2b64      	cmp	r3, #100	@ 0x64
 80059a8:	dd01      	ble.n	80059ae <Motor_Control+0x1a>
 80059aa:	2364      	movs	r3, #100	@ 0x64
 80059ac:	607b      	str	r3, [r7, #4]
        if(L_Spend<5)L_Spend=5;
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	2b04      	cmp	r3, #4
 80059b2:	dc10      	bgt.n	80059d6 <Motor_Control+0x42>
 80059b4:	2305      	movs	r3, #5
 80059b6:	607b      	str	r3, [r7, #4]
 80059b8:	e00d      	b.n	80059d6 <Motor_Control+0x42>
    }
    else
    {
        if(L_Spend<-100)L_Spend= -100;
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	f113 0f64 	cmn.w	r3, #100	@ 0x64
 80059c0:	da02      	bge.n	80059c8 <Motor_Control+0x34>
 80059c2:	f06f 0363 	mvn.w	r3, #99	@ 0x63
 80059c6:	607b      	str	r3, [r7, #4]
        if(L_Spend>-5)L_Spend= -5;
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	f113 0f04 	cmn.w	r3, #4
 80059ce:	db02      	blt.n	80059d6 <Motor_Control+0x42>
 80059d0:	f06f 0304 	mvn.w	r3, #4
 80059d4:	607b      	str	r3, [r7, #4]
    }
    if(R_Spend>=0)
 80059d6:	683b      	ldr	r3, [r7, #0]
 80059d8:	2b00      	cmp	r3, #0
 80059da:	db0a      	blt.n	80059f2 <Motor_Control+0x5e>
    {
        if(R_Spend>100)R_Spend=100;
 80059dc:	683b      	ldr	r3, [r7, #0]
 80059de:	2b64      	cmp	r3, #100	@ 0x64
 80059e0:	dd01      	ble.n	80059e6 <Motor_Control+0x52>
 80059e2:	2364      	movs	r3, #100	@ 0x64
 80059e4:	603b      	str	r3, [r7, #0]
        if(R_Spend<5)R_Spend=5;
 80059e6:	683b      	ldr	r3, [r7, #0]
 80059e8:	2b04      	cmp	r3, #4
 80059ea:	dc10      	bgt.n	8005a0e <Motor_Control+0x7a>
 80059ec:	2305      	movs	r3, #5
 80059ee:	603b      	str	r3, [r7, #0]
 80059f0:	e00d      	b.n	8005a0e <Motor_Control+0x7a>
    }
    else
    {
        if(R_Spend<-100)R_Spend= -100;
 80059f2:	683b      	ldr	r3, [r7, #0]
 80059f4:	f113 0f64 	cmn.w	r3, #100	@ 0x64
 80059f8:	da02      	bge.n	8005a00 <Motor_Control+0x6c>
 80059fa:	f06f 0363 	mvn.w	r3, #99	@ 0x63
 80059fe:	603b      	str	r3, [r7, #0]
        if(R_Spend>-5)R_Spend= -5;
 8005a00:	683b      	ldr	r3, [r7, #0]
 8005a02:	f113 0f04 	cmn.w	r3, #4
 8005a06:	db02      	blt.n	8005a0e <Motor_Control+0x7a>
 8005a08:	f06f 0304 	mvn.w	r3, #4
 8005a0c:	603b      	str	r3, [r7, #0]
    }


	CAN_TxtoMotor(L_Spend, R_Spend);
 8005a0e:	6839      	ldr	r1, [r7, #0]
 8005a10:	6878      	ldr	r0, [r7, #4]
 8005a12:	f7ff fdb5 	bl	8005580 <CAN_TxtoMotor>
}
 8005a16:	bf00      	nop
 8005a18:	3708      	adds	r7, #8
 8005a1a:	46bd      	mov	sp, r7
 8005a1c:	bd80      	pop	{r7, pc}

08005a1e <HAL_TIM_PeriodElapsedCallback>:

/**************************************************************************
 HAL中断回调函数
**************************************************************************/
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005a1e:	b480      	push	{r7}
 8005a20:	b083      	sub	sp, #12
 8005a22:	af00      	add	r7, sp, #0
 8005a24:	6078      	str	r0, [r7, #4]


	}


}
 8005a26:	bf00      	nop
 8005a28:	370c      	adds	r7, #12
 8005a2a:	46bd      	mov	sp, r7
 8005a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a30:	4770      	bx	lr

08005a32 <memset>:
 8005a32:	4402      	add	r2, r0
 8005a34:	4603      	mov	r3, r0
 8005a36:	4293      	cmp	r3, r2
 8005a38:	d100      	bne.n	8005a3c <memset+0xa>
 8005a3a:	4770      	bx	lr
 8005a3c:	f803 1b01 	strb.w	r1, [r3], #1
 8005a40:	e7f9      	b.n	8005a36 <memset+0x4>
	...

08005a44 <__libc_init_array>:
 8005a44:	b570      	push	{r4, r5, r6, lr}
 8005a46:	4d0d      	ldr	r5, [pc, #52]	@ (8005a7c <__libc_init_array+0x38>)
 8005a48:	4c0d      	ldr	r4, [pc, #52]	@ (8005a80 <__libc_init_array+0x3c>)
 8005a4a:	1b64      	subs	r4, r4, r5
 8005a4c:	10a4      	asrs	r4, r4, #2
 8005a4e:	2600      	movs	r6, #0
 8005a50:	42a6      	cmp	r6, r4
 8005a52:	d109      	bne.n	8005a68 <__libc_init_array+0x24>
 8005a54:	4d0b      	ldr	r5, [pc, #44]	@ (8005a84 <__libc_init_array+0x40>)
 8005a56:	4c0c      	ldr	r4, [pc, #48]	@ (8005a88 <__libc_init_array+0x44>)
 8005a58:	f000 f826 	bl	8005aa8 <_init>
 8005a5c:	1b64      	subs	r4, r4, r5
 8005a5e:	10a4      	asrs	r4, r4, #2
 8005a60:	2600      	movs	r6, #0
 8005a62:	42a6      	cmp	r6, r4
 8005a64:	d105      	bne.n	8005a72 <__libc_init_array+0x2e>
 8005a66:	bd70      	pop	{r4, r5, r6, pc}
 8005a68:	f855 3b04 	ldr.w	r3, [r5], #4
 8005a6c:	4798      	blx	r3
 8005a6e:	3601      	adds	r6, #1
 8005a70:	e7ee      	b.n	8005a50 <__libc_init_array+0xc>
 8005a72:	f855 3b04 	ldr.w	r3, [r5], #4
 8005a76:	4798      	blx	r3
 8005a78:	3601      	adds	r6, #1
 8005a7a:	e7f2      	b.n	8005a62 <__libc_init_array+0x1e>
 8005a7c:	080064b4 	.word	0x080064b4
 8005a80:	080064b4 	.word	0x080064b4
 8005a84:	080064b4 	.word	0x080064b4
 8005a88:	080064b8 	.word	0x080064b8

08005a8c <memcpy>:
 8005a8c:	440a      	add	r2, r1
 8005a8e:	4291      	cmp	r1, r2
 8005a90:	f100 33ff 	add.w	r3, r0, #4294967295
 8005a94:	d100      	bne.n	8005a98 <memcpy+0xc>
 8005a96:	4770      	bx	lr
 8005a98:	b510      	push	{r4, lr}
 8005a9a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005a9e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005aa2:	4291      	cmp	r1, r2
 8005aa4:	d1f9      	bne.n	8005a9a <memcpy+0xe>
 8005aa6:	bd10      	pop	{r4, pc}

08005aa8 <_init>:
 8005aa8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005aaa:	bf00      	nop
 8005aac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005aae:	bc08      	pop	{r3}
 8005ab0:	469e      	mov	lr, r3
 8005ab2:	4770      	bx	lr

08005ab4 <_fini>:
 8005ab4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005ab6:	bf00      	nop
 8005ab8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005aba:	bc08      	pop	{r3}
 8005abc:	469e      	mov	lr, r3
 8005abe:	4770      	bx	lr
