git clone --depth 1 --no-tags https://github.com/naviatolin/Jumping-Dino-MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/225210008
git clone --depth 1 --no-tags https://github.com/dkorobkov/sync_from_gps.git f:/verilog_sva_gh_scraper/data/full_repos/225471154
git clone --depth 1 --no-tags https://github.com/LEE-JAE-HYUN179/single_cycle_mips.git f:/verilog_sva_gh_scraper/data/full_repos/229524608
git clone --depth 1 --no-tags https://github.com/vedantprajapati/ECE241---Verilog-Labs.git f:/verilog_sva_gh_scraper/data/full_repos/229651759
git clone --depth 1 --no-tags https://github.com/brianworts/LEGv8_SingleCycle_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/228924265
git clone --depth 1 --no-tags https://github.com/LJP-TW/FPGAGame.git f:/verilog_sva_gh_scraper/data/full_repos/228421849
git clone --depth 1 --no-tags https://github.com/zhangcheng223/Communication-IC-Design.git f:/verilog_sva_gh_scraper/data/full_repos/231166590
git clone --depth 1 --no-tags https://github.com/BiliouriV/-7-Segments-Indication-Driver.git f:/verilog_sva_gh_scraper/data/full_repos/226694995
git clone --depth 1 --no-tags https://github.com/54mb/VHDL-Donkey-Kong.git f:/verilog_sva_gh_scraper/data/full_repos/225992728
git clone --depth 1 --no-tags https://github.com/bjonnh/fomu-playground.git f:/verilog_sva_gh_scraper/data/full_repos/230368119
git clone --depth 1 --no-tags https://github.com/garodimb/verilog_examples.git f:/verilog_sva_gh_scraper/data/full_repos/229278294
git clone --depth 1 --no-tags https://github.com/aquaxis/aq_axis_t32f64.git f:/verilog_sva_gh_scraper/data/full_repos/225552566
git clone --depth 1 --no-tags https://github.com/andrsmllr/icebreaker_devbrd.git f:/verilog_sva_gh_scraper/data/full_repos/226650570
git clone --depth 1 --no-tags https://github.com/Robin-Lai-YY/CPEN-211-Labs.git f:/verilog_sva_gh_scraper/data/full_repos/229353383
git clone --depth 1 --no-tags https://github.com/TENCAT/FPGA-Synth.git f:/verilog_sva_gh_scraper/data/full_repos/225308859
git clone --depth 1 --no-tags https://github.com/davidhoo1988/rollo-hardware.git f:/verilog_sva_gh_scraper/data/full_repos/225372492
git clone --depth 1 --no-tags https://github.com/kser000/CA_project.git f:/verilog_sva_gh_scraper/data/full_repos/225133023
git clone --depth 1 --no-tags https://github.com/kamiry/FPGA-project-1.git f:/verilog_sva_gh_scraper/data/full_repos/225517403
git clone --depth 1 --no-tags https://github.com/aquaxis/aq_axi_sigcap.git f:/verilog_sva_gh_scraper/data/full_repos/225620736
git clone --depth 1 --no-tags https://github.com/KaoutherElhamdi/Spaceinvaders.git f:/verilog_sva_gh_scraper/data/full_repos/226954711
git clone --depth 1 --no-tags https://github.com/matthewbarondeau/AES_Hardware_Accelerator.git f:/verilog_sva_gh_scraper/data/full_repos/225995463
git clone --depth 1 --no-tags https://github.com/meawoppl/nextpnr-bug-repro.git f:/verilog_sva_gh_scraper/data/full_repos/227150258
git clone --depth 1 --no-tags https://github.com/Digital-circuits-team/Final-DC-exp.git f:/verilog_sva_gh_scraper/data/full_repos/228354727
git clone --depth 1 --no-tags https://github.com/samjijina/fpga-arm-control.git f:/verilog_sva_gh_scraper/data/full_repos/228792610
git clone --depth 1 --no-tags https://github.com/midimaster21b/SHA-Module.git f:/verilog_sva_gh_scraper/data/full_repos/226040848
git clone --depth 1 --no-tags https://github.com/aquaxis/aq_axi_getfreq.git f:/verilog_sva_gh_scraper/data/full_repos/225620784
git clone --depth 1 --no-tags https://github.com/jmjos/traffic_generator_receiver.git f:/verilog_sva_gh_scraper/data/full_repos/225396238
git clone --depth 1 --no-tags https://github.com/monkeyboiii/multichannel-answering-machine.git f:/verilog_sva_gh_scraper/data/full_repos/228013793
git clone --depth 1 --no-tags https://github.com/shashanksathish/Arithmetic-Logic-Unit.git f:/verilog_sva_gh_scraper/data/full_repos/228112147
git clone --depth 1 --no-tags https://github.com/kamelMohsen/Logic-2.git f:/verilog_sva_gh_scraper/data/full_repos/230173218
git clone --depth 1 --no-tags https://github.com/SidaChen1999/Snake-Game-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/231176552
git clone --depth 1 --no-tags https://github.com/SerCharles/EDA.git f:/verilog_sva_gh_scraper/data/full_repos/226846006
git clone --depth 1 --no-tags https://github.com/ruiyang69/ece550_tetris.git f:/verilog_sva_gh_scraper/data/full_repos/225746718
git clone --depth 1 --no-tags https://github.com/sakib-reza/Verilog-Pong-Game.git f:/verilog_sva_gh_scraper/data/full_repos/231494320
git clone --depth 1 --no-tags https://github.com/zhaoxuyang13/DCD-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/231312817
git clone --depth 1 --no-tags https://github.com/1999akinori/idealgaslawsimulator.git f:/verilog_sva_gh_scraper/data/full_repos/230012547
git clone --depth 1 --no-tags https://github.com/jameskokoska/VerilogPlaygroundFPGA.git f:/verilog_sva_gh_scraper/data/full_repos/229886376
git clone --depth 1 --no-tags https://github.com/kkamankun/Digital-Logic-Circuits-2.git f:/verilog_sva_gh_scraper/data/full_repos/231361607
git clone --depth 1 --no-tags https://github.com/heijligen/zynq_yosys.git f:/verilog_sva_gh_scraper/data/full_repos/231472422
git clone --depth 1 --no-tags https://github.com/nakengelhardt/abc9_script_opt.git f:/verilog_sva_gh_scraper/data/full_repos/229113882
git clone --depth 1 --no-tags https://github.com/vsiddaia/CpuDesign.git f:/verilog_sva_gh_scraper/data/full_repos/225773622
git clone --depth 1 --no-tags https://github.com/unal-edigital1-2019-2/work03-simulacion-OV7670.git f:/verilog_sva_gh_scraper/data/full_repos/227729922
git clone --depth 1 --no-tags https://github.com/danaur/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/229892953
git clone --depth 1 --no-tags https://github.com/Gogomoe/SUSTech_CS207_project.git f:/verilog_sva_gh_scraper/data/full_repos/226091289
git clone --depth 1 --no-tags https://github.com/Zeta611/cpu-design.git f:/verilog_sva_gh_scraper/data/full_repos/226359665
git clone --depth 1 --no-tags https://github.com/jack141088/VLSI1-Final-Floating-Point-Pipelined-Divider.git f:/verilog_sva_gh_scraper/data/full_repos/227502477
git clone --depth 1 --no-tags https://github.com/aquaxis/aq_fifo.git f:/verilog_sva_gh_scraper/data/full_repos/225788920
git clone --depth 1 --no-tags https://github.com/apullin/curve25519_periph_i2c.git f:/verilog_sva_gh_scraper/data/full_repos/229510357
git clone --depth 1 --no-tags https://github.com/Lu-YuCheng/CA2019_project2.git f:/verilog_sva_gh_scraper/data/full_repos/228566890
git clone --depth 1 --no-tags https://github.com/meganewalsh/ECE411-computer-org-and-design.git f:/verilog_sva_gh_scraper/data/full_repos/231614446
git clone --depth 1 --no-tags https://github.com/aquaxis/aq_axi_sdma64.git f:/verilog_sva_gh_scraper/data/full_repos/225620420
git clone --depth 1 --no-tags https://github.com/nucfive/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/229284596
git clone --depth 1 --no-tags https://github.com/hugoferreira/blackicemx-homebrew-computer.git f:/verilog_sva_gh_scraper/data/full_repos/229646694
git clone --depth 1 --no-tags https://github.com/fmahon/BBAI_ECP5_Fusion.git f:/verilog_sva_gh_scraper/data/full_repos/229151715
git clone --depth 1 --no-tags https://github.com/crlarsen/hp_mul.git f:/verilog_sva_gh_scraper/data/full_repos/228132307
git clone --depth 1 --no-tags https://github.com/PragmaticCoder/nios2RTOS.git f:/verilog_sva_gh_scraper/data/full_repos/231835779
git clone --depth 1 --no-tags https://github.com/kensaba101/LEDs-in-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/228290789
git clone --depth 1 --no-tags https://github.com/calvinjarrod/Speculative-TLB.git f:/verilog_sva_gh_scraper/data/full_repos/225521830
git clone --depth 1 --no-tags https://github.com/AHueya/Pipeline-Datapath.git f:/verilog_sva_gh_scraper/data/full_repos/225780799
git clone --depth 1 --no-tags https://github.com/wklaebe/icebreaker-whirlygig.git f:/verilog_sva_gh_scraper/data/full_repos/231220468
git clone --depth 1 --no-tags https://github.com/kennymcavoy/Verilog_AES_SHA.git f:/verilog_sva_gh_scraper/data/full_repos/227725810
git clone --depth 1 --no-tags https://github.com/JurgeShi/e200_opensource.git f:/verilog_sva_gh_scraper/data/full_repos/230605841
git clone --depth 1 --no-tags https://github.com/tommythorn/OrangeCrab_Hello.git f:/verilog_sva_gh_scraper/data/full_repos/230727768
git clone --depth 1 --no-tags https://github.com/shubham-kinhikar/HDLC-Deframer.git f:/verilog_sva_gh_scraper/data/full_repos/230115531
git clone --depth 1 --no-tags https://github.com/SylvieShen/Image-Edge-Detection.git f:/verilog_sva_gh_scraper/data/full_repos/227025927
git clone --depth 1 --no-tags https://github.com/jxwleong/altera-de1-traffic-light-controller.git f:/verilog_sva_gh_scraper/data/full_repos/226250851
git clone --depth 1 --no-tags https://github.com/gabrielnogueiralt/Projeto-SD.git f:/verilog_sva_gh_scraper/data/full_repos/227416581
git clone --depth 1 --no-tags https://github.com/VI-Tran-computerEngineer/verilog_alarm_clock.git f:/verilog_sva_gh_scraper/data/full_repos/227659368
git clone --depth 1 --no-tags https://github.com/yayayaya555/----FPGA--.git f:/verilog_sva_gh_scraper/data/full_repos/230415942
git clone --depth 1 --no-tags https://github.com/Hide-on-bush2/MultyCycleCPU.git f:/verilog_sva_gh_scraper/data/full_repos/226632871
git clone --depth 1 --no-tags https://github.com/yaohsiaopid/ee4292_graph.git f:/verilog_sva_gh_scraper/data/full_repos/228807355
git clone --depth 1 --no-tags https://github.com/stevenyu113228/MIPS-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/229570376
git clone --depth 1 --no-tags https://github.com/aquaxis/riscv_debug.git f:/verilog_sva_gh_scraper/data/full_repos/227044016
git clone --depth 1 --no-tags https://github.com/RossComputerGuy/SlimProc.git f:/verilog_sva_gh_scraper/data/full_repos/225890163
git clone --depth 1 --no-tags https://github.com/abhaypatil2000/Verilog-sobel-edge-detector.git f:/verilog_sva_gh_scraper/data/full_repos/226111501
git clone --depth 1 --no-tags https://github.com/hsuanchia/FPGA-Snake.git f:/verilog_sva_gh_scraper/data/full_repos/228751928
git clone --depth 1 --no-tags https://github.com/RemaJore/DDS-IP.git f:/verilog_sva_gh_scraper/data/full_repos/231272593
git clone --depth 1 --no-tags https://github.com/merledu/5-Stage-Pipeline-RISC-V-Architecture-in-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/226046827
git clone --depth 1 --no-tags https://github.com/EHash/MMX.git f:/verilog_sva_gh_scraper/data/full_repos/226660548
git clone --depth 1 --no-tags https://github.com/marsohod4you/WS2812B-FPGA-Emulation-.git f:/verilog_sva_gh_scraper/data/full_repos/230956259
git clone --depth 1 --no-tags https://github.com/Lauxin/DSP_PJ3_64FFT.git f:/verilog_sva_gh_scraper/data/full_repos/225791550
git clone --depth 1 --no-tags https://github.com/raminrasoulinezhad/LUXOR_FPGA20.git f:/verilog_sva_gh_scraper/data/full_repos/226449148
git clone --depth 1 --no-tags https://github.com/akshayr3/ECE385_final_project_3D_Rendering.git f:/verilog_sva_gh_scraper/data/full_repos/227439675
git clone --depth 1 --no-tags https://github.com/dueToLife/FPGA_VGA_plane_game.git f:/verilog_sva_gh_scraper/data/full_repos/229212727
git clone --depth 1 --no-tags https://github.com/redpanda3/soDLA_equi.git f:/verilog_sva_gh_scraper/data/full_repos/227229861
git clone --depth 1 --no-tags https://github.com/MohammadrezaRezvani/SystolicArray.git f:/verilog_sva_gh_scraper/data/full_repos/226730813
git clone --depth 1 --no-tags https://github.com/alexzhang007/RISCV.git f:/verilog_sva_gh_scraper/data/full_repos/231201867
git clone --depth 1 --no-tags https://github.com/thanhtung2105/My_FPGA_DE1-SoC_Full_Lab.git f:/verilog_sva_gh_scraper/data/full_repos/229002973
git clone --depth 1 --no-tags https://github.com/2channelkrt/BLAS-in-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/227071806
git clone --depth 1 --no-tags https://github.com/abclzr/Homework-RISCV.git f:/verilog_sva_gh_scraper/data/full_repos/229385435
git clone --depth 1 --no-tags https://github.com/dpetrisko/bsg_hardfloat.git f:/verilog_sva_gh_scraper/data/full_repos/228102798
git clone --depth 1 --no-tags https://github.com/jameskokoska/PianoTiles-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/229895335
git clone --depth 1 --no-tags https://github.com/trongtran1234/CPU_RISV-V.git f:/verilog_sva_gh_scraper/data/full_repos/229090185
git clone --depth 1 --no-tags https://github.com/silencespeaker755/CA-project1.git f:/verilog_sva_gh_scraper/data/full_repos/225574466
git clone --depth 1 --no-tags https://github.com/Loosemond/WS2811-Controler.git f:/verilog_sva_gh_scraper/data/full_repos/228054473
git clone --depth 1 --no-tags https://github.com/aniket0511/Vedic-Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/228419266
git clone --depth 1 --no-tags https://github.com/jxwleong/altera-de1-processor.git f:/verilog_sva_gh_scraper/data/full_repos/226242163
git clone --depth 1 --no-tags https://github.com/razmikTovmas/Memory.git f:/verilog_sva_gh_scraper/data/full_repos/228598579
git clone --depth 1 --no-tags https://github.com/Yveh/RISC-V-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/230711478
git clone --depth 1 --no-tags https://github.com/mkvachev/wm8731.git f:/verilog_sva_gh_scraper/data/full_repos/229240435
