INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/DDCOLab/lab1/lab1/lab1.srcs/sources_1/new/eightbit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eightbit_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/DDCOLab/lab1/lab1/lab1.srcs/sim_1/new/adder8_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder8_tb
