# Generated by Yosys 0.54+1 (git sha1 67f8de54d, g++ 12.2.0-14+deb12u1 -fPIC -O3)
autoidx 23
attribute \top 1
attribute \src "examples/patterns/access_control/locked_register/verilog/locked_register_sync.v:1.1-23.10"
module \locked_register_sync
  attribute \src "examples/patterns/access_control/locked_register/verilog/locked_register_sync.v:4.7-4.10"
  wire input 2 \clk
  attribute \src "examples/patterns/access_control/locked_register/verilog/locked_register_sync.v:3.14-3.21"
  wire width 16 input 1 \data_in
  attribute \src "examples/patterns/access_control/locked_register/verilog/locked_register_sync.v:7.19-7.27"
  wire width 16 output 5 \data_out
  attribute \src "examples/patterns/access_control/locked_register/verilog/locked_register_sync.v:5.7-5.13"
  wire input 3 \resetn
  attribute \src "examples/patterns/access_control/locked_register/verilog/locked_register_sync.v:6.7-6.15"
  wire input 4 \write_en
  attribute \src "examples/patterns/access_control/locked_register/verilog/locked_register_sync.v:10.1-22.8"
  cell $sdffe $auto$ff.cc:266:slice$22
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 16'0000000000000001
    parameter \WIDTH 16
    connect \CLK \clk
    connect \D \data_in
    connect \EN \write_en
    connect \Q \data_out
    connect \SRST \resetn
  end
end
