<profile>
    <ReportVersion>
        <Version>2023.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg400-1</Part>
        <TopModelName>decompose</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <Interval-min>undef</Interval-min>
            <Interval-max>undef</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <lu_decompose>
                <Slack>7.30</Slack>
                <TripCount>undef</TripCount>
                <Latency>undef</Latency>
                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                <IterationLatency>undef</IterationLatency>
                <InstanceList/>
                <update_l>
                    <Slack>7.30</Slack>
                    <TripCount>undef</TripCount>
                    <Latency>undef</Latency>
                    <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                    <IterationLatency>undef</IterationLatency>
                    <InstanceList/>
                    <update_u>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>96</IterationLatency>
                        <InstanceList/>
                    </update_u>
                </update_l>
            </lu_decompose>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>32</BRAM_18K>
            <DSP>40</DSP>
            <FF>40027</FF>
            <LUT>38912</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>5</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>5</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_AWVALID</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_AWREADY</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_AWADDR</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>9</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_WVALID</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_WREADY</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_WDATA</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_WSTRB</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_ARVALID</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_ARREADY</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_ARADDR</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>9</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_RVALID</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_RREADY</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_RDATA</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_RRESP</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_BVALID</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_BREADY</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_BRESP</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>decompose</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>decompose</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>decompose</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_0_AWVALID</name>
            <Object>gmem_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_0_AWREADY</name>
            <Object>gmem_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_0_AWADDR</name>
            <Object>gmem_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_0_AWID</name>
            <Object>gmem_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_0_AWLEN</name>
            <Object>gmem_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_0_AWSIZE</name>
            <Object>gmem_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_0_AWBURST</name>
            <Object>gmem_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_0_AWLOCK</name>
            <Object>gmem_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_0_AWCACHE</name>
            <Object>gmem_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_0_AWPROT</name>
            <Object>gmem_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_0_AWQOS</name>
            <Object>gmem_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_0_AWREGION</name>
            <Object>gmem_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_0_AWUSER</name>
            <Object>gmem_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_0_WVALID</name>
            <Object>gmem_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_0_WREADY</name>
            <Object>gmem_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_0_WDATA</name>
            <Object>gmem_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_0_WSTRB</name>
            <Object>gmem_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_0_WLAST</name>
            <Object>gmem_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_0_WID</name>
            <Object>gmem_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_0_WUSER</name>
            <Object>gmem_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_0_ARVALID</name>
            <Object>gmem_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_0_ARREADY</name>
            <Object>gmem_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_0_ARADDR</name>
            <Object>gmem_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_0_ARID</name>
            <Object>gmem_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_0_ARLEN</name>
            <Object>gmem_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_0_ARSIZE</name>
            <Object>gmem_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_0_ARBURST</name>
            <Object>gmem_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_0_ARLOCK</name>
            <Object>gmem_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_0_ARCACHE</name>
            <Object>gmem_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_0_ARPROT</name>
            <Object>gmem_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_0_ARQOS</name>
            <Object>gmem_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_0_ARREGION</name>
            <Object>gmem_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_0_ARUSER</name>
            <Object>gmem_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_0_RVALID</name>
            <Object>gmem_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_0_RREADY</name>
            <Object>gmem_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_0_RDATA</name>
            <Object>gmem_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_0_RLAST</name>
            <Object>gmem_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_0_RID</name>
            <Object>gmem_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_0_RUSER</name>
            <Object>gmem_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_0_RRESP</name>
            <Object>gmem_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_0_BVALID</name>
            <Object>gmem_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_0_BREADY</name>
            <Object>gmem_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_0_BRESP</name>
            <Object>gmem_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_0_BID</name>
            <Object>gmem_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_0_BUSER</name>
            <Object>gmem_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_1_AWVALID</name>
            <Object>gmem_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_1_AWREADY</name>
            <Object>gmem_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_1_AWADDR</name>
            <Object>gmem_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_1_AWID</name>
            <Object>gmem_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_1_AWLEN</name>
            <Object>gmem_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_1_AWSIZE</name>
            <Object>gmem_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_1_AWBURST</name>
            <Object>gmem_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_1_AWLOCK</name>
            <Object>gmem_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_1_AWCACHE</name>
            <Object>gmem_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_1_AWPROT</name>
            <Object>gmem_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_1_AWQOS</name>
            <Object>gmem_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_1_AWREGION</name>
            <Object>gmem_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_1_AWUSER</name>
            <Object>gmem_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_1_WVALID</name>
            <Object>gmem_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_1_WREADY</name>
            <Object>gmem_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_1_WDATA</name>
            <Object>gmem_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_1_WSTRB</name>
            <Object>gmem_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_1_WLAST</name>
            <Object>gmem_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_1_WID</name>
            <Object>gmem_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_1_WUSER</name>
            <Object>gmem_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_1_ARVALID</name>
            <Object>gmem_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_1_ARREADY</name>
            <Object>gmem_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_1_ARADDR</name>
            <Object>gmem_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_1_ARID</name>
            <Object>gmem_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_1_ARLEN</name>
            <Object>gmem_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_1_ARSIZE</name>
            <Object>gmem_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_1_ARBURST</name>
            <Object>gmem_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_1_ARLOCK</name>
            <Object>gmem_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_1_ARCACHE</name>
            <Object>gmem_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_1_ARPROT</name>
            <Object>gmem_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_1_ARQOS</name>
            <Object>gmem_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_1_ARREGION</name>
            <Object>gmem_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_1_ARUSER</name>
            <Object>gmem_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_1_RVALID</name>
            <Object>gmem_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_1_RREADY</name>
            <Object>gmem_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_1_RDATA</name>
            <Object>gmem_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_1_RLAST</name>
            <Object>gmem_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_1_RID</name>
            <Object>gmem_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_1_RUSER</name>
            <Object>gmem_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_1_RRESP</name>
            <Object>gmem_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_1_BVALID</name>
            <Object>gmem_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_1_BREADY</name>
            <Object>gmem_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_1_BRESP</name>
            <Object>gmem_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_1_BID</name>
            <Object>gmem_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_1_BUSER</name>
            <Object>gmem_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_2_AWVALID</name>
            <Object>gmem_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_2_AWREADY</name>
            <Object>gmem_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_2_AWADDR</name>
            <Object>gmem_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_2_AWID</name>
            <Object>gmem_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_2_AWLEN</name>
            <Object>gmem_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_2_AWSIZE</name>
            <Object>gmem_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_2_AWBURST</name>
            <Object>gmem_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_2_AWLOCK</name>
            <Object>gmem_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_2_AWCACHE</name>
            <Object>gmem_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_2_AWPROT</name>
            <Object>gmem_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_2_AWQOS</name>
            <Object>gmem_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_2_AWREGION</name>
            <Object>gmem_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_2_AWUSER</name>
            <Object>gmem_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_2_WVALID</name>
            <Object>gmem_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_2_WREADY</name>
            <Object>gmem_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_2_WDATA</name>
            <Object>gmem_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_2_WSTRB</name>
            <Object>gmem_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_2_WLAST</name>
            <Object>gmem_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_2_WID</name>
            <Object>gmem_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_2_WUSER</name>
            <Object>gmem_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_2_ARVALID</name>
            <Object>gmem_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_2_ARREADY</name>
            <Object>gmem_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_2_ARADDR</name>
            <Object>gmem_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_2_ARID</name>
            <Object>gmem_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_2_ARLEN</name>
            <Object>gmem_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_2_ARSIZE</name>
            <Object>gmem_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_2_ARBURST</name>
            <Object>gmem_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_2_ARLOCK</name>
            <Object>gmem_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_2_ARCACHE</name>
            <Object>gmem_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_2_ARPROT</name>
            <Object>gmem_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_2_ARQOS</name>
            <Object>gmem_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_2_ARREGION</name>
            <Object>gmem_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_2_ARUSER</name>
            <Object>gmem_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_2_RVALID</name>
            <Object>gmem_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_2_RREADY</name>
            <Object>gmem_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_2_RDATA</name>
            <Object>gmem_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_2_RLAST</name>
            <Object>gmem_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_2_RID</name>
            <Object>gmem_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_2_RUSER</name>
            <Object>gmem_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_2_RRESP</name>
            <Object>gmem_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_2_BVALID</name>
            <Object>gmem_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_2_BREADY</name>
            <Object>gmem_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_2_BRESP</name>
            <Object>gmem_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_2_BID</name>
            <Object>gmem_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_2_BUSER</name>
            <Object>gmem_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_3_AWVALID</name>
            <Object>gmem_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_3_AWREADY</name>
            <Object>gmem_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_3_AWADDR</name>
            <Object>gmem_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_3_AWID</name>
            <Object>gmem_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_3_AWLEN</name>
            <Object>gmem_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_3_AWSIZE</name>
            <Object>gmem_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_3_AWBURST</name>
            <Object>gmem_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_3_AWLOCK</name>
            <Object>gmem_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_3_AWCACHE</name>
            <Object>gmem_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_3_AWPROT</name>
            <Object>gmem_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_3_AWQOS</name>
            <Object>gmem_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_3_AWREGION</name>
            <Object>gmem_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_3_AWUSER</name>
            <Object>gmem_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_3_WVALID</name>
            <Object>gmem_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_3_WREADY</name>
            <Object>gmem_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_3_WDATA</name>
            <Object>gmem_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_3_WSTRB</name>
            <Object>gmem_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_3_WLAST</name>
            <Object>gmem_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_3_WID</name>
            <Object>gmem_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_3_WUSER</name>
            <Object>gmem_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_3_ARVALID</name>
            <Object>gmem_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_3_ARREADY</name>
            <Object>gmem_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_3_ARADDR</name>
            <Object>gmem_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_3_ARID</name>
            <Object>gmem_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_3_ARLEN</name>
            <Object>gmem_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_3_ARSIZE</name>
            <Object>gmem_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_3_ARBURST</name>
            <Object>gmem_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_3_ARLOCK</name>
            <Object>gmem_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_3_ARCACHE</name>
            <Object>gmem_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_3_ARPROT</name>
            <Object>gmem_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_3_ARQOS</name>
            <Object>gmem_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_3_ARREGION</name>
            <Object>gmem_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_3_ARUSER</name>
            <Object>gmem_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_3_RVALID</name>
            <Object>gmem_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_3_RREADY</name>
            <Object>gmem_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_3_RDATA</name>
            <Object>gmem_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_3_RLAST</name>
            <Object>gmem_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_3_RID</name>
            <Object>gmem_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_3_RUSER</name>
            <Object>gmem_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_3_RRESP</name>
            <Object>gmem_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_3_BVALID</name>
            <Object>gmem_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_3_BREADY</name>
            <Object>gmem_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_3_BRESP</name>
            <Object>gmem_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_3_BID</name>
            <Object>gmem_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_3_BUSER</name>
            <Object>gmem_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_4_AWVALID</name>
            <Object>gmem_4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_4_AWREADY</name>
            <Object>gmem_4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_4_AWADDR</name>
            <Object>gmem_4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_4_AWID</name>
            <Object>gmem_4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_4_AWLEN</name>
            <Object>gmem_4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_4_AWSIZE</name>
            <Object>gmem_4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_4_AWBURST</name>
            <Object>gmem_4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_4_AWLOCK</name>
            <Object>gmem_4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_4_AWCACHE</name>
            <Object>gmem_4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_4_AWPROT</name>
            <Object>gmem_4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_4_AWQOS</name>
            <Object>gmem_4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_4_AWREGION</name>
            <Object>gmem_4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_4_AWUSER</name>
            <Object>gmem_4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_4_WVALID</name>
            <Object>gmem_4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_4_WREADY</name>
            <Object>gmem_4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_4_WDATA</name>
            <Object>gmem_4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_4_WSTRB</name>
            <Object>gmem_4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_4_WLAST</name>
            <Object>gmem_4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_4_WID</name>
            <Object>gmem_4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_4_WUSER</name>
            <Object>gmem_4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_4_ARVALID</name>
            <Object>gmem_4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_4_ARREADY</name>
            <Object>gmem_4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_4_ARADDR</name>
            <Object>gmem_4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_4_ARID</name>
            <Object>gmem_4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_4_ARLEN</name>
            <Object>gmem_4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_4_ARSIZE</name>
            <Object>gmem_4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_4_ARBURST</name>
            <Object>gmem_4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_4_ARLOCK</name>
            <Object>gmem_4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_4_ARCACHE</name>
            <Object>gmem_4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_4_ARPROT</name>
            <Object>gmem_4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_4_ARQOS</name>
            <Object>gmem_4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_4_ARREGION</name>
            <Object>gmem_4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_4_ARUSER</name>
            <Object>gmem_4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_4_RVALID</name>
            <Object>gmem_4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_4_RREADY</name>
            <Object>gmem_4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_4_RDATA</name>
            <Object>gmem_4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_4_RLAST</name>
            <Object>gmem_4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_4_RID</name>
            <Object>gmem_4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_4_RUSER</name>
            <Object>gmem_4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_4_RRESP</name>
            <Object>gmem_4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_4_BVALID</name>
            <Object>gmem_4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_4_BREADY</name>
            <Object>gmem_4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_4_BRESP</name>
            <Object>gmem_4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_4_BID</name>
            <Object>gmem_4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_4_BUSER</name>
            <Object>gmem_4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_5_AWVALID</name>
            <Object>gmem_5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_5_AWREADY</name>
            <Object>gmem_5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_5_AWADDR</name>
            <Object>gmem_5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_5_AWID</name>
            <Object>gmem_5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_5_AWLEN</name>
            <Object>gmem_5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_5_AWSIZE</name>
            <Object>gmem_5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_5_AWBURST</name>
            <Object>gmem_5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_5_AWLOCK</name>
            <Object>gmem_5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_5_AWCACHE</name>
            <Object>gmem_5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_5_AWPROT</name>
            <Object>gmem_5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_5_AWQOS</name>
            <Object>gmem_5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_5_AWREGION</name>
            <Object>gmem_5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_5_AWUSER</name>
            <Object>gmem_5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_5_WVALID</name>
            <Object>gmem_5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_5_WREADY</name>
            <Object>gmem_5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_5_WDATA</name>
            <Object>gmem_5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_5_WSTRB</name>
            <Object>gmem_5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_5_WLAST</name>
            <Object>gmem_5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_5_WID</name>
            <Object>gmem_5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_5_WUSER</name>
            <Object>gmem_5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_5_ARVALID</name>
            <Object>gmem_5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_5_ARREADY</name>
            <Object>gmem_5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_5_ARADDR</name>
            <Object>gmem_5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_5_ARID</name>
            <Object>gmem_5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_5_ARLEN</name>
            <Object>gmem_5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_5_ARSIZE</name>
            <Object>gmem_5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_5_ARBURST</name>
            <Object>gmem_5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_5_ARLOCK</name>
            <Object>gmem_5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_5_ARCACHE</name>
            <Object>gmem_5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_5_ARPROT</name>
            <Object>gmem_5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_5_ARQOS</name>
            <Object>gmem_5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_5_ARREGION</name>
            <Object>gmem_5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_5_ARUSER</name>
            <Object>gmem_5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_5_RVALID</name>
            <Object>gmem_5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_5_RREADY</name>
            <Object>gmem_5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_5_RDATA</name>
            <Object>gmem_5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_5_RLAST</name>
            <Object>gmem_5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_5_RID</name>
            <Object>gmem_5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_5_RUSER</name>
            <Object>gmem_5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_5_RRESP</name>
            <Object>gmem_5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_5_BVALID</name>
            <Object>gmem_5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_5_BREADY</name>
            <Object>gmem_5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_5_BRESP</name>
            <Object>gmem_5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_5_BID</name>
            <Object>gmem_5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_5_BUSER</name>
            <Object>gmem_5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_6_AWVALID</name>
            <Object>gmem_6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_6_AWREADY</name>
            <Object>gmem_6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_6_AWADDR</name>
            <Object>gmem_6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_6_AWID</name>
            <Object>gmem_6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_6_AWLEN</name>
            <Object>gmem_6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_6_AWSIZE</name>
            <Object>gmem_6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_6_AWBURST</name>
            <Object>gmem_6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_6_AWLOCK</name>
            <Object>gmem_6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_6_AWCACHE</name>
            <Object>gmem_6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_6_AWPROT</name>
            <Object>gmem_6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_6_AWQOS</name>
            <Object>gmem_6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_6_AWREGION</name>
            <Object>gmem_6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_6_AWUSER</name>
            <Object>gmem_6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_6_WVALID</name>
            <Object>gmem_6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_6_WREADY</name>
            <Object>gmem_6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_6_WDATA</name>
            <Object>gmem_6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_6_WSTRB</name>
            <Object>gmem_6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_6_WLAST</name>
            <Object>gmem_6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_6_WID</name>
            <Object>gmem_6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_6_WUSER</name>
            <Object>gmem_6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_6_ARVALID</name>
            <Object>gmem_6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_6_ARREADY</name>
            <Object>gmem_6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_6_ARADDR</name>
            <Object>gmem_6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_6_ARID</name>
            <Object>gmem_6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_6_ARLEN</name>
            <Object>gmem_6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_6_ARSIZE</name>
            <Object>gmem_6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_6_ARBURST</name>
            <Object>gmem_6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_6_ARLOCK</name>
            <Object>gmem_6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_6_ARCACHE</name>
            <Object>gmem_6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_6_ARPROT</name>
            <Object>gmem_6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_6_ARQOS</name>
            <Object>gmem_6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_6_ARREGION</name>
            <Object>gmem_6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_6_ARUSER</name>
            <Object>gmem_6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_6_RVALID</name>
            <Object>gmem_6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_6_RREADY</name>
            <Object>gmem_6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_6_RDATA</name>
            <Object>gmem_6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_6_RLAST</name>
            <Object>gmem_6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_6_RID</name>
            <Object>gmem_6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_6_RUSER</name>
            <Object>gmem_6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_6_RRESP</name>
            <Object>gmem_6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_6_BVALID</name>
            <Object>gmem_6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_6_BREADY</name>
            <Object>gmem_6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_6_BRESP</name>
            <Object>gmem_6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_6_BID</name>
            <Object>gmem_6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_6_BUSER</name>
            <Object>gmem_6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_7_AWVALID</name>
            <Object>gmem_7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_7_AWREADY</name>
            <Object>gmem_7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_7_AWADDR</name>
            <Object>gmem_7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_7_AWID</name>
            <Object>gmem_7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_7_AWLEN</name>
            <Object>gmem_7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_7_AWSIZE</name>
            <Object>gmem_7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_7_AWBURST</name>
            <Object>gmem_7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_7_AWLOCK</name>
            <Object>gmem_7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_7_AWCACHE</name>
            <Object>gmem_7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_7_AWPROT</name>
            <Object>gmem_7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_7_AWQOS</name>
            <Object>gmem_7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_7_AWREGION</name>
            <Object>gmem_7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_7_AWUSER</name>
            <Object>gmem_7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_7_WVALID</name>
            <Object>gmem_7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_7_WREADY</name>
            <Object>gmem_7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_7_WDATA</name>
            <Object>gmem_7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_7_WSTRB</name>
            <Object>gmem_7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_7_WLAST</name>
            <Object>gmem_7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_7_WID</name>
            <Object>gmem_7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_7_WUSER</name>
            <Object>gmem_7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_7_ARVALID</name>
            <Object>gmem_7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_7_ARREADY</name>
            <Object>gmem_7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_7_ARADDR</name>
            <Object>gmem_7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_7_ARID</name>
            <Object>gmem_7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_7_ARLEN</name>
            <Object>gmem_7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_7_ARSIZE</name>
            <Object>gmem_7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_7_ARBURST</name>
            <Object>gmem_7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_7_ARLOCK</name>
            <Object>gmem_7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_7_ARCACHE</name>
            <Object>gmem_7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_7_ARPROT</name>
            <Object>gmem_7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_7_ARQOS</name>
            <Object>gmem_7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_7_ARREGION</name>
            <Object>gmem_7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_7_ARUSER</name>
            <Object>gmem_7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_7_RVALID</name>
            <Object>gmem_7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_7_RREADY</name>
            <Object>gmem_7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_7_RDATA</name>
            <Object>gmem_7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_7_RLAST</name>
            <Object>gmem_7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_7_RID</name>
            <Object>gmem_7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_7_RUSER</name>
            <Object>gmem_7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_7_RRESP</name>
            <Object>gmem_7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_7_BVALID</name>
            <Object>gmem_7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_7_BREADY</name>
            <Object>gmem_7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_7_BRESP</name>
            <Object>gmem_7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_7_BID</name>
            <Object>gmem_7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_7_BUSER</name>
            <Object>gmem_7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>decompose</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062</InstName>
                    <ModuleName>decompose_Pipeline_init_lu_VITIS_LOOP_18_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1062</ID>
                    <BindInstances>mul_31ns_13ns_43_2_1_U1 empty_59_fu_1375_p2 empty_61_fu_1709_p2 empty_62_fu_1380_p2 empty_63_fu_1714_p2 empty_64_fu_1385_p2 empty_65_fu_1719_p2 empty_66_fu_1390_p2 empty_67_fu_1724_p2 empty_68_fu_1395_p2 empty_69_fu_1729_p2 empty_70_fu_1400_p2 empty_71_fu_1734_p2 empty_72_fu_1405_p2 empty_73_fu_1739_p2 empty_74_fu_1410_p2 empty_75_fu_1744_p2 add_ln17_fu_1020_p2 grp_fu_1040_p0 mul_31ns_33ns_44_2_1_U2 mul_31ns_13ns_43_2_1_U1 p_mid1299_fu_1418_p2 p_mid1303_fu_1769_p2 p_mid1305_fu_1423_p2 p_mid1307_fu_1786_p2 p_mid1309_fu_1428_p2 p_mid1311_fu_1803_p2 p_mid1313_fu_1433_p2 p_mid1315_fu_1820_p2 p_mid1317_fu_1438_p2 p_mid1319_fu_1837_p2 p_mid1321_fu_1443_p2 p_mid1323_fu_1854_p2 p_mid1325_fu_1448_p2 p_mid1327_fu_1871_p2 p_mid1329_fu_1453_p2 p_mid1331_fu_1888_p2 mul_31ns_33ns_44_2_1_U2 add_ln24_fu_1949_p2 add_ln24_1_fu_1954_p2 add_ln24_2_fu_1959_p2 add_ln24_3_fu_1964_p2 add_ln24_4_fu_1969_p2 add_ln24_5_fu_1974_p2 add_ln24_6_fu_1979_p2 add_ln24_7_fu_1984_p2 add_ln18_fu_1068_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>mul_31ns_31ns_62_2_1_U64 add_ln32_fu_1353_p2 add_ln32_5_fu_1397_p2 add_ln32_6_fu_1403_p2 add_ln32_2_fu_1414_p2 mul_44ns_46ns_57_5_1_U65 add_ln30_fu_1476_p2 add_ln30_1_fu_1481_p2 add_ln30_2_fu_1486_p2 add_ln30_3_fu_1491_p2 add_ln30_4_fu_1496_p2 add_ln30_5_fu_1501_p2 add_ln30_6_fu_1506_p2 add_ln30_7_fu_1511_p2 add_ln32_1_fu_1521_p2 mul_64s_13ns_64_5_1_U67 add_ln34_fu_1728_p2 add_ln34_1_fu_1748_p2 add_ln34_2_fu_1754_p2 add_ln34_3_fu_1758_p2 add_ln34_4_fu_1764_p2 add_ln34_5_fu_1768_p2 add_ln34_6_fu_1774_p2 add_ln34_7_fu_1778_p2 add_ln34_8_fu_1784_p2 add_ln34_9_fu_1788_p2 add_ln34_10_fu_1794_p2 add_ln34_11_fu_1798_p2 add_ln34_12_fu_1804_p2 add_ln34_13_fu_1808_p2 add_ln34_14_fu_1814_p2 add_ln34_15_fu_1818_p2 fdiv_32ns_32ns_32_16_no_dsp_1_U63 mul_64ns_66ns_77_5_1_U66 add_ln39_fu_2360_p2 add_ln39_1_fu_2365_p2 add_ln39_2_fu_2370_p2 add_ln39_3_fu_2375_p2 add_ln39_4_fu_2380_p2 add_ln39_5_fu_2385_p2 add_ln39_6_fu_2390_p2 add_ln39_7_fu_2395_p2 fmul_32ns_32ns_32_4_max_dsp_1_U62 fsub_32ns_32ns_32_5_full_dsp_1_U61 add_ln37_fu_2909_p2 add_ln32_4_fu_2339_p2 add_ln30_8_fu_1695_p2 add_ln32_3_fu_1701_p2</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>decompose_Pipeline_init_lu_VITIS_LOOP_18_1</Name>
            <Loops>
                <init_lu_VITIS_LOOP_18_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <init_lu_VITIS_LOOP_18_1>
                        <Name>init_lu_VITIS_LOOP_18_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>54</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </init_lu_VITIS_LOOP_18_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>6</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>11684</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>10</UTIL_FF>
                    <LUT>13125</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>24</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="1" LOOP="init_lu_VITIS_LOOP_18_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_31ns_13ns_43_2_1_U1" SOURCE="decompose.cpp:17" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="init_lu_VITIS_LOOP_18_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_59_fu_1375_p2" SOURCE="decompose.cpp:17" URAM="0" VARIABLE="empty_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="init_lu_VITIS_LOOP_18_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_61_fu_1709_p2" SOURCE="decompose.cpp:17" URAM="0" VARIABLE="empty_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="init_lu_VITIS_LOOP_18_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_62_fu_1380_p2" SOURCE="decompose.cpp:17" URAM="0" VARIABLE="empty_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="init_lu_VITIS_LOOP_18_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_63_fu_1714_p2" SOURCE="decompose.cpp:17" URAM="0" VARIABLE="empty_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="init_lu_VITIS_LOOP_18_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_64_fu_1385_p2" SOURCE="decompose.cpp:17" URAM="0" VARIABLE="empty_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="init_lu_VITIS_LOOP_18_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_65_fu_1719_p2" SOURCE="decompose.cpp:17" URAM="0" VARIABLE="empty_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="init_lu_VITIS_LOOP_18_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_66_fu_1390_p2" SOURCE="decompose.cpp:17" URAM="0" VARIABLE="empty_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="init_lu_VITIS_LOOP_18_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_67_fu_1724_p2" SOURCE="decompose.cpp:17" URAM="0" VARIABLE="empty_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="init_lu_VITIS_LOOP_18_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_68_fu_1395_p2" SOURCE="decompose.cpp:17" URAM="0" VARIABLE="empty_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="init_lu_VITIS_LOOP_18_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_69_fu_1729_p2" SOURCE="decompose.cpp:17" URAM="0" VARIABLE="empty_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="init_lu_VITIS_LOOP_18_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_70_fu_1400_p2" SOURCE="decompose.cpp:17" URAM="0" VARIABLE="empty_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="init_lu_VITIS_LOOP_18_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_71_fu_1734_p2" SOURCE="decompose.cpp:17" URAM="0" VARIABLE="empty_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="init_lu_VITIS_LOOP_18_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_72_fu_1405_p2" SOURCE="decompose.cpp:17" URAM="0" VARIABLE="empty_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="init_lu_VITIS_LOOP_18_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_73_fu_1739_p2" SOURCE="decompose.cpp:17" URAM="0" VARIABLE="empty_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="init_lu_VITIS_LOOP_18_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_74_fu_1410_p2" SOURCE="decompose.cpp:17" URAM="0" VARIABLE="empty_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="init_lu_VITIS_LOOP_18_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_75_fu_1744_p2" SOURCE="decompose.cpp:17" URAM="0" VARIABLE="empty_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="init_lu_VITIS_LOOP_18_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln17_fu_1020_p2" SOURCE="decompose.cpp:17" URAM="0" VARIABLE="add_ln17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="init_lu_VITIS_LOOP_18_1" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1040_p0" SOURCE="decompose.cpp:17" URAM="0" VARIABLE="add_ln17_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="init_lu_VITIS_LOOP_18_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_31ns_33ns_44_2_1_U2" SOURCE="decompose.cpp:17" URAM="0" VARIABLE="mul_ln17_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="1" LOOP="init_lu_VITIS_LOOP_18_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_31ns_13ns_43_2_1_U1" SOURCE="decompose.cpp:17" URAM="0" VARIABLE="p_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="init_lu_VITIS_LOOP_18_1" OPTYPE="add" PRAGMA="" RTLNAME="p_mid1299_fu_1418_p2" SOURCE="decompose.cpp:17" URAM="0" VARIABLE="p_mid1299"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="init_lu_VITIS_LOOP_18_1" OPTYPE="add" PRAGMA="" RTLNAME="p_mid1303_fu_1769_p2" SOURCE="decompose.cpp:17" URAM="0" VARIABLE="p_mid1303"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="init_lu_VITIS_LOOP_18_1" OPTYPE="add" PRAGMA="" RTLNAME="p_mid1305_fu_1423_p2" SOURCE="decompose.cpp:17" URAM="0" VARIABLE="p_mid1305"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="init_lu_VITIS_LOOP_18_1" OPTYPE="add" PRAGMA="" RTLNAME="p_mid1307_fu_1786_p2" SOURCE="decompose.cpp:17" URAM="0" VARIABLE="p_mid1307"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="init_lu_VITIS_LOOP_18_1" OPTYPE="add" PRAGMA="" RTLNAME="p_mid1309_fu_1428_p2" SOURCE="decompose.cpp:17" URAM="0" VARIABLE="p_mid1309"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="init_lu_VITIS_LOOP_18_1" OPTYPE="add" PRAGMA="" RTLNAME="p_mid1311_fu_1803_p2" SOURCE="decompose.cpp:17" URAM="0" VARIABLE="p_mid1311"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="init_lu_VITIS_LOOP_18_1" OPTYPE="add" PRAGMA="" RTLNAME="p_mid1313_fu_1433_p2" SOURCE="decompose.cpp:17" URAM="0" VARIABLE="p_mid1313"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="init_lu_VITIS_LOOP_18_1" OPTYPE="add" PRAGMA="" RTLNAME="p_mid1315_fu_1820_p2" SOURCE="decompose.cpp:17" URAM="0" VARIABLE="p_mid1315"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="init_lu_VITIS_LOOP_18_1" OPTYPE="add" PRAGMA="" RTLNAME="p_mid1317_fu_1438_p2" SOURCE="decompose.cpp:17" URAM="0" VARIABLE="p_mid1317"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="init_lu_VITIS_LOOP_18_1" OPTYPE="add" PRAGMA="" RTLNAME="p_mid1319_fu_1837_p2" SOURCE="decompose.cpp:17" URAM="0" VARIABLE="p_mid1319"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="init_lu_VITIS_LOOP_18_1" OPTYPE="add" PRAGMA="" RTLNAME="p_mid1321_fu_1443_p2" SOURCE="decompose.cpp:17" URAM="0" VARIABLE="p_mid1321"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="init_lu_VITIS_LOOP_18_1" OPTYPE="add" PRAGMA="" RTLNAME="p_mid1323_fu_1854_p2" SOURCE="decompose.cpp:17" URAM="0" VARIABLE="p_mid1323"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="init_lu_VITIS_LOOP_18_1" OPTYPE="add" PRAGMA="" RTLNAME="p_mid1325_fu_1448_p2" SOURCE="decompose.cpp:17" URAM="0" VARIABLE="p_mid1325"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="init_lu_VITIS_LOOP_18_1" OPTYPE="add" PRAGMA="" RTLNAME="p_mid1327_fu_1871_p2" SOURCE="decompose.cpp:17" URAM="0" VARIABLE="p_mid1327"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="init_lu_VITIS_LOOP_18_1" OPTYPE="add" PRAGMA="" RTLNAME="p_mid1329_fu_1453_p2" SOURCE="decompose.cpp:17" URAM="0" VARIABLE="p_mid1329"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="init_lu_VITIS_LOOP_18_1" OPTYPE="add" PRAGMA="" RTLNAME="p_mid1331_fu_1888_p2" SOURCE="decompose.cpp:17" URAM="0" VARIABLE="p_mid1331"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="init_lu_VITIS_LOOP_18_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_31ns_33ns_44_2_1_U2" SOURCE="decompose.cpp:18" URAM="0" VARIABLE="mul_ln18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="init_lu_VITIS_LOOP_18_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_fu_1949_p2" SOURCE="decompose.cpp:24" URAM="0" VARIABLE="add_ln24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="init_lu_VITIS_LOOP_18_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_1_fu_1954_p2" SOURCE="decompose.cpp:24" URAM="0" VARIABLE="add_ln24_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="init_lu_VITIS_LOOP_18_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_2_fu_1959_p2" SOURCE="decompose.cpp:24" URAM="0" VARIABLE="add_ln24_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="init_lu_VITIS_LOOP_18_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_3_fu_1964_p2" SOURCE="decompose.cpp:24" URAM="0" VARIABLE="add_ln24_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="init_lu_VITIS_LOOP_18_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_4_fu_1969_p2" SOURCE="decompose.cpp:24" URAM="0" VARIABLE="add_ln24_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="init_lu_VITIS_LOOP_18_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_5_fu_1974_p2" SOURCE="decompose.cpp:24" URAM="0" VARIABLE="add_ln24_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="init_lu_VITIS_LOOP_18_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_6_fu_1979_p2" SOURCE="decompose.cpp:24" URAM="0" VARIABLE="add_ln24_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="init_lu_VITIS_LOOP_18_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_7_fu_1984_p2" SOURCE="decompose.cpp:24" URAM="0" VARIABLE="add_ln24_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="init_lu_VITIS_LOOP_18_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_fu_1068_p2" SOURCE="decompose.cpp:18" URAM="0" VARIABLE="add_ln18"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>decompose</Name>
            <Loops>
                <lu_decompose>
                    <update_l>
                        <update_u/>
                    </update_l>
                </lu_decompose>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <lu_decompose>
                        <Name>lu_decompose</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <update_l>
                            <Name>update_l</Name>
                            <Slack>7.30</Slack>
                            <TripCount>undef</TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>undef</IterationLatency>
                            <PipelineDepth>undef</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                            <update_u>
                                <Name>update_u</Name>
                                <Slack>7.30</Slack>
                                <TripCount>undef</TripCount>
                                <Latency>undef</Latency>
                                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                                <IterationLatency>96</IterationLatency>
                                <PipelineDepth>96</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList/>
                            </update_u>
                        </update_l>
                    </lu_decompose>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>32</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>11</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>18</UTIL_DSP>
                    <FF>40027</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>37</UTIL_FF>
                    <LUT>38912</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>73</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_31ns_31ns_62_2_1_U64" SOURCE="decompose.cpp:17" URAM="0" VARIABLE="mul_ln17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_fu_1353_p2" SOURCE="decompose.cpp:32" URAM="0" VARIABLE="add_ln32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lu_decompose" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_5_fu_1397_p2" SOURCE="decompose.cpp:32" URAM="0" VARIABLE="add_ln32_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lu_decompose" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_6_fu_1403_p2" SOURCE="decompose.cpp:32" URAM="0" VARIABLE="add_ln32_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lu_decompose" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_2_fu_1414_p2" SOURCE="decompose.cpp:32" URAM="0" VARIABLE="add_ln32_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="8" ID="" IMPL="auto" LATENCY="4" LOOP="lu_decompose" OPTYPE="mul" PRAGMA="" RTLNAME="mul_44ns_46ns_57_5_1_U65" SOURCE="decompose.cpp:30" URAM="0" VARIABLE="mul_ln30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lu_decompose" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_fu_1476_p2" SOURCE="decompose.cpp:30" URAM="0" VARIABLE="add_ln30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lu_decompose" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_1_fu_1481_p2" SOURCE="decompose.cpp:30" URAM="0" VARIABLE="add_ln30_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lu_decompose" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_2_fu_1486_p2" SOURCE="decompose.cpp:30" URAM="0" VARIABLE="add_ln30_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lu_decompose" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_3_fu_1491_p2" SOURCE="decompose.cpp:30" URAM="0" VARIABLE="add_ln30_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lu_decompose" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_4_fu_1496_p2" SOURCE="decompose.cpp:30" URAM="0" VARIABLE="add_ln30_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lu_decompose" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_5_fu_1501_p2" SOURCE="decompose.cpp:30" URAM="0" VARIABLE="add_ln30_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lu_decompose" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_6_fu_1506_p2" SOURCE="decompose.cpp:30" URAM="0" VARIABLE="add_ln30_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lu_decompose" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_7_fu_1511_p2" SOURCE="decompose.cpp:30" URAM="0" VARIABLE="add_ln30_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lu_decompose" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_1_fu_1521_p2" SOURCE="decompose.cpp:32" URAM="0" VARIABLE="add_ln32_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="4" LOOP="update_l" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64s_13ns_64_5_1_U67" SOURCE="decompose.cpp:34" URAM="0" VARIABLE="mul_ln34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="update_l" OPTYPE="add" PRAGMA="" RTLNAME="add_ln34_fu_1728_p2" SOURCE="decompose.cpp:34" URAM="0" VARIABLE="add_ln34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="update_l" OPTYPE="add" PRAGMA="" RTLNAME="add_ln34_1_fu_1748_p2" SOURCE="decompose.cpp:34" URAM="0" VARIABLE="add_ln34_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="update_l" OPTYPE="add" PRAGMA="" RTLNAME="add_ln34_2_fu_1754_p2" SOURCE="decompose.cpp:34" URAM="0" VARIABLE="add_ln34_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="update_l" OPTYPE="add" PRAGMA="" RTLNAME="add_ln34_3_fu_1758_p2" SOURCE="decompose.cpp:34" URAM="0" VARIABLE="add_ln34_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="update_l" OPTYPE="add" PRAGMA="" RTLNAME="add_ln34_4_fu_1764_p2" SOURCE="decompose.cpp:34" URAM="0" VARIABLE="add_ln34_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="update_l" OPTYPE="add" PRAGMA="" RTLNAME="add_ln34_5_fu_1768_p2" SOURCE="decompose.cpp:34" URAM="0" VARIABLE="add_ln34_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="update_l" OPTYPE="add" PRAGMA="" RTLNAME="add_ln34_6_fu_1774_p2" SOURCE="decompose.cpp:34" URAM="0" VARIABLE="add_ln34_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="update_l" OPTYPE="add" PRAGMA="" RTLNAME="add_ln34_7_fu_1778_p2" SOURCE="decompose.cpp:34" URAM="0" VARIABLE="add_ln34_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="update_l" OPTYPE="add" PRAGMA="" RTLNAME="add_ln34_8_fu_1784_p2" SOURCE="decompose.cpp:34" URAM="0" VARIABLE="add_ln34_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="update_l" OPTYPE="add" PRAGMA="" RTLNAME="add_ln34_9_fu_1788_p2" SOURCE="decompose.cpp:34" URAM="0" VARIABLE="add_ln34_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="update_l" OPTYPE="add" PRAGMA="" RTLNAME="add_ln34_10_fu_1794_p2" SOURCE="decompose.cpp:34" URAM="0" VARIABLE="add_ln34_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="update_l" OPTYPE="add" PRAGMA="" RTLNAME="add_ln34_11_fu_1798_p2" SOURCE="decompose.cpp:34" URAM="0" VARIABLE="add_ln34_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="update_l" OPTYPE="add" PRAGMA="" RTLNAME="add_ln34_12_fu_1804_p2" SOURCE="decompose.cpp:34" URAM="0" VARIABLE="add_ln34_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="update_l" OPTYPE="add" PRAGMA="" RTLNAME="add_ln34_13_fu_1808_p2" SOURCE="decompose.cpp:34" URAM="0" VARIABLE="add_ln34_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="update_l" OPTYPE="add" PRAGMA="" RTLNAME="add_ln34_14_fu_1814_p2" SOURCE="decompose.cpp:34" URAM="0" VARIABLE="add_ln34_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="update_l" OPTYPE="add" PRAGMA="" RTLNAME="add_ln34_15_fu_1818_p2" SOURCE="decompose.cpp:34" URAM="0" VARIABLE="add_ln34_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="15" LOOP="update_l" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_16_no_dsp_1_U63" SOURCE="decompose.cpp:34" URAM="0" VARIABLE="factor"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="13" ID="" IMPL="auto" LATENCY="4" LOOP="update_u" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_77_5_1_U66" SOURCE="decompose.cpp:37" URAM="0" VARIABLE="mul_ln37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="update_u" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_fu_2360_p2" SOURCE="decompose.cpp:39" URAM="0" VARIABLE="add_ln39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="update_u" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_1_fu_2365_p2" SOURCE="decompose.cpp:39" URAM="0" VARIABLE="add_ln39_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="update_u" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_2_fu_2370_p2" SOURCE="decompose.cpp:39" URAM="0" VARIABLE="add_ln39_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="update_u" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_3_fu_2375_p2" SOURCE="decompose.cpp:39" URAM="0" VARIABLE="add_ln39_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="update_u" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_4_fu_2380_p2" SOURCE="decompose.cpp:39" URAM="0" VARIABLE="add_ln39_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="update_u" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_5_fu_2385_p2" SOURCE="decompose.cpp:39" URAM="0" VARIABLE="add_ln39_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="update_u" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_6_fu_2390_p2" SOURCE="decompose.cpp:39" URAM="0" VARIABLE="add_ln39_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="update_u" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_7_fu_2395_p2" SOURCE="decompose.cpp:39" URAM="0" VARIABLE="add_ln39_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="update_u" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U62" SOURCE="decompose.cpp:39" URAM="0" VARIABLE="mul"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="update_u" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_5_full_dsp_1_U61" SOURCE="decompose.cpp:39" URAM="0" VARIABLE="sub"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="update_u" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_fu_2909_p2" SOURCE="decompose.cpp:37" URAM="0" VARIABLE="add_ln37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="update_l" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_4_fu_2339_p2" SOURCE="decompose.cpp:32" URAM="0" VARIABLE="add_ln32_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lu_decompose" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_8_fu_1695_p2" SOURCE="decompose.cpp:30" URAM="0" VARIABLE="add_ln30_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lu_decompose" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_3_fu_1701_p2" SOURCE="decompose.cpp:32" URAM="0" VARIABLE="add_ln32_3"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="m" index="0" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem_0" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="s_axi_control_r" name="" usage="address" direction="inout"/>
                <hwRef type="interface" interface="m_axi_gmem_1" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="s_axi_control_r" name="" usage="address" direction="inout"/>
                <hwRef type="interface" interface="m_axi_gmem_2" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="s_axi_control_r" name="" usage="address" direction="inout"/>
                <hwRef type="interface" interface="m_axi_gmem_3" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="s_axi_control_r" name="" usage="address" direction="inout"/>
                <hwRef type="interface" interface="m_axi_gmem_4" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="s_axi_control_r" name="" usage="address" direction="inout"/>
                <hwRef type="interface" interface="m_axi_gmem_5" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="s_axi_control_r" name="" usage="address" direction="inout"/>
                <hwRef type="interface" interface="m_axi_gmem_6" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="s_axi_control_r" name="" usage="address" direction="inout"/>
                <hwRef type="interface" interface="m_axi_gmem_7" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="s_axi_control_r" name="" usage="address" direction="inout"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="l" index="1" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem_0" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="s_axi_control_r" name="" usage="address" direction="inout"/>
                <hwRef type="interface" interface="m_axi_gmem_1" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="s_axi_control_r" name="" usage="address" direction="inout"/>
                <hwRef type="interface" interface="m_axi_gmem_2" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="s_axi_control_r" name="" usage="address" direction="inout"/>
                <hwRef type="interface" interface="m_axi_gmem_3" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="s_axi_control_r" name="" usage="address" direction="inout"/>
                <hwRef type="interface" interface="m_axi_gmem_4" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="s_axi_control_r" name="" usage="address" direction="inout"/>
                <hwRef type="interface" interface="m_axi_gmem_5" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="s_axi_control_r" name="" usage="address" direction="inout"/>
                <hwRef type="interface" interface="m_axi_gmem_6" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="s_axi_control_r" name="" usage="address" direction="inout"/>
                <hwRef type="interface" interface="m_axi_gmem_7" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="s_axi_control_r" name="" usage="address" direction="inout"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="u" index="2" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem_0" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="s_axi_control_r" name="" usage="address" direction="inout"/>
                <hwRef type="interface" interface="m_axi_gmem_1" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="s_axi_control_r" name="" usage="address" direction="inout"/>
                <hwRef type="interface" interface="m_axi_gmem_2" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="s_axi_control_r" name="" usage="address" direction="inout"/>
                <hwRef type="interface" interface="m_axi_gmem_3" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="s_axi_control_r" name="" usage="address" direction="inout"/>
                <hwRef type="interface" interface="m_axi_gmem_4" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="s_axi_control_r" name="" usage="address" direction="inout"/>
                <hwRef type="interface" interface="m_axi_gmem_5" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="s_axi_control_r" name="" usage="address" direction="inout"/>
                <hwRef type="interface" interface="m_axi_gmem_6" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="s_axi_control_r" name="" usage="address" direction="inout"/>
                <hwRef type="interface" interface="m_axi_gmem_7" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="s_axi_control_r" name="" usage="address" direction="inout"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="size" index="3" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="size" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="5" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="size" access="W" description="Data signal of size" range="32">
                    <fields>
                        <field offset="0" width="32" name="size" access="W" description="Bit 31 to 0 of size"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="size"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="s_axi_control_r" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="9" portPrefix="s_axi_control_r_" paramPrefix="C_S_AXI_CONTROL_R_">
            <ports>
                <port>s_axi_control_r_ARADDR</port>
                <port>s_axi_control_r_ARREADY</port>
                <port>s_axi_control_r_ARVALID</port>
                <port>s_axi_control_r_AWADDR</port>
                <port>s_axi_control_r_AWREADY</port>
                <port>s_axi_control_r_AWVALID</port>
                <port>s_axi_control_r_BREADY</port>
                <port>s_axi_control_r_BRESP</port>
                <port>s_axi_control_r_BVALID</port>
                <port>s_axi_control_r_RDATA</port>
                <port>s_axi_control_r_RREADY</port>
                <port>s_axi_control_r_RRESP</port>
                <port>s_axi_control_r_RVALID</port>
                <port>s_axi_control_r_WDATA</port>
                <port>s_axi_control_r_WREADY</port>
                <port>s_axi_control_r_WSTRB</port>
                <port>s_axi_control_r_WVALID</port>
            </ports>
            <registers>
                <register offset="0x10" name="m_0_1" access="W" description="Data signal of m_0" range="32">
                    <fields>
                        <field offset="0" width="32" name="m_0" access="W" description="Bit 31 to 0 of m_0"/>
                    </fields>
                </register>
                <register offset="0x14" name="m_0_2" access="W" description="Data signal of m_0" range="32">
                    <fields>
                        <field offset="0" width="32" name="m_0" access="W" description="Bit 63 to 32 of m_0"/>
                    </fields>
                </register>
                <register offset="0x1c" name="m_1_1" access="W" description="Data signal of m_1" range="32">
                    <fields>
                        <field offset="0" width="32" name="m_1" access="W" description="Bit 31 to 0 of m_1"/>
                    </fields>
                </register>
                <register offset="0x20" name="m_1_2" access="W" description="Data signal of m_1" range="32">
                    <fields>
                        <field offset="0" width="32" name="m_1" access="W" description="Bit 63 to 32 of m_1"/>
                    </fields>
                </register>
                <register offset="0x28" name="m_2_1" access="W" description="Data signal of m_2" range="32">
                    <fields>
                        <field offset="0" width="32" name="m_2" access="W" description="Bit 31 to 0 of m_2"/>
                    </fields>
                </register>
                <register offset="0x2c" name="m_2_2" access="W" description="Data signal of m_2" range="32">
                    <fields>
                        <field offset="0" width="32" name="m_2" access="W" description="Bit 63 to 32 of m_2"/>
                    </fields>
                </register>
                <register offset="0x34" name="m_3_1" access="W" description="Data signal of m_3" range="32">
                    <fields>
                        <field offset="0" width="32" name="m_3" access="W" description="Bit 31 to 0 of m_3"/>
                    </fields>
                </register>
                <register offset="0x38" name="m_3_2" access="W" description="Data signal of m_3" range="32">
                    <fields>
                        <field offset="0" width="32" name="m_3" access="W" description="Bit 63 to 32 of m_3"/>
                    </fields>
                </register>
                <register offset="0x40" name="m_4_1" access="W" description="Data signal of m_4" range="32">
                    <fields>
                        <field offset="0" width="32" name="m_4" access="W" description="Bit 31 to 0 of m_4"/>
                    </fields>
                </register>
                <register offset="0x44" name="m_4_2" access="W" description="Data signal of m_4" range="32">
                    <fields>
                        <field offset="0" width="32" name="m_4" access="W" description="Bit 63 to 32 of m_4"/>
                    </fields>
                </register>
                <register offset="0x4c" name="m_5_1" access="W" description="Data signal of m_5" range="32">
                    <fields>
                        <field offset="0" width="32" name="m_5" access="W" description="Bit 31 to 0 of m_5"/>
                    </fields>
                </register>
                <register offset="0x50" name="m_5_2" access="W" description="Data signal of m_5" range="32">
                    <fields>
                        <field offset="0" width="32" name="m_5" access="W" description="Bit 63 to 32 of m_5"/>
                    </fields>
                </register>
                <register offset="0x58" name="m_6_1" access="W" description="Data signal of m_6" range="32">
                    <fields>
                        <field offset="0" width="32" name="m_6" access="W" description="Bit 31 to 0 of m_6"/>
                    </fields>
                </register>
                <register offset="0x5c" name="m_6_2" access="W" description="Data signal of m_6" range="32">
                    <fields>
                        <field offset="0" width="32" name="m_6" access="W" description="Bit 63 to 32 of m_6"/>
                    </fields>
                </register>
                <register offset="0x64" name="m_7_1" access="W" description="Data signal of m_7" range="32">
                    <fields>
                        <field offset="0" width="32" name="m_7" access="W" description="Bit 31 to 0 of m_7"/>
                    </fields>
                </register>
                <register offset="0x68" name="m_7_2" access="W" description="Data signal of m_7" range="32">
                    <fields>
                        <field offset="0" width="32" name="m_7" access="W" description="Bit 63 to 32 of m_7"/>
                    </fields>
                </register>
                <register offset="0x70" name="l_0_1" access="W" description="Data signal of l_0" range="32">
                    <fields>
                        <field offset="0" width="32" name="l_0" access="W" description="Bit 31 to 0 of l_0"/>
                    </fields>
                </register>
                <register offset="0x74" name="l_0_2" access="W" description="Data signal of l_0" range="32">
                    <fields>
                        <field offset="0" width="32" name="l_0" access="W" description="Bit 63 to 32 of l_0"/>
                    </fields>
                </register>
                <register offset="0x7c" name="l_1_1" access="W" description="Data signal of l_1" range="32">
                    <fields>
                        <field offset="0" width="32" name="l_1" access="W" description="Bit 31 to 0 of l_1"/>
                    </fields>
                </register>
                <register offset="0x80" name="l_1_2" access="W" description="Data signal of l_1" range="32">
                    <fields>
                        <field offset="0" width="32" name="l_1" access="W" description="Bit 63 to 32 of l_1"/>
                    </fields>
                </register>
                <register offset="0x88" name="l_2_1" access="W" description="Data signal of l_2" range="32">
                    <fields>
                        <field offset="0" width="32" name="l_2" access="W" description="Bit 31 to 0 of l_2"/>
                    </fields>
                </register>
                <register offset="0x8c" name="l_2_2" access="W" description="Data signal of l_2" range="32">
                    <fields>
                        <field offset="0" width="32" name="l_2" access="W" description="Bit 63 to 32 of l_2"/>
                    </fields>
                </register>
                <register offset="0x94" name="l_3_1" access="W" description="Data signal of l_3" range="32">
                    <fields>
                        <field offset="0" width="32" name="l_3" access="W" description="Bit 31 to 0 of l_3"/>
                    </fields>
                </register>
                <register offset="0x98" name="l_3_2" access="W" description="Data signal of l_3" range="32">
                    <fields>
                        <field offset="0" width="32" name="l_3" access="W" description="Bit 63 to 32 of l_3"/>
                    </fields>
                </register>
                <register offset="0xa0" name="l_4_1" access="W" description="Data signal of l_4" range="32">
                    <fields>
                        <field offset="0" width="32" name="l_4" access="W" description="Bit 31 to 0 of l_4"/>
                    </fields>
                </register>
                <register offset="0xa4" name="l_4_2" access="W" description="Data signal of l_4" range="32">
                    <fields>
                        <field offset="0" width="32" name="l_4" access="W" description="Bit 63 to 32 of l_4"/>
                    </fields>
                </register>
                <register offset="0xac" name="l_5_1" access="W" description="Data signal of l_5" range="32">
                    <fields>
                        <field offset="0" width="32" name="l_5" access="W" description="Bit 31 to 0 of l_5"/>
                    </fields>
                </register>
                <register offset="0xb0" name="l_5_2" access="W" description="Data signal of l_5" range="32">
                    <fields>
                        <field offset="0" width="32" name="l_5" access="W" description="Bit 63 to 32 of l_5"/>
                    </fields>
                </register>
                <register offset="0xb8" name="l_6_1" access="W" description="Data signal of l_6" range="32">
                    <fields>
                        <field offset="0" width="32" name="l_6" access="W" description="Bit 31 to 0 of l_6"/>
                    </fields>
                </register>
                <register offset="0xbc" name="l_6_2" access="W" description="Data signal of l_6" range="32">
                    <fields>
                        <field offset="0" width="32" name="l_6" access="W" description="Bit 63 to 32 of l_6"/>
                    </fields>
                </register>
                <register offset="0xc4" name="l_7_1" access="W" description="Data signal of l_7" range="32">
                    <fields>
                        <field offset="0" width="32" name="l_7" access="W" description="Bit 31 to 0 of l_7"/>
                    </fields>
                </register>
                <register offset="0xc8" name="l_7_2" access="W" description="Data signal of l_7" range="32">
                    <fields>
                        <field offset="0" width="32" name="l_7" access="W" description="Bit 63 to 32 of l_7"/>
                    </fields>
                </register>
                <register offset="0xd0" name="u_0_1" access="W" description="Data signal of u_0" range="32">
                    <fields>
                        <field offset="0" width="32" name="u_0" access="W" description="Bit 31 to 0 of u_0"/>
                    </fields>
                </register>
                <register offset="0xd4" name="u_0_2" access="W" description="Data signal of u_0" range="32">
                    <fields>
                        <field offset="0" width="32" name="u_0" access="W" description="Bit 63 to 32 of u_0"/>
                    </fields>
                </register>
                <register offset="0xdc" name="u_1_1" access="W" description="Data signal of u_1" range="32">
                    <fields>
                        <field offset="0" width="32" name="u_1" access="W" description="Bit 31 to 0 of u_1"/>
                    </fields>
                </register>
                <register offset="0xe0" name="u_1_2" access="W" description="Data signal of u_1" range="32">
                    <fields>
                        <field offset="0" width="32" name="u_1" access="W" description="Bit 63 to 32 of u_1"/>
                    </fields>
                </register>
                <register offset="0xe8" name="u_2_1" access="W" description="Data signal of u_2" range="32">
                    <fields>
                        <field offset="0" width="32" name="u_2" access="W" description="Bit 31 to 0 of u_2"/>
                    </fields>
                </register>
                <register offset="0xec" name="u_2_2" access="W" description="Data signal of u_2" range="32">
                    <fields>
                        <field offset="0" width="32" name="u_2" access="W" description="Bit 63 to 32 of u_2"/>
                    </fields>
                </register>
                <register offset="0xf4" name="u_3_1" access="W" description="Data signal of u_3" range="32">
                    <fields>
                        <field offset="0" width="32" name="u_3" access="W" description="Bit 31 to 0 of u_3"/>
                    </fields>
                </register>
                <register offset="0xf8" name="u_3_2" access="W" description="Data signal of u_3" range="32">
                    <fields>
                        <field offset="0" width="32" name="u_3" access="W" description="Bit 63 to 32 of u_3"/>
                    </fields>
                </register>
                <register offset="0x100" name="u_4_1" access="W" description="Data signal of u_4" range="32">
                    <fields>
                        <field offset="0" width="32" name="u_4" access="W" description="Bit 31 to 0 of u_4"/>
                    </fields>
                </register>
                <register offset="0x104" name="u_4_2" access="W" description="Data signal of u_4" range="32">
                    <fields>
                        <field offset="0" width="32" name="u_4" access="W" description="Bit 63 to 32 of u_4"/>
                    </fields>
                </register>
                <register offset="0x10c" name="u_5_1" access="W" description="Data signal of u_5" range="32">
                    <fields>
                        <field offset="0" width="32" name="u_5" access="W" description="Bit 31 to 0 of u_5"/>
                    </fields>
                </register>
                <register offset="0x110" name="u_5_2" access="W" description="Data signal of u_5" range="32">
                    <fields>
                        <field offset="0" width="32" name="u_5" access="W" description="Bit 63 to 32 of u_5"/>
                    </fields>
                </register>
                <register offset="0x118" name="u_6_1" access="W" description="Data signal of u_6" range="32">
                    <fields>
                        <field offset="0" width="32" name="u_6" access="W" description="Bit 31 to 0 of u_6"/>
                    </fields>
                </register>
                <register offset="0x11c" name="u_6_2" access="W" description="Data signal of u_6" range="32">
                    <fields>
                        <field offset="0" width="32" name="u_6" access="W" description="Bit 63 to 32 of u_6"/>
                    </fields>
                </register>
                <register offset="0x124" name="u_7_1" access="W" description="Data signal of u_7" range="32">
                    <fields>
                        <field offset="0" width="32" name="u_7" access="W" description="Bit 31 to 0 of u_7"/>
                    </fields>
                </register>
                <register offset="0x128" name="u_7_2" access="W" description="Data signal of u_7" range="32">
                    <fields>
                        <field offset="0" width="32" name="u_7" access="W" description="Bit 63 to 32 of u_7"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="m"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="m"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="m"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="52" argName="m"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="64" argName="m"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="76" argName="m"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="88" argName="m"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="100" argName="m"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="112" argName="l"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="124" argName="l"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="136" argName="l"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="148" argName="l"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="160" argName="l"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="172" argName="l"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="184" argName="l"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="196" argName="l"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="208" argName="u"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="220" argName="u"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="232" argName="u"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="244" argName="u"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="256" argName="u"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="268" argName="u"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="280" argName="u"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="292" argName="u"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:s_axi_control_r:m_axi_gmem_0:m_axi_gmem_1:m_axi_gmem_2:m_axi_gmem_3:m_axi_gmem_4:m_axi_gmem_5:m_axi_gmem_6:m_axi_gmem_7</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_gmem_0" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem_0_" paramPrefix="C_M_AXI_GMEM_0_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem_0_ARADDR</port>
                <port>m_axi_gmem_0_ARBURST</port>
                <port>m_axi_gmem_0_ARCACHE</port>
                <port>m_axi_gmem_0_ARID</port>
                <port>m_axi_gmem_0_ARLEN</port>
                <port>m_axi_gmem_0_ARLOCK</port>
                <port>m_axi_gmem_0_ARPROT</port>
                <port>m_axi_gmem_0_ARQOS</port>
                <port>m_axi_gmem_0_ARREADY</port>
                <port>m_axi_gmem_0_ARREGION</port>
                <port>m_axi_gmem_0_ARSIZE</port>
                <port>m_axi_gmem_0_ARUSER</port>
                <port>m_axi_gmem_0_ARVALID</port>
                <port>m_axi_gmem_0_AWADDR</port>
                <port>m_axi_gmem_0_AWBURST</port>
                <port>m_axi_gmem_0_AWCACHE</port>
                <port>m_axi_gmem_0_AWID</port>
                <port>m_axi_gmem_0_AWLEN</port>
                <port>m_axi_gmem_0_AWLOCK</port>
                <port>m_axi_gmem_0_AWPROT</port>
                <port>m_axi_gmem_0_AWQOS</port>
                <port>m_axi_gmem_0_AWREADY</port>
                <port>m_axi_gmem_0_AWREGION</port>
                <port>m_axi_gmem_0_AWSIZE</port>
                <port>m_axi_gmem_0_AWUSER</port>
                <port>m_axi_gmem_0_AWVALID</port>
                <port>m_axi_gmem_0_BID</port>
                <port>m_axi_gmem_0_BREADY</port>
                <port>m_axi_gmem_0_BRESP</port>
                <port>m_axi_gmem_0_BUSER</port>
                <port>m_axi_gmem_0_BVALID</port>
                <port>m_axi_gmem_0_RDATA</port>
                <port>m_axi_gmem_0_RID</port>
                <port>m_axi_gmem_0_RLAST</port>
                <port>m_axi_gmem_0_RREADY</port>
                <port>m_axi_gmem_0_RRESP</port>
                <port>m_axi_gmem_0_RUSER</port>
                <port>m_axi_gmem_0_RVALID</port>
                <port>m_axi_gmem_0_WDATA</port>
                <port>m_axi_gmem_0_WID</port>
                <port>m_axi_gmem_0_WLAST</port>
                <port>m_axi_gmem_0_WREADY</port>
                <port>m_axi_gmem_0_WSTRB</port>
                <port>m_axi_gmem_0_WUSER</port>
                <port>m_axi_gmem_0_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="m"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="m"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="l"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="l"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="u"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="u"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem_1" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem_1_" paramPrefix="C_M_AXI_GMEM_1_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem_1_ARADDR</port>
                <port>m_axi_gmem_1_ARBURST</port>
                <port>m_axi_gmem_1_ARCACHE</port>
                <port>m_axi_gmem_1_ARID</port>
                <port>m_axi_gmem_1_ARLEN</port>
                <port>m_axi_gmem_1_ARLOCK</port>
                <port>m_axi_gmem_1_ARPROT</port>
                <port>m_axi_gmem_1_ARQOS</port>
                <port>m_axi_gmem_1_ARREADY</port>
                <port>m_axi_gmem_1_ARREGION</port>
                <port>m_axi_gmem_1_ARSIZE</port>
                <port>m_axi_gmem_1_ARUSER</port>
                <port>m_axi_gmem_1_ARVALID</port>
                <port>m_axi_gmem_1_AWADDR</port>
                <port>m_axi_gmem_1_AWBURST</port>
                <port>m_axi_gmem_1_AWCACHE</port>
                <port>m_axi_gmem_1_AWID</port>
                <port>m_axi_gmem_1_AWLEN</port>
                <port>m_axi_gmem_1_AWLOCK</port>
                <port>m_axi_gmem_1_AWPROT</port>
                <port>m_axi_gmem_1_AWQOS</port>
                <port>m_axi_gmem_1_AWREADY</port>
                <port>m_axi_gmem_1_AWREGION</port>
                <port>m_axi_gmem_1_AWSIZE</port>
                <port>m_axi_gmem_1_AWUSER</port>
                <port>m_axi_gmem_1_AWVALID</port>
                <port>m_axi_gmem_1_BID</port>
                <port>m_axi_gmem_1_BREADY</port>
                <port>m_axi_gmem_1_BRESP</port>
                <port>m_axi_gmem_1_BUSER</port>
                <port>m_axi_gmem_1_BVALID</port>
                <port>m_axi_gmem_1_RDATA</port>
                <port>m_axi_gmem_1_RID</port>
                <port>m_axi_gmem_1_RLAST</port>
                <port>m_axi_gmem_1_RREADY</port>
                <port>m_axi_gmem_1_RRESP</port>
                <port>m_axi_gmem_1_RUSER</port>
                <port>m_axi_gmem_1_RVALID</port>
                <port>m_axi_gmem_1_WDATA</port>
                <port>m_axi_gmem_1_WID</port>
                <port>m_axi_gmem_1_WLAST</port>
                <port>m_axi_gmem_1_WREADY</port>
                <port>m_axi_gmem_1_WSTRB</port>
                <port>m_axi_gmem_1_WUSER</port>
                <port>m_axi_gmem_1_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="m"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="m"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="l"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="l"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="u"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="u"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem_2" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem_2_" paramPrefix="C_M_AXI_GMEM_2_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem_2_ARADDR</port>
                <port>m_axi_gmem_2_ARBURST</port>
                <port>m_axi_gmem_2_ARCACHE</port>
                <port>m_axi_gmem_2_ARID</port>
                <port>m_axi_gmem_2_ARLEN</port>
                <port>m_axi_gmem_2_ARLOCK</port>
                <port>m_axi_gmem_2_ARPROT</port>
                <port>m_axi_gmem_2_ARQOS</port>
                <port>m_axi_gmem_2_ARREADY</port>
                <port>m_axi_gmem_2_ARREGION</port>
                <port>m_axi_gmem_2_ARSIZE</port>
                <port>m_axi_gmem_2_ARUSER</port>
                <port>m_axi_gmem_2_ARVALID</port>
                <port>m_axi_gmem_2_AWADDR</port>
                <port>m_axi_gmem_2_AWBURST</port>
                <port>m_axi_gmem_2_AWCACHE</port>
                <port>m_axi_gmem_2_AWID</port>
                <port>m_axi_gmem_2_AWLEN</port>
                <port>m_axi_gmem_2_AWLOCK</port>
                <port>m_axi_gmem_2_AWPROT</port>
                <port>m_axi_gmem_2_AWQOS</port>
                <port>m_axi_gmem_2_AWREADY</port>
                <port>m_axi_gmem_2_AWREGION</port>
                <port>m_axi_gmem_2_AWSIZE</port>
                <port>m_axi_gmem_2_AWUSER</port>
                <port>m_axi_gmem_2_AWVALID</port>
                <port>m_axi_gmem_2_BID</port>
                <port>m_axi_gmem_2_BREADY</port>
                <port>m_axi_gmem_2_BRESP</port>
                <port>m_axi_gmem_2_BUSER</port>
                <port>m_axi_gmem_2_BVALID</port>
                <port>m_axi_gmem_2_RDATA</port>
                <port>m_axi_gmem_2_RID</port>
                <port>m_axi_gmem_2_RLAST</port>
                <port>m_axi_gmem_2_RREADY</port>
                <port>m_axi_gmem_2_RRESP</port>
                <port>m_axi_gmem_2_RUSER</port>
                <port>m_axi_gmem_2_RVALID</port>
                <port>m_axi_gmem_2_WDATA</port>
                <port>m_axi_gmem_2_WID</port>
                <port>m_axi_gmem_2_WLAST</port>
                <port>m_axi_gmem_2_WREADY</port>
                <port>m_axi_gmem_2_WSTRB</port>
                <port>m_axi_gmem_2_WUSER</port>
                <port>m_axi_gmem_2_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="m"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="m"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="l"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="l"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="u"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="u"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem_3" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem_3_" paramPrefix="C_M_AXI_GMEM_3_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem_3_ARADDR</port>
                <port>m_axi_gmem_3_ARBURST</port>
                <port>m_axi_gmem_3_ARCACHE</port>
                <port>m_axi_gmem_3_ARID</port>
                <port>m_axi_gmem_3_ARLEN</port>
                <port>m_axi_gmem_3_ARLOCK</port>
                <port>m_axi_gmem_3_ARPROT</port>
                <port>m_axi_gmem_3_ARQOS</port>
                <port>m_axi_gmem_3_ARREADY</port>
                <port>m_axi_gmem_3_ARREGION</port>
                <port>m_axi_gmem_3_ARSIZE</port>
                <port>m_axi_gmem_3_ARUSER</port>
                <port>m_axi_gmem_3_ARVALID</port>
                <port>m_axi_gmem_3_AWADDR</port>
                <port>m_axi_gmem_3_AWBURST</port>
                <port>m_axi_gmem_3_AWCACHE</port>
                <port>m_axi_gmem_3_AWID</port>
                <port>m_axi_gmem_3_AWLEN</port>
                <port>m_axi_gmem_3_AWLOCK</port>
                <port>m_axi_gmem_3_AWPROT</port>
                <port>m_axi_gmem_3_AWQOS</port>
                <port>m_axi_gmem_3_AWREADY</port>
                <port>m_axi_gmem_3_AWREGION</port>
                <port>m_axi_gmem_3_AWSIZE</port>
                <port>m_axi_gmem_3_AWUSER</port>
                <port>m_axi_gmem_3_AWVALID</port>
                <port>m_axi_gmem_3_BID</port>
                <port>m_axi_gmem_3_BREADY</port>
                <port>m_axi_gmem_3_BRESP</port>
                <port>m_axi_gmem_3_BUSER</port>
                <port>m_axi_gmem_3_BVALID</port>
                <port>m_axi_gmem_3_RDATA</port>
                <port>m_axi_gmem_3_RID</port>
                <port>m_axi_gmem_3_RLAST</port>
                <port>m_axi_gmem_3_RREADY</port>
                <port>m_axi_gmem_3_RRESP</port>
                <port>m_axi_gmem_3_RUSER</port>
                <port>m_axi_gmem_3_RVALID</port>
                <port>m_axi_gmem_3_WDATA</port>
                <port>m_axi_gmem_3_WID</port>
                <port>m_axi_gmem_3_WLAST</port>
                <port>m_axi_gmem_3_WREADY</port>
                <port>m_axi_gmem_3_WSTRB</port>
                <port>m_axi_gmem_3_WUSER</port>
                <port>m_axi_gmem_3_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="m"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="m"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="l"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="l"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="u"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="u"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem_4" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem_4_" paramPrefix="C_M_AXI_GMEM_4_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem_4_ARADDR</port>
                <port>m_axi_gmem_4_ARBURST</port>
                <port>m_axi_gmem_4_ARCACHE</port>
                <port>m_axi_gmem_4_ARID</port>
                <port>m_axi_gmem_4_ARLEN</port>
                <port>m_axi_gmem_4_ARLOCK</port>
                <port>m_axi_gmem_4_ARPROT</port>
                <port>m_axi_gmem_4_ARQOS</port>
                <port>m_axi_gmem_4_ARREADY</port>
                <port>m_axi_gmem_4_ARREGION</port>
                <port>m_axi_gmem_4_ARSIZE</port>
                <port>m_axi_gmem_4_ARUSER</port>
                <port>m_axi_gmem_4_ARVALID</port>
                <port>m_axi_gmem_4_AWADDR</port>
                <port>m_axi_gmem_4_AWBURST</port>
                <port>m_axi_gmem_4_AWCACHE</port>
                <port>m_axi_gmem_4_AWID</port>
                <port>m_axi_gmem_4_AWLEN</port>
                <port>m_axi_gmem_4_AWLOCK</port>
                <port>m_axi_gmem_4_AWPROT</port>
                <port>m_axi_gmem_4_AWQOS</port>
                <port>m_axi_gmem_4_AWREADY</port>
                <port>m_axi_gmem_4_AWREGION</port>
                <port>m_axi_gmem_4_AWSIZE</port>
                <port>m_axi_gmem_4_AWUSER</port>
                <port>m_axi_gmem_4_AWVALID</port>
                <port>m_axi_gmem_4_BID</port>
                <port>m_axi_gmem_4_BREADY</port>
                <port>m_axi_gmem_4_BRESP</port>
                <port>m_axi_gmem_4_BUSER</port>
                <port>m_axi_gmem_4_BVALID</port>
                <port>m_axi_gmem_4_RDATA</port>
                <port>m_axi_gmem_4_RID</port>
                <port>m_axi_gmem_4_RLAST</port>
                <port>m_axi_gmem_4_RREADY</port>
                <port>m_axi_gmem_4_RRESP</port>
                <port>m_axi_gmem_4_RUSER</port>
                <port>m_axi_gmem_4_RVALID</port>
                <port>m_axi_gmem_4_WDATA</port>
                <port>m_axi_gmem_4_WID</port>
                <port>m_axi_gmem_4_WLAST</port>
                <port>m_axi_gmem_4_WREADY</port>
                <port>m_axi_gmem_4_WSTRB</port>
                <port>m_axi_gmem_4_WUSER</port>
                <port>m_axi_gmem_4_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="m"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="m"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="l"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="l"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="u"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="u"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem_5" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem_5_" paramPrefix="C_M_AXI_GMEM_5_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem_5_ARADDR</port>
                <port>m_axi_gmem_5_ARBURST</port>
                <port>m_axi_gmem_5_ARCACHE</port>
                <port>m_axi_gmem_5_ARID</port>
                <port>m_axi_gmem_5_ARLEN</port>
                <port>m_axi_gmem_5_ARLOCK</port>
                <port>m_axi_gmem_5_ARPROT</port>
                <port>m_axi_gmem_5_ARQOS</port>
                <port>m_axi_gmem_5_ARREADY</port>
                <port>m_axi_gmem_5_ARREGION</port>
                <port>m_axi_gmem_5_ARSIZE</port>
                <port>m_axi_gmem_5_ARUSER</port>
                <port>m_axi_gmem_5_ARVALID</port>
                <port>m_axi_gmem_5_AWADDR</port>
                <port>m_axi_gmem_5_AWBURST</port>
                <port>m_axi_gmem_5_AWCACHE</port>
                <port>m_axi_gmem_5_AWID</port>
                <port>m_axi_gmem_5_AWLEN</port>
                <port>m_axi_gmem_5_AWLOCK</port>
                <port>m_axi_gmem_5_AWPROT</port>
                <port>m_axi_gmem_5_AWQOS</port>
                <port>m_axi_gmem_5_AWREADY</port>
                <port>m_axi_gmem_5_AWREGION</port>
                <port>m_axi_gmem_5_AWSIZE</port>
                <port>m_axi_gmem_5_AWUSER</port>
                <port>m_axi_gmem_5_AWVALID</port>
                <port>m_axi_gmem_5_BID</port>
                <port>m_axi_gmem_5_BREADY</port>
                <port>m_axi_gmem_5_BRESP</port>
                <port>m_axi_gmem_5_BUSER</port>
                <port>m_axi_gmem_5_BVALID</port>
                <port>m_axi_gmem_5_RDATA</port>
                <port>m_axi_gmem_5_RID</port>
                <port>m_axi_gmem_5_RLAST</port>
                <port>m_axi_gmem_5_RREADY</port>
                <port>m_axi_gmem_5_RRESP</port>
                <port>m_axi_gmem_5_RUSER</port>
                <port>m_axi_gmem_5_RVALID</port>
                <port>m_axi_gmem_5_WDATA</port>
                <port>m_axi_gmem_5_WID</port>
                <port>m_axi_gmem_5_WLAST</port>
                <port>m_axi_gmem_5_WREADY</port>
                <port>m_axi_gmem_5_WSTRB</port>
                <port>m_axi_gmem_5_WUSER</port>
                <port>m_axi_gmem_5_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="m"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="m"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="l"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="l"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="u"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="u"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem_6" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem_6_" paramPrefix="C_M_AXI_GMEM_6_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem_6_ARADDR</port>
                <port>m_axi_gmem_6_ARBURST</port>
                <port>m_axi_gmem_6_ARCACHE</port>
                <port>m_axi_gmem_6_ARID</port>
                <port>m_axi_gmem_6_ARLEN</port>
                <port>m_axi_gmem_6_ARLOCK</port>
                <port>m_axi_gmem_6_ARPROT</port>
                <port>m_axi_gmem_6_ARQOS</port>
                <port>m_axi_gmem_6_ARREADY</port>
                <port>m_axi_gmem_6_ARREGION</port>
                <port>m_axi_gmem_6_ARSIZE</port>
                <port>m_axi_gmem_6_ARUSER</port>
                <port>m_axi_gmem_6_ARVALID</port>
                <port>m_axi_gmem_6_AWADDR</port>
                <port>m_axi_gmem_6_AWBURST</port>
                <port>m_axi_gmem_6_AWCACHE</port>
                <port>m_axi_gmem_6_AWID</port>
                <port>m_axi_gmem_6_AWLEN</port>
                <port>m_axi_gmem_6_AWLOCK</port>
                <port>m_axi_gmem_6_AWPROT</port>
                <port>m_axi_gmem_6_AWQOS</port>
                <port>m_axi_gmem_6_AWREADY</port>
                <port>m_axi_gmem_6_AWREGION</port>
                <port>m_axi_gmem_6_AWSIZE</port>
                <port>m_axi_gmem_6_AWUSER</port>
                <port>m_axi_gmem_6_AWVALID</port>
                <port>m_axi_gmem_6_BID</port>
                <port>m_axi_gmem_6_BREADY</port>
                <port>m_axi_gmem_6_BRESP</port>
                <port>m_axi_gmem_6_BUSER</port>
                <port>m_axi_gmem_6_BVALID</port>
                <port>m_axi_gmem_6_RDATA</port>
                <port>m_axi_gmem_6_RID</port>
                <port>m_axi_gmem_6_RLAST</port>
                <port>m_axi_gmem_6_RREADY</port>
                <port>m_axi_gmem_6_RRESP</port>
                <port>m_axi_gmem_6_RUSER</port>
                <port>m_axi_gmem_6_RVALID</port>
                <port>m_axi_gmem_6_WDATA</port>
                <port>m_axi_gmem_6_WID</port>
                <port>m_axi_gmem_6_WLAST</port>
                <port>m_axi_gmem_6_WREADY</port>
                <port>m_axi_gmem_6_WSTRB</port>
                <port>m_axi_gmem_6_WUSER</port>
                <port>m_axi_gmem_6_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="m"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="m"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="l"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="l"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="u"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="u"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem_7" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem_7_" paramPrefix="C_M_AXI_GMEM_7_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem_7_ARADDR</port>
                <port>m_axi_gmem_7_ARBURST</port>
                <port>m_axi_gmem_7_ARCACHE</port>
                <port>m_axi_gmem_7_ARID</port>
                <port>m_axi_gmem_7_ARLEN</port>
                <port>m_axi_gmem_7_ARLOCK</port>
                <port>m_axi_gmem_7_ARPROT</port>
                <port>m_axi_gmem_7_ARQOS</port>
                <port>m_axi_gmem_7_ARREADY</port>
                <port>m_axi_gmem_7_ARREGION</port>
                <port>m_axi_gmem_7_ARSIZE</port>
                <port>m_axi_gmem_7_ARUSER</port>
                <port>m_axi_gmem_7_ARVALID</port>
                <port>m_axi_gmem_7_AWADDR</port>
                <port>m_axi_gmem_7_AWBURST</port>
                <port>m_axi_gmem_7_AWCACHE</port>
                <port>m_axi_gmem_7_AWID</port>
                <port>m_axi_gmem_7_AWLEN</port>
                <port>m_axi_gmem_7_AWLOCK</port>
                <port>m_axi_gmem_7_AWPROT</port>
                <port>m_axi_gmem_7_AWQOS</port>
                <port>m_axi_gmem_7_AWREADY</port>
                <port>m_axi_gmem_7_AWREGION</port>
                <port>m_axi_gmem_7_AWSIZE</port>
                <port>m_axi_gmem_7_AWUSER</port>
                <port>m_axi_gmem_7_AWVALID</port>
                <port>m_axi_gmem_7_BID</port>
                <port>m_axi_gmem_7_BREADY</port>
                <port>m_axi_gmem_7_BRESP</port>
                <port>m_axi_gmem_7_BUSER</port>
                <port>m_axi_gmem_7_BVALID</port>
                <port>m_axi_gmem_7_RDATA</port>
                <port>m_axi_gmem_7_RID</port>
                <port>m_axi_gmem_7_RLAST</port>
                <port>m_axi_gmem_7_RREADY</port>
                <port>m_axi_gmem_7_RRESP</port>
                <port>m_axi_gmem_7_RUSER</port>
                <port>m_axi_gmem_7_RVALID</port>
                <port>m_axi_gmem_7_WDATA</port>
                <port>m_axi_gmem_7_WID</port>
                <port>m_axi_gmem_7_WLAST</port>
                <port>m_axi_gmem_7_WREADY</port>
                <port>m_axi_gmem_7_WSTRB</port>
                <port>m_axi_gmem_7_WUSER</port>
                <port>m_axi_gmem_7_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="m"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="m"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="l"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="l"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="u"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="u"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table>
                    <keys size="12">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding, Resource Estimate</keys>
                    <column name="m_axi_gmem_0">32 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16, BRAM=4</column>
                    <column name="m_axi_gmem_1">32 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16, BRAM=4</column>
                    <column name="m_axi_gmem_2">32 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16, BRAM=4</column>
                    <column name="m_axi_gmem_3">32 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16, BRAM=4</column>
                    <column name="m_axi_gmem_4">32 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16, BRAM=4</column>
                    <column name="m_axi_gmem_5">32 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16, BRAM=4</column>
                    <column name="m_axi_gmem_6">32 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16, BRAM=4</column>
                    <column name="m_axi_gmem_7">32 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16, BRAM=4</column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 5, 16, 0</column>
                    <column name="s_axi_control_r">32, 9, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">size, 0x10, 32, W, Data signal of size, </column>
                    <column name="s_axi_control_r">m_0_1, 0x10, 32, W, Data signal of m_0, </column>
                    <column name="s_axi_control_r">m_0_2, 0x14, 32, W, Data signal of m_0, </column>
                    <column name="s_axi_control_r">m_1_1, 0x1c, 32, W, Data signal of m_1, </column>
                    <column name="s_axi_control_r">m_1_2, 0x20, 32, W, Data signal of m_1, </column>
                    <column name="s_axi_control_r">m_2_1, 0x28, 32, W, Data signal of m_2, </column>
                    <column name="s_axi_control_r">m_2_2, 0x2c, 32, W, Data signal of m_2, </column>
                    <column name="s_axi_control_r">m_3_1, 0x34, 32, W, Data signal of m_3, </column>
                    <column name="s_axi_control_r">m_3_2, 0x38, 32, W, Data signal of m_3, </column>
                    <column name="s_axi_control_r">m_4_1, 0x40, 32, W, Data signal of m_4, </column>
                    <column name="s_axi_control_r">m_4_2, 0x44, 32, W, Data signal of m_4, </column>
                    <column name="s_axi_control_r">m_5_1, 0x4c, 32, W, Data signal of m_5, </column>
                    <column name="s_axi_control_r">m_5_2, 0x50, 32, W, Data signal of m_5, </column>
                    <column name="s_axi_control_r">m_6_1, 0x58, 32, W, Data signal of m_6, </column>
                    <column name="s_axi_control_r">m_6_2, 0x5c, 32, W, Data signal of m_6, </column>
                    <column name="s_axi_control_r">m_7_1, 0x64, 32, W, Data signal of m_7, </column>
                    <column name="s_axi_control_r">m_7_2, 0x68, 32, W, Data signal of m_7, </column>
                    <column name="s_axi_control_r">l_0_1, 0x70, 32, W, Data signal of l_0, </column>
                    <column name="s_axi_control_r">l_0_2, 0x74, 32, W, Data signal of l_0, </column>
                    <column name="s_axi_control_r">l_1_1, 0x7c, 32, W, Data signal of l_1, </column>
                    <column name="s_axi_control_r">l_1_2, 0x80, 32, W, Data signal of l_1, </column>
                    <column name="s_axi_control_r">l_2_1, 0x88, 32, W, Data signal of l_2, </column>
                    <column name="s_axi_control_r">l_2_2, 0x8c, 32, W, Data signal of l_2, </column>
                    <column name="s_axi_control_r">l_3_1, 0x94, 32, W, Data signal of l_3, </column>
                    <column name="s_axi_control_r">l_3_2, 0x98, 32, W, Data signal of l_3, </column>
                    <column name="s_axi_control_r">l_4_1, 0xa0, 32, W, Data signal of l_4, </column>
                    <column name="s_axi_control_r">l_4_2, 0xa4, 32, W, Data signal of l_4, </column>
                    <column name="s_axi_control_r">l_5_1, 0xac, 32, W, Data signal of l_5, </column>
                    <column name="s_axi_control_r">l_5_2, 0xb0, 32, W, Data signal of l_5, </column>
                    <column name="s_axi_control_r">l_6_1, 0xb8, 32, W, Data signal of l_6, </column>
                    <column name="s_axi_control_r">l_6_2, 0xbc, 32, W, Data signal of l_6, </column>
                    <column name="s_axi_control_r">l_7_1, 0xc4, 32, W, Data signal of l_7, </column>
                    <column name="s_axi_control_r">l_7_2, 0xc8, 32, W, Data signal of l_7, </column>
                    <column name="s_axi_control_r">u_0_1, 0xd0, 32, W, Data signal of u_0, </column>
                    <column name="s_axi_control_r">u_0_2, 0xd4, 32, W, Data signal of u_0, </column>
                    <column name="s_axi_control_r">u_1_1, 0xdc, 32, W, Data signal of u_1, </column>
                    <column name="s_axi_control_r">u_1_2, 0xe0, 32, W, Data signal of u_1, </column>
                    <column name="s_axi_control_r">u_2_1, 0xe8, 32, W, Data signal of u_2, </column>
                    <column name="s_axi_control_r">u_2_2, 0xec, 32, W, Data signal of u_2, </column>
                    <column name="s_axi_control_r">u_3_1, 0xf4, 32, W, Data signal of u_3, </column>
                    <column name="s_axi_control_r">u_3_2, 0xf8, 32, W, Data signal of u_3, </column>
                    <column name="s_axi_control_r">u_4_1, 0x100, 32, W, Data signal of u_4, </column>
                    <column name="s_axi_control_r">u_4_2, 0x104, 32, W, Data signal of u_4, </column>
                    <column name="s_axi_control_r">u_5_1, 0x10c, 32, W, Data signal of u_5, </column>
                    <column name="s_axi_control_r">u_5_2, 0x110, 32, W, Data signal of u_5, </column>
                    <column name="s_axi_control_r">u_6_1, 0x118, 32, W, Data signal of u_6, </column>
                    <column name="s_axi_control_r">u_6_2, 0x11c, 32, W, Data signal of u_6, </column>
                    <column name="s_axi_control_r">u_7_1, 0x124, 32, W, Data signal of u_7, </column>
                    <column name="s_axi_control_r">u_7_2, 0x128, 32, W, Data signal of u_7, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="m">inout, float*</column>
                    <column name="l">inout, float*</column>
                    <column name="u">inout, float*</column>
                    <column name="size">in, int</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="m">m_axi_gmem_0, interface, , </column>
                    <column name="m">s_axi_control_r, interface, offset, </column>
                    <column name="m">m_axi_gmem_1, interface, , </column>
                    <column name="m">s_axi_control_r, interface, offset, </column>
                    <column name="m">m_axi_gmem_2, interface, , </column>
                    <column name="m">s_axi_control_r, interface, offset, </column>
                    <column name="m">m_axi_gmem_3, interface, , </column>
                    <column name="m">s_axi_control_r, interface, offset, </column>
                    <column name="m">m_axi_gmem_4, interface, , </column>
                    <column name="m">s_axi_control_r, interface, offset, </column>
                    <column name="m">m_axi_gmem_5, interface, , </column>
                    <column name="m">s_axi_control_r, interface, offset, </column>
                    <column name="m">m_axi_gmem_6, interface, , </column>
                    <column name="m">s_axi_control_r, interface, offset, </column>
                    <column name="m">m_axi_gmem_7, interface, , </column>
                    <column name="m">s_axi_control_r, interface, offset, </column>
                    <column name="l">m_axi_gmem_0, interface, , </column>
                    <column name="l">s_axi_control_r, interface, offset, </column>
                    <column name="l">m_axi_gmem_1, interface, , </column>
                    <column name="l">s_axi_control_r, interface, offset, </column>
                    <column name="l">m_axi_gmem_2, interface, , </column>
                    <column name="l">s_axi_control_r, interface, offset, </column>
                    <column name="l">m_axi_gmem_3, interface, , </column>
                    <column name="l">s_axi_control_r, interface, offset, </column>
                    <column name="l">m_axi_gmem_4, interface, , </column>
                    <column name="l">s_axi_control_r, interface, offset, </column>
                    <column name="l">m_axi_gmem_5, interface, , </column>
                    <column name="l">s_axi_control_r, interface, offset, </column>
                    <column name="l">m_axi_gmem_6, interface, , </column>
                    <column name="l">s_axi_control_r, interface, offset, </column>
                    <column name="l">m_axi_gmem_7, interface, , </column>
                    <column name="l">s_axi_control_r, interface, offset, </column>
                    <column name="u">m_axi_gmem_0, interface, , </column>
                    <column name="u">s_axi_control_r, interface, offset, </column>
                    <column name="u">m_axi_gmem_1, interface, , </column>
                    <column name="u">s_axi_control_r, interface, offset, </column>
                    <column name="u">m_axi_gmem_2, interface, , </column>
                    <column name="u">s_axi_control_r, interface, offset, </column>
                    <column name="u">m_axi_gmem_3, interface, , </column>
                    <column name="u">s_axi_control_r, interface, offset, </column>
                    <column name="u">m_axi_gmem_4, interface, , </column>
                    <column name="u">s_axi_control_r, interface, offset, </column>
                    <column name="u">m_axi_gmem_5, interface, , </column>
                    <column name="u">s_axi_control_r, interface, offset, </column>
                    <column name="u">m_axi_gmem_6, interface, , </column>
                    <column name="u">s_axi_control_r, interface, offset, </column>
                    <column name="u">m_axi_gmem_7, interface, , </column>
                    <column name="u">s_axi_control_r, interface, offset, </column>
                    <column name="size">s_axi_control, register, , name=size offset=0x10 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="All M_AXI Variable Accesses">
                <table>
                    <keys size="9">HW Interface, Variable, Access Location, Direction, Burst Status, Loop, Loop Location, Resolution, Problem</keys>
                    <column name="m_axi_gmem_0">u_0, decompose.cpp:20:10, write, Fail, VITIS_LOOP_18_1, decompose.cpp:18:26, 214-232, Access store is in the conditional branch</column>
                    <column name="m_axi_gmem_0">m_0, decompose.cpp:20:12, read, Fail, VITIS_LOOP_18_1, decompose.cpp:18:26, 214-229, Could not analyze pattern</column>
                    <column name="m_axi_gmem_0">l_0, decompose.cpp:22:25, write, Fail, VITIS_LOOP_18_1, decompose.cpp:18:26, 214-232, Access store is in the conditional branch</column>
                    <column name="m_axi_gmem_0">l_0, decompose.cpp:24:25, write, Fail, VITIS_LOOP_18_1, decompose.cpp:18:26, 214-232, Access store is in the conditional branch</column>
                    <column name="m_axi_gmem_0">u_0, decompose.cpp:34:27, read, Fail, update_l, decompose.cpp:32:9, 214-229, Could not analyze pattern</column>
                    <column name="m_axi_gmem_0">u_0, decompose.cpp:34:17, read, Fail, update_l, decompose.cpp:32:9, 214-230, Stride is incompatible</column>
                    <column name="m_axi_gmem_0">l_0, decompose.cpp:35:21, write, Fail, update_l, decompose.cpp:32:9, 214-232, Access store is in the conditional branch</column>
                    <column name="m_axi_gmem_0">u_0, decompose.cpp:39:10, write, Fail, update_u, decompose.cpp:37:13, 214-232, Access store is in the conditional branch</column>
                    <column name="m_axi_gmem_0">u_0, decompose.cpp:39:31, read, Fail, update_u, decompose.cpp:37:13, 214-229, Could not analyze pattern</column>
                    <column name="m_axi_gmem_0">u_0, decompose.cpp:39:12, read, Fail, update_u, decompose.cpp:37:13, 214-229, Could not analyze pattern</column>
                    <column name="m_axi_gmem_1">u_1, decompose.cpp:20:10, write, Fail, VITIS_LOOP_18_1, decompose.cpp:18:26, 214-232, Access store is in the conditional branch</column>
                    <column name="m_axi_gmem_1">m_1, decompose.cpp:20:12, read, Fail, VITIS_LOOP_18_1, decompose.cpp:18:26, 214-229, Could not analyze pattern</column>
                    <column name="m_axi_gmem_1">l_1, decompose.cpp:22:25, write, Fail, VITIS_LOOP_18_1, decompose.cpp:18:26, 214-232, Access store is in the conditional branch</column>
                    <column name="m_axi_gmem_1">l_1, decompose.cpp:24:25, write, Fail, VITIS_LOOP_18_1, decompose.cpp:18:26, 214-232, Access store is in the conditional branch</column>
                    <column name="m_axi_gmem_1">u_1, decompose.cpp:34:27, read, Fail, update_l, decompose.cpp:32:9, 214-229, Could not analyze pattern</column>
                    <column name="m_axi_gmem_1">u_1, decompose.cpp:34:17, read, Fail, update_l, decompose.cpp:32:9, 214-230, Stride is incompatible</column>
                    <column name="m_axi_gmem_1">l_1, decompose.cpp:35:21, write, Fail, update_l, decompose.cpp:32:9, 214-232, Access store is in the conditional branch</column>
                    <column name="m_axi_gmem_1">u_1, decompose.cpp:39:10, write, Fail, update_u, decompose.cpp:37:13, 214-232, Access store is in the conditional branch</column>
                    <column name="m_axi_gmem_1">u_1, decompose.cpp:39:31, read, Fail, update_u, decompose.cpp:37:13, 214-229, Could not analyze pattern</column>
                    <column name="m_axi_gmem_1">u_1, decompose.cpp:39:12, read, Fail, update_u, decompose.cpp:37:13, 214-229, Could not analyze pattern</column>
                    <column name="m_axi_gmem_2">u_2, decompose.cpp:20:10, write, Fail, VITIS_LOOP_18_1, decompose.cpp:18:26, 214-232, Access store is in the conditional branch</column>
                    <column name="m_axi_gmem_2">m_2, decompose.cpp:20:12, read, Fail, VITIS_LOOP_18_1, decompose.cpp:18:26, 214-229, Could not analyze pattern</column>
                    <column name="m_axi_gmem_2">l_2, decompose.cpp:22:25, write, Fail, VITIS_LOOP_18_1, decompose.cpp:18:26, 214-232, Access store is in the conditional branch</column>
                    <column name="m_axi_gmem_2">l_2, decompose.cpp:24:25, write, Fail, VITIS_LOOP_18_1, decompose.cpp:18:26, 214-232, Access store is in the conditional branch</column>
                    <column name="m_axi_gmem_2">u_2, decompose.cpp:34:27, read, Fail, update_l, decompose.cpp:32:9, 214-229, Could not analyze pattern</column>
                    <column name="m_axi_gmem_2">u_2, decompose.cpp:34:17, read, Fail, update_l, decompose.cpp:32:9, 214-230, Stride is incompatible</column>
                    <column name="m_axi_gmem_2">l_2, decompose.cpp:35:21, write, Fail, update_l, decompose.cpp:32:9, 214-232, Access store is in the conditional branch</column>
                    <column name="m_axi_gmem_2">u_2, decompose.cpp:39:10, write, Fail, update_u, decompose.cpp:37:13, 214-232, Access store is in the conditional branch</column>
                    <column name="m_axi_gmem_2">u_2, decompose.cpp:39:31, read, Fail, update_u, decompose.cpp:37:13, 214-229, Could not analyze pattern</column>
                    <column name="m_axi_gmem_2">u_2, decompose.cpp:39:12, read, Fail, update_u, decompose.cpp:37:13, 214-229, Could not analyze pattern</column>
                    <column name="m_axi_gmem_3">u_3, decompose.cpp:20:10, write, Fail, VITIS_LOOP_18_1, decompose.cpp:18:26, 214-232, Access store is in the conditional branch</column>
                    <column name="m_axi_gmem_3">m_3, decompose.cpp:20:12, read, Fail, VITIS_LOOP_18_1, decompose.cpp:18:26, 214-229, Could not analyze pattern</column>
                    <column name="m_axi_gmem_3">l_3, decompose.cpp:22:25, write, Fail, VITIS_LOOP_18_1, decompose.cpp:18:26, 214-232, Access store is in the conditional branch</column>
                    <column name="m_axi_gmem_3">l_3, decompose.cpp:24:25, write, Fail, VITIS_LOOP_18_1, decompose.cpp:18:26, 214-232, Access store is in the conditional branch</column>
                    <column name="m_axi_gmem_3">u_3, decompose.cpp:34:27, read, Fail, update_l, decompose.cpp:32:9, 214-229, Could not analyze pattern</column>
                    <column name="m_axi_gmem_3">u_3, decompose.cpp:34:17, read, Fail, update_l, decompose.cpp:32:9, 214-230, Stride is incompatible</column>
                    <column name="m_axi_gmem_3">l_3, decompose.cpp:35:21, write, Fail, update_l, decompose.cpp:32:9, 214-232, Access store is in the conditional branch</column>
                    <column name="m_axi_gmem_3">u_3, decompose.cpp:39:10, write, Fail, update_u, decompose.cpp:37:13, 214-232, Access store is in the conditional branch</column>
                    <column name="m_axi_gmem_3">u_3, decompose.cpp:39:31, read, Fail, update_u, decompose.cpp:37:13, 214-229, Could not analyze pattern</column>
                    <column name="m_axi_gmem_3">u_3, decompose.cpp:39:12, read, Fail, update_u, decompose.cpp:37:13, 214-229, Could not analyze pattern</column>
                    <column name="m_axi_gmem_4">u_4, decompose.cpp:20:10, write, Fail, VITIS_LOOP_18_1, decompose.cpp:18:26, 214-232, Access store is in the conditional branch</column>
                    <column name="m_axi_gmem_4">m_4, decompose.cpp:20:12, read, Fail, VITIS_LOOP_18_1, decompose.cpp:18:26, 214-229, Could not analyze pattern</column>
                    <column name="m_axi_gmem_4">l_4, decompose.cpp:22:25, write, Fail, VITIS_LOOP_18_1, decompose.cpp:18:26, 214-232, Access store is in the conditional branch</column>
                    <column name="m_axi_gmem_4">l_4, decompose.cpp:24:25, write, Fail, VITIS_LOOP_18_1, decompose.cpp:18:26, 214-232, Access store is in the conditional branch</column>
                    <column name="m_axi_gmem_4">u_4, decompose.cpp:34:27, read, Fail, update_l, decompose.cpp:32:9, 214-229, Could not analyze pattern</column>
                    <column name="m_axi_gmem_4">u_4, decompose.cpp:34:17, read, Fail, update_l, decompose.cpp:32:9, 214-230, Stride is incompatible</column>
                    <column name="m_axi_gmem_4">l_4, decompose.cpp:35:21, write, Fail, update_l, decompose.cpp:32:9, 214-232, Access store is in the conditional branch</column>
                    <column name="m_axi_gmem_4">u_4, decompose.cpp:39:10, write, Fail, update_u, decompose.cpp:37:13, 214-232, Access store is in the conditional branch</column>
                    <column name="m_axi_gmem_4">u_4, decompose.cpp:39:31, read, Fail, update_u, decompose.cpp:37:13, 214-229, Could not analyze pattern</column>
                    <column name="m_axi_gmem_4">u_4, decompose.cpp:39:12, read, Fail, update_u, decompose.cpp:37:13, 214-229, Could not analyze pattern</column>
                    <column name="m_axi_gmem_5">u_5, decompose.cpp:20:10, write, Fail, VITIS_LOOP_18_1, decompose.cpp:18:26, 214-232, Access store is in the conditional branch</column>
                    <column name="m_axi_gmem_5">m_5, decompose.cpp:20:12, read, Fail, VITIS_LOOP_18_1, decompose.cpp:18:26, 214-229, Could not analyze pattern</column>
                    <column name="m_axi_gmem_5">l_5, decompose.cpp:22:25, write, Fail, VITIS_LOOP_18_1, decompose.cpp:18:26, 214-232, Access store is in the conditional branch</column>
                    <column name="m_axi_gmem_5">l_5, decompose.cpp:24:25, write, Fail, VITIS_LOOP_18_1, decompose.cpp:18:26, 214-232, Access store is in the conditional branch</column>
                    <column name="m_axi_gmem_5">u_5, decompose.cpp:34:27, read, Fail, update_l, decompose.cpp:32:9, 214-229, Could not analyze pattern</column>
                    <column name="m_axi_gmem_5">u_5, decompose.cpp:34:17, read, Fail, update_l, decompose.cpp:32:9, 214-230, Stride is incompatible</column>
                    <column name="m_axi_gmem_5">l_5, decompose.cpp:35:21, write, Fail, update_l, decompose.cpp:32:9, 214-232, Access store is in the conditional branch</column>
                    <column name="m_axi_gmem_5">u_5, decompose.cpp:39:10, write, Fail, update_u, decompose.cpp:37:13, 214-232, Access store is in the conditional branch</column>
                    <column name="m_axi_gmem_5">u_5, decompose.cpp:39:31, read, Fail, update_u, decompose.cpp:37:13, 214-229, Could not analyze pattern</column>
                    <column name="m_axi_gmem_5">u_5, decompose.cpp:39:12, read, Fail, update_u, decompose.cpp:37:13, 214-229, Could not analyze pattern</column>
                    <column name="m_axi_gmem_6">u_6, decompose.cpp:20:10, write, Fail, VITIS_LOOP_18_1, decompose.cpp:18:26, 214-232, Access store is in the conditional branch</column>
                    <column name="m_axi_gmem_6">m_6, decompose.cpp:20:12, read, Fail, VITIS_LOOP_18_1, decompose.cpp:18:26, 214-229, Could not analyze pattern</column>
                    <column name="m_axi_gmem_6">l_6, decompose.cpp:22:25, write, Fail, VITIS_LOOP_18_1, decompose.cpp:18:26, 214-232, Access store is in the conditional branch</column>
                    <column name="m_axi_gmem_6">l_6, decompose.cpp:24:25, write, Fail, VITIS_LOOP_18_1, decompose.cpp:18:26, 214-232, Access store is in the conditional branch</column>
                    <column name="m_axi_gmem_6">u_6, decompose.cpp:34:27, read, Fail, update_l, decompose.cpp:32:9, 214-229, Could not analyze pattern</column>
                    <column name="m_axi_gmem_6">u_6, decompose.cpp:34:17, read, Fail, update_l, decompose.cpp:32:9, 214-230, Stride is incompatible</column>
                    <column name="m_axi_gmem_6">l_6, decompose.cpp:35:21, write, Fail, update_l, decompose.cpp:32:9, 214-232, Access store is in the conditional branch</column>
                    <column name="m_axi_gmem_6">u_6, decompose.cpp:39:10, write, Fail, update_u, decompose.cpp:37:13, 214-232, Access store is in the conditional branch</column>
                    <column name="m_axi_gmem_6">u_6, decompose.cpp:39:31, read, Fail, update_u, decompose.cpp:37:13, 214-229, Could not analyze pattern</column>
                    <column name="m_axi_gmem_6">u_6, decompose.cpp:39:12, read, Fail, update_u, decompose.cpp:37:13, 214-229, Could not analyze pattern</column>
                    <column name="m_axi_gmem_7">u_7, decompose.cpp:20:10, write, Fail, VITIS_LOOP_18_1, decompose.cpp:18:26, 214-232, Access store is in the conditional branch</column>
                    <column name="m_axi_gmem_7">m_7, decompose.cpp:20:12, read, Fail, VITIS_LOOP_18_1, decompose.cpp:18:26, 214-229, Could not analyze pattern</column>
                    <column name="m_axi_gmem_7">l_7, decompose.cpp:22:25, write, Fail, VITIS_LOOP_18_1, decompose.cpp:18:26, 214-232, Access store is in the conditional branch</column>
                    <column name="m_axi_gmem_7">l_7, decompose.cpp:24:25, write, Fail, VITIS_LOOP_18_1, decompose.cpp:18:26, 214-232, Access store is in the conditional branch</column>
                    <column name="m_axi_gmem_7">u_7, decompose.cpp:34:27, read, Fail, update_l, decompose.cpp:32:9, 214-229, Could not analyze pattern</column>
                    <column name="m_axi_gmem_7">u_7, decompose.cpp:34:17, read, Fail, update_l, decompose.cpp:32:9, 214-230, Stride is incompatible</column>
                    <column name="m_axi_gmem_7">l_7, decompose.cpp:35:21, write, Fail, update_l, decompose.cpp:32:9, 214-232, Access store is in the conditional branch</column>
                    <column name="m_axi_gmem_7">u_7, decompose.cpp:39:10, write, Fail, update_u, decompose.cpp:37:13, 214-232, Access store is in the conditional branch</column>
                    <column name="m_axi_gmem_7">u_7, decompose.cpp:39:31, read, Fail, update_u, decompose.cpp:37:13, 214-229, Could not analyze pattern</column>
                    <column name="m_axi_gmem_7">u_7, decompose.cpp:39:12, read, Fail, update_u, decompose.cpp:37:13, 214-229, Could not analyze pattern</column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="interface" location="decompose.cpp:6" status="valid" parentFunction="decompose" variable="m" isDirective="0" options="m_axi port=m offset=slave bundle=gmem"/>
        <Pragma type="interface" location="decompose.cpp:7" status="valid" parentFunction="decompose" variable="l" isDirective="0" options="m_axi port=l offset=slave bundle=gmem"/>
        <Pragma type="interface" location="decompose.cpp:8" status="valid" parentFunction="decompose" variable="u" isDirective="0" options="m_axi port=u offset=slave bundle=gmem"/>
        <Pragma type="interface" location="decompose.cpp:9" status="valid" parentFunction="decompose" variable="size" isDirective="0" options="s_axilite port=size bundle=control"/>
        <Pragma type="interface" location="decompose.cpp:10" status="valid" parentFunction="decompose" variable="return" isDirective="0" options="s_axilite port=return bundle=control"/>
        <Pragma type="array_partition" location="decompose.cpp:11" status="valid" parentFunction="decompose" variable="m" isDirective="0" options="variable=m block factor=8 dim=2"/>
        <Pragma type="array_partition" location="decompose.cpp:12" status="valid" parentFunction="decompose" variable="l" isDirective="0" options="variable=l block factor=8 dim=2"/>
        <Pragma type="array_partition" location="decompose.cpp:13" status="valid" parentFunction="decompose" variable="u" isDirective="0" options="variable=u block factor=8 dim=2"/>
        <Pragma type="pipeline" location="decompose.cpp:19" status="valid" parentFunction="decompose" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="decompose.cpp:33" status="valid" parentFunction="decompose" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="decompose.cpp:38" status="valid" parentFunction="decompose" variable="" isDirective="0" options="factor=2"/>
    </PragmaReport>
</profile>

