---
id: intro
title: Library
sidebar_position: 1
hide_table_of_contents: true
---
import siteConfig from '@site/docusaurus.config'; 

The RISC-V Library contains a comprehensive list of all of the ratified RISC-V technical publications.

## Instruction Set (ISA) Specifications

These are the current ratified versions of the ISA specifications. Previously published versions and the original ratification specifications for included extensions can be found on the [RISC-V Technical Specifications Archive page](https://lf-riscv.atlassian.net/wiki/spaces/HOME/pages/16154899/RISC-V+Technical+Specifications+Archive).

<Columns className='padding--lg margin-bottom-xl' > 
	<Column className="text--center col--3">
	    <Card shadow='tl'>
		    <CardHeader>
		      <h3>ISA Volume I</h3>
		    </CardHeader>
		    <CardBody>
		      Unprivileged Architecture
		    </CardBody>
		    <CardFooter>
		    	<a href={`${siteConfig.baseUrl}isa`}>
		    	<button className='button button--secondary button--block'>Version: May 2024</button>
		    	</a>
		    </CardFooter>
	  	</Card>
	</Column>

	<Column className="text--center col--3">
	    <Card shadow='tl'>
		    <CardHeader>
		      <h3>Volume II</h3>
		    </CardHeader>
		    <CardBody>
		      Privileged Architecture
		    </CardBody>
		    <CardFooter>
		    	<a href={`${siteConfig.baseUrl}isa`}>
		    	<button className='button button--secondary button--block'>Version: May 2024</button>
		  		</a>
		    </CardFooter>
	  	</Card>
	</Column>
</Columns>

:::note
Extensions that are ratified, but not yet included in the full specifications, can be found on the [RISC-V Ratified Extensions](https://lf-riscv.atlassian.net/wiki/spaces/HOME/pages/16154732/Ratified+Extensions) page.
:::

---
## Profiles

These are the current, published versions of the Profiles specifications.

<Columns className='padding--lg margin-bottom-xl'> 
	<Column className="text--center col--3">
	    <Card shadow='tl'>
		    <CardHeader>
		      <h3>RVA23 Profile</h3>
		    </CardHeader>
		    <CardBody>
		      Focused on Servers and application class processors.
		    </CardBody>
		    <CardFooter>
		    	<a href={`${siteConfig.baseUrl}docs/spec/profiles/rva23`}>
		    	<button className='button button--secondary button--block'>Version: October 2024</button>
		    	</a>
		    </CardFooter>
	  	</Card>
	</Column>

	<Column className="text--center col--3">
	    <Card shadow='tl'>
		    <CardHeader>
		      <h3>RVB23 Profile</h3>
		    </CardHeader>
		    <CardBody>
		      Focused on Edge embedded Devices. 
		    </CardBody>
		    <CardFooter>
		    	<a href={`${siteConfig.baseUrl}docs/spec/profiles/rvb23`}>
		    	<button className='button button--secondary button--block'>Version: October 2024</button>
		  		</a>
		    </CardFooter>
	  	</Card>
	</Column>

		<Column className="text--center col--3">
	    <Card shadow='tl'>
		    <CardHeader>
		      <h3>RISC-V Profiles</h3>
		    </CardHeader>
		    <CardBody>
		      The older profiles. Archived for historical purposes
		    </CardBody>
		    <CardFooter>
		    	<a href={`${siteConfig.baseUrl}docs/spec/profiles/riscv-profiles`}>
		    	<button className='button button--secondary button--block'>Version: March 2023</button>
		  		</a>
		    </CardFooter>
	  	</Card>
	</Column>
</Columns>

---
## Processor Infrastructure
- [RISC-V Advanced Interrupt Architecture](./non-isa/advanced-interrupt)
- [RISC-V IO Mapping Table Specification](./non-isa/io-mapping)
- [RISC-V IOMMU Architecture Specification  ](./non-isa/iommu-architecture)
- [RISC-V Platform-Level Interrupt Controller Specification](./non-isa/platform-interrupt)
- [RISC-V Server SOC Specification](./non-isa/server-soc)

## Debug, Trace, & RAS
- [The RISC-V Debug Specification](./non-isa/debug)
- [Efficient Trace for RISC-V](./non-isa/efficient-trace)
- [RISC-V N-Trace (Nexus-based Trace)](./non-isa/n-trace)
- [RISC-V Capacity and Bandwidth QoS Register Interface](./non-isa/qos)
- [RISC-V RERI Architecture Specification](./non-isa/reri)
- [RISC-V Trace Connectors](./non-isa/trace-conectors)
- [RISC-V Trace Control Interface](./non-isa/trace-control-interface)
- [Unformatted Trace & Diagnostic Data Packet Encapsulation for RISC-V](./non-isa/unformatted-trace)

## Platform Software
- [RISC-V Functional Fixed Hardware Specification](./non-isa/functional-fixed)
- [RISC-V Semihosting](./non-isa/semihosting)
- [RISC-V Supervisor Binary Interface Specification](./non-isa/sbi)
- [RISC-V UEFI Protocol Specification](./non-isa/uefi)

## Application Software
- [RISC-V ABIs Specification](./non-isa/abi)

## Guides
- [Authoring and Editing RISC-V Specifications](https://github.com/riscv/docs-dev-guide/releases/tag/v0.2.0-example)

## Glossary
- Terms
- Acronyms
- Alphabetical listing of Extensions
- CSRs

---
:::note
If you do not see a specification in this library, visit the [RISC-V GitHub `riscv-non-isa`](https://github.com/riscv-non-isa) organization to see a complete list of all specifications that have been developed or are presently under development.
:::
  