// Seed: 2848662012
module module_0 (
    output wire id_0,
    input  wor  id_1
);
  wire id_3;
  assign module_2.id_0 = 0;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    output tri1 id_0,
    output wor  id_1,
    input  tri  id_2,
    input  wand id_3
);
  always @(negedge 1) $display(1);
  assign id_1 = 1 ? id_2 : id_3;
  module_0 modCall_1 (
      id_1,
      id_2
  );
  integer id_5;
  buf primCall (id_0, id_3);
endmodule
module module_2 (
    input uwire id_0,
    output wor id_1,
    output tri0 id_2,
    input wand id_3,
    output wor id_4,
    output supply1 id_5,
    inout tri0 id_6
);
  id_8 :
  assert property (@(negedge id_8) id_8 == id_3)
  else $display;
  assign id_8 = id_0;
  module_0 modCall_1 (
      id_2,
      id_0
  );
  wire id_9;
  wire id_10;
endmodule
