#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue Mar  6 09:35:52 2018
# Process ID: 2200
# Current directory: C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Lab 4 - DD10L DCT Chip
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4236 C:\Users\Richard\Documents\UCI\Freshman\2018 Winter\EECS 31L\Lab 4 - DD10L DCT Chip\Lab 4 - DD10L DCT Chip.xpr
# Log file: C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Lab 4 - DD10L DCT Chip/vivado.log
# Journal file: C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Lab 4 - DD10L DCT Chip\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Lab 4 - DD10L DCT Chip/Lab 4 - DD10L DCT Chip.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Lab 4 - DD10L DCT Chip'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 719.980 ; gain = 34.629
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Lab 4 - DD10L DCT Chip/Lab 4 - DD10L DCT Chip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_str' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Lab 4 - DD10L DCT Chip/Lab 4 - DD10L DCT Chip.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_str_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Lab 4 - DD10L DCT Chip/Lab 4 - DD10L DCT Chip.srcs/sources_1/lab4s_v2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Reg
INFO: [VRFC 10-307] analyzing entity RegFile
INFO: [VRFC 10-307] analyzing entity Counter
INFO: [VRFC 10-307] analyzing entity Multiplier
INFO: [VRFC 10-307] analyzing entity Adder
INFO: [VRFC 10-307] analyzing entity MuxInt
INFO: [VRFC 10-307] analyzing entity Mux3
INFO: [VRFC 10-307] analyzing entity ThreeStateBuff
INFO: [VRFC 10-307] analyzing entity Controller
INFO: [VRFC 10-307] analyzing entity DCT_str
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Lab 4 - DD10L DCT Chip/Lab 4 - DD10L DCT Chip.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 18ac0dbc74d542cbba92616686de0fc1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_str_behav xil_defaultlib.tb_str -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Lab 4 - DD10L DCT Chip/Lab 4 - DD10L DCT Chip.srcs/sources_1/lab4s_v2.vhd:430]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Controller [controller_default]
Compiling architecture behavioral of entity xil_defaultlib.RegFile [regfile_default]
Compiling architecture behavioral of entity xil_defaultlib.Counter [counter_default]
Compiling architecture struct of entity xil_defaultlib.DCT_str [dct_str_default]
Compiling architecture behavior of entity xil_defaultlib.tb_str
Built simulation snapshot tb_str_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 752.043 ; gain = 3.992
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Lab 4 - DD10L DCT Chip/Lab 4 - DD10L DCT Chip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_str_behav -key {Behavioral:sim_1:Functional:tb_str} -tclbatch {tb_str.tcl} -view {{C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Lab 4 - DD10L DCT Chip/tb_str_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
ERROR: [Simulator 45-7] No such file 'C:/Users/Richard/Documents/UCI/Freshman/2018' in the design.

ERROR: [USF-XSim-62] 'simulate' step failed with errors. Please check the Tcl console or log files for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 752.043 ; gain = 3.992
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Lab 4 - DD10L DCT Chip/Lab 4 - DD10L DCT Chip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_str' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Lab 4 - DD10L DCT Chip/Lab 4 - DD10L DCT Chip.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_str_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Lab 4 - DD10L DCT Chip/Lab 4 - DD10L DCT Chip.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 18ac0dbc74d542cbba92616686de0fc1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_str_behav xil_defaultlib.tb_str -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Lab 4 - DD10L DCT Chip/Lab 4 - DD10L DCT Chip.srcs/sources_1/lab4s_v2.vhd:430]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Lab 4 - DD10L DCT Chip/Lab 4 - DD10L DCT Chip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_str_behav -key {Behavioral:sim_1:Functional:tb_str} -tclbatch {tb_str.tcl} -view {{C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Lab 4 - DD10L DCT Chip/tb_str_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
ERROR: [Simulator 45-7] No such file 'C:/Users/Richard/Documents/UCI/Freshman/2018' in the design.

ERROR: [USF-XSim-62] 'simulate' step failed with errors. Please check the Tcl console or log files for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Tue Mar  6 09:39:05 2018...
