// Seed: 113888870
module module_0 (
    input wor id_0,
    input supply0 id_1,
    input supply0 id_2,
    output tri1 id_3
);
  module_2 modCall_1 (id_2);
  assign modCall_1.id_0 = 0;
  assign module_1.id_0  = 0;
endmodule
module module_1 (
    input uwire id_0,
    output supply1 id_1,
    id_5,
    output tri0 void id_2,
    input wor id_3
);
  wire id_6;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_0,
      id_1
  );
  tri1 id_7 = -1;
endmodule
module module_2 (
    input tri0 id_0
);
  assign id_2 = -1;
  assign id_3 = -id_3;
  if (1'b0) assign id_2 = id_2;
  assign id_2 = 1;
  wire id_4;
  wire id_5;
endmodule
