

================================================================
== Vitis HLS Report for 'v_hcresampler_core'
================================================================
* Date:           Mon Aug 29 12:31:10 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.62 ns|  3.880 ns|     1.52 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+----------+----------+-----------+-----+----------+---------+
    |  Latency (cycles)  |  Latency (absolute)  |    Interval    | Pipeline|
    |   min   |    max   |    min   |    max    | min |    max   |   Type  |
    +---------+----------+----------+-----------+-----+----------+---------+
    |      191|  35407801|  1.074 us|  0.199 sec|  191|  35407801|       no|
    +---------+----------+----------+-----------+-----+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+----------+------------+-----------+-----------+-----------+----------+
        |                    |  Latency (cycles)  |  Iteration |  Initiation Interval  |    Trip   |          |
        |      Loop Name     |   min   |    max   |   Latency  |  achieved |   target  |   Count   | Pipelined|
        +--------------------+---------+----------+------------+-----------+-----------+-----------+----------+
        |- VITIS_LOOP_157_1  |      190|  35407800|  19 ~ 32785|          -|          -|  10 ~ 1080|        no|
        +--------------------+---------+----------+------------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.19>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%filt_res0 = alloca i32 1"   --->   Operation 5 'alloca' 'filt_res0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%filt_res1 = alloca i32 1"   --->   Operation 6 'alloca' 'filt_res1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%y = alloca i32 1"   --->   Operation 7 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_0_0_0_0_0193428_lcssa471 = alloca i32 1"   --->   Operation 8 'alloca' 'p_0_0_0_0_0193428_lcssa471' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_0_1_0_0_0430_lcssa474 = alloca i32 1"   --->   Operation 9 'alloca' 'p_0_1_0_0_0430_lcssa474' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_0_2_0_0_0432_lcssa477 = alloca i32 1"   --->   Operation 10 'alloca' 'p_0_2_0_0_0432_lcssa477' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_0_1_0_0_0437_lcssa483 = alloca i32 1"   --->   Operation 11 'alloca' 'p_0_1_0_0_0437_lcssa483' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_0_1_0_0_0441_lcssa486 = alloca i32 1"   --->   Operation 12 'alloca' 'p_0_1_0_0_0441_lcssa486' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_0_0_0_0_0185443_lcssa489 = alloca i32 1"   --->   Operation 13 'alloca' 'p_0_0_0_0_0185443_lcssa489' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_0_0_0_0_0185445448_lcssa492 = alloca i32 1"   --->   Operation 14 'alloca' 'p_0_0_0_0_0185445448_lcssa492' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_0_0_0_0_0449_lcssa495 = alloca i32 1"   --->   Operation 15 'alloca' 'p_0_0_0_0_0449_lcssa495' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_0_0_0_0_0451454_lcssa498 = alloca i32 1"   --->   Operation 16 'alloca' 'p_0_0_0_0_0451454_lcssa498' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_0_0_0_0_0185_1455_lcssa501 = alloca i32 1"   --->   Operation 17 'alloca' 'p_0_0_0_0_0185_1455_lcssa501' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_0_0_0_0_0_1458_lcssa504 = alloca i32 1"   --->   Operation 18 'alloca' 'p_0_0_0_0_0_1458_lcssa504' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_0_0_0_0_0185_2461_lcssa507 = alloca i32 1"   --->   Operation 19 'alloca' 'p_0_0_0_0_0185_2461_lcssa507' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_0_0_0_0_0_2465_lcssa510 = alloca i32 1"   --->   Operation 20 'alloca' 'p_0_0_0_0_0_2465_lcssa510' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%pixbuf_y_val_V = alloca i32 1"   --->   Operation 21 'alloca' 'pixbuf_y_val_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%pixbuf_y_val_V_1 = alloca i32 1"   --->   Operation 22 'alloca' 'pixbuf_y_val_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%pixbuf_y_val_V_2 = alloca i32 1"   --->   Operation 23 'alloca' 'pixbuf_y_val_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%pixbuf_y_val_V_3 = alloca i32 1"   --->   Operation 24 'alloca' 'pixbuf_y_val_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%pixbuf_y_val_V_4 = alloca i32 1"   --->   Operation 25 'alloca' 'pixbuf_y_val_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%output_video_format_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %output_video_format"   --->   Operation 26 'read' 'output_video_format_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%input_video_format_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %input_video_format"   --->   Operation 27 'read' 'input_video_format_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%width_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %width"   --->   Operation 28 'read' 'width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%height_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %height"   --->   Operation 29 'read' 'height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%empty = trunc i16 %width_read"   --->   Operation 30 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %coefs_0_0, void "   --->   Operation 31 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %coefs_0_1, void "   --->   Operation 32 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %coefs_0_2, void "   --->   Operation 33 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %coefs_0_3, void "   --->   Operation 34 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %coefs_1_0, void "   --->   Operation 35 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %coefs_1_1, void "   --->   Operation 36 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %coefs_1_2, void "   --->   Operation 37 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %coefs_1_3, void "   --->   Operation 38 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %output_video_format, void "   --->   Operation 39 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %input_video_format, void "   --->   Operation 40 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %height, void "   --->   Operation 41 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %width, void "   --->   Operation 42 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %outYUV, void @empty_22, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %srcYUV, void @empty_22, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (1.55ns)   --->   "%icmp_ln145 = icmp_eq  i8 %input_video_format_read, i8 2" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:145]   --->   Operation 45 'icmp' 'icmp_ln145' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.98ns)   --->   "%select_ln156 = select i1 %icmp_ln145, i3 5, i3 2" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:156]   --->   Operation 46 'select' 'select_ln156' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node loopWidth)   --->   "%select_ln156_1 = select i1 %icmp_ln145, i11 5, i11 2" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:156]   --->   Operation 47 'select' 'select_ln156_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (1.63ns) (out node of the LUT)   --->   "%loopWidth = add i11 %select_ln156_1, i11 %empty" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:156]   --->   Operation 48 'add' 'loopWidth' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (1.55ns)   --->   "%cmp56 = icmp_eq  i8 %input_video_format_read, i8 1"   --->   Operation 49 'icmp' 'cmp56' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.97ns)   --->   "%not_icmp_ln145 = xor i1 %icmp_ln145, i1 1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:145]   --->   Operation 50 'xor' 'not_icmp_ln145' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.97ns)   --->   "%not_icmp_ln1456 = xor i1 %icmp_ln145, i1 1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:145]   --->   Operation 51 'xor' 'not_icmp_ln1456' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (1.55ns)   --->   "%cmp425 = icmp_eq  i8 %input_video_format_read, i8 %output_video_format_read"   --->   Operation 52 'icmp' 'cmp425' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.97ns)   --->   "%cmp394_not = xor i1 %cmp56, i1 1"   --->   Operation 53 'xor' 'cmp394_not' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%coefs_0_0_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %coefs_0_0"   --->   Operation 54 'read' 'coefs_0_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%coefs_0_1_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %coefs_0_1"   --->   Operation 55 'read' 'coefs_0_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%coefs_0_2_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %coefs_0_2"   --->   Operation 56 'read' 'coefs_0_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%coefs_0_3_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %coefs_0_3"   --->   Operation 57 'read' 'coefs_0_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%coefs_1_0_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %coefs_1_0"   --->   Operation 58 'read' 'coefs_1_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%coefs_1_1_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %coefs_1_1"   --->   Operation 59 'read' 'coefs_1_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%coefs_1_2_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %coefs_1_2"   --->   Operation 60 'read' 'coefs_1_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%coefs_1_3_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %coefs_1_3"   --->   Operation 61 'read' 'coefs_1_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%empty_37 = trunc i16 %height_read"   --->   Operation 62 'trunc' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (1.58ns)   --->   "%store_ln157 = store i11 0, i11 %y" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:157]   --->   Operation 63 'store' 'store_ln157' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln157 = br void %VITIS_LOOP_159_2" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:157]   --->   Operation 64 'br' 'br_ln157' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.46>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%y_1 = load i11 %y" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:157]   --->   Operation 65 'load' 'y_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 1080, i64 0"   --->   Operation 66 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (1.88ns)   --->   "%icmp_ln157 = icmp_eq  i11 %y_1, i11 %empty_37" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:157]   --->   Operation 67 'icmp' 'icmp_ln157' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (1.63ns)   --->   "%y_2 = add i11 %y_1, i11 1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:157]   --->   Operation 68 'add' 'y_2' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln157 = br i1 %icmp_ln157, void %VITIS_LOOP_159_2.split, void %for.end447.loopexit" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:157]   --->   Operation 69 'br' 'br_ln157' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%pixbuf_y_val_V_load = load i8 %pixbuf_y_val_V"   --->   Operation 70 'load' 'pixbuf_y_val_V_load' <Predicate = (!icmp_ln157)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%pixbuf_y_val_V_2_load = load i8 %pixbuf_y_val_V_2"   --->   Operation 71 'load' 'pixbuf_y_val_V_2_load' <Predicate = (!icmp_ln157)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%pixbuf_y_val_V_3_load = load i8 %pixbuf_y_val_V_3"   --->   Operation 72 'load' 'pixbuf_y_val_V_3_load' <Predicate = (!icmp_ln157)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%pixbuf_y_val_V_4_load = load i8 %pixbuf_y_val_V_4"   --->   Operation 73 'load' 'pixbuf_y_val_V_4_load' <Predicate = (!icmp_ln157)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%empty_38 = wait i32 @_ssdm_op_Wait"   --->   Operation 74 'wait' 'empty_38' <Predicate = (!icmp_ln157)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (1.58ns)   --->   "%store_ln157 = store i11 %y_2, i11 %y" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:157]   --->   Operation 75 'store' 'store_ln157' <Predicate = (!icmp_ln157)> <Delay = 1.58>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%ret_ln432 = ret" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:432]   --->   Operation 76 'ret' 'ret_ln432' <Predicate = (icmp_ln157)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.46>
ST_3 : Operation 77 [2/2] (3.46ns)   --->   "%call_ln156 = call void @v_hcresampler_core_Pipeline_VITIS_LOOP_159_2, i8 %pixbuf_y_val_V_4_load, i8 %pixbuf_y_val_V_3_load, i8 %pixbuf_y_val_V_2_load, i8 %pixbuf_y_val_V_load, i11 %loopWidth, i1 %cmp56, i1 %not_icmp_ln1456, i1 %not_icmp_ln145, i16 %coefs_0_2_read, i16 %coefs_1_2_read, i16 %coefs_0_0_read, i16 %coefs_1_0_read, i16 %coefs_0_1_read, i16 %coefs_1_1_read, i16 %coefs_0_3_read, i16 %coefs_1_3_read, i1 %icmp_ln145, i1 %cmp394_not, i1 %cmp425, i3 %select_ln156, i11 %empty, i24 %srcYUV, i24 %outYUV, i8 %pixbuf_y_val_V_4, i8 %pixbuf_y_val_V_3, i8 %pixbuf_y_val_V_2, i8 %pixbuf_y_val_V_1, i8 %pixbuf_y_val_V, i8 %p_0_0_0_0_0_2465_lcssa510, i8 %p_0_0_0_0_0185_2461_lcssa507, i8 %p_0_0_0_0_0_1458_lcssa504, i8 %p_0_0_0_0_0185_1455_lcssa501, i8 %p_0_0_0_0_0451454_lcssa498, i8 %p_0_0_0_0_0449_lcssa495, i8 %p_0_0_0_0_0185445448_lcssa492, i8 %p_0_0_0_0_0185443_lcssa489, i8 %p_0_1_0_0_0441_lcssa486, i8 %p_0_1_0_0_0437_lcssa483, i8 %p_0_2_0_0_0432_lcssa477, i8 %p_0_1_0_0_0430_lcssa474, i8 %p_0_0_0_0_0193428_lcssa471, i64 %filt_res1, i64 %filt_res0" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:156]   --->   Operation 77 'call' 'call_ln156' <Predicate = true> <Delay = 3.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%specloopname_ln142 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:142]   --->   Operation 78 'specloopname' 'specloopname_ln142' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/2] (0.00ns)   --->   "%call_ln156 = call void @v_hcresampler_core_Pipeline_VITIS_LOOP_159_2, i8 %pixbuf_y_val_V_4_load, i8 %pixbuf_y_val_V_3_load, i8 %pixbuf_y_val_V_2_load, i8 %pixbuf_y_val_V_load, i11 %loopWidth, i1 %cmp56, i1 %not_icmp_ln1456, i1 %not_icmp_ln145, i16 %coefs_0_2_read, i16 %coefs_1_2_read, i16 %coefs_0_0_read, i16 %coefs_1_0_read, i16 %coefs_0_1_read, i16 %coefs_1_1_read, i16 %coefs_0_3_read, i16 %coefs_1_3_read, i1 %icmp_ln145, i1 %cmp394_not, i1 %cmp425, i3 %select_ln156, i11 %empty, i24 %srcYUV, i24 %outYUV, i8 %pixbuf_y_val_V_4, i8 %pixbuf_y_val_V_3, i8 %pixbuf_y_val_V_2, i8 %pixbuf_y_val_V_1, i8 %pixbuf_y_val_V, i8 %p_0_0_0_0_0_2465_lcssa510, i8 %p_0_0_0_0_0185_2461_lcssa507, i8 %p_0_0_0_0_0_1458_lcssa504, i8 %p_0_0_0_0_0185_1455_lcssa501, i8 %p_0_0_0_0_0451454_lcssa498, i8 %p_0_0_0_0_0449_lcssa495, i8 %p_0_0_0_0_0185445448_lcssa492, i8 %p_0_0_0_0_0185443_lcssa489, i8 %p_0_1_0_0_0441_lcssa486, i8 %p_0_1_0_0_0437_lcssa483, i8 %p_0_2_0_0_0432_lcssa477, i8 %p_0_1_0_0_0430_lcssa474, i8 %p_0_0_0_0_0193428_lcssa471, i64 %filt_res1, i64 %filt_res0" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:156]   --->   Operation 79 'call' 'call_ln156' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln157 = br void %VITIS_LOOP_159_2" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:157]   --->   Operation 80 'br' 'br_ln157' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.62ns, clock uncertainty: 1.52ns.

 <State 1>: 3.19ns
The critical path consists of the following:
	wire read operation ('input_video_format_read') on port 'input_video_format' [37]  (0 ns)
	'icmp' operation ('icmp_ln145', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:145) [55]  (1.55 ns)
	'select' operation ('select_ln156_1', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:156) [57]  (0 ns)
	'add' operation ('loopWidth', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:156) [58]  (1.64 ns)

 <State 2>: 3.47ns
The critical path consists of the following:
	'load' operation ('y', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:157) on local variable 'y' [76]  (0 ns)
	'add' operation ('y', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:157) [79]  (1.64 ns)
	'store' operation ('store_ln157', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:157) of variable 'y', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:157 on local variable 'y' [89]  (1.59 ns)
	blocking operation 0.241 ns on control path)

 <State 3>: 3.47ns
The critical path consists of the following:
	'call' operation ('call_ln156', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:156) to 'v_hcresampler_core_Pipeline_VITIS_LOOP_159_2' [88]  (3.47 ns)

 <State 4>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
