EDA Netlist Writer report for teszt1
Fri Jan 27 22:00:20 2017
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. EDA Netlist Writer Summary
  3. Simulation Settings
  4. Simulation Generated Files
  5. Board-Level Settings
  6. Board-Level Generated Files
  7. EDA Netlist Writer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------+
; EDA Netlist Writer Summary                                                   ;
+--------------------------------------+---------------------------------------+
; EDA Netlist Writer Status            ; Successful - Fri Jan 27 22:00:20 2017 ;
; Revision Name                        ; teszt1                                ;
; Top-level Entity Name                ; teszt1                                ;
; Family                               ; Cyclone II                            ;
; Simulation Files Creation            ; Successful                            ;
; Board Timing Analysis Files Creation ; Successful                            ;
+--------------------------------------+---------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Simulation Settings                                                                                                           ;
+---------------------------------------------------------------------------------------------------+---------------------------+
; Option                                                                                            ; Setting                   ;
+---------------------------------------------------------------------------------------------------+---------------------------+
; Tool Name                                                                                         ; ModelSim-Altera (Verilog) ;
; Generate netlist for functional simulation only                                                   ; Off                       ;
; Time scale                                                                                        ; 1 ps                      ;
; Truncate long hierarchy paths                                                                     ; Off                       ;
; Map illegal HDL characters                                                                        ; Off                       ;
; Flatten buses into individual nodes                                                               ; Off                       ;
; Maintain hierarchy                                                                                ; Off                       ;
; Bring out device-wide set/reset signals as ports                                                  ; Off                       ;
; Enable glitch filtering                                                                           ; Off                       ;
; Do not write top level VHDL entity                                                                ; Off                       ;
; Disable detection of setup and hold time violations in the input registers of bi-directional pins ; Off                       ;
; Architecture name in VHDL output netlist                                                          ; structure                 ;
; Generate third-party EDA tool command script for RTL functional simulation                        ; Off                       ;
; Generate third-party EDA tool command script for gate-level simulation                            ; Off                       ;
+---------------------------------------------------------------------------------------------------+---------------------------+


+-------------------------------------------------------------------------+
; Simulation Generated Files                                              ;
+-------------------------------------------------------------------------+
; Generated Files                                                         ;
+-------------------------------------------------------------------------+
; /home/hydr/work/alteraFPGA/teszt1/simulation/modelsim/teszt1.vo         ;
; /home/hydr/work/alteraFPGA/teszt1/simulation/modelsim/teszt1_fast.vo    ;
; /home/hydr/work/alteraFPGA/teszt1/simulation/modelsim/teszt1_v.sdo      ;
; /home/hydr/work/alteraFPGA/teszt1/simulation/modelsim/teszt1_v_fast.sdo ;
+-------------------------------------------------------------------------+


+----------------------------------------+
; Board-Level Settings                   ;
+------------------------------+---------+
; Option                       ; Setting ;
+------------------------------+---------+
; Board Timing Analysis Format ; STAMP   ;
+------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Board-Level Generated Files                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------------------------+
; Generated Files                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------------------+
; Board Timing Analysis                                                                                                         ;
;     /home/hydr/work/alteraFPGA/teszt1/timing/stamp//home/hydr/work/alteraFPGA/teszt1/timing/stamp//teszt1_8_board_slow.mod    ;
;     /home/hydr/work/alteraFPGA/teszt1/timing/stamp//home/hydr/work/alteraFPGA/teszt1/timing/stamp//teszt1_8_board_slow.data   ;
;     /home/hydr/work/alteraFPGA/teszt1/timing/stamp//home/hydr/work/alteraFPGA/teszt1/timing/stamp//teszt1_min_board_fast.mod  ;
;     /home/hydr/work/alteraFPGA/teszt1/timing/stamp//home/hydr/work/alteraFPGA/teszt1/timing/stamp//teszt1_min_board_fast.data ;
;     /home/hydr/work/alteraFPGA/teszt1/timing/stamp//home/hydr/work/alteraFPGA/teszt1/timing/stamp//teszt1_board.mod           ;
;     /home/hydr/work/alteraFPGA/teszt1/timing/stamp//home/hydr/work/alteraFPGA/teszt1/timing/stamp//teszt1_board.data          ;
+-------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------+
; EDA Netlist Writer Messages ;
+-----------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit EDA Netlist Writer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Jan 27 22:00:18 2017
Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off teszt1 -c teszt1
Info (204026): Generated files "teszt1.vo", "teszt1_fast.vo", "teszt1_v.sdo" and "teszt1_v_fast.sdo" in directory "/home/hydr/work/alteraFPGA/teszt1/simulation/modelsim/" for EDA simulation tool
Info (199047): Generated files "/home/hydr/work/alteraFPGA/teszt1/timing/stamp//teszt1_8_board_slow.mod" and "/home/hydr/work/alteraFPGA/teszt1/timing/stamp//teszt1_8_board_slow.data"
Info (199047): Generated files "/home/hydr/work/alteraFPGA/teszt1/timing/stamp//teszt1_min_board_fast.mod" and "/home/hydr/work/alteraFPGA/teszt1/timing/stamp//teszt1_min_board_fast.data"
Info (199047): Generated files "/home/hydr/work/alteraFPGA/teszt1/timing/stamp//teszt1_board.mod" and "/home/hydr/work/alteraFPGA/teszt1/timing/stamp//teszt1_board.data"
Warning (199064): Device family does not support board-level Boundary-Scan Description Language file generation
Info: Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 963 megabytes
    Info: Processing ended: Fri Jan 27 22:00:20 2017
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


