{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 24 21:51:34 2021 " "Info: Processing started: Wed Nov 24 21:51:34 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off datapath -c datapath --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off datapath -c datapath --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "5 " "Warning: Found combinational loop of 5 nodes" { { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|d\[7\]~49 " "Warning: Node \"exp_r_alu:U3\|d\[7\]~49\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/exp_r_alu.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|Add0~41 " "Warning: Node \"exp_r_alu:U3\|Add0~41\"" {  } { { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|d\[7\]~48 " "Warning: Node \"exp_r_alu:U3\|d\[7\]~48\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/exp_r_alu.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "sw_pc_ar:U1\|bus_reg\[7\]~22 " "Warning: Node \"sw_pc_ar:U1\|bus_reg\[7\]~22\"" {  } { { "sw_pc_ar.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "sw_pc_ar:U1\|bus_reg\[7\]~23 " "Warning: Node \"sw_pc_ar:U1\|bus_reg\[7\]~23\"" {  } { { "sw_pc_ar.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/exp_r_alu.vhd" 12 -1 0 } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } } { "sw_pc_ar.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "5 " "Warning: Found combinational loop of 5 nodes" { { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|d\[6\]~45 " "Warning: Node \"exp_r_alu:U3\|d\[6\]~45\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/exp_r_alu.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|Add0~34 " "Warning: Node \"exp_r_alu:U3\|Add0~34\"" {  } { { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|d\[6\]~44 " "Warning: Node \"exp_r_alu:U3\|d\[6\]~44\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/exp_r_alu.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "sw_pc_ar:U1\|bus_reg\[6\]~18 " "Warning: Node \"sw_pc_ar:U1\|bus_reg\[6\]~18\"" {  } { { "sw_pc_ar.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "sw_pc_ar:U1\|bus_reg\[6\]~19 " "Warning: Node \"sw_pc_ar:U1\|bus_reg\[6\]~19\"" {  } { { "sw_pc_ar.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/exp_r_alu.vhd" 12 -1 0 } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } } { "sw_pc_ar.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "6 " "Warning: Found combinational loop of 6 nodes" { { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|d\[5\]~41 " "Warning: Node \"exp_r_alu:U3\|d\[5\]~41\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/exp_r_alu.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|Add0~26 " "Warning: Node \"exp_r_alu:U3\|Add0~26\"" {  } { { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|Add0~27 " "Warning: Node \"exp_r_alu:U3\|Add0~27\"" {  } { { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|d\[5\]~40 " "Warning: Node \"exp_r_alu:U3\|d\[5\]~40\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/exp_r_alu.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "sw_pc_ar:U1\|bus_reg\[5\]~14 " "Warning: Node \"sw_pc_ar:U1\|bus_reg\[5\]~14\"" {  } { { "sw_pc_ar.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "sw_pc_ar:U1\|bus_reg\[5\]~15 " "Warning: Node \"sw_pc_ar:U1\|bus_reg\[5\]~15\"" {  } { { "sw_pc_ar.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/exp_r_alu.vhd" 12 -1 0 } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } } { "sw_pc_ar.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "6 " "Warning: Found combinational loop of 6 nodes" { { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|d\[4\]~37 " "Warning: Node \"exp_r_alu:U3\|d\[4\]~37\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/exp_r_alu.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|Add0~19 " "Warning: Node \"exp_r_alu:U3\|Add0~19\"" {  } { { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|Add0~20 " "Warning: Node \"exp_r_alu:U3\|Add0~20\"" {  } { { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|d\[4\]~35 " "Warning: Node \"exp_r_alu:U3\|d\[4\]~35\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/exp_r_alu.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "sw_pc_ar:U1\|bus_reg\[4\]~8 " "Warning: Node \"sw_pc_ar:U1\|bus_reg\[4\]~8\"" {  } { { "sw_pc_ar.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "sw_pc_ar:U1\|bus_reg\[4\]~9 " "Warning: Node \"sw_pc_ar:U1\|bus_reg\[4\]~9\"" {  } { { "sw_pc_ar.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/exp_r_alu.vhd" 12 -1 0 } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } } { "sw_pc_ar.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "6 " "Warning: Found combinational loop of 6 nodes" { { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|d\[3\]~51 " "Warning: Node \"exp_r_alu:U3\|d\[3\]~51\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/exp_r_alu.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|Add0~42 " "Warning: Node \"exp_r_alu:U3\|Add0~42\"" {  } { { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|Add0~43 " "Warning: Node \"exp_r_alu:U3\|Add0~43\"" {  } { { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|d\[3\]~50 " "Warning: Node \"exp_r_alu:U3\|d\[3\]~50\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/exp_r_alu.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "sw_pc_ar:U1\|bus_reg\[3\]~20 " "Warning: Node \"sw_pc_ar:U1\|bus_reg\[3\]~20\"" {  } { { "sw_pc_ar.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "sw_pc_ar:U1\|bus_reg\[3\]~21 " "Warning: Node \"sw_pc_ar:U1\|bus_reg\[3\]~21\"" {  } { { "sw_pc_ar.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/exp_r_alu.vhd" 12 -1 0 } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } } { "sw_pc_ar.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "6 " "Warning: Found combinational loop of 6 nodes" { { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|d\[2\]~47 " "Warning: Node \"exp_r_alu:U3\|d\[2\]~47\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/exp_r_alu.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|Add0~35 " "Warning: Node \"exp_r_alu:U3\|Add0~35\"" {  } { { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|Add0~36 " "Warning: Node \"exp_r_alu:U3\|Add0~36\"" {  } { { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|d\[2\]~46 " "Warning: Node \"exp_r_alu:U3\|d\[2\]~46\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/exp_r_alu.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "sw_pc_ar:U1\|bus_reg\[2\]~16 " "Warning: Node \"sw_pc_ar:U1\|bus_reg\[2\]~16\"" {  } { { "sw_pc_ar.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "sw_pc_ar:U1\|bus_reg\[2\]~17 " "Warning: Node \"sw_pc_ar:U1\|bus_reg\[2\]~17\"" {  } { { "sw_pc_ar.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/exp_r_alu.vhd" 12 -1 0 } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } } { "sw_pc_ar.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "6 " "Warning: Found combinational loop of 6 nodes" { { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|d\[1\]~43 " "Warning: Node \"exp_r_alu:U3\|d\[1\]~43\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/exp_r_alu.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|Add0~28 " "Warning: Node \"exp_r_alu:U3\|Add0~28\"" {  } { { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|Add0~29 " "Warning: Node \"exp_r_alu:U3\|Add0~29\"" {  } { { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|d\[1\]~42 " "Warning: Node \"exp_r_alu:U3\|d\[1\]~42\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/exp_r_alu.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "sw_pc_ar:U1\|bus_reg\[1\]~12 " "Warning: Node \"sw_pc_ar:U1\|bus_reg\[1\]~12\"" {  } { { "sw_pc_ar.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "sw_pc_ar:U1\|bus_reg\[1\]~13 " "Warning: Node \"sw_pc_ar:U1\|bus_reg\[1\]~13\"" {  } { { "sw_pc_ar.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/exp_r_alu.vhd" 12 -1 0 } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } } { "sw_pc_ar.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "6 " "Warning: Found combinational loop of 6 nodes" { { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|Add0~22 " "Warning: Node \"exp_r_alu:U3\|Add0~22\"" {  } { { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|d\[0\]~38 " "Warning: Node \"exp_r_alu:U3\|d\[0\]~38\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/exp_r_alu.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|d\[0\]~39 " "Warning: Node \"exp_r_alu:U3\|d\[0\]~39\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/exp_r_alu.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "sw_pc_ar:U1\|bus_reg\[0\]~10 " "Warning: Node \"sw_pc_ar:U1\|bus_reg\[0\]~10\"" {  } { { "sw_pc_ar.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "sw_pc_ar:U1\|bus_reg\[0\]~11 " "Warning: Node \"sw_pc_ar:U1\|bus_reg\[0\]~11\"" {  } { { "sw_pc_ar.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|Add0~21 " "Warning: Node \"exp_r_alu:U3\|Add0~21\"" {  } { { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } } { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/exp_r_alu.vhd" 12 -1 0 } } { "sw_pc_ar.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "datapath.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/datapath.vhd" 11 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "fsm:U0\|clk_fresh " "Info: Detected ripple clock \"fsm:U0\|clk_fresh\" as buffer" {  } { { "fsm.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/fsm.vhd" 58 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "fsm:U0\|clk_fresh" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fsm:U0\|ctick " "Info: Detected ripple clock \"fsm:U0\|ctick\" as buffer" {  } { { "fsm.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/fsm.vhd" 30 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "fsm:U0\|ctick" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fsm:U0\|clk_state " "Info: Detected ripple clock \"fsm:U0\|clk_state\" as buffer" {  } { { "fsm.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/fsm.vhd" 23 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "fsm:U0\|clk_state" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register fsm:U0\|mcode\[18\] register sw_pc_ar:U1\|pc\[7\] 38.63 MHz 25.884 ns Internal " "Info: Clock \"clk\" has Internal fmax of 38.63 MHz between source register \"fsm:U0\|mcode\[18\]\" and destination register \"sw_pc_ar:U1\|pc\[7\]\" (period= 25.884 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.177 ns + Longest register register " "Info: + Longest register to register delay is 12.177 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns fsm:U0\|mcode\[18\] 1 REG LCFF_X19_Y6_N21 37 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y6_N21; Fanout = 37; REG Node = 'fsm:U0\|mcode\[18\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { fsm:U0|mcode[18] } "NODE_NAME" } } { "fsm.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/fsm.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.235 ns) + CELL(0.206 ns) 1.441 ns exp_r_alu:U3\|Add0~2 2 COMB LCCOMB_X18_Y4_N24 2 " "Info: 2: + IC(1.235 ns) + CELL(0.206 ns) = 1.441 ns; Loc. = LCCOMB_X18_Y4_N24; Fanout = 2; COMB Node = 'exp_r_alu:U3\|Add0~2'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.441 ns" { fsm:U0|mcode[18] exp_r_alu:U3|Add0~2 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.081 ns) + CELL(0.596 ns) 3.118 ns exp_r_alu:U3\|Add0~18 3 COMB LCCOMB_X19_Y6_N10 2 " "Info: 3: + IC(1.081 ns) + CELL(0.596 ns) = 3.118 ns; Loc. = LCCOMB_X19_Y6_N10; Fanout = 2; COMB Node = 'exp_r_alu:U3\|Add0~18'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.677 ns" { exp_r_alu:U3|Add0~2 exp_r_alu:U3|Add0~18 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.204 ns exp_r_alu:U3\|Add0~25 4 COMB LCCOMB_X19_Y6_N12 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 3.204 ns; Loc. = LCCOMB_X19_Y6_N12; Fanout = 2; COMB Node = 'exp_r_alu:U3\|Add0~25'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { exp_r_alu:U3|Add0~18 exp_r_alu:U3|Add0~25 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 3.394 ns exp_r_alu:U3\|Add0~32 5 COMB LCCOMB_X19_Y6_N14 1 " "Info: 5: + IC(0.000 ns) + CELL(0.190 ns) = 3.394 ns; Loc. = LCCOMB_X19_Y6_N14; Fanout = 1; COMB Node = 'exp_r_alu:U3\|Add0~32'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { exp_r_alu:U3|Add0~25 exp_r_alu:U3|Add0~32 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 3.900 ns exp_r_alu:U3\|Add0~38 6 COMB LCCOMB_X19_Y6_N16 4 " "Info: 6: + IC(0.000 ns) + CELL(0.506 ns) = 3.900 ns; Loc. = LCCOMB_X19_Y6_N16; Fanout = 4; COMB Node = 'exp_r_alu:U3\|Add0~38'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { exp_r_alu:U3|Add0~32 exp_r_alu:U3|Add0~38 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(6.753 ns) 10.653 ns sw_pc_ar:U1\|bus_reg\[7\]~23 7 COMB LOOP LCCOMB_X20_Y4_N2 3 " "Info: 7: + IC(0.000 ns) + CELL(6.753 ns) = 10.653 ns; Loc. = LCCOMB_X20_Y4_N2; Fanout = 3; COMB LOOP Node = 'sw_pc_ar:U1\|bus_reg\[7\]~23'" { { "Info" "ITDB_PART_OF_SCC" "exp_r_alu:U3\|d\[7\]~48 LCCOMB_X19_Y4_N18 " "Info: Loc. = LCCOMB_X19_Y4_N18; Node \"exp_r_alu:U3\|d\[7\]~48\"" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|d[7]~48 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "exp_r_alu:U3\|Add0~41 LCCOMB_X18_Y4_N4 " "Info: Loc. = LCCOMB_X18_Y4_N4; Node \"exp_r_alu:U3\|Add0~41\"" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|Add0~41 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "exp_r_alu:U3\|d\[7\]~49 LCCOMB_X19_Y5_N16 " "Info: Loc. = LCCOMB_X19_Y5_N16; Node \"exp_r_alu:U3\|d\[7\]~49\"" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|d[7]~49 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "sw_pc_ar:U1\|bus_reg\[7\]~23 LCCOMB_X20_Y4_N2 " "Info: Loc. = LCCOMB_X20_Y4_N2; Node \"sw_pc_ar:U1\|bus_reg\[7\]~23\"" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw_pc_ar:U1|bus_reg[7]~23 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "sw_pc_ar:U1\|bus_reg\[7\]~22 LCCOMB_X21_Y4_N26 " "Info: Loc. = LCCOMB_X21_Y4_N26; Node \"sw_pc_ar:U1\|bus_reg\[7\]~22\"" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw_pc_ar:U1|bus_reg[7]~22 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|d[7]~48 } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/exp_r_alu.vhd" 12 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|Add0~41 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|d[7]~49 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw_pc_ar:U1|bus_reg[7]~23 } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/sw_pc_ar.vhd" 12 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw_pc_ar:U1|bus_reg[7]~22 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.753 ns" { exp_r_alu:U3|Add0~38 sw_pc_ar:U1|bus_reg[7]~23 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.064 ns) + CELL(0.460 ns) 12.177 ns sw_pc_ar:U1\|pc\[7\] 8 REG LCFF_X21_Y4_N19 5 " "Info: 8: + IC(1.064 ns) + CELL(0.460 ns) = 12.177 ns; Loc. = LCFF_X21_Y4_N19; Fanout = 5; REG Node = 'sw_pc_ar:U1\|pc\[7\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.524 ns" { sw_pc_ar:U1|bus_reg[7]~23 sw_pc_ar:U1|pc[7] } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.797 ns ( 72.24 % ) " "Info: Total cell delay = 8.797 ns ( 72.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.380 ns ( 27.76 % ) " "Info: Total interconnect delay = 3.380 ns ( 27.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.177 ns" { fsm:U0|mcode[18] exp_r_alu:U3|Add0~2 exp_r_alu:U3|Add0~18 exp_r_alu:U3|Add0~25 exp_r_alu:U3|Add0~32 exp_r_alu:U3|Add0~38 sw_pc_ar:U1|bus_reg[7]~23 sw_pc_ar:U1|pc[7] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "12.177 ns" { fsm:U0|mcode[18] {} exp_r_alu:U3|Add0~2 {} exp_r_alu:U3|Add0~18 {} exp_r_alu:U3|Add0~25 {} exp_r_alu:U3|Add0~32 {} exp_r_alu:U3|Add0~38 {} sw_pc_ar:U1|bus_reg[7]~23 {} sw_pc_ar:U1|pc[7] {} } { 0.000ns 1.235ns 1.081ns 0.000ns 0.000ns 0.000ns 0.000ns 1.064ns } { 0.000ns 0.206ns 0.596ns 0.086ns 0.190ns 0.506ns 6.753ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.501 ns - Smallest " "Info: - Smallest clock skew is -0.501 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.798 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 7.798 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_21 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_21; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "datapath.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/datapath.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.499 ns) + CELL(0.970 ns) 3.569 ns fsm:U0\|ctick 2 REG LCFF_X22_Y6_N15 3 " "Info: 2: + IC(1.499 ns) + CELL(0.970 ns) = 3.569 ns; Loc. = LCFF_X22_Y6_N15; Fanout = 3; REG Node = 'fsm:U0\|ctick'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.469 ns" { clk fsm:U0|ctick } "NODE_NAME" } } { "fsm.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/fsm.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.720 ns) + CELL(0.000 ns) 6.289 ns fsm:U0\|ctick~clkctrl 3 COMB CLKCTRL_G6 65 " "Info: 3: + IC(2.720 ns) + CELL(0.000 ns) = 6.289 ns; Loc. = CLKCTRL_G6; Fanout = 65; COMB Node = 'fsm:U0\|ctick~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.720 ns" { fsm:U0|ctick fsm:U0|ctick~clkctrl } "NODE_NAME" } } { "fsm.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/fsm.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.843 ns) + CELL(0.666 ns) 7.798 ns sw_pc_ar:U1\|pc\[7\] 4 REG LCFF_X21_Y4_N19 5 " "Info: 4: + IC(0.843 ns) + CELL(0.666 ns) = 7.798 ns; Loc. = LCFF_X21_Y4_N19; Fanout = 5; REG Node = 'sw_pc_ar:U1\|pc\[7\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.509 ns" { fsm:U0|ctick~clkctrl sw_pc_ar:U1|pc[7] } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 35.09 % ) " "Info: Total cell delay = 2.736 ns ( 35.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.062 ns ( 64.91 % ) " "Info: Total interconnect delay = 5.062 ns ( 64.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.798 ns" { clk fsm:U0|ctick fsm:U0|ctick~clkctrl sw_pc_ar:U1|pc[7] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.798 ns" { clk {} clk~combout {} fsm:U0|ctick {} fsm:U0|ctick~clkctrl {} sw_pc_ar:U1|pc[7] {} } { 0.000ns 0.000ns 1.499ns 2.720ns 0.843ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 8.299 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 8.299 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_21 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_21; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "datapath.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/datapath.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.499 ns) + CELL(0.970 ns) 3.569 ns fsm:U0\|ctick 2 REG LCFF_X22_Y6_N15 3 " "Info: 2: + IC(1.499 ns) + CELL(0.970 ns) = 3.569 ns; Loc. = LCFF_X22_Y6_N15; Fanout = 3; REG Node = 'fsm:U0\|ctick'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.469 ns" { clk fsm:U0|ctick } "NODE_NAME" } } { "fsm.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/fsm.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.399 ns) + CELL(0.970 ns) 4.938 ns fsm:U0\|clk_state 3 REG LCFF_X22_Y6_N5 2 " "Info: 3: + IC(0.399 ns) + CELL(0.970 ns) = 4.938 ns; Loc. = LCFF_X22_Y6_N5; Fanout = 2; REG Node = 'fsm:U0\|clk_state'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.369 ns" { fsm:U0|ctick fsm:U0|clk_state } "NODE_NAME" } } { "fsm.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/fsm.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.872 ns) + CELL(0.000 ns) 6.810 ns fsm:U0\|clk_state~clkctrl 4 COMB CLKCTRL_G4 13 " "Info: 4: + IC(1.872 ns) + CELL(0.000 ns) = 6.810 ns; Loc. = CLKCTRL_G4; Fanout = 13; COMB Node = 'fsm:U0\|clk_state~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.872 ns" { fsm:U0|clk_state fsm:U0|clk_state~clkctrl } "NODE_NAME" } } { "fsm.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/fsm.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.823 ns) + CELL(0.666 ns) 8.299 ns fsm:U0\|mcode\[18\] 5 REG LCFF_X19_Y6_N21 37 " "Info: 5: + IC(0.823 ns) + CELL(0.666 ns) = 8.299 ns; Loc. = LCFF_X19_Y6_N21; Fanout = 37; REG Node = 'fsm:U0\|mcode\[18\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.489 ns" { fsm:U0|clk_state~clkctrl fsm:U0|mcode[18] } "NODE_NAME" } } { "fsm.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/fsm.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.706 ns ( 44.66 % ) " "Info: Total cell delay = 3.706 ns ( 44.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.593 ns ( 55.34 % ) " "Info: Total interconnect delay = 4.593 ns ( 55.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.299 ns" { clk fsm:U0|ctick fsm:U0|clk_state fsm:U0|clk_state~clkctrl fsm:U0|mcode[18] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "8.299 ns" { clk {} clk~combout {} fsm:U0|ctick {} fsm:U0|clk_state {} fsm:U0|clk_state~clkctrl {} fsm:U0|mcode[18] {} } { 0.000ns 0.000ns 1.499ns 0.399ns 1.872ns 0.823ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.798 ns" { clk fsm:U0|ctick fsm:U0|ctick~clkctrl sw_pc_ar:U1|pc[7] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.798 ns" { clk {} clk~combout {} fsm:U0|ctick {} fsm:U0|ctick~clkctrl {} sw_pc_ar:U1|pc[7] {} } { 0.000ns 0.000ns 1.499ns 2.720ns 0.843ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.299 ns" { clk fsm:U0|ctick fsm:U0|clk_state fsm:U0|clk_state~clkctrl fsm:U0|mcode[18] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "8.299 ns" { clk {} clk~combout {} fsm:U0|ctick {} fsm:U0|clk_state {} fsm:U0|clk_state~clkctrl {} fsm:U0|mcode[18] {} } { 0.000ns 0.000ns 1.499ns 0.399ns 1.872ns 0.823ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "fsm.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/fsm.vhd" 76 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "sw_pc_ar.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "fsm.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/fsm.vhd" 76 -1 0 } } { "sw_pc_ar.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.177 ns" { fsm:U0|mcode[18] exp_r_alu:U3|Add0~2 exp_r_alu:U3|Add0~18 exp_r_alu:U3|Add0~25 exp_r_alu:U3|Add0~32 exp_r_alu:U3|Add0~38 sw_pc_ar:U1|bus_reg[7]~23 sw_pc_ar:U1|pc[7] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "12.177 ns" { fsm:U0|mcode[18] {} exp_r_alu:U3|Add0~2 {} exp_r_alu:U3|Add0~18 {} exp_r_alu:U3|Add0~25 {} exp_r_alu:U3|Add0~32 {} exp_r_alu:U3|Add0~38 {} sw_pc_ar:U1|bus_reg[7]~23 {} sw_pc_ar:U1|pc[7] {} } { 0.000ns 1.235ns 1.081ns 0.000ns 0.000ns 0.000ns 0.000ns 1.064ns } { 0.000ns 0.206ns 0.596ns 0.086ns 0.190ns 0.506ns 6.753ns 0.460ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.798 ns" { clk fsm:U0|ctick fsm:U0|ctick~clkctrl sw_pc_ar:U1|pc[7] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.798 ns" { clk {} clk~combout {} fsm:U0|ctick {} fsm:U0|ctick~clkctrl {} sw_pc_ar:U1|pc[7] {} } { 0.000ns 0.000ns 1.499ns 2.720ns 0.843ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.299 ns" { clk fsm:U0|ctick fsm:U0|clk_state fsm:U0|clk_state~clkctrl fsm:U0|mcode[18] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "8.299 ns" { clk {} clk~combout {} fsm:U0|ctick {} fsm:U0|clk_state {} fsm:U0|clk_state~clkctrl {} fsm:U0|mcode[18] {} } { 0.000ns 0.000ns 1.499ns 0.399ns 1.872ns 0.823ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "exp_r_alu:U3\|dr2\[4\] k\[4\] clk 7.538 ns register " "Info: tsu for register \"exp_r_alu:U3\|dr2\[4\]\" (data pin = \"k\[4\]\", clock pin = \"clk\") is 7.538 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.372 ns + Longest pin register " "Info: + Longest pin to register delay is 15.372 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns k\[4\] 1 PIN PIN_55 5 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_55; Fanout = 5; PIN Node = 'k\[4\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { k[4] } "NODE_NAME" } } { "datapath.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/datapath.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(12.116 ns) 13.040 ns exp_r_alu:U3\|Add0~20 2 COMB LOOP LCCOMB_X18_Y4_N18 3 " "Info: 2: + IC(0.000 ns) + CELL(12.116 ns) = 13.040 ns; Loc. = LCCOMB_X18_Y4_N18; Fanout = 3; COMB LOOP Node = 'exp_r_alu:U3\|Add0~20'" { { "Info" "ITDB_PART_OF_SCC" "exp_r_alu:U3\|d\[4\]~37 LCCOMB_X19_Y4_N10 " "Info: Loc. = LCCOMB_X19_Y4_N10; Node \"exp_r_alu:U3\|d\[4\]~37\"" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|d[4]~37 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "sw_pc_ar:U1\|bus_reg\[4\]~9 LCCOMB_X20_Y4_N18 " "Info: Loc. = LCCOMB_X20_Y4_N18; Node \"sw_pc_ar:U1\|bus_reg\[4\]~9\"" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw_pc_ar:U1|bus_reg[4]~9 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "sw_pc_ar:U1\|bus_reg\[4\]~8 LCCOMB_X21_Y4_N24 " "Info: Loc. = LCCOMB_X21_Y4_N24; Node \"sw_pc_ar:U1\|bus_reg\[4\]~8\"" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw_pc_ar:U1|bus_reg[4]~8 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "exp_r_alu:U3\|Add0~19 LCCOMB_X19_Y6_N28 " "Info: Loc. = LCCOMB_X19_Y6_N28; Node \"exp_r_alu:U3\|Add0~19\"" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|Add0~19 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "exp_r_alu:U3\|d\[4\]~35 LCCOMB_X19_Y4_N20 " "Info: Loc. = LCCOMB_X19_Y4_N20; Node \"exp_r_alu:U3\|d\[4\]~35\"" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|d[4]~35 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "exp_r_alu:U3\|Add0~20 LCCOMB_X18_Y4_N18 " "Info: Loc. = LCCOMB_X18_Y4_N18; Node \"exp_r_alu:U3\|Add0~20\"" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|Add0~20 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|d[4]~37 } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/exp_r_alu.vhd" 12 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw_pc_ar:U1|bus_reg[4]~9 } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/sw_pc_ar.vhd" 12 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw_pc_ar:U1|bus_reg[4]~8 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|Add0~19 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|d[4]~35 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|Add0~20 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.116 ns" { k[4] exp_r_alu:U3|Add0~20 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.872 ns) + CELL(0.460 ns) 15.372 ns exp_r_alu:U3\|dr2\[4\] 3 REG LCFF_X18_Y4_N25 1 " "Info: 3: + IC(1.872 ns) + CELL(0.460 ns) = 15.372 ns; Loc. = LCFF_X18_Y4_N25; Fanout = 1; REG Node = 'exp_r_alu:U3\|dr2\[4\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.332 ns" { exp_r_alu:U3|Add0~20 exp_r_alu:U3|dr2[4] } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "13.500 ns ( 87.82 % ) " "Info: Total cell delay = 13.500 ns ( 87.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.872 ns ( 12.18 % ) " "Info: Total interconnect delay = 1.872 ns ( 12.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "15.372 ns" { k[4] exp_r_alu:U3|Add0~20 exp_r_alu:U3|dr2[4] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "15.372 ns" { k[4] {} k[4]~combout {} exp_r_alu:U3|Add0~20 {} exp_r_alu:U3|dr2[4] {} } { 0.000ns 0.000ns 0.000ns 1.872ns } { 0.000ns 0.924ns 12.116ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.794 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 7.794 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_21 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_21; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "datapath.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/datapath.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.499 ns) + CELL(0.970 ns) 3.569 ns fsm:U0\|ctick 2 REG LCFF_X22_Y6_N15 3 " "Info: 2: + IC(1.499 ns) + CELL(0.970 ns) = 3.569 ns; Loc. = LCFF_X22_Y6_N15; Fanout = 3; REG Node = 'fsm:U0\|ctick'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.469 ns" { clk fsm:U0|ctick } "NODE_NAME" } } { "fsm.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/fsm.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.720 ns) + CELL(0.000 ns) 6.289 ns fsm:U0\|ctick~clkctrl 3 COMB CLKCTRL_G6 65 " "Info: 3: + IC(2.720 ns) + CELL(0.000 ns) = 6.289 ns; Loc. = CLKCTRL_G6; Fanout = 65; COMB Node = 'fsm:U0\|ctick~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.720 ns" { fsm:U0|ctick fsm:U0|ctick~clkctrl } "NODE_NAME" } } { "fsm.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/fsm.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.839 ns) + CELL(0.666 ns) 7.794 ns exp_r_alu:U3\|dr2\[4\] 4 REG LCFF_X18_Y4_N25 1 " "Info: 4: + IC(0.839 ns) + CELL(0.666 ns) = 7.794 ns; Loc. = LCFF_X18_Y4_N25; Fanout = 1; REG Node = 'exp_r_alu:U3\|dr2\[4\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.505 ns" { fsm:U0|ctick~clkctrl exp_r_alu:U3|dr2[4] } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 35.10 % ) " "Info: Total cell delay = 2.736 ns ( 35.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.058 ns ( 64.90 % ) " "Info: Total interconnect delay = 5.058 ns ( 64.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.794 ns" { clk fsm:U0|ctick fsm:U0|ctick~clkctrl exp_r_alu:U3|dr2[4] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.794 ns" { clk {} clk~combout {} fsm:U0|ctick {} fsm:U0|ctick~clkctrl {} exp_r_alu:U3|dr2[4] {} } { 0.000ns 0.000ns 1.499ns 2.720ns 0.839ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "15.372 ns" { k[4] exp_r_alu:U3|Add0~20 exp_r_alu:U3|dr2[4] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "15.372 ns" { k[4] {} k[4]~combout {} exp_r_alu:U3|Add0~20 {} exp_r_alu:U3|dr2[4] {} } { 0.000ns 0.000ns 0.000ns 1.872ns } { 0.000ns 0.924ns 12.116ns 0.460ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.794 ns" { clk fsm:U0|ctick fsm:U0|ctick~clkctrl exp_r_alu:U3|dr2[4] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.794 ns" { clk {} clk~combout {} fsm:U0|ctick {} fsm:U0|ctick~clkctrl {} exp_r_alu:U3|dr2[4] {} } { 0.000ns 0.000ns 1.499ns 2.720ns 0.839ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk seg\[1\] exp_r_alu:U3\|dr2\[2\] 31.200 ns register " "Info: tco from clock \"clk\" to destination pin \"seg\[1\]\" through register \"exp_r_alu:U3\|dr2\[2\]\" is 31.200 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.794 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 7.794 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_21 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_21; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "datapath.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/datapath.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.499 ns) + CELL(0.970 ns) 3.569 ns fsm:U0\|ctick 2 REG LCFF_X22_Y6_N15 3 " "Info: 2: + IC(1.499 ns) + CELL(0.970 ns) = 3.569 ns; Loc. = LCFF_X22_Y6_N15; Fanout = 3; REG Node = 'fsm:U0\|ctick'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.469 ns" { clk fsm:U0|ctick } "NODE_NAME" } } { "fsm.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/fsm.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.720 ns) + CELL(0.000 ns) 6.289 ns fsm:U0\|ctick~clkctrl 3 COMB CLKCTRL_G6 65 " "Info: 3: + IC(2.720 ns) + CELL(0.000 ns) = 6.289 ns; Loc. = CLKCTRL_G6; Fanout = 65; COMB Node = 'fsm:U0\|ctick~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.720 ns" { fsm:U0|ctick fsm:U0|ctick~clkctrl } "NODE_NAME" } } { "fsm.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/fsm.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.839 ns) + CELL(0.666 ns) 7.794 ns exp_r_alu:U3\|dr2\[2\] 4 REG LCFF_X18_Y4_N15 1 " "Info: 4: + IC(0.839 ns) + CELL(0.666 ns) = 7.794 ns; Loc. = LCFF_X18_Y4_N15; Fanout = 1; REG Node = 'exp_r_alu:U3\|dr2\[2\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.505 ns" { fsm:U0|ctick~clkctrl exp_r_alu:U3|dr2[2] } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 35.10 % ) " "Info: Total cell delay = 2.736 ns ( 35.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.058 ns ( 64.90 % ) " "Info: Total interconnect delay = 5.058 ns ( 64.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.794 ns" { clk fsm:U0|ctick fsm:U0|ctick~clkctrl exp_r_alu:U3|dr2[2] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.794 ns" { clk {} clk~combout {} fsm:U0|ctick {} fsm:U0|ctick~clkctrl {} exp_r_alu:U3|dr2[2] {} } { 0.000ns 0.000ns 1.499ns 2.720ns 0.839ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "23.102 ns + Longest register pin " "Info: + Longest register to pin delay is 23.102 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns exp_r_alu:U3\|dr2\[2\] 1 REG LCFF_X18_Y4_N15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y4_N15; Fanout = 1; REG Node = 'exp_r_alu:U3\|dr2\[2\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|dr2[2] } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.531 ns) + CELL(0.206 ns) 1.737 ns exp_r_alu:U3\|Add0~4 2 COMB LCCOMB_X19_Y6_N22 2 " "Info: 2: + IC(1.531 ns) + CELL(0.206 ns) = 1.737 ns; Loc. = LCCOMB_X19_Y6_N22; Fanout = 2; COMB Node = 'exp_r_alu:U3\|Add0~4'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.737 ns" { exp_r_alu:U3|dr2[2] exp_r_alu:U3|Add0~4 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.596 ns) 2.701 ns exp_r_alu:U3\|Add0~14 3 COMB LCCOMB_X19_Y6_N6 2 " "Info: 3: + IC(0.368 ns) + CELL(0.596 ns) = 2.701 ns; Loc. = LCCOMB_X19_Y6_N6; Fanout = 2; COMB Node = 'exp_r_alu:U3\|Add0~14'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.964 ns" { exp_r_alu:U3|Add0~4 exp_r_alu:U3|Add0~14 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 3.207 ns exp_r_alu:U3\|Add0~15 4 COMB LCCOMB_X19_Y6_N8 4 " "Info: 4: + IC(0.000 ns) + CELL(0.506 ns) = 3.207 ns; Loc. = LCCOMB_X19_Y6_N8; Fanout = 4; COMB Node = 'exp_r_alu:U3\|Add0~15'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { exp_r_alu:U3|Add0~14 exp_r_alu:U3|Add0~15 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(5.507 ns) 8.714 ns exp_r_alu:U3\|d\[3\]~51 5 COMB LOOP LCCOMB_X19_Y4_N6 4 " "Info: 5: + IC(0.000 ns) + CELL(5.507 ns) = 8.714 ns; Loc. = LCCOMB_X19_Y4_N6; Fanout = 4; COMB LOOP Node = 'exp_r_alu:U3\|d\[3\]~51'" { { "Info" "ITDB_PART_OF_SCC" "exp_r_alu:U3\|d\[3\]~50 LCCOMB_X19_Y4_N4 " "Info: Loc. = LCCOMB_X19_Y4_N4; Node \"exp_r_alu:U3\|d\[3\]~50\"" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|d[3]~50 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "exp_r_alu:U3\|Add0~43 LCCOMB_X18_Y4_N20 " "Info: Loc. = LCCOMB_X18_Y4_N20; Node \"exp_r_alu:U3\|Add0~43\"" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|Add0~43 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "exp_r_alu:U3\|d\[3\]~51 LCCOMB_X19_Y4_N6 " "Info: Loc. = LCCOMB_X19_Y4_N6; Node \"exp_r_alu:U3\|d\[3\]~51\"" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|d[3]~51 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "sw_pc_ar:U1\|bus_reg\[3\]~21 LCCOMB_X20_Y4_N16 " "Info: Loc. = LCCOMB_X20_Y4_N16; Node \"sw_pc_ar:U1\|bus_reg\[3\]~21\"" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw_pc_ar:U1|bus_reg[3]~21 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "sw_pc_ar:U1\|bus_reg\[3\]~20 LCCOMB_X21_Y4_N0 " "Info: Loc. = LCCOMB_X21_Y4_N0; Node \"sw_pc_ar:U1\|bus_reg\[3\]~20\"" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw_pc_ar:U1|bus_reg[3]~20 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "exp_r_alu:U3\|Add0~42 LCCOMB_X18_Y7_N8 " "Info: Loc. = LCCOMB_X18_Y7_N8; Node \"exp_r_alu:U3\|Add0~42\"" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|Add0~42 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|d[3]~50 } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/exp_r_alu.vhd" 12 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|Add0~43 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|d[3]~51 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw_pc_ar:U1|bus_reg[3]~21 } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/sw_pc_ar.vhd" 12 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw_pc_ar:U1|bus_reg[3]~20 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|Add0~42 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.507 ns" { exp_r_alu:U3|Add0~15 exp_r_alu:U3|d[3]~51 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.347 ns) + CELL(0.651 ns) 11.712 ns display:U4\|Mux15~0 6 COMB LCCOMB_X18_Y11_N24 1 " "Info: 6: + IC(2.347 ns) + CELL(0.651 ns) = 11.712 ns; Loc. = LCCOMB_X18_Y11_N24; Fanout = 1; COMB Node = 'display:U4\|Mux15~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.998 ns" { exp_r_alu:U3|d[3]~51 display:U4|Mux15~0 } "NODE_NAME" } } { "display.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/display.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.428 ns) + CELL(0.624 ns) 13.764 ns display:U4\|Mux15~1 7 COMB LCCOMB_X21_Y8_N16 1 " "Info: 7: + IC(1.428 ns) + CELL(0.624 ns) = 13.764 ns; Loc. = LCCOMB_X21_Y8_N16; Fanout = 1; COMB Node = 'display:U4\|Mux15~1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.052 ns" { display:U4|Mux15~0 display:U4|Mux15~1 } "NODE_NAME" } } { "display.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/display.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.084 ns) + CELL(0.206 ns) 15.054 ns display:U4\|Mux15~2 8 COMB LCCOMB_X22_Y5_N8 7 " "Info: 8: + IC(1.084 ns) + CELL(0.206 ns) = 15.054 ns; Loc. = LCCOMB_X22_Y5_N8; Fanout = 7; COMB Node = 'display:U4\|Mux15~2'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.290 ns" { display:U4|Mux15~1 display:U4|Mux15~2 } "NODE_NAME" } } { "display.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/display.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.052 ns) + CELL(0.206 ns) 18.312 ns display:U4\|Mux14~0 9 COMB LCCOMB_X8_Y13_N16 1 " "Info: 9: + IC(3.052 ns) + CELL(0.206 ns) = 18.312 ns; Loc. = LCCOMB_X8_Y13_N16; Fanout = 1; COMB Node = 'display:U4\|Mux14~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.258 ns" { display:U4|Mux15~2 display:U4|Mux14~0 } "NODE_NAME" } } { "display.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/display.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.554 ns) + CELL(3.236 ns) 23.102 ns seg\[1\] 10 PIN PIN_141 0 " "Info: 10: + IC(1.554 ns) + CELL(3.236 ns) = 23.102 ns; Loc. = PIN_141; Fanout = 0; PIN Node = 'seg\[1\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.790 ns" { display:U4|Mux14~0 seg[1] } "NODE_NAME" } } { "datapath.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/datapath.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "11.738 ns ( 50.81 % ) " "Info: Total cell delay = 11.738 ns ( 50.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.364 ns ( 49.19 % ) " "Info: Total interconnect delay = 11.364 ns ( 49.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "23.102 ns" { exp_r_alu:U3|dr2[2] exp_r_alu:U3|Add0~4 exp_r_alu:U3|Add0~14 exp_r_alu:U3|Add0~15 exp_r_alu:U3|d[3]~51 display:U4|Mux15~0 display:U4|Mux15~1 display:U4|Mux15~2 display:U4|Mux14~0 seg[1] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "23.102 ns" { exp_r_alu:U3|dr2[2] {} exp_r_alu:U3|Add0~4 {} exp_r_alu:U3|Add0~14 {} exp_r_alu:U3|Add0~15 {} exp_r_alu:U3|d[3]~51 {} display:U4|Mux15~0 {} display:U4|Mux15~1 {} display:U4|Mux15~2 {} display:U4|Mux14~0 {} seg[1] {} } { 0.000ns 1.531ns 0.368ns 0.000ns 0.000ns 2.347ns 1.428ns 1.084ns 3.052ns 1.554ns } { 0.000ns 0.206ns 0.596ns 0.506ns 5.507ns 0.651ns 0.624ns 0.206ns 0.206ns 3.236ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.794 ns" { clk fsm:U0|ctick fsm:U0|ctick~clkctrl exp_r_alu:U3|dr2[2] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.794 ns" { clk {} clk~combout {} fsm:U0|ctick {} fsm:U0|ctick~clkctrl {} exp_r_alu:U3|dr2[2] {} } { 0.000ns 0.000ns 1.499ns 2.720ns 0.839ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "23.102 ns" { exp_r_alu:U3|dr2[2] exp_r_alu:U3|Add0~4 exp_r_alu:U3|Add0~14 exp_r_alu:U3|Add0~15 exp_r_alu:U3|d[3]~51 display:U4|Mux15~0 display:U4|Mux15~1 display:U4|Mux15~2 display:U4|Mux14~0 seg[1] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "23.102 ns" { exp_r_alu:U3|dr2[2] {} exp_r_alu:U3|Add0~4 {} exp_r_alu:U3|Add0~14 {} exp_r_alu:U3|Add0~15 {} exp_r_alu:U3|d[3]~51 {} display:U4|Mux15~0 {} display:U4|Mux15~1 {} display:U4|Mux15~2 {} display:U4|Mux14~0 {} seg[1] {} } { 0.000ns 1.531ns 0.368ns 0.000ns 0.000ns 2.347ns 1.428ns 1.084ns 3.052ns 1.554ns } { 0.000ns 0.206ns 0.596ns 0.506ns 5.507ns 0.651ns 0.624ns 0.206ns 0.206ns 3.236ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "k\[3\] seg\[1\] 24.874 ns Longest " "Info: Longest tpd from source pin \"k\[3\]\" to destination pin \"seg\[1\]\" is 24.874 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns k\[3\] 1 PIN PIN_53 5 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_53; Fanout = 5; PIN Node = 'k\[3\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { k[3] } "NODE_NAME" } } { "datapath.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/datapath.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(9.542 ns) 10.486 ns exp_r_alu:U3\|d\[3\]~51 2 COMB LOOP LCCOMB_X19_Y4_N6 4 " "Info: 2: + IC(0.000 ns) + CELL(9.542 ns) = 10.486 ns; Loc. = LCCOMB_X19_Y4_N6; Fanout = 4; COMB LOOP Node = 'exp_r_alu:U3\|d\[3\]~51'" { { "Info" "ITDB_PART_OF_SCC" "exp_r_alu:U3\|d\[3\]~50 LCCOMB_X19_Y4_N4 " "Info: Loc. = LCCOMB_X19_Y4_N4; Node \"exp_r_alu:U3\|d\[3\]~50\"" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|d[3]~50 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "exp_r_alu:U3\|Add0~43 LCCOMB_X18_Y4_N20 " "Info: Loc. = LCCOMB_X18_Y4_N20; Node \"exp_r_alu:U3\|Add0~43\"" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|Add0~43 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "exp_r_alu:U3\|d\[3\]~51 LCCOMB_X19_Y4_N6 " "Info: Loc. = LCCOMB_X19_Y4_N6; Node \"exp_r_alu:U3\|d\[3\]~51\"" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|d[3]~51 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "sw_pc_ar:U1\|bus_reg\[3\]~21 LCCOMB_X20_Y4_N16 " "Info: Loc. = LCCOMB_X20_Y4_N16; Node \"sw_pc_ar:U1\|bus_reg\[3\]~21\"" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw_pc_ar:U1|bus_reg[3]~21 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "sw_pc_ar:U1\|bus_reg\[3\]~20 LCCOMB_X21_Y4_N0 " "Info: Loc. = LCCOMB_X21_Y4_N0; Node \"sw_pc_ar:U1\|bus_reg\[3\]~20\"" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw_pc_ar:U1|bus_reg[3]~20 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "exp_r_alu:U3\|Add0~42 LCCOMB_X18_Y7_N8 " "Info: Loc. = LCCOMB_X18_Y7_N8; Node \"exp_r_alu:U3\|Add0~42\"" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|Add0~42 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|d[3]~50 } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/exp_r_alu.vhd" 12 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|Add0~43 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|d[3]~51 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw_pc_ar:U1|bus_reg[3]~21 } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/sw_pc_ar.vhd" 12 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw_pc_ar:U1|bus_reg[3]~20 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|Add0~42 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.542 ns" { k[3] exp_r_alu:U3|d[3]~51 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.347 ns) + CELL(0.651 ns) 13.484 ns display:U4\|Mux15~0 3 COMB LCCOMB_X18_Y11_N24 1 " "Info: 3: + IC(2.347 ns) + CELL(0.651 ns) = 13.484 ns; Loc. = LCCOMB_X18_Y11_N24; Fanout = 1; COMB Node = 'display:U4\|Mux15~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.998 ns" { exp_r_alu:U3|d[3]~51 display:U4|Mux15~0 } "NODE_NAME" } } { "display.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/display.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.428 ns) + CELL(0.624 ns) 15.536 ns display:U4\|Mux15~1 4 COMB LCCOMB_X21_Y8_N16 1 " "Info: 4: + IC(1.428 ns) + CELL(0.624 ns) = 15.536 ns; Loc. = LCCOMB_X21_Y8_N16; Fanout = 1; COMB Node = 'display:U4\|Mux15~1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.052 ns" { display:U4|Mux15~0 display:U4|Mux15~1 } "NODE_NAME" } } { "display.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/display.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.084 ns) + CELL(0.206 ns) 16.826 ns display:U4\|Mux15~2 5 COMB LCCOMB_X22_Y5_N8 7 " "Info: 5: + IC(1.084 ns) + CELL(0.206 ns) = 16.826 ns; Loc. = LCCOMB_X22_Y5_N8; Fanout = 7; COMB Node = 'display:U4\|Mux15~2'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.290 ns" { display:U4|Mux15~1 display:U4|Mux15~2 } "NODE_NAME" } } { "display.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/display.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.052 ns) + CELL(0.206 ns) 20.084 ns display:U4\|Mux14~0 6 COMB LCCOMB_X8_Y13_N16 1 " "Info: 6: + IC(3.052 ns) + CELL(0.206 ns) = 20.084 ns; Loc. = LCCOMB_X8_Y13_N16; Fanout = 1; COMB Node = 'display:U4\|Mux14~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.258 ns" { display:U4|Mux15~2 display:U4|Mux14~0 } "NODE_NAME" } } { "display.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/display.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.554 ns) + CELL(3.236 ns) 24.874 ns seg\[1\] 7 PIN PIN_141 0 " "Info: 7: + IC(1.554 ns) + CELL(3.236 ns) = 24.874 ns; Loc. = PIN_141; Fanout = 0; PIN Node = 'seg\[1\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.790 ns" { display:U4|Mux14~0 seg[1] } "NODE_NAME" } } { "datapath.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/datapath.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "15.409 ns ( 61.95 % ) " "Info: Total cell delay = 15.409 ns ( 61.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.465 ns ( 38.05 % ) " "Info: Total interconnect delay = 9.465 ns ( 38.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "24.874 ns" { k[3] exp_r_alu:U3|d[3]~51 display:U4|Mux15~0 display:U4|Mux15~1 display:U4|Mux15~2 display:U4|Mux14~0 seg[1] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "24.874 ns" { k[3] {} k[3]~combout {} exp_r_alu:U3|d[3]~51 {} display:U4|Mux15~0 {} display:U4|Mux15~1 {} display:U4|Mux15~2 {} display:U4|Mux14~0 {} seg[1] {} } { 0.000ns 0.000ns 0.000ns 2.347ns 1.428ns 1.084ns 3.052ns 1.554ns } { 0.000ns 0.944ns 9.542ns 0.651ns 0.624ns 0.206ns 0.206ns 3.236ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "sw_pc_ar:U1\|ar\[7\] k\[7\] clk -0.010 ns register " "Info: th for register \"sw_pc_ar:U1\|ar\[7\]\" (data pin = \"k\[7\]\", clock pin = \"clk\") is -0.010 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.797 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 7.797 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_21 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_21; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "datapath.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/datapath.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.499 ns) + CELL(0.970 ns) 3.569 ns fsm:U0\|ctick 2 REG LCFF_X22_Y6_N15 3 " "Info: 2: + IC(1.499 ns) + CELL(0.970 ns) = 3.569 ns; Loc. = LCFF_X22_Y6_N15; Fanout = 3; REG Node = 'fsm:U0\|ctick'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.469 ns" { clk fsm:U0|ctick } "NODE_NAME" } } { "fsm.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/fsm.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.720 ns) + CELL(0.000 ns) 6.289 ns fsm:U0\|ctick~clkctrl 3 COMB CLKCTRL_G6 65 " "Info: 3: + IC(2.720 ns) + CELL(0.000 ns) = 6.289 ns; Loc. = CLKCTRL_G6; Fanout = 65; COMB Node = 'fsm:U0\|ctick~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.720 ns" { fsm:U0|ctick fsm:U0|ctick~clkctrl } "NODE_NAME" } } { "fsm.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/fsm.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.842 ns) + CELL(0.666 ns) 7.797 ns sw_pc_ar:U1\|ar\[7\] 4 REG LCFF_X20_Y4_N3 2 " "Info: 4: + IC(0.842 ns) + CELL(0.666 ns) = 7.797 ns; Loc. = LCFF_X20_Y4_N3; Fanout = 2; REG Node = 'sw_pc_ar:U1\|ar\[7\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { fsm:U0|ctick~clkctrl sw_pc_ar:U1|ar[7] } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/sw_pc_ar.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 35.09 % ) " "Info: Total cell delay = 2.736 ns ( 35.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.061 ns ( 64.91 % ) " "Info: Total interconnect delay = 5.061 ns ( 64.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.797 ns" { clk fsm:U0|ctick fsm:U0|ctick~clkctrl sw_pc_ar:U1|ar[7] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.797 ns" { clk {} clk~combout {} fsm:U0|ctick {} fsm:U0|ctick~clkctrl {} sw_pc_ar:U1|ar[7] {} } { 0.000ns 0.000ns 1.499ns 2.720ns 0.842ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "sw_pc_ar.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/sw_pc_ar.vhd" 33 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.113 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.113 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns k\[7\] 1 PIN PIN_59 5 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_59; Fanout = 5; PIN Node = 'k\[7\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { k[7] } "NODE_NAME" } } { "datapath.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/datapath.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(7.061 ns) 8.005 ns sw_pc_ar:U1\|bus_reg\[7\]~23 2 COMB LOOP LCCOMB_X20_Y4_N2 3 " "Info: 2: + IC(0.000 ns) + CELL(7.061 ns) = 8.005 ns; Loc. = LCCOMB_X20_Y4_N2; Fanout = 3; COMB LOOP Node = 'sw_pc_ar:U1\|bus_reg\[7\]~23'" { { "Info" "ITDB_PART_OF_SCC" "exp_r_alu:U3\|d\[7\]~48 LCCOMB_X19_Y4_N18 " "Info: Loc. = LCCOMB_X19_Y4_N18; Node \"exp_r_alu:U3\|d\[7\]~48\"" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|d[7]~48 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "exp_r_alu:U3\|Add0~41 LCCOMB_X18_Y4_N4 " "Info: Loc. = LCCOMB_X18_Y4_N4; Node \"exp_r_alu:U3\|Add0~41\"" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|Add0~41 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "exp_r_alu:U3\|d\[7\]~49 LCCOMB_X19_Y5_N16 " "Info: Loc. = LCCOMB_X19_Y5_N16; Node \"exp_r_alu:U3\|d\[7\]~49\"" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|d[7]~49 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "sw_pc_ar:U1\|bus_reg\[7\]~23 LCCOMB_X20_Y4_N2 " "Info: Loc. = LCCOMB_X20_Y4_N2; Node \"sw_pc_ar:U1\|bus_reg\[7\]~23\"" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw_pc_ar:U1|bus_reg[7]~23 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "sw_pc_ar:U1\|bus_reg\[7\]~22 LCCOMB_X21_Y4_N26 " "Info: Loc. = LCCOMB_X21_Y4_N26; Node \"sw_pc_ar:U1\|bus_reg\[7\]~22\"" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw_pc_ar:U1|bus_reg[7]~22 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|d[7]~48 } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/exp_r_alu.vhd" 12 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|Add0~41 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|d[7]~49 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw_pc_ar:U1|bus_reg[7]~23 } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/sw_pc_ar.vhd" 12 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw_pc_ar:U1|bus_reg[7]~22 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.061 ns" { k[7] sw_pc_ar:U1|bus_reg[7]~23 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.113 ns sw_pc_ar:U1\|ar\[7\] 3 REG LCFF_X20_Y4_N3 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 8.113 ns; Loc. = LCFF_X20_Y4_N3; Fanout = 2; REG Node = 'sw_pc_ar:U1\|ar\[7\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { sw_pc_ar:U1|bus_reg[7]~23 sw_pc_ar:U1|ar[7] } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/sw_pc_ar.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.113 ns ( 100.00 % ) " "Info: Total cell delay = 8.113 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.113 ns" { k[7] sw_pc_ar:U1|bus_reg[7]~23 sw_pc_ar:U1|ar[7] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "8.113 ns" { k[7] {} k[7]~combout {} sw_pc_ar:U1|bus_reg[7]~23 {} sw_pc_ar:U1|ar[7] {} } { 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.944ns 7.061ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.797 ns" { clk fsm:U0|ctick fsm:U0|ctick~clkctrl sw_pc_ar:U1|ar[7] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.797 ns" { clk {} clk~combout {} fsm:U0|ctick {} fsm:U0|ctick~clkctrl {} sw_pc_ar:U1|ar[7] {} } { 0.000ns 0.000ns 1.499ns 2.720ns 0.842ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.113 ns" { k[7] sw_pc_ar:U1|bus_reg[7]~23 sw_pc_ar:U1|ar[7] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "8.113 ns" { k[7] {} k[7]~combout {} sw_pc_ar:U1|bus_reg[7]~23 {} sw_pc_ar:U1|ar[7] {} } { 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.944ns 7.061ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 56 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 56 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "191 " "Info: Peak virtual memory: 191 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 24 21:51:34 2021 " "Info: Processing ended: Wed Nov 24 21:51:34 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
