INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nick/Dokumenty/AGH/CUE/Verilog/repo/fpga_playground/labs/lab2/3_0/shifter_left_right_parallel/shifter_left_right_parallel.srcs/sources_1/new/shifter_left_right_parallel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter_left_right_parallel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nick/Dokumenty/AGH/CUE/Verilog/repo/fpga_playground/labs/lab2/3_0/shifter_left_right_parallel/shifter_left_right_parallel.srcs/sim_1/new/shifter_left_right_parallel_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter_left_right_parallel_tb
