#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Fri Aug  1 13:58:43 2025
# Process ID         : 98081
# Current directory  : /home/calma/Workspace/personal/chip8_emulator/chip8_emulator.runs/impl_1
# Command line       : vivado -log processor_debug_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source processor_debug_wrapper.tcl -notrace
# Log file           : /home/calma/Workspace/personal/chip8_emulator/chip8_emulator.runs/impl_1/processor_debug_wrapper.vdi
# Journal file       : /home/calma/Workspace/personal/chip8_emulator/chip8_emulator.runs/impl_1/vivado.jou
# Running On         : calma-HP-Z2-Mini-G3-Workstation
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.1 LTS
# Processor Detail   : 13th Gen Intel(R) Core(TM) i7-13620H
# CPU Frequency      : 400.230 MHz
# CPU Physical cores : 10
# CPU Logical cores  : 16
# Host memory        : 50116 MB
# Swap memory        : 4294 MB
# Total Virtual      : 54411 MB
# Available Virtual  : 49636 MB
#-----------------------------------------------------------
source processor_debug_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1476.137 ; gain = 0.027 ; free physical = 37800 ; free virtual = 46939
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.2/data/ip'.
Command: link_design -top processor_debug_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/calma/Workspace/personal/chip8_emulator/chip8_emulator.gen/sources_1/bd/processor_debug/ip/processor_debug_axi_gpio_0_0/processor_debug_axi_gpio_0_0.dcp' for cell 'processor_debug_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/calma/Workspace/personal/chip8_emulator/chip8_emulator.gen/sources_1/bd/processor_debug/ip/processor_debug_axi_gpio_1_0/processor_debug_axi_gpio_1_0.dcp' for cell 'processor_debug_i/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint '/home/calma/Workspace/personal/chip8_emulator/chip8_emulator.gen/sources_1/bd/processor_debug/ip/processor_debug_axi_gpio_2_0/processor_debug_axi_gpio_2_0.dcp' for cell 'processor_debug_i/axi_gpio_2'
INFO: [Project 1-454] Reading design checkpoint '/home/calma/Workspace/personal/chip8_emulator/chip8_emulator.gen/sources_1/bd/processor_debug/ip/processor_debug_axi_gpio_2_1/processor_debug_axi_gpio_2_1.dcp' for cell 'processor_debug_i/axi_gpio_3'
INFO: [Project 1-454] Reading design checkpoint '/home/calma/Workspace/personal/chip8_emulator/chip8_emulator.gen/sources_1/bd/processor_debug/ip/processor_debug_axi_gpio_3_0/processor_debug_axi_gpio_3_0.dcp' for cell 'processor_debug_i/axi_gpio_4'
INFO: [Project 1-454] Reading design checkpoint '/home/calma/Workspace/personal/chip8_emulator/chip8_emulator.gen/sources_1/bd/processor_debug/ip/processor_debug_axi_gpio_3_1/processor_debug_axi_gpio_3_1.dcp' for cell 'processor_debug_i/axi_gpio_5'
INFO: [Project 1-454] Reading design checkpoint '/home/calma/Workspace/personal/chip8_emulator/chip8_emulator.gen/sources_1/bd/processor_debug/ip/processor_debug_axi_smc_1/processor_debug_axi_smc_1.dcp' for cell 'processor_debug_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint '/home/calma/Workspace/personal/chip8_emulator/chip8_emulator.gen/sources_1/bd/processor_debug/ip/processor_debug_axi_timer_0_0/processor_debug_axi_timer_0_0.dcp' for cell 'processor_debug_i/axi_timer_0'
INFO: [Project 1-454] Reading design checkpoint '/home/calma/Workspace/personal/chip8_emulator/chip8_emulator.gen/sources_1/bd/processor_debug/ip/processor_debug_axi_uartlite_0_1/processor_debug_axi_uartlite_0_1.dcp' for cell 'processor_debug_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint '/home/calma/Workspace/personal/chip8_emulator/chip8_emulator.gen/sources_1/bd/processor_debug/ip/processor_debug_axi_uartlite_1_0/processor_debug_axi_uartlite_1_0.dcp' for cell 'processor_debug_i/axi_uartlite_1'
INFO: [Project 1-454] Reading design checkpoint '/home/calma/Workspace/personal/chip8_emulator/chip8_emulator.gen/sources_1/bd/processor_debug/ip/processor_debug_processing_system7_0_0/processor_debug_processing_system7_0_0.dcp' for cell 'processor_debug_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/calma/Workspace/personal/chip8_emulator/chip8_emulator.gen/sources_1/bd/processor_debug/ip/processor_debug_rst_ps7_0_50M_1/processor_debug_rst_ps7_0_50M_1.dcp' for cell 'processor_debug_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint '/home/calma/Workspace/personal/chip8_emulator/chip8_emulator.gen/sources_1/bd/processor_debug/ip/processor_debug_system_0_0/processor_debug_system_0_0.dcp' for cell 'processor_debug_i/system_0'
Netlist sorting complete. Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.26 . Memory (MB): peak = 1646.551 ; gain = 0.000 ; free physical = 37620 ; free virtual = 46759
INFO: [Netlist 29-17] Analyzing 58 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/calma/Workspace/personal/chip8_emulator/chip8_emulator.gen/sources_1/bd/processor_debug/ip/processor_debug_axi_smc_1/bd_0/ip/ip_1/bd_f96b_psr_aclk_0_board.xdc] for cell 'processor_debug_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/calma/Workspace/personal/chip8_emulator/chip8_emulator.gen/sources_1/bd/processor_debug/ip/processor_debug_axi_smc_1/bd_0/ip/ip_1/bd_f96b_psr_aclk_0_board.xdc] for cell 'processor_debug_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/calma/Workspace/personal/chip8_emulator/chip8_emulator.gen/sources_1/bd/processor_debug/ip/processor_debug_axi_gpio_1_0/processor_debug_axi_gpio_1_0.xdc] for cell 'processor_debug_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/calma/Workspace/personal/chip8_emulator/chip8_emulator.gen/sources_1/bd/processor_debug/ip/processor_debug_axi_gpio_1_0/processor_debug_axi_gpio_1_0.xdc] for cell 'processor_debug_i/axi_gpio_1/U0'
Parsing XDC File [/home/calma/Workspace/personal/chip8_emulator/chip8_emulator.gen/sources_1/bd/processor_debug/ip/processor_debug_axi_gpio_1_0/processor_debug_axi_gpio_1_0_board.xdc] for cell 'processor_debug_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/calma/Workspace/personal/chip8_emulator/chip8_emulator.gen/sources_1/bd/processor_debug/ip/processor_debug_axi_gpio_1_0/processor_debug_axi_gpio_1_0_board.xdc] for cell 'processor_debug_i/axi_gpio_1/U0'
Parsing XDC File [/home/calma/Workspace/personal/chip8_emulator/chip8_emulator.gen/sources_1/bd/processor_debug/ip/processor_debug_axi_timer_0_0/processor_debug_axi_timer_0_0.xdc] for cell 'processor_debug_i/axi_timer_0/U0'
Finished Parsing XDC File [/home/calma/Workspace/personal/chip8_emulator/chip8_emulator.gen/sources_1/bd/processor_debug/ip/processor_debug_axi_timer_0_0/processor_debug_axi_timer_0_0.xdc] for cell 'processor_debug_i/axi_timer_0/U0'
Parsing XDC File [/home/calma/Workspace/personal/chip8_emulator/chip8_emulator.gen/sources_1/bd/processor_debug/ip/processor_debug_axi_uartlite_1_0/processor_debug_axi_uartlite_1_0.xdc] for cell 'processor_debug_i/axi_uartlite_1/U0'
Finished Parsing XDC File [/home/calma/Workspace/personal/chip8_emulator/chip8_emulator.gen/sources_1/bd/processor_debug/ip/processor_debug_axi_uartlite_1_0/processor_debug_axi_uartlite_1_0.xdc] for cell 'processor_debug_i/axi_uartlite_1/U0'
Parsing XDC File [/home/calma/Workspace/personal/chip8_emulator/chip8_emulator.gen/sources_1/bd/processor_debug/ip/processor_debug_axi_uartlite_1_0/processor_debug_axi_uartlite_1_0_board.xdc] for cell 'processor_debug_i/axi_uartlite_1/U0'
Finished Parsing XDC File [/home/calma/Workspace/personal/chip8_emulator/chip8_emulator.gen/sources_1/bd/processor_debug/ip/processor_debug_axi_uartlite_1_0/processor_debug_axi_uartlite_1_0_board.xdc] for cell 'processor_debug_i/axi_uartlite_1/U0'
Parsing XDC File [/home/calma/Workspace/personal/chip8_emulator/chip8_emulator.gen/sources_1/bd/processor_debug/ip/processor_debug_axi_uartlite_0_1/processor_debug_axi_uartlite_0_1.xdc] for cell 'processor_debug_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/calma/Workspace/personal/chip8_emulator/chip8_emulator.gen/sources_1/bd/processor_debug/ip/processor_debug_axi_uartlite_0_1/processor_debug_axi_uartlite_0_1.xdc] for cell 'processor_debug_i/axi_uartlite_0/U0'
Parsing XDC File [/home/calma/Workspace/personal/chip8_emulator/chip8_emulator.gen/sources_1/bd/processor_debug/ip/processor_debug_axi_uartlite_0_1/processor_debug_axi_uartlite_0_1_board.xdc] for cell 'processor_debug_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/calma/Workspace/personal/chip8_emulator/chip8_emulator.gen/sources_1/bd/processor_debug/ip/processor_debug_axi_uartlite_0_1/processor_debug_axi_uartlite_0_1_board.xdc] for cell 'processor_debug_i/axi_uartlite_0/U0'
Parsing XDC File [/home/calma/Workspace/personal/chip8_emulator/chip8_emulator.gen/sources_1/bd/processor_debug/ip/processor_debug_rst_ps7_0_50M_1/processor_debug_rst_ps7_0_50M_1.xdc] for cell 'processor_debug_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/calma/Workspace/personal/chip8_emulator/chip8_emulator.gen/sources_1/bd/processor_debug/ip/processor_debug_rst_ps7_0_50M_1/processor_debug_rst_ps7_0_50M_1.xdc] for cell 'processor_debug_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/calma/Workspace/personal/chip8_emulator/chip8_emulator.gen/sources_1/bd/processor_debug/ip/processor_debug_rst_ps7_0_50M_1/processor_debug_rst_ps7_0_50M_1_board.xdc] for cell 'processor_debug_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/calma/Workspace/personal/chip8_emulator/chip8_emulator.gen/sources_1/bd/processor_debug/ip/processor_debug_rst_ps7_0_50M_1/processor_debug_rst_ps7_0_50M_1_board.xdc] for cell 'processor_debug_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/calma/Workspace/personal/chip8_emulator/chip8_emulator.gen/sources_1/bd/processor_debug/ip/processor_debug_axi_smc_1/smartconnect.xdc] for cell 'processor_debug_i/axi_smc/inst'
Finished Parsing XDC File [/home/calma/Workspace/personal/chip8_emulator/chip8_emulator.gen/sources_1/bd/processor_debug/ip/processor_debug_axi_smc_1/smartconnect.xdc] for cell 'processor_debug_i/axi_smc/inst'
Parsing XDC File [/home/calma/Workspace/personal/chip8_emulator/chip8_emulator.gen/sources_1/bd/processor_debug/ip/processor_debug_axi_smc_1/bd_0/ip/ip_1/bd_f96b_psr_aclk_0.xdc] for cell 'processor_debug_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/calma/Workspace/personal/chip8_emulator/chip8_emulator.gen/sources_1/bd/processor_debug/ip/processor_debug_axi_smc_1/bd_0/ip/ip_1/bd_f96b_psr_aclk_0.xdc] for cell 'processor_debug_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/calma/Workspace/personal/chip8_emulator/chip8_emulator.gen/sources_1/bd/processor_debug/ip/processor_debug_processing_system7_0_0/processor_debug_processing_system7_0_0.xdc] for cell 'processor_debug_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/calma/Workspace/personal/chip8_emulator/chip8_emulator.gen/sources_1/bd/processor_debug/ip/processor_debug_processing_system7_0_0/processor_debug_processing_system7_0_0.xdc] for cell 'processor_debug_i/processing_system7_0/inst'
Parsing XDC File [/home/calma/Workspace/personal/chip8_emulator/chip8_emulator.gen/sources_1/bd/processor_debug/ip/processor_debug_axi_gpio_3_1/processor_debug_axi_gpio_3_1.xdc] for cell 'processor_debug_i/axi_gpio_5/U0'
Finished Parsing XDC File [/home/calma/Workspace/personal/chip8_emulator/chip8_emulator.gen/sources_1/bd/processor_debug/ip/processor_debug_axi_gpio_3_1/processor_debug_axi_gpio_3_1.xdc] for cell 'processor_debug_i/axi_gpio_5/U0'
Parsing XDC File [/home/calma/Workspace/personal/chip8_emulator/chip8_emulator.gen/sources_1/bd/processor_debug/ip/processor_debug_axi_gpio_3_1/processor_debug_axi_gpio_3_1_board.xdc] for cell 'processor_debug_i/axi_gpio_5/U0'
Finished Parsing XDC File [/home/calma/Workspace/personal/chip8_emulator/chip8_emulator.gen/sources_1/bd/processor_debug/ip/processor_debug_axi_gpio_3_1/processor_debug_axi_gpio_3_1_board.xdc] for cell 'processor_debug_i/axi_gpio_5/U0'
Parsing XDC File [/home/calma/Workspace/personal/chip8_emulator/chip8_emulator.gen/sources_1/bd/processor_debug/ip/processor_debug_axi_gpio_3_0/processor_debug_axi_gpio_3_0.xdc] for cell 'processor_debug_i/axi_gpio_4/U0'
Finished Parsing XDC File [/home/calma/Workspace/personal/chip8_emulator/chip8_emulator.gen/sources_1/bd/processor_debug/ip/processor_debug_axi_gpio_3_0/processor_debug_axi_gpio_3_0.xdc] for cell 'processor_debug_i/axi_gpio_4/U0'
Parsing XDC File [/home/calma/Workspace/personal/chip8_emulator/chip8_emulator.gen/sources_1/bd/processor_debug/ip/processor_debug_axi_gpio_3_0/processor_debug_axi_gpio_3_0_board.xdc] for cell 'processor_debug_i/axi_gpio_4/U0'
Finished Parsing XDC File [/home/calma/Workspace/personal/chip8_emulator/chip8_emulator.gen/sources_1/bd/processor_debug/ip/processor_debug_axi_gpio_3_0/processor_debug_axi_gpio_3_0_board.xdc] for cell 'processor_debug_i/axi_gpio_4/U0'
Parsing XDC File [/home/calma/Workspace/personal/chip8_emulator/chip8_emulator.gen/sources_1/bd/processor_debug/ip/processor_debug_axi_gpio_2_1/processor_debug_axi_gpio_2_1.xdc] for cell 'processor_debug_i/axi_gpio_3/U0'
Finished Parsing XDC File [/home/calma/Workspace/personal/chip8_emulator/chip8_emulator.gen/sources_1/bd/processor_debug/ip/processor_debug_axi_gpio_2_1/processor_debug_axi_gpio_2_1.xdc] for cell 'processor_debug_i/axi_gpio_3/U0'
Parsing XDC File [/home/calma/Workspace/personal/chip8_emulator/chip8_emulator.gen/sources_1/bd/processor_debug/ip/processor_debug_axi_gpio_2_1/processor_debug_axi_gpio_2_1_board.xdc] for cell 'processor_debug_i/axi_gpio_3/U0'
Finished Parsing XDC File [/home/calma/Workspace/personal/chip8_emulator/chip8_emulator.gen/sources_1/bd/processor_debug/ip/processor_debug_axi_gpio_2_1/processor_debug_axi_gpio_2_1_board.xdc] for cell 'processor_debug_i/axi_gpio_3/U0'
Parsing XDC File [/home/calma/Workspace/personal/chip8_emulator/chip8_emulator.gen/sources_1/bd/processor_debug/ip/processor_debug_axi_gpio_2_0/processor_debug_axi_gpio_2_0.xdc] for cell 'processor_debug_i/axi_gpio_2/U0'
Finished Parsing XDC File [/home/calma/Workspace/personal/chip8_emulator/chip8_emulator.gen/sources_1/bd/processor_debug/ip/processor_debug_axi_gpio_2_0/processor_debug_axi_gpio_2_0.xdc] for cell 'processor_debug_i/axi_gpio_2/U0'
Parsing XDC File [/home/calma/Workspace/personal/chip8_emulator/chip8_emulator.gen/sources_1/bd/processor_debug/ip/processor_debug_axi_gpio_2_0/processor_debug_axi_gpio_2_0_board.xdc] for cell 'processor_debug_i/axi_gpio_2/U0'
Finished Parsing XDC File [/home/calma/Workspace/personal/chip8_emulator/chip8_emulator.gen/sources_1/bd/processor_debug/ip/processor_debug_axi_gpio_2_0/processor_debug_axi_gpio_2_0_board.xdc] for cell 'processor_debug_i/axi_gpio_2/U0'
Parsing XDC File [/home/calma/Workspace/personal/chip8_emulator/chip8_emulator.gen/sources_1/bd/processor_debug/ip/processor_debug_axi_gpio_0_0/processor_debug_axi_gpio_0_0.xdc] for cell 'processor_debug_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/calma/Workspace/personal/chip8_emulator/chip8_emulator.gen/sources_1/bd/processor_debug/ip/processor_debug_axi_gpio_0_0/processor_debug_axi_gpio_0_0.xdc] for cell 'processor_debug_i/axi_gpio_0/U0'
Parsing XDC File [/home/calma/Workspace/personal/chip8_emulator/chip8_emulator.gen/sources_1/bd/processor_debug/ip/processor_debug_axi_gpio_0_0/processor_debug_axi_gpio_0_0_board.xdc] for cell 'processor_debug_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/calma/Workspace/personal/chip8_emulator/chip8_emulator.gen/sources_1/bd/processor_debug/ip/processor_debug_axi_gpio_0_0/processor_debug_axi_gpio_0_0_board.xdc] for cell 'processor_debug_i/axi_gpio_0/U0'
Parsing XDC File [/home/calma/Workspace/personal/chip8_emulator/chip8_emulator.srcs/constrs_1/new/master.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk'. [/home/calma/Workspace/personal/chip8_emulator/chip8_emulator.srcs/constrs_1/new/master.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/calma/Workspace/personal/chip8_emulator/chip8_emulator.srcs/constrs_1/new/master.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/calma/Workspace/personal/chip8_emulator/chip8_emulator.srcs/constrs_1/new/master.xdc]
INFO: [Project 1-1714] 122 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1932.797 ; gain = 0.000 ; free physical = 37474 ; free virtual = 46614
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

24 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1932.797 ; gain = 456.660 ; free physical = 37474 ; free virtual = 46614
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2051.945 ; gain = 119.148 ; free physical = 37412 ; free virtual = 46553

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 11f4de026

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2471.898 ; gain = 419.953 ; free physical = 37005 ; free virtual = 46159

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 11f4de026

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2806.789 ; gain = 0.000 ; free physical = 36672 ; free virtual = 45827

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 11f4de026

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2806.789 ; gain = 0.000 ; free physical = 36672 ; free virtual = 45827
Phase 1 Initialization | Checksum: 11f4de026

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2806.789 ; gain = 0.000 ; free physical = 36672 ; free virtual = 45827

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 11f4de026

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2806.789 ; gain = 0.000 ; free physical = 36672 ; free virtual = 45826

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 11f4de026

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2806.789 ; gain = 0.000 ; free physical = 36672 ; free virtual = 45826
Phase 2 Timer Update And Timing Data Collection | Checksum: 11f4de026

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2806.789 ; gain = 0.000 ; free physical = 36672 ; free virtual = 45826

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 1 inverters resulting in an inversion of 4 pins
INFO: [Opt 31-138] Pushed 5 inverter(s) to 20 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 106f0cb2c

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2806.789 ; gain = 0.000 ; free physical = 36672 ; free virtual = 45826
Retarget | Checksum: 106f0cb2c
INFO: [Opt 31-389] Phase Retarget created 59 cells and removed 90 cells
INFO: [Opt 31-1021] In phase Retarget, 220 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 13ed684de

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2806.789 ; gain = 0.000 ; free physical = 36672 ; free virtual = 45826
Constant propagation | Checksum: 13ed684de
INFO: [Opt 31-389] Phase Constant propagation created 9 cells and removed 28 cells
INFO: [Opt 31-1021] In phase Constant propagation, 220 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2806.789 ; gain = 0.000 ; free physical = 36672 ; free virtual = 45826
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2806.789 ; gain = 0.000 ; free physical = 36672 ; free virtual = 45826
Phase 5 Sweep | Checksum: 14e01850b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2806.789 ; gain = 0.000 ; free physical = 36672 ; free virtual = 45826
Sweep | Checksum: 14e01850b
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 356 cells
INFO: [Opt 31-1021] In phase Sweep, 275 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 14e01850b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2838.805 ; gain = 32.016 ; free physical = 36672 ; free virtual = 45826
BUFG optimization | Checksum: 14e01850b
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 14e01850b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2838.805 ; gain = 32.016 ; free physical = 36672 ; free virtual = 45826
Shift Register Optimization | Checksum: 14e01850b
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 13a1fb887

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2838.805 ; gain = 32.016 ; free physical = 36672 ; free virtual = 45826
Post Processing Netlist | Checksum: 13a1fb887
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 270 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 19a012afa

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2838.805 ; gain = 32.016 ; free physical = 36672 ; free virtual = 45826

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2838.805 ; gain = 0.000 ; free physical = 36672 ; free virtual = 45826
Phase 9.2 Verifying Netlist Connectivity | Checksum: 19a012afa

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2838.805 ; gain = 32.016 ; free physical = 36672 ; free virtual = 45826
Phase 9 Finalization | Checksum: 19a012afa

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2838.805 ; gain = 32.016 ; free physical = 36672 ; free virtual = 45826
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              59  |              90  |                                            220  |
|  Constant propagation         |               9  |              28  |                                            220  |
|  Sweep                        |               0  |             356  |                                            275  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            270  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 19a012afa

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2838.805 ; gain = 32.016 ; free physical = 36672 ; free virtual = 45826

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 19a012afa

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2838.805 ; gain = 0.000 ; free physical = 36672 ; free virtual = 45826

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 19a012afa

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2838.805 ; gain = 0.000 ; free physical = 36672 ; free virtual = 45826

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2838.805 ; gain = 0.000 ; free physical = 36672 ; free virtual = 45826
Ending Netlist Obfuscation Task | Checksum: 19a012afa

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2838.805 ; gain = 0.000 ; free physical = 36672 ; free virtual = 45826
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2838.805 ; gain = 906.008 ; free physical = 36672 ; free virtual = 45826
INFO: [Vivado 12-24828] Executing command : report_drc -file processor_debug_wrapper_drc_opted.rpt -pb processor_debug_wrapper_drc_opted.pb -rpx processor_debug_wrapper_drc_opted.rpx
Command: report_drc -file processor_debug_wrapper_drc_opted.rpt -pb processor_debug_wrapper_drc_opted.pb -rpx processor_debug_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/calma/Workspace/personal/chip8_emulator/chip8_emulator.runs/impl_1/processor_debug_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2838.805 ; gain = 0.000 ; free physical = 36647 ; free virtual = 45803
Wrote PlaceDB: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2838.805 ; gain = 0.000 ; free physical = 36647 ; free virtual = 45803
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2838.805 ; gain = 0.000 ; free physical = 36647 ; free virtual = 45803
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2838.805 ; gain = 0.000 ; free physical = 36647 ; free virtual = 45803
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2838.805 ; gain = 0.000 ; free physical = 36647 ; free virtual = 45803
Wrote Device Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2838.805 ; gain = 0.000 ; free physical = 36646 ; free virtual = 45803
Write Physdb Complete: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2838.805 ; gain = 0.000 ; free physical = 36646 ; free virtual = 45803
INFO: [Common 17-1381] The checkpoint '/home/calma/Workspace/personal/chip8_emulator/chip8_emulator.runs/impl_1/processor_debug_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2865.969 ; gain = 0.000 ; free physical = 36609 ; free virtual = 45767
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c049c1b5

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2865.969 ; gain = 0.000 ; free physical = 36609 ; free virtual = 45767
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2865.969 ; gain = 0.000 ; free physical = 36609 ; free virtual = 45768

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f54199e2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.7 . Memory (MB): peak = 2865.969 ; gain = 0.000 ; free physical = 36601 ; free virtual = 45759

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 19cbb3b4e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2905.012 ; gain = 39.043 ; free physical = 36601 ; free virtual = 45760

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 19cbb3b4e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2905.012 ; gain = 39.043 ; free physical = 36601 ; free virtual = 45760
Phase 1 Placer Initialization | Checksum: 19cbb3b4e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2905.012 ; gain = 39.043 ; free physical = 36601 ; free virtual = 45760

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1c5aa0070

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2905.012 ; gain = 39.043 ; free physical = 36638 ; free virtual = 45799

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 13048a529

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2905.012 ; gain = 39.043 ; free physical = 36637 ; free virtual = 45798

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 13048a529

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2905.012 ; gain = 39.043 ; free physical = 36636 ; free virtual = 45797

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1412df0bf

Time (s): cpu = 00:00:22 ; elapsed = 00:00:05 . Memory (MB): peak = 2905.012 ; gain = 39.043 ; free physical = 36626 ; free virtual = 45787

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1ebc75c04

Time (s): cpu = 00:00:23 ; elapsed = 00:00:06 . Memory (MB): peak = 2905.012 ; gain = 39.043 ; free physical = 36626 ; free virtual = 45787

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 216 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 81 nets or LUTs. Breaked 0 LUT, combined 81 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2905.012 ; gain = 0.000 ; free physical = 36624 ; free virtual = 45787

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             81  |                    81  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             81  |                    81  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 11d815652

Time (s): cpu = 00:00:24 ; elapsed = 00:00:06 . Memory (MB): peak = 2905.012 ; gain = 39.043 ; free physical = 36623 ; free virtual = 45786
Phase 2.5 Global Place Phase2 | Checksum: 104b63623

Time (s): cpu = 00:00:26 ; elapsed = 00:00:07 . Memory (MB): peak = 2905.012 ; gain = 39.043 ; free physical = 36623 ; free virtual = 45787
Phase 2 Global Placement | Checksum: 104b63623

Time (s): cpu = 00:00:26 ; elapsed = 00:00:07 . Memory (MB): peak = 2905.012 ; gain = 39.043 ; free physical = 36623 ; free virtual = 45787

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1d9a81d41

Time (s): cpu = 00:00:27 ; elapsed = 00:00:07 . Memory (MB): peak = 2905.012 ; gain = 39.043 ; free physical = 36623 ; free virtual = 45787

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1e2997dc3

Time (s): cpu = 00:00:28 ; elapsed = 00:00:07 . Memory (MB): peak = 2905.012 ; gain = 39.043 ; free physical = 36622 ; free virtual = 45786

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 264ae9b66

Time (s): cpu = 00:00:28 ; elapsed = 00:00:07 . Memory (MB): peak = 2905.012 ; gain = 39.043 ; free physical = 36622 ; free virtual = 45786

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1a941bd6b

Time (s): cpu = 00:00:28 ; elapsed = 00:00:07 . Memory (MB): peak = 2905.012 ; gain = 39.043 ; free physical = 36622 ; free virtual = 45786

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 170e3a2ca

Time (s): cpu = 00:00:30 ; elapsed = 00:00:08 . Memory (MB): peak = 2905.012 ; gain = 39.043 ; free physical = 36619 ; free virtual = 45783

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1e72e2cb4

Time (s): cpu = 00:00:31 ; elapsed = 00:00:09 . Memory (MB): peak = 2905.012 ; gain = 39.043 ; free physical = 36619 ; free virtual = 45783

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 20b80d06f

Time (s): cpu = 00:00:31 ; elapsed = 00:00:09 . Memory (MB): peak = 2905.012 ; gain = 39.043 ; free physical = 36619 ; free virtual = 45783
Phase 3 Detail Placement | Checksum: 20b80d06f

Time (s): cpu = 00:00:31 ; elapsed = 00:00:09 . Memory (MB): peak = 2905.012 ; gain = 39.043 ; free physical = 36619 ; free virtual = 45783

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 187b9eb00

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=11.973 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1bfe131c5

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2905.012 ; gain = 0.000 ; free physical = 36618 ; free virtual = 45782
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 23ce97de7

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2905.012 ; gain = 0.000 ; free physical = 36618 ; free virtual = 45782
Phase 4.1.1.1 BUFG Insertion | Checksum: 187b9eb00

Time (s): cpu = 00:00:34 ; elapsed = 00:00:10 . Memory (MB): peak = 2905.012 ; gain = 39.043 ; free physical = 36618 ; free virtual = 45782

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=11.973. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 16cc1a4cf

Time (s): cpu = 00:00:34 ; elapsed = 00:00:10 . Memory (MB): peak = 2905.012 ; gain = 39.043 ; free physical = 36618 ; free virtual = 45782

Time (s): cpu = 00:00:34 ; elapsed = 00:00:10 . Memory (MB): peak = 2905.012 ; gain = 39.043 ; free physical = 36618 ; free virtual = 45782
Phase 4.1 Post Commit Optimization | Checksum: 16cc1a4cf

Time (s): cpu = 00:00:34 ; elapsed = 00:00:10 . Memory (MB): peak = 2905.012 ; gain = 39.043 ; free physical = 36618 ; free virtual = 45782

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 16cc1a4cf

Time (s): cpu = 00:00:34 ; elapsed = 00:00:10 . Memory (MB): peak = 2905.012 ; gain = 39.043 ; free physical = 36618 ; free virtual = 45782

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 16cc1a4cf

Time (s): cpu = 00:00:34 ; elapsed = 00:00:10 . Memory (MB): peak = 2905.012 ; gain = 39.043 ; free physical = 36618 ; free virtual = 45782
Phase 4.3 Placer Reporting | Checksum: 16cc1a4cf

Time (s): cpu = 00:00:34 ; elapsed = 00:00:10 . Memory (MB): peak = 2905.012 ; gain = 39.043 ; free physical = 36618 ; free virtual = 45782

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2905.012 ; gain = 0.000 ; free physical = 36618 ; free virtual = 45782

Time (s): cpu = 00:00:34 ; elapsed = 00:00:10 . Memory (MB): peak = 2905.012 ; gain = 39.043 ; free physical = 36618 ; free virtual = 45782
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 13db08d2b

Time (s): cpu = 00:00:34 ; elapsed = 00:00:10 . Memory (MB): peak = 2905.012 ; gain = 39.043 ; free physical = 36618 ; free virtual = 45782
Ending Placer Task | Checksum: 13420fcfe

Time (s): cpu = 00:00:34 ; elapsed = 00:00:10 . Memory (MB): peak = 2905.012 ; gain = 39.043 ; free physical = 36618 ; free virtual = 45782
85 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:10 . Memory (MB): peak = 2905.012 ; gain = 66.207 ; free physical = 36618 ; free virtual = 45782
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file processor_debug_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2905.012 ; gain = 0.000 ; free physical = 36599 ; free virtual = 45763
INFO: [Vivado 12-24828] Executing command : report_utilization -file processor_debug_wrapper_utilization_placed.rpt -pb processor_debug_wrapper_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file processor_debug_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2905.012 ; gain = 0.000 ; free physical = 36577 ; free virtual = 45742
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2905.012 ; gain = 0.000 ; free physical = 36577 ; free virtual = 45742
Wrote PlaceDB: Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2905.012 ; gain = 0.000 ; free physical = 36571 ; free virtual = 45741
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2905.012 ; gain = 0.000 ; free physical = 36571 ; free virtual = 45741
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2905.012 ; gain = 0.000 ; free physical = 36570 ; free virtual = 45740
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2905.012 ; gain = 0.000 ; free physical = 36570 ; free virtual = 45740
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2905.012 ; gain = 0.000 ; free physical = 36568 ; free virtual = 45739
Write Physdb Complete: Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2905.012 ; gain = 0.000 ; free physical = 36568 ; free virtual = 45739
INFO: [Common 17-1381] The checkpoint '/home/calma/Workspace/personal/chip8_emulator/chip8_emulator.runs/impl_1/processor_debug_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.3 . Memory (MB): peak = 2905.012 ; gain = 0.000 ; free physical = 36563 ; free virtual = 45730
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 11.973 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
96 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2905.012 ; gain = 0.000 ; free physical = 36559 ; free virtual = 45726
Wrote PlaceDB: Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2905.012 ; gain = 0.000 ; free physical = 36541 ; free virtual = 45712
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2905.012 ; gain = 0.000 ; free physical = 36541 ; free virtual = 45712
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2905.012 ; gain = 0.000 ; free physical = 36539 ; free virtual = 45711
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2905.012 ; gain = 0.000 ; free physical = 36539 ; free virtual = 45711
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2905.012 ; gain = 0.000 ; free physical = 36539 ; free virtual = 45712
Write Physdb Complete: Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2905.012 ; gain = 0.000 ; free physical = 36539 ; free virtual = 45712
INFO: [Common 17-1381] The checkpoint '/home/calma/Workspace/personal/chip8_emulator/chip8_emulator.runs/impl_1/processor_debug_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 8b96af90 ConstDB: 0 ShapeSum: 9290da7e RouteDB: 15f972f0
Post Restoration Checksum: NetGraph: fa7add66 | NumContArr: 2d017097 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2acce4337

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 3022.230 ; gain = 117.219 ; free physical = 36414 ; free virtual = 45585

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2acce4337

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 3022.230 ; gain = 117.219 ; free physical = 36414 ; free virtual = 45585

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2acce4337

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 3022.230 ; gain = 117.219 ; free physical = 36414 ; free virtual = 45585
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 32d2c83e4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 3066.309 ; gain = 161.297 ; free physical = 36388 ; free virtual = 45560
INFO: [Route 35-416] Intermediate Timing Summary | WNS=12.097 | TNS=0.000  | WHS=-0.144 | THS=-59.846|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 3545
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 3545
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2d10c7a16

Time (s): cpu = 00:00:30 ; elapsed = 00:00:23 . Memory (MB): peak = 3066.309 ; gain = 161.297 ; free physical = 36382 ; free virtual = 45554

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 2d10c7a16

Time (s): cpu = 00:00:30 ; elapsed = 00:00:23 . Memory (MB): peak = 3066.309 ; gain = 161.297 ; free physical = 36382 ; free virtual = 45554

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 2433cd006

Time (s): cpu = 00:00:30 ; elapsed = 00:00:23 . Memory (MB): peak = 3066.309 ; gain = 161.297 ; free physical = 36375 ; free virtual = 45546
Phase 4 Initial Routing | Checksum: 2433cd006

Time (s): cpu = 00:00:30 ; elapsed = 00:00:23 . Memory (MB): peak = 3066.309 ; gain = 161.297 ; free physical = 36375 ; free virtual = 45546

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 187
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=11.810 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 1e4c65795

Time (s): cpu = 00:00:32 ; elapsed = 00:00:24 . Memory (MB): peak = 3066.309 ; gain = 161.297 ; free physical = 36374 ; free virtual = 45546

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=11.810 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 2b9b1b262

Time (s): cpu = 00:00:33 ; elapsed = 00:00:24 . Memory (MB): peak = 3066.309 ; gain = 161.297 ; free physical = 36374 ; free virtual = 45546
Phase 5 Rip-up And Reroute | Checksum: 2b9b1b262

Time (s): cpu = 00:00:33 ; elapsed = 00:00:24 . Memory (MB): peak = 3066.309 ; gain = 161.297 ; free physical = 36374 ; free virtual = 45546

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 2b9b1b262

Time (s): cpu = 00:00:33 ; elapsed = 00:00:24 . Memory (MB): peak = 3066.309 ; gain = 161.297 ; free physical = 36374 ; free virtual = 45546

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 2b9b1b262

Time (s): cpu = 00:00:33 ; elapsed = 00:00:24 . Memory (MB): peak = 3066.309 ; gain = 161.297 ; free physical = 36374 ; free virtual = 45546
Phase 6 Delay and Skew Optimization | Checksum: 2b9b1b262

Time (s): cpu = 00:00:33 ; elapsed = 00:00:24 . Memory (MB): peak = 3066.309 ; gain = 161.297 ; free physical = 36374 ; free virtual = 45546

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=11.824 | TNS=0.000  | WHS=0.023  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2809e0e9c

Time (s): cpu = 00:00:33 ; elapsed = 00:00:24 . Memory (MB): peak = 3066.309 ; gain = 161.297 ; free physical = 36374 ; free virtual = 45546
Phase 7 Post Hold Fix | Checksum: 2809e0e9c

Time (s): cpu = 00:00:33 ; elapsed = 00:00:24 . Memory (MB): peak = 3066.309 ; gain = 161.297 ; free physical = 36374 ; free virtual = 45546

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.406855 %
  Global Horizontal Routing Utilization  = 0.513861 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 2809e0e9c

Time (s): cpu = 00:00:34 ; elapsed = 00:00:24 . Memory (MB): peak = 3066.309 ; gain = 161.297 ; free physical = 36374 ; free virtual = 45546

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2809e0e9c

Time (s): cpu = 00:00:34 ; elapsed = 00:00:24 . Memory (MB): peak = 3066.309 ; gain = 161.297 ; free physical = 36374 ; free virtual = 45546

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 222fdc5d3

Time (s): cpu = 00:00:34 ; elapsed = 00:00:25 . Memory (MB): peak = 3066.309 ; gain = 161.297 ; free physical = 36374 ; free virtual = 45546

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 222fdc5d3

Time (s): cpu = 00:00:34 ; elapsed = 00:00:25 . Memory (MB): peak = 3066.309 ; gain = 161.297 ; free physical = 36374 ; free virtual = 45546

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=11.824 | TNS=0.000  | WHS=0.023  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 222fdc5d3

Time (s): cpu = 00:00:34 ; elapsed = 00:00:25 . Memory (MB): peak = 3066.309 ; gain = 161.297 ; free physical = 36374 ; free virtual = 45546
Total Elapsed time in route_design: 24.58 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 1051443f6

Time (s): cpu = 00:00:34 ; elapsed = 00:00:25 . Memory (MB): peak = 3066.309 ; gain = 161.297 ; free physical = 36374 ; free virtual = 45546
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 1051443f6

Time (s): cpu = 00:00:34 ; elapsed = 00:00:25 . Memory (MB): peak = 3066.309 ; gain = 161.297 ; free physical = 36374 ; free virtual = 45546

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
108 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:25 . Memory (MB): peak = 3066.309 ; gain = 161.297 ; free physical = 36341 ; free virtual = 45513
INFO: [Vivado 12-24828] Executing command : report_drc -file processor_debug_wrapper_drc_routed.rpt -pb processor_debug_wrapper_drc_routed.pb -rpx processor_debug_wrapper_drc_routed.rpx
Command: report_drc -file processor_debug_wrapper_drc_routed.rpt -pb processor_debug_wrapper_drc_routed.pb -rpx processor_debug_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/calma/Workspace/personal/chip8_emulator/chip8_emulator.runs/impl_1/processor_debug_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file processor_debug_wrapper_methodology_drc_routed.rpt -pb processor_debug_wrapper_methodology_drc_routed.pb -rpx processor_debug_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file processor_debug_wrapper_methodology_drc_routed.rpt -pb processor_debug_wrapper_methodology_drc_routed.pb -rpx processor_debug_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/calma/Workspace/personal/chip8_emulator/chip8_emulator.runs/impl_1/processor_debug_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file processor_debug_wrapper_timing_summary_routed.rpt -pb processor_debug_wrapper_timing_summary_routed.pb -rpx processor_debug_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file processor_debug_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file processor_debug_wrapper_route_status.rpt -pb processor_debug_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file processor_debug_wrapper_bus_skew_routed.rpt -pb processor_debug_wrapper_bus_skew_routed.pb -rpx processor_debug_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file processor_debug_wrapper_power_routed.rpt -pb processor_debug_wrapper_power_summary_routed.pb -rpx processor_debug_wrapper_power_routed.rpx
Command: report_power -file processor_debug_wrapper_power_routed.rpt -pb processor_debug_wrapper_power_summary_routed.pb -rpx processor_debug_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
128 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file processor_debug_wrapper_clock_utilization_routed.rpt
generate_parallel_reports: Time (s): cpu = 00:00:30 ; elapsed = 00:00:08 . Memory (MB): peak = 3225.469 ; gain = 159.160 ; free physical = 36270 ; free virtual = 45445
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3225.469 ; gain = 0.000 ; free physical = 36269 ; free virtual = 45445
Wrote PlaceDB: Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3225.469 ; gain = 0.000 ; free physical = 36257 ; free virtual = 45437
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3225.469 ; gain = 0.000 ; free physical = 36257 ; free virtual = 45437
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3225.469 ; gain = 0.000 ; free physical = 36257 ; free virtual = 45438
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3225.469 ; gain = 0.000 ; free physical = 36257 ; free virtual = 45438
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3225.469 ; gain = 0.000 ; free physical = 36253 ; free virtual = 45435
Write Physdb Complete: Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.27 . Memory (MB): peak = 3225.469 ; gain = 0.000 ; free physical = 36253 ; free virtual = 45435
INFO: [Common 17-1381] The checkpoint '/home/calma/Workspace/personal/chip8_emulator/chip8_emulator.runs/impl_1/processor_debug_wrapper_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Fri Aug  1 14:00:05 2025...
