-- Project:   Group17Robot
-- Generated: 10/11/2019 12:55:03
-- PSoC Creator  4.2

ENTITY Group17Robot IS
    PORT(
        Tx_1(0)_PAD : OUT std_ulogic;
        Rx_1(0)_PAD : IN std_ulogic;
        RGB_Blue(0)_PAD : OUT std_ulogic;
        RGB_Red(0)_PAD : OUT std_ulogic;
        RGB_Green(0)_PAD : OUT std_ulogic;
        LED_Red(0)_PAD : OUT std_ulogic;
        LED_Green(0)_PAD : OUT std_ulogic;
        Trigger_1(0)_PAD : IN std_ulogic;
        Echo_1(0)_PAD : IN std_ulogic;
        Trigger_2(0)_PAD : IN std_ulogic;
        Trigger_3(0)_PAD : IN std_ulogic;
        Trigger_4(0)_PAD : IN std_ulogic;
        Trigger_5(0)_PAD : IN std_ulogic;
        Echo_2(0)_PAD : IN std_ulogic;
        Echo_3(0)_PAD : IN std_ulogic;
        Echo_4(0)_PAD : IN std_ulogic;
        Echo_5(0)_PAD : IN std_ulogic;
        Motor_1_Forward(0)_PAD : OUT std_ulogic;
        Motor_1_Backward(0)_PAD : OUT std_ulogic;
        Motor_2_Forward(0)_PAD : OUT std_ulogic;
        Motor_2_Backward(0)_PAD : OUT std_ulogic;
        Gripper_Servo(0)_PAD : OUT std_ulogic;
        Rack_Servo(0)_PAD : OUT std_ulogic;
        Gripper_Servo_Disable(0)_PAD : IN std_ulogic;
        Rack_Servo_Disable(0)_PAD : IN std_ulogic;
        LED_Blue(0)_PAD : OUT std_ulogic;
        Pin_Start(0)_PAD : IN std_ulogic;
        Motor_2_Encoder_Output(0)_PAD : IN std_ulogic;
        Motor_1_Encoder_Output(0)_PAD : IN std_ulogic);
    ATTRIBUTE voltage_VDDABUF OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDA OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VUSB OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDD OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO0 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO1 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO2 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO3 OF __DEFAULT__ : ENTITY IS 5e0;
END Group17Robot;

ARCHITECTURE __DEFAULT__ OF Group17Robot IS
    SIGNAL AMuxHw_1_Decoder_old_id_0 : bit;
    SIGNAL AMuxHw_1_Decoder_one_hot_0 : bit;
    SIGNAL AMuxHw_1_Decoder_one_hot_1 : bit;
    SIGNAL ClockBlock_100k : bit;
    SIGNAL ClockBlock_1k : bit;
    SIGNAL ClockBlock_32k : bit;
    SIGNAL ClockBlock_BUS_CLK : bit;
    ATTRIBUTE global_signal OF ClockBlock_BUS_CLK : SIGNAL IS true;
    SIGNAL ClockBlock_BUS_CLK_local : bit;
    SIGNAL ClockBlock_ILO : bit;
    SIGNAL ClockBlock_IMO : bit;
    SIGNAL ClockBlock_MASTER_CLK : bit;
    SIGNAL ClockBlock_PLL_OUT : bit;
    SIGNAL ClockBlock_XTAL : bit;
    SIGNAL ClockBlock_XTAL_32KHZ : bit;
    SIGNAL Echo_1(0)__PA : bit;
    SIGNAL Echo_2(0)__PA : bit;
    SIGNAL Echo_3(0)__PA : bit;
    SIGNAL Echo_4(0)__PA : bit;
    SIGNAL Echo_5(0)__PA : bit;
    SIGNAL Gripper_Servo(0)__PA : bit;
    SIGNAL Gripper_Servo_Disable(0)__PA : bit;
    SIGNAL LED_Blue(0)__PA : bit;
    SIGNAL LED_Green(0)__PA : bit;
    SIGNAL LED_Red(0)__PA : bit;
    SIGNAL Motor_1_Backward(0)__PA : bit;
    SIGNAL Motor_1_Encoder_Output(0)__PA : bit;
    SIGNAL Motor_1_Forward(0)__PA : bit;
    SIGNAL Motor_2_Backward(0)__PA : bit;
    SIGNAL Motor_2_Encoder_Output(0)__PA : bit;
    SIGNAL Motor_2_Forward(0)__PA : bit;
    SIGNAL Net_10 : bit;
    ATTRIBUTE udbclken_assigned OF Net_10 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_10 : SIGNAL IS true;
    SIGNAL Net_10_local : bit;
    SIGNAL Net_122 : bit;
    SIGNAL Net_124 : bit;
    ATTRIBUTE soft OF Net_124 : SIGNAL IS 1;
    SIGNAL Net_129 : bit;
    SIGNAL Net_130 : bit;
    SIGNAL Net_144 : bit;
    SIGNAL Net_145 : bit;
    SIGNAL Net_146 : bit;
    SIGNAL Net_147 : bit;
    SIGNAL Net_148 : bit;
    SIGNAL Net_149 : bit;
    SIGNAL Net_150 : bit;
    SIGNAL Net_151 : bit;
    SIGNAL Net_155_0 : bit;
    SIGNAL Net_155_1 : bit;
    SIGNAL Net_155_2 : bit;
    SIGNAL Net_1916 : bit;
    SIGNAL Net_1983 : bit;
    SIGNAL Net_2004 : bit;
    ATTRIBUTE udbclken_assigned OF Net_2004 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_2004 : SIGNAL IS true;
    SIGNAL Net_2004_local : bit;
    SIGNAL Net_2011 : bit;
    SIGNAL Net_2022 : bit;
    SIGNAL Net_2025 : bit;
    SIGNAL Net_2026 : bit;
    SIGNAL Net_2027 : bit;
    ATTRIBUTE global_signal OF Net_2027 : SIGNAL IS true;
    SIGNAL Net_2027_local : bit;
    SIGNAL Net_2035 : bit;
    ATTRIBUTE POWER OF Net_2035 : SIGNAL IS true;
    SIGNAL Net_235 : bit;
    SIGNAL Net_236 : bit;
    SIGNAL Net_237 : bit;
    SIGNAL Net_238 : bit;
    SIGNAL Net_391 : bit;
    ATTRIBUTE global_signal OF Net_391 : SIGNAL IS true;
    SIGNAL Net_391_local : bit;
    SIGNAL Net_438 : bit;
    SIGNAL Net_442 : bit;
    SIGNAL Net_466 : bit;
    SIGNAL Net_470 : bit;
    SIGNAL Net_526_0 : bit;
    SIGNAL Net_526_1 : bit;
    SIGNAL Net_548 : bit;
    SIGNAL Net_553 : bit;
    SIGNAL Net_570 : bit;
    ATTRIBUTE udbclken_assigned OF Net_570 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_570 : SIGNAL IS true;
    SIGNAL Net_570_local : bit;
    SIGNAL Net_571 : bit;
    SIGNAL Net_582 : bit;
    SIGNAL Net_585 : bit;
    SIGNAL Net_593 : bit;
    SIGNAL Net_594 : bit;
    SIGNAL Net_595 : bit;
    SIGNAL Net_596 : bit;
    SIGNAL Net_597 : bit;
    SIGNAL Net_608 : bit;
    SIGNAL Photo_Diode_1(0)__PA : bit;
    SIGNAL Photo_Diode_2(0)__PA : bit;
    SIGNAL Pin_Start(0)__PA : bit;
    SIGNAL RGB_Blue(0)__PA : bit;
    SIGNAL RGB_Green(0)__PA : bit;
    SIGNAL RGB_Red(0)__PA : bit;
    SIGNAL Rack_Servo(0)__PA : bit;
    SIGNAL Rack_Servo_Disable(0)__PA : bit;
    SIGNAL Rx_1(0)__PA : bit;
    SIGNAL Trigger_1(0)__PA : bit;
    SIGNAL Trigger_2(0)__PA : bit;
    SIGNAL Trigger_3(0)__PA : bit;
    SIGNAL Trigger_4(0)__PA : bit;
    SIGNAL Trigger_5(0)__PA : bit;
    SIGNAL Tx_1(0)__PA : bit;
    SIGNAL \ADC:Net_245_0\ : bit;
    SIGNAL \ADC:Net_245_1\ : bit;
    SIGNAL \ADC:Net_245_2\ : bit;
    SIGNAL \ADC:Net_245_3\ : bit;
    SIGNAL \ADC:Net_245_4\ : bit;
    SIGNAL \ADC:Net_245_5\ : bit;
    SIGNAL \ADC:Net_245_6\ : bit;
    SIGNAL \ADC:Net_245_7\ : bit;
    SIGNAL \ADC:Net_488\ : bit;
    ATTRIBUTE global_signal OF \ADC:Net_488\ : SIGNAL IS true;
    SIGNAL \ADC:Net_488_adig\ : bit;
    SIGNAL \ADC:Net_488_adig_local\ : bit;
    SIGNAL \ADC:Net_488_local\ : bit;
    SIGNAL \ADC:Net_93\ : bit;
    ATTRIBUTE global_signal OF \ADC:Net_93\ : SIGNAL IS true;
    SIGNAL \ADC:Net_93_local\ : bit;
    SIGNAL \ADC:aclock\ : bit;
    SIGNAL \ADC:mod_dat_0\ : bit;
    SIGNAL \ADC:mod_dat_1\ : bit;
    SIGNAL \ADC:mod_dat_2\ : bit;
    SIGNAL \ADC:mod_dat_3\ : bit;
    SIGNAL \ADC:mod_reset\ : bit;
    SIGNAL \Drift_Check_Timer:Net_261\ : bit;
    SIGNAL \Drift_Check_Timer:Net_51\ : bit;
    SIGNAL \Gripper_Servo_PWM:Net_54\ : bit;
    SIGNAL \Gripper_Servo_PWM:Net_63\ : bit;
    SIGNAL \Motor_1_Encoder_Counts:CounterUDB:cmp_out_i\ : bit;
    SIGNAL \Motor_1_Encoder_Counts:CounterUDB:control_0\ : bit;
    SIGNAL \Motor_1_Encoder_Counts:CounterUDB:control_1\ : bit;
    SIGNAL \Motor_1_Encoder_Counts:CounterUDB:control_2\ : bit;
    SIGNAL \Motor_1_Encoder_Counts:CounterUDB:control_3\ : bit;
    SIGNAL \Motor_1_Encoder_Counts:CounterUDB:control_4\ : bit;
    SIGNAL \Motor_1_Encoder_Counts:CounterUDB:control_5\ : bit;
    SIGNAL \Motor_1_Encoder_Counts:CounterUDB:control_6\ : bit;
    SIGNAL \Motor_1_Encoder_Counts:CounterUDB:control_7\ : bit;
    SIGNAL \Motor_1_Encoder_Counts:CounterUDB:count_enable\ : bit;
    SIGNAL \Motor_1_Encoder_Counts:CounterUDB:count_stored_i\ : bit;
    SIGNAL \Motor_1_Encoder_Counts:CounterUDB:overflow_reg_i\ : bit;
    SIGNAL \Motor_1_Encoder_Counts:CounterUDB:per_equal\ : bit;
    SIGNAL \Motor_1_Encoder_Counts:CounterUDB:prevCompare\ : bit;
    SIGNAL \Motor_2_Encoder_Counts:CounterUDB:sC16:counterdp:u0.ce0__sig\ : bit;
    SIGNAL \Motor_1_Encoder_Counts:CounterUDB:status_0\ : bit;
    SIGNAL \Motor_1_Encoder_Counts:CounterUDB:status_1\ : bit;
    SIGNAL \Motor_1_Encoder_Counts:CounterUDB:status_2\ : bit;
    SIGNAL \Motor_1_Encoder_Counts:CounterUDB:status_5\ : bit;
    SIGNAL \Motor_1_Encoder_Counts:CounterUDB:status_6\ : bit;
    SIGNAL \Motor_1_driver:PWMUDB:cmp1_less\ : bit;
    SIGNAL \Motor_1_driver:PWMUDB:cmp2_less\ : bit;
    SIGNAL \Motor_1_driver:PWMUDB:control_0\ : bit;
    SIGNAL \Motor_1_driver:PWMUDB:control_1\ : bit;
    SIGNAL \Motor_1_driver:PWMUDB:control_2\ : bit;
    SIGNAL \Motor_1_driver:PWMUDB:control_3\ : bit;
    SIGNAL \Motor_1_driver:PWMUDB:control_4\ : bit;
    SIGNAL \Motor_1_driver:PWMUDB:control_5\ : bit;
    SIGNAL \Motor_1_driver:PWMUDB:control_6\ : bit;
    SIGNAL \Motor_1_driver:PWMUDB:control_7\ : bit;
    SIGNAL \Motor_1_driver:PWMUDB:prevCompare1\ : bit;
    SIGNAL \Motor_1_driver:PWMUDB:prevCompare2\ : bit;
    SIGNAL \Motor_1_driver:PWMUDB:runmode_enable\ : bit;
    SIGNAL \Motor_1_Encoder_Counts:CounterUDB:sC16:counterdp:u0.ce0__sig\ : bit;
    SIGNAL \Motor_1_driver:PWMUDB:status_0\ : bit;
    SIGNAL \Motor_1_driver:PWMUDB:status_1\ : bit;
    SIGNAL \Motor_1_driver:PWMUDB:status_2\ : bit;
    SIGNAL \Motor_1_driver:PWMUDB:status_3\ : bit;
    SIGNAL \Motor_1_driver:PWMUDB:tc_i\ : bit;
    SIGNAL \Motor_2_Encoder_Counts:CounterUDB:cmp_out_i\ : bit;
    SIGNAL \Motor_2_Encoder_Counts:CounterUDB:control_0\ : bit;
    SIGNAL \Motor_2_Encoder_Counts:CounterUDB:control_1\ : bit;
    SIGNAL \Motor_2_Encoder_Counts:CounterUDB:control_2\ : bit;
    SIGNAL \Motor_2_Encoder_Counts:CounterUDB:control_3\ : bit;
    SIGNAL \Motor_2_Encoder_Counts:CounterUDB:control_4\ : bit;
    SIGNAL \Motor_2_Encoder_Counts:CounterUDB:control_5\ : bit;
    SIGNAL \Motor_2_Encoder_Counts:CounterUDB:control_6\ : bit;
    SIGNAL \Motor_2_Encoder_Counts:CounterUDB:control_7\ : bit;
    SIGNAL \Motor_2_Encoder_Counts:CounterUDB:count_enable\ : bit;
    SIGNAL \Motor_2_Encoder_Counts:CounterUDB:count_stored_i\ : bit;
    SIGNAL \Motor_2_Encoder_Counts:CounterUDB:overflow_reg_i\ : bit;
    SIGNAL \Motor_2_Encoder_Counts:CounterUDB:per_equal\ : bit;
    SIGNAL \Motor_2_Encoder_Counts:CounterUDB:prevCompare\ : bit;
    SIGNAL \Motor_2_Encoder_Counts:CounterUDB:status_0\ : bit;
    SIGNAL \Motor_2_Encoder_Counts:CounterUDB:status_1\ : bit;
    SIGNAL \Motor_2_Encoder_Counts:CounterUDB:status_2\ : bit;
    SIGNAL \Motor_2_Encoder_Counts:CounterUDB:status_5\ : bit;
    SIGNAL \Motor_2_Encoder_Counts:CounterUDB:status_6\ : bit;
    SIGNAL \Motor_2_driver:PWMUDB:cmp1_less\ : bit;
    SIGNAL \Motor_2_driver:PWMUDB:cmp2_less\ : bit;
    SIGNAL \Motor_2_driver:PWMUDB:control_0\ : bit;
    SIGNAL \Motor_2_driver:PWMUDB:control_1\ : bit;
    SIGNAL \Motor_2_driver:PWMUDB:control_2\ : bit;
    SIGNAL \Motor_2_driver:PWMUDB:control_3\ : bit;
    SIGNAL \Motor_2_driver:PWMUDB:control_4\ : bit;
    SIGNAL \Motor_2_driver:PWMUDB:control_5\ : bit;
    SIGNAL \Motor_2_driver:PWMUDB:control_6\ : bit;
    SIGNAL \Motor_2_driver:PWMUDB:control_7\ : bit;
    SIGNAL \Motor_2_driver:PWMUDB:prevCompare1\ : bit;
    SIGNAL \Motor_2_driver:PWMUDB:prevCompare2\ : bit;
    SIGNAL \Motor_2_driver:PWMUDB:runmode_enable\ : bit;
    SIGNAL \Motor_1_driver:PWMUDB:sP16:pwmdp:u0.ce0__sig\ : bit;
    SIGNAL \Motor_2_driver:PWMUDB:status_0\ : bit;
    SIGNAL \Motor_2_driver:PWMUDB:status_1\ : bit;
    SIGNAL \Motor_2_driver:PWMUDB:status_2\ : bit;
    SIGNAL \Motor_2_driver:PWMUDB:status_3\ : bit;
    SIGNAL \Motor_2_driver:PWMUDB:tc_i\ : bit;
    SIGNAL \Rack_Servo_PWM:Net_54\ : bit;
    SIGNAL \Rack_Servo_PWM:Net_63\ : bit;
    SIGNAL \TIA_1:Net_60\ : bit;
    SIGNAL \Timer_1:TimerUDB:capt_fifo_load\ : bit;
    ATTRIBUTE soft OF \Timer_1:TimerUDB:capt_fifo_load\ : SIGNAL IS 1;
    SIGNAL \Timer_1:TimerUDB:capt_int_temp\ : bit;
    SIGNAL \Timer_1:TimerUDB:capture_last\ : bit;
    SIGNAL \Timer_1:TimerUDB:control_0\ : bit;
    SIGNAL \Timer_1:TimerUDB:control_1\ : bit;
    SIGNAL \Timer_1:TimerUDB:control_2\ : bit;
    SIGNAL \Timer_1:TimerUDB:control_3\ : bit;
    SIGNAL \Timer_1:TimerUDB:control_4\ : bit;
    SIGNAL \Timer_1:TimerUDB:control_5\ : bit;
    SIGNAL \Timer_1:TimerUDB:control_6\ : bit;
    SIGNAL \Timer_1:TimerUDB:control_7\ : bit;
    SIGNAL \Timer_1:TimerUDB:int_capt_count_0\ : bit;
    SIGNAL \Timer_1:TimerUDB:int_capt_count_1\ : bit;
    SIGNAL \Timer_1:TimerUDB:per_zero\ : bit;
    SIGNAL \Timer_1:TimerUDB:run_mode\ : bit;
    SIGNAL \Motor_2_driver:PWMUDB:sP16:pwmdp:u0.ce0__sig\ : bit;
    SIGNAL \Timer_1:TimerUDB:status_2\ : bit;
    SIGNAL \Timer_1:TimerUDB:status_3\ : bit;
    SIGNAL \Timer_1:TimerUDB:status_tc\ : bit;
    SIGNAL \Timer_1:TimerUDB:timer_enable\ : bit;
    SIGNAL \Timer_1:TimerUDB:timer_enable_split\ : bit;
    SIGNAL \Timer_1:TimerUDB:trig_disable\ : bit;
    SIGNAL \UART_1:BUART:counter_load_not\ : bit;
    SIGNAL \UART_1:BUART:pollcount_0\ : bit;
    SIGNAL \UART_1:BUART:pollcount_1\ : bit;
    SIGNAL \UART_1:BUART:rx_bitclk_enable\ : bit;
    SIGNAL \UART_1:BUART:rx_count7_tc\ : bit;
    SIGNAL \UART_1:BUART:rx_count_0\ : bit;
    SIGNAL \UART_1:BUART:rx_count_1\ : bit;
    SIGNAL \UART_1:BUART:rx_count_2\ : bit;
    SIGNAL \UART_1:BUART:rx_count_3\ : bit;
    SIGNAL \UART_1:BUART:rx_count_4\ : bit;
    SIGNAL \UART_1:BUART:rx_count_5\ : bit;
    SIGNAL \UART_1:BUART:rx_count_6\ : bit;
    SIGNAL \UART_1:BUART:rx_counter_load\ : bit;
    SIGNAL \UART_1:BUART:rx_fifofull\ : bit;
    SIGNAL \UART_1:BUART:rx_fifonotempty\ : bit;
    SIGNAL \UART_1:BUART:rx_last\ : bit;
    SIGNAL \UART_1:BUART:rx_load_fifo\ : bit;
    SIGNAL \UART_1:BUART:rx_postpoll\ : bit;
    SIGNAL \UART_1:BUART:rx_state_0\ : bit;
    SIGNAL \UART_1:BUART:rx_state_2\ : bit;
    SIGNAL \UART_1:BUART:rx_state_3\ : bit;
    SIGNAL \UART_1:BUART:rx_state_stop1_reg\ : bit;
    SIGNAL \UART_1:BUART:rx_status_3\ : bit;
    SIGNAL \UART_1:BUART:rx_status_4\ : bit;
    SIGNAL \UART_1:BUART:rx_status_5\ : bit;
    SIGNAL \UART_1:BUART:tx_bitclk\ : bit;
    SIGNAL \UART_1:BUART:tx_bitclk_enable_pre\ : bit;
    SIGNAL \UART_1:BUART:tx_counter_dp\ : bit;
    SIGNAL \UART_1:BUART:tx_ctrl_mark_last\ : bit;
    SIGNAL \UART_1:BUART:tx_fifo_empty\ : bit;
    SIGNAL \UART_1:BUART:tx_fifo_notfull\ : bit;
    SIGNAL \UART_1:BUART:tx_shift_out\ : bit;
    SIGNAL \UART_1:BUART:tx_state_0\ : bit;
    SIGNAL \UART_1:BUART:tx_state_1\ : bit;
    SIGNAL \UART_1:BUART:tx_state_2\ : bit;
    SIGNAL \UART_1:BUART:tx_status_0\ : bit;
    SIGNAL \UART_1:BUART:tx_status_2\ : bit;
    SIGNAL \UART_1:BUART:txn\ : bit;
    SIGNAL \UART_1:Net_9\ : bit;
    ATTRIBUTE udbclken_assigned OF \UART_1:Net_9\ : SIGNAL IS "True";
    ATTRIBUTE global_signal OF \UART_1:Net_9\ : SIGNAL IS true;
    SIGNAL \UART_1:Net_9_local\ : bit;
    SIGNAL \Ultrasonic_Mux_Control:control_3\ : bit;
    SIGNAL \Ultrasonic_Mux_Control:control_4\ : bit;
    SIGNAL \Ultrasonic_Mux_Control:control_5\ : bit;
    SIGNAL \Ultrasonic_Mux_Control:control_6\ : bit;
    SIGNAL \Ultrasonic_Mux_Control:control_7\ : bit;
    SIGNAL \control_led:control_2\ : bit;
    SIGNAL \control_led:control_3\ : bit;
    SIGNAL \control_led:control_4\ : bit;
    SIGNAL \control_led:control_5\ : bit;
    SIGNAL \control_led:control_6\ : bit;
    SIGNAL \control_led:control_7\ : bit;
    SIGNAL \control_photodiode:control_1\ : bit;
    SIGNAL \control_photodiode:control_2\ : bit;
    SIGNAL \control_photodiode:control_3\ : bit;
    SIGNAL \control_photodiode:control_4\ : bit;
    SIGNAL \control_photodiode:control_5\ : bit;
    SIGNAL \control_photodiode:control_6\ : bit;
    SIGNAL \control_photodiode:control_7\ : bit;
    SIGNAL __ONE__ : bit;
    ATTRIBUTE POWER OF __ONE__ : SIGNAL IS true;
    SIGNAL __ZERO__ : bit;
    ATTRIBUTE GROUND OF __ZERO__ : SIGNAL IS true;
    SIGNAL zero : bit;
    ATTRIBUTE GROUND OF zero : SIGNAL IS true;
    SIGNAL \ClockBlock.dclk_glb_ff_3__sig\ : bit;
    SIGNAL \ClockBlock.aclk_glb_ff_0__sig\ : bit;
    SIGNAL \ClockBlock.dclk_glb_ff_6__sig\ : bit;
    SIGNAL \Timer_1:TimerUDB:sT16:timerdp:u0.ce0__sig\ : bit;
    SIGNAL \Timer_1:TimerUDB:sT16:timerdp:u0.cl0__sig\ : bit;
    SIGNAL \Timer_1:TimerUDB:sT16:timerdp:u0.z0__sig\ : bit;
    SIGNAL \Timer_1:TimerUDB:sT16:timerdp:u0.ff0__sig\ : bit;
    SIGNAL \Timer_1:TimerUDB:sT16:timerdp:u0.ce1__sig\ : bit;
    SIGNAL \Timer_1:TimerUDB:sT16:timerdp:u0.cl1__sig\ : bit;
    SIGNAL \Timer_1:TimerUDB:sT16:timerdp:u0.z1__sig\ : bit;
    SIGNAL \Timer_1:TimerUDB:sT16:timerdp:u0.ff1__sig\ : bit;
    SIGNAL \Timer_1:TimerUDB:sT16:timerdp:u0.co_msb__sig\ : bit;
    SIGNAL \Timer_1:TimerUDB:sT16:timerdp:u0.sol_msb__sig\ : bit;
    SIGNAL \Timer_1:TimerUDB:sT16:timerdp:u0.cfbo__sig\ : bit;
    SIGNAL \Timer_1:TimerUDB:sT16:timerdp:u1.sor__sig\ : bit;
    SIGNAL \Timer_1:TimerUDB:sT16:timerdp:u1.cmsbo__sig\ : bit;
    SIGNAL \Motor_2_driver:PWMUDB:sP16:pwmdp:u0.cl0__sig\ : bit;
    SIGNAL \Motor_2_driver:PWMUDB:sP16:pwmdp:u0.z0__sig\ : bit;
    SIGNAL \Motor_2_driver:PWMUDB:sP16:pwmdp:u0.ff0__sig\ : bit;
    SIGNAL \Motor_2_driver:PWMUDB:sP16:pwmdp:u0.ce1__sig\ : bit;
    SIGNAL \Motor_2_driver:PWMUDB:sP16:pwmdp:u0.cl1__sig\ : bit;
    SIGNAL \Motor_2_driver:PWMUDB:sP16:pwmdp:u0.z1__sig\ : bit;
    SIGNAL \Motor_2_driver:PWMUDB:sP16:pwmdp:u0.ff1__sig\ : bit;
    SIGNAL \Motor_2_driver:PWMUDB:sP16:pwmdp:u0.co_msb__sig\ : bit;
    SIGNAL \Motor_2_driver:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\ : bit;
    SIGNAL \Motor_2_driver:PWMUDB:sP16:pwmdp:u0.cfbo__sig\ : bit;
    SIGNAL \Motor_2_driver:PWMUDB:sP16:pwmdp:u1.sor__sig\ : bit;
    SIGNAL \Motor_2_driver:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\ : bit;
    SIGNAL \Motor_1_driver:PWMUDB:sP16:pwmdp:u0.cl0__sig\ : bit;
    SIGNAL \Motor_1_driver:PWMUDB:sP16:pwmdp:u0.z0__sig\ : bit;
    SIGNAL \Motor_1_driver:PWMUDB:sP16:pwmdp:u0.ff0__sig\ : bit;
    SIGNAL \Motor_1_driver:PWMUDB:sP16:pwmdp:u0.ce1__sig\ : bit;
    SIGNAL \Motor_1_driver:PWMUDB:sP16:pwmdp:u0.cl1__sig\ : bit;
    SIGNAL \Motor_1_driver:PWMUDB:sP16:pwmdp:u0.z1__sig\ : bit;
    SIGNAL \Motor_1_driver:PWMUDB:sP16:pwmdp:u0.ff1__sig\ : bit;
    SIGNAL \Motor_1_driver:PWMUDB:sP16:pwmdp:u0.co_msb__sig\ : bit;
    SIGNAL \Motor_1_driver:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\ : bit;
    SIGNAL \Motor_1_driver:PWMUDB:sP16:pwmdp:u0.cfbo__sig\ : bit;
    SIGNAL \Motor_1_driver:PWMUDB:sP16:pwmdp:u1.sor__sig\ : bit;
    SIGNAL \Motor_1_driver:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\ : bit;
    SIGNAL \Motor_1_Encoder_Counts:CounterUDB:sC16:counterdp:u0.cl0__sig\ : bit;
    SIGNAL \Motor_1_Encoder_Counts:CounterUDB:sC16:counterdp:u0.z0__sig\ : bit;
    SIGNAL \Motor_1_Encoder_Counts:CounterUDB:sC16:counterdp:u0.ff0__sig\ : bit;
    SIGNAL \Motor_1_Encoder_Counts:CounterUDB:sC16:counterdp:u0.ce1__sig\ : bit;
    SIGNAL \Motor_1_Encoder_Counts:CounterUDB:sC16:counterdp:u0.cl1__sig\ : bit;
    SIGNAL \Motor_1_Encoder_Counts:CounterUDB:sC16:counterdp:u0.z1__sig\ : bit;
    SIGNAL \Motor_1_Encoder_Counts:CounterUDB:sC16:counterdp:u0.ff1__sig\ : bit;
    SIGNAL \Motor_1_Encoder_Counts:CounterUDB:sC16:counterdp:u0.co_msb__sig\ : bit;
    SIGNAL \Motor_1_Encoder_Counts:CounterUDB:sC16:counterdp:u0.sol_msb__sig\ : bit;
    SIGNAL \Motor_1_Encoder_Counts:CounterUDB:sC16:counterdp:u0.cfbo__sig\ : bit;
    SIGNAL \Motor_1_Encoder_Counts:CounterUDB:sC16:counterdp:u1.sor__sig\ : bit;
    SIGNAL \Motor_1_Encoder_Counts:CounterUDB:sC16:counterdp:u1.cmsbo__sig\ : bit;
    SIGNAL \Motor_2_Encoder_Counts:CounterUDB:sC16:counterdp:u0.cl0__sig\ : bit;
    SIGNAL \Motor_2_Encoder_Counts:CounterUDB:sC16:counterdp:u0.z0__sig\ : bit;
    SIGNAL \Motor_2_Encoder_Counts:CounterUDB:sC16:counterdp:u0.ff0__sig\ : bit;
    SIGNAL \Motor_2_Encoder_Counts:CounterUDB:sC16:counterdp:u0.ce1__sig\ : bit;
    SIGNAL \Motor_2_Encoder_Counts:CounterUDB:sC16:counterdp:u0.cl1__sig\ : bit;
    SIGNAL \Motor_2_Encoder_Counts:CounterUDB:sC16:counterdp:u0.z1__sig\ : bit;
    SIGNAL \Motor_2_Encoder_Counts:CounterUDB:sC16:counterdp:u0.ff1__sig\ : bit;
    SIGNAL \Motor_2_Encoder_Counts:CounterUDB:sC16:counterdp:u0.co_msb__sig\ : bit;
    SIGNAL \Motor_2_Encoder_Counts:CounterUDB:sC16:counterdp:u0.sol_msb__sig\ : bit;
    SIGNAL \Motor_2_Encoder_Counts:CounterUDB:sC16:counterdp:u0.cfbo__sig\ : bit;
    SIGNAL \Motor_2_Encoder_Counts:CounterUDB:sC16:counterdp:u1.sor__sig\ : bit;
    SIGNAL \Motor_2_Encoder_Counts:CounterUDB:sC16:counterdp:u1.cmsbo__sig\ : bit;
    ATTRIBUTE lib_model OF \Timer_1:TimerUDB:timer_enable_split\ : LABEL IS "macrocell1";
    ATTRIBUTE lib_model OF Tx_1(0) : LABEL IS "iocell1";
    ATTRIBUTE Location OF Tx_1(0) : LABEL IS "P12[7]";
    ATTRIBUTE lib_model OF Rx_1(0) : LABEL IS "iocell2";
    ATTRIBUTE Location OF Rx_1(0) : LABEL IS "P12[6]";
    ATTRIBUTE lib_model OF RGB_Blue(0) : LABEL IS "iocell3";
    ATTRIBUTE Location OF RGB_Blue(0) : LABEL IS "P2[3]";
    ATTRIBUTE lib_model OF Photo_Diode_2(0) : LABEL IS "iocell4";
    ATTRIBUTE Location OF Photo_Diode_2(0) : LABEL IS "P2[2]";
    ATTRIBUTE lib_model OF RGB_Red(0) : LABEL IS "iocell5";
    ATTRIBUTE Location OF RGB_Red(0) : LABEL IS "P2[5]";
    ATTRIBUTE lib_model OF RGB_Green(0) : LABEL IS "iocell6";
    ATTRIBUTE Location OF RGB_Green(0) : LABEL IS "P2[4]";
    ATTRIBUTE lib_model OF LED_Red(0) : LABEL IS "iocell7";
    ATTRIBUTE Location OF LED_Red(0) : LABEL IS "P1[7]";
    ATTRIBUTE lib_model OF LED_Green(0) : LABEL IS "iocell8";
    ATTRIBUTE Location OF LED_Green(0) : LABEL IS "P1[6]";
    ATTRIBUTE lib_model OF Trigger_1(0) : LABEL IS "iocell9";
    ATTRIBUTE Location OF Trigger_1(0) : LABEL IS "P12[2]";
    ATTRIBUTE lib_model OF Echo_1(0) : LABEL IS "iocell10";
    ATTRIBUTE Location OF Echo_1(0) : LABEL IS "P12[3]";
    ATTRIBUTE lib_model OF Trigger_2(0) : LABEL IS "iocell11";
    ATTRIBUTE Location OF Trigger_2(0) : LABEL IS "P2[7]";
    ATTRIBUTE lib_model OF Trigger_3(0) : LABEL IS "iocell12";
    ATTRIBUTE Location OF Trigger_3(0) : LABEL IS "P3[0]";
    ATTRIBUTE lib_model OF Trigger_4(0) : LABEL IS "iocell13";
    ATTRIBUTE Location OF Trigger_4(0) : LABEL IS "P0[0]";
    ATTRIBUTE lib_model OF Trigger_5(0) : LABEL IS "iocell14";
    ATTRIBUTE Location OF Trigger_5(0) : LABEL IS "P3[6]";
    ATTRIBUTE lib_model OF Echo_2(0) : LABEL IS "iocell15";
    ATTRIBUTE Location OF Echo_2(0) : LABEL IS "P2[6]";
    ATTRIBUTE lib_model OF Echo_3(0) : LABEL IS "iocell16";
    ATTRIBUTE Location OF Echo_3(0) : LABEL IS "P3[1]";
    ATTRIBUTE lib_model OF Echo_4(0) : LABEL IS "iocell17";
    ATTRIBUTE Location OF Echo_4(0) : LABEL IS "P0[1]";
    ATTRIBUTE lib_model OF Echo_5(0) : LABEL IS "iocell18";
    ATTRIBUTE Location OF Echo_5(0) : LABEL IS "P3[7]";
    ATTRIBUTE lib_model OF Motor_1_Forward(0) : LABEL IS "iocell19";
    ATTRIBUTE Location OF Motor_1_Forward(0) : LABEL IS "P3[5]";
    ATTRIBUTE lib_model OF Motor_1_Backward(0) : LABEL IS "iocell20";
    ATTRIBUTE Location OF Motor_1_Backward(0) : LABEL IS "P3[4]";
    ATTRIBUTE lib_model OF Motor_2_Forward(0) : LABEL IS "iocell21";
    ATTRIBUTE Location OF Motor_2_Forward(0) : LABEL IS "P15[1]";
    ATTRIBUTE lib_model OF Motor_2_Backward(0) : LABEL IS "iocell22";
    ATTRIBUTE Location OF Motor_2_Backward(0) : LABEL IS "P15[5]";
    ATTRIBUTE lib_model OF Gripper_Servo(0) : LABEL IS "iocell23";
    ATTRIBUTE Location OF Gripper_Servo(0) : LABEL IS "P12[4]";
    ATTRIBUTE lib_model OF Rack_Servo(0) : LABEL IS "iocell24";
    ATTRIBUTE Location OF Rack_Servo(0) : LABEL IS "P12[5]";
    ATTRIBUTE lib_model OF Gripper_Servo_Disable(0) : LABEL IS "iocell25";
    ATTRIBUTE Location OF Gripper_Servo_Disable(0) : LABEL IS "P0[5]";
    ATTRIBUTE lib_model OF Rack_Servo_Disable(0) : LABEL IS "iocell26";
    ATTRIBUTE Location OF Rack_Servo_Disable(0) : LABEL IS "P0[6]";
    ATTRIBUTE lib_model OF Photo_Diode_1(0) : LABEL IS "iocell27";
    ATTRIBUTE Location OF Photo_Diode_1(0) : LABEL IS "P1[4]";
    ATTRIBUTE lib_model OF LED_Blue(0) : LABEL IS "iocell28";
    ATTRIBUTE Location OF LED_Blue(0) : LABEL IS "P1[5]";
    ATTRIBUTE lib_model OF Pin_Start(0) : LABEL IS "iocell29";
    ATTRIBUTE Location OF Pin_Start(0) : LABEL IS "P0[7]";
    ATTRIBUTE lib_model OF Motor_2_Encoder_Output(0) : LABEL IS "iocell30";
    ATTRIBUTE Location OF Motor_2_Encoder_Output(0) : LABEL IS "P15[0]";
    ATTRIBUTE lib_model OF Motor_1_Encoder_Output(0) : LABEL IS "iocell31";
    ATTRIBUTE Location OF Motor_1_Encoder_Output(0) : LABEL IS "P3[3]";
    ATTRIBUTE lib_model OF Net_548 : LABEL IS "macrocell2";
    ATTRIBUTE lib_model OF \UART_1:BUART:counter_load_not\ : LABEL IS "macrocell3";
    ATTRIBUTE lib_model OF \UART_1:BUART:tx_status_0\ : LABEL IS "macrocell4";
    ATTRIBUTE lib_model OF \UART_1:BUART:tx_status_2\ : LABEL IS "macrocell5";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_counter_load\ : LABEL IS "macrocell6";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_postpoll\ : LABEL IS "macrocell7";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_status_4\ : LABEL IS "macrocell8";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_status_5\ : LABEL IS "macrocell9";
    ATTRIBUTE lib_model OF \Timer_1:TimerUDB:capt_fifo_load\ : LABEL IS "macrocell10";
    ATTRIBUTE lib_model OF \Timer_1:TimerUDB:status_tc\ : LABEL IS "macrocell11";
    ATTRIBUTE lib_model OF \Motor_2_driver:PWMUDB:status_2\ : LABEL IS "macrocell12";
    ATTRIBUTE lib_model OF \Motor_1_driver:PWMUDB:status_2\ : LABEL IS "macrocell13";
    ATTRIBUTE lib_model OF Net_124 : LABEL IS "macrocell14";
    ATTRIBUTE lib_model OF Net_1916 : LABEL IS "macrocell15";
    ATTRIBUTE lib_model OF Net_571 : LABEL IS "macrocell16";
    ATTRIBUTE lib_model OF Net_597 : LABEL IS "macrocell17";
    ATTRIBUTE lib_model OF Net_593 : LABEL IS "macrocell18";
    ATTRIBUTE lib_model OF Net_595 : LABEL IS "macrocell19";
    ATTRIBUTE lib_model OF Net_594 : LABEL IS "macrocell20";
    ATTRIBUTE lib_model OF Net_596 : LABEL IS "macrocell21";
    ATTRIBUTE lib_model OF \Motor_1_Encoder_Counts:CounterUDB:status_0\ : LABEL IS "macrocell22";
    ATTRIBUTE lib_model OF \Motor_1_Encoder_Counts:CounterUDB:status_2\ : LABEL IS "macrocell23";
    ATTRIBUTE lib_model OF \Motor_1_Encoder_Counts:CounterUDB:count_enable\ : LABEL IS "macrocell24";
    ATTRIBUTE lib_model OF \Motor_2_Encoder_Counts:CounterUDB:status_0\ : LABEL IS "macrocell25";
    ATTRIBUTE lib_model OF \Motor_2_Encoder_Counts:CounterUDB:status_2\ : LABEL IS "macrocell26";
    ATTRIBUTE lib_model OF \Motor_2_Encoder_Counts:CounterUDB:count_enable\ : LABEL IS "macrocell27";
    ATTRIBUTE lib_model OF \control_led:Sync:ctrl_reg\ : LABEL IS "controlcell1";
    ATTRIBUTE lib_model OF __ONE__ : LABEL IS "macrocell28";
    ATTRIBUTE lib_model OF \UART_1:BUART:sTX:TxShifter:u0\ : LABEL IS "datapathcell1";
    ATTRIBUTE lib_model OF \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "datapathcell2";
    ATTRIBUTE lib_model OF \UART_1:BUART:sTX:TxSts\ : LABEL IS "statusicell1";
    ATTRIBUTE lib_model OF \UART_1:BUART:sRX:RxShifter:u0\ : LABEL IS "datapathcell3";
    ATTRIBUTE lib_model OF \UART_1:BUART:sRX:RxSts\ : LABEL IS "statusicell2";
    ATTRIBUTE Location OF \IDAC8_1:viDAC8\ : LABEL IS "F(VIDAC,0)";
    ATTRIBUTE lib_model OF \Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "controlcell2";
    ATTRIBUTE lib_model OF \Timer_1:TimerUDB:rstSts:stsreg\ : LABEL IS "statusicell3";
    ATTRIBUTE lib_model OF \Timer_1:TimerUDB:sT16:timerdp:u0\ : LABEL IS "datapathcell4";
    ATTRIBUTE lib_model OF \Timer_1:TimerUDB:sT16:timerdp:u1\ : LABEL IS "datapathcell5";
    ATTRIBUTE lib_model OF \Motor_2_driver:PWMUDB:genblk1:ctrlreg\ : LABEL IS "controlcell3";
    ATTRIBUTE lib_model OF \Motor_2_driver:PWMUDB:genblk8:stsreg\ : LABEL IS "statusicell4";
    ATTRIBUTE lib_model OF \Motor_2_driver:PWMUDB:sP16:pwmdp:u0\ : LABEL IS "datapathcell6";
    ATTRIBUTE lib_model OF \Motor_2_driver:PWMUDB:sP16:pwmdp:u1\ : LABEL IS "datapathcell7";
    ATTRIBUTE lib_model OF \Motor_1_driver:PWMUDB:genblk1:ctrlreg\ : LABEL IS "controlcell4";
    ATTRIBUTE lib_model OF \Motor_1_driver:PWMUDB:genblk8:stsreg\ : LABEL IS "statusicell5";
    ATTRIBUTE lib_model OF \Motor_1_driver:PWMUDB:sP16:pwmdp:u0\ : LABEL IS "datapathcell8";
    ATTRIBUTE lib_model OF \Motor_1_driver:PWMUDB:sP16:pwmdp:u1\ : LABEL IS "datapathcell9";
    ATTRIBUTE lib_model OF \Ultrasonic_Mux_Control:Sync:ctrl_reg\ : LABEL IS "controlcell5";
    ATTRIBUTE Location OF autoVrefComparator_0 : LABEL IS "F(Comparator,2)";
    ATTRIBUTE Location OF \ADC:DSM\ : LABEL IS "F(DSM,0)";
    ATTRIBUTE Location OF \TIA_1:SC\ : LABEL IS "F(SC,0)";
    ATTRIBUTE lib_model OF \control_photodiode:Sync:ctrl_reg\ : LABEL IS "controlcell6";
    ATTRIBUTE lib_model OF \Motor_1_Encoder_Counts:CounterUDB:sCTRLReg:ctrlreg\ : LABEL IS "controlcell7";
    ATTRIBUTE lib_model OF \Motor_1_Encoder_Counts:CounterUDB:sSTSReg:stsreg\ : LABEL IS "statusicell6";
    ATTRIBUTE lib_model OF \Motor_1_Encoder_Counts:CounterUDB:sC16:counterdp:u0\ : LABEL IS "datapathcell10";
    ATTRIBUTE lib_model OF \Motor_1_Encoder_Counts:CounterUDB:sC16:counterdp:u1\ : LABEL IS "datapathcell11";
    ATTRIBUTE lib_model OF \Motor_2_Encoder_Counts:CounterUDB:sCTRLReg:ctrlreg\ : LABEL IS "controlcell8";
    ATTRIBUTE lib_model OF \Motor_2_Encoder_Counts:CounterUDB:sSTSReg:stsreg\ : LABEL IS "statusicell7";
    ATTRIBUTE lib_model OF \Motor_2_Encoder_Counts:CounterUDB:sC16:counterdp:u0\ : LABEL IS "datapathcell12";
    ATTRIBUTE lib_model OF \Motor_2_Encoder_Counts:CounterUDB:sC16:counterdp:u1\ : LABEL IS "datapathcell13";
    ATTRIBUTE lib_model OF \UART_1:BUART:txn\ : LABEL IS "macrocell29";
    ATTRIBUTE lib_model OF \UART_1:BUART:tx_state_1\ : LABEL IS "macrocell30";
    ATTRIBUTE lib_model OF \UART_1:BUART:tx_state_0\ : LABEL IS "macrocell31";
    ATTRIBUTE lib_model OF \UART_1:BUART:tx_state_2\ : LABEL IS "macrocell32";
    ATTRIBUTE lib_model OF \UART_1:BUART:tx_bitclk\ : LABEL IS "macrocell33";
    ATTRIBUTE lib_model OF \UART_1:BUART:tx_ctrl_mark_last\ : LABEL IS "macrocell34";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_state_0\ : LABEL IS "macrocell35";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_load_fifo\ : LABEL IS "macrocell36";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_state_3\ : LABEL IS "macrocell37";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_state_2\ : LABEL IS "macrocell38";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_bitclk_enable\ : LABEL IS "macrocell39";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_state_stop1_reg\ : LABEL IS "macrocell40";
    ATTRIBUTE lib_model OF \UART_1:BUART:pollcount_1\ : LABEL IS "macrocell41";
    ATTRIBUTE lib_model OF \UART_1:BUART:pollcount_0\ : LABEL IS "macrocell42";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_status_3\ : LABEL IS "macrocell43";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_last\ : LABEL IS "macrocell44";
    ATTRIBUTE lib_model OF AMuxHw_1_Decoder_old_id_0 : LABEL IS "macrocell45";
    ATTRIBUTE lib_model OF AMuxHw_1_Decoder_one_hot_0 : LABEL IS "macrocell46";
    ATTRIBUTE lib_model OF AMuxHw_1_Decoder_one_hot_1 : LABEL IS "macrocell47";
    ATTRIBUTE lib_model OF \Timer_1:TimerUDB:capture_last\ : LABEL IS "macrocell48";
    ATTRIBUTE lib_model OF \Timer_1:TimerUDB:run_mode\ : LABEL IS "macrocell49";
    ATTRIBUTE lib_model OF \Timer_1:TimerUDB:int_capt_count_1\ : LABEL IS "macrocell50";
    ATTRIBUTE lib_model OF \Timer_1:TimerUDB:int_capt_count_0\ : LABEL IS "macrocell51";
    ATTRIBUTE lib_model OF \Timer_1:TimerUDB:capt_int_temp\ : LABEL IS "macrocell52";
    ATTRIBUTE lib_model OF \Timer_1:TimerUDB:timer_enable\ : LABEL IS "macrocell53";
    ATTRIBUTE lib_model OF \Timer_1:TimerUDB:trig_disable\ : LABEL IS "macrocell54";
    ATTRIBUTE lib_model OF \Motor_2_driver:PWMUDB:runmode_enable\ : LABEL IS "macrocell55";
    ATTRIBUTE lib_model OF \Motor_2_driver:PWMUDB:prevCompare1\ : LABEL IS "macrocell56";
    ATTRIBUTE lib_model OF \Motor_2_driver:PWMUDB:prevCompare2\ : LABEL IS "macrocell57";
    ATTRIBUTE lib_model OF \Motor_2_driver:PWMUDB:status_0\ : LABEL IS "macrocell58";
    ATTRIBUTE lib_model OF \Motor_2_driver:PWMUDB:status_1\ : LABEL IS "macrocell59";
    ATTRIBUTE lib_model OF Net_237 : LABEL IS "macrocell60";
    ATTRIBUTE lib_model OF Net_238 : LABEL IS "macrocell61";
    ATTRIBUTE lib_model OF \Motor_1_driver:PWMUDB:runmode_enable\ : LABEL IS "macrocell62";
    ATTRIBUTE lib_model OF \Motor_1_driver:PWMUDB:prevCompare1\ : LABEL IS "macrocell63";
    ATTRIBUTE lib_model OF \Motor_1_driver:PWMUDB:prevCompare2\ : LABEL IS "macrocell64";
    ATTRIBUTE lib_model OF \Motor_1_driver:PWMUDB:status_0\ : LABEL IS "macrocell65";
    ATTRIBUTE lib_model OF \Motor_1_driver:PWMUDB:status_1\ : LABEL IS "macrocell66";
    ATTRIBUTE lib_model OF Net_235 : LABEL IS "macrocell67";
    ATTRIBUTE lib_model OF Net_236 : LABEL IS "macrocell68";
    ATTRIBUTE lib_model OF \Motor_1_Encoder_Counts:CounterUDB:overflow_reg_i\ : LABEL IS "macrocell69";
    ATTRIBUTE lib_model OF \Motor_1_Encoder_Counts:CounterUDB:prevCompare\ : LABEL IS "macrocell70";
    ATTRIBUTE lib_model OF \Motor_1_Encoder_Counts:CounterUDB:count_stored_i\ : LABEL IS "macrocell71";
    ATTRIBUTE lib_model OF \Motor_2_Encoder_Counts:CounterUDB:overflow_reg_i\ : LABEL IS "macrocell72";
    ATTRIBUTE lib_model OF \Motor_2_Encoder_Counts:CounterUDB:prevCompare\ : LABEL IS "macrocell73";
    ATTRIBUTE lib_model OF \Motor_2_Encoder_Counts:CounterUDB:count_stored_i\ : LABEL IS "macrocell74";
    COMPONENT clockblockcell
        PORT (
            dclk_0 : OUT std_ulogic;
            dclk_1 : OUT std_ulogic;
            dclk_2 : OUT std_ulogic;
            dclk_3 : OUT std_ulogic;
            dclk_4 : OUT std_ulogic;
            dclk_5 : OUT std_ulogic;
            dclk_6 : OUT std_ulogic;
            dclk_7 : OUT std_ulogic;
            dclk_glb_0 : OUT std_ulogic;
            dclk_glb_1 : OUT std_ulogic;
            dclk_glb_2 : OUT std_ulogic;
            dclk_glb_3 : OUT std_ulogic;
            dclk_glb_4 : OUT std_ulogic;
            dclk_glb_5 : OUT std_ulogic;
            dclk_glb_6 : OUT std_ulogic;
            dclk_glb_7 : OUT std_ulogic;
            aclk_0 : OUT std_ulogic;
            aclk_1 : OUT std_ulogic;
            aclk_2 : OUT std_ulogic;
            aclk_3 : OUT std_ulogic;
            aclk_glb_0 : OUT std_ulogic;
            aclk_glb_1 : OUT std_ulogic;
            aclk_glb_2 : OUT std_ulogic;
            aclk_glb_3 : OUT std_ulogic;
            clk_a_dig_0 : OUT std_ulogic;
            clk_a_dig_1 : OUT std_ulogic;
            clk_a_dig_2 : OUT std_ulogic;
            clk_a_dig_3 : OUT std_ulogic;
            clk_a_dig_glb_0 : OUT std_ulogic;
            clk_a_dig_glb_1 : OUT std_ulogic;
            clk_a_dig_glb_2 : OUT std_ulogic;
            clk_a_dig_glb_3 : OUT std_ulogic;
            clk_bus : OUT std_ulogic;
            clk_bus_glb : OUT std_ulogic;
            clk_sync : OUT std_ulogic;
            clk_32k_xtal : OUT std_ulogic;
            clk_100k : OUT std_ulogic;
            clk_32k : OUT std_ulogic;
            clk_1k : OUT std_ulogic;
            clk_usb : OUT std_ulogic;
            xmhz_xerr : OUT std_ulogic;
            pll_lock_out : OUT std_ulogic;
            dsi_dig_div_0 : IN std_ulogic;
            dsi_dig_div_1 : IN std_ulogic;
            dsi_dig_div_2 : IN std_ulogic;
            dsi_dig_div_3 : IN std_ulogic;
            dsi_dig_div_4 : IN std_ulogic;
            dsi_dig_div_5 : IN std_ulogic;
            dsi_dig_div_6 : IN std_ulogic;
            dsi_dig_div_7 : IN std_ulogic;
            dsi_ana_div_0 : IN std_ulogic;
            dsi_ana_div_1 : IN std_ulogic;
            dsi_ana_div_2 : IN std_ulogic;
            dsi_ana_div_3 : IN std_ulogic;
            dsi_glb_div : IN std_ulogic;
            dsi_clkin_div : IN std_ulogic;
            imo : OUT std_ulogic;
            ilo : OUT std_ulogic;
            xtal : OUT std_ulogic;
            pllout : OUT std_ulogic;
            clk_bus_glb_ff : OUT std_ulogic;
            aclk_glb_ff_0 : OUT std_ulogic;
            clk_a_dig_glb_ff_0 : OUT std_ulogic;
            aclk_glb_ff_1 : OUT std_ulogic;
            clk_a_dig_glb_ff_1 : OUT std_ulogic;
            aclk_glb_ff_2 : OUT std_ulogic;
            clk_a_dig_glb_ff_2 : OUT std_ulogic;
            aclk_glb_ff_3 : OUT std_ulogic;
            clk_a_dig_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_0 : OUT std_ulogic;
            dclk_glb_ff_1 : OUT std_ulogic;
            dclk_glb_ff_2 : OUT std_ulogic;
            dclk_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_4 : OUT std_ulogic;
            dclk_glb_ff_5 : OUT std_ulogic;
            dclk_glb_ff_6 : OUT std_ulogic;
            dclk_glb_ff_7 : OUT std_ulogic);
    END COMPONENT;
    COMPONENT comparatorcell
        PORT (
            out : OUT std_ulogic;
            clk_udb : IN std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT controlcell
        PORT (
            control_0 : OUT std_ulogic;
            control_1 : OUT std_ulogic;
            control_2 : OUT std_ulogic;
            control_3 : OUT std_ulogic;
            control_4 : OUT std_ulogic;
            control_5 : OUT std_ulogic;
            control_6 : OUT std_ulogic;
            control_7 : OUT std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF controlcell : COMPONENT IS "clock";
    ATTRIBUTE udb_clken OF controlcell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF controlcell : COMPONENT IS "reset";
    COMPONENT count7cell
        PORT (
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            load : IN std_ulogic;
            enable : IN std_ulogic;
            clk_en : IN std_ulogic;
            count_0 : OUT std_ulogic;
            count_1 : OUT std_ulogic;
            count_2 : OUT std_ulogic;
            count_3 : OUT std_ulogic;
            count_4 : OUT std_ulogic;
            count_5 : OUT std_ulogic;
            count_6 : OUT std_ulogic;
            tc : OUT std_ulogic;
            clock_n : IN std_ulogic;
            extclk : IN std_ulogic;
            extclk_n : IN std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF count7cell : COMPONENT IS "clock,clock_n,extclk,extclk_n";
    ATTRIBUTE udb_clken OF count7cell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF count7cell : COMPONENT IS "reset";
    COMPONENT datapathcell
        PORT (
            clock : IN std_ulogic;
            clk_en : IN std_ulogic;
            reset : IN std_ulogic;
            cs_addr_0 : IN std_ulogic;
            cs_addr_1 : IN std_ulogic;
            cs_addr_2 : IN std_ulogic;
            route_si : IN std_ulogic;
            route_ci : IN std_ulogic;
            f0_load : IN std_ulogic;
            f1_load : IN std_ulogic;
            d0_load : IN std_ulogic;
            d1_load : IN std_ulogic;
            ce0_reg : OUT std_ulogic;
            cl0_reg : OUT std_ulogic;
            z0_reg : OUT std_ulogic;
            f0_reg : OUT std_ulogic;
            ce1_reg : OUT std_ulogic;
            cl1_reg : OUT std_ulogic;
            z1_reg : OUT std_ulogic;
            f1_reg : OUT std_ulogic;
            ov_msb_reg : OUT std_ulogic;
            co_msb_reg : OUT std_ulogic;
            cmsb_reg : OUT std_ulogic;
            so_reg : OUT std_ulogic;
            f0_bus_stat_reg : OUT std_ulogic;
            f0_blk_stat_reg : OUT std_ulogic;
            f1_bus_stat_reg : OUT std_ulogic;
            f1_blk_stat_reg : OUT std_ulogic;
            ce0_comb : OUT std_ulogic;
            cl0_comb : OUT std_ulogic;
            z0_comb : OUT std_ulogic;
            f0_comb : OUT std_ulogic;
            ce1_comb : OUT std_ulogic;
            cl1_comb : OUT std_ulogic;
            z1_comb : OUT std_ulogic;
            f1_comb : OUT std_ulogic;
            ov_msb_comb : OUT std_ulogic;
            co_msb_comb : OUT std_ulogic;
            cmsb_comb : OUT std_ulogic;
            so_comb : OUT std_ulogic;
            f0_bus_stat_comb : OUT std_ulogic;
            f0_blk_stat_comb : OUT std_ulogic;
            f1_bus_stat_comb : OUT std_ulogic;
            f1_blk_stat_comb : OUT std_ulogic;
            p_in_0 : IN std_ulogic;
            p_in_1 : IN std_ulogic;
            p_in_2 : IN std_ulogic;
            p_in_3 : IN std_ulogic;
            p_in_4 : IN std_ulogic;
            p_in_5 : IN std_ulogic;
            p_in_6 : IN std_ulogic;
            p_in_7 : IN std_ulogic;
            p_out_0 : OUT std_ulogic;
            p_out_1 : OUT std_ulogic;
            p_out_2 : OUT std_ulogic;
            p_out_3 : OUT std_ulogic;
            p_out_4 : OUT std_ulogic;
            p_out_5 : OUT std_ulogic;
            p_out_6 : OUT std_ulogic;
            p_out_7 : OUT std_ulogic;
            ce0i : IN std_ulogic;
            ce0 : OUT std_ulogic;
            cl0i : IN std_ulogic;
            cl0 : OUT std_ulogic;
            z0i : IN std_ulogic;
            z0 : OUT std_ulogic;
            ff0i : IN std_ulogic;
            ff0 : OUT std_ulogic;
            ce1i : IN std_ulogic;
            ce1 : OUT std_ulogic;
            cl1i : IN std_ulogic;
            cl1 : OUT std_ulogic;
            z1i : IN std_ulogic;
            z1 : OUT std_ulogic;
            ff1i : IN std_ulogic;
            ff1 : OUT std_ulogic;
            cap0i : IN std_ulogic;
            cap0 : OUT std_ulogic;
            cap1i : IN std_ulogic;
            cap1 : OUT std_ulogic;
            ci : IN std_ulogic;
            co_msb : OUT std_ulogic;
            sir : IN std_ulogic;
            sol_msb : OUT std_ulogic;
            cfbi : IN std_ulogic;
            cfbo : OUT std_ulogic;
            sil : IN std_ulogic;
            sor : OUT std_ulogic;
            cmsbi : IN std_ulogic;
            cmsbo : OUT std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF datapathcell : COMPONENT IS "clock";
    ATTRIBUTE udb_clken OF datapathcell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF datapathcell : COMPONENT IS "reset";
    ATTRIBUTE udb_chain OF datapathcell : COMPONENT IS "ce0i,ce0,cl0i,cl0,z0i,z0,ff0i,ff0,ce1i,ce1,cl1i,cl1,z1i,z1,ff1i,ff1,cap0i,cap0,cap1i,cap1,ci,co_msb,sir,sol_msb,cfbi,cfbo,sil,sor,cmsbi,cmsbo";
    ATTRIBUTE chain_lsb OF datapathcell : COMPONENT IS "ce0i,cl0i,z0i,ff0i,ce1i,cl1i,z1i,ff1i,cap0i,cap1i,ci,sir,cfbi,sor,cmsbo";
    ATTRIBUTE chain_msb OF datapathcell : COMPONENT IS "ce0,cl0,z0,ff0,ce1,cl1,z1,ff1,cap0,cap1,co_msb,sol_msb,cfbo,sil,cmsbi";
    COMPONENT decimatorcell
        PORT (
            aclock : IN std_ulogic;
            mod_dat_0 : IN std_ulogic;
            mod_dat_1 : IN std_ulogic;
            mod_dat_2 : IN std_ulogic;
            mod_dat_3 : IN std_ulogic;
            ext_start : IN std_ulogic;
            modrst : OUT std_ulogic;
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT dsmodcell
        PORT (
            aclock : IN std_ulogic;
            modbitin_udb : IN std_ulogic;
            reset_udb : IN std_ulogic;
            reset_dec : IN std_ulogic;
            dec_clock : OUT std_ulogic;
            mod_dat_0 : OUT std_ulogic;
            mod_dat_1 : OUT std_ulogic;
            mod_dat_2 : OUT std_ulogic;
            mod_dat_3 : OUT std_ulogic;
            dout_udb_0 : OUT std_ulogic;
            dout_udb_1 : OUT std_ulogic;
            dout_udb_2 : OUT std_ulogic;
            dout_udb_3 : OUT std_ulogic;
            dout_udb_4 : OUT std_ulogic;
            dout_udb_5 : OUT std_ulogic;
            dout_udb_6 : OUT std_ulogic;
            dout_udb_7 : OUT std_ulogic;
            extclk_cp_udb : IN std_ulogic;
            clk_udb : IN std_ulogic);
    END COMPONENT;
    COMPONENT interrupt
        PORT (
            interrupt : IN std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT iocell
        PORT (
            oe : IN std_ulogic;
            fb : OUT std_ulogic;
            pa_out : OUT std_ulogic;
            pin_input : IN std_ulogic;
            pad_in : IN std_ulogic;
            pad_out : OUT std_ulogic;
            oe_reg : OUT std_ulogic;
            oe_internal : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT logicalport
        PORT (
            interrupt : OUT std_ulogic;
            precharge : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT macrocell
        PORT (
            main_0 : IN std_ulogic;
            main_1 : IN std_ulogic;
            main_2 : IN std_ulogic;
            main_3 : IN std_ulogic;
            main_4 : IN std_ulogic;
            main_5 : IN std_ulogic;
            main_6 : IN std_ulogic;
            main_7 : IN std_ulogic;
            main_8 : IN std_ulogic;
            main_9 : IN std_ulogic;
            main_10 : IN std_ulogic;
            main_11 : IN std_ulogic;
            ar_0 : IN std_ulogic;
            ap_0 : IN std_ulogic;
            clock_0 : IN std_ulogic;
            clk_en : IN std_ulogic;
            cin : IN std_ulogic;
            cpt0_0 : IN std_ulogic;
            cpt0_1 : IN std_ulogic;
            cpt0_2 : IN std_ulogic;
            cpt0_3 : IN std_ulogic;
            cpt0_4 : IN std_ulogic;
            cpt0_5 : IN std_ulogic;
            cpt0_6 : IN std_ulogic;
            cpt0_7 : IN std_ulogic;
            cpt0_8 : IN std_ulogic;
            cpt0_9 : IN std_ulogic;
            cpt0_10 : IN std_ulogic;
            cpt0_11 : IN std_ulogic;
            cpt1_0 : IN std_ulogic;
            cpt1_1 : IN std_ulogic;
            cpt1_2 : IN std_ulogic;
            cpt1_3 : IN std_ulogic;
            cpt1_4 : IN std_ulogic;
            cpt1_5 : IN std_ulogic;
            cpt1_6 : IN std_ulogic;
            cpt1_7 : IN std_ulogic;
            cpt1_8 : IN std_ulogic;
            cpt1_9 : IN std_ulogic;
            cpt1_10 : IN std_ulogic;
            cpt1_11 : IN std_ulogic;
            cout : OUT std_ulogic;
            q : OUT std_ulogic;
            q_fixed : OUT std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF macrocell : COMPONENT IS "clock_0";
    ATTRIBUTE udb_clken OF macrocell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF macrocell : COMPONENT IS "ar_0";
    ATTRIBUTE udb_preset OF macrocell : COMPONENT IS "ap_0";
    ATTRIBUTE udb_chain OF macrocell : COMPONENT IS "cin,cout";
    ATTRIBUTE chain_lsb OF macrocell : COMPONENT IS "cin";
    ATTRIBUTE chain_msb OF macrocell : COMPONENT IS "cout";
    COMPONENT sccell
        PORT (
            aclk : IN std_ulogic;
            bst_clk : IN std_ulogic;
            clk_udb : IN std_ulogic;
            modout : OUT std_ulogic;
            dyn_cntl_udb : IN std_ulogic);
    END COMPONENT;
    COMPONENT statusicell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            interrupt : OUT std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF statusicell : COMPONENT IS "clock";
    ATTRIBUTE udb_clken OF statusicell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF statusicell : COMPONENT IS "reset";
    COMPONENT timercell
        PORT (
            clock : IN std_ulogic;
            kill : IN std_ulogic;
            enable : IN std_ulogic;
            capture : IN std_ulogic;
            timer_reset : IN std_ulogic;
            tc : OUT std_ulogic;
            cmp : OUT std_ulogic;
            irq : OUT std_ulogic);
    END COMPONENT;
    COMPONENT vidaccell
        PORT (
            data_0 : IN std_ulogic;
            data_1 : IN std_ulogic;
            data_2 : IN std_ulogic;
            data_3 : IN std_ulogic;
            data_4 : IN std_ulogic;
            data_5 : IN std_ulogic;
            data_6 : IN std_ulogic;
            data_7 : IN std_ulogic;
            strobe : IN std_ulogic;
            strobe_udb : IN std_ulogic;
            reset : IN std_ulogic;
            idir : IN std_ulogic;
            ioff : IN std_ulogic);
    END COMPONENT;
BEGIN

    \Timer_1:TimerUDB:timer_enable_split\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2) + (main_3) + (!main_4 * !main_9 * !main_10 * !main_11) + (!main_5 * !main_10 * main_11) + (!main_6 * main_10 * !main_11) + (!main_7 * main_10 * main_11) + (!main_8 * main_9) + (main_9 * main_11)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Timer_1:TimerUDB:timer_enable_split\,
            main_0 => \Timer_1:TimerUDB:timer_enable\,
            main_1 => \Timer_1:TimerUDB:run_mode\,
            main_2 => \Timer_1:TimerUDB:per_zero\,
            main_3 => \Timer_1:TimerUDB:trig_disable\,
            main_4 => Net_130,
            main_5 => Net_148,
            main_6 => Net_149,
            main_7 => Net_150,
            main_8 => Net_151,
            main_9 => Net_155_2,
            main_10 => Net_155_1,
            main_11 => Net_155_0);

    ClockBlock:clockblockcell
        PORT MAP(
            imo => ClockBlock_IMO,
            pllout => ClockBlock_PLL_OUT,
            ilo => ClockBlock_ILO,
            clk_100k => ClockBlock_100k,
            clk_1k => ClockBlock_1k,
            clk_32k => ClockBlock_32k,
            xtal => ClockBlock_XTAL,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ,
            clk_sync => ClockBlock_MASTER_CLK,
            clk_bus_glb => ClockBlock_BUS_CLK,
            clk_bus => ClockBlock_BUS_CLK_local,
            dsi_clkin_div => open,
            dsi_glb_div => open,
            dclk_glb_0 => \ADC:Net_93\,
            dclk_0 => \ADC:Net_93_local\,
            dclk_glb_1 => Net_570,
            dclk_1 => Net_570_local,
            dclk_glb_2 => Net_10,
            dclk_2 => Net_10_local,
            dclk_glb_3 => Net_391,
            dclk_3 => Net_391_local,
            aclk_glb_0 => \ADC:Net_488\,
            aclk_0 => \ADC:Net_488_local\,
            clk_a_dig_glb_0 => \ADC:Net_488_adig\,
            clk_a_dig_0 => \ADC:Net_488_adig_local\,
            dclk_glb_4 => \UART_1:Net_9\,
            dclk_4 => \UART_1:Net_9_local\,
            dclk_glb_5 => Net_2004,
            dclk_5 => Net_2004_local,
            dclk_glb_6 => Net_2027,
            dclk_6 => Net_2027_local,
            dclk_glb_ff_3 => \ClockBlock.dclk_glb_ff_3__sig\,
            aclk_glb_ff_0 => \ClockBlock.aclk_glb_ff_0__sig\,
            dclk_glb_ff_6 => \ClockBlock.dclk_glb_ff_6__sig\);

    Tx_1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "ed092b9b-d398-4703-be89-cebf998501f6",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Tx_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Tx_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Tx_1(0)__PA,
            oe => open,
            pin_input => Net_548,
            pad_out => Tx_1(0)_PAD,
            pad_in => Tx_1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Rx_1:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "1425177d-0d0e-4468-8bcc-e638e5509a9b",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Rx_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Rx_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Rx_1(0)__PA,
            oe => open,
            fb => Net_553,
            pad_in => Rx_1(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    RGB_Blue:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "6e8de6b0-3613-44ab-96a7-2c2d105a4bee",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    RGB_Blue(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "RGB_Blue",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => RGB_Blue(0)__PA,
            oe => open,
            pin_input => Net_597,
            pad_out => RGB_Blue(0)_PAD,
            pad_in => RGB_Blue(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Photo_Diode_2:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "adb03681-2aa3-4fdf-930b-016942f907ed",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Photo_Diode_2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Photo_Diode_2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => Photo_Diode_2(0)__PA,
            oe => open,
            in_clock => open,
            pin_input => AMuxHw_1_Decoder_one_hot_1,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    RGB_Red:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "9c036f53-2b33-40a7-8140-9bbd33262740",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    RGB_Red(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "RGB_Red",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => RGB_Red(0)__PA,
            oe => open,
            pin_input => Net_596,
            pad_out => RGB_Red(0)_PAD,
            pad_in => RGB_Red(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    RGB_Green:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "cf4b2aeb-590d-4e3d-8623-40b6373d2992",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    RGB_Green(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "RGB_Green",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => RGB_Green(0)__PA,
            oe => open,
            pin_input => Net_595,
            pad_out => RGB_Green(0)_PAD,
            pad_in => RGB_Green(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    LED_Red:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "15bf2e92-a889-4991-82ca-e4e5243bb258",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    LED_Red(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "LED_Red",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => LED_Red(0)__PA,
            oe => open,
            pin_input => Net_594,
            pad_out => LED_Red(0)_PAD,
            pad_in => LED_Red(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    LED_Green:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "63415664-f033-41a0-8c37-c53f8547ae15",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    LED_Green(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "LED_Green",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => LED_Green(0)__PA,
            oe => open,
            pin_input => Net_593,
            pad_out => LED_Green(0)_PAD,
            pad_in => LED_Green(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Trigger_1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "71dbca8d-6a52-4b11-b6be-30607f67afa7",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Trigger_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Trigger_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Trigger_1(0)__PA,
            oe => open,
            fb => Net_129,
            pad_in => Trigger_1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Echo_1:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "947c8f49-a709-44ee-a119-2d82120a0e87",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Echo_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Echo_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Echo_1(0)__PA,
            oe => open,
            fb => Net_130,
            pad_in => Echo_1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Trigger_2:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "3f1aae99-b8cb-4aba-a1e9-c5d2ed9b6480",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Trigger_2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Trigger_2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Trigger_2(0)__PA,
            oe => open,
            fb => Net_144,
            pad_in => Trigger_2(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Trigger_3:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "c78d218c-23e8-4aa7-9cc6-91b2345942e2",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Trigger_3(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Trigger_3",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Trigger_3(0)__PA,
            oe => open,
            fb => Net_145,
            pad_in => Trigger_3(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Trigger_4:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "cdc8ea0a-940b-4eef-945c-3e0410ecb3b7",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Trigger_4(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Trigger_4",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Trigger_4(0)__PA,
            oe => open,
            fb => Net_146,
            pad_in => Trigger_4(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Trigger_5:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "dcef36ae-e8cd-4344-b37d-cc4273ce74a9",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Trigger_5(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Trigger_5",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Trigger_5(0)__PA,
            oe => open,
            fb => Net_147,
            pad_in => Trigger_5(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Echo_2:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "01d8ee4e-51f6-48e4-919b-22e2d32cbdab",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Echo_2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Echo_2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Echo_2(0)__PA,
            oe => open,
            fb => Net_148,
            pad_in => Echo_2(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Echo_3:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "3581642e-ffb6-4b29-b67a-6adeb71183e4",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Echo_3(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Echo_3",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Echo_3(0)__PA,
            oe => open,
            fb => Net_149,
            pad_in => Echo_3(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Echo_4:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "4ca46266-99d5-4704-900d-06d4eefe74bd",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Echo_4(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Echo_4",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Echo_4(0)__PA,
            oe => open,
            fb => Net_150,
            pad_in => Echo_4(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Echo_5:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "08a0be01-761d-4247-a5e3-e22b9859a289",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Echo_5(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Echo_5",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Echo_5(0)__PA,
            oe => open,
            fb => Net_151,
            pad_in => Echo_5(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Motor_1_Forward:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "212e0908-d18b-4683-8561-a5ae25e23453",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Motor_1_Forward(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Motor_1_Forward",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Motor_1_Forward(0)__PA,
            oe => open,
            pin_input => Net_235,
            pad_out => Motor_1_Forward(0)_PAD,
            pad_in => Motor_1_Forward(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Motor_1_Backward:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "5912f963-f4ac-4529-ac1f-5c15a0427cb1",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Motor_1_Backward(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Motor_1_Backward",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Motor_1_Backward(0)__PA,
            oe => open,
            pin_input => Net_236,
            pad_out => Motor_1_Backward(0)_PAD,
            pad_in => Motor_1_Backward(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Motor_2_Forward:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "969ac325-89f6-4d20-ba81-0593977ec6ac",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Motor_2_Forward(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Motor_2_Forward",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Motor_2_Forward(0)__PA,
            oe => open,
            pin_input => Net_237,
            pad_out => Motor_2_Forward(0)_PAD,
            pad_in => Motor_2_Forward(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Motor_2_Backward:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "4b5e319f-2f97-428f-8aae-ebfb2256bf09",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Motor_2_Backward(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Motor_2_Backward",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Motor_2_Backward(0)__PA,
            oe => open,
            pin_input => Net_238,
            pad_out => Motor_2_Backward(0)_PAD,
            pad_in => Motor_2_Backward(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Gripper_Servo:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "6803e9f7-8fba-4cc5-bd1c-37ca566f07a8",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Gripper_Servo(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Gripper_Servo",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Gripper_Servo(0)__PA,
            oe => open,
            pin_input => Net_442,
            pad_out => Gripper_Servo(0)_PAD,
            pad_in => Gripper_Servo(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Rack_Servo:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "614436e6-5494-4d58-a266-cc02578e92c5",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Rack_Servo(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Rack_Servo",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Rack_Servo(0)__PA,
            oe => open,
            pin_input => Net_470,
            pad_out => Rack_Servo(0)_PAD,
            pad_in => Rack_Servo(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Gripper_Servo_Disable:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "aa1272a2-36bc-4168-a647-65d4c98a8b52",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Gripper_Servo_Disable(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Gripper_Servo_Disable",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Gripper_Servo_Disable(0)__PA,
            oe => open,
            fb => Net_438,
            pad_in => Gripper_Servo_Disable(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Rack_Servo_Disable:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "b3d55c22-b3f4-403a-a804-94965a2827fd",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Rack_Servo_Disable(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Rack_Servo_Disable",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Rack_Servo_Disable(0)__PA,
            oe => open,
            fb => Net_466,
            pad_in => Rack_Servo_Disable(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Photo_Diode_1:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Photo_Diode_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Photo_Diode_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => Photo_Diode_1(0)__PA,
            oe => open,
            in_clock => open,
            pin_input => AMuxHw_1_Decoder_one_hot_0,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    LED_Blue:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "e851a3b9-efb8-48be-bbb8-b303b216c393",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    LED_Blue(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "LED_Blue",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => LED_Blue(0)__PA,
            oe => open,
            pin_input => Net_571,
            pad_out => LED_Blue(0)_PAD,
            pad_in => LED_Blue(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin_Start:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "48b29688-d57f-429d-87c8-cda6a28deb2d",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin_Start(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_Start",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Pin_Start(0)__PA,
            oe => open,
            fb => Net_1983,
            pad_in => Pin_Start(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Motor_2_Encoder_Output:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "3abb4895-e2b4-4d11-bba1-cea414d95bd2",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Motor_2_Encoder_Output(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Motor_2_Encoder_Output",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Motor_2_Encoder_Output(0)__PA,
            oe => open,
            fb => Net_2022,
            pad_in => Motor_2_Encoder_Output(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Motor_1_Encoder_Output:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "9dabbc24-d80c-4e30-95e7-29eb15ca2fa2",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Motor_1_Encoder_Output(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Motor_1_Encoder_Output",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Motor_1_Encoder_Output(0)__PA,
            oe => open,
            fb => Net_2011,
            pad_in => Motor_1_Encoder_Output(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Net_548:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_548,
            main_0 => \UART_1:BUART:txn\);

    \UART_1:BUART:counter_load_not\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * !main_1 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:counter_load_not\,
            main_0 => \UART_1:BUART:tx_state_1\,
            main_1 => \UART_1:BUART:tx_state_0\,
            main_2 => \UART_1:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_1:BUART:tx_state_2\);

    \UART_1:BUART:tx_status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:tx_status_0\,
            main_0 => \UART_1:BUART:tx_state_1\,
            main_1 => \UART_1:BUART:tx_state_0\,
            main_2 => \UART_1:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_1:BUART:tx_fifo_empty\,
            main_4 => \UART_1:BUART:tx_state_2\);

    \UART_1:BUART:tx_status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:tx_status_2\,
            main_0 => \UART_1:BUART:tx_fifo_notfull\);

    \UART_1:BUART:rx_counter_load\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_counter_load\,
            main_0 => \UART_1:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_1:BUART:rx_state_0\,
            main_2 => \UART_1:BUART:rx_state_3\,
            main_3 => \UART_1:BUART:rx_state_2\);

    \UART_1:BUART:rx_postpoll\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_2) + (main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_postpoll\,
            main_0 => Net_553,
            main_1 => \UART_1:BUART:pollcount_1\,
            main_2 => \UART_1:BUART:pollcount_0\);

    \UART_1:BUART:rx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_status_4\,
            main_0 => \UART_1:BUART:rx_load_fifo\,
            main_1 => \UART_1:BUART:rx_fifofull\);

    \UART_1:BUART:rx_status_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_status_5\,
            main_0 => \UART_1:BUART:rx_fifonotempty\,
            main_1 => \UART_1:BUART:rx_state_stop1_reg\);

    \Timer_1:TimerUDB:capt_fifo_load\:macrocell
        GENERIC MAP(
            soft => 1,
            eqn_main => "(main_0 * main_1 * !main_2 * !main_7 * !main_8 * !main_9) + (main_0 * main_1 * !main_3 * !main_8 * main_9) + (main_0 * main_1 * !main_4 * main_8 * !main_9) + (main_0 * main_1 * !main_5 * main_8 * main_9) + (main_0 * main_1 * !main_6 * main_7) + (main_0 * main_1 * main_7 * main_8) + (main_0 * main_1 * main_7 * main_9)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Timer_1:TimerUDB:capt_fifo_load\,
            main_0 => \Timer_1:TimerUDB:capture_last\,
            main_1 => \Timer_1:TimerUDB:timer_enable\,
            main_2 => Net_130,
            main_3 => Net_148,
            main_4 => Net_149,
            main_5 => Net_150,
            main_6 => Net_151,
            main_7 => Net_155_2,
            main_8 => Net_155_1,
            main_9 => Net_155_0);

    \Timer_1:TimerUDB:status_tc\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Timer_1:TimerUDB:status_tc\,
            main_0 => \Timer_1:TimerUDB:run_mode\,
            main_1 => \Timer_1:TimerUDB:per_zero\);

    \Motor_2_driver:PWMUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Motor_2_driver:PWMUDB:status_2\,
            main_0 => \Motor_2_driver:PWMUDB:runmode_enable\,
            main_1 => \Motor_2_driver:PWMUDB:tc_i\);

    \Motor_1_driver:PWMUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Motor_1_driver:PWMUDB:status_2\,
            main_0 => \Motor_1_driver:PWMUDB:runmode_enable\,
            main_1 => \Motor_1_driver:PWMUDB:tc_i\);

    Net_124:macrocell
        GENERIC MAP(
            soft => 1,
            eqn_main => "(main_0 * !main_5 * !main_6 * !main_7) + (main_1 * !main_5 * !main_6 * main_7) + (main_2 * !main_5 * main_6 * !main_7) + (main_3 * !main_5 * main_6 * main_7) + (main_4 * main_5 * !main_6 * !main_7)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_124,
            main_0 => Net_129,
            main_1 => Net_144,
            main_2 => Net_145,
            main_3 => Net_146,
            main_4 => Net_147,
            main_5 => Net_155_2,
            main_6 => Net_155_1,
            main_7 => Net_155_0);

    Net_1916:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_1916,
            main_0 => Net_1983);

    Net_571:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_2) + (!main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_571,
            main_0 => Net_526_1,
            main_1 => Net_526_0,
            main_2 => Net_608);

    Net_597:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_2) + (!main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_597,
            main_0 => Net_526_1,
            main_1 => Net_526_0,
            main_2 => Net_608);

    Net_593:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_2) + (main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_593,
            main_0 => Net_526_1,
            main_1 => Net_526_0,
            main_2 => Net_608);

    Net_595:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_2) + (main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_595,
            main_0 => Net_526_1,
            main_1 => Net_526_0,
            main_2 => Net_608);

    Net_594:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_2) + (!main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_594,
            main_0 => Net_526_1,
            main_1 => Net_526_0,
            main_2 => Net_608);

    Net_596:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_2) + (!main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_596,
            main_0 => Net_526_1,
            main_1 => Net_526_0,
            main_2 => Net_608);

    \Motor_1_Encoder_Counts:CounterUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Motor_1_Encoder_Counts:CounterUDB:status_0\,
            main_0 => \Motor_1_Encoder_Counts:CounterUDB:cmp_out_i\,
            main_1 => \Motor_1_Encoder_Counts:CounterUDB:prevCompare\);

    \Motor_1_Encoder_Counts:CounterUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Motor_1_Encoder_Counts:CounterUDB:status_2\,
            main_0 => \Motor_1_Encoder_Counts:CounterUDB:per_equal\,
            main_1 => \Motor_1_Encoder_Counts:CounterUDB:overflow_reg_i\);

    \Motor_1_Encoder_Counts:CounterUDB:count_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Motor_1_Encoder_Counts:CounterUDB:count_enable\,
            main_0 => \Motor_1_Encoder_Counts:CounterUDB:control_7\,
            main_1 => \Motor_1_Encoder_Counts:CounterUDB:count_stored_i\,
            main_2 => Net_2011);

    \Motor_2_Encoder_Counts:CounterUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Motor_2_Encoder_Counts:CounterUDB:status_0\,
            main_0 => \Motor_2_Encoder_Counts:CounterUDB:cmp_out_i\,
            main_1 => \Motor_2_Encoder_Counts:CounterUDB:prevCompare\);

    \Motor_2_Encoder_Counts:CounterUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Motor_2_Encoder_Counts:CounterUDB:status_2\,
            main_0 => \Motor_2_Encoder_Counts:CounterUDB:per_equal\,
            main_1 => \Motor_2_Encoder_Counts:CounterUDB:overflow_reg_i\);

    \Motor_2_Encoder_Counts:CounterUDB:count_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Motor_2_Encoder_Counts:CounterUDB:count_enable\,
            main_0 => \Motor_2_Encoder_Counts:CounterUDB:control_7\,
            main_1 => \Motor_2_Encoder_Counts:CounterUDB:count_stored_i\,
            main_2 => Net_2022);

    \control_led:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => \control_led:control_7\,
            control_6 => \control_led:control_6\,
            control_5 => \control_led:control_5\,
            control_4 => \control_led:control_4\,
            control_3 => \control_led:control_3\,
            control_2 => \control_led:control_2\,
            control_1 => Net_526_1,
            control_0 => Net_526_0,
            busclk => ClockBlock_BUS_CLK);

    __ONE__:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => __ONE__);

    \UART_1:BUART:sTX:TxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_1:Net_9\,
            cs_addr_2 => \UART_1:BUART:tx_state_1\,
            cs_addr_1 => \UART_1:BUART:tx_state_0\,
            cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\,
            so_comb => \UART_1:BUART:tx_shift_out\,
            f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\,
            f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\,
            busclk => ClockBlock_BUS_CLK);

    \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_1:Net_9\,
            cs_addr_0 => \UART_1:BUART:counter_load_not\,
            ce0_reg => \UART_1:BUART:tx_bitclk_enable_pre\,
            ce1_reg => \UART_1:BUART:tx_counter_dp\,
            busclk => ClockBlock_BUS_CLK);

    \UART_1:BUART:sTX:TxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_1:Net_9\,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \UART_1:BUART:tx_fifo_notfull\,
            status_2 => \UART_1:BUART:tx_status_2\,
            status_1 => \UART_1:BUART:tx_fifo_empty\,
            status_0 => \UART_1:BUART:tx_status_0\);

    \UART_1:BUART:sRX:RxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_1:Net_9\,
            cs_addr_2 => \UART_1:BUART:tx_ctrl_mark_last\,
            cs_addr_1 => \UART_1:BUART:rx_state_0\,
            cs_addr_0 => \UART_1:BUART:rx_bitclk_enable\,
            route_si => \UART_1:BUART:rx_postpoll\,
            f0_load => \UART_1:BUART:rx_load_fifo\,
            f0_bus_stat_comb => \UART_1:BUART:rx_fifonotempty\,
            f0_blk_stat_comb => \UART_1:BUART:rx_fifofull\,
            busclk => ClockBlock_BUS_CLK);

    \UART_1:BUART:sRX:RxBitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "1110010",
            cy_route_en => 1,
            cy_route_ld => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \UART_1:Net_9\,
            reset => open,
            load => \UART_1:BUART:rx_counter_load\,
            enable => open,
            count_6 => \UART_1:BUART:rx_count_6\,
            count_5 => \UART_1:BUART:rx_count_5\,
            count_4 => \UART_1:BUART:rx_count_4\,
            count_3 => \UART_1:BUART:rx_count_3\,
            count_2 => \UART_1:BUART:rx_count_2\,
            count_1 => \UART_1:BUART:rx_count_1\,
            count_0 => \UART_1:BUART:rx_count_0\,
            tc => \UART_1:BUART:rx_count7_tc\);

    \UART_1:BUART:sRX:RxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "1011111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_1:Net_9\,
            status_6 => open,
            status_5 => \UART_1:BUART:rx_status_5\,
            status_4 => \UART_1:BUART:rx_status_4\,
            status_3 => \UART_1:BUART:rx_status_3\,
            status_2 => open,
            status_1 => open,
            status_0 => open);

    \IDAC8_1:viDAC8\:vidaccell
        GENERIC MAP(
            cy_registers => "",
            is_all_if_any => 0,
            reg_data => 0)
        PORT MAP(
            reset => open,
            idir => open,
            ioff => open);

    \Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_10,
            control_7 => \Timer_1:TimerUDB:control_7\,
            control_6 => \Timer_1:TimerUDB:control_6\,
            control_5 => \Timer_1:TimerUDB:control_5\,
            control_4 => \Timer_1:TimerUDB:control_4\,
            control_3 => \Timer_1:TimerUDB:control_3\,
            control_2 => \Timer_1:TimerUDB:control_2\,
            control_1 => \Timer_1:TimerUDB:control_1\,
            control_0 => \Timer_1:TimerUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \Timer_1:TimerUDB:rstSts:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000011",
            clk_inv => '0',
            clken_mode => 1,
            reset_inv => '0')
        PORT MAP(
            reset => Net_124,
            clock => Net_10,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \Timer_1:TimerUDB:status_3\,
            status_2 => \Timer_1:TimerUDB:status_2\,
            status_1 => \Timer_1:TimerUDB:capt_int_temp\,
            status_0 => \Timer_1:TimerUDB:status_tc\,
            interrupt => Net_122);

    \Timer_1:TimerUDB:sT16:timerdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_10,
            cs_addr_2 => Net_124,
            cs_addr_1 => \Timer_1:TimerUDB:timer_enable\,
            cs_addr_0 => \Timer_1:TimerUDB:per_zero\,
            f0_load => \Timer_1:TimerUDB:capt_fifo_load\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \Timer_1:TimerUDB:sT16:timerdp:u0.ce0__sig\,
            cl0 => \Timer_1:TimerUDB:sT16:timerdp:u0.cl0__sig\,
            z0 => \Timer_1:TimerUDB:sT16:timerdp:u0.z0__sig\,
            ff0 => \Timer_1:TimerUDB:sT16:timerdp:u0.ff0__sig\,
            ce1 => \Timer_1:TimerUDB:sT16:timerdp:u0.ce1__sig\,
            cl1 => \Timer_1:TimerUDB:sT16:timerdp:u0.cl1__sig\,
            z1 => \Timer_1:TimerUDB:sT16:timerdp:u0.z1__sig\,
            ff1 => \Timer_1:TimerUDB:sT16:timerdp:u0.ff1__sig\,
            co_msb => \Timer_1:TimerUDB:sT16:timerdp:u0.co_msb__sig\,
            sol_msb => \Timer_1:TimerUDB:sT16:timerdp:u0.sol_msb__sig\,
            cfbo => \Timer_1:TimerUDB:sT16:timerdp:u0.cfbo__sig\,
            sil => \Timer_1:TimerUDB:sT16:timerdp:u1.sor__sig\,
            cmsbi => \Timer_1:TimerUDB:sT16:timerdp:u1.cmsbo__sig\);

    \Timer_1:TimerUDB:sT16:timerdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_10,
            cs_addr_2 => Net_124,
            cs_addr_1 => \Timer_1:TimerUDB:timer_enable\,
            cs_addr_0 => \Timer_1:TimerUDB:per_zero\,
            f0_load => \Timer_1:TimerUDB:capt_fifo_load\,
            z0_comb => \Timer_1:TimerUDB:per_zero\,
            f0_bus_stat_comb => \Timer_1:TimerUDB:status_3\,
            f0_blk_stat_comb => \Timer_1:TimerUDB:status_2\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \Timer_1:TimerUDB:sT16:timerdp:u0.ce0__sig\,
            cl0i => \Timer_1:TimerUDB:sT16:timerdp:u0.cl0__sig\,
            z0i => \Timer_1:TimerUDB:sT16:timerdp:u0.z0__sig\,
            ff0i => \Timer_1:TimerUDB:sT16:timerdp:u0.ff0__sig\,
            ce1i => \Timer_1:TimerUDB:sT16:timerdp:u0.ce1__sig\,
            cl1i => \Timer_1:TimerUDB:sT16:timerdp:u0.cl1__sig\,
            z1i => \Timer_1:TimerUDB:sT16:timerdp:u0.z1__sig\,
            ff1i => \Timer_1:TimerUDB:sT16:timerdp:u0.ff1__sig\,
            ci => \Timer_1:TimerUDB:sT16:timerdp:u0.co_msb__sig\,
            sir => \Timer_1:TimerUDB:sT16:timerdp:u0.sol_msb__sig\,
            cfbi => \Timer_1:TimerUDB:sT16:timerdp:u0.cfbo__sig\,
            sor => \Timer_1:TimerUDB:sT16:timerdp:u1.sor__sig\,
            cmsbo => \Timer_1:TimerUDB:sT16:timerdp:u1.cmsbo__sig\);

    Sonic:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_122,
            clock => ClockBlock_BUS_CLK);

    \Motor_2_driver:PWMUDB:genblk1:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_570,
            control_7 => \Motor_2_driver:PWMUDB:control_7\,
            control_6 => \Motor_2_driver:PWMUDB:control_6\,
            control_5 => \Motor_2_driver:PWMUDB:control_5\,
            control_4 => \Motor_2_driver:PWMUDB:control_4\,
            control_3 => \Motor_2_driver:PWMUDB:control_3\,
            control_2 => \Motor_2_driver:PWMUDB:control_2\,
            control_1 => \Motor_2_driver:PWMUDB:control_1\,
            control_0 => \Motor_2_driver:PWMUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \Motor_2_driver:PWMUDB:genblk8:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0100111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_570,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \Motor_2_driver:PWMUDB:status_3\,
            status_2 => \Motor_2_driver:PWMUDB:status_2\,
            status_1 => \Motor_2_driver:PWMUDB:status_1\,
            status_0 => \Motor_2_driver:PWMUDB:status_0\);

    \Motor_2_driver:PWMUDB:sP16:pwmdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_570,
            cs_addr_2 => \Motor_2_driver:PWMUDB:tc_i\,
            cs_addr_1 => \Motor_2_driver:PWMUDB:runmode_enable\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \Motor_2_driver:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0 => \Motor_2_driver:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0 => \Motor_2_driver:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0 => \Motor_2_driver:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1 => \Motor_2_driver:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1 => \Motor_2_driver:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1 => \Motor_2_driver:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1 => \Motor_2_driver:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            co_msb => \Motor_2_driver:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sol_msb => \Motor_2_driver:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbo => \Motor_2_driver:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sil => \Motor_2_driver:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbi => \Motor_2_driver:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \Motor_2_driver:PWMUDB:sP16:pwmdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_570,
            cs_addr_2 => \Motor_2_driver:PWMUDB:tc_i\,
            cs_addr_1 => \Motor_2_driver:PWMUDB:runmode_enable\,
            cl0_comb => \Motor_2_driver:PWMUDB:cmp1_less\,
            z0_comb => \Motor_2_driver:PWMUDB:tc_i\,
            cl1_comb => \Motor_2_driver:PWMUDB:cmp2_less\,
            f1_blk_stat_comb => \Motor_2_driver:PWMUDB:status_3\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \Motor_2_driver:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0i => \Motor_2_driver:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0i => \Motor_2_driver:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0i => \Motor_2_driver:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1i => \Motor_2_driver:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1i => \Motor_2_driver:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1i => \Motor_2_driver:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1i => \Motor_2_driver:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            ci => \Motor_2_driver:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sir => \Motor_2_driver:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbi => \Motor_2_driver:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sor => \Motor_2_driver:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbo => \Motor_2_driver:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \Motor_1_driver:PWMUDB:genblk1:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_570,
            control_7 => \Motor_1_driver:PWMUDB:control_7\,
            control_6 => \Motor_1_driver:PWMUDB:control_6\,
            control_5 => \Motor_1_driver:PWMUDB:control_5\,
            control_4 => \Motor_1_driver:PWMUDB:control_4\,
            control_3 => \Motor_1_driver:PWMUDB:control_3\,
            control_2 => \Motor_1_driver:PWMUDB:control_2\,
            control_1 => \Motor_1_driver:PWMUDB:control_1\,
            control_0 => \Motor_1_driver:PWMUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \Motor_1_driver:PWMUDB:genblk8:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0100111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_570,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \Motor_1_driver:PWMUDB:status_3\,
            status_2 => \Motor_1_driver:PWMUDB:status_2\,
            status_1 => \Motor_1_driver:PWMUDB:status_1\,
            status_0 => \Motor_1_driver:PWMUDB:status_0\);

    \Motor_1_driver:PWMUDB:sP16:pwmdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_570,
            cs_addr_2 => \Motor_1_driver:PWMUDB:tc_i\,
            cs_addr_1 => \Motor_1_driver:PWMUDB:runmode_enable\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \Motor_1_driver:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0 => \Motor_1_driver:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0 => \Motor_1_driver:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0 => \Motor_1_driver:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1 => \Motor_1_driver:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1 => \Motor_1_driver:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1 => \Motor_1_driver:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1 => \Motor_1_driver:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            co_msb => \Motor_1_driver:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sol_msb => \Motor_1_driver:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbo => \Motor_1_driver:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sil => \Motor_1_driver:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbi => \Motor_1_driver:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \Motor_1_driver:PWMUDB:sP16:pwmdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_570,
            cs_addr_2 => \Motor_1_driver:PWMUDB:tc_i\,
            cs_addr_1 => \Motor_1_driver:PWMUDB:runmode_enable\,
            cl0_comb => \Motor_1_driver:PWMUDB:cmp1_less\,
            z0_comb => \Motor_1_driver:PWMUDB:tc_i\,
            cl1_comb => \Motor_1_driver:PWMUDB:cmp2_less\,
            f1_blk_stat_comb => \Motor_1_driver:PWMUDB:status_3\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \Motor_1_driver:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0i => \Motor_1_driver:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0i => \Motor_1_driver:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0i => \Motor_1_driver:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1i => \Motor_1_driver:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1i => \Motor_1_driver:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1i => \Motor_1_driver:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1i => \Motor_1_driver:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            ci => \Motor_1_driver:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sir => \Motor_1_driver:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbi => \Motor_1_driver:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sor => \Motor_1_driver:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbo => \Motor_1_driver:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \Ultrasonic_Mux_Control:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => \Ultrasonic_Mux_Control:control_7\,
            control_6 => \Ultrasonic_Mux_Control:control_6\,
            control_5 => \Ultrasonic_Mux_Control:control_5\,
            control_4 => \Ultrasonic_Mux_Control:control_4\,
            control_3 => \Ultrasonic_Mux_Control:control_3\,
            control_2 => Net_155_2,
            control_1 => Net_155_1,
            control_0 => Net_155_0,
            busclk => ClockBlock_BUS_CLK);

    Start:interrupt
        GENERIC MAP(
            int_type => "00",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_1916,
            clock => ClockBlock_BUS_CLK);

    \Gripper_Servo_PWM:PWMHW\:timercell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => \ClockBlock.dclk_glb_ff_3__sig\,
            kill => Net_438,
            enable => __ONE__,
            capture => open,
            timer_reset => open,
            tc => \Gripper_Servo_PWM:Net_63\,
            cmp => Net_442,
            irq => \Gripper_Servo_PWM:Net_54\);

    \Rack_Servo_PWM:PWMHW\:timercell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => \ClockBlock.dclk_glb_ff_3__sig\,
            kill => Net_466,
            enable => __ONE__,
            capture => open,
            timer_reset => open,
            tc => \Rack_Servo_PWM:Net_63\,
            cmp => Net_470,
            irq => \Rack_Servo_PWM:Net_54\);

    autoVrefComparator_0:comparatorcell
        PORT MAP(
            clock => open);

    \ADC:DSM\:dsmodcell
        GENERIC MAP(
            cy_registers => "",
            resolution => 16)
        PORT MAP(
            aclock => \ClockBlock.aclk_glb_ff_0__sig\,
            modbitin_udb => open,
            reset_udb => open,
            reset_dec => \ADC:mod_reset\,
            extclk_cp_udb => \ADC:Net_93_local\,
            dec_clock => \ADC:aclock\,
            mod_dat_3 => \ADC:mod_dat_3\,
            mod_dat_2 => \ADC:mod_dat_2\,
            mod_dat_1 => \ADC:mod_dat_1\,
            mod_dat_0 => \ADC:mod_dat_0\,
            dout_udb_7 => \ADC:Net_245_7\,
            dout_udb_6 => \ADC:Net_245_6\,
            dout_udb_5 => \ADC:Net_245_5\,
            dout_udb_4 => \ADC:Net_245_4\,
            dout_udb_3 => \ADC:Net_245_3\,
            dout_udb_2 => \ADC:Net_245_2\,
            dout_udb_1 => \ADC:Net_245_1\,
            dout_udb_0 => \ADC:Net_245_0\);

    \ADC:IRQ\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_585,
            clock => ClockBlock_BUS_CLK);

    \ADC:DEC\:decimatorcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            aclock => \ADC:aclock\,
            mod_dat_3 => \ADC:mod_dat_3\,
            mod_dat_2 => \ADC:mod_dat_2\,
            mod_dat_1 => \ADC:mod_dat_1\,
            mod_dat_0 => \ADC:mod_dat_0\,
            ext_start => __ONE__,
            modrst => \ADC:mod_reset\,
            interrupt => Net_585);

    \TIA_1:SC\:sccell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            dyn_cntl_udb => open,
            modout => \TIA_1:Net_60\);

    \control_photodiode:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => \control_photodiode:control_7\,
            control_6 => \control_photodiode:control_6\,
            control_5 => \control_photodiode:control_5\,
            control_4 => \control_photodiode:control_4\,
            control_3 => \control_photodiode:control_3\,
            control_2 => \control_photodiode:control_2\,
            control_1 => \control_photodiode:control_1\,
            control_0 => Net_608,
            busclk => ClockBlock_BUS_CLK);

    \Motor_1_Encoder_Counts:CounterUDB:sCTRLReg:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_2004,
            control_7 => \Motor_1_Encoder_Counts:CounterUDB:control_7\,
            control_6 => \Motor_1_Encoder_Counts:CounterUDB:control_6\,
            control_5 => \Motor_1_Encoder_Counts:CounterUDB:control_5\,
            control_4 => \Motor_1_Encoder_Counts:CounterUDB:control_4\,
            control_3 => \Motor_1_Encoder_Counts:CounterUDB:control_3\,
            control_2 => \Motor_1_Encoder_Counts:CounterUDB:control_2\,
            control_1 => \Motor_1_Encoder_Counts:CounterUDB:control_1\,
            control_0 => \Motor_1_Encoder_Counts:CounterUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \Motor_1_Encoder_Counts:CounterUDB:sSTSReg:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0011111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_2004,
            status_6 => \Motor_1_Encoder_Counts:CounterUDB:status_6\,
            status_5 => \Motor_1_Encoder_Counts:CounterUDB:status_5\,
            status_4 => open,
            status_3 => open,
            status_2 => \Motor_1_Encoder_Counts:CounterUDB:status_2\,
            status_1 => \Motor_1_Encoder_Counts:CounterUDB:status_1\,
            status_0 => \Motor_1_Encoder_Counts:CounterUDB:status_0\,
            interrupt => Net_2025);

    \Motor_1_Encoder_Counts:CounterUDB:sC16:counterdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_2004,
            cs_addr_2 => __ONE__,
            cs_addr_1 => \Motor_1_Encoder_Counts:CounterUDB:count_enable\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \Motor_1_Encoder_Counts:CounterUDB:sC16:counterdp:u0.ce0__sig\,
            cl0 => \Motor_1_Encoder_Counts:CounterUDB:sC16:counterdp:u0.cl0__sig\,
            z0 => \Motor_1_Encoder_Counts:CounterUDB:sC16:counterdp:u0.z0__sig\,
            ff0 => \Motor_1_Encoder_Counts:CounterUDB:sC16:counterdp:u0.ff0__sig\,
            ce1 => \Motor_1_Encoder_Counts:CounterUDB:sC16:counterdp:u0.ce1__sig\,
            cl1 => \Motor_1_Encoder_Counts:CounterUDB:sC16:counterdp:u0.cl1__sig\,
            z1 => \Motor_1_Encoder_Counts:CounterUDB:sC16:counterdp:u0.z1__sig\,
            ff1 => \Motor_1_Encoder_Counts:CounterUDB:sC16:counterdp:u0.ff1__sig\,
            co_msb => \Motor_1_Encoder_Counts:CounterUDB:sC16:counterdp:u0.co_msb__sig\,
            sol_msb => \Motor_1_Encoder_Counts:CounterUDB:sC16:counterdp:u0.sol_msb__sig\,
            cfbo => \Motor_1_Encoder_Counts:CounterUDB:sC16:counterdp:u0.cfbo__sig\,
            sil => \Motor_1_Encoder_Counts:CounterUDB:sC16:counterdp:u1.sor__sig\,
            cmsbi => \Motor_1_Encoder_Counts:CounterUDB:sC16:counterdp:u1.cmsbo__sig\);

    \Motor_1_Encoder_Counts:CounterUDB:sC16:counterdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_2004,
            cs_addr_2 => __ONE__,
            cs_addr_1 => \Motor_1_Encoder_Counts:CounterUDB:count_enable\,
            ce0_comb => \Motor_1_Encoder_Counts:CounterUDB:per_equal\,
            z0_comb => \Motor_1_Encoder_Counts:CounterUDB:status_1\,
            ce1_comb => \Motor_1_Encoder_Counts:CounterUDB:cmp_out_i\,
            f0_bus_stat_comb => \Motor_1_Encoder_Counts:CounterUDB:status_6\,
            f0_blk_stat_comb => \Motor_1_Encoder_Counts:CounterUDB:status_5\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \Motor_1_Encoder_Counts:CounterUDB:sC16:counterdp:u0.ce0__sig\,
            cl0i => \Motor_1_Encoder_Counts:CounterUDB:sC16:counterdp:u0.cl0__sig\,
            z0i => \Motor_1_Encoder_Counts:CounterUDB:sC16:counterdp:u0.z0__sig\,
            ff0i => \Motor_1_Encoder_Counts:CounterUDB:sC16:counterdp:u0.ff0__sig\,
            ce1i => \Motor_1_Encoder_Counts:CounterUDB:sC16:counterdp:u0.ce1__sig\,
            cl1i => \Motor_1_Encoder_Counts:CounterUDB:sC16:counterdp:u0.cl1__sig\,
            z1i => \Motor_1_Encoder_Counts:CounterUDB:sC16:counterdp:u0.z1__sig\,
            ff1i => \Motor_1_Encoder_Counts:CounterUDB:sC16:counterdp:u0.ff1__sig\,
            ci => \Motor_1_Encoder_Counts:CounterUDB:sC16:counterdp:u0.co_msb__sig\,
            sir => \Motor_1_Encoder_Counts:CounterUDB:sC16:counterdp:u0.sol_msb__sig\,
            cfbi => \Motor_1_Encoder_Counts:CounterUDB:sC16:counterdp:u0.cfbo__sig\,
            sor => \Motor_1_Encoder_Counts:CounterUDB:sC16:counterdp:u1.sor__sig\,
            cmsbo => \Motor_1_Encoder_Counts:CounterUDB:sC16:counterdp:u1.cmsbo__sig\);

    \Motor_2_Encoder_Counts:CounterUDB:sCTRLReg:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_2004,
            control_7 => \Motor_2_Encoder_Counts:CounterUDB:control_7\,
            control_6 => \Motor_2_Encoder_Counts:CounterUDB:control_6\,
            control_5 => \Motor_2_Encoder_Counts:CounterUDB:control_5\,
            control_4 => \Motor_2_Encoder_Counts:CounterUDB:control_4\,
            control_3 => \Motor_2_Encoder_Counts:CounterUDB:control_3\,
            control_2 => \Motor_2_Encoder_Counts:CounterUDB:control_2\,
            control_1 => \Motor_2_Encoder_Counts:CounterUDB:control_1\,
            control_0 => \Motor_2_Encoder_Counts:CounterUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \Motor_2_Encoder_Counts:CounterUDB:sSTSReg:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0011111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_2004,
            status_6 => \Motor_2_Encoder_Counts:CounterUDB:status_6\,
            status_5 => \Motor_2_Encoder_Counts:CounterUDB:status_5\,
            status_4 => open,
            status_3 => open,
            status_2 => \Motor_2_Encoder_Counts:CounterUDB:status_2\,
            status_1 => \Motor_2_Encoder_Counts:CounterUDB:status_1\,
            status_0 => \Motor_2_Encoder_Counts:CounterUDB:status_0\,
            interrupt => Net_2026);

    \Motor_2_Encoder_Counts:CounterUDB:sC16:counterdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_2004,
            cs_addr_2 => __ONE__,
            cs_addr_1 => \Motor_2_Encoder_Counts:CounterUDB:count_enable\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \Motor_2_Encoder_Counts:CounterUDB:sC16:counterdp:u0.ce0__sig\,
            cl0 => \Motor_2_Encoder_Counts:CounterUDB:sC16:counterdp:u0.cl0__sig\,
            z0 => \Motor_2_Encoder_Counts:CounterUDB:sC16:counterdp:u0.z0__sig\,
            ff0 => \Motor_2_Encoder_Counts:CounterUDB:sC16:counterdp:u0.ff0__sig\,
            ce1 => \Motor_2_Encoder_Counts:CounterUDB:sC16:counterdp:u0.ce1__sig\,
            cl1 => \Motor_2_Encoder_Counts:CounterUDB:sC16:counterdp:u0.cl1__sig\,
            z1 => \Motor_2_Encoder_Counts:CounterUDB:sC16:counterdp:u0.z1__sig\,
            ff1 => \Motor_2_Encoder_Counts:CounterUDB:sC16:counterdp:u0.ff1__sig\,
            co_msb => \Motor_2_Encoder_Counts:CounterUDB:sC16:counterdp:u0.co_msb__sig\,
            sol_msb => \Motor_2_Encoder_Counts:CounterUDB:sC16:counterdp:u0.sol_msb__sig\,
            cfbo => \Motor_2_Encoder_Counts:CounterUDB:sC16:counterdp:u0.cfbo__sig\,
            sil => \Motor_2_Encoder_Counts:CounterUDB:sC16:counterdp:u1.sor__sig\,
            cmsbi => \Motor_2_Encoder_Counts:CounterUDB:sC16:counterdp:u1.cmsbo__sig\);

    \Motor_2_Encoder_Counts:CounterUDB:sC16:counterdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_2004,
            cs_addr_2 => __ONE__,
            cs_addr_1 => \Motor_2_Encoder_Counts:CounterUDB:count_enable\,
            ce0_comb => \Motor_2_Encoder_Counts:CounterUDB:per_equal\,
            z0_comb => \Motor_2_Encoder_Counts:CounterUDB:status_1\,
            ce1_comb => \Motor_2_Encoder_Counts:CounterUDB:cmp_out_i\,
            f0_bus_stat_comb => \Motor_2_Encoder_Counts:CounterUDB:status_6\,
            f0_blk_stat_comb => \Motor_2_Encoder_Counts:CounterUDB:status_5\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \Motor_2_Encoder_Counts:CounterUDB:sC16:counterdp:u0.ce0__sig\,
            cl0i => \Motor_2_Encoder_Counts:CounterUDB:sC16:counterdp:u0.cl0__sig\,
            z0i => \Motor_2_Encoder_Counts:CounterUDB:sC16:counterdp:u0.z0__sig\,
            ff0i => \Motor_2_Encoder_Counts:CounterUDB:sC16:counterdp:u0.ff0__sig\,
            ce1i => \Motor_2_Encoder_Counts:CounterUDB:sC16:counterdp:u0.ce1__sig\,
            cl1i => \Motor_2_Encoder_Counts:CounterUDB:sC16:counterdp:u0.cl1__sig\,
            z1i => \Motor_2_Encoder_Counts:CounterUDB:sC16:counterdp:u0.z1__sig\,
            ff1i => \Motor_2_Encoder_Counts:CounterUDB:sC16:counterdp:u0.ff1__sig\,
            ci => \Motor_2_Encoder_Counts:CounterUDB:sC16:counterdp:u0.co_msb__sig\,
            sir => \Motor_2_Encoder_Counts:CounterUDB:sC16:counterdp:u0.sol_msb__sig\,
            cfbi => \Motor_2_Encoder_Counts:CounterUDB:sC16:counterdp:u0.cfbo__sig\,
            sor => \Motor_2_Encoder_Counts:CounterUDB:sC16:counterdp:u1.sor__sig\,
            cmsbo => \Motor_2_Encoder_Counts:CounterUDB:sC16:counterdp:u1.cmsbo__sig\);

    Encoder_Counts_1_Interrupt:interrupt
        GENERIC MAP(
            int_type => "01",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_2025,
            clock => ClockBlock_BUS_CLK);

    Encoder_Counts_2_Interrupt:interrupt
        GENERIC MAP(
            int_type => "01",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_2026,
            clock => ClockBlock_BUS_CLK);

    \Drift_Check_Timer:TimerHW\:timercell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => \ClockBlock.dclk_glb_ff_6__sig\,
            kill => open,
            enable => __ONE__,
            capture => open,
            timer_reset => open,
            tc => \Drift_Check_Timer:Net_51\,
            cmp => \Drift_Check_Timer:Net_261\,
            irq => Net_582);

    Drift_Check_Interrupt:interrupt
        GENERIC MAP(
            int_type => "01",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_582,
            clock => ClockBlock_BUS_CLK);

    \UART_1:BUART:txn\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_6) + (main_0 * main_4) + (!main_1 * main_2 * !main_3 * !main_4) + (!main_1 * main_2 * !main_4 * !main_6) + (main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:txn\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:txn\,
            main_1 => \UART_1:BUART:tx_state_1\,
            main_2 => \UART_1:BUART:tx_state_0\,
            main_3 => \UART_1:BUART:tx_shift_out\,
            main_4 => \UART_1:BUART:tx_state_2\,
            main_5 => \UART_1:BUART:tx_counter_dp\,
            main_6 => \UART_1:BUART:tx_bitclk\);

    \UART_1:BUART:tx_state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3) + (main_0 * !main_3 * main_4 * main_5) + (main_1 * !main_3 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:tx_state_1\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:tx_state_1\,
            main_1 => \UART_1:BUART:tx_state_0\,
            main_2 => \UART_1:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_1:BUART:tx_state_2\,
            main_4 => \UART_1:BUART:tx_counter_dp\,
            main_5 => \UART_1:BUART:tx_bitclk\);

    \UART_1:BUART:tx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * !main_1 * !main_3 * !main_4) + (main_0 * main_1 * main_2 * main_3 * main_4) + (main_1 * !main_4 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:tx_state_0\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:tx_state_1\,
            main_1 => \UART_1:BUART:tx_state_0\,
            main_2 => \UART_1:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_1:BUART:tx_fifo_empty\,
            main_4 => \UART_1:BUART:tx_state_2\,
            main_5 => \UART_1:BUART:tx_bitclk\);

    \UART_1:BUART:tx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (main_0 * main_1 * main_2 * main_3) + (main_0 * main_1 * !main_3 * main_5) + (main_0 * !main_3 * main_4 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:tx_state_2\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:tx_state_1\,
            main_1 => \UART_1:BUART:tx_state_0\,
            main_2 => \UART_1:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_1:BUART:tx_state_2\,
            main_4 => \UART_1:BUART:tx_counter_dp\,
            main_5 => \UART_1:BUART:tx_bitclk\);

    \UART_1:BUART:tx_bitclk\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_3) + (!main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:tx_bitclk\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:tx_state_1\,
            main_1 => \UART_1:BUART:tx_state_0\,
            main_2 => \UART_1:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_1:BUART:tx_state_2\);

    \UART_1:BUART:tx_ctrl_mark_last\:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:tx_ctrl_mark_last\,
            clock_0 => \UART_1:Net_9\);

    \UART_1:BUART:rx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3 * !main_4 * main_5 * !main_9) + (!main_1 * !main_2 * main_3 * !main_4 * main_5 * !main_9 * !main_10) + (!main_1 * main_2 * !main_4 * !main_5 * !main_6 * !main_7) + (!main_1 * main_2 * !main_4 * !main_5 * !main_6 * !main_8)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_state_0\,
            clock_0 => \UART_1:Net_9\,
            main_0 => Net_553,
            main_1 => \UART_1:BUART:tx_ctrl_mark_last\,
            main_2 => \UART_1:BUART:rx_state_0\,
            main_3 => \UART_1:BUART:rx_bitclk_enable\,
            main_4 => \UART_1:BUART:rx_state_3\,
            main_5 => \UART_1:BUART:rx_state_2\,
            main_6 => \UART_1:BUART:rx_count_6\,
            main_7 => \UART_1:BUART:rx_count_5\,
            main_8 => \UART_1:BUART:rx_count_4\,
            main_9 => \UART_1:BUART:pollcount_1\,
            main_10 => \UART_1:BUART:pollcount_0\);

    \UART_1:BUART:rx_load_fifo\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * !main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_load_fifo\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_1:BUART:rx_state_0\,
            main_2 => \UART_1:BUART:rx_bitclk_enable\,
            main_3 => \UART_1:BUART:rx_state_3\,
            main_4 => \UART_1:BUART:rx_state_2\,
            main_5 => \UART_1:BUART:rx_count_6\,
            main_6 => \UART_1:BUART:rx_count_5\,
            main_7 => \UART_1:BUART:rx_count_4\);

    \UART_1:BUART:rx_state_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_state_3\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_1:BUART:rx_state_0\,
            main_2 => \UART_1:BUART:rx_bitclk_enable\,
            main_3 => \UART_1:BUART:rx_state_3\,
            main_4 => \UART_1:BUART:rx_state_2\,
            main_5 => \UART_1:BUART:rx_count_6\,
            main_6 => \UART_1:BUART:rx_count_5\,
            main_7 => \UART_1:BUART:rx_count_4\);

    \UART_1:BUART:rx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_4 * !main_5 * main_9) + (!main_1 * !main_2 * main_3 * main_4) + (!main_1 * !main_2 * main_3 * main_5) + (!main_1 * main_2 * !main_4 * !main_5 * !main_6 * !main_7) + (!main_1 * main_2 * !main_4 * !main_5 * !main_6 * !main_8)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_state_2\,
            clock_0 => \UART_1:Net_9\,
            main_0 => Net_553,
            main_1 => \UART_1:BUART:tx_ctrl_mark_last\,
            main_2 => \UART_1:BUART:rx_state_0\,
            main_3 => \UART_1:BUART:rx_bitclk_enable\,
            main_4 => \UART_1:BUART:rx_state_3\,
            main_5 => \UART_1:BUART:rx_state_2\,
            main_6 => \UART_1:BUART:rx_count_6\,
            main_7 => \UART_1:BUART:rx_count_5\,
            main_8 => \UART_1:BUART:rx_count_4\,
            main_9 => \UART_1:BUART:rx_last\);

    \UART_1:BUART:rx_bitclk_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_bitclk_enable\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:rx_count_2\,
            main_1 => \UART_1:BUART:rx_count_1\,
            main_2 => \UART_1:BUART:rx_count_0\);

    \UART_1:BUART:rx_state_stop1_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_state_stop1_reg\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_1:BUART:rx_state_0\,
            main_2 => \UART_1:BUART:rx_state_3\,
            main_3 => \UART_1:BUART:rx_state_2\);

    \UART_1:BUART:pollcount_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (main_0 * !main_1 * !main_2 * !main_3 * main_4) + (!main_1 * !main_2 * main_3 * !main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:pollcount_1\,
            clock_0 => \UART_1:Net_9\,
            main_0 => Net_553,
            main_1 => \UART_1:BUART:rx_count_2\,
            main_2 => \UART_1:BUART:rx_count_1\,
            main_3 => \UART_1:BUART:pollcount_1\,
            main_4 => \UART_1:BUART:pollcount_0\);

    \UART_1:BUART:pollcount_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (main_0 * !main_1 * !main_2 * !main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:pollcount_0\,
            clock_0 => \UART_1:Net_9\,
            main_0 => Net_553,
            main_1 => \UART_1:BUART:rx_count_2\,
            main_2 => \UART_1:BUART:rx_count_1\,
            main_3 => \UART_1:BUART:pollcount_0\);

    \UART_1:BUART:rx_status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3 * main_4 * main_5 * !main_6) + (!main_1 * !main_2 * main_3 * main_4 * main_5 * !main_6 * !main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_status_3\,
            clock_0 => \UART_1:Net_9\,
            main_0 => Net_553,
            main_1 => \UART_1:BUART:tx_ctrl_mark_last\,
            main_2 => \UART_1:BUART:rx_state_0\,
            main_3 => \UART_1:BUART:rx_bitclk_enable\,
            main_4 => \UART_1:BUART:rx_state_3\,
            main_5 => \UART_1:BUART:rx_state_2\,
            main_6 => \UART_1:BUART:pollcount_1\,
            main_7 => \UART_1:BUART:pollcount_0\);

    \UART_1:BUART:rx_last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_last\,
            clock_0 => \UART_1:Net_9\,
            main_0 => Net_553);

    AMuxHw_1_Decoder_old_id_0:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => AMuxHw_1_Decoder_old_id_0,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => Net_608);

    AMuxHw_1_Decoder_one_hot_0:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => AMuxHw_1_Decoder_one_hot_0,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => AMuxHw_1_Decoder_old_id_0,
            main_1 => Net_608);

    AMuxHw_1_Decoder_one_hot_1:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => AMuxHw_1_Decoder_one_hot_1,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => AMuxHw_1_Decoder_old_id_0,
            main_1 => Net_608);

    \Timer_1:TimerUDB:capture_last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_5 * !main_6 * !main_7) + (main_1 * !main_5 * !main_6 * main_7) + (main_2 * !main_5 * main_6 * !main_7) + (main_3 * !main_5 * main_6 * main_7) + (main_4 * main_5 * !main_6 * !main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Timer_1:TimerUDB:capture_last\,
            clock_0 => Net_10,
            main_0 => Net_130,
            main_1 => Net_148,
            main_2 => Net_149,
            main_3 => Net_150,
            main_4 => Net_151,
            main_5 => Net_155_2,
            main_6 => Net_155_1,
            main_7 => Net_155_0);

    \Timer_1:TimerUDB:run_mode\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_6 * !main_7 * !main_8) + (main_0 * main_2 * !main_6 * !main_7 * main_8) + (main_0 * main_3 * !main_6 * main_7 * !main_8) + (main_0 * main_4 * !main_6 * main_7 * main_8) + (main_0 * main_5 * main_6 * !main_7 * !main_8)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Timer_1:TimerUDB:run_mode\,
            clock_0 => Net_10,
            main_0 => \Timer_1:TimerUDB:control_7\,
            main_1 => Net_130,
            main_2 => Net_148,
            main_3 => Net_149,
            main_4 => Net_150,
            main_5 => Net_151,
            main_6 => Net_155_2,
            main_7 => Net_155_1,
            main_8 => Net_155_0);

    \Timer_1:TimerUDB:int_capt_count_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_3 * !main_4 * !main_5) + (main_0 * main_2 * !main_3 * !main_4 * main_5) + (!main_1 * main_2 * !main_3 * !main_4 * main_5) + (main_1 * main_3 * !main_4 * !main_5) + (!main_2 * main_3 * !main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Timer_1:TimerUDB:int_capt_count_1\,
            clock_0 => Net_10,
            main_0 => \Timer_1:TimerUDB:control_1\,
            main_1 => \Timer_1:TimerUDB:control_0\,
            main_2 => \Timer_1:TimerUDB:capt_fifo_load\,
            main_3 => \Timer_1:TimerUDB:int_capt_count_1\,
            main_4 => Net_124,
            main_5 => \Timer_1:TimerUDB:int_capt_count_0\);

    \Timer_1:TimerUDB:int_capt_count_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_2 * main_3 * !main_4 * !main_5) + (main_0 * main_2 * !main_3 * !main_4 * !main_5) + (main_1 * main_2 * !main_4 * !main_5) + (!main_2 * !main_4 * main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Timer_1:TimerUDB:int_capt_count_0\,
            clock_0 => Net_10,
            main_0 => \Timer_1:TimerUDB:control_1\,
            main_1 => \Timer_1:TimerUDB:control_0\,
            main_2 => \Timer_1:TimerUDB:capt_fifo_load\,
            main_3 => \Timer_1:TimerUDB:int_capt_count_1\,
            main_4 => Net_124,
            main_5 => \Timer_1:TimerUDB:int_capt_count_0\);

    \Timer_1:TimerUDB:capt_int_temp\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * !main_4 * !main_5) + (!main_0 * main_1 * main_2 * !main_3 * !main_4 * main_5) + (main_0 * !main_1 * main_2 * main_3 * !main_4 * !main_5) + (main_0 * main_1 * main_2 * main_3 * !main_4 * main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Timer_1:TimerUDB:capt_int_temp\,
            clock_0 => Net_10,
            main_0 => \Timer_1:TimerUDB:control_1\,
            main_1 => \Timer_1:TimerUDB:control_0\,
            main_2 => \Timer_1:TimerUDB:capt_fifo_load\,
            main_3 => \Timer_1:TimerUDB:int_capt_count_1\,
            main_4 => Net_124,
            main_5 => \Timer_1:TimerUDB:int_capt_count_0\);

    \Timer_1:TimerUDB:timer_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_4) + (main_0 * !main_1 * !main_3 * !main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Timer_1:TimerUDB:timer_enable\,
            clock_0 => Net_10,
            main_0 => \Timer_1:TimerUDB:control_7\,
            main_1 => Net_124,
            main_2 => Net_155_2,
            main_3 => Net_155_1,
            main_4 => \Timer_1:TimerUDB:timer_enable_split\);

    \Timer_1:TimerUDB:trig_disable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_3) + (!main_3 * main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Timer_1:TimerUDB:trig_disable\,
            clock_0 => Net_10,
            main_0 => \Timer_1:TimerUDB:timer_enable\,
            main_1 => \Timer_1:TimerUDB:run_mode\,
            main_2 => \Timer_1:TimerUDB:per_zero\,
            main_3 => Net_124,
            main_4 => \Timer_1:TimerUDB:trig_disable\);

    \Motor_2_driver:PWMUDB:runmode_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Motor_2_driver:PWMUDB:runmode_enable\,
            clock_0 => Net_570,
            main_0 => \Motor_2_driver:PWMUDB:control_7\);

    \Motor_2_driver:PWMUDB:prevCompare1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Motor_2_driver:PWMUDB:prevCompare1\,
            clock_0 => Net_570,
            main_0 => \Motor_2_driver:PWMUDB:cmp1_less\);

    \Motor_2_driver:PWMUDB:prevCompare2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Motor_2_driver:PWMUDB:prevCompare2\,
            clock_0 => Net_570,
            main_0 => \Motor_2_driver:PWMUDB:cmp2_less\);

    \Motor_2_driver:PWMUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Motor_2_driver:PWMUDB:status_0\,
            clock_0 => Net_570,
            main_0 => \Motor_2_driver:PWMUDB:prevCompare1\,
            main_1 => \Motor_2_driver:PWMUDB:cmp1_less\);

    \Motor_2_driver:PWMUDB:status_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Motor_2_driver:PWMUDB:status_1\,
            clock_0 => Net_570,
            main_0 => \Motor_2_driver:PWMUDB:prevCompare2\,
            main_1 => \Motor_2_driver:PWMUDB:cmp2_less\);

    Net_237:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_237,
            clock_0 => Net_570,
            main_0 => \Motor_2_driver:PWMUDB:runmode_enable\,
            main_1 => \Motor_2_driver:PWMUDB:cmp1_less\);

    Net_238:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_238,
            clock_0 => Net_570,
            main_0 => \Motor_2_driver:PWMUDB:runmode_enable\,
            main_1 => \Motor_2_driver:PWMUDB:cmp2_less\);

    \Motor_1_driver:PWMUDB:runmode_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Motor_1_driver:PWMUDB:runmode_enable\,
            clock_0 => Net_570,
            main_0 => \Motor_1_driver:PWMUDB:control_7\);

    \Motor_1_driver:PWMUDB:prevCompare1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Motor_1_driver:PWMUDB:prevCompare1\,
            clock_0 => Net_570,
            main_0 => \Motor_1_driver:PWMUDB:cmp1_less\);

    \Motor_1_driver:PWMUDB:prevCompare2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Motor_1_driver:PWMUDB:prevCompare2\,
            clock_0 => Net_570,
            main_0 => \Motor_1_driver:PWMUDB:cmp2_less\);

    \Motor_1_driver:PWMUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Motor_1_driver:PWMUDB:status_0\,
            clock_0 => Net_570,
            main_0 => \Motor_1_driver:PWMUDB:prevCompare1\,
            main_1 => \Motor_1_driver:PWMUDB:cmp1_less\);

    \Motor_1_driver:PWMUDB:status_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Motor_1_driver:PWMUDB:status_1\,
            clock_0 => Net_570,
            main_0 => \Motor_1_driver:PWMUDB:prevCompare2\,
            main_1 => \Motor_1_driver:PWMUDB:cmp2_less\);

    Net_235:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_235,
            clock_0 => Net_570,
            main_0 => \Motor_1_driver:PWMUDB:runmode_enable\,
            main_1 => \Motor_1_driver:PWMUDB:cmp1_less\);

    Net_236:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_236,
            clock_0 => Net_570,
            main_0 => \Motor_1_driver:PWMUDB:runmode_enable\,
            main_1 => \Motor_1_driver:PWMUDB:cmp2_less\);

    \Motor_1_Encoder_Counts:CounterUDB:overflow_reg_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Motor_1_Encoder_Counts:CounterUDB:overflow_reg_i\,
            clock_0 => Net_2004,
            main_0 => \Motor_1_Encoder_Counts:CounterUDB:per_equal\);

    \Motor_1_Encoder_Counts:CounterUDB:prevCompare\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Motor_1_Encoder_Counts:CounterUDB:prevCompare\,
            clock_0 => Net_2004,
            main_0 => \Motor_1_Encoder_Counts:CounterUDB:cmp_out_i\);

    \Motor_1_Encoder_Counts:CounterUDB:count_stored_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Motor_1_Encoder_Counts:CounterUDB:count_stored_i\,
            clock_0 => Net_2004,
            main_0 => Net_2011);

    \Motor_2_Encoder_Counts:CounterUDB:overflow_reg_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Motor_2_Encoder_Counts:CounterUDB:overflow_reg_i\,
            clock_0 => Net_2004,
            main_0 => \Motor_2_Encoder_Counts:CounterUDB:per_equal\);

    \Motor_2_Encoder_Counts:CounterUDB:prevCompare\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Motor_2_Encoder_Counts:CounterUDB:prevCompare\,
            clock_0 => Net_2004,
            main_0 => \Motor_2_Encoder_Counts:CounterUDB:cmp_out_i\);

    \Motor_2_Encoder_Counts:CounterUDB:count_stored_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Motor_2_Encoder_Counts:CounterUDB:count_stored_i\,
            clock_0 => Net_2004,
            main_0 => Net_2022);

END __DEFAULT__;
