

================================================================
== Vitis HLS Report for 'gap_Pipeline_VITIS_LOOP_115_1'
================================================================
* Date:           Thu Dec 11 00:00:18 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        ecg_cnn
* Solution:       hls (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.339 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      356|      356|  3.560 us|  3.560 us|  354|  354|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_115_1  |      354|      354|         3|          1|          1|   353|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     53|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     17|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     45|    -|
|Register         |        -|    -|      38|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      38|    115|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      270|  240|  126800|  63400|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+----+---+----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |sparsemux_9_2_11_1_1_U172  |sparsemux_9_2_11_1_1  |        0|   0|  0|  17|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |Total                      |                      |        0|   0|  0|  17|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln115_fu_164_p2   |         +|   0|  0|  16|           9|           1|
    |sum_1_fu_220_p2       |         +|   0|  0|  19|          12|          12|
    |icmp_ln115_fu_158_p2  |      icmp|   0|  0|  16|           9|           9|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  53|          31|          24|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|    9|         18|
    |i_fu_70                  |   9|          2|    9|         18|
    |sum_fu_66                |   9|          2|   12|         24|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   32|         64|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_fu_70                           |   9|   0|    9|          0|
    |icmp_ln115_reg_255                |   1|   0|    1|          0|
    |sum_fu_66                         |  12|   0|   12|          0|
    |tmp_reg_279                       |  11|   0|   11|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  38|   0|   38|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+-------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  gap_Pipeline_VITIS_LOOP_115_1|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  gap_Pipeline_VITIS_LOOP_115_1|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  gap_Pipeline_VITIS_LOOP_115_1|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  gap_Pipeline_VITIS_LOOP_115_1|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  gap_Pipeline_VITIS_LOOP_115_1|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  gap_Pipeline_VITIS_LOOP_115_1|  return value|
|lshr_ln           |   in|    2|     ap_none|                        lshr_ln|        scalar|
|input_0_address0  |  out|   11|   ap_memory|                        input_0|         array|
|input_0_ce0       |  out|    1|   ap_memory|                        input_0|         array|
|input_0_q0        |   in|   11|   ap_memory|                        input_0|         array|
|input_1_address0  |  out|   11|   ap_memory|                        input_1|         array|
|input_1_ce0       |  out|    1|   ap_memory|                        input_1|         array|
|input_1_q0        |   in|   11|   ap_memory|                        input_1|         array|
|input_2_address0  |  out|   11|   ap_memory|                        input_2|         array|
|input_2_ce0       |  out|    1|   ap_memory|                        input_2|         array|
|input_2_q0        |   in|   11|   ap_memory|                        input_2|         array|
|input_3_address0  |  out|   11|   ap_memory|                        input_3|         array|
|input_3_ce0       |  out|    1|   ap_memory|                        input_3|         array|
|input_3_q0        |   in|   11|   ap_memory|                        input_3|         array|
|empty             |   in|    2|     ap_none|                          empty|        scalar|
|sum_out           |  out|   12|      ap_vld|                        sum_out|       pointer|
|sum_out_ap_vld    |  out|    1|      ap_vld|                        sum_out|       pointer|
+------------------+-----+-----+------------+-------------------------------+--------------+

