Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Wed Oct 18 23:58:09 2023
| Host         : ubuntu2004 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2 -file /home/ubuntu/Desktop/fir_vivado/fir/timing_report.txt
| Design       : fir
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  68          
RTGT-1     Advisory          RAM retargeting possibility  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (62)
6. checking no_output_delay (119)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (62)
-------------------------------
 There are 62 input ports with no input delay specified. (HIGH)

araddr[0]
araddr[10]
araddr[11]
araddr[1]
araddr[2]
araddr[3]
araddr[4]
araddr[5]
araddr[6]
araddr[7]
araddr[8]
araddr[9]
arvalid
awaddr[0]
awaddr[10]
awaddr[11]
awaddr[1]
awaddr[2]
awaddr[3]
awaddr[4]
awaddr[5]
awaddr[6]
awaddr[7]
awaddr[8]
awaddr[9]
awvalid
axis_rst_n
sm_tready
ss_tvalid
wdata[0]
wdata[10]
wdata[11]
wdata[12]
wdata[13]
wdata[14]
wdata[15]
wdata[16]
wdata[17]
wdata[18]
wdata[19]
wdata[1]
wdata[20]
wdata[21]
wdata[22]
wdata[23]
wdata[24]
wdata[25]
wdata[26]
wdata[27]
wdata[28]
wdata[29]
wdata[2]
wdata[30]
wdata[31]
wdata[3]
wdata[4]
wdata[5]
wdata[6]
wdata[7]
wdata[8]
wdata[9]
wvalid

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (119)
---------------------------------
 There are 119 ports with no output delay specified. (HIGH)

arready
awready
data_A[2]
data_A[3]
data_A[4]
data_A[5]
data_Di[0]
data_Di[10]
data_Di[11]
data_Di[12]
data_Di[13]
data_Di[14]
data_Di[15]
data_Di[16]
data_Di[17]
data_Di[18]
data_Di[19]
data_Di[1]
data_Di[20]
data_Di[21]
data_Di[22]
data_Di[23]
data_Di[24]
data_Di[25]
data_Di[26]
data_Di[27]
data_Di[28]
data_Di[29]
data_Di[2]
data_Di[30]
data_Di[31]
data_Di[3]
data_Di[4]
data_Di[5]
data_Di[6]
data_Di[7]
data_Di[8]
data_Di[9]
data_WE[0]
data_WE[1]
data_WE[2]
data_WE[3]
rdata[0]
rdata[10]
rdata[11]
rdata[12]
rdata[13]
rdata[14]
rdata[15]
rdata[16]
rdata[17]
rdata[18]
rdata[19]
rdata[1]
rdata[20]
rdata[21]
rdata[22]
rdata[23]
rdata[24]
rdata[25]
rdata[26]
rdata[27]
rdata[28]
rdata[29]
rdata[2]
rdata[30]
rdata[31]
rdata[3]
rdata[4]
rdata[5]
rdata[6]
rdata[7]
rdata[8]
rdata[9]
rvalid
sm_tdata[0]
sm_tdata[10]
sm_tdata[11]
sm_tdata[12]
sm_tdata[13]
sm_tdata[14]
sm_tdata[15]
sm_tdata[16]
sm_tdata[17]
sm_tdata[18]
sm_tdata[19]
sm_tdata[1]
sm_tdata[20]
sm_tdata[21]
sm_tdata[22]
sm_tdata[23]
sm_tdata[24]
sm_tdata[25]
sm_tdata[26]
sm_tdata[27]
sm_tdata[28]
sm_tdata[29]
sm_tdata[2]
sm_tdata[30]
sm_tdata[31]
sm_tdata[3]
sm_tdata[4]
sm_tdata[5]
sm_tdata[6]
sm_tdata[7]
sm_tdata[8]
sm_tdata[9]
sm_tlast
sm_tvalid
ss_tready
tap_A[2]
tap_A[3]
tap_A[4]
tap_A[5]
tap_WE[0]
tap_WE[1]
tap_WE[2]
tap_WE[3]
wready

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.006        0.000                      0                  189        0.132        0.000                      0                  189        1.810        0.000                       0                   114  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 2.310}        4.620           216.450         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.006        0.000                      0                  189        0.132        0.000                      0                  189        1.810        0.000                       0                   114  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.006ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.810ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.006ns  (required time - arrival time)
  Source:                 len_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.310ns period=4.620ns})
  Destination:            DATA_BRAM_addr_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.310ns period=4.620ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.620ns  (clk rise@4.620ns - clk rise@0.000ns)
  Data Path Delay:        4.232ns  (logic 1.145ns (27.056%)  route 3.087ns (72.944%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.807ns = ( 6.427 - 4.620 ) 
    Source Clock Delay      (SCD):    2.241ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.556    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     1.657 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=113, unplaced)       0.584     2.241    axis_clk_IBUF_BUFG
                         FDCE                                         r  len_reg[31]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.719 f  len_reg[31]/Q
                         net (fo=2, unplaced)         0.752     3.471    len[31]
                                                                      f  rvalid_OBUF_inst_i_9/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     3.766 f  rvalid_OBUF_inst_i_9/O
                         net (fo=1, unplaced)         0.449     4.215    rvalid_OBUF_inst_i_9_n_0
                                                                      f  rvalid_OBUF_inst_i_5/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.339 f  rvalid_OBUF_inst_i_5/O
                         net (fo=1, unplaced)         0.902     5.241    rvalid_OBUF_inst_i_5_n_0
                                                                      f  rvalid_OBUF_inst_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     5.365 f  rvalid_OBUF_inst_i_3/O
                         net (fo=8, unplaced)         0.487     5.852    rvalid_OBUF_inst_i_3_n_0
                                                                      f  DATA_BRAM_addr[3]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.976 r  DATA_BRAM_addr[3]_i_1/O
                         net (fo=4, unplaced)         0.497     6.473    data_addr_wen
                         FDCE                                         r  DATA_BRAM_addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.620     4.620 r  
                                                      0.000     4.620 r  axis_clk (IN)
                         net (fo=0)                   0.000     4.620    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     5.458 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.439     5.897    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     5.988 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=113, unplaced)       0.439     6.427    axis_clk_IBUF_BUFG
                         FDCE                                         r  DATA_BRAM_addr_reg[0]/C
                         clock pessimism              0.289     6.716    
                         clock uncertainty           -0.035     6.680    
                         FDCE (Setup_fdce_C_CE)      -0.202     6.478    DATA_BRAM_addr_reg[0]
  -------------------------------------------------------------------
                         required time                          6.478    
                         arrival time                          -6.473    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.006ns  (required time - arrival time)
  Source:                 len_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.310ns period=4.620ns})
  Destination:            DATA_BRAM_addr_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.310ns period=4.620ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.620ns  (clk rise@4.620ns - clk rise@0.000ns)
  Data Path Delay:        4.232ns  (logic 1.145ns (27.056%)  route 3.087ns (72.944%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.807ns = ( 6.427 - 4.620 ) 
    Source Clock Delay      (SCD):    2.241ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.556    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     1.657 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=113, unplaced)       0.584     2.241    axis_clk_IBUF_BUFG
                         FDCE                                         r  len_reg[31]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.719 f  len_reg[31]/Q
                         net (fo=2, unplaced)         0.752     3.471    len[31]
                                                                      f  rvalid_OBUF_inst_i_9/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     3.766 f  rvalid_OBUF_inst_i_9/O
                         net (fo=1, unplaced)         0.449     4.215    rvalid_OBUF_inst_i_9_n_0
                                                                      f  rvalid_OBUF_inst_i_5/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.339 f  rvalid_OBUF_inst_i_5/O
                         net (fo=1, unplaced)         0.902     5.241    rvalid_OBUF_inst_i_5_n_0
                                                                      f  rvalid_OBUF_inst_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     5.365 f  rvalid_OBUF_inst_i_3/O
                         net (fo=8, unplaced)         0.487     5.852    rvalid_OBUF_inst_i_3_n_0
                                                                      f  DATA_BRAM_addr[3]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.976 r  DATA_BRAM_addr[3]_i_1/O
                         net (fo=4, unplaced)         0.497     6.473    data_addr_wen
                         FDCE                                         r  DATA_BRAM_addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.620     4.620 r  
                                                      0.000     4.620 r  axis_clk (IN)
                         net (fo=0)                   0.000     4.620    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     5.458 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.439     5.897    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     5.988 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=113, unplaced)       0.439     6.427    axis_clk_IBUF_BUFG
                         FDCE                                         r  DATA_BRAM_addr_reg[1]/C
                         clock pessimism              0.289     6.716    
                         clock uncertainty           -0.035     6.680    
                         FDCE (Setup_fdce_C_CE)      -0.202     6.478    DATA_BRAM_addr_reg[1]
  -------------------------------------------------------------------
                         required time                          6.478    
                         arrival time                          -6.473    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.006ns  (required time - arrival time)
  Source:                 len_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.310ns period=4.620ns})
  Destination:            DATA_BRAM_addr_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.310ns period=4.620ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.620ns  (clk rise@4.620ns - clk rise@0.000ns)
  Data Path Delay:        4.232ns  (logic 1.145ns (27.056%)  route 3.087ns (72.944%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.807ns = ( 6.427 - 4.620 ) 
    Source Clock Delay      (SCD):    2.241ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.556    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     1.657 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=113, unplaced)       0.584     2.241    axis_clk_IBUF_BUFG
                         FDCE                                         r  len_reg[31]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.719 f  len_reg[31]/Q
                         net (fo=2, unplaced)         0.752     3.471    len[31]
                                                                      f  rvalid_OBUF_inst_i_9/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     3.766 f  rvalid_OBUF_inst_i_9/O
                         net (fo=1, unplaced)         0.449     4.215    rvalid_OBUF_inst_i_9_n_0
                                                                      f  rvalid_OBUF_inst_i_5/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.339 f  rvalid_OBUF_inst_i_5/O
                         net (fo=1, unplaced)         0.902     5.241    rvalid_OBUF_inst_i_5_n_0
                                                                      f  rvalid_OBUF_inst_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     5.365 f  rvalid_OBUF_inst_i_3/O
                         net (fo=8, unplaced)         0.487     5.852    rvalid_OBUF_inst_i_3_n_0
                                                                      f  DATA_BRAM_addr[3]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.976 r  DATA_BRAM_addr[3]_i_1/O
                         net (fo=4, unplaced)         0.497     6.473    data_addr_wen
                         FDCE                                         r  DATA_BRAM_addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.620     4.620 r  
                                                      0.000     4.620 r  axis_clk (IN)
                         net (fo=0)                   0.000     4.620    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     5.458 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.439     5.897    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     5.988 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=113, unplaced)       0.439     6.427    axis_clk_IBUF_BUFG
                         FDCE                                         r  DATA_BRAM_addr_reg[2]/C
                         clock pessimism              0.289     6.716    
                         clock uncertainty           -0.035     6.680    
                         FDCE (Setup_fdce_C_CE)      -0.202     6.478    DATA_BRAM_addr_reg[2]
  -------------------------------------------------------------------
                         required time                          6.478    
                         arrival time                          -6.473    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.006ns  (required time - arrival time)
  Source:                 len_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.310ns period=4.620ns})
  Destination:            DATA_BRAM_addr_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.310ns period=4.620ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.620ns  (clk rise@4.620ns - clk rise@0.000ns)
  Data Path Delay:        4.232ns  (logic 1.145ns (27.056%)  route 3.087ns (72.944%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.807ns = ( 6.427 - 4.620 ) 
    Source Clock Delay      (SCD):    2.241ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.556    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     1.657 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=113, unplaced)       0.584     2.241    axis_clk_IBUF_BUFG
                         FDCE                                         r  len_reg[31]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.719 f  len_reg[31]/Q
                         net (fo=2, unplaced)         0.752     3.471    len[31]
                                                                      f  rvalid_OBUF_inst_i_9/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     3.766 f  rvalid_OBUF_inst_i_9/O
                         net (fo=1, unplaced)         0.449     4.215    rvalid_OBUF_inst_i_9_n_0
                                                                      f  rvalid_OBUF_inst_i_5/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.339 f  rvalid_OBUF_inst_i_5/O
                         net (fo=1, unplaced)         0.902     5.241    rvalid_OBUF_inst_i_5_n_0
                                                                      f  rvalid_OBUF_inst_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     5.365 f  rvalid_OBUF_inst_i_3/O
                         net (fo=8, unplaced)         0.487     5.852    rvalid_OBUF_inst_i_3_n_0
                                                                      f  DATA_BRAM_addr[3]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.976 r  DATA_BRAM_addr[3]_i_1/O
                         net (fo=4, unplaced)         0.497     6.473    data_addr_wen
                         FDCE                                         r  DATA_BRAM_addr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.620     4.620 r  
                                                      0.000     4.620 r  axis_clk (IN)
                         net (fo=0)                   0.000     4.620    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     5.458 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.439     5.897    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     5.988 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=113, unplaced)       0.439     6.427    axis_clk_IBUF_BUFG
                         FDCE                                         r  DATA_BRAM_addr_reg[3]/C
                         clock pessimism              0.289     6.716    
                         clock uncertainty           -0.035     6.680    
                         FDCE (Setup_fdce_C_CE)      -0.202     6.478    DATA_BRAM_addr_reg[3]
  -------------------------------------------------------------------
                         required time                          6.478    
                         arrival time                          -6.473    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.749ns  (required time - arrival time)
  Source:                 len_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.310ns period=4.620ns})
  Destination:            DATA_BRAM_addr_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.310ns period=4.620ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.620ns  (clk rise@4.620ns - clk rise@0.000ns)
  Data Path Delay:        3.735ns  (logic 1.145ns (30.656%)  route 2.590ns (69.344%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.807ns = ( 6.427 - 4.620 ) 
    Source Clock Delay      (SCD):    2.241ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.556    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     1.657 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=113, unplaced)       0.584     2.241    axis_clk_IBUF_BUFG
                         FDCE                                         r  len_reg[31]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.719 r  len_reg[31]/Q
                         net (fo=2, unplaced)         0.752     3.471    len[31]
                                                                      r  rvalid_OBUF_inst_i_9/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     3.766 r  rvalid_OBUF_inst_i_9/O
                         net (fo=1, unplaced)         0.449     4.215    rvalid_OBUF_inst_i_9_n_0
                                                                      r  rvalid_OBUF_inst_i_5/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.339 r  rvalid_OBUF_inst_i_5/O
                         net (fo=1, unplaced)         0.902     5.241    rvalid_OBUF_inst_i_5_n_0
                                                                      r  rvalid_OBUF_inst_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     5.365 r  rvalid_OBUF_inst_i_3/O
                         net (fo=8, unplaced)         0.487     5.852    rvalid_OBUF_inst_i_3_n_0
                                                                      r  DATA_BRAM_addr[0]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.976 r  DATA_BRAM_addr[0]_i_1/O
                         net (fo=1, unplaced)         0.000     5.976    DATA_BRAM_addr[0]_i_1_n_0
                         FDCE                                         r  DATA_BRAM_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.620     4.620 r  
                                                      0.000     4.620 r  axis_clk (IN)
                         net (fo=0)                   0.000     4.620    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     5.458 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.439     5.897    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     5.988 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=113, unplaced)       0.439     6.427    axis_clk_IBUF_BUFG
                         FDCE                                         r  DATA_BRAM_addr_reg[0]/C
                         clock pessimism              0.289     6.716    
                         clock uncertainty           -0.035     6.680    
                         FDCE (Setup_fdce_C_D)        0.044     6.724    DATA_BRAM_addr_reg[0]
  -------------------------------------------------------------------
                         required time                          6.724    
                         arrival time                          -5.976    
  -------------------------------------------------------------------
                         slack                                  0.749    

Slack (MET) :             0.749ns  (required time - arrival time)
  Source:                 len_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.310ns period=4.620ns})
  Destination:            DATA_BRAM_addr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.310ns period=4.620ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.620ns  (clk rise@4.620ns - clk rise@0.000ns)
  Data Path Delay:        3.735ns  (logic 1.145ns (30.656%)  route 2.590ns (69.344%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.807ns = ( 6.427 - 4.620 ) 
    Source Clock Delay      (SCD):    2.241ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.556    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     1.657 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=113, unplaced)       0.584     2.241    axis_clk_IBUF_BUFG
                         FDCE                                         r  len_reg[31]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.719 r  len_reg[31]/Q
                         net (fo=2, unplaced)         0.752     3.471    len[31]
                                                                      r  rvalid_OBUF_inst_i_9/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     3.766 r  rvalid_OBUF_inst_i_9/O
                         net (fo=1, unplaced)         0.449     4.215    rvalid_OBUF_inst_i_9_n_0
                                                                      r  rvalid_OBUF_inst_i_5/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.339 r  rvalid_OBUF_inst_i_5/O
                         net (fo=1, unplaced)         0.902     5.241    rvalid_OBUF_inst_i_5_n_0
                                                                      r  rvalid_OBUF_inst_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     5.365 r  rvalid_OBUF_inst_i_3/O
                         net (fo=8, unplaced)         0.487     5.852    rvalid_OBUF_inst_i_3_n_0
                                                                      r  DATA_BRAM_addr[1]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.976 r  DATA_BRAM_addr[1]_i_1/O
                         net (fo=1, unplaced)         0.000     5.976    DATA_BRAM_addr[1]_i_1_n_0
                         FDCE                                         r  DATA_BRAM_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.620     4.620 r  
                                                      0.000     4.620 r  axis_clk (IN)
                         net (fo=0)                   0.000     4.620    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     5.458 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.439     5.897    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     5.988 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=113, unplaced)       0.439     6.427    axis_clk_IBUF_BUFG
                         FDCE                                         r  DATA_BRAM_addr_reg[1]/C
                         clock pessimism              0.289     6.716    
                         clock uncertainty           -0.035     6.680    
                         FDCE (Setup_fdce_C_D)        0.044     6.724    DATA_BRAM_addr_reg[1]
  -------------------------------------------------------------------
                         required time                          6.724    
                         arrival time                          -5.976    
  -------------------------------------------------------------------
                         slack                                  0.749    

Slack (MET) :             0.749ns  (required time - arrival time)
  Source:                 len_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.310ns period=4.620ns})
  Destination:            DATA_BRAM_addr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.310ns period=4.620ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.620ns  (clk rise@4.620ns - clk rise@0.000ns)
  Data Path Delay:        3.735ns  (logic 1.145ns (30.656%)  route 2.590ns (69.344%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.807ns = ( 6.427 - 4.620 ) 
    Source Clock Delay      (SCD):    2.241ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.556    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     1.657 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=113, unplaced)       0.584     2.241    axis_clk_IBUF_BUFG
                         FDCE                                         r  len_reg[31]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.719 r  len_reg[31]/Q
                         net (fo=2, unplaced)         0.752     3.471    len[31]
                                                                      r  rvalid_OBUF_inst_i_9/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     3.766 r  rvalid_OBUF_inst_i_9/O
                         net (fo=1, unplaced)         0.449     4.215    rvalid_OBUF_inst_i_9_n_0
                                                                      r  rvalid_OBUF_inst_i_5/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.339 r  rvalid_OBUF_inst_i_5/O
                         net (fo=1, unplaced)         0.902     5.241    rvalid_OBUF_inst_i_5_n_0
                                                                      r  rvalid_OBUF_inst_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     5.365 r  rvalid_OBUF_inst_i_3/O
                         net (fo=8, unplaced)         0.487     5.852    rvalid_OBUF_inst_i_3_n_0
                                                                      r  DATA_BRAM_addr[2]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.976 r  DATA_BRAM_addr[2]_i_1/O
                         net (fo=1, unplaced)         0.000     5.976    DATA_BRAM_addr[2]_i_1_n_0
                         FDCE                                         r  DATA_BRAM_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.620     4.620 r  
                                                      0.000     4.620 r  axis_clk (IN)
                         net (fo=0)                   0.000     4.620    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     5.458 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.439     5.897    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     5.988 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=113, unplaced)       0.439     6.427    axis_clk_IBUF_BUFG
                         FDCE                                         r  DATA_BRAM_addr_reg[2]/C
                         clock pessimism              0.289     6.716    
                         clock uncertainty           -0.035     6.680    
                         FDCE (Setup_fdce_C_D)        0.044     6.724    DATA_BRAM_addr_reg[2]
  -------------------------------------------------------------------
                         required time                          6.724    
                         arrival time                          -5.976    
  -------------------------------------------------------------------
                         slack                                  0.749    

Slack (MET) :             0.749ns  (required time - arrival time)
  Source:                 len_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.310ns period=4.620ns})
  Destination:            DATA_BRAM_addr_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.310ns period=4.620ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.620ns  (clk rise@4.620ns - clk rise@0.000ns)
  Data Path Delay:        3.735ns  (logic 1.145ns (30.656%)  route 2.590ns (69.344%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.807ns = ( 6.427 - 4.620 ) 
    Source Clock Delay      (SCD):    2.241ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.556    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     1.657 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=113, unplaced)       0.584     2.241    axis_clk_IBUF_BUFG
                         FDCE                                         r  len_reg[31]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.719 r  len_reg[31]/Q
                         net (fo=2, unplaced)         0.752     3.471    len[31]
                                                                      r  rvalid_OBUF_inst_i_9/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     3.766 r  rvalid_OBUF_inst_i_9/O
                         net (fo=1, unplaced)         0.449     4.215    rvalid_OBUF_inst_i_9_n_0
                                                                      r  rvalid_OBUF_inst_i_5/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.339 r  rvalid_OBUF_inst_i_5/O
                         net (fo=1, unplaced)         0.902     5.241    rvalid_OBUF_inst_i_5_n_0
                                                                      r  rvalid_OBUF_inst_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     5.365 r  rvalid_OBUF_inst_i_3/O
                         net (fo=8, unplaced)         0.487     5.852    rvalid_OBUF_inst_i_3_n_0
                                                                      r  DATA_BRAM_addr[3]_i_2/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.976 r  DATA_BRAM_addr[3]_i_2/O
                         net (fo=1, unplaced)         0.000     5.976    DATA_BRAM_addr[3]_i_2_n_0
                         FDCE                                         r  DATA_BRAM_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.620     4.620 r  
                                                      0.000     4.620 r  axis_clk (IN)
                         net (fo=0)                   0.000     4.620    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     5.458 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.439     5.897    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     5.988 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=113, unplaced)       0.439     6.427    axis_clk_IBUF_BUFG
                         FDCE                                         r  DATA_BRAM_addr_reg[3]/C
                         clock pessimism              0.289     6.716    
                         clock uncertainty           -0.035     6.680    
                         FDCE (Setup_fdce_C_D)        0.044     6.724    DATA_BRAM_addr_reg[3]
  -------------------------------------------------------------------
                         required time                          6.724    
                         arrival time                          -5.976    
  -------------------------------------------------------------------
                         slack                                  0.749    

Slack (MET) :             0.779ns  (required time - arrival time)
  Source:                 len_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.310ns period=4.620ns})
  Destination:            state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.310ns period=4.620ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.620ns  (clk rise@4.620ns - clk rise@0.000ns)
  Data Path Delay:        3.705ns  (logic 1.145ns (30.904%)  route 2.560ns (69.096%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.807ns = ( 6.427 - 4.620 ) 
    Source Clock Delay      (SCD):    2.241ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.556    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     1.657 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=113, unplaced)       0.584     2.241    axis_clk_IBUF_BUFG
                         FDCE                                         r  len_reg[31]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.719 r  len_reg[31]/Q
                         net (fo=2, unplaced)         0.752     3.471    len[31]
                                                                      r  rvalid_OBUF_inst_i_9/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     3.766 r  rvalid_OBUF_inst_i_9/O
                         net (fo=1, unplaced)         0.449     4.215    rvalid_OBUF_inst_i_9_n_0
                                                                      r  rvalid_OBUF_inst_i_5/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.339 r  rvalid_OBUF_inst_i_5/O
                         net (fo=1, unplaced)         0.902     5.241    rvalid_OBUF_inst_i_5_n_0
                                                                      r  rvalid_OBUF_inst_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     5.365 r  rvalid_OBUF_inst_i_3/O
                         net (fo=8, unplaced)         0.457     5.822    rvalid_OBUF_inst_i_3_n_0
                                                                      r  state[1]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.946 r  state[1]_i_1/O
                         net (fo=1, unplaced)         0.000     5.946    next_state[1]
                         FDCE                                         r  state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.620     4.620 r  
                                                      0.000     4.620 r  axis_clk (IN)
                         net (fo=0)                   0.000     4.620    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     5.458 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.439     5.897    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     5.988 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=113, unplaced)       0.439     6.427    axis_clk_IBUF_BUFG
                         FDCE                                         r  state_reg[1]/C
                         clock pessimism              0.289     6.716    
                         clock uncertainty           -0.035     6.680    
                         FDCE (Setup_fdce_C_D)        0.044     6.724    state_reg[1]
  -------------------------------------------------------------------
                         required time                          6.724    
                         arrival time                          -5.946    
  -------------------------------------------------------------------
                         slack                                  0.779    

Slack (MET) :             1.419ns  (required time - arrival time)
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.310ns period=4.620ns})
  Destination:            TAP_BRAM_addr_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.310ns period=4.620ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.620ns  (clk rise@4.620ns - clk rise@0.000ns)
  Data Path Delay:        2.819ns  (logic 0.923ns (32.742%)  route 1.896ns (67.258%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.807ns = ( 6.427 - 4.620 ) 
    Source Clock Delay      (SCD):    2.241ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.556    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     1.657 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=113, unplaced)       0.584     2.241    axis_clk_IBUF_BUFG
                         FDCE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.719 r  state_reg[1]/Q
                         net (fo=189, unplaced)       0.922     3.641    state[1]
                                                                      r  tap_WE_OBUF[3]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.321     3.962 r  tap_WE_OBUF[3]_inst_i_1/O
                         net (fo=5, unplaced)         0.477     4.439    tap_WE_OBUF[0]
                                                                      r  TAP_BRAM_addr[3]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.563 r  TAP_BRAM_addr[3]_i_1/O
                         net (fo=4, unplaced)         0.497     5.060    tap_addr_wen
                         FDCE                                         r  TAP_BRAM_addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.620     4.620 r  
                                                      0.000     4.620 r  axis_clk (IN)
                         net (fo=0)                   0.000     4.620    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     5.458 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.439     5.897    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     5.988 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=113, unplaced)       0.439     6.427    axis_clk_IBUF_BUFG
                         FDCE                                         r  TAP_BRAM_addr_reg[0]/C
                         clock pessimism              0.289     6.716    
                         clock uncertainty           -0.035     6.680    
                         FDCE (Setup_fdce_C_CE)      -0.202     6.478    TAP_BRAM_addr_reg[0]
  -------------------------------------------------------------------
                         required time                          6.478    
                         arrival time                          -5.060    
  -------------------------------------------------------------------
                         slack                                  1.419    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 len_store_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.310ns period=4.620ns})
  Destination:            len_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.310ns period=4.620ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.245ns (65.144%)  route 0.131ns (34.856%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.936ns
    Source Clock Delay      (SCD):    0.454ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.114     0.314    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.340 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=113, unplaced)       0.114     0.454    axis_clk_IBUF_BUFG
                         FDCE                                         r  len_store_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.601 r  len_store_reg[10]/Q
                         net (fo=1, unplaced)         0.131     0.733    len_store[10]
                                                                      r  len[10]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     0.831 r  len[10]_i_1/O
                         net (fo=1, unplaced)         0.000     0.831    len_mux[10]
                         FDCE                                         r  len_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.648    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.677 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=113, unplaced)       0.259     0.936    axis_clk_IBUF_BUFG
                         FDCE                                         r  len_reg[10]/C
                         clock pessimism             -0.337     0.599    
                         FDCE (Hold_fdce_C_D)         0.099     0.698    len_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           0.831    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 len_store_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.310ns period=4.620ns})
  Destination:            len_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.310ns period=4.620ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.245ns (65.144%)  route 0.131ns (34.856%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.936ns
    Source Clock Delay      (SCD):    0.454ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.114     0.314    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.340 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=113, unplaced)       0.114     0.454    axis_clk_IBUF_BUFG
                         FDCE                                         r  len_store_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.601 r  len_store_reg[14]/Q
                         net (fo=1, unplaced)         0.131     0.733    len_store[14]
                                                                      r  len[14]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     0.831 r  len[14]_i_1/O
                         net (fo=1, unplaced)         0.000     0.831    len_mux[14]
                         FDCE                                         r  len_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.648    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.677 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=113, unplaced)       0.259     0.936    axis_clk_IBUF_BUFG
                         FDCE                                         r  len_reg[14]/C
                         clock pessimism             -0.337     0.599    
                         FDCE (Hold_fdce_C_D)         0.099     0.698    len_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           0.831    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 len_store_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.310ns period=4.620ns})
  Destination:            len_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.310ns period=4.620ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.245ns (65.144%)  route 0.131ns (34.856%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.936ns
    Source Clock Delay      (SCD):    0.454ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.114     0.314    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.340 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=113, unplaced)       0.114     0.454    axis_clk_IBUF_BUFG
                         FDCE                                         r  len_store_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.601 r  len_store_reg[15]/Q
                         net (fo=1, unplaced)         0.131     0.733    len_store[15]
                                                                      r  len[15]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     0.831 r  len[15]_i_1/O
                         net (fo=1, unplaced)         0.000     0.831    len_mux[15]
                         FDCE                                         r  len_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.648    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.677 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=113, unplaced)       0.259     0.936    axis_clk_IBUF_BUFG
                         FDCE                                         r  len_reg[15]/C
                         clock pessimism             -0.337     0.599    
                         FDCE (Hold_fdce_C_D)         0.099     0.698    len_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           0.831    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 len_store_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.310ns period=4.620ns})
  Destination:            len_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.310ns period=4.620ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.245ns (65.144%)  route 0.131ns (34.856%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.936ns
    Source Clock Delay      (SCD):    0.454ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.114     0.314    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.340 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=113, unplaced)       0.114     0.454    axis_clk_IBUF_BUFG
                         FDCE                                         r  len_store_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.601 r  len_store_reg[17]/Q
                         net (fo=1, unplaced)         0.131     0.733    len_store[17]
                                                                      r  len[17]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     0.831 r  len[17]_i_1/O
                         net (fo=1, unplaced)         0.000     0.831    len_mux[17]
                         FDCE                                         r  len_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.648    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.677 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=113, unplaced)       0.259     0.936    axis_clk_IBUF_BUFG
                         FDCE                                         r  len_reg[17]/C
                         clock pessimism             -0.337     0.599    
                         FDCE (Hold_fdce_C_D)         0.099     0.698    len_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           0.831    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 len_store_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.310ns period=4.620ns})
  Destination:            len_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.310ns period=4.620ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.245ns (65.144%)  route 0.131ns (34.856%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.936ns
    Source Clock Delay      (SCD):    0.454ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.114     0.314    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.340 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=113, unplaced)       0.114     0.454    axis_clk_IBUF_BUFG
                         FDCE                                         r  len_store_reg[19]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.601 r  len_store_reg[19]/Q
                         net (fo=1, unplaced)         0.131     0.733    len_store[19]
                                                                      r  len[19]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     0.831 r  len[19]_i_1/O
                         net (fo=1, unplaced)         0.000     0.831    len_mux[19]
                         FDCE                                         r  len_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.648    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.677 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=113, unplaced)       0.259     0.936    axis_clk_IBUF_BUFG
                         FDCE                                         r  len_reg[19]/C
                         clock pessimism             -0.337     0.599    
                         FDCE (Hold_fdce_C_D)         0.099     0.698    len_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           0.831    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 len_store_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.310ns period=4.620ns})
  Destination:            len_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.310ns period=4.620ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.245ns (65.144%)  route 0.131ns (34.856%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.936ns
    Source Clock Delay      (SCD):    0.454ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.114     0.314    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.340 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=113, unplaced)       0.114     0.454    axis_clk_IBUF_BUFG
                         FDCE                                         r  len_store_reg[20]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.601 r  len_store_reg[20]/Q
                         net (fo=1, unplaced)         0.131     0.733    len_store[20]
                                                                      r  len[20]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     0.831 r  len[20]_i_1/O
                         net (fo=1, unplaced)         0.000     0.831    len_mux[20]
                         FDCE                                         r  len_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.648    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.677 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=113, unplaced)       0.259     0.936    axis_clk_IBUF_BUFG
                         FDCE                                         r  len_reg[20]/C
                         clock pessimism             -0.337     0.599    
                         FDCE (Hold_fdce_C_D)         0.099     0.698    len_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           0.831    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 len_store_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.310ns period=4.620ns})
  Destination:            len_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.310ns period=4.620ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.245ns (65.144%)  route 0.131ns (34.856%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.936ns
    Source Clock Delay      (SCD):    0.454ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.114     0.314    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.340 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=113, unplaced)       0.114     0.454    axis_clk_IBUF_BUFG
                         FDCE                                         r  len_store_reg[21]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.601 r  len_store_reg[21]/Q
                         net (fo=1, unplaced)         0.131     0.733    len_store[21]
                                                                      r  len[21]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     0.831 r  len[21]_i_1/O
                         net (fo=1, unplaced)         0.000     0.831    len_mux[21]
                         FDCE                                         r  len_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.648    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.677 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=113, unplaced)       0.259     0.936    axis_clk_IBUF_BUFG
                         FDCE                                         r  len_reg[21]/C
                         clock pessimism             -0.337     0.599    
                         FDCE (Hold_fdce_C_D)         0.099     0.698    len_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           0.831    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 len_store_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.310ns period=4.620ns})
  Destination:            len_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.310ns period=4.620ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.245ns (65.144%)  route 0.131ns (34.856%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.936ns
    Source Clock Delay      (SCD):    0.454ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.114     0.314    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.340 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=113, unplaced)       0.114     0.454    axis_clk_IBUF_BUFG
                         FDCE                                         r  len_store_reg[26]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.601 r  len_store_reg[26]/Q
                         net (fo=1, unplaced)         0.131     0.733    len_store[26]
                                                                      r  len[26]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     0.831 r  len[26]_i_1/O
                         net (fo=1, unplaced)         0.000     0.831    len_mux[26]
                         FDCE                                         r  len_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.648    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.677 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=113, unplaced)       0.259     0.936    axis_clk_IBUF_BUFG
                         FDCE                                         r  len_reg[26]/C
                         clock pessimism             -0.337     0.599    
                         FDCE (Hold_fdce_C_D)         0.099     0.698    len_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           0.831    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 len_store_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.310ns period=4.620ns})
  Destination:            len_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.310ns period=4.620ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.245ns (65.144%)  route 0.131ns (34.856%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.936ns
    Source Clock Delay      (SCD):    0.454ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.114     0.314    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.340 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=113, unplaced)       0.114     0.454    axis_clk_IBUF_BUFG
                         FDCE                                         r  len_store_reg[28]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.601 r  len_store_reg[28]/Q
                         net (fo=1, unplaced)         0.131     0.733    len_store[28]
                                                                      r  len[28]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     0.831 r  len[28]_i_1/O
                         net (fo=1, unplaced)         0.000     0.831    len_mux[28]
                         FDCE                                         r  len_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.648    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.677 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=113, unplaced)       0.259     0.936    axis_clk_IBUF_BUFG
                         FDCE                                         r  len_reg[28]/C
                         clock pessimism             -0.337     0.599    
                         FDCE (Hold_fdce_C_D)         0.099     0.698    len_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           0.831    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 len_store_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.310ns period=4.620ns})
  Destination:            len_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.310ns period=4.620ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.245ns (65.144%)  route 0.131ns (34.856%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.936ns
    Source Clock Delay      (SCD):    0.454ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.114     0.314    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.340 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=113, unplaced)       0.114     0.454    axis_clk_IBUF_BUFG
                         FDCE                                         r  len_store_reg[30]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.601 r  len_store_reg[30]/Q
                         net (fo=1, unplaced)         0.131     0.733    len_store[30]
                                                                      r  len[30]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     0.831 r  len[30]_i_1/O
                         net (fo=1, unplaced)         0.000     0.831    len_mux[30]
                         FDCE                                         r  len_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.648    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.677 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=113, unplaced)       0.259     0.936    axis_clk_IBUF_BUFG
                         FDCE                                         r  len_reg[30]/C
                         clock pessimism             -0.337     0.599    
                         FDCE (Hold_fdce_C_D)         0.099     0.698    len_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           0.831    
  -------------------------------------------------------------------
                         slack                                  0.132    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 2.310 }
Period(ns):         4.620
Sources:            { axis_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFGCTRL/I0  n/a            2.155         4.620       2.465                axis_clk_IBUF_BUFG_inst/I0
Min Period        n/a     FDCE/C       n/a            1.000         4.620       3.620                DATA_BRAM_addr_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         4.620       3.620                DATA_BRAM_addr_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         4.620       3.620                DATA_BRAM_addr_reg[2]/C
Min Period        n/a     FDCE/C       n/a            1.000         4.620       3.620                DATA_BRAM_addr_reg[3]/C
Min Period        n/a     FDCE/C       n/a            1.000         4.620       3.620                DATA_start_addr_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         4.620       3.620                DATA_start_addr_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         4.620       3.620                DATA_start_addr_reg[2]/C
Min Period        n/a     FDCE/C       n/a            1.000         4.620       3.620                DATA_start_addr_reg[3]/C
Min Period        n/a     FDCE/C       n/a            1.000         4.620       3.620                TAP_BRAM_addr_reg[0]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         2.310       1.810                DATA_BRAM_addr_reg[0]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         2.310       1.810                DATA_BRAM_addr_reg[0]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         2.310       1.810                DATA_BRAM_addr_reg[1]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         2.310       1.810                DATA_BRAM_addr_reg[1]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         2.310       1.810                DATA_BRAM_addr_reg[2]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         2.310       1.810                DATA_BRAM_addr_reg[2]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         2.310       1.810                DATA_BRAM_addr_reg[3]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         2.310       1.810                DATA_BRAM_addr_reg[3]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         2.310       1.810                DATA_start_addr_reg[0]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         2.310       1.810                DATA_start_addr_reg[0]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         2.310       1.810                DATA_BRAM_addr_reg[0]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         2.310       1.810                DATA_BRAM_addr_reg[0]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         2.310       1.810                DATA_BRAM_addr_reg[1]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         2.310       1.810                DATA_BRAM_addr_reg[1]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         2.310       1.810                DATA_BRAM_addr_reg[2]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         2.310       1.810                DATA_BRAM_addr_reg[2]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         2.310       1.810                DATA_BRAM_addr_reg[3]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         2.310       1.810                DATA_BRAM_addr_reg[3]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         2.310       1.810                DATA_start_addr_reg[0]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         2.310       1.810                DATA_start_addr_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           109 Endpoints
Min Delay           109 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 awvalid
                            (input port)
  Destination:            awready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.476ns  (logic 3.978ns (61.433%)  route 2.497ns (38.567%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awvalid (IN)
                         net (fo=0)                   0.000     0.000    awvalid
                                                                      r  awvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awvalid_IBUF_inst/O
                         net (fo=5, unplaced)         0.800     1.771    awvalid_IBUF
                                                                      r  awready_OBUF_inst_i_5/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.895 f  awready_OBUF_inst_i_5/O
                         net (fo=1, unplaced)         0.449     2.344    awready_OBUF_inst_i_5_n_0
                                                                      f  awready_OBUF_inst_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.468 f  awready_OBUF_inst_i_4/O
                         net (fo=1, unplaced)         0.449     2.917    awready_OBUF_inst_i_4_n_0
                                                                      f  awready_OBUF_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     3.041 r  awready_OBUF_inst_i_1/O
                         net (fo=2, unplaced)         0.800     3.841    wready_OBUF
                                                                      r  awready_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.476 r  awready_OBUF_inst/O
                         net (fo=0)                   0.000     6.476    awready
                                                                      r  awready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awvalid
                            (input port)
  Destination:            wready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.476ns  (logic 3.978ns (61.433%)  route 2.497ns (38.567%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awvalid (IN)
                         net (fo=0)                   0.000     0.000    awvalid
                                                                      r  awvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awvalid_IBUF_inst/O
                         net (fo=5, unplaced)         0.800     1.771    awvalid_IBUF
                                                                      r  awready_OBUF_inst_i_5/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.895 f  awready_OBUF_inst_i_5/O
                         net (fo=1, unplaced)         0.449     2.344    awready_OBUF_inst_i_5_n_0
                                                                      f  awready_OBUF_inst_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.468 f  awready_OBUF_inst_i_4/O
                         net (fo=1, unplaced)         0.449     2.917    awready_OBUF_inst_i_4_n_0
                                                                      f  awready_OBUF_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     3.041 r  awready_OBUF_inst_i_1/O
                         net (fo=2, unplaced)         0.800     3.841    wready_OBUF
                                                                      r  wready_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.476 r  wready_OBUF_inst/O
                         net (fo=0)                   0.000     6.476    wready
                                                                      r  wready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awvalid
                            (input port)
  Destination:            tap_WE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.356ns  (logic 3.756ns (70.135%)  route 1.599ns (29.865%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awvalid (IN)
                         net (fo=0)                   0.000     0.000    awvalid
                                                                      r  awvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awvalid_IBUF_inst/O
                         net (fo=5, unplaced)         0.800     1.771    awvalid_IBUF
                                                                      r  tap_WE_OBUF[3]_inst_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.150     1.921 r  tap_WE_OBUF[3]_inst_i_1/O
                         net (fo=5, unplaced)         0.800     2.721    tap_WE_OBUF[0]
                                                                      r  tap_WE_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.356 r  tap_WE_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.356    tap_WE[0]
                                                                      r  tap_WE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awvalid
                            (input port)
  Destination:            tap_WE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.356ns  (logic 3.756ns (70.135%)  route 1.599ns (29.865%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awvalid (IN)
                         net (fo=0)                   0.000     0.000    awvalid
                                                                      r  awvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awvalid_IBUF_inst/O
                         net (fo=5, unplaced)         0.800     1.771    awvalid_IBUF
                                                                      r  tap_WE_OBUF[3]_inst_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.150     1.921 r  tap_WE_OBUF[3]_inst_i_1/O
                         net (fo=5, unplaced)         0.800     2.721    tap_WE_OBUF[0]
                                                                      r  tap_WE_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.356 r  tap_WE_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.356    tap_WE[1]
                                                                      r  tap_WE[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awvalid
                            (input port)
  Destination:            tap_WE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.356ns  (logic 3.756ns (70.135%)  route 1.599ns (29.865%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awvalid (IN)
                         net (fo=0)                   0.000     0.000    awvalid
                                                                      r  awvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awvalid_IBUF_inst/O
                         net (fo=5, unplaced)         0.800     1.771    awvalid_IBUF
                                                                      r  tap_WE_OBUF[3]_inst_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.150     1.921 r  tap_WE_OBUF[3]_inst_i_1/O
                         net (fo=5, unplaced)         0.800     2.721    tap_WE_OBUF[0]
                                                                      r  tap_WE_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.356 r  tap_WE_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.356    tap_WE[2]
                                                                      r  tap_WE[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awvalid
                            (input port)
  Destination:            tap_WE[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.356ns  (logic 3.756ns (70.135%)  route 1.599ns (29.865%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awvalid (IN)
                         net (fo=0)                   0.000     0.000    awvalid
                                                                      r  awvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awvalid_IBUF_inst/O
                         net (fo=5, unplaced)         0.800     1.771    awvalid_IBUF
                                                                      r  tap_WE_OBUF[3]_inst_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.150     1.921 r  tap_WE_OBUF[3]_inst_i_1/O
                         net (fo=5, unplaced)         0.800     2.721    tap_WE_OBUF[0]
                                                                      r  tap_WE_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.356 r  tap_WE_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.356    tap_WE[3]
                                                                      r  tap_WE[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[12]
                            (input port)
  Destination:            data_Di[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.352ns  (logic 3.752ns (70.113%)  route 1.599ns (29.887%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[12] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[12]
                                                                      r  ss_tdata_IBUF[12]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  ss_tdata_IBUF[12]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    ss_tdata_IBUF[12]
                                                                      r  data_Di_OBUF[12]_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.146     1.917 r  data_Di_OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.717    data_Di_OBUF[12]
                                                                      r  data_Di_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.352 r  data_Di_OBUF[12]_inst/O
                         net (fo=0)                   0.000     5.352    data_Di[12]
                                                                      r  data_Di[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[14]
                            (input port)
  Destination:            data_Di[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.352ns  (logic 3.752ns (70.113%)  route 1.599ns (29.887%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[14] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[14]
                                                                      r  ss_tdata_IBUF[14]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  ss_tdata_IBUF[14]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    ss_tdata_IBUF[14]
                                                                      r  data_Di_OBUF[14]_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.146     1.917 r  data_Di_OBUF[14]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.717    data_Di_OBUF[14]
                                                                      r  data_Di_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.352 r  data_Di_OBUF[14]_inst/O
                         net (fo=0)                   0.000     5.352    data_Di[14]
                                                                      r  data_Di[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[16]
                            (input port)
  Destination:            data_Di[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.352ns  (logic 3.752ns (70.113%)  route 1.599ns (29.887%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[16] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[16]
                                                                      r  ss_tdata_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  ss_tdata_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    ss_tdata_IBUF[16]
                                                                      r  data_Di_OBUF[16]_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.146     1.917 r  data_Di_OBUF[16]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.717    data_Di_OBUF[16]
                                                                      r  data_Di_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.352 r  data_Di_OBUF[16]_inst/O
                         net (fo=0)                   0.000     5.352    data_Di[16]
                                                                      r  data_Di[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[18]
                            (input port)
  Destination:            data_Di[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.352ns  (logic 3.752ns (70.113%)  route 1.599ns (29.887%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[18] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[18]
                                                                      r  ss_tdata_IBUF[18]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  ss_tdata_IBUF[18]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    ss_tdata_IBUF[18]
                                                                      r  data_Di_OBUF[18]_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.146     1.917 r  data_Di_OBUF[18]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.717    data_Di_OBUF[18]
                                                                      r  data_Di_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.352 r  data_Di_OBUF[18]_inst/O
                         net (fo=0)                   0.000     5.352    data_Di[18]
                                                                      r  data_Di[18] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wdata[0]
                            (input port)
  Destination:            tap_Di[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[0] (IN)
                         net (fo=0)                   0.000     0.000    wdata[0]
                                                                      r  wdata_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[0]_inst/O
                         net (fo=5, unplaced)         0.337     0.538    tap_Di_OBUF[0]
                                                                      r  tap_Di_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  tap_Di_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.689    tap_Di[0]
                                                                      r  tap_Di[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[10]
                            (input port)
  Destination:            tap_Di[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[10] (IN)
                         net (fo=0)                   0.000     0.000    wdata[10]
                                                                      r  wdata_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[10]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Di_OBUF[10]
                                                                      r  tap_Di_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  tap_Di_OBUF[10]_inst/O
                         net (fo=0)                   0.000     1.689    tap_Di[10]
                                                                      r  tap_Di[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[11]
                            (input port)
  Destination:            tap_Di[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[11] (IN)
                         net (fo=0)                   0.000     0.000    wdata[11]
                                                                      r  wdata_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[11]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Di_OBUF[11]
                                                                      r  tap_Di_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  tap_Di_OBUF[11]_inst/O
                         net (fo=0)                   0.000     1.689    tap_Di[11]
                                                                      r  tap_Di[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[12]
                            (input port)
  Destination:            tap_Di[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[12] (IN)
                         net (fo=0)                   0.000     0.000    wdata[12]
                                                                      r  wdata_IBUF[12]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[12]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Di_OBUF[12]
                                                                      r  tap_Di_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  tap_Di_OBUF[12]_inst/O
                         net (fo=0)                   0.000     1.689    tap_Di[12]
                                                                      r  tap_Di[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[13]
                            (input port)
  Destination:            tap_Di[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[13] (IN)
                         net (fo=0)                   0.000     0.000    wdata[13]
                                                                      r  wdata_IBUF[13]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[13]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Di_OBUF[13]
                                                                      r  tap_Di_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  tap_Di_OBUF[13]_inst/O
                         net (fo=0)                   0.000     1.689    tap_Di[13]
                                                                      r  tap_Di[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[14]
                            (input port)
  Destination:            tap_Di[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[14] (IN)
                         net (fo=0)                   0.000     0.000    wdata[14]
                                                                      r  wdata_IBUF[14]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[14]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Di_OBUF[14]
                                                                      r  tap_Di_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  tap_Di_OBUF[14]_inst/O
                         net (fo=0)                   0.000     1.689    tap_Di[14]
                                                                      r  tap_Di[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[15]
                            (input port)
  Destination:            tap_Di[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[15] (IN)
                         net (fo=0)                   0.000     0.000    wdata[15]
                                                                      r  wdata_IBUF[15]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[15]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Di_OBUF[15]
                                                                      r  tap_Di_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  tap_Di_OBUF[15]_inst/O
                         net (fo=0)                   0.000     1.689    tap_Di[15]
                                                                      r  tap_Di[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[16]
                            (input port)
  Destination:            tap_Di[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[16] (IN)
                         net (fo=0)                   0.000     0.000    wdata[16]
                                                                      r  wdata_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Di_OBUF[16]
                                                                      r  tap_Di_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  tap_Di_OBUF[16]_inst/O
                         net (fo=0)                   0.000     1.689    tap_Di[16]
                                                                      r  tap_Di[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[17]
                            (input port)
  Destination:            tap_Di[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[17] (IN)
                         net (fo=0)                   0.000     0.000    wdata[17]
                                                                      r  wdata_IBUF[17]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[17]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Di_OBUF[17]
                                                                      r  tap_Di_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  tap_Di_OBUF[17]_inst/O
                         net (fo=0)                   0.000     1.689    tap_Di[17]
                                                                      r  tap_Di[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[18]
                            (input port)
  Destination:            tap_Di[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[18] (IN)
                         net (fo=0)                   0.000     0.000    wdata[18]
                                                                      r  wdata_IBUF[18]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[18]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Di_OBUF[18]
                                                                      r  tap_Di_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  tap_Di_OBUF[18]_inst/O
                         net (fo=0)                   0.000     1.689    tap_Di[18]
                                                                      r  tap_Di[18] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay           119 Endpoints
Min Delay           119 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 len_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.310ns period=4.620ns})
  Destination:            rvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.169ns  (logic 3.779ns (52.718%)  route 3.390ns (47.282%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.556    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     1.657 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=113, unplaced)       0.584     2.241    axis_clk_IBUF_BUFG
                         FDCE                                         r  len_reg[31]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.719 r  len_reg[31]/Q
                         net (fo=2, unplaced)         0.752     3.471    len[31]
                                                                      r  rvalid_OBUF_inst_i_9/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     3.766 r  rvalid_OBUF_inst_i_9/O
                         net (fo=1, unplaced)         0.449     4.215    rvalid_OBUF_inst_i_9_n_0
                                                                      r  rvalid_OBUF_inst_i_5/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.339 r  rvalid_OBUF_inst_i_5/O
                         net (fo=1, unplaced)         0.902     5.241    rvalid_OBUF_inst_i_5_n_0
                                                                      r  rvalid_OBUF_inst_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     5.365 r  rvalid_OBUF_inst_i_3/O
                         net (fo=8, unplaced)         0.487     5.852    rvalid_OBUF_inst_i_3_n_0
                                                                      r  rvalid_OBUF_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.976 r  rvalid_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.775    rvalid_OBUF
                                                                      r  rvalid_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.410 r  rvalid_OBUF_inst/O
                         net (fo=0)                   0.000     9.410    rvalid
                                                                      r  rvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 len_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.310ns period=4.620ns})
  Destination:            sm_tlast
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.169ns  (logic 3.779ns (52.718%)  route 3.390ns (47.282%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.556    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     1.657 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=113, unplaced)       0.584     2.241    axis_clk_IBUF_BUFG
                         FDCE                                         r  len_reg[31]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.719 f  len_reg[31]/Q
                         net (fo=2, unplaced)         0.752     3.471    len[31]
                                                                      f  rvalid_OBUF_inst_i_9/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     3.766 f  rvalid_OBUF_inst_i_9/O
                         net (fo=1, unplaced)         0.449     4.215    rvalid_OBUF_inst_i_9_n_0
                                                                      f  rvalid_OBUF_inst_i_5/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.339 f  rvalid_OBUF_inst_i_5/O
                         net (fo=1, unplaced)         0.902     5.241    rvalid_OBUF_inst_i_5_n_0
                                                                      f  rvalid_OBUF_inst_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     5.365 f  rvalid_OBUF_inst_i_3/O
                         net (fo=8, unplaced)         0.487     5.852    rvalid_OBUF_inst_i_3_n_0
                                                                      f  sm_tlast_OBUF_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     5.976 r  sm_tlast_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.775    sm_tlast_OBUF
                                                                      r  sm_tlast_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.410 r  sm_tlast_OBUF_inst/O
                         net (fo=0)                   0.000     9.410    sm_tlast
                                                                      r  sm_tlast (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.310ns period=4.620ns})
  Destination:            awready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.861ns  (logic 3.531ns (60.252%)  route 2.330ns (39.748%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.556    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     1.657 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=113, unplaced)       0.584     2.241    axis_clk_IBUF_BUFG
                         FDCE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.719 f  state_reg[1]/Q
                         net (fo=189, unplaced)       1.081     3.800    state[1]
                                                                      f  awready_OBUF_inst_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.095 f  awready_OBUF_inst_i_4/O
                         net (fo=1, unplaced)         0.449     4.544    awready_OBUF_inst_i_4_n_0
                                                                      f  awready_OBUF_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.668 r  awready_OBUF_inst_i_1/O
                         net (fo=2, unplaced)         0.800     5.467    wready_OBUF
                                                                      r  awready_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.102 r  awready_OBUF_inst/O
                         net (fo=0)                   0.000     8.102    awready
                                                                      r  awready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.310ns period=4.620ns})
  Destination:            wready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.861ns  (logic 3.531ns (60.252%)  route 2.330ns (39.748%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.556    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     1.657 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=113, unplaced)       0.584     2.241    axis_clk_IBUF_BUFG
                         FDCE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.719 f  state_reg[1]/Q
                         net (fo=189, unplaced)       1.081     3.800    state[1]
                                                                      f  awready_OBUF_inst_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.095 f  awready_OBUF_inst_i_4/O
                         net (fo=1, unplaced)         0.449     4.544    awready_OBUF_inst_i_4_n_0
                                                                      f  awready_OBUF_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.668 r  awready_OBUF_inst_i_1/O
                         net (fo=2, unplaced)         0.800     5.467    wready_OBUF
                                                                      r  wready_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.102 r  wready_OBUF_inst/O
                         net (fo=0)                   0.000     8.102    wready
                                                                      r  wready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.310ns period=4.620ns})
  Destination:            tap_WE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.155ns  (logic 3.433ns (66.602%)  route 1.722ns (33.398%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.556    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     1.657 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=113, unplaced)       0.584     2.241    axis_clk_IBUF_BUFG
                         FDCE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.719 r  state_reg[1]/Q
                         net (fo=189, unplaced)       0.922     3.641    state[1]
                                                                      r  tap_WE_OBUF[3]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.321     3.962 r  tap_WE_OBUF[3]_inst_i_1/O
                         net (fo=5, unplaced)         0.800     4.761    tap_WE_OBUF[0]
                                                                      r  tap_WE_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.396 r  tap_WE_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.396    tap_WE[0]
                                                                      r  tap_WE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.310ns period=4.620ns})
  Destination:            tap_WE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.155ns  (logic 3.433ns (66.602%)  route 1.722ns (33.398%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.556    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     1.657 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=113, unplaced)       0.584     2.241    axis_clk_IBUF_BUFG
                         FDCE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.719 r  state_reg[1]/Q
                         net (fo=189, unplaced)       0.922     3.641    state[1]
                                                                      r  tap_WE_OBUF[3]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.321     3.962 r  tap_WE_OBUF[3]_inst_i_1/O
                         net (fo=5, unplaced)         0.800     4.761    tap_WE_OBUF[0]
                                                                      r  tap_WE_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.396 r  tap_WE_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.396    tap_WE[1]
                                                                      r  tap_WE[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.310ns period=4.620ns})
  Destination:            tap_WE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.155ns  (logic 3.433ns (66.602%)  route 1.722ns (33.398%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.556    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     1.657 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=113, unplaced)       0.584     2.241    axis_clk_IBUF_BUFG
                         FDCE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.719 r  state_reg[1]/Q
                         net (fo=189, unplaced)       0.922     3.641    state[1]
                                                                      r  tap_WE_OBUF[3]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.321     3.962 r  tap_WE_OBUF[3]_inst_i_1/O
                         net (fo=5, unplaced)         0.800     4.761    tap_WE_OBUF[0]
                                                                      r  tap_WE_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.396 r  tap_WE_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.396    tap_WE[2]
                                                                      r  tap_WE[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.310ns period=4.620ns})
  Destination:            tap_WE[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.155ns  (logic 3.433ns (66.602%)  route 1.722ns (33.398%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.556    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     1.657 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=113, unplaced)       0.584     2.241    axis_clk_IBUF_BUFG
                         FDCE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.719 r  state_reg[1]/Q
                         net (fo=189, unplaced)       0.922     3.641    state[1]
                                                                      r  tap_WE_OBUF[3]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.321     3.962 r  tap_WE_OBUF[3]_inst_i_1/O
                         net (fo=5, unplaced)         0.800     4.761    tap_WE_OBUF[0]
                                                                      r  tap_WE_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.396 r  tap_WE_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.396    tap_WE[3]
                                                                      r  tap_WE[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.310ns period=4.620ns})
  Destination:            data_Di[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.088ns  (logic 3.431ns (67.440%)  route 1.657ns (32.560%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.556    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     1.657 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=113, unplaced)       0.584     2.241    axis_clk_IBUF_BUFG
                         FDCE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.719 r  state_reg[1]/Q
                         net (fo=189, unplaced)       0.857     3.576    state[1]
                                                                      r  data_Di_OBUF[12]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     3.895 r  data_Di_OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.694    data_Di_OBUF[12]
                                                                      r  data_Di_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.329 r  data_Di_OBUF[12]_inst/O
                         net (fo=0)                   0.000     7.329    data_Di[12]
                                                                      r  data_Di[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.310ns period=4.620ns})
  Destination:            data_Di[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.088ns  (logic 3.431ns (67.440%)  route 1.657ns (32.560%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.556    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     1.657 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=113, unplaced)       0.584     2.241    axis_clk_IBUF_BUFG
                         FDCE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.719 r  state_reg[1]/Q
                         net (fo=189, unplaced)       0.857     3.576    state[1]
                                                                      r  data_Di_OBUF[14]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     3.895 r  data_Di_OBUF[14]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.694    data_Di_OBUF[14]
                                                                      r  data_Di_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.329 r  data_Di_OBUF[14]_inst/O
                         net (fo=0)                   0.000     7.329    data_Di[14]
                                                                      r  data_Di[14] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DATA_BRAM_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.310ns period=4.620ns})
  Destination:            data_A[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.114     0.314    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.340 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=113, unplaced)       0.114     0.454    axis_clk_IBUF_BUFG
                         FDCE                                         r  DATA_BRAM_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.601 r  DATA_BRAM_addr_reg[0]/Q
                         net (fo=9, unplaced)         0.337     0.939    data_A_OBUF[2]
                                                                      r  data_A_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.144 r  data_A_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.144    data_A[2]
                                                                      r  data_A[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATA_BRAM_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.310ns period=4.620ns})
  Destination:            data_A[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.114     0.314    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.340 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=113, unplaced)       0.114     0.454    axis_clk_IBUF_BUFG
                         FDCE                                         r  DATA_BRAM_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.601 r  DATA_BRAM_addr_reg[1]/Q
                         net (fo=9, unplaced)         0.337     0.939    data_A_OBUF[3]
                                                                      r  data_A_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.144 r  data_A_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.144    data_A[3]
                                                                      r  data_A[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATA_BRAM_addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.310ns period=4.620ns})
  Destination:            data_A[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.114     0.314    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.340 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=113, unplaced)       0.114     0.454    axis_clk_IBUF_BUFG
                         FDCE                                         r  DATA_BRAM_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.601 r  DATA_BRAM_addr_reg[2]/Q
                         net (fo=9, unplaced)         0.337     0.939    data_A_OBUF[4]
                                                                      r  data_A_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.144 r  data_A_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.144    data_A[4]
                                                                      r  data_A[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATA_BRAM_addr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.310ns period=4.620ns})
  Destination:            data_A[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.114     0.314    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.340 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=113, unplaced)       0.114     0.454    axis_clk_IBUF_BUFG
                         FDCE                                         r  DATA_BRAM_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.601 r  DATA_BRAM_addr_reg[3]/Q
                         net (fo=9, unplaced)         0.337     0.939    data_A_OBUF[5]
                                                                      r  data_A_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.144 r  data_A_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.144    data_A[5]
                                                                      r  data_A[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.310ns period=4.620ns})
  Destination:            sm_tdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.114     0.314    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.340 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=113, unplaced)       0.114     0.454    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.601 r  acc_reg[0]/Q
                         net (fo=2, unplaced)         0.337     0.939    sm_tdata_OBUF[0]
                                                                      r  sm_tdata_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.144 r  sm_tdata_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.144    sm_tdata[0]
                                                                      r  sm_tdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.310ns period=4.620ns})
  Destination:            sm_tdata[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.114     0.314    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.340 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=113, unplaced)       0.114     0.454    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.601 r  acc_reg[10]/Q
                         net (fo=2, unplaced)         0.337     0.939    sm_tdata_OBUF[10]
                                                                      r  sm_tdata_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.144 r  sm_tdata_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.144    sm_tdata[10]
                                                                      r  sm_tdata[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.310ns period=4.620ns})
  Destination:            sm_tdata[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.114     0.314    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.340 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=113, unplaced)       0.114     0.454    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.601 r  acc_reg[11]/Q
                         net (fo=2, unplaced)         0.337     0.939    sm_tdata_OBUF[11]
                                                                      r  sm_tdata_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.144 r  sm_tdata_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.144    sm_tdata[11]
                                                                      r  sm_tdata[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.310ns period=4.620ns})
  Destination:            sm_tdata[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.114     0.314    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.340 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=113, unplaced)       0.114     0.454    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.601 r  acc_reg[12]/Q
                         net (fo=2, unplaced)         0.337     0.939    sm_tdata_OBUF[12]
                                                                      r  sm_tdata_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.144 r  sm_tdata_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.144    sm_tdata[12]
                                                                      r  sm_tdata[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.310ns period=4.620ns})
  Destination:            sm_tdata[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.114     0.314    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.340 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=113, unplaced)       0.114     0.454    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.601 r  acc_reg[13]/Q
                         net (fo=2, unplaced)         0.337     0.939    sm_tdata_OBUF[13]
                                                                      r  sm_tdata_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.144 r  sm_tdata_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.144    sm_tdata[13]
                                                                      r  sm_tdata[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.310ns period=4.620ns})
  Destination:            sm_tdata[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.114     0.314    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.340 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=113, unplaced)       0.114     0.454    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.601 r  acc_reg[14]/Q
                         net (fo=2, unplaced)         0.337     0.939    sm_tdata_OBUF[14]
                                                                      r  sm_tdata_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.144 r  sm_tdata_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.144    sm_tdata[14]
                                                                      r  sm_tdata[14] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           322 Endpoints
Min Delay           322 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 awaddr[5]
                            (input port)
  Destination:            state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.310ns period=4.620ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.095ns  (logic 1.468ns (35.837%)  route 2.628ns (64.163%))
  Logic Levels:           5  (IBUF=1 LUT6=4)
  Clock Path Skew:        1.807ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.807ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  awaddr[5] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[5]
                                                                      f  awaddr_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  awaddr_IBUF[5]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    awaddr_IBUF[5]
                                                                      f  state[2]_i_6/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  state[2]_i_6/O
                         net (fo=1, unplaced)         0.902     2.797    state[2]_i_6_n_0
                                                                      r  state[2]_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.921 r  state[2]_i_5/O
                         net (fo=5, unplaced)         0.477     3.398    state[2]_i_5_n_0
                                                                      r  state[1]_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.522 r  state[1]_i_4/O
                         net (fo=1, unplaced)         0.449     3.971    state[1]_i_4_n_0
                                                                      r  state[1]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.095 r  state[1]_i_1/O
                         net (fo=1, unplaced)         0.000     4.095    next_state[1]
                         FDCE                                         r  state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.439     1.277    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.368 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=113, unplaced)       0.439     1.807    axis_clk_IBUF_BUFG
                         FDCE                                         r  state_reg[1]/C

Slack:                    inf
  Source:                 awaddr[8]
                            (input port)
  Destination:            state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.310ns period=4.620ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.642ns  (logic 1.460ns (40.075%)  route 2.183ns (59.925%))
  Logic Levels:           5  (IBUF=1 LUT4=3 LUT6=1)
  Clock Path Skew:        1.807ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.807ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[8] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[8]
                                                                      r  awaddr_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[8]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    awaddr_IBUF[8]
                                                                      r  awready_OBUF_inst_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  awready_OBUF_inst_i_3/O
                         net (fo=3, unplaced)         0.467     2.362    awready_OBUF_inst_i_3_n_0
                                                                      r  state[0]_i_3/I0
                         LUT4 (Prop_lut4_I0_O)        0.116     2.478 f  state[0]_i_3/O
                         net (fo=1, unplaced)         0.449     2.927    state[0]_i_3_n_0
                                                                      f  state[0]_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.051 r  state[0]_i_2/O
                         net (fo=3, unplaced)         0.467     3.518    state[0]_i_2_n_0
                                                                      r  state[0]_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     3.642 r  state[0]_i_1/O
                         net (fo=1, unplaced)         0.000     3.642    next_state[0]
                         FDCE                                         r  state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.439     1.277    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.368 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=113, unplaced)       0.439     1.807    axis_clk_IBUF_BUFG
                         FDCE                                         r  state_reg[0]/C

Slack:                    inf
  Source:                 awaddr[8]
                            (input port)
  Destination:            state_reg[0]_rep/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.310ns period=4.620ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.642ns  (logic 1.460ns (40.075%)  route 2.183ns (59.925%))
  Logic Levels:           5  (IBUF=1 LUT4=3 LUT6=1)
  Clock Path Skew:        1.807ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.807ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[8] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[8]
                                                                      r  awaddr_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[8]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    awaddr_IBUF[8]
                                                                      r  awready_OBUF_inst_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  awready_OBUF_inst_i_3/O
                         net (fo=3, unplaced)         0.467     2.362    awready_OBUF_inst_i_3_n_0
                                                                      r  state[0]_i_3/I0
                         LUT4 (Prop_lut4_I0_O)        0.116     2.478 f  state[0]_i_3/O
                         net (fo=1, unplaced)         0.449     2.927    state[0]_i_3_n_0
                                                                      f  state[0]_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.051 r  state[0]_i_2/O
                         net (fo=3, unplaced)         0.467     3.518    state[0]_i_2_n_0
                                                                      r  state[0]_rep_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     3.642 r  state[0]_rep_i_1/O
                         net (fo=1, unplaced)         0.000     3.642    state[0]_rep_i_1_n_0
                         FDCE                                         r  state_reg[0]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.439     1.277    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.368 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=113, unplaced)       0.439     1.807    axis_clk_IBUF_BUFG
                         FDCE                                         r  state_reg[0]_rep/C

Slack:                    inf
  Source:                 awaddr[8]
                            (input port)
  Destination:            state_reg[0]_rep__0/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.310ns period=4.620ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.642ns  (logic 1.460ns (40.075%)  route 2.183ns (59.925%))
  Logic Levels:           5  (IBUF=1 LUT4=3 LUT6=1)
  Clock Path Skew:        1.807ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.807ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[8] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[8]
                                                                      r  awaddr_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[8]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    awaddr_IBUF[8]
                                                                      r  awready_OBUF_inst_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  awready_OBUF_inst_i_3/O
                         net (fo=3, unplaced)         0.467     2.362    awready_OBUF_inst_i_3_n_0
                                                                      r  state[0]_i_3/I0
                         LUT4 (Prop_lut4_I0_O)        0.116     2.478 f  state[0]_i_3/O
                         net (fo=1, unplaced)         0.449     2.927    state[0]_i_3_n_0
                                                                      f  state[0]_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.051 r  state[0]_i_2/O
                         net (fo=3, unplaced)         0.467     3.518    state[0]_i_2_n_0
                                                                      r  state[0]_rep__0_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     3.642 r  state[0]_rep__0_i_1/O
                         net (fo=1, unplaced)         0.000     3.642    state[0]_rep__0_i_1_n_0
                         FDCE                                         r  state_reg[0]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.439     1.277    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.368 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=113, unplaced)       0.439     1.807    axis_clk_IBUF_BUFG
                         FDCE                                         r  state_reg[0]_rep__0/C

Slack:                    inf
  Source:                 awaddr[5]
                            (input port)
  Destination:            state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.310ns period=4.620ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.522ns  (logic 1.344ns (38.147%)  route 2.179ns (61.853%))
  Logic Levels:           4  (IBUF=1 LUT6=3)
  Clock Path Skew:        1.807ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.807ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  awaddr[5] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[5]
                                                                      f  awaddr_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  awaddr_IBUF[5]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    awaddr_IBUF[5]
                                                                      f  state[2]_i_6/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  state[2]_i_6/O
                         net (fo=1, unplaced)         0.902     2.797    state[2]_i_6_n_0
                                                                      r  state[2]_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.921 r  state[2]_i_5/O
                         net (fo=5, unplaced)         0.477     3.398    state[2]_i_5_n_0
                                                                      r  state[2]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.522 r  state[2]_i_1/O
                         net (fo=1, unplaced)         0.000     3.522    next_state[2]
                         FDCE                                         r  state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.439     1.277    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.368 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=113, unplaced)       0.439     1.807    axis_clk_IBUF_BUFG
                         FDCE                                         r  state_reg[2]/C

Slack:                    inf
  Source:                 arvalid
                            (input port)
  Destination:            DATA_BRAM_addr_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.310ns period=4.620ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.418ns  (logic 1.220ns (35.680%)  route 2.199ns (64.320%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.807ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.807ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  arvalid (IN)
                         net (fo=0)                   0.000     0.000    arvalid
                                                                      r  arvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  arvalid_IBUF_inst/O
                         net (fo=5, unplaced)         0.800     1.771    arvalid_IBUF
                                                                      r  DATA_BRAM_addr[3]_i_4/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     1.895 r  DATA_BRAM_addr[3]_i_4/O
                         net (fo=1, unplaced)         0.902     2.797    DATA_BRAM_addr[3]_i_4_n_0
                                                                      r  DATA_BRAM_addr[3]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     2.921 r  DATA_BRAM_addr[3]_i_1/O
                         net (fo=4, unplaced)         0.497     3.418    data_addr_wen
                         FDCE                                         r  DATA_BRAM_addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.439     1.277    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.368 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=113, unplaced)       0.439     1.807    axis_clk_IBUF_BUFG
                         FDCE                                         r  DATA_BRAM_addr_reg[0]/C

Slack:                    inf
  Source:                 arvalid
                            (input port)
  Destination:            DATA_BRAM_addr_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.310ns period=4.620ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.418ns  (logic 1.220ns (35.680%)  route 2.199ns (64.320%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.807ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.807ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  arvalid (IN)
                         net (fo=0)                   0.000     0.000    arvalid
                                                                      r  arvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  arvalid_IBUF_inst/O
                         net (fo=5, unplaced)         0.800     1.771    arvalid_IBUF
                                                                      r  DATA_BRAM_addr[3]_i_4/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     1.895 r  DATA_BRAM_addr[3]_i_4/O
                         net (fo=1, unplaced)         0.902     2.797    DATA_BRAM_addr[3]_i_4_n_0
                                                                      r  DATA_BRAM_addr[3]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     2.921 r  DATA_BRAM_addr[3]_i_1/O
                         net (fo=4, unplaced)         0.497     3.418    data_addr_wen
                         FDCE                                         r  DATA_BRAM_addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.439     1.277    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.368 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=113, unplaced)       0.439     1.807    axis_clk_IBUF_BUFG
                         FDCE                                         r  DATA_BRAM_addr_reg[1]/C

Slack:                    inf
  Source:                 arvalid
                            (input port)
  Destination:            DATA_BRAM_addr_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.310ns period=4.620ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.418ns  (logic 1.220ns (35.680%)  route 2.199ns (64.320%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.807ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.807ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  arvalid (IN)
                         net (fo=0)                   0.000     0.000    arvalid
                                                                      r  arvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  arvalid_IBUF_inst/O
                         net (fo=5, unplaced)         0.800     1.771    arvalid_IBUF
                                                                      r  DATA_BRAM_addr[3]_i_4/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     1.895 r  DATA_BRAM_addr[3]_i_4/O
                         net (fo=1, unplaced)         0.902     2.797    DATA_BRAM_addr[3]_i_4_n_0
                                                                      r  DATA_BRAM_addr[3]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     2.921 r  DATA_BRAM_addr[3]_i_1/O
                         net (fo=4, unplaced)         0.497     3.418    data_addr_wen
                         FDCE                                         r  DATA_BRAM_addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.439     1.277    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.368 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=113, unplaced)       0.439     1.807    axis_clk_IBUF_BUFG
                         FDCE                                         r  DATA_BRAM_addr_reg[2]/C

Slack:                    inf
  Source:                 arvalid
                            (input port)
  Destination:            DATA_BRAM_addr_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.310ns period=4.620ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.418ns  (logic 1.220ns (35.680%)  route 2.199ns (64.320%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.807ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.807ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  arvalid (IN)
                         net (fo=0)                   0.000     0.000    arvalid
                                                                      r  arvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  arvalid_IBUF_inst/O
                         net (fo=5, unplaced)         0.800     1.771    arvalid_IBUF
                                                                      r  DATA_BRAM_addr[3]_i_4/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     1.895 r  DATA_BRAM_addr[3]_i_4/O
                         net (fo=1, unplaced)         0.902     2.797    DATA_BRAM_addr[3]_i_4_n_0
                                                                      r  DATA_BRAM_addr[3]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     2.921 r  DATA_BRAM_addr[3]_i_1/O
                         net (fo=4, unplaced)         0.497     3.418    data_addr_wen
                         FDCE                                         r  DATA_BRAM_addr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.439     1.277    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.368 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=113, unplaced)       0.439     1.807    axis_clk_IBUF_BUFG
                         FDCE                                         r  DATA_BRAM_addr_reg[3]/C

Slack:                    inf
  Source:                 awvalid
                            (input port)
  Destination:            TAP_BRAM_addr_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.310ns period=4.620ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.019ns  (logic 1.246ns (41.256%)  route 1.774ns (58.744%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.807ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.807ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awvalid (IN)
                         net (fo=0)                   0.000     0.000    awvalid
                                                                      r  awvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awvalid_IBUF_inst/O
                         net (fo=5, unplaced)         0.800     1.771    awvalid_IBUF
                                                                      r  tap_WE_OBUF[3]_inst_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.150     1.921 r  tap_WE_OBUF[3]_inst_i_1/O
                         net (fo=5, unplaced)         0.477     2.398    tap_WE_OBUF[0]
                                                                      r  TAP_BRAM_addr[3]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.522 r  TAP_BRAM_addr[3]_i_1/O
                         net (fo=4, unplaced)         0.497     3.019    tap_addr_wen
                         FDCE                                         r  TAP_BRAM_addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.439     1.277    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.368 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=113, unplaced)       0.439     1.807    axis_clk_IBUF_BUFG
                         FDCE                                         r  TAP_BRAM_addr_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 acc_reg[23]_i_2/O[0]
                            (internal pin)
  Destination:            acc_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.310ns period=4.620ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.043ns  (logic 0.043ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         CARRY8                       0.000     0.000 r  acc_reg[23]_i_2/O[0]
                         net (fo=2, unplaced)         0.000     0.000    adder_out[16]
                                                                      r  acc[16]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.043     0.043 r  acc[16]_i_1/O
                         net (fo=1, unplaced)         0.000     0.043    acc_mux[16]
                         FDCE                                         r  acc_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.648    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.677 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=113, unplaced)       0.259     0.936    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_reg[16]/C

Slack:                    inf
  Source:                 acc_reg[23]_i_2/O[1]
                            (internal pin)
  Destination:            acc_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.310ns period=4.620ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.043ns  (logic 0.043ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         CARRY8                       0.000     0.000 r  acc_reg[23]_i_2/O[1]
                         net (fo=2, unplaced)         0.000     0.000    adder_out[17]
                                                                      r  acc[17]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.043     0.043 r  acc[17]_i_1/O
                         net (fo=1, unplaced)         0.000     0.043    acc_mux[17]
                         FDCE                                         r  acc_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.648    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.677 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=113, unplaced)       0.259     0.936    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_reg[17]/C

Slack:                    inf
  Source:                 acc_reg[23]_i_2/O[2]
                            (internal pin)
  Destination:            acc_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.310ns period=4.620ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.043ns  (logic 0.043ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         CARRY8                       0.000     0.000 r  acc_reg[23]_i_2/O[2]
                         net (fo=2, unplaced)         0.000     0.000    adder_out[18]
                                                                      r  acc[18]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.043     0.043 r  acc[18]_i_1/O
                         net (fo=1, unplaced)         0.000     0.043    acc_mux[18]
                         FDCE                                         r  acc_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.648    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.677 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=113, unplaced)       0.259     0.936    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_reg[18]/C

Slack:                    inf
  Source:                 acc_reg[23]_i_2/O[3]
                            (internal pin)
  Destination:            acc_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.310ns period=4.620ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.043ns  (logic 0.043ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         CARRY8                       0.000     0.000 r  acc_reg[23]_i_2/O[3]
                         net (fo=2, unplaced)         0.000     0.000    adder_out[19]
                                                                      r  acc[19]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.043     0.043 r  acc[19]_i_1/O
                         net (fo=1, unplaced)         0.000     0.043    acc_mux[19]
                         FDCE                                         r  acc_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.648    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.677 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=113, unplaced)       0.259     0.936    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_reg[19]/C

Slack:                    inf
  Source:                 acc_reg[7]_i_2/O[1]
                            (internal pin)
  Destination:            acc_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.310ns period=4.620ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.043ns  (logic 0.043ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         CARRY8                       0.000     0.000 r  acc_reg[7]_i_2/O[1]
                         net (fo=2, unplaced)         0.000     0.000    adder_out[1]
                                                                      r  acc[1]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.043     0.043 r  acc[1]_i_1/O
                         net (fo=1, unplaced)         0.000     0.043    acc_mux[1]
                         FDCE                                         r  acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.648    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.677 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=113, unplaced)       0.259     0.936    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_reg[1]/C

Slack:                    inf
  Source:                 acc_reg[31]_i_4/O[0]
                            (internal pin)
  Destination:            acc_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.310ns period=4.620ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.043ns  (logic 0.043ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         CARRY8                       0.000     0.000 r  acc_reg[31]_i_4/O[0]
                         net (fo=2, unplaced)         0.000     0.000    adder_out[24]
                                                                      r  acc[24]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.043     0.043 r  acc[24]_i_1/O
                         net (fo=1, unplaced)         0.000     0.043    acc_mux[24]
                         FDCE                                         r  acc_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.648    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.677 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=113, unplaced)       0.259     0.936    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_reg[24]/C

Slack:                    inf
  Source:                 acc_reg[31]_i_4/O[1]
                            (internal pin)
  Destination:            acc_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.310ns period=4.620ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.043ns  (logic 0.043ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         CARRY8                       0.000     0.000 r  acc_reg[31]_i_4/O[1]
                         net (fo=2, unplaced)         0.000     0.000    adder_out[25]
                                                                      r  acc[25]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.043     0.043 r  acc[25]_i_1/O
                         net (fo=1, unplaced)         0.000     0.043    acc_mux[25]
                         FDCE                                         r  acc_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.648    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.677 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=113, unplaced)       0.259     0.936    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_reg[25]/C

Slack:                    inf
  Source:                 acc_reg[31]_i_4/O[2]
                            (internal pin)
  Destination:            acc_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.310ns period=4.620ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.043ns  (logic 0.043ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         CARRY8                       0.000     0.000 r  acc_reg[31]_i_4/O[2]
                         net (fo=2, unplaced)         0.000     0.000    adder_out[26]
                                                                      r  acc[26]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.043     0.043 r  acc[26]_i_1/O
                         net (fo=1, unplaced)         0.000     0.043    acc_mux[26]
                         FDCE                                         r  acc_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.648    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.677 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=113, unplaced)       0.259     0.936    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_reg[26]/C

Slack:                    inf
  Source:                 acc_reg[31]_i_4/O[3]
                            (internal pin)
  Destination:            acc_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.310ns period=4.620ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.043ns  (logic 0.043ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         CARRY8                       0.000     0.000 r  acc_reg[31]_i_4/O[3]
                         net (fo=2, unplaced)         0.000     0.000    adder_out[27]
                                                                      r  acc[27]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.043     0.043 r  acc[27]_i_1/O
                         net (fo=1, unplaced)         0.000     0.043    acc_mux[27]
                         FDCE                                         r  acc_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.648    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.677 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=113, unplaced)       0.259     0.936    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_reg[27]/C

Slack:                    inf
  Source:                 acc_reg[31]_i_4/O[6]
                            (internal pin)
  Destination:            acc_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.310ns period=4.620ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.043ns  (logic 0.043ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         CARRY8                       0.000     0.000 r  acc_reg[31]_i_4/O[6]
                         net (fo=2, unplaced)         0.000     0.000    adder_out[30]
                                                                      r  acc[30]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.043     0.043 r  acc[30]_i_1/O
                         net (fo=1, unplaced)         0.000     0.043    acc_mux[30]
                         FDCE                                         r  acc_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.648    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.677 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=113, unplaced)       0.259     0.936    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_reg[30]/C





