{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1727114714435 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1727114714439 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 23 19:05:14 2024 " "Processing started: Mon Sep 23 19:05:14 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1727114714439 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727114714439 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RESDMAC -c RESDMAC " "Command: quartus_map --read_settings_files=on --write_settings_files=off RESDMAC -c RESDMAC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727114714439 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1727114714797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbtay/sdmac-replacement/rtl/cpu_sm/cpu_sm_internals3.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/cpu_sm/cpu_sm_internals3.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_SM_INTERNALS3 " "Found entity 1: CPU_SM_INTERNALS3" {  } { { "../RTL/CPU_SM/CPU_SM_INTERNALS3.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_INTERNALS3.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727114720333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727114720333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbtay/sdmac-replacement/rtl/cpu_sm/cpu_sm_internals1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/cpu_sm/cpu_sm_internals1.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_SM_INTERNALS1 " "Found entity 1: CPU_SM_INTERNALS1" {  } { { "../RTL/CPU_SM/CPU_SM_INTERNALS1.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_INTERNALS1.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727114720335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727114720335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbtay/sdmac-replacement/rtl/mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2 " "Found entity 1: MUX2" {  } { { "../RTL/mux2.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/mux2.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727114720336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727114720336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbtay/sdmac-replacement/rtl/scsi_sm/scsi_sm_internals1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/scsi_sm/scsi_sm_internals1.v" { { "Info" "ISGN_ENTITY_NAME" "1 SCSI_SM_INTERNALS1 " "Found entity 1: SCSI_SM_INTERNALS1" {  } { { "../RTL/SCSI_SM/scsi_sm_internals1.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/SCSI_SM/scsi_sm_internals1.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727114720338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727114720338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbtay/sdmac-replacement/rtl/scsi_sm/scsi_sm_internals.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/scsi_sm/scsi_sm_internals.v" { { "Info" "ISGN_ENTITY_NAME" "1 SCSI_SM_INTERNALS " "Found entity 1: SCSI_SM_INTERNALS" {  } { { "../RTL/SCSI_SM/SCSI_SM_INTERNALS.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM_INTERNALS.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727114720340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727114720340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbtay/sdmac-replacement/rtl/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "../RTL/PLL.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/PLL.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727114720341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727114720341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbtay/sdmac-replacement/rtl/scsi_sm/scsi_sm_outputs.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/scsi_sm/scsi_sm_outputs.v" { { "Info" "ISGN_ENTITY_NAME" "1 scsi_sm_outputs " "Found entity 1: scsi_sm_outputs" {  } { { "../RTL/SCSI_SM/scsi_sm_outputs.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/SCSI_SM/scsi_sm_outputs.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727114720343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727114720343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbtay/sdmac-replacement/rtl/scsi_sm/scsi_sm_inputs.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/scsi_sm/scsi_sm_inputs.v" { { "Info" "ISGN_ENTITY_NAME" "1 scsi_sm_inputs " "Found entity 1: scsi_sm_inputs" {  } { { "../RTL/SCSI_SM/scsi_sm_inputs.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/SCSI_SM/scsi_sm_inputs.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727114720344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727114720344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbtay/sdmac-replacement/rtl/scsi_sm/scsi_sm.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/scsi_sm/scsi_sm.v" { { "Info" "ISGN_ENTITY_NAME" "1 SCSI_SM " "Found entity 1: SCSI_SM" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727114720345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727114720345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbtay/sdmac-replacement/rtl/registers/registers_term.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/registers/registers_term.v" { { "Info" "ISGN_ENTITY_NAME" "1 registers_term " "Found entity 1: registers_term" {  } { { "../RTL/Registers/registers_term.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/registers_term.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727114720347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727114720347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbtay/sdmac-replacement/rtl/registers/registers_istr.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/registers/registers_istr.v" { { "Info" "ISGN_ENTITY_NAME" "1 registers_istr " "Found entity 1: registers_istr" {  } { { "../RTL/Registers/registers_istr.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/registers_istr.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727114720348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727114720348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbtay/sdmac-replacement/rtl/registers/registers_cntr.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/registers/registers_cntr.v" { { "Info" "ISGN_ENTITY_NAME" "1 registers_cntr " "Found entity 1: registers_cntr" {  } { { "../RTL/Registers/registers_cntr.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/registers_cntr.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727114720350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727114720350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbtay/sdmac-replacement/rtl/registers/registers.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/registers/registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 registers " "Found entity 1: registers" {  } { { "../RTL/Registers/registers.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/registers.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727114720351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727114720351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbtay/sdmac-replacement/rtl/registers/addr_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/registers/addr_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 addr_decoder " "Found entity 1: addr_decoder" {  } { { "../RTL/Registers/addr_decoder.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/addr_decoder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727114720353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727114720353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbtay/sdmac-replacement/rtl/fifo/fifo_write_strobes.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/fifo/fifo_write_strobes.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_write_strobes " "Found entity 1: fifo_write_strobes" {  } { { "../RTL/FIFO/fifo_write_strobes.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo_write_strobes.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727114720354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727114720354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbtay/sdmac-replacement/rtl/fifo/fifo_full_empty_ctr.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/fifo/fifo_full_empty_ctr.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo__full_empty_ctr " "Found entity 1: fifo__full_empty_ctr" {  } { { "../RTL/FIFO/fifo_full_empty_ctr.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo_full_empty_ctr.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727114720356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727114720356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbtay/sdmac-replacement/rtl/fifo/fifo_byte_ptr.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/fifo/fifo_byte_ptr.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_byte_ptr " "Found entity 1: fifo_byte_ptr" {  } { { "../RTL/FIFO/fifo_byte_ptr.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo_byte_ptr.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727114720357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727114720357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbtay/sdmac-replacement/rtl/fifo/fifo_3bit_cntr.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/fifo/fifo_3bit_cntr.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_3bit_cntr " "Found entity 1: fifo_3bit_cntr" {  } { { "../RTL/FIFO/fifo_3bit_cntr.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo_3bit_cntr.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727114720358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727114720358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbtay/sdmac-replacement/rtl/fifo/fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/fifo/fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "../RTL/FIFO/fifo.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727114720360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727114720360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbtay/sdmac-replacement/rtl/datapath/datapath_scsi.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/datapath/datapath_scsi.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_scsi " "Found entity 1: datapath_scsi" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727114720361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727114720361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbtay/sdmac-replacement/rtl/datapath/datapath_output.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/datapath/datapath_output.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_output " "Found entity 1: datapath_output" {  } { { "../RTL/datapath/datapath_output.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_output.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727114720362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727114720362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbtay/sdmac-replacement/rtl/datapath/datapath_input.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/datapath/datapath_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_input " "Found entity 1: datapath_input" {  } { { "../RTL/datapath/datapath_input.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_input.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727114720363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727114720363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbtay/sdmac-replacement/rtl/datapath/datapath_24dec.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/datapath/datapath_24dec.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_24dec " "Found entity 1: datapath_24dec" {  } { { "../RTL/datapath/datapath_24dec.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_24dec.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727114720365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727114720365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbtay/sdmac-replacement/rtl/datapath/datapath_8b_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/datapath/datapath_8b_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_8b_MUX " "Found entity 1: datapath_8b_MUX" {  } { { "../RTL/datapath/datapath_8b_MUX.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_8b_MUX.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727114720366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727114720366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbtay/sdmac-replacement/rtl/datapath/datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/datapath/datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "../RTL/datapath/datapath.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727114720367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727114720367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbtay/sdmac-replacement/rtl/cpu_sm/cpu_sm_output.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/cpu_sm/cpu_sm_output.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_SM_outputs " "Found entity 1: CPU_SM_outputs" {  } { { "../RTL/CPU_SM/CPU_SM_output.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_output.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727114720369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727114720369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbtay/sdmac-replacement/rtl/cpu_sm/cpu_sm_inputs.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/cpu_sm/cpu_sm_inputs.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_SM_inputs " "Found entity 1: CPU_SM_inputs" {  } { { "../RTL/CPU_SM/CPU_SM_inputs.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_inputs.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727114720371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727114720371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbtay/sdmac-replacement/rtl/cpu_sm/cpu_sm.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/cpu_sm/cpu_sm.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_SM " "Found entity 1: CPU_SM" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727114720372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727114720372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbtay/sdmac-replacement/rtl/resdmac.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/resdmac.v" { { "Info" "ISGN_ENTITY_NAME" "1 RESDMAC " "Found entity 1: RESDMAC" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727114720373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727114720373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "attpll.v 1 1 " "Found 1 design units, including 1 entities, in source file attpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 attpll " "Found entity 1: attpll" {  } { { "attpll.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/Quartus/attpll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727114720375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727114720375 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "STATE CPU_SM_INTERNALS3.v(275) " "Verilog HDL error at CPU_SM_INTERNALS3.v(275): object \"STATE\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../RTL/CPU_SM/CPU_SM_INTERNALS3.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_INTERNALS3.v" 275 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1727114720379 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "STATE CPU_SM_INTERNALS3.v(633) " "Verilog HDL error at CPU_SM_INTERNALS3.v(633): object \"STATE\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../RTL/CPU_SM/CPU_SM_INTERNALS3.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_INTERNALS3.v" 633 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1727114720381 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "STATE CPU_SM_INTERNALS3.v(635) " "Verilog HDL error at CPU_SM_INTERNALS3.v(635): object \"STATE\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../RTL/CPU_SM/CPU_SM_INTERNALS3.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_INTERNALS3.v" 635 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1727114720381 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4733 " "Peak virtual memory: 4733 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727114720793 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Sep 23 19:05:20 2024 " "Processing ended: Mon Sep 23 19:05:20 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727114720793 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727114720793 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727114720793 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1727114720793 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 0 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 0 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1727114721444 ""}
