/* SPDX-License-Identifier: GPL-2.0-only */
#ifndef __DT_BINDINGS_RTK_CLOCK_RTD1195_H
#define __DT_BINDINGS_RTK_CLOCK_RTD1195_H

#define RTD1195_CRT_PLL_SCPU 0
#define RTD1195_CRT_PLL_BUS 2
#define RTD1195_CRT_CLK_SYS 3
#define RTD1195_CRT_PLL_DCSB 4
#define RTD1195_CRT_CLK_SYSH 5
#define RTD1195_CRT_PLL_GPU 9
#define RTD1195_CRT_CLK_GPU 10
#define RTD1195_CRT_PLL_VCPU 11
#define RTD1195_CRT_CLK_VE 12
#define RTD1195_CRT_CLK_VE1 13
#define RTD1195_CRT_CLK_VE2 14
#define RTD1195_CRT_CLK_VE2_BPU 15

#define RTD1195_CRT_CLK_EN_MISC 16
#define RTD1195_CRT_CLK_EN_HDMIRX 17
#define RTD1195_CRT_CLK_EN_GSPI 19
#define RTD1195_CRT_CLK_EN_USB 20
#define RTD1195_CRT_CLK_EN_HDMI 24
#define RTD1195_CRT_CLK_EN_ETN 25
#define RTD1195_CRT_CLK_EN_VE_JPEG 29
#define RTD1195_CRT_CLK_EN_SE 33
#define RTD1195_CRT_CLK_EN_CP 35
#define RTD1195_CRT_CLK_EN_MD 36
#define RTD1195_CRT_CLK_EN_TP 37
#define RTD1195_CRT_CLK_EN_NF 39
#define RTD1195_CRT_CLK_EN_EMMC 40
#define RTD1195_CRT_CLK_EN_CR 41
#define RTD1195_CRT_CLK_EN_SDIO_IP 42
#define RTD1195_CRT_CLK_EN_MIPI 43
#define RTD1195_CRT_CLK_EN_EMMC_IP 44
#define RTD1195_CRT_CLK_EN_SDIO 46
#define RTD1195_CRT_CLK_EN_SD_IP 47
#define RTD1195_CRT_CLK_EN_MISC_I2C_5 49
#define RTD1195_CRT_CLK_EN_MISC_RTC 58
#define RTD1195_CRT_CLK_EN_MISC_I2C_4 61
#define RTD1195_CRT_CLK_EN_MISC_I2C_3 62
#define RTD1195_CRT_CLK_EN_MISC_I2C_2 63
#define RTD1195_CRT_CLK_EN_MISC_I2C_1 64
#define RTD1195_CRT_CLK_EN_UR1 76

#define RTD1195_CRT_CLK_MAX 77

#define RTD1195_ISO_CLK_EN_VFD 1
#define RTD1195_ISO_CLK_EN_CEC0 2
#define RTD1195_ISO_CLK_EN_CBUSRX_SYS 3
#define RTD1195_ISO_CLK_EN_CBUSTX_SYS 4
#define RTD1195_ISO_CLK_EN_CBUS_SYS 5
#define RTD1195_ISO_CLK_EN_CBUS_OSC 6
#define RTD1195_ISO_CLK_EN_IR 7
#define RTD1195_ISO_CLK_EN_UR0 8
#define RTD1195_ISO_CLK_EN_I2C0 9
#define RTD1195_ISO_CLK_EN_I2C6 10
#define RTD1195_ISO_CLK_EN_ETN_250M 11
#define RTD1195_ISO_CLK_EN_ETN_SYS 12

#define RTD1195_ISO_CLK_MAX 13

#endif
