$date
	Sun Oct 23 08:59:28 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#946327
b10000 !
1"
#946330
b10000 &
b10000 %
1$
#946331
0"
#946334
b1000 &
b1000 %
#946338
b100 &
b100 %
#946342
b10 &
b10 %
#946346
b1 &
b1 %
1#
#946350
b0 &
0#
b0 %
0$
#1891333
b10110 !
1"
#1891334
b10110 &
b10110 %
1$
#1891335
0"
#1891338
b1011 &
b1011 %
#1891342
b100010 &
b100010 %
#1891346
b10001 &
b10001 %
#1891350
b110100 &
b110100 %
#1891354
b11010 &
b11010 %
#1891358
b1101 &
b1101 %
#1891362
b101000 &
b101000 %
#1891366
b10100 &
b10100 %
#1891370
b1010 &
b1010 %
#1891374
b101 &
b101 %
#1891378
b10000 &
b10000 %
#1891382
b1000 &
b1000 %
#1891386
b100 &
b100 %
#1891390
b10 &
b10 %
#1891394
b1 &
b1 %
1#
#1891398
b0 &
0#
b0 %
0$
#2912653
b1010 !
1"
#2912654
b1010 &
b1010 %
1$
#2912655
0"
#2912658
b101 &
b101 %
#2912662
b10000 &
b10000 %
#2912666
b1000 &
b1000 %
#2912670
b100 &
b100 %
#2912674
b10 &
b10 %
#2912678
b1 &
1#
b1 %
#2912682
b0 &
b0 %
0#
0$
#4500012
