\hypertarget{group___i2_c__dual__addressing__mode}{}\section{I2C dual addressing mode}
\label{group___i2_c__dual__addressing__mode}\index{I2\+C dual addressing mode@{I2\+C dual addressing mode}}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries I2\+C\+\_\+\+D\+U\+A\+L\+A\+D\+D\+R\+E\+S\+S\+\_\+\+D\+I\+S\+A\+B\+LE}~((uint32\+\_\+t)0x00000000)\hypertarget{group___i2_c__dual__addressing__mode_gacb8f4a1fd543e5ef2c9e7711fc9b5a67}{}\label{group___i2_c__dual__addressing__mode_gacb8f4a1fd543e5ef2c9e7711fc9b5a67}

\item 
\#define {\bfseries I2\+C\+\_\+\+D\+U\+A\+L\+A\+D\+D\+R\+E\+S\+S\+\_\+\+E\+N\+A\+B\+LE}~\hyperlink{group___peripheral___registers___bits___definition_gab83ed1ee64439cb2734a708445f37e94}{I2\+C\+\_\+\+O\+A\+R2\+\_\+\+E\+N\+D\+U\+AL}\hypertarget{group___i2_c__dual__addressing__mode_gae33ff5305d9f38d857cff1774f481fab}{}\label{group___i2_c__dual__addressing__mode_gae33ff5305d9f38d857cff1774f481fab}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
