// Seed: 1718557407
module module_0 ();
  parameter id_1 = 1;
endmodule
module module_1 #(
    parameter id_11 = 32'd4,
    parameter id_30 = 32'd56
) (
    input supply1 id_0,
    output tri id_1,
    input wor id_2,
    input tri id_3
    , id_27, id_28,
    output tri id_4
    , id_29,
    output supply0 id_5,
    input uwire id_6,
    input tri1 id_7,
    input tri id_8,
    input uwire id_9,
    input tri1 id_10,
    input tri1 _id_11,
    input tri0 id_12,
    input supply1 id_13,
    output uwire id_14,
    output tri0 id_15,
    output wand id_16,
    input tri0 id_17,
    output wire id_18,
    input uwire id_19,
    output tri0 id_20,
    input wand id_21,
    input uwire id_22,
    input supply1 id_23,
    output tri1 id_24,
    input wor id_25
);
  wire [-1 : -1] _id_30;
  assign id_4 = id_6 > 1;
  assign id_27[-1%-1] = -1;
  wand id_31 = 1 | id_8;
  logic [id_30 : id_11] id_32;
  module_0 modCall_1 ();
endmodule
