// Seed: 4020681442
module module_0;
  integer id_2;
endmodule
module module_1;
  tri0 id_1;
  assign id_1 = id_1;
  module_0();
  assign id_1 = 1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  module_0();
  assign id_1 = id_2[1'b0] ? id_4 : 1;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  always @* begin
    id_3 = #id_4 1'd0;
  end
  module_0();
endmodule
