Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 6eb0ec599dd64b1cbba181093975c6e7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sobel_tb_behav xil_defaultlib.Sobel_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Clarke/Desktop/Hardware-Software Interface/FinalProject/Sobel/Sobel.srcs/sim_1/new/Sobel_tb.v:84]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Sobel
Compiling module xil_defaultlib.Sobel_tb
WARNING: [XSIM 43-3373] "C:/Users/Clarke/Desktop/Hardware-Software Interface/FinalProject/Sobel/Sobel.srcs/sim_1/new/Sobel_tb.v" Line 41. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread().
Compiling module xil_defaultlib.glbl
Built simulation snapshot Sobel_tb_behav
