library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use work.ycbcr_pack.all;

entity full_adder is
  port (
    fa : in  std_logic;   -- low-active reset
    fb : in  std_logic;
	 fc : in std_logic;
    fs : out std_logic;
	 fcout	: out std_logic;
  );
end entity full_adder;


architecture behavioral of full_adder is



begin
	s	<= a xor b;
	cout <= a and b;
end architecture behavioral;