
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.010638                       # Number of seconds simulated
sim_ticks                                 10637973993                       # Number of ticks simulated
final_tick                               538413350538                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 188453                       # Simulator instruction rate (inst/s)
host_op_rate                                   238628                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 248365                       # Simulator tick rate (ticks/s)
host_mem_usage                               67374648                       # Number of bytes of host memory used
host_seconds                                 42831.97                       # Real time elapsed on the host
sim_insts                                  8071800530                       # Number of instructions simulated
sim_ops                                   10220885148                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       107904                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         3584                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       188032                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       353024                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        88448                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data       108032                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data       303232                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data       175872                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data       351488                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1712000                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         3584                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           35968                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       546816                       # Number of bytes written to this memory
system.physmem.bytes_written::total            546816                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          843                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           28                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1469                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         2758                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          691                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data          844                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data         2369                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data         1374                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data         2746                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 13375                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            4272                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 4272                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       433165                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     10143285                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       336906                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     17675546                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       421133                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     33185266                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       445198                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data      8314365                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst       469262                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     10155317                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst       433165                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     28504676                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst       409100                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     16532471                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst       433165                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     33040878                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               160932900                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       433165                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       336906                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       421133                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       445198                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst       469262                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst       433165                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst       409100                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst       433165                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3381095                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          51402269                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               51402269                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          51402269                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       433165                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     10143285                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       336906                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     17675546                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       421133                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     33185266                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       445198                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data      8314365                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst       469262                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     10155317                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst       433165                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     28504676                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst       409100                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     16532471                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst       433165                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     33040878                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              212335168                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus0.numCycles                25510730                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2068326                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      1692387                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       204482                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups       871611                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits          815347                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          213916                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9308                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     19950213                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              11556213                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2068326                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1029263                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              2414075                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         556448                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        548155                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines          1221976                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       204503                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     23261784                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.610310                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.950996                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        20847709     89.62%     89.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          112578      0.48%     90.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          179547      0.77%     90.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          242113      1.04%     91.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          248787      1.07%     92.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          210369      0.90%     93.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          118997      0.51%     94.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          175562      0.75%     95.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1126122      4.84%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     23261784                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.081077                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.452994                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        19746590                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       753762                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          2409560                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         2786                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        349081                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       340118                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          261                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      14183850                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1512                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        349081                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        19800451                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         143706                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       485796                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          2359161                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       123584                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      14178169                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           21                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         17909                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        53230                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     19784701                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     65953683                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     65953683                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17153383                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         2631303                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3514                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1826                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           369388                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1330780                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       718540                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         8471                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       254749                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          14161133                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3524                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13453578                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         2035                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      1560366                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined      3728595                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          126                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     23261784                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.578355                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.265485                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     17501641     75.24%     75.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      2423073     10.42%     85.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1212053      5.21%     90.86% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       867182      3.73%     94.59% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       688380      2.96%     97.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       284027      1.22%     98.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       179444      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        93338      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        12646      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     23261784                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu           2509     11.13%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          8225     36.48%     47.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        11814     52.39%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     11314849     84.10%     84.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200021      1.49%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1687      0.01%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1220981      9.08%     94.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       716040      5.32%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13453578                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.527369                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              22548                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.001676                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     50193523                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     15725080                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13247478                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13476126                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        27314                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       216229                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           60                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         9490                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        349081                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         114442                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        12187                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     14164677                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         1521                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1330780                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       718540                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1827                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         10253                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           60                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       119246                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       114120                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       233366                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13264117                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1147370                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       189461                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                   20                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             1863339                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         1885158                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            715969                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.519943                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13247591                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13247478                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7604351                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         20494735                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.519290                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.371039                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000003                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12305296                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      1859381                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3398                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       206807                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     22912703                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.537051                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.375486                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     17808928     77.73%     77.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2555578     11.15%     88.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       941132      4.11%     92.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       450032      1.96%     94.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       413941      1.81%     96.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       219252      0.96%     97.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       169411      0.74%     98.45% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        86564      0.38%     98.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       267865      1.17%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     22912703                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000003                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12305296                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1823601                       # Number of memory references committed
system.switch_cpus0.commit.loads              1114551                       # Number of loads committed
system.switch_cpus0.commit.membars               1696                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1774541                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11086908                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       253435                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       267865                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            36809450                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           28678454                       # The number of ROB writes
system.switch_cpus0.timesIdled                 304312                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2248946                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000003                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12305296                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000003                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.551072                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.551072                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.391992                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.391992                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        59700813                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       18454951                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       13145355                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3394                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus1.numCycles                25510730                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         1871657                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      1674362                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       151055                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1264663                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1231460                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          110016                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         4584                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     19849311                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              10642361                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            1871657                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1341476                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              2372024                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         497050                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        433935                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1202361                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       147900                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     23000450                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.517416                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.755829                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        20628426     89.69%     89.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          365349      1.59%     91.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          179638      0.78%     92.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          359755      1.56%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          112249      0.49%     94.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          334752      1.46%     95.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           51812      0.23%     95.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           84476      0.37%     96.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8          883993      3.84%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     23000450                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.073367                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.417172                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        19677611                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       610545                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          2367075                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         1962                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        343256                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       173762                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         1925                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      11878904                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4565                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        343256                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        19697995                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         380382                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       167033                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          2346632                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        65145                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      11860655                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           14                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents          9148                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        48907                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     15515447                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     53713781                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     53713781                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     12533556                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         2981817                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         1559                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          793                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           153104                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      2165000                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       340380                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         3106                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        77356                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          11797580                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         1563                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         11029108                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         7372                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      2163414                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined      4460743                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           17                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     23000450                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.479517                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.091300                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     18167407     78.99%     78.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1501661      6.53%     85.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1640135      7.13%     92.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       941805      4.09%     96.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       481412      2.09%     98.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       120974      0.53%     99.36% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       140894      0.61%     99.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7         3416      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8         2746      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     23000450                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          18175     57.42%     57.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          7395     23.36%     80.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         6082     19.22%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu      8632998     78.27%     78.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        84708      0.77%     79.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc          768      0.01%     79.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1973595     17.89%     96.94% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       337039      3.06%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      11029108                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.432332                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              31652                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002870                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     45097690                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     13962590                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     10745633                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      11060760                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         8569                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       446164                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           20                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           36                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         8957                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        343256                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         309406                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         7832                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     11799149                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts          517                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      2165000                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       340380                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          791                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          4026                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          182                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           36                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       101642                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect        58224                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       159866                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     10889319                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1945475                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       139789                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2282474                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1656284                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            336999                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.426853                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              10748343                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             10745633                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          6509647                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         14081992                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.421220                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.462267                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      8563748                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps      9618755                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      2180766                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         1546                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       149922                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     22657194                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.424534                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.294959                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     19087939     84.25%     84.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1394205      6.15%     90.40% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       903195      3.99%     94.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       282763      1.25%     95.63% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       475452      2.10%     97.73% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5        91002      0.40%     98.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6        57789      0.26%     98.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        52473      0.23%     98.62% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       312376      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     22657194                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      8563748                       # Number of instructions committed
system.switch_cpus1.commit.committedOps       9618755                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               2050240                       # Number of memory references committed
system.switch_cpus1.commit.loads              1718817                       # Number of loads committed
system.switch_cpus1.commit.membars                772                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1477667                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts          8399088                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       117976                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       312376                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            34144313                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           23942597                       # The number of ROB writes
system.switch_cpus1.timesIdled                 447106                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2510280                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            8563748                       # Number of Instructions Simulated
system.switch_cpus1.committedOps              9618755                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      8563748                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.978921                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.978921                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.335692                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.335692                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        50653513                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       13977728                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       12651209                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          1544                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus2.numCycles                25510730                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         1900162                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      1714231                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       101884                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups       712415                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits          676184                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          104397                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         4439                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     20126536                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              11950179                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            1900162                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches       780581                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              2361072                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles         320229                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       1312418                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.MiscStallCycles           59                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles           22                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines          1157071                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       102189                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     24015961                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.583873                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.902875                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        21654889     90.17%     90.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1           83460      0.35%     90.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          172346      0.72%     91.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3           71847      0.30%     91.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          390899      1.63%     93.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          349120      1.45%     94.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6           67547      0.28%     94.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          142716      0.59%     95.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1083137      4.51%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     24015961                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.074485                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.468437                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        19991490                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      1449098                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          2351973                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles         7782                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        215613                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       166973                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          242                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      14013238                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1474                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        215613                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        20014783                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1264779                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       110478                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          2338170                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        72131                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      14004763                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           11                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         32161                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        25699                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents          186                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands     16455409                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     65954302                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     65954302                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     14558117                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         1897279                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         1634                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts          831                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           178883                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      3299902                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      1667624                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        15302                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        81296                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          13974917                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         1641                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         13421790                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         7902                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      1099193                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined      2651989                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           18                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     24015961                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.558870                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.354462                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     19231019     80.08%     80.08% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1441885      6.00%     86.08% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1177301      4.90%     90.98% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       509444      2.12%     93.10% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       643364      2.68%     95.78% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       616614      2.57%     98.35% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       351335      1.46%     99.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        27557      0.11%     99.93% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        17442      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     24015961                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          33938     11.18%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        262056     86.31%     97.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite         7626      2.51%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu      8426184     62.78%     62.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       117231      0.87%     63.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     63.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     63.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     63.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     63.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     63.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     63.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     63.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     63.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     63.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     63.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     63.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     63.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     63.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     63.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     63.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     63.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     63.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc          803      0.01%     63.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     63.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      3214299     23.95%     87.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      1663273     12.39%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      13421790                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.526123                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             303620                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.022621                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     51171063                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     15076114                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     13305627                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      13725410                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        24352                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       131582                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           57                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          364                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        11014                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads         1187                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        215613                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        1220710                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        19771                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     13976580                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts          108                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      3299902                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      1667624                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          831                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         12907                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            8                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          364                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect        58337                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect        60834                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       119171                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     13326704                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      3203662                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        95086                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   22                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             4866744                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1745801                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           1663082                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.522396                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              13306100                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             13305627                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          7190558                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         14189866                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.521570                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.506739                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     10802777                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12694771                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      1283231                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         1623                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       103873                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     23800348                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.533386                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.355675                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     19191158     80.63%     80.63% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      1686961      7.09%     87.72% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       789344      3.32%     91.04% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       778732      3.27%     94.31% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       213211      0.90%     95.21% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       900696      3.78%     98.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6        67926      0.29%     99.28% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        49514      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       122806      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     23800348                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     10802777                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12694771                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               4824927                       # Number of memory references committed
system.switch_cpus2.commit.loads              3168317                       # Number of loads committed
system.switch_cpus2.commit.membars                810                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1676360                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11288825                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       122991                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       122806                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            37655505                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           28171658                       # The number of ROB writes
system.switch_cpus2.timesIdled                 439221                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1494769                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           10802777                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12694771                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     10802777                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.361497                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.361497                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.423460                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.423460                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        65870420                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       15462518                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       16673526                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          1620                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus3.numCycles                25510730                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         2278428                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      1897485                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       209418                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups       900372                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits          834404                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          245003                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9762                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     19844996                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              12501834                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            2278428                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1079407                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              2605524                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles         582221                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       1029632                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles           24                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.CacheLines          1233971                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       200165                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     23851071                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.644079                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.015026                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        21245547     89.08%     89.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          158912      0.67%     89.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          202272      0.85%     90.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          321492      1.35%     91.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          134045      0.56%     92.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          172055      0.72%     93.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          201968      0.85%     94.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           92450      0.39%     94.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1322330      5.54%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     23851071                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.089313                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.490062                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        19728373                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      1157689                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          2593125                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         1263                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        370614                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       346012                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          280                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      15277425                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1664                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        370614                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        19748696                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          63848                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      1038106                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          2574055                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        55746                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      15183366                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           22                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents          8087                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        38736                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     21208559                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     70610527                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     70610527                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17727471                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         3481088                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3737                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         1978                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           196773                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1421211                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       742826                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         8314                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       168591                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          14824786                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3752                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         14217277                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        14582                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      1813282                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined      3691650                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          203                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     23851071                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.596085                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.318124                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     17825600     74.74%     74.74% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      2750144     11.53%     86.27% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1121229      4.70%     90.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       631055      2.65%     93.61% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       851626      3.57%     97.18% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       263434      1.10%     98.29% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       258936      1.09%     99.38% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       138156      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        10891      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     23851071                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          98441     79.23%     79.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         13064     10.51%     89.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        12737     10.25%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     11977420     84.25%     84.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       194243      1.37%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1758      0.01%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1303731      9.17%     94.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       740125      5.21%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      14217277                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.557306                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             124242                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008739                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     52424449                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     16641909                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     13845470                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      14341519                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        10609                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       268815                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           90                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        10409                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        370614                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          48744                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         6305                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     14828542                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        11150                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1421211                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       742826                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         1979                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          5497                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            3                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           90                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       124614                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       116741                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       241355                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     13968809                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1282099                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       248468                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2022127                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1974730                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            740028                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.547566                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              13845553                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             13845470                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          8294173                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         22288109                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.542731                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.372134                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10313842                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12709164                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      2119434                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3549                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       210986                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     23480457                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.541266                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.360839                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     18099682     77.08%     77.08% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2726773     11.61%     88.70% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       991363      4.22%     92.92% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       492996      2.10%     95.02% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       450799      1.92%     96.94% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       189724      0.81%     97.75% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       187408      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        89283      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       252429      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     23480457                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10313842                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12709164                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1884813                       # Number of memory references committed
system.switch_cpus3.commit.loads              1152396                       # Number of loads committed
system.switch_cpus3.commit.membars               1770                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1842140                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11442401                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       262441                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       252429                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            38056548                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           30027821                       # The number of ROB writes
system.switch_cpus3.timesIdled                 303446                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                1659659                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10313842                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12709164                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10313842                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.473446                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.473446                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.404294                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.404294                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        62856427                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       19348169                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       14131357                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3546                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus4.numCycles                25510730                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups         2070947                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted      1694628                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect       204398                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups       871254                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits          815387                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS          214332                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect         9312                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles     19970410                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts              11573573                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches            2070947                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches      1029719                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles              2416657                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles         557113                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles        537581                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines          1222933                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes       204393                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples     23274735                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.610875                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.952015                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0        20858078     89.62%     89.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1          112269      0.48%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2          179374      0.77%     90.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3          242257      1.04%     91.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4          249272      1.07%     92.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5          210688      0.91%     93.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6          118449      0.51%     94.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7          175832      0.76%     95.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8         1128516      4.85%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total     23274735                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.081179                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.453675                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles        19766702                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles       743332                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles          2412047                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles         2823                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles        349826                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved       340458                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          262                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts      14204473                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1520                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles        349826                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles        19820812                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles         141581                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles       476653                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles          2361357                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles       124501                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts      14198776                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents           23                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents         18189                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents        53517                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands     19814298                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups     66051074                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups     66051074                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps     17172370                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps         2641928                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts         3533                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts         1843                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts           371926                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads      1332339                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores       719688                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads         8443                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores       212172                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded          14181398                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded         3544                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued         13471329                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued         1996                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined      1566436                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined      3741854                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved          141                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples     23274735                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.578796                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.268349                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0     17541349     75.37%     75.37% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1      2385629     10.25%     85.62% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2      1200544      5.16%     90.77% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3       880123      3.78%     94.56% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4       696549      2.99%     97.55% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5       284264      1.22%     98.77% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6       179864      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7        93761      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8        12652      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total     23274735                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu           2491     11.04%     11.04% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead          8253     36.56%     47.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite        11828     52.40%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu     11329550     84.10%     84.10% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult       200252      1.49%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc         1689      0.01%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead      1222672      9.08%     94.68% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite       717166      5.32%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total      13471329                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.528065                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt              22572                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.001676                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads     50241961                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes     15751433                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses     13264530                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses      13493901                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads        27037                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads       216552                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           56                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores         9849                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles        349826                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles         112112                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles        11980                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts     14184966                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts         1428                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts      1332339                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts       719688                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts         1844                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents         10058                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           56                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect       118882                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect       114425                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts       233307                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts     13281174                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts      1148837                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts       190155                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                   24                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs             1865947                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches         1887277                       # Number of branches executed
system.switch_cpus4.iew.exec_stores            717110                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.520611                       # Inst execution rate
system.switch_cpus4.iew.wb_sent              13264656                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count             13264530                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers          7614746                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers         20521653                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.519959                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.371059                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts     10011073                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps     12318906                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts      1866066                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls         3403                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts       206726                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples     22924909                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.537359                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.380775                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0     17843676     77.84%     77.84% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1      2531083     11.04%     88.88% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2       944132      4.12%     92.99% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3       451103      1.97%     94.96% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4       397107      1.73%     96.69% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5       219079      0.96%     97.65% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6       180555      0.79%     98.44% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7        86295      0.38%     98.81% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8       271879      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total     22924909                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts     10011073                       # Number of instructions committed
system.switch_cpus4.commit.committedOps      12318906                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs               1825626                       # Number of memory references committed
system.switch_cpus4.commit.loads              1115787                       # Number of loads committed
system.switch_cpus4.commit.membars               1698                       # Number of memory barriers committed
system.switch_cpus4.commit.branches           1776487                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts         11099189                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls       253717                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events       271879                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads            36837937                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes           28719783                       # The number of ROB writes
system.switch_cpus4.timesIdled                 304590                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                2235995                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts           10011073                       # Number of Instructions Simulated
system.switch_cpus4.committedOps             12318906                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total     10011073                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.548251                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.548251                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.392426                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.392426                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads        59778566                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes       18478247                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads       13165034                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes          3400                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus5.numCycles                25510730                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups         1975039                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted      1615899                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect       194871                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups       812058                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits          775761                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS          202198                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect         8619                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles     19141824                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts              11208826                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches            1975039                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches       977959                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles              2347589                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles         568562                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles        559948                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus5.fetch.CacheLines          1179087                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes       196011                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples     22418876                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.610935                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.960591                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0        20071287     89.53%     89.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1          127856      0.57%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2          200796      0.90%     90.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3          319196      1.42%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4          131968      0.59%     93.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5          147486      0.66%     93.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6          157717      0.70%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7          102718      0.46%     94.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8         1159852      5.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total     22418876                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.077420                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.439377                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles        18963884                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles       739654                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles          2340072                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles         6038                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles        369224                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved       323081                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          269                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts      13685519                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1600                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles        369224                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles        18994061                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles         195148                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles       457914                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles          2316321                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        86204                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts      13675706                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents         2159                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents         23557                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents        31917                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents         5491                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands     18984608                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups     63613805                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups     63613805                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps     16160195                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps         2824413                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts         3477                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts         1911                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts           256149                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads      1304982                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores       699898                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads        21081                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores       160596                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded          13654522                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded         3487                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued         12903451                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued        16504                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined      1757156                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined      3958327                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved          336                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples     22418876                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.575562                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.268413                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0     16979730     75.74%     75.74% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1      2182747      9.74%     85.47% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2      1192389      5.32%     90.79% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3       814863      3.63%     94.43% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4       761730      3.40%     97.83% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5       218089      0.97%     98.80% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6       171318      0.76%     99.56% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7        58016      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8        39994      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total     22418876                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu           3026     12.53%     12.53% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead          9384     38.84%     51.37% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite        11749     48.63%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu     10809403     83.77%     83.77% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult       204333      1.58%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc         1562      0.01%     85.37% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead      1192845      9.24%     94.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite       695308      5.39%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total      12903451                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.505805                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt              24159                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.001872                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads     48266441                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes     15415312                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses     12692214                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses      12927610                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads        38476                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads       238341                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           46                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation          152                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores        21729                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads          834                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles        369224                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles         133390                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles        11939                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts     13658033                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts         5854                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts      1304982                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts       699898                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts         1913                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents          8890                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents          152                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect       112653                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect       112154                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts       224807                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts     12716927                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts      1121442                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts       186524                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                   24                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs             1816381                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches         1788871                       # Number of branches executed
system.switch_cpus5.iew.exec_stores            694939                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.498493                       # Inst execution rate
system.switch_cpus5.iew.wb_sent              12692427                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count             12692214                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers          7423122                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers         19395631                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.497525                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.382721                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts      9492561                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps     11635449                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts      2022635                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls         3151                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts       198698                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples     22049652                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.527693                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.380445                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0     17324515     78.57%     78.57% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1      2289156     10.38%     88.95% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2       891387      4.04%     92.99% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3       479774      2.18%     95.17% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4       358487      1.63%     96.80% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5       200326      0.91%     97.71% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6       124427      0.56%     98.27% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7       110583      0.50%     98.77% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8       270997      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total     22049652                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts      9492561                       # Number of instructions committed
system.switch_cpus5.commit.committedOps      11635449                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs               1744810                       # Number of memory references committed
system.switch_cpus5.commit.loads              1066641                       # Number of loads committed
system.switch_cpus5.commit.membars               1572                       # Number of memory barriers committed
system.switch_cpus5.commit.branches           1670170                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts         10484422                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls       236367                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events       270997                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads            35436674                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes           27685427                       # The number of ROB writes
system.switch_cpus5.timesIdled                 311064                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                3091854                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts            9492561                       # Number of Instructions Simulated
system.switch_cpus5.committedOps             11635449                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total      9492561                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.687444                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.687444                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.372101                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.372101                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads        57343268                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes       17595545                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads       12762058                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes          3148                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus6.numCycles                25510730                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups         2000542                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted      1640290                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect       197829                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups       816880                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits          777692                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS          204869                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect         8801                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles     19096620                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts              11384665                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches            2000542                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches       982561                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles              2501278                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles         566876                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles       1103711                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines          1178701                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes       196491                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples     23067327                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.603627                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.950175                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0        20566049     89.16%     89.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1          270854      1.17%     90.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2          312061      1.35%     91.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3          171657      0.74%     92.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4          197696      0.86%     93.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5          108981      0.47%     93.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6           73940      0.32%     94.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7          193936      0.84%     94.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8         1172153      5.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total     23067327                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.078420                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.446270                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles        18935326                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles      1268328                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles          2479944                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles        20099                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles        363629                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved       324665                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred         2089                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts      13898041                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts        11017                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles        363629                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles        18966810                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles         362455                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles       818938                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles          2469589                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        85897                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts      13888201                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents           28                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents         21394                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents        40197                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands     19293822                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups     64670092                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups     64670092                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps     16407212                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps         2886610                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts         3647                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts         2048                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts           232427                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads      1331992                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores       723333                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads        18997                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores       159898                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded          13863670                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded         3657                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued         13078183                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued        19457                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined      1780990                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined      4141293                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved          435                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples     23067327                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.566957                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.258488                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0     17559705     76.12%     76.12% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1      2213851      9.60%     85.72% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2      1190471      5.16%     90.88% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3       822990      3.57%     94.45% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4       721514      3.13%     97.58% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5       368151      1.60%     99.17% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6        89989      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7        57573      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8        43083      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total     23067327                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu           3267     11.30%     11.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead         12751     44.12%     55.42% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite        12884     44.58%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu     10941777     83.66%     83.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult       204488      1.56%     85.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc         1598      0.01%     85.24% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.24% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.24% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.24% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead      1213160      9.28%     94.52% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite       717160      5.48%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total      13078183                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.512654                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt              28902                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.002210                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads     49272052                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes     15648456                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses     12854110                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses      13107085                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads        32705                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads       243930                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           80                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation          142                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores        18932                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads          799                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked          123                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles        363629                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles         314691                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles        13956                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts     13867348                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts         6641                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts      1331992                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts       723333                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts         2048                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents          9625                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            2                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents          142                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect       113446                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect       112249                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts       225695                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts     12880793                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts      1137578                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts       197390                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                   21                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs             1854483                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches         1800416                       # Number of branches executed
system.switch_cpus6.iew.exec_stores            716905                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.504917                       # Inst execution rate
system.switch_cpus6.iew.wb_sent              12854411                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count             12854110                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers          7640631                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers         20020002                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.503871                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.381650                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts      9637306                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps     11823789                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts      2043697                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls         3222                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts       198857                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples     22703698                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.520787                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.338717                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0     17873768     78.73%     78.73% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1      2239236      9.86%     88.59% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2       939749      4.14%     92.73% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3       563289      2.48%     95.21% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4       390486      1.72%     96.93% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5       251639      1.11%     98.04% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6       131906      0.58%     98.62% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7       105387      0.46%     99.08% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8       208238      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total     22703698                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts      9637306                       # Number of instructions committed
system.switch_cpus6.commit.committedOps      11823789                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs               1792463                       # Number of memory references committed
system.switch_cpus6.commit.loads              1088062                       # Number of loads committed
system.switch_cpus6.commit.membars               1608                       # Number of memory barriers committed
system.switch_cpus6.commit.branches           1692040                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts         10659821                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls       240573                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events       208238                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads            36362881                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes           28098616                       # The number of ROB writes
system.switch_cpus6.timesIdled                 295699                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                2443403                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts            9637306                       # Number of Instructions Simulated
system.switch_cpus6.committedOps             11823789                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total      9637306                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.647081                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.647081                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.377775                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.377775                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads        58104819                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes       17837535                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads       12968654                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes          3218                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus7.numCycles                25510730                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups         1900098                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted      1714148                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect       102110                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups       700259                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits          675830                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS          104626                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect         4457                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles     20122705                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts              11949612                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches            1900098                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches       780456                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles              2360434                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles         321567                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles       1309349                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines          1157045                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes       102399                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples     24009442                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.583973                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.903101                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0        21649008     90.17%     90.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1           83453      0.35%     90.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2          171730      0.72%     91.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3           71980      0.30%     91.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4          390981      1.63%     93.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5          348827      1.45%     94.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6           67518      0.28%     94.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7          142710      0.59%     95.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8         1083235      4.51%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total     24009442                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.074482                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.468415                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles        19988124                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles      1445470                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles          2351423                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles         7709                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles        216711                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved       166967                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          243                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts      14011594                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1488                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles        216711                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles        20011542                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles        1261642                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles       109656                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles          2337393                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        72491                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts      14002851                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents           17                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents         31749                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents        25854                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.FullRegisterEvents          692                       # Number of times there has been no free registers
system.switch_cpus7.rename.RenamedOperands     16452619                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups     65943746                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups     65943746                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps     14544860                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps         1907753                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts         1629                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts          827                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts           179987                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads      3298840                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores      1666893                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads        15203                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores        81267                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded          13972757                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded         1635                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued         13417365                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued         7905                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined      1105767                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined      2665589                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples     24009442                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.558837                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.354191                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0     19223624     80.07%     80.07% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1      1443762      6.01%     86.08% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2      1177869      4.91%     90.99% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3       508990      2.12%     93.11% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4       643632      2.68%     95.79% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5       615642      2.56%     98.35% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6       350735      1.46%     99.81% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7        27757      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8        17431      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total     24009442                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu          33937     11.20%     11.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead        261465     86.29%     97.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite         7607      2.51%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu      8423559     62.78%     62.78% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult       117100      0.87%     63.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     63.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     63.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     63.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     63.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     63.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     63.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     63.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     63.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     63.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     63.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     63.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     63.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     63.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     63.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     63.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     63.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     63.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc          802      0.01%     63.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     63.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead      3213393     23.95%     87.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite      1662511     12.39%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total      13417365                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.525950                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt             303009                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.022583                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads     51155086                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes     15080517                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses     13300476                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses      13720374                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads        24081                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads       132332                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses           56                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation          359                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores        11281                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads         1183                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles        216711                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles        1218030                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles        19897                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts     13974403                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts          136                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts      3298840                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts      1666893                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts          827                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents         13191                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents           12                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents          359                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect        58302                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect        61022                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts       119324                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts     13321957                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts      3202299                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts        95408                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                   11                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs             4864616                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches         1744526                       # Number of branches executed
system.switch_cpus7.iew.exec_stores           1662317                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.522210                       # Inst execution rate
system.switch_cpus7.iew.wb_sent              13300959                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count             13300476                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers          7186840                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers         14181333                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.521368                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.506782                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts     10794022                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps     12684391                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts      1291533                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls         1619                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts       104107                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples     23792731                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.533120                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.355315                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0     19186347     80.64%     80.64% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1      1686386      7.09%     87.73% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2       789166      3.32%     91.04% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3       778418      3.27%     94.32% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4       212775      0.89%     95.21% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5       899719      3.78%     98.99% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6        67567      0.28%     99.28% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7        49502      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8       122851      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total     23792731                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts     10794022                       # Number of instructions committed
system.switch_cpus7.commit.committedOps      12684391                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs               4822112                       # Number of memory references committed
system.switch_cpus7.commit.loads              3166505                       # Number of loads committed
system.switch_cpus7.commit.membars                808                       # Number of memory barriers committed
system.switch_cpus7.commit.branches           1674976                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts         11279548                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls       122860                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events       122851                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads            37645765                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes           28168603                       # The number of ROB writes
system.switch_cpus7.timesIdled                 439094                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                1501288                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts           10794022                       # Number of Instructions Simulated
system.switch_cpus7.committedOps             12684391                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total     10794022                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.363413                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.363413                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.423117                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.423117                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads        65846900                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes       15456656                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads       16670585                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes          1616                       # number of misc regfile writes
system.l20.replacements                           879                       # number of replacements
system.l20.tagsinuse                      4095.403392                       # Cycle average of tags in use
system.l20.total_refs                          266212                       # Total number of references to valid blocks.
system.l20.sampled_refs                          4975                       # Sample count of references to valid blocks.
system.l20.avg_refs                         53.509950                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           78.361914                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    29.700198                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   386.527646                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          3600.813635                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.019131                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.007251                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.094367                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.879105                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999854                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            2                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         3189                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   3191                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             985                       # number of Writeback hits
system.l20.Writeback_hits::total                  985                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           15                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   15                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            2                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         3204                       # number of demand (read+write) hits
system.l20.demand_hits::total                    3206                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            2                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         3204                       # number of overall hits
system.l20.overall_hits::total                   3206                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           36                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data          844                       # number of ReadReq misses
system.l20.ReadReq_misses::total                  880                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           36                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data          844                       # number of demand (read+write) misses
system.l20.demand_misses::total                   880                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           36                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data          844                       # number of overall misses
system.l20.overall_misses::total                  880                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     34512976                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    389977324                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      424490300                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     34512976                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    389977324                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       424490300                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     34512976                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    389977324                       # number of overall miss cycles
system.l20.overall_miss_latency::total      424490300                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           38                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         4033                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               4071                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          985                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              985                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           15                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               15                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           38                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         4048                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                4086                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           38                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         4048                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               4086                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.947368                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.209273                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.216163                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.947368                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.208498                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.215370                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.947368                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.208498                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.215370                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 958693.777778                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 462058.440758                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 482375.340909                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 958693.777778                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 462058.440758                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 482375.340909                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 958693.777778                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 462058.440758                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 482375.340909                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 476                       # number of writebacks
system.l20.writebacks::total                      476                       # number of writebacks
system.l20.ReadReq_mshr_hits::switch_cpus0.data            1                       # number of ReadReq MSHR hits
system.l20.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l20.demand_mshr_hits::switch_cpus0.data            1                       # number of demand (read+write) MSHR hits
system.l20.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l20.overall_mshr_hits::switch_cpus0.data            1                       # number of overall MSHR hits
system.l20.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           36                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data          843                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total             879                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           36                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data          843                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total              879                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           36                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data          843                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total             879                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     31927183                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    328869847                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    360797030                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     31927183                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    328869847                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    360797030                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     31927183                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    328869847                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    360797030                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.947368                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.209026                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.215917                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.947368                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.208251                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.215125                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.947368                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.208251                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.215125                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 886866.194444                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 390118.442467                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 410463.060296                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 886866.194444                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 390118.442467                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 410463.060296                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 886866.194444                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 390118.442467                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 410463.060296                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          1497                       # number of replacements
system.l21.tagsinuse                      4095.851850                       # Cycle average of tags in use
system.l21.total_refs                          180814                       # Total number of references to valid blocks.
system.l21.sampled_refs                          5593                       # Sample count of references to valid blocks.
system.l21.avg_refs                         32.328625                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           53.847450                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    23.690698                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   686.644113                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3331.669589                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.013146                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.005784                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.167638                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.813396                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999964                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         3954                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   3955                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks             690                       # number of Writeback hits
system.l21.Writeback_hits::total                  690                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data            6                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                    6                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         3960                       # number of demand (read+write) hits
system.l21.demand_hits::total                    3961                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         3960                       # number of overall hits
system.l21.overall_hits::total                   3961                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           28                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         1470                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 1498                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           28                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         1470                       # number of demand (read+write) misses
system.l21.demand_misses::total                  1498                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           28                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         1470                       # number of overall misses
system.l21.overall_misses::total                 1498                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     18916821                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    626930246                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      645847067                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     18916821                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    626930246                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       645847067                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     18916821                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    626930246                       # number of overall miss cycles
system.l21.overall_miss_latency::total      645847067                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           29                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         5424                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               5453                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks          690                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total              690                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data            6                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total                6                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           29                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         5430                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                5459                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           29                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         5430                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               5459                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.965517                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.271018                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.274711                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.965517                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.270718                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.274409                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.965517                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.270718                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.274409                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 675600.750000                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 426483.160544                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 431139.564085                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 675600.750000                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 426483.160544                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 431139.564085                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 675600.750000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 426483.160544                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 431139.564085                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 249                       # number of writebacks
system.l21.writebacks::total                      249                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           28                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         1470                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            1498                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           28                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         1470                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             1498                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           28                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         1470                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            1498                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     16893671                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    520791640                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    537685311                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     16893671                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    520791640                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    537685311                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     16893671                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    520791640                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    537685311                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.965517                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.271018                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.274711                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.965517                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.270718                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.274409                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.965517                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.270718                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.274409                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 603345.392857                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 354280.027211                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 358935.454606                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 603345.392857                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 354280.027211                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 358935.454606                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 603345.392857                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 354280.027211                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 358935.454606                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          2793                       # number of replacements
system.l22.tagsinuse                      4095.876450                       # Cycle average of tags in use
system.l22.total_refs                          326374                       # Total number of references to valid blocks.
system.l22.sampled_refs                          6889                       # Sample count of references to valid blocks.
system.l22.avg_refs                         47.376107                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           11.479988                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    28.573581                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  1319.588017                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          2736.234864                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.002803                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.006976                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.322165                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.668026                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999970                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data         5050                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   5051                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            2160                       # number of Writeback hits
system.l22.Writeback_hits::total                 2160                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data            9                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                    9                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data         5059                       # number of demand (read+write) hits
system.l22.demand_hits::total                    5060                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data         5059                       # number of overall hits
system.l22.overall_hits::total                   5060                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           35                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         2758                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 2793                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           35                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         2758                       # number of demand (read+write) misses
system.l22.demand_misses::total                  2793                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           35                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         2758                       # number of overall misses
system.l22.overall_misses::total                 2793                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     35780759                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   1414640597                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     1450421356                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     35780759                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   1414640597                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      1450421356                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     35780759                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   1414640597                       # number of overall miss cycles
system.l22.overall_miss_latency::total     1450421356                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           36                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         7808                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               7844                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         2160                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             2160                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data            9                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total                9                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           36                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         7817                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                7853                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           36                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         7817                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               7853                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.972222                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.353227                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.356068                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.972222                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.352821                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.355660                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.972222                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.352821                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.355660                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 1022307.400000                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 512922.624003                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 519305.891873                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 1022307.400000                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 512922.624003                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 519305.891873                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 1022307.400000                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 512922.624003                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 519305.891873                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 617                       # number of writebacks
system.l22.writebacks::total                      617                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           35                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         2758                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            2793                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           35                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         2758                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             2793                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           35                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         2758                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            2793                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     33267759                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   1216616197                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   1249883956                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     33267759                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   1216616197                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   1249883956                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     33267759                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   1216616197                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   1249883956                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.353227                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.356068                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.972222                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.352821                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.355660                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.972222                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.352821                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.355660                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 950507.400000                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 441122.624003                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 447505.891873                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 950507.400000                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 441122.624003                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 447505.891873                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 950507.400000                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 441122.624003                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 447505.891873                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                           728                       # number of replacements
system.l23.tagsinuse                      4095.533111                       # Cycle average of tags in use
system.l23.total_refs                          253937                       # Total number of references to valid blocks.
system.l23.sampled_refs                          4821                       # Sample count of references to valid blocks.
system.l23.avg_refs                         52.673097                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks          122.533111                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    30.964956                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   344.407627                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          3597.627417                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.029915                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.007560                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.084084                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.878327                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999886                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            2                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data         3073                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   3075                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            1002                       # number of Writeback hits
system.l23.Writeback_hits::total                 1002                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data           15                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                   15                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            2                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data         3088                       # number of demand (read+write) hits
system.l23.demand_hits::total                    3090                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            2                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data         3088                       # number of overall hits
system.l23.overall_hits::total                   3090                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           37                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data          691                       # number of ReadReq misses
system.l23.ReadReq_misses::total                  728                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           37                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data          691                       # number of demand (read+write) misses
system.l23.demand_misses::total                   728                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           37                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data          691                       # number of overall misses
system.l23.overall_misses::total                  728                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     45210926                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    317004557                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      362215483                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     45210926                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    317004557                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       362215483                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     45210926                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    317004557                       # number of overall miss cycles
system.l23.overall_miss_latency::total      362215483                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           39                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         3764                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               3803                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         1002                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             1002                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data           15                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total               15                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           39                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         3779                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                3818                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           39                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         3779                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               3818                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.948718                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.183581                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.191428                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.948718                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.182853                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.190676                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.948718                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.182853                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.190676                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 1221916.918919                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 458762.021708                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 497548.740385                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 1221916.918919                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 458762.021708                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 497548.740385                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 1221916.918919                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 458762.021708                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 497548.740385                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                 434                       # number of writebacks
system.l23.writebacks::total                      434                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           37                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data          691                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total             728                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           37                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data          691                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total              728                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           37                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data          691                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total             728                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     42552766                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    267357627                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    309910393                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     42552766                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    267357627                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    309910393                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     42552766                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    267357627                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    309910393                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.948718                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.183581                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.191428                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.948718                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.182853                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.190676                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.948718                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.182853                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.190676                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 1150074.756757                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 386914.076700                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 425701.089286                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 1150074.756757                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 386914.076700                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 425701.089286                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 1150074.756757                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 386914.076700                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 425701.089286                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                           883                       # number of replacements
system.l24.tagsinuse                      4095.404625                       # Cycle average of tags in use
system.l24.total_refs                          266228                       # Total number of references to valid blocks.
system.l24.sampled_refs                          4979                       # Sample count of references to valid blocks.
system.l24.avg_refs                         53.470175                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks           78.362900                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst    31.502093                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data   386.830002                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          3598.709629                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.019132                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.007691                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.094441                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.878591                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999855                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.inst            2                       # number of ReadReq hits
system.l24.ReadReq_hits::switch_cpus4.data         3203                       # number of ReadReq hits
system.l24.ReadReq_hits::total                   3205                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks             987                       # number of Writeback hits
system.l24.Writeback_hits::total                  987                       # number of Writeback hits
system.l24.ReadExReq_hits::switch_cpus4.data           15                       # number of ReadExReq hits
system.l24.ReadExReq_hits::total                   15                       # number of ReadExReq hits
system.l24.demand_hits::switch_cpus4.inst            2                       # number of demand (read+write) hits
system.l24.demand_hits::switch_cpus4.data         3218                       # number of demand (read+write) hits
system.l24.demand_hits::total                    3220                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.inst            2                       # number of overall hits
system.l24.overall_hits::switch_cpus4.data         3218                       # number of overall hits
system.l24.overall_hits::total                   3220                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           39                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data          845                       # number of ReadReq misses
system.l24.ReadReq_misses::total                  884                       # number of ReadReq misses
system.l24.demand_misses::switch_cpus4.inst           39                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data          845                       # number of demand (read+write) misses
system.l24.demand_misses::total                   884                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           39                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data          845                       # number of overall misses
system.l24.overall_misses::total                  884                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst     34648912                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data    378181689                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total      412830601                       # number of ReadReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst     34648912                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data    378181689                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total       412830601                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst     34648912                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data    378181689                       # number of overall miss cycles
system.l24.overall_miss_latency::total      412830601                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           41                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data         4048                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total               4089                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks          987                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total              987                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data           15                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total               15                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           41                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data         4063                       # number of demand (read+write) accesses
system.l24.demand_accesses::total                4104                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           41                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data         4063                       # number of overall (read+write) accesses
system.l24.overall_accesses::total               4104                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst     0.951220                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.208745                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.216190                       # miss rate for ReadReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst     0.951220                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.207974                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.215400                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst     0.951220                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.207974                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.215400                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 888433.641026                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 447552.294675                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 467002.942308                       # average ReadReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 888433.641026                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 447552.294675                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 467002.942308                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 888433.641026                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 447552.294675                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 467002.942308                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                 478                       # number of writebacks
system.l24.writebacks::total                      478                       # number of writebacks
system.l24.ReadReq_mshr_hits::switch_cpus4.data            1                       # number of ReadReq MSHR hits
system.l24.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l24.demand_mshr_hits::switch_cpus4.data            1                       # number of demand (read+write) MSHR hits
system.l24.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l24.overall_mshr_hits::switch_cpus4.data            1                       # number of overall MSHR hits
system.l24.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           39                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data          844                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total             883                       # number of ReadReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           39                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data          844                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total              883                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           39                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data          844                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total             883                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst     31848712                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data    316761163                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total    348609875                       # number of ReadReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst     31848712                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data    316761163                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total    348609875                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst     31848712                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data    316761163                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total    348609875                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.951220                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.208498                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.215945                       # mshr miss rate for ReadReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst     0.951220                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.207728                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.215156                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst     0.951220                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.207728                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.215156                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 816633.641026                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 375309.434834                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 394801.670442                       # average ReadReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 816633.641026                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 375309.434834                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 394801.670442                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 816633.641026                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 375309.434834                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 394801.670442                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                          2405                       # number of replacements
system.l25.tagsinuse                      4095.544954                       # Cycle average of tags in use
system.l25.total_refs                          324711                       # Total number of references to valid blocks.
system.l25.sampled_refs                          6501                       # Sample count of references to valid blocks.
system.l25.avg_refs                         49.947854                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks           36.982214                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst    28.084648                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data   919.387797                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          3111.090295                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.009029                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.006857                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.224460                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.759544                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999889                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data         4554                       # number of ReadReq hits
system.l25.ReadReq_hits::total                   4555                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks            1433                       # number of Writeback hits
system.l25.Writeback_hits::total                 1433                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data           14                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                   14                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data         4568                       # number of demand (read+write) hits
system.l25.demand_hits::total                    4569                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data         4568                       # number of overall hits
system.l25.overall_hits::total                   4569                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           36                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data         2368                       # number of ReadReq misses
system.l25.ReadReq_misses::total                 2404                       # number of ReadReq misses
system.l25.ReadExReq_misses::switch_cpus5.data            1                       # number of ReadExReq misses
system.l25.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l25.demand_misses::switch_cpus5.inst           36                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data         2369                       # number of demand (read+write) misses
system.l25.demand_misses::total                  2405                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           36                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data         2369                       # number of overall misses
system.l25.overall_misses::total                 2405                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     28167321                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data   1202954468                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total     1231121789                       # number of ReadReq miss cycles
system.l25.ReadExReq_miss_latency::switch_cpus5.data       826177                       # number of ReadExReq miss cycles
system.l25.ReadExReq_miss_latency::total       826177                       # number of ReadExReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     28167321                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data   1203780645                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total      1231947966                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     28167321                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data   1203780645                       # number of overall miss cycles
system.l25.overall_miss_latency::total     1231947966                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           37                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data         6922                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total               6959                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks         1433                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total             1433                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data           15                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total               15                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           37                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data         6937                       # number of demand (read+write) accesses
system.l25.demand_accesses::total                6974                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           37                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data         6937                       # number of overall (read+write) accesses
system.l25.overall_accesses::total               6974                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.972973                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.342098                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.345452                       # miss rate for ReadReq accesses
system.l25.ReadExReq_miss_rate::switch_cpus5.data     0.066667                       # miss rate for ReadExReq accesses
system.l25.ReadExReq_miss_rate::total        0.066667                       # miss rate for ReadExReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.972973                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.341502                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.344852                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.972973                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.341502                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.344852                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 782425.583333                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 508004.420608                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 512113.888935                       # average ReadReq miss latency
system.l25.ReadExReq_avg_miss_latency::switch_cpus5.data       826177                       # average ReadExReq miss latency
system.l25.ReadExReq_avg_miss_latency::total       826177                       # average ReadExReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 782425.583333                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 508138.727311                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 512244.476507                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 782425.583333                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 508138.727311                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 512244.476507                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                 513                       # number of writebacks
system.l25.writebacks::total                      513                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           36                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data         2368                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total            2404                       # number of ReadReq MSHR misses
system.l25.ReadExReq_mshr_misses::switch_cpus5.data            1                       # number of ReadExReq MSHR misses
system.l25.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           36                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data         2369                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total             2405                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           36                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data         2369                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total            2405                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     25582521                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data   1032906370                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total   1058488891                       # number of ReadReq MSHR miss cycles
system.l25.ReadExReq_mshr_miss_latency::switch_cpus5.data       754377                       # number of ReadExReq MSHR miss cycles
system.l25.ReadExReq_mshr_miss_latency::total       754377                       # number of ReadExReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     25582521                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data   1033660747                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total   1059243268                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     25582521                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data   1033660747                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total   1059243268                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.342098                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.345452                       # mshr miss rate for ReadReq accesses
system.l25.ReadExReq_mshr_miss_rate::switch_cpus5.data     0.066667                       # mshr miss rate for ReadExReq accesses
system.l25.ReadExReq_mshr_miss_rate::total     0.066667                       # mshr miss rate for ReadExReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.972973                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.341502                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.344852                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.972973                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.341502                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.344852                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 710625.583333                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 436193.568412                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 440303.199251                       # average ReadReq mshr miss latency
system.l25.ReadExReq_avg_mshr_miss_latency::switch_cpus5.data       754377                       # average ReadExReq mshr miss latency
system.l25.ReadExReq_avg_mshr_miss_latency::total       754377                       # average ReadExReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 710625.583333                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 436327.879696                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 440433.791268                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 710625.583333                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 436327.879696                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 440433.791268                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                          1409                       # number of replacements
system.l26.tagsinuse                      4095.387803                       # Cycle average of tags in use
system.l26.total_refs                          347354                       # Total number of references to valid blocks.
system.l26.sampled_refs                          5504                       # Sample count of references to valid blocks.
system.l26.avg_refs                         63.109375                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks          147.209569                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst    27.656269                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data   703.349428                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          3217.172538                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.035940                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.006752                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.171716                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.785443                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999851                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l26.ReadReq_hits::switch_cpus6.data         4115                       # number of ReadReq hits
system.l26.ReadReq_hits::total                   4116                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks            2359                       # number of Writeback hits
system.l26.Writeback_hits::total                 2359                       # number of Writeback hits
system.l26.ReadExReq_hits::switch_cpus6.data           15                       # number of ReadExReq hits
system.l26.ReadExReq_hits::total                   15                       # number of ReadExReq hits
system.l26.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l26.demand_hits::switch_cpus6.data         4130                       # number of demand (read+write) hits
system.l26.demand_hits::total                    4131                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l26.overall_hits::switch_cpus6.data         4130                       # number of overall hits
system.l26.overall_hits::total                   4131                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           34                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data         1371                       # number of ReadReq misses
system.l26.ReadReq_misses::total                 1405                       # number of ReadReq misses
system.l26.ReadExReq_misses::switch_cpus6.data            3                       # number of ReadExReq misses
system.l26.ReadExReq_misses::total                  3                       # number of ReadExReq misses
system.l26.demand_misses::switch_cpus6.inst           34                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data         1374                       # number of demand (read+write) misses
system.l26.demand_misses::total                  1408                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           34                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data         1374                       # number of overall misses
system.l26.overall_misses::total                 1408                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst     29395217                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data    695734637                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total      725129854                       # number of ReadReq miss cycles
system.l26.ReadExReq_miss_latency::switch_cpus6.data      1842088                       # number of ReadExReq miss cycles
system.l26.ReadExReq_miss_latency::total      1842088                       # number of ReadExReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst     29395217                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data    697576725                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total       726971942                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst     29395217                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data    697576725                       # number of overall miss cycles
system.l26.overall_miss_latency::total      726971942                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           35                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data         5486                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total               5521                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks         2359                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total             2359                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data           18                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total               18                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           35                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data         5504                       # number of demand (read+write) accesses
system.l26.demand_accesses::total                5539                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           35                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data         5504                       # number of overall (read+write) accesses
system.l26.overall_accesses::total               5539                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst     0.971429                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.249909                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.254483                       # miss rate for ReadReq accesses
system.l26.ReadExReq_miss_rate::switch_cpus6.data     0.166667                       # miss rate for ReadExReq accesses
system.l26.ReadExReq_miss_rate::total        0.166667                       # miss rate for ReadExReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst     0.971429                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.249637                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.254198                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst     0.971429                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.249637                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.254198                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 864565.205882                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 507465.088986                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 516106.657651                       # average ReadReq miss latency
system.l26.ReadExReq_avg_miss_latency::switch_cpus6.data 614029.333333                       # average ReadExReq miss latency
system.l26.ReadExReq_avg_miss_latency::total 614029.333333                       # average ReadExReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 864565.205882                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 507697.762009                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 516315.299716                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 864565.205882                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 507697.762009                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 516315.299716                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                 893                       # number of writebacks
system.l26.writebacks::total                      893                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           34                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data         1371                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total            1405                       # number of ReadReq MSHR misses
system.l26.ReadExReq_mshr_misses::switch_cpus6.data            3                       # number of ReadExReq MSHR misses
system.l26.ReadExReq_mshr_misses::total             3                       # number of ReadExReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           34                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data         1374                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total             1408                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           34                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data         1374                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total            1408                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst     26951631                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data    597201746                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total    624153377                       # number of ReadReq MSHR miss cycles
system.l26.ReadExReq_mshr_miss_latency::switch_cpus6.data      1626056                       # number of ReadExReq MSHR miss cycles
system.l26.ReadExReq_mshr_miss_latency::total      1626056                       # number of ReadExReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst     26951631                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data    598827802                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total    625779433                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst     26951631                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data    598827802                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total    625779433                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.249909                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.254483                       # mshr miss rate for ReadReq accesses
system.l26.ReadExReq_mshr_miss_rate::switch_cpus6.data     0.166667                       # mshr miss rate for ReadExReq accesses
system.l26.ReadExReq_mshr_miss_rate::total     0.166667                       # mshr miss rate for ReadExReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst     0.971429                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.249637                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.254198                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst     0.971429                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.249637                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.254198                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 792695.029412                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 435595.730124                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 444237.279004                       # average ReadReq mshr miss latency
system.l26.ReadExReq_avg_mshr_miss_latency::switch_cpus6.data 542018.666667                       # average ReadExReq mshr miss latency
system.l26.ReadExReq_avg_mshr_miss_latency::total 542018.666667                       # average ReadExReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 792695.029412                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 435828.094614                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 444445.620028                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 792695.029412                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 435828.094614                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 444445.620028                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                          2782                       # number of replacements
system.l27.tagsinuse                      4095.875220                       # Cycle average of tags in use
system.l27.total_refs                          326383                       # Total number of references to valid blocks.
system.l27.sampled_refs                          6878                       # Sample count of references to valid blocks.
system.l27.avg_refs                         47.453184                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks           11.456545                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    28.929589                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data  1312.965059                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          2742.524027                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.002797                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.007063                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.320548                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.669562                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999970                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l27.ReadReq_hits::switch_cpus7.data         5057                       # number of ReadReq hits
system.l27.ReadReq_hits::total                   5058                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks            2162                       # number of Writeback hits
system.l27.Writeback_hits::total                 2162                       # number of Writeback hits
system.l27.ReadExReq_hits::switch_cpus7.data            9                       # number of ReadExReq hits
system.l27.ReadExReq_hits::total                    9                       # number of ReadExReq hits
system.l27.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l27.demand_hits::switch_cpus7.data         5066                       # number of demand (read+write) hits
system.l27.demand_hits::total                    5067                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l27.overall_hits::switch_cpus7.data         5066                       # number of overall hits
system.l27.overall_hits::total                   5067                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           36                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data         2746                       # number of ReadReq misses
system.l27.ReadReq_misses::total                 2782                       # number of ReadReq misses
system.l27.demand_misses::switch_cpus7.inst           36                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data         2746                       # number of demand (read+write) misses
system.l27.demand_misses::total                  2782                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           36                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data         2746                       # number of overall misses
system.l27.overall_misses::total                 2782                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst     29126187                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data   1418661462                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total     1447787649                       # number of ReadReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst     29126187                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data   1418661462                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total      1447787649                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst     29126187                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data   1418661462                       # number of overall miss cycles
system.l27.overall_miss_latency::total     1447787649                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           37                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data         7803                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total               7840                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks         2162                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total             2162                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data            9                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total                9                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           37                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data         7812                       # number of demand (read+write) accesses
system.l27.demand_accesses::total                7849                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           37                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data         7812                       # number of overall (read+write) accesses
system.l27.overall_accesses::total               7849                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst     0.972973                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.351916                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.354847                       # miss rate for ReadReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst     0.972973                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.351510                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.354440                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst     0.972973                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.351510                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.354440                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 809060.750000                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 516628.354698                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 520412.526600                       # average ReadReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 809060.750000                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 516628.354698                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 520412.526600                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 809060.750000                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 516628.354698                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 520412.526600                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                 612                       # number of writebacks
system.l27.writebacks::total                      612                       # number of writebacks
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           36                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data         2746                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total            2782                       # number of ReadReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           36                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data         2746                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total             2782                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           36                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data         2746                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total            2782                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst     26541142                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data   1221420599                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total   1247961741                       # number of ReadReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst     26541142                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data   1221420599                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total   1247961741                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst     26541142                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data   1221420599                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total   1247961741                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.351916                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.354847                       # mshr miss rate for ReadReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst     0.972973                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.351510                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.354440                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst     0.972973                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.351510                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.354440                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 737253.944444                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 444799.926803                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 448584.378505                       # average ReadReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 737253.944444                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 444799.926803                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 448584.378505                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 737253.944444                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 444799.926803                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 448584.378505                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               506.147757                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001230023                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   513                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1951715.444444                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    31.147757                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          475                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.049916                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.761218                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.811134                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1221927                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1221927                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1221927                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1221927                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1221927                       # number of overall hits
system.cpu0.icache.overall_hits::total        1221927                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           49                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           49                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           49                       # number of overall misses
system.cpu0.icache.overall_misses::total           49                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     43469513                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     43469513                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     43469513                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     43469513                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     43469513                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     43469513                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1221976                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1221976                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1221976                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1221976                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1221976                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1221976                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000040                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000040                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000040                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000040                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000040                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000040                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 887132.918367                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 887132.918367                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 887132.918367                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 887132.918367                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 887132.918367                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 887132.918367                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           11                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           11                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           38                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           38                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           38                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     34991177                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     34991177                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     34991177                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     34991177                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     34991177                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     34991177                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 920820.447368                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 920820.447368                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 920820.447368                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 920820.447368                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 920820.447368                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 920820.447368                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  4048                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               152642937                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  4304                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              35465.366403                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   220.963358                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    35.036642                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.863138                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.136862                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       839337                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         839337                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       705704                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        705704                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1806                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1806                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1697                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1697                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1545041                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1545041                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1545041                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1545041                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        12926                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        12926                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           86                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           86                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        13012                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         13012                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        13012                       # number of overall misses
system.cpu0.dcache.overall_misses::total        13012                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   2375488364                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2375488364                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      7010526                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      7010526                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   2382498890                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   2382498890                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   2382498890                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   2382498890                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       852263                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       852263                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       705790                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       705790                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1806                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1806                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1697                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1697                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1558053                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1558053                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1558053                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1558053                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.015167                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.015167                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000122                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000122                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008351                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008351                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008351                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008351                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 183775.983599                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 183775.983599                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 81517.744186                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 81517.744186                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 183100.129880                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 183100.129880                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 183100.129880                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 183100.129880                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          985                       # number of writebacks
system.cpu0.dcache.writebacks::total              985                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         8893                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         8893                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           71                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           71                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         8964                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         8964                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         8964                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         8964                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         4033                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         4033                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           15                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         4048                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         4048                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         4048                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         4048                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    604649464                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    604649464                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       971994                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       971994                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    605621458                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    605621458                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    605621458                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    605621458                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004732                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004732                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002598                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002598                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002598                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002598                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 149925.480784                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 149925.480784                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 64799.600000                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 64799.600000                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 149610.043972                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 149610.043972                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 149610.043972                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 149610.043972                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     1                       # number of replacements
system.cpu1.icache.tagsinuse               550.690571                       # Cycle average of tags in use
system.cpu1.icache.total_refs               921347354                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   556                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1657099.557554                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    24.520531                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   526.170041                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.039296                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.843221                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.882517                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1202322                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1202322                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1202322                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1202322                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1202322                       # number of overall hits
system.cpu1.icache.overall_hits::total        1202322                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           39                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           39                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           39                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            39                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           39                       # number of overall misses
system.cpu1.icache.overall_misses::total           39                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     22722937                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     22722937                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     22722937                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     22722937                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     22722937                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     22722937                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1202361                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1202361                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1202361                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1202361                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1202361                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1202361                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000032                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000032                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000032                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000032                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000032                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000032                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 582639.410256                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 582639.410256                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 582639.410256                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 582639.410256                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 582639.410256                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 582639.410256                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           10                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           10                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           10                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           29                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           29                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           29                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     19231468                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     19231468                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     19231468                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     19231468                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     19231468                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     19231468                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000024                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000024                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000024                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000024                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 663154.068966                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 663154.068966                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 663154.068966                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 663154.068966                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 663154.068966                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 663154.068966                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5429                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               205470240                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5685                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              36142.522427                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   193.516854                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    62.483146                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.755925                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.244075                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1781036                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1781036                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       329836                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        329836                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          776                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          776                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          772                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          772                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      2110872                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2110872                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      2110872                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2110872                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        18578                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        18578                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           26                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           26                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        18604                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         18604                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        18604                       # number of overall misses
system.cpu1.dcache.overall_misses::total        18604                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   4180821220                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4180821220                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      2228477                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      2228477                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   4183049697                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4183049697                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   4183049697                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4183049697                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1799614                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1799614                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       329862                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       329862                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          776                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          776                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          772                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          772                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      2129476                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2129476                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      2129476                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2129476                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.010323                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.010323                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000079                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000079                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008736                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008736                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008736                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008736                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 225041.512542                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 225041.512542                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 85710.653846                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 85710.653846                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 224846.790851                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 224846.790851                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 224846.790851                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 224846.790851                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          690                       # number of writebacks
system.cpu1.dcache.writebacks::total              690                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        13154                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        13154                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           20                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           20                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        13174                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        13174                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        13174                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        13174                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5424                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5424                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            6                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5430                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5430                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5430                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5430                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    898059499                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    898059499                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       385380                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       385380                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    898444879                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    898444879                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    898444879                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    898444879                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003014                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003014                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002550                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002550                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002550                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002550                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 165571.441556                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 165571.441556                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data        64230                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total        64230                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 165459.462063                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 165459.462063                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 165459.462063                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 165459.462063                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     2                       # number of replacements
system.cpu2.icache.tagsinuse               572.348223                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1032113781                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   579                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1782579.932642                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    31.222907                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst   541.125316                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.050037                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.867188                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.917225                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1157016                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1157016                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1157016                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1157016                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1157016                       # number of overall hits
system.cpu2.icache.overall_hits::total        1157016                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           54                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           54                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           54                       # number of overall misses
system.cpu2.icache.overall_misses::total           54                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     52267316                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     52267316                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     52267316                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     52267316                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     52267316                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     52267316                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1157070                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1157070                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1157070                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1157070                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1157070                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1157070                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000047                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000047                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000047                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000047                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000047                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000047                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 967913.259259                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 967913.259259                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 967913.259259                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 967913.259259                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 967913.259259                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 967913.259259                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs        53782                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs        26891                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           18                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           18                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           18                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           36                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           36                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           36                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     36180924                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     36180924                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     36180924                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     36180924                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     36180924                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     36180924                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 1005025.666667                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 1005025.666667                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 1005025.666667                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 1005025.666667                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 1005025.666667                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 1005025.666667                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  7817                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               406817338                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  8073                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              50392.337173                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   110.972744                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data   145.027256                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.433487                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.566513                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      3022306                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        3022306                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      1654933                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1654933                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data          813                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          813                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data          810                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          810                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      4677239                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         4677239                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      4677239                       # number of overall hits
system.cpu2.dcache.overall_hits::total        4677239                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        28244                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        28244                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           30                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           30                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        28274                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         28274                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        28274                       # number of overall misses
system.cpu2.dcache.overall_misses::total        28274                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   6937867728                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   6937867728                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      2288139                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      2288139                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   6940155867                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   6940155867                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   6940155867                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   6940155867                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      3050550                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      3050550                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      1654963                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1654963                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data          813                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          813                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data          810                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          810                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      4705513                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      4705513                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      4705513                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      4705513                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009259                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009259                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000018                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000018                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.006009                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.006009                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.006009                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.006009                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 245640.409574                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 245640.409574                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 76271.300000                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 76271.300000                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 245460.701245                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 245460.701245                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 245460.701245                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 245460.701245                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         2160                       # number of writebacks
system.cpu2.dcache.writebacks::total             2160                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        20436                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        20436                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           21                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           21                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        20457                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        20457                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        20457                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        20457                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         7808                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         7808                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            9                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         7817                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         7817                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         7817                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         7817                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   1783985964                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1783985964                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       582168                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       582168                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   1784568132                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1784568132                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   1784568132                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1784568132                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.002560                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002560                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001661                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001661                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001661                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001661                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 228481.808914                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 228481.808914                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 64685.333333                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 64685.333333                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 228293.223999                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 228293.223999                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 228293.223999                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 228293.223999                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               487.782286                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1004333357                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   494                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2033063.475709                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    32.782286                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          455                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.052536                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.729167                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.781702                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1233917                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1233917                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1233917                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1233917                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1233917                       # number of overall hits
system.cpu3.icache.overall_hits::total        1233917                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           54                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           54                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           54                       # number of overall misses
system.cpu3.icache.overall_misses::total           54                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     70316505                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     70316505                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     70316505                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     70316505                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     70316505                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     70316505                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1233971                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1233971                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1233971                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1233971                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1233971                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1233971                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000044                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000044                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000044                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000044                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000044                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000044                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 1302157.500000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 1302157.500000                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 1302157.500000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 1302157.500000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 1302157.500000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 1302157.500000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs        41197                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs        41197                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           15                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           15                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           15                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           39                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           39                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           39                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     45648690                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     45648690                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     45648690                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     45648690                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     45648690                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     45648690                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000032                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000032                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000032                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000032                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 1170479.230769                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 1170479.230769                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 1170479.230769                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 1170479.230769                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 1170479.230769                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 1170479.230769                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  3779                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               148950280                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  4035                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              36914.567534                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   219.454305                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    36.545695                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.857243                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.142757                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       981718                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         981718                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       728762                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        728762                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1946                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1946                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1773                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1773                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1710480                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1710480                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1710480                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1710480                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         9610                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         9610                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data           70                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           70                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         9680                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          9680                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         9680                       # number of overall misses
system.cpu3.dcache.overall_misses::total         9680                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   1356239235                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   1356239235                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      5707360                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      5707360                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   1361946595                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   1361946595                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   1361946595                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   1361946595                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       991328                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       991328                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       728832                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       728832                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1946                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1946                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1773                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1773                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1720160                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1720160                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1720160                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1720160                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.009694                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.009694                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000096                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000096                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.005627                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005627                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.005627                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005627                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 141127.912071                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 141127.912071                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 81533.714286                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 81533.714286                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 140696.962293                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 140696.962293                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 140696.962293                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 140696.962293                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1002                       # number of writebacks
system.cpu3.dcache.writebacks::total             1002                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         5846                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         5846                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           55                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           55                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         5901                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         5901                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         5901                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         5901                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         3764                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         3764                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           15                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         3779                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         3779                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         3779                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         3779                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    522955199                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    522955199                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1063114                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1063114                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    524018313                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    524018313                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    524018313                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    524018313                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003797                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003797                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002197                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002197                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002197                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002197                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 138936.025239                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 138936.025239                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 70874.266667                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 70874.266667                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 138665.867425                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 138665.867425                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 138665.867425                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 138665.867425                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               508.140064                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1001230977                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1940370.110465                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    33.140064                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          475                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.053109                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.761218                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.814327                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst      1222881                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        1222881                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst      1222881                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         1222881                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst      1222881                       # number of overall hits
system.cpu4.icache.overall_hits::total        1222881                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           52                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           52                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           52                       # number of overall misses
system.cpu4.icache.overall_misses::total           52                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     44850534                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     44850534                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     44850534                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     44850534                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     44850534                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     44850534                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst      1222933                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      1222933                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst      1222933                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      1222933                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst      1222933                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      1222933                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000043                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000043                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000043                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000043                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000043                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000043                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 862510.269231                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 862510.269231                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 862510.269231                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 862510.269231                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 862510.269231                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 862510.269231                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           11                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           11                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           11                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           41                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           41                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           41                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst     35123901                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     35123901                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst     35123901                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     35123901                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst     35123901                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     35123901                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000034                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000034                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000034                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000034                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 856680.512195                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 856680.512195                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 856680.512195                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 856680.512195                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 856680.512195                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 856680.512195                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                  4063                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               152645157                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  4319                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              35342.708266                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   221.000237                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    34.999763                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.863282                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.136718                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data       840754                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         840754                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data       706488                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        706488                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         1822                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         1822                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         1700                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         1700                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data      1547242                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         1547242                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data      1547242                       # number of overall hits
system.cpu4.dcache.overall_hits::total        1547242                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data        12929                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        12929                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data           86                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           86                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data        13015                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         13015                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data        13015                       # number of overall misses
system.cpu4.dcache.overall_misses::total        13015                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data   2341804976                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   2341804976                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data      7155069                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      7155069                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data   2348960045                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   2348960045                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data   2348960045                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   2348960045                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data       853683                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       853683                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data       706574                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       706574                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         1822                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         1822                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         1700                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         1700                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data      1560257                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      1560257                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data      1560257                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      1560257                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.015145                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.015145                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000122                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000122                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.008342                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.008342                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.008342                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.008342                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 181128.082296                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 181128.082296                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 83198.476744                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 83198.476744                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 180480.986938                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 180480.986938                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 180480.986938                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 180480.986938                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          987                       # number of writebacks
system.cpu4.dcache.writebacks::total              987                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data         8881                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total         8881                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data           71                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           71                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data         8952                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total         8952                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data         8952                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total         8952                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data         4048                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total         4048                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data           15                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data         4063                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total         4063                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data         4063                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total         4063                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data    593780487                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    593780487                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data       971387                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total       971387                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data    594751874                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    594751874                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data    594751874                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    594751874                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.004742                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.004742                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002604                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002604                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002604                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002604                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 146684.902915                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 146684.902915                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 64759.133333                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 64759.133333                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 146382.444991                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 146382.444991                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 146382.444991                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 146382.444991                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               521.405470                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1006954357                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   527                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1910729.330171                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    31.405470                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          490                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.050329                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.785256                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.835586                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst      1179032                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        1179032                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst      1179032                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         1179032                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst      1179032                       # number of overall hits
system.cpu5.icache.overall_hits::total        1179032                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           55                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           55                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           55                       # number of overall misses
system.cpu5.icache.overall_misses::total           55                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     44312854                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     44312854                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     44312854                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     44312854                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     44312854                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     44312854                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst      1179087                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      1179087                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst      1179087                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      1179087                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst      1179087                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      1179087                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000047                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000047                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000047                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000047                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000047                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000047                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 805688.254545                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 805688.254545                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 805688.254545                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 805688.254545                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 805688.254545                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 805688.254545                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           18                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           18                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           18                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           37                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           37                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           37                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     28554806                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     28554806                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     28554806                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     28554806                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     28554806                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     28554806                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 771751.513514                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 771751.513514                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 771751.513514                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 771751.513514                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 771751.513514                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 771751.513514                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                  6937                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               167356541                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  7193                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              23266.584318                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   226.990690                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    29.009310                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.886682                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.113318                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data       815972                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         815972                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data       674903                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        674903                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data         1860                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         1860                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data         1574                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         1574                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data      1490875                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         1490875                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data      1490875                       # number of overall hits
system.cpu5.dcache.overall_hits::total        1490875                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data        17956                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        17956                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           85                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           85                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data        18041                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         18041                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data        18041                       # number of overall misses
system.cpu5.dcache.overall_misses::total        18041                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data   4158622457                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   4158622457                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data     13703125                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total     13703125                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data   4172325582                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   4172325582                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data   4172325582                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   4172325582                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data       833928                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       833928                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data       674988                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       674988                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data         1860                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         1860                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data         1574                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         1574                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data      1508916                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      1508916                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data      1508916                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      1508916                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.021532                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.021532                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000126                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000126                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.011956                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.011956                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.011956                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.011956                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 231600.716028                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 231600.716028                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 161213.235294                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 161213.235294                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 231269.086082                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 231269.086082                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 231269.086082                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 231269.086082                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         1433                       # number of writebacks
system.cpu5.dcache.writebacks::total             1433                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data        11034                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total        11034                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data           70                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           70                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data        11104                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total        11104                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data        11104                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total        11104                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data         6922                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         6922                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           15                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data         6937                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         6937                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data         6937                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         6937                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data   1522312089                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   1522312089                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data      1737021                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total      1737021                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data   1524049110                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   1524049110                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data   1524049110                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   1524049110                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.008300                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.008300                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.004597                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.004597                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.004597                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.004597                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 219923.734325                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 219923.734325                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 115801.400000                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 115801.400000                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 219698.588727                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 219698.588727                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 219698.588727                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 219698.588727                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               510.794814                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1002502802                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1939076.986460                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    28.794814                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          482                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.046146                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.772436                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.818581                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst      1178651                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        1178651                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst      1178651                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         1178651                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst      1178651                       # number of overall hits
system.cpu6.icache.overall_hits::total        1178651                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           50                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           50                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           50                       # number of overall misses
system.cpu6.icache.overall_misses::total           50                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     44248379                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     44248379                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     44248379                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     44248379                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     44248379                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     44248379                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst      1178701                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      1178701                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst      1178701                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      1178701                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst      1178701                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      1178701                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000042                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000042                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000042                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000042                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000042                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000042                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 884967.580000                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 884967.580000                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 884967.580000                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 884967.580000                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 884967.580000                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 884967.580000                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           15                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           15                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           15                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           35                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           35                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           35                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     29745339                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     29745339                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     29745339                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     29745339                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     29745339                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     29745339                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 849866.828571                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 849866.828571                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 849866.828571                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 849866.828571                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 849866.828571                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 849866.828571                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                  5504                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               158522996                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  5760                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              27521.353472                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   226.701197                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    29.298803                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.885552                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.114448                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data       831444                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         831444                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data       700256                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        700256                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         1647                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         1647                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         1609                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         1609                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data      1531700                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         1531700                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data      1531700                       # number of overall hits
system.cpu6.dcache.overall_hits::total        1531700                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data        18843                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        18843                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          667                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          667                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        19510                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         19510                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        19510                       # number of overall misses
system.cpu6.dcache.overall_misses::total        19510                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data   4490742929                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total   4490742929                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data    276790166                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total    276790166                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data   4767533095                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total   4767533095                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data   4767533095                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total   4767533095                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data       850287                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total       850287                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data       700923                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       700923                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         1647                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         1647                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         1609                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         1609                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data      1551210                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      1551210                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data      1551210                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      1551210                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.022161                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.022161                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000952                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000952                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.012577                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.012577                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.012577                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.012577                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 238324.201507                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 238324.201507                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 414977.760120                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 414977.760120                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 244363.562019                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 244363.562019                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 244363.562019                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 244363.562019                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets      1433601                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets             10                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets 143360.100000                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         2359                       # number of writebacks
system.cpu6.dcache.writebacks::total             2359                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data        13357                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total        13357                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data          649                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total          649                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data        14006                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total        14006                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data        14006                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total        14006                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data         5486                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         5486                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data           18                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data         5504                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         5504                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data         5504                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         5504                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data    977327426                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    977327426                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data      2843879                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total      2843879                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data    980171305                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    980171305                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data    980171305                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    980171305                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.006452                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.006452                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000026                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.003548                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.003548                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.003548                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.003548                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 178149.366752                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 178149.366752                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 157993.277778                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 157993.277778                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 178083.449310                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 178083.449310                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 178083.449310                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 178083.449310                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     2                       # number of replacements
system.cpu7.icache.tagsinuse               572.687212                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1032113756                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   580                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1779506.475862                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    31.562338                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst   541.124875                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.050581                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.867187                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.917768                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst      1156991                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        1156991                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst      1156991                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         1156991                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst      1156991                       # number of overall hits
system.cpu7.icache.overall_hits::total        1156991                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           54                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           54                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           54                       # number of overall misses
system.cpu7.icache.overall_misses::total           54                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     40818482                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     40818482                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     40818482                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     40818482                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     40818482                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     40818482                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst      1157045                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      1157045                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst      1157045                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      1157045                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst      1157045                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      1157045                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000047                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000047                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000047                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000047                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000047                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000047                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 755897.814815                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 755897.814815                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 755897.814815                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 755897.814815                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 755897.814815                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 755897.814815                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           17                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           17                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           17                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           37                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           37                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           37                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst     29564036                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     29564036                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst     29564036                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     29564036                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst     29564036                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     29564036                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000032                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000032                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000032                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000032                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst       799028                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total       799028                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst       799028                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total       799028                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst       799028                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total       799028                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                  7812                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               406815500                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  8068                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              50423.339118                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   110.981438                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data   145.018562                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.433521                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.566479                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data      3021474                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        3021474                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data      1653933                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       1653933                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data          809                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          809                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data          808                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          808                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data      4675407                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         4675407                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data      4675407                       # number of overall hits
system.cpu7.dcache.overall_hits::total        4675407                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data        28150                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        28150                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           30                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           30                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data        28180                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         28180                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data        28180                       # number of overall misses
system.cpu7.dcache.overall_misses::total        28180                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data   6928586144                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total   6928586144                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data      2394328                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      2394328                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data   6930980472                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total   6930980472                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data   6930980472                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total   6930980472                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data      3049624                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      3049624                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data      1653963                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      1653963                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data          809                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          809                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data          808                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          808                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data      4703587                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      4703587                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data      4703587                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      4703587                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.009231                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.009231                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000018                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000018                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.005991                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.005991                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.005991                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.005991                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 246130.946501                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 246130.946501                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 79810.933333                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 79810.933333                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 245953.884741                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 245953.884741                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 245953.884741                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 245953.884741                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         2162                       # number of writebacks
system.cpu7.dcache.writebacks::total             2162                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data        20347                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total        20347                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data           21                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           21                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data        20368                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total        20368                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data        20368                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total        20368                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data         7803                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total         7803                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data            9                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data         7812                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         7812                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data         7812                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         7812                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data   1788107620                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   1788107620                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data       594021                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       594021                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data   1788701641                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   1788701641                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data   1788701641                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   1788701641                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.002559                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.002559                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.001661                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.001661                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.001661                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.001661                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 229156.429578                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 229156.429578                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 66002.333333                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 66002.333333                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 228968.464030                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 228968.464030                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 228968.464030                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 228968.464030                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
