{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1623961423610 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1623961423616 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 17 16:23:43 2021 " "Processing started: Thu Jun 17 16:23:43 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1623961423616 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623961423616 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Practical1 -c Practical1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Practical1 -c Practical1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623961423616 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1623961423987 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1623961423987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "practical1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file practical1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Practical1 " "Found entity 1: Practical1" {  } { { "Practical1.bdf" "" { Schematic "C:/Users/Garett Bowman/Desktop/DL/quartus proj/Practical1/Practical1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623961431056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623961431056 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Practical1 " "Elaborating entity \"Practical1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1623961431106 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "OR4 inst13 " "Primitive \"OR4\" of instance \"inst13\" not used" {  } { { "Practical1.bdf" "" { Schematic "C:/Users/Garett Bowman/Desktop/DL/quartus proj/Practical1/Practical1.bdf" { { 464 200 264 544 "inst13" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1623961431109 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND3 inst14 " "Primitive \"AND3\" of instance \"inst14\" not used" {  } { { "Practical1.bdf" "" { Schematic "C:/Users/Garett Bowman/Desktop/DL/quartus proj/Practical1/Practical1.bdf" { { 408 48 112 456 "inst14" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1623961431109 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND3 inst15 " "Primitive \"AND3\" of instance \"inst15\" not used" {  } { { "Practical1.bdf" "" { Schematic "C:/Users/Garett Bowman/Desktop/DL/quartus proj/Practical1/Practical1.bdf" { { 472 48 112 520 "inst15" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1623961431109 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND3 inst16 " "Primitive \"AND3\" of instance \"inst16\" not used" {  } { { "Practical1.bdf" "" { Schematic "C:/Users/Garett Bowman/Desktop/DL/quartus proj/Practical1/Practical1.bdf" { { 528 48 112 576 "inst16" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1623961431109 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst33 " "Primitive \"NOT\" of instance \"inst33\" not used" {  } { { "Practical1.bdf" "" { Schematic "C:/Users/Garett Bowman/Desktop/DL/quartus proj/Practical1/Practical1.bdf" { { 112 336 384 144 "inst33" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1623961431109 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst66 " "Primitive \"NOT\" of instance \"inst66\" not used" {  } { { "Practical1.bdf" "" { Schematic "C:/Users/Garett Bowman/Desktop/DL/quartus proj/Practical1/Practical1.bdf" { { 136 544 592 168 "inst66" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1623961431109 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst5 inst5~_emulated inst5~1 " "Register \"inst5\" is converted into an equivalent circuit using register \"inst5~_emulated\" and latch \"inst5~1\"" {  } { { "Practical1.bdf" "" { Schematic "C:/Users/Garett Bowman/Desktop/DL/quartus proj/Practical1/Practical1.bdf" { { 352 552 616 432 "inst5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1623961431999 "|Practical1|inst5"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1623961431999 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1623961432049 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1623961432452 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623961432452 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "12 " "Implemented 12 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1623961432482 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1623961432482 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6 " "Implemented 6 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1623961432482 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1623961432482 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4756 " "Peak virtual memory: 4756 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1623961432495 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 17 16:23:52 2021 " "Processing ended: Thu Jun 17 16:23:52 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1623961432495 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1623961432495 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1623961432495 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1623961432495 ""}
