#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Jul 23 01:03:49 2025
# Process ID: 3244
# Current directory: C:/Users/arjun/Desktop/SRIP/project_1/project_1.runs/synth_1
# Command line: vivado.exe -log alu_control_unit.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source alu_control_unit.tcl
# Log file: C:/Users/arjun/Desktop/SRIP/project_1/project_1.runs/synth_1/alu_control_unit.vds
# Journal file: C:/Users/arjun/Desktop/SRIP/project_1/project_1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source alu_control_unit.tcl -notrace
Command: synth_design -top alu_control_unit -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11256 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 603.484 ; gain = 240.484
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'alu_control_unit' [C:/Users/arjun/Desktop/SRIP/project_1/project_1.srcs/sources_1/new/register_file.v:36]
INFO: [Synth 8-6157] synthesizing module 'register_file' [C:/Users/arjun/Desktop/SRIP/project_1/project_1.srcs/sources_1/new/register_file.v:4]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (1#1) [C:/Users/arjun/Desktop/SRIP/project_1/project_1.srcs/sources_1/new/register_file.v:4]
INFO: [Synth 8-6157] synthesizing module 'instr_register_file' [C:/Users/arjun/Desktop/SRIP/project_1/project_1.srcs/sources_1/new/register_file.v:20]
INFO: [Synth 8-6155] done synthesizing module 'instr_register_file' (2#1) [C:/Users/arjun/Desktop/SRIP/project_1/project_1.srcs/sources_1/new/register_file.v:20]
WARNING: [Synth 8-6014] Unused sequential element EXT_reg was removed.  [C:/Users/arjun/Desktop/SRIP/project_1/project_1.srcs/sources_1/new/register_file.v:209]
WARNING: [Synth 8-5788] Register PC_reg in module alu_control_unit is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/arjun/Desktop/SRIP/project_1/project_1.srcs/sources_1/new/register_file.v:207]
INFO: [Synth 8-6155] done synthesizing module 'alu_control_unit' (3#1) [C:/Users/arjun/Desktop/SRIP/project_1/project_1.srcs/sources_1/new/register_file.v:36]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 676.402 ; gain = 313.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 676.402 ; gain = 313.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 676.402 ; gain = 313.402
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'next_ACC_reg' [C:/Users/arjun/Desktop/SRIP/project_1/project_1.srcs/sources_1/new/register_file.v:93]
WARNING: [Synth 8-327] inferring latch for variable 'next_PC_reg' [C:/Users/arjun/Desktop/SRIP/project_1/project_1.srcs/sources_1/new/register_file.v:95]
WARNING: [Synth 8-327] inferring latch for variable 'next_C_B_reg' [C:/Users/arjun/Desktop/SRIP/project_1/project_1.srcs/sources_1/new/register_file.v:96]
WARNING: [Synth 8-327] inferring latch for variable 'read_address_reg' [C:/Users/arjun/Desktop/SRIP/project_1/project_1.srcs/sources_1/new/register_file.v:59]
WARNING: [Synth 8-327] inferring latch for variable 'write_address_reg' [C:/Users/arjun/Desktop/SRIP/project_1/project_1.srcs/sources_1/new/register_file.v:58]
WARNING: [Synth 8-327] inferring latch for variable 'write_data_reg' [C:/Users/arjun/Desktop/SRIP/project_1/project_1.srcs/sources_1/new/register_file.v:57]
WARNING: [Synth 8-327] inferring latch for variable 'halt_signal_reg' [C:/Users/arjun/Desktop/SRIP/project_1/project_1.srcs/sources_1/new/register_file.v:91]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 676.402 ; gain = 313.402
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 5     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                  8x8  Multipliers := 1     
+---Muxes : 
	  20 Input      8 Bit        Muxes := 1     
	  21 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	  20 Input      5 Bit        Muxes := 1     
	  21 Input      4 Bit        Muxes := 1     
	  21 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	  20 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module alu_control_unit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 5     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                  8x8  Multipliers := 1     
+---Muxes : 
	  20 Input      8 Bit        Muxes := 1     
	  21 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	  20 Input      5 Bit        Muxes := 1     
	  21 Input      4 Bit        Muxes := 1     
	  21 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	  20 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
warning: Removed RAM instructions/registers_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element instructions/registers_reg was removed. 
WARNING: [Synth 8-3332] Sequential element (next_ACC_reg[7]) is unused and will be removed from module alu_control_unit.
WARNING: [Synth 8-3332] Sequential element (next_ACC_reg[6]) is unused and will be removed from module alu_control_unit.
WARNING: [Synth 8-3332] Sequential element (next_ACC_reg[5]) is unused and will be removed from module alu_control_unit.
WARNING: [Synth 8-3332] Sequential element (next_ACC_reg[4]) is unused and will be removed from module alu_control_unit.
WARNING: [Synth 8-3332] Sequential element (next_ACC_reg[3]) is unused and will be removed from module alu_control_unit.
WARNING: [Synth 8-3332] Sequential element (next_ACC_reg[2]) is unused and will be removed from module alu_control_unit.
WARNING: [Synth 8-3332] Sequential element (next_ACC_reg[1]) is unused and will be removed from module alu_control_unit.
WARNING: [Synth 8-3332] Sequential element (next_ACC_reg[0]) is unused and will be removed from module alu_control_unit.
WARNING: [Synth 8-3332] Sequential element (next_PC_reg[4]) is unused and will be removed from module alu_control_unit.
WARNING: [Synth 8-3332] Sequential element (next_PC_reg[3]) is unused and will be removed from module alu_control_unit.
WARNING: [Synth 8-3332] Sequential element (next_PC_reg[2]) is unused and will be removed from module alu_control_unit.
WARNING: [Synth 8-3332] Sequential element (next_PC_reg[1]) is unused and will be removed from module alu_control_unit.
WARNING: [Synth 8-3332] Sequential element (next_PC_reg[0]) is unused and will be removed from module alu_control_unit.
WARNING: [Synth 8-3332] Sequential element (next_C_B_reg) is unused and will be removed from module alu_control_unit.
WARNING: [Synth 8-3332] Sequential element (read_address_reg[3]) is unused and will be removed from module alu_control_unit.
WARNING: [Synth 8-3332] Sequential element (read_address_reg[2]) is unused and will be removed from module alu_control_unit.
WARNING: [Synth 8-3332] Sequential element (read_address_reg[1]) is unused and will be removed from module alu_control_unit.
WARNING: [Synth 8-3332] Sequential element (read_address_reg[0]) is unused and will be removed from module alu_control_unit.
WARNING: [Synth 8-3332] Sequential element (write_address_reg[3]) is unused and will be removed from module alu_control_unit.
WARNING: [Synth 8-3332] Sequential element (write_address_reg[2]) is unused and will be removed from module alu_control_unit.
WARNING: [Synth 8-3332] Sequential element (write_address_reg[1]) is unused and will be removed from module alu_control_unit.
WARNING: [Synth 8-3332] Sequential element (write_address_reg[0]) is unused and will be removed from module alu_control_unit.
WARNING: [Synth 8-3332] Sequential element (write_data_reg[7]) is unused and will be removed from module alu_control_unit.
WARNING: [Synth 8-3332] Sequential element (write_data_reg[6]) is unused and will be removed from module alu_control_unit.
WARNING: [Synth 8-3332] Sequential element (write_data_reg[5]) is unused and will be removed from module alu_control_unit.
WARNING: [Synth 8-3332] Sequential element (write_data_reg[4]) is unused and will be removed from module alu_control_unit.
WARNING: [Synth 8-3332] Sequential element (write_data_reg[3]) is unused and will be removed from module alu_control_unit.
WARNING: [Synth 8-3332] Sequential element (write_data_reg[2]) is unused and will be removed from module alu_control_unit.
WARNING: [Synth 8-3332] Sequential element (write_data_reg[1]) is unused and will be removed from module alu_control_unit.
WARNING: [Synth 8-3332] Sequential element (write_data_reg[0]) is unused and will be removed from module alu_control_unit.
WARNING: [Synth 8-3332] Sequential element (halt_signal_reg) is unused and will be removed from module alu_control_unit.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:32 . Memory (MB): peak = 822.270 ; gain = 459.270
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:33 . Memory (MB): peak = 822.270 ; gain = 459.270
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:33 . Memory (MB): peak = 822.270 ; gain = 459.270
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:00:54 . Memory (MB): peak = 822.270 ; gain = 459.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:00:54 . Memory (MB): peak = 822.270 ; gain = 459.270
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:00:54 . Memory (MB): peak = 822.270 ; gain = 459.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:00:54 . Memory (MB): peak = 822.270 ; gain = 459.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:54 . Memory (MB): peak = 822.270 ; gain = 459.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:00:54 . Memory (MB): peak = 822.270 ; gain = 459.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:00:54 . Memory (MB): peak = 822.270 ; gain = 459.270
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 41 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:37 ; elapsed = 00:00:54 . Memory (MB): peak = 822.270 ; gain = 459.270
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:00:54 . Memory (MB): peak = 822.270 ; gain = 459.270
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 822.270 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 928.344 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
13 Infos, 41 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:46 ; elapsed = 00:01:09 . Memory (MB): peak = 928.344 ; gain = 588.246
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 928.344 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/arjun/Desktop/SRIP/project_1/project_1.runs/synth_1/alu_control_unit.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file alu_control_unit_utilization_synth.rpt -pb alu_control_unit_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jul 23 01:05:17 2025...
