
stm_core.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000dafc  08000298  08000298  00001298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000370  0800dd94  0800dd94  0000ed94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800e104  0800e104  0000f104  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800e10c  0800e10c  0000f10c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0800e110  0800e110  0000f110  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000010  24000000  0800e114  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000548  24000010  0800e124  00010010  2**2
                  ALLOC
  8 ._user_heap_stack 00001000  20000000  20000000  00011000  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  00010010  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001d1ca  00000000  00000000  0001003e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00003058  00000000  00000000  0002d208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 000016e8  00000000  00000000  00030260  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00001248  00000000  00000000  00031948  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00003982  00000000  00000000  00032b90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0002514d  00000000  00000000  00036512  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0016b3c3  00000000  00000000  0005b65f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001c6a22  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000062dc  00000000  00000000  001c6a68  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 0000007d  00000000  00000000  001ccd44  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	@ (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	@ (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	@ (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	24000010 	.word	0x24000010
 80002b4:	00000000 	.word	0x00000000
 80002b8:	0800dd7c 	.word	0x0800dd7c

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	@ (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	@ (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	@ (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	24000014 	.word	0x24000014
 80002d4:	0800dd7c 	.word	0x0800dd7c

080002d8 <__aeabi_uldivmod>:
 80002d8:	b953      	cbnz	r3, 80002f0 <__aeabi_uldivmod+0x18>
 80002da:	b94a      	cbnz	r2, 80002f0 <__aeabi_uldivmod+0x18>
 80002dc:	2900      	cmp	r1, #0
 80002de:	bf08      	it	eq
 80002e0:	2800      	cmpeq	r0, #0
 80002e2:	bf1c      	itt	ne
 80002e4:	f04f 31ff 	movne.w	r1, #4294967295
 80002e8:	f04f 30ff 	movne.w	r0, #4294967295
 80002ec:	f000 b988 	b.w	8000600 <__aeabi_idiv0>
 80002f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80002f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002f8:	f000 f806 	bl	8000308 <__udivmoddi4>
 80002fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000300:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000304:	b004      	add	sp, #16
 8000306:	4770      	bx	lr

08000308 <__udivmoddi4>:
 8000308:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800030c:	9d08      	ldr	r5, [sp, #32]
 800030e:	468e      	mov	lr, r1
 8000310:	4604      	mov	r4, r0
 8000312:	4688      	mov	r8, r1
 8000314:	2b00      	cmp	r3, #0
 8000316:	d14a      	bne.n	80003ae <__udivmoddi4+0xa6>
 8000318:	428a      	cmp	r2, r1
 800031a:	4617      	mov	r7, r2
 800031c:	d962      	bls.n	80003e4 <__udivmoddi4+0xdc>
 800031e:	fab2 f682 	clz	r6, r2
 8000322:	b14e      	cbz	r6, 8000338 <__udivmoddi4+0x30>
 8000324:	f1c6 0320 	rsb	r3, r6, #32
 8000328:	fa01 f806 	lsl.w	r8, r1, r6
 800032c:	fa20 f303 	lsr.w	r3, r0, r3
 8000330:	40b7      	lsls	r7, r6
 8000332:	ea43 0808 	orr.w	r8, r3, r8
 8000336:	40b4      	lsls	r4, r6
 8000338:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800033c:	fa1f fc87 	uxth.w	ip, r7
 8000340:	fbb8 f1fe 	udiv	r1, r8, lr
 8000344:	0c23      	lsrs	r3, r4, #16
 8000346:	fb0e 8811 	mls	r8, lr, r1, r8
 800034a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800034e:	fb01 f20c 	mul.w	r2, r1, ip
 8000352:	429a      	cmp	r2, r3
 8000354:	d909      	bls.n	800036a <__udivmoddi4+0x62>
 8000356:	18fb      	adds	r3, r7, r3
 8000358:	f101 30ff 	add.w	r0, r1, #4294967295
 800035c:	f080 80ea 	bcs.w	8000534 <__udivmoddi4+0x22c>
 8000360:	429a      	cmp	r2, r3
 8000362:	f240 80e7 	bls.w	8000534 <__udivmoddi4+0x22c>
 8000366:	3902      	subs	r1, #2
 8000368:	443b      	add	r3, r7
 800036a:	1a9a      	subs	r2, r3, r2
 800036c:	b2a3      	uxth	r3, r4
 800036e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000372:	fb0e 2210 	mls	r2, lr, r0, r2
 8000376:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800037a:	fb00 fc0c 	mul.w	ip, r0, ip
 800037e:	459c      	cmp	ip, r3
 8000380:	d909      	bls.n	8000396 <__udivmoddi4+0x8e>
 8000382:	18fb      	adds	r3, r7, r3
 8000384:	f100 32ff 	add.w	r2, r0, #4294967295
 8000388:	f080 80d6 	bcs.w	8000538 <__udivmoddi4+0x230>
 800038c:	459c      	cmp	ip, r3
 800038e:	f240 80d3 	bls.w	8000538 <__udivmoddi4+0x230>
 8000392:	443b      	add	r3, r7
 8000394:	3802      	subs	r0, #2
 8000396:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800039a:	eba3 030c 	sub.w	r3, r3, ip
 800039e:	2100      	movs	r1, #0
 80003a0:	b11d      	cbz	r5, 80003aa <__udivmoddi4+0xa2>
 80003a2:	40f3      	lsrs	r3, r6
 80003a4:	2200      	movs	r2, #0
 80003a6:	e9c5 3200 	strd	r3, r2, [r5]
 80003aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ae:	428b      	cmp	r3, r1
 80003b0:	d905      	bls.n	80003be <__udivmoddi4+0xb6>
 80003b2:	b10d      	cbz	r5, 80003b8 <__udivmoddi4+0xb0>
 80003b4:	e9c5 0100 	strd	r0, r1, [r5]
 80003b8:	2100      	movs	r1, #0
 80003ba:	4608      	mov	r0, r1
 80003bc:	e7f5      	b.n	80003aa <__udivmoddi4+0xa2>
 80003be:	fab3 f183 	clz	r1, r3
 80003c2:	2900      	cmp	r1, #0
 80003c4:	d146      	bne.n	8000454 <__udivmoddi4+0x14c>
 80003c6:	4573      	cmp	r3, lr
 80003c8:	d302      	bcc.n	80003d0 <__udivmoddi4+0xc8>
 80003ca:	4282      	cmp	r2, r0
 80003cc:	f200 8105 	bhi.w	80005da <__udivmoddi4+0x2d2>
 80003d0:	1a84      	subs	r4, r0, r2
 80003d2:	eb6e 0203 	sbc.w	r2, lr, r3
 80003d6:	2001      	movs	r0, #1
 80003d8:	4690      	mov	r8, r2
 80003da:	2d00      	cmp	r5, #0
 80003dc:	d0e5      	beq.n	80003aa <__udivmoddi4+0xa2>
 80003de:	e9c5 4800 	strd	r4, r8, [r5]
 80003e2:	e7e2      	b.n	80003aa <__udivmoddi4+0xa2>
 80003e4:	2a00      	cmp	r2, #0
 80003e6:	f000 8090 	beq.w	800050a <__udivmoddi4+0x202>
 80003ea:	fab2 f682 	clz	r6, r2
 80003ee:	2e00      	cmp	r6, #0
 80003f0:	f040 80a4 	bne.w	800053c <__udivmoddi4+0x234>
 80003f4:	1a8a      	subs	r2, r1, r2
 80003f6:	0c03      	lsrs	r3, r0, #16
 80003f8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003fc:	b280      	uxth	r0, r0
 80003fe:	b2bc      	uxth	r4, r7
 8000400:	2101      	movs	r1, #1
 8000402:	fbb2 fcfe 	udiv	ip, r2, lr
 8000406:	fb0e 221c 	mls	r2, lr, ip, r2
 800040a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800040e:	fb04 f20c 	mul.w	r2, r4, ip
 8000412:	429a      	cmp	r2, r3
 8000414:	d907      	bls.n	8000426 <__udivmoddi4+0x11e>
 8000416:	18fb      	adds	r3, r7, r3
 8000418:	f10c 38ff 	add.w	r8, ip, #4294967295
 800041c:	d202      	bcs.n	8000424 <__udivmoddi4+0x11c>
 800041e:	429a      	cmp	r2, r3
 8000420:	f200 80e0 	bhi.w	80005e4 <__udivmoddi4+0x2dc>
 8000424:	46c4      	mov	ip, r8
 8000426:	1a9b      	subs	r3, r3, r2
 8000428:	fbb3 f2fe 	udiv	r2, r3, lr
 800042c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000430:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000434:	fb02 f404 	mul.w	r4, r2, r4
 8000438:	429c      	cmp	r4, r3
 800043a:	d907      	bls.n	800044c <__udivmoddi4+0x144>
 800043c:	18fb      	adds	r3, r7, r3
 800043e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000442:	d202      	bcs.n	800044a <__udivmoddi4+0x142>
 8000444:	429c      	cmp	r4, r3
 8000446:	f200 80ca 	bhi.w	80005de <__udivmoddi4+0x2d6>
 800044a:	4602      	mov	r2, r0
 800044c:	1b1b      	subs	r3, r3, r4
 800044e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000452:	e7a5      	b.n	80003a0 <__udivmoddi4+0x98>
 8000454:	f1c1 0620 	rsb	r6, r1, #32
 8000458:	408b      	lsls	r3, r1
 800045a:	fa22 f706 	lsr.w	r7, r2, r6
 800045e:	431f      	orrs	r7, r3
 8000460:	fa0e f401 	lsl.w	r4, lr, r1
 8000464:	fa20 f306 	lsr.w	r3, r0, r6
 8000468:	fa2e fe06 	lsr.w	lr, lr, r6
 800046c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000470:	4323      	orrs	r3, r4
 8000472:	fa00 f801 	lsl.w	r8, r0, r1
 8000476:	fa1f fc87 	uxth.w	ip, r7
 800047a:	fbbe f0f9 	udiv	r0, lr, r9
 800047e:	0c1c      	lsrs	r4, r3, #16
 8000480:	fb09 ee10 	mls	lr, r9, r0, lr
 8000484:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000488:	fb00 fe0c 	mul.w	lr, r0, ip
 800048c:	45a6      	cmp	lr, r4
 800048e:	fa02 f201 	lsl.w	r2, r2, r1
 8000492:	d909      	bls.n	80004a8 <__udivmoddi4+0x1a0>
 8000494:	193c      	adds	r4, r7, r4
 8000496:	f100 3aff 	add.w	sl, r0, #4294967295
 800049a:	f080 809c 	bcs.w	80005d6 <__udivmoddi4+0x2ce>
 800049e:	45a6      	cmp	lr, r4
 80004a0:	f240 8099 	bls.w	80005d6 <__udivmoddi4+0x2ce>
 80004a4:	3802      	subs	r0, #2
 80004a6:	443c      	add	r4, r7
 80004a8:	eba4 040e 	sub.w	r4, r4, lr
 80004ac:	fa1f fe83 	uxth.w	lr, r3
 80004b0:	fbb4 f3f9 	udiv	r3, r4, r9
 80004b4:	fb09 4413 	mls	r4, r9, r3, r4
 80004b8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004bc:	fb03 fc0c 	mul.w	ip, r3, ip
 80004c0:	45a4      	cmp	ip, r4
 80004c2:	d908      	bls.n	80004d6 <__udivmoddi4+0x1ce>
 80004c4:	193c      	adds	r4, r7, r4
 80004c6:	f103 3eff 	add.w	lr, r3, #4294967295
 80004ca:	f080 8082 	bcs.w	80005d2 <__udivmoddi4+0x2ca>
 80004ce:	45a4      	cmp	ip, r4
 80004d0:	d97f      	bls.n	80005d2 <__udivmoddi4+0x2ca>
 80004d2:	3b02      	subs	r3, #2
 80004d4:	443c      	add	r4, r7
 80004d6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004da:	eba4 040c 	sub.w	r4, r4, ip
 80004de:	fba0 ec02 	umull	lr, ip, r0, r2
 80004e2:	4564      	cmp	r4, ip
 80004e4:	4673      	mov	r3, lr
 80004e6:	46e1      	mov	r9, ip
 80004e8:	d362      	bcc.n	80005b0 <__udivmoddi4+0x2a8>
 80004ea:	d05f      	beq.n	80005ac <__udivmoddi4+0x2a4>
 80004ec:	b15d      	cbz	r5, 8000506 <__udivmoddi4+0x1fe>
 80004ee:	ebb8 0203 	subs.w	r2, r8, r3
 80004f2:	eb64 0409 	sbc.w	r4, r4, r9
 80004f6:	fa04 f606 	lsl.w	r6, r4, r6
 80004fa:	fa22 f301 	lsr.w	r3, r2, r1
 80004fe:	431e      	orrs	r6, r3
 8000500:	40cc      	lsrs	r4, r1
 8000502:	e9c5 6400 	strd	r6, r4, [r5]
 8000506:	2100      	movs	r1, #0
 8000508:	e74f      	b.n	80003aa <__udivmoddi4+0xa2>
 800050a:	fbb1 fcf2 	udiv	ip, r1, r2
 800050e:	0c01      	lsrs	r1, r0, #16
 8000510:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000514:	b280      	uxth	r0, r0
 8000516:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800051a:	463b      	mov	r3, r7
 800051c:	4638      	mov	r0, r7
 800051e:	463c      	mov	r4, r7
 8000520:	46b8      	mov	r8, r7
 8000522:	46be      	mov	lr, r7
 8000524:	2620      	movs	r6, #32
 8000526:	fbb1 f1f7 	udiv	r1, r1, r7
 800052a:	eba2 0208 	sub.w	r2, r2, r8
 800052e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000532:	e766      	b.n	8000402 <__udivmoddi4+0xfa>
 8000534:	4601      	mov	r1, r0
 8000536:	e718      	b.n	800036a <__udivmoddi4+0x62>
 8000538:	4610      	mov	r0, r2
 800053a:	e72c      	b.n	8000396 <__udivmoddi4+0x8e>
 800053c:	f1c6 0220 	rsb	r2, r6, #32
 8000540:	fa2e f302 	lsr.w	r3, lr, r2
 8000544:	40b7      	lsls	r7, r6
 8000546:	40b1      	lsls	r1, r6
 8000548:	fa20 f202 	lsr.w	r2, r0, r2
 800054c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000550:	430a      	orrs	r2, r1
 8000552:	fbb3 f8fe 	udiv	r8, r3, lr
 8000556:	b2bc      	uxth	r4, r7
 8000558:	fb0e 3318 	mls	r3, lr, r8, r3
 800055c:	0c11      	lsrs	r1, r2, #16
 800055e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000562:	fb08 f904 	mul.w	r9, r8, r4
 8000566:	40b0      	lsls	r0, r6
 8000568:	4589      	cmp	r9, r1
 800056a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800056e:	b280      	uxth	r0, r0
 8000570:	d93e      	bls.n	80005f0 <__udivmoddi4+0x2e8>
 8000572:	1879      	adds	r1, r7, r1
 8000574:	f108 3cff 	add.w	ip, r8, #4294967295
 8000578:	d201      	bcs.n	800057e <__udivmoddi4+0x276>
 800057a:	4589      	cmp	r9, r1
 800057c:	d81f      	bhi.n	80005be <__udivmoddi4+0x2b6>
 800057e:	eba1 0109 	sub.w	r1, r1, r9
 8000582:	fbb1 f9fe 	udiv	r9, r1, lr
 8000586:	fb09 f804 	mul.w	r8, r9, r4
 800058a:	fb0e 1119 	mls	r1, lr, r9, r1
 800058e:	b292      	uxth	r2, r2
 8000590:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000594:	4542      	cmp	r2, r8
 8000596:	d229      	bcs.n	80005ec <__udivmoddi4+0x2e4>
 8000598:	18ba      	adds	r2, r7, r2
 800059a:	f109 31ff 	add.w	r1, r9, #4294967295
 800059e:	d2c4      	bcs.n	800052a <__udivmoddi4+0x222>
 80005a0:	4542      	cmp	r2, r8
 80005a2:	d2c2      	bcs.n	800052a <__udivmoddi4+0x222>
 80005a4:	f1a9 0102 	sub.w	r1, r9, #2
 80005a8:	443a      	add	r2, r7
 80005aa:	e7be      	b.n	800052a <__udivmoddi4+0x222>
 80005ac:	45f0      	cmp	r8, lr
 80005ae:	d29d      	bcs.n	80004ec <__udivmoddi4+0x1e4>
 80005b0:	ebbe 0302 	subs.w	r3, lr, r2
 80005b4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005b8:	3801      	subs	r0, #1
 80005ba:	46e1      	mov	r9, ip
 80005bc:	e796      	b.n	80004ec <__udivmoddi4+0x1e4>
 80005be:	eba7 0909 	sub.w	r9, r7, r9
 80005c2:	4449      	add	r1, r9
 80005c4:	f1a8 0c02 	sub.w	ip, r8, #2
 80005c8:	fbb1 f9fe 	udiv	r9, r1, lr
 80005cc:	fb09 f804 	mul.w	r8, r9, r4
 80005d0:	e7db      	b.n	800058a <__udivmoddi4+0x282>
 80005d2:	4673      	mov	r3, lr
 80005d4:	e77f      	b.n	80004d6 <__udivmoddi4+0x1ce>
 80005d6:	4650      	mov	r0, sl
 80005d8:	e766      	b.n	80004a8 <__udivmoddi4+0x1a0>
 80005da:	4608      	mov	r0, r1
 80005dc:	e6fd      	b.n	80003da <__udivmoddi4+0xd2>
 80005de:	443b      	add	r3, r7
 80005e0:	3a02      	subs	r2, #2
 80005e2:	e733      	b.n	800044c <__udivmoddi4+0x144>
 80005e4:	f1ac 0c02 	sub.w	ip, ip, #2
 80005e8:	443b      	add	r3, r7
 80005ea:	e71c      	b.n	8000426 <__udivmoddi4+0x11e>
 80005ec:	4649      	mov	r1, r9
 80005ee:	e79c      	b.n	800052a <__udivmoddi4+0x222>
 80005f0:	eba1 0109 	sub.w	r1, r1, r9
 80005f4:	46c4      	mov	ip, r8
 80005f6:	fbb1 f9fe 	udiv	r9, r1, lr
 80005fa:	fb09 f804 	mul.w	r8, r9, r4
 80005fe:	e7c4      	b.n	800058a <__udivmoddi4+0x282>

08000600 <__aeabi_idiv0>:
 8000600:	4770      	bx	lr
 8000602:	bf00      	nop

08000604 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000604:	b580      	push	{r7, lr}
 8000606:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8000608:	f000 fce4 	bl	8000fd4 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800060c:	f001 f9d4 	bl	80019b8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000610:	f000 f818 	bl	8000644 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000614:	f000 fbe2 	bl	8000ddc <MX_GPIO_Init>
  MX_DMA_Init();
 8000618:	f000 fbc0 	bl	8000d9c <MX_DMA_Init>
  MX_I2C1_Init();
 800061c:	f000 f88e 	bl	800073c <MX_I2C1_Init>
  MX_SAI1_Init();
 8000620:	f000 f8cc 	bl	80007bc <MX_SAI1_Init>
  MX_SPI3_Init();
 8000624:	f000 f98e 	bl	8000944 <MX_SPI3_Init>
  MX_TIM1_Init();
 8000628:	f000 f9e4 	bl	80009f4 <MX_TIM1_Init>
  MX_TIM2_Init();
 800062c:	f000 fa36 	bl	8000a9c <MX_TIM2_Init>
  MX_TIM3_Init();
 8000630:	f000 fa82 	bl	8000b38 <MX_TIM3_Init>
  MX_UART4_Init();
 8000634:	f000 face 	bl	8000bd4 <MX_UART4_Init>
  MX_UART5_Init();
 8000638:	f000 fb18 	bl	8000c6c <MX_UART5_Init>
  MX_UART7_Init();
 800063c:	f000 fb62 	bl	8000d04 <MX_UART7_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000640:	bf00      	nop
 8000642:	e7fd      	b.n	8000640 <main+0x3c>

08000644 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000644:	b580      	push	{r7, lr}
 8000646:	b09c      	sub	sp, #112	@ 0x70
 8000648:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800064a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800064e:	224c      	movs	r2, #76	@ 0x4c
 8000650:	2100      	movs	r1, #0
 8000652:	4618      	mov	r0, r3
 8000654:	f00d fb66 	bl	800dd24 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000658:	1d3b      	adds	r3, r7, #4
 800065a:	2220      	movs	r2, #32
 800065c:	2100      	movs	r1, #0
 800065e:	4618      	mov	r0, r3
 8000660:	f00d fb60 	bl	800dd24 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000664:	2002      	movs	r0, #2
 8000666:	f004 fde1 	bl	800522c <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 800066a:	2300      	movs	r3, #0
 800066c:	603b      	str	r3, [r7, #0]
 800066e:	4b31      	ldr	r3, [pc, #196]	@ (8000734 <SystemClock_Config+0xf0>)
 8000670:	699b      	ldr	r3, [r3, #24]
 8000672:	4a30      	ldr	r2, [pc, #192]	@ (8000734 <SystemClock_Config+0xf0>)
 8000674:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000678:	6193      	str	r3, [r2, #24]
 800067a:	4b2e      	ldr	r3, [pc, #184]	@ (8000734 <SystemClock_Config+0xf0>)
 800067c:	699b      	ldr	r3, [r3, #24]
 800067e:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000682:	603b      	str	r3, [r7, #0]
 8000684:	4b2c      	ldr	r3, [pc, #176]	@ (8000738 <SystemClock_Config+0xf4>)
 8000686:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000688:	4a2b      	ldr	r2, [pc, #172]	@ (8000738 <SystemClock_Config+0xf4>)
 800068a:	f043 0301 	orr.w	r3, r3, #1
 800068e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8000690:	4b29      	ldr	r3, [pc, #164]	@ (8000738 <SystemClock_Config+0xf4>)
 8000692:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000694:	f003 0301 	and.w	r3, r3, #1
 8000698:	603b      	str	r3, [r7, #0]
 800069a:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 800069c:	bf00      	nop
 800069e:	4b25      	ldr	r3, [pc, #148]	@ (8000734 <SystemClock_Config+0xf0>)
 80006a0:	699b      	ldr	r3, [r3, #24]
 80006a2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80006a6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80006aa:	d1f8      	bne.n	800069e <SystemClock_Config+0x5a>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80006ac:	2302      	movs	r3, #2
 80006ae:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 80006b0:	2301      	movs	r3, #1
 80006b2:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006b4:	2340      	movs	r3, #64	@ 0x40
 80006b6:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006b8:	2302      	movs	r3, #2
 80006ba:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80006bc:	2300      	movs	r3, #0
 80006be:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80006c0:	2304      	movs	r3, #4
 80006c2:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 60;
 80006c4:	233c      	movs	r3, #60	@ 0x3c
 80006c6:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 80006c8:	2302      	movs	r3, #2
 80006ca:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80006cc:	2307      	movs	r3, #7
 80006ce:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80006d0:	2302      	movs	r3, #2
 80006d2:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 80006d4:	230c      	movs	r3, #12
 80006d6:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 80006d8:	2300      	movs	r3, #0
 80006da:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80006dc:	2300      	movs	r3, #0
 80006de:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006e0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80006e4:	4618      	mov	r0, r3
 80006e6:	f004 fde7 	bl	80052b8 <HAL_RCC_OscConfig>
 80006ea:	4603      	mov	r3, r0
 80006ec:	2b00      	cmp	r3, #0
 80006ee:	d001      	beq.n	80006f4 <SystemClock_Config+0xb0>
  {
    Error_Handler();
 80006f0:	f000 fc9c 	bl	800102c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006f4:	233f      	movs	r3, #63	@ 0x3f
 80006f6:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006f8:	2303      	movs	r3, #3
 80006fa:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80006fc:	2300      	movs	r3, #0
 80006fe:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8000700:	2308      	movs	r3, #8
 8000702:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8000704:	2340      	movs	r3, #64	@ 0x40
 8000706:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000708:	2340      	movs	r3, #64	@ 0x40
 800070a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 800070c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000710:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000712:	2340      	movs	r3, #64	@ 0x40
 8000714:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000716:	1d3b      	adds	r3, r7, #4
 8000718:	2104      	movs	r1, #4
 800071a:	4618      	mov	r0, r3
 800071c:	f005 fb7c 	bl	8005e18 <HAL_RCC_ClockConfig>
 8000720:	4603      	mov	r3, r0
 8000722:	2b00      	cmp	r3, #0
 8000724:	d001      	beq.n	800072a <SystemClock_Config+0xe6>
  {
    Error_Handler();
 8000726:	f000 fc81 	bl	800102c <Error_Handler>
  }
}
 800072a:	bf00      	nop
 800072c:	3770      	adds	r7, #112	@ 0x70
 800072e:	46bd      	mov	sp, r7
 8000730:	bd80      	pop	{r7, pc}
 8000732:	bf00      	nop
 8000734:	58024800 	.word	0x58024800
 8000738:	58000400 	.word	0x58000400

0800073c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800073c:	b580      	push	{r7, lr}
 800073e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000740:	4b1b      	ldr	r3, [pc, #108]	@ (80007b0 <MX_I2C1_Init+0x74>)
 8000742:	4a1c      	ldr	r2, [pc, #112]	@ (80007b4 <MX_I2C1_Init+0x78>)
 8000744:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x307075B1;
 8000746:	4b1a      	ldr	r3, [pc, #104]	@ (80007b0 <MX_I2C1_Init+0x74>)
 8000748:	4a1b      	ldr	r2, [pc, #108]	@ (80007b8 <MX_I2C1_Init+0x7c>)
 800074a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800074c:	4b18      	ldr	r3, [pc, #96]	@ (80007b0 <MX_I2C1_Init+0x74>)
 800074e:	2200      	movs	r2, #0
 8000750:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000752:	4b17      	ldr	r3, [pc, #92]	@ (80007b0 <MX_I2C1_Init+0x74>)
 8000754:	2201      	movs	r2, #1
 8000756:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000758:	4b15      	ldr	r3, [pc, #84]	@ (80007b0 <MX_I2C1_Init+0x74>)
 800075a:	2200      	movs	r2, #0
 800075c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800075e:	4b14      	ldr	r3, [pc, #80]	@ (80007b0 <MX_I2C1_Init+0x74>)
 8000760:	2200      	movs	r2, #0
 8000762:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000764:	4b12      	ldr	r3, [pc, #72]	@ (80007b0 <MX_I2C1_Init+0x74>)
 8000766:	2200      	movs	r2, #0
 8000768:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800076a:	4b11      	ldr	r3, [pc, #68]	@ (80007b0 <MX_I2C1_Init+0x74>)
 800076c:	2200      	movs	r2, #0
 800076e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000770:	4b0f      	ldr	r3, [pc, #60]	@ (80007b0 <MX_I2C1_Init+0x74>)
 8000772:	2200      	movs	r2, #0
 8000774:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000776:	480e      	ldr	r0, [pc, #56]	@ (80007b0 <MX_I2C1_Init+0x74>)
 8000778:	f004 fb40 	bl	8004dfc <HAL_I2C_Init>
 800077c:	4603      	mov	r3, r0
 800077e:	2b00      	cmp	r3, #0
 8000780:	d001      	beq.n	8000786 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000782:	f000 fc53 	bl	800102c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000786:	2100      	movs	r1, #0
 8000788:	4809      	ldr	r0, [pc, #36]	@ (80007b0 <MX_I2C1_Init+0x74>)
 800078a:	f004 fc65 	bl	8005058 <HAL_I2CEx_ConfigAnalogFilter>
 800078e:	4603      	mov	r3, r0
 8000790:	2b00      	cmp	r3, #0
 8000792:	d001      	beq.n	8000798 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000794:	f000 fc4a 	bl	800102c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000798:	2100      	movs	r1, #0
 800079a:	4805      	ldr	r0, [pc, #20]	@ (80007b0 <MX_I2C1_Init+0x74>)
 800079c:	f004 fcd2 	bl	8005144 <HAL_I2CEx_ConfigDigitalFilter>
 80007a0:	4603      	mov	r3, r0
 80007a2:	2b00      	cmp	r3, #0
 80007a4:	d001      	beq.n	80007aa <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80007a6:	f000 fc41 	bl	800102c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80007aa:	bf00      	nop
 80007ac:	bd80      	pop	{r7, pc}
 80007ae:	bf00      	nop
 80007b0:	2400002c 	.word	0x2400002c
 80007b4:	40005400 	.word	0x40005400
 80007b8:	307075b1 	.word	0x307075b1

080007bc <MX_SAI1_Init>:
  * @brief SAI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SAI1_Init(void)
{
 80007bc:	b580      	push	{r7, lr}
 80007be:	af00      	add	r7, sp, #0
  /* USER CODE END SAI1_Init 0 */

  /* USER CODE BEGIN SAI1_Init 1 */

  /* USER CODE END SAI1_Init 1 */
  hsai_BlockA1.Instance = SAI1_Block_A;
 80007c0:	4b5b      	ldr	r3, [pc, #364]	@ (8000930 <MX_SAI1_Init+0x174>)
 80007c2:	4a5c      	ldr	r2, [pc, #368]	@ (8000934 <MX_SAI1_Init+0x178>)
 80007c4:	601a      	str	r2, [r3, #0]
  hsai_BlockA1.Init.Protocol = SAI_FREE_PROTOCOL;
 80007c6:	4b5a      	ldr	r3, [pc, #360]	@ (8000930 <MX_SAI1_Init+0x174>)
 80007c8:	2200      	movs	r2, #0
 80007ca:	645a      	str	r2, [r3, #68]	@ 0x44
  hsai_BlockA1.Init.AudioMode = SAI_MODEMASTER_RX;
 80007cc:	4b58      	ldr	r3, [pc, #352]	@ (8000930 <MX_SAI1_Init+0x174>)
 80007ce:	2201      	movs	r2, #1
 80007d0:	605a      	str	r2, [r3, #4]
  hsai_BlockA1.Init.DataSize = SAI_DATASIZE_16;
 80007d2:	4b57      	ldr	r3, [pc, #348]	@ (8000930 <MX_SAI1_Init+0x174>)
 80007d4:	2280      	movs	r2, #128	@ 0x80
 80007d6:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai_BlockA1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 80007d8:	4b55      	ldr	r3, [pc, #340]	@ (8000930 <MX_SAI1_Init+0x174>)
 80007da:	2200      	movs	r2, #0
 80007dc:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai_BlockA1.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 80007de:	4b54      	ldr	r3, [pc, #336]	@ (8000930 <MX_SAI1_Init+0x174>)
 80007e0:	2200      	movs	r2, #0
 80007e2:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai_BlockA1.Init.Synchro = SAI_ASYNCHRONOUS;
 80007e4:	4b52      	ldr	r3, [pc, #328]	@ (8000930 <MX_SAI1_Init+0x174>)
 80007e6:	2200      	movs	r2, #0
 80007e8:	609a      	str	r2, [r3, #8]
  hsai_BlockA1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 80007ea:	4b51      	ldr	r3, [pc, #324]	@ (8000930 <MX_SAI1_Init+0x174>)
 80007ec:	2200      	movs	r2, #0
 80007ee:	615a      	str	r2, [r3, #20]
  hsai_BlockA1.Init.NoDivider = SAI_MCK_OVERSAMPLING_DISABLE;
 80007f0:	4b4f      	ldr	r3, [pc, #316]	@ (8000930 <MX_SAI1_Init+0x174>)
 80007f2:	2200      	movs	r2, #0
 80007f4:	619a      	str	r2, [r3, #24]
  hsai_BlockA1.Init.MckOverSampling = SAI_MCK_OVERSAMPLING_DISABLE;
 80007f6:	4b4e      	ldr	r3, [pc, #312]	@ (8000930 <MX_SAI1_Init+0x174>)
 80007f8:	2200      	movs	r2, #0
 80007fa:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockA1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 80007fc:	4b4c      	ldr	r3, [pc, #304]	@ (8000930 <MX_SAI1_Init+0x174>)
 80007fe:	2200      	movs	r2, #0
 8000800:	61da      	str	r2, [r3, #28]
  hsai_BlockA1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_192K;
 8000802:	4b4b      	ldr	r3, [pc, #300]	@ (8000930 <MX_SAI1_Init+0x174>)
 8000804:	4a4c      	ldr	r2, [pc, #304]	@ (8000938 <MX_SAI1_Init+0x17c>)
 8000806:	621a      	str	r2, [r3, #32]
  hsai_BlockA1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8000808:	4b49      	ldr	r3, [pc, #292]	@ (8000930 <MX_SAI1_Init+0x174>)
 800080a:	2200      	movs	r2, #0
 800080c:	60da      	str	r2, [r3, #12]
  hsai_BlockA1.Init.MonoStereoMode = SAI_STEREOMODE;
 800080e:	4b48      	ldr	r3, [pc, #288]	@ (8000930 <MX_SAI1_Init+0x174>)
 8000810:	2200      	movs	r2, #0
 8000812:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsai_BlockA1.Init.CompandingMode = SAI_NOCOMPANDING;
 8000814:	4b46      	ldr	r3, [pc, #280]	@ (8000930 <MX_SAI1_Init+0x174>)
 8000816:	2200      	movs	r2, #0
 8000818:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai_BlockA1.Init.PdmInit.Activation = DISABLE;
 800081a:	4b45      	ldr	r3, [pc, #276]	@ (8000930 <MX_SAI1_Init+0x174>)
 800081c:	2200      	movs	r2, #0
 800081e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hsai_BlockA1.Init.PdmInit.MicPairsNbr = 1;
 8000822:	4b43      	ldr	r3, [pc, #268]	@ (8000930 <MX_SAI1_Init+0x174>)
 8000824:	2201      	movs	r2, #1
 8000826:	63da      	str	r2, [r3, #60]	@ 0x3c
  hsai_BlockA1.Init.PdmInit.ClockEnable = SAI_PDM_CLOCK1_ENABLE;
 8000828:	4b41      	ldr	r3, [pc, #260]	@ (8000930 <MX_SAI1_Init+0x174>)
 800082a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800082e:	641a      	str	r2, [r3, #64]	@ 0x40
  hsai_BlockA1.FrameInit.FrameLength = 32;
 8000830:	4b3f      	ldr	r3, [pc, #252]	@ (8000930 <MX_SAI1_Init+0x174>)
 8000832:	2220      	movs	r2, #32
 8000834:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai_BlockA1.FrameInit.ActiveFrameLength = 1;
 8000836:	4b3e      	ldr	r3, [pc, #248]	@ (8000930 <MX_SAI1_Init+0x174>)
 8000838:	2201      	movs	r2, #1
 800083a:	659a      	str	r2, [r3, #88]	@ 0x58
  hsai_BlockA1.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 800083c:	4b3c      	ldr	r3, [pc, #240]	@ (8000930 <MX_SAI1_Init+0x174>)
 800083e:	2200      	movs	r2, #0
 8000840:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai_BlockA1.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8000842:	4b3b      	ldr	r3, [pc, #236]	@ (8000930 <MX_SAI1_Init+0x174>)
 8000844:	2200      	movs	r2, #0
 8000846:	661a      	str	r2, [r3, #96]	@ 0x60
  hsai_BlockA1.FrameInit.FSOffset = SAI_FS_BEFOREFIRSTBIT;
 8000848:	4b39      	ldr	r3, [pc, #228]	@ (8000930 <MX_SAI1_Init+0x174>)
 800084a:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800084e:	665a      	str	r2, [r3, #100]	@ 0x64
  hsai_BlockA1.SlotInit.FirstBitOffset = 0;
 8000850:	4b37      	ldr	r3, [pc, #220]	@ (8000930 <MX_SAI1_Init+0x174>)
 8000852:	2200      	movs	r2, #0
 8000854:	669a      	str	r2, [r3, #104]	@ 0x68
  hsai_BlockA1.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 8000856:	4b36      	ldr	r3, [pc, #216]	@ (8000930 <MX_SAI1_Init+0x174>)
 8000858:	2200      	movs	r2, #0
 800085a:	66da      	str	r2, [r3, #108]	@ 0x6c
  hsai_BlockA1.SlotInit.SlotNumber = 1;
 800085c:	4b34      	ldr	r3, [pc, #208]	@ (8000930 <MX_SAI1_Init+0x174>)
 800085e:	2201      	movs	r2, #1
 8000860:	671a      	str	r2, [r3, #112]	@ 0x70
  hsai_BlockA1.SlotInit.SlotActive = 0x00000000;
 8000862:	4b33      	ldr	r3, [pc, #204]	@ (8000930 <MX_SAI1_Init+0x174>)
 8000864:	2200      	movs	r2, #0
 8000866:	675a      	str	r2, [r3, #116]	@ 0x74
  if (HAL_SAI_Init(&hsai_BlockA1) != HAL_OK)
 8000868:	4831      	ldr	r0, [pc, #196]	@ (8000930 <MX_SAI1_Init+0x174>)
 800086a:	f009 f923 	bl	8009ab4 <HAL_SAI_Init>
 800086e:	4603      	mov	r3, r0
 8000870:	2b00      	cmp	r3, #0
 8000872:	d001      	beq.n	8000878 <MX_SAI1_Init+0xbc>
  {
    Error_Handler();
 8000874:	f000 fbda 	bl	800102c <Error_Handler>
  }
  hsai_BlockB1.Instance = SAI1_Block_B;
 8000878:	4b30      	ldr	r3, [pc, #192]	@ (800093c <MX_SAI1_Init+0x180>)
 800087a:	4a31      	ldr	r2, [pc, #196]	@ (8000940 <MX_SAI1_Init+0x184>)
 800087c:	601a      	str	r2, [r3, #0]
  hsai_BlockB1.Init.Protocol = SAI_FREE_PROTOCOL;
 800087e:	4b2f      	ldr	r3, [pc, #188]	@ (800093c <MX_SAI1_Init+0x180>)
 8000880:	2200      	movs	r2, #0
 8000882:	645a      	str	r2, [r3, #68]	@ 0x44
  hsai_BlockB1.Init.AudioMode = SAI_MODESLAVE_TX;
 8000884:	4b2d      	ldr	r3, [pc, #180]	@ (800093c <MX_SAI1_Init+0x180>)
 8000886:	2202      	movs	r2, #2
 8000888:	605a      	str	r2, [r3, #4]
  hsai_BlockB1.Init.DataSize = SAI_DATASIZE_16;
 800088a:	4b2c      	ldr	r3, [pc, #176]	@ (800093c <MX_SAI1_Init+0x180>)
 800088c:	2280      	movs	r2, #128	@ 0x80
 800088e:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai_BlockB1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8000890:	4b2a      	ldr	r3, [pc, #168]	@ (800093c <MX_SAI1_Init+0x180>)
 8000892:	2200      	movs	r2, #0
 8000894:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai_BlockB1.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 8000896:	4b29      	ldr	r3, [pc, #164]	@ (800093c <MX_SAI1_Init+0x180>)
 8000898:	2200      	movs	r2, #0
 800089a:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai_BlockB1.Init.Synchro = SAI_SYNCHRONOUS;
 800089c:	4b27      	ldr	r3, [pc, #156]	@ (800093c <MX_SAI1_Init+0x180>)
 800089e:	2201      	movs	r2, #1
 80008a0:	609a      	str	r2, [r3, #8]
  hsai_BlockB1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 80008a2:	4b26      	ldr	r3, [pc, #152]	@ (800093c <MX_SAI1_Init+0x180>)
 80008a4:	2200      	movs	r2, #0
 80008a6:	615a      	str	r2, [r3, #20]
  hsai_BlockB1.Init.MckOverSampling = SAI_MCK_OVERSAMPLING_DISABLE;
 80008a8:	4b24      	ldr	r3, [pc, #144]	@ (800093c <MX_SAI1_Init+0x180>)
 80008aa:	2200      	movs	r2, #0
 80008ac:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockB1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 80008ae:	4b23      	ldr	r3, [pc, #140]	@ (800093c <MX_SAI1_Init+0x180>)
 80008b0:	2200      	movs	r2, #0
 80008b2:	61da      	str	r2, [r3, #28]
  hsai_BlockB1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 80008b4:	4b21      	ldr	r3, [pc, #132]	@ (800093c <MX_SAI1_Init+0x180>)
 80008b6:	2200      	movs	r2, #0
 80008b8:	60da      	str	r2, [r3, #12]
  hsai_BlockB1.Init.MonoStereoMode = SAI_STEREOMODE;
 80008ba:	4b20      	ldr	r3, [pc, #128]	@ (800093c <MX_SAI1_Init+0x180>)
 80008bc:	2200      	movs	r2, #0
 80008be:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsai_BlockB1.Init.CompandingMode = SAI_NOCOMPANDING;
 80008c0:	4b1e      	ldr	r3, [pc, #120]	@ (800093c <MX_SAI1_Init+0x180>)
 80008c2:	2200      	movs	r2, #0
 80008c4:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai_BlockB1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 80008c6:	4b1d      	ldr	r3, [pc, #116]	@ (800093c <MX_SAI1_Init+0x180>)
 80008c8:	2200      	movs	r2, #0
 80008ca:	635a      	str	r2, [r3, #52]	@ 0x34
  hsai_BlockB1.Init.PdmInit.Activation = DISABLE;
 80008cc:	4b1b      	ldr	r3, [pc, #108]	@ (800093c <MX_SAI1_Init+0x180>)
 80008ce:	2200      	movs	r2, #0
 80008d0:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hsai_BlockB1.Init.PdmInit.MicPairsNbr = 1;
 80008d4:	4b19      	ldr	r3, [pc, #100]	@ (800093c <MX_SAI1_Init+0x180>)
 80008d6:	2201      	movs	r2, #1
 80008d8:	63da      	str	r2, [r3, #60]	@ 0x3c
  hsai_BlockB1.Init.PdmInit.ClockEnable = SAI_PDM_CLOCK1_ENABLE;
 80008da:	4b18      	ldr	r3, [pc, #96]	@ (800093c <MX_SAI1_Init+0x180>)
 80008dc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80008e0:	641a      	str	r2, [r3, #64]	@ 0x40
  hsai_BlockB1.FrameInit.FrameLength = 32;
 80008e2:	4b16      	ldr	r3, [pc, #88]	@ (800093c <MX_SAI1_Init+0x180>)
 80008e4:	2220      	movs	r2, #32
 80008e6:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai_BlockB1.FrameInit.ActiveFrameLength = 1;
 80008e8:	4b14      	ldr	r3, [pc, #80]	@ (800093c <MX_SAI1_Init+0x180>)
 80008ea:	2201      	movs	r2, #1
 80008ec:	659a      	str	r2, [r3, #88]	@ 0x58
  hsai_BlockB1.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 80008ee:	4b13      	ldr	r3, [pc, #76]	@ (800093c <MX_SAI1_Init+0x180>)
 80008f0:	2200      	movs	r2, #0
 80008f2:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai_BlockB1.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 80008f4:	4b11      	ldr	r3, [pc, #68]	@ (800093c <MX_SAI1_Init+0x180>)
 80008f6:	2200      	movs	r2, #0
 80008f8:	661a      	str	r2, [r3, #96]	@ 0x60
  hsai_BlockB1.FrameInit.FSOffset = SAI_FS_BEFOREFIRSTBIT;
 80008fa:	4b10      	ldr	r3, [pc, #64]	@ (800093c <MX_SAI1_Init+0x180>)
 80008fc:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8000900:	665a      	str	r2, [r3, #100]	@ 0x64
  hsai_BlockB1.SlotInit.FirstBitOffset = 0;
 8000902:	4b0e      	ldr	r3, [pc, #56]	@ (800093c <MX_SAI1_Init+0x180>)
 8000904:	2200      	movs	r2, #0
 8000906:	669a      	str	r2, [r3, #104]	@ 0x68
  hsai_BlockB1.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 8000908:	4b0c      	ldr	r3, [pc, #48]	@ (800093c <MX_SAI1_Init+0x180>)
 800090a:	2200      	movs	r2, #0
 800090c:	66da      	str	r2, [r3, #108]	@ 0x6c
  hsai_BlockB1.SlotInit.SlotNumber = 1;
 800090e:	4b0b      	ldr	r3, [pc, #44]	@ (800093c <MX_SAI1_Init+0x180>)
 8000910:	2201      	movs	r2, #1
 8000912:	671a      	str	r2, [r3, #112]	@ 0x70
  hsai_BlockB1.SlotInit.SlotActive = 0x00000000;
 8000914:	4b09      	ldr	r3, [pc, #36]	@ (800093c <MX_SAI1_Init+0x180>)
 8000916:	2200      	movs	r2, #0
 8000918:	675a      	str	r2, [r3, #116]	@ 0x74
  if (HAL_SAI_Init(&hsai_BlockB1) != HAL_OK)
 800091a:	4808      	ldr	r0, [pc, #32]	@ (800093c <MX_SAI1_Init+0x180>)
 800091c:	f009 f8ca 	bl	8009ab4 <HAL_SAI_Init>
 8000920:	4603      	mov	r3, r0
 8000922:	2b00      	cmp	r3, #0
 8000924:	d001      	beq.n	800092a <MX_SAI1_Init+0x16e>
  {
    Error_Handler();
 8000926:	f000 fb81 	bl	800102c <Error_Handler>
  }
  /* USER CODE BEGIN SAI1_Init 2 */

  /* USER CODE END SAI1_Init 2 */

}
 800092a:	bf00      	nop
 800092c:	bd80      	pop	{r7, pc}
 800092e:	bf00      	nop
 8000930:	24000080 	.word	0x24000080
 8000934:	40015804 	.word	0x40015804
 8000938:	0002ee00 	.word	0x0002ee00
 800093c:	24000118 	.word	0x24000118
 8000940:	40015824 	.word	0x40015824

08000944 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8000944:	b580      	push	{r7, lr}
 8000946:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8000948:	4b28      	ldr	r3, [pc, #160]	@ (80009ec <MX_SPI3_Init+0xa8>)
 800094a:	4a29      	ldr	r2, [pc, #164]	@ (80009f0 <MX_SPI3_Init+0xac>)
 800094c:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800094e:	4b27      	ldr	r3, [pc, #156]	@ (80009ec <MX_SPI3_Init+0xa8>)
 8000950:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8000954:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES_TXONLY;
 8000956:	4b25      	ldr	r3, [pc, #148]	@ (80009ec <MX_SPI3_Init+0xa8>)
 8000958:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800095c:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 800095e:	4b23      	ldr	r3, [pc, #140]	@ (80009ec <MX_SPI3_Init+0xa8>)
 8000960:	2207      	movs	r2, #7
 8000962:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000964:	4b21      	ldr	r3, [pc, #132]	@ (80009ec <MX_SPI3_Init+0xa8>)
 8000966:	2200      	movs	r2, #0
 8000968:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 800096a:	4b20      	ldr	r3, [pc, #128]	@ (80009ec <MX_SPI3_Init+0xa8>)
 800096c:	2200      	movs	r2, #0
 800096e:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8000970:	4b1e      	ldr	r3, [pc, #120]	@ (80009ec <MX_SPI3_Init+0xa8>)
 8000972:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8000976:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8000978:	4b1c      	ldr	r3, [pc, #112]	@ (80009ec <MX_SPI3_Init+0xa8>)
 800097a:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800097e:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000980:	4b1a      	ldr	r3, [pc, #104]	@ (80009ec <MX_SPI3_Init+0xa8>)
 8000982:	2200      	movs	r2, #0
 8000984:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8000986:	4b19      	ldr	r3, [pc, #100]	@ (80009ec <MX_SPI3_Init+0xa8>)
 8000988:	2200      	movs	r2, #0
 800098a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800098c:	4b17      	ldr	r3, [pc, #92]	@ (80009ec <MX_SPI3_Init+0xa8>)
 800098e:	2200      	movs	r2, #0
 8000990:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 0x0;
 8000992:	4b16      	ldr	r3, [pc, #88]	@ (80009ec <MX_SPI3_Init+0xa8>)
 8000994:	2200      	movs	r2, #0
 8000996:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000998:	4b14      	ldr	r3, [pc, #80]	@ (80009ec <MX_SPI3_Init+0xa8>)
 800099a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800099e:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi3.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 80009a0:	4b12      	ldr	r3, [pc, #72]	@ (80009ec <MX_SPI3_Init+0xa8>)
 80009a2:	2200      	movs	r2, #0
 80009a4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi3.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 80009a6:	4b11      	ldr	r3, [pc, #68]	@ (80009ec <MX_SPI3_Init+0xa8>)
 80009a8:	2200      	movs	r2, #0
 80009aa:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi3.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80009ac:	4b0f      	ldr	r3, [pc, #60]	@ (80009ec <MX_SPI3_Init+0xa8>)
 80009ae:	2200      	movs	r2, #0
 80009b0:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi3.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80009b2:	4b0e      	ldr	r3, [pc, #56]	@ (80009ec <MX_SPI3_Init+0xa8>)
 80009b4:	2200      	movs	r2, #0
 80009b6:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi3.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 80009b8:	4b0c      	ldr	r3, [pc, #48]	@ (80009ec <MX_SPI3_Init+0xa8>)
 80009ba:	2200      	movs	r2, #0
 80009bc:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi3.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 80009be:	4b0b      	ldr	r3, [pc, #44]	@ (80009ec <MX_SPI3_Init+0xa8>)
 80009c0:	2200      	movs	r2, #0
 80009c2:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi3.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 80009c4:	4b09      	ldr	r3, [pc, #36]	@ (80009ec <MX_SPI3_Init+0xa8>)
 80009c6:	2200      	movs	r2, #0
 80009c8:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi3.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 80009ca:	4b08      	ldr	r3, [pc, #32]	@ (80009ec <MX_SPI3_Init+0xa8>)
 80009cc:	2200      	movs	r2, #0
 80009ce:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi3.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 80009d0:	4b06      	ldr	r3, [pc, #24]	@ (80009ec <MX_SPI3_Init+0xa8>)
 80009d2:	2200      	movs	r2, #0
 80009d4:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80009d6:	4805      	ldr	r0, [pc, #20]	@ (80009ec <MX_SPI3_Init+0xa8>)
 80009d8:	f009 fd9c 	bl	800a514 <HAL_SPI_Init>
 80009dc:	4603      	mov	r3, r0
 80009de:	2b00      	cmp	r3, #0
 80009e0:	d001      	beq.n	80009e6 <MX_SPI3_Init+0xa2>
  {
    Error_Handler();
 80009e2:	f000 fb23 	bl	800102c <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 80009e6:	bf00      	nop
 80009e8:	bd80      	pop	{r7, pc}
 80009ea:	bf00      	nop
 80009ec:	240001b0 	.word	0x240001b0
 80009f0:	40003c00 	.word	0x40003c00

080009f4 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80009f4:	b580      	push	{r7, lr}
 80009f6:	b088      	sub	sp, #32
 80009f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80009fa:	f107 0310 	add.w	r3, r7, #16
 80009fe:	2200      	movs	r2, #0
 8000a00:	601a      	str	r2, [r3, #0]
 8000a02:	605a      	str	r2, [r3, #4]
 8000a04:	609a      	str	r2, [r3, #8]
 8000a06:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a08:	1d3b      	adds	r3, r7, #4
 8000a0a:	2200      	movs	r2, #0
 8000a0c:	601a      	str	r2, [r3, #0]
 8000a0e:	605a      	str	r2, [r3, #4]
 8000a10:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000a12:	4b20      	ldr	r3, [pc, #128]	@ (8000a94 <MX_TIM1_Init+0xa0>)
 8000a14:	4a20      	ldr	r2, [pc, #128]	@ (8000a98 <MX_TIM1_Init+0xa4>)
 8000a16:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8000a18:	4b1e      	ldr	r3, [pc, #120]	@ (8000a94 <MX_TIM1_Init+0xa0>)
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a1e:	4b1d      	ldr	r3, [pc, #116]	@ (8000a94 <MX_TIM1_Init+0xa0>)
 8000a20:	2200      	movs	r2, #0
 8000a22:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8000a24:	4b1b      	ldr	r3, [pc, #108]	@ (8000a94 <MX_TIM1_Init+0xa0>)
 8000a26:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000a2a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a2c:	4b19      	ldr	r3, [pc, #100]	@ (8000a94 <MX_TIM1_Init+0xa0>)
 8000a2e:	2200      	movs	r2, #0
 8000a30:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000a32:	4b18      	ldr	r3, [pc, #96]	@ (8000a94 <MX_TIM1_Init+0xa0>)
 8000a34:	2200      	movs	r2, #0
 8000a36:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a38:	4b16      	ldr	r3, [pc, #88]	@ (8000a94 <MX_TIM1_Init+0xa0>)
 8000a3a:	2200      	movs	r2, #0
 8000a3c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000a3e:	4815      	ldr	r0, [pc, #84]	@ (8000a94 <MX_TIM1_Init+0xa0>)
 8000a40:	f00a f854 	bl	800aaec <HAL_TIM_Base_Init>
 8000a44:	4603      	mov	r3, r0
 8000a46:	2b00      	cmp	r3, #0
 8000a48:	d001      	beq.n	8000a4e <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 8000a4a:	f000 faef 	bl	800102c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000a4e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000a52:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000a54:	f107 0310 	add.w	r3, r7, #16
 8000a58:	4619      	mov	r1, r3
 8000a5a:	480e      	ldr	r0, [pc, #56]	@ (8000a94 <MX_TIM1_Init+0xa0>)
 8000a5c:	f00a fa6e 	bl	800af3c <HAL_TIM_ConfigClockSource>
 8000a60:	4603      	mov	r3, r0
 8000a62:	2b00      	cmp	r3, #0
 8000a64:	d001      	beq.n	8000a6a <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 8000a66:	f000 fae1 	bl	800102c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a6a:	2300      	movs	r3, #0
 8000a6c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000a6e:	2300      	movs	r3, #0
 8000a70:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a72:	2300      	movs	r3, #0
 8000a74:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000a76:	1d3b      	adds	r3, r7, #4
 8000a78:	4619      	mov	r1, r3
 8000a7a:	4806      	ldr	r0, [pc, #24]	@ (8000a94 <MX_TIM1_Init+0xa0>)
 8000a7c:	f00a ff80 	bl	800b980 <HAL_TIMEx_MasterConfigSynchronization>
 8000a80:	4603      	mov	r3, r0
 8000a82:	2b00      	cmp	r3, #0
 8000a84:	d001      	beq.n	8000a8a <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8000a86:	f000 fad1 	bl	800102c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8000a8a:	bf00      	nop
 8000a8c:	3720      	adds	r7, #32
 8000a8e:	46bd      	mov	sp, r7
 8000a90:	bd80      	pop	{r7, pc}
 8000a92:	bf00      	nop
 8000a94:	24000238 	.word	0x24000238
 8000a98:	40010000 	.word	0x40010000

08000a9c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000a9c:	b580      	push	{r7, lr}
 8000a9e:	b088      	sub	sp, #32
 8000aa0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000aa2:	f107 0310 	add.w	r3, r7, #16
 8000aa6:	2200      	movs	r2, #0
 8000aa8:	601a      	str	r2, [r3, #0]
 8000aaa:	605a      	str	r2, [r3, #4]
 8000aac:	609a      	str	r2, [r3, #8]
 8000aae:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000ab0:	1d3b      	adds	r3, r7, #4
 8000ab2:	2200      	movs	r2, #0
 8000ab4:	601a      	str	r2, [r3, #0]
 8000ab6:	605a      	str	r2, [r3, #4]
 8000ab8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000aba:	4b1e      	ldr	r3, [pc, #120]	@ (8000b34 <MX_TIM2_Init+0x98>)
 8000abc:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000ac0:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8000ac2:	4b1c      	ldr	r3, [pc, #112]	@ (8000b34 <MX_TIM2_Init+0x98>)
 8000ac4:	2200      	movs	r2, #0
 8000ac6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ac8:	4b1a      	ldr	r3, [pc, #104]	@ (8000b34 <MX_TIM2_Init+0x98>)
 8000aca:	2200      	movs	r2, #0
 8000acc:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8000ace:	4b19      	ldr	r3, [pc, #100]	@ (8000b34 <MX_TIM2_Init+0x98>)
 8000ad0:	f04f 32ff 	mov.w	r2, #4294967295
 8000ad4:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ad6:	4b17      	ldr	r3, [pc, #92]	@ (8000b34 <MX_TIM2_Init+0x98>)
 8000ad8:	2200      	movs	r2, #0
 8000ada:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000adc:	4b15      	ldr	r3, [pc, #84]	@ (8000b34 <MX_TIM2_Init+0x98>)
 8000ade:	2200      	movs	r2, #0
 8000ae0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000ae2:	4814      	ldr	r0, [pc, #80]	@ (8000b34 <MX_TIM2_Init+0x98>)
 8000ae4:	f00a f802 	bl	800aaec <HAL_TIM_Base_Init>
 8000ae8:	4603      	mov	r3, r0
 8000aea:	2b00      	cmp	r3, #0
 8000aec:	d001      	beq.n	8000af2 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8000aee:	f000 fa9d 	bl	800102c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000af2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000af6:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000af8:	f107 0310 	add.w	r3, r7, #16
 8000afc:	4619      	mov	r1, r3
 8000afe:	480d      	ldr	r0, [pc, #52]	@ (8000b34 <MX_TIM2_Init+0x98>)
 8000b00:	f00a fa1c 	bl	800af3c <HAL_TIM_ConfigClockSource>
 8000b04:	4603      	mov	r3, r0
 8000b06:	2b00      	cmp	r3, #0
 8000b08:	d001      	beq.n	8000b0e <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8000b0a:	f000 fa8f 	bl	800102c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000b0e:	2300      	movs	r3, #0
 8000b10:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000b12:	2300      	movs	r3, #0
 8000b14:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000b16:	1d3b      	adds	r3, r7, #4
 8000b18:	4619      	mov	r1, r3
 8000b1a:	4806      	ldr	r0, [pc, #24]	@ (8000b34 <MX_TIM2_Init+0x98>)
 8000b1c:	f00a ff30 	bl	800b980 <HAL_TIMEx_MasterConfigSynchronization>
 8000b20:	4603      	mov	r3, r0
 8000b22:	2b00      	cmp	r3, #0
 8000b24:	d001      	beq.n	8000b2a <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8000b26:	f000 fa81 	bl	800102c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000b2a:	bf00      	nop
 8000b2c:	3720      	adds	r7, #32
 8000b2e:	46bd      	mov	sp, r7
 8000b30:	bd80      	pop	{r7, pc}
 8000b32:	bf00      	nop
 8000b34:	24000284 	.word	0x24000284

08000b38 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	b088      	sub	sp, #32
 8000b3c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000b3e:	f107 0310 	add.w	r3, r7, #16
 8000b42:	2200      	movs	r2, #0
 8000b44:	601a      	str	r2, [r3, #0]
 8000b46:	605a      	str	r2, [r3, #4]
 8000b48:	609a      	str	r2, [r3, #8]
 8000b4a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000b4c:	1d3b      	adds	r3, r7, #4
 8000b4e:	2200      	movs	r2, #0
 8000b50:	601a      	str	r2, [r3, #0]
 8000b52:	605a      	str	r2, [r3, #4]
 8000b54:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000b56:	4b1d      	ldr	r3, [pc, #116]	@ (8000bcc <MX_TIM3_Init+0x94>)
 8000b58:	4a1d      	ldr	r2, [pc, #116]	@ (8000bd0 <MX_TIM3_Init+0x98>)
 8000b5a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8000b5c:	4b1b      	ldr	r3, [pc, #108]	@ (8000bcc <MX_TIM3_Init+0x94>)
 8000b5e:	2200      	movs	r2, #0
 8000b60:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b62:	4b1a      	ldr	r3, [pc, #104]	@ (8000bcc <MX_TIM3_Init+0x94>)
 8000b64:	2200      	movs	r2, #0
 8000b66:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8000b68:	4b18      	ldr	r3, [pc, #96]	@ (8000bcc <MX_TIM3_Init+0x94>)
 8000b6a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000b6e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000b70:	4b16      	ldr	r3, [pc, #88]	@ (8000bcc <MX_TIM3_Init+0x94>)
 8000b72:	2200      	movs	r2, #0
 8000b74:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b76:	4b15      	ldr	r3, [pc, #84]	@ (8000bcc <MX_TIM3_Init+0x94>)
 8000b78:	2200      	movs	r2, #0
 8000b7a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000b7c:	4813      	ldr	r0, [pc, #76]	@ (8000bcc <MX_TIM3_Init+0x94>)
 8000b7e:	f009 ffb5 	bl	800aaec <HAL_TIM_Base_Init>
 8000b82:	4603      	mov	r3, r0
 8000b84:	2b00      	cmp	r3, #0
 8000b86:	d001      	beq.n	8000b8c <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8000b88:	f000 fa50 	bl	800102c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000b8c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000b90:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000b92:	f107 0310 	add.w	r3, r7, #16
 8000b96:	4619      	mov	r1, r3
 8000b98:	480c      	ldr	r0, [pc, #48]	@ (8000bcc <MX_TIM3_Init+0x94>)
 8000b9a:	f00a f9cf 	bl	800af3c <HAL_TIM_ConfigClockSource>
 8000b9e:	4603      	mov	r3, r0
 8000ba0:	2b00      	cmp	r3, #0
 8000ba2:	d001      	beq.n	8000ba8 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8000ba4:	f000 fa42 	bl	800102c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000ba8:	2300      	movs	r3, #0
 8000baa:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000bac:	2300      	movs	r3, #0
 8000bae:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000bb0:	1d3b      	adds	r3, r7, #4
 8000bb2:	4619      	mov	r1, r3
 8000bb4:	4805      	ldr	r0, [pc, #20]	@ (8000bcc <MX_TIM3_Init+0x94>)
 8000bb6:	f00a fee3 	bl	800b980 <HAL_TIMEx_MasterConfigSynchronization>
 8000bba:	4603      	mov	r3, r0
 8000bbc:	2b00      	cmp	r3, #0
 8000bbe:	d001      	beq.n	8000bc4 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8000bc0:	f000 fa34 	bl	800102c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8000bc4:	bf00      	nop
 8000bc6:	3720      	adds	r7, #32
 8000bc8:	46bd      	mov	sp, r7
 8000bca:	bd80      	pop	{r7, pc}
 8000bcc:	240002d0 	.word	0x240002d0
 8000bd0:	40000400 	.word	0x40000400

08000bd4 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8000bd8:	4b22      	ldr	r3, [pc, #136]	@ (8000c64 <MX_UART4_Init+0x90>)
 8000bda:	4a23      	ldr	r2, [pc, #140]	@ (8000c68 <MX_UART4_Init+0x94>)
 8000bdc:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 9600;
 8000bde:	4b21      	ldr	r3, [pc, #132]	@ (8000c64 <MX_UART4_Init+0x90>)
 8000be0:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8000be4:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8000be6:	4b1f      	ldr	r3, [pc, #124]	@ (8000c64 <MX_UART4_Init+0x90>)
 8000be8:	2200      	movs	r2, #0
 8000bea:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8000bec:	4b1d      	ldr	r3, [pc, #116]	@ (8000c64 <MX_UART4_Init+0x90>)
 8000bee:	2200      	movs	r2, #0
 8000bf0:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8000bf2:	4b1c      	ldr	r3, [pc, #112]	@ (8000c64 <MX_UART4_Init+0x90>)
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8000bf8:	4b1a      	ldr	r3, [pc, #104]	@ (8000c64 <MX_UART4_Init+0x90>)
 8000bfa:	220c      	movs	r2, #12
 8000bfc:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000bfe:	4b19      	ldr	r3, [pc, #100]	@ (8000c64 <MX_UART4_Init+0x90>)
 8000c00:	2200      	movs	r2, #0
 8000c02:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8000c04:	4b17      	ldr	r3, [pc, #92]	@ (8000c64 <MX_UART4_Init+0x90>)
 8000c06:	2200      	movs	r2, #0
 8000c08:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000c0a:	4b16      	ldr	r3, [pc, #88]	@ (8000c64 <MX_UART4_Init+0x90>)
 8000c0c:	2200      	movs	r2, #0
 8000c0e:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000c10:	4b14      	ldr	r3, [pc, #80]	@ (8000c64 <MX_UART4_Init+0x90>)
 8000c12:	2200      	movs	r2, #0
 8000c14:	625a      	str	r2, [r3, #36]	@ 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000c16:	4b13      	ldr	r3, [pc, #76]	@ (8000c64 <MX_UART4_Init+0x90>)
 8000c18:	2200      	movs	r2, #0
 8000c1a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8000c1c:	4811      	ldr	r0, [pc, #68]	@ (8000c64 <MX_UART4_Init+0x90>)
 8000c1e:	f00b f833 	bl	800bc88 <HAL_UART_Init>
 8000c22:	4603      	mov	r3, r0
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	d001      	beq.n	8000c2c <MX_UART4_Init+0x58>
  {
    Error_Handler();
 8000c28:	f000 fa00 	bl	800102c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000c2c:	2100      	movs	r1, #0
 8000c2e:	480d      	ldr	r0, [pc, #52]	@ (8000c64 <MX_UART4_Init+0x90>)
 8000c30:	f00c fef6 	bl	800da20 <HAL_UARTEx_SetTxFifoThreshold>
 8000c34:	4603      	mov	r3, r0
 8000c36:	2b00      	cmp	r3, #0
 8000c38:	d001      	beq.n	8000c3e <MX_UART4_Init+0x6a>
  {
    Error_Handler();
 8000c3a:	f000 f9f7 	bl	800102c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000c3e:	2100      	movs	r1, #0
 8000c40:	4808      	ldr	r0, [pc, #32]	@ (8000c64 <MX_UART4_Init+0x90>)
 8000c42:	f00c ff87 	bl	800db54 <HAL_UARTEx_SetRxFifoThreshold>
 8000c46:	4603      	mov	r3, r0
 8000c48:	2b00      	cmp	r3, #0
 8000c4a:	d001      	beq.n	8000c50 <MX_UART4_Init+0x7c>
  {
    Error_Handler();
 8000c4c:	f000 f9ee 	bl	800102c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 8000c50:	4804      	ldr	r0, [pc, #16]	@ (8000c64 <MX_UART4_Init+0x90>)
 8000c52:	f00c fe6f 	bl	800d934 <HAL_UARTEx_DisableFifoMode>
 8000c56:	4603      	mov	r3, r0
 8000c58:	2b00      	cmp	r3, #0
 8000c5a:	d001      	beq.n	8000c60 <MX_UART4_Init+0x8c>
  {
    Error_Handler();
 8000c5c:	f000 f9e6 	bl	800102c <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8000c60:	bf00      	nop
 8000c62:	bd80      	pop	{r7, pc}
 8000c64:	2400031c 	.word	0x2400031c
 8000c68:	40004c00 	.word	0x40004c00

08000c6c <MX_UART5_Init>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART5_Init(void)
{
 8000c6c:	b580      	push	{r7, lr}
 8000c6e:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8000c70:	4b22      	ldr	r3, [pc, #136]	@ (8000cfc <MX_UART5_Init+0x90>)
 8000c72:	4a23      	ldr	r2, [pc, #140]	@ (8000d00 <MX_UART5_Init+0x94>)
 8000c74:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 9600;
 8000c76:	4b21      	ldr	r3, [pc, #132]	@ (8000cfc <MX_UART5_Init+0x90>)
 8000c78:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8000c7c:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8000c7e:	4b1f      	ldr	r3, [pc, #124]	@ (8000cfc <MX_UART5_Init+0x90>)
 8000c80:	2200      	movs	r2, #0
 8000c82:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8000c84:	4b1d      	ldr	r3, [pc, #116]	@ (8000cfc <MX_UART5_Init+0x90>)
 8000c86:	2200      	movs	r2, #0
 8000c88:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8000c8a:	4b1c      	ldr	r3, [pc, #112]	@ (8000cfc <MX_UART5_Init+0x90>)
 8000c8c:	2200      	movs	r2, #0
 8000c8e:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8000c90:	4b1a      	ldr	r3, [pc, #104]	@ (8000cfc <MX_UART5_Init+0x90>)
 8000c92:	220c      	movs	r2, #12
 8000c94:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c96:	4b19      	ldr	r3, [pc, #100]	@ (8000cfc <MX_UART5_Init+0x90>)
 8000c98:	2200      	movs	r2, #0
 8000c9a:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8000c9c:	4b17      	ldr	r3, [pc, #92]	@ (8000cfc <MX_UART5_Init+0x90>)
 8000c9e:	2200      	movs	r2, #0
 8000ca0:	61da      	str	r2, [r3, #28]
  huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000ca2:	4b16      	ldr	r3, [pc, #88]	@ (8000cfc <MX_UART5_Init+0x90>)
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	621a      	str	r2, [r3, #32]
  huart5.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000ca8:	4b14      	ldr	r3, [pc, #80]	@ (8000cfc <MX_UART5_Init+0x90>)
 8000caa:	2200      	movs	r2, #0
 8000cac:	625a      	str	r2, [r3, #36]	@ 0x24
  huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000cae:	4b13      	ldr	r3, [pc, #76]	@ (8000cfc <MX_UART5_Init+0x90>)
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8000cb4:	4811      	ldr	r0, [pc, #68]	@ (8000cfc <MX_UART5_Init+0x90>)
 8000cb6:	f00a ffe7 	bl	800bc88 <HAL_UART_Init>
 8000cba:	4603      	mov	r3, r0
 8000cbc:	2b00      	cmp	r3, #0
 8000cbe:	d001      	beq.n	8000cc4 <MX_UART5_Init+0x58>
  {
    Error_Handler();
 8000cc0:	f000 f9b4 	bl	800102c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart5, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000cc4:	2100      	movs	r1, #0
 8000cc6:	480d      	ldr	r0, [pc, #52]	@ (8000cfc <MX_UART5_Init+0x90>)
 8000cc8:	f00c feaa 	bl	800da20 <HAL_UARTEx_SetTxFifoThreshold>
 8000ccc:	4603      	mov	r3, r0
 8000cce:	2b00      	cmp	r3, #0
 8000cd0:	d001      	beq.n	8000cd6 <MX_UART5_Init+0x6a>
  {
    Error_Handler();
 8000cd2:	f000 f9ab 	bl	800102c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart5, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000cd6:	2100      	movs	r1, #0
 8000cd8:	4808      	ldr	r0, [pc, #32]	@ (8000cfc <MX_UART5_Init+0x90>)
 8000cda:	f00c ff3b 	bl	800db54 <HAL_UARTEx_SetRxFifoThreshold>
 8000cde:	4603      	mov	r3, r0
 8000ce0:	2b00      	cmp	r3, #0
 8000ce2:	d001      	beq.n	8000ce8 <MX_UART5_Init+0x7c>
  {
    Error_Handler();
 8000ce4:	f000 f9a2 	bl	800102c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart5) != HAL_OK)
 8000ce8:	4804      	ldr	r0, [pc, #16]	@ (8000cfc <MX_UART5_Init+0x90>)
 8000cea:	f00c fe23 	bl	800d934 <HAL_UARTEx_DisableFifoMode>
 8000cee:	4603      	mov	r3, r0
 8000cf0:	2b00      	cmp	r3, #0
 8000cf2:	d001      	beq.n	8000cf8 <MX_UART5_Init+0x8c>
  {
    Error_Handler();
 8000cf4:	f000 f99a 	bl	800102c <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8000cf8:	bf00      	nop
 8000cfa:	bd80      	pop	{r7, pc}
 8000cfc:	240003b0 	.word	0x240003b0
 8000d00:	40005000 	.word	0x40005000

08000d04 <MX_UART7_Init>:
  * @brief UART7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART7_Init(void)
{
 8000d04:	b580      	push	{r7, lr}
 8000d06:	af00      	add	r7, sp, #0
  /* USER CODE END UART7_Init 0 */

  /* USER CODE BEGIN UART7_Init 1 */

  /* USER CODE END UART7_Init 1 */
  huart7.Instance = UART7;
 8000d08:	4b22      	ldr	r3, [pc, #136]	@ (8000d94 <MX_UART7_Init+0x90>)
 8000d0a:	4a23      	ldr	r2, [pc, #140]	@ (8000d98 <MX_UART7_Init+0x94>)
 8000d0c:	601a      	str	r2, [r3, #0]
  huart7.Init.BaudRate = 115200;
 8000d0e:	4b21      	ldr	r3, [pc, #132]	@ (8000d94 <MX_UART7_Init+0x90>)
 8000d10:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000d14:	605a      	str	r2, [r3, #4]
  huart7.Init.WordLength = UART_WORDLENGTH_8B;
 8000d16:	4b1f      	ldr	r3, [pc, #124]	@ (8000d94 <MX_UART7_Init+0x90>)
 8000d18:	2200      	movs	r2, #0
 8000d1a:	609a      	str	r2, [r3, #8]
  huart7.Init.StopBits = UART_STOPBITS_1;
 8000d1c:	4b1d      	ldr	r3, [pc, #116]	@ (8000d94 <MX_UART7_Init+0x90>)
 8000d1e:	2200      	movs	r2, #0
 8000d20:	60da      	str	r2, [r3, #12]
  huart7.Init.Parity = UART_PARITY_NONE;
 8000d22:	4b1c      	ldr	r3, [pc, #112]	@ (8000d94 <MX_UART7_Init+0x90>)
 8000d24:	2200      	movs	r2, #0
 8000d26:	611a      	str	r2, [r3, #16]
  huart7.Init.Mode = UART_MODE_TX_RX;
 8000d28:	4b1a      	ldr	r3, [pc, #104]	@ (8000d94 <MX_UART7_Init+0x90>)
 8000d2a:	220c      	movs	r2, #12
 8000d2c:	615a      	str	r2, [r3, #20]
  huart7.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000d2e:	4b19      	ldr	r3, [pc, #100]	@ (8000d94 <MX_UART7_Init+0x90>)
 8000d30:	2200      	movs	r2, #0
 8000d32:	619a      	str	r2, [r3, #24]
  huart7.Init.OverSampling = UART_OVERSAMPLING_16;
 8000d34:	4b17      	ldr	r3, [pc, #92]	@ (8000d94 <MX_UART7_Init+0x90>)
 8000d36:	2200      	movs	r2, #0
 8000d38:	61da      	str	r2, [r3, #28]
  huart7.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000d3a:	4b16      	ldr	r3, [pc, #88]	@ (8000d94 <MX_UART7_Init+0x90>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	621a      	str	r2, [r3, #32]
  huart7.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000d40:	4b14      	ldr	r3, [pc, #80]	@ (8000d94 <MX_UART7_Init+0x90>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	625a      	str	r2, [r3, #36]	@ 0x24
  huart7.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000d46:	4b13      	ldr	r3, [pc, #76]	@ (8000d94 <MX_UART7_Init+0x90>)
 8000d48:	2200      	movs	r2, #0
 8000d4a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart7) != HAL_OK)
 8000d4c:	4811      	ldr	r0, [pc, #68]	@ (8000d94 <MX_UART7_Init+0x90>)
 8000d4e:	f00a ff9b 	bl	800bc88 <HAL_UART_Init>
 8000d52:	4603      	mov	r3, r0
 8000d54:	2b00      	cmp	r3, #0
 8000d56:	d001      	beq.n	8000d5c <MX_UART7_Init+0x58>
  {
    Error_Handler();
 8000d58:	f000 f968 	bl	800102c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart7, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000d5c:	2100      	movs	r1, #0
 8000d5e:	480d      	ldr	r0, [pc, #52]	@ (8000d94 <MX_UART7_Init+0x90>)
 8000d60:	f00c fe5e 	bl	800da20 <HAL_UARTEx_SetTxFifoThreshold>
 8000d64:	4603      	mov	r3, r0
 8000d66:	2b00      	cmp	r3, #0
 8000d68:	d001      	beq.n	8000d6e <MX_UART7_Init+0x6a>
  {
    Error_Handler();
 8000d6a:	f000 f95f 	bl	800102c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart7, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000d6e:	2100      	movs	r1, #0
 8000d70:	4808      	ldr	r0, [pc, #32]	@ (8000d94 <MX_UART7_Init+0x90>)
 8000d72:	f00c feef 	bl	800db54 <HAL_UARTEx_SetRxFifoThreshold>
 8000d76:	4603      	mov	r3, r0
 8000d78:	2b00      	cmp	r3, #0
 8000d7a:	d001      	beq.n	8000d80 <MX_UART7_Init+0x7c>
  {
    Error_Handler();
 8000d7c:	f000 f956 	bl	800102c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart7) != HAL_OK)
 8000d80:	4804      	ldr	r0, [pc, #16]	@ (8000d94 <MX_UART7_Init+0x90>)
 8000d82:	f00c fdd7 	bl	800d934 <HAL_UARTEx_DisableFifoMode>
 8000d86:	4603      	mov	r3, r0
 8000d88:	2b00      	cmp	r3, #0
 8000d8a:	d001      	beq.n	8000d90 <MX_UART7_Init+0x8c>
  {
    Error_Handler();
 8000d8c:	f000 f94e 	bl	800102c <Error_Handler>
  }
  /* USER CODE BEGIN UART7_Init 2 */

  /* USER CODE END UART7_Init 2 */

}
 8000d90:	bf00      	nop
 8000d92:	bd80      	pop	{r7, pc}
 8000d94:	24000444 	.word	0x24000444
 8000d98:	40007800 	.word	0x40007800

08000d9c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000d9c:	b580      	push	{r7, lr}
 8000d9e:	b082      	sub	sp, #8
 8000da0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000da2:	4b0d      	ldr	r3, [pc, #52]	@ (8000dd8 <MX_DMA_Init+0x3c>)
 8000da4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000da8:	4a0b      	ldr	r2, [pc, #44]	@ (8000dd8 <MX_DMA_Init+0x3c>)
 8000daa:	f043 0301 	orr.w	r3, r3, #1
 8000dae:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8000db2:	4b09      	ldr	r3, [pc, #36]	@ (8000dd8 <MX_DMA_Init+0x3c>)
 8000db4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000db8:	f003 0301 	and.w	r3, r3, #1
 8000dbc:	607b      	str	r3, [r7, #4]
 8000dbe:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	2100      	movs	r1, #0
 8000dc4:	200b      	movs	r0, #11
 8000dc6:	f000 ff85 	bl	8001cd4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8000dca:	200b      	movs	r0, #11
 8000dcc:	f000 ffac 	bl	8001d28 <HAL_NVIC_EnableIRQ>

}
 8000dd0:	bf00      	nop
 8000dd2:	3708      	adds	r7, #8
 8000dd4:	46bd      	mov	sp, r7
 8000dd6:	bd80      	pop	{r7, pc}
 8000dd8:	58024400 	.word	0x58024400

08000ddc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000ddc:	b580      	push	{r7, lr}
 8000dde:	b08c      	sub	sp, #48	@ 0x30
 8000de0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000de2:	f107 031c 	add.w	r3, r7, #28
 8000de6:	2200      	movs	r2, #0
 8000de8:	601a      	str	r2, [r3, #0]
 8000dea:	605a      	str	r2, [r3, #4]
 8000dec:	609a      	str	r2, [r3, #8]
 8000dee:	60da      	str	r2, [r3, #12]
 8000df0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000df2:	4b71      	ldr	r3, [pc, #452]	@ (8000fb8 <MX_GPIO_Init+0x1dc>)
 8000df4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000df8:	4a6f      	ldr	r2, [pc, #444]	@ (8000fb8 <MX_GPIO_Init+0x1dc>)
 8000dfa:	f043 0310 	orr.w	r3, r3, #16
 8000dfe:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000e02:	4b6d      	ldr	r3, [pc, #436]	@ (8000fb8 <MX_GPIO_Init+0x1dc>)
 8000e04:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e08:	f003 0310 	and.w	r3, r3, #16
 8000e0c:	61bb      	str	r3, [r7, #24]
 8000e0e:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e10:	4b69      	ldr	r3, [pc, #420]	@ (8000fb8 <MX_GPIO_Init+0x1dc>)
 8000e12:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e16:	4a68      	ldr	r2, [pc, #416]	@ (8000fb8 <MX_GPIO_Init+0x1dc>)
 8000e18:	f043 0304 	orr.w	r3, r3, #4
 8000e1c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000e20:	4b65      	ldr	r3, [pc, #404]	@ (8000fb8 <MX_GPIO_Init+0x1dc>)
 8000e22:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e26:	f003 0304 	and.w	r3, r3, #4
 8000e2a:	617b      	str	r3, [r7, #20]
 8000e2c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000e2e:	4b62      	ldr	r3, [pc, #392]	@ (8000fb8 <MX_GPIO_Init+0x1dc>)
 8000e30:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e34:	4a60      	ldr	r2, [pc, #384]	@ (8000fb8 <MX_GPIO_Init+0x1dc>)
 8000e36:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000e3a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000e3e:	4b5e      	ldr	r3, [pc, #376]	@ (8000fb8 <MX_GPIO_Init+0x1dc>)
 8000e40:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e44:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000e48:	613b      	str	r3, [r7, #16]
 8000e4a:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e4c:	4b5a      	ldr	r3, [pc, #360]	@ (8000fb8 <MX_GPIO_Init+0x1dc>)
 8000e4e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e52:	4a59      	ldr	r2, [pc, #356]	@ (8000fb8 <MX_GPIO_Init+0x1dc>)
 8000e54:	f043 0301 	orr.w	r3, r3, #1
 8000e58:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000e5c:	4b56      	ldr	r3, [pc, #344]	@ (8000fb8 <MX_GPIO_Init+0x1dc>)
 8000e5e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e62:	f003 0301 	and.w	r3, r3, #1
 8000e66:	60fb      	str	r3, [r7, #12]
 8000e68:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e6a:	4b53      	ldr	r3, [pc, #332]	@ (8000fb8 <MX_GPIO_Init+0x1dc>)
 8000e6c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e70:	4a51      	ldr	r2, [pc, #324]	@ (8000fb8 <MX_GPIO_Init+0x1dc>)
 8000e72:	f043 0302 	orr.w	r3, r3, #2
 8000e76:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000e7a:	4b4f      	ldr	r3, [pc, #316]	@ (8000fb8 <MX_GPIO_Init+0x1dc>)
 8000e7c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e80:	f003 0302 	and.w	r3, r3, #2
 8000e84:	60bb      	str	r3, [r7, #8]
 8000e86:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e88:	4b4b      	ldr	r3, [pc, #300]	@ (8000fb8 <MX_GPIO_Init+0x1dc>)
 8000e8a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e8e:	4a4a      	ldr	r2, [pc, #296]	@ (8000fb8 <MX_GPIO_Init+0x1dc>)
 8000e90:	f043 0308 	orr.w	r3, r3, #8
 8000e94:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000e98:	4b47      	ldr	r3, [pc, #284]	@ (8000fb8 <MX_GPIO_Init+0x1dc>)
 8000e9a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e9e:	f003 0308 	and.w	r3, r3, #8
 8000ea2:	607b      	str	r3, [r7, #4]
 8000ea4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, EP_CS_Pin|EP_EN_Pin|EP_DC_Pin|EP_RES_Pin, GPIO_PIN_RESET);
 8000ea6:	2200      	movs	r2, #0
 8000ea8:	f44f 4158 	mov.w	r1, #55296	@ 0xd800
 8000eac:	4843      	ldr	r0, [pc, #268]	@ (8000fbc <MX_GPIO_Init+0x1e0>)
 8000eae:	f003 ff79 	bl	8004da4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(EC_EN_GPIO_Port, EC_EN_Pin, GPIO_PIN_RESET);
 8000eb2:	2200      	movs	r2, #0
 8000eb4:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000eb8:	4841      	ldr	r0, [pc, #260]	@ (8000fc0 <MX_GPIO_Init+0x1e4>)
 8000eba:	f003 ff73 	bl	8004da4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE2 PE9 PE10 PE0
                           PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_0
 8000ebe:	f240 6307 	movw	r3, #1543	@ 0x607
 8000ec2:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000ec4:	2303      	movs	r3, #3
 8000ec6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ec8:	2300      	movs	r3, #0
 8000eca:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000ecc:	f107 031c 	add.w	r3, r7, #28
 8000ed0:	4619      	mov	r1, r3
 8000ed2:	483a      	ldr	r0, [pc, #232]	@ (8000fbc <MX_GPIO_Init+0x1e0>)
 8000ed4:	f003 fcbc 	bl	8004850 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC13 PC0 PC1 PC2
                           PC3 PC4 PC5 PC6
                           PC7 PC8 PC9 PC11
                           PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2
 8000ed8:	f643 33ff 	movw	r3, #15359	@ 0x3bff
 8000edc:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
                          |GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_11
                          |GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000ede:	2303      	movs	r3, #3
 8000ee0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ee2:	2300      	movs	r3, #0
 8000ee4:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ee6:	f107 031c 	add.w	r3, r7, #28
 8000eea:	4619      	mov	r1, r3
 8000eec:	4835      	ldr	r0, [pc, #212]	@ (8000fc4 <MX_GPIO_Init+0x1e8>)
 8000eee:	f003 fcaf 	bl	8004850 <HAL_GPIO_Init>

  /*Configure GPIO pin : PH1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000ef2:	2302      	movs	r3, #2
 8000ef4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000ef6:	2303      	movs	r3, #3
 8000ef8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000efa:	2300      	movs	r3, #0
 8000efc:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8000efe:	f107 031c 	add.w	r3, r7, #28
 8000f02:	4619      	mov	r1, r3
 8000f04:	4830      	ldr	r0, [pc, #192]	@ (8000fc8 <MX_GPIO_Init+0x1ec>)
 8000f06:	f003 fca3 	bl	8004850 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA2 PA3 PA4 PA5
                           PA6 PA7 PA8 PA9
                           PA10 PA11 PA12 PA13
                           PA14 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
 8000f0a:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 8000f0e:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
                          |GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000f10:	2303      	movs	r3, #3
 8000f12:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f14:	2300      	movs	r3, #0
 8000f16:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f18:	f107 031c 	add.w	r3, r7, #28
 8000f1c:	4619      	mov	r1, r3
 8000f1e:	482b      	ldr	r0, [pc, #172]	@ (8000fcc <MX_GPIO_Init+0x1f0>)
 8000f20:	f003 fc96 	bl	8004850 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB11 PB14
                           PB15 PB3 PB4 PB5
                           PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_11|GPIO_PIN_14
 8000f24:	f64c 333b 	movw	r3, #52027	@ 0xcb3b
 8000f28:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_15|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
                          |GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000f2a:	2303      	movs	r3, #3
 8000f2c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f2e:	2300      	movs	r3, #0
 8000f30:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f32:	f107 031c 	add.w	r3, r7, #28
 8000f36:	4619      	mov	r1, r3
 8000f38:	4821      	ldr	r0, [pc, #132]	@ (8000fc0 <MX_GPIO_Init+0x1e4>)
 8000f3a:	f003 fc89 	bl	8004850 <HAL_GPIO_Init>

  /*Configure GPIO pins : EP_CS_Pin EP_EN_Pin EP_DC_Pin EP_RES_Pin */
  GPIO_InitStruct.Pin = EP_CS_Pin|EP_EN_Pin|EP_DC_Pin|EP_RES_Pin;
 8000f3e:	f44f 4358 	mov.w	r3, #55296	@ 0xd800
 8000f42:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f44:	2301      	movs	r3, #1
 8000f46:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f48:	2300      	movs	r3, #0
 8000f4a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f4c:	2300      	movs	r3, #0
 8000f4e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000f50:	f107 031c 	add.w	r3, r7, #28
 8000f54:	4619      	mov	r1, r3
 8000f56:	4819      	ldr	r0, [pc, #100]	@ (8000fbc <MX_GPIO_Init+0x1e0>)
 8000f58:	f003 fc7a 	bl	8004850 <HAL_GPIO_Init>

  /*Configure GPIO pin : EP_BUSY_Pin */
  GPIO_InitStruct.Pin = EP_BUSY_Pin;
 8000f5c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000f60:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f62:	2300      	movs	r3, #0
 8000f64:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f66:	2300      	movs	r3, #0
 8000f68:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(EP_BUSY_GPIO_Port, &GPIO_InitStruct);
 8000f6a:	f107 031c 	add.w	r3, r7, #28
 8000f6e:	4619      	mov	r1, r3
 8000f70:	4812      	ldr	r0, [pc, #72]	@ (8000fbc <MX_GPIO_Init+0x1e0>)
 8000f72:	f003 fc6d 	bl	8004850 <HAL_GPIO_Init>

  /*Configure GPIO pin : EC_EN_Pin */
  GPIO_InitStruct.Pin = EC_EN_Pin;
 8000f76:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000f7a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f7c:	2301      	movs	r3, #1
 8000f7e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f80:	2300      	movs	r3, #0
 8000f82:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f84:	2300      	movs	r3, #0
 8000f86:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(EC_EN_GPIO_Port, &GPIO_InitStruct);
 8000f88:	f107 031c 	add.w	r3, r7, #28
 8000f8c:	4619      	mov	r1, r3
 8000f8e:	480c      	ldr	r0, [pc, #48]	@ (8000fc0 <MX_GPIO_Init+0x1e4>)
 8000f90:	f003 fc5e 	bl	8004850 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD8 PD9 PD10 PD11
                           PD12 PD13 PD14 PD15
                           PD0 PD1 PD2 PD3
                           PD4 PD5 PD6 PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8000f94:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000f98:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
                          |GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000f9a:	2303      	movs	r3, #3
 8000f9c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000fa2:	f107 031c 	add.w	r3, r7, #28
 8000fa6:	4619      	mov	r1, r3
 8000fa8:	4809      	ldr	r0, [pc, #36]	@ (8000fd0 <MX_GPIO_Init+0x1f4>)
 8000faa:	f003 fc51 	bl	8004850 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000fae:	bf00      	nop
 8000fb0:	3730      	adds	r7, #48	@ 0x30
 8000fb2:	46bd      	mov	sp, r7
 8000fb4:	bd80      	pop	{r7, pc}
 8000fb6:	bf00      	nop
 8000fb8:	58024400 	.word	0x58024400
 8000fbc:	58021000 	.word	0x58021000
 8000fc0:	58020400 	.word	0x58020400
 8000fc4:	58020800 	.word	0x58020800
 8000fc8:	58021c00 	.word	0x58021c00
 8000fcc:	58020000 	.word	0x58020000
 8000fd0:	58020c00 	.word	0x58020c00

08000fd4 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	b084      	sub	sp, #16
 8000fd8:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8000fda:	463b      	mov	r3, r7
 8000fdc:	2200      	movs	r2, #0
 8000fde:	601a      	str	r2, [r3, #0]
 8000fe0:	605a      	str	r2, [r3, #4]
 8000fe2:	609a      	str	r2, [r3, #8]
 8000fe4:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8000fe6:	f000 fec3 	bl	8001d70 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8000fea:	2301      	movs	r3, #1
 8000fec:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8000fee:	2300      	movs	r3, #0
 8000ff0:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8000ff6:	231f      	movs	r3, #31
 8000ff8:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8000ffa:	2387      	movs	r3, #135	@ 0x87
 8000ffc:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8000ffe:	2300      	movs	r3, #0
 8001000:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8001002:	2300      	movs	r3, #0
 8001004:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8001006:	2301      	movs	r3, #1
 8001008:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 800100a:	2301      	movs	r3, #1
 800100c:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 800100e:	2300      	movs	r3, #0
 8001010:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8001012:	2300      	movs	r3, #0
 8001014:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8001016:	463b      	mov	r3, r7
 8001018:	4618      	mov	r0, r3
 800101a:	f000 fee1 	bl	8001de0 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 800101e:	2004      	movs	r0, #4
 8001020:	f000 febe 	bl	8001da0 <HAL_MPU_Enable>

}
 8001024:	bf00      	nop
 8001026:	3710      	adds	r7, #16
 8001028:	46bd      	mov	sp, r7
 800102a:	bd80      	pop	{r7, pc}

0800102c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800102c:	b480      	push	{r7}
 800102e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001030:	b672      	cpsid	i
}
 8001032:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001034:	bf00      	nop
 8001036:	e7fd      	b.n	8001034 <Error_Handler+0x8>

08001038 <assert_failed>:
  * @param  file: pointer to the source file name
  * @param  line: assert_param error line source number
  * @retval None
  */
void assert_failed(uint8_t *file, uint32_t line)
{
 8001038:	b480      	push	{r7}
 800103a:	b083      	sub	sp, #12
 800103c:	af00      	add	r7, sp, #0
 800103e:	6078      	str	r0, [r7, #4]
 8001040:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  /* User can add his own implementation to report the file name and line number,
     ex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
  /* USER CODE END 6 */
}
 8001042:	bf00      	nop
 8001044:	370c      	adds	r7, #12
 8001046:	46bd      	mov	sp, r7
 8001048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800104c:	4770      	bx	lr
	...

08001050 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001050:	b480      	push	{r7}
 8001052:	b083      	sub	sp, #12
 8001054:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001056:	4b0a      	ldr	r3, [pc, #40]	@ (8001080 <HAL_MspInit+0x30>)
 8001058:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800105c:	4a08      	ldr	r2, [pc, #32]	@ (8001080 <HAL_MspInit+0x30>)
 800105e:	f043 0302 	orr.w	r3, r3, #2
 8001062:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001066:	4b06      	ldr	r3, [pc, #24]	@ (8001080 <HAL_MspInit+0x30>)
 8001068:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800106c:	f003 0302 	and.w	r3, r3, #2
 8001070:	607b      	str	r3, [r7, #4]
 8001072:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001074:	bf00      	nop
 8001076:	370c      	adds	r7, #12
 8001078:	46bd      	mov	sp, r7
 800107a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107e:	4770      	bx	lr
 8001080:	58024400 	.word	0x58024400

08001084 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001084:	b580      	push	{r7, lr}
 8001086:	b0ba      	sub	sp, #232	@ 0xe8
 8001088:	af00      	add	r7, sp, #0
 800108a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800108c:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001090:	2200      	movs	r2, #0
 8001092:	601a      	str	r2, [r3, #0]
 8001094:	605a      	str	r2, [r3, #4]
 8001096:	609a      	str	r2, [r3, #8]
 8001098:	60da      	str	r2, [r3, #12]
 800109a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800109c:	f107 0310 	add.w	r3, r7, #16
 80010a0:	22c0      	movs	r2, #192	@ 0xc0
 80010a2:	2100      	movs	r1, #0
 80010a4:	4618      	mov	r0, r3
 80010a6:	f00c fe3d 	bl	800dd24 <memset>
  if(hi2c->Instance==I2C1)
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	681b      	ldr	r3, [r3, #0]
 80010ae:	4a26      	ldr	r2, [pc, #152]	@ (8001148 <HAL_I2C_MspInit+0xc4>)
 80010b0:	4293      	cmp	r3, r2
 80010b2:	d145      	bne.n	8001140 <HAL_I2C_MspInit+0xbc>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80010b4:	f04f 0208 	mov.w	r2, #8
 80010b8:	f04f 0300 	mov.w	r3, #0
 80010bc:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 80010c0:	2300      	movs	r3, #0
 80010c2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80010c6:	f107 0310 	add.w	r3, r7, #16
 80010ca:	4618      	mov	r0, r3
 80010cc:	f005 fbea 	bl	80068a4 <HAL_RCCEx_PeriphCLKConfig>
 80010d0:	4603      	mov	r3, r0
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d001      	beq.n	80010da <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 80010d6:	f7ff ffa9 	bl	800102c <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80010da:	4b1c      	ldr	r3, [pc, #112]	@ (800114c <HAL_I2C_MspInit+0xc8>)
 80010dc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80010e0:	4a1a      	ldr	r2, [pc, #104]	@ (800114c <HAL_I2C_MspInit+0xc8>)
 80010e2:	f043 0302 	orr.w	r3, r3, #2
 80010e6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80010ea:	4b18      	ldr	r3, [pc, #96]	@ (800114c <HAL_I2C_MspInit+0xc8>)
 80010ec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80010f0:	f003 0302 	and.w	r3, r3, #2
 80010f4:	60fb      	str	r3, [r7, #12]
 80010f6:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GY_SCL_Pin|GY_SDA_Pin;
 80010f8:	23c0      	movs	r3, #192	@ 0xc0
 80010fa:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80010fe:	2312      	movs	r3, #18
 8001100:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001104:	2300      	movs	r3, #0
 8001106:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800110a:	2300      	movs	r3, #0
 800110c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001110:	2304      	movs	r3, #4
 8001112:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001116:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800111a:	4619      	mov	r1, r3
 800111c:	480c      	ldr	r0, [pc, #48]	@ (8001150 <HAL_I2C_MspInit+0xcc>)
 800111e:	f003 fb97 	bl	8004850 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001122:	4b0a      	ldr	r3, [pc, #40]	@ (800114c <HAL_I2C_MspInit+0xc8>)
 8001124:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001128:	4a08      	ldr	r2, [pc, #32]	@ (800114c <HAL_I2C_MspInit+0xc8>)
 800112a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800112e:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001132:	4b06      	ldr	r3, [pc, #24]	@ (800114c <HAL_I2C_MspInit+0xc8>)
 8001134:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001138:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800113c:	60bb      	str	r3, [r7, #8]
 800113e:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001140:	bf00      	nop
 8001142:	37e8      	adds	r7, #232	@ 0xe8
 8001144:	46bd      	mov	sp, r7
 8001146:	bd80      	pop	{r7, pc}
 8001148:	40005400 	.word	0x40005400
 800114c:	58024400 	.word	0x58024400
 8001150:	58020400 	.word	0x58020400

08001154 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001154:	b580      	push	{r7, lr}
 8001156:	b0bc      	sub	sp, #240	@ 0xf0
 8001158:	af00      	add	r7, sp, #0
 800115a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800115c:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001160:	2200      	movs	r2, #0
 8001162:	601a      	str	r2, [r3, #0]
 8001164:	605a      	str	r2, [r3, #4]
 8001166:	609a      	str	r2, [r3, #8]
 8001168:	60da      	str	r2, [r3, #12]
 800116a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800116c:	f107 0318 	add.w	r3, r7, #24
 8001170:	22c0      	movs	r2, #192	@ 0xc0
 8001172:	2100      	movs	r1, #0
 8001174:	4618      	mov	r0, r3
 8001176:	f00c fdd5 	bl	800dd24 <memset>
  if(hspi->Instance==SPI3)
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	4a38      	ldr	r2, [pc, #224]	@ (8001260 <HAL_SPI_MspInit+0x10c>)
 8001180:	4293      	cmp	r3, r2
 8001182:	d169      	bne.n	8001258 <HAL_SPI_MspInit+0x104>

    /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI3;
 8001184:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001188:	f04f 0300 	mov.w	r3, #0
 800118c:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8001190:	2300      	movs	r3, #0
 8001192:	67bb      	str	r3, [r7, #120]	@ 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001194:	f107 0318 	add.w	r3, r7, #24
 8001198:	4618      	mov	r0, r3
 800119a:	f005 fb83 	bl	80068a4 <HAL_RCCEx_PeriphCLKConfig>
 800119e:	4603      	mov	r3, r0
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d001      	beq.n	80011a8 <HAL_SPI_MspInit+0x54>
    {
      Error_Handler();
 80011a4:	f7ff ff42 	bl	800102c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 80011a8:	4b2e      	ldr	r3, [pc, #184]	@ (8001264 <HAL_SPI_MspInit+0x110>)
 80011aa:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80011ae:	4a2d      	ldr	r2, [pc, #180]	@ (8001264 <HAL_SPI_MspInit+0x110>)
 80011b0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80011b4:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80011b8:	4b2a      	ldr	r3, [pc, #168]	@ (8001264 <HAL_SPI_MspInit+0x110>)
 80011ba:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80011be:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80011c2:	617b      	str	r3, [r7, #20]
 80011c4:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80011c6:	4b27      	ldr	r3, [pc, #156]	@ (8001264 <HAL_SPI_MspInit+0x110>)
 80011c8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80011cc:	4a25      	ldr	r2, [pc, #148]	@ (8001264 <HAL_SPI_MspInit+0x110>)
 80011ce:	f043 0302 	orr.w	r3, r3, #2
 80011d2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80011d6:	4b23      	ldr	r3, [pc, #140]	@ (8001264 <HAL_SPI_MspInit+0x110>)
 80011d8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80011dc:	f003 0302 	and.w	r3, r3, #2
 80011e0:	613b      	str	r3, [r7, #16]
 80011e2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80011e4:	4b1f      	ldr	r3, [pc, #124]	@ (8001264 <HAL_SPI_MspInit+0x110>)
 80011e6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80011ea:	4a1e      	ldr	r2, [pc, #120]	@ (8001264 <HAL_SPI_MspInit+0x110>)
 80011ec:	f043 0304 	orr.w	r3, r3, #4
 80011f0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80011f4:	4b1b      	ldr	r3, [pc, #108]	@ (8001264 <HAL_SPI_MspInit+0x110>)
 80011f6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80011fa:	f003 0304 	and.w	r3, r3, #4
 80011fe:	60fb      	str	r3, [r7, #12]
 8001200:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PB2     ------> SPI3_MOSI
    PC10     ------> SPI3_SCK
    */
    GPIO_InitStruct.Pin = EP_SDA_Pin;
 8001202:	2304      	movs	r3, #4
 8001204:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001208:	2302      	movs	r3, #2
 800120a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800120e:	2300      	movs	r3, #0
 8001210:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001214:	2300      	movs	r3, #0
 8001216:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI3;
 800121a:	2307      	movs	r3, #7
 800121c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(EP_SDA_GPIO_Port, &GPIO_InitStruct);
 8001220:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001224:	4619      	mov	r1, r3
 8001226:	4810      	ldr	r0, [pc, #64]	@ (8001268 <HAL_SPI_MspInit+0x114>)
 8001228:	f003 fb12 	bl	8004850 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = EP_SCK_Pin;
 800122c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001230:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001234:	2302      	movs	r3, #2
 8001236:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800123a:	2300      	movs	r3, #0
 800123c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001240:	2300      	movs	r3, #0
 8001242:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001246:	2306      	movs	r3, #6
 8001248:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(EP_SCK_GPIO_Port, &GPIO_InitStruct);
 800124c:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001250:	4619      	mov	r1, r3
 8001252:	4806      	ldr	r0, [pc, #24]	@ (800126c <HAL_SPI_MspInit+0x118>)
 8001254:	f003 fafc 	bl	8004850 <HAL_GPIO_Init>

    /* USER CODE END SPI3_MspInit 1 */

  }

}
 8001258:	bf00      	nop
 800125a:	37f0      	adds	r7, #240	@ 0xf0
 800125c:	46bd      	mov	sp, r7
 800125e:	bd80      	pop	{r7, pc}
 8001260:	40003c00 	.word	0x40003c00
 8001264:	58024400 	.word	0x58024400
 8001268:	58020400 	.word	0x58020400
 800126c:	58020800 	.word	0x58020800

08001270 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	b086      	sub	sp, #24
 8001274:	af00      	add	r7, sp, #0
 8001276:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	4a27      	ldr	r2, [pc, #156]	@ (800131c <HAL_TIM_Base_MspInit+0xac>)
 800127e:	4293      	cmp	r3, r2
 8001280:	d10f      	bne.n	80012a2 <HAL_TIM_Base_MspInit+0x32>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001282:	4b27      	ldr	r3, [pc, #156]	@ (8001320 <HAL_TIM_Base_MspInit+0xb0>)
 8001284:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001288:	4a25      	ldr	r2, [pc, #148]	@ (8001320 <HAL_TIM_Base_MspInit+0xb0>)
 800128a:	f043 0301 	orr.w	r3, r3, #1
 800128e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001292:	4b23      	ldr	r3, [pc, #140]	@ (8001320 <HAL_TIM_Base_MspInit+0xb0>)
 8001294:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001298:	f003 0301 	and.w	r3, r3, #1
 800129c:	617b      	str	r3, [r7, #20]
 800129e:	697b      	ldr	r3, [r7, #20]
    /* USER CODE BEGIN TIM3_MspInit 1 */

    /* USER CODE END TIM3_MspInit 1 */
  }

}
 80012a0:	e038      	b.n	8001314 <HAL_TIM_Base_MspInit+0xa4>
  else if(htim_base->Instance==TIM2)
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80012aa:	d117      	bne.n	80012dc <HAL_TIM_Base_MspInit+0x6c>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80012ac:	4b1c      	ldr	r3, [pc, #112]	@ (8001320 <HAL_TIM_Base_MspInit+0xb0>)
 80012ae:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80012b2:	4a1b      	ldr	r2, [pc, #108]	@ (8001320 <HAL_TIM_Base_MspInit+0xb0>)
 80012b4:	f043 0301 	orr.w	r3, r3, #1
 80012b8:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80012bc:	4b18      	ldr	r3, [pc, #96]	@ (8001320 <HAL_TIM_Base_MspInit+0xb0>)
 80012be:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80012c2:	f003 0301 	and.w	r3, r3, #1
 80012c6:	613b      	str	r3, [r7, #16]
 80012c8:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80012ca:	2200      	movs	r2, #0
 80012cc:	2100      	movs	r1, #0
 80012ce:	201c      	movs	r0, #28
 80012d0:	f000 fd00 	bl	8001cd4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80012d4:	201c      	movs	r0, #28
 80012d6:	f000 fd27 	bl	8001d28 <HAL_NVIC_EnableIRQ>
}
 80012da:	e01b      	b.n	8001314 <HAL_TIM_Base_MspInit+0xa4>
  else if(htim_base->Instance==TIM3)
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	4a10      	ldr	r2, [pc, #64]	@ (8001324 <HAL_TIM_Base_MspInit+0xb4>)
 80012e2:	4293      	cmp	r3, r2
 80012e4:	d116      	bne.n	8001314 <HAL_TIM_Base_MspInit+0xa4>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80012e6:	4b0e      	ldr	r3, [pc, #56]	@ (8001320 <HAL_TIM_Base_MspInit+0xb0>)
 80012e8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80012ec:	4a0c      	ldr	r2, [pc, #48]	@ (8001320 <HAL_TIM_Base_MspInit+0xb0>)
 80012ee:	f043 0302 	orr.w	r3, r3, #2
 80012f2:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80012f6:	4b0a      	ldr	r3, [pc, #40]	@ (8001320 <HAL_TIM_Base_MspInit+0xb0>)
 80012f8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80012fc:	f003 0302 	and.w	r3, r3, #2
 8001300:	60fb      	str	r3, [r7, #12]
 8001302:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001304:	2200      	movs	r2, #0
 8001306:	2100      	movs	r1, #0
 8001308:	201d      	movs	r0, #29
 800130a:	f000 fce3 	bl	8001cd4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800130e:	201d      	movs	r0, #29
 8001310:	f000 fd0a 	bl	8001d28 <HAL_NVIC_EnableIRQ>
}
 8001314:	bf00      	nop
 8001316:	3718      	adds	r7, #24
 8001318:	46bd      	mov	sp, r7
 800131a:	bd80      	pop	{r7, pc}
 800131c:	40010000 	.word	0x40010000
 8001320:	58024400 	.word	0x58024400
 8001324:	40000400 	.word	0x40000400

08001328 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001328:	b580      	push	{r7, lr}
 800132a:	b0be      	sub	sp, #248	@ 0xf8
 800132c:	af00      	add	r7, sp, #0
 800132e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001330:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8001334:	2200      	movs	r2, #0
 8001336:	601a      	str	r2, [r3, #0]
 8001338:	605a      	str	r2, [r3, #4]
 800133a:	609a      	str	r2, [r3, #8]
 800133c:	60da      	str	r2, [r3, #12]
 800133e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001340:	f107 0320 	add.w	r3, r7, #32
 8001344:	22c0      	movs	r2, #192	@ 0xc0
 8001346:	2100      	movs	r1, #0
 8001348:	4618      	mov	r0, r3
 800134a:	f00c fceb 	bl	800dd24 <memset>
  if(huart->Instance==UART4)
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	4a97      	ldr	r2, [pc, #604]	@ (80015b0 <HAL_UART_MspInit+0x288>)
 8001354:	4293      	cmp	r3, r2
 8001356:	d17d      	bne.n	8001454 <HAL_UART_MspInit+0x12c>

    /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8001358:	f04f 0202 	mov.w	r2, #2
 800135c:	f04f 0300 	mov.w	r3, #0
 8001360:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8001364:	2300      	movs	r3, #0
 8001366:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800136a:	f107 0320 	add.w	r3, r7, #32
 800136e:	4618      	mov	r0, r3
 8001370:	f005 fa98 	bl	80068a4 <HAL_RCCEx_PeriphCLKConfig>
 8001374:	4603      	mov	r3, r0
 8001376:	2b00      	cmp	r3, #0
 8001378:	d001      	beq.n	800137e <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 800137a:	f7ff fe57 	bl	800102c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 800137e:	4b8d      	ldr	r3, [pc, #564]	@ (80015b4 <HAL_UART_MspInit+0x28c>)
 8001380:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001384:	4a8b      	ldr	r2, [pc, #556]	@ (80015b4 <HAL_UART_MspInit+0x28c>)
 8001386:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800138a:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800138e:	4b89      	ldr	r3, [pc, #548]	@ (80015b4 <HAL_UART_MspInit+0x28c>)
 8001390:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001394:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001398:	61fb      	str	r3, [r7, #28]
 800139a:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800139c:	4b85      	ldr	r3, [pc, #532]	@ (80015b4 <HAL_UART_MspInit+0x28c>)
 800139e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80013a2:	4a84      	ldr	r2, [pc, #528]	@ (80015b4 <HAL_UART_MspInit+0x28c>)
 80013a4:	f043 0301 	orr.w	r3, r3, #1
 80013a8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80013ac:	4b81      	ldr	r3, [pc, #516]	@ (80015b4 <HAL_UART_MspInit+0x28c>)
 80013ae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80013b2:	f003 0301 	and.w	r3, r3, #1
 80013b6:	61bb      	str	r3, [r7, #24]
 80013b8:	69bb      	ldr	r3, [r7, #24]
    /**UART4 GPIO Configuration
    PA0     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPS_TX_Pin|GPS_RX_Pin;
 80013ba:	2303      	movs	r3, #3
 80013bc:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013c0:	2302      	movs	r3, #2
 80013c2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013c6:	2300      	movs	r3, #0
 80013c8:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013cc:	2300      	movs	r3, #0
 80013ce:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 80013d2:	2308      	movs	r3, #8
 80013d4:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013d8:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 80013dc:	4619      	mov	r1, r3
 80013de:	4876      	ldr	r0, [pc, #472]	@ (80015b8 <HAL_UART_MspInit+0x290>)
 80013e0:	f003 fa36 	bl	8004850 <HAL_GPIO_Init>

    /* UART4 DMA Init */
    /* UART4_RX Init */
    hdma_uart4_rx.Instance = DMA1_Stream0;
 80013e4:	4b75      	ldr	r3, [pc, #468]	@ (80015bc <HAL_UART_MspInit+0x294>)
 80013e6:	4a76      	ldr	r2, [pc, #472]	@ (80015c0 <HAL_UART_MspInit+0x298>)
 80013e8:	601a      	str	r2, [r3, #0]
    hdma_uart4_rx.Init.Request = DMA_REQUEST_UART4_RX;
 80013ea:	4b74      	ldr	r3, [pc, #464]	@ (80015bc <HAL_UART_MspInit+0x294>)
 80013ec:	223f      	movs	r2, #63	@ 0x3f
 80013ee:	605a      	str	r2, [r3, #4]
    hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80013f0:	4b72      	ldr	r3, [pc, #456]	@ (80015bc <HAL_UART_MspInit+0x294>)
 80013f2:	2200      	movs	r2, #0
 80013f4:	609a      	str	r2, [r3, #8]
    hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80013f6:	4b71      	ldr	r3, [pc, #452]	@ (80015bc <HAL_UART_MspInit+0x294>)
 80013f8:	2200      	movs	r2, #0
 80013fa:	60da      	str	r2, [r3, #12]
    hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 80013fc:	4b6f      	ldr	r3, [pc, #444]	@ (80015bc <HAL_UART_MspInit+0x294>)
 80013fe:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001402:	611a      	str	r2, [r3, #16]
    hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001404:	4b6d      	ldr	r3, [pc, #436]	@ (80015bc <HAL_UART_MspInit+0x294>)
 8001406:	2200      	movs	r2, #0
 8001408:	615a      	str	r2, [r3, #20]
    hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800140a:	4b6c      	ldr	r3, [pc, #432]	@ (80015bc <HAL_UART_MspInit+0x294>)
 800140c:	2200      	movs	r2, #0
 800140e:	619a      	str	r2, [r3, #24]
    hdma_uart4_rx.Init.Mode = DMA_CIRCULAR;
 8001410:	4b6a      	ldr	r3, [pc, #424]	@ (80015bc <HAL_UART_MspInit+0x294>)
 8001412:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001416:	61da      	str	r2, [r3, #28]
    hdma_uart4_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001418:	4b68      	ldr	r3, [pc, #416]	@ (80015bc <HAL_UART_MspInit+0x294>)
 800141a:	2200      	movs	r2, #0
 800141c:	621a      	str	r2, [r3, #32]
    hdma_uart4_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800141e:	4b67      	ldr	r3, [pc, #412]	@ (80015bc <HAL_UART_MspInit+0x294>)
 8001420:	2200      	movs	r2, #0
 8001422:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 8001424:	4865      	ldr	r0, [pc, #404]	@ (80015bc <HAL_UART_MspInit+0x294>)
 8001426:	f000 fe51 	bl	80020cc <HAL_DMA_Init>
 800142a:	4603      	mov	r3, r0
 800142c:	2b00      	cmp	r3, #0
 800142e:	d001      	beq.n	8001434 <HAL_UART_MspInit+0x10c>
    {
      Error_Handler();
 8001430:	f7ff fdfc 	bl	800102c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_uart4_rx);
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	4a61      	ldr	r2, [pc, #388]	@ (80015bc <HAL_UART_MspInit+0x294>)
 8001438:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 800143c:	4a5f      	ldr	r2, [pc, #380]	@ (80015bc <HAL_UART_MspInit+0x294>)
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	6393      	str	r3, [r2, #56]	@ 0x38

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 8001442:	2200      	movs	r2, #0
 8001444:	2100      	movs	r1, #0
 8001446:	2034      	movs	r0, #52	@ 0x34
 8001448:	f000 fc44 	bl	8001cd4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 800144c:	2034      	movs	r0, #52	@ 0x34
 800144e:	f000 fc6b 	bl	8001d28 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN UART7_MspInit 1 */

    /* USER CODE END UART7_MspInit 1 */
  }

}
 8001452:	e0a8      	b.n	80015a6 <HAL_UART_MspInit+0x27e>
  else if(huart->Instance==UART5)
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	4a5a      	ldr	r2, [pc, #360]	@ (80015c4 <HAL_UART_MspInit+0x29c>)
 800145a:	4293      	cmp	r3, r2
 800145c:	d14f      	bne.n	80014fe <HAL_UART_MspInit+0x1d6>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART5;
 800145e:	f04f 0202 	mov.w	r2, #2
 8001462:	f04f 0300 	mov.w	r3, #0
 8001466:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 800146a:	2300      	movs	r3, #0
 800146c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001470:	f107 0320 	add.w	r3, r7, #32
 8001474:	4618      	mov	r0, r3
 8001476:	f005 fa15 	bl	80068a4 <HAL_RCCEx_PeriphCLKConfig>
 800147a:	4603      	mov	r3, r0
 800147c:	2b00      	cmp	r3, #0
 800147e:	d001      	beq.n	8001484 <HAL_UART_MspInit+0x15c>
      Error_Handler();
 8001480:	f7ff fdd4 	bl	800102c <Error_Handler>
    __HAL_RCC_UART5_CLK_ENABLE();
 8001484:	4b4b      	ldr	r3, [pc, #300]	@ (80015b4 <HAL_UART_MspInit+0x28c>)
 8001486:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800148a:	4a4a      	ldr	r2, [pc, #296]	@ (80015b4 <HAL_UART_MspInit+0x28c>)
 800148c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001490:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001494:	4b47      	ldr	r3, [pc, #284]	@ (80015b4 <HAL_UART_MspInit+0x28c>)
 8001496:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800149a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800149e:	617b      	str	r3, [r7, #20]
 80014a0:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80014a2:	4b44      	ldr	r3, [pc, #272]	@ (80015b4 <HAL_UART_MspInit+0x28c>)
 80014a4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80014a8:	4a42      	ldr	r2, [pc, #264]	@ (80015b4 <HAL_UART_MspInit+0x28c>)
 80014aa:	f043 0302 	orr.w	r3, r3, #2
 80014ae:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80014b2:	4b40      	ldr	r3, [pc, #256]	@ (80015b4 <HAL_UART_MspInit+0x28c>)
 80014b4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80014b8:	f003 0302 	and.w	r3, r3, #2
 80014bc:	613b      	str	r3, [r7, #16]
 80014be:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = BT_RX_Pin|BT_TX_Pin;
 80014c0:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 80014c4:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014c8:	2302      	movs	r3, #2
 80014ca:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ce:	2300      	movs	r3, #0
 80014d0:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014d4:	2300      	movs	r3, #0
 80014d6:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF14_UART5;
 80014da:	230e      	movs	r3, #14
 80014dc:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014e0:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 80014e4:	4619      	mov	r1, r3
 80014e6:	4838      	ldr	r0, [pc, #224]	@ (80015c8 <HAL_UART_MspInit+0x2a0>)
 80014e8:	f003 f9b2 	bl	8004850 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(UART5_IRQn, 0, 0);
 80014ec:	2200      	movs	r2, #0
 80014ee:	2100      	movs	r1, #0
 80014f0:	2035      	movs	r0, #53	@ 0x35
 80014f2:	f000 fbef 	bl	8001cd4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
 80014f6:	2035      	movs	r0, #53	@ 0x35
 80014f8:	f000 fc16 	bl	8001d28 <HAL_NVIC_EnableIRQ>
}
 80014fc:	e053      	b.n	80015a6 <HAL_UART_MspInit+0x27e>
  else if(huart->Instance==UART7)
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	4a32      	ldr	r2, [pc, #200]	@ (80015cc <HAL_UART_MspInit+0x2a4>)
 8001504:	4293      	cmp	r3, r2
 8001506:	d14e      	bne.n	80015a6 <HAL_UART_MspInit+0x27e>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART7;
 8001508:	f04f 0202 	mov.w	r2, #2
 800150c:	f04f 0300 	mov.w	r3, #0
 8001510:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8001514:	2300      	movs	r3, #0
 8001516:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800151a:	f107 0320 	add.w	r3, r7, #32
 800151e:	4618      	mov	r0, r3
 8001520:	f005 f9c0 	bl	80068a4 <HAL_RCCEx_PeriphCLKConfig>
 8001524:	4603      	mov	r3, r0
 8001526:	2b00      	cmp	r3, #0
 8001528:	d001      	beq.n	800152e <HAL_UART_MspInit+0x206>
      Error_Handler();
 800152a:	f7ff fd7f 	bl	800102c <Error_Handler>
    __HAL_RCC_UART7_CLK_ENABLE();
 800152e:	4b21      	ldr	r3, [pc, #132]	@ (80015b4 <HAL_UART_MspInit+0x28c>)
 8001530:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001534:	4a1f      	ldr	r2, [pc, #124]	@ (80015b4 <HAL_UART_MspInit+0x28c>)
 8001536:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800153a:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800153e:	4b1d      	ldr	r3, [pc, #116]	@ (80015b4 <HAL_UART_MspInit+0x28c>)
 8001540:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001544:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8001548:	60fb      	str	r3, [r7, #12]
 800154a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800154c:	4b19      	ldr	r3, [pc, #100]	@ (80015b4 <HAL_UART_MspInit+0x28c>)
 800154e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001552:	4a18      	ldr	r2, [pc, #96]	@ (80015b4 <HAL_UART_MspInit+0x28c>)
 8001554:	f043 0310 	orr.w	r3, r3, #16
 8001558:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800155c:	4b15      	ldr	r3, [pc, #84]	@ (80015b4 <HAL_UART_MspInit+0x28c>)
 800155e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001562:	f003 0310 	and.w	r3, r3, #16
 8001566:	60bb      	str	r3, [r7, #8]
 8001568:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = WL_RX_Pin|WL_TX_Pin;
 800156a:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 800156e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001572:	2302      	movs	r3, #2
 8001574:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001578:	2300      	movs	r3, #0
 800157a:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800157e:	2300      	movs	r3, #0
 8001580:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF7_UART7;
 8001584:	2307      	movs	r3, #7
 8001586:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800158a:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 800158e:	4619      	mov	r1, r3
 8001590:	480f      	ldr	r0, [pc, #60]	@ (80015d0 <HAL_UART_MspInit+0x2a8>)
 8001592:	f003 f95d 	bl	8004850 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(UART7_IRQn, 0, 0);
 8001596:	2200      	movs	r2, #0
 8001598:	2100      	movs	r1, #0
 800159a:	2052      	movs	r0, #82	@ 0x52
 800159c:	f000 fb9a 	bl	8001cd4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART7_IRQn);
 80015a0:	2052      	movs	r0, #82	@ 0x52
 80015a2:	f000 fbc1 	bl	8001d28 <HAL_NVIC_EnableIRQ>
}
 80015a6:	bf00      	nop
 80015a8:	37f8      	adds	r7, #248	@ 0xf8
 80015aa:	46bd      	mov	sp, r7
 80015ac:	bd80      	pop	{r7, pc}
 80015ae:	bf00      	nop
 80015b0:	40004c00 	.word	0x40004c00
 80015b4:	58024400 	.word	0x58024400
 80015b8:	58020000 	.word	0x58020000
 80015bc:	240004d8 	.word	0x240004d8
 80015c0:	40020010 	.word	0x40020010
 80015c4:	40005000 	.word	0x40005000
 80015c8:	58020400 	.word	0x58020400
 80015cc:	40007800 	.word	0x40007800
 80015d0:	58021000 	.word	0x58021000

080015d4 <HAL_SAI_MspInit>:
}

static uint32_t SAI1_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* hsai)
{
 80015d4:	b580      	push	{r7, lr}
 80015d6:	b0ba      	sub	sp, #232	@ 0xe8
 80015d8:	af00      	add	r7, sp, #0
 80015da:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80015dc:	f107 0310 	add.w	r3, r7, #16
 80015e0:	22c0      	movs	r2, #192	@ 0xc0
 80015e2:	2100      	movs	r1, #0
 80015e4:	4618      	mov	r0, r3
 80015e6:	f00c fb9d 	bl	800dd24 <memset>
/* SAI1 */
    if(hsai->Instance==SAI1_Block_A)
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	4a45      	ldr	r2, [pc, #276]	@ (8001704 <HAL_SAI_MspInit+0x130>)
 80015f0:	4293      	cmp	r3, r2
 80015f2:	d13e      	bne.n	8001672 <HAL_SAI_MspInit+0x9e>
    {
    /* Peripheral clock enable */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SAI1;
 80015f4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80015f8:	f04f 0300 	mov.w	r3, #0
 80015fc:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLL;
 8001600:	2300      	movs	r3, #0
 8001602:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001604:	f107 0310 	add.w	r3, r7, #16
 8001608:	4618      	mov	r0, r3
 800160a:	f005 f94b 	bl	80068a4 <HAL_RCCEx_PeriphCLKConfig>
 800160e:	4603      	mov	r3, r0
 8001610:	2b00      	cmp	r3, #0
 8001612:	d001      	beq.n	8001618 <HAL_SAI_MspInit+0x44>
    {
      Error_Handler();
 8001614:	f7ff fd0a 	bl	800102c <Error_Handler>
    }

    if (SAI1_client == 0)
 8001618:	4b3b      	ldr	r3, [pc, #236]	@ (8001708 <HAL_SAI_MspInit+0x134>)
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	2b00      	cmp	r3, #0
 800161e:	d10e      	bne.n	800163e <HAL_SAI_MspInit+0x6a>
    {
       __HAL_RCC_SAI1_CLK_ENABLE();
 8001620:	4b3a      	ldr	r3, [pc, #232]	@ (800170c <HAL_SAI_MspInit+0x138>)
 8001622:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001626:	4a39      	ldr	r2, [pc, #228]	@ (800170c <HAL_SAI_MspInit+0x138>)
 8001628:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800162c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001630:	4b36      	ldr	r3, [pc, #216]	@ (800170c <HAL_SAI_MspInit+0x138>)
 8001632:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001636:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800163a:	60fb      	str	r3, [r7, #12]
 800163c:	68fb      	ldr	r3, [r7, #12]
    }
    SAI1_client ++;
 800163e:	4b32      	ldr	r3, [pc, #200]	@ (8001708 <HAL_SAI_MspInit+0x134>)
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	3301      	adds	r3, #1
 8001644:	4a30      	ldr	r2, [pc, #192]	@ (8001708 <HAL_SAI_MspInit+0x134>)
 8001646:	6013      	str	r3, [r2, #0]
    /**SAI1_A_Block_A GPIO Configuration
    PE4     ------> SAI1_FS_A
    PE5     ------> SAI1_SCK_A
    PE6     ------> SAI1_SD_A
    */
    GPIO_InitStruct.Pin = SAI_FS_Pin|SAI_SCK_Pin|MIC_SD_Pin;
 8001648:	2370      	movs	r3, #112	@ 0x70
 800164a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800164e:	2302      	movs	r3, #2
 8001650:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001654:	2300      	movs	r3, #0
 8001656:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800165a:	2300      	movs	r3, #0
 800165c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF6_SAI1;
 8001660:	2306      	movs	r3, #6
 8001662:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001666:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800166a:	4619      	mov	r1, r3
 800166c:	4828      	ldr	r0, [pc, #160]	@ (8001710 <HAL_SAI_MspInit+0x13c>)
 800166e:	f003 f8ef 	bl	8004850 <HAL_GPIO_Init>

    }
    if(hsai->Instance==SAI1_Block_B)
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	4a27      	ldr	r2, [pc, #156]	@ (8001714 <HAL_SAI_MspInit+0x140>)
 8001678:	4293      	cmp	r3, r2
 800167a:	d13e      	bne.n	80016fa <HAL_SAI_MspInit+0x126>
    {
      /* Peripheral clock enable */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SAI1;
 800167c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001680:	f04f 0300 	mov.w	r3, #0
 8001684:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLL;
 8001688:	2300      	movs	r3, #0
 800168a:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800168c:	f107 0310 	add.w	r3, r7, #16
 8001690:	4618      	mov	r0, r3
 8001692:	f005 f907 	bl	80068a4 <HAL_RCCEx_PeriphCLKConfig>
 8001696:	4603      	mov	r3, r0
 8001698:	2b00      	cmp	r3, #0
 800169a:	d001      	beq.n	80016a0 <HAL_SAI_MspInit+0xcc>
    {
      Error_Handler();
 800169c:	f7ff fcc6 	bl	800102c <Error_Handler>
    }

      if (SAI1_client == 0)
 80016a0:	4b19      	ldr	r3, [pc, #100]	@ (8001708 <HAL_SAI_MspInit+0x134>)
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d10e      	bne.n	80016c6 <HAL_SAI_MspInit+0xf2>
      {
       __HAL_RCC_SAI1_CLK_ENABLE();
 80016a8:	4b18      	ldr	r3, [pc, #96]	@ (800170c <HAL_SAI_MspInit+0x138>)
 80016aa:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80016ae:	4a17      	ldr	r2, [pc, #92]	@ (800170c <HAL_SAI_MspInit+0x138>)
 80016b0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80016b4:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80016b8:	4b14      	ldr	r3, [pc, #80]	@ (800170c <HAL_SAI_MspInit+0x138>)
 80016ba:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80016be:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80016c2:	60bb      	str	r3, [r7, #8]
 80016c4:	68bb      	ldr	r3, [r7, #8]
      }
    SAI1_client ++;
 80016c6:	4b10      	ldr	r3, [pc, #64]	@ (8001708 <HAL_SAI_MspInit+0x134>)
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	3301      	adds	r3, #1
 80016cc:	4a0e      	ldr	r2, [pc, #56]	@ (8001708 <HAL_SAI_MspInit+0x134>)
 80016ce:	6013      	str	r3, [r2, #0]

    /**SAI1_B_Block_B GPIO Configuration
    PE3     ------> SAI1_SD_B
    */
    GPIO_InitStruct.Pin = SP_IN_Pin;
 80016d0:	2308      	movs	r3, #8
 80016d2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016d6:	2302      	movs	r3, #2
 80016d8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016dc:	2300      	movs	r3, #0
 80016de:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016e2:	2300      	movs	r3, #0
 80016e4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF6_SAI1;
 80016e8:	2306      	movs	r3, #6
 80016ea:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(SP_IN_GPIO_Port, &GPIO_InitStruct);
 80016ee:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80016f2:	4619      	mov	r1, r3
 80016f4:	4806      	ldr	r0, [pc, #24]	@ (8001710 <HAL_SAI_MspInit+0x13c>)
 80016f6:	f003 f8ab 	bl	8004850 <HAL_GPIO_Init>

    }
}
 80016fa:	bf00      	nop
 80016fc:	37e8      	adds	r7, #232	@ 0xe8
 80016fe:	46bd      	mov	sp, r7
 8001700:	bd80      	pop	{r7, pc}
 8001702:	bf00      	nop
 8001704:	40015804 	.word	0x40015804
 8001708:	24000550 	.word	0x24000550
 800170c:	58024400 	.word	0x58024400
 8001710:	58021000 	.word	0x58021000
 8001714:	40015824 	.word	0x40015824

08001718 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001718:	b480      	push	{r7}
 800171a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800171c:	bf00      	nop
 800171e:	e7fd      	b.n	800171c <NMI_Handler+0x4>

08001720 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001720:	b480      	push	{r7}
 8001722:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001724:	bf00      	nop
 8001726:	e7fd      	b.n	8001724 <HardFault_Handler+0x4>

08001728 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001728:	b480      	push	{r7}
 800172a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800172c:	bf00      	nop
 800172e:	e7fd      	b.n	800172c <MemManage_Handler+0x4>

08001730 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001730:	b480      	push	{r7}
 8001732:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001734:	bf00      	nop
 8001736:	e7fd      	b.n	8001734 <BusFault_Handler+0x4>

08001738 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001738:	b480      	push	{r7}
 800173a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800173c:	bf00      	nop
 800173e:	e7fd      	b.n	800173c <UsageFault_Handler+0x4>

08001740 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001740:	b480      	push	{r7}
 8001742:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001744:	bf00      	nop
 8001746:	46bd      	mov	sp, r7
 8001748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800174c:	4770      	bx	lr

0800174e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800174e:	b480      	push	{r7}
 8001750:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001752:	bf00      	nop
 8001754:	46bd      	mov	sp, r7
 8001756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800175a:	4770      	bx	lr

0800175c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800175c:	b480      	push	{r7}
 800175e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001760:	bf00      	nop
 8001762:	46bd      	mov	sp, r7
 8001764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001768:	4770      	bx	lr

0800176a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800176a:	b580      	push	{r7, lr}
 800176c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800176e:	f000 f995 	bl	8001a9c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001772:	bf00      	nop
 8001774:	bd80      	pop	{r7, pc}
	...

08001778 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8001778:	b580      	push	{r7, lr}
 800177a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_rx);
 800177c:	4802      	ldr	r0, [pc, #8]	@ (8001788 <DMA1_Stream0_IRQHandler+0x10>)
 800177e:	f001 ff01 	bl	8003584 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8001782:	bf00      	nop
 8001784:	bd80      	pop	{r7, pc}
 8001786:	bf00      	nop
 8001788:	240004d8 	.word	0x240004d8

0800178c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800178c:	b580      	push	{r7, lr}
 800178e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001790:	4802      	ldr	r0, [pc, #8]	@ (800179c <TIM2_IRQHandler+0x10>)
 8001792:	f009 facb 	bl	800ad2c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001796:	bf00      	nop
 8001798:	bd80      	pop	{r7, pc}
 800179a:	bf00      	nop
 800179c:	24000284 	.word	0x24000284

080017a0 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80017a0:	b580      	push	{r7, lr}
 80017a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80017a4:	4802      	ldr	r0, [pc, #8]	@ (80017b0 <TIM3_IRQHandler+0x10>)
 80017a6:	f009 fac1 	bl	800ad2c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80017aa:	bf00      	nop
 80017ac:	bd80      	pop	{r7, pc}
 80017ae:	bf00      	nop
 80017b0:	240002d0 	.word	0x240002d0

080017b4 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 80017b4:	b580      	push	{r7, lr}
 80017b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 80017b8:	4802      	ldr	r0, [pc, #8]	@ (80017c4 <UART4_IRQHandler+0x10>)
 80017ba:	f00a fb33 	bl	800be24 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 80017be:	bf00      	nop
 80017c0:	bd80      	pop	{r7, pc}
 80017c2:	bf00      	nop
 80017c4:	2400031c 	.word	0x2400031c

080017c8 <UART5_IRQHandler>:

/**
  * @brief This function handles UART5 global interrupt.
  */
void UART5_IRQHandler(void)
{
 80017c8:	b580      	push	{r7, lr}
 80017ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART5_IRQn 0 */

  /* USER CODE END UART5_IRQn 0 */
  HAL_UART_IRQHandler(&huart5);
 80017cc:	4802      	ldr	r0, [pc, #8]	@ (80017d8 <UART5_IRQHandler+0x10>)
 80017ce:	f00a fb29 	bl	800be24 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART5_IRQn 1 */

  /* USER CODE END UART5_IRQn 1 */
}
 80017d2:	bf00      	nop
 80017d4:	bd80      	pop	{r7, pc}
 80017d6:	bf00      	nop
 80017d8:	240003b0 	.word	0x240003b0

080017dc <UART7_IRQHandler>:

/**
  * @brief This function handles UART7 global interrupt.
  */
void UART7_IRQHandler(void)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART7_IRQn 0 */

  /* USER CODE END UART7_IRQn 0 */
  HAL_UART_IRQHandler(&huart7);
 80017e0:	4802      	ldr	r0, [pc, #8]	@ (80017ec <UART7_IRQHandler+0x10>)
 80017e2:	f00a fb1f 	bl	800be24 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART7_IRQn 1 */

  /* USER CODE END UART7_IRQn 1 */
}
 80017e6:	bf00      	nop
 80017e8:	bd80      	pop	{r7, pc}
 80017ea:	bf00      	nop
 80017ec:	24000444 	.word	0x24000444

080017f0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80017f0:	b480      	push	{r7}
 80017f2:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80017f4:	4b43      	ldr	r3, [pc, #268]	@ (8001904 <SystemInit+0x114>)
 80017f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80017fa:	4a42      	ldr	r2, [pc, #264]	@ (8001904 <SystemInit+0x114>)
 80017fc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001800:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001804:	4b40      	ldr	r3, [pc, #256]	@ (8001908 <SystemInit+0x118>)
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	f003 030f 	and.w	r3, r3, #15
 800180c:	2b06      	cmp	r3, #6
 800180e:	d807      	bhi.n	8001820 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001810:	4b3d      	ldr	r3, [pc, #244]	@ (8001908 <SystemInit+0x118>)
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	f023 030f 	bic.w	r3, r3, #15
 8001818:	4a3b      	ldr	r2, [pc, #236]	@ (8001908 <SystemInit+0x118>)
 800181a:	f043 0307 	orr.w	r3, r3, #7
 800181e:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8001820:	4b3a      	ldr	r3, [pc, #232]	@ (800190c <SystemInit+0x11c>)
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	4a39      	ldr	r2, [pc, #228]	@ (800190c <SystemInit+0x11c>)
 8001826:	f043 0301 	orr.w	r3, r3, #1
 800182a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800182c:	4b37      	ldr	r3, [pc, #220]	@ (800190c <SystemInit+0x11c>)
 800182e:	2200      	movs	r2, #0
 8001830:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8001832:	4b36      	ldr	r3, [pc, #216]	@ (800190c <SystemInit+0x11c>)
 8001834:	681a      	ldr	r2, [r3, #0]
 8001836:	4935      	ldr	r1, [pc, #212]	@ (800190c <SystemInit+0x11c>)
 8001838:	4b35      	ldr	r3, [pc, #212]	@ (8001910 <SystemInit+0x120>)
 800183a:	4013      	ands	r3, r2
 800183c:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800183e:	4b32      	ldr	r3, [pc, #200]	@ (8001908 <SystemInit+0x118>)
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	f003 0308 	and.w	r3, r3, #8
 8001846:	2b00      	cmp	r3, #0
 8001848:	d007      	beq.n	800185a <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800184a:	4b2f      	ldr	r3, [pc, #188]	@ (8001908 <SystemInit+0x118>)
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	f023 030f 	bic.w	r3, r3, #15
 8001852:	4a2d      	ldr	r2, [pc, #180]	@ (8001908 <SystemInit+0x118>)
 8001854:	f043 0307 	orr.w	r3, r3, #7
 8001858:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800185a:	4b2c      	ldr	r3, [pc, #176]	@ (800190c <SystemInit+0x11c>)
 800185c:	2200      	movs	r2, #0
 800185e:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8001860:	4b2a      	ldr	r3, [pc, #168]	@ (800190c <SystemInit+0x11c>)
 8001862:	2200      	movs	r2, #0
 8001864:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8001866:	4b29      	ldr	r3, [pc, #164]	@ (800190c <SystemInit+0x11c>)
 8001868:	2200      	movs	r2, #0
 800186a:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 800186c:	4b27      	ldr	r3, [pc, #156]	@ (800190c <SystemInit+0x11c>)
 800186e:	4a29      	ldr	r2, [pc, #164]	@ (8001914 <SystemInit+0x124>)
 8001870:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8001872:	4b26      	ldr	r3, [pc, #152]	@ (800190c <SystemInit+0x11c>)
 8001874:	4a28      	ldr	r2, [pc, #160]	@ (8001918 <SystemInit+0x128>)
 8001876:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8001878:	4b24      	ldr	r3, [pc, #144]	@ (800190c <SystemInit+0x11c>)
 800187a:	4a28      	ldr	r2, [pc, #160]	@ (800191c <SystemInit+0x12c>)
 800187c:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800187e:	4b23      	ldr	r3, [pc, #140]	@ (800190c <SystemInit+0x11c>)
 8001880:	2200      	movs	r2, #0
 8001882:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8001884:	4b21      	ldr	r3, [pc, #132]	@ (800190c <SystemInit+0x11c>)
 8001886:	4a25      	ldr	r2, [pc, #148]	@ (800191c <SystemInit+0x12c>)
 8001888:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800188a:	4b20      	ldr	r3, [pc, #128]	@ (800190c <SystemInit+0x11c>)
 800188c:	2200      	movs	r2, #0
 800188e:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8001890:	4b1e      	ldr	r3, [pc, #120]	@ (800190c <SystemInit+0x11c>)
 8001892:	4a22      	ldr	r2, [pc, #136]	@ (800191c <SystemInit+0x12c>)
 8001894:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8001896:	4b1d      	ldr	r3, [pc, #116]	@ (800190c <SystemInit+0x11c>)
 8001898:	2200      	movs	r2, #0
 800189a:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800189c:	4b1b      	ldr	r3, [pc, #108]	@ (800190c <SystemInit+0x11c>)
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	4a1a      	ldr	r2, [pc, #104]	@ (800190c <SystemInit+0x11c>)
 80018a2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80018a6:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80018a8:	4b18      	ldr	r3, [pc, #96]	@ (800190c <SystemInit+0x11c>)
 80018aa:	2200      	movs	r2, #0
 80018ac:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80018ae:	4b1c      	ldr	r3, [pc, #112]	@ (8001920 <SystemInit+0x130>)
 80018b0:	681a      	ldr	r2, [r3, #0]
 80018b2:	4b1c      	ldr	r3, [pc, #112]	@ (8001924 <SystemInit+0x134>)
 80018b4:	4013      	ands	r3, r2
 80018b6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80018ba:	d202      	bcs.n	80018c2 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80018bc:	4b1a      	ldr	r3, [pc, #104]	@ (8001928 <SystemInit+0x138>)
 80018be:	2201      	movs	r2, #1
 80018c0:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 80018c2:	4b12      	ldr	r3, [pc, #72]	@ (800190c <SystemInit+0x11c>)
 80018c4:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80018c8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d113      	bne.n	80018f8 <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80018d0:	4b0e      	ldr	r3, [pc, #56]	@ (800190c <SystemInit+0x11c>)
 80018d2:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80018d6:	4a0d      	ldr	r2, [pc, #52]	@ (800190c <SystemInit+0x11c>)
 80018d8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80018dc:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80018e0:	4b12      	ldr	r3, [pc, #72]	@ (800192c <SystemInit+0x13c>)
 80018e2:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 80018e6:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80018e8:	4b08      	ldr	r3, [pc, #32]	@ (800190c <SystemInit+0x11c>)
 80018ea:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80018ee:	4a07      	ldr	r2, [pc, #28]	@ (800190c <SystemInit+0x11c>)
 80018f0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80018f4:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 80018f8:	bf00      	nop
 80018fa:	46bd      	mov	sp, r7
 80018fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001900:	4770      	bx	lr
 8001902:	bf00      	nop
 8001904:	e000ed00 	.word	0xe000ed00
 8001908:	52002000 	.word	0x52002000
 800190c:	58024400 	.word	0x58024400
 8001910:	eaf6ed7f 	.word	0xeaf6ed7f
 8001914:	02020200 	.word	0x02020200
 8001918:	01ff0000 	.word	0x01ff0000
 800191c:	01010280 	.word	0x01010280
 8001920:	5c001000 	.word	0x5c001000
 8001924:	ffff0000 	.word	0xffff0000
 8001928:	51008108 	.word	0x51008108
 800192c:	52004000 	.word	0x52004000

08001930 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8001930:	b480      	push	{r7}
 8001932:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8001934:	4b09      	ldr	r3, [pc, #36]	@ (800195c <ExitRun0Mode+0x2c>)
 8001936:	68db      	ldr	r3, [r3, #12]
 8001938:	4a08      	ldr	r2, [pc, #32]	@ (800195c <ExitRun0Mode+0x2c>)
 800193a:	f043 0302 	orr.w	r3, r3, #2
 800193e:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8001940:	bf00      	nop
 8001942:	4b06      	ldr	r3, [pc, #24]	@ (800195c <ExitRun0Mode+0x2c>)
 8001944:	685b      	ldr	r3, [r3, #4]
 8001946:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800194a:	2b00      	cmp	r3, #0
 800194c:	d0f9      	beq.n	8001942 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 800194e:	bf00      	nop
 8001950:	bf00      	nop
 8001952:	46bd      	mov	sp, r7
 8001954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001958:	4770      	bx	lr
 800195a:	bf00      	nop
 800195c:	58024800 	.word	0x58024800

08001960 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8001960:	f8df d038 	ldr.w	sp, [pc, #56]	@ 800199c <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8001964:	f7ff ffe4 	bl	8001930 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001968:	f7ff ff42 	bl	80017f0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800196c:	480c      	ldr	r0, [pc, #48]	@ (80019a0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800196e:	490d      	ldr	r1, [pc, #52]	@ (80019a4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001970:	4a0d      	ldr	r2, [pc, #52]	@ (80019a8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001972:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001974:	e002      	b.n	800197c <LoopCopyDataInit>

08001976 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001976:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001978:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800197a:	3304      	adds	r3, #4

0800197c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800197c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800197e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001980:	d3f9      	bcc.n	8001976 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001982:	4a0a      	ldr	r2, [pc, #40]	@ (80019ac <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001984:	4c0a      	ldr	r4, [pc, #40]	@ (80019b0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001986:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001988:	e001      	b.n	800198e <LoopFillZerobss>

0800198a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800198a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800198c:	3204      	adds	r2, #4

0800198e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800198e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001990:	d3fb      	bcc.n	800198a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001992:	f00c f9cf 	bl	800dd34 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001996:	f7fe fe35 	bl	8000604 <main>
  bx  lr
 800199a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800199c:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 80019a0:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80019a4:	24000010 	.word	0x24000010
  ldr r2, =_sidata
 80019a8:	0800e114 	.word	0x0800e114
  ldr r2, =_sbss
 80019ac:	24000010 	.word	0x24000010
  ldr r4, =_ebss
 80019b0:	24000558 	.word	0x24000558

080019b4 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80019b4:	e7fe      	b.n	80019b4 <ADC3_IRQHandler>
	...

080019b8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80019b8:	b580      	push	{r7, lr}
 80019ba:	b082      	sub	sp, #8
 80019bc:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80019be:	2003      	movs	r0, #3
 80019c0:	f000 f968 	bl	8001c94 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80019c4:	f004 fd98 	bl	80064f8 <HAL_RCC_GetSysClockFreq>
 80019c8:	4602      	mov	r2, r0
 80019ca:	4b15      	ldr	r3, [pc, #84]	@ (8001a20 <HAL_Init+0x68>)
 80019cc:	699b      	ldr	r3, [r3, #24]
 80019ce:	0a1b      	lsrs	r3, r3, #8
 80019d0:	f003 030f 	and.w	r3, r3, #15
 80019d4:	4913      	ldr	r1, [pc, #76]	@ (8001a24 <HAL_Init+0x6c>)
 80019d6:	5ccb      	ldrb	r3, [r1, r3]
 80019d8:	f003 031f 	and.w	r3, r3, #31
 80019dc:	fa22 f303 	lsr.w	r3, r2, r3
 80019e0:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80019e2:	4b0f      	ldr	r3, [pc, #60]	@ (8001a20 <HAL_Init+0x68>)
 80019e4:	699b      	ldr	r3, [r3, #24]
 80019e6:	f003 030f 	and.w	r3, r3, #15
 80019ea:	4a0e      	ldr	r2, [pc, #56]	@ (8001a24 <HAL_Init+0x6c>)
 80019ec:	5cd3      	ldrb	r3, [r2, r3]
 80019ee:	f003 031f 	and.w	r3, r3, #31
 80019f2:	687a      	ldr	r2, [r7, #4]
 80019f4:	fa22 f303 	lsr.w	r3, r2, r3
 80019f8:	4a0b      	ldr	r2, [pc, #44]	@ (8001a28 <HAL_Init+0x70>)
 80019fa:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80019fc:	4a0b      	ldr	r2, [pc, #44]	@ (8001a2c <HAL_Init+0x74>)
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001a02:	200f      	movs	r0, #15
 8001a04:	f000 f814 	bl	8001a30 <HAL_InitTick>
 8001a08:	4603      	mov	r3, r0
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d001      	beq.n	8001a12 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8001a0e:	2301      	movs	r3, #1
 8001a10:	e002      	b.n	8001a18 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001a12:	f7ff fb1d 	bl	8001050 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001a16:	2300      	movs	r3, #0
}
 8001a18:	4618      	mov	r0, r3
 8001a1a:	3708      	adds	r7, #8
 8001a1c:	46bd      	mov	sp, r7
 8001a1e:	bd80      	pop	{r7, pc}
 8001a20:	58024400 	.word	0x58024400
 8001a24:	0800e0c4 	.word	0x0800e0c4
 8001a28:	24000004 	.word	0x24000004
 8001a2c:	24000000 	.word	0x24000000

08001a30 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a30:	b580      	push	{r7, lr}
 8001a32:	b082      	sub	sp, #8
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8001a38:	4b15      	ldr	r3, [pc, #84]	@ (8001a90 <HAL_InitTick+0x60>)
 8001a3a:	781b      	ldrb	r3, [r3, #0]
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d101      	bne.n	8001a44 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8001a40:	2301      	movs	r3, #1
 8001a42:	e021      	b.n	8001a88 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8001a44:	4b13      	ldr	r3, [pc, #76]	@ (8001a94 <HAL_InitTick+0x64>)
 8001a46:	681a      	ldr	r2, [r3, #0]
 8001a48:	4b11      	ldr	r3, [pc, #68]	@ (8001a90 <HAL_InitTick+0x60>)
 8001a4a:	781b      	ldrb	r3, [r3, #0]
 8001a4c:	4619      	mov	r1, r3
 8001a4e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001a52:	fbb3 f3f1 	udiv	r3, r3, r1
 8001a56:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a5a:	4618      	mov	r0, r3
 8001a5c:	f000 f97c 	bl	8001d58 <HAL_SYSTICK_Config>
 8001a60:	4603      	mov	r3, r0
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d001      	beq.n	8001a6a <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8001a66:	2301      	movs	r3, #1
 8001a68:	e00e      	b.n	8001a88 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	2b0f      	cmp	r3, #15
 8001a6e:	d80a      	bhi.n	8001a86 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001a70:	2200      	movs	r2, #0
 8001a72:	6879      	ldr	r1, [r7, #4]
 8001a74:	f04f 30ff 	mov.w	r0, #4294967295
 8001a78:	f000 f92c 	bl	8001cd4 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001a7c:	4a06      	ldr	r2, [pc, #24]	@ (8001a98 <HAL_InitTick+0x68>)
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001a82:	2300      	movs	r3, #0
 8001a84:	e000      	b.n	8001a88 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8001a86:	2301      	movs	r3, #1
}
 8001a88:	4618      	mov	r0, r3
 8001a8a:	3708      	adds	r7, #8
 8001a8c:	46bd      	mov	sp, r7
 8001a8e:	bd80      	pop	{r7, pc}
 8001a90:	2400000c 	.word	0x2400000c
 8001a94:	24000000 	.word	0x24000000
 8001a98:	24000008 	.word	0x24000008

08001a9c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a9c:	b480      	push	{r7}
 8001a9e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001aa0:	4b06      	ldr	r3, [pc, #24]	@ (8001abc <HAL_IncTick+0x20>)
 8001aa2:	781b      	ldrb	r3, [r3, #0]
 8001aa4:	461a      	mov	r2, r3
 8001aa6:	4b06      	ldr	r3, [pc, #24]	@ (8001ac0 <HAL_IncTick+0x24>)
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	4413      	add	r3, r2
 8001aac:	4a04      	ldr	r2, [pc, #16]	@ (8001ac0 <HAL_IncTick+0x24>)
 8001aae:	6013      	str	r3, [r2, #0]
}
 8001ab0:	bf00      	nop
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab8:	4770      	bx	lr
 8001aba:	bf00      	nop
 8001abc:	2400000c 	.word	0x2400000c
 8001ac0:	24000554 	.word	0x24000554

08001ac4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ac4:	b480      	push	{r7}
 8001ac6:	af00      	add	r7, sp, #0
  return uwTick;
 8001ac8:	4b03      	ldr	r3, [pc, #12]	@ (8001ad8 <HAL_GetTick+0x14>)
 8001aca:	681b      	ldr	r3, [r3, #0]
}
 8001acc:	4618      	mov	r0, r3
 8001ace:	46bd      	mov	sp, r7
 8001ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad4:	4770      	bx	lr
 8001ad6:	bf00      	nop
 8001ad8:	24000554 	.word	0x24000554

08001adc <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8001adc:	b480      	push	{r7}
 8001ade:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8001ae0:	4b03      	ldr	r3, [pc, #12]	@ (8001af0 <HAL_GetREVID+0x14>)
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	0c1b      	lsrs	r3, r3, #16
}
 8001ae6:	4618      	mov	r0, r3
 8001ae8:	46bd      	mov	sp, r7
 8001aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aee:	4770      	bx	lr
 8001af0:	5c001000 	.word	0x5c001000

08001af4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001af4:	b480      	push	{r7}
 8001af6:	b085      	sub	sp, #20
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	f003 0307 	and.w	r3, r3, #7
 8001b02:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001b04:	4b0b      	ldr	r3, [pc, #44]	@ (8001b34 <__NVIC_SetPriorityGrouping+0x40>)
 8001b06:	68db      	ldr	r3, [r3, #12]
 8001b08:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001b0a:	68ba      	ldr	r2, [r7, #8]
 8001b0c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001b10:	4013      	ands	r3, r2
 8001b12:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001b14:	68fb      	ldr	r3, [r7, #12]
 8001b16:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001b18:	68bb      	ldr	r3, [r7, #8]
 8001b1a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001b1c:	4b06      	ldr	r3, [pc, #24]	@ (8001b38 <__NVIC_SetPriorityGrouping+0x44>)
 8001b1e:	4313      	orrs	r3, r2
 8001b20:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001b22:	4a04      	ldr	r2, [pc, #16]	@ (8001b34 <__NVIC_SetPriorityGrouping+0x40>)
 8001b24:	68bb      	ldr	r3, [r7, #8]
 8001b26:	60d3      	str	r3, [r2, #12]
}
 8001b28:	bf00      	nop
 8001b2a:	3714      	adds	r7, #20
 8001b2c:	46bd      	mov	sp, r7
 8001b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b32:	4770      	bx	lr
 8001b34:	e000ed00 	.word	0xe000ed00
 8001b38:	05fa0000 	.word	0x05fa0000

08001b3c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001b3c:	b480      	push	{r7}
 8001b3e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001b40:	4b04      	ldr	r3, [pc, #16]	@ (8001b54 <__NVIC_GetPriorityGrouping+0x18>)
 8001b42:	68db      	ldr	r3, [r3, #12]
 8001b44:	0a1b      	lsrs	r3, r3, #8
 8001b46:	f003 0307 	and.w	r3, r3, #7
}
 8001b4a:	4618      	mov	r0, r3
 8001b4c:	46bd      	mov	sp, r7
 8001b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b52:	4770      	bx	lr
 8001b54:	e000ed00 	.word	0xe000ed00

08001b58 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b58:	b480      	push	{r7}
 8001b5a:	b083      	sub	sp, #12
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	4603      	mov	r3, r0
 8001b60:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001b62:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	db0b      	blt.n	8001b82 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001b6a:	88fb      	ldrh	r3, [r7, #6]
 8001b6c:	f003 021f 	and.w	r2, r3, #31
 8001b70:	4907      	ldr	r1, [pc, #28]	@ (8001b90 <__NVIC_EnableIRQ+0x38>)
 8001b72:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001b76:	095b      	lsrs	r3, r3, #5
 8001b78:	2001      	movs	r0, #1
 8001b7a:	fa00 f202 	lsl.w	r2, r0, r2
 8001b7e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001b82:	bf00      	nop
 8001b84:	370c      	adds	r7, #12
 8001b86:	46bd      	mov	sp, r7
 8001b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b8c:	4770      	bx	lr
 8001b8e:	bf00      	nop
 8001b90:	e000e100 	.word	0xe000e100

08001b94 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001b94:	b480      	push	{r7}
 8001b96:	b083      	sub	sp, #12
 8001b98:	af00      	add	r7, sp, #0
 8001b9a:	4603      	mov	r3, r0
 8001b9c:	6039      	str	r1, [r7, #0]
 8001b9e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001ba0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	db0a      	blt.n	8001bbe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ba8:	683b      	ldr	r3, [r7, #0]
 8001baa:	b2da      	uxtb	r2, r3
 8001bac:	490c      	ldr	r1, [pc, #48]	@ (8001be0 <__NVIC_SetPriority+0x4c>)
 8001bae:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001bb2:	0112      	lsls	r2, r2, #4
 8001bb4:	b2d2      	uxtb	r2, r2
 8001bb6:	440b      	add	r3, r1
 8001bb8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001bbc:	e00a      	b.n	8001bd4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bbe:	683b      	ldr	r3, [r7, #0]
 8001bc0:	b2da      	uxtb	r2, r3
 8001bc2:	4908      	ldr	r1, [pc, #32]	@ (8001be4 <__NVIC_SetPriority+0x50>)
 8001bc4:	88fb      	ldrh	r3, [r7, #6]
 8001bc6:	f003 030f 	and.w	r3, r3, #15
 8001bca:	3b04      	subs	r3, #4
 8001bcc:	0112      	lsls	r2, r2, #4
 8001bce:	b2d2      	uxtb	r2, r2
 8001bd0:	440b      	add	r3, r1
 8001bd2:	761a      	strb	r2, [r3, #24]
}
 8001bd4:	bf00      	nop
 8001bd6:	370c      	adds	r7, #12
 8001bd8:	46bd      	mov	sp, r7
 8001bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bde:	4770      	bx	lr
 8001be0:	e000e100 	.word	0xe000e100
 8001be4:	e000ed00 	.word	0xe000ed00

08001be8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001be8:	b480      	push	{r7}
 8001bea:	b089      	sub	sp, #36	@ 0x24
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	60f8      	str	r0, [r7, #12]
 8001bf0:	60b9      	str	r1, [r7, #8]
 8001bf2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001bf4:	68fb      	ldr	r3, [r7, #12]
 8001bf6:	f003 0307 	and.w	r3, r3, #7
 8001bfa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001bfc:	69fb      	ldr	r3, [r7, #28]
 8001bfe:	f1c3 0307 	rsb	r3, r3, #7
 8001c02:	2b04      	cmp	r3, #4
 8001c04:	bf28      	it	cs
 8001c06:	2304      	movcs	r3, #4
 8001c08:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001c0a:	69fb      	ldr	r3, [r7, #28]
 8001c0c:	3304      	adds	r3, #4
 8001c0e:	2b06      	cmp	r3, #6
 8001c10:	d902      	bls.n	8001c18 <NVIC_EncodePriority+0x30>
 8001c12:	69fb      	ldr	r3, [r7, #28]
 8001c14:	3b03      	subs	r3, #3
 8001c16:	e000      	b.n	8001c1a <NVIC_EncodePriority+0x32>
 8001c18:	2300      	movs	r3, #0
 8001c1a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c1c:	f04f 32ff 	mov.w	r2, #4294967295
 8001c20:	69bb      	ldr	r3, [r7, #24]
 8001c22:	fa02 f303 	lsl.w	r3, r2, r3
 8001c26:	43da      	mvns	r2, r3
 8001c28:	68bb      	ldr	r3, [r7, #8]
 8001c2a:	401a      	ands	r2, r3
 8001c2c:	697b      	ldr	r3, [r7, #20]
 8001c2e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001c30:	f04f 31ff 	mov.w	r1, #4294967295
 8001c34:	697b      	ldr	r3, [r7, #20]
 8001c36:	fa01 f303 	lsl.w	r3, r1, r3
 8001c3a:	43d9      	mvns	r1, r3
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c40:	4313      	orrs	r3, r2
         );
}
 8001c42:	4618      	mov	r0, r3
 8001c44:	3724      	adds	r7, #36	@ 0x24
 8001c46:	46bd      	mov	sp, r7
 8001c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c4c:	4770      	bx	lr
	...

08001c50 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	b082      	sub	sp, #8
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	3b01      	subs	r3, #1
 8001c5c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001c60:	d301      	bcc.n	8001c66 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001c62:	2301      	movs	r3, #1
 8001c64:	e00f      	b.n	8001c86 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001c66:	4a0a      	ldr	r2, [pc, #40]	@ (8001c90 <SysTick_Config+0x40>)
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	3b01      	subs	r3, #1
 8001c6c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001c6e:	210f      	movs	r1, #15
 8001c70:	f04f 30ff 	mov.w	r0, #4294967295
 8001c74:	f7ff ff8e 	bl	8001b94 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001c78:	4b05      	ldr	r3, [pc, #20]	@ (8001c90 <SysTick_Config+0x40>)
 8001c7a:	2200      	movs	r2, #0
 8001c7c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001c7e:	4b04      	ldr	r3, [pc, #16]	@ (8001c90 <SysTick_Config+0x40>)
 8001c80:	2207      	movs	r2, #7
 8001c82:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001c84:	2300      	movs	r3, #0
}
 8001c86:	4618      	mov	r0, r3
 8001c88:	3708      	adds	r7, #8
 8001c8a:	46bd      	mov	sp, r7
 8001c8c:	bd80      	pop	{r7, pc}
 8001c8e:	bf00      	nop
 8001c90:	e000e010 	.word	0xe000e010

08001c94 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c94:	b580      	push	{r7, lr}
 8001c96:	b082      	sub	sp, #8
 8001c98:	af00      	add	r7, sp, #0
 8001c9a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	2b07      	cmp	r3, #7
 8001ca0:	d00f      	beq.n	8001cc2 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	2b06      	cmp	r3, #6
 8001ca6:	d00c      	beq.n	8001cc2 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	2b05      	cmp	r3, #5
 8001cac:	d009      	beq.n	8001cc2 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	2b04      	cmp	r3, #4
 8001cb2:	d006      	beq.n	8001cc2 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	2b03      	cmp	r3, #3
 8001cb8:	d003      	beq.n	8001cc2 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8001cba:	2191      	movs	r1, #145	@ 0x91
 8001cbc:	4804      	ldr	r0, [pc, #16]	@ (8001cd0 <HAL_NVIC_SetPriorityGrouping+0x3c>)
 8001cbe:	f7ff f9bb 	bl	8001038 <assert_failed>

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001cc2:	6878      	ldr	r0, [r7, #4]
 8001cc4:	f7ff ff16 	bl	8001af4 <__NVIC_SetPriorityGrouping>
}
 8001cc8:	bf00      	nop
 8001cca:	3708      	adds	r7, #8
 8001ccc:	46bd      	mov	sp, r7
 8001cce:	bd80      	pop	{r7, pc}
 8001cd0:	0800dd94 	.word	0x0800dd94

08001cd4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	b086      	sub	sp, #24
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	4603      	mov	r3, r0
 8001cdc:	60b9      	str	r1, [r7, #8]
 8001cde:	607a      	str	r2, [r7, #4]
 8001ce0:	81fb      	strh	r3, [r7, #14]
  uint32_t prioritygroup;

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	2b0f      	cmp	r3, #15
 8001ce6:	d903      	bls.n	8001cf0 <HAL_NVIC_SetPriority+0x1c>
 8001ce8:	21a9      	movs	r1, #169	@ 0xa9
 8001cea:	480e      	ldr	r0, [pc, #56]	@ (8001d24 <HAL_NVIC_SetPriority+0x50>)
 8001cec:	f7ff f9a4 	bl	8001038 <assert_failed>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 8001cf0:	68bb      	ldr	r3, [r7, #8]
 8001cf2:	2b0f      	cmp	r3, #15
 8001cf4:	d903      	bls.n	8001cfe <HAL_NVIC_SetPriority+0x2a>
 8001cf6:	21aa      	movs	r1, #170	@ 0xaa
 8001cf8:	480a      	ldr	r0, [pc, #40]	@ (8001d24 <HAL_NVIC_SetPriority+0x50>)
 8001cfa:	f7ff f99d 	bl	8001038 <assert_failed>

  prioritygroup = NVIC_GetPriorityGrouping();
 8001cfe:	f7ff ff1d 	bl	8001b3c <__NVIC_GetPriorityGrouping>
 8001d02:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001d04:	687a      	ldr	r2, [r7, #4]
 8001d06:	68b9      	ldr	r1, [r7, #8]
 8001d08:	6978      	ldr	r0, [r7, #20]
 8001d0a:	f7ff ff6d 	bl	8001be8 <NVIC_EncodePriority>
 8001d0e:	4602      	mov	r2, r0
 8001d10:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001d14:	4611      	mov	r1, r2
 8001d16:	4618      	mov	r0, r3
 8001d18:	f7ff ff3c 	bl	8001b94 <__NVIC_SetPriority>
}
 8001d1c:	bf00      	nop
 8001d1e:	3718      	adds	r7, #24
 8001d20:	46bd      	mov	sp, r7
 8001d22:	bd80      	pop	{r7, pc}
 8001d24:	0800dd94 	.word	0x0800dd94

08001d28 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	b082      	sub	sp, #8
 8001d2c:	af00      	add	r7, sp, #0
 8001d2e:	4603      	mov	r3, r0
 8001d30:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 8001d32:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	da03      	bge.n	8001d42 <HAL_NVIC_EnableIRQ+0x1a>
 8001d3a:	21bd      	movs	r1, #189	@ 0xbd
 8001d3c:	4805      	ldr	r0, [pc, #20]	@ (8001d54 <HAL_NVIC_EnableIRQ+0x2c>)
 8001d3e:	f7ff f97b 	bl	8001038 <assert_failed>

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001d42:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001d46:	4618      	mov	r0, r3
 8001d48:	f7ff ff06 	bl	8001b58 <__NVIC_EnableIRQ>
}
 8001d4c:	bf00      	nop
 8001d4e:	3708      	adds	r7, #8
 8001d50:	46bd      	mov	sp, r7
 8001d52:	bd80      	pop	{r7, pc}
 8001d54:	0800dd94 	.word	0x0800dd94

08001d58 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	b082      	sub	sp, #8
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001d60:	6878      	ldr	r0, [r7, #4]
 8001d62:	f7ff ff75 	bl	8001c50 <SysTick_Config>
 8001d66:	4603      	mov	r3, r0
}
 8001d68:	4618      	mov	r0, r3
 8001d6a:	3708      	adds	r7, #8
 8001d6c:	46bd      	mov	sp, r7
 8001d6e:	bd80      	pop	{r7, pc}

08001d70 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8001d70:	b480      	push	{r7}
 8001d72:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8001d74:	f3bf 8f5f 	dmb	sy
}
 8001d78:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8001d7a:	4b07      	ldr	r3, [pc, #28]	@ (8001d98 <HAL_MPU_Disable+0x28>)
 8001d7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d7e:	4a06      	ldr	r2, [pc, #24]	@ (8001d98 <HAL_MPU_Disable+0x28>)
 8001d80:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001d84:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8001d86:	4b05      	ldr	r3, [pc, #20]	@ (8001d9c <HAL_MPU_Disable+0x2c>)
 8001d88:	2200      	movs	r2, #0
 8001d8a:	605a      	str	r2, [r3, #4]
}
 8001d8c:	bf00      	nop
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d94:	4770      	bx	lr
 8001d96:	bf00      	nop
 8001d98:	e000ed00 	.word	0xe000ed00
 8001d9c:	e000ed90 	.word	0xe000ed90

08001da0 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8001da0:	b480      	push	{r7}
 8001da2:	b083      	sub	sp, #12
 8001da4:	af00      	add	r7, sp, #0
 8001da6:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8001da8:	4a0b      	ldr	r2, [pc, #44]	@ (8001dd8 <HAL_MPU_Enable+0x38>)
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	f043 0301 	orr.w	r3, r3, #1
 8001db0:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8001db2:	4b0a      	ldr	r3, [pc, #40]	@ (8001ddc <HAL_MPU_Enable+0x3c>)
 8001db4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001db6:	4a09      	ldr	r2, [pc, #36]	@ (8001ddc <HAL_MPU_Enable+0x3c>)
 8001db8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001dbc:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8001dbe:	f3bf 8f4f 	dsb	sy
}
 8001dc2:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001dc4:	f3bf 8f6f 	isb	sy
}
 8001dc8:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8001dca:	bf00      	nop
 8001dcc:	370c      	adds	r7, #12
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd4:	4770      	bx	lr
 8001dd6:	bf00      	nop
 8001dd8:	e000ed90 	.word	0xe000ed90
 8001ddc:	e000ed00 	.word	0xe000ed00

08001de0 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8001de0:	b580      	push	{r7, lr}
 8001de2:	b082      	sub	sp, #8
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_MPU_REGION_NUMBER(MPU_Init->Number));
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	785b      	ldrb	r3, [r3, #1]
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d040      	beq.n	8001e72 <HAL_MPU_ConfigRegion+0x92>
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	785b      	ldrb	r3, [r3, #1]
 8001df4:	2b01      	cmp	r3, #1
 8001df6:	d03c      	beq.n	8001e72 <HAL_MPU_ConfigRegion+0x92>
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	785b      	ldrb	r3, [r3, #1]
 8001dfc:	2b02      	cmp	r3, #2
 8001dfe:	d038      	beq.n	8001e72 <HAL_MPU_ConfigRegion+0x92>
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	785b      	ldrb	r3, [r3, #1]
 8001e04:	2b03      	cmp	r3, #3
 8001e06:	d034      	beq.n	8001e72 <HAL_MPU_ConfigRegion+0x92>
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	785b      	ldrb	r3, [r3, #1]
 8001e0c:	2b04      	cmp	r3, #4
 8001e0e:	d030      	beq.n	8001e72 <HAL_MPU_ConfigRegion+0x92>
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	785b      	ldrb	r3, [r3, #1]
 8001e14:	2b05      	cmp	r3, #5
 8001e16:	d02c      	beq.n	8001e72 <HAL_MPU_ConfigRegion+0x92>
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	785b      	ldrb	r3, [r3, #1]
 8001e1c:	2b06      	cmp	r3, #6
 8001e1e:	d028      	beq.n	8001e72 <HAL_MPU_ConfigRegion+0x92>
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	785b      	ldrb	r3, [r3, #1]
 8001e24:	2b07      	cmp	r3, #7
 8001e26:	d024      	beq.n	8001e72 <HAL_MPU_ConfigRegion+0x92>
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	785b      	ldrb	r3, [r3, #1]
 8001e2c:	2b08      	cmp	r3, #8
 8001e2e:	d020      	beq.n	8001e72 <HAL_MPU_ConfigRegion+0x92>
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	785b      	ldrb	r3, [r3, #1]
 8001e34:	2b09      	cmp	r3, #9
 8001e36:	d01c      	beq.n	8001e72 <HAL_MPU_ConfigRegion+0x92>
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	785b      	ldrb	r3, [r3, #1]
 8001e3c:	2b0a      	cmp	r3, #10
 8001e3e:	d018      	beq.n	8001e72 <HAL_MPU_ConfigRegion+0x92>
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	785b      	ldrb	r3, [r3, #1]
 8001e44:	2b0b      	cmp	r3, #11
 8001e46:	d014      	beq.n	8001e72 <HAL_MPU_ConfigRegion+0x92>
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	785b      	ldrb	r3, [r3, #1]
 8001e4c:	2b0c      	cmp	r3, #12
 8001e4e:	d010      	beq.n	8001e72 <HAL_MPU_ConfigRegion+0x92>
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	785b      	ldrb	r3, [r3, #1]
 8001e54:	2b0d      	cmp	r3, #13
 8001e56:	d00c      	beq.n	8001e72 <HAL_MPU_ConfigRegion+0x92>
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	785b      	ldrb	r3, [r3, #1]
 8001e5c:	2b0e      	cmp	r3, #14
 8001e5e:	d008      	beq.n	8001e72 <HAL_MPU_ConfigRegion+0x92>
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	785b      	ldrb	r3, [r3, #1]
 8001e64:	2b0f      	cmp	r3, #15
 8001e66:	d004      	beq.n	8001e72 <HAL_MPU_ConfigRegion+0x92>
 8001e68:	f240 114d 	movw	r1, #333	@ 0x14d
 8001e6c:	488c      	ldr	r0, [pc, #560]	@ (80020a0 <HAL_MPU_ConfigRegion+0x2c0>)
 8001e6e:	f7ff f8e3 	bl	8001038 <assert_failed>
  assert_param(IS_MPU_REGION_ENABLE(MPU_Init->Enable));
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	781b      	ldrb	r3, [r3, #0]
 8001e76:	2b01      	cmp	r3, #1
 8001e78:	d008      	beq.n	8001e8c <HAL_MPU_ConfigRegion+0xac>
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	781b      	ldrb	r3, [r3, #0]
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d004      	beq.n	8001e8c <HAL_MPU_ConfigRegion+0xac>
 8001e82:	f44f 71a7 	mov.w	r1, #334	@ 0x14e
 8001e86:	4886      	ldr	r0, [pc, #536]	@ (80020a0 <HAL_MPU_ConfigRegion+0x2c0>)
 8001e88:	f7ff f8d6 	bl	8001038 <assert_failed>
  assert_param(IS_MPU_INSTRUCTION_ACCESS(MPU_Init->DisableExec));
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	7b1b      	ldrb	r3, [r3, #12]
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d008      	beq.n	8001ea6 <HAL_MPU_ConfigRegion+0xc6>
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	7b1b      	ldrb	r3, [r3, #12]
 8001e98:	2b01      	cmp	r3, #1
 8001e9a:	d004      	beq.n	8001ea6 <HAL_MPU_ConfigRegion+0xc6>
 8001e9c:	f240 114f 	movw	r1, #335	@ 0x14f
 8001ea0:	487f      	ldr	r0, [pc, #508]	@ (80020a0 <HAL_MPU_ConfigRegion+0x2c0>)
 8001ea2:	f7ff f8c9 	bl	8001038 <assert_failed>
  assert_param(IS_MPU_REGION_PERMISSION_ATTRIBUTE(MPU_Init->AccessPermission));
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	7adb      	ldrb	r3, [r3, #11]
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d018      	beq.n	8001ee0 <HAL_MPU_ConfigRegion+0x100>
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	7adb      	ldrb	r3, [r3, #11]
 8001eb2:	2b01      	cmp	r3, #1
 8001eb4:	d014      	beq.n	8001ee0 <HAL_MPU_ConfigRegion+0x100>
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	7adb      	ldrb	r3, [r3, #11]
 8001eba:	2b02      	cmp	r3, #2
 8001ebc:	d010      	beq.n	8001ee0 <HAL_MPU_ConfigRegion+0x100>
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	7adb      	ldrb	r3, [r3, #11]
 8001ec2:	2b03      	cmp	r3, #3
 8001ec4:	d00c      	beq.n	8001ee0 <HAL_MPU_ConfigRegion+0x100>
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	7adb      	ldrb	r3, [r3, #11]
 8001eca:	2b05      	cmp	r3, #5
 8001ecc:	d008      	beq.n	8001ee0 <HAL_MPU_ConfigRegion+0x100>
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	7adb      	ldrb	r3, [r3, #11]
 8001ed2:	2b06      	cmp	r3, #6
 8001ed4:	d004      	beq.n	8001ee0 <HAL_MPU_ConfigRegion+0x100>
 8001ed6:	f44f 71a8 	mov.w	r1, #336	@ 0x150
 8001eda:	4871      	ldr	r0, [pc, #452]	@ (80020a0 <HAL_MPU_ConfigRegion+0x2c0>)
 8001edc:	f7ff f8ac 	bl	8001038 <assert_failed>
  assert_param(IS_MPU_TEX_LEVEL(MPU_Init->TypeExtField));
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	7a9b      	ldrb	r3, [r3, #10]
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d00c      	beq.n	8001f02 <HAL_MPU_ConfigRegion+0x122>
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	7a9b      	ldrb	r3, [r3, #10]
 8001eec:	2b01      	cmp	r3, #1
 8001eee:	d008      	beq.n	8001f02 <HAL_MPU_ConfigRegion+0x122>
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	7a9b      	ldrb	r3, [r3, #10]
 8001ef4:	2b02      	cmp	r3, #2
 8001ef6:	d004      	beq.n	8001f02 <HAL_MPU_ConfigRegion+0x122>
 8001ef8:	f240 1151 	movw	r1, #337	@ 0x151
 8001efc:	4868      	ldr	r0, [pc, #416]	@ (80020a0 <HAL_MPU_ConfigRegion+0x2c0>)
 8001efe:	f7ff f89b 	bl	8001038 <assert_failed>
  assert_param(IS_MPU_ACCESS_SHAREABLE(MPU_Init->IsShareable));
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	7b5b      	ldrb	r3, [r3, #13]
 8001f06:	2b01      	cmp	r3, #1
 8001f08:	d008      	beq.n	8001f1c <HAL_MPU_ConfigRegion+0x13c>
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	7b5b      	ldrb	r3, [r3, #13]
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d004      	beq.n	8001f1c <HAL_MPU_ConfigRegion+0x13c>
 8001f12:	f44f 71a9 	mov.w	r1, #338	@ 0x152
 8001f16:	4862      	ldr	r0, [pc, #392]	@ (80020a0 <HAL_MPU_ConfigRegion+0x2c0>)
 8001f18:	f7ff f88e 	bl	8001038 <assert_failed>
  assert_param(IS_MPU_ACCESS_CACHEABLE(MPU_Init->IsCacheable));
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	7b9b      	ldrb	r3, [r3, #14]
 8001f20:	2b01      	cmp	r3, #1
 8001f22:	d008      	beq.n	8001f36 <HAL_MPU_ConfigRegion+0x156>
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	7b9b      	ldrb	r3, [r3, #14]
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d004      	beq.n	8001f36 <HAL_MPU_ConfigRegion+0x156>
 8001f2c:	f240 1153 	movw	r1, #339	@ 0x153
 8001f30:	485b      	ldr	r0, [pc, #364]	@ (80020a0 <HAL_MPU_ConfigRegion+0x2c0>)
 8001f32:	f7ff f881 	bl	8001038 <assert_failed>
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	7bdb      	ldrb	r3, [r3, #15]
 8001f3a:	2b01      	cmp	r3, #1
 8001f3c:	d008      	beq.n	8001f50 <HAL_MPU_ConfigRegion+0x170>
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	7bdb      	ldrb	r3, [r3, #15]
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d004      	beq.n	8001f50 <HAL_MPU_ConfigRegion+0x170>
 8001f46:	f44f 71aa 	mov.w	r1, #340	@ 0x154
 8001f4a:	4855      	ldr	r0, [pc, #340]	@ (80020a0 <HAL_MPU_ConfigRegion+0x2c0>)
 8001f4c:	f7ff f874 	bl	8001038 <assert_failed>
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	7a5b      	ldrb	r3, [r3, #9]
 8001f54:	2bff      	cmp	r3, #255	@ 0xff
 8001f56:	d104      	bne.n	8001f62 <HAL_MPU_ConfigRegion+0x182>
 8001f58:	f240 1155 	movw	r1, #341	@ 0x155
 8001f5c:	4850      	ldr	r0, [pc, #320]	@ (80020a0 <HAL_MPU_ConfigRegion+0x2c0>)
 8001f5e:	f7ff f86b 	bl	8001038 <assert_failed>
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	7a1b      	ldrb	r3, [r3, #8]
 8001f66:	2b04      	cmp	r3, #4
 8001f68:	d070      	beq.n	800204c <HAL_MPU_ConfigRegion+0x26c>
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	7a1b      	ldrb	r3, [r3, #8]
 8001f6e:	2b05      	cmp	r3, #5
 8001f70:	d06c      	beq.n	800204c <HAL_MPU_ConfigRegion+0x26c>
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	7a1b      	ldrb	r3, [r3, #8]
 8001f76:	2b06      	cmp	r3, #6
 8001f78:	d068      	beq.n	800204c <HAL_MPU_ConfigRegion+0x26c>
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	7a1b      	ldrb	r3, [r3, #8]
 8001f7e:	2b07      	cmp	r3, #7
 8001f80:	d064      	beq.n	800204c <HAL_MPU_ConfigRegion+0x26c>
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	7a1b      	ldrb	r3, [r3, #8]
 8001f86:	2b08      	cmp	r3, #8
 8001f88:	d060      	beq.n	800204c <HAL_MPU_ConfigRegion+0x26c>
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	7a1b      	ldrb	r3, [r3, #8]
 8001f8e:	2b09      	cmp	r3, #9
 8001f90:	d05c      	beq.n	800204c <HAL_MPU_ConfigRegion+0x26c>
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	7a1b      	ldrb	r3, [r3, #8]
 8001f96:	2b0a      	cmp	r3, #10
 8001f98:	d058      	beq.n	800204c <HAL_MPU_ConfigRegion+0x26c>
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	7a1b      	ldrb	r3, [r3, #8]
 8001f9e:	2b0b      	cmp	r3, #11
 8001fa0:	d054      	beq.n	800204c <HAL_MPU_ConfigRegion+0x26c>
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	7a1b      	ldrb	r3, [r3, #8]
 8001fa6:	2b0c      	cmp	r3, #12
 8001fa8:	d050      	beq.n	800204c <HAL_MPU_ConfigRegion+0x26c>
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	7a1b      	ldrb	r3, [r3, #8]
 8001fae:	2b0d      	cmp	r3, #13
 8001fb0:	d04c      	beq.n	800204c <HAL_MPU_ConfigRegion+0x26c>
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	7a1b      	ldrb	r3, [r3, #8]
 8001fb6:	2b0e      	cmp	r3, #14
 8001fb8:	d048      	beq.n	800204c <HAL_MPU_ConfigRegion+0x26c>
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	7a1b      	ldrb	r3, [r3, #8]
 8001fbe:	2b0f      	cmp	r3, #15
 8001fc0:	d044      	beq.n	800204c <HAL_MPU_ConfigRegion+0x26c>
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	7a1b      	ldrb	r3, [r3, #8]
 8001fc6:	2b10      	cmp	r3, #16
 8001fc8:	d040      	beq.n	800204c <HAL_MPU_ConfigRegion+0x26c>
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	7a1b      	ldrb	r3, [r3, #8]
 8001fce:	2b11      	cmp	r3, #17
 8001fd0:	d03c      	beq.n	800204c <HAL_MPU_ConfigRegion+0x26c>
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	7a1b      	ldrb	r3, [r3, #8]
 8001fd6:	2b12      	cmp	r3, #18
 8001fd8:	d038      	beq.n	800204c <HAL_MPU_ConfigRegion+0x26c>
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	7a1b      	ldrb	r3, [r3, #8]
 8001fde:	2b13      	cmp	r3, #19
 8001fe0:	d034      	beq.n	800204c <HAL_MPU_ConfigRegion+0x26c>
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	7a1b      	ldrb	r3, [r3, #8]
 8001fe6:	2b14      	cmp	r3, #20
 8001fe8:	d030      	beq.n	800204c <HAL_MPU_ConfigRegion+0x26c>
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	7a1b      	ldrb	r3, [r3, #8]
 8001fee:	2b15      	cmp	r3, #21
 8001ff0:	d02c      	beq.n	800204c <HAL_MPU_ConfigRegion+0x26c>
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	7a1b      	ldrb	r3, [r3, #8]
 8001ff6:	2b16      	cmp	r3, #22
 8001ff8:	d028      	beq.n	800204c <HAL_MPU_ConfigRegion+0x26c>
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	7a1b      	ldrb	r3, [r3, #8]
 8001ffe:	2b17      	cmp	r3, #23
 8002000:	d024      	beq.n	800204c <HAL_MPU_ConfigRegion+0x26c>
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	7a1b      	ldrb	r3, [r3, #8]
 8002006:	2b18      	cmp	r3, #24
 8002008:	d020      	beq.n	800204c <HAL_MPU_ConfigRegion+0x26c>
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	7a1b      	ldrb	r3, [r3, #8]
 800200e:	2b19      	cmp	r3, #25
 8002010:	d01c      	beq.n	800204c <HAL_MPU_ConfigRegion+0x26c>
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	7a1b      	ldrb	r3, [r3, #8]
 8002016:	2b1a      	cmp	r3, #26
 8002018:	d018      	beq.n	800204c <HAL_MPU_ConfigRegion+0x26c>
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	7a1b      	ldrb	r3, [r3, #8]
 800201e:	2b1b      	cmp	r3, #27
 8002020:	d014      	beq.n	800204c <HAL_MPU_ConfigRegion+0x26c>
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	7a1b      	ldrb	r3, [r3, #8]
 8002026:	2b1c      	cmp	r3, #28
 8002028:	d010      	beq.n	800204c <HAL_MPU_ConfigRegion+0x26c>
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	7a1b      	ldrb	r3, [r3, #8]
 800202e:	2b1d      	cmp	r3, #29
 8002030:	d00c      	beq.n	800204c <HAL_MPU_ConfigRegion+0x26c>
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	7a1b      	ldrb	r3, [r3, #8]
 8002036:	2b1e      	cmp	r3, #30
 8002038:	d008      	beq.n	800204c <HAL_MPU_ConfigRegion+0x26c>
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	7a1b      	ldrb	r3, [r3, #8]
 800203e:	2b1f      	cmp	r3, #31
 8002040:	d004      	beq.n	800204c <HAL_MPU_ConfigRegion+0x26c>
 8002042:	f44f 71ab 	mov.w	r1, #342	@ 0x156
 8002046:	4816      	ldr	r0, [pc, #88]	@ (80020a0 <HAL_MPU_ConfigRegion+0x2c0>)
 8002048:	f7fe fff6 	bl	8001038 <assert_failed>

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	785a      	ldrb	r2, [r3, #1]
 8002050:	4b14      	ldr	r3, [pc, #80]	@ (80020a4 <HAL_MPU_ConfigRegion+0x2c4>)
 8002052:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8002054:	4b13      	ldr	r3, [pc, #76]	@ (80020a4 <HAL_MPU_ConfigRegion+0x2c4>)
 8002056:	691b      	ldr	r3, [r3, #16]
 8002058:	4a12      	ldr	r2, [pc, #72]	@ (80020a4 <HAL_MPU_ConfigRegion+0x2c4>)
 800205a:	f023 0301 	bic.w	r3, r3, #1
 800205e:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8002060:	4a10      	ldr	r2, [pc, #64]	@ (80020a4 <HAL_MPU_ConfigRegion+0x2c4>)
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	685b      	ldr	r3, [r3, #4]
 8002066:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	7b1b      	ldrb	r3, [r3, #12]
 800206c:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	7adb      	ldrb	r3, [r3, #11]
 8002072:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002074:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	7a9b      	ldrb	r3, [r3, #10]
 800207a:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 800207c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	7b5b      	ldrb	r3, [r3, #13]
 8002082:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8002084:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	7b9b      	ldrb	r3, [r3, #14]
 800208a:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 800208c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	7bdb      	ldrb	r3, [r3, #15]
 8002092:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8002094:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	7a5b      	ldrb	r3, [r3, #9]
 800209a:	021b      	lsls	r3, r3, #8
 800209c:	e004      	b.n	80020a8 <HAL_MPU_ConfigRegion+0x2c8>
 800209e:	bf00      	nop
 80020a0:	0800dd94 	.word	0x0800dd94
 80020a4:	e000ed90 	.word	0xe000ed90
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80020a8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	7a1b      	ldrb	r3, [r3, #8]
 80020ae:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80020b0:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 80020b2:	687a      	ldr	r2, [r7, #4]
 80020b4:	7812      	ldrb	r2, [r2, #0]
 80020b6:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80020b8:	4a03      	ldr	r2, [pc, #12]	@ (80020c8 <HAL_MPU_ConfigRegion+0x2e8>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80020ba:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80020bc:	6113      	str	r3, [r2, #16]
}
 80020be:	bf00      	nop
 80020c0:	3708      	adds	r7, #8
 80020c2:	46bd      	mov	sp, r7
 80020c4:	bd80      	pop	{r7, pc}
 80020c6:	bf00      	nop
 80020c8:	e000ed90 	.word	0xe000ed90

080020cc <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80020cc:	b580      	push	{r7, lr}
 80020ce:	b086      	sub	sp, #24
 80020d0:	af00      	add	r7, sp, #0
 80020d2:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 80020d4:	f7ff fcf6 	bl	8001ac4 <HAL_GetTick>
 80020d8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d102      	bne.n	80020e6 <HAL_DMA_Init+0x1a>
  {
    return HAL_ERROR;
 80020e0:	2301      	movs	r3, #1
 80020e2:	f000 bcb2 	b.w	8002a4a <HAL_DMA_Init+0x97e>
  }

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	4a87      	ldr	r2, [pc, #540]	@ (8002308 <HAL_DMA_Init+0x23c>)
 80020ec:	4293      	cmp	r3, r2
 80020ee:	d076      	beq.n	80021de <HAL_DMA_Init+0x112>
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	4a85      	ldr	r2, [pc, #532]	@ (800230c <HAL_DMA_Init+0x240>)
 80020f6:	4293      	cmp	r3, r2
 80020f8:	d071      	beq.n	80021de <HAL_DMA_Init+0x112>
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	4a84      	ldr	r2, [pc, #528]	@ (8002310 <HAL_DMA_Init+0x244>)
 8002100:	4293      	cmp	r3, r2
 8002102:	d06c      	beq.n	80021de <HAL_DMA_Init+0x112>
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	4a82      	ldr	r2, [pc, #520]	@ (8002314 <HAL_DMA_Init+0x248>)
 800210a:	4293      	cmp	r3, r2
 800210c:	d067      	beq.n	80021de <HAL_DMA_Init+0x112>
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	4a81      	ldr	r2, [pc, #516]	@ (8002318 <HAL_DMA_Init+0x24c>)
 8002114:	4293      	cmp	r3, r2
 8002116:	d062      	beq.n	80021de <HAL_DMA_Init+0x112>
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	4a7f      	ldr	r2, [pc, #508]	@ (800231c <HAL_DMA_Init+0x250>)
 800211e:	4293      	cmp	r3, r2
 8002120:	d05d      	beq.n	80021de <HAL_DMA_Init+0x112>
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	4a7e      	ldr	r2, [pc, #504]	@ (8002320 <HAL_DMA_Init+0x254>)
 8002128:	4293      	cmp	r3, r2
 800212a:	d058      	beq.n	80021de <HAL_DMA_Init+0x112>
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	4a7c      	ldr	r2, [pc, #496]	@ (8002324 <HAL_DMA_Init+0x258>)
 8002132:	4293      	cmp	r3, r2
 8002134:	d053      	beq.n	80021de <HAL_DMA_Init+0x112>
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	4a7b      	ldr	r2, [pc, #492]	@ (8002328 <HAL_DMA_Init+0x25c>)
 800213c:	4293      	cmp	r3, r2
 800213e:	d04e      	beq.n	80021de <HAL_DMA_Init+0x112>
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	4a79      	ldr	r2, [pc, #484]	@ (800232c <HAL_DMA_Init+0x260>)
 8002146:	4293      	cmp	r3, r2
 8002148:	d049      	beq.n	80021de <HAL_DMA_Init+0x112>
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	4a78      	ldr	r2, [pc, #480]	@ (8002330 <HAL_DMA_Init+0x264>)
 8002150:	4293      	cmp	r3, r2
 8002152:	d044      	beq.n	80021de <HAL_DMA_Init+0x112>
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	4a76      	ldr	r2, [pc, #472]	@ (8002334 <HAL_DMA_Init+0x268>)
 800215a:	4293      	cmp	r3, r2
 800215c:	d03f      	beq.n	80021de <HAL_DMA_Init+0x112>
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	4a75      	ldr	r2, [pc, #468]	@ (8002338 <HAL_DMA_Init+0x26c>)
 8002164:	4293      	cmp	r3, r2
 8002166:	d03a      	beq.n	80021de <HAL_DMA_Init+0x112>
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	4a73      	ldr	r2, [pc, #460]	@ (800233c <HAL_DMA_Init+0x270>)
 800216e:	4293      	cmp	r3, r2
 8002170:	d035      	beq.n	80021de <HAL_DMA_Init+0x112>
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	4a72      	ldr	r2, [pc, #456]	@ (8002340 <HAL_DMA_Init+0x274>)
 8002178:	4293      	cmp	r3, r2
 800217a:	d030      	beq.n	80021de <HAL_DMA_Init+0x112>
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	4a70      	ldr	r2, [pc, #448]	@ (8002344 <HAL_DMA_Init+0x278>)
 8002182:	4293      	cmp	r3, r2
 8002184:	d02b      	beq.n	80021de <HAL_DMA_Init+0x112>
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	4a6f      	ldr	r2, [pc, #444]	@ (8002348 <HAL_DMA_Init+0x27c>)
 800218c:	4293      	cmp	r3, r2
 800218e:	d026      	beq.n	80021de <HAL_DMA_Init+0x112>
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	4a6d      	ldr	r2, [pc, #436]	@ (800234c <HAL_DMA_Init+0x280>)
 8002196:	4293      	cmp	r3, r2
 8002198:	d021      	beq.n	80021de <HAL_DMA_Init+0x112>
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	4a6c      	ldr	r2, [pc, #432]	@ (8002350 <HAL_DMA_Init+0x284>)
 80021a0:	4293      	cmp	r3, r2
 80021a2:	d01c      	beq.n	80021de <HAL_DMA_Init+0x112>
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	4a6a      	ldr	r2, [pc, #424]	@ (8002354 <HAL_DMA_Init+0x288>)
 80021aa:	4293      	cmp	r3, r2
 80021ac:	d017      	beq.n	80021de <HAL_DMA_Init+0x112>
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	4a69      	ldr	r2, [pc, #420]	@ (8002358 <HAL_DMA_Init+0x28c>)
 80021b4:	4293      	cmp	r3, r2
 80021b6:	d012      	beq.n	80021de <HAL_DMA_Init+0x112>
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	4a67      	ldr	r2, [pc, #412]	@ (800235c <HAL_DMA_Init+0x290>)
 80021be:	4293      	cmp	r3, r2
 80021c0:	d00d      	beq.n	80021de <HAL_DMA_Init+0x112>
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	4a66      	ldr	r2, [pc, #408]	@ (8002360 <HAL_DMA_Init+0x294>)
 80021c8:	4293      	cmp	r3, r2
 80021ca:	d008      	beq.n	80021de <HAL_DMA_Init+0x112>
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	4a64      	ldr	r2, [pc, #400]	@ (8002364 <HAL_DMA_Init+0x298>)
 80021d2:	4293      	cmp	r3, r2
 80021d4:	d003      	beq.n	80021de <HAL_DMA_Init+0x112>
 80021d6:	21e6      	movs	r1, #230	@ 0xe6
 80021d8:	4863      	ldr	r0, [pc, #396]	@ (8002368 <HAL_DMA_Init+0x29c>)
 80021da:	f7fe ff2d 	bl	8001038 <assert_failed>
  assert_param(IS_DMA_DIRECTION(hdma->Init.Direction));
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	689b      	ldr	r3, [r3, #8]
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d00b      	beq.n	80021fe <HAL_DMA_Init+0x132>
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	689b      	ldr	r3, [r3, #8]
 80021ea:	2b40      	cmp	r3, #64	@ 0x40
 80021ec:	d007      	beq.n	80021fe <HAL_DMA_Init+0x132>
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	689b      	ldr	r3, [r3, #8]
 80021f2:	2b80      	cmp	r3, #128	@ 0x80
 80021f4:	d003      	beq.n	80021fe <HAL_DMA_Init+0x132>
 80021f6:	21e7      	movs	r1, #231	@ 0xe7
 80021f8:	485b      	ldr	r0, [pc, #364]	@ (8002368 <HAL_DMA_Init+0x29c>)
 80021fa:	f7fe ff1d 	bl	8001038 <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_INC_STATE(hdma->Init.PeriphInc));
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	68db      	ldr	r3, [r3, #12]
 8002202:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002206:	d007      	beq.n	8002218 <HAL_DMA_Init+0x14c>
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	68db      	ldr	r3, [r3, #12]
 800220c:	2b00      	cmp	r3, #0
 800220e:	d003      	beq.n	8002218 <HAL_DMA_Init+0x14c>
 8002210:	21e8      	movs	r1, #232	@ 0xe8
 8002212:	4855      	ldr	r0, [pc, #340]	@ (8002368 <HAL_DMA_Init+0x29c>)
 8002214:	f7fe ff10 	bl	8001038 <assert_failed>
  assert_param(IS_DMA_MEMORY_INC_STATE(hdma->Init.MemInc));
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	691b      	ldr	r3, [r3, #16]
 800221c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002220:	d007      	beq.n	8002232 <HAL_DMA_Init+0x166>
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	691b      	ldr	r3, [r3, #16]
 8002226:	2b00      	cmp	r3, #0
 8002228:	d003      	beq.n	8002232 <HAL_DMA_Init+0x166>
 800222a:	21e9      	movs	r1, #233	@ 0xe9
 800222c:	484e      	ldr	r0, [pc, #312]	@ (8002368 <HAL_DMA_Init+0x29c>)
 800222e:	f7fe ff03 	bl	8001038 <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	695b      	ldr	r3, [r3, #20]
 8002236:	2b00      	cmp	r3, #0
 8002238:	d00d      	beq.n	8002256 <HAL_DMA_Init+0x18a>
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	695b      	ldr	r3, [r3, #20]
 800223e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002242:	d008      	beq.n	8002256 <HAL_DMA_Init+0x18a>
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	695b      	ldr	r3, [r3, #20]
 8002248:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800224c:	d003      	beq.n	8002256 <HAL_DMA_Init+0x18a>
 800224e:	21ea      	movs	r1, #234	@ 0xea
 8002250:	4845      	ldr	r0, [pc, #276]	@ (8002368 <HAL_DMA_Init+0x29c>)
 8002252:	f7fe fef1 	bl	8001038 <assert_failed>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	699b      	ldr	r3, [r3, #24]
 800225a:	2b00      	cmp	r3, #0
 800225c:	d00d      	beq.n	800227a <HAL_DMA_Init+0x1ae>
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	699b      	ldr	r3, [r3, #24]
 8002262:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002266:	d008      	beq.n	800227a <HAL_DMA_Init+0x1ae>
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	699b      	ldr	r3, [r3, #24]
 800226c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002270:	d003      	beq.n	800227a <HAL_DMA_Init+0x1ae>
 8002272:	21eb      	movs	r1, #235	@ 0xeb
 8002274:	483c      	ldr	r0, [pc, #240]	@ (8002368 <HAL_DMA_Init+0x29c>)
 8002276:	f7fe fedf 	bl	8001038 <assert_failed>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	69db      	ldr	r3, [r3, #28]
 800227e:	2b00      	cmp	r3, #0
 8002280:	d016      	beq.n	80022b0 <HAL_DMA_Init+0x1e4>
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	69db      	ldr	r3, [r3, #28]
 8002286:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800228a:	d011      	beq.n	80022b0 <HAL_DMA_Init+0x1e4>
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	69db      	ldr	r3, [r3, #28]
 8002290:	2b20      	cmp	r3, #32
 8002292:	d00d      	beq.n	80022b0 <HAL_DMA_Init+0x1e4>
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	69db      	ldr	r3, [r3, #28]
 8002298:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800229c:	d008      	beq.n	80022b0 <HAL_DMA_Init+0x1e4>
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	69db      	ldr	r3, [r3, #28]
 80022a2:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80022a6:	d003      	beq.n	80022b0 <HAL_DMA_Init+0x1e4>
 80022a8:	21ec      	movs	r1, #236	@ 0xec
 80022aa:	482f      	ldr	r0, [pc, #188]	@ (8002368 <HAL_DMA_Init+0x29c>)
 80022ac:	f7fe fec4 	bl	8001038 <assert_failed>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	6a1b      	ldr	r3, [r3, #32]
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d012      	beq.n	80022de <HAL_DMA_Init+0x212>
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	6a1b      	ldr	r3, [r3, #32]
 80022bc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80022c0:	d00d      	beq.n	80022de <HAL_DMA_Init+0x212>
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	6a1b      	ldr	r3, [r3, #32]
 80022c6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80022ca:	d008      	beq.n	80022de <HAL_DMA_Init+0x212>
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	6a1b      	ldr	r3, [r3, #32]
 80022d0:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80022d4:	d003      	beq.n	80022de <HAL_DMA_Init+0x212>
 80022d6:	21ed      	movs	r1, #237	@ 0xed
 80022d8:	4823      	ldr	r0, [pc, #140]	@ (8002368 <HAL_DMA_Init+0x29c>)
 80022da:	f7fe fead 	bl	8001038 <assert_failed>

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	4a09      	ldr	r2, [pc, #36]	@ (8002308 <HAL_DMA_Init+0x23c>)
 80022e4:	4293      	cmp	r3, r2
 80022e6:	d07d      	beq.n	80023e4 <HAL_DMA_Init+0x318>
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	4a07      	ldr	r2, [pc, #28]	@ (800230c <HAL_DMA_Init+0x240>)
 80022ee:	4293      	cmp	r3, r2
 80022f0:	d078      	beq.n	80023e4 <HAL_DMA_Init+0x318>
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	4a06      	ldr	r2, [pc, #24]	@ (8002310 <HAL_DMA_Init+0x244>)
 80022f8:	4293      	cmp	r3, r2
 80022fa:	d073      	beq.n	80023e4 <HAL_DMA_Init+0x318>
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	4a04      	ldr	r2, [pc, #16]	@ (8002314 <HAL_DMA_Init+0x248>)
 8002302:	4293      	cmp	r3, r2
 8002304:	d06e      	beq.n	80023e4 <HAL_DMA_Init+0x318>
 8002306:	e031      	b.n	800236c <HAL_DMA_Init+0x2a0>
 8002308:	40020010 	.word	0x40020010
 800230c:	40020028 	.word	0x40020028
 8002310:	40020040 	.word	0x40020040
 8002314:	40020058 	.word	0x40020058
 8002318:	40020070 	.word	0x40020070
 800231c:	40020088 	.word	0x40020088
 8002320:	400200a0 	.word	0x400200a0
 8002324:	400200b8 	.word	0x400200b8
 8002328:	40020410 	.word	0x40020410
 800232c:	40020428 	.word	0x40020428
 8002330:	40020440 	.word	0x40020440
 8002334:	40020458 	.word	0x40020458
 8002338:	40020470 	.word	0x40020470
 800233c:	40020488 	.word	0x40020488
 8002340:	400204a0 	.word	0x400204a0
 8002344:	400204b8 	.word	0x400204b8
 8002348:	58025408 	.word	0x58025408
 800234c:	5802541c 	.word	0x5802541c
 8002350:	58025430 	.word	0x58025430
 8002354:	58025444 	.word	0x58025444
 8002358:	58025458 	.word	0x58025458
 800235c:	5802546c 	.word	0x5802546c
 8002360:	58025480 	.word	0x58025480
 8002364:	58025494 	.word	0x58025494
 8002368:	0800ddd0 	.word	0x0800ddd0
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	4a89      	ldr	r2, [pc, #548]	@ (8002598 <HAL_DMA_Init+0x4cc>)
 8002372:	4293      	cmp	r3, r2
 8002374:	d036      	beq.n	80023e4 <HAL_DMA_Init+0x318>
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	4a88      	ldr	r2, [pc, #544]	@ (800259c <HAL_DMA_Init+0x4d0>)
 800237c:	4293      	cmp	r3, r2
 800237e:	d031      	beq.n	80023e4 <HAL_DMA_Init+0x318>
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	4a86      	ldr	r2, [pc, #536]	@ (80025a0 <HAL_DMA_Init+0x4d4>)
 8002386:	4293      	cmp	r3, r2
 8002388:	d02c      	beq.n	80023e4 <HAL_DMA_Init+0x318>
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	4a85      	ldr	r2, [pc, #532]	@ (80025a4 <HAL_DMA_Init+0x4d8>)
 8002390:	4293      	cmp	r3, r2
 8002392:	d027      	beq.n	80023e4 <HAL_DMA_Init+0x318>
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	4a83      	ldr	r2, [pc, #524]	@ (80025a8 <HAL_DMA_Init+0x4dc>)
 800239a:	4293      	cmp	r3, r2
 800239c:	d022      	beq.n	80023e4 <HAL_DMA_Init+0x318>
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	4a82      	ldr	r2, [pc, #520]	@ (80025ac <HAL_DMA_Init+0x4e0>)
 80023a4:	4293      	cmp	r3, r2
 80023a6:	d01d      	beq.n	80023e4 <HAL_DMA_Init+0x318>
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	4a80      	ldr	r2, [pc, #512]	@ (80025b0 <HAL_DMA_Init+0x4e4>)
 80023ae:	4293      	cmp	r3, r2
 80023b0:	d018      	beq.n	80023e4 <HAL_DMA_Init+0x318>
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	4a7f      	ldr	r2, [pc, #508]	@ (80025b4 <HAL_DMA_Init+0x4e8>)
 80023b8:	4293      	cmp	r3, r2
 80023ba:	d013      	beq.n	80023e4 <HAL_DMA_Init+0x318>
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	4a7d      	ldr	r2, [pc, #500]	@ (80025b8 <HAL_DMA_Init+0x4ec>)
 80023c2:	4293      	cmp	r3, r2
 80023c4:	d00e      	beq.n	80023e4 <HAL_DMA_Init+0x318>
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	4a7c      	ldr	r2, [pc, #496]	@ (80025bc <HAL_DMA_Init+0x4f0>)
 80023cc:	4293      	cmp	r3, r2
 80023ce:	d009      	beq.n	80023e4 <HAL_DMA_Init+0x318>
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	4a7a      	ldr	r2, [pc, #488]	@ (80025c0 <HAL_DMA_Init+0x4f4>)
 80023d6:	4293      	cmp	r3, r2
 80023d8:	d004      	beq.n	80023e4 <HAL_DMA_Init+0x318>
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	4a79      	ldr	r2, [pc, #484]	@ (80025c4 <HAL_DMA_Init+0x4f8>)
 80023e0:	4293      	cmp	r3, r2
 80023e2:	d101      	bne.n	80023e8 <HAL_DMA_Init+0x31c>
 80023e4:	2301      	movs	r3, #1
 80023e6:	e000      	b.n	80023ea <HAL_DMA_Init+0x31e>
 80023e8:	2300      	movs	r3, #0
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	f000 8197 	beq.w	800271e <HAL_DMA_Init+0x652>
  {
    assert_param(IS_DMA_REQUEST(hdma->Init.Request));
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	685b      	ldr	r3, [r3, #4]
 80023f4:	2b73      	cmp	r3, #115	@ 0x73
 80023f6:	d903      	bls.n	8002400 <HAL_DMA_Init+0x334>
 80023f8:	21f1      	movs	r1, #241	@ 0xf1
 80023fa:	4873      	ldr	r0, [pc, #460]	@ (80025c8 <HAL_DMA_Init+0x4fc>)
 80023fc:	f7fe fe1c 	bl	8001038 <assert_failed>
    assert_param(IS_DMA_FIFO_MODE_STATE(hdma->Init.FIFOMode));
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002404:	2b00      	cmp	r3, #0
 8002406:	d007      	beq.n	8002418 <HAL_DMA_Init+0x34c>
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800240c:	2b04      	cmp	r3, #4
 800240e:	d003      	beq.n	8002418 <HAL_DMA_Init+0x34c>
 8002410:	21f2      	movs	r1, #242	@ 0xf2
 8002412:	486d      	ldr	r0, [pc, #436]	@ (80025c8 <HAL_DMA_Init+0x4fc>)
 8002414:	f7fe fe10 	bl	8001038 <assert_failed>
    /* Check the memory burst, peripheral burst and FIFO threshold parameters only
       when FIFO mode is enabled */
    if(hdma->Init.FIFOMode != DMA_FIFOMODE_DISABLE)
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800241c:	2b00      	cmp	r3, #0
 800241e:	d041      	beq.n	80024a4 <HAL_DMA_Init+0x3d8>
    {
      assert_param(IS_DMA_FIFO_THRESHOLD(hdma->Init.FIFOThreshold));
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002424:	2b00      	cmp	r3, #0
 8002426:	d00f      	beq.n	8002448 <HAL_DMA_Init+0x37c>
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800242c:	2b01      	cmp	r3, #1
 800242e:	d00b      	beq.n	8002448 <HAL_DMA_Init+0x37c>
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002434:	2b02      	cmp	r3, #2
 8002436:	d007      	beq.n	8002448 <HAL_DMA_Init+0x37c>
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800243c:	2b03      	cmp	r3, #3
 800243e:	d003      	beq.n	8002448 <HAL_DMA_Init+0x37c>
 8002440:	21f7      	movs	r1, #247	@ 0xf7
 8002442:	4861      	ldr	r0, [pc, #388]	@ (80025c8 <HAL_DMA_Init+0x4fc>)
 8002444:	f7fe fdf8 	bl	8001038 <assert_failed>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800244c:	2b00      	cmp	r3, #0
 800244e:	d012      	beq.n	8002476 <HAL_DMA_Init+0x3aa>
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002454:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002458:	d00d      	beq.n	8002476 <HAL_DMA_Init+0x3aa>
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800245e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002462:	d008      	beq.n	8002476 <HAL_DMA_Init+0x3aa>
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002468:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800246c:	d003      	beq.n	8002476 <HAL_DMA_Init+0x3aa>
 800246e:	21f8      	movs	r1, #248	@ 0xf8
 8002470:	4855      	ldr	r0, [pc, #340]	@ (80025c8 <HAL_DMA_Init+0x4fc>)
 8002472:	f7fe fde1 	bl	8001038 <assert_failed>
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800247a:	2b00      	cmp	r3, #0
 800247c:	d012      	beq.n	80024a4 <HAL_DMA_Init+0x3d8>
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002482:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002486:	d00d      	beq.n	80024a4 <HAL_DMA_Init+0x3d8>
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800248c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002490:	d008      	beq.n	80024a4 <HAL_DMA_Init+0x3d8>
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002496:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800249a:	d003      	beq.n	80024a4 <HAL_DMA_Init+0x3d8>
 800249c:	21f9      	movs	r1, #249	@ 0xf9
 800249e:	484a      	ldr	r0, [pc, #296]	@ (80025c8 <HAL_DMA_Init+0x4fc>)
 80024a0:	f7fe fdca 	bl	8001038 <assert_failed>
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	2202      	movs	r2, #2
 80024a8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	2200      	movs	r2, #0
 80024b0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	4a44      	ldr	r2, [pc, #272]	@ (80025cc <HAL_DMA_Init+0x500>)
 80024ba:	4293      	cmp	r3, r2
 80024bc:	d04a      	beq.n	8002554 <HAL_DMA_Init+0x488>
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	4a43      	ldr	r2, [pc, #268]	@ (80025d0 <HAL_DMA_Init+0x504>)
 80024c4:	4293      	cmp	r3, r2
 80024c6:	d045      	beq.n	8002554 <HAL_DMA_Init+0x488>
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	4a41      	ldr	r2, [pc, #260]	@ (80025d4 <HAL_DMA_Init+0x508>)
 80024ce:	4293      	cmp	r3, r2
 80024d0:	d040      	beq.n	8002554 <HAL_DMA_Init+0x488>
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	4a40      	ldr	r2, [pc, #256]	@ (80025d8 <HAL_DMA_Init+0x50c>)
 80024d8:	4293      	cmp	r3, r2
 80024da:	d03b      	beq.n	8002554 <HAL_DMA_Init+0x488>
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	4a2d      	ldr	r2, [pc, #180]	@ (8002598 <HAL_DMA_Init+0x4cc>)
 80024e2:	4293      	cmp	r3, r2
 80024e4:	d036      	beq.n	8002554 <HAL_DMA_Init+0x488>
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	4a2c      	ldr	r2, [pc, #176]	@ (800259c <HAL_DMA_Init+0x4d0>)
 80024ec:	4293      	cmp	r3, r2
 80024ee:	d031      	beq.n	8002554 <HAL_DMA_Init+0x488>
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	4a2a      	ldr	r2, [pc, #168]	@ (80025a0 <HAL_DMA_Init+0x4d4>)
 80024f6:	4293      	cmp	r3, r2
 80024f8:	d02c      	beq.n	8002554 <HAL_DMA_Init+0x488>
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	4a29      	ldr	r2, [pc, #164]	@ (80025a4 <HAL_DMA_Init+0x4d8>)
 8002500:	4293      	cmp	r3, r2
 8002502:	d027      	beq.n	8002554 <HAL_DMA_Init+0x488>
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	4a27      	ldr	r2, [pc, #156]	@ (80025a8 <HAL_DMA_Init+0x4dc>)
 800250a:	4293      	cmp	r3, r2
 800250c:	d022      	beq.n	8002554 <HAL_DMA_Init+0x488>
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	4a26      	ldr	r2, [pc, #152]	@ (80025ac <HAL_DMA_Init+0x4e0>)
 8002514:	4293      	cmp	r3, r2
 8002516:	d01d      	beq.n	8002554 <HAL_DMA_Init+0x488>
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	4a24      	ldr	r2, [pc, #144]	@ (80025b0 <HAL_DMA_Init+0x4e4>)
 800251e:	4293      	cmp	r3, r2
 8002520:	d018      	beq.n	8002554 <HAL_DMA_Init+0x488>
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	4a23      	ldr	r2, [pc, #140]	@ (80025b4 <HAL_DMA_Init+0x4e8>)
 8002528:	4293      	cmp	r3, r2
 800252a:	d013      	beq.n	8002554 <HAL_DMA_Init+0x488>
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	4a21      	ldr	r2, [pc, #132]	@ (80025b8 <HAL_DMA_Init+0x4ec>)
 8002532:	4293      	cmp	r3, r2
 8002534:	d00e      	beq.n	8002554 <HAL_DMA_Init+0x488>
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	4a20      	ldr	r2, [pc, #128]	@ (80025bc <HAL_DMA_Init+0x4f0>)
 800253c:	4293      	cmp	r3, r2
 800253e:	d009      	beq.n	8002554 <HAL_DMA_Init+0x488>
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	4a1e      	ldr	r2, [pc, #120]	@ (80025c0 <HAL_DMA_Init+0x4f4>)
 8002546:	4293      	cmp	r3, r2
 8002548:	d004      	beq.n	8002554 <HAL_DMA_Init+0x488>
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	4a1d      	ldr	r2, [pc, #116]	@ (80025c4 <HAL_DMA_Init+0x4f8>)
 8002550:	4293      	cmp	r3, r2
 8002552:	d108      	bne.n	8002566 <HAL_DMA_Init+0x49a>
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	681a      	ldr	r2, [r3, #0]
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	f022 0201 	bic.w	r2, r2, #1
 8002562:	601a      	str	r2, [r3, #0]
 8002564:	e007      	b.n	8002576 <HAL_DMA_Init+0x4aa>
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	681a      	ldr	r2, [r3, #0]
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	f022 0201 	bic.w	r2, r2, #1
 8002574:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8002576:	e031      	b.n	80025dc <HAL_DMA_Init+0x510>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002578:	f7ff faa4 	bl	8001ac4 <HAL_GetTick>
 800257c:	4602      	mov	r2, r0
 800257e:	693b      	ldr	r3, [r7, #16]
 8002580:	1ad3      	subs	r3, r2, r3
 8002582:	2b05      	cmp	r3, #5
 8002584:	d92a      	bls.n	80025dc <HAL_DMA_Init+0x510>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	2220      	movs	r2, #32
 800258a:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	2203      	movs	r2, #3
 8002590:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 8002594:	2301      	movs	r3, #1
 8002596:	e258      	b.n	8002a4a <HAL_DMA_Init+0x97e>
 8002598:	40020070 	.word	0x40020070
 800259c:	40020088 	.word	0x40020088
 80025a0:	400200a0 	.word	0x400200a0
 80025a4:	400200b8 	.word	0x400200b8
 80025a8:	40020410 	.word	0x40020410
 80025ac:	40020428 	.word	0x40020428
 80025b0:	40020440 	.word	0x40020440
 80025b4:	40020458 	.word	0x40020458
 80025b8:	40020470 	.word	0x40020470
 80025bc:	40020488 	.word	0x40020488
 80025c0:	400204a0 	.word	0x400204a0
 80025c4:	400204b8 	.word	0x400204b8
 80025c8:	0800ddd0 	.word	0x0800ddd0
 80025cc:	40020010 	.word	0x40020010
 80025d0:	40020028 	.word	0x40020028
 80025d4:	40020040 	.word	0x40020040
 80025d8:	40020058 	.word	0x40020058
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	f003 0301 	and.w	r3, r3, #1
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d1c6      	bne.n	8002578 <HAL_DMA_Init+0x4ac>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80025f2:	697a      	ldr	r2, [r7, #20]
 80025f4:	4b8a      	ldr	r3, [pc, #552]	@ (8002820 <HAL_DMA_Init+0x754>)
 80025f6:	4013      	ands	r3, r2
 80025f8:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8002602:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	691b      	ldr	r3, [r3, #16]
 8002608:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800260e:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	699b      	ldr	r3, [r3, #24]
 8002614:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800261a:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	6a1b      	ldr	r3, [r3, #32]
 8002620:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8002622:	697a      	ldr	r2, [r7, #20]
 8002624:	4313      	orrs	r3, r2
 8002626:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800262c:	2b04      	cmp	r3, #4
 800262e:	d107      	bne.n	8002640 <HAL_DMA_Init+0x574>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002638:	4313      	orrs	r3, r2
 800263a:	697a      	ldr	r2, [r7, #20]
 800263c:	4313      	orrs	r3, r2
 800263e:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8002640:	4b78      	ldr	r3, [pc, #480]	@ (8002824 <HAL_DMA_Init+0x758>)
 8002642:	681a      	ldr	r2, [r3, #0]
 8002644:	4b78      	ldr	r3, [pc, #480]	@ (8002828 <HAL_DMA_Init+0x75c>)
 8002646:	4013      	ands	r3, r2
 8002648:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800264c:	d328      	bcc.n	80026a0 <HAL_DMA_Init+0x5d4>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	685b      	ldr	r3, [r3, #4]
 8002652:	2b28      	cmp	r3, #40	@ 0x28
 8002654:	d903      	bls.n	800265e <HAL_DMA_Init+0x592>
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	685b      	ldr	r3, [r3, #4]
 800265a:	2b2e      	cmp	r3, #46	@ 0x2e
 800265c:	d917      	bls.n	800268e <HAL_DMA_Init+0x5c2>
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	685b      	ldr	r3, [r3, #4]
 8002662:	2b3e      	cmp	r3, #62	@ 0x3e
 8002664:	d903      	bls.n	800266e <HAL_DMA_Init+0x5a2>
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	685b      	ldr	r3, [r3, #4]
 800266a:	2b42      	cmp	r3, #66	@ 0x42
 800266c:	d90f      	bls.n	800268e <HAL_DMA_Init+0x5c2>
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	685b      	ldr	r3, [r3, #4]
 8002672:	2b46      	cmp	r3, #70	@ 0x46
 8002674:	d903      	bls.n	800267e <HAL_DMA_Init+0x5b2>
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	685b      	ldr	r3, [r3, #4]
 800267a:	2b48      	cmp	r3, #72	@ 0x48
 800267c:	d907      	bls.n	800268e <HAL_DMA_Init+0x5c2>
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	685b      	ldr	r3, [r3, #4]
 8002682:	2b4e      	cmp	r3, #78	@ 0x4e
 8002684:	d905      	bls.n	8002692 <HAL_DMA_Init+0x5c6>
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	685b      	ldr	r3, [r3, #4]
 800268a:	2b52      	cmp	r3, #82	@ 0x52
 800268c:	d801      	bhi.n	8002692 <HAL_DMA_Init+0x5c6>
 800268e:	2301      	movs	r3, #1
 8002690:	e000      	b.n	8002694 <HAL_DMA_Init+0x5c8>
 8002692:	2300      	movs	r3, #0
 8002694:	2b00      	cmp	r3, #0
 8002696:	d003      	beq.n	80026a0 <HAL_DMA_Init+0x5d4>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8002698:	697b      	ldr	r3, [r7, #20]
 800269a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800269e:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	697a      	ldr	r2, [r7, #20]
 80026a6:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	695b      	ldr	r3, [r3, #20]
 80026ae:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80026b0:	697b      	ldr	r3, [r7, #20]
 80026b2:	f023 0307 	bic.w	r3, r3, #7
 80026b6:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026bc:	697a      	ldr	r2, [r7, #20]
 80026be:	4313      	orrs	r3, r2
 80026c0:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026c6:	2b04      	cmp	r3, #4
 80026c8:	d117      	bne.n	80026fa <HAL_DMA_Init+0x62e>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026ce:	697a      	ldr	r2, [r7, #20]
 80026d0:	4313      	orrs	r3, r2
 80026d2:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d00e      	beq.n	80026fa <HAL_DMA_Init+0x62e>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80026dc:	6878      	ldr	r0, [r7, #4]
 80026de:	f001 ff2d 	bl	800453c <DMA_CheckFifoParam>
 80026e2:	4603      	mov	r3, r0
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d008      	beq.n	80026fa <HAL_DMA_Init+0x62e>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	2240      	movs	r2, #64	@ 0x40
 80026ec:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	2201      	movs	r2, #1
 80026f2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 80026f6:	2301      	movs	r3, #1
 80026f8:	e1a7      	b.n	8002a4a <HAL_DMA_Init+0x97e>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	697a      	ldr	r2, [r7, #20]
 8002700:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002702:	6878      	ldr	r0, [r7, #4]
 8002704:	f001 fe68 	bl	80043d8 <DMA_CalcBaseAndBitshift>
 8002708:	4603      	mov	r3, r0
 800270a:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002710:	f003 031f 	and.w	r3, r3, #31
 8002714:	223f      	movs	r2, #63	@ 0x3f
 8002716:	409a      	lsls	r2, r3
 8002718:	68bb      	ldr	r3, [r7, #8]
 800271a:	609a      	str	r2, [r3, #8]
 800271c:	e0dd      	b.n	80028da <HAL_DMA_Init+0x80e>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	4a42      	ldr	r2, [pc, #264]	@ (800282c <HAL_DMA_Init+0x760>)
 8002724:	4293      	cmp	r3, r2
 8002726:	d022      	beq.n	800276e <HAL_DMA_Init+0x6a2>
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	4a40      	ldr	r2, [pc, #256]	@ (8002830 <HAL_DMA_Init+0x764>)
 800272e:	4293      	cmp	r3, r2
 8002730:	d01d      	beq.n	800276e <HAL_DMA_Init+0x6a2>
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	4a3f      	ldr	r2, [pc, #252]	@ (8002834 <HAL_DMA_Init+0x768>)
 8002738:	4293      	cmp	r3, r2
 800273a:	d018      	beq.n	800276e <HAL_DMA_Init+0x6a2>
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	4a3d      	ldr	r2, [pc, #244]	@ (8002838 <HAL_DMA_Init+0x76c>)
 8002742:	4293      	cmp	r3, r2
 8002744:	d013      	beq.n	800276e <HAL_DMA_Init+0x6a2>
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	4a3c      	ldr	r2, [pc, #240]	@ (800283c <HAL_DMA_Init+0x770>)
 800274c:	4293      	cmp	r3, r2
 800274e:	d00e      	beq.n	800276e <HAL_DMA_Init+0x6a2>
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	4a3a      	ldr	r2, [pc, #232]	@ (8002840 <HAL_DMA_Init+0x774>)
 8002756:	4293      	cmp	r3, r2
 8002758:	d009      	beq.n	800276e <HAL_DMA_Init+0x6a2>
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	4a39      	ldr	r2, [pc, #228]	@ (8002844 <HAL_DMA_Init+0x778>)
 8002760:	4293      	cmp	r3, r2
 8002762:	d004      	beq.n	800276e <HAL_DMA_Init+0x6a2>
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	4a37      	ldr	r2, [pc, #220]	@ (8002848 <HAL_DMA_Init+0x77c>)
 800276a:	4293      	cmp	r3, r2
 800276c:	d101      	bne.n	8002772 <HAL_DMA_Init+0x6a6>
 800276e:	2301      	movs	r3, #1
 8002770:	e000      	b.n	8002774 <HAL_DMA_Init+0x6a8>
 8002772:	2300      	movs	r3, #0
 8002774:	2b00      	cmp	r3, #0
 8002776:	f000 80a7 	beq.w	80028c8 <HAL_DMA_Init+0x7fc>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	4a2b      	ldr	r2, [pc, #172]	@ (800282c <HAL_DMA_Init+0x760>)
 8002780:	4293      	cmp	r3, r2
 8002782:	d022      	beq.n	80027ca <HAL_DMA_Init+0x6fe>
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	4a29      	ldr	r2, [pc, #164]	@ (8002830 <HAL_DMA_Init+0x764>)
 800278a:	4293      	cmp	r3, r2
 800278c:	d01d      	beq.n	80027ca <HAL_DMA_Init+0x6fe>
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	4a28      	ldr	r2, [pc, #160]	@ (8002834 <HAL_DMA_Init+0x768>)
 8002794:	4293      	cmp	r3, r2
 8002796:	d018      	beq.n	80027ca <HAL_DMA_Init+0x6fe>
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	4a26      	ldr	r2, [pc, #152]	@ (8002838 <HAL_DMA_Init+0x76c>)
 800279e:	4293      	cmp	r3, r2
 80027a0:	d013      	beq.n	80027ca <HAL_DMA_Init+0x6fe>
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	4a25      	ldr	r2, [pc, #148]	@ (800283c <HAL_DMA_Init+0x770>)
 80027a8:	4293      	cmp	r3, r2
 80027aa:	d00e      	beq.n	80027ca <HAL_DMA_Init+0x6fe>
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	4a23      	ldr	r2, [pc, #140]	@ (8002840 <HAL_DMA_Init+0x774>)
 80027b2:	4293      	cmp	r3, r2
 80027b4:	d009      	beq.n	80027ca <HAL_DMA_Init+0x6fe>
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	4a22      	ldr	r2, [pc, #136]	@ (8002844 <HAL_DMA_Init+0x778>)
 80027bc:	4293      	cmp	r3, r2
 80027be:	d004      	beq.n	80027ca <HAL_DMA_Init+0x6fe>
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	4a20      	ldr	r2, [pc, #128]	@ (8002848 <HAL_DMA_Init+0x77c>)
 80027c6:	4293      	cmp	r3, r2
 80027c8:	d101      	bne.n	80027ce <HAL_DMA_Init+0x702>
 80027ca:	2301      	movs	r3, #1
 80027cc:	e000      	b.n	80027d0 <HAL_DMA_Init+0x704>
 80027ce:	2300      	movs	r3, #0
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d008      	beq.n	80027e6 <HAL_DMA_Init+0x71a>
    {
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	685b      	ldr	r3, [r3, #4]
 80027d8:	2b11      	cmp	r3, #17
 80027da:	d904      	bls.n	80027e6 <HAL_DMA_Init+0x71a>
 80027dc:	f240 116b 	movw	r1, #363	@ 0x16b
 80027e0:	481a      	ldr	r0, [pc, #104]	@ (800284c <HAL_DMA_Init+0x780>)
 80027e2:	f7fe fc29 	bl	8001038 <assert_failed>
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	2202      	movs	r2, #2
 80027ea:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	2200      	movs	r2, #0
 80027f2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 80027fe:	697a      	ldr	r2, [r7, #20]
 8002800:	4b13      	ldr	r3, [pc, #76]	@ (8002850 <HAL_DMA_Init+0x784>)
 8002802:	4013      	ands	r3, r2
 8002804:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	689b      	ldr	r3, [r3, #8]
 800280a:	2b40      	cmp	r3, #64	@ 0x40
 800280c:	d022      	beq.n	8002854 <HAL_DMA_Init+0x788>
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	689b      	ldr	r3, [r3, #8]
 8002812:	2b80      	cmp	r3, #128	@ 0x80
 8002814:	d102      	bne.n	800281c <HAL_DMA_Init+0x750>
 8002816:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800281a:	e01c      	b.n	8002856 <HAL_DMA_Init+0x78a>
 800281c:	2300      	movs	r3, #0
 800281e:	e01a      	b.n	8002856 <HAL_DMA_Init+0x78a>
 8002820:	fe10803f 	.word	0xfe10803f
 8002824:	5c001000 	.word	0x5c001000
 8002828:	ffff0000 	.word	0xffff0000
 800282c:	58025408 	.word	0x58025408
 8002830:	5802541c 	.word	0x5802541c
 8002834:	58025430 	.word	0x58025430
 8002838:	58025444 	.word	0x58025444
 800283c:	58025458 	.word	0x58025458
 8002840:	5802546c 	.word	0x5802546c
 8002844:	58025480 	.word	0x58025480
 8002848:	58025494 	.word	0x58025494
 800284c:	0800ddd0 	.word	0x0800ddd0
 8002850:	fffe000f 	.word	0xfffe000f
 8002854:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8002856:	687a      	ldr	r2, [r7, #4]
 8002858:	68d2      	ldr	r2, [r2, #12]
 800285a:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800285c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	691b      	ldr	r3, [r3, #16]
 8002862:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8002864:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	695b      	ldr	r3, [r3, #20]
 800286a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 800286c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	699b      	ldr	r3, [r3, #24]
 8002872:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8002874:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	69db      	ldr	r3, [r3, #28]
 800287a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 800287c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	6a1b      	ldr	r3, [r3, #32]
 8002882:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8002884:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8002886:	697a      	ldr	r2, [r7, #20]
 8002888:	4313      	orrs	r3, r2
 800288a:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	697a      	ldr	r2, [r7, #20]
 8002892:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	461a      	mov	r2, r3
 800289a:	4b6e      	ldr	r3, [pc, #440]	@ (8002a54 <HAL_DMA_Init+0x988>)
 800289c:	4413      	add	r3, r2
 800289e:	4a6e      	ldr	r2, [pc, #440]	@ (8002a58 <HAL_DMA_Init+0x98c>)
 80028a0:	fba2 2303 	umull	r2, r3, r2, r3
 80028a4:	091b      	lsrs	r3, r3, #4
 80028a6:	009a      	lsls	r2, r3, #2
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80028ac:	6878      	ldr	r0, [r7, #4]
 80028ae:	f001 fd93 	bl	80043d8 <DMA_CalcBaseAndBitshift>
 80028b2:	4603      	mov	r3, r0
 80028b4:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028ba:	f003 031f 	and.w	r3, r3, #31
 80028be:	2201      	movs	r2, #1
 80028c0:	409a      	lsls	r2, r3
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	605a      	str	r2, [r3, #4]
 80028c6:	e008      	b.n	80028da <HAL_DMA_Init+0x80e>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	2240      	movs	r2, #64	@ 0x40
 80028cc:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	2203      	movs	r2, #3
 80028d2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 80028d6:	2301      	movs	r3, #1
 80028d8:	e0b7      	b.n	8002a4a <HAL_DMA_Init+0x97e>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	4a5f      	ldr	r2, [pc, #380]	@ (8002a5c <HAL_DMA_Init+0x990>)
 80028e0:	4293      	cmp	r3, r2
 80028e2:	d072      	beq.n	80029ca <HAL_DMA_Init+0x8fe>
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	4a5d      	ldr	r2, [pc, #372]	@ (8002a60 <HAL_DMA_Init+0x994>)
 80028ea:	4293      	cmp	r3, r2
 80028ec:	d06d      	beq.n	80029ca <HAL_DMA_Init+0x8fe>
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	4a5c      	ldr	r2, [pc, #368]	@ (8002a64 <HAL_DMA_Init+0x998>)
 80028f4:	4293      	cmp	r3, r2
 80028f6:	d068      	beq.n	80029ca <HAL_DMA_Init+0x8fe>
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	4a5a      	ldr	r2, [pc, #360]	@ (8002a68 <HAL_DMA_Init+0x99c>)
 80028fe:	4293      	cmp	r3, r2
 8002900:	d063      	beq.n	80029ca <HAL_DMA_Init+0x8fe>
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	4a59      	ldr	r2, [pc, #356]	@ (8002a6c <HAL_DMA_Init+0x9a0>)
 8002908:	4293      	cmp	r3, r2
 800290a:	d05e      	beq.n	80029ca <HAL_DMA_Init+0x8fe>
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	4a57      	ldr	r2, [pc, #348]	@ (8002a70 <HAL_DMA_Init+0x9a4>)
 8002912:	4293      	cmp	r3, r2
 8002914:	d059      	beq.n	80029ca <HAL_DMA_Init+0x8fe>
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	4a56      	ldr	r2, [pc, #344]	@ (8002a74 <HAL_DMA_Init+0x9a8>)
 800291c:	4293      	cmp	r3, r2
 800291e:	d054      	beq.n	80029ca <HAL_DMA_Init+0x8fe>
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	4a54      	ldr	r2, [pc, #336]	@ (8002a78 <HAL_DMA_Init+0x9ac>)
 8002926:	4293      	cmp	r3, r2
 8002928:	d04f      	beq.n	80029ca <HAL_DMA_Init+0x8fe>
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	4a53      	ldr	r2, [pc, #332]	@ (8002a7c <HAL_DMA_Init+0x9b0>)
 8002930:	4293      	cmp	r3, r2
 8002932:	d04a      	beq.n	80029ca <HAL_DMA_Init+0x8fe>
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	4a51      	ldr	r2, [pc, #324]	@ (8002a80 <HAL_DMA_Init+0x9b4>)
 800293a:	4293      	cmp	r3, r2
 800293c:	d045      	beq.n	80029ca <HAL_DMA_Init+0x8fe>
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	4a50      	ldr	r2, [pc, #320]	@ (8002a84 <HAL_DMA_Init+0x9b8>)
 8002944:	4293      	cmp	r3, r2
 8002946:	d040      	beq.n	80029ca <HAL_DMA_Init+0x8fe>
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	4a4e      	ldr	r2, [pc, #312]	@ (8002a88 <HAL_DMA_Init+0x9bc>)
 800294e:	4293      	cmp	r3, r2
 8002950:	d03b      	beq.n	80029ca <HAL_DMA_Init+0x8fe>
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	4a4d      	ldr	r2, [pc, #308]	@ (8002a8c <HAL_DMA_Init+0x9c0>)
 8002958:	4293      	cmp	r3, r2
 800295a:	d036      	beq.n	80029ca <HAL_DMA_Init+0x8fe>
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	4a4b      	ldr	r2, [pc, #300]	@ (8002a90 <HAL_DMA_Init+0x9c4>)
 8002962:	4293      	cmp	r3, r2
 8002964:	d031      	beq.n	80029ca <HAL_DMA_Init+0x8fe>
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	4a4a      	ldr	r2, [pc, #296]	@ (8002a94 <HAL_DMA_Init+0x9c8>)
 800296c:	4293      	cmp	r3, r2
 800296e:	d02c      	beq.n	80029ca <HAL_DMA_Init+0x8fe>
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	4a48      	ldr	r2, [pc, #288]	@ (8002a98 <HAL_DMA_Init+0x9cc>)
 8002976:	4293      	cmp	r3, r2
 8002978:	d027      	beq.n	80029ca <HAL_DMA_Init+0x8fe>
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	4a47      	ldr	r2, [pc, #284]	@ (8002a9c <HAL_DMA_Init+0x9d0>)
 8002980:	4293      	cmp	r3, r2
 8002982:	d022      	beq.n	80029ca <HAL_DMA_Init+0x8fe>
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	4a45      	ldr	r2, [pc, #276]	@ (8002aa0 <HAL_DMA_Init+0x9d4>)
 800298a:	4293      	cmp	r3, r2
 800298c:	d01d      	beq.n	80029ca <HAL_DMA_Init+0x8fe>
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	4a44      	ldr	r2, [pc, #272]	@ (8002aa4 <HAL_DMA_Init+0x9d8>)
 8002994:	4293      	cmp	r3, r2
 8002996:	d018      	beq.n	80029ca <HAL_DMA_Init+0x8fe>
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	4a42      	ldr	r2, [pc, #264]	@ (8002aa8 <HAL_DMA_Init+0x9dc>)
 800299e:	4293      	cmp	r3, r2
 80029a0:	d013      	beq.n	80029ca <HAL_DMA_Init+0x8fe>
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	4a41      	ldr	r2, [pc, #260]	@ (8002aac <HAL_DMA_Init+0x9e0>)
 80029a8:	4293      	cmp	r3, r2
 80029aa:	d00e      	beq.n	80029ca <HAL_DMA_Init+0x8fe>
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	4a3f      	ldr	r2, [pc, #252]	@ (8002ab0 <HAL_DMA_Init+0x9e4>)
 80029b2:	4293      	cmp	r3, r2
 80029b4:	d009      	beq.n	80029ca <HAL_DMA_Init+0x8fe>
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	4a3e      	ldr	r2, [pc, #248]	@ (8002ab4 <HAL_DMA_Init+0x9e8>)
 80029bc:	4293      	cmp	r3, r2
 80029be:	d004      	beq.n	80029ca <HAL_DMA_Init+0x8fe>
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	4a3c      	ldr	r2, [pc, #240]	@ (8002ab8 <HAL_DMA_Init+0x9ec>)
 80029c6:	4293      	cmp	r3, r2
 80029c8:	d101      	bne.n	80029ce <HAL_DMA_Init+0x902>
 80029ca:	2301      	movs	r3, #1
 80029cc:	e000      	b.n	80029d0 <HAL_DMA_Init+0x904>
 80029ce:	2300      	movs	r3, #0
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d032      	beq.n	8002a3a <HAL_DMA_Init+0x96e>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80029d4:	6878      	ldr	r0, [r7, #4]
 80029d6:	f001 fe2d 	bl	8004634 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	689b      	ldr	r3, [r3, #8]
 80029de:	2b80      	cmp	r3, #128	@ 0x80
 80029e0:	d102      	bne.n	80029e8 <HAL_DMA_Init+0x91c>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	2200      	movs	r2, #0
 80029e6:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	685a      	ldr	r2, [r3, #4]
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80029f0:	b2d2      	uxtb	r2, r2
 80029f2:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80029f8:	687a      	ldr	r2, [r7, #4]
 80029fa:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80029fc:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	685b      	ldr	r3, [r3, #4]
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d010      	beq.n	8002a28 <HAL_DMA_Init+0x95c>
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	685b      	ldr	r3, [r3, #4]
 8002a0a:	2b08      	cmp	r3, #8
 8002a0c:	d80c      	bhi.n	8002a28 <HAL_DMA_Init+0x95c>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8002a0e:	6878      	ldr	r0, [r7, #4]
 8002a10:	f001 feaa 	bl	8004768 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002a18:	2200      	movs	r2, #0
 8002a1a:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a20:	687a      	ldr	r2, [r7, #4]
 8002a22:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8002a24:	605a      	str	r2, [r3, #4]
 8002a26:	e008      	b.n	8002a3a <HAL_DMA_Init+0x96e>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	2200      	movs	r2, #0
 8002a2c:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	2200      	movs	r2, #0
 8002a32:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	2200      	movs	r2, #0
 8002a38:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	2200      	movs	r2, #0
 8002a3e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	2201      	movs	r2, #1
 8002a44:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8002a48:	2300      	movs	r3, #0
}
 8002a4a:	4618      	mov	r0, r3
 8002a4c:	3718      	adds	r7, #24
 8002a4e:	46bd      	mov	sp, r7
 8002a50:	bd80      	pop	{r7, pc}
 8002a52:	bf00      	nop
 8002a54:	a7fdabf8 	.word	0xa7fdabf8
 8002a58:	cccccccd 	.word	0xcccccccd
 8002a5c:	40020010 	.word	0x40020010
 8002a60:	40020028 	.word	0x40020028
 8002a64:	40020040 	.word	0x40020040
 8002a68:	40020058 	.word	0x40020058
 8002a6c:	40020070 	.word	0x40020070
 8002a70:	40020088 	.word	0x40020088
 8002a74:	400200a0 	.word	0x400200a0
 8002a78:	400200b8 	.word	0x400200b8
 8002a7c:	40020410 	.word	0x40020410
 8002a80:	40020428 	.word	0x40020428
 8002a84:	40020440 	.word	0x40020440
 8002a88:	40020458 	.word	0x40020458
 8002a8c:	40020470 	.word	0x40020470
 8002a90:	40020488 	.word	0x40020488
 8002a94:	400204a0 	.word	0x400204a0
 8002a98:	400204b8 	.word	0x400204b8
 8002a9c:	58025408 	.word	0x58025408
 8002aa0:	5802541c 	.word	0x5802541c
 8002aa4:	58025430 	.word	0x58025430
 8002aa8:	58025444 	.word	0x58025444
 8002aac:	58025458 	.word	0x58025458
 8002ab0:	5802546c 	.word	0x5802546c
 8002ab4:	58025480 	.word	0x58025480
 8002ab8:	58025494 	.word	0x58025494

08002abc <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002abc:	b580      	push	{r7, lr}
 8002abe:	b086      	sub	sp, #24
 8002ac0:	af00      	add	r7, sp, #0
 8002ac2:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8002ac4:	f7fe fffe 	bl	8001ac4 <HAL_GetTick>
 8002ac8:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d101      	bne.n	8002ad4 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8002ad0:	2301      	movs	r3, #1
 8002ad2:	e2dc      	b.n	800308e <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002ada:	b2db      	uxtb	r3, r3
 8002adc:	2b02      	cmp	r3, #2
 8002ade:	d008      	beq.n	8002af2 <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	2280      	movs	r2, #128	@ 0x80
 8002ae4:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	2200      	movs	r2, #0
 8002aea:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 8002aee:	2301      	movs	r3, #1
 8002af0:	e2cd      	b.n	800308e <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	4a76      	ldr	r2, [pc, #472]	@ (8002cd0 <HAL_DMA_Abort+0x214>)
 8002af8:	4293      	cmp	r3, r2
 8002afa:	d04a      	beq.n	8002b92 <HAL_DMA_Abort+0xd6>
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	4a74      	ldr	r2, [pc, #464]	@ (8002cd4 <HAL_DMA_Abort+0x218>)
 8002b02:	4293      	cmp	r3, r2
 8002b04:	d045      	beq.n	8002b92 <HAL_DMA_Abort+0xd6>
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	4a73      	ldr	r2, [pc, #460]	@ (8002cd8 <HAL_DMA_Abort+0x21c>)
 8002b0c:	4293      	cmp	r3, r2
 8002b0e:	d040      	beq.n	8002b92 <HAL_DMA_Abort+0xd6>
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	4a71      	ldr	r2, [pc, #452]	@ (8002cdc <HAL_DMA_Abort+0x220>)
 8002b16:	4293      	cmp	r3, r2
 8002b18:	d03b      	beq.n	8002b92 <HAL_DMA_Abort+0xd6>
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	4a70      	ldr	r2, [pc, #448]	@ (8002ce0 <HAL_DMA_Abort+0x224>)
 8002b20:	4293      	cmp	r3, r2
 8002b22:	d036      	beq.n	8002b92 <HAL_DMA_Abort+0xd6>
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	4a6e      	ldr	r2, [pc, #440]	@ (8002ce4 <HAL_DMA_Abort+0x228>)
 8002b2a:	4293      	cmp	r3, r2
 8002b2c:	d031      	beq.n	8002b92 <HAL_DMA_Abort+0xd6>
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	4a6d      	ldr	r2, [pc, #436]	@ (8002ce8 <HAL_DMA_Abort+0x22c>)
 8002b34:	4293      	cmp	r3, r2
 8002b36:	d02c      	beq.n	8002b92 <HAL_DMA_Abort+0xd6>
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	4a6b      	ldr	r2, [pc, #428]	@ (8002cec <HAL_DMA_Abort+0x230>)
 8002b3e:	4293      	cmp	r3, r2
 8002b40:	d027      	beq.n	8002b92 <HAL_DMA_Abort+0xd6>
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	4a6a      	ldr	r2, [pc, #424]	@ (8002cf0 <HAL_DMA_Abort+0x234>)
 8002b48:	4293      	cmp	r3, r2
 8002b4a:	d022      	beq.n	8002b92 <HAL_DMA_Abort+0xd6>
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	4a68      	ldr	r2, [pc, #416]	@ (8002cf4 <HAL_DMA_Abort+0x238>)
 8002b52:	4293      	cmp	r3, r2
 8002b54:	d01d      	beq.n	8002b92 <HAL_DMA_Abort+0xd6>
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	4a67      	ldr	r2, [pc, #412]	@ (8002cf8 <HAL_DMA_Abort+0x23c>)
 8002b5c:	4293      	cmp	r3, r2
 8002b5e:	d018      	beq.n	8002b92 <HAL_DMA_Abort+0xd6>
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	4a65      	ldr	r2, [pc, #404]	@ (8002cfc <HAL_DMA_Abort+0x240>)
 8002b66:	4293      	cmp	r3, r2
 8002b68:	d013      	beq.n	8002b92 <HAL_DMA_Abort+0xd6>
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	4a64      	ldr	r2, [pc, #400]	@ (8002d00 <HAL_DMA_Abort+0x244>)
 8002b70:	4293      	cmp	r3, r2
 8002b72:	d00e      	beq.n	8002b92 <HAL_DMA_Abort+0xd6>
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	4a62      	ldr	r2, [pc, #392]	@ (8002d04 <HAL_DMA_Abort+0x248>)
 8002b7a:	4293      	cmp	r3, r2
 8002b7c:	d009      	beq.n	8002b92 <HAL_DMA_Abort+0xd6>
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	4a61      	ldr	r2, [pc, #388]	@ (8002d08 <HAL_DMA_Abort+0x24c>)
 8002b84:	4293      	cmp	r3, r2
 8002b86:	d004      	beq.n	8002b92 <HAL_DMA_Abort+0xd6>
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	4a5f      	ldr	r2, [pc, #380]	@ (8002d0c <HAL_DMA_Abort+0x250>)
 8002b8e:	4293      	cmp	r3, r2
 8002b90:	d101      	bne.n	8002b96 <HAL_DMA_Abort+0xda>
 8002b92:	2301      	movs	r3, #1
 8002b94:	e000      	b.n	8002b98 <HAL_DMA_Abort+0xdc>
 8002b96:	2300      	movs	r3, #0
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d013      	beq.n	8002bc4 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	681a      	ldr	r2, [r3, #0]
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	f022 021e 	bic.w	r2, r2, #30
 8002baa:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	695a      	ldr	r2, [r3, #20]
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002bba:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	617b      	str	r3, [r7, #20]
 8002bc2:	e00a      	b.n	8002bda <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	681a      	ldr	r2, [r3, #0]
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	f022 020e 	bic.w	r2, r2, #14
 8002bd2:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	4a3c      	ldr	r2, [pc, #240]	@ (8002cd0 <HAL_DMA_Abort+0x214>)
 8002be0:	4293      	cmp	r3, r2
 8002be2:	d072      	beq.n	8002cca <HAL_DMA_Abort+0x20e>
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	4a3a      	ldr	r2, [pc, #232]	@ (8002cd4 <HAL_DMA_Abort+0x218>)
 8002bea:	4293      	cmp	r3, r2
 8002bec:	d06d      	beq.n	8002cca <HAL_DMA_Abort+0x20e>
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	4a39      	ldr	r2, [pc, #228]	@ (8002cd8 <HAL_DMA_Abort+0x21c>)
 8002bf4:	4293      	cmp	r3, r2
 8002bf6:	d068      	beq.n	8002cca <HAL_DMA_Abort+0x20e>
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	4a37      	ldr	r2, [pc, #220]	@ (8002cdc <HAL_DMA_Abort+0x220>)
 8002bfe:	4293      	cmp	r3, r2
 8002c00:	d063      	beq.n	8002cca <HAL_DMA_Abort+0x20e>
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	4a36      	ldr	r2, [pc, #216]	@ (8002ce0 <HAL_DMA_Abort+0x224>)
 8002c08:	4293      	cmp	r3, r2
 8002c0a:	d05e      	beq.n	8002cca <HAL_DMA_Abort+0x20e>
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	4a34      	ldr	r2, [pc, #208]	@ (8002ce4 <HAL_DMA_Abort+0x228>)
 8002c12:	4293      	cmp	r3, r2
 8002c14:	d059      	beq.n	8002cca <HAL_DMA_Abort+0x20e>
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	4a33      	ldr	r2, [pc, #204]	@ (8002ce8 <HAL_DMA_Abort+0x22c>)
 8002c1c:	4293      	cmp	r3, r2
 8002c1e:	d054      	beq.n	8002cca <HAL_DMA_Abort+0x20e>
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	4a31      	ldr	r2, [pc, #196]	@ (8002cec <HAL_DMA_Abort+0x230>)
 8002c26:	4293      	cmp	r3, r2
 8002c28:	d04f      	beq.n	8002cca <HAL_DMA_Abort+0x20e>
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	4a30      	ldr	r2, [pc, #192]	@ (8002cf0 <HAL_DMA_Abort+0x234>)
 8002c30:	4293      	cmp	r3, r2
 8002c32:	d04a      	beq.n	8002cca <HAL_DMA_Abort+0x20e>
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	4a2e      	ldr	r2, [pc, #184]	@ (8002cf4 <HAL_DMA_Abort+0x238>)
 8002c3a:	4293      	cmp	r3, r2
 8002c3c:	d045      	beq.n	8002cca <HAL_DMA_Abort+0x20e>
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	4a2d      	ldr	r2, [pc, #180]	@ (8002cf8 <HAL_DMA_Abort+0x23c>)
 8002c44:	4293      	cmp	r3, r2
 8002c46:	d040      	beq.n	8002cca <HAL_DMA_Abort+0x20e>
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	4a2b      	ldr	r2, [pc, #172]	@ (8002cfc <HAL_DMA_Abort+0x240>)
 8002c4e:	4293      	cmp	r3, r2
 8002c50:	d03b      	beq.n	8002cca <HAL_DMA_Abort+0x20e>
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	4a2a      	ldr	r2, [pc, #168]	@ (8002d00 <HAL_DMA_Abort+0x244>)
 8002c58:	4293      	cmp	r3, r2
 8002c5a:	d036      	beq.n	8002cca <HAL_DMA_Abort+0x20e>
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	4a28      	ldr	r2, [pc, #160]	@ (8002d04 <HAL_DMA_Abort+0x248>)
 8002c62:	4293      	cmp	r3, r2
 8002c64:	d031      	beq.n	8002cca <HAL_DMA_Abort+0x20e>
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	4a27      	ldr	r2, [pc, #156]	@ (8002d08 <HAL_DMA_Abort+0x24c>)
 8002c6c:	4293      	cmp	r3, r2
 8002c6e:	d02c      	beq.n	8002cca <HAL_DMA_Abort+0x20e>
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	4a25      	ldr	r2, [pc, #148]	@ (8002d0c <HAL_DMA_Abort+0x250>)
 8002c76:	4293      	cmp	r3, r2
 8002c78:	d027      	beq.n	8002cca <HAL_DMA_Abort+0x20e>
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	4a24      	ldr	r2, [pc, #144]	@ (8002d10 <HAL_DMA_Abort+0x254>)
 8002c80:	4293      	cmp	r3, r2
 8002c82:	d022      	beq.n	8002cca <HAL_DMA_Abort+0x20e>
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	4a22      	ldr	r2, [pc, #136]	@ (8002d14 <HAL_DMA_Abort+0x258>)
 8002c8a:	4293      	cmp	r3, r2
 8002c8c:	d01d      	beq.n	8002cca <HAL_DMA_Abort+0x20e>
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	4a21      	ldr	r2, [pc, #132]	@ (8002d18 <HAL_DMA_Abort+0x25c>)
 8002c94:	4293      	cmp	r3, r2
 8002c96:	d018      	beq.n	8002cca <HAL_DMA_Abort+0x20e>
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	4a1f      	ldr	r2, [pc, #124]	@ (8002d1c <HAL_DMA_Abort+0x260>)
 8002c9e:	4293      	cmp	r3, r2
 8002ca0:	d013      	beq.n	8002cca <HAL_DMA_Abort+0x20e>
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	4a1e      	ldr	r2, [pc, #120]	@ (8002d20 <HAL_DMA_Abort+0x264>)
 8002ca8:	4293      	cmp	r3, r2
 8002caa:	d00e      	beq.n	8002cca <HAL_DMA_Abort+0x20e>
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	4a1c      	ldr	r2, [pc, #112]	@ (8002d24 <HAL_DMA_Abort+0x268>)
 8002cb2:	4293      	cmp	r3, r2
 8002cb4:	d009      	beq.n	8002cca <HAL_DMA_Abort+0x20e>
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	4a1b      	ldr	r2, [pc, #108]	@ (8002d28 <HAL_DMA_Abort+0x26c>)
 8002cbc:	4293      	cmp	r3, r2
 8002cbe:	d004      	beq.n	8002cca <HAL_DMA_Abort+0x20e>
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	4a19      	ldr	r2, [pc, #100]	@ (8002d2c <HAL_DMA_Abort+0x270>)
 8002cc6:	4293      	cmp	r3, r2
 8002cc8:	d132      	bne.n	8002d30 <HAL_DMA_Abort+0x274>
 8002cca:	2301      	movs	r3, #1
 8002ccc:	e031      	b.n	8002d32 <HAL_DMA_Abort+0x276>
 8002cce:	bf00      	nop
 8002cd0:	40020010 	.word	0x40020010
 8002cd4:	40020028 	.word	0x40020028
 8002cd8:	40020040 	.word	0x40020040
 8002cdc:	40020058 	.word	0x40020058
 8002ce0:	40020070 	.word	0x40020070
 8002ce4:	40020088 	.word	0x40020088
 8002ce8:	400200a0 	.word	0x400200a0
 8002cec:	400200b8 	.word	0x400200b8
 8002cf0:	40020410 	.word	0x40020410
 8002cf4:	40020428 	.word	0x40020428
 8002cf8:	40020440 	.word	0x40020440
 8002cfc:	40020458 	.word	0x40020458
 8002d00:	40020470 	.word	0x40020470
 8002d04:	40020488 	.word	0x40020488
 8002d08:	400204a0 	.word	0x400204a0
 8002d0c:	400204b8 	.word	0x400204b8
 8002d10:	58025408 	.word	0x58025408
 8002d14:	5802541c 	.word	0x5802541c
 8002d18:	58025430 	.word	0x58025430
 8002d1c:	58025444 	.word	0x58025444
 8002d20:	58025458 	.word	0x58025458
 8002d24:	5802546c 	.word	0x5802546c
 8002d28:	58025480 	.word	0x58025480
 8002d2c:	58025494 	.word	0x58025494
 8002d30:	2300      	movs	r3, #0
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d007      	beq.n	8002d46 <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002d3a:	681a      	ldr	r2, [r3, #0]
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002d40:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002d44:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	4a6d      	ldr	r2, [pc, #436]	@ (8002f00 <HAL_DMA_Abort+0x444>)
 8002d4c:	4293      	cmp	r3, r2
 8002d4e:	d04a      	beq.n	8002de6 <HAL_DMA_Abort+0x32a>
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	4a6b      	ldr	r2, [pc, #428]	@ (8002f04 <HAL_DMA_Abort+0x448>)
 8002d56:	4293      	cmp	r3, r2
 8002d58:	d045      	beq.n	8002de6 <HAL_DMA_Abort+0x32a>
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	4a6a      	ldr	r2, [pc, #424]	@ (8002f08 <HAL_DMA_Abort+0x44c>)
 8002d60:	4293      	cmp	r3, r2
 8002d62:	d040      	beq.n	8002de6 <HAL_DMA_Abort+0x32a>
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	4a68      	ldr	r2, [pc, #416]	@ (8002f0c <HAL_DMA_Abort+0x450>)
 8002d6a:	4293      	cmp	r3, r2
 8002d6c:	d03b      	beq.n	8002de6 <HAL_DMA_Abort+0x32a>
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	4a67      	ldr	r2, [pc, #412]	@ (8002f10 <HAL_DMA_Abort+0x454>)
 8002d74:	4293      	cmp	r3, r2
 8002d76:	d036      	beq.n	8002de6 <HAL_DMA_Abort+0x32a>
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	4a65      	ldr	r2, [pc, #404]	@ (8002f14 <HAL_DMA_Abort+0x458>)
 8002d7e:	4293      	cmp	r3, r2
 8002d80:	d031      	beq.n	8002de6 <HAL_DMA_Abort+0x32a>
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	4a64      	ldr	r2, [pc, #400]	@ (8002f18 <HAL_DMA_Abort+0x45c>)
 8002d88:	4293      	cmp	r3, r2
 8002d8a:	d02c      	beq.n	8002de6 <HAL_DMA_Abort+0x32a>
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	4a62      	ldr	r2, [pc, #392]	@ (8002f1c <HAL_DMA_Abort+0x460>)
 8002d92:	4293      	cmp	r3, r2
 8002d94:	d027      	beq.n	8002de6 <HAL_DMA_Abort+0x32a>
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	4a61      	ldr	r2, [pc, #388]	@ (8002f20 <HAL_DMA_Abort+0x464>)
 8002d9c:	4293      	cmp	r3, r2
 8002d9e:	d022      	beq.n	8002de6 <HAL_DMA_Abort+0x32a>
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	4a5f      	ldr	r2, [pc, #380]	@ (8002f24 <HAL_DMA_Abort+0x468>)
 8002da6:	4293      	cmp	r3, r2
 8002da8:	d01d      	beq.n	8002de6 <HAL_DMA_Abort+0x32a>
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	4a5e      	ldr	r2, [pc, #376]	@ (8002f28 <HAL_DMA_Abort+0x46c>)
 8002db0:	4293      	cmp	r3, r2
 8002db2:	d018      	beq.n	8002de6 <HAL_DMA_Abort+0x32a>
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	4a5c      	ldr	r2, [pc, #368]	@ (8002f2c <HAL_DMA_Abort+0x470>)
 8002dba:	4293      	cmp	r3, r2
 8002dbc:	d013      	beq.n	8002de6 <HAL_DMA_Abort+0x32a>
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	4a5b      	ldr	r2, [pc, #364]	@ (8002f30 <HAL_DMA_Abort+0x474>)
 8002dc4:	4293      	cmp	r3, r2
 8002dc6:	d00e      	beq.n	8002de6 <HAL_DMA_Abort+0x32a>
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	4a59      	ldr	r2, [pc, #356]	@ (8002f34 <HAL_DMA_Abort+0x478>)
 8002dce:	4293      	cmp	r3, r2
 8002dd0:	d009      	beq.n	8002de6 <HAL_DMA_Abort+0x32a>
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	4a58      	ldr	r2, [pc, #352]	@ (8002f38 <HAL_DMA_Abort+0x47c>)
 8002dd8:	4293      	cmp	r3, r2
 8002dda:	d004      	beq.n	8002de6 <HAL_DMA_Abort+0x32a>
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	4a56      	ldr	r2, [pc, #344]	@ (8002f3c <HAL_DMA_Abort+0x480>)
 8002de2:	4293      	cmp	r3, r2
 8002de4:	d108      	bne.n	8002df8 <HAL_DMA_Abort+0x33c>
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	681a      	ldr	r2, [r3, #0]
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	f022 0201 	bic.w	r2, r2, #1
 8002df4:	601a      	str	r2, [r3, #0]
 8002df6:	e007      	b.n	8002e08 <HAL_DMA_Abort+0x34c>
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	681a      	ldr	r2, [r3, #0]
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	f022 0201 	bic.w	r2, r2, #1
 8002e06:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8002e08:	e013      	b.n	8002e32 <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002e0a:	f7fe fe5b 	bl	8001ac4 <HAL_GetTick>
 8002e0e:	4602      	mov	r2, r0
 8002e10:	693b      	ldr	r3, [r7, #16]
 8002e12:	1ad3      	subs	r3, r2, r3
 8002e14:	2b05      	cmp	r3, #5
 8002e16:	d90c      	bls.n	8002e32 <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	2220      	movs	r2, #32
 8002e1c:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	2203      	movs	r2, #3
 8002e22:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	2200      	movs	r2, #0
 8002e2a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 8002e2e:	2301      	movs	r3, #1
 8002e30:	e12d      	b.n	800308e <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8002e32:	697b      	ldr	r3, [r7, #20]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	f003 0301 	and.w	r3, r3, #1
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d1e5      	bne.n	8002e0a <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	4a2f      	ldr	r2, [pc, #188]	@ (8002f00 <HAL_DMA_Abort+0x444>)
 8002e44:	4293      	cmp	r3, r2
 8002e46:	d04a      	beq.n	8002ede <HAL_DMA_Abort+0x422>
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	4a2d      	ldr	r2, [pc, #180]	@ (8002f04 <HAL_DMA_Abort+0x448>)
 8002e4e:	4293      	cmp	r3, r2
 8002e50:	d045      	beq.n	8002ede <HAL_DMA_Abort+0x422>
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	4a2c      	ldr	r2, [pc, #176]	@ (8002f08 <HAL_DMA_Abort+0x44c>)
 8002e58:	4293      	cmp	r3, r2
 8002e5a:	d040      	beq.n	8002ede <HAL_DMA_Abort+0x422>
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	4a2a      	ldr	r2, [pc, #168]	@ (8002f0c <HAL_DMA_Abort+0x450>)
 8002e62:	4293      	cmp	r3, r2
 8002e64:	d03b      	beq.n	8002ede <HAL_DMA_Abort+0x422>
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	4a29      	ldr	r2, [pc, #164]	@ (8002f10 <HAL_DMA_Abort+0x454>)
 8002e6c:	4293      	cmp	r3, r2
 8002e6e:	d036      	beq.n	8002ede <HAL_DMA_Abort+0x422>
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	4a27      	ldr	r2, [pc, #156]	@ (8002f14 <HAL_DMA_Abort+0x458>)
 8002e76:	4293      	cmp	r3, r2
 8002e78:	d031      	beq.n	8002ede <HAL_DMA_Abort+0x422>
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	4a26      	ldr	r2, [pc, #152]	@ (8002f18 <HAL_DMA_Abort+0x45c>)
 8002e80:	4293      	cmp	r3, r2
 8002e82:	d02c      	beq.n	8002ede <HAL_DMA_Abort+0x422>
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	4a24      	ldr	r2, [pc, #144]	@ (8002f1c <HAL_DMA_Abort+0x460>)
 8002e8a:	4293      	cmp	r3, r2
 8002e8c:	d027      	beq.n	8002ede <HAL_DMA_Abort+0x422>
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	4a23      	ldr	r2, [pc, #140]	@ (8002f20 <HAL_DMA_Abort+0x464>)
 8002e94:	4293      	cmp	r3, r2
 8002e96:	d022      	beq.n	8002ede <HAL_DMA_Abort+0x422>
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	4a21      	ldr	r2, [pc, #132]	@ (8002f24 <HAL_DMA_Abort+0x468>)
 8002e9e:	4293      	cmp	r3, r2
 8002ea0:	d01d      	beq.n	8002ede <HAL_DMA_Abort+0x422>
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	4a20      	ldr	r2, [pc, #128]	@ (8002f28 <HAL_DMA_Abort+0x46c>)
 8002ea8:	4293      	cmp	r3, r2
 8002eaa:	d018      	beq.n	8002ede <HAL_DMA_Abort+0x422>
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	4a1e      	ldr	r2, [pc, #120]	@ (8002f2c <HAL_DMA_Abort+0x470>)
 8002eb2:	4293      	cmp	r3, r2
 8002eb4:	d013      	beq.n	8002ede <HAL_DMA_Abort+0x422>
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	4a1d      	ldr	r2, [pc, #116]	@ (8002f30 <HAL_DMA_Abort+0x474>)
 8002ebc:	4293      	cmp	r3, r2
 8002ebe:	d00e      	beq.n	8002ede <HAL_DMA_Abort+0x422>
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	4a1b      	ldr	r2, [pc, #108]	@ (8002f34 <HAL_DMA_Abort+0x478>)
 8002ec6:	4293      	cmp	r3, r2
 8002ec8:	d009      	beq.n	8002ede <HAL_DMA_Abort+0x422>
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	4a1a      	ldr	r2, [pc, #104]	@ (8002f38 <HAL_DMA_Abort+0x47c>)
 8002ed0:	4293      	cmp	r3, r2
 8002ed2:	d004      	beq.n	8002ede <HAL_DMA_Abort+0x422>
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	4a18      	ldr	r2, [pc, #96]	@ (8002f3c <HAL_DMA_Abort+0x480>)
 8002eda:	4293      	cmp	r3, r2
 8002edc:	d101      	bne.n	8002ee2 <HAL_DMA_Abort+0x426>
 8002ede:	2301      	movs	r3, #1
 8002ee0:	e000      	b.n	8002ee4 <HAL_DMA_Abort+0x428>
 8002ee2:	2300      	movs	r3, #0
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d02b      	beq.n	8002f40 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002eec:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ef2:	f003 031f 	and.w	r3, r3, #31
 8002ef6:	223f      	movs	r2, #63	@ 0x3f
 8002ef8:	409a      	lsls	r2, r3
 8002efa:	68bb      	ldr	r3, [r7, #8]
 8002efc:	609a      	str	r2, [r3, #8]
 8002efe:	e02a      	b.n	8002f56 <HAL_DMA_Abort+0x49a>
 8002f00:	40020010 	.word	0x40020010
 8002f04:	40020028 	.word	0x40020028
 8002f08:	40020040 	.word	0x40020040
 8002f0c:	40020058 	.word	0x40020058
 8002f10:	40020070 	.word	0x40020070
 8002f14:	40020088 	.word	0x40020088
 8002f18:	400200a0 	.word	0x400200a0
 8002f1c:	400200b8 	.word	0x400200b8
 8002f20:	40020410 	.word	0x40020410
 8002f24:	40020428 	.word	0x40020428
 8002f28:	40020440 	.word	0x40020440
 8002f2c:	40020458 	.word	0x40020458
 8002f30:	40020470 	.word	0x40020470
 8002f34:	40020488 	.word	0x40020488
 8002f38:	400204a0 	.word	0x400204a0
 8002f3c:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f44:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f4a:	f003 031f 	and.w	r3, r3, #31
 8002f4e:	2201      	movs	r2, #1
 8002f50:	409a      	lsls	r2, r3
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	4a4f      	ldr	r2, [pc, #316]	@ (8003098 <HAL_DMA_Abort+0x5dc>)
 8002f5c:	4293      	cmp	r3, r2
 8002f5e:	d072      	beq.n	8003046 <HAL_DMA_Abort+0x58a>
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	4a4d      	ldr	r2, [pc, #308]	@ (800309c <HAL_DMA_Abort+0x5e0>)
 8002f66:	4293      	cmp	r3, r2
 8002f68:	d06d      	beq.n	8003046 <HAL_DMA_Abort+0x58a>
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	4a4c      	ldr	r2, [pc, #304]	@ (80030a0 <HAL_DMA_Abort+0x5e4>)
 8002f70:	4293      	cmp	r3, r2
 8002f72:	d068      	beq.n	8003046 <HAL_DMA_Abort+0x58a>
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	4a4a      	ldr	r2, [pc, #296]	@ (80030a4 <HAL_DMA_Abort+0x5e8>)
 8002f7a:	4293      	cmp	r3, r2
 8002f7c:	d063      	beq.n	8003046 <HAL_DMA_Abort+0x58a>
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	4a49      	ldr	r2, [pc, #292]	@ (80030a8 <HAL_DMA_Abort+0x5ec>)
 8002f84:	4293      	cmp	r3, r2
 8002f86:	d05e      	beq.n	8003046 <HAL_DMA_Abort+0x58a>
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	4a47      	ldr	r2, [pc, #284]	@ (80030ac <HAL_DMA_Abort+0x5f0>)
 8002f8e:	4293      	cmp	r3, r2
 8002f90:	d059      	beq.n	8003046 <HAL_DMA_Abort+0x58a>
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	4a46      	ldr	r2, [pc, #280]	@ (80030b0 <HAL_DMA_Abort+0x5f4>)
 8002f98:	4293      	cmp	r3, r2
 8002f9a:	d054      	beq.n	8003046 <HAL_DMA_Abort+0x58a>
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	4a44      	ldr	r2, [pc, #272]	@ (80030b4 <HAL_DMA_Abort+0x5f8>)
 8002fa2:	4293      	cmp	r3, r2
 8002fa4:	d04f      	beq.n	8003046 <HAL_DMA_Abort+0x58a>
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	4a43      	ldr	r2, [pc, #268]	@ (80030b8 <HAL_DMA_Abort+0x5fc>)
 8002fac:	4293      	cmp	r3, r2
 8002fae:	d04a      	beq.n	8003046 <HAL_DMA_Abort+0x58a>
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	4a41      	ldr	r2, [pc, #260]	@ (80030bc <HAL_DMA_Abort+0x600>)
 8002fb6:	4293      	cmp	r3, r2
 8002fb8:	d045      	beq.n	8003046 <HAL_DMA_Abort+0x58a>
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	4a40      	ldr	r2, [pc, #256]	@ (80030c0 <HAL_DMA_Abort+0x604>)
 8002fc0:	4293      	cmp	r3, r2
 8002fc2:	d040      	beq.n	8003046 <HAL_DMA_Abort+0x58a>
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	4a3e      	ldr	r2, [pc, #248]	@ (80030c4 <HAL_DMA_Abort+0x608>)
 8002fca:	4293      	cmp	r3, r2
 8002fcc:	d03b      	beq.n	8003046 <HAL_DMA_Abort+0x58a>
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	4a3d      	ldr	r2, [pc, #244]	@ (80030c8 <HAL_DMA_Abort+0x60c>)
 8002fd4:	4293      	cmp	r3, r2
 8002fd6:	d036      	beq.n	8003046 <HAL_DMA_Abort+0x58a>
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	4a3b      	ldr	r2, [pc, #236]	@ (80030cc <HAL_DMA_Abort+0x610>)
 8002fde:	4293      	cmp	r3, r2
 8002fe0:	d031      	beq.n	8003046 <HAL_DMA_Abort+0x58a>
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	4a3a      	ldr	r2, [pc, #232]	@ (80030d0 <HAL_DMA_Abort+0x614>)
 8002fe8:	4293      	cmp	r3, r2
 8002fea:	d02c      	beq.n	8003046 <HAL_DMA_Abort+0x58a>
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	4a38      	ldr	r2, [pc, #224]	@ (80030d4 <HAL_DMA_Abort+0x618>)
 8002ff2:	4293      	cmp	r3, r2
 8002ff4:	d027      	beq.n	8003046 <HAL_DMA_Abort+0x58a>
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	4a37      	ldr	r2, [pc, #220]	@ (80030d8 <HAL_DMA_Abort+0x61c>)
 8002ffc:	4293      	cmp	r3, r2
 8002ffe:	d022      	beq.n	8003046 <HAL_DMA_Abort+0x58a>
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	4a35      	ldr	r2, [pc, #212]	@ (80030dc <HAL_DMA_Abort+0x620>)
 8003006:	4293      	cmp	r3, r2
 8003008:	d01d      	beq.n	8003046 <HAL_DMA_Abort+0x58a>
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	4a34      	ldr	r2, [pc, #208]	@ (80030e0 <HAL_DMA_Abort+0x624>)
 8003010:	4293      	cmp	r3, r2
 8003012:	d018      	beq.n	8003046 <HAL_DMA_Abort+0x58a>
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	4a32      	ldr	r2, [pc, #200]	@ (80030e4 <HAL_DMA_Abort+0x628>)
 800301a:	4293      	cmp	r3, r2
 800301c:	d013      	beq.n	8003046 <HAL_DMA_Abort+0x58a>
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	4a31      	ldr	r2, [pc, #196]	@ (80030e8 <HAL_DMA_Abort+0x62c>)
 8003024:	4293      	cmp	r3, r2
 8003026:	d00e      	beq.n	8003046 <HAL_DMA_Abort+0x58a>
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	4a2f      	ldr	r2, [pc, #188]	@ (80030ec <HAL_DMA_Abort+0x630>)
 800302e:	4293      	cmp	r3, r2
 8003030:	d009      	beq.n	8003046 <HAL_DMA_Abort+0x58a>
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	4a2e      	ldr	r2, [pc, #184]	@ (80030f0 <HAL_DMA_Abort+0x634>)
 8003038:	4293      	cmp	r3, r2
 800303a:	d004      	beq.n	8003046 <HAL_DMA_Abort+0x58a>
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	4a2c      	ldr	r2, [pc, #176]	@ (80030f4 <HAL_DMA_Abort+0x638>)
 8003042:	4293      	cmp	r3, r2
 8003044:	d101      	bne.n	800304a <HAL_DMA_Abort+0x58e>
 8003046:	2301      	movs	r3, #1
 8003048:	e000      	b.n	800304c <HAL_DMA_Abort+0x590>
 800304a:	2300      	movs	r3, #0
 800304c:	2b00      	cmp	r3, #0
 800304e:	d015      	beq.n	800307c <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003054:	687a      	ldr	r2, [r7, #4]
 8003056:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8003058:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800305e:	2b00      	cmp	r3, #0
 8003060:	d00c      	beq.n	800307c <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003066:	681a      	ldr	r2, [r3, #0]
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800306c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003070:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003076:	687a      	ldr	r2, [r7, #4]
 8003078:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800307a:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	2201      	movs	r2, #1
 8003080:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	2200      	movs	r2, #0
 8003088:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 800308c:	2300      	movs	r3, #0
}
 800308e:	4618      	mov	r0, r3
 8003090:	3718      	adds	r7, #24
 8003092:	46bd      	mov	sp, r7
 8003094:	bd80      	pop	{r7, pc}
 8003096:	bf00      	nop
 8003098:	40020010 	.word	0x40020010
 800309c:	40020028 	.word	0x40020028
 80030a0:	40020040 	.word	0x40020040
 80030a4:	40020058 	.word	0x40020058
 80030a8:	40020070 	.word	0x40020070
 80030ac:	40020088 	.word	0x40020088
 80030b0:	400200a0 	.word	0x400200a0
 80030b4:	400200b8 	.word	0x400200b8
 80030b8:	40020410 	.word	0x40020410
 80030bc:	40020428 	.word	0x40020428
 80030c0:	40020440 	.word	0x40020440
 80030c4:	40020458 	.word	0x40020458
 80030c8:	40020470 	.word	0x40020470
 80030cc:	40020488 	.word	0x40020488
 80030d0:	400204a0 	.word	0x400204a0
 80030d4:	400204b8 	.word	0x400204b8
 80030d8:	58025408 	.word	0x58025408
 80030dc:	5802541c 	.word	0x5802541c
 80030e0:	58025430 	.word	0x58025430
 80030e4:	58025444 	.word	0x58025444
 80030e8:	58025458 	.word	0x58025458
 80030ec:	5802546c 	.word	0x5802546c
 80030f0:	58025480 	.word	0x58025480
 80030f4:	58025494 	.word	0x58025494

080030f8 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80030f8:	b580      	push	{r7, lr}
 80030fa:	b084      	sub	sp, #16
 80030fc:	af00      	add	r7, sp, #0
 80030fe:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	2b00      	cmp	r3, #0
 8003104:	d101      	bne.n	800310a <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8003106:	2301      	movs	r3, #1
 8003108:	e237      	b.n	800357a <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003110:	b2db      	uxtb	r3, r3
 8003112:	2b02      	cmp	r3, #2
 8003114:	d004      	beq.n	8003120 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	2280      	movs	r2, #128	@ 0x80
 800311a:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800311c:	2301      	movs	r3, #1
 800311e:	e22c      	b.n	800357a <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	4a5c      	ldr	r2, [pc, #368]	@ (8003298 <HAL_DMA_Abort_IT+0x1a0>)
 8003126:	4293      	cmp	r3, r2
 8003128:	d04a      	beq.n	80031c0 <HAL_DMA_Abort_IT+0xc8>
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	4a5b      	ldr	r2, [pc, #364]	@ (800329c <HAL_DMA_Abort_IT+0x1a4>)
 8003130:	4293      	cmp	r3, r2
 8003132:	d045      	beq.n	80031c0 <HAL_DMA_Abort_IT+0xc8>
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	4a59      	ldr	r2, [pc, #356]	@ (80032a0 <HAL_DMA_Abort_IT+0x1a8>)
 800313a:	4293      	cmp	r3, r2
 800313c:	d040      	beq.n	80031c0 <HAL_DMA_Abort_IT+0xc8>
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	4a58      	ldr	r2, [pc, #352]	@ (80032a4 <HAL_DMA_Abort_IT+0x1ac>)
 8003144:	4293      	cmp	r3, r2
 8003146:	d03b      	beq.n	80031c0 <HAL_DMA_Abort_IT+0xc8>
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	4a56      	ldr	r2, [pc, #344]	@ (80032a8 <HAL_DMA_Abort_IT+0x1b0>)
 800314e:	4293      	cmp	r3, r2
 8003150:	d036      	beq.n	80031c0 <HAL_DMA_Abort_IT+0xc8>
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	4a55      	ldr	r2, [pc, #340]	@ (80032ac <HAL_DMA_Abort_IT+0x1b4>)
 8003158:	4293      	cmp	r3, r2
 800315a:	d031      	beq.n	80031c0 <HAL_DMA_Abort_IT+0xc8>
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	4a53      	ldr	r2, [pc, #332]	@ (80032b0 <HAL_DMA_Abort_IT+0x1b8>)
 8003162:	4293      	cmp	r3, r2
 8003164:	d02c      	beq.n	80031c0 <HAL_DMA_Abort_IT+0xc8>
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	4a52      	ldr	r2, [pc, #328]	@ (80032b4 <HAL_DMA_Abort_IT+0x1bc>)
 800316c:	4293      	cmp	r3, r2
 800316e:	d027      	beq.n	80031c0 <HAL_DMA_Abort_IT+0xc8>
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	4a50      	ldr	r2, [pc, #320]	@ (80032b8 <HAL_DMA_Abort_IT+0x1c0>)
 8003176:	4293      	cmp	r3, r2
 8003178:	d022      	beq.n	80031c0 <HAL_DMA_Abort_IT+0xc8>
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	4a4f      	ldr	r2, [pc, #316]	@ (80032bc <HAL_DMA_Abort_IT+0x1c4>)
 8003180:	4293      	cmp	r3, r2
 8003182:	d01d      	beq.n	80031c0 <HAL_DMA_Abort_IT+0xc8>
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	4a4d      	ldr	r2, [pc, #308]	@ (80032c0 <HAL_DMA_Abort_IT+0x1c8>)
 800318a:	4293      	cmp	r3, r2
 800318c:	d018      	beq.n	80031c0 <HAL_DMA_Abort_IT+0xc8>
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	4a4c      	ldr	r2, [pc, #304]	@ (80032c4 <HAL_DMA_Abort_IT+0x1cc>)
 8003194:	4293      	cmp	r3, r2
 8003196:	d013      	beq.n	80031c0 <HAL_DMA_Abort_IT+0xc8>
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	4a4a      	ldr	r2, [pc, #296]	@ (80032c8 <HAL_DMA_Abort_IT+0x1d0>)
 800319e:	4293      	cmp	r3, r2
 80031a0:	d00e      	beq.n	80031c0 <HAL_DMA_Abort_IT+0xc8>
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	4a49      	ldr	r2, [pc, #292]	@ (80032cc <HAL_DMA_Abort_IT+0x1d4>)
 80031a8:	4293      	cmp	r3, r2
 80031aa:	d009      	beq.n	80031c0 <HAL_DMA_Abort_IT+0xc8>
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	4a47      	ldr	r2, [pc, #284]	@ (80032d0 <HAL_DMA_Abort_IT+0x1d8>)
 80031b2:	4293      	cmp	r3, r2
 80031b4:	d004      	beq.n	80031c0 <HAL_DMA_Abort_IT+0xc8>
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	4a46      	ldr	r2, [pc, #280]	@ (80032d4 <HAL_DMA_Abort_IT+0x1dc>)
 80031bc:	4293      	cmp	r3, r2
 80031be:	d101      	bne.n	80031c4 <HAL_DMA_Abort_IT+0xcc>
 80031c0:	2301      	movs	r3, #1
 80031c2:	e000      	b.n	80031c6 <HAL_DMA_Abort_IT+0xce>
 80031c4:	2300      	movs	r3, #0
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	f000 8086 	beq.w	80032d8 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	2204      	movs	r2, #4
 80031d0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	4a2f      	ldr	r2, [pc, #188]	@ (8003298 <HAL_DMA_Abort_IT+0x1a0>)
 80031da:	4293      	cmp	r3, r2
 80031dc:	d04a      	beq.n	8003274 <HAL_DMA_Abort_IT+0x17c>
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	4a2e      	ldr	r2, [pc, #184]	@ (800329c <HAL_DMA_Abort_IT+0x1a4>)
 80031e4:	4293      	cmp	r3, r2
 80031e6:	d045      	beq.n	8003274 <HAL_DMA_Abort_IT+0x17c>
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	4a2c      	ldr	r2, [pc, #176]	@ (80032a0 <HAL_DMA_Abort_IT+0x1a8>)
 80031ee:	4293      	cmp	r3, r2
 80031f0:	d040      	beq.n	8003274 <HAL_DMA_Abort_IT+0x17c>
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	4a2b      	ldr	r2, [pc, #172]	@ (80032a4 <HAL_DMA_Abort_IT+0x1ac>)
 80031f8:	4293      	cmp	r3, r2
 80031fa:	d03b      	beq.n	8003274 <HAL_DMA_Abort_IT+0x17c>
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	4a29      	ldr	r2, [pc, #164]	@ (80032a8 <HAL_DMA_Abort_IT+0x1b0>)
 8003202:	4293      	cmp	r3, r2
 8003204:	d036      	beq.n	8003274 <HAL_DMA_Abort_IT+0x17c>
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	4a28      	ldr	r2, [pc, #160]	@ (80032ac <HAL_DMA_Abort_IT+0x1b4>)
 800320c:	4293      	cmp	r3, r2
 800320e:	d031      	beq.n	8003274 <HAL_DMA_Abort_IT+0x17c>
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	4a26      	ldr	r2, [pc, #152]	@ (80032b0 <HAL_DMA_Abort_IT+0x1b8>)
 8003216:	4293      	cmp	r3, r2
 8003218:	d02c      	beq.n	8003274 <HAL_DMA_Abort_IT+0x17c>
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	4a25      	ldr	r2, [pc, #148]	@ (80032b4 <HAL_DMA_Abort_IT+0x1bc>)
 8003220:	4293      	cmp	r3, r2
 8003222:	d027      	beq.n	8003274 <HAL_DMA_Abort_IT+0x17c>
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	4a23      	ldr	r2, [pc, #140]	@ (80032b8 <HAL_DMA_Abort_IT+0x1c0>)
 800322a:	4293      	cmp	r3, r2
 800322c:	d022      	beq.n	8003274 <HAL_DMA_Abort_IT+0x17c>
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	4a22      	ldr	r2, [pc, #136]	@ (80032bc <HAL_DMA_Abort_IT+0x1c4>)
 8003234:	4293      	cmp	r3, r2
 8003236:	d01d      	beq.n	8003274 <HAL_DMA_Abort_IT+0x17c>
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	4a20      	ldr	r2, [pc, #128]	@ (80032c0 <HAL_DMA_Abort_IT+0x1c8>)
 800323e:	4293      	cmp	r3, r2
 8003240:	d018      	beq.n	8003274 <HAL_DMA_Abort_IT+0x17c>
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	4a1f      	ldr	r2, [pc, #124]	@ (80032c4 <HAL_DMA_Abort_IT+0x1cc>)
 8003248:	4293      	cmp	r3, r2
 800324a:	d013      	beq.n	8003274 <HAL_DMA_Abort_IT+0x17c>
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	4a1d      	ldr	r2, [pc, #116]	@ (80032c8 <HAL_DMA_Abort_IT+0x1d0>)
 8003252:	4293      	cmp	r3, r2
 8003254:	d00e      	beq.n	8003274 <HAL_DMA_Abort_IT+0x17c>
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	4a1c      	ldr	r2, [pc, #112]	@ (80032cc <HAL_DMA_Abort_IT+0x1d4>)
 800325c:	4293      	cmp	r3, r2
 800325e:	d009      	beq.n	8003274 <HAL_DMA_Abort_IT+0x17c>
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	4a1a      	ldr	r2, [pc, #104]	@ (80032d0 <HAL_DMA_Abort_IT+0x1d8>)
 8003266:	4293      	cmp	r3, r2
 8003268:	d004      	beq.n	8003274 <HAL_DMA_Abort_IT+0x17c>
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	4a19      	ldr	r2, [pc, #100]	@ (80032d4 <HAL_DMA_Abort_IT+0x1dc>)
 8003270:	4293      	cmp	r3, r2
 8003272:	d108      	bne.n	8003286 <HAL_DMA_Abort_IT+0x18e>
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	681a      	ldr	r2, [r3, #0]
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	f022 0201 	bic.w	r2, r2, #1
 8003282:	601a      	str	r2, [r3, #0]
 8003284:	e178      	b.n	8003578 <HAL_DMA_Abort_IT+0x480>
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	681a      	ldr	r2, [r3, #0]
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	f022 0201 	bic.w	r2, r2, #1
 8003294:	601a      	str	r2, [r3, #0]
 8003296:	e16f      	b.n	8003578 <HAL_DMA_Abort_IT+0x480>
 8003298:	40020010 	.word	0x40020010
 800329c:	40020028 	.word	0x40020028
 80032a0:	40020040 	.word	0x40020040
 80032a4:	40020058 	.word	0x40020058
 80032a8:	40020070 	.word	0x40020070
 80032ac:	40020088 	.word	0x40020088
 80032b0:	400200a0 	.word	0x400200a0
 80032b4:	400200b8 	.word	0x400200b8
 80032b8:	40020410 	.word	0x40020410
 80032bc:	40020428 	.word	0x40020428
 80032c0:	40020440 	.word	0x40020440
 80032c4:	40020458 	.word	0x40020458
 80032c8:	40020470 	.word	0x40020470
 80032cc:	40020488 	.word	0x40020488
 80032d0:	400204a0 	.word	0x400204a0
 80032d4:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	681a      	ldr	r2, [r3, #0]
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	f022 020e 	bic.w	r2, r2, #14
 80032e6:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	4a6c      	ldr	r2, [pc, #432]	@ (80034a0 <HAL_DMA_Abort_IT+0x3a8>)
 80032ee:	4293      	cmp	r3, r2
 80032f0:	d04a      	beq.n	8003388 <HAL_DMA_Abort_IT+0x290>
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	4a6b      	ldr	r2, [pc, #428]	@ (80034a4 <HAL_DMA_Abort_IT+0x3ac>)
 80032f8:	4293      	cmp	r3, r2
 80032fa:	d045      	beq.n	8003388 <HAL_DMA_Abort_IT+0x290>
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	4a69      	ldr	r2, [pc, #420]	@ (80034a8 <HAL_DMA_Abort_IT+0x3b0>)
 8003302:	4293      	cmp	r3, r2
 8003304:	d040      	beq.n	8003388 <HAL_DMA_Abort_IT+0x290>
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	4a68      	ldr	r2, [pc, #416]	@ (80034ac <HAL_DMA_Abort_IT+0x3b4>)
 800330c:	4293      	cmp	r3, r2
 800330e:	d03b      	beq.n	8003388 <HAL_DMA_Abort_IT+0x290>
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	4a66      	ldr	r2, [pc, #408]	@ (80034b0 <HAL_DMA_Abort_IT+0x3b8>)
 8003316:	4293      	cmp	r3, r2
 8003318:	d036      	beq.n	8003388 <HAL_DMA_Abort_IT+0x290>
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	4a65      	ldr	r2, [pc, #404]	@ (80034b4 <HAL_DMA_Abort_IT+0x3bc>)
 8003320:	4293      	cmp	r3, r2
 8003322:	d031      	beq.n	8003388 <HAL_DMA_Abort_IT+0x290>
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	4a63      	ldr	r2, [pc, #396]	@ (80034b8 <HAL_DMA_Abort_IT+0x3c0>)
 800332a:	4293      	cmp	r3, r2
 800332c:	d02c      	beq.n	8003388 <HAL_DMA_Abort_IT+0x290>
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	4a62      	ldr	r2, [pc, #392]	@ (80034bc <HAL_DMA_Abort_IT+0x3c4>)
 8003334:	4293      	cmp	r3, r2
 8003336:	d027      	beq.n	8003388 <HAL_DMA_Abort_IT+0x290>
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	4a60      	ldr	r2, [pc, #384]	@ (80034c0 <HAL_DMA_Abort_IT+0x3c8>)
 800333e:	4293      	cmp	r3, r2
 8003340:	d022      	beq.n	8003388 <HAL_DMA_Abort_IT+0x290>
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	4a5f      	ldr	r2, [pc, #380]	@ (80034c4 <HAL_DMA_Abort_IT+0x3cc>)
 8003348:	4293      	cmp	r3, r2
 800334a:	d01d      	beq.n	8003388 <HAL_DMA_Abort_IT+0x290>
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	4a5d      	ldr	r2, [pc, #372]	@ (80034c8 <HAL_DMA_Abort_IT+0x3d0>)
 8003352:	4293      	cmp	r3, r2
 8003354:	d018      	beq.n	8003388 <HAL_DMA_Abort_IT+0x290>
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	4a5c      	ldr	r2, [pc, #368]	@ (80034cc <HAL_DMA_Abort_IT+0x3d4>)
 800335c:	4293      	cmp	r3, r2
 800335e:	d013      	beq.n	8003388 <HAL_DMA_Abort_IT+0x290>
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	4a5a      	ldr	r2, [pc, #360]	@ (80034d0 <HAL_DMA_Abort_IT+0x3d8>)
 8003366:	4293      	cmp	r3, r2
 8003368:	d00e      	beq.n	8003388 <HAL_DMA_Abort_IT+0x290>
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	4a59      	ldr	r2, [pc, #356]	@ (80034d4 <HAL_DMA_Abort_IT+0x3dc>)
 8003370:	4293      	cmp	r3, r2
 8003372:	d009      	beq.n	8003388 <HAL_DMA_Abort_IT+0x290>
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	4a57      	ldr	r2, [pc, #348]	@ (80034d8 <HAL_DMA_Abort_IT+0x3e0>)
 800337a:	4293      	cmp	r3, r2
 800337c:	d004      	beq.n	8003388 <HAL_DMA_Abort_IT+0x290>
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	4a56      	ldr	r2, [pc, #344]	@ (80034dc <HAL_DMA_Abort_IT+0x3e4>)
 8003384:	4293      	cmp	r3, r2
 8003386:	d108      	bne.n	800339a <HAL_DMA_Abort_IT+0x2a2>
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	681a      	ldr	r2, [r3, #0]
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	f022 0201 	bic.w	r2, r2, #1
 8003396:	601a      	str	r2, [r3, #0]
 8003398:	e007      	b.n	80033aa <HAL_DMA_Abort_IT+0x2b2>
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	681a      	ldr	r2, [r3, #0]
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	f022 0201 	bic.w	r2, r2, #1
 80033a8:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	4a3c      	ldr	r2, [pc, #240]	@ (80034a0 <HAL_DMA_Abort_IT+0x3a8>)
 80033b0:	4293      	cmp	r3, r2
 80033b2:	d072      	beq.n	800349a <HAL_DMA_Abort_IT+0x3a2>
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	4a3a      	ldr	r2, [pc, #232]	@ (80034a4 <HAL_DMA_Abort_IT+0x3ac>)
 80033ba:	4293      	cmp	r3, r2
 80033bc:	d06d      	beq.n	800349a <HAL_DMA_Abort_IT+0x3a2>
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	4a39      	ldr	r2, [pc, #228]	@ (80034a8 <HAL_DMA_Abort_IT+0x3b0>)
 80033c4:	4293      	cmp	r3, r2
 80033c6:	d068      	beq.n	800349a <HAL_DMA_Abort_IT+0x3a2>
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	4a37      	ldr	r2, [pc, #220]	@ (80034ac <HAL_DMA_Abort_IT+0x3b4>)
 80033ce:	4293      	cmp	r3, r2
 80033d0:	d063      	beq.n	800349a <HAL_DMA_Abort_IT+0x3a2>
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	4a36      	ldr	r2, [pc, #216]	@ (80034b0 <HAL_DMA_Abort_IT+0x3b8>)
 80033d8:	4293      	cmp	r3, r2
 80033da:	d05e      	beq.n	800349a <HAL_DMA_Abort_IT+0x3a2>
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	4a34      	ldr	r2, [pc, #208]	@ (80034b4 <HAL_DMA_Abort_IT+0x3bc>)
 80033e2:	4293      	cmp	r3, r2
 80033e4:	d059      	beq.n	800349a <HAL_DMA_Abort_IT+0x3a2>
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	4a33      	ldr	r2, [pc, #204]	@ (80034b8 <HAL_DMA_Abort_IT+0x3c0>)
 80033ec:	4293      	cmp	r3, r2
 80033ee:	d054      	beq.n	800349a <HAL_DMA_Abort_IT+0x3a2>
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	4a31      	ldr	r2, [pc, #196]	@ (80034bc <HAL_DMA_Abort_IT+0x3c4>)
 80033f6:	4293      	cmp	r3, r2
 80033f8:	d04f      	beq.n	800349a <HAL_DMA_Abort_IT+0x3a2>
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	4a30      	ldr	r2, [pc, #192]	@ (80034c0 <HAL_DMA_Abort_IT+0x3c8>)
 8003400:	4293      	cmp	r3, r2
 8003402:	d04a      	beq.n	800349a <HAL_DMA_Abort_IT+0x3a2>
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	4a2e      	ldr	r2, [pc, #184]	@ (80034c4 <HAL_DMA_Abort_IT+0x3cc>)
 800340a:	4293      	cmp	r3, r2
 800340c:	d045      	beq.n	800349a <HAL_DMA_Abort_IT+0x3a2>
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	4a2d      	ldr	r2, [pc, #180]	@ (80034c8 <HAL_DMA_Abort_IT+0x3d0>)
 8003414:	4293      	cmp	r3, r2
 8003416:	d040      	beq.n	800349a <HAL_DMA_Abort_IT+0x3a2>
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	4a2b      	ldr	r2, [pc, #172]	@ (80034cc <HAL_DMA_Abort_IT+0x3d4>)
 800341e:	4293      	cmp	r3, r2
 8003420:	d03b      	beq.n	800349a <HAL_DMA_Abort_IT+0x3a2>
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	4a2a      	ldr	r2, [pc, #168]	@ (80034d0 <HAL_DMA_Abort_IT+0x3d8>)
 8003428:	4293      	cmp	r3, r2
 800342a:	d036      	beq.n	800349a <HAL_DMA_Abort_IT+0x3a2>
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	4a28      	ldr	r2, [pc, #160]	@ (80034d4 <HAL_DMA_Abort_IT+0x3dc>)
 8003432:	4293      	cmp	r3, r2
 8003434:	d031      	beq.n	800349a <HAL_DMA_Abort_IT+0x3a2>
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	4a27      	ldr	r2, [pc, #156]	@ (80034d8 <HAL_DMA_Abort_IT+0x3e0>)
 800343c:	4293      	cmp	r3, r2
 800343e:	d02c      	beq.n	800349a <HAL_DMA_Abort_IT+0x3a2>
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	4a25      	ldr	r2, [pc, #148]	@ (80034dc <HAL_DMA_Abort_IT+0x3e4>)
 8003446:	4293      	cmp	r3, r2
 8003448:	d027      	beq.n	800349a <HAL_DMA_Abort_IT+0x3a2>
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	4a24      	ldr	r2, [pc, #144]	@ (80034e0 <HAL_DMA_Abort_IT+0x3e8>)
 8003450:	4293      	cmp	r3, r2
 8003452:	d022      	beq.n	800349a <HAL_DMA_Abort_IT+0x3a2>
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	4a22      	ldr	r2, [pc, #136]	@ (80034e4 <HAL_DMA_Abort_IT+0x3ec>)
 800345a:	4293      	cmp	r3, r2
 800345c:	d01d      	beq.n	800349a <HAL_DMA_Abort_IT+0x3a2>
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	4a21      	ldr	r2, [pc, #132]	@ (80034e8 <HAL_DMA_Abort_IT+0x3f0>)
 8003464:	4293      	cmp	r3, r2
 8003466:	d018      	beq.n	800349a <HAL_DMA_Abort_IT+0x3a2>
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	4a1f      	ldr	r2, [pc, #124]	@ (80034ec <HAL_DMA_Abort_IT+0x3f4>)
 800346e:	4293      	cmp	r3, r2
 8003470:	d013      	beq.n	800349a <HAL_DMA_Abort_IT+0x3a2>
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	4a1e      	ldr	r2, [pc, #120]	@ (80034f0 <HAL_DMA_Abort_IT+0x3f8>)
 8003478:	4293      	cmp	r3, r2
 800347a:	d00e      	beq.n	800349a <HAL_DMA_Abort_IT+0x3a2>
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	4a1c      	ldr	r2, [pc, #112]	@ (80034f4 <HAL_DMA_Abort_IT+0x3fc>)
 8003482:	4293      	cmp	r3, r2
 8003484:	d009      	beq.n	800349a <HAL_DMA_Abort_IT+0x3a2>
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	4a1b      	ldr	r2, [pc, #108]	@ (80034f8 <HAL_DMA_Abort_IT+0x400>)
 800348c:	4293      	cmp	r3, r2
 800348e:	d004      	beq.n	800349a <HAL_DMA_Abort_IT+0x3a2>
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	4a19      	ldr	r2, [pc, #100]	@ (80034fc <HAL_DMA_Abort_IT+0x404>)
 8003496:	4293      	cmp	r3, r2
 8003498:	d132      	bne.n	8003500 <HAL_DMA_Abort_IT+0x408>
 800349a:	2301      	movs	r3, #1
 800349c:	e031      	b.n	8003502 <HAL_DMA_Abort_IT+0x40a>
 800349e:	bf00      	nop
 80034a0:	40020010 	.word	0x40020010
 80034a4:	40020028 	.word	0x40020028
 80034a8:	40020040 	.word	0x40020040
 80034ac:	40020058 	.word	0x40020058
 80034b0:	40020070 	.word	0x40020070
 80034b4:	40020088 	.word	0x40020088
 80034b8:	400200a0 	.word	0x400200a0
 80034bc:	400200b8 	.word	0x400200b8
 80034c0:	40020410 	.word	0x40020410
 80034c4:	40020428 	.word	0x40020428
 80034c8:	40020440 	.word	0x40020440
 80034cc:	40020458 	.word	0x40020458
 80034d0:	40020470 	.word	0x40020470
 80034d4:	40020488 	.word	0x40020488
 80034d8:	400204a0 	.word	0x400204a0
 80034dc:	400204b8 	.word	0x400204b8
 80034e0:	58025408 	.word	0x58025408
 80034e4:	5802541c 	.word	0x5802541c
 80034e8:	58025430 	.word	0x58025430
 80034ec:	58025444 	.word	0x58025444
 80034f0:	58025458 	.word	0x58025458
 80034f4:	5802546c 	.word	0x5802546c
 80034f8:	58025480 	.word	0x58025480
 80034fc:	58025494 	.word	0x58025494
 8003500:	2300      	movs	r3, #0
 8003502:	2b00      	cmp	r3, #0
 8003504:	d028      	beq.n	8003558 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800350a:	681a      	ldr	r2, [r3, #0]
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003510:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003514:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800351a:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003520:	f003 031f 	and.w	r3, r3, #31
 8003524:	2201      	movs	r2, #1
 8003526:	409a      	lsls	r2, r3
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003530:	687a      	ldr	r2, [r7, #4]
 8003532:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8003534:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800353a:	2b00      	cmp	r3, #0
 800353c:	d00c      	beq.n	8003558 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003542:	681a      	ldr	r2, [r3, #0]
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003548:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800354c:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003552:	687a      	ldr	r2, [r7, #4]
 8003554:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8003556:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	2201      	movs	r2, #1
 800355c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	2200      	movs	r2, #0
 8003564:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800356c:	2b00      	cmp	r3, #0
 800356e:	d003      	beq.n	8003578 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003574:	6878      	ldr	r0, [r7, #4]
 8003576:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8003578:	2300      	movs	r3, #0
}
 800357a:	4618      	mov	r0, r3
 800357c:	3710      	adds	r7, #16
 800357e:	46bd      	mov	sp, r7
 8003580:	bd80      	pop	{r7, pc}
 8003582:	bf00      	nop

08003584 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003584:	b580      	push	{r7, lr}
 8003586:	b08a      	sub	sp, #40	@ 0x28
 8003588:	af00      	add	r7, sp, #0
 800358a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 800358c:	2300      	movs	r3, #0
 800358e:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003590:	4b67      	ldr	r3, [pc, #412]	@ (8003730 <HAL_DMA_IRQHandler+0x1ac>)
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	4a67      	ldr	r2, [pc, #412]	@ (8003734 <HAL_DMA_IRQHandler+0x1b0>)
 8003596:	fba2 2303 	umull	r2, r3, r2, r3
 800359a:	0a9b      	lsrs	r3, r3, #10
 800359c:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035a2:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035a8:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 80035aa:	6a3b      	ldr	r3, [r7, #32]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 80035b0:	69fb      	ldr	r3, [r7, #28]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	4a5f      	ldr	r2, [pc, #380]	@ (8003738 <HAL_DMA_IRQHandler+0x1b4>)
 80035bc:	4293      	cmp	r3, r2
 80035be:	d04a      	beq.n	8003656 <HAL_DMA_IRQHandler+0xd2>
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	4a5d      	ldr	r2, [pc, #372]	@ (800373c <HAL_DMA_IRQHandler+0x1b8>)
 80035c6:	4293      	cmp	r3, r2
 80035c8:	d045      	beq.n	8003656 <HAL_DMA_IRQHandler+0xd2>
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	4a5c      	ldr	r2, [pc, #368]	@ (8003740 <HAL_DMA_IRQHandler+0x1bc>)
 80035d0:	4293      	cmp	r3, r2
 80035d2:	d040      	beq.n	8003656 <HAL_DMA_IRQHandler+0xd2>
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	4a5a      	ldr	r2, [pc, #360]	@ (8003744 <HAL_DMA_IRQHandler+0x1c0>)
 80035da:	4293      	cmp	r3, r2
 80035dc:	d03b      	beq.n	8003656 <HAL_DMA_IRQHandler+0xd2>
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	4a59      	ldr	r2, [pc, #356]	@ (8003748 <HAL_DMA_IRQHandler+0x1c4>)
 80035e4:	4293      	cmp	r3, r2
 80035e6:	d036      	beq.n	8003656 <HAL_DMA_IRQHandler+0xd2>
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	4a57      	ldr	r2, [pc, #348]	@ (800374c <HAL_DMA_IRQHandler+0x1c8>)
 80035ee:	4293      	cmp	r3, r2
 80035f0:	d031      	beq.n	8003656 <HAL_DMA_IRQHandler+0xd2>
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	4a56      	ldr	r2, [pc, #344]	@ (8003750 <HAL_DMA_IRQHandler+0x1cc>)
 80035f8:	4293      	cmp	r3, r2
 80035fa:	d02c      	beq.n	8003656 <HAL_DMA_IRQHandler+0xd2>
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	4a54      	ldr	r2, [pc, #336]	@ (8003754 <HAL_DMA_IRQHandler+0x1d0>)
 8003602:	4293      	cmp	r3, r2
 8003604:	d027      	beq.n	8003656 <HAL_DMA_IRQHandler+0xd2>
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	4a53      	ldr	r2, [pc, #332]	@ (8003758 <HAL_DMA_IRQHandler+0x1d4>)
 800360c:	4293      	cmp	r3, r2
 800360e:	d022      	beq.n	8003656 <HAL_DMA_IRQHandler+0xd2>
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	4a51      	ldr	r2, [pc, #324]	@ (800375c <HAL_DMA_IRQHandler+0x1d8>)
 8003616:	4293      	cmp	r3, r2
 8003618:	d01d      	beq.n	8003656 <HAL_DMA_IRQHandler+0xd2>
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	4a50      	ldr	r2, [pc, #320]	@ (8003760 <HAL_DMA_IRQHandler+0x1dc>)
 8003620:	4293      	cmp	r3, r2
 8003622:	d018      	beq.n	8003656 <HAL_DMA_IRQHandler+0xd2>
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	4a4e      	ldr	r2, [pc, #312]	@ (8003764 <HAL_DMA_IRQHandler+0x1e0>)
 800362a:	4293      	cmp	r3, r2
 800362c:	d013      	beq.n	8003656 <HAL_DMA_IRQHandler+0xd2>
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	4a4d      	ldr	r2, [pc, #308]	@ (8003768 <HAL_DMA_IRQHandler+0x1e4>)
 8003634:	4293      	cmp	r3, r2
 8003636:	d00e      	beq.n	8003656 <HAL_DMA_IRQHandler+0xd2>
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	4a4b      	ldr	r2, [pc, #300]	@ (800376c <HAL_DMA_IRQHandler+0x1e8>)
 800363e:	4293      	cmp	r3, r2
 8003640:	d009      	beq.n	8003656 <HAL_DMA_IRQHandler+0xd2>
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	4a4a      	ldr	r2, [pc, #296]	@ (8003770 <HAL_DMA_IRQHandler+0x1ec>)
 8003648:	4293      	cmp	r3, r2
 800364a:	d004      	beq.n	8003656 <HAL_DMA_IRQHandler+0xd2>
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	4a48      	ldr	r2, [pc, #288]	@ (8003774 <HAL_DMA_IRQHandler+0x1f0>)
 8003652:	4293      	cmp	r3, r2
 8003654:	d101      	bne.n	800365a <HAL_DMA_IRQHandler+0xd6>
 8003656:	2301      	movs	r3, #1
 8003658:	e000      	b.n	800365c <HAL_DMA_IRQHandler+0xd8>
 800365a:	2300      	movs	r3, #0
 800365c:	2b00      	cmp	r3, #0
 800365e:	f000 842b 	beq.w	8003eb8 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003666:	f003 031f 	and.w	r3, r3, #31
 800366a:	2208      	movs	r2, #8
 800366c:	409a      	lsls	r2, r3
 800366e:	69bb      	ldr	r3, [r7, #24]
 8003670:	4013      	ands	r3, r2
 8003672:	2b00      	cmp	r3, #0
 8003674:	f000 80a2 	beq.w	80037bc <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	4a2e      	ldr	r2, [pc, #184]	@ (8003738 <HAL_DMA_IRQHandler+0x1b4>)
 800367e:	4293      	cmp	r3, r2
 8003680:	d04a      	beq.n	8003718 <HAL_DMA_IRQHandler+0x194>
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	4a2d      	ldr	r2, [pc, #180]	@ (800373c <HAL_DMA_IRQHandler+0x1b8>)
 8003688:	4293      	cmp	r3, r2
 800368a:	d045      	beq.n	8003718 <HAL_DMA_IRQHandler+0x194>
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	4a2b      	ldr	r2, [pc, #172]	@ (8003740 <HAL_DMA_IRQHandler+0x1bc>)
 8003692:	4293      	cmp	r3, r2
 8003694:	d040      	beq.n	8003718 <HAL_DMA_IRQHandler+0x194>
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	4a2a      	ldr	r2, [pc, #168]	@ (8003744 <HAL_DMA_IRQHandler+0x1c0>)
 800369c:	4293      	cmp	r3, r2
 800369e:	d03b      	beq.n	8003718 <HAL_DMA_IRQHandler+0x194>
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	4a28      	ldr	r2, [pc, #160]	@ (8003748 <HAL_DMA_IRQHandler+0x1c4>)
 80036a6:	4293      	cmp	r3, r2
 80036a8:	d036      	beq.n	8003718 <HAL_DMA_IRQHandler+0x194>
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	4a27      	ldr	r2, [pc, #156]	@ (800374c <HAL_DMA_IRQHandler+0x1c8>)
 80036b0:	4293      	cmp	r3, r2
 80036b2:	d031      	beq.n	8003718 <HAL_DMA_IRQHandler+0x194>
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	4a25      	ldr	r2, [pc, #148]	@ (8003750 <HAL_DMA_IRQHandler+0x1cc>)
 80036ba:	4293      	cmp	r3, r2
 80036bc:	d02c      	beq.n	8003718 <HAL_DMA_IRQHandler+0x194>
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	4a24      	ldr	r2, [pc, #144]	@ (8003754 <HAL_DMA_IRQHandler+0x1d0>)
 80036c4:	4293      	cmp	r3, r2
 80036c6:	d027      	beq.n	8003718 <HAL_DMA_IRQHandler+0x194>
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	4a22      	ldr	r2, [pc, #136]	@ (8003758 <HAL_DMA_IRQHandler+0x1d4>)
 80036ce:	4293      	cmp	r3, r2
 80036d0:	d022      	beq.n	8003718 <HAL_DMA_IRQHandler+0x194>
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	4a21      	ldr	r2, [pc, #132]	@ (800375c <HAL_DMA_IRQHandler+0x1d8>)
 80036d8:	4293      	cmp	r3, r2
 80036da:	d01d      	beq.n	8003718 <HAL_DMA_IRQHandler+0x194>
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	4a1f      	ldr	r2, [pc, #124]	@ (8003760 <HAL_DMA_IRQHandler+0x1dc>)
 80036e2:	4293      	cmp	r3, r2
 80036e4:	d018      	beq.n	8003718 <HAL_DMA_IRQHandler+0x194>
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	4a1e      	ldr	r2, [pc, #120]	@ (8003764 <HAL_DMA_IRQHandler+0x1e0>)
 80036ec:	4293      	cmp	r3, r2
 80036ee:	d013      	beq.n	8003718 <HAL_DMA_IRQHandler+0x194>
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	4a1c      	ldr	r2, [pc, #112]	@ (8003768 <HAL_DMA_IRQHandler+0x1e4>)
 80036f6:	4293      	cmp	r3, r2
 80036f8:	d00e      	beq.n	8003718 <HAL_DMA_IRQHandler+0x194>
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	4a1b      	ldr	r2, [pc, #108]	@ (800376c <HAL_DMA_IRQHandler+0x1e8>)
 8003700:	4293      	cmp	r3, r2
 8003702:	d009      	beq.n	8003718 <HAL_DMA_IRQHandler+0x194>
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	4a19      	ldr	r2, [pc, #100]	@ (8003770 <HAL_DMA_IRQHandler+0x1ec>)
 800370a:	4293      	cmp	r3, r2
 800370c:	d004      	beq.n	8003718 <HAL_DMA_IRQHandler+0x194>
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	4a18      	ldr	r2, [pc, #96]	@ (8003774 <HAL_DMA_IRQHandler+0x1f0>)
 8003714:	4293      	cmp	r3, r2
 8003716:	d12f      	bne.n	8003778 <HAL_DMA_IRQHandler+0x1f4>
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	f003 0304 	and.w	r3, r3, #4
 8003722:	2b00      	cmp	r3, #0
 8003724:	bf14      	ite	ne
 8003726:	2301      	movne	r3, #1
 8003728:	2300      	moveq	r3, #0
 800372a:	b2db      	uxtb	r3, r3
 800372c:	e02e      	b.n	800378c <HAL_DMA_IRQHandler+0x208>
 800372e:	bf00      	nop
 8003730:	24000000 	.word	0x24000000
 8003734:	1b4e81b5 	.word	0x1b4e81b5
 8003738:	40020010 	.word	0x40020010
 800373c:	40020028 	.word	0x40020028
 8003740:	40020040 	.word	0x40020040
 8003744:	40020058 	.word	0x40020058
 8003748:	40020070 	.word	0x40020070
 800374c:	40020088 	.word	0x40020088
 8003750:	400200a0 	.word	0x400200a0
 8003754:	400200b8 	.word	0x400200b8
 8003758:	40020410 	.word	0x40020410
 800375c:	40020428 	.word	0x40020428
 8003760:	40020440 	.word	0x40020440
 8003764:	40020458 	.word	0x40020458
 8003768:	40020470 	.word	0x40020470
 800376c:	40020488 	.word	0x40020488
 8003770:	400204a0 	.word	0x400204a0
 8003774:	400204b8 	.word	0x400204b8
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	f003 0308 	and.w	r3, r3, #8
 8003782:	2b00      	cmp	r3, #0
 8003784:	bf14      	ite	ne
 8003786:	2301      	movne	r3, #1
 8003788:	2300      	moveq	r3, #0
 800378a:	b2db      	uxtb	r3, r3
 800378c:	2b00      	cmp	r3, #0
 800378e:	d015      	beq.n	80037bc <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	681a      	ldr	r2, [r3, #0]
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	f022 0204 	bic.w	r2, r2, #4
 800379e:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037a4:	f003 031f 	and.w	r3, r3, #31
 80037a8:	2208      	movs	r2, #8
 80037aa:	409a      	lsls	r2, r3
 80037ac:	6a3b      	ldr	r3, [r7, #32]
 80037ae:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80037b4:	f043 0201 	orr.w	r2, r3, #1
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037c0:	f003 031f 	and.w	r3, r3, #31
 80037c4:	69ba      	ldr	r2, [r7, #24]
 80037c6:	fa22 f303 	lsr.w	r3, r2, r3
 80037ca:	f003 0301 	and.w	r3, r3, #1
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d06e      	beq.n	80038b0 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	4a69      	ldr	r2, [pc, #420]	@ (800397c <HAL_DMA_IRQHandler+0x3f8>)
 80037d8:	4293      	cmp	r3, r2
 80037da:	d04a      	beq.n	8003872 <HAL_DMA_IRQHandler+0x2ee>
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	4a67      	ldr	r2, [pc, #412]	@ (8003980 <HAL_DMA_IRQHandler+0x3fc>)
 80037e2:	4293      	cmp	r3, r2
 80037e4:	d045      	beq.n	8003872 <HAL_DMA_IRQHandler+0x2ee>
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	4a66      	ldr	r2, [pc, #408]	@ (8003984 <HAL_DMA_IRQHandler+0x400>)
 80037ec:	4293      	cmp	r3, r2
 80037ee:	d040      	beq.n	8003872 <HAL_DMA_IRQHandler+0x2ee>
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	4a64      	ldr	r2, [pc, #400]	@ (8003988 <HAL_DMA_IRQHandler+0x404>)
 80037f6:	4293      	cmp	r3, r2
 80037f8:	d03b      	beq.n	8003872 <HAL_DMA_IRQHandler+0x2ee>
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	4a63      	ldr	r2, [pc, #396]	@ (800398c <HAL_DMA_IRQHandler+0x408>)
 8003800:	4293      	cmp	r3, r2
 8003802:	d036      	beq.n	8003872 <HAL_DMA_IRQHandler+0x2ee>
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	4a61      	ldr	r2, [pc, #388]	@ (8003990 <HAL_DMA_IRQHandler+0x40c>)
 800380a:	4293      	cmp	r3, r2
 800380c:	d031      	beq.n	8003872 <HAL_DMA_IRQHandler+0x2ee>
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	4a60      	ldr	r2, [pc, #384]	@ (8003994 <HAL_DMA_IRQHandler+0x410>)
 8003814:	4293      	cmp	r3, r2
 8003816:	d02c      	beq.n	8003872 <HAL_DMA_IRQHandler+0x2ee>
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	4a5e      	ldr	r2, [pc, #376]	@ (8003998 <HAL_DMA_IRQHandler+0x414>)
 800381e:	4293      	cmp	r3, r2
 8003820:	d027      	beq.n	8003872 <HAL_DMA_IRQHandler+0x2ee>
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	4a5d      	ldr	r2, [pc, #372]	@ (800399c <HAL_DMA_IRQHandler+0x418>)
 8003828:	4293      	cmp	r3, r2
 800382a:	d022      	beq.n	8003872 <HAL_DMA_IRQHandler+0x2ee>
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	4a5b      	ldr	r2, [pc, #364]	@ (80039a0 <HAL_DMA_IRQHandler+0x41c>)
 8003832:	4293      	cmp	r3, r2
 8003834:	d01d      	beq.n	8003872 <HAL_DMA_IRQHandler+0x2ee>
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	4a5a      	ldr	r2, [pc, #360]	@ (80039a4 <HAL_DMA_IRQHandler+0x420>)
 800383c:	4293      	cmp	r3, r2
 800383e:	d018      	beq.n	8003872 <HAL_DMA_IRQHandler+0x2ee>
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	4a58      	ldr	r2, [pc, #352]	@ (80039a8 <HAL_DMA_IRQHandler+0x424>)
 8003846:	4293      	cmp	r3, r2
 8003848:	d013      	beq.n	8003872 <HAL_DMA_IRQHandler+0x2ee>
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	4a57      	ldr	r2, [pc, #348]	@ (80039ac <HAL_DMA_IRQHandler+0x428>)
 8003850:	4293      	cmp	r3, r2
 8003852:	d00e      	beq.n	8003872 <HAL_DMA_IRQHandler+0x2ee>
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	4a55      	ldr	r2, [pc, #340]	@ (80039b0 <HAL_DMA_IRQHandler+0x42c>)
 800385a:	4293      	cmp	r3, r2
 800385c:	d009      	beq.n	8003872 <HAL_DMA_IRQHandler+0x2ee>
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	4a54      	ldr	r2, [pc, #336]	@ (80039b4 <HAL_DMA_IRQHandler+0x430>)
 8003864:	4293      	cmp	r3, r2
 8003866:	d004      	beq.n	8003872 <HAL_DMA_IRQHandler+0x2ee>
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	4a52      	ldr	r2, [pc, #328]	@ (80039b8 <HAL_DMA_IRQHandler+0x434>)
 800386e:	4293      	cmp	r3, r2
 8003870:	d10a      	bne.n	8003888 <HAL_DMA_IRQHandler+0x304>
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	695b      	ldr	r3, [r3, #20]
 8003878:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800387c:	2b00      	cmp	r3, #0
 800387e:	bf14      	ite	ne
 8003880:	2301      	movne	r3, #1
 8003882:	2300      	moveq	r3, #0
 8003884:	b2db      	uxtb	r3, r3
 8003886:	e003      	b.n	8003890 <HAL_DMA_IRQHandler+0x30c>
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	2300      	movs	r3, #0
 8003890:	2b00      	cmp	r3, #0
 8003892:	d00d      	beq.n	80038b0 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003898:	f003 031f 	and.w	r3, r3, #31
 800389c:	2201      	movs	r2, #1
 800389e:	409a      	lsls	r2, r3
 80038a0:	6a3b      	ldr	r3, [r7, #32]
 80038a2:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80038a8:	f043 0202 	orr.w	r2, r3, #2
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80038b4:	f003 031f 	and.w	r3, r3, #31
 80038b8:	2204      	movs	r2, #4
 80038ba:	409a      	lsls	r2, r3
 80038bc:	69bb      	ldr	r3, [r7, #24]
 80038be:	4013      	ands	r3, r2
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	f000 808f 	beq.w	80039e4 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	4a2c      	ldr	r2, [pc, #176]	@ (800397c <HAL_DMA_IRQHandler+0x3f8>)
 80038cc:	4293      	cmp	r3, r2
 80038ce:	d04a      	beq.n	8003966 <HAL_DMA_IRQHandler+0x3e2>
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	4a2a      	ldr	r2, [pc, #168]	@ (8003980 <HAL_DMA_IRQHandler+0x3fc>)
 80038d6:	4293      	cmp	r3, r2
 80038d8:	d045      	beq.n	8003966 <HAL_DMA_IRQHandler+0x3e2>
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	4a29      	ldr	r2, [pc, #164]	@ (8003984 <HAL_DMA_IRQHandler+0x400>)
 80038e0:	4293      	cmp	r3, r2
 80038e2:	d040      	beq.n	8003966 <HAL_DMA_IRQHandler+0x3e2>
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	4a27      	ldr	r2, [pc, #156]	@ (8003988 <HAL_DMA_IRQHandler+0x404>)
 80038ea:	4293      	cmp	r3, r2
 80038ec:	d03b      	beq.n	8003966 <HAL_DMA_IRQHandler+0x3e2>
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	4a26      	ldr	r2, [pc, #152]	@ (800398c <HAL_DMA_IRQHandler+0x408>)
 80038f4:	4293      	cmp	r3, r2
 80038f6:	d036      	beq.n	8003966 <HAL_DMA_IRQHandler+0x3e2>
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	4a24      	ldr	r2, [pc, #144]	@ (8003990 <HAL_DMA_IRQHandler+0x40c>)
 80038fe:	4293      	cmp	r3, r2
 8003900:	d031      	beq.n	8003966 <HAL_DMA_IRQHandler+0x3e2>
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	4a23      	ldr	r2, [pc, #140]	@ (8003994 <HAL_DMA_IRQHandler+0x410>)
 8003908:	4293      	cmp	r3, r2
 800390a:	d02c      	beq.n	8003966 <HAL_DMA_IRQHandler+0x3e2>
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	4a21      	ldr	r2, [pc, #132]	@ (8003998 <HAL_DMA_IRQHandler+0x414>)
 8003912:	4293      	cmp	r3, r2
 8003914:	d027      	beq.n	8003966 <HAL_DMA_IRQHandler+0x3e2>
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	4a20      	ldr	r2, [pc, #128]	@ (800399c <HAL_DMA_IRQHandler+0x418>)
 800391c:	4293      	cmp	r3, r2
 800391e:	d022      	beq.n	8003966 <HAL_DMA_IRQHandler+0x3e2>
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	4a1e      	ldr	r2, [pc, #120]	@ (80039a0 <HAL_DMA_IRQHandler+0x41c>)
 8003926:	4293      	cmp	r3, r2
 8003928:	d01d      	beq.n	8003966 <HAL_DMA_IRQHandler+0x3e2>
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	4a1d      	ldr	r2, [pc, #116]	@ (80039a4 <HAL_DMA_IRQHandler+0x420>)
 8003930:	4293      	cmp	r3, r2
 8003932:	d018      	beq.n	8003966 <HAL_DMA_IRQHandler+0x3e2>
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	4a1b      	ldr	r2, [pc, #108]	@ (80039a8 <HAL_DMA_IRQHandler+0x424>)
 800393a:	4293      	cmp	r3, r2
 800393c:	d013      	beq.n	8003966 <HAL_DMA_IRQHandler+0x3e2>
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	4a1a      	ldr	r2, [pc, #104]	@ (80039ac <HAL_DMA_IRQHandler+0x428>)
 8003944:	4293      	cmp	r3, r2
 8003946:	d00e      	beq.n	8003966 <HAL_DMA_IRQHandler+0x3e2>
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	4a18      	ldr	r2, [pc, #96]	@ (80039b0 <HAL_DMA_IRQHandler+0x42c>)
 800394e:	4293      	cmp	r3, r2
 8003950:	d009      	beq.n	8003966 <HAL_DMA_IRQHandler+0x3e2>
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	4a17      	ldr	r2, [pc, #92]	@ (80039b4 <HAL_DMA_IRQHandler+0x430>)
 8003958:	4293      	cmp	r3, r2
 800395a:	d004      	beq.n	8003966 <HAL_DMA_IRQHandler+0x3e2>
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	4a15      	ldr	r2, [pc, #84]	@ (80039b8 <HAL_DMA_IRQHandler+0x434>)
 8003962:	4293      	cmp	r3, r2
 8003964:	d12a      	bne.n	80039bc <HAL_DMA_IRQHandler+0x438>
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	f003 0302 	and.w	r3, r3, #2
 8003970:	2b00      	cmp	r3, #0
 8003972:	bf14      	ite	ne
 8003974:	2301      	movne	r3, #1
 8003976:	2300      	moveq	r3, #0
 8003978:	b2db      	uxtb	r3, r3
 800397a:	e023      	b.n	80039c4 <HAL_DMA_IRQHandler+0x440>
 800397c:	40020010 	.word	0x40020010
 8003980:	40020028 	.word	0x40020028
 8003984:	40020040 	.word	0x40020040
 8003988:	40020058 	.word	0x40020058
 800398c:	40020070 	.word	0x40020070
 8003990:	40020088 	.word	0x40020088
 8003994:	400200a0 	.word	0x400200a0
 8003998:	400200b8 	.word	0x400200b8
 800399c:	40020410 	.word	0x40020410
 80039a0:	40020428 	.word	0x40020428
 80039a4:	40020440 	.word	0x40020440
 80039a8:	40020458 	.word	0x40020458
 80039ac:	40020470 	.word	0x40020470
 80039b0:	40020488 	.word	0x40020488
 80039b4:	400204a0 	.word	0x400204a0
 80039b8:	400204b8 	.word	0x400204b8
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	2300      	movs	r3, #0
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d00d      	beq.n	80039e4 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039cc:	f003 031f 	and.w	r3, r3, #31
 80039d0:	2204      	movs	r2, #4
 80039d2:	409a      	lsls	r2, r3
 80039d4:	6a3b      	ldr	r3, [r7, #32]
 80039d6:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80039dc:	f043 0204 	orr.w	r2, r3, #4
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039e8:	f003 031f 	and.w	r3, r3, #31
 80039ec:	2210      	movs	r2, #16
 80039ee:	409a      	lsls	r2, r3
 80039f0:	69bb      	ldr	r3, [r7, #24]
 80039f2:	4013      	ands	r3, r2
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	f000 80a6 	beq.w	8003b46 <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	4a85      	ldr	r2, [pc, #532]	@ (8003c14 <HAL_DMA_IRQHandler+0x690>)
 8003a00:	4293      	cmp	r3, r2
 8003a02:	d04a      	beq.n	8003a9a <HAL_DMA_IRQHandler+0x516>
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	4a83      	ldr	r2, [pc, #524]	@ (8003c18 <HAL_DMA_IRQHandler+0x694>)
 8003a0a:	4293      	cmp	r3, r2
 8003a0c:	d045      	beq.n	8003a9a <HAL_DMA_IRQHandler+0x516>
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	4a82      	ldr	r2, [pc, #520]	@ (8003c1c <HAL_DMA_IRQHandler+0x698>)
 8003a14:	4293      	cmp	r3, r2
 8003a16:	d040      	beq.n	8003a9a <HAL_DMA_IRQHandler+0x516>
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	4a80      	ldr	r2, [pc, #512]	@ (8003c20 <HAL_DMA_IRQHandler+0x69c>)
 8003a1e:	4293      	cmp	r3, r2
 8003a20:	d03b      	beq.n	8003a9a <HAL_DMA_IRQHandler+0x516>
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	4a7f      	ldr	r2, [pc, #508]	@ (8003c24 <HAL_DMA_IRQHandler+0x6a0>)
 8003a28:	4293      	cmp	r3, r2
 8003a2a:	d036      	beq.n	8003a9a <HAL_DMA_IRQHandler+0x516>
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	4a7d      	ldr	r2, [pc, #500]	@ (8003c28 <HAL_DMA_IRQHandler+0x6a4>)
 8003a32:	4293      	cmp	r3, r2
 8003a34:	d031      	beq.n	8003a9a <HAL_DMA_IRQHandler+0x516>
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	4a7c      	ldr	r2, [pc, #496]	@ (8003c2c <HAL_DMA_IRQHandler+0x6a8>)
 8003a3c:	4293      	cmp	r3, r2
 8003a3e:	d02c      	beq.n	8003a9a <HAL_DMA_IRQHandler+0x516>
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	4a7a      	ldr	r2, [pc, #488]	@ (8003c30 <HAL_DMA_IRQHandler+0x6ac>)
 8003a46:	4293      	cmp	r3, r2
 8003a48:	d027      	beq.n	8003a9a <HAL_DMA_IRQHandler+0x516>
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	4a79      	ldr	r2, [pc, #484]	@ (8003c34 <HAL_DMA_IRQHandler+0x6b0>)
 8003a50:	4293      	cmp	r3, r2
 8003a52:	d022      	beq.n	8003a9a <HAL_DMA_IRQHandler+0x516>
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	4a77      	ldr	r2, [pc, #476]	@ (8003c38 <HAL_DMA_IRQHandler+0x6b4>)
 8003a5a:	4293      	cmp	r3, r2
 8003a5c:	d01d      	beq.n	8003a9a <HAL_DMA_IRQHandler+0x516>
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	4a76      	ldr	r2, [pc, #472]	@ (8003c3c <HAL_DMA_IRQHandler+0x6b8>)
 8003a64:	4293      	cmp	r3, r2
 8003a66:	d018      	beq.n	8003a9a <HAL_DMA_IRQHandler+0x516>
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	4a74      	ldr	r2, [pc, #464]	@ (8003c40 <HAL_DMA_IRQHandler+0x6bc>)
 8003a6e:	4293      	cmp	r3, r2
 8003a70:	d013      	beq.n	8003a9a <HAL_DMA_IRQHandler+0x516>
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	4a73      	ldr	r2, [pc, #460]	@ (8003c44 <HAL_DMA_IRQHandler+0x6c0>)
 8003a78:	4293      	cmp	r3, r2
 8003a7a:	d00e      	beq.n	8003a9a <HAL_DMA_IRQHandler+0x516>
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	4a71      	ldr	r2, [pc, #452]	@ (8003c48 <HAL_DMA_IRQHandler+0x6c4>)
 8003a82:	4293      	cmp	r3, r2
 8003a84:	d009      	beq.n	8003a9a <HAL_DMA_IRQHandler+0x516>
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	4a70      	ldr	r2, [pc, #448]	@ (8003c4c <HAL_DMA_IRQHandler+0x6c8>)
 8003a8c:	4293      	cmp	r3, r2
 8003a8e:	d004      	beq.n	8003a9a <HAL_DMA_IRQHandler+0x516>
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	4a6e      	ldr	r2, [pc, #440]	@ (8003c50 <HAL_DMA_IRQHandler+0x6cc>)
 8003a96:	4293      	cmp	r3, r2
 8003a98:	d10a      	bne.n	8003ab0 <HAL_DMA_IRQHandler+0x52c>
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	f003 0308 	and.w	r3, r3, #8
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	bf14      	ite	ne
 8003aa8:	2301      	movne	r3, #1
 8003aaa:	2300      	moveq	r3, #0
 8003aac:	b2db      	uxtb	r3, r3
 8003aae:	e009      	b.n	8003ac4 <HAL_DMA_IRQHandler+0x540>
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	f003 0304 	and.w	r3, r3, #4
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	bf14      	ite	ne
 8003abe:	2301      	movne	r3, #1
 8003ac0:	2300      	moveq	r3, #0
 8003ac2:	b2db      	uxtb	r3, r3
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d03e      	beq.n	8003b46 <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003acc:	f003 031f 	and.w	r3, r3, #31
 8003ad0:	2210      	movs	r2, #16
 8003ad2:	409a      	lsls	r2, r3
 8003ad4:	6a3b      	ldr	r3, [r7, #32]
 8003ad6:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d018      	beq.n	8003b18 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d108      	bne.n	8003b06 <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d024      	beq.n	8003b46 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b00:	6878      	ldr	r0, [r7, #4]
 8003b02:	4798      	blx	r3
 8003b04:	e01f      	b.n	8003b46 <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d01b      	beq.n	8003b46 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003b12:	6878      	ldr	r0, [r7, #4]
 8003b14:	4798      	blx	r3
 8003b16:	e016      	b.n	8003b46 <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d107      	bne.n	8003b36 <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	681a      	ldr	r2, [r3, #0]
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	f022 0208 	bic.w	r2, r2, #8
 8003b34:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d003      	beq.n	8003b46 <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b42:	6878      	ldr	r0, [r7, #4]
 8003b44:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b4a:	f003 031f 	and.w	r3, r3, #31
 8003b4e:	2220      	movs	r2, #32
 8003b50:	409a      	lsls	r2, r3
 8003b52:	69bb      	ldr	r3, [r7, #24]
 8003b54:	4013      	ands	r3, r2
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	f000 8110 	beq.w	8003d7c <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	4a2c      	ldr	r2, [pc, #176]	@ (8003c14 <HAL_DMA_IRQHandler+0x690>)
 8003b62:	4293      	cmp	r3, r2
 8003b64:	d04a      	beq.n	8003bfc <HAL_DMA_IRQHandler+0x678>
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	4a2b      	ldr	r2, [pc, #172]	@ (8003c18 <HAL_DMA_IRQHandler+0x694>)
 8003b6c:	4293      	cmp	r3, r2
 8003b6e:	d045      	beq.n	8003bfc <HAL_DMA_IRQHandler+0x678>
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	4a29      	ldr	r2, [pc, #164]	@ (8003c1c <HAL_DMA_IRQHandler+0x698>)
 8003b76:	4293      	cmp	r3, r2
 8003b78:	d040      	beq.n	8003bfc <HAL_DMA_IRQHandler+0x678>
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	4a28      	ldr	r2, [pc, #160]	@ (8003c20 <HAL_DMA_IRQHandler+0x69c>)
 8003b80:	4293      	cmp	r3, r2
 8003b82:	d03b      	beq.n	8003bfc <HAL_DMA_IRQHandler+0x678>
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	4a26      	ldr	r2, [pc, #152]	@ (8003c24 <HAL_DMA_IRQHandler+0x6a0>)
 8003b8a:	4293      	cmp	r3, r2
 8003b8c:	d036      	beq.n	8003bfc <HAL_DMA_IRQHandler+0x678>
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	4a25      	ldr	r2, [pc, #148]	@ (8003c28 <HAL_DMA_IRQHandler+0x6a4>)
 8003b94:	4293      	cmp	r3, r2
 8003b96:	d031      	beq.n	8003bfc <HAL_DMA_IRQHandler+0x678>
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	4a23      	ldr	r2, [pc, #140]	@ (8003c2c <HAL_DMA_IRQHandler+0x6a8>)
 8003b9e:	4293      	cmp	r3, r2
 8003ba0:	d02c      	beq.n	8003bfc <HAL_DMA_IRQHandler+0x678>
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	4a22      	ldr	r2, [pc, #136]	@ (8003c30 <HAL_DMA_IRQHandler+0x6ac>)
 8003ba8:	4293      	cmp	r3, r2
 8003baa:	d027      	beq.n	8003bfc <HAL_DMA_IRQHandler+0x678>
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	4a20      	ldr	r2, [pc, #128]	@ (8003c34 <HAL_DMA_IRQHandler+0x6b0>)
 8003bb2:	4293      	cmp	r3, r2
 8003bb4:	d022      	beq.n	8003bfc <HAL_DMA_IRQHandler+0x678>
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	4a1f      	ldr	r2, [pc, #124]	@ (8003c38 <HAL_DMA_IRQHandler+0x6b4>)
 8003bbc:	4293      	cmp	r3, r2
 8003bbe:	d01d      	beq.n	8003bfc <HAL_DMA_IRQHandler+0x678>
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	4a1d      	ldr	r2, [pc, #116]	@ (8003c3c <HAL_DMA_IRQHandler+0x6b8>)
 8003bc6:	4293      	cmp	r3, r2
 8003bc8:	d018      	beq.n	8003bfc <HAL_DMA_IRQHandler+0x678>
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	4a1c      	ldr	r2, [pc, #112]	@ (8003c40 <HAL_DMA_IRQHandler+0x6bc>)
 8003bd0:	4293      	cmp	r3, r2
 8003bd2:	d013      	beq.n	8003bfc <HAL_DMA_IRQHandler+0x678>
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	4a1a      	ldr	r2, [pc, #104]	@ (8003c44 <HAL_DMA_IRQHandler+0x6c0>)
 8003bda:	4293      	cmp	r3, r2
 8003bdc:	d00e      	beq.n	8003bfc <HAL_DMA_IRQHandler+0x678>
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	4a19      	ldr	r2, [pc, #100]	@ (8003c48 <HAL_DMA_IRQHandler+0x6c4>)
 8003be4:	4293      	cmp	r3, r2
 8003be6:	d009      	beq.n	8003bfc <HAL_DMA_IRQHandler+0x678>
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	4a17      	ldr	r2, [pc, #92]	@ (8003c4c <HAL_DMA_IRQHandler+0x6c8>)
 8003bee:	4293      	cmp	r3, r2
 8003bf0:	d004      	beq.n	8003bfc <HAL_DMA_IRQHandler+0x678>
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	4a16      	ldr	r2, [pc, #88]	@ (8003c50 <HAL_DMA_IRQHandler+0x6cc>)
 8003bf8:	4293      	cmp	r3, r2
 8003bfa:	d12b      	bne.n	8003c54 <HAL_DMA_IRQHandler+0x6d0>
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	f003 0310 	and.w	r3, r3, #16
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	bf14      	ite	ne
 8003c0a:	2301      	movne	r3, #1
 8003c0c:	2300      	moveq	r3, #0
 8003c0e:	b2db      	uxtb	r3, r3
 8003c10:	e02a      	b.n	8003c68 <HAL_DMA_IRQHandler+0x6e4>
 8003c12:	bf00      	nop
 8003c14:	40020010 	.word	0x40020010
 8003c18:	40020028 	.word	0x40020028
 8003c1c:	40020040 	.word	0x40020040
 8003c20:	40020058 	.word	0x40020058
 8003c24:	40020070 	.word	0x40020070
 8003c28:	40020088 	.word	0x40020088
 8003c2c:	400200a0 	.word	0x400200a0
 8003c30:	400200b8 	.word	0x400200b8
 8003c34:	40020410 	.word	0x40020410
 8003c38:	40020428 	.word	0x40020428
 8003c3c:	40020440 	.word	0x40020440
 8003c40:	40020458 	.word	0x40020458
 8003c44:	40020470 	.word	0x40020470
 8003c48:	40020488 	.word	0x40020488
 8003c4c:	400204a0 	.word	0x400204a0
 8003c50:	400204b8 	.word	0x400204b8
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	f003 0302 	and.w	r3, r3, #2
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	bf14      	ite	ne
 8003c62:	2301      	movne	r3, #1
 8003c64:	2300      	moveq	r3, #0
 8003c66:	b2db      	uxtb	r3, r3
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	f000 8087 	beq.w	8003d7c <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c72:	f003 031f 	and.w	r3, r3, #31
 8003c76:	2220      	movs	r2, #32
 8003c78:	409a      	lsls	r2, r3
 8003c7a:	6a3b      	ldr	r3, [r7, #32]
 8003c7c:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003c84:	b2db      	uxtb	r3, r3
 8003c86:	2b04      	cmp	r3, #4
 8003c88:	d139      	bne.n	8003cfe <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	681a      	ldr	r2, [r3, #0]
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	f022 0216 	bic.w	r2, r2, #22
 8003c98:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	695a      	ldr	r2, [r3, #20]
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003ca8:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d103      	bne.n	8003cba <HAL_DMA_IRQHandler+0x736>
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d007      	beq.n	8003cca <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	681a      	ldr	r2, [r3, #0]
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	f022 0208 	bic.w	r2, r2, #8
 8003cc8:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003cce:	f003 031f 	and.w	r3, r3, #31
 8003cd2:	223f      	movs	r2, #63	@ 0x3f
 8003cd4:	409a      	lsls	r2, r3
 8003cd6:	6a3b      	ldr	r3, [r7, #32]
 8003cd8:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	2201      	movs	r2, #1
 8003cde:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	2200      	movs	r2, #0
 8003ce6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	f000 834a 	beq.w	8004388 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003cf8:	6878      	ldr	r0, [r7, #4]
 8003cfa:	4798      	blx	r3
          }
          return;
 8003cfc:	e344      	b.n	8004388 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d018      	beq.n	8003d3e <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d108      	bne.n	8003d2c <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d02c      	beq.n	8003d7c <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d26:	6878      	ldr	r0, [r7, #4]
 8003d28:	4798      	blx	r3
 8003d2a:	e027      	b.n	8003d7c <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d023      	beq.n	8003d7c <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d38:	6878      	ldr	r0, [r7, #4]
 8003d3a:	4798      	blx	r3
 8003d3c:	e01e      	b.n	8003d7c <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d10f      	bne.n	8003d6c <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	681a      	ldr	r2, [r3, #0]
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	f022 0210 	bic.w	r2, r2, #16
 8003d5a:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	2201      	movs	r2, #1
 8003d60:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	2200      	movs	r2, #0
 8003d68:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d003      	beq.n	8003d7c <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d78:	6878      	ldr	r0, [r7, #4]
 8003d7a:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	f000 8306 	beq.w	8004392 <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d8a:	f003 0301 	and.w	r3, r3, #1
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	f000 8088 	beq.w	8003ea4 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	2204      	movs	r2, #4
 8003d98:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	4a7a      	ldr	r2, [pc, #488]	@ (8003f8c <HAL_DMA_IRQHandler+0xa08>)
 8003da2:	4293      	cmp	r3, r2
 8003da4:	d04a      	beq.n	8003e3c <HAL_DMA_IRQHandler+0x8b8>
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	4a79      	ldr	r2, [pc, #484]	@ (8003f90 <HAL_DMA_IRQHandler+0xa0c>)
 8003dac:	4293      	cmp	r3, r2
 8003dae:	d045      	beq.n	8003e3c <HAL_DMA_IRQHandler+0x8b8>
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	4a77      	ldr	r2, [pc, #476]	@ (8003f94 <HAL_DMA_IRQHandler+0xa10>)
 8003db6:	4293      	cmp	r3, r2
 8003db8:	d040      	beq.n	8003e3c <HAL_DMA_IRQHandler+0x8b8>
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	4a76      	ldr	r2, [pc, #472]	@ (8003f98 <HAL_DMA_IRQHandler+0xa14>)
 8003dc0:	4293      	cmp	r3, r2
 8003dc2:	d03b      	beq.n	8003e3c <HAL_DMA_IRQHandler+0x8b8>
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	4a74      	ldr	r2, [pc, #464]	@ (8003f9c <HAL_DMA_IRQHandler+0xa18>)
 8003dca:	4293      	cmp	r3, r2
 8003dcc:	d036      	beq.n	8003e3c <HAL_DMA_IRQHandler+0x8b8>
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	4a73      	ldr	r2, [pc, #460]	@ (8003fa0 <HAL_DMA_IRQHandler+0xa1c>)
 8003dd4:	4293      	cmp	r3, r2
 8003dd6:	d031      	beq.n	8003e3c <HAL_DMA_IRQHandler+0x8b8>
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	4a71      	ldr	r2, [pc, #452]	@ (8003fa4 <HAL_DMA_IRQHandler+0xa20>)
 8003dde:	4293      	cmp	r3, r2
 8003de0:	d02c      	beq.n	8003e3c <HAL_DMA_IRQHandler+0x8b8>
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	4a70      	ldr	r2, [pc, #448]	@ (8003fa8 <HAL_DMA_IRQHandler+0xa24>)
 8003de8:	4293      	cmp	r3, r2
 8003dea:	d027      	beq.n	8003e3c <HAL_DMA_IRQHandler+0x8b8>
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	4a6e      	ldr	r2, [pc, #440]	@ (8003fac <HAL_DMA_IRQHandler+0xa28>)
 8003df2:	4293      	cmp	r3, r2
 8003df4:	d022      	beq.n	8003e3c <HAL_DMA_IRQHandler+0x8b8>
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	4a6d      	ldr	r2, [pc, #436]	@ (8003fb0 <HAL_DMA_IRQHandler+0xa2c>)
 8003dfc:	4293      	cmp	r3, r2
 8003dfe:	d01d      	beq.n	8003e3c <HAL_DMA_IRQHandler+0x8b8>
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	4a6b      	ldr	r2, [pc, #428]	@ (8003fb4 <HAL_DMA_IRQHandler+0xa30>)
 8003e06:	4293      	cmp	r3, r2
 8003e08:	d018      	beq.n	8003e3c <HAL_DMA_IRQHandler+0x8b8>
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	4a6a      	ldr	r2, [pc, #424]	@ (8003fb8 <HAL_DMA_IRQHandler+0xa34>)
 8003e10:	4293      	cmp	r3, r2
 8003e12:	d013      	beq.n	8003e3c <HAL_DMA_IRQHandler+0x8b8>
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	4a68      	ldr	r2, [pc, #416]	@ (8003fbc <HAL_DMA_IRQHandler+0xa38>)
 8003e1a:	4293      	cmp	r3, r2
 8003e1c:	d00e      	beq.n	8003e3c <HAL_DMA_IRQHandler+0x8b8>
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	4a67      	ldr	r2, [pc, #412]	@ (8003fc0 <HAL_DMA_IRQHandler+0xa3c>)
 8003e24:	4293      	cmp	r3, r2
 8003e26:	d009      	beq.n	8003e3c <HAL_DMA_IRQHandler+0x8b8>
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	4a65      	ldr	r2, [pc, #404]	@ (8003fc4 <HAL_DMA_IRQHandler+0xa40>)
 8003e2e:	4293      	cmp	r3, r2
 8003e30:	d004      	beq.n	8003e3c <HAL_DMA_IRQHandler+0x8b8>
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	4a64      	ldr	r2, [pc, #400]	@ (8003fc8 <HAL_DMA_IRQHandler+0xa44>)
 8003e38:	4293      	cmp	r3, r2
 8003e3a:	d108      	bne.n	8003e4e <HAL_DMA_IRQHandler+0x8ca>
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	681a      	ldr	r2, [r3, #0]
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	f022 0201 	bic.w	r2, r2, #1
 8003e4a:	601a      	str	r2, [r3, #0]
 8003e4c:	e007      	b.n	8003e5e <HAL_DMA_IRQHandler+0x8da>
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	681a      	ldr	r2, [r3, #0]
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	f022 0201 	bic.w	r2, r2, #1
 8003e5c:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	3301      	adds	r3, #1
 8003e62:	60fb      	str	r3, [r7, #12]
 8003e64:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003e66:	429a      	cmp	r2, r3
 8003e68:	d307      	bcc.n	8003e7a <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	f003 0301 	and.w	r3, r3, #1
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d1f2      	bne.n	8003e5e <HAL_DMA_IRQHandler+0x8da>
 8003e78:	e000      	b.n	8003e7c <HAL_DMA_IRQHandler+0x8f8>
            break;
 8003e7a:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	f003 0301 	and.w	r3, r3, #1
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d004      	beq.n	8003e94 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	2203      	movs	r2, #3
 8003e8e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 8003e92:	e003      	b.n	8003e9c <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	2201      	movs	r2, #1
 8003e98:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	2200      	movs	r2, #0
 8003ea0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	f000 8272 	beq.w	8004392 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003eb2:	6878      	ldr	r0, [r7, #4]
 8003eb4:	4798      	blx	r3
 8003eb6:	e26c      	b.n	8004392 <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	4a43      	ldr	r2, [pc, #268]	@ (8003fcc <HAL_DMA_IRQHandler+0xa48>)
 8003ebe:	4293      	cmp	r3, r2
 8003ec0:	d022      	beq.n	8003f08 <HAL_DMA_IRQHandler+0x984>
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	4a42      	ldr	r2, [pc, #264]	@ (8003fd0 <HAL_DMA_IRQHandler+0xa4c>)
 8003ec8:	4293      	cmp	r3, r2
 8003eca:	d01d      	beq.n	8003f08 <HAL_DMA_IRQHandler+0x984>
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	4a40      	ldr	r2, [pc, #256]	@ (8003fd4 <HAL_DMA_IRQHandler+0xa50>)
 8003ed2:	4293      	cmp	r3, r2
 8003ed4:	d018      	beq.n	8003f08 <HAL_DMA_IRQHandler+0x984>
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	4a3f      	ldr	r2, [pc, #252]	@ (8003fd8 <HAL_DMA_IRQHandler+0xa54>)
 8003edc:	4293      	cmp	r3, r2
 8003ede:	d013      	beq.n	8003f08 <HAL_DMA_IRQHandler+0x984>
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	4a3d      	ldr	r2, [pc, #244]	@ (8003fdc <HAL_DMA_IRQHandler+0xa58>)
 8003ee6:	4293      	cmp	r3, r2
 8003ee8:	d00e      	beq.n	8003f08 <HAL_DMA_IRQHandler+0x984>
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	4a3c      	ldr	r2, [pc, #240]	@ (8003fe0 <HAL_DMA_IRQHandler+0xa5c>)
 8003ef0:	4293      	cmp	r3, r2
 8003ef2:	d009      	beq.n	8003f08 <HAL_DMA_IRQHandler+0x984>
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	4a3a      	ldr	r2, [pc, #232]	@ (8003fe4 <HAL_DMA_IRQHandler+0xa60>)
 8003efa:	4293      	cmp	r3, r2
 8003efc:	d004      	beq.n	8003f08 <HAL_DMA_IRQHandler+0x984>
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	4a39      	ldr	r2, [pc, #228]	@ (8003fe8 <HAL_DMA_IRQHandler+0xa64>)
 8003f04:	4293      	cmp	r3, r2
 8003f06:	d101      	bne.n	8003f0c <HAL_DMA_IRQHandler+0x988>
 8003f08:	2301      	movs	r3, #1
 8003f0a:	e000      	b.n	8003f0e <HAL_DMA_IRQHandler+0x98a>
 8003f0c:	2300      	movs	r3, #0
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	f000 823f 	beq.w	8004392 <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f20:	f003 031f 	and.w	r3, r3, #31
 8003f24:	2204      	movs	r2, #4
 8003f26:	409a      	lsls	r2, r3
 8003f28:	697b      	ldr	r3, [r7, #20]
 8003f2a:	4013      	ands	r3, r2
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	f000 80cd 	beq.w	80040cc <HAL_DMA_IRQHandler+0xb48>
 8003f32:	693b      	ldr	r3, [r7, #16]
 8003f34:	f003 0304 	and.w	r3, r3, #4
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	f000 80c7 	beq.w	80040cc <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f42:	f003 031f 	and.w	r3, r3, #31
 8003f46:	2204      	movs	r2, #4
 8003f48:	409a      	lsls	r2, r3
 8003f4a:	69fb      	ldr	r3, [r7, #28]
 8003f4c:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003f4e:	693b      	ldr	r3, [r7, #16]
 8003f50:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d049      	beq.n	8003fec <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8003f58:	693b      	ldr	r3, [r7, #16]
 8003f5a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d109      	bne.n	8003f76 <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	f000 8210 	beq.w	800438c <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003f70:	6878      	ldr	r0, [r7, #4]
 8003f72:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003f74:	e20a      	b.n	800438c <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	f000 8206 	beq.w	800438c <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f84:	6878      	ldr	r0, [r7, #4]
 8003f86:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003f88:	e200      	b.n	800438c <HAL_DMA_IRQHandler+0xe08>
 8003f8a:	bf00      	nop
 8003f8c:	40020010 	.word	0x40020010
 8003f90:	40020028 	.word	0x40020028
 8003f94:	40020040 	.word	0x40020040
 8003f98:	40020058 	.word	0x40020058
 8003f9c:	40020070 	.word	0x40020070
 8003fa0:	40020088 	.word	0x40020088
 8003fa4:	400200a0 	.word	0x400200a0
 8003fa8:	400200b8 	.word	0x400200b8
 8003fac:	40020410 	.word	0x40020410
 8003fb0:	40020428 	.word	0x40020428
 8003fb4:	40020440 	.word	0x40020440
 8003fb8:	40020458 	.word	0x40020458
 8003fbc:	40020470 	.word	0x40020470
 8003fc0:	40020488 	.word	0x40020488
 8003fc4:	400204a0 	.word	0x400204a0
 8003fc8:	400204b8 	.word	0x400204b8
 8003fcc:	58025408 	.word	0x58025408
 8003fd0:	5802541c 	.word	0x5802541c
 8003fd4:	58025430 	.word	0x58025430
 8003fd8:	58025444 	.word	0x58025444
 8003fdc:	58025458 	.word	0x58025458
 8003fe0:	5802546c 	.word	0x5802546c
 8003fe4:	58025480 	.word	0x58025480
 8003fe8:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8003fec:	693b      	ldr	r3, [r7, #16]
 8003fee:	f003 0320 	and.w	r3, r3, #32
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d160      	bne.n	80040b8 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	4a7f      	ldr	r2, [pc, #508]	@ (80041f8 <HAL_DMA_IRQHandler+0xc74>)
 8003ffc:	4293      	cmp	r3, r2
 8003ffe:	d04a      	beq.n	8004096 <HAL_DMA_IRQHandler+0xb12>
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	4a7d      	ldr	r2, [pc, #500]	@ (80041fc <HAL_DMA_IRQHandler+0xc78>)
 8004006:	4293      	cmp	r3, r2
 8004008:	d045      	beq.n	8004096 <HAL_DMA_IRQHandler+0xb12>
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	4a7c      	ldr	r2, [pc, #496]	@ (8004200 <HAL_DMA_IRQHandler+0xc7c>)
 8004010:	4293      	cmp	r3, r2
 8004012:	d040      	beq.n	8004096 <HAL_DMA_IRQHandler+0xb12>
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	4a7a      	ldr	r2, [pc, #488]	@ (8004204 <HAL_DMA_IRQHandler+0xc80>)
 800401a:	4293      	cmp	r3, r2
 800401c:	d03b      	beq.n	8004096 <HAL_DMA_IRQHandler+0xb12>
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	4a79      	ldr	r2, [pc, #484]	@ (8004208 <HAL_DMA_IRQHandler+0xc84>)
 8004024:	4293      	cmp	r3, r2
 8004026:	d036      	beq.n	8004096 <HAL_DMA_IRQHandler+0xb12>
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	4a77      	ldr	r2, [pc, #476]	@ (800420c <HAL_DMA_IRQHandler+0xc88>)
 800402e:	4293      	cmp	r3, r2
 8004030:	d031      	beq.n	8004096 <HAL_DMA_IRQHandler+0xb12>
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	4a76      	ldr	r2, [pc, #472]	@ (8004210 <HAL_DMA_IRQHandler+0xc8c>)
 8004038:	4293      	cmp	r3, r2
 800403a:	d02c      	beq.n	8004096 <HAL_DMA_IRQHandler+0xb12>
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	4a74      	ldr	r2, [pc, #464]	@ (8004214 <HAL_DMA_IRQHandler+0xc90>)
 8004042:	4293      	cmp	r3, r2
 8004044:	d027      	beq.n	8004096 <HAL_DMA_IRQHandler+0xb12>
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	4a73      	ldr	r2, [pc, #460]	@ (8004218 <HAL_DMA_IRQHandler+0xc94>)
 800404c:	4293      	cmp	r3, r2
 800404e:	d022      	beq.n	8004096 <HAL_DMA_IRQHandler+0xb12>
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	4a71      	ldr	r2, [pc, #452]	@ (800421c <HAL_DMA_IRQHandler+0xc98>)
 8004056:	4293      	cmp	r3, r2
 8004058:	d01d      	beq.n	8004096 <HAL_DMA_IRQHandler+0xb12>
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	4a70      	ldr	r2, [pc, #448]	@ (8004220 <HAL_DMA_IRQHandler+0xc9c>)
 8004060:	4293      	cmp	r3, r2
 8004062:	d018      	beq.n	8004096 <HAL_DMA_IRQHandler+0xb12>
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	4a6e      	ldr	r2, [pc, #440]	@ (8004224 <HAL_DMA_IRQHandler+0xca0>)
 800406a:	4293      	cmp	r3, r2
 800406c:	d013      	beq.n	8004096 <HAL_DMA_IRQHandler+0xb12>
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	4a6d      	ldr	r2, [pc, #436]	@ (8004228 <HAL_DMA_IRQHandler+0xca4>)
 8004074:	4293      	cmp	r3, r2
 8004076:	d00e      	beq.n	8004096 <HAL_DMA_IRQHandler+0xb12>
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	4a6b      	ldr	r2, [pc, #428]	@ (800422c <HAL_DMA_IRQHandler+0xca8>)
 800407e:	4293      	cmp	r3, r2
 8004080:	d009      	beq.n	8004096 <HAL_DMA_IRQHandler+0xb12>
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	4a6a      	ldr	r2, [pc, #424]	@ (8004230 <HAL_DMA_IRQHandler+0xcac>)
 8004088:	4293      	cmp	r3, r2
 800408a:	d004      	beq.n	8004096 <HAL_DMA_IRQHandler+0xb12>
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	4a68      	ldr	r2, [pc, #416]	@ (8004234 <HAL_DMA_IRQHandler+0xcb0>)
 8004092:	4293      	cmp	r3, r2
 8004094:	d108      	bne.n	80040a8 <HAL_DMA_IRQHandler+0xb24>
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	681a      	ldr	r2, [r3, #0]
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	f022 0208 	bic.w	r2, r2, #8
 80040a4:	601a      	str	r2, [r3, #0]
 80040a6:	e007      	b.n	80040b8 <HAL_DMA_IRQHandler+0xb34>
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	681a      	ldr	r2, [r3, #0]
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	f022 0204 	bic.w	r2, r2, #4
 80040b6:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040bc:	2b00      	cmp	r3, #0
 80040be:	f000 8165 	beq.w	800438c <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040c6:	6878      	ldr	r0, [r7, #4]
 80040c8:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80040ca:	e15f      	b.n	800438c <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80040d0:	f003 031f 	and.w	r3, r3, #31
 80040d4:	2202      	movs	r2, #2
 80040d6:	409a      	lsls	r2, r3
 80040d8:	697b      	ldr	r3, [r7, #20]
 80040da:	4013      	ands	r3, r2
 80040dc:	2b00      	cmp	r3, #0
 80040de:	f000 80c5 	beq.w	800426c <HAL_DMA_IRQHandler+0xce8>
 80040e2:	693b      	ldr	r3, [r7, #16]
 80040e4:	f003 0302 	and.w	r3, r3, #2
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	f000 80bf 	beq.w	800426c <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80040f2:	f003 031f 	and.w	r3, r3, #31
 80040f6:	2202      	movs	r2, #2
 80040f8:	409a      	lsls	r2, r3
 80040fa:	69fb      	ldr	r3, [r7, #28]
 80040fc:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80040fe:	693b      	ldr	r3, [r7, #16]
 8004100:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004104:	2b00      	cmp	r3, #0
 8004106:	d018      	beq.n	800413a <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8004108:	693b      	ldr	r3, [r7, #16]
 800410a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800410e:	2b00      	cmp	r3, #0
 8004110:	d109      	bne.n	8004126 <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004116:	2b00      	cmp	r3, #0
 8004118:	f000 813a 	beq.w	8004390 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004120:	6878      	ldr	r0, [r7, #4]
 8004122:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004124:	e134      	b.n	8004390 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800412a:	2b00      	cmp	r3, #0
 800412c:	f000 8130 	beq.w	8004390 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004134:	6878      	ldr	r0, [r7, #4]
 8004136:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004138:	e12a      	b.n	8004390 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 800413a:	693b      	ldr	r3, [r7, #16]
 800413c:	f003 0320 	and.w	r3, r3, #32
 8004140:	2b00      	cmp	r3, #0
 8004142:	f040 8089 	bne.w	8004258 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	4a2b      	ldr	r2, [pc, #172]	@ (80041f8 <HAL_DMA_IRQHandler+0xc74>)
 800414c:	4293      	cmp	r3, r2
 800414e:	d04a      	beq.n	80041e6 <HAL_DMA_IRQHandler+0xc62>
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	4a29      	ldr	r2, [pc, #164]	@ (80041fc <HAL_DMA_IRQHandler+0xc78>)
 8004156:	4293      	cmp	r3, r2
 8004158:	d045      	beq.n	80041e6 <HAL_DMA_IRQHandler+0xc62>
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	4a28      	ldr	r2, [pc, #160]	@ (8004200 <HAL_DMA_IRQHandler+0xc7c>)
 8004160:	4293      	cmp	r3, r2
 8004162:	d040      	beq.n	80041e6 <HAL_DMA_IRQHandler+0xc62>
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	4a26      	ldr	r2, [pc, #152]	@ (8004204 <HAL_DMA_IRQHandler+0xc80>)
 800416a:	4293      	cmp	r3, r2
 800416c:	d03b      	beq.n	80041e6 <HAL_DMA_IRQHandler+0xc62>
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	4a25      	ldr	r2, [pc, #148]	@ (8004208 <HAL_DMA_IRQHandler+0xc84>)
 8004174:	4293      	cmp	r3, r2
 8004176:	d036      	beq.n	80041e6 <HAL_DMA_IRQHandler+0xc62>
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	4a23      	ldr	r2, [pc, #140]	@ (800420c <HAL_DMA_IRQHandler+0xc88>)
 800417e:	4293      	cmp	r3, r2
 8004180:	d031      	beq.n	80041e6 <HAL_DMA_IRQHandler+0xc62>
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	4a22      	ldr	r2, [pc, #136]	@ (8004210 <HAL_DMA_IRQHandler+0xc8c>)
 8004188:	4293      	cmp	r3, r2
 800418a:	d02c      	beq.n	80041e6 <HAL_DMA_IRQHandler+0xc62>
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	4a20      	ldr	r2, [pc, #128]	@ (8004214 <HAL_DMA_IRQHandler+0xc90>)
 8004192:	4293      	cmp	r3, r2
 8004194:	d027      	beq.n	80041e6 <HAL_DMA_IRQHandler+0xc62>
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	4a1f      	ldr	r2, [pc, #124]	@ (8004218 <HAL_DMA_IRQHandler+0xc94>)
 800419c:	4293      	cmp	r3, r2
 800419e:	d022      	beq.n	80041e6 <HAL_DMA_IRQHandler+0xc62>
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	4a1d      	ldr	r2, [pc, #116]	@ (800421c <HAL_DMA_IRQHandler+0xc98>)
 80041a6:	4293      	cmp	r3, r2
 80041a8:	d01d      	beq.n	80041e6 <HAL_DMA_IRQHandler+0xc62>
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	4a1c      	ldr	r2, [pc, #112]	@ (8004220 <HAL_DMA_IRQHandler+0xc9c>)
 80041b0:	4293      	cmp	r3, r2
 80041b2:	d018      	beq.n	80041e6 <HAL_DMA_IRQHandler+0xc62>
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	4a1a      	ldr	r2, [pc, #104]	@ (8004224 <HAL_DMA_IRQHandler+0xca0>)
 80041ba:	4293      	cmp	r3, r2
 80041bc:	d013      	beq.n	80041e6 <HAL_DMA_IRQHandler+0xc62>
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	4a19      	ldr	r2, [pc, #100]	@ (8004228 <HAL_DMA_IRQHandler+0xca4>)
 80041c4:	4293      	cmp	r3, r2
 80041c6:	d00e      	beq.n	80041e6 <HAL_DMA_IRQHandler+0xc62>
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	4a17      	ldr	r2, [pc, #92]	@ (800422c <HAL_DMA_IRQHandler+0xca8>)
 80041ce:	4293      	cmp	r3, r2
 80041d0:	d009      	beq.n	80041e6 <HAL_DMA_IRQHandler+0xc62>
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	4a16      	ldr	r2, [pc, #88]	@ (8004230 <HAL_DMA_IRQHandler+0xcac>)
 80041d8:	4293      	cmp	r3, r2
 80041da:	d004      	beq.n	80041e6 <HAL_DMA_IRQHandler+0xc62>
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	4a14      	ldr	r2, [pc, #80]	@ (8004234 <HAL_DMA_IRQHandler+0xcb0>)
 80041e2:	4293      	cmp	r3, r2
 80041e4:	d128      	bne.n	8004238 <HAL_DMA_IRQHandler+0xcb4>
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	681a      	ldr	r2, [r3, #0]
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	f022 0214 	bic.w	r2, r2, #20
 80041f4:	601a      	str	r2, [r3, #0]
 80041f6:	e027      	b.n	8004248 <HAL_DMA_IRQHandler+0xcc4>
 80041f8:	40020010 	.word	0x40020010
 80041fc:	40020028 	.word	0x40020028
 8004200:	40020040 	.word	0x40020040
 8004204:	40020058 	.word	0x40020058
 8004208:	40020070 	.word	0x40020070
 800420c:	40020088 	.word	0x40020088
 8004210:	400200a0 	.word	0x400200a0
 8004214:	400200b8 	.word	0x400200b8
 8004218:	40020410 	.word	0x40020410
 800421c:	40020428 	.word	0x40020428
 8004220:	40020440 	.word	0x40020440
 8004224:	40020458 	.word	0x40020458
 8004228:	40020470 	.word	0x40020470
 800422c:	40020488 	.word	0x40020488
 8004230:	400204a0 	.word	0x400204a0
 8004234:	400204b8 	.word	0x400204b8
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	681a      	ldr	r2, [r3, #0]
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	f022 020a 	bic.w	r2, r2, #10
 8004246:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	2201      	movs	r2, #1
 800424c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	2200      	movs	r2, #0
 8004254:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800425c:	2b00      	cmp	r3, #0
 800425e:	f000 8097 	beq.w	8004390 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004266:	6878      	ldr	r0, [r7, #4]
 8004268:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800426a:	e091      	b.n	8004390 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004270:	f003 031f 	and.w	r3, r3, #31
 8004274:	2208      	movs	r2, #8
 8004276:	409a      	lsls	r2, r3
 8004278:	697b      	ldr	r3, [r7, #20]
 800427a:	4013      	ands	r3, r2
 800427c:	2b00      	cmp	r3, #0
 800427e:	f000 8088 	beq.w	8004392 <HAL_DMA_IRQHandler+0xe0e>
 8004282:	693b      	ldr	r3, [r7, #16]
 8004284:	f003 0308 	and.w	r3, r3, #8
 8004288:	2b00      	cmp	r3, #0
 800428a:	f000 8082 	beq.w	8004392 <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	4a41      	ldr	r2, [pc, #260]	@ (8004398 <HAL_DMA_IRQHandler+0xe14>)
 8004294:	4293      	cmp	r3, r2
 8004296:	d04a      	beq.n	800432e <HAL_DMA_IRQHandler+0xdaa>
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	4a3f      	ldr	r2, [pc, #252]	@ (800439c <HAL_DMA_IRQHandler+0xe18>)
 800429e:	4293      	cmp	r3, r2
 80042a0:	d045      	beq.n	800432e <HAL_DMA_IRQHandler+0xdaa>
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	4a3e      	ldr	r2, [pc, #248]	@ (80043a0 <HAL_DMA_IRQHandler+0xe1c>)
 80042a8:	4293      	cmp	r3, r2
 80042aa:	d040      	beq.n	800432e <HAL_DMA_IRQHandler+0xdaa>
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	4a3c      	ldr	r2, [pc, #240]	@ (80043a4 <HAL_DMA_IRQHandler+0xe20>)
 80042b2:	4293      	cmp	r3, r2
 80042b4:	d03b      	beq.n	800432e <HAL_DMA_IRQHandler+0xdaa>
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	4a3b      	ldr	r2, [pc, #236]	@ (80043a8 <HAL_DMA_IRQHandler+0xe24>)
 80042bc:	4293      	cmp	r3, r2
 80042be:	d036      	beq.n	800432e <HAL_DMA_IRQHandler+0xdaa>
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	4a39      	ldr	r2, [pc, #228]	@ (80043ac <HAL_DMA_IRQHandler+0xe28>)
 80042c6:	4293      	cmp	r3, r2
 80042c8:	d031      	beq.n	800432e <HAL_DMA_IRQHandler+0xdaa>
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	4a38      	ldr	r2, [pc, #224]	@ (80043b0 <HAL_DMA_IRQHandler+0xe2c>)
 80042d0:	4293      	cmp	r3, r2
 80042d2:	d02c      	beq.n	800432e <HAL_DMA_IRQHandler+0xdaa>
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	4a36      	ldr	r2, [pc, #216]	@ (80043b4 <HAL_DMA_IRQHandler+0xe30>)
 80042da:	4293      	cmp	r3, r2
 80042dc:	d027      	beq.n	800432e <HAL_DMA_IRQHandler+0xdaa>
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	4a35      	ldr	r2, [pc, #212]	@ (80043b8 <HAL_DMA_IRQHandler+0xe34>)
 80042e4:	4293      	cmp	r3, r2
 80042e6:	d022      	beq.n	800432e <HAL_DMA_IRQHandler+0xdaa>
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	4a33      	ldr	r2, [pc, #204]	@ (80043bc <HAL_DMA_IRQHandler+0xe38>)
 80042ee:	4293      	cmp	r3, r2
 80042f0:	d01d      	beq.n	800432e <HAL_DMA_IRQHandler+0xdaa>
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	4a32      	ldr	r2, [pc, #200]	@ (80043c0 <HAL_DMA_IRQHandler+0xe3c>)
 80042f8:	4293      	cmp	r3, r2
 80042fa:	d018      	beq.n	800432e <HAL_DMA_IRQHandler+0xdaa>
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	4a30      	ldr	r2, [pc, #192]	@ (80043c4 <HAL_DMA_IRQHandler+0xe40>)
 8004302:	4293      	cmp	r3, r2
 8004304:	d013      	beq.n	800432e <HAL_DMA_IRQHandler+0xdaa>
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	4a2f      	ldr	r2, [pc, #188]	@ (80043c8 <HAL_DMA_IRQHandler+0xe44>)
 800430c:	4293      	cmp	r3, r2
 800430e:	d00e      	beq.n	800432e <HAL_DMA_IRQHandler+0xdaa>
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	4a2d      	ldr	r2, [pc, #180]	@ (80043cc <HAL_DMA_IRQHandler+0xe48>)
 8004316:	4293      	cmp	r3, r2
 8004318:	d009      	beq.n	800432e <HAL_DMA_IRQHandler+0xdaa>
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	4a2c      	ldr	r2, [pc, #176]	@ (80043d0 <HAL_DMA_IRQHandler+0xe4c>)
 8004320:	4293      	cmp	r3, r2
 8004322:	d004      	beq.n	800432e <HAL_DMA_IRQHandler+0xdaa>
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	4a2a      	ldr	r2, [pc, #168]	@ (80043d4 <HAL_DMA_IRQHandler+0xe50>)
 800432a:	4293      	cmp	r3, r2
 800432c:	d108      	bne.n	8004340 <HAL_DMA_IRQHandler+0xdbc>
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	681a      	ldr	r2, [r3, #0]
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	f022 021c 	bic.w	r2, r2, #28
 800433c:	601a      	str	r2, [r3, #0]
 800433e:	e007      	b.n	8004350 <HAL_DMA_IRQHandler+0xdcc>
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	681a      	ldr	r2, [r3, #0]
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	f022 020e 	bic.w	r2, r2, #14
 800434e:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004354:	f003 031f 	and.w	r3, r3, #31
 8004358:	2201      	movs	r2, #1
 800435a:	409a      	lsls	r2, r3
 800435c:	69fb      	ldr	r3, [r7, #28]
 800435e:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	2201      	movs	r2, #1
 8004364:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	2201      	movs	r2, #1
 800436a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	2200      	movs	r2, #0
 8004372:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800437a:	2b00      	cmp	r3, #0
 800437c:	d009      	beq.n	8004392 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004382:	6878      	ldr	r0, [r7, #4]
 8004384:	4798      	blx	r3
 8004386:	e004      	b.n	8004392 <HAL_DMA_IRQHandler+0xe0e>
          return;
 8004388:	bf00      	nop
 800438a:	e002      	b.n	8004392 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800438c:	bf00      	nop
 800438e:	e000      	b.n	8004392 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004390:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8004392:	3728      	adds	r7, #40	@ 0x28
 8004394:	46bd      	mov	sp, r7
 8004396:	bd80      	pop	{r7, pc}
 8004398:	40020010 	.word	0x40020010
 800439c:	40020028 	.word	0x40020028
 80043a0:	40020040 	.word	0x40020040
 80043a4:	40020058 	.word	0x40020058
 80043a8:	40020070 	.word	0x40020070
 80043ac:	40020088 	.word	0x40020088
 80043b0:	400200a0 	.word	0x400200a0
 80043b4:	400200b8 	.word	0x400200b8
 80043b8:	40020410 	.word	0x40020410
 80043bc:	40020428 	.word	0x40020428
 80043c0:	40020440 	.word	0x40020440
 80043c4:	40020458 	.word	0x40020458
 80043c8:	40020470 	.word	0x40020470
 80043cc:	40020488 	.word	0x40020488
 80043d0:	400204a0 	.word	0x400204a0
 80043d4:	400204b8 	.word	0x400204b8

080043d8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80043d8:	b480      	push	{r7}
 80043da:	b085      	sub	sp, #20
 80043dc:	af00      	add	r7, sp, #0
 80043de:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	4a42      	ldr	r2, [pc, #264]	@ (80044f0 <DMA_CalcBaseAndBitshift+0x118>)
 80043e6:	4293      	cmp	r3, r2
 80043e8:	d04a      	beq.n	8004480 <DMA_CalcBaseAndBitshift+0xa8>
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	4a41      	ldr	r2, [pc, #260]	@ (80044f4 <DMA_CalcBaseAndBitshift+0x11c>)
 80043f0:	4293      	cmp	r3, r2
 80043f2:	d045      	beq.n	8004480 <DMA_CalcBaseAndBitshift+0xa8>
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	4a3f      	ldr	r2, [pc, #252]	@ (80044f8 <DMA_CalcBaseAndBitshift+0x120>)
 80043fa:	4293      	cmp	r3, r2
 80043fc:	d040      	beq.n	8004480 <DMA_CalcBaseAndBitshift+0xa8>
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	4a3e      	ldr	r2, [pc, #248]	@ (80044fc <DMA_CalcBaseAndBitshift+0x124>)
 8004404:	4293      	cmp	r3, r2
 8004406:	d03b      	beq.n	8004480 <DMA_CalcBaseAndBitshift+0xa8>
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	4a3c      	ldr	r2, [pc, #240]	@ (8004500 <DMA_CalcBaseAndBitshift+0x128>)
 800440e:	4293      	cmp	r3, r2
 8004410:	d036      	beq.n	8004480 <DMA_CalcBaseAndBitshift+0xa8>
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	4a3b      	ldr	r2, [pc, #236]	@ (8004504 <DMA_CalcBaseAndBitshift+0x12c>)
 8004418:	4293      	cmp	r3, r2
 800441a:	d031      	beq.n	8004480 <DMA_CalcBaseAndBitshift+0xa8>
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	4a39      	ldr	r2, [pc, #228]	@ (8004508 <DMA_CalcBaseAndBitshift+0x130>)
 8004422:	4293      	cmp	r3, r2
 8004424:	d02c      	beq.n	8004480 <DMA_CalcBaseAndBitshift+0xa8>
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	4a38      	ldr	r2, [pc, #224]	@ (800450c <DMA_CalcBaseAndBitshift+0x134>)
 800442c:	4293      	cmp	r3, r2
 800442e:	d027      	beq.n	8004480 <DMA_CalcBaseAndBitshift+0xa8>
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	4a36      	ldr	r2, [pc, #216]	@ (8004510 <DMA_CalcBaseAndBitshift+0x138>)
 8004436:	4293      	cmp	r3, r2
 8004438:	d022      	beq.n	8004480 <DMA_CalcBaseAndBitshift+0xa8>
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	4a35      	ldr	r2, [pc, #212]	@ (8004514 <DMA_CalcBaseAndBitshift+0x13c>)
 8004440:	4293      	cmp	r3, r2
 8004442:	d01d      	beq.n	8004480 <DMA_CalcBaseAndBitshift+0xa8>
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	4a33      	ldr	r2, [pc, #204]	@ (8004518 <DMA_CalcBaseAndBitshift+0x140>)
 800444a:	4293      	cmp	r3, r2
 800444c:	d018      	beq.n	8004480 <DMA_CalcBaseAndBitshift+0xa8>
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	4a32      	ldr	r2, [pc, #200]	@ (800451c <DMA_CalcBaseAndBitshift+0x144>)
 8004454:	4293      	cmp	r3, r2
 8004456:	d013      	beq.n	8004480 <DMA_CalcBaseAndBitshift+0xa8>
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	4a30      	ldr	r2, [pc, #192]	@ (8004520 <DMA_CalcBaseAndBitshift+0x148>)
 800445e:	4293      	cmp	r3, r2
 8004460:	d00e      	beq.n	8004480 <DMA_CalcBaseAndBitshift+0xa8>
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	4a2f      	ldr	r2, [pc, #188]	@ (8004524 <DMA_CalcBaseAndBitshift+0x14c>)
 8004468:	4293      	cmp	r3, r2
 800446a:	d009      	beq.n	8004480 <DMA_CalcBaseAndBitshift+0xa8>
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	4a2d      	ldr	r2, [pc, #180]	@ (8004528 <DMA_CalcBaseAndBitshift+0x150>)
 8004472:	4293      	cmp	r3, r2
 8004474:	d004      	beq.n	8004480 <DMA_CalcBaseAndBitshift+0xa8>
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	4a2c      	ldr	r2, [pc, #176]	@ (800452c <DMA_CalcBaseAndBitshift+0x154>)
 800447c:	4293      	cmp	r3, r2
 800447e:	d101      	bne.n	8004484 <DMA_CalcBaseAndBitshift+0xac>
 8004480:	2301      	movs	r3, #1
 8004482:	e000      	b.n	8004486 <DMA_CalcBaseAndBitshift+0xae>
 8004484:	2300      	movs	r3, #0
 8004486:	2b00      	cmp	r3, #0
 8004488:	d024      	beq.n	80044d4 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	b2db      	uxtb	r3, r3
 8004490:	3b10      	subs	r3, #16
 8004492:	4a27      	ldr	r2, [pc, #156]	@ (8004530 <DMA_CalcBaseAndBitshift+0x158>)
 8004494:	fba2 2303 	umull	r2, r3, r2, r3
 8004498:	091b      	lsrs	r3, r3, #4
 800449a:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	f003 0307 	and.w	r3, r3, #7
 80044a2:	4a24      	ldr	r2, [pc, #144]	@ (8004534 <DMA_CalcBaseAndBitshift+0x15c>)
 80044a4:	5cd3      	ldrb	r3, [r2, r3]
 80044a6:	461a      	mov	r2, r3
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	2b03      	cmp	r3, #3
 80044b0:	d908      	bls.n	80044c4 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	461a      	mov	r2, r3
 80044b8:	4b1f      	ldr	r3, [pc, #124]	@ (8004538 <DMA_CalcBaseAndBitshift+0x160>)
 80044ba:	4013      	ands	r3, r2
 80044bc:	1d1a      	adds	r2, r3, #4
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	659a      	str	r2, [r3, #88]	@ 0x58
 80044c2:	e00d      	b.n	80044e0 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	461a      	mov	r2, r3
 80044ca:	4b1b      	ldr	r3, [pc, #108]	@ (8004538 <DMA_CalcBaseAndBitshift+0x160>)
 80044cc:	4013      	ands	r3, r2
 80044ce:	687a      	ldr	r2, [r7, #4]
 80044d0:	6593      	str	r3, [r2, #88]	@ 0x58
 80044d2:	e005      	b.n	80044e0 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80044e4:	4618      	mov	r0, r3
 80044e6:	3714      	adds	r7, #20
 80044e8:	46bd      	mov	sp, r7
 80044ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ee:	4770      	bx	lr
 80044f0:	40020010 	.word	0x40020010
 80044f4:	40020028 	.word	0x40020028
 80044f8:	40020040 	.word	0x40020040
 80044fc:	40020058 	.word	0x40020058
 8004500:	40020070 	.word	0x40020070
 8004504:	40020088 	.word	0x40020088
 8004508:	400200a0 	.word	0x400200a0
 800450c:	400200b8 	.word	0x400200b8
 8004510:	40020410 	.word	0x40020410
 8004514:	40020428 	.word	0x40020428
 8004518:	40020440 	.word	0x40020440
 800451c:	40020458 	.word	0x40020458
 8004520:	40020470 	.word	0x40020470
 8004524:	40020488 	.word	0x40020488
 8004528:	400204a0 	.word	0x400204a0
 800452c:	400204b8 	.word	0x400204b8
 8004530:	aaaaaaab 	.word	0xaaaaaaab
 8004534:	0800e0d4 	.word	0x0800e0d4
 8004538:	fffffc00 	.word	0xfffffc00

0800453c <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(const DMA_HandleTypeDef *hdma)
{
 800453c:	b480      	push	{r7}
 800453e:	b085      	sub	sp, #20
 8004540:	af00      	add	r7, sp, #0
 8004542:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004544:	2300      	movs	r3, #0
 8004546:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	699b      	ldr	r3, [r3, #24]
 800454c:	2b00      	cmp	r3, #0
 800454e:	d120      	bne.n	8004592 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004554:	2b03      	cmp	r3, #3
 8004556:	d858      	bhi.n	800460a <DMA_CheckFifoParam+0xce>
 8004558:	a201      	add	r2, pc, #4	@ (adr r2, 8004560 <DMA_CheckFifoParam+0x24>)
 800455a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800455e:	bf00      	nop
 8004560:	08004571 	.word	0x08004571
 8004564:	08004583 	.word	0x08004583
 8004568:	08004571 	.word	0x08004571
 800456c:	0800460b 	.word	0x0800460b
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004574:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004578:	2b00      	cmp	r3, #0
 800457a:	d048      	beq.n	800460e <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 800457c:	2301      	movs	r3, #1
 800457e:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004580:	e045      	b.n	800460e <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004586:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800458a:	d142      	bne.n	8004612 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 800458c:	2301      	movs	r3, #1
 800458e:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004590:	e03f      	b.n	8004612 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	699b      	ldr	r3, [r3, #24]
 8004596:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800459a:	d123      	bne.n	80045e4 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80045a0:	2b03      	cmp	r3, #3
 80045a2:	d838      	bhi.n	8004616 <DMA_CheckFifoParam+0xda>
 80045a4:	a201      	add	r2, pc, #4	@ (adr r2, 80045ac <DMA_CheckFifoParam+0x70>)
 80045a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045aa:	bf00      	nop
 80045ac:	080045bd 	.word	0x080045bd
 80045b0:	080045c3 	.word	0x080045c3
 80045b4:	080045bd 	.word	0x080045bd
 80045b8:	080045d5 	.word	0x080045d5
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 80045bc:	2301      	movs	r3, #1
 80045be:	73fb      	strb	r3, [r7, #15]
        break;
 80045c0:	e030      	b.n	8004624 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045c6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d025      	beq.n	800461a <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 80045ce:	2301      	movs	r3, #1
 80045d0:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80045d2:	e022      	b.n	800461a <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045d8:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80045dc:	d11f      	bne.n	800461e <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 80045de:	2301      	movs	r3, #1
 80045e0:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80045e2:	e01c      	b.n	800461e <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80045e8:	2b02      	cmp	r3, #2
 80045ea:	d902      	bls.n	80045f2 <DMA_CheckFifoParam+0xb6>
 80045ec:	2b03      	cmp	r3, #3
 80045ee:	d003      	beq.n	80045f8 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 80045f0:	e018      	b.n	8004624 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 80045f2:	2301      	movs	r3, #1
 80045f4:	73fb      	strb	r3, [r7, #15]
        break;
 80045f6:	e015      	b.n	8004624 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045fc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004600:	2b00      	cmp	r3, #0
 8004602:	d00e      	beq.n	8004622 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8004604:	2301      	movs	r3, #1
 8004606:	73fb      	strb	r3, [r7, #15]
    break;
 8004608:	e00b      	b.n	8004622 <DMA_CheckFifoParam+0xe6>
        break;
 800460a:	bf00      	nop
 800460c:	e00a      	b.n	8004624 <DMA_CheckFifoParam+0xe8>
        break;
 800460e:	bf00      	nop
 8004610:	e008      	b.n	8004624 <DMA_CheckFifoParam+0xe8>
        break;
 8004612:	bf00      	nop
 8004614:	e006      	b.n	8004624 <DMA_CheckFifoParam+0xe8>
        break;
 8004616:	bf00      	nop
 8004618:	e004      	b.n	8004624 <DMA_CheckFifoParam+0xe8>
        break;
 800461a:	bf00      	nop
 800461c:	e002      	b.n	8004624 <DMA_CheckFifoParam+0xe8>
        break;
 800461e:	bf00      	nop
 8004620:	e000      	b.n	8004624 <DMA_CheckFifoParam+0xe8>
    break;
 8004622:	bf00      	nop
    }
  }

  return status;
 8004624:	7bfb      	ldrb	r3, [r7, #15]
}
 8004626:	4618      	mov	r0, r3
 8004628:	3714      	adds	r7, #20
 800462a:	46bd      	mov	sp, r7
 800462c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004630:	4770      	bx	lr
 8004632:	bf00      	nop

08004634 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004634:	b480      	push	{r7}
 8004636:	b085      	sub	sp, #20
 8004638:	af00      	add	r7, sp, #0
 800463a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	4a38      	ldr	r2, [pc, #224]	@ (8004728 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8004648:	4293      	cmp	r3, r2
 800464a:	d022      	beq.n	8004692 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	4a36      	ldr	r2, [pc, #216]	@ (800472c <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 8004652:	4293      	cmp	r3, r2
 8004654:	d01d      	beq.n	8004692 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	4a35      	ldr	r2, [pc, #212]	@ (8004730 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 800465c:	4293      	cmp	r3, r2
 800465e:	d018      	beq.n	8004692 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	4a33      	ldr	r2, [pc, #204]	@ (8004734 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8004666:	4293      	cmp	r3, r2
 8004668:	d013      	beq.n	8004692 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	4a32      	ldr	r2, [pc, #200]	@ (8004738 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8004670:	4293      	cmp	r3, r2
 8004672:	d00e      	beq.n	8004692 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	4a30      	ldr	r2, [pc, #192]	@ (800473c <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 800467a:	4293      	cmp	r3, r2
 800467c:	d009      	beq.n	8004692 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	4a2f      	ldr	r2, [pc, #188]	@ (8004740 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8004684:	4293      	cmp	r3, r2
 8004686:	d004      	beq.n	8004692 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	4a2d      	ldr	r2, [pc, #180]	@ (8004744 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 800468e:	4293      	cmp	r3, r2
 8004690:	d101      	bne.n	8004696 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8004692:	2301      	movs	r3, #1
 8004694:	e000      	b.n	8004698 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8004696:	2300      	movs	r3, #0
 8004698:	2b00      	cmp	r3, #0
 800469a:	d01a      	beq.n	80046d2 <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	b2db      	uxtb	r3, r3
 80046a2:	3b08      	subs	r3, #8
 80046a4:	4a28      	ldr	r2, [pc, #160]	@ (8004748 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 80046a6:	fba2 2303 	umull	r2, r3, r2, r3
 80046aa:	091b      	lsrs	r3, r3, #4
 80046ac:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 80046ae:	68fa      	ldr	r2, [r7, #12]
 80046b0:	4b26      	ldr	r3, [pc, #152]	@ (800474c <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 80046b2:	4413      	add	r3, r2
 80046b4:	009b      	lsls	r3, r3, #2
 80046b6:	461a      	mov	r2, r3
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	4a24      	ldr	r2, [pc, #144]	@ (8004750 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 80046c0:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	f003 031f 	and.w	r3, r3, #31
 80046c8:	2201      	movs	r2, #1
 80046ca:	409a      	lsls	r2, r3
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 80046d0:	e024      	b.n	800471c <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	b2db      	uxtb	r3, r3
 80046d8:	3b10      	subs	r3, #16
 80046da:	4a1e      	ldr	r2, [pc, #120]	@ (8004754 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 80046dc:	fba2 2303 	umull	r2, r3, r2, r3
 80046e0:	091b      	lsrs	r3, r3, #4
 80046e2:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 80046e4:	68bb      	ldr	r3, [r7, #8]
 80046e6:	4a1c      	ldr	r2, [pc, #112]	@ (8004758 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 80046e8:	4293      	cmp	r3, r2
 80046ea:	d806      	bhi.n	80046fa <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 80046ec:	68bb      	ldr	r3, [r7, #8]
 80046ee:	4a1b      	ldr	r2, [pc, #108]	@ (800475c <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 80046f0:	4293      	cmp	r3, r2
 80046f2:	d902      	bls.n	80046fa <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	3308      	adds	r3, #8
 80046f8:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 80046fa:	68fa      	ldr	r2, [r7, #12]
 80046fc:	4b18      	ldr	r3, [pc, #96]	@ (8004760 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 80046fe:	4413      	add	r3, r2
 8004700:	009b      	lsls	r3, r3, #2
 8004702:	461a      	mov	r2, r3
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	4a16      	ldr	r2, [pc, #88]	@ (8004764 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 800470c:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	f003 031f 	and.w	r3, r3, #31
 8004714:	2201      	movs	r2, #1
 8004716:	409a      	lsls	r2, r3
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800471c:	bf00      	nop
 800471e:	3714      	adds	r7, #20
 8004720:	46bd      	mov	sp, r7
 8004722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004726:	4770      	bx	lr
 8004728:	58025408 	.word	0x58025408
 800472c:	5802541c 	.word	0x5802541c
 8004730:	58025430 	.word	0x58025430
 8004734:	58025444 	.word	0x58025444
 8004738:	58025458 	.word	0x58025458
 800473c:	5802546c 	.word	0x5802546c
 8004740:	58025480 	.word	0x58025480
 8004744:	58025494 	.word	0x58025494
 8004748:	cccccccd 	.word	0xcccccccd
 800474c:	16009600 	.word	0x16009600
 8004750:	58025880 	.word	0x58025880
 8004754:	aaaaaaab 	.word	0xaaaaaaab
 8004758:	400204b8 	.word	0x400204b8
 800475c:	4002040f 	.word	0x4002040f
 8004760:	10008200 	.word	0x10008200
 8004764:	40020880 	.word	0x40020880

08004768 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004768:	b480      	push	{r7}
 800476a:	b085      	sub	sp, #20
 800476c:	af00      	add	r7, sp, #0
 800476e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	685b      	ldr	r3, [r3, #4]
 8004774:	b2db      	uxtb	r3, r3
 8004776:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	2b00      	cmp	r3, #0
 800477c:	d04a      	beq.n	8004814 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	2b08      	cmp	r3, #8
 8004782:	d847      	bhi.n	8004814 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	4a25      	ldr	r2, [pc, #148]	@ (8004820 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 800478a:	4293      	cmp	r3, r2
 800478c:	d022      	beq.n	80047d4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	4a24      	ldr	r2, [pc, #144]	@ (8004824 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8004794:	4293      	cmp	r3, r2
 8004796:	d01d      	beq.n	80047d4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	4a22      	ldr	r2, [pc, #136]	@ (8004828 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 800479e:	4293      	cmp	r3, r2
 80047a0:	d018      	beq.n	80047d4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	4a21      	ldr	r2, [pc, #132]	@ (800482c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 80047a8:	4293      	cmp	r3, r2
 80047aa:	d013      	beq.n	80047d4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	4a1f      	ldr	r2, [pc, #124]	@ (8004830 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 80047b2:	4293      	cmp	r3, r2
 80047b4:	d00e      	beq.n	80047d4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	4a1e      	ldr	r2, [pc, #120]	@ (8004834 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 80047bc:	4293      	cmp	r3, r2
 80047be:	d009      	beq.n	80047d4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	4a1c      	ldr	r2, [pc, #112]	@ (8004838 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 80047c6:	4293      	cmp	r3, r2
 80047c8:	d004      	beq.n	80047d4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	4a1b      	ldr	r2, [pc, #108]	@ (800483c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 80047d0:	4293      	cmp	r3, r2
 80047d2:	d101      	bne.n	80047d8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 80047d4:	2301      	movs	r3, #1
 80047d6:	e000      	b.n	80047da <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 80047d8:	2300      	movs	r3, #0
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d00a      	beq.n	80047f4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 80047de:	68fa      	ldr	r2, [r7, #12]
 80047e0:	4b17      	ldr	r3, [pc, #92]	@ (8004840 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 80047e2:	4413      	add	r3, r2
 80047e4:	009b      	lsls	r3, r3, #2
 80047e6:	461a      	mov	r2, r3
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	4a15      	ldr	r2, [pc, #84]	@ (8004844 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 80047f0:	671a      	str	r2, [r3, #112]	@ 0x70
 80047f2:	e009      	b.n	8004808 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80047f4:	68fa      	ldr	r2, [r7, #12]
 80047f6:	4b14      	ldr	r3, [pc, #80]	@ (8004848 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 80047f8:	4413      	add	r3, r2
 80047fa:	009b      	lsls	r3, r3, #2
 80047fc:	461a      	mov	r2, r3
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	4a11      	ldr	r2, [pc, #68]	@ (800484c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8004806:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	3b01      	subs	r3, #1
 800480c:	2201      	movs	r2, #1
 800480e:	409a      	lsls	r2, r3
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 8004814:	bf00      	nop
 8004816:	3714      	adds	r7, #20
 8004818:	46bd      	mov	sp, r7
 800481a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800481e:	4770      	bx	lr
 8004820:	58025408 	.word	0x58025408
 8004824:	5802541c 	.word	0x5802541c
 8004828:	58025430 	.word	0x58025430
 800482c:	58025444 	.word	0x58025444
 8004830:	58025458 	.word	0x58025458
 8004834:	5802546c 	.word	0x5802546c
 8004838:	58025480 	.word	0x58025480
 800483c:	58025494 	.word	0x58025494
 8004840:	1600963f 	.word	0x1600963f
 8004844:	58025940 	.word	0x58025940
 8004848:	1000823f 	.word	0x1000823f
 800484c:	40020940 	.word	0x40020940

08004850 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8004850:	b580      	push	{r7, lr}
 8004852:	b088      	sub	sp, #32
 8004854:	af00      	add	r7, sp, #0
 8004856:	6078      	str	r0, [r7, #4]
 8004858:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800485a:	2300      	movs	r3, #0
 800485c:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800485e:	4b43      	ldr	r3, [pc, #268]	@ (800496c <HAL_GPIO_Init+0x11c>)
 8004860:	617b      	str	r3, [r7, #20]
#endif

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	4a42      	ldr	r2, [pc, #264]	@ (8004970 <HAL_GPIO_Init+0x120>)
 8004866:	4293      	cmp	r3, r2
 8004868:	d02b      	beq.n	80048c2 <HAL_GPIO_Init+0x72>
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	4a41      	ldr	r2, [pc, #260]	@ (8004974 <HAL_GPIO_Init+0x124>)
 800486e:	4293      	cmp	r3, r2
 8004870:	d027      	beq.n	80048c2 <HAL_GPIO_Init+0x72>
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	4a40      	ldr	r2, [pc, #256]	@ (8004978 <HAL_GPIO_Init+0x128>)
 8004876:	4293      	cmp	r3, r2
 8004878:	d023      	beq.n	80048c2 <HAL_GPIO_Init+0x72>
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	4a3f      	ldr	r2, [pc, #252]	@ (800497c <HAL_GPIO_Init+0x12c>)
 800487e:	4293      	cmp	r3, r2
 8004880:	d01f      	beq.n	80048c2 <HAL_GPIO_Init+0x72>
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	4a3e      	ldr	r2, [pc, #248]	@ (8004980 <HAL_GPIO_Init+0x130>)
 8004886:	4293      	cmp	r3, r2
 8004888:	d01b      	beq.n	80048c2 <HAL_GPIO_Init+0x72>
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	4a3d      	ldr	r2, [pc, #244]	@ (8004984 <HAL_GPIO_Init+0x134>)
 800488e:	4293      	cmp	r3, r2
 8004890:	d017      	beq.n	80048c2 <HAL_GPIO_Init+0x72>
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	4a3c      	ldr	r2, [pc, #240]	@ (8004988 <HAL_GPIO_Init+0x138>)
 8004896:	4293      	cmp	r3, r2
 8004898:	d013      	beq.n	80048c2 <HAL_GPIO_Init+0x72>
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	4a3b      	ldr	r2, [pc, #236]	@ (800498c <HAL_GPIO_Init+0x13c>)
 800489e:	4293      	cmp	r3, r2
 80048a0:	d00f      	beq.n	80048c2 <HAL_GPIO_Init+0x72>
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	4a3a      	ldr	r2, [pc, #232]	@ (8004990 <HAL_GPIO_Init+0x140>)
 80048a6:	4293      	cmp	r3, r2
 80048a8:	d00b      	beq.n	80048c2 <HAL_GPIO_Init+0x72>
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	4a39      	ldr	r2, [pc, #228]	@ (8004994 <HAL_GPIO_Init+0x144>)
 80048ae:	4293      	cmp	r3, r2
 80048b0:	d007      	beq.n	80048c2 <HAL_GPIO_Init+0x72>
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	4a38      	ldr	r2, [pc, #224]	@ (8004998 <HAL_GPIO_Init+0x148>)
 80048b6:	4293      	cmp	r3, r2
 80048b8:	d003      	beq.n	80048c2 <HAL_GPIO_Init+0x72>
 80048ba:	21b3      	movs	r1, #179	@ 0xb3
 80048bc:	4837      	ldr	r0, [pc, #220]	@ (800499c <HAL_GPIO_Init+0x14c>)
 80048be:	f7fc fbbb 	bl	8001038 <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 80048c2:	683b      	ldr	r3, [r7, #0]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	b29b      	uxth	r3, r3
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d004      	beq.n	80048d6 <HAL_GPIO_Init+0x86>
 80048cc:	683b      	ldr	r3, [r7, #0]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80048d4:	d303      	bcc.n	80048de <HAL_GPIO_Init+0x8e>
 80048d6:	21b4      	movs	r1, #180	@ 0xb4
 80048d8:	4830      	ldr	r0, [pc, #192]	@ (800499c <HAL_GPIO_Init+0x14c>)
 80048da:	f7fc fbad 	bl	8001038 <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 80048de:	683b      	ldr	r3, [r7, #0]
 80048e0:	685b      	ldr	r3, [r3, #4]
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	f000 824f 	beq.w	8004d86 <HAL_GPIO_Init+0x536>
 80048e8:	683b      	ldr	r3, [r7, #0]
 80048ea:	685b      	ldr	r3, [r3, #4]
 80048ec:	2b01      	cmp	r3, #1
 80048ee:	f000 824a 	beq.w	8004d86 <HAL_GPIO_Init+0x536>
 80048f2:	683b      	ldr	r3, [r7, #0]
 80048f4:	685b      	ldr	r3, [r3, #4]
 80048f6:	2b11      	cmp	r3, #17
 80048f8:	f000 8245 	beq.w	8004d86 <HAL_GPIO_Init+0x536>
 80048fc:	683b      	ldr	r3, [r7, #0]
 80048fe:	685b      	ldr	r3, [r3, #4]
 8004900:	2b02      	cmp	r3, #2
 8004902:	f000 8240 	beq.w	8004d86 <HAL_GPIO_Init+0x536>
 8004906:	683b      	ldr	r3, [r7, #0]
 8004908:	685b      	ldr	r3, [r3, #4]
 800490a:	2b12      	cmp	r3, #18
 800490c:	f000 823b 	beq.w	8004d86 <HAL_GPIO_Init+0x536>
 8004910:	683b      	ldr	r3, [r7, #0]
 8004912:	685b      	ldr	r3, [r3, #4]
 8004914:	f5b3 1f88 	cmp.w	r3, #1114112	@ 0x110000
 8004918:	f000 8235 	beq.w	8004d86 <HAL_GPIO_Init+0x536>
 800491c:	683b      	ldr	r3, [r7, #0]
 800491e:	685b      	ldr	r3, [r3, #4]
 8004920:	f5b3 1f04 	cmp.w	r3, #2162688	@ 0x210000
 8004924:	f000 822f 	beq.w	8004d86 <HAL_GPIO_Init+0x536>
 8004928:	683b      	ldr	r3, [r7, #0]
 800492a:	685b      	ldr	r3, [r3, #4]
 800492c:	f5b3 1f44 	cmp.w	r3, #3211264	@ 0x310000
 8004930:	f000 8229 	beq.w	8004d86 <HAL_GPIO_Init+0x536>
 8004934:	683b      	ldr	r3, [r7, #0]
 8004936:	685b      	ldr	r3, [r3, #4]
 8004938:	f5b3 1f90 	cmp.w	r3, #1179648	@ 0x120000
 800493c:	f000 8223 	beq.w	8004d86 <HAL_GPIO_Init+0x536>
 8004940:	683b      	ldr	r3, [r7, #0]
 8004942:	685b      	ldr	r3, [r3, #4]
 8004944:	f5b3 1f08 	cmp.w	r3, #2228224	@ 0x220000
 8004948:	f000 821d 	beq.w	8004d86 <HAL_GPIO_Init+0x536>
 800494c:	683b      	ldr	r3, [r7, #0]
 800494e:	685b      	ldr	r3, [r3, #4]
 8004950:	f5b3 1f48 	cmp.w	r3, #3276800	@ 0x320000
 8004954:	f000 8217 	beq.w	8004d86 <HAL_GPIO_Init+0x536>
 8004958:	683b      	ldr	r3, [r7, #0]
 800495a:	685b      	ldr	r3, [r3, #4]
 800495c:	2b03      	cmp	r3, #3
 800495e:	f000 8212 	beq.w	8004d86 <HAL_GPIO_Init+0x536>
 8004962:	21b5      	movs	r1, #181	@ 0xb5
 8004964:	480d      	ldr	r0, [pc, #52]	@ (800499c <HAL_GPIO_Init+0x14c>)
 8004966:	f7fc fb67 	bl	8001038 <assert_failed>

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800496a:	e20c      	b.n	8004d86 <HAL_GPIO_Init+0x536>
 800496c:	58000080 	.word	0x58000080
 8004970:	58020000 	.word	0x58020000
 8004974:	58020400 	.word	0x58020400
 8004978:	58020800 	.word	0x58020800
 800497c:	58020c00 	.word	0x58020c00
 8004980:	58021000 	.word	0x58021000
 8004984:	58021400 	.word	0x58021400
 8004988:	58021800 	.word	0x58021800
 800498c:	58021c00 	.word	0x58021c00
 8004990:	58022000 	.word	0x58022000
 8004994:	58022400 	.word	0x58022400
 8004998:	58022800 	.word	0x58022800
 800499c:	0800de08 	.word	0x0800de08
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80049a0:	683b      	ldr	r3, [r7, #0]
 80049a2:	681a      	ldr	r2, [r3, #0]
 80049a4:	2101      	movs	r1, #1
 80049a6:	69fb      	ldr	r3, [r7, #28]
 80049a8:	fa01 f303 	lsl.w	r3, r1, r3
 80049ac:	4013      	ands	r3, r2
 80049ae:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 80049b0:	693b      	ldr	r3, [r7, #16]
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	f000 81e4 	beq.w	8004d80 <HAL_GPIO_Init+0x530>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80049b8:	683b      	ldr	r3, [r7, #0]
 80049ba:	685b      	ldr	r3, [r3, #4]
 80049bc:	f003 0303 	and.w	r3, r3, #3
 80049c0:	2b01      	cmp	r3, #1
 80049c2:	d005      	beq.n	80049d0 <HAL_GPIO_Init+0x180>
 80049c4:	683b      	ldr	r3, [r7, #0]
 80049c6:	685b      	ldr	r3, [r3, #4]
 80049c8:	f003 0303 	and.w	r3, r3, #3
 80049cc:	2b02      	cmp	r3, #2
 80049ce:	d144      	bne.n	8004a5a <HAL_GPIO_Init+0x20a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 80049d0:	683b      	ldr	r3, [r7, #0]
 80049d2:	68db      	ldr	r3, [r3, #12]
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d00f      	beq.n	80049f8 <HAL_GPIO_Init+0x1a8>
 80049d8:	683b      	ldr	r3, [r7, #0]
 80049da:	68db      	ldr	r3, [r3, #12]
 80049dc:	2b01      	cmp	r3, #1
 80049de:	d00b      	beq.n	80049f8 <HAL_GPIO_Init+0x1a8>
 80049e0:	683b      	ldr	r3, [r7, #0]
 80049e2:	68db      	ldr	r3, [r3, #12]
 80049e4:	2b02      	cmp	r3, #2
 80049e6:	d007      	beq.n	80049f8 <HAL_GPIO_Init+0x1a8>
 80049e8:	683b      	ldr	r3, [r7, #0]
 80049ea:	68db      	ldr	r3, [r3, #12]
 80049ec:	2b03      	cmp	r3, #3
 80049ee:	d003      	beq.n	80049f8 <HAL_GPIO_Init+0x1a8>
 80049f0:	21c4      	movs	r1, #196	@ 0xc4
 80049f2:	489a      	ldr	r0, [pc, #616]	@ (8004c5c <HAL_GPIO_Init+0x40c>)
 80049f4:	f7fc fb20 	bl	8001038 <assert_failed>

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	689b      	ldr	r3, [r3, #8]
 80049fc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80049fe:	69fb      	ldr	r3, [r7, #28]
 8004a00:	005b      	lsls	r3, r3, #1
 8004a02:	2203      	movs	r2, #3
 8004a04:	fa02 f303 	lsl.w	r3, r2, r3
 8004a08:	43db      	mvns	r3, r3
 8004a0a:	69ba      	ldr	r2, [r7, #24]
 8004a0c:	4013      	ands	r3, r2
 8004a0e:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004a10:	683b      	ldr	r3, [r7, #0]
 8004a12:	68da      	ldr	r2, [r3, #12]
 8004a14:	69fb      	ldr	r3, [r7, #28]
 8004a16:	005b      	lsls	r3, r3, #1
 8004a18:	fa02 f303 	lsl.w	r3, r2, r3
 8004a1c:	69ba      	ldr	r2, [r7, #24]
 8004a1e:	4313      	orrs	r3, r2
 8004a20:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	69ba      	ldr	r2, [r7, #24]
 8004a26:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	685b      	ldr	r3, [r3, #4]
 8004a2c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004a2e:	2201      	movs	r2, #1
 8004a30:	69fb      	ldr	r3, [r7, #28]
 8004a32:	fa02 f303 	lsl.w	r3, r2, r3
 8004a36:	43db      	mvns	r3, r3
 8004a38:	69ba      	ldr	r2, [r7, #24]
 8004a3a:	4013      	ands	r3, r2
 8004a3c:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004a3e:	683b      	ldr	r3, [r7, #0]
 8004a40:	685b      	ldr	r3, [r3, #4]
 8004a42:	091b      	lsrs	r3, r3, #4
 8004a44:	f003 0201 	and.w	r2, r3, #1
 8004a48:	69fb      	ldr	r3, [r7, #28]
 8004a4a:	fa02 f303 	lsl.w	r3, r2, r3
 8004a4e:	69ba      	ldr	r2, [r7, #24]
 8004a50:	4313      	orrs	r3, r2
 8004a52:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	69ba      	ldr	r2, [r7, #24]
 8004a58:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004a5a:	683b      	ldr	r3, [r7, #0]
 8004a5c:	685b      	ldr	r3, [r3, #4]
 8004a5e:	f003 0303 	and.w	r3, r3, #3
 8004a62:	2b03      	cmp	r3, #3
 8004a64:	d027      	beq.n	8004ab6 <HAL_GPIO_Init+0x266>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 8004a66:	683b      	ldr	r3, [r7, #0]
 8004a68:	689b      	ldr	r3, [r3, #8]
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d00b      	beq.n	8004a86 <HAL_GPIO_Init+0x236>
 8004a6e:	683b      	ldr	r3, [r7, #0]
 8004a70:	689b      	ldr	r3, [r3, #8]
 8004a72:	2b01      	cmp	r3, #1
 8004a74:	d007      	beq.n	8004a86 <HAL_GPIO_Init+0x236>
 8004a76:	683b      	ldr	r3, [r7, #0]
 8004a78:	689b      	ldr	r3, [r3, #8]
 8004a7a:	2b02      	cmp	r3, #2
 8004a7c:	d003      	beq.n	8004a86 <HAL_GPIO_Init+0x236>
 8004a7e:	21d6      	movs	r1, #214	@ 0xd6
 8004a80:	4876      	ldr	r0, [pc, #472]	@ (8004c5c <HAL_GPIO_Init+0x40c>)
 8004a82:	f7fc fad9 	bl	8001038 <assert_failed>

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	68db      	ldr	r3, [r3, #12]
 8004a8a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004a8c:	69fb      	ldr	r3, [r7, #28]
 8004a8e:	005b      	lsls	r3, r3, #1
 8004a90:	2203      	movs	r2, #3
 8004a92:	fa02 f303 	lsl.w	r3, r2, r3
 8004a96:	43db      	mvns	r3, r3
 8004a98:	69ba      	ldr	r2, [r7, #24]
 8004a9a:	4013      	ands	r3, r2
 8004a9c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004a9e:	683b      	ldr	r3, [r7, #0]
 8004aa0:	689a      	ldr	r2, [r3, #8]
 8004aa2:	69fb      	ldr	r3, [r7, #28]
 8004aa4:	005b      	lsls	r3, r3, #1
 8004aa6:	fa02 f303 	lsl.w	r3, r2, r3
 8004aaa:	69ba      	ldr	r2, [r7, #24]
 8004aac:	4313      	orrs	r3, r2
 8004aae:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	69ba      	ldr	r2, [r7, #24]
 8004ab4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004ab6:	683b      	ldr	r3, [r7, #0]
 8004ab8:	685b      	ldr	r3, [r3, #4]
 8004aba:	f003 0303 	and.w	r3, r3, #3
 8004abe:	2b02      	cmp	r3, #2
 8004ac0:	d15b      	bne.n	8004b7a <HAL_GPIO_Init+0x32a>
      {
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	4a66      	ldr	r2, [pc, #408]	@ (8004c60 <HAL_GPIO_Init+0x410>)
 8004ac6:	4293      	cmp	r3, r2
 8004ac8:	d02b      	beq.n	8004b22 <HAL_GPIO_Init+0x2d2>
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	4a65      	ldr	r2, [pc, #404]	@ (8004c64 <HAL_GPIO_Init+0x414>)
 8004ace:	4293      	cmp	r3, r2
 8004ad0:	d027      	beq.n	8004b22 <HAL_GPIO_Init+0x2d2>
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	4a64      	ldr	r2, [pc, #400]	@ (8004c68 <HAL_GPIO_Init+0x418>)
 8004ad6:	4293      	cmp	r3, r2
 8004ad8:	d023      	beq.n	8004b22 <HAL_GPIO_Init+0x2d2>
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	4a63      	ldr	r2, [pc, #396]	@ (8004c6c <HAL_GPIO_Init+0x41c>)
 8004ade:	4293      	cmp	r3, r2
 8004ae0:	d01f      	beq.n	8004b22 <HAL_GPIO_Init+0x2d2>
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	4a62      	ldr	r2, [pc, #392]	@ (8004c70 <HAL_GPIO_Init+0x420>)
 8004ae6:	4293      	cmp	r3, r2
 8004ae8:	d01b      	beq.n	8004b22 <HAL_GPIO_Init+0x2d2>
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	4a61      	ldr	r2, [pc, #388]	@ (8004c74 <HAL_GPIO_Init+0x424>)
 8004aee:	4293      	cmp	r3, r2
 8004af0:	d017      	beq.n	8004b22 <HAL_GPIO_Init+0x2d2>
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	4a60      	ldr	r2, [pc, #384]	@ (8004c78 <HAL_GPIO_Init+0x428>)
 8004af6:	4293      	cmp	r3, r2
 8004af8:	d013      	beq.n	8004b22 <HAL_GPIO_Init+0x2d2>
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	4a5f      	ldr	r2, [pc, #380]	@ (8004c7c <HAL_GPIO_Init+0x42c>)
 8004afe:	4293      	cmp	r3, r2
 8004b00:	d00f      	beq.n	8004b22 <HAL_GPIO_Init+0x2d2>
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	4a5e      	ldr	r2, [pc, #376]	@ (8004c80 <HAL_GPIO_Init+0x430>)
 8004b06:	4293      	cmp	r3, r2
 8004b08:	d00b      	beq.n	8004b22 <HAL_GPIO_Init+0x2d2>
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	4a5d      	ldr	r2, [pc, #372]	@ (8004c84 <HAL_GPIO_Init+0x434>)
 8004b0e:	4293      	cmp	r3, r2
 8004b10:	d007      	beq.n	8004b22 <HAL_GPIO_Init+0x2d2>
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	4a5c      	ldr	r2, [pc, #368]	@ (8004c88 <HAL_GPIO_Init+0x438>)
 8004b16:	4293      	cmp	r3, r2
 8004b18:	d003      	beq.n	8004b22 <HAL_GPIO_Init+0x2d2>
 8004b1a:	21e3      	movs	r1, #227	@ 0xe3
 8004b1c:	484f      	ldr	r0, [pc, #316]	@ (8004c5c <HAL_GPIO_Init+0x40c>)
 8004b1e:	f7fc fa8b 	bl	8001038 <assert_failed>
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 8004b22:	683b      	ldr	r3, [r7, #0]
 8004b24:	691b      	ldr	r3, [r3, #16]
 8004b26:	2b0f      	cmp	r3, #15
 8004b28:	d903      	bls.n	8004b32 <HAL_GPIO_Init+0x2e2>
 8004b2a:	21e4      	movs	r1, #228	@ 0xe4
 8004b2c:	484b      	ldr	r0, [pc, #300]	@ (8004c5c <HAL_GPIO_Init+0x40c>)
 8004b2e:	f7fc fa83 	bl	8001038 <assert_failed>

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004b32:	69fb      	ldr	r3, [r7, #28]
 8004b34:	08da      	lsrs	r2, r3, #3
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	3208      	adds	r2, #8
 8004b3a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004b3e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004b40:	69fb      	ldr	r3, [r7, #28]
 8004b42:	f003 0307 	and.w	r3, r3, #7
 8004b46:	009b      	lsls	r3, r3, #2
 8004b48:	220f      	movs	r2, #15
 8004b4a:	fa02 f303 	lsl.w	r3, r2, r3
 8004b4e:	43db      	mvns	r3, r3
 8004b50:	69ba      	ldr	r2, [r7, #24]
 8004b52:	4013      	ands	r3, r2
 8004b54:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8004b56:	683b      	ldr	r3, [r7, #0]
 8004b58:	691a      	ldr	r2, [r3, #16]
 8004b5a:	69fb      	ldr	r3, [r7, #28]
 8004b5c:	f003 0307 	and.w	r3, r3, #7
 8004b60:	009b      	lsls	r3, r3, #2
 8004b62:	fa02 f303 	lsl.w	r3, r2, r3
 8004b66:	69ba      	ldr	r2, [r7, #24]
 8004b68:	4313      	orrs	r3, r2
 8004b6a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004b6c:	69fb      	ldr	r3, [r7, #28]
 8004b6e:	08da      	lsrs	r2, r3, #3
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	3208      	adds	r2, #8
 8004b74:	69b9      	ldr	r1, [r7, #24]
 8004b76:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004b80:	69fb      	ldr	r3, [r7, #28]
 8004b82:	005b      	lsls	r3, r3, #1
 8004b84:	2203      	movs	r2, #3
 8004b86:	fa02 f303 	lsl.w	r3, r2, r3
 8004b8a:	43db      	mvns	r3, r3
 8004b8c:	69ba      	ldr	r2, [r7, #24]
 8004b8e:	4013      	ands	r3, r2
 8004b90:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004b92:	683b      	ldr	r3, [r7, #0]
 8004b94:	685b      	ldr	r3, [r3, #4]
 8004b96:	f003 0203 	and.w	r2, r3, #3
 8004b9a:	69fb      	ldr	r3, [r7, #28]
 8004b9c:	005b      	lsls	r3, r3, #1
 8004b9e:	fa02 f303 	lsl.w	r3, r2, r3
 8004ba2:	69ba      	ldr	r2, [r7, #24]
 8004ba4:	4313      	orrs	r3, r2
 8004ba6:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	69ba      	ldr	r2, [r7, #24]
 8004bac:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004bae:	683b      	ldr	r3, [r7, #0]
 8004bb0:	685b      	ldr	r3, [r3, #4]
 8004bb2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	f000 80e2 	beq.w	8004d80 <HAL_GPIO_Init+0x530>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004bbc:	4b33      	ldr	r3, [pc, #204]	@ (8004c8c <HAL_GPIO_Init+0x43c>)
 8004bbe:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004bc2:	4a32      	ldr	r2, [pc, #200]	@ (8004c8c <HAL_GPIO_Init+0x43c>)
 8004bc4:	f043 0302 	orr.w	r3, r3, #2
 8004bc8:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8004bcc:	4b2f      	ldr	r3, [pc, #188]	@ (8004c8c <HAL_GPIO_Init+0x43c>)
 8004bce:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004bd2:	f003 0302 	and.w	r3, r3, #2
 8004bd6:	60fb      	str	r3, [r7, #12]
 8004bd8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004bda:	4a2d      	ldr	r2, [pc, #180]	@ (8004c90 <HAL_GPIO_Init+0x440>)
 8004bdc:	69fb      	ldr	r3, [r7, #28]
 8004bde:	089b      	lsrs	r3, r3, #2
 8004be0:	3302      	adds	r3, #2
 8004be2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004be6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8004be8:	69fb      	ldr	r3, [r7, #28]
 8004bea:	f003 0303 	and.w	r3, r3, #3
 8004bee:	009b      	lsls	r3, r3, #2
 8004bf0:	220f      	movs	r2, #15
 8004bf2:	fa02 f303 	lsl.w	r3, r2, r3
 8004bf6:	43db      	mvns	r3, r3
 8004bf8:	69ba      	ldr	r2, [r7, #24]
 8004bfa:	4013      	ands	r3, r2
 8004bfc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	4a17      	ldr	r2, [pc, #92]	@ (8004c60 <HAL_GPIO_Init+0x410>)
 8004c02:	4293      	cmp	r3, r2
 8004c04:	d054      	beq.n	8004cb0 <HAL_GPIO_Init+0x460>
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	4a16      	ldr	r2, [pc, #88]	@ (8004c64 <HAL_GPIO_Init+0x414>)
 8004c0a:	4293      	cmp	r3, r2
 8004c0c:	d04e      	beq.n	8004cac <HAL_GPIO_Init+0x45c>
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	4a15      	ldr	r2, [pc, #84]	@ (8004c68 <HAL_GPIO_Init+0x418>)
 8004c12:	4293      	cmp	r3, r2
 8004c14:	d048      	beq.n	8004ca8 <HAL_GPIO_Init+0x458>
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	4a14      	ldr	r2, [pc, #80]	@ (8004c6c <HAL_GPIO_Init+0x41c>)
 8004c1a:	4293      	cmp	r3, r2
 8004c1c:	d042      	beq.n	8004ca4 <HAL_GPIO_Init+0x454>
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	4a13      	ldr	r2, [pc, #76]	@ (8004c70 <HAL_GPIO_Init+0x420>)
 8004c22:	4293      	cmp	r3, r2
 8004c24:	d03c      	beq.n	8004ca0 <HAL_GPIO_Init+0x450>
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	4a12      	ldr	r2, [pc, #72]	@ (8004c74 <HAL_GPIO_Init+0x424>)
 8004c2a:	4293      	cmp	r3, r2
 8004c2c:	d036      	beq.n	8004c9c <HAL_GPIO_Init+0x44c>
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	4a11      	ldr	r2, [pc, #68]	@ (8004c78 <HAL_GPIO_Init+0x428>)
 8004c32:	4293      	cmp	r3, r2
 8004c34:	d030      	beq.n	8004c98 <HAL_GPIO_Init+0x448>
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	4a10      	ldr	r2, [pc, #64]	@ (8004c7c <HAL_GPIO_Init+0x42c>)
 8004c3a:	4293      	cmp	r3, r2
 8004c3c:	d02a      	beq.n	8004c94 <HAL_GPIO_Init+0x444>
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	4a0f      	ldr	r2, [pc, #60]	@ (8004c80 <HAL_GPIO_Init+0x430>)
 8004c42:	4293      	cmp	r3, r2
 8004c44:	d007      	beq.n	8004c56 <HAL_GPIO_Init+0x406>
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	4a0e      	ldr	r2, [pc, #56]	@ (8004c84 <HAL_GPIO_Init+0x434>)
 8004c4a:	4293      	cmp	r3, r2
 8004c4c:	d101      	bne.n	8004c52 <HAL_GPIO_Init+0x402>
 8004c4e:	2309      	movs	r3, #9
 8004c50:	e02f      	b.n	8004cb2 <HAL_GPIO_Init+0x462>
 8004c52:	230a      	movs	r3, #10
 8004c54:	e02d      	b.n	8004cb2 <HAL_GPIO_Init+0x462>
 8004c56:	2308      	movs	r3, #8
 8004c58:	e02b      	b.n	8004cb2 <HAL_GPIO_Init+0x462>
 8004c5a:	bf00      	nop
 8004c5c:	0800de08 	.word	0x0800de08
 8004c60:	58020000 	.word	0x58020000
 8004c64:	58020400 	.word	0x58020400
 8004c68:	58020800 	.word	0x58020800
 8004c6c:	58020c00 	.word	0x58020c00
 8004c70:	58021000 	.word	0x58021000
 8004c74:	58021400 	.word	0x58021400
 8004c78:	58021800 	.word	0x58021800
 8004c7c:	58021c00 	.word	0x58021c00
 8004c80:	58022000 	.word	0x58022000
 8004c84:	58022400 	.word	0x58022400
 8004c88:	58022800 	.word	0x58022800
 8004c8c:	58024400 	.word	0x58024400
 8004c90:	58000400 	.word	0x58000400
 8004c94:	2307      	movs	r3, #7
 8004c96:	e00c      	b.n	8004cb2 <HAL_GPIO_Init+0x462>
 8004c98:	2306      	movs	r3, #6
 8004c9a:	e00a      	b.n	8004cb2 <HAL_GPIO_Init+0x462>
 8004c9c:	2305      	movs	r3, #5
 8004c9e:	e008      	b.n	8004cb2 <HAL_GPIO_Init+0x462>
 8004ca0:	2304      	movs	r3, #4
 8004ca2:	e006      	b.n	8004cb2 <HAL_GPIO_Init+0x462>
 8004ca4:	2303      	movs	r3, #3
 8004ca6:	e004      	b.n	8004cb2 <HAL_GPIO_Init+0x462>
 8004ca8:	2302      	movs	r3, #2
 8004caa:	e002      	b.n	8004cb2 <HAL_GPIO_Init+0x462>
 8004cac:	2301      	movs	r3, #1
 8004cae:	e000      	b.n	8004cb2 <HAL_GPIO_Init+0x462>
 8004cb0:	2300      	movs	r3, #0
 8004cb2:	69fa      	ldr	r2, [r7, #28]
 8004cb4:	f002 0203 	and.w	r2, r2, #3
 8004cb8:	0092      	lsls	r2, r2, #2
 8004cba:	4093      	lsls	r3, r2
 8004cbc:	69ba      	ldr	r2, [r7, #24]
 8004cbe:	4313      	orrs	r3, r2
 8004cc0:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004cc2:	4937      	ldr	r1, [pc, #220]	@ (8004da0 <HAL_GPIO_Init+0x550>)
 8004cc4:	69fb      	ldr	r3, [r7, #28]
 8004cc6:	089b      	lsrs	r3, r3, #2
 8004cc8:	3302      	adds	r3, #2
 8004cca:	69ba      	ldr	r2, [r7, #24]
 8004ccc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004cd0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004cd8:	693b      	ldr	r3, [r7, #16]
 8004cda:	43db      	mvns	r3, r3
 8004cdc:	69ba      	ldr	r2, [r7, #24]
 8004cde:	4013      	ands	r3, r2
 8004ce0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004ce2:	683b      	ldr	r3, [r7, #0]
 8004ce4:	685b      	ldr	r3, [r3, #4]
 8004ce6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d003      	beq.n	8004cf6 <HAL_GPIO_Init+0x4a6>
        {
          temp |= iocurrent;
 8004cee:	69ba      	ldr	r2, [r7, #24]
 8004cf0:	693b      	ldr	r3, [r7, #16]
 8004cf2:	4313      	orrs	r3, r2
 8004cf4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8004cf6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004cfa:	69bb      	ldr	r3, [r7, #24]
 8004cfc:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8004cfe:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004d02:	685b      	ldr	r3, [r3, #4]
 8004d04:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004d06:	693b      	ldr	r3, [r7, #16]
 8004d08:	43db      	mvns	r3, r3
 8004d0a:	69ba      	ldr	r2, [r7, #24]
 8004d0c:	4013      	ands	r3, r2
 8004d0e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004d10:	683b      	ldr	r3, [r7, #0]
 8004d12:	685b      	ldr	r3, [r3, #4]
 8004d14:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d003      	beq.n	8004d24 <HAL_GPIO_Init+0x4d4>
        {
          temp |= iocurrent;
 8004d1c:	69ba      	ldr	r2, [r7, #24]
 8004d1e:	693b      	ldr	r3, [r7, #16]
 8004d20:	4313      	orrs	r3, r2
 8004d22:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8004d24:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004d28:	69bb      	ldr	r3, [r7, #24]
 8004d2a:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8004d2c:	697b      	ldr	r3, [r7, #20]
 8004d2e:	685b      	ldr	r3, [r3, #4]
 8004d30:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004d32:	693b      	ldr	r3, [r7, #16]
 8004d34:	43db      	mvns	r3, r3
 8004d36:	69ba      	ldr	r2, [r7, #24]
 8004d38:	4013      	ands	r3, r2
 8004d3a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004d3c:	683b      	ldr	r3, [r7, #0]
 8004d3e:	685b      	ldr	r3, [r3, #4]
 8004d40:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	d003      	beq.n	8004d50 <HAL_GPIO_Init+0x500>
        {
          temp |= iocurrent;
 8004d48:	69ba      	ldr	r2, [r7, #24]
 8004d4a:	693b      	ldr	r3, [r7, #16]
 8004d4c:	4313      	orrs	r3, r2
 8004d4e:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8004d50:	697b      	ldr	r3, [r7, #20]
 8004d52:	69ba      	ldr	r2, [r7, #24]
 8004d54:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8004d56:	697b      	ldr	r3, [r7, #20]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004d5c:	693b      	ldr	r3, [r7, #16]
 8004d5e:	43db      	mvns	r3, r3
 8004d60:	69ba      	ldr	r2, [r7, #24]
 8004d62:	4013      	ands	r3, r2
 8004d64:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004d66:	683b      	ldr	r3, [r7, #0]
 8004d68:	685b      	ldr	r3, [r3, #4]
 8004d6a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d003      	beq.n	8004d7a <HAL_GPIO_Init+0x52a>
        {
          temp |= iocurrent;
 8004d72:	69ba      	ldr	r2, [r7, #24]
 8004d74:	693b      	ldr	r3, [r7, #16]
 8004d76:	4313      	orrs	r3, r2
 8004d78:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8004d7a:	697b      	ldr	r3, [r7, #20]
 8004d7c:	69ba      	ldr	r2, [r7, #24]
 8004d7e:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8004d80:	69fb      	ldr	r3, [r7, #28]
 8004d82:	3301      	adds	r3, #1
 8004d84:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8004d86:	683b      	ldr	r3, [r7, #0]
 8004d88:	681a      	ldr	r2, [r3, #0]
 8004d8a:	69fb      	ldr	r3, [r7, #28]
 8004d8c:	fa22 f303 	lsr.w	r3, r2, r3
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	f47f ae05 	bne.w	80049a0 <HAL_GPIO_Init+0x150>
  }
}
 8004d96:	bf00      	nop
 8004d98:	bf00      	nop
 8004d9a:	3720      	adds	r7, #32
 8004d9c:	46bd      	mov	sp, r7
 8004d9e:	bd80      	pop	{r7, pc}
 8004da0:	58000400 	.word	0x58000400

08004da4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004da4:	b580      	push	{r7, lr}
 8004da6:	b082      	sub	sp, #8
 8004da8:	af00      	add	r7, sp, #0
 8004daa:	6078      	str	r0, [r7, #4]
 8004dac:	460b      	mov	r3, r1
 8004dae:	807b      	strh	r3, [r7, #2]
 8004db0:	4613      	mov	r3, r2
 8004db2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8004db4:	887b      	ldrh	r3, [r7, #2]
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d104      	bne.n	8004dc4 <HAL_GPIO_WritePin+0x20>
 8004dba:	f44f 71d5 	mov.w	r1, #426	@ 0x1aa
 8004dbe:	480e      	ldr	r0, [pc, #56]	@ (8004df8 <HAL_GPIO_WritePin+0x54>)
 8004dc0:	f7fc f93a 	bl	8001038 <assert_failed>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 8004dc4:	787b      	ldrb	r3, [r7, #1]
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d007      	beq.n	8004dda <HAL_GPIO_WritePin+0x36>
 8004dca:	787b      	ldrb	r3, [r7, #1]
 8004dcc:	2b01      	cmp	r3, #1
 8004dce:	d004      	beq.n	8004dda <HAL_GPIO_WritePin+0x36>
 8004dd0:	f240 11ab 	movw	r1, #427	@ 0x1ab
 8004dd4:	4808      	ldr	r0, [pc, #32]	@ (8004df8 <HAL_GPIO_WritePin+0x54>)
 8004dd6:	f7fc f92f 	bl	8001038 <assert_failed>

  if (PinState != GPIO_PIN_RESET)
 8004dda:	787b      	ldrb	r3, [r7, #1]
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	d003      	beq.n	8004de8 <HAL_GPIO_WritePin+0x44>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004de0:	887a      	ldrh	r2, [r7, #2]
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8004de6:	e003      	b.n	8004df0 <HAL_GPIO_WritePin+0x4c>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8004de8:	887b      	ldrh	r3, [r7, #2]
 8004dea:	041a      	lsls	r2, r3, #16
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	619a      	str	r2, [r3, #24]
}
 8004df0:	bf00      	nop
 8004df2:	3708      	adds	r7, #8
 8004df4:	46bd      	mov	sp, r7
 8004df6:	bd80      	pop	{r7, pc}
 8004df8:	0800de08 	.word	0x0800de08

08004dfc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004dfc:	b580      	push	{r7, lr}
 8004dfe:	b082      	sub	sp, #8
 8004e00:	af00      	add	r7, sp, #0
 8004e02:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d101      	bne.n	8004e0e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004e0a:	2301      	movs	r3, #1
 8004e0c:	e113      	b.n	8005036 <HAL_I2C_Init+0x23a>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	4a8b      	ldr	r2, [pc, #556]	@ (8005040 <HAL_I2C_Init+0x244>)
 8004e14:	4293      	cmp	r3, r2
 8004e16:	d013      	beq.n	8004e40 <HAL_I2C_Init+0x44>
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	4a89      	ldr	r2, [pc, #548]	@ (8005044 <HAL_I2C_Init+0x248>)
 8004e1e:	4293      	cmp	r3, r2
 8004e20:	d00e      	beq.n	8004e40 <HAL_I2C_Init+0x44>
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	4a88      	ldr	r2, [pc, #544]	@ (8005048 <HAL_I2C_Init+0x24c>)
 8004e28:	4293      	cmp	r3, r2
 8004e2a:	d009      	beq.n	8004e40 <HAL_I2C_Init+0x44>
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	4a86      	ldr	r2, [pc, #536]	@ (800504c <HAL_I2C_Init+0x250>)
 8004e32:	4293      	cmp	r3, r2
 8004e34:	d004      	beq.n	8004e40 <HAL_I2C_Init+0x44>
 8004e36:	f44f 7108 	mov.w	r1, #544	@ 0x220
 8004e3a:	4885      	ldr	r0, [pc, #532]	@ (8005050 <HAL_I2C_Init+0x254>)
 8004e3c:	f7fc f8fc 	bl	8001038 <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS1(hi2c->Init.OwnAddress1));
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	689b      	ldr	r3, [r3, #8]
 8004e44:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004e48:	d304      	bcc.n	8004e54 <HAL_I2C_Init+0x58>
 8004e4a:	f240 2121 	movw	r1, #545	@ 0x221
 8004e4e:	4880      	ldr	r0, [pc, #512]	@ (8005050 <HAL_I2C_Init+0x254>)
 8004e50:	f7fc f8f2 	bl	8001038 <assert_failed>
  assert_param(IS_I2C_ADDRESSING_MODE(hi2c->Init.AddressingMode));
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	68db      	ldr	r3, [r3, #12]
 8004e58:	2b01      	cmp	r3, #1
 8004e5a:	d008      	beq.n	8004e6e <HAL_I2C_Init+0x72>
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	68db      	ldr	r3, [r3, #12]
 8004e60:	2b02      	cmp	r3, #2
 8004e62:	d004      	beq.n	8004e6e <HAL_I2C_Init+0x72>
 8004e64:	f240 2122 	movw	r1, #546	@ 0x222
 8004e68:	4879      	ldr	r0, [pc, #484]	@ (8005050 <HAL_I2C_Init+0x254>)
 8004e6a:	f7fc f8e5 	bl	8001038 <assert_failed>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	691b      	ldr	r3, [r3, #16]
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d009      	beq.n	8004e8a <HAL_I2C_Init+0x8e>
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	691b      	ldr	r3, [r3, #16]
 8004e7a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004e7e:	d004      	beq.n	8004e8a <HAL_I2C_Init+0x8e>
 8004e80:	f240 2123 	movw	r1, #547	@ 0x223
 8004e84:	4872      	ldr	r0, [pc, #456]	@ (8005050 <HAL_I2C_Init+0x254>)
 8004e86:	f7fc f8d7 	bl	8001038 <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	695b      	ldr	r3, [r3, #20]
 8004e8e:	2bff      	cmp	r3, #255	@ 0xff
 8004e90:	d904      	bls.n	8004e9c <HAL_I2C_Init+0xa0>
 8004e92:	f44f 7109 	mov.w	r1, #548	@ 0x224
 8004e96:	486e      	ldr	r0, [pc, #440]	@ (8005050 <HAL_I2C_Init+0x254>)
 8004e98:	f7fc f8ce 	bl	8001038 <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	699b      	ldr	r3, [r3, #24]
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d020      	beq.n	8004ee6 <HAL_I2C_Init+0xea>
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	699b      	ldr	r3, [r3, #24]
 8004ea8:	2b01      	cmp	r3, #1
 8004eaa:	d01c      	beq.n	8004ee6 <HAL_I2C_Init+0xea>
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	699b      	ldr	r3, [r3, #24]
 8004eb0:	2b02      	cmp	r3, #2
 8004eb2:	d018      	beq.n	8004ee6 <HAL_I2C_Init+0xea>
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	699b      	ldr	r3, [r3, #24]
 8004eb8:	2b03      	cmp	r3, #3
 8004eba:	d014      	beq.n	8004ee6 <HAL_I2C_Init+0xea>
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	699b      	ldr	r3, [r3, #24]
 8004ec0:	2b04      	cmp	r3, #4
 8004ec2:	d010      	beq.n	8004ee6 <HAL_I2C_Init+0xea>
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	699b      	ldr	r3, [r3, #24]
 8004ec8:	2b05      	cmp	r3, #5
 8004eca:	d00c      	beq.n	8004ee6 <HAL_I2C_Init+0xea>
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	699b      	ldr	r3, [r3, #24]
 8004ed0:	2b06      	cmp	r3, #6
 8004ed2:	d008      	beq.n	8004ee6 <HAL_I2C_Init+0xea>
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	699b      	ldr	r3, [r3, #24]
 8004ed8:	2b07      	cmp	r3, #7
 8004eda:	d004      	beq.n	8004ee6 <HAL_I2C_Init+0xea>
 8004edc:	f240 2125 	movw	r1, #549	@ 0x225
 8004ee0:	485b      	ldr	r0, [pc, #364]	@ (8005050 <HAL_I2C_Init+0x254>)
 8004ee2:	f7fc f8a9 	bl	8001038 <assert_failed>
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	69db      	ldr	r3, [r3, #28]
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d009      	beq.n	8004f02 <HAL_I2C_Init+0x106>
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	69db      	ldr	r3, [r3, #28]
 8004ef2:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004ef6:	d004      	beq.n	8004f02 <HAL_I2C_Init+0x106>
 8004ef8:	f240 2126 	movw	r1, #550	@ 0x226
 8004efc:	4854      	ldr	r0, [pc, #336]	@ (8005050 <HAL_I2C_Init+0x254>)
 8004efe:	f7fc f89b 	bl	8001038 <assert_failed>
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	6a1b      	ldr	r3, [r3, #32]
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d009      	beq.n	8004f1e <HAL_I2C_Init+0x122>
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	6a1b      	ldr	r3, [r3, #32]
 8004f0e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004f12:	d004      	beq.n	8004f1e <HAL_I2C_Init+0x122>
 8004f14:	f240 2127 	movw	r1, #551	@ 0x227
 8004f18:	484d      	ldr	r0, [pc, #308]	@ (8005050 <HAL_I2C_Init+0x254>)
 8004f1a:	f7fc f88d 	bl	8001038 <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004f24:	b2db      	uxtb	r3, r3
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d106      	bne.n	8004f38 <HAL_I2C_Init+0x13c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	2200      	movs	r2, #0
 8004f2e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8004f32:	6878      	ldr	r0, [r7, #4]
 8004f34:	f7fc f8a6 	bl	8001084 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	2224      	movs	r2, #36	@ 0x24
 8004f3c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	681a      	ldr	r2, [r3, #0]
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	f022 0201 	bic.w	r2, r2, #1
 8004f4e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	685a      	ldr	r2, [r3, #4]
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8004f5c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	689a      	ldr	r2, [r3, #8]
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004f6c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	68db      	ldr	r3, [r3, #12]
 8004f72:	2b01      	cmp	r3, #1
 8004f74:	d107      	bne.n	8004f86 <HAL_I2C_Init+0x18a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	689a      	ldr	r2, [r3, #8]
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004f82:	609a      	str	r2, [r3, #8]
 8004f84:	e006      	b.n	8004f94 <HAL_I2C_Init+0x198>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	689a      	ldr	r2, [r3, #8]
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8004f92:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	68db      	ldr	r3, [r3, #12]
 8004f98:	2b02      	cmp	r3, #2
 8004f9a:	d108      	bne.n	8004fae <HAL_I2C_Init+0x1b2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	685a      	ldr	r2, [r3, #4]
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004faa:	605a      	str	r2, [r3, #4]
 8004fac:	e007      	b.n	8004fbe <HAL_I2C_Init+0x1c2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	685a      	ldr	r2, [r3, #4]
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004fbc:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	6859      	ldr	r1, [r3, #4]
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681a      	ldr	r2, [r3, #0]
 8004fc8:	4b22      	ldr	r3, [pc, #136]	@ (8005054 <HAL_I2C_Init+0x258>)
 8004fca:	430b      	orrs	r3, r1
 8004fcc:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	68da      	ldr	r2, [r3, #12]
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004fdc:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	691a      	ldr	r2, [r3, #16]
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	695b      	ldr	r3, [r3, #20]
 8004fe6:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	699b      	ldr	r3, [r3, #24]
 8004fee:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	430a      	orrs	r2, r1
 8004ff6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	69d9      	ldr	r1, [r3, #28]
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	6a1a      	ldr	r2, [r3, #32]
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	430a      	orrs	r2, r1
 8005006:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	681a      	ldr	r2, [r3, #0]
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	f042 0201 	orr.w	r2, r2, #1
 8005016:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	2200      	movs	r2, #0
 800501c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	2220      	movs	r2, #32
 8005022:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	2200      	movs	r2, #0
 800502a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	2200      	movs	r2, #0
 8005030:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8005034:	2300      	movs	r3, #0
}
 8005036:	4618      	mov	r0, r3
 8005038:	3708      	adds	r7, #8
 800503a:	46bd      	mov	sp, r7
 800503c:	bd80      	pop	{r7, pc}
 800503e:	bf00      	nop
 8005040:	40005400 	.word	0x40005400
 8005044:	40005800 	.word	0x40005800
 8005048:	40005c00 	.word	0x40005c00
 800504c:	58001c00 	.word	0x58001c00
 8005050:	0800de44 	.word	0x0800de44
 8005054:	02008000 	.word	0x02008000

08005058 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8005058:	b580      	push	{r7, lr}
 800505a:	b082      	sub	sp, #8
 800505c:	af00      	add	r7, sp, #0
 800505e:	6078      	str	r0, [r7, #4]
 8005060:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	4a32      	ldr	r2, [pc, #200]	@ (8005130 <HAL_I2CEx_ConfigAnalogFilter+0xd8>)
 8005068:	4293      	cmp	r3, r2
 800506a:	d012      	beq.n	8005092 <HAL_I2CEx_ConfigAnalogFilter+0x3a>
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	4a30      	ldr	r2, [pc, #192]	@ (8005134 <HAL_I2CEx_ConfigAnalogFilter+0xdc>)
 8005072:	4293      	cmp	r3, r2
 8005074:	d00d      	beq.n	8005092 <HAL_I2CEx_ConfigAnalogFilter+0x3a>
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	4a2f      	ldr	r2, [pc, #188]	@ (8005138 <HAL_I2CEx_ConfigAnalogFilter+0xe0>)
 800507c:	4293      	cmp	r3, r2
 800507e:	d008      	beq.n	8005092 <HAL_I2CEx_ConfigAnalogFilter+0x3a>
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	4a2d      	ldr	r2, [pc, #180]	@ (800513c <HAL_I2CEx_ConfigAnalogFilter+0xe4>)
 8005086:	4293      	cmp	r3, r2
 8005088:	d003      	beq.n	8005092 <HAL_I2CEx_ConfigAnalogFilter+0x3a>
 800508a:	2163      	movs	r1, #99	@ 0x63
 800508c:	482c      	ldr	r0, [pc, #176]	@ (8005140 <HAL_I2CEx_ConfigAnalogFilter+0xe8>)
 800508e:	f7fb ffd3 	bl	8001038 <assert_failed>
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));
 8005092:	683b      	ldr	r3, [r7, #0]
 8005094:	2b00      	cmp	r3, #0
 8005096:	d007      	beq.n	80050a8 <HAL_I2CEx_ConfigAnalogFilter+0x50>
 8005098:	683b      	ldr	r3, [r7, #0]
 800509a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800509e:	d003      	beq.n	80050a8 <HAL_I2CEx_ConfigAnalogFilter+0x50>
 80050a0:	2164      	movs	r1, #100	@ 0x64
 80050a2:	4827      	ldr	r0, [pc, #156]	@ (8005140 <HAL_I2CEx_ConfigAnalogFilter+0xe8>)
 80050a4:	f7fb ffc8 	bl	8001038 <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_READY)
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80050ae:	b2db      	uxtb	r3, r3
 80050b0:	2b20      	cmp	r3, #32
 80050b2:	d138      	bne.n	8005126 <HAL_I2CEx_ConfigAnalogFilter+0xce>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80050ba:	2b01      	cmp	r3, #1
 80050bc:	d101      	bne.n	80050c2 <HAL_I2CEx_ConfigAnalogFilter+0x6a>
 80050be:	2302      	movs	r3, #2
 80050c0:	e032      	b.n	8005128 <HAL_I2CEx_ConfigAnalogFilter+0xd0>
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	2201      	movs	r2, #1
 80050c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	2224      	movs	r2, #36	@ 0x24
 80050ce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	681a      	ldr	r2, [r3, #0]
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	f022 0201 	bic.w	r2, r2, #1
 80050e0:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	681a      	ldr	r2, [r3, #0]
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80050f0:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	6819      	ldr	r1, [r3, #0]
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	683a      	ldr	r2, [r7, #0]
 80050fe:	430a      	orrs	r2, r1
 8005100:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	681a      	ldr	r2, [r3, #0]
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	f042 0201 	orr.w	r2, r2, #1
 8005110:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	2220      	movs	r2, #32
 8005116:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	2200      	movs	r2, #0
 800511e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005122:	2300      	movs	r3, #0
 8005124:	e000      	b.n	8005128 <HAL_I2CEx_ConfigAnalogFilter+0xd0>
  }
  else
  {
    return HAL_BUSY;
 8005126:	2302      	movs	r3, #2
  }
}
 8005128:	4618      	mov	r0, r3
 800512a:	3708      	adds	r7, #8
 800512c:	46bd      	mov	sp, r7
 800512e:	bd80      	pop	{r7, pc}
 8005130:	40005400 	.word	0x40005400
 8005134:	40005800 	.word	0x40005800
 8005138:	40005c00 	.word	0x40005c00
 800513c:	58001c00 	.word	0x58001c00
 8005140:	0800de7c 	.word	0x0800de7c

08005144 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8005144:	b580      	push	{r7, lr}
 8005146:	b084      	sub	sp, #16
 8005148:	af00      	add	r7, sp, #0
 800514a:	6078      	str	r0, [r7, #4]
 800514c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg;

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	4a31      	ldr	r2, [pc, #196]	@ (8005218 <HAL_I2CEx_ConfigDigitalFilter+0xd4>)
 8005154:	4293      	cmp	r3, r2
 8005156:	d012      	beq.n	800517e <HAL_I2CEx_ConfigDigitalFilter+0x3a>
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	4a2f      	ldr	r2, [pc, #188]	@ (800521c <HAL_I2CEx_ConfigDigitalFilter+0xd8>)
 800515e:	4293      	cmp	r3, r2
 8005160:	d00d      	beq.n	800517e <HAL_I2CEx_ConfigDigitalFilter+0x3a>
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	4a2e      	ldr	r2, [pc, #184]	@ (8005220 <HAL_I2CEx_ConfigDigitalFilter+0xdc>)
 8005168:	4293      	cmp	r3, r2
 800516a:	d008      	beq.n	800517e <HAL_I2CEx_ConfigDigitalFilter+0x3a>
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	4a2c      	ldr	r2, [pc, #176]	@ (8005224 <HAL_I2CEx_ConfigDigitalFilter+0xe0>)
 8005172:	4293      	cmp	r3, r2
 8005174:	d003      	beq.n	800517e <HAL_I2CEx_ConfigDigitalFilter+0x3a>
 8005176:	2191      	movs	r1, #145	@ 0x91
 8005178:	482b      	ldr	r0, [pc, #172]	@ (8005228 <HAL_I2CEx_ConfigDigitalFilter+0xe4>)
 800517a:	f7fb ff5d 	bl	8001038 <assert_failed>
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));
 800517e:	683b      	ldr	r3, [r7, #0]
 8005180:	2b0f      	cmp	r3, #15
 8005182:	d903      	bls.n	800518c <HAL_I2CEx_ConfigDigitalFilter+0x48>
 8005184:	2192      	movs	r1, #146	@ 0x92
 8005186:	4828      	ldr	r0, [pc, #160]	@ (8005228 <HAL_I2CEx_ConfigDigitalFilter+0xe4>)
 8005188:	f7fb ff56 	bl	8001038 <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_READY)
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005192:	b2db      	uxtb	r3, r3
 8005194:	2b20      	cmp	r3, #32
 8005196:	d139      	bne.n	800520c <HAL_I2CEx_ConfigDigitalFilter+0xc8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800519e:	2b01      	cmp	r3, #1
 80051a0:	d101      	bne.n	80051a6 <HAL_I2CEx_ConfigDigitalFilter+0x62>
 80051a2:	2302      	movs	r3, #2
 80051a4:	e033      	b.n	800520e <HAL_I2CEx_ConfigDigitalFilter+0xca>
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	2201      	movs	r2, #1
 80051aa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	2224      	movs	r2, #36	@ 0x24
 80051b2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	681a      	ldr	r2, [r3, #0]
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	f022 0201 	bic.w	r2, r2, #1
 80051c4:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80051d4:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80051d6:	683b      	ldr	r3, [r7, #0]
 80051d8:	021b      	lsls	r3, r3, #8
 80051da:	68fa      	ldr	r2, [r7, #12]
 80051dc:	4313      	orrs	r3, r2
 80051de:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	68fa      	ldr	r2, [r7, #12]
 80051e6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	681a      	ldr	r2, [r3, #0]
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	f042 0201 	orr.w	r2, r2, #1
 80051f6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	2220      	movs	r2, #32
 80051fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	2200      	movs	r2, #0
 8005204:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005208:	2300      	movs	r3, #0
 800520a:	e000      	b.n	800520e <HAL_I2CEx_ConfigDigitalFilter+0xca>
  }
  else
  {
    return HAL_BUSY;
 800520c:	2302      	movs	r3, #2
  }
}
 800520e:	4618      	mov	r0, r3
 8005210:	3710      	adds	r7, #16
 8005212:	46bd      	mov	sp, r7
 8005214:	bd80      	pop	{r7, pc}
 8005216:	bf00      	nop
 8005218:	40005400 	.word	0x40005400
 800521c:	40005800 	.word	0x40005800
 8005220:	40005c00 	.word	0x40005c00
 8005224:	58001c00 	.word	0x58001c00
 8005228:	0800de7c 	.word	0x0800de7c

0800522c <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 800522c:	b580      	push	{r7, lr}
 800522e:	b084      	sub	sp, #16
 8005230:	af00      	add	r7, sp, #0
 8005232:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	2b02      	cmp	r3, #2
 8005238:	d007      	beq.n	800524a <HAL_PWREx_ConfigSupply+0x1e>
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	2b01      	cmp	r3, #1
 800523e:	d004      	beq.n	800524a <HAL_PWREx_ConfigSupply+0x1e>
 8005240:	f44f 71a1 	mov.w	r1, #322	@ 0x142
 8005244:	481a      	ldr	r0, [pc, #104]	@ (80052b0 <HAL_PWREx_ConfigSupply+0x84>)
 8005246:	f7fb fef7 	bl	8001038 <assert_failed>

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 800524a:	4b1a      	ldr	r3, [pc, #104]	@ (80052b4 <HAL_PWREx_ConfigSupply+0x88>)
 800524c:	68db      	ldr	r3, [r3, #12]
 800524e:	f003 0304 	and.w	r3, r3, #4
 8005252:	2b04      	cmp	r3, #4
 8005254:	d00a      	beq.n	800526c <HAL_PWREx_ConfigSupply+0x40>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8005256:	4b17      	ldr	r3, [pc, #92]	@ (80052b4 <HAL_PWREx_ConfigSupply+0x88>)
 8005258:	68db      	ldr	r3, [r3, #12]
 800525a:	f003 0307 	and.w	r3, r3, #7
 800525e:	687a      	ldr	r2, [r7, #4]
 8005260:	429a      	cmp	r2, r3
 8005262:	d001      	beq.n	8005268 <HAL_PWREx_ConfigSupply+0x3c>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8005264:	2301      	movs	r3, #1
 8005266:	e01f      	b.n	80052a8 <HAL_PWREx_ConfigSupply+0x7c>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8005268:	2300      	movs	r3, #0
 800526a:	e01d      	b.n	80052a8 <HAL_PWREx_ConfigSupply+0x7c>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800526c:	4b11      	ldr	r3, [pc, #68]	@ (80052b4 <HAL_PWREx_ConfigSupply+0x88>)
 800526e:	68db      	ldr	r3, [r3, #12]
 8005270:	f023 0207 	bic.w	r2, r3, #7
 8005274:	490f      	ldr	r1, [pc, #60]	@ (80052b4 <HAL_PWREx_ConfigSupply+0x88>)
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	4313      	orrs	r3, r2
 800527a:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800527c:	f7fc fc22 	bl	8001ac4 <HAL_GetTick>
 8005280:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8005282:	e009      	b.n	8005298 <HAL_PWREx_ConfigSupply+0x6c>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8005284:	f7fc fc1e 	bl	8001ac4 <HAL_GetTick>
 8005288:	4602      	mov	r2, r0
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	1ad3      	subs	r3, r2, r3
 800528e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005292:	d901      	bls.n	8005298 <HAL_PWREx_ConfigSupply+0x6c>
    {
      return HAL_ERROR;
 8005294:	2301      	movs	r3, #1
 8005296:	e007      	b.n	80052a8 <HAL_PWREx_ConfigSupply+0x7c>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8005298:	4b06      	ldr	r3, [pc, #24]	@ (80052b4 <HAL_PWREx_ConfigSupply+0x88>)
 800529a:	685b      	ldr	r3, [r3, #4]
 800529c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80052a0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80052a4:	d1ee      	bne.n	8005284 <HAL_PWREx_ConfigSupply+0x58>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80052a6:	2300      	movs	r3, #0
}
 80052a8:	4618      	mov	r0, r3
 80052aa:	3710      	adds	r7, #16
 80052ac:	46bd      	mov	sp, r7
 80052ae:	bd80      	pop	{r7, pc}
 80052b0:	0800deb8 	.word	0x0800deb8
 80052b4:	58024800 	.word	0x58024800

080052b8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80052b8:	b580      	push	{r7, lr}
 80052ba:	b08c      	sub	sp, #48	@ 0x30
 80052bc:	af00      	add	r7, sp, #0
 80052be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d102      	bne.n	80052cc <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80052c6:	2301      	movs	r3, #1
 80052c8:	f000 bd9c 	b.w	8005e04 <HAL_RCC_OscConfig+0xb4c>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d028      	beq.n	8005326 <HAL_RCC_OscConfig+0x6e>
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	f003 0301 	and.w	r3, r3, #1
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d122      	bne.n	8005326 <HAL_RCC_OscConfig+0x6e>
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	f003 0302 	and.w	r3, r3, #2
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	d11c      	bne.n	8005326 <HAL_RCC_OscConfig+0x6e>
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	f003 0310 	and.w	r3, r3, #16
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d116      	bne.n	8005326 <HAL_RCC_OscConfig+0x6e>
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	f003 0308 	and.w	r3, r3, #8
 8005300:	2b00      	cmp	r3, #0
 8005302:	d110      	bne.n	8005326 <HAL_RCC_OscConfig+0x6e>
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	f003 0304 	and.w	r3, r3, #4
 800530c:	2b00      	cmp	r3, #0
 800530e:	d10a      	bne.n	8005326 <HAL_RCC_OscConfig+0x6e>
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	f003 0320 	and.w	r3, r3, #32
 8005318:	2b00      	cmp	r3, #0
 800531a:	d104      	bne.n	8005326 <HAL_RCC_OscConfig+0x6e>
 800531c:	f240 11a1 	movw	r1, #417	@ 0x1a1
 8005320:	4897      	ldr	r0, [pc, #604]	@ (8005580 <HAL_RCC_OscConfig+0x2c8>)
 8005322:	f7fb fe89 	bl	8001038 <assert_failed>
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	f003 0301 	and.w	r3, r3, #1
 800532e:	2b00      	cmp	r3, #0
 8005330:	f000 809d 	beq.w	800546e <HAL_RCC_OscConfig+0x1b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	685b      	ldr	r3, [r3, #4]
 8005338:	2b00      	cmp	r3, #0
 800533a:	d00e      	beq.n	800535a <HAL_RCC_OscConfig+0xa2>
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	685b      	ldr	r3, [r3, #4]
 8005340:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005344:	d009      	beq.n	800535a <HAL_RCC_OscConfig+0xa2>
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	685b      	ldr	r3, [r3, #4]
 800534a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800534e:	d004      	beq.n	800535a <HAL_RCC_OscConfig+0xa2>
 8005350:	f44f 71d3 	mov.w	r1, #422	@ 0x1a6
 8005354:	488a      	ldr	r0, [pc, #552]	@ (8005580 <HAL_RCC_OscConfig+0x2c8>)
 8005356:	f7fb fe6f 	bl	8001038 <assert_failed>

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800535a:	4b8a      	ldr	r3, [pc, #552]	@ (8005584 <HAL_RCC_OscConfig+0x2cc>)
 800535c:	691b      	ldr	r3, [r3, #16]
 800535e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005362:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8005364:	4b87      	ldr	r3, [pc, #540]	@ (8005584 <HAL_RCC_OscConfig+0x2cc>)
 8005366:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005368:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800536a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800536c:	2b10      	cmp	r3, #16
 800536e:	d007      	beq.n	8005380 <HAL_RCC_OscConfig+0xc8>
 8005370:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005372:	2b18      	cmp	r3, #24
 8005374:	d111      	bne.n	800539a <HAL_RCC_OscConfig+0xe2>
 8005376:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005378:	f003 0303 	and.w	r3, r3, #3
 800537c:	2b02      	cmp	r3, #2
 800537e:	d10c      	bne.n	800539a <HAL_RCC_OscConfig+0xe2>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005380:	4b80      	ldr	r3, [pc, #512]	@ (8005584 <HAL_RCC_OscConfig+0x2cc>)
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005388:	2b00      	cmp	r3, #0
 800538a:	d06f      	beq.n	800546c <HAL_RCC_OscConfig+0x1b4>
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	685b      	ldr	r3, [r3, #4]
 8005390:	2b00      	cmp	r3, #0
 8005392:	d16b      	bne.n	800546c <HAL_RCC_OscConfig+0x1b4>
      {
        return HAL_ERROR;
 8005394:	2301      	movs	r3, #1
 8005396:	f000 bd35 	b.w	8005e04 <HAL_RCC_OscConfig+0xb4c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	685b      	ldr	r3, [r3, #4]
 800539e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80053a2:	d106      	bne.n	80053b2 <HAL_RCC_OscConfig+0xfa>
 80053a4:	4b77      	ldr	r3, [pc, #476]	@ (8005584 <HAL_RCC_OscConfig+0x2cc>)
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	4a76      	ldr	r2, [pc, #472]	@ (8005584 <HAL_RCC_OscConfig+0x2cc>)
 80053aa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80053ae:	6013      	str	r3, [r2, #0]
 80053b0:	e02e      	b.n	8005410 <HAL_RCC_OscConfig+0x158>
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	685b      	ldr	r3, [r3, #4]
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d10c      	bne.n	80053d4 <HAL_RCC_OscConfig+0x11c>
 80053ba:	4b72      	ldr	r3, [pc, #456]	@ (8005584 <HAL_RCC_OscConfig+0x2cc>)
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	4a71      	ldr	r2, [pc, #452]	@ (8005584 <HAL_RCC_OscConfig+0x2cc>)
 80053c0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80053c4:	6013      	str	r3, [r2, #0]
 80053c6:	4b6f      	ldr	r3, [pc, #444]	@ (8005584 <HAL_RCC_OscConfig+0x2cc>)
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	4a6e      	ldr	r2, [pc, #440]	@ (8005584 <HAL_RCC_OscConfig+0x2cc>)
 80053cc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80053d0:	6013      	str	r3, [r2, #0]
 80053d2:	e01d      	b.n	8005410 <HAL_RCC_OscConfig+0x158>
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	685b      	ldr	r3, [r3, #4]
 80053d8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80053dc:	d10c      	bne.n	80053f8 <HAL_RCC_OscConfig+0x140>
 80053de:	4b69      	ldr	r3, [pc, #420]	@ (8005584 <HAL_RCC_OscConfig+0x2cc>)
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	4a68      	ldr	r2, [pc, #416]	@ (8005584 <HAL_RCC_OscConfig+0x2cc>)
 80053e4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80053e8:	6013      	str	r3, [r2, #0]
 80053ea:	4b66      	ldr	r3, [pc, #408]	@ (8005584 <HAL_RCC_OscConfig+0x2cc>)
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	4a65      	ldr	r2, [pc, #404]	@ (8005584 <HAL_RCC_OscConfig+0x2cc>)
 80053f0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80053f4:	6013      	str	r3, [r2, #0]
 80053f6:	e00b      	b.n	8005410 <HAL_RCC_OscConfig+0x158>
 80053f8:	4b62      	ldr	r3, [pc, #392]	@ (8005584 <HAL_RCC_OscConfig+0x2cc>)
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	4a61      	ldr	r2, [pc, #388]	@ (8005584 <HAL_RCC_OscConfig+0x2cc>)
 80053fe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005402:	6013      	str	r3, [r2, #0]
 8005404:	4b5f      	ldr	r3, [pc, #380]	@ (8005584 <HAL_RCC_OscConfig+0x2cc>)
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	4a5e      	ldr	r2, [pc, #376]	@ (8005584 <HAL_RCC_OscConfig+0x2cc>)
 800540a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800540e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	685b      	ldr	r3, [r3, #4]
 8005414:	2b00      	cmp	r3, #0
 8005416:	d014      	beq.n	8005442 <HAL_RCC_OscConfig+0x18a>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005418:	f7fc fb54 	bl	8001ac4 <HAL_GetTick>
 800541c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800541e:	e009      	b.n	8005434 <HAL_RCC_OscConfig+0x17c>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005420:	f7fc fb50 	bl	8001ac4 <HAL_GetTick>
 8005424:	4602      	mov	r2, r0
 8005426:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005428:	1ad3      	subs	r3, r2, r3
 800542a:	2b64      	cmp	r3, #100	@ 0x64
 800542c:	d902      	bls.n	8005434 <HAL_RCC_OscConfig+0x17c>
          {
            return HAL_TIMEOUT;
 800542e:	2303      	movs	r3, #3
 8005430:	f000 bce8 	b.w	8005e04 <HAL_RCC_OscConfig+0xb4c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005434:	4b53      	ldr	r3, [pc, #332]	@ (8005584 <HAL_RCC_OscConfig+0x2cc>)
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800543c:	2b00      	cmp	r3, #0
 800543e:	d0ef      	beq.n	8005420 <HAL_RCC_OscConfig+0x168>
 8005440:	e015      	b.n	800546e <HAL_RCC_OscConfig+0x1b6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005442:	f7fc fb3f 	bl	8001ac4 <HAL_GetTick>
 8005446:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8005448:	e009      	b.n	800545e <HAL_RCC_OscConfig+0x1a6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800544a:	f7fc fb3b 	bl	8001ac4 <HAL_GetTick>
 800544e:	4602      	mov	r2, r0
 8005450:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005452:	1ad3      	subs	r3, r2, r3
 8005454:	2b64      	cmp	r3, #100	@ 0x64
 8005456:	d902      	bls.n	800545e <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 8005458:	2303      	movs	r3, #3
 800545a:	f000 bcd3 	b.w	8005e04 <HAL_RCC_OscConfig+0xb4c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800545e:	4b49      	ldr	r3, [pc, #292]	@ (8005584 <HAL_RCC_OscConfig+0x2cc>)
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005466:	2b00      	cmp	r3, #0
 8005468:	d1ef      	bne.n	800544a <HAL_RCC_OscConfig+0x192>
 800546a:	e000      	b.n	800546e <HAL_RCC_OscConfig+0x1b6>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800546c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	f003 0302 	and.w	r3, r3, #2
 8005476:	2b00      	cmp	r3, #0
 8005478:	f000 80f5 	beq.w	8005666 <HAL_RCC_OscConfig+0x3ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	68db      	ldr	r3, [r3, #12]
 8005480:	2b00      	cmp	r3, #0
 8005482:	d018      	beq.n	80054b6 <HAL_RCC_OscConfig+0x1fe>
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	68db      	ldr	r3, [r3, #12]
 8005488:	2b01      	cmp	r3, #1
 800548a:	d014      	beq.n	80054b6 <HAL_RCC_OscConfig+0x1fe>
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	68db      	ldr	r3, [r3, #12]
 8005490:	2b01      	cmp	r3, #1
 8005492:	d010      	beq.n	80054b6 <HAL_RCC_OscConfig+0x1fe>
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	68db      	ldr	r3, [r3, #12]
 8005498:	2b09      	cmp	r3, #9
 800549a:	d00c      	beq.n	80054b6 <HAL_RCC_OscConfig+0x1fe>
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	68db      	ldr	r3, [r3, #12]
 80054a0:	2b11      	cmp	r3, #17
 80054a2:	d008      	beq.n	80054b6 <HAL_RCC_OscConfig+0x1fe>
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	68db      	ldr	r3, [r3, #12]
 80054a8:	2b19      	cmp	r3, #25
 80054aa:	d004      	beq.n	80054b6 <HAL_RCC_OscConfig+0x1fe>
 80054ac:	f44f 71ed 	mov.w	r1, #474	@ 0x1da
 80054b0:	4833      	ldr	r0, [pc, #204]	@ (8005580 <HAL_RCC_OscConfig+0x2c8>)
 80054b2:	f7fb fdc1 	bl	8001038 <assert_failed>
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	691b      	ldr	r3, [r3, #16]
 80054ba:	2b7f      	cmp	r3, #127	@ 0x7f
 80054bc:	d904      	bls.n	80054c8 <HAL_RCC_OscConfig+0x210>
 80054be:	f240 11db 	movw	r1, #475	@ 0x1db
 80054c2:	482f      	ldr	r0, [pc, #188]	@ (8005580 <HAL_RCC_OscConfig+0x2c8>)
 80054c4:	f7fb fdb8 	bl	8001038 <assert_failed>

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80054c8:	4b2e      	ldr	r3, [pc, #184]	@ (8005584 <HAL_RCC_OscConfig+0x2cc>)
 80054ca:	691b      	ldr	r3, [r3, #16]
 80054cc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80054d0:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80054d2:	4b2c      	ldr	r3, [pc, #176]	@ (8005584 <HAL_RCC_OscConfig+0x2cc>)
 80054d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054d6:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80054d8:	6a3b      	ldr	r3, [r7, #32]
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d007      	beq.n	80054ee <HAL_RCC_OscConfig+0x236>
 80054de:	6a3b      	ldr	r3, [r7, #32]
 80054e0:	2b18      	cmp	r3, #24
 80054e2:	d15c      	bne.n	800559e <HAL_RCC_OscConfig+0x2e6>
 80054e4:	69fb      	ldr	r3, [r7, #28]
 80054e6:	f003 0303 	and.w	r3, r3, #3
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d157      	bne.n	800559e <HAL_RCC_OscConfig+0x2e6>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80054ee:	4b25      	ldr	r3, [pc, #148]	@ (8005584 <HAL_RCC_OscConfig+0x2cc>)
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	f003 0304 	and.w	r3, r3, #4
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d006      	beq.n	8005508 <HAL_RCC_OscConfig+0x250>
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	68db      	ldr	r3, [r3, #12]
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d102      	bne.n	8005508 <HAL_RCC_OscConfig+0x250>
      {
        return HAL_ERROR;
 8005502:	2301      	movs	r3, #1
 8005504:	f000 bc7e 	b.w	8005e04 <HAL_RCC_OscConfig+0xb4c>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8005508:	4b1e      	ldr	r3, [pc, #120]	@ (8005584 <HAL_RCC_OscConfig+0x2cc>)
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	f023 0219 	bic.w	r2, r3, #25
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	68db      	ldr	r3, [r3, #12]
 8005514:	491b      	ldr	r1, [pc, #108]	@ (8005584 <HAL_RCC_OscConfig+0x2cc>)
 8005516:	4313      	orrs	r3, r2
 8005518:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800551a:	f7fc fad3 	bl	8001ac4 <HAL_GetTick>
 800551e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005520:	e009      	b.n	8005536 <HAL_RCC_OscConfig+0x27e>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005522:	f7fc facf 	bl	8001ac4 <HAL_GetTick>
 8005526:	4602      	mov	r2, r0
 8005528:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800552a:	1ad3      	subs	r3, r2, r3
 800552c:	2b02      	cmp	r3, #2
 800552e:	d902      	bls.n	8005536 <HAL_RCC_OscConfig+0x27e>
          {
            return HAL_TIMEOUT;
 8005530:	2303      	movs	r3, #3
 8005532:	f000 bc67 	b.w	8005e04 <HAL_RCC_OscConfig+0xb4c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005536:	4b13      	ldr	r3, [pc, #76]	@ (8005584 <HAL_RCC_OscConfig+0x2cc>)
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	f003 0304 	and.w	r3, r3, #4
 800553e:	2b00      	cmp	r3, #0
 8005540:	d0ef      	beq.n	8005522 <HAL_RCC_OscConfig+0x26a>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005542:	f7fc facb 	bl	8001adc <HAL_GetREVID>
 8005546:	4603      	mov	r3, r0
 8005548:	f241 0203 	movw	r2, #4099	@ 0x1003
 800554c:	4293      	cmp	r3, r2
 800554e:	d81b      	bhi.n	8005588 <HAL_RCC_OscConfig+0x2d0>
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	691b      	ldr	r3, [r3, #16]
 8005554:	2b40      	cmp	r3, #64	@ 0x40
 8005556:	d108      	bne.n	800556a <HAL_RCC_OscConfig+0x2b2>
 8005558:	4b0a      	ldr	r3, [pc, #40]	@ (8005584 <HAL_RCC_OscConfig+0x2cc>)
 800555a:	685b      	ldr	r3, [r3, #4]
 800555c:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8005560:	4a08      	ldr	r2, [pc, #32]	@ (8005584 <HAL_RCC_OscConfig+0x2cc>)
 8005562:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005566:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005568:	e07d      	b.n	8005666 <HAL_RCC_OscConfig+0x3ae>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800556a:	4b06      	ldr	r3, [pc, #24]	@ (8005584 <HAL_RCC_OscConfig+0x2cc>)
 800556c:	685b      	ldr	r3, [r3, #4]
 800556e:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	691b      	ldr	r3, [r3, #16]
 8005576:	031b      	lsls	r3, r3, #12
 8005578:	4902      	ldr	r1, [pc, #8]	@ (8005584 <HAL_RCC_OscConfig+0x2cc>)
 800557a:	4313      	orrs	r3, r2
 800557c:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800557e:	e072      	b.n	8005666 <HAL_RCC_OscConfig+0x3ae>
 8005580:	0800def4 	.word	0x0800def4
 8005584:	58024400 	.word	0x58024400
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005588:	4b97      	ldr	r3, [pc, #604]	@ (80057e8 <HAL_RCC_OscConfig+0x530>)
 800558a:	685b      	ldr	r3, [r3, #4]
 800558c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	691b      	ldr	r3, [r3, #16]
 8005594:	061b      	lsls	r3, r3, #24
 8005596:	4994      	ldr	r1, [pc, #592]	@ (80057e8 <HAL_RCC_OscConfig+0x530>)
 8005598:	4313      	orrs	r3, r2
 800559a:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800559c:	e063      	b.n	8005666 <HAL_RCC_OscConfig+0x3ae>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	68db      	ldr	r3, [r3, #12]
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d046      	beq.n	8005634 <HAL_RCC_OscConfig+0x37c>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80055a6:	4b90      	ldr	r3, [pc, #576]	@ (80057e8 <HAL_RCC_OscConfig+0x530>)
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	f023 0219 	bic.w	r2, r3, #25
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	68db      	ldr	r3, [r3, #12]
 80055b2:	498d      	ldr	r1, [pc, #564]	@ (80057e8 <HAL_RCC_OscConfig+0x530>)
 80055b4:	4313      	orrs	r3, r2
 80055b6:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80055b8:	f7fc fa84 	bl	8001ac4 <HAL_GetTick>
 80055bc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80055be:	e009      	b.n	80055d4 <HAL_RCC_OscConfig+0x31c>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80055c0:	f7fc fa80 	bl	8001ac4 <HAL_GetTick>
 80055c4:	4602      	mov	r2, r0
 80055c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055c8:	1ad3      	subs	r3, r2, r3
 80055ca:	2b02      	cmp	r3, #2
 80055cc:	d902      	bls.n	80055d4 <HAL_RCC_OscConfig+0x31c>
          {
            return HAL_TIMEOUT;
 80055ce:	2303      	movs	r3, #3
 80055d0:	f000 bc18 	b.w	8005e04 <HAL_RCC_OscConfig+0xb4c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80055d4:	4b84      	ldr	r3, [pc, #528]	@ (80057e8 <HAL_RCC_OscConfig+0x530>)
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	f003 0304 	and.w	r3, r3, #4
 80055dc:	2b00      	cmp	r3, #0
 80055de:	d0ef      	beq.n	80055c0 <HAL_RCC_OscConfig+0x308>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80055e0:	f7fc fa7c 	bl	8001adc <HAL_GetREVID>
 80055e4:	4603      	mov	r3, r0
 80055e6:	f241 0203 	movw	r2, #4099	@ 0x1003
 80055ea:	4293      	cmp	r3, r2
 80055ec:	d817      	bhi.n	800561e <HAL_RCC_OscConfig+0x366>
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	691b      	ldr	r3, [r3, #16]
 80055f2:	2b40      	cmp	r3, #64	@ 0x40
 80055f4:	d108      	bne.n	8005608 <HAL_RCC_OscConfig+0x350>
 80055f6:	4b7c      	ldr	r3, [pc, #496]	@ (80057e8 <HAL_RCC_OscConfig+0x530>)
 80055f8:	685b      	ldr	r3, [r3, #4]
 80055fa:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80055fe:	4a7a      	ldr	r2, [pc, #488]	@ (80057e8 <HAL_RCC_OscConfig+0x530>)
 8005600:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005604:	6053      	str	r3, [r2, #4]
 8005606:	e02e      	b.n	8005666 <HAL_RCC_OscConfig+0x3ae>
 8005608:	4b77      	ldr	r3, [pc, #476]	@ (80057e8 <HAL_RCC_OscConfig+0x530>)
 800560a:	685b      	ldr	r3, [r3, #4]
 800560c:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	691b      	ldr	r3, [r3, #16]
 8005614:	031b      	lsls	r3, r3, #12
 8005616:	4974      	ldr	r1, [pc, #464]	@ (80057e8 <HAL_RCC_OscConfig+0x530>)
 8005618:	4313      	orrs	r3, r2
 800561a:	604b      	str	r3, [r1, #4]
 800561c:	e023      	b.n	8005666 <HAL_RCC_OscConfig+0x3ae>
 800561e:	4b72      	ldr	r3, [pc, #456]	@ (80057e8 <HAL_RCC_OscConfig+0x530>)
 8005620:	685b      	ldr	r3, [r3, #4]
 8005622:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	691b      	ldr	r3, [r3, #16]
 800562a:	061b      	lsls	r3, r3, #24
 800562c:	496e      	ldr	r1, [pc, #440]	@ (80057e8 <HAL_RCC_OscConfig+0x530>)
 800562e:	4313      	orrs	r3, r2
 8005630:	604b      	str	r3, [r1, #4]
 8005632:	e018      	b.n	8005666 <HAL_RCC_OscConfig+0x3ae>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005634:	4b6c      	ldr	r3, [pc, #432]	@ (80057e8 <HAL_RCC_OscConfig+0x530>)
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	4a6b      	ldr	r2, [pc, #428]	@ (80057e8 <HAL_RCC_OscConfig+0x530>)
 800563a:	f023 0301 	bic.w	r3, r3, #1
 800563e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005640:	f7fc fa40 	bl	8001ac4 <HAL_GetTick>
 8005644:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8005646:	e008      	b.n	800565a <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005648:	f7fc fa3c 	bl	8001ac4 <HAL_GetTick>
 800564c:	4602      	mov	r2, r0
 800564e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005650:	1ad3      	subs	r3, r2, r3
 8005652:	2b02      	cmp	r3, #2
 8005654:	d901      	bls.n	800565a <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8005656:	2303      	movs	r3, #3
 8005658:	e3d4      	b.n	8005e04 <HAL_RCC_OscConfig+0xb4c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800565a:	4b63      	ldr	r3, [pc, #396]	@ (80057e8 <HAL_RCC_OscConfig+0x530>)
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	f003 0304 	and.w	r3, r3, #4
 8005662:	2b00      	cmp	r3, #0
 8005664:	d1f0      	bne.n	8005648 <HAL_RCC_OscConfig+0x390>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	f003 0310 	and.w	r3, r3, #16
 800566e:	2b00      	cmp	r3, #0
 8005670:	f000 80c4 	beq.w	80057fc <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	69db      	ldr	r3, [r3, #28]
 8005678:	2b00      	cmp	r3, #0
 800567a:	d008      	beq.n	800568e <HAL_RCC_OscConfig+0x3d6>
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	69db      	ldr	r3, [r3, #28]
 8005680:	2b80      	cmp	r3, #128	@ 0x80
 8005682:	d004      	beq.n	800568e <HAL_RCC_OscConfig+0x3d6>
 8005684:	f240 212b 	movw	r1, #555	@ 0x22b
 8005688:	4858      	ldr	r0, [pc, #352]	@ (80057ec <HAL_RCC_OscConfig+0x534>)
 800568a:	f7fb fcd5 	bl	8001038 <assert_failed>
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	6a1b      	ldr	r3, [r3, #32]
 8005692:	2b3f      	cmp	r3, #63	@ 0x3f
 8005694:	d904      	bls.n	80056a0 <HAL_RCC_OscConfig+0x3e8>
 8005696:	f44f 710b 	mov.w	r1, #556	@ 0x22c
 800569a:	4854      	ldr	r0, [pc, #336]	@ (80057ec <HAL_RCC_OscConfig+0x534>)
 800569c:	f7fb fccc 	bl	8001038 <assert_failed>

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80056a0:	4b51      	ldr	r3, [pc, #324]	@ (80057e8 <HAL_RCC_OscConfig+0x530>)
 80056a2:	691b      	ldr	r3, [r3, #16]
 80056a4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80056a8:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80056aa:	4b4f      	ldr	r3, [pc, #316]	@ (80057e8 <HAL_RCC_OscConfig+0x530>)
 80056ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80056ae:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80056b0:	69bb      	ldr	r3, [r7, #24]
 80056b2:	2b08      	cmp	r3, #8
 80056b4:	d007      	beq.n	80056c6 <HAL_RCC_OscConfig+0x40e>
 80056b6:	69bb      	ldr	r3, [r7, #24]
 80056b8:	2b18      	cmp	r3, #24
 80056ba:	d13a      	bne.n	8005732 <HAL_RCC_OscConfig+0x47a>
 80056bc:	697b      	ldr	r3, [r7, #20]
 80056be:	f003 0303 	and.w	r3, r3, #3
 80056c2:	2b01      	cmp	r3, #1
 80056c4:	d135      	bne.n	8005732 <HAL_RCC_OscConfig+0x47a>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80056c6:	4b48      	ldr	r3, [pc, #288]	@ (80057e8 <HAL_RCC_OscConfig+0x530>)
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d005      	beq.n	80056de <HAL_RCC_OscConfig+0x426>
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	69db      	ldr	r3, [r3, #28]
 80056d6:	2b80      	cmp	r3, #128	@ 0x80
 80056d8:	d001      	beq.n	80056de <HAL_RCC_OscConfig+0x426>
      {
        return HAL_ERROR;
 80056da:	2301      	movs	r3, #1
 80056dc:	e392      	b.n	8005e04 <HAL_RCC_OscConfig+0xb4c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80056de:	f7fc f9fd 	bl	8001adc <HAL_GetREVID>
 80056e2:	4603      	mov	r3, r0
 80056e4:	f241 0203 	movw	r2, #4099	@ 0x1003
 80056e8:	4293      	cmp	r3, r2
 80056ea:	d817      	bhi.n	800571c <HAL_RCC_OscConfig+0x464>
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	6a1b      	ldr	r3, [r3, #32]
 80056f0:	2b20      	cmp	r3, #32
 80056f2:	d108      	bne.n	8005706 <HAL_RCC_OscConfig+0x44e>
 80056f4:	4b3c      	ldr	r3, [pc, #240]	@ (80057e8 <HAL_RCC_OscConfig+0x530>)
 80056f6:	685b      	ldr	r3, [r3, #4]
 80056f8:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80056fc:	4a3a      	ldr	r2, [pc, #232]	@ (80057e8 <HAL_RCC_OscConfig+0x530>)
 80056fe:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005702:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8005704:	e07a      	b.n	80057fc <HAL_RCC_OscConfig+0x544>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8005706:	4b38      	ldr	r3, [pc, #224]	@ (80057e8 <HAL_RCC_OscConfig+0x530>)
 8005708:	685b      	ldr	r3, [r3, #4]
 800570a:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	6a1b      	ldr	r3, [r3, #32]
 8005712:	069b      	lsls	r3, r3, #26
 8005714:	4934      	ldr	r1, [pc, #208]	@ (80057e8 <HAL_RCC_OscConfig+0x530>)
 8005716:	4313      	orrs	r3, r2
 8005718:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800571a:	e06f      	b.n	80057fc <HAL_RCC_OscConfig+0x544>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800571c:	4b32      	ldr	r3, [pc, #200]	@ (80057e8 <HAL_RCC_OscConfig+0x530>)
 800571e:	68db      	ldr	r3, [r3, #12]
 8005720:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	6a1b      	ldr	r3, [r3, #32]
 8005728:	061b      	lsls	r3, r3, #24
 800572a:	492f      	ldr	r1, [pc, #188]	@ (80057e8 <HAL_RCC_OscConfig+0x530>)
 800572c:	4313      	orrs	r3, r2
 800572e:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8005730:	e064      	b.n	80057fc <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	69db      	ldr	r3, [r3, #28]
 8005736:	2b00      	cmp	r3, #0
 8005738:	d042      	beq.n	80057c0 <HAL_RCC_OscConfig+0x508>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800573a:	4b2b      	ldr	r3, [pc, #172]	@ (80057e8 <HAL_RCC_OscConfig+0x530>)
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	4a2a      	ldr	r2, [pc, #168]	@ (80057e8 <HAL_RCC_OscConfig+0x530>)
 8005740:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005744:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005746:	f7fc f9bd 	bl	8001ac4 <HAL_GetTick>
 800574a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800574c:	e008      	b.n	8005760 <HAL_RCC_OscConfig+0x4a8>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800574e:	f7fc f9b9 	bl	8001ac4 <HAL_GetTick>
 8005752:	4602      	mov	r2, r0
 8005754:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005756:	1ad3      	subs	r3, r2, r3
 8005758:	2b02      	cmp	r3, #2
 800575a:	d901      	bls.n	8005760 <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 800575c:	2303      	movs	r3, #3
 800575e:	e351      	b.n	8005e04 <HAL_RCC_OscConfig+0xb4c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005760:	4b21      	ldr	r3, [pc, #132]	@ (80057e8 <HAL_RCC_OscConfig+0x530>)
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005768:	2b00      	cmp	r3, #0
 800576a:	d0f0      	beq.n	800574e <HAL_RCC_OscConfig+0x496>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800576c:	f7fc f9b6 	bl	8001adc <HAL_GetREVID>
 8005770:	4603      	mov	r3, r0
 8005772:	f241 0203 	movw	r2, #4099	@ 0x1003
 8005776:	4293      	cmp	r3, r2
 8005778:	d817      	bhi.n	80057aa <HAL_RCC_OscConfig+0x4f2>
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	6a1b      	ldr	r3, [r3, #32]
 800577e:	2b20      	cmp	r3, #32
 8005780:	d108      	bne.n	8005794 <HAL_RCC_OscConfig+0x4dc>
 8005782:	4b19      	ldr	r3, [pc, #100]	@ (80057e8 <HAL_RCC_OscConfig+0x530>)
 8005784:	685b      	ldr	r3, [r3, #4]
 8005786:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800578a:	4a17      	ldr	r2, [pc, #92]	@ (80057e8 <HAL_RCC_OscConfig+0x530>)
 800578c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005790:	6053      	str	r3, [r2, #4]
 8005792:	e033      	b.n	80057fc <HAL_RCC_OscConfig+0x544>
 8005794:	4b14      	ldr	r3, [pc, #80]	@ (80057e8 <HAL_RCC_OscConfig+0x530>)
 8005796:	685b      	ldr	r3, [r3, #4]
 8005798:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	6a1b      	ldr	r3, [r3, #32]
 80057a0:	069b      	lsls	r3, r3, #26
 80057a2:	4911      	ldr	r1, [pc, #68]	@ (80057e8 <HAL_RCC_OscConfig+0x530>)
 80057a4:	4313      	orrs	r3, r2
 80057a6:	604b      	str	r3, [r1, #4]
 80057a8:	e028      	b.n	80057fc <HAL_RCC_OscConfig+0x544>
 80057aa:	4b0f      	ldr	r3, [pc, #60]	@ (80057e8 <HAL_RCC_OscConfig+0x530>)
 80057ac:	68db      	ldr	r3, [r3, #12]
 80057ae:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	6a1b      	ldr	r3, [r3, #32]
 80057b6:	061b      	lsls	r3, r3, #24
 80057b8:	490b      	ldr	r1, [pc, #44]	@ (80057e8 <HAL_RCC_OscConfig+0x530>)
 80057ba:	4313      	orrs	r3, r2
 80057bc:	60cb      	str	r3, [r1, #12]
 80057be:	e01d      	b.n	80057fc <HAL_RCC_OscConfig+0x544>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80057c0:	4b09      	ldr	r3, [pc, #36]	@ (80057e8 <HAL_RCC_OscConfig+0x530>)
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	4a08      	ldr	r2, [pc, #32]	@ (80057e8 <HAL_RCC_OscConfig+0x530>)
 80057c6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80057ca:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80057cc:	f7fc f97a 	bl	8001ac4 <HAL_GetTick>
 80057d0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80057d2:	e00d      	b.n	80057f0 <HAL_RCC_OscConfig+0x538>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80057d4:	f7fc f976 	bl	8001ac4 <HAL_GetTick>
 80057d8:	4602      	mov	r2, r0
 80057da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057dc:	1ad3      	subs	r3, r2, r3
 80057de:	2b02      	cmp	r3, #2
 80057e0:	d906      	bls.n	80057f0 <HAL_RCC_OscConfig+0x538>
          {
            return HAL_TIMEOUT;
 80057e2:	2303      	movs	r3, #3
 80057e4:	e30e      	b.n	8005e04 <HAL_RCC_OscConfig+0xb4c>
 80057e6:	bf00      	nop
 80057e8:	58024400 	.word	0x58024400
 80057ec:	0800def4 	.word	0x0800def4
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80057f0:	4b96      	ldr	r3, [pc, #600]	@ (8005a4c <HAL_RCC_OscConfig+0x794>)
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	d1eb      	bne.n	80057d4 <HAL_RCC_OscConfig+0x51c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	f003 0308 	and.w	r3, r3, #8
 8005804:	2b00      	cmp	r3, #0
 8005806:	d043      	beq.n	8005890 <HAL_RCC_OscConfig+0x5d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	695b      	ldr	r3, [r3, #20]
 800580c:	2b00      	cmp	r3, #0
 800580e:	d008      	beq.n	8005822 <HAL_RCC_OscConfig+0x56a>
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	695b      	ldr	r3, [r3, #20]
 8005814:	2b01      	cmp	r3, #1
 8005816:	d004      	beq.n	8005822 <HAL_RCC_OscConfig+0x56a>
 8005818:	f240 216d 	movw	r1, #621	@ 0x26d
 800581c:	488c      	ldr	r0, [pc, #560]	@ (8005a50 <HAL_RCC_OscConfig+0x798>)
 800581e:	f7fb fc0b 	bl	8001038 <assert_failed>

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	695b      	ldr	r3, [r3, #20]
 8005826:	2b00      	cmp	r3, #0
 8005828:	d019      	beq.n	800585e <HAL_RCC_OscConfig+0x5a6>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800582a:	4b88      	ldr	r3, [pc, #544]	@ (8005a4c <HAL_RCC_OscConfig+0x794>)
 800582c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800582e:	4a87      	ldr	r2, [pc, #540]	@ (8005a4c <HAL_RCC_OscConfig+0x794>)
 8005830:	f043 0301 	orr.w	r3, r3, #1
 8005834:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005836:	f7fc f945 	bl	8001ac4 <HAL_GetTick>
 800583a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800583c:	e008      	b.n	8005850 <HAL_RCC_OscConfig+0x598>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800583e:	f7fc f941 	bl	8001ac4 <HAL_GetTick>
 8005842:	4602      	mov	r2, r0
 8005844:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005846:	1ad3      	subs	r3, r2, r3
 8005848:	2b02      	cmp	r3, #2
 800584a:	d901      	bls.n	8005850 <HAL_RCC_OscConfig+0x598>
        {
          return HAL_TIMEOUT;
 800584c:	2303      	movs	r3, #3
 800584e:	e2d9      	b.n	8005e04 <HAL_RCC_OscConfig+0xb4c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8005850:	4b7e      	ldr	r3, [pc, #504]	@ (8005a4c <HAL_RCC_OscConfig+0x794>)
 8005852:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005854:	f003 0302 	and.w	r3, r3, #2
 8005858:	2b00      	cmp	r3, #0
 800585a:	d0f0      	beq.n	800583e <HAL_RCC_OscConfig+0x586>
 800585c:	e018      	b.n	8005890 <HAL_RCC_OscConfig+0x5d8>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800585e:	4b7b      	ldr	r3, [pc, #492]	@ (8005a4c <HAL_RCC_OscConfig+0x794>)
 8005860:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005862:	4a7a      	ldr	r2, [pc, #488]	@ (8005a4c <HAL_RCC_OscConfig+0x794>)
 8005864:	f023 0301 	bic.w	r3, r3, #1
 8005868:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800586a:	f7fc f92b 	bl	8001ac4 <HAL_GetTick>
 800586e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8005870:	e008      	b.n	8005884 <HAL_RCC_OscConfig+0x5cc>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005872:	f7fc f927 	bl	8001ac4 <HAL_GetTick>
 8005876:	4602      	mov	r2, r0
 8005878:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800587a:	1ad3      	subs	r3, r2, r3
 800587c:	2b02      	cmp	r3, #2
 800587e:	d901      	bls.n	8005884 <HAL_RCC_OscConfig+0x5cc>
        {
          return HAL_TIMEOUT;
 8005880:	2303      	movs	r3, #3
 8005882:	e2bf      	b.n	8005e04 <HAL_RCC_OscConfig+0xb4c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8005884:	4b71      	ldr	r3, [pc, #452]	@ (8005a4c <HAL_RCC_OscConfig+0x794>)
 8005886:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005888:	f003 0302 	and.w	r3, r3, #2
 800588c:	2b00      	cmp	r3, #0
 800588e:	d1f0      	bne.n	8005872 <HAL_RCC_OscConfig+0x5ba>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	f003 0320 	and.w	r3, r3, #32
 8005898:	2b00      	cmp	r3, #0
 800589a:	d043      	beq.n	8005924 <HAL_RCC_OscConfig+0x66c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	699b      	ldr	r3, [r3, #24]
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	d008      	beq.n	80058b6 <HAL_RCC_OscConfig+0x5fe>
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	699b      	ldr	r3, [r3, #24]
 80058a8:	2b01      	cmp	r3, #1
 80058aa:	d004      	beq.n	80058b6 <HAL_RCC_OscConfig+0x5fe>
 80058ac:	f44f 7126 	mov.w	r1, #664	@ 0x298
 80058b0:	4867      	ldr	r0, [pc, #412]	@ (8005a50 <HAL_RCC_OscConfig+0x798>)
 80058b2:	f7fb fbc1 	bl	8001038 <assert_failed>

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	699b      	ldr	r3, [r3, #24]
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d019      	beq.n	80058f2 <HAL_RCC_OscConfig+0x63a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80058be:	4b63      	ldr	r3, [pc, #396]	@ (8005a4c <HAL_RCC_OscConfig+0x794>)
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	4a62      	ldr	r2, [pc, #392]	@ (8005a4c <HAL_RCC_OscConfig+0x794>)
 80058c4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80058c8:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80058ca:	f7fc f8fb 	bl	8001ac4 <HAL_GetTick>
 80058ce:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80058d0:	e008      	b.n	80058e4 <HAL_RCC_OscConfig+0x62c>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80058d2:	f7fc f8f7 	bl	8001ac4 <HAL_GetTick>
 80058d6:	4602      	mov	r2, r0
 80058d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058da:	1ad3      	subs	r3, r2, r3
 80058dc:	2b02      	cmp	r3, #2
 80058de:	d901      	bls.n	80058e4 <HAL_RCC_OscConfig+0x62c>
        {
          return HAL_TIMEOUT;
 80058e0:	2303      	movs	r3, #3
 80058e2:	e28f      	b.n	8005e04 <HAL_RCC_OscConfig+0xb4c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80058e4:	4b59      	ldr	r3, [pc, #356]	@ (8005a4c <HAL_RCC_OscConfig+0x794>)
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	d0f0      	beq.n	80058d2 <HAL_RCC_OscConfig+0x61a>
 80058f0:	e018      	b.n	8005924 <HAL_RCC_OscConfig+0x66c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80058f2:	4b56      	ldr	r3, [pc, #344]	@ (8005a4c <HAL_RCC_OscConfig+0x794>)
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	4a55      	ldr	r2, [pc, #340]	@ (8005a4c <HAL_RCC_OscConfig+0x794>)
 80058f8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80058fc:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80058fe:	f7fc f8e1 	bl	8001ac4 <HAL_GetTick>
 8005902:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8005904:	e008      	b.n	8005918 <HAL_RCC_OscConfig+0x660>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005906:	f7fc f8dd 	bl	8001ac4 <HAL_GetTick>
 800590a:	4602      	mov	r2, r0
 800590c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800590e:	1ad3      	subs	r3, r2, r3
 8005910:	2b02      	cmp	r3, #2
 8005912:	d901      	bls.n	8005918 <HAL_RCC_OscConfig+0x660>
        {
          return HAL_TIMEOUT;
 8005914:	2303      	movs	r3, #3
 8005916:	e275      	b.n	8005e04 <HAL_RCC_OscConfig+0xb4c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8005918:	4b4c      	ldr	r3, [pc, #304]	@ (8005a4c <HAL_RCC_OscConfig+0x794>)
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005920:	2b00      	cmp	r3, #0
 8005922:	d1f0      	bne.n	8005906 <HAL_RCC_OscConfig+0x64e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	f003 0304 	and.w	r3, r3, #4
 800592c:	2b00      	cmp	r3, #0
 800592e:	f000 8099 	beq.w	8005a64 <HAL_RCC_OscConfig+0x7ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	689b      	ldr	r3, [r3, #8]
 8005936:	2b00      	cmp	r3, #0
 8005938:	d00c      	beq.n	8005954 <HAL_RCC_OscConfig+0x69c>
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	689b      	ldr	r3, [r3, #8]
 800593e:	2b01      	cmp	r3, #1
 8005940:	d008      	beq.n	8005954 <HAL_RCC_OscConfig+0x69c>
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	689b      	ldr	r3, [r3, #8]
 8005946:	2b05      	cmp	r3, #5
 8005948:	d004      	beq.n	8005954 <HAL_RCC_OscConfig+0x69c>
 800594a:	f240 21c2 	movw	r1, #706	@ 0x2c2
 800594e:	4840      	ldr	r0, [pc, #256]	@ (8005a50 <HAL_RCC_OscConfig+0x798>)
 8005950:	f7fb fb72 	bl	8001038 <assert_failed>

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8005954:	4b3f      	ldr	r3, [pc, #252]	@ (8005a54 <HAL_RCC_OscConfig+0x79c>)
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	4a3e      	ldr	r2, [pc, #248]	@ (8005a54 <HAL_RCC_OscConfig+0x79c>)
 800595a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800595e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005960:	f7fc f8b0 	bl	8001ac4 <HAL_GetTick>
 8005964:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005966:	e008      	b.n	800597a <HAL_RCC_OscConfig+0x6c2>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005968:	f7fc f8ac 	bl	8001ac4 <HAL_GetTick>
 800596c:	4602      	mov	r2, r0
 800596e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005970:	1ad3      	subs	r3, r2, r3
 8005972:	2b64      	cmp	r3, #100	@ 0x64
 8005974:	d901      	bls.n	800597a <HAL_RCC_OscConfig+0x6c2>
      {
        return HAL_TIMEOUT;
 8005976:	2303      	movs	r3, #3
 8005978:	e244      	b.n	8005e04 <HAL_RCC_OscConfig+0xb4c>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800597a:	4b36      	ldr	r3, [pc, #216]	@ (8005a54 <HAL_RCC_OscConfig+0x79c>)
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005982:	2b00      	cmp	r3, #0
 8005984:	d0f0      	beq.n	8005968 <HAL_RCC_OscConfig+0x6b0>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	689b      	ldr	r3, [r3, #8]
 800598a:	2b01      	cmp	r3, #1
 800598c:	d106      	bne.n	800599c <HAL_RCC_OscConfig+0x6e4>
 800598e:	4b2f      	ldr	r3, [pc, #188]	@ (8005a4c <HAL_RCC_OscConfig+0x794>)
 8005990:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005992:	4a2e      	ldr	r2, [pc, #184]	@ (8005a4c <HAL_RCC_OscConfig+0x794>)
 8005994:	f043 0301 	orr.w	r3, r3, #1
 8005998:	6713      	str	r3, [r2, #112]	@ 0x70
 800599a:	e02d      	b.n	80059f8 <HAL_RCC_OscConfig+0x740>
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	689b      	ldr	r3, [r3, #8]
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	d10c      	bne.n	80059be <HAL_RCC_OscConfig+0x706>
 80059a4:	4b29      	ldr	r3, [pc, #164]	@ (8005a4c <HAL_RCC_OscConfig+0x794>)
 80059a6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80059a8:	4a28      	ldr	r2, [pc, #160]	@ (8005a4c <HAL_RCC_OscConfig+0x794>)
 80059aa:	f023 0301 	bic.w	r3, r3, #1
 80059ae:	6713      	str	r3, [r2, #112]	@ 0x70
 80059b0:	4b26      	ldr	r3, [pc, #152]	@ (8005a4c <HAL_RCC_OscConfig+0x794>)
 80059b2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80059b4:	4a25      	ldr	r2, [pc, #148]	@ (8005a4c <HAL_RCC_OscConfig+0x794>)
 80059b6:	f023 0304 	bic.w	r3, r3, #4
 80059ba:	6713      	str	r3, [r2, #112]	@ 0x70
 80059bc:	e01c      	b.n	80059f8 <HAL_RCC_OscConfig+0x740>
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	689b      	ldr	r3, [r3, #8]
 80059c2:	2b05      	cmp	r3, #5
 80059c4:	d10c      	bne.n	80059e0 <HAL_RCC_OscConfig+0x728>
 80059c6:	4b21      	ldr	r3, [pc, #132]	@ (8005a4c <HAL_RCC_OscConfig+0x794>)
 80059c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80059ca:	4a20      	ldr	r2, [pc, #128]	@ (8005a4c <HAL_RCC_OscConfig+0x794>)
 80059cc:	f043 0304 	orr.w	r3, r3, #4
 80059d0:	6713      	str	r3, [r2, #112]	@ 0x70
 80059d2:	4b1e      	ldr	r3, [pc, #120]	@ (8005a4c <HAL_RCC_OscConfig+0x794>)
 80059d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80059d6:	4a1d      	ldr	r2, [pc, #116]	@ (8005a4c <HAL_RCC_OscConfig+0x794>)
 80059d8:	f043 0301 	orr.w	r3, r3, #1
 80059dc:	6713      	str	r3, [r2, #112]	@ 0x70
 80059de:	e00b      	b.n	80059f8 <HAL_RCC_OscConfig+0x740>
 80059e0:	4b1a      	ldr	r3, [pc, #104]	@ (8005a4c <HAL_RCC_OscConfig+0x794>)
 80059e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80059e4:	4a19      	ldr	r2, [pc, #100]	@ (8005a4c <HAL_RCC_OscConfig+0x794>)
 80059e6:	f023 0301 	bic.w	r3, r3, #1
 80059ea:	6713      	str	r3, [r2, #112]	@ 0x70
 80059ec:	4b17      	ldr	r3, [pc, #92]	@ (8005a4c <HAL_RCC_OscConfig+0x794>)
 80059ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80059f0:	4a16      	ldr	r2, [pc, #88]	@ (8005a4c <HAL_RCC_OscConfig+0x794>)
 80059f2:	f023 0304 	bic.w	r3, r3, #4
 80059f6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	689b      	ldr	r3, [r3, #8]
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d015      	beq.n	8005a2c <HAL_RCC_OscConfig+0x774>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005a00:	f7fc f860 	bl	8001ac4 <HAL_GetTick>
 8005a04:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005a06:	e00a      	b.n	8005a1e <HAL_RCC_OscConfig+0x766>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005a08:	f7fc f85c 	bl	8001ac4 <HAL_GetTick>
 8005a0c:	4602      	mov	r2, r0
 8005a0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a10:	1ad3      	subs	r3, r2, r3
 8005a12:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005a16:	4293      	cmp	r3, r2
 8005a18:	d901      	bls.n	8005a1e <HAL_RCC_OscConfig+0x766>
        {
          return HAL_TIMEOUT;
 8005a1a:	2303      	movs	r3, #3
 8005a1c:	e1f2      	b.n	8005e04 <HAL_RCC_OscConfig+0xb4c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005a1e:	4b0b      	ldr	r3, [pc, #44]	@ (8005a4c <HAL_RCC_OscConfig+0x794>)
 8005a20:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a22:	f003 0302 	and.w	r3, r3, #2
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d0ee      	beq.n	8005a08 <HAL_RCC_OscConfig+0x750>
 8005a2a:	e01b      	b.n	8005a64 <HAL_RCC_OscConfig+0x7ac>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005a2c:	f7fc f84a 	bl	8001ac4 <HAL_GetTick>
 8005a30:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8005a32:	e011      	b.n	8005a58 <HAL_RCC_OscConfig+0x7a0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005a34:	f7fc f846 	bl	8001ac4 <HAL_GetTick>
 8005a38:	4602      	mov	r2, r0
 8005a3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a3c:	1ad3      	subs	r3, r2, r3
 8005a3e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005a42:	4293      	cmp	r3, r2
 8005a44:	d908      	bls.n	8005a58 <HAL_RCC_OscConfig+0x7a0>
        {
          return HAL_TIMEOUT;
 8005a46:	2303      	movs	r3, #3
 8005a48:	e1dc      	b.n	8005e04 <HAL_RCC_OscConfig+0xb4c>
 8005a4a:	bf00      	nop
 8005a4c:	58024400 	.word	0x58024400
 8005a50:	0800def4 	.word	0x0800def4
 8005a54:	58024800 	.word	0x58024800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8005a58:	4b97      	ldr	r3, [pc, #604]	@ (8005cb8 <HAL_RCC_OscConfig+0xa00>)
 8005a5a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a5c:	f003 0302 	and.w	r3, r3, #2
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d1e7      	bne.n	8005a34 <HAL_RCC_OscConfig+0x77c>
      }
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d00c      	beq.n	8005a86 <HAL_RCC_OscConfig+0x7ce>
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a70:	2b01      	cmp	r3, #1
 8005a72:	d008      	beq.n	8005a86 <HAL_RCC_OscConfig+0x7ce>
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a78:	2b02      	cmp	r3, #2
 8005a7a:	d004      	beq.n	8005a86 <HAL_RCC_OscConfig+0x7ce>
 8005a7c:	f44f 713d 	mov.w	r1, #756	@ 0x2f4
 8005a80:	488e      	ldr	r0, [pc, #568]	@ (8005cbc <HAL_RCC_OscConfig+0xa04>)
 8005a82:	f7fb fad9 	bl	8001038 <assert_failed>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	f000 81b9 	beq.w	8005e02 <HAL_RCC_OscConfig+0xb4a>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8005a90:	4b89      	ldr	r3, [pc, #548]	@ (8005cb8 <HAL_RCC_OscConfig+0xa00>)
 8005a92:	691b      	ldr	r3, [r3, #16]
 8005a94:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005a98:	2b18      	cmp	r3, #24
 8005a9a:	f000 813f 	beq.w	8005d1c <HAL_RCC_OscConfig+0xa64>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005aa2:	2b02      	cmp	r3, #2
 8005aa4:	f040 8120 	bne.w	8005ce8 <HAL_RCC_OscConfig+0xa30>
      {
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005aac:	2b01      	cmp	r3, #1
 8005aae:	d010      	beq.n	8005ad2 <HAL_RCC_OscConfig+0x81a>
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	d00c      	beq.n	8005ad2 <HAL_RCC_OscConfig+0x81a>
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005abc:	2b03      	cmp	r3, #3
 8005abe:	d008      	beq.n	8005ad2 <HAL_RCC_OscConfig+0x81a>
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ac4:	2b02      	cmp	r3, #2
 8005ac6:	d004      	beq.n	8005ad2 <HAL_RCC_OscConfig+0x81a>
 8005ac8:	f240 21fd 	movw	r1, #765	@ 0x2fd
 8005acc:	487b      	ldr	r0, [pc, #492]	@ (8005cbc <HAL_RCC_OscConfig+0xa04>)
 8005ace:	f7fb fab3 	bl	8001038 <assert_failed>
        assert_param(IS_RCC_PLLRGE_VALUE(RCC_OscInitStruct->PLL.PLLRGE));
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d010      	beq.n	8005afc <HAL_RCC_OscConfig+0x844>
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ade:	2b04      	cmp	r3, #4
 8005ae0:	d00c      	beq.n	8005afc <HAL_RCC_OscConfig+0x844>
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ae6:	2b08      	cmp	r3, #8
 8005ae8:	d008      	beq.n	8005afc <HAL_RCC_OscConfig+0x844>
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005aee:	2b0c      	cmp	r3, #12
 8005af0:	d004      	beq.n	8005afc <HAL_RCC_OscConfig+0x844>
 8005af2:	f240 21fe 	movw	r1, #766	@ 0x2fe
 8005af6:	4871      	ldr	r0, [pc, #452]	@ (8005cbc <HAL_RCC_OscConfig+0xa04>)
 8005af8:	f7fb fa9e 	bl	8001038 <assert_failed>
        assert_param(IS_RCC_PLLVCO_VALUE(RCC_OscInitStruct->PLL.PLLVCOSEL));
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d008      	beq.n	8005b16 <HAL_RCC_OscConfig+0x85e>
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b08:	2b02      	cmp	r3, #2
 8005b0a:	d004      	beq.n	8005b16 <HAL_RCC_OscConfig+0x85e>
 8005b0c:	f240 21ff 	movw	r1, #767	@ 0x2ff
 8005b10:	486a      	ldr	r0, [pc, #424]	@ (8005cbc <HAL_RCC_OscConfig+0xa04>)
 8005b12:	f7fb fa91 	bl	8001038 <assert_failed>
        assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d003      	beq.n	8005b26 <HAL_RCC_OscConfig+0x86e>
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b22:	2b3f      	cmp	r3, #63	@ 0x3f
 8005b24:	d904      	bls.n	8005b30 <HAL_RCC_OscConfig+0x878>
 8005b26:	f44f 7140 	mov.w	r1, #768	@ 0x300
 8005b2a:	4864      	ldr	r0, [pc, #400]	@ (8005cbc <HAL_RCC_OscConfig+0xa04>)
 8005b2c:	f7fb fa84 	bl	8001038 <assert_failed>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b34:	2b03      	cmp	r3, #3
 8005b36:	d904      	bls.n	8005b42 <HAL_RCC_OscConfig+0x88a>
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b3c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005b40:	d904      	bls.n	8005b4c <HAL_RCC_OscConfig+0x894>
 8005b42:	f240 3101 	movw	r1, #769	@ 0x301
 8005b46:	485d      	ldr	r0, [pc, #372]	@ (8005cbc <HAL_RCC_OscConfig+0xa04>)
 8005b48:	f7fb fa76 	bl	8001038 <assert_failed>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005b50:	2b00      	cmp	r3, #0
 8005b52:	d003      	beq.n	8005b5c <HAL_RCC_OscConfig+0x8a4>
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005b58:	2b80      	cmp	r3, #128	@ 0x80
 8005b5a:	d904      	bls.n	8005b66 <HAL_RCC_OscConfig+0x8ae>
 8005b5c:	f240 3102 	movw	r1, #770	@ 0x302
 8005b60:	4856      	ldr	r0, [pc, #344]	@ (8005cbc <HAL_RCC_OscConfig+0xa04>)
 8005b62:	f7fb fa69 	bl	8001038 <assert_failed>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d003      	beq.n	8005b76 <HAL_RCC_OscConfig+0x8be>
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b72:	2b80      	cmp	r3, #128	@ 0x80
 8005b74:	d904      	bls.n	8005b80 <HAL_RCC_OscConfig+0x8c8>
 8005b76:	f240 3103 	movw	r1, #771	@ 0x303
 8005b7a:	4850      	ldr	r0, [pc, #320]	@ (8005cbc <HAL_RCC_OscConfig+0xa04>)
 8005b7c:	f7fb fa5c 	bl	8001038 <assert_failed>
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	d003      	beq.n	8005b90 <HAL_RCC_OscConfig+0x8d8>
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005b8c:	2b80      	cmp	r3, #128	@ 0x80
 8005b8e:	d904      	bls.n	8005b9a <HAL_RCC_OscConfig+0x8e2>
 8005b90:	f44f 7141 	mov.w	r1, #772	@ 0x304
 8005b94:	4849      	ldr	r0, [pc, #292]	@ (8005cbc <HAL_RCC_OscConfig+0xa04>)
 8005b96:	f7fb fa4f 	bl	8001038 <assert_failed>
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005b9e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005ba2:	d304      	bcc.n	8005bae <HAL_RCC_OscConfig+0x8f6>
 8005ba4:	f240 3105 	movw	r1, #773	@ 0x305
 8005ba8:	4844      	ldr	r0, [pc, #272]	@ (8005cbc <HAL_RCC_OscConfig+0xa04>)
 8005baa:	f7fb fa45 	bl	8001038 <assert_failed>

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005bae:	4b42      	ldr	r3, [pc, #264]	@ (8005cb8 <HAL_RCC_OscConfig+0xa00>)
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	4a41      	ldr	r2, [pc, #260]	@ (8005cb8 <HAL_RCC_OscConfig+0xa00>)
 8005bb4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005bb8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005bba:	f7fb ff83 	bl	8001ac4 <HAL_GetTick>
 8005bbe:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005bc0:	e008      	b.n	8005bd4 <HAL_RCC_OscConfig+0x91c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005bc2:	f7fb ff7f 	bl	8001ac4 <HAL_GetTick>
 8005bc6:	4602      	mov	r2, r0
 8005bc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bca:	1ad3      	subs	r3, r2, r3
 8005bcc:	2b02      	cmp	r3, #2
 8005bce:	d901      	bls.n	8005bd4 <HAL_RCC_OscConfig+0x91c>
          {
            return HAL_TIMEOUT;
 8005bd0:	2303      	movs	r3, #3
 8005bd2:	e117      	b.n	8005e04 <HAL_RCC_OscConfig+0xb4c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005bd4:	4b38      	ldr	r3, [pc, #224]	@ (8005cb8 <HAL_RCC_OscConfig+0xa00>)
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	d1f0      	bne.n	8005bc2 <HAL_RCC_OscConfig+0x90a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005be0:	4b35      	ldr	r3, [pc, #212]	@ (8005cb8 <HAL_RCC_OscConfig+0xa00>)
 8005be2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005be4:	4b36      	ldr	r3, [pc, #216]	@ (8005cc0 <HAL_RCC_OscConfig+0xa08>)
 8005be6:	4013      	ands	r3, r2
 8005be8:	687a      	ldr	r2, [r7, #4]
 8005bea:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8005bec:	687a      	ldr	r2, [r7, #4]
 8005bee:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8005bf0:	0112      	lsls	r2, r2, #4
 8005bf2:	430a      	orrs	r2, r1
 8005bf4:	4930      	ldr	r1, [pc, #192]	@ (8005cb8 <HAL_RCC_OscConfig+0xa00>)
 8005bf6:	4313      	orrs	r3, r2
 8005bf8:	628b      	str	r3, [r1, #40]	@ 0x28
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005bfe:	3b01      	subs	r3, #1
 8005c00:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005c08:	3b01      	subs	r3, #1
 8005c0a:	025b      	lsls	r3, r3, #9
 8005c0c:	b29b      	uxth	r3, r3
 8005c0e:	431a      	orrs	r2, r3
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c14:	3b01      	subs	r3, #1
 8005c16:	041b      	lsls	r3, r3, #16
 8005c18:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8005c1c:	431a      	orrs	r2, r3
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005c22:	3b01      	subs	r3, #1
 8005c24:	061b      	lsls	r3, r3, #24
 8005c26:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8005c2a:	4923      	ldr	r1, [pc, #140]	@ (8005cb8 <HAL_RCC_OscConfig+0xa00>)
 8005c2c:	4313      	orrs	r3, r2
 8005c2e:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8005c30:	4b21      	ldr	r3, [pc, #132]	@ (8005cb8 <HAL_RCC_OscConfig+0xa00>)
 8005c32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c34:	4a20      	ldr	r2, [pc, #128]	@ (8005cb8 <HAL_RCC_OscConfig+0xa00>)
 8005c36:	f023 0301 	bic.w	r3, r3, #1
 8005c3a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8005c3c:	4b1e      	ldr	r3, [pc, #120]	@ (8005cb8 <HAL_RCC_OscConfig+0xa00>)
 8005c3e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005c40:	4b20      	ldr	r3, [pc, #128]	@ (8005cc4 <HAL_RCC_OscConfig+0xa0c>)
 8005c42:	4013      	ands	r3, r2
 8005c44:	687a      	ldr	r2, [r7, #4]
 8005c46:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8005c48:	00d2      	lsls	r2, r2, #3
 8005c4a:	491b      	ldr	r1, [pc, #108]	@ (8005cb8 <HAL_RCC_OscConfig+0xa00>)
 8005c4c:	4313      	orrs	r3, r2
 8005c4e:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8005c50:	4b19      	ldr	r3, [pc, #100]	@ (8005cb8 <HAL_RCC_OscConfig+0xa00>)
 8005c52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c54:	f023 020c 	bic.w	r2, r3, #12
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c5c:	4916      	ldr	r1, [pc, #88]	@ (8005cb8 <HAL_RCC_OscConfig+0xa00>)
 8005c5e:	4313      	orrs	r3, r2
 8005c60:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8005c62:	4b15      	ldr	r3, [pc, #84]	@ (8005cb8 <HAL_RCC_OscConfig+0xa00>)
 8005c64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c66:	f023 0202 	bic.w	r2, r3, #2
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005c6e:	4912      	ldr	r1, [pc, #72]	@ (8005cb8 <HAL_RCC_OscConfig+0xa00>)
 8005c70:	4313      	orrs	r3, r2
 8005c72:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8005c74:	4b10      	ldr	r3, [pc, #64]	@ (8005cb8 <HAL_RCC_OscConfig+0xa00>)
 8005c76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c78:	4a0f      	ldr	r2, [pc, #60]	@ (8005cb8 <HAL_RCC_OscConfig+0xa00>)
 8005c7a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005c7e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005c80:	4b0d      	ldr	r3, [pc, #52]	@ (8005cb8 <HAL_RCC_OscConfig+0xa00>)
 8005c82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c84:	4a0c      	ldr	r2, [pc, #48]	@ (8005cb8 <HAL_RCC_OscConfig+0xa00>)
 8005c86:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005c8a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8005c8c:	4b0a      	ldr	r3, [pc, #40]	@ (8005cb8 <HAL_RCC_OscConfig+0xa00>)
 8005c8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c90:	4a09      	ldr	r2, [pc, #36]	@ (8005cb8 <HAL_RCC_OscConfig+0xa00>)
 8005c92:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005c96:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8005c98:	4b07      	ldr	r3, [pc, #28]	@ (8005cb8 <HAL_RCC_OscConfig+0xa00>)
 8005c9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c9c:	4a06      	ldr	r2, [pc, #24]	@ (8005cb8 <HAL_RCC_OscConfig+0xa00>)
 8005c9e:	f043 0301 	orr.w	r3, r3, #1
 8005ca2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005ca4:	4b04      	ldr	r3, [pc, #16]	@ (8005cb8 <HAL_RCC_OscConfig+0xa00>)
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	4a03      	ldr	r2, [pc, #12]	@ (8005cb8 <HAL_RCC_OscConfig+0xa00>)
 8005caa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005cae:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005cb0:	f7fb ff08 	bl	8001ac4 <HAL_GetTick>
 8005cb4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005cb6:	e010      	b.n	8005cda <HAL_RCC_OscConfig+0xa22>
 8005cb8:	58024400 	.word	0x58024400
 8005cbc:	0800def4 	.word	0x0800def4
 8005cc0:	fffffc0c 	.word	0xfffffc0c
 8005cc4:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005cc8:	f7fb fefc 	bl	8001ac4 <HAL_GetTick>
 8005ccc:	4602      	mov	r2, r0
 8005cce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cd0:	1ad3      	subs	r3, r2, r3
 8005cd2:	2b02      	cmp	r3, #2
 8005cd4:	d901      	bls.n	8005cda <HAL_RCC_OscConfig+0xa22>
          {
            return HAL_TIMEOUT;
 8005cd6:	2303      	movs	r3, #3
 8005cd8:	e094      	b.n	8005e04 <HAL_RCC_OscConfig+0xb4c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005cda:	4b4c      	ldr	r3, [pc, #304]	@ (8005e0c <HAL_RCC_OscConfig+0xb54>)
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d0f0      	beq.n	8005cc8 <HAL_RCC_OscConfig+0xa10>
 8005ce6:	e08c      	b.n	8005e02 <HAL_RCC_OscConfig+0xb4a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005ce8:	4b48      	ldr	r3, [pc, #288]	@ (8005e0c <HAL_RCC_OscConfig+0xb54>)
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	4a47      	ldr	r2, [pc, #284]	@ (8005e0c <HAL_RCC_OscConfig+0xb54>)
 8005cee:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005cf2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005cf4:	f7fb fee6 	bl	8001ac4 <HAL_GetTick>
 8005cf8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005cfa:	e008      	b.n	8005d0e <HAL_RCC_OscConfig+0xa56>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005cfc:	f7fb fee2 	bl	8001ac4 <HAL_GetTick>
 8005d00:	4602      	mov	r2, r0
 8005d02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d04:	1ad3      	subs	r3, r2, r3
 8005d06:	2b02      	cmp	r3, #2
 8005d08:	d901      	bls.n	8005d0e <HAL_RCC_OscConfig+0xa56>
          {
            return HAL_TIMEOUT;
 8005d0a:	2303      	movs	r3, #3
 8005d0c:	e07a      	b.n	8005e04 <HAL_RCC_OscConfig+0xb4c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005d0e:	4b3f      	ldr	r3, [pc, #252]	@ (8005e0c <HAL_RCC_OscConfig+0xb54>)
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d1f0      	bne.n	8005cfc <HAL_RCC_OscConfig+0xa44>
 8005d1a:	e072      	b.n	8005e02 <HAL_RCC_OscConfig+0xb4a>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8005d1c:	4b3b      	ldr	r3, [pc, #236]	@ (8005e0c <HAL_RCC_OscConfig+0xb54>)
 8005d1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d20:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8005d22:	4b3a      	ldr	r3, [pc, #232]	@ (8005e0c <HAL_RCC_OscConfig+0xb54>)
 8005d24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d26:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d2c:	2b01      	cmp	r3, #1
 8005d2e:	d031      	beq.n	8005d94 <HAL_RCC_OscConfig+0xadc>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005d30:	693b      	ldr	r3, [r7, #16]
 8005d32:	f003 0203 	and.w	r2, r3, #3
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005d3a:	429a      	cmp	r2, r3
 8005d3c:	d12a      	bne.n	8005d94 <HAL_RCC_OscConfig+0xadc>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8005d3e:	693b      	ldr	r3, [r7, #16]
 8005d40:	091b      	lsrs	r3, r3, #4
 8005d42:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005d4a:	429a      	cmp	r2, r3
 8005d4c:	d122      	bne.n	8005d94 <HAL_RCC_OscConfig+0xadc>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d58:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8005d5a:	429a      	cmp	r2, r3
 8005d5c:	d11a      	bne.n	8005d94 <HAL_RCC_OscConfig+0xadc>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	0a5b      	lsrs	r3, r3, #9
 8005d62:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005d6a:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8005d6c:	429a      	cmp	r2, r3
 8005d6e:	d111      	bne.n	8005d94 <HAL_RCC_OscConfig+0xadc>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	0c1b      	lsrs	r3, r3, #16
 8005d74:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d7c:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8005d7e:	429a      	cmp	r2, r3
 8005d80:	d108      	bne.n	8005d94 <HAL_RCC_OscConfig+0xadc>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	0e1b      	lsrs	r3, r3, #24
 8005d86:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d8e:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8005d90:	429a      	cmp	r2, r3
 8005d92:	d001      	beq.n	8005d98 <HAL_RCC_OscConfig+0xae0>
      {
        return HAL_ERROR;
 8005d94:	2301      	movs	r3, #1
 8005d96:	e035      	b.n	8005e04 <HAL_RCC_OscConfig+0xb4c>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8005d98:	4b1c      	ldr	r3, [pc, #112]	@ (8005e0c <HAL_RCC_OscConfig+0xb54>)
 8005d9a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005d9c:	08db      	lsrs	r3, r3, #3
 8005d9e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005da2:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005da8:	693a      	ldr	r2, [r7, #16]
 8005daa:	429a      	cmp	r2, r3
 8005dac:	d029      	beq.n	8005e02 <HAL_RCC_OscConfig+0xb4a>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005db2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005db6:	d304      	bcc.n	8005dc2 <HAL_RCC_OscConfig+0xb0a>
 8005db8:	f44f 715b 	mov.w	r1, #876	@ 0x36c
 8005dbc:	4814      	ldr	r0, [pc, #80]	@ (8005e10 <HAL_RCC_OscConfig+0xb58>)
 8005dbe:	f7fb f93b 	bl	8001038 <assert_failed>
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8005dc2:	4b12      	ldr	r3, [pc, #72]	@ (8005e0c <HAL_RCC_OscConfig+0xb54>)
 8005dc4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005dc6:	4a11      	ldr	r2, [pc, #68]	@ (8005e0c <HAL_RCC_OscConfig+0xb54>)
 8005dc8:	f023 0301 	bic.w	r3, r3, #1
 8005dcc:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005dce:	f7fb fe79 	bl	8001ac4 <HAL_GetTick>
 8005dd2:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8005dd4:	bf00      	nop
 8005dd6:	f7fb fe75 	bl	8001ac4 <HAL_GetTick>
 8005dda:	4602      	mov	r2, r0
 8005ddc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005dde:	4293      	cmp	r3, r2
 8005de0:	d0f9      	beq.n	8005dd6 <HAL_RCC_OscConfig+0xb1e>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8005de2:	4b0a      	ldr	r3, [pc, #40]	@ (8005e0c <HAL_RCC_OscConfig+0xb54>)
 8005de4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005de6:	4b0b      	ldr	r3, [pc, #44]	@ (8005e14 <HAL_RCC_OscConfig+0xb5c>)
 8005de8:	4013      	ands	r3, r2
 8005dea:	687a      	ldr	r2, [r7, #4]
 8005dec:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8005dee:	00d2      	lsls	r2, r2, #3
 8005df0:	4906      	ldr	r1, [pc, #24]	@ (8005e0c <HAL_RCC_OscConfig+0xb54>)
 8005df2:	4313      	orrs	r3, r2
 8005df4:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8005df6:	4b05      	ldr	r3, [pc, #20]	@ (8005e0c <HAL_RCC_OscConfig+0xb54>)
 8005df8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005dfa:	4a04      	ldr	r2, [pc, #16]	@ (8005e0c <HAL_RCC_OscConfig+0xb54>)
 8005dfc:	f043 0301 	orr.w	r3, r3, #1
 8005e00:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8005e02:	2300      	movs	r3, #0
}
 8005e04:	4618      	mov	r0, r3
 8005e06:	3730      	adds	r7, #48	@ 0x30
 8005e08:	46bd      	mov	sp, r7
 8005e0a:	bd80      	pop	{r7, pc}
 8005e0c:	58024400 	.word	0x58024400
 8005e10:	0800def4 	.word	0x0800def4
 8005e14:	ffff0007 	.word	0xffff0007

08005e18 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005e18:	b580      	push	{r7, lr}
 8005e1a:	b086      	sub	sp, #24
 8005e1c:	af00      	add	r7, sp, #0
 8005e1e:	6078      	str	r0, [r7, #4]
 8005e20:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	d101      	bne.n	8005e2c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005e28:	2301      	movs	r3, #1
 8005e2a:	e354      	b.n	80064d6 <HAL_RCC_ClockConfig+0x6be>
  }

  /* Check the parameters */
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	d003      	beq.n	8005e3c <HAL_RCC_ClockConfig+0x24>
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	2b3f      	cmp	r3, #63	@ 0x3f
 8005e3a:	d904      	bls.n	8005e46 <HAL_RCC_ClockConfig+0x2e>
 8005e3c:	f240 31a7 	movw	r1, #935	@ 0x3a7
 8005e40:	4827      	ldr	r0, [pc, #156]	@ (8005ee0 <HAL_RCC_ClockConfig+0xc8>)
 8005e42:	f7fb f8f9 	bl	8001038 <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 8005e46:	683b      	ldr	r3, [r7, #0]
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	d031      	beq.n	8005eb0 <HAL_RCC_ClockConfig+0x98>
 8005e4c:	683b      	ldr	r3, [r7, #0]
 8005e4e:	2b01      	cmp	r3, #1
 8005e50:	d02e      	beq.n	8005eb0 <HAL_RCC_ClockConfig+0x98>
 8005e52:	683b      	ldr	r3, [r7, #0]
 8005e54:	2b02      	cmp	r3, #2
 8005e56:	d02b      	beq.n	8005eb0 <HAL_RCC_ClockConfig+0x98>
 8005e58:	683b      	ldr	r3, [r7, #0]
 8005e5a:	2b03      	cmp	r3, #3
 8005e5c:	d028      	beq.n	8005eb0 <HAL_RCC_ClockConfig+0x98>
 8005e5e:	683b      	ldr	r3, [r7, #0]
 8005e60:	2b04      	cmp	r3, #4
 8005e62:	d025      	beq.n	8005eb0 <HAL_RCC_ClockConfig+0x98>
 8005e64:	683b      	ldr	r3, [r7, #0]
 8005e66:	2b05      	cmp	r3, #5
 8005e68:	d022      	beq.n	8005eb0 <HAL_RCC_ClockConfig+0x98>
 8005e6a:	683b      	ldr	r3, [r7, #0]
 8005e6c:	2b06      	cmp	r3, #6
 8005e6e:	d01f      	beq.n	8005eb0 <HAL_RCC_ClockConfig+0x98>
 8005e70:	683b      	ldr	r3, [r7, #0]
 8005e72:	2b07      	cmp	r3, #7
 8005e74:	d01c      	beq.n	8005eb0 <HAL_RCC_ClockConfig+0x98>
 8005e76:	683b      	ldr	r3, [r7, #0]
 8005e78:	2b08      	cmp	r3, #8
 8005e7a:	d019      	beq.n	8005eb0 <HAL_RCC_ClockConfig+0x98>
 8005e7c:	683b      	ldr	r3, [r7, #0]
 8005e7e:	2b09      	cmp	r3, #9
 8005e80:	d016      	beq.n	8005eb0 <HAL_RCC_ClockConfig+0x98>
 8005e82:	683b      	ldr	r3, [r7, #0]
 8005e84:	2b0a      	cmp	r3, #10
 8005e86:	d013      	beq.n	8005eb0 <HAL_RCC_ClockConfig+0x98>
 8005e88:	683b      	ldr	r3, [r7, #0]
 8005e8a:	2b0b      	cmp	r3, #11
 8005e8c:	d010      	beq.n	8005eb0 <HAL_RCC_ClockConfig+0x98>
 8005e8e:	683b      	ldr	r3, [r7, #0]
 8005e90:	2b0c      	cmp	r3, #12
 8005e92:	d00d      	beq.n	8005eb0 <HAL_RCC_ClockConfig+0x98>
 8005e94:	683b      	ldr	r3, [r7, #0]
 8005e96:	2b0d      	cmp	r3, #13
 8005e98:	d00a      	beq.n	8005eb0 <HAL_RCC_ClockConfig+0x98>
 8005e9a:	683b      	ldr	r3, [r7, #0]
 8005e9c:	2b0e      	cmp	r3, #14
 8005e9e:	d007      	beq.n	8005eb0 <HAL_RCC_ClockConfig+0x98>
 8005ea0:	683b      	ldr	r3, [r7, #0]
 8005ea2:	2b0f      	cmp	r3, #15
 8005ea4:	d004      	beq.n	8005eb0 <HAL_RCC_ClockConfig+0x98>
 8005ea6:	f44f 716a 	mov.w	r1, #936	@ 0x3a8
 8005eaa:	480d      	ldr	r0, [pc, #52]	@ (8005ee0 <HAL_RCC_ClockConfig+0xc8>)
 8005eac:	f7fb f8c4 	bl	8001038 <assert_failed>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005eb0:	4b0c      	ldr	r3, [pc, #48]	@ (8005ee4 <HAL_RCC_ClockConfig+0xcc>)
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	f003 030f 	and.w	r3, r3, #15
 8005eb8:	683a      	ldr	r2, [r7, #0]
 8005eba:	429a      	cmp	r2, r3
 8005ebc:	d914      	bls.n	8005ee8 <HAL_RCC_ClockConfig+0xd0>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005ebe:	4b09      	ldr	r3, [pc, #36]	@ (8005ee4 <HAL_RCC_ClockConfig+0xcc>)
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	f023 020f 	bic.w	r2, r3, #15
 8005ec6:	4907      	ldr	r1, [pc, #28]	@ (8005ee4 <HAL_RCC_ClockConfig+0xcc>)
 8005ec8:	683b      	ldr	r3, [r7, #0]
 8005eca:	4313      	orrs	r3, r2
 8005ecc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005ece:	4b05      	ldr	r3, [pc, #20]	@ (8005ee4 <HAL_RCC_ClockConfig+0xcc>)
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	f003 030f 	and.w	r3, r3, #15
 8005ed6:	683a      	ldr	r2, [r7, #0]
 8005ed8:	429a      	cmp	r2, r3
 8005eda:	d005      	beq.n	8005ee8 <HAL_RCC_ClockConfig+0xd0>
    {
      return HAL_ERROR;
 8005edc:	2301      	movs	r3, #1
 8005ede:	e2fa      	b.n	80064d6 <HAL_RCC_ClockConfig+0x6be>
 8005ee0:	0800def4 	.word	0x0800def4
 8005ee4:	52002000 	.word	0x52002000

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	f003 0304 	and.w	r3, r3, #4
 8005ef0:	2b00      	cmp	r3, #0
 8005ef2:	d029      	beq.n	8005f48 <HAL_RCC_ClockConfig+0x130>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	691a      	ldr	r2, [r3, #16]
 8005ef8:	4b7e      	ldr	r3, [pc, #504]	@ (80060f4 <HAL_RCC_ClockConfig+0x2dc>)
 8005efa:	699b      	ldr	r3, [r3, #24]
 8005efc:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005f00:	429a      	cmp	r2, r3
 8005f02:	d921      	bls.n	8005f48 <HAL_RCC_ClockConfig+0x130>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	691b      	ldr	r3, [r3, #16]
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	d014      	beq.n	8005f36 <HAL_RCC_ClockConfig+0x11e>
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	691b      	ldr	r3, [r3, #16]
 8005f10:	2b40      	cmp	r3, #64	@ 0x40
 8005f12:	d010      	beq.n	8005f36 <HAL_RCC_ClockConfig+0x11e>
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	691b      	ldr	r3, [r3, #16]
 8005f18:	2b50      	cmp	r3, #80	@ 0x50
 8005f1a:	d00c      	beq.n	8005f36 <HAL_RCC_ClockConfig+0x11e>
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	691b      	ldr	r3, [r3, #16]
 8005f20:	2b60      	cmp	r3, #96	@ 0x60
 8005f22:	d008      	beq.n	8005f36 <HAL_RCC_ClockConfig+0x11e>
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	691b      	ldr	r3, [r3, #16]
 8005f28:	2b70      	cmp	r3, #112	@ 0x70
 8005f2a:	d004      	beq.n	8005f36 <HAL_RCC_ClockConfig+0x11e>
 8005f2c:	f44f 7171 	mov.w	r1, #964	@ 0x3c4
 8005f30:	4871      	ldr	r0, [pc, #452]	@ (80060f8 <HAL_RCC_ClockConfig+0x2e0>)
 8005f32:	f7fb f881 	bl	8001038 <assert_failed>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8005f36:	4b6f      	ldr	r3, [pc, #444]	@ (80060f4 <HAL_RCC_ClockConfig+0x2dc>)
 8005f38:	699b      	ldr	r3, [r3, #24]
 8005f3a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	691b      	ldr	r3, [r3, #16]
 8005f42:	496c      	ldr	r1, [pc, #432]	@ (80060f4 <HAL_RCC_ClockConfig+0x2dc>)
 8005f44:	4313      	orrs	r3, r2
 8005f46:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	f003 0308 	and.w	r3, r3, #8
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	d029      	beq.n	8005fa8 <HAL_RCC_ClockConfig+0x190>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	695a      	ldr	r2, [r3, #20]
 8005f58:	4b66      	ldr	r3, [pc, #408]	@ (80060f4 <HAL_RCC_ClockConfig+0x2dc>)
 8005f5a:	69db      	ldr	r3, [r3, #28]
 8005f5c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005f60:	429a      	cmp	r2, r3
 8005f62:	d921      	bls.n	8005fa8 <HAL_RCC_ClockConfig+0x190>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	695b      	ldr	r3, [r3, #20]
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d014      	beq.n	8005f96 <HAL_RCC_ClockConfig+0x17e>
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	695b      	ldr	r3, [r3, #20]
 8005f70:	2b40      	cmp	r3, #64	@ 0x40
 8005f72:	d010      	beq.n	8005f96 <HAL_RCC_ClockConfig+0x17e>
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	695b      	ldr	r3, [r3, #20]
 8005f78:	2b50      	cmp	r3, #80	@ 0x50
 8005f7a:	d00c      	beq.n	8005f96 <HAL_RCC_ClockConfig+0x17e>
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	695b      	ldr	r3, [r3, #20]
 8005f80:	2b60      	cmp	r3, #96	@ 0x60
 8005f82:	d008      	beq.n	8005f96 <HAL_RCC_ClockConfig+0x17e>
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	695b      	ldr	r3, [r3, #20]
 8005f88:	2b70      	cmp	r3, #112	@ 0x70
 8005f8a:	d004      	beq.n	8005f96 <HAL_RCC_ClockConfig+0x17e>
 8005f8c:	f240 31d6 	movw	r1, #982	@ 0x3d6
 8005f90:	4859      	ldr	r0, [pc, #356]	@ (80060f8 <HAL_RCC_ClockConfig+0x2e0>)
 8005f92:	f7fb f851 	bl	8001038 <assert_failed>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8005f96:	4b57      	ldr	r3, [pc, #348]	@ (80060f4 <HAL_RCC_ClockConfig+0x2dc>)
 8005f98:	69db      	ldr	r3, [r3, #28]
 8005f9a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	695b      	ldr	r3, [r3, #20]
 8005fa2:	4954      	ldr	r1, [pc, #336]	@ (80060f4 <HAL_RCC_ClockConfig+0x2dc>)
 8005fa4:	4313      	orrs	r3, r2
 8005fa6:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	f003 0310 	and.w	r3, r3, #16
 8005fb0:	2b00      	cmp	r3, #0
 8005fb2:	d02d      	beq.n	8006010 <HAL_RCC_ClockConfig+0x1f8>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	699a      	ldr	r2, [r3, #24]
 8005fb8:	4b4e      	ldr	r3, [pc, #312]	@ (80060f4 <HAL_RCC_ClockConfig+0x2dc>)
 8005fba:	69db      	ldr	r3, [r3, #28]
 8005fbc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005fc0:	429a      	cmp	r2, r3
 8005fc2:	d925      	bls.n	8006010 <HAL_RCC_ClockConfig+0x1f8>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	699b      	ldr	r3, [r3, #24]
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d018      	beq.n	8005ffe <HAL_RCC_ClockConfig+0x1e6>
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	699b      	ldr	r3, [r3, #24]
 8005fd0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005fd4:	d013      	beq.n	8005ffe <HAL_RCC_ClockConfig+0x1e6>
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	699b      	ldr	r3, [r3, #24]
 8005fda:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8005fde:	d00e      	beq.n	8005ffe <HAL_RCC_ClockConfig+0x1e6>
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	699b      	ldr	r3, [r3, #24]
 8005fe4:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8005fe8:	d009      	beq.n	8005ffe <HAL_RCC_ClockConfig+0x1e6>
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	699b      	ldr	r3, [r3, #24]
 8005fee:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005ff2:	d004      	beq.n	8005ffe <HAL_RCC_ClockConfig+0x1e6>
 8005ff4:	f240 31e7 	movw	r1, #999	@ 0x3e7
 8005ff8:	483f      	ldr	r0, [pc, #252]	@ (80060f8 <HAL_RCC_ClockConfig+0x2e0>)
 8005ffa:	f7fb f81d 	bl	8001038 <assert_failed>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8005ffe:	4b3d      	ldr	r3, [pc, #244]	@ (80060f4 <HAL_RCC_ClockConfig+0x2dc>)
 8006000:	69db      	ldr	r3, [r3, #28]
 8006002:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	699b      	ldr	r3, [r3, #24]
 800600a:	493a      	ldr	r1, [pc, #232]	@ (80060f4 <HAL_RCC_ClockConfig+0x2dc>)
 800600c:	4313      	orrs	r3, r2
 800600e:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	f003 0320 	and.w	r3, r3, #32
 8006018:	2b00      	cmp	r3, #0
 800601a:	d029      	beq.n	8006070 <HAL_RCC_ClockConfig+0x258>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	69da      	ldr	r2, [r3, #28]
 8006020:	4b34      	ldr	r3, [pc, #208]	@ (80060f4 <HAL_RCC_ClockConfig+0x2dc>)
 8006022:	6a1b      	ldr	r3, [r3, #32]
 8006024:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006028:	429a      	cmp	r2, r3
 800602a:	d921      	bls.n	8006070 <HAL_RCC_ClockConfig+0x258>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	69db      	ldr	r3, [r3, #28]
 8006030:	2b00      	cmp	r3, #0
 8006032:	d014      	beq.n	800605e <HAL_RCC_ClockConfig+0x246>
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	69db      	ldr	r3, [r3, #28]
 8006038:	2b40      	cmp	r3, #64	@ 0x40
 800603a:	d010      	beq.n	800605e <HAL_RCC_ClockConfig+0x246>
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	69db      	ldr	r3, [r3, #28]
 8006040:	2b50      	cmp	r3, #80	@ 0x50
 8006042:	d00c      	beq.n	800605e <HAL_RCC_ClockConfig+0x246>
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	69db      	ldr	r3, [r3, #28]
 8006048:	2b60      	cmp	r3, #96	@ 0x60
 800604a:	d008      	beq.n	800605e <HAL_RCC_ClockConfig+0x246>
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	69db      	ldr	r3, [r3, #28]
 8006050:	2b70      	cmp	r3, #112	@ 0x70
 8006052:	d004      	beq.n	800605e <HAL_RCC_ClockConfig+0x246>
 8006054:	f240 31f9 	movw	r1, #1017	@ 0x3f9
 8006058:	4827      	ldr	r0, [pc, #156]	@ (80060f8 <HAL_RCC_ClockConfig+0x2e0>)
 800605a:	f7fa ffed 	bl	8001038 <assert_failed>
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800605e:	4b25      	ldr	r3, [pc, #148]	@ (80060f4 <HAL_RCC_ClockConfig+0x2dc>)
 8006060:	6a1b      	ldr	r3, [r3, #32]
 8006062:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	69db      	ldr	r3, [r3, #28]
 800606a:	4922      	ldr	r1, [pc, #136]	@ (80060f4 <HAL_RCC_ClockConfig+0x2dc>)
 800606c:	4313      	orrs	r3, r2
 800606e:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	f003 0302 	and.w	r3, r3, #2
 8006078:	2b00      	cmp	r3, #0
 800607a:	d03f      	beq.n	80060fc <HAL_RCC_ClockConfig+0x2e4>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	68da      	ldr	r2, [r3, #12]
 8006080:	4b1c      	ldr	r3, [pc, #112]	@ (80060f4 <HAL_RCC_ClockConfig+0x2dc>)
 8006082:	699b      	ldr	r3, [r3, #24]
 8006084:	f003 030f 	and.w	r3, r3, #15
 8006088:	429a      	cmp	r2, r3
 800608a:	d937      	bls.n	80060fc <HAL_RCC_ClockConfig+0x2e4>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	68db      	ldr	r3, [r3, #12]
 8006090:	2b00      	cmp	r3, #0
 8006092:	d024      	beq.n	80060de <HAL_RCC_ClockConfig+0x2c6>
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	68db      	ldr	r3, [r3, #12]
 8006098:	2b08      	cmp	r3, #8
 800609a:	d020      	beq.n	80060de <HAL_RCC_ClockConfig+0x2c6>
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	68db      	ldr	r3, [r3, #12]
 80060a0:	2b09      	cmp	r3, #9
 80060a2:	d01c      	beq.n	80060de <HAL_RCC_ClockConfig+0x2c6>
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	68db      	ldr	r3, [r3, #12]
 80060a8:	2b0a      	cmp	r3, #10
 80060aa:	d018      	beq.n	80060de <HAL_RCC_ClockConfig+0x2c6>
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	68db      	ldr	r3, [r3, #12]
 80060b0:	2b0b      	cmp	r3, #11
 80060b2:	d014      	beq.n	80060de <HAL_RCC_ClockConfig+0x2c6>
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	68db      	ldr	r3, [r3, #12]
 80060b8:	2b0c      	cmp	r3, #12
 80060ba:	d010      	beq.n	80060de <HAL_RCC_ClockConfig+0x2c6>
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	68db      	ldr	r3, [r3, #12]
 80060c0:	2b0d      	cmp	r3, #13
 80060c2:	d00c      	beq.n	80060de <HAL_RCC_ClockConfig+0x2c6>
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	68db      	ldr	r3, [r3, #12]
 80060c8:	2b0e      	cmp	r3, #14
 80060ca:	d008      	beq.n	80060de <HAL_RCC_ClockConfig+0x2c6>
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	68db      	ldr	r3, [r3, #12]
 80060d0:	2b0f      	cmp	r3, #15
 80060d2:	d004      	beq.n	80060de <HAL_RCC_ClockConfig+0x2c6>
 80060d4:	f240 410c 	movw	r1, #1036	@ 0x40c
 80060d8:	4807      	ldr	r0, [pc, #28]	@ (80060f8 <HAL_RCC_ClockConfig+0x2e0>)
 80060da:	f7fa ffad 	bl	8001038 <assert_failed>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80060de:	4b05      	ldr	r3, [pc, #20]	@ (80060f4 <HAL_RCC_ClockConfig+0x2dc>)
 80060e0:	699b      	ldr	r3, [r3, #24]
 80060e2:	f023 020f 	bic.w	r2, r3, #15
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	68db      	ldr	r3, [r3, #12]
 80060ea:	4902      	ldr	r1, [pc, #8]	@ (80060f4 <HAL_RCC_ClockConfig+0x2dc>)
 80060ec:	4313      	orrs	r3, r2
 80060ee:	618b      	str	r3, [r1, #24]
 80060f0:	e004      	b.n	80060fc <HAL_RCC_ClockConfig+0x2e4>
 80060f2:	bf00      	nop
 80060f4:	58024400 	.word	0x58024400
 80060f8:	0800def4 	.word	0x0800def4
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	f003 0301 	and.w	r3, r3, #1
 8006104:	2b00      	cmp	r3, #0
 8006106:	f000 809c 	beq.w	8006242 <HAL_RCC_ClockConfig+0x42a>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	689b      	ldr	r3, [r3, #8]
 800610e:	2b00      	cmp	r3, #0
 8006110:	d02c      	beq.n	800616c <HAL_RCC_ClockConfig+0x354>
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	689b      	ldr	r3, [r3, #8]
 8006116:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800611a:	d027      	beq.n	800616c <HAL_RCC_ClockConfig+0x354>
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	689b      	ldr	r3, [r3, #8]
 8006120:	f5b3 6f10 	cmp.w	r3, #2304	@ 0x900
 8006124:	d022      	beq.n	800616c <HAL_RCC_ClockConfig+0x354>
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	689b      	ldr	r3, [r3, #8]
 800612a:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 800612e:	d01d      	beq.n	800616c <HAL_RCC_ClockConfig+0x354>
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	689b      	ldr	r3, [r3, #8]
 8006134:	f5b3 6f30 	cmp.w	r3, #2816	@ 0xb00
 8006138:	d018      	beq.n	800616c <HAL_RCC_ClockConfig+0x354>
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	689b      	ldr	r3, [r3, #8]
 800613e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006142:	d013      	beq.n	800616c <HAL_RCC_ClockConfig+0x354>
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	689b      	ldr	r3, [r3, #8]
 8006148:	f5b3 6f50 	cmp.w	r3, #3328	@ 0xd00
 800614c:	d00e      	beq.n	800616c <HAL_RCC_ClockConfig+0x354>
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	689b      	ldr	r3, [r3, #8]
 8006152:	f5b3 6f60 	cmp.w	r3, #3584	@ 0xe00
 8006156:	d009      	beq.n	800616c <HAL_RCC_ClockConfig+0x354>
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	689b      	ldr	r3, [r3, #8]
 800615c:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8006160:	d004      	beq.n	800616c <HAL_RCC_ClockConfig+0x354>
 8006162:	f240 411c 	movw	r1, #1052	@ 0x41c
 8006166:	4863      	ldr	r0, [pc, #396]	@ (80062f4 <HAL_RCC_ClockConfig+0x4dc>)
 8006168:	f7fa ff66 	bl	8001038 <assert_failed>
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	685b      	ldr	r3, [r3, #4]
 8006170:	2b01      	cmp	r3, #1
 8006172:	d010      	beq.n	8006196 <HAL_RCC_ClockConfig+0x37e>
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	685b      	ldr	r3, [r3, #4]
 8006178:	2b00      	cmp	r3, #0
 800617a:	d00c      	beq.n	8006196 <HAL_RCC_ClockConfig+0x37e>
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	685b      	ldr	r3, [r3, #4]
 8006180:	2b02      	cmp	r3, #2
 8006182:	d008      	beq.n	8006196 <HAL_RCC_ClockConfig+0x37e>
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	685b      	ldr	r3, [r3, #4]
 8006188:	2b03      	cmp	r3, #3
 800618a:	d004      	beq.n	8006196 <HAL_RCC_ClockConfig+0x37e>
 800618c:	f240 411d 	movw	r1, #1053	@ 0x41d
 8006190:	4858      	ldr	r0, [pc, #352]	@ (80062f4 <HAL_RCC_ClockConfig+0x4dc>)
 8006192:	f7fa ff51 	bl	8001038 <assert_failed>
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8006196:	4b58      	ldr	r3, [pc, #352]	@ (80062f8 <HAL_RCC_ClockConfig+0x4e0>)
 8006198:	699b      	ldr	r3, [r3, #24]
 800619a:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	689b      	ldr	r3, [r3, #8]
 80061a2:	4955      	ldr	r1, [pc, #340]	@ (80062f8 <HAL_RCC_ClockConfig+0x4e0>)
 80061a4:	4313      	orrs	r3, r2
 80061a6:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	685b      	ldr	r3, [r3, #4]
 80061ac:	2b02      	cmp	r3, #2
 80061ae:	d107      	bne.n	80061c0 <HAL_RCC_ClockConfig+0x3a8>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80061b0:	4b51      	ldr	r3, [pc, #324]	@ (80062f8 <HAL_RCC_ClockConfig+0x4e0>)
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	d121      	bne.n	8006200 <HAL_RCC_ClockConfig+0x3e8>
      {
        return HAL_ERROR;
 80061bc:	2301      	movs	r3, #1
 80061be:	e18a      	b.n	80064d6 <HAL_RCC_ClockConfig+0x6be>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	685b      	ldr	r3, [r3, #4]
 80061c4:	2b03      	cmp	r3, #3
 80061c6:	d107      	bne.n	80061d8 <HAL_RCC_ClockConfig+0x3c0>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80061c8:	4b4b      	ldr	r3, [pc, #300]	@ (80062f8 <HAL_RCC_ClockConfig+0x4e0>)
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	d115      	bne.n	8006200 <HAL_RCC_ClockConfig+0x3e8>
      {
        return HAL_ERROR;
 80061d4:	2301      	movs	r3, #1
 80061d6:	e17e      	b.n	80064d6 <HAL_RCC_ClockConfig+0x6be>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	685b      	ldr	r3, [r3, #4]
 80061dc:	2b01      	cmp	r3, #1
 80061de:	d107      	bne.n	80061f0 <HAL_RCC_ClockConfig+0x3d8>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80061e0:	4b45      	ldr	r3, [pc, #276]	@ (80062f8 <HAL_RCC_ClockConfig+0x4e0>)
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	d109      	bne.n	8006200 <HAL_RCC_ClockConfig+0x3e8>
      {
        return HAL_ERROR;
 80061ec:	2301      	movs	r3, #1
 80061ee:	e172      	b.n	80064d6 <HAL_RCC_ClockConfig+0x6be>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80061f0:	4b41      	ldr	r3, [pc, #260]	@ (80062f8 <HAL_RCC_ClockConfig+0x4e0>)
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	f003 0304 	and.w	r3, r3, #4
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	d101      	bne.n	8006200 <HAL_RCC_ClockConfig+0x3e8>
      {
        return HAL_ERROR;
 80061fc:	2301      	movs	r3, #1
 80061fe:	e16a      	b.n	80064d6 <HAL_RCC_ClockConfig+0x6be>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006200:	4b3d      	ldr	r3, [pc, #244]	@ (80062f8 <HAL_RCC_ClockConfig+0x4e0>)
 8006202:	691b      	ldr	r3, [r3, #16]
 8006204:	f023 0207 	bic.w	r2, r3, #7
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	685b      	ldr	r3, [r3, #4]
 800620c:	493a      	ldr	r1, [pc, #232]	@ (80062f8 <HAL_RCC_ClockConfig+0x4e0>)
 800620e:	4313      	orrs	r3, r2
 8006210:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006212:	f7fb fc57 	bl	8001ac4 <HAL_GetTick>
 8006216:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006218:	e00a      	b.n	8006230 <HAL_RCC_ClockConfig+0x418>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800621a:	f7fb fc53 	bl	8001ac4 <HAL_GetTick>
 800621e:	4602      	mov	r2, r0
 8006220:	697b      	ldr	r3, [r7, #20]
 8006222:	1ad3      	subs	r3, r2, r3
 8006224:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006228:	4293      	cmp	r3, r2
 800622a:	d901      	bls.n	8006230 <HAL_RCC_ClockConfig+0x418>
      {
        return HAL_TIMEOUT;
 800622c:	2303      	movs	r3, #3
 800622e:	e152      	b.n	80064d6 <HAL_RCC_ClockConfig+0x6be>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006230:	4b31      	ldr	r3, [pc, #196]	@ (80062f8 <HAL_RCC_ClockConfig+0x4e0>)
 8006232:	691b      	ldr	r3, [r3, #16]
 8006234:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	685b      	ldr	r3, [r3, #4]
 800623c:	00db      	lsls	r3, r3, #3
 800623e:	429a      	cmp	r2, r3
 8006240:	d1eb      	bne.n	800621a <HAL_RCC_ClockConfig+0x402>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	f003 0302 	and.w	r3, r3, #2
 800624a:	2b00      	cmp	r3, #0
 800624c:	d039      	beq.n	80062c2 <HAL_RCC_ClockConfig+0x4aa>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	68da      	ldr	r2, [r3, #12]
 8006252:	4b29      	ldr	r3, [pc, #164]	@ (80062f8 <HAL_RCC_ClockConfig+0x4e0>)
 8006254:	699b      	ldr	r3, [r3, #24]
 8006256:	f003 030f 	and.w	r3, r3, #15
 800625a:	429a      	cmp	r2, r3
 800625c:	d231      	bcs.n	80062c2 <HAL_RCC_ClockConfig+0x4aa>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	68db      	ldr	r3, [r3, #12]
 8006262:	2b00      	cmp	r3, #0
 8006264:	d024      	beq.n	80062b0 <HAL_RCC_ClockConfig+0x498>
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	68db      	ldr	r3, [r3, #12]
 800626a:	2b08      	cmp	r3, #8
 800626c:	d020      	beq.n	80062b0 <HAL_RCC_ClockConfig+0x498>
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	68db      	ldr	r3, [r3, #12]
 8006272:	2b09      	cmp	r3, #9
 8006274:	d01c      	beq.n	80062b0 <HAL_RCC_ClockConfig+0x498>
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	68db      	ldr	r3, [r3, #12]
 800627a:	2b0a      	cmp	r3, #10
 800627c:	d018      	beq.n	80062b0 <HAL_RCC_ClockConfig+0x498>
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	68db      	ldr	r3, [r3, #12]
 8006282:	2b0b      	cmp	r3, #11
 8006284:	d014      	beq.n	80062b0 <HAL_RCC_ClockConfig+0x498>
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	68db      	ldr	r3, [r3, #12]
 800628a:	2b0c      	cmp	r3, #12
 800628c:	d010      	beq.n	80062b0 <HAL_RCC_ClockConfig+0x498>
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	68db      	ldr	r3, [r3, #12]
 8006292:	2b0d      	cmp	r3, #13
 8006294:	d00c      	beq.n	80062b0 <HAL_RCC_ClockConfig+0x498>
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	68db      	ldr	r3, [r3, #12]
 800629a:	2b0e      	cmp	r3, #14
 800629c:	d008      	beq.n	80062b0 <HAL_RCC_ClockConfig+0x498>
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	68db      	ldr	r3, [r3, #12]
 80062a2:	2b0f      	cmp	r3, #15
 80062a4:	d004      	beq.n	80062b0 <HAL_RCC_ClockConfig+0x498>
 80062a6:	f240 415e 	movw	r1, #1118	@ 0x45e
 80062aa:	4812      	ldr	r0, [pc, #72]	@ (80062f4 <HAL_RCC_ClockConfig+0x4dc>)
 80062ac:	f7fa fec4 	bl	8001038 <assert_failed>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80062b0:	4b11      	ldr	r3, [pc, #68]	@ (80062f8 <HAL_RCC_ClockConfig+0x4e0>)
 80062b2:	699b      	ldr	r3, [r3, #24]
 80062b4:	f023 020f 	bic.w	r2, r3, #15
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	68db      	ldr	r3, [r3, #12]
 80062bc:	490e      	ldr	r1, [pc, #56]	@ (80062f8 <HAL_RCC_ClockConfig+0x4e0>)
 80062be:	4313      	orrs	r3, r2
 80062c0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80062c2:	4b0e      	ldr	r3, [pc, #56]	@ (80062fc <HAL_RCC_ClockConfig+0x4e4>)
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	f003 030f 	and.w	r3, r3, #15
 80062ca:	683a      	ldr	r2, [r7, #0]
 80062cc:	429a      	cmp	r2, r3
 80062ce:	d217      	bcs.n	8006300 <HAL_RCC_ClockConfig+0x4e8>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80062d0:	4b0a      	ldr	r3, [pc, #40]	@ (80062fc <HAL_RCC_ClockConfig+0x4e4>)
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	f023 020f 	bic.w	r2, r3, #15
 80062d8:	4908      	ldr	r1, [pc, #32]	@ (80062fc <HAL_RCC_ClockConfig+0x4e4>)
 80062da:	683b      	ldr	r3, [r7, #0]
 80062dc:	4313      	orrs	r3, r2
 80062de:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80062e0:	4b06      	ldr	r3, [pc, #24]	@ (80062fc <HAL_RCC_ClockConfig+0x4e4>)
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	f003 030f 	and.w	r3, r3, #15
 80062e8:	683a      	ldr	r2, [r7, #0]
 80062ea:	429a      	cmp	r2, r3
 80062ec:	d008      	beq.n	8006300 <HAL_RCC_ClockConfig+0x4e8>
    {
      return HAL_ERROR;
 80062ee:	2301      	movs	r3, #1
 80062f0:	e0f1      	b.n	80064d6 <HAL_RCC_ClockConfig+0x6be>
 80062f2:	bf00      	nop
 80062f4:	0800def4 	.word	0x0800def4
 80062f8:	58024400 	.word	0x58024400
 80062fc:	52002000 	.word	0x52002000
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	f003 0304 	and.w	r3, r3, #4
 8006308:	2b00      	cmp	r3, #0
 800630a:	d029      	beq.n	8006360 <HAL_RCC_ClockConfig+0x548>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	691a      	ldr	r2, [r3, #16]
 8006310:	4b73      	ldr	r3, [pc, #460]	@ (80064e0 <HAL_RCC_ClockConfig+0x6c8>)
 8006312:	699b      	ldr	r3, [r3, #24]
 8006314:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006318:	429a      	cmp	r2, r3
 800631a:	d221      	bcs.n	8006360 <HAL_RCC_ClockConfig+0x548>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	691b      	ldr	r3, [r3, #16]
 8006320:	2b00      	cmp	r3, #0
 8006322:	d014      	beq.n	800634e <HAL_RCC_ClockConfig+0x536>
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	691b      	ldr	r3, [r3, #16]
 8006328:	2b40      	cmp	r3, #64	@ 0x40
 800632a:	d010      	beq.n	800634e <HAL_RCC_ClockConfig+0x536>
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	691b      	ldr	r3, [r3, #16]
 8006330:	2b50      	cmp	r3, #80	@ 0x50
 8006332:	d00c      	beq.n	800634e <HAL_RCC_ClockConfig+0x536>
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	691b      	ldr	r3, [r3, #16]
 8006338:	2b60      	cmp	r3, #96	@ 0x60
 800633a:	d008      	beq.n	800634e <HAL_RCC_ClockConfig+0x536>
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	691b      	ldr	r3, [r3, #16]
 8006340:	2b70      	cmp	r3, #112	@ 0x70
 8006342:	d004      	beq.n	800634e <HAL_RCC_ClockConfig+0x536>
 8006344:	f240 417f 	movw	r1, #1151	@ 0x47f
 8006348:	4866      	ldr	r0, [pc, #408]	@ (80064e4 <HAL_RCC_ClockConfig+0x6cc>)
 800634a:	f7fa fe75 	bl	8001038 <assert_failed>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800634e:	4b64      	ldr	r3, [pc, #400]	@ (80064e0 <HAL_RCC_ClockConfig+0x6c8>)
 8006350:	699b      	ldr	r3, [r3, #24]
 8006352:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	691b      	ldr	r3, [r3, #16]
 800635a:	4961      	ldr	r1, [pc, #388]	@ (80064e0 <HAL_RCC_ClockConfig+0x6c8>)
 800635c:	4313      	orrs	r3, r2
 800635e:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	f003 0308 	and.w	r3, r3, #8
 8006368:	2b00      	cmp	r3, #0
 800636a:	d029      	beq.n	80063c0 <HAL_RCC_ClockConfig+0x5a8>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	695a      	ldr	r2, [r3, #20]
 8006370:	4b5b      	ldr	r3, [pc, #364]	@ (80064e0 <HAL_RCC_ClockConfig+0x6c8>)
 8006372:	69db      	ldr	r3, [r3, #28]
 8006374:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006378:	429a      	cmp	r2, r3
 800637a:	d221      	bcs.n	80063c0 <HAL_RCC_ClockConfig+0x5a8>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	695b      	ldr	r3, [r3, #20]
 8006380:	2b00      	cmp	r3, #0
 8006382:	d014      	beq.n	80063ae <HAL_RCC_ClockConfig+0x596>
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	695b      	ldr	r3, [r3, #20]
 8006388:	2b40      	cmp	r3, #64	@ 0x40
 800638a:	d010      	beq.n	80063ae <HAL_RCC_ClockConfig+0x596>
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	695b      	ldr	r3, [r3, #20]
 8006390:	2b50      	cmp	r3, #80	@ 0x50
 8006392:	d00c      	beq.n	80063ae <HAL_RCC_ClockConfig+0x596>
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	695b      	ldr	r3, [r3, #20]
 8006398:	2b60      	cmp	r3, #96	@ 0x60
 800639a:	d008      	beq.n	80063ae <HAL_RCC_ClockConfig+0x596>
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	695b      	ldr	r3, [r3, #20]
 80063a0:	2b70      	cmp	r3, #112	@ 0x70
 80063a2:	d004      	beq.n	80063ae <HAL_RCC_ClockConfig+0x596>
 80063a4:	f240 4191 	movw	r1, #1169	@ 0x491
 80063a8:	484e      	ldr	r0, [pc, #312]	@ (80064e4 <HAL_RCC_ClockConfig+0x6cc>)
 80063aa:	f7fa fe45 	bl	8001038 <assert_failed>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80063ae:	4b4c      	ldr	r3, [pc, #304]	@ (80064e0 <HAL_RCC_ClockConfig+0x6c8>)
 80063b0:	69db      	ldr	r3, [r3, #28]
 80063b2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	695b      	ldr	r3, [r3, #20]
 80063ba:	4949      	ldr	r1, [pc, #292]	@ (80064e0 <HAL_RCC_ClockConfig+0x6c8>)
 80063bc:	4313      	orrs	r3, r2
 80063be:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	f003 0310 	and.w	r3, r3, #16
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	d02d      	beq.n	8006428 <HAL_RCC_ClockConfig+0x610>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	699a      	ldr	r2, [r3, #24]
 80063d0:	4b43      	ldr	r3, [pc, #268]	@ (80064e0 <HAL_RCC_ClockConfig+0x6c8>)
 80063d2:	69db      	ldr	r3, [r3, #28]
 80063d4:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80063d8:	429a      	cmp	r2, r3
 80063da:	d225      	bcs.n	8006428 <HAL_RCC_ClockConfig+0x610>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	699b      	ldr	r3, [r3, #24]
 80063e0:	2b00      	cmp	r3, #0
 80063e2:	d018      	beq.n	8006416 <HAL_RCC_ClockConfig+0x5fe>
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	699b      	ldr	r3, [r3, #24]
 80063e8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80063ec:	d013      	beq.n	8006416 <HAL_RCC_ClockConfig+0x5fe>
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	699b      	ldr	r3, [r3, #24]
 80063f2:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 80063f6:	d00e      	beq.n	8006416 <HAL_RCC_ClockConfig+0x5fe>
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	699b      	ldr	r3, [r3, #24]
 80063fc:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8006400:	d009      	beq.n	8006416 <HAL_RCC_ClockConfig+0x5fe>
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	699b      	ldr	r3, [r3, #24]
 8006406:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800640a:	d004      	beq.n	8006416 <HAL_RCC_ClockConfig+0x5fe>
 800640c:	f240 41a3 	movw	r1, #1187	@ 0x4a3
 8006410:	4834      	ldr	r0, [pc, #208]	@ (80064e4 <HAL_RCC_ClockConfig+0x6cc>)
 8006412:	f7fa fe11 	bl	8001038 <assert_failed>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8006416:	4b32      	ldr	r3, [pc, #200]	@ (80064e0 <HAL_RCC_ClockConfig+0x6c8>)
 8006418:	69db      	ldr	r3, [r3, #28]
 800641a:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	699b      	ldr	r3, [r3, #24]
 8006422:	492f      	ldr	r1, [pc, #188]	@ (80064e0 <HAL_RCC_ClockConfig+0x6c8>)
 8006424:	4313      	orrs	r3, r2
 8006426:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	f003 0320 	and.w	r3, r3, #32
 8006430:	2b00      	cmp	r3, #0
 8006432:	d029      	beq.n	8006488 <HAL_RCC_ClockConfig+0x670>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	69da      	ldr	r2, [r3, #28]
 8006438:	4b29      	ldr	r3, [pc, #164]	@ (80064e0 <HAL_RCC_ClockConfig+0x6c8>)
 800643a:	6a1b      	ldr	r3, [r3, #32]
 800643c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006440:	429a      	cmp	r2, r3
 8006442:	d221      	bcs.n	8006488 <HAL_RCC_ClockConfig+0x670>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	69db      	ldr	r3, [r3, #28]
 8006448:	2b00      	cmp	r3, #0
 800644a:	d014      	beq.n	8006476 <HAL_RCC_ClockConfig+0x65e>
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	69db      	ldr	r3, [r3, #28]
 8006450:	2b40      	cmp	r3, #64	@ 0x40
 8006452:	d010      	beq.n	8006476 <HAL_RCC_ClockConfig+0x65e>
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	69db      	ldr	r3, [r3, #28]
 8006458:	2b50      	cmp	r3, #80	@ 0x50
 800645a:	d00c      	beq.n	8006476 <HAL_RCC_ClockConfig+0x65e>
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	69db      	ldr	r3, [r3, #28]
 8006460:	2b60      	cmp	r3, #96	@ 0x60
 8006462:	d008      	beq.n	8006476 <HAL_RCC_ClockConfig+0x65e>
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	69db      	ldr	r3, [r3, #28]
 8006468:	2b70      	cmp	r3, #112	@ 0x70
 800646a:	d004      	beq.n	8006476 <HAL_RCC_ClockConfig+0x65e>
 800646c:	f240 41b5 	movw	r1, #1205	@ 0x4b5
 8006470:	481c      	ldr	r0, [pc, #112]	@ (80064e4 <HAL_RCC_ClockConfig+0x6cc>)
 8006472:	f7fa fde1 	bl	8001038 <assert_failed>
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8006476:	4b1a      	ldr	r3, [pc, #104]	@ (80064e0 <HAL_RCC_ClockConfig+0x6c8>)
 8006478:	6a1b      	ldr	r3, [r3, #32]
 800647a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	69db      	ldr	r3, [r3, #28]
 8006482:	4917      	ldr	r1, [pc, #92]	@ (80064e0 <HAL_RCC_ClockConfig+0x6c8>)
 8006484:	4313      	orrs	r3, r2
 8006486:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8006488:	f000 f836 	bl	80064f8 <HAL_RCC_GetSysClockFreq>
 800648c:	4602      	mov	r2, r0
 800648e:	4b14      	ldr	r3, [pc, #80]	@ (80064e0 <HAL_RCC_ClockConfig+0x6c8>)
 8006490:	699b      	ldr	r3, [r3, #24]
 8006492:	0a1b      	lsrs	r3, r3, #8
 8006494:	f003 030f 	and.w	r3, r3, #15
 8006498:	4913      	ldr	r1, [pc, #76]	@ (80064e8 <HAL_RCC_ClockConfig+0x6d0>)
 800649a:	5ccb      	ldrb	r3, [r1, r3]
 800649c:	f003 031f 	and.w	r3, r3, #31
 80064a0:	fa22 f303 	lsr.w	r3, r2, r3
 80064a4:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80064a6:	4b0e      	ldr	r3, [pc, #56]	@ (80064e0 <HAL_RCC_ClockConfig+0x6c8>)
 80064a8:	699b      	ldr	r3, [r3, #24]
 80064aa:	f003 030f 	and.w	r3, r3, #15
 80064ae:	4a0e      	ldr	r2, [pc, #56]	@ (80064e8 <HAL_RCC_ClockConfig+0x6d0>)
 80064b0:	5cd3      	ldrb	r3, [r2, r3]
 80064b2:	f003 031f 	and.w	r3, r3, #31
 80064b6:	693a      	ldr	r2, [r7, #16]
 80064b8:	fa22 f303 	lsr.w	r3, r2, r3
 80064bc:	4a0b      	ldr	r2, [pc, #44]	@ (80064ec <HAL_RCC_ClockConfig+0x6d4>)
 80064be:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80064c0:	4a0b      	ldr	r2, [pc, #44]	@ (80064f0 <HAL_RCC_ClockConfig+0x6d8>)
 80064c2:	693b      	ldr	r3, [r7, #16]
 80064c4:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 80064c6:	4b0b      	ldr	r3, [pc, #44]	@ (80064f4 <HAL_RCC_ClockConfig+0x6dc>)
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	4618      	mov	r0, r3
 80064cc:	f7fb fab0 	bl	8001a30 <HAL_InitTick>
 80064d0:	4603      	mov	r3, r0
 80064d2:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 80064d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80064d6:	4618      	mov	r0, r3
 80064d8:	3718      	adds	r7, #24
 80064da:	46bd      	mov	sp, r7
 80064dc:	bd80      	pop	{r7, pc}
 80064de:	bf00      	nop
 80064e0:	58024400 	.word	0x58024400
 80064e4:	0800def4 	.word	0x0800def4
 80064e8:	0800e0c4 	.word	0x0800e0c4
 80064ec:	24000004 	.word	0x24000004
 80064f0:	24000000 	.word	0x24000000
 80064f4:	24000008 	.word	0x24000008

080064f8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80064f8:	b480      	push	{r7}
 80064fa:	b089      	sub	sp, #36	@ 0x24
 80064fc:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 80064fe:	4bb3      	ldr	r3, [pc, #716]	@ (80067cc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006500:	691b      	ldr	r3, [r3, #16]
 8006502:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006506:	2b18      	cmp	r3, #24
 8006508:	f200 8155 	bhi.w	80067b6 <HAL_RCC_GetSysClockFreq+0x2be>
 800650c:	a201      	add	r2, pc, #4	@ (adr r2, 8006514 <HAL_RCC_GetSysClockFreq+0x1c>)
 800650e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006512:	bf00      	nop
 8006514:	08006579 	.word	0x08006579
 8006518:	080067b7 	.word	0x080067b7
 800651c:	080067b7 	.word	0x080067b7
 8006520:	080067b7 	.word	0x080067b7
 8006524:	080067b7 	.word	0x080067b7
 8006528:	080067b7 	.word	0x080067b7
 800652c:	080067b7 	.word	0x080067b7
 8006530:	080067b7 	.word	0x080067b7
 8006534:	0800659f 	.word	0x0800659f
 8006538:	080067b7 	.word	0x080067b7
 800653c:	080067b7 	.word	0x080067b7
 8006540:	080067b7 	.word	0x080067b7
 8006544:	080067b7 	.word	0x080067b7
 8006548:	080067b7 	.word	0x080067b7
 800654c:	080067b7 	.word	0x080067b7
 8006550:	080067b7 	.word	0x080067b7
 8006554:	080065a5 	.word	0x080065a5
 8006558:	080067b7 	.word	0x080067b7
 800655c:	080067b7 	.word	0x080067b7
 8006560:	080067b7 	.word	0x080067b7
 8006564:	080067b7 	.word	0x080067b7
 8006568:	080067b7 	.word	0x080067b7
 800656c:	080067b7 	.word	0x080067b7
 8006570:	080067b7 	.word	0x080067b7
 8006574:	080065ab 	.word	0x080065ab
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006578:	4b94      	ldr	r3, [pc, #592]	@ (80067cc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	f003 0320 	and.w	r3, r3, #32
 8006580:	2b00      	cmp	r3, #0
 8006582:	d009      	beq.n	8006598 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006584:	4b91      	ldr	r3, [pc, #580]	@ (80067cc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	08db      	lsrs	r3, r3, #3
 800658a:	f003 0303 	and.w	r3, r3, #3
 800658e:	4a90      	ldr	r2, [pc, #576]	@ (80067d0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8006590:	fa22 f303 	lsr.w	r3, r2, r3
 8006594:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8006596:	e111      	b.n	80067bc <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8006598:	4b8d      	ldr	r3, [pc, #564]	@ (80067d0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800659a:	61bb      	str	r3, [r7, #24]
      break;
 800659c:	e10e      	b.n	80067bc <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800659e:	4b8d      	ldr	r3, [pc, #564]	@ (80067d4 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80065a0:	61bb      	str	r3, [r7, #24]
      break;
 80065a2:	e10b      	b.n	80067bc <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 80065a4:	4b8c      	ldr	r3, [pc, #560]	@ (80067d8 <HAL_RCC_GetSysClockFreq+0x2e0>)
 80065a6:	61bb      	str	r3, [r7, #24]
      break;
 80065a8:	e108      	b.n	80067bc <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80065aa:	4b88      	ldr	r3, [pc, #544]	@ (80067cc <HAL_RCC_GetSysClockFreq+0x2d4>)
 80065ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80065ae:	f003 0303 	and.w	r3, r3, #3
 80065b2:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 80065b4:	4b85      	ldr	r3, [pc, #532]	@ (80067cc <HAL_RCC_GetSysClockFreq+0x2d4>)
 80065b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80065b8:	091b      	lsrs	r3, r3, #4
 80065ba:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80065be:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 80065c0:	4b82      	ldr	r3, [pc, #520]	@ (80067cc <HAL_RCC_GetSysClockFreq+0x2d4>)
 80065c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065c4:	f003 0301 	and.w	r3, r3, #1
 80065c8:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80065ca:	4b80      	ldr	r3, [pc, #512]	@ (80067cc <HAL_RCC_GetSysClockFreq+0x2d4>)
 80065cc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80065ce:	08db      	lsrs	r3, r3, #3
 80065d0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80065d4:	68fa      	ldr	r2, [r7, #12]
 80065d6:	fb02 f303 	mul.w	r3, r2, r3
 80065da:	ee07 3a90 	vmov	s15, r3
 80065de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80065e2:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 80065e6:	693b      	ldr	r3, [r7, #16]
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	f000 80e1 	beq.w	80067b0 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 80065ee:	697b      	ldr	r3, [r7, #20]
 80065f0:	2b02      	cmp	r3, #2
 80065f2:	f000 8083 	beq.w	80066fc <HAL_RCC_GetSysClockFreq+0x204>
 80065f6:	697b      	ldr	r3, [r7, #20]
 80065f8:	2b02      	cmp	r3, #2
 80065fa:	f200 80a1 	bhi.w	8006740 <HAL_RCC_GetSysClockFreq+0x248>
 80065fe:	697b      	ldr	r3, [r7, #20]
 8006600:	2b00      	cmp	r3, #0
 8006602:	d003      	beq.n	800660c <HAL_RCC_GetSysClockFreq+0x114>
 8006604:	697b      	ldr	r3, [r7, #20]
 8006606:	2b01      	cmp	r3, #1
 8006608:	d056      	beq.n	80066b8 <HAL_RCC_GetSysClockFreq+0x1c0>
 800660a:	e099      	b.n	8006740 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800660c:	4b6f      	ldr	r3, [pc, #444]	@ (80067cc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	f003 0320 	and.w	r3, r3, #32
 8006614:	2b00      	cmp	r3, #0
 8006616:	d02d      	beq.n	8006674 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006618:	4b6c      	ldr	r3, [pc, #432]	@ (80067cc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	08db      	lsrs	r3, r3, #3
 800661e:	f003 0303 	and.w	r3, r3, #3
 8006622:	4a6b      	ldr	r2, [pc, #428]	@ (80067d0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8006624:	fa22 f303 	lsr.w	r3, r2, r3
 8006628:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	ee07 3a90 	vmov	s15, r3
 8006630:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006634:	693b      	ldr	r3, [r7, #16]
 8006636:	ee07 3a90 	vmov	s15, r3
 800663a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800663e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006642:	4b62      	ldr	r3, [pc, #392]	@ (80067cc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006644:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006646:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800664a:	ee07 3a90 	vmov	s15, r3
 800664e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006652:	ed97 6a02 	vldr	s12, [r7, #8]
 8006656:	eddf 5a61 	vldr	s11, [pc, #388]	@ 80067dc <HAL_RCC_GetSysClockFreq+0x2e4>
 800665a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800665e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006662:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006666:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800666a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800666e:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8006672:	e087      	b.n	8006784 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006674:	693b      	ldr	r3, [r7, #16]
 8006676:	ee07 3a90 	vmov	s15, r3
 800667a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800667e:	eddf 6a58 	vldr	s13, [pc, #352]	@ 80067e0 <HAL_RCC_GetSysClockFreq+0x2e8>
 8006682:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006686:	4b51      	ldr	r3, [pc, #324]	@ (80067cc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006688:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800668a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800668e:	ee07 3a90 	vmov	s15, r3
 8006692:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006696:	ed97 6a02 	vldr	s12, [r7, #8]
 800669a:	eddf 5a50 	vldr	s11, [pc, #320]	@ 80067dc <HAL_RCC_GetSysClockFreq+0x2e4>
 800669e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80066a2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80066a6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80066aa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80066ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80066b2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80066b6:	e065      	b.n	8006784 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80066b8:	693b      	ldr	r3, [r7, #16]
 80066ba:	ee07 3a90 	vmov	s15, r3
 80066be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80066c2:	eddf 6a48 	vldr	s13, [pc, #288]	@ 80067e4 <HAL_RCC_GetSysClockFreq+0x2ec>
 80066c6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80066ca:	4b40      	ldr	r3, [pc, #256]	@ (80067cc <HAL_RCC_GetSysClockFreq+0x2d4>)
 80066cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80066ce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80066d2:	ee07 3a90 	vmov	s15, r3
 80066d6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80066da:	ed97 6a02 	vldr	s12, [r7, #8]
 80066de:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 80067dc <HAL_RCC_GetSysClockFreq+0x2e4>
 80066e2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80066e6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80066ea:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80066ee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80066f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80066f6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80066fa:	e043      	b.n	8006784 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80066fc:	693b      	ldr	r3, [r7, #16]
 80066fe:	ee07 3a90 	vmov	s15, r3
 8006702:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006706:	eddf 6a38 	vldr	s13, [pc, #224]	@ 80067e8 <HAL_RCC_GetSysClockFreq+0x2f0>
 800670a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800670e:	4b2f      	ldr	r3, [pc, #188]	@ (80067cc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006710:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006712:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006716:	ee07 3a90 	vmov	s15, r3
 800671a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800671e:	ed97 6a02 	vldr	s12, [r7, #8]
 8006722:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 80067dc <HAL_RCC_GetSysClockFreq+0x2e4>
 8006726:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800672a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800672e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006732:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006736:	ee67 7a27 	vmul.f32	s15, s14, s15
 800673a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800673e:	e021      	b.n	8006784 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006740:	693b      	ldr	r3, [r7, #16]
 8006742:	ee07 3a90 	vmov	s15, r3
 8006746:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800674a:	eddf 6a26 	vldr	s13, [pc, #152]	@ 80067e4 <HAL_RCC_GetSysClockFreq+0x2ec>
 800674e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006752:	4b1e      	ldr	r3, [pc, #120]	@ (80067cc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006754:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006756:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800675a:	ee07 3a90 	vmov	s15, r3
 800675e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006762:	ed97 6a02 	vldr	s12, [r7, #8]
 8006766:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 80067dc <HAL_RCC_GetSysClockFreq+0x2e4>
 800676a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800676e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006772:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006776:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800677a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800677e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8006782:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8006784:	4b11      	ldr	r3, [pc, #68]	@ (80067cc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006786:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006788:	0a5b      	lsrs	r3, r3, #9
 800678a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800678e:	3301      	adds	r3, #1
 8006790:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8006792:	683b      	ldr	r3, [r7, #0]
 8006794:	ee07 3a90 	vmov	s15, r3
 8006798:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800679c:	edd7 6a07 	vldr	s13, [r7, #28]
 80067a0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80067a4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80067a8:	ee17 3a90 	vmov	r3, s15
 80067ac:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 80067ae:	e005      	b.n	80067bc <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 80067b0:	2300      	movs	r3, #0
 80067b2:	61bb      	str	r3, [r7, #24]
      break;
 80067b4:	e002      	b.n	80067bc <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 80067b6:	4b07      	ldr	r3, [pc, #28]	@ (80067d4 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80067b8:	61bb      	str	r3, [r7, #24]
      break;
 80067ba:	bf00      	nop
  }

  return sysclockfreq;
 80067bc:	69bb      	ldr	r3, [r7, #24]
}
 80067be:	4618      	mov	r0, r3
 80067c0:	3724      	adds	r7, #36	@ 0x24
 80067c2:	46bd      	mov	sp, r7
 80067c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067c8:	4770      	bx	lr
 80067ca:	bf00      	nop
 80067cc:	58024400 	.word	0x58024400
 80067d0:	03d09000 	.word	0x03d09000
 80067d4:	003d0900 	.word	0x003d0900
 80067d8:	007a1200 	.word	0x007a1200
 80067dc:	46000000 	.word	0x46000000
 80067e0:	4c742400 	.word	0x4c742400
 80067e4:	4a742400 	.word	0x4a742400
 80067e8:	4af42400 	.word	0x4af42400

080067ec <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80067ec:	b580      	push	{r7, lr}
 80067ee:	b082      	sub	sp, #8
 80067f0:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80067f2:	f7ff fe81 	bl	80064f8 <HAL_RCC_GetSysClockFreq>
 80067f6:	4602      	mov	r2, r0
 80067f8:	4b10      	ldr	r3, [pc, #64]	@ (800683c <HAL_RCC_GetHCLKFreq+0x50>)
 80067fa:	699b      	ldr	r3, [r3, #24]
 80067fc:	0a1b      	lsrs	r3, r3, #8
 80067fe:	f003 030f 	and.w	r3, r3, #15
 8006802:	490f      	ldr	r1, [pc, #60]	@ (8006840 <HAL_RCC_GetHCLKFreq+0x54>)
 8006804:	5ccb      	ldrb	r3, [r1, r3]
 8006806:	f003 031f 	and.w	r3, r3, #31
 800680a:	fa22 f303 	lsr.w	r3, r2, r3
 800680e:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006810:	4b0a      	ldr	r3, [pc, #40]	@ (800683c <HAL_RCC_GetHCLKFreq+0x50>)
 8006812:	699b      	ldr	r3, [r3, #24]
 8006814:	f003 030f 	and.w	r3, r3, #15
 8006818:	4a09      	ldr	r2, [pc, #36]	@ (8006840 <HAL_RCC_GetHCLKFreq+0x54>)
 800681a:	5cd3      	ldrb	r3, [r2, r3]
 800681c:	f003 031f 	and.w	r3, r3, #31
 8006820:	687a      	ldr	r2, [r7, #4]
 8006822:	fa22 f303 	lsr.w	r3, r2, r3
 8006826:	4a07      	ldr	r2, [pc, #28]	@ (8006844 <HAL_RCC_GetHCLKFreq+0x58>)
 8006828:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800682a:	4a07      	ldr	r2, [pc, #28]	@ (8006848 <HAL_RCC_GetHCLKFreq+0x5c>)
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8006830:	4b04      	ldr	r3, [pc, #16]	@ (8006844 <HAL_RCC_GetHCLKFreq+0x58>)
 8006832:	681b      	ldr	r3, [r3, #0]
}
 8006834:	4618      	mov	r0, r3
 8006836:	3708      	adds	r7, #8
 8006838:	46bd      	mov	sp, r7
 800683a:	bd80      	pop	{r7, pc}
 800683c:	58024400 	.word	0x58024400
 8006840:	0800e0c4 	.word	0x0800e0c4
 8006844:	24000004 	.word	0x24000004
 8006848:	24000000 	.word	0x24000000

0800684c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800684c:	b580      	push	{r7, lr}
 800684e:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8006850:	f7ff ffcc 	bl	80067ec <HAL_RCC_GetHCLKFreq>
 8006854:	4602      	mov	r2, r0
 8006856:	4b06      	ldr	r3, [pc, #24]	@ (8006870 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006858:	69db      	ldr	r3, [r3, #28]
 800685a:	091b      	lsrs	r3, r3, #4
 800685c:	f003 0307 	and.w	r3, r3, #7
 8006860:	4904      	ldr	r1, [pc, #16]	@ (8006874 <HAL_RCC_GetPCLK1Freq+0x28>)
 8006862:	5ccb      	ldrb	r3, [r1, r3]
 8006864:	f003 031f 	and.w	r3, r3, #31
 8006868:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800686c:	4618      	mov	r0, r3
 800686e:	bd80      	pop	{r7, pc}
 8006870:	58024400 	.word	0x58024400
 8006874:	0800e0c4 	.word	0x0800e0c4

08006878 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006878:	b580      	push	{r7, lr}
 800687a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 800687c:	f7ff ffb6 	bl	80067ec <HAL_RCC_GetHCLKFreq>
 8006880:	4602      	mov	r2, r0
 8006882:	4b06      	ldr	r3, [pc, #24]	@ (800689c <HAL_RCC_GetPCLK2Freq+0x24>)
 8006884:	69db      	ldr	r3, [r3, #28]
 8006886:	0a1b      	lsrs	r3, r3, #8
 8006888:	f003 0307 	and.w	r3, r3, #7
 800688c:	4904      	ldr	r1, [pc, #16]	@ (80068a0 <HAL_RCC_GetPCLK2Freq+0x28>)
 800688e:	5ccb      	ldrb	r3, [r1, r3]
 8006890:	f003 031f 	and.w	r3, r3, #31
 8006894:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8006898:	4618      	mov	r0, r3
 800689a:	bd80      	pop	{r7, pc}
 800689c:	58024400 	.word	0x58024400
 80068a0:	0800e0c4 	.word	0x0800e0c4

080068a4 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80068a4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80068a8:	b0ca      	sub	sp, #296	@ 0x128
 80068aa:	af00      	add	r7, sp, #0
 80068ac:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80068b0:	2300      	movs	r3, #0
 80068b2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80068b6:	2300      	movs	r3, #0
 80068b8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80068bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80068c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068c4:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 80068c8:	2500      	movs	r5, #0
 80068ca:	ea54 0305 	orrs.w	r3, r4, r5
 80068ce:	d049      	beq.n	8006964 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 80068d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80068d4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80068d6:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80068da:	d02f      	beq.n	800693c <HAL_RCCEx_PeriphCLKConfig+0x98>
 80068dc:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80068e0:	d828      	bhi.n	8006934 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80068e2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80068e6:	d01a      	beq.n	800691e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80068e8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80068ec:	d822      	bhi.n	8006934 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	d003      	beq.n	80068fa <HAL_RCCEx_PeriphCLKConfig+0x56>
 80068f2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80068f6:	d007      	beq.n	8006908 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80068f8:	e01c      	b.n	8006934 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80068fa:	4bb8      	ldr	r3, [pc, #736]	@ (8006bdc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80068fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068fe:	4ab7      	ldr	r2, [pc, #732]	@ (8006bdc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006900:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006904:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8006906:	e01a      	b.n	800693e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8006908:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800690c:	3308      	adds	r3, #8
 800690e:	2102      	movs	r1, #2
 8006910:	4618      	mov	r0, r3
 8006912:	f002 fe87 	bl	8009624 <RCCEx_PLL2_Config>
 8006916:	4603      	mov	r3, r0
 8006918:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800691c:	e00f      	b.n	800693e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800691e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006922:	3328      	adds	r3, #40	@ 0x28
 8006924:	2102      	movs	r1, #2
 8006926:	4618      	mov	r0, r3
 8006928:	f002 ff9e 	bl	8009868 <RCCEx_PLL3_Config>
 800692c:	4603      	mov	r3, r0
 800692e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8006932:	e004      	b.n	800693e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006934:	2301      	movs	r3, #1
 8006936:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800693a:	e000      	b.n	800693e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 800693c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800693e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006942:	2b00      	cmp	r3, #0
 8006944:	d10a      	bne.n	800695c <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8006946:	4ba5      	ldr	r3, [pc, #660]	@ (8006bdc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006948:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800694a:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800694e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006952:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006954:	4aa1      	ldr	r2, [pc, #644]	@ (8006bdc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006956:	430b      	orrs	r3, r1
 8006958:	6513      	str	r3, [r2, #80]	@ 0x50
 800695a:	e003      	b.n	8006964 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800695c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006960:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8006964:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006968:	e9d3 2300 	ldrd	r2, r3, [r3]
 800696c:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8006970:	f04f 0900 	mov.w	r9, #0
 8006974:	ea58 0309 	orrs.w	r3, r8, r9
 8006978:	d047      	beq.n	8006a0a <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800697a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800697e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006980:	2b04      	cmp	r3, #4
 8006982:	d82a      	bhi.n	80069da <HAL_RCCEx_PeriphCLKConfig+0x136>
 8006984:	a201      	add	r2, pc, #4	@ (adr r2, 800698c <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8006986:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800698a:	bf00      	nop
 800698c:	080069a1 	.word	0x080069a1
 8006990:	080069af 	.word	0x080069af
 8006994:	080069c5 	.word	0x080069c5
 8006998:	080069e3 	.word	0x080069e3
 800699c:	080069e3 	.word	0x080069e3
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80069a0:	4b8e      	ldr	r3, [pc, #568]	@ (8006bdc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80069a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80069a4:	4a8d      	ldr	r2, [pc, #564]	@ (8006bdc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80069a6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80069aa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80069ac:	e01a      	b.n	80069e4 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80069ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80069b2:	3308      	adds	r3, #8
 80069b4:	2100      	movs	r1, #0
 80069b6:	4618      	mov	r0, r3
 80069b8:	f002 fe34 	bl	8009624 <RCCEx_PLL2_Config>
 80069bc:	4603      	mov	r3, r0
 80069be:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80069c2:	e00f      	b.n	80069e4 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80069c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80069c8:	3328      	adds	r3, #40	@ 0x28
 80069ca:	2100      	movs	r1, #0
 80069cc:	4618      	mov	r0, r3
 80069ce:	f002 ff4b 	bl	8009868 <RCCEx_PLL3_Config>
 80069d2:	4603      	mov	r3, r0
 80069d4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80069d8:	e004      	b.n	80069e4 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80069da:	2301      	movs	r3, #1
 80069dc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80069e0:	e000      	b.n	80069e4 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 80069e2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80069e4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	d10a      	bne.n	8006a02 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80069ec:	4b7b      	ldr	r3, [pc, #492]	@ (8006bdc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80069ee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80069f0:	f023 0107 	bic.w	r1, r3, #7
 80069f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80069f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80069fa:	4a78      	ldr	r2, [pc, #480]	@ (8006bdc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80069fc:	430b      	orrs	r3, r1
 80069fe:	6513      	str	r3, [r2, #80]	@ 0x50
 8006a00:	e003      	b.n	8006a0a <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006a02:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006a06:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8006a0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a12:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8006a16:	f04f 0b00 	mov.w	fp, #0
 8006a1a:	ea5a 030b 	orrs.w	r3, sl, fp
 8006a1e:	d04c      	beq.n	8006aba <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8006a20:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a24:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006a26:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006a2a:	d030      	beq.n	8006a8e <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8006a2c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006a30:	d829      	bhi.n	8006a86 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8006a32:	2bc0      	cmp	r3, #192	@ 0xc0
 8006a34:	d02d      	beq.n	8006a92 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8006a36:	2bc0      	cmp	r3, #192	@ 0xc0
 8006a38:	d825      	bhi.n	8006a86 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8006a3a:	2b80      	cmp	r3, #128	@ 0x80
 8006a3c:	d018      	beq.n	8006a70 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8006a3e:	2b80      	cmp	r3, #128	@ 0x80
 8006a40:	d821      	bhi.n	8006a86 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8006a42:	2b00      	cmp	r3, #0
 8006a44:	d002      	beq.n	8006a4c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8006a46:	2b40      	cmp	r3, #64	@ 0x40
 8006a48:	d007      	beq.n	8006a5a <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8006a4a:	e01c      	b.n	8006a86 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006a4c:	4b63      	ldr	r3, [pc, #396]	@ (8006bdc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006a4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a50:	4a62      	ldr	r2, [pc, #392]	@ (8006bdc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006a52:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006a56:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8006a58:	e01c      	b.n	8006a94 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006a5a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a5e:	3308      	adds	r3, #8
 8006a60:	2100      	movs	r1, #0
 8006a62:	4618      	mov	r0, r3
 8006a64:	f002 fdde 	bl	8009624 <RCCEx_PLL2_Config>
 8006a68:	4603      	mov	r3, r0
 8006a6a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8006a6e:	e011      	b.n	8006a94 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006a70:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a74:	3328      	adds	r3, #40	@ 0x28
 8006a76:	2100      	movs	r1, #0
 8006a78:	4618      	mov	r0, r3
 8006a7a:	f002 fef5 	bl	8009868 <RCCEx_PLL3_Config>
 8006a7e:	4603      	mov	r3, r0
 8006a80:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8006a84:	e006      	b.n	8006a94 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006a86:	2301      	movs	r3, #1
 8006a88:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006a8c:	e002      	b.n	8006a94 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8006a8e:	bf00      	nop
 8006a90:	e000      	b.n	8006a94 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8006a92:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006a94:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006a98:	2b00      	cmp	r3, #0
 8006a9a:	d10a      	bne.n	8006ab2 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8006a9c:	4b4f      	ldr	r3, [pc, #316]	@ (8006bdc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006a9e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006aa0:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8006aa4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006aa8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006aaa:	4a4c      	ldr	r2, [pc, #304]	@ (8006bdc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006aac:	430b      	orrs	r3, r1
 8006aae:	6513      	str	r3, [r2, #80]	@ 0x50
 8006ab0:	e003      	b.n	8006aba <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006ab2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006ab6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8006aba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006abe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ac2:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8006ac6:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8006aca:	2300      	movs	r3, #0
 8006acc:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8006ad0:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8006ad4:	460b      	mov	r3, r1
 8006ad6:	4313      	orrs	r3, r2
 8006ad8:	d053      	beq.n	8006b82 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8006ada:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006ade:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8006ae2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006ae6:	d035      	beq.n	8006b54 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8006ae8:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006aec:	d82e      	bhi.n	8006b4c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8006aee:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8006af2:	d031      	beq.n	8006b58 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8006af4:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8006af8:	d828      	bhi.n	8006b4c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8006afa:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006afe:	d01a      	beq.n	8006b36 <HAL_RCCEx_PeriphCLKConfig+0x292>
 8006b00:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006b04:	d822      	bhi.n	8006b4c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8006b06:	2b00      	cmp	r3, #0
 8006b08:	d003      	beq.n	8006b12 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8006b0a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006b0e:	d007      	beq.n	8006b20 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8006b10:	e01c      	b.n	8006b4c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006b12:	4b32      	ldr	r3, [pc, #200]	@ (8006bdc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006b14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b16:	4a31      	ldr	r2, [pc, #196]	@ (8006bdc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006b18:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006b1c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006b1e:	e01c      	b.n	8006b5a <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006b20:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006b24:	3308      	adds	r3, #8
 8006b26:	2100      	movs	r1, #0
 8006b28:	4618      	mov	r0, r3
 8006b2a:	f002 fd7b 	bl	8009624 <RCCEx_PLL2_Config>
 8006b2e:	4603      	mov	r3, r0
 8006b30:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8006b34:	e011      	b.n	8006b5a <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006b36:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006b3a:	3328      	adds	r3, #40	@ 0x28
 8006b3c:	2100      	movs	r1, #0
 8006b3e:	4618      	mov	r0, r3
 8006b40:	f002 fe92 	bl	8009868 <RCCEx_PLL3_Config>
 8006b44:	4603      	mov	r3, r0
 8006b46:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006b4a:	e006      	b.n	8006b5a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8006b4c:	2301      	movs	r3, #1
 8006b4e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006b52:	e002      	b.n	8006b5a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8006b54:	bf00      	nop
 8006b56:	e000      	b.n	8006b5a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8006b58:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006b5a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006b5e:	2b00      	cmp	r3, #0
 8006b60:	d10b      	bne.n	8006b7a <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8006b62:	4b1e      	ldr	r3, [pc, #120]	@ (8006bdc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006b64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006b66:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8006b6a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006b6e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8006b72:	4a1a      	ldr	r2, [pc, #104]	@ (8006bdc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006b74:	430b      	orrs	r3, r1
 8006b76:	6593      	str	r3, [r2, #88]	@ 0x58
 8006b78:	e003      	b.n	8006b82 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006b7a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006b7e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8006b82:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006b86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b8a:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8006b8e:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8006b92:	2300      	movs	r3, #0
 8006b94:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8006b98:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8006b9c:	460b      	mov	r3, r1
 8006b9e:	4313      	orrs	r3, r2
 8006ba0:	d056      	beq.n	8006c50 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8006ba2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006ba6:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8006baa:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006bae:	d038      	beq.n	8006c22 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8006bb0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006bb4:	d831      	bhi.n	8006c1a <HAL_RCCEx_PeriphCLKConfig+0x376>
 8006bb6:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8006bba:	d034      	beq.n	8006c26 <HAL_RCCEx_PeriphCLKConfig+0x382>
 8006bbc:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8006bc0:	d82b      	bhi.n	8006c1a <HAL_RCCEx_PeriphCLKConfig+0x376>
 8006bc2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006bc6:	d01d      	beq.n	8006c04 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8006bc8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006bcc:	d825      	bhi.n	8006c1a <HAL_RCCEx_PeriphCLKConfig+0x376>
 8006bce:	2b00      	cmp	r3, #0
 8006bd0:	d006      	beq.n	8006be0 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8006bd2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006bd6:	d00a      	beq.n	8006bee <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8006bd8:	e01f      	b.n	8006c1a <HAL_RCCEx_PeriphCLKConfig+0x376>
 8006bda:	bf00      	nop
 8006bdc:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006be0:	4ba2      	ldr	r3, [pc, #648]	@ (8006e6c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006be2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006be4:	4aa1      	ldr	r2, [pc, #644]	@ (8006e6c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006be6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006bea:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006bec:	e01c      	b.n	8006c28 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006bee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006bf2:	3308      	adds	r3, #8
 8006bf4:	2100      	movs	r1, #0
 8006bf6:	4618      	mov	r0, r3
 8006bf8:	f002 fd14 	bl	8009624 <RCCEx_PLL2_Config>
 8006bfc:	4603      	mov	r3, r0
 8006bfe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8006c02:	e011      	b.n	8006c28 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006c04:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006c08:	3328      	adds	r3, #40	@ 0x28
 8006c0a:	2100      	movs	r1, #0
 8006c0c:	4618      	mov	r0, r3
 8006c0e:	f002 fe2b 	bl	8009868 <RCCEx_PLL3_Config>
 8006c12:	4603      	mov	r3, r0
 8006c14:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006c18:	e006      	b.n	8006c28 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8006c1a:	2301      	movs	r3, #1
 8006c1c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006c20:	e002      	b.n	8006c28 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8006c22:	bf00      	nop
 8006c24:	e000      	b.n	8006c28 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8006c26:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006c28:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006c2c:	2b00      	cmp	r3, #0
 8006c2e:	d10b      	bne.n	8006c48 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8006c30:	4b8e      	ldr	r3, [pc, #568]	@ (8006e6c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006c32:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006c34:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8006c38:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006c3c:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8006c40:	4a8a      	ldr	r2, [pc, #552]	@ (8006e6c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006c42:	430b      	orrs	r3, r1
 8006c44:	6593      	str	r3, [r2, #88]	@ 0x58
 8006c46:	e003      	b.n	8006c50 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006c48:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006c4c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8006c50:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006c54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c58:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8006c5c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8006c60:	2300      	movs	r3, #0
 8006c62:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8006c66:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8006c6a:	460b      	mov	r3, r1
 8006c6c:	4313      	orrs	r3, r2
 8006c6e:	d03a      	beq.n	8006ce6 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8006c70:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006c74:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006c76:	2b30      	cmp	r3, #48	@ 0x30
 8006c78:	d01f      	beq.n	8006cba <HAL_RCCEx_PeriphCLKConfig+0x416>
 8006c7a:	2b30      	cmp	r3, #48	@ 0x30
 8006c7c:	d819      	bhi.n	8006cb2 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8006c7e:	2b20      	cmp	r3, #32
 8006c80:	d00c      	beq.n	8006c9c <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8006c82:	2b20      	cmp	r3, #32
 8006c84:	d815      	bhi.n	8006cb2 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8006c86:	2b00      	cmp	r3, #0
 8006c88:	d019      	beq.n	8006cbe <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8006c8a:	2b10      	cmp	r3, #16
 8006c8c:	d111      	bne.n	8006cb2 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006c8e:	4b77      	ldr	r3, [pc, #476]	@ (8006e6c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006c90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c92:	4a76      	ldr	r2, [pc, #472]	@ (8006e6c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006c94:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006c98:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8006c9a:	e011      	b.n	8006cc0 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8006c9c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006ca0:	3308      	adds	r3, #8
 8006ca2:	2102      	movs	r1, #2
 8006ca4:	4618      	mov	r0, r3
 8006ca6:	f002 fcbd 	bl	8009624 <RCCEx_PLL2_Config>
 8006caa:	4603      	mov	r3, r0
 8006cac:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8006cb0:	e006      	b.n	8006cc0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8006cb2:	2301      	movs	r3, #1
 8006cb4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006cb8:	e002      	b.n	8006cc0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8006cba:	bf00      	nop
 8006cbc:	e000      	b.n	8006cc0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8006cbe:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006cc0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006cc4:	2b00      	cmp	r3, #0
 8006cc6:	d10a      	bne.n	8006cde <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8006cc8:	4b68      	ldr	r3, [pc, #416]	@ (8006e6c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006cca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006ccc:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8006cd0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006cd4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006cd6:	4a65      	ldr	r2, [pc, #404]	@ (8006e6c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006cd8:	430b      	orrs	r3, r1
 8006cda:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006cdc:	e003      	b.n	8006ce6 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006cde:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006ce2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8006ce6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006cea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cee:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8006cf2:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8006cf6:	2300      	movs	r3, #0
 8006cf8:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8006cfc:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8006d00:	460b      	mov	r3, r1
 8006d02:	4313      	orrs	r3, r2
 8006d04:	d051      	beq.n	8006daa <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8006d06:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006d0a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006d0c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006d10:	d035      	beq.n	8006d7e <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8006d12:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006d16:	d82e      	bhi.n	8006d76 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8006d18:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006d1c:	d031      	beq.n	8006d82 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8006d1e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006d22:	d828      	bhi.n	8006d76 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8006d24:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006d28:	d01a      	beq.n	8006d60 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8006d2a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006d2e:	d822      	bhi.n	8006d76 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8006d30:	2b00      	cmp	r3, #0
 8006d32:	d003      	beq.n	8006d3c <HAL_RCCEx_PeriphCLKConfig+0x498>
 8006d34:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006d38:	d007      	beq.n	8006d4a <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8006d3a:	e01c      	b.n	8006d76 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006d3c:	4b4b      	ldr	r3, [pc, #300]	@ (8006e6c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006d3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d40:	4a4a      	ldr	r2, [pc, #296]	@ (8006e6c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006d42:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006d46:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8006d48:	e01c      	b.n	8006d84 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006d4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006d4e:	3308      	adds	r3, #8
 8006d50:	2100      	movs	r1, #0
 8006d52:	4618      	mov	r0, r3
 8006d54:	f002 fc66 	bl	8009624 <RCCEx_PLL2_Config>
 8006d58:	4603      	mov	r3, r0
 8006d5a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8006d5e:	e011      	b.n	8006d84 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006d60:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006d64:	3328      	adds	r3, #40	@ 0x28
 8006d66:	2100      	movs	r1, #0
 8006d68:	4618      	mov	r0, r3
 8006d6a:	f002 fd7d 	bl	8009868 <RCCEx_PLL3_Config>
 8006d6e:	4603      	mov	r3, r0
 8006d70:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8006d74:	e006      	b.n	8006d84 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006d76:	2301      	movs	r3, #1
 8006d78:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006d7c:	e002      	b.n	8006d84 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8006d7e:	bf00      	nop
 8006d80:	e000      	b.n	8006d84 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8006d82:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006d84:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006d88:	2b00      	cmp	r3, #0
 8006d8a:	d10a      	bne.n	8006da2 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8006d8c:	4b37      	ldr	r3, [pc, #220]	@ (8006e6c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006d8e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006d90:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8006d94:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006d98:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006d9a:	4a34      	ldr	r2, [pc, #208]	@ (8006e6c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006d9c:	430b      	orrs	r3, r1
 8006d9e:	6513      	str	r3, [r2, #80]	@ 0x50
 8006da0:	e003      	b.n	8006daa <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006da2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006da6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8006daa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006dae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006db2:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8006db6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006dba:	2300      	movs	r3, #0
 8006dbc:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8006dc0:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8006dc4:	460b      	mov	r3, r1
 8006dc6:	4313      	orrs	r3, r2
 8006dc8:	d056      	beq.n	8006e78 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8006dca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006dce:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006dd0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006dd4:	d033      	beq.n	8006e3e <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8006dd6:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006dda:	d82c      	bhi.n	8006e36 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8006ddc:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006de0:	d02f      	beq.n	8006e42 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8006de2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006de6:	d826      	bhi.n	8006e36 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8006de8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006dec:	d02b      	beq.n	8006e46 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8006dee:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006df2:	d820      	bhi.n	8006e36 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8006df4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006df8:	d012      	beq.n	8006e20 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8006dfa:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006dfe:	d81a      	bhi.n	8006e36 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8006e00:	2b00      	cmp	r3, #0
 8006e02:	d022      	beq.n	8006e4a <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8006e04:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006e08:	d115      	bne.n	8006e36 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006e0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006e0e:	3308      	adds	r3, #8
 8006e10:	2101      	movs	r1, #1
 8006e12:	4618      	mov	r0, r3
 8006e14:	f002 fc06 	bl	8009624 <RCCEx_PLL2_Config>
 8006e18:	4603      	mov	r3, r0
 8006e1a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8006e1e:	e015      	b.n	8006e4c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006e20:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006e24:	3328      	adds	r3, #40	@ 0x28
 8006e26:	2101      	movs	r1, #1
 8006e28:	4618      	mov	r0, r3
 8006e2a:	f002 fd1d 	bl	8009868 <RCCEx_PLL3_Config>
 8006e2e:	4603      	mov	r3, r0
 8006e30:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8006e34:	e00a      	b.n	8006e4c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006e36:	2301      	movs	r3, #1
 8006e38:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006e3c:	e006      	b.n	8006e4c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8006e3e:	bf00      	nop
 8006e40:	e004      	b.n	8006e4c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8006e42:	bf00      	nop
 8006e44:	e002      	b.n	8006e4c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8006e46:	bf00      	nop
 8006e48:	e000      	b.n	8006e4c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8006e4a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006e4c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006e50:	2b00      	cmp	r3, #0
 8006e52:	d10d      	bne.n	8006e70 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8006e54:	4b05      	ldr	r3, [pc, #20]	@ (8006e6c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006e56:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006e58:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8006e5c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006e60:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006e62:	4a02      	ldr	r2, [pc, #8]	@ (8006e6c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006e64:	430b      	orrs	r3, r1
 8006e66:	6513      	str	r3, [r2, #80]	@ 0x50
 8006e68:	e006      	b.n	8006e78 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8006e6a:	bf00      	nop
 8006e6c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006e70:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006e74:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8006e78:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006e7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e80:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8006e84:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006e88:	2300      	movs	r3, #0
 8006e8a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006e8e:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8006e92:	460b      	mov	r3, r1
 8006e94:	4313      	orrs	r3, r2
 8006e96:	d055      	beq.n	8006f44 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8006e98:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006e9c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8006ea0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006ea4:	d033      	beq.n	8006f0e <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8006ea6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006eaa:	d82c      	bhi.n	8006f06 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8006eac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006eb0:	d02f      	beq.n	8006f12 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8006eb2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006eb6:	d826      	bhi.n	8006f06 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8006eb8:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006ebc:	d02b      	beq.n	8006f16 <HAL_RCCEx_PeriphCLKConfig+0x672>
 8006ebe:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006ec2:	d820      	bhi.n	8006f06 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8006ec4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006ec8:	d012      	beq.n	8006ef0 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8006eca:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006ece:	d81a      	bhi.n	8006f06 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8006ed0:	2b00      	cmp	r3, #0
 8006ed2:	d022      	beq.n	8006f1a <HAL_RCCEx_PeriphCLKConfig+0x676>
 8006ed4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006ed8:	d115      	bne.n	8006f06 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006eda:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006ede:	3308      	adds	r3, #8
 8006ee0:	2101      	movs	r1, #1
 8006ee2:	4618      	mov	r0, r3
 8006ee4:	f002 fb9e 	bl	8009624 <RCCEx_PLL2_Config>
 8006ee8:	4603      	mov	r3, r0
 8006eea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8006eee:	e015      	b.n	8006f1c <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006ef0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006ef4:	3328      	adds	r3, #40	@ 0x28
 8006ef6:	2101      	movs	r1, #1
 8006ef8:	4618      	mov	r0, r3
 8006efa:	f002 fcb5 	bl	8009868 <RCCEx_PLL3_Config>
 8006efe:	4603      	mov	r3, r0
 8006f00:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8006f04:	e00a      	b.n	8006f1c <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8006f06:	2301      	movs	r3, #1
 8006f08:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006f0c:	e006      	b.n	8006f1c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8006f0e:	bf00      	nop
 8006f10:	e004      	b.n	8006f1c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8006f12:	bf00      	nop
 8006f14:	e002      	b.n	8006f1c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8006f16:	bf00      	nop
 8006f18:	e000      	b.n	8006f1c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8006f1a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006f1c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006f20:	2b00      	cmp	r3, #0
 8006f22:	d10b      	bne.n	8006f3c <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8006f24:	4b4e      	ldr	r3, [pc, #312]	@ (8007060 <HAL_RCCEx_PeriphCLKConfig+0x7bc>)
 8006f26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006f28:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8006f2c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006f30:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8006f34:	4a4a      	ldr	r2, [pc, #296]	@ (8007060 <HAL_RCCEx_PeriphCLKConfig+0x7bc>)
 8006f36:	430b      	orrs	r3, r1
 8006f38:	6593      	str	r3, [r2, #88]	@ 0x58
 8006f3a:	e003      	b.n	8006f44 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006f3c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006f40:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8006f44:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006f48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f4c:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8006f50:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006f54:	2300      	movs	r3, #0
 8006f56:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8006f5a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8006f5e:	460b      	mov	r3, r1
 8006f60:	4313      	orrs	r3, r2
 8006f62:	d037      	beq.n	8006fd4 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8006f64:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006f68:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006f6a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006f6e:	d00e      	beq.n	8006f8e <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8006f70:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006f74:	d816      	bhi.n	8006fa4 <HAL_RCCEx_PeriphCLKConfig+0x700>
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	d018      	beq.n	8006fac <HAL_RCCEx_PeriphCLKConfig+0x708>
 8006f7a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006f7e:	d111      	bne.n	8006fa4 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006f80:	4b37      	ldr	r3, [pc, #220]	@ (8007060 <HAL_RCCEx_PeriphCLKConfig+0x7bc>)
 8006f82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f84:	4a36      	ldr	r2, [pc, #216]	@ (8007060 <HAL_RCCEx_PeriphCLKConfig+0x7bc>)
 8006f86:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006f8a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8006f8c:	e00f      	b.n	8006fae <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006f8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006f92:	3308      	adds	r3, #8
 8006f94:	2101      	movs	r1, #1
 8006f96:	4618      	mov	r0, r3
 8006f98:	f002 fb44 	bl	8009624 <RCCEx_PLL2_Config>
 8006f9c:	4603      	mov	r3, r0
 8006f9e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8006fa2:	e004      	b.n	8006fae <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006fa4:	2301      	movs	r3, #1
 8006fa6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006faa:	e000      	b.n	8006fae <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8006fac:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006fae:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006fb2:	2b00      	cmp	r3, #0
 8006fb4:	d10a      	bne.n	8006fcc <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8006fb6:	4b2a      	ldr	r3, [pc, #168]	@ (8007060 <HAL_RCCEx_PeriphCLKConfig+0x7bc>)
 8006fb8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006fba:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8006fbe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006fc2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006fc4:	4a26      	ldr	r2, [pc, #152]	@ (8007060 <HAL_RCCEx_PeriphCLKConfig+0x7bc>)
 8006fc6:	430b      	orrs	r3, r1
 8006fc8:	6513      	str	r3, [r2, #80]	@ 0x50
 8006fca:	e003      	b.n	8006fd4 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006fcc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006fd0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8006fd4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006fd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fdc:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8006fe0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006fe4:	2300      	movs	r3, #0
 8006fe6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8006fea:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8006fee:	460b      	mov	r3, r1
 8006ff0:	4313      	orrs	r3, r2
 8006ff2:	d03b      	beq.n	800706c <HAL_RCCEx_PeriphCLKConfig+0x7c8>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8006ff4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006ff8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006ffa:	2b03      	cmp	r3, #3
 8006ffc:	d81c      	bhi.n	8007038 <HAL_RCCEx_PeriphCLKConfig+0x794>
 8006ffe:	a201      	add	r2, pc, #4	@ (adr r2, 8007004 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8007000:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007004:	08007041 	.word	0x08007041
 8007008:	08007015 	.word	0x08007015
 800700c:	08007023 	.word	0x08007023
 8007010:	08007041 	.word	0x08007041
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007014:	4b12      	ldr	r3, [pc, #72]	@ (8007060 <HAL_RCCEx_PeriphCLKConfig+0x7bc>)
 8007016:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007018:	4a11      	ldr	r2, [pc, #68]	@ (8007060 <HAL_RCCEx_PeriphCLKConfig+0x7bc>)
 800701a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800701e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8007020:	e00f      	b.n	8007042 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8007022:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007026:	3308      	adds	r3, #8
 8007028:	2102      	movs	r1, #2
 800702a:	4618      	mov	r0, r3
 800702c:	f002 fafa 	bl	8009624 <RCCEx_PLL2_Config>
 8007030:	4603      	mov	r3, r0
 8007032:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8007036:	e004      	b.n	8007042 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8007038:	2301      	movs	r3, #1
 800703a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800703e:	e000      	b.n	8007042 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8007040:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007042:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007046:	2b00      	cmp	r3, #0
 8007048:	d10c      	bne.n	8007064 <HAL_RCCEx_PeriphCLKConfig+0x7c0>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800704a:	4b05      	ldr	r3, [pc, #20]	@ (8007060 <HAL_RCCEx_PeriphCLKConfig+0x7bc>)
 800704c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800704e:	f023 0103 	bic.w	r1, r3, #3
 8007052:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007056:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007058:	4a01      	ldr	r2, [pc, #4]	@ (8007060 <HAL_RCCEx_PeriphCLKConfig+0x7bc>)
 800705a:	430b      	orrs	r3, r1
 800705c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800705e:	e005      	b.n	800706c <HAL_RCCEx_PeriphCLKConfig+0x7c8>
 8007060:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007064:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007068:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800706c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007070:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007074:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8007078:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800707c:	2300      	movs	r3, #0
 800707e:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8007082:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8007086:	460b      	mov	r3, r1
 8007088:	4313      	orrs	r3, r2
 800708a:	f000 82f1 	beq.w	8007670 <HAL_RCCEx_PeriphCLKConfig+0xdcc>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
 800708e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007092:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8007096:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800709a:	f000 81eb 	beq.w	8007474 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 800709e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80070a2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80070a6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80070aa:	f000 81e3 	beq.w	8007474 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 80070ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80070b2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80070b6:	f5b3 5f0c 	cmp.w	r3, #8960	@ 0x2300
 80070ba:	f000 81db 	beq.w	8007474 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 80070be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80070c2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80070c6:	f5b3 5f4c 	cmp.w	r3, #13056	@ 0x3300
 80070ca:	f000 81d3 	beq.w	8007474 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 80070ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80070d2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80070d6:	f5b3 4f86 	cmp.w	r3, #17152	@ 0x4300
 80070da:	f000 81cb 	beq.w	8007474 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 80070de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80070e2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80070e6:	f5b3 4fa6 	cmp.w	r3, #21248	@ 0x5300
 80070ea:	f000 81c3 	beq.w	8007474 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 80070ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80070f2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80070f6:	f5b3 4fc6 	cmp.w	r3, #25344	@ 0x6300
 80070fa:	f000 81bb 	beq.w	8007474 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 80070fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007102:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8007106:	f5b3 4fe6 	cmp.w	r3, #29440	@ 0x7300
 800710a:	f000 81b3 	beq.w	8007474 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 800710e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007112:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8007116:	f5b3 4f03 	cmp.w	r3, #33536	@ 0x8300
 800711a:	f000 81ab 	beq.w	8007474 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 800711e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007122:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8007126:	f5b3 4f13 	cmp.w	r3, #37632	@ 0x9300
 800712a:	f000 81a3 	beq.w	8007474 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 800712e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007132:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8007136:	f5b3 4f23 	cmp.w	r3, #41728	@ 0xa300
 800713a:	f000 819b 	beq.w	8007474 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 800713e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007142:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8007146:	f5b3 4f33 	cmp.w	r3, #45824	@ 0xb300
 800714a:	f000 8193 	beq.w	8007474 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 800714e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007152:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8007156:	f5b3 4f43 	cmp.w	r3, #49920	@ 0xc300
 800715a:	f000 818b 	beq.w	8007474 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 800715e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007162:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8007166:	f5b3 4f53 	cmp.w	r3, #54016	@ 0xd300
 800716a:	f000 8183 	beq.w	8007474 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 800716e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007172:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8007176:	f5b3 4f63 	cmp.w	r3, #58112	@ 0xe300
 800717a:	f000 817b 	beq.w	8007474 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 800717e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007182:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8007186:	f5b3 4f73 	cmp.w	r3, #62208	@ 0xf300
 800718a:	f000 8173 	beq.w	8007474 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 800718e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007192:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 8007196:	4bbd      	ldr	r3, [pc, #756]	@ (800748c <HAL_RCCEx_PeriphCLKConfig+0xbe8>)
 8007198:	429a      	cmp	r2, r3
 800719a:	f000 816b 	beq.w	8007474 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 800719e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80071a2:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 80071a6:	4bba      	ldr	r3, [pc, #744]	@ (8007490 <HAL_RCCEx_PeriphCLKConfig+0xbec>)
 80071a8:	429a      	cmp	r2, r3
 80071aa:	f000 8163 	beq.w	8007474 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 80071ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80071b2:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 80071b6:	4bb7      	ldr	r3, [pc, #732]	@ (8007494 <HAL_RCCEx_PeriphCLKConfig+0xbf0>)
 80071b8:	429a      	cmp	r2, r3
 80071ba:	f000 815b 	beq.w	8007474 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 80071be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80071c2:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 80071c6:	4bb4      	ldr	r3, [pc, #720]	@ (8007498 <HAL_RCCEx_PeriphCLKConfig+0xbf4>)
 80071c8:	429a      	cmp	r2, r3
 80071ca:	f000 8153 	beq.w	8007474 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 80071ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80071d2:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 80071d6:	4bb1      	ldr	r3, [pc, #708]	@ (800749c <HAL_RCCEx_PeriphCLKConfig+0xbf8>)
 80071d8:	429a      	cmp	r2, r3
 80071da:	f000 814b 	beq.w	8007474 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 80071de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80071e2:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 80071e6:	4bae      	ldr	r3, [pc, #696]	@ (80074a0 <HAL_RCCEx_PeriphCLKConfig+0xbfc>)
 80071e8:	429a      	cmp	r2, r3
 80071ea:	f000 8143 	beq.w	8007474 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 80071ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80071f2:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 80071f6:	4bab      	ldr	r3, [pc, #684]	@ (80074a4 <HAL_RCCEx_PeriphCLKConfig+0xc00>)
 80071f8:	429a      	cmp	r2, r3
 80071fa:	f000 813b 	beq.w	8007474 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 80071fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007202:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 8007206:	4ba8      	ldr	r3, [pc, #672]	@ (80074a8 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8007208:	429a      	cmp	r2, r3
 800720a:	f000 8133 	beq.w	8007474 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 800720e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007212:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 8007216:	4ba5      	ldr	r3, [pc, #660]	@ (80074ac <HAL_RCCEx_PeriphCLKConfig+0xc08>)
 8007218:	429a      	cmp	r2, r3
 800721a:	f000 812b 	beq.w	8007474 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 800721e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007222:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 8007226:	4ba2      	ldr	r3, [pc, #648]	@ (80074b0 <HAL_RCCEx_PeriphCLKConfig+0xc0c>)
 8007228:	429a      	cmp	r2, r3
 800722a:	f000 8123 	beq.w	8007474 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 800722e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007232:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 8007236:	4b9f      	ldr	r3, [pc, #636]	@ (80074b4 <HAL_RCCEx_PeriphCLKConfig+0xc10>)
 8007238:	429a      	cmp	r2, r3
 800723a:	f000 811b 	beq.w	8007474 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 800723e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007242:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 8007246:	4b9c      	ldr	r3, [pc, #624]	@ (80074b8 <HAL_RCCEx_PeriphCLKConfig+0xc14>)
 8007248:	429a      	cmp	r2, r3
 800724a:	f000 8113 	beq.w	8007474 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 800724e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007252:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 8007256:	4b99      	ldr	r3, [pc, #612]	@ (80074bc <HAL_RCCEx_PeriphCLKConfig+0xc18>)
 8007258:	429a      	cmp	r2, r3
 800725a:	f000 810b 	beq.w	8007474 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 800725e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007262:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 8007266:	4b96      	ldr	r3, [pc, #600]	@ (80074c0 <HAL_RCCEx_PeriphCLKConfig+0xc1c>)
 8007268:	429a      	cmp	r2, r3
 800726a:	f000 8103 	beq.w	8007474 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 800726e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007272:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 8007276:	4b93      	ldr	r3, [pc, #588]	@ (80074c4 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8007278:	429a      	cmp	r2, r3
 800727a:	f000 80fb 	beq.w	8007474 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 800727e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007282:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 8007286:	4b90      	ldr	r3, [pc, #576]	@ (80074c8 <HAL_RCCEx_PeriphCLKConfig+0xc24>)
 8007288:	429a      	cmp	r2, r3
 800728a:	f000 80f3 	beq.w	8007474 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 800728e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007292:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 8007296:	4b8d      	ldr	r3, [pc, #564]	@ (80074cc <HAL_RCCEx_PeriphCLKConfig+0xc28>)
 8007298:	429a      	cmp	r2, r3
 800729a:	f000 80eb 	beq.w	8007474 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 800729e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80072a2:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 80072a6:	4b8a      	ldr	r3, [pc, #552]	@ (80074d0 <HAL_RCCEx_PeriphCLKConfig+0xc2c>)
 80072a8:	429a      	cmp	r2, r3
 80072aa:	f000 80e3 	beq.w	8007474 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 80072ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80072b2:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 80072b6:	4b87      	ldr	r3, [pc, #540]	@ (80074d4 <HAL_RCCEx_PeriphCLKConfig+0xc30>)
 80072b8:	429a      	cmp	r2, r3
 80072ba:	f000 80db 	beq.w	8007474 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 80072be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80072c2:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 80072c6:	4b84      	ldr	r3, [pc, #528]	@ (80074d8 <HAL_RCCEx_PeriphCLKConfig+0xc34>)
 80072c8:	429a      	cmp	r2, r3
 80072ca:	f000 80d3 	beq.w	8007474 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 80072ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80072d2:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 80072d6:	4b81      	ldr	r3, [pc, #516]	@ (80074dc <HAL_RCCEx_PeriphCLKConfig+0xc38>)
 80072d8:	429a      	cmp	r2, r3
 80072da:	f000 80cb 	beq.w	8007474 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 80072de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80072e2:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 80072e6:	4b7e      	ldr	r3, [pc, #504]	@ (80074e0 <HAL_RCCEx_PeriphCLKConfig+0xc3c>)
 80072e8:	429a      	cmp	r2, r3
 80072ea:	f000 80c3 	beq.w	8007474 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 80072ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80072f2:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 80072f6:	4b7b      	ldr	r3, [pc, #492]	@ (80074e4 <HAL_RCCEx_PeriphCLKConfig+0xc40>)
 80072f8:	429a      	cmp	r2, r3
 80072fa:	f000 80bb 	beq.w	8007474 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 80072fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007302:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 8007306:	4b78      	ldr	r3, [pc, #480]	@ (80074e8 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8007308:	429a      	cmp	r2, r3
 800730a:	f000 80b3 	beq.w	8007474 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 800730e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007312:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 8007316:	4b75      	ldr	r3, [pc, #468]	@ (80074ec <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 8007318:	429a      	cmp	r2, r3
 800731a:	f000 80ab 	beq.w	8007474 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 800731e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007322:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 8007326:	4b72      	ldr	r3, [pc, #456]	@ (80074f0 <HAL_RCCEx_PeriphCLKConfig+0xc4c>)
 8007328:	429a      	cmp	r2, r3
 800732a:	f000 80a3 	beq.w	8007474 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 800732e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007332:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 8007336:	4b6f      	ldr	r3, [pc, #444]	@ (80074f4 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8007338:	429a      	cmp	r2, r3
 800733a:	f000 809b 	beq.w	8007474 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 800733e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007342:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 8007346:	4b6c      	ldr	r3, [pc, #432]	@ (80074f8 <HAL_RCCEx_PeriphCLKConfig+0xc54>)
 8007348:	429a      	cmp	r2, r3
 800734a:	f000 8093 	beq.w	8007474 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 800734e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007352:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 8007356:	4b69      	ldr	r3, [pc, #420]	@ (80074fc <HAL_RCCEx_PeriphCLKConfig+0xc58>)
 8007358:	429a      	cmp	r2, r3
 800735a:	f000 808b 	beq.w	8007474 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 800735e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007362:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 8007366:	4b66      	ldr	r3, [pc, #408]	@ (8007500 <HAL_RCCEx_PeriphCLKConfig+0xc5c>)
 8007368:	429a      	cmp	r2, r3
 800736a:	f000 8083 	beq.w	8007474 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 800736e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007372:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 8007376:	4b63      	ldr	r3, [pc, #396]	@ (8007504 <HAL_RCCEx_PeriphCLKConfig+0xc60>)
 8007378:	429a      	cmp	r2, r3
 800737a:	d07b      	beq.n	8007474 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 800737c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007380:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 8007384:	4b60      	ldr	r3, [pc, #384]	@ (8007508 <HAL_RCCEx_PeriphCLKConfig+0xc64>)
 8007386:	429a      	cmp	r2, r3
 8007388:	d074      	beq.n	8007474 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 800738a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800738e:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 8007392:	4b5e      	ldr	r3, [pc, #376]	@ (800750c <HAL_RCCEx_PeriphCLKConfig+0xc68>)
 8007394:	429a      	cmp	r2, r3
 8007396:	d06d      	beq.n	8007474 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 8007398:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800739c:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 80073a0:	4b5b      	ldr	r3, [pc, #364]	@ (8007510 <HAL_RCCEx_PeriphCLKConfig+0xc6c>)
 80073a2:	429a      	cmp	r2, r3
 80073a4:	d066      	beq.n	8007474 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 80073a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80073aa:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 80073ae:	4b59      	ldr	r3, [pc, #356]	@ (8007514 <HAL_RCCEx_PeriphCLKConfig+0xc70>)
 80073b0:	429a      	cmp	r2, r3
 80073b2:	d05f      	beq.n	8007474 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 80073b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80073b8:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 80073bc:	4b56      	ldr	r3, [pc, #344]	@ (8007518 <HAL_RCCEx_PeriphCLKConfig+0xc74>)
 80073be:	429a      	cmp	r2, r3
 80073c0:	d058      	beq.n	8007474 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 80073c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80073c6:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 80073ca:	4b54      	ldr	r3, [pc, #336]	@ (800751c <HAL_RCCEx_PeriphCLKConfig+0xc78>)
 80073cc:	429a      	cmp	r2, r3
 80073ce:	d051      	beq.n	8007474 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 80073d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80073d4:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 80073d8:	4b51      	ldr	r3, [pc, #324]	@ (8007520 <HAL_RCCEx_PeriphCLKConfig+0xc7c>)
 80073da:	429a      	cmp	r2, r3
 80073dc:	d04a      	beq.n	8007474 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 80073de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80073e2:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 80073e6:	4b4f      	ldr	r3, [pc, #316]	@ (8007524 <HAL_RCCEx_PeriphCLKConfig+0xc80>)
 80073e8:	429a      	cmp	r2, r3
 80073ea:	d043      	beq.n	8007474 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 80073ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80073f0:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 80073f4:	4b4c      	ldr	r3, [pc, #304]	@ (8007528 <HAL_RCCEx_PeriphCLKConfig+0xc84>)
 80073f6:	429a      	cmp	r2, r3
 80073f8:	d03c      	beq.n	8007474 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 80073fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80073fe:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 8007402:	4b4a      	ldr	r3, [pc, #296]	@ (800752c <HAL_RCCEx_PeriphCLKConfig+0xc88>)
 8007404:	429a      	cmp	r2, r3
 8007406:	d035      	beq.n	8007474 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 8007408:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800740c:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 8007410:	4b47      	ldr	r3, [pc, #284]	@ (8007530 <HAL_RCCEx_PeriphCLKConfig+0xc8c>)
 8007412:	429a      	cmp	r2, r3
 8007414:	d02e      	beq.n	8007474 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 8007416:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800741a:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 800741e:	4b45      	ldr	r3, [pc, #276]	@ (8007534 <HAL_RCCEx_PeriphCLKConfig+0xc90>)
 8007420:	429a      	cmp	r2, r3
 8007422:	d027      	beq.n	8007474 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 8007424:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007428:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 800742c:	4b42      	ldr	r3, [pc, #264]	@ (8007538 <HAL_RCCEx_PeriphCLKConfig+0xc94>)
 800742e:	429a      	cmp	r2, r3
 8007430:	d020      	beq.n	8007474 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 8007432:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007436:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 800743a:	4b40      	ldr	r3, [pc, #256]	@ (800753c <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 800743c:	429a      	cmp	r2, r3
 800743e:	d019      	beq.n	8007474 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 8007440:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007444:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 8007448:	4b3d      	ldr	r3, [pc, #244]	@ (8007540 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800744a:	429a      	cmp	r2, r3
 800744c:	d012      	beq.n	8007474 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 800744e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007452:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 8007456:	4b3b      	ldr	r3, [pc, #236]	@ (8007544 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8007458:	429a      	cmp	r2, r3
 800745a:	d00b      	beq.n	8007474 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 800745c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007460:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 8007464:	4b38      	ldr	r3, [pc, #224]	@ (8007548 <HAL_RCCEx_PeriphCLKConfig+0xca4>)
 8007466:	429a      	cmp	r2, r3
 8007468:	d004      	beq.n	8007474 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 800746a:	f240 317d 	movw	r1, #893	@ 0x37d
 800746e:	4837      	ldr	r0, [pc, #220]	@ (800754c <HAL_RCCEx_PeriphCLKConfig+0xca8>)
 8007470:	f7f9 fde2 	bl	8001038 <assert_failed>

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007474:	4b36      	ldr	r3, [pc, #216]	@ (8007550 <HAL_RCCEx_PeriphCLKConfig+0xcac>)
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	4a35      	ldr	r2, [pc, #212]	@ (8007550 <HAL_RCCEx_PeriphCLKConfig+0xcac>)
 800747a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800747e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007480:	f7fa fb20 	bl	8001ac4 <HAL_GetTick>
 8007484:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007488:	e070      	b.n	800756c <HAL_RCCEx_PeriphCLKConfig+0xcc8>
 800748a:	bf00      	nop
 800748c:	00010300 	.word	0x00010300
 8007490:	00011300 	.word	0x00011300
 8007494:	00012300 	.word	0x00012300
 8007498:	00013300 	.word	0x00013300
 800749c:	00014300 	.word	0x00014300
 80074a0:	00015300 	.word	0x00015300
 80074a4:	00016300 	.word	0x00016300
 80074a8:	00017300 	.word	0x00017300
 80074ac:	00018300 	.word	0x00018300
 80074b0:	00019300 	.word	0x00019300
 80074b4:	0001a300 	.word	0x0001a300
 80074b8:	0001b300 	.word	0x0001b300
 80074bc:	0001c300 	.word	0x0001c300
 80074c0:	0001d300 	.word	0x0001d300
 80074c4:	0001e300 	.word	0x0001e300
 80074c8:	0001f300 	.word	0x0001f300
 80074cc:	00020300 	.word	0x00020300
 80074d0:	00021300 	.word	0x00021300
 80074d4:	00022300 	.word	0x00022300
 80074d8:	00023300 	.word	0x00023300
 80074dc:	00024300 	.word	0x00024300
 80074e0:	00025300 	.word	0x00025300
 80074e4:	00026300 	.word	0x00026300
 80074e8:	00027300 	.word	0x00027300
 80074ec:	00028300 	.word	0x00028300
 80074f0:	00029300 	.word	0x00029300
 80074f4:	0002a300 	.word	0x0002a300
 80074f8:	0002b300 	.word	0x0002b300
 80074fc:	0002c300 	.word	0x0002c300
 8007500:	0002d300 	.word	0x0002d300
 8007504:	0002e300 	.word	0x0002e300
 8007508:	0002f300 	.word	0x0002f300
 800750c:	00030300 	.word	0x00030300
 8007510:	00031300 	.word	0x00031300
 8007514:	00032300 	.word	0x00032300
 8007518:	00033300 	.word	0x00033300
 800751c:	00034300 	.word	0x00034300
 8007520:	00035300 	.word	0x00035300
 8007524:	00036300 	.word	0x00036300
 8007528:	00037300 	.word	0x00037300
 800752c:	00038300 	.word	0x00038300
 8007530:	00039300 	.word	0x00039300
 8007534:	0003a300 	.word	0x0003a300
 8007538:	0003b300 	.word	0x0003b300
 800753c:	0003c300 	.word	0x0003c300
 8007540:	0003d300 	.word	0x0003d300
 8007544:	0003e300 	.word	0x0003e300
 8007548:	0003f300 	.word	0x0003f300
 800754c:	0800df2c 	.word	0x0800df2c
 8007550:	58024800 	.word	0x58024800
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007554:	f7fa fab6 	bl	8001ac4 <HAL_GetTick>
 8007558:	4602      	mov	r2, r0
 800755a:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800755e:	1ad3      	subs	r3, r2, r3
 8007560:	2b64      	cmp	r3, #100	@ 0x64
 8007562:	d903      	bls.n	800756c <HAL_RCCEx_PeriphCLKConfig+0xcc8>
      {
        ret = HAL_TIMEOUT;
 8007564:	2303      	movs	r3, #3
 8007566:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800756a:	e005      	b.n	8007578 <HAL_RCCEx_PeriphCLKConfig+0xcd4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800756c:	4bcf      	ldr	r3, [pc, #828]	@ (80078ac <HAL_RCCEx_PeriphCLKConfig+0x1008>)
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007574:	2b00      	cmp	r3, #0
 8007576:	d0ed      	beq.n	8007554 <HAL_RCCEx_PeriphCLKConfig+0xcb0>
      }
    }

    if (ret == HAL_OK)
 8007578:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800757c:	2b00      	cmp	r3, #0
 800757e:	d173      	bne.n	8007668 <HAL_RCCEx_PeriphCLKConfig+0xdc4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8007580:	4bcb      	ldr	r3, [pc, #812]	@ (80078b0 <HAL_RCCEx_PeriphCLKConfig+0x100c>)
 8007582:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8007584:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007588:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800758c:	4053      	eors	r3, r2
 800758e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007592:	2b00      	cmp	r3, #0
 8007594:	d015      	beq.n	80075c2 <HAL_RCCEx_PeriphCLKConfig+0xd1e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007596:	4bc6      	ldr	r3, [pc, #792]	@ (80078b0 <HAL_RCCEx_PeriphCLKConfig+0x100c>)
 8007598:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800759a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800759e:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80075a2:	4bc3      	ldr	r3, [pc, #780]	@ (80078b0 <HAL_RCCEx_PeriphCLKConfig+0x100c>)
 80075a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80075a6:	4ac2      	ldr	r2, [pc, #776]	@ (80078b0 <HAL_RCCEx_PeriphCLKConfig+0x100c>)
 80075a8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80075ac:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80075ae:	4bc0      	ldr	r3, [pc, #768]	@ (80078b0 <HAL_RCCEx_PeriphCLKConfig+0x100c>)
 80075b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80075b2:	4abf      	ldr	r2, [pc, #764]	@ (80078b0 <HAL_RCCEx_PeriphCLKConfig+0x100c>)
 80075b4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80075b8:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 80075ba:	4abd      	ldr	r2, [pc, #756]	@ (80078b0 <HAL_RCCEx_PeriphCLKConfig+0x100c>)
 80075bc:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80075c0:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 80075c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80075c6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80075ca:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80075ce:	d118      	bne.n	8007602 <HAL_RCCEx_PeriphCLKConfig+0xd5e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80075d0:	f7fa fa78 	bl	8001ac4 <HAL_GetTick>
 80075d4:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80075d8:	e00d      	b.n	80075f6 <HAL_RCCEx_PeriphCLKConfig+0xd52>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80075da:	f7fa fa73 	bl	8001ac4 <HAL_GetTick>
 80075de:	4602      	mov	r2, r0
 80075e0:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80075e4:	1ad2      	subs	r2, r2, r3
 80075e6:	f241 3388 	movw	r3, #5000	@ 0x1388
 80075ea:	429a      	cmp	r2, r3
 80075ec:	d903      	bls.n	80075f6 <HAL_RCCEx_PeriphCLKConfig+0xd52>
          {
            ret = HAL_TIMEOUT;
 80075ee:	2303      	movs	r3, #3
 80075f0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 80075f4:	e005      	b.n	8007602 <HAL_RCCEx_PeriphCLKConfig+0xd5e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80075f6:	4bae      	ldr	r3, [pc, #696]	@ (80078b0 <HAL_RCCEx_PeriphCLKConfig+0x100c>)
 80075f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80075fa:	f003 0302 	and.w	r3, r3, #2
 80075fe:	2b00      	cmp	r3, #0
 8007600:	d0eb      	beq.n	80075da <HAL_RCCEx_PeriphCLKConfig+0xd36>
          }
        }
      }

      if (ret == HAL_OK)
 8007602:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007606:	2b00      	cmp	r3, #0
 8007608:	d129      	bne.n	800765e <HAL_RCCEx_PeriphCLKConfig+0xdba>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800760a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800760e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8007612:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007616:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800761a:	d10e      	bne.n	800763a <HAL_RCCEx_PeriphCLKConfig+0xd96>
 800761c:	4ba4      	ldr	r3, [pc, #656]	@ (80078b0 <HAL_RCCEx_PeriphCLKConfig+0x100c>)
 800761e:	691b      	ldr	r3, [r3, #16]
 8007620:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8007624:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007628:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800762c:	091a      	lsrs	r2, r3, #4
 800762e:	4ba1      	ldr	r3, [pc, #644]	@ (80078b4 <HAL_RCCEx_PeriphCLKConfig+0x1010>)
 8007630:	4013      	ands	r3, r2
 8007632:	4a9f      	ldr	r2, [pc, #636]	@ (80078b0 <HAL_RCCEx_PeriphCLKConfig+0x100c>)
 8007634:	430b      	orrs	r3, r1
 8007636:	6113      	str	r3, [r2, #16]
 8007638:	e005      	b.n	8007646 <HAL_RCCEx_PeriphCLKConfig+0xda2>
 800763a:	4b9d      	ldr	r3, [pc, #628]	@ (80078b0 <HAL_RCCEx_PeriphCLKConfig+0x100c>)
 800763c:	691b      	ldr	r3, [r3, #16]
 800763e:	4a9c      	ldr	r2, [pc, #624]	@ (80078b0 <HAL_RCCEx_PeriphCLKConfig+0x100c>)
 8007640:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8007644:	6113      	str	r3, [r2, #16]
 8007646:	4b9a      	ldr	r3, [pc, #616]	@ (80078b0 <HAL_RCCEx_PeriphCLKConfig+0x100c>)
 8007648:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800764a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800764e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8007652:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007656:	4a96      	ldr	r2, [pc, #600]	@ (80078b0 <HAL_RCCEx_PeriphCLKConfig+0x100c>)
 8007658:	430b      	orrs	r3, r1
 800765a:	6713      	str	r3, [r2, #112]	@ 0x70
 800765c:	e008      	b.n	8007670 <HAL_RCCEx_PeriphCLKConfig+0xdcc>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800765e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007662:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8007666:	e003      	b.n	8007670 <HAL_RCCEx_PeriphCLKConfig+0xdcc>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007668:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800766c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8007670:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007674:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007678:	f002 0301 	and.w	r3, r2, #1
 800767c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007680:	2300      	movs	r3, #0
 8007682:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007686:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800768a:	460b      	mov	r3, r1
 800768c:	4313      	orrs	r3, r2
 800768e:	f000 8089 	beq.w	80077a4 <HAL_RCCEx_PeriphCLKConfig+0xf00>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8007692:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007696:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007698:	2b28      	cmp	r3, #40	@ 0x28
 800769a:	d86b      	bhi.n	8007774 <HAL_RCCEx_PeriphCLKConfig+0xed0>
 800769c:	a201      	add	r2, pc, #4	@ (adr r2, 80076a4 <HAL_RCCEx_PeriphCLKConfig+0xe00>)
 800769e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80076a2:	bf00      	nop
 80076a4:	0800777d 	.word	0x0800777d
 80076a8:	08007775 	.word	0x08007775
 80076ac:	08007775 	.word	0x08007775
 80076b0:	08007775 	.word	0x08007775
 80076b4:	08007775 	.word	0x08007775
 80076b8:	08007775 	.word	0x08007775
 80076bc:	08007775 	.word	0x08007775
 80076c0:	08007775 	.word	0x08007775
 80076c4:	08007749 	.word	0x08007749
 80076c8:	08007775 	.word	0x08007775
 80076cc:	08007775 	.word	0x08007775
 80076d0:	08007775 	.word	0x08007775
 80076d4:	08007775 	.word	0x08007775
 80076d8:	08007775 	.word	0x08007775
 80076dc:	08007775 	.word	0x08007775
 80076e0:	08007775 	.word	0x08007775
 80076e4:	0800775f 	.word	0x0800775f
 80076e8:	08007775 	.word	0x08007775
 80076ec:	08007775 	.word	0x08007775
 80076f0:	08007775 	.word	0x08007775
 80076f4:	08007775 	.word	0x08007775
 80076f8:	08007775 	.word	0x08007775
 80076fc:	08007775 	.word	0x08007775
 8007700:	08007775 	.word	0x08007775
 8007704:	0800777d 	.word	0x0800777d
 8007708:	08007775 	.word	0x08007775
 800770c:	08007775 	.word	0x08007775
 8007710:	08007775 	.word	0x08007775
 8007714:	08007775 	.word	0x08007775
 8007718:	08007775 	.word	0x08007775
 800771c:	08007775 	.word	0x08007775
 8007720:	08007775 	.word	0x08007775
 8007724:	0800777d 	.word	0x0800777d
 8007728:	08007775 	.word	0x08007775
 800772c:	08007775 	.word	0x08007775
 8007730:	08007775 	.word	0x08007775
 8007734:	08007775 	.word	0x08007775
 8007738:	08007775 	.word	0x08007775
 800773c:	08007775 	.word	0x08007775
 8007740:	08007775 	.word	0x08007775
 8007744:	0800777d 	.word	0x0800777d
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007748:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800774c:	3308      	adds	r3, #8
 800774e:	2101      	movs	r1, #1
 8007750:	4618      	mov	r0, r3
 8007752:	f001 ff67 	bl	8009624 <RCCEx_PLL2_Config>
 8007756:	4603      	mov	r3, r0
 8007758:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800775c:	e00f      	b.n	800777e <HAL_RCCEx_PeriphCLKConfig+0xeda>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800775e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007762:	3328      	adds	r3, #40	@ 0x28
 8007764:	2101      	movs	r1, #1
 8007766:	4618      	mov	r0, r3
 8007768:	f002 f87e 	bl	8009868 <RCCEx_PLL3_Config>
 800776c:	4603      	mov	r3, r0
 800776e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8007772:	e004      	b.n	800777e <HAL_RCCEx_PeriphCLKConfig+0xeda>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007774:	2301      	movs	r3, #1
 8007776:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800777a:	e000      	b.n	800777e <HAL_RCCEx_PeriphCLKConfig+0xeda>
        break;
 800777c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800777e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007782:	2b00      	cmp	r3, #0
 8007784:	d10a      	bne.n	800779c <HAL_RCCEx_PeriphCLKConfig+0xef8>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8007786:	4b4a      	ldr	r3, [pc, #296]	@ (80078b0 <HAL_RCCEx_PeriphCLKConfig+0x100c>)
 8007788:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800778a:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800778e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007792:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007794:	4a46      	ldr	r2, [pc, #280]	@ (80078b0 <HAL_RCCEx_PeriphCLKConfig+0x100c>)
 8007796:	430b      	orrs	r3, r1
 8007798:	6553      	str	r3, [r2, #84]	@ 0x54
 800779a:	e003      	b.n	80077a4 <HAL_RCCEx_PeriphCLKConfig+0xf00>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800779c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80077a0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 80077a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80077a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077ac:	f002 0302 	and.w	r3, r2, #2
 80077b0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80077b4:	2300      	movs	r3, #0
 80077b6:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80077ba:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 80077be:	460b      	mov	r3, r1
 80077c0:	4313      	orrs	r3, r2
 80077c2:	d041      	beq.n	8007848 <HAL_RCCEx_PeriphCLKConfig+0xfa4>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 80077c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80077c8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80077ca:	2b05      	cmp	r3, #5
 80077cc:	d824      	bhi.n	8007818 <HAL_RCCEx_PeriphCLKConfig+0xf74>
 80077ce:	a201      	add	r2, pc, #4	@ (adr r2, 80077d4 <HAL_RCCEx_PeriphCLKConfig+0xf30>)
 80077d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80077d4:	08007821 	.word	0x08007821
 80077d8:	080077ed 	.word	0x080077ed
 80077dc:	08007803 	.word	0x08007803
 80077e0:	08007821 	.word	0x08007821
 80077e4:	08007821 	.word	0x08007821
 80077e8:	08007821 	.word	0x08007821
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80077ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80077f0:	3308      	adds	r3, #8
 80077f2:	2101      	movs	r1, #1
 80077f4:	4618      	mov	r0, r3
 80077f6:	f001 ff15 	bl	8009624 <RCCEx_PLL2_Config>
 80077fa:	4603      	mov	r3, r0
 80077fc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8007800:	e00f      	b.n	8007822 <HAL_RCCEx_PeriphCLKConfig+0xf7e>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007802:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007806:	3328      	adds	r3, #40	@ 0x28
 8007808:	2101      	movs	r1, #1
 800780a:	4618      	mov	r0, r3
 800780c:	f002 f82c 	bl	8009868 <RCCEx_PLL3_Config>
 8007810:	4603      	mov	r3, r0
 8007812:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8007816:	e004      	b.n	8007822 <HAL_RCCEx_PeriphCLKConfig+0xf7e>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007818:	2301      	movs	r3, #1
 800781a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800781e:	e000      	b.n	8007822 <HAL_RCCEx_PeriphCLKConfig+0xf7e>
        break;
 8007820:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007822:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007826:	2b00      	cmp	r3, #0
 8007828:	d10a      	bne.n	8007840 <HAL_RCCEx_PeriphCLKConfig+0xf9c>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800782a:	4b21      	ldr	r3, [pc, #132]	@ (80078b0 <HAL_RCCEx_PeriphCLKConfig+0x100c>)
 800782c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800782e:	f023 0107 	bic.w	r1, r3, #7
 8007832:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007836:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007838:	4a1d      	ldr	r2, [pc, #116]	@ (80078b0 <HAL_RCCEx_PeriphCLKConfig+0x100c>)
 800783a:	430b      	orrs	r3, r1
 800783c:	6553      	str	r3, [r2, #84]	@ 0x54
 800783e:	e003      	b.n	8007848 <HAL_RCCEx_PeriphCLKConfig+0xfa4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007840:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007844:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007848:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800784c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007850:	f002 0304 	and.w	r3, r2, #4
 8007854:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007858:	2300      	movs	r3, #0
 800785a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800785e:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8007862:	460b      	mov	r3, r1
 8007864:	4313      	orrs	r3, r2
 8007866:	d04b      	beq.n	8007900 <HAL_RCCEx_PeriphCLKConfig+0x105c>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8007868:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800786c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007870:	2b05      	cmp	r3, #5
 8007872:	d82c      	bhi.n	80078ce <HAL_RCCEx_PeriphCLKConfig+0x102a>
 8007874:	a201      	add	r2, pc, #4	@ (adr r2, 800787c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007876:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800787a:	bf00      	nop
 800787c:	080078d7 	.word	0x080078d7
 8007880:	08007895 	.word	0x08007895
 8007884:	080078b9 	.word	0x080078b9
 8007888:	080078d7 	.word	0x080078d7
 800788c:	080078d7 	.word	0x080078d7
 8007890:	080078d7 	.word	0x080078d7
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007894:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007898:	3308      	adds	r3, #8
 800789a:	2101      	movs	r1, #1
 800789c:	4618      	mov	r0, r3
 800789e:	f001 fec1 	bl	8009624 <RCCEx_PLL2_Config>
 80078a2:	4603      	mov	r3, r0
 80078a4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80078a8:	e016      	b.n	80078d8 <HAL_RCCEx_PeriphCLKConfig+0x1034>
 80078aa:	bf00      	nop
 80078ac:	58024800 	.word	0x58024800
 80078b0:	58024400 	.word	0x58024400
 80078b4:	00ffffcf 	.word	0x00ffffcf

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80078b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80078bc:	3328      	adds	r3, #40	@ 0x28
 80078be:	2101      	movs	r1, #1
 80078c0:	4618      	mov	r0, r3
 80078c2:	f001 ffd1 	bl	8009868 <RCCEx_PLL3_Config>
 80078c6:	4603      	mov	r3, r0
 80078c8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80078cc:	e004      	b.n	80078d8 <HAL_RCCEx_PeriphCLKConfig+0x1034>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80078ce:	2301      	movs	r3, #1
 80078d0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80078d4:	e000      	b.n	80078d8 <HAL_RCCEx_PeriphCLKConfig+0x1034>
        break;
 80078d6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80078d8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80078dc:	2b00      	cmp	r3, #0
 80078de:	d10b      	bne.n	80078f8 <HAL_RCCEx_PeriphCLKConfig+0x1054>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80078e0:	4b9e      	ldr	r3, [pc, #632]	@ (8007b5c <HAL_RCCEx_PeriphCLKConfig+0x12b8>)
 80078e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80078e4:	f023 0107 	bic.w	r1, r3, #7
 80078e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80078ec:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80078f0:	4a9a      	ldr	r2, [pc, #616]	@ (8007b5c <HAL_RCCEx_PeriphCLKConfig+0x12b8>)
 80078f2:	430b      	orrs	r3, r1
 80078f4:	6593      	str	r3, [r2, #88]	@ 0x58
 80078f6:	e003      	b.n	8007900 <HAL_RCCEx_PeriphCLKConfig+0x105c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80078f8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80078fc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8007900:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007904:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007908:	f002 0320 	and.w	r3, r2, #32
 800790c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8007910:	2300      	movs	r3, #0
 8007912:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007916:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800791a:	460b      	mov	r3, r1
 800791c:	4313      	orrs	r3, r2
 800791e:	d055      	beq.n	80079cc <HAL_RCCEx_PeriphCLKConfig+0x1128>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8007920:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007924:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007928:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800792c:	d033      	beq.n	8007996 <HAL_RCCEx_PeriphCLKConfig+0x10f2>
 800792e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007932:	d82c      	bhi.n	800798e <HAL_RCCEx_PeriphCLKConfig+0x10ea>
 8007934:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007938:	d02f      	beq.n	800799a <HAL_RCCEx_PeriphCLKConfig+0x10f6>
 800793a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800793e:	d826      	bhi.n	800798e <HAL_RCCEx_PeriphCLKConfig+0x10ea>
 8007940:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007944:	d02b      	beq.n	800799e <HAL_RCCEx_PeriphCLKConfig+0x10fa>
 8007946:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800794a:	d820      	bhi.n	800798e <HAL_RCCEx_PeriphCLKConfig+0x10ea>
 800794c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007950:	d012      	beq.n	8007978 <HAL_RCCEx_PeriphCLKConfig+0x10d4>
 8007952:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007956:	d81a      	bhi.n	800798e <HAL_RCCEx_PeriphCLKConfig+0x10ea>
 8007958:	2b00      	cmp	r3, #0
 800795a:	d022      	beq.n	80079a2 <HAL_RCCEx_PeriphCLKConfig+0x10fe>
 800795c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007960:	d115      	bne.n	800798e <HAL_RCCEx_PeriphCLKConfig+0x10ea>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007962:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007966:	3308      	adds	r3, #8
 8007968:	2100      	movs	r1, #0
 800796a:	4618      	mov	r0, r3
 800796c:	f001 fe5a 	bl	8009624 <RCCEx_PLL2_Config>
 8007970:	4603      	mov	r3, r0
 8007972:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8007976:	e015      	b.n	80079a4 <HAL_RCCEx_PeriphCLKConfig+0x1100>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007978:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800797c:	3328      	adds	r3, #40	@ 0x28
 800797e:	2102      	movs	r1, #2
 8007980:	4618      	mov	r0, r3
 8007982:	f001 ff71 	bl	8009868 <RCCEx_PLL3_Config>
 8007986:	4603      	mov	r3, r0
 8007988:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800798c:	e00a      	b.n	80079a4 <HAL_RCCEx_PeriphCLKConfig+0x1100>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800798e:	2301      	movs	r3, #1
 8007990:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007994:	e006      	b.n	80079a4 <HAL_RCCEx_PeriphCLKConfig+0x1100>
        break;
 8007996:	bf00      	nop
 8007998:	e004      	b.n	80079a4 <HAL_RCCEx_PeriphCLKConfig+0x1100>
        break;
 800799a:	bf00      	nop
 800799c:	e002      	b.n	80079a4 <HAL_RCCEx_PeriphCLKConfig+0x1100>
        break;
 800799e:	bf00      	nop
 80079a0:	e000      	b.n	80079a4 <HAL_RCCEx_PeriphCLKConfig+0x1100>
        break;
 80079a2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80079a4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80079a8:	2b00      	cmp	r3, #0
 80079aa:	d10b      	bne.n	80079c4 <HAL_RCCEx_PeriphCLKConfig+0x1120>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80079ac:	4b6b      	ldr	r3, [pc, #428]	@ (8007b5c <HAL_RCCEx_PeriphCLKConfig+0x12b8>)
 80079ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80079b0:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80079b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80079b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80079bc:	4a67      	ldr	r2, [pc, #412]	@ (8007b5c <HAL_RCCEx_PeriphCLKConfig+0x12b8>)
 80079be:	430b      	orrs	r3, r1
 80079c0:	6553      	str	r3, [r2, #84]	@ 0x54
 80079c2:	e003      	b.n	80079cc <HAL_RCCEx_PeriphCLKConfig+0x1128>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80079c4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80079c8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80079cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80079d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079d4:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 80079d8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80079dc:	2300      	movs	r3, #0
 80079de:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80079e2:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 80079e6:	460b      	mov	r3, r1
 80079e8:	4313      	orrs	r3, r2
 80079ea:	d055      	beq.n	8007a98 <HAL_RCCEx_PeriphCLKConfig+0x11f4>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 80079ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80079f0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80079f4:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80079f8:	d033      	beq.n	8007a62 <HAL_RCCEx_PeriphCLKConfig+0x11be>
 80079fa:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80079fe:	d82c      	bhi.n	8007a5a <HAL_RCCEx_PeriphCLKConfig+0x11b6>
 8007a00:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007a04:	d02f      	beq.n	8007a66 <HAL_RCCEx_PeriphCLKConfig+0x11c2>
 8007a06:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007a0a:	d826      	bhi.n	8007a5a <HAL_RCCEx_PeriphCLKConfig+0x11b6>
 8007a0c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007a10:	d02b      	beq.n	8007a6a <HAL_RCCEx_PeriphCLKConfig+0x11c6>
 8007a12:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007a16:	d820      	bhi.n	8007a5a <HAL_RCCEx_PeriphCLKConfig+0x11b6>
 8007a18:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007a1c:	d012      	beq.n	8007a44 <HAL_RCCEx_PeriphCLKConfig+0x11a0>
 8007a1e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007a22:	d81a      	bhi.n	8007a5a <HAL_RCCEx_PeriphCLKConfig+0x11b6>
 8007a24:	2b00      	cmp	r3, #0
 8007a26:	d022      	beq.n	8007a6e <HAL_RCCEx_PeriphCLKConfig+0x11ca>
 8007a28:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007a2c:	d115      	bne.n	8007a5a <HAL_RCCEx_PeriphCLKConfig+0x11b6>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007a2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a32:	3308      	adds	r3, #8
 8007a34:	2100      	movs	r1, #0
 8007a36:	4618      	mov	r0, r3
 8007a38:	f001 fdf4 	bl	8009624 <RCCEx_PLL2_Config>
 8007a3c:	4603      	mov	r3, r0
 8007a3e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8007a42:	e015      	b.n	8007a70 <HAL_RCCEx_PeriphCLKConfig+0x11cc>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007a44:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a48:	3328      	adds	r3, #40	@ 0x28
 8007a4a:	2102      	movs	r1, #2
 8007a4c:	4618      	mov	r0, r3
 8007a4e:	f001 ff0b 	bl	8009868 <RCCEx_PLL3_Config>
 8007a52:	4603      	mov	r3, r0
 8007a54:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8007a58:	e00a      	b.n	8007a70 <HAL_RCCEx_PeriphCLKConfig+0x11cc>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007a5a:	2301      	movs	r3, #1
 8007a5c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007a60:	e006      	b.n	8007a70 <HAL_RCCEx_PeriphCLKConfig+0x11cc>
        break;
 8007a62:	bf00      	nop
 8007a64:	e004      	b.n	8007a70 <HAL_RCCEx_PeriphCLKConfig+0x11cc>
        break;
 8007a66:	bf00      	nop
 8007a68:	e002      	b.n	8007a70 <HAL_RCCEx_PeriphCLKConfig+0x11cc>
        break;
 8007a6a:	bf00      	nop
 8007a6c:	e000      	b.n	8007a70 <HAL_RCCEx_PeriphCLKConfig+0x11cc>
        break;
 8007a6e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007a70:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007a74:	2b00      	cmp	r3, #0
 8007a76:	d10b      	bne.n	8007a90 <HAL_RCCEx_PeriphCLKConfig+0x11ec>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8007a78:	4b38      	ldr	r3, [pc, #224]	@ (8007b5c <HAL_RCCEx_PeriphCLKConfig+0x12b8>)
 8007a7a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007a7c:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8007a80:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a84:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007a88:	4a34      	ldr	r2, [pc, #208]	@ (8007b5c <HAL_RCCEx_PeriphCLKConfig+0x12b8>)
 8007a8a:	430b      	orrs	r3, r1
 8007a8c:	6593      	str	r3, [r2, #88]	@ 0x58
 8007a8e:	e003      	b.n	8007a98 <HAL_RCCEx_PeriphCLKConfig+0x11f4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007a90:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007a94:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8007a98:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007aa0:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8007aa4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007aa8:	2300      	movs	r3, #0
 8007aaa:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007aae:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8007ab2:	460b      	mov	r3, r1
 8007ab4:	4313      	orrs	r3, r2
 8007ab6:	d057      	beq.n	8007b68 <HAL_RCCEx_PeriphCLKConfig+0x12c4>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8007ab8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007abc:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8007ac0:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8007ac4:	d033      	beq.n	8007b2e <HAL_RCCEx_PeriphCLKConfig+0x128a>
 8007ac6:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8007aca:	d82c      	bhi.n	8007b26 <HAL_RCCEx_PeriphCLKConfig+0x1282>
 8007acc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007ad0:	d02f      	beq.n	8007b32 <HAL_RCCEx_PeriphCLKConfig+0x128e>
 8007ad2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007ad6:	d826      	bhi.n	8007b26 <HAL_RCCEx_PeriphCLKConfig+0x1282>
 8007ad8:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8007adc:	d02b      	beq.n	8007b36 <HAL_RCCEx_PeriphCLKConfig+0x1292>
 8007ade:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8007ae2:	d820      	bhi.n	8007b26 <HAL_RCCEx_PeriphCLKConfig+0x1282>
 8007ae4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007ae8:	d012      	beq.n	8007b10 <HAL_RCCEx_PeriphCLKConfig+0x126c>
 8007aea:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007aee:	d81a      	bhi.n	8007b26 <HAL_RCCEx_PeriphCLKConfig+0x1282>
 8007af0:	2b00      	cmp	r3, #0
 8007af2:	d022      	beq.n	8007b3a <HAL_RCCEx_PeriphCLKConfig+0x1296>
 8007af4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007af8:	d115      	bne.n	8007b26 <HAL_RCCEx_PeriphCLKConfig+0x1282>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007afa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007afe:	3308      	adds	r3, #8
 8007b00:	2100      	movs	r1, #0
 8007b02:	4618      	mov	r0, r3
 8007b04:	f001 fd8e 	bl	8009624 <RCCEx_PLL2_Config>
 8007b08:	4603      	mov	r3, r0
 8007b0a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8007b0e:	e015      	b.n	8007b3c <HAL_RCCEx_PeriphCLKConfig+0x1298>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007b10:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007b14:	3328      	adds	r3, #40	@ 0x28
 8007b16:	2102      	movs	r1, #2
 8007b18:	4618      	mov	r0, r3
 8007b1a:	f001 fea5 	bl	8009868 <RCCEx_PLL3_Config>
 8007b1e:	4603      	mov	r3, r0
 8007b20:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8007b24:	e00a      	b.n	8007b3c <HAL_RCCEx_PeriphCLKConfig+0x1298>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007b26:	2301      	movs	r3, #1
 8007b28:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007b2c:	e006      	b.n	8007b3c <HAL_RCCEx_PeriphCLKConfig+0x1298>
        break;
 8007b2e:	bf00      	nop
 8007b30:	e004      	b.n	8007b3c <HAL_RCCEx_PeriphCLKConfig+0x1298>
        break;
 8007b32:	bf00      	nop
 8007b34:	e002      	b.n	8007b3c <HAL_RCCEx_PeriphCLKConfig+0x1298>
        break;
 8007b36:	bf00      	nop
 8007b38:	e000      	b.n	8007b3c <HAL_RCCEx_PeriphCLKConfig+0x1298>
        break;
 8007b3a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007b3c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007b40:	2b00      	cmp	r3, #0
 8007b42:	d10d      	bne.n	8007b60 <HAL_RCCEx_PeriphCLKConfig+0x12bc>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8007b44:	4b05      	ldr	r3, [pc, #20]	@ (8007b5c <HAL_RCCEx_PeriphCLKConfig+0x12b8>)
 8007b46:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007b48:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8007b4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007b50:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8007b54:	4a01      	ldr	r2, [pc, #4]	@ (8007b5c <HAL_RCCEx_PeriphCLKConfig+0x12b8>)
 8007b56:	430b      	orrs	r3, r1
 8007b58:	6593      	str	r3, [r2, #88]	@ 0x58
 8007b5a:	e005      	b.n	8007b68 <HAL_RCCEx_PeriphCLKConfig+0x12c4>
 8007b5c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007b60:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007b64:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8007b68:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007b6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b70:	f002 0308 	and.w	r3, r2, #8
 8007b74:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007b78:	2300      	movs	r3, #0
 8007b7a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007b7e:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8007b82:	460b      	mov	r3, r1
 8007b84:	4313      	orrs	r3, r2
 8007b86:	d03e      	beq.n	8007c06 <HAL_RCCEx_PeriphCLKConfig+0x1362>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));
 8007b88:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007b8c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007b90:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007b94:	d018      	beq.n	8007bc8 <HAL_RCCEx_PeriphCLKConfig+0x1324>
 8007b96:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007b9a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007b9e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007ba2:	d011      	beq.n	8007bc8 <HAL_RCCEx_PeriphCLKConfig+0x1324>
 8007ba4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007ba8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007bac:	2b00      	cmp	r3, #0
 8007bae:	d00b      	beq.n	8007bc8 <HAL_RCCEx_PeriphCLKConfig+0x1324>
 8007bb0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007bb4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007bb8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007bbc:	d004      	beq.n	8007bc8 <HAL_RCCEx_PeriphCLKConfig+0x1324>
 8007bbe:	f240 510d 	movw	r1, #1293	@ 0x50d
 8007bc2:	48ab      	ldr	r0, [pc, #684]	@ (8007e70 <HAL_RCCEx_PeriphCLKConfig+0x15cc>)
 8007bc4:	f7f9 fa38 	bl	8001038 <assert_failed>

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8007bc8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007bcc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007bd0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007bd4:	d10c      	bne.n	8007bf0 <HAL_RCCEx_PeriphCLKConfig+0x134c>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8007bd6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007bda:	3328      	adds	r3, #40	@ 0x28
 8007bdc:	2102      	movs	r1, #2
 8007bde:	4618      	mov	r0, r3
 8007be0:	f001 fe42 	bl	8009868 <RCCEx_PLL3_Config>
 8007be4:	4603      	mov	r3, r0
 8007be6:	2b00      	cmp	r3, #0
 8007be8:	d002      	beq.n	8007bf0 <HAL_RCCEx_PeriphCLKConfig+0x134c>
      {
        status = HAL_ERROR;
 8007bea:	2301      	movs	r3, #1
 8007bec:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8007bf0:	4ba0      	ldr	r3, [pc, #640]	@ (8007e74 <HAL_RCCEx_PeriphCLKConfig+0x15d0>)
 8007bf2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007bf4:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007bf8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007bfc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007c00:	4a9c      	ldr	r2, [pc, #624]	@ (8007e74 <HAL_RCCEx_PeriphCLKConfig+0x15d0>)
 8007c02:	430b      	orrs	r3, r1
 8007c04:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8007c06:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007c0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c0e:	f002 0310 	and.w	r3, r2, #16
 8007c12:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007c16:	2300      	movs	r3, #0
 8007c18:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8007c1c:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8007c20:	460b      	mov	r3, r1
 8007c22:	4313      	orrs	r3, r2
 8007c24:	d03e      	beq.n	8007ca4 <HAL_RCCEx_PeriphCLKConfig+0x1400>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));
 8007c26:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007c2a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007c2e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007c32:	d018      	beq.n	8007c66 <HAL_RCCEx_PeriphCLKConfig+0x13c2>
 8007c34:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007c38:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007c3c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007c40:	d011      	beq.n	8007c66 <HAL_RCCEx_PeriphCLKConfig+0x13c2>
 8007c42:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007c46:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007c4a:	2b00      	cmp	r3, #0
 8007c4c:	d00b      	beq.n	8007c66 <HAL_RCCEx_PeriphCLKConfig+0x13c2>
 8007c4e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007c52:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007c56:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007c5a:	d004      	beq.n	8007c66 <HAL_RCCEx_PeriphCLKConfig+0x13c2>
 8007c5c:	f44f 61a4 	mov.w	r1, #1312	@ 0x520
 8007c60:	4883      	ldr	r0, [pc, #524]	@ (8007e70 <HAL_RCCEx_PeriphCLKConfig+0x15cc>)
 8007c62:	f7f9 f9e9 	bl	8001038 <assert_failed>

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8007c66:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007c6a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007c6e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007c72:	d10c      	bne.n	8007c8e <HAL_RCCEx_PeriphCLKConfig+0x13ea>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8007c74:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007c78:	3328      	adds	r3, #40	@ 0x28
 8007c7a:	2102      	movs	r1, #2
 8007c7c:	4618      	mov	r0, r3
 8007c7e:	f001 fdf3 	bl	8009868 <RCCEx_PLL3_Config>
 8007c82:	4603      	mov	r3, r0
 8007c84:	2b00      	cmp	r3, #0
 8007c86:	d002      	beq.n	8007c8e <HAL_RCCEx_PeriphCLKConfig+0x13ea>
      {
        status = HAL_ERROR;
 8007c88:	2301      	movs	r3, #1
 8007c8a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8007c8e:	4b79      	ldr	r3, [pc, #484]	@ (8007e74 <HAL_RCCEx_PeriphCLKConfig+0x15d0>)
 8007c90:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007c92:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8007c96:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007c9a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007c9e:	4a75      	ldr	r2, [pc, #468]	@ (8007e74 <HAL_RCCEx_PeriphCLKConfig+0x15d0>)
 8007ca0:	430b      	orrs	r3, r1
 8007ca2:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8007ca4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007ca8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007cac:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8007cb0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007cb4:	2300      	movs	r3, #0
 8007cb6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007cba:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8007cbe:	460b      	mov	r3, r1
 8007cc0:	4313      	orrs	r3, r2
 8007cc2:	d03e      	beq.n	8007d42 <HAL_RCCEx_PeriphCLKConfig+0x149e>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8007cc4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007cc8:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8007ccc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007cd0:	d022      	beq.n	8007d18 <HAL_RCCEx_PeriphCLKConfig+0x1474>
 8007cd2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007cd6:	d81b      	bhi.n	8007d10 <HAL_RCCEx_PeriphCLKConfig+0x146c>
 8007cd8:	2b00      	cmp	r3, #0
 8007cda:	d003      	beq.n	8007ce4 <HAL_RCCEx_PeriphCLKConfig+0x1440>
 8007cdc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007ce0:	d00b      	beq.n	8007cfa <HAL_RCCEx_PeriphCLKConfig+0x1456>
 8007ce2:	e015      	b.n	8007d10 <HAL_RCCEx_PeriphCLKConfig+0x146c>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007ce4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007ce8:	3308      	adds	r3, #8
 8007cea:	2100      	movs	r1, #0
 8007cec:	4618      	mov	r0, r3
 8007cee:	f001 fc99 	bl	8009624 <RCCEx_PLL2_Config>
 8007cf2:	4603      	mov	r3, r0
 8007cf4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8007cf8:	e00f      	b.n	8007d1a <HAL_RCCEx_PeriphCLKConfig+0x1476>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007cfa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007cfe:	3328      	adds	r3, #40	@ 0x28
 8007d00:	2102      	movs	r1, #2
 8007d02:	4618      	mov	r0, r3
 8007d04:	f001 fdb0 	bl	8009868 <RCCEx_PLL3_Config>
 8007d08:	4603      	mov	r3, r0
 8007d0a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8007d0e:	e004      	b.n	8007d1a <HAL_RCCEx_PeriphCLKConfig+0x1476>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007d10:	2301      	movs	r3, #1
 8007d12:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007d16:	e000      	b.n	8007d1a <HAL_RCCEx_PeriphCLKConfig+0x1476>
        break;
 8007d18:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007d1a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007d1e:	2b00      	cmp	r3, #0
 8007d20:	d10b      	bne.n	8007d3a <HAL_RCCEx_PeriphCLKConfig+0x1496>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8007d22:	4b54      	ldr	r3, [pc, #336]	@ (8007e74 <HAL_RCCEx_PeriphCLKConfig+0x15d0>)
 8007d24:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007d26:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8007d2a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007d2e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8007d32:	4a50      	ldr	r2, [pc, #320]	@ (8007e74 <HAL_RCCEx_PeriphCLKConfig+0x15d0>)
 8007d34:	430b      	orrs	r3, r1
 8007d36:	6593      	str	r3, [r2, #88]	@ 0x58
 8007d38:	e003      	b.n	8007d42 <HAL_RCCEx_PeriphCLKConfig+0x149e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007d3a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007d3e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8007d42:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007d46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d4a:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8007d4e:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007d50:	2300      	movs	r3, #0
 8007d52:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007d54:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8007d58:	460b      	mov	r3, r1
 8007d5a:	4313      	orrs	r3, r2
 8007d5c:	d03b      	beq.n	8007dd6 <HAL_RCCEx_PeriphCLKConfig+0x1532>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8007d5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007d62:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007d66:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007d6a:	d01f      	beq.n	8007dac <HAL_RCCEx_PeriphCLKConfig+0x1508>
 8007d6c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007d70:	d818      	bhi.n	8007da4 <HAL_RCCEx_PeriphCLKConfig+0x1500>
 8007d72:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007d76:	d003      	beq.n	8007d80 <HAL_RCCEx_PeriphCLKConfig+0x14dc>
 8007d78:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007d7c:	d007      	beq.n	8007d8e <HAL_RCCEx_PeriphCLKConfig+0x14ea>
 8007d7e:	e011      	b.n	8007da4 <HAL_RCCEx_PeriphCLKConfig+0x1500>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007d80:	4b3c      	ldr	r3, [pc, #240]	@ (8007e74 <HAL_RCCEx_PeriphCLKConfig+0x15d0>)
 8007d82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007d84:	4a3b      	ldr	r2, [pc, #236]	@ (8007e74 <HAL_RCCEx_PeriphCLKConfig+0x15d0>)
 8007d86:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007d8a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8007d8c:	e00f      	b.n	8007dae <HAL_RCCEx_PeriphCLKConfig+0x150a>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007d8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007d92:	3328      	adds	r3, #40	@ 0x28
 8007d94:	2101      	movs	r1, #1
 8007d96:	4618      	mov	r0, r3
 8007d98:	f001 fd66 	bl	8009868 <RCCEx_PLL3_Config>
 8007d9c:	4603      	mov	r3, r0
 8007d9e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8007da2:	e004      	b.n	8007dae <HAL_RCCEx_PeriphCLKConfig+0x150a>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007da4:	2301      	movs	r3, #1
 8007da6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007daa:	e000      	b.n	8007dae <HAL_RCCEx_PeriphCLKConfig+0x150a>
        break;
 8007dac:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007dae:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007db2:	2b00      	cmp	r3, #0
 8007db4:	d10b      	bne.n	8007dce <HAL_RCCEx_PeriphCLKConfig+0x152a>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007db6:	4b2f      	ldr	r3, [pc, #188]	@ (8007e74 <HAL_RCCEx_PeriphCLKConfig+0x15d0>)
 8007db8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007dba:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8007dbe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007dc2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007dc6:	4a2b      	ldr	r2, [pc, #172]	@ (8007e74 <HAL_RCCEx_PeriphCLKConfig+0x15d0>)
 8007dc8:	430b      	orrs	r3, r1
 8007dca:	6553      	str	r3, [r2, #84]	@ 0x54
 8007dcc:	e003      	b.n	8007dd6 <HAL_RCCEx_PeriphCLKConfig+0x1532>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007dce:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007dd2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8007dd6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007dda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007dde:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8007de2:	673b      	str	r3, [r7, #112]	@ 0x70
 8007de4:	2300      	movs	r3, #0
 8007de6:	677b      	str	r3, [r7, #116]	@ 0x74
 8007de8:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8007dec:	460b      	mov	r3, r1
 8007dee:	4313      	orrs	r3, r2
 8007df0:	d046      	beq.n	8007e80 <HAL_RCCEx_PeriphCLKConfig+0x15dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));
 8007df2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007df6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007df8:	2b00      	cmp	r3, #0
 8007dfa:	d00a      	beq.n	8007e12 <HAL_RCCEx_PeriphCLKConfig+0x156e>
 8007dfc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007e00:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007e02:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007e06:	d004      	beq.n	8007e12 <HAL_RCCEx_PeriphCLKConfig+0x156e>
 8007e08:	f240 5186 	movw	r1, #1414	@ 0x586
 8007e0c:	4818      	ldr	r0, [pc, #96]	@ (8007e70 <HAL_RCCEx_PeriphCLKConfig+0x15cc>)
 8007e0e:	f7f9 f913 	bl	8001038 <assert_failed>

    switch (PeriphClkInit->SdmmcClockSelection)
 8007e12:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007e16:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007e18:	2b00      	cmp	r3, #0
 8007e1a:	d003      	beq.n	8007e24 <HAL_RCCEx_PeriphCLKConfig+0x1580>
 8007e1c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007e20:	d007      	beq.n	8007e32 <HAL_RCCEx_PeriphCLKConfig+0x158e>
 8007e22:	e011      	b.n	8007e48 <HAL_RCCEx_PeriphCLKConfig+0x15a4>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007e24:	4b13      	ldr	r3, [pc, #76]	@ (8007e74 <HAL_RCCEx_PeriphCLKConfig+0x15d0>)
 8007e26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e28:	4a12      	ldr	r2, [pc, #72]	@ (8007e74 <HAL_RCCEx_PeriphCLKConfig+0x15d0>)
 8007e2a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007e2e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8007e30:	e00e      	b.n	8007e50 <HAL_RCCEx_PeriphCLKConfig+0x15ac>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8007e32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007e36:	3308      	adds	r3, #8
 8007e38:	2102      	movs	r1, #2
 8007e3a:	4618      	mov	r0, r3
 8007e3c:	f001 fbf2 	bl	8009624 <RCCEx_PLL2_Config>
 8007e40:	4603      	mov	r3, r0
 8007e42:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8007e46:	e003      	b.n	8007e50 <HAL_RCCEx_PeriphCLKConfig+0x15ac>

      default:
        ret = HAL_ERROR;
 8007e48:	2301      	movs	r3, #1
 8007e4a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007e4e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007e50:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007e54:	2b00      	cmp	r3, #0
 8007e56:	d10f      	bne.n	8007e78 <HAL_RCCEx_PeriphCLKConfig+0x15d4>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8007e58:	4b06      	ldr	r3, [pc, #24]	@ (8007e74 <HAL_RCCEx_PeriphCLKConfig+0x15d0>)
 8007e5a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007e5c:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007e60:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007e64:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007e66:	4a03      	ldr	r2, [pc, #12]	@ (8007e74 <HAL_RCCEx_PeriphCLKConfig+0x15d0>)
 8007e68:	430b      	orrs	r3, r1
 8007e6a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007e6c:	e008      	b.n	8007e80 <HAL_RCCEx_PeriphCLKConfig+0x15dc>
 8007e6e:	bf00      	nop
 8007e70:	0800df2c 	.word	0x0800df2c
 8007e74:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007e78:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007e7c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8007e80:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007e84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e88:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8007e8c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007e8e:	2300      	movs	r3, #0
 8007e90:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007e92:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8007e96:	460b      	mov	r3, r1
 8007e98:	4313      	orrs	r3, r2
 8007e9a:	d00c      	beq.n	8007eb6 <HAL_RCCEx_PeriphCLKConfig+0x1612>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8007e9c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007ea0:	3328      	adds	r3, #40	@ 0x28
 8007ea2:	2102      	movs	r1, #2
 8007ea4:	4618      	mov	r0, r3
 8007ea6:	f001 fcdf 	bl	8009868 <RCCEx_PLL3_Config>
 8007eaa:	4603      	mov	r3, r0
 8007eac:	2b00      	cmp	r3, #0
 8007eae:	d002      	beq.n	8007eb6 <HAL_RCCEx_PeriphCLKConfig+0x1612>
    {
      status = HAL_ERROR;
 8007eb0:	2301      	movs	r3, #1
 8007eb2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8007eb6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007eba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ebe:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8007ec2:	663b      	str	r3, [r7, #96]	@ 0x60
 8007ec4:	2300      	movs	r3, #0
 8007ec6:	667b      	str	r3, [r7, #100]	@ 0x64
 8007ec8:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8007ecc:	460b      	mov	r3, r1
 8007ece:	4313      	orrs	r3, r2
 8007ed0:	d03a      	beq.n	8007f48 <HAL_RCCEx_PeriphCLKConfig+0x16a4>
  {

    switch (PeriphClkInit->RngClockSelection)
 8007ed2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007ed6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007eda:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007ede:	d018      	beq.n	8007f12 <HAL_RCCEx_PeriphCLKConfig+0x166e>
 8007ee0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007ee4:	d811      	bhi.n	8007f0a <HAL_RCCEx_PeriphCLKConfig+0x1666>
 8007ee6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007eea:	d014      	beq.n	8007f16 <HAL_RCCEx_PeriphCLKConfig+0x1672>
 8007eec:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007ef0:	d80b      	bhi.n	8007f0a <HAL_RCCEx_PeriphCLKConfig+0x1666>
 8007ef2:	2b00      	cmp	r3, #0
 8007ef4:	d011      	beq.n	8007f1a <HAL_RCCEx_PeriphCLKConfig+0x1676>
 8007ef6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007efa:	d106      	bne.n	8007f0a <HAL_RCCEx_PeriphCLKConfig+0x1666>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007efc:	4b0f      	ldr	r3, [pc, #60]	@ (8007f3c <HAL_RCCEx_PeriphCLKConfig+0x1698>)
 8007efe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f00:	4a0e      	ldr	r2, [pc, #56]	@ (8007f3c <HAL_RCCEx_PeriphCLKConfig+0x1698>)
 8007f02:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007f06:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8007f08:	e008      	b.n	8007f1c <HAL_RCCEx_PeriphCLKConfig+0x1678>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007f0a:	2301      	movs	r3, #1
 8007f0c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007f10:	e004      	b.n	8007f1c <HAL_RCCEx_PeriphCLKConfig+0x1678>
        break;
 8007f12:	bf00      	nop
 8007f14:	e002      	b.n	8007f1c <HAL_RCCEx_PeriphCLKConfig+0x1678>
        break;
 8007f16:	bf00      	nop
 8007f18:	e000      	b.n	8007f1c <HAL_RCCEx_PeriphCLKConfig+0x1678>
        break;
 8007f1a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007f1c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007f20:	2b00      	cmp	r3, #0
 8007f22:	d10d      	bne.n	8007f40 <HAL_RCCEx_PeriphCLKConfig+0x169c>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007f24:	4b05      	ldr	r3, [pc, #20]	@ (8007f3c <HAL_RCCEx_PeriphCLKConfig+0x1698>)
 8007f26:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007f28:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8007f2c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007f30:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007f34:	4a01      	ldr	r2, [pc, #4]	@ (8007f3c <HAL_RCCEx_PeriphCLKConfig+0x1698>)
 8007f36:	430b      	orrs	r3, r1
 8007f38:	6553      	str	r3, [r2, #84]	@ 0x54
 8007f3a:	e005      	b.n	8007f48 <HAL_RCCEx_PeriphCLKConfig+0x16a4>
 8007f3c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007f40:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007f44:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8007f48:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007f4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f50:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8007f54:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007f56:	2300      	movs	r3, #0
 8007f58:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007f5a:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8007f5e:	460b      	mov	r3, r1
 8007f60:	4313      	orrs	r3, r2
 8007f62:	d019      	beq.n	8007f98 <HAL_RCCEx_PeriphCLKConfig+0x16f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));
 8007f64:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007f68:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007f6a:	2b00      	cmp	r3, #0
 8007f6c:	d00a      	beq.n	8007f84 <HAL_RCCEx_PeriphCLKConfig+0x16e0>
 8007f6e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007f72:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007f74:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007f78:	d004      	beq.n	8007f84 <HAL_RCCEx_PeriphCLKConfig+0x16e0>
 8007f7a:	f240 51e5 	movw	r1, #1509	@ 0x5e5
 8007f7e:	48b8      	ldr	r0, [pc, #736]	@ (8008260 <HAL_RCCEx_PeriphCLKConfig+0x19bc>)
 8007f80:	f7f9 f85a 	bl	8001038 <assert_failed>

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8007f84:	4bb7      	ldr	r3, [pc, #732]	@ (8008264 <HAL_RCCEx_PeriphCLKConfig+0x19c0>)
 8007f86:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007f88:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8007f8c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007f90:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007f92:	4ab4      	ldr	r2, [pc, #720]	@ (8008264 <HAL_RCCEx_PeriphCLKConfig+0x19c0>)
 8007f94:	430b      	orrs	r3, r1
 8007f96:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8007f98:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007f9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fa0:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8007fa4:	653b      	str	r3, [r7, #80]	@ 0x50
 8007fa6:	2300      	movs	r3, #0
 8007fa8:	657b      	str	r3, [r7, #84]	@ 0x54
 8007faa:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8007fae:	460b      	mov	r3, r1
 8007fb0:	4313      	orrs	r3, r2
 8007fb2:	d01c      	beq.n	8007fee <HAL_RCCEx_PeriphCLKConfig+0x174a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));
 8007fb4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007fb8:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8007fbc:	2b00      	cmp	r3, #0
 8007fbe:	d00b      	beq.n	8007fd8 <HAL_RCCEx_PeriphCLKConfig+0x1734>
 8007fc0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007fc4:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8007fc8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007fcc:	d004      	beq.n	8007fd8 <HAL_RCCEx_PeriphCLKConfig+0x1734>
 8007fce:	f240 51ef 	movw	r1, #1519	@ 0x5ef
 8007fd2:	48a3      	ldr	r0, [pc, #652]	@ (8008260 <HAL_RCCEx_PeriphCLKConfig+0x19bc>)
 8007fd4:	f7f9 f830 	bl	8001038 <assert_failed>

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8007fd8:	4ba2      	ldr	r3, [pc, #648]	@ (8008264 <HAL_RCCEx_PeriphCLKConfig+0x19c0>)
 8007fda:	691b      	ldr	r3, [r3, #16]
 8007fdc:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8007fe0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007fe4:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8007fe8:	4a9e      	ldr	r2, [pc, #632]	@ (8008264 <HAL_RCCEx_PeriphCLKConfig+0x19c0>)
 8007fea:	430b      	orrs	r3, r1
 8007fec:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8007fee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007ff2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ff6:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8007ffa:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007ffc:	2300      	movs	r3, #0
 8007ffe:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008000:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8008004:	460b      	mov	r3, r1
 8008006:	4313      	orrs	r3, r2
 8008008:	d019      	beq.n	800803e <HAL_RCCEx_PeriphCLKConfig+0x179a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));
 800800a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800800e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008010:	2b00      	cmp	r3, #0
 8008012:	d00a      	beq.n	800802a <HAL_RCCEx_PeriphCLKConfig+0x1786>
 8008014:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008018:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800801a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800801e:	d004      	beq.n	800802a <HAL_RCCEx_PeriphCLKConfig+0x1786>
 8008020:	f240 51f9 	movw	r1, #1529	@ 0x5f9
 8008024:	488e      	ldr	r0, [pc, #568]	@ (8008260 <HAL_RCCEx_PeriphCLKConfig+0x19bc>)
 8008026:	f7f9 f807 	bl	8001038 <assert_failed>

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800802a:	4b8e      	ldr	r3, [pc, #568]	@ (8008264 <HAL_RCCEx_PeriphCLKConfig+0x19c0>)
 800802c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800802e:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8008032:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008036:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008038:	4a8a      	ldr	r2, [pc, #552]	@ (8008264 <HAL_RCCEx_PeriphCLKConfig+0x19c0>)
 800803a:	430b      	orrs	r3, r1
 800803c:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800803e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008042:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008046:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800804a:	643b      	str	r3, [r7, #64]	@ 0x40
 800804c:	2300      	movs	r3, #0
 800804e:	647b      	str	r3, [r7, #68]	@ 0x44
 8008050:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8008054:	460b      	mov	r3, r1
 8008056:	4313      	orrs	r3, r2
 8008058:	d020      	beq.n	800809c <HAL_RCCEx_PeriphCLKConfig+0x17f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));
 800805a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800805e:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8008062:	2b00      	cmp	r3, #0
 8008064:	d00b      	beq.n	800807e <HAL_RCCEx_PeriphCLKConfig+0x17da>
 8008066:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800806a:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800806e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008072:	d004      	beq.n	800807e <HAL_RCCEx_PeriphCLKConfig+0x17da>
 8008074:	f240 610f 	movw	r1, #1551	@ 0x60f
 8008078:	4879      	ldr	r0, [pc, #484]	@ (8008260 <HAL_RCCEx_PeriphCLKConfig+0x19bc>)
 800807a:	f7f8 ffdd 	bl	8001038 <assert_failed>

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800807e:	4b79      	ldr	r3, [pc, #484]	@ (8008264 <HAL_RCCEx_PeriphCLKConfig+0x19c0>)
 8008080:	691b      	ldr	r3, [r3, #16]
 8008082:	4a78      	ldr	r2, [pc, #480]	@ (8008264 <HAL_RCCEx_PeriphCLKConfig+0x19c0>)
 8008084:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8008088:	6113      	str	r3, [r2, #16]
 800808a:	4b76      	ldr	r3, [pc, #472]	@ (8008264 <HAL_RCCEx_PeriphCLKConfig+0x19c0>)
 800808c:	6919      	ldr	r1, [r3, #16]
 800808e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008092:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8008096:	4a73      	ldr	r2, [pc, #460]	@ (8008264 <HAL_RCCEx_PeriphCLKConfig+0x19c0>)
 8008098:	430b      	orrs	r3, r1
 800809a:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800809c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80080a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080a4:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 80080a8:	63bb      	str	r3, [r7, #56]	@ 0x38
 80080aa:	2300      	movs	r3, #0
 80080ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80080ae:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 80080b2:	460b      	mov	r3, r1
 80080b4:	4313      	orrs	r3, r2
 80080b6:	d01f      	beq.n	80080f8 <HAL_RCCEx_PeriphCLKConfig+0x1854>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));
 80080b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80080bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80080be:	2b00      	cmp	r3, #0
 80080c0:	d010      	beq.n	80080e4 <HAL_RCCEx_PeriphCLKConfig+0x1840>
 80080c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80080c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80080c8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80080cc:	d00a      	beq.n	80080e4 <HAL_RCCEx_PeriphCLKConfig+0x1840>
 80080ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80080d2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80080d4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80080d8:	d004      	beq.n	80080e4 <HAL_RCCEx_PeriphCLKConfig+0x1840>
 80080da:	f240 6119 	movw	r1, #1561	@ 0x619
 80080de:	4860      	ldr	r0, [pc, #384]	@ (8008260 <HAL_RCCEx_PeriphCLKConfig+0x19bc>)
 80080e0:	f7f8 ffaa 	bl	8001038 <assert_failed>

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 80080e4:	4b5f      	ldr	r3, [pc, #380]	@ (8008264 <HAL_RCCEx_PeriphCLKConfig+0x19c0>)
 80080e6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80080e8:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80080ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80080f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80080f2:	4a5c      	ldr	r2, [pc, #368]	@ (8008264 <HAL_RCCEx_PeriphCLKConfig+0x19c0>)
 80080f4:	430b      	orrs	r3, r1
 80080f6:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80080f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80080fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008100:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8008104:	633b      	str	r3, [r7, #48]	@ 0x30
 8008106:	2300      	movs	r3, #0
 8008108:	637b      	str	r3, [r7, #52]	@ 0x34
 800810a:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800810e:	460b      	mov	r3, r1
 8008110:	4313      	orrs	r3, r2
 8008112:	d023      	beq.n	800815c <HAL_RCCEx_PeriphCLKConfig+0x18b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
 8008114:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008118:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800811c:	2b00      	cmp	r3, #0
 800811e:	d012      	beq.n	8008146 <HAL_RCCEx_PeriphCLKConfig+0x18a2>
 8008120:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008124:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008128:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800812c:	d00b      	beq.n	8008146 <HAL_RCCEx_PeriphCLKConfig+0x18a2>
 800812e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008132:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008136:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800813a:	d004      	beq.n	8008146 <HAL_RCCEx_PeriphCLKConfig+0x18a2>
 800813c:	f240 6123 	movw	r1, #1571	@ 0x623
 8008140:	4847      	ldr	r0, [pc, #284]	@ (8008260 <HAL_RCCEx_PeriphCLKConfig+0x19bc>)
 8008142:	f7f8 ff79 	bl	8001038 <assert_failed>

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8008146:	4b47      	ldr	r3, [pc, #284]	@ (8008264 <HAL_RCCEx_PeriphCLKConfig+0x19c0>)
 8008148:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800814a:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 800814e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008152:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008156:	4a43      	ldr	r2, [pc, #268]	@ (8008264 <HAL_RCCEx_PeriphCLKConfig+0x19c0>)
 8008158:	430b      	orrs	r3, r1
 800815a:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800815c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008160:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008164:	2100      	movs	r1, #0
 8008166:	62b9      	str	r1, [r7, #40]	@ 0x28
 8008168:	f003 0301 	and.w	r3, r3, #1
 800816c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800816e:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8008172:	460b      	mov	r3, r1
 8008174:	4313      	orrs	r3, r2
 8008176:	d011      	beq.n	800819c <HAL_RCCEx_PeriphCLKConfig+0x18f8>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008178:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800817c:	3308      	adds	r3, #8
 800817e:	2100      	movs	r1, #0
 8008180:	4618      	mov	r0, r3
 8008182:	f001 fa4f 	bl	8009624 <RCCEx_PLL2_Config>
 8008186:	4603      	mov	r3, r0
 8008188:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800818c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008190:	2b00      	cmp	r3, #0
 8008192:	d003      	beq.n	800819c <HAL_RCCEx_PeriphCLKConfig+0x18f8>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008194:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008198:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800819c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80081a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081a4:	2100      	movs	r1, #0
 80081a6:	6239      	str	r1, [r7, #32]
 80081a8:	f003 0302 	and.w	r3, r3, #2
 80081ac:	627b      	str	r3, [r7, #36]	@ 0x24
 80081ae:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 80081b2:	460b      	mov	r3, r1
 80081b4:	4313      	orrs	r3, r2
 80081b6:	d011      	beq.n	80081dc <HAL_RCCEx_PeriphCLKConfig+0x1938>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80081b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80081bc:	3308      	adds	r3, #8
 80081be:	2101      	movs	r1, #1
 80081c0:	4618      	mov	r0, r3
 80081c2:	f001 fa2f 	bl	8009624 <RCCEx_PLL2_Config>
 80081c6:	4603      	mov	r3, r0
 80081c8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80081cc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80081d0:	2b00      	cmp	r3, #0
 80081d2:	d003      	beq.n	80081dc <HAL_RCCEx_PeriphCLKConfig+0x1938>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80081d4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80081d8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 80081dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80081e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081e4:	2100      	movs	r1, #0
 80081e6:	61b9      	str	r1, [r7, #24]
 80081e8:	f003 0304 	and.w	r3, r3, #4
 80081ec:	61fb      	str	r3, [r7, #28]
 80081ee:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 80081f2:	460b      	mov	r3, r1
 80081f4:	4313      	orrs	r3, r2
 80081f6:	d011      	beq.n	800821c <HAL_RCCEx_PeriphCLKConfig+0x1978>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80081f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80081fc:	3308      	adds	r3, #8
 80081fe:	2102      	movs	r1, #2
 8008200:	4618      	mov	r0, r3
 8008202:	f001 fa0f 	bl	8009624 <RCCEx_PLL2_Config>
 8008206:	4603      	mov	r3, r0
 8008208:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800820c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008210:	2b00      	cmp	r3, #0
 8008212:	d003      	beq.n	800821c <HAL_RCCEx_PeriphCLKConfig+0x1978>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008214:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008218:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800821c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008220:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008224:	2100      	movs	r1, #0
 8008226:	6139      	str	r1, [r7, #16]
 8008228:	f003 0308 	and.w	r3, r3, #8
 800822c:	617b      	str	r3, [r7, #20]
 800822e:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8008232:	460b      	mov	r3, r1
 8008234:	4313      	orrs	r3, r2
 8008236:	d017      	beq.n	8008268 <HAL_RCCEx_PeriphCLKConfig+0x19c4>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8008238:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800823c:	3328      	adds	r3, #40	@ 0x28
 800823e:	2100      	movs	r1, #0
 8008240:	4618      	mov	r0, r3
 8008242:	f001 fb11 	bl	8009868 <RCCEx_PLL3_Config>
 8008246:	4603      	mov	r3, r0
 8008248:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 800824c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008250:	2b00      	cmp	r3, #0
 8008252:	d009      	beq.n	8008268 <HAL_RCCEx_PeriphCLKConfig+0x19c4>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008254:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008258:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 800825c:	e004      	b.n	8008268 <HAL_RCCEx_PeriphCLKConfig+0x19c4>
 800825e:	bf00      	nop
 8008260:	0800df2c 	.word	0x0800df2c
 8008264:	58024400 	.word	0x58024400
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8008268:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800826c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008270:	2100      	movs	r1, #0
 8008272:	60b9      	str	r1, [r7, #8]
 8008274:	f003 0310 	and.w	r3, r3, #16
 8008278:	60fb      	str	r3, [r7, #12]
 800827a:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800827e:	460b      	mov	r3, r1
 8008280:	4313      	orrs	r3, r2
 8008282:	d011      	beq.n	80082a8 <HAL_RCCEx_PeriphCLKConfig+0x1a04>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8008284:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008288:	3328      	adds	r3, #40	@ 0x28
 800828a:	2101      	movs	r1, #1
 800828c:	4618      	mov	r0, r3
 800828e:	f001 faeb 	bl	8009868 <RCCEx_PLL3_Config>
 8008292:	4603      	mov	r3, r0
 8008294:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8008298:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800829c:	2b00      	cmp	r3, #0
 800829e:	d003      	beq.n	80082a8 <HAL_RCCEx_PeriphCLKConfig+0x1a04>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80082a0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80082a4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 80082a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80082ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082b0:	2100      	movs	r1, #0
 80082b2:	6039      	str	r1, [r7, #0]
 80082b4:	f003 0320 	and.w	r3, r3, #32
 80082b8:	607b      	str	r3, [r7, #4]
 80082ba:	e9d7 1200 	ldrd	r1, r2, [r7]
 80082be:	460b      	mov	r3, r1
 80082c0:	4313      	orrs	r3, r2
 80082c2:	d011      	beq.n	80082e8 <HAL_RCCEx_PeriphCLKConfig+0x1a44>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80082c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80082c8:	3328      	adds	r3, #40	@ 0x28
 80082ca:	2102      	movs	r1, #2
 80082cc:	4618      	mov	r0, r3
 80082ce:	f001 facb 	bl	8009868 <RCCEx_PLL3_Config>
 80082d2:	4603      	mov	r3, r0
 80082d4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80082d8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80082dc:	2b00      	cmp	r3, #0
 80082de:	d003      	beq.n	80082e8 <HAL_RCCEx_PeriphCLKConfig+0x1a44>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80082e0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80082e4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 80082e8:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 80082ec:	2b00      	cmp	r3, #0
 80082ee:	d101      	bne.n	80082f4 <HAL_RCCEx_PeriphCLKConfig+0x1a50>
  {
    return HAL_OK;
 80082f0:	2300      	movs	r3, #0
 80082f2:	e000      	b.n	80082f6 <HAL_RCCEx_PeriphCLKConfig+0x1a52>
  }
  return HAL_ERROR;
 80082f4:	2301      	movs	r3, #1
}
 80082f6:	4618      	mov	r0, r3
 80082f8:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 80082fc:	46bd      	mov	sp, r7
 80082fe:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008302:	bf00      	nop

08008304 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8008304:	b580      	push	{r7, lr}
 8008306:	b090      	sub	sp, #64	@ 0x40
 8008308:	af00      	add	r7, sp, #0
 800830a:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800830e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008312:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 8008316:	430b      	orrs	r3, r1
 8008318:	f040 8094 	bne.w	8008444 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 800831c:	4b9e      	ldr	r3, [pc, #632]	@ (8008598 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800831e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008320:	f003 0307 	and.w	r3, r3, #7
 8008324:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8008326:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008328:	2b04      	cmp	r3, #4
 800832a:	f200 8087 	bhi.w	800843c <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 800832e:	a201      	add	r2, pc, #4	@ (adr r2, 8008334 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 8008330:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008334:	08008349 	.word	0x08008349
 8008338:	08008371 	.word	0x08008371
 800833c:	08008399 	.word	0x08008399
 8008340:	08008435 	.word	0x08008435
 8008344:	080083c1 	.word	0x080083c1
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8008348:	4b93      	ldr	r3, [pc, #588]	@ (8008598 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008350:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008354:	d108      	bne.n	8008368 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008356:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800835a:	4618      	mov	r0, r3
 800835c:	f001 f810 	bl	8009380 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008360:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008362:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008364:	f000 bd45 	b.w	8008df2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008368:	2300      	movs	r3, #0
 800836a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800836c:	f000 bd41 	b.w	8008df2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008370:	4b89      	ldr	r3, [pc, #548]	@ (8008598 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008372:	681b      	ldr	r3, [r3, #0]
 8008374:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008378:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800837c:	d108      	bne.n	8008390 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800837e:	f107 0318 	add.w	r3, r7, #24
 8008382:	4618      	mov	r0, r3
 8008384:	f000 fd54 	bl	8008e30 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8008388:	69bb      	ldr	r3, [r7, #24]
 800838a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800838c:	f000 bd31 	b.w	8008df2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008390:	2300      	movs	r3, #0
 8008392:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008394:	f000 bd2d 	b.w	8008df2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008398:	4b7f      	ldr	r3, [pc, #508]	@ (8008598 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80083a0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80083a4:	d108      	bne.n	80083b8 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80083a6:	f107 030c 	add.w	r3, r7, #12
 80083aa:	4618      	mov	r0, r3
 80083ac:	f000 fe94 	bl	80090d8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80083b0:	68fb      	ldr	r3, [r7, #12]
 80083b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80083b4:	f000 bd1d 	b.w	8008df2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80083b8:	2300      	movs	r3, #0
 80083ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80083bc:	f000 bd19 	b.w	8008df2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80083c0:	4b75      	ldr	r3, [pc, #468]	@ (8008598 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80083c2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80083c4:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80083c8:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80083ca:	4b73      	ldr	r3, [pc, #460]	@ (8008598 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80083cc:	681b      	ldr	r3, [r3, #0]
 80083ce:	f003 0304 	and.w	r3, r3, #4
 80083d2:	2b04      	cmp	r3, #4
 80083d4:	d10c      	bne.n	80083f0 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 80083d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80083d8:	2b00      	cmp	r3, #0
 80083da:	d109      	bne.n	80083f0 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80083dc:	4b6e      	ldr	r3, [pc, #440]	@ (8008598 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80083de:	681b      	ldr	r3, [r3, #0]
 80083e0:	08db      	lsrs	r3, r3, #3
 80083e2:	f003 0303 	and.w	r3, r3, #3
 80083e6:	4a6d      	ldr	r2, [pc, #436]	@ (800859c <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 80083e8:	fa22 f303 	lsr.w	r3, r2, r3
 80083ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80083ee:	e01f      	b.n	8008430 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80083f0:	4b69      	ldr	r3, [pc, #420]	@ (8008598 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80083f2:	681b      	ldr	r3, [r3, #0]
 80083f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80083f8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80083fc:	d106      	bne.n	800840c <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 80083fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008400:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008404:	d102      	bne.n	800840c <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8008406:	4b66      	ldr	r3, [pc, #408]	@ (80085a0 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8008408:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800840a:	e011      	b.n	8008430 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800840c:	4b62      	ldr	r3, [pc, #392]	@ (8008598 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800840e:	681b      	ldr	r3, [r3, #0]
 8008410:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008414:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008418:	d106      	bne.n	8008428 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 800841a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800841c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008420:	d102      	bne.n	8008428 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8008422:	4b60      	ldr	r3, [pc, #384]	@ (80085a4 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8008424:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008426:	e003      	b.n	8008430 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8008428:	2300      	movs	r3, #0
 800842a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800842c:	f000 bce1 	b.w	8008df2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8008430:	f000 bcdf 	b.w	8008df2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8008434:	4b5c      	ldr	r3, [pc, #368]	@ (80085a8 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 8008436:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008438:	f000 bcdb 	b.w	8008df2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800843c:	2300      	movs	r3, #0
 800843e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008440:	f000 bcd7 	b.w	8008df2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 8008444:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008448:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 800844c:	430b      	orrs	r3, r1
 800844e:	f040 80ad 	bne.w	80085ac <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 8008452:	4b51      	ldr	r3, [pc, #324]	@ (8008598 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008454:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008456:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 800845a:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800845c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800845e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008462:	d056      	beq.n	8008512 <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 8008464:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008466:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800846a:	f200 8090 	bhi.w	800858e <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800846e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008470:	2bc0      	cmp	r3, #192	@ 0xc0
 8008472:	f000 8088 	beq.w	8008586 <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 8008476:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008478:	2bc0      	cmp	r3, #192	@ 0xc0
 800847a:	f200 8088 	bhi.w	800858e <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800847e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008480:	2b80      	cmp	r3, #128	@ 0x80
 8008482:	d032      	beq.n	80084ea <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 8008484:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008486:	2b80      	cmp	r3, #128	@ 0x80
 8008488:	f200 8081 	bhi.w	800858e <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800848c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800848e:	2b00      	cmp	r3, #0
 8008490:	d003      	beq.n	800849a <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 8008492:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008494:	2b40      	cmp	r3, #64	@ 0x40
 8008496:	d014      	beq.n	80084c2 <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 8008498:	e079      	b.n	800858e <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800849a:	4b3f      	ldr	r3, [pc, #252]	@ (8008598 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800849c:	681b      	ldr	r3, [r3, #0]
 800849e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80084a2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80084a6:	d108      	bne.n	80084ba <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80084a8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80084ac:	4618      	mov	r0, r3
 80084ae:	f000 ff67 	bl	8009380 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80084b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80084b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80084b6:	f000 bc9c 	b.w	8008df2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80084ba:	2300      	movs	r3, #0
 80084bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80084be:	f000 bc98 	b.w	8008df2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80084c2:	4b35      	ldr	r3, [pc, #212]	@ (8008598 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80084c4:	681b      	ldr	r3, [r3, #0]
 80084c6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80084ca:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80084ce:	d108      	bne.n	80084e2 <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80084d0:	f107 0318 	add.w	r3, r7, #24
 80084d4:	4618      	mov	r0, r3
 80084d6:	f000 fcab 	bl	8008e30 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80084da:	69bb      	ldr	r3, [r7, #24]
 80084dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80084de:	f000 bc88 	b.w	8008df2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80084e2:	2300      	movs	r3, #0
 80084e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80084e6:	f000 bc84 	b.w	8008df2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80084ea:	4b2b      	ldr	r3, [pc, #172]	@ (8008598 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80084ec:	681b      	ldr	r3, [r3, #0]
 80084ee:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80084f2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80084f6:	d108      	bne.n	800850a <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80084f8:	f107 030c 	add.w	r3, r7, #12
 80084fc:	4618      	mov	r0, r3
 80084fe:	f000 fdeb 	bl	80090d8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8008502:	68fb      	ldr	r3, [r7, #12]
 8008504:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008506:	f000 bc74 	b.w	8008df2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800850a:	2300      	movs	r3, #0
 800850c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800850e:	f000 bc70 	b.w	8008df2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008512:	4b21      	ldr	r3, [pc, #132]	@ (8008598 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008514:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008516:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800851a:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800851c:	4b1e      	ldr	r3, [pc, #120]	@ (8008598 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800851e:	681b      	ldr	r3, [r3, #0]
 8008520:	f003 0304 	and.w	r3, r3, #4
 8008524:	2b04      	cmp	r3, #4
 8008526:	d10c      	bne.n	8008542 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 8008528:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800852a:	2b00      	cmp	r3, #0
 800852c:	d109      	bne.n	8008542 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800852e:	4b1a      	ldr	r3, [pc, #104]	@ (8008598 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008530:	681b      	ldr	r3, [r3, #0]
 8008532:	08db      	lsrs	r3, r3, #3
 8008534:	f003 0303 	and.w	r3, r3, #3
 8008538:	4a18      	ldr	r2, [pc, #96]	@ (800859c <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800853a:	fa22 f303 	lsr.w	r3, r2, r3
 800853e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008540:	e01f      	b.n	8008582 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008542:	4b15      	ldr	r3, [pc, #84]	@ (8008598 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008544:	681b      	ldr	r3, [r3, #0]
 8008546:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800854a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800854e:	d106      	bne.n	800855e <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 8008550:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008552:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008556:	d102      	bne.n	800855e <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8008558:	4b11      	ldr	r3, [pc, #68]	@ (80085a0 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 800855a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800855c:	e011      	b.n	8008582 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800855e:	4b0e      	ldr	r3, [pc, #56]	@ (8008598 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008560:	681b      	ldr	r3, [r3, #0]
 8008562:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008566:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800856a:	d106      	bne.n	800857a <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 800856c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800856e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008572:	d102      	bne.n	800857a <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8008574:	4b0b      	ldr	r3, [pc, #44]	@ (80085a4 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8008576:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008578:	e003      	b.n	8008582 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800857a:	2300      	movs	r3, #0
 800857c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800857e:	f000 bc38 	b.w	8008df2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8008582:	f000 bc36 	b.w	8008df2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8008586:	4b08      	ldr	r3, [pc, #32]	@ (80085a8 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 8008588:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800858a:	f000 bc32 	b.w	8008df2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800858e:	2300      	movs	r3, #0
 8008590:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008592:	f000 bc2e 	b.w	8008df2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8008596:	bf00      	nop
 8008598:	58024400 	.word	0x58024400
 800859c:	03d09000 	.word	0x03d09000
 80085a0:	003d0900 	.word	0x003d0900
 80085a4:	007a1200 	.word	0x007a1200
 80085a8:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 80085ac:	e9d7 2300 	ldrd	r2, r3, [r7]
 80085b0:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 80085b4:	430b      	orrs	r3, r1
 80085b6:	f040 809c 	bne.w	80086f2 <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 80085ba:	4b9e      	ldr	r3, [pc, #632]	@ (8008834 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80085bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80085be:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 80085c2:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 80085c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085c6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80085ca:	d054      	beq.n	8008676 <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 80085cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085ce:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80085d2:	f200 808b 	bhi.w	80086ec <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 80085d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085d8:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80085dc:	f000 8083 	beq.w	80086e6 <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 80085e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085e2:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80085e6:	f200 8081 	bhi.w	80086ec <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 80085ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085ec:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80085f0:	d02f      	beq.n	8008652 <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 80085f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085f4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80085f8:	d878      	bhi.n	80086ec <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 80085fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085fc:	2b00      	cmp	r3, #0
 80085fe:	d004      	beq.n	800860a <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 8008600:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008602:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008606:	d012      	beq.n	800862e <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 8008608:	e070      	b.n	80086ec <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800860a:	4b8a      	ldr	r3, [pc, #552]	@ (8008834 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800860c:	681b      	ldr	r3, [r3, #0]
 800860e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008612:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008616:	d107      	bne.n	8008628 <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008618:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800861c:	4618      	mov	r0, r3
 800861e:	f000 feaf 	bl	8009380 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008622:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008624:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008626:	e3e4      	b.n	8008df2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008628:	2300      	movs	r3, #0
 800862a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800862c:	e3e1      	b.n	8008df2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800862e:	4b81      	ldr	r3, [pc, #516]	@ (8008834 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008630:	681b      	ldr	r3, [r3, #0]
 8008632:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008636:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800863a:	d107      	bne.n	800864c <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800863c:	f107 0318 	add.w	r3, r7, #24
 8008640:	4618      	mov	r0, r3
 8008642:	f000 fbf5 	bl	8008e30 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8008646:	69bb      	ldr	r3, [r7, #24]
 8008648:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800864a:	e3d2      	b.n	8008df2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800864c:	2300      	movs	r3, #0
 800864e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008650:	e3cf      	b.n	8008df2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008652:	4b78      	ldr	r3, [pc, #480]	@ (8008834 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008654:	681b      	ldr	r3, [r3, #0]
 8008656:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800865a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800865e:	d107      	bne.n	8008670 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008660:	f107 030c 	add.w	r3, r7, #12
 8008664:	4618      	mov	r0, r3
 8008666:	f000 fd37 	bl	80090d8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800866a:	68fb      	ldr	r3, [r7, #12]
 800866c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800866e:	e3c0      	b.n	8008df2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008670:	2300      	movs	r3, #0
 8008672:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008674:	e3bd      	b.n	8008df2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008676:	4b6f      	ldr	r3, [pc, #444]	@ (8008834 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008678:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800867a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800867e:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008680:	4b6c      	ldr	r3, [pc, #432]	@ (8008834 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008682:	681b      	ldr	r3, [r3, #0]
 8008684:	f003 0304 	and.w	r3, r3, #4
 8008688:	2b04      	cmp	r3, #4
 800868a:	d10c      	bne.n	80086a6 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 800868c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800868e:	2b00      	cmp	r3, #0
 8008690:	d109      	bne.n	80086a6 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008692:	4b68      	ldr	r3, [pc, #416]	@ (8008834 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008694:	681b      	ldr	r3, [r3, #0]
 8008696:	08db      	lsrs	r3, r3, #3
 8008698:	f003 0303 	and.w	r3, r3, #3
 800869c:	4a66      	ldr	r2, [pc, #408]	@ (8008838 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800869e:	fa22 f303 	lsr.w	r3, r2, r3
 80086a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80086a4:	e01e      	b.n	80086e4 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80086a6:	4b63      	ldr	r3, [pc, #396]	@ (8008834 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80086a8:	681b      	ldr	r3, [r3, #0]
 80086aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80086ae:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80086b2:	d106      	bne.n	80086c2 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 80086b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80086b6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80086ba:	d102      	bne.n	80086c2 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80086bc:	4b5f      	ldr	r3, [pc, #380]	@ (800883c <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 80086be:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80086c0:	e010      	b.n	80086e4 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80086c2:	4b5c      	ldr	r3, [pc, #368]	@ (8008834 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80086c4:	681b      	ldr	r3, [r3, #0]
 80086c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80086ca:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80086ce:	d106      	bne.n	80086de <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 80086d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80086d2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80086d6:	d102      	bne.n	80086de <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80086d8:	4b59      	ldr	r3, [pc, #356]	@ (8008840 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 80086da:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80086dc:	e002      	b.n	80086e4 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80086de:	2300      	movs	r3, #0
 80086e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 80086e2:	e386      	b.n	8008df2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80086e4:	e385      	b.n	8008df2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 80086e6:	4b57      	ldr	r3, [pc, #348]	@ (8008844 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 80086e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80086ea:	e382      	b.n	8008df2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 80086ec:	2300      	movs	r3, #0
 80086ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80086f0:	e37f      	b.n	8008df2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 80086f2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80086f6:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 80086fa:	430b      	orrs	r3, r1
 80086fc:	f040 80a7 	bne.w	800884e <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 8008700:	4b4c      	ldr	r3, [pc, #304]	@ (8008834 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008702:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008704:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8008708:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800870a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800870c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8008710:	d055      	beq.n	80087be <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 8008712:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008714:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8008718:	f200 8096 	bhi.w	8008848 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800871c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800871e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8008722:	f000 8084 	beq.w	800882e <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 8008726:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008728:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800872c:	f200 808c 	bhi.w	8008848 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8008730:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008732:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008736:	d030      	beq.n	800879a <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 8008738:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800873a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800873e:	f200 8083 	bhi.w	8008848 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8008742:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008744:	2b00      	cmp	r3, #0
 8008746:	d004      	beq.n	8008752 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 8008748:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800874a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800874e:	d012      	beq.n	8008776 <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 8008750:	e07a      	b.n	8008848 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8008752:	4b38      	ldr	r3, [pc, #224]	@ (8008834 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008754:	681b      	ldr	r3, [r3, #0]
 8008756:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800875a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800875e:	d107      	bne.n	8008770 <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008760:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008764:	4618      	mov	r0, r3
 8008766:	f000 fe0b 	bl	8009380 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800876a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800876c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800876e:	e340      	b.n	8008df2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008770:	2300      	movs	r3, #0
 8008772:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008774:	e33d      	b.n	8008df2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008776:	4b2f      	ldr	r3, [pc, #188]	@ (8008834 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008778:	681b      	ldr	r3, [r3, #0]
 800877a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800877e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008782:	d107      	bne.n	8008794 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008784:	f107 0318 	add.w	r3, r7, #24
 8008788:	4618      	mov	r0, r3
 800878a:	f000 fb51 	bl	8008e30 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800878e:	69bb      	ldr	r3, [r7, #24]
 8008790:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008792:	e32e      	b.n	8008df2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008794:	2300      	movs	r3, #0
 8008796:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008798:	e32b      	b.n	8008df2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800879a:	4b26      	ldr	r3, [pc, #152]	@ (8008834 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800879c:	681b      	ldr	r3, [r3, #0]
 800879e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80087a2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80087a6:	d107      	bne.n	80087b8 <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80087a8:	f107 030c 	add.w	r3, r7, #12
 80087ac:	4618      	mov	r0, r3
 80087ae:	f000 fc93 	bl	80090d8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80087b2:	68fb      	ldr	r3, [r7, #12]
 80087b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80087b6:	e31c      	b.n	8008df2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80087b8:	2300      	movs	r3, #0
 80087ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80087bc:	e319      	b.n	8008df2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80087be:	4b1d      	ldr	r3, [pc, #116]	@ (8008834 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80087c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80087c2:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80087c6:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80087c8:	4b1a      	ldr	r3, [pc, #104]	@ (8008834 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80087ca:	681b      	ldr	r3, [r3, #0]
 80087cc:	f003 0304 	and.w	r3, r3, #4
 80087d0:	2b04      	cmp	r3, #4
 80087d2:	d10c      	bne.n	80087ee <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 80087d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80087d6:	2b00      	cmp	r3, #0
 80087d8:	d109      	bne.n	80087ee <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80087da:	4b16      	ldr	r3, [pc, #88]	@ (8008834 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80087dc:	681b      	ldr	r3, [r3, #0]
 80087de:	08db      	lsrs	r3, r3, #3
 80087e0:	f003 0303 	and.w	r3, r3, #3
 80087e4:	4a14      	ldr	r2, [pc, #80]	@ (8008838 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 80087e6:	fa22 f303 	lsr.w	r3, r2, r3
 80087ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80087ec:	e01e      	b.n	800882c <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80087ee:	4b11      	ldr	r3, [pc, #68]	@ (8008834 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80087f0:	681b      	ldr	r3, [r3, #0]
 80087f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80087f6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80087fa:	d106      	bne.n	800880a <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 80087fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80087fe:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008802:	d102      	bne.n	800880a <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8008804:	4b0d      	ldr	r3, [pc, #52]	@ (800883c <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8008806:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008808:	e010      	b.n	800882c <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800880a:	4b0a      	ldr	r3, [pc, #40]	@ (8008834 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800880c:	681b      	ldr	r3, [r3, #0]
 800880e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008812:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008816:	d106      	bne.n	8008826 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 8008818:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800881a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800881e:	d102      	bne.n	8008826 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8008820:	4b07      	ldr	r3, [pc, #28]	@ (8008840 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 8008822:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008824:	e002      	b.n	800882c <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8008826:	2300      	movs	r3, #0
 8008828:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800882a:	e2e2      	b.n	8008df2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800882c:	e2e1      	b.n	8008df2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800882e:	4b05      	ldr	r3, [pc, #20]	@ (8008844 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8008830:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008832:	e2de      	b.n	8008df2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8008834:	58024400 	.word	0x58024400
 8008838:	03d09000 	.word	0x03d09000
 800883c:	003d0900 	.word	0x003d0900
 8008840:	007a1200 	.word	0x007a1200
 8008844:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 8008848:	2300      	movs	r3, #0
 800884a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800884c:	e2d1      	b.n	8008df2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 800884e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008852:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 8008856:	430b      	orrs	r3, r1
 8008858:	f040 809c 	bne.w	8008994 <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 800885c:	4b93      	ldr	r3, [pc, #588]	@ (8008aac <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800885e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008860:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8008864:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8008866:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008868:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800886c:	d054      	beq.n	8008918 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 800886e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008870:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008874:	f200 808b 	bhi.w	800898e <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8008878:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800887a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800887e:	f000 8083 	beq.w	8008988 <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 8008882:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008884:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8008888:	f200 8081 	bhi.w	800898e <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800888c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800888e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008892:	d02f      	beq.n	80088f4 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 8008894:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008896:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800889a:	d878      	bhi.n	800898e <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800889c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800889e:	2b00      	cmp	r3, #0
 80088a0:	d004      	beq.n	80088ac <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 80088a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80088a4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80088a8:	d012      	beq.n	80088d0 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 80088aa:	e070      	b.n	800898e <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80088ac:	4b7f      	ldr	r3, [pc, #508]	@ (8008aac <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80088ae:	681b      	ldr	r3, [r3, #0]
 80088b0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80088b4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80088b8:	d107      	bne.n	80088ca <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80088ba:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80088be:	4618      	mov	r0, r3
 80088c0:	f000 fd5e 	bl	8009380 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80088c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80088c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80088c8:	e293      	b.n	8008df2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80088ca:	2300      	movs	r3, #0
 80088cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80088ce:	e290      	b.n	8008df2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80088d0:	4b76      	ldr	r3, [pc, #472]	@ (8008aac <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80088d2:	681b      	ldr	r3, [r3, #0]
 80088d4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80088d8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80088dc:	d107      	bne.n	80088ee <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80088de:	f107 0318 	add.w	r3, r7, #24
 80088e2:	4618      	mov	r0, r3
 80088e4:	f000 faa4 	bl	8008e30 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80088e8:	69bb      	ldr	r3, [r7, #24]
 80088ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80088ec:	e281      	b.n	8008df2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80088ee:	2300      	movs	r3, #0
 80088f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80088f2:	e27e      	b.n	8008df2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80088f4:	4b6d      	ldr	r3, [pc, #436]	@ (8008aac <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80088f6:	681b      	ldr	r3, [r3, #0]
 80088f8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80088fc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008900:	d107      	bne.n	8008912 <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008902:	f107 030c 	add.w	r3, r7, #12
 8008906:	4618      	mov	r0, r3
 8008908:	f000 fbe6 	bl	80090d8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800890c:	68fb      	ldr	r3, [r7, #12]
 800890e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008910:	e26f      	b.n	8008df2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008912:	2300      	movs	r3, #0
 8008914:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008916:	e26c      	b.n	8008df2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008918:	4b64      	ldr	r3, [pc, #400]	@ (8008aac <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800891a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800891c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8008920:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008922:	4b62      	ldr	r3, [pc, #392]	@ (8008aac <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008924:	681b      	ldr	r3, [r3, #0]
 8008926:	f003 0304 	and.w	r3, r3, #4
 800892a:	2b04      	cmp	r3, #4
 800892c:	d10c      	bne.n	8008948 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 800892e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008930:	2b00      	cmp	r3, #0
 8008932:	d109      	bne.n	8008948 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008934:	4b5d      	ldr	r3, [pc, #372]	@ (8008aac <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008936:	681b      	ldr	r3, [r3, #0]
 8008938:	08db      	lsrs	r3, r3, #3
 800893a:	f003 0303 	and.w	r3, r3, #3
 800893e:	4a5c      	ldr	r2, [pc, #368]	@ (8008ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 8008940:	fa22 f303 	lsr.w	r3, r2, r3
 8008944:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008946:	e01e      	b.n	8008986 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008948:	4b58      	ldr	r3, [pc, #352]	@ (8008aac <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800894a:	681b      	ldr	r3, [r3, #0]
 800894c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008950:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008954:	d106      	bne.n	8008964 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 8008956:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008958:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800895c:	d102      	bne.n	8008964 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800895e:	4b55      	ldr	r3, [pc, #340]	@ (8008ab4 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 8008960:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008962:	e010      	b.n	8008986 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008964:	4b51      	ldr	r3, [pc, #324]	@ (8008aac <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008966:	681b      	ldr	r3, [r3, #0]
 8008968:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800896c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008970:	d106      	bne.n	8008980 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 8008972:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008974:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008978:	d102      	bne.n	8008980 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800897a:	4b4f      	ldr	r3, [pc, #316]	@ (8008ab8 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 800897c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800897e:	e002      	b.n	8008986 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8008980:	2300      	movs	r3, #0
 8008982:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8008984:	e235      	b.n	8008df2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8008986:	e234      	b.n	8008df2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8008988:	4b4c      	ldr	r3, [pc, #304]	@ (8008abc <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 800898a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800898c:	e231      	b.n	8008df2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800898e:	2300      	movs	r3, #0
 8008990:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008992:	e22e      	b.n	8008df2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 8008994:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008998:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 800899c:	430b      	orrs	r3, r1
 800899e:	f040 808f 	bne.w	8008ac0 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 80089a2:	4b42      	ldr	r3, [pc, #264]	@ (8008aac <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80089a4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80089a6:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 80089aa:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 80089ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089ae:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80089b2:	d06b      	beq.n	8008a8c <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 80089b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089b6:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80089ba:	d874      	bhi.n	8008aa6 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 80089bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089be:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80089c2:	d056      	beq.n	8008a72 <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 80089c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089c6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80089ca:	d86c      	bhi.n	8008aa6 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 80089cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089ce:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80089d2:	d03b      	beq.n	8008a4c <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 80089d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089d6:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80089da:	d864      	bhi.n	8008aa6 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 80089dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089de:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80089e2:	d021      	beq.n	8008a28 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 80089e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089e6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80089ea:	d85c      	bhi.n	8008aa6 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 80089ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089ee:	2b00      	cmp	r3, #0
 80089f0:	d004      	beq.n	80089fc <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 80089f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089f4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80089f8:	d004      	beq.n	8008a04 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 80089fa:	e054      	b.n	8008aa6 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 80089fc:	f7fd ff26 	bl	800684c <HAL_RCC_GetPCLK1Freq>
 8008a00:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8008a02:	e1f6      	b.n	8008df2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008a04:	4b29      	ldr	r3, [pc, #164]	@ (8008aac <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008a06:	681b      	ldr	r3, [r3, #0]
 8008a08:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008a0c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008a10:	d107      	bne.n	8008a22 <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008a12:	f107 0318 	add.w	r3, r7, #24
 8008a16:	4618      	mov	r0, r3
 8008a18:	f000 fa0a 	bl	8008e30 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008a1c:	69fb      	ldr	r3, [r7, #28]
 8008a1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008a20:	e1e7      	b.n	8008df2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008a22:	2300      	movs	r3, #0
 8008a24:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008a26:	e1e4      	b.n	8008df2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008a28:	4b20      	ldr	r3, [pc, #128]	@ (8008aac <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008a2a:	681b      	ldr	r3, [r3, #0]
 8008a2c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008a30:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008a34:	d107      	bne.n	8008a46 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008a36:	f107 030c 	add.w	r3, r7, #12
 8008a3a:	4618      	mov	r0, r3
 8008a3c:	f000 fb4c 	bl	80090d8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8008a40:	693b      	ldr	r3, [r7, #16]
 8008a42:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008a44:	e1d5      	b.n	8008df2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008a46:	2300      	movs	r3, #0
 8008a48:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008a4a:	e1d2      	b.n	8008df2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008a4c:	4b17      	ldr	r3, [pc, #92]	@ (8008aac <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008a4e:	681b      	ldr	r3, [r3, #0]
 8008a50:	f003 0304 	and.w	r3, r3, #4
 8008a54:	2b04      	cmp	r3, #4
 8008a56:	d109      	bne.n	8008a6c <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008a58:	4b14      	ldr	r3, [pc, #80]	@ (8008aac <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008a5a:	681b      	ldr	r3, [r3, #0]
 8008a5c:	08db      	lsrs	r3, r3, #3
 8008a5e:	f003 0303 	and.w	r3, r3, #3
 8008a62:	4a13      	ldr	r2, [pc, #76]	@ (8008ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 8008a64:	fa22 f303 	lsr.w	r3, r2, r3
 8008a68:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008a6a:	e1c2      	b.n	8008df2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008a6c:	2300      	movs	r3, #0
 8008a6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008a70:	e1bf      	b.n	8008df2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8008a72:	4b0e      	ldr	r3, [pc, #56]	@ (8008aac <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008a74:	681b      	ldr	r3, [r3, #0]
 8008a76:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008a7a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008a7e:	d102      	bne.n	8008a86 <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 8008a80:	4b0c      	ldr	r3, [pc, #48]	@ (8008ab4 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 8008a82:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008a84:	e1b5      	b.n	8008df2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008a86:	2300      	movs	r3, #0
 8008a88:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008a8a:	e1b2      	b.n	8008df2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8008a8c:	4b07      	ldr	r3, [pc, #28]	@ (8008aac <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008a8e:	681b      	ldr	r3, [r3, #0]
 8008a90:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008a94:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008a98:	d102      	bne.n	8008aa0 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 8008a9a:	4b07      	ldr	r3, [pc, #28]	@ (8008ab8 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 8008a9c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008a9e:	e1a8      	b.n	8008df2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008aa0:	2300      	movs	r3, #0
 8008aa2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008aa4:	e1a5      	b.n	8008df2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8008aa6:	2300      	movs	r3, #0
 8008aa8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008aaa:	e1a2      	b.n	8008df2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8008aac:	58024400 	.word	0x58024400
 8008ab0:	03d09000 	.word	0x03d09000
 8008ab4:	003d0900 	.word	0x003d0900
 8008ab8:	007a1200 	.word	0x007a1200
 8008abc:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 8008ac0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008ac4:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 8008ac8:	430b      	orrs	r3, r1
 8008aca:	d173      	bne.n	8008bb4 <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8008acc:	4b9c      	ldr	r3, [pc, #624]	@ (8008d40 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008ace:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008ad0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8008ad4:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8008ad6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ad8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008adc:	d02f      	beq.n	8008b3e <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 8008ade:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ae0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008ae4:	d863      	bhi.n	8008bae <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 8008ae6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ae8:	2b00      	cmp	r3, #0
 8008aea:	d004      	beq.n	8008af6 <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 8008aec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008aee:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008af2:	d012      	beq.n	8008b1a <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 8008af4:	e05b      	b.n	8008bae <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008af6:	4b92      	ldr	r3, [pc, #584]	@ (8008d40 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008af8:	681b      	ldr	r3, [r3, #0]
 8008afa:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008afe:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008b02:	d107      	bne.n	8008b14 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008b04:	f107 0318 	add.w	r3, r7, #24
 8008b08:	4618      	mov	r0, r3
 8008b0a:	f000 f991 	bl	8008e30 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8008b0e:	69bb      	ldr	r3, [r7, #24]
 8008b10:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008b12:	e16e      	b.n	8008df2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008b14:	2300      	movs	r3, #0
 8008b16:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008b18:	e16b      	b.n	8008df2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008b1a:	4b89      	ldr	r3, [pc, #548]	@ (8008d40 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008b1c:	681b      	ldr	r3, [r3, #0]
 8008b1e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008b22:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008b26:	d107      	bne.n	8008b38 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008b28:	f107 030c 	add.w	r3, r7, #12
 8008b2c:	4618      	mov	r0, r3
 8008b2e:	f000 fad3 	bl	80090d8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8008b32:	697b      	ldr	r3, [r7, #20]
 8008b34:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008b36:	e15c      	b.n	8008df2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008b38:	2300      	movs	r3, #0
 8008b3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008b3c:	e159      	b.n	8008df2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008b3e:	4b80      	ldr	r3, [pc, #512]	@ (8008d40 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008b40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008b42:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8008b46:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008b48:	4b7d      	ldr	r3, [pc, #500]	@ (8008d40 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008b4a:	681b      	ldr	r3, [r3, #0]
 8008b4c:	f003 0304 	and.w	r3, r3, #4
 8008b50:	2b04      	cmp	r3, #4
 8008b52:	d10c      	bne.n	8008b6e <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 8008b54:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008b56:	2b00      	cmp	r3, #0
 8008b58:	d109      	bne.n	8008b6e <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008b5a:	4b79      	ldr	r3, [pc, #484]	@ (8008d40 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008b5c:	681b      	ldr	r3, [r3, #0]
 8008b5e:	08db      	lsrs	r3, r3, #3
 8008b60:	f003 0303 	and.w	r3, r3, #3
 8008b64:	4a77      	ldr	r2, [pc, #476]	@ (8008d44 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 8008b66:	fa22 f303 	lsr.w	r3, r2, r3
 8008b6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008b6c:	e01e      	b.n	8008bac <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008b6e:	4b74      	ldr	r3, [pc, #464]	@ (8008d40 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008b70:	681b      	ldr	r3, [r3, #0]
 8008b72:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008b76:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008b7a:	d106      	bne.n	8008b8a <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 8008b7c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008b7e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008b82:	d102      	bne.n	8008b8a <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8008b84:	4b70      	ldr	r3, [pc, #448]	@ (8008d48 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 8008b86:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008b88:	e010      	b.n	8008bac <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008b8a:	4b6d      	ldr	r3, [pc, #436]	@ (8008d40 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008b8c:	681b      	ldr	r3, [r3, #0]
 8008b8e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008b92:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008b96:	d106      	bne.n	8008ba6 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 8008b98:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008b9a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008b9e:	d102      	bne.n	8008ba6 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8008ba0:	4b6a      	ldr	r3, [pc, #424]	@ (8008d4c <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 8008ba2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008ba4:	e002      	b.n	8008bac <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8008ba6:	2300      	movs	r3, #0
 8008ba8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8008baa:	e122      	b.n	8008df2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8008bac:	e121      	b.n	8008df2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8008bae:	2300      	movs	r3, #0
 8008bb0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008bb2:	e11e      	b.n	8008df2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8008bb4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008bb8:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 8008bbc:	430b      	orrs	r3, r1
 8008bbe:	d133      	bne.n	8008c28 <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 8008bc0:	4b5f      	ldr	r3, [pc, #380]	@ (8008d40 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008bc2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008bc4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008bc8:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8008bca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008bcc:	2b00      	cmp	r3, #0
 8008bce:	d004      	beq.n	8008bda <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 8008bd0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008bd2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008bd6:	d012      	beq.n	8008bfe <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 8008bd8:	e023      	b.n	8008c22 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8008bda:	4b59      	ldr	r3, [pc, #356]	@ (8008d40 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008bdc:	681b      	ldr	r3, [r3, #0]
 8008bde:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008be2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008be6:	d107      	bne.n	8008bf8 <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008be8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008bec:	4618      	mov	r0, r3
 8008bee:	f000 fbc7 	bl	8009380 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008bf2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008bf4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008bf6:	e0fc      	b.n	8008df2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008bf8:	2300      	movs	r3, #0
 8008bfa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008bfc:	e0f9      	b.n	8008df2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008bfe:	4b50      	ldr	r3, [pc, #320]	@ (8008d40 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008c00:	681b      	ldr	r3, [r3, #0]
 8008c02:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008c06:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008c0a:	d107      	bne.n	8008c1c <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008c0c:	f107 0318 	add.w	r3, r7, #24
 8008c10:	4618      	mov	r0, r3
 8008c12:	f000 f90d 	bl	8008e30 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8008c16:	6a3b      	ldr	r3, [r7, #32]
 8008c18:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008c1a:	e0ea      	b.n	8008df2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008c1c:	2300      	movs	r3, #0
 8008c1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008c20:	e0e7      	b.n	8008df2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8008c22:	2300      	movs	r3, #0
 8008c24:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008c26:	e0e4      	b.n	8008df2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 8008c28:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008c2c:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 8008c30:	430b      	orrs	r3, r1
 8008c32:	f040 808d 	bne.w	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 8008c36:	4b42      	ldr	r3, [pc, #264]	@ (8008d40 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008c38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008c3a:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 8008c3e:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8008c40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c42:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008c46:	d06b      	beq.n	8008d20 <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 8008c48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c4a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008c4e:	d874      	bhi.n	8008d3a <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8008c50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c52:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008c56:	d056      	beq.n	8008d06 <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 8008c58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c5a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008c5e:	d86c      	bhi.n	8008d3a <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8008c60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c62:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8008c66:	d03b      	beq.n	8008ce0 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 8008c68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c6a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8008c6e:	d864      	bhi.n	8008d3a <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8008c70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c72:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008c76:	d021      	beq.n	8008cbc <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 8008c78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c7a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008c7e:	d85c      	bhi.n	8008d3a <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8008c80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c82:	2b00      	cmp	r3, #0
 8008c84:	d004      	beq.n	8008c90 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 8008c86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c88:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008c8c:	d004      	beq.n	8008c98 <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 8008c8e:	e054      	b.n	8008d3a <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 8008c90:	f000 f8b8 	bl	8008e04 <HAL_RCCEx_GetD3PCLK1Freq>
 8008c94:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8008c96:	e0ac      	b.n	8008df2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008c98:	4b29      	ldr	r3, [pc, #164]	@ (8008d40 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008c9a:	681b      	ldr	r3, [r3, #0]
 8008c9c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008ca0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008ca4:	d107      	bne.n	8008cb6 <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008ca6:	f107 0318 	add.w	r3, r7, #24
 8008caa:	4618      	mov	r0, r3
 8008cac:	f000 f8c0 	bl	8008e30 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008cb0:	69fb      	ldr	r3, [r7, #28]
 8008cb2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008cb4:	e09d      	b.n	8008df2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008cb6:	2300      	movs	r3, #0
 8008cb8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008cba:	e09a      	b.n	8008df2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008cbc:	4b20      	ldr	r3, [pc, #128]	@ (8008d40 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008cbe:	681b      	ldr	r3, [r3, #0]
 8008cc0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008cc4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008cc8:	d107      	bne.n	8008cda <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008cca:	f107 030c 	add.w	r3, r7, #12
 8008cce:	4618      	mov	r0, r3
 8008cd0:	f000 fa02 	bl	80090d8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8008cd4:	693b      	ldr	r3, [r7, #16]
 8008cd6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008cd8:	e08b      	b.n	8008df2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008cda:	2300      	movs	r3, #0
 8008cdc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008cde:	e088      	b.n	8008df2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008ce0:	4b17      	ldr	r3, [pc, #92]	@ (8008d40 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008ce2:	681b      	ldr	r3, [r3, #0]
 8008ce4:	f003 0304 	and.w	r3, r3, #4
 8008ce8:	2b04      	cmp	r3, #4
 8008cea:	d109      	bne.n	8008d00 <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008cec:	4b14      	ldr	r3, [pc, #80]	@ (8008d40 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008cee:	681b      	ldr	r3, [r3, #0]
 8008cf0:	08db      	lsrs	r3, r3, #3
 8008cf2:	f003 0303 	and.w	r3, r3, #3
 8008cf6:	4a13      	ldr	r2, [pc, #76]	@ (8008d44 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 8008cf8:	fa22 f303 	lsr.w	r3, r2, r3
 8008cfc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008cfe:	e078      	b.n	8008df2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008d00:	2300      	movs	r3, #0
 8008d02:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008d04:	e075      	b.n	8008df2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8008d06:	4b0e      	ldr	r3, [pc, #56]	@ (8008d40 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008d08:	681b      	ldr	r3, [r3, #0]
 8008d0a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008d0e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008d12:	d102      	bne.n	8008d1a <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 8008d14:	4b0c      	ldr	r3, [pc, #48]	@ (8008d48 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 8008d16:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008d18:	e06b      	b.n	8008df2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008d1a:	2300      	movs	r3, #0
 8008d1c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008d1e:	e068      	b.n	8008df2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8008d20:	4b07      	ldr	r3, [pc, #28]	@ (8008d40 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008d22:	681b      	ldr	r3, [r3, #0]
 8008d24:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008d28:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008d2c:	d102      	bne.n	8008d34 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 8008d2e:	4b07      	ldr	r3, [pc, #28]	@ (8008d4c <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 8008d30:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008d32:	e05e      	b.n	8008df2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008d34:	2300      	movs	r3, #0
 8008d36:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008d38:	e05b      	b.n	8008df2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 8008d3a:	2300      	movs	r3, #0
 8008d3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008d3e:	e058      	b.n	8008df2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8008d40:	58024400 	.word	0x58024400
 8008d44:	03d09000 	.word	0x03d09000
 8008d48:	003d0900 	.word	0x003d0900
 8008d4c:	007a1200 	.word	0x007a1200
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 8008d50:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008d54:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 8008d58:	430b      	orrs	r3, r1
 8008d5a:	d148      	bne.n	8008dee <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8008d5c:	4b27      	ldr	r3, [pc, #156]	@ (8008dfc <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8008d5e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008d60:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8008d64:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8008d66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d68:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008d6c:	d02a      	beq.n	8008dc4 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 8008d6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d70:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008d74:	d838      	bhi.n	8008de8 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 8008d76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d78:	2b00      	cmp	r3, #0
 8008d7a:	d004      	beq.n	8008d86 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 8008d7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d7e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008d82:	d00d      	beq.n	8008da0 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 8008d84:	e030      	b.n	8008de8 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8008d86:	4b1d      	ldr	r3, [pc, #116]	@ (8008dfc <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8008d88:	681b      	ldr	r3, [r3, #0]
 8008d8a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008d8e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008d92:	d102      	bne.n	8008d9a <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 8008d94:	4b1a      	ldr	r3, [pc, #104]	@ (8008e00 <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 8008d96:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008d98:	e02b      	b.n	8008df2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008d9a:	2300      	movs	r3, #0
 8008d9c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008d9e:	e028      	b.n	8008df2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8008da0:	4b16      	ldr	r3, [pc, #88]	@ (8008dfc <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8008da2:	681b      	ldr	r3, [r3, #0]
 8008da4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008da8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008dac:	d107      	bne.n	8008dbe <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008dae:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008db2:	4618      	mov	r0, r3
 8008db4:	f000 fae4 	bl	8009380 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008db8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008dba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008dbc:	e019      	b.n	8008df2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008dbe:	2300      	movs	r3, #0
 8008dc0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008dc2:	e016      	b.n	8008df2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008dc4:	4b0d      	ldr	r3, [pc, #52]	@ (8008dfc <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8008dc6:	681b      	ldr	r3, [r3, #0]
 8008dc8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008dcc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008dd0:	d107      	bne.n	8008de2 <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008dd2:	f107 0318 	add.w	r3, r7, #24
 8008dd6:	4618      	mov	r0, r3
 8008dd8:	f000 f82a 	bl	8008e30 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008ddc:	69fb      	ldr	r3, [r7, #28]
 8008dde:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008de0:	e007      	b.n	8008df2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008de2:	2300      	movs	r3, #0
 8008de4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008de6:	e004      	b.n	8008df2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8008de8:	2300      	movs	r3, #0
 8008dea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008dec:	e001      	b.n	8008df2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 8008dee:	2300      	movs	r3, #0
 8008df0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 8008df2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8008df4:	4618      	mov	r0, r3
 8008df6:	3740      	adds	r7, #64	@ 0x40
 8008df8:	46bd      	mov	sp, r7
 8008dfa:	bd80      	pop	{r7, pc}
 8008dfc:	58024400 	.word	0x58024400
 8008e00:	007a1200 	.word	0x007a1200

08008e04 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8008e04:	b580      	push	{r7, lr}
 8008e06:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8008e08:	f7fd fcf0 	bl	80067ec <HAL_RCC_GetHCLKFreq>
 8008e0c:	4602      	mov	r2, r0
 8008e0e:	4b06      	ldr	r3, [pc, #24]	@ (8008e28 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8008e10:	6a1b      	ldr	r3, [r3, #32]
 8008e12:	091b      	lsrs	r3, r3, #4
 8008e14:	f003 0307 	and.w	r3, r3, #7
 8008e18:	4904      	ldr	r1, [pc, #16]	@ (8008e2c <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8008e1a:	5ccb      	ldrb	r3, [r1, r3]
 8008e1c:	f003 031f 	and.w	r3, r3, #31
 8008e20:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8008e24:	4618      	mov	r0, r3
 8008e26:	bd80      	pop	{r7, pc}
 8008e28:	58024400 	.word	0x58024400
 8008e2c:	0800e0c4 	.word	0x0800e0c4

08008e30 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8008e30:	b480      	push	{r7}
 8008e32:	b089      	sub	sp, #36	@ 0x24
 8008e34:	af00      	add	r7, sp, #0
 8008e36:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008e38:	4ba1      	ldr	r3, [pc, #644]	@ (80090c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008e3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008e3c:	f003 0303 	and.w	r3, r3, #3
 8008e40:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8008e42:	4b9f      	ldr	r3, [pc, #636]	@ (80090c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008e44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008e46:	0b1b      	lsrs	r3, r3, #12
 8008e48:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008e4c:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8008e4e:	4b9c      	ldr	r3, [pc, #624]	@ (80090c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008e50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e52:	091b      	lsrs	r3, r3, #4
 8008e54:	f003 0301 	and.w	r3, r3, #1
 8008e58:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8008e5a:	4b99      	ldr	r3, [pc, #612]	@ (80090c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008e5c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008e5e:	08db      	lsrs	r3, r3, #3
 8008e60:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008e64:	693a      	ldr	r2, [r7, #16]
 8008e66:	fb02 f303 	mul.w	r3, r2, r3
 8008e6a:	ee07 3a90 	vmov	s15, r3
 8008e6e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008e72:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8008e76:	697b      	ldr	r3, [r7, #20]
 8008e78:	2b00      	cmp	r3, #0
 8008e7a:	f000 8111 	beq.w	80090a0 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8008e7e:	69bb      	ldr	r3, [r7, #24]
 8008e80:	2b02      	cmp	r3, #2
 8008e82:	f000 8083 	beq.w	8008f8c <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8008e86:	69bb      	ldr	r3, [r7, #24]
 8008e88:	2b02      	cmp	r3, #2
 8008e8a:	f200 80a1 	bhi.w	8008fd0 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8008e8e:	69bb      	ldr	r3, [r7, #24]
 8008e90:	2b00      	cmp	r3, #0
 8008e92:	d003      	beq.n	8008e9c <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8008e94:	69bb      	ldr	r3, [r7, #24]
 8008e96:	2b01      	cmp	r3, #1
 8008e98:	d056      	beq.n	8008f48 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8008e9a:	e099      	b.n	8008fd0 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008e9c:	4b88      	ldr	r3, [pc, #544]	@ (80090c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008e9e:	681b      	ldr	r3, [r3, #0]
 8008ea0:	f003 0320 	and.w	r3, r3, #32
 8008ea4:	2b00      	cmp	r3, #0
 8008ea6:	d02d      	beq.n	8008f04 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008ea8:	4b85      	ldr	r3, [pc, #532]	@ (80090c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008eaa:	681b      	ldr	r3, [r3, #0]
 8008eac:	08db      	lsrs	r3, r3, #3
 8008eae:	f003 0303 	and.w	r3, r3, #3
 8008eb2:	4a84      	ldr	r2, [pc, #528]	@ (80090c4 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8008eb4:	fa22 f303 	lsr.w	r3, r2, r3
 8008eb8:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008eba:	68bb      	ldr	r3, [r7, #8]
 8008ebc:	ee07 3a90 	vmov	s15, r3
 8008ec0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008ec4:	697b      	ldr	r3, [r7, #20]
 8008ec6:	ee07 3a90 	vmov	s15, r3
 8008eca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008ece:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008ed2:	4b7b      	ldr	r3, [pc, #492]	@ (80090c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008ed4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008ed6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008eda:	ee07 3a90 	vmov	s15, r3
 8008ede:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008ee2:	ed97 6a03 	vldr	s12, [r7, #12]
 8008ee6:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80090c8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008eea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008eee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008ef2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008ef6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008efa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008efe:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8008f02:	e087      	b.n	8009014 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008f04:	697b      	ldr	r3, [r7, #20]
 8008f06:	ee07 3a90 	vmov	s15, r3
 8008f0a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008f0e:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 80090cc <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8008f12:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008f16:	4b6a      	ldr	r3, [pc, #424]	@ (80090c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008f18:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008f1a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008f1e:	ee07 3a90 	vmov	s15, r3
 8008f22:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008f26:	ed97 6a03 	vldr	s12, [r7, #12]
 8008f2a:	eddf 5a67 	vldr	s11, [pc, #412]	@ 80090c8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008f2e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008f32:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008f36:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008f3a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008f3e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008f42:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008f46:	e065      	b.n	8009014 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008f48:	697b      	ldr	r3, [r7, #20]
 8008f4a:	ee07 3a90 	vmov	s15, r3
 8008f4e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008f52:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80090d0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8008f56:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008f5a:	4b59      	ldr	r3, [pc, #356]	@ (80090c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008f5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008f5e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008f62:	ee07 3a90 	vmov	s15, r3
 8008f66:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008f6a:	ed97 6a03 	vldr	s12, [r7, #12]
 8008f6e:	eddf 5a56 	vldr	s11, [pc, #344]	@ 80090c8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008f72:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008f76:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008f7a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008f7e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008f82:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008f86:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008f8a:	e043      	b.n	8009014 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008f8c:	697b      	ldr	r3, [r7, #20]
 8008f8e:	ee07 3a90 	vmov	s15, r3
 8008f92:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008f96:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80090d4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8008f9a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008f9e:	4b48      	ldr	r3, [pc, #288]	@ (80090c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008fa0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008fa2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008fa6:	ee07 3a90 	vmov	s15, r3
 8008faa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008fae:	ed97 6a03 	vldr	s12, [r7, #12]
 8008fb2:	eddf 5a45 	vldr	s11, [pc, #276]	@ 80090c8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008fb6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008fba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008fbe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008fc2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008fc6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008fca:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008fce:	e021      	b.n	8009014 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008fd0:	697b      	ldr	r3, [r7, #20]
 8008fd2:	ee07 3a90 	vmov	s15, r3
 8008fd6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008fda:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80090d0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8008fde:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008fe2:	4b37      	ldr	r3, [pc, #220]	@ (80090c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008fe4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008fe6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008fea:	ee07 3a90 	vmov	s15, r3
 8008fee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008ff2:	ed97 6a03 	vldr	s12, [r7, #12]
 8008ff6:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80090c8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008ffa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008ffe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009002:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009006:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800900a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800900e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009012:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8009014:	4b2a      	ldr	r3, [pc, #168]	@ (80090c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009016:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009018:	0a5b      	lsrs	r3, r3, #9
 800901a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800901e:	ee07 3a90 	vmov	s15, r3
 8009022:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009026:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800902a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800902e:	edd7 6a07 	vldr	s13, [r7, #28]
 8009032:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009036:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800903a:	ee17 2a90 	vmov	r2, s15
 800903e:	687b      	ldr	r3, [r7, #4]
 8009040:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8009042:	4b1f      	ldr	r3, [pc, #124]	@ (80090c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009044:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009046:	0c1b      	lsrs	r3, r3, #16
 8009048:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800904c:	ee07 3a90 	vmov	s15, r3
 8009050:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009054:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009058:	ee37 7a87 	vadd.f32	s14, s15, s14
 800905c:	edd7 6a07 	vldr	s13, [r7, #28]
 8009060:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009064:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009068:	ee17 2a90 	vmov	r2, s15
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8009070:	4b13      	ldr	r3, [pc, #76]	@ (80090c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009072:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009074:	0e1b      	lsrs	r3, r3, #24
 8009076:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800907a:	ee07 3a90 	vmov	s15, r3
 800907e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009082:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009086:	ee37 7a87 	vadd.f32	s14, s15, s14
 800908a:	edd7 6a07 	vldr	s13, [r7, #28]
 800908e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009092:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009096:	ee17 2a90 	vmov	r2, s15
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800909e:	e008      	b.n	80090b2 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	2200      	movs	r2, #0
 80090a4:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	2200      	movs	r2, #0
 80090aa:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	2200      	movs	r2, #0
 80090b0:	609a      	str	r2, [r3, #8]
}
 80090b2:	bf00      	nop
 80090b4:	3724      	adds	r7, #36	@ 0x24
 80090b6:	46bd      	mov	sp, r7
 80090b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090bc:	4770      	bx	lr
 80090be:	bf00      	nop
 80090c0:	58024400 	.word	0x58024400
 80090c4:	03d09000 	.word	0x03d09000
 80090c8:	46000000 	.word	0x46000000
 80090cc:	4c742400 	.word	0x4c742400
 80090d0:	4a742400 	.word	0x4a742400
 80090d4:	4af42400 	.word	0x4af42400

080090d8 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 80090d8:	b480      	push	{r7}
 80090da:	b089      	sub	sp, #36	@ 0x24
 80090dc:	af00      	add	r7, sp, #0
 80090de:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80090e0:	4ba1      	ldr	r3, [pc, #644]	@ (8009368 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80090e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80090e4:	f003 0303 	and.w	r3, r3, #3
 80090e8:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 80090ea:	4b9f      	ldr	r3, [pc, #636]	@ (8009368 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80090ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80090ee:	0d1b      	lsrs	r3, r3, #20
 80090f0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80090f4:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 80090f6:	4b9c      	ldr	r3, [pc, #624]	@ (8009368 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80090f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80090fa:	0a1b      	lsrs	r3, r3, #8
 80090fc:	f003 0301 	and.w	r3, r3, #1
 8009100:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8009102:	4b99      	ldr	r3, [pc, #612]	@ (8009368 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009104:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009106:	08db      	lsrs	r3, r3, #3
 8009108:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800910c:	693a      	ldr	r2, [r7, #16]
 800910e:	fb02 f303 	mul.w	r3, r2, r3
 8009112:	ee07 3a90 	vmov	s15, r3
 8009116:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800911a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800911e:	697b      	ldr	r3, [r7, #20]
 8009120:	2b00      	cmp	r3, #0
 8009122:	f000 8111 	beq.w	8009348 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8009126:	69bb      	ldr	r3, [r7, #24]
 8009128:	2b02      	cmp	r3, #2
 800912a:	f000 8083 	beq.w	8009234 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800912e:	69bb      	ldr	r3, [r7, #24]
 8009130:	2b02      	cmp	r3, #2
 8009132:	f200 80a1 	bhi.w	8009278 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8009136:	69bb      	ldr	r3, [r7, #24]
 8009138:	2b00      	cmp	r3, #0
 800913a:	d003      	beq.n	8009144 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800913c:	69bb      	ldr	r3, [r7, #24]
 800913e:	2b01      	cmp	r3, #1
 8009140:	d056      	beq.n	80091f0 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8009142:	e099      	b.n	8009278 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009144:	4b88      	ldr	r3, [pc, #544]	@ (8009368 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009146:	681b      	ldr	r3, [r3, #0]
 8009148:	f003 0320 	and.w	r3, r3, #32
 800914c:	2b00      	cmp	r3, #0
 800914e:	d02d      	beq.n	80091ac <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009150:	4b85      	ldr	r3, [pc, #532]	@ (8009368 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009152:	681b      	ldr	r3, [r3, #0]
 8009154:	08db      	lsrs	r3, r3, #3
 8009156:	f003 0303 	and.w	r3, r3, #3
 800915a:	4a84      	ldr	r2, [pc, #528]	@ (800936c <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800915c:	fa22 f303 	lsr.w	r3, r2, r3
 8009160:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8009162:	68bb      	ldr	r3, [r7, #8]
 8009164:	ee07 3a90 	vmov	s15, r3
 8009168:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800916c:	697b      	ldr	r3, [r7, #20]
 800916e:	ee07 3a90 	vmov	s15, r3
 8009172:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009176:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800917a:	4b7b      	ldr	r3, [pc, #492]	@ (8009368 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800917c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800917e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009182:	ee07 3a90 	vmov	s15, r3
 8009186:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800918a:	ed97 6a03 	vldr	s12, [r7, #12]
 800918e:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8009370 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8009192:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009196:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800919a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800919e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80091a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80091a6:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80091aa:	e087      	b.n	80092bc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80091ac:	697b      	ldr	r3, [r7, #20]
 80091ae:	ee07 3a90 	vmov	s15, r3
 80091b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80091b6:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8009374 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 80091ba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80091be:	4b6a      	ldr	r3, [pc, #424]	@ (8009368 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80091c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80091c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80091c6:	ee07 3a90 	vmov	s15, r3
 80091ca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80091ce:	ed97 6a03 	vldr	s12, [r7, #12]
 80091d2:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8009370 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80091d6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80091da:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80091de:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80091e2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80091e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80091ea:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80091ee:	e065      	b.n	80092bc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80091f0:	697b      	ldr	r3, [r7, #20]
 80091f2:	ee07 3a90 	vmov	s15, r3
 80091f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80091fa:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8009378 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80091fe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009202:	4b59      	ldr	r3, [pc, #356]	@ (8009368 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009204:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009206:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800920a:	ee07 3a90 	vmov	s15, r3
 800920e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009212:	ed97 6a03 	vldr	s12, [r7, #12]
 8009216:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8009370 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800921a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800921e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009222:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009226:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800922a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800922e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009232:	e043      	b.n	80092bc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8009234:	697b      	ldr	r3, [r7, #20]
 8009236:	ee07 3a90 	vmov	s15, r3
 800923a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800923e:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800937c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8009242:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009246:	4b48      	ldr	r3, [pc, #288]	@ (8009368 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009248:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800924a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800924e:	ee07 3a90 	vmov	s15, r3
 8009252:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009256:	ed97 6a03 	vldr	s12, [r7, #12]
 800925a:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8009370 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800925e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009262:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009266:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800926a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800926e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009272:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009276:	e021      	b.n	80092bc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8009278:	697b      	ldr	r3, [r7, #20]
 800927a:	ee07 3a90 	vmov	s15, r3
 800927e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009282:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8009378 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8009286:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800928a:	4b37      	ldr	r3, [pc, #220]	@ (8009368 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800928c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800928e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009292:	ee07 3a90 	vmov	s15, r3
 8009296:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800929a:	ed97 6a03 	vldr	s12, [r7, #12]
 800929e:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8009370 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80092a2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80092a6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80092aa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80092ae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80092b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80092b6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80092ba:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 80092bc:	4b2a      	ldr	r3, [pc, #168]	@ (8009368 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80092be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80092c0:	0a5b      	lsrs	r3, r3, #9
 80092c2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80092c6:	ee07 3a90 	vmov	s15, r3
 80092ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80092ce:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80092d2:	ee37 7a87 	vadd.f32	s14, s15, s14
 80092d6:	edd7 6a07 	vldr	s13, [r7, #28]
 80092da:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80092de:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80092e2:	ee17 2a90 	vmov	r2, s15
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 80092ea:	4b1f      	ldr	r3, [pc, #124]	@ (8009368 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80092ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80092ee:	0c1b      	lsrs	r3, r3, #16
 80092f0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80092f4:	ee07 3a90 	vmov	s15, r3
 80092f8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80092fc:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009300:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009304:	edd7 6a07 	vldr	s13, [r7, #28]
 8009308:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800930c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009310:	ee17 2a90 	vmov	r2, s15
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8009318:	4b13      	ldr	r3, [pc, #76]	@ (8009368 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800931a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800931c:	0e1b      	lsrs	r3, r3, #24
 800931e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009322:	ee07 3a90 	vmov	s15, r3
 8009326:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800932a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800932e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009332:	edd7 6a07 	vldr	s13, [r7, #28]
 8009336:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800933a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800933e:	ee17 2a90 	vmov	r2, s15
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8009346:	e008      	b.n	800935a <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8009348:	687b      	ldr	r3, [r7, #4]
 800934a:	2200      	movs	r2, #0
 800934c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	2200      	movs	r2, #0
 8009352:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	2200      	movs	r2, #0
 8009358:	609a      	str	r2, [r3, #8]
}
 800935a:	bf00      	nop
 800935c:	3724      	adds	r7, #36	@ 0x24
 800935e:	46bd      	mov	sp, r7
 8009360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009364:	4770      	bx	lr
 8009366:	bf00      	nop
 8009368:	58024400 	.word	0x58024400
 800936c:	03d09000 	.word	0x03d09000
 8009370:	46000000 	.word	0x46000000
 8009374:	4c742400 	.word	0x4c742400
 8009378:	4a742400 	.word	0x4a742400
 800937c:	4af42400 	.word	0x4af42400

08009380 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 8009380:	b480      	push	{r7}
 8009382:	b089      	sub	sp, #36	@ 0x24
 8009384:	af00      	add	r7, sp, #0
 8009386:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8009388:	4ba0      	ldr	r3, [pc, #640]	@ (800960c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800938a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800938c:	f003 0303 	and.w	r3, r3, #3
 8009390:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 8009392:	4b9e      	ldr	r3, [pc, #632]	@ (800960c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009394:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009396:	091b      	lsrs	r3, r3, #4
 8009398:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800939c:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800939e:	4b9b      	ldr	r3, [pc, #620]	@ (800960c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80093a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80093a2:	f003 0301 	and.w	r3, r3, #1
 80093a6:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80093a8:	4b98      	ldr	r3, [pc, #608]	@ (800960c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80093aa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80093ac:	08db      	lsrs	r3, r3, #3
 80093ae:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80093b2:	693a      	ldr	r2, [r7, #16]
 80093b4:	fb02 f303 	mul.w	r3, r2, r3
 80093b8:	ee07 3a90 	vmov	s15, r3
 80093bc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80093c0:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 80093c4:	697b      	ldr	r3, [r7, #20]
 80093c6:	2b00      	cmp	r3, #0
 80093c8:	f000 8111 	beq.w	80095ee <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 80093cc:	69bb      	ldr	r3, [r7, #24]
 80093ce:	2b02      	cmp	r3, #2
 80093d0:	f000 8083 	beq.w	80094da <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 80093d4:	69bb      	ldr	r3, [r7, #24]
 80093d6:	2b02      	cmp	r3, #2
 80093d8:	f200 80a1 	bhi.w	800951e <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 80093dc:	69bb      	ldr	r3, [r7, #24]
 80093de:	2b00      	cmp	r3, #0
 80093e0:	d003      	beq.n	80093ea <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 80093e2:	69bb      	ldr	r3, [r7, #24]
 80093e4:	2b01      	cmp	r3, #1
 80093e6:	d056      	beq.n	8009496 <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 80093e8:	e099      	b.n	800951e <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80093ea:	4b88      	ldr	r3, [pc, #544]	@ (800960c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80093ec:	681b      	ldr	r3, [r3, #0]
 80093ee:	f003 0320 	and.w	r3, r3, #32
 80093f2:	2b00      	cmp	r3, #0
 80093f4:	d02d      	beq.n	8009452 <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80093f6:	4b85      	ldr	r3, [pc, #532]	@ (800960c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80093f8:	681b      	ldr	r3, [r3, #0]
 80093fa:	08db      	lsrs	r3, r3, #3
 80093fc:	f003 0303 	and.w	r3, r3, #3
 8009400:	4a83      	ldr	r2, [pc, #524]	@ (8009610 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 8009402:	fa22 f303 	lsr.w	r3, r2, r3
 8009406:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8009408:	68bb      	ldr	r3, [r7, #8]
 800940a:	ee07 3a90 	vmov	s15, r3
 800940e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009412:	697b      	ldr	r3, [r7, #20]
 8009414:	ee07 3a90 	vmov	s15, r3
 8009418:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800941c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009420:	4b7a      	ldr	r3, [pc, #488]	@ (800960c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009422:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009424:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009428:	ee07 3a90 	vmov	s15, r3
 800942c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009430:	ed97 6a03 	vldr	s12, [r7, #12]
 8009434:	eddf 5a77 	vldr	s11, [pc, #476]	@ 8009614 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8009438:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800943c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009440:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009444:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009448:	ee67 7a27 	vmul.f32	s15, s14, s15
 800944c:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8009450:	e087      	b.n	8009562 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8009452:	697b      	ldr	r3, [r7, #20]
 8009454:	ee07 3a90 	vmov	s15, r3
 8009458:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800945c:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 8009618 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8009460:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009464:	4b69      	ldr	r3, [pc, #420]	@ (800960c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009466:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009468:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800946c:	ee07 3a90 	vmov	s15, r3
 8009470:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009474:	ed97 6a03 	vldr	s12, [r7, #12]
 8009478:	eddf 5a66 	vldr	s11, [pc, #408]	@ 8009614 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800947c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009480:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009484:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009488:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800948c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009490:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009494:	e065      	b.n	8009562 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8009496:	697b      	ldr	r3, [r7, #20]
 8009498:	ee07 3a90 	vmov	s15, r3
 800949c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80094a0:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 800961c <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 80094a4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80094a8:	4b58      	ldr	r3, [pc, #352]	@ (800960c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80094aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80094ac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80094b0:	ee07 3a90 	vmov	s15, r3
 80094b4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80094b8:	ed97 6a03 	vldr	s12, [r7, #12]
 80094bc:	eddf 5a55 	vldr	s11, [pc, #340]	@ 8009614 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80094c0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80094c4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80094c8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80094cc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80094d0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80094d4:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80094d8:	e043      	b.n	8009562 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80094da:	697b      	ldr	r3, [r7, #20]
 80094dc:	ee07 3a90 	vmov	s15, r3
 80094e0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80094e4:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 8009620 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 80094e8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80094ec:	4b47      	ldr	r3, [pc, #284]	@ (800960c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80094ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80094f0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80094f4:	ee07 3a90 	vmov	s15, r3
 80094f8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80094fc:	ed97 6a03 	vldr	s12, [r7, #12]
 8009500:	eddf 5a44 	vldr	s11, [pc, #272]	@ 8009614 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8009504:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009508:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800950c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009510:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009514:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009518:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800951c:	e021      	b.n	8009562 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800951e:	697b      	ldr	r3, [r7, #20]
 8009520:	ee07 3a90 	vmov	s15, r3
 8009524:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009528:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 8009618 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800952c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009530:	4b36      	ldr	r3, [pc, #216]	@ (800960c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009532:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009534:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009538:	ee07 3a90 	vmov	s15, r3
 800953c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009540:	ed97 6a03 	vldr	s12, [r7, #12]
 8009544:	eddf 5a33 	vldr	s11, [pc, #204]	@ 8009614 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8009548:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800954c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009550:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009554:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009558:	ee67 7a27 	vmul.f32	s15, s14, s15
 800955c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009560:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 8009562:	4b2a      	ldr	r3, [pc, #168]	@ (800960c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009564:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009566:	0a5b      	lsrs	r3, r3, #9
 8009568:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800956c:	ee07 3a90 	vmov	s15, r3
 8009570:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009574:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009578:	ee37 7a87 	vadd.f32	s14, s15, s14
 800957c:	edd7 6a07 	vldr	s13, [r7, #28]
 8009580:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009584:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009588:	ee17 2a90 	vmov	r2, s15
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 8009590:	4b1e      	ldr	r3, [pc, #120]	@ (800960c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009592:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009594:	0c1b      	lsrs	r3, r3, #16
 8009596:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800959a:	ee07 3a90 	vmov	s15, r3
 800959e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80095a2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80095a6:	ee37 7a87 	vadd.f32	s14, s15, s14
 80095aa:	edd7 6a07 	vldr	s13, [r7, #28]
 80095ae:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80095b2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80095b6:	ee17 2a90 	vmov	r2, s15
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 80095be:	4b13      	ldr	r3, [pc, #76]	@ (800960c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80095c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80095c2:	0e1b      	lsrs	r3, r3, #24
 80095c4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80095c8:	ee07 3a90 	vmov	s15, r3
 80095cc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80095d0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80095d4:	ee37 7a87 	vadd.f32	s14, s15, s14
 80095d8:	edd7 6a07 	vldr	s13, [r7, #28]
 80095dc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80095e0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80095e4:	ee17 2a90 	vmov	r2, s15
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 80095ec:	e008      	b.n	8009600 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	2200      	movs	r2, #0
 80095f2:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	2200      	movs	r2, #0
 80095f8:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	2200      	movs	r2, #0
 80095fe:	609a      	str	r2, [r3, #8]
}
 8009600:	bf00      	nop
 8009602:	3724      	adds	r7, #36	@ 0x24
 8009604:	46bd      	mov	sp, r7
 8009606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800960a:	4770      	bx	lr
 800960c:	58024400 	.word	0x58024400
 8009610:	03d09000 	.word	0x03d09000
 8009614:	46000000 	.word	0x46000000
 8009618:	4c742400 	.word	0x4c742400
 800961c:	4a742400 	.word	0x4a742400
 8009620:	4af42400 	.word	0x4af42400

08009624 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8009624:	b580      	push	{r7, lr}
 8009626:	b084      	sub	sp, #16
 8009628:	af00      	add	r7, sp, #0
 800962a:	6078      	str	r0, [r7, #4]
 800962c:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800962e:	2300      	movs	r3, #0
 8009630:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2M_VALUE(pll2->PLL2M));
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	681b      	ldr	r3, [r3, #0]
 8009636:	2b00      	cmp	r3, #0
 8009638:	d003      	beq.n	8009642 <RCCEx_PLL2_Config+0x1e>
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	681b      	ldr	r3, [r3, #0]
 800963e:	2b3f      	cmp	r3, #63	@ 0x3f
 8009640:	d904      	bls.n	800964c <RCCEx_PLL2_Config+0x28>
 8009642:	f640 6172 	movw	r1, #3698	@ 0xe72
 8009646:	4885      	ldr	r0, [pc, #532]	@ (800985c <RCCEx_PLL2_Config+0x238>)
 8009648:	f7f7 fcf6 	bl	8001038 <assert_failed>
  assert_param(IS_RCC_PLL2N_VALUE(pll2->PLL2N));
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	685b      	ldr	r3, [r3, #4]
 8009650:	2b03      	cmp	r3, #3
 8009652:	d904      	bls.n	800965e <RCCEx_PLL2_Config+0x3a>
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	685b      	ldr	r3, [r3, #4]
 8009658:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800965c:	d904      	bls.n	8009668 <RCCEx_PLL2_Config+0x44>
 800965e:	f640 6173 	movw	r1, #3699	@ 0xe73
 8009662:	487e      	ldr	r0, [pc, #504]	@ (800985c <RCCEx_PLL2_Config+0x238>)
 8009664:	f7f7 fce8 	bl	8001038 <assert_failed>
  assert_param(IS_RCC_PLL2P_VALUE(pll2->PLL2P));
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	689b      	ldr	r3, [r3, #8]
 800966c:	2b00      	cmp	r3, #0
 800966e:	d003      	beq.n	8009678 <RCCEx_PLL2_Config+0x54>
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	689b      	ldr	r3, [r3, #8]
 8009674:	2b80      	cmp	r3, #128	@ 0x80
 8009676:	d904      	bls.n	8009682 <RCCEx_PLL2_Config+0x5e>
 8009678:	f640 6174 	movw	r1, #3700	@ 0xe74
 800967c:	4877      	ldr	r0, [pc, #476]	@ (800985c <RCCEx_PLL2_Config+0x238>)
 800967e:	f7f7 fcdb 	bl	8001038 <assert_failed>
  assert_param(IS_RCC_PLL2R_VALUE(pll2->PLL2R));
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	691b      	ldr	r3, [r3, #16]
 8009686:	2b00      	cmp	r3, #0
 8009688:	d003      	beq.n	8009692 <RCCEx_PLL2_Config+0x6e>
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	691b      	ldr	r3, [r3, #16]
 800968e:	2b80      	cmp	r3, #128	@ 0x80
 8009690:	d904      	bls.n	800969c <RCCEx_PLL2_Config+0x78>
 8009692:	f640 6175 	movw	r1, #3701	@ 0xe75
 8009696:	4871      	ldr	r0, [pc, #452]	@ (800985c <RCCEx_PLL2_Config+0x238>)
 8009698:	f7f7 fcce 	bl	8001038 <assert_failed>
  assert_param(IS_RCC_PLL2Q_VALUE(pll2->PLL2Q));
 800969c:	687b      	ldr	r3, [r7, #4]
 800969e:	68db      	ldr	r3, [r3, #12]
 80096a0:	2b00      	cmp	r3, #0
 80096a2:	d003      	beq.n	80096ac <RCCEx_PLL2_Config+0x88>
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	68db      	ldr	r3, [r3, #12]
 80096a8:	2b80      	cmp	r3, #128	@ 0x80
 80096aa:	d904      	bls.n	80096b6 <RCCEx_PLL2_Config+0x92>
 80096ac:	f640 6176 	movw	r1, #3702	@ 0xe76
 80096b0:	486a      	ldr	r0, [pc, #424]	@ (800985c <RCCEx_PLL2_Config+0x238>)
 80096b2:	f7f7 fcc1 	bl	8001038 <assert_failed>
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
 80096b6:	687b      	ldr	r3, [r7, #4]
 80096b8:	695b      	ldr	r3, [r3, #20]
 80096ba:	2b00      	cmp	r3, #0
 80096bc:	d010      	beq.n	80096e0 <RCCEx_PLL2_Config+0xbc>
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	695b      	ldr	r3, [r3, #20]
 80096c2:	2b40      	cmp	r3, #64	@ 0x40
 80096c4:	d00c      	beq.n	80096e0 <RCCEx_PLL2_Config+0xbc>
 80096c6:	687b      	ldr	r3, [r7, #4]
 80096c8:	695b      	ldr	r3, [r3, #20]
 80096ca:	2b80      	cmp	r3, #128	@ 0x80
 80096cc:	d008      	beq.n	80096e0 <RCCEx_PLL2_Config+0xbc>
 80096ce:	687b      	ldr	r3, [r7, #4]
 80096d0:	695b      	ldr	r3, [r3, #20]
 80096d2:	2bc0      	cmp	r3, #192	@ 0xc0
 80096d4:	d004      	beq.n	80096e0 <RCCEx_PLL2_Config+0xbc>
 80096d6:	f640 6177 	movw	r1, #3703	@ 0xe77
 80096da:	4860      	ldr	r0, [pc, #384]	@ (800985c <RCCEx_PLL2_Config+0x238>)
 80096dc:	f7f7 fcac 	bl	8001038 <assert_failed>
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	699b      	ldr	r3, [r3, #24]
 80096e4:	2b00      	cmp	r3, #0
 80096e6:	d008      	beq.n	80096fa <RCCEx_PLL2_Config+0xd6>
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	699b      	ldr	r3, [r3, #24]
 80096ec:	2b20      	cmp	r3, #32
 80096ee:	d004      	beq.n	80096fa <RCCEx_PLL2_Config+0xd6>
 80096f0:	f640 6178 	movw	r1, #3704	@ 0xe78
 80096f4:	4859      	ldr	r0, [pc, #356]	@ (800985c <RCCEx_PLL2_Config+0x238>)
 80096f6:	f7f7 fc9f 	bl	8001038 <assert_failed>
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));
 80096fa:	687b      	ldr	r3, [r7, #4]
 80096fc:	69db      	ldr	r3, [r3, #28]
 80096fe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009702:	d304      	bcc.n	800970e <RCCEx_PLL2_Config+0xea>
 8009704:	f640 6179 	movw	r1, #3705	@ 0xe79
 8009708:	4854      	ldr	r0, [pc, #336]	@ (800985c <RCCEx_PLL2_Config+0x238>)
 800970a:	f7f7 fc95 	bl	8001038 <assert_failed>

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800970e:	4b54      	ldr	r3, [pc, #336]	@ (8009860 <RCCEx_PLL2_Config+0x23c>)
 8009710:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009712:	f003 0303 	and.w	r3, r3, #3
 8009716:	2b03      	cmp	r3, #3
 8009718:	d101      	bne.n	800971e <RCCEx_PLL2_Config+0xfa>
  {
    return HAL_ERROR;
 800971a:	2301      	movs	r3, #1
 800971c:	e099      	b.n	8009852 <RCCEx_PLL2_Config+0x22e>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800971e:	4b50      	ldr	r3, [pc, #320]	@ (8009860 <RCCEx_PLL2_Config+0x23c>)
 8009720:	681b      	ldr	r3, [r3, #0]
 8009722:	4a4f      	ldr	r2, [pc, #316]	@ (8009860 <RCCEx_PLL2_Config+0x23c>)
 8009724:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8009728:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800972a:	f7f8 f9cb 	bl	8001ac4 <HAL_GetTick>
 800972e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8009730:	e008      	b.n	8009744 <RCCEx_PLL2_Config+0x120>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8009732:	f7f8 f9c7 	bl	8001ac4 <HAL_GetTick>
 8009736:	4602      	mov	r2, r0
 8009738:	68bb      	ldr	r3, [r7, #8]
 800973a:	1ad3      	subs	r3, r2, r3
 800973c:	2b02      	cmp	r3, #2
 800973e:	d901      	bls.n	8009744 <RCCEx_PLL2_Config+0x120>
      {
        return HAL_TIMEOUT;
 8009740:	2303      	movs	r3, #3
 8009742:	e086      	b.n	8009852 <RCCEx_PLL2_Config+0x22e>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8009744:	4b46      	ldr	r3, [pc, #280]	@ (8009860 <RCCEx_PLL2_Config+0x23c>)
 8009746:	681b      	ldr	r3, [r3, #0]
 8009748:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800974c:	2b00      	cmp	r3, #0
 800974e:	d1f0      	bne.n	8009732 <RCCEx_PLL2_Config+0x10e>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8009750:	4b43      	ldr	r3, [pc, #268]	@ (8009860 <RCCEx_PLL2_Config+0x23c>)
 8009752:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009754:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	681b      	ldr	r3, [r3, #0]
 800975c:	031b      	lsls	r3, r3, #12
 800975e:	4940      	ldr	r1, [pc, #256]	@ (8009860 <RCCEx_PLL2_Config+0x23c>)
 8009760:	4313      	orrs	r3, r2
 8009762:	628b      	str	r3, [r1, #40]	@ 0x28
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	685b      	ldr	r3, [r3, #4]
 8009768:	3b01      	subs	r3, #1
 800976a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	689b      	ldr	r3, [r3, #8]
 8009772:	3b01      	subs	r3, #1
 8009774:	025b      	lsls	r3, r3, #9
 8009776:	b29b      	uxth	r3, r3
 8009778:	431a      	orrs	r2, r3
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	68db      	ldr	r3, [r3, #12]
 800977e:	3b01      	subs	r3, #1
 8009780:	041b      	lsls	r3, r3, #16
 8009782:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8009786:	431a      	orrs	r2, r3
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	691b      	ldr	r3, [r3, #16]
 800978c:	3b01      	subs	r3, #1
 800978e:	061b      	lsls	r3, r3, #24
 8009790:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8009794:	4932      	ldr	r1, [pc, #200]	@ (8009860 <RCCEx_PLL2_Config+0x23c>)
 8009796:	4313      	orrs	r3, r2
 8009798:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800979a:	4b31      	ldr	r3, [pc, #196]	@ (8009860 <RCCEx_PLL2_Config+0x23c>)
 800979c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800979e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	695b      	ldr	r3, [r3, #20]
 80097a6:	492e      	ldr	r1, [pc, #184]	@ (8009860 <RCCEx_PLL2_Config+0x23c>)
 80097a8:	4313      	orrs	r3, r2
 80097aa:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 80097ac:	4b2c      	ldr	r3, [pc, #176]	@ (8009860 <RCCEx_PLL2_Config+0x23c>)
 80097ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80097b0:	f023 0220 	bic.w	r2, r3, #32
 80097b4:	687b      	ldr	r3, [r7, #4]
 80097b6:	699b      	ldr	r3, [r3, #24]
 80097b8:	4929      	ldr	r1, [pc, #164]	@ (8009860 <RCCEx_PLL2_Config+0x23c>)
 80097ba:	4313      	orrs	r3, r2
 80097bc:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 80097be:	4b28      	ldr	r3, [pc, #160]	@ (8009860 <RCCEx_PLL2_Config+0x23c>)
 80097c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80097c2:	4a27      	ldr	r2, [pc, #156]	@ (8009860 <RCCEx_PLL2_Config+0x23c>)
 80097c4:	f023 0310 	bic.w	r3, r3, #16
 80097c8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 80097ca:	4b25      	ldr	r3, [pc, #148]	@ (8009860 <RCCEx_PLL2_Config+0x23c>)
 80097cc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80097ce:	4b25      	ldr	r3, [pc, #148]	@ (8009864 <RCCEx_PLL2_Config+0x240>)
 80097d0:	4013      	ands	r3, r2
 80097d2:	687a      	ldr	r2, [r7, #4]
 80097d4:	69d2      	ldr	r2, [r2, #28]
 80097d6:	00d2      	lsls	r2, r2, #3
 80097d8:	4921      	ldr	r1, [pc, #132]	@ (8009860 <RCCEx_PLL2_Config+0x23c>)
 80097da:	4313      	orrs	r3, r2
 80097dc:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 80097de:	4b20      	ldr	r3, [pc, #128]	@ (8009860 <RCCEx_PLL2_Config+0x23c>)
 80097e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80097e2:	4a1f      	ldr	r2, [pc, #124]	@ (8009860 <RCCEx_PLL2_Config+0x23c>)
 80097e4:	f043 0310 	orr.w	r3, r3, #16
 80097e8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80097ea:	683b      	ldr	r3, [r7, #0]
 80097ec:	2b00      	cmp	r3, #0
 80097ee:	d106      	bne.n	80097fe <RCCEx_PLL2_Config+0x1da>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 80097f0:	4b1b      	ldr	r3, [pc, #108]	@ (8009860 <RCCEx_PLL2_Config+0x23c>)
 80097f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80097f4:	4a1a      	ldr	r2, [pc, #104]	@ (8009860 <RCCEx_PLL2_Config+0x23c>)
 80097f6:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80097fa:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80097fc:	e00f      	b.n	800981e <RCCEx_PLL2_Config+0x1fa>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80097fe:	683b      	ldr	r3, [r7, #0]
 8009800:	2b01      	cmp	r3, #1
 8009802:	d106      	bne.n	8009812 <RCCEx_PLL2_Config+0x1ee>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8009804:	4b16      	ldr	r3, [pc, #88]	@ (8009860 <RCCEx_PLL2_Config+0x23c>)
 8009806:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009808:	4a15      	ldr	r2, [pc, #84]	@ (8009860 <RCCEx_PLL2_Config+0x23c>)
 800980a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800980e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8009810:	e005      	b.n	800981e <RCCEx_PLL2_Config+0x1fa>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8009812:	4b13      	ldr	r3, [pc, #76]	@ (8009860 <RCCEx_PLL2_Config+0x23c>)
 8009814:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009816:	4a12      	ldr	r2, [pc, #72]	@ (8009860 <RCCEx_PLL2_Config+0x23c>)
 8009818:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800981c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800981e:	4b10      	ldr	r3, [pc, #64]	@ (8009860 <RCCEx_PLL2_Config+0x23c>)
 8009820:	681b      	ldr	r3, [r3, #0]
 8009822:	4a0f      	ldr	r2, [pc, #60]	@ (8009860 <RCCEx_PLL2_Config+0x23c>)
 8009824:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8009828:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800982a:	f7f8 f94b 	bl	8001ac4 <HAL_GetTick>
 800982e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8009830:	e008      	b.n	8009844 <RCCEx_PLL2_Config+0x220>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8009832:	f7f8 f947 	bl	8001ac4 <HAL_GetTick>
 8009836:	4602      	mov	r2, r0
 8009838:	68bb      	ldr	r3, [r7, #8]
 800983a:	1ad3      	subs	r3, r2, r3
 800983c:	2b02      	cmp	r3, #2
 800983e:	d901      	bls.n	8009844 <RCCEx_PLL2_Config+0x220>
      {
        return HAL_TIMEOUT;
 8009840:	2303      	movs	r3, #3
 8009842:	e006      	b.n	8009852 <RCCEx_PLL2_Config+0x22e>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8009844:	4b06      	ldr	r3, [pc, #24]	@ (8009860 <RCCEx_PLL2_Config+0x23c>)
 8009846:	681b      	ldr	r3, [r3, #0]
 8009848:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800984c:	2b00      	cmp	r3, #0
 800984e:	d0f0      	beq.n	8009832 <RCCEx_PLL2_Config+0x20e>
    }

  }


  return status;
 8009850:	7bfb      	ldrb	r3, [r7, #15]
}
 8009852:	4618      	mov	r0, r3
 8009854:	3710      	adds	r7, #16
 8009856:	46bd      	mov	sp, r7
 8009858:	bd80      	pop	{r7, pc}
 800985a:	bf00      	nop
 800985c:	0800df2c 	.word	0x0800df2c
 8009860:	58024400 	.word	0x58024400
 8009864:	ffff0007 	.word	0xffff0007

08009868 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8009868:	b580      	push	{r7, lr}
 800986a:	b084      	sub	sp, #16
 800986c:	af00      	add	r7, sp, #0
 800986e:	6078      	str	r0, [r7, #4]
 8009870:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8009872:	2300      	movs	r3, #0
 8009874:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3M_VALUE(pll3->PLL3M));
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	681b      	ldr	r3, [r3, #0]
 800987a:	2b00      	cmp	r3, #0
 800987c:	d003      	beq.n	8009886 <RCCEx_PLL3_Config+0x1e>
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	681b      	ldr	r3, [r3, #0]
 8009882:	2b3f      	cmp	r3, #63	@ 0x3f
 8009884:	d904      	bls.n	8009890 <RCCEx_PLL3_Config+0x28>
 8009886:	f640 61da 	movw	r1, #3802	@ 0xeda
 800988a:	4887      	ldr	r0, [pc, #540]	@ (8009aa8 <RCCEx_PLL3_Config+0x240>)
 800988c:	f7f7 fbd4 	bl	8001038 <assert_failed>
  assert_param(IS_RCC_PLL3N_VALUE(pll3->PLL3N));
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	685b      	ldr	r3, [r3, #4]
 8009894:	2b03      	cmp	r3, #3
 8009896:	d904      	bls.n	80098a2 <RCCEx_PLL3_Config+0x3a>
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	685b      	ldr	r3, [r3, #4]
 800989c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80098a0:	d904      	bls.n	80098ac <RCCEx_PLL3_Config+0x44>
 80098a2:	f640 61db 	movw	r1, #3803	@ 0xedb
 80098a6:	4880      	ldr	r0, [pc, #512]	@ (8009aa8 <RCCEx_PLL3_Config+0x240>)
 80098a8:	f7f7 fbc6 	bl	8001038 <assert_failed>
  assert_param(IS_RCC_PLL3P_VALUE(pll3->PLL3P));
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	689b      	ldr	r3, [r3, #8]
 80098b0:	2b00      	cmp	r3, #0
 80098b2:	d003      	beq.n	80098bc <RCCEx_PLL3_Config+0x54>
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	689b      	ldr	r3, [r3, #8]
 80098b8:	2b80      	cmp	r3, #128	@ 0x80
 80098ba:	d904      	bls.n	80098c6 <RCCEx_PLL3_Config+0x5e>
 80098bc:	f640 61dc 	movw	r1, #3804	@ 0xedc
 80098c0:	4879      	ldr	r0, [pc, #484]	@ (8009aa8 <RCCEx_PLL3_Config+0x240>)
 80098c2:	f7f7 fbb9 	bl	8001038 <assert_failed>
  assert_param(IS_RCC_PLL3R_VALUE(pll3->PLL3R));
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	691b      	ldr	r3, [r3, #16]
 80098ca:	2b00      	cmp	r3, #0
 80098cc:	d003      	beq.n	80098d6 <RCCEx_PLL3_Config+0x6e>
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	691b      	ldr	r3, [r3, #16]
 80098d2:	2b80      	cmp	r3, #128	@ 0x80
 80098d4:	d904      	bls.n	80098e0 <RCCEx_PLL3_Config+0x78>
 80098d6:	f640 61dd 	movw	r1, #3805	@ 0xedd
 80098da:	4873      	ldr	r0, [pc, #460]	@ (8009aa8 <RCCEx_PLL3_Config+0x240>)
 80098dc:	f7f7 fbac 	bl	8001038 <assert_failed>
  assert_param(IS_RCC_PLL3Q_VALUE(pll3->PLL3Q));
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	68db      	ldr	r3, [r3, #12]
 80098e4:	2b00      	cmp	r3, #0
 80098e6:	d003      	beq.n	80098f0 <RCCEx_PLL3_Config+0x88>
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	68db      	ldr	r3, [r3, #12]
 80098ec:	2b80      	cmp	r3, #128	@ 0x80
 80098ee:	d904      	bls.n	80098fa <RCCEx_PLL3_Config+0x92>
 80098f0:	f640 61de 	movw	r1, #3806	@ 0xede
 80098f4:	486c      	ldr	r0, [pc, #432]	@ (8009aa8 <RCCEx_PLL3_Config+0x240>)
 80098f6:	f7f7 fb9f 	bl	8001038 <assert_failed>
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	695b      	ldr	r3, [r3, #20]
 80098fe:	2b00      	cmp	r3, #0
 8009900:	d013      	beq.n	800992a <RCCEx_PLL3_Config+0xc2>
 8009902:	687b      	ldr	r3, [r7, #4]
 8009904:	695b      	ldr	r3, [r3, #20]
 8009906:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800990a:	d00e      	beq.n	800992a <RCCEx_PLL3_Config+0xc2>
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	695b      	ldr	r3, [r3, #20]
 8009910:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009914:	d009      	beq.n	800992a <RCCEx_PLL3_Config+0xc2>
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	695b      	ldr	r3, [r3, #20]
 800991a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800991e:	d004      	beq.n	800992a <RCCEx_PLL3_Config+0xc2>
 8009920:	f640 61df 	movw	r1, #3807	@ 0xedf
 8009924:	4860      	ldr	r0, [pc, #384]	@ (8009aa8 <RCCEx_PLL3_Config+0x240>)
 8009926:	f7f7 fb87 	bl	8001038 <assert_failed>
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	699b      	ldr	r3, [r3, #24]
 800992e:	2b00      	cmp	r3, #0
 8009930:	d009      	beq.n	8009946 <RCCEx_PLL3_Config+0xde>
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	699b      	ldr	r3, [r3, #24]
 8009936:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800993a:	d004      	beq.n	8009946 <RCCEx_PLL3_Config+0xde>
 800993c:	f44f 616e 	mov.w	r1, #3808	@ 0xee0
 8009940:	4859      	ldr	r0, [pc, #356]	@ (8009aa8 <RCCEx_PLL3_Config+0x240>)
 8009942:	f7f7 fb79 	bl	8001038 <assert_failed>
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));
 8009946:	687b      	ldr	r3, [r7, #4]
 8009948:	69db      	ldr	r3, [r3, #28]
 800994a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800994e:	d304      	bcc.n	800995a <RCCEx_PLL3_Config+0xf2>
 8009950:	f640 61e1 	movw	r1, #3809	@ 0xee1
 8009954:	4854      	ldr	r0, [pc, #336]	@ (8009aa8 <RCCEx_PLL3_Config+0x240>)
 8009956:	f7f7 fb6f 	bl	8001038 <assert_failed>

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800995a:	4b54      	ldr	r3, [pc, #336]	@ (8009aac <RCCEx_PLL3_Config+0x244>)
 800995c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800995e:	f003 0303 	and.w	r3, r3, #3
 8009962:	2b03      	cmp	r3, #3
 8009964:	d101      	bne.n	800996a <RCCEx_PLL3_Config+0x102>
  {
    return HAL_ERROR;
 8009966:	2301      	movs	r3, #1
 8009968:	e099      	b.n	8009a9e <RCCEx_PLL3_Config+0x236>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800996a:	4b50      	ldr	r3, [pc, #320]	@ (8009aac <RCCEx_PLL3_Config+0x244>)
 800996c:	681b      	ldr	r3, [r3, #0]
 800996e:	4a4f      	ldr	r2, [pc, #316]	@ (8009aac <RCCEx_PLL3_Config+0x244>)
 8009970:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009974:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009976:	f7f8 f8a5 	bl	8001ac4 <HAL_GetTick>
 800997a:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800997c:	e008      	b.n	8009990 <RCCEx_PLL3_Config+0x128>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800997e:	f7f8 f8a1 	bl	8001ac4 <HAL_GetTick>
 8009982:	4602      	mov	r2, r0
 8009984:	68bb      	ldr	r3, [r7, #8]
 8009986:	1ad3      	subs	r3, r2, r3
 8009988:	2b02      	cmp	r3, #2
 800998a:	d901      	bls.n	8009990 <RCCEx_PLL3_Config+0x128>
      {
        return HAL_TIMEOUT;
 800998c:	2303      	movs	r3, #3
 800998e:	e086      	b.n	8009a9e <RCCEx_PLL3_Config+0x236>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009990:	4b46      	ldr	r3, [pc, #280]	@ (8009aac <RCCEx_PLL3_Config+0x244>)
 8009992:	681b      	ldr	r3, [r3, #0]
 8009994:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009998:	2b00      	cmp	r3, #0
 800999a:	d1f0      	bne.n	800997e <RCCEx_PLL3_Config+0x116>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800999c:	4b43      	ldr	r3, [pc, #268]	@ (8009aac <RCCEx_PLL3_Config+0x244>)
 800999e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80099a0:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 80099a4:	687b      	ldr	r3, [r7, #4]
 80099a6:	681b      	ldr	r3, [r3, #0]
 80099a8:	051b      	lsls	r3, r3, #20
 80099aa:	4940      	ldr	r1, [pc, #256]	@ (8009aac <RCCEx_PLL3_Config+0x244>)
 80099ac:	4313      	orrs	r3, r2
 80099ae:	628b      	str	r3, [r1, #40]	@ 0x28
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	685b      	ldr	r3, [r3, #4]
 80099b4:	3b01      	subs	r3, #1
 80099b6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80099ba:	687b      	ldr	r3, [r7, #4]
 80099bc:	689b      	ldr	r3, [r3, #8]
 80099be:	3b01      	subs	r3, #1
 80099c0:	025b      	lsls	r3, r3, #9
 80099c2:	b29b      	uxth	r3, r3
 80099c4:	431a      	orrs	r2, r3
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	68db      	ldr	r3, [r3, #12]
 80099ca:	3b01      	subs	r3, #1
 80099cc:	041b      	lsls	r3, r3, #16
 80099ce:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80099d2:	431a      	orrs	r2, r3
 80099d4:	687b      	ldr	r3, [r7, #4]
 80099d6:	691b      	ldr	r3, [r3, #16]
 80099d8:	3b01      	subs	r3, #1
 80099da:	061b      	lsls	r3, r3, #24
 80099dc:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80099e0:	4932      	ldr	r1, [pc, #200]	@ (8009aac <RCCEx_PLL3_Config+0x244>)
 80099e2:	4313      	orrs	r3, r2
 80099e4:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 80099e6:	4b31      	ldr	r3, [pc, #196]	@ (8009aac <RCCEx_PLL3_Config+0x244>)
 80099e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80099ea:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	695b      	ldr	r3, [r3, #20]
 80099f2:	492e      	ldr	r1, [pc, #184]	@ (8009aac <RCCEx_PLL3_Config+0x244>)
 80099f4:	4313      	orrs	r3, r2
 80099f6:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 80099f8:	4b2c      	ldr	r3, [pc, #176]	@ (8009aac <RCCEx_PLL3_Config+0x244>)
 80099fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80099fc:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	699b      	ldr	r3, [r3, #24]
 8009a04:	4929      	ldr	r1, [pc, #164]	@ (8009aac <RCCEx_PLL3_Config+0x244>)
 8009a06:	4313      	orrs	r3, r2
 8009a08:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8009a0a:	4b28      	ldr	r3, [pc, #160]	@ (8009aac <RCCEx_PLL3_Config+0x244>)
 8009a0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a0e:	4a27      	ldr	r2, [pc, #156]	@ (8009aac <RCCEx_PLL3_Config+0x244>)
 8009a10:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009a14:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8009a16:	4b25      	ldr	r3, [pc, #148]	@ (8009aac <RCCEx_PLL3_Config+0x244>)
 8009a18:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009a1a:	4b25      	ldr	r3, [pc, #148]	@ (8009ab0 <RCCEx_PLL3_Config+0x248>)
 8009a1c:	4013      	ands	r3, r2
 8009a1e:	687a      	ldr	r2, [r7, #4]
 8009a20:	69d2      	ldr	r2, [r2, #28]
 8009a22:	00d2      	lsls	r2, r2, #3
 8009a24:	4921      	ldr	r1, [pc, #132]	@ (8009aac <RCCEx_PLL3_Config+0x244>)
 8009a26:	4313      	orrs	r3, r2
 8009a28:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8009a2a:	4b20      	ldr	r3, [pc, #128]	@ (8009aac <RCCEx_PLL3_Config+0x244>)
 8009a2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a2e:	4a1f      	ldr	r2, [pc, #124]	@ (8009aac <RCCEx_PLL3_Config+0x244>)
 8009a30:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009a34:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8009a36:	683b      	ldr	r3, [r7, #0]
 8009a38:	2b00      	cmp	r3, #0
 8009a3a:	d106      	bne.n	8009a4a <RCCEx_PLL3_Config+0x1e2>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8009a3c:	4b1b      	ldr	r3, [pc, #108]	@ (8009aac <RCCEx_PLL3_Config+0x244>)
 8009a3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a40:	4a1a      	ldr	r2, [pc, #104]	@ (8009aac <RCCEx_PLL3_Config+0x244>)
 8009a42:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8009a46:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8009a48:	e00f      	b.n	8009a6a <RCCEx_PLL3_Config+0x202>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8009a4a:	683b      	ldr	r3, [r7, #0]
 8009a4c:	2b01      	cmp	r3, #1
 8009a4e:	d106      	bne.n	8009a5e <RCCEx_PLL3_Config+0x1f6>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8009a50:	4b16      	ldr	r3, [pc, #88]	@ (8009aac <RCCEx_PLL3_Config+0x244>)
 8009a52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a54:	4a15      	ldr	r2, [pc, #84]	@ (8009aac <RCCEx_PLL3_Config+0x244>)
 8009a56:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8009a5a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8009a5c:	e005      	b.n	8009a6a <RCCEx_PLL3_Config+0x202>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8009a5e:	4b13      	ldr	r3, [pc, #76]	@ (8009aac <RCCEx_PLL3_Config+0x244>)
 8009a60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a62:	4a12      	ldr	r2, [pc, #72]	@ (8009aac <RCCEx_PLL3_Config+0x244>)
 8009a64:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8009a68:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8009a6a:	4b10      	ldr	r3, [pc, #64]	@ (8009aac <RCCEx_PLL3_Config+0x244>)
 8009a6c:	681b      	ldr	r3, [r3, #0]
 8009a6e:	4a0f      	ldr	r2, [pc, #60]	@ (8009aac <RCCEx_PLL3_Config+0x244>)
 8009a70:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009a74:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009a76:	f7f8 f825 	bl	8001ac4 <HAL_GetTick>
 8009a7a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8009a7c:	e008      	b.n	8009a90 <RCCEx_PLL3_Config+0x228>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8009a7e:	f7f8 f821 	bl	8001ac4 <HAL_GetTick>
 8009a82:	4602      	mov	r2, r0
 8009a84:	68bb      	ldr	r3, [r7, #8]
 8009a86:	1ad3      	subs	r3, r2, r3
 8009a88:	2b02      	cmp	r3, #2
 8009a8a:	d901      	bls.n	8009a90 <RCCEx_PLL3_Config+0x228>
      {
        return HAL_TIMEOUT;
 8009a8c:	2303      	movs	r3, #3
 8009a8e:	e006      	b.n	8009a9e <RCCEx_PLL3_Config+0x236>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8009a90:	4b06      	ldr	r3, [pc, #24]	@ (8009aac <RCCEx_PLL3_Config+0x244>)
 8009a92:	681b      	ldr	r3, [r3, #0]
 8009a94:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009a98:	2b00      	cmp	r3, #0
 8009a9a:	d0f0      	beq.n	8009a7e <RCCEx_PLL3_Config+0x216>
    }

  }


  return status;
 8009a9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8009a9e:	4618      	mov	r0, r3
 8009aa0:	3710      	adds	r7, #16
 8009aa2:	46bd      	mov	sp, r7
 8009aa4:	bd80      	pop	{r7, pc}
 8009aa6:	bf00      	nop
 8009aa8:	0800df2c 	.word	0x0800df2c
 8009aac:	58024400 	.word	0x58024400
 8009ab0:	ffff0007 	.word	0xffff0007

08009ab4 <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 8009ab4:	b580      	push	{r7, lr}
 8009ab6:	b08a      	sub	sp, #40	@ 0x28
 8009ab8:	af00      	add	r7, sp, #0
 8009aba:	6078      	str	r0, [r7, #4]
  uint32_t ckstr_bits;
  uint32_t syncen_bits;
  SAI_TypeDef *SaiBaseAddress;

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	2b00      	cmp	r3, #0
 8009ac0:	d102      	bne.n	8009ac8 <HAL_SAI_Init+0x14>
  {
    return HAL_ERROR;
 8009ac2:	2301      	movs	r3, #1
 8009ac4:	f000 bcde 	b.w	800a484 <HAL_SAI_Init+0x9d0>
  }

  /* check the instance */
  assert_param(IS_SAI_ALL_INSTANCE(hsai->Instance));
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	681b      	ldr	r3, [r3, #0]
 8009acc:	4a88      	ldr	r2, [pc, #544]	@ (8009cf0 <HAL_SAI_Init+0x23c>)
 8009ace:	4293      	cmp	r3, r2
 8009ad0:	d027      	beq.n	8009b22 <HAL_SAI_Init+0x6e>
 8009ad2:	687b      	ldr	r3, [r7, #4]
 8009ad4:	681b      	ldr	r3, [r3, #0]
 8009ad6:	4a87      	ldr	r2, [pc, #540]	@ (8009cf4 <HAL_SAI_Init+0x240>)
 8009ad8:	4293      	cmp	r3, r2
 8009ada:	d022      	beq.n	8009b22 <HAL_SAI_Init+0x6e>
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	681b      	ldr	r3, [r3, #0]
 8009ae0:	4a85      	ldr	r2, [pc, #532]	@ (8009cf8 <HAL_SAI_Init+0x244>)
 8009ae2:	4293      	cmp	r3, r2
 8009ae4:	d01d      	beq.n	8009b22 <HAL_SAI_Init+0x6e>
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	681b      	ldr	r3, [r3, #0]
 8009aea:	4a84      	ldr	r2, [pc, #528]	@ (8009cfc <HAL_SAI_Init+0x248>)
 8009aec:	4293      	cmp	r3, r2
 8009aee:	d018      	beq.n	8009b22 <HAL_SAI_Init+0x6e>
 8009af0:	687b      	ldr	r3, [r7, #4]
 8009af2:	681b      	ldr	r3, [r3, #0]
 8009af4:	4a82      	ldr	r2, [pc, #520]	@ (8009d00 <HAL_SAI_Init+0x24c>)
 8009af6:	4293      	cmp	r3, r2
 8009af8:	d013      	beq.n	8009b22 <HAL_SAI_Init+0x6e>
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	681b      	ldr	r3, [r3, #0]
 8009afe:	4a81      	ldr	r2, [pc, #516]	@ (8009d04 <HAL_SAI_Init+0x250>)
 8009b00:	4293      	cmp	r3, r2
 8009b02:	d00e      	beq.n	8009b22 <HAL_SAI_Init+0x6e>
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	681b      	ldr	r3, [r3, #0]
 8009b08:	4a7f      	ldr	r2, [pc, #508]	@ (8009d08 <HAL_SAI_Init+0x254>)
 8009b0a:	4293      	cmp	r3, r2
 8009b0c:	d009      	beq.n	8009b22 <HAL_SAI_Init+0x6e>
 8009b0e:	687b      	ldr	r3, [r7, #4]
 8009b10:	681b      	ldr	r3, [r3, #0]
 8009b12:	4a7e      	ldr	r2, [pc, #504]	@ (8009d0c <HAL_SAI_Init+0x258>)
 8009b14:	4293      	cmp	r3, r2
 8009b16:	d004      	beq.n	8009b22 <HAL_SAI_Init+0x6e>
 8009b18:	f240 1181 	movw	r1, #385	@ 0x181
 8009b1c:	487c      	ldr	r0, [pc, #496]	@ (8009d10 <HAL_SAI_Init+0x25c>)
 8009b1e:	f7f7 fa8b 	bl	8001038 <assert_failed>

  /* Check the SAI Block parameters */
  assert_param(IS_SAI_AUDIO_FREQUENCY(hsai->Init.AudioFrequency));
 8009b22:	687b      	ldr	r3, [r7, #4]
 8009b24:	6a1b      	ldr	r3, [r3, #32]
 8009b26:	4a7b      	ldr	r2, [pc, #492]	@ (8009d14 <HAL_SAI_Init+0x260>)
 8009b28:	4293      	cmp	r3, r2
 8009b2a:	d034      	beq.n	8009b96 <HAL_SAI_Init+0xe2>
 8009b2c:	687b      	ldr	r3, [r7, #4]
 8009b2e:	6a1b      	ldr	r3, [r3, #32]
 8009b30:	4a79      	ldr	r2, [pc, #484]	@ (8009d18 <HAL_SAI_Init+0x264>)
 8009b32:	4293      	cmp	r3, r2
 8009b34:	d02f      	beq.n	8009b96 <HAL_SAI_Init+0xe2>
 8009b36:	687b      	ldr	r3, [r7, #4]
 8009b38:	6a1b      	ldr	r3, [r3, #32]
 8009b3a:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 8009b3e:	4293      	cmp	r3, r2
 8009b40:	d029      	beq.n	8009b96 <HAL_SAI_Init+0xe2>
 8009b42:	687b      	ldr	r3, [r7, #4]
 8009b44:	6a1b      	ldr	r3, [r3, #32]
 8009b46:	f64a 4244 	movw	r2, #44100	@ 0xac44
 8009b4a:	4293      	cmp	r3, r2
 8009b4c:	d023      	beq.n	8009b96 <HAL_SAI_Init+0xe2>
 8009b4e:	687b      	ldr	r3, [r7, #4]
 8009b50:	6a1b      	ldr	r3, [r3, #32]
 8009b52:	f5b3 4ffa 	cmp.w	r3, #32000	@ 0x7d00
 8009b56:	d01e      	beq.n	8009b96 <HAL_SAI_Init+0xe2>
 8009b58:	687b      	ldr	r3, [r7, #4]
 8009b5a:	6a1b      	ldr	r3, [r3, #32]
 8009b5c:	f245 6222 	movw	r2, #22050	@ 0x5622
 8009b60:	4293      	cmp	r3, r2
 8009b62:	d018      	beq.n	8009b96 <HAL_SAI_Init+0xe2>
 8009b64:	687b      	ldr	r3, [r7, #4]
 8009b66:	6a1b      	ldr	r3, [r3, #32]
 8009b68:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 8009b6c:	d013      	beq.n	8009b96 <HAL_SAI_Init+0xe2>
 8009b6e:	687b      	ldr	r3, [r7, #4]
 8009b70:	6a1b      	ldr	r3, [r3, #32]
 8009b72:	f642 3211 	movw	r2, #11025	@ 0x2b11
 8009b76:	4293      	cmp	r3, r2
 8009b78:	d00d      	beq.n	8009b96 <HAL_SAI_Init+0xe2>
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	6a1b      	ldr	r3, [r3, #32]
 8009b7e:	f5b3 5ffa 	cmp.w	r3, #8000	@ 0x1f40
 8009b82:	d008      	beq.n	8009b96 <HAL_SAI_Init+0xe2>
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	6a1b      	ldr	r3, [r3, #32]
 8009b88:	2b00      	cmp	r3, #0
 8009b8a:	d004      	beq.n	8009b96 <HAL_SAI_Init+0xe2>
 8009b8c:	f44f 71c2 	mov.w	r1, #388	@ 0x184
 8009b90:	485f      	ldr	r0, [pc, #380]	@ (8009d10 <HAL_SAI_Init+0x25c>)
 8009b92:	f7f7 fa51 	bl	8001038 <assert_failed>
  assert_param(IS_SAI_BLOCK_PROTOCOL(hsai->Init.Protocol));
 8009b96:	687b      	ldr	r3, [r7, #4]
 8009b98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009b9a:	2b00      	cmp	r3, #0
 8009b9c:	d00c      	beq.n	8009bb8 <HAL_SAI_Init+0x104>
 8009b9e:	687b      	ldr	r3, [r7, #4]
 8009ba0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009ba2:	2b08      	cmp	r3, #8
 8009ba4:	d008      	beq.n	8009bb8 <HAL_SAI_Init+0x104>
 8009ba6:	687b      	ldr	r3, [r7, #4]
 8009ba8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009baa:	2b04      	cmp	r3, #4
 8009bac:	d004      	beq.n	8009bb8 <HAL_SAI_Init+0x104>
 8009bae:	f240 1185 	movw	r1, #389	@ 0x185
 8009bb2:	4857      	ldr	r0, [pc, #348]	@ (8009d10 <HAL_SAI_Init+0x25c>)
 8009bb4:	f7f7 fa40 	bl	8001038 <assert_failed>
  assert_param(IS_SAI_BLOCK_MODE(hsai->Init.AudioMode));
 8009bb8:	687b      	ldr	r3, [r7, #4]
 8009bba:	685b      	ldr	r3, [r3, #4]
 8009bbc:	2b00      	cmp	r3, #0
 8009bbe:	d010      	beq.n	8009be2 <HAL_SAI_Init+0x12e>
 8009bc0:	687b      	ldr	r3, [r7, #4]
 8009bc2:	685b      	ldr	r3, [r3, #4]
 8009bc4:	2b01      	cmp	r3, #1
 8009bc6:	d00c      	beq.n	8009be2 <HAL_SAI_Init+0x12e>
 8009bc8:	687b      	ldr	r3, [r7, #4]
 8009bca:	685b      	ldr	r3, [r3, #4]
 8009bcc:	2b02      	cmp	r3, #2
 8009bce:	d008      	beq.n	8009be2 <HAL_SAI_Init+0x12e>
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	685b      	ldr	r3, [r3, #4]
 8009bd4:	2b03      	cmp	r3, #3
 8009bd6:	d004      	beq.n	8009be2 <HAL_SAI_Init+0x12e>
 8009bd8:	f44f 71c3 	mov.w	r1, #390	@ 0x186
 8009bdc:	484c      	ldr	r0, [pc, #304]	@ (8009d10 <HAL_SAI_Init+0x25c>)
 8009bde:	f7f7 fa2b 	bl	8001038 <assert_failed>
  assert_param(IS_SAI_BLOCK_DATASIZE(hsai->Init.DataSize));
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009be6:	2b40      	cmp	r3, #64	@ 0x40
 8009be8:	d018      	beq.n	8009c1c <HAL_SAI_Init+0x168>
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009bee:	2b60      	cmp	r3, #96	@ 0x60
 8009bf0:	d014      	beq.n	8009c1c <HAL_SAI_Init+0x168>
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009bf6:	2b80      	cmp	r3, #128	@ 0x80
 8009bf8:	d010      	beq.n	8009c1c <HAL_SAI_Init+0x168>
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009bfe:	2ba0      	cmp	r3, #160	@ 0xa0
 8009c00:	d00c      	beq.n	8009c1c <HAL_SAI_Init+0x168>
 8009c02:	687b      	ldr	r3, [r7, #4]
 8009c04:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009c06:	2bc0      	cmp	r3, #192	@ 0xc0
 8009c08:	d008      	beq.n	8009c1c <HAL_SAI_Init+0x168>
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009c0e:	2be0      	cmp	r3, #224	@ 0xe0
 8009c10:	d004      	beq.n	8009c1c <HAL_SAI_Init+0x168>
 8009c12:	f240 1187 	movw	r1, #391	@ 0x187
 8009c16:	483e      	ldr	r0, [pc, #248]	@ (8009d10 <HAL_SAI_Init+0x25c>)
 8009c18:	f7f7 fa0e 	bl	8001038 <assert_failed>
  assert_param(IS_SAI_BLOCK_FIRST_BIT(hsai->Init.FirstBit));
 8009c1c:	687b      	ldr	r3, [r7, #4]
 8009c1e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009c20:	2b00      	cmp	r3, #0
 8009c22:	d009      	beq.n	8009c38 <HAL_SAI_Init+0x184>
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009c28:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009c2c:	d004      	beq.n	8009c38 <HAL_SAI_Init+0x184>
 8009c2e:	f44f 71c4 	mov.w	r1, #392	@ 0x188
 8009c32:	4837      	ldr	r0, [pc, #220]	@ (8009d10 <HAL_SAI_Init+0x25c>)
 8009c34:	f7f7 fa00 	bl	8001038 <assert_failed>
  assert_param(IS_SAI_BLOCK_CLOCK_STROBING(hsai->Init.ClockStrobing));
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009c3c:	2b00      	cmp	r3, #0
 8009c3e:	d008      	beq.n	8009c52 <HAL_SAI_Init+0x19e>
 8009c40:	687b      	ldr	r3, [r7, #4]
 8009c42:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009c44:	2b01      	cmp	r3, #1
 8009c46:	d004      	beq.n	8009c52 <HAL_SAI_Init+0x19e>
 8009c48:	f240 1189 	movw	r1, #393	@ 0x189
 8009c4c:	4830      	ldr	r0, [pc, #192]	@ (8009d10 <HAL_SAI_Init+0x25c>)
 8009c4e:	f7f7 f9f3 	bl	8001038 <assert_failed>
  assert_param(IS_SAI_BLOCK_SYNCHRO(hsai->Init.Synchro));
 8009c52:	687b      	ldr	r3, [r7, #4]
 8009c54:	689b      	ldr	r3, [r3, #8]
 8009c56:	2b00      	cmp	r3, #0
 8009c58:	d018      	beq.n	8009c8c <HAL_SAI_Init+0x1d8>
 8009c5a:	687b      	ldr	r3, [r7, #4]
 8009c5c:	689b      	ldr	r3, [r3, #8]
 8009c5e:	2b01      	cmp	r3, #1
 8009c60:	d014      	beq.n	8009c8c <HAL_SAI_Init+0x1d8>
 8009c62:	687b      	ldr	r3, [r7, #4]
 8009c64:	689b      	ldr	r3, [r3, #8]
 8009c66:	2b02      	cmp	r3, #2
 8009c68:	d010      	beq.n	8009c8c <HAL_SAI_Init+0x1d8>
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	689b      	ldr	r3, [r3, #8]
 8009c6e:	2b03      	cmp	r3, #3
 8009c70:	d00c      	beq.n	8009c8c <HAL_SAI_Init+0x1d8>
 8009c72:	687b      	ldr	r3, [r7, #4]
 8009c74:	689b      	ldr	r3, [r3, #8]
 8009c76:	2b04      	cmp	r3, #4
 8009c78:	d008      	beq.n	8009c8c <HAL_SAI_Init+0x1d8>
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	689b      	ldr	r3, [r3, #8]
 8009c7e:	2b05      	cmp	r3, #5
 8009c80:	d004      	beq.n	8009c8c <HAL_SAI_Init+0x1d8>
 8009c82:	f44f 71c5 	mov.w	r1, #394	@ 0x18a
 8009c86:	4822      	ldr	r0, [pc, #136]	@ (8009d10 <HAL_SAI_Init+0x25c>)
 8009c88:	f7f7 f9d6 	bl	8001038 <assert_failed>
#if defined(SAI_VER_V2_X)
  /* SAI Peripheral version depends on STM32H7 device revision ID */
  if (HAL_GetREVID() >= REV_ID_B) /* STM32H7xx Rev.B and above */
 8009c8c:	f7f7 ff26 	bl	8001adc <HAL_GetREVID>
 8009c90:	4603      	mov	r3, r0
 8009c92:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009c96:	d30d      	bcc.n	8009cb4 <HAL_SAI_Init+0x200>
  {
    assert_param(IS_SAI_BLOCK_MCK_OUTPUT(hsai->Init.MckOutput));
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	691b      	ldr	r3, [r3, #16]
 8009c9c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009ca0:	d008      	beq.n	8009cb4 <HAL_SAI_Init+0x200>
 8009ca2:	687b      	ldr	r3, [r7, #4]
 8009ca4:	691b      	ldr	r3, [r3, #16]
 8009ca6:	2b00      	cmp	r3, #0
 8009ca8:	d004      	beq.n	8009cb4 <HAL_SAI_Init+0x200>
 8009caa:	f240 118f 	movw	r1, #399	@ 0x18f
 8009cae:	4818      	ldr	r0, [pc, #96]	@ (8009d10 <HAL_SAI_Init+0x25c>)
 8009cb0:	f7f7 f9c2 	bl	8001038 <assert_failed>
  }
#else /* SAI_VER_V2_1 */
  assert_param(IS_SAI_BLOCK_MCK_OUTPUT(hsai->Init.MckOutput));
#endif /* SAI_VER_V2_X */
  assert_param(IS_SAI_BLOCK_OUTPUT_DRIVE(hsai->Init.OutputDrive));
 8009cb4:	687b      	ldr	r3, [r7, #4]
 8009cb6:	695b      	ldr	r3, [r3, #20]
 8009cb8:	2b00      	cmp	r3, #0
 8009cba:	d009      	beq.n	8009cd0 <HAL_SAI_Init+0x21c>
 8009cbc:	687b      	ldr	r3, [r7, #4]
 8009cbe:	695b      	ldr	r3, [r3, #20]
 8009cc0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009cc4:	d004      	beq.n	8009cd0 <HAL_SAI_Init+0x21c>
 8009cc6:	f44f 71ca 	mov.w	r1, #404	@ 0x194
 8009cca:	4811      	ldr	r0, [pc, #68]	@ (8009d10 <HAL_SAI_Init+0x25c>)
 8009ccc:	f7f7 f9b4 	bl	8001038 <assert_failed>
  assert_param(IS_SAI_BLOCK_NODIVIDER(hsai->Init.NoDivider));
 8009cd0:	687b      	ldr	r3, [r7, #4]
 8009cd2:	699b      	ldr	r3, [r3, #24]
 8009cd4:	2b00      	cmp	r3, #0
 8009cd6:	d021      	beq.n	8009d1c <HAL_SAI_Init+0x268>
 8009cd8:	687b      	ldr	r3, [r7, #4]
 8009cda:	699b      	ldr	r3, [r3, #24]
 8009cdc:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8009ce0:	d01c      	beq.n	8009d1c <HAL_SAI_Init+0x268>
 8009ce2:	f240 1195 	movw	r1, #405	@ 0x195
 8009ce6:	480a      	ldr	r0, [pc, #40]	@ (8009d10 <HAL_SAI_Init+0x25c>)
 8009ce8:	f7f7 f9a6 	bl	8001038 <assert_failed>
 8009cec:	e016      	b.n	8009d1c <HAL_SAI_Init+0x268>
 8009cee:	bf00      	nop
 8009cf0:	40015804 	.word	0x40015804
 8009cf4:	40015824 	.word	0x40015824
 8009cf8:	40015c04 	.word	0x40015c04
 8009cfc:	40015c24 	.word	0x40015c24
 8009d00:	40016004 	.word	0x40016004
 8009d04:	40016024 	.word	0x40016024
 8009d08:	58005404 	.word	0x58005404
 8009d0c:	58005424 	.word	0x58005424
 8009d10:	0800df68 	.word	0x0800df68
 8009d14:	0002ee00 	.word	0x0002ee00
 8009d18:	00017700 	.word	0x00017700
  assert_param(IS_SAI_BLOCK_FIFO_THRESHOLD(hsai->Init.FIFOThreshold));
 8009d1c:	687b      	ldr	r3, [r7, #4]
 8009d1e:	69db      	ldr	r3, [r3, #28]
 8009d20:	2b00      	cmp	r3, #0
 8009d22:	d014      	beq.n	8009d4e <HAL_SAI_Init+0x29a>
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	69db      	ldr	r3, [r3, #28]
 8009d28:	2b01      	cmp	r3, #1
 8009d2a:	d010      	beq.n	8009d4e <HAL_SAI_Init+0x29a>
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	69db      	ldr	r3, [r3, #28]
 8009d30:	2b02      	cmp	r3, #2
 8009d32:	d00c      	beq.n	8009d4e <HAL_SAI_Init+0x29a>
 8009d34:	687b      	ldr	r3, [r7, #4]
 8009d36:	69db      	ldr	r3, [r3, #28]
 8009d38:	2b03      	cmp	r3, #3
 8009d3a:	d008      	beq.n	8009d4e <HAL_SAI_Init+0x29a>
 8009d3c:	687b      	ldr	r3, [r7, #4]
 8009d3e:	69db      	ldr	r3, [r3, #28]
 8009d40:	2b04      	cmp	r3, #4
 8009d42:	d004      	beq.n	8009d4e <HAL_SAI_Init+0x29a>
 8009d44:	f44f 71cb 	mov.w	r1, #406	@ 0x196
 8009d48:	4890      	ldr	r0, [pc, #576]	@ (8009f8c <HAL_SAI_Init+0x4d8>)
 8009d4a:	f7f7 f975 	bl	8001038 <assert_failed>
  assert_param(IS_SAI_MONO_STEREO_MODE(hsai->Init.MonoStereoMode));
 8009d4e:	687b      	ldr	r3, [r7, #4]
 8009d50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009d52:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009d56:	d008      	beq.n	8009d6a <HAL_SAI_Init+0x2b6>
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009d5c:	2b00      	cmp	r3, #0
 8009d5e:	d004      	beq.n	8009d6a <HAL_SAI_Init+0x2b6>
 8009d60:	f240 1197 	movw	r1, #407	@ 0x197
 8009d64:	4889      	ldr	r0, [pc, #548]	@ (8009f8c <HAL_SAI_Init+0x4d8>)
 8009d66:	f7f7 f967 	bl	8001038 <assert_failed>
  assert_param(IS_SAI_BLOCK_COMPANDING_MODE(hsai->Init.CompandingMode));
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009d6e:	2b00      	cmp	r3, #0
 8009d70:	d018      	beq.n	8009da4 <HAL_SAI_Init+0x2f0>
 8009d72:	687b      	ldr	r3, [r7, #4]
 8009d74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009d76:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009d7a:	d013      	beq.n	8009da4 <HAL_SAI_Init+0x2f0>
 8009d7c:	687b      	ldr	r3, [r7, #4]
 8009d7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009d80:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8009d84:	d00e      	beq.n	8009da4 <HAL_SAI_Init+0x2f0>
 8009d86:	687b      	ldr	r3, [r7, #4]
 8009d88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009d8a:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8009d8e:	d009      	beq.n	8009da4 <HAL_SAI_Init+0x2f0>
 8009d90:	687b      	ldr	r3, [r7, #4]
 8009d92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009d94:	f5b3 4f60 	cmp.w	r3, #57344	@ 0xe000
 8009d98:	d004      	beq.n	8009da4 <HAL_SAI_Init+0x2f0>
 8009d9a:	f44f 71cc 	mov.w	r1, #408	@ 0x198
 8009d9e:	487b      	ldr	r0, [pc, #492]	@ (8009f8c <HAL_SAI_Init+0x4d8>)
 8009da0:	f7f7 f94a 	bl	8001038 <assert_failed>
  assert_param(IS_SAI_BLOCK_TRISTATE_MANAGEMENT(hsai->Init.TriState));
 8009da4:	687b      	ldr	r3, [r7, #4]
 8009da6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009da8:	2b00      	cmp	r3, #0
 8009daa:	d008      	beq.n	8009dbe <HAL_SAI_Init+0x30a>
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009db0:	2b10      	cmp	r3, #16
 8009db2:	d004      	beq.n	8009dbe <HAL_SAI_Init+0x30a>
 8009db4:	f240 1199 	movw	r1, #409	@ 0x199
 8009db8:	4874      	ldr	r0, [pc, #464]	@ (8009f8c <HAL_SAI_Init+0x4d8>)
 8009dba:	f7f7 f93d 	bl	8001038 <assert_failed>
  assert_param(IS_SAI_BLOCK_SYNCEXT(hsai->Init.SynchroExt));
 8009dbe:	687b      	ldr	r3, [r7, #4]
 8009dc0:	68db      	ldr	r3, [r3, #12]
 8009dc2:	2b00      	cmp	r3, #0
 8009dc4:	d00c      	beq.n	8009de0 <HAL_SAI_Init+0x32c>
 8009dc6:	687b      	ldr	r3, [r7, #4]
 8009dc8:	68db      	ldr	r3, [r3, #12]
 8009dca:	2b01      	cmp	r3, #1
 8009dcc:	d008      	beq.n	8009de0 <HAL_SAI_Init+0x32c>
 8009dce:	687b      	ldr	r3, [r7, #4]
 8009dd0:	68db      	ldr	r3, [r3, #12]
 8009dd2:	2b02      	cmp	r3, #2
 8009dd4:	d004      	beq.n	8009de0 <HAL_SAI_Init+0x32c>
 8009dd6:	f44f 71cd 	mov.w	r1, #410	@ 0x19a
 8009dda:	486c      	ldr	r0, [pc, #432]	@ (8009f8c <HAL_SAI_Init+0x4d8>)
 8009ddc:	f7f7 f92c 	bl	8001038 <assert_failed>
  assert_param(IS_SAI_BLOCK_MCK_OVERSAMPLING(hsai->Init.MckOverSampling));
 8009de0:	687b      	ldr	r3, [r7, #4]
 8009de2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009de4:	2b00      	cmp	r3, #0
 8009de6:	d009      	beq.n	8009dfc <HAL_SAI_Init+0x348>
 8009de8:	687b      	ldr	r3, [r7, #4]
 8009dea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009dec:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8009df0:	d004      	beq.n	8009dfc <HAL_SAI_Init+0x348>
 8009df2:	f240 119b 	movw	r1, #411	@ 0x19b
 8009df6:	4865      	ldr	r0, [pc, #404]	@ (8009f8c <HAL_SAI_Init+0x4d8>)
 8009df8:	f7f7 f91e 	bl	8001038 <assert_failed>

  /* Check the SAI Block Frame parameters */
  assert_param(IS_SAI_BLOCK_FRAME_LENGTH(hsai->FrameInit.FrameLength));
 8009dfc:	687b      	ldr	r3, [r7, #4]
 8009dfe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009e00:	2b07      	cmp	r3, #7
 8009e02:	d904      	bls.n	8009e0e <HAL_SAI_Init+0x35a>
 8009e04:	687b      	ldr	r3, [r7, #4]
 8009e06:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009e08:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009e0c:	d904      	bls.n	8009e18 <HAL_SAI_Init+0x364>
 8009e0e:	f44f 71cf 	mov.w	r1, #414	@ 0x19e
 8009e12:	485e      	ldr	r0, [pc, #376]	@ (8009f8c <HAL_SAI_Init+0x4d8>)
 8009e14:	f7f7 f910 	bl	8001038 <assert_failed>
  assert_param(IS_SAI_BLOCK_ACTIVE_FRAME(hsai->FrameInit.ActiveFrameLength));
 8009e18:	687b      	ldr	r3, [r7, #4]
 8009e1a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009e1c:	2b00      	cmp	r3, #0
 8009e1e:	d003      	beq.n	8009e28 <HAL_SAI_Init+0x374>
 8009e20:	687b      	ldr	r3, [r7, #4]
 8009e22:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009e24:	2b80      	cmp	r3, #128	@ 0x80
 8009e26:	d904      	bls.n	8009e32 <HAL_SAI_Init+0x37e>
 8009e28:	f240 119f 	movw	r1, #415	@ 0x19f
 8009e2c:	4857      	ldr	r0, [pc, #348]	@ (8009f8c <HAL_SAI_Init+0x4d8>)
 8009e2e:	f7f7 f903 	bl	8001038 <assert_failed>
  assert_param(IS_SAI_BLOCK_FS_DEFINITION(hsai->FrameInit.FSDefinition));
 8009e32:	687b      	ldr	r3, [r7, #4]
 8009e34:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009e36:	2b00      	cmp	r3, #0
 8009e38:	d009      	beq.n	8009e4e <HAL_SAI_Init+0x39a>
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009e3e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009e42:	d004      	beq.n	8009e4e <HAL_SAI_Init+0x39a>
 8009e44:	f44f 71d0 	mov.w	r1, #416	@ 0x1a0
 8009e48:	4850      	ldr	r0, [pc, #320]	@ (8009f8c <HAL_SAI_Init+0x4d8>)
 8009e4a:	f7f7 f8f5 	bl	8001038 <assert_failed>
  assert_param(IS_SAI_BLOCK_FS_POLARITY(hsai->FrameInit.FSPolarity));
 8009e4e:	687b      	ldr	r3, [r7, #4]
 8009e50:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009e52:	2b00      	cmp	r3, #0
 8009e54:	d009      	beq.n	8009e6a <HAL_SAI_Init+0x3b6>
 8009e56:	687b      	ldr	r3, [r7, #4]
 8009e58:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009e5a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009e5e:	d004      	beq.n	8009e6a <HAL_SAI_Init+0x3b6>
 8009e60:	f240 11a1 	movw	r1, #417	@ 0x1a1
 8009e64:	4849      	ldr	r0, [pc, #292]	@ (8009f8c <HAL_SAI_Init+0x4d8>)
 8009e66:	f7f7 f8e7 	bl	8001038 <assert_failed>
  assert_param(IS_SAI_BLOCK_FS_OFFSET(hsai->FrameInit.FSOffset));
 8009e6a:	687b      	ldr	r3, [r7, #4]
 8009e6c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009e6e:	2b00      	cmp	r3, #0
 8009e70:	d009      	beq.n	8009e86 <HAL_SAI_Init+0x3d2>
 8009e72:	687b      	ldr	r3, [r7, #4]
 8009e74:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009e76:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8009e7a:	d004      	beq.n	8009e86 <HAL_SAI_Init+0x3d2>
 8009e7c:	f44f 71d1 	mov.w	r1, #418	@ 0x1a2
 8009e80:	4842      	ldr	r0, [pc, #264]	@ (8009f8c <HAL_SAI_Init+0x4d8>)
 8009e82:	f7f7 f8d9 	bl	8001038 <assert_failed>

  /* Check the SAI Block Slot parameters */
  assert_param(IS_SAI_BLOCK_FIRSTBIT_OFFSET(hsai->SlotInit.FirstBitOffset));
 8009e86:	687b      	ldr	r3, [r7, #4]
 8009e88:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8009e8a:	2b18      	cmp	r3, #24
 8009e8c:	d904      	bls.n	8009e98 <HAL_SAI_Init+0x3e4>
 8009e8e:	f240 11a5 	movw	r1, #421	@ 0x1a5
 8009e92:	483e      	ldr	r0, [pc, #248]	@ (8009f8c <HAL_SAI_Init+0x4d8>)
 8009e94:	f7f7 f8d0 	bl	8001038 <assert_failed>
  assert_param(IS_SAI_BLOCK_SLOT_SIZE(hsai->SlotInit.SlotSize));
 8009e98:	687b      	ldr	r3, [r7, #4]
 8009e9a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009e9c:	2b00      	cmp	r3, #0
 8009e9e:	d00c      	beq.n	8009eba <HAL_SAI_Init+0x406>
 8009ea0:	687b      	ldr	r3, [r7, #4]
 8009ea2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009ea4:	2b40      	cmp	r3, #64	@ 0x40
 8009ea6:	d008      	beq.n	8009eba <HAL_SAI_Init+0x406>
 8009ea8:	687b      	ldr	r3, [r7, #4]
 8009eaa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009eac:	2b80      	cmp	r3, #128	@ 0x80
 8009eae:	d004      	beq.n	8009eba <HAL_SAI_Init+0x406>
 8009eb0:	f44f 71d3 	mov.w	r1, #422	@ 0x1a6
 8009eb4:	4835      	ldr	r0, [pc, #212]	@ (8009f8c <HAL_SAI_Init+0x4d8>)
 8009eb6:	f7f7 f8bf 	bl	8001038 <assert_failed>
  assert_param(IS_SAI_BLOCK_SLOT_NUMBER(hsai->SlotInit.SlotNumber));
 8009eba:	687b      	ldr	r3, [r7, #4]
 8009ebc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009ebe:	2b00      	cmp	r3, #0
 8009ec0:	d003      	beq.n	8009eca <HAL_SAI_Init+0x416>
 8009ec2:	687b      	ldr	r3, [r7, #4]
 8009ec4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009ec6:	2b10      	cmp	r3, #16
 8009ec8:	d904      	bls.n	8009ed4 <HAL_SAI_Init+0x420>
 8009eca:	f240 11a7 	movw	r1, #423	@ 0x1a7
 8009ece:	482f      	ldr	r0, [pc, #188]	@ (8009f8c <HAL_SAI_Init+0x4d8>)
 8009ed0:	f7f7 f8b2 	bl	8001038 <assert_failed>
  assert_param(IS_SAI_SLOT_ACTIVE(hsai->SlotInit.SlotActive));
 8009ed4:	687b      	ldr	r3, [r7, #4]
 8009ed6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009ed8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009edc:	d304      	bcc.n	8009ee8 <HAL_SAI_Init+0x434>
 8009ede:	f44f 71d4 	mov.w	r1, #424	@ 0x1a8
 8009ee2:	482a      	ldr	r0, [pc, #168]	@ (8009f8c <HAL_SAI_Init+0x4d8>)
 8009ee4:	f7f7 f8a8 	bl	8001038 <assert_failed>

  /* Check the SAI PDM parameters */
  assert_param(IS_FUNCTIONAL_STATE(hsai->Init.PdmInit.Activation));
 8009ee8:	687b      	ldr	r3, [r7, #4]
 8009eea:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8009eee:	2b00      	cmp	r3, #0
 8009ef0:	d009      	beq.n	8009f06 <HAL_SAI_Init+0x452>
 8009ef2:	687b      	ldr	r3, [r7, #4]
 8009ef4:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8009ef8:	2b01      	cmp	r3, #1
 8009efa:	d004      	beq.n	8009f06 <HAL_SAI_Init+0x452>
 8009efc:	f240 11ab 	movw	r1, #427	@ 0x1ab
 8009f00:	4822      	ldr	r0, [pc, #136]	@ (8009f8c <HAL_SAI_Init+0x4d8>)
 8009f02:	f7f7 f899 	bl	8001038 <assert_failed>
  if (hsai->Init.PdmInit.Activation == ENABLE)
 8009f06:	687b      	ldr	r3, [r7, #4]
 8009f08:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8009f0c:	2b01      	cmp	r3, #1
 8009f0e:	d12f      	bne.n	8009f70 <HAL_SAI_Init+0x4bc>
  {
    assert_param(IS_SAI_PDM_MIC_PAIRS_NUMBER(hsai->Init.PdmInit.MicPairsNbr));
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009f14:	2b00      	cmp	r3, #0
 8009f16:	d003      	beq.n	8009f20 <HAL_SAI_Init+0x46c>
 8009f18:	687b      	ldr	r3, [r7, #4]
 8009f1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009f1c:	2b03      	cmp	r3, #3
 8009f1e:	d904      	bls.n	8009f2a <HAL_SAI_Init+0x476>
 8009f20:	f44f 71d7 	mov.w	r1, #430	@ 0x1ae
 8009f24:	4819      	ldr	r0, [pc, #100]	@ (8009f8c <HAL_SAI_Init+0x4d8>)
 8009f26:	f7f7 f887 	bl	8001038 <assert_failed>
    assert_param(IS_SAI_PDM_CLOCK_ENABLE(hsai->Init.PdmInit.ClockEnable));
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009f2e:	2b00      	cmp	r3, #0
 8009f30:	d005      	beq.n	8009f3e <HAL_SAI_Init+0x48a>
 8009f32:	687b      	ldr	r3, [r7, #4]
 8009f34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009f36:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009f3a:	2b00      	cmp	r3, #0
 8009f3c:	d004      	beq.n	8009f48 <HAL_SAI_Init+0x494>
 8009f3e:	f240 11af 	movw	r1, #431	@ 0x1af
 8009f42:	4812      	ldr	r0, [pc, #72]	@ (8009f8c <HAL_SAI_Init+0x4d8>)
 8009f44:	f7f7 f878 	bl	8001038 <assert_failed>
    /* Check that SAI sub-block is SAI1 or SAI4 sub-block A, in master RX mode with free protocol */
#if defined(SAI4)
    if (((hsai->Instance != SAI1_Block_A) && (hsai->Instance != SAI4_Block_A)) ||
 8009f48:	687b      	ldr	r3, [r7, #4]
 8009f4a:	681b      	ldr	r3, [r3, #0]
 8009f4c:	4a10      	ldr	r2, [pc, #64]	@ (8009f90 <HAL_SAI_Init+0x4dc>)
 8009f4e:	4293      	cmp	r3, r2
 8009f50:	d004      	beq.n	8009f5c <HAL_SAI_Init+0x4a8>
 8009f52:	687b      	ldr	r3, [r7, #4]
 8009f54:	681b      	ldr	r3, [r3, #0]
 8009f56:	4a0f      	ldr	r2, [pc, #60]	@ (8009f94 <HAL_SAI_Init+0x4e0>)
 8009f58:	4293      	cmp	r3, r2
 8009f5a:	d107      	bne.n	8009f6c <HAL_SAI_Init+0x4b8>
         (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	685b      	ldr	r3, [r3, #4]
    if (((hsai->Instance != SAI1_Block_A) && (hsai->Instance != SAI4_Block_A)) ||
 8009f60:	2b01      	cmp	r3, #1
 8009f62:	d103      	bne.n	8009f6c <HAL_SAI_Init+0x4b8>
         (hsai->Init.Protocol != SAI_FREE_PROTOCOL))
 8009f64:	687b      	ldr	r3, [r7, #4]
 8009f66:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
         (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 8009f68:	2b00      	cmp	r3, #0
 8009f6a:	d001      	beq.n	8009f70 <HAL_SAI_Init+0x4bc>
    {
      return HAL_ERROR;
 8009f6c:	2301      	movs	r3, #1
 8009f6e:	e289      	b.n	800a484 <HAL_SAI_Init+0x9d0>
    }
#endif /* SAI4 */
  }

  /* Get the SAI base address according to the SAI handle */
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8009f70:	687b      	ldr	r3, [r7, #4]
 8009f72:	681b      	ldr	r3, [r3, #0]
 8009f74:	4a06      	ldr	r2, [pc, #24]	@ (8009f90 <HAL_SAI_Init+0x4dc>)
 8009f76:	4293      	cmp	r3, r2
 8009f78:	d004      	beq.n	8009f84 <HAL_SAI_Init+0x4d0>
 8009f7a:	687b      	ldr	r3, [r7, #4]
 8009f7c:	681b      	ldr	r3, [r3, #0]
 8009f7e:	4a06      	ldr	r2, [pc, #24]	@ (8009f98 <HAL_SAI_Init+0x4e4>)
 8009f80:	4293      	cmp	r3, r2
 8009f82:	d10d      	bne.n	8009fa0 <HAL_SAI_Init+0x4ec>
  {
    SaiBaseAddress = SAI1;
 8009f84:	4b05      	ldr	r3, [pc, #20]	@ (8009f9c <HAL_SAI_Init+0x4e8>)
 8009f86:	61bb      	str	r3, [r7, #24]
 8009f88:	e033      	b.n	8009ff2 <HAL_SAI_Init+0x53e>
 8009f8a:	bf00      	nop
 8009f8c:	0800df68 	.word	0x0800df68
 8009f90:	40015804 	.word	0x40015804
 8009f94:	58005404 	.word	0x58005404
 8009f98:	40015824 	.word	0x40015824
 8009f9c:	40015800 	.word	0x40015800
  }
#if defined(SAI2)
  else if ((hsai->Instance == SAI2_Block_A) || (hsai->Instance == SAI2_Block_B))
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	681b      	ldr	r3, [r3, #0]
 8009fa4:	4a88      	ldr	r2, [pc, #544]	@ (800a1c8 <HAL_SAI_Init+0x714>)
 8009fa6:	4293      	cmp	r3, r2
 8009fa8:	d004      	beq.n	8009fb4 <HAL_SAI_Init+0x500>
 8009faa:	687b      	ldr	r3, [r7, #4]
 8009fac:	681b      	ldr	r3, [r3, #0]
 8009fae:	4a87      	ldr	r2, [pc, #540]	@ (800a1cc <HAL_SAI_Init+0x718>)
 8009fb0:	4293      	cmp	r3, r2
 8009fb2:	d102      	bne.n	8009fba <HAL_SAI_Init+0x506>
  {
    SaiBaseAddress = SAI2;
 8009fb4:	4b86      	ldr	r3, [pc, #536]	@ (800a1d0 <HAL_SAI_Init+0x71c>)
 8009fb6:	61bb      	str	r3, [r7, #24]
 8009fb8:	e01b      	b.n	8009ff2 <HAL_SAI_Init+0x53e>
  }
#endif /* SAI2 */
#if defined(SAI3)
  else if ((hsai->Instance == SAI3_Block_A) || (hsai->Instance == SAI3_Block_B))
 8009fba:	687b      	ldr	r3, [r7, #4]
 8009fbc:	681b      	ldr	r3, [r3, #0]
 8009fbe:	4a85      	ldr	r2, [pc, #532]	@ (800a1d4 <HAL_SAI_Init+0x720>)
 8009fc0:	4293      	cmp	r3, r2
 8009fc2:	d004      	beq.n	8009fce <HAL_SAI_Init+0x51a>
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	681b      	ldr	r3, [r3, #0]
 8009fc8:	4a83      	ldr	r2, [pc, #524]	@ (800a1d8 <HAL_SAI_Init+0x724>)
 8009fca:	4293      	cmp	r3, r2
 8009fcc:	d102      	bne.n	8009fd4 <HAL_SAI_Init+0x520>
  {
    SaiBaseAddress = SAI3;
 8009fce:	4b83      	ldr	r3, [pc, #524]	@ (800a1dc <HAL_SAI_Init+0x728>)
 8009fd0:	61bb      	str	r3, [r7, #24]
 8009fd2:	e00e      	b.n	8009ff2 <HAL_SAI_Init+0x53e>
  }
#endif /* SAI3 */
#if defined(SAI4)
  else if ((hsai->Instance == SAI4_Block_A) || (hsai->Instance == SAI4_Block_B))
 8009fd4:	687b      	ldr	r3, [r7, #4]
 8009fd6:	681b      	ldr	r3, [r3, #0]
 8009fd8:	4a81      	ldr	r2, [pc, #516]	@ (800a1e0 <HAL_SAI_Init+0x72c>)
 8009fda:	4293      	cmp	r3, r2
 8009fdc:	d004      	beq.n	8009fe8 <HAL_SAI_Init+0x534>
 8009fde:	687b      	ldr	r3, [r7, #4]
 8009fe0:	681b      	ldr	r3, [r3, #0]
 8009fe2:	4a80      	ldr	r2, [pc, #512]	@ (800a1e4 <HAL_SAI_Init+0x730>)
 8009fe4:	4293      	cmp	r3, r2
 8009fe6:	d102      	bne.n	8009fee <HAL_SAI_Init+0x53a>
  {
    SaiBaseAddress = SAI4;
 8009fe8:	4b7f      	ldr	r3, [pc, #508]	@ (800a1e8 <HAL_SAI_Init+0x734>)
 8009fea:	61bb      	str	r3, [r7, #24]
 8009fec:	e001      	b.n	8009ff2 <HAL_SAI_Init+0x53e>
  }
#endif /* SAI4 */
  else
  {
    return HAL_ERROR;
 8009fee:	2301      	movs	r3, #1
 8009ff0:	e248      	b.n	800a484 <HAL_SAI_Init+0x9d0>
  }

  if (hsai->State == HAL_SAI_STATE_RESET)
 8009ff2:	687b      	ldr	r3, [r7, #4]
 8009ff4:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 8009ff8:	b2db      	uxtb	r3, r3
 8009ffa:	2b00      	cmp	r3, #0
 8009ffc:	d106      	bne.n	800a00c <HAL_SAI_Init+0x558>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 8009ffe:	687b      	ldr	r3, [r7, #4]
 800a000:	2200      	movs	r2, #0
 800a002:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 800a006:	6878      	ldr	r0, [r7, #4]
 800a008:	f7f7 fae4 	bl	80015d4 <HAL_SAI_MspInit>
#endif
  }

  /* Disable the selected SAI peripheral */
  if(SAI_Disable(hsai) != HAL_OK)
 800a00c:	6878      	ldr	r0, [r7, #4]
 800a00e:	f000 fa47 	bl	800a4a0 <SAI_Disable>
 800a012:	4603      	mov	r3, r0
 800a014:	2b00      	cmp	r3, #0
 800a016:	d001      	beq.n	800a01c <HAL_SAI_Init+0x568>
  {
    return HAL_ERROR;
 800a018:	2301      	movs	r3, #1
 800a01a:	e233      	b.n	800a484 <HAL_SAI_Init+0x9d0>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	2202      	movs	r2, #2
 800a020:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
  switch (hsai->Init.SynchroExt)
 800a024:	687b      	ldr	r3, [r7, #4]
 800a026:	68db      	ldr	r3, [r3, #12]
 800a028:	2b02      	cmp	r3, #2
 800a02a:	d00c      	beq.n	800a046 <HAL_SAI_Init+0x592>
 800a02c:	2b02      	cmp	r3, #2
 800a02e:	d80d      	bhi.n	800a04c <HAL_SAI_Init+0x598>
 800a030:	2b00      	cmp	r3, #0
 800a032:	d002      	beq.n	800a03a <HAL_SAI_Init+0x586>
 800a034:	2b01      	cmp	r3, #1
 800a036:	d003      	beq.n	800a040 <HAL_SAI_Init+0x58c>
 800a038:	e008      	b.n	800a04c <HAL_SAI_Init+0x598>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0;
 800a03a:	2300      	movs	r3, #0
 800a03c:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 800a03e:	e008      	b.n	800a052 <HAL_SAI_Init+0x59e>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 800a040:	2310      	movs	r3, #16
 800a042:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 800a044:	e005      	b.n	800a052 <HAL_SAI_Init+0x59e>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 800a046:	2320      	movs	r3, #32
 800a048:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 800a04a:	e002      	b.n	800a052 <HAL_SAI_Init+0x59e>
    default:
      tmpregisterGCR = 0;
 800a04c:	2300      	movs	r3, #0
 800a04e:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 800a050:	bf00      	nop
  }

  switch (hsai->Init.Synchro)
 800a052:	687b      	ldr	r3, [r7, #4]
 800a054:	689b      	ldr	r3, [r3, #8]
 800a056:	2b05      	cmp	r3, #5
 800a058:	d831      	bhi.n	800a0be <HAL_SAI_Init+0x60a>
 800a05a:	a201      	add	r2, pc, #4	@ (adr r2, 800a060 <HAL_SAI_Init+0x5ac>)
 800a05c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a060:	0800a079 	.word	0x0800a079
 800a064:	0800a07f 	.word	0x0800a07f
 800a068:	0800a087 	.word	0x0800a087
 800a06c:	0800a08f 	.word	0x0800a08f
 800a070:	0800a09f 	.word	0x0800a09f
 800a074:	0800a0af 	.word	0x0800a0af
  {
    case SAI_ASYNCHRONOUS :
      syncen_bits = 0;
 800a078:	2300      	movs	r3, #0
 800a07a:	61fb      	str	r3, [r7, #28]
      break;
 800a07c:	e022      	b.n	800a0c4 <HAL_SAI_Init+0x610>
    case SAI_SYNCHRONOUS :
      syncen_bits = SAI_xCR1_SYNCEN_0;
 800a07e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a082:	61fb      	str	r3, [r7, #28]
      break;
 800a084:	e01e      	b.n	800a0c4 <HAL_SAI_Init+0x610>
    case SAI_SYNCHRONOUS_EXT_SAI1 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800a086:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800a08a:	61fb      	str	r3, [r7, #28]
      break;
 800a08c:	e01a      	b.n	800a0c4 <HAL_SAI_Init+0x610>
#if defined(SAI2)
    case SAI_SYNCHRONOUS_EXT_SAI2 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800a08e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800a092:	61fb      	str	r3, [r7, #28]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 800a094:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a096:	f043 0301 	orr.w	r3, r3, #1
 800a09a:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 800a09c:	e012      	b.n	800a0c4 <HAL_SAI_Init+0x610>
#endif /* SAI2 */
#if defined(SAI3)
    case SAI_SYNCHRONOUS_EXT_SAI3 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800a09e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800a0a2:	61fb      	str	r3, [r7, #28]
      tmpregisterGCR |= SAI_GCR_SYNCIN_1;
 800a0a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a0a6:	f043 0302 	orr.w	r3, r3, #2
 800a0aa:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 800a0ac:	e00a      	b.n	800a0c4 <HAL_SAI_Init+0x610>
#endif /* SAI3 */
#if defined(SAI4)
    case SAI_SYNCHRONOUS_EXT_SAI4 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800a0ae:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800a0b2:	61fb      	str	r3, [r7, #28]
      tmpregisterGCR |= (SAI_GCR_SYNCIN_1 | SAI_GCR_SYNCIN_0);
 800a0b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a0b6:	f043 0303 	orr.w	r3, r3, #3
 800a0ba:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 800a0bc:	e002      	b.n	800a0c4 <HAL_SAI_Init+0x610>
#endif /* SAI4 */
    default:
      syncen_bits = 0;
 800a0be:	2300      	movs	r3, #0
 800a0c0:	61fb      	str	r3, [r7, #28]
      break;
 800a0c2:	bf00      	nop
  }

  /* Set the SAI Block Synchro Configuration */
  SaiBaseAddress->GCR = tmpregisterGCR;
 800a0c4:	69bb      	ldr	r3, [r7, #24]
 800a0c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a0c8:	601a      	str	r2, [r3, #0]

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 800a0ca:	687b      	ldr	r3, [r7, #4]
 800a0cc:	6a1b      	ldr	r3, [r3, #32]
 800a0ce:	2b00      	cmp	r3, #0
 800a0d0:	f000 80c2 	beq.w	800a258 <HAL_SAI_Init+0x7a4>
  {
    uint32_t freq = 0;
 800a0d4:	2300      	movs	r3, #0
 800a0d6:	617b      	str	r3, [r7, #20]
    uint32_t tmpval;

    /* In this case, the MCKDIV value is calculated to get AudioFrequency */
    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 800a0d8:	687b      	ldr	r3, [r7, #4]
 800a0da:	681b      	ldr	r3, [r3, #0]
 800a0dc:	4a43      	ldr	r2, [pc, #268]	@ (800a1ec <HAL_SAI_Init+0x738>)
 800a0de:	4293      	cmp	r3, r2
 800a0e0:	d004      	beq.n	800a0ec <HAL_SAI_Init+0x638>
 800a0e2:	687b      	ldr	r3, [r7, #4]
 800a0e4:	681b      	ldr	r3, [r3, #0]
 800a0e6:	4a42      	ldr	r2, [pc, #264]	@ (800a1f0 <HAL_SAI_Init+0x73c>)
 800a0e8:	4293      	cmp	r3, r2
 800a0ea:	d106      	bne.n	800a0fa <HAL_SAI_Init+0x646>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 800a0ec:	f44f 7080 	mov.w	r0, #256	@ 0x100
 800a0f0:	f04f 0100 	mov.w	r1, #0
 800a0f4:	f7fe f906 	bl	8008304 <HAL_RCCEx_GetPeriphCLKFreq>
 800a0f8:	6178      	str	r0, [r7, #20]
    }

#if defined(SAI2)
#if defined(RCC_PERIPHCLK_SAI2)
    if ((hsai->Instance == SAI2_Block_A) || (hsai->Instance == SAI2_Block_B))
 800a0fa:	687b      	ldr	r3, [r7, #4]
 800a0fc:	681b      	ldr	r3, [r3, #0]
 800a0fe:	4a32      	ldr	r2, [pc, #200]	@ (800a1c8 <HAL_SAI_Init+0x714>)
 800a100:	4293      	cmp	r3, r2
 800a102:	d004      	beq.n	800a10e <HAL_SAI_Init+0x65a>
 800a104:	687b      	ldr	r3, [r7, #4]
 800a106:	681b      	ldr	r3, [r3, #0]
 800a108:	4a30      	ldr	r2, [pc, #192]	@ (800a1cc <HAL_SAI_Init+0x718>)
 800a10a:	4293      	cmp	r3, r2
 800a10c:	d106      	bne.n	800a11c <HAL_SAI_Init+0x668>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 800a10e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800a112:	f04f 0100 	mov.w	r1, #0
 800a116:	f7fe f8f5 	bl	8008304 <HAL_RCCEx_GetPeriphCLKFreq>
 800a11a:	6178      	str	r0, [r7, #20]
    }
#endif /* RCC_PERIPHCLK_SAI2 */
#endif /* SAI2 */

#if defined(SAI3)
    if ((hsai->Instance == SAI3_Block_A) || (hsai->Instance == SAI3_Block_B))
 800a11c:	687b      	ldr	r3, [r7, #4]
 800a11e:	681b      	ldr	r3, [r3, #0]
 800a120:	4a2c      	ldr	r2, [pc, #176]	@ (800a1d4 <HAL_SAI_Init+0x720>)
 800a122:	4293      	cmp	r3, r2
 800a124:	d004      	beq.n	800a130 <HAL_SAI_Init+0x67c>
 800a126:	687b      	ldr	r3, [r7, #4]
 800a128:	681b      	ldr	r3, [r3, #0]
 800a12a:	4a2b      	ldr	r2, [pc, #172]	@ (800a1d8 <HAL_SAI_Init+0x724>)
 800a12c:	4293      	cmp	r3, r2
 800a12e:	d106      	bne.n	800a13e <HAL_SAI_Init+0x68a>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI3);
 800a130:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800a134:	f04f 0100 	mov.w	r1, #0
 800a138:	f7fe f8e4 	bl	8008304 <HAL_RCCEx_GetPeriphCLKFreq>
 800a13c:	6178      	str	r0, [r7, #20]
    }
#endif /* SAI3 */
#if defined(SAI4)
    if (hsai->Instance == SAI4_Block_A)
 800a13e:	687b      	ldr	r3, [r7, #4]
 800a140:	681b      	ldr	r3, [r3, #0]
 800a142:	4a27      	ldr	r2, [pc, #156]	@ (800a1e0 <HAL_SAI_Init+0x72c>)
 800a144:	4293      	cmp	r3, r2
 800a146:	d106      	bne.n	800a156 <HAL_SAI_Init+0x6a2>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI4A);
 800a148:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 800a14c:	f04f 0100 	mov.w	r1, #0
 800a150:	f7fe f8d8 	bl	8008304 <HAL_RCCEx_GetPeriphCLKFreq>
 800a154:	6178      	str	r0, [r7, #20]
    }
    if (hsai->Instance == SAI4_Block_B)
 800a156:	687b      	ldr	r3, [r7, #4]
 800a158:	681b      	ldr	r3, [r3, #0]
 800a15a:	4a22      	ldr	r2, [pc, #136]	@ (800a1e4 <HAL_SAI_Init+0x730>)
 800a15c:	4293      	cmp	r3, r2
 800a15e:	d106      	bne.n	800a16e <HAL_SAI_Init+0x6ba>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI4B);
 800a160:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 800a164:	f04f 0100 	mov.w	r1, #0
 800a168:	f7fe f8cc 	bl	8008304 <HAL_RCCEx_GetPeriphCLKFreq>
 800a16c:	6178      	str	r0, [r7, #20]
    /* Configure Master Clock Divider using the following formula :
       - If NODIV = 1 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (FRL + 1))
       - If NODIV = 0 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (OSR + 1) * 256) */
    if (hsai->Init.NoDivider == SAI_MASTERDIVIDER_DISABLE)
 800a16e:	687b      	ldr	r3, [r7, #4]
 800a170:	699b      	ldr	r3, [r3, #24]
 800a172:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800a176:	d120      	bne.n	800a1ba <HAL_SAI_Init+0x706>
    {
      /* NODIV = 1 */
      uint32_t tmpframelength;

      if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 800a178:	687b      	ldr	r3, [r7, #4]
 800a17a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a17c:	2b04      	cmp	r3, #4
 800a17e:	d102      	bne.n	800a186 <HAL_SAI_Init+0x6d2>
      {
        /* For SPDIF protocol, frame length is set by hardware to 64 */
        tmpframelength = SAI_SPDIF_FRAME_LENGTH;
 800a180:	2340      	movs	r3, #64	@ 0x40
 800a182:	60fb      	str	r3, [r7, #12]
 800a184:	e00a      	b.n	800a19c <HAL_SAI_Init+0x6e8>
      }
      else if (hsai->Init.Protocol == SAI_AC97_PROTOCOL)
 800a186:	687b      	ldr	r3, [r7, #4]
 800a188:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a18a:	2b08      	cmp	r3, #8
 800a18c:	d103      	bne.n	800a196 <HAL_SAI_Init+0x6e2>
      {
        /* For AC97 protocol, frame length is set by hardware to 256 */
        tmpframelength = SAI_AC97_FRAME_LENGTH;
 800a18e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800a192:	60fb      	str	r3, [r7, #12]
 800a194:	e002      	b.n	800a19c <HAL_SAI_Init+0x6e8>
      }
      else
      {
        /* For free protocol, frame length is set by user */
        tmpframelength = hsai->FrameInit.FrameLength;
 800a196:	687b      	ldr	r3, [r7, #4]
 800a198:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a19a:	60fb      	str	r3, [r7, #12]
      }

      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmpframelength);
 800a19c:	697a      	ldr	r2, [r7, #20]
 800a19e:	4613      	mov	r3, r2
 800a1a0:	009b      	lsls	r3, r3, #2
 800a1a2:	4413      	add	r3, r2
 800a1a4:	005b      	lsls	r3, r3, #1
 800a1a6:	4619      	mov	r1, r3
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	6a1b      	ldr	r3, [r3, #32]
 800a1ac:	68fa      	ldr	r2, [r7, #12]
 800a1ae:	fb02 f303 	mul.w	r3, r2, r3
 800a1b2:	fbb1 f3f3 	udiv	r3, r1, r3
 800a1b6:	613b      	str	r3, [r7, #16]
 800a1b8:	e02d      	b.n	800a216 <HAL_SAI_Init+0x762>
    }
    else
    {
      /* NODIV = 0 */
      uint32_t tmposr;
      tmposr = (hsai->Init.MckOverSampling == SAI_MCK_OVERSAMPLING_ENABLE) ? 2U : 1U;
 800a1ba:	687b      	ldr	r3, [r7, #4]
 800a1bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a1be:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800a1c2:	d117      	bne.n	800a1f4 <HAL_SAI_Init+0x740>
 800a1c4:	2302      	movs	r3, #2
 800a1c6:	e016      	b.n	800a1f6 <HAL_SAI_Init+0x742>
 800a1c8:	40015c04 	.word	0x40015c04
 800a1cc:	40015c24 	.word	0x40015c24
 800a1d0:	40015c00 	.word	0x40015c00
 800a1d4:	40016004 	.word	0x40016004
 800a1d8:	40016024 	.word	0x40016024
 800a1dc:	40016000 	.word	0x40016000
 800a1e0:	58005404 	.word	0x58005404
 800a1e4:	58005424 	.word	0x58005424
 800a1e8:	58005400 	.word	0x58005400
 800a1ec:	40015804 	.word	0x40015804
 800a1f0:	40015824 	.word	0x40015824
 800a1f4:	2301      	movs	r3, #1
 800a1f6:	60bb      	str	r3, [r7, #8]
      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmposr * 256U);
 800a1f8:	697a      	ldr	r2, [r7, #20]
 800a1fa:	4613      	mov	r3, r2
 800a1fc:	009b      	lsls	r3, r3, #2
 800a1fe:	4413      	add	r3, r2
 800a200:	005b      	lsls	r3, r3, #1
 800a202:	4619      	mov	r1, r3
 800a204:	687b      	ldr	r3, [r7, #4]
 800a206:	6a1b      	ldr	r3, [r3, #32]
 800a208:	68ba      	ldr	r2, [r7, #8]
 800a20a:	fb02 f303 	mul.w	r3, r2, r3
 800a20e:	021b      	lsls	r3, r3, #8
 800a210:	fbb1 f3f3 	udiv	r3, r1, r3
 800a214:	613b      	str	r3, [r7, #16]
    }
    hsai->Init.Mckdiv = tmpval / 10U;
 800a216:	693b      	ldr	r3, [r7, #16]
 800a218:	4a3d      	ldr	r2, [pc, #244]	@ (800a310 <HAL_SAI_Init+0x85c>)
 800a21a:	fba2 2303 	umull	r2, r3, r2, r3
 800a21e:	08da      	lsrs	r2, r3, #3
 800a220:	687b      	ldr	r3, [r7, #4]
 800a222:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Round result to the nearest integer */
    if ((tmpval % 10U) > 8U)
 800a224:	6939      	ldr	r1, [r7, #16]
 800a226:	4b3a      	ldr	r3, [pc, #232]	@ (800a310 <HAL_SAI_Init+0x85c>)
 800a228:	fba3 2301 	umull	r2, r3, r3, r1
 800a22c:	08da      	lsrs	r2, r3, #3
 800a22e:	4613      	mov	r3, r2
 800a230:	009b      	lsls	r3, r3, #2
 800a232:	4413      	add	r3, r2
 800a234:	005b      	lsls	r3, r3, #1
 800a236:	1aca      	subs	r2, r1, r3
 800a238:	2a08      	cmp	r2, #8
 800a23a:	d904      	bls.n	800a246 <HAL_SAI_Init+0x792>
    {
      hsai->Init.Mckdiv += 1U;
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a240:	1c5a      	adds	r2, r3, #1
 800a242:	687b      	ldr	r3, [r7, #4]
 800a244:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 800a246:	687b      	ldr	r3, [r7, #4]
 800a248:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a24a:	2b04      	cmp	r3, #4
 800a24c:	d104      	bne.n	800a258 <HAL_SAI_Init+0x7a4>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 800a24e:	687b      	ldr	r3, [r7, #4]
 800a250:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a252:	085a      	lsrs	r2, r3, #1
 800a254:	687b      	ldr	r3, [r7, #4]
 800a256:	625a      	str	r2, [r3, #36]	@ 0x24
    }
  }

  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));
 800a258:	687b      	ldr	r3, [r7, #4]
 800a25a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a25c:	2b3f      	cmp	r3, #63	@ 0x3f
 800a25e:	d904      	bls.n	800a26a <HAL_SAI_Init+0x7b6>
 800a260:	f240 2199 	movw	r1, #665	@ 0x299
 800a264:	482b      	ldr	r0, [pc, #172]	@ (800a314 <HAL_SAI_Init+0x860>)
 800a266:	f7f6 fee7 	bl	8001038 <assert_failed>

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800a26a:	687b      	ldr	r3, [r7, #4]
 800a26c:	685b      	ldr	r3, [r3, #4]
 800a26e:	2b00      	cmp	r3, #0
 800a270:	d003      	beq.n	800a27a <HAL_SAI_Init+0x7c6>
 800a272:	687b      	ldr	r3, [r7, #4]
 800a274:	685b      	ldr	r3, [r3, #4]
 800a276:	2b02      	cmp	r3, #2
 800a278:	d109      	bne.n	800a28e <HAL_SAI_Init+0x7da>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 800a27a:	687b      	ldr	r3, [r7, #4]
 800a27c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a27e:	2b01      	cmp	r3, #1
 800a280:	d101      	bne.n	800a286 <HAL_SAI_Init+0x7d2>
 800a282:	2300      	movs	r3, #0
 800a284:	e001      	b.n	800a28a <HAL_SAI_Init+0x7d6>
 800a286:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a28a:	623b      	str	r3, [r7, #32]
 800a28c:	e008      	b.n	800a2a0 <HAL_SAI_Init+0x7ec>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 800a28e:	687b      	ldr	r3, [r7, #4]
 800a290:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a292:	2b01      	cmp	r3, #1
 800a294:	d102      	bne.n	800a29c <HAL_SAI_Init+0x7e8>
 800a296:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a29a:	e000      	b.n	800a29e <HAL_SAI_Init+0x7ea>
 800a29c:	2300      	movs	r3, #0
 800a29e:	623b      	str	r3, [r7, #32]

  /* SAI Block Configuration -------------------------------------------------*/
  /* SAI CR1 Configuration */
#if defined(SAI_VER_V2_X) /* SAI Peripheral version depends on STM32H7 device revision ID */

  if (HAL_GetREVID() >= REV_ID_B) /* STM32H7xx Rev.B and above */
 800a2a0:	f7f7 fc1c 	bl	8001adc <HAL_GetREVID>
 800a2a4:	4603      	mov	r3, r0
 800a2a6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a2aa:	d337      	bcc.n	800a31c <HAL_SAI_Init+0x868>
  {
    hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	681b      	ldr	r3, [r3, #0]
 800a2b0:	6819      	ldr	r1, [r3, #0]
 800a2b2:	687b      	ldr	r3, [r7, #4]
 800a2b4:	681a      	ldr	r2, [r3, #0]
 800a2b6:	4b18      	ldr	r3, [pc, #96]	@ (800a318 <HAL_SAI_Init+0x864>)
 800a2b8:	400b      	ands	r3, r1
 800a2ba:	6013      	str	r3, [r2, #0]
                             SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                             SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                             SAI_xCR1_NODIV | SAI_xCR1_MCKDIV | SAI_xCR1_OSR |     \
                             SAI_xCR1_MCKEN);

    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800a2bc:	687b      	ldr	r3, [r7, #4]
 800a2be:	681b      	ldr	r3, [r3, #0]
 800a2c0:	6819      	ldr	r1, [r3, #0]
 800a2c2:	687b      	ldr	r3, [r7, #4]
 800a2c4:	685a      	ldr	r2, [r3, #4]
 800a2c6:	687b      	ldr	r3, [r7, #4]
 800a2c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a2ca:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800a2cc:	687b      	ldr	r3, [r7, #4]
 800a2ce:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800a2d0:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800a2d2:	687b      	ldr	r3, [r7, #4]
 800a2d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a2d6:	431a      	orrs	r2, r3
 800a2d8:	6a3b      	ldr	r3, [r7, #32]
 800a2da:	431a      	orrs	r2, r3
                            ckstr_bits | syncen_bits |                             \
 800a2dc:	69fb      	ldr	r3, [r7, #28]
 800a2de:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
                            ckstr_bits | syncen_bits |                             \
 800a2e4:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800a2e6:	687b      	ldr	r3, [r7, #4]
 800a2e8:	695b      	ldr	r3, [r3, #20]
 800a2ea:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 800a2ec:	687b      	ldr	r3, [r7, #4]
 800a2ee:	699b      	ldr	r3, [r3, #24]
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800a2f0:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 800a2f2:	687b      	ldr	r3, [r7, #4]
 800a2f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a2f6:	051b      	lsls	r3, r3, #20
 800a2f8:	431a      	orrs	r2, r3
                            hsai->Init.MckOverSampling | hsai->Init.MckOutput);
 800a2fa:	687b      	ldr	r3, [r7, #4]
 800a2fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 800a2fe:	431a      	orrs	r2, r3
                            hsai->Init.MckOverSampling | hsai->Init.MckOutput);
 800a300:	687b      	ldr	r3, [r7, #4]
 800a302:	691b      	ldr	r3, [r3, #16]
 800a304:	431a      	orrs	r2, r3
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800a306:	687b      	ldr	r3, [r7, #4]
 800a308:	681b      	ldr	r3, [r3, #0]
 800a30a:	430a      	orrs	r2, r1
 800a30c:	601a      	str	r2, [r3, #0]
 800a30e:	e033      	b.n	800a378 <HAL_SAI_Init+0x8c4>
 800a310:	cccccccd 	.word	0xcccccccd
 800a314:	0800df68 	.word	0x0800df68
 800a318:	f005c010 	.word	0xf005c010
  }
  else /* STM32H7xx Rev.Y */
  {
    hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 800a31c:	687b      	ldr	r3, [r7, #4]
 800a31e:	681b      	ldr	r3, [r3, #0]
 800a320:	6819      	ldr	r1, [r3, #0]
 800a322:	687b      	ldr	r3, [r7, #4]
 800a324:	681a      	ldr	r2, [r3, #0]
 800a326:	4b59      	ldr	r3, [pc, #356]	@ (800a48c <HAL_SAI_Init+0x9d8>)
 800a328:	400b      	ands	r3, r1
 800a32a:	6013      	str	r3, [r2, #0]
                             SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                             SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                             SAI_xCR1_NODIV | SAI_xCR1_MCKDIV | SAI_xCR1_OSR);

    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800a32c:	687b      	ldr	r3, [r7, #4]
 800a32e:	681b      	ldr	r3, [r3, #0]
 800a330:	6819      	ldr	r1, [r3, #0]
 800a332:	687b      	ldr	r3, [r7, #4]
 800a334:	685a      	ldr	r2, [r3, #4]
 800a336:	687b      	ldr	r3, [r7, #4]
 800a338:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a33a:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800a33c:	687b      	ldr	r3, [r7, #4]
 800a33e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800a340:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800a342:	687b      	ldr	r3, [r7, #4]
 800a344:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a346:	431a      	orrs	r2, r3
 800a348:	6a3b      	ldr	r3, [r7, #32]
 800a34a:	431a      	orrs	r2, r3
                            ckstr_bits | syncen_bits |                             \
 800a34c:	69fb      	ldr	r3, [r7, #28]
 800a34e:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800a350:	687b      	ldr	r3, [r7, #4]
 800a352:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
                            ckstr_bits | syncen_bits |                             \
 800a354:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800a356:	687b      	ldr	r3, [r7, #4]
 800a358:	695b      	ldr	r3, [r3, #20]
 800a35a:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 800a35c:	687b      	ldr	r3, [r7, #4]
 800a35e:	699b      	ldr	r3, [r3, #24]
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800a360:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 800a362:	687b      	ldr	r3, [r7, #4]
 800a364:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a366:	051b      	lsls	r3, r3, #20
 800a368:	431a      	orrs	r2, r3
                            hsai->Init.MckOverSampling);
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 800a36e:	431a      	orrs	r2, r3
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800a370:	687b      	ldr	r3, [r7, #4]
 800a372:	681b      	ldr	r3, [r3, #0]
 800a374:	430a      	orrs	r2, r1
 800a376:	601a      	str	r2, [r3, #0]
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
                          hsai->Init.MckOverSampling | hsai->Init.MckOutput);
#endif /* SAI_VER_V2_X */

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 800a378:	687b      	ldr	r3, [r7, #4]
 800a37a:	681b      	ldr	r3, [r3, #0]
 800a37c:	6859      	ldr	r1, [r3, #4]
 800a37e:	687b      	ldr	r3, [r7, #4]
 800a380:	681a      	ldr	r2, [r3, #0]
 800a382:	4b43      	ldr	r3, [pc, #268]	@ (800a490 <HAL_SAI_Init+0x9dc>)
 800a384:	400b      	ands	r3, r1
 800a386:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 800a388:	687b      	ldr	r3, [r7, #4]
 800a38a:	681b      	ldr	r3, [r3, #0]
 800a38c:	6859      	ldr	r1, [r3, #4]
 800a38e:	687b      	ldr	r3, [r7, #4]
 800a390:	69da      	ldr	r2, [r3, #28]
 800a392:	687b      	ldr	r3, [r7, #4]
 800a394:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a396:	431a      	orrs	r2, r3
 800a398:	687b      	ldr	r3, [r7, #4]
 800a39a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a39c:	431a      	orrs	r2, r3
 800a39e:	687b      	ldr	r3, [r7, #4]
 800a3a0:	681b      	ldr	r3, [r3, #0]
 800a3a2:	430a      	orrs	r2, r1
 800a3a4:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 800a3a6:	687b      	ldr	r3, [r7, #4]
 800a3a8:	681b      	ldr	r3, [r3, #0]
 800a3aa:	6899      	ldr	r1, [r3, #8]
 800a3ac:	687b      	ldr	r3, [r7, #4]
 800a3ae:	681a      	ldr	r2, [r3, #0]
 800a3b0:	4b38      	ldr	r3, [pc, #224]	@ (800a494 <HAL_SAI_Init+0x9e0>)
 800a3b2:	400b      	ands	r3, r1
 800a3b4:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 800a3b6:	687b      	ldr	r3, [r7, #4]
 800a3b8:	681b      	ldr	r3, [r3, #0]
 800a3ba:	6899      	ldr	r1, [r3, #8]
 800a3bc:	687b      	ldr	r3, [r7, #4]
 800a3be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a3c0:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 800a3c2:	687b      	ldr	r3, [r7, #4]
 800a3c4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 800a3c6:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 800a3c8:	687b      	ldr	r3, [r7, #4]
 800a3ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
                           hsai->FrameInit.FSOffset |
 800a3cc:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 800a3ce:	687b      	ldr	r3, [r7, #4]
 800a3d0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
                           hsai->FrameInit.FSDefinition |
 800a3d2:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
 800a3d4:	687b      	ldr	r3, [r7, #4]
 800a3d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a3d8:	3b01      	subs	r3, #1
 800a3da:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 800a3dc:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 800a3de:	687b      	ldr	r3, [r7, #4]
 800a3e0:	681b      	ldr	r3, [r3, #0]
 800a3e2:	430a      	orrs	r2, r1
 800a3e4:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
 800a3e6:	687b      	ldr	r3, [r7, #4]
 800a3e8:	681b      	ldr	r3, [r3, #0]
 800a3ea:	68d9      	ldr	r1, [r3, #12]
 800a3ec:	687b      	ldr	r3, [r7, #4]
 800a3ee:	681a      	ldr	r2, [r3, #0]
 800a3f0:	f24f 0320 	movw	r3, #61472	@ 0xf020
 800a3f4:	400b      	ands	r3, r1
 800a3f6:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 800a3f8:	687b      	ldr	r3, [r7, #4]
 800a3fa:	681b      	ldr	r3, [r3, #0]
 800a3fc:	68d9      	ldr	r1, [r3, #12]
 800a3fe:	687b      	ldr	r3, [r7, #4]
 800a400:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 800a402:	687b      	ldr	r3, [r7, #4]
 800a404:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a406:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a40c:	041b      	lsls	r3, r3, #16
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 800a40e:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 800a410:	687b      	ldr	r3, [r7, #4]
 800a412:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a414:	3b01      	subs	r3, #1
 800a416:	021b      	lsls	r3, r3, #8
 800a418:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 800a41a:	687b      	ldr	r3, [r7, #4]
 800a41c:	681b      	ldr	r3, [r3, #0]
 800a41e:	430a      	orrs	r2, r1
 800a420:	60da      	str	r2, [r3, #12]

  /* SAI PDM Configuration ---------------------------------------------------*/
#if defined(SAI4)
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI4_Block_A))
 800a422:	687b      	ldr	r3, [r7, #4]
 800a424:	681b      	ldr	r3, [r3, #0]
 800a426:	4a1c      	ldr	r2, [pc, #112]	@ (800a498 <HAL_SAI_Init+0x9e4>)
 800a428:	4293      	cmp	r3, r2
 800a42a:	d004      	beq.n	800a436 <HAL_SAI_Init+0x982>
 800a42c:	687b      	ldr	r3, [r7, #4]
 800a42e:	681b      	ldr	r3, [r3, #0]
 800a430:	4a1a      	ldr	r2, [pc, #104]	@ (800a49c <HAL_SAI_Init+0x9e8>)
 800a432:	4293      	cmp	r3, r2
 800a434:	d119      	bne.n	800a46a <HAL_SAI_Init+0x9b6>
#else
  if (hsai->Instance == SAI1_Block_A)
#endif /* SAI4 */
  {
    /* Disable PDM interface */
    SaiBaseAddress->PDMCR &= ~(SAI_PDMCR_PDMEN);
 800a436:	69bb      	ldr	r3, [r7, #24]
 800a438:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a43a:	f023 0201 	bic.w	r2, r3, #1
 800a43e:	69bb      	ldr	r3, [r7, #24]
 800a440:	645a      	str	r2, [r3, #68]	@ 0x44
    if (hsai->Init.PdmInit.Activation == ENABLE)
 800a442:	687b      	ldr	r3, [r7, #4]
 800a444:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800a448:	2b01      	cmp	r3, #1
 800a44a:	d10e      	bne.n	800a46a <HAL_SAI_Init+0x9b6>
    {
      /* Configure and enable PDM interface */
      SaiBaseAddress->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 800a44c:	687b      	ldr	r3, [r7, #4]
 800a44e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
                               ((hsai->Init.PdmInit.MicPairsNbr - 1U) << SAI_PDMCR_MICNBR_Pos));
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a454:	3b01      	subs	r3, #1
 800a456:	011b      	lsls	r3, r3, #4
      SaiBaseAddress->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 800a458:	431a      	orrs	r2, r3
 800a45a:	69bb      	ldr	r3, [r7, #24]
 800a45c:	645a      	str	r2, [r3, #68]	@ 0x44
      SaiBaseAddress->PDMCR |= SAI_PDMCR_PDMEN;
 800a45e:	69bb      	ldr	r3, [r7, #24]
 800a460:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a462:	f043 0201 	orr.w	r2, r3, #1
 800a466:	69bb      	ldr	r3, [r7, #24]
 800a468:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 800a46a:	687b      	ldr	r3, [r7, #4]
 800a46c:	2200      	movs	r2, #0
 800a46e:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 800a472:	687b      	ldr	r3, [r7, #4]
 800a474:	2201      	movs	r2, #1
 800a476:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 800a47a:	687b      	ldr	r3, [r7, #4]
 800a47c:	2200      	movs	r2, #0
 800a47e:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

  return HAL_OK;
 800a482:	2300      	movs	r3, #0
}
 800a484:	4618      	mov	r0, r3
 800a486:	3728      	adds	r7, #40	@ 0x28
 800a488:	46bd      	mov	sp, r7
 800a48a:	bd80      	pop	{r7, pc}
 800a48c:	f805c010 	.word	0xf805c010
 800a490:	ffff1ff0 	.word	0xffff1ff0
 800a494:	fff88000 	.word	0xfff88000
 800a498:	40015804 	.word	0x40015804
 800a49c:	58005404 	.word	0x58005404

0800a4a0 <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 800a4a0:	b480      	push	{r7}
 800a4a2:	b085      	sub	sp, #20
 800a4a4:	af00      	add	r7, sp, #0
 800a4a6:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 800a4a8:	4b18      	ldr	r3, [pc, #96]	@ (800a50c <SAI_Disable+0x6c>)
 800a4aa:	681b      	ldr	r3, [r3, #0]
 800a4ac:	4a18      	ldr	r2, [pc, #96]	@ (800a510 <SAI_Disable+0x70>)
 800a4ae:	fba2 2303 	umull	r2, r3, r2, r3
 800a4b2:	0b1b      	lsrs	r3, r3, #12
 800a4b4:	009b      	lsls	r3, r3, #2
 800a4b6:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 800a4b8:	2300      	movs	r3, #0
 800a4ba:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 800a4bc:	687b      	ldr	r3, [r7, #4]
 800a4be:	681b      	ldr	r3, [r3, #0]
 800a4c0:	681a      	ldr	r2, [r3, #0]
 800a4c2:	687b      	ldr	r3, [r7, #4]
 800a4c4:	681b      	ldr	r3, [r3, #0]
 800a4c6:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800a4ca:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count == 0U)
 800a4cc:	68fb      	ldr	r3, [r7, #12]
 800a4ce:	2b00      	cmp	r3, #0
 800a4d0:	d10a      	bne.n	800a4e8 <SAI_Disable+0x48>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 800a4d2:	687b      	ldr	r3, [r7, #4]
 800a4d4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a4d8:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
      status = HAL_TIMEOUT;
 800a4e2:	2303      	movs	r3, #3
 800a4e4:	72fb      	strb	r3, [r7, #11]
      break;
 800a4e6:	e009      	b.n	800a4fc <SAI_Disable+0x5c>
    }
    count--;
 800a4e8:	68fb      	ldr	r3, [r7, #12]
 800a4ea:	3b01      	subs	r3, #1
 800a4ec:	60fb      	str	r3, [r7, #12]
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 800a4ee:	687b      	ldr	r3, [r7, #4]
 800a4f0:	681b      	ldr	r3, [r3, #0]
 800a4f2:	681b      	ldr	r3, [r3, #0]
 800a4f4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800a4f8:	2b00      	cmp	r3, #0
 800a4fa:	d1e7      	bne.n	800a4cc <SAI_Disable+0x2c>

  return status;
 800a4fc:	7afb      	ldrb	r3, [r7, #11]
}
 800a4fe:	4618      	mov	r0, r3
 800a500:	3714      	adds	r7, #20
 800a502:	46bd      	mov	sp, r7
 800a504:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a508:	4770      	bx	lr
 800a50a:	bf00      	nop
 800a50c:	24000000 	.word	0x24000000
 800a510:	95cbec1b 	.word	0x95cbec1b

0800a514 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800a514:	b580      	push	{r7, lr}
 800a516:	b084      	sub	sp, #16
 800a518:	af00      	add	r7, sp, #0
 800a51a:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800a51c:	687b      	ldr	r3, [r7, #4]
 800a51e:	2b00      	cmp	r3, #0
 800a520:	d101      	bne.n	800a526 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800a522:	2301      	movs	r3, #1
 800a524:	e2c2      	b.n	800aaac <HAL_SPI_Init+0x598>
  }

  /* Check the parameters */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
 800a526:	687b      	ldr	r3, [r7, #4]
 800a528:	681b      	ldr	r3, [r3, #0]
 800a52a:	4a62      	ldr	r2, [pc, #392]	@ (800a6b4 <HAL_SPI_Init+0x1a0>)
 800a52c:	4293      	cmp	r3, r2
 800a52e:	d01c      	beq.n	800a56a <HAL_SPI_Init+0x56>
 800a530:	687b      	ldr	r3, [r7, #4]
 800a532:	681b      	ldr	r3, [r3, #0]
 800a534:	4a60      	ldr	r2, [pc, #384]	@ (800a6b8 <HAL_SPI_Init+0x1a4>)
 800a536:	4293      	cmp	r3, r2
 800a538:	d017      	beq.n	800a56a <HAL_SPI_Init+0x56>
 800a53a:	687b      	ldr	r3, [r7, #4]
 800a53c:	681b      	ldr	r3, [r3, #0]
 800a53e:	4a5f      	ldr	r2, [pc, #380]	@ (800a6bc <HAL_SPI_Init+0x1a8>)
 800a540:	4293      	cmp	r3, r2
 800a542:	d012      	beq.n	800a56a <HAL_SPI_Init+0x56>
 800a544:	687b      	ldr	r3, [r7, #4]
 800a546:	681b      	ldr	r3, [r3, #0]
 800a548:	4a5d      	ldr	r2, [pc, #372]	@ (800a6c0 <HAL_SPI_Init+0x1ac>)
 800a54a:	4293      	cmp	r3, r2
 800a54c:	d00d      	beq.n	800a56a <HAL_SPI_Init+0x56>
 800a54e:	687b      	ldr	r3, [r7, #4]
 800a550:	681b      	ldr	r3, [r3, #0]
 800a552:	4a5c      	ldr	r2, [pc, #368]	@ (800a6c4 <HAL_SPI_Init+0x1b0>)
 800a554:	4293      	cmp	r3, r2
 800a556:	d008      	beq.n	800a56a <HAL_SPI_Init+0x56>
 800a558:	687b      	ldr	r3, [r7, #4]
 800a55a:	681b      	ldr	r3, [r3, #0]
 800a55c:	4a5a      	ldr	r2, [pc, #360]	@ (800a6c8 <HAL_SPI_Init+0x1b4>)
 800a55e:	4293      	cmp	r3, r2
 800a560:	d003      	beq.n	800a56a <HAL_SPI_Init+0x56>
 800a562:	21fe      	movs	r1, #254	@ 0xfe
 800a564:	4859      	ldr	r0, [pc, #356]	@ (800a6cc <HAL_SPI_Init+0x1b8>)
 800a566:	f7f6 fd67 	bl	8001038 <assert_failed>
  assert_param(IS_SPI_MODE(hspi->Init.Mode));
 800a56a:	687b      	ldr	r3, [r7, #4]
 800a56c:	685b      	ldr	r3, [r3, #4]
 800a56e:	2b00      	cmp	r3, #0
 800a570:	d008      	beq.n	800a584 <HAL_SPI_Init+0x70>
 800a572:	687b      	ldr	r3, [r7, #4]
 800a574:	685b      	ldr	r3, [r3, #4]
 800a576:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800a57a:	d003      	beq.n	800a584 <HAL_SPI_Init+0x70>
 800a57c:	21ff      	movs	r1, #255	@ 0xff
 800a57e:	4853      	ldr	r0, [pc, #332]	@ (800a6cc <HAL_SPI_Init+0x1b8>)
 800a580:	f7f6 fd5a 	bl	8001038 <assert_failed>
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	689b      	ldr	r3, [r3, #8]
 800a588:	2b00      	cmp	r3, #0
 800a58a:	d013      	beq.n	800a5b4 <HAL_SPI_Init+0xa0>
 800a58c:	687b      	ldr	r3, [r7, #4]
 800a58e:	689b      	ldr	r3, [r3, #8]
 800a590:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800a594:	d00e      	beq.n	800a5b4 <HAL_SPI_Init+0xa0>
 800a596:	687b      	ldr	r3, [r7, #4]
 800a598:	689b      	ldr	r3, [r3, #8]
 800a59a:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 800a59e:	d009      	beq.n	800a5b4 <HAL_SPI_Init+0xa0>
 800a5a0:	687b      	ldr	r3, [r7, #4]
 800a5a2:	689b      	ldr	r3, [r3, #8]
 800a5a4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a5a8:	d004      	beq.n	800a5b4 <HAL_SPI_Init+0xa0>
 800a5aa:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800a5ae:	4847      	ldr	r0, [pc, #284]	@ (800a6cc <HAL_SPI_Init+0x1b8>)
 800a5b0:	f7f6 fd42 	bl	8001038 <assert_failed>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
 800a5b4:	687b      	ldr	r3, [r7, #4]
 800a5b6:	68db      	ldr	r3, [r3, #12]
 800a5b8:	2b1f      	cmp	r3, #31
 800a5ba:	f000 8089 	beq.w	800a6d0 <HAL_SPI_Init+0x1bc>
 800a5be:	687b      	ldr	r3, [r7, #4]
 800a5c0:	68db      	ldr	r3, [r3, #12]
 800a5c2:	2b1e      	cmp	r3, #30
 800a5c4:	f000 8084 	beq.w	800a6d0 <HAL_SPI_Init+0x1bc>
 800a5c8:	687b      	ldr	r3, [r7, #4]
 800a5ca:	68db      	ldr	r3, [r3, #12]
 800a5cc:	2b1d      	cmp	r3, #29
 800a5ce:	d07f      	beq.n	800a6d0 <HAL_SPI_Init+0x1bc>
 800a5d0:	687b      	ldr	r3, [r7, #4]
 800a5d2:	68db      	ldr	r3, [r3, #12]
 800a5d4:	2b1c      	cmp	r3, #28
 800a5d6:	d07b      	beq.n	800a6d0 <HAL_SPI_Init+0x1bc>
 800a5d8:	687b      	ldr	r3, [r7, #4]
 800a5da:	68db      	ldr	r3, [r3, #12]
 800a5dc:	2b1b      	cmp	r3, #27
 800a5de:	d077      	beq.n	800a6d0 <HAL_SPI_Init+0x1bc>
 800a5e0:	687b      	ldr	r3, [r7, #4]
 800a5e2:	68db      	ldr	r3, [r3, #12]
 800a5e4:	2b1a      	cmp	r3, #26
 800a5e6:	d073      	beq.n	800a6d0 <HAL_SPI_Init+0x1bc>
 800a5e8:	687b      	ldr	r3, [r7, #4]
 800a5ea:	68db      	ldr	r3, [r3, #12]
 800a5ec:	2b19      	cmp	r3, #25
 800a5ee:	d06f      	beq.n	800a6d0 <HAL_SPI_Init+0x1bc>
 800a5f0:	687b      	ldr	r3, [r7, #4]
 800a5f2:	68db      	ldr	r3, [r3, #12]
 800a5f4:	2b18      	cmp	r3, #24
 800a5f6:	d06b      	beq.n	800a6d0 <HAL_SPI_Init+0x1bc>
 800a5f8:	687b      	ldr	r3, [r7, #4]
 800a5fa:	68db      	ldr	r3, [r3, #12]
 800a5fc:	2b17      	cmp	r3, #23
 800a5fe:	d067      	beq.n	800a6d0 <HAL_SPI_Init+0x1bc>
 800a600:	687b      	ldr	r3, [r7, #4]
 800a602:	68db      	ldr	r3, [r3, #12]
 800a604:	2b16      	cmp	r3, #22
 800a606:	d063      	beq.n	800a6d0 <HAL_SPI_Init+0x1bc>
 800a608:	687b      	ldr	r3, [r7, #4]
 800a60a:	68db      	ldr	r3, [r3, #12]
 800a60c:	2b15      	cmp	r3, #21
 800a60e:	d05f      	beq.n	800a6d0 <HAL_SPI_Init+0x1bc>
 800a610:	687b      	ldr	r3, [r7, #4]
 800a612:	68db      	ldr	r3, [r3, #12]
 800a614:	2b14      	cmp	r3, #20
 800a616:	d05b      	beq.n	800a6d0 <HAL_SPI_Init+0x1bc>
 800a618:	687b      	ldr	r3, [r7, #4]
 800a61a:	68db      	ldr	r3, [r3, #12]
 800a61c:	2b13      	cmp	r3, #19
 800a61e:	d057      	beq.n	800a6d0 <HAL_SPI_Init+0x1bc>
 800a620:	687b      	ldr	r3, [r7, #4]
 800a622:	68db      	ldr	r3, [r3, #12]
 800a624:	2b15      	cmp	r3, #21
 800a626:	d053      	beq.n	800a6d0 <HAL_SPI_Init+0x1bc>
 800a628:	687b      	ldr	r3, [r7, #4]
 800a62a:	68db      	ldr	r3, [r3, #12]
 800a62c:	2b12      	cmp	r3, #18
 800a62e:	d04f      	beq.n	800a6d0 <HAL_SPI_Init+0x1bc>
 800a630:	687b      	ldr	r3, [r7, #4]
 800a632:	68db      	ldr	r3, [r3, #12]
 800a634:	2b11      	cmp	r3, #17
 800a636:	d04b      	beq.n	800a6d0 <HAL_SPI_Init+0x1bc>
 800a638:	687b      	ldr	r3, [r7, #4]
 800a63a:	68db      	ldr	r3, [r3, #12]
 800a63c:	2b10      	cmp	r3, #16
 800a63e:	d047      	beq.n	800a6d0 <HAL_SPI_Init+0x1bc>
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	68db      	ldr	r3, [r3, #12]
 800a644:	2b0f      	cmp	r3, #15
 800a646:	d043      	beq.n	800a6d0 <HAL_SPI_Init+0x1bc>
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	68db      	ldr	r3, [r3, #12]
 800a64c:	2b0e      	cmp	r3, #14
 800a64e:	d03f      	beq.n	800a6d0 <HAL_SPI_Init+0x1bc>
 800a650:	687b      	ldr	r3, [r7, #4]
 800a652:	68db      	ldr	r3, [r3, #12]
 800a654:	2b0d      	cmp	r3, #13
 800a656:	d03b      	beq.n	800a6d0 <HAL_SPI_Init+0x1bc>
 800a658:	687b      	ldr	r3, [r7, #4]
 800a65a:	68db      	ldr	r3, [r3, #12]
 800a65c:	2b0c      	cmp	r3, #12
 800a65e:	d037      	beq.n	800a6d0 <HAL_SPI_Init+0x1bc>
 800a660:	687b      	ldr	r3, [r7, #4]
 800a662:	68db      	ldr	r3, [r3, #12]
 800a664:	2b0b      	cmp	r3, #11
 800a666:	d033      	beq.n	800a6d0 <HAL_SPI_Init+0x1bc>
 800a668:	687b      	ldr	r3, [r7, #4]
 800a66a:	68db      	ldr	r3, [r3, #12]
 800a66c:	2b0a      	cmp	r3, #10
 800a66e:	d02f      	beq.n	800a6d0 <HAL_SPI_Init+0x1bc>
 800a670:	687b      	ldr	r3, [r7, #4]
 800a672:	68db      	ldr	r3, [r3, #12]
 800a674:	2b09      	cmp	r3, #9
 800a676:	d02b      	beq.n	800a6d0 <HAL_SPI_Init+0x1bc>
 800a678:	687b      	ldr	r3, [r7, #4]
 800a67a:	68db      	ldr	r3, [r3, #12]
 800a67c:	2b08      	cmp	r3, #8
 800a67e:	d027      	beq.n	800a6d0 <HAL_SPI_Init+0x1bc>
 800a680:	687b      	ldr	r3, [r7, #4]
 800a682:	68db      	ldr	r3, [r3, #12]
 800a684:	2b07      	cmp	r3, #7
 800a686:	d023      	beq.n	800a6d0 <HAL_SPI_Init+0x1bc>
 800a688:	687b      	ldr	r3, [r7, #4]
 800a68a:	68db      	ldr	r3, [r3, #12]
 800a68c:	2b06      	cmp	r3, #6
 800a68e:	d01f      	beq.n	800a6d0 <HAL_SPI_Init+0x1bc>
 800a690:	687b      	ldr	r3, [r7, #4]
 800a692:	68db      	ldr	r3, [r3, #12]
 800a694:	2b05      	cmp	r3, #5
 800a696:	d01b      	beq.n	800a6d0 <HAL_SPI_Init+0x1bc>
 800a698:	687b      	ldr	r3, [r7, #4]
 800a69a:	68db      	ldr	r3, [r3, #12]
 800a69c:	2b04      	cmp	r3, #4
 800a69e:	d017      	beq.n	800a6d0 <HAL_SPI_Init+0x1bc>
 800a6a0:	687b      	ldr	r3, [r7, #4]
 800a6a2:	68db      	ldr	r3, [r3, #12]
 800a6a4:	2b03      	cmp	r3, #3
 800a6a6:	d013      	beq.n	800a6d0 <HAL_SPI_Init+0x1bc>
 800a6a8:	f240 1101 	movw	r1, #257	@ 0x101
 800a6ac:	4807      	ldr	r0, [pc, #28]	@ (800a6cc <HAL_SPI_Init+0x1b8>)
 800a6ae:	f7f6 fcc3 	bl	8001038 <assert_failed>
 800a6b2:	e00d      	b.n	800a6d0 <HAL_SPI_Init+0x1bc>
 800a6b4:	40013000 	.word	0x40013000
 800a6b8:	40003800 	.word	0x40003800
 800a6bc:	40003c00 	.word	0x40003c00
 800a6c0:	40013400 	.word	0x40013400
 800a6c4:	40015000 	.word	0x40015000
 800a6c8:	58001400 	.word	0x58001400
 800a6cc:	0800dfa0 	.word	0x0800dfa0
  assert_param(IS_SPI_FIFOTHRESHOLD(hspi->Init.FifoThreshold));
 800a6d0:	687b      	ldr	r3, [r7, #4]
 800a6d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a6d4:	2b00      	cmp	r3, #0
 800a6d6:	d048      	beq.n	800a76a <HAL_SPI_Init+0x256>
 800a6d8:	687b      	ldr	r3, [r7, #4]
 800a6da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a6dc:	2b20      	cmp	r3, #32
 800a6de:	d044      	beq.n	800a76a <HAL_SPI_Init+0x256>
 800a6e0:	687b      	ldr	r3, [r7, #4]
 800a6e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a6e4:	2b40      	cmp	r3, #64	@ 0x40
 800a6e6:	d040      	beq.n	800a76a <HAL_SPI_Init+0x256>
 800a6e8:	687b      	ldr	r3, [r7, #4]
 800a6ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a6ec:	2b60      	cmp	r3, #96	@ 0x60
 800a6ee:	d03c      	beq.n	800a76a <HAL_SPI_Init+0x256>
 800a6f0:	687b      	ldr	r3, [r7, #4]
 800a6f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a6f4:	2b80      	cmp	r3, #128	@ 0x80
 800a6f6:	d038      	beq.n	800a76a <HAL_SPI_Init+0x256>
 800a6f8:	687b      	ldr	r3, [r7, #4]
 800a6fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a6fc:	2ba0      	cmp	r3, #160	@ 0xa0
 800a6fe:	d034      	beq.n	800a76a <HAL_SPI_Init+0x256>
 800a700:	687b      	ldr	r3, [r7, #4]
 800a702:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a704:	2bc0      	cmp	r3, #192	@ 0xc0
 800a706:	d030      	beq.n	800a76a <HAL_SPI_Init+0x256>
 800a708:	687b      	ldr	r3, [r7, #4]
 800a70a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a70c:	2be0      	cmp	r3, #224	@ 0xe0
 800a70e:	d02c      	beq.n	800a76a <HAL_SPI_Init+0x256>
 800a710:	687b      	ldr	r3, [r7, #4]
 800a712:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a714:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a718:	d027      	beq.n	800a76a <HAL_SPI_Init+0x256>
 800a71a:	687b      	ldr	r3, [r7, #4]
 800a71c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a71e:	f5b3 7f90 	cmp.w	r3, #288	@ 0x120
 800a722:	d022      	beq.n	800a76a <HAL_SPI_Init+0x256>
 800a724:	687b      	ldr	r3, [r7, #4]
 800a726:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a728:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 800a72c:	d01d      	beq.n	800a76a <HAL_SPI_Init+0x256>
 800a72e:	687b      	ldr	r3, [r7, #4]
 800a730:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a732:	f5b3 7fb0 	cmp.w	r3, #352	@ 0x160
 800a736:	d018      	beq.n	800a76a <HAL_SPI_Init+0x256>
 800a738:	687b      	ldr	r3, [r7, #4]
 800a73a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a73c:	f5b3 7fc0 	cmp.w	r3, #384	@ 0x180
 800a740:	d013      	beq.n	800a76a <HAL_SPI_Init+0x256>
 800a742:	687b      	ldr	r3, [r7, #4]
 800a744:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a746:	f5b3 7fd0 	cmp.w	r3, #416	@ 0x1a0
 800a74a:	d00e      	beq.n	800a76a <HAL_SPI_Init+0x256>
 800a74c:	687b      	ldr	r3, [r7, #4]
 800a74e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a750:	f5b3 7fe0 	cmp.w	r3, #448	@ 0x1c0
 800a754:	d009      	beq.n	800a76a <HAL_SPI_Init+0x256>
 800a756:	687b      	ldr	r3, [r7, #4]
 800a758:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a75a:	f5b3 7ff0 	cmp.w	r3, #480	@ 0x1e0
 800a75e:	d004      	beq.n	800a76a <HAL_SPI_Init+0x256>
 800a760:	f44f 7181 	mov.w	r1, #258	@ 0x102
 800a764:	4890      	ldr	r0, [pc, #576]	@ (800a9a8 <HAL_SPI_Init+0x494>)
 800a766:	f7f6 fc67 	bl	8001038 <assert_failed>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
 800a76a:	687b      	ldr	r3, [r7, #4]
 800a76c:	699b      	ldr	r3, [r3, #24]
 800a76e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800a772:	d00d      	beq.n	800a790 <HAL_SPI_Init+0x27c>
 800a774:	687b      	ldr	r3, [r7, #4]
 800a776:	699b      	ldr	r3, [r3, #24]
 800a778:	2b00      	cmp	r3, #0
 800a77a:	d009      	beq.n	800a790 <HAL_SPI_Init+0x27c>
 800a77c:	687b      	ldr	r3, [r7, #4]
 800a77e:	699b      	ldr	r3, [r3, #24]
 800a780:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a784:	d004      	beq.n	800a790 <HAL_SPI_Init+0x27c>
 800a786:	f240 1103 	movw	r1, #259	@ 0x103
 800a78a:	4887      	ldr	r0, [pc, #540]	@ (800a9a8 <HAL_SPI_Init+0x494>)
 800a78c:	f7f6 fc54 	bl	8001038 <assert_failed>
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
 800a790:	687b      	ldr	r3, [r7, #4]
 800a792:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a794:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a798:	d008      	beq.n	800a7ac <HAL_SPI_Init+0x298>
 800a79a:	687b      	ldr	r3, [r7, #4]
 800a79c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a79e:	2b00      	cmp	r3, #0
 800a7a0:	d004      	beq.n	800a7ac <HAL_SPI_Init+0x298>
 800a7a2:	f44f 7182 	mov.w	r1, #260	@ 0x104
 800a7a6:	4880      	ldr	r0, [pc, #512]	@ (800a9a8 <HAL_SPI_Init+0x494>)
 800a7a8:	f7f6 fc46 	bl	8001038 <assert_failed>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 800a7ac:	687b      	ldr	r3, [r7, #4]
 800a7ae:	69db      	ldr	r3, [r3, #28]
 800a7b0:	2b00      	cmp	r3, #0
 800a7b2:	d027      	beq.n	800a804 <HAL_SPI_Init+0x2f0>
 800a7b4:	687b      	ldr	r3, [r7, #4]
 800a7b6:	69db      	ldr	r3, [r3, #28]
 800a7b8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a7bc:	d022      	beq.n	800a804 <HAL_SPI_Init+0x2f0>
 800a7be:	687b      	ldr	r3, [r7, #4]
 800a7c0:	69db      	ldr	r3, [r3, #28]
 800a7c2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a7c6:	d01d      	beq.n	800a804 <HAL_SPI_Init+0x2f0>
 800a7c8:	687b      	ldr	r3, [r7, #4]
 800a7ca:	69db      	ldr	r3, [r3, #28]
 800a7cc:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800a7d0:	d018      	beq.n	800a804 <HAL_SPI_Init+0x2f0>
 800a7d2:	687b      	ldr	r3, [r7, #4]
 800a7d4:	69db      	ldr	r3, [r3, #28]
 800a7d6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a7da:	d013      	beq.n	800a804 <HAL_SPI_Init+0x2f0>
 800a7dc:	687b      	ldr	r3, [r7, #4]
 800a7de:	69db      	ldr	r3, [r3, #28]
 800a7e0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a7e4:	d00e      	beq.n	800a804 <HAL_SPI_Init+0x2f0>
 800a7e6:	687b      	ldr	r3, [r7, #4]
 800a7e8:	69db      	ldr	r3, [r3, #28]
 800a7ea:	f1b3 4fc0 	cmp.w	r3, #1610612736	@ 0x60000000
 800a7ee:	d009      	beq.n	800a804 <HAL_SPI_Init+0x2f0>
 800a7f0:	687b      	ldr	r3, [r7, #4]
 800a7f2:	69db      	ldr	r3, [r3, #28]
 800a7f4:	f1b3 4fe0 	cmp.w	r3, #1879048192	@ 0x70000000
 800a7f8:	d004      	beq.n	800a804 <HAL_SPI_Init+0x2f0>
 800a7fa:	f240 1105 	movw	r1, #261	@ 0x105
 800a7fe:	486a      	ldr	r0, [pc, #424]	@ (800a9a8 <HAL_SPI_Init+0x494>)
 800a800:	f7f6 fc1a 	bl	8001038 <assert_failed>
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
 800a804:	687b      	ldr	r3, [r7, #4]
 800a806:	6a1b      	ldr	r3, [r3, #32]
 800a808:	2b00      	cmp	r3, #0
 800a80a:	d009      	beq.n	800a820 <HAL_SPI_Init+0x30c>
 800a80c:	687b      	ldr	r3, [r7, #4]
 800a80e:	6a1b      	ldr	r3, [r3, #32]
 800a810:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800a814:	d004      	beq.n	800a820 <HAL_SPI_Init+0x30c>
 800a816:	f44f 7183 	mov.w	r1, #262	@ 0x106
 800a81a:	4863      	ldr	r0, [pc, #396]	@ (800a9a8 <HAL_SPI_Init+0x494>)
 800a81c:	f7f6 fc0c 	bl	8001038 <assert_failed>
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
 800a820:	687b      	ldr	r3, [r7, #4]
 800a822:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a824:	2b00      	cmp	r3, #0
 800a826:	d009      	beq.n	800a83c <HAL_SPI_Init+0x328>
 800a828:	687b      	ldr	r3, [r7, #4]
 800a82a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a82c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800a830:	d004      	beq.n	800a83c <HAL_SPI_Init+0x328>
 800a832:	f240 1107 	movw	r1, #263	@ 0x107
 800a836:	485c      	ldr	r0, [pc, #368]	@ (800a9a8 <HAL_SPI_Init+0x494>)
 800a838:	f7f6 fbfe 	bl	8001038 <assert_failed>
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800a83c:	687b      	ldr	r3, [r7, #4]
 800a83e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a840:	2b00      	cmp	r3, #0
 800a842:	d11b      	bne.n	800a87c <HAL_SPI_Init+0x368>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
 800a844:	687b      	ldr	r3, [r7, #4]
 800a846:	691b      	ldr	r3, [r3, #16]
 800a848:	2b00      	cmp	r3, #0
 800a84a:	d009      	beq.n	800a860 <HAL_SPI_Init+0x34c>
 800a84c:	687b      	ldr	r3, [r7, #4]
 800a84e:	691b      	ldr	r3, [r3, #16]
 800a850:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a854:	d004      	beq.n	800a860 <HAL_SPI_Init+0x34c>
 800a856:	f44f 7185 	mov.w	r1, #266	@ 0x10a
 800a85a:	4853      	ldr	r0, [pc, #332]	@ (800a9a8 <HAL_SPI_Init+0x494>)
 800a85c:	f7f6 fbec 	bl	8001038 <assert_failed>
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));
 800a860:	687b      	ldr	r3, [r7, #4]
 800a862:	695b      	ldr	r3, [r3, #20]
 800a864:	2b00      	cmp	r3, #0
 800a866:	d009      	beq.n	800a87c <HAL_SPI_Init+0x368>
 800a868:	687b      	ldr	r3, [r7, #4]
 800a86a:	695b      	ldr	r3, [r3, #20]
 800a86c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a870:	d004      	beq.n	800a87c <HAL_SPI_Init+0x368>
 800a872:	f240 110b 	movw	r1, #267	@ 0x10b
 800a876:	484c      	ldr	r0, [pc, #304]	@ (800a9a8 <HAL_SPI_Init+0x494>)
 800a878:	f7f6 fbde 	bl	8001038 <assert_failed>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800a87c:	687b      	ldr	r3, [r7, #4]
 800a87e:	2200      	movs	r2, #0
 800a880:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800a882:	687b      	ldr	r3, [r7, #4]
 800a884:	681b      	ldr	r3, [r3, #0]
 800a886:	4a49      	ldr	r2, [pc, #292]	@ (800a9ac <HAL_SPI_Init+0x498>)
 800a888:	4293      	cmp	r3, r2
 800a88a:	d00f      	beq.n	800a8ac <HAL_SPI_Init+0x398>
 800a88c:	687b      	ldr	r3, [r7, #4]
 800a88e:	681b      	ldr	r3, [r3, #0]
 800a890:	4a47      	ldr	r2, [pc, #284]	@ (800a9b0 <HAL_SPI_Init+0x49c>)
 800a892:	4293      	cmp	r3, r2
 800a894:	d00a      	beq.n	800a8ac <HAL_SPI_Init+0x398>
 800a896:	687b      	ldr	r3, [r7, #4]
 800a898:	681b      	ldr	r3, [r3, #0]
 800a89a:	4a46      	ldr	r2, [pc, #280]	@ (800a9b4 <HAL_SPI_Init+0x4a0>)
 800a89c:	4293      	cmp	r3, r2
 800a89e:	d005      	beq.n	800a8ac <HAL_SPI_Init+0x398>
 800a8a0:	687b      	ldr	r3, [r7, #4]
 800a8a2:	68db      	ldr	r3, [r3, #12]
 800a8a4:	2b0f      	cmp	r3, #15
 800a8a6:	d901      	bls.n	800a8ac <HAL_SPI_Init+0x398>
  {
    return HAL_ERROR;
 800a8a8:	2301      	movs	r3, #1
 800a8aa:	e0ff      	b.n	800aaac <HAL_SPI_Init+0x598>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 800a8ac:	6878      	ldr	r0, [r7, #4]
 800a8ae:	f000 f901 	bl	800aab4 <SPI_GetPacketSize>
 800a8b2:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800a8b4:	687b      	ldr	r3, [r7, #4]
 800a8b6:	681b      	ldr	r3, [r3, #0]
 800a8b8:	4a3c      	ldr	r2, [pc, #240]	@ (800a9ac <HAL_SPI_Init+0x498>)
 800a8ba:	4293      	cmp	r3, r2
 800a8bc:	d00c      	beq.n	800a8d8 <HAL_SPI_Init+0x3c4>
 800a8be:	687b      	ldr	r3, [r7, #4]
 800a8c0:	681b      	ldr	r3, [r3, #0]
 800a8c2:	4a3b      	ldr	r2, [pc, #236]	@ (800a9b0 <HAL_SPI_Init+0x49c>)
 800a8c4:	4293      	cmp	r3, r2
 800a8c6:	d007      	beq.n	800a8d8 <HAL_SPI_Init+0x3c4>
 800a8c8:	687b      	ldr	r3, [r7, #4]
 800a8ca:	681b      	ldr	r3, [r3, #0]
 800a8cc:	4a39      	ldr	r2, [pc, #228]	@ (800a9b4 <HAL_SPI_Init+0x4a0>)
 800a8ce:	4293      	cmp	r3, r2
 800a8d0:	d002      	beq.n	800a8d8 <HAL_SPI_Init+0x3c4>
 800a8d2:	68fb      	ldr	r3, [r7, #12]
 800a8d4:	2b08      	cmp	r3, #8
 800a8d6:	d811      	bhi.n	800a8fc <HAL_SPI_Init+0x3e8>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800a8d8:	687b      	ldr	r3, [r7, #4]
 800a8da:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800a8dc:	4a33      	ldr	r2, [pc, #204]	@ (800a9ac <HAL_SPI_Init+0x498>)
 800a8de:	4293      	cmp	r3, r2
 800a8e0:	d009      	beq.n	800a8f6 <HAL_SPI_Init+0x3e2>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800a8e2:	687b      	ldr	r3, [r7, #4]
 800a8e4:	681b      	ldr	r3, [r3, #0]
 800a8e6:	4a32      	ldr	r2, [pc, #200]	@ (800a9b0 <HAL_SPI_Init+0x49c>)
 800a8e8:	4293      	cmp	r3, r2
 800a8ea:	d004      	beq.n	800a8f6 <HAL_SPI_Init+0x3e2>
 800a8ec:	687b      	ldr	r3, [r7, #4]
 800a8ee:	681b      	ldr	r3, [r3, #0]
 800a8f0:	4a30      	ldr	r2, [pc, #192]	@ (800a9b4 <HAL_SPI_Init+0x4a0>)
 800a8f2:	4293      	cmp	r3, r2
 800a8f4:	d104      	bne.n	800a900 <HAL_SPI_Init+0x3ec>
 800a8f6:	68fb      	ldr	r3, [r7, #12]
 800a8f8:	2b10      	cmp	r3, #16
 800a8fa:	d901      	bls.n	800a900 <HAL_SPI_Init+0x3ec>
  {
    return HAL_ERROR;
 800a8fc:	2301      	movs	r3, #1
 800a8fe:	e0d5      	b.n	800aaac <HAL_SPI_Init+0x598>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800a900:	687b      	ldr	r3, [r7, #4]
 800a902:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800a906:	b2db      	uxtb	r3, r3
 800a908:	2b00      	cmp	r3, #0
 800a90a:	d106      	bne.n	800a91a <HAL_SPI_Init+0x406>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800a90c:	687b      	ldr	r3, [r7, #4]
 800a90e:	2200      	movs	r2, #0
 800a910:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800a914:	6878      	ldr	r0, [r7, #4]
 800a916:	f7f6 fc1d 	bl	8001154 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800a91a:	687b      	ldr	r3, [r7, #4]
 800a91c:	2202      	movs	r2, #2
 800a91e:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800a922:	687b      	ldr	r3, [r7, #4]
 800a924:	681b      	ldr	r3, [r3, #0]
 800a926:	681a      	ldr	r2, [r3, #0]
 800a928:	687b      	ldr	r3, [r7, #4]
 800a92a:	681b      	ldr	r3, [r3, #0]
 800a92c:	f022 0201 	bic.w	r2, r2, #1
 800a930:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 800a932:	687b      	ldr	r3, [r7, #4]
 800a934:	681b      	ldr	r3, [r3, #0]
 800a936:	689b      	ldr	r3, [r3, #8]
 800a938:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 800a93c:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800a93e:	687b      	ldr	r3, [r7, #4]
 800a940:	699b      	ldr	r3, [r3, #24]
 800a942:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800a946:	d119      	bne.n	800a97c <HAL_SPI_Init+0x468>
 800a948:	687b      	ldr	r3, [r7, #4]
 800a94a:	685b      	ldr	r3, [r3, #4]
 800a94c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800a950:	d103      	bne.n	800a95a <HAL_SPI_Init+0x446>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800a952:	687b      	ldr	r3, [r7, #4]
 800a954:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800a956:	2b00      	cmp	r3, #0
 800a958:	d008      	beq.n	800a96c <HAL_SPI_Init+0x458>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800a95a:	687b      	ldr	r3, [r7, #4]
 800a95c:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800a95e:	2b00      	cmp	r3, #0
 800a960:	d10c      	bne.n	800a97c <HAL_SPI_Init+0x468>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 800a962:	687b      	ldr	r3, [r7, #4]
 800a964:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800a966:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a96a:	d107      	bne.n	800a97c <HAL_SPI_Init+0x468>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 800a96c:	687b      	ldr	r3, [r7, #4]
 800a96e:	681b      	ldr	r3, [r3, #0]
 800a970:	681a      	ldr	r2, [r3, #0]
 800a972:	687b      	ldr	r3, [r7, #4]
 800a974:	681b      	ldr	r3, [r3, #0]
 800a976:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800a97a:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 800a97c:	687b      	ldr	r3, [r7, #4]
 800a97e:	685b      	ldr	r3, [r3, #4]
 800a980:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a984:	2b00      	cmp	r3, #0
 800a986:	d017      	beq.n	800a9b8 <HAL_SPI_Init+0x4a4>
 800a988:	687b      	ldr	r3, [r7, #4]
 800a98a:	68db      	ldr	r3, [r3, #12]
 800a98c:	2b06      	cmp	r3, #6
 800a98e:	d913      	bls.n	800a9b8 <HAL_SPI_Init+0x4a4>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 800a990:	687b      	ldr	r3, [r7, #4]
 800a992:	681b      	ldr	r3, [r3, #0]
 800a994:	681b      	ldr	r3, [r3, #0]
 800a996:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 800a99a:	687b      	ldr	r3, [r7, #4]
 800a99c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a99e:	687b      	ldr	r3, [r7, #4]
 800a9a0:	681b      	ldr	r3, [r3, #0]
 800a9a2:	430a      	orrs	r2, r1
 800a9a4:	601a      	str	r2, [r3, #0]
 800a9a6:	e00f      	b.n	800a9c8 <HAL_SPI_Init+0x4b4>
 800a9a8:	0800dfa0 	.word	0x0800dfa0
 800a9ac:	40013000 	.word	0x40013000
 800a9b0:	40003800 	.word	0x40003800
 800a9b4:	40003c00 	.word	0x40003c00
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 800a9b8:	687b      	ldr	r3, [r7, #4]
 800a9ba:	681b      	ldr	r3, [r3, #0]
 800a9bc:	681a      	ldr	r2, [r3, #0]
 800a9be:	687b      	ldr	r3, [r7, #4]
 800a9c0:	681b      	ldr	r3, [r3, #0]
 800a9c2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800a9c6:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800a9c8:	687b      	ldr	r3, [r7, #4]
 800a9ca:	69da      	ldr	r2, [r3, #28]
 800a9cc:	687b      	ldr	r3, [r7, #4]
 800a9ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a9d0:	431a      	orrs	r2, r3
 800a9d2:	68bb      	ldr	r3, [r7, #8]
 800a9d4:	431a      	orrs	r2, r3
 800a9d6:	687b      	ldr	r3, [r7, #4]
 800a9d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a9da:	ea42 0103 	orr.w	r1, r2, r3
 800a9de:	687b      	ldr	r3, [r7, #4]
 800a9e0:	68da      	ldr	r2, [r3, #12]
 800a9e2:	687b      	ldr	r3, [r7, #4]
 800a9e4:	681b      	ldr	r3, [r3, #0]
 800a9e6:	430a      	orrs	r2, r1
 800a9e8:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 800a9ea:	687b      	ldr	r3, [r7, #4]
 800a9ec:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a9ee:	687b      	ldr	r3, [r7, #4]
 800a9f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a9f2:	431a      	orrs	r2, r3
 800a9f4:	687b      	ldr	r3, [r7, #4]
 800a9f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a9f8:	431a      	orrs	r2, r3
 800a9fa:	687b      	ldr	r3, [r7, #4]
 800a9fc:	699b      	ldr	r3, [r3, #24]
 800a9fe:	431a      	orrs	r2, r3
 800aa00:	687b      	ldr	r3, [r7, #4]
 800aa02:	691b      	ldr	r3, [r3, #16]
 800aa04:	431a      	orrs	r2, r3
 800aa06:	687b      	ldr	r3, [r7, #4]
 800aa08:	695b      	ldr	r3, [r3, #20]
 800aa0a:	431a      	orrs	r2, r3
 800aa0c:	687b      	ldr	r3, [r7, #4]
 800aa0e:	6a1b      	ldr	r3, [r3, #32]
 800aa10:	431a      	orrs	r2, r3
 800aa12:	687b      	ldr	r3, [r7, #4]
 800aa14:	685b      	ldr	r3, [r3, #4]
 800aa16:	431a      	orrs	r2, r3
 800aa18:	687b      	ldr	r3, [r7, #4]
 800aa1a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800aa1c:	431a      	orrs	r2, r3
 800aa1e:	687b      	ldr	r3, [r7, #4]
 800aa20:	689b      	ldr	r3, [r3, #8]
 800aa22:	431a      	orrs	r2, r3
 800aa24:	687b      	ldr	r3, [r7, #4]
 800aa26:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800aa28:	ea42 0103 	orr.w	r1, r2, r3
 800aa2c:	687b      	ldr	r3, [r7, #4]
 800aa2e:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800aa30:	687b      	ldr	r3, [r7, #4]
 800aa32:	681b      	ldr	r3, [r3, #0]
 800aa34:	430a      	orrs	r2, r1
 800aa36:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 800aa38:	687b      	ldr	r3, [r7, #4]
 800aa3a:	685b      	ldr	r3, [r3, #4]
 800aa3c:	2b00      	cmp	r3, #0
 800aa3e:	d113      	bne.n	800aa68 <HAL_SPI_Init+0x554>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 800aa40:	687b      	ldr	r3, [r7, #4]
 800aa42:	681b      	ldr	r3, [r3, #0]
 800aa44:	689b      	ldr	r3, [r3, #8]
 800aa46:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 800aa4a:	687b      	ldr	r3, [r7, #4]
 800aa4c:	681b      	ldr	r3, [r3, #0]
 800aa4e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800aa52:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 800aa54:	687b      	ldr	r3, [r7, #4]
 800aa56:	681b      	ldr	r3, [r3, #0]
 800aa58:	689b      	ldr	r3, [r3, #8]
 800aa5a:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 800aa5e:	687b      	ldr	r3, [r7, #4]
 800aa60:	681b      	ldr	r3, [r3, #0]
 800aa62:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800aa66:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800aa68:	687b      	ldr	r3, [r7, #4]
 800aa6a:	681b      	ldr	r3, [r3, #0]
 800aa6c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800aa6e:	687b      	ldr	r3, [r7, #4]
 800aa70:	681b      	ldr	r3, [r3, #0]
 800aa72:	f022 0201 	bic.w	r2, r2, #1
 800aa76:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800aa78:	687b      	ldr	r3, [r7, #4]
 800aa7a:	685b      	ldr	r3, [r3, #4]
 800aa7c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800aa80:	2b00      	cmp	r3, #0
 800aa82:	d00a      	beq.n	800aa9a <HAL_SPI_Init+0x586>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 800aa84:	687b      	ldr	r3, [r7, #4]
 800aa86:	681b      	ldr	r3, [r3, #0]
 800aa88:	68db      	ldr	r3, [r3, #12]
 800aa8a:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800aa8e:	687b      	ldr	r3, [r7, #4]
 800aa90:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800aa92:	687b      	ldr	r3, [r7, #4]
 800aa94:	681b      	ldr	r3, [r3, #0]
 800aa96:	430a      	orrs	r2, r1
 800aa98:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800aa9a:	687b      	ldr	r3, [r7, #4]
 800aa9c:	2200      	movs	r2, #0
 800aa9e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 800aaa2:	687b      	ldr	r3, [r7, #4]
 800aaa4:	2201      	movs	r2, #1
 800aaa6:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 800aaaa:	2300      	movs	r3, #0
}
 800aaac:	4618      	mov	r0, r3
 800aaae:	3710      	adds	r7, #16
 800aab0:	46bd      	mov	sp, r7
 800aab2:	bd80      	pop	{r7, pc}

0800aab4 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 800aab4:	b480      	push	{r7}
 800aab6:	b085      	sub	sp, #20
 800aab8:	af00      	add	r7, sp, #0
 800aaba:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 800aabc:	687b      	ldr	r3, [r7, #4]
 800aabe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800aac0:	095b      	lsrs	r3, r3, #5
 800aac2:	3301      	adds	r3, #1
 800aac4:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 800aac6:	687b      	ldr	r3, [r7, #4]
 800aac8:	68db      	ldr	r3, [r3, #12]
 800aaca:	3301      	adds	r3, #1
 800aacc:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 800aace:	68bb      	ldr	r3, [r7, #8]
 800aad0:	3307      	adds	r3, #7
 800aad2:	08db      	lsrs	r3, r3, #3
 800aad4:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 800aad6:	68bb      	ldr	r3, [r7, #8]
 800aad8:	68fa      	ldr	r2, [r7, #12]
 800aada:	fb02 f303 	mul.w	r3, r2, r3
}
 800aade:	4618      	mov	r0, r3
 800aae0:	3714      	adds	r7, #20
 800aae2:	46bd      	mov	sp, r7
 800aae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aae8:	4770      	bx	lr
	...

0800aaec <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800aaec:	b580      	push	{r7, lr}
 800aaee:	b082      	sub	sp, #8
 800aaf0:	af00      	add	r7, sp, #0
 800aaf2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800aaf4:	687b      	ldr	r3, [r7, #4]
 800aaf6:	2b00      	cmp	r3, #0
 800aaf8:	d101      	bne.n	800aafe <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800aafa:	2301      	movs	r3, #1
 800aafc:	e0f5      	b.n	800acea <HAL_TIM_Base_Init+0x1fe>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800aafe:	687b      	ldr	r3, [r7, #4]
 800ab00:	681b      	ldr	r3, [r3, #0]
 800ab02:	4a7c      	ldr	r2, [pc, #496]	@ (800acf4 <HAL_TIM_Base_Init+0x208>)
 800ab04:	4293      	cmp	r3, r2
 800ab06:	d045      	beq.n	800ab94 <HAL_TIM_Base_Init+0xa8>
 800ab08:	687b      	ldr	r3, [r7, #4]
 800ab0a:	681b      	ldr	r3, [r3, #0]
 800ab0c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ab10:	d040      	beq.n	800ab94 <HAL_TIM_Base_Init+0xa8>
 800ab12:	687b      	ldr	r3, [r7, #4]
 800ab14:	681b      	ldr	r3, [r3, #0]
 800ab16:	4a78      	ldr	r2, [pc, #480]	@ (800acf8 <HAL_TIM_Base_Init+0x20c>)
 800ab18:	4293      	cmp	r3, r2
 800ab1a:	d03b      	beq.n	800ab94 <HAL_TIM_Base_Init+0xa8>
 800ab1c:	687b      	ldr	r3, [r7, #4]
 800ab1e:	681b      	ldr	r3, [r3, #0]
 800ab20:	4a76      	ldr	r2, [pc, #472]	@ (800acfc <HAL_TIM_Base_Init+0x210>)
 800ab22:	4293      	cmp	r3, r2
 800ab24:	d036      	beq.n	800ab94 <HAL_TIM_Base_Init+0xa8>
 800ab26:	687b      	ldr	r3, [r7, #4]
 800ab28:	681b      	ldr	r3, [r3, #0]
 800ab2a:	4a75      	ldr	r2, [pc, #468]	@ (800ad00 <HAL_TIM_Base_Init+0x214>)
 800ab2c:	4293      	cmp	r3, r2
 800ab2e:	d031      	beq.n	800ab94 <HAL_TIM_Base_Init+0xa8>
 800ab30:	687b      	ldr	r3, [r7, #4]
 800ab32:	681b      	ldr	r3, [r3, #0]
 800ab34:	4a73      	ldr	r2, [pc, #460]	@ (800ad04 <HAL_TIM_Base_Init+0x218>)
 800ab36:	4293      	cmp	r3, r2
 800ab38:	d02c      	beq.n	800ab94 <HAL_TIM_Base_Init+0xa8>
 800ab3a:	687b      	ldr	r3, [r7, #4]
 800ab3c:	681b      	ldr	r3, [r3, #0]
 800ab3e:	4a72      	ldr	r2, [pc, #456]	@ (800ad08 <HAL_TIM_Base_Init+0x21c>)
 800ab40:	4293      	cmp	r3, r2
 800ab42:	d027      	beq.n	800ab94 <HAL_TIM_Base_Init+0xa8>
 800ab44:	687b      	ldr	r3, [r7, #4]
 800ab46:	681b      	ldr	r3, [r3, #0]
 800ab48:	4a70      	ldr	r2, [pc, #448]	@ (800ad0c <HAL_TIM_Base_Init+0x220>)
 800ab4a:	4293      	cmp	r3, r2
 800ab4c:	d022      	beq.n	800ab94 <HAL_TIM_Base_Init+0xa8>
 800ab4e:	687b      	ldr	r3, [r7, #4]
 800ab50:	681b      	ldr	r3, [r3, #0]
 800ab52:	4a6f      	ldr	r2, [pc, #444]	@ (800ad10 <HAL_TIM_Base_Init+0x224>)
 800ab54:	4293      	cmp	r3, r2
 800ab56:	d01d      	beq.n	800ab94 <HAL_TIM_Base_Init+0xa8>
 800ab58:	687b      	ldr	r3, [r7, #4]
 800ab5a:	681b      	ldr	r3, [r3, #0]
 800ab5c:	4a6d      	ldr	r2, [pc, #436]	@ (800ad14 <HAL_TIM_Base_Init+0x228>)
 800ab5e:	4293      	cmp	r3, r2
 800ab60:	d018      	beq.n	800ab94 <HAL_TIM_Base_Init+0xa8>
 800ab62:	687b      	ldr	r3, [r7, #4]
 800ab64:	681b      	ldr	r3, [r3, #0]
 800ab66:	4a6c      	ldr	r2, [pc, #432]	@ (800ad18 <HAL_TIM_Base_Init+0x22c>)
 800ab68:	4293      	cmp	r3, r2
 800ab6a:	d013      	beq.n	800ab94 <HAL_TIM_Base_Init+0xa8>
 800ab6c:	687b      	ldr	r3, [r7, #4]
 800ab6e:	681b      	ldr	r3, [r3, #0]
 800ab70:	4a6a      	ldr	r2, [pc, #424]	@ (800ad1c <HAL_TIM_Base_Init+0x230>)
 800ab72:	4293      	cmp	r3, r2
 800ab74:	d00e      	beq.n	800ab94 <HAL_TIM_Base_Init+0xa8>
 800ab76:	687b      	ldr	r3, [r7, #4]
 800ab78:	681b      	ldr	r3, [r3, #0]
 800ab7a:	4a69      	ldr	r2, [pc, #420]	@ (800ad20 <HAL_TIM_Base_Init+0x234>)
 800ab7c:	4293      	cmp	r3, r2
 800ab7e:	d009      	beq.n	800ab94 <HAL_TIM_Base_Init+0xa8>
 800ab80:	687b      	ldr	r3, [r7, #4]
 800ab82:	681b      	ldr	r3, [r3, #0]
 800ab84:	4a67      	ldr	r2, [pc, #412]	@ (800ad24 <HAL_TIM_Base_Init+0x238>)
 800ab86:	4293      	cmp	r3, r2
 800ab88:	d004      	beq.n	800ab94 <HAL_TIM_Base_Init+0xa8>
 800ab8a:	f44f 718b 	mov.w	r1, #278	@ 0x116
 800ab8e:	4866      	ldr	r0, [pc, #408]	@ (800ad28 <HAL_TIM_Base_Init+0x23c>)
 800ab90:	f7f6 fa52 	bl	8001038 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 800ab94:	687b      	ldr	r3, [r7, #4]
 800ab96:	689b      	ldr	r3, [r3, #8]
 800ab98:	2b00      	cmp	r3, #0
 800ab9a:	d014      	beq.n	800abc6 <HAL_TIM_Base_Init+0xda>
 800ab9c:	687b      	ldr	r3, [r7, #4]
 800ab9e:	689b      	ldr	r3, [r3, #8]
 800aba0:	2b10      	cmp	r3, #16
 800aba2:	d010      	beq.n	800abc6 <HAL_TIM_Base_Init+0xda>
 800aba4:	687b      	ldr	r3, [r7, #4]
 800aba6:	689b      	ldr	r3, [r3, #8]
 800aba8:	2b20      	cmp	r3, #32
 800abaa:	d00c      	beq.n	800abc6 <HAL_TIM_Base_Init+0xda>
 800abac:	687b      	ldr	r3, [r7, #4]
 800abae:	689b      	ldr	r3, [r3, #8]
 800abb0:	2b40      	cmp	r3, #64	@ 0x40
 800abb2:	d008      	beq.n	800abc6 <HAL_TIM_Base_Init+0xda>
 800abb4:	687b      	ldr	r3, [r7, #4]
 800abb6:	689b      	ldr	r3, [r3, #8]
 800abb8:	2b60      	cmp	r3, #96	@ 0x60
 800abba:	d004      	beq.n	800abc6 <HAL_TIM_Base_Init+0xda>
 800abbc:	f240 1117 	movw	r1, #279	@ 0x117
 800abc0:	4859      	ldr	r0, [pc, #356]	@ (800ad28 <HAL_TIM_Base_Init+0x23c>)
 800abc2:	f7f6 fa39 	bl	8001038 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 800abc6:	687b      	ldr	r3, [r7, #4]
 800abc8:	691b      	ldr	r3, [r3, #16]
 800abca:	2b00      	cmp	r3, #0
 800abcc:	d00e      	beq.n	800abec <HAL_TIM_Base_Init+0x100>
 800abce:	687b      	ldr	r3, [r7, #4]
 800abd0:	691b      	ldr	r3, [r3, #16]
 800abd2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800abd6:	d009      	beq.n	800abec <HAL_TIM_Base_Init+0x100>
 800abd8:	687b      	ldr	r3, [r7, #4]
 800abda:	691b      	ldr	r3, [r3, #16]
 800abdc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800abe0:	d004      	beq.n	800abec <HAL_TIM_Base_Init+0x100>
 800abe2:	f44f 718c 	mov.w	r1, #280	@ 0x118
 800abe6:	4850      	ldr	r0, [pc, #320]	@ (800ad28 <HAL_TIM_Base_Init+0x23c>)
 800abe8:	f7f6 fa26 	bl	8001038 <assert_failed>
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
 800abec:	687b      	ldr	r3, [r7, #4]
 800abee:	681b      	ldr	r3, [r3, #0]
 800abf0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800abf4:	d004      	beq.n	800ac00 <HAL_TIM_Base_Init+0x114>
 800abf6:	687b      	ldr	r3, [r7, #4]
 800abf8:	681b      	ldr	r3, [r3, #0]
 800abfa:	4a41      	ldr	r2, [pc, #260]	@ (800ad00 <HAL_TIM_Base_Init+0x214>)
 800abfc:	4293      	cmp	r3, r2
 800abfe:	d107      	bne.n	800ac10 <HAL_TIM_Base_Init+0x124>
 800ac00:	687b      	ldr	r3, [r7, #4]
 800ac02:	68db      	ldr	r3, [r3, #12]
 800ac04:	2b00      	cmp	r3, #0
 800ac06:	bf14      	ite	ne
 800ac08:	2301      	movne	r3, #1
 800ac0a:	2300      	moveq	r3, #0
 800ac0c:	b2db      	uxtb	r3, r3
 800ac0e:	e00e      	b.n	800ac2e <HAL_TIM_Base_Init+0x142>
 800ac10:	687b      	ldr	r3, [r7, #4]
 800ac12:	68db      	ldr	r3, [r3, #12]
 800ac14:	2b00      	cmp	r3, #0
 800ac16:	d006      	beq.n	800ac26 <HAL_TIM_Base_Init+0x13a>
 800ac18:	687b      	ldr	r3, [r7, #4]
 800ac1a:	68db      	ldr	r3, [r3, #12]
 800ac1c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ac20:	d201      	bcs.n	800ac26 <HAL_TIM_Base_Init+0x13a>
 800ac22:	2301      	movs	r3, #1
 800ac24:	e000      	b.n	800ac28 <HAL_TIM_Base_Init+0x13c>
 800ac26:	2300      	movs	r3, #0
 800ac28:	f003 0301 	and.w	r3, r3, #1
 800ac2c:	b2db      	uxtb	r3, r3
 800ac2e:	2b00      	cmp	r3, #0
 800ac30:	d104      	bne.n	800ac3c <HAL_TIM_Base_Init+0x150>
 800ac32:	f240 1119 	movw	r1, #281	@ 0x119
 800ac36:	483c      	ldr	r0, [pc, #240]	@ (800ad28 <HAL_TIM_Base_Init+0x23c>)
 800ac38:	f7f6 f9fe 	bl	8001038 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 800ac3c:	687b      	ldr	r3, [r7, #4]
 800ac3e:	699b      	ldr	r3, [r3, #24]
 800ac40:	2b00      	cmp	r3, #0
 800ac42:	d008      	beq.n	800ac56 <HAL_TIM_Base_Init+0x16a>
 800ac44:	687b      	ldr	r3, [r7, #4]
 800ac46:	699b      	ldr	r3, [r3, #24]
 800ac48:	2b80      	cmp	r3, #128	@ 0x80
 800ac4a:	d004      	beq.n	800ac56 <HAL_TIM_Base_Init+0x16a>
 800ac4c:	f44f 718d 	mov.w	r1, #282	@ 0x11a
 800ac50:	4835      	ldr	r0, [pc, #212]	@ (800ad28 <HAL_TIM_Base_Init+0x23c>)
 800ac52:	f7f6 f9f1 	bl	8001038 <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 800ac56:	687b      	ldr	r3, [r7, #4]
 800ac58:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800ac5c:	b2db      	uxtb	r3, r3
 800ac5e:	2b00      	cmp	r3, #0
 800ac60:	d106      	bne.n	800ac70 <HAL_TIM_Base_Init+0x184>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800ac62:	687b      	ldr	r3, [r7, #4]
 800ac64:	2200      	movs	r2, #0
 800ac66:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800ac6a:	6878      	ldr	r0, [r7, #4]
 800ac6c:	f7f6 fb00 	bl	8001270 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ac70:	687b      	ldr	r3, [r7, #4]
 800ac72:	2202      	movs	r2, #2
 800ac74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ac78:	687b      	ldr	r3, [r7, #4]
 800ac7a:	681a      	ldr	r2, [r3, #0]
 800ac7c:	687b      	ldr	r3, [r7, #4]
 800ac7e:	3304      	adds	r3, #4
 800ac80:	4619      	mov	r1, r3
 800ac82:	4610      	mov	r0, r2
 800ac84:	f000 fd3e 	bl	800b704 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800ac88:	687b      	ldr	r3, [r7, #4]
 800ac8a:	2201      	movs	r2, #1
 800ac8c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ac90:	687b      	ldr	r3, [r7, #4]
 800ac92:	2201      	movs	r2, #1
 800ac94:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800ac98:	687b      	ldr	r3, [r7, #4]
 800ac9a:	2201      	movs	r2, #1
 800ac9c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800aca0:	687b      	ldr	r3, [r7, #4]
 800aca2:	2201      	movs	r2, #1
 800aca4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800aca8:	687b      	ldr	r3, [r7, #4]
 800acaa:	2201      	movs	r2, #1
 800acac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800acb0:	687b      	ldr	r3, [r7, #4]
 800acb2:	2201      	movs	r2, #1
 800acb4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800acb8:	687b      	ldr	r3, [r7, #4]
 800acba:	2201      	movs	r2, #1
 800acbc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800acc0:	687b      	ldr	r3, [r7, #4]
 800acc2:	2201      	movs	r2, #1
 800acc4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800acc8:	687b      	ldr	r3, [r7, #4]
 800acca:	2201      	movs	r2, #1
 800accc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800acd0:	687b      	ldr	r3, [r7, #4]
 800acd2:	2201      	movs	r2, #1
 800acd4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800acd8:	687b      	ldr	r3, [r7, #4]
 800acda:	2201      	movs	r2, #1
 800acdc:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800ace0:	687b      	ldr	r3, [r7, #4]
 800ace2:	2201      	movs	r2, #1
 800ace4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800ace8:	2300      	movs	r3, #0
}
 800acea:	4618      	mov	r0, r3
 800acec:	3708      	adds	r7, #8
 800acee:	46bd      	mov	sp, r7
 800acf0:	bd80      	pop	{r7, pc}
 800acf2:	bf00      	nop
 800acf4:	40010000 	.word	0x40010000
 800acf8:	40000400 	.word	0x40000400
 800acfc:	40000800 	.word	0x40000800
 800ad00:	40000c00 	.word	0x40000c00
 800ad04:	40001000 	.word	0x40001000
 800ad08:	40001400 	.word	0x40001400
 800ad0c:	40010400 	.word	0x40010400
 800ad10:	40001800 	.word	0x40001800
 800ad14:	40001c00 	.word	0x40001c00
 800ad18:	40002000 	.word	0x40002000
 800ad1c:	40014000 	.word	0x40014000
 800ad20:	40014400 	.word	0x40014400
 800ad24:	40014800 	.word	0x40014800
 800ad28:	0800dfd8 	.word	0x0800dfd8

0800ad2c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800ad2c:	b580      	push	{r7, lr}
 800ad2e:	b084      	sub	sp, #16
 800ad30:	af00      	add	r7, sp, #0
 800ad32:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800ad34:	687b      	ldr	r3, [r7, #4]
 800ad36:	681b      	ldr	r3, [r3, #0]
 800ad38:	68db      	ldr	r3, [r3, #12]
 800ad3a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800ad3c:	687b      	ldr	r3, [r7, #4]
 800ad3e:	681b      	ldr	r3, [r3, #0]
 800ad40:	691b      	ldr	r3, [r3, #16]
 800ad42:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800ad44:	68bb      	ldr	r3, [r7, #8]
 800ad46:	f003 0302 	and.w	r3, r3, #2
 800ad4a:	2b00      	cmp	r3, #0
 800ad4c:	d020      	beq.n	800ad90 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800ad4e:	68fb      	ldr	r3, [r7, #12]
 800ad50:	f003 0302 	and.w	r3, r3, #2
 800ad54:	2b00      	cmp	r3, #0
 800ad56:	d01b      	beq.n	800ad90 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800ad58:	687b      	ldr	r3, [r7, #4]
 800ad5a:	681b      	ldr	r3, [r3, #0]
 800ad5c:	f06f 0202 	mvn.w	r2, #2
 800ad60:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800ad62:	687b      	ldr	r3, [r7, #4]
 800ad64:	2201      	movs	r2, #1
 800ad66:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800ad68:	687b      	ldr	r3, [r7, #4]
 800ad6a:	681b      	ldr	r3, [r3, #0]
 800ad6c:	699b      	ldr	r3, [r3, #24]
 800ad6e:	f003 0303 	and.w	r3, r3, #3
 800ad72:	2b00      	cmp	r3, #0
 800ad74:	d003      	beq.n	800ad7e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800ad76:	6878      	ldr	r0, [r7, #4]
 800ad78:	f000 fca6 	bl	800b6c8 <HAL_TIM_IC_CaptureCallback>
 800ad7c:	e005      	b.n	800ad8a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800ad7e:	6878      	ldr	r0, [r7, #4]
 800ad80:	f000 fc98 	bl	800b6b4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ad84:	6878      	ldr	r0, [r7, #4]
 800ad86:	f000 fca9 	bl	800b6dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ad8a:	687b      	ldr	r3, [r7, #4]
 800ad8c:	2200      	movs	r2, #0
 800ad8e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800ad90:	68bb      	ldr	r3, [r7, #8]
 800ad92:	f003 0304 	and.w	r3, r3, #4
 800ad96:	2b00      	cmp	r3, #0
 800ad98:	d020      	beq.n	800addc <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800ad9a:	68fb      	ldr	r3, [r7, #12]
 800ad9c:	f003 0304 	and.w	r3, r3, #4
 800ada0:	2b00      	cmp	r3, #0
 800ada2:	d01b      	beq.n	800addc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800ada4:	687b      	ldr	r3, [r7, #4]
 800ada6:	681b      	ldr	r3, [r3, #0]
 800ada8:	f06f 0204 	mvn.w	r2, #4
 800adac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800adae:	687b      	ldr	r3, [r7, #4]
 800adb0:	2202      	movs	r2, #2
 800adb2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800adb4:	687b      	ldr	r3, [r7, #4]
 800adb6:	681b      	ldr	r3, [r3, #0]
 800adb8:	699b      	ldr	r3, [r3, #24]
 800adba:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800adbe:	2b00      	cmp	r3, #0
 800adc0:	d003      	beq.n	800adca <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800adc2:	6878      	ldr	r0, [r7, #4]
 800adc4:	f000 fc80 	bl	800b6c8 <HAL_TIM_IC_CaptureCallback>
 800adc8:	e005      	b.n	800add6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800adca:	6878      	ldr	r0, [r7, #4]
 800adcc:	f000 fc72 	bl	800b6b4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800add0:	6878      	ldr	r0, [r7, #4]
 800add2:	f000 fc83 	bl	800b6dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800add6:	687b      	ldr	r3, [r7, #4]
 800add8:	2200      	movs	r2, #0
 800adda:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800addc:	68bb      	ldr	r3, [r7, #8]
 800adde:	f003 0308 	and.w	r3, r3, #8
 800ade2:	2b00      	cmp	r3, #0
 800ade4:	d020      	beq.n	800ae28 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800ade6:	68fb      	ldr	r3, [r7, #12]
 800ade8:	f003 0308 	and.w	r3, r3, #8
 800adec:	2b00      	cmp	r3, #0
 800adee:	d01b      	beq.n	800ae28 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800adf0:	687b      	ldr	r3, [r7, #4]
 800adf2:	681b      	ldr	r3, [r3, #0]
 800adf4:	f06f 0208 	mvn.w	r2, #8
 800adf8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800adfa:	687b      	ldr	r3, [r7, #4]
 800adfc:	2204      	movs	r2, #4
 800adfe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800ae00:	687b      	ldr	r3, [r7, #4]
 800ae02:	681b      	ldr	r3, [r3, #0]
 800ae04:	69db      	ldr	r3, [r3, #28]
 800ae06:	f003 0303 	and.w	r3, r3, #3
 800ae0a:	2b00      	cmp	r3, #0
 800ae0c:	d003      	beq.n	800ae16 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ae0e:	6878      	ldr	r0, [r7, #4]
 800ae10:	f000 fc5a 	bl	800b6c8 <HAL_TIM_IC_CaptureCallback>
 800ae14:	e005      	b.n	800ae22 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ae16:	6878      	ldr	r0, [r7, #4]
 800ae18:	f000 fc4c 	bl	800b6b4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ae1c:	6878      	ldr	r0, [r7, #4]
 800ae1e:	f000 fc5d 	bl	800b6dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ae22:	687b      	ldr	r3, [r7, #4]
 800ae24:	2200      	movs	r2, #0
 800ae26:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800ae28:	68bb      	ldr	r3, [r7, #8]
 800ae2a:	f003 0310 	and.w	r3, r3, #16
 800ae2e:	2b00      	cmp	r3, #0
 800ae30:	d020      	beq.n	800ae74 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800ae32:	68fb      	ldr	r3, [r7, #12]
 800ae34:	f003 0310 	and.w	r3, r3, #16
 800ae38:	2b00      	cmp	r3, #0
 800ae3a:	d01b      	beq.n	800ae74 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800ae3c:	687b      	ldr	r3, [r7, #4]
 800ae3e:	681b      	ldr	r3, [r3, #0]
 800ae40:	f06f 0210 	mvn.w	r2, #16
 800ae44:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800ae46:	687b      	ldr	r3, [r7, #4]
 800ae48:	2208      	movs	r2, #8
 800ae4a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800ae4c:	687b      	ldr	r3, [r7, #4]
 800ae4e:	681b      	ldr	r3, [r3, #0]
 800ae50:	69db      	ldr	r3, [r3, #28]
 800ae52:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800ae56:	2b00      	cmp	r3, #0
 800ae58:	d003      	beq.n	800ae62 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ae5a:	6878      	ldr	r0, [r7, #4]
 800ae5c:	f000 fc34 	bl	800b6c8 <HAL_TIM_IC_CaptureCallback>
 800ae60:	e005      	b.n	800ae6e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ae62:	6878      	ldr	r0, [r7, #4]
 800ae64:	f000 fc26 	bl	800b6b4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ae68:	6878      	ldr	r0, [r7, #4]
 800ae6a:	f000 fc37 	bl	800b6dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ae6e:	687b      	ldr	r3, [r7, #4]
 800ae70:	2200      	movs	r2, #0
 800ae72:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800ae74:	68bb      	ldr	r3, [r7, #8]
 800ae76:	f003 0301 	and.w	r3, r3, #1
 800ae7a:	2b00      	cmp	r3, #0
 800ae7c:	d00c      	beq.n	800ae98 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800ae7e:	68fb      	ldr	r3, [r7, #12]
 800ae80:	f003 0301 	and.w	r3, r3, #1
 800ae84:	2b00      	cmp	r3, #0
 800ae86:	d007      	beq.n	800ae98 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800ae88:	687b      	ldr	r3, [r7, #4]
 800ae8a:	681b      	ldr	r3, [r3, #0]
 800ae8c:	f06f 0201 	mvn.w	r2, #1
 800ae90:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800ae92:	6878      	ldr	r0, [r7, #4]
 800ae94:	f000 fc04 	bl	800b6a0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800ae98:	68bb      	ldr	r3, [r7, #8]
 800ae9a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ae9e:	2b00      	cmp	r3, #0
 800aea0:	d104      	bne.n	800aeac <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800aea2:	68bb      	ldr	r3, [r7, #8]
 800aea4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800aea8:	2b00      	cmp	r3, #0
 800aeaa:	d00c      	beq.n	800aec6 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800aeac:	68fb      	ldr	r3, [r7, #12]
 800aeae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800aeb2:	2b00      	cmp	r3, #0
 800aeb4:	d007      	beq.n	800aec6 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800aeb6:	687b      	ldr	r3, [r7, #4]
 800aeb8:	681b      	ldr	r3, [r3, #0]
 800aeba:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800aebe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800aec0:	6878      	ldr	r0, [r7, #4]
 800aec2:	f000 fecd 	bl	800bc60 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800aec6:	68bb      	ldr	r3, [r7, #8]
 800aec8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800aecc:	2b00      	cmp	r3, #0
 800aece:	d00c      	beq.n	800aeea <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800aed0:	68fb      	ldr	r3, [r7, #12]
 800aed2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800aed6:	2b00      	cmp	r3, #0
 800aed8:	d007      	beq.n	800aeea <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800aeda:	687b      	ldr	r3, [r7, #4]
 800aedc:	681b      	ldr	r3, [r3, #0]
 800aede:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800aee2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800aee4:	6878      	ldr	r0, [r7, #4]
 800aee6:	f000 fec5 	bl	800bc74 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800aeea:	68bb      	ldr	r3, [r7, #8]
 800aeec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800aef0:	2b00      	cmp	r3, #0
 800aef2:	d00c      	beq.n	800af0e <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800aef4:	68fb      	ldr	r3, [r7, #12]
 800aef6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800aefa:	2b00      	cmp	r3, #0
 800aefc:	d007      	beq.n	800af0e <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800aefe:	687b      	ldr	r3, [r7, #4]
 800af00:	681b      	ldr	r3, [r3, #0]
 800af02:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800af06:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800af08:	6878      	ldr	r0, [r7, #4]
 800af0a:	f000 fbf1 	bl	800b6f0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800af0e:	68bb      	ldr	r3, [r7, #8]
 800af10:	f003 0320 	and.w	r3, r3, #32
 800af14:	2b00      	cmp	r3, #0
 800af16:	d00c      	beq.n	800af32 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800af18:	68fb      	ldr	r3, [r7, #12]
 800af1a:	f003 0320 	and.w	r3, r3, #32
 800af1e:	2b00      	cmp	r3, #0
 800af20:	d007      	beq.n	800af32 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800af22:	687b      	ldr	r3, [r7, #4]
 800af24:	681b      	ldr	r3, [r3, #0]
 800af26:	f06f 0220 	mvn.w	r2, #32
 800af2a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800af2c:	6878      	ldr	r0, [r7, #4]
 800af2e:	f000 fe8d 	bl	800bc4c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800af32:	bf00      	nop
 800af34:	3710      	adds	r7, #16
 800af36:	46bd      	mov	sp, r7
 800af38:	bd80      	pop	{r7, pc}
	...

0800af3c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800af3c:	b580      	push	{r7, lr}
 800af3e:	b084      	sub	sp, #16
 800af40:	af00      	add	r7, sp, #0
 800af42:	6078      	str	r0, [r7, #4]
 800af44:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800af46:	2300      	movs	r3, #0
 800af48:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800af4a:	687b      	ldr	r3, [r7, #4]
 800af4c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800af50:	2b01      	cmp	r3, #1
 800af52:	d101      	bne.n	800af58 <HAL_TIM_ConfigClockSource+0x1c>
 800af54:	2302      	movs	r3, #2
 800af56:	e38e      	b.n	800b676 <HAL_TIM_ConfigClockSource+0x73a>
 800af58:	687b      	ldr	r3, [r7, #4]
 800af5a:	2201      	movs	r2, #1
 800af5c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800af60:	687b      	ldr	r3, [r7, #4]
 800af62:	2202      	movs	r2, #2
 800af64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
 800af68:	683b      	ldr	r3, [r7, #0]
 800af6a:	681b      	ldr	r3, [r3, #0]
 800af6c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800af70:	d029      	beq.n	800afc6 <HAL_TIM_ConfigClockSource+0x8a>
 800af72:	683b      	ldr	r3, [r7, #0]
 800af74:	681b      	ldr	r3, [r3, #0]
 800af76:	2b70      	cmp	r3, #112	@ 0x70
 800af78:	d025      	beq.n	800afc6 <HAL_TIM_ConfigClockSource+0x8a>
 800af7a:	683b      	ldr	r3, [r7, #0]
 800af7c:	681b      	ldr	r3, [r3, #0]
 800af7e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800af82:	d020      	beq.n	800afc6 <HAL_TIM_ConfigClockSource+0x8a>
 800af84:	683b      	ldr	r3, [r7, #0]
 800af86:	681b      	ldr	r3, [r3, #0]
 800af88:	2b40      	cmp	r3, #64	@ 0x40
 800af8a:	d01c      	beq.n	800afc6 <HAL_TIM_ConfigClockSource+0x8a>
 800af8c:	683b      	ldr	r3, [r7, #0]
 800af8e:	681b      	ldr	r3, [r3, #0]
 800af90:	2b50      	cmp	r3, #80	@ 0x50
 800af92:	d018      	beq.n	800afc6 <HAL_TIM_ConfigClockSource+0x8a>
 800af94:	683b      	ldr	r3, [r7, #0]
 800af96:	681b      	ldr	r3, [r3, #0]
 800af98:	2b60      	cmp	r3, #96	@ 0x60
 800af9a:	d014      	beq.n	800afc6 <HAL_TIM_ConfigClockSource+0x8a>
 800af9c:	683b      	ldr	r3, [r7, #0]
 800af9e:	681b      	ldr	r3, [r3, #0]
 800afa0:	2b00      	cmp	r3, #0
 800afa2:	d010      	beq.n	800afc6 <HAL_TIM_ConfigClockSource+0x8a>
 800afa4:	683b      	ldr	r3, [r7, #0]
 800afa6:	681b      	ldr	r3, [r3, #0]
 800afa8:	2b10      	cmp	r3, #16
 800afaa:	d00c      	beq.n	800afc6 <HAL_TIM_ConfigClockSource+0x8a>
 800afac:	683b      	ldr	r3, [r7, #0]
 800afae:	681b      	ldr	r3, [r3, #0]
 800afb0:	2b20      	cmp	r3, #32
 800afb2:	d008      	beq.n	800afc6 <HAL_TIM_ConfigClockSource+0x8a>
 800afb4:	683b      	ldr	r3, [r7, #0]
 800afb6:	681b      	ldr	r3, [r3, #0]
 800afb8:	2b30      	cmp	r3, #48	@ 0x30
 800afba:	d004      	beq.n	800afc6 <HAL_TIM_ConfigClockSource+0x8a>
 800afbc:	f241 5151 	movw	r1, #5457	@ 0x1551
 800afc0:	4868      	ldr	r0, [pc, #416]	@ (800b164 <HAL_TIM_ConfigClockSource+0x228>)
 800afc2:	f7f6 f839 	bl	8001038 <assert_failed>

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800afc6:	687b      	ldr	r3, [r7, #4]
 800afc8:	681b      	ldr	r3, [r3, #0]
 800afca:	689b      	ldr	r3, [r3, #8]
 800afcc:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800afce:	68ba      	ldr	r2, [r7, #8]
 800afd0:	4b65      	ldr	r3, [pc, #404]	@ (800b168 <HAL_TIM_ConfigClockSource+0x22c>)
 800afd2:	4013      	ands	r3, r2
 800afd4:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800afd6:	68bb      	ldr	r3, [r7, #8]
 800afd8:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800afdc:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800afde:	687b      	ldr	r3, [r7, #4]
 800afe0:	681b      	ldr	r3, [r3, #0]
 800afe2:	68ba      	ldr	r2, [r7, #8]
 800afe4:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800afe6:	683b      	ldr	r3, [r7, #0]
 800afe8:	681b      	ldr	r3, [r3, #0]
 800afea:	4a60      	ldr	r2, [pc, #384]	@ (800b16c <HAL_TIM_ConfigClockSource+0x230>)
 800afec:	4293      	cmp	r3, r2
 800afee:	f000 82ff 	beq.w	800b5f0 <HAL_TIM_ConfigClockSource+0x6b4>
 800aff2:	4a5e      	ldr	r2, [pc, #376]	@ (800b16c <HAL_TIM_ConfigClockSource+0x230>)
 800aff4:	4293      	cmp	r3, r2
 800aff6:	f200 8331 	bhi.w	800b65c <HAL_TIM_ConfigClockSource+0x720>
 800affa:	4a5d      	ldr	r2, [pc, #372]	@ (800b170 <HAL_TIM_ConfigClockSource+0x234>)
 800affc:	4293      	cmp	r3, r2
 800affe:	f000 82f7 	beq.w	800b5f0 <HAL_TIM_ConfigClockSource+0x6b4>
 800b002:	4a5b      	ldr	r2, [pc, #364]	@ (800b170 <HAL_TIM_ConfigClockSource+0x234>)
 800b004:	4293      	cmp	r3, r2
 800b006:	f200 8329 	bhi.w	800b65c <HAL_TIM_ConfigClockSource+0x720>
 800b00a:	4a5a      	ldr	r2, [pc, #360]	@ (800b174 <HAL_TIM_ConfigClockSource+0x238>)
 800b00c:	4293      	cmp	r3, r2
 800b00e:	f000 82ef 	beq.w	800b5f0 <HAL_TIM_ConfigClockSource+0x6b4>
 800b012:	4a58      	ldr	r2, [pc, #352]	@ (800b174 <HAL_TIM_ConfigClockSource+0x238>)
 800b014:	4293      	cmp	r3, r2
 800b016:	f200 8321 	bhi.w	800b65c <HAL_TIM_ConfigClockSource+0x720>
 800b01a:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800b01e:	f000 82e7 	beq.w	800b5f0 <HAL_TIM_ConfigClockSource+0x6b4>
 800b022:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800b026:	f200 8319 	bhi.w	800b65c <HAL_TIM_ConfigClockSource+0x720>
 800b02a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b02e:	f000 82df 	beq.w	800b5f0 <HAL_TIM_ConfigClockSource+0x6b4>
 800b032:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b036:	f200 8311 	bhi.w	800b65c <HAL_TIM_ConfigClockSource+0x720>
 800b03a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b03e:	f000 812a 	beq.w	800b296 <HAL_TIM_ConfigClockSource+0x35a>
 800b042:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b046:	f200 8309 	bhi.w	800b65c <HAL_TIM_ConfigClockSource+0x720>
 800b04a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b04e:	d02e      	beq.n	800b0ae <HAL_TIM_ConfigClockSource+0x172>
 800b050:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b054:	f200 8302 	bhi.w	800b65c <HAL_TIM_ConfigClockSource+0x720>
 800b058:	2b70      	cmp	r3, #112	@ 0x70
 800b05a:	f000 80a7 	beq.w	800b1ac <HAL_TIM_ConfigClockSource+0x270>
 800b05e:	2b70      	cmp	r3, #112	@ 0x70
 800b060:	f200 82fc 	bhi.w	800b65c <HAL_TIM_ConfigClockSource+0x720>
 800b064:	2b60      	cmp	r3, #96	@ 0x60
 800b066:	f000 81f3 	beq.w	800b450 <HAL_TIM_ConfigClockSource+0x514>
 800b06a:	2b60      	cmp	r3, #96	@ 0x60
 800b06c:	f200 82f6 	bhi.w	800b65c <HAL_TIM_ConfigClockSource+0x720>
 800b070:	2b50      	cmp	r3, #80	@ 0x50
 800b072:	f000 818d 	beq.w	800b390 <HAL_TIM_ConfigClockSource+0x454>
 800b076:	2b50      	cmp	r3, #80	@ 0x50
 800b078:	f200 82f0 	bhi.w	800b65c <HAL_TIM_ConfigClockSource+0x720>
 800b07c:	2b40      	cmp	r3, #64	@ 0x40
 800b07e:	f000 8257 	beq.w	800b530 <HAL_TIM_ConfigClockSource+0x5f4>
 800b082:	2b40      	cmp	r3, #64	@ 0x40
 800b084:	f200 82ea 	bhi.w	800b65c <HAL_TIM_ConfigClockSource+0x720>
 800b088:	2b30      	cmp	r3, #48	@ 0x30
 800b08a:	f000 82b1 	beq.w	800b5f0 <HAL_TIM_ConfigClockSource+0x6b4>
 800b08e:	2b30      	cmp	r3, #48	@ 0x30
 800b090:	f200 82e4 	bhi.w	800b65c <HAL_TIM_ConfigClockSource+0x720>
 800b094:	2b20      	cmp	r3, #32
 800b096:	f000 82ab 	beq.w	800b5f0 <HAL_TIM_ConfigClockSource+0x6b4>
 800b09a:	2b20      	cmp	r3, #32
 800b09c:	f200 82de 	bhi.w	800b65c <HAL_TIM_ConfigClockSource+0x720>
 800b0a0:	2b00      	cmp	r3, #0
 800b0a2:	f000 82a5 	beq.w	800b5f0 <HAL_TIM_ConfigClockSource+0x6b4>
 800b0a6:	2b10      	cmp	r3, #16
 800b0a8:	f000 82a2 	beq.w	800b5f0 <HAL_TIM_ConfigClockSource+0x6b4>
 800b0ac:	e2d6      	b.n	800b65c <HAL_TIM_ConfigClockSource+0x720>
  {
    case TIM_CLOCKSOURCE_INTERNAL:
    {
      assert_param(IS_TIM_INSTANCE(htim->Instance));
 800b0ae:	687b      	ldr	r3, [r7, #4]
 800b0b0:	681b      	ldr	r3, [r3, #0]
 800b0b2:	4a31      	ldr	r2, [pc, #196]	@ (800b178 <HAL_TIM_ConfigClockSource+0x23c>)
 800b0b4:	4293      	cmp	r3, r2
 800b0b6:	f000 82d4 	beq.w	800b662 <HAL_TIM_ConfigClockSource+0x726>
 800b0ba:	687b      	ldr	r3, [r7, #4]
 800b0bc:	681b      	ldr	r3, [r3, #0]
 800b0be:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b0c2:	f000 82ce 	beq.w	800b662 <HAL_TIM_ConfigClockSource+0x726>
 800b0c6:	687b      	ldr	r3, [r7, #4]
 800b0c8:	681b      	ldr	r3, [r3, #0]
 800b0ca:	4a2c      	ldr	r2, [pc, #176]	@ (800b17c <HAL_TIM_ConfigClockSource+0x240>)
 800b0cc:	4293      	cmp	r3, r2
 800b0ce:	f000 82c8 	beq.w	800b662 <HAL_TIM_ConfigClockSource+0x726>
 800b0d2:	687b      	ldr	r3, [r7, #4]
 800b0d4:	681b      	ldr	r3, [r3, #0]
 800b0d6:	4a2a      	ldr	r2, [pc, #168]	@ (800b180 <HAL_TIM_ConfigClockSource+0x244>)
 800b0d8:	4293      	cmp	r3, r2
 800b0da:	f000 82c2 	beq.w	800b662 <HAL_TIM_ConfigClockSource+0x726>
 800b0de:	687b      	ldr	r3, [r7, #4]
 800b0e0:	681b      	ldr	r3, [r3, #0]
 800b0e2:	4a28      	ldr	r2, [pc, #160]	@ (800b184 <HAL_TIM_ConfigClockSource+0x248>)
 800b0e4:	4293      	cmp	r3, r2
 800b0e6:	f000 82bc 	beq.w	800b662 <HAL_TIM_ConfigClockSource+0x726>
 800b0ea:	687b      	ldr	r3, [r7, #4]
 800b0ec:	681b      	ldr	r3, [r3, #0]
 800b0ee:	4a26      	ldr	r2, [pc, #152]	@ (800b188 <HAL_TIM_ConfigClockSource+0x24c>)
 800b0f0:	4293      	cmp	r3, r2
 800b0f2:	f000 82b6 	beq.w	800b662 <HAL_TIM_ConfigClockSource+0x726>
 800b0f6:	687b      	ldr	r3, [r7, #4]
 800b0f8:	681b      	ldr	r3, [r3, #0]
 800b0fa:	4a24      	ldr	r2, [pc, #144]	@ (800b18c <HAL_TIM_ConfigClockSource+0x250>)
 800b0fc:	4293      	cmp	r3, r2
 800b0fe:	f000 82b0 	beq.w	800b662 <HAL_TIM_ConfigClockSource+0x726>
 800b102:	687b      	ldr	r3, [r7, #4]
 800b104:	681b      	ldr	r3, [r3, #0]
 800b106:	4a22      	ldr	r2, [pc, #136]	@ (800b190 <HAL_TIM_ConfigClockSource+0x254>)
 800b108:	4293      	cmp	r3, r2
 800b10a:	f000 82aa 	beq.w	800b662 <HAL_TIM_ConfigClockSource+0x726>
 800b10e:	687b      	ldr	r3, [r7, #4]
 800b110:	681b      	ldr	r3, [r3, #0]
 800b112:	4a20      	ldr	r2, [pc, #128]	@ (800b194 <HAL_TIM_ConfigClockSource+0x258>)
 800b114:	4293      	cmp	r3, r2
 800b116:	f000 82a4 	beq.w	800b662 <HAL_TIM_ConfigClockSource+0x726>
 800b11a:	687b      	ldr	r3, [r7, #4]
 800b11c:	681b      	ldr	r3, [r3, #0]
 800b11e:	4a1e      	ldr	r2, [pc, #120]	@ (800b198 <HAL_TIM_ConfigClockSource+0x25c>)
 800b120:	4293      	cmp	r3, r2
 800b122:	f000 829e 	beq.w	800b662 <HAL_TIM_ConfigClockSource+0x726>
 800b126:	687b      	ldr	r3, [r7, #4]
 800b128:	681b      	ldr	r3, [r3, #0]
 800b12a:	4a1c      	ldr	r2, [pc, #112]	@ (800b19c <HAL_TIM_ConfigClockSource+0x260>)
 800b12c:	4293      	cmp	r3, r2
 800b12e:	f000 8298 	beq.w	800b662 <HAL_TIM_ConfigClockSource+0x726>
 800b132:	687b      	ldr	r3, [r7, #4]
 800b134:	681b      	ldr	r3, [r3, #0]
 800b136:	4a1a      	ldr	r2, [pc, #104]	@ (800b1a0 <HAL_TIM_ConfigClockSource+0x264>)
 800b138:	4293      	cmp	r3, r2
 800b13a:	f000 8292 	beq.w	800b662 <HAL_TIM_ConfigClockSource+0x726>
 800b13e:	687b      	ldr	r3, [r7, #4]
 800b140:	681b      	ldr	r3, [r3, #0]
 800b142:	4a18      	ldr	r2, [pc, #96]	@ (800b1a4 <HAL_TIM_ConfigClockSource+0x268>)
 800b144:	4293      	cmp	r3, r2
 800b146:	f000 828c 	beq.w	800b662 <HAL_TIM_ConfigClockSource+0x726>
 800b14a:	687b      	ldr	r3, [r7, #4]
 800b14c:	681b      	ldr	r3, [r3, #0]
 800b14e:	4a16      	ldr	r2, [pc, #88]	@ (800b1a8 <HAL_TIM_ConfigClockSource+0x26c>)
 800b150:	4293      	cmp	r3, r2
 800b152:	f000 8286 	beq.w	800b662 <HAL_TIM_ConfigClockSource+0x726>
 800b156:	f241 515d 	movw	r1, #5469	@ 0x155d
 800b15a:	4802      	ldr	r0, [pc, #8]	@ (800b164 <HAL_TIM_ConfigClockSource+0x228>)
 800b15c:	f7f5 ff6c 	bl	8001038 <assert_failed>
      break;
 800b160:	e27f      	b.n	800b662 <HAL_TIM_ConfigClockSource+0x726>
 800b162:	bf00      	nop
 800b164:	0800dfd8 	.word	0x0800dfd8
 800b168:	ffceff88 	.word	0xffceff88
 800b16c:	00100040 	.word	0x00100040
 800b170:	00100030 	.word	0x00100030
 800b174:	00100020 	.word	0x00100020
 800b178:	40010000 	.word	0x40010000
 800b17c:	40000400 	.word	0x40000400
 800b180:	40000800 	.word	0x40000800
 800b184:	40000c00 	.word	0x40000c00
 800b188:	40001000 	.word	0x40001000
 800b18c:	40001400 	.word	0x40001400
 800b190:	40010400 	.word	0x40010400
 800b194:	40001800 	.word	0x40001800
 800b198:	40001c00 	.word	0x40001c00
 800b19c:	40002000 	.word	0x40002000
 800b1a0:	40014000 	.word	0x40014000
 800b1a4:	40014400 	.word	0x40014400
 800b1a8:	40014800 	.word	0x40014800
    }

    case TIM_CLOCKSOURCE_ETRMODE1:
    {
      /* Check whether or not the timer instance supports external trigger input mode 1 (ETRF)*/
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
 800b1ac:	687b      	ldr	r3, [r7, #4]
 800b1ae:	681b      	ldr	r3, [r3, #0]
 800b1b0:	4a71      	ldr	r2, [pc, #452]	@ (800b378 <HAL_TIM_ConfigClockSource+0x43c>)
 800b1b2:	4293      	cmp	r3, r2
 800b1b4:	d01d      	beq.n	800b1f2 <HAL_TIM_ConfigClockSource+0x2b6>
 800b1b6:	687b      	ldr	r3, [r7, #4]
 800b1b8:	681b      	ldr	r3, [r3, #0]
 800b1ba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b1be:	d018      	beq.n	800b1f2 <HAL_TIM_ConfigClockSource+0x2b6>
 800b1c0:	687b      	ldr	r3, [r7, #4]
 800b1c2:	681b      	ldr	r3, [r3, #0]
 800b1c4:	4a6d      	ldr	r2, [pc, #436]	@ (800b37c <HAL_TIM_ConfigClockSource+0x440>)
 800b1c6:	4293      	cmp	r3, r2
 800b1c8:	d013      	beq.n	800b1f2 <HAL_TIM_ConfigClockSource+0x2b6>
 800b1ca:	687b      	ldr	r3, [r7, #4]
 800b1cc:	681b      	ldr	r3, [r3, #0]
 800b1ce:	4a6c      	ldr	r2, [pc, #432]	@ (800b380 <HAL_TIM_ConfigClockSource+0x444>)
 800b1d0:	4293      	cmp	r3, r2
 800b1d2:	d00e      	beq.n	800b1f2 <HAL_TIM_ConfigClockSource+0x2b6>
 800b1d4:	687b      	ldr	r3, [r7, #4]
 800b1d6:	681b      	ldr	r3, [r3, #0]
 800b1d8:	4a6a      	ldr	r2, [pc, #424]	@ (800b384 <HAL_TIM_ConfigClockSource+0x448>)
 800b1da:	4293      	cmp	r3, r2
 800b1dc:	d009      	beq.n	800b1f2 <HAL_TIM_ConfigClockSource+0x2b6>
 800b1de:	687b      	ldr	r3, [r7, #4]
 800b1e0:	681b      	ldr	r3, [r3, #0]
 800b1e2:	4a69      	ldr	r2, [pc, #420]	@ (800b388 <HAL_TIM_ConfigClockSource+0x44c>)
 800b1e4:	4293      	cmp	r3, r2
 800b1e6:	d004      	beq.n	800b1f2 <HAL_TIM_ConfigClockSource+0x2b6>
 800b1e8:	f241 5164 	movw	r1, #5476	@ 0x1564
 800b1ec:	4867      	ldr	r0, [pc, #412]	@ (800b38c <HAL_TIM_ConfigClockSource+0x450>)
 800b1ee:	f7f5 ff23 	bl	8001038 <assert_failed>

      /* Check ETR input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 800b1f2:	683b      	ldr	r3, [r7, #0]
 800b1f4:	689b      	ldr	r3, [r3, #8]
 800b1f6:	2b00      	cmp	r3, #0
 800b1f8:	d013      	beq.n	800b222 <HAL_TIM_ConfigClockSource+0x2e6>
 800b1fa:	683b      	ldr	r3, [r7, #0]
 800b1fc:	689b      	ldr	r3, [r3, #8]
 800b1fe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b202:	d00e      	beq.n	800b222 <HAL_TIM_ConfigClockSource+0x2e6>
 800b204:	683b      	ldr	r3, [r7, #0]
 800b206:	689b      	ldr	r3, [r3, #8]
 800b208:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b20c:	d009      	beq.n	800b222 <HAL_TIM_ConfigClockSource+0x2e6>
 800b20e:	683b      	ldr	r3, [r7, #0]
 800b210:	689b      	ldr	r3, [r3, #8]
 800b212:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800b216:	d004      	beq.n	800b222 <HAL_TIM_ConfigClockSource+0x2e6>
 800b218:	f241 5167 	movw	r1, #5479	@ 0x1567
 800b21c:	485b      	ldr	r0, [pc, #364]	@ (800b38c <HAL_TIM_ConfigClockSource+0x450>)
 800b21e:	f7f5 ff0b 	bl	8001038 <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800b222:	683b      	ldr	r3, [r7, #0]
 800b224:	685b      	ldr	r3, [r3, #4]
 800b226:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b22a:	d014      	beq.n	800b256 <HAL_TIM_ConfigClockSource+0x31a>
 800b22c:	683b      	ldr	r3, [r7, #0]
 800b22e:	685b      	ldr	r3, [r3, #4]
 800b230:	2b00      	cmp	r3, #0
 800b232:	d010      	beq.n	800b256 <HAL_TIM_ConfigClockSource+0x31a>
 800b234:	683b      	ldr	r3, [r7, #0]
 800b236:	685b      	ldr	r3, [r3, #4]
 800b238:	2b00      	cmp	r3, #0
 800b23a:	d00c      	beq.n	800b256 <HAL_TIM_ConfigClockSource+0x31a>
 800b23c:	683b      	ldr	r3, [r7, #0]
 800b23e:	685b      	ldr	r3, [r3, #4]
 800b240:	2b02      	cmp	r3, #2
 800b242:	d008      	beq.n	800b256 <HAL_TIM_ConfigClockSource+0x31a>
 800b244:	683b      	ldr	r3, [r7, #0]
 800b246:	685b      	ldr	r3, [r3, #4]
 800b248:	2b0a      	cmp	r3, #10
 800b24a:	d004      	beq.n	800b256 <HAL_TIM_ConfigClockSource+0x31a>
 800b24c:	f241 5168 	movw	r1, #5480	@ 0x1568
 800b250:	484e      	ldr	r0, [pc, #312]	@ (800b38c <HAL_TIM_ConfigClockSource+0x450>)
 800b252:	f7f5 fef1 	bl	8001038 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800b256:	683b      	ldr	r3, [r7, #0]
 800b258:	68db      	ldr	r3, [r3, #12]
 800b25a:	2b0f      	cmp	r3, #15
 800b25c:	d904      	bls.n	800b268 <HAL_TIM_ConfigClockSource+0x32c>
 800b25e:	f241 5169 	movw	r1, #5481	@ 0x1569
 800b262:	484a      	ldr	r0, [pc, #296]	@ (800b38c <HAL_TIM_ConfigClockSource+0x450>)
 800b264:	f7f5 fee8 	bl	8001038 <assert_failed>

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800b268:	687b      	ldr	r3, [r7, #4]
 800b26a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800b26c:	683b      	ldr	r3, [r7, #0]
 800b26e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800b270:	683b      	ldr	r3, [r7, #0]
 800b272:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800b274:	683b      	ldr	r3, [r7, #0]
 800b276:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800b278:	f000 fb62 	bl	800b940 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800b27c:	687b      	ldr	r3, [r7, #4]
 800b27e:	681b      	ldr	r3, [r3, #0]
 800b280:	689b      	ldr	r3, [r3, #8]
 800b282:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800b284:	68bb      	ldr	r3, [r7, #8]
 800b286:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800b28a:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800b28c:	687b      	ldr	r3, [r7, #4]
 800b28e:	681b      	ldr	r3, [r3, #0]
 800b290:	68ba      	ldr	r2, [r7, #8]
 800b292:	609a      	str	r2, [r3, #8]
      break;
 800b294:	e1e6      	b.n	800b664 <HAL_TIM_ConfigClockSource+0x728>
    }

    case TIM_CLOCKSOURCE_ETRMODE2:
    {
      /* Check whether or not the timer instance supports external trigger input mode 2 (ETRF)*/
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(htim->Instance));
 800b296:	687b      	ldr	r3, [r7, #4]
 800b298:	681b      	ldr	r3, [r3, #0]
 800b29a:	4a37      	ldr	r2, [pc, #220]	@ (800b378 <HAL_TIM_ConfigClockSource+0x43c>)
 800b29c:	4293      	cmp	r3, r2
 800b29e:	d01d      	beq.n	800b2dc <HAL_TIM_ConfigClockSource+0x3a0>
 800b2a0:	687b      	ldr	r3, [r7, #4]
 800b2a2:	681b      	ldr	r3, [r3, #0]
 800b2a4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b2a8:	d018      	beq.n	800b2dc <HAL_TIM_ConfigClockSource+0x3a0>
 800b2aa:	687b      	ldr	r3, [r7, #4]
 800b2ac:	681b      	ldr	r3, [r3, #0]
 800b2ae:	4a33      	ldr	r2, [pc, #204]	@ (800b37c <HAL_TIM_ConfigClockSource+0x440>)
 800b2b0:	4293      	cmp	r3, r2
 800b2b2:	d013      	beq.n	800b2dc <HAL_TIM_ConfigClockSource+0x3a0>
 800b2b4:	687b      	ldr	r3, [r7, #4]
 800b2b6:	681b      	ldr	r3, [r3, #0]
 800b2b8:	4a31      	ldr	r2, [pc, #196]	@ (800b380 <HAL_TIM_ConfigClockSource+0x444>)
 800b2ba:	4293      	cmp	r3, r2
 800b2bc:	d00e      	beq.n	800b2dc <HAL_TIM_ConfigClockSource+0x3a0>
 800b2be:	687b      	ldr	r3, [r7, #4]
 800b2c0:	681b      	ldr	r3, [r3, #0]
 800b2c2:	4a30      	ldr	r2, [pc, #192]	@ (800b384 <HAL_TIM_ConfigClockSource+0x448>)
 800b2c4:	4293      	cmp	r3, r2
 800b2c6:	d009      	beq.n	800b2dc <HAL_TIM_ConfigClockSource+0x3a0>
 800b2c8:	687b      	ldr	r3, [r7, #4]
 800b2ca:	681b      	ldr	r3, [r3, #0]
 800b2cc:	4a2e      	ldr	r2, [pc, #184]	@ (800b388 <HAL_TIM_ConfigClockSource+0x44c>)
 800b2ce:	4293      	cmp	r3, r2
 800b2d0:	d004      	beq.n	800b2dc <HAL_TIM_ConfigClockSource+0x3a0>
 800b2d2:	f241 517c 	movw	r1, #5500	@ 0x157c
 800b2d6:	482d      	ldr	r0, [pc, #180]	@ (800b38c <HAL_TIM_ConfigClockSource+0x450>)
 800b2d8:	f7f5 feae 	bl	8001038 <assert_failed>

      /* Check ETR input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 800b2dc:	683b      	ldr	r3, [r7, #0]
 800b2de:	689b      	ldr	r3, [r3, #8]
 800b2e0:	2b00      	cmp	r3, #0
 800b2e2:	d013      	beq.n	800b30c <HAL_TIM_ConfigClockSource+0x3d0>
 800b2e4:	683b      	ldr	r3, [r7, #0]
 800b2e6:	689b      	ldr	r3, [r3, #8]
 800b2e8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b2ec:	d00e      	beq.n	800b30c <HAL_TIM_ConfigClockSource+0x3d0>
 800b2ee:	683b      	ldr	r3, [r7, #0]
 800b2f0:	689b      	ldr	r3, [r3, #8]
 800b2f2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b2f6:	d009      	beq.n	800b30c <HAL_TIM_ConfigClockSource+0x3d0>
 800b2f8:	683b      	ldr	r3, [r7, #0]
 800b2fa:	689b      	ldr	r3, [r3, #8]
 800b2fc:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800b300:	d004      	beq.n	800b30c <HAL_TIM_ConfigClockSource+0x3d0>
 800b302:	f241 517f 	movw	r1, #5503	@ 0x157f
 800b306:	4821      	ldr	r0, [pc, #132]	@ (800b38c <HAL_TIM_ConfigClockSource+0x450>)
 800b308:	f7f5 fe96 	bl	8001038 <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800b30c:	683b      	ldr	r3, [r7, #0]
 800b30e:	685b      	ldr	r3, [r3, #4]
 800b310:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b314:	d014      	beq.n	800b340 <HAL_TIM_ConfigClockSource+0x404>
 800b316:	683b      	ldr	r3, [r7, #0]
 800b318:	685b      	ldr	r3, [r3, #4]
 800b31a:	2b00      	cmp	r3, #0
 800b31c:	d010      	beq.n	800b340 <HAL_TIM_ConfigClockSource+0x404>
 800b31e:	683b      	ldr	r3, [r7, #0]
 800b320:	685b      	ldr	r3, [r3, #4]
 800b322:	2b00      	cmp	r3, #0
 800b324:	d00c      	beq.n	800b340 <HAL_TIM_ConfigClockSource+0x404>
 800b326:	683b      	ldr	r3, [r7, #0]
 800b328:	685b      	ldr	r3, [r3, #4]
 800b32a:	2b02      	cmp	r3, #2
 800b32c:	d008      	beq.n	800b340 <HAL_TIM_ConfigClockSource+0x404>
 800b32e:	683b      	ldr	r3, [r7, #0]
 800b330:	685b      	ldr	r3, [r3, #4]
 800b332:	2b0a      	cmp	r3, #10
 800b334:	d004      	beq.n	800b340 <HAL_TIM_ConfigClockSource+0x404>
 800b336:	f44f 51ac 	mov.w	r1, #5504	@ 0x1580
 800b33a:	4814      	ldr	r0, [pc, #80]	@ (800b38c <HAL_TIM_ConfigClockSource+0x450>)
 800b33c:	f7f5 fe7c 	bl	8001038 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800b340:	683b      	ldr	r3, [r7, #0]
 800b342:	68db      	ldr	r3, [r3, #12]
 800b344:	2b0f      	cmp	r3, #15
 800b346:	d904      	bls.n	800b352 <HAL_TIM_ConfigClockSource+0x416>
 800b348:	f241 5181 	movw	r1, #5505	@ 0x1581
 800b34c:	480f      	ldr	r0, [pc, #60]	@ (800b38c <HAL_TIM_ConfigClockSource+0x450>)
 800b34e:	f7f5 fe73 	bl	8001038 <assert_failed>

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800b352:	687b      	ldr	r3, [r7, #4]
 800b354:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800b356:	683b      	ldr	r3, [r7, #0]
 800b358:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800b35a:	683b      	ldr	r3, [r7, #0]
 800b35c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800b35e:	683b      	ldr	r3, [r7, #0]
 800b360:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800b362:	f000 faed 	bl	800b940 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800b366:	687b      	ldr	r3, [r7, #4]
 800b368:	681b      	ldr	r3, [r3, #0]
 800b36a:	689a      	ldr	r2, [r3, #8]
 800b36c:	687b      	ldr	r3, [r7, #4]
 800b36e:	681b      	ldr	r3, [r3, #0]
 800b370:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800b374:	609a      	str	r2, [r3, #8]
      break;
 800b376:	e175      	b.n	800b664 <HAL_TIM_ConfigClockSource+0x728>
 800b378:	40010000 	.word	0x40010000
 800b37c:	40000400 	.word	0x40000400
 800b380:	40000800 	.word	0x40000800
 800b384:	40000c00 	.word	0x40000c00
 800b388:	40010400 	.word	0x40010400
 800b38c:	0800dfd8 	.word	0x0800dfd8
    }

    case TIM_CLOCKSOURCE_TI1:
    {
      /* Check whether or not the timer instance supports external clock mode 1 */
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 800b390:	687b      	ldr	r3, [r7, #4]
 800b392:	681b      	ldr	r3, [r3, #0]
 800b394:	4a5e      	ldr	r2, [pc, #376]	@ (800b510 <HAL_TIM_ConfigClockSource+0x5d4>)
 800b396:	4293      	cmp	r3, r2
 800b398:	d027      	beq.n	800b3ea <HAL_TIM_ConfigClockSource+0x4ae>
 800b39a:	687b      	ldr	r3, [r7, #4]
 800b39c:	681b      	ldr	r3, [r3, #0]
 800b39e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b3a2:	d022      	beq.n	800b3ea <HAL_TIM_ConfigClockSource+0x4ae>
 800b3a4:	687b      	ldr	r3, [r7, #4]
 800b3a6:	681b      	ldr	r3, [r3, #0]
 800b3a8:	4a5a      	ldr	r2, [pc, #360]	@ (800b514 <HAL_TIM_ConfigClockSource+0x5d8>)
 800b3aa:	4293      	cmp	r3, r2
 800b3ac:	d01d      	beq.n	800b3ea <HAL_TIM_ConfigClockSource+0x4ae>
 800b3ae:	687b      	ldr	r3, [r7, #4]
 800b3b0:	681b      	ldr	r3, [r3, #0]
 800b3b2:	4a59      	ldr	r2, [pc, #356]	@ (800b518 <HAL_TIM_ConfigClockSource+0x5dc>)
 800b3b4:	4293      	cmp	r3, r2
 800b3b6:	d018      	beq.n	800b3ea <HAL_TIM_ConfigClockSource+0x4ae>
 800b3b8:	687b      	ldr	r3, [r7, #4]
 800b3ba:	681b      	ldr	r3, [r3, #0]
 800b3bc:	4a57      	ldr	r2, [pc, #348]	@ (800b51c <HAL_TIM_ConfigClockSource+0x5e0>)
 800b3be:	4293      	cmp	r3, r2
 800b3c0:	d013      	beq.n	800b3ea <HAL_TIM_ConfigClockSource+0x4ae>
 800b3c2:	687b      	ldr	r3, [r7, #4]
 800b3c4:	681b      	ldr	r3, [r3, #0]
 800b3c6:	4a56      	ldr	r2, [pc, #344]	@ (800b520 <HAL_TIM_ConfigClockSource+0x5e4>)
 800b3c8:	4293      	cmp	r3, r2
 800b3ca:	d00e      	beq.n	800b3ea <HAL_TIM_ConfigClockSource+0x4ae>
 800b3cc:	687b      	ldr	r3, [r7, #4]
 800b3ce:	681b      	ldr	r3, [r3, #0]
 800b3d0:	4a54      	ldr	r2, [pc, #336]	@ (800b524 <HAL_TIM_ConfigClockSource+0x5e8>)
 800b3d2:	4293      	cmp	r3, r2
 800b3d4:	d009      	beq.n	800b3ea <HAL_TIM_ConfigClockSource+0x4ae>
 800b3d6:	687b      	ldr	r3, [r7, #4]
 800b3d8:	681b      	ldr	r3, [r3, #0]
 800b3da:	4a53      	ldr	r2, [pc, #332]	@ (800b528 <HAL_TIM_ConfigClockSource+0x5ec>)
 800b3dc:	4293      	cmp	r3, r2
 800b3de:	d004      	beq.n	800b3ea <HAL_TIM_ConfigClockSource+0x4ae>
 800b3e0:	f241 5190 	movw	r1, #5520	@ 0x1590
 800b3e4:	4851      	ldr	r0, [pc, #324]	@ (800b52c <HAL_TIM_ConfigClockSource+0x5f0>)
 800b3e6:	f7f5 fe27 	bl	8001038 <assert_failed>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800b3ea:	683b      	ldr	r3, [r7, #0]
 800b3ec:	685b      	ldr	r3, [r3, #4]
 800b3ee:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b3f2:	d014      	beq.n	800b41e <HAL_TIM_ConfigClockSource+0x4e2>
 800b3f4:	683b      	ldr	r3, [r7, #0]
 800b3f6:	685b      	ldr	r3, [r3, #4]
 800b3f8:	2b00      	cmp	r3, #0
 800b3fa:	d010      	beq.n	800b41e <HAL_TIM_ConfigClockSource+0x4e2>
 800b3fc:	683b      	ldr	r3, [r7, #0]
 800b3fe:	685b      	ldr	r3, [r3, #4]
 800b400:	2b00      	cmp	r3, #0
 800b402:	d00c      	beq.n	800b41e <HAL_TIM_ConfigClockSource+0x4e2>
 800b404:	683b      	ldr	r3, [r7, #0]
 800b406:	685b      	ldr	r3, [r3, #4]
 800b408:	2b02      	cmp	r3, #2
 800b40a:	d008      	beq.n	800b41e <HAL_TIM_ConfigClockSource+0x4e2>
 800b40c:	683b      	ldr	r3, [r7, #0]
 800b40e:	685b      	ldr	r3, [r3, #4]
 800b410:	2b0a      	cmp	r3, #10
 800b412:	d004      	beq.n	800b41e <HAL_TIM_ConfigClockSource+0x4e2>
 800b414:	f241 5193 	movw	r1, #5523	@ 0x1593
 800b418:	4844      	ldr	r0, [pc, #272]	@ (800b52c <HAL_TIM_ConfigClockSource+0x5f0>)
 800b41a:	f7f5 fe0d 	bl	8001038 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800b41e:	683b      	ldr	r3, [r7, #0]
 800b420:	68db      	ldr	r3, [r3, #12]
 800b422:	2b0f      	cmp	r3, #15
 800b424:	d904      	bls.n	800b430 <HAL_TIM_ConfigClockSource+0x4f4>
 800b426:	f241 5194 	movw	r1, #5524	@ 0x1594
 800b42a:	4840      	ldr	r0, [pc, #256]	@ (800b52c <HAL_TIM_ConfigClockSource+0x5f0>)
 800b42c:	f7f5 fe04 	bl	8001038 <assert_failed>

      TIM_TI1_ConfigInputStage(htim->Instance,
 800b430:	687b      	ldr	r3, [r7, #4]
 800b432:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800b434:	683b      	ldr	r3, [r7, #0]
 800b436:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800b438:	683b      	ldr	r3, [r7, #0]
 800b43a:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800b43c:	461a      	mov	r2, r3
 800b43e:	f000 fa01 	bl	800b844 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800b442:	687b      	ldr	r3, [r7, #4]
 800b444:	681b      	ldr	r3, [r3, #0]
 800b446:	2150      	movs	r1, #80	@ 0x50
 800b448:	4618      	mov	r0, r3
 800b44a:	f000 fa5b 	bl	800b904 <TIM_ITRx_SetConfig>
      break;
 800b44e:	e109      	b.n	800b664 <HAL_TIM_ConfigClockSource+0x728>
    }

    case TIM_CLOCKSOURCE_TI2:
    {
      /* Check whether or not the timer instance supports external clock mode 1 (ETRF)*/
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 800b450:	687b      	ldr	r3, [r7, #4]
 800b452:	681b      	ldr	r3, [r3, #0]
 800b454:	4a2e      	ldr	r2, [pc, #184]	@ (800b510 <HAL_TIM_ConfigClockSource+0x5d4>)
 800b456:	4293      	cmp	r3, r2
 800b458:	d027      	beq.n	800b4aa <HAL_TIM_ConfigClockSource+0x56e>
 800b45a:	687b      	ldr	r3, [r7, #4]
 800b45c:	681b      	ldr	r3, [r3, #0]
 800b45e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b462:	d022      	beq.n	800b4aa <HAL_TIM_ConfigClockSource+0x56e>
 800b464:	687b      	ldr	r3, [r7, #4]
 800b466:	681b      	ldr	r3, [r3, #0]
 800b468:	4a2a      	ldr	r2, [pc, #168]	@ (800b514 <HAL_TIM_ConfigClockSource+0x5d8>)
 800b46a:	4293      	cmp	r3, r2
 800b46c:	d01d      	beq.n	800b4aa <HAL_TIM_ConfigClockSource+0x56e>
 800b46e:	687b      	ldr	r3, [r7, #4]
 800b470:	681b      	ldr	r3, [r3, #0]
 800b472:	4a29      	ldr	r2, [pc, #164]	@ (800b518 <HAL_TIM_ConfigClockSource+0x5dc>)
 800b474:	4293      	cmp	r3, r2
 800b476:	d018      	beq.n	800b4aa <HAL_TIM_ConfigClockSource+0x56e>
 800b478:	687b      	ldr	r3, [r7, #4]
 800b47a:	681b      	ldr	r3, [r3, #0]
 800b47c:	4a27      	ldr	r2, [pc, #156]	@ (800b51c <HAL_TIM_ConfigClockSource+0x5e0>)
 800b47e:	4293      	cmp	r3, r2
 800b480:	d013      	beq.n	800b4aa <HAL_TIM_ConfigClockSource+0x56e>
 800b482:	687b      	ldr	r3, [r7, #4]
 800b484:	681b      	ldr	r3, [r3, #0]
 800b486:	4a26      	ldr	r2, [pc, #152]	@ (800b520 <HAL_TIM_ConfigClockSource+0x5e4>)
 800b488:	4293      	cmp	r3, r2
 800b48a:	d00e      	beq.n	800b4aa <HAL_TIM_ConfigClockSource+0x56e>
 800b48c:	687b      	ldr	r3, [r7, #4]
 800b48e:	681b      	ldr	r3, [r3, #0]
 800b490:	4a24      	ldr	r2, [pc, #144]	@ (800b524 <HAL_TIM_ConfigClockSource+0x5e8>)
 800b492:	4293      	cmp	r3, r2
 800b494:	d009      	beq.n	800b4aa <HAL_TIM_ConfigClockSource+0x56e>
 800b496:	687b      	ldr	r3, [r7, #4]
 800b498:	681b      	ldr	r3, [r3, #0]
 800b49a:	4a23      	ldr	r2, [pc, #140]	@ (800b528 <HAL_TIM_ConfigClockSource+0x5ec>)
 800b49c:	4293      	cmp	r3, r2
 800b49e:	d004      	beq.n	800b4aa <HAL_TIM_ConfigClockSource+0x56e>
 800b4a0:	f44f 51ad 	mov.w	r1, #5536	@ 0x15a0
 800b4a4:	4821      	ldr	r0, [pc, #132]	@ (800b52c <HAL_TIM_ConfigClockSource+0x5f0>)
 800b4a6:	f7f5 fdc7 	bl	8001038 <assert_failed>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800b4aa:	683b      	ldr	r3, [r7, #0]
 800b4ac:	685b      	ldr	r3, [r3, #4]
 800b4ae:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b4b2:	d014      	beq.n	800b4de <HAL_TIM_ConfigClockSource+0x5a2>
 800b4b4:	683b      	ldr	r3, [r7, #0]
 800b4b6:	685b      	ldr	r3, [r3, #4]
 800b4b8:	2b00      	cmp	r3, #0
 800b4ba:	d010      	beq.n	800b4de <HAL_TIM_ConfigClockSource+0x5a2>
 800b4bc:	683b      	ldr	r3, [r7, #0]
 800b4be:	685b      	ldr	r3, [r3, #4]
 800b4c0:	2b00      	cmp	r3, #0
 800b4c2:	d00c      	beq.n	800b4de <HAL_TIM_ConfigClockSource+0x5a2>
 800b4c4:	683b      	ldr	r3, [r7, #0]
 800b4c6:	685b      	ldr	r3, [r3, #4]
 800b4c8:	2b02      	cmp	r3, #2
 800b4ca:	d008      	beq.n	800b4de <HAL_TIM_ConfigClockSource+0x5a2>
 800b4cc:	683b      	ldr	r3, [r7, #0]
 800b4ce:	685b      	ldr	r3, [r3, #4]
 800b4d0:	2b0a      	cmp	r3, #10
 800b4d2:	d004      	beq.n	800b4de <HAL_TIM_ConfigClockSource+0x5a2>
 800b4d4:	f241 51a3 	movw	r1, #5539	@ 0x15a3
 800b4d8:	4814      	ldr	r0, [pc, #80]	@ (800b52c <HAL_TIM_ConfigClockSource+0x5f0>)
 800b4da:	f7f5 fdad 	bl	8001038 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800b4de:	683b      	ldr	r3, [r7, #0]
 800b4e0:	68db      	ldr	r3, [r3, #12]
 800b4e2:	2b0f      	cmp	r3, #15
 800b4e4:	d904      	bls.n	800b4f0 <HAL_TIM_ConfigClockSource+0x5b4>
 800b4e6:	f241 51a4 	movw	r1, #5540	@ 0x15a4
 800b4ea:	4810      	ldr	r0, [pc, #64]	@ (800b52c <HAL_TIM_ConfigClockSource+0x5f0>)
 800b4ec:	f7f5 fda4 	bl	8001038 <assert_failed>

      TIM_TI2_ConfigInputStage(htim->Instance,
 800b4f0:	687b      	ldr	r3, [r7, #4]
 800b4f2:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800b4f4:	683b      	ldr	r3, [r7, #0]
 800b4f6:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800b4f8:	683b      	ldr	r3, [r7, #0]
 800b4fa:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800b4fc:	461a      	mov	r2, r3
 800b4fe:	f000 f9d0 	bl	800b8a2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800b502:	687b      	ldr	r3, [r7, #4]
 800b504:	681b      	ldr	r3, [r3, #0]
 800b506:	2160      	movs	r1, #96	@ 0x60
 800b508:	4618      	mov	r0, r3
 800b50a:	f000 f9fb 	bl	800b904 <TIM_ITRx_SetConfig>
      break;
 800b50e:	e0a9      	b.n	800b664 <HAL_TIM_ConfigClockSource+0x728>
 800b510:	40010000 	.word	0x40010000
 800b514:	40000400 	.word	0x40000400
 800b518:	40000800 	.word	0x40000800
 800b51c:	40000c00 	.word	0x40000c00
 800b520:	40010400 	.word	0x40010400
 800b524:	40001800 	.word	0x40001800
 800b528:	40014000 	.word	0x40014000
 800b52c:	0800dfd8 	.word	0x0800dfd8
    }

    case TIM_CLOCKSOURCE_TI1ED:
    {
      /* Check whether or not the timer instance supports external clock mode 1 */
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 800b530:	687b      	ldr	r3, [r7, #4]
 800b532:	681b      	ldr	r3, [r3, #0]
 800b534:	4a52      	ldr	r2, [pc, #328]	@ (800b680 <HAL_TIM_ConfigClockSource+0x744>)
 800b536:	4293      	cmp	r3, r2
 800b538:	d027      	beq.n	800b58a <HAL_TIM_ConfigClockSource+0x64e>
 800b53a:	687b      	ldr	r3, [r7, #4]
 800b53c:	681b      	ldr	r3, [r3, #0]
 800b53e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b542:	d022      	beq.n	800b58a <HAL_TIM_ConfigClockSource+0x64e>
 800b544:	687b      	ldr	r3, [r7, #4]
 800b546:	681b      	ldr	r3, [r3, #0]
 800b548:	4a4e      	ldr	r2, [pc, #312]	@ (800b684 <HAL_TIM_ConfigClockSource+0x748>)
 800b54a:	4293      	cmp	r3, r2
 800b54c:	d01d      	beq.n	800b58a <HAL_TIM_ConfigClockSource+0x64e>
 800b54e:	687b      	ldr	r3, [r7, #4]
 800b550:	681b      	ldr	r3, [r3, #0]
 800b552:	4a4d      	ldr	r2, [pc, #308]	@ (800b688 <HAL_TIM_ConfigClockSource+0x74c>)
 800b554:	4293      	cmp	r3, r2
 800b556:	d018      	beq.n	800b58a <HAL_TIM_ConfigClockSource+0x64e>
 800b558:	687b      	ldr	r3, [r7, #4]
 800b55a:	681b      	ldr	r3, [r3, #0]
 800b55c:	4a4b      	ldr	r2, [pc, #300]	@ (800b68c <HAL_TIM_ConfigClockSource+0x750>)
 800b55e:	4293      	cmp	r3, r2
 800b560:	d013      	beq.n	800b58a <HAL_TIM_ConfigClockSource+0x64e>
 800b562:	687b      	ldr	r3, [r7, #4]
 800b564:	681b      	ldr	r3, [r3, #0]
 800b566:	4a4a      	ldr	r2, [pc, #296]	@ (800b690 <HAL_TIM_ConfigClockSource+0x754>)
 800b568:	4293      	cmp	r3, r2
 800b56a:	d00e      	beq.n	800b58a <HAL_TIM_ConfigClockSource+0x64e>
 800b56c:	687b      	ldr	r3, [r7, #4]
 800b56e:	681b      	ldr	r3, [r3, #0]
 800b570:	4a48      	ldr	r2, [pc, #288]	@ (800b694 <HAL_TIM_ConfigClockSource+0x758>)
 800b572:	4293      	cmp	r3, r2
 800b574:	d009      	beq.n	800b58a <HAL_TIM_ConfigClockSource+0x64e>
 800b576:	687b      	ldr	r3, [r7, #4]
 800b578:	681b      	ldr	r3, [r3, #0]
 800b57a:	4a47      	ldr	r2, [pc, #284]	@ (800b698 <HAL_TIM_ConfigClockSource+0x75c>)
 800b57c:	4293      	cmp	r3, r2
 800b57e:	d004      	beq.n	800b58a <HAL_TIM_ConfigClockSource+0x64e>
 800b580:	f241 51b0 	movw	r1, #5552	@ 0x15b0
 800b584:	4845      	ldr	r0, [pc, #276]	@ (800b69c <HAL_TIM_ConfigClockSource+0x760>)
 800b586:	f7f5 fd57 	bl	8001038 <assert_failed>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800b58a:	683b      	ldr	r3, [r7, #0]
 800b58c:	685b      	ldr	r3, [r3, #4]
 800b58e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b592:	d014      	beq.n	800b5be <HAL_TIM_ConfigClockSource+0x682>
 800b594:	683b      	ldr	r3, [r7, #0]
 800b596:	685b      	ldr	r3, [r3, #4]
 800b598:	2b00      	cmp	r3, #0
 800b59a:	d010      	beq.n	800b5be <HAL_TIM_ConfigClockSource+0x682>
 800b59c:	683b      	ldr	r3, [r7, #0]
 800b59e:	685b      	ldr	r3, [r3, #4]
 800b5a0:	2b00      	cmp	r3, #0
 800b5a2:	d00c      	beq.n	800b5be <HAL_TIM_ConfigClockSource+0x682>
 800b5a4:	683b      	ldr	r3, [r7, #0]
 800b5a6:	685b      	ldr	r3, [r3, #4]
 800b5a8:	2b02      	cmp	r3, #2
 800b5aa:	d008      	beq.n	800b5be <HAL_TIM_ConfigClockSource+0x682>
 800b5ac:	683b      	ldr	r3, [r7, #0]
 800b5ae:	685b      	ldr	r3, [r3, #4]
 800b5b0:	2b0a      	cmp	r3, #10
 800b5b2:	d004      	beq.n	800b5be <HAL_TIM_ConfigClockSource+0x682>
 800b5b4:	f241 51b3 	movw	r1, #5555	@ 0x15b3
 800b5b8:	4838      	ldr	r0, [pc, #224]	@ (800b69c <HAL_TIM_ConfigClockSource+0x760>)
 800b5ba:	f7f5 fd3d 	bl	8001038 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800b5be:	683b      	ldr	r3, [r7, #0]
 800b5c0:	68db      	ldr	r3, [r3, #12]
 800b5c2:	2b0f      	cmp	r3, #15
 800b5c4:	d904      	bls.n	800b5d0 <HAL_TIM_ConfigClockSource+0x694>
 800b5c6:	f241 51b4 	movw	r1, #5556	@ 0x15b4
 800b5ca:	4834      	ldr	r0, [pc, #208]	@ (800b69c <HAL_TIM_ConfigClockSource+0x760>)
 800b5cc:	f7f5 fd34 	bl	8001038 <assert_failed>

      TIM_TI1_ConfigInputStage(htim->Instance,
 800b5d0:	687b      	ldr	r3, [r7, #4]
 800b5d2:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800b5d4:	683b      	ldr	r3, [r7, #0]
 800b5d6:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800b5d8:	683b      	ldr	r3, [r7, #0]
 800b5da:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800b5dc:	461a      	mov	r2, r3
 800b5de:	f000 f931 	bl	800b844 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800b5e2:	687b      	ldr	r3, [r7, #4]
 800b5e4:	681b      	ldr	r3, [r3, #0]
 800b5e6:	2140      	movs	r1, #64	@ 0x40
 800b5e8:	4618      	mov	r0, r3
 800b5ea:	f000 f98b 	bl	800b904 <TIM_ITRx_SetConfig>
      break;
 800b5ee:	e039      	b.n	800b664 <HAL_TIM_ConfigClockSource+0x728>
    case TIM_CLOCKSOURCE_ITR6:
    case TIM_CLOCKSOURCE_ITR7:
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));
 800b5f0:	687b      	ldr	r3, [r7, #4]
 800b5f2:	681b      	ldr	r3, [r3, #0]
 800b5f4:	4a22      	ldr	r2, [pc, #136]	@ (800b680 <HAL_TIM_ConfigClockSource+0x744>)
 800b5f6:	4293      	cmp	r3, r2
 800b5f8:	d027      	beq.n	800b64a <HAL_TIM_ConfigClockSource+0x70e>
 800b5fa:	687b      	ldr	r3, [r7, #4]
 800b5fc:	681b      	ldr	r3, [r3, #0]
 800b5fe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b602:	d022      	beq.n	800b64a <HAL_TIM_ConfigClockSource+0x70e>
 800b604:	687b      	ldr	r3, [r7, #4]
 800b606:	681b      	ldr	r3, [r3, #0]
 800b608:	4a1e      	ldr	r2, [pc, #120]	@ (800b684 <HAL_TIM_ConfigClockSource+0x748>)
 800b60a:	4293      	cmp	r3, r2
 800b60c:	d01d      	beq.n	800b64a <HAL_TIM_ConfigClockSource+0x70e>
 800b60e:	687b      	ldr	r3, [r7, #4]
 800b610:	681b      	ldr	r3, [r3, #0]
 800b612:	4a1d      	ldr	r2, [pc, #116]	@ (800b688 <HAL_TIM_ConfigClockSource+0x74c>)
 800b614:	4293      	cmp	r3, r2
 800b616:	d018      	beq.n	800b64a <HAL_TIM_ConfigClockSource+0x70e>
 800b618:	687b      	ldr	r3, [r7, #4]
 800b61a:	681b      	ldr	r3, [r3, #0]
 800b61c:	4a1b      	ldr	r2, [pc, #108]	@ (800b68c <HAL_TIM_ConfigClockSource+0x750>)
 800b61e:	4293      	cmp	r3, r2
 800b620:	d013      	beq.n	800b64a <HAL_TIM_ConfigClockSource+0x70e>
 800b622:	687b      	ldr	r3, [r7, #4]
 800b624:	681b      	ldr	r3, [r3, #0]
 800b626:	4a1a      	ldr	r2, [pc, #104]	@ (800b690 <HAL_TIM_ConfigClockSource+0x754>)
 800b628:	4293      	cmp	r3, r2
 800b62a:	d00e      	beq.n	800b64a <HAL_TIM_ConfigClockSource+0x70e>
 800b62c:	687b      	ldr	r3, [r7, #4]
 800b62e:	681b      	ldr	r3, [r3, #0]
 800b630:	4a18      	ldr	r2, [pc, #96]	@ (800b694 <HAL_TIM_ConfigClockSource+0x758>)
 800b632:	4293      	cmp	r3, r2
 800b634:	d009      	beq.n	800b64a <HAL_TIM_ConfigClockSource+0x70e>
 800b636:	687b      	ldr	r3, [r7, #4]
 800b638:	681b      	ldr	r3, [r3, #0]
 800b63a:	4a17      	ldr	r2, [pc, #92]	@ (800b698 <HAL_TIM_ConfigClockSource+0x75c>)
 800b63c:	4293      	cmp	r3, r2
 800b63e:	d004      	beq.n	800b64a <HAL_TIM_ConfigClockSource+0x70e>
 800b640:	f241 51c8 	movw	r1, #5576	@ 0x15c8
 800b644:	4815      	ldr	r0, [pc, #84]	@ (800b69c <HAL_TIM_ConfigClockSource+0x760>)
 800b646:	f7f5 fcf7 	bl	8001038 <assert_failed>

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800b64a:	687b      	ldr	r3, [r7, #4]
 800b64c:	681a      	ldr	r2, [r3, #0]
 800b64e:	683b      	ldr	r3, [r7, #0]
 800b650:	681b      	ldr	r3, [r3, #0]
 800b652:	4619      	mov	r1, r3
 800b654:	4610      	mov	r0, r2
 800b656:	f000 f955 	bl	800b904 <TIM_ITRx_SetConfig>
      break;
 800b65a:	e003      	b.n	800b664 <HAL_TIM_ConfigClockSource+0x728>
    }

    default:
      status = HAL_ERROR;
 800b65c:	2301      	movs	r3, #1
 800b65e:	73fb      	strb	r3, [r7, #15]
      break;
 800b660:	e000      	b.n	800b664 <HAL_TIM_ConfigClockSource+0x728>
      break;
 800b662:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800b664:	687b      	ldr	r3, [r7, #4]
 800b666:	2201      	movs	r2, #1
 800b668:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800b66c:	687b      	ldr	r3, [r7, #4]
 800b66e:	2200      	movs	r2, #0
 800b670:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800b674:	7bfb      	ldrb	r3, [r7, #15]
}
 800b676:	4618      	mov	r0, r3
 800b678:	3710      	adds	r7, #16
 800b67a:	46bd      	mov	sp, r7
 800b67c:	bd80      	pop	{r7, pc}
 800b67e:	bf00      	nop
 800b680:	40010000 	.word	0x40010000
 800b684:	40000400 	.word	0x40000400
 800b688:	40000800 	.word	0x40000800
 800b68c:	40000c00 	.word	0x40000c00
 800b690:	40010400 	.word	0x40010400
 800b694:	40001800 	.word	0x40001800
 800b698:	40014000 	.word	0x40014000
 800b69c:	0800dfd8 	.word	0x0800dfd8

0800b6a0 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800b6a0:	b480      	push	{r7}
 800b6a2:	b083      	sub	sp, #12
 800b6a4:	af00      	add	r7, sp, #0
 800b6a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800b6a8:	bf00      	nop
 800b6aa:	370c      	adds	r7, #12
 800b6ac:	46bd      	mov	sp, r7
 800b6ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6b2:	4770      	bx	lr

0800b6b4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800b6b4:	b480      	push	{r7}
 800b6b6:	b083      	sub	sp, #12
 800b6b8:	af00      	add	r7, sp, #0
 800b6ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800b6bc:	bf00      	nop
 800b6be:	370c      	adds	r7, #12
 800b6c0:	46bd      	mov	sp, r7
 800b6c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6c6:	4770      	bx	lr

0800b6c8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800b6c8:	b480      	push	{r7}
 800b6ca:	b083      	sub	sp, #12
 800b6cc:	af00      	add	r7, sp, #0
 800b6ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800b6d0:	bf00      	nop
 800b6d2:	370c      	adds	r7, #12
 800b6d4:	46bd      	mov	sp, r7
 800b6d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6da:	4770      	bx	lr

0800b6dc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800b6dc:	b480      	push	{r7}
 800b6de:	b083      	sub	sp, #12
 800b6e0:	af00      	add	r7, sp, #0
 800b6e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800b6e4:	bf00      	nop
 800b6e6:	370c      	adds	r7, #12
 800b6e8:	46bd      	mov	sp, r7
 800b6ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6ee:	4770      	bx	lr

0800b6f0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800b6f0:	b480      	push	{r7}
 800b6f2:	b083      	sub	sp, #12
 800b6f4:	af00      	add	r7, sp, #0
 800b6f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800b6f8:	bf00      	nop
 800b6fa:	370c      	adds	r7, #12
 800b6fc:	46bd      	mov	sp, r7
 800b6fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b702:	4770      	bx	lr

0800b704 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800b704:	b480      	push	{r7}
 800b706:	b085      	sub	sp, #20
 800b708:	af00      	add	r7, sp, #0
 800b70a:	6078      	str	r0, [r7, #4]
 800b70c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800b70e:	687b      	ldr	r3, [r7, #4]
 800b710:	681b      	ldr	r3, [r3, #0]
 800b712:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800b714:	687b      	ldr	r3, [r7, #4]
 800b716:	4a43      	ldr	r2, [pc, #268]	@ (800b824 <TIM_Base_SetConfig+0x120>)
 800b718:	4293      	cmp	r3, r2
 800b71a:	d013      	beq.n	800b744 <TIM_Base_SetConfig+0x40>
 800b71c:	687b      	ldr	r3, [r7, #4]
 800b71e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b722:	d00f      	beq.n	800b744 <TIM_Base_SetConfig+0x40>
 800b724:	687b      	ldr	r3, [r7, #4]
 800b726:	4a40      	ldr	r2, [pc, #256]	@ (800b828 <TIM_Base_SetConfig+0x124>)
 800b728:	4293      	cmp	r3, r2
 800b72a:	d00b      	beq.n	800b744 <TIM_Base_SetConfig+0x40>
 800b72c:	687b      	ldr	r3, [r7, #4]
 800b72e:	4a3f      	ldr	r2, [pc, #252]	@ (800b82c <TIM_Base_SetConfig+0x128>)
 800b730:	4293      	cmp	r3, r2
 800b732:	d007      	beq.n	800b744 <TIM_Base_SetConfig+0x40>
 800b734:	687b      	ldr	r3, [r7, #4]
 800b736:	4a3e      	ldr	r2, [pc, #248]	@ (800b830 <TIM_Base_SetConfig+0x12c>)
 800b738:	4293      	cmp	r3, r2
 800b73a:	d003      	beq.n	800b744 <TIM_Base_SetConfig+0x40>
 800b73c:	687b      	ldr	r3, [r7, #4]
 800b73e:	4a3d      	ldr	r2, [pc, #244]	@ (800b834 <TIM_Base_SetConfig+0x130>)
 800b740:	4293      	cmp	r3, r2
 800b742:	d108      	bne.n	800b756 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800b744:	68fb      	ldr	r3, [r7, #12]
 800b746:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b74a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800b74c:	683b      	ldr	r3, [r7, #0]
 800b74e:	685b      	ldr	r3, [r3, #4]
 800b750:	68fa      	ldr	r2, [r7, #12]
 800b752:	4313      	orrs	r3, r2
 800b754:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800b756:	687b      	ldr	r3, [r7, #4]
 800b758:	4a32      	ldr	r2, [pc, #200]	@ (800b824 <TIM_Base_SetConfig+0x120>)
 800b75a:	4293      	cmp	r3, r2
 800b75c:	d01f      	beq.n	800b79e <TIM_Base_SetConfig+0x9a>
 800b75e:	687b      	ldr	r3, [r7, #4]
 800b760:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b764:	d01b      	beq.n	800b79e <TIM_Base_SetConfig+0x9a>
 800b766:	687b      	ldr	r3, [r7, #4]
 800b768:	4a2f      	ldr	r2, [pc, #188]	@ (800b828 <TIM_Base_SetConfig+0x124>)
 800b76a:	4293      	cmp	r3, r2
 800b76c:	d017      	beq.n	800b79e <TIM_Base_SetConfig+0x9a>
 800b76e:	687b      	ldr	r3, [r7, #4]
 800b770:	4a2e      	ldr	r2, [pc, #184]	@ (800b82c <TIM_Base_SetConfig+0x128>)
 800b772:	4293      	cmp	r3, r2
 800b774:	d013      	beq.n	800b79e <TIM_Base_SetConfig+0x9a>
 800b776:	687b      	ldr	r3, [r7, #4]
 800b778:	4a2d      	ldr	r2, [pc, #180]	@ (800b830 <TIM_Base_SetConfig+0x12c>)
 800b77a:	4293      	cmp	r3, r2
 800b77c:	d00f      	beq.n	800b79e <TIM_Base_SetConfig+0x9a>
 800b77e:	687b      	ldr	r3, [r7, #4]
 800b780:	4a2c      	ldr	r2, [pc, #176]	@ (800b834 <TIM_Base_SetConfig+0x130>)
 800b782:	4293      	cmp	r3, r2
 800b784:	d00b      	beq.n	800b79e <TIM_Base_SetConfig+0x9a>
 800b786:	687b      	ldr	r3, [r7, #4]
 800b788:	4a2b      	ldr	r2, [pc, #172]	@ (800b838 <TIM_Base_SetConfig+0x134>)
 800b78a:	4293      	cmp	r3, r2
 800b78c:	d007      	beq.n	800b79e <TIM_Base_SetConfig+0x9a>
 800b78e:	687b      	ldr	r3, [r7, #4]
 800b790:	4a2a      	ldr	r2, [pc, #168]	@ (800b83c <TIM_Base_SetConfig+0x138>)
 800b792:	4293      	cmp	r3, r2
 800b794:	d003      	beq.n	800b79e <TIM_Base_SetConfig+0x9a>
 800b796:	687b      	ldr	r3, [r7, #4]
 800b798:	4a29      	ldr	r2, [pc, #164]	@ (800b840 <TIM_Base_SetConfig+0x13c>)
 800b79a:	4293      	cmp	r3, r2
 800b79c:	d108      	bne.n	800b7b0 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800b79e:	68fb      	ldr	r3, [r7, #12]
 800b7a0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b7a4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800b7a6:	683b      	ldr	r3, [r7, #0]
 800b7a8:	68db      	ldr	r3, [r3, #12]
 800b7aa:	68fa      	ldr	r2, [r7, #12]
 800b7ac:	4313      	orrs	r3, r2
 800b7ae:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800b7b0:	68fb      	ldr	r3, [r7, #12]
 800b7b2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800b7b6:	683b      	ldr	r3, [r7, #0]
 800b7b8:	695b      	ldr	r3, [r3, #20]
 800b7ba:	4313      	orrs	r3, r2
 800b7bc:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800b7be:	683b      	ldr	r3, [r7, #0]
 800b7c0:	689a      	ldr	r2, [r3, #8]
 800b7c2:	687b      	ldr	r3, [r7, #4]
 800b7c4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800b7c6:	683b      	ldr	r3, [r7, #0]
 800b7c8:	681a      	ldr	r2, [r3, #0]
 800b7ca:	687b      	ldr	r3, [r7, #4]
 800b7cc:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800b7ce:	687b      	ldr	r3, [r7, #4]
 800b7d0:	4a14      	ldr	r2, [pc, #80]	@ (800b824 <TIM_Base_SetConfig+0x120>)
 800b7d2:	4293      	cmp	r3, r2
 800b7d4:	d00f      	beq.n	800b7f6 <TIM_Base_SetConfig+0xf2>
 800b7d6:	687b      	ldr	r3, [r7, #4]
 800b7d8:	4a16      	ldr	r2, [pc, #88]	@ (800b834 <TIM_Base_SetConfig+0x130>)
 800b7da:	4293      	cmp	r3, r2
 800b7dc:	d00b      	beq.n	800b7f6 <TIM_Base_SetConfig+0xf2>
 800b7de:	687b      	ldr	r3, [r7, #4]
 800b7e0:	4a15      	ldr	r2, [pc, #84]	@ (800b838 <TIM_Base_SetConfig+0x134>)
 800b7e2:	4293      	cmp	r3, r2
 800b7e4:	d007      	beq.n	800b7f6 <TIM_Base_SetConfig+0xf2>
 800b7e6:	687b      	ldr	r3, [r7, #4]
 800b7e8:	4a14      	ldr	r2, [pc, #80]	@ (800b83c <TIM_Base_SetConfig+0x138>)
 800b7ea:	4293      	cmp	r3, r2
 800b7ec:	d003      	beq.n	800b7f6 <TIM_Base_SetConfig+0xf2>
 800b7ee:	687b      	ldr	r3, [r7, #4]
 800b7f0:	4a13      	ldr	r2, [pc, #76]	@ (800b840 <TIM_Base_SetConfig+0x13c>)
 800b7f2:	4293      	cmp	r3, r2
 800b7f4:	d103      	bne.n	800b7fe <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800b7f6:	683b      	ldr	r3, [r7, #0]
 800b7f8:	691a      	ldr	r2, [r3, #16]
 800b7fa:	687b      	ldr	r3, [r7, #4]
 800b7fc:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800b7fe:	687b      	ldr	r3, [r7, #4]
 800b800:	681b      	ldr	r3, [r3, #0]
 800b802:	f043 0204 	orr.w	r2, r3, #4
 800b806:	687b      	ldr	r3, [r7, #4]
 800b808:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800b80a:	687b      	ldr	r3, [r7, #4]
 800b80c:	2201      	movs	r2, #1
 800b80e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800b810:	687b      	ldr	r3, [r7, #4]
 800b812:	68fa      	ldr	r2, [r7, #12]
 800b814:	601a      	str	r2, [r3, #0]
}
 800b816:	bf00      	nop
 800b818:	3714      	adds	r7, #20
 800b81a:	46bd      	mov	sp, r7
 800b81c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b820:	4770      	bx	lr
 800b822:	bf00      	nop
 800b824:	40010000 	.word	0x40010000
 800b828:	40000400 	.word	0x40000400
 800b82c:	40000800 	.word	0x40000800
 800b830:	40000c00 	.word	0x40000c00
 800b834:	40010400 	.word	0x40010400
 800b838:	40014000 	.word	0x40014000
 800b83c:	40014400 	.word	0x40014400
 800b840:	40014800 	.word	0x40014800

0800b844 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b844:	b480      	push	{r7}
 800b846:	b087      	sub	sp, #28
 800b848:	af00      	add	r7, sp, #0
 800b84a:	60f8      	str	r0, [r7, #12]
 800b84c:	60b9      	str	r1, [r7, #8]
 800b84e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800b850:	68fb      	ldr	r3, [r7, #12]
 800b852:	6a1b      	ldr	r3, [r3, #32]
 800b854:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b856:	68fb      	ldr	r3, [r7, #12]
 800b858:	6a1b      	ldr	r3, [r3, #32]
 800b85a:	f023 0201 	bic.w	r2, r3, #1
 800b85e:	68fb      	ldr	r3, [r7, #12]
 800b860:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b862:	68fb      	ldr	r3, [r7, #12]
 800b864:	699b      	ldr	r3, [r3, #24]
 800b866:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800b868:	693b      	ldr	r3, [r7, #16]
 800b86a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800b86e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800b870:	687b      	ldr	r3, [r7, #4]
 800b872:	011b      	lsls	r3, r3, #4
 800b874:	693a      	ldr	r2, [r7, #16]
 800b876:	4313      	orrs	r3, r2
 800b878:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800b87a:	697b      	ldr	r3, [r7, #20]
 800b87c:	f023 030a 	bic.w	r3, r3, #10
 800b880:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800b882:	697a      	ldr	r2, [r7, #20]
 800b884:	68bb      	ldr	r3, [r7, #8]
 800b886:	4313      	orrs	r3, r2
 800b888:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800b88a:	68fb      	ldr	r3, [r7, #12]
 800b88c:	693a      	ldr	r2, [r7, #16]
 800b88e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b890:	68fb      	ldr	r3, [r7, #12]
 800b892:	697a      	ldr	r2, [r7, #20]
 800b894:	621a      	str	r2, [r3, #32]
}
 800b896:	bf00      	nop
 800b898:	371c      	adds	r7, #28
 800b89a:	46bd      	mov	sp, r7
 800b89c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8a0:	4770      	bx	lr

0800b8a2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b8a2:	b480      	push	{r7}
 800b8a4:	b087      	sub	sp, #28
 800b8a6:	af00      	add	r7, sp, #0
 800b8a8:	60f8      	str	r0, [r7, #12]
 800b8aa:	60b9      	str	r1, [r7, #8]
 800b8ac:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800b8ae:	68fb      	ldr	r3, [r7, #12]
 800b8b0:	6a1b      	ldr	r3, [r3, #32]
 800b8b2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b8b4:	68fb      	ldr	r3, [r7, #12]
 800b8b6:	6a1b      	ldr	r3, [r3, #32]
 800b8b8:	f023 0210 	bic.w	r2, r3, #16
 800b8bc:	68fb      	ldr	r3, [r7, #12]
 800b8be:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b8c0:	68fb      	ldr	r3, [r7, #12]
 800b8c2:	699b      	ldr	r3, [r3, #24]
 800b8c4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800b8c6:	693b      	ldr	r3, [r7, #16]
 800b8c8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800b8cc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800b8ce:	687b      	ldr	r3, [r7, #4]
 800b8d0:	031b      	lsls	r3, r3, #12
 800b8d2:	693a      	ldr	r2, [r7, #16]
 800b8d4:	4313      	orrs	r3, r2
 800b8d6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800b8d8:	697b      	ldr	r3, [r7, #20]
 800b8da:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800b8de:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800b8e0:	68bb      	ldr	r3, [r7, #8]
 800b8e2:	011b      	lsls	r3, r3, #4
 800b8e4:	697a      	ldr	r2, [r7, #20]
 800b8e6:	4313      	orrs	r3, r2
 800b8e8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800b8ea:	68fb      	ldr	r3, [r7, #12]
 800b8ec:	693a      	ldr	r2, [r7, #16]
 800b8ee:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b8f0:	68fb      	ldr	r3, [r7, #12]
 800b8f2:	697a      	ldr	r2, [r7, #20]
 800b8f4:	621a      	str	r2, [r3, #32]
}
 800b8f6:	bf00      	nop
 800b8f8:	371c      	adds	r7, #28
 800b8fa:	46bd      	mov	sp, r7
 800b8fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b900:	4770      	bx	lr
	...

0800b904 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800b904:	b480      	push	{r7}
 800b906:	b085      	sub	sp, #20
 800b908:	af00      	add	r7, sp, #0
 800b90a:	6078      	str	r0, [r7, #4]
 800b90c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800b90e:	687b      	ldr	r3, [r7, #4]
 800b910:	689b      	ldr	r3, [r3, #8]
 800b912:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800b914:	68fa      	ldr	r2, [r7, #12]
 800b916:	4b09      	ldr	r3, [pc, #36]	@ (800b93c <TIM_ITRx_SetConfig+0x38>)
 800b918:	4013      	ands	r3, r2
 800b91a:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800b91c:	683a      	ldr	r2, [r7, #0]
 800b91e:	68fb      	ldr	r3, [r7, #12]
 800b920:	4313      	orrs	r3, r2
 800b922:	f043 0307 	orr.w	r3, r3, #7
 800b926:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b928:	687b      	ldr	r3, [r7, #4]
 800b92a:	68fa      	ldr	r2, [r7, #12]
 800b92c:	609a      	str	r2, [r3, #8]
}
 800b92e:	bf00      	nop
 800b930:	3714      	adds	r7, #20
 800b932:	46bd      	mov	sp, r7
 800b934:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b938:	4770      	bx	lr
 800b93a:	bf00      	nop
 800b93c:	ffcfff8f 	.word	0xffcfff8f

0800b940 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800b940:	b480      	push	{r7}
 800b942:	b087      	sub	sp, #28
 800b944:	af00      	add	r7, sp, #0
 800b946:	60f8      	str	r0, [r7, #12]
 800b948:	60b9      	str	r1, [r7, #8]
 800b94a:	607a      	str	r2, [r7, #4]
 800b94c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800b94e:	68fb      	ldr	r3, [r7, #12]
 800b950:	689b      	ldr	r3, [r3, #8]
 800b952:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b954:	697b      	ldr	r3, [r7, #20]
 800b956:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800b95a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800b95c:	683b      	ldr	r3, [r7, #0]
 800b95e:	021a      	lsls	r2, r3, #8
 800b960:	687b      	ldr	r3, [r7, #4]
 800b962:	431a      	orrs	r2, r3
 800b964:	68bb      	ldr	r3, [r7, #8]
 800b966:	4313      	orrs	r3, r2
 800b968:	697a      	ldr	r2, [r7, #20]
 800b96a:	4313      	orrs	r3, r2
 800b96c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b96e:	68fb      	ldr	r3, [r7, #12]
 800b970:	697a      	ldr	r2, [r7, #20]
 800b972:	609a      	str	r2, [r3, #8]
}
 800b974:	bf00      	nop
 800b976:	371c      	adds	r7, #28
 800b978:	46bd      	mov	sp, r7
 800b97a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b97e:	4770      	bx	lr

0800b980 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800b980:	b580      	push	{r7, lr}
 800b982:	b084      	sub	sp, #16
 800b984:	af00      	add	r7, sp, #0
 800b986:	6078      	str	r0, [r7, #4]
 800b988:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr2;
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
 800b98a:	687b      	ldr	r3, [r7, #4]
 800b98c:	681b      	ldr	r3, [r3, #0]
 800b98e:	4a37      	ldr	r2, [pc, #220]	@ (800ba6c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800b990:	4293      	cmp	r3, r2
 800b992:	d031      	beq.n	800b9f8 <HAL_TIMEx_MasterConfigSynchronization+0x78>
 800b994:	687b      	ldr	r3, [r7, #4]
 800b996:	681b      	ldr	r3, [r3, #0]
 800b998:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b99c:	d02c      	beq.n	800b9f8 <HAL_TIMEx_MasterConfigSynchronization+0x78>
 800b99e:	687b      	ldr	r3, [r7, #4]
 800b9a0:	681b      	ldr	r3, [r3, #0]
 800b9a2:	4a33      	ldr	r2, [pc, #204]	@ (800ba70 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800b9a4:	4293      	cmp	r3, r2
 800b9a6:	d027      	beq.n	800b9f8 <HAL_TIMEx_MasterConfigSynchronization+0x78>
 800b9a8:	687b      	ldr	r3, [r7, #4]
 800b9aa:	681b      	ldr	r3, [r3, #0]
 800b9ac:	4a31      	ldr	r2, [pc, #196]	@ (800ba74 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800b9ae:	4293      	cmp	r3, r2
 800b9b0:	d022      	beq.n	800b9f8 <HAL_TIMEx_MasterConfigSynchronization+0x78>
 800b9b2:	687b      	ldr	r3, [r7, #4]
 800b9b4:	681b      	ldr	r3, [r3, #0]
 800b9b6:	4a30      	ldr	r2, [pc, #192]	@ (800ba78 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800b9b8:	4293      	cmp	r3, r2
 800b9ba:	d01d      	beq.n	800b9f8 <HAL_TIMEx_MasterConfigSynchronization+0x78>
 800b9bc:	687b      	ldr	r3, [r7, #4]
 800b9be:	681b      	ldr	r3, [r3, #0]
 800b9c0:	4a2e      	ldr	r2, [pc, #184]	@ (800ba7c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800b9c2:	4293      	cmp	r3, r2
 800b9c4:	d018      	beq.n	800b9f8 <HAL_TIMEx_MasterConfigSynchronization+0x78>
 800b9c6:	687b      	ldr	r3, [r7, #4]
 800b9c8:	681b      	ldr	r3, [r3, #0]
 800b9ca:	4a2d      	ldr	r2, [pc, #180]	@ (800ba80 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800b9cc:	4293      	cmp	r3, r2
 800b9ce:	d013      	beq.n	800b9f8 <HAL_TIMEx_MasterConfigSynchronization+0x78>
 800b9d0:	687b      	ldr	r3, [r7, #4]
 800b9d2:	681b      	ldr	r3, [r3, #0]
 800b9d4:	4a2b      	ldr	r2, [pc, #172]	@ (800ba84 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800b9d6:	4293      	cmp	r3, r2
 800b9d8:	d00e      	beq.n	800b9f8 <HAL_TIMEx_MasterConfigSynchronization+0x78>
 800b9da:	687b      	ldr	r3, [r7, #4]
 800b9dc:	681b      	ldr	r3, [r3, #0]
 800b9de:	4a2a      	ldr	r2, [pc, #168]	@ (800ba88 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800b9e0:	4293      	cmp	r3, r2
 800b9e2:	d009      	beq.n	800b9f8 <HAL_TIMEx_MasterConfigSynchronization+0x78>
 800b9e4:	687b      	ldr	r3, [r7, #4]
 800b9e6:	681b      	ldr	r3, [r3, #0]
 800b9e8:	4a28      	ldr	r2, [pc, #160]	@ (800ba8c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800b9ea:	4293      	cmp	r3, r2
 800b9ec:	d004      	beq.n	800b9f8 <HAL_TIMEx_MasterConfigSynchronization+0x78>
 800b9ee:	f240 71cb 	movw	r1, #1995	@ 0x7cb
 800b9f2:	4827      	ldr	r0, [pc, #156]	@ (800ba90 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800b9f4:	f7f5 fb20 	bl	8001038 <assert_failed>
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
 800b9f8:	683b      	ldr	r3, [r7, #0]
 800b9fa:	681b      	ldr	r3, [r3, #0]
 800b9fc:	2b00      	cmp	r3, #0
 800b9fe:	d020      	beq.n	800ba42 <HAL_TIMEx_MasterConfigSynchronization+0xc2>
 800ba00:	683b      	ldr	r3, [r7, #0]
 800ba02:	681b      	ldr	r3, [r3, #0]
 800ba04:	2b10      	cmp	r3, #16
 800ba06:	d01c      	beq.n	800ba42 <HAL_TIMEx_MasterConfigSynchronization+0xc2>
 800ba08:	683b      	ldr	r3, [r7, #0]
 800ba0a:	681b      	ldr	r3, [r3, #0]
 800ba0c:	2b20      	cmp	r3, #32
 800ba0e:	d018      	beq.n	800ba42 <HAL_TIMEx_MasterConfigSynchronization+0xc2>
 800ba10:	683b      	ldr	r3, [r7, #0]
 800ba12:	681b      	ldr	r3, [r3, #0]
 800ba14:	2b30      	cmp	r3, #48	@ 0x30
 800ba16:	d014      	beq.n	800ba42 <HAL_TIMEx_MasterConfigSynchronization+0xc2>
 800ba18:	683b      	ldr	r3, [r7, #0]
 800ba1a:	681b      	ldr	r3, [r3, #0]
 800ba1c:	2b40      	cmp	r3, #64	@ 0x40
 800ba1e:	d010      	beq.n	800ba42 <HAL_TIMEx_MasterConfigSynchronization+0xc2>
 800ba20:	683b      	ldr	r3, [r7, #0]
 800ba22:	681b      	ldr	r3, [r3, #0]
 800ba24:	2b50      	cmp	r3, #80	@ 0x50
 800ba26:	d00c      	beq.n	800ba42 <HAL_TIMEx_MasterConfigSynchronization+0xc2>
 800ba28:	683b      	ldr	r3, [r7, #0]
 800ba2a:	681b      	ldr	r3, [r3, #0]
 800ba2c:	2b60      	cmp	r3, #96	@ 0x60
 800ba2e:	d008      	beq.n	800ba42 <HAL_TIMEx_MasterConfigSynchronization+0xc2>
 800ba30:	683b      	ldr	r3, [r7, #0]
 800ba32:	681b      	ldr	r3, [r3, #0]
 800ba34:	2b70      	cmp	r3, #112	@ 0x70
 800ba36:	d004      	beq.n	800ba42 <HAL_TIMEx_MasterConfigSynchronization+0xc2>
 800ba38:	f240 71cc 	movw	r1, #1996	@ 0x7cc
 800ba3c:	4814      	ldr	r0, [pc, #80]	@ (800ba90 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800ba3e:	f7f5 fafb 	bl	8001038 <assert_failed>
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
 800ba42:	683b      	ldr	r3, [r7, #0]
 800ba44:	689b      	ldr	r3, [r3, #8]
 800ba46:	2b80      	cmp	r3, #128	@ 0x80
 800ba48:	d008      	beq.n	800ba5c <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800ba4a:	683b      	ldr	r3, [r7, #0]
 800ba4c:	689b      	ldr	r3, [r3, #8]
 800ba4e:	2b00      	cmp	r3, #0
 800ba50:	d004      	beq.n	800ba5c <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800ba52:	f240 71cd 	movw	r1, #1997	@ 0x7cd
 800ba56:	480e      	ldr	r0, [pc, #56]	@ (800ba90 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800ba58:	f7f5 faee 	bl	8001038 <assert_failed>

  /* Check input state */
  __HAL_LOCK(htim);
 800ba5c:	687b      	ldr	r3, [r7, #4]
 800ba5e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800ba62:	2b01      	cmp	r3, #1
 800ba64:	d116      	bne.n	800ba94 <HAL_TIMEx_MasterConfigSynchronization+0x114>
 800ba66:	2302      	movs	r3, #2
 800ba68:	e0db      	b.n	800bc22 <HAL_TIMEx_MasterConfigSynchronization+0x2a2>
 800ba6a:	bf00      	nop
 800ba6c:	40010000 	.word	0x40010000
 800ba70:	40000400 	.word	0x40000400
 800ba74:	40000800 	.word	0x40000800
 800ba78:	40000c00 	.word	0x40000c00
 800ba7c:	40001000 	.word	0x40001000
 800ba80:	40001400 	.word	0x40001400
 800ba84:	40010400 	.word	0x40010400
 800ba88:	40001800 	.word	0x40001800
 800ba8c:	40014000 	.word	0x40014000
 800ba90:	0800e010 	.word	0x0800e010
 800ba94:	687b      	ldr	r3, [r7, #4]
 800ba96:	2201      	movs	r2, #1
 800ba98:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ba9c:	687b      	ldr	r3, [r7, #4]
 800ba9e:	2202      	movs	r2, #2
 800baa0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800baa4:	687b      	ldr	r3, [r7, #4]
 800baa6:	681b      	ldr	r3, [r3, #0]
 800baa8:	685b      	ldr	r3, [r3, #4]
 800baaa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800baac:	687b      	ldr	r3, [r7, #4]
 800baae:	681b      	ldr	r3, [r3, #0]
 800bab0:	689b      	ldr	r3, [r3, #8]
 800bab2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800bab4:	687b      	ldr	r3, [r7, #4]
 800bab6:	681b      	ldr	r3, [r3, #0]
 800bab8:	4a5c      	ldr	r2, [pc, #368]	@ (800bc2c <HAL_TIMEx_MasterConfigSynchronization+0x2ac>)
 800baba:	4293      	cmp	r3, r2
 800babc:	d004      	beq.n	800bac8 <HAL_TIMEx_MasterConfigSynchronization+0x148>
 800babe:	687b      	ldr	r3, [r7, #4]
 800bac0:	681b      	ldr	r3, [r3, #0]
 800bac2:	4a5b      	ldr	r2, [pc, #364]	@ (800bc30 <HAL_TIMEx_MasterConfigSynchronization+0x2b0>)
 800bac4:	4293      	cmp	r3, r2
 800bac6:	d161      	bne.n	800bb8c <HAL_TIMEx_MasterConfigSynchronization+0x20c>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));
 800bac8:	683b      	ldr	r3, [r7, #0]
 800baca:	685b      	ldr	r3, [r3, #4]
 800bacc:	2b00      	cmp	r3, #0
 800bace:	d054      	beq.n	800bb7a <HAL_TIMEx_MasterConfigSynchronization+0x1fa>
 800bad0:	683b      	ldr	r3, [r7, #0]
 800bad2:	685b      	ldr	r3, [r3, #4]
 800bad4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800bad8:	d04f      	beq.n	800bb7a <HAL_TIMEx_MasterConfigSynchronization+0x1fa>
 800bada:	683b      	ldr	r3, [r7, #0]
 800badc:	685b      	ldr	r3, [r3, #4]
 800bade:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800bae2:	d04a      	beq.n	800bb7a <HAL_TIMEx_MasterConfigSynchronization+0x1fa>
 800bae4:	683b      	ldr	r3, [r7, #0]
 800bae6:	685b      	ldr	r3, [r3, #4]
 800bae8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800baec:	d045      	beq.n	800bb7a <HAL_TIMEx_MasterConfigSynchronization+0x1fa>
 800baee:	683b      	ldr	r3, [r7, #0]
 800baf0:	685b      	ldr	r3, [r3, #4]
 800baf2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800baf6:	d040      	beq.n	800bb7a <HAL_TIMEx_MasterConfigSynchronization+0x1fa>
 800baf8:	683b      	ldr	r3, [r7, #0]
 800bafa:	685b      	ldr	r3, [r3, #4]
 800bafc:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 800bb00:	d03b      	beq.n	800bb7a <HAL_TIMEx_MasterConfigSynchronization+0x1fa>
 800bb02:	683b      	ldr	r3, [r7, #0]
 800bb04:	685b      	ldr	r3, [r3, #4]
 800bb06:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800bb0a:	d036      	beq.n	800bb7a <HAL_TIMEx_MasterConfigSynchronization+0x1fa>
 800bb0c:	683b      	ldr	r3, [r7, #0]
 800bb0e:	685b      	ldr	r3, [r3, #4]
 800bb10:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800bb14:	d031      	beq.n	800bb7a <HAL_TIMEx_MasterConfigSynchronization+0x1fa>
 800bb16:	683b      	ldr	r3, [r7, #0]
 800bb18:	685b      	ldr	r3, [r3, #4]
 800bb1a:	f5b3 0fe0 	cmp.w	r3, #7340032	@ 0x700000
 800bb1e:	d02c      	beq.n	800bb7a <HAL_TIMEx_MasterConfigSynchronization+0x1fa>
 800bb20:	683b      	ldr	r3, [r7, #0]
 800bb22:	685b      	ldr	r3, [r3, #4]
 800bb24:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800bb28:	d027      	beq.n	800bb7a <HAL_TIMEx_MasterConfigSynchronization+0x1fa>
 800bb2a:	683b      	ldr	r3, [r7, #0]
 800bb2c:	685b      	ldr	r3, [r3, #4]
 800bb2e:	f5b3 0f10 	cmp.w	r3, #9437184	@ 0x900000
 800bb32:	d022      	beq.n	800bb7a <HAL_TIMEx_MasterConfigSynchronization+0x1fa>
 800bb34:	683b      	ldr	r3, [r7, #0]
 800bb36:	685b      	ldr	r3, [r3, #4]
 800bb38:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 800bb3c:	d01d      	beq.n	800bb7a <HAL_TIMEx_MasterConfigSynchronization+0x1fa>
 800bb3e:	683b      	ldr	r3, [r7, #0]
 800bb40:	685b      	ldr	r3, [r3, #4]
 800bb42:	f5b3 0f30 	cmp.w	r3, #11534336	@ 0xb00000
 800bb46:	d018      	beq.n	800bb7a <HAL_TIMEx_MasterConfigSynchronization+0x1fa>
 800bb48:	683b      	ldr	r3, [r7, #0]
 800bb4a:	685b      	ldr	r3, [r3, #4]
 800bb4c:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800bb50:	d013      	beq.n	800bb7a <HAL_TIMEx_MasterConfigSynchronization+0x1fa>
 800bb52:	683b      	ldr	r3, [r7, #0]
 800bb54:	685b      	ldr	r3, [r3, #4]
 800bb56:	f5b3 0f50 	cmp.w	r3, #13631488	@ 0xd00000
 800bb5a:	d00e      	beq.n	800bb7a <HAL_TIMEx_MasterConfigSynchronization+0x1fa>
 800bb5c:	683b      	ldr	r3, [r7, #0]
 800bb5e:	685b      	ldr	r3, [r3, #4]
 800bb60:	f5b3 0f60 	cmp.w	r3, #14680064	@ 0xe00000
 800bb64:	d009      	beq.n	800bb7a <HAL_TIMEx_MasterConfigSynchronization+0x1fa>
 800bb66:	683b      	ldr	r3, [r7, #0]
 800bb68:	685b      	ldr	r3, [r3, #4]
 800bb6a:	f5b3 0f70 	cmp.w	r3, #15728640	@ 0xf00000
 800bb6e:	d004      	beq.n	800bb7a <HAL_TIMEx_MasterConfigSynchronization+0x1fa>
 800bb70:	f240 71df 	movw	r1, #2015	@ 0x7df
 800bb74:	482f      	ldr	r0, [pc, #188]	@ (800bc34 <HAL_TIMEx_MasterConfigSynchronization+0x2b4>)
 800bb76:	f7f5 fa5f 	bl	8001038 <assert_failed>

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800bb7a:	68fb      	ldr	r3, [r7, #12]
 800bb7c:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800bb80:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800bb82:	683b      	ldr	r3, [r7, #0]
 800bb84:	685b      	ldr	r3, [r3, #4]
 800bb86:	68fa      	ldr	r2, [r7, #12]
 800bb88:	4313      	orrs	r3, r2
 800bb8a:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800bb8c:	68fb      	ldr	r3, [r7, #12]
 800bb8e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bb92:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800bb94:	683b      	ldr	r3, [r7, #0]
 800bb96:	681b      	ldr	r3, [r3, #0]
 800bb98:	68fa      	ldr	r2, [r7, #12]
 800bb9a:	4313      	orrs	r3, r2
 800bb9c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800bb9e:	687b      	ldr	r3, [r7, #4]
 800bba0:	681b      	ldr	r3, [r3, #0]
 800bba2:	68fa      	ldr	r2, [r7, #12]
 800bba4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800bba6:	687b      	ldr	r3, [r7, #4]
 800bba8:	681b      	ldr	r3, [r3, #0]
 800bbaa:	4a20      	ldr	r2, [pc, #128]	@ (800bc2c <HAL_TIMEx_MasterConfigSynchronization+0x2ac>)
 800bbac:	4293      	cmp	r3, r2
 800bbae:	d022      	beq.n	800bbf6 <HAL_TIMEx_MasterConfigSynchronization+0x276>
 800bbb0:	687b      	ldr	r3, [r7, #4]
 800bbb2:	681b      	ldr	r3, [r3, #0]
 800bbb4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bbb8:	d01d      	beq.n	800bbf6 <HAL_TIMEx_MasterConfigSynchronization+0x276>
 800bbba:	687b      	ldr	r3, [r7, #4]
 800bbbc:	681b      	ldr	r3, [r3, #0]
 800bbbe:	4a1e      	ldr	r2, [pc, #120]	@ (800bc38 <HAL_TIMEx_MasterConfigSynchronization+0x2b8>)
 800bbc0:	4293      	cmp	r3, r2
 800bbc2:	d018      	beq.n	800bbf6 <HAL_TIMEx_MasterConfigSynchronization+0x276>
 800bbc4:	687b      	ldr	r3, [r7, #4]
 800bbc6:	681b      	ldr	r3, [r3, #0]
 800bbc8:	4a1c      	ldr	r2, [pc, #112]	@ (800bc3c <HAL_TIMEx_MasterConfigSynchronization+0x2bc>)
 800bbca:	4293      	cmp	r3, r2
 800bbcc:	d013      	beq.n	800bbf6 <HAL_TIMEx_MasterConfigSynchronization+0x276>
 800bbce:	687b      	ldr	r3, [r7, #4]
 800bbd0:	681b      	ldr	r3, [r3, #0]
 800bbd2:	4a1b      	ldr	r2, [pc, #108]	@ (800bc40 <HAL_TIMEx_MasterConfigSynchronization+0x2c0>)
 800bbd4:	4293      	cmp	r3, r2
 800bbd6:	d00e      	beq.n	800bbf6 <HAL_TIMEx_MasterConfigSynchronization+0x276>
 800bbd8:	687b      	ldr	r3, [r7, #4]
 800bbda:	681b      	ldr	r3, [r3, #0]
 800bbdc:	4a14      	ldr	r2, [pc, #80]	@ (800bc30 <HAL_TIMEx_MasterConfigSynchronization+0x2b0>)
 800bbde:	4293      	cmp	r3, r2
 800bbe0:	d009      	beq.n	800bbf6 <HAL_TIMEx_MasterConfigSynchronization+0x276>
 800bbe2:	687b      	ldr	r3, [r7, #4]
 800bbe4:	681b      	ldr	r3, [r3, #0]
 800bbe6:	4a17      	ldr	r2, [pc, #92]	@ (800bc44 <HAL_TIMEx_MasterConfigSynchronization+0x2c4>)
 800bbe8:	4293      	cmp	r3, r2
 800bbea:	d004      	beq.n	800bbf6 <HAL_TIMEx_MasterConfigSynchronization+0x276>
 800bbec:	687b      	ldr	r3, [r7, #4]
 800bbee:	681b      	ldr	r3, [r3, #0]
 800bbf0:	4a15      	ldr	r2, [pc, #84]	@ (800bc48 <HAL_TIMEx_MasterConfigSynchronization+0x2c8>)
 800bbf2:	4293      	cmp	r3, r2
 800bbf4:	d10c      	bne.n	800bc10 <HAL_TIMEx_MasterConfigSynchronization+0x290>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800bbf6:	68bb      	ldr	r3, [r7, #8]
 800bbf8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800bbfc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800bbfe:	683b      	ldr	r3, [r7, #0]
 800bc00:	689b      	ldr	r3, [r3, #8]
 800bc02:	68ba      	ldr	r2, [r7, #8]
 800bc04:	4313      	orrs	r3, r2
 800bc06:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800bc08:	687b      	ldr	r3, [r7, #4]
 800bc0a:	681b      	ldr	r3, [r3, #0]
 800bc0c:	68ba      	ldr	r2, [r7, #8]
 800bc0e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800bc10:	687b      	ldr	r3, [r7, #4]
 800bc12:	2201      	movs	r2, #1
 800bc14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800bc18:	687b      	ldr	r3, [r7, #4]
 800bc1a:	2200      	movs	r2, #0
 800bc1c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800bc20:	2300      	movs	r3, #0
}
 800bc22:	4618      	mov	r0, r3
 800bc24:	3710      	adds	r7, #16
 800bc26:	46bd      	mov	sp, r7
 800bc28:	bd80      	pop	{r7, pc}
 800bc2a:	bf00      	nop
 800bc2c:	40010000 	.word	0x40010000
 800bc30:	40010400 	.word	0x40010400
 800bc34:	0800e010 	.word	0x0800e010
 800bc38:	40000400 	.word	0x40000400
 800bc3c:	40000800 	.word	0x40000800
 800bc40:	40000c00 	.word	0x40000c00
 800bc44:	40001800 	.word	0x40001800
 800bc48:	40014000 	.word	0x40014000

0800bc4c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800bc4c:	b480      	push	{r7}
 800bc4e:	b083      	sub	sp, #12
 800bc50:	af00      	add	r7, sp, #0
 800bc52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800bc54:	bf00      	nop
 800bc56:	370c      	adds	r7, #12
 800bc58:	46bd      	mov	sp, r7
 800bc5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc5e:	4770      	bx	lr

0800bc60 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800bc60:	b480      	push	{r7}
 800bc62:	b083      	sub	sp, #12
 800bc64:	af00      	add	r7, sp, #0
 800bc66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800bc68:	bf00      	nop
 800bc6a:	370c      	adds	r7, #12
 800bc6c:	46bd      	mov	sp, r7
 800bc6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc72:	4770      	bx	lr

0800bc74 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800bc74:	b480      	push	{r7}
 800bc76:	b083      	sub	sp, #12
 800bc78:	af00      	add	r7, sp, #0
 800bc7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800bc7c:	bf00      	nop
 800bc7e:	370c      	adds	r7, #12
 800bc80:	46bd      	mov	sp, r7
 800bc82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc86:	4770      	bx	lr

0800bc88 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800bc88:	b580      	push	{r7, lr}
 800bc8a:	b082      	sub	sp, #8
 800bc8c:	af00      	add	r7, sp, #0
 800bc8e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800bc90:	687b      	ldr	r3, [r7, #4]
 800bc92:	2b00      	cmp	r3, #0
 800bc94:	d101      	bne.n	800bc9a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800bc96:	2301      	movs	r3, #1
 800bc98:	e0ab      	b.n	800bdf2 <HAL_UART_Init+0x16a>
  }

  if (huart->Init.HwFlowCtl != UART_HWCONTROL_NONE)
 800bc9a:	687b      	ldr	r3, [r7, #4]
 800bc9c:	699b      	ldr	r3, [r3, #24]
 800bc9e:	2b00      	cmp	r3, #0
 800bca0:	d032      	beq.n	800bd08 <HAL_UART_Init+0x80>
  {
    /* Check the parameters */
    assert_param(IS_UART_HWFLOW_INSTANCE(huart->Instance));
 800bca2:	687b      	ldr	r3, [r7, #4]
 800bca4:	681b      	ldr	r3, [r3, #0]
 800bca6:	4a55      	ldr	r2, [pc, #340]	@ (800bdfc <HAL_UART_Init+0x174>)
 800bca8:	4293      	cmp	r3, r2
 800bcaa:	d05f      	beq.n	800bd6c <HAL_UART_Init+0xe4>
 800bcac:	687b      	ldr	r3, [r7, #4]
 800bcae:	681b      	ldr	r3, [r3, #0]
 800bcb0:	4a53      	ldr	r2, [pc, #332]	@ (800be00 <HAL_UART_Init+0x178>)
 800bcb2:	4293      	cmp	r3, r2
 800bcb4:	d05a      	beq.n	800bd6c <HAL_UART_Init+0xe4>
 800bcb6:	687b      	ldr	r3, [r7, #4]
 800bcb8:	681b      	ldr	r3, [r3, #0]
 800bcba:	4a52      	ldr	r2, [pc, #328]	@ (800be04 <HAL_UART_Init+0x17c>)
 800bcbc:	4293      	cmp	r3, r2
 800bcbe:	d055      	beq.n	800bd6c <HAL_UART_Init+0xe4>
 800bcc0:	687b      	ldr	r3, [r7, #4]
 800bcc2:	681b      	ldr	r3, [r3, #0]
 800bcc4:	4a50      	ldr	r2, [pc, #320]	@ (800be08 <HAL_UART_Init+0x180>)
 800bcc6:	4293      	cmp	r3, r2
 800bcc8:	d050      	beq.n	800bd6c <HAL_UART_Init+0xe4>
 800bcca:	687b      	ldr	r3, [r7, #4]
 800bccc:	681b      	ldr	r3, [r3, #0]
 800bcce:	4a4f      	ldr	r2, [pc, #316]	@ (800be0c <HAL_UART_Init+0x184>)
 800bcd0:	4293      	cmp	r3, r2
 800bcd2:	d04b      	beq.n	800bd6c <HAL_UART_Init+0xe4>
 800bcd4:	687b      	ldr	r3, [r7, #4]
 800bcd6:	681b      	ldr	r3, [r3, #0]
 800bcd8:	4a4d      	ldr	r2, [pc, #308]	@ (800be10 <HAL_UART_Init+0x188>)
 800bcda:	4293      	cmp	r3, r2
 800bcdc:	d046      	beq.n	800bd6c <HAL_UART_Init+0xe4>
 800bcde:	687b      	ldr	r3, [r7, #4]
 800bce0:	681b      	ldr	r3, [r3, #0]
 800bce2:	4a4c      	ldr	r2, [pc, #304]	@ (800be14 <HAL_UART_Init+0x18c>)
 800bce4:	4293      	cmp	r3, r2
 800bce6:	d041      	beq.n	800bd6c <HAL_UART_Init+0xe4>
 800bce8:	687b      	ldr	r3, [r7, #4]
 800bcea:	681b      	ldr	r3, [r3, #0]
 800bcec:	4a4a      	ldr	r2, [pc, #296]	@ (800be18 <HAL_UART_Init+0x190>)
 800bcee:	4293      	cmp	r3, r2
 800bcf0:	d03c      	beq.n	800bd6c <HAL_UART_Init+0xe4>
 800bcf2:	687b      	ldr	r3, [r7, #4]
 800bcf4:	681b      	ldr	r3, [r3, #0]
 800bcf6:	4a49      	ldr	r2, [pc, #292]	@ (800be1c <HAL_UART_Init+0x194>)
 800bcf8:	4293      	cmp	r3, r2
 800bcfa:	d037      	beq.n	800bd6c <HAL_UART_Init+0xe4>
 800bcfc:	f44f 719f 	mov.w	r1, #318	@ 0x13e
 800bd00:	4847      	ldr	r0, [pc, #284]	@ (800be20 <HAL_UART_Init+0x198>)
 800bd02:	f7f5 f999 	bl	8001038 <assert_failed>
 800bd06:	e031      	b.n	800bd6c <HAL_UART_Init+0xe4>
  }
  else
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
 800bd08:	687b      	ldr	r3, [r7, #4]
 800bd0a:	681b      	ldr	r3, [r3, #0]
 800bd0c:	4a3b      	ldr	r2, [pc, #236]	@ (800bdfc <HAL_UART_Init+0x174>)
 800bd0e:	4293      	cmp	r3, r2
 800bd10:	d02c      	beq.n	800bd6c <HAL_UART_Init+0xe4>
 800bd12:	687b      	ldr	r3, [r7, #4]
 800bd14:	681b      	ldr	r3, [r3, #0]
 800bd16:	4a3a      	ldr	r2, [pc, #232]	@ (800be00 <HAL_UART_Init+0x178>)
 800bd18:	4293      	cmp	r3, r2
 800bd1a:	d027      	beq.n	800bd6c <HAL_UART_Init+0xe4>
 800bd1c:	687b      	ldr	r3, [r7, #4]
 800bd1e:	681b      	ldr	r3, [r3, #0]
 800bd20:	4a38      	ldr	r2, [pc, #224]	@ (800be04 <HAL_UART_Init+0x17c>)
 800bd22:	4293      	cmp	r3, r2
 800bd24:	d022      	beq.n	800bd6c <HAL_UART_Init+0xe4>
 800bd26:	687b      	ldr	r3, [r7, #4]
 800bd28:	681b      	ldr	r3, [r3, #0]
 800bd2a:	4a37      	ldr	r2, [pc, #220]	@ (800be08 <HAL_UART_Init+0x180>)
 800bd2c:	4293      	cmp	r3, r2
 800bd2e:	d01d      	beq.n	800bd6c <HAL_UART_Init+0xe4>
 800bd30:	687b      	ldr	r3, [r7, #4]
 800bd32:	681b      	ldr	r3, [r3, #0]
 800bd34:	4a35      	ldr	r2, [pc, #212]	@ (800be0c <HAL_UART_Init+0x184>)
 800bd36:	4293      	cmp	r3, r2
 800bd38:	d018      	beq.n	800bd6c <HAL_UART_Init+0xe4>
 800bd3a:	687b      	ldr	r3, [r7, #4]
 800bd3c:	681b      	ldr	r3, [r3, #0]
 800bd3e:	4a34      	ldr	r2, [pc, #208]	@ (800be10 <HAL_UART_Init+0x188>)
 800bd40:	4293      	cmp	r3, r2
 800bd42:	d013      	beq.n	800bd6c <HAL_UART_Init+0xe4>
 800bd44:	687b      	ldr	r3, [r7, #4]
 800bd46:	681b      	ldr	r3, [r3, #0]
 800bd48:	4a32      	ldr	r2, [pc, #200]	@ (800be14 <HAL_UART_Init+0x18c>)
 800bd4a:	4293      	cmp	r3, r2
 800bd4c:	d00e      	beq.n	800bd6c <HAL_UART_Init+0xe4>
 800bd4e:	687b      	ldr	r3, [r7, #4]
 800bd50:	681b      	ldr	r3, [r3, #0]
 800bd52:	4a31      	ldr	r2, [pc, #196]	@ (800be18 <HAL_UART_Init+0x190>)
 800bd54:	4293      	cmp	r3, r2
 800bd56:	d009      	beq.n	800bd6c <HAL_UART_Init+0xe4>
 800bd58:	687b      	ldr	r3, [r7, #4]
 800bd5a:	681b      	ldr	r3, [r3, #0]
 800bd5c:	4a2f      	ldr	r2, [pc, #188]	@ (800be1c <HAL_UART_Init+0x194>)
 800bd5e:	4293      	cmp	r3, r2
 800bd60:	d004      	beq.n	800bd6c <HAL_UART_Init+0xe4>
 800bd62:	f240 1143 	movw	r1, #323	@ 0x143
 800bd66:	482e      	ldr	r0, [pc, #184]	@ (800be20 <HAL_UART_Init+0x198>)
 800bd68:	f7f5 f966 	bl	8001038 <assert_failed>
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800bd6c:	687b      	ldr	r3, [r7, #4]
 800bd6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bd72:	2b00      	cmp	r3, #0
 800bd74:	d106      	bne.n	800bd84 <HAL_UART_Init+0xfc>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800bd76:	687b      	ldr	r3, [r7, #4]
 800bd78:	2200      	movs	r2, #0
 800bd7a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800bd7e:	6878      	ldr	r0, [r7, #4]
 800bd80:	f7f5 fad2 	bl	8001328 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800bd84:	687b      	ldr	r3, [r7, #4]
 800bd86:	2224      	movs	r2, #36	@ 0x24
 800bd88:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800bd8c:	687b      	ldr	r3, [r7, #4]
 800bd8e:	681b      	ldr	r3, [r3, #0]
 800bd90:	681a      	ldr	r2, [r3, #0]
 800bd92:	687b      	ldr	r3, [r7, #4]
 800bd94:	681b      	ldr	r3, [r3, #0]
 800bd96:	f022 0201 	bic.w	r2, r2, #1
 800bd9a:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800bd9c:	687b      	ldr	r3, [r7, #4]
 800bd9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bda0:	2b00      	cmp	r3, #0
 800bda2:	d002      	beq.n	800bdaa <HAL_UART_Init+0x122>
  {
    UART_AdvFeatureConfig(huart);
 800bda4:	6878      	ldr	r0, [r7, #4]
 800bda6:	f001 fa77 	bl	800d298 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800bdaa:	6878      	ldr	r0, [r7, #4]
 800bdac:	f000 fc30 	bl	800c610 <UART_SetConfig>
 800bdb0:	4603      	mov	r3, r0
 800bdb2:	2b01      	cmp	r3, #1
 800bdb4:	d101      	bne.n	800bdba <HAL_UART_Init+0x132>
  {
    return HAL_ERROR;
 800bdb6:	2301      	movs	r3, #1
 800bdb8:	e01b      	b.n	800bdf2 <HAL_UART_Init+0x16a>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800bdba:	687b      	ldr	r3, [r7, #4]
 800bdbc:	681b      	ldr	r3, [r3, #0]
 800bdbe:	685a      	ldr	r2, [r3, #4]
 800bdc0:	687b      	ldr	r3, [r7, #4]
 800bdc2:	681b      	ldr	r3, [r3, #0]
 800bdc4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800bdc8:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800bdca:	687b      	ldr	r3, [r7, #4]
 800bdcc:	681b      	ldr	r3, [r3, #0]
 800bdce:	689a      	ldr	r2, [r3, #8]
 800bdd0:	687b      	ldr	r3, [r7, #4]
 800bdd2:	681b      	ldr	r3, [r3, #0]
 800bdd4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800bdd8:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800bdda:	687b      	ldr	r3, [r7, #4]
 800bddc:	681b      	ldr	r3, [r3, #0]
 800bdde:	681a      	ldr	r2, [r3, #0]
 800bde0:	687b      	ldr	r3, [r7, #4]
 800bde2:	681b      	ldr	r3, [r3, #0]
 800bde4:	f042 0201 	orr.w	r2, r2, #1
 800bde8:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800bdea:	6878      	ldr	r0, [r7, #4]
 800bdec:	f001 fbc8 	bl	800d580 <UART_CheckIdleState>
 800bdf0:	4603      	mov	r3, r0
}
 800bdf2:	4618      	mov	r0, r3
 800bdf4:	3708      	adds	r7, #8
 800bdf6:	46bd      	mov	sp, r7
 800bdf8:	bd80      	pop	{r7, pc}
 800bdfa:	bf00      	nop
 800bdfc:	40011000 	.word	0x40011000
 800be00:	40004400 	.word	0x40004400
 800be04:	40004800 	.word	0x40004800
 800be08:	40004c00 	.word	0x40004c00
 800be0c:	40005000 	.word	0x40005000
 800be10:	40011400 	.word	0x40011400
 800be14:	40007800 	.word	0x40007800
 800be18:	40007c00 	.word	0x40007c00
 800be1c:	58000c00 	.word	0x58000c00
 800be20:	0800e04c 	.word	0x0800e04c

0800be24 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800be24:	b580      	push	{r7, lr}
 800be26:	b0ba      	sub	sp, #232	@ 0xe8
 800be28:	af00      	add	r7, sp, #0
 800be2a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800be2c:	687b      	ldr	r3, [r7, #4]
 800be2e:	681b      	ldr	r3, [r3, #0]
 800be30:	69db      	ldr	r3, [r3, #28]
 800be32:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800be36:	687b      	ldr	r3, [r7, #4]
 800be38:	681b      	ldr	r3, [r3, #0]
 800be3a:	681b      	ldr	r3, [r3, #0]
 800be3c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800be40:	687b      	ldr	r3, [r7, #4]
 800be42:	681b      	ldr	r3, [r3, #0]
 800be44:	689b      	ldr	r3, [r3, #8]
 800be46:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800be4a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800be4e:	f640 030f 	movw	r3, #2063	@ 0x80f
 800be52:	4013      	ands	r3, r2
 800be54:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800be58:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800be5c:	2b00      	cmp	r3, #0
 800be5e:	d11b      	bne.n	800be98 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800be60:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800be64:	f003 0320 	and.w	r3, r3, #32
 800be68:	2b00      	cmp	r3, #0
 800be6a:	d015      	beq.n	800be98 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800be6c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800be70:	f003 0320 	and.w	r3, r3, #32
 800be74:	2b00      	cmp	r3, #0
 800be76:	d105      	bne.n	800be84 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800be78:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800be7c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800be80:	2b00      	cmp	r3, #0
 800be82:	d009      	beq.n	800be98 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800be84:	687b      	ldr	r3, [r7, #4]
 800be86:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800be88:	2b00      	cmp	r3, #0
 800be8a:	f000 8393 	beq.w	800c5b4 <HAL_UART_IRQHandler+0x790>
      {
        huart->RxISR(huart);
 800be8e:	687b      	ldr	r3, [r7, #4]
 800be90:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800be92:	6878      	ldr	r0, [r7, #4]
 800be94:	4798      	blx	r3
      }
      return;
 800be96:	e38d      	b.n	800c5b4 <HAL_UART_IRQHandler+0x790>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800be98:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800be9c:	2b00      	cmp	r3, #0
 800be9e:	f000 8123 	beq.w	800c0e8 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800bea2:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800bea6:	4b8d      	ldr	r3, [pc, #564]	@ (800c0dc <HAL_UART_IRQHandler+0x2b8>)
 800bea8:	4013      	ands	r3, r2
 800beaa:	2b00      	cmp	r3, #0
 800beac:	d106      	bne.n	800bebc <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800beae:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800beb2:	4b8b      	ldr	r3, [pc, #556]	@ (800c0e0 <HAL_UART_IRQHandler+0x2bc>)
 800beb4:	4013      	ands	r3, r2
 800beb6:	2b00      	cmp	r3, #0
 800beb8:	f000 8116 	beq.w	800c0e8 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800bebc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800bec0:	f003 0301 	and.w	r3, r3, #1
 800bec4:	2b00      	cmp	r3, #0
 800bec6:	d011      	beq.n	800beec <HAL_UART_IRQHandler+0xc8>
 800bec8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800becc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bed0:	2b00      	cmp	r3, #0
 800bed2:	d00b      	beq.n	800beec <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800bed4:	687b      	ldr	r3, [r7, #4]
 800bed6:	681b      	ldr	r3, [r3, #0]
 800bed8:	2201      	movs	r2, #1
 800beda:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800bedc:	687b      	ldr	r3, [r7, #4]
 800bede:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bee2:	f043 0201 	orr.w	r2, r3, #1
 800bee6:	687b      	ldr	r3, [r7, #4]
 800bee8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800beec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800bef0:	f003 0302 	and.w	r3, r3, #2
 800bef4:	2b00      	cmp	r3, #0
 800bef6:	d011      	beq.n	800bf1c <HAL_UART_IRQHandler+0xf8>
 800bef8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800befc:	f003 0301 	and.w	r3, r3, #1
 800bf00:	2b00      	cmp	r3, #0
 800bf02:	d00b      	beq.n	800bf1c <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800bf04:	687b      	ldr	r3, [r7, #4]
 800bf06:	681b      	ldr	r3, [r3, #0]
 800bf08:	2202      	movs	r2, #2
 800bf0a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800bf0c:	687b      	ldr	r3, [r7, #4]
 800bf0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bf12:	f043 0204 	orr.w	r2, r3, #4
 800bf16:	687b      	ldr	r3, [r7, #4]
 800bf18:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800bf1c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800bf20:	f003 0304 	and.w	r3, r3, #4
 800bf24:	2b00      	cmp	r3, #0
 800bf26:	d011      	beq.n	800bf4c <HAL_UART_IRQHandler+0x128>
 800bf28:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800bf2c:	f003 0301 	and.w	r3, r3, #1
 800bf30:	2b00      	cmp	r3, #0
 800bf32:	d00b      	beq.n	800bf4c <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800bf34:	687b      	ldr	r3, [r7, #4]
 800bf36:	681b      	ldr	r3, [r3, #0]
 800bf38:	2204      	movs	r2, #4
 800bf3a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800bf3c:	687b      	ldr	r3, [r7, #4]
 800bf3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bf42:	f043 0202 	orr.w	r2, r3, #2
 800bf46:	687b      	ldr	r3, [r7, #4]
 800bf48:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800bf4c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800bf50:	f003 0308 	and.w	r3, r3, #8
 800bf54:	2b00      	cmp	r3, #0
 800bf56:	d017      	beq.n	800bf88 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800bf58:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800bf5c:	f003 0320 	and.w	r3, r3, #32
 800bf60:	2b00      	cmp	r3, #0
 800bf62:	d105      	bne.n	800bf70 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800bf64:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800bf68:	4b5c      	ldr	r3, [pc, #368]	@ (800c0dc <HAL_UART_IRQHandler+0x2b8>)
 800bf6a:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800bf6c:	2b00      	cmp	r3, #0
 800bf6e:	d00b      	beq.n	800bf88 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800bf70:	687b      	ldr	r3, [r7, #4]
 800bf72:	681b      	ldr	r3, [r3, #0]
 800bf74:	2208      	movs	r2, #8
 800bf76:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800bf78:	687b      	ldr	r3, [r7, #4]
 800bf7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bf7e:	f043 0208 	orr.w	r2, r3, #8
 800bf82:	687b      	ldr	r3, [r7, #4]
 800bf84:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800bf88:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800bf8c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800bf90:	2b00      	cmp	r3, #0
 800bf92:	d012      	beq.n	800bfba <HAL_UART_IRQHandler+0x196>
 800bf94:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800bf98:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800bf9c:	2b00      	cmp	r3, #0
 800bf9e:	d00c      	beq.n	800bfba <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800bfa0:	687b      	ldr	r3, [r7, #4]
 800bfa2:	681b      	ldr	r3, [r3, #0]
 800bfa4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800bfa8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800bfaa:	687b      	ldr	r3, [r7, #4]
 800bfac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bfb0:	f043 0220 	orr.w	r2, r3, #32
 800bfb4:	687b      	ldr	r3, [r7, #4]
 800bfb6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800bfba:	687b      	ldr	r3, [r7, #4]
 800bfbc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bfc0:	2b00      	cmp	r3, #0
 800bfc2:	f000 82f9 	beq.w	800c5b8 <HAL_UART_IRQHandler+0x794>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800bfc6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800bfca:	f003 0320 	and.w	r3, r3, #32
 800bfce:	2b00      	cmp	r3, #0
 800bfd0:	d013      	beq.n	800bffa <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800bfd2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800bfd6:	f003 0320 	and.w	r3, r3, #32
 800bfda:	2b00      	cmp	r3, #0
 800bfdc:	d105      	bne.n	800bfea <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800bfde:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800bfe2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800bfe6:	2b00      	cmp	r3, #0
 800bfe8:	d007      	beq.n	800bffa <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800bfea:	687b      	ldr	r3, [r7, #4]
 800bfec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800bfee:	2b00      	cmp	r3, #0
 800bff0:	d003      	beq.n	800bffa <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800bff2:	687b      	ldr	r3, [r7, #4]
 800bff4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800bff6:	6878      	ldr	r0, [r7, #4]
 800bff8:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800bffa:	687b      	ldr	r3, [r7, #4]
 800bffc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c000:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800c004:	687b      	ldr	r3, [r7, #4]
 800c006:	681b      	ldr	r3, [r3, #0]
 800c008:	689b      	ldr	r3, [r3, #8]
 800c00a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c00e:	2b40      	cmp	r3, #64	@ 0x40
 800c010:	d005      	beq.n	800c01e <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800c012:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800c016:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800c01a:	2b00      	cmp	r3, #0
 800c01c:	d054      	beq.n	800c0c8 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800c01e:	6878      	ldr	r0, [r7, #4]
 800c020:	f001 fbc6 	bl	800d7b0 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c024:	687b      	ldr	r3, [r7, #4]
 800c026:	681b      	ldr	r3, [r3, #0]
 800c028:	689b      	ldr	r3, [r3, #8]
 800c02a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c02e:	2b40      	cmp	r3, #64	@ 0x40
 800c030:	d146      	bne.n	800c0c0 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c032:	687b      	ldr	r3, [r7, #4]
 800c034:	681b      	ldr	r3, [r3, #0]
 800c036:	3308      	adds	r3, #8
 800c038:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c03c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800c040:	e853 3f00 	ldrex	r3, [r3]
 800c044:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800c048:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800c04c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c050:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800c054:	687b      	ldr	r3, [r7, #4]
 800c056:	681b      	ldr	r3, [r3, #0]
 800c058:	3308      	adds	r3, #8
 800c05a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800c05e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800c062:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c066:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800c06a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800c06e:	e841 2300 	strex	r3, r2, [r1]
 800c072:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800c076:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800c07a:	2b00      	cmp	r3, #0
 800c07c:	d1d9      	bne.n	800c032 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800c07e:	687b      	ldr	r3, [r7, #4]
 800c080:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c084:	2b00      	cmp	r3, #0
 800c086:	d017      	beq.n	800c0b8 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800c088:	687b      	ldr	r3, [r7, #4]
 800c08a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c08e:	4a15      	ldr	r2, [pc, #84]	@ (800c0e4 <HAL_UART_IRQHandler+0x2c0>)
 800c090:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800c092:	687b      	ldr	r3, [r7, #4]
 800c094:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c098:	4618      	mov	r0, r3
 800c09a:	f7f7 f82d 	bl	80030f8 <HAL_DMA_Abort_IT>
 800c09e:	4603      	mov	r3, r0
 800c0a0:	2b00      	cmp	r3, #0
 800c0a2:	d019      	beq.n	800c0d8 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800c0a4:	687b      	ldr	r3, [r7, #4]
 800c0a6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c0aa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c0ac:	687a      	ldr	r2, [r7, #4]
 800c0ae:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800c0b2:	4610      	mov	r0, r2
 800c0b4:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c0b6:	e00f      	b.n	800c0d8 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800c0b8:	6878      	ldr	r0, [r7, #4]
 800c0ba:	f000 fa93 	bl	800c5e4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c0be:	e00b      	b.n	800c0d8 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800c0c0:	6878      	ldr	r0, [r7, #4]
 800c0c2:	f000 fa8f 	bl	800c5e4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c0c6:	e007      	b.n	800c0d8 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800c0c8:	6878      	ldr	r0, [r7, #4]
 800c0ca:	f000 fa8b 	bl	800c5e4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c0ce:	687b      	ldr	r3, [r7, #4]
 800c0d0:	2200      	movs	r2, #0
 800c0d2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800c0d6:	e26f      	b.n	800c5b8 <HAL_UART_IRQHandler+0x794>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c0d8:	bf00      	nop
    return;
 800c0da:	e26d      	b.n	800c5b8 <HAL_UART_IRQHandler+0x794>
 800c0dc:	10000001 	.word	0x10000001
 800c0e0:	04000120 	.word	0x04000120
 800c0e4:	0800d87d 	.word	0x0800d87d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c0e8:	687b      	ldr	r3, [r7, #4]
 800c0ea:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c0ec:	2b01      	cmp	r3, #1
 800c0ee:	f040 8203 	bne.w	800c4f8 <HAL_UART_IRQHandler+0x6d4>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800c0f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c0f6:	f003 0310 	and.w	r3, r3, #16
 800c0fa:	2b00      	cmp	r3, #0
 800c0fc:	f000 81fc 	beq.w	800c4f8 <HAL_UART_IRQHandler+0x6d4>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800c100:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c104:	f003 0310 	and.w	r3, r3, #16
 800c108:	2b00      	cmp	r3, #0
 800c10a:	f000 81f5 	beq.w	800c4f8 <HAL_UART_IRQHandler+0x6d4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800c10e:	687b      	ldr	r3, [r7, #4]
 800c110:	681b      	ldr	r3, [r3, #0]
 800c112:	2210      	movs	r2, #16
 800c114:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c116:	687b      	ldr	r3, [r7, #4]
 800c118:	681b      	ldr	r3, [r3, #0]
 800c11a:	689b      	ldr	r3, [r3, #8]
 800c11c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c120:	2b40      	cmp	r3, #64	@ 0x40
 800c122:	f040 816d 	bne.w	800c400 <HAL_UART_IRQHandler+0x5dc>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800c126:	687b      	ldr	r3, [r7, #4]
 800c128:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c12c:	681b      	ldr	r3, [r3, #0]
 800c12e:	4aa4      	ldr	r2, [pc, #656]	@ (800c3c0 <HAL_UART_IRQHandler+0x59c>)
 800c130:	4293      	cmp	r3, r2
 800c132:	d068      	beq.n	800c206 <HAL_UART_IRQHandler+0x3e2>
 800c134:	687b      	ldr	r3, [r7, #4]
 800c136:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c13a:	681b      	ldr	r3, [r3, #0]
 800c13c:	4aa1      	ldr	r2, [pc, #644]	@ (800c3c4 <HAL_UART_IRQHandler+0x5a0>)
 800c13e:	4293      	cmp	r3, r2
 800c140:	d061      	beq.n	800c206 <HAL_UART_IRQHandler+0x3e2>
 800c142:	687b      	ldr	r3, [r7, #4]
 800c144:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c148:	681b      	ldr	r3, [r3, #0]
 800c14a:	4a9f      	ldr	r2, [pc, #636]	@ (800c3c8 <HAL_UART_IRQHandler+0x5a4>)
 800c14c:	4293      	cmp	r3, r2
 800c14e:	d05a      	beq.n	800c206 <HAL_UART_IRQHandler+0x3e2>
 800c150:	687b      	ldr	r3, [r7, #4]
 800c152:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c156:	681b      	ldr	r3, [r3, #0]
 800c158:	4a9c      	ldr	r2, [pc, #624]	@ (800c3cc <HAL_UART_IRQHandler+0x5a8>)
 800c15a:	4293      	cmp	r3, r2
 800c15c:	d053      	beq.n	800c206 <HAL_UART_IRQHandler+0x3e2>
 800c15e:	687b      	ldr	r3, [r7, #4]
 800c160:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c164:	681b      	ldr	r3, [r3, #0]
 800c166:	4a9a      	ldr	r2, [pc, #616]	@ (800c3d0 <HAL_UART_IRQHandler+0x5ac>)
 800c168:	4293      	cmp	r3, r2
 800c16a:	d04c      	beq.n	800c206 <HAL_UART_IRQHandler+0x3e2>
 800c16c:	687b      	ldr	r3, [r7, #4]
 800c16e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c172:	681b      	ldr	r3, [r3, #0]
 800c174:	4a97      	ldr	r2, [pc, #604]	@ (800c3d4 <HAL_UART_IRQHandler+0x5b0>)
 800c176:	4293      	cmp	r3, r2
 800c178:	d045      	beq.n	800c206 <HAL_UART_IRQHandler+0x3e2>
 800c17a:	687b      	ldr	r3, [r7, #4]
 800c17c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c180:	681b      	ldr	r3, [r3, #0]
 800c182:	4a95      	ldr	r2, [pc, #596]	@ (800c3d8 <HAL_UART_IRQHandler+0x5b4>)
 800c184:	4293      	cmp	r3, r2
 800c186:	d03e      	beq.n	800c206 <HAL_UART_IRQHandler+0x3e2>
 800c188:	687b      	ldr	r3, [r7, #4]
 800c18a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c18e:	681b      	ldr	r3, [r3, #0]
 800c190:	4a92      	ldr	r2, [pc, #584]	@ (800c3dc <HAL_UART_IRQHandler+0x5b8>)
 800c192:	4293      	cmp	r3, r2
 800c194:	d037      	beq.n	800c206 <HAL_UART_IRQHandler+0x3e2>
 800c196:	687b      	ldr	r3, [r7, #4]
 800c198:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c19c:	681b      	ldr	r3, [r3, #0]
 800c19e:	4a90      	ldr	r2, [pc, #576]	@ (800c3e0 <HAL_UART_IRQHandler+0x5bc>)
 800c1a0:	4293      	cmp	r3, r2
 800c1a2:	d030      	beq.n	800c206 <HAL_UART_IRQHandler+0x3e2>
 800c1a4:	687b      	ldr	r3, [r7, #4]
 800c1a6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c1aa:	681b      	ldr	r3, [r3, #0]
 800c1ac:	4a8d      	ldr	r2, [pc, #564]	@ (800c3e4 <HAL_UART_IRQHandler+0x5c0>)
 800c1ae:	4293      	cmp	r3, r2
 800c1b0:	d029      	beq.n	800c206 <HAL_UART_IRQHandler+0x3e2>
 800c1b2:	687b      	ldr	r3, [r7, #4]
 800c1b4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c1b8:	681b      	ldr	r3, [r3, #0]
 800c1ba:	4a8b      	ldr	r2, [pc, #556]	@ (800c3e8 <HAL_UART_IRQHandler+0x5c4>)
 800c1bc:	4293      	cmp	r3, r2
 800c1be:	d022      	beq.n	800c206 <HAL_UART_IRQHandler+0x3e2>
 800c1c0:	687b      	ldr	r3, [r7, #4]
 800c1c2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c1c6:	681b      	ldr	r3, [r3, #0]
 800c1c8:	4a88      	ldr	r2, [pc, #544]	@ (800c3ec <HAL_UART_IRQHandler+0x5c8>)
 800c1ca:	4293      	cmp	r3, r2
 800c1cc:	d01b      	beq.n	800c206 <HAL_UART_IRQHandler+0x3e2>
 800c1ce:	687b      	ldr	r3, [r7, #4]
 800c1d0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c1d4:	681b      	ldr	r3, [r3, #0]
 800c1d6:	4a86      	ldr	r2, [pc, #536]	@ (800c3f0 <HAL_UART_IRQHandler+0x5cc>)
 800c1d8:	4293      	cmp	r3, r2
 800c1da:	d014      	beq.n	800c206 <HAL_UART_IRQHandler+0x3e2>
 800c1dc:	687b      	ldr	r3, [r7, #4]
 800c1de:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c1e2:	681b      	ldr	r3, [r3, #0]
 800c1e4:	4a83      	ldr	r2, [pc, #524]	@ (800c3f4 <HAL_UART_IRQHandler+0x5d0>)
 800c1e6:	4293      	cmp	r3, r2
 800c1e8:	d00d      	beq.n	800c206 <HAL_UART_IRQHandler+0x3e2>
 800c1ea:	687b      	ldr	r3, [r7, #4]
 800c1ec:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c1f0:	681b      	ldr	r3, [r3, #0]
 800c1f2:	4a81      	ldr	r2, [pc, #516]	@ (800c3f8 <HAL_UART_IRQHandler+0x5d4>)
 800c1f4:	4293      	cmp	r3, r2
 800c1f6:	d006      	beq.n	800c206 <HAL_UART_IRQHandler+0x3e2>
 800c1f8:	687b      	ldr	r3, [r7, #4]
 800c1fa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c1fe:	681b      	ldr	r3, [r3, #0]
 800c200:	4a7e      	ldr	r2, [pc, #504]	@ (800c3fc <HAL_UART_IRQHandler+0x5d8>)
 800c202:	4293      	cmp	r3, r2
 800c204:	d106      	bne.n	800c214 <HAL_UART_IRQHandler+0x3f0>
 800c206:	687b      	ldr	r3, [r7, #4]
 800c208:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c20c:	681b      	ldr	r3, [r3, #0]
 800c20e:	685b      	ldr	r3, [r3, #4]
 800c210:	b29b      	uxth	r3, r3
 800c212:	e005      	b.n	800c220 <HAL_UART_IRQHandler+0x3fc>
 800c214:	687b      	ldr	r3, [r7, #4]
 800c216:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c21a:	681b      	ldr	r3, [r3, #0]
 800c21c:	685b      	ldr	r3, [r3, #4]
 800c21e:	b29b      	uxth	r3, r3
 800c220:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800c224:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800c228:	2b00      	cmp	r3, #0
 800c22a:	f000 80ad 	beq.w	800c388 <HAL_UART_IRQHandler+0x564>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800c22e:	687b      	ldr	r3, [r7, #4]
 800c230:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800c234:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800c238:	429a      	cmp	r2, r3
 800c23a:	f080 80a5 	bcs.w	800c388 <HAL_UART_IRQHandler+0x564>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800c23e:	687b      	ldr	r3, [r7, #4]
 800c240:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800c244:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800c248:	687b      	ldr	r3, [r7, #4]
 800c24a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c24e:	69db      	ldr	r3, [r3, #28]
 800c250:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c254:	f000 8087 	beq.w	800c366 <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800c258:	687b      	ldr	r3, [r7, #4]
 800c25a:	681b      	ldr	r3, [r3, #0]
 800c25c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c260:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800c264:	e853 3f00 	ldrex	r3, [r3]
 800c268:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800c26c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800c270:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800c274:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800c278:	687b      	ldr	r3, [r7, #4]
 800c27a:	681b      	ldr	r3, [r3, #0]
 800c27c:	461a      	mov	r2, r3
 800c27e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800c282:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800c286:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c28a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800c28e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800c292:	e841 2300 	strex	r3, r2, [r1]
 800c296:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800c29a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800c29e:	2b00      	cmp	r3, #0
 800c2a0:	d1da      	bne.n	800c258 <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c2a2:	687b      	ldr	r3, [r7, #4]
 800c2a4:	681b      	ldr	r3, [r3, #0]
 800c2a6:	3308      	adds	r3, #8
 800c2a8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c2aa:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c2ac:	e853 3f00 	ldrex	r3, [r3]
 800c2b0:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800c2b2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800c2b4:	f023 0301 	bic.w	r3, r3, #1
 800c2b8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800c2bc:	687b      	ldr	r3, [r7, #4]
 800c2be:	681b      	ldr	r3, [r3, #0]
 800c2c0:	3308      	adds	r3, #8
 800c2c2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800c2c6:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800c2ca:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c2cc:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800c2ce:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800c2d2:	e841 2300 	strex	r3, r2, [r1]
 800c2d6:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800c2d8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800c2da:	2b00      	cmp	r3, #0
 800c2dc:	d1e1      	bne.n	800c2a2 <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c2de:	687b      	ldr	r3, [r7, #4]
 800c2e0:	681b      	ldr	r3, [r3, #0]
 800c2e2:	3308      	adds	r3, #8
 800c2e4:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c2e6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c2e8:	e853 3f00 	ldrex	r3, [r3]
 800c2ec:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800c2ee:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c2f0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c2f4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800c2f8:	687b      	ldr	r3, [r7, #4]
 800c2fa:	681b      	ldr	r3, [r3, #0]
 800c2fc:	3308      	adds	r3, #8
 800c2fe:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800c302:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800c304:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c306:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800c308:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800c30a:	e841 2300 	strex	r3, r2, [r1]
 800c30e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800c310:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c312:	2b00      	cmp	r3, #0
 800c314:	d1e3      	bne.n	800c2de <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800c316:	687b      	ldr	r3, [r7, #4]
 800c318:	2220      	movs	r2, #32
 800c31a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c31e:	687b      	ldr	r3, [r7, #4]
 800c320:	2200      	movs	r2, #0
 800c322:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c324:	687b      	ldr	r3, [r7, #4]
 800c326:	681b      	ldr	r3, [r3, #0]
 800c328:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c32a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c32c:	e853 3f00 	ldrex	r3, [r3]
 800c330:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800c332:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c334:	f023 0310 	bic.w	r3, r3, #16
 800c338:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800c33c:	687b      	ldr	r3, [r7, #4]
 800c33e:	681b      	ldr	r3, [r3, #0]
 800c340:	461a      	mov	r2, r3
 800c342:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c346:	65bb      	str	r3, [r7, #88]	@ 0x58
 800c348:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c34a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800c34c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800c34e:	e841 2300 	strex	r3, r2, [r1]
 800c352:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800c354:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c356:	2b00      	cmp	r3, #0
 800c358:	d1e4      	bne.n	800c324 <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800c35a:	687b      	ldr	r3, [r7, #4]
 800c35c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c360:	4618      	mov	r0, r3
 800c362:	f7f6 fbab 	bl	8002abc <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800c366:	687b      	ldr	r3, [r7, #4]
 800c368:	2202      	movs	r2, #2
 800c36a:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800c36c:	687b      	ldr	r3, [r7, #4]
 800c36e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800c372:	687b      	ldr	r3, [r7, #4]
 800c374:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800c378:	b29b      	uxth	r3, r3
 800c37a:	1ad3      	subs	r3, r2, r3
 800c37c:	b29b      	uxth	r3, r3
 800c37e:	4619      	mov	r1, r3
 800c380:	6878      	ldr	r0, [r7, #4]
 800c382:	f000 f939 	bl	800c5f8 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800c386:	e119      	b.n	800c5bc <HAL_UART_IRQHandler+0x798>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800c388:	687b      	ldr	r3, [r7, #4]
 800c38a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800c38e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800c392:	429a      	cmp	r2, r3
 800c394:	f040 8112 	bne.w	800c5bc <HAL_UART_IRQHandler+0x798>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800c398:	687b      	ldr	r3, [r7, #4]
 800c39a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c39e:	69db      	ldr	r3, [r3, #28]
 800c3a0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c3a4:	f040 810a 	bne.w	800c5bc <HAL_UART_IRQHandler+0x798>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800c3a8:	687b      	ldr	r3, [r7, #4]
 800c3aa:	2202      	movs	r2, #2
 800c3ac:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800c3ae:	687b      	ldr	r3, [r7, #4]
 800c3b0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800c3b4:	4619      	mov	r1, r3
 800c3b6:	6878      	ldr	r0, [r7, #4]
 800c3b8:	f000 f91e 	bl	800c5f8 <HAL_UARTEx_RxEventCallback>
      return;
 800c3bc:	e0fe      	b.n	800c5bc <HAL_UART_IRQHandler+0x798>
 800c3be:	bf00      	nop
 800c3c0:	40020010 	.word	0x40020010
 800c3c4:	40020028 	.word	0x40020028
 800c3c8:	40020040 	.word	0x40020040
 800c3cc:	40020058 	.word	0x40020058
 800c3d0:	40020070 	.word	0x40020070
 800c3d4:	40020088 	.word	0x40020088
 800c3d8:	400200a0 	.word	0x400200a0
 800c3dc:	400200b8 	.word	0x400200b8
 800c3e0:	40020410 	.word	0x40020410
 800c3e4:	40020428 	.word	0x40020428
 800c3e8:	40020440 	.word	0x40020440
 800c3ec:	40020458 	.word	0x40020458
 800c3f0:	40020470 	.word	0x40020470
 800c3f4:	40020488 	.word	0x40020488
 800c3f8:	400204a0 	.word	0x400204a0
 800c3fc:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800c400:	687b      	ldr	r3, [r7, #4]
 800c402:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800c406:	687b      	ldr	r3, [r7, #4]
 800c408:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800c40c:	b29b      	uxth	r3, r3
 800c40e:	1ad3      	subs	r3, r2, r3
 800c410:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800c414:	687b      	ldr	r3, [r7, #4]
 800c416:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800c41a:	b29b      	uxth	r3, r3
 800c41c:	2b00      	cmp	r3, #0
 800c41e:	f000 80cf 	beq.w	800c5c0 <HAL_UART_IRQHandler+0x79c>
          && (nb_rx_data > 0U))
 800c422:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800c426:	2b00      	cmp	r3, #0
 800c428:	f000 80ca 	beq.w	800c5c0 <HAL_UART_IRQHandler+0x79c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800c42c:	687b      	ldr	r3, [r7, #4]
 800c42e:	681b      	ldr	r3, [r3, #0]
 800c430:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c432:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c434:	e853 3f00 	ldrex	r3, [r3]
 800c438:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800c43a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c43c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800c440:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800c444:	687b      	ldr	r3, [r7, #4]
 800c446:	681b      	ldr	r3, [r3, #0]
 800c448:	461a      	mov	r2, r3
 800c44a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800c44e:	647b      	str	r3, [r7, #68]	@ 0x44
 800c450:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c452:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800c454:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c456:	e841 2300 	strex	r3, r2, [r1]
 800c45a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800c45c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c45e:	2b00      	cmp	r3, #0
 800c460:	d1e4      	bne.n	800c42c <HAL_UART_IRQHandler+0x608>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800c462:	687b      	ldr	r3, [r7, #4]
 800c464:	681b      	ldr	r3, [r3, #0]
 800c466:	3308      	adds	r3, #8
 800c468:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c46a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c46c:	e853 3f00 	ldrex	r3, [r3]
 800c470:	623b      	str	r3, [r7, #32]
   return(result);
 800c472:	6a3a      	ldr	r2, [r7, #32]
 800c474:	4b55      	ldr	r3, [pc, #340]	@ (800c5cc <HAL_UART_IRQHandler+0x7a8>)
 800c476:	4013      	ands	r3, r2
 800c478:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800c47c:	687b      	ldr	r3, [r7, #4]
 800c47e:	681b      	ldr	r3, [r3, #0]
 800c480:	3308      	adds	r3, #8
 800c482:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800c486:	633a      	str	r2, [r7, #48]	@ 0x30
 800c488:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c48a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c48c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c48e:	e841 2300 	strex	r3, r2, [r1]
 800c492:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800c494:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c496:	2b00      	cmp	r3, #0
 800c498:	d1e3      	bne.n	800c462 <HAL_UART_IRQHandler+0x63e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800c49a:	687b      	ldr	r3, [r7, #4]
 800c49c:	2220      	movs	r2, #32
 800c49e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c4a2:	687b      	ldr	r3, [r7, #4]
 800c4a4:	2200      	movs	r2, #0
 800c4a6:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800c4a8:	687b      	ldr	r3, [r7, #4]
 800c4aa:	2200      	movs	r2, #0
 800c4ac:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c4ae:	687b      	ldr	r3, [r7, #4]
 800c4b0:	681b      	ldr	r3, [r3, #0]
 800c4b2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c4b4:	693b      	ldr	r3, [r7, #16]
 800c4b6:	e853 3f00 	ldrex	r3, [r3]
 800c4ba:	60fb      	str	r3, [r7, #12]
   return(result);
 800c4bc:	68fb      	ldr	r3, [r7, #12]
 800c4be:	f023 0310 	bic.w	r3, r3, #16
 800c4c2:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800c4c6:	687b      	ldr	r3, [r7, #4]
 800c4c8:	681b      	ldr	r3, [r3, #0]
 800c4ca:	461a      	mov	r2, r3
 800c4cc:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800c4d0:	61fb      	str	r3, [r7, #28]
 800c4d2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c4d4:	69b9      	ldr	r1, [r7, #24]
 800c4d6:	69fa      	ldr	r2, [r7, #28]
 800c4d8:	e841 2300 	strex	r3, r2, [r1]
 800c4dc:	617b      	str	r3, [r7, #20]
   return(result);
 800c4de:	697b      	ldr	r3, [r7, #20]
 800c4e0:	2b00      	cmp	r3, #0
 800c4e2:	d1e4      	bne.n	800c4ae <HAL_UART_IRQHandler+0x68a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800c4e4:	687b      	ldr	r3, [r7, #4]
 800c4e6:	2202      	movs	r2, #2
 800c4e8:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800c4ea:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800c4ee:	4619      	mov	r1, r3
 800c4f0:	6878      	ldr	r0, [r7, #4]
 800c4f2:	f000 f881 	bl	800c5f8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800c4f6:	e063      	b.n	800c5c0 <HAL_UART_IRQHandler+0x79c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800c4f8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c4fc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800c500:	2b00      	cmp	r3, #0
 800c502:	d00e      	beq.n	800c522 <HAL_UART_IRQHandler+0x6fe>
 800c504:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c508:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800c50c:	2b00      	cmp	r3, #0
 800c50e:	d008      	beq.n	800c522 <HAL_UART_IRQHandler+0x6fe>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800c510:	687b      	ldr	r3, [r7, #4]
 800c512:	681b      	ldr	r3, [r3, #0]
 800c514:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800c518:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800c51a:	6878      	ldr	r0, [r7, #4]
 800c51c:	f001 f9eb 	bl	800d8f6 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800c520:	e051      	b.n	800c5c6 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800c522:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c526:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c52a:	2b00      	cmp	r3, #0
 800c52c:	d014      	beq.n	800c558 <HAL_UART_IRQHandler+0x734>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800c52e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c532:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c536:	2b00      	cmp	r3, #0
 800c538:	d105      	bne.n	800c546 <HAL_UART_IRQHandler+0x722>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800c53a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c53e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800c542:	2b00      	cmp	r3, #0
 800c544:	d008      	beq.n	800c558 <HAL_UART_IRQHandler+0x734>
  {
    if (huart->TxISR != NULL)
 800c546:	687b      	ldr	r3, [r7, #4]
 800c548:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800c54a:	2b00      	cmp	r3, #0
 800c54c:	d03a      	beq.n	800c5c4 <HAL_UART_IRQHandler+0x7a0>
    {
      huart->TxISR(huart);
 800c54e:	687b      	ldr	r3, [r7, #4]
 800c550:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800c552:	6878      	ldr	r0, [r7, #4]
 800c554:	4798      	blx	r3
    }
    return;
 800c556:	e035      	b.n	800c5c4 <HAL_UART_IRQHandler+0x7a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800c558:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c55c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c560:	2b00      	cmp	r3, #0
 800c562:	d009      	beq.n	800c578 <HAL_UART_IRQHandler+0x754>
 800c564:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c568:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c56c:	2b00      	cmp	r3, #0
 800c56e:	d003      	beq.n	800c578 <HAL_UART_IRQHandler+0x754>
  {
    UART_EndTransmit_IT(huart);
 800c570:	6878      	ldr	r0, [r7, #4]
 800c572:	f001 f995 	bl	800d8a0 <UART_EndTransmit_IT>
    return;
 800c576:	e026      	b.n	800c5c6 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800c578:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c57c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800c580:	2b00      	cmp	r3, #0
 800c582:	d009      	beq.n	800c598 <HAL_UART_IRQHandler+0x774>
 800c584:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c588:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800c58c:	2b00      	cmp	r3, #0
 800c58e:	d003      	beq.n	800c598 <HAL_UART_IRQHandler+0x774>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800c590:	6878      	ldr	r0, [r7, #4]
 800c592:	f001 f9c4 	bl	800d91e <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800c596:	e016      	b.n	800c5c6 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800c598:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c59c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800c5a0:	2b00      	cmp	r3, #0
 800c5a2:	d010      	beq.n	800c5c6 <HAL_UART_IRQHandler+0x7a2>
 800c5a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c5a8:	2b00      	cmp	r3, #0
 800c5aa:	da0c      	bge.n	800c5c6 <HAL_UART_IRQHandler+0x7a2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800c5ac:	6878      	ldr	r0, [r7, #4]
 800c5ae:	f001 f9ac 	bl	800d90a <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800c5b2:	e008      	b.n	800c5c6 <HAL_UART_IRQHandler+0x7a2>
      return;
 800c5b4:	bf00      	nop
 800c5b6:	e006      	b.n	800c5c6 <HAL_UART_IRQHandler+0x7a2>
    return;
 800c5b8:	bf00      	nop
 800c5ba:	e004      	b.n	800c5c6 <HAL_UART_IRQHandler+0x7a2>
      return;
 800c5bc:	bf00      	nop
 800c5be:	e002      	b.n	800c5c6 <HAL_UART_IRQHandler+0x7a2>
      return;
 800c5c0:	bf00      	nop
 800c5c2:	e000      	b.n	800c5c6 <HAL_UART_IRQHandler+0x7a2>
    return;
 800c5c4:	bf00      	nop
  }
}
 800c5c6:	37e8      	adds	r7, #232	@ 0xe8
 800c5c8:	46bd      	mov	sp, r7
 800c5ca:	bd80      	pop	{r7, pc}
 800c5cc:	effffffe 	.word	0xeffffffe

0800c5d0 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800c5d0:	b480      	push	{r7}
 800c5d2:	b083      	sub	sp, #12
 800c5d4:	af00      	add	r7, sp, #0
 800c5d6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800c5d8:	bf00      	nop
 800c5da:	370c      	adds	r7, #12
 800c5dc:	46bd      	mov	sp, r7
 800c5de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5e2:	4770      	bx	lr

0800c5e4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800c5e4:	b480      	push	{r7}
 800c5e6:	b083      	sub	sp, #12
 800c5e8:	af00      	add	r7, sp, #0
 800c5ea:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800c5ec:	bf00      	nop
 800c5ee:	370c      	adds	r7, #12
 800c5f0:	46bd      	mov	sp, r7
 800c5f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5f6:	4770      	bx	lr

0800c5f8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800c5f8:	b480      	push	{r7}
 800c5fa:	b083      	sub	sp, #12
 800c5fc:	af00      	add	r7, sp, #0
 800c5fe:	6078      	str	r0, [r7, #4]
 800c600:	460b      	mov	r3, r1
 800c602:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800c604:	bf00      	nop
 800c606:	370c      	adds	r7, #12
 800c608:	46bd      	mov	sp, r7
 800c60a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c60e:	4770      	bx	lr

0800c610 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800c610:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800c614:	b092      	sub	sp, #72	@ 0x48
 800c616:	af00      	add	r7, sp, #0
 800c618:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800c61a:	2300      	movs	r3, #0
 800c61c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  PLL2_ClocksTypeDef pll2_clocks;
  PLL3_ClocksTypeDef pll3_clocks;
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 800c620:	697b      	ldr	r3, [r7, #20]
 800c622:	685b      	ldr	r3, [r3, #4]
 800c624:	4a17      	ldr	r2, [pc, #92]	@ (800c684 <UART_SetConfig+0x74>)
 800c626:	4293      	cmp	r3, r2
 800c628:	d904      	bls.n	800c634 <UART_SetConfig+0x24>
 800c62a:	f640 31e2 	movw	r1, #3042	@ 0xbe2
 800c62e:	4816      	ldr	r0, [pc, #88]	@ (800c688 <UART_SetConfig+0x78>)
 800c630:	f7f4 fd02 	bl	8001038 <assert_failed>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
 800c634:	697b      	ldr	r3, [r7, #20]
 800c636:	689b      	ldr	r3, [r3, #8]
 800c638:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c63c:	d00d      	beq.n	800c65a <UART_SetConfig+0x4a>
 800c63e:	697b      	ldr	r3, [r7, #20]
 800c640:	689b      	ldr	r3, [r3, #8]
 800c642:	2b00      	cmp	r3, #0
 800c644:	d009      	beq.n	800c65a <UART_SetConfig+0x4a>
 800c646:	697b      	ldr	r3, [r7, #20]
 800c648:	689b      	ldr	r3, [r3, #8]
 800c64a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c64e:	d004      	beq.n	800c65a <UART_SetConfig+0x4a>
 800c650:	f640 31e3 	movw	r1, #3043	@ 0xbe3
 800c654:	480c      	ldr	r0, [pc, #48]	@ (800c688 <UART_SetConfig+0x78>)
 800c656:	f7f4 fcef 	bl	8001038 <assert_failed>
  if (UART_INSTANCE_LOWPOWER(huart))
 800c65a:	697b      	ldr	r3, [r7, #20]
 800c65c:	681b      	ldr	r3, [r3, #0]
 800c65e:	4a0b      	ldr	r2, [pc, #44]	@ (800c68c <UART_SetConfig+0x7c>)
 800c660:	4293      	cmp	r3, r2
 800c662:	d115      	bne.n	800c690 <UART_SetConfig+0x80>
  {
    assert_param(IS_LPUART_STOPBITS(huart->Init.StopBits));
 800c664:	697b      	ldr	r3, [r7, #20]
 800c666:	68db      	ldr	r3, [r3, #12]
 800c668:	2b00      	cmp	r3, #0
 800c66a:	d037      	beq.n	800c6dc <UART_SetConfig+0xcc>
 800c66c:	697b      	ldr	r3, [r7, #20]
 800c66e:	68db      	ldr	r3, [r3, #12]
 800c670:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c674:	d032      	beq.n	800c6dc <UART_SetConfig+0xcc>
 800c676:	f640 31e6 	movw	r1, #3046	@ 0xbe6
 800c67a:	4803      	ldr	r0, [pc, #12]	@ (800c688 <UART_SetConfig+0x78>)
 800c67c:	f7f4 fcdc 	bl	8001038 <assert_failed>
 800c680:	e02c      	b.n	800c6dc <UART_SetConfig+0xcc>
 800c682:	bf00      	nop
 800c684:	00bebc20 	.word	0x00bebc20
 800c688:	0800e04c 	.word	0x0800e04c
 800c68c:	58000c00 	.word	0x58000c00
  }
  else
  {
    assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
 800c690:	697b      	ldr	r3, [r7, #20]
 800c692:	68db      	ldr	r3, [r3, #12]
 800c694:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c698:	d012      	beq.n	800c6c0 <UART_SetConfig+0xb0>
 800c69a:	697b      	ldr	r3, [r7, #20]
 800c69c:	68db      	ldr	r3, [r3, #12]
 800c69e:	2b00      	cmp	r3, #0
 800c6a0:	d00e      	beq.n	800c6c0 <UART_SetConfig+0xb0>
 800c6a2:	697b      	ldr	r3, [r7, #20]
 800c6a4:	68db      	ldr	r3, [r3, #12]
 800c6a6:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800c6aa:	d009      	beq.n	800c6c0 <UART_SetConfig+0xb0>
 800c6ac:	697b      	ldr	r3, [r7, #20]
 800c6ae:	68db      	ldr	r3, [r3, #12]
 800c6b0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c6b4:	d004      	beq.n	800c6c0 <UART_SetConfig+0xb0>
 800c6b6:	f640 31ea 	movw	r1, #3050	@ 0xbea
 800c6ba:	48a5      	ldr	r0, [pc, #660]	@ (800c950 <UART_SetConfig+0x340>)
 800c6bc:	f7f4 fcbc 	bl	8001038 <assert_failed>
    assert_param(IS_UART_ONE_BIT_SAMPLE(huart->Init.OneBitSampling));
 800c6c0:	697b      	ldr	r3, [r7, #20]
 800c6c2:	6a1b      	ldr	r3, [r3, #32]
 800c6c4:	2b00      	cmp	r3, #0
 800c6c6:	d009      	beq.n	800c6dc <UART_SetConfig+0xcc>
 800c6c8:	697b      	ldr	r3, [r7, #20]
 800c6ca:	6a1b      	ldr	r3, [r3, #32]
 800c6cc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800c6d0:	d004      	beq.n	800c6dc <UART_SetConfig+0xcc>
 800c6d2:	f640 31eb 	movw	r1, #3051	@ 0xbeb
 800c6d6:	489e      	ldr	r0, [pc, #632]	@ (800c950 <UART_SetConfig+0x340>)
 800c6d8:	f7f4 fcae 	bl	8001038 <assert_failed>
  }

  assert_param(IS_UART_PARITY(huart->Init.Parity));
 800c6dc:	697b      	ldr	r3, [r7, #20]
 800c6de:	691b      	ldr	r3, [r3, #16]
 800c6e0:	2b00      	cmp	r3, #0
 800c6e2:	d00e      	beq.n	800c702 <UART_SetConfig+0xf2>
 800c6e4:	697b      	ldr	r3, [r7, #20]
 800c6e6:	691b      	ldr	r3, [r3, #16]
 800c6e8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c6ec:	d009      	beq.n	800c702 <UART_SetConfig+0xf2>
 800c6ee:	697b      	ldr	r3, [r7, #20]
 800c6f0:	691b      	ldr	r3, [r3, #16]
 800c6f2:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800c6f6:	d004      	beq.n	800c702 <UART_SetConfig+0xf2>
 800c6f8:	f640 31ee 	movw	r1, #3054	@ 0xbee
 800c6fc:	4894      	ldr	r0, [pc, #592]	@ (800c950 <UART_SetConfig+0x340>)
 800c6fe:	f7f4 fc9b 	bl	8001038 <assert_failed>
  assert_param(IS_UART_MODE(huart->Init.Mode));
 800c702:	697b      	ldr	r3, [r7, #20]
 800c704:	695b      	ldr	r3, [r3, #20]
 800c706:	f023 030c 	bic.w	r3, r3, #12
 800c70a:	2b00      	cmp	r3, #0
 800c70c:	d103      	bne.n	800c716 <UART_SetConfig+0x106>
 800c70e:	697b      	ldr	r3, [r7, #20]
 800c710:	695b      	ldr	r3, [r3, #20]
 800c712:	2b00      	cmp	r3, #0
 800c714:	d104      	bne.n	800c720 <UART_SetConfig+0x110>
 800c716:	f640 31ef 	movw	r1, #3055	@ 0xbef
 800c71a:	488d      	ldr	r0, [pc, #564]	@ (800c950 <UART_SetConfig+0x340>)
 800c71c:	f7f4 fc8c 	bl	8001038 <assert_failed>
  assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
 800c720:	697b      	ldr	r3, [r7, #20]
 800c722:	699b      	ldr	r3, [r3, #24]
 800c724:	2b00      	cmp	r3, #0
 800c726:	d013      	beq.n	800c750 <UART_SetConfig+0x140>
 800c728:	697b      	ldr	r3, [r7, #20]
 800c72a:	699b      	ldr	r3, [r3, #24]
 800c72c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c730:	d00e      	beq.n	800c750 <UART_SetConfig+0x140>
 800c732:	697b      	ldr	r3, [r7, #20]
 800c734:	699b      	ldr	r3, [r3, #24]
 800c736:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c73a:	d009      	beq.n	800c750 <UART_SetConfig+0x140>
 800c73c:	697b      	ldr	r3, [r7, #20]
 800c73e:	699b      	ldr	r3, [r3, #24]
 800c740:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800c744:	d004      	beq.n	800c750 <UART_SetConfig+0x140>
 800c746:	f44f 613f 	mov.w	r1, #3056	@ 0xbf0
 800c74a:	4881      	ldr	r0, [pc, #516]	@ (800c950 <UART_SetConfig+0x340>)
 800c74c:	f7f4 fc74 	bl	8001038 <assert_failed>
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
 800c750:	697b      	ldr	r3, [r7, #20]
 800c752:	69db      	ldr	r3, [r3, #28]
 800c754:	2b00      	cmp	r3, #0
 800c756:	d009      	beq.n	800c76c <UART_SetConfig+0x15c>
 800c758:	697b      	ldr	r3, [r7, #20]
 800c75a:	69db      	ldr	r3, [r3, #28]
 800c75c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c760:	d004      	beq.n	800c76c <UART_SetConfig+0x15c>
 800c762:	f640 31f1 	movw	r1, #3057	@ 0xbf1
 800c766:	487a      	ldr	r0, [pc, #488]	@ (800c950 <UART_SetConfig+0x340>)
 800c768:	f7f4 fc66 	bl	8001038 <assert_failed>
  assert_param(IS_UART_PRESCALER(huart->Init.ClockPrescaler));
 800c76c:	697b      	ldr	r3, [r7, #20]
 800c76e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c770:	2b00      	cmp	r3, #0
 800c772:	d030      	beq.n	800c7d6 <UART_SetConfig+0x1c6>
 800c774:	697b      	ldr	r3, [r7, #20]
 800c776:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c778:	2b01      	cmp	r3, #1
 800c77a:	d02c      	beq.n	800c7d6 <UART_SetConfig+0x1c6>
 800c77c:	697b      	ldr	r3, [r7, #20]
 800c77e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c780:	2b02      	cmp	r3, #2
 800c782:	d028      	beq.n	800c7d6 <UART_SetConfig+0x1c6>
 800c784:	697b      	ldr	r3, [r7, #20]
 800c786:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c788:	2b03      	cmp	r3, #3
 800c78a:	d024      	beq.n	800c7d6 <UART_SetConfig+0x1c6>
 800c78c:	697b      	ldr	r3, [r7, #20]
 800c78e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c790:	2b04      	cmp	r3, #4
 800c792:	d020      	beq.n	800c7d6 <UART_SetConfig+0x1c6>
 800c794:	697b      	ldr	r3, [r7, #20]
 800c796:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c798:	2b05      	cmp	r3, #5
 800c79a:	d01c      	beq.n	800c7d6 <UART_SetConfig+0x1c6>
 800c79c:	697b      	ldr	r3, [r7, #20]
 800c79e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c7a0:	2b06      	cmp	r3, #6
 800c7a2:	d018      	beq.n	800c7d6 <UART_SetConfig+0x1c6>
 800c7a4:	697b      	ldr	r3, [r7, #20]
 800c7a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c7a8:	2b07      	cmp	r3, #7
 800c7aa:	d014      	beq.n	800c7d6 <UART_SetConfig+0x1c6>
 800c7ac:	697b      	ldr	r3, [r7, #20]
 800c7ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c7b0:	2b08      	cmp	r3, #8
 800c7b2:	d010      	beq.n	800c7d6 <UART_SetConfig+0x1c6>
 800c7b4:	697b      	ldr	r3, [r7, #20]
 800c7b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c7b8:	2b09      	cmp	r3, #9
 800c7ba:	d00c      	beq.n	800c7d6 <UART_SetConfig+0x1c6>
 800c7bc:	697b      	ldr	r3, [r7, #20]
 800c7be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c7c0:	2b0a      	cmp	r3, #10
 800c7c2:	d008      	beq.n	800c7d6 <UART_SetConfig+0x1c6>
 800c7c4:	697b      	ldr	r3, [r7, #20]
 800c7c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c7c8:	2b0b      	cmp	r3, #11
 800c7ca:	d004      	beq.n	800c7d6 <UART_SetConfig+0x1c6>
 800c7cc:	f640 31f2 	movw	r1, #3058	@ 0xbf2
 800c7d0:	485f      	ldr	r0, [pc, #380]	@ (800c950 <UART_SetConfig+0x340>)
 800c7d2:	f7f4 fc31 	bl	8001038 <assert_failed>
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800c7d6:	697b      	ldr	r3, [r7, #20]
 800c7d8:	689a      	ldr	r2, [r3, #8]
 800c7da:	697b      	ldr	r3, [r7, #20]
 800c7dc:	691b      	ldr	r3, [r3, #16]
 800c7de:	431a      	orrs	r2, r3
 800c7e0:	697b      	ldr	r3, [r7, #20]
 800c7e2:	695b      	ldr	r3, [r3, #20]
 800c7e4:	431a      	orrs	r2, r3
 800c7e6:	697b      	ldr	r3, [r7, #20]
 800c7e8:	69db      	ldr	r3, [r3, #28]
 800c7ea:	4313      	orrs	r3, r2
 800c7ec:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800c7ee:	697b      	ldr	r3, [r7, #20]
 800c7f0:	681b      	ldr	r3, [r3, #0]
 800c7f2:	681a      	ldr	r2, [r3, #0]
 800c7f4:	4b57      	ldr	r3, [pc, #348]	@ (800c954 <UART_SetConfig+0x344>)
 800c7f6:	4013      	ands	r3, r2
 800c7f8:	697a      	ldr	r2, [r7, #20]
 800c7fa:	6812      	ldr	r2, [r2, #0]
 800c7fc:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800c7fe:	430b      	orrs	r3, r1
 800c800:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800c802:	697b      	ldr	r3, [r7, #20]
 800c804:	681b      	ldr	r3, [r3, #0]
 800c806:	685b      	ldr	r3, [r3, #4]
 800c808:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800c80c:	697b      	ldr	r3, [r7, #20]
 800c80e:	68da      	ldr	r2, [r3, #12]
 800c810:	697b      	ldr	r3, [r7, #20]
 800c812:	681b      	ldr	r3, [r3, #0]
 800c814:	430a      	orrs	r2, r1
 800c816:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800c818:	697b      	ldr	r3, [r7, #20]
 800c81a:	699b      	ldr	r3, [r3, #24]
 800c81c:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800c81e:	697b      	ldr	r3, [r7, #20]
 800c820:	681b      	ldr	r3, [r3, #0]
 800c822:	4a4d      	ldr	r2, [pc, #308]	@ (800c958 <UART_SetConfig+0x348>)
 800c824:	4293      	cmp	r3, r2
 800c826:	d004      	beq.n	800c832 <UART_SetConfig+0x222>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800c828:	697b      	ldr	r3, [r7, #20]
 800c82a:	6a1b      	ldr	r3, [r3, #32]
 800c82c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c82e:	4313      	orrs	r3, r2
 800c830:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800c832:	697b      	ldr	r3, [r7, #20]
 800c834:	681b      	ldr	r3, [r3, #0]
 800c836:	689a      	ldr	r2, [r3, #8]
 800c838:	4b48      	ldr	r3, [pc, #288]	@ (800c95c <UART_SetConfig+0x34c>)
 800c83a:	4013      	ands	r3, r2
 800c83c:	697a      	ldr	r2, [r7, #20]
 800c83e:	6812      	ldr	r2, [r2, #0]
 800c840:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800c842:	430b      	orrs	r3, r1
 800c844:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800c846:	697b      	ldr	r3, [r7, #20]
 800c848:	681b      	ldr	r3, [r3, #0]
 800c84a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c84c:	f023 010f 	bic.w	r1, r3, #15
 800c850:	697b      	ldr	r3, [r7, #20]
 800c852:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800c854:	697b      	ldr	r3, [r7, #20]
 800c856:	681b      	ldr	r3, [r3, #0]
 800c858:	430a      	orrs	r2, r1
 800c85a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800c85c:	697b      	ldr	r3, [r7, #20]
 800c85e:	681b      	ldr	r3, [r3, #0]
 800c860:	4a3f      	ldr	r2, [pc, #252]	@ (800c960 <UART_SetConfig+0x350>)
 800c862:	4293      	cmp	r3, r2
 800c864:	f040 8084 	bne.w	800c970 <UART_SetConfig+0x360>
 800c868:	4b3e      	ldr	r3, [pc, #248]	@ (800c964 <UART_SetConfig+0x354>)
 800c86a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c86c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800c870:	2b28      	cmp	r3, #40	@ 0x28
 800c872:	d879      	bhi.n	800c968 <UART_SetConfig+0x358>
 800c874:	a201      	add	r2, pc, #4	@ (adr r2, 800c87c <UART_SetConfig+0x26c>)
 800c876:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c87a:	bf00      	nop
 800c87c:	0800c921 	.word	0x0800c921
 800c880:	0800c969 	.word	0x0800c969
 800c884:	0800c969 	.word	0x0800c969
 800c888:	0800c969 	.word	0x0800c969
 800c88c:	0800c969 	.word	0x0800c969
 800c890:	0800c969 	.word	0x0800c969
 800c894:	0800c969 	.word	0x0800c969
 800c898:	0800c969 	.word	0x0800c969
 800c89c:	0800c929 	.word	0x0800c929
 800c8a0:	0800c969 	.word	0x0800c969
 800c8a4:	0800c969 	.word	0x0800c969
 800c8a8:	0800c969 	.word	0x0800c969
 800c8ac:	0800c969 	.word	0x0800c969
 800c8b0:	0800c969 	.word	0x0800c969
 800c8b4:	0800c969 	.word	0x0800c969
 800c8b8:	0800c969 	.word	0x0800c969
 800c8bc:	0800c931 	.word	0x0800c931
 800c8c0:	0800c969 	.word	0x0800c969
 800c8c4:	0800c969 	.word	0x0800c969
 800c8c8:	0800c969 	.word	0x0800c969
 800c8cc:	0800c969 	.word	0x0800c969
 800c8d0:	0800c969 	.word	0x0800c969
 800c8d4:	0800c969 	.word	0x0800c969
 800c8d8:	0800c969 	.word	0x0800c969
 800c8dc:	0800c939 	.word	0x0800c939
 800c8e0:	0800c969 	.word	0x0800c969
 800c8e4:	0800c969 	.word	0x0800c969
 800c8e8:	0800c969 	.word	0x0800c969
 800c8ec:	0800c969 	.word	0x0800c969
 800c8f0:	0800c969 	.word	0x0800c969
 800c8f4:	0800c969 	.word	0x0800c969
 800c8f8:	0800c969 	.word	0x0800c969
 800c8fc:	0800c941 	.word	0x0800c941
 800c900:	0800c969 	.word	0x0800c969
 800c904:	0800c969 	.word	0x0800c969
 800c908:	0800c969 	.word	0x0800c969
 800c90c:	0800c969 	.word	0x0800c969
 800c910:	0800c969 	.word	0x0800c969
 800c914:	0800c969 	.word	0x0800c969
 800c918:	0800c969 	.word	0x0800c969
 800c91c:	0800c949 	.word	0x0800c949
 800c920:	2301      	movs	r3, #1
 800c922:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c926:	e22a      	b.n	800cd7e <UART_SetConfig+0x76e>
 800c928:	2304      	movs	r3, #4
 800c92a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c92e:	e226      	b.n	800cd7e <UART_SetConfig+0x76e>
 800c930:	2308      	movs	r3, #8
 800c932:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c936:	e222      	b.n	800cd7e <UART_SetConfig+0x76e>
 800c938:	2310      	movs	r3, #16
 800c93a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c93e:	e21e      	b.n	800cd7e <UART_SetConfig+0x76e>
 800c940:	2320      	movs	r3, #32
 800c942:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c946:	e21a      	b.n	800cd7e <UART_SetConfig+0x76e>
 800c948:	2340      	movs	r3, #64	@ 0x40
 800c94a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c94e:	e216      	b.n	800cd7e <UART_SetConfig+0x76e>
 800c950:	0800e04c 	.word	0x0800e04c
 800c954:	cfff69f3 	.word	0xcfff69f3
 800c958:	58000c00 	.word	0x58000c00
 800c95c:	11fff4ff 	.word	0x11fff4ff
 800c960:	40011000 	.word	0x40011000
 800c964:	58024400 	.word	0x58024400
 800c968:	2380      	movs	r3, #128	@ 0x80
 800c96a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c96e:	e206      	b.n	800cd7e <UART_SetConfig+0x76e>
 800c970:	697b      	ldr	r3, [r7, #20]
 800c972:	681b      	ldr	r3, [r3, #0]
 800c974:	4ac3      	ldr	r2, [pc, #780]	@ (800cc84 <UART_SetConfig+0x674>)
 800c976:	4293      	cmp	r3, r2
 800c978:	d130      	bne.n	800c9dc <UART_SetConfig+0x3cc>
 800c97a:	4bc3      	ldr	r3, [pc, #780]	@ (800cc88 <UART_SetConfig+0x678>)
 800c97c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c97e:	f003 0307 	and.w	r3, r3, #7
 800c982:	2b05      	cmp	r3, #5
 800c984:	d826      	bhi.n	800c9d4 <UART_SetConfig+0x3c4>
 800c986:	a201      	add	r2, pc, #4	@ (adr r2, 800c98c <UART_SetConfig+0x37c>)
 800c988:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c98c:	0800c9a5 	.word	0x0800c9a5
 800c990:	0800c9ad 	.word	0x0800c9ad
 800c994:	0800c9b5 	.word	0x0800c9b5
 800c998:	0800c9bd 	.word	0x0800c9bd
 800c99c:	0800c9c5 	.word	0x0800c9c5
 800c9a0:	0800c9cd 	.word	0x0800c9cd
 800c9a4:	2300      	movs	r3, #0
 800c9a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c9aa:	e1e8      	b.n	800cd7e <UART_SetConfig+0x76e>
 800c9ac:	2304      	movs	r3, #4
 800c9ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c9b2:	e1e4      	b.n	800cd7e <UART_SetConfig+0x76e>
 800c9b4:	2308      	movs	r3, #8
 800c9b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c9ba:	e1e0      	b.n	800cd7e <UART_SetConfig+0x76e>
 800c9bc:	2310      	movs	r3, #16
 800c9be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c9c2:	e1dc      	b.n	800cd7e <UART_SetConfig+0x76e>
 800c9c4:	2320      	movs	r3, #32
 800c9c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c9ca:	e1d8      	b.n	800cd7e <UART_SetConfig+0x76e>
 800c9cc:	2340      	movs	r3, #64	@ 0x40
 800c9ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c9d2:	e1d4      	b.n	800cd7e <UART_SetConfig+0x76e>
 800c9d4:	2380      	movs	r3, #128	@ 0x80
 800c9d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c9da:	e1d0      	b.n	800cd7e <UART_SetConfig+0x76e>
 800c9dc:	697b      	ldr	r3, [r7, #20]
 800c9de:	681b      	ldr	r3, [r3, #0]
 800c9e0:	4aaa      	ldr	r2, [pc, #680]	@ (800cc8c <UART_SetConfig+0x67c>)
 800c9e2:	4293      	cmp	r3, r2
 800c9e4:	d130      	bne.n	800ca48 <UART_SetConfig+0x438>
 800c9e6:	4ba8      	ldr	r3, [pc, #672]	@ (800cc88 <UART_SetConfig+0x678>)
 800c9e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c9ea:	f003 0307 	and.w	r3, r3, #7
 800c9ee:	2b05      	cmp	r3, #5
 800c9f0:	d826      	bhi.n	800ca40 <UART_SetConfig+0x430>
 800c9f2:	a201      	add	r2, pc, #4	@ (adr r2, 800c9f8 <UART_SetConfig+0x3e8>)
 800c9f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c9f8:	0800ca11 	.word	0x0800ca11
 800c9fc:	0800ca19 	.word	0x0800ca19
 800ca00:	0800ca21 	.word	0x0800ca21
 800ca04:	0800ca29 	.word	0x0800ca29
 800ca08:	0800ca31 	.word	0x0800ca31
 800ca0c:	0800ca39 	.word	0x0800ca39
 800ca10:	2300      	movs	r3, #0
 800ca12:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ca16:	e1b2      	b.n	800cd7e <UART_SetConfig+0x76e>
 800ca18:	2304      	movs	r3, #4
 800ca1a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ca1e:	e1ae      	b.n	800cd7e <UART_SetConfig+0x76e>
 800ca20:	2308      	movs	r3, #8
 800ca22:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ca26:	e1aa      	b.n	800cd7e <UART_SetConfig+0x76e>
 800ca28:	2310      	movs	r3, #16
 800ca2a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ca2e:	e1a6      	b.n	800cd7e <UART_SetConfig+0x76e>
 800ca30:	2320      	movs	r3, #32
 800ca32:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ca36:	e1a2      	b.n	800cd7e <UART_SetConfig+0x76e>
 800ca38:	2340      	movs	r3, #64	@ 0x40
 800ca3a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ca3e:	e19e      	b.n	800cd7e <UART_SetConfig+0x76e>
 800ca40:	2380      	movs	r3, #128	@ 0x80
 800ca42:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ca46:	e19a      	b.n	800cd7e <UART_SetConfig+0x76e>
 800ca48:	697b      	ldr	r3, [r7, #20]
 800ca4a:	681b      	ldr	r3, [r3, #0]
 800ca4c:	4a90      	ldr	r2, [pc, #576]	@ (800cc90 <UART_SetConfig+0x680>)
 800ca4e:	4293      	cmp	r3, r2
 800ca50:	d130      	bne.n	800cab4 <UART_SetConfig+0x4a4>
 800ca52:	4b8d      	ldr	r3, [pc, #564]	@ (800cc88 <UART_SetConfig+0x678>)
 800ca54:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ca56:	f003 0307 	and.w	r3, r3, #7
 800ca5a:	2b05      	cmp	r3, #5
 800ca5c:	d826      	bhi.n	800caac <UART_SetConfig+0x49c>
 800ca5e:	a201      	add	r2, pc, #4	@ (adr r2, 800ca64 <UART_SetConfig+0x454>)
 800ca60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ca64:	0800ca7d 	.word	0x0800ca7d
 800ca68:	0800ca85 	.word	0x0800ca85
 800ca6c:	0800ca8d 	.word	0x0800ca8d
 800ca70:	0800ca95 	.word	0x0800ca95
 800ca74:	0800ca9d 	.word	0x0800ca9d
 800ca78:	0800caa5 	.word	0x0800caa5
 800ca7c:	2300      	movs	r3, #0
 800ca7e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ca82:	e17c      	b.n	800cd7e <UART_SetConfig+0x76e>
 800ca84:	2304      	movs	r3, #4
 800ca86:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ca8a:	e178      	b.n	800cd7e <UART_SetConfig+0x76e>
 800ca8c:	2308      	movs	r3, #8
 800ca8e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ca92:	e174      	b.n	800cd7e <UART_SetConfig+0x76e>
 800ca94:	2310      	movs	r3, #16
 800ca96:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ca9a:	e170      	b.n	800cd7e <UART_SetConfig+0x76e>
 800ca9c:	2320      	movs	r3, #32
 800ca9e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800caa2:	e16c      	b.n	800cd7e <UART_SetConfig+0x76e>
 800caa4:	2340      	movs	r3, #64	@ 0x40
 800caa6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800caaa:	e168      	b.n	800cd7e <UART_SetConfig+0x76e>
 800caac:	2380      	movs	r3, #128	@ 0x80
 800caae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cab2:	e164      	b.n	800cd7e <UART_SetConfig+0x76e>
 800cab4:	697b      	ldr	r3, [r7, #20]
 800cab6:	681b      	ldr	r3, [r3, #0]
 800cab8:	4a76      	ldr	r2, [pc, #472]	@ (800cc94 <UART_SetConfig+0x684>)
 800caba:	4293      	cmp	r3, r2
 800cabc:	d130      	bne.n	800cb20 <UART_SetConfig+0x510>
 800cabe:	4b72      	ldr	r3, [pc, #456]	@ (800cc88 <UART_SetConfig+0x678>)
 800cac0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cac2:	f003 0307 	and.w	r3, r3, #7
 800cac6:	2b05      	cmp	r3, #5
 800cac8:	d826      	bhi.n	800cb18 <UART_SetConfig+0x508>
 800caca:	a201      	add	r2, pc, #4	@ (adr r2, 800cad0 <UART_SetConfig+0x4c0>)
 800cacc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cad0:	0800cae9 	.word	0x0800cae9
 800cad4:	0800caf1 	.word	0x0800caf1
 800cad8:	0800caf9 	.word	0x0800caf9
 800cadc:	0800cb01 	.word	0x0800cb01
 800cae0:	0800cb09 	.word	0x0800cb09
 800cae4:	0800cb11 	.word	0x0800cb11
 800cae8:	2300      	movs	r3, #0
 800caea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800caee:	e146      	b.n	800cd7e <UART_SetConfig+0x76e>
 800caf0:	2304      	movs	r3, #4
 800caf2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800caf6:	e142      	b.n	800cd7e <UART_SetConfig+0x76e>
 800caf8:	2308      	movs	r3, #8
 800cafa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cafe:	e13e      	b.n	800cd7e <UART_SetConfig+0x76e>
 800cb00:	2310      	movs	r3, #16
 800cb02:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cb06:	e13a      	b.n	800cd7e <UART_SetConfig+0x76e>
 800cb08:	2320      	movs	r3, #32
 800cb0a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cb0e:	e136      	b.n	800cd7e <UART_SetConfig+0x76e>
 800cb10:	2340      	movs	r3, #64	@ 0x40
 800cb12:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cb16:	e132      	b.n	800cd7e <UART_SetConfig+0x76e>
 800cb18:	2380      	movs	r3, #128	@ 0x80
 800cb1a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cb1e:	e12e      	b.n	800cd7e <UART_SetConfig+0x76e>
 800cb20:	697b      	ldr	r3, [r7, #20]
 800cb22:	681b      	ldr	r3, [r3, #0]
 800cb24:	4a5c      	ldr	r2, [pc, #368]	@ (800cc98 <UART_SetConfig+0x688>)
 800cb26:	4293      	cmp	r3, r2
 800cb28:	d176      	bne.n	800cc18 <UART_SetConfig+0x608>
 800cb2a:	4b57      	ldr	r3, [pc, #348]	@ (800cc88 <UART_SetConfig+0x678>)
 800cb2c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cb2e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800cb32:	2b28      	cmp	r3, #40	@ 0x28
 800cb34:	d86c      	bhi.n	800cc10 <UART_SetConfig+0x600>
 800cb36:	a201      	add	r2, pc, #4	@ (adr r2, 800cb3c <UART_SetConfig+0x52c>)
 800cb38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cb3c:	0800cbe1 	.word	0x0800cbe1
 800cb40:	0800cc11 	.word	0x0800cc11
 800cb44:	0800cc11 	.word	0x0800cc11
 800cb48:	0800cc11 	.word	0x0800cc11
 800cb4c:	0800cc11 	.word	0x0800cc11
 800cb50:	0800cc11 	.word	0x0800cc11
 800cb54:	0800cc11 	.word	0x0800cc11
 800cb58:	0800cc11 	.word	0x0800cc11
 800cb5c:	0800cbe9 	.word	0x0800cbe9
 800cb60:	0800cc11 	.word	0x0800cc11
 800cb64:	0800cc11 	.word	0x0800cc11
 800cb68:	0800cc11 	.word	0x0800cc11
 800cb6c:	0800cc11 	.word	0x0800cc11
 800cb70:	0800cc11 	.word	0x0800cc11
 800cb74:	0800cc11 	.word	0x0800cc11
 800cb78:	0800cc11 	.word	0x0800cc11
 800cb7c:	0800cbf1 	.word	0x0800cbf1
 800cb80:	0800cc11 	.word	0x0800cc11
 800cb84:	0800cc11 	.word	0x0800cc11
 800cb88:	0800cc11 	.word	0x0800cc11
 800cb8c:	0800cc11 	.word	0x0800cc11
 800cb90:	0800cc11 	.word	0x0800cc11
 800cb94:	0800cc11 	.word	0x0800cc11
 800cb98:	0800cc11 	.word	0x0800cc11
 800cb9c:	0800cbf9 	.word	0x0800cbf9
 800cba0:	0800cc11 	.word	0x0800cc11
 800cba4:	0800cc11 	.word	0x0800cc11
 800cba8:	0800cc11 	.word	0x0800cc11
 800cbac:	0800cc11 	.word	0x0800cc11
 800cbb0:	0800cc11 	.word	0x0800cc11
 800cbb4:	0800cc11 	.word	0x0800cc11
 800cbb8:	0800cc11 	.word	0x0800cc11
 800cbbc:	0800cc01 	.word	0x0800cc01
 800cbc0:	0800cc11 	.word	0x0800cc11
 800cbc4:	0800cc11 	.word	0x0800cc11
 800cbc8:	0800cc11 	.word	0x0800cc11
 800cbcc:	0800cc11 	.word	0x0800cc11
 800cbd0:	0800cc11 	.word	0x0800cc11
 800cbd4:	0800cc11 	.word	0x0800cc11
 800cbd8:	0800cc11 	.word	0x0800cc11
 800cbdc:	0800cc09 	.word	0x0800cc09
 800cbe0:	2301      	movs	r3, #1
 800cbe2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cbe6:	e0ca      	b.n	800cd7e <UART_SetConfig+0x76e>
 800cbe8:	2304      	movs	r3, #4
 800cbea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cbee:	e0c6      	b.n	800cd7e <UART_SetConfig+0x76e>
 800cbf0:	2308      	movs	r3, #8
 800cbf2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cbf6:	e0c2      	b.n	800cd7e <UART_SetConfig+0x76e>
 800cbf8:	2310      	movs	r3, #16
 800cbfa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cbfe:	e0be      	b.n	800cd7e <UART_SetConfig+0x76e>
 800cc00:	2320      	movs	r3, #32
 800cc02:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cc06:	e0ba      	b.n	800cd7e <UART_SetConfig+0x76e>
 800cc08:	2340      	movs	r3, #64	@ 0x40
 800cc0a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cc0e:	e0b6      	b.n	800cd7e <UART_SetConfig+0x76e>
 800cc10:	2380      	movs	r3, #128	@ 0x80
 800cc12:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cc16:	e0b2      	b.n	800cd7e <UART_SetConfig+0x76e>
 800cc18:	697b      	ldr	r3, [r7, #20]
 800cc1a:	681b      	ldr	r3, [r3, #0]
 800cc1c:	4a1f      	ldr	r2, [pc, #124]	@ (800cc9c <UART_SetConfig+0x68c>)
 800cc1e:	4293      	cmp	r3, r2
 800cc20:	d13e      	bne.n	800cca0 <UART_SetConfig+0x690>
 800cc22:	4b19      	ldr	r3, [pc, #100]	@ (800cc88 <UART_SetConfig+0x678>)
 800cc24:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cc26:	f003 0307 	and.w	r3, r3, #7
 800cc2a:	2b05      	cmp	r3, #5
 800cc2c:	d826      	bhi.n	800cc7c <UART_SetConfig+0x66c>
 800cc2e:	a201      	add	r2, pc, #4	@ (adr r2, 800cc34 <UART_SetConfig+0x624>)
 800cc30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cc34:	0800cc4d 	.word	0x0800cc4d
 800cc38:	0800cc55 	.word	0x0800cc55
 800cc3c:	0800cc5d 	.word	0x0800cc5d
 800cc40:	0800cc65 	.word	0x0800cc65
 800cc44:	0800cc6d 	.word	0x0800cc6d
 800cc48:	0800cc75 	.word	0x0800cc75
 800cc4c:	2300      	movs	r3, #0
 800cc4e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cc52:	e094      	b.n	800cd7e <UART_SetConfig+0x76e>
 800cc54:	2304      	movs	r3, #4
 800cc56:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cc5a:	e090      	b.n	800cd7e <UART_SetConfig+0x76e>
 800cc5c:	2308      	movs	r3, #8
 800cc5e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cc62:	e08c      	b.n	800cd7e <UART_SetConfig+0x76e>
 800cc64:	2310      	movs	r3, #16
 800cc66:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cc6a:	e088      	b.n	800cd7e <UART_SetConfig+0x76e>
 800cc6c:	2320      	movs	r3, #32
 800cc6e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cc72:	e084      	b.n	800cd7e <UART_SetConfig+0x76e>
 800cc74:	2340      	movs	r3, #64	@ 0x40
 800cc76:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cc7a:	e080      	b.n	800cd7e <UART_SetConfig+0x76e>
 800cc7c:	2380      	movs	r3, #128	@ 0x80
 800cc7e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cc82:	e07c      	b.n	800cd7e <UART_SetConfig+0x76e>
 800cc84:	40004400 	.word	0x40004400
 800cc88:	58024400 	.word	0x58024400
 800cc8c:	40004800 	.word	0x40004800
 800cc90:	40004c00 	.word	0x40004c00
 800cc94:	40005000 	.word	0x40005000
 800cc98:	40011400 	.word	0x40011400
 800cc9c:	40007800 	.word	0x40007800
 800cca0:	697b      	ldr	r3, [r7, #20]
 800cca2:	681b      	ldr	r3, [r3, #0]
 800cca4:	4aae      	ldr	r2, [pc, #696]	@ (800cf60 <UART_SetConfig+0x950>)
 800cca6:	4293      	cmp	r3, r2
 800cca8:	d130      	bne.n	800cd0c <UART_SetConfig+0x6fc>
 800ccaa:	4bae      	ldr	r3, [pc, #696]	@ (800cf64 <UART_SetConfig+0x954>)
 800ccac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ccae:	f003 0307 	and.w	r3, r3, #7
 800ccb2:	2b05      	cmp	r3, #5
 800ccb4:	d826      	bhi.n	800cd04 <UART_SetConfig+0x6f4>
 800ccb6:	a201      	add	r2, pc, #4	@ (adr r2, 800ccbc <UART_SetConfig+0x6ac>)
 800ccb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ccbc:	0800ccd5 	.word	0x0800ccd5
 800ccc0:	0800ccdd 	.word	0x0800ccdd
 800ccc4:	0800cce5 	.word	0x0800cce5
 800ccc8:	0800cced 	.word	0x0800cced
 800cccc:	0800ccf5 	.word	0x0800ccf5
 800ccd0:	0800ccfd 	.word	0x0800ccfd
 800ccd4:	2300      	movs	r3, #0
 800ccd6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ccda:	e050      	b.n	800cd7e <UART_SetConfig+0x76e>
 800ccdc:	2304      	movs	r3, #4
 800ccde:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cce2:	e04c      	b.n	800cd7e <UART_SetConfig+0x76e>
 800cce4:	2308      	movs	r3, #8
 800cce6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ccea:	e048      	b.n	800cd7e <UART_SetConfig+0x76e>
 800ccec:	2310      	movs	r3, #16
 800ccee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ccf2:	e044      	b.n	800cd7e <UART_SetConfig+0x76e>
 800ccf4:	2320      	movs	r3, #32
 800ccf6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ccfa:	e040      	b.n	800cd7e <UART_SetConfig+0x76e>
 800ccfc:	2340      	movs	r3, #64	@ 0x40
 800ccfe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cd02:	e03c      	b.n	800cd7e <UART_SetConfig+0x76e>
 800cd04:	2380      	movs	r3, #128	@ 0x80
 800cd06:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cd0a:	e038      	b.n	800cd7e <UART_SetConfig+0x76e>
 800cd0c:	697b      	ldr	r3, [r7, #20]
 800cd0e:	681b      	ldr	r3, [r3, #0]
 800cd10:	4a95      	ldr	r2, [pc, #596]	@ (800cf68 <UART_SetConfig+0x958>)
 800cd12:	4293      	cmp	r3, r2
 800cd14:	d130      	bne.n	800cd78 <UART_SetConfig+0x768>
 800cd16:	4b93      	ldr	r3, [pc, #588]	@ (800cf64 <UART_SetConfig+0x954>)
 800cd18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cd1a:	f003 0307 	and.w	r3, r3, #7
 800cd1e:	2b05      	cmp	r3, #5
 800cd20:	d826      	bhi.n	800cd70 <UART_SetConfig+0x760>
 800cd22:	a201      	add	r2, pc, #4	@ (adr r2, 800cd28 <UART_SetConfig+0x718>)
 800cd24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cd28:	0800cd41 	.word	0x0800cd41
 800cd2c:	0800cd49 	.word	0x0800cd49
 800cd30:	0800cd51 	.word	0x0800cd51
 800cd34:	0800cd59 	.word	0x0800cd59
 800cd38:	0800cd61 	.word	0x0800cd61
 800cd3c:	0800cd69 	.word	0x0800cd69
 800cd40:	2302      	movs	r3, #2
 800cd42:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cd46:	e01a      	b.n	800cd7e <UART_SetConfig+0x76e>
 800cd48:	2304      	movs	r3, #4
 800cd4a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cd4e:	e016      	b.n	800cd7e <UART_SetConfig+0x76e>
 800cd50:	2308      	movs	r3, #8
 800cd52:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cd56:	e012      	b.n	800cd7e <UART_SetConfig+0x76e>
 800cd58:	2310      	movs	r3, #16
 800cd5a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cd5e:	e00e      	b.n	800cd7e <UART_SetConfig+0x76e>
 800cd60:	2320      	movs	r3, #32
 800cd62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cd66:	e00a      	b.n	800cd7e <UART_SetConfig+0x76e>
 800cd68:	2340      	movs	r3, #64	@ 0x40
 800cd6a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cd6e:	e006      	b.n	800cd7e <UART_SetConfig+0x76e>
 800cd70:	2380      	movs	r3, #128	@ 0x80
 800cd72:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cd76:	e002      	b.n	800cd7e <UART_SetConfig+0x76e>
 800cd78:	2380      	movs	r3, #128	@ 0x80
 800cd7a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800cd7e:	697b      	ldr	r3, [r7, #20]
 800cd80:	681b      	ldr	r3, [r3, #0]
 800cd82:	4a79      	ldr	r2, [pc, #484]	@ (800cf68 <UART_SetConfig+0x958>)
 800cd84:	4293      	cmp	r3, r2
 800cd86:	f040 80f7 	bne.w	800cf78 <UART_SetConfig+0x968>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800cd8a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800cd8e:	2b20      	cmp	r3, #32
 800cd90:	dc46      	bgt.n	800ce20 <UART_SetConfig+0x810>
 800cd92:	2b02      	cmp	r3, #2
 800cd94:	db75      	blt.n	800ce82 <UART_SetConfig+0x872>
 800cd96:	3b02      	subs	r3, #2
 800cd98:	2b1e      	cmp	r3, #30
 800cd9a:	d872      	bhi.n	800ce82 <UART_SetConfig+0x872>
 800cd9c:	a201      	add	r2, pc, #4	@ (adr r2, 800cda4 <UART_SetConfig+0x794>)
 800cd9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cda2:	bf00      	nop
 800cda4:	0800ce27 	.word	0x0800ce27
 800cda8:	0800ce83 	.word	0x0800ce83
 800cdac:	0800ce2f 	.word	0x0800ce2f
 800cdb0:	0800ce83 	.word	0x0800ce83
 800cdb4:	0800ce83 	.word	0x0800ce83
 800cdb8:	0800ce83 	.word	0x0800ce83
 800cdbc:	0800ce3f 	.word	0x0800ce3f
 800cdc0:	0800ce83 	.word	0x0800ce83
 800cdc4:	0800ce83 	.word	0x0800ce83
 800cdc8:	0800ce83 	.word	0x0800ce83
 800cdcc:	0800ce83 	.word	0x0800ce83
 800cdd0:	0800ce83 	.word	0x0800ce83
 800cdd4:	0800ce83 	.word	0x0800ce83
 800cdd8:	0800ce83 	.word	0x0800ce83
 800cddc:	0800ce4f 	.word	0x0800ce4f
 800cde0:	0800ce83 	.word	0x0800ce83
 800cde4:	0800ce83 	.word	0x0800ce83
 800cde8:	0800ce83 	.word	0x0800ce83
 800cdec:	0800ce83 	.word	0x0800ce83
 800cdf0:	0800ce83 	.word	0x0800ce83
 800cdf4:	0800ce83 	.word	0x0800ce83
 800cdf8:	0800ce83 	.word	0x0800ce83
 800cdfc:	0800ce83 	.word	0x0800ce83
 800ce00:	0800ce83 	.word	0x0800ce83
 800ce04:	0800ce83 	.word	0x0800ce83
 800ce08:	0800ce83 	.word	0x0800ce83
 800ce0c:	0800ce83 	.word	0x0800ce83
 800ce10:	0800ce83 	.word	0x0800ce83
 800ce14:	0800ce83 	.word	0x0800ce83
 800ce18:	0800ce83 	.word	0x0800ce83
 800ce1c:	0800ce75 	.word	0x0800ce75
 800ce20:	2b40      	cmp	r3, #64	@ 0x40
 800ce22:	d02a      	beq.n	800ce7a <UART_SetConfig+0x86a>
 800ce24:	e02d      	b.n	800ce82 <UART_SetConfig+0x872>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800ce26:	f7fb ffed 	bl	8008e04 <HAL_RCCEx_GetD3PCLK1Freq>
 800ce2a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800ce2c:	e02f      	b.n	800ce8e <UART_SetConfig+0x87e>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ce2e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800ce32:	4618      	mov	r0, r3
 800ce34:	f7fb fffc 	bl	8008e30 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800ce38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ce3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ce3c:	e027      	b.n	800ce8e <UART_SetConfig+0x87e>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ce3e:	f107 0318 	add.w	r3, r7, #24
 800ce42:	4618      	mov	r0, r3
 800ce44:	f7fc f948 	bl	80090d8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800ce48:	69fb      	ldr	r3, [r7, #28]
 800ce4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ce4c:	e01f      	b.n	800ce8e <UART_SetConfig+0x87e>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800ce4e:	4b45      	ldr	r3, [pc, #276]	@ (800cf64 <UART_SetConfig+0x954>)
 800ce50:	681b      	ldr	r3, [r3, #0]
 800ce52:	f003 0320 	and.w	r3, r3, #32
 800ce56:	2b00      	cmp	r3, #0
 800ce58:	d009      	beq.n	800ce6e <UART_SetConfig+0x85e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800ce5a:	4b42      	ldr	r3, [pc, #264]	@ (800cf64 <UART_SetConfig+0x954>)
 800ce5c:	681b      	ldr	r3, [r3, #0]
 800ce5e:	08db      	lsrs	r3, r3, #3
 800ce60:	f003 0303 	and.w	r3, r3, #3
 800ce64:	4a41      	ldr	r2, [pc, #260]	@ (800cf6c <UART_SetConfig+0x95c>)
 800ce66:	fa22 f303 	lsr.w	r3, r2, r3
 800ce6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800ce6c:	e00f      	b.n	800ce8e <UART_SetConfig+0x87e>
          pclk = (uint32_t) HSI_VALUE;
 800ce6e:	4b3f      	ldr	r3, [pc, #252]	@ (800cf6c <UART_SetConfig+0x95c>)
 800ce70:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ce72:	e00c      	b.n	800ce8e <UART_SetConfig+0x87e>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800ce74:	4b3e      	ldr	r3, [pc, #248]	@ (800cf70 <UART_SetConfig+0x960>)
 800ce76:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ce78:	e009      	b.n	800ce8e <UART_SetConfig+0x87e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800ce7a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800ce7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ce80:	e005      	b.n	800ce8e <UART_SetConfig+0x87e>
      default:
        pclk = 0U;
 800ce82:	2300      	movs	r3, #0
 800ce84:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800ce86:	2301      	movs	r3, #1
 800ce88:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800ce8c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800ce8e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ce90:	2b00      	cmp	r3, #0
 800ce92:	f000 81e3 	beq.w	800d25c <UART_SetConfig+0xc4c>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800ce96:	697b      	ldr	r3, [r7, #20]
 800ce98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ce9a:	4a36      	ldr	r2, [pc, #216]	@ (800cf74 <UART_SetConfig+0x964>)
 800ce9c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800cea0:	461a      	mov	r2, r3
 800cea2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cea4:	fbb3 f3f2 	udiv	r3, r3, r2
 800cea8:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800ceaa:	697b      	ldr	r3, [r7, #20]
 800ceac:	685a      	ldr	r2, [r3, #4]
 800ceae:	4613      	mov	r3, r2
 800ceb0:	005b      	lsls	r3, r3, #1
 800ceb2:	4413      	add	r3, r2
 800ceb4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ceb6:	429a      	cmp	r2, r3
 800ceb8:	d305      	bcc.n	800cec6 <UART_SetConfig+0x8b6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800ceba:	697b      	ldr	r3, [r7, #20]
 800cebc:	685b      	ldr	r3, [r3, #4]
 800cebe:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800cec0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800cec2:	429a      	cmp	r2, r3
 800cec4:	d903      	bls.n	800cece <UART_SetConfig+0x8be>
      {
        ret = HAL_ERROR;
 800cec6:	2301      	movs	r3, #1
 800cec8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800cecc:	e1c6      	b.n	800d25c <UART_SetConfig+0xc4c>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800cece:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ced0:	2200      	movs	r2, #0
 800ced2:	60bb      	str	r3, [r7, #8]
 800ced4:	60fa      	str	r2, [r7, #12]
 800ced6:	697b      	ldr	r3, [r7, #20]
 800ced8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ceda:	4a26      	ldr	r2, [pc, #152]	@ (800cf74 <UART_SetConfig+0x964>)
 800cedc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800cee0:	b29b      	uxth	r3, r3
 800cee2:	2200      	movs	r2, #0
 800cee4:	603b      	str	r3, [r7, #0]
 800cee6:	607a      	str	r2, [r7, #4]
 800cee8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ceec:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800cef0:	f7f3 f9f2 	bl	80002d8 <__aeabi_uldivmod>
 800cef4:	4602      	mov	r2, r0
 800cef6:	460b      	mov	r3, r1
 800cef8:	4610      	mov	r0, r2
 800cefa:	4619      	mov	r1, r3
 800cefc:	f04f 0200 	mov.w	r2, #0
 800cf00:	f04f 0300 	mov.w	r3, #0
 800cf04:	020b      	lsls	r3, r1, #8
 800cf06:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800cf0a:	0202      	lsls	r2, r0, #8
 800cf0c:	6979      	ldr	r1, [r7, #20]
 800cf0e:	6849      	ldr	r1, [r1, #4]
 800cf10:	0849      	lsrs	r1, r1, #1
 800cf12:	2000      	movs	r0, #0
 800cf14:	460c      	mov	r4, r1
 800cf16:	4605      	mov	r5, r0
 800cf18:	eb12 0804 	adds.w	r8, r2, r4
 800cf1c:	eb43 0905 	adc.w	r9, r3, r5
 800cf20:	697b      	ldr	r3, [r7, #20]
 800cf22:	685b      	ldr	r3, [r3, #4]
 800cf24:	2200      	movs	r2, #0
 800cf26:	469a      	mov	sl, r3
 800cf28:	4693      	mov	fp, r2
 800cf2a:	4652      	mov	r2, sl
 800cf2c:	465b      	mov	r3, fp
 800cf2e:	4640      	mov	r0, r8
 800cf30:	4649      	mov	r1, r9
 800cf32:	f7f3 f9d1 	bl	80002d8 <__aeabi_uldivmod>
 800cf36:	4602      	mov	r2, r0
 800cf38:	460b      	mov	r3, r1
 800cf3a:	4613      	mov	r3, r2
 800cf3c:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800cf3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cf40:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800cf44:	d308      	bcc.n	800cf58 <UART_SetConfig+0x948>
 800cf46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cf48:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800cf4c:	d204      	bcs.n	800cf58 <UART_SetConfig+0x948>
        {
          huart->Instance->BRR = usartdiv;
 800cf4e:	697b      	ldr	r3, [r7, #20]
 800cf50:	681b      	ldr	r3, [r3, #0]
 800cf52:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800cf54:	60da      	str	r2, [r3, #12]
 800cf56:	e181      	b.n	800d25c <UART_SetConfig+0xc4c>
        }
        else
        {
          ret = HAL_ERROR;
 800cf58:	2301      	movs	r3, #1
 800cf5a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800cf5e:	e17d      	b.n	800d25c <UART_SetConfig+0xc4c>
 800cf60:	40007c00 	.word	0x40007c00
 800cf64:	58024400 	.word	0x58024400
 800cf68:	58000c00 	.word	0x58000c00
 800cf6c:	03d09000 	.word	0x03d09000
 800cf70:	003d0900 	.word	0x003d0900
 800cf74:	0800e0dc 	.word	0x0800e0dc
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800cf78:	697b      	ldr	r3, [r7, #20]
 800cf7a:	69db      	ldr	r3, [r3, #28]
 800cf7c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800cf80:	f040 80be 	bne.w	800d100 <UART_SetConfig+0xaf0>
  {
    switch (clocksource)
 800cf84:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800cf88:	2b20      	cmp	r3, #32
 800cf8a:	dc49      	bgt.n	800d020 <UART_SetConfig+0xa10>
 800cf8c:	2b00      	cmp	r3, #0
 800cf8e:	db7c      	blt.n	800d08a <UART_SetConfig+0xa7a>
 800cf90:	2b20      	cmp	r3, #32
 800cf92:	d87a      	bhi.n	800d08a <UART_SetConfig+0xa7a>
 800cf94:	a201      	add	r2, pc, #4	@ (adr r2, 800cf9c <UART_SetConfig+0x98c>)
 800cf96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cf9a:	bf00      	nop
 800cf9c:	0800d027 	.word	0x0800d027
 800cfa0:	0800d02f 	.word	0x0800d02f
 800cfa4:	0800d08b 	.word	0x0800d08b
 800cfa8:	0800d08b 	.word	0x0800d08b
 800cfac:	0800d037 	.word	0x0800d037
 800cfb0:	0800d08b 	.word	0x0800d08b
 800cfb4:	0800d08b 	.word	0x0800d08b
 800cfb8:	0800d08b 	.word	0x0800d08b
 800cfbc:	0800d047 	.word	0x0800d047
 800cfc0:	0800d08b 	.word	0x0800d08b
 800cfc4:	0800d08b 	.word	0x0800d08b
 800cfc8:	0800d08b 	.word	0x0800d08b
 800cfcc:	0800d08b 	.word	0x0800d08b
 800cfd0:	0800d08b 	.word	0x0800d08b
 800cfd4:	0800d08b 	.word	0x0800d08b
 800cfd8:	0800d08b 	.word	0x0800d08b
 800cfdc:	0800d057 	.word	0x0800d057
 800cfe0:	0800d08b 	.word	0x0800d08b
 800cfe4:	0800d08b 	.word	0x0800d08b
 800cfe8:	0800d08b 	.word	0x0800d08b
 800cfec:	0800d08b 	.word	0x0800d08b
 800cff0:	0800d08b 	.word	0x0800d08b
 800cff4:	0800d08b 	.word	0x0800d08b
 800cff8:	0800d08b 	.word	0x0800d08b
 800cffc:	0800d08b 	.word	0x0800d08b
 800d000:	0800d08b 	.word	0x0800d08b
 800d004:	0800d08b 	.word	0x0800d08b
 800d008:	0800d08b 	.word	0x0800d08b
 800d00c:	0800d08b 	.word	0x0800d08b
 800d010:	0800d08b 	.word	0x0800d08b
 800d014:	0800d08b 	.word	0x0800d08b
 800d018:	0800d08b 	.word	0x0800d08b
 800d01c:	0800d07d 	.word	0x0800d07d
 800d020:	2b40      	cmp	r3, #64	@ 0x40
 800d022:	d02e      	beq.n	800d082 <UART_SetConfig+0xa72>
 800d024:	e031      	b.n	800d08a <UART_SetConfig+0xa7a>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800d026:	f7f9 fc11 	bl	800684c <HAL_RCC_GetPCLK1Freq>
 800d02a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800d02c:	e033      	b.n	800d096 <UART_SetConfig+0xa86>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800d02e:	f7f9 fc23 	bl	8006878 <HAL_RCC_GetPCLK2Freq>
 800d032:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800d034:	e02f      	b.n	800d096 <UART_SetConfig+0xa86>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d036:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800d03a:	4618      	mov	r0, r3
 800d03c:	f7fb fef8 	bl	8008e30 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800d040:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d042:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d044:	e027      	b.n	800d096 <UART_SetConfig+0xa86>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800d046:	f107 0318 	add.w	r3, r7, #24
 800d04a:	4618      	mov	r0, r3
 800d04c:	f7fc f844 	bl	80090d8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800d050:	69fb      	ldr	r3, [r7, #28]
 800d052:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d054:	e01f      	b.n	800d096 <UART_SetConfig+0xa86>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800d056:	4b8c      	ldr	r3, [pc, #560]	@ (800d288 <UART_SetConfig+0xc78>)
 800d058:	681b      	ldr	r3, [r3, #0]
 800d05a:	f003 0320 	and.w	r3, r3, #32
 800d05e:	2b00      	cmp	r3, #0
 800d060:	d009      	beq.n	800d076 <UART_SetConfig+0xa66>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800d062:	4b89      	ldr	r3, [pc, #548]	@ (800d288 <UART_SetConfig+0xc78>)
 800d064:	681b      	ldr	r3, [r3, #0]
 800d066:	08db      	lsrs	r3, r3, #3
 800d068:	f003 0303 	and.w	r3, r3, #3
 800d06c:	4a87      	ldr	r2, [pc, #540]	@ (800d28c <UART_SetConfig+0xc7c>)
 800d06e:	fa22 f303 	lsr.w	r3, r2, r3
 800d072:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800d074:	e00f      	b.n	800d096 <UART_SetConfig+0xa86>
          pclk = (uint32_t) HSI_VALUE;
 800d076:	4b85      	ldr	r3, [pc, #532]	@ (800d28c <UART_SetConfig+0xc7c>)
 800d078:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d07a:	e00c      	b.n	800d096 <UART_SetConfig+0xa86>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800d07c:	4b84      	ldr	r3, [pc, #528]	@ (800d290 <UART_SetConfig+0xc80>)
 800d07e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d080:	e009      	b.n	800d096 <UART_SetConfig+0xa86>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800d082:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800d086:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d088:	e005      	b.n	800d096 <UART_SetConfig+0xa86>
      default:
        pclk = 0U;
 800d08a:	2300      	movs	r3, #0
 800d08c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800d08e:	2301      	movs	r3, #1
 800d090:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800d094:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800d096:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d098:	2b00      	cmp	r3, #0
 800d09a:	f000 80df 	beq.w	800d25c <UART_SetConfig+0xc4c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800d09e:	697b      	ldr	r3, [r7, #20]
 800d0a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d0a2:	4a7c      	ldr	r2, [pc, #496]	@ (800d294 <UART_SetConfig+0xc84>)
 800d0a4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d0a8:	461a      	mov	r2, r3
 800d0aa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d0ac:	fbb3 f3f2 	udiv	r3, r3, r2
 800d0b0:	005a      	lsls	r2, r3, #1
 800d0b2:	697b      	ldr	r3, [r7, #20]
 800d0b4:	685b      	ldr	r3, [r3, #4]
 800d0b6:	085b      	lsrs	r3, r3, #1
 800d0b8:	441a      	add	r2, r3
 800d0ba:	697b      	ldr	r3, [r7, #20]
 800d0bc:	685b      	ldr	r3, [r3, #4]
 800d0be:	fbb2 f3f3 	udiv	r3, r2, r3
 800d0c2:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800d0c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d0c6:	2b0f      	cmp	r3, #15
 800d0c8:	d916      	bls.n	800d0f8 <UART_SetConfig+0xae8>
 800d0ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d0cc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d0d0:	d212      	bcs.n	800d0f8 <UART_SetConfig+0xae8>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800d0d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d0d4:	b29b      	uxth	r3, r3
 800d0d6:	f023 030f 	bic.w	r3, r3, #15
 800d0da:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800d0dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d0de:	085b      	lsrs	r3, r3, #1
 800d0e0:	b29b      	uxth	r3, r3
 800d0e2:	f003 0307 	and.w	r3, r3, #7
 800d0e6:	b29a      	uxth	r2, r3
 800d0e8:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800d0ea:	4313      	orrs	r3, r2
 800d0ec:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 800d0ee:	697b      	ldr	r3, [r7, #20]
 800d0f0:	681b      	ldr	r3, [r3, #0]
 800d0f2:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800d0f4:	60da      	str	r2, [r3, #12]
 800d0f6:	e0b1      	b.n	800d25c <UART_SetConfig+0xc4c>
      }
      else
      {
        ret = HAL_ERROR;
 800d0f8:	2301      	movs	r3, #1
 800d0fa:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800d0fe:	e0ad      	b.n	800d25c <UART_SetConfig+0xc4c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800d100:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800d104:	2b20      	cmp	r3, #32
 800d106:	dc49      	bgt.n	800d19c <UART_SetConfig+0xb8c>
 800d108:	2b00      	cmp	r3, #0
 800d10a:	db7c      	blt.n	800d206 <UART_SetConfig+0xbf6>
 800d10c:	2b20      	cmp	r3, #32
 800d10e:	d87a      	bhi.n	800d206 <UART_SetConfig+0xbf6>
 800d110:	a201      	add	r2, pc, #4	@ (adr r2, 800d118 <UART_SetConfig+0xb08>)
 800d112:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d116:	bf00      	nop
 800d118:	0800d1a3 	.word	0x0800d1a3
 800d11c:	0800d1ab 	.word	0x0800d1ab
 800d120:	0800d207 	.word	0x0800d207
 800d124:	0800d207 	.word	0x0800d207
 800d128:	0800d1b3 	.word	0x0800d1b3
 800d12c:	0800d207 	.word	0x0800d207
 800d130:	0800d207 	.word	0x0800d207
 800d134:	0800d207 	.word	0x0800d207
 800d138:	0800d1c3 	.word	0x0800d1c3
 800d13c:	0800d207 	.word	0x0800d207
 800d140:	0800d207 	.word	0x0800d207
 800d144:	0800d207 	.word	0x0800d207
 800d148:	0800d207 	.word	0x0800d207
 800d14c:	0800d207 	.word	0x0800d207
 800d150:	0800d207 	.word	0x0800d207
 800d154:	0800d207 	.word	0x0800d207
 800d158:	0800d1d3 	.word	0x0800d1d3
 800d15c:	0800d207 	.word	0x0800d207
 800d160:	0800d207 	.word	0x0800d207
 800d164:	0800d207 	.word	0x0800d207
 800d168:	0800d207 	.word	0x0800d207
 800d16c:	0800d207 	.word	0x0800d207
 800d170:	0800d207 	.word	0x0800d207
 800d174:	0800d207 	.word	0x0800d207
 800d178:	0800d207 	.word	0x0800d207
 800d17c:	0800d207 	.word	0x0800d207
 800d180:	0800d207 	.word	0x0800d207
 800d184:	0800d207 	.word	0x0800d207
 800d188:	0800d207 	.word	0x0800d207
 800d18c:	0800d207 	.word	0x0800d207
 800d190:	0800d207 	.word	0x0800d207
 800d194:	0800d207 	.word	0x0800d207
 800d198:	0800d1f9 	.word	0x0800d1f9
 800d19c:	2b40      	cmp	r3, #64	@ 0x40
 800d19e:	d02e      	beq.n	800d1fe <UART_SetConfig+0xbee>
 800d1a0:	e031      	b.n	800d206 <UART_SetConfig+0xbf6>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800d1a2:	f7f9 fb53 	bl	800684c <HAL_RCC_GetPCLK1Freq>
 800d1a6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800d1a8:	e033      	b.n	800d212 <UART_SetConfig+0xc02>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800d1aa:	f7f9 fb65 	bl	8006878 <HAL_RCC_GetPCLK2Freq>
 800d1ae:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800d1b0:	e02f      	b.n	800d212 <UART_SetConfig+0xc02>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d1b2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800d1b6:	4618      	mov	r0, r3
 800d1b8:	f7fb fe3a 	bl	8008e30 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800d1bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d1be:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d1c0:	e027      	b.n	800d212 <UART_SetConfig+0xc02>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800d1c2:	f107 0318 	add.w	r3, r7, #24
 800d1c6:	4618      	mov	r0, r3
 800d1c8:	f7fb ff86 	bl	80090d8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800d1cc:	69fb      	ldr	r3, [r7, #28]
 800d1ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d1d0:	e01f      	b.n	800d212 <UART_SetConfig+0xc02>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800d1d2:	4b2d      	ldr	r3, [pc, #180]	@ (800d288 <UART_SetConfig+0xc78>)
 800d1d4:	681b      	ldr	r3, [r3, #0]
 800d1d6:	f003 0320 	and.w	r3, r3, #32
 800d1da:	2b00      	cmp	r3, #0
 800d1dc:	d009      	beq.n	800d1f2 <UART_SetConfig+0xbe2>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800d1de:	4b2a      	ldr	r3, [pc, #168]	@ (800d288 <UART_SetConfig+0xc78>)
 800d1e0:	681b      	ldr	r3, [r3, #0]
 800d1e2:	08db      	lsrs	r3, r3, #3
 800d1e4:	f003 0303 	and.w	r3, r3, #3
 800d1e8:	4a28      	ldr	r2, [pc, #160]	@ (800d28c <UART_SetConfig+0xc7c>)
 800d1ea:	fa22 f303 	lsr.w	r3, r2, r3
 800d1ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800d1f0:	e00f      	b.n	800d212 <UART_SetConfig+0xc02>
          pclk = (uint32_t) HSI_VALUE;
 800d1f2:	4b26      	ldr	r3, [pc, #152]	@ (800d28c <UART_SetConfig+0xc7c>)
 800d1f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d1f6:	e00c      	b.n	800d212 <UART_SetConfig+0xc02>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800d1f8:	4b25      	ldr	r3, [pc, #148]	@ (800d290 <UART_SetConfig+0xc80>)
 800d1fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d1fc:	e009      	b.n	800d212 <UART_SetConfig+0xc02>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800d1fe:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800d202:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d204:	e005      	b.n	800d212 <UART_SetConfig+0xc02>
      default:
        pclk = 0U;
 800d206:	2300      	movs	r3, #0
 800d208:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800d20a:	2301      	movs	r3, #1
 800d20c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800d210:	bf00      	nop
    }

    if (pclk != 0U)
 800d212:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d214:	2b00      	cmp	r3, #0
 800d216:	d021      	beq.n	800d25c <UART_SetConfig+0xc4c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800d218:	697b      	ldr	r3, [r7, #20]
 800d21a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d21c:	4a1d      	ldr	r2, [pc, #116]	@ (800d294 <UART_SetConfig+0xc84>)
 800d21e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d222:	461a      	mov	r2, r3
 800d224:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d226:	fbb3 f2f2 	udiv	r2, r3, r2
 800d22a:	697b      	ldr	r3, [r7, #20]
 800d22c:	685b      	ldr	r3, [r3, #4]
 800d22e:	085b      	lsrs	r3, r3, #1
 800d230:	441a      	add	r2, r3
 800d232:	697b      	ldr	r3, [r7, #20]
 800d234:	685b      	ldr	r3, [r3, #4]
 800d236:	fbb2 f3f3 	udiv	r3, r2, r3
 800d23a:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800d23c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d23e:	2b0f      	cmp	r3, #15
 800d240:	d909      	bls.n	800d256 <UART_SetConfig+0xc46>
 800d242:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d244:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d248:	d205      	bcs.n	800d256 <UART_SetConfig+0xc46>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800d24a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d24c:	b29a      	uxth	r2, r3
 800d24e:	697b      	ldr	r3, [r7, #20]
 800d250:	681b      	ldr	r3, [r3, #0]
 800d252:	60da      	str	r2, [r3, #12]
 800d254:	e002      	b.n	800d25c <UART_SetConfig+0xc4c>
      }
      else
      {
        ret = HAL_ERROR;
 800d256:	2301      	movs	r3, #1
 800d258:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800d25c:	697b      	ldr	r3, [r7, #20]
 800d25e:	2201      	movs	r2, #1
 800d260:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800d264:	697b      	ldr	r3, [r7, #20]
 800d266:	2201      	movs	r2, #1
 800d268:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800d26c:	697b      	ldr	r3, [r7, #20]
 800d26e:	2200      	movs	r2, #0
 800d270:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800d272:	697b      	ldr	r3, [r7, #20]
 800d274:	2200      	movs	r2, #0
 800d276:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800d278:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 800d27c:	4618      	mov	r0, r3
 800d27e:	3748      	adds	r7, #72	@ 0x48
 800d280:	46bd      	mov	sp, r7
 800d282:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800d286:	bf00      	nop
 800d288:	58024400 	.word	0x58024400
 800d28c:	03d09000 	.word	0x03d09000
 800d290:	003d0900 	.word	0x003d0900
 800d294:	0800e0dc 	.word	0x0800e0dc

0800d298 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800d298:	b580      	push	{r7, lr}
 800d29a:	b082      	sub	sp, #8
 800d29c:	af00      	add	r7, sp, #0
 800d29e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));
 800d2a0:	687b      	ldr	r3, [r7, #4]
 800d2a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d2a4:	2bff      	cmp	r3, #255	@ 0xff
 800d2a6:	d904      	bls.n	800d2b2 <UART_AdvFeatureConfig+0x1a>
 800d2a8:	f44f 614e 	mov.w	r1, #3296	@ 0xce0
 800d2ac:	4893      	ldr	r0, [pc, #588]	@ (800d4fc <UART_AdvFeatureConfig+0x264>)
 800d2ae:	f7f3 fec3 	bl	8001038 <assert_failed>

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800d2b2:	687b      	ldr	r3, [r7, #4]
 800d2b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d2b6:	f003 0308 	and.w	r3, r3, #8
 800d2ba:	2b00      	cmp	r3, #0
 800d2bc:	d018      	beq.n	800d2f0 <UART_AdvFeatureConfig+0x58>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
 800d2be:	687b      	ldr	r3, [r7, #4]
 800d2c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d2c2:	2b00      	cmp	r3, #0
 800d2c4:	d009      	beq.n	800d2da <UART_AdvFeatureConfig+0x42>
 800d2c6:	687b      	ldr	r3, [r7, #4]
 800d2c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d2ca:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800d2ce:	d004      	beq.n	800d2da <UART_AdvFeatureConfig+0x42>
 800d2d0:	f640 41e5 	movw	r1, #3301	@ 0xce5
 800d2d4:	4889      	ldr	r0, [pc, #548]	@ (800d4fc <UART_AdvFeatureConfig+0x264>)
 800d2d6:	f7f3 feaf 	bl	8001038 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800d2da:	687b      	ldr	r3, [r7, #4]
 800d2dc:	681b      	ldr	r3, [r3, #0]
 800d2de:	685b      	ldr	r3, [r3, #4]
 800d2e0:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800d2e4:	687b      	ldr	r3, [r7, #4]
 800d2e6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d2e8:	687b      	ldr	r3, [r7, #4]
 800d2ea:	681b      	ldr	r3, [r3, #0]
 800d2ec:	430a      	orrs	r2, r1
 800d2ee:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800d2f0:	687b      	ldr	r3, [r7, #4]
 800d2f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d2f4:	f003 0301 	and.w	r3, r3, #1
 800d2f8:	2b00      	cmp	r3, #0
 800d2fa:	d018      	beq.n	800d32e <UART_AdvFeatureConfig+0x96>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
 800d2fc:	687b      	ldr	r3, [r7, #4]
 800d2fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d300:	2b00      	cmp	r3, #0
 800d302:	d009      	beq.n	800d318 <UART_AdvFeatureConfig+0x80>
 800d304:	687b      	ldr	r3, [r7, #4]
 800d306:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d308:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800d30c:	d004      	beq.n	800d318 <UART_AdvFeatureConfig+0x80>
 800d30e:	f640 41ec 	movw	r1, #3308	@ 0xcec
 800d312:	487a      	ldr	r0, [pc, #488]	@ (800d4fc <UART_AdvFeatureConfig+0x264>)
 800d314:	f7f3 fe90 	bl	8001038 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800d318:	687b      	ldr	r3, [r7, #4]
 800d31a:	681b      	ldr	r3, [r3, #0]
 800d31c:	685b      	ldr	r3, [r3, #4]
 800d31e:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800d322:	687b      	ldr	r3, [r7, #4]
 800d324:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d326:	687b      	ldr	r3, [r7, #4]
 800d328:	681b      	ldr	r3, [r3, #0]
 800d32a:	430a      	orrs	r2, r1
 800d32c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800d32e:	687b      	ldr	r3, [r7, #4]
 800d330:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d332:	f003 0302 	and.w	r3, r3, #2
 800d336:	2b00      	cmp	r3, #0
 800d338:	d018      	beq.n	800d36c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
 800d33a:	687b      	ldr	r3, [r7, #4]
 800d33c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d33e:	2b00      	cmp	r3, #0
 800d340:	d009      	beq.n	800d356 <UART_AdvFeatureConfig+0xbe>
 800d342:	687b      	ldr	r3, [r7, #4]
 800d344:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d346:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d34a:	d004      	beq.n	800d356 <UART_AdvFeatureConfig+0xbe>
 800d34c:	f640 41f3 	movw	r1, #3315	@ 0xcf3
 800d350:	486a      	ldr	r0, [pc, #424]	@ (800d4fc <UART_AdvFeatureConfig+0x264>)
 800d352:	f7f3 fe71 	bl	8001038 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800d356:	687b      	ldr	r3, [r7, #4]
 800d358:	681b      	ldr	r3, [r3, #0]
 800d35a:	685b      	ldr	r3, [r3, #4]
 800d35c:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800d360:	687b      	ldr	r3, [r7, #4]
 800d362:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800d364:	687b      	ldr	r3, [r7, #4]
 800d366:	681b      	ldr	r3, [r3, #0]
 800d368:	430a      	orrs	r2, r1
 800d36a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800d36c:	687b      	ldr	r3, [r7, #4]
 800d36e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d370:	f003 0304 	and.w	r3, r3, #4
 800d374:	2b00      	cmp	r3, #0
 800d376:	d018      	beq.n	800d3aa <UART_AdvFeatureConfig+0x112>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
 800d378:	687b      	ldr	r3, [r7, #4]
 800d37a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d37c:	2b00      	cmp	r3, #0
 800d37e:	d009      	beq.n	800d394 <UART_AdvFeatureConfig+0xfc>
 800d380:	687b      	ldr	r3, [r7, #4]
 800d382:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d384:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800d388:	d004      	beq.n	800d394 <UART_AdvFeatureConfig+0xfc>
 800d38a:	f640 41fa 	movw	r1, #3322	@ 0xcfa
 800d38e:	485b      	ldr	r0, [pc, #364]	@ (800d4fc <UART_AdvFeatureConfig+0x264>)
 800d390:	f7f3 fe52 	bl	8001038 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800d394:	687b      	ldr	r3, [r7, #4]
 800d396:	681b      	ldr	r3, [r3, #0]
 800d398:	685b      	ldr	r3, [r3, #4]
 800d39a:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800d39e:	687b      	ldr	r3, [r7, #4]
 800d3a0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800d3a2:	687b      	ldr	r3, [r7, #4]
 800d3a4:	681b      	ldr	r3, [r3, #0]
 800d3a6:	430a      	orrs	r2, r1
 800d3a8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800d3aa:	687b      	ldr	r3, [r7, #4]
 800d3ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d3ae:	f003 0310 	and.w	r3, r3, #16
 800d3b2:	2b00      	cmp	r3, #0
 800d3b4:	d018      	beq.n	800d3e8 <UART_AdvFeatureConfig+0x150>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
 800d3b6:	687b      	ldr	r3, [r7, #4]
 800d3b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d3ba:	2b00      	cmp	r3, #0
 800d3bc:	d009      	beq.n	800d3d2 <UART_AdvFeatureConfig+0x13a>
 800d3be:	687b      	ldr	r3, [r7, #4]
 800d3c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d3c2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d3c6:	d004      	beq.n	800d3d2 <UART_AdvFeatureConfig+0x13a>
 800d3c8:	f640 5101 	movw	r1, #3329	@ 0xd01
 800d3cc:	484b      	ldr	r0, [pc, #300]	@ (800d4fc <UART_AdvFeatureConfig+0x264>)
 800d3ce:	f7f3 fe33 	bl	8001038 <assert_failed>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800d3d2:	687b      	ldr	r3, [r7, #4]
 800d3d4:	681b      	ldr	r3, [r3, #0]
 800d3d6:	689b      	ldr	r3, [r3, #8]
 800d3d8:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800d3dc:	687b      	ldr	r3, [r7, #4]
 800d3de:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800d3e0:	687b      	ldr	r3, [r7, #4]
 800d3e2:	681b      	ldr	r3, [r3, #0]
 800d3e4:	430a      	orrs	r2, r1
 800d3e6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800d3e8:	687b      	ldr	r3, [r7, #4]
 800d3ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d3ec:	f003 0320 	and.w	r3, r3, #32
 800d3f0:	2b00      	cmp	r3, #0
 800d3f2:	d018      	beq.n	800d426 <UART_AdvFeatureConfig+0x18e>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
 800d3f4:	687b      	ldr	r3, [r7, #4]
 800d3f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d3f8:	2b00      	cmp	r3, #0
 800d3fa:	d009      	beq.n	800d410 <UART_AdvFeatureConfig+0x178>
 800d3fc:	687b      	ldr	r3, [r7, #4]
 800d3fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d400:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800d404:	d004      	beq.n	800d410 <UART_AdvFeatureConfig+0x178>
 800d406:	f640 5108 	movw	r1, #3336	@ 0xd08
 800d40a:	483c      	ldr	r0, [pc, #240]	@ (800d4fc <UART_AdvFeatureConfig+0x264>)
 800d40c:	f7f3 fe14 	bl	8001038 <assert_failed>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800d410:	687b      	ldr	r3, [r7, #4]
 800d412:	681b      	ldr	r3, [r3, #0]
 800d414:	689b      	ldr	r3, [r3, #8]
 800d416:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800d41a:	687b      	ldr	r3, [r7, #4]
 800d41c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800d41e:	687b      	ldr	r3, [r7, #4]
 800d420:	681b      	ldr	r3, [r3, #0]
 800d422:	430a      	orrs	r2, r1
 800d424:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800d426:	687b      	ldr	r3, [r7, #4]
 800d428:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d42a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d42e:	2b00      	cmp	r3, #0
 800d430:	f000 8081 	beq.w	800d536 <UART_AdvFeatureConfig+0x29e>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
 800d434:	687b      	ldr	r3, [r7, #4]
 800d436:	681b      	ldr	r3, [r3, #0]
 800d438:	4a31      	ldr	r2, [pc, #196]	@ (800d500 <UART_AdvFeatureConfig+0x268>)
 800d43a:	4293      	cmp	r3, r2
 800d43c:	d027      	beq.n	800d48e <UART_AdvFeatureConfig+0x1f6>
 800d43e:	687b      	ldr	r3, [r7, #4]
 800d440:	681b      	ldr	r3, [r3, #0]
 800d442:	4a30      	ldr	r2, [pc, #192]	@ (800d504 <UART_AdvFeatureConfig+0x26c>)
 800d444:	4293      	cmp	r3, r2
 800d446:	d022      	beq.n	800d48e <UART_AdvFeatureConfig+0x1f6>
 800d448:	687b      	ldr	r3, [r7, #4]
 800d44a:	681b      	ldr	r3, [r3, #0]
 800d44c:	4a2e      	ldr	r2, [pc, #184]	@ (800d508 <UART_AdvFeatureConfig+0x270>)
 800d44e:	4293      	cmp	r3, r2
 800d450:	d01d      	beq.n	800d48e <UART_AdvFeatureConfig+0x1f6>
 800d452:	687b      	ldr	r3, [r7, #4]
 800d454:	681b      	ldr	r3, [r3, #0]
 800d456:	4a2d      	ldr	r2, [pc, #180]	@ (800d50c <UART_AdvFeatureConfig+0x274>)
 800d458:	4293      	cmp	r3, r2
 800d45a:	d018      	beq.n	800d48e <UART_AdvFeatureConfig+0x1f6>
 800d45c:	687b      	ldr	r3, [r7, #4]
 800d45e:	681b      	ldr	r3, [r3, #0]
 800d460:	4a2b      	ldr	r2, [pc, #172]	@ (800d510 <UART_AdvFeatureConfig+0x278>)
 800d462:	4293      	cmp	r3, r2
 800d464:	d013      	beq.n	800d48e <UART_AdvFeatureConfig+0x1f6>
 800d466:	687b      	ldr	r3, [r7, #4]
 800d468:	681b      	ldr	r3, [r3, #0]
 800d46a:	4a2a      	ldr	r2, [pc, #168]	@ (800d514 <UART_AdvFeatureConfig+0x27c>)
 800d46c:	4293      	cmp	r3, r2
 800d46e:	d00e      	beq.n	800d48e <UART_AdvFeatureConfig+0x1f6>
 800d470:	687b      	ldr	r3, [r7, #4]
 800d472:	681b      	ldr	r3, [r3, #0]
 800d474:	4a28      	ldr	r2, [pc, #160]	@ (800d518 <UART_AdvFeatureConfig+0x280>)
 800d476:	4293      	cmp	r3, r2
 800d478:	d009      	beq.n	800d48e <UART_AdvFeatureConfig+0x1f6>
 800d47a:	687b      	ldr	r3, [r7, #4]
 800d47c:	681b      	ldr	r3, [r3, #0]
 800d47e:	4a27      	ldr	r2, [pc, #156]	@ (800d51c <UART_AdvFeatureConfig+0x284>)
 800d480:	4293      	cmp	r3, r2
 800d482:	d004      	beq.n	800d48e <UART_AdvFeatureConfig+0x1f6>
 800d484:	f640 510f 	movw	r1, #3343	@ 0xd0f
 800d488:	481c      	ldr	r0, [pc, #112]	@ (800d4fc <UART_AdvFeatureConfig+0x264>)
 800d48a:	f7f3 fdd5 	bl	8001038 <assert_failed>
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
 800d48e:	687b      	ldr	r3, [r7, #4]
 800d490:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d492:	2b00      	cmp	r3, #0
 800d494:	d009      	beq.n	800d4aa <UART_AdvFeatureConfig+0x212>
 800d496:	687b      	ldr	r3, [r7, #4]
 800d498:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d49a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800d49e:	d004      	beq.n	800d4aa <UART_AdvFeatureConfig+0x212>
 800d4a0:	f44f 6151 	mov.w	r1, #3344	@ 0xd10
 800d4a4:	4815      	ldr	r0, [pc, #84]	@ (800d4fc <UART_AdvFeatureConfig+0x264>)
 800d4a6:	f7f3 fdc7 	bl	8001038 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800d4aa:	687b      	ldr	r3, [r7, #4]
 800d4ac:	681b      	ldr	r3, [r3, #0]
 800d4ae:	685b      	ldr	r3, [r3, #4]
 800d4b0:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800d4b4:	687b      	ldr	r3, [r7, #4]
 800d4b6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800d4b8:	687b      	ldr	r3, [r7, #4]
 800d4ba:	681b      	ldr	r3, [r3, #0]
 800d4bc:	430a      	orrs	r2, r1
 800d4be:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800d4c0:	687b      	ldr	r3, [r7, #4]
 800d4c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d4c4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800d4c8:	d135      	bne.n	800d536 <UART_AdvFeatureConfig+0x29e>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
 800d4ca:	687b      	ldr	r3, [r7, #4]
 800d4cc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d4ce:	2b00      	cmp	r3, #0
 800d4d0:	d026      	beq.n	800d520 <UART_AdvFeatureConfig+0x288>
 800d4d2:	687b      	ldr	r3, [r7, #4]
 800d4d4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d4d6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800d4da:	d021      	beq.n	800d520 <UART_AdvFeatureConfig+0x288>
 800d4dc:	687b      	ldr	r3, [r7, #4]
 800d4de:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d4e0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800d4e4:	d01c      	beq.n	800d520 <UART_AdvFeatureConfig+0x288>
 800d4e6:	687b      	ldr	r3, [r7, #4]
 800d4e8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d4ea:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800d4ee:	d017      	beq.n	800d520 <UART_AdvFeatureConfig+0x288>
 800d4f0:	f640 5115 	movw	r1, #3349	@ 0xd15
 800d4f4:	4801      	ldr	r0, [pc, #4]	@ (800d4fc <UART_AdvFeatureConfig+0x264>)
 800d4f6:	f7f3 fd9f 	bl	8001038 <assert_failed>
 800d4fa:	e011      	b.n	800d520 <UART_AdvFeatureConfig+0x288>
 800d4fc:	0800e04c 	.word	0x0800e04c
 800d500:	40011000 	.word	0x40011000
 800d504:	40004400 	.word	0x40004400
 800d508:	40004800 	.word	0x40004800
 800d50c:	40004c00 	.word	0x40004c00
 800d510:	40005000 	.word	0x40005000
 800d514:	40011400 	.word	0x40011400
 800d518:	40007800 	.word	0x40007800
 800d51c:	40007c00 	.word	0x40007c00
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800d520:	687b      	ldr	r3, [r7, #4]
 800d522:	681b      	ldr	r3, [r3, #0]
 800d524:	685b      	ldr	r3, [r3, #4]
 800d526:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800d52a:	687b      	ldr	r3, [r7, #4]
 800d52c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800d52e:	687b      	ldr	r3, [r7, #4]
 800d530:	681b      	ldr	r3, [r3, #0]
 800d532:	430a      	orrs	r2, r1
 800d534:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800d536:	687b      	ldr	r3, [r7, #4]
 800d538:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d53a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d53e:	2b00      	cmp	r3, #0
 800d540:	d018      	beq.n	800d574 <UART_AdvFeatureConfig+0x2dc>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
 800d542:	687b      	ldr	r3, [r7, #4]
 800d544:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d546:	2b00      	cmp	r3, #0
 800d548:	d009      	beq.n	800d55e <UART_AdvFeatureConfig+0x2c6>
 800d54a:	687b      	ldr	r3, [r7, #4]
 800d54c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d54e:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800d552:	d004      	beq.n	800d55e <UART_AdvFeatureConfig+0x2c6>
 800d554:	f640 511d 	movw	r1, #3357	@ 0xd1d
 800d558:	4808      	ldr	r0, [pc, #32]	@ (800d57c <UART_AdvFeatureConfig+0x2e4>)
 800d55a:	f7f3 fd6d 	bl	8001038 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800d55e:	687b      	ldr	r3, [r7, #4]
 800d560:	681b      	ldr	r3, [r3, #0]
 800d562:	685b      	ldr	r3, [r3, #4]
 800d564:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800d568:	687b      	ldr	r3, [r7, #4]
 800d56a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800d56c:	687b      	ldr	r3, [r7, #4]
 800d56e:	681b      	ldr	r3, [r3, #0]
 800d570:	430a      	orrs	r2, r1
 800d572:	605a      	str	r2, [r3, #4]
  }
}
 800d574:	bf00      	nop
 800d576:	3708      	adds	r7, #8
 800d578:	46bd      	mov	sp, r7
 800d57a:	bd80      	pop	{r7, pc}
 800d57c:	0800e04c 	.word	0x0800e04c

0800d580 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800d580:	b580      	push	{r7, lr}
 800d582:	b098      	sub	sp, #96	@ 0x60
 800d584:	af02      	add	r7, sp, #8
 800d586:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d588:	687b      	ldr	r3, [r7, #4]
 800d58a:	2200      	movs	r2, #0
 800d58c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800d590:	f7f4 fa98 	bl	8001ac4 <HAL_GetTick>
 800d594:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800d596:	687b      	ldr	r3, [r7, #4]
 800d598:	681b      	ldr	r3, [r3, #0]
 800d59a:	681b      	ldr	r3, [r3, #0]
 800d59c:	f003 0308 	and.w	r3, r3, #8
 800d5a0:	2b08      	cmp	r3, #8
 800d5a2:	d12f      	bne.n	800d604 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800d5a4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800d5a8:	9300      	str	r3, [sp, #0]
 800d5aa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d5ac:	2200      	movs	r2, #0
 800d5ae:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800d5b2:	6878      	ldr	r0, [r7, #4]
 800d5b4:	f000 f88e 	bl	800d6d4 <UART_WaitOnFlagUntilTimeout>
 800d5b8:	4603      	mov	r3, r0
 800d5ba:	2b00      	cmp	r3, #0
 800d5bc:	d022      	beq.n	800d604 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800d5be:	687b      	ldr	r3, [r7, #4]
 800d5c0:	681b      	ldr	r3, [r3, #0]
 800d5c2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d5c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d5c6:	e853 3f00 	ldrex	r3, [r3]
 800d5ca:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800d5cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d5ce:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800d5d2:	653b      	str	r3, [r7, #80]	@ 0x50
 800d5d4:	687b      	ldr	r3, [r7, #4]
 800d5d6:	681b      	ldr	r3, [r3, #0]
 800d5d8:	461a      	mov	r2, r3
 800d5da:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d5dc:	647b      	str	r3, [r7, #68]	@ 0x44
 800d5de:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d5e0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800d5e2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d5e4:	e841 2300 	strex	r3, r2, [r1]
 800d5e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800d5ea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d5ec:	2b00      	cmp	r3, #0
 800d5ee:	d1e6      	bne.n	800d5be <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800d5f0:	687b      	ldr	r3, [r7, #4]
 800d5f2:	2220      	movs	r2, #32
 800d5f4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800d5f8:	687b      	ldr	r3, [r7, #4]
 800d5fa:	2200      	movs	r2, #0
 800d5fc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800d600:	2303      	movs	r3, #3
 800d602:	e063      	b.n	800d6cc <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800d604:	687b      	ldr	r3, [r7, #4]
 800d606:	681b      	ldr	r3, [r3, #0]
 800d608:	681b      	ldr	r3, [r3, #0]
 800d60a:	f003 0304 	and.w	r3, r3, #4
 800d60e:	2b04      	cmp	r3, #4
 800d610:	d149      	bne.n	800d6a6 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800d612:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800d616:	9300      	str	r3, [sp, #0]
 800d618:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d61a:	2200      	movs	r2, #0
 800d61c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800d620:	6878      	ldr	r0, [r7, #4]
 800d622:	f000 f857 	bl	800d6d4 <UART_WaitOnFlagUntilTimeout>
 800d626:	4603      	mov	r3, r0
 800d628:	2b00      	cmp	r3, #0
 800d62a:	d03c      	beq.n	800d6a6 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800d62c:	687b      	ldr	r3, [r7, #4]
 800d62e:	681b      	ldr	r3, [r3, #0]
 800d630:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d632:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d634:	e853 3f00 	ldrex	r3, [r3]
 800d638:	623b      	str	r3, [r7, #32]
   return(result);
 800d63a:	6a3b      	ldr	r3, [r7, #32]
 800d63c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800d640:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d642:	687b      	ldr	r3, [r7, #4]
 800d644:	681b      	ldr	r3, [r3, #0]
 800d646:	461a      	mov	r2, r3
 800d648:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d64a:	633b      	str	r3, [r7, #48]	@ 0x30
 800d64c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d64e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d650:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d652:	e841 2300 	strex	r3, r2, [r1]
 800d656:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800d658:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d65a:	2b00      	cmp	r3, #0
 800d65c:	d1e6      	bne.n	800d62c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d65e:	687b      	ldr	r3, [r7, #4]
 800d660:	681b      	ldr	r3, [r3, #0]
 800d662:	3308      	adds	r3, #8
 800d664:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d666:	693b      	ldr	r3, [r7, #16]
 800d668:	e853 3f00 	ldrex	r3, [r3]
 800d66c:	60fb      	str	r3, [r7, #12]
   return(result);
 800d66e:	68fb      	ldr	r3, [r7, #12]
 800d670:	f023 0301 	bic.w	r3, r3, #1
 800d674:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d676:	687b      	ldr	r3, [r7, #4]
 800d678:	681b      	ldr	r3, [r3, #0]
 800d67a:	3308      	adds	r3, #8
 800d67c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d67e:	61fa      	str	r2, [r7, #28]
 800d680:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d682:	69b9      	ldr	r1, [r7, #24]
 800d684:	69fa      	ldr	r2, [r7, #28]
 800d686:	e841 2300 	strex	r3, r2, [r1]
 800d68a:	617b      	str	r3, [r7, #20]
   return(result);
 800d68c:	697b      	ldr	r3, [r7, #20]
 800d68e:	2b00      	cmp	r3, #0
 800d690:	d1e5      	bne.n	800d65e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800d692:	687b      	ldr	r3, [r7, #4]
 800d694:	2220      	movs	r2, #32
 800d696:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800d69a:	687b      	ldr	r3, [r7, #4]
 800d69c:	2200      	movs	r2, #0
 800d69e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800d6a2:	2303      	movs	r3, #3
 800d6a4:	e012      	b.n	800d6cc <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800d6a6:	687b      	ldr	r3, [r7, #4]
 800d6a8:	2220      	movs	r2, #32
 800d6aa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800d6ae:	687b      	ldr	r3, [r7, #4]
 800d6b0:	2220      	movs	r2, #32
 800d6b2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d6b6:	687b      	ldr	r3, [r7, #4]
 800d6b8:	2200      	movs	r2, #0
 800d6ba:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800d6bc:	687b      	ldr	r3, [r7, #4]
 800d6be:	2200      	movs	r2, #0
 800d6c0:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800d6c2:	687b      	ldr	r3, [r7, #4]
 800d6c4:	2200      	movs	r2, #0
 800d6c6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800d6ca:	2300      	movs	r3, #0
}
 800d6cc:	4618      	mov	r0, r3
 800d6ce:	3758      	adds	r7, #88	@ 0x58
 800d6d0:	46bd      	mov	sp, r7
 800d6d2:	bd80      	pop	{r7, pc}

0800d6d4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800d6d4:	b580      	push	{r7, lr}
 800d6d6:	b084      	sub	sp, #16
 800d6d8:	af00      	add	r7, sp, #0
 800d6da:	60f8      	str	r0, [r7, #12]
 800d6dc:	60b9      	str	r1, [r7, #8]
 800d6de:	603b      	str	r3, [r7, #0]
 800d6e0:	4613      	mov	r3, r2
 800d6e2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800d6e4:	e04f      	b.n	800d786 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800d6e6:	69bb      	ldr	r3, [r7, #24]
 800d6e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d6ec:	d04b      	beq.n	800d786 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800d6ee:	f7f4 f9e9 	bl	8001ac4 <HAL_GetTick>
 800d6f2:	4602      	mov	r2, r0
 800d6f4:	683b      	ldr	r3, [r7, #0]
 800d6f6:	1ad3      	subs	r3, r2, r3
 800d6f8:	69ba      	ldr	r2, [r7, #24]
 800d6fa:	429a      	cmp	r2, r3
 800d6fc:	d302      	bcc.n	800d704 <UART_WaitOnFlagUntilTimeout+0x30>
 800d6fe:	69bb      	ldr	r3, [r7, #24]
 800d700:	2b00      	cmp	r3, #0
 800d702:	d101      	bne.n	800d708 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800d704:	2303      	movs	r3, #3
 800d706:	e04e      	b.n	800d7a6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800d708:	68fb      	ldr	r3, [r7, #12]
 800d70a:	681b      	ldr	r3, [r3, #0]
 800d70c:	681b      	ldr	r3, [r3, #0]
 800d70e:	f003 0304 	and.w	r3, r3, #4
 800d712:	2b00      	cmp	r3, #0
 800d714:	d037      	beq.n	800d786 <UART_WaitOnFlagUntilTimeout+0xb2>
 800d716:	68bb      	ldr	r3, [r7, #8]
 800d718:	2b80      	cmp	r3, #128	@ 0x80
 800d71a:	d034      	beq.n	800d786 <UART_WaitOnFlagUntilTimeout+0xb2>
 800d71c:	68bb      	ldr	r3, [r7, #8]
 800d71e:	2b40      	cmp	r3, #64	@ 0x40
 800d720:	d031      	beq.n	800d786 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800d722:	68fb      	ldr	r3, [r7, #12]
 800d724:	681b      	ldr	r3, [r3, #0]
 800d726:	69db      	ldr	r3, [r3, #28]
 800d728:	f003 0308 	and.w	r3, r3, #8
 800d72c:	2b08      	cmp	r3, #8
 800d72e:	d110      	bne.n	800d752 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800d730:	68fb      	ldr	r3, [r7, #12]
 800d732:	681b      	ldr	r3, [r3, #0]
 800d734:	2208      	movs	r2, #8
 800d736:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800d738:	68f8      	ldr	r0, [r7, #12]
 800d73a:	f000 f839 	bl	800d7b0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800d73e:	68fb      	ldr	r3, [r7, #12]
 800d740:	2208      	movs	r2, #8
 800d742:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800d746:	68fb      	ldr	r3, [r7, #12]
 800d748:	2200      	movs	r2, #0
 800d74a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800d74e:	2301      	movs	r3, #1
 800d750:	e029      	b.n	800d7a6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800d752:	68fb      	ldr	r3, [r7, #12]
 800d754:	681b      	ldr	r3, [r3, #0]
 800d756:	69db      	ldr	r3, [r3, #28]
 800d758:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800d75c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800d760:	d111      	bne.n	800d786 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800d762:	68fb      	ldr	r3, [r7, #12]
 800d764:	681b      	ldr	r3, [r3, #0]
 800d766:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800d76a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800d76c:	68f8      	ldr	r0, [r7, #12]
 800d76e:	f000 f81f 	bl	800d7b0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800d772:	68fb      	ldr	r3, [r7, #12]
 800d774:	2220      	movs	r2, #32
 800d776:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800d77a:	68fb      	ldr	r3, [r7, #12]
 800d77c:	2200      	movs	r2, #0
 800d77e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800d782:	2303      	movs	r3, #3
 800d784:	e00f      	b.n	800d7a6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800d786:	68fb      	ldr	r3, [r7, #12]
 800d788:	681b      	ldr	r3, [r3, #0]
 800d78a:	69da      	ldr	r2, [r3, #28]
 800d78c:	68bb      	ldr	r3, [r7, #8]
 800d78e:	4013      	ands	r3, r2
 800d790:	68ba      	ldr	r2, [r7, #8]
 800d792:	429a      	cmp	r2, r3
 800d794:	bf0c      	ite	eq
 800d796:	2301      	moveq	r3, #1
 800d798:	2300      	movne	r3, #0
 800d79a:	b2db      	uxtb	r3, r3
 800d79c:	461a      	mov	r2, r3
 800d79e:	79fb      	ldrb	r3, [r7, #7]
 800d7a0:	429a      	cmp	r2, r3
 800d7a2:	d0a0      	beq.n	800d6e6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800d7a4:	2300      	movs	r3, #0
}
 800d7a6:	4618      	mov	r0, r3
 800d7a8:	3710      	adds	r7, #16
 800d7aa:	46bd      	mov	sp, r7
 800d7ac:	bd80      	pop	{r7, pc}
	...

0800d7b0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800d7b0:	b480      	push	{r7}
 800d7b2:	b095      	sub	sp, #84	@ 0x54
 800d7b4:	af00      	add	r7, sp, #0
 800d7b6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800d7b8:	687b      	ldr	r3, [r7, #4]
 800d7ba:	681b      	ldr	r3, [r3, #0]
 800d7bc:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d7be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d7c0:	e853 3f00 	ldrex	r3, [r3]
 800d7c4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800d7c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d7c8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800d7cc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d7ce:	687b      	ldr	r3, [r7, #4]
 800d7d0:	681b      	ldr	r3, [r3, #0]
 800d7d2:	461a      	mov	r2, r3
 800d7d4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d7d6:	643b      	str	r3, [r7, #64]	@ 0x40
 800d7d8:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d7da:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800d7dc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800d7de:	e841 2300 	strex	r3, r2, [r1]
 800d7e2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800d7e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d7e6:	2b00      	cmp	r3, #0
 800d7e8:	d1e6      	bne.n	800d7b8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800d7ea:	687b      	ldr	r3, [r7, #4]
 800d7ec:	681b      	ldr	r3, [r3, #0]
 800d7ee:	3308      	adds	r3, #8
 800d7f0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d7f2:	6a3b      	ldr	r3, [r7, #32]
 800d7f4:	e853 3f00 	ldrex	r3, [r3]
 800d7f8:	61fb      	str	r3, [r7, #28]
   return(result);
 800d7fa:	69fa      	ldr	r2, [r7, #28]
 800d7fc:	4b1e      	ldr	r3, [pc, #120]	@ (800d878 <UART_EndRxTransfer+0xc8>)
 800d7fe:	4013      	ands	r3, r2
 800d800:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d802:	687b      	ldr	r3, [r7, #4]
 800d804:	681b      	ldr	r3, [r3, #0]
 800d806:	3308      	adds	r3, #8
 800d808:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d80a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800d80c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d80e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800d810:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d812:	e841 2300 	strex	r3, r2, [r1]
 800d816:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800d818:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d81a:	2b00      	cmp	r3, #0
 800d81c:	d1e5      	bne.n	800d7ea <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d81e:	687b      	ldr	r3, [r7, #4]
 800d820:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d822:	2b01      	cmp	r3, #1
 800d824:	d118      	bne.n	800d858 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d826:	687b      	ldr	r3, [r7, #4]
 800d828:	681b      	ldr	r3, [r3, #0]
 800d82a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d82c:	68fb      	ldr	r3, [r7, #12]
 800d82e:	e853 3f00 	ldrex	r3, [r3]
 800d832:	60bb      	str	r3, [r7, #8]
   return(result);
 800d834:	68bb      	ldr	r3, [r7, #8]
 800d836:	f023 0310 	bic.w	r3, r3, #16
 800d83a:	647b      	str	r3, [r7, #68]	@ 0x44
 800d83c:	687b      	ldr	r3, [r7, #4]
 800d83e:	681b      	ldr	r3, [r3, #0]
 800d840:	461a      	mov	r2, r3
 800d842:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d844:	61bb      	str	r3, [r7, #24]
 800d846:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d848:	6979      	ldr	r1, [r7, #20]
 800d84a:	69ba      	ldr	r2, [r7, #24]
 800d84c:	e841 2300 	strex	r3, r2, [r1]
 800d850:	613b      	str	r3, [r7, #16]
   return(result);
 800d852:	693b      	ldr	r3, [r7, #16]
 800d854:	2b00      	cmp	r3, #0
 800d856:	d1e6      	bne.n	800d826 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800d858:	687b      	ldr	r3, [r7, #4]
 800d85a:	2220      	movs	r2, #32
 800d85c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d860:	687b      	ldr	r3, [r7, #4]
 800d862:	2200      	movs	r2, #0
 800d864:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800d866:	687b      	ldr	r3, [r7, #4]
 800d868:	2200      	movs	r2, #0
 800d86a:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800d86c:	bf00      	nop
 800d86e:	3754      	adds	r7, #84	@ 0x54
 800d870:	46bd      	mov	sp, r7
 800d872:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d876:	4770      	bx	lr
 800d878:	effffffe 	.word	0xeffffffe

0800d87c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800d87c:	b580      	push	{r7, lr}
 800d87e:	b084      	sub	sp, #16
 800d880:	af00      	add	r7, sp, #0
 800d882:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d884:	687b      	ldr	r3, [r7, #4]
 800d886:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d888:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800d88a:	68fb      	ldr	r3, [r7, #12]
 800d88c:	2200      	movs	r2, #0
 800d88e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800d892:	68f8      	ldr	r0, [r7, #12]
 800d894:	f7fe fea6 	bl	800c5e4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d898:	bf00      	nop
 800d89a:	3710      	adds	r7, #16
 800d89c:	46bd      	mov	sp, r7
 800d89e:	bd80      	pop	{r7, pc}

0800d8a0 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800d8a0:	b580      	push	{r7, lr}
 800d8a2:	b088      	sub	sp, #32
 800d8a4:	af00      	add	r7, sp, #0
 800d8a6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800d8a8:	687b      	ldr	r3, [r7, #4]
 800d8aa:	681b      	ldr	r3, [r3, #0]
 800d8ac:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d8ae:	68fb      	ldr	r3, [r7, #12]
 800d8b0:	e853 3f00 	ldrex	r3, [r3]
 800d8b4:	60bb      	str	r3, [r7, #8]
   return(result);
 800d8b6:	68bb      	ldr	r3, [r7, #8]
 800d8b8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d8bc:	61fb      	str	r3, [r7, #28]
 800d8be:	687b      	ldr	r3, [r7, #4]
 800d8c0:	681b      	ldr	r3, [r3, #0]
 800d8c2:	461a      	mov	r2, r3
 800d8c4:	69fb      	ldr	r3, [r7, #28]
 800d8c6:	61bb      	str	r3, [r7, #24]
 800d8c8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d8ca:	6979      	ldr	r1, [r7, #20]
 800d8cc:	69ba      	ldr	r2, [r7, #24]
 800d8ce:	e841 2300 	strex	r3, r2, [r1]
 800d8d2:	613b      	str	r3, [r7, #16]
   return(result);
 800d8d4:	693b      	ldr	r3, [r7, #16]
 800d8d6:	2b00      	cmp	r3, #0
 800d8d8:	d1e6      	bne.n	800d8a8 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800d8da:	687b      	ldr	r3, [r7, #4]
 800d8dc:	2220      	movs	r2, #32
 800d8de:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800d8e2:	687b      	ldr	r3, [r7, #4]
 800d8e4:	2200      	movs	r2, #0
 800d8e6:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800d8e8:	6878      	ldr	r0, [r7, #4]
 800d8ea:	f7fe fe71 	bl	800c5d0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d8ee:	bf00      	nop
 800d8f0:	3720      	adds	r7, #32
 800d8f2:	46bd      	mov	sp, r7
 800d8f4:	bd80      	pop	{r7, pc}

0800d8f6 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800d8f6:	b480      	push	{r7}
 800d8f8:	b083      	sub	sp, #12
 800d8fa:	af00      	add	r7, sp, #0
 800d8fc:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800d8fe:	bf00      	nop
 800d900:	370c      	adds	r7, #12
 800d902:	46bd      	mov	sp, r7
 800d904:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d908:	4770      	bx	lr

0800d90a <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800d90a:	b480      	push	{r7}
 800d90c:	b083      	sub	sp, #12
 800d90e:	af00      	add	r7, sp, #0
 800d910:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800d912:	bf00      	nop
 800d914:	370c      	adds	r7, #12
 800d916:	46bd      	mov	sp, r7
 800d918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d91c:	4770      	bx	lr

0800d91e <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800d91e:	b480      	push	{r7}
 800d920:	b083      	sub	sp, #12
 800d922:	af00      	add	r7, sp, #0
 800d924:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800d926:	bf00      	nop
 800d928:	370c      	adds	r7, #12
 800d92a:	46bd      	mov	sp, r7
 800d92c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d930:	4770      	bx	lr
	...

0800d934 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800d934:	b580      	push	{r7, lr}
 800d936:	b084      	sub	sp, #16
 800d938:	af00      	add	r7, sp, #0
 800d93a:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1;

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
 800d93c:	687b      	ldr	r3, [r7, #4]
 800d93e:	681b      	ldr	r3, [r3, #0]
 800d940:	4a2e      	ldr	r2, [pc, #184]	@ (800d9fc <HAL_UARTEx_DisableFifoMode+0xc8>)
 800d942:	4293      	cmp	r3, r2
 800d944:	d027      	beq.n	800d996 <HAL_UARTEx_DisableFifoMode+0x62>
 800d946:	687b      	ldr	r3, [r7, #4]
 800d948:	681b      	ldr	r3, [r3, #0]
 800d94a:	4a2d      	ldr	r2, [pc, #180]	@ (800da00 <HAL_UARTEx_DisableFifoMode+0xcc>)
 800d94c:	4293      	cmp	r3, r2
 800d94e:	d022      	beq.n	800d996 <HAL_UARTEx_DisableFifoMode+0x62>
 800d950:	687b      	ldr	r3, [r7, #4]
 800d952:	681b      	ldr	r3, [r3, #0]
 800d954:	4a2b      	ldr	r2, [pc, #172]	@ (800da04 <HAL_UARTEx_DisableFifoMode+0xd0>)
 800d956:	4293      	cmp	r3, r2
 800d958:	d01d      	beq.n	800d996 <HAL_UARTEx_DisableFifoMode+0x62>
 800d95a:	687b      	ldr	r3, [r7, #4]
 800d95c:	681b      	ldr	r3, [r3, #0]
 800d95e:	4a2a      	ldr	r2, [pc, #168]	@ (800da08 <HAL_UARTEx_DisableFifoMode+0xd4>)
 800d960:	4293      	cmp	r3, r2
 800d962:	d018      	beq.n	800d996 <HAL_UARTEx_DisableFifoMode+0x62>
 800d964:	687b      	ldr	r3, [r7, #4]
 800d966:	681b      	ldr	r3, [r3, #0]
 800d968:	4a28      	ldr	r2, [pc, #160]	@ (800da0c <HAL_UARTEx_DisableFifoMode+0xd8>)
 800d96a:	4293      	cmp	r3, r2
 800d96c:	d013      	beq.n	800d996 <HAL_UARTEx_DisableFifoMode+0x62>
 800d96e:	687b      	ldr	r3, [r7, #4]
 800d970:	681b      	ldr	r3, [r3, #0]
 800d972:	4a27      	ldr	r2, [pc, #156]	@ (800da10 <HAL_UARTEx_DisableFifoMode+0xdc>)
 800d974:	4293      	cmp	r3, r2
 800d976:	d00e      	beq.n	800d996 <HAL_UARTEx_DisableFifoMode+0x62>
 800d978:	687b      	ldr	r3, [r7, #4]
 800d97a:	681b      	ldr	r3, [r3, #0]
 800d97c:	4a25      	ldr	r2, [pc, #148]	@ (800da14 <HAL_UARTEx_DisableFifoMode+0xe0>)
 800d97e:	4293      	cmp	r3, r2
 800d980:	d009      	beq.n	800d996 <HAL_UARTEx_DisableFifoMode+0x62>
 800d982:	687b      	ldr	r3, [r7, #4]
 800d984:	681b      	ldr	r3, [r3, #0]
 800d986:	4a24      	ldr	r2, [pc, #144]	@ (800da18 <HAL_UARTEx_DisableFifoMode+0xe4>)
 800d988:	4293      	cmp	r3, r2
 800d98a:	d004      	beq.n	800d996 <HAL_UARTEx_DisableFifoMode+0x62>
 800d98c:	f240 2136 	movw	r1, #566	@ 0x236
 800d990:	4822      	ldr	r0, [pc, #136]	@ (800da1c <HAL_UARTEx_DisableFifoMode+0xe8>)
 800d992:	f7f3 fb51 	bl	8001038 <assert_failed>

  /* Process Locked */
  __HAL_LOCK(huart);
 800d996:	687b      	ldr	r3, [r7, #4]
 800d998:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800d99c:	2b01      	cmp	r3, #1
 800d99e:	d101      	bne.n	800d9a4 <HAL_UARTEx_DisableFifoMode+0x70>
 800d9a0:	2302      	movs	r3, #2
 800d9a2:	e027      	b.n	800d9f4 <HAL_UARTEx_DisableFifoMode+0xc0>
 800d9a4:	687b      	ldr	r3, [r7, #4]
 800d9a6:	2201      	movs	r2, #1
 800d9a8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800d9ac:	687b      	ldr	r3, [r7, #4]
 800d9ae:	2224      	movs	r2, #36	@ 0x24
 800d9b0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800d9b4:	687b      	ldr	r3, [r7, #4]
 800d9b6:	681b      	ldr	r3, [r3, #0]
 800d9b8:	681b      	ldr	r3, [r3, #0]
 800d9ba:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800d9bc:	687b      	ldr	r3, [r7, #4]
 800d9be:	681b      	ldr	r3, [r3, #0]
 800d9c0:	681a      	ldr	r2, [r3, #0]
 800d9c2:	687b      	ldr	r3, [r7, #4]
 800d9c4:	681b      	ldr	r3, [r3, #0]
 800d9c6:	f022 0201 	bic.w	r2, r2, #1
 800d9ca:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800d9cc:	68fb      	ldr	r3, [r7, #12]
 800d9ce:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800d9d2:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800d9d4:	687b      	ldr	r3, [r7, #4]
 800d9d6:	2200      	movs	r2, #0
 800d9d8:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800d9da:	687b      	ldr	r3, [r7, #4]
 800d9dc:	681b      	ldr	r3, [r3, #0]
 800d9de:	68fa      	ldr	r2, [r7, #12]
 800d9e0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800d9e2:	687b      	ldr	r3, [r7, #4]
 800d9e4:	2220      	movs	r2, #32
 800d9e6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800d9ea:	687b      	ldr	r3, [r7, #4]
 800d9ec:	2200      	movs	r2, #0
 800d9ee:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800d9f2:	2300      	movs	r3, #0
}
 800d9f4:	4618      	mov	r0, r3
 800d9f6:	3710      	adds	r7, #16
 800d9f8:	46bd      	mov	sp, r7
 800d9fa:	bd80      	pop	{r7, pc}
 800d9fc:	40011000 	.word	0x40011000
 800da00:	40004400 	.word	0x40004400
 800da04:	40004800 	.word	0x40004800
 800da08:	40004c00 	.word	0x40004c00
 800da0c:	40005000 	.word	0x40005000
 800da10:	40011400 	.word	0x40011400
 800da14:	40007800 	.word	0x40007800
 800da18:	40007c00 	.word	0x40007c00
 800da1c:	0800e088 	.word	0x0800e088

0800da20 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800da20:	b580      	push	{r7, lr}
 800da22:	b084      	sub	sp, #16
 800da24:	af00      	add	r7, sp, #0
 800da26:	6078      	str	r0, [r7, #4]
 800da28:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
 800da2a:	687b      	ldr	r3, [r7, #4]
 800da2c:	681b      	ldr	r3, [r3, #0]
 800da2e:	4a40      	ldr	r2, [pc, #256]	@ (800db30 <HAL_UARTEx_SetTxFifoThreshold+0x110>)
 800da30:	4293      	cmp	r3, r2
 800da32:	d027      	beq.n	800da84 <HAL_UARTEx_SetTxFifoThreshold+0x64>
 800da34:	687b      	ldr	r3, [r7, #4]
 800da36:	681b      	ldr	r3, [r3, #0]
 800da38:	4a3e      	ldr	r2, [pc, #248]	@ (800db34 <HAL_UARTEx_SetTxFifoThreshold+0x114>)
 800da3a:	4293      	cmp	r3, r2
 800da3c:	d022      	beq.n	800da84 <HAL_UARTEx_SetTxFifoThreshold+0x64>
 800da3e:	687b      	ldr	r3, [r7, #4]
 800da40:	681b      	ldr	r3, [r3, #0]
 800da42:	4a3d      	ldr	r2, [pc, #244]	@ (800db38 <HAL_UARTEx_SetTxFifoThreshold+0x118>)
 800da44:	4293      	cmp	r3, r2
 800da46:	d01d      	beq.n	800da84 <HAL_UARTEx_SetTxFifoThreshold+0x64>
 800da48:	687b      	ldr	r3, [r7, #4]
 800da4a:	681b      	ldr	r3, [r3, #0]
 800da4c:	4a3b      	ldr	r2, [pc, #236]	@ (800db3c <HAL_UARTEx_SetTxFifoThreshold+0x11c>)
 800da4e:	4293      	cmp	r3, r2
 800da50:	d018      	beq.n	800da84 <HAL_UARTEx_SetTxFifoThreshold+0x64>
 800da52:	687b      	ldr	r3, [r7, #4]
 800da54:	681b      	ldr	r3, [r3, #0]
 800da56:	4a3a      	ldr	r2, [pc, #232]	@ (800db40 <HAL_UARTEx_SetTxFifoThreshold+0x120>)
 800da58:	4293      	cmp	r3, r2
 800da5a:	d013      	beq.n	800da84 <HAL_UARTEx_SetTxFifoThreshold+0x64>
 800da5c:	687b      	ldr	r3, [r7, #4]
 800da5e:	681b      	ldr	r3, [r3, #0]
 800da60:	4a38      	ldr	r2, [pc, #224]	@ (800db44 <HAL_UARTEx_SetTxFifoThreshold+0x124>)
 800da62:	4293      	cmp	r3, r2
 800da64:	d00e      	beq.n	800da84 <HAL_UARTEx_SetTxFifoThreshold+0x64>
 800da66:	687b      	ldr	r3, [r7, #4]
 800da68:	681b      	ldr	r3, [r3, #0]
 800da6a:	4a37      	ldr	r2, [pc, #220]	@ (800db48 <HAL_UARTEx_SetTxFifoThreshold+0x128>)
 800da6c:	4293      	cmp	r3, r2
 800da6e:	d009      	beq.n	800da84 <HAL_UARTEx_SetTxFifoThreshold+0x64>
 800da70:	687b      	ldr	r3, [r7, #4]
 800da72:	681b      	ldr	r3, [r3, #0]
 800da74:	4a35      	ldr	r2, [pc, #212]	@ (800db4c <HAL_UARTEx_SetTxFifoThreshold+0x12c>)
 800da76:	4293      	cmp	r3, r2
 800da78:	d004      	beq.n	800da84 <HAL_UARTEx_SetTxFifoThreshold+0x64>
 800da7a:	f44f 7119 	mov.w	r1, #612	@ 0x264
 800da7e:	4834      	ldr	r0, [pc, #208]	@ (800db50 <HAL_UARTEx_SetTxFifoThreshold+0x130>)
 800da80:	f7f3 fada 	bl	8001038 <assert_failed>
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));
 800da84:	683b      	ldr	r3, [r7, #0]
 800da86:	2b00      	cmp	r3, #0
 800da88:	d018      	beq.n	800dabc <HAL_UARTEx_SetTxFifoThreshold+0x9c>
 800da8a:	683b      	ldr	r3, [r7, #0]
 800da8c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800da90:	d014      	beq.n	800dabc <HAL_UARTEx_SetTxFifoThreshold+0x9c>
 800da92:	683b      	ldr	r3, [r7, #0]
 800da94:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800da98:	d010      	beq.n	800dabc <HAL_UARTEx_SetTxFifoThreshold+0x9c>
 800da9a:	683b      	ldr	r3, [r7, #0]
 800da9c:	f1b3 4fc0 	cmp.w	r3, #1610612736	@ 0x60000000
 800daa0:	d00c      	beq.n	800dabc <HAL_UARTEx_SetTxFifoThreshold+0x9c>
 800daa2:	683b      	ldr	r3, [r7, #0]
 800daa4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800daa8:	d008      	beq.n	800dabc <HAL_UARTEx_SetTxFifoThreshold+0x9c>
 800daaa:	683b      	ldr	r3, [r7, #0]
 800daac:	f1b3 4f20 	cmp.w	r3, #2684354560	@ 0xa0000000
 800dab0:	d004      	beq.n	800dabc <HAL_UARTEx_SetTxFifoThreshold+0x9c>
 800dab2:	f240 2165 	movw	r1, #613	@ 0x265
 800dab6:	4826      	ldr	r0, [pc, #152]	@ (800db50 <HAL_UARTEx_SetTxFifoThreshold+0x130>)
 800dab8:	f7f3 fabe 	bl	8001038 <assert_failed>

  /* Process Locked */
  __HAL_LOCK(huart);
 800dabc:	687b      	ldr	r3, [r7, #4]
 800dabe:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800dac2:	2b01      	cmp	r3, #1
 800dac4:	d101      	bne.n	800daca <HAL_UARTEx_SetTxFifoThreshold+0xaa>
 800dac6:	2302      	movs	r3, #2
 800dac8:	e02d      	b.n	800db26 <HAL_UARTEx_SetTxFifoThreshold+0x106>
 800daca:	687b      	ldr	r3, [r7, #4]
 800dacc:	2201      	movs	r2, #1
 800dace:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800dad2:	687b      	ldr	r3, [r7, #4]
 800dad4:	2224      	movs	r2, #36	@ 0x24
 800dad6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800dada:	687b      	ldr	r3, [r7, #4]
 800dadc:	681b      	ldr	r3, [r3, #0]
 800dade:	681b      	ldr	r3, [r3, #0]
 800dae0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800dae2:	687b      	ldr	r3, [r7, #4]
 800dae4:	681b      	ldr	r3, [r3, #0]
 800dae6:	681a      	ldr	r2, [r3, #0]
 800dae8:	687b      	ldr	r3, [r7, #4]
 800daea:	681b      	ldr	r3, [r3, #0]
 800daec:	f022 0201 	bic.w	r2, r2, #1
 800daf0:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800daf2:	687b      	ldr	r3, [r7, #4]
 800daf4:	681b      	ldr	r3, [r3, #0]
 800daf6:	689b      	ldr	r3, [r3, #8]
 800daf8:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800dafc:	687b      	ldr	r3, [r7, #4]
 800dafe:	681b      	ldr	r3, [r3, #0]
 800db00:	683a      	ldr	r2, [r7, #0]
 800db02:	430a      	orrs	r2, r1
 800db04:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800db06:	6878      	ldr	r0, [r7, #4]
 800db08:	f000 f8be 	bl	800dc88 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800db0c:	687b      	ldr	r3, [r7, #4]
 800db0e:	681b      	ldr	r3, [r3, #0]
 800db10:	68fa      	ldr	r2, [r7, #12]
 800db12:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800db14:	687b      	ldr	r3, [r7, #4]
 800db16:	2220      	movs	r2, #32
 800db18:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800db1c:	687b      	ldr	r3, [r7, #4]
 800db1e:	2200      	movs	r2, #0
 800db20:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800db24:	2300      	movs	r3, #0
}
 800db26:	4618      	mov	r0, r3
 800db28:	3710      	adds	r7, #16
 800db2a:	46bd      	mov	sp, r7
 800db2c:	bd80      	pop	{r7, pc}
 800db2e:	bf00      	nop
 800db30:	40011000 	.word	0x40011000
 800db34:	40004400 	.word	0x40004400
 800db38:	40004800 	.word	0x40004800
 800db3c:	40004c00 	.word	0x40004c00
 800db40:	40005000 	.word	0x40005000
 800db44:	40011400 	.word	0x40011400
 800db48:	40007800 	.word	0x40007800
 800db4c:	40007c00 	.word	0x40007c00
 800db50:	0800e088 	.word	0x0800e088

0800db54 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800db54:	b580      	push	{r7, lr}
 800db56:	b084      	sub	sp, #16
 800db58:	af00      	add	r7, sp, #0
 800db5a:	6078      	str	r0, [r7, #4]
 800db5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;

  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
 800db5e:	687b      	ldr	r3, [r7, #4]
 800db60:	681b      	ldr	r3, [r3, #0]
 800db62:	4a40      	ldr	r2, [pc, #256]	@ (800dc64 <HAL_UARTEx_SetRxFifoThreshold+0x110>)
 800db64:	4293      	cmp	r3, r2
 800db66:	d027      	beq.n	800dbb8 <HAL_UARTEx_SetRxFifoThreshold+0x64>
 800db68:	687b      	ldr	r3, [r7, #4]
 800db6a:	681b      	ldr	r3, [r3, #0]
 800db6c:	4a3e      	ldr	r2, [pc, #248]	@ (800dc68 <HAL_UARTEx_SetRxFifoThreshold+0x114>)
 800db6e:	4293      	cmp	r3, r2
 800db70:	d022      	beq.n	800dbb8 <HAL_UARTEx_SetRxFifoThreshold+0x64>
 800db72:	687b      	ldr	r3, [r7, #4]
 800db74:	681b      	ldr	r3, [r3, #0]
 800db76:	4a3d      	ldr	r2, [pc, #244]	@ (800dc6c <HAL_UARTEx_SetRxFifoThreshold+0x118>)
 800db78:	4293      	cmp	r3, r2
 800db7a:	d01d      	beq.n	800dbb8 <HAL_UARTEx_SetRxFifoThreshold+0x64>
 800db7c:	687b      	ldr	r3, [r7, #4]
 800db7e:	681b      	ldr	r3, [r3, #0]
 800db80:	4a3b      	ldr	r2, [pc, #236]	@ (800dc70 <HAL_UARTEx_SetRxFifoThreshold+0x11c>)
 800db82:	4293      	cmp	r3, r2
 800db84:	d018      	beq.n	800dbb8 <HAL_UARTEx_SetRxFifoThreshold+0x64>
 800db86:	687b      	ldr	r3, [r7, #4]
 800db88:	681b      	ldr	r3, [r3, #0]
 800db8a:	4a3a      	ldr	r2, [pc, #232]	@ (800dc74 <HAL_UARTEx_SetRxFifoThreshold+0x120>)
 800db8c:	4293      	cmp	r3, r2
 800db8e:	d013      	beq.n	800dbb8 <HAL_UARTEx_SetRxFifoThreshold+0x64>
 800db90:	687b      	ldr	r3, [r7, #4]
 800db92:	681b      	ldr	r3, [r3, #0]
 800db94:	4a38      	ldr	r2, [pc, #224]	@ (800dc78 <HAL_UARTEx_SetRxFifoThreshold+0x124>)
 800db96:	4293      	cmp	r3, r2
 800db98:	d00e      	beq.n	800dbb8 <HAL_UARTEx_SetRxFifoThreshold+0x64>
 800db9a:	687b      	ldr	r3, [r7, #4]
 800db9c:	681b      	ldr	r3, [r3, #0]
 800db9e:	4a37      	ldr	r2, [pc, #220]	@ (800dc7c <HAL_UARTEx_SetRxFifoThreshold+0x128>)
 800dba0:	4293      	cmp	r3, r2
 800dba2:	d009      	beq.n	800dbb8 <HAL_UARTEx_SetRxFifoThreshold+0x64>
 800dba4:	687b      	ldr	r3, [r7, #4]
 800dba6:	681b      	ldr	r3, [r3, #0]
 800dba8:	4a35      	ldr	r2, [pc, #212]	@ (800dc80 <HAL_UARTEx_SetRxFifoThreshold+0x12c>)
 800dbaa:	4293      	cmp	r3, r2
 800dbac:	d004      	beq.n	800dbb8 <HAL_UARTEx_SetRxFifoThreshold+0x64>
 800dbae:	f240 2195 	movw	r1, #661	@ 0x295
 800dbb2:	4834      	ldr	r0, [pc, #208]	@ (800dc84 <HAL_UARTEx_SetRxFifoThreshold+0x130>)
 800dbb4:	f7f3 fa40 	bl	8001038 <assert_failed>
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));
 800dbb8:	683b      	ldr	r3, [r7, #0]
 800dbba:	2b00      	cmp	r3, #0
 800dbbc:	d018      	beq.n	800dbf0 <HAL_UARTEx_SetRxFifoThreshold+0x9c>
 800dbbe:	683b      	ldr	r3, [r7, #0]
 800dbc0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800dbc4:	d014      	beq.n	800dbf0 <HAL_UARTEx_SetRxFifoThreshold+0x9c>
 800dbc6:	683b      	ldr	r3, [r7, #0]
 800dbc8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800dbcc:	d010      	beq.n	800dbf0 <HAL_UARTEx_SetRxFifoThreshold+0x9c>
 800dbce:	683b      	ldr	r3, [r7, #0]
 800dbd0:	f1b3 6fc0 	cmp.w	r3, #100663296	@ 0x6000000
 800dbd4:	d00c      	beq.n	800dbf0 <HAL_UARTEx_SetRxFifoThreshold+0x9c>
 800dbd6:	683b      	ldr	r3, [r7, #0]
 800dbd8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800dbdc:	d008      	beq.n	800dbf0 <HAL_UARTEx_SetRxFifoThreshold+0x9c>
 800dbde:	683b      	ldr	r3, [r7, #0]
 800dbe0:	f1b3 6f20 	cmp.w	r3, #167772160	@ 0xa000000
 800dbe4:	d004      	beq.n	800dbf0 <HAL_UARTEx_SetRxFifoThreshold+0x9c>
 800dbe6:	f240 2196 	movw	r1, #662	@ 0x296
 800dbea:	4826      	ldr	r0, [pc, #152]	@ (800dc84 <HAL_UARTEx_SetRxFifoThreshold+0x130>)
 800dbec:	f7f3 fa24 	bl	8001038 <assert_failed>

  /* Process Locked */
  __HAL_LOCK(huart);
 800dbf0:	687b      	ldr	r3, [r7, #4]
 800dbf2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800dbf6:	2b01      	cmp	r3, #1
 800dbf8:	d101      	bne.n	800dbfe <HAL_UARTEx_SetRxFifoThreshold+0xaa>
 800dbfa:	2302      	movs	r3, #2
 800dbfc:	e02d      	b.n	800dc5a <HAL_UARTEx_SetRxFifoThreshold+0x106>
 800dbfe:	687b      	ldr	r3, [r7, #4]
 800dc00:	2201      	movs	r2, #1
 800dc02:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800dc06:	687b      	ldr	r3, [r7, #4]
 800dc08:	2224      	movs	r2, #36	@ 0x24
 800dc0a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800dc0e:	687b      	ldr	r3, [r7, #4]
 800dc10:	681b      	ldr	r3, [r3, #0]
 800dc12:	681b      	ldr	r3, [r3, #0]
 800dc14:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800dc16:	687b      	ldr	r3, [r7, #4]
 800dc18:	681b      	ldr	r3, [r3, #0]
 800dc1a:	681a      	ldr	r2, [r3, #0]
 800dc1c:	687b      	ldr	r3, [r7, #4]
 800dc1e:	681b      	ldr	r3, [r3, #0]
 800dc20:	f022 0201 	bic.w	r2, r2, #1
 800dc24:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800dc26:	687b      	ldr	r3, [r7, #4]
 800dc28:	681b      	ldr	r3, [r3, #0]
 800dc2a:	689b      	ldr	r3, [r3, #8]
 800dc2c:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800dc30:	687b      	ldr	r3, [r7, #4]
 800dc32:	681b      	ldr	r3, [r3, #0]
 800dc34:	683a      	ldr	r2, [r7, #0]
 800dc36:	430a      	orrs	r2, r1
 800dc38:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800dc3a:	6878      	ldr	r0, [r7, #4]
 800dc3c:	f000 f824 	bl	800dc88 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800dc40:	687b      	ldr	r3, [r7, #4]
 800dc42:	681b      	ldr	r3, [r3, #0]
 800dc44:	68fa      	ldr	r2, [r7, #12]
 800dc46:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800dc48:	687b      	ldr	r3, [r7, #4]
 800dc4a:	2220      	movs	r2, #32
 800dc4c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800dc50:	687b      	ldr	r3, [r7, #4]
 800dc52:	2200      	movs	r2, #0
 800dc54:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800dc58:	2300      	movs	r3, #0
}
 800dc5a:	4618      	mov	r0, r3
 800dc5c:	3710      	adds	r7, #16
 800dc5e:	46bd      	mov	sp, r7
 800dc60:	bd80      	pop	{r7, pc}
 800dc62:	bf00      	nop
 800dc64:	40011000 	.word	0x40011000
 800dc68:	40004400 	.word	0x40004400
 800dc6c:	40004800 	.word	0x40004800
 800dc70:	40004c00 	.word	0x40004c00
 800dc74:	40005000 	.word	0x40005000
 800dc78:	40011400 	.word	0x40011400
 800dc7c:	40007800 	.word	0x40007800
 800dc80:	40007c00 	.word	0x40007c00
 800dc84:	0800e088 	.word	0x0800e088

0800dc88 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800dc88:	b480      	push	{r7}
 800dc8a:	b085      	sub	sp, #20
 800dc8c:	af00      	add	r7, sp, #0
 800dc8e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800dc90:	687b      	ldr	r3, [r7, #4]
 800dc92:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800dc94:	2b00      	cmp	r3, #0
 800dc96:	d108      	bne.n	800dcaa <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800dc98:	687b      	ldr	r3, [r7, #4]
 800dc9a:	2201      	movs	r2, #1
 800dc9c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800dca0:	687b      	ldr	r3, [r7, #4]
 800dca2:	2201      	movs	r2, #1
 800dca4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800dca8:	e031      	b.n	800dd0e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800dcaa:	2310      	movs	r3, #16
 800dcac:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800dcae:	2310      	movs	r3, #16
 800dcb0:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800dcb2:	687b      	ldr	r3, [r7, #4]
 800dcb4:	681b      	ldr	r3, [r3, #0]
 800dcb6:	689b      	ldr	r3, [r3, #8]
 800dcb8:	0e5b      	lsrs	r3, r3, #25
 800dcba:	b2db      	uxtb	r3, r3
 800dcbc:	f003 0307 	and.w	r3, r3, #7
 800dcc0:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800dcc2:	687b      	ldr	r3, [r7, #4]
 800dcc4:	681b      	ldr	r3, [r3, #0]
 800dcc6:	689b      	ldr	r3, [r3, #8]
 800dcc8:	0f5b      	lsrs	r3, r3, #29
 800dcca:	b2db      	uxtb	r3, r3
 800dccc:	f003 0307 	and.w	r3, r3, #7
 800dcd0:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800dcd2:	7bbb      	ldrb	r3, [r7, #14]
 800dcd4:	7b3a      	ldrb	r2, [r7, #12]
 800dcd6:	4911      	ldr	r1, [pc, #68]	@ (800dd1c <UARTEx_SetNbDataToProcess+0x94>)
 800dcd8:	5c8a      	ldrb	r2, [r1, r2]
 800dcda:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800dcde:	7b3a      	ldrb	r2, [r7, #12]
 800dce0:	490f      	ldr	r1, [pc, #60]	@ (800dd20 <UARTEx_SetNbDataToProcess+0x98>)
 800dce2:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800dce4:	fb93 f3f2 	sdiv	r3, r3, r2
 800dce8:	b29a      	uxth	r2, r3
 800dcea:	687b      	ldr	r3, [r7, #4]
 800dcec:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800dcf0:	7bfb      	ldrb	r3, [r7, #15]
 800dcf2:	7b7a      	ldrb	r2, [r7, #13]
 800dcf4:	4909      	ldr	r1, [pc, #36]	@ (800dd1c <UARTEx_SetNbDataToProcess+0x94>)
 800dcf6:	5c8a      	ldrb	r2, [r1, r2]
 800dcf8:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800dcfc:	7b7a      	ldrb	r2, [r7, #13]
 800dcfe:	4908      	ldr	r1, [pc, #32]	@ (800dd20 <UARTEx_SetNbDataToProcess+0x98>)
 800dd00:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800dd02:	fb93 f3f2 	sdiv	r3, r3, r2
 800dd06:	b29a      	uxth	r2, r3
 800dd08:	687b      	ldr	r3, [r7, #4]
 800dd0a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800dd0e:	bf00      	nop
 800dd10:	3714      	adds	r7, #20
 800dd12:	46bd      	mov	sp, r7
 800dd14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd18:	4770      	bx	lr
 800dd1a:	bf00      	nop
 800dd1c:	0800e0f4 	.word	0x0800e0f4
 800dd20:	0800e0fc 	.word	0x0800e0fc

0800dd24 <memset>:
 800dd24:	4402      	add	r2, r0
 800dd26:	4603      	mov	r3, r0
 800dd28:	4293      	cmp	r3, r2
 800dd2a:	d100      	bne.n	800dd2e <memset+0xa>
 800dd2c:	4770      	bx	lr
 800dd2e:	f803 1b01 	strb.w	r1, [r3], #1
 800dd32:	e7f9      	b.n	800dd28 <memset+0x4>

0800dd34 <__libc_init_array>:
 800dd34:	b570      	push	{r4, r5, r6, lr}
 800dd36:	4d0d      	ldr	r5, [pc, #52]	@ (800dd6c <__libc_init_array+0x38>)
 800dd38:	4c0d      	ldr	r4, [pc, #52]	@ (800dd70 <__libc_init_array+0x3c>)
 800dd3a:	1b64      	subs	r4, r4, r5
 800dd3c:	10a4      	asrs	r4, r4, #2
 800dd3e:	2600      	movs	r6, #0
 800dd40:	42a6      	cmp	r6, r4
 800dd42:	d109      	bne.n	800dd58 <__libc_init_array+0x24>
 800dd44:	4d0b      	ldr	r5, [pc, #44]	@ (800dd74 <__libc_init_array+0x40>)
 800dd46:	4c0c      	ldr	r4, [pc, #48]	@ (800dd78 <__libc_init_array+0x44>)
 800dd48:	f000 f818 	bl	800dd7c <_init>
 800dd4c:	1b64      	subs	r4, r4, r5
 800dd4e:	10a4      	asrs	r4, r4, #2
 800dd50:	2600      	movs	r6, #0
 800dd52:	42a6      	cmp	r6, r4
 800dd54:	d105      	bne.n	800dd62 <__libc_init_array+0x2e>
 800dd56:	bd70      	pop	{r4, r5, r6, pc}
 800dd58:	f855 3b04 	ldr.w	r3, [r5], #4
 800dd5c:	4798      	blx	r3
 800dd5e:	3601      	adds	r6, #1
 800dd60:	e7ee      	b.n	800dd40 <__libc_init_array+0xc>
 800dd62:	f855 3b04 	ldr.w	r3, [r5], #4
 800dd66:	4798      	blx	r3
 800dd68:	3601      	adds	r6, #1
 800dd6a:	e7f2      	b.n	800dd52 <__libc_init_array+0x1e>
 800dd6c:	0800e10c 	.word	0x0800e10c
 800dd70:	0800e10c 	.word	0x0800e10c
 800dd74:	0800e10c 	.word	0x0800e10c
 800dd78:	0800e110 	.word	0x0800e110

0800dd7c <_init>:
 800dd7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dd7e:	bf00      	nop
 800dd80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dd82:	bc08      	pop	{r3}
 800dd84:	469e      	mov	lr, r3
 800dd86:	4770      	bx	lr

0800dd88 <_fini>:
 800dd88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dd8a:	bf00      	nop
 800dd8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dd8e:	bc08      	pop	{r3}
 800dd90:	469e      	mov	lr, r3
 800dd92:	4770      	bx	lr
