// Seed: 1363061478
module module_0 (
    input  wand id_0,
    input  wire id_1,
    output wand id_2
    , id_6,
    input  tri  id_3,
    input  tri1 id_4
);
  wire id_7;
  wire id_8;
  module_2(
      id_8, id_6, id_6, id_6
  );
  assign id_2 = 1;
  supply1 id_9 = 1 - id_3;
endmodule
module module_1 (
    output wand  id_0,
    input  tri0  id_1,
    input  uwire id_2,
    output tri0  id_3,
    input  wand  id_4
);
  wire id_6;
  module_0(
      id_2, id_4, id_0, id_1, id_2
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  supply1 id_5;
  tri id_6;
  wire id_7;
  always @(*) id_6 = id_5 == 1;
  wire id_8;
endmodule
