// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.4
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

#ifndef _fire2_combine_HH_
#define _fire2_combine_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct fire2_combine : public sc_module {
    // Port declarations 647
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<32> > matrix_e1x1_stream_o_0_V;
    sc_in< sc_lv<32> > matrix_e1x1_stream_o_1_V;
    sc_in< sc_lv<32> > matrix_e1x1_stream_o_2_V;
    sc_in< sc_lv<32> > matrix_e1x1_stream_o_3_V;
    sc_in< sc_lv<32> > matrix_e1x1_stream_o_4_V;
    sc_in< sc_lv<32> > matrix_e1x1_stream_o_5_V;
    sc_in< sc_lv<32> > matrix_e1x1_stream_o_6_V;
    sc_in< sc_lv<32> > matrix_e1x1_stream_o_7_V;
    sc_in< sc_lv<32> > matrix_e1x1_stream_o_8_V;
    sc_in< sc_lv<32> > matrix_e1x1_stream_o_9_V;
    sc_in< sc_lv<32> > matrix_e1x1_stream_o_10_V;
    sc_in< sc_lv<32> > matrix_e1x1_stream_o_11_V;
    sc_in< sc_lv<32> > matrix_e1x1_stream_o_12_V;
    sc_in< sc_lv<32> > matrix_e1x1_stream_o_13_V;
    sc_in< sc_lv<32> > matrix_e1x1_stream_o_14_V;
    sc_in< sc_lv<32> > matrix_e1x1_stream_o_15_V;
    sc_in< sc_lv<32> > matrix_e1x1_stream_o_16_V;
    sc_in< sc_lv<32> > matrix_e1x1_stream_o_17_V;
    sc_in< sc_lv<32> > matrix_e1x1_stream_o_18_V;
    sc_in< sc_lv<32> > matrix_e1x1_stream_o_19_V;
    sc_in< sc_lv<32> > matrix_e1x1_stream_o_20_V;
    sc_in< sc_lv<32> > matrix_e1x1_stream_o_21_V;
    sc_in< sc_lv<32> > matrix_e1x1_stream_o_22_V;
    sc_in< sc_lv<32> > matrix_e1x1_stream_o_23_V;
    sc_in< sc_lv<32> > matrix_e1x1_stream_o_24_V;
    sc_in< sc_lv<32> > matrix_e1x1_stream_o_25_V;
    sc_in< sc_lv<32> > matrix_e1x1_stream_o_26_V;
    sc_in< sc_lv<32> > matrix_e1x1_stream_o_27_V;
    sc_in< sc_lv<32> > matrix_e1x1_stream_o_28_V;
    sc_in< sc_lv<32> > matrix_e1x1_stream_o_29_V;
    sc_in< sc_lv<32> > matrix_e1x1_stream_o_30_V;
    sc_in< sc_lv<32> > matrix_e1x1_stream_o_31_V;
    sc_in< sc_lv<32> > matrix_e1x1_stream_o_32_V;
    sc_in< sc_lv<32> > matrix_e1x1_stream_o_33_V;
    sc_in< sc_lv<32> > matrix_e1x1_stream_o_34_V;
    sc_in< sc_lv<32> > matrix_e1x1_stream_o_35_V;
    sc_in< sc_lv<32> > matrix_e1x1_stream_o_36_V;
    sc_in< sc_lv<32> > matrix_e1x1_stream_o_37_V;
    sc_in< sc_lv<32> > matrix_e1x1_stream_o_38_V;
    sc_in< sc_lv<32> > matrix_e1x1_stream_o_39_V;
    sc_in< sc_lv<32> > matrix_e1x1_stream_o_40_V;
    sc_in< sc_lv<32> > matrix_e1x1_stream_o_41_V;
    sc_in< sc_lv<32> > matrix_e1x1_stream_o_42_V;
    sc_in< sc_lv<32> > matrix_e1x1_stream_o_43_V;
    sc_in< sc_lv<32> > matrix_e1x1_stream_o_44_V;
    sc_in< sc_lv<32> > matrix_e1x1_stream_o_45_V;
    sc_in< sc_lv<32> > matrix_e1x1_stream_o_46_V;
    sc_in< sc_lv<32> > matrix_e1x1_stream_o_47_V;
    sc_in< sc_lv<32> > matrix_e1x1_stream_o_48_V;
    sc_in< sc_lv<32> > matrix_e1x1_stream_o_49_V;
    sc_in< sc_lv<32> > matrix_e1x1_stream_o_50_V;
    sc_in< sc_lv<32> > matrix_e1x1_stream_o_51_V;
    sc_in< sc_lv<32> > matrix_e1x1_stream_o_52_V;
    sc_in< sc_lv<32> > matrix_e1x1_stream_o_53_V;
    sc_in< sc_lv<32> > matrix_e1x1_stream_o_54_V;
    sc_in< sc_lv<32> > matrix_e1x1_stream_o_55_V;
    sc_in< sc_lv<32> > matrix_e1x1_stream_o_56_V;
    sc_in< sc_lv<32> > matrix_e1x1_stream_o_57_V;
    sc_in< sc_lv<32> > matrix_e1x1_stream_o_58_V;
    sc_in< sc_lv<32> > matrix_e1x1_stream_o_59_V;
    sc_in< sc_lv<32> > matrix_e1x1_stream_o_60_V;
    sc_in< sc_lv<32> > matrix_e1x1_stream_o_61_V;
    sc_in< sc_lv<32> > matrix_e1x1_stream_o_62_V;
    sc_in< sc_lv<32> > matrix_e1x1_stream_o_63_V;
    sc_in< sc_lv<32> > matrix_e3x3_stream_o_0_V_dout;
    sc_in< sc_logic > matrix_e3x3_stream_o_0_V_empty_n;
    sc_out< sc_logic > matrix_e3x3_stream_o_0_V_read;
    sc_in< sc_lv<32> > matrix_e3x3_stream_o_1_V_dout;
    sc_in< sc_logic > matrix_e3x3_stream_o_1_V_empty_n;
    sc_out< sc_logic > matrix_e3x3_stream_o_1_V_read;
    sc_in< sc_lv<32> > matrix_e3x3_stream_o_2_V_dout;
    sc_in< sc_logic > matrix_e3x3_stream_o_2_V_empty_n;
    sc_out< sc_logic > matrix_e3x3_stream_o_2_V_read;
    sc_in< sc_lv<32> > matrix_e3x3_stream_o_3_V_dout;
    sc_in< sc_logic > matrix_e3x3_stream_o_3_V_empty_n;
    sc_out< sc_logic > matrix_e3x3_stream_o_3_V_read;
    sc_in< sc_lv<32> > matrix_e3x3_stream_o_4_V_dout;
    sc_in< sc_logic > matrix_e3x3_stream_o_4_V_empty_n;
    sc_out< sc_logic > matrix_e3x3_stream_o_4_V_read;
    sc_in< sc_lv<32> > matrix_e3x3_stream_o_5_V_dout;
    sc_in< sc_logic > matrix_e3x3_stream_o_5_V_empty_n;
    sc_out< sc_logic > matrix_e3x3_stream_o_5_V_read;
    sc_in< sc_lv<32> > matrix_e3x3_stream_o_6_V_dout;
    sc_in< sc_logic > matrix_e3x3_stream_o_6_V_empty_n;
    sc_out< sc_logic > matrix_e3x3_stream_o_6_V_read;
    sc_in< sc_lv<32> > matrix_e3x3_stream_o_7_V_dout;
    sc_in< sc_logic > matrix_e3x3_stream_o_7_V_empty_n;
    sc_out< sc_logic > matrix_e3x3_stream_o_7_V_read;
    sc_in< sc_lv<32> > matrix_e3x3_stream_o_8_V_dout;
    sc_in< sc_logic > matrix_e3x3_stream_o_8_V_empty_n;
    sc_out< sc_logic > matrix_e3x3_stream_o_8_V_read;
    sc_in< sc_lv<32> > matrix_e3x3_stream_o_9_V_dout;
    sc_in< sc_logic > matrix_e3x3_stream_o_9_V_empty_n;
    sc_out< sc_logic > matrix_e3x3_stream_o_9_V_read;
    sc_in< sc_lv<32> > matrix_e3x3_stream_o_10_V_dout;
    sc_in< sc_logic > matrix_e3x3_stream_o_10_V_empty_n;
    sc_out< sc_logic > matrix_e3x3_stream_o_10_V_read;
    sc_in< sc_lv<32> > matrix_e3x3_stream_o_11_V_dout;
    sc_in< sc_logic > matrix_e3x3_stream_o_11_V_empty_n;
    sc_out< sc_logic > matrix_e3x3_stream_o_11_V_read;
    sc_in< sc_lv<32> > matrix_e3x3_stream_o_12_V_dout;
    sc_in< sc_logic > matrix_e3x3_stream_o_12_V_empty_n;
    sc_out< sc_logic > matrix_e3x3_stream_o_12_V_read;
    sc_in< sc_lv<32> > matrix_e3x3_stream_o_13_V_dout;
    sc_in< sc_logic > matrix_e3x3_stream_o_13_V_empty_n;
    sc_out< sc_logic > matrix_e3x3_stream_o_13_V_read;
    sc_in< sc_lv<32> > matrix_e3x3_stream_o_14_V_dout;
    sc_in< sc_logic > matrix_e3x3_stream_o_14_V_empty_n;
    sc_out< sc_logic > matrix_e3x3_stream_o_14_V_read;
    sc_in< sc_lv<32> > matrix_e3x3_stream_o_15_V_dout;
    sc_in< sc_logic > matrix_e3x3_stream_o_15_V_empty_n;
    sc_out< sc_logic > matrix_e3x3_stream_o_15_V_read;
    sc_in< sc_lv<32> > matrix_e3x3_stream_o_16_V_dout;
    sc_in< sc_logic > matrix_e3x3_stream_o_16_V_empty_n;
    sc_out< sc_logic > matrix_e3x3_stream_o_16_V_read;
    sc_in< sc_lv<32> > matrix_e3x3_stream_o_17_V_dout;
    sc_in< sc_logic > matrix_e3x3_stream_o_17_V_empty_n;
    sc_out< sc_logic > matrix_e3x3_stream_o_17_V_read;
    sc_in< sc_lv<32> > matrix_e3x3_stream_o_18_V_dout;
    sc_in< sc_logic > matrix_e3x3_stream_o_18_V_empty_n;
    sc_out< sc_logic > matrix_e3x3_stream_o_18_V_read;
    sc_in< sc_lv<32> > matrix_e3x3_stream_o_19_V_dout;
    sc_in< sc_logic > matrix_e3x3_stream_o_19_V_empty_n;
    sc_out< sc_logic > matrix_e3x3_stream_o_19_V_read;
    sc_in< sc_lv<32> > matrix_e3x3_stream_o_20_V_dout;
    sc_in< sc_logic > matrix_e3x3_stream_o_20_V_empty_n;
    sc_out< sc_logic > matrix_e3x3_stream_o_20_V_read;
    sc_in< sc_lv<32> > matrix_e3x3_stream_o_21_V_dout;
    sc_in< sc_logic > matrix_e3x3_stream_o_21_V_empty_n;
    sc_out< sc_logic > matrix_e3x3_stream_o_21_V_read;
    sc_in< sc_lv<32> > matrix_e3x3_stream_o_22_V_dout;
    sc_in< sc_logic > matrix_e3x3_stream_o_22_V_empty_n;
    sc_out< sc_logic > matrix_e3x3_stream_o_22_V_read;
    sc_in< sc_lv<32> > matrix_e3x3_stream_o_23_V_dout;
    sc_in< sc_logic > matrix_e3x3_stream_o_23_V_empty_n;
    sc_out< sc_logic > matrix_e3x3_stream_o_23_V_read;
    sc_in< sc_lv<32> > matrix_e3x3_stream_o_24_V_dout;
    sc_in< sc_logic > matrix_e3x3_stream_o_24_V_empty_n;
    sc_out< sc_logic > matrix_e3x3_stream_o_24_V_read;
    sc_in< sc_lv<32> > matrix_e3x3_stream_o_25_V_dout;
    sc_in< sc_logic > matrix_e3x3_stream_o_25_V_empty_n;
    sc_out< sc_logic > matrix_e3x3_stream_o_25_V_read;
    sc_in< sc_lv<32> > matrix_e3x3_stream_o_26_V_dout;
    sc_in< sc_logic > matrix_e3x3_stream_o_26_V_empty_n;
    sc_out< sc_logic > matrix_e3x3_stream_o_26_V_read;
    sc_in< sc_lv<32> > matrix_e3x3_stream_o_27_V_dout;
    sc_in< sc_logic > matrix_e3x3_stream_o_27_V_empty_n;
    sc_out< sc_logic > matrix_e3x3_stream_o_27_V_read;
    sc_in< sc_lv<32> > matrix_e3x3_stream_o_28_V_dout;
    sc_in< sc_logic > matrix_e3x3_stream_o_28_V_empty_n;
    sc_out< sc_logic > matrix_e3x3_stream_o_28_V_read;
    sc_in< sc_lv<32> > matrix_e3x3_stream_o_29_V_dout;
    sc_in< sc_logic > matrix_e3x3_stream_o_29_V_empty_n;
    sc_out< sc_logic > matrix_e3x3_stream_o_29_V_read;
    sc_in< sc_lv<32> > matrix_e3x3_stream_o_30_V_dout;
    sc_in< sc_logic > matrix_e3x3_stream_o_30_V_empty_n;
    sc_out< sc_logic > matrix_e3x3_stream_o_30_V_read;
    sc_in< sc_lv<32> > matrix_e3x3_stream_o_31_V_dout;
    sc_in< sc_logic > matrix_e3x3_stream_o_31_V_empty_n;
    sc_out< sc_logic > matrix_e3x3_stream_o_31_V_read;
    sc_in< sc_lv<32> > matrix_e3x3_stream_o_32_V_dout;
    sc_in< sc_logic > matrix_e3x3_stream_o_32_V_empty_n;
    sc_out< sc_logic > matrix_e3x3_stream_o_32_V_read;
    sc_in< sc_lv<32> > matrix_e3x3_stream_o_33_V_dout;
    sc_in< sc_logic > matrix_e3x3_stream_o_33_V_empty_n;
    sc_out< sc_logic > matrix_e3x3_stream_o_33_V_read;
    sc_in< sc_lv<32> > matrix_e3x3_stream_o_34_V_dout;
    sc_in< sc_logic > matrix_e3x3_stream_o_34_V_empty_n;
    sc_out< sc_logic > matrix_e3x3_stream_o_34_V_read;
    sc_in< sc_lv<32> > matrix_e3x3_stream_o_35_V_dout;
    sc_in< sc_logic > matrix_e3x3_stream_o_35_V_empty_n;
    sc_out< sc_logic > matrix_e3x3_stream_o_35_V_read;
    sc_in< sc_lv<32> > matrix_e3x3_stream_o_36_V_dout;
    sc_in< sc_logic > matrix_e3x3_stream_o_36_V_empty_n;
    sc_out< sc_logic > matrix_e3x3_stream_o_36_V_read;
    sc_in< sc_lv<32> > matrix_e3x3_stream_o_37_V_dout;
    sc_in< sc_logic > matrix_e3x3_stream_o_37_V_empty_n;
    sc_out< sc_logic > matrix_e3x3_stream_o_37_V_read;
    sc_in< sc_lv<32> > matrix_e3x3_stream_o_38_V_dout;
    sc_in< sc_logic > matrix_e3x3_stream_o_38_V_empty_n;
    sc_out< sc_logic > matrix_e3x3_stream_o_38_V_read;
    sc_in< sc_lv<32> > matrix_e3x3_stream_o_39_V_dout;
    sc_in< sc_logic > matrix_e3x3_stream_o_39_V_empty_n;
    sc_out< sc_logic > matrix_e3x3_stream_o_39_V_read;
    sc_in< sc_lv<32> > matrix_e3x3_stream_o_40_V_dout;
    sc_in< sc_logic > matrix_e3x3_stream_o_40_V_empty_n;
    sc_out< sc_logic > matrix_e3x3_stream_o_40_V_read;
    sc_in< sc_lv<32> > matrix_e3x3_stream_o_41_V_dout;
    sc_in< sc_logic > matrix_e3x3_stream_o_41_V_empty_n;
    sc_out< sc_logic > matrix_e3x3_stream_o_41_V_read;
    sc_in< sc_lv<32> > matrix_e3x3_stream_o_42_V_dout;
    sc_in< sc_logic > matrix_e3x3_stream_o_42_V_empty_n;
    sc_out< sc_logic > matrix_e3x3_stream_o_42_V_read;
    sc_in< sc_lv<32> > matrix_e3x3_stream_o_43_V_dout;
    sc_in< sc_logic > matrix_e3x3_stream_o_43_V_empty_n;
    sc_out< sc_logic > matrix_e3x3_stream_o_43_V_read;
    sc_in< sc_lv<32> > matrix_e3x3_stream_o_44_V_dout;
    sc_in< sc_logic > matrix_e3x3_stream_o_44_V_empty_n;
    sc_out< sc_logic > matrix_e3x3_stream_o_44_V_read;
    sc_in< sc_lv<32> > matrix_e3x3_stream_o_45_V_dout;
    sc_in< sc_logic > matrix_e3x3_stream_o_45_V_empty_n;
    sc_out< sc_logic > matrix_e3x3_stream_o_45_V_read;
    sc_in< sc_lv<32> > matrix_e3x3_stream_o_46_V_dout;
    sc_in< sc_logic > matrix_e3x3_stream_o_46_V_empty_n;
    sc_out< sc_logic > matrix_e3x3_stream_o_46_V_read;
    sc_in< sc_lv<32> > matrix_e3x3_stream_o_47_V_dout;
    sc_in< sc_logic > matrix_e3x3_stream_o_47_V_empty_n;
    sc_out< sc_logic > matrix_e3x3_stream_o_47_V_read;
    sc_in< sc_lv<32> > matrix_e3x3_stream_o_48_V_dout;
    sc_in< sc_logic > matrix_e3x3_stream_o_48_V_empty_n;
    sc_out< sc_logic > matrix_e3x3_stream_o_48_V_read;
    sc_in< sc_lv<32> > matrix_e3x3_stream_o_49_V_dout;
    sc_in< sc_logic > matrix_e3x3_stream_o_49_V_empty_n;
    sc_out< sc_logic > matrix_e3x3_stream_o_49_V_read;
    sc_in< sc_lv<32> > matrix_e3x3_stream_o_50_V_dout;
    sc_in< sc_logic > matrix_e3x3_stream_o_50_V_empty_n;
    sc_out< sc_logic > matrix_e3x3_stream_o_50_V_read;
    sc_in< sc_lv<32> > matrix_e3x3_stream_o_51_V_dout;
    sc_in< sc_logic > matrix_e3x3_stream_o_51_V_empty_n;
    sc_out< sc_logic > matrix_e3x3_stream_o_51_V_read;
    sc_in< sc_lv<32> > matrix_e3x3_stream_o_52_V_dout;
    sc_in< sc_logic > matrix_e3x3_stream_o_52_V_empty_n;
    sc_out< sc_logic > matrix_e3x3_stream_o_52_V_read;
    sc_in< sc_lv<32> > matrix_e3x3_stream_o_53_V_dout;
    sc_in< sc_logic > matrix_e3x3_stream_o_53_V_empty_n;
    sc_out< sc_logic > matrix_e3x3_stream_o_53_V_read;
    sc_in< sc_lv<32> > matrix_e3x3_stream_o_54_V_dout;
    sc_in< sc_logic > matrix_e3x3_stream_o_54_V_empty_n;
    sc_out< sc_logic > matrix_e3x3_stream_o_54_V_read;
    sc_in< sc_lv<32> > matrix_e3x3_stream_o_55_V_dout;
    sc_in< sc_logic > matrix_e3x3_stream_o_55_V_empty_n;
    sc_out< sc_logic > matrix_e3x3_stream_o_55_V_read;
    sc_in< sc_lv<32> > matrix_e3x3_stream_o_56_V_dout;
    sc_in< sc_logic > matrix_e3x3_stream_o_56_V_empty_n;
    sc_out< sc_logic > matrix_e3x3_stream_o_56_V_read;
    sc_in< sc_lv<32> > matrix_e3x3_stream_o_57_V_dout;
    sc_in< sc_logic > matrix_e3x3_stream_o_57_V_empty_n;
    sc_out< sc_logic > matrix_e3x3_stream_o_57_V_read;
    sc_in< sc_lv<32> > matrix_e3x3_stream_o_58_V_dout;
    sc_in< sc_logic > matrix_e3x3_stream_o_58_V_empty_n;
    sc_out< sc_logic > matrix_e3x3_stream_o_58_V_read;
    sc_in< sc_lv<32> > matrix_e3x3_stream_o_59_V_dout;
    sc_in< sc_logic > matrix_e3x3_stream_o_59_V_empty_n;
    sc_out< sc_logic > matrix_e3x3_stream_o_59_V_read;
    sc_in< sc_lv<32> > matrix_e3x3_stream_o_60_V_dout;
    sc_in< sc_logic > matrix_e3x3_stream_o_60_V_empty_n;
    sc_out< sc_logic > matrix_e3x3_stream_o_60_V_read;
    sc_in< sc_lv<32> > matrix_e3x3_stream_o_61_V_dout;
    sc_in< sc_logic > matrix_e3x3_stream_o_61_V_empty_n;
    sc_out< sc_logic > matrix_e3x3_stream_o_61_V_read;
    sc_in< sc_lv<32> > matrix_e3x3_stream_o_62_V_dout;
    sc_in< sc_logic > matrix_e3x3_stream_o_62_V_empty_n;
    sc_out< sc_logic > matrix_e3x3_stream_o_62_V_read;
    sc_in< sc_lv<32> > matrix_e3x3_stream_o_63_V_dout;
    sc_in< sc_logic > matrix_e3x3_stream_o_63_V_empty_n;
    sc_out< sc_logic > matrix_e3x3_stream_o_63_V_read;
    sc_out< sc_lv<32> > matrix_o_0_V_din;
    sc_in< sc_logic > matrix_o_0_V_full_n;
    sc_out< sc_logic > matrix_o_0_V_write;
    sc_out< sc_lv<32> > matrix_o_1_V_din;
    sc_in< sc_logic > matrix_o_1_V_full_n;
    sc_out< sc_logic > matrix_o_1_V_write;
    sc_out< sc_lv<32> > matrix_o_2_V_din;
    sc_in< sc_logic > matrix_o_2_V_full_n;
    sc_out< sc_logic > matrix_o_2_V_write;
    sc_out< sc_lv<32> > matrix_o_3_V_din;
    sc_in< sc_logic > matrix_o_3_V_full_n;
    sc_out< sc_logic > matrix_o_3_V_write;
    sc_out< sc_lv<32> > matrix_o_4_V_din;
    sc_in< sc_logic > matrix_o_4_V_full_n;
    sc_out< sc_logic > matrix_o_4_V_write;
    sc_out< sc_lv<32> > matrix_o_5_V_din;
    sc_in< sc_logic > matrix_o_5_V_full_n;
    sc_out< sc_logic > matrix_o_5_V_write;
    sc_out< sc_lv<32> > matrix_o_6_V_din;
    sc_in< sc_logic > matrix_o_6_V_full_n;
    sc_out< sc_logic > matrix_o_6_V_write;
    sc_out< sc_lv<32> > matrix_o_7_V_din;
    sc_in< sc_logic > matrix_o_7_V_full_n;
    sc_out< sc_logic > matrix_o_7_V_write;
    sc_out< sc_lv<32> > matrix_o_8_V_din;
    sc_in< sc_logic > matrix_o_8_V_full_n;
    sc_out< sc_logic > matrix_o_8_V_write;
    sc_out< sc_lv<32> > matrix_o_9_V_din;
    sc_in< sc_logic > matrix_o_9_V_full_n;
    sc_out< sc_logic > matrix_o_9_V_write;
    sc_out< sc_lv<32> > matrix_o_10_V_din;
    sc_in< sc_logic > matrix_o_10_V_full_n;
    sc_out< sc_logic > matrix_o_10_V_write;
    sc_out< sc_lv<32> > matrix_o_11_V_din;
    sc_in< sc_logic > matrix_o_11_V_full_n;
    sc_out< sc_logic > matrix_o_11_V_write;
    sc_out< sc_lv<32> > matrix_o_12_V_din;
    sc_in< sc_logic > matrix_o_12_V_full_n;
    sc_out< sc_logic > matrix_o_12_V_write;
    sc_out< sc_lv<32> > matrix_o_13_V_din;
    sc_in< sc_logic > matrix_o_13_V_full_n;
    sc_out< sc_logic > matrix_o_13_V_write;
    sc_out< sc_lv<32> > matrix_o_14_V_din;
    sc_in< sc_logic > matrix_o_14_V_full_n;
    sc_out< sc_logic > matrix_o_14_V_write;
    sc_out< sc_lv<32> > matrix_o_15_V_din;
    sc_in< sc_logic > matrix_o_15_V_full_n;
    sc_out< sc_logic > matrix_o_15_V_write;
    sc_out< sc_lv<32> > matrix_o_16_V_din;
    sc_in< sc_logic > matrix_o_16_V_full_n;
    sc_out< sc_logic > matrix_o_16_V_write;
    sc_out< sc_lv<32> > matrix_o_17_V_din;
    sc_in< sc_logic > matrix_o_17_V_full_n;
    sc_out< sc_logic > matrix_o_17_V_write;
    sc_out< sc_lv<32> > matrix_o_18_V_din;
    sc_in< sc_logic > matrix_o_18_V_full_n;
    sc_out< sc_logic > matrix_o_18_V_write;
    sc_out< sc_lv<32> > matrix_o_19_V_din;
    sc_in< sc_logic > matrix_o_19_V_full_n;
    sc_out< sc_logic > matrix_o_19_V_write;
    sc_out< sc_lv<32> > matrix_o_20_V_din;
    sc_in< sc_logic > matrix_o_20_V_full_n;
    sc_out< sc_logic > matrix_o_20_V_write;
    sc_out< sc_lv<32> > matrix_o_21_V_din;
    sc_in< sc_logic > matrix_o_21_V_full_n;
    sc_out< sc_logic > matrix_o_21_V_write;
    sc_out< sc_lv<32> > matrix_o_22_V_din;
    sc_in< sc_logic > matrix_o_22_V_full_n;
    sc_out< sc_logic > matrix_o_22_V_write;
    sc_out< sc_lv<32> > matrix_o_23_V_din;
    sc_in< sc_logic > matrix_o_23_V_full_n;
    sc_out< sc_logic > matrix_o_23_V_write;
    sc_out< sc_lv<32> > matrix_o_24_V_din;
    sc_in< sc_logic > matrix_o_24_V_full_n;
    sc_out< sc_logic > matrix_o_24_V_write;
    sc_out< sc_lv<32> > matrix_o_25_V_din;
    sc_in< sc_logic > matrix_o_25_V_full_n;
    sc_out< sc_logic > matrix_o_25_V_write;
    sc_out< sc_lv<32> > matrix_o_26_V_din;
    sc_in< sc_logic > matrix_o_26_V_full_n;
    sc_out< sc_logic > matrix_o_26_V_write;
    sc_out< sc_lv<32> > matrix_o_27_V_din;
    sc_in< sc_logic > matrix_o_27_V_full_n;
    sc_out< sc_logic > matrix_o_27_V_write;
    sc_out< sc_lv<32> > matrix_o_28_V_din;
    sc_in< sc_logic > matrix_o_28_V_full_n;
    sc_out< sc_logic > matrix_o_28_V_write;
    sc_out< sc_lv<32> > matrix_o_29_V_din;
    sc_in< sc_logic > matrix_o_29_V_full_n;
    sc_out< sc_logic > matrix_o_29_V_write;
    sc_out< sc_lv<32> > matrix_o_30_V_din;
    sc_in< sc_logic > matrix_o_30_V_full_n;
    sc_out< sc_logic > matrix_o_30_V_write;
    sc_out< sc_lv<32> > matrix_o_31_V_din;
    sc_in< sc_logic > matrix_o_31_V_full_n;
    sc_out< sc_logic > matrix_o_31_V_write;
    sc_out< sc_lv<32> > matrix_o_32_V_din;
    sc_in< sc_logic > matrix_o_32_V_full_n;
    sc_out< sc_logic > matrix_o_32_V_write;
    sc_out< sc_lv<32> > matrix_o_33_V_din;
    sc_in< sc_logic > matrix_o_33_V_full_n;
    sc_out< sc_logic > matrix_o_33_V_write;
    sc_out< sc_lv<32> > matrix_o_34_V_din;
    sc_in< sc_logic > matrix_o_34_V_full_n;
    sc_out< sc_logic > matrix_o_34_V_write;
    sc_out< sc_lv<32> > matrix_o_35_V_din;
    sc_in< sc_logic > matrix_o_35_V_full_n;
    sc_out< sc_logic > matrix_o_35_V_write;
    sc_out< sc_lv<32> > matrix_o_36_V_din;
    sc_in< sc_logic > matrix_o_36_V_full_n;
    sc_out< sc_logic > matrix_o_36_V_write;
    sc_out< sc_lv<32> > matrix_o_37_V_din;
    sc_in< sc_logic > matrix_o_37_V_full_n;
    sc_out< sc_logic > matrix_o_37_V_write;
    sc_out< sc_lv<32> > matrix_o_38_V_din;
    sc_in< sc_logic > matrix_o_38_V_full_n;
    sc_out< sc_logic > matrix_o_38_V_write;
    sc_out< sc_lv<32> > matrix_o_39_V_din;
    sc_in< sc_logic > matrix_o_39_V_full_n;
    sc_out< sc_logic > matrix_o_39_V_write;
    sc_out< sc_lv<32> > matrix_o_40_V_din;
    sc_in< sc_logic > matrix_o_40_V_full_n;
    sc_out< sc_logic > matrix_o_40_V_write;
    sc_out< sc_lv<32> > matrix_o_41_V_din;
    sc_in< sc_logic > matrix_o_41_V_full_n;
    sc_out< sc_logic > matrix_o_41_V_write;
    sc_out< sc_lv<32> > matrix_o_42_V_din;
    sc_in< sc_logic > matrix_o_42_V_full_n;
    sc_out< sc_logic > matrix_o_42_V_write;
    sc_out< sc_lv<32> > matrix_o_43_V_din;
    sc_in< sc_logic > matrix_o_43_V_full_n;
    sc_out< sc_logic > matrix_o_43_V_write;
    sc_out< sc_lv<32> > matrix_o_44_V_din;
    sc_in< sc_logic > matrix_o_44_V_full_n;
    sc_out< sc_logic > matrix_o_44_V_write;
    sc_out< sc_lv<32> > matrix_o_45_V_din;
    sc_in< sc_logic > matrix_o_45_V_full_n;
    sc_out< sc_logic > matrix_o_45_V_write;
    sc_out< sc_lv<32> > matrix_o_46_V_din;
    sc_in< sc_logic > matrix_o_46_V_full_n;
    sc_out< sc_logic > matrix_o_46_V_write;
    sc_out< sc_lv<32> > matrix_o_47_V_din;
    sc_in< sc_logic > matrix_o_47_V_full_n;
    sc_out< sc_logic > matrix_o_47_V_write;
    sc_out< sc_lv<32> > matrix_o_48_V_din;
    sc_in< sc_logic > matrix_o_48_V_full_n;
    sc_out< sc_logic > matrix_o_48_V_write;
    sc_out< sc_lv<32> > matrix_o_49_V_din;
    sc_in< sc_logic > matrix_o_49_V_full_n;
    sc_out< sc_logic > matrix_o_49_V_write;
    sc_out< sc_lv<32> > matrix_o_50_V_din;
    sc_in< sc_logic > matrix_o_50_V_full_n;
    sc_out< sc_logic > matrix_o_50_V_write;
    sc_out< sc_lv<32> > matrix_o_51_V_din;
    sc_in< sc_logic > matrix_o_51_V_full_n;
    sc_out< sc_logic > matrix_o_51_V_write;
    sc_out< sc_lv<32> > matrix_o_52_V_din;
    sc_in< sc_logic > matrix_o_52_V_full_n;
    sc_out< sc_logic > matrix_o_52_V_write;
    sc_out< sc_lv<32> > matrix_o_53_V_din;
    sc_in< sc_logic > matrix_o_53_V_full_n;
    sc_out< sc_logic > matrix_o_53_V_write;
    sc_out< sc_lv<32> > matrix_o_54_V_din;
    sc_in< sc_logic > matrix_o_54_V_full_n;
    sc_out< sc_logic > matrix_o_54_V_write;
    sc_out< sc_lv<32> > matrix_o_55_V_din;
    sc_in< sc_logic > matrix_o_55_V_full_n;
    sc_out< sc_logic > matrix_o_55_V_write;
    sc_out< sc_lv<32> > matrix_o_56_V_din;
    sc_in< sc_logic > matrix_o_56_V_full_n;
    sc_out< sc_logic > matrix_o_56_V_write;
    sc_out< sc_lv<32> > matrix_o_57_V_din;
    sc_in< sc_logic > matrix_o_57_V_full_n;
    sc_out< sc_logic > matrix_o_57_V_write;
    sc_out< sc_lv<32> > matrix_o_58_V_din;
    sc_in< sc_logic > matrix_o_58_V_full_n;
    sc_out< sc_logic > matrix_o_58_V_write;
    sc_out< sc_lv<32> > matrix_o_59_V_din;
    sc_in< sc_logic > matrix_o_59_V_full_n;
    sc_out< sc_logic > matrix_o_59_V_write;
    sc_out< sc_lv<32> > matrix_o_60_V_din;
    sc_in< sc_logic > matrix_o_60_V_full_n;
    sc_out< sc_logic > matrix_o_60_V_write;
    sc_out< sc_lv<32> > matrix_o_61_V_din;
    sc_in< sc_logic > matrix_o_61_V_full_n;
    sc_out< sc_logic > matrix_o_61_V_write;
    sc_out< sc_lv<32> > matrix_o_62_V_din;
    sc_in< sc_logic > matrix_o_62_V_full_n;
    sc_out< sc_logic > matrix_o_62_V_write;
    sc_out< sc_lv<32> > matrix_o_63_V_din;
    sc_in< sc_logic > matrix_o_63_V_full_n;
    sc_out< sc_logic > matrix_o_63_V_write;
    sc_out< sc_lv<32> > matrix_o_64_V_din;
    sc_in< sc_logic > matrix_o_64_V_full_n;
    sc_out< sc_logic > matrix_o_64_V_write;
    sc_out< sc_lv<32> > matrix_o_65_V_din;
    sc_in< sc_logic > matrix_o_65_V_full_n;
    sc_out< sc_logic > matrix_o_65_V_write;
    sc_out< sc_lv<32> > matrix_o_66_V_din;
    sc_in< sc_logic > matrix_o_66_V_full_n;
    sc_out< sc_logic > matrix_o_66_V_write;
    sc_out< sc_lv<32> > matrix_o_67_V_din;
    sc_in< sc_logic > matrix_o_67_V_full_n;
    sc_out< sc_logic > matrix_o_67_V_write;
    sc_out< sc_lv<32> > matrix_o_68_V_din;
    sc_in< sc_logic > matrix_o_68_V_full_n;
    sc_out< sc_logic > matrix_o_68_V_write;
    sc_out< sc_lv<32> > matrix_o_69_V_din;
    sc_in< sc_logic > matrix_o_69_V_full_n;
    sc_out< sc_logic > matrix_o_69_V_write;
    sc_out< sc_lv<32> > matrix_o_70_V_din;
    sc_in< sc_logic > matrix_o_70_V_full_n;
    sc_out< sc_logic > matrix_o_70_V_write;
    sc_out< sc_lv<32> > matrix_o_71_V_din;
    sc_in< sc_logic > matrix_o_71_V_full_n;
    sc_out< sc_logic > matrix_o_71_V_write;
    sc_out< sc_lv<32> > matrix_o_72_V_din;
    sc_in< sc_logic > matrix_o_72_V_full_n;
    sc_out< sc_logic > matrix_o_72_V_write;
    sc_out< sc_lv<32> > matrix_o_73_V_din;
    sc_in< sc_logic > matrix_o_73_V_full_n;
    sc_out< sc_logic > matrix_o_73_V_write;
    sc_out< sc_lv<32> > matrix_o_74_V_din;
    sc_in< sc_logic > matrix_o_74_V_full_n;
    sc_out< sc_logic > matrix_o_74_V_write;
    sc_out< sc_lv<32> > matrix_o_75_V_din;
    sc_in< sc_logic > matrix_o_75_V_full_n;
    sc_out< sc_logic > matrix_o_75_V_write;
    sc_out< sc_lv<32> > matrix_o_76_V_din;
    sc_in< sc_logic > matrix_o_76_V_full_n;
    sc_out< sc_logic > matrix_o_76_V_write;
    sc_out< sc_lv<32> > matrix_o_77_V_din;
    sc_in< sc_logic > matrix_o_77_V_full_n;
    sc_out< sc_logic > matrix_o_77_V_write;
    sc_out< sc_lv<32> > matrix_o_78_V_din;
    sc_in< sc_logic > matrix_o_78_V_full_n;
    sc_out< sc_logic > matrix_o_78_V_write;
    sc_out< sc_lv<32> > matrix_o_79_V_din;
    sc_in< sc_logic > matrix_o_79_V_full_n;
    sc_out< sc_logic > matrix_o_79_V_write;
    sc_out< sc_lv<32> > matrix_o_80_V_din;
    sc_in< sc_logic > matrix_o_80_V_full_n;
    sc_out< sc_logic > matrix_o_80_V_write;
    sc_out< sc_lv<32> > matrix_o_81_V_din;
    sc_in< sc_logic > matrix_o_81_V_full_n;
    sc_out< sc_logic > matrix_o_81_V_write;
    sc_out< sc_lv<32> > matrix_o_82_V_din;
    sc_in< sc_logic > matrix_o_82_V_full_n;
    sc_out< sc_logic > matrix_o_82_V_write;
    sc_out< sc_lv<32> > matrix_o_83_V_din;
    sc_in< sc_logic > matrix_o_83_V_full_n;
    sc_out< sc_logic > matrix_o_83_V_write;
    sc_out< sc_lv<32> > matrix_o_84_V_din;
    sc_in< sc_logic > matrix_o_84_V_full_n;
    sc_out< sc_logic > matrix_o_84_V_write;
    sc_out< sc_lv<32> > matrix_o_85_V_din;
    sc_in< sc_logic > matrix_o_85_V_full_n;
    sc_out< sc_logic > matrix_o_85_V_write;
    sc_out< sc_lv<32> > matrix_o_86_V_din;
    sc_in< sc_logic > matrix_o_86_V_full_n;
    sc_out< sc_logic > matrix_o_86_V_write;
    sc_out< sc_lv<32> > matrix_o_87_V_din;
    sc_in< sc_logic > matrix_o_87_V_full_n;
    sc_out< sc_logic > matrix_o_87_V_write;
    sc_out< sc_lv<32> > matrix_o_88_V_din;
    sc_in< sc_logic > matrix_o_88_V_full_n;
    sc_out< sc_logic > matrix_o_88_V_write;
    sc_out< sc_lv<32> > matrix_o_89_V_din;
    sc_in< sc_logic > matrix_o_89_V_full_n;
    sc_out< sc_logic > matrix_o_89_V_write;
    sc_out< sc_lv<32> > matrix_o_90_V_din;
    sc_in< sc_logic > matrix_o_90_V_full_n;
    sc_out< sc_logic > matrix_o_90_V_write;
    sc_out< sc_lv<32> > matrix_o_91_V_din;
    sc_in< sc_logic > matrix_o_91_V_full_n;
    sc_out< sc_logic > matrix_o_91_V_write;
    sc_out< sc_lv<32> > matrix_o_92_V_din;
    sc_in< sc_logic > matrix_o_92_V_full_n;
    sc_out< sc_logic > matrix_o_92_V_write;
    sc_out< sc_lv<32> > matrix_o_93_V_din;
    sc_in< sc_logic > matrix_o_93_V_full_n;
    sc_out< sc_logic > matrix_o_93_V_write;
    sc_out< sc_lv<32> > matrix_o_94_V_din;
    sc_in< sc_logic > matrix_o_94_V_full_n;
    sc_out< sc_logic > matrix_o_94_V_write;
    sc_out< sc_lv<32> > matrix_o_95_V_din;
    sc_in< sc_logic > matrix_o_95_V_full_n;
    sc_out< sc_logic > matrix_o_95_V_write;
    sc_out< sc_lv<32> > matrix_o_96_V_din;
    sc_in< sc_logic > matrix_o_96_V_full_n;
    sc_out< sc_logic > matrix_o_96_V_write;
    sc_out< sc_lv<32> > matrix_o_97_V_din;
    sc_in< sc_logic > matrix_o_97_V_full_n;
    sc_out< sc_logic > matrix_o_97_V_write;
    sc_out< sc_lv<32> > matrix_o_98_V_din;
    sc_in< sc_logic > matrix_o_98_V_full_n;
    sc_out< sc_logic > matrix_o_98_V_write;
    sc_out< sc_lv<32> > matrix_o_99_V_din;
    sc_in< sc_logic > matrix_o_99_V_full_n;
    sc_out< sc_logic > matrix_o_99_V_write;
    sc_out< sc_lv<32> > matrix_o_100_V_din;
    sc_in< sc_logic > matrix_o_100_V_full_n;
    sc_out< sc_logic > matrix_o_100_V_write;
    sc_out< sc_lv<32> > matrix_o_101_V_din;
    sc_in< sc_logic > matrix_o_101_V_full_n;
    sc_out< sc_logic > matrix_o_101_V_write;
    sc_out< sc_lv<32> > matrix_o_102_V_din;
    sc_in< sc_logic > matrix_o_102_V_full_n;
    sc_out< sc_logic > matrix_o_102_V_write;
    sc_out< sc_lv<32> > matrix_o_103_V_din;
    sc_in< sc_logic > matrix_o_103_V_full_n;
    sc_out< sc_logic > matrix_o_103_V_write;
    sc_out< sc_lv<32> > matrix_o_104_V_din;
    sc_in< sc_logic > matrix_o_104_V_full_n;
    sc_out< sc_logic > matrix_o_104_V_write;
    sc_out< sc_lv<32> > matrix_o_105_V_din;
    sc_in< sc_logic > matrix_o_105_V_full_n;
    sc_out< sc_logic > matrix_o_105_V_write;
    sc_out< sc_lv<32> > matrix_o_106_V_din;
    sc_in< sc_logic > matrix_o_106_V_full_n;
    sc_out< sc_logic > matrix_o_106_V_write;
    sc_out< sc_lv<32> > matrix_o_107_V_din;
    sc_in< sc_logic > matrix_o_107_V_full_n;
    sc_out< sc_logic > matrix_o_107_V_write;
    sc_out< sc_lv<32> > matrix_o_108_V_din;
    sc_in< sc_logic > matrix_o_108_V_full_n;
    sc_out< sc_logic > matrix_o_108_V_write;
    sc_out< sc_lv<32> > matrix_o_109_V_din;
    sc_in< sc_logic > matrix_o_109_V_full_n;
    sc_out< sc_logic > matrix_o_109_V_write;
    sc_out< sc_lv<32> > matrix_o_110_V_din;
    sc_in< sc_logic > matrix_o_110_V_full_n;
    sc_out< sc_logic > matrix_o_110_V_write;
    sc_out< sc_lv<32> > matrix_o_111_V_din;
    sc_in< sc_logic > matrix_o_111_V_full_n;
    sc_out< sc_logic > matrix_o_111_V_write;
    sc_out< sc_lv<32> > matrix_o_112_V_din;
    sc_in< sc_logic > matrix_o_112_V_full_n;
    sc_out< sc_logic > matrix_o_112_V_write;
    sc_out< sc_lv<32> > matrix_o_113_V_din;
    sc_in< sc_logic > matrix_o_113_V_full_n;
    sc_out< sc_logic > matrix_o_113_V_write;
    sc_out< sc_lv<32> > matrix_o_114_V_din;
    sc_in< sc_logic > matrix_o_114_V_full_n;
    sc_out< sc_logic > matrix_o_114_V_write;
    sc_out< sc_lv<32> > matrix_o_115_V_din;
    sc_in< sc_logic > matrix_o_115_V_full_n;
    sc_out< sc_logic > matrix_o_115_V_write;
    sc_out< sc_lv<32> > matrix_o_116_V_din;
    sc_in< sc_logic > matrix_o_116_V_full_n;
    sc_out< sc_logic > matrix_o_116_V_write;
    sc_out< sc_lv<32> > matrix_o_117_V_din;
    sc_in< sc_logic > matrix_o_117_V_full_n;
    sc_out< sc_logic > matrix_o_117_V_write;
    sc_out< sc_lv<32> > matrix_o_118_V_din;
    sc_in< sc_logic > matrix_o_118_V_full_n;
    sc_out< sc_logic > matrix_o_118_V_write;
    sc_out< sc_lv<32> > matrix_o_119_V_din;
    sc_in< sc_logic > matrix_o_119_V_full_n;
    sc_out< sc_logic > matrix_o_119_V_write;
    sc_out< sc_lv<32> > matrix_o_120_V_din;
    sc_in< sc_logic > matrix_o_120_V_full_n;
    sc_out< sc_logic > matrix_o_120_V_write;
    sc_out< sc_lv<32> > matrix_o_121_V_din;
    sc_in< sc_logic > matrix_o_121_V_full_n;
    sc_out< sc_logic > matrix_o_121_V_write;
    sc_out< sc_lv<32> > matrix_o_122_V_din;
    sc_in< sc_logic > matrix_o_122_V_full_n;
    sc_out< sc_logic > matrix_o_122_V_write;
    sc_out< sc_lv<32> > matrix_o_123_V_din;
    sc_in< sc_logic > matrix_o_123_V_full_n;
    sc_out< sc_logic > matrix_o_123_V_write;
    sc_out< sc_lv<32> > matrix_o_124_V_din;
    sc_in< sc_logic > matrix_o_124_V_full_n;
    sc_out< sc_logic > matrix_o_124_V_write;
    sc_out< sc_lv<32> > matrix_o_125_V_din;
    sc_in< sc_logic > matrix_o_125_V_full_n;
    sc_out< sc_logic > matrix_o_125_V_write;
    sc_out< sc_lv<32> > matrix_o_126_V_din;
    sc_in< sc_logic > matrix_o_126_V_full_n;
    sc_out< sc_logic > matrix_o_126_V_write;
    sc_out< sc_lv<32> > matrix_o_127_V_din;
    sc_in< sc_logic > matrix_o_127_V_full_n;
    sc_out< sc_logic > matrix_o_127_V_write;


    // Module declarations
    fire2_combine(sc_module_name name);
    SC_HAS_PROCESS(fire2_combine);

    ~fire2_combine();

    sc_trace_file* mVcdFile;

    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<4> > ap_CS_fsm;
    sc_signal< sc_logic > ap_sig_cseq_ST_st1_fsm_0;
    sc_signal< bool > ap_sig_bdd_23;
    sc_signal< sc_lv<12> > indvar_flatten_reg_2278;
    sc_signal< sc_lv<12> > indvar_flatten6_reg_2289;
    sc_signal< sc_lv<1> > exitcond_flatten_fu_2300_p2;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_2324;
    sc_signal< sc_logic > ap_sig_cseq_ST_pp0_stg0_fsm_1;
    sc_signal< bool > ap_sig_bdd_873;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it0;
    sc_signal< bool > ap_sig_bdd_1070;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it1;
    sc_signal< sc_lv<12> > indvar_flatten_next_fu_2306_p2;
    sc_signal< sc_lv<32> > tmp_138_reg_2333;
    sc_signal< sc_lv<32> > tmp_139_reg_2338;
    sc_signal< sc_lv<32> > tmp_140_reg_2343;
    sc_signal< sc_lv<32> > tmp_141_reg_2348;
    sc_signal< sc_lv<32> > tmp_142_reg_2353;
    sc_signal< sc_lv<32> > tmp_143_reg_2358;
    sc_signal< sc_lv<32> > tmp_144_reg_2363;
    sc_signal< sc_lv<32> > tmp_145_reg_2368;
    sc_signal< sc_lv<32> > tmp_146_reg_2373;
    sc_signal< sc_lv<32> > tmp_147_reg_2378;
    sc_signal< sc_lv<32> > tmp_148_reg_2383;
    sc_signal< sc_lv<32> > tmp_149_reg_2388;
    sc_signal< sc_lv<32> > tmp_150_reg_2393;
    sc_signal< sc_lv<32> > tmp_151_reg_2398;
    sc_signal< sc_lv<32> > tmp_152_reg_2403;
    sc_signal< sc_lv<32> > tmp_153_reg_2408;
    sc_signal< sc_lv<32> > tmp_154_reg_2413;
    sc_signal< sc_lv<32> > tmp_155_reg_2418;
    sc_signal< sc_lv<32> > tmp_156_reg_2423;
    sc_signal< sc_lv<32> > tmp_157_reg_2428;
    sc_signal< sc_lv<32> > tmp_158_reg_2433;
    sc_signal< sc_lv<32> > tmp_159_reg_2438;
    sc_signal< sc_lv<32> > tmp_160_reg_2443;
    sc_signal< sc_lv<32> > tmp_161_reg_2448;
    sc_signal< sc_lv<32> > tmp_162_reg_2453;
    sc_signal< sc_lv<32> > tmp_163_reg_2458;
    sc_signal< sc_lv<32> > tmp_164_reg_2463;
    sc_signal< sc_lv<32> > tmp_165_reg_2468;
    sc_signal< sc_lv<32> > tmp_166_reg_2473;
    sc_signal< sc_lv<32> > tmp_167_reg_2478;
    sc_signal< sc_lv<32> > tmp_168_reg_2483;
    sc_signal< sc_lv<32> > tmp_169_reg_2488;
    sc_signal< sc_lv<32> > tmp_170_reg_2493;
    sc_signal< sc_lv<32> > tmp_171_reg_2498;
    sc_signal< sc_lv<32> > tmp_172_reg_2503;
    sc_signal< sc_lv<32> > tmp_173_reg_2508;
    sc_signal< sc_lv<32> > tmp_174_reg_2513;
    sc_signal< sc_lv<32> > tmp_175_reg_2518;
    sc_signal< sc_lv<32> > tmp_176_reg_2523;
    sc_signal< sc_lv<32> > tmp_177_reg_2528;
    sc_signal< sc_lv<32> > tmp_178_reg_2533;
    sc_signal< sc_lv<32> > tmp_179_reg_2538;
    sc_signal< sc_lv<32> > tmp_180_reg_2543;
    sc_signal< sc_lv<32> > tmp_181_reg_2548;
    sc_signal< sc_lv<32> > tmp_182_reg_2553;
    sc_signal< sc_lv<32> > tmp_183_reg_2558;
    sc_signal< sc_lv<32> > tmp_184_reg_2563;
    sc_signal< sc_lv<32> > tmp_185_reg_2568;
    sc_signal< sc_lv<32> > tmp_186_reg_2573;
    sc_signal< sc_lv<32> > tmp_187_reg_2578;
    sc_signal< sc_lv<32> > tmp_188_reg_2583;
    sc_signal< sc_lv<32> > tmp_189_reg_2588;
    sc_signal< sc_lv<32> > tmp_190_reg_2593;
    sc_signal< sc_lv<32> > tmp_191_reg_2598;
    sc_signal< sc_lv<32> > tmp_192_reg_2603;
    sc_signal< sc_lv<32> > tmp_193_reg_2608;
    sc_signal< sc_lv<32> > tmp_194_reg_2613;
    sc_signal< sc_lv<32> > tmp_195_reg_2618;
    sc_signal< sc_lv<32> > tmp_196_reg_2623;
    sc_signal< sc_lv<32> > tmp_197_reg_2628;
    sc_signal< sc_lv<32> > tmp_198_reg_2633;
    sc_signal< sc_lv<32> > tmp_199_reg_2638;
    sc_signal< sc_lv<32> > tmp_200_reg_2643;
    sc_signal< sc_lv<32> > tmp_201_reg_2648;
    sc_signal< sc_lv<1> > exitcond_flatten8_fu_2312_p2;
    sc_signal< sc_lv<1> > exitcond_flatten8_reg_2653;
    sc_signal< sc_logic > ap_sig_cseq_ST_pp1_stg0_fsm_2;
    sc_signal< bool > ap_sig_bdd_1217;
    sc_signal< sc_logic > ap_reg_ppiten_pp1_it0;
    sc_signal< bool > ap_sig_bdd_1605;
    sc_signal< sc_logic > ap_reg_ppiten_pp1_it1;
    sc_signal< sc_lv<12> > indvar_flatten_next7_fu_2318_p2;
    sc_signal< bool > ap_sig_bdd_1618;
    sc_signal< sc_logic > ap_sig_cseq_ST_st6_fsm_3;
    sc_signal< bool > ap_sig_bdd_1916;
    sc_signal< sc_lv<4> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<4> ap_ST_st1_fsm_0;
    static const sc_lv<4> ap_ST_pp0_stg0_fsm_1;
    static const sc_lv<4> ap_ST_pp1_stg0_fsm_2;
    static const sc_lv<4> ap_ST_st6_fsm_3;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<12> ap_const_lv12_0;
    static const sc_lv<12> ap_const_lv12_BD1;
    static const sc_lv<12> ap_const_lv12_1;
    static const sc_lv<32> ap_const_lv32_3;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_sig_bdd_1070();
    void thread_ap_sig_bdd_1217();
    void thread_ap_sig_bdd_1605();
    void thread_ap_sig_bdd_1618();
    void thread_ap_sig_bdd_1916();
    void thread_ap_sig_bdd_23();
    void thread_ap_sig_bdd_873();
    void thread_ap_sig_cseq_ST_pp0_stg0_fsm_1();
    void thread_ap_sig_cseq_ST_pp1_stg0_fsm_2();
    void thread_ap_sig_cseq_ST_st1_fsm_0();
    void thread_ap_sig_cseq_ST_st6_fsm_3();
    void thread_exitcond_flatten8_fu_2312_p2();
    void thread_exitcond_flatten_fu_2300_p2();
    void thread_indvar_flatten_next7_fu_2318_p2();
    void thread_indvar_flatten_next_fu_2306_p2();
    void thread_matrix_e3x3_stream_o_0_V_read();
    void thread_matrix_e3x3_stream_o_10_V_read();
    void thread_matrix_e3x3_stream_o_11_V_read();
    void thread_matrix_e3x3_stream_o_12_V_read();
    void thread_matrix_e3x3_stream_o_13_V_read();
    void thread_matrix_e3x3_stream_o_14_V_read();
    void thread_matrix_e3x3_stream_o_15_V_read();
    void thread_matrix_e3x3_stream_o_16_V_read();
    void thread_matrix_e3x3_stream_o_17_V_read();
    void thread_matrix_e3x3_stream_o_18_V_read();
    void thread_matrix_e3x3_stream_o_19_V_read();
    void thread_matrix_e3x3_stream_o_1_V_read();
    void thread_matrix_e3x3_stream_o_20_V_read();
    void thread_matrix_e3x3_stream_o_21_V_read();
    void thread_matrix_e3x3_stream_o_22_V_read();
    void thread_matrix_e3x3_stream_o_23_V_read();
    void thread_matrix_e3x3_stream_o_24_V_read();
    void thread_matrix_e3x3_stream_o_25_V_read();
    void thread_matrix_e3x3_stream_o_26_V_read();
    void thread_matrix_e3x3_stream_o_27_V_read();
    void thread_matrix_e3x3_stream_o_28_V_read();
    void thread_matrix_e3x3_stream_o_29_V_read();
    void thread_matrix_e3x3_stream_o_2_V_read();
    void thread_matrix_e3x3_stream_o_30_V_read();
    void thread_matrix_e3x3_stream_o_31_V_read();
    void thread_matrix_e3x3_stream_o_32_V_read();
    void thread_matrix_e3x3_stream_o_33_V_read();
    void thread_matrix_e3x3_stream_o_34_V_read();
    void thread_matrix_e3x3_stream_o_35_V_read();
    void thread_matrix_e3x3_stream_o_36_V_read();
    void thread_matrix_e3x3_stream_o_37_V_read();
    void thread_matrix_e3x3_stream_o_38_V_read();
    void thread_matrix_e3x3_stream_o_39_V_read();
    void thread_matrix_e3x3_stream_o_3_V_read();
    void thread_matrix_e3x3_stream_o_40_V_read();
    void thread_matrix_e3x3_stream_o_41_V_read();
    void thread_matrix_e3x3_stream_o_42_V_read();
    void thread_matrix_e3x3_stream_o_43_V_read();
    void thread_matrix_e3x3_stream_o_44_V_read();
    void thread_matrix_e3x3_stream_o_45_V_read();
    void thread_matrix_e3x3_stream_o_46_V_read();
    void thread_matrix_e3x3_stream_o_47_V_read();
    void thread_matrix_e3x3_stream_o_48_V_read();
    void thread_matrix_e3x3_stream_o_49_V_read();
    void thread_matrix_e3x3_stream_o_4_V_read();
    void thread_matrix_e3x3_stream_o_50_V_read();
    void thread_matrix_e3x3_stream_o_51_V_read();
    void thread_matrix_e3x3_stream_o_52_V_read();
    void thread_matrix_e3x3_stream_o_53_V_read();
    void thread_matrix_e3x3_stream_o_54_V_read();
    void thread_matrix_e3x3_stream_o_55_V_read();
    void thread_matrix_e3x3_stream_o_56_V_read();
    void thread_matrix_e3x3_stream_o_57_V_read();
    void thread_matrix_e3x3_stream_o_58_V_read();
    void thread_matrix_e3x3_stream_o_59_V_read();
    void thread_matrix_e3x3_stream_o_5_V_read();
    void thread_matrix_e3x3_stream_o_60_V_read();
    void thread_matrix_e3x3_stream_o_61_V_read();
    void thread_matrix_e3x3_stream_o_62_V_read();
    void thread_matrix_e3x3_stream_o_63_V_read();
    void thread_matrix_e3x3_stream_o_6_V_read();
    void thread_matrix_e3x3_stream_o_7_V_read();
    void thread_matrix_e3x3_stream_o_8_V_read();
    void thread_matrix_e3x3_stream_o_9_V_read();
    void thread_matrix_o_0_V_din();
    void thread_matrix_o_0_V_write();
    void thread_matrix_o_100_V_din();
    void thread_matrix_o_100_V_write();
    void thread_matrix_o_101_V_din();
    void thread_matrix_o_101_V_write();
    void thread_matrix_o_102_V_din();
    void thread_matrix_o_102_V_write();
    void thread_matrix_o_103_V_din();
    void thread_matrix_o_103_V_write();
    void thread_matrix_o_104_V_din();
    void thread_matrix_o_104_V_write();
    void thread_matrix_o_105_V_din();
    void thread_matrix_o_105_V_write();
    void thread_matrix_o_106_V_din();
    void thread_matrix_o_106_V_write();
    void thread_matrix_o_107_V_din();
    void thread_matrix_o_107_V_write();
    void thread_matrix_o_108_V_din();
    void thread_matrix_o_108_V_write();
    void thread_matrix_o_109_V_din();
    void thread_matrix_o_109_V_write();
    void thread_matrix_o_10_V_din();
    void thread_matrix_o_10_V_write();
    void thread_matrix_o_110_V_din();
    void thread_matrix_o_110_V_write();
    void thread_matrix_o_111_V_din();
    void thread_matrix_o_111_V_write();
    void thread_matrix_o_112_V_din();
    void thread_matrix_o_112_V_write();
    void thread_matrix_o_113_V_din();
    void thread_matrix_o_113_V_write();
    void thread_matrix_o_114_V_din();
    void thread_matrix_o_114_V_write();
    void thread_matrix_o_115_V_din();
    void thread_matrix_o_115_V_write();
    void thread_matrix_o_116_V_din();
    void thread_matrix_o_116_V_write();
    void thread_matrix_o_117_V_din();
    void thread_matrix_o_117_V_write();
    void thread_matrix_o_118_V_din();
    void thread_matrix_o_118_V_write();
    void thread_matrix_o_119_V_din();
    void thread_matrix_o_119_V_write();
    void thread_matrix_o_11_V_din();
    void thread_matrix_o_11_V_write();
    void thread_matrix_o_120_V_din();
    void thread_matrix_o_120_V_write();
    void thread_matrix_o_121_V_din();
    void thread_matrix_o_121_V_write();
    void thread_matrix_o_122_V_din();
    void thread_matrix_o_122_V_write();
    void thread_matrix_o_123_V_din();
    void thread_matrix_o_123_V_write();
    void thread_matrix_o_124_V_din();
    void thread_matrix_o_124_V_write();
    void thread_matrix_o_125_V_din();
    void thread_matrix_o_125_V_write();
    void thread_matrix_o_126_V_din();
    void thread_matrix_o_126_V_write();
    void thread_matrix_o_127_V_din();
    void thread_matrix_o_127_V_write();
    void thread_matrix_o_12_V_din();
    void thread_matrix_o_12_V_write();
    void thread_matrix_o_13_V_din();
    void thread_matrix_o_13_V_write();
    void thread_matrix_o_14_V_din();
    void thread_matrix_o_14_V_write();
    void thread_matrix_o_15_V_din();
    void thread_matrix_o_15_V_write();
    void thread_matrix_o_16_V_din();
    void thread_matrix_o_16_V_write();
    void thread_matrix_o_17_V_din();
    void thread_matrix_o_17_V_write();
    void thread_matrix_o_18_V_din();
    void thread_matrix_o_18_V_write();
    void thread_matrix_o_19_V_din();
    void thread_matrix_o_19_V_write();
    void thread_matrix_o_1_V_din();
    void thread_matrix_o_1_V_write();
    void thread_matrix_o_20_V_din();
    void thread_matrix_o_20_V_write();
    void thread_matrix_o_21_V_din();
    void thread_matrix_o_21_V_write();
    void thread_matrix_o_22_V_din();
    void thread_matrix_o_22_V_write();
    void thread_matrix_o_23_V_din();
    void thread_matrix_o_23_V_write();
    void thread_matrix_o_24_V_din();
    void thread_matrix_o_24_V_write();
    void thread_matrix_o_25_V_din();
    void thread_matrix_o_25_V_write();
    void thread_matrix_o_26_V_din();
    void thread_matrix_o_26_V_write();
    void thread_matrix_o_27_V_din();
    void thread_matrix_o_27_V_write();
    void thread_matrix_o_28_V_din();
    void thread_matrix_o_28_V_write();
    void thread_matrix_o_29_V_din();
    void thread_matrix_o_29_V_write();
    void thread_matrix_o_2_V_din();
    void thread_matrix_o_2_V_write();
    void thread_matrix_o_30_V_din();
    void thread_matrix_o_30_V_write();
    void thread_matrix_o_31_V_din();
    void thread_matrix_o_31_V_write();
    void thread_matrix_o_32_V_din();
    void thread_matrix_o_32_V_write();
    void thread_matrix_o_33_V_din();
    void thread_matrix_o_33_V_write();
    void thread_matrix_o_34_V_din();
    void thread_matrix_o_34_V_write();
    void thread_matrix_o_35_V_din();
    void thread_matrix_o_35_V_write();
    void thread_matrix_o_36_V_din();
    void thread_matrix_o_36_V_write();
    void thread_matrix_o_37_V_din();
    void thread_matrix_o_37_V_write();
    void thread_matrix_o_38_V_din();
    void thread_matrix_o_38_V_write();
    void thread_matrix_o_39_V_din();
    void thread_matrix_o_39_V_write();
    void thread_matrix_o_3_V_din();
    void thread_matrix_o_3_V_write();
    void thread_matrix_o_40_V_din();
    void thread_matrix_o_40_V_write();
    void thread_matrix_o_41_V_din();
    void thread_matrix_o_41_V_write();
    void thread_matrix_o_42_V_din();
    void thread_matrix_o_42_V_write();
    void thread_matrix_o_43_V_din();
    void thread_matrix_o_43_V_write();
    void thread_matrix_o_44_V_din();
    void thread_matrix_o_44_V_write();
    void thread_matrix_o_45_V_din();
    void thread_matrix_o_45_V_write();
    void thread_matrix_o_46_V_din();
    void thread_matrix_o_46_V_write();
    void thread_matrix_o_47_V_din();
    void thread_matrix_o_47_V_write();
    void thread_matrix_o_48_V_din();
    void thread_matrix_o_48_V_write();
    void thread_matrix_o_49_V_din();
    void thread_matrix_o_49_V_write();
    void thread_matrix_o_4_V_din();
    void thread_matrix_o_4_V_write();
    void thread_matrix_o_50_V_din();
    void thread_matrix_o_50_V_write();
    void thread_matrix_o_51_V_din();
    void thread_matrix_o_51_V_write();
    void thread_matrix_o_52_V_din();
    void thread_matrix_o_52_V_write();
    void thread_matrix_o_53_V_din();
    void thread_matrix_o_53_V_write();
    void thread_matrix_o_54_V_din();
    void thread_matrix_o_54_V_write();
    void thread_matrix_o_55_V_din();
    void thread_matrix_o_55_V_write();
    void thread_matrix_o_56_V_din();
    void thread_matrix_o_56_V_write();
    void thread_matrix_o_57_V_din();
    void thread_matrix_o_57_V_write();
    void thread_matrix_o_58_V_din();
    void thread_matrix_o_58_V_write();
    void thread_matrix_o_59_V_din();
    void thread_matrix_o_59_V_write();
    void thread_matrix_o_5_V_din();
    void thread_matrix_o_5_V_write();
    void thread_matrix_o_60_V_din();
    void thread_matrix_o_60_V_write();
    void thread_matrix_o_61_V_din();
    void thread_matrix_o_61_V_write();
    void thread_matrix_o_62_V_din();
    void thread_matrix_o_62_V_write();
    void thread_matrix_o_63_V_din();
    void thread_matrix_o_63_V_write();
    void thread_matrix_o_64_V_din();
    void thread_matrix_o_64_V_write();
    void thread_matrix_o_65_V_din();
    void thread_matrix_o_65_V_write();
    void thread_matrix_o_66_V_din();
    void thread_matrix_o_66_V_write();
    void thread_matrix_o_67_V_din();
    void thread_matrix_o_67_V_write();
    void thread_matrix_o_68_V_din();
    void thread_matrix_o_68_V_write();
    void thread_matrix_o_69_V_din();
    void thread_matrix_o_69_V_write();
    void thread_matrix_o_6_V_din();
    void thread_matrix_o_6_V_write();
    void thread_matrix_o_70_V_din();
    void thread_matrix_o_70_V_write();
    void thread_matrix_o_71_V_din();
    void thread_matrix_o_71_V_write();
    void thread_matrix_o_72_V_din();
    void thread_matrix_o_72_V_write();
    void thread_matrix_o_73_V_din();
    void thread_matrix_o_73_V_write();
    void thread_matrix_o_74_V_din();
    void thread_matrix_o_74_V_write();
    void thread_matrix_o_75_V_din();
    void thread_matrix_o_75_V_write();
    void thread_matrix_o_76_V_din();
    void thread_matrix_o_76_V_write();
    void thread_matrix_o_77_V_din();
    void thread_matrix_o_77_V_write();
    void thread_matrix_o_78_V_din();
    void thread_matrix_o_78_V_write();
    void thread_matrix_o_79_V_din();
    void thread_matrix_o_79_V_write();
    void thread_matrix_o_7_V_din();
    void thread_matrix_o_7_V_write();
    void thread_matrix_o_80_V_din();
    void thread_matrix_o_80_V_write();
    void thread_matrix_o_81_V_din();
    void thread_matrix_o_81_V_write();
    void thread_matrix_o_82_V_din();
    void thread_matrix_o_82_V_write();
    void thread_matrix_o_83_V_din();
    void thread_matrix_o_83_V_write();
    void thread_matrix_o_84_V_din();
    void thread_matrix_o_84_V_write();
    void thread_matrix_o_85_V_din();
    void thread_matrix_o_85_V_write();
    void thread_matrix_o_86_V_din();
    void thread_matrix_o_86_V_write();
    void thread_matrix_o_87_V_din();
    void thread_matrix_o_87_V_write();
    void thread_matrix_o_88_V_din();
    void thread_matrix_o_88_V_write();
    void thread_matrix_o_89_V_din();
    void thread_matrix_o_89_V_write();
    void thread_matrix_o_8_V_din();
    void thread_matrix_o_8_V_write();
    void thread_matrix_o_90_V_din();
    void thread_matrix_o_90_V_write();
    void thread_matrix_o_91_V_din();
    void thread_matrix_o_91_V_write();
    void thread_matrix_o_92_V_din();
    void thread_matrix_o_92_V_write();
    void thread_matrix_o_93_V_din();
    void thread_matrix_o_93_V_write();
    void thread_matrix_o_94_V_din();
    void thread_matrix_o_94_V_write();
    void thread_matrix_o_95_V_din();
    void thread_matrix_o_95_V_write();
    void thread_matrix_o_96_V_din();
    void thread_matrix_o_96_V_write();
    void thread_matrix_o_97_V_din();
    void thread_matrix_o_97_V_write();
    void thread_matrix_o_98_V_din();
    void thread_matrix_o_98_V_write();
    void thread_matrix_o_99_V_din();
    void thread_matrix_o_99_V_write();
    void thread_matrix_o_9_V_din();
    void thread_matrix_o_9_V_write();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
