`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 2018/05/27 17:18:36
// Design Name: 
// Module Name: badapple_top
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module badapple_top(
    output sck, // spiÃƒÂ§Ã…Â¡Ã¢â‚¬Å¾sckÃƒÂ¤Ã‚Â¿Ã‚Â¡ÃƒÂ¥Ã‚ÂÃ‚Â·
    //input mosi,
    output miso, // spiÃƒÂ§Ã…Â¡Ã¢â‚¬Å¾misoÃƒÂ¤Ã‚Â¿Ã‚Â¡ÃƒÂ¥Ã‚ÂÃ‚Â·
    output reg reset_oled, // ÃƒÂ¯Ã‚Â¼Ã…Â¸ÃƒÂ¯Ã‚Â¼Ã…Â¸ÃƒÂ¯Ã‚Â¼?
    input clk, // FPGAÃƒÂ¦Ã‚ÂÃ‚Â¿ÃƒÂ¥Ã‚Â­Ã‚ÂÃƒÂ¤Ã‚Â¸Ã…Â ÃƒÂ§Ã¢â‚¬ÂÃ…Â¸ÃƒÂ¦Ã‹â? Ã‚ÂÃƒÂ§Ã…Â¡Ã???100MHzÃƒÂ§Ã…Â¡Ã¢â‚¬Å¾ÃƒÂ¦Ã??â€Ã‚Â¶ÃƒÂ©Ã??â„¢Ã…Â¸ÃƒÂ¤Ã‚Â¿Ã‚Â¡ÃƒÂ¥Ã???
    output dc, // ÃƒÂ©Ã‚Â«Ã‹Å“ÃƒÂ¦Ã¢â‚¬Â¢Ã‚Â°ÃƒÂ¦Ã‚ÂÃ‚Â®ÃƒÂ¯Ã‚Â¼Ã…â?™ÃƒÂ¤Ã‚Â½Ã…Â½ÃƒÂ¥Ã??ËœÃ‚Â½ÃƒÂ¤Ã‚??
    output sck_reg, // spi_masterÃƒÂ¦Ã‚Â¨Ã‚Â¡ÃƒÂ¥Ã‚ÂÃ¢â‚¬â?ÃƒÂ§Ã??ÂÃ…Â¸ÃƒÂ¦Ã‹â€ Ã‚ÂÃƒÂ§Ã???1MHzÃƒÂ§Ã…Â¡Ã¢â‚¬Å¾ÃƒÂ¦Ã??â€Ã‚Â¶ÃƒÂ©Ã??â„¢Ã…Â¸ÃƒÂ¤Ã‚Â¿Ã‚Â¡ÃƒÂ¥Ã???

    input rxd,
    output reg st_init,
	output reg st_clear,
	output reg st_wait,
	output reg st_write,
    output[3:0] en0,en1,
    output[7:0] sseg0,sseg1,

    inout wire [15:0] sram_data,
    output  [18:0] sram_addr,
    output         sram_oe_r,
    output         sram_ce_r,
    output         sram_we_r,
    output         sram_ub_r,
    output         sram_lb_r,

    input keepgoing,
    output showdelay,
    input addr_reset
    );
    reg [31:0]reset_count;
    reg reset_n;
    initial begin
        reset_count=0;
        reset_n=0;
    end

    always@(posedge clk)
        if(reset_count>=30000)
            reset_count<=30000;
        else reset_count<=reset_count+1;
    
    always@(posedge clk)
        if(reset_count==10) begin
            reset_oled<=1;
            reset_n<=1;
        end
        else if(reset_count==10000) begin
            reset_oled<=0;
            reset_n<=0;
        end
        else if(reset_count==30000) begin
 			reset_oled<=1;        	
            reset_n<=1;
        end
    
    reg spi_send; // spiÃƒÂ¥Ã‚ÂÃ‚Â¯ÃƒÂ¥Ã…Â Ã‚Â¨ÃƒÂ¤Ã‚Â¿Ã‚Â¡ÃƒÂ¥Ã‚ÂÃ‚Â·ÃƒÂ¯Ã‚Â¼Ã…â€™ÃƒÂ¥Ã‚ÂÃ‚Â¯ÃƒÂ¤Ã‚Â»Ã‚Â¥ÃƒÂ¤Ã‚Â¸Ã¢â?šÂ¬ÃƒÂ§Ã??ÂºÃ‚Â´ÃƒÂ¤Ã‚Â¸Ã‚ÂºÃƒÂ©Ã‚Â«Ã‹Å“ÃƒÂ§Ã¢?ÂÃ‚ÂµÃƒÂ¥Ã‚??
    reg [7:0]spi_data_out; // spiÃƒÂ¨Ã‚Â¦Ã‚ÂÃƒÂ¤Ã‚Â¼Ã‚Â ÃƒÂ¨Ã‚Â¾Ã¢â‚¬Å“ÃƒÂ§Ã…Â¡Ã??Å¾ÃƒÂ¦Ã¢?Â¢Ã‚Â°ÃƒÂ¦Ã‚ÂÃ‚?
    wire spi_send_done; // spiÃƒÂ¤Ã‚Â¼Ã‚Â ÃƒÂ¥Ã‚Â®Ã…â€™ÃƒÂ¤Ã‚Â??ÃƒÂ¤Ã‚Â¸Ã‚ÂªÃƒÂ¥Ã‚Â­Ã¢â‚¬â?ÃƒÂ¨Ã…Â Ã??Å¡ÃƒÂ¤Ã‚Â¸Ã‚ÂºÃƒÂ©Ã‚??
    reg dc_in; // spi_masterÃƒÂ§Ã…Â¡Ã¢â‚¬Å¾dc_in
    wire reset=!reset_n; // ÃƒÂ¤Ã‚Â¸Ã‚ÂºÃƒÂ¤Ã‚Â»Ã¢â€šÂ¬ÃƒÂ¤Ã‚Â¹Ã‹â? ÃƒÂ¤Ã‚Â¸Ã‚ÂÃƒÂ¦Ã‹Å“Ã‚Â¯reset_regÃƒÂ£Ã¢â€šÂ¬Ã??Å¡Ãƒ??Ã¢â‚¬Å¡Ã????
    
    // ÃƒÂ¤Ã‚Â¸Ã‚ÂÃƒÂ¤Ã‚Â»Ã¢â‚¬Â¦ÃƒÂ¤Ã‚ÂºÃ‚Â§ÃƒÂ§Ã??ÂÃ…?1MHzÃƒÂ§Ã…Â¡Ã¢â‚¬Å¾ÃƒÂ¦Ã??â€Ã‚Â¶ÃƒÂ©Ã??â„¢Ã…Â¸ÃƒÂ¯Ã‚Â¼Ã…â?™ÃƒÂ¨Ã‚Â¿Ã‹Å“ÃƒÂ¥Ã‚Â®Ã…Â¾ÃƒÂ§Ã…Â½Ã‚Â°spiÃƒÂ§Ã…Â¡Ã¢â‚¬Å¾misoÃƒÂ¨Ã‚ÂµÃ‚Â·ÃƒÂ¥Ã‚Â§Ã¢â‚¬Â¹ÃƒÂ¤Ã‚Â¿Ã‚Â¡ÃƒÂ¥Ã‚ÂÃ‚Â·ÃƒÂ¤Ã‚Â¸Ã‚Âºspi_send
    spi_master spi_master 
    (
        .sck    (sck), // ÃƒÂ©Ã‚ÂÃ…Â¾ÃƒÂ¥Ã‚Â·Ã‚Â¥ÃƒÂ¤Ã‚Â½Ã…â€œÃƒÂ§Ã…Â¡Ã¢â‚¬Å¾ÃƒÂ¦Ã¢?â€Ã‚Â¶Ã???Ã¢â€žÂ¢ÃƒÂ¦Ã‹Å“Ã‚Â¯ÃƒÂ©Ã‚Â«Ã‹Å“ÃƒÂ§Ã??ÂÃ‚ÂµÃƒÂ¥Ã‚Â¹Ã‚Â³ÃƒÂ¯Ã‚Â¼Ã…â€™ÃƒÂ¥Ã‚Â·Ã‚Â¥ÃƒÂ¤Ã‚Â½Ã…â?œÃƒÂ¥Ã??Â Ã‚ÂÃƒÂ¥Ã‚ÂÃ‹?1MHz
        .miso   (miso),
        .cs     (cs), // ÃƒÂ§Ã¢â‚¬Â°Ã??Â¡Ãƒ???
        .rst    (1),
        .spi_send   (spi_send), // ÃƒÂ¥Ã‚ÂÃ‚Â¯ÃƒÂ¥Ã…Â Ã‚Â¨ÃƒÂ¤Ã‚Â¿Ã‚Â¡ÃƒÂ¥Ã‚ÂÃ‚Â·
        .spi_data_out   (spi_data_out), // ÃƒÂ¥Ã‚Â¾Ã¢â‚¬Â¦ÃƒÂ¤Ã‚Â¼Ã‚Â ÃƒÂ¦Ã??Â¢Ã‚Â°ÃƒÂ¦Ã‚ÂÃ‚?
        .spi_send_done  (spi_send_done), // ÃƒÂ¤Ã‚Â¼Ã‚Â ÃƒÂ¨Ã‚Â¾Ã¢â‚¬Å“ÃƒÂ¥Ã‚Â®Ã…â?™ÃƒÂ¦Ã‹â? Ã??
        .clk    (clk), // 100MHz
        .dc_in  (dc_in), // 
        .dc_out (dc), // ÃƒÂ¥Ã‚Â½Ã¢â‚¬Å“csÃƒÂ¤Ã‚Â¸Ã‚ÂºÃƒÂ¤Ã‚Â½Ã…Â½ÃƒÂ¦Ã¢â‚¬â?Ã‚Â¶ÃƒÂ¤Ã‚Â¸Ã‚Âºdc_in,ÃƒÂ¨Ã‚Â¦Ã‚ÂÃƒÂ¤Ã‚Â¸Ã‚ÂÃƒÂ§Ã¢â‚¬Å¾Ã‚Â¶ÃƒÂ¤Ã‚Â¼Ã‚Â ÃƒÂ©Ã¢â?šÂ¬Ã‚ÂÃƒÂ¦Ã…â?™Ã¢â‚¬Â¡ÃƒÂ¤Ã‚??
        .sck_reg (sck_reg) // 1MHz clk ÃƒÂ©Ã‚Â©Ã‚Â¬ÃƒÂ¤Ã‚Â¸Ã‚ÂÃƒÂ¥Ã‚ÂÃ…â€œÃƒÂ¨Ã‚Â¹Ã¢â‚¬Å¾ÃƒÂ¥Ã‚??
    ); // ÃƒÂ¦Ã¢â€šÂ¬Ã…Â½ÃƒÂ¤Ã‚Â¹Ã‹â? ÃƒÂ¥Ã‚Â°Ã??ËœÃƒÂ¤Ã‚ÂºÃ¢?Â ÃƒÂ¤Ã‚Â¸Ã‚ÂªmosiÃƒÂ¥Ã¢â‚¬Â¢Ã…Â Ã???Ã¢â‚¬Å¡Ã???Ã¢â‚¬Å¡Ã????
    
    wire spi_send_init;
    wire [7:0]spi_data_init;
    wire dc_init;
    wire init_done;
    
    oled_init oled_init
    (
        .send_done  (spi_send_done), // from spi_master
        .spi_send   (spi_send_init),
        .spi_data   (spi_data_init),
        .clk        (sck_reg), // from spi_master
        .init_done  (init_done),
        .dc         (dc_init), 
        .reset      (reset) // !reset_n
    );
    
    wire spi_send_write;
    wire [7:0]spi_data_write;
    wire dc_write;
    wire write_done;
    reg [7:0]write_data;
    reg [7:0]set_pos_x_reg=0,set_pos_y_reg=0;
    wire[7:0]set_pos_x,set_pos_y;
    reg write_start;

	assign set_pos_x = set_pos_x_reg;
    assign set_pos_y = set_pos_y_reg;
    
    oled_write_data oled_write_data(
        .send_done  (spi_send_done), // from spi_master
        .spi_send   (spi_send_write),
        .spi_data   (spi_data_write),
        .clk        (sck_reg), // from spi_master
        .dc         (dc_write),
        .write_start(write_start),
        .write_done (write_done),
        .write_data (write_data),
        .set_pos_x  (set_pos_x),
        .set_pos_y  (set_pos_y),
        .reset  (reset) // !reset_n
    );    
    
    wire spi_send_clear;
    wire [7:0]spi_data_clear;
    wire dc_clear;
    reg clear_start;
    wire clear_done;    

    oled_clear oled_clear
    (
        .send_done  (spi_send_done), // from spi_master
        .spi_send   (spi_send_clear),
        .spi_data   (spi_data_clear),
        .clk        (sck_reg), // from spi_master
        .dc         (dc_clear),
        .clear_start(clear_start),
        .clear_done (clear_done),
        .reset  (reset) // !reset_n
    );
    

    wire clk_out_uart;
    clk_div_uart clk_div_uart
    (
    	.clk(clk),
    	.clk_out(clk_out_uart)
    );

    wire receive_ack;
    wire data_finish;
    wire[7:0] data_i;
    uart_rx uart_rx
    (
    	.clk(clk_out_uart),
    	.rxd(rxd),
    	.receive_ack(receive_ack),
    	.data_i(data_i),
    	.data_finish(data_finish)
    );


    wire clk_out_50M;
    clk_div_50M clk_div_50M 
    (
        .clk(clk),
        .clk_out(clk_out_50M)
    );

    wire sram_selec;
    wire sram_write;
    wire sram_read;
    wire[15:0] data_wr_in;
    wire[15:0] data_wr_out;
    wire[18:0] addr_wr;
    sram_ctrl sram_ctrl(
        .clk(clk_out_50M),
        .rst_n(1),

        .selec(sram_selec),
        .write(sram_write),
        .read(sram_read),
        .data_wr_in(data_wr_in),
        .data_wr_out(data_wr_out),
        .addr_wr(addr_wr),

        .sram_data(sram_data),
        .sram_addr(sram_addr),
        .sram_oe_r(sram_oe_r),
        .sram_ce_r(sram_ce_r),
        .sram_we_r(sram_we_r),
        .sram_ub_r(sram_ub_r),
        .sram_lb_r(sram_lb_r)
    );


    wire sram_write_start;
    wire sram_write_read;
    wire sram_write_write;
    wire sram_write_selec;
    wire [15:0] write_data_wr;
    wire [18:0] write_addr_wr;
    wire sram_write_finish;
    wire[19:0] sram_write_count;
    sram_write_unit sram_write_unit(
        .clk(clk_out_uart),
        .sram_write_start(sram_write_start),

        .data_i(data_i),
        .receive_ack(receive_ack),

        .sram_write_selec(sram_write_selec),
        .sram_write_write(sram_write_write),
        .sram_write_read(sram_write_read),
        .sram_write_data(write_data_wr),
        .sram_write_addr(write_addr_wr),

        .sram_write_finish(sram_write_finish),
        .sram_write_count(sram_write_count)
    );


    wire sram_read_start;
    wire[7:0] data_after_chuli;
    wire sram_read_loadbytedone;
    wire sram_read_selec;
    wire sram_read_read;
    wire sram_read_write;
    wire [15:0] read_data_wr;
    wire [18:0] read_addr_wr;
    wire sram_read_finish;    
    wire [19:0] sram_read_count;
    wire read_pause;
    sram_read_unit sram_read_unit(
        .clk(sck_reg),
        .sram_read_start(sram_read_start),

        .write_done(write_done),
        .data_after_chuli(data_after_chuli),
        .sram_read_loadbytedone(sram_read_loadbytedone),

        .sram_read_selec(sram_read_selec),
        .sram_read_read(sram_read_read),
        .sram_read_write(sram_read_write),
        .data_from_sram(read_data_wr),
        .sram_read_addr(read_addr_wr),

        .sram_read_finish(sram_read_finish),
        .sram_read_count(sram_read_count),
        .read_pause(read_pause),
        .addr_reset(addr_reset)
    );
    
    assign showdelay = delay_signal;
    reg delay_signal=0;

    parameter zhenshu = 1100*7/5/2;
    parameter yimiaozhexiexia = 100_000_000;
    parameter duoshaoxiayizhen = yimiaozhexiexia / zhenshu;
    reg[26:0] zhencount = 0;
    always @ *
        if(zhencount>=duoshaoxiayizhen) begin
            delay_signal = 0;
        end
        else if(read_pause)
            delay_signal = 1;
    always @ (posedge clk)
        if(delay_signal && keepgoing)
            zhencount <= zhencount + 1;
        else begin
            zhencount <= 0;
        end

    localparam INIT = 0,
    		   CLEAR = 1,
    		   WAIT = 2,
    		   WRITE = 3,
    		   BADAPPLE_FINISH = 4,
               LOAD = 5,
               DELAY = 6;

    reg [5:0]cur_st=0,nxt_st=0;
    
    assign sram_read = cur_st==LOAD ? sram_write_read : sram_read_read;
    assign sram_write = cur_st==LOAD ? sram_write_write : sram_read_write;
    assign sram_selec = cur_st==LOAD ? sram_write_selec : sram_read_selec;
    assign addr_wr = cur_st==LOAD ? write_addr_wr : read_addr_wr;
    assign data_wr_in = write_data_wr;
    assign read_data_wr = data_wr_out;
    
    always@(posedge sck_reg)
        if(reset)
            cur_st<=INIT;
        else 
            cur_st<=nxt_st;
    always@(*)
    begin
        nxt_st=cur_st;
        case(cur_st) // ÃƒÂ¤Ã‚Â»?ÃƒÂ¤Ã‚Â¹Ã‹â€ ÃƒÂ¤Ã‚Â»Ã¢â?šÂ¬ÃƒÂ¤Ã‚Â¹Ã‹â? doneÃƒÂ¥Ã‚Â°Ã‚Â±ÃƒÂ¦Ã‹Å“Ã‚Â¯ÃƒÂ§Ã…Â Ã‚Â¶ÃƒÂ¦?Ã‚ÂÃƒÂ¥Ã‹â€ Ã¢â‚¬Â¡ÃƒÂ¦Ã‚ÂÃ‚Â¢ÃƒÂ§Ã…Â¡Ã¢?Å¾ÃƒÂ¤Ã‚Â¿Ã‚Â¡ÃƒÂ¥Ã‚ÂÃ‚?
            INIT:if(init_done)     nxt_st=CLEAR;
            CLEAR:if(clear_done)    nxt_st=LOAD;
            LOAD:if(sram_write_finish) nxt_st=WRITE;
            WAIT:/*if(sram_read_finish) nxt_st=BADAPPLE_FINISH;else if(sram_read_loadbytedone)*/ if(delay_signal)nxt_st=DELAY; else nxt_st=WRITE;
            WRITE:if(write_done)    nxt_st=WAIT;
            DELAY:if(!delay_signal) nxt_st=WRITE;
            BADAPPLE_FINISH:nxt_st=BADAPPLE_FINISH;
            default:nxt_st=BADAPPLE_FINISH;
        endcase
    end
    assign sram_write_start = cur_st==LOAD ? 1'b1 : 1'b0;
    assign sram_read_start = cur_st==WAIT || cur_st==WRITE ? 1'b1 : 1'b0;

    // åªæœ‰ä¸‹ä¸€ä¸ªçŠ¶æ€æ˜¯WRITEæ‰å¯åŠ?
   	always @ (posedge sram_read_loadbytedone) begin
        if(delay_signal) begin
            set_pos_x_reg <= 0;
            set_pos_y_reg <= 0;
        end
        else
       		if(set_pos_x_reg < 127) begin
       			set_pos_x_reg <= set_pos_x_reg + 1;
       		end
       		else begin
    			set_pos_x_reg <= 0;  
    			if(set_pos_y_reg < 7) begin
    	   			set_pos_y_reg <= set_pos_y_reg + 1;
    	   		end
    	   		else begin
    	   			set_pos_y_reg <= 0;
    	   		end			 			
       		end
   	end

    always@(*) begin
        if(reset) begin
            write_data=0;
            write_start=0;
        end
        else begin
            if(cur_st==WRITE) begin
                write_data=data_after_chuli;
                write_start=1;
            end        
            else begin
            	write_start=0;                        
           	end
        end
    end

    // clear_start
    always@(*)
        if(reset) clear_start=0;
        else if(cur_st==CLEAR) clear_start=1;
        else clear_start=0;
    
    // dc_in
    always@(*)
        if(reset)   dc_in=0;
        else if(cur_st==INIT)  dc_in=dc_init;
        else if(cur_st==CLEAR)  dc_in=dc_clear;
        else if(cur_st==WRITE)  dc_in=dc_write;
        else dc_in=0;
    
    // spi_data_out
    always@(*)
        if(reset)   spi_data_out=0;
        else if(cur_st==INIT)  spi_data_out=spi_data_init;
        else if(cur_st==CLEAR)  spi_data_out=spi_data_clear;
        else if(cur_st==WRITE)  spi_data_out=spi_data_write;
        else spi_data_out=0;
    
    // spi_send
    always@(*)
        if(reset) spi_send=0;
        else if(cur_st==INIT) spi_send=spi_send_init;
        else if(cur_st==CLEAR) spi_send=spi_send_clear;
        else if(cur_st==WRITE) spi_send=spi_send_write;
        else spi_send = 0;

//PORT IS OCCUPIED    // Debugå•å…ƒï¼Œé?šè¿‡ç¯æ¥åˆ¤æ–­å½“å‰çŠ¶æ??
    always@(*) begin
        case(cur_st) // ÃƒÂ¤Ã‚Â»?ÃƒÂ¤Ã‚Â¹Ã‹â€ ÃƒÂ¤Ã‚Â»Ã¢â?šÂ¬ÃƒÂ¤Ã‚Â¹Ã‹â? doneÃƒÂ¥Ã‚Â°Ã‚Â±ÃƒÂ¦Ã‹Å“Ã‚Â¯ÃƒÂ§Ã…Â Ã‚Â¶ÃƒÂ¦?Ã‚ÂÃƒÂ¥Ã‹â€ Ã¢â‚¬Â¡ÃƒÂ¦Ã‚ÂÃ‚Â¢ÃƒÂ§Ã…Â¡Ã¢?Å¾ÃƒÂ¤Ã‚Â¿Ã‚Â¡ÃƒÂ¥Ã‚ÂÃ‚?
            INIT:begin st_init=1;st_clear=0;st_wait=0;st_write=0;end
            CLEAR:begin st_init=1;st_clear=1;st_wait=0;st_write=0;end
            LOAD:begin st_init=0;st_clear=1;st_wait=0;st_write=0;end
            WAIT: begin st_init=0;st_clear=0;st_wait=1;st_write=0;end
            WRITE:begin st_init=0;st_clear=0;st_wait=0;st_write=1;end
            BADAPPLE_FINISH:begin st_init=1;st_clear=1;st_wait=1;st_write=1;end
            default:begin st_init=1;st_clear=0;st_wait=1;st_write=1;end
        endcase
    end
    wire[19:0] sram_count;
    assign sram_count = cur_st == LOAD ? sram_write_count : sram_read_count;
    super_stop_watch_test super_stop_watch_test(
        .showdata({4'b0,sram_count}),
        .en0(en0),
        .en1(en1),
        .sseg0(sseg0),
        .sseg1(sseg1) 
    );

endmodule
