
Controlador_Temperatura.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000024c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00010ccc  08000250  08000250  00001250  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004cc  08010f20  08010f20  00011f20  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080113ec  080113ec  000131d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080113ec  080113ec  000123ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080113f4  080113f4  000131d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080113f4  080113f4  000123f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080113f8  080113f8  000123f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  080113fc  00013000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000348  200001d4  080115d0  000131d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000051c  080115d0  0001351c  2**0
                  ALLOC
 11 .ARM.attributes 00000036  00000000  00000000  000131d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001a243  00000000  00000000  0001320a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003263  00000000  00000000  0002d44d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000014e8  00000000  00000000  000306b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001016  00000000  00000000  00031b98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00035db2  00000000  00000000  00032bae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001cc82  00000000  00000000  00068960  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0015718d  00000000  00000000  000855e2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001dc76f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006e10  00000000  00000000  001dc7b4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 000000e6  00000000  00000000  001e35c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000250 <__do_global_dtors_aux>:
 8000250:	b510      	push	{r4, lr}
 8000252:	4c05      	ldr	r4, [pc, #20]	@ (8000268 <__do_global_dtors_aux+0x18>)
 8000254:	7823      	ldrb	r3, [r4, #0]
 8000256:	b933      	cbnz	r3, 8000266 <__do_global_dtors_aux+0x16>
 8000258:	4b04      	ldr	r3, [pc, #16]	@ (800026c <__do_global_dtors_aux+0x1c>)
 800025a:	b113      	cbz	r3, 8000262 <__do_global_dtors_aux+0x12>
 800025c:	4804      	ldr	r0, [pc, #16]	@ (8000270 <__do_global_dtors_aux+0x20>)
 800025e:	f3af 8000 	nop.w
 8000262:	2301      	movs	r3, #1
 8000264:	7023      	strb	r3, [r4, #0]
 8000266:	bd10      	pop	{r4, pc}
 8000268:	200001d4 	.word	0x200001d4
 800026c:	00000000 	.word	0x00000000
 8000270:	08010f04 	.word	0x08010f04

08000274 <frame_dummy>:
 8000274:	b508      	push	{r3, lr}
 8000276:	4b03      	ldr	r3, [pc, #12]	@ (8000284 <frame_dummy+0x10>)
 8000278:	b11b      	cbz	r3, 8000282 <frame_dummy+0xe>
 800027a:	4903      	ldr	r1, [pc, #12]	@ (8000288 <frame_dummy+0x14>)
 800027c:	4803      	ldr	r0, [pc, #12]	@ (800028c <frame_dummy+0x18>)
 800027e:	f3af 8000 	nop.w
 8000282:	bd08      	pop	{r3, pc}
 8000284:	00000000 	.word	0x00000000
 8000288:	200001d8 	.word	0x200001d8
 800028c:	08010f04 	.word	0x08010f04

08000290 <strlen>:
 8000290:	4603      	mov	r3, r0
 8000292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000296:	2a00      	cmp	r2, #0
 8000298:	d1fb      	bne.n	8000292 <strlen+0x2>
 800029a:	1a18      	subs	r0, r3, r0
 800029c:	3801      	subs	r0, #1
 800029e:	4770      	bx	lr

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	@ 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2uiz>:
 8000bc8:	004a      	lsls	r2, r1, #1
 8000bca:	d211      	bcs.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bd0:	d211      	bcs.n	8000bf6 <__aeabi_d2uiz+0x2e>
 8000bd2:	d50d      	bpl.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d40e      	bmi.n	8000bfc <__aeabi_d2uiz+0x34>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	fa23 f002 	lsr.w	r0, r3, r2
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bfa:	d102      	bne.n	8000c02 <__aeabi_d2uiz+0x3a>
 8000bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8000c00:	4770      	bx	lr
 8000c02:	f04f 0000 	mov.w	r0, #0
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_d2f>:
 8000c08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c0c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c10:	bf24      	itt	cs
 8000c12:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c16:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c1a:	d90d      	bls.n	8000c38 <__aeabi_d2f+0x30>
 8000c1c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c20:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c24:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c28:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c2c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c30:	bf08      	it	eq
 8000c32:	f020 0001 	biceq.w	r0, r0, #1
 8000c36:	4770      	bx	lr
 8000c38:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c3c:	d121      	bne.n	8000c82 <__aeabi_d2f+0x7a>
 8000c3e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c42:	bfbc      	itt	lt
 8000c44:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c48:	4770      	bxlt	lr
 8000c4a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c4e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c52:	f1c2 0218 	rsb	r2, r2, #24
 8000c56:	f1c2 0c20 	rsb	ip, r2, #32
 8000c5a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c5e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c62:	bf18      	it	ne
 8000c64:	f040 0001 	orrne.w	r0, r0, #1
 8000c68:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c6c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c70:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c74:	ea40 000c 	orr.w	r0, r0, ip
 8000c78:	fa23 f302 	lsr.w	r3, r3, r2
 8000c7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c80:	e7cc      	b.n	8000c1c <__aeabi_d2f+0x14>
 8000c82:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c86:	d107      	bne.n	8000c98 <__aeabi_d2f+0x90>
 8000c88:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c8c:	bf1e      	ittt	ne
 8000c8e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c92:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c96:	4770      	bxne	lr
 8000c98:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c9c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ca0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop

08000ca8 <__aeabi_uldivmod>:
 8000ca8:	b953      	cbnz	r3, 8000cc0 <__aeabi_uldivmod+0x18>
 8000caa:	b94a      	cbnz	r2, 8000cc0 <__aeabi_uldivmod+0x18>
 8000cac:	2900      	cmp	r1, #0
 8000cae:	bf08      	it	eq
 8000cb0:	2800      	cmpeq	r0, #0
 8000cb2:	bf1c      	itt	ne
 8000cb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cbc:	f000 b9e6 	b.w	800108c <__aeabi_idiv0>
 8000cc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cc8:	f000 f83c 	bl	8000d44 <__udivmoddi4>
 8000ccc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cd4:	b004      	add	sp, #16
 8000cd6:	4770      	bx	lr

08000cd8 <__aeabi_d2lz>:
 8000cd8:	b538      	push	{r3, r4, r5, lr}
 8000cda:	2200      	movs	r2, #0
 8000cdc:	2300      	movs	r3, #0
 8000cde:	4604      	mov	r4, r0
 8000ce0:	460d      	mov	r5, r1
 8000ce2:	f7ff ff0b 	bl	8000afc <__aeabi_dcmplt>
 8000ce6:	b928      	cbnz	r0, 8000cf4 <__aeabi_d2lz+0x1c>
 8000ce8:	4620      	mov	r0, r4
 8000cea:	4629      	mov	r1, r5
 8000cec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cf0:	f000 b80a 	b.w	8000d08 <__aeabi_d2ulz>
 8000cf4:	4620      	mov	r0, r4
 8000cf6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cfa:	f000 f805 	bl	8000d08 <__aeabi_d2ulz>
 8000cfe:	4240      	negs	r0, r0
 8000d00:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d04:	bd38      	pop	{r3, r4, r5, pc}
 8000d06:	bf00      	nop

08000d08 <__aeabi_d2ulz>:
 8000d08:	b5d0      	push	{r4, r6, r7, lr}
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	4b0b      	ldr	r3, [pc, #44]	@ (8000d3c <__aeabi_d2ulz+0x34>)
 8000d0e:	4606      	mov	r6, r0
 8000d10:	460f      	mov	r7, r1
 8000d12:	f7ff fc81 	bl	8000618 <__aeabi_dmul>
 8000d16:	f7ff ff57 	bl	8000bc8 <__aeabi_d2uiz>
 8000d1a:	4604      	mov	r4, r0
 8000d1c:	f7ff fc02 	bl	8000524 <__aeabi_ui2d>
 8000d20:	2200      	movs	r2, #0
 8000d22:	4b07      	ldr	r3, [pc, #28]	@ (8000d40 <__aeabi_d2ulz+0x38>)
 8000d24:	f7ff fc78 	bl	8000618 <__aeabi_dmul>
 8000d28:	4602      	mov	r2, r0
 8000d2a:	460b      	mov	r3, r1
 8000d2c:	4630      	mov	r0, r6
 8000d2e:	4639      	mov	r1, r7
 8000d30:	f7ff faba 	bl	80002a8 <__aeabi_dsub>
 8000d34:	f7ff ff48 	bl	8000bc8 <__aeabi_d2uiz>
 8000d38:	4621      	mov	r1, r4
 8000d3a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d3c:	3df00000 	.word	0x3df00000
 8000d40:	41f00000 	.word	0x41f00000

08000d44 <__udivmoddi4>:
 8000d44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000d48:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8000d4a:	4688      	mov	r8, r1
 8000d4c:	4604      	mov	r4, r0
 8000d4e:	468e      	mov	lr, r1
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d14a      	bne.n	8000dea <__udivmoddi4+0xa6>
 8000d54:	428a      	cmp	r2, r1
 8000d56:	4617      	mov	r7, r2
 8000d58:	d95f      	bls.n	8000e1a <__udivmoddi4+0xd6>
 8000d5a:	fab2 f682 	clz	r6, r2
 8000d5e:	b14e      	cbz	r6, 8000d74 <__udivmoddi4+0x30>
 8000d60:	f1c6 0320 	rsb	r3, r6, #32
 8000d64:	fa01 fe06 	lsl.w	lr, r1, r6
 8000d68:	40b7      	lsls	r7, r6
 8000d6a:	40b4      	lsls	r4, r6
 8000d6c:	fa20 f303 	lsr.w	r3, r0, r3
 8000d70:	ea43 0e0e 	orr.w	lr, r3, lr
 8000d74:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000d78:	fa1f fc87 	uxth.w	ip, r7
 8000d7c:	0c23      	lsrs	r3, r4, #16
 8000d7e:	fbbe f1f8 	udiv	r1, lr, r8
 8000d82:	fb08 ee11 	mls	lr, r8, r1, lr
 8000d86:	fb01 f20c 	mul.w	r2, r1, ip
 8000d8a:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 8000d8e:	429a      	cmp	r2, r3
 8000d90:	d907      	bls.n	8000da2 <__udivmoddi4+0x5e>
 8000d92:	18fb      	adds	r3, r7, r3
 8000d94:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d98:	d202      	bcs.n	8000da0 <__udivmoddi4+0x5c>
 8000d9a:	429a      	cmp	r2, r3
 8000d9c:	f200 8154 	bhi.w	8001048 <__udivmoddi4+0x304>
 8000da0:	4601      	mov	r1, r0
 8000da2:	1a9b      	subs	r3, r3, r2
 8000da4:	b2a2      	uxth	r2, r4
 8000da6:	fbb3 f0f8 	udiv	r0, r3, r8
 8000daa:	fb08 3310 	mls	r3, r8, r0, r3
 8000dae:	fb00 fc0c 	mul.w	ip, r0, ip
 8000db2:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8000db6:	4594      	cmp	ip, r2
 8000db8:	d90b      	bls.n	8000dd2 <__udivmoddi4+0x8e>
 8000dba:	18ba      	adds	r2, r7, r2
 8000dbc:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dc0:	bf2c      	ite	cs
 8000dc2:	2401      	movcs	r4, #1
 8000dc4:	2400      	movcc	r4, #0
 8000dc6:	4594      	cmp	ip, r2
 8000dc8:	d902      	bls.n	8000dd0 <__udivmoddi4+0x8c>
 8000dca:	2c00      	cmp	r4, #0
 8000dcc:	f000 813f 	beq.w	800104e <__udivmoddi4+0x30a>
 8000dd0:	4618      	mov	r0, r3
 8000dd2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000dd6:	eba2 020c 	sub.w	r2, r2, ip
 8000dda:	2100      	movs	r1, #0
 8000ddc:	b11d      	cbz	r5, 8000de6 <__udivmoddi4+0xa2>
 8000dde:	40f2      	lsrs	r2, r6
 8000de0:	2300      	movs	r3, #0
 8000de2:	e9c5 2300 	strd	r2, r3, [r5]
 8000de6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000dea:	428b      	cmp	r3, r1
 8000dec:	d905      	bls.n	8000dfa <__udivmoddi4+0xb6>
 8000dee:	b10d      	cbz	r5, 8000df4 <__udivmoddi4+0xb0>
 8000df0:	e9c5 0100 	strd	r0, r1, [r5]
 8000df4:	2100      	movs	r1, #0
 8000df6:	4608      	mov	r0, r1
 8000df8:	e7f5      	b.n	8000de6 <__udivmoddi4+0xa2>
 8000dfa:	fab3 f183 	clz	r1, r3
 8000dfe:	2900      	cmp	r1, #0
 8000e00:	d14e      	bne.n	8000ea0 <__udivmoddi4+0x15c>
 8000e02:	4543      	cmp	r3, r8
 8000e04:	f0c0 8112 	bcc.w	800102c <__udivmoddi4+0x2e8>
 8000e08:	4282      	cmp	r2, r0
 8000e0a:	f240 810f 	bls.w	800102c <__udivmoddi4+0x2e8>
 8000e0e:	4608      	mov	r0, r1
 8000e10:	2d00      	cmp	r5, #0
 8000e12:	d0e8      	beq.n	8000de6 <__udivmoddi4+0xa2>
 8000e14:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e18:	e7e5      	b.n	8000de6 <__udivmoddi4+0xa2>
 8000e1a:	2a00      	cmp	r2, #0
 8000e1c:	f000 80ac 	beq.w	8000f78 <__udivmoddi4+0x234>
 8000e20:	fab2 f682 	clz	r6, r2
 8000e24:	2e00      	cmp	r6, #0
 8000e26:	f040 80bb 	bne.w	8000fa0 <__udivmoddi4+0x25c>
 8000e2a:	1a8b      	subs	r3, r1, r2
 8000e2c:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8000e30:	b2bc      	uxth	r4, r7
 8000e32:	2101      	movs	r1, #1
 8000e34:	0c02      	lsrs	r2, r0, #16
 8000e36:	b280      	uxth	r0, r0
 8000e38:	fbb3 fcfe 	udiv	ip, r3, lr
 8000e3c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000e40:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
 8000e44:	fb04 f20c 	mul.w	r2, r4, ip
 8000e48:	429a      	cmp	r2, r3
 8000e4a:	d90e      	bls.n	8000e6a <__udivmoddi4+0x126>
 8000e4c:	18fb      	adds	r3, r7, r3
 8000e4e:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e52:	bf2c      	ite	cs
 8000e54:	f04f 0901 	movcs.w	r9, #1
 8000e58:	f04f 0900 	movcc.w	r9, #0
 8000e5c:	429a      	cmp	r2, r3
 8000e5e:	d903      	bls.n	8000e68 <__udivmoddi4+0x124>
 8000e60:	f1b9 0f00 	cmp.w	r9, #0
 8000e64:	f000 80ec 	beq.w	8001040 <__udivmoddi4+0x2fc>
 8000e68:	46c4      	mov	ip, r8
 8000e6a:	1a9b      	subs	r3, r3, r2
 8000e6c:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e70:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e74:	fb04 f408 	mul.w	r4, r4, r8
 8000e78:	ea40 4203 	orr.w	r2, r0, r3, lsl #16
 8000e7c:	4294      	cmp	r4, r2
 8000e7e:	d90b      	bls.n	8000e98 <__udivmoddi4+0x154>
 8000e80:	18ba      	adds	r2, r7, r2
 8000e82:	f108 33ff 	add.w	r3, r8, #4294967295
 8000e86:	bf2c      	ite	cs
 8000e88:	2001      	movcs	r0, #1
 8000e8a:	2000      	movcc	r0, #0
 8000e8c:	4294      	cmp	r4, r2
 8000e8e:	d902      	bls.n	8000e96 <__udivmoddi4+0x152>
 8000e90:	2800      	cmp	r0, #0
 8000e92:	f000 80d1 	beq.w	8001038 <__udivmoddi4+0x2f4>
 8000e96:	4698      	mov	r8, r3
 8000e98:	1b12      	subs	r2, r2, r4
 8000e9a:	ea48 400c 	orr.w	r0, r8, ip, lsl #16
 8000e9e:	e79d      	b.n	8000ddc <__udivmoddi4+0x98>
 8000ea0:	f1c1 0620 	rsb	r6, r1, #32
 8000ea4:	408b      	lsls	r3, r1
 8000ea6:	fa08 f401 	lsl.w	r4, r8, r1
 8000eaa:	fa00 f901 	lsl.w	r9, r0, r1
 8000eae:	fa22 f706 	lsr.w	r7, r2, r6
 8000eb2:	fa28 f806 	lsr.w	r8, r8, r6
 8000eb6:	408a      	lsls	r2, r1
 8000eb8:	431f      	orrs	r7, r3
 8000eba:	fa20 f306 	lsr.w	r3, r0, r6
 8000ebe:	0c38      	lsrs	r0, r7, #16
 8000ec0:	4323      	orrs	r3, r4
 8000ec2:	fa1f fc87 	uxth.w	ip, r7
 8000ec6:	0c1c      	lsrs	r4, r3, #16
 8000ec8:	fbb8 fef0 	udiv	lr, r8, r0
 8000ecc:	fb00 881e 	mls	r8, r0, lr, r8
 8000ed0:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
 8000ed4:	fb0e f80c 	mul.w	r8, lr, ip
 8000ed8:	45a0      	cmp	r8, r4
 8000eda:	d90e      	bls.n	8000efa <__udivmoddi4+0x1b6>
 8000edc:	193c      	adds	r4, r7, r4
 8000ede:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000ee2:	bf2c      	ite	cs
 8000ee4:	f04f 0b01 	movcs.w	fp, #1
 8000ee8:	f04f 0b00 	movcc.w	fp, #0
 8000eec:	45a0      	cmp	r8, r4
 8000eee:	d903      	bls.n	8000ef8 <__udivmoddi4+0x1b4>
 8000ef0:	f1bb 0f00 	cmp.w	fp, #0
 8000ef4:	f000 80b8 	beq.w	8001068 <__udivmoddi4+0x324>
 8000ef8:	46d6      	mov	lr, sl
 8000efa:	eba4 0408 	sub.w	r4, r4, r8
 8000efe:	fa1f f883 	uxth.w	r8, r3
 8000f02:	fbb4 f3f0 	udiv	r3, r4, r0
 8000f06:	fb00 4413 	mls	r4, r0, r3, r4
 8000f0a:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f0e:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
 8000f12:	45a4      	cmp	ip, r4
 8000f14:	d90e      	bls.n	8000f34 <__udivmoddi4+0x1f0>
 8000f16:	193c      	adds	r4, r7, r4
 8000f18:	f103 30ff 	add.w	r0, r3, #4294967295
 8000f1c:	bf2c      	ite	cs
 8000f1e:	f04f 0801 	movcs.w	r8, #1
 8000f22:	f04f 0800 	movcc.w	r8, #0
 8000f26:	45a4      	cmp	ip, r4
 8000f28:	d903      	bls.n	8000f32 <__udivmoddi4+0x1ee>
 8000f2a:	f1b8 0f00 	cmp.w	r8, #0
 8000f2e:	f000 809f 	beq.w	8001070 <__udivmoddi4+0x32c>
 8000f32:	4603      	mov	r3, r0
 8000f34:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000f38:	eba4 040c 	sub.w	r4, r4, ip
 8000f3c:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f40:	4564      	cmp	r4, ip
 8000f42:	4673      	mov	r3, lr
 8000f44:	46e0      	mov	r8, ip
 8000f46:	d302      	bcc.n	8000f4e <__udivmoddi4+0x20a>
 8000f48:	d107      	bne.n	8000f5a <__udivmoddi4+0x216>
 8000f4a:	45f1      	cmp	r9, lr
 8000f4c:	d205      	bcs.n	8000f5a <__udivmoddi4+0x216>
 8000f4e:	ebbe 0302 	subs.w	r3, lr, r2
 8000f52:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f56:	3801      	subs	r0, #1
 8000f58:	46e0      	mov	r8, ip
 8000f5a:	b15d      	cbz	r5, 8000f74 <__udivmoddi4+0x230>
 8000f5c:	ebb9 0203 	subs.w	r2, r9, r3
 8000f60:	eb64 0408 	sbc.w	r4, r4, r8
 8000f64:	fa04 f606 	lsl.w	r6, r4, r6
 8000f68:	fa22 f301 	lsr.w	r3, r2, r1
 8000f6c:	40cc      	lsrs	r4, r1
 8000f6e:	431e      	orrs	r6, r3
 8000f70:	e9c5 6400 	strd	r6, r4, [r5]
 8000f74:	2100      	movs	r1, #0
 8000f76:	e736      	b.n	8000de6 <__udivmoddi4+0xa2>
 8000f78:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f7c:	0c01      	lsrs	r1, r0, #16
 8000f7e:	4614      	mov	r4, r2
 8000f80:	b280      	uxth	r0, r0
 8000f82:	4696      	mov	lr, r2
 8000f84:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8000f88:	2620      	movs	r6, #32
 8000f8a:	4690      	mov	r8, r2
 8000f8c:	ea40 4301 	orr.w	r3, r0, r1, lsl #16
 8000f90:	4610      	mov	r0, r2
 8000f92:	fbb1 f1f2 	udiv	r1, r1, r2
 8000f96:	eba3 0308 	sub.w	r3, r3, r8
 8000f9a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f9e:	e74b      	b.n	8000e38 <__udivmoddi4+0xf4>
 8000fa0:	40b7      	lsls	r7, r6
 8000fa2:	f1c6 0320 	rsb	r3, r6, #32
 8000fa6:	fa01 f206 	lsl.w	r2, r1, r6
 8000faa:	fa21 f803 	lsr.w	r8, r1, r3
 8000fae:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000fb2:	fa20 f303 	lsr.w	r3, r0, r3
 8000fb6:	b2bc      	uxth	r4, r7
 8000fb8:	40b0      	lsls	r0, r6
 8000fba:	4313      	orrs	r3, r2
 8000fbc:	0c02      	lsrs	r2, r0, #16
 8000fbe:	0c19      	lsrs	r1, r3, #16
 8000fc0:	b280      	uxth	r0, r0
 8000fc2:	fbb8 f9fe 	udiv	r9, r8, lr
 8000fc6:	fb0e 8819 	mls	r8, lr, r9, r8
 8000fca:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8000fce:	fb09 f804 	mul.w	r8, r9, r4
 8000fd2:	4588      	cmp	r8, r1
 8000fd4:	d951      	bls.n	800107a <__udivmoddi4+0x336>
 8000fd6:	1879      	adds	r1, r7, r1
 8000fd8:	f109 3cff 	add.w	ip, r9, #4294967295
 8000fdc:	bf2c      	ite	cs
 8000fde:	f04f 0a01 	movcs.w	sl, #1
 8000fe2:	f04f 0a00 	movcc.w	sl, #0
 8000fe6:	4588      	cmp	r8, r1
 8000fe8:	d902      	bls.n	8000ff0 <__udivmoddi4+0x2ac>
 8000fea:	f1ba 0f00 	cmp.w	sl, #0
 8000fee:	d031      	beq.n	8001054 <__udivmoddi4+0x310>
 8000ff0:	eba1 0108 	sub.w	r1, r1, r8
 8000ff4:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ff8:	fb09 f804 	mul.w	r8, r9, r4
 8000ffc:	fb0e 1119 	mls	r1, lr, r9, r1
 8001000:	b29b      	uxth	r3, r3
 8001002:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8001006:	4543      	cmp	r3, r8
 8001008:	d235      	bcs.n	8001076 <__udivmoddi4+0x332>
 800100a:	18fb      	adds	r3, r7, r3
 800100c:	f109 31ff 	add.w	r1, r9, #4294967295
 8001010:	bf2c      	ite	cs
 8001012:	f04f 0a01 	movcs.w	sl, #1
 8001016:	f04f 0a00 	movcc.w	sl, #0
 800101a:	4543      	cmp	r3, r8
 800101c:	d2bb      	bcs.n	8000f96 <__udivmoddi4+0x252>
 800101e:	f1ba 0f00 	cmp.w	sl, #0
 8001022:	d1b8      	bne.n	8000f96 <__udivmoddi4+0x252>
 8001024:	f1a9 0102 	sub.w	r1, r9, #2
 8001028:	443b      	add	r3, r7
 800102a:	e7b4      	b.n	8000f96 <__udivmoddi4+0x252>
 800102c:	1a84      	subs	r4, r0, r2
 800102e:	eb68 0203 	sbc.w	r2, r8, r3
 8001032:	2001      	movs	r0, #1
 8001034:	4696      	mov	lr, r2
 8001036:	e6eb      	b.n	8000e10 <__udivmoddi4+0xcc>
 8001038:	443a      	add	r2, r7
 800103a:	f1a8 0802 	sub.w	r8, r8, #2
 800103e:	e72b      	b.n	8000e98 <__udivmoddi4+0x154>
 8001040:	f1ac 0c02 	sub.w	ip, ip, #2
 8001044:	443b      	add	r3, r7
 8001046:	e710      	b.n	8000e6a <__udivmoddi4+0x126>
 8001048:	3902      	subs	r1, #2
 800104a:	443b      	add	r3, r7
 800104c:	e6a9      	b.n	8000da2 <__udivmoddi4+0x5e>
 800104e:	443a      	add	r2, r7
 8001050:	3802      	subs	r0, #2
 8001052:	e6be      	b.n	8000dd2 <__udivmoddi4+0x8e>
 8001054:	eba7 0808 	sub.w	r8, r7, r8
 8001058:	f1a9 0c02 	sub.w	ip, r9, #2
 800105c:	4441      	add	r1, r8
 800105e:	fbb1 f9fe 	udiv	r9, r1, lr
 8001062:	fb09 f804 	mul.w	r8, r9, r4
 8001066:	e7c9      	b.n	8000ffc <__udivmoddi4+0x2b8>
 8001068:	f1ae 0e02 	sub.w	lr, lr, #2
 800106c:	443c      	add	r4, r7
 800106e:	e744      	b.n	8000efa <__udivmoddi4+0x1b6>
 8001070:	3b02      	subs	r3, #2
 8001072:	443c      	add	r4, r7
 8001074:	e75e      	b.n	8000f34 <__udivmoddi4+0x1f0>
 8001076:	4649      	mov	r1, r9
 8001078:	e78d      	b.n	8000f96 <__udivmoddi4+0x252>
 800107a:	eba1 0108 	sub.w	r1, r1, r8
 800107e:	46cc      	mov	ip, r9
 8001080:	fbb1 f9fe 	udiv	r9, r1, lr
 8001084:	fb09 f804 	mul.w	r8, r9, r4
 8001088:	e7b8      	b.n	8000ffc <__udivmoddi4+0x2b8>
 800108a:	bf00      	nop

0800108c <__aeabi_idiv0>:
 800108c:	4770      	bx	lr
 800108e:	bf00      	nop

08001090 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	b088      	sub	sp, #32
 8001094:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001096:	463b      	mov	r3, r7
 8001098:	2220      	movs	r2, #32
 800109a:	2100      	movs	r1, #0
 800109c:	4618      	mov	r0, r3
 800109e:	f00c fb36 	bl	800d70e <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80010a2:	4b2b      	ldr	r3, [pc, #172]	@ (8001150 <MX_ADC1_Init+0xc0>)
 80010a4:	4a2b      	ldr	r2, [pc, #172]	@ (8001154 <MX_ADC1_Init+0xc4>)
 80010a6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 80010a8:	4b29      	ldr	r3, [pc, #164]	@ (8001150 <MX_ADC1_Init+0xc0>)
 80010aa:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 80010ae:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80010b0:	4b27      	ldr	r3, [pc, #156]	@ (8001150 <MX_ADC1_Init+0xc0>)
 80010b2:	2200      	movs	r2, #0
 80010b4:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80010b6:	4b26      	ldr	r3, [pc, #152]	@ (8001150 <MX_ADC1_Init+0xc0>)
 80010b8:	2200      	movs	r2, #0
 80010ba:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80010bc:	4b24      	ldr	r3, [pc, #144]	@ (8001150 <MX_ADC1_Init+0xc0>)
 80010be:	2200      	movs	r2, #0
 80010c0:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80010c2:	4b23      	ldr	r3, [pc, #140]	@ (8001150 <MX_ADC1_Init+0xc0>)
 80010c4:	2204      	movs	r2, #4
 80010c6:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80010c8:	4b21      	ldr	r3, [pc, #132]	@ (8001150 <MX_ADC1_Init+0xc0>)
 80010ca:	2200      	movs	r2, #0
 80010cc:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80010ce:	4b20      	ldr	r3, [pc, #128]	@ (8001150 <MX_ADC1_Init+0xc0>)
 80010d0:	2200      	movs	r2, #0
 80010d2:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 80010d4:	4b1e      	ldr	r3, [pc, #120]	@ (8001150 <MX_ADC1_Init+0xc0>)
 80010d6:	2201      	movs	r2, #1
 80010d8:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80010da:	4b1d      	ldr	r3, [pc, #116]	@ (8001150 <MX_ADC1_Init+0xc0>)
 80010dc:	2200      	movs	r2, #0
 80010de:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80010e2:	4b1b      	ldr	r3, [pc, #108]	@ (8001150 <MX_ADC1_Init+0xc0>)
 80010e4:	2200      	movs	r2, #0
 80010e6:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80010e8:	4b19      	ldr	r3, [pc, #100]	@ (8001150 <MX_ADC1_Init+0xc0>)
 80010ea:	2200      	movs	r2, #0
 80010ec:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80010ee:	4b18      	ldr	r3, [pc, #96]	@ (8001150 <MX_ADC1_Init+0xc0>)
 80010f0:	2200      	movs	r2, #0
 80010f2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hadc1.Init.SamplingMode = ADC_SAMPLING_MODE_NORMAL;
 80010f6:	4b16      	ldr	r3, [pc, #88]	@ (8001150 <MX_ADC1_Init+0xc0>)
 80010f8:	2200      	movs	r2, #0
 80010fa:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80010fc:	4b14      	ldr	r3, [pc, #80]	@ (8001150 <MX_ADC1_Init+0xc0>)
 80010fe:	2200      	movs	r2, #0
 8001100:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 8001102:	4b13      	ldr	r3, [pc, #76]	@ (8001150 <MX_ADC1_Init+0xc0>)
 8001104:	2200      	movs	r2, #0
 8001106:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800110a:	4811      	ldr	r0, [pc, #68]	@ (8001150 <MX_ADC1_Init+0xc0>)
 800110c:	f001 fa34 	bl	8002578 <HAL_ADC_Init>
 8001110:	4603      	mov	r3, r0
 8001112:	2b00      	cmp	r3, #0
 8001114:	d001      	beq.n	800111a <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 8001116:	f000 fa27 	bl	8001568 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 800111a:	4b0f      	ldr	r3, [pc, #60]	@ (8001158 <MX_ADC1_Init+0xc8>)
 800111c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800111e:	2306      	movs	r3, #6
 8001120:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8001122:	2300      	movs	r3, #0
 8001124:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001126:	237f      	movs	r3, #127	@ 0x7f
 8001128:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800112a:	2304      	movs	r3, #4
 800112c:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 800112e:	2300      	movs	r3, #0
 8001130:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001132:	463b      	mov	r3, r7
 8001134:	4619      	mov	r1, r3
 8001136:	4806      	ldr	r0, [pc, #24]	@ (8001150 <MX_ADC1_Init+0xc0>)
 8001138:	f001 fd46 	bl	8002bc8 <HAL_ADC_ConfigChannel>
 800113c:	4603      	mov	r3, r0
 800113e:	2b00      	cmp	r3, #0
 8001140:	d001      	beq.n	8001146 <MX_ADC1_Init+0xb6>
  {
    Error_Handler();
 8001142:	f000 fa11 	bl	8001568 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001146:	bf00      	nop
 8001148:	3720      	adds	r7, #32
 800114a:	46bd      	mov	sp, r7
 800114c:	bd80      	pop	{r7, pc}
 800114e:	bf00      	nop
 8001150:	200001f0 	.word	0x200001f0
 8001154:	42028000 	.word	0x42028000
 8001158:	0c900008 	.word	0x0c900008

0800115c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800115c:	b580      	push	{r7, lr}
 800115e:	b0cc      	sub	sp, #304	@ 0x130
 8001160:	af00      	add	r7, sp, #0
 8001162:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001166:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800116a:	6018      	str	r0, [r3, #0]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800116c:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 8001170:	2200      	movs	r2, #0
 8001172:	601a      	str	r2, [r3, #0]
 8001174:	605a      	str	r2, [r3, #4]
 8001176:	609a      	str	r2, [r3, #8]
 8001178:	60da      	str	r2, [r3, #12]
 800117a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800117c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001180:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8001184:	4618      	mov	r0, r3
 8001186:	f44f 7384 	mov.w	r3, #264	@ 0x108
 800118a:	461a      	mov	r2, r3
 800118c:	2100      	movs	r1, #0
 800118e:	f00c fabe 	bl	800d70e <memset>
  if(adcHandle->Instance==ADC1)
 8001192:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001196:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	4a30      	ldr	r2, [pc, #192]	@ (8001260 <HAL_ADC_MspInit+0x104>)
 80011a0:	4293      	cmp	r3, r2
 80011a2:	d157      	bne.n	8001254 <HAL_ADC_MspInit+0xf8>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADCDAC;
 80011a4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80011a8:	f5a3 7190 	sub.w	r1, r3, #288	@ 0x120
 80011ac:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 80011b0:	f04f 0300 	mov.w	r3, #0
 80011b4:	e9c1 2300 	strd	r2, r3, [r1]
    PeriphClkInitStruct.AdcDacClockSelection = RCC_ADCDACCLKSOURCE_HCLK;
 80011b8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80011bc:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80011c0:	2200      	movs	r2, #0
 80011c2:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80011c6:	f107 0310 	add.w	r3, r7, #16
 80011ca:	4618      	mov	r0, r3
 80011cc:	f003 fcf6 	bl	8004bbc <HAL_RCCEx_PeriphCLKConfig>
 80011d0:	4603      	mov	r3, r0
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d001      	beq.n	80011da <HAL_ADC_MspInit+0x7e>
    {
      Error_Handler();
 80011d6:	f000 f9c7 	bl	8001568 <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 80011da:	4b22      	ldr	r3, [pc, #136]	@ (8001264 <HAL_ADC_MspInit+0x108>)
 80011dc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80011e0:	4a20      	ldr	r2, [pc, #128]	@ (8001264 <HAL_ADC_MspInit+0x108>)
 80011e2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80011e6:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80011ea:	4b1e      	ldr	r3, [pc, #120]	@ (8001264 <HAL_ADC_MspInit+0x108>)
 80011ec:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80011f0:	f403 6280 	and.w	r2, r3, #1024	@ 0x400
 80011f4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80011f8:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 80011fc:	601a      	str	r2, [r3, #0]
 80011fe:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001202:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8001206:	681b      	ldr	r3, [r3, #0]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001208:	4b16      	ldr	r3, [pc, #88]	@ (8001264 <HAL_ADC_MspInit+0x108>)
 800120a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800120e:	4a15      	ldr	r2, [pc, #84]	@ (8001264 <HAL_ADC_MspInit+0x108>)
 8001210:	f043 0301 	orr.w	r3, r3, #1
 8001214:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001218:	4b12      	ldr	r3, [pc, #72]	@ (8001264 <HAL_ADC_MspInit+0x108>)
 800121a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800121e:	f003 0201 	and.w	r2, r3, #1
 8001222:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001226:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800122a:	601a      	str	r2, [r3, #0]
 800122c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001230:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8001234:	681b      	ldr	r3, [r3, #0]
    /**ADC1 GPIO Configuration
    PA6     ------> ADC1_INP3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001236:	2340      	movs	r3, #64	@ 0x40
 8001238:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800123c:	2303      	movs	r3, #3
 800123e:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001242:	2300      	movs	r3, #0
 8001244:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001248:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 800124c:	4619      	mov	r1, r3
 800124e:	4806      	ldr	r0, [pc, #24]	@ (8001268 <HAL_ADC_MspInit+0x10c>)
 8001250:	f002 fbcc 	bl	80039ec <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8001254:	bf00      	nop
 8001256:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800125a:	46bd      	mov	sp, r7
 800125c:	bd80      	pop	{r7, pc}
 800125e:	bf00      	nop
 8001260:	42028000 	.word	0x42028000
 8001264:	44020c00 	.word	0x44020c00
 8001268:	42020000 	.word	0x42020000

0800126c <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Pinout Configuration
*/
void MX_GPIO_Init(void)
{
 800126c:	b480      	push	{r7}
 800126e:	b085      	sub	sp, #20
 8001270:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001272:	4b19      	ldr	r3, [pc, #100]	@ (80012d8 <MX_GPIO_Init+0x6c>)
 8001274:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001278:	4a17      	ldr	r2, [pc, #92]	@ (80012d8 <MX_GPIO_Init+0x6c>)
 800127a:	f043 0301 	orr.w	r3, r3, #1
 800127e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001282:	4b15      	ldr	r3, [pc, #84]	@ (80012d8 <MX_GPIO_Init+0x6c>)
 8001284:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001288:	f003 0301 	and.w	r3, r3, #1
 800128c:	60fb      	str	r3, [r7, #12]
 800128e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001290:	4b11      	ldr	r3, [pc, #68]	@ (80012d8 <MX_GPIO_Init+0x6c>)
 8001292:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001296:	4a10      	ldr	r2, [pc, #64]	@ (80012d8 <MX_GPIO_Init+0x6c>)
 8001298:	f043 0308 	orr.w	r3, r3, #8
 800129c:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80012a0:	4b0d      	ldr	r3, [pc, #52]	@ (80012d8 <MX_GPIO_Init+0x6c>)
 80012a2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80012a6:	f003 0308 	and.w	r3, r3, #8
 80012aa:	60bb      	str	r3, [r7, #8]
 80012ac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80012ae:	4b0a      	ldr	r3, [pc, #40]	@ (80012d8 <MX_GPIO_Init+0x6c>)
 80012b0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80012b4:	4a08      	ldr	r2, [pc, #32]	@ (80012d8 <MX_GPIO_Init+0x6c>)
 80012b6:	f043 0304 	orr.w	r3, r3, #4
 80012ba:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80012be:	4b06      	ldr	r3, [pc, #24]	@ (80012d8 <MX_GPIO_Init+0x6c>)
 80012c0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80012c4:	f003 0304 	and.w	r3, r3, #4
 80012c8:	607b      	str	r3, [r7, #4]
 80012ca:	687b      	ldr	r3, [r7, #4]

}
 80012cc:	bf00      	nop
 80012ce:	3714      	adds	r7, #20
 80012d0:	46bd      	mov	sp, r7
 80012d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d6:	4770      	bx	lr
 80012d8:	44020c00 	.word	0x44020c00

080012dc <MX_ICACHE_Init>:

/* USER CODE END 0 */

/* ICACHE init function */
void MX_ICACHE_Init(void)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	af00      	add	r7, sp, #0

  /* USER CODE END ICACHE_Init 1 */

  /** Enable instruction cache (default 2-ways set associative cache)
  */
  if (HAL_ICACHE_Enable() != HAL_OK)
 80012e0:	f002 fce2 	bl	8003ca8 <HAL_ICACHE_Enable>
 80012e4:	4603      	mov	r3, r0
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d001      	beq.n	80012ee <MX_ICACHE_Init+0x12>
  {
    Error_Handler();
 80012ea:	f000 f93d 	bl	8001568 <Error_Handler>
  }
  /* USER CODE BEGIN ICACHE_Init 2 */

  /* USER CODE END ICACHE_Init 2 */

}
 80012ee:	bf00      	nop
 80012f0:	bd80      	pop	{r7, pc}
	...

080012f4 <calculaTemperatura>:
 * 	3. Converter o valor para tenso (V)
 *	4. Efetuar o clculo para converter para C (PROCESS VALUE)
 *	5. Para evitar valores discrepantes, ser feito uma mdia de 10 leituras
 */

float calculaTemperatura(){
 80012f4:	b580      	push	{r7, lr}
 80012f6:	b082      	sub	sp, #8
 80012f8:	af00      	add	r7, sp, #0

	float tensaoLM35 = 0.0f;
 80012fa:	f04f 0300 	mov.w	r3, #0
 80012fe:	607b      	str	r3, [r7, #4]

	for(int i = 0; i < NUM_MEDICOES; i++){
 8001300:	2300      	movs	r3, #0
 8001302:	603b      	str	r3, [r7, #0]
 8001304:	e017      	b.n	8001336 <calculaTemperatura+0x42>

		HAL_ADC_Start(&hadc1);
 8001306:	481f      	ldr	r0, [pc, #124]	@ (8001384 <calculaTemperatura+0x90>)
 8001308:	f001 fa8a 	bl	8002820 <HAL_ADC_Start>
		HAL_ADC_PollForConversion(&hadc1, ADC_1_TIMEOUT);
 800130c:	210a      	movs	r1, #10
 800130e:	481d      	ldr	r0, [pc, #116]	@ (8001384 <calculaTemperatura+0x90>)
 8001310:	f001 fb74 	bl	80029fc <HAL_ADC_PollForConversion>
		tensaoLM35 += ADCtoVolts(&hadc1);
 8001314:	481b      	ldr	r0, [pc, #108]	@ (8001384 <calculaTemperatura+0x90>)
 8001316:	f000 f83b 	bl	8001390 <ADCtoVolts>
 800131a:	eeb0 7a40 	vmov.f32	s14, s0
 800131e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001322:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001326:	edc7 7a01 	vstr	s15, [r7, #4]

		HAL_ADC_Stop(&hadc1);
 800132a:	4816      	ldr	r0, [pc, #88]	@ (8001384 <calculaTemperatura+0x90>)
 800132c:	f001 fb32 	bl	8002994 <HAL_ADC_Stop>
	for(int i = 0; i < NUM_MEDICOES; i++){
 8001330:	683b      	ldr	r3, [r7, #0]
 8001332:	3301      	adds	r3, #1
 8001334:	603b      	str	r3, [r7, #0]
 8001336:	683b      	ldr	r3, [r7, #0]
 8001338:	ee07 3a90 	vmov	s15, r3
 800133c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001340:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8001344:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001348:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800134c:	d4db      	bmi.n	8001306 <calculaTemperatura+0x12>
	}

	tensaoLM35 = tensaoLM35 / NUM_MEDICOES;
 800134e:	ed97 7a01 	vldr	s14, [r7, #4]
 8001352:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 8001356:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800135a:	edc7 7a01 	vstr	s15, [r7, #4]

	temperaturaAtual = tensaoLM35 * FATOR_CONVERSAO_LM35_VOLS;
 800135e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001362:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 8001388 <calculaTemperatura+0x94>
 8001366:	ee67 7a87 	vmul.f32	s15, s15, s14
 800136a:	4b08      	ldr	r3, [pc, #32]	@ (800138c <calculaTemperatura+0x98>)
 800136c:	edc3 7a00 	vstr	s15, [r3]

	return temperaturaAtual;
 8001370:	4b06      	ldr	r3, [pc, #24]	@ (800138c <calculaTemperatura+0x98>)
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	ee07 3a90 	vmov	s15, r3

}
 8001378:	eeb0 0a67 	vmov.f32	s0, s15
 800137c:	3708      	adds	r7, #8
 800137e:	46bd      	mov	sp, r7
 8001380:	bd80      	pop	{r7, pc}
 8001382:	bf00      	nop
 8001384:	200001f0 	.word	0x200001f0
 8001388:	42c80000 	.word	0x42c80000
 800138c:	20000258 	.word	0x20000258

08001390 <ADCtoVolts>:
 * 	  Helper da funo float calculaTemperatura();
 * 	  Basicamente dar um GetValue no canal de AD e
 * 	  Retornar o valor em volts
 */

float ADCtoVolts(ADC_HandleTypeDef *adc_channel){
 8001390:	b580      	push	{r7, lr}
 8001392:	b084      	sub	sp, #16
 8001394:	af00      	add	r7, sp, #0
 8001396:	6078      	str	r0, [r7, #4]

	float tensaoCalculada = 0;
 8001398:	f04f 0300 	mov.w	r3, #0
 800139c:	60fb      	str	r3, [r7, #12]
	valorLidoAD = HAL_ADC_GetValue(adc_channel);
 800139e:	6878      	ldr	r0, [r7, #4]
 80013a0:	f001 fc04 	bl	8002bac <HAL_ADC_GetValue>
 80013a4:	4603      	mov	r3, r0
 80013a6:	4a0d      	ldr	r2, [pc, #52]	@ (80013dc <ADCtoVolts+0x4c>)
 80013a8:	6013      	str	r3, [r2, #0]

	tensaoCalculada = (valorLidoAD * TENSAO_REFERENCIA_AD) / RESOLUCAO_ADC_LM35;
 80013aa:	4b0c      	ldr	r3, [pc, #48]	@ (80013dc <ADCtoVolts+0x4c>)
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	ee07 3a90 	vmov	s15, r3
 80013b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80013b6:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 80013e0 <ADCtoVolts+0x50>
 80013ba:	ee27 7a87 	vmul.f32	s14, s15, s14
 80013be:	eddf 6a09 	vldr	s13, [pc, #36]	@ 80013e4 <ADCtoVolts+0x54>
 80013c2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80013c6:	edc7 7a03 	vstr	s15, [r7, #12]

	return tensaoCalculada;
 80013ca:	68fb      	ldr	r3, [r7, #12]
 80013cc:	ee07 3a90 	vmov	s15, r3
}
 80013d0:	eeb0 0a67 	vmov.f32	s0, s15
 80013d4:	3710      	adds	r7, #16
 80013d6:	46bd      	mov	sp, r7
 80013d8:	bd80      	pop	{r7, pc}
 80013da:	bf00      	nop
 80013dc:	2000025c 	.word	0x2000025c
 80013e0:	40533333 	.word	0x40533333
 80013e4:	457ff000 	.word	0x457ff000

080013e8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	b088      	sub	sp, #32
 80013ec:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80013ee:	f000 fd41 	bl	8001e74 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80013f2:	f000 f847 	bl	8001484 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80013f6:	f7ff ff39 	bl	800126c <MX_GPIO_Init>
  MX_ADC1_Init();
 80013fa:	f7ff fe49 	bl	8001090 <MX_ADC1_Init>
  MX_ICACHE_Init();
 80013fe:	f7ff ff6d 	bl	80012dc <MX_ICACHE_Init>
  MX_USART3_UART_Init();
 8001402:	f000 fc33 	bl	8001c6c <MX_USART3_UART_Init>
  MX_TIM3_Init();
 8001406:	f000 fb7b 	bl	8001b00 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  nextion_init();
 800140a:	f000 f8b3 	bl	8001574 <nextion_init>
  char buffer_temperatura[20];
  PWM_Init(&htim3, TIM_CHANNEL_1);
 800140e:	2100      	movs	r1, #0
 8001410:	4817      	ldr	r0, [pc, #92]	@ (8001470 <main+0x88>)
 8001412:	f000 f96b 	bl	80016ec <PWM_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  HAL_Delay(2000);
 8001416:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800141a:	f000 fde9 	bl	8001ff0 <HAL_Delay>
	  calculaTemperatura();
 800141e:	f7ff ff69 	bl	80012f4 <calculaTemperatura>

	  memset(buffer_temperatura, 0, sizeof(buffer_temperatura));
 8001422:	1d3b      	adds	r3, r7, #4
 8001424:	2214      	movs	r2, #20
 8001426:	2100      	movs	r1, #0
 8001428:	4618      	mov	r0, r3
 800142a:	f00c f970 	bl	800d70e <memset>

	  snprintf(buffer_temperatura, sizeof(buffer_temperatura), "%.2f", temperaturaAtual);
 800142e:	4b11      	ldr	r3, [pc, #68]	@ (8001474 <main+0x8c>)
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	4618      	mov	r0, r3
 8001434:	f7ff f898 	bl	8000568 <__aeabi_f2d>
 8001438:	4602      	mov	r2, r0
 800143a:	460b      	mov	r3, r1
 800143c:	1d38      	adds	r0, r7, #4
 800143e:	e9cd 2300 	strd	r2, r3, [sp]
 8001442:	4a0d      	ldr	r2, [pc, #52]	@ (8001478 <main+0x90>)
 8001444:	2114      	movs	r1, #20
 8001446:	f00c f8c7 	bl	800d5d8 <sniprintf>

	  nextion_set_component_text(CAIXA_TEXTO_PV, buffer_temperatura);
 800144a:	1d3b      	adds	r3, r7, #4
 800144c:	4619      	mov	r1, r3
 800144e:	480b      	ldr	r0, [pc, #44]	@ (800147c <main+0x94>)
 8001450:	f000 f932 	bl	80016b8 <nextion_set_component_text>

	  //PWM_SetDutyCycle(duty_cicle);
	  PWM_Resistor_SetDutyCycle(duty_cicle);
 8001454:	4b0a      	ldr	r3, [pc, #40]	@ (8001480 <main+0x98>)
 8001456:	edd3 7a00 	vldr	s15, [r3]
 800145a:	eeb0 0a67 	vmov.f32	s0, s15
 800145e:	f000 f97f 	bl	8001760 <PWM_Resistor_SetDutyCycle>

	  HAL_Delay(2000);
 8001462:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001466:	f000 fdc3 	bl	8001ff0 <HAL_Delay>
	  HAL_Delay(2000);
 800146a:	bf00      	nop
 800146c:	e7d3      	b.n	8001416 <main+0x2e>
 800146e:	bf00      	nop
 8001470:	200002ec 	.word	0x200002ec
 8001474:	20000258 	.word	0x20000258
 8001478:	08010f20 	.word	0x08010f20
 800147c:	08010f28 	.word	0x08010f28
 8001480:	20000260 	.word	0x20000260

08001484 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001484:	b580      	push	{r7, lr}
 8001486:	b09c      	sub	sp, #112	@ 0x70
 8001488:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800148a:	f107 0320 	add.w	r3, r7, #32
 800148e:	2250      	movs	r2, #80	@ 0x50
 8001490:	2100      	movs	r1, #0
 8001492:	4618      	mov	r0, r3
 8001494:	f00c f93b 	bl	800d70e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001498:	f107 0308 	add.w	r3, r7, #8
 800149c:	2200      	movs	r2, #0
 800149e:	601a      	str	r2, [r3, #0]
 80014a0:	605a      	str	r2, [r3, #4]
 80014a2:	609a      	str	r2, [r3, #8]
 80014a4:	60da      	str	r2, [r3, #12]
 80014a6:	611a      	str	r2, [r3, #16]
 80014a8:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 80014aa:	4b2d      	ldr	r3, [pc, #180]	@ (8001560 <SystemClock_Config+0xdc>)
 80014ac:	691b      	ldr	r3, [r3, #16]
 80014ae:	4a2c      	ldr	r2, [pc, #176]	@ (8001560 <SystemClock_Config+0xdc>)
 80014b0:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 80014b4:	6113      	str	r3, [r2, #16]
 80014b6:	4b2a      	ldr	r3, [pc, #168]	@ (8001560 <SystemClock_Config+0xdc>)
 80014b8:	691b      	ldr	r3, [r3, #16]
 80014ba:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80014be:	607b      	str	r3, [r7, #4]
 80014c0:	687b      	ldr	r3, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80014c2:	bf00      	nop
 80014c4:	4b26      	ldr	r3, [pc, #152]	@ (8001560 <SystemClock_Config+0xdc>)
 80014c6:	695b      	ldr	r3, [r3, #20]
 80014c8:	f003 0308 	and.w	r3, r3, #8
 80014cc:	2b08      	cmp	r3, #8
 80014ce:	d1f9      	bne.n	80014c4 <SystemClock_Config+0x40>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_CSI;
 80014d0:	2310      	movs	r3, #16
 80014d2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.CSIState = RCC_CSI_ON;
 80014d4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80014d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.CSICalibrationValue = RCC_CSICALIBRATION_DEFAULT;
 80014da:	2320      	movs	r3, #32
 80014dc:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80014de:	2302      	movs	r3, #2
 80014e0:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLL1_SOURCE_CSI;
 80014e2:	2302      	movs	r3, #2
 80014e4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 1;
 80014e6:	2301      	movs	r3, #1
 80014e8:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 125;
 80014ea:	237d      	movs	r3, #125	@ 0x7d
 80014ec:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 80014ee:	2302      	movs	r3, #2
 80014f0:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80014f2:	2302      	movs	r3, #2
 80014f4:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80014f6:	2302      	movs	r3, #2
 80014f8:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1_VCIRANGE_2;
 80014fa:	2308      	movs	r3, #8
 80014fc:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1_VCORANGE_WIDE;
 80014fe:	2300      	movs	r3, #0
 8001500:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8001502:	2300      	movs	r3, #0
 8001504:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001506:	f107 0320 	add.w	r3, r7, #32
 800150a:	4618      	mov	r0, r3
 800150c:	f002 fbdc 	bl	8003cc8 <HAL_RCC_OscConfig>
 8001510:	4603      	mov	r3, r0
 8001512:	2b00      	cmp	r3, #0
 8001514:	d001      	beq.n	800151a <SystemClock_Config+0x96>
  {
    Error_Handler();
 8001516:	f000 f827 	bl	8001568 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800151a:	231f      	movs	r3, #31
 800151c:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800151e:	2303      	movs	r3, #3
 8001520:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001522:	2300      	movs	r3, #0
 8001524:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001526:	2300      	movs	r3, #0
 8001528:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800152a:	2300      	movs	r3, #0
 800152c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 800152e:	2300      	movs	r3, #0
 8001530:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001532:	f107 0308 	add.w	r3, r7, #8
 8001536:	2105      	movs	r1, #5
 8001538:	4618      	mov	r0, r3
 800153a:	f002 fffd 	bl	8004538 <HAL_RCC_ClockConfig>
 800153e:	4603      	mov	r3, r0
 8001540:	2b00      	cmp	r3, #0
 8001542:	d001      	beq.n	8001548 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001544:	f000 f810 	bl	8001568 <Error_Handler>
  }

  /** Configure the programming delay
  */
  __HAL_FLASH_SET_PROGRAM_DELAY(FLASH_PROGRAMMING_DELAY_2);
 8001548:	4b06      	ldr	r3, [pc, #24]	@ (8001564 <SystemClock_Config+0xe0>)
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8001550:	4a04      	ldr	r2, [pc, #16]	@ (8001564 <SystemClock_Config+0xe0>)
 8001552:	f043 0320 	orr.w	r3, r3, #32
 8001556:	6013      	str	r3, [r2, #0]
}
 8001558:	bf00      	nop
 800155a:	3770      	adds	r7, #112	@ 0x70
 800155c:	46bd      	mov	sp, r7
 800155e:	bd80      	pop	{r7, pc}
 8001560:	44020800 	.word	0x44020800
 8001564:	40022000 	.word	0x40022000

08001568 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001568:	b480      	push	{r7}
 800156a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800156c:	b672      	cpsid	i
}
 800156e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001570:	bf00      	nop
 8001572:	e7fd      	b.n	8001570 <Error_Handler+0x8>

08001574 <nextion_init>:

nextion_ihm_t nextion_ihm;

// inicializa a interface, deve ser chamada antes do envio de comandos.
void nextion_init()
{
 8001574:	b580      	push	{r7, lr}
 8001576:	af00      	add	r7, sp, #0
	HAL_UARTEx_ReceiveToIdle_IT(NX_UART, nextion_rx_buffer,
 8001578:	2280      	movs	r2, #128	@ 0x80
 800157a:	4909      	ldr	r1, [pc, #36]	@ (80015a0 <nextion_init+0x2c>)
 800157c:	4809      	ldr	r0, [pc, #36]	@ (80015a4 <nextion_init+0x30>)
 800157e:	f00b f856 	bl	800c62e <HAL_UARTEx_ReceiveToIdle_IT>
			sizeof(nextion_rx_buffer));

	nextion_ihm.active_page = -1;
 8001582:	4b09      	ldr	r3, [pc, #36]	@ (80015a8 <nextion_init+0x34>)
 8001584:	22ff      	movs	r2, #255	@ 0xff
 8001586:	701a      	strb	r2, [r3, #0]
	nextion_ihm.touch_event.component_id = -1;
 8001588:	4b07      	ldr	r3, [pc, #28]	@ (80015a8 <nextion_init+0x34>)
 800158a:	22ff      	movs	r2, #255	@ 0xff
 800158c:	709a      	strb	r2, [r3, #2]
	nextion_ihm.touch_event.event_type = -1;
 800158e:	4b06      	ldr	r3, [pc, #24]	@ (80015a8 <nextion_init+0x34>)
 8001590:	22ff      	movs	r2, #255	@ 0xff
 8001592:	70da      	strb	r2, [r3, #3]
	nextion_ihm.touch_event.page_id = -1;
 8001594:	4b04      	ldr	r3, [pc, #16]	@ (80015a8 <nextion_init+0x34>)
 8001596:	22ff      	movs	r2, #255	@ 0xff
 8001598:	705a      	strb	r2, [r3, #1]
}
 800159a:	bf00      	nop
 800159c:	bd80      	pop	{r7, pc}
 800159e:	bf00      	nop
 80015a0:	20000264 	.word	0x20000264
 80015a4:	20000338 	.word	0x20000338
 80015a8:	200002e4 	.word	0x200002e4

080015ac <nex_send_cmd>:

// envia comandos para a ihm, coloca o terminador ff ff ff de forma automtica ao final do comando.
void nex_send_cmd(const char *cmd)
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	b084      	sub	sp, #16
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(NX_UART, (uint8_t*) cmd, strlen(cmd), HAL_MAX_DELAY);
 80015b4:	6878      	ldr	r0, [r7, #4]
 80015b6:	f7fe fe6b 	bl	8000290 <strlen>
 80015ba:	4603      	mov	r3, r0
 80015bc:	b29a      	uxth	r2, r3
 80015be:	f04f 33ff 	mov.w	r3, #4294967295
 80015c2:	6879      	ldr	r1, [r7, #4]
 80015c4:	480d      	ldr	r0, [pc, #52]	@ (80015fc <nex_send_cmd+0x50>)
 80015c6:	f009 fc63 	bl	800ae90 <HAL_UART_Transmit>
	const uint8_t t[3] =
 80015ca:	4a0d      	ldr	r2, [pc, #52]	@ (8001600 <nex_send_cmd+0x54>)
 80015cc:	f107 030c 	add.w	r3, r7, #12
 80015d0:	6812      	ldr	r2, [r2, #0]
 80015d2:	4611      	mov	r1, r2
 80015d4:	8019      	strh	r1, [r3, #0]
 80015d6:	3302      	adds	r3, #2
 80015d8:	0c12      	lsrs	r2, r2, #16
 80015da:	701a      	strb	r2, [r3, #0]
	{ 0xFF, 0xFF, 0xFF };
	HAL_UART_Transmit(NX_UART, t, 3, HAL_MAX_DELAY);
 80015dc:	f107 010c 	add.w	r1, r7, #12
 80015e0:	f04f 33ff 	mov.w	r3, #4294967295
 80015e4:	2203      	movs	r2, #3
 80015e6:	4805      	ldr	r0, [pc, #20]	@ (80015fc <nex_send_cmd+0x50>)
 80015e8:	f009 fc52 	bl	800ae90 <HAL_UART_Transmit>
    HAL_Delay(1);
 80015ec:	2001      	movs	r0, #1
 80015ee:	f000 fcff 	bl	8001ff0 <HAL_Delay>
}
 80015f2:	bf00      	nop
 80015f4:	3710      	adds	r7, #16
 80015f6:	46bd      	mov	sp, r7
 80015f8:	bd80      	pop	{r7, pc}
 80015fa:	bf00      	nop
 80015fc:	20000338 	.word	0x20000338
 8001600:	08010f2c 	.word	0x08010f2c

08001604 <HAL_UARTEx_RxEventCallback>:
	nex_send_cmd("sendme");
}

// quando chegam novos dados na serial, este callback  chamado, os dados so processados, e o callback  reiniciado para permitir novas recepes
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8001604:	b580      	push	{r7, lr}
 8001606:	b082      	sub	sp, #8
 8001608:	af00      	add	r7, sp, #0
 800160a:	6078      	str	r0, [r7, #4]
 800160c:	460b      	mov	r3, r1
 800160e:	807b      	strh	r3, [r7, #2]
	// garante que a origem foi a ihm
	if (huart->Instance == NEXTION_UART.Instance && Size > 0)
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	681a      	ldr	r2, [r3, #0]
 8001614:	4b0a      	ldr	r3, [pc, #40]	@ (8001640 <HAL_UARTEx_RxEventCallback+0x3c>)
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	429a      	cmp	r2, r3
 800161a:	d10c      	bne.n	8001636 <HAL_UARTEx_RxEventCallback+0x32>
 800161c:	887b      	ldrh	r3, [r7, #2]
 800161e:	2b00      	cmp	r3, #0
 8001620:	d009      	beq.n	8001636 <HAL_UARTEx_RxEventCallback+0x32>
	{
		// Processa os dados recebidos
		nextion_parse_command(nextion_rx_buffer, Size);
 8001622:	887b      	ldrh	r3, [r7, #2]
 8001624:	4619      	mov	r1, r3
 8001626:	4807      	ldr	r0, [pc, #28]	@ (8001644 <HAL_UARTEx_RxEventCallback+0x40>)
 8001628:	f000 f80e 	bl	8001648 <nextion_parse_command>

		//  IMPORTANTE: Reinicia a recepo 
		HAL_UARTEx_ReceiveToIdle_IT(NX_UART, nextion_rx_buffer,
 800162c:	2280      	movs	r2, #128	@ 0x80
 800162e:	4905      	ldr	r1, [pc, #20]	@ (8001644 <HAL_UARTEx_RxEventCallback+0x40>)
 8001630:	4803      	ldr	r0, [pc, #12]	@ (8001640 <HAL_UARTEx_RxEventCallback+0x3c>)
 8001632:	f00a fffc 	bl	800c62e <HAL_UARTEx_ReceiveToIdle_IT>
				sizeof(nextion_rx_buffer));
	}
}
 8001636:	bf00      	nop
 8001638:	3708      	adds	r7, #8
 800163a:	46bd      	mov	sp, r7
 800163c:	bd80      	pop	{r7, pc}
 800163e:	bf00      	nop
 8001640:	20000338 	.word	0x20000338
 8001644:	20000264 	.word	0x20000264

08001648 <nextion_parse_command>:

// Funo para processar comandos Nextion
void nextion_parse_command(uint8_t *data, uint16_t size)
{
 8001648:	b480      	push	{r7}
 800164a:	b085      	sub	sp, #20
 800164c:	af00      	add	r7, sp, #0
 800164e:	6078      	str	r0, [r7, #4]
 8001650:	460b      	mov	r3, r1
 8001652:	807b      	strh	r3, [r7, #2]
	if (size < 1)
 8001654:	887b      	ldrh	r3, [r7, #2]
 8001656:	2b00      	cmp	r3, #0
 8001658:	d021      	beq.n	800169e <nextion_parse_command+0x56>
		return;

	uint8_t command = data[0]; //primeiro byte  sempre o comando
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	781b      	ldrb	r3, [r3, #0]
 800165e:	73fb      	strb	r3, [r7, #15]
	// consultar: https://wiki.iteadstudio.com/Nextion_Instruction_Set#page:_Refresh_page
	// para obter a lista de comandos validos

	switch (command)
 8001660:	7bfb      	ldrb	r3, [r7, #15]
 8001662:	2b65      	cmp	r3, #101	@ 0x65
 8001664:	d00b      	beq.n	800167e <nextion_parse_command+0x36>
 8001666:	2b66      	cmp	r3, #102	@ 0x66
 8001668:	d11e      	bne.n	80016a8 <nextion_parse_command+0x60>
	{
	case 0x66: //pagina atual - estrutura: 0x66 + Page ID
	{
		if (size >= 2)
 800166a:	887b      	ldrh	r3, [r7, #2]
 800166c:	2b01      	cmp	r3, #1
 800166e:	d918      	bls.n	80016a2 <nextion_parse_command+0x5a>
		{
			nextion_ihm.active_page = data[1];
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	3301      	adds	r3, #1
 8001674:	781b      	ldrb	r3, [r3, #0]
 8001676:	b25a      	sxtb	r2, r3
 8001678:	4b0e      	ldr	r3, [pc, #56]	@ (80016b4 <nextion_parse_command+0x6c>)
 800167a:	701a      	strb	r2, [r3, #0]
		}
		break;
 800167c:	e011      	b.n	80016a2 <nextion_parse_command+0x5a>
	}
	case 0x65: //// Touch Event - estrutura: 0x65 + Page ID + Component ID + Event (0x01 press, 0x00 release)
	{
		if (size >= 2)
 800167e:	887b      	ldrh	r3, [r7, #2]
 8001680:	2b01      	cmp	r3, #1
 8001682:	d910      	bls.n	80016a6 <nextion_parse_command+0x5e>
		{
			nextion_ihm.touch_event.page_id = data[1];
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	785a      	ldrb	r2, [r3, #1]
 8001688:	4b0a      	ldr	r3, [pc, #40]	@ (80016b4 <nextion_parse_command+0x6c>)
 800168a:	705a      	strb	r2, [r3, #1]
			nextion_ihm.touch_event.component_id = data[2];
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	789a      	ldrb	r2, [r3, #2]
 8001690:	4b08      	ldr	r3, [pc, #32]	@ (80016b4 <nextion_parse_command+0x6c>)
 8001692:	709a      	strb	r2, [r3, #2]
			nextion_ihm.touch_event.event_type = data[1];
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	785a      	ldrb	r2, [r3, #1]
 8001698:	4b06      	ldr	r3, [pc, #24]	@ (80016b4 <nextion_parse_command+0x6c>)
 800169a:	70da      	strb	r2, [r3, #3]
		}
		break;
 800169c:	e003      	b.n	80016a6 <nextion_parse_command+0x5e>
		return;
 800169e:	bf00      	nop
 80016a0:	e002      	b.n	80016a8 <nextion_parse_command+0x60>
		break;
 80016a2:	bf00      	nop
 80016a4:	e000      	b.n	80016a8 <nextion_parse_command+0x60>
		break;
 80016a6:	bf00      	nop
	}

	}
}
 80016a8:	3714      	adds	r7, #20
 80016aa:	46bd      	mov	sp, r7
 80016ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b0:	4770      	bx	lr
 80016b2:	bf00      	nop
 80016b4:	200002e4 	.word	0x200002e4

080016b8 <nextion_set_component_text>:
	snprintf(cmd, sizeof(cmd), "%s.bco=%lu", page_name, value);
	nex_send_cmd(cmd);
}

void nextion_set_component_text(const char *component, const char *text)
{
 80016b8:	b580      	push	{r7, lr}
 80016ba:	b092      	sub	sp, #72	@ 0x48
 80016bc:	af02      	add	r7, sp, #8
 80016be:	6078      	str	r0, [r7, #4]
 80016c0:	6039      	str	r1, [r7, #0]
	char cmd[50];
	snprintf(cmd, sizeof(cmd), "%s.txt=\"%s\"", component, text);
 80016c2:	f107 000c 	add.w	r0, r7, #12
 80016c6:	683b      	ldr	r3, [r7, #0]
 80016c8:	9300      	str	r3, [sp, #0]
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	4a06      	ldr	r2, [pc, #24]	@ (80016e8 <nextion_set_component_text+0x30>)
 80016ce:	2132      	movs	r1, #50	@ 0x32
 80016d0:	f00b ff82 	bl	800d5d8 <sniprintf>
	nex_send_cmd(cmd);
 80016d4:	f107 030c 	add.w	r3, r7, #12
 80016d8:	4618      	mov	r0, r3
 80016da:	f7ff ff67 	bl	80015ac <nex_send_cmd>
}
 80016de:	bf00      	nop
 80016e0:	3740      	adds	r7, #64	@ 0x40
 80016e2:	46bd      	mov	sp, r7
 80016e4:	bd80      	pop	{r7, pc}
 80016e6:	bf00      	nop
 80016e8:	08010f64 	.word	0x08010f64

080016ec <PWM_Init>:
 * 1. Inicializar o PWM indicado;
 * 2. Setar inicialmente o Duty Cicle para 0.
 * 3. Poder ser utilizado para ambos os PWMs, desde que o canal seja passado corretamente
 */

void PWM_Init(TIM_HandleTypeDef *htim, uint32_t canal){
 80016ec:	b580      	push	{r7, lr}
 80016ee:	b082      	sub	sp, #8
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	6078      	str	r0, [r7, #4]
 80016f4:	6039      	str	r1, [r7, #0]

	__HAL_TIM_SET_COMPARE(htim, canal, PWM_DUTY_CICLE_DESLIGADO); // Seta o Duty Cicle para 0
 80016f6:	683b      	ldr	r3, [r7, #0]
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d104      	bne.n	8001706 <PWM_Init+0x1a>
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	2200      	movs	r2, #0
 8001702:	635a      	str	r2, [r3, #52]	@ 0x34
 8001704:	e023      	b.n	800174e <PWM_Init+0x62>
 8001706:	683b      	ldr	r3, [r7, #0]
 8001708:	2b04      	cmp	r3, #4
 800170a:	d104      	bne.n	8001716 <PWM_Init+0x2a>
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	681a      	ldr	r2, [r3, #0]
 8001710:	2300      	movs	r3, #0
 8001712:	6393      	str	r3, [r2, #56]	@ 0x38
 8001714:	e01b      	b.n	800174e <PWM_Init+0x62>
 8001716:	683b      	ldr	r3, [r7, #0]
 8001718:	2b08      	cmp	r3, #8
 800171a:	d104      	bne.n	8001726 <PWM_Init+0x3a>
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	681a      	ldr	r2, [r3, #0]
 8001720:	2300      	movs	r3, #0
 8001722:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8001724:	e013      	b.n	800174e <PWM_Init+0x62>
 8001726:	683b      	ldr	r3, [r7, #0]
 8001728:	2b0c      	cmp	r3, #12
 800172a:	d104      	bne.n	8001736 <PWM_Init+0x4a>
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	681a      	ldr	r2, [r3, #0]
 8001730:	2300      	movs	r3, #0
 8001732:	6413      	str	r3, [r2, #64]	@ 0x40
 8001734:	e00b      	b.n	800174e <PWM_Init+0x62>
 8001736:	683b      	ldr	r3, [r7, #0]
 8001738:	2b10      	cmp	r3, #16
 800173a:	d104      	bne.n	8001746 <PWM_Init+0x5a>
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	681a      	ldr	r2, [r3, #0]
 8001740:	2300      	movs	r3, #0
 8001742:	6493      	str	r3, [r2, #72]	@ 0x48
 8001744:	e003      	b.n	800174e <PWM_Init+0x62>
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	681a      	ldr	r2, [r3, #0]
 800174a:	2300      	movs	r3, #0
 800174c:	64d3      	str	r3, [r2, #76]	@ 0x4c

	HAL_TIM_PWM_Start(htim, canal);
 800174e:	6839      	ldr	r1, [r7, #0]
 8001750:	6878      	ldr	r0, [r7, #4]
 8001752:	f008 fae3 	bl	8009d1c <HAL_TIM_PWM_Start>
}
 8001756:	bf00      	nop
 8001758:	3708      	adds	r7, #8
 800175a:	46bd      	mov	sp, r7
 800175c:	bd80      	pop	{r7, pc}
	...

08001760 <PWM_Resistor_SetDutyCycle>:
 * 1. Receber um valor de Duty Cicle do padro NEXTION
 * 2. Converter para o padro de 3.3V = VMAX para o resistor
 * 3. Aplicar o valor no CCR do Timer
 */

void PWM_Resistor_SetDutyCycle(float duty_percent_nextion){
 8001760:	b480      	push	{r7}
 8001762:	b087      	sub	sp, #28
 8001764:	af00      	add	r7, sp, #0
 8001766:	ed87 0a01 	vstr	s0, [r7, #4]

	float ccr_float = 0.0f;
 800176a:	f04f 0300 	mov.w	r3, #0
 800176e:	617b      	str	r3, [r7, #20]
	float duty_percent_real = 0.0f; // Necessrio ajustar para os valores possveis
 8001770:	f04f 0300 	mov.w	r3, #0
 8001774:	613b      	str	r3, [r7, #16]
	uint32_t ccr = 0;
 8001776:	2300      	movs	r3, #0
 8001778:	60fb      	str	r3, [r7, #12]
	uint32_t valor_arr = htim3.Instance->ARR;
 800177a:	4b21      	ldr	r3, [pc, #132]	@ (8001800 <PWM_Resistor_SetDutyCycle+0xa0>)
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001780:	60bb      	str	r3, [r7, #8]

	if(duty_percent_nextion > PWM_MAX)
 8001782:	edd7 7a01 	vldr	s15, [r7, #4]
 8001786:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 8001804 <PWM_Resistor_SetDutyCycle+0xa4>
 800178a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800178e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001792:	dd02      	ble.n	800179a <PWM_Resistor_SetDutyCycle+0x3a>
		duty_percent_nextion = PWM_MAX;
 8001794:	4b1c      	ldr	r3, [pc, #112]	@ (8001808 <PWM_Resistor_SetDutyCycle+0xa8>)
 8001796:	607b      	str	r3, [r7, #4]
 8001798:	e009      	b.n	80017ae <PWM_Resistor_SetDutyCycle+0x4e>
	else if(duty_percent_nextion < PWM_MIN)
 800179a:	edd7 7a01 	vldr	s15, [r7, #4]
 800179e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80017a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017a6:	d502      	bpl.n	80017ae <PWM_Resistor_SetDutyCycle+0x4e>
		duty_percent_nextion = PWM_MIN;
 80017a8:	f04f 0300 	mov.w	r3, #0
 80017ac:	607b      	str	r3, [r7, #4]

	duty_percent_real = (duty_percent_nextion * FATOR_CONVERSAO_DUTY_PWM_RESISTOR_NEXTION);
 80017ae:	edd7 7a01 	vldr	s15, [r7, #4]
 80017b2:	ed9f 7a16 	vldr	s14, [pc, #88]	@ 800180c <PWM_Resistor_SetDutyCycle+0xac>
 80017b6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80017ba:	edc7 7a04 	vstr	s15, [r7, #16]

	ccr_float = (duty_percent_real / 100.0f) * (valor_arr + 1);
 80017be:	edd7 7a04 	vldr	s15, [r7, #16]
 80017c2:	eddf 6a10 	vldr	s13, [pc, #64]	@ 8001804 <PWM_Resistor_SetDutyCycle+0xa4>
 80017c6:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80017ca:	68bb      	ldr	r3, [r7, #8]
 80017cc:	3301      	adds	r3, #1
 80017ce:	ee07 3a90 	vmov	s15, r3
 80017d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80017d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80017da:	edc7 7a05 	vstr	s15, [r7, #20]
	ccr = (uint32_t)(ccr_float); // Truncando o ccr para uint32_t
 80017de:	edd7 7a05 	vldr	s15, [r7, #20]
 80017e2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80017e6:	ee17 3a90 	vmov	r3, s15
 80017ea:	60fb      	str	r3, [r7, #12]

	htim3.Instance->CCR1 = ccr; // Atualiza o valor do CCR1 para termos o Duty Cicle correto.
 80017ec:	4b04      	ldr	r3, [pc, #16]	@ (8001800 <PWM_Resistor_SetDutyCycle+0xa0>)
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	68fa      	ldr	r2, [r7, #12]
 80017f2:	635a      	str	r2, [r3, #52]	@ 0x34

}
 80017f4:	bf00      	nop
 80017f6:	371c      	adds	r7, #28
 80017f8:	46bd      	mov	sp, r7
 80017fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017fe:	4770      	bx	lr
 8001800:	200002ec 	.word	0x200002ec
 8001804:	42c80000 	.word	0x42c80000
 8001808:	42c80000 	.word	0x42c80000
 800180c:	3e8ccccd 	.word	0x3e8ccccd

08001810 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001810:	b480      	push	{r7}
 8001812:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001814:	bf00      	nop
 8001816:	46bd      	mov	sp, r7
 8001818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800181c:	4770      	bx	lr

0800181e <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800181e:	b480      	push	{r7}
 8001820:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001822:	bf00      	nop
 8001824:	e7fd      	b.n	8001822 <NMI_Handler+0x4>

08001826 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001826:	b480      	push	{r7}
 8001828:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800182a:	bf00      	nop
 800182c:	e7fd      	b.n	800182a <HardFault_Handler+0x4>

0800182e <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800182e:	b480      	push	{r7}
 8001830:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001832:	bf00      	nop
 8001834:	e7fd      	b.n	8001832 <MemManage_Handler+0x4>

08001836 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001836:	b480      	push	{r7}
 8001838:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800183a:	bf00      	nop
 800183c:	e7fd      	b.n	800183a <BusFault_Handler+0x4>

0800183e <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800183e:	b480      	push	{r7}
 8001840:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001842:	bf00      	nop
 8001844:	e7fd      	b.n	8001842 <UsageFault_Handler+0x4>

08001846 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001846:	b480      	push	{r7}
 8001848:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800184a:	bf00      	nop
 800184c:	46bd      	mov	sp, r7
 800184e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001852:	4770      	bx	lr

08001854 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001854:	b480      	push	{r7}
 8001856:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001858:	bf00      	nop
 800185a:	46bd      	mov	sp, r7
 800185c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001860:	4770      	bx	lr

08001862 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001862:	b480      	push	{r7}
 8001864:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001866:	bf00      	nop
 8001868:	46bd      	mov	sp, r7
 800186a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800186e:	4770      	bx	lr

08001870 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001870:	b580      	push	{r7, lr}
 8001872:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001874:	f000 fb9c 	bl	8001fb0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001878:	bf00      	nop
 800187a:	bd80      	pop	{r7, pc}

0800187c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800187c:	b480      	push	{r7}
 800187e:	af00      	add	r7, sp, #0
  return 1;
 8001880:	2301      	movs	r3, #1
}
 8001882:	4618      	mov	r0, r3
 8001884:	46bd      	mov	sp, r7
 8001886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800188a:	4770      	bx	lr

0800188c <_kill>:

int _kill(int pid, int sig)
{
 800188c:	b580      	push	{r7, lr}
 800188e:	b082      	sub	sp, #8
 8001890:	af00      	add	r7, sp, #0
 8001892:	6078      	str	r0, [r7, #4]
 8001894:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001896:	f00b ff8d 	bl	800d7b4 <__errno>
 800189a:	4603      	mov	r3, r0
 800189c:	2216      	movs	r2, #22
 800189e:	601a      	str	r2, [r3, #0]
  return -1;
 80018a0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80018a4:	4618      	mov	r0, r3
 80018a6:	3708      	adds	r7, #8
 80018a8:	46bd      	mov	sp, r7
 80018aa:	bd80      	pop	{r7, pc}

080018ac <_exit>:

void _exit (int status)
{
 80018ac:	b580      	push	{r7, lr}
 80018ae:	b082      	sub	sp, #8
 80018b0:	af00      	add	r7, sp, #0
 80018b2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80018b4:	f04f 31ff 	mov.w	r1, #4294967295
 80018b8:	6878      	ldr	r0, [r7, #4]
 80018ba:	f7ff ffe7 	bl	800188c <_kill>
  while (1) {}    /* Make sure we hang here */
 80018be:	bf00      	nop
 80018c0:	e7fd      	b.n	80018be <_exit+0x12>

080018c2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80018c2:	b580      	push	{r7, lr}
 80018c4:	b086      	sub	sp, #24
 80018c6:	af00      	add	r7, sp, #0
 80018c8:	60f8      	str	r0, [r7, #12]
 80018ca:	60b9      	str	r1, [r7, #8]
 80018cc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018ce:	2300      	movs	r3, #0
 80018d0:	617b      	str	r3, [r7, #20]
 80018d2:	e00a      	b.n	80018ea <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80018d4:	f3af 8000 	nop.w
 80018d8:	4601      	mov	r1, r0
 80018da:	68bb      	ldr	r3, [r7, #8]
 80018dc:	1c5a      	adds	r2, r3, #1
 80018de:	60ba      	str	r2, [r7, #8]
 80018e0:	b2ca      	uxtb	r2, r1
 80018e2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018e4:	697b      	ldr	r3, [r7, #20]
 80018e6:	3301      	adds	r3, #1
 80018e8:	617b      	str	r3, [r7, #20]
 80018ea:	697a      	ldr	r2, [r7, #20]
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	429a      	cmp	r2, r3
 80018f0:	dbf0      	blt.n	80018d4 <_read+0x12>
  }

  return len;
 80018f2:	687b      	ldr	r3, [r7, #4]
}
 80018f4:	4618      	mov	r0, r3
 80018f6:	3718      	adds	r7, #24
 80018f8:	46bd      	mov	sp, r7
 80018fa:	bd80      	pop	{r7, pc}

080018fc <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80018fc:	b580      	push	{r7, lr}
 80018fe:	b086      	sub	sp, #24
 8001900:	af00      	add	r7, sp, #0
 8001902:	60f8      	str	r0, [r7, #12]
 8001904:	60b9      	str	r1, [r7, #8]
 8001906:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001908:	2300      	movs	r3, #0
 800190a:	617b      	str	r3, [r7, #20]
 800190c:	e009      	b.n	8001922 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800190e:	68bb      	ldr	r3, [r7, #8]
 8001910:	1c5a      	adds	r2, r3, #1
 8001912:	60ba      	str	r2, [r7, #8]
 8001914:	781b      	ldrb	r3, [r3, #0]
 8001916:	4618      	mov	r0, r3
 8001918:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800191c:	697b      	ldr	r3, [r7, #20]
 800191e:	3301      	adds	r3, #1
 8001920:	617b      	str	r3, [r7, #20]
 8001922:	697a      	ldr	r2, [r7, #20]
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	429a      	cmp	r2, r3
 8001928:	dbf1      	blt.n	800190e <_write+0x12>
  }
  return len;
 800192a:	687b      	ldr	r3, [r7, #4]
}
 800192c:	4618      	mov	r0, r3
 800192e:	3718      	adds	r7, #24
 8001930:	46bd      	mov	sp, r7
 8001932:	bd80      	pop	{r7, pc}

08001934 <_close>:

int _close(int file)
{
 8001934:	b480      	push	{r7}
 8001936:	b083      	sub	sp, #12
 8001938:	af00      	add	r7, sp, #0
 800193a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800193c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001940:	4618      	mov	r0, r3
 8001942:	370c      	adds	r7, #12
 8001944:	46bd      	mov	sp, r7
 8001946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800194a:	4770      	bx	lr

0800194c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800194c:	b480      	push	{r7}
 800194e:	b083      	sub	sp, #12
 8001950:	af00      	add	r7, sp, #0
 8001952:	6078      	str	r0, [r7, #4]
 8001954:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001956:	683b      	ldr	r3, [r7, #0]
 8001958:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800195c:	605a      	str	r2, [r3, #4]
  return 0;
 800195e:	2300      	movs	r3, #0
}
 8001960:	4618      	mov	r0, r3
 8001962:	370c      	adds	r7, #12
 8001964:	46bd      	mov	sp, r7
 8001966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800196a:	4770      	bx	lr

0800196c <_isatty>:

int _isatty(int file)
{
 800196c:	b480      	push	{r7}
 800196e:	b083      	sub	sp, #12
 8001970:	af00      	add	r7, sp, #0
 8001972:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001974:	2301      	movs	r3, #1
}
 8001976:	4618      	mov	r0, r3
 8001978:	370c      	adds	r7, #12
 800197a:	46bd      	mov	sp, r7
 800197c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001980:	4770      	bx	lr

08001982 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001982:	b480      	push	{r7}
 8001984:	b085      	sub	sp, #20
 8001986:	af00      	add	r7, sp, #0
 8001988:	60f8      	str	r0, [r7, #12]
 800198a:	60b9      	str	r1, [r7, #8]
 800198c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800198e:	2300      	movs	r3, #0
}
 8001990:	4618      	mov	r0, r3
 8001992:	3714      	adds	r7, #20
 8001994:	46bd      	mov	sp, r7
 8001996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800199a:	4770      	bx	lr

0800199c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800199c:	b580      	push	{r7, lr}
 800199e:	b086      	sub	sp, #24
 80019a0:	af00      	add	r7, sp, #0
 80019a2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80019a4:	4a14      	ldr	r2, [pc, #80]	@ (80019f8 <_sbrk+0x5c>)
 80019a6:	4b15      	ldr	r3, [pc, #84]	@ (80019fc <_sbrk+0x60>)
 80019a8:	1ad3      	subs	r3, r2, r3
 80019aa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80019ac:	697b      	ldr	r3, [r7, #20]
 80019ae:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80019b0:	4b13      	ldr	r3, [pc, #76]	@ (8001a00 <_sbrk+0x64>)
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d102      	bne.n	80019be <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80019b8:	4b11      	ldr	r3, [pc, #68]	@ (8001a00 <_sbrk+0x64>)
 80019ba:	4a12      	ldr	r2, [pc, #72]	@ (8001a04 <_sbrk+0x68>)
 80019bc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80019be:	4b10      	ldr	r3, [pc, #64]	@ (8001a00 <_sbrk+0x64>)
 80019c0:	681a      	ldr	r2, [r3, #0]
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	4413      	add	r3, r2
 80019c6:	693a      	ldr	r2, [r7, #16]
 80019c8:	429a      	cmp	r2, r3
 80019ca:	d207      	bcs.n	80019dc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80019cc:	f00b fef2 	bl	800d7b4 <__errno>
 80019d0:	4603      	mov	r3, r0
 80019d2:	220c      	movs	r2, #12
 80019d4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80019d6:	f04f 33ff 	mov.w	r3, #4294967295
 80019da:	e009      	b.n	80019f0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80019dc:	4b08      	ldr	r3, [pc, #32]	@ (8001a00 <_sbrk+0x64>)
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80019e2:	4b07      	ldr	r3, [pc, #28]	@ (8001a00 <_sbrk+0x64>)
 80019e4:	681a      	ldr	r2, [r3, #0]
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	4413      	add	r3, r2
 80019ea:	4a05      	ldr	r2, [pc, #20]	@ (8001a00 <_sbrk+0x64>)
 80019ec:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80019ee:	68fb      	ldr	r3, [r7, #12]
}
 80019f0:	4618      	mov	r0, r3
 80019f2:	3718      	adds	r7, #24
 80019f4:	46bd      	mov	sp, r7
 80019f6:	bd80      	pop	{r7, pc}
 80019f8:	200a0000 	.word	0x200a0000
 80019fc:	00000400 	.word	0x00000400
 8001a00:	200002e8 	.word	0x200002e8
 8001a04:	20000520 	.word	0x20000520

08001a08 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001a08:	b480      	push	{r7}
 8001a0a:	b083      	sub	sp, #12
 8001a0c:	af00      	add	r7, sp, #0
  uint32_t reg_opsr;

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001a0e:	4b35      	ldr	r3, [pc, #212]	@ (8001ae4 <SystemInit+0xdc>)
 8001a10:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001a14:	4a33      	ldr	r2, [pc, #204]	@ (8001ae4 <SystemInit+0xdc>)
 8001a16:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001a1a:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR = RCC_CR_HSION;
 8001a1e:	4b32      	ldr	r3, [pc, #200]	@ (8001ae8 <SystemInit+0xe0>)
 8001a20:	2201      	movs	r2, #1
 8001a22:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 8001a24:	4b30      	ldr	r3, [pc, #192]	@ (8001ae8 <SystemInit+0xe0>)
 8001a26:	2200      	movs	r2, #0
 8001a28:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 8001a2a:	4b2f      	ldr	r3, [pc, #188]	@ (8001ae8 <SystemInit+0xe0>)
 8001a2c:	2200      	movs	r2, #0
 8001a2e:	621a      	str	r2, [r3, #32]

  /* Reset HSEON, HSECSSON, HSEBYP, HSEEXT, HSIDIV, HSIKERON, CSION, CSIKERON, HSI48 and PLLxON bits */
#if defined(RCC_CR_PLL3ON)
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
 8001a30:	4b2d      	ldr	r3, [pc, #180]	@ (8001ae8 <SystemInit+0xe0>)
 8001a32:	681a      	ldr	r2, [r3, #0]
 8001a34:	492c      	ldr	r1, [pc, #176]	@ (8001ae8 <SystemInit+0xe0>)
 8001a36:	4b2d      	ldr	r3, [pc, #180]	@ (8001aec <SystemInit+0xe4>)
 8001a38:	4013      	ands	r3, r2
 8001a3a:	600b      	str	r3, [r1, #0]
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
               RCC_CR_CSION | RCC_CR_CSIKERON |RCC_CR_HSI48ON | RCC_CR_PLL1ON | RCC_CR_PLL2ON);
#endif

  /* Reset PLLxCFGR register */
  RCC->PLL1CFGR = 0U;
 8001a3c:	4b2a      	ldr	r3, [pc, #168]	@ (8001ae8 <SystemInit+0xe0>)
 8001a3e:	2200      	movs	r2, #0
 8001a40:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC->PLL2CFGR = 0U;
 8001a42:	4b29      	ldr	r3, [pc, #164]	@ (8001ae8 <SystemInit+0xe0>)
 8001a44:	2200      	movs	r2, #0
 8001a46:	62da      	str	r2, [r3, #44]	@ 0x2c
#if defined(RCC_CR_PLL3ON)
  RCC->PLL3CFGR = 0U;
 8001a48:	4b27      	ldr	r3, [pc, #156]	@ (8001ae8 <SystemInit+0xe0>)
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	631a      	str	r2, [r3, #48]	@ 0x30
#endif /* RCC_CR_PLL3ON */

  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280U;
 8001a4e:	4b26      	ldr	r3, [pc, #152]	@ (8001ae8 <SystemInit+0xe0>)
 8001a50:	4a27      	ldr	r2, [pc, #156]	@ (8001af0 <SystemInit+0xe8>)
 8001a52:	635a      	str	r2, [r3, #52]	@ 0x34
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000U;
 8001a54:	4b24      	ldr	r3, [pc, #144]	@ (8001ae8 <SystemInit+0xe0>)
 8001a56:	2200      	movs	r2, #0
 8001a58:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280U;
 8001a5a:	4b23      	ldr	r3, [pc, #140]	@ (8001ae8 <SystemInit+0xe0>)
 8001a5c:	4a24      	ldr	r2, [pc, #144]	@ (8001af0 <SystemInit+0xe8>)
 8001a5e:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL2FRACR register */
  RCC->PLL2FRACR = 0x00000000U;
 8001a60:	4b21      	ldr	r3, [pc, #132]	@ (8001ae8 <SystemInit+0xe0>)
 8001a62:	2200      	movs	r2, #0
 8001a64:	641a      	str	r2, [r3, #64]	@ 0x40
#if defined(RCC_CR_PLL3ON)
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280U;
 8001a66:	4b20      	ldr	r3, [pc, #128]	@ (8001ae8 <SystemInit+0xe0>)
 8001a68:	4a21      	ldr	r2, [pc, #132]	@ (8001af0 <SystemInit+0xe8>)
 8001a6a:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000U;
 8001a6c:	4b1e      	ldr	r3, [pc, #120]	@ (8001ae8 <SystemInit+0xe0>)
 8001a6e:	2200      	movs	r2, #0
 8001a70:	649a      	str	r2, [r3, #72]	@ 0x48
#endif /* RCC_CR_PLL3ON */

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 8001a72:	4b1d      	ldr	r3, [pc, #116]	@ (8001ae8 <SystemInit+0xe0>)
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	4a1c      	ldr	r2, [pc, #112]	@ (8001ae8 <SystemInit+0xe0>)
 8001a78:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001a7c:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 8001a7e:	4b1a      	ldr	r3, [pc, #104]	@ (8001ae8 <SystemInit+0xe0>)
 8001a80:	2200      	movs	r2, #0
 8001a82:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001a84:	4b17      	ldr	r3, [pc, #92]	@ (8001ae4 <SystemInit+0xdc>)
 8001a86:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001a8a:	609a      	str	r2, [r3, #8]
  #endif /* VECT_TAB_SRAM */

  /* Check OPSR register to verify if there is an ongoing swap or option bytes update interrupted by a reset */
  reg_opsr = FLASH->OPSR & FLASH_OPSR_CODE_OP;
 8001a8c:	4b19      	ldr	r3, [pc, #100]	@ (8001af4 <SystemInit+0xec>)
 8001a8e:	699b      	ldr	r3, [r3, #24]
 8001a90:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
 8001a94:	607b      	str	r3, [r7, #4]
  if ((reg_opsr == FLASH_OPSR_CODE_OP) || (reg_opsr == (FLASH_OPSR_CODE_OP_2 | FLASH_OPSR_CODE_OP_1)))
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	f1b3 4f60 	cmp.w	r3, #3758096384	@ 0xe0000000
 8001a9c:	d003      	beq.n	8001aa6 <SystemInit+0x9e>
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8001aa4:	d117      	bne.n	8001ad6 <SystemInit+0xce>
  {
    /* Check FLASH Option Control Register access */
    if ((FLASH->OPTCR & FLASH_OPTCR_OPTLOCK) != 0U)
 8001aa6:	4b13      	ldr	r3, [pc, #76]	@ (8001af4 <SystemInit+0xec>)
 8001aa8:	69db      	ldr	r3, [r3, #28]
 8001aaa:	f003 0301 	and.w	r3, r3, #1
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d005      	beq.n	8001abe <SystemInit+0xb6>
    {
      /* Authorizes the Option Byte registers programming */
      FLASH->OPTKEYR = 0x08192A3BU;
 8001ab2:	4b10      	ldr	r3, [pc, #64]	@ (8001af4 <SystemInit+0xec>)
 8001ab4:	4a10      	ldr	r2, [pc, #64]	@ (8001af8 <SystemInit+0xf0>)
 8001ab6:	60da      	str	r2, [r3, #12]
      FLASH->OPTKEYR = 0x4C5D6E7FU;
 8001ab8:	4b0e      	ldr	r3, [pc, #56]	@ (8001af4 <SystemInit+0xec>)
 8001aba:	4a10      	ldr	r2, [pc, #64]	@ (8001afc <SystemInit+0xf4>)
 8001abc:	60da      	str	r2, [r3, #12]
    }
    /* Launch the option bytes change operation */
    FLASH->OPTCR |= FLASH_OPTCR_OPTSTART;
 8001abe:	4b0d      	ldr	r3, [pc, #52]	@ (8001af4 <SystemInit+0xec>)
 8001ac0:	69db      	ldr	r3, [r3, #28]
 8001ac2:	4a0c      	ldr	r2, [pc, #48]	@ (8001af4 <SystemInit+0xec>)
 8001ac4:	f043 0302 	orr.w	r3, r3, #2
 8001ac8:	61d3      	str	r3, [r2, #28]

    /* Lock the FLASH Option Control Register access */
    FLASH->OPTCR |= FLASH_OPTCR_OPTLOCK;
 8001aca:	4b0a      	ldr	r3, [pc, #40]	@ (8001af4 <SystemInit+0xec>)
 8001acc:	69db      	ldr	r3, [r3, #28]
 8001ace:	4a09      	ldr	r2, [pc, #36]	@ (8001af4 <SystemInit+0xec>)
 8001ad0:	f043 0301 	orr.w	r3, r3, #1
 8001ad4:	61d3      	str	r3, [r2, #28]
  }
}
 8001ad6:	bf00      	nop
 8001ad8:	370c      	adds	r7, #12
 8001ada:	46bd      	mov	sp, r7
 8001adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae0:	4770      	bx	lr
 8001ae2:	bf00      	nop
 8001ae4:	e000ed00 	.word	0xe000ed00
 8001ae8:	44020c00 	.word	0x44020c00
 8001aec:	eae2eae3 	.word	0xeae2eae3
 8001af0:	01010280 	.word	0x01010280
 8001af4:	40022000 	.word	0x40022000
 8001af8:	08192a3b 	.word	0x08192a3b
 8001afc:	4c5d6e7f 	.word	0x4c5d6e7f

08001b00 <MX_TIM3_Init>:

TIM_HandleTypeDef htim3;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	b08a      	sub	sp, #40	@ 0x28
 8001b04:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b06:	f107 031c 	add.w	r3, r7, #28
 8001b0a:	2200      	movs	r2, #0
 8001b0c:	601a      	str	r2, [r3, #0]
 8001b0e:	605a      	str	r2, [r3, #4]
 8001b10:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001b12:	463b      	mov	r3, r7
 8001b14:	2200      	movs	r2, #0
 8001b16:	601a      	str	r2, [r3, #0]
 8001b18:	605a      	str	r2, [r3, #4]
 8001b1a:	609a      	str	r2, [r3, #8]
 8001b1c:	60da      	str	r2, [r3, #12]
 8001b1e:	611a      	str	r2, [r3, #16]
 8001b20:	615a      	str	r2, [r3, #20]
 8001b22:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001b24:	4b21      	ldr	r3, [pc, #132]	@ (8001bac <MX_TIM3_Init+0xac>)
 8001b26:	4a22      	ldr	r2, [pc, #136]	@ (8001bb0 <MX_TIM3_Init+0xb0>)
 8001b28:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 5-1;
 8001b2a:	4b20      	ldr	r3, [pc, #128]	@ (8001bac <MX_TIM3_Init+0xac>)
 8001b2c:	2204      	movs	r2, #4
 8001b2e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b30:	4b1e      	ldr	r3, [pc, #120]	@ (8001bac <MX_TIM3_Init+0xac>)
 8001b32:	2200      	movs	r2, #0
 8001b34:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 2499;
 8001b36:	4b1d      	ldr	r3, [pc, #116]	@ (8001bac <MX_TIM3_Init+0xac>)
 8001b38:	f640 12c3 	movw	r2, #2499	@ 0x9c3
 8001b3c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b3e:	4b1b      	ldr	r3, [pc, #108]	@ (8001bac <MX_TIM3_Init+0xac>)
 8001b40:	2200      	movs	r2, #0
 8001b42:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b44:	4b19      	ldr	r3, [pc, #100]	@ (8001bac <MX_TIM3_Init+0xac>)
 8001b46:	2200      	movs	r2, #0
 8001b48:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001b4a:	4818      	ldr	r0, [pc, #96]	@ (8001bac <MX_TIM3_Init+0xac>)
 8001b4c:	f008 f88e 	bl	8009c6c <HAL_TIM_PWM_Init>
 8001b50:	4603      	mov	r3, r0
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d001      	beq.n	8001b5a <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 8001b56:	f7ff fd07 	bl	8001568 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b5a:	2300      	movs	r3, #0
 8001b5c:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b5e:	2300      	movs	r3, #0
 8001b60:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001b62:	f107 031c 	add.w	r3, r7, #28
 8001b66:	4619      	mov	r1, r3
 8001b68:	4810      	ldr	r0, [pc, #64]	@ (8001bac <MX_TIM3_Init+0xac>)
 8001b6a:	f009 f871 	bl	800ac50 <HAL_TIMEx_MasterConfigSynchronization>
 8001b6e:	4603      	mov	r3, r0
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d001      	beq.n	8001b78 <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 8001b74:	f7ff fcf8 	bl	8001568 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001b78:	2360      	movs	r3, #96	@ 0x60
 8001b7a:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001b7c:	2300      	movs	r3, #0
 8001b7e:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001b80:	2300      	movs	r3, #0
 8001b82:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001b84:	2300      	movs	r3, #0
 8001b86:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001b88:	463b      	mov	r3, r7
 8001b8a:	2200      	movs	r2, #0
 8001b8c:	4619      	mov	r1, r3
 8001b8e:	4807      	ldr	r0, [pc, #28]	@ (8001bac <MX_TIM3_Init+0xac>)
 8001b90:	f008 fa24 	bl	8009fdc <HAL_TIM_PWM_ConfigChannel>
 8001b94:	4603      	mov	r3, r0
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d001      	beq.n	8001b9e <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 8001b9a:	f7ff fce5 	bl	8001568 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001b9e:	4803      	ldr	r0, [pc, #12]	@ (8001bac <MX_TIM3_Init+0xac>)
 8001ba0:	f000 f82a 	bl	8001bf8 <HAL_TIM_MspPostInit>

}
 8001ba4:	bf00      	nop
 8001ba6:	3728      	adds	r7, #40	@ 0x28
 8001ba8:	46bd      	mov	sp, r7
 8001baa:	bd80      	pop	{r7, pc}
 8001bac:	200002ec 	.word	0x200002ec
 8001bb0:	40000400 	.word	0x40000400

08001bb4 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8001bb4:	b480      	push	{r7}
 8001bb6:	b085      	sub	sp, #20
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM3)
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	4a0b      	ldr	r2, [pc, #44]	@ (8001bf0 <HAL_TIM_PWM_MspInit+0x3c>)
 8001bc2:	4293      	cmp	r3, r2
 8001bc4:	d10e      	bne.n	8001be4 <HAL_TIM_PWM_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001bc6:	4b0b      	ldr	r3, [pc, #44]	@ (8001bf4 <HAL_TIM_PWM_MspInit+0x40>)
 8001bc8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001bcc:	4a09      	ldr	r2, [pc, #36]	@ (8001bf4 <HAL_TIM_PWM_MspInit+0x40>)
 8001bce:	f043 0302 	orr.w	r3, r3, #2
 8001bd2:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8001bd6:	4b07      	ldr	r3, [pc, #28]	@ (8001bf4 <HAL_TIM_PWM_MspInit+0x40>)
 8001bd8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001bdc:	f003 0302 	and.w	r3, r3, #2
 8001be0:	60fb      	str	r3, [r7, #12]
 8001be2:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8001be4:	bf00      	nop
 8001be6:	3714      	adds	r7, #20
 8001be8:	46bd      	mov	sp, r7
 8001bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bee:	4770      	bx	lr
 8001bf0:	40000400 	.word	0x40000400
 8001bf4:	44020c00 	.word	0x44020c00

08001bf8 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001bf8:	b580      	push	{r7, lr}
 8001bfa:	b088      	sub	sp, #32
 8001bfc:	af00      	add	r7, sp, #0
 8001bfe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c00:	f107 030c 	add.w	r3, r7, #12
 8001c04:	2200      	movs	r2, #0
 8001c06:	601a      	str	r2, [r3, #0]
 8001c08:	605a      	str	r2, [r3, #4]
 8001c0a:	609a      	str	r2, [r3, #8]
 8001c0c:	60da      	str	r2, [r3, #12]
 8001c0e:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	4a12      	ldr	r2, [pc, #72]	@ (8001c60 <HAL_TIM_MspPostInit+0x68>)
 8001c16:	4293      	cmp	r3, r2
 8001c18:	d11e      	bne.n	8001c58 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c1a:	4b12      	ldr	r3, [pc, #72]	@ (8001c64 <HAL_TIM_MspPostInit+0x6c>)
 8001c1c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001c20:	4a10      	ldr	r2, [pc, #64]	@ (8001c64 <HAL_TIM_MspPostInit+0x6c>)
 8001c22:	f043 0304 	orr.w	r3, r3, #4
 8001c26:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001c2a:	4b0e      	ldr	r3, [pc, #56]	@ (8001c64 <HAL_TIM_MspPostInit+0x6c>)
 8001c2c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001c30:	f003 0304 	and.w	r3, r3, #4
 8001c34:	60bb      	str	r3, [r7, #8]
 8001c36:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PC6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001c38:	2340      	movs	r3, #64	@ 0x40
 8001c3a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c3c:	2302      	movs	r3, #2
 8001c3e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c40:	2300      	movs	r3, #0
 8001c42:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c44:	2300      	movs	r3, #0
 8001c46:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001c48:	2302      	movs	r3, #2
 8001c4a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c4c:	f107 030c 	add.w	r3, r7, #12
 8001c50:	4619      	mov	r1, r3
 8001c52:	4805      	ldr	r0, [pc, #20]	@ (8001c68 <HAL_TIM_MspPostInit+0x70>)
 8001c54:	f001 feca 	bl	80039ec <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001c58:	bf00      	nop
 8001c5a:	3720      	adds	r7, #32
 8001c5c:	46bd      	mov	sp, r7
 8001c5e:	bd80      	pop	{r7, pc}
 8001c60:	40000400 	.word	0x40000400
 8001c64:	44020c00 	.word	0x44020c00
 8001c68:	42020800 	.word	0x42020800

08001c6c <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001c70:	4b22      	ldr	r3, [pc, #136]	@ (8001cfc <MX_USART3_UART_Init+0x90>)
 8001c72:	4a23      	ldr	r2, [pc, #140]	@ (8001d00 <MX_USART3_UART_Init+0x94>)
 8001c74:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001c76:	4b21      	ldr	r3, [pc, #132]	@ (8001cfc <MX_USART3_UART_Init+0x90>)
 8001c78:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001c7c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001c7e:	4b1f      	ldr	r3, [pc, #124]	@ (8001cfc <MX_USART3_UART_Init+0x90>)
 8001c80:	2200      	movs	r2, #0
 8001c82:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001c84:	4b1d      	ldr	r3, [pc, #116]	@ (8001cfc <MX_USART3_UART_Init+0x90>)
 8001c86:	2200      	movs	r2, #0
 8001c88:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001c8a:	4b1c      	ldr	r3, [pc, #112]	@ (8001cfc <MX_USART3_UART_Init+0x90>)
 8001c8c:	2200      	movs	r2, #0
 8001c8e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001c90:	4b1a      	ldr	r3, [pc, #104]	@ (8001cfc <MX_USART3_UART_Init+0x90>)
 8001c92:	220c      	movs	r2, #12
 8001c94:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001c96:	4b19      	ldr	r3, [pc, #100]	@ (8001cfc <MX_USART3_UART_Init+0x90>)
 8001c98:	2200      	movs	r2, #0
 8001c9a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001c9c:	4b17      	ldr	r3, [pc, #92]	@ (8001cfc <MX_USART3_UART_Init+0x90>)
 8001c9e:	2200      	movs	r2, #0
 8001ca0:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001ca2:	4b16      	ldr	r3, [pc, #88]	@ (8001cfc <MX_USART3_UART_Init+0x90>)
 8001ca4:	2200      	movs	r2, #0
 8001ca6:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001ca8:	4b14      	ldr	r3, [pc, #80]	@ (8001cfc <MX_USART3_UART_Init+0x90>)
 8001caa:	2200      	movs	r2, #0
 8001cac:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001cae:	4b13      	ldr	r3, [pc, #76]	@ (8001cfc <MX_USART3_UART_Init+0x90>)
 8001cb0:	2200      	movs	r2, #0
 8001cb2:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001cb4:	4811      	ldr	r0, [pc, #68]	@ (8001cfc <MX_USART3_UART_Init+0x90>)
 8001cb6:	f009 f89b 	bl	800adf0 <HAL_UART_Init>
 8001cba:	4603      	mov	r3, r0
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d001      	beq.n	8001cc4 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8001cc0:	f7ff fc52 	bl	8001568 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001cc4:	2100      	movs	r1, #0
 8001cc6:	480d      	ldr	r0, [pc, #52]	@ (8001cfc <MX_USART3_UART_Init+0x90>)
 8001cc8:	f00a fc35 	bl	800c536 <HAL_UARTEx_SetTxFifoThreshold>
 8001ccc:	4603      	mov	r3, r0
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d001      	beq.n	8001cd6 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8001cd2:	f7ff fc49 	bl	8001568 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001cd6:	2100      	movs	r1, #0
 8001cd8:	4808      	ldr	r0, [pc, #32]	@ (8001cfc <MX_USART3_UART_Init+0x90>)
 8001cda:	f00a fc6a 	bl	800c5b2 <HAL_UARTEx_SetRxFifoThreshold>
 8001cde:	4603      	mov	r3, r0
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d001      	beq.n	8001ce8 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8001ce4:	f7ff fc40 	bl	8001568 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8001ce8:	4804      	ldr	r0, [pc, #16]	@ (8001cfc <MX_USART3_UART_Init+0x90>)
 8001cea:	f00a fbeb 	bl	800c4c4 <HAL_UARTEx_DisableFifoMode>
 8001cee:	4603      	mov	r3, r0
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d001      	beq.n	8001cf8 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8001cf4:	f7ff fc38 	bl	8001568 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001cf8:	bf00      	nop
 8001cfa:	bd80      	pop	{r7, pc}
 8001cfc:	20000338 	.word	0x20000338
 8001d00:	40004800 	.word	0x40004800

08001d04 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001d04:	b580      	push	{r7, lr}
 8001d06:	b0cc      	sub	sp, #304	@ 0x130
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001d0e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8001d12:	6018      	str	r0, [r3, #0]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d14:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 8001d18:	2200      	movs	r2, #0
 8001d1a:	601a      	str	r2, [r3, #0]
 8001d1c:	605a      	str	r2, [r3, #4]
 8001d1e:	609a      	str	r2, [r3, #8]
 8001d20:	60da      	str	r2, [r3, #12]
 8001d22:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001d24:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001d28:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8001d2c:	4618      	mov	r0, r3
 8001d2e:	f44f 7384 	mov.w	r3, #264	@ 0x108
 8001d32:	461a      	mov	r2, r3
 8001d34:	2100      	movs	r1, #0
 8001d36:	f00b fcea 	bl	800d70e <memset>
  if(uartHandle->Instance==USART3)
 8001d3a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001d3e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	4a33      	ldr	r2, [pc, #204]	@ (8001e14 <HAL_UART_MspInit+0x110>)
 8001d48:	4293      	cmp	r3, r2
 8001d4a:	d15d      	bne.n	8001e08 <HAL_UART_MspInit+0x104>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001d4c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001d50:	f5a3 7190 	sub.w	r1, r3, #288	@ 0x120
 8001d54:	f04f 0204 	mov.w	r2, #4
 8001d58:	f04f 0300 	mov.w	r3, #0
 8001d5c:	e9c1 2300 	strd	r2, r3, [r1]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001d60:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001d64:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8001d68:	2200      	movs	r2, #0
 8001d6a:	665a      	str	r2, [r3, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001d6c:	f107 0310 	add.w	r3, r7, #16
 8001d70:	4618      	mov	r0, r3
 8001d72:	f002 ff23 	bl	8004bbc <HAL_RCCEx_PeriphCLKConfig>
 8001d76:	4603      	mov	r3, r0
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d001      	beq.n	8001d80 <HAL_UART_MspInit+0x7c>
    {
      Error_Handler();
 8001d7c:	f7ff fbf4 	bl	8001568 <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001d80:	4b25      	ldr	r3, [pc, #148]	@ (8001e18 <HAL_UART_MspInit+0x114>)
 8001d82:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001d86:	4a24      	ldr	r2, [pc, #144]	@ (8001e18 <HAL_UART_MspInit+0x114>)
 8001d88:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001d8c:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8001d90:	4b21      	ldr	r3, [pc, #132]	@ (8001e18 <HAL_UART_MspInit+0x114>)
 8001d92:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001d96:	f403 2280 	and.w	r2, r3, #262144	@ 0x40000
 8001d9a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001d9e:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8001da2:	601a      	str	r2, [r3, #0]
 8001da4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001da8:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8001dac:	681b      	ldr	r3, [r3, #0]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001dae:	4b1a      	ldr	r3, [pc, #104]	@ (8001e18 <HAL_UART_MspInit+0x114>)
 8001db0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001db4:	4a18      	ldr	r2, [pc, #96]	@ (8001e18 <HAL_UART_MspInit+0x114>)
 8001db6:	f043 0308 	orr.w	r3, r3, #8
 8001dba:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001dbe:	4b16      	ldr	r3, [pc, #88]	@ (8001e18 <HAL_UART_MspInit+0x114>)
 8001dc0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001dc4:	f003 0208 	and.w	r2, r3, #8
 8001dc8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001dcc:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8001dd0:	601a      	str	r2, [r3, #0]
 8001dd2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001dd6:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8001dda:	681b      	ldr	r3, [r3, #0]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001ddc:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001de0:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001de4:	2302      	movs	r3, #2
 8001de6:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dea:	2300      	movs	r3, #0
 8001dec:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001df0:	2300      	movs	r3, #0
 8001df2:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001df6:	2307      	movs	r3, #7
 8001df8:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001dfc:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 8001e00:	4619      	mov	r1, r3
 8001e02:	4806      	ldr	r0, [pc, #24]	@ (8001e1c <HAL_UART_MspInit+0x118>)
 8001e04:	f001 fdf2 	bl	80039ec <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8001e08:	bf00      	nop
 8001e0a:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	bd80      	pop	{r7, pc}
 8001e12:	bf00      	nop
 8001e14:	40004800 	.word	0x40004800
 8001e18:	44020c00 	.word	0x44020c00
 8001e1c:	42020c00 	.word	0x42020c00

08001e20 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001e20:	480d      	ldr	r0, [pc, #52]	@ (8001e58 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001e22:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001e24:	f7ff fdf0 	bl	8001a08 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001e28:	480c      	ldr	r0, [pc, #48]	@ (8001e5c <LoopForever+0x6>)
  ldr r1, =_edata
 8001e2a:	490d      	ldr	r1, [pc, #52]	@ (8001e60 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001e2c:	4a0d      	ldr	r2, [pc, #52]	@ (8001e64 <LoopForever+0xe>)
  movs r3, #0
 8001e2e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001e30:	e002      	b.n	8001e38 <LoopCopyDataInit>

08001e32 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001e32:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001e34:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001e36:	3304      	adds	r3, #4

08001e38 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001e38:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001e3a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001e3c:	d3f9      	bcc.n	8001e32 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001e3e:	4a0a      	ldr	r2, [pc, #40]	@ (8001e68 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001e40:	4c0a      	ldr	r4, [pc, #40]	@ (8001e6c <LoopForever+0x16>)
  movs r3, #0
 8001e42:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001e44:	e001      	b.n	8001e4a <LoopFillZerobss>

08001e46 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001e46:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001e48:	3204      	adds	r2, #4

08001e4a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001e4a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001e4c:	d3fb      	bcc.n	8001e46 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8001e4e:	f00b fcb7 	bl	800d7c0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001e52:	f7ff fac9 	bl	80013e8 <main>

08001e56 <LoopForever>:

LoopForever:
    b LoopForever
 8001e56:	e7fe      	b.n	8001e56 <LoopForever>
  ldr   r0, =_estack
 8001e58:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8001e5c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001e60:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001e64:	080113fc 	.word	0x080113fc
  ldr r2, =_sbss
 8001e68:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001e6c:	2000051c 	.word	0x2000051c

08001e70 <ADC1_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001e70:	e7fe      	b.n	8001e70 <ADC1_IRQHandler>
	...

08001e74 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001e74:	b580      	push	{r7, lr}
 8001e76:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001e78:	2003      	movs	r0, #3
 8001e7a:	f001 fce2 	bl	8003842 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8001e7e:	f002 fd13 	bl	80048a8 <HAL_RCC_GetSysClockFreq>
 8001e82:	4602      	mov	r2, r0
 8001e84:	4b0c      	ldr	r3, [pc, #48]	@ (8001eb8 <HAL_Init+0x44>)
 8001e86:	6a1b      	ldr	r3, [r3, #32]
 8001e88:	f003 030f 	and.w	r3, r3, #15
 8001e8c:	490b      	ldr	r1, [pc, #44]	@ (8001ebc <HAL_Init+0x48>)
 8001e8e:	5ccb      	ldrb	r3, [r1, r3]
 8001e90:	fa22 f303 	lsr.w	r3, r2, r3
 8001e94:	4a0a      	ldr	r2, [pc, #40]	@ (8001ec0 <HAL_Init+0x4c>)
 8001e96:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8001e98:	2004      	movs	r0, #4
 8001e9a:	f001 fd19 	bl	80038d0 <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001e9e:	200f      	movs	r0, #15
 8001ea0:	f000 f810 	bl	8001ec4 <HAL_InitTick>
 8001ea4:	4603      	mov	r3, r0
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d001      	beq.n	8001eae <HAL_Init+0x3a>
  {
    return HAL_ERROR;
 8001eaa:	2301      	movs	r3, #1
 8001eac:	e002      	b.n	8001eb4 <HAL_Init+0x40>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001eae:	f7ff fcaf 	bl	8001810 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001eb2:	2300      	movs	r3, #0
}
 8001eb4:	4618      	mov	r0, r3
 8001eb6:	bd80      	pop	{r7, pc}
 8001eb8:	44020c00 	.word	0x44020c00
 8001ebc:	08010f80 	.word	0x08010f80
 8001ec0:	20000000 	.word	0x20000000

08001ec4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	b084      	sub	sp, #16
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	6078      	str	r0, [r7, #4]
  uint32_t ticknumber = 0U;
 8001ecc:	2300      	movs	r3, #0
 8001ece:	60fb      	str	r3, [r7, #12]
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 8001ed0:	4b33      	ldr	r3, [pc, #204]	@ (8001fa0 <HAL_InitTick+0xdc>)
 8001ed2:	781b      	ldrb	r3, [r3, #0]
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d101      	bne.n	8001edc <HAL_InitTick+0x18>
  {
    return HAL_ERROR;
 8001ed8:	2301      	movs	r3, #1
 8001eda:	e05c      	b.n	8001f96 <HAL_InitTick+0xd2>
  }

  /* Check Clock source to calculate the tickNumber */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 8001edc:	4b31      	ldr	r3, [pc, #196]	@ (8001fa4 <HAL_InitTick+0xe0>)
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	f003 0304 	and.w	r3, r3, #4
 8001ee4:	2b04      	cmp	r3, #4
 8001ee6:	d10c      	bne.n	8001f02 <HAL_InitTick+0x3e>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 8001ee8:	4b2f      	ldr	r3, [pc, #188]	@ (8001fa8 <HAL_InitTick+0xe4>)
 8001eea:	681a      	ldr	r2, [r3, #0]
 8001eec:	4b2c      	ldr	r3, [pc, #176]	@ (8001fa0 <HAL_InitTick+0xdc>)
 8001eee:	781b      	ldrb	r3, [r3, #0]
 8001ef0:	4619      	mov	r1, r3
 8001ef2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001ef6:	fbb3 f3f1 	udiv	r3, r3, r1
 8001efa:	fbb2 f3f3 	udiv	r3, r2, r3
 8001efe:	60fb      	str	r3, [r7, #12]
 8001f00:	e037      	b.n	8001f72 <HAL_InitTick+0xae>
  }
  else
  {
    systicksel = HAL_SYSTICK_GetCLKSourceConfig();
 8001f02:	f001 fd3d 	bl	8003980 <HAL_SYSTICK_GetCLKSourceConfig>
 8001f06:	60b8      	str	r0, [r7, #8]
    switch (systicksel)
 8001f08:	68bb      	ldr	r3, [r7, #8]
 8001f0a:	2b02      	cmp	r3, #2
 8001f0c:	d023      	beq.n	8001f56 <HAL_InitTick+0x92>
 8001f0e:	68bb      	ldr	r3, [r7, #8]
 8001f10:	2b02      	cmp	r3, #2
 8001f12:	d82d      	bhi.n	8001f70 <HAL_InitTick+0xac>
 8001f14:	68bb      	ldr	r3, [r7, #8]
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d003      	beq.n	8001f22 <HAL_InitTick+0x5e>
 8001f1a:	68bb      	ldr	r3, [r7, #8]
 8001f1c:	2b01      	cmp	r3, #1
 8001f1e:	d00d      	beq.n	8001f3c <HAL_InitTick+0x78>
        /* Calculate tick value */
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
        break;
      default:
        /* Nothing to do */
        break;
 8001f20:	e026      	b.n	8001f70 <HAL_InitTick+0xac>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 8001f22:	4b21      	ldr	r3, [pc, #132]	@ (8001fa8 <HAL_InitTick+0xe4>)
 8001f24:	681a      	ldr	r2, [r3, #0]
 8001f26:	4b1e      	ldr	r3, [pc, #120]	@ (8001fa0 <HAL_InitTick+0xdc>)
 8001f28:	781b      	ldrb	r3, [r3, #0]
 8001f2a:	4619      	mov	r1, r3
 8001f2c:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 8001f30:	fbb3 f3f1 	udiv	r3, r3, r1
 8001f34:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f38:	60fb      	str	r3, [r7, #12]
        break;
 8001f3a:	e01a      	b.n	8001f72 <HAL_InitTick+0xae>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8001f3c:	4b18      	ldr	r3, [pc, #96]	@ (8001fa0 <HAL_InitTick+0xdc>)
 8001f3e:	781b      	ldrb	r3, [r3, #0]
 8001f40:	461a      	mov	r2, r3
 8001f42:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001f46:	fbb3 f3f2 	udiv	r3, r3, r2
 8001f4a:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 8001f4e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f52:	60fb      	str	r3, [r7, #12]
        break;
 8001f54:	e00d      	b.n	8001f72 <HAL_InitTick+0xae>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8001f56:	4b12      	ldr	r3, [pc, #72]	@ (8001fa0 <HAL_InitTick+0xdc>)
 8001f58:	781b      	ldrb	r3, [r3, #0]
 8001f5a:	461a      	mov	r2, r3
 8001f5c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001f60:	fbb3 f3f2 	udiv	r3, r3, r2
 8001f64:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001f68:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f6c:	60fb      	str	r3, [r7, #12]
        break;
 8001f6e:	e000      	b.n	8001f72 <HAL_InitTick+0xae>
        break;
 8001f70:	bf00      	nop
    }
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 8001f72:	68f8      	ldr	r0, [r7, #12]
 8001f74:	f001 fc8a 	bl	800388c <HAL_SYSTICK_Config>
 8001f78:	4603      	mov	r3, r0
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d001      	beq.n	8001f82 <HAL_InitTick+0xbe>
  {
    return HAL_ERROR;
 8001f7e:	2301      	movs	r3, #1
 8001f80:	e009      	b.n	8001f96 <HAL_InitTick+0xd2>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001f82:	2200      	movs	r2, #0
 8001f84:	6879      	ldr	r1, [r7, #4]
 8001f86:	f04f 30ff 	mov.w	r0, #4294967295
 8001f8a:	f001 fc65 	bl	8003858 <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 8001f8e:	4a07      	ldr	r2, [pc, #28]	@ (8001fac <HAL_InitTick+0xe8>)
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8001f94:	2300      	movs	r3, #0
}
 8001f96:	4618      	mov	r0, r3
 8001f98:	3710      	adds	r7, #16
 8001f9a:	46bd      	mov	sp, r7
 8001f9c:	bd80      	pop	{r7, pc}
 8001f9e:	bf00      	nop
 8001fa0:	20000008 	.word	0x20000008
 8001fa4:	e000e010 	.word	0xe000e010
 8001fa8:	20000000 	.word	0x20000000
 8001fac:	20000004 	.word	0x20000004

08001fb0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001fb0:	b480      	push	{r7}
 8001fb2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001fb4:	4b06      	ldr	r3, [pc, #24]	@ (8001fd0 <HAL_IncTick+0x20>)
 8001fb6:	781b      	ldrb	r3, [r3, #0]
 8001fb8:	461a      	mov	r2, r3
 8001fba:	4b06      	ldr	r3, [pc, #24]	@ (8001fd4 <HAL_IncTick+0x24>)
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	4413      	add	r3, r2
 8001fc0:	4a04      	ldr	r2, [pc, #16]	@ (8001fd4 <HAL_IncTick+0x24>)
 8001fc2:	6013      	str	r3, [r2, #0]
}
 8001fc4:	bf00      	nop
 8001fc6:	46bd      	mov	sp, r7
 8001fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fcc:	4770      	bx	lr
 8001fce:	bf00      	nop
 8001fd0:	20000008 	.word	0x20000008
 8001fd4:	200003cc 	.word	0x200003cc

08001fd8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001fd8:	b480      	push	{r7}
 8001fda:	af00      	add	r7, sp, #0
  return uwTick;
 8001fdc:	4b03      	ldr	r3, [pc, #12]	@ (8001fec <HAL_GetTick+0x14>)
 8001fde:	681b      	ldr	r3, [r3, #0]
}
 8001fe0:	4618      	mov	r0, r3
 8001fe2:	46bd      	mov	sp, r7
 8001fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe8:	4770      	bx	lr
 8001fea:	bf00      	nop
 8001fec:	200003cc 	.word	0x200003cc

08001ff0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	b084      	sub	sp, #16
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001ff8:	f7ff ffee 	bl	8001fd8 <HAL_GetTick>
 8001ffc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002008:	d005      	beq.n	8002016 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800200a:	4b0a      	ldr	r3, [pc, #40]	@ (8002034 <HAL_Delay+0x44>)
 800200c:	781b      	ldrb	r3, [r3, #0]
 800200e:	461a      	mov	r2, r3
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	4413      	add	r3, r2
 8002014:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002016:	bf00      	nop
 8002018:	f7ff ffde 	bl	8001fd8 <HAL_GetTick>
 800201c:	4602      	mov	r2, r0
 800201e:	68bb      	ldr	r3, [r7, #8]
 8002020:	1ad3      	subs	r3, r2, r3
 8002022:	68fa      	ldr	r2, [r7, #12]
 8002024:	429a      	cmp	r2, r3
 8002026:	d8f7      	bhi.n	8002018 <HAL_Delay+0x28>
  {
  }
}
 8002028:	bf00      	nop
 800202a:	bf00      	nop
 800202c:	3710      	adds	r7, #16
 800202e:	46bd      	mov	sp, r7
 8002030:	bd80      	pop	{r7, pc}
 8002032:	bf00      	nop
 8002034:	20000008 	.word	0x20000008

08002038 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002038:	b480      	push	{r7}
 800203a:	b083      	sub	sp, #12
 800203c:	af00      	add	r7, sp, #0
 800203e:	6078      	str	r0, [r7, #4]
 8002040:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	689b      	ldr	r3, [r3, #8]
 8002046:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800204a:	683b      	ldr	r3, [r7, #0]
 800204c:	431a      	orrs	r2, r3
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	609a      	str	r2, [r3, #8]
}
 8002052:	bf00      	nop
 8002054:	370c      	adds	r7, #12
 8002056:	46bd      	mov	sp, r7
 8002058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800205c:	4770      	bx	lr

0800205e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800205e:	b480      	push	{r7}
 8002060:	b083      	sub	sp, #12
 8002062:	af00      	add	r7, sp, #0
 8002064:	6078      	str	r0, [r7, #4]
 8002066:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	689b      	ldr	r3, [r3, #8]
 800206c:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8002070:	683b      	ldr	r3, [r7, #0]
 8002072:	431a      	orrs	r2, r3
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	609a      	str	r2, [r3, #8]
}
 8002078:	bf00      	nop
 800207a:	370c      	adds	r7, #12
 800207c:	46bd      	mov	sp, r7
 800207e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002082:	4770      	bx	lr

08002084 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002084:	b480      	push	{r7}
 8002086:	b083      	sub	sp, #12
 8002088:	af00      	add	r7, sp, #0
 800208a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	689b      	ldr	r3, [r3, #8]
 8002090:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8002094:	4618      	mov	r0, r3
 8002096:	370c      	adds	r7, #12
 8002098:	46bd      	mov	sp, r7
 800209a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800209e:	4770      	bx	lr

080020a0 <LL_ADC_EnableChannelVDDcore>:
  * @rmtoll OR       OP0       LL_ADC_EnableChannelVDDcore
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableChannelVDDcore(ADC_TypeDef *ADCx)
{
 80020a0:	b480      	push	{r7}
 80020a2:	b083      	sub	sp, #12
 80020a4:	af00      	add	r7, sp, #0
 80020a6:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->OR, ADC_OR_OP0);
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 80020ae:	f043 0201 	orr.w	r2, r3, #1
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
}
 80020b8:	bf00      	nop
 80020ba:	370c      	adds	r7, #12
 80020bc:	46bd      	mov	sp, r7
 80020be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c2:	4770      	bx	lr

080020c4 <LL_ADC_EnableChannel0_GPIO>:
  * @rmtoll OR       OP0       LL_ADC_EnableChannel0_GPIO
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableChannel0_GPIO(const ADC_TypeDef *ADCx)
{
 80020c4:	b480      	push	{r7}
 80020c6:	b083      	sub	sp, #12
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  (void)(ADCx);
  SET_BIT(ADC1->OR, ADC_OR_OP0);
 80020cc:	4b06      	ldr	r3, [pc, #24]	@ (80020e8 <LL_ADC_EnableChannel0_GPIO+0x24>)
 80020ce:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 80020d2:	4a05      	ldr	r2, [pc, #20]	@ (80020e8 <LL_ADC_EnableChannel0_GPIO+0x24>)
 80020d4:	f043 0301 	orr.w	r3, r3, #1
 80020d8:	f8c2 30c8 	str.w	r3, [r2, #200]	@ 0xc8
}
 80020dc:	bf00      	nop
 80020de:	370c      	adds	r7, #12
 80020e0:	46bd      	mov	sp, r7
 80020e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e6:	4770      	bx	lr
 80020e8:	42028000 	.word	0x42028000

080020ec <LL_ADC_SetOffset>:
  *             Other channels are slow channels: 6.5 (sampling) + 12.5 (conversion 12b) = 19 ADC clock cycles (fADC)
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80020ec:	b480      	push	{r7}
 80020ee:	b087      	sub	sp, #28
 80020f0:	af00      	add	r7, sp, #0
 80020f2:	60f8      	str	r0, [r7, #12]
 80020f4:	60b9      	str	r1, [r7, #8]
 80020f6:	607a      	str	r2, [r7, #4]
 80020f8:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80020fa:	68fb      	ldr	r3, [r7, #12]
 80020fc:	3360      	adds	r3, #96	@ 0x60
 80020fe:	461a      	mov	r2, r3
 8002100:	68bb      	ldr	r3, [r7, #8]
 8002102:	009b      	lsls	r3, r3, #2
 8002104:	4413      	add	r3, r2
 8002106:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002108:	697b      	ldr	r3, [r7, #20]
 800210a:	681a      	ldr	r2, [r3, #0]
 800210c:	4b08      	ldr	r3, [pc, #32]	@ (8002130 <LL_ADC_SetOffset+0x44>)
 800210e:	4013      	ands	r3, r2
 8002110:	687a      	ldr	r2, [r7, #4]
 8002112:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8002116:	683a      	ldr	r2, [r7, #0]
 8002118:	430a      	orrs	r2, r1
 800211a:	4313      	orrs	r3, r2
 800211c:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002120:	697b      	ldr	r3, [r7, #20]
 8002122:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8002124:	bf00      	nop
 8002126:	371c      	adds	r7, #28
 8002128:	46bd      	mov	sp, r7
 800212a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800212e:	4770      	bx	lr
 8002130:	03fff000 	.word	0x03fff000

08002134 <LL_ADC_GetOffsetChannel>:
  *         (4) For ADC channel read back from ADC register,
  *             comparison with internal channel parameter to be done
  *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002134:	b480      	push	{r7}
 8002136:	b085      	sub	sp, #20
 8002138:	af00      	add	r7, sp, #0
 800213a:	6078      	str	r0, [r7, #4]
 800213c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	3360      	adds	r3, #96	@ 0x60
 8002142:	461a      	mov	r2, r3
 8002144:	683b      	ldr	r3, [r7, #0]
 8002146:	009b      	lsls	r3, r3, #2
 8002148:	4413      	add	r3, r2
 800214a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8002154:	4618      	mov	r0, r3
 8002156:	3714      	adds	r7, #20
 8002158:	46bd      	mov	sp, r7
 800215a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800215e:	4770      	bx	lr

08002160 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002160:	b480      	push	{r7}
 8002162:	b087      	sub	sp, #28
 8002164:	af00      	add	r7, sp, #0
 8002166:	60f8      	str	r0, [r7, #12]
 8002168:	60b9      	str	r1, [r7, #8]
 800216a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	3360      	adds	r3, #96	@ 0x60
 8002170:	461a      	mov	r2, r3
 8002172:	68bb      	ldr	r3, [r7, #8]
 8002174:	009b      	lsls	r3, r3, #2
 8002176:	4413      	add	r3, r2
 8002178:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800217a:	697b      	ldr	r3, [r7, #20]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	431a      	orrs	r2, r3
 8002186:	697b      	ldr	r3, [r7, #20]
 8002188:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800218a:	bf00      	nop
 800218c:	371c      	adds	r7, #28
 800218e:	46bd      	mov	sp, r7
 8002190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002194:	4770      	bx	lr

08002196 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8002196:	b480      	push	{r7}
 8002198:	b087      	sub	sp, #28
 800219a:	af00      	add	r7, sp, #0
 800219c:	60f8      	str	r0, [r7, #12]
 800219e:	60b9      	str	r1, [r7, #8]
 80021a0:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80021a2:	68fb      	ldr	r3, [r7, #12]
 80021a4:	3360      	adds	r3, #96	@ 0x60
 80021a6:	461a      	mov	r2, r3
 80021a8:	68bb      	ldr	r3, [r7, #8]
 80021aa:	009b      	lsls	r3, r3, #2
 80021ac:	4413      	add	r3, r2
 80021ae:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80021b0:	697b      	ldr	r3, [r7, #20]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	431a      	orrs	r2, r3
 80021bc:	697b      	ldr	r3, [r7, #20]
 80021be:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 80021c0:	bf00      	nop
 80021c2:	371c      	adds	r7, #28
 80021c4:	46bd      	mov	sp, r7
 80021c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ca:	4770      	bx	lr

080021cc <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 80021cc:	b480      	push	{r7}
 80021ce:	b087      	sub	sp, #28
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	60f8      	str	r0, [r7, #12]
 80021d4:	60b9      	str	r1, [r7, #8]
 80021d6:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	3360      	adds	r3, #96	@ 0x60
 80021dc:	461a      	mov	r2, r3
 80021de:	68bb      	ldr	r3, [r7, #8]
 80021e0:	009b      	lsls	r3, r3, #2
 80021e2:	4413      	add	r3, r2
 80021e4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80021e6:	697b      	ldr	r3, [r7, #20]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	431a      	orrs	r2, r3
 80021f2:	697b      	ldr	r3, [r7, #20]
 80021f4:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 80021f6:	bf00      	nop
 80021f8:	371c      	adds	r7, #28
 80021fa:	46bd      	mov	sp, r7
 80021fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002200:	4770      	bx	lr

08002202 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8002202:	b480      	push	{r7}
 8002204:	b083      	sub	sp, #12
 8002206:	af00      	add	r7, sp, #0
 8002208:	6078      	str	r0, [r7, #4]
 800220a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	695b      	ldr	r3, [r3, #20]
 8002210:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002214:	683b      	ldr	r3, [r7, #0]
 8002216:	431a      	orrs	r2, r3
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	615a      	str	r2, [r3, #20]
}
 800221c:	bf00      	nop
 800221e:	370c      	adds	r7, #12
 8002220:	46bd      	mov	sp, r7
 8002222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002226:	4770      	bx	lr

08002228 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8002228:	b480      	push	{r7}
 800222a:	b083      	sub	sp, #12
 800222c:	af00      	add	r7, sp, #0
 800222e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	68db      	ldr	r3, [r3, #12]
 8002234:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8002238:	2b00      	cmp	r3, #0
 800223a:	d101      	bne.n	8002240 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800223c:	2301      	movs	r3, #1
 800223e:	e000      	b.n	8002242 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002240:	2300      	movs	r3, #0
}
 8002242:	4618      	mov	r0, r3
 8002244:	370c      	adds	r7, #12
 8002246:	46bd      	mov	sp, r7
 8002248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800224c:	4770      	bx	lr

0800224e <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H5, fast channel allows: 2.5 (sampling) + 12.5 (conversion 12b) = 15 ADC clock cycles (fADC)
  *             Other channels are slow channels: 6.5 (sampling) + 12.5 (conversion 12b) = 19 ADC clock cycles (fADC)
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800224e:	b480      	push	{r7}
 8002250:	b087      	sub	sp, #28
 8002252:	af00      	add	r7, sp, #0
 8002254:	60f8      	str	r0, [r7, #12]
 8002256:	60b9      	str	r1, [r7, #8]
 8002258:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	3330      	adds	r3, #48	@ 0x30
 800225e:	461a      	mov	r2, r3
 8002260:	68bb      	ldr	r3, [r7, #8]
 8002262:	0a1b      	lsrs	r3, r3, #8
 8002264:	009b      	lsls	r3, r3, #2
 8002266:	f003 030c 	and.w	r3, r3, #12
 800226a:	4413      	add	r3, r2
 800226c:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800226e:	697b      	ldr	r3, [r7, #20]
 8002270:	681a      	ldr	r2, [r3, #0]
 8002272:	68bb      	ldr	r3, [r7, #8]
 8002274:	f003 031f 	and.w	r3, r3, #31
 8002278:	211f      	movs	r1, #31
 800227a:	fa01 f303 	lsl.w	r3, r1, r3
 800227e:	43db      	mvns	r3, r3
 8002280:	401a      	ands	r2, r3
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	0e9b      	lsrs	r3, r3, #26
 8002286:	f003 011f 	and.w	r1, r3, #31
 800228a:	68bb      	ldr	r3, [r7, #8]
 800228c:	f003 031f 	and.w	r3, r3, #31
 8002290:	fa01 f303 	lsl.w	r3, r1, r3
 8002294:	431a      	orrs	r2, r3
 8002296:	697b      	ldr	r3, [r7, #20]
 8002298:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800229a:	bf00      	nop
 800229c:	371c      	adds	r7, #28
 800229e:	46bd      	mov	sp, r7
 80022a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a4:	4770      	bx	lr

080022a6 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80022a6:	b480      	push	{r7}
 80022a8:	b087      	sub	sp, #28
 80022aa:	af00      	add	r7, sp, #0
 80022ac:	60f8      	str	r0, [r7, #12]
 80022ae:	60b9      	str	r1, [r7, #8]
 80022b0:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	3314      	adds	r3, #20
 80022b6:	461a      	mov	r2, r3
 80022b8:	68bb      	ldr	r3, [r7, #8]
 80022ba:	0e5b      	lsrs	r3, r3, #25
 80022bc:	009b      	lsls	r3, r3, #2
 80022be:	f003 0304 	and.w	r3, r3, #4
 80022c2:	4413      	add	r3, r2
 80022c4:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80022c6:	697b      	ldr	r3, [r7, #20]
 80022c8:	681a      	ldr	r2, [r3, #0]
 80022ca:	68bb      	ldr	r3, [r7, #8]
 80022cc:	0d1b      	lsrs	r3, r3, #20
 80022ce:	f003 031f 	and.w	r3, r3, #31
 80022d2:	2107      	movs	r1, #7
 80022d4:	fa01 f303 	lsl.w	r3, r1, r3
 80022d8:	43db      	mvns	r3, r3
 80022da:	401a      	ands	r2, r3
 80022dc:	68bb      	ldr	r3, [r7, #8]
 80022de:	0d1b      	lsrs	r3, r3, #20
 80022e0:	f003 031f 	and.w	r3, r3, #31
 80022e4:	6879      	ldr	r1, [r7, #4]
 80022e6:	fa01 f303 	lsl.w	r3, r1, r3
 80022ea:	431a      	orrs	r2, r3
 80022ec:	697b      	ldr	r3, [r7, #20]
 80022ee:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80022f0:	bf00      	nop
 80022f2:	371c      	adds	r7, #28
 80022f4:	46bd      	mov	sp, r7
 80022f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022fa:	4770      	bx	lr

080022fc <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80022fc:	b480      	push	{r7}
 80022fe:	b085      	sub	sp, #20
 8002300:	af00      	add	r7, sp, #0
 8002302:	60f8      	str	r0, [r7, #12]
 8002304:	60b9      	str	r1, [r7, #8]
 8002306:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800230e:	68bb      	ldr	r3, [r7, #8]
 8002310:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002314:	43db      	mvns	r3, r3
 8002316:	401a      	ands	r2, r3
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	f003 0318 	and.w	r3, r3, #24
 800231e:	4908      	ldr	r1, [pc, #32]	@ (8002340 <LL_ADC_SetChannelSingleDiff+0x44>)
 8002320:	40d9      	lsrs	r1, r3
 8002322:	68bb      	ldr	r3, [r7, #8]
 8002324:	400b      	ands	r3, r1
 8002326:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800232a:	431a      	orrs	r2, r3
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8002332:	bf00      	nop
 8002334:	3714      	adds	r7, #20
 8002336:	46bd      	mov	sp, r7
 8002338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800233c:	4770      	bx	lr
 800233e:	bf00      	nop
 8002340:	000fffff 	.word	0x000fffff

08002344 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002344:	b480      	push	{r7}
 8002346:	b083      	sub	sp, #12
 8002348:	af00      	add	r7, sp, #0
 800234a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	689b      	ldr	r3, [r3, #8]
 8002350:	f003 031f 	and.w	r3, r3, #31
}
 8002354:	4618      	mov	r0, r3
 8002356:	370c      	adds	r7, #12
 8002358:	46bd      	mov	sp, r7
 800235a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800235e:	4770      	bx	lr

08002360 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002360:	b480      	push	{r7}
 8002362:	b083      	sub	sp, #12
 8002364:	af00      	add	r7, sp, #0
 8002366:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	689b      	ldr	r3, [r3, #8]
 800236c:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8002370:	4618      	mov	r0, r3
 8002372:	370c      	adds	r7, #12
 8002374:	46bd      	mov	sp, r7
 8002376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800237a:	4770      	bx	lr

0800237c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 800237c:	b480      	push	{r7}
 800237e:	b083      	sub	sp, #12
 8002380:	af00      	add	r7, sp, #0
 8002382:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	689b      	ldr	r3, [r3, #8]
 8002388:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 800238c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002390:	687a      	ldr	r2, [r7, #4]
 8002392:	6093      	str	r3, [r2, #8]
}
 8002394:	bf00      	nop
 8002396:	370c      	adds	r7, #12
 8002398:	46bd      	mov	sp, r7
 800239a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800239e:	4770      	bx	lr

080023a0 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80023a0:	b480      	push	{r7}
 80023a2:	b083      	sub	sp, #12
 80023a4:	af00      	add	r7, sp, #0
 80023a6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	689b      	ldr	r3, [r3, #8]
 80023ac:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80023b0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80023b4:	d101      	bne.n	80023ba <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80023b6:	2301      	movs	r3, #1
 80023b8:	e000      	b.n	80023bc <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80023ba:	2300      	movs	r3, #0
}
 80023bc:	4618      	mov	r0, r3
 80023be:	370c      	adds	r7, #12
 80023c0:	46bd      	mov	sp, r7
 80023c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c6:	4770      	bx	lr

080023c8 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80023c8:	b480      	push	{r7}
 80023ca:	b083      	sub	sp, #12
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	689b      	ldr	r3, [r3, #8]
 80023d4:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 80023d8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80023dc:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80023e4:	bf00      	nop
 80023e6:	370c      	adds	r7, #12
 80023e8:	46bd      	mov	sp, r7
 80023ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ee:	4770      	bx	lr

080023f0 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80023f0:	b480      	push	{r7}
 80023f2:	b083      	sub	sp, #12
 80023f4:	af00      	add	r7, sp, #0
 80023f6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	689b      	ldr	r3, [r3, #8]
 80023fc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002400:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002404:	d101      	bne.n	800240a <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002406:	2301      	movs	r3, #1
 8002408:	e000      	b.n	800240c <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800240a:	2300      	movs	r3, #0
}
 800240c:	4618      	mov	r0, r3
 800240e:	370c      	adds	r7, #12
 8002410:	46bd      	mov	sp, r7
 8002412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002416:	4770      	bx	lr

08002418 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002418:	b480      	push	{r7}
 800241a:	b083      	sub	sp, #12
 800241c:	af00      	add	r7, sp, #0
 800241e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	689b      	ldr	r3, [r3, #8]
 8002424:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002428:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800242c:	f043 0201 	orr.w	r2, r3, #1
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002434:	bf00      	nop
 8002436:	370c      	adds	r7, #12
 8002438:	46bd      	mov	sp, r7
 800243a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800243e:	4770      	bx	lr

08002440 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8002440:	b480      	push	{r7}
 8002442:	b083      	sub	sp, #12
 8002444:	af00      	add	r7, sp, #0
 8002446:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	689b      	ldr	r3, [r3, #8]
 800244c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002450:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002454:	f043 0202 	orr.w	r2, r3, #2
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 800245c:	bf00      	nop
 800245e:	370c      	adds	r7, #12
 8002460:	46bd      	mov	sp, r7
 8002462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002466:	4770      	bx	lr

08002468 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8002468:	b480      	push	{r7}
 800246a:	b083      	sub	sp, #12
 800246c:	af00      	add	r7, sp, #0
 800246e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	689b      	ldr	r3, [r3, #8]
 8002474:	f003 0301 	and.w	r3, r3, #1
 8002478:	2b01      	cmp	r3, #1
 800247a:	d101      	bne.n	8002480 <LL_ADC_IsEnabled+0x18>
 800247c:	2301      	movs	r3, #1
 800247e:	e000      	b.n	8002482 <LL_ADC_IsEnabled+0x1a>
 8002480:	2300      	movs	r3, #0
}
 8002482:	4618      	mov	r0, r3
 8002484:	370c      	adds	r7, #12
 8002486:	46bd      	mov	sp, r7
 8002488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800248c:	4770      	bx	lr

0800248e <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 800248e:	b480      	push	{r7}
 8002490:	b083      	sub	sp, #12
 8002492:	af00      	add	r7, sp, #0
 8002494:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	689b      	ldr	r3, [r3, #8]
 800249a:	f003 0302 	and.w	r3, r3, #2
 800249e:	2b02      	cmp	r3, #2
 80024a0:	d101      	bne.n	80024a6 <LL_ADC_IsDisableOngoing+0x18>
 80024a2:	2301      	movs	r3, #1
 80024a4:	e000      	b.n	80024a8 <LL_ADC_IsDisableOngoing+0x1a>
 80024a6:	2300      	movs	r3, #0
}
 80024a8:	4618      	mov	r0, r3
 80024aa:	370c      	adds	r7, #12
 80024ac:	46bd      	mov	sp, r7
 80024ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b2:	4770      	bx	lr

080024b4 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80024b4:	b480      	push	{r7}
 80024b6:	b083      	sub	sp, #12
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	689b      	ldr	r3, [r3, #8]
 80024c0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80024c4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80024c8:	f043 0204 	orr.w	r2, r3, #4
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80024d0:	bf00      	nop
 80024d2:	370c      	adds	r7, #12
 80024d4:	46bd      	mov	sp, r7
 80024d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024da:	4770      	bx	lr

080024dc <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 80024dc:	b480      	push	{r7}
 80024de:	b083      	sub	sp, #12
 80024e0:	af00      	add	r7, sp, #0
 80024e2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	689b      	ldr	r3, [r3, #8]
 80024e8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80024ec:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80024f0:	f043 0210 	orr.w	r2, r3, #16
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 80024f8:	bf00      	nop
 80024fa:	370c      	adds	r7, #12
 80024fc:	46bd      	mov	sp, r7
 80024fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002502:	4770      	bx	lr

08002504 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002504:	b480      	push	{r7}
 8002506:	b083      	sub	sp, #12
 8002508:	af00      	add	r7, sp, #0
 800250a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	689b      	ldr	r3, [r3, #8]
 8002510:	f003 0304 	and.w	r3, r3, #4
 8002514:	2b04      	cmp	r3, #4
 8002516:	d101      	bne.n	800251c <LL_ADC_REG_IsConversionOngoing+0x18>
 8002518:	2301      	movs	r3, #1
 800251a:	e000      	b.n	800251e <LL_ADC_REG_IsConversionOngoing+0x1a>
 800251c:	2300      	movs	r3, #0
}
 800251e:	4618      	mov	r0, r3
 8002520:	370c      	adds	r7, #12
 8002522:	46bd      	mov	sp, r7
 8002524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002528:	4770      	bx	lr

0800252a <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 800252a:	b480      	push	{r7}
 800252c:	b083      	sub	sp, #12
 800252e:	af00      	add	r7, sp, #0
 8002530:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	689b      	ldr	r3, [r3, #8]
 8002536:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800253a:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800253e:	f043 0220 	orr.w	r2, r3, #32
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 8002546:	bf00      	nop
 8002548:	370c      	adds	r7, #12
 800254a:	46bd      	mov	sp, r7
 800254c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002550:	4770      	bx	lr

08002552 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002552:	b480      	push	{r7}
 8002554:	b083      	sub	sp, #12
 8002556:	af00      	add	r7, sp, #0
 8002558:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	689b      	ldr	r3, [r3, #8]
 800255e:	f003 0308 	and.w	r3, r3, #8
 8002562:	2b08      	cmp	r3, #8
 8002564:	d101      	bne.n	800256a <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002566:	2301      	movs	r3, #1
 8002568:	e000      	b.n	800256c <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800256a:	2300      	movs	r3, #0
}
 800256c:	4618      	mov	r0, r3
 800256e:	370c      	adds	r7, #12
 8002570:	46bd      	mov	sp, r7
 8002572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002576:	4770      	bx	lr

08002578 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002578:	b590      	push	{r4, r7, lr}
 800257a:	b089      	sub	sp, #36	@ 0x24
 800257c:	af00      	add	r7, sp, #0
 800257e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002580:	2300      	movs	r3, #0
 8002582:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8002584:	2300      	movs	r3, #0
 8002586:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	2b00      	cmp	r3, #0
 800258c:	d101      	bne.n	8002592 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800258e:	2301      	movs	r3, #1
 8002590:	e136      	b.n	8002800 <HAL_ADC_Init+0x288>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	691b      	ldr	r3, [r3, #16]
 8002596:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800259c:	2b00      	cmp	r3, #0
 800259e:	d109      	bne.n	80025b4 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80025a0:	6878      	ldr	r0, [r7, #4]
 80025a2:	f7fe fddb 	bl	800115c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	2200      	movs	r2, #0
 80025aa:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	2200      	movs	r2, #0
 80025b0:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	4618      	mov	r0, r3
 80025ba:	f7ff fef1 	bl	80023a0 <LL_ADC_IsDeepPowerDownEnabled>
 80025be:	4603      	mov	r3, r0
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d004      	beq.n	80025ce <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	4618      	mov	r0, r3
 80025ca:	f7ff fed7 	bl	800237c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	4618      	mov	r0, r3
 80025d4:	f7ff ff0c 	bl	80023f0 <LL_ADC_IsInternalRegulatorEnabled>
 80025d8:	4603      	mov	r3, r0
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d115      	bne.n	800260a <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	4618      	mov	r0, r3
 80025e4:	f7ff fef0 	bl	80023c8 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80025e8:	4b87      	ldr	r3, [pc, #540]	@ (8002808 <HAL_ADC_Init+0x290>)
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	099b      	lsrs	r3, r3, #6
 80025ee:	4a87      	ldr	r2, [pc, #540]	@ (800280c <HAL_ADC_Init+0x294>)
 80025f0:	fba2 2303 	umull	r2, r3, r2, r3
 80025f4:	099b      	lsrs	r3, r3, #6
 80025f6:	3301      	adds	r3, #1
 80025f8:	005b      	lsls	r3, r3, #1
 80025fa:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80025fc:	e002      	b.n	8002604 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	3b01      	subs	r3, #1
 8002602:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	2b00      	cmp	r3, #0
 8002608:	d1f9      	bne.n	80025fe <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	4618      	mov	r0, r3
 8002610:	f7ff feee 	bl	80023f0 <LL_ADC_IsInternalRegulatorEnabled>
 8002614:	4603      	mov	r3, r0
 8002616:	2b00      	cmp	r3, #0
 8002618:	d10d      	bne.n	8002636 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800261e:	f043 0210 	orr.w	r2, r3, #16
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800262a:	f043 0201 	orr.w	r2, r3, #1
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8002632:	2301      	movs	r3, #1
 8002634:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	4618      	mov	r0, r3
 800263c:	f7ff ff62 	bl	8002504 <LL_ADC_REG_IsConversionOngoing>
 8002640:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002646:	f003 0310 	and.w	r3, r3, #16
 800264a:	2b00      	cmp	r3, #0
 800264c:	f040 80cf 	bne.w	80027ee <HAL_ADC_Init+0x276>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8002650:	697b      	ldr	r3, [r7, #20]
 8002652:	2b00      	cmp	r3, #0
 8002654:	f040 80cb 	bne.w	80027ee <HAL_ADC_Init+0x276>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800265c:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8002660:	f043 0202 	orr.w	r2, r3, #2
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	4618      	mov	r0, r3
 800266e:	f7ff fefb 	bl	8002468 <LL_ADC_IsEnabled>
 8002672:	4603      	mov	r3, r0
 8002674:	2b00      	cmp	r3, #0
 8002676:	d110      	bne.n	800269a <HAL_ADC_Init+0x122>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002678:	4865      	ldr	r0, [pc, #404]	@ (8002810 <HAL_ADC_Init+0x298>)
 800267a:	f7ff fef5 	bl	8002468 <LL_ADC_IsEnabled>
 800267e:	4604      	mov	r4, r0
 8002680:	4864      	ldr	r0, [pc, #400]	@ (8002814 <HAL_ADC_Init+0x29c>)
 8002682:	f7ff fef1 	bl	8002468 <LL_ADC_IsEnabled>
 8002686:	4603      	mov	r3, r0
 8002688:	4323      	orrs	r3, r4
 800268a:	2b00      	cmp	r3, #0
 800268c:	d105      	bne.n	800269a <HAL_ADC_Init+0x122>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	685b      	ldr	r3, [r3, #4]
 8002692:	4619      	mov	r1, r3
 8002694:	4860      	ldr	r0, [pc, #384]	@ (8002818 <HAL_ADC_Init+0x2a0>)
 8002696:	f7ff fccf 	bl	8002038 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	7e5b      	ldrb	r3, [r3, #25]
 800269e:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80026a4:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 80026aa:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 80026b0:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80026b8:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80026ba:	4313      	orrs	r3, r2
 80026bc:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80026c4:	2b01      	cmp	r3, #1
 80026c6:	d106      	bne.n	80026d6 <HAL_ADC_Init+0x15e>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026cc:	3b01      	subs	r3, #1
 80026ce:	045b      	lsls	r3, r3, #17
 80026d0:	69ba      	ldr	r2, [r7, #24]
 80026d2:	4313      	orrs	r3, r2
 80026d4:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d009      	beq.n	80026f2 <HAL_ADC_Init+0x17a>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026e2:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026ea:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80026ec:	69ba      	ldr	r2, [r7, #24]
 80026ee:	4313      	orrs	r3, r2
 80026f0:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	68da      	ldr	r2, [r3, #12]
 80026f8:	4b48      	ldr	r3, [pc, #288]	@ (800281c <HAL_ADC_Init+0x2a4>)
 80026fa:	4013      	ands	r3, r2
 80026fc:	687a      	ldr	r2, [r7, #4]
 80026fe:	6812      	ldr	r2, [r2, #0]
 8002700:	69b9      	ldr	r1, [r7, #24]
 8002702:	430b      	orrs	r3, r1
 8002704:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	691b      	ldr	r3, [r3, #16]
 800270c:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	430a      	orrs	r2, r1
 800271a:	611a      	str	r2, [r3, #16]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	4618      	mov	r0, r3
 8002722:	f7ff ff16 	bl	8002552 <LL_ADC_INJ_IsConversionOngoing>
 8002726:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002728:	697b      	ldr	r3, [r7, #20]
 800272a:	2b00      	cmp	r3, #0
 800272c:	d13d      	bne.n	80027aa <HAL_ADC_Init+0x232>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800272e:	693b      	ldr	r3, [r7, #16]
 8002730:	2b00      	cmp	r3, #0
 8002732:	d13a      	bne.n	80027aa <HAL_ADC_Init+0x232>
       )
    {
      tmp_cfgr = (
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	7e1b      	ldrb	r3, [r3, #24]
 8002738:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002740:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (
 8002742:	4313      	orrs	r3, r2
 8002744:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	68db      	ldr	r3, [r3, #12]
 800274c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002750:	f023 0302 	bic.w	r3, r3, #2
 8002754:	687a      	ldr	r2, [r7, #4]
 8002756:	6812      	ldr	r2, [r2, #0]
 8002758:	69b9      	ldr	r1, [r7, #24]
 800275a:	430b      	orrs	r3, r1
 800275c:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002764:	2b01      	cmp	r3, #1
 8002766:	d118      	bne.n	800279a <HAL_ADC_Init+0x222>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	691b      	ldr	r3, [r3, #16]
 800276e:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8002772:	f023 0304 	bic.w	r3, r3, #4
 8002776:	687a      	ldr	r2, [r7, #4]
 8002778:	6c11      	ldr	r1, [r2, #64]	@ 0x40
 800277a:	687a      	ldr	r2, [r7, #4]
 800277c:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 800277e:	4311      	orrs	r1, r2
 8002780:	687a      	ldr	r2, [r7, #4]
 8002782:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002784:	4311      	orrs	r1, r2
 8002786:	687a      	ldr	r2, [r7, #4]
 8002788:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800278a:	430a      	orrs	r2, r1
 800278c:	431a      	orrs	r2, r3
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	f042 0201 	orr.w	r2, r2, #1
 8002796:	611a      	str	r2, [r3, #16]
 8002798:	e007      	b.n	80027aa <HAL_ADC_Init+0x232>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	691a      	ldr	r2, [r3, #16]
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	f022 0201 	bic.w	r2, r2, #1
 80027a8:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	691b      	ldr	r3, [r3, #16]
 80027ae:	2b01      	cmp	r3, #1
 80027b0:	d10c      	bne.n	80027cc <HAL_ADC_Init+0x254>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027b8:	f023 010f 	bic.w	r1, r3, #15
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	69db      	ldr	r3, [r3, #28]
 80027c0:	1e5a      	subs	r2, r3, #1
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	430a      	orrs	r2, r1
 80027c8:	631a      	str	r2, [r3, #48]	@ 0x30
 80027ca:	e007      	b.n	80027dc <HAL_ADC_Init+0x264>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	f022 020f 	bic.w	r2, r2, #15
 80027da:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027e0:	f023 0303 	bic.w	r3, r3, #3
 80027e4:	f043 0201 	orr.w	r2, r3, #1
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	659a      	str	r2, [r3, #88]	@ 0x58
 80027ec:	e007      	b.n	80027fe <HAL_ADC_Init+0x286>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027f2:	f043 0210 	orr.w	r2, r3, #16
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 80027fa:	2301      	movs	r3, #1
 80027fc:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80027fe:	7ffb      	ldrb	r3, [r7, #31]
}
 8002800:	4618      	mov	r0, r3
 8002802:	3724      	adds	r7, #36	@ 0x24
 8002804:	46bd      	mov	sp, r7
 8002806:	bd90      	pop	{r4, r7, pc}
 8002808:	20000000 	.word	0x20000000
 800280c:	053e2d63 	.word	0x053e2d63
 8002810:	42028000 	.word	0x42028000
 8002814:	42028100 	.word	0x42028100
 8002818:	42028300 	.word	0x42028300
 800281c:	fff04007 	.word	0xfff04007

08002820 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8002820:	b580      	push	{r7, lr}
 8002822:	b086      	sub	sp, #24
 8002824:	af00      	add	r7, sp, #0
 8002826:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002828:	4857      	ldr	r0, [pc, #348]	@ (8002988 <HAL_ADC_Start+0x168>)
 800282a:	f7ff fd8b 	bl	8002344 <LL_ADC_GetMultimode>
 800282e:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	4618      	mov	r0, r3
 8002836:	f7ff fe65 	bl	8002504 <LL_ADC_REG_IsConversionOngoing>
 800283a:	4603      	mov	r3, r0
 800283c:	2b00      	cmp	r3, #0
 800283e:	f040 809c 	bne.w	800297a <HAL_ADC_Start+0x15a>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8002848:	2b01      	cmp	r3, #1
 800284a:	d101      	bne.n	8002850 <HAL_ADC_Start+0x30>
 800284c:	2302      	movs	r3, #2
 800284e:	e097      	b.n	8002980 <HAL_ADC_Start+0x160>
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	2201      	movs	r2, #1
 8002854:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002858:	6878      	ldr	r0, [r7, #4]
 800285a:	f000 fe81 	bl	8003560 <ADC_Enable>
 800285e:	4603      	mov	r3, r0
 8002860:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002862:	7dfb      	ldrb	r3, [r7, #23]
 8002864:	2b00      	cmp	r3, #0
 8002866:	f040 8083 	bne.w	8002970 <HAL_ADC_Start+0x150>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800286e:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002872:	f023 0301 	bic.w	r3, r3, #1
 8002876:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	659a      	str	r2, [r3, #88]	@ 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	4a42      	ldr	r2, [pc, #264]	@ (800298c <HAL_ADC_Start+0x16c>)
 8002884:	4293      	cmp	r3, r2
 8002886:	d002      	beq.n	800288e <HAL_ADC_Start+0x6e>
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	e000      	b.n	8002890 <HAL_ADC_Start+0x70>
 800288e:	4b40      	ldr	r3, [pc, #256]	@ (8002990 <HAL_ADC_Start+0x170>)
 8002890:	687a      	ldr	r2, [r7, #4]
 8002892:	6812      	ldr	r2, [r2, #0]
 8002894:	4293      	cmp	r3, r2
 8002896:	d002      	beq.n	800289e <HAL_ADC_Start+0x7e>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002898:	693b      	ldr	r3, [r7, #16]
 800289a:	2b00      	cmp	r3, #0
 800289c:	d105      	bne.n	80028aa <HAL_ADC_Start+0x8a>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028a2:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	659a      	str	r2, [r3, #88]	@ 0x58
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028ae:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80028b2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80028b6:	d106      	bne.n	80028c6 <HAL_ADC_Start+0xa6>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028bc:	f023 0206 	bic.w	r2, r3, #6
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	65da      	str	r2, [r3, #92]	@ 0x5c
 80028c4:	e002      	b.n	80028cc <HAL_ADC_Start+0xac>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	2200      	movs	r2, #0
 80028ca:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	221c      	movs	r2, #28
 80028d2:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	2200      	movs	r2, #0
 80028d8:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	4a2a      	ldr	r2, [pc, #168]	@ (800298c <HAL_ADC_Start+0x16c>)
 80028e2:	4293      	cmp	r3, r2
 80028e4:	d002      	beq.n	80028ec <HAL_ADC_Start+0xcc>
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	e000      	b.n	80028ee <HAL_ADC_Start+0xce>
 80028ec:	4b28      	ldr	r3, [pc, #160]	@ (8002990 <HAL_ADC_Start+0x170>)
 80028ee:	687a      	ldr	r2, [r7, #4]
 80028f0:	6812      	ldr	r2, [r2, #0]
 80028f2:	4293      	cmp	r3, r2
 80028f4:	d008      	beq.n	8002908 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80028f6:	693b      	ldr	r3, [r7, #16]
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d005      	beq.n	8002908 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80028fc:	693b      	ldr	r3, [r7, #16]
 80028fe:	2b05      	cmp	r3, #5
 8002900:	d002      	beq.n	8002908 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002902:	693b      	ldr	r3, [r7, #16]
 8002904:	2b09      	cmp	r3, #9
 8002906:	d114      	bne.n	8002932 <HAL_ADC_Start+0x112>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	68db      	ldr	r3, [r3, #12]
 800290e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002912:	2b00      	cmp	r3, #0
 8002914:	d007      	beq.n	8002926 <HAL_ADC_Start+0x106>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800291a:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800291e:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	659a      	str	r2, [r3, #88]	@ 0x58
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	4618      	mov	r0, r3
 800292c:	f7ff fdc2 	bl	80024b4 <LL_ADC_REG_StartConversion>
 8002930:	e025      	b.n	800297e <HAL_ADC_Start+0x15e>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002936:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	659a      	str	r2, [r3, #88]	@ 0x58
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	4a12      	ldr	r2, [pc, #72]	@ (800298c <HAL_ADC_Start+0x16c>)
 8002944:	4293      	cmp	r3, r2
 8002946:	d002      	beq.n	800294e <HAL_ADC_Start+0x12e>
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	e000      	b.n	8002950 <HAL_ADC_Start+0x130>
 800294e:	4b10      	ldr	r3, [pc, #64]	@ (8002990 <HAL_ADC_Start+0x170>)
 8002950:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	68db      	ldr	r3, [r3, #12]
 8002956:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800295a:	2b00      	cmp	r3, #0
 800295c:	d00f      	beq.n	800297e <HAL_ADC_Start+0x15e>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002962:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002966:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	659a      	str	r2, [r3, #88]	@ 0x58
 800296e:	e006      	b.n	800297e <HAL_ADC_Start+0x15e>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	2200      	movs	r2, #0
 8002974:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
 8002978:	e001      	b.n	800297e <HAL_ADC_Start+0x15e>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800297a:	2302      	movs	r3, #2
 800297c:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 800297e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002980:	4618      	mov	r0, r3
 8002982:	3718      	adds	r7, #24
 8002984:	46bd      	mov	sp, r7
 8002986:	bd80      	pop	{r7, pc}
 8002988:	42028300 	.word	0x42028300
 800298c:	42028100 	.word	0x42028100
 8002990:	42028000 	.word	0x42028000

08002994 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8002994:	b580      	push	{r7, lr}
 8002996:	b084      	sub	sp, #16
 8002998:	af00      	add	r7, sp, #0
 800299a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80029a2:	2b01      	cmp	r3, #1
 80029a4:	d101      	bne.n	80029aa <HAL_ADC_Stop+0x16>
 80029a6:	2302      	movs	r3, #2
 80029a8:	e023      	b.n	80029f2 <HAL_ADC_Stop+0x5e>
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	2201      	movs	r2, #1
 80029ae:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 80029b2:	2103      	movs	r1, #3
 80029b4:	6878      	ldr	r0, [r7, #4]
 80029b6:	f000 fd17 	bl	80033e8 <ADC_ConversionStop>
 80029ba:	4603      	mov	r3, r0
 80029bc:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 80029be:	7bfb      	ldrb	r3, [r7, #15]
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d111      	bne.n	80029e8 <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 80029c4:	6878      	ldr	r0, [r7, #4]
 80029c6:	f000 fe4d 	bl	8003664 <ADC_Disable>
 80029ca:	4603      	mov	r3, r0
 80029cc:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 80029ce:	7bfb      	ldrb	r3, [r7, #15]
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d109      	bne.n	80029e8 <HAL_ADC_Stop+0x54>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029d8:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80029dc:	f023 0301 	bic.w	r3, r3, #1
 80029e0:	f043 0201 	orr.w	r2, r3, #1
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	2200      	movs	r2, #0
 80029ec:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 80029f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80029f2:	4618      	mov	r0, r3
 80029f4:	3710      	adds	r7, #16
 80029f6:	46bd      	mov	sp, r7
 80029f8:	bd80      	pop	{r7, pc}
	...

080029fc <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 80029fc:	b580      	push	{r7, lr}
 80029fe:	b088      	sub	sp, #32
 8002a00:	af00      	add	r7, sp, #0
 8002a02:	6078      	str	r0, [r7, #4]
 8002a04:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002a06:	4866      	ldr	r0, [pc, #408]	@ (8002ba0 <HAL_ADC_PollForConversion+0x1a4>)
 8002a08:	f7ff fc9c 	bl	8002344 <LL_ADC_GetMultimode>
 8002a0c:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	695b      	ldr	r3, [r3, #20]
 8002a12:	2b08      	cmp	r3, #8
 8002a14:	d102      	bne.n	8002a1c <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8002a16:	2308      	movs	r3, #8
 8002a18:	61fb      	str	r3, [r7, #28]
 8002a1a:	e02a      	b.n	8002a72 <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002a1c:	697b      	ldr	r3, [r7, #20]
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d005      	beq.n	8002a2e <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002a22:	697b      	ldr	r3, [r7, #20]
 8002a24:	2b05      	cmp	r3, #5
 8002a26:	d002      	beq.n	8002a2e <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002a28:	697b      	ldr	r3, [r7, #20]
 8002a2a:	2b09      	cmp	r3, #9
 8002a2c:	d111      	bne.n	8002a52 <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	68db      	ldr	r3, [r3, #12]
 8002a34:	f003 0301 	and.w	r3, r3, #1
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d007      	beq.n	8002a4c <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a40:	f043 0220 	orr.w	r2, r3, #32
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	659a      	str	r2, [r3, #88]	@ 0x58
        return HAL_ERROR;
 8002a48:	2301      	movs	r3, #1
 8002a4a:	e0a4      	b.n	8002b96 <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8002a4c:	2304      	movs	r3, #4
 8002a4e:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8002a50:	e00f      	b.n	8002a72 <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8002a52:	4853      	ldr	r0, [pc, #332]	@ (8002ba0 <HAL_ADC_PollForConversion+0x1a4>)
 8002a54:	f7ff fc84 	bl	8002360 <LL_ADC_GetMultiDMATransfer>
 8002a58:	4603      	mov	r3, r0
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d007      	beq.n	8002a6e <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a62:	f043 0220 	orr.w	r2, r3, #32
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	659a      	str	r2, [r3, #88]	@ 0x58
        return HAL_ERROR;
 8002a6a:	2301      	movs	r3, #1
 8002a6c:	e093      	b.n	8002b96 <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8002a6e:	2304      	movs	r3, #4
 8002a70:	61fb      	str	r3, [r7, #28]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8002a72:	f7ff fab1 	bl	8001fd8 <HAL_GetTick>
 8002a76:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002a78:	e021      	b.n	8002abe <HAL_ADC_PollForConversion+0xc2>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8002a7a:	683b      	ldr	r3, [r7, #0]
 8002a7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a80:	d01d      	beq.n	8002abe <HAL_ADC_PollForConversion+0xc2>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8002a82:	f7ff faa9 	bl	8001fd8 <HAL_GetTick>
 8002a86:	4602      	mov	r2, r0
 8002a88:	693b      	ldr	r3, [r7, #16]
 8002a8a:	1ad3      	subs	r3, r2, r3
 8002a8c:	683a      	ldr	r2, [r7, #0]
 8002a8e:	429a      	cmp	r2, r3
 8002a90:	d302      	bcc.n	8002a98 <HAL_ADC_PollForConversion+0x9c>
 8002a92:	683b      	ldr	r3, [r7, #0]
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d112      	bne.n	8002abe <HAL_ADC_PollForConversion+0xc2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	681a      	ldr	r2, [r3, #0]
 8002a9e:	69fb      	ldr	r3, [r7, #28]
 8002aa0:	4013      	ands	r3, r2
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d10b      	bne.n	8002abe <HAL_ADC_PollForConversion+0xc2>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002aaa:	f043 0204 	orr.w	r2, r3, #4
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	2200      	movs	r2, #0
 8002ab6:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

          return HAL_TIMEOUT;
 8002aba:	2303      	movs	r3, #3
 8002abc:	e06b      	b.n	8002b96 <HAL_ADC_PollForConversion+0x19a>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	681a      	ldr	r2, [r3, #0]
 8002ac4:	69fb      	ldr	r3, [r7, #28]
 8002ac6:	4013      	ands	r3, r2
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d0d6      	beq.n	8002a7a <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ad0:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	4618      	mov	r0, r3
 8002ade:	f7ff fba3 	bl	8002228 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002ae2:	4603      	mov	r3, r0
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d01c      	beq.n	8002b22 <HAL_ADC_PollForConversion+0x126>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	7e5b      	ldrb	r3, [r3, #25]
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d118      	bne.n	8002b22 <HAL_ADC_PollForConversion+0x126>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	f003 0308 	and.w	r3, r3, #8
 8002afa:	2b08      	cmp	r3, #8
 8002afc:	d111      	bne.n	8002b22 <HAL_ADC_PollForConversion+0x126>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b02:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	659a      	str	r2, [r3, #88]	@ 0x58

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b0e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d105      	bne.n	8002b22 <HAL_ADC_PollForConversion+0x126>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b1a:	f043 0201 	orr.w	r2, r3, #1
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	4a1f      	ldr	r2, [pc, #124]	@ (8002ba4 <HAL_ADC_PollForConversion+0x1a8>)
 8002b28:	4293      	cmp	r3, r2
 8002b2a:	d002      	beq.n	8002b32 <HAL_ADC_PollForConversion+0x136>
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	e000      	b.n	8002b34 <HAL_ADC_PollForConversion+0x138>
 8002b32:	4b1d      	ldr	r3, [pc, #116]	@ (8002ba8 <HAL_ADC_PollForConversion+0x1ac>)
 8002b34:	687a      	ldr	r2, [r7, #4]
 8002b36:	6812      	ldr	r2, [r2, #0]
 8002b38:	4293      	cmp	r3, r2
 8002b3a:	d008      	beq.n	8002b4e <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002b3c:	697b      	ldr	r3, [r7, #20]
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d005      	beq.n	8002b4e <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002b42:	697b      	ldr	r3, [r7, #20]
 8002b44:	2b05      	cmp	r3, #5
 8002b46:	d002      	beq.n	8002b4e <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002b48:	697b      	ldr	r3, [r7, #20]
 8002b4a:	2b09      	cmp	r3, #9
 8002b4c:	d104      	bne.n	8002b58 <HAL_ADC_PollForConversion+0x15c>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	68db      	ldr	r3, [r3, #12]
 8002b54:	61bb      	str	r3, [r7, #24]
 8002b56:	e00c      	b.n	8002b72 <HAL_ADC_PollForConversion+0x176>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	4a11      	ldr	r2, [pc, #68]	@ (8002ba4 <HAL_ADC_PollForConversion+0x1a8>)
 8002b5e:	4293      	cmp	r3, r2
 8002b60:	d002      	beq.n	8002b68 <HAL_ADC_PollForConversion+0x16c>
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	e000      	b.n	8002b6a <HAL_ADC_PollForConversion+0x16e>
 8002b68:	4b0f      	ldr	r3, [pc, #60]	@ (8002ba8 <HAL_ADC_PollForConversion+0x1ac>)
 8002b6a:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	68db      	ldr	r3, [r3, #12]
 8002b70:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8002b72:	69fb      	ldr	r3, [r7, #28]
 8002b74:	2b08      	cmp	r3, #8
 8002b76:	d104      	bne.n	8002b82 <HAL_ADC_PollForConversion+0x186>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	2208      	movs	r2, #8
 8002b7e:	601a      	str	r2, [r3, #0]
 8002b80:	e008      	b.n	8002b94 <HAL_ADC_PollForConversion+0x198>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8002b82:	69bb      	ldr	r3, [r7, #24]
 8002b84:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d103      	bne.n	8002b94 <HAL_ADC_PollForConversion+0x198>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	220c      	movs	r2, #12
 8002b92:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8002b94:	2300      	movs	r3, #0
}
 8002b96:	4618      	mov	r0, r3
 8002b98:	3720      	adds	r7, #32
 8002b9a:	46bd      	mov	sp, r7
 8002b9c:	bd80      	pop	{r7, pc}
 8002b9e:	bf00      	nop
 8002ba0:	42028300 	.word	0x42028300
 8002ba4:	42028100 	.word	0x42028100
 8002ba8:	42028000 	.word	0x42028000

08002bac <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8002bac:	b480      	push	{r7}
 8002bae:	b083      	sub	sp, #12
 8002bb0:	af00      	add	r7, sp, #0
 8002bb2:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8002bba:	4618      	mov	r0, r3
 8002bbc:	370c      	adds	r7, #12
 8002bbe:	46bd      	mov	sp, r7
 8002bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc4:	4770      	bx	lr
	...

08002bc8 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8002bc8:	b580      	push	{r7, lr}
 8002bca:	b0b6      	sub	sp, #216	@ 0xd8
 8002bcc:	af00      	add	r7, sp, #0
 8002bce:	6078      	str	r0, [r7, #4]
 8002bd0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002bd2:	2300      	movs	r3, #0
 8002bd4:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002bd8:	2300      	movs	r3, #0
 8002bda:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8002be2:	2b01      	cmp	r3, #1
 8002be4:	d101      	bne.n	8002bea <HAL_ADC_ConfigChannel+0x22>
 8002be6:	2302      	movs	r3, #2
 8002be8:	e3e6      	b.n	80033b8 <HAL_ADC_ConfigChannel+0x7f0>
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	2201      	movs	r2, #1
 8002bee:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	4618      	mov	r0, r3
 8002bf8:	f7ff fc84 	bl	8002504 <LL_ADC_REG_IsConversionOngoing>
 8002bfc:	4603      	mov	r3, r0
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	f040 83cb 	bne.w	800339a <HAL_ADC_ConfigChannel+0x7d2>
  {
    if ((pConfig->Channel == ADC_CHANNEL_0)
 8002c04:	683b      	ldr	r3, [r7, #0]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	2b01      	cmp	r3, #1
 8002c0a:	d009      	beq.n	8002c20 <HAL_ADC_ConfigChannel+0x58>
        || ((pConfig->Channel == ADC_CHANNEL_1) && (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)))
 8002c0c:	683b      	ldr	r3, [r7, #0]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	4ab0      	ldr	r2, [pc, #704]	@ (8002ed4 <HAL_ADC_ConfigChannel+0x30c>)
 8002c12:	4293      	cmp	r3, r2
 8002c14:	d109      	bne.n	8002c2a <HAL_ADC_ConfigChannel+0x62>
 8002c16:	683b      	ldr	r3, [r7, #0]
 8002c18:	68db      	ldr	r3, [r3, #12]
 8002c1a:	4aaf      	ldr	r2, [pc, #700]	@ (8002ed8 <HAL_ADC_ConfigChannel+0x310>)
 8002c1c:	4293      	cmp	r3, r2
 8002c1e:	d104      	bne.n	8002c2a <HAL_ADC_ConfigChannel+0x62>
    {
      LL_ADC_EnableChannel0_GPIO(hadc->Instance);
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	4618      	mov	r0, r3
 8002c26:	f7ff fa4d 	bl	80020c4 <LL_ADC_EnableChannel0_GPIO>
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	6818      	ldr	r0, [r3, #0]
 8002c2e:	683b      	ldr	r3, [r7, #0]
 8002c30:	6859      	ldr	r1, [r3, #4]
 8002c32:	683b      	ldr	r3, [r7, #0]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	461a      	mov	r2, r3
 8002c38:	f7ff fb09 	bl	800224e <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	4618      	mov	r0, r3
 8002c42:	f7ff fc5f 	bl	8002504 <LL_ADC_REG_IsConversionOngoing>
 8002c46:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	4618      	mov	r0, r3
 8002c50:	f7ff fc7f 	bl	8002552 <LL_ADC_INJ_IsConversionOngoing>
 8002c54:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002c58:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	f040 81dd 	bne.w	800301c <HAL_ADC_ConfigChannel+0x454>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002c62:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	f040 81d8 	bne.w	800301c <HAL_ADC_ConfigChannel+0x454>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8002c6c:	683b      	ldr	r3, [r7, #0]
 8002c6e:	689b      	ldr	r3, [r3, #8]
 8002c70:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002c74:	d10f      	bne.n	8002c96 <HAL_ADC_ConfigChannel+0xce>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	6818      	ldr	r0, [r3, #0]
 8002c7a:	683b      	ldr	r3, [r7, #0]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	2200      	movs	r2, #0
 8002c80:	4619      	mov	r1, r3
 8002c82:	f7ff fb10 	bl	80022a6 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8002c8e:	4618      	mov	r0, r3
 8002c90:	f7ff fab7 	bl	8002202 <LL_ADC_SetSamplingTimeCommonConfig>
 8002c94:	e00e      	b.n	8002cb4 <HAL_ADC_ConfigChannel+0xec>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	6818      	ldr	r0, [r3, #0]
 8002c9a:	683b      	ldr	r3, [r7, #0]
 8002c9c:	6819      	ldr	r1, [r3, #0]
 8002c9e:	683b      	ldr	r3, [r7, #0]
 8002ca0:	689b      	ldr	r3, [r3, #8]
 8002ca2:	461a      	mov	r2, r3
 8002ca4:	f7ff faff 	bl	80022a6 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	2100      	movs	r1, #0
 8002cae:	4618      	mov	r0, r3
 8002cb0:	f7ff faa7 	bl	8002202 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8002cb4:	683b      	ldr	r3, [r7, #0]
 8002cb6:	695a      	ldr	r2, [r3, #20]
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	68db      	ldr	r3, [r3, #12]
 8002cbe:	08db      	lsrs	r3, r3, #3
 8002cc0:	f003 0303 	and.w	r3, r3, #3
 8002cc4:	005b      	lsls	r3, r3, #1
 8002cc6:	fa02 f303 	lsl.w	r3, r2, r3
 8002cca:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002cce:	683b      	ldr	r3, [r7, #0]
 8002cd0:	691b      	ldr	r3, [r3, #16]
 8002cd2:	2b04      	cmp	r3, #4
 8002cd4:	d022      	beq.n	8002d1c <HAL_ADC_ConfigChannel+0x154>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	6818      	ldr	r0, [r3, #0]
 8002cda:	683b      	ldr	r3, [r7, #0]
 8002cdc:	6919      	ldr	r1, [r3, #16]
 8002cde:	683b      	ldr	r3, [r7, #0]
 8002ce0:	681a      	ldr	r2, [r3, #0]
 8002ce2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8002ce6:	f7ff fa01 	bl	80020ec <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	6818      	ldr	r0, [r3, #0]
 8002cee:	683b      	ldr	r3, [r7, #0]
 8002cf0:	6919      	ldr	r1, [r3, #16]
 8002cf2:	683b      	ldr	r3, [r7, #0]
 8002cf4:	699b      	ldr	r3, [r3, #24]
 8002cf6:	461a      	mov	r2, r3
 8002cf8:	f7ff fa4d 	bl	8002196 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	6818      	ldr	r0, [r3, #0]
 8002d00:	683b      	ldr	r3, [r7, #0]
 8002d02:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8002d04:	683b      	ldr	r3, [r7, #0]
 8002d06:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8002d08:	2b01      	cmp	r3, #1
 8002d0a:	d102      	bne.n	8002d12 <HAL_ADC_ConfigChannel+0x14a>
 8002d0c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002d10:	e000      	b.n	8002d14 <HAL_ADC_ConfigChannel+0x14c>
 8002d12:	2300      	movs	r3, #0
 8002d14:	461a      	mov	r2, r3
 8002d16:	f7ff fa59 	bl	80021cc <LL_ADC_SetOffsetSaturation>
 8002d1a:	e17f      	b.n	800301c <HAL_ADC_ConfigChannel+0x454>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	2100      	movs	r1, #0
 8002d22:	4618      	mov	r0, r3
 8002d24:	f7ff fa06 	bl	8002134 <LL_ADC_GetOffsetChannel>
 8002d28:	4603      	mov	r3, r0
 8002d2a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d10a      	bne.n	8002d48 <HAL_ADC_ConfigChannel+0x180>
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	2100      	movs	r1, #0
 8002d38:	4618      	mov	r0, r3
 8002d3a:	f7ff f9fb 	bl	8002134 <LL_ADC_GetOffsetChannel>
 8002d3e:	4603      	mov	r3, r0
 8002d40:	0e9b      	lsrs	r3, r3, #26
 8002d42:	f003 021f 	and.w	r2, r3, #31
 8002d46:	e01e      	b.n	8002d86 <HAL_ADC_ConfigChannel+0x1be>
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	2100      	movs	r1, #0
 8002d4e:	4618      	mov	r0, r3
 8002d50:	f7ff f9f0 	bl	8002134 <LL_ADC_GetOffsetChannel>
 8002d54:	4603      	mov	r3, r0
 8002d56:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d5a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002d5e:	fa93 f3a3 	rbit	r3, r3
 8002d62:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
  return result;
 8002d66:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002d6a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  if (value == 0U)
 8002d6e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d101      	bne.n	8002d7a <HAL_ADC_ConfigChannel+0x1b2>
    return 32U;
 8002d76:	2320      	movs	r3, #32
 8002d78:	e004      	b.n	8002d84 <HAL_ADC_ConfigChannel+0x1bc>
  return __builtin_clz(value);
 8002d7a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002d7e:	fab3 f383 	clz	r3, r3
 8002d82:	b2db      	uxtb	r3, r3
 8002d84:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002d86:	683b      	ldr	r3, [r7, #0]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d105      	bne.n	8002d9e <HAL_ADC_ConfigChannel+0x1d6>
 8002d92:	683b      	ldr	r3, [r7, #0]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	0e9b      	lsrs	r3, r3, #26
 8002d98:	f003 031f 	and.w	r3, r3, #31
 8002d9c:	e018      	b.n	8002dd0 <HAL_ADC_ConfigChannel+0x208>
 8002d9e:	683b      	ldr	r3, [r7, #0]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002da6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002daa:	fa93 f3a3 	rbit	r3, r3
 8002dae:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8002db2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002db6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8002dba:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d101      	bne.n	8002dc6 <HAL_ADC_ConfigChannel+0x1fe>
    return 32U;
 8002dc2:	2320      	movs	r3, #32
 8002dc4:	e004      	b.n	8002dd0 <HAL_ADC_ConfigChannel+0x208>
  return __builtin_clz(value);
 8002dc6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002dca:	fab3 f383 	clz	r3, r3
 8002dce:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002dd0:	429a      	cmp	r2, r3
 8002dd2:	d106      	bne.n	8002de2 <HAL_ADC_ConfigChannel+0x21a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	2200      	movs	r2, #0
 8002dda:	2100      	movs	r1, #0
 8002ddc:	4618      	mov	r0, r3
 8002dde:	f7ff f9bf 	bl	8002160 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	2101      	movs	r1, #1
 8002de8:	4618      	mov	r0, r3
 8002dea:	f7ff f9a3 	bl	8002134 <LL_ADC_GetOffsetChannel>
 8002dee:	4603      	mov	r3, r0
 8002df0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d10a      	bne.n	8002e0e <HAL_ADC_ConfigChannel+0x246>
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	2101      	movs	r1, #1
 8002dfe:	4618      	mov	r0, r3
 8002e00:	f7ff f998 	bl	8002134 <LL_ADC_GetOffsetChannel>
 8002e04:	4603      	mov	r3, r0
 8002e06:	0e9b      	lsrs	r3, r3, #26
 8002e08:	f003 021f 	and.w	r2, r3, #31
 8002e0c:	e01e      	b.n	8002e4c <HAL_ADC_ConfigChannel+0x284>
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	2101      	movs	r1, #1
 8002e14:	4618      	mov	r0, r3
 8002e16:	f7ff f98d 	bl	8002134 <LL_ADC_GetOffsetChannel>
 8002e1a:	4603      	mov	r3, r0
 8002e1c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e20:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002e24:	fa93 f3a3 	rbit	r3, r3
 8002e28:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8002e2c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002e30:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8002e34:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d101      	bne.n	8002e40 <HAL_ADC_ConfigChannel+0x278>
    return 32U;
 8002e3c:	2320      	movs	r3, #32
 8002e3e:	e004      	b.n	8002e4a <HAL_ADC_ConfigChannel+0x282>
  return __builtin_clz(value);
 8002e40:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002e44:	fab3 f383 	clz	r3, r3
 8002e48:	b2db      	uxtb	r3, r3
 8002e4a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002e4c:	683b      	ldr	r3, [r7, #0]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d105      	bne.n	8002e64 <HAL_ADC_ConfigChannel+0x29c>
 8002e58:	683b      	ldr	r3, [r7, #0]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	0e9b      	lsrs	r3, r3, #26
 8002e5e:	f003 031f 	and.w	r3, r3, #31
 8002e62:	e018      	b.n	8002e96 <HAL_ADC_ConfigChannel+0x2ce>
 8002e64:	683b      	ldr	r3, [r7, #0]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e6c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002e70:	fa93 f3a3 	rbit	r3, r3
 8002e74:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8002e78:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002e7c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8002e80:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d101      	bne.n	8002e8c <HAL_ADC_ConfigChannel+0x2c4>
    return 32U;
 8002e88:	2320      	movs	r3, #32
 8002e8a:	e004      	b.n	8002e96 <HAL_ADC_ConfigChannel+0x2ce>
  return __builtin_clz(value);
 8002e8c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002e90:	fab3 f383 	clz	r3, r3
 8002e94:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002e96:	429a      	cmp	r2, r3
 8002e98:	d106      	bne.n	8002ea8 <HAL_ADC_ConfigChannel+0x2e0>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	2200      	movs	r2, #0
 8002ea0:	2101      	movs	r1, #1
 8002ea2:	4618      	mov	r0, r3
 8002ea4:	f7ff f95c 	bl	8002160 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	2102      	movs	r1, #2
 8002eae:	4618      	mov	r0, r3
 8002eb0:	f7ff f940 	bl	8002134 <LL_ADC_GetOffsetChannel>
 8002eb4:	4603      	mov	r3, r0
 8002eb6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d10e      	bne.n	8002edc <HAL_ADC_ConfigChannel+0x314>
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	2102      	movs	r1, #2
 8002ec4:	4618      	mov	r0, r3
 8002ec6:	f7ff f935 	bl	8002134 <LL_ADC_GetOffsetChannel>
 8002eca:	4603      	mov	r3, r0
 8002ecc:	0e9b      	lsrs	r3, r3, #26
 8002ece:	f003 021f 	and.w	r2, r3, #31
 8002ed2:	e022      	b.n	8002f1a <HAL_ADC_ConfigChannel+0x352>
 8002ed4:	04300002 	.word	0x04300002
 8002ed8:	407f0000 	.word	0x407f0000
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	2102      	movs	r1, #2
 8002ee2:	4618      	mov	r0, r3
 8002ee4:	f7ff f926 	bl	8002134 <LL_ADC_GetOffsetChannel>
 8002ee8:	4603      	mov	r3, r0
 8002eea:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002eee:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002ef2:	fa93 f3a3 	rbit	r3, r3
 8002ef6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8002efa:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002efe:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8002f02:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d101      	bne.n	8002f0e <HAL_ADC_ConfigChannel+0x346>
    return 32U;
 8002f0a:	2320      	movs	r3, #32
 8002f0c:	e004      	b.n	8002f18 <HAL_ADC_ConfigChannel+0x350>
  return __builtin_clz(value);
 8002f0e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002f12:	fab3 f383 	clz	r3, r3
 8002f16:	b2db      	uxtb	r3, r3
 8002f18:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002f1a:	683b      	ldr	r3, [r7, #0]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d105      	bne.n	8002f32 <HAL_ADC_ConfigChannel+0x36a>
 8002f26:	683b      	ldr	r3, [r7, #0]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	0e9b      	lsrs	r3, r3, #26
 8002f2c:	f003 031f 	and.w	r3, r3, #31
 8002f30:	e016      	b.n	8002f60 <HAL_ADC_ConfigChannel+0x398>
 8002f32:	683b      	ldr	r3, [r7, #0]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f3a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002f3e:	fa93 f3a3 	rbit	r3, r3
 8002f42:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8002f44:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002f46:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8002f4a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d101      	bne.n	8002f56 <HAL_ADC_ConfigChannel+0x38e>
    return 32U;
 8002f52:	2320      	movs	r3, #32
 8002f54:	e004      	b.n	8002f60 <HAL_ADC_ConfigChannel+0x398>
  return __builtin_clz(value);
 8002f56:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002f5a:	fab3 f383 	clz	r3, r3
 8002f5e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002f60:	429a      	cmp	r2, r3
 8002f62:	d106      	bne.n	8002f72 <HAL_ADC_ConfigChannel+0x3aa>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	2200      	movs	r2, #0
 8002f6a:	2102      	movs	r1, #2
 8002f6c:	4618      	mov	r0, r3
 8002f6e:	f7ff f8f7 	bl	8002160 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	2103      	movs	r1, #3
 8002f78:	4618      	mov	r0, r3
 8002f7a:	f7ff f8db 	bl	8002134 <LL_ADC_GetOffsetChannel>
 8002f7e:	4603      	mov	r3, r0
 8002f80:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d10a      	bne.n	8002f9e <HAL_ADC_ConfigChannel+0x3d6>
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	2103      	movs	r1, #3
 8002f8e:	4618      	mov	r0, r3
 8002f90:	f7ff f8d0 	bl	8002134 <LL_ADC_GetOffsetChannel>
 8002f94:	4603      	mov	r3, r0
 8002f96:	0e9b      	lsrs	r3, r3, #26
 8002f98:	f003 021f 	and.w	r2, r3, #31
 8002f9c:	e017      	b.n	8002fce <HAL_ADC_ConfigChannel+0x406>
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	2103      	movs	r1, #3
 8002fa4:	4618      	mov	r0, r3
 8002fa6:	f7ff f8c5 	bl	8002134 <LL_ADC_GetOffsetChannel>
 8002faa:	4603      	mov	r3, r0
 8002fac:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fae:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002fb0:	fa93 f3a3 	rbit	r3, r3
 8002fb4:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8002fb6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002fb8:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8002fba:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d101      	bne.n	8002fc4 <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 8002fc0:	2320      	movs	r3, #32
 8002fc2:	e003      	b.n	8002fcc <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 8002fc4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002fc6:	fab3 f383 	clz	r3, r3
 8002fca:	b2db      	uxtb	r3, r3
 8002fcc:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002fce:	683b      	ldr	r3, [r7, #0]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d105      	bne.n	8002fe6 <HAL_ADC_ConfigChannel+0x41e>
 8002fda:	683b      	ldr	r3, [r7, #0]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	0e9b      	lsrs	r3, r3, #26
 8002fe0:	f003 031f 	and.w	r3, r3, #31
 8002fe4:	e011      	b.n	800300a <HAL_ADC_ConfigChannel+0x442>
 8002fe6:	683b      	ldr	r3, [r7, #0]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fec:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002fee:	fa93 f3a3 	rbit	r3, r3
 8002ff2:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8002ff4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002ff6:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8002ff8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d101      	bne.n	8003002 <HAL_ADC_ConfigChannel+0x43a>
    return 32U;
 8002ffe:	2320      	movs	r3, #32
 8003000:	e003      	b.n	800300a <HAL_ADC_ConfigChannel+0x442>
  return __builtin_clz(value);
 8003002:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003004:	fab3 f383 	clz	r3, r3
 8003008:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800300a:	429a      	cmp	r2, r3
 800300c:	d106      	bne.n	800301c <HAL_ADC_ConfigChannel+0x454>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	2200      	movs	r2, #0
 8003014:	2103      	movs	r1, #3
 8003016:	4618      	mov	r0, r3
 8003018:	f7ff f8a2 	bl	8002160 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	4618      	mov	r0, r3
 8003022:	f7ff fa21 	bl	8002468 <LL_ADC_IsEnabled>
 8003026:	4603      	mov	r3, r0
 8003028:	2b00      	cmp	r3, #0
 800302a:	f040 813f 	bne.w	80032ac <HAL_ADC_ConfigChannel+0x6e4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	6818      	ldr	r0, [r3, #0]
 8003032:	683b      	ldr	r3, [r7, #0]
 8003034:	6819      	ldr	r1, [r3, #0]
 8003036:	683b      	ldr	r3, [r7, #0]
 8003038:	68db      	ldr	r3, [r3, #12]
 800303a:	461a      	mov	r2, r3
 800303c:	f7ff f95e 	bl	80022fc <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8003040:	683b      	ldr	r3, [r7, #0]
 8003042:	68db      	ldr	r3, [r3, #12]
 8003044:	4a8e      	ldr	r2, [pc, #568]	@ (8003280 <HAL_ADC_ConfigChannel+0x6b8>)
 8003046:	4293      	cmp	r3, r2
 8003048:	f040 8130 	bne.w	80032ac <HAL_ADC_ConfigChannel+0x6e4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003050:	683b      	ldr	r3, [r7, #0]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003058:	2b00      	cmp	r3, #0
 800305a:	d10b      	bne.n	8003074 <HAL_ADC_ConfigChannel+0x4ac>
 800305c:	683b      	ldr	r3, [r7, #0]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	0e9b      	lsrs	r3, r3, #26
 8003062:	3301      	adds	r3, #1
 8003064:	f003 031f 	and.w	r3, r3, #31
 8003068:	2b09      	cmp	r3, #9
 800306a:	bf94      	ite	ls
 800306c:	2301      	movls	r3, #1
 800306e:	2300      	movhi	r3, #0
 8003070:	b2db      	uxtb	r3, r3
 8003072:	e019      	b.n	80030a8 <HAL_ADC_ConfigChannel+0x4e0>
 8003074:	683b      	ldr	r3, [r7, #0]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800307a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800307c:	fa93 f3a3 	rbit	r3, r3
 8003080:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8003082:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003084:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8003086:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003088:	2b00      	cmp	r3, #0
 800308a:	d101      	bne.n	8003090 <HAL_ADC_ConfigChannel+0x4c8>
    return 32U;
 800308c:	2320      	movs	r3, #32
 800308e:	e003      	b.n	8003098 <HAL_ADC_ConfigChannel+0x4d0>
  return __builtin_clz(value);
 8003090:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003092:	fab3 f383 	clz	r3, r3
 8003096:	b2db      	uxtb	r3, r3
 8003098:	3301      	adds	r3, #1
 800309a:	f003 031f 	and.w	r3, r3, #31
 800309e:	2b09      	cmp	r3, #9
 80030a0:	bf94      	ite	ls
 80030a2:	2301      	movls	r3, #1
 80030a4:	2300      	movhi	r3, #0
 80030a6:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d079      	beq.n	80031a0 <HAL_ADC_ConfigChannel+0x5d8>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80030ac:	683b      	ldr	r3, [r7, #0]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d107      	bne.n	80030c8 <HAL_ADC_ConfigChannel+0x500>
 80030b8:	683b      	ldr	r3, [r7, #0]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	0e9b      	lsrs	r3, r3, #26
 80030be:	3301      	adds	r3, #1
 80030c0:	069b      	lsls	r3, r3, #26
 80030c2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80030c6:	e015      	b.n	80030f4 <HAL_ADC_ConfigChannel+0x52c>
 80030c8:	683b      	ldr	r3, [r7, #0]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030ce:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80030d0:	fa93 f3a3 	rbit	r3, r3
 80030d4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 80030d6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80030d8:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 80030da:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d101      	bne.n	80030e4 <HAL_ADC_ConfigChannel+0x51c>
    return 32U;
 80030e0:	2320      	movs	r3, #32
 80030e2:	e003      	b.n	80030ec <HAL_ADC_ConfigChannel+0x524>
  return __builtin_clz(value);
 80030e4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80030e6:	fab3 f383 	clz	r3, r3
 80030ea:	b2db      	uxtb	r3, r3
 80030ec:	3301      	adds	r3, #1
 80030ee:	069b      	lsls	r3, r3, #26
 80030f0:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80030f4:	683b      	ldr	r3, [r7, #0]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d109      	bne.n	8003114 <HAL_ADC_ConfigChannel+0x54c>
 8003100:	683b      	ldr	r3, [r7, #0]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	0e9b      	lsrs	r3, r3, #26
 8003106:	3301      	adds	r3, #1
 8003108:	f003 031f 	and.w	r3, r3, #31
 800310c:	2101      	movs	r1, #1
 800310e:	fa01 f303 	lsl.w	r3, r1, r3
 8003112:	e017      	b.n	8003144 <HAL_ADC_ConfigChannel+0x57c>
 8003114:	683b      	ldr	r3, [r7, #0]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800311a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800311c:	fa93 f3a3 	rbit	r3, r3
 8003120:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8003122:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003124:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8003126:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003128:	2b00      	cmp	r3, #0
 800312a:	d101      	bne.n	8003130 <HAL_ADC_ConfigChannel+0x568>
    return 32U;
 800312c:	2320      	movs	r3, #32
 800312e:	e003      	b.n	8003138 <HAL_ADC_ConfigChannel+0x570>
  return __builtin_clz(value);
 8003130:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003132:	fab3 f383 	clz	r3, r3
 8003136:	b2db      	uxtb	r3, r3
 8003138:	3301      	adds	r3, #1
 800313a:	f003 031f 	and.w	r3, r3, #31
 800313e:	2101      	movs	r1, #1
 8003140:	fa01 f303 	lsl.w	r3, r1, r3
 8003144:	ea42 0103 	orr.w	r1, r2, r3
 8003148:	683b      	ldr	r3, [r7, #0]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003150:	2b00      	cmp	r3, #0
 8003152:	d10a      	bne.n	800316a <HAL_ADC_ConfigChannel+0x5a2>
 8003154:	683b      	ldr	r3, [r7, #0]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	0e9b      	lsrs	r3, r3, #26
 800315a:	3301      	adds	r3, #1
 800315c:	f003 021f 	and.w	r2, r3, #31
 8003160:	4613      	mov	r3, r2
 8003162:	005b      	lsls	r3, r3, #1
 8003164:	4413      	add	r3, r2
 8003166:	051b      	lsls	r3, r3, #20
 8003168:	e018      	b.n	800319c <HAL_ADC_ConfigChannel+0x5d4>
 800316a:	683b      	ldr	r3, [r7, #0]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003170:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003172:	fa93 f3a3 	rbit	r3, r3
 8003176:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8003178:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800317a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 800317c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800317e:	2b00      	cmp	r3, #0
 8003180:	d101      	bne.n	8003186 <HAL_ADC_ConfigChannel+0x5be>
    return 32U;
 8003182:	2320      	movs	r3, #32
 8003184:	e003      	b.n	800318e <HAL_ADC_ConfigChannel+0x5c6>
  return __builtin_clz(value);
 8003186:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003188:	fab3 f383 	clz	r3, r3
 800318c:	b2db      	uxtb	r3, r3
 800318e:	3301      	adds	r3, #1
 8003190:	f003 021f 	and.w	r2, r3, #31
 8003194:	4613      	mov	r3, r2
 8003196:	005b      	lsls	r3, r3, #1
 8003198:	4413      	add	r3, r2
 800319a:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800319c:	430b      	orrs	r3, r1
 800319e:	e080      	b.n	80032a2 <HAL_ADC_ConfigChannel+0x6da>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80031a0:	683b      	ldr	r3, [r7, #0]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d107      	bne.n	80031bc <HAL_ADC_ConfigChannel+0x5f4>
 80031ac:	683b      	ldr	r3, [r7, #0]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	0e9b      	lsrs	r3, r3, #26
 80031b2:	3301      	adds	r3, #1
 80031b4:	069b      	lsls	r3, r3, #26
 80031b6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80031ba:	e015      	b.n	80031e8 <HAL_ADC_ConfigChannel+0x620>
 80031bc:	683b      	ldr	r3, [r7, #0]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80031c4:	fa93 f3a3 	rbit	r3, r3
 80031c8:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 80031ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80031cc:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 80031ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d101      	bne.n	80031d8 <HAL_ADC_ConfigChannel+0x610>
    return 32U;
 80031d4:	2320      	movs	r3, #32
 80031d6:	e003      	b.n	80031e0 <HAL_ADC_ConfigChannel+0x618>
  return __builtin_clz(value);
 80031d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80031da:	fab3 f383 	clz	r3, r3
 80031de:	b2db      	uxtb	r3, r3
 80031e0:	3301      	adds	r3, #1
 80031e2:	069b      	lsls	r3, r3, #26
 80031e4:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80031e8:	683b      	ldr	r3, [r7, #0]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d109      	bne.n	8003208 <HAL_ADC_ConfigChannel+0x640>
 80031f4:	683b      	ldr	r3, [r7, #0]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	0e9b      	lsrs	r3, r3, #26
 80031fa:	3301      	adds	r3, #1
 80031fc:	f003 031f 	and.w	r3, r3, #31
 8003200:	2101      	movs	r1, #1
 8003202:	fa01 f303 	lsl.w	r3, r1, r3
 8003206:	e017      	b.n	8003238 <HAL_ADC_ConfigChannel+0x670>
 8003208:	683b      	ldr	r3, [r7, #0]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800320e:	6a3b      	ldr	r3, [r7, #32]
 8003210:	fa93 f3a3 	rbit	r3, r3
 8003214:	61fb      	str	r3, [r7, #28]
  return result;
 8003216:	69fb      	ldr	r3, [r7, #28]
 8003218:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800321a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800321c:	2b00      	cmp	r3, #0
 800321e:	d101      	bne.n	8003224 <HAL_ADC_ConfigChannel+0x65c>
    return 32U;
 8003220:	2320      	movs	r3, #32
 8003222:	e003      	b.n	800322c <HAL_ADC_ConfigChannel+0x664>
  return __builtin_clz(value);
 8003224:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003226:	fab3 f383 	clz	r3, r3
 800322a:	b2db      	uxtb	r3, r3
 800322c:	3301      	adds	r3, #1
 800322e:	f003 031f 	and.w	r3, r3, #31
 8003232:	2101      	movs	r1, #1
 8003234:	fa01 f303 	lsl.w	r3, r1, r3
 8003238:	ea42 0103 	orr.w	r1, r2, r3
 800323c:	683b      	ldr	r3, [r7, #0]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003244:	2b00      	cmp	r3, #0
 8003246:	d10d      	bne.n	8003264 <HAL_ADC_ConfigChannel+0x69c>
 8003248:	683b      	ldr	r3, [r7, #0]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	0e9b      	lsrs	r3, r3, #26
 800324e:	3301      	adds	r3, #1
 8003250:	f003 021f 	and.w	r2, r3, #31
 8003254:	4613      	mov	r3, r2
 8003256:	005b      	lsls	r3, r3, #1
 8003258:	4413      	add	r3, r2
 800325a:	3b1e      	subs	r3, #30
 800325c:	051b      	lsls	r3, r3, #20
 800325e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003262:	e01d      	b.n	80032a0 <HAL_ADC_ConfigChannel+0x6d8>
 8003264:	683b      	ldr	r3, [r7, #0]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800326a:	697b      	ldr	r3, [r7, #20]
 800326c:	fa93 f3a3 	rbit	r3, r3
 8003270:	613b      	str	r3, [r7, #16]
  return result;
 8003272:	693b      	ldr	r3, [r7, #16]
 8003274:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8003276:	69bb      	ldr	r3, [r7, #24]
 8003278:	2b00      	cmp	r3, #0
 800327a:	d103      	bne.n	8003284 <HAL_ADC_ConfigChannel+0x6bc>
    return 32U;
 800327c:	2320      	movs	r3, #32
 800327e:	e005      	b.n	800328c <HAL_ADC_ConfigChannel+0x6c4>
 8003280:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8003284:	69bb      	ldr	r3, [r7, #24]
 8003286:	fab3 f383 	clz	r3, r3
 800328a:	b2db      	uxtb	r3, r3
 800328c:	3301      	adds	r3, #1
 800328e:	f003 021f 	and.w	r2, r3, #31
 8003292:	4613      	mov	r3, r2
 8003294:	005b      	lsls	r3, r3, #1
 8003296:	4413      	add	r3, r2
 8003298:	3b1e      	subs	r3, #30
 800329a:	051b      	lsls	r3, r3, #20
 800329c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80032a0:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 80032a2:	683a      	ldr	r2, [r7, #0]
 80032a4:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80032a6:	4619      	mov	r1, r3
 80032a8:	f7fe fffd 	bl	80022a6 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80032ac:	683b      	ldr	r3, [r7, #0]
 80032ae:	681a      	ldr	r2, [r3, #0]
 80032b0:	4b43      	ldr	r3, [pc, #268]	@ (80033c0 <HAL_ADC_ConfigChannel+0x7f8>)
 80032b2:	4013      	ands	r3, r2
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d079      	beq.n	80033ac <HAL_ADC_ConfigChannel+0x7e4>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80032b8:	4842      	ldr	r0, [pc, #264]	@ (80033c4 <HAL_ADC_ConfigChannel+0x7fc>)
 80032ba:	f7fe fee3 	bl	8002084 <LL_ADC_GetCommonPathInternalCh>
 80032be:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80032c2:	683b      	ldr	r3, [r7, #0]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	4a40      	ldr	r2, [pc, #256]	@ (80033c8 <HAL_ADC_ConfigChannel+0x800>)
 80032c8:	4293      	cmp	r3, r2
 80032ca:	d124      	bne.n	8003316 <HAL_ADC_ConfigChannel+0x74e>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80032cc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80032d0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d11e      	bne.n	8003316 <HAL_ADC_ConfigChannel+0x74e>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	4a3b      	ldr	r2, [pc, #236]	@ (80033cc <HAL_ADC_ConfigChannel+0x804>)
 80032de:	4293      	cmp	r3, r2
 80032e0:	d164      	bne.n	80033ac <HAL_ADC_ConfigChannel+0x7e4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80032e2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80032e6:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80032ea:	4619      	mov	r1, r3
 80032ec:	4835      	ldr	r0, [pc, #212]	@ (80033c4 <HAL_ADC_ConfigChannel+0x7fc>)
 80032ee:	f7fe feb6 	bl	800205e <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80032f2:	4b37      	ldr	r3, [pc, #220]	@ (80033d0 <HAL_ADC_ConfigChannel+0x808>)
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	099b      	lsrs	r3, r3, #6
 80032f8:	4a36      	ldr	r2, [pc, #216]	@ (80033d4 <HAL_ADC_ConfigChannel+0x80c>)
 80032fa:	fba2 2303 	umull	r2, r3, r2, r3
 80032fe:	099b      	lsrs	r3, r3, #6
 8003300:	3301      	adds	r3, #1
 8003302:	005b      	lsls	r3, r3, #1
 8003304:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8003306:	e002      	b.n	800330e <HAL_ADC_ConfigChannel+0x746>
          {
            wait_loop_index--;
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	3b01      	subs	r3, #1
 800330c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	2b00      	cmp	r3, #0
 8003312:	d1f9      	bne.n	8003308 <HAL_ADC_ConfigChannel+0x740>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003314:	e04a      	b.n	80033ac <HAL_ADC_ConfigChannel+0x7e4>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8003316:	683b      	ldr	r3, [r7, #0]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	4a2f      	ldr	r2, [pc, #188]	@ (80033d8 <HAL_ADC_ConfigChannel+0x810>)
 800331c:	4293      	cmp	r3, r2
 800331e:	d113      	bne.n	8003348 <HAL_ADC_ConfigChannel+0x780>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003320:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003324:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003328:	2b00      	cmp	r3, #0
 800332a:	d10d      	bne.n	8003348 <HAL_ADC_ConfigChannel+0x780>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	4a2a      	ldr	r2, [pc, #168]	@ (80033dc <HAL_ADC_ConfigChannel+0x814>)
 8003332:	4293      	cmp	r3, r2
 8003334:	d13a      	bne.n	80033ac <HAL_ADC_ConfigChannel+0x7e4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003336:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800333a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800333e:	4619      	mov	r1, r3
 8003340:	4820      	ldr	r0, [pc, #128]	@ (80033c4 <HAL_ADC_ConfigChannel+0x7fc>)
 8003342:	f7fe fe8c 	bl	800205e <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003346:	e031      	b.n	80033ac <HAL_ADC_ConfigChannel+0x7e4>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8003348:	683b      	ldr	r3, [r7, #0]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	4a24      	ldr	r2, [pc, #144]	@ (80033e0 <HAL_ADC_ConfigChannel+0x818>)
 800334e:	4293      	cmp	r3, r2
 8003350:	d113      	bne.n	800337a <HAL_ADC_ConfigChannel+0x7b2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003352:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003356:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800335a:	2b00      	cmp	r3, #0
 800335c:	d10d      	bne.n	800337a <HAL_ADC_ConfigChannel+0x7b2>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	4a1a      	ldr	r2, [pc, #104]	@ (80033cc <HAL_ADC_ConfigChannel+0x804>)
 8003364:	4293      	cmp	r3, r2
 8003366:	d121      	bne.n	80033ac <HAL_ADC_ConfigChannel+0x7e4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003368:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800336c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003370:	4619      	mov	r1, r3
 8003372:	4814      	ldr	r0, [pc, #80]	@ (80033c4 <HAL_ADC_ConfigChannel+0x7fc>)
 8003374:	f7fe fe73 	bl	800205e <LL_ADC_SetCommonPathInternalCh>
        if (ADC_VREFINT_INSTANCE(hadc))
 8003378:	e018      	b.n	80033ac <HAL_ADC_ConfigChannel+0x7e4>
                                         LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
        }
      }
      else if (pConfig->Channel == ADC_CHANNEL_VDDCORE)
 800337a:	683b      	ldr	r3, [r7, #0]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	4a19      	ldr	r2, [pc, #100]	@ (80033e4 <HAL_ADC_ConfigChannel+0x81c>)
 8003380:	4293      	cmp	r3, r2
 8003382:	d113      	bne.n	80033ac <HAL_ADC_ConfigChannel+0x7e4>
      {
        if (ADC_VDDCORE_INSTANCE(hadc))
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	4a10      	ldr	r2, [pc, #64]	@ (80033cc <HAL_ADC_ConfigChannel+0x804>)
 800338a:	4293      	cmp	r3, r2
 800338c:	d00e      	beq.n	80033ac <HAL_ADC_ConfigChannel+0x7e4>
        {
          LL_ADC_EnableChannelVDDcore(hadc->Instance);
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	4618      	mov	r0, r3
 8003394:	f7fe fe84 	bl	80020a0 <LL_ADC_EnableChannelVDDcore>
 8003398:	e008      	b.n	80033ac <HAL_ADC_ConfigChannel+0x7e4>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800339e:	f043 0220 	orr.w	r2, r3, #32
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 80033a6:	2301      	movs	r3, #1
 80033a8:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	2200      	movs	r2, #0
 80033b0:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 80033b4:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 80033b8:	4618      	mov	r0, r3
 80033ba:	37d8      	adds	r7, #216	@ 0xd8
 80033bc:	46bd      	mov	sp, r7
 80033be:	bd80      	pop	{r7, pc}
 80033c0:	80080000 	.word	0x80080000
 80033c4:	42028300 	.word	0x42028300
 80033c8:	c3210000 	.word	0xc3210000
 80033cc:	42028000 	.word	0x42028000
 80033d0:	20000000 	.word	0x20000000
 80033d4:	053e2d63 	.word	0x053e2d63
 80033d8:	43290000 	.word	0x43290000
 80033dc:	42028100 	.word	0x42028100
 80033e0:	c7520000 	.word	0xc7520000
 80033e4:	475a0000 	.word	0x475a0000

080033e8 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 80033e8:	b580      	push	{r7, lr}
 80033ea:	b088      	sub	sp, #32
 80033ec:	af00      	add	r7, sp, #0
 80033ee:	6078      	str	r0, [r7, #4]
 80033f0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 80033f2:	2300      	movs	r3, #0
 80033f4:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 80033f6:	683b      	ldr	r3, [r7, #0]
 80033f8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	4618      	mov	r0, r3
 8003400:	f7ff f880 	bl	8002504 <LL_ADC_REG_IsConversionOngoing>
 8003404:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	4618      	mov	r0, r3
 800340c:	f7ff f8a1 	bl	8002552 <LL_ADC_INJ_IsConversionOngoing>
 8003410:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 8003412:	693b      	ldr	r3, [r7, #16]
 8003414:	2b00      	cmp	r3, #0
 8003416:	d103      	bne.n	8003420 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	2b00      	cmp	r3, #0
 800341c:	f000 8098 	beq.w	8003550 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	68db      	ldr	r3, [r3, #12]
 8003426:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800342a:	2b00      	cmp	r3, #0
 800342c:	d02a      	beq.n	8003484 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	7e5b      	ldrb	r3, [r3, #25]
 8003432:	2b01      	cmp	r3, #1
 8003434:	d126      	bne.n	8003484 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	7e1b      	ldrb	r3, [r3, #24]
 800343a:	2b01      	cmp	r3, #1
 800343c:	d122      	bne.n	8003484 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 800343e:	2301      	movs	r3, #1
 8003440:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8003442:	e014      	b.n	800346e <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8003444:	69fb      	ldr	r3, [r7, #28]
 8003446:	4a45      	ldr	r2, [pc, #276]	@ (800355c <ADC_ConversionStop+0x174>)
 8003448:	4293      	cmp	r3, r2
 800344a:	d90d      	bls.n	8003468 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003450:	f043 0210 	orr.w	r2, r3, #16
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800345c:	f043 0201 	orr.w	r2, r3, #1
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8003464:	2301      	movs	r3, #1
 8003466:	e074      	b.n	8003552 <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 8003468:	69fb      	ldr	r3, [r7, #28]
 800346a:	3301      	adds	r3, #1
 800346c:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003478:	2b40      	cmp	r3, #64	@ 0x40
 800347a:	d1e3      	bne.n	8003444 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	2240      	movs	r2, #64	@ 0x40
 8003482:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8003484:	69bb      	ldr	r3, [r7, #24]
 8003486:	2b02      	cmp	r3, #2
 8003488:	d014      	beq.n	80034b4 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	4618      	mov	r0, r3
 8003490:	f7ff f838 	bl	8002504 <LL_ADC_REG_IsConversionOngoing>
 8003494:	4603      	mov	r3, r0
 8003496:	2b00      	cmp	r3, #0
 8003498:	d00c      	beq.n	80034b4 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	4618      	mov	r0, r3
 80034a0:	f7fe fff5 	bl	800248e <LL_ADC_IsDisableOngoing>
 80034a4:	4603      	mov	r3, r0
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d104      	bne.n	80034b4 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	4618      	mov	r0, r3
 80034b0:	f7ff f814 	bl	80024dc <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 80034b4:	69bb      	ldr	r3, [r7, #24]
 80034b6:	2b01      	cmp	r3, #1
 80034b8:	d014      	beq.n	80034e4 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	4618      	mov	r0, r3
 80034c0:	f7ff f847 	bl	8002552 <LL_ADC_INJ_IsConversionOngoing>
 80034c4:	4603      	mov	r3, r0
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d00c      	beq.n	80034e4 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	4618      	mov	r0, r3
 80034d0:	f7fe ffdd 	bl	800248e <LL_ADC_IsDisableOngoing>
 80034d4:	4603      	mov	r3, r0
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d104      	bne.n	80034e4 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	4618      	mov	r0, r3
 80034e0:	f7ff f823 	bl	800252a <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 80034e4:	69bb      	ldr	r3, [r7, #24]
 80034e6:	2b02      	cmp	r3, #2
 80034e8:	d005      	beq.n	80034f6 <ADC_ConversionStop+0x10e>
 80034ea:	69bb      	ldr	r3, [r7, #24]
 80034ec:	2b03      	cmp	r3, #3
 80034ee:	d105      	bne.n	80034fc <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 80034f0:	230c      	movs	r3, #12
 80034f2:	617b      	str	r3, [r7, #20]
        break;
 80034f4:	e005      	b.n	8003502 <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 80034f6:	2308      	movs	r3, #8
 80034f8:	617b      	str	r3, [r7, #20]
        break;
 80034fa:	e002      	b.n	8003502 <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 80034fc:	2304      	movs	r3, #4
 80034fe:	617b      	str	r3, [r7, #20]
        break;
 8003500:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8003502:	f7fe fd69 	bl	8001fd8 <HAL_GetTick>
 8003506:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8003508:	e01b      	b.n	8003542 <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 800350a:	f7fe fd65 	bl	8001fd8 <HAL_GetTick>
 800350e:	4602      	mov	r2, r0
 8003510:	68bb      	ldr	r3, [r7, #8]
 8003512:	1ad3      	subs	r3, r2, r3
 8003514:	2b05      	cmp	r3, #5
 8003516:	d914      	bls.n	8003542 <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	689a      	ldr	r2, [r3, #8]
 800351e:	697b      	ldr	r3, [r7, #20]
 8003520:	4013      	ands	r3, r2
 8003522:	2b00      	cmp	r3, #0
 8003524:	d00d      	beq.n	8003542 <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800352a:	f043 0210 	orr.w	r2, r3, #16
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003536:	f043 0201 	orr.w	r2, r3, #1
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 800353e:	2301      	movs	r3, #1
 8003540:	e007      	b.n	8003552 <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	689a      	ldr	r2, [r3, #8]
 8003548:	697b      	ldr	r3, [r7, #20]
 800354a:	4013      	ands	r3, r2
 800354c:	2b00      	cmp	r3, #0
 800354e:	d1dc      	bne.n	800350a <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8003550:	2300      	movs	r3, #0
}
 8003552:	4618      	mov	r0, r3
 8003554:	3720      	adds	r7, #32
 8003556:	46bd      	mov	sp, r7
 8003558:	bd80      	pop	{r7, pc}
 800355a:	bf00      	nop
 800355c:	a33fffff 	.word	0xa33fffff

08003560 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003560:	b580      	push	{r7, lr}
 8003562:	b084      	sub	sp, #16
 8003564:	af00      	add	r7, sp, #0
 8003566:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8003568:	2300      	movs	r3, #0
 800356a:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	4618      	mov	r0, r3
 8003572:	f7fe ff79 	bl	8002468 <LL_ADC_IsEnabled>
 8003576:	4603      	mov	r3, r0
 8003578:	2b00      	cmp	r3, #0
 800357a:	d166      	bne.n	800364a <ADC_Enable+0xea>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	689a      	ldr	r2, [r3, #8]
 8003582:	4b34      	ldr	r3, [pc, #208]	@ (8003654 <ADC_Enable+0xf4>)
 8003584:	4013      	ands	r3, r2
 8003586:	2b00      	cmp	r3, #0
 8003588:	d00d      	beq.n	80035a6 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800358e:	f043 0210 	orr.w	r2, r3, #16
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800359a:	f043 0201 	orr.w	r2, r3, #1
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 80035a2:	2301      	movs	r3, #1
 80035a4:	e052      	b.n	800364c <ADC_Enable+0xec>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	4618      	mov	r0, r3
 80035ac:	f7fe ff34 	bl	8002418 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80035b0:	4829      	ldr	r0, [pc, #164]	@ (8003658 <ADC_Enable+0xf8>)
 80035b2:	f7fe fd67 	bl	8002084 <LL_ADC_GetCommonPathInternalCh>
 80035b6:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 80035b8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d010      	beq.n	80035e2 <ADC_Enable+0x82>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80035c0:	4b26      	ldr	r3, [pc, #152]	@ (800365c <ADC_Enable+0xfc>)
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	099b      	lsrs	r3, r3, #6
 80035c6:	4a26      	ldr	r2, [pc, #152]	@ (8003660 <ADC_Enable+0x100>)
 80035c8:	fba2 2303 	umull	r2, r3, r2, r3
 80035cc:	099b      	lsrs	r3, r3, #6
 80035ce:	3301      	adds	r3, #1
 80035d0:	005b      	lsls	r3, r3, #1
 80035d2:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80035d4:	e002      	b.n	80035dc <ADC_Enable+0x7c>
      {
        wait_loop_index--;
 80035d6:	68bb      	ldr	r3, [r7, #8]
 80035d8:	3b01      	subs	r3, #1
 80035da:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80035dc:	68bb      	ldr	r3, [r7, #8]
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d1f9      	bne.n	80035d6 <ADC_Enable+0x76>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80035e2:	f7fe fcf9 	bl	8001fd8 <HAL_GetTick>
 80035e6:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80035e8:	e028      	b.n	800363c <ADC_Enable+0xdc>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	4618      	mov	r0, r3
 80035f0:	f7fe ff3a 	bl	8002468 <LL_ADC_IsEnabled>
 80035f4:	4603      	mov	r3, r0
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d104      	bne.n	8003604 <ADC_Enable+0xa4>
      {
        LL_ADC_Enable(hadc->Instance);
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	4618      	mov	r0, r3
 8003600:	f7fe ff0a 	bl	8002418 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003604:	f7fe fce8 	bl	8001fd8 <HAL_GetTick>
 8003608:	4602      	mov	r2, r0
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	1ad3      	subs	r3, r2, r3
 800360e:	2b02      	cmp	r3, #2
 8003610:	d914      	bls.n	800363c <ADC_Enable+0xdc>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	f003 0301 	and.w	r3, r3, #1
 800361c:	2b01      	cmp	r3, #1
 800361e:	d00d      	beq.n	800363c <ADC_Enable+0xdc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003624:	f043 0210 	orr.w	r2, r3, #16
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003630:	f043 0201 	orr.w	r2, r3, #1
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8003638:	2301      	movs	r3, #1
 800363a:	e007      	b.n	800364c <ADC_Enable+0xec>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	f003 0301 	and.w	r3, r3, #1
 8003646:	2b01      	cmp	r3, #1
 8003648:	d1cf      	bne.n	80035ea <ADC_Enable+0x8a>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800364a:	2300      	movs	r3, #0
}
 800364c:	4618      	mov	r0, r3
 800364e:	3710      	adds	r7, #16
 8003650:	46bd      	mov	sp, r7
 8003652:	bd80      	pop	{r7, pc}
 8003654:	8000003f 	.word	0x8000003f
 8003658:	42028300 	.word	0x42028300
 800365c:	20000000 	.word	0x20000000
 8003660:	053e2d63 	.word	0x053e2d63

08003664 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8003664:	b580      	push	{r7, lr}
 8003666:	b084      	sub	sp, #16
 8003668:	af00      	add	r7, sp, #0
 800366a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	4618      	mov	r0, r3
 8003672:	f7fe ff0c 	bl	800248e <LL_ADC_IsDisableOngoing>
 8003676:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	4618      	mov	r0, r3
 800367e:	f7fe fef3 	bl	8002468 <LL_ADC_IsEnabled>
 8003682:	4603      	mov	r3, r0
 8003684:	2b00      	cmp	r3, #0
 8003686:	d047      	beq.n	8003718 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	2b00      	cmp	r3, #0
 800368c:	d144      	bne.n	8003718 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	689b      	ldr	r3, [r3, #8]
 8003694:	f003 030d 	and.w	r3, r3, #13
 8003698:	2b01      	cmp	r3, #1
 800369a:	d10c      	bne.n	80036b6 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	4618      	mov	r0, r3
 80036a2:	f7fe fecd 	bl	8002440 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	2203      	movs	r2, #3
 80036ac:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80036ae:	f7fe fc93 	bl	8001fd8 <HAL_GetTick>
 80036b2:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80036b4:	e029      	b.n	800370a <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036ba:	f043 0210 	orr.w	r2, r3, #16
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	659a      	str	r2, [r3, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80036c6:	f043 0201 	orr.w	r2, r3, #1
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	65da      	str	r2, [r3, #92]	@ 0x5c
      return HAL_ERROR;
 80036ce:	2301      	movs	r3, #1
 80036d0:	e023      	b.n	800371a <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80036d2:	f7fe fc81 	bl	8001fd8 <HAL_GetTick>
 80036d6:	4602      	mov	r2, r0
 80036d8:	68bb      	ldr	r3, [r7, #8]
 80036da:	1ad3      	subs	r3, r2, r3
 80036dc:	2b02      	cmp	r3, #2
 80036de:	d914      	bls.n	800370a <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	689b      	ldr	r3, [r3, #8]
 80036e6:	f003 0301 	and.w	r3, r3, #1
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d00d      	beq.n	800370a <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036f2:	f043 0210 	orr.w	r2, r3, #16
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80036fe:	f043 0201 	orr.w	r2, r3, #1
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8003706:	2301      	movs	r3, #1
 8003708:	e007      	b.n	800371a <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	689b      	ldr	r3, [r3, #8]
 8003710:	f003 0301 	and.w	r3, r3, #1
 8003714:	2b00      	cmp	r3, #0
 8003716:	d1dc      	bne.n	80036d2 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003718:	2300      	movs	r3, #0
}
 800371a:	4618      	mov	r0, r3
 800371c:	3710      	adds	r7, #16
 800371e:	46bd      	mov	sp, r7
 8003720:	bd80      	pop	{r7, pc}
	...

08003724 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003724:	b480      	push	{r7}
 8003726:	b085      	sub	sp, #20
 8003728:	af00      	add	r7, sp, #0
 800372a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	f003 0307 	and.w	r3, r3, #7
 8003732:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003734:	4b0c      	ldr	r3, [pc, #48]	@ (8003768 <__NVIC_SetPriorityGrouping+0x44>)
 8003736:	68db      	ldr	r3, [r3, #12]
 8003738:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800373a:	68ba      	ldr	r2, [r7, #8]
 800373c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003740:	4013      	ands	r3, r2
 8003742:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003748:	68bb      	ldr	r3, [r7, #8]
 800374a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800374c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003750:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003754:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003756:	4a04      	ldr	r2, [pc, #16]	@ (8003768 <__NVIC_SetPriorityGrouping+0x44>)
 8003758:	68bb      	ldr	r3, [r7, #8]
 800375a:	60d3      	str	r3, [r2, #12]
}
 800375c:	bf00      	nop
 800375e:	3714      	adds	r7, #20
 8003760:	46bd      	mov	sp, r7
 8003762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003766:	4770      	bx	lr
 8003768:	e000ed00 	.word	0xe000ed00

0800376c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800376c:	b480      	push	{r7}
 800376e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003770:	4b04      	ldr	r3, [pc, #16]	@ (8003784 <__NVIC_GetPriorityGrouping+0x18>)
 8003772:	68db      	ldr	r3, [r3, #12]
 8003774:	0a1b      	lsrs	r3, r3, #8
 8003776:	f003 0307 	and.w	r3, r3, #7
}
 800377a:	4618      	mov	r0, r3
 800377c:	46bd      	mov	sp, r7
 800377e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003782:	4770      	bx	lr
 8003784:	e000ed00 	.word	0xe000ed00

08003788 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003788:	b480      	push	{r7}
 800378a:	b083      	sub	sp, #12
 800378c:	af00      	add	r7, sp, #0
 800378e:	4603      	mov	r3, r0
 8003790:	6039      	str	r1, [r7, #0]
 8003792:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8003794:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003798:	2b00      	cmp	r3, #0
 800379a:	db0a      	blt.n	80037b2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800379c:	683b      	ldr	r3, [r7, #0]
 800379e:	b2da      	uxtb	r2, r3
 80037a0:	490c      	ldr	r1, [pc, #48]	@ (80037d4 <__NVIC_SetPriority+0x4c>)
 80037a2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80037a6:	0112      	lsls	r2, r2, #4
 80037a8:	b2d2      	uxtb	r2, r2
 80037aa:	440b      	add	r3, r1
 80037ac:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80037b0:	e00a      	b.n	80037c8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80037b2:	683b      	ldr	r3, [r7, #0]
 80037b4:	b2da      	uxtb	r2, r3
 80037b6:	4908      	ldr	r1, [pc, #32]	@ (80037d8 <__NVIC_SetPriority+0x50>)
 80037b8:	88fb      	ldrh	r3, [r7, #6]
 80037ba:	f003 030f 	and.w	r3, r3, #15
 80037be:	3b04      	subs	r3, #4
 80037c0:	0112      	lsls	r2, r2, #4
 80037c2:	b2d2      	uxtb	r2, r2
 80037c4:	440b      	add	r3, r1
 80037c6:	761a      	strb	r2, [r3, #24]
}
 80037c8:	bf00      	nop
 80037ca:	370c      	adds	r7, #12
 80037cc:	46bd      	mov	sp, r7
 80037ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d2:	4770      	bx	lr
 80037d4:	e000e100 	.word	0xe000e100
 80037d8:	e000ed00 	.word	0xe000ed00

080037dc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80037dc:	b480      	push	{r7}
 80037de:	b089      	sub	sp, #36	@ 0x24
 80037e0:	af00      	add	r7, sp, #0
 80037e2:	60f8      	str	r0, [r7, #12]
 80037e4:	60b9      	str	r1, [r7, #8]
 80037e6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	f003 0307 	and.w	r3, r3, #7
 80037ee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80037f0:	69fb      	ldr	r3, [r7, #28]
 80037f2:	f1c3 0307 	rsb	r3, r3, #7
 80037f6:	2b04      	cmp	r3, #4
 80037f8:	bf28      	it	cs
 80037fa:	2304      	movcs	r3, #4
 80037fc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80037fe:	69fb      	ldr	r3, [r7, #28]
 8003800:	3304      	adds	r3, #4
 8003802:	2b06      	cmp	r3, #6
 8003804:	d902      	bls.n	800380c <NVIC_EncodePriority+0x30>
 8003806:	69fb      	ldr	r3, [r7, #28]
 8003808:	3b03      	subs	r3, #3
 800380a:	e000      	b.n	800380e <NVIC_EncodePriority+0x32>
 800380c:	2300      	movs	r3, #0
 800380e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003810:	f04f 32ff 	mov.w	r2, #4294967295
 8003814:	69bb      	ldr	r3, [r7, #24]
 8003816:	fa02 f303 	lsl.w	r3, r2, r3
 800381a:	43da      	mvns	r2, r3
 800381c:	68bb      	ldr	r3, [r7, #8]
 800381e:	401a      	ands	r2, r3
 8003820:	697b      	ldr	r3, [r7, #20]
 8003822:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003824:	f04f 31ff 	mov.w	r1, #4294967295
 8003828:	697b      	ldr	r3, [r7, #20]
 800382a:	fa01 f303 	lsl.w	r3, r1, r3
 800382e:	43d9      	mvns	r1, r3
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003834:	4313      	orrs	r3, r2
         );
}
 8003836:	4618      	mov	r0, r3
 8003838:	3724      	adds	r7, #36	@ 0x24
 800383a:	46bd      	mov	sp, r7
 800383c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003840:	4770      	bx	lr

08003842 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PRIORITYGROUP_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003842:	b580      	push	{r7, lr}
 8003844:	b082      	sub	sp, #8
 8003846:	af00      	add	r7, sp, #0
 8003848:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800384a:	6878      	ldr	r0, [r7, #4]
 800384c:	f7ff ff6a 	bl	8003724 <__NVIC_SetPriorityGrouping>
}
 8003850:	bf00      	nop
 8003852:	3708      	adds	r7, #8
 8003854:	46bd      	mov	sp, r7
 8003856:	bd80      	pop	{r7, pc}

08003858 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003858:	b580      	push	{r7, lr}
 800385a:	b086      	sub	sp, #24
 800385c:	af00      	add	r7, sp, #0
 800385e:	4603      	mov	r3, r0
 8003860:	60b9      	str	r1, [r7, #8]
 8003862:	607a      	str	r2, [r7, #4]
 8003864:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003866:	f7ff ff81 	bl	800376c <__NVIC_GetPriorityGrouping>
 800386a:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800386c:	687a      	ldr	r2, [r7, #4]
 800386e:	68b9      	ldr	r1, [r7, #8]
 8003870:	6978      	ldr	r0, [r7, #20]
 8003872:	f7ff ffb3 	bl	80037dc <NVIC_EncodePriority>
 8003876:	4602      	mov	r2, r0
 8003878:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800387c:	4611      	mov	r1, r2
 800387e:	4618      	mov	r0, r3
 8003880:	f7ff ff82 	bl	8003788 <__NVIC_SetPriority>
}
 8003884:	bf00      	nop
 8003886:	3718      	adds	r7, #24
 8003888:	46bd      	mov	sp, r7
 800388a:	bd80      	pop	{r7, pc}

0800388c <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800388c:	b480      	push	{r7}
 800388e:	b083      	sub	sp, #12
 8003890:	af00      	add	r7, sp, #0
 8003892:	6078      	str	r0, [r7, #4]
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	3b01      	subs	r3, #1
 8003898:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800389c:	d301      	bcc.n	80038a2 <HAL_SYSTICK_Config+0x16>
  {
    /* Reload value impossible */
    return (1UL);
 800389e:	2301      	movs	r3, #1
 80038a0:	e00d      	b.n	80038be <HAL_SYSTICK_Config+0x32>
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 80038a2:	4a0a      	ldr	r2, [pc, #40]	@ (80038cc <HAL_SYSTICK_Config+0x40>)
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	3b01      	subs	r3, #1
 80038a8:	6053      	str	r3, [r2, #4]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 80038aa:	4b08      	ldr	r3, [pc, #32]	@ (80038cc <HAL_SYSTICK_Config+0x40>)
 80038ac:	2200      	movs	r2, #0
 80038ae:	609a      	str	r2, [r3, #8]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 80038b0:	4b06      	ldr	r3, [pc, #24]	@ (80038cc <HAL_SYSTICK_Config+0x40>)
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	4a05      	ldr	r2, [pc, #20]	@ (80038cc <HAL_SYSTICK_Config+0x40>)
 80038b6:	f043 0303 	orr.w	r3, r3, #3
 80038ba:	6013      	str	r3, [r2, #0]

  /* Function successful */
  return (0UL);
 80038bc:	2300      	movs	r3, #0
}
 80038be:	4618      	mov	r0, r3
 80038c0:	370c      	adds	r7, #12
 80038c2:	46bd      	mov	sp, r7
 80038c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c8:	4770      	bx	lr
 80038ca:	bf00      	nop
 80038cc:	e000e010 	.word	0xe000e010

080038d0 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 80038d0:	b480      	push	{r7}
 80038d2:	b083      	sub	sp, #12
 80038d4:	af00      	add	r7, sp, #0
 80038d6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	2b04      	cmp	r3, #4
 80038dc:	d844      	bhi.n	8003968 <HAL_SYSTICK_CLKSourceConfig+0x98>
 80038de:	a201      	add	r2, pc, #4	@ (adr r2, 80038e4 <HAL_SYSTICK_CLKSourceConfig+0x14>)
 80038e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038e4:	08003907 	.word	0x08003907
 80038e8:	08003925 	.word	0x08003925
 80038ec:	08003947 	.word	0x08003947
 80038f0:	08003969 	.word	0x08003969
 80038f4:	080038f9 	.word	0x080038f9
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 80038f8:	4b1f      	ldr	r3, [pc, #124]	@ (8003978 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	4a1e      	ldr	r2, [pc, #120]	@ (8003978 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80038fe:	f043 0304 	orr.w	r3, r3, #4
 8003902:	6013      	str	r3, [r2, #0]
      break;
 8003904:	e031      	b.n	800396a <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8003906:	4b1c      	ldr	r3, [pc, #112]	@ (8003978 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	4a1b      	ldr	r2, [pc, #108]	@ (8003978 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800390c:	f023 0304 	bic.w	r3, r3, #4
 8003910:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, (0x00000000U));
 8003912:	4b1a      	ldr	r3, [pc, #104]	@ (800397c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8003914:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003918:	4a18      	ldr	r2, [pc, #96]	@ (800397c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 800391a:	f023 030c 	bic.w	r3, r3, #12
 800391e:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8003922:	e022      	b.n	800396a <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8003924:	4b14      	ldr	r3, [pc, #80]	@ (8003978 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	4a13      	ldr	r2, [pc, #76]	@ (8003978 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800392a:	f023 0304 	bic.w	r3, r3, #4
 800392e:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_0);
 8003930:	4b12      	ldr	r3, [pc, #72]	@ (800397c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8003932:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003936:	f023 030c 	bic.w	r3, r3, #12
 800393a:	4a10      	ldr	r2, [pc, #64]	@ (800397c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 800393c:	f043 0304 	orr.w	r3, r3, #4
 8003940:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8003944:	e011      	b.n	800396a <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8003946:	4b0c      	ldr	r3, [pc, #48]	@ (8003978 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	4a0b      	ldr	r2, [pc, #44]	@ (8003978 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800394c:	f023 0304 	bic.w	r3, r3, #4
 8003950:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_1);
 8003952:	4b0a      	ldr	r3, [pc, #40]	@ (800397c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8003954:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003958:	f023 030c 	bic.w	r3, r3, #12
 800395c:	4a07      	ldr	r2, [pc, #28]	@ (800397c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 800395e:	f043 0308 	orr.w	r3, r3, #8
 8003962:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8003966:	e000      	b.n	800396a <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 8003968:	bf00      	nop
  }
}
 800396a:	bf00      	nop
 800396c:	370c      	adds	r7, #12
 800396e:	46bd      	mov	sp, r7
 8003970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003974:	4770      	bx	lr
 8003976:	bf00      	nop
 8003978:	e000e010 	.word	0xe000e010
 800397c:	44020c00 	.word	0x44020c00

08003980 <HAL_SYSTICK_GetCLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_LSE: LSE clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  */
uint32_t HAL_SYSTICK_GetCLKSourceConfig(void)
{
 8003980:	b480      	push	{r7}
 8003982:	b083      	sub	sp, #12
 8003984:	af00      	add	r7, sp, #0
  uint32_t systick_source;
  uint32_t systick_rcc_source;

  /* Read SysTick->CTRL register for internal or external clock source */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
 8003986:	4b17      	ldr	r3, [pc, #92]	@ (80039e4 <HAL_SYSTICK_GetCLKSourceConfig+0x64>)
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	f003 0304 	and.w	r3, r3, #4
 800398e:	2b00      	cmp	r3, #0
 8003990:	d002      	beq.n	8003998 <HAL_SYSTICK_GetCLKSourceConfig+0x18>
  {
    /* Internal clock source */
    systick_source = SYSTICK_CLKSOURCE_HCLK;
 8003992:	2304      	movs	r3, #4
 8003994:	607b      	str	r3, [r7, #4]
 8003996:	e01e      	b.n	80039d6 <HAL_SYSTICK_GetCLKSourceConfig+0x56>
  }
  else
  {
    /* External clock source, check the selected one in RCC */
    systick_rcc_source = READ_BIT(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL);
 8003998:	4b13      	ldr	r3, [pc, #76]	@ (80039e8 <HAL_SYSTICK_GetCLKSourceConfig+0x68>)
 800399a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800399e:	f003 030c 	and.w	r3, r3, #12
 80039a2:	603b      	str	r3, [r7, #0]

    switch (systick_rcc_source)
 80039a4:	683b      	ldr	r3, [r7, #0]
 80039a6:	2b08      	cmp	r3, #8
 80039a8:	d00f      	beq.n	80039ca <HAL_SYSTICK_GetCLKSourceConfig+0x4a>
 80039aa:	683b      	ldr	r3, [r7, #0]
 80039ac:	2b08      	cmp	r3, #8
 80039ae:	d80f      	bhi.n	80039d0 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
 80039b0:	683b      	ldr	r3, [r7, #0]
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d003      	beq.n	80039be <HAL_SYSTICK_GetCLKSourceConfig+0x3e>
 80039b6:	683b      	ldr	r3, [r7, #0]
 80039b8:	2b04      	cmp	r3, #4
 80039ba:	d003      	beq.n	80039c4 <HAL_SYSTICK_GetCLKSourceConfig+0x44>
 80039bc:	e008      	b.n	80039d0 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
    {
      case (0x00000000U):
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 80039be:	2300      	movs	r3, #0
 80039c0:	607b      	str	r3, [r7, #4]
        break;
 80039c2:	e008      	b.n	80039d6 <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_0):
        systick_source = SYSTICK_CLKSOURCE_LSI;
 80039c4:	2301      	movs	r3, #1
 80039c6:	607b      	str	r3, [r7, #4]
        break;
 80039c8:	e005      	b.n	80039d6 <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_1):
        systick_source = SYSTICK_CLKSOURCE_LSE;
 80039ca:	2302      	movs	r3, #2
 80039cc:	607b      	str	r3, [r7, #4]
        break;
 80039ce:	e002      	b.n	80039d6 <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      default:
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 80039d0:	2300      	movs	r3, #0
 80039d2:	607b      	str	r3, [r7, #4]
        break;
 80039d4:	bf00      	nop
    }
  }
  return systick_source;
 80039d6:	687b      	ldr	r3, [r7, #4]
}
 80039d8:	4618      	mov	r0, r3
 80039da:	370c      	adds	r7, #12
 80039dc:	46bd      	mov	sp, r7
 80039de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039e2:	4770      	bx	lr
 80039e4:	e000e010 	.word	0xe000e010
 80039e8:	44020c00 	.word	0x44020c00

080039ec <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 80039ec:	b480      	push	{r7}
 80039ee:	b087      	sub	sp, #28
 80039f0:	af00      	add	r7, sp, #0
 80039f2:	6078      	str	r0, [r7, #4]
 80039f4:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 80039f6:	2300      	movs	r3, #0
 80039f8:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 80039fa:	e142      	b.n	8003c82 <HAL_GPIO_Init+0x296>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 80039fc:	683b      	ldr	r3, [r7, #0]
 80039fe:	681a      	ldr	r2, [r3, #0]
 8003a00:	2101      	movs	r1, #1
 8003a02:	693b      	ldr	r3, [r7, #16]
 8003a04:	fa01 f303 	lsl.w	r3, r1, r3
 8003a08:	4013      	ands	r3, r2
 8003a0a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	f000 8134 	beq.w	8003c7c <HAL_GPIO_Init+0x290>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003a14:	683b      	ldr	r3, [r7, #0]
 8003a16:	685b      	ldr	r3, [r3, #4]
 8003a18:	2b02      	cmp	r3, #2
 8003a1a:	d003      	beq.n	8003a24 <HAL_GPIO_Init+0x38>
 8003a1c:	683b      	ldr	r3, [r7, #0]
 8003a1e:	685b      	ldr	r3, [r3, #4]
 8003a20:	2b12      	cmp	r3, #18
 8003a22:	d125      	bne.n	8003a70 <HAL_GPIO_Init+0x84>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 8003a24:	693b      	ldr	r3, [r7, #16]
 8003a26:	08da      	lsrs	r2, r3, #3
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	3208      	adds	r2, #8
 8003a2c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003a30:	617b      	str	r3, [r7, #20]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8003a32:	693b      	ldr	r3, [r7, #16]
 8003a34:	f003 0307 	and.w	r3, r3, #7
 8003a38:	009b      	lsls	r3, r3, #2
 8003a3a:	220f      	movs	r2, #15
 8003a3c:	fa02 f303 	lsl.w	r3, r2, r3
 8003a40:	43db      	mvns	r3, r3
 8003a42:	697a      	ldr	r2, [r7, #20]
 8003a44:	4013      	ands	r3, r2
 8003a46:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8003a48:	683b      	ldr	r3, [r7, #0]
 8003a4a:	691b      	ldr	r3, [r3, #16]
 8003a4c:	f003 020f 	and.w	r2, r3, #15
 8003a50:	693b      	ldr	r3, [r7, #16]
 8003a52:	f003 0307 	and.w	r3, r3, #7
 8003a56:	009b      	lsls	r3, r3, #2
 8003a58:	fa02 f303 	lsl.w	r3, r2, r3
 8003a5c:	697a      	ldr	r2, [r7, #20]
 8003a5e:	4313      	orrs	r3, r2
 8003a60:	617b      	str	r3, [r7, #20]
        GPIOx->AFR[position >> 3U] = tmp;
 8003a62:	693b      	ldr	r3, [r7, #16]
 8003a64:	08da      	lsrs	r2, r3, #3
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	3208      	adds	r2, #8
 8003a6a:	6979      	ldr	r1, [r7, #20]
 8003a6c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      tmp = GPIOx->MODER;
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	617b      	str	r3, [r7, #20]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 8003a76:	693b      	ldr	r3, [r7, #16]
 8003a78:	005b      	lsls	r3, r3, #1
 8003a7a:	2203      	movs	r2, #3
 8003a7c:	fa02 f303 	lsl.w	r3, r2, r3
 8003a80:	43db      	mvns	r3, r3
 8003a82:	697a      	ldr	r2, [r7, #20]
 8003a84:	4013      	ands	r3, r2
 8003a86:	617b      	str	r3, [r7, #20]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 8003a88:	683b      	ldr	r3, [r7, #0]
 8003a8a:	685b      	ldr	r3, [r3, #4]
 8003a8c:	f003 0203 	and.w	r2, r3, #3
 8003a90:	693b      	ldr	r3, [r7, #16]
 8003a92:	005b      	lsls	r3, r3, #1
 8003a94:	fa02 f303 	lsl.w	r3, r2, r3
 8003a98:	697a      	ldr	r2, [r7, #20]
 8003a9a:	4313      	orrs	r3, r2
 8003a9c:	617b      	str	r3, [r7, #20]
      GPIOx->MODER = tmp;
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	697a      	ldr	r2, [r7, #20]
 8003aa2:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003aa4:	683b      	ldr	r3, [r7, #0]
 8003aa6:	685b      	ldr	r3, [r3, #4]
 8003aa8:	2b01      	cmp	r3, #1
 8003aaa:	d00b      	beq.n	8003ac4 <HAL_GPIO_Init+0xd8>
 8003aac:	683b      	ldr	r3, [r7, #0]
 8003aae:	685b      	ldr	r3, [r3, #4]
 8003ab0:	2b02      	cmp	r3, #2
 8003ab2:	d007      	beq.n	8003ac4 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003ab4:	683b      	ldr	r3, [r7, #0]
 8003ab6:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003ab8:	2b11      	cmp	r3, #17
 8003aba:	d003      	beq.n	8003ac4 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003abc:	683b      	ldr	r3, [r7, #0]
 8003abe:	685b      	ldr	r3, [r3, #4]
 8003ac0:	2b12      	cmp	r3, #18
 8003ac2:	d130      	bne.n	8003b26 <HAL_GPIO_Init+0x13a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = GPIOx->OSPEEDR;
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	689b      	ldr	r3, [r3, #8]
 8003ac8:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8003aca:	693b      	ldr	r3, [r7, #16]
 8003acc:	005b      	lsls	r3, r3, #1
 8003ace:	2203      	movs	r2, #3
 8003ad0:	fa02 f303 	lsl.w	r3, r2, r3
 8003ad4:	43db      	mvns	r3, r3
 8003ad6:	697a      	ldr	r2, [r7, #20]
 8003ad8:	4013      	ands	r3, r2
 8003ada:	617b      	str	r3, [r7, #20]
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8003adc:	683b      	ldr	r3, [r7, #0]
 8003ade:	68da      	ldr	r2, [r3, #12]
 8003ae0:	693b      	ldr	r3, [r7, #16]
 8003ae2:	005b      	lsls	r3, r3, #1
 8003ae4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ae8:	697a      	ldr	r2, [r7, #20]
 8003aea:	4313      	orrs	r3, r2
 8003aec:	617b      	str	r3, [r7, #20]
        GPIOx->OSPEEDR = tmp;
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	697a      	ldr	r2, [r7, #20]
 8003af2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = GPIOx->OTYPER;
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	685b      	ldr	r3, [r3, #4]
 8003af8:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003afa:	2201      	movs	r2, #1
 8003afc:	693b      	ldr	r3, [r7, #16]
 8003afe:	fa02 f303 	lsl.w	r3, r2, r3
 8003b02:	43db      	mvns	r3, r3
 8003b04:	697a      	ldr	r2, [r7, #20]
 8003b06:	4013      	ands	r3, r2
 8003b08:	617b      	str	r3, [r7, #20]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8003b0a:	683b      	ldr	r3, [r7, #0]
 8003b0c:	685b      	ldr	r3, [r3, #4]
 8003b0e:	091b      	lsrs	r3, r3, #4
 8003b10:	f003 0201 	and.w	r2, r3, #1
 8003b14:	693b      	ldr	r3, [r7, #16]
 8003b16:	fa02 f303 	lsl.w	r3, r2, r3
 8003b1a:	697a      	ldr	r2, [r7, #20]
 8003b1c:	4313      	orrs	r3, r2
 8003b1e:	617b      	str	r3, [r7, #20]
        GPIOx->OTYPER = tmp;
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	697a      	ldr	r2, [r7, #20]
 8003b24:	605a      	str	r2, [r3, #4]
      }

      if (((pGPIO_Init->Mode & GPIO_MODE) != GPIO_MODE_ANALOG) ||
 8003b26:	683b      	ldr	r3, [r7, #0]
 8003b28:	685b      	ldr	r3, [r3, #4]
 8003b2a:	f003 0303 	and.w	r3, r3, #3
 8003b2e:	2b03      	cmp	r3, #3
 8003b30:	d109      	bne.n	8003b46 <HAL_GPIO_Init+0x15a>
          (((pGPIO_Init->Mode & GPIO_MODE) == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 8003b32:	683b      	ldr	r3, [r7, #0]
 8003b34:	685b      	ldr	r3, [r3, #4]
 8003b36:	f003 0303 	and.w	r3, r3, #3
      if (((pGPIO_Init->Mode & GPIO_MODE) != GPIO_MODE_ANALOG) ||
 8003b3a:	2b03      	cmp	r3, #3
 8003b3c:	d11b      	bne.n	8003b76 <HAL_GPIO_Init+0x18a>
          (((pGPIO_Init->Mode & GPIO_MODE) == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 8003b3e:	683b      	ldr	r3, [r7, #0]
 8003b40:	689b      	ldr	r3, [r3, #8]
 8003b42:	2b01      	cmp	r3, #1
 8003b44:	d017      	beq.n	8003b76 <HAL_GPIO_Init+0x18a>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = GPIOx->PUPDR;
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	68db      	ldr	r3, [r3, #12]
 8003b4a:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 8003b4c:	693b      	ldr	r3, [r7, #16]
 8003b4e:	005b      	lsls	r3, r3, #1
 8003b50:	2203      	movs	r2, #3
 8003b52:	fa02 f303 	lsl.w	r3, r2, r3
 8003b56:	43db      	mvns	r3, r3
 8003b58:	697a      	ldr	r2, [r7, #20]
 8003b5a:	4013      	ands	r3, r2
 8003b5c:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 8003b5e:	683b      	ldr	r3, [r7, #0]
 8003b60:	689a      	ldr	r2, [r3, #8]
 8003b62:	693b      	ldr	r3, [r7, #16]
 8003b64:	005b      	lsls	r3, r3, #1
 8003b66:	fa02 f303 	lsl.w	r3, r2, r3
 8003b6a:	697a      	ldr	r2, [r7, #20]
 8003b6c:	4313      	orrs	r3, r2
 8003b6e:	617b      	str	r3, [r7, #20]
        GPIOx->PUPDR = tmp;
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	697a      	ldr	r2, [r7, #20]
 8003b74:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003b76:	683b      	ldr	r3, [r7, #0]
 8003b78:	685b      	ldr	r3, [r3, #4]
 8003b7a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d07c      	beq.n	8003c7c <HAL_GPIO_Init+0x290>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 8003b82:	4a47      	ldr	r2, [pc, #284]	@ (8003ca0 <HAL_GPIO_Init+0x2b4>)
 8003b84:	693b      	ldr	r3, [r7, #16]
 8003b86:	089b      	lsrs	r3, r3, #2
 8003b88:	3318      	adds	r3, #24
 8003b8a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003b8e:	617b      	str	r3, [r7, #20]
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8003b90:	693b      	ldr	r3, [r7, #16]
 8003b92:	f003 0303 	and.w	r3, r3, #3
 8003b96:	00db      	lsls	r3, r3, #3
 8003b98:	220f      	movs	r2, #15
 8003b9a:	fa02 f303 	lsl.w	r3, r2, r3
 8003b9e:	43db      	mvns	r3, r3
 8003ba0:	697a      	ldr	r2, [r7, #20]
 8003ba2:	4013      	ands	r3, r2
 8003ba4:	617b      	str	r3, [r7, #20]
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	0a9a      	lsrs	r2, r3, #10
 8003baa:	4b3e      	ldr	r3, [pc, #248]	@ (8003ca4 <HAL_GPIO_Init+0x2b8>)
 8003bac:	4013      	ands	r3, r2
 8003bae:	693a      	ldr	r2, [r7, #16]
 8003bb0:	f002 0203 	and.w	r2, r2, #3
 8003bb4:	00d2      	lsls	r2, r2, #3
 8003bb6:	4093      	lsls	r3, r2
 8003bb8:	697a      	ldr	r2, [r7, #20]
 8003bba:	4313      	orrs	r3, r2
 8003bbc:	617b      	str	r3, [r7, #20]
        EXTI->EXTICR[position >> 2U] = tmp;
 8003bbe:	4938      	ldr	r1, [pc, #224]	@ (8003ca0 <HAL_GPIO_Init+0x2b4>)
 8003bc0:	693b      	ldr	r3, [r7, #16]
 8003bc2:	089b      	lsrs	r3, r3, #2
 8003bc4:	3318      	adds	r3, #24
 8003bc6:	697a      	ldr	r2, [r7, #20]
 8003bc8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8003bcc:	4b34      	ldr	r3, [pc, #208]	@ (8003ca0 <HAL_GPIO_Init+0x2b4>)
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	43db      	mvns	r3, r3
 8003bd6:	697a      	ldr	r2, [r7, #20]
 8003bd8:	4013      	ands	r3, r2
 8003bda:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003bdc:	683b      	ldr	r3, [r7, #0]
 8003bde:	685b      	ldr	r3, [r3, #4]
 8003be0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d003      	beq.n	8003bf0 <HAL_GPIO_Init+0x204>
        {
          tmp |= iocurrent;
 8003be8:	697a      	ldr	r2, [r7, #20]
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	4313      	orrs	r3, r2
 8003bee:	617b      	str	r3, [r7, #20]
        }
        EXTI->RTSR1 = tmp;
 8003bf0:	4a2b      	ldr	r2, [pc, #172]	@ (8003ca0 <HAL_GPIO_Init+0x2b4>)
 8003bf2:	697b      	ldr	r3, [r7, #20]
 8003bf4:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 8003bf6:	4b2a      	ldr	r3, [pc, #168]	@ (8003ca0 <HAL_GPIO_Init+0x2b4>)
 8003bf8:	685b      	ldr	r3, [r3, #4]
 8003bfa:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	43db      	mvns	r3, r3
 8003c00:	697a      	ldr	r2, [r7, #20]
 8003c02:	4013      	ands	r3, r2
 8003c04:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003c06:	683b      	ldr	r3, [r7, #0]
 8003c08:	685b      	ldr	r3, [r3, #4]
 8003c0a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d003      	beq.n	8003c1a <HAL_GPIO_Init+0x22e>
        {
          tmp |= iocurrent;
 8003c12:	697a      	ldr	r2, [r7, #20]
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	4313      	orrs	r3, r2
 8003c18:	617b      	str	r3, [r7, #20]
        }
        EXTI->FTSR1 = tmp;
 8003c1a:	4a21      	ldr	r2, [pc, #132]	@ (8003ca0 <HAL_GPIO_Init+0x2b4>)
 8003c1c:	697b      	ldr	r3, [r7, #20]
 8003c1e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 8003c20:	4b1f      	ldr	r3, [pc, #124]	@ (8003ca0 <HAL_GPIO_Init+0x2b4>)
 8003c22:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003c26:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	43db      	mvns	r3, r3
 8003c2c:	697a      	ldr	r2, [r7, #20]
 8003c2e:	4013      	ands	r3, r2
 8003c30:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003c32:	683b      	ldr	r3, [r7, #0]
 8003c34:	685b      	ldr	r3, [r3, #4]
 8003c36:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d003      	beq.n	8003c46 <HAL_GPIO_Init+0x25a>
        {
          tmp |= iocurrent;
 8003c3e:	697a      	ldr	r2, [r7, #20]
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	4313      	orrs	r3, r2
 8003c44:	617b      	str	r3, [r7, #20]
        }
        EXTI->EMR1 = tmp;
 8003c46:	4a16      	ldr	r2, [pc, #88]	@ (8003ca0 <HAL_GPIO_Init+0x2b4>)
 8003c48:	697b      	ldr	r3, [r7, #20]
 8003c4a:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 8003c4e:	4b14      	ldr	r3, [pc, #80]	@ (8003ca0 <HAL_GPIO_Init+0x2b4>)
 8003c50:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003c54:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	43db      	mvns	r3, r3
 8003c5a:	697a      	ldr	r2, [r7, #20]
 8003c5c:	4013      	ands	r3, r2
 8003c5e:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003c60:	683b      	ldr	r3, [r7, #0]
 8003c62:	685b      	ldr	r3, [r3, #4]
 8003c64:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d003      	beq.n	8003c74 <HAL_GPIO_Init+0x288>
        {
          tmp |= iocurrent;
 8003c6c:	697a      	ldr	r2, [r7, #20]
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	4313      	orrs	r3, r2
 8003c72:	617b      	str	r3, [r7, #20]
        }
        EXTI->IMR1 = tmp;
 8003c74:	4a0a      	ldr	r2, [pc, #40]	@ (8003ca0 <HAL_GPIO_Init+0x2b4>)
 8003c76:	697b      	ldr	r3, [r7, #20]
 8003c78:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }

    position++;
 8003c7c:	693b      	ldr	r3, [r7, #16]
 8003c7e:	3301      	adds	r3, #1
 8003c80:	613b      	str	r3, [r7, #16]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8003c82:	683b      	ldr	r3, [r7, #0]
 8003c84:	681a      	ldr	r2, [r3, #0]
 8003c86:	693b      	ldr	r3, [r7, #16]
 8003c88:	fa22 f303 	lsr.w	r3, r2, r3
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	f47f aeb5 	bne.w	80039fc <HAL_GPIO_Init+0x10>
  }
}
 8003c92:	bf00      	nop
 8003c94:	bf00      	nop
 8003c96:	371c      	adds	r7, #28
 8003c98:	46bd      	mov	sp, r7
 8003c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c9e:	4770      	bx	lr
 8003ca0:	44022000 	.word	0x44022000
 8003ca4:	002f7f7f 	.word	0x002f7f7f

08003ca8 <HAL_ICACHE_Enable>:
  *         cache operation. The Instruction Cache is bypassed until the
  *         cache operation completes.
  * @retval HAL status (HAL_OK)
  */
HAL_StatusTypeDef HAL_ICACHE_Enable(void)
{
 8003ca8:	b480      	push	{r7}
 8003caa:	af00      	add	r7, sp, #0
  SET_BIT(ICACHE->CR, ICACHE_CR_EN);
 8003cac:	4b05      	ldr	r3, [pc, #20]	@ (8003cc4 <HAL_ICACHE_Enable+0x1c>)
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	4a04      	ldr	r2, [pc, #16]	@ (8003cc4 <HAL_ICACHE_Enable+0x1c>)
 8003cb2:	f043 0301 	orr.w	r3, r3, #1
 8003cb6:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8003cb8:	2300      	movs	r3, #0
}
 8003cba:	4618      	mov	r0, r3
 8003cbc:	46bd      	mov	sp, r7
 8003cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc2:	4770      	bx	lr
 8003cc4:	40030400 	.word	0x40030400

08003cc8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pOscInitStruct)
{
 8003cc8:	b580      	push	{r7, lr}
 8003cca:	b088      	sub	sp, #32
 8003ccc:	af00      	add	r7, sp, #0
 8003cce:	6078      	str	r0, [r7, #4]
  uint32_t temp_pllckselr;
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pOscInitStruct == NULL)
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d102      	bne.n	8003cdc <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8003cd6:	2301      	movs	r3, #1
 8003cd8:	f000 bc28 	b.w	800452c <HAL_RCC_OscConfig+0x864>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pOscInitStruct->OscillatorType));
  temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003cdc:	4b94      	ldr	r3, [pc, #592]	@ (8003f30 <HAL_RCC_OscConfig+0x268>)
 8003cde:	69db      	ldr	r3, [r3, #28]
 8003ce0:	f003 0318 	and.w	r3, r3, #24
 8003ce4:	61fb      	str	r3, [r7, #28]
  temp_pllckselr = __HAL_RCC_GET_PLL1_OSCSOURCE();
 8003ce6:	4b92      	ldr	r3, [pc, #584]	@ (8003f30 <HAL_RCC_OscConfig+0x268>)
 8003ce8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003cea:	f003 0303 	and.w	r3, r3, #3
 8003cee:	61bb      	str	r3, [r7, #24]

  /*----------------------------- CSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	f003 0310 	and.w	r3, r3, #16
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d05b      	beq.n	8003db4 <HAL_RCC_OscConfig+0xec>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(pOscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(pOscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_CSI) ||
 8003cfc:	69fb      	ldr	r3, [r7, #28]
 8003cfe:	2b08      	cmp	r3, #8
 8003d00:	d005      	beq.n	8003d0e <HAL_RCC_OscConfig+0x46>
 8003d02:	69fb      	ldr	r3, [r7, #28]
 8003d04:	2b18      	cmp	r3, #24
 8003d06:	d114      	bne.n	8003d32 <HAL_RCC_OscConfig+0x6a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_CSI)))
 8003d08:	69bb      	ldr	r3, [r7, #24]
 8003d0a:	2b02      	cmp	r3, #2
 8003d0c:	d111      	bne.n	8003d32 <HAL_RCC_OscConfig+0x6a>
    {
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	69db      	ldr	r3, [r3, #28]
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d102      	bne.n	8003d1c <HAL_RCC_OscConfig+0x54>
      {
        return HAL_ERROR;
 8003d16:	2301      	movs	r3, #1
 8003d18:	f000 bc08 	b.w	800452c <HAL_RCC_OscConfig+0x864>

      /* Otherwise, just the calibration and CSI is allowed */
      else
      {
        /* Adjusts the Internal Low-power oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 8003d1c:	4b84      	ldr	r3, [pc, #528]	@ (8003f30 <HAL_RCC_OscConfig+0x268>)
 8003d1e:	699b      	ldr	r3, [r3, #24]
 8003d20:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	6a1b      	ldr	r3, [r3, #32]
 8003d28:	041b      	lsls	r3, r3, #16
 8003d2a:	4981      	ldr	r1, [pc, #516]	@ (8003f30 <HAL_RCC_OscConfig+0x268>)
 8003d2c:	4313      	orrs	r3, r2
 8003d2e:	618b      	str	r3, [r1, #24]
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 8003d30:	e040      	b.n	8003db4 <HAL_RCC_OscConfig+0xec>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((pOscInitStruct->CSIState) != RCC_CSI_OFF)
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	69db      	ldr	r3, [r3, #28]
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d023      	beq.n	8003d82 <HAL_RCC_OscConfig+0xba>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8003d3a:	4b7d      	ldr	r3, [pc, #500]	@ (8003f30 <HAL_RCC_OscConfig+0x268>)
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	4a7c      	ldr	r2, [pc, #496]	@ (8003f30 <HAL_RCC_OscConfig+0x268>)
 8003d40:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003d44:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d46:	f7fe f947 	bl	8001fd8 <HAL_GetTick>
 8003d4a:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8003d4c:	e008      	b.n	8003d60 <HAL_RCC_OscConfig+0x98>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 8003d4e:	f7fe f943 	bl	8001fd8 <HAL_GetTick>
 8003d52:	4602      	mov	r2, r0
 8003d54:	697b      	ldr	r3, [r7, #20]
 8003d56:	1ad3      	subs	r3, r2, r3
 8003d58:	2b02      	cmp	r3, #2
 8003d5a:	d901      	bls.n	8003d60 <HAL_RCC_OscConfig+0x98>
          {
            return HAL_TIMEOUT;
 8003d5c:	2303      	movs	r3, #3
 8003d5e:	e3e5      	b.n	800452c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8003d60:	4b73      	ldr	r3, [pc, #460]	@ (8003f30 <HAL_RCC_OscConfig+0x268>)
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d0f0      	beq.n	8003d4e <HAL_RCC_OscConfig+0x86>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 8003d6c:	4b70      	ldr	r3, [pc, #448]	@ (8003f30 <HAL_RCC_OscConfig+0x268>)
 8003d6e:	699b      	ldr	r3, [r3, #24]
 8003d70:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	6a1b      	ldr	r3, [r3, #32]
 8003d78:	041b      	lsls	r3, r3, #16
 8003d7a:	496d      	ldr	r1, [pc, #436]	@ (8003f30 <HAL_RCC_OscConfig+0x268>)
 8003d7c:	4313      	orrs	r3, r2
 8003d7e:	618b      	str	r3, [r1, #24]
 8003d80:	e018      	b.n	8003db4 <HAL_RCC_OscConfig+0xec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8003d82:	4b6b      	ldr	r3, [pc, #428]	@ (8003f30 <HAL_RCC_OscConfig+0x268>)
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	4a6a      	ldr	r2, [pc, #424]	@ (8003f30 <HAL_RCC_OscConfig+0x268>)
 8003d88:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003d8c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d8e:	f7fe f923 	bl	8001fd8 <HAL_GetTick>
 8003d92:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8003d94:	e008      	b.n	8003da8 <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 8003d96:	f7fe f91f 	bl	8001fd8 <HAL_GetTick>
 8003d9a:	4602      	mov	r2, r0
 8003d9c:	697b      	ldr	r3, [r7, #20]
 8003d9e:	1ad3      	subs	r3, r2, r3
 8003da0:	2b02      	cmp	r3, #2
 8003da2:	d901      	bls.n	8003da8 <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 8003da4:	2303      	movs	r3, #3
 8003da6:	e3c1      	b.n	800452c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8003da8:	4b61      	ldr	r3, [pc, #388]	@ (8003f30 <HAL_RCC_OscConfig+0x268>)
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d1f0      	bne.n	8003d96 <HAL_RCC_OscConfig+0xce>
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	f003 0301 	and.w	r3, r3, #1
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	f000 80a0 	beq.w	8003f02 <HAL_RCC_OscConfig+0x23a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pOscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8003dc2:	69fb      	ldr	r3, [r7, #28]
 8003dc4:	2b10      	cmp	r3, #16
 8003dc6:	d005      	beq.n	8003dd4 <HAL_RCC_OscConfig+0x10c>
 8003dc8:	69fb      	ldr	r3, [r7, #28]
 8003dca:	2b18      	cmp	r3, #24
 8003dcc:	d109      	bne.n	8003de2 <HAL_RCC_OscConfig+0x11a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSE)))
 8003dce:	69bb      	ldr	r3, [r7, #24]
 8003dd0:	2b03      	cmp	r3, #3
 8003dd2:	d106      	bne.n	8003de2 <HAL_RCC_OscConfig+0x11a>
    {
      if (pOscInitStruct->HSEState == RCC_HSE_OFF)
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	685b      	ldr	r3, [r3, #4]
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	f040 8092 	bne.w	8003f02 <HAL_RCC_OscConfig+0x23a>
      {
        return HAL_ERROR;
 8003dde:	2301      	movs	r3, #1
 8003de0:	e3a4      	b.n	800452c <HAL_RCC_OscConfig+0x864>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pOscInitStruct->HSEState);
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	685b      	ldr	r3, [r3, #4]
 8003de6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003dea:	d106      	bne.n	8003dfa <HAL_RCC_OscConfig+0x132>
 8003dec:	4b50      	ldr	r3, [pc, #320]	@ (8003f30 <HAL_RCC_OscConfig+0x268>)
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	4a4f      	ldr	r2, [pc, #316]	@ (8003f30 <HAL_RCC_OscConfig+0x268>)
 8003df2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003df6:	6013      	str	r3, [r2, #0]
 8003df8:	e058      	b.n	8003eac <HAL_RCC_OscConfig+0x1e4>
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	685b      	ldr	r3, [r3, #4]
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d112      	bne.n	8003e28 <HAL_RCC_OscConfig+0x160>
 8003e02:	4b4b      	ldr	r3, [pc, #300]	@ (8003f30 <HAL_RCC_OscConfig+0x268>)
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	4a4a      	ldr	r2, [pc, #296]	@ (8003f30 <HAL_RCC_OscConfig+0x268>)
 8003e08:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003e0c:	6013      	str	r3, [r2, #0]
 8003e0e:	4b48      	ldr	r3, [pc, #288]	@ (8003f30 <HAL_RCC_OscConfig+0x268>)
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	4a47      	ldr	r2, [pc, #284]	@ (8003f30 <HAL_RCC_OscConfig+0x268>)
 8003e14:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8003e18:	6013      	str	r3, [r2, #0]
 8003e1a:	4b45      	ldr	r3, [pc, #276]	@ (8003f30 <HAL_RCC_OscConfig+0x268>)
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	4a44      	ldr	r2, [pc, #272]	@ (8003f30 <HAL_RCC_OscConfig+0x268>)
 8003e20:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003e24:	6013      	str	r3, [r2, #0]
 8003e26:	e041      	b.n	8003eac <HAL_RCC_OscConfig+0x1e4>
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	685b      	ldr	r3, [r3, #4]
 8003e2c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003e30:	d112      	bne.n	8003e58 <HAL_RCC_OscConfig+0x190>
 8003e32:	4b3f      	ldr	r3, [pc, #252]	@ (8003f30 <HAL_RCC_OscConfig+0x268>)
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	4a3e      	ldr	r2, [pc, #248]	@ (8003f30 <HAL_RCC_OscConfig+0x268>)
 8003e38:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003e3c:	6013      	str	r3, [r2, #0]
 8003e3e:	4b3c      	ldr	r3, [pc, #240]	@ (8003f30 <HAL_RCC_OscConfig+0x268>)
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	4a3b      	ldr	r2, [pc, #236]	@ (8003f30 <HAL_RCC_OscConfig+0x268>)
 8003e44:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8003e48:	6013      	str	r3, [r2, #0]
 8003e4a:	4b39      	ldr	r3, [pc, #228]	@ (8003f30 <HAL_RCC_OscConfig+0x268>)
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	4a38      	ldr	r2, [pc, #224]	@ (8003f30 <HAL_RCC_OscConfig+0x268>)
 8003e50:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003e54:	6013      	str	r3, [r2, #0]
 8003e56:	e029      	b.n	8003eac <HAL_RCC_OscConfig+0x1e4>
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	685b      	ldr	r3, [r3, #4]
 8003e5c:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 8003e60:	d112      	bne.n	8003e88 <HAL_RCC_OscConfig+0x1c0>
 8003e62:	4b33      	ldr	r3, [pc, #204]	@ (8003f30 <HAL_RCC_OscConfig+0x268>)
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	4a32      	ldr	r2, [pc, #200]	@ (8003f30 <HAL_RCC_OscConfig+0x268>)
 8003e68:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003e6c:	6013      	str	r3, [r2, #0]
 8003e6e:	4b30      	ldr	r3, [pc, #192]	@ (8003f30 <HAL_RCC_OscConfig+0x268>)
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	4a2f      	ldr	r2, [pc, #188]	@ (8003f30 <HAL_RCC_OscConfig+0x268>)
 8003e74:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003e78:	6013      	str	r3, [r2, #0]
 8003e7a:	4b2d      	ldr	r3, [pc, #180]	@ (8003f30 <HAL_RCC_OscConfig+0x268>)
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	4a2c      	ldr	r2, [pc, #176]	@ (8003f30 <HAL_RCC_OscConfig+0x268>)
 8003e80:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003e84:	6013      	str	r3, [r2, #0]
 8003e86:	e011      	b.n	8003eac <HAL_RCC_OscConfig+0x1e4>
 8003e88:	4b29      	ldr	r3, [pc, #164]	@ (8003f30 <HAL_RCC_OscConfig+0x268>)
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	4a28      	ldr	r2, [pc, #160]	@ (8003f30 <HAL_RCC_OscConfig+0x268>)
 8003e8e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003e92:	6013      	str	r3, [r2, #0]
 8003e94:	4b26      	ldr	r3, [pc, #152]	@ (8003f30 <HAL_RCC_OscConfig+0x268>)
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	4a25      	ldr	r2, [pc, #148]	@ (8003f30 <HAL_RCC_OscConfig+0x268>)
 8003e9a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003e9e:	6013      	str	r3, [r2, #0]
 8003ea0:	4b23      	ldr	r3, [pc, #140]	@ (8003f30 <HAL_RCC_OscConfig+0x268>)
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	4a22      	ldr	r2, [pc, #136]	@ (8003f30 <HAL_RCC_OscConfig+0x268>)
 8003ea6:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8003eaa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pOscInitStruct->HSEState != RCC_HSE_OFF)
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	685b      	ldr	r3, [r3, #4]
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d013      	beq.n	8003edc <HAL_RCC_OscConfig+0x214>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003eb4:	f7fe f890 	bl	8001fd8 <HAL_GetTick>
 8003eb8:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003eba:	e008      	b.n	8003ece <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8003ebc:	f7fe f88c 	bl	8001fd8 <HAL_GetTick>
 8003ec0:	4602      	mov	r2, r0
 8003ec2:	697b      	ldr	r3, [r7, #20]
 8003ec4:	1ad3      	subs	r3, r2, r3
 8003ec6:	2b64      	cmp	r3, #100	@ 0x64
 8003ec8:	d901      	bls.n	8003ece <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003eca:	2303      	movs	r3, #3
 8003ecc:	e32e      	b.n	800452c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003ece:	4b18      	ldr	r3, [pc, #96]	@ (8003f30 <HAL_RCC_OscConfig+0x268>)
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d0f0      	beq.n	8003ebc <HAL_RCC_OscConfig+0x1f4>
 8003eda:	e012      	b.n	8003f02 <HAL_RCC_OscConfig+0x23a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003edc:	f7fe f87c 	bl	8001fd8 <HAL_GetTick>
 8003ee0:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003ee2:	e008      	b.n	8003ef6 <HAL_RCC_OscConfig+0x22e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8003ee4:	f7fe f878 	bl	8001fd8 <HAL_GetTick>
 8003ee8:	4602      	mov	r2, r0
 8003eea:	697b      	ldr	r3, [r7, #20]
 8003eec:	1ad3      	subs	r3, r2, r3
 8003eee:	2b64      	cmp	r3, #100	@ 0x64
 8003ef0:	d901      	bls.n	8003ef6 <HAL_RCC_OscConfig+0x22e>
          {
            return HAL_TIMEOUT;
 8003ef2:	2303      	movs	r3, #3
 8003ef4:	e31a      	b.n	800452c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003ef6:	4b0e      	ldr	r3, [pc, #56]	@ (8003f30 <HAL_RCC_OscConfig+0x268>)
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d1f0      	bne.n	8003ee4 <HAL_RCC_OscConfig+0x21c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	f003 0302 	and.w	r3, r3, #2
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	f000 809a 	beq.w	8004044 <HAL_RCC_OscConfig+0x37c>
    assert_param(IS_RCC_HSI(pOscInitStruct->HSIState));
    assert_param(IS_RCC_HSIDIV(pOscInitStruct->HSIDiv));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pOscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8003f10:	69fb      	ldr	r3, [r7, #28]
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d005      	beq.n	8003f22 <HAL_RCC_OscConfig+0x25a>
 8003f16:	69fb      	ldr	r3, [r7, #28]
 8003f18:	2b18      	cmp	r3, #24
 8003f1a:	d149      	bne.n	8003fb0 <HAL_RCC_OscConfig+0x2e8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSI)))
 8003f1c:	69bb      	ldr	r3, [r7, #24]
 8003f1e:	2b01      	cmp	r3, #1
 8003f20:	d146      	bne.n	8003fb0 <HAL_RCC_OscConfig+0x2e8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	68db      	ldr	r3, [r3, #12]
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d104      	bne.n	8003f34 <HAL_RCC_OscConfig+0x26c>
      {
        return HAL_ERROR;
 8003f2a:	2301      	movs	r3, #1
 8003f2c:	e2fe      	b.n	800452c <HAL_RCC_OscConfig+0x864>
 8003f2e:	bf00      	nop
 8003f30:	44020c00 	.word	0x44020c00
      /* Otherwise, HSI calibration and division may be allowed */
      else
      {

        /* HSI division is allowed if HSI is used as system clock */
        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003f34:	69fb      	ldr	r3, [r7, #28]
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d11c      	bne.n	8003f74 <HAL_RCC_OscConfig+0x2ac>
        {
          if (__HAL_RCC_GET_HSI_DIVIDER() != (pOscInitStruct->HSIDiv))
 8003f3a:	4b9a      	ldr	r3, [pc, #616]	@ (80041a4 <HAL_RCC_OscConfig+0x4dc>)
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	f003 0218 	and.w	r2, r3, #24
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	691b      	ldr	r3, [r3, #16]
 8003f46:	429a      	cmp	r2, r3
 8003f48:	d014      	beq.n	8003f74 <HAL_RCC_OscConfig+0x2ac>
          {
            /* Adjust the HSI division factor */
            __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 8003f4a:	4b96      	ldr	r3, [pc, #600]	@ (80041a4 <HAL_RCC_OscConfig+0x4dc>)
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	f023 0218 	bic.w	r2, r3, #24
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	691b      	ldr	r3, [r3, #16]
 8003f56:	4993      	ldr	r1, [pc, #588]	@ (80041a4 <HAL_RCC_OscConfig+0x4dc>)
 8003f58:	4313      	orrs	r3, r2
 8003f5a:	600b      	str	r3, [r1, #0]

            /* Update the SystemCoreClock global variable with new HSI value  */
            (void) HAL_RCC_GetHCLKFreq();
 8003f5c:	f000 fdd0 	bl	8004b00 <HAL_RCC_GetHCLKFreq>

            /* Configure the source of time base considering new system clocks settings*/
            if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003f60:	4b91      	ldr	r3, [pc, #580]	@ (80041a8 <HAL_RCC_OscConfig+0x4e0>)
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	4618      	mov	r0, r3
 8003f66:	f7fd ffad 	bl	8001ec4 <HAL_InitTick>
 8003f6a:	4603      	mov	r3, r0
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d001      	beq.n	8003f74 <HAL_RCC_OscConfig+0x2ac>
            {
              return HAL_ERROR;
 8003f70:	2301      	movs	r3, #1
 8003f72:	e2db      	b.n	800452c <HAL_RCC_OscConfig+0x864>
            }
          }
        }

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f74:	f7fe f830 	bl	8001fd8 <HAL_GetTick>
 8003f78:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003f7a:	e008      	b.n	8003f8e <HAL_RCC_OscConfig+0x2c6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8003f7c:	f7fe f82c 	bl	8001fd8 <HAL_GetTick>
 8003f80:	4602      	mov	r2, r0
 8003f82:	697b      	ldr	r3, [r7, #20]
 8003f84:	1ad3      	subs	r3, r2, r3
 8003f86:	2b02      	cmp	r3, #2
 8003f88:	d901      	bls.n	8003f8e <HAL_RCC_OscConfig+0x2c6>
          {
            return HAL_TIMEOUT;
 8003f8a:	2303      	movs	r3, #3
 8003f8c:	e2ce      	b.n	800452c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003f8e:	4b85      	ldr	r3, [pc, #532]	@ (80041a4 <HAL_RCC_OscConfig+0x4dc>)
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	f003 0302 	and.w	r3, r3, #2
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d0f0      	beq.n	8003f7c <HAL_RCC_OscConfig+0x2b4>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 8003f9a:	4b82      	ldr	r3, [pc, #520]	@ (80041a4 <HAL_RCC_OscConfig+0x4dc>)
 8003f9c:	691b      	ldr	r3, [r3, #16]
 8003f9e:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	695b      	ldr	r3, [r3, #20]
 8003fa6:	041b      	lsls	r3, r3, #16
 8003fa8:	497e      	ldr	r1, [pc, #504]	@ (80041a4 <HAL_RCC_OscConfig+0x4dc>)
 8003faa:	4313      	orrs	r3, r2
 8003fac:	610b      	str	r3, [r1, #16]
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 8003fae:	e049      	b.n	8004044 <HAL_RCC_OscConfig+0x37c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pOscInitStruct->HSIState != RCC_HSI_OFF)
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	68db      	ldr	r3, [r3, #12]
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d02c      	beq.n	8004012 <HAL_RCC_OscConfig+0x34a>
      {
        /* Adjust the HSI division factor */
        __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 8003fb8:	4b7a      	ldr	r3, [pc, #488]	@ (80041a4 <HAL_RCC_OscConfig+0x4dc>)
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	f023 0218 	bic.w	r2, r3, #24
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	691b      	ldr	r3, [r3, #16]
 8003fc4:	4977      	ldr	r1, [pc, #476]	@ (80041a4 <HAL_RCC_OscConfig+0x4dc>)
 8003fc6:	4313      	orrs	r3, r2
 8003fc8:	600b      	str	r3, [r1, #0]

        /* Enable the HSI oscillator */
        __HAL_RCC_HSI_ENABLE();
 8003fca:	4b76      	ldr	r3, [pc, #472]	@ (80041a4 <HAL_RCC_OscConfig+0x4dc>)
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	4a75      	ldr	r2, [pc, #468]	@ (80041a4 <HAL_RCC_OscConfig+0x4dc>)
 8003fd0:	f043 0301 	orr.w	r3, r3, #1
 8003fd4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003fd6:	f7fd ffff 	bl	8001fd8 <HAL_GetTick>
 8003fda:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003fdc:	e008      	b.n	8003ff0 <HAL_RCC_OscConfig+0x328>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8003fde:	f7fd fffb 	bl	8001fd8 <HAL_GetTick>
 8003fe2:	4602      	mov	r2, r0
 8003fe4:	697b      	ldr	r3, [r7, #20]
 8003fe6:	1ad3      	subs	r3, r2, r3
 8003fe8:	2b02      	cmp	r3, #2
 8003fea:	d901      	bls.n	8003ff0 <HAL_RCC_OscConfig+0x328>
          {
            return HAL_TIMEOUT;
 8003fec:	2303      	movs	r3, #3
 8003fee:	e29d      	b.n	800452c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003ff0:	4b6c      	ldr	r3, [pc, #432]	@ (80041a4 <HAL_RCC_OscConfig+0x4dc>)
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	f003 0302 	and.w	r3, r3, #2
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d0f0      	beq.n	8003fde <HAL_RCC_OscConfig+0x316>
          }
        }

        /* Adjust the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 8003ffc:	4b69      	ldr	r3, [pc, #420]	@ (80041a4 <HAL_RCC_OscConfig+0x4dc>)
 8003ffe:	691b      	ldr	r3, [r3, #16]
 8004000:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	695b      	ldr	r3, [r3, #20]
 8004008:	041b      	lsls	r3, r3, #16
 800400a:	4966      	ldr	r1, [pc, #408]	@ (80041a4 <HAL_RCC_OscConfig+0x4dc>)
 800400c:	4313      	orrs	r3, r2
 800400e:	610b      	str	r3, [r1, #16]
 8004010:	e018      	b.n	8004044 <HAL_RCC_OscConfig+0x37c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004012:	4b64      	ldr	r3, [pc, #400]	@ (80041a4 <HAL_RCC_OscConfig+0x4dc>)
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	4a63      	ldr	r2, [pc, #396]	@ (80041a4 <HAL_RCC_OscConfig+0x4dc>)
 8004018:	f023 0301 	bic.w	r3, r3, #1
 800401c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800401e:	f7fd ffdb 	bl	8001fd8 <HAL_GetTick>
 8004022:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004024:	e008      	b.n	8004038 <HAL_RCC_OscConfig+0x370>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8004026:	f7fd ffd7 	bl	8001fd8 <HAL_GetTick>
 800402a:	4602      	mov	r2, r0
 800402c:	697b      	ldr	r3, [r7, #20]
 800402e:	1ad3      	subs	r3, r2, r3
 8004030:	2b02      	cmp	r3, #2
 8004032:	d901      	bls.n	8004038 <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
 8004034:	2303      	movs	r3, #3
 8004036:	e279      	b.n	800452c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004038:	4b5a      	ldr	r3, [pc, #360]	@ (80041a4 <HAL_RCC_OscConfig+0x4dc>)
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	f003 0302 	and.w	r3, r3, #2
 8004040:	2b00      	cmp	r3, #0
 8004042:	d1f0      	bne.n	8004026 <HAL_RCC_OscConfig+0x35e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	f003 0308 	and.w	r3, r3, #8
 800404c:	2b00      	cmp	r3, #0
 800404e:	d03c      	beq.n	80040ca <HAL_RCC_OscConfig+0x402>
    assert_param(IS_RCC_LSI(pOscInitStruct->LSIState));

    /* Update LSI configuration in Backup Domain control register    */

    /* Check the LSI State */
    if (pOscInitStruct->LSIState != RCC_LSI_OFF)
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	699b      	ldr	r3, [r3, #24]
 8004054:	2b00      	cmp	r3, #0
 8004056:	d01c      	beq.n	8004092 <HAL_RCC_OscConfig+0x3ca>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004058:	4b52      	ldr	r3, [pc, #328]	@ (80041a4 <HAL_RCC_OscConfig+0x4dc>)
 800405a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800405e:	4a51      	ldr	r2, [pc, #324]	@ (80041a4 <HAL_RCC_OscConfig+0x4dc>)
 8004060:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004064:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004068:	f7fd ffb6 	bl	8001fd8 <HAL_GetTick>
 800406c:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 800406e:	e008      	b.n	8004082 <HAL_RCC_OscConfig+0x3ba>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8004070:	f7fd ffb2 	bl	8001fd8 <HAL_GetTick>
 8004074:	4602      	mov	r2, r0
 8004076:	697b      	ldr	r3, [r7, #20]
 8004078:	1ad3      	subs	r3, r2, r3
 800407a:	2b02      	cmp	r3, #2
 800407c:	d901      	bls.n	8004082 <HAL_RCC_OscConfig+0x3ba>
        {
          return HAL_TIMEOUT;
 800407e:	2303      	movs	r3, #3
 8004080:	e254      	b.n	800452c <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8004082:	4b48      	ldr	r3, [pc, #288]	@ (80041a4 <HAL_RCC_OscConfig+0x4dc>)
 8004084:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004088:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800408c:	2b00      	cmp	r3, #0
 800408e:	d0ef      	beq.n	8004070 <HAL_RCC_OscConfig+0x3a8>
 8004090:	e01b      	b.n	80040ca <HAL_RCC_OscConfig+0x402>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004092:	4b44      	ldr	r3, [pc, #272]	@ (80041a4 <HAL_RCC_OscConfig+0x4dc>)
 8004094:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004098:	4a42      	ldr	r2, [pc, #264]	@ (80041a4 <HAL_RCC_OscConfig+0x4dc>)
 800409a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800409e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80040a2:	f7fd ff99 	bl	8001fd8 <HAL_GetTick>
 80040a6:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 80040a8:	e008      	b.n	80040bc <HAL_RCC_OscConfig+0x3f4>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 80040aa:	f7fd ff95 	bl	8001fd8 <HAL_GetTick>
 80040ae:	4602      	mov	r2, r0
 80040b0:	697b      	ldr	r3, [r7, #20]
 80040b2:	1ad3      	subs	r3, r2, r3
 80040b4:	2b02      	cmp	r3, #2
 80040b6:	d901      	bls.n	80040bc <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 80040b8:	2303      	movs	r3, #3
 80040ba:	e237      	b.n	800452c <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 80040bc:	4b39      	ldr	r3, [pc, #228]	@ (80041a4 <HAL_RCC_OscConfig+0x4dc>)
 80040be:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80040c2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d1ef      	bne.n	80040aa <HAL_RCC_OscConfig+0x3e2>
      }
    }

  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	f003 0304 	and.w	r3, r3, #4
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	f000 80d2 	beq.w	800427c <HAL_RCC_OscConfig+0x5b4>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pOscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain */
    if (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 80040d8:	4b34      	ldr	r3, [pc, #208]	@ (80041ac <HAL_RCC_OscConfig+0x4e4>)
 80040da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040dc:	f003 0301 	and.w	r3, r3, #1
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d118      	bne.n	8004116 <HAL_RCC_OscConfig+0x44e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 80040e4:	4b31      	ldr	r3, [pc, #196]	@ (80041ac <HAL_RCC_OscConfig+0x4e4>)
 80040e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040e8:	4a30      	ldr	r2, [pc, #192]	@ (80041ac <HAL_RCC_OscConfig+0x4e4>)
 80040ea:	f043 0301 	orr.w	r3, r3, #1
 80040ee:	6253      	str	r3, [r2, #36]	@ 0x24

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80040f0:	f7fd ff72 	bl	8001fd8 <HAL_GetTick>
 80040f4:	6178      	str	r0, [r7, #20]

      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 80040f6:	e008      	b.n	800410a <HAL_RCC_OscConfig+0x442>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80040f8:	f7fd ff6e 	bl	8001fd8 <HAL_GetTick>
 80040fc:	4602      	mov	r2, r0
 80040fe:	697b      	ldr	r3, [r7, #20]
 8004100:	1ad3      	subs	r3, r2, r3
 8004102:	2b02      	cmp	r3, #2
 8004104:	d901      	bls.n	800410a <HAL_RCC_OscConfig+0x442>
        {
          return HAL_TIMEOUT;
 8004106:	2303      	movs	r3, #3
 8004108:	e210      	b.n	800452c <HAL_RCC_OscConfig+0x864>
      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 800410a:	4b28      	ldr	r3, [pc, #160]	@ (80041ac <HAL_RCC_OscConfig+0x4e4>)
 800410c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800410e:	f003 0301 	and.w	r3, r3, #1
 8004112:	2b00      	cmp	r3, #0
 8004114:	d0f0      	beq.n	80040f8 <HAL_RCC_OscConfig+0x430>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(pOscInitStruct->LSEState);
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	689b      	ldr	r3, [r3, #8]
 800411a:	2b01      	cmp	r3, #1
 800411c:	d108      	bne.n	8004130 <HAL_RCC_OscConfig+0x468>
 800411e:	4b21      	ldr	r3, [pc, #132]	@ (80041a4 <HAL_RCC_OscConfig+0x4dc>)
 8004120:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004124:	4a1f      	ldr	r2, [pc, #124]	@ (80041a4 <HAL_RCC_OscConfig+0x4dc>)
 8004126:	f043 0301 	orr.w	r3, r3, #1
 800412a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800412e:	e074      	b.n	800421a <HAL_RCC_OscConfig+0x552>
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	689b      	ldr	r3, [r3, #8]
 8004134:	2b00      	cmp	r3, #0
 8004136:	d118      	bne.n	800416a <HAL_RCC_OscConfig+0x4a2>
 8004138:	4b1a      	ldr	r3, [pc, #104]	@ (80041a4 <HAL_RCC_OscConfig+0x4dc>)
 800413a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800413e:	4a19      	ldr	r2, [pc, #100]	@ (80041a4 <HAL_RCC_OscConfig+0x4dc>)
 8004140:	f023 0301 	bic.w	r3, r3, #1
 8004144:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8004148:	4b16      	ldr	r3, [pc, #88]	@ (80041a4 <HAL_RCC_OscConfig+0x4dc>)
 800414a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800414e:	4a15      	ldr	r2, [pc, #84]	@ (80041a4 <HAL_RCC_OscConfig+0x4dc>)
 8004150:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004154:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8004158:	4b12      	ldr	r3, [pc, #72]	@ (80041a4 <HAL_RCC_OscConfig+0x4dc>)
 800415a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800415e:	4a11      	ldr	r2, [pc, #68]	@ (80041a4 <HAL_RCC_OscConfig+0x4dc>)
 8004160:	f023 0304 	bic.w	r3, r3, #4
 8004164:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8004168:	e057      	b.n	800421a <HAL_RCC_OscConfig+0x552>
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	689b      	ldr	r3, [r3, #8]
 800416e:	2b05      	cmp	r3, #5
 8004170:	d11e      	bne.n	80041b0 <HAL_RCC_OscConfig+0x4e8>
 8004172:	4b0c      	ldr	r3, [pc, #48]	@ (80041a4 <HAL_RCC_OscConfig+0x4dc>)
 8004174:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004178:	4a0a      	ldr	r2, [pc, #40]	@ (80041a4 <HAL_RCC_OscConfig+0x4dc>)
 800417a:	f043 0304 	orr.w	r3, r3, #4
 800417e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8004182:	4b08      	ldr	r3, [pc, #32]	@ (80041a4 <HAL_RCC_OscConfig+0x4dc>)
 8004184:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004188:	4a06      	ldr	r2, [pc, #24]	@ (80041a4 <HAL_RCC_OscConfig+0x4dc>)
 800418a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800418e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8004192:	4b04      	ldr	r3, [pc, #16]	@ (80041a4 <HAL_RCC_OscConfig+0x4dc>)
 8004194:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004198:	4a02      	ldr	r2, [pc, #8]	@ (80041a4 <HAL_RCC_OscConfig+0x4dc>)
 800419a:	f043 0301 	orr.w	r3, r3, #1
 800419e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80041a2:	e03a      	b.n	800421a <HAL_RCC_OscConfig+0x552>
 80041a4:	44020c00 	.word	0x44020c00
 80041a8:	20000004 	.word	0x20000004
 80041ac:	44020800 	.word	0x44020800
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	689b      	ldr	r3, [r3, #8]
 80041b4:	2b85      	cmp	r3, #133	@ 0x85
 80041b6:	d118      	bne.n	80041ea <HAL_RCC_OscConfig+0x522>
 80041b8:	4ba2      	ldr	r3, [pc, #648]	@ (8004444 <HAL_RCC_OscConfig+0x77c>)
 80041ba:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80041be:	4aa1      	ldr	r2, [pc, #644]	@ (8004444 <HAL_RCC_OscConfig+0x77c>)
 80041c0:	f043 0304 	orr.w	r3, r3, #4
 80041c4:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80041c8:	4b9e      	ldr	r3, [pc, #632]	@ (8004444 <HAL_RCC_OscConfig+0x77c>)
 80041ca:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80041ce:	4a9d      	ldr	r2, [pc, #628]	@ (8004444 <HAL_RCC_OscConfig+0x77c>)
 80041d0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80041d4:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80041d8:	4b9a      	ldr	r3, [pc, #616]	@ (8004444 <HAL_RCC_OscConfig+0x77c>)
 80041da:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80041de:	4a99      	ldr	r2, [pc, #612]	@ (8004444 <HAL_RCC_OscConfig+0x77c>)
 80041e0:	f043 0301 	orr.w	r3, r3, #1
 80041e4:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80041e8:	e017      	b.n	800421a <HAL_RCC_OscConfig+0x552>
 80041ea:	4b96      	ldr	r3, [pc, #600]	@ (8004444 <HAL_RCC_OscConfig+0x77c>)
 80041ec:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80041f0:	4a94      	ldr	r2, [pc, #592]	@ (8004444 <HAL_RCC_OscConfig+0x77c>)
 80041f2:	f023 0301 	bic.w	r3, r3, #1
 80041f6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80041fa:	4b92      	ldr	r3, [pc, #584]	@ (8004444 <HAL_RCC_OscConfig+0x77c>)
 80041fc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004200:	4a90      	ldr	r2, [pc, #576]	@ (8004444 <HAL_RCC_OscConfig+0x77c>)
 8004202:	f023 0304 	bic.w	r3, r3, #4
 8004206:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800420a:	4b8e      	ldr	r3, [pc, #568]	@ (8004444 <HAL_RCC_OscConfig+0x77c>)
 800420c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004210:	4a8c      	ldr	r2, [pc, #560]	@ (8004444 <HAL_RCC_OscConfig+0x77c>)
 8004212:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004216:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

    /* Check the LSE State */
    if (pOscInitStruct->LSEState != RCC_LSE_OFF)
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	689b      	ldr	r3, [r3, #8]
 800421e:	2b00      	cmp	r3, #0
 8004220:	d016      	beq.n	8004250 <HAL_RCC_OscConfig+0x588>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004222:	f7fd fed9 	bl	8001fd8 <HAL_GetTick>
 8004226:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004228:	e00a      	b.n	8004240 <HAL_RCC_OscConfig+0x578>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800422a:	f7fd fed5 	bl	8001fd8 <HAL_GetTick>
 800422e:	4602      	mov	r2, r0
 8004230:	697b      	ldr	r3, [r7, #20]
 8004232:	1ad3      	subs	r3, r2, r3
 8004234:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004238:	4293      	cmp	r3, r2
 800423a:	d901      	bls.n	8004240 <HAL_RCC_OscConfig+0x578>
        {
          return HAL_TIMEOUT;
 800423c:	2303      	movs	r3, #3
 800423e:	e175      	b.n	800452c <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004240:	4b80      	ldr	r3, [pc, #512]	@ (8004444 <HAL_RCC_OscConfig+0x77c>)
 8004242:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004246:	f003 0302 	and.w	r3, r3, #2
 800424a:	2b00      	cmp	r3, #0
 800424c:	d0ed      	beq.n	800422a <HAL_RCC_OscConfig+0x562>
 800424e:	e015      	b.n	800427c <HAL_RCC_OscConfig+0x5b4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004250:	f7fd fec2 	bl	8001fd8 <HAL_GetTick>
 8004254:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004256:	e00a      	b.n	800426e <HAL_RCC_OscConfig+0x5a6>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004258:	f7fd febe 	bl	8001fd8 <HAL_GetTick>
 800425c:	4602      	mov	r2, r0
 800425e:	697b      	ldr	r3, [r7, #20]
 8004260:	1ad3      	subs	r3, r2, r3
 8004262:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004266:	4293      	cmp	r3, r2
 8004268:	d901      	bls.n	800426e <HAL_RCC_OscConfig+0x5a6>
        {
          return HAL_TIMEOUT;
 800426a:	2303      	movs	r3, #3
 800426c:	e15e      	b.n	800452c <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800426e:	4b75      	ldr	r3, [pc, #468]	@ (8004444 <HAL_RCC_OscConfig+0x77c>)
 8004270:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004274:	f003 0302 	and.w	r3, r3, #2
 8004278:	2b00      	cmp	r3, #0
 800427a:	d1ed      	bne.n	8004258 <HAL_RCC_OscConfig+0x590>
      }
    }

  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	f003 0320 	and.w	r3, r3, #32
 8004284:	2b00      	cmp	r3, #0
 8004286:	d036      	beq.n	80042f6 <HAL_RCC_OscConfig+0x62e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pOscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pOscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800428c:	2b00      	cmp	r3, #0
 800428e:	d019      	beq.n	80042c4 <HAL_RCC_OscConfig+0x5fc>
    {
      /* Enable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004290:	4b6c      	ldr	r3, [pc, #432]	@ (8004444 <HAL_RCC_OscConfig+0x77c>)
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	4a6b      	ldr	r2, [pc, #428]	@ (8004444 <HAL_RCC_OscConfig+0x77c>)
 8004296:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800429a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800429c:	f7fd fe9c 	bl	8001fd8 <HAL_GetTick>
 80042a0:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 80042a2:	e008      	b.n	80042b6 <HAL_RCC_OscConfig+0x5ee>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 80042a4:	f7fd fe98 	bl	8001fd8 <HAL_GetTick>
 80042a8:	4602      	mov	r2, r0
 80042aa:	697b      	ldr	r3, [r7, #20]
 80042ac:	1ad3      	subs	r3, r2, r3
 80042ae:	2b02      	cmp	r3, #2
 80042b0:	d901      	bls.n	80042b6 <HAL_RCC_OscConfig+0x5ee>
        {
          return HAL_TIMEOUT;
 80042b2:	2303      	movs	r3, #3
 80042b4:	e13a      	b.n	800452c <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 80042b6:	4b63      	ldr	r3, [pc, #396]	@ (8004444 <HAL_RCC_OscConfig+0x77c>)
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d0f0      	beq.n	80042a4 <HAL_RCC_OscConfig+0x5dc>
 80042c2:	e018      	b.n	80042f6 <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80042c4:	4b5f      	ldr	r3, [pc, #380]	@ (8004444 <HAL_RCC_OscConfig+0x77c>)
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	4a5e      	ldr	r2, [pc, #376]	@ (8004444 <HAL_RCC_OscConfig+0x77c>)
 80042ca:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80042ce:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80042d0:	f7fd fe82 	bl	8001fd8 <HAL_GetTick>
 80042d4:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 80042d6:	e008      	b.n	80042ea <HAL_RCC_OscConfig+0x622>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 80042d8:	f7fd fe7e 	bl	8001fd8 <HAL_GetTick>
 80042dc:	4602      	mov	r2, r0
 80042de:	697b      	ldr	r3, [r7, #20]
 80042e0:	1ad3      	subs	r3, r2, r3
 80042e2:	2b02      	cmp	r3, #2
 80042e4:	d901      	bls.n	80042ea <HAL_RCC_OscConfig+0x622>
        {
          return HAL_TIMEOUT;
 80042e6:	2303      	movs	r3, #3
 80042e8:	e120      	b.n	800452c <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 80042ea:	4b56      	ldr	r3, [pc, #344]	@ (8004444 <HAL_RCC_OscConfig+0x77c>)
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d1f0      	bne.n	80042d8 <HAL_RCC_OscConfig+0x610>

  /*-------------------------------- PLL1 Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pOscInitStruct->PLL.PLLState));

  if ((pOscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	f000 8115 	beq.w	800452a <HAL_RCC_OscConfig+0x862>
  {
    /* Check if the PLL1 is used as system clock or not */
    if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004300:	69fb      	ldr	r3, [r7, #28]
 8004302:	2b18      	cmp	r3, #24
 8004304:	f000 80af 	beq.w	8004466 <HAL_RCC_OscConfig+0x79e>
    {
      if ((pOscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800430c:	2b02      	cmp	r3, #2
 800430e:	f040 8086 	bne.w	800441e <HAL_RCC_OscConfig+0x756>
        assert_param(IS_RCC_PLL1_DIVP_VALUE(pOscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLL1_DIVQ_VALUE(pOscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLL1_DIVR_VALUE(pOscInitStruct->PLL.PLLR));

        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 8004312:	4b4c      	ldr	r3, [pc, #304]	@ (8004444 <HAL_RCC_OscConfig+0x77c>)
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	4a4b      	ldr	r2, [pc, #300]	@ (8004444 <HAL_RCC_OscConfig+0x77c>)
 8004318:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800431c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800431e:	f7fd fe5b 	bl	8001fd8 <HAL_GetTick>
 8004322:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8004324:	e008      	b.n	8004338 <HAL_RCC_OscConfig+0x670>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8004326:	f7fd fe57 	bl	8001fd8 <HAL_GetTick>
 800432a:	4602      	mov	r2, r0
 800432c:	697b      	ldr	r3, [r7, #20]
 800432e:	1ad3      	subs	r3, r2, r3
 8004330:	2b02      	cmp	r3, #2
 8004332:	d901      	bls.n	8004338 <HAL_RCC_OscConfig+0x670>
          {
            return HAL_TIMEOUT;
 8004334:	2303      	movs	r3, #3
 8004336:	e0f9      	b.n	800452c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8004338:	4b42      	ldr	r3, [pc, #264]	@ (8004444 <HAL_RCC_OscConfig+0x77c>)
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004340:	2b00      	cmp	r3, #0
 8004342:	d1f0      	bne.n	8004326 <HAL_RCC_OscConfig+0x65e>
          }
        }

        /* Configure the PLL1 clock source, multiplication and division factors. */
        __HAL_RCC_PLL1_CONFIG(pOscInitStruct->PLL.PLLSource,
 8004344:	4b3f      	ldr	r3, [pc, #252]	@ (8004444 <HAL_RCC_OscConfig+0x77c>)
 8004346:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004348:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800434c:	f023 0303 	bic.w	r3, r3, #3
 8004350:	687a      	ldr	r2, [r7, #4]
 8004352:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8004354:	687a      	ldr	r2, [r7, #4]
 8004356:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8004358:	0212      	lsls	r2, r2, #8
 800435a:	430a      	orrs	r2, r1
 800435c:	4939      	ldr	r1, [pc, #228]	@ (8004444 <HAL_RCC_OscConfig+0x77c>)
 800435e:	4313      	orrs	r3, r2
 8004360:	628b      	str	r3, [r1, #40]	@ 0x28
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004366:	3b01      	subs	r3, #1
 8004368:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004370:	3b01      	subs	r3, #1
 8004372:	025b      	lsls	r3, r3, #9
 8004374:	b29b      	uxth	r3, r3
 8004376:	431a      	orrs	r2, r3
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800437c:	3b01      	subs	r3, #1
 800437e:	041b      	lsls	r3, r3, #16
 8004380:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004384:	431a      	orrs	r2, r3
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800438a:	3b01      	subs	r3, #1
 800438c:	061b      	lsls	r3, r3, #24
 800438e:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004392:	492c      	ldr	r1, [pc, #176]	@ (8004444 <HAL_RCC_OscConfig+0x77c>)
 8004394:	4313      	orrs	r3, r2
 8004396:	634b      	str	r3, [r1, #52]	@ 0x34
                              pOscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 8004398:	4b2a      	ldr	r3, [pc, #168]	@ (8004444 <HAL_RCC_OscConfig+0x77c>)
 800439a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800439c:	4a29      	ldr	r2, [pc, #164]	@ (8004444 <HAL_RCC_OscConfig+0x77c>)
 800439e:	f023 0310 	bic.w	r3, r3, #16
 80043a2:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80043a8:	4a26      	ldr	r2, [pc, #152]	@ (8004444 <HAL_RCC_OscConfig+0x77c>)
 80043aa:	00db      	lsls	r3, r3, #3
 80043ac:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 80043ae:	4b25      	ldr	r3, [pc, #148]	@ (8004444 <HAL_RCC_OscConfig+0x77c>)
 80043b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043b2:	4a24      	ldr	r2, [pc, #144]	@ (8004444 <HAL_RCC_OscConfig+0x77c>)
 80043b4:	f043 0310 	orr.w	r3, r3, #16
 80043b8:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCIRGE_VALUE(pOscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL1_VCIRANGE(pOscInitStruct->PLL.PLLRGE) ;
 80043ba:	4b22      	ldr	r3, [pc, #136]	@ (8004444 <HAL_RCC_OscConfig+0x77c>)
 80043bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043be:	f023 020c 	bic.w	r2, r3, #12
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043c6:	491f      	ldr	r1, [pc, #124]	@ (8004444 <HAL_RCC_OscConfig+0x77c>)
 80043c8:	4313      	orrs	r3, r2
 80043ca:	628b      	str	r3, [r1, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCORGE_VALUE(pOscInitStruct->PLL.PLLVCOSEL));

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL1_VCORANGE(pOscInitStruct->PLL.PLLVCOSEL) ;
 80043cc:	4b1d      	ldr	r3, [pc, #116]	@ (8004444 <HAL_RCC_OscConfig+0x77c>)
 80043ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043d0:	f023 0220 	bic.w	r2, r3, #32
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80043d8:	491a      	ldr	r1, [pc, #104]	@ (8004444 <HAL_RCC_OscConfig+0x77c>)
 80043da:	4313      	orrs	r3, r2
 80043dc:	628b      	str	r3, [r1, #40]	@ 0x28

        /* Enable PLL1 System Clock output. */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVP);
 80043de:	4b19      	ldr	r3, [pc, #100]	@ (8004444 <HAL_RCC_OscConfig+0x77c>)
 80043e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043e2:	4a18      	ldr	r2, [pc, #96]	@ (8004444 <HAL_RCC_OscConfig+0x77c>)
 80043e4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80043e8:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Enable the PLL1. */
        __HAL_RCC_PLL1_ENABLE();
 80043ea:	4b16      	ldr	r3, [pc, #88]	@ (8004444 <HAL_RCC_OscConfig+0x77c>)
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	4a15      	ldr	r2, [pc, #84]	@ (8004444 <HAL_RCC_OscConfig+0x77c>)
 80043f0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80043f4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043f6:	f7fd fdef 	bl	8001fd8 <HAL_GetTick>
 80043fa:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 80043fc:	e008      	b.n	8004410 <HAL_RCC_OscConfig+0x748>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 80043fe:	f7fd fdeb 	bl	8001fd8 <HAL_GetTick>
 8004402:	4602      	mov	r2, r0
 8004404:	697b      	ldr	r3, [r7, #20]
 8004406:	1ad3      	subs	r3, r2, r3
 8004408:	2b02      	cmp	r3, #2
 800440a:	d901      	bls.n	8004410 <HAL_RCC_OscConfig+0x748>
          {
            return HAL_TIMEOUT;
 800440c:	2303      	movs	r3, #3
 800440e:	e08d      	b.n	800452c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8004410:	4b0c      	ldr	r3, [pc, #48]	@ (8004444 <HAL_RCC_OscConfig+0x77c>)
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004418:	2b00      	cmp	r3, #0
 800441a:	d0f0      	beq.n	80043fe <HAL_RCC_OscConfig+0x736>
 800441c:	e085      	b.n	800452a <HAL_RCC_OscConfig+0x862>
        }
      }
      else
      {
        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 800441e:	4b09      	ldr	r3, [pc, #36]	@ (8004444 <HAL_RCC_OscConfig+0x77c>)
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	4a08      	ldr	r2, [pc, #32]	@ (8004444 <HAL_RCC_OscConfig+0x77c>)
 8004424:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004428:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800442a:	f7fd fdd5 	bl	8001fd8 <HAL_GetTick>
 800442e:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8004430:	e00a      	b.n	8004448 <HAL_RCC_OscConfig+0x780>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8004432:	f7fd fdd1 	bl	8001fd8 <HAL_GetTick>
 8004436:	4602      	mov	r2, r0
 8004438:	697b      	ldr	r3, [r7, #20]
 800443a:	1ad3      	subs	r3, r2, r3
 800443c:	2b02      	cmp	r3, #2
 800443e:	d903      	bls.n	8004448 <HAL_RCC_OscConfig+0x780>
          {
            return HAL_TIMEOUT;
 8004440:	2303      	movs	r3, #3
 8004442:	e073      	b.n	800452c <HAL_RCC_OscConfig+0x864>
 8004444:	44020c00 	.word	0x44020c00
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8004448:	4b3a      	ldr	r3, [pc, #232]	@ (8004534 <HAL_RCC_OscConfig+0x86c>)
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004450:	2b00      	cmp	r3, #0
 8004452:	d1ee      	bne.n	8004432 <HAL_RCC_OscConfig+0x76a>
          }
        }

        /* Unselect PLL1 clock source and disable all PLL1 outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 8004454:	4b37      	ldr	r3, [pc, #220]	@ (8004534 <HAL_RCC_OscConfig+0x86c>)
 8004456:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004458:	4a36      	ldr	r2, [pc, #216]	@ (8004534 <HAL_RCC_OscConfig+0x86c>)
 800445a:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 800445e:	f023 0303 	bic.w	r3, r3, #3
 8004462:	6293      	str	r3, [r2, #40]	@ 0x28
 8004464:	e061      	b.n	800452a <HAL_RCC_OscConfig+0x862>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 8004466:	4b33      	ldr	r3, [pc, #204]	@ (8004534 <HAL_RCC_OscConfig+0x86c>)
 8004468:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800446a:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800446c:	4b31      	ldr	r3, [pc, #196]	@ (8004534 <HAL_RCC_OscConfig+0x86c>)
 800446e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004470:	60fb      	str	r3, [r7, #12]
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004476:	2b01      	cmp	r3, #1
 8004478:	d031      	beq.n	80044de <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 800447a:	693b      	ldr	r3, [r7, #16]
 800447c:	f003 0203 	and.w	r2, r3, #3
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004484:	429a      	cmp	r2, r3
 8004486:	d12a      	bne.n	80044de <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 8004488:	693b      	ldr	r3, [r7, #16]
 800448a:	0a1b      	lsrs	r3, r3, #8
 800448c:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 8004494:	429a      	cmp	r2, r3
 8004496:	d122      	bne.n	80044de <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80044a2:	3b01      	subs	r3, #1
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 80044a4:	429a      	cmp	r2, r3
 80044a6:	d11a      	bne.n	80044de <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	0a5b      	lsrs	r3, r3, #9
 80044ac:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044b4:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 80044b6:	429a      	cmp	r2, r3
 80044b8:	d111      	bne.n	80044de <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	0c1b      	lsrs	r3, r3, #16
 80044be:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80044c6:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 80044c8:	429a      	cmp	r2, r3
 80044ca:	d108      	bne.n	80044de <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	0e1b      	lsrs	r3, r3, #24
 80044d0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pOscInitStruct->PLL.PLLR - 1U)))
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044d8:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 80044da:	429a      	cmp	r2, r3
 80044dc:	d001      	beq.n	80044e2 <HAL_RCC_OscConfig+0x81a>
      {
        return HAL_ERROR;
 80044de:	2301      	movs	r3, #1
 80044e0:	e024      	b.n	800452c <HAL_RCC_OscConfig+0x864>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 80044e2:	4b14      	ldr	r3, [pc, #80]	@ (8004534 <HAL_RCC_OscConfig+0x86c>)
 80044e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044e6:	08db      	lsrs	r3, r3, #3
 80044e8:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pOscInitStruct->PLL.PLLFRACN))
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 80044f0:	429a      	cmp	r2, r3
 80044f2:	d01a      	beq.n	800452a <HAL_RCC_OscConfig+0x862>
      {
        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 80044f4:	4b0f      	ldr	r3, [pc, #60]	@ (8004534 <HAL_RCC_OscConfig+0x86c>)
 80044f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044f8:	4a0e      	ldr	r2, [pc, #56]	@ (8004534 <HAL_RCC_OscConfig+0x86c>)
 80044fa:	f023 0310 	bic.w	r3, r3, #16
 80044fe:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004500:	f7fd fd6a 	bl	8001fd8 <HAL_GetTick>
 8004504:	6178      	str	r0, [r7, #20]

        /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < RCC_PLL_FRAC_WAIT_VALUE)
 8004506:	bf00      	nop
 8004508:	f7fd fd66 	bl	8001fd8 <HAL_GetTick>
 800450c:	4602      	mov	r2, r0
 800450e:	697b      	ldr	r3, [r7, #20]
 8004510:	4293      	cmp	r3, r2
 8004512:	d0f9      	beq.n	8004508 <HAL_RCC_OscConfig+0x840>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004518:	4a06      	ldr	r2, [pc, #24]	@ (8004534 <HAL_RCC_OscConfig+0x86c>)
 800451a:	00db      	lsls	r3, r3, #3
 800451c:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 800451e:	4b05      	ldr	r3, [pc, #20]	@ (8004534 <HAL_RCC_OscConfig+0x86c>)
 8004520:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004522:	4a04      	ldr	r2, [pc, #16]	@ (8004534 <HAL_RCC_OscConfig+0x86c>)
 8004524:	f043 0310 	orr.w	r3, r3, #16
 8004528:	6293      	str	r3, [r2, #40]	@ 0x28
      }

    }
  }
  return HAL_OK;
 800452a:	2300      	movs	r3, #0
}
 800452c:	4618      	mov	r0, r3
 800452e:	3720      	adds	r7, #32
 8004530:	46bd      	mov	sp, r7
 8004532:	bd80      	pop	{r7, pc}
 8004534:	44020c00 	.word	0x44020c00

08004538 <HAL_RCC_ClockConfig>:
  *         currently used as system clock source.
  *
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *pClkInitStruct, uint32_t FLatency)
{
 8004538:	b580      	push	{r7, lr}
 800453a:	b084      	sub	sp, #16
 800453c:	af00      	add	r7, sp, #0
 800453e:	6078      	str	r0, [r7, #4]
 8004540:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pClkInitStruct == NULL)
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	2b00      	cmp	r3, #0
 8004546:	d101      	bne.n	800454c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004548:	2301      	movs	r3, #1
 800454a:	e19e      	b.n	800488a <HAL_RCC_ClockConfig+0x352>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800454c:	4b83      	ldr	r3, [pc, #524]	@ (800475c <HAL_RCC_ClockConfig+0x224>)
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	f003 030f 	and.w	r3, r3, #15
 8004554:	683a      	ldr	r2, [r7, #0]
 8004556:	429a      	cmp	r2, r3
 8004558:	d910      	bls.n	800457c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800455a:	4b80      	ldr	r3, [pc, #512]	@ (800475c <HAL_RCC_ClockConfig+0x224>)
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	f023 020f 	bic.w	r2, r3, #15
 8004562:	497e      	ldr	r1, [pc, #504]	@ (800475c <HAL_RCC_ClockConfig+0x224>)
 8004564:	683b      	ldr	r3, [r7, #0]
 8004566:	4313      	orrs	r3, r2
 8004568:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800456a:	4b7c      	ldr	r3, [pc, #496]	@ (800475c <HAL_RCC_ClockConfig+0x224>)
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	f003 030f 	and.w	r3, r3, #15
 8004572:	683a      	ldr	r2, [r7, #0]
 8004574:	429a      	cmp	r2, r3
 8004576:	d001      	beq.n	800457c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004578:	2301      	movs	r3, #1
 800457a:	e186      	b.n	800488a <HAL_RCC_ClockConfig+0x352>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	f003 0310 	and.w	r3, r3, #16
 8004584:	2b00      	cmp	r3, #0
 8004586:	d012      	beq.n	80045ae <HAL_RCC_ClockConfig+0x76>
  {
    if ((pClkInitStruct->APB3CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	695a      	ldr	r2, [r3, #20]
 800458c:	4b74      	ldr	r3, [pc, #464]	@ (8004760 <HAL_RCC_ClockConfig+0x228>)
 800458e:	6a1b      	ldr	r3, [r3, #32]
 8004590:	0a1b      	lsrs	r3, r3, #8
 8004592:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004596:	429a      	cmp	r2, r3
 8004598:	d909      	bls.n	80045ae <HAL_RCC_ClockConfig+0x76>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 800459a:	4b71      	ldr	r3, [pc, #452]	@ (8004760 <HAL_RCC_ClockConfig+0x228>)
 800459c:	6a1b      	ldr	r3, [r3, #32]
 800459e:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	695b      	ldr	r3, [r3, #20]
 80045a6:	021b      	lsls	r3, r3, #8
 80045a8:	496d      	ldr	r1, [pc, #436]	@ (8004760 <HAL_RCC_ClockConfig+0x228>)
 80045aa:	4313      	orrs	r3, r2
 80045ac:	620b      	str	r3, [r1, #32]
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	f003 0308 	and.w	r3, r3, #8
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d012      	beq.n	80045e0 <HAL_RCC_ClockConfig+0xa8>
  {
    if ((pClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	691a      	ldr	r2, [r3, #16]
 80045be:	4b68      	ldr	r3, [pc, #416]	@ (8004760 <HAL_RCC_ClockConfig+0x228>)
 80045c0:	6a1b      	ldr	r3, [r3, #32]
 80045c2:	091b      	lsrs	r3, r3, #4
 80045c4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80045c8:	429a      	cmp	r2, r3
 80045ca:	d909      	bls.n	80045e0 <HAL_RCC_ClockConfig+0xa8>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 80045cc:	4b64      	ldr	r3, [pc, #400]	@ (8004760 <HAL_RCC_ClockConfig+0x228>)
 80045ce:	6a1b      	ldr	r3, [r3, #32]
 80045d0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	691b      	ldr	r3, [r3, #16]
 80045d8:	011b      	lsls	r3, r3, #4
 80045da:	4961      	ldr	r1, [pc, #388]	@ (8004760 <HAL_RCC_ClockConfig+0x228>)
 80045dc:	4313      	orrs	r3, r2
 80045de:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	f003 0304 	and.w	r3, r3, #4
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d010      	beq.n	800460e <HAL_RCC_ClockConfig+0xd6>
  {
    if ((pClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	68da      	ldr	r2, [r3, #12]
 80045f0:	4b5b      	ldr	r3, [pc, #364]	@ (8004760 <HAL_RCC_ClockConfig+0x228>)
 80045f2:	6a1b      	ldr	r3, [r3, #32]
 80045f4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80045f8:	429a      	cmp	r2, r3
 80045fa:	d908      	bls.n	800460e <HAL_RCC_ClockConfig+0xd6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 80045fc:	4b58      	ldr	r3, [pc, #352]	@ (8004760 <HAL_RCC_ClockConfig+0x228>)
 80045fe:	6a1b      	ldr	r3, [r3, #32]
 8004600:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	68db      	ldr	r3, [r3, #12]
 8004608:	4955      	ldr	r1, [pc, #340]	@ (8004760 <HAL_RCC_ClockConfig+0x228>)
 800460a:	4313      	orrs	r3, r2
 800460c:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	f003 0302 	and.w	r3, r3, #2
 8004616:	2b00      	cmp	r3, #0
 8004618:	d010      	beq.n	800463c <HAL_RCC_ClockConfig+0x104>
  {
    if ((pClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	689a      	ldr	r2, [r3, #8]
 800461e:	4b50      	ldr	r3, [pc, #320]	@ (8004760 <HAL_RCC_ClockConfig+0x228>)
 8004620:	6a1b      	ldr	r3, [r3, #32]
 8004622:	f003 030f 	and.w	r3, r3, #15
 8004626:	429a      	cmp	r2, r3
 8004628:	d908      	bls.n	800463c <HAL_RCC_ClockConfig+0x104>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 800462a:	4b4d      	ldr	r3, [pc, #308]	@ (8004760 <HAL_RCC_ClockConfig+0x228>)
 800462c:	6a1b      	ldr	r3, [r3, #32]
 800462e:	f023 020f 	bic.w	r2, r3, #15
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	689b      	ldr	r3, [r3, #8]
 8004636:	494a      	ldr	r1, [pc, #296]	@ (8004760 <HAL_RCC_ClockConfig+0x228>)
 8004638:	4313      	orrs	r3, r2
 800463a:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	f003 0301 	and.w	r3, r3, #1
 8004644:	2b00      	cmp	r3, #0
 8004646:	f000 8093 	beq.w	8004770 <HAL_RCC_ClockConfig+0x238>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	685b      	ldr	r3, [r3, #4]
 800464e:	2b03      	cmp	r3, #3
 8004650:	d107      	bne.n	8004662 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8004652:	4b43      	ldr	r3, [pc, #268]	@ (8004760 <HAL_RCC_ClockConfig+0x228>)
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800465a:	2b00      	cmp	r3, #0
 800465c:	d121      	bne.n	80046a2 <HAL_RCC_ClockConfig+0x16a>
      {
        return HAL_ERROR;
 800465e:	2301      	movs	r3, #1
 8004660:	e113      	b.n	800488a <HAL_RCC_ClockConfig+0x352>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	685b      	ldr	r3, [r3, #4]
 8004666:	2b02      	cmp	r3, #2
 8004668:	d107      	bne.n	800467a <HAL_RCC_ClockConfig+0x142>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800466a:	4b3d      	ldr	r3, [pc, #244]	@ (8004760 <HAL_RCC_ClockConfig+0x228>)
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004672:	2b00      	cmp	r3, #0
 8004674:	d115      	bne.n	80046a2 <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 8004676:	2301      	movs	r3, #1
 8004678:	e107      	b.n	800488a <HAL_RCC_ClockConfig+0x352>
        }
      }
      /* CSI is selected as System Clock Source */
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	685b      	ldr	r3, [r3, #4]
 800467e:	2b01      	cmp	r3, #1
 8004680:	d107      	bne.n	8004692 <HAL_RCC_ClockConfig+0x15a>
      {
        /* Check the CSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8004682:	4b37      	ldr	r3, [pc, #220]	@ (8004760 <HAL_RCC_ClockConfig+0x228>)
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800468a:	2b00      	cmp	r3, #0
 800468c:	d109      	bne.n	80046a2 <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 800468e:	2301      	movs	r3, #1
 8004690:	e0fb      	b.n	800488a <HAL_RCC_ClockConfig+0x352>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004692:	4b33      	ldr	r3, [pc, #204]	@ (8004760 <HAL_RCC_ClockConfig+0x228>)
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	f003 0302 	and.w	r3, r3, #2
 800469a:	2b00      	cmp	r3, #0
 800469c:	d101      	bne.n	80046a2 <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 800469e:	2301      	movs	r3, #1
 80046a0:	e0f3      	b.n	800488a <HAL_RCC_ClockConfig+0x352>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pClkInitStruct->SYSCLKSource);
 80046a2:	4b2f      	ldr	r3, [pc, #188]	@ (8004760 <HAL_RCC_ClockConfig+0x228>)
 80046a4:	69db      	ldr	r3, [r3, #28]
 80046a6:	f023 0203 	bic.w	r2, r3, #3
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	685b      	ldr	r3, [r3, #4]
 80046ae:	492c      	ldr	r1, [pc, #176]	@ (8004760 <HAL_RCC_ClockConfig+0x228>)
 80046b0:	4313      	orrs	r3, r2
 80046b2:	61cb      	str	r3, [r1, #28]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80046b4:	f7fd fc90 	bl	8001fd8 <HAL_GetTick>
 80046b8:	60f8      	str	r0, [r7, #12]

    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	685b      	ldr	r3, [r3, #4]
 80046be:	2b03      	cmp	r3, #3
 80046c0:	d112      	bne.n	80046e8 <HAL_RCC_ClockConfig+0x1b0>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80046c2:	e00a      	b.n	80046da <HAL_RCC_ClockConfig+0x1a2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 80046c4:	f7fd fc88 	bl	8001fd8 <HAL_GetTick>
 80046c8:	4602      	mov	r2, r0
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	1ad3      	subs	r3, r2, r3
 80046ce:	f241 3288 	movw	r2, #5000	@ 0x1388
 80046d2:	4293      	cmp	r3, r2
 80046d4:	d901      	bls.n	80046da <HAL_RCC_ClockConfig+0x1a2>
        {
          return HAL_TIMEOUT;
 80046d6:	2303      	movs	r3, #3
 80046d8:	e0d7      	b.n	800488a <HAL_RCC_ClockConfig+0x352>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80046da:	4b21      	ldr	r3, [pc, #132]	@ (8004760 <HAL_RCC_ClockConfig+0x228>)
 80046dc:	69db      	ldr	r3, [r3, #28]
 80046de:	f003 0318 	and.w	r3, r3, #24
 80046e2:	2b18      	cmp	r3, #24
 80046e4:	d1ee      	bne.n	80046c4 <HAL_RCC_ClockConfig+0x18c>
 80046e6:	e043      	b.n	8004770 <HAL_RCC_ClockConfig+0x238>
        }
      }
    }
    else
    {
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	685b      	ldr	r3, [r3, #4]
 80046ec:	2b02      	cmp	r3, #2
 80046ee:	d112      	bne.n	8004716 <HAL_RCC_ClockConfig+0x1de>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80046f0:	e00a      	b.n	8004708 <HAL_RCC_ClockConfig+0x1d0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 80046f2:	f7fd fc71 	bl	8001fd8 <HAL_GetTick>
 80046f6:	4602      	mov	r2, r0
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	1ad3      	subs	r3, r2, r3
 80046fc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004700:	4293      	cmp	r3, r2
 8004702:	d901      	bls.n	8004708 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8004704:	2303      	movs	r3, #3
 8004706:	e0c0      	b.n	800488a <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8004708:	4b15      	ldr	r3, [pc, #84]	@ (8004760 <HAL_RCC_ClockConfig+0x228>)
 800470a:	69db      	ldr	r3, [r3, #28]
 800470c:	f003 0318 	and.w	r3, r3, #24
 8004710:	2b10      	cmp	r3, #16
 8004712:	d1ee      	bne.n	80046f2 <HAL_RCC_ClockConfig+0x1ba>
 8004714:	e02c      	b.n	8004770 <HAL_RCC_ClockConfig+0x238>
          }
        }
      }
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	685b      	ldr	r3, [r3, #4]
 800471a:	2b01      	cmp	r3, #1
 800471c:	d122      	bne.n	8004764 <HAL_RCC_ClockConfig+0x22c>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 800471e:	e00a      	b.n	8004736 <HAL_RCC_ClockConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8004720:	f7fd fc5a 	bl	8001fd8 <HAL_GetTick>
 8004724:	4602      	mov	r2, r0
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	1ad3      	subs	r3, r2, r3
 800472a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800472e:	4293      	cmp	r3, r2
 8004730:	d901      	bls.n	8004736 <HAL_RCC_ClockConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 8004732:	2303      	movs	r3, #3
 8004734:	e0a9      	b.n	800488a <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 8004736:	4b0a      	ldr	r3, [pc, #40]	@ (8004760 <HAL_RCC_ClockConfig+0x228>)
 8004738:	69db      	ldr	r3, [r3, #28]
 800473a:	f003 0318 	and.w	r3, r3, #24
 800473e:	2b08      	cmp	r3, #8
 8004740:	d1ee      	bne.n	8004720 <HAL_RCC_ClockConfig+0x1e8>
 8004742:	e015      	b.n	8004770 <HAL_RCC_ClockConfig+0x238>
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8004744:	f7fd fc48 	bl	8001fd8 <HAL_GetTick>
 8004748:	4602      	mov	r2, r0
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	1ad3      	subs	r3, r2, r3
 800474e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004752:	4293      	cmp	r3, r2
 8004754:	d906      	bls.n	8004764 <HAL_RCC_ClockConfig+0x22c>
          {
            return HAL_TIMEOUT;
 8004756:	2303      	movs	r3, #3
 8004758:	e097      	b.n	800488a <HAL_RCC_ClockConfig+0x352>
 800475a:	bf00      	nop
 800475c:	40022000 	.word	0x40022000
 8004760:	44020c00 	.word	0x44020c00
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8004764:	4b4b      	ldr	r3, [pc, #300]	@ (8004894 <HAL_RCC_ClockConfig+0x35c>)
 8004766:	69db      	ldr	r3, [r3, #28]
 8004768:	f003 0318 	and.w	r3, r3, #24
 800476c:	2b00      	cmp	r3, #0
 800476e:	d1e9      	bne.n	8004744 <HAL_RCC_ClockConfig+0x20c>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	f003 0302 	and.w	r3, r3, #2
 8004778:	2b00      	cmp	r3, #0
 800477a:	d010      	beq.n	800479e <HAL_RCC_ClockConfig+0x266>
  {
    if ((pClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	689a      	ldr	r2, [r3, #8]
 8004780:	4b44      	ldr	r3, [pc, #272]	@ (8004894 <HAL_RCC_ClockConfig+0x35c>)
 8004782:	6a1b      	ldr	r3, [r3, #32]
 8004784:	f003 030f 	and.w	r3, r3, #15
 8004788:	429a      	cmp	r2, r3
 800478a:	d208      	bcs.n	800479e <HAL_RCC_ClockConfig+0x266>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 800478c:	4b41      	ldr	r3, [pc, #260]	@ (8004894 <HAL_RCC_ClockConfig+0x35c>)
 800478e:	6a1b      	ldr	r3, [r3, #32]
 8004790:	f023 020f 	bic.w	r2, r3, #15
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	689b      	ldr	r3, [r3, #8]
 8004798:	493e      	ldr	r1, [pc, #248]	@ (8004894 <HAL_RCC_ClockConfig+0x35c>)
 800479a:	4313      	orrs	r3, r2
 800479c:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800479e:	4b3e      	ldr	r3, [pc, #248]	@ (8004898 <HAL_RCC_ClockConfig+0x360>)
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	f003 030f 	and.w	r3, r3, #15
 80047a6:	683a      	ldr	r2, [r7, #0]
 80047a8:	429a      	cmp	r2, r3
 80047aa:	d210      	bcs.n	80047ce <HAL_RCC_ClockConfig+0x296>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80047ac:	4b3a      	ldr	r3, [pc, #232]	@ (8004898 <HAL_RCC_ClockConfig+0x360>)
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	f023 020f 	bic.w	r2, r3, #15
 80047b4:	4938      	ldr	r1, [pc, #224]	@ (8004898 <HAL_RCC_ClockConfig+0x360>)
 80047b6:	683b      	ldr	r3, [r7, #0]
 80047b8:	4313      	orrs	r3, r2
 80047ba:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80047bc:	4b36      	ldr	r3, [pc, #216]	@ (8004898 <HAL_RCC_ClockConfig+0x360>)
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	f003 030f 	and.w	r3, r3, #15
 80047c4:	683a      	ldr	r2, [r7, #0]
 80047c6:	429a      	cmp	r2, r3
 80047c8:	d001      	beq.n	80047ce <HAL_RCC_ClockConfig+0x296>
    {
      return HAL_ERROR;
 80047ca:	2301      	movs	r3, #1
 80047cc:	e05d      	b.n	800488a <HAL_RCC_ClockConfig+0x352>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	f003 0304 	and.w	r3, r3, #4
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d010      	beq.n	80047fc <HAL_RCC_ClockConfig+0x2c4>
  {
    if ((pClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	68da      	ldr	r2, [r3, #12]
 80047de:	4b2d      	ldr	r3, [pc, #180]	@ (8004894 <HAL_RCC_ClockConfig+0x35c>)
 80047e0:	6a1b      	ldr	r3, [r3, #32]
 80047e2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80047e6:	429a      	cmp	r2, r3
 80047e8:	d208      	bcs.n	80047fc <HAL_RCC_ClockConfig+0x2c4>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 80047ea:	4b2a      	ldr	r3, [pc, #168]	@ (8004894 <HAL_RCC_ClockConfig+0x35c>)
 80047ec:	6a1b      	ldr	r3, [r3, #32]
 80047ee:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	68db      	ldr	r3, [r3, #12]
 80047f6:	4927      	ldr	r1, [pc, #156]	@ (8004894 <HAL_RCC_ClockConfig+0x35c>)
 80047f8:	4313      	orrs	r3, r2
 80047fa:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	f003 0308 	and.w	r3, r3, #8
 8004804:	2b00      	cmp	r3, #0
 8004806:	d012      	beq.n	800482e <HAL_RCC_ClockConfig+0x2f6>
  {
    if ((pClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	691a      	ldr	r2, [r3, #16]
 800480c:	4b21      	ldr	r3, [pc, #132]	@ (8004894 <HAL_RCC_ClockConfig+0x35c>)
 800480e:	6a1b      	ldr	r3, [r3, #32]
 8004810:	091b      	lsrs	r3, r3, #4
 8004812:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004816:	429a      	cmp	r2, r3
 8004818:	d209      	bcs.n	800482e <HAL_RCC_ClockConfig+0x2f6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 800481a:	4b1e      	ldr	r3, [pc, #120]	@ (8004894 <HAL_RCC_ClockConfig+0x35c>)
 800481c:	6a1b      	ldr	r3, [r3, #32]
 800481e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	691b      	ldr	r3, [r3, #16]
 8004826:	011b      	lsls	r3, r3, #4
 8004828:	491a      	ldr	r1, [pc, #104]	@ (8004894 <HAL_RCC_ClockConfig+0x35c>)
 800482a:	4313      	orrs	r3, r2
 800482c:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	f003 0310 	and.w	r3, r3, #16
 8004836:	2b00      	cmp	r3, #0
 8004838:	d012      	beq.n	8004860 <HAL_RCC_ClockConfig+0x328>
  {
    if ((pClkInitStruct->APB3CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	695a      	ldr	r2, [r3, #20]
 800483e:	4b15      	ldr	r3, [pc, #84]	@ (8004894 <HAL_RCC_ClockConfig+0x35c>)
 8004840:	6a1b      	ldr	r3, [r3, #32]
 8004842:	0a1b      	lsrs	r3, r3, #8
 8004844:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004848:	429a      	cmp	r2, r3
 800484a:	d209      	bcs.n	8004860 <HAL_RCC_ClockConfig+0x328>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 800484c:	4b11      	ldr	r3, [pc, #68]	@ (8004894 <HAL_RCC_ClockConfig+0x35c>)
 800484e:	6a1b      	ldr	r3, [r3, #32]
 8004850:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	695b      	ldr	r3, [r3, #20]
 8004858:	021b      	lsls	r3, r3, #8
 800485a:	490e      	ldr	r1, [pc, #56]	@ (8004894 <HAL_RCC_ClockConfig+0x35c>)
 800485c:	4313      	orrs	r3, r2
 800485e:	620b      	str	r3, [r1, #32]
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8004860:	f000 f822 	bl	80048a8 <HAL_RCC_GetSysClockFreq>
 8004864:	4602      	mov	r2, r0
 8004866:	4b0b      	ldr	r3, [pc, #44]	@ (8004894 <HAL_RCC_ClockConfig+0x35c>)
 8004868:	6a1b      	ldr	r3, [r3, #32]
 800486a:	f003 030f 	and.w	r3, r3, #15
 800486e:	490b      	ldr	r1, [pc, #44]	@ (800489c <HAL_RCC_ClockConfig+0x364>)
 8004870:	5ccb      	ldrb	r3, [r1, r3]
 8004872:	fa22 f303 	lsr.w	r3, r2, r3
 8004876:	4a0a      	ldr	r2, [pc, #40]	@ (80048a0 <HAL_RCC_ClockConfig+0x368>)
 8004878:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800487a:	4b0a      	ldr	r3, [pc, #40]	@ (80048a4 <HAL_RCC_ClockConfig+0x36c>)
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	4618      	mov	r0, r3
 8004880:	f7fd fb20 	bl	8001ec4 <HAL_InitTick>
 8004884:	4603      	mov	r3, r0
 8004886:	72fb      	strb	r3, [r7, #11]

  return halstatus;
 8004888:	7afb      	ldrb	r3, [r7, #11]
}
 800488a:	4618      	mov	r0, r3
 800488c:	3710      	adds	r7, #16
 800488e:	46bd      	mov	sp, r7
 8004890:	bd80      	pop	{r7, pc}
 8004892:	bf00      	nop
 8004894:	44020c00 	.word	0x44020c00
 8004898:	40022000 	.word	0x40022000
 800489c:	08010f80 	.word	0x08010f80
 80048a0:	20000000 	.word	0x20000000
 80048a4:	20000004 	.word	0x20000004

080048a8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80048a8:	b480      	push	{r7}
 80048aa:	b089      	sub	sp, #36	@ 0x24
 80048ac:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;
  uint32_t hsivalue;
  float_t fracn1;
  float_t pllvco;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_CSI)
 80048ae:	4b8c      	ldr	r3, [pc, #560]	@ (8004ae0 <HAL_RCC_GetSysClockFreq+0x238>)
 80048b0:	69db      	ldr	r3, [r3, #28]
 80048b2:	f003 0318 	and.w	r3, r3, #24
 80048b6:	2b08      	cmp	r3, #8
 80048b8:	d102      	bne.n	80048c0 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 80048ba:	4b8a      	ldr	r3, [pc, #552]	@ (8004ae4 <HAL_RCC_GetSysClockFreq+0x23c>)
 80048bc:	61fb      	str	r3, [r7, #28]
 80048be:	e107      	b.n	8004ad0 <HAL_RCC_GetSysClockFreq+0x228>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80048c0:	4b87      	ldr	r3, [pc, #540]	@ (8004ae0 <HAL_RCC_GetSysClockFreq+0x238>)
 80048c2:	69db      	ldr	r3, [r3, #28]
 80048c4:	f003 0318 	and.w	r3, r3, #24
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d112      	bne.n	80048f2 <HAL_RCC_GetSysClockFreq+0x4a>
  {
    /* HSI used as system clock source */
    if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 80048cc:	4b84      	ldr	r3, [pc, #528]	@ (8004ae0 <HAL_RCC_GetSysClockFreq+0x238>)
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	f003 0320 	and.w	r3, r3, #32
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d009      	beq.n	80048ec <HAL_RCC_GetSysClockFreq+0x44>
    {
      sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80048d8:	4b81      	ldr	r3, [pc, #516]	@ (8004ae0 <HAL_RCC_GetSysClockFreq+0x238>)
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	08db      	lsrs	r3, r3, #3
 80048de:	f003 0303 	and.w	r3, r3, #3
 80048e2:	4a81      	ldr	r2, [pc, #516]	@ (8004ae8 <HAL_RCC_GetSysClockFreq+0x240>)
 80048e4:	fa22 f303 	lsr.w	r3, r2, r3
 80048e8:	61fb      	str	r3, [r7, #28]
 80048ea:	e0f1      	b.n	8004ad0 <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = (uint32_t) HSI_VALUE;
 80048ec:	4b7e      	ldr	r3, [pc, #504]	@ (8004ae8 <HAL_RCC_GetSysClockFreq+0x240>)
 80048ee:	61fb      	str	r3, [r7, #28]
 80048f0:	e0ee      	b.n	8004ad0 <HAL_RCC_GetSysClockFreq+0x228>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80048f2:	4b7b      	ldr	r3, [pc, #492]	@ (8004ae0 <HAL_RCC_GetSysClockFreq+0x238>)
 80048f4:	69db      	ldr	r3, [r3, #28]
 80048f6:	f003 0318 	and.w	r3, r3, #24
 80048fa:	2b10      	cmp	r3, #16
 80048fc:	d102      	bne.n	8004904 <HAL_RCC_GetSysClockFreq+0x5c>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80048fe:	4b7b      	ldr	r3, [pc, #492]	@ (8004aec <HAL_RCC_GetSysClockFreq+0x244>)
 8004900:	61fb      	str	r3, [r7, #28]
 8004902:	e0e5      	b.n	8004ad0 <HAL_RCC_GetSysClockFreq+0x228>
  }

  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004904:	4b76      	ldr	r3, [pc, #472]	@ (8004ae0 <HAL_RCC_GetSysClockFreq+0x238>)
 8004906:	69db      	ldr	r3, [r3, #28]
 8004908:	f003 0318 	and.w	r3, r3, #24
 800490c:	2b18      	cmp	r3, #24
 800490e:	f040 80dd 	bne.w	8004acc <HAL_RCC_GetSysClockFreq+0x224>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8004912:	4b73      	ldr	r3, [pc, #460]	@ (8004ae0 <HAL_RCC_GetSysClockFreq+0x238>)
 8004914:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004916:	f003 0303 	and.w	r3, r3, #3
 800491a:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 800491c:	4b70      	ldr	r3, [pc, #448]	@ (8004ae0 <HAL_RCC_GetSysClockFreq+0x238>)
 800491e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004920:	0a1b      	lsrs	r3, r3, #8
 8004922:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004926:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8004928:	4b6d      	ldr	r3, [pc, #436]	@ (8004ae0 <HAL_RCC_GetSysClockFreq+0x238>)
 800492a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800492c:	091b      	lsrs	r3, r3, #4
 800492e:	f003 0301 	and.w	r3, r3, #1
 8004932:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 8004934:	4b6a      	ldr	r3, [pc, #424]	@ (8004ae0 <HAL_RCC_GetSysClockFreq+0x238>)
 8004936:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                               RCC_PLL1FRACR_PLL1FRACN) >> RCC_PLL1FRACR_PLL1FRACN_Pos));
 8004938:	08db      	lsrs	r3, r3, #3
 800493a:	f3c3 030c 	ubfx	r3, r3, #0, #13
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 800493e:	68fa      	ldr	r2, [r7, #12]
 8004940:	fb02 f303 	mul.w	r3, r2, r3
 8004944:	ee07 3a90 	vmov	s15, r3
 8004948:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800494c:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8004950:	693b      	ldr	r3, [r7, #16]
 8004952:	2b00      	cmp	r3, #0
 8004954:	f000 80b7 	beq.w	8004ac6 <HAL_RCC_GetSysClockFreq+0x21e>
    {
      switch (pllsource)
 8004958:	697b      	ldr	r3, [r7, #20]
 800495a:	2b01      	cmp	r3, #1
 800495c:	d003      	beq.n	8004966 <HAL_RCC_GetSysClockFreq+0xbe>
 800495e:	697b      	ldr	r3, [r7, #20]
 8004960:	2b03      	cmp	r3, #3
 8004962:	d056      	beq.n	8004a12 <HAL_RCC_GetSysClockFreq+0x16a>
 8004964:	e077      	b.n	8004a56 <HAL_RCC_GetSysClockFreq+0x1ae>
      {
        case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */

          if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 8004966:	4b5e      	ldr	r3, [pc, #376]	@ (8004ae0 <HAL_RCC_GetSysClockFreq+0x238>)
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	f003 0320 	and.w	r3, r3, #32
 800496e:	2b00      	cmp	r3, #0
 8004970:	d02d      	beq.n	80049ce <HAL_RCC_GetSysClockFreq+0x126>
          {
            hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004972:	4b5b      	ldr	r3, [pc, #364]	@ (8004ae0 <HAL_RCC_GetSysClockFreq+0x238>)
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	08db      	lsrs	r3, r3, #3
 8004978:	f003 0303 	and.w	r3, r3, #3
 800497c:	4a5a      	ldr	r2, [pc, #360]	@ (8004ae8 <HAL_RCC_GetSysClockFreq+0x240>)
 800497e:	fa22 f303 	lsr.w	r3, r2, r3
 8004982:	607b      	str	r3, [r7, #4]
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	ee07 3a90 	vmov	s15, r3
 800498a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800498e:	693b      	ldr	r3, [r7, #16]
 8004990:	ee07 3a90 	vmov	s15, r3
 8004994:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004998:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800499c:	4b50      	ldr	r3, [pc, #320]	@ (8004ae0 <HAL_RCC_GetSysClockFreq+0x238>)
 800499e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80049a0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80049a4:	ee07 3a90 	vmov	s15, r3
 80049a8:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 80049ac:	ed97 6a02 	vldr	s12, [r7, #8]
 80049b0:	eddf 5a4f 	vldr	s11, [pc, #316]	@ 8004af0 <HAL_RCC_GetSysClockFreq+0x248>
 80049b4:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80049b8:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 80049bc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80049c0:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80049c4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80049c8:	edc7 7a06 	vstr	s15, [r7, #24]
          {
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
          }

          break;
 80049cc:	e065      	b.n	8004a9a <HAL_RCC_GetSysClockFreq+0x1f2>
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80049ce:	693b      	ldr	r3, [r7, #16]
 80049d0:	ee07 3a90 	vmov	s15, r3
 80049d4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80049d8:	eddf 6a46 	vldr	s13, [pc, #280]	@ 8004af4 <HAL_RCC_GetSysClockFreq+0x24c>
 80049dc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80049e0:	4b3f      	ldr	r3, [pc, #252]	@ (8004ae0 <HAL_RCC_GetSysClockFreq+0x238>)
 80049e2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80049e4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80049e8:	ee07 3a90 	vmov	s15, r3
 80049ec:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 80049f0:	ed97 6a02 	vldr	s12, [r7, #8]
 80049f4:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 8004af0 <HAL_RCC_GetSysClockFreq+0x248>
 80049f8:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80049fc:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 8004a00:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004a04:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004a08:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004a0c:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 8004a10:	e043      	b.n	8004a9a <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004a12:	693b      	ldr	r3, [r7, #16]
 8004a14:	ee07 3a90 	vmov	s15, r3
 8004a18:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004a1c:	eddf 6a36 	vldr	s13, [pc, #216]	@ 8004af8 <HAL_RCC_GetSysClockFreq+0x250>
 8004a20:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004a24:	4b2e      	ldr	r3, [pc, #184]	@ (8004ae0 <HAL_RCC_GetSysClockFreq+0x238>)
 8004a26:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004a28:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004a2c:	ee07 3a90 	vmov	s15, r3
 8004a30:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8004a34:	ed97 6a02 	vldr	s12, [r7, #8]
 8004a38:	eddf 5a2d 	vldr	s11, [pc, #180]	@ 8004af0 <HAL_RCC_GetSysClockFreq+0x248>
 8004a3c:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004a40:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8004a44:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004a48:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004a4c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004a50:	edc7 7a06 	vstr	s15, [r7, #24]

          break;
 8004a54:	e021      	b.n	8004a9a <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        default:
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004a56:	693b      	ldr	r3, [r7, #16]
 8004a58:	ee07 3a90 	vmov	s15, r3
 8004a5c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004a60:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8004afc <HAL_RCC_GetSysClockFreq+0x254>
 8004a64:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004a68:	4b1d      	ldr	r3, [pc, #116]	@ (8004ae0 <HAL_RCC_GetSysClockFreq+0x238>)
 8004a6a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004a6c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004a70:	ee07 3a90 	vmov	s15, r3
 8004a74:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8004a78:	ed97 6a02 	vldr	s12, [r7, #8]
 8004a7c:	eddf 5a1c 	vldr	s11, [pc, #112]	@ 8004af0 <HAL_RCC_GetSysClockFreq+0x248>
 8004a80:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004a84:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8004a88:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004a8c:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004a90:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004a94:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 8004a98:	bf00      	nop
      }

      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + 1U) ;
 8004a9a:	4b11      	ldr	r3, [pc, #68]	@ (8004ae0 <HAL_RCC_GetSysClockFreq+0x238>)
 8004a9c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004a9e:	0a5b      	lsrs	r3, r3, #9
 8004aa0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004aa4:	3301      	adds	r3, #1
 8004aa6:	603b      	str	r3, [r7, #0]
      sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8004aa8:	683b      	ldr	r3, [r7, #0]
 8004aaa:	ee07 3a90 	vmov	s15, r3
 8004aae:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004ab2:	edd7 6a06 	vldr	s13, [r7, #24]
 8004ab6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004aba:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004abe:	ee17 3a90 	vmov	r3, s15
 8004ac2:	61fb      	str	r3, [r7, #28]
 8004ac4:	e004      	b.n	8004ad0 <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = 0;
 8004ac6:	2300      	movs	r3, #0
 8004ac8:	61fb      	str	r3, [r7, #28]
 8004aca:	e001      	b.n	8004ad0 <HAL_RCC_GetSysClockFreq+0x228>
  }

  else
  {
    /* HSI is the default system clock source */
    sysclockfreq = (uint32_t) HSI_VALUE;
 8004acc:	4b06      	ldr	r3, [pc, #24]	@ (8004ae8 <HAL_RCC_GetSysClockFreq+0x240>)
 8004ace:	61fb      	str	r3, [r7, #28]
  }

  return sysclockfreq;
 8004ad0:	69fb      	ldr	r3, [r7, #28]
}
 8004ad2:	4618      	mov	r0, r3
 8004ad4:	3724      	adds	r7, #36	@ 0x24
 8004ad6:	46bd      	mov	sp, r7
 8004ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004adc:	4770      	bx	lr
 8004ade:	bf00      	nop
 8004ae0:	44020c00 	.word	0x44020c00
 8004ae4:	003d0900 	.word	0x003d0900
 8004ae8:	03d09000 	.word	0x03d09000
 8004aec:	017d7840 	.word	0x017d7840
 8004af0:	46000000 	.word	0x46000000
 8004af4:	4c742400 	.word	0x4c742400
 8004af8:	4bbebc20 	.word	0x4bbebc20
 8004afc:	4a742400 	.word	0x4a742400

08004b00 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004b00:	b580      	push	{r7, lr}
 8004b02:	af00      	add	r7, sp, #0

  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 8004b04:	f7ff fed0 	bl	80048a8 <HAL_RCC_GetSysClockFreq>
 8004b08:	4602      	mov	r2, r0
 8004b0a:	4b08      	ldr	r3, [pc, #32]	@ (8004b2c <HAL_RCC_GetHCLKFreq+0x2c>)
 8004b0c:	6a1b      	ldr	r3, [r3, #32]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 8004b0e:	f003 030f 	and.w	r3, r3, #15
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 8004b12:	4907      	ldr	r1, [pc, #28]	@ (8004b30 <HAL_RCC_GetHCLKFreq+0x30>)
 8004b14:	5ccb      	ldrb	r3, [r1, r3]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 8004b16:	f003 031f 	and.w	r3, r3, #31
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 8004b1a:	fa22 f303 	lsr.w	r3, r2, r3
 8004b1e:	4a05      	ldr	r2, [pc, #20]	@ (8004b34 <HAL_RCC_GetHCLKFreq+0x34>)
 8004b20:	6013      	str	r3, [r2, #0]

  return SystemCoreClock;
 8004b22:	4b04      	ldr	r3, [pc, #16]	@ (8004b34 <HAL_RCC_GetHCLKFreq+0x34>)
 8004b24:	681b      	ldr	r3, [r3, #0]
}
 8004b26:	4618      	mov	r0, r3
 8004b28:	bd80      	pop	{r7, pc}
 8004b2a:	bf00      	nop
 8004b2c:	44020c00 	.word	0x44020c00
 8004b30:	08010f80 	.word	0x08010f80
 8004b34:	20000000 	.word	0x20000000

08004b38 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004b38:	b580      	push	{r7, lr}
 8004b3a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE1) >> RCC_CFGR2_PPRE1_Pos]) & 0x1FU));
 8004b3c:	f7ff ffe0 	bl	8004b00 <HAL_RCC_GetHCLKFreq>
 8004b40:	4602      	mov	r2, r0
 8004b42:	4b06      	ldr	r3, [pc, #24]	@ (8004b5c <HAL_RCC_GetPCLK1Freq+0x24>)
 8004b44:	6a1b      	ldr	r3, [r3, #32]
 8004b46:	091b      	lsrs	r3, r3, #4
 8004b48:	f003 0307 	and.w	r3, r3, #7
 8004b4c:	4904      	ldr	r1, [pc, #16]	@ (8004b60 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004b4e:	5ccb      	ldrb	r3, [r1, r3]
 8004b50:	f003 031f 	and.w	r3, r3, #31
 8004b54:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004b58:	4618      	mov	r0, r3
 8004b5a:	bd80      	pop	{r7, pc}
 8004b5c:	44020c00 	.word	0x44020c00
 8004b60:	08010f90 	.word	0x08010f90

08004b64 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004b64:	b580      	push	{r7, lr}
 8004b66:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE2) >> RCC_CFGR2_PPRE2_Pos]) & 0x1FU));
 8004b68:	f7ff ffca 	bl	8004b00 <HAL_RCC_GetHCLKFreq>
 8004b6c:	4602      	mov	r2, r0
 8004b6e:	4b06      	ldr	r3, [pc, #24]	@ (8004b88 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004b70:	6a1b      	ldr	r3, [r3, #32]
 8004b72:	0a1b      	lsrs	r3, r3, #8
 8004b74:	f003 0307 	and.w	r3, r3, #7
 8004b78:	4904      	ldr	r1, [pc, #16]	@ (8004b8c <HAL_RCC_GetPCLK2Freq+0x28>)
 8004b7a:	5ccb      	ldrb	r3, [r1, r3]
 8004b7c:	f003 031f 	and.w	r3, r3, #31
 8004b80:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004b84:	4618      	mov	r0, r3
 8004b86:	bd80      	pop	{r7, pc}
 8004b88:	44020c00 	.word	0x44020c00
 8004b8c:	08010f90 	.word	0x08010f90

08004b90 <HAL_RCC_GetPCLK3Freq>:
  * @note   Each time PCLK3 changes, this function must be called to update the
  *         right PCLK3 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK3 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK3Freq(void)
{
 8004b90:	b580      	push	{r7, lr}
 8004b92:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK3 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE3) >> RCC_CFGR2_PPRE3_Pos]) & 0x1FU));
 8004b94:	f7ff ffb4 	bl	8004b00 <HAL_RCC_GetHCLKFreq>
 8004b98:	4602      	mov	r2, r0
 8004b9a:	4b06      	ldr	r3, [pc, #24]	@ (8004bb4 <HAL_RCC_GetPCLK3Freq+0x24>)
 8004b9c:	6a1b      	ldr	r3, [r3, #32]
 8004b9e:	0b1b      	lsrs	r3, r3, #12
 8004ba0:	f003 0307 	and.w	r3, r3, #7
 8004ba4:	4904      	ldr	r1, [pc, #16]	@ (8004bb8 <HAL_RCC_GetPCLK3Freq+0x28>)
 8004ba6:	5ccb      	ldrb	r3, [r1, r3]
 8004ba8:	f003 031f 	and.w	r3, r3, #31
 8004bac:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004bb0:	4618      	mov	r0, r3
 8004bb2:	bd80      	pop	{r7, pc}
 8004bb4:	44020c00 	.word	0x44020c00
 8004bb8:	08010f90 	.word	0x08010f90

08004bbc <HAL_RCCEx_PeriphCLKConfig>:
  *  (*)   : For stm32h56xxx and stm32h57xxx family lines only.
  *  (**)  : For stm32h563xx and stm32h57xxx family lines only.
  *  (***) : For stm32h503xx family line only.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 8004bbc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004bc0:	b0d8      	sub	sp, #352	@ 0x160
 8004bc2:	af00      	add	r7, sp, #0
 8004bc4:	f8c7 014c 	str.w	r0, [r7, #332]	@ 0x14c
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004bc8:	2300      	movs	r3, #0
 8004bca:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004bce:	2300      	movs	r3, #0
 8004bd0:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8004bd4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004bd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004bdc:	f002 7480 	and.w	r4, r2, #16777216	@ 0x1000000
 8004be0:	2500      	movs	r5, #0
 8004be2:	ea54 0305 	orrs.w	r3, r4, r5
 8004be6:	d00b      	beq.n	8004c00 <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(pPeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(pPeriphClkInit->CkperClockSelection);
 8004be8:	4bcd      	ldr	r3, [pc, #820]	@ (8004f20 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8004bea:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004bee:	f023 4140 	bic.w	r1, r3, #3221225472	@ 0xc0000000
 8004bf2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004bf6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004bf8:	4ac9      	ldr	r2, [pc, #804]	@ (8004f20 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8004bfa:	430b      	orrs	r3, r1
 8004bfc:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004c00:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004c04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c08:	f002 0801 	and.w	r8, r2, #1
 8004c0c:	f04f 0900 	mov.w	r9, #0
 8004c10:	ea58 0309 	orrs.w	r3, r8, r9
 8004c14:	d042      	beq.n	8004c9c <HAL_RCCEx_PeriphCLKConfig+0xe0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    switch (pPeriphClkInit->Usart1ClockSelection)
 8004c16:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004c1a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004c1c:	2b05      	cmp	r3, #5
 8004c1e:	d823      	bhi.n	8004c68 <HAL_RCCEx_PeriphCLKConfig+0xac>
 8004c20:	a201      	add	r2, pc, #4	@ (adr r2, 8004c28 <HAL_RCCEx_PeriphCLKConfig+0x6c>)
 8004c22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c26:	bf00      	nop
 8004c28:	08004c71 	.word	0x08004c71
 8004c2c:	08004c41 	.word	0x08004c41
 8004c30:	08004c55 	.word	0x08004c55
 8004c34:	08004c71 	.word	0x08004c71
 8004c38:	08004c71 	.word	0x08004c71
 8004c3c:	08004c71 	.word	0x08004c71
        /* USART1 clock source config set later after clock selection check */
        break;

      case RCC_USART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004c40:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004c44:	3308      	adds	r3, #8
 8004c46:	4618      	mov	r0, r3
 8004c48:	f004 fee0 	bl	8009a0c <RCCEx_PLL2_Config>
 8004c4c:	4603      	mov	r3, r0
 8004c4e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART1 clock source config set later after clock selection check */
        break;
 8004c52:	e00e      	b.n	8004c72 <HAL_RCCEx_PeriphCLKConfig+0xb6>
#if defined(RCC_USART1CLKSOURCE_PLL3Q)
      case RCC_USART1CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART1*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004c54:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004c58:	3330      	adds	r3, #48	@ 0x30
 8004c5a:	4618      	mov	r0, r3
 8004c5c:	f004 ff6e 	bl	8009b3c <RCCEx_PLL3_Config>
 8004c60:	4603      	mov	r3, r0
 8004c62:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART1 clock source config set later after clock selection check */
        break;
 8004c66:	e004      	b.n	8004c72 <HAL_RCCEx_PeriphCLKConfig+0xb6>
      case RCC_USART1CLKSOURCE_LSE:      /* LSE clock is used as source of USART1 clock*/
        /* USART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004c68:	2301      	movs	r3, #1
 8004c6a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004c6e:	e000      	b.n	8004c72 <HAL_RCCEx_PeriphCLKConfig+0xb6>
        break;
 8004c70:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004c72:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d10c      	bne.n	8004c94 <HAL_RCCEx_PeriphCLKConfig+0xd8>
    {
      /* Set the source of USART1 clock*/
      __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 8004c7a:	4ba9      	ldr	r3, [pc, #676]	@ (8004f20 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8004c7c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004c80:	f023 0107 	bic.w	r1, r3, #7
 8004c84:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004c88:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004c8a:	4aa5      	ldr	r2, [pc, #660]	@ (8004f20 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8004c8c:	430b      	orrs	r3, r1
 8004c8e:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8004c92:	e003      	b.n	8004c9c <HAL_RCCEx_PeriphCLKConfig+0xe0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004c94:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004c98:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004c9c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004ca0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ca4:	f002 0a02 	and.w	sl, r2, #2
 8004ca8:	f04f 0b00 	mov.w	fp, #0
 8004cac:	ea5a 030b 	orrs.w	r3, sl, fp
 8004cb0:	f000 8088 	beq.w	8004dc4 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(pPeriphClkInit->Usart2ClockSelection));

    switch (pPeriphClkInit->Usart2ClockSelection)
 8004cb4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004cb8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004cba:	2b28      	cmp	r3, #40	@ 0x28
 8004cbc:	d868      	bhi.n	8004d90 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
 8004cbe:	a201      	add	r2, pc, #4	@ (adr r2, 8004cc4 <HAL_RCCEx_PeriphCLKConfig+0x108>)
 8004cc0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004cc4:	08004d99 	.word	0x08004d99
 8004cc8:	08004d91 	.word	0x08004d91
 8004ccc:	08004d91 	.word	0x08004d91
 8004cd0:	08004d91 	.word	0x08004d91
 8004cd4:	08004d91 	.word	0x08004d91
 8004cd8:	08004d91 	.word	0x08004d91
 8004cdc:	08004d91 	.word	0x08004d91
 8004ce0:	08004d91 	.word	0x08004d91
 8004ce4:	08004d69 	.word	0x08004d69
 8004ce8:	08004d91 	.word	0x08004d91
 8004cec:	08004d91 	.word	0x08004d91
 8004cf0:	08004d91 	.word	0x08004d91
 8004cf4:	08004d91 	.word	0x08004d91
 8004cf8:	08004d91 	.word	0x08004d91
 8004cfc:	08004d91 	.word	0x08004d91
 8004d00:	08004d91 	.word	0x08004d91
 8004d04:	08004d7d 	.word	0x08004d7d
 8004d08:	08004d91 	.word	0x08004d91
 8004d0c:	08004d91 	.word	0x08004d91
 8004d10:	08004d91 	.word	0x08004d91
 8004d14:	08004d91 	.word	0x08004d91
 8004d18:	08004d91 	.word	0x08004d91
 8004d1c:	08004d91 	.word	0x08004d91
 8004d20:	08004d91 	.word	0x08004d91
 8004d24:	08004d99 	.word	0x08004d99
 8004d28:	08004d91 	.word	0x08004d91
 8004d2c:	08004d91 	.word	0x08004d91
 8004d30:	08004d91 	.word	0x08004d91
 8004d34:	08004d91 	.word	0x08004d91
 8004d38:	08004d91 	.word	0x08004d91
 8004d3c:	08004d91 	.word	0x08004d91
 8004d40:	08004d91 	.word	0x08004d91
 8004d44:	08004d99 	.word	0x08004d99
 8004d48:	08004d91 	.word	0x08004d91
 8004d4c:	08004d91 	.word	0x08004d91
 8004d50:	08004d91 	.word	0x08004d91
 8004d54:	08004d91 	.word	0x08004d91
 8004d58:	08004d91 	.word	0x08004d91
 8004d5c:	08004d91 	.word	0x08004d91
 8004d60:	08004d91 	.word	0x08004d91
 8004d64:	08004d99 	.word	0x08004d99
        /* USART2 clock source config set later after clock selection check */
        break;

      case RCC_USART2CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART2*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004d68:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004d6c:	3308      	adds	r3, #8
 8004d6e:	4618      	mov	r0, r3
 8004d70:	f004 fe4c 	bl	8009a0c <RCCEx_PLL2_Config>
 8004d74:	4603      	mov	r3, r0
 8004d76:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART2 clock source config set later after clock selection check */
        break;
 8004d7a:	e00e      	b.n	8004d9a <HAL_RCCEx_PeriphCLKConfig+0x1de>

#if defined(RCC_USART2CLKSOURCE_PLL3Q)
      case RCC_USART2CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART2*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004d7c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004d80:	3330      	adds	r3, #48	@ 0x30
 8004d82:	4618      	mov	r0, r3
 8004d84:	f004 feda 	bl	8009b3c <RCCEx_PLL3_Config>
 8004d88:	4603      	mov	r3, r0
 8004d8a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART2 clock source config set later after clock selection check */
        break;
 8004d8e:	e004      	b.n	8004d9a <HAL_RCCEx_PeriphCLKConfig+0x1de>
      case RCC_USART2CLKSOURCE_LSE:      /* LSE clock is used as source of USART2 clock*/
        /* USART2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004d90:	2301      	movs	r3, #1
 8004d92:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004d96:	e000      	b.n	8004d9a <HAL_RCCEx_PeriphCLKConfig+0x1de>
        break;
 8004d98:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004d9a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d10c      	bne.n	8004dbc <HAL_RCCEx_PeriphCLKConfig+0x200>
    {
      /* Set the source of USART2 clock*/
      __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
 8004da2:	4b5f      	ldr	r3, [pc, #380]	@ (8004f20 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8004da4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004da8:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8004dac:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004db0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004db2:	4a5b      	ldr	r2, [pc, #364]	@ (8004f20 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8004db4:	430b      	orrs	r3, r1
 8004db6:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8004dba:	e003      	b.n	8004dc4 <HAL_RCCEx_PeriphCLKConfig+0x208>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004dbc:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004dc0:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004dc4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004dc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dcc:	f002 0304 	and.w	r3, r2, #4
 8004dd0:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
 8004dd4:	2300      	movs	r3, #0
 8004dd6:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
 8004dda:	e9d7 1250 	ldrd	r1, r2, [r7, #320]	@ 0x140
 8004dde:	460b      	mov	r3, r1
 8004de0:	4313      	orrs	r3, r2
 8004de2:	d04e      	beq.n	8004e82 <HAL_RCCEx_PeriphCLKConfig+0x2c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    switch (pPeriphClkInit->Usart3ClockSelection)
 8004de4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004de8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004dea:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8004dee:	d02c      	beq.n	8004e4a <HAL_RCCEx_PeriphCLKConfig+0x28e>
 8004df0:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8004df4:	d825      	bhi.n	8004e42 <HAL_RCCEx_PeriphCLKConfig+0x286>
 8004df6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004dfa:	d028      	beq.n	8004e4e <HAL_RCCEx_PeriphCLKConfig+0x292>
 8004dfc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004e00:	d81f      	bhi.n	8004e42 <HAL_RCCEx_PeriphCLKConfig+0x286>
 8004e02:	2bc0      	cmp	r3, #192	@ 0xc0
 8004e04:	d025      	beq.n	8004e52 <HAL_RCCEx_PeriphCLKConfig+0x296>
 8004e06:	2bc0      	cmp	r3, #192	@ 0xc0
 8004e08:	d81b      	bhi.n	8004e42 <HAL_RCCEx_PeriphCLKConfig+0x286>
 8004e0a:	2b80      	cmp	r3, #128	@ 0x80
 8004e0c:	d00f      	beq.n	8004e2e <HAL_RCCEx_PeriphCLKConfig+0x272>
 8004e0e:	2b80      	cmp	r3, #128	@ 0x80
 8004e10:	d817      	bhi.n	8004e42 <HAL_RCCEx_PeriphCLKConfig+0x286>
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d01f      	beq.n	8004e56 <HAL_RCCEx_PeriphCLKConfig+0x29a>
 8004e16:	2b40      	cmp	r3, #64	@ 0x40
 8004e18:	d113      	bne.n	8004e42 <HAL_RCCEx_PeriphCLKConfig+0x286>
        /* USART3 clock source config set later after clock selection check */
        break;

      case RCC_USART3CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART3*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004e1a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004e1e:	3308      	adds	r3, #8
 8004e20:	4618      	mov	r0, r3
 8004e22:	f004 fdf3 	bl	8009a0c <RCCEx_PLL2_Config>
 8004e26:	4603      	mov	r3, r0
 8004e28:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART3 clock source config set later after clock selection check */
        break;
 8004e2c:	e014      	b.n	8004e58 <HAL_RCCEx_PeriphCLKConfig+0x29c>

#if defined(RCC_USART3CLKSOURCE_PLL3Q)
      case RCC_USART3CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART3*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004e2e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004e32:	3330      	adds	r3, #48	@ 0x30
 8004e34:	4618      	mov	r0, r3
 8004e36:	f004 fe81 	bl	8009b3c <RCCEx_PLL3_Config>
 8004e3a:	4603      	mov	r3, r0
 8004e3c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART3 clock source config set later after clock selection check */
        break;
 8004e40:	e00a      	b.n	8004e58 <HAL_RCCEx_PeriphCLKConfig+0x29c>
      case RCC_USART3CLKSOURCE_LSE:      /* LSE clock is used as source of USART3 clock*/
        /* USART3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004e42:	2301      	movs	r3, #1
 8004e44:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004e48:	e006      	b.n	8004e58 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 8004e4a:	bf00      	nop
 8004e4c:	e004      	b.n	8004e58 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 8004e4e:	bf00      	nop
 8004e50:	e002      	b.n	8004e58 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 8004e52:	bf00      	nop
 8004e54:	e000      	b.n	8004e58 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 8004e56:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004e58:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d10c      	bne.n	8004e7a <HAL_RCCEx_PeriphCLKConfig+0x2be>
    {
      /* Set the source of USART3 clock*/
      __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 8004e60:	4b2f      	ldr	r3, [pc, #188]	@ (8004f20 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8004e62:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004e66:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8004e6a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004e6e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004e70:	4a2b      	ldr	r2, [pc, #172]	@ (8004f20 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8004e72:	430b      	orrs	r3, r1
 8004e74:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8004e78:	e003      	b.n	8004e82 <HAL_RCCEx_PeriphCLKConfig+0x2c6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e7a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004e7e:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004e82:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004e86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e8a:	f002 0308 	and.w	r3, r2, #8
 8004e8e:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
 8004e92:	2300      	movs	r3, #0
 8004e94:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
 8004e98:	e9d7 124e 	ldrd	r1, r2, [r7, #312]	@ 0x138
 8004e9c:	460b      	mov	r3, r1
 8004e9e:	4313      	orrs	r3, r2
 8004ea0:	d056      	beq.n	8004f50 <HAL_RCCEx_PeriphCLKConfig+0x394>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(pPeriphClkInit->Uart4ClockSelection));

    switch (pPeriphClkInit->Uart4ClockSelection)
 8004ea2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004ea6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004ea8:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8004eac:	d031      	beq.n	8004f12 <HAL_RCCEx_PeriphCLKConfig+0x356>
 8004eae:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8004eb2:	d82a      	bhi.n	8004f0a <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8004eb4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004eb8:	d02d      	beq.n	8004f16 <HAL_RCCEx_PeriphCLKConfig+0x35a>
 8004eba:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004ebe:	d824      	bhi.n	8004f0a <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8004ec0:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8004ec4:	d029      	beq.n	8004f1a <HAL_RCCEx_PeriphCLKConfig+0x35e>
 8004ec6:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8004eca:	d81e      	bhi.n	8004f0a <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8004ecc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004ed0:	d011      	beq.n	8004ef6 <HAL_RCCEx_PeriphCLKConfig+0x33a>
 8004ed2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004ed6:	d818      	bhi.n	8004f0a <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	d023      	beq.n	8004f24 <HAL_RCCEx_PeriphCLKConfig+0x368>
 8004edc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004ee0:	d113      	bne.n	8004f0a <HAL_RCCEx_PeriphCLKConfig+0x34e>
        /* UART4 clock source config set later after clock selection check */
        break;

      case RCC_UART4CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART4*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004ee2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004ee6:	3308      	adds	r3, #8
 8004ee8:	4618      	mov	r0, r3
 8004eea:	f004 fd8f 	bl	8009a0c <RCCEx_PLL2_Config>
 8004eee:	4603      	mov	r3, r0
 8004ef0:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART4 clock source config set later after clock selection check */
        break;
 8004ef4:	e017      	b.n	8004f26 <HAL_RCCEx_PeriphCLKConfig+0x36a>

      case RCC_UART4CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART4*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004ef6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004efa:	3330      	adds	r3, #48	@ 0x30
 8004efc:	4618      	mov	r0, r3
 8004efe:	f004 fe1d 	bl	8009b3c <RCCEx_PLL3_Config>
 8004f02:	4603      	mov	r3, r0
 8004f04:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART4 clock source config set later after clock selection check */
        break;
 8004f08:	e00d      	b.n	8004f26 <HAL_RCCEx_PeriphCLKConfig+0x36a>
      case RCC_UART4CLKSOURCE_LSE:      /* LSE clock is used as source of UART4 clock*/
        /* UART4 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004f0a:	2301      	movs	r3, #1
 8004f0c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004f10:	e009      	b.n	8004f26 <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 8004f12:	bf00      	nop
 8004f14:	e007      	b.n	8004f26 <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 8004f16:	bf00      	nop
 8004f18:	e005      	b.n	8004f26 <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 8004f1a:	bf00      	nop
 8004f1c:	e003      	b.n	8004f26 <HAL_RCCEx_PeriphCLKConfig+0x36a>
 8004f1e:	bf00      	nop
 8004f20:	44020c00 	.word	0x44020c00
        break;
 8004f24:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004f26:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d10c      	bne.n	8004f48 <HAL_RCCEx_PeriphCLKConfig+0x38c>
    {
      /* Set the source of UART4 clock*/
      __HAL_RCC_UART4_CONFIG(pPeriphClkInit->Uart4ClockSelection);
 8004f2e:	4bbb      	ldr	r3, [pc, #748]	@ (800521c <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8004f30:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004f34:	f423 6160 	bic.w	r1, r3, #3584	@ 0xe00
 8004f38:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004f3c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004f3e:	4ab7      	ldr	r2, [pc, #732]	@ (800521c <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8004f40:	430b      	orrs	r3, r1
 8004f42:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8004f46:	e003      	b.n	8004f50 <HAL_RCCEx_PeriphCLKConfig+0x394>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f48:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004f4c:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART4 */

#if defined(UART5)
  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004f50:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004f54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f58:	f002 0310 	and.w	r3, r2, #16
 8004f5c:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 8004f60:	2300      	movs	r3, #0
 8004f62:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
 8004f66:	e9d7 124c 	ldrd	r1, r2, [r7, #304]	@ 0x130
 8004f6a:	460b      	mov	r3, r1
 8004f6c:	4313      	orrs	r3, r2
 8004f6e:	d053      	beq.n	8005018 <HAL_RCCEx_PeriphCLKConfig+0x45c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(pPeriphClkInit->Uart5ClockSelection));

    switch (pPeriphClkInit->Uart5ClockSelection)
 8004f70:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004f74:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004f76:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8004f7a:	d031      	beq.n	8004fe0 <HAL_RCCEx_PeriphCLKConfig+0x424>
 8004f7c:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8004f80:	d82a      	bhi.n	8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8004f82:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004f86:	d02d      	beq.n	8004fe4 <HAL_RCCEx_PeriphCLKConfig+0x428>
 8004f88:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004f8c:	d824      	bhi.n	8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8004f8e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004f92:	d029      	beq.n	8004fe8 <HAL_RCCEx_PeriphCLKConfig+0x42c>
 8004f94:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004f98:	d81e      	bhi.n	8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8004f9a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004f9e:	d011      	beq.n	8004fc4 <HAL_RCCEx_PeriphCLKConfig+0x408>
 8004fa0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004fa4:	d818      	bhi.n	8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d020      	beq.n	8004fec <HAL_RCCEx_PeriphCLKConfig+0x430>
 8004faa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004fae:	d113      	bne.n	8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        /* UART5 clock source config set later after clock selection check */
        break;

      case RCC_UART5CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART5*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004fb0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004fb4:	3308      	adds	r3, #8
 8004fb6:	4618      	mov	r0, r3
 8004fb8:	f004 fd28 	bl	8009a0c <RCCEx_PLL2_Config>
 8004fbc:	4603      	mov	r3, r0
 8004fbe:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART5 clock source config set later after clock selection check */
        break;
 8004fc2:	e014      	b.n	8004fee <HAL_RCCEx_PeriphCLKConfig+0x432>

      case RCC_UART5CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART5*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004fc4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004fc8:	3330      	adds	r3, #48	@ 0x30
 8004fca:	4618      	mov	r0, r3
 8004fcc:	f004 fdb6 	bl	8009b3c <RCCEx_PLL3_Config>
 8004fd0:	4603      	mov	r3, r0
 8004fd2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART5 clock source config set later after clock selection check */
        break;
 8004fd6:	e00a      	b.n	8004fee <HAL_RCCEx_PeriphCLKConfig+0x432>
      case RCC_UART5CLKSOURCE_LSE:      /* LSE clock is used as source of UART5 clock*/
        /* UART5 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004fd8:	2301      	movs	r3, #1
 8004fda:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004fde:	e006      	b.n	8004fee <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 8004fe0:	bf00      	nop
 8004fe2:	e004      	b.n	8004fee <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 8004fe4:	bf00      	nop
 8004fe6:	e002      	b.n	8004fee <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 8004fe8:	bf00      	nop
 8004fea:	e000      	b.n	8004fee <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 8004fec:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004fee:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d10c      	bne.n	8005010 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Set the source of UART5 clock*/
      __HAL_RCC_UART5_CONFIG(pPeriphClkInit->Uart5ClockSelection);
 8004ff6:	4b89      	ldr	r3, [pc, #548]	@ (800521c <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8004ff8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004ffc:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8005000:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005004:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005006:	4a85      	ldr	r2, [pc, #532]	@ (800521c <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8005008:	430b      	orrs	r3, r1
 800500a:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800500e:	e003      	b.n	8005018 <HAL_RCCEx_PeriphCLKConfig+0x45c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005010:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005014:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART5 */

#if defined(USART6)
  /*-------------------------- USART6 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8005018:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800501c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005020:	f002 0320 	and.w	r3, r2, #32
 8005024:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 8005028:	2300      	movs	r3, #0
 800502a:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 800502e:	e9d7 124a 	ldrd	r1, r2, [r7, #296]	@ 0x128
 8005032:	460b      	mov	r3, r1
 8005034:	4313      	orrs	r3, r2
 8005036:	d053      	beq.n	80050e0 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(pPeriphClkInit->Usart6ClockSelection));

    switch (pPeriphClkInit->Usart6ClockSelection)
 8005038:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800503c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800503e:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 8005042:	d031      	beq.n	80050a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>
 8005044:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 8005048:	d82a      	bhi.n	80050a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 800504a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800504e:	d02d      	beq.n	80050ac <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8005050:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005054:	d824      	bhi.n	80050a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 8005056:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 800505a:	d029      	beq.n	80050b0 <HAL_RCCEx_PeriphCLKConfig+0x4f4>
 800505c:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8005060:	d81e      	bhi.n	80050a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 8005062:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005066:	d011      	beq.n	800508c <HAL_RCCEx_PeriphCLKConfig+0x4d0>
 8005068:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800506c:	d818      	bhi.n	80050a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 800506e:	2b00      	cmp	r3, #0
 8005070:	d020      	beq.n	80050b4 <HAL_RCCEx_PeriphCLKConfig+0x4f8>
 8005072:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005076:	d113      	bne.n	80050a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
        /* USART6 clock source config set later after clock selection check */
        break;

      case RCC_USART6CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART6*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005078:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800507c:	3308      	adds	r3, #8
 800507e:	4618      	mov	r0, r3
 8005080:	f004 fcc4 	bl	8009a0c <RCCEx_PLL2_Config>
 8005084:	4603      	mov	r3, r0
 8005086:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART6 clock source config set later after clock selection check */
        break;
 800508a:	e014      	b.n	80050b6 <HAL_RCCEx_PeriphCLKConfig+0x4fa>

      case RCC_USART6CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART6*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800508c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005090:	3330      	adds	r3, #48	@ 0x30
 8005092:	4618      	mov	r0, r3
 8005094:	f004 fd52 	bl	8009b3c <RCCEx_PLL3_Config>
 8005098:	4603      	mov	r3, r0
 800509a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART6 clock source config set later after clock selection check */
        break;
 800509e:	e00a      	b.n	80050b6 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
      case RCC_USART6CLKSOURCE_LSE:      /* LSE clock is used as source of USART6 clock*/
        /* USART6 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80050a0:	2301      	movs	r3, #1
 80050a2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80050a6:	e006      	b.n	80050b6 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 80050a8:	bf00      	nop
 80050aa:	e004      	b.n	80050b6 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 80050ac:	bf00      	nop
 80050ae:	e002      	b.n	80050b6 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 80050b0:	bf00      	nop
 80050b2:	e000      	b.n	80050b6 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 80050b4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80050b6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d10c      	bne.n	80050d8 <HAL_RCCEx_PeriphCLKConfig+0x51c>
    {
      /* Set the source of USART6 clock*/
      __HAL_RCC_USART6_CONFIG(pPeriphClkInit->Usart6ClockSelection);
 80050be:	4b57      	ldr	r3, [pc, #348]	@ (800521c <HAL_RCCEx_PeriphCLKConfig+0x660>)
 80050c0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80050c4:	f423 3160 	bic.w	r1, r3, #229376	@ 0x38000
 80050c8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80050cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80050ce:	4a53      	ldr	r2, [pc, #332]	@ (800521c <HAL_RCCEx_PeriphCLKConfig+0x660>)
 80050d0:	430b      	orrs	r3, r1
 80050d2:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80050d6:	e003      	b.n	80050e0 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80050d8:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80050dc:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* USART6 */

#if defined(UART7)
  /*-------------------------- UART7 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80050e0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80050e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050e8:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 80050ec:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 80050f0:	2300      	movs	r3, #0
 80050f2:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 80050f6:	e9d7 1248 	ldrd	r1, r2, [r7, #288]	@ 0x120
 80050fa:	460b      	mov	r3, r1
 80050fc:	4313      	orrs	r3, r2
 80050fe:	d053      	beq.n	80051a8 <HAL_RCCEx_PeriphCLKConfig+0x5ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(pPeriphClkInit->Uart7ClockSelection));

    switch (pPeriphClkInit->Uart7ClockSelection)
 8005100:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005104:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005106:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 800510a:	d031      	beq.n	8005170 <HAL_RCCEx_PeriphCLKConfig+0x5b4>
 800510c:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8005110:	d82a      	bhi.n	8005168 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8005112:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005116:	d02d      	beq.n	8005174 <HAL_RCCEx_PeriphCLKConfig+0x5b8>
 8005118:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800511c:	d824      	bhi.n	8005168 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 800511e:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8005122:	d029      	beq.n	8005178 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 8005124:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8005128:	d81e      	bhi.n	8005168 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 800512a:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800512e:	d011      	beq.n	8005154 <HAL_RCCEx_PeriphCLKConfig+0x598>
 8005130:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8005134:	d818      	bhi.n	8005168 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8005136:	2b00      	cmp	r3, #0
 8005138:	d020      	beq.n	800517c <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800513a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800513e:	d113      	bne.n	8005168 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
        /* UART7 clock source config set later after clock selection check */
        break;

      case RCC_UART7CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART7*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005140:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005144:	3308      	adds	r3, #8
 8005146:	4618      	mov	r0, r3
 8005148:	f004 fc60 	bl	8009a0c <RCCEx_PLL2_Config>
 800514c:	4603      	mov	r3, r0
 800514e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART7 clock source config set later after clock selection check */
        break;
 8005152:	e014      	b.n	800517e <HAL_RCCEx_PeriphCLKConfig+0x5c2>

      case RCC_UART7CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART7*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005154:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005158:	3330      	adds	r3, #48	@ 0x30
 800515a:	4618      	mov	r0, r3
 800515c:	f004 fcee 	bl	8009b3c <RCCEx_PLL3_Config>
 8005160:	4603      	mov	r3, r0
 8005162:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART7 clock source config set later after clock selection check */
        break;
 8005166:	e00a      	b.n	800517e <HAL_RCCEx_PeriphCLKConfig+0x5c2>
      case RCC_UART7CLKSOURCE_LSE:      /* LSE clock is used as source of UART7 clock*/
        /* UART7 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005168:	2301      	movs	r3, #1
 800516a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800516e:	e006      	b.n	800517e <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 8005170:	bf00      	nop
 8005172:	e004      	b.n	800517e <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 8005174:	bf00      	nop
 8005176:	e002      	b.n	800517e <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 8005178:	bf00      	nop
 800517a:	e000      	b.n	800517e <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 800517c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800517e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005182:	2b00      	cmp	r3, #0
 8005184:	d10c      	bne.n	80051a0 <HAL_RCCEx_PeriphCLKConfig+0x5e4>
    {
      /* Set the source of UART7 clock*/
      __HAL_RCC_UART7_CONFIG(pPeriphClkInit->Uart7ClockSelection);
 8005186:	4b25      	ldr	r3, [pc, #148]	@ (800521c <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8005188:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800518c:	f423 11e0 	bic.w	r1, r3, #1835008	@ 0x1c0000
 8005190:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005194:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005196:	4a21      	ldr	r2, [pc, #132]	@ (800521c <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8005198:	430b      	orrs	r3, r1
 800519a:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800519e:	e003      	b.n	80051a8 <HAL_RCCEx_PeriphCLKConfig+0x5ec>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80051a0:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80051a4:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART7 */

#if defined(UART8)
  /*-------------------------- UART8 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80051a8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80051ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051b0:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 80051b4:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 80051b8:	2300      	movs	r3, #0
 80051ba:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 80051be:	e9d7 1246 	ldrd	r1, r2, [r7, #280]	@ 0x118
 80051c2:	460b      	mov	r3, r1
 80051c4:	4313      	orrs	r3, r2
 80051c6:	d055      	beq.n	8005274 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(pPeriphClkInit->Uart8ClockSelection));

    switch (pPeriphClkInit->Uart8ClockSelection)
 80051c8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80051cc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80051ce:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 80051d2:	d033      	beq.n	800523c <HAL_RCCEx_PeriphCLKConfig+0x680>
 80051d4:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 80051d8:	d82c      	bhi.n	8005234 <HAL_RCCEx_PeriphCLKConfig+0x678>
 80051da:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80051de:	d02f      	beq.n	8005240 <HAL_RCCEx_PeriphCLKConfig+0x684>
 80051e0:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80051e4:	d826      	bhi.n	8005234 <HAL_RCCEx_PeriphCLKConfig+0x678>
 80051e6:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80051ea:	d02b      	beq.n	8005244 <HAL_RCCEx_PeriphCLKConfig+0x688>
 80051ec:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80051f0:	d820      	bhi.n	8005234 <HAL_RCCEx_PeriphCLKConfig+0x678>
 80051f2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80051f6:	d013      	beq.n	8005220 <HAL_RCCEx_PeriphCLKConfig+0x664>
 80051f8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80051fc:	d81a      	bhi.n	8005234 <HAL_RCCEx_PeriphCLKConfig+0x678>
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d022      	beq.n	8005248 <HAL_RCCEx_PeriphCLKConfig+0x68c>
 8005202:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005206:	d115      	bne.n	8005234 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* UART8 clock source config set later after clock selection check */
        break;

      case RCC_UART8CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART8*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005208:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800520c:	3308      	adds	r3, #8
 800520e:	4618      	mov	r0, r3
 8005210:	f004 fbfc 	bl	8009a0c <RCCEx_PLL2_Config>
 8005214:	4603      	mov	r3, r0
 8005216:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART8 clock source config set later after clock selection check */
        break;
 800521a:	e016      	b.n	800524a <HAL_RCCEx_PeriphCLKConfig+0x68e>
 800521c:	44020c00 	.word	0x44020c00

      case RCC_UART8CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART8*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005220:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005224:	3330      	adds	r3, #48	@ 0x30
 8005226:	4618      	mov	r0, r3
 8005228:	f004 fc88 	bl	8009b3c <RCCEx_PLL3_Config>
 800522c:	4603      	mov	r3, r0
 800522e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART8 clock source config set later after clock selection check */
        break;
 8005232:	e00a      	b.n	800524a <HAL_RCCEx_PeriphCLKConfig+0x68e>
      case RCC_UART8CLKSOURCE_LSE:      /* LSE clock is used as source of UART8 clock*/
        /* UART8 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005234:	2301      	movs	r3, #1
 8005236:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800523a:	e006      	b.n	800524a <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 800523c:	bf00      	nop
 800523e:	e004      	b.n	800524a <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 8005240:	bf00      	nop
 8005242:	e002      	b.n	800524a <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 8005244:	bf00      	nop
 8005246:	e000      	b.n	800524a <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 8005248:	bf00      	nop
    }

    if (ret == HAL_OK)
 800524a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800524e:	2b00      	cmp	r3, #0
 8005250:	d10c      	bne.n	800526c <HAL_RCCEx_PeriphCLKConfig+0x6b0>
    {
      /* Set the source of UART8 clock*/
      __HAL_RCC_UART8_CONFIG(pPeriphClkInit->Uart8ClockSelection);
 8005252:	4bbb      	ldr	r3, [pc, #748]	@ (8005540 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8005254:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8005258:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 800525c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005260:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005262:	4ab7      	ldr	r2, [pc, #732]	@ (8005540 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8005264:	430b      	orrs	r3, r1
 8005266:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800526a:	e003      	b.n	8005274 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800526c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005270:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART9 */

#if defined(UART9)
  /*-------------------------- UART9 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART9) == RCC_PERIPHCLK_UART9)
 8005274:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005278:	e9d3 2300 	ldrd	r2, r3, [r3]
 800527c:	f402 7380 	and.w	r3, r2, #256	@ 0x100
 8005280:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 8005284:	2300      	movs	r3, #0
 8005286:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 800528a:	e9d7 1244 	ldrd	r1, r2, [r7, #272]	@ 0x110
 800528e:	460b      	mov	r3, r1
 8005290:	4313      	orrs	r3, r2
 8005292:	d053      	beq.n	800533c <HAL_RCCEx_PeriphCLKConfig+0x780>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART9CLKSOURCE(pPeriphClkInit->Uart9ClockSelection));

    switch (pPeriphClkInit->Uart9ClockSelection)
 8005294:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005298:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800529a:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800529e:	d031      	beq.n	8005304 <HAL_RCCEx_PeriphCLKConfig+0x748>
 80052a0:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 80052a4:	d82a      	bhi.n	80052fc <HAL_RCCEx_PeriphCLKConfig+0x740>
 80052a6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80052aa:	d02d      	beq.n	8005308 <HAL_RCCEx_PeriphCLKConfig+0x74c>
 80052ac:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80052b0:	d824      	bhi.n	80052fc <HAL_RCCEx_PeriphCLKConfig+0x740>
 80052b2:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80052b6:	d029      	beq.n	800530c <HAL_RCCEx_PeriphCLKConfig+0x750>
 80052b8:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80052bc:	d81e      	bhi.n	80052fc <HAL_RCCEx_PeriphCLKConfig+0x740>
 80052be:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80052c2:	d011      	beq.n	80052e8 <HAL_RCCEx_PeriphCLKConfig+0x72c>
 80052c4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80052c8:	d818      	bhi.n	80052fc <HAL_RCCEx_PeriphCLKConfig+0x740>
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d020      	beq.n	8005310 <HAL_RCCEx_PeriphCLKConfig+0x754>
 80052ce:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80052d2:	d113      	bne.n	80052fc <HAL_RCCEx_PeriphCLKConfig+0x740>
        /* UART9 clock source config set later after clock selection check */
        break;

      case RCC_UART9CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART9*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80052d4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80052d8:	3308      	adds	r3, #8
 80052da:	4618      	mov	r0, r3
 80052dc:	f004 fb96 	bl	8009a0c <RCCEx_PLL2_Config>
 80052e0:	4603      	mov	r3, r0
 80052e2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART9 clock source config set later after clock selection check */
        break;
 80052e6:	e014      	b.n	8005312 <HAL_RCCEx_PeriphCLKConfig+0x756>

      case RCC_UART9CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART9*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80052e8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80052ec:	3330      	adds	r3, #48	@ 0x30
 80052ee:	4618      	mov	r0, r3
 80052f0:	f004 fc24 	bl	8009b3c <RCCEx_PLL3_Config>
 80052f4:	4603      	mov	r3, r0
 80052f6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART9 clock source config set later after clock selection check */
        break;
 80052fa:	e00a      	b.n	8005312 <HAL_RCCEx_PeriphCLKConfig+0x756>
      case RCC_UART9CLKSOURCE_LSE:      /* LSE clock is used as source of UART9 clock*/
        /* UART9 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80052fc:	2301      	movs	r3, #1
 80052fe:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005302:	e006      	b.n	8005312 <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 8005304:	bf00      	nop
 8005306:	e004      	b.n	8005312 <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 8005308:	bf00      	nop
 800530a:	e002      	b.n	8005312 <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 800530c:	bf00      	nop
 800530e:	e000      	b.n	8005312 <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 8005310:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005312:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005316:	2b00      	cmp	r3, #0
 8005318:	d10c      	bne.n	8005334 <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      /* Set the source of UART9 clock*/
      __HAL_RCC_UART9_CONFIG(pPeriphClkInit->Uart9ClockSelection);
 800531a:	4b89      	ldr	r3, [pc, #548]	@ (8005540 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 800531c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8005320:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8005324:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005328:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800532a:	4a85      	ldr	r2, [pc, #532]	@ (8005540 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 800532c:	430b      	orrs	r3, r1
 800532e:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8005332:	e003      	b.n	800533c <HAL_RCCEx_PeriphCLKConfig+0x780>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005334:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005338:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART9 */

#if defined(USART10)
  /*-------------------------- USART10 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART10) == RCC_PERIPHCLK_USART10)
 800533c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005340:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005344:	f402 7300 	and.w	r3, r2, #512	@ 0x200
 8005348:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 800534c:	2300      	movs	r3, #0
 800534e:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8005352:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8005356:	460b      	mov	r3, r1
 8005358:	4313      	orrs	r3, r2
 800535a:	d055      	beq.n	8005408 <HAL_RCCEx_PeriphCLKConfig+0x84c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART10CLKSOURCE(pPeriphClkInit->Usart10ClockSelection));

    switch (pPeriphClkInit->Usart10ClockSelection)
 800535c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005360:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005364:	f1b3 5f20 	cmp.w	r3, #671088640	@ 0x28000000
 8005368:	d031      	beq.n	80053ce <HAL_RCCEx_PeriphCLKConfig+0x812>
 800536a:	f1b3 5f20 	cmp.w	r3, #671088640	@ 0x28000000
 800536e:	d82a      	bhi.n	80053c6 <HAL_RCCEx_PeriphCLKConfig+0x80a>
 8005370:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005374:	d02d      	beq.n	80053d2 <HAL_RCCEx_PeriphCLKConfig+0x816>
 8005376:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800537a:	d824      	bhi.n	80053c6 <HAL_RCCEx_PeriphCLKConfig+0x80a>
 800537c:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 8005380:	d029      	beq.n	80053d6 <HAL_RCCEx_PeriphCLKConfig+0x81a>
 8005382:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 8005386:	d81e      	bhi.n	80053c6 <HAL_RCCEx_PeriphCLKConfig+0x80a>
 8005388:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800538c:	d011      	beq.n	80053b2 <HAL_RCCEx_PeriphCLKConfig+0x7f6>
 800538e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005392:	d818      	bhi.n	80053c6 <HAL_RCCEx_PeriphCLKConfig+0x80a>
 8005394:	2b00      	cmp	r3, #0
 8005396:	d020      	beq.n	80053da <HAL_RCCEx_PeriphCLKConfig+0x81e>
 8005398:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800539c:	d113      	bne.n	80053c6 <HAL_RCCEx_PeriphCLKConfig+0x80a>
        /* USART10 clock source config set later after clock selection check */
        break;

      case RCC_USART10CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART10*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800539e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80053a2:	3308      	adds	r3, #8
 80053a4:	4618      	mov	r0, r3
 80053a6:	f004 fb31 	bl	8009a0c <RCCEx_PLL2_Config>
 80053aa:	4603      	mov	r3, r0
 80053ac:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART10 clock source config set later after clock selection check */
        break;
 80053b0:	e014      	b.n	80053dc <HAL_RCCEx_PeriphCLKConfig+0x820>

      case RCC_USART10CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART10*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80053b2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80053b6:	3330      	adds	r3, #48	@ 0x30
 80053b8:	4618      	mov	r0, r3
 80053ba:	f004 fbbf 	bl	8009b3c <RCCEx_PLL3_Config>
 80053be:	4603      	mov	r3, r0
 80053c0:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART10 clock source config set later after clock selection check */
        break;
 80053c4:	e00a      	b.n	80053dc <HAL_RCCEx_PeriphCLKConfig+0x820>
      case RCC_USART10CLKSOURCE_LSE:      /* LSE clock is used as source of USART10 clock*/
        /* USART10 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80053c6:	2301      	movs	r3, #1
 80053c8:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80053cc:	e006      	b.n	80053dc <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 80053ce:	bf00      	nop
 80053d0:	e004      	b.n	80053dc <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 80053d2:	bf00      	nop
 80053d4:	e002      	b.n	80053dc <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 80053d6:	bf00      	nop
 80053d8:	e000      	b.n	80053dc <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 80053da:	bf00      	nop
    }

    if (ret == HAL_OK)
 80053dc:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d10d      	bne.n	8005400 <HAL_RCCEx_PeriphCLKConfig+0x844>
    {
      /* Set the source of USART10 clock*/
      __HAL_RCC_USART10_CONFIG(pPeriphClkInit->Usart10ClockSelection);
 80053e4:	4b56      	ldr	r3, [pc, #344]	@ (8005540 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 80053e6:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80053ea:	f023 5160 	bic.w	r1, r3, #939524096	@ 0x38000000
 80053ee:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80053f2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80053f6:	4a52      	ldr	r2, [pc, #328]	@ (8005540 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 80053f8:	430b      	orrs	r3, r1
 80053fa:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80053fe:	e003      	b.n	8005408 <HAL_RCCEx_PeriphCLKConfig+0x84c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005400:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005404:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* USART10 */

#if defined(USART11)
  /*-------------------------- USART11 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART11) == RCC_PERIPHCLK_USART11)
 8005408:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800540c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005410:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8005414:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8005418:	2300      	movs	r3, #0
 800541a:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 800541e:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8005422:	460b      	mov	r3, r1
 8005424:	4313      	orrs	r3, r2
 8005426:	d044      	beq.n	80054b2 <HAL_RCCEx_PeriphCLKConfig+0x8f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART11CLKSOURCE(pPeriphClkInit->Usart11ClockSelection));

    switch (pPeriphClkInit->Usart11ClockSelection)
 8005428:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800542c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005430:	2b05      	cmp	r3, #5
 8005432:	d823      	bhi.n	800547c <HAL_RCCEx_PeriphCLKConfig+0x8c0>
 8005434:	a201      	add	r2, pc, #4	@ (adr r2, 800543c <HAL_RCCEx_PeriphCLKConfig+0x880>)
 8005436:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800543a:	bf00      	nop
 800543c:	08005485 	.word	0x08005485
 8005440:	08005455 	.word	0x08005455
 8005444:	08005469 	.word	0x08005469
 8005448:	08005485 	.word	0x08005485
 800544c:	08005485 	.word	0x08005485
 8005450:	08005485 	.word	0x08005485
        /* USART11 clock source config set later after clock selection check */
        break;

      case RCC_USART11CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART11*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005454:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005458:	3308      	adds	r3, #8
 800545a:	4618      	mov	r0, r3
 800545c:	f004 fad6 	bl	8009a0c <RCCEx_PLL2_Config>
 8005460:	4603      	mov	r3, r0
 8005462:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART11 clock source config set later after clock selection check */
        break;
 8005466:	e00e      	b.n	8005486 <HAL_RCCEx_PeriphCLKConfig+0x8ca>

      case RCC_USART11CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART11*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005468:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800546c:	3330      	adds	r3, #48	@ 0x30
 800546e:	4618      	mov	r0, r3
 8005470:	f004 fb64 	bl	8009b3c <RCCEx_PLL3_Config>
 8005474:	4603      	mov	r3, r0
 8005476:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART11 clock source config set later after clock selection check */
        break;
 800547a:	e004      	b.n	8005486 <HAL_RCCEx_PeriphCLKConfig+0x8ca>
      case RCC_USART11CLKSOURCE_LSE:      /* LSE clock is used as source of USART11 clock*/
        /* USART11 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800547c:	2301      	movs	r3, #1
 800547e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005482:	e000      	b.n	8005486 <HAL_RCCEx_PeriphCLKConfig+0x8ca>
        break;
 8005484:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005486:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800548a:	2b00      	cmp	r3, #0
 800548c:	d10d      	bne.n	80054aa <HAL_RCCEx_PeriphCLKConfig+0x8ee>
    {
      /* Set the source of USART11 clock*/
      __HAL_RCC_USART11_CONFIG(pPeriphClkInit->Usart11ClockSelection);
 800548e:	4b2c      	ldr	r3, [pc, #176]	@ (8005540 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8005490:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8005494:	f023 0107 	bic.w	r1, r3, #7
 8005498:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800549c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80054a0:	4a27      	ldr	r2, [pc, #156]	@ (8005540 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 80054a2:	430b      	orrs	r3, r1
 80054a4:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 80054a8:	e003      	b.n	80054b2 <HAL_RCCEx_PeriphCLKConfig+0x8f6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80054aa:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80054ae:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /*USART11*/

#if defined(UART12)
  /*-------------------------- UART12 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART12) == RCC_PERIPHCLK_UART12)
 80054b2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80054b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054ba:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 80054be:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80054c2:	2300      	movs	r3, #0
 80054c4:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80054c8:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 80054cc:	460b      	mov	r3, r1
 80054ce:	4313      	orrs	r3, r2
 80054d0:	d04f      	beq.n	8005572 <HAL_RCCEx_PeriphCLKConfig+0x9b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART12CLKSOURCE(pPeriphClkInit->Uart12ClockSelection));

    switch (pPeriphClkInit->Uart12ClockSelection)
 80054d2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80054d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80054da:	2b50      	cmp	r3, #80	@ 0x50
 80054dc:	d029      	beq.n	8005532 <HAL_RCCEx_PeriphCLKConfig+0x976>
 80054de:	2b50      	cmp	r3, #80	@ 0x50
 80054e0:	d823      	bhi.n	800552a <HAL_RCCEx_PeriphCLKConfig+0x96e>
 80054e2:	2b40      	cmp	r3, #64	@ 0x40
 80054e4:	d027      	beq.n	8005536 <HAL_RCCEx_PeriphCLKConfig+0x97a>
 80054e6:	2b40      	cmp	r3, #64	@ 0x40
 80054e8:	d81f      	bhi.n	800552a <HAL_RCCEx_PeriphCLKConfig+0x96e>
 80054ea:	2b30      	cmp	r3, #48	@ 0x30
 80054ec:	d025      	beq.n	800553a <HAL_RCCEx_PeriphCLKConfig+0x97e>
 80054ee:	2b30      	cmp	r3, #48	@ 0x30
 80054f0:	d81b      	bhi.n	800552a <HAL_RCCEx_PeriphCLKConfig+0x96e>
 80054f2:	2b20      	cmp	r3, #32
 80054f4:	d00f      	beq.n	8005516 <HAL_RCCEx_PeriphCLKConfig+0x95a>
 80054f6:	2b20      	cmp	r3, #32
 80054f8:	d817      	bhi.n	800552a <HAL_RCCEx_PeriphCLKConfig+0x96e>
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d022      	beq.n	8005544 <HAL_RCCEx_PeriphCLKConfig+0x988>
 80054fe:	2b10      	cmp	r3, #16
 8005500:	d113      	bne.n	800552a <HAL_RCCEx_PeriphCLKConfig+0x96e>
        /* UART12 clock source config set later after clock selection check */
        break;

      case RCC_UART12CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART12*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005502:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005506:	3308      	adds	r3, #8
 8005508:	4618      	mov	r0, r3
 800550a:	f004 fa7f 	bl	8009a0c <RCCEx_PLL2_Config>
 800550e:	4603      	mov	r3, r0
 8005510:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART12 clock source config set later after clock selection check */
        break;
 8005514:	e017      	b.n	8005546 <HAL_RCCEx_PeriphCLKConfig+0x98a>

      case RCC_UART12CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART12*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005516:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800551a:	3330      	adds	r3, #48	@ 0x30
 800551c:	4618      	mov	r0, r3
 800551e:	f004 fb0d 	bl	8009b3c <RCCEx_PLL3_Config>
 8005522:	4603      	mov	r3, r0
 8005524:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART12 clock source config set later after clock selection check */
        break;
 8005528:	e00d      	b.n	8005546 <HAL_RCCEx_PeriphCLKConfig+0x98a>
      case RCC_UART12CLKSOURCE_LSE:      /* LSE clock is used as source of UART12 clock*/
        /* UART12 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800552a:	2301      	movs	r3, #1
 800552c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005530:	e009      	b.n	8005546 <HAL_RCCEx_PeriphCLKConfig+0x98a>
        break;
 8005532:	bf00      	nop
 8005534:	e007      	b.n	8005546 <HAL_RCCEx_PeriphCLKConfig+0x98a>
        break;
 8005536:	bf00      	nop
 8005538:	e005      	b.n	8005546 <HAL_RCCEx_PeriphCLKConfig+0x98a>
        break;
 800553a:	bf00      	nop
 800553c:	e003      	b.n	8005546 <HAL_RCCEx_PeriphCLKConfig+0x98a>
 800553e:	bf00      	nop
 8005540:	44020c00 	.word	0x44020c00
        break;
 8005544:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005546:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800554a:	2b00      	cmp	r3, #0
 800554c:	d10d      	bne.n	800556a <HAL_RCCEx_PeriphCLKConfig+0x9ae>
    {
      /* Set the source of UART12 clock*/
      __HAL_RCC_UART12_CONFIG(pPeriphClkInit->Uart12ClockSelection);
 800554e:	4baf      	ldr	r3, [pc, #700]	@ (800580c <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8005550:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8005554:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 8005558:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800555c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005560:	4aaa      	ldr	r2, [pc, #680]	@ (800580c <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8005562:	430b      	orrs	r3, r1
 8005564:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8005568:	e003      	b.n	8005572 <HAL_RCCEx_PeriphCLKConfig+0x9b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800556a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800556e:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* UART12 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005572:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005576:	e9d3 2300 	ldrd	r2, r3, [r3]
 800557a:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800557e:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8005582:	2300      	movs	r3, #0
 8005584:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8005588:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 800558c:	460b      	mov	r3, r1
 800558e:	4313      	orrs	r3, r2
 8005590:	d055      	beq.n	800563e <HAL_RCCEx_PeriphCLKConfig+0xa82>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    switch (pPeriphClkInit->Lpuart1ClockSelection)
 8005592:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005596:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800559a:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800559e:	d031      	beq.n	8005604 <HAL_RCCEx_PeriphCLKConfig+0xa48>
 80055a0:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 80055a4:	d82a      	bhi.n	80055fc <HAL_RCCEx_PeriphCLKConfig+0xa40>
 80055a6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80055aa:	d02d      	beq.n	8005608 <HAL_RCCEx_PeriphCLKConfig+0xa4c>
 80055ac:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80055b0:	d824      	bhi.n	80055fc <HAL_RCCEx_PeriphCLKConfig+0xa40>
 80055b2:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80055b6:	d029      	beq.n	800560c <HAL_RCCEx_PeriphCLKConfig+0xa50>
 80055b8:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80055bc:	d81e      	bhi.n	80055fc <HAL_RCCEx_PeriphCLKConfig+0xa40>
 80055be:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80055c2:	d011      	beq.n	80055e8 <HAL_RCCEx_PeriphCLKConfig+0xa2c>
 80055c4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80055c8:	d818      	bhi.n	80055fc <HAL_RCCEx_PeriphCLKConfig+0xa40>
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d020      	beq.n	8005610 <HAL_RCCEx_PeriphCLKConfig+0xa54>
 80055ce:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80055d2:	d113      	bne.n	80055fc <HAL_RCCEx_PeriphCLKConfig+0xa40>
        /* LPUART1 clock source config set later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for LPUART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80055d4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80055d8:	3308      	adds	r3, #8
 80055da:	4618      	mov	r0, r3
 80055dc:	f004 fa16 	bl	8009a0c <RCCEx_PLL2_Config>
 80055e0:	4603      	mov	r3, r0
 80055e2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPUART1 clock source config set later after clock selection check */
        break;
 80055e6:	e014      	b.n	8005612 <HAL_RCCEx_PeriphCLKConfig+0xa56>

#if defined(RCC_LPUART1CLKSOURCE_PLL3Q)
      case RCC_LPUART1CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for LPUART1*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80055e8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80055ec:	3330      	adds	r3, #48	@ 0x30
 80055ee:	4618      	mov	r0, r3
 80055f0:	f004 faa4 	bl	8009b3c <RCCEx_PLL3_Config>
 80055f4:	4603      	mov	r3, r0
 80055f6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPUART1 clock source config set later after clock selection check */
        break;
 80055fa:	e00a      	b.n	8005612 <HAL_RCCEx_PeriphCLKConfig+0xa56>
      case RCC_LPUART1CLKSOURCE_LSE:      /* LSE clock is used as source of LPUART1 clock*/
        /* LPUART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80055fc:	2301      	movs	r3, #1
 80055fe:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005602:	e006      	b.n	8005612 <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 8005604:	bf00      	nop
 8005606:	e004      	b.n	8005612 <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 8005608:	bf00      	nop
 800560a:	e002      	b.n	8005612 <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 800560c:	bf00      	nop
 800560e:	e000      	b.n	8005612 <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 8005610:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005612:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005616:	2b00      	cmp	r3, #0
 8005618:	d10d      	bne.n	8005636 <HAL_RCCEx_PeriphCLKConfig+0xa7a>
    {
      /* Set the source of LPUART1 clock*/
      __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 800561a:	4b7c      	ldr	r3, [pc, #496]	@ (800580c <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 800561c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005620:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8005624:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005628:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800562c:	4a77      	ldr	r2, [pc, #476]	@ (800580c <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 800562e:	430b      	orrs	r3, r1
 8005630:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8005634:	e003      	b.n	800563e <HAL_RCCEx_PeriphCLKConfig+0xa82>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005636:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800563a:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800563e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005642:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005646:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800564a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800564e:	2300      	movs	r3, #0
 8005650:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8005654:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8005658:	460b      	mov	r3, r1
 800565a:	4313      	orrs	r3, r2
 800565c:	d03d      	beq.n	80056da <HAL_RCCEx_PeriphCLKConfig+0xb1e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    switch (pPeriphClkInit->I2c1ClockSelection)
 800565e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005662:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005666:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800566a:	d01b      	beq.n	80056a4 <HAL_RCCEx_PeriphCLKConfig+0xae8>
 800566c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005670:	d814      	bhi.n	800569c <HAL_RCCEx_PeriphCLKConfig+0xae0>
 8005672:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005676:	d017      	beq.n	80056a8 <HAL_RCCEx_PeriphCLKConfig+0xaec>
 8005678:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800567c:	d80e      	bhi.n	800569c <HAL_RCCEx_PeriphCLKConfig+0xae0>
 800567e:	2b00      	cmp	r3, #0
 8005680:	d014      	beq.n	80056ac <HAL_RCCEx_PeriphCLKConfig+0xaf0>
 8005682:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005686:	d109      	bne.n	800569c <HAL_RCCEx_PeriphCLKConfig+0xae0>
        break;

#if defined(RCC_I2C1CLKSOURCE_PLL3R)
      case RCC_I2C1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C1*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005688:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800568c:	3330      	adds	r3, #48	@ 0x30
 800568e:	4618      	mov	r0, r3
 8005690:	f004 fa54 	bl	8009b3c <RCCEx_PLL3_Config>
 8005694:	4603      	mov	r3, r0
 8005696:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
      case RCC_I2C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I2C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I2C1CLKSOURCE_PLL3R */
        /* I2C1 clock source config set later after clock selection check */
        break;
 800569a:	e008      	b.n	80056ae <HAL_RCCEx_PeriphCLKConfig+0xaf2>
      case RCC_I2C1CLKSOURCE_CSI:      /* CSI clock is used as source of I2C1 clock*/
        /* I2C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800569c:	2301      	movs	r3, #1
 800569e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80056a2:	e004      	b.n	80056ae <HAL_RCCEx_PeriphCLKConfig+0xaf2>
        break;
 80056a4:	bf00      	nop
 80056a6:	e002      	b.n	80056ae <HAL_RCCEx_PeriphCLKConfig+0xaf2>
        break;
 80056a8:	bf00      	nop
 80056aa:	e000      	b.n	80056ae <HAL_RCCEx_PeriphCLKConfig+0xaf2>
        break;
 80056ac:	bf00      	nop
    }

    if (ret == HAL_OK)
 80056ae:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d10d      	bne.n	80056d2 <HAL_RCCEx_PeriphCLKConfig+0xb16>
    {
      /* Set the source of I2C1 clock*/
      __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 80056b6:	4b55      	ldr	r3, [pc, #340]	@ (800580c <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 80056b8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80056bc:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 80056c0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80056c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80056c8:	4a50      	ldr	r2, [pc, #320]	@ (800580c <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 80056ca:	430b      	orrs	r3, r1
 80056cc:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 80056d0:	e003      	b.n	80056da <HAL_RCCEx_PeriphCLKConfig+0xb1e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80056d2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80056d6:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80056da:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80056de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056e2:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 80056e6:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80056ea:	2300      	movs	r3, #0
 80056ec:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80056f0:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 80056f4:	460b      	mov	r3, r1
 80056f6:	4313      	orrs	r3, r2
 80056f8:	d03d      	beq.n	8005776 <HAL_RCCEx_PeriphCLKConfig+0xbba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    switch (pPeriphClkInit->I2c2ClockSelection)
 80056fa:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80056fe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005702:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8005706:	d01b      	beq.n	8005740 <HAL_RCCEx_PeriphCLKConfig+0xb84>
 8005708:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800570c:	d814      	bhi.n	8005738 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
 800570e:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8005712:	d017      	beq.n	8005744 <HAL_RCCEx_PeriphCLKConfig+0xb88>
 8005714:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8005718:	d80e      	bhi.n	8005738 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
 800571a:	2b00      	cmp	r3, #0
 800571c:	d014      	beq.n	8005748 <HAL_RCCEx_PeriphCLKConfig+0xb8c>
 800571e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005722:	d109      	bne.n	8005738 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
        break;

#if defined(RCC_I2C2CLKSOURCE_PLL3R)
      case RCC_I2C2CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C2*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005724:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005728:	3330      	adds	r3, #48	@ 0x30
 800572a:	4618      	mov	r0, r3
 800572c:	f004 fa06 	bl	8009b3c <RCCEx_PLL3_Config>
 8005730:	4603      	mov	r3, r0
 8005732:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
      case RCC_I2C2CLKSOURCE_PLL2R:  /* PLL32 is used as clock source for I2C2*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I2C2CLKSOURCE_PLL3R */
        /* I2C2 clock source config set later after clock selection check */
        break;
 8005736:	e008      	b.n	800574a <HAL_RCCEx_PeriphCLKConfig+0xb8e>
      case RCC_I2C2CLKSOURCE_CSI:      /* CSI clock is used as source of I2C2 clock*/
        /* I2C2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005738:	2301      	movs	r3, #1
 800573a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800573e:	e004      	b.n	800574a <HAL_RCCEx_PeriphCLKConfig+0xb8e>
        break;
 8005740:	bf00      	nop
 8005742:	e002      	b.n	800574a <HAL_RCCEx_PeriphCLKConfig+0xb8e>
        break;
 8005744:	bf00      	nop
 8005746:	e000      	b.n	800574a <HAL_RCCEx_PeriphCLKConfig+0xb8e>
        break;
 8005748:	bf00      	nop
    }

    if (ret == HAL_OK)
 800574a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800574e:	2b00      	cmp	r3, #0
 8005750:	d10d      	bne.n	800576e <HAL_RCCEx_PeriphCLKConfig+0xbb2>
    {
      /* Set the source of I2C2 clock*/
      __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 8005752:	4b2e      	ldr	r3, [pc, #184]	@ (800580c <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8005754:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005758:	f423 2140 	bic.w	r1, r3, #786432	@ 0xc0000
 800575c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005760:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005764:	4a29      	ldr	r2, [pc, #164]	@ (800580c <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8005766:	430b      	orrs	r3, r1
 8005768:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 800576c:	e003      	b.n	8005776 <HAL_RCCEx_PeriphCLKConfig+0xbba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800576e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005772:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005776:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800577a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800577e:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8005782:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005786:	2300      	movs	r3, #0
 8005788:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800578c:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005790:	460b      	mov	r3, r1
 8005792:	4313      	orrs	r3, r2
 8005794:	d040      	beq.n	8005818 <HAL_RCCEx_PeriphCLKConfig+0xc5c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(pPeriphClkInit->I2c3ClockSelection));

    switch (pPeriphClkInit->I2c3ClockSelection)
 8005796:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800579a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800579e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80057a2:	d01b      	beq.n	80057dc <HAL_RCCEx_PeriphCLKConfig+0xc20>
 80057a4:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80057a8:	d814      	bhi.n	80057d4 <HAL_RCCEx_PeriphCLKConfig+0xc18>
 80057aa:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80057ae:	d017      	beq.n	80057e0 <HAL_RCCEx_PeriphCLKConfig+0xc24>
 80057b0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80057b4:	d80e      	bhi.n	80057d4 <HAL_RCCEx_PeriphCLKConfig+0xc18>
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d014      	beq.n	80057e4 <HAL_RCCEx_PeriphCLKConfig+0xc28>
 80057ba:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80057be:	d109      	bne.n	80057d4 <HAL_RCCEx_PeriphCLKConfig+0xc18>
        /* I2C3 clock source config set later after clock selection check */
        break;

      case RCC_I2C3CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C3*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80057c0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80057c4:	3330      	adds	r3, #48	@ 0x30
 80057c6:	4618      	mov	r0, r3
 80057c8:	f004 f9b8 	bl	8009b3c <RCCEx_PLL3_Config>
 80057cc:	4603      	mov	r3, r0
 80057ce:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* I2C3 clock source config set later after clock selection check */
        break;
 80057d2:	e008      	b.n	80057e6 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      case RCC_I2C3CLKSOURCE_CSI:      /* CSI clock is used as source of I2C3 clock*/
        /* I2C3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80057d4:	2301      	movs	r3, #1
 80057d6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80057da:	e004      	b.n	80057e6 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
        break;
 80057dc:	bf00      	nop
 80057de:	e002      	b.n	80057e6 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
        break;
 80057e0:	bf00      	nop
 80057e2:	e000      	b.n	80057e6 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
        break;
 80057e4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80057e6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d110      	bne.n	8005810 <HAL_RCCEx_PeriphCLKConfig+0xc54>
    {
      /* Set the source of I2C3 clock*/
      __HAL_RCC_I2C3_CONFIG(pPeriphClkInit->I2c3ClockSelection);
 80057ee:	4b07      	ldr	r3, [pc, #28]	@ (800580c <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 80057f0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80057f4:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80057f8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80057fc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005800:	4a02      	ldr	r2, [pc, #8]	@ (800580c <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8005802:	430b      	orrs	r3, r1
 8005804:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8005808:	e006      	b.n	8005818 <HAL_RCCEx_PeriphCLKConfig+0xc5c>
 800580a:	bf00      	nop
 800580c:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005810:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005814:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* I2C3 */

#if defined(I2C4)
  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005818:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800581c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005820:	2100      	movs	r1, #0
 8005822:	f8c7 10d0 	str.w	r1, [r7, #208]	@ 0xd0
 8005826:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800582a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800582e:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8005832:	460b      	mov	r3, r1
 8005834:	4313      	orrs	r3, r2
 8005836:	d03d      	beq.n	80058b4 <HAL_RCCEx_PeriphCLKConfig+0xcf8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(pPeriphClkInit->I2c4ClockSelection));

    switch (pPeriphClkInit->I2c4ClockSelection)
 8005838:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800583c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005840:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8005844:	d01b      	beq.n	800587e <HAL_RCCEx_PeriphCLKConfig+0xcc2>
 8005846:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800584a:	d814      	bhi.n	8005876 <HAL_RCCEx_PeriphCLKConfig+0xcba>
 800584c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005850:	d017      	beq.n	8005882 <HAL_RCCEx_PeriphCLKConfig+0xcc6>
 8005852:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005856:	d80e      	bhi.n	8005876 <HAL_RCCEx_PeriphCLKConfig+0xcba>
 8005858:	2b00      	cmp	r3, #0
 800585a:	d014      	beq.n	8005886 <HAL_RCCEx_PeriphCLKConfig+0xcca>
 800585c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005860:	d109      	bne.n	8005876 <HAL_RCCEx_PeriphCLKConfig+0xcba>
        /* I2C4 clock source config set later after clock selection check */
        break;

      case RCC_I2C4CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C4*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005862:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005866:	3330      	adds	r3, #48	@ 0x30
 8005868:	4618      	mov	r0, r3
 800586a:	f004 f967 	bl	8009b3c <RCCEx_PLL3_Config>
 800586e:	4603      	mov	r3, r0
 8005870:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* I2C4 clock source config set later after clock selection check */
        break;
 8005874:	e008      	b.n	8005888 <HAL_RCCEx_PeriphCLKConfig+0xccc>
      case RCC_I2C4CLKSOURCE_CSI:      /* CSI clock is used as source of I2C4 clock*/
        /* I2C4 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005876:	2301      	movs	r3, #1
 8005878:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800587c:	e004      	b.n	8005888 <HAL_RCCEx_PeriphCLKConfig+0xccc>
        break;
 800587e:	bf00      	nop
 8005880:	e002      	b.n	8005888 <HAL_RCCEx_PeriphCLKConfig+0xccc>
        break;
 8005882:	bf00      	nop
 8005884:	e000      	b.n	8005888 <HAL_RCCEx_PeriphCLKConfig+0xccc>
        break;
 8005886:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005888:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800588c:	2b00      	cmp	r3, #0
 800588e:	d10d      	bne.n	80058ac <HAL_RCCEx_PeriphCLKConfig+0xcf0>
    {
      /* Set the source of I2C4 clock*/
      __HAL_RCC_I2C4_CONFIG(pPeriphClkInit->I2c4ClockSelection);
 8005890:	4bbe      	ldr	r3, [pc, #760]	@ (8005b8c <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8005892:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005896:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 800589a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800589e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80058a2:	4aba      	ldr	r2, [pc, #744]	@ (8005b8c <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 80058a4:	430b      	orrs	r3, r1
 80058a6:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 80058aa:	e003      	b.n	80058b4 <HAL_RCCEx_PeriphCLKConfig+0xcf8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80058ac:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80058b0:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* I2C4 */

  /*-------------------------- I3C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I3C1) == RCC_PERIPHCLK_I3C1)
 80058b4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80058b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058bc:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 80058c0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80058c4:	2300      	movs	r3, #0
 80058c6:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80058ca:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 80058ce:	460b      	mov	r3, r1
 80058d0:	4313      	orrs	r3, r2
 80058d2:	d035      	beq.n	8005940 <HAL_RCCEx_PeriphCLKConfig+0xd84>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I3C1CLKSOURCE(pPeriphClkInit->I3c1ClockSelection));

    switch (pPeriphClkInit->I3c1ClockSelection)
 80058d4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80058d8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80058dc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80058e0:	d015      	beq.n	800590e <HAL_RCCEx_PeriphCLKConfig+0xd52>
 80058e2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80058e6:	d80e      	bhi.n	8005906 <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	d012      	beq.n	8005912 <HAL_RCCEx_PeriphCLKConfig+0xd56>
 80058ec:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80058f0:	d109      	bne.n	8005906 <HAL_RCCEx_PeriphCLKConfig+0xd4a>
        break;

#if defined(RCC_I3C1CLKSOURCE_PLL3R)
      case RCC_I3C1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I3C1*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80058f2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80058f6:	3330      	adds	r3, #48	@ 0x30
 80058f8:	4618      	mov	r0, r3
 80058fa:	f004 f91f 	bl	8009b3c <RCCEx_PLL3_Config>
 80058fe:	4603      	mov	r3, r0
 8005900:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
      case RCC_I3C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I3C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I3C1CLKSOURCE_PLL3R */
        /* I3C1 clock source config set later after clock selection check */
        break;
 8005904:	e006      	b.n	8005914 <HAL_RCCEx_PeriphCLKConfig+0xd58>
      case RCC_I3C1CLKSOURCE_HSI:      /* HSI clock is used as source of I3C1 clock*/
        /* I3C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005906:	2301      	movs	r3, #1
 8005908:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800590c:	e002      	b.n	8005914 <HAL_RCCEx_PeriphCLKConfig+0xd58>
        break;
 800590e:	bf00      	nop
 8005910:	e000      	b.n	8005914 <HAL_RCCEx_PeriphCLKConfig+0xd58>
        break;
 8005912:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005914:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005918:	2b00      	cmp	r3, #0
 800591a:	d10d      	bne.n	8005938 <HAL_RCCEx_PeriphCLKConfig+0xd7c>
    {
      /* Set the source of I3C1 clock*/
      __HAL_RCC_I3C1_CONFIG(pPeriphClkInit->I3c1ClockSelection);
 800591c:	4b9b      	ldr	r3, [pc, #620]	@ (8005b8c <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 800591e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005922:	f023 7140 	bic.w	r1, r3, #50331648	@ 0x3000000
 8005926:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800592a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800592e:	4a97      	ldr	r2, [pc, #604]	@ (8005b8c <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8005930:	430b      	orrs	r3, r1
 8005932:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8005936:	e003      	b.n	8005940 <HAL_RCCEx_PeriphCLKConfig+0xd84>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005938:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800593c:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* I3C2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8005940:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005944:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005948:	2100      	movs	r1, #0
 800594a:	f8c7 10c0 	str.w	r1, [r7, #192]	@ 0xc0
 800594e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005952:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005956:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800595a:	460b      	mov	r3, r1
 800595c:	4313      	orrs	r3, r2
 800595e:	d00e      	beq.n	800597e <HAL_RCCEx_PeriphCLKConfig+0xdc2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(pPeriphClkInit->TimPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(pPeriphClkInit->TimPresSelection);
 8005960:	4b8a      	ldr	r3, [pc, #552]	@ (8005b8c <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8005962:	69db      	ldr	r3, [r3, #28]
 8005964:	4a89      	ldr	r2, [pc, #548]	@ (8005b8c <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8005966:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800596a:	61d3      	str	r3, [r2, #28]
 800596c:	4b87      	ldr	r3, [pc, #540]	@ (8005b8c <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 800596e:	69d9      	ldr	r1, [r3, #28]
 8005970:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005974:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 8005978:	4a84      	ldr	r2, [pc, #528]	@ (8005b8c <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 800597a:	430b      	orrs	r3, r1
 800597c:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800597e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005982:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005986:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800598a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800598e:	2300      	movs	r3, #0
 8005990:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8005994:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8005998:	460b      	mov	r3, r1
 800599a:	4313      	orrs	r3, r2
 800599c:	d055      	beq.n	8005a4a <HAL_RCCEx_PeriphCLKConfig+0xe8e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));

    switch (pPeriphClkInit->Lptim1ClockSelection)
 800599e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80059a2:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80059a6:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 80059aa:	d031      	beq.n	8005a10 <HAL_RCCEx_PeriphCLKConfig+0xe54>
 80059ac:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 80059b0:	d82a      	bhi.n	8005a08 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 80059b2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80059b6:	d02d      	beq.n	8005a14 <HAL_RCCEx_PeriphCLKConfig+0xe58>
 80059b8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80059bc:	d824      	bhi.n	8005a08 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 80059be:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80059c2:	d029      	beq.n	8005a18 <HAL_RCCEx_PeriphCLKConfig+0xe5c>
 80059c4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80059c8:	d81e      	bhi.n	8005a08 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 80059ca:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80059ce:	d011      	beq.n	80059f4 <HAL_RCCEx_PeriphCLKConfig+0xe38>
 80059d0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80059d4:	d818      	bhi.n	8005a08 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d020      	beq.n	8005a1c <HAL_RCCEx_PeriphCLKConfig+0xe60>
 80059da:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80059de:	d113      	bne.n	8005a08 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80059e0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80059e4:	3308      	adds	r3, #8
 80059e6:	4618      	mov	r0, r3
 80059e8:	f004 f810 	bl	8009a0c <RCCEx_PLL2_Config>
 80059ec:	4603      	mov	r3, r0
 80059ee:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM1 clock source config set later after clock selection check */
        break;
 80059f2:	e014      	b.n	8005a1e <HAL_RCCEx_PeriphCLKConfig+0xe62>

#if defined(RCC_LPTIM1CLKSOURCE_PLL3R)
      case RCC_LPTIM1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM1*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80059f4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80059f8:	3330      	adds	r3, #48	@ 0x30
 80059fa:	4618      	mov	r0, r3
 80059fc:	f004 f89e 	bl	8009b3c <RCCEx_PLL3_Config>
 8005a00:	4603      	mov	r3, r0
 8005a02:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM1 clock source config set later after clock selection check */
        break;
 8005a06:	e00a      	b.n	8005a1e <HAL_RCCEx_PeriphCLKConfig+0xe62>
      case RCC_LPTIM1CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM1 clock*/
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005a08:	2301      	movs	r3, #1
 8005a0a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005a0e:	e006      	b.n	8005a1e <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 8005a10:	bf00      	nop
 8005a12:	e004      	b.n	8005a1e <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 8005a14:	bf00      	nop
 8005a16:	e002      	b.n	8005a1e <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 8005a18:	bf00      	nop
 8005a1a:	e000      	b.n	8005a1e <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 8005a1c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005a1e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d10d      	bne.n	8005a42 <HAL_RCCEx_PeriphCLKConfig+0xe86>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 8005a26:	4b59      	ldr	r3, [pc, #356]	@ (8005b8c <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8005a28:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8005a2c:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 8005a30:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005a34:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8005a38:	4a54      	ldr	r2, [pc, #336]	@ (8005b8c <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8005a3a:	430b      	orrs	r3, r1
 8005a3c:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8005a40:	e003      	b.n	8005a4a <HAL_RCCEx_PeriphCLKConfig+0xe8e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005a42:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005a46:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- LPTIM2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8005a4a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005a4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a52:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8005a56:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005a5a:	2300      	movs	r3, #0
 8005a5c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005a60:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8005a64:	460b      	mov	r3, r1
 8005a66:	4313      	orrs	r3, r2
 8005a68:	d055      	beq.n	8005b16 <HAL_RCCEx_PeriphCLKConfig+0xf5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));

    switch (pPeriphClkInit->Lptim2ClockSelection)
 8005a6a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005a6e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8005a72:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8005a76:	d031      	beq.n	8005adc <HAL_RCCEx_PeriphCLKConfig+0xf20>
 8005a78:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8005a7c:	d82a      	bhi.n	8005ad4 <HAL_RCCEx_PeriphCLKConfig+0xf18>
 8005a7e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005a82:	d02d      	beq.n	8005ae0 <HAL_RCCEx_PeriphCLKConfig+0xf24>
 8005a84:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005a88:	d824      	bhi.n	8005ad4 <HAL_RCCEx_PeriphCLKConfig+0xf18>
 8005a8a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005a8e:	d029      	beq.n	8005ae4 <HAL_RCCEx_PeriphCLKConfig+0xf28>
 8005a90:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005a94:	d81e      	bhi.n	8005ad4 <HAL_RCCEx_PeriphCLKConfig+0xf18>
 8005a96:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005a9a:	d011      	beq.n	8005ac0 <HAL_RCCEx_PeriphCLKConfig+0xf04>
 8005a9c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005aa0:	d818      	bhi.n	8005ad4 <HAL_RCCEx_PeriphCLKConfig+0xf18>
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d020      	beq.n	8005ae8 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 8005aa6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005aaa:	d113      	bne.n	8005ad4 <HAL_RCCEx_PeriphCLKConfig+0xf18>
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005aac:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005ab0:	3308      	adds	r3, #8
 8005ab2:	4618      	mov	r0, r3
 8005ab4:	f003 ffaa 	bl	8009a0c <RCCEx_PLL2_Config>
 8005ab8:	4603      	mov	r3, r0
 8005aba:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM2 clock source config set later after clock selection check */
        break;
 8005abe:	e014      	b.n	8005aea <HAL_RCCEx_PeriphCLKConfig+0xf2e>

#if defined(RCC_LPTIM2CLKSOURCE_PLL3R)
      case RCC_LPTIM2CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM2*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005ac0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005ac4:	3330      	adds	r3, #48	@ 0x30
 8005ac6:	4618      	mov	r0, r3
 8005ac8:	f004 f838 	bl	8009b3c <RCCEx_PLL3_Config>
 8005acc:	4603      	mov	r3, r0
 8005ace:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM2 clock source config set later after clock selection check */
        break;
 8005ad2:	e00a      	b.n	8005aea <HAL_RCCEx_PeriphCLKConfig+0xf2e>
      case RCC_LPTIM2CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM2 clock*/
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005ad4:	2301      	movs	r3, #1
 8005ad6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005ada:	e006      	b.n	8005aea <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 8005adc:	bf00      	nop
 8005ade:	e004      	b.n	8005aea <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 8005ae0:	bf00      	nop
 8005ae2:	e002      	b.n	8005aea <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 8005ae4:	bf00      	nop
 8005ae6:	e000      	b.n	8005aea <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 8005ae8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005aea:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d10d      	bne.n	8005b0e <HAL_RCCEx_PeriphCLKConfig+0xf52>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 8005af2:	4b26      	ldr	r3, [pc, #152]	@ (8005b8c <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8005af4:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8005af8:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8005afc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005b00:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8005b04:	4a21      	ldr	r2, [pc, #132]	@ (8005b8c <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8005b06:	430b      	orrs	r3, r1
 8005b08:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8005b0c:	e003      	b.n	8005b16 <HAL_RCCEx_PeriphCLKConfig+0xf5a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005b0e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005b12:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

#if defined(LPTIM3)
  /*-------------------------- LPTIM3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == RCC_PERIPHCLK_LPTIM3)
 8005b16:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005b1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b1e:	2100      	movs	r1, #0
 8005b20:	f8c7 10a8 	str.w	r1, [r7, #168]	@ 0xa8
 8005b24:	f003 0320 	and.w	r3, r3, #32
 8005b28:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005b2c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005b30:	460b      	mov	r3, r1
 8005b32:	4313      	orrs	r3, r2
 8005b34:	d057      	beq.n	8005be6 <HAL_RCCEx_PeriphCLKConfig+0x102a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLK(pPeriphClkInit->Lptim3ClockSelection));

    switch (pPeriphClkInit->Lptim3ClockSelection)
 8005b36:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005b3a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8005b3e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005b42:	d033      	beq.n	8005bac <HAL_RCCEx_PeriphCLKConfig+0xff0>
 8005b44:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005b48:	d82c      	bhi.n	8005ba4 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 8005b4a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005b4e:	d02f      	beq.n	8005bb0 <HAL_RCCEx_PeriphCLKConfig+0xff4>
 8005b50:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005b54:	d826      	bhi.n	8005ba4 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 8005b56:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005b5a:	d02b      	beq.n	8005bb4 <HAL_RCCEx_PeriphCLKConfig+0xff8>
 8005b5c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005b60:	d820      	bhi.n	8005ba4 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 8005b62:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005b66:	d013      	beq.n	8005b90 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8005b68:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005b6c:	d81a      	bhi.n	8005ba4 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d022      	beq.n	8005bb8 <HAL_RCCEx_PeriphCLKConfig+0xffc>
 8005b72:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005b76:	d115      	bne.n	8005ba4 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
        /* LPTIM3 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM3CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM3*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005b78:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005b7c:	3308      	adds	r3, #8
 8005b7e:	4618      	mov	r0, r3
 8005b80:	f003 ff44 	bl	8009a0c <RCCEx_PLL2_Config>
 8005b84:	4603      	mov	r3, r0
 8005b86:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM3 clock source config set later after clock selection check */
        break;
 8005b8a:	e016      	b.n	8005bba <HAL_RCCEx_PeriphCLKConfig+0xffe>
 8005b8c:	44020c00 	.word	0x44020c00

      case RCC_LPTIM3CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM3*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005b90:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005b94:	3330      	adds	r3, #48	@ 0x30
 8005b96:	4618      	mov	r0, r3
 8005b98:	f003 ffd0 	bl	8009b3c <RCCEx_PLL3_Config>
 8005b9c:	4603      	mov	r3, r0
 8005b9e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM3 clock source config set later after clock selection check */
        break;
 8005ba2:	e00a      	b.n	8005bba <HAL_RCCEx_PeriphCLKConfig+0xffe>
      case RCC_LPTIM3CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM3 clock*/
        /* LPTIM3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005ba4:	2301      	movs	r3, #1
 8005ba6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005baa:	e006      	b.n	8005bba <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 8005bac:	bf00      	nop
 8005bae:	e004      	b.n	8005bba <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 8005bb0:	bf00      	nop
 8005bb2:	e002      	b.n	8005bba <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 8005bb4:	bf00      	nop
 8005bb6:	e000      	b.n	8005bba <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 8005bb8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005bba:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d10d      	bne.n	8005bde <HAL_RCCEx_PeriphCLKConfig+0x1022>
    {
      /* Set the source of LPTIM3 clock*/
      __HAL_RCC_LPTIM3_CONFIG(pPeriphClkInit->Lptim3ClockSelection);
 8005bc2:	4bbb      	ldr	r3, [pc, #748]	@ (8005eb0 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8005bc4:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8005bc8:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8005bcc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005bd0:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8005bd4:	4ab6      	ldr	r2, [pc, #728]	@ (8005eb0 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8005bd6:	430b      	orrs	r3, r1
 8005bd8:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8005bdc:	e003      	b.n	8005be6 <HAL_RCCEx_PeriphCLKConfig+0x102a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005bde:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005be2:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* LPTIM3 */

#if defined(LPTIM4)
  /*-------------------------- LPTIM4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM4) == RCC_PERIPHCLK_LPTIM4)
 8005be6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005bea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bee:	2100      	movs	r1, #0
 8005bf0:	f8c7 10a0 	str.w	r1, [r7, #160]	@ 0xa0
 8005bf4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005bf8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8005bfc:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8005c00:	460b      	mov	r3, r1
 8005c02:	4313      	orrs	r3, r2
 8005c04:	d055      	beq.n	8005cb2 <HAL_RCCEx_PeriphCLKConfig+0x10f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM4CLK(pPeriphClkInit->Lptim4ClockSelection));

    switch (pPeriphClkInit->Lptim4ClockSelection)
 8005c06:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005c0a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8005c0e:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 8005c12:	d031      	beq.n	8005c78 <HAL_RCCEx_PeriphCLKConfig+0x10bc>
 8005c14:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 8005c18:	d82a      	bhi.n	8005c70 <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 8005c1a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005c1e:	d02d      	beq.n	8005c7c <HAL_RCCEx_PeriphCLKConfig+0x10c0>
 8005c20:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005c24:	d824      	bhi.n	8005c70 <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 8005c26:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005c2a:	d029      	beq.n	8005c80 <HAL_RCCEx_PeriphCLKConfig+0x10c4>
 8005c2c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005c30:	d81e      	bhi.n	8005c70 <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 8005c32:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005c36:	d011      	beq.n	8005c5c <HAL_RCCEx_PeriphCLKConfig+0x10a0>
 8005c38:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005c3c:	d818      	bhi.n	8005c70 <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d020      	beq.n	8005c84 <HAL_RCCEx_PeriphCLKConfig+0x10c8>
 8005c42:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005c46:	d113      	bne.n	8005c70 <HAL_RCCEx_PeriphCLKConfig+0x10b4>
        /* LPTIM4 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM4CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM4*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005c48:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005c4c:	3308      	adds	r3, #8
 8005c4e:	4618      	mov	r0, r3
 8005c50:	f003 fedc 	bl	8009a0c <RCCEx_PLL2_Config>
 8005c54:	4603      	mov	r3, r0
 8005c56:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM4 clock source config set later after clock selection check */
        break;
 8005c5a:	e014      	b.n	8005c86 <HAL_RCCEx_PeriphCLKConfig+0x10ca>

      case RCC_LPTIM4CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM4*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005c5c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005c60:	3330      	adds	r3, #48	@ 0x30
 8005c62:	4618      	mov	r0, r3
 8005c64:	f003 ff6a 	bl	8009b3c <RCCEx_PLL3_Config>
 8005c68:	4603      	mov	r3, r0
 8005c6a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM4 clock source config set later after clock selection check */
        break;
 8005c6e:	e00a      	b.n	8005c86 <HAL_RCCEx_PeriphCLKConfig+0x10ca>
      case RCC_LPTIM4CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM4 clock*/
        /* LPTIM4 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005c70:	2301      	movs	r3, #1
 8005c72:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005c76:	e006      	b.n	8005c86 <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 8005c78:	bf00      	nop
 8005c7a:	e004      	b.n	8005c86 <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 8005c7c:	bf00      	nop
 8005c7e:	e002      	b.n	8005c86 <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 8005c80:	bf00      	nop
 8005c82:	e000      	b.n	8005c86 <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 8005c84:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005c86:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d10d      	bne.n	8005caa <HAL_RCCEx_PeriphCLKConfig+0x10ee>
    {
      /* Set the source of LPTIM4 clock*/
      __HAL_RCC_LPTIM4_CONFIG(pPeriphClkInit->Lptim4ClockSelection);
 8005c8e:	4b88      	ldr	r3, [pc, #544]	@ (8005eb0 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8005c90:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8005c94:	f423 01e0 	bic.w	r1, r3, #7340032	@ 0x700000
 8005c98:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005c9c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8005ca0:	4a83      	ldr	r2, [pc, #524]	@ (8005eb0 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8005ca2:	430b      	orrs	r3, r1
 8005ca4:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8005ca8:	e003      	b.n	8005cb2 <HAL_RCCEx_PeriphCLKConfig+0x10f6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005caa:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005cae:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* LPTIM4 */

#if defined(LPTIM5)
  /*-------------------------- LPTIM5 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM5) == RCC_PERIPHCLK_LPTIM5)
 8005cb2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005cb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005cba:	2100      	movs	r1, #0
 8005cbc:	f8c7 1098 	str.w	r1, [r7, #152]	@ 0x98
 8005cc0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005cc4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005cc8:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8005ccc:	460b      	mov	r3, r1
 8005cce:	4313      	orrs	r3, r2
 8005cd0:	d055      	beq.n	8005d7e <HAL_RCCEx_PeriphCLKConfig+0x11c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM5CLK(pPeriphClkInit->Lptim5ClockSelection));

    switch (pPeriphClkInit->Lptim5ClockSelection)
 8005cd2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005cd6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005cda:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8005cde:	d031      	beq.n	8005d44 <HAL_RCCEx_PeriphCLKConfig+0x1188>
 8005ce0:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8005ce4:	d82a      	bhi.n	8005d3c <HAL_RCCEx_PeriphCLKConfig+0x1180>
 8005ce6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005cea:	d02d      	beq.n	8005d48 <HAL_RCCEx_PeriphCLKConfig+0x118c>
 8005cec:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005cf0:	d824      	bhi.n	8005d3c <HAL_RCCEx_PeriphCLKConfig+0x1180>
 8005cf2:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005cf6:	d029      	beq.n	8005d4c <HAL_RCCEx_PeriphCLKConfig+0x1190>
 8005cf8:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005cfc:	d81e      	bhi.n	8005d3c <HAL_RCCEx_PeriphCLKConfig+0x1180>
 8005cfe:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005d02:	d011      	beq.n	8005d28 <HAL_RCCEx_PeriphCLKConfig+0x116c>
 8005d04:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005d08:	d818      	bhi.n	8005d3c <HAL_RCCEx_PeriphCLKConfig+0x1180>
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d020      	beq.n	8005d50 <HAL_RCCEx_PeriphCLKConfig+0x1194>
 8005d0e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005d12:	d113      	bne.n	8005d3c <HAL_RCCEx_PeriphCLKConfig+0x1180>
        /* LPTIM5 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM5CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM5*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005d14:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005d18:	3308      	adds	r3, #8
 8005d1a:	4618      	mov	r0, r3
 8005d1c:	f003 fe76 	bl	8009a0c <RCCEx_PLL2_Config>
 8005d20:	4603      	mov	r3, r0
 8005d22:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM5 clock source config set later after clock selection check */
        break;
 8005d26:	e014      	b.n	8005d52 <HAL_RCCEx_PeriphCLKConfig+0x1196>

      case RCC_LPTIM5CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM5*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005d28:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005d2c:	3330      	adds	r3, #48	@ 0x30
 8005d2e:	4618      	mov	r0, r3
 8005d30:	f003 ff04 	bl	8009b3c <RCCEx_PLL3_Config>
 8005d34:	4603      	mov	r3, r0
 8005d36:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM5 clock source config set later after clock selection check */
        break;
 8005d3a:	e00a      	b.n	8005d52 <HAL_RCCEx_PeriphCLKConfig+0x1196>
      case RCC_LPTIM5CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM5 clock*/
        /* LPTIM5 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005d3c:	2301      	movs	r3, #1
 8005d3e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005d42:	e006      	b.n	8005d52 <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 8005d44:	bf00      	nop
 8005d46:	e004      	b.n	8005d52 <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 8005d48:	bf00      	nop
 8005d4a:	e002      	b.n	8005d52 <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 8005d4c:	bf00      	nop
 8005d4e:	e000      	b.n	8005d52 <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 8005d50:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005d52:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	d10d      	bne.n	8005d76 <HAL_RCCEx_PeriphCLKConfig+0x11ba>
    {
      /* Set the source of LPTIM5 clock*/
      __HAL_RCC_LPTIM5_CONFIG(pPeriphClkInit->Lptim5ClockSelection);
 8005d5a:	4b55      	ldr	r3, [pc, #340]	@ (8005eb0 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8005d5c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8005d60:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8005d64:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005d68:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005d6c:	4a50      	ldr	r2, [pc, #320]	@ (8005eb0 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8005d6e:	430b      	orrs	r3, r1
 8005d70:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8005d74:	e003      	b.n	8005d7e <HAL_RCCEx_PeriphCLKConfig+0x11c2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005d76:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005d7a:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* LPTIM5 */

#if defined(LPTIM6)
  /*-------------------------- LPTIM6 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM6) == RCC_PERIPHCLK_LPTIM6)
 8005d7e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005d82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d86:	2100      	movs	r1, #0
 8005d88:	f8c7 1090 	str.w	r1, [r7, #144]	@ 0x90
 8005d8c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005d90:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8005d94:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8005d98:	460b      	mov	r3, r1
 8005d9a:	4313      	orrs	r3, r2
 8005d9c:	d055      	beq.n	8005e4a <HAL_RCCEx_PeriphCLKConfig+0x128e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM6CLK(pPeriphClkInit->Lptim6ClockSelection));

    switch (pPeriphClkInit->Lptim6ClockSelection)
 8005d9e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005da2:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8005da6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005daa:	d031      	beq.n	8005e10 <HAL_RCCEx_PeriphCLKConfig+0x1254>
 8005dac:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005db0:	d82a      	bhi.n	8005e08 <HAL_RCCEx_PeriphCLKConfig+0x124c>
 8005db2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005db6:	d02d      	beq.n	8005e14 <HAL_RCCEx_PeriphCLKConfig+0x1258>
 8005db8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005dbc:	d824      	bhi.n	8005e08 <HAL_RCCEx_PeriphCLKConfig+0x124c>
 8005dbe:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005dc2:	d029      	beq.n	8005e18 <HAL_RCCEx_PeriphCLKConfig+0x125c>
 8005dc4:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005dc8:	d81e      	bhi.n	8005e08 <HAL_RCCEx_PeriphCLKConfig+0x124c>
 8005dca:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005dce:	d011      	beq.n	8005df4 <HAL_RCCEx_PeriphCLKConfig+0x1238>
 8005dd0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005dd4:	d818      	bhi.n	8005e08 <HAL_RCCEx_PeriphCLKConfig+0x124c>
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	d020      	beq.n	8005e1c <HAL_RCCEx_PeriphCLKConfig+0x1260>
 8005dda:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005dde:	d113      	bne.n	8005e08 <HAL_RCCEx_PeriphCLKConfig+0x124c>
        /* LPTIM6 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM6CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM6*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005de0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005de4:	3308      	adds	r3, #8
 8005de6:	4618      	mov	r0, r3
 8005de8:	f003 fe10 	bl	8009a0c <RCCEx_PLL2_Config>
 8005dec:	4603      	mov	r3, r0
 8005dee:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM6 clock source config set later after clock selection check */
        break;
 8005df2:	e014      	b.n	8005e1e <HAL_RCCEx_PeriphCLKConfig+0x1262>

      case RCC_LPTIM6CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM6*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005df4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005df8:	3330      	adds	r3, #48	@ 0x30
 8005dfa:	4618      	mov	r0, r3
 8005dfc:	f003 fe9e 	bl	8009b3c <RCCEx_PLL3_Config>
 8005e00:	4603      	mov	r3, r0
 8005e02:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM6 clock source config set later after clock selection check */
        break;
 8005e06:	e00a      	b.n	8005e1e <HAL_RCCEx_PeriphCLKConfig+0x1262>
      case RCC_LPTIM6CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM6 clock*/
        /* LPTIM6 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005e08:	2301      	movs	r3, #1
 8005e0a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005e0e:	e006      	b.n	8005e1e <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 8005e10:	bf00      	nop
 8005e12:	e004      	b.n	8005e1e <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 8005e14:	bf00      	nop
 8005e16:	e002      	b.n	8005e1e <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 8005e18:	bf00      	nop
 8005e1a:	e000      	b.n	8005e1e <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 8005e1c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005e1e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	d10d      	bne.n	8005e42 <HAL_RCCEx_PeriphCLKConfig+0x1286>
    {
      /* Set the source of LPTIM6 clock*/
      __HAL_RCC_LPTIM6_CONFIG(pPeriphClkInit->Lptim6ClockSelection);
 8005e26:	4b22      	ldr	r3, [pc, #136]	@ (8005eb0 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8005e28:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8005e2c:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8005e30:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005e34:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8005e38:	4a1d      	ldr	r2, [pc, #116]	@ (8005eb0 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8005e3a:	430b      	orrs	r3, r1
 8005e3c:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8005e40:	e003      	b.n	8005e4a <HAL_RCCEx_PeriphCLKConfig+0x128e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005e42:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005e46:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* LPTIM6 */

#if defined(SAI1)
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8005e4a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005e4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e52:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8005e56:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005e5a:	2300      	movs	r3, #0
 8005e5c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8005e60:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8005e64:	460b      	mov	r3, r1
 8005e66:	4313      	orrs	r3, r2
 8005e68:	d055      	beq.n	8005f16 <HAL_RCCEx_PeriphCLKConfig+0x135a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(pPeriphClkInit->Sai1ClockSelection));

    switch (pPeriphClkInit->Sai1ClockSelection)
 8005e6a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005e6e:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8005e72:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005e76:	d035      	beq.n	8005ee4 <HAL_RCCEx_PeriphCLKConfig+0x1328>
 8005e78:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005e7c:	d82e      	bhi.n	8005edc <HAL_RCCEx_PeriphCLKConfig+0x1320>
 8005e7e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005e82:	d031      	beq.n	8005ee8 <HAL_RCCEx_PeriphCLKConfig+0x132c>
 8005e84:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005e88:	d828      	bhi.n	8005edc <HAL_RCCEx_PeriphCLKConfig+0x1320>
 8005e8a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005e8e:	d01b      	beq.n	8005ec8 <HAL_RCCEx_PeriphCLKConfig+0x130c>
 8005e90:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005e94:	d822      	bhi.n	8005edc <HAL_RCCEx_PeriphCLKConfig+0x1320>
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	d003      	beq.n	8005ea2 <HAL_RCCEx_PeriphCLKConfig+0x12e6>
 8005e9a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005e9e:	d009      	beq.n	8005eb4 <HAL_RCCEx_PeriphCLKConfig+0x12f8>
 8005ea0:	e01c      	b.n	8005edc <HAL_RCCEx_PeriphCLKConfig+0x1320>
    {
      case RCC_SAI1CLKSOURCE_PLL1Q:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005ea2:	4b03      	ldr	r3, [pc, #12]	@ (8005eb0 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8005ea4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ea6:	4a02      	ldr	r2, [pc, #8]	@ (8005eb0 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8005ea8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005eac:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI1 clock source config set later after clock selection check */
        break;
 8005eae:	e01c      	b.n	8005eea <HAL_RCCEx_PeriphCLKConfig+0x132e>
 8005eb0:	44020c00 	.word	0x44020c00

      case RCC_SAI1CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for SAI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005eb4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005eb8:	3308      	adds	r3, #8
 8005eba:	4618      	mov	r0, r3
 8005ebc:	f003 fda6 	bl	8009a0c <RCCEx_PLL2_Config>
 8005ec0:	4603      	mov	r3, r0
 8005ec2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SAI1 clock source config set later after clock selection check */
        break;
 8005ec6:	e010      	b.n	8005eea <HAL_RCCEx_PeriphCLKConfig+0x132e>

      case RCC_SAI1CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SAI1*/
        /* PLL3 P input clock, parameters M, N & P configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005ec8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005ecc:	3330      	adds	r3, #48	@ 0x30
 8005ece:	4618      	mov	r0, r3
 8005ed0:	f003 fe34 	bl	8009b3c <RCCEx_PLL3_Config>
 8005ed4:	4603      	mov	r3, r0
 8005ed6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SAI1 clock source config set later after clock selection check */
        break;
 8005eda:	e006      	b.n	8005eea <HAL_RCCEx_PeriphCLKConfig+0x132e>
      case RCC_SAI1CLKSOURCE_CLKP:      /* CLKP is used as source of SAI1 clock*/
        /* SAI1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005edc:	2301      	movs	r3, #1
 8005ede:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005ee2:	e002      	b.n	8005eea <HAL_RCCEx_PeriphCLKConfig+0x132e>
        break;
 8005ee4:	bf00      	nop
 8005ee6:	e000      	b.n	8005eea <HAL_RCCEx_PeriphCLKConfig+0x132e>
        break;
 8005ee8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005eea:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d10d      	bne.n	8005f0e <HAL_RCCEx_PeriphCLKConfig+0x1352>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(pPeriphClkInit->Sai1ClockSelection);
 8005ef2:	4bc3      	ldr	r3, [pc, #780]	@ (8006200 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8005ef4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005ef8:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8005efc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005f00:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8005f04:	4abe      	ldr	r2, [pc, #760]	@ (8006200 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8005f06:	430b      	orrs	r3, r1
 8005f08:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8005f0c:	e003      	b.n	8005f16 <HAL_RCCEx_PeriphCLKConfig+0x135a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005f0e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005f12:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SAI1*/

#if defined(SAI2)
  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2)
 8005f16:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005f1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f1e:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8005f22:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005f26:	2300      	movs	r3, #0
 8005f28:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005f2c:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8005f30:	460b      	mov	r3, r1
 8005f32:	4313      	orrs	r3, r2
 8005f34:	d051      	beq.n	8005fda <HAL_RCCEx_PeriphCLKConfig+0x141e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(pPeriphClkInit->Sai2ClockSelection));

    switch (pPeriphClkInit->Sai2ClockSelection)
 8005f36:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005f3a:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8005f3e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005f42:	d033      	beq.n	8005fac <HAL_RCCEx_PeriphCLKConfig+0x13f0>
 8005f44:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005f48:	d82c      	bhi.n	8005fa4 <HAL_RCCEx_PeriphCLKConfig+0x13e8>
 8005f4a:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8005f4e:	d02d      	beq.n	8005fac <HAL_RCCEx_PeriphCLKConfig+0x13f0>
 8005f50:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8005f54:	d826      	bhi.n	8005fa4 <HAL_RCCEx_PeriphCLKConfig+0x13e8>
 8005f56:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005f5a:	d019      	beq.n	8005f90 <HAL_RCCEx_PeriphCLKConfig+0x13d4>
 8005f5c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005f60:	d820      	bhi.n	8005fa4 <HAL_RCCEx_PeriphCLKConfig+0x13e8>
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d003      	beq.n	8005f6e <HAL_RCCEx_PeriphCLKConfig+0x13b2>
 8005f66:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8005f6a:	d007      	beq.n	8005f7c <HAL_RCCEx_PeriphCLKConfig+0x13c0>
 8005f6c:	e01a      	b.n	8005fa4 <HAL_RCCEx_PeriphCLKConfig+0x13e8>
    {
      case RCC_SAI2CLKSOURCE_PLL1Q:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005f6e:	4ba4      	ldr	r3, [pc, #656]	@ (8006200 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8005f70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f72:	4aa3      	ldr	r2, [pc, #652]	@ (8006200 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8005f74:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005f78:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI2 clock source config set later after clock selection check */
        break;
 8005f7a:	e018      	b.n	8005fae <HAL_RCCEx_PeriphCLKConfig+0x13f2>

      case RCC_SAI2CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SAI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005f7c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005f80:	3308      	adds	r3, #8
 8005f82:	4618      	mov	r0, r3
 8005f84:	f003 fd42 	bl	8009a0c <RCCEx_PLL2_Config>
 8005f88:	4603      	mov	r3, r0
 8005f8a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SAI2 clock source config set later after clock selection check */
        break;
 8005f8e:	e00e      	b.n	8005fae <HAL_RCCEx_PeriphCLKConfig+0x13f2>

      case RCC_SAI2CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SAI2*/
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005f90:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005f94:	3330      	adds	r3, #48	@ 0x30
 8005f96:	4618      	mov	r0, r3
 8005f98:	f003 fdd0 	bl	8009b3c <RCCEx_PLL3_Config>
 8005f9c:	4603      	mov	r3, r0
 8005f9e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SAI2 clock source config set later after clock selection check */
        break;
 8005fa2:	e004      	b.n	8005fae <HAL_RCCEx_PeriphCLKConfig+0x13f2>
      case RCC_SAI2CLKSOURCE_CLKP:      /* CLKP is used as source of SAI2 clock*/
        /* SAI2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005fa4:	2301      	movs	r3, #1
 8005fa6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005faa:	e000      	b.n	8005fae <HAL_RCCEx_PeriphCLKConfig+0x13f2>
        break;
 8005fac:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005fae:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d10d      	bne.n	8005fd2 <HAL_RCCEx_PeriphCLKConfig+0x1416>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(pPeriphClkInit->Sai2ClockSelection);
 8005fb6:	4b92      	ldr	r3, [pc, #584]	@ (8006200 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8005fb8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005fbc:	f423 1160 	bic.w	r1, r3, #3670016	@ 0x380000
 8005fc0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005fc4:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8005fc8:	4a8d      	ldr	r2, [pc, #564]	@ (8006200 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8005fca:	430b      	orrs	r3, r1
 8005fcc:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8005fd0:	e003      	b.n	8005fda <HAL_RCCEx_PeriphCLKConfig+0x141e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005fd2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005fd6:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* SAI2*/

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 8005fda:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005fde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fe2:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8005fe6:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005fe8:	2300      	movs	r3, #0
 8005fea:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8005fec:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8005ff0:	460b      	mov	r3, r1
 8005ff2:	4313      	orrs	r3, r2
 8005ff4:	d032      	beq.n	800605c <HAL_RCCEx_PeriphCLKConfig+0x14a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 8005ff6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005ffa:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8005ffe:	2b05      	cmp	r3, #5
 8006000:	d80f      	bhi.n	8006022 <HAL_RCCEx_PeriphCLKConfig+0x1466>
 8006002:	2b03      	cmp	r3, #3
 8006004:	d211      	bcs.n	800602a <HAL_RCCEx_PeriphCLKConfig+0x146e>
 8006006:	2b01      	cmp	r3, #1
 8006008:	d911      	bls.n	800602e <HAL_RCCEx_PeriphCLKConfig+0x1472>
 800600a:	2b02      	cmp	r3, #2
 800600c:	d109      	bne.n	8006022 <HAL_RCCEx_PeriphCLKConfig+0x1466>
        /* ADCDAC clock source config set later after clock selection check */
        break;

      case RCC_ADCDACCLKSOURCE_PLL2R:
        /* PLL2 input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800600e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006012:	3308      	adds	r3, #8
 8006014:	4618      	mov	r0, r3
 8006016:	f003 fcf9 	bl	8009a0c <RCCEx_PLL2_Config>
 800601a:	4603      	mov	r3, r0
 800601c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8006020:	e006      	b.n	8006030 <HAL_RCCEx_PeriphCLKConfig+0x1474>
        /* ADCDAC clock source configuration done later after clock selection check */
        break;


      default:
        ret = HAL_ERROR;
 8006022:	2301      	movs	r3, #1
 8006024:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8006028:	e002      	b.n	8006030 <HAL_RCCEx_PeriphCLKConfig+0x1474>
        break;
 800602a:	bf00      	nop
 800602c:	e000      	b.n	8006030 <HAL_RCCEx_PeriphCLKConfig+0x1474>
        break;
 800602e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006030:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006034:	2b00      	cmp	r3, #0
 8006036:	d10d      	bne.n	8006054 <HAL_RCCEx_PeriphCLKConfig+0x1498>
    {
      /* Configure the ADCDAC interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 8006038:	4b71      	ldr	r3, [pc, #452]	@ (8006200 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 800603a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800603e:	f023 0107 	bic.w	r1, r3, #7
 8006042:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006046:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800604a:	4a6d      	ldr	r2, [pc, #436]	@ (8006200 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 800604c:	430b      	orrs	r3, r1
 800604e:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8006052:	e003      	b.n	800605c <HAL_RCCEx_PeriphCLKConfig+0x14a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006054:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006058:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*-------------------------- DAC low-power clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC_LP) == RCC_PERIPHCLK_DAC_LP)
 800605c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006060:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006064:	2100      	movs	r1, #0
 8006066:	6739      	str	r1, [r7, #112]	@ 0x70
 8006068:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800606c:	677b      	str	r3, [r7, #116]	@ 0x74
 800606e:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8006072:	460b      	mov	r3, r1
 8006074:	4313      	orrs	r3, r2
 8006076:	d024      	beq.n	80060c2 <HAL_RCCEx_PeriphCLKConfig+0x1506>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DACLPCLKSOURCE(pPeriphClkInit->DacLowPowerClockSelection));

    switch (pPeriphClkInit->DacLowPowerClockSelection)
 8006078:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800607c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8006080:	2b00      	cmp	r3, #0
 8006082:	d005      	beq.n	8006090 <HAL_RCCEx_PeriphCLKConfig+0x14d4>
 8006084:	2b08      	cmp	r3, #8
 8006086:	d005      	beq.n	8006094 <HAL_RCCEx_PeriphCLKConfig+0x14d8>
        /* LSI is used as clock source for DAC low-power clock */
        /* DAC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006088:	2301      	movs	r3, #1
 800608a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800608e:	e002      	b.n	8006096 <HAL_RCCEx_PeriphCLKConfig+0x14da>
        break;
 8006090:	bf00      	nop
 8006092:	e000      	b.n	8006096 <HAL_RCCEx_PeriphCLKConfig+0x14da>
        break;
 8006094:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006096:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800609a:	2b00      	cmp	r3, #0
 800609c:	d10d      	bne.n	80060ba <HAL_RCCEx_PeriphCLKConfig+0x14fe>
    {
      /* Configure the DAC low-power interface clock source */
      __HAL_RCC_DAC_LP_CONFIG(pPeriphClkInit->DacLowPowerClockSelection);
 800609e:	4b58      	ldr	r3, [pc, #352]	@ (8006200 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 80060a0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80060a4:	f023 0108 	bic.w	r1, r3, #8
 80060a8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80060ac:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80060b0:	4a53      	ldr	r2, [pc, #332]	@ (8006200 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 80060b2:	430b      	orrs	r3, r1
 80060b4:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80060b8:	e003      	b.n	80060c2 <HAL_RCCEx_PeriphCLKConfig+0x1506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80060ba:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80060be:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80060c2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80060c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060ca:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 80060ce:	66bb      	str	r3, [r7, #104]	@ 0x68
 80060d0:	2300      	movs	r3, #0
 80060d2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80060d4:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 80060d8:	460b      	mov	r3, r1
 80060da:	4313      	orrs	r3, r2
 80060dc:	f000 80b9 	beq.w	8006252 <HAL_RCCEx_PeriphCLKConfig+0x1696>

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 80060e0:	4b48      	ldr	r3, [pc, #288]	@ (8006204 <HAL_RCCEx_PeriphCLKConfig+0x1648>)
 80060e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060e4:	4a47      	ldr	r2, [pc, #284]	@ (8006204 <HAL_RCCEx_PeriphCLKConfig+0x1648>)
 80060e6:	f043 0301 	orr.w	r3, r3, #1
 80060ea:	6253      	str	r3, [r2, #36]	@ 0x24

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80060ec:	f7fb ff74 	bl	8001fd8 <HAL_GetTick>
 80060f0:	f8c7 0154 	str.w	r0, [r7, #340]	@ 0x154

    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 80060f4:	e00b      	b.n	800610e <HAL_RCCEx_PeriphCLKConfig+0x1552>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80060f6:	f7fb ff6f 	bl	8001fd8 <HAL_GetTick>
 80060fa:	4602      	mov	r2, r0
 80060fc:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 8006100:	1ad3      	subs	r3, r2, r3
 8006102:	2b02      	cmp	r3, #2
 8006104:	d903      	bls.n	800610e <HAL_RCCEx_PeriphCLKConfig+0x1552>
      {
        ret = HAL_TIMEOUT;
 8006106:	2303      	movs	r3, #3
 8006108:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800610c:	e005      	b.n	800611a <HAL_RCCEx_PeriphCLKConfig+0x155e>
    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 800610e:	4b3d      	ldr	r3, [pc, #244]	@ (8006204 <HAL_RCCEx_PeriphCLKConfig+0x1648>)
 8006110:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006112:	f003 0301 	and.w	r3, r3, #1
 8006116:	2b00      	cmp	r3, #0
 8006118:	d0ed      	beq.n	80060f6 <HAL_RCCEx_PeriphCLKConfig+0x153a>
      }
    }

    if (ret == HAL_OK)
 800611a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800611e:	2b00      	cmp	r3, #0
 8006120:	f040 8093 	bne.w	800624a <HAL_RCCEx_PeriphCLKConfig+0x168e>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8006124:	4b36      	ldr	r3, [pc, #216]	@ (8006200 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8006126:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800612a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800612e:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 8006132:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8006136:	2b00      	cmp	r3, #0
 8006138:	d023      	beq.n	8006182 <HAL_RCCEx_PeriphCLKConfig+0x15c6>
 800613a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800613e:	f8d3 20f8 	ldr.w	r2, [r3, #248]	@ 0xf8
 8006142:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8006146:	4293      	cmp	r3, r2
 8006148:	d01b      	beq.n	8006182 <HAL_RCCEx_PeriphCLKConfig+0x15c6>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800614a:	4b2d      	ldr	r3, [pc, #180]	@ (8006200 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 800614c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006150:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006154:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006158:	4b29      	ldr	r3, [pc, #164]	@ (8006200 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 800615a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800615e:	4a28      	ldr	r2, [pc, #160]	@ (8006200 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8006160:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006164:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006168:	4b25      	ldr	r3, [pc, #148]	@ (8006200 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 800616a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800616e:	4a24      	ldr	r2, [pc, #144]	@ (8006200 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8006170:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006174:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8006178:	4a21      	ldr	r2, [pc, #132]	@ (8006200 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 800617a:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 800617e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8006182:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8006186:	f003 0301 	and.w	r3, r3, #1
 800618a:	2b00      	cmp	r3, #0
 800618c:	d019      	beq.n	80061c2 <HAL_RCCEx_PeriphCLKConfig+0x1606>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800618e:	f7fb ff23 	bl	8001fd8 <HAL_GetTick>
 8006192:	f8c7 0154 	str.w	r0, [r7, #340]	@ 0x154

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006196:	e00d      	b.n	80061b4 <HAL_RCCEx_PeriphCLKConfig+0x15f8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006198:	f7fb ff1e 	bl	8001fd8 <HAL_GetTick>
 800619c:	4602      	mov	r2, r0
 800619e:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 80061a2:	1ad2      	subs	r2, r2, r3
 80061a4:	f241 3388 	movw	r3, #5000	@ 0x1388
 80061a8:	429a      	cmp	r2, r3
 80061aa:	d903      	bls.n	80061b4 <HAL_RCCEx_PeriphCLKConfig+0x15f8>
          {
            ret = HAL_TIMEOUT;
 80061ac:	2303      	movs	r3, #3
 80061ae:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
            break;
 80061b2:	e006      	b.n	80061c2 <HAL_RCCEx_PeriphCLKConfig+0x1606>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80061b4:	4b12      	ldr	r3, [pc, #72]	@ (8006200 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 80061b6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80061ba:	f003 0302 	and.w	r3, r3, #2
 80061be:	2b00      	cmp	r3, #0
 80061c0:	d0ea      	beq.n	8006198 <HAL_RCCEx_PeriphCLKConfig+0x15dc>
          }
        }
      }

      if (ret == HAL_OK)
 80061c2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d13a      	bne.n	8006240 <HAL_RCCEx_PeriphCLKConfig+0x1684>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 80061ca:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80061ce:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 80061d2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80061d6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80061da:	d115      	bne.n	8006208 <HAL_RCCEx_PeriphCLKConfig+0x164c>
 80061dc:	4b08      	ldr	r3, [pc, #32]	@ (8006200 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 80061de:	69db      	ldr	r3, [r3, #28]
 80061e0:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 80061e4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80061e8:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 80061ec:	091b      	lsrs	r3, r3, #4
 80061ee:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80061f2:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80061f6:	4a02      	ldr	r2, [pc, #8]	@ (8006200 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 80061f8:	430b      	orrs	r3, r1
 80061fa:	61d3      	str	r3, [r2, #28]
 80061fc:	e00a      	b.n	8006214 <HAL_RCCEx_PeriphCLKConfig+0x1658>
 80061fe:	bf00      	nop
 8006200:	44020c00 	.word	0x44020c00
 8006204:	44020800 	.word	0x44020800
 8006208:	4b9f      	ldr	r3, [pc, #636]	@ (8006488 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 800620a:	69db      	ldr	r3, [r3, #28]
 800620c:	4a9e      	ldr	r2, [pc, #632]	@ (8006488 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 800620e:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8006212:	61d3      	str	r3, [r2, #28]
 8006214:	4b9c      	ldr	r3, [pc, #624]	@ (8006488 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8006216:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800621a:	4a9b      	ldr	r2, [pc, #620]	@ (8006488 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 800621c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006220:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8006224:	4b98      	ldr	r3, [pc, #608]	@ (8006488 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8006226:	f8d3 10f0 	ldr.w	r1, [r3, #240]	@ 0xf0
 800622a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800622e:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 8006232:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006236:	4a94      	ldr	r2, [pc, #592]	@ (8006488 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8006238:	430b      	orrs	r3, r1
 800623a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800623e:	e008      	b.n	8006252 <HAL_RCCEx_PeriphCLKConfig+0x1696>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006240:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006244:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
 8006248:	e003      	b.n	8006252 <HAL_RCCEx_PeriphCLKConfig+0x1696>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800624a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800624e:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8006252:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006256:	e9d3 2300 	ldrd	r2, r3, [r3]
 800625a:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 800625e:	663b      	str	r3, [r7, #96]	@ 0x60
 8006260:	2300      	movs	r3, #0
 8006262:	667b      	str	r3, [r7, #100]	@ 0x64
 8006264:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8006268:	460b      	mov	r3, r1
 800626a:	4313      	orrs	r3, r2
 800626c:	d035      	beq.n	80062da <HAL_RCCEx_PeriphCLKConfig+0x171e>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 800626e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006272:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8006276:	2b30      	cmp	r3, #48	@ 0x30
 8006278:	d014      	beq.n	80062a4 <HAL_RCCEx_PeriphCLKConfig+0x16e8>
 800627a:	2b30      	cmp	r3, #48	@ 0x30
 800627c:	d80e      	bhi.n	800629c <HAL_RCCEx_PeriphCLKConfig+0x16e0>
 800627e:	2b20      	cmp	r3, #32
 8006280:	d012      	beq.n	80062a8 <HAL_RCCEx_PeriphCLKConfig+0x16ec>
 8006282:	2b20      	cmp	r3, #32
 8006284:	d80a      	bhi.n	800629c <HAL_RCCEx_PeriphCLKConfig+0x16e0>
 8006286:	2b00      	cmp	r3, #0
 8006288:	d010      	beq.n	80062ac <HAL_RCCEx_PeriphCLKConfig+0x16f0>
 800628a:	2b10      	cmp	r3, #16
 800628c:	d106      	bne.n	800629c <HAL_RCCEx_PeriphCLKConfig+0x16e0>
        /* RNG clock source configuration done later after clock selection check */
        break;

      case RCC_RNGCLKSOURCE_PLL1Q: /* PLL1 is used as clock source for RNG*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800628e:	4b7e      	ldr	r3, [pc, #504]	@ (8006488 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8006290:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006292:	4a7d      	ldr	r2, [pc, #500]	@ (8006488 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8006294:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006298:	6293      	str	r3, [r2, #40]	@ 0x28
        /* RNG clock source configuration done later after clock selection check */
        break;
 800629a:	e008      	b.n	80062ae <HAL_RCCEx_PeriphCLKConfig+0x16f2>

        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800629c:	2301      	movs	r3, #1
 800629e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80062a2:	e004      	b.n	80062ae <HAL_RCCEx_PeriphCLKConfig+0x16f2>
        break;
 80062a4:	bf00      	nop
 80062a6:	e002      	b.n	80062ae <HAL_RCCEx_PeriphCLKConfig+0x16f2>
        break;
 80062a8:	bf00      	nop
 80062aa:	e000      	b.n	80062ae <HAL_RCCEx_PeriphCLKConfig+0x16f2>
        break;
 80062ac:	bf00      	nop
    }

    if (ret == HAL_OK)
 80062ae:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80062b2:	2b00      	cmp	r3, #0
 80062b4:	d10d      	bne.n	80062d2 <HAL_RCCEx_PeriphCLKConfig+0x1716>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 80062b6:	4b74      	ldr	r3, [pc, #464]	@ (8006488 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 80062b8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80062bc:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 80062c0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80062c4:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 80062c8:	4a6f      	ldr	r2, [pc, #444]	@ (8006488 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 80062ca:	430b      	orrs	r3, r1
 80062cc:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80062d0:	e003      	b.n	80062da <HAL_RCCEx_PeriphCLKConfig+0x171e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80062d2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80062d6:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a

  }

#if defined(SDMMC1)
  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80062da:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80062de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062e2:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 80062e6:	65bb      	str	r3, [r7, #88]	@ 0x58
 80062e8:	2300      	movs	r3, #0
 80062ea:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80062ec:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 80062f0:	460b      	mov	r3, r1
 80062f2:	4313      	orrs	r3, r2
 80062f4:	d033      	beq.n	800635e <HAL_RCCEx_PeriphCLKConfig+0x17a2>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(pPeriphClkInit->Sdmmc1ClockSelection));

    switch (pPeriphClkInit->Sdmmc1ClockSelection)
 80062f6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80062fa:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 80062fe:	2b00      	cmp	r3, #0
 8006300:	d002      	beq.n	8006308 <HAL_RCCEx_PeriphCLKConfig+0x174c>
 8006302:	2b40      	cmp	r3, #64	@ 0x40
 8006304:	d007      	beq.n	8006316 <HAL_RCCEx_PeriphCLKConfig+0x175a>
 8006306:	e010      	b.n	800632a <HAL_RCCEx_PeriphCLKConfig+0x176e>
    {
      case RCC_SDMMC1CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SDMMC1 kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006308:	4b5f      	ldr	r3, [pc, #380]	@ (8006488 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 800630a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800630c:	4a5e      	ldr	r2, [pc, #376]	@ (8006488 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 800630e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006312:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SDMMC1 kernel clock source config set later after clock selection check */
        break;
 8006314:	e00d      	b.n	8006332 <HAL_RCCEx_PeriphCLKConfig+0x1776>

      case RCC_SDMMC1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for SDMMC1 kernel clock*/
        /* PLL2R input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006316:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800631a:	3308      	adds	r3, #8
 800631c:	4618      	mov	r0, r3
 800631e:	f003 fb75 	bl	8009a0c <RCCEx_PLL2_Config>
 8006322:	4603      	mov	r3, r0
 8006324:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SDMMC1 kernel clock source config set later after clock selection check */
        break;
 8006328:	e003      	b.n	8006332 <HAL_RCCEx_PeriphCLKConfig+0x1776>

      default:
        ret = HAL_ERROR;
 800632a:	2301      	movs	r3, #1
 800632c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8006330:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006332:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006336:	2b00      	cmp	r3, #0
 8006338:	d10d      	bne.n	8006356 <HAL_RCCEx_PeriphCLKConfig+0x179a>
    {
      /* Configure the SDMMC1 clock source */
      __HAL_RCC_SDMMC1_CONFIG(pPeriphClkInit->Sdmmc1ClockSelection);
 800633a:	4b53      	ldr	r3, [pc, #332]	@ (8006488 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 800633c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006340:	f023 0140 	bic.w	r1, r3, #64	@ 0x40
 8006344:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006348:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 800634c:	4a4e      	ldr	r2, [pc, #312]	@ (8006488 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 800634e:	430b      	orrs	r3, r1
 8006350:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8006354:	e003      	b.n	800635e <HAL_RCCEx_PeriphCLKConfig+0x17a2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006356:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800635a:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SDMMC1 */

#if defined(SDMMC2)
  /*-------------------------- SDMMC2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 800635e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006362:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006366:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 800636a:	653b      	str	r3, [r7, #80]	@ 0x50
 800636c:	2300      	movs	r3, #0
 800636e:	657b      	str	r3, [r7, #84]	@ 0x54
 8006370:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8006374:	460b      	mov	r3, r1
 8006376:	4313      	orrs	r3, r2
 8006378:	d033      	beq.n	80063e2 <HAL_RCCEx_PeriphCLKConfig+0x1826>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(pPeriphClkInit->Sdmmc2ClockSelection));

    switch (pPeriphClkInit->Sdmmc2ClockSelection)
 800637a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800637e:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 8006382:	2b00      	cmp	r3, #0
 8006384:	d002      	beq.n	800638c <HAL_RCCEx_PeriphCLKConfig+0x17d0>
 8006386:	2b80      	cmp	r3, #128	@ 0x80
 8006388:	d007      	beq.n	800639a <HAL_RCCEx_PeriphCLKConfig+0x17de>
 800638a:	e010      	b.n	80063ae <HAL_RCCEx_PeriphCLKConfig+0x17f2>
    {
      case RCC_SDMMC2CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SDMMC2 kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800638c:	4b3e      	ldr	r3, [pc, #248]	@ (8006488 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 800638e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006390:	4a3d      	ldr	r2, [pc, #244]	@ (8006488 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8006392:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006396:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SDMMC2 kernel clock source config set later after clock selection check */
        break;
 8006398:	e00d      	b.n	80063b6 <HAL_RCCEx_PeriphCLKConfig+0x17fa>

      case RCC_SDMMC2CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for SDMMC2 kernel clock*/
        /* PLL2R input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800639a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800639e:	3308      	adds	r3, #8
 80063a0:	4618      	mov	r0, r3
 80063a2:	f003 fb33 	bl	8009a0c <RCCEx_PLL2_Config>
 80063a6:	4603      	mov	r3, r0
 80063a8:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SDMMC2 kernel clock source config set later after clock selection check */
        break;
 80063ac:	e003      	b.n	80063b6 <HAL_RCCEx_PeriphCLKConfig+0x17fa>

      default:
        ret = HAL_ERROR;
 80063ae:	2301      	movs	r3, #1
 80063b0:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80063b4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80063b6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	d10d      	bne.n	80063da <HAL_RCCEx_PeriphCLKConfig+0x181e>
    {
      /* Configure the SDMMC2 clock source */
      __HAL_RCC_SDMMC2_CONFIG(pPeriphClkInit->Sdmmc2ClockSelection);
 80063be:	4b32      	ldr	r3, [pc, #200]	@ (8006488 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 80063c0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80063c4:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 80063c8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80063cc:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 80063d0:	4a2d      	ldr	r2, [pc, #180]	@ (8006488 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 80063d2:	430b      	orrs	r3, r1
 80063d4:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 80063d8:	e003      	b.n	80063e2 <HAL_RCCEx_PeriphCLKConfig+0x1826>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80063da:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80063de:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a

  }
#endif /* SDMMC2 */

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 80063e2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80063e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063ea:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
 80063ee:	64bb      	str	r3, [r7, #72]	@ 0x48
 80063f0:	2300      	movs	r3, #0
 80063f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80063f4:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 80063f8:	460b      	mov	r3, r1
 80063fa:	4313      	orrs	r3, r2
 80063fc:	d04a      	beq.n	8006494 <HAL_RCCEx_PeriphCLKConfig+0x18d8>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    switch (pPeriphClkInit->Spi1ClockSelection)
 80063fe:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006402:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006406:	2b04      	cmp	r3, #4
 8006408:	d827      	bhi.n	800645a <HAL_RCCEx_PeriphCLKConfig+0x189e>
 800640a:	a201      	add	r2, pc, #4	@ (adr r2, 8006410 <HAL_RCCEx_PeriphCLKConfig+0x1854>)
 800640c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006410:	08006425 	.word	0x08006425
 8006414:	08006433 	.word	0x08006433
 8006418:	08006447 	.word	0x08006447
 800641c:	08006463 	.word	0x08006463
 8006420:	08006463 	.word	0x08006463
    {
      case RCC_SPI1CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI1 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006424:	4b18      	ldr	r3, [pc, #96]	@ (8006488 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8006426:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006428:	4a17      	ldr	r2, [pc, #92]	@ (8006488 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 800642a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800642e:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8006430:	e018      	b.n	8006464 <HAL_RCCEx_PeriphCLKConfig+0x18a8>

      case RCC_SPI1CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006432:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006436:	3308      	adds	r3, #8
 8006438:	4618      	mov	r0, r3
 800643a:	f003 fae7 	bl	8009a0c <RCCEx_PLL2_Config>
 800643e:	4603      	mov	r3, r0
 8006440:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8006444:	e00e      	b.n	8006464 <HAL_RCCEx_PeriphCLKConfig+0x18a8>

#if defined(RCC_SPI1CLKSOURCE_PLL3P)
      case RCC_SPI1CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI1 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006446:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800644a:	3330      	adds	r3, #48	@ 0x30
 800644c:	4618      	mov	r0, r3
 800644e:	f003 fb75 	bl	8009b3c <RCCEx_PLL3_Config>
 8006452:	4603      	mov	r3, r0
 8006454:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8006458:	e004      	b.n	8006464 <HAL_RCCEx_PeriphCLKConfig+0x18a8>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1 clock */
        /* SPI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800645a:	2301      	movs	r3, #1
 800645c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8006460:	e000      	b.n	8006464 <HAL_RCCEx_PeriphCLKConfig+0x18a8>
        break;
 8006462:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006464:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006468:	2b00      	cmp	r3, #0
 800646a:	d10f      	bne.n	800648c <HAL_RCCEx_PeriphCLKConfig+0x18d0>
    {
      /* Configure the SPI1 clock source */
      __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 800646c:	4b06      	ldr	r3, [pc, #24]	@ (8006488 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 800646e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006472:	f023 0107 	bic.w	r1, r3, #7
 8006476:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800647a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800647e:	4a02      	ldr	r2, [pc, #8]	@ (8006488 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8006480:	430b      	orrs	r3, r1
 8006482:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8006486:	e005      	b.n	8006494 <HAL_RCCEx_PeriphCLKConfig+0x18d8>
 8006488:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 800648c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006490:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 8006494:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006498:	e9d3 2300 	ldrd	r2, r3, [r3]
 800649c:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 80064a0:	643b      	str	r3, [r7, #64]	@ 0x40
 80064a2:	2300      	movs	r3, #0
 80064a4:	647b      	str	r3, [r7, #68]	@ 0x44
 80064a6:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 80064aa:	460b      	mov	r3, r1
 80064ac:	4313      	orrs	r3, r2
 80064ae:	f000 8081 	beq.w	80065b4 <HAL_RCCEx_PeriphCLKConfig+0x19f8>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    switch (pPeriphClkInit->Spi2ClockSelection)
 80064b2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80064b6:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80064ba:	2b20      	cmp	r3, #32
 80064bc:	d85f      	bhi.n	800657e <HAL_RCCEx_PeriphCLKConfig+0x19c2>
 80064be:	a201      	add	r2, pc, #4	@ (adr r2, 80064c4 <HAL_RCCEx_PeriphCLKConfig+0x1908>)
 80064c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80064c4:	08006549 	.word	0x08006549
 80064c8:	0800657f 	.word	0x0800657f
 80064cc:	0800657f 	.word	0x0800657f
 80064d0:	0800657f 	.word	0x0800657f
 80064d4:	0800657f 	.word	0x0800657f
 80064d8:	0800657f 	.word	0x0800657f
 80064dc:	0800657f 	.word	0x0800657f
 80064e0:	0800657f 	.word	0x0800657f
 80064e4:	08006557 	.word	0x08006557
 80064e8:	0800657f 	.word	0x0800657f
 80064ec:	0800657f 	.word	0x0800657f
 80064f0:	0800657f 	.word	0x0800657f
 80064f4:	0800657f 	.word	0x0800657f
 80064f8:	0800657f 	.word	0x0800657f
 80064fc:	0800657f 	.word	0x0800657f
 8006500:	0800657f 	.word	0x0800657f
 8006504:	0800656b 	.word	0x0800656b
 8006508:	0800657f 	.word	0x0800657f
 800650c:	0800657f 	.word	0x0800657f
 8006510:	0800657f 	.word	0x0800657f
 8006514:	0800657f 	.word	0x0800657f
 8006518:	0800657f 	.word	0x0800657f
 800651c:	0800657f 	.word	0x0800657f
 8006520:	0800657f 	.word	0x0800657f
 8006524:	08006587 	.word	0x08006587
 8006528:	0800657f 	.word	0x0800657f
 800652c:	0800657f 	.word	0x0800657f
 8006530:	0800657f 	.word	0x0800657f
 8006534:	0800657f 	.word	0x0800657f
 8006538:	0800657f 	.word	0x0800657f
 800653c:	0800657f 	.word	0x0800657f
 8006540:	0800657f 	.word	0x0800657f
 8006544:	08006587 	.word	0x08006587
    {
      case RCC_SPI2CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI2 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006548:	4bab      	ldr	r3, [pc, #684]	@ (80067f8 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 800654a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800654c:	4aaa      	ldr	r2, [pc, #680]	@ (80067f8 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 800654e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006552:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 8006554:	e018      	b.n	8006588 <HAL_RCCEx_PeriphCLKConfig+0x19cc>

      case RCC_SPI2CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006556:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800655a:	3308      	adds	r3, #8
 800655c:	4618      	mov	r0, r3
 800655e:	f003 fa55 	bl	8009a0c <RCCEx_PLL2_Config>
 8006562:	4603      	mov	r3, r0
 8006564:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 8006568:	e00e      	b.n	8006588 <HAL_RCCEx_PeriphCLKConfig+0x19cc>

#if defined(RCC_SPI2CLKSOURCE_PLL3P)
      case RCC_SPI2CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI2 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800656a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800656e:	3330      	adds	r3, #48	@ 0x30
 8006570:	4618      	mov	r0, r3
 8006572:	f003 fae3 	bl	8009b3c <RCCEx_PLL3_Config>
 8006576:	4603      	mov	r3, r0
 8006578:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 800657c:	e004      	b.n	8006588 <HAL_RCCEx_PeriphCLKConfig+0x19cc>
        /* HSI, HSE, or CSI oscillator is used as source of SPI2 clock */
        /* SPI2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800657e:	2301      	movs	r3, #1
 8006580:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8006584:	e000      	b.n	8006588 <HAL_RCCEx_PeriphCLKConfig+0x19cc>
        break;
 8006586:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006588:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800658c:	2b00      	cmp	r3, #0
 800658e:	d10d      	bne.n	80065ac <HAL_RCCEx_PeriphCLKConfig+0x19f0>
    {
      /* Configure the SPI2 clock source */
      __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 8006590:	4b99      	ldr	r3, [pc, #612]	@ (80067f8 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8006592:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006596:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800659a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800659e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80065a2:	4a95      	ldr	r2, [pc, #596]	@ (80067f8 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 80065a4:	430b      	orrs	r3, r1
 80065a6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80065aa:	e003      	b.n	80065b4 <HAL_RCCEx_PeriphCLKConfig+0x19f8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80065ac:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80065b0:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 80065b4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80065b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065bc:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 80065c0:	63bb      	str	r3, [r7, #56]	@ 0x38
 80065c2:	2300      	movs	r3, #0
 80065c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80065c6:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 80065ca:	460b      	mov	r3, r1
 80065cc:	4313      	orrs	r3, r2
 80065ce:	d04e      	beq.n	800666e <HAL_RCCEx_PeriphCLKConfig+0x1ab2>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    switch (pPeriphClkInit->Spi3ClockSelection)
 80065d0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80065d4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80065d8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80065dc:	d02e      	beq.n	800663c <HAL_RCCEx_PeriphCLKConfig+0x1a80>
 80065de:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80065e2:	d827      	bhi.n	8006634 <HAL_RCCEx_PeriphCLKConfig+0x1a78>
 80065e4:	2bc0      	cmp	r3, #192	@ 0xc0
 80065e6:	d02b      	beq.n	8006640 <HAL_RCCEx_PeriphCLKConfig+0x1a84>
 80065e8:	2bc0      	cmp	r3, #192	@ 0xc0
 80065ea:	d823      	bhi.n	8006634 <HAL_RCCEx_PeriphCLKConfig+0x1a78>
 80065ec:	2b80      	cmp	r3, #128	@ 0x80
 80065ee:	d017      	beq.n	8006620 <HAL_RCCEx_PeriphCLKConfig+0x1a64>
 80065f0:	2b80      	cmp	r3, #128	@ 0x80
 80065f2:	d81f      	bhi.n	8006634 <HAL_RCCEx_PeriphCLKConfig+0x1a78>
 80065f4:	2b00      	cmp	r3, #0
 80065f6:	d002      	beq.n	80065fe <HAL_RCCEx_PeriphCLKConfig+0x1a42>
 80065f8:	2b40      	cmp	r3, #64	@ 0x40
 80065fa:	d007      	beq.n	800660c <HAL_RCCEx_PeriphCLKConfig+0x1a50>
 80065fc:	e01a      	b.n	8006634 <HAL_RCCEx_PeriphCLKConfig+0x1a78>
    {
      case RCC_SPI3CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI3 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80065fe:	4b7e      	ldr	r3, [pc, #504]	@ (80067f8 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8006600:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006602:	4a7d      	ldr	r2, [pc, #500]	@ (80067f8 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8006604:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006608:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 800660a:	e01a      	b.n	8006642 <HAL_RCCEx_PeriphCLKConfig+0x1a86>

      case RCC_SPI3CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI3*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800660c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006610:	3308      	adds	r3, #8
 8006612:	4618      	mov	r0, r3
 8006614:	f003 f9fa 	bl	8009a0c <RCCEx_PLL2_Config>
 8006618:	4603      	mov	r3, r0
 800661a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 800661e:	e010      	b.n	8006642 <HAL_RCCEx_PeriphCLKConfig+0x1a86>

#if defined(RCC_SPI3CLKSOURCE_PLL3P)
      case RCC_SPI3CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI3 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006620:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006624:	3330      	adds	r3, #48	@ 0x30
 8006626:	4618      	mov	r0, r3
 8006628:	f003 fa88 	bl	8009b3c <RCCEx_PLL3_Config>
 800662c:	4603      	mov	r3, r0
 800662e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 8006632:	e006      	b.n	8006642 <HAL_RCCEx_PeriphCLKConfig+0x1a86>
        /* HSI, HSE, or CSI oscillator is used as source of SPI3 clock */
        /* SPI3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006634:	2301      	movs	r3, #1
 8006636:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800663a:	e002      	b.n	8006642 <HAL_RCCEx_PeriphCLKConfig+0x1a86>
        break;
 800663c:	bf00      	nop
 800663e:	e000      	b.n	8006642 <HAL_RCCEx_PeriphCLKConfig+0x1a86>
        break;
 8006640:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006642:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006646:	2b00      	cmp	r3, #0
 8006648:	d10d      	bne.n	8006666 <HAL_RCCEx_PeriphCLKConfig+0x1aaa>
    {
      /* Configure the SPI3 clock source */
      __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 800664a:	4b6b      	ldr	r3, [pc, #428]	@ (80067f8 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 800664c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006650:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8006654:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006658:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800665c:	4a66      	ldr	r2, [pc, #408]	@ (80067f8 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 800665e:	430b      	orrs	r3, r1
 8006660:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8006664:	e003      	b.n	800666e <HAL_RCCEx_PeriphCLKConfig+0x1ab2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006666:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800666a:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a

  }

#if defined(SPI4)
  /*-------------------------- SPI4 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI4) == RCC_PERIPHCLK_SPI4)
 800666e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006672:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006676:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800667a:	633b      	str	r3, [r7, #48]	@ 0x30
 800667c:	2300      	movs	r3, #0
 800667e:	637b      	str	r3, [r7, #52]	@ 0x34
 8006680:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8006684:	460b      	mov	r3, r1
 8006686:	4313      	orrs	r3, r2
 8006688:	d055      	beq.n	8006736 <HAL_RCCEx_PeriphCLKConfig+0x1b7a>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI4CLKSOURCE(pPeriphClkInit->Spi4ClockSelection));

    switch (pPeriphClkInit->Spi4ClockSelection)
 800668a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800668e:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8006692:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8006696:	d031      	beq.n	80066fc <HAL_RCCEx_PeriphCLKConfig+0x1b40>
 8006698:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 800669c:	d82a      	bhi.n	80066f4 <HAL_RCCEx_PeriphCLKConfig+0x1b38>
 800669e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80066a2:	d02d      	beq.n	8006700 <HAL_RCCEx_PeriphCLKConfig+0x1b44>
 80066a4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80066a8:	d824      	bhi.n	80066f4 <HAL_RCCEx_PeriphCLKConfig+0x1b38>
 80066aa:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80066ae:	d029      	beq.n	8006704 <HAL_RCCEx_PeriphCLKConfig+0x1b48>
 80066b0:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80066b4:	d81e      	bhi.n	80066f4 <HAL_RCCEx_PeriphCLKConfig+0x1b38>
 80066b6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80066ba:	d011      	beq.n	80066e0 <HAL_RCCEx_PeriphCLKConfig+0x1b24>
 80066bc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80066c0:	d818      	bhi.n	80066f4 <HAL_RCCEx_PeriphCLKConfig+0x1b38>
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	d020      	beq.n	8006708 <HAL_RCCEx_PeriphCLKConfig+0x1b4c>
 80066c6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80066ca:	d113      	bne.n	80066f4 <HAL_RCCEx_PeriphCLKConfig+0x1b38>
        /* SPI4 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI4CLKSOURCE_PLL2Q: /* PLL2 is used as clock source for SPI4*/
        /* PLL2 Q input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80066cc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80066d0:	3308      	adds	r3, #8
 80066d2:	4618      	mov	r0, r3
 80066d4:	f003 f99a 	bl	8009a0c <RCCEx_PLL2_Config>
 80066d8:	4603      	mov	r3, r0
 80066da:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI4 clock source configuration done later after clock selection check */
        break;
 80066de:	e014      	b.n	800670a <HAL_RCCEx_PeriphCLKConfig+0x1b4e>

      case RCC_SPI4CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for SPI4 */
        /* PLL3 Q input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80066e0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80066e4:	3330      	adds	r3, #48	@ 0x30
 80066e6:	4618      	mov	r0, r3
 80066e8:	f003 fa28 	bl	8009b3c <RCCEx_PLL3_Config>
 80066ec:	4603      	mov	r3, r0
 80066ee:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI4 clock source configuration done later after clock selection check */
        break;
 80066f2:	e00a      	b.n	800670a <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        /*  HSE oscillator is used as source of SPI4 clock */
        /* SPI4 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80066f4:	2301      	movs	r3, #1
 80066f6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80066fa:	e006      	b.n	800670a <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        break;
 80066fc:	bf00      	nop
 80066fe:	e004      	b.n	800670a <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        break;
 8006700:	bf00      	nop
 8006702:	e002      	b.n	800670a <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        break;
 8006704:	bf00      	nop
 8006706:	e000      	b.n	800670a <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        break;
 8006708:	bf00      	nop
    }

    if (ret == HAL_OK)
 800670a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800670e:	2b00      	cmp	r3, #0
 8006710:	d10d      	bne.n	800672e <HAL_RCCEx_PeriphCLKConfig+0x1b72>
    {
      /* Configure the SPI4 clock source */
      __HAL_RCC_SPI4_CONFIG(pPeriphClkInit->Spi4ClockSelection);
 8006712:	4b39      	ldr	r3, [pc, #228]	@ (80067f8 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8006714:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006718:	f423 6160 	bic.w	r1, r3, #3584	@ 0xe00
 800671c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006720:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8006724:	4a34      	ldr	r2, [pc, #208]	@ (80067f8 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8006726:	430b      	orrs	r3, r1
 8006728:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800672c:	e003      	b.n	8006736 <HAL_RCCEx_PeriphCLKConfig+0x1b7a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800672e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006732:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SPI4 */

#if defined(SPI5)
  /*-------------------------- SPI5 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI5) == RCC_PERIPHCLK_SPI5)
 8006736:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800673a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800673e:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8006742:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006744:	2300      	movs	r3, #0
 8006746:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006748:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800674c:	460b      	mov	r3, r1
 800674e:	4313      	orrs	r3, r2
 8006750:	d058      	beq.n	8006804 <HAL_RCCEx_PeriphCLKConfig+0x1c48>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI5CLKSOURCE(pPeriphClkInit->Spi5ClockSelection));

    switch (pPeriphClkInit->Spi5ClockSelection)
 8006752:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006756:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800675a:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800675e:	d031      	beq.n	80067c4 <HAL_RCCEx_PeriphCLKConfig+0x1c08>
 8006760:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8006764:	d82a      	bhi.n	80067bc <HAL_RCCEx_PeriphCLKConfig+0x1c00>
 8006766:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800676a:	d02d      	beq.n	80067c8 <HAL_RCCEx_PeriphCLKConfig+0x1c0c>
 800676c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006770:	d824      	bhi.n	80067bc <HAL_RCCEx_PeriphCLKConfig+0x1c00>
 8006772:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006776:	d029      	beq.n	80067cc <HAL_RCCEx_PeriphCLKConfig+0x1c10>
 8006778:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800677c:	d81e      	bhi.n	80067bc <HAL_RCCEx_PeriphCLKConfig+0x1c00>
 800677e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006782:	d011      	beq.n	80067a8 <HAL_RCCEx_PeriphCLKConfig+0x1bec>
 8006784:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006788:	d818      	bhi.n	80067bc <HAL_RCCEx_PeriphCLKConfig+0x1c00>
 800678a:	2b00      	cmp	r3, #0
 800678c:	d020      	beq.n	80067d0 <HAL_RCCEx_PeriphCLKConfig+0x1c14>
 800678e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006792:	d113      	bne.n	80067bc <HAL_RCCEx_PeriphCLKConfig+0x1c00>
        /* SPI5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI5CLKSOURCE_PLL2Q: /* PLL2 is used as clock source for SPI5*/
        /* PLL2 Q input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006794:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006798:	3308      	adds	r3, #8
 800679a:	4618      	mov	r0, r3
 800679c:	f003 f936 	bl	8009a0c <RCCEx_PLL2_Config>
 80067a0:	4603      	mov	r3, r0
 80067a2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI5 clock source configuration done later after clock selection check */
        break;
 80067a6:	e014      	b.n	80067d2 <HAL_RCCEx_PeriphCLKConfig+0x1c16>

      case RCC_SPI5CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for SPI5 */
        /* PLL3 Q input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80067a8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80067ac:	3330      	adds	r3, #48	@ 0x30
 80067ae:	4618      	mov	r0, r3
 80067b0:	f003 f9c4 	bl	8009b3c <RCCEx_PLL3_Config>
 80067b4:	4603      	mov	r3, r0
 80067b6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI5 clock source configuration done later after clock selection check */
        break;
 80067ba:	e00a      	b.n	80067d2 <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        /*  HSE oscillator is used as source of SPI5 clock */
        /* SPI5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80067bc:	2301      	movs	r3, #1
 80067be:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80067c2:	e006      	b.n	80067d2 <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        break;
 80067c4:	bf00      	nop
 80067c6:	e004      	b.n	80067d2 <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        break;
 80067c8:	bf00      	nop
 80067ca:	e002      	b.n	80067d2 <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        break;
 80067cc:	bf00      	nop
 80067ce:	e000      	b.n	80067d2 <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        break;
 80067d0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80067d2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80067d6:	2b00      	cmp	r3, #0
 80067d8:	d110      	bne.n	80067fc <HAL_RCCEx_PeriphCLKConfig+0x1c40>
    {
      /* Configure the SPI5 clock source */
      __HAL_RCC_SPI5_CONFIG(pPeriphClkInit->Spi5ClockSelection);
 80067da:	4b07      	ldr	r3, [pc, #28]	@ (80067f8 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 80067dc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80067e0:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 80067e4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80067e8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80067ec:	4902      	ldr	r1, [pc, #8]	@ (80067f8 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 80067ee:	4313      	orrs	r3, r2
 80067f0:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 80067f4:	e006      	b.n	8006804 <HAL_RCCEx_PeriphCLKConfig+0x1c48>
 80067f6:	bf00      	nop
 80067f8:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 80067fc:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006800:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SPI5 */

#if defined(SPI6)
  /*-------------------------- SPI6 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8006804:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006808:	e9d3 2300 	ldrd	r2, r3, [r3]
 800680c:	2100      	movs	r1, #0
 800680e:	6239      	str	r1, [r7, #32]
 8006810:	f003 0301 	and.w	r3, r3, #1
 8006814:	627b      	str	r3, [r7, #36]	@ 0x24
 8006816:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800681a:	460b      	mov	r3, r1
 800681c:	4313      	orrs	r3, r2
 800681e:	d055      	beq.n	80068cc <HAL_RCCEx_PeriphCLKConfig+0x1d10>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI6CLKSOURCE(pPeriphClkInit->Spi6ClockSelection));

    switch (pPeriphClkInit->Spi6ClockSelection)
 8006820:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006824:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006828:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 800682c:	d031      	beq.n	8006892 <HAL_RCCEx_PeriphCLKConfig+0x1cd6>
 800682e:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 8006832:	d82a      	bhi.n	800688a <HAL_RCCEx_PeriphCLKConfig+0x1cce>
 8006834:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006838:	d02d      	beq.n	8006896 <HAL_RCCEx_PeriphCLKConfig+0x1cda>
 800683a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800683e:	d824      	bhi.n	800688a <HAL_RCCEx_PeriphCLKConfig+0x1cce>
 8006840:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8006844:	d029      	beq.n	800689a <HAL_RCCEx_PeriphCLKConfig+0x1cde>
 8006846:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 800684a:	d81e      	bhi.n	800688a <HAL_RCCEx_PeriphCLKConfig+0x1cce>
 800684c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006850:	d011      	beq.n	8006876 <HAL_RCCEx_PeriphCLKConfig+0x1cba>
 8006852:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006856:	d818      	bhi.n	800688a <HAL_RCCEx_PeriphCLKConfig+0x1cce>
 8006858:	2b00      	cmp	r3, #0
 800685a:	d020      	beq.n	800689e <HAL_RCCEx_PeriphCLKConfig+0x1ce2>
 800685c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006860:	d113      	bne.n	800688a <HAL_RCCEx_PeriphCLKConfig+0x1cce>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2Q: /* PLL2 is used as clock source for SPI6*/
        /* PLL2 Q input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006862:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006866:	3308      	adds	r3, #8
 8006868:	4618      	mov	r0, r3
 800686a:	f003 f8cf 	bl	8009a0c <RCCEx_PLL2_Config>
 800686e:	4603      	mov	r3, r0
 8006870:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8006874:	e014      	b.n	80068a0 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>

      case RCC_SPI6CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for SPI6 */
        /* PLL3 Q input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006876:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800687a:	3330      	adds	r3, #48	@ 0x30
 800687c:	4618      	mov	r0, r3
 800687e:	f003 f95d 	bl	8009b3c <RCCEx_PLL3_Config>
 8006882:	4603      	mov	r3, r0
 8006884:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8006888:	e00a      	b.n	80068a0 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        /*  HSE oscillator is used as source of SPI6 clock */
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800688a:	2301      	movs	r3, #1
 800688c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8006890:	e006      	b.n	80068a0 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        break;
 8006892:	bf00      	nop
 8006894:	e004      	b.n	80068a0 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        break;
 8006896:	bf00      	nop
 8006898:	e002      	b.n	80068a0 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        break;
 800689a:	bf00      	nop
 800689c:	e000      	b.n	80068a0 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        break;
 800689e:	bf00      	nop
    }

    if (ret == HAL_OK)
 80068a0:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80068a4:	2b00      	cmp	r3, #0
 80068a6:	d10d      	bne.n	80068c4 <HAL_RCCEx_PeriphCLKConfig+0x1d08>
    {
      /* Configure the SPI6 clock source */
      __HAL_RCC_SPI6_CONFIG(pPeriphClkInit->Spi6ClockSelection);
 80068a8:	4b88      	ldr	r3, [pc, #544]	@ (8006acc <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 80068aa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80068ae:	f423 3260 	bic.w	r2, r3, #229376	@ 0x38000
 80068b2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80068b6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80068ba:	4984      	ldr	r1, [pc, #528]	@ (8006acc <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 80068bc:	4313      	orrs	r3, r2
 80068be:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 80068c2:	e003      	b.n	80068cc <HAL_RCCEx_PeriphCLKConfig+0x1d10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80068c4:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80068c8:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SPI6 */

#if defined(OCTOSPI1)
  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 80068cc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80068d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068d4:	2100      	movs	r1, #0
 80068d6:	61b9      	str	r1, [r7, #24]
 80068d8:	f003 0302 	and.w	r3, r3, #2
 80068dc:	61fb      	str	r3, [r7, #28]
 80068de:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 80068e2:	460b      	mov	r3, r1
 80068e4:	4313      	orrs	r3, r2
 80068e6:	d03d      	beq.n	8006964 <HAL_RCCEx_PeriphCLKConfig+0x1da8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(pPeriphClkInit->OspiClockSelection));

    switch (pPeriphClkInit->OspiClockSelection)
 80068e8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80068ec:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80068f0:	2b03      	cmp	r3, #3
 80068f2:	d81c      	bhi.n	800692e <HAL_RCCEx_PeriphCLKConfig+0x1d72>
 80068f4:	a201      	add	r2, pc, #4	@ (adr r2, 80068fc <HAL_RCCEx_PeriphCLKConfig+0x1d40>)
 80068f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80068fa:	bf00      	nop
 80068fc:	08006937 	.word	0x08006937
 8006900:	0800690d 	.word	0x0800690d
 8006904:	0800691b 	.word	0x0800691b
 8006908:	08006937 	.word	0x08006937
        break;

      case RCC_OSPICLKSOURCE_PLL1Q:  /* PLL1 Q is used as clock source for OCTOSPI*/

        /* Enable PLL1 Q CLK output */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800690c:	4b6f      	ldr	r3, [pc, #444]	@ (8006acc <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 800690e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006910:	4a6e      	ldr	r2, [pc, #440]	@ (8006acc <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8006912:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006916:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8006918:	e00e      	b.n	8006938 <HAL_RCCEx_PeriphCLKConfig+0x1d7c>

      case RCC_OSPICLKSOURCE_PLL2R:  /* PLL2 is used as clock source for OCTOSPI*/
        /* PLL2 R input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800691a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800691e:	3308      	adds	r3, #8
 8006920:	4618      	mov	r0, r3
 8006922:	f003 f873 	bl	8009a0c <RCCEx_PLL2_Config>
 8006926:	4603      	mov	r3, r0
 8006928:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* OCTOSPI clock source config set later after clock selection check */
        break;
 800692c:	e004      	b.n	8006938 <HAL_RCCEx_PeriphCLKConfig+0x1d7c>
      case RCC_OSPICLKSOURCE_CLKP:  /* CLKP is used as source of OCTOSPI clock*/
        /* OCTOSPI clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800692e:	2301      	movs	r3, #1
 8006930:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8006934:	e000      	b.n	8006938 <HAL_RCCEx_PeriphCLKConfig+0x1d7c>
        break;
 8006936:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006938:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800693c:	2b00      	cmp	r3, #0
 800693e:	d10d      	bne.n	800695c <HAL_RCCEx_PeriphCLKConfig+0x1da0>
    {
      /* Configure the OctoSPI clock source */
      __HAL_RCC_OSPI_CONFIG(pPeriphClkInit->OspiClockSelection);
 8006940:	4b62      	ldr	r3, [pc, #392]	@ (8006acc <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8006942:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006946:	f023 0203 	bic.w	r2, r3, #3
 800694a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800694e:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8006952:	495e      	ldr	r1, [pc, #376]	@ (8006acc <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8006954:	4313      	orrs	r3, r2
 8006956:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 800695a:	e003      	b.n	8006964 <HAL_RCCEx_PeriphCLKConfig+0x1da8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800695c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006960:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* OCTOSPI1*/

  /*-------------------------- FDCAN kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8006964:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006968:	e9d3 2300 	ldrd	r2, r3, [r3]
 800696c:	2100      	movs	r1, #0
 800696e:	6139      	str	r1, [r7, #16]
 8006970:	f003 0304 	and.w	r3, r3, #4
 8006974:	617b      	str	r3, [r7, #20]
 8006976:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800697a:	460b      	mov	r3, r1
 800697c:	4313      	orrs	r3, r2
 800697e:	d03a      	beq.n	80069f6 <HAL_RCCEx_PeriphCLKConfig+0x1e3a>
  {
    assert_param(IS_RCC_FDCANCLK(pPeriphClkInit->FdcanClockSelection));

    switch (pPeriphClkInit->FdcanClockSelection)
 8006980:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006984:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8006988:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800698c:	d00e      	beq.n	80069ac <HAL_RCCEx_PeriphCLKConfig+0x1df0>
 800698e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006992:	d815      	bhi.n	80069c0 <HAL_RCCEx_PeriphCLKConfig+0x1e04>
 8006994:	2b00      	cmp	r3, #0
 8006996:	d017      	beq.n	80069c8 <HAL_RCCEx_PeriphCLKConfig+0x1e0c>
 8006998:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800699c:	d110      	bne.n	80069c0 <HAL_RCCEx_PeriphCLKConfig+0x1e04>
        /* FDCAN kernel clock source config set later after clock selection check */
        break;

      case RCC_FDCANCLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for FDCAN kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800699e:	4b4b      	ldr	r3, [pc, #300]	@ (8006acc <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 80069a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80069a2:	4a4a      	ldr	r2, [pc, #296]	@ (8006acc <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 80069a4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80069a8:	6293      	str	r3, [r2, #40]	@ 0x28
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 80069aa:	e00e      	b.n	80069ca <HAL_RCCEx_PeriphCLKConfig+0x1e0e>

      case RCC_FDCANCLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for FDCAN kernel clock*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80069ac:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80069b0:	3308      	adds	r3, #8
 80069b2:	4618      	mov	r0, r3
 80069b4:	f003 f82a 	bl	8009a0c <RCCEx_PLL2_Config>
 80069b8:	4603      	mov	r3, r0
 80069ba:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 80069be:	e004      	b.n	80069ca <HAL_RCCEx_PeriphCLKConfig+0x1e0e>

      default:
        ret = HAL_ERROR;
 80069c0:	2301      	movs	r3, #1
 80069c2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80069c6:	e000      	b.n	80069ca <HAL_RCCEx_PeriphCLKConfig+0x1e0e>
        break;
 80069c8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80069ca:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	d10d      	bne.n	80069ee <HAL_RCCEx_PeriphCLKConfig+0x1e32>
    {
      /* Set the source of FDCAN kernel clock*/
      __HAL_RCC_FDCAN_CONFIG(pPeriphClkInit->FdcanClockSelection);
 80069d2:	4b3e      	ldr	r3, [pc, #248]	@ (8006acc <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 80069d4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80069d8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80069dc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80069e0:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80069e4:	4939      	ldr	r1, [pc, #228]	@ (8006acc <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 80069e6:	4313      	orrs	r3, r2
 80069e8:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
 80069ec:	e003      	b.n	80069f6 <HAL_RCCEx_PeriphCLKConfig+0x1e3a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80069ee:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80069f2:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

#if defined(USB_DRD_FS)
  /*------------------------------ USB Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80069f6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80069fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069fe:	2100      	movs	r1, #0
 8006a00:	60b9      	str	r1, [r7, #8]
 8006a02:	f003 0310 	and.w	r3, r3, #16
 8006a06:	60fb      	str	r3, [r7, #12]
 8006a08:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8006a0c:	460b      	mov	r3, r1
 8006a0e:	4313      	orrs	r3, r2
 8006a10:	d038      	beq.n	8006a84 <HAL_RCCEx_PeriphCLKConfig+0x1ec8>
  {

    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(pPeriphClkInit->UsbClockSelection));

    switch (pPeriphClkInit->UsbClockSelection)
 8006a12:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006a16:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8006a1a:	2b30      	cmp	r3, #48	@ 0x30
 8006a1c:	d01b      	beq.n	8006a56 <HAL_RCCEx_PeriphCLKConfig+0x1e9a>
 8006a1e:	2b30      	cmp	r3, #48	@ 0x30
 8006a20:	d815      	bhi.n	8006a4e <HAL_RCCEx_PeriphCLKConfig+0x1e92>
 8006a22:	2b10      	cmp	r3, #16
 8006a24:	d002      	beq.n	8006a2c <HAL_RCCEx_PeriphCLKConfig+0x1e70>
 8006a26:	2b20      	cmp	r3, #32
 8006a28:	d007      	beq.n	8006a3a <HAL_RCCEx_PeriphCLKConfig+0x1e7e>
 8006a2a:	e010      	b.n	8006a4e <HAL_RCCEx_PeriphCLKConfig+0x1e92>
    {
      case RCC_USBCLKSOURCE_PLL1Q:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006a2c:	4b27      	ldr	r3, [pc, #156]	@ (8006acc <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8006a2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a30:	4a26      	ldr	r2, [pc, #152]	@ (8006acc <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8006a32:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006a36:	6293      	str	r3, [r2, #40]	@ 0x28

        /* USB clock source configuration done later after clock selection check */
        break;
 8006a38:	e00e      	b.n	8006a58 <HAL_RCCEx_PeriphCLKConfig+0x1e9c>

#if defined(RCC_USBCLKSOURCE_PLL3Q)
      case RCC_USBCLKSOURCE_PLL3Q: /* PLL3 is used as clock source for USB*/
        /* PLL3Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006a3a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006a3e:	3330      	adds	r3, #48	@ 0x30
 8006a40:	4618      	mov	r0, r3
 8006a42:	f003 f87b 	bl	8009b3c <RCCEx_PLL3_Config>
 8006a46:	4603      	mov	r3, r0
 8006a48:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
      case RCC_USBCLKSOURCE_PLL2Q: /* PLL2 is used as clock source for USB*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_USBCLKSOURCE_PLL3Q */
        /* USB clock source configuration done later after clock selection check */
        break;
 8006a4c:	e004      	b.n	8006a58 <HAL_RCCEx_PeriphCLKConfig+0x1e9c>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006a4e:	2301      	movs	r3, #1
 8006a50:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8006a54:	e000      	b.n	8006a58 <HAL_RCCEx_PeriphCLKConfig+0x1e9c>
        break;
 8006a56:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006a58:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006a5c:	2b00      	cmp	r3, #0
 8006a5e:	d10d      	bne.n	8006a7c <HAL_RCCEx_PeriphCLKConfig+0x1ec0>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(pPeriphClkInit->UsbClockSelection);
 8006a60:	4b1a      	ldr	r3, [pc, #104]	@ (8006acc <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8006a62:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006a66:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8006a6a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006a6e:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8006a72:	4916      	ldr	r1, [pc, #88]	@ (8006acc <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8006a74:	4313      	orrs	r3, r2
 8006a76:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 8006a7a:	e003      	b.n	8006a84 <HAL_RCCEx_PeriphCLKConfig+0x1ec8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006a7c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006a80:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* USB_DRD_FS */

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8006a84:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006a88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a8c:	2100      	movs	r1, #0
 8006a8e:	6039      	str	r1, [r7, #0]
 8006a90:	f003 0308 	and.w	r3, r3, #8
 8006a94:	607b      	str	r3, [r7, #4]
 8006a96:	e9d7 1200 	ldrd	r1, r2, [r7]
 8006a9a:	460b      	mov	r3, r1
 8006a9c:	4313      	orrs	r3, r2
 8006a9e:	d00c      	beq.n	8006aba <HAL_RCCEx_PeriphCLKConfig+0x1efe>

    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(pPeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(pPeriphClkInit->CecClockSelection);
 8006aa0:	4b0a      	ldr	r3, [pc, #40]	@ (8006acc <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8006aa2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006aa6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8006aaa:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006aae:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
 8006ab2:	4906      	ldr	r1, [pc, #24]	@ (8006acc <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8006ab4:	4313      	orrs	r3, r2
 8006ab6:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8

  }
#endif /* CEC */

  return status;
 8006aba:	f897 315a 	ldrb.w	r3, [r7, #346]	@ 0x15a
}
 8006abe:	4618      	mov	r0, r3
 8006ac0:	f507 77b0 	add.w	r7, r7, #352	@ 0x160
 8006ac4:	46bd      	mov	sp, r7
 8006ac6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006aca:	bf00      	nop
 8006acc:	44020c00 	.word	0x44020c00

08006ad0 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL1_Clocks pointer to PLL1_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *pPLL1_Clocks)
{
 8006ad0:	b480      	push	{r7}
 8006ad2:	b08b      	sub	sp, #44	@ 0x2c
 8006ad4:	af00      	add	r7, sp, #0
 8006ad6:	6078      	str	r0, [r7, #4]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL1M) * PLL1N
  PLL1xCLK = PLL1_VCO / PLL1x
  */

  pll1n = (RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N);
 8006ad8:	4bae      	ldr	r3, [pc, #696]	@ (8006d94 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8006ada:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006adc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006ae0:	623b      	str	r3, [r7, #32]
  pll1source = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8006ae2:	4bac      	ldr	r3, [pc, #688]	@ (8006d94 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8006ae4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ae6:	f003 0303 	and.w	r3, r3, #3
 8006aea:	61fb      	str	r3, [r7, #28]
  pll1m = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 8006aec:	4ba9      	ldr	r3, [pc, #676]	@ (8006d94 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8006aee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006af0:	0a1b      	lsrs	r3, r3, #8
 8006af2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006af6:	61bb      	str	r3, [r7, #24]
  pll1fracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8006af8:	4ba6      	ldr	r3, [pc, #664]	@ (8006d94 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8006afa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006afc:	091b      	lsrs	r3, r3, #4
 8006afe:	f003 0301 	and.w	r3, r3, #1
 8006b02:	617b      	str	r3, [r7, #20]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 8006b04:	4ba3      	ldr	r3, [pc, #652]	@ (8006d94 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8006b06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b08:	08db      	lsrs	r3, r3, #3
 8006b0a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006b0e:	697a      	ldr	r2, [r7, #20]
 8006b10:	fb02 f303 	mul.w	r3, r2, r3
 8006b14:	ee07 3a90 	vmov	s15, r3
 8006b18:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006b1c:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL1FRACR_PLL1FRACN_Pos));

  if (pll1m != 0U)
 8006b20:	69bb      	ldr	r3, [r7, #24]
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	f000 8126 	beq.w	8006d74 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>
  {
    switch (pll1source)
 8006b28:	69fb      	ldr	r3, [r7, #28]
 8006b2a:	2b03      	cmp	r3, #3
 8006b2c:	d053      	beq.n	8006bd6 <HAL_RCCEx_GetPLL1ClockFreq+0x106>
 8006b2e:	69fb      	ldr	r3, [r7, #28]
 8006b30:	2b03      	cmp	r3, #3
 8006b32:	d86f      	bhi.n	8006c14 <HAL_RCCEx_GetPLL1ClockFreq+0x144>
 8006b34:	69fb      	ldr	r3, [r7, #28]
 8006b36:	2b01      	cmp	r3, #1
 8006b38:	d003      	beq.n	8006b42 <HAL_RCCEx_GetPLL1ClockFreq+0x72>
 8006b3a:	69fb      	ldr	r3, [r7, #28]
 8006b3c:	2b02      	cmp	r3, #2
 8006b3e:	d02b      	beq.n	8006b98 <HAL_RCCEx_GetPLL1ClockFreq+0xc8>
 8006b40:	e068      	b.n	8006c14 <HAL_RCCEx_GetPLL1ClockFreq+0x144>
    {

      case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006b42:	4b94      	ldr	r3, [pc, #592]	@ (8006d94 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	08db      	lsrs	r3, r3, #3
 8006b48:	f003 0303 	and.w	r3, r3, #3
 8006b4c:	4a92      	ldr	r2, [pc, #584]	@ (8006d98 <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>)
 8006b4e:	fa22 f303 	lsr.w	r3, r2, r3
 8006b52:	60fb      	str	r3, [r7, #12]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	ee07 3a90 	vmov	s15, r3
 8006b5a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006b5e:	69bb      	ldr	r3, [r7, #24]
 8006b60:	ee07 3a90 	vmov	s15, r3
 8006b64:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006b68:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006b6c:	6a3b      	ldr	r3, [r7, #32]
 8006b6e:	ee07 3a90 	vmov	s15, r3
 8006b72:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006b76:	ed97 6a04 	vldr	s12, [r7, #16]
 8006b7a:	eddf 5a88 	vldr	s11, [pc, #544]	@ 8006d9c <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 8006b7e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006b82:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006b86:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006b8a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006b8e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006b92:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8006b96:	e068      	b.n	8006c6a <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8006b98:	69bb      	ldr	r3, [r7, #24]
 8006b9a:	ee07 3a90 	vmov	s15, r3
 8006b9e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006ba2:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 8006da0 <HAL_RCCEx_GetPLL1ClockFreq+0x2d0>
 8006ba6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006baa:	6a3b      	ldr	r3, [r7, #32]
 8006bac:	ee07 3a90 	vmov	s15, r3
 8006bb0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006bb4:	ed97 6a04 	vldr	s12, [r7, #16]
 8006bb8:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8006d9c <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 8006bbc:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006bc0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006bc4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006bc8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006bcc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006bd0:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8006bd4:	e049      	b.n	8006c6a <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8006bd6:	69bb      	ldr	r3, [r7, #24]
 8006bd8:	ee07 3a90 	vmov	s15, r3
 8006bdc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006be0:	eddf 6a70 	vldr	s13, [pc, #448]	@ 8006da4 <HAL_RCCEx_GetPLL1ClockFreq+0x2d4>
 8006be4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006be8:	6a3b      	ldr	r3, [r7, #32]
 8006bea:	ee07 3a90 	vmov	s15, r3
 8006bee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006bf2:	ed97 6a04 	vldr	s12, [r7, #16]
 8006bf6:	eddf 5a69 	vldr	s11, [pc, #420]	@ 8006d9c <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 8006bfa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006bfe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006c02:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006c06:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006c0a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006c0e:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8006c12:	e02a      	b.n	8006c6a <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006c14:	4b5f      	ldr	r3, [pc, #380]	@ (8006d94 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	08db      	lsrs	r3, r3, #3
 8006c1a:	f003 0303 	and.w	r3, r3, #3
 8006c1e:	4a5e      	ldr	r2, [pc, #376]	@ (8006d98 <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>)
 8006c20:	fa22 f303 	lsr.w	r3, r2, r3
 8006c24:	60fb      	str	r3, [r7, #12]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8006c26:	68fb      	ldr	r3, [r7, #12]
 8006c28:	ee07 3a90 	vmov	s15, r3
 8006c2c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006c30:	69bb      	ldr	r3, [r7, #24]
 8006c32:	ee07 3a90 	vmov	s15, r3
 8006c36:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006c3a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006c3e:	6a3b      	ldr	r3, [r7, #32]
 8006c40:	ee07 3a90 	vmov	s15, r3
 8006c44:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006c48:	ed97 6a04 	vldr	s12, [r7, #16]
 8006c4c:	eddf 5a53 	vldr	s11, [pc, #332]	@ 8006d9c <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 8006c50:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006c54:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006c58:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006c5c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006c60:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006c64:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8006c68:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8006c6a:	4b4a      	ldr	r3, [pc, #296]	@ (8006d94 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006c72:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006c76:	d121      	bne.n	8006cbc <HAL_RCCEx_GetPLL1ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVP) != 0U)
 8006c78:	4b46      	ldr	r3, [pc, #280]	@ (8006d94 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8006c7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c7c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006c80:	2b00      	cmp	r3, #0
 8006c82:	d017      	beq.n	8006cb4 <HAL_RCCEx_GetPLL1ClockFreq+0x1e4>
      {
        pPLL1_Clocks->PLL1_P_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8006c84:	4b43      	ldr	r3, [pc, #268]	@ (8006d94 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8006c86:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006c88:	0a5b      	lsrs	r3, r3, #9
 8006c8a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006c8e:	ee07 3a90 	vmov	s15, r3
 8006c92:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1P) >> \
                                                                                  RCC_PLL1DIVR_PLL1P_Pos) + \
 8006c96:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006c9a:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 8006c9e:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8006ca2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006ca6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006caa:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_P_Frequency = \
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	601a      	str	r2, [r3, #0]
 8006cb2:	e006      	b.n	8006cc2 <HAL_RCCEx_GetPLL1ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL1_Clocks->PLL1_P_Frequency = 0U;
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	2200      	movs	r2, #0
 8006cb8:	601a      	str	r2, [r3, #0]
 8006cba:	e002      	b.n	8006cc2 <HAL_RCCEx_GetPLL1ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL1_Clocks->PLL1_P_Frequency = 0U;
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	2200      	movs	r2, #0
 8006cc0:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8006cc2:	4b34      	ldr	r3, [pc, #208]	@ (8006d94 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006cca:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006cce:	d121      	bne.n	8006d14 <HAL_RCCEx_GetPLL1ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVQ) != 0U)
 8006cd0:	4b30      	ldr	r3, [pc, #192]	@ (8006d94 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8006cd2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006cd4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	d017      	beq.n	8006d0c <HAL_RCCEx_GetPLL1ClockFreq+0x23c>
      {
        pPLL1_Clocks->PLL1_Q_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8006cdc:	4b2d      	ldr	r3, [pc, #180]	@ (8006d94 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8006cde:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006ce0:	0c1b      	lsrs	r3, r3, #16
 8006ce2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006ce6:	ee07 3a90 	vmov	s15, r3
 8006cea:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1Q) >> \
                                                                                  RCC_PLL1DIVR_PLL1Q_Pos) + \
 8006cee:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006cf2:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 8006cf6:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8006cfa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006cfe:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006d02:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_Q_Frequency = \
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	605a      	str	r2, [r3, #4]
 8006d0a:	e006      	b.n	8006d1a <HAL_RCCEx_GetPLL1ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	2200      	movs	r2, #0
 8006d10:	605a      	str	r2, [r3, #4]
 8006d12:	e002      	b.n	8006d1a <HAL_RCCEx_GetPLL1ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	2200      	movs	r2, #0
 8006d18:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8006d1a:	4b1e      	ldr	r3, [pc, #120]	@ (8006d94 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006d22:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006d26:	d121      	bne.n	8006d6c <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVR) != 0U)
 8006d28:	4b1a      	ldr	r3, [pc, #104]	@ (8006d94 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8006d2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d2c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006d30:	2b00      	cmp	r3, #0
 8006d32:	d017      	beq.n	8006d64 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
      {
        pPLL1_Clocks->PLL1_R_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8006d34:	4b17      	ldr	r3, [pc, #92]	@ (8006d94 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8006d36:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006d38:	0e1b      	lsrs	r3, r3, #24
 8006d3a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006d3e:	ee07 3a90 	vmov	s15, r3
 8006d42:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1R) >> \
                                                                                  RCC_PLL1DIVR_PLL1R_Pos) + \
 8006d46:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006d4a:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 8006d4e:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8006d52:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006d56:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006d5a:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_R_Frequency = \
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	609a      	str	r2, [r3, #8]
    pPLL1_Clocks->PLL1_P_Frequency = 0U;
    pPLL1_Clocks->PLL1_Q_Frequency = 0U;
    pPLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8006d62:	e010      	b.n	8006d86 <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
        pPLL1_Clocks->PLL1_R_Frequency = 0U;
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	2200      	movs	r2, #0
 8006d68:	609a      	str	r2, [r3, #8]
}
 8006d6a:	e00c      	b.n	8006d86 <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
      pPLL1_Clocks->PLL1_R_Frequency = 0U;
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	2200      	movs	r2, #0
 8006d70:	609a      	str	r2, [r3, #8]
}
 8006d72:	e008      	b.n	8006d86 <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
    pPLL1_Clocks->PLL1_P_Frequency = 0U;
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	2200      	movs	r2, #0
 8006d78:	601a      	str	r2, [r3, #0]
    pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	2200      	movs	r2, #0
 8006d7e:	605a      	str	r2, [r3, #4]
    pPLL1_Clocks->PLL1_R_Frequency = 0U;
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	2200      	movs	r2, #0
 8006d84:	609a      	str	r2, [r3, #8]
}
 8006d86:	bf00      	nop
 8006d88:	372c      	adds	r7, #44	@ 0x2c
 8006d8a:	46bd      	mov	sp, r7
 8006d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d90:	4770      	bx	lr
 8006d92:	bf00      	nop
 8006d94:	44020c00 	.word	0x44020c00
 8006d98:	03d09000 	.word	0x03d09000
 8006d9c:	46000000 	.word	0x46000000
 8006da0:	4a742400 	.word	0x4a742400
 8006da4:	4bbebc20 	.word	0x4bbebc20

08006da8 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL2_Clocks pointer to PLL2_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *pPLL2_Clocks)
{
 8006da8:	b480      	push	{r7}
 8006daa:	b08b      	sub	sp, #44	@ 0x2c
 8006dac:	af00      	add	r7, sp, #0
 8006dae:	6078      	str	r0, [r7, #4]
  float_t pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
  PLL2xCLK = PLL2_VCO / PLL2x
  */
  pll2n = (RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N);
 8006db0:	4bae      	ldr	r3, [pc, #696]	@ (800706c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8006db2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006db4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006db8:	623b      	str	r3, [r7, #32]
  pll2source = (RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2SRC);
 8006dba:	4bac      	ldr	r3, [pc, #688]	@ (800706c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8006dbc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006dbe:	f003 0303 	and.w	r3, r3, #3
 8006dc2:	61fb      	str	r3, [r7, #28]
  pll2m = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2M) >> RCC_PLL2CFGR_PLL2M_Pos);
 8006dc4:	4ba9      	ldr	r3, [pc, #676]	@ (800706c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8006dc6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006dc8:	0a1b      	lsrs	r3, r3, #8
 8006dca:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006dce:	61bb      	str	r3, [r7, #24]
  pll2fracen = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2FRACEN) >> RCC_PLL2CFGR_PLL2FRACEN_Pos);
 8006dd0:	4ba6      	ldr	r3, [pc, #664]	@ (800706c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8006dd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006dd4:	091b      	lsrs	r3, r3, #4
 8006dd6:	f003 0301 	and.w	r3, r3, #1
 8006dda:	617b      	str	r3, [r7, #20]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 8006ddc:	4ba3      	ldr	r3, [pc, #652]	@ (800706c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8006dde:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006de0:	08db      	lsrs	r3, r3, #3
 8006de2:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006de6:	697a      	ldr	r2, [r7, #20]
 8006de8:	fb02 f303 	mul.w	r3, r2, r3
 8006dec:	ee07 3a90 	vmov	s15, r3
 8006df0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006df4:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL2FRACR_PLL2FRACN_Pos));

  if (pll2m != 0U)
 8006df8:	69bb      	ldr	r3, [r7, #24]
 8006dfa:	2b00      	cmp	r3, #0
 8006dfc:	f000 8126 	beq.w	800704c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
  {
    switch (pll2source)
 8006e00:	69fb      	ldr	r3, [r7, #28]
 8006e02:	2b03      	cmp	r3, #3
 8006e04:	d053      	beq.n	8006eae <HAL_RCCEx_GetPLL2ClockFreq+0x106>
 8006e06:	69fb      	ldr	r3, [r7, #28]
 8006e08:	2b03      	cmp	r3, #3
 8006e0a:	d86f      	bhi.n	8006eec <HAL_RCCEx_GetPLL2ClockFreq+0x144>
 8006e0c:	69fb      	ldr	r3, [r7, #28]
 8006e0e:	2b01      	cmp	r3, #1
 8006e10:	d003      	beq.n	8006e1a <HAL_RCCEx_GetPLL2ClockFreq+0x72>
 8006e12:	69fb      	ldr	r3, [r7, #28]
 8006e14:	2b02      	cmp	r3, #2
 8006e16:	d02b      	beq.n	8006e70 <HAL_RCCEx_GetPLL2ClockFreq+0xc8>
 8006e18:	e068      	b.n	8006eec <HAL_RCCEx_GetPLL2ClockFreq+0x144>
    {
      case RCC_PLL2_SOURCE_HSI:  /* HSI used as PLL clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006e1a:	4b94      	ldr	r3, [pc, #592]	@ (800706c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	08db      	lsrs	r3, r3, #3
 8006e20:	f003 0303 	and.w	r3, r3, #3
 8006e24:	4a92      	ldr	r2, [pc, #584]	@ (8007070 <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>)
 8006e26:	fa22 f303 	lsr.w	r3, r2, r3
 8006e2a:	60fb      	str	r3, [r7, #12]
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8006e2c:	68fb      	ldr	r3, [r7, #12]
 8006e2e:	ee07 3a90 	vmov	s15, r3
 8006e32:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006e36:	69bb      	ldr	r3, [r7, #24]
 8006e38:	ee07 3a90 	vmov	s15, r3
 8006e3c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006e40:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006e44:	6a3b      	ldr	r3, [r7, #32]
 8006e46:	ee07 3a90 	vmov	s15, r3
 8006e4a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006e4e:	ed97 6a04 	vldr	s12, [r7, #16]
 8006e52:	eddf 5a88 	vldr	s11, [pc, #544]	@ 8007074 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 8006e56:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006e5a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006e5e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006e62:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006e66:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006e6a:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8006e6e:	e068      	b.n	8006f42 <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      case RCC_PLL2_SOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8006e70:	69bb      	ldr	r3, [r7, #24]
 8006e72:	ee07 3a90 	vmov	s15, r3
 8006e76:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006e7a:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 8007078 <HAL_RCCEx_GetPLL2ClockFreq+0x2d0>
 8006e7e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006e82:	6a3b      	ldr	r3, [r7, #32]
 8006e84:	ee07 3a90 	vmov	s15, r3
 8006e88:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006e8c:	ed97 6a04 	vldr	s12, [r7, #16]
 8006e90:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8007074 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 8006e94:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006e98:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006e9c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006ea0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006ea4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006ea8:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8006eac:	e049      	b.n	8006f42 <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      case RCC_PLL2_SOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8006eae:	69bb      	ldr	r3, [r7, #24]
 8006eb0:	ee07 3a90 	vmov	s15, r3
 8006eb4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006eb8:	eddf 6a70 	vldr	s13, [pc, #448]	@ 800707c <HAL_RCCEx_GetPLL2ClockFreq+0x2d4>
 8006ebc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006ec0:	6a3b      	ldr	r3, [r7, #32]
 8006ec2:	ee07 3a90 	vmov	s15, r3
 8006ec6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006eca:	ed97 6a04 	vldr	s12, [r7, #16]
 8006ece:	eddf 5a69 	vldr	s11, [pc, #420]	@ 8007074 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 8006ed2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006ed6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006eda:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006ede:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006ee2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006ee6:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8006eea:	e02a      	b.n	8006f42 <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006eec:	4b5f      	ldr	r3, [pc, #380]	@ (800706c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	08db      	lsrs	r3, r3, #3
 8006ef2:	f003 0303 	and.w	r3, r3, #3
 8006ef6:	4a5e      	ldr	r2, [pc, #376]	@ (8007070 <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>)
 8006ef8:	fa22 f303 	lsr.w	r3, r2, r3
 8006efc:	60fb      	str	r3, [r7, #12]
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8006efe:	68fb      	ldr	r3, [r7, #12]
 8006f00:	ee07 3a90 	vmov	s15, r3
 8006f04:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006f08:	69bb      	ldr	r3, [r7, #24]
 8006f0a:	ee07 3a90 	vmov	s15, r3
 8006f0e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006f12:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006f16:	6a3b      	ldr	r3, [r7, #32]
 8006f18:	ee07 3a90 	vmov	s15, r3
 8006f1c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006f20:	ed97 6a04 	vldr	s12, [r7, #16]
 8006f24:	eddf 5a53 	vldr	s11, [pc, #332]	@ 8007074 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 8006f28:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006f2c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006f30:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006f34:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006f38:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006f3c:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8006f40:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006f42:	4b4a      	ldr	r3, [pc, #296]	@ (800706c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006f4a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006f4e:	d121      	bne.n	8006f94 <HAL_RCCEx_GetPLL2ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVP) != 0U)
 8006f50:	4b46      	ldr	r3, [pc, #280]	@ (800706c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8006f52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f54:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006f58:	2b00      	cmp	r3, #0
 8006f5a:	d017      	beq.n	8006f8c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
      {
        pPLL2_Clocks->PLL2_P_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8006f5c:	4b43      	ldr	r3, [pc, #268]	@ (800706c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8006f5e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006f60:	0a5b      	lsrs	r3, r3, #9
 8006f62:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006f66:	ee07 3a90 	vmov	s15, r3
 8006f6a:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2P) >> \
                                                                                  RCC_PLL2DIVR_PLL2P_Pos) + \
 8006f6e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006f72:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 8006f76:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8006f7a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006f7e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006f82:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_P_Frequency = \
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	601a      	str	r2, [r3, #0]
 8006f8a:	e006      	b.n	8006f9a <HAL_RCCEx_GetPLL2ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL2_Clocks->PLL2_P_Frequency = 0U;
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	2200      	movs	r2, #0
 8006f90:	601a      	str	r2, [r3, #0]
 8006f92:	e002      	b.n	8006f9a <HAL_RCCEx_GetPLL2ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL2_Clocks->PLL2_P_Frequency = 0U;
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	2200      	movs	r2, #0
 8006f98:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006f9a:	4b34      	ldr	r3, [pc, #208]	@ (800706c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006fa2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006fa6:	d121      	bne.n	8006fec <HAL_RCCEx_GetPLL2ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVQ) != 0U)
 8006fa8:	4b30      	ldr	r3, [pc, #192]	@ (800706c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8006faa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006fac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006fb0:	2b00      	cmp	r3, #0
 8006fb2:	d017      	beq.n	8006fe4 <HAL_RCCEx_GetPLL2ClockFreq+0x23c>
      {
        pPLL2_Clocks->PLL2_Q_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8006fb4:	4b2d      	ldr	r3, [pc, #180]	@ (800706c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8006fb6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006fb8:	0c1b      	lsrs	r3, r3, #16
 8006fba:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006fbe:	ee07 3a90 	vmov	s15, r3
 8006fc2:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2Q) >> \
                                                                                  RCC_PLL2DIVR_PLL2Q_Pos) + \
 8006fc6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006fca:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 8006fce:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8006fd2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006fd6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006fda:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_Q_Frequency = \
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	605a      	str	r2, [r3, #4]
 8006fe2:	e006      	b.n	8006ff2 <HAL_RCCEx_GetPLL2ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	2200      	movs	r2, #0
 8006fe8:	605a      	str	r2, [r3, #4]
 8006fea:	e002      	b.n	8006ff2 <HAL_RCCEx_GetPLL2ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	2200      	movs	r2, #0
 8006ff0:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006ff2:	4b1e      	ldr	r3, [pc, #120]	@ (800706c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006ffa:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006ffe:	d121      	bne.n	8007044 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVR) != 0U)
 8007000:	4b1a      	ldr	r3, [pc, #104]	@ (800706c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8007002:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007004:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007008:	2b00      	cmp	r3, #0
 800700a:	d017      	beq.n	800703c <HAL_RCCEx_GetPLL2ClockFreq+0x294>
      {
        pPLL2_Clocks->PLL2_R_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 800700c:	4b17      	ldr	r3, [pc, #92]	@ (800706c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800700e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007010:	0e1b      	lsrs	r3, r3, #24
 8007012:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007016:	ee07 3a90 	vmov	s15, r3
 800701a:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2R) >> \
                                                                                  RCC_PLL2DIVR_PLL2R_Pos) + \
 800701e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007022:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 8007026:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 800702a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800702e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007032:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_R_Frequency = \
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	609a      	str	r2, [r3, #8]
  {
    pPLL2_Clocks->PLL2_P_Frequency = 0U;
    pPLL2_Clocks->PLL2_Q_Frequency = 0U;
    pPLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800703a:	e010      	b.n	800705e <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
        pPLL2_Clocks->PLL2_R_Frequency = 0U;
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	2200      	movs	r2, #0
 8007040:	609a      	str	r2, [r3, #8]
}
 8007042:	e00c      	b.n	800705e <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
      pPLL2_Clocks->PLL2_R_Frequency = 0U;
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	2200      	movs	r2, #0
 8007048:	609a      	str	r2, [r3, #8]
}
 800704a:	e008      	b.n	800705e <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
    pPLL2_Clocks->PLL2_P_Frequency = 0U;
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	2200      	movs	r2, #0
 8007050:	601a      	str	r2, [r3, #0]
    pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	2200      	movs	r2, #0
 8007056:	605a      	str	r2, [r3, #4]
    pPLL2_Clocks->PLL2_R_Frequency = 0U;
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	2200      	movs	r2, #0
 800705c:	609a      	str	r2, [r3, #8]
}
 800705e:	bf00      	nop
 8007060:	372c      	adds	r7, #44	@ 0x2c
 8007062:	46bd      	mov	sp, r7
 8007064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007068:	4770      	bx	lr
 800706a:	bf00      	nop
 800706c:	44020c00 	.word	0x44020c00
 8007070:	03d09000 	.word	0x03d09000
 8007074:	46000000 	.word	0x46000000
 8007078:	4a742400 	.word	0x4a742400
 800707c:	4bbebc20 	.word	0x4bbebc20

08007080 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL3_Clocks pointer to PLL3_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *pPLL3_Clocks)
{
 8007080:	b480      	push	{r7}
 8007082:	b08b      	sub	sp, #44	@ 0x2c
 8007084:	af00      	add	r7, sp, #0
 8007086:	6078      	str	r0, [r7, #4]
  float_t pll3vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
  PLL3xCLK = PLL3_VCO / PLL3x
  */
  pll3n = (RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N);
 8007088:	4bae      	ldr	r3, [pc, #696]	@ (8007344 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 800708a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800708c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007090:	623b      	str	r3, [r7, #32]
  pll3source = (RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3SRC);
 8007092:	4bac      	ldr	r3, [pc, #688]	@ (8007344 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8007094:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007096:	f003 0303 	and.w	r3, r3, #3
 800709a:	61fb      	str	r3, [r7, #28]
  pll3m = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3M) >> RCC_PLL3CFGR_PLL3M_Pos);
 800709c:	4ba9      	ldr	r3, [pc, #676]	@ (8007344 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 800709e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80070a0:	0a1b      	lsrs	r3, r3, #8
 80070a2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80070a6:	61bb      	str	r3, [r7, #24]
  pll3fracen = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3FRACEN) >> RCC_PLL3CFGR_PLL3FRACEN_Pos);
 80070a8:	4ba6      	ldr	r3, [pc, #664]	@ (8007344 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 80070aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80070ac:	091b      	lsrs	r3, r3, #4
 80070ae:	f003 0301 	and.w	r3, r3, #1
 80070b2:	617b      	str	r3, [r7, #20]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_PLL3FRACN) >> \
 80070b4:	4ba3      	ldr	r3, [pc, #652]	@ (8007344 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 80070b6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80070b8:	08db      	lsrs	r3, r3, #3
 80070ba:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80070be:	697a      	ldr	r2, [r7, #20]
 80070c0:	fb02 f303 	mul.w	r3, r2, r3
 80070c4:	ee07 3a90 	vmov	s15, r3
 80070c8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80070cc:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL3FRACR_PLL3FRACN_Pos));

  if (pll3m != 0U)
 80070d0:	69bb      	ldr	r3, [r7, #24]
 80070d2:	2b00      	cmp	r3, #0
 80070d4:	f000 8126 	beq.w	8007324 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
  {
    switch (pll3source)
 80070d8:	69fb      	ldr	r3, [r7, #28]
 80070da:	2b03      	cmp	r3, #3
 80070dc:	d053      	beq.n	8007186 <HAL_RCCEx_GetPLL3ClockFreq+0x106>
 80070de:	69fb      	ldr	r3, [r7, #28]
 80070e0:	2b03      	cmp	r3, #3
 80070e2:	d86f      	bhi.n	80071c4 <HAL_RCCEx_GetPLL3ClockFreq+0x144>
 80070e4:	69fb      	ldr	r3, [r7, #28]
 80070e6:	2b01      	cmp	r3, #1
 80070e8:	d003      	beq.n	80070f2 <HAL_RCCEx_GetPLL3ClockFreq+0x72>
 80070ea:	69fb      	ldr	r3, [r7, #28]
 80070ec:	2b02      	cmp	r3, #2
 80070ee:	d02b      	beq.n	8007148 <HAL_RCCEx_GetPLL3ClockFreq+0xc8>
 80070f0:	e068      	b.n	80071c4 <HAL_RCCEx_GetPLL3ClockFreq+0x144>
    {
      case RCC_PLL3_SOURCE_HSI:  /* HSI used as PLL clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80070f2:	4b94      	ldr	r3, [pc, #592]	@ (8007344 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	08db      	lsrs	r3, r3, #3
 80070f8:	f003 0303 	and.w	r3, r3, #3
 80070fc:	4a92      	ldr	r2, [pc, #584]	@ (8007348 <HAL_RCCEx_GetPLL3ClockFreq+0x2c8>)
 80070fe:	fa22 f303 	lsr.w	r3, r2, r3
 8007102:	60fb      	str	r3, [r7, #12]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 8007104:	68fb      	ldr	r3, [r7, #12]
 8007106:	ee07 3a90 	vmov	s15, r3
 800710a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800710e:	69bb      	ldr	r3, [r7, #24]
 8007110:	ee07 3a90 	vmov	s15, r3
 8007114:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007118:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800711c:	6a3b      	ldr	r3, [r7, #32]
 800711e:	ee07 3a90 	vmov	s15, r3
 8007122:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007126:	ed97 6a04 	vldr	s12, [r7, #16]
 800712a:	eddf 5a88 	vldr	s11, [pc, #544]	@ 800734c <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 800712e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007132:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007136:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800713a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800713e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007142:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8007146:	e068      	b.n	800721a <HAL_RCCEx_GetPLL3ClockFreq+0x19a>

      case RCC_PLL3_SOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 8007148:	69bb      	ldr	r3, [r7, #24]
 800714a:	ee07 3a90 	vmov	s15, r3
 800714e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007152:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 8007350 <HAL_RCCEx_GetPLL3ClockFreq+0x2d0>
 8007156:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800715a:	6a3b      	ldr	r3, [r7, #32]
 800715c:	ee07 3a90 	vmov	s15, r3
 8007160:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007164:	ed97 6a04 	vldr	s12, [r7, #16]
 8007168:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800734c <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 800716c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007170:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007174:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007178:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800717c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007180:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8007184:	e049      	b.n	800721a <HAL_RCCEx_GetPLL3ClockFreq+0x19a>

      case RCC_PLL3_SOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 8007186:	69bb      	ldr	r3, [r7, #24]
 8007188:	ee07 3a90 	vmov	s15, r3
 800718c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007190:	eddf 6a70 	vldr	s13, [pc, #448]	@ 8007354 <HAL_RCCEx_GetPLL3ClockFreq+0x2d4>
 8007194:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007198:	6a3b      	ldr	r3, [r7, #32]
 800719a:	ee07 3a90 	vmov	s15, r3
 800719e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80071a2:	ed97 6a04 	vldr	s12, [r7, #16]
 80071a6:	eddf 5a69 	vldr	s11, [pc, #420]	@ 800734c <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 80071aa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80071ae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80071b2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80071b6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80071ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 80071be:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 80071c2:	e02a      	b.n	800721a <HAL_RCCEx_GetPLL3ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80071c4:	4b5f      	ldr	r3, [pc, #380]	@ (8007344 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	08db      	lsrs	r3, r3, #3
 80071ca:	f003 0303 	and.w	r3, r3, #3
 80071ce:	4a5e      	ldr	r2, [pc, #376]	@ (8007348 <HAL_RCCEx_GetPLL3ClockFreq+0x2c8>)
 80071d0:	fa22 f303 	lsr.w	r3, r2, r3
 80071d4:	60fb      	str	r3, [r7, #12]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	ee07 3a90 	vmov	s15, r3
 80071dc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80071e0:	69bb      	ldr	r3, [r7, #24]
 80071e2:	ee07 3a90 	vmov	s15, r3
 80071e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80071ea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80071ee:	6a3b      	ldr	r3, [r7, #32]
 80071f0:	ee07 3a90 	vmov	s15, r3
 80071f4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80071f8:	ed97 6a04 	vldr	s12, [r7, #16]
 80071fc:	eddf 5a53 	vldr	s11, [pc, #332]	@ 800734c <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 8007200:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007204:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007208:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800720c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007210:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007214:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8007218:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800721a:	4b4a      	ldr	r3, [pc, #296]	@ (8007344 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007222:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007226:	d121      	bne.n	800726c <HAL_RCCEx_GetPLL3ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL3_CLKOUT_CONFIG(RCC_PLL3_DIVP) != 0U)
 8007228:	4b46      	ldr	r3, [pc, #280]	@ (8007344 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 800722a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800722c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007230:	2b00      	cmp	r3, #0
 8007232:	d017      	beq.n	8007264 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      {
        pPLL3_Clocks->PLL3_P_Frequency = \
                                         (uint32_t)(float_t)(pll3vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8007234:	4b43      	ldr	r3, [pc, #268]	@ (8007344 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8007236:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007238:	0a5b      	lsrs	r3, r3, #9
 800723a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800723e:	ee07 3a90 	vmov	s15, r3
 8007242:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL3DIVR_PLL3P) >> \
                                                                                  RCC_PLL3DIVR_PLL3P_Pos) + \
 8007246:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800724a:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll3vco / \
 800724e:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8007252:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007256:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800725a:	ee17 2a90 	vmov	r2, s15
        pPLL3_Clocks->PLL3_P_Frequency = \
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	601a      	str	r2, [r3, #0]
 8007262:	e006      	b.n	8007272 <HAL_RCCEx_GetPLL3ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL3_Clocks->PLL3_P_Frequency = 0U;
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	2200      	movs	r2, #0
 8007268:	601a      	str	r2, [r3, #0]
 800726a:	e002      	b.n	8007272 <HAL_RCCEx_GetPLL3ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL3_Clocks->PLL3_P_Frequency = 0U;
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	2200      	movs	r2, #0
 8007270:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8007272:	4b34      	ldr	r3, [pc, #208]	@ (8007344 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800727a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800727e:	d121      	bne.n	80072c4 <HAL_RCCEx_GetPLL3ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL3_CLKOUT_CONFIG(RCC_PLL3_DIVQ) != 0U)
 8007280:	4b30      	ldr	r3, [pc, #192]	@ (8007344 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8007282:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007284:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007288:	2b00      	cmp	r3, #0
 800728a:	d017      	beq.n	80072bc <HAL_RCCEx_GetPLL3ClockFreq+0x23c>
      {
        pPLL3_Clocks->PLL3_Q_Frequency = \
                                         (uint32_t)(float_t)(pll3vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 800728c:	4b2d      	ldr	r3, [pc, #180]	@ (8007344 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 800728e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007290:	0c1b      	lsrs	r3, r3, #16
 8007292:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007296:	ee07 3a90 	vmov	s15, r3
 800729a:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL3DIVR_PLL3Q) >> \
                                                                                  RCC_PLL3DIVR_PLL3Q_Pos) + \
 800729e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80072a2:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll3vco / \
 80072a6:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 80072aa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80072ae:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80072b2:	ee17 2a90 	vmov	r2, s15
        pPLL3_Clocks->PLL3_Q_Frequency = \
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	605a      	str	r2, [r3, #4]
 80072ba:	e006      	b.n	80072ca <HAL_RCCEx_GetPLL3ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL3_Clocks->PLL3_Q_Frequency = 0U;
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	2200      	movs	r2, #0
 80072c0:	605a      	str	r2, [r3, #4]
 80072c2:	e002      	b.n	80072ca <HAL_RCCEx_GetPLL3ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL3_Clocks->PLL3_Q_Frequency = 0U;
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	2200      	movs	r2, #0
 80072c8:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80072ca:	4b1e      	ldr	r3, [pc, #120]	@ (8007344 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80072d2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80072d6:	d121      	bne.n	800731c <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL3_CLKOUT_CONFIG(RCC_PLL3_DIVR) != 0U)
 80072d8:	4b1a      	ldr	r3, [pc, #104]	@ (8007344 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 80072da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80072dc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80072e0:	2b00      	cmp	r3, #0
 80072e2:	d017      	beq.n	8007314 <HAL_RCCEx_GetPLL3ClockFreq+0x294>
      {
        pPLL3_Clocks->PLL3_R_Frequency = \
                                         (uint32_t)(float_t)(pll3vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 80072e4:	4b17      	ldr	r3, [pc, #92]	@ (8007344 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 80072e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80072e8:	0e1b      	lsrs	r3, r3, #24
 80072ea:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80072ee:	ee07 3a90 	vmov	s15, r3
 80072f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL3DIVR_PLL3R) >> \
                                                                                  RCC_PLL3DIVR_PLL3R_Pos) + \
 80072f6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80072fa:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll3vco / \
 80072fe:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8007302:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007306:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800730a:	ee17 2a90 	vmov	r2, s15
        pPLL3_Clocks->PLL3_R_Frequency = \
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	609a      	str	r2, [r3, #8]
  {
    pPLL3_Clocks->PLL3_P_Frequency = 0U;
    pPLL3_Clocks->PLL3_Q_Frequency = 0U;
    pPLL3_Clocks->PLL3_R_Frequency = 0U;
  }
}
 8007312:	e010      	b.n	8007336 <HAL_RCCEx_GetPLL3ClockFreq+0x2b6>
        pPLL3_Clocks->PLL3_R_Frequency = 0U;
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	2200      	movs	r2, #0
 8007318:	609a      	str	r2, [r3, #8]
}
 800731a:	e00c      	b.n	8007336 <HAL_RCCEx_GetPLL3ClockFreq+0x2b6>
      pPLL3_Clocks->PLL3_R_Frequency = 0U;
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	2200      	movs	r2, #0
 8007320:	609a      	str	r2, [r3, #8]
}
 8007322:	e008      	b.n	8007336 <HAL_RCCEx_GetPLL3ClockFreq+0x2b6>
    pPLL3_Clocks->PLL3_P_Frequency = 0U;
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	2200      	movs	r2, #0
 8007328:	601a      	str	r2, [r3, #0]
    pPLL3_Clocks->PLL3_Q_Frequency = 0U;
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	2200      	movs	r2, #0
 800732e:	605a      	str	r2, [r3, #4]
    pPLL3_Clocks->PLL3_R_Frequency = 0U;
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	2200      	movs	r2, #0
 8007334:	609a      	str	r2, [r3, #8]
}
 8007336:	bf00      	nop
 8007338:	372c      	adds	r7, #44	@ 0x2c
 800733a:	46bd      	mov	sp, r7
 800733c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007340:	4770      	bx	lr
 8007342:	bf00      	nop
 8007344:	44020c00 	.word	0x44020c00
 8007348:	03d09000 	.word	0x03d09000
 800734c:	46000000 	.word	0x46000000
 8007350:	4a742400 	.word	0x4a742400
 8007354:	4bbebc20 	.word	0x4bbebc20

08007358 <HAL_RCCEx_GetPeriphCLKFreq>:
  *  (*)   : For stm32h56xxx and stm32h57xxx family lines only.
  *  (**)  : For stm32h563xx and stm32h57xxx family lines only.
  *  (***) : For stm32h503xx family line only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8007358:	b590      	push	{r4, r7, lr}
 800735a:	b08f      	sub	sp, #60	@ 0x3c
 800735c:	af00      	add	r7, sp, #0
 800735e:	e9c7 0100 	strd	r0, r1, [r7]
  uint32_t srcclk;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if (PeriphClk == RCC_PERIPHCLK_RTC)
 8007362:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007366:	f100 447e 	add.w	r4, r0, #4261412864	@ 0xfe000000
 800736a:	4321      	orrs	r1, r4
 800736c:	d150      	bne.n	8007410 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 800736e:	4b26      	ldr	r3, [pc, #152]	@ (8007408 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8007370:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007374:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007378:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 800737a:	4b23      	ldr	r3, [pc, #140]	@ (8007408 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800737c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007380:	f003 0302 	and.w	r3, r3, #2
 8007384:	2b02      	cmp	r3, #2
 8007386:	d108      	bne.n	800739a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 8007388:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800738a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800738e:	d104      	bne.n	800739a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
    {
      frequency = LSE_VALUE;
 8007390:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007394:	637b      	str	r3, [r7, #52]	@ 0x34
 8007396:	f002 bb2a 	b.w	80099ee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 800739a:	4b1b      	ldr	r3, [pc, #108]	@ (8007408 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800739c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80073a0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80073a4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80073a8:	d108      	bne.n	80073bc <HAL_RCCEx_GetPeriphCLKFreq+0x64>
 80073aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073ac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80073b0:	d104      	bne.n	80073bc <HAL_RCCEx_GetPeriphCLKFreq+0x64>
    {
      frequency = LSI_VALUE;
 80073b2:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80073b6:	637b      	str	r3, [r7, #52]	@ 0x34
 80073b8:	f002 bb19 	b.w	80099ee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
    }
    /* Check if HSE is ready and if RTC clock selection is HSE_DIVx*/
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIVx))
 80073bc:	4b12      	ldr	r3, [pc, #72]	@ (8007408 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80073c4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80073c8:	d119      	bne.n	80073fe <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
 80073ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073cc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80073d0:	d115      	bne.n	80073fe <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
    {
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 80073d2:	4b0d      	ldr	r3, [pc, #52]	@ (8007408 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80073d4:	69db      	ldr	r3, [r3, #28]
 80073d6:	f403 537c 	and.w	r3, r3, #16128	@ 0x3f00
 80073da:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80073de:	d30a      	bcc.n	80073f6 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
      {
        frequency = (HSE_VALUE / ((uint32_t)(__HAL_RCC_GET_RTC_HSE_PRESCALER() >> RCC_CFGR1_RTCPRE_Pos)));
 80073e0:	4b09      	ldr	r3, [pc, #36]	@ (8007408 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80073e2:	69db      	ldr	r3, [r3, #28]
 80073e4:	0a1b      	lsrs	r3, r3, #8
 80073e6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80073ea:	4a08      	ldr	r2, [pc, #32]	@ (800740c <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 80073ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80073f0:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 80073f2:	f002 bafc 	b.w	80099ee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
      }
      else
      {
        frequency = 0U;
 80073f6:	2300      	movs	r3, #0
 80073f8:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 80073fa:	f002 baf8 	b.w	80099ee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

    }
    /* Clock not enabled for RTC*/
    else
    {
      frequency = 0U;
 80073fe:	2300      	movs	r3, #0
 8007400:	637b      	str	r3, [r7, #52]	@ 0x34
 8007402:	f002 baf4 	b.w	80099ee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007406:	bf00      	nop
 8007408:	44020c00 	.word	0x44020c00
 800740c:	017d7840 	.word	0x017d7840
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    switch (PeriphClk)
 8007410:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007414:	f5a1 6480 	sub.w	r4, r1, #1024	@ 0x400
 8007418:	ea50 0104 	orrs.w	r1, r0, r4
 800741c:	f001 8275 	beq.w	800890a <HAL_RCCEx_GetPeriphCLKFreq+0x15b2>
 8007420:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007424:	2801      	cmp	r0, #1
 8007426:	f571 6180 	sbcs.w	r1, r1, #1024	@ 0x400
 800742a:	f082 82dd 	bcs.w	80099e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800742e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007432:	f5a1 7400 	sub.w	r4, r1, #512	@ 0x200
 8007436:	ea50 0104 	orrs.w	r1, r0, r4
 800743a:	f001 816c 	beq.w	8008716 <HAL_RCCEx_GetPeriphCLKFreq+0x13be>
 800743e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007442:	2801      	cmp	r0, #1
 8007444:	f571 7100 	sbcs.w	r1, r1, #512	@ 0x200
 8007448:	f082 82ce 	bcs.w	80099e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800744c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007450:	f5a1 7480 	sub.w	r4, r1, #256	@ 0x100
 8007454:	ea50 0104 	orrs.w	r1, r0, r4
 8007458:	f001 8602 	beq.w	8009060 <HAL_RCCEx_GetPeriphCLKFreq+0x1d08>
 800745c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007460:	2801      	cmp	r0, #1
 8007462:	f571 7180 	sbcs.w	r1, r1, #256	@ 0x100
 8007466:	f082 82bf 	bcs.w	80099e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800746a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800746e:	f1a1 0480 	sub.w	r4, r1, #128	@ 0x80
 8007472:	ea50 0104 	orrs.w	r1, r0, r4
 8007476:	f001 854c 	beq.w	8008f12 <HAL_RCCEx_GetPeriphCLKFreq+0x1bba>
 800747a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800747e:	2801      	cmp	r0, #1
 8007480:	f171 0180 	sbcs.w	r1, r1, #128	@ 0x80
 8007484:	f082 82b0 	bcs.w	80099e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8007488:	e9d7 0100 	ldrd	r0, r1, [r7]
 800748c:	f1a1 0440 	sub.w	r4, r1, #64	@ 0x40
 8007490:	ea50 0104 	orrs.w	r1, r0, r4
 8007494:	f001 849e 	beq.w	8008dd4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a7c>
 8007498:	e9d7 0100 	ldrd	r0, r1, [r7]
 800749c:	2801      	cmp	r0, #1
 800749e:	f171 0140 	sbcs.w	r1, r1, #64	@ 0x40
 80074a2:	f082 82a1 	bcs.w	80099e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80074a6:	e9d7 0100 	ldrd	r0, r1, [r7]
 80074aa:	f1a1 0420 	sub.w	r4, r1, #32
 80074ae:	ea50 0104 	orrs.w	r1, r0, r4
 80074b2:	f001 83e8 	beq.w	8008c86 <HAL_RCCEx_GetPeriphCLKFreq+0x192e>
 80074b6:	e9d7 0100 	ldrd	r0, r1, [r7]
 80074ba:	2801      	cmp	r0, #1
 80074bc:	f171 0120 	sbcs.w	r1, r1, #32
 80074c0:	f082 8292 	bcs.w	80099e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80074c4:	e9d7 0100 	ldrd	r0, r1, [r7]
 80074c8:	f1a1 0410 	sub.w	r4, r1, #16
 80074cc:	ea50 0104 	orrs.w	r1, r0, r4
 80074d0:	f002 8256 	beq.w	8009980 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 80074d4:	e9d7 0100 	ldrd	r0, r1, [r7]
 80074d8:	2801      	cmp	r0, #1
 80074da:	f171 0110 	sbcs.w	r1, r1, #16
 80074de:	f082 8283 	bcs.w	80099e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80074e2:	e9d7 0100 	ldrd	r0, r1, [r7]
 80074e6:	f1a1 0408 	sub.w	r4, r1, #8
 80074ea:	ea50 0104 	orrs.w	r1, r0, r4
 80074ee:	f002 81cc 	beq.w	800988a <HAL_RCCEx_GetPeriphCLKFreq+0x2532>
 80074f2:	e9d7 0100 	ldrd	r0, r1, [r7]
 80074f6:	2801      	cmp	r0, #1
 80074f8:	f171 0108 	sbcs.w	r1, r1, #8
 80074fc:	f082 8274 	bcs.w	80099e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8007500:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007504:	1f0c      	subs	r4, r1, #4
 8007506:	ea50 0104 	orrs.w	r1, r0, r4
 800750a:	f001 8648 	beq.w	800919e <HAL_RCCEx_GetPeriphCLKFreq+0x1e46>
 800750e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007512:	2801      	cmp	r0, #1
 8007514:	f171 0104 	sbcs.w	r1, r1, #4
 8007518:	f082 8266 	bcs.w	80099e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800751c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007520:	1e8c      	subs	r4, r1, #2
 8007522:	ea50 0104 	orrs.w	r1, r0, r4
 8007526:	f002 8143 	beq.w	80097b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2458>
 800752a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800752e:	2801      	cmp	r0, #1
 8007530:	f171 0102 	sbcs.w	r1, r1, #2
 8007534:	f082 8258 	bcs.w	80099e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8007538:	e9d7 0100 	ldrd	r0, r1, [r7]
 800753c:	1e4c      	subs	r4, r1, #1
 800753e:	ea50 0104 	orrs.w	r1, r0, r4
 8007542:	f002 80ce 	beq.w	80096e2 <HAL_RCCEx_GetPeriphCLKFreq+0x238a>
 8007546:	e9d7 0100 	ldrd	r0, r1, [r7]
 800754a:	2801      	cmp	r0, #1
 800754c:	f171 0101 	sbcs.w	r1, r1, #1
 8007550:	f082 824a 	bcs.w	80099e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8007554:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007558:	f100 4400 	add.w	r4, r0, #2147483648	@ 0x80000000
 800755c:	4321      	orrs	r1, r4
 800755e:	f002 8059 	beq.w	8009614 <HAL_RCCEx_GetPeriphCLKFreq+0x22bc>
 8007562:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007566:	4cd9      	ldr	r4, [pc, #868]	@ (80078cc <HAL_RCCEx_GetPeriphCLKFreq+0x574>)
 8007568:	42a0      	cmp	r0, r4
 800756a:	f171 0100 	sbcs.w	r1, r1, #0
 800756e:	f082 823b 	bcs.w	80099e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8007572:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007576:	f100 4440 	add.w	r4, r0, #3221225472	@ 0xc0000000
 800757a:	4321      	orrs	r1, r4
 800757c:	f001 87d9 	beq.w	8009532 <HAL_RCCEx_GetPeriphCLKFreq+0x21da>
 8007580:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007584:	4cd2      	ldr	r4, [pc, #840]	@ (80078d0 <HAL_RCCEx_GetPeriphCLKFreq+0x578>)
 8007586:	42a0      	cmp	r0, r4
 8007588:	f171 0100 	sbcs.w	r1, r1, #0
 800758c:	f082 822c 	bcs.w	80099e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8007590:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007594:	f100 4460 	add.w	r4, r0, #3758096384	@ 0xe0000000
 8007598:	4321      	orrs	r1, r4
 800759a:	f001 8751 	beq.w	8009440 <HAL_RCCEx_GetPeriphCLKFreq+0x20e8>
 800759e:	e9d7 0100 	ldrd	r0, r1, [r7]
 80075a2:	4ccc      	ldr	r4, [pc, #816]	@ (80078d4 <HAL_RCCEx_GetPeriphCLKFreq+0x57c>)
 80075a4:	42a0      	cmp	r0, r4
 80075a6:	f171 0100 	sbcs.w	r1, r1, #0
 80075aa:	f082 821d 	bcs.w	80099e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80075ae:	e9d7 0100 	ldrd	r0, r1, [r7]
 80075b2:	f100 4470 	add.w	r4, r0, #4026531840	@ 0xf0000000
 80075b6:	4321      	orrs	r1, r4
 80075b8:	f001 869a 	beq.w	80092f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1f98>
 80075bc:	e9d7 0100 	ldrd	r0, r1, [r7]
 80075c0:	4cc5      	ldr	r4, [pc, #788]	@ (80078d8 <HAL_RCCEx_GetPeriphCLKFreq+0x580>)
 80075c2:	42a0      	cmp	r0, r4
 80075c4:	f171 0100 	sbcs.w	r1, r1, #0
 80075c8:	f082 820e 	bcs.w	80099e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80075cc:	e9d7 0100 	ldrd	r0, r1, [r7]
 80075d0:	f100 4478 	add.w	r4, r0, #4160749568	@ 0xf8000000
 80075d4:	4321      	orrs	r1, r4
 80075d6:	f001 8612 	beq.w	80091fe <HAL_RCCEx_GetPeriphCLKFreq+0x1ea6>
 80075da:	e9d7 0100 	ldrd	r0, r1, [r7]
 80075de:	4cbf      	ldr	r4, [pc, #764]	@ (80078dc <HAL_RCCEx_GetPeriphCLKFreq+0x584>)
 80075e0:	42a0      	cmp	r0, r4
 80075e2:	f171 0100 	sbcs.w	r1, r1, #0
 80075e6:	f082 81ff 	bcs.w	80099e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80075ea:	e9d7 0100 	ldrd	r0, r1, [r7]
 80075ee:	f100 447c 	add.w	r4, r0, #4227858432	@ 0xfc000000
 80075f2:	4321      	orrs	r1, r4
 80075f4:	f002 817e 	beq.w	80098f4 <HAL_RCCEx_GetPeriphCLKFreq+0x259c>
 80075f8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80075fc:	4cb8      	ldr	r4, [pc, #736]	@ (80078e0 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 80075fe:	42a0      	cmp	r0, r4
 8007600:	f171 0100 	sbcs.w	r1, r1, #0
 8007604:	f082 81f0 	bcs.w	80099e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8007608:	e9d7 0100 	ldrd	r0, r1, [r7]
 800760c:	f5a0 0400 	sub.w	r4, r0, #8388608	@ 0x800000
 8007610:	4321      	orrs	r1, r4
 8007612:	f000 829e 	beq.w	8007b52 <HAL_RCCEx_GetPeriphCLKFreq+0x7fa>
 8007616:	e9d7 0100 	ldrd	r0, r1, [r7]
 800761a:	4cb2      	ldr	r4, [pc, #712]	@ (80078e4 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800761c:	42a0      	cmp	r0, r4
 800761e:	f171 0100 	sbcs.w	r1, r1, #0
 8007622:	f082 81e1 	bcs.w	80099e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8007626:	e9d7 0100 	ldrd	r0, r1, [r7]
 800762a:	f5a0 0480 	sub.w	r4, r0, #4194304	@ 0x400000
 800762e:	4321      	orrs	r1, r4
 8007630:	f000 826d 	beq.w	8007b0e <HAL_RCCEx_GetPeriphCLKFreq+0x7b6>
 8007634:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007638:	4cab      	ldr	r4, [pc, #684]	@ (80078e8 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800763a:	42a0      	cmp	r0, r4
 800763c:	f171 0100 	sbcs.w	r1, r1, #0
 8007640:	f082 81d2 	bcs.w	80099e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8007644:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007648:	f5a0 1400 	sub.w	r4, r0, #2097152	@ 0x200000
 800764c:	4321      	orrs	r1, r4
 800764e:	f001 800d 	beq.w	800866c <HAL_RCCEx_GetPeriphCLKFreq+0x1314>
 8007652:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007656:	4ca5      	ldr	r4, [pc, #660]	@ (80078ec <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 8007658:	42a0      	cmp	r0, r4
 800765a:	f171 0100 	sbcs.w	r1, r1, #0
 800765e:	f082 81c3 	bcs.w	80099e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8007662:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007666:	f5a0 1480 	sub.w	r4, r0, #1048576	@ 0x100000
 800766a:	4321      	orrs	r1, r4
 800766c:	f000 81d0 	beq.w	8007a10 <HAL_RCCEx_GetPeriphCLKFreq+0x6b8>
 8007670:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007674:	4c9e      	ldr	r4, [pc, #632]	@ (80078f0 <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 8007676:	42a0      	cmp	r0, r4
 8007678:	f171 0100 	sbcs.w	r1, r1, #0
 800767c:	f082 81b4 	bcs.w	80099e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8007680:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007684:	f5a0 2400 	sub.w	r4, r0, #524288	@ 0x80000
 8007688:	4321      	orrs	r1, r4
 800768a:	f000 8142 	beq.w	8007912 <HAL_RCCEx_GetPeriphCLKFreq+0x5ba>
 800768e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007692:	4c98      	ldr	r4, [pc, #608]	@ (80078f4 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8007694:	42a0      	cmp	r0, r4
 8007696:	f171 0100 	sbcs.w	r1, r1, #0
 800769a:	f082 81a5 	bcs.w	80099e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800769e:	e9d7 0100 	ldrd	r0, r1, [r7]
 80076a2:	f5a0 2480 	sub.w	r4, r0, #262144	@ 0x40000
 80076a6:	4321      	orrs	r1, r4
 80076a8:	f001 824e 	beq.w	8008b48 <HAL_RCCEx_GetPeriphCLKFreq+0x17f0>
 80076ac:	e9d7 0100 	ldrd	r0, r1, [r7]
 80076b0:	4c91      	ldr	r4, [pc, #580]	@ (80078f8 <HAL_RCCEx_GetPeriphCLKFreq+0x5a0>)
 80076b2:	42a0      	cmp	r0, r4
 80076b4:	f171 0100 	sbcs.w	r1, r1, #0
 80076b8:	f082 8196 	bcs.w	80099e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80076bc:	e9d7 0100 	ldrd	r0, r1, [r7]
 80076c0:	f5a0 3400 	sub.w	r4, r0, #131072	@ 0x20000
 80076c4:	4321      	orrs	r1, r4
 80076c6:	f001 8197 	beq.w	80089f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16a0>
 80076ca:	e9d7 0100 	ldrd	r0, r1, [r7]
 80076ce:	4c8b      	ldr	r4, [pc, #556]	@ (80078fc <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 80076d0:	42a0      	cmp	r0, r4
 80076d2:	f171 0100 	sbcs.w	r1, r1, #0
 80076d6:	f082 8187 	bcs.w	80099e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80076da:	e9d7 0100 	ldrd	r0, r1, [r7]
 80076de:	f5a0 3480 	sub.w	r4, r0, #65536	@ 0x10000
 80076e2:	4321      	orrs	r1, r4
 80076e4:	f001 8154 	beq.w	8008990 <HAL_RCCEx_GetPeriphCLKFreq+0x1638>
 80076e8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80076ec:	f1b0 1f01 	cmp.w	r0, #65537	@ 0x10001
 80076f0:	f171 0100 	sbcs.w	r1, r1, #0
 80076f4:	f082 8178 	bcs.w	80099e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80076f8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80076fc:	f5a0 4400 	sub.w	r4, r0, #32768	@ 0x8000
 8007700:	4321      	orrs	r1, r4
 8007702:	f001 80b7 	beq.w	8008874 <HAL_RCCEx_GetPeriphCLKFreq+0x151c>
 8007706:	e9d7 0100 	ldrd	r0, r1, [r7]
 800770a:	f248 0401 	movw	r4, #32769	@ 0x8001
 800770e:	42a0      	cmp	r0, r4
 8007710:	f171 0100 	sbcs.w	r1, r1, #0
 8007714:	f082 8168 	bcs.w	80099e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8007718:	e9d7 0100 	ldrd	r0, r1, [r7]
 800771c:	f5a0 4480 	sub.w	r4, r0, #16384	@ 0x4000
 8007720:	4321      	orrs	r1, r4
 8007722:	f001 8064 	beq.w	80087ee <HAL_RCCEx_GetPeriphCLKFreq+0x1496>
 8007726:	e9d7 0100 	ldrd	r0, r1, [r7]
 800772a:	f244 0401 	movw	r4, #16385	@ 0x4001
 800772e:	42a0      	cmp	r0, r4
 8007730:	f171 0100 	sbcs.w	r1, r1, #0
 8007734:	f082 8158 	bcs.w	80099e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8007738:	e9d7 0100 	ldrd	r0, r1, [r7]
 800773c:	f5a0 5400 	sub.w	r4, r0, #8192	@ 0x2000
 8007740:	4321      	orrs	r1, r4
 8007742:	f001 8011 	beq.w	8008768 <HAL_RCCEx_GetPeriphCLKFreq+0x1410>
 8007746:	e9d7 0100 	ldrd	r0, r1, [r7]
 800774a:	f242 0401 	movw	r4, #8193	@ 0x2001
 800774e:	42a0      	cmp	r0, r4
 8007750:	f171 0100 	sbcs.w	r1, r1, #0
 8007754:	f082 8148 	bcs.w	80099e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8007758:	e9d7 0100 	ldrd	r0, r1, [r7]
 800775c:	f5a0 5480 	sub.w	r4, r0, #4096	@ 0x1000
 8007760:	4321      	orrs	r1, r4
 8007762:	f000 871e 	beq.w	80085a2 <HAL_RCCEx_GetPeriphCLKFreq+0x124a>
 8007766:	e9d7 0100 	ldrd	r0, r1, [r7]
 800776a:	f241 0401 	movw	r4, #4097	@ 0x1001
 800776e:	42a0      	cmp	r0, r4
 8007770:	f171 0100 	sbcs.w	r1, r1, #0
 8007774:	f082 8138 	bcs.w	80099e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8007778:	e9d7 0100 	ldrd	r0, r1, [r7]
 800777c:	f5a0 6400 	sub.w	r4, r0, #2048	@ 0x800
 8007780:	4321      	orrs	r1, r4
 8007782:	f000 86a8 	beq.w	80084d6 <HAL_RCCEx_GetPeriphCLKFreq+0x117e>
 8007786:	e9d7 0100 	ldrd	r0, r1, [r7]
 800778a:	f640 0401 	movw	r4, #2049	@ 0x801
 800778e:	42a0      	cmp	r0, r4
 8007790:	f171 0100 	sbcs.w	r1, r1, #0
 8007794:	f082 8128 	bcs.w	80099e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8007798:	e9d7 0100 	ldrd	r0, r1, [r7]
 800779c:	f5a0 6480 	sub.w	r4, r0, #1024	@ 0x400
 80077a0:	4321      	orrs	r1, r4
 80077a2:	f000 8632 	beq.w	800840a <HAL_RCCEx_GetPeriphCLKFreq+0x10b2>
 80077a6:	e9d7 0100 	ldrd	r0, r1, [r7]
 80077aa:	f240 4401 	movw	r4, #1025	@ 0x401
 80077ae:	42a0      	cmp	r0, r4
 80077b0:	f171 0100 	sbcs.w	r1, r1, #0
 80077b4:	f082 8118 	bcs.w	80099e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80077b8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80077bc:	f5a0 7400 	sub.w	r4, r0, #512	@ 0x200
 80077c0:	4321      	orrs	r1, r4
 80077c2:	f000 85b0 	beq.w	8008326 <HAL_RCCEx_GetPeriphCLKFreq+0xfce>
 80077c6:	e9d7 0100 	ldrd	r0, r1, [r7]
 80077ca:	f240 2401 	movw	r4, #513	@ 0x201
 80077ce:	42a0      	cmp	r0, r4
 80077d0:	f171 0100 	sbcs.w	r1, r1, #0
 80077d4:	f082 8108 	bcs.w	80099e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80077d8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80077dc:	f5a0 7480 	sub.w	r4, r0, #256	@ 0x100
 80077e0:	4321      	orrs	r1, r4
 80077e2:	f000 8535 	beq.w	8008250 <HAL_RCCEx_GetPeriphCLKFreq+0xef8>
 80077e6:	e9d7 0100 	ldrd	r0, r1, [r7]
 80077ea:	f240 1401 	movw	r4, #257	@ 0x101
 80077ee:	42a0      	cmp	r0, r4
 80077f0:	f171 0100 	sbcs.w	r1, r1, #0
 80077f4:	f082 80f8 	bcs.w	80099e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80077f8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80077fc:	f1a0 0480 	sub.w	r4, r0, #128	@ 0x80
 8007800:	4321      	orrs	r1, r4
 8007802:	f000 84ba 	beq.w	800817a <HAL_RCCEx_GetPeriphCLKFreq+0xe22>
 8007806:	e9d7 0100 	ldrd	r0, r1, [r7]
 800780a:	2881      	cmp	r0, #129	@ 0x81
 800780c:	f171 0100 	sbcs.w	r1, r1, #0
 8007810:	f082 80ea 	bcs.w	80099e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8007814:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007818:	2821      	cmp	r0, #33	@ 0x21
 800781a:	f171 0100 	sbcs.w	r1, r1, #0
 800781e:	d26f      	bcs.n	8007900 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 8007820:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007824:	4301      	orrs	r1, r0
 8007826:	f002 80df 	beq.w	80099e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800782a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800782e:	1e42      	subs	r2, r0, #1
 8007830:	f141 33ff 	adc.w	r3, r1, #4294967295
 8007834:	2a20      	cmp	r2, #32
 8007836:	f173 0100 	sbcs.w	r1, r3, #0
 800783a:	f082 80d5 	bcs.w	80099e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800783e:	2a1f      	cmp	r2, #31
 8007840:	f202 80d2 	bhi.w	80099e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8007844:	a101      	add	r1, pc, #4	@ (adr r1, 800784c <HAL_RCCEx_GetPeriphCLKFreq+0x4f4>)
 8007846:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800784a:	bf00      	nop
 800784c:	08007bad 	.word	0x08007bad
 8007850:	08007c79 	.word	0x08007c79
 8007854:	080099e9 	.word	0x080099e9
 8007858:	08007d39 	.word	0x08007d39
 800785c:	080099e9 	.word	0x080099e9
 8007860:	080099e9 	.word	0x080099e9
 8007864:	080099e9 	.word	0x080099e9
 8007868:	08007e09 	.word	0x08007e09
 800786c:	080099e9 	.word	0x080099e9
 8007870:	080099e9 	.word	0x080099e9
 8007874:	080099e9 	.word	0x080099e9
 8007878:	080099e9 	.word	0x080099e9
 800787c:	080099e9 	.word	0x080099e9
 8007880:	080099e9 	.word	0x080099e9
 8007884:	080099e9 	.word	0x080099e9
 8007888:	08007eeb 	.word	0x08007eeb
 800788c:	080099e9 	.word	0x080099e9
 8007890:	080099e9 	.word	0x080099e9
 8007894:	080099e9 	.word	0x080099e9
 8007898:	080099e9 	.word	0x080099e9
 800789c:	080099e9 	.word	0x080099e9
 80078a0:	080099e9 	.word	0x080099e9
 80078a4:	080099e9 	.word	0x080099e9
 80078a8:	080099e9 	.word	0x080099e9
 80078ac:	080099e9 	.word	0x080099e9
 80078b0:	080099e9 	.word	0x080099e9
 80078b4:	080099e9 	.word	0x080099e9
 80078b8:	080099e9 	.word	0x080099e9
 80078bc:	080099e9 	.word	0x080099e9
 80078c0:	080099e9 	.word	0x080099e9
 80078c4:	080099e9 	.word	0x080099e9
 80078c8:	08007fc1 	.word	0x08007fc1
 80078cc:	80000001 	.word	0x80000001
 80078d0:	40000001 	.word	0x40000001
 80078d4:	20000001 	.word	0x20000001
 80078d8:	10000001 	.word	0x10000001
 80078dc:	08000001 	.word	0x08000001
 80078e0:	04000001 	.word	0x04000001
 80078e4:	00800001 	.word	0x00800001
 80078e8:	00400001 	.word	0x00400001
 80078ec:	00200001 	.word	0x00200001
 80078f0:	00100001 	.word	0x00100001
 80078f4:	00080001 	.word	0x00080001
 80078f8:	00040001 	.word	0x00040001
 80078fc:	00020001 	.word	0x00020001
 8007900:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007904:	f1a2 0140 	sub.w	r1, r2, #64	@ 0x40
 8007908:	430b      	orrs	r3, r1
 800790a:	f000 83c4 	beq.w	8008096 <HAL_RCCEx_GetPeriphCLKFreq+0xd3e>
 800790e:	f002 b86b 	b.w	80099e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
    {
#if defined (SAI1)
      case RCC_PERIPHCLK_SAI1:

        srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 8007912:	4ba1      	ldr	r3, [pc, #644]	@ (8007b98 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8007914:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007918:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 800791c:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 800791e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007920:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007924:	d036      	beq.n	8007994 <HAL_RCCEx_GetPeriphCLKFreq+0x63c>
 8007926:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007928:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800792c:	d86b      	bhi.n	8007a06 <HAL_RCCEx_GetPeriphCLKFreq+0x6ae>
 800792e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007930:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007934:	d02b      	beq.n	800798e <HAL_RCCEx_GetPeriphCLKFreq+0x636>
 8007936:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007938:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800793c:	d863      	bhi.n	8007a06 <HAL_RCCEx_GetPeriphCLKFreq+0x6ae>
 800793e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007940:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007944:	d01b      	beq.n	800797e <HAL_RCCEx_GetPeriphCLKFreq+0x626>
 8007946:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007948:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800794c:	d85b      	bhi.n	8007a06 <HAL_RCCEx_GetPeriphCLKFreq+0x6ae>
 800794e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007950:	2b00      	cmp	r3, #0
 8007952:	d004      	beq.n	800795e <HAL_RCCEx_GetPeriphCLKFreq+0x606>
 8007954:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007956:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800795a:	d008      	beq.n	800796e <HAL_RCCEx_GetPeriphCLKFreq+0x616>
 800795c:	e053      	b.n	8007a06 <HAL_RCCEx_GetPeriphCLKFreq+0x6ae>
        {
          case RCC_SAI1CLKSOURCE_PLL1Q: /* PLL1Q is the clock source for SAI1 */
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800795e:	f107 0320 	add.w	r3, r7, #32
 8007962:	4618      	mov	r0, r3
 8007964:	f7ff f8b4 	bl	8006ad0 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8007968:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800796a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800796c:	e04e      	b.n	8007a0c <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          case RCC_SAI1CLKSOURCE_PLL2P: /* PLL2P is the clock source for SAI1 */
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800796e:	f107 0314 	add.w	r3, r7, #20
 8007972:	4618      	mov	r0, r3
 8007974:	f7ff fa18 	bl	8006da8 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8007978:	697b      	ldr	r3, [r7, #20]
 800797a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800797c:	e046      	b.n	8007a0c <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          case RCC_SAI1CLKSOURCE_PLL3P: /* PLLI3P is the clock source for SAI1 */
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800797e:	f107 0308 	add.w	r3, r7, #8
 8007982:	4618      	mov	r0, r3
 8007984:	f7ff fb7c 	bl	8007080 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 8007988:	68bb      	ldr	r3, [r7, #8]
 800798a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800798c:	e03e      	b.n	8007a0c <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          case RCC_SAI1CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 800798e:	4b83      	ldr	r3, [pc, #524]	@ (8007b9c <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 8007990:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007992:	e03b      	b.n	8007a0c <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          case RCC_SAI1CLKSOURCE_CLKP: /* CLKP is the clock source for SAI1 */
          {

            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8007994:	4b80      	ldr	r3, [pc, #512]	@ (8007b98 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8007996:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800799a:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800799e:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80079a0:	4b7d      	ldr	r3, [pc, #500]	@ (8007b98 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	f003 0302 	and.w	r3, r3, #2
 80079a8:	2b02      	cmp	r3, #2
 80079aa:	d10c      	bne.n	80079c6 <HAL_RCCEx_GetPeriphCLKFreq+0x66e>
 80079ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80079ae:	2b00      	cmp	r3, #0
 80079b0:	d109      	bne.n	80079c6 <HAL_RCCEx_GetPeriphCLKFreq+0x66e>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80079b2:	4b79      	ldr	r3, [pc, #484]	@ (8007b98 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	08db      	lsrs	r3, r3, #3
 80079b8:	f003 0303 	and.w	r3, r3, #3
 80079bc:	4a78      	ldr	r2, [pc, #480]	@ (8007ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x848>)
 80079be:	fa22 f303 	lsr.w	r3, r2, r3
 80079c2:	637b      	str	r3, [r7, #52]	@ 0x34
 80079c4:	e01e      	b.n	8007a04 <HAL_RCCEx_GetPeriphCLKFreq+0x6ac>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80079c6:	4b74      	ldr	r3, [pc, #464]	@ (8007b98 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80079ce:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80079d2:	d106      	bne.n	80079e2 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 80079d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80079d6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80079da:	d102      	bne.n	80079e2 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 80079dc:	4b71      	ldr	r3, [pc, #452]	@ (8007ba4 <HAL_RCCEx_GetPeriphCLKFreq+0x84c>)
 80079de:	637b      	str	r3, [r7, #52]	@ 0x34
 80079e0:	e010      	b.n	8007a04 <HAL_RCCEx_GetPeriphCLKFreq+0x6ac>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80079e2:	4b6d      	ldr	r3, [pc, #436]	@ (8007b98 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80079e4:	681b      	ldr	r3, [r3, #0]
 80079e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80079ea:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80079ee:	d106      	bne.n	80079fe <HAL_RCCEx_GetPeriphCLKFreq+0x6a6>
 80079f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80079f2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80079f6:	d102      	bne.n	80079fe <HAL_RCCEx_GetPeriphCLKFreq+0x6a6>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 80079f8:	4b6b      	ldr	r3, [pc, #428]	@ (8007ba8 <HAL_RCCEx_GetPeriphCLKFreq+0x850>)
 80079fa:	637b      	str	r3, [r7, #52]	@ 0x34
 80079fc:	e002      	b.n	8007a04 <HAL_RCCEx_GetPeriphCLKFreq+0x6ac>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0U;
 80079fe:	2300      	movs	r3, #0
 8007a00:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8007a02:	e003      	b.n	8007a0c <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
 8007a04:	e002      	b.n	8007a0c <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          default :
          {
            frequency = 0U;
 8007a06:	2300      	movs	r3, #0
 8007a08:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007a0a:	bf00      	nop
          }
        }
        break;
 8007a0c:	f001 bfef 	b.w	80099ee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /*SAI1*/

#if defined(SAI2)
      case RCC_PERIPHCLK_SAI2:

        srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 8007a10:	4b61      	ldr	r3, [pc, #388]	@ (8007b98 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8007a12:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007a16:	f403 1360 	and.w	r3, r3, #3670016	@ 0x380000
 8007a1a:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 8007a1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a1e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007a22:	d036      	beq.n	8007a92 <HAL_RCCEx_GetPeriphCLKFreq+0x73a>
 8007a24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a26:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007a2a:	d86b      	bhi.n	8007b04 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
 8007a2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a2e:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8007a32:	d02b      	beq.n	8007a8c <HAL_RCCEx_GetPeriphCLKFreq+0x734>
 8007a34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a36:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8007a3a:	d863      	bhi.n	8007b04 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
 8007a3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a3e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007a42:	d01b      	beq.n	8007a7c <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 8007a44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a46:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007a4a:	d85b      	bhi.n	8007b04 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
 8007a4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a4e:	2b00      	cmp	r3, #0
 8007a50:	d004      	beq.n	8007a5c <HAL_RCCEx_GetPeriphCLKFreq+0x704>
 8007a52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a54:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8007a58:	d008      	beq.n	8007a6c <HAL_RCCEx_GetPeriphCLKFreq+0x714>
 8007a5a:	e053      	b.n	8007b04 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
        {
          case RCC_SAI2CLKSOURCE_PLL1Q: /* PLL1Q is the clock source for SAI2 */
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007a5c:	f107 0320 	add.w	r3, r7, #32
 8007a60:	4618      	mov	r0, r3
 8007a62:	f7ff f835 	bl	8006ad0 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8007a66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a68:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007a6a:	e04e      	b.n	8007b0a <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          case RCC_SAI2CLKSOURCE_PLL2P: /* PLL2P is the clock source for SAI2 */
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007a6c:	f107 0314 	add.w	r3, r7, #20
 8007a70:	4618      	mov	r0, r3
 8007a72:	f7ff f999 	bl	8006da8 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8007a76:	697b      	ldr	r3, [r7, #20]
 8007a78:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007a7a:	e046      	b.n	8007b0a <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          case RCC_SAI2CLKSOURCE_PLL3P: /* PLLI3P is the clock source for SAI2 */
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007a7c:	f107 0308 	add.w	r3, r7, #8
 8007a80:	4618      	mov	r0, r3
 8007a82:	f7ff fafd 	bl	8007080 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 8007a86:	68bb      	ldr	r3, [r7, #8]
 8007a88:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007a8a:	e03e      	b.n	8007b0a <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          case RCC_SAI2CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 8007a8c:	4b43      	ldr	r3, [pc, #268]	@ (8007b9c <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 8007a8e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007a90:	e03b      	b.n	8007b0a <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          case RCC_SAI2CLKSOURCE_CLKP: /* CLKP is the clock source for SAI2 */
          {

            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8007a92:	4b41      	ldr	r3, [pc, #260]	@ (8007b98 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8007a94:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007a98:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8007a9c:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8007a9e:	4b3e      	ldr	r3, [pc, #248]	@ (8007b98 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	f003 0302 	and.w	r3, r3, #2
 8007aa6:	2b02      	cmp	r3, #2
 8007aa8:	d10c      	bne.n	8007ac4 <HAL_RCCEx_GetPeriphCLKFreq+0x76c>
 8007aaa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007aac:	2b00      	cmp	r3, #0
 8007aae:	d109      	bne.n	8007ac4 <HAL_RCCEx_GetPeriphCLKFreq+0x76c>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007ab0:	4b39      	ldr	r3, [pc, #228]	@ (8007b98 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	08db      	lsrs	r3, r3, #3
 8007ab6:	f003 0303 	and.w	r3, r3, #3
 8007aba:	4a39      	ldr	r2, [pc, #228]	@ (8007ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x848>)
 8007abc:	fa22 f303 	lsr.w	r3, r2, r3
 8007ac0:	637b      	str	r3, [r7, #52]	@ 0x34
 8007ac2:	e01e      	b.n	8007b02 <HAL_RCCEx_GetPeriphCLKFreq+0x7aa>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8007ac4:	4b34      	ldr	r3, [pc, #208]	@ (8007b98 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007acc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007ad0:	d106      	bne.n	8007ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 8007ad2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ad4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007ad8:	d102      	bne.n	8007ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8007ada:	4b32      	ldr	r3, [pc, #200]	@ (8007ba4 <HAL_RCCEx_GetPeriphCLKFreq+0x84c>)
 8007adc:	637b      	str	r3, [r7, #52]	@ 0x34
 8007ade:	e010      	b.n	8007b02 <HAL_RCCEx_GetPeriphCLKFreq+0x7aa>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8007ae0:	4b2d      	ldr	r3, [pc, #180]	@ (8007b98 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007ae8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007aec:	d106      	bne.n	8007afc <HAL_RCCEx_GetPeriphCLKFreq+0x7a4>
 8007aee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007af0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007af4:	d102      	bne.n	8007afc <HAL_RCCEx_GetPeriphCLKFreq+0x7a4>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8007af6:	4b2c      	ldr	r3, [pc, #176]	@ (8007ba8 <HAL_RCCEx_GetPeriphCLKFreq+0x850>)
 8007af8:	637b      	str	r3, [r7, #52]	@ 0x34
 8007afa:	e002      	b.n	8007b02 <HAL_RCCEx_GetPeriphCLKFreq+0x7aa>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0U;
 8007afc:	2300      	movs	r3, #0
 8007afe:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8007b00:	e003      	b.n	8007b0a <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
 8007b02:	e002      	b.n	8007b0a <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          default :
          {
            frequency = 0U;
 8007b04:	2300      	movs	r3, #0
 8007b06:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007b08:	bf00      	nop
          }
        }
        break;
 8007b0a:	f001 bf70 	b.w	80099ee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SAI2 */

#if defined(SDMMC1)
      case RCC_PERIPHCLK_SDMMC1:
        srcclk = __HAL_RCC_GET_SDMMC1_SOURCE();
 8007b0e:	4b22      	ldr	r3, [pc, #136]	@ (8007b98 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8007b10:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007b14:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007b18:	633b      	str	r3, [r7, #48]	@ 0x30
        if (srcclk == RCC_SDMMC1CLKSOURCE_PLL1Q)
 8007b1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b1c:	2b00      	cmp	r3, #0
 8007b1e:	d108      	bne.n	8007b32 <HAL_RCCEx_GetPeriphCLKFreq+0x7da>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007b20:	f107 0320 	add.w	r3, r7, #32
 8007b24:	4618      	mov	r0, r3
 8007b26:	f7fe ffd3 	bl	8006ad0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007b2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b2c:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8007b2e:	f001 bf5e 	b.w	80099ee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_SDMMC1CLKSOURCE_PLL2R)
 8007b32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b34:	2b40      	cmp	r3, #64	@ 0x40
 8007b36:	d108      	bne.n	8007b4a <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007b38:	f107 0314 	add.w	r3, r7, #20
 8007b3c:	4618      	mov	r0, r3
 8007b3e:	f7ff f933 	bl	8006da8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8007b42:	69fb      	ldr	r3, [r7, #28]
 8007b44:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007b46:	f001 bf52 	b.w	80099ee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
          frequency = 0U;
 8007b4a:	2300      	movs	r3, #0
 8007b4c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007b4e:	f001 bf4e 	b.w	80099ee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SDMMC1 */

#if defined(SDMMC2)
      case RCC_PERIPHCLK_SDMMC2:
        srcclk = __HAL_RCC_GET_SDMMC2_SOURCE();
 8007b52:	4b11      	ldr	r3, [pc, #68]	@ (8007b98 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8007b54:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007b58:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007b5c:	633b      	str	r3, [r7, #48]	@ 0x30
        if (srcclk == RCC_SDMMC2CLKSOURCE_PLL1Q)
 8007b5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b60:	2b00      	cmp	r3, #0
 8007b62:	d108      	bne.n	8007b76 <HAL_RCCEx_GetPeriphCLKFreq+0x81e>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007b64:	f107 0320 	add.w	r3, r7, #32
 8007b68:	4618      	mov	r0, r3
 8007b6a:	f7fe ffb1 	bl	8006ad0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007b6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b70:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8007b72:	f001 bf3c 	b.w	80099ee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_SDMMC2CLKSOURCE_PLL2R)
 8007b76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b78:	2b80      	cmp	r3, #128	@ 0x80
 8007b7a:	d108      	bne.n	8007b8e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007b7c:	f107 0314 	add.w	r3, r7, #20
 8007b80:	4618      	mov	r0, r3
 8007b82:	f7ff f911 	bl	8006da8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8007b86:	69fb      	ldr	r3, [r7, #28]
 8007b88:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007b8a:	f001 bf30 	b.w	80099ee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
          frequency = 0U;
 8007b8e:	2300      	movs	r3, #0
 8007b90:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007b92:	f001 bf2c 	b.w	80099ee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007b96:	bf00      	nop
 8007b98:	44020c00 	.word	0x44020c00
 8007b9c:	00bb8000 	.word	0x00bb8000
 8007ba0:	03d09000 	.word	0x03d09000
 8007ba4:	003d0900 	.word	0x003d0900
 8007ba8:	017d7840 	.word	0x017d7840
#endif /* SDMMC2 */

      case RCC_PERIPHCLK_USART1:
        /* Get the current USART1 source */
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8007bac:	4b9d      	ldr	r3, [pc, #628]	@ (8007e24 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8007bae:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8007bb2:	f003 0307 	and.w	r3, r3, #7
 8007bb6:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART1CLKSOURCE_PCLK2)
 8007bb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bba:	2b00      	cmp	r3, #0
 8007bbc:	d104      	bne.n	8007bc8 <HAL_RCCEx_GetPeriphCLKFreq+0x870>
        {
          frequency = HAL_RCC_GetPCLK2Freq();
 8007bbe:	f7fc ffd1 	bl	8004b64 <HAL_RCC_GetPCLK2Freq>
 8007bc2:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART1 */
        else
        {
          frequency = 0U;
        }
        break;
 8007bc4:	f001 bf13 	b.w	80099ee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART1CLKSOURCE_PLL2Q))
 8007bc8:	4b96      	ldr	r3, [pc, #600]	@ (8007e24 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007bd0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007bd4:	d10a      	bne.n	8007bec <HAL_RCCEx_GetPeriphCLKFreq+0x894>
 8007bd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bd8:	2b01      	cmp	r3, #1
 8007bda:	d107      	bne.n	8007bec <HAL_RCCEx_GetPeriphCLKFreq+0x894>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007bdc:	f107 0314 	add.w	r3, r7, #20
 8007be0:	4618      	mov	r0, r3
 8007be2:	f7ff f8e1 	bl	8006da8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007be6:	69bb      	ldr	r3, [r7, #24]
 8007be8:	637b      	str	r3, [r7, #52]	@ 0x34
 8007bea:	e043      	b.n	8007c74 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART1CLKSOURCE_PLL3Q))
 8007bec:	4b8d      	ldr	r3, [pc, #564]	@ (8007e24 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8007bee:	681b      	ldr	r3, [r3, #0]
 8007bf0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007bf4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007bf8:	d10a      	bne.n	8007c10 <HAL_RCCEx_GetPeriphCLKFreq+0x8b8>
 8007bfa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bfc:	2b02      	cmp	r3, #2
 8007bfe:	d107      	bne.n	8007c10 <HAL_RCCEx_GetPeriphCLKFreq+0x8b8>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007c00:	f107 0308 	add.w	r3, r7, #8
 8007c04:	4618      	mov	r0, r3
 8007c06:	f7ff fa3b 	bl	8007080 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8007c0a:	68fb      	ldr	r3, [r7, #12]
 8007c0c:	637b      	str	r3, [r7, #52]	@ 0x34
 8007c0e:	e031      	b.n	8007c74 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI))
 8007c10:	4b84      	ldr	r3, [pc, #528]	@ (8007e24 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	f003 0302 	and.w	r3, r3, #2
 8007c18:	2b02      	cmp	r3, #2
 8007c1a:	d10c      	bne.n	8007c36 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
 8007c1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c1e:	2b03      	cmp	r3, #3
 8007c20:	d109      	bne.n	8007c36 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007c22:	4b80      	ldr	r3, [pc, #512]	@ (8007e24 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	08db      	lsrs	r3, r3, #3
 8007c28:	f003 0303 	and.w	r3, r3, #3
 8007c2c:	4a7e      	ldr	r2, [pc, #504]	@ (8007e28 <HAL_RCCEx_GetPeriphCLKFreq+0xad0>)
 8007c2e:	fa22 f303 	lsr.w	r3, r2, r3
 8007c32:	637b      	str	r3, [r7, #52]	@ 0x34
 8007c34:	e01e      	b.n	8007c74 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_CSI))
 8007c36:	4b7b      	ldr	r3, [pc, #492]	@ (8007e24 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007c3e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007c42:	d105      	bne.n	8007c50 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
 8007c44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c46:	2b04      	cmp	r3, #4
 8007c48:	d102      	bne.n	8007c50 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
          frequency = CSI_VALUE;
 8007c4a:	4b78      	ldr	r3, [pc, #480]	@ (8007e2c <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 8007c4c:	637b      	str	r3, [r7, #52]	@ 0x34
 8007c4e:	e011      	b.n	8007c74 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
 8007c50:	4b74      	ldr	r3, [pc, #464]	@ (8007e24 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8007c52:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007c56:	f003 0302 	and.w	r3, r3, #2
 8007c5a:	2b02      	cmp	r3, #2
 8007c5c:	d106      	bne.n	8007c6c <HAL_RCCEx_GetPeriphCLKFreq+0x914>
 8007c5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c60:	2b05      	cmp	r3, #5
 8007c62:	d103      	bne.n	8007c6c <HAL_RCCEx_GetPeriphCLKFreq+0x914>
          frequency = LSE_VALUE;
 8007c64:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007c68:	637b      	str	r3, [r7, #52]	@ 0x34
 8007c6a:	e003      	b.n	8007c74 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
          frequency = 0U;
 8007c6c:	2300      	movs	r3, #0
 8007c6e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007c70:	f001 bebd 	b.w	80099ee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007c74:	f001 bebb 	b.w	80099ee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_USART2:
        /* Get the current USART2 source */
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 8007c78:	4b6a      	ldr	r3, [pc, #424]	@ (8007e24 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8007c7a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8007c7e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007c82:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART2CLKSOURCE_PCLK1)
 8007c84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c86:	2b00      	cmp	r3, #0
 8007c88:	d104      	bne.n	8007c94 <HAL_RCCEx_GetPeriphCLKFreq+0x93c>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8007c8a:	f7fc ff55 	bl	8004b38 <HAL_RCC_GetPCLK1Freq>
 8007c8e:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART2 */
        else
        {
          frequency = 0U;
        }
        break;
 8007c90:	f001 bead 	b.w	80099ee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART2CLKSOURCE_PLL2Q))
 8007c94:	4b63      	ldr	r3, [pc, #396]	@ (8007e24 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007c9c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007ca0:	d10a      	bne.n	8007cb8 <HAL_RCCEx_GetPeriphCLKFreq+0x960>
 8007ca2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ca4:	2b08      	cmp	r3, #8
 8007ca6:	d107      	bne.n	8007cb8 <HAL_RCCEx_GetPeriphCLKFreq+0x960>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007ca8:	f107 0314 	add.w	r3, r7, #20
 8007cac:	4618      	mov	r0, r3
 8007cae:	f7ff f87b 	bl	8006da8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007cb2:	69bb      	ldr	r3, [r7, #24]
 8007cb4:	637b      	str	r3, [r7, #52]	@ 0x34
 8007cb6:	e03d      	b.n	8007d34 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
        else if ((srcclk == RCC_USART2CLKSOURCE_PLL3Q))
 8007cb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007cba:	2b10      	cmp	r3, #16
 8007cbc:	d108      	bne.n	8007cd0 <HAL_RCCEx_GetPeriphCLKFreq+0x978>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007cbe:	f107 0308 	add.w	r3, r7, #8
 8007cc2:	4618      	mov	r0, r3
 8007cc4:	f7ff f9dc 	bl	8007080 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8007cc8:	68fb      	ldr	r3, [r7, #12]
 8007cca:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007ccc:	f001 be8f 	b.w	80099ee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_HSI))
 8007cd0:	4b54      	ldr	r3, [pc, #336]	@ (8007e24 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8007cd2:	681b      	ldr	r3, [r3, #0]
 8007cd4:	f003 0302 	and.w	r3, r3, #2
 8007cd8:	2b02      	cmp	r3, #2
 8007cda:	d10c      	bne.n	8007cf6 <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
 8007cdc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007cde:	2b18      	cmp	r3, #24
 8007ce0:	d109      	bne.n	8007cf6 <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007ce2:	4b50      	ldr	r3, [pc, #320]	@ (8007e24 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	08db      	lsrs	r3, r3, #3
 8007ce8:	f003 0303 	and.w	r3, r3, #3
 8007cec:	4a4e      	ldr	r2, [pc, #312]	@ (8007e28 <HAL_RCCEx_GetPeriphCLKFreq+0xad0>)
 8007cee:	fa22 f303 	lsr.w	r3, r2, r3
 8007cf2:	637b      	str	r3, [r7, #52]	@ 0x34
 8007cf4:	e01e      	b.n	8007d34 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_CSI))
 8007cf6:	4b4b      	ldr	r3, [pc, #300]	@ (8007e24 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007cfe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007d02:	d105      	bne.n	8007d10 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 8007d04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d06:	2b20      	cmp	r3, #32
 8007d08:	d102      	bne.n	8007d10 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
          frequency = CSI_VALUE;
 8007d0a:	4b48      	ldr	r3, [pc, #288]	@ (8007e2c <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 8007d0c:	637b      	str	r3, [r7, #52]	@ 0x34
 8007d0e:	e011      	b.n	8007d34 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART2CLKSOURCE_LSE))
 8007d10:	4b44      	ldr	r3, [pc, #272]	@ (8007e24 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8007d12:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007d16:	f003 0302 	and.w	r3, r3, #2
 8007d1a:	2b02      	cmp	r3, #2
 8007d1c:	d106      	bne.n	8007d2c <HAL_RCCEx_GetPeriphCLKFreq+0x9d4>
 8007d1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d20:	2b28      	cmp	r3, #40	@ 0x28
 8007d22:	d103      	bne.n	8007d2c <HAL_RCCEx_GetPeriphCLKFreq+0x9d4>
          frequency = LSE_VALUE;
 8007d24:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007d28:	637b      	str	r3, [r7, #52]	@ 0x34
 8007d2a:	e003      	b.n	8007d34 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
          frequency = 0U;
 8007d2c:	2300      	movs	r3, #0
 8007d2e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007d30:	f001 be5d 	b.w	80099ee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007d34:	f001 be5b 	b.w	80099ee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_USART3:
        /* Get the current USART3 source */
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 8007d38:	4b3a      	ldr	r3, [pc, #232]	@ (8007e24 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8007d3a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8007d3e:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 8007d42:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART3CLKSOURCE_PCLK1)
 8007d44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d46:	2b00      	cmp	r3, #0
 8007d48:	d104      	bne.n	8007d54 <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8007d4a:	f7fc fef5 	bl	8004b38 <HAL_RCC_GetPCLK1Freq>
 8007d4e:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART3 */
        else
        {
          frequency = 0U;
        }
        break;
 8007d50:	f001 be4d 	b.w	80099ee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART3CLKSOURCE_PLL2Q))
 8007d54:	4b33      	ldr	r3, [pc, #204]	@ (8007e24 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007d5c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007d60:	d10a      	bne.n	8007d78 <HAL_RCCEx_GetPeriphCLKFreq+0xa20>
 8007d62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d64:	2b40      	cmp	r3, #64	@ 0x40
 8007d66:	d107      	bne.n	8007d78 <HAL_RCCEx_GetPeriphCLKFreq+0xa20>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007d68:	f107 0314 	add.w	r3, r7, #20
 8007d6c:	4618      	mov	r0, r3
 8007d6e:	f7ff f81b 	bl	8006da8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007d72:	69bb      	ldr	r3, [r7, #24]
 8007d74:	637b      	str	r3, [r7, #52]	@ 0x34
 8007d76:	e045      	b.n	8007e04 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART3CLKSOURCE_PLL3Q))
 8007d78:	4b2a      	ldr	r3, [pc, #168]	@ (8007e24 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007d80:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007d84:	d10a      	bne.n	8007d9c <HAL_RCCEx_GetPeriphCLKFreq+0xa44>
 8007d86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d88:	2b80      	cmp	r3, #128	@ 0x80
 8007d8a:	d107      	bne.n	8007d9c <HAL_RCCEx_GetPeriphCLKFreq+0xa44>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007d8c:	f107 0308 	add.w	r3, r7, #8
 8007d90:	4618      	mov	r0, r3
 8007d92:	f7ff f975 	bl	8007080 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8007d96:	68fb      	ldr	r3, [r7, #12]
 8007d98:	637b      	str	r3, [r7, #52]	@ 0x34
 8007d9a:	e033      	b.n	8007e04 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_HSI))
 8007d9c:	4b21      	ldr	r3, [pc, #132]	@ (8007e24 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	f003 0302 	and.w	r3, r3, #2
 8007da4:	2b02      	cmp	r3, #2
 8007da6:	d10c      	bne.n	8007dc2 <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
 8007da8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007daa:	2bc0      	cmp	r3, #192	@ 0xc0
 8007dac:	d109      	bne.n	8007dc2 <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007dae:	4b1d      	ldr	r3, [pc, #116]	@ (8007e24 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8007db0:	681b      	ldr	r3, [r3, #0]
 8007db2:	08db      	lsrs	r3, r3, #3
 8007db4:	f003 0303 	and.w	r3, r3, #3
 8007db8:	4a1b      	ldr	r2, [pc, #108]	@ (8007e28 <HAL_RCCEx_GetPeriphCLKFreq+0xad0>)
 8007dba:	fa22 f303 	lsr.w	r3, r2, r3
 8007dbe:	637b      	str	r3, [r7, #52]	@ 0x34
 8007dc0:	e020      	b.n	8007e04 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_CSI))
 8007dc2:	4b18      	ldr	r3, [pc, #96]	@ (8007e24 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8007dc4:	681b      	ldr	r3, [r3, #0]
 8007dc6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007dca:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007dce:	d106      	bne.n	8007dde <HAL_RCCEx_GetPeriphCLKFreq+0xa86>
 8007dd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007dd2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007dd6:	d102      	bne.n	8007dde <HAL_RCCEx_GetPeriphCLKFreq+0xa86>
          frequency = CSI_VALUE;
 8007dd8:	4b14      	ldr	r3, [pc, #80]	@ (8007e2c <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 8007dda:	637b      	str	r3, [r7, #52]	@ 0x34
 8007ddc:	e012      	b.n	8007e04 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART3CLKSOURCE_LSE))
 8007dde:	4b11      	ldr	r3, [pc, #68]	@ (8007e24 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8007de0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007de4:	f003 0302 	and.w	r3, r3, #2
 8007de8:	2b02      	cmp	r3, #2
 8007dea:	d107      	bne.n	8007dfc <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>
 8007dec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007dee:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8007df2:	d103      	bne.n	8007dfc <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>
          frequency = LSE_VALUE;
 8007df4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007df8:	637b      	str	r3, [r7, #52]	@ 0x34
 8007dfa:	e003      	b.n	8007e04 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
          frequency = 0U;
 8007dfc:	2300      	movs	r3, #0
 8007dfe:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007e00:	f001 bdf5 	b.w	80099ee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007e04:	f001 bdf3 	b.w	80099ee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(UART4)
      case RCC_PERIPHCLK_UART4:
        /* Get the current UART4 source */
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 8007e08:	4b06      	ldr	r3, [pc, #24]	@ (8007e24 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8007e0a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8007e0e:	f403 6360 	and.w	r3, r3, #3584	@ 0xe00
 8007e12:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART4CLKSOURCE_PCLK1)
 8007e14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e16:	2b00      	cmp	r3, #0
 8007e18:	d10a      	bne.n	8007e30 <HAL_RCCEx_GetPeriphCLKFreq+0xad8>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8007e1a:	f7fc fe8d 	bl	8004b38 <HAL_RCC_GetPCLK1Freq>
 8007e1e:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART4 */
        else
        {
          frequency = 0U;
        }
        break;
 8007e20:	f001 bde5 	b.w	80099ee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007e24:	44020c00 	.word	0x44020c00
 8007e28:	03d09000 	.word	0x03d09000
 8007e2c:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART4CLKSOURCE_PLL2Q))
 8007e30:	4ba0      	ldr	r3, [pc, #640]	@ (80080b4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8007e32:	681b      	ldr	r3, [r3, #0]
 8007e34:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007e38:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007e3c:	d10b      	bne.n	8007e56 <HAL_RCCEx_GetPeriphCLKFreq+0xafe>
 8007e3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e40:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007e44:	d107      	bne.n	8007e56 <HAL_RCCEx_GetPeriphCLKFreq+0xafe>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007e46:	f107 0314 	add.w	r3, r7, #20
 8007e4a:	4618      	mov	r0, r3
 8007e4c:	f7fe ffac 	bl	8006da8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007e50:	69bb      	ldr	r3, [r7, #24]
 8007e52:	637b      	str	r3, [r7, #52]	@ 0x34
 8007e54:	e047      	b.n	8007ee6 <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART4CLKSOURCE_PLL3Q))
 8007e56:	4b97      	ldr	r3, [pc, #604]	@ (80080b4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8007e58:	681b      	ldr	r3, [r3, #0]
 8007e5a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007e5e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007e62:	d10b      	bne.n	8007e7c <HAL_RCCEx_GetPeriphCLKFreq+0xb24>
 8007e64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e66:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007e6a:	d107      	bne.n	8007e7c <HAL_RCCEx_GetPeriphCLKFreq+0xb24>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007e6c:	f107 0308 	add.w	r3, r7, #8
 8007e70:	4618      	mov	r0, r3
 8007e72:	f7ff f905 	bl	8007080 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8007e76:	68fb      	ldr	r3, [r7, #12]
 8007e78:	637b      	str	r3, [r7, #52]	@ 0x34
 8007e7a:	e034      	b.n	8007ee6 <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_HSI))
 8007e7c:	4b8d      	ldr	r3, [pc, #564]	@ (80080b4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	f003 0302 	and.w	r3, r3, #2
 8007e84:	2b02      	cmp	r3, #2
 8007e86:	d10d      	bne.n	8007ea4 <HAL_RCCEx_GetPeriphCLKFreq+0xb4c>
 8007e88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e8a:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8007e8e:	d109      	bne.n	8007ea4 <HAL_RCCEx_GetPeriphCLKFreq+0xb4c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007e90:	4b88      	ldr	r3, [pc, #544]	@ (80080b4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8007e92:	681b      	ldr	r3, [r3, #0]
 8007e94:	08db      	lsrs	r3, r3, #3
 8007e96:	f003 0303 	and.w	r3, r3, #3
 8007e9a:	4a87      	ldr	r2, [pc, #540]	@ (80080b8 <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 8007e9c:	fa22 f303 	lsr.w	r3, r2, r3
 8007ea0:	637b      	str	r3, [r7, #52]	@ 0x34
 8007ea2:	e020      	b.n	8007ee6 <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_CSI))
 8007ea4:	4b83      	ldr	r3, [pc, #524]	@ (80080b4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8007ea6:	681b      	ldr	r3, [r3, #0]
 8007ea8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007eac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007eb0:	d106      	bne.n	8007ec0 <HAL_RCCEx_GetPeriphCLKFreq+0xb68>
 8007eb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007eb4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007eb8:	d102      	bne.n	8007ec0 <HAL_RCCEx_GetPeriphCLKFreq+0xb68>
          frequency = CSI_VALUE;
 8007eba:	4b80      	ldr	r3, [pc, #512]	@ (80080bc <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 8007ebc:	637b      	str	r3, [r7, #52]	@ 0x34
 8007ebe:	e012      	b.n	8007ee6 <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART4CLKSOURCE_LSE))
 8007ec0:	4b7c      	ldr	r3, [pc, #496]	@ (80080b4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8007ec2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007ec6:	f003 0302 	and.w	r3, r3, #2
 8007eca:	2b02      	cmp	r3, #2
 8007ecc:	d107      	bne.n	8007ede <HAL_RCCEx_GetPeriphCLKFreq+0xb86>
 8007ece:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ed0:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8007ed4:	d103      	bne.n	8007ede <HAL_RCCEx_GetPeriphCLKFreq+0xb86>
          frequency = LSE_VALUE;
 8007ed6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007eda:	637b      	str	r3, [r7, #52]	@ 0x34
 8007edc:	e003      	b.n	8007ee6 <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
          frequency = 0U;
 8007ede:	2300      	movs	r3, #0
 8007ee0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007ee2:	f001 bd84 	b.w	80099ee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007ee6:	f001 bd82 	b.w	80099ee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART4 */

#if defined(UART5)
      case RCC_PERIPHCLK_UART5:
        /* Get the current UART5 source */
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 8007eea:	4b72      	ldr	r3, [pc, #456]	@ (80080b4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8007eec:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8007ef0:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8007ef4:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART5CLKSOURCE_PCLK1)
 8007ef6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ef8:	2b00      	cmp	r3, #0
 8007efa:	d104      	bne.n	8007f06 <HAL_RCCEx_GetPeriphCLKFreq+0xbae>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8007efc:	f7fc fe1c 	bl	8004b38 <HAL_RCC_GetPCLK1Freq>
 8007f00:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART5 */
        else
        {
          frequency = 0U;
        }
        break;
 8007f02:	f001 bd74 	b.w	80099ee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART5CLKSOURCE_PLL2Q))
 8007f06:	4b6b      	ldr	r3, [pc, #428]	@ (80080b4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8007f08:	681b      	ldr	r3, [r3, #0]
 8007f0a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007f0e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007f12:	d10b      	bne.n	8007f2c <HAL_RCCEx_GetPeriphCLKFreq+0xbd4>
 8007f14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f16:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007f1a:	d107      	bne.n	8007f2c <HAL_RCCEx_GetPeriphCLKFreq+0xbd4>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007f1c:	f107 0314 	add.w	r3, r7, #20
 8007f20:	4618      	mov	r0, r3
 8007f22:	f7fe ff41 	bl	8006da8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007f26:	69bb      	ldr	r3, [r7, #24]
 8007f28:	637b      	str	r3, [r7, #52]	@ 0x34
 8007f2a:	e047      	b.n	8007fbc <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART5CLKSOURCE_PLL3Q))
 8007f2c:	4b61      	ldr	r3, [pc, #388]	@ (80080b4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007f34:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007f38:	d10b      	bne.n	8007f52 <HAL_RCCEx_GetPeriphCLKFreq+0xbfa>
 8007f3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f3c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007f40:	d107      	bne.n	8007f52 <HAL_RCCEx_GetPeriphCLKFreq+0xbfa>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007f42:	f107 0308 	add.w	r3, r7, #8
 8007f46:	4618      	mov	r0, r3
 8007f48:	f7ff f89a 	bl	8007080 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8007f4c:	68fb      	ldr	r3, [r7, #12]
 8007f4e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007f50:	e034      	b.n	8007fbc <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_HSI))
 8007f52:	4b58      	ldr	r3, [pc, #352]	@ (80080b4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8007f54:	681b      	ldr	r3, [r3, #0]
 8007f56:	f003 0302 	and.w	r3, r3, #2
 8007f5a:	2b02      	cmp	r3, #2
 8007f5c:	d10d      	bne.n	8007f7a <HAL_RCCEx_GetPeriphCLKFreq+0xc22>
 8007f5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f60:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007f64:	d109      	bne.n	8007f7a <HAL_RCCEx_GetPeriphCLKFreq+0xc22>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007f66:	4b53      	ldr	r3, [pc, #332]	@ (80080b4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8007f68:	681b      	ldr	r3, [r3, #0]
 8007f6a:	08db      	lsrs	r3, r3, #3
 8007f6c:	f003 0303 	and.w	r3, r3, #3
 8007f70:	4a51      	ldr	r2, [pc, #324]	@ (80080b8 <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 8007f72:	fa22 f303 	lsr.w	r3, r2, r3
 8007f76:	637b      	str	r3, [r7, #52]	@ 0x34
 8007f78:	e020      	b.n	8007fbc <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_CSI))
 8007f7a:	4b4e      	ldr	r3, [pc, #312]	@ (80080b4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8007f7c:	681b      	ldr	r3, [r3, #0]
 8007f7e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007f82:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007f86:	d106      	bne.n	8007f96 <HAL_RCCEx_GetPeriphCLKFreq+0xc3e>
 8007f88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f8a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007f8e:	d102      	bne.n	8007f96 <HAL_RCCEx_GetPeriphCLKFreq+0xc3e>
          frequency = CSI_VALUE;
 8007f90:	4b4a      	ldr	r3, [pc, #296]	@ (80080bc <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 8007f92:	637b      	str	r3, [r7, #52]	@ 0x34
 8007f94:	e012      	b.n	8007fbc <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART5CLKSOURCE_LSE))
 8007f96:	4b47      	ldr	r3, [pc, #284]	@ (80080b4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8007f98:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007f9c:	f003 0302 	and.w	r3, r3, #2
 8007fa0:	2b02      	cmp	r3, #2
 8007fa2:	d107      	bne.n	8007fb4 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>
 8007fa4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007fa6:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8007faa:	d103      	bne.n	8007fb4 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>
          frequency = LSE_VALUE;
 8007fac:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007fb0:	637b      	str	r3, [r7, #52]	@ 0x34
 8007fb2:	e003      	b.n	8007fbc <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
          frequency = 0U;
 8007fb4:	2300      	movs	r3, #0
 8007fb6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007fb8:	f001 bd19 	b.w	80099ee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007fbc:	f001 bd17 	b.w	80099ee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART5 */

#if defined(USART6)
      case RCC_PERIPHCLK_USART6:
        /* Get the current USART6 source */
        srcclk = __HAL_RCC_GET_USART6_SOURCE();
 8007fc0:	4b3c      	ldr	r3, [pc, #240]	@ (80080b4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8007fc2:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8007fc6:	f403 3360 	and.w	r3, r3, #229376	@ 0x38000
 8007fca:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART6CLKSOURCE_PCLK1)
 8007fcc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007fce:	2b00      	cmp	r3, #0
 8007fd0:	d104      	bne.n	8007fdc <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8007fd2:	f7fc fdb1 	bl	8004b38 <HAL_RCC_GetPCLK1Freq>
 8007fd6:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART6 */
        else
        {
          frequency = 0U;
        }
        break;
 8007fd8:	f001 bd09 	b.w	80099ee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART6CLKSOURCE_PLL2Q))
 8007fdc:	4b35      	ldr	r3, [pc, #212]	@ (80080b4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8007fde:	681b      	ldr	r3, [r3, #0]
 8007fe0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007fe4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007fe8:	d10b      	bne.n	8008002 <HAL_RCCEx_GetPeriphCLKFreq+0xcaa>
 8007fea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007fec:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007ff0:	d107      	bne.n	8008002 <HAL_RCCEx_GetPeriphCLKFreq+0xcaa>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007ff2:	f107 0314 	add.w	r3, r7, #20
 8007ff6:	4618      	mov	r0, r3
 8007ff8:	f7fe fed6 	bl	8006da8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007ffc:	69bb      	ldr	r3, [r7, #24]
 8007ffe:	637b      	str	r3, [r7, #52]	@ 0x34
 8008000:	e047      	b.n	8008092 <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART6CLKSOURCE_PLL3Q))
 8008002:	4b2c      	ldr	r3, [pc, #176]	@ (80080b4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8008004:	681b      	ldr	r3, [r3, #0]
 8008006:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800800a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800800e:	d10b      	bne.n	8008028 <HAL_RCCEx_GetPeriphCLKFreq+0xcd0>
 8008010:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008012:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008016:	d107      	bne.n	8008028 <HAL_RCCEx_GetPeriphCLKFreq+0xcd0>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008018:	f107 0308 	add.w	r3, r7, #8
 800801c:	4618      	mov	r0, r3
 800801e:	f7ff f82f 	bl	8007080 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8008022:	68fb      	ldr	r3, [r7, #12]
 8008024:	637b      	str	r3, [r7, #52]	@ 0x34
 8008026:	e034      	b.n	8008092 <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART6CLKSOURCE_HSI))
 8008028:	4b22      	ldr	r3, [pc, #136]	@ (80080b4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	f003 0302 	and.w	r3, r3, #2
 8008030:	2b02      	cmp	r3, #2
 8008032:	d10d      	bne.n	8008050 <HAL_RCCEx_GetPeriphCLKFreq+0xcf8>
 8008034:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008036:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 800803a:	d109      	bne.n	8008050 <HAL_RCCEx_GetPeriphCLKFreq+0xcf8>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800803c:	4b1d      	ldr	r3, [pc, #116]	@ (80080b4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800803e:	681b      	ldr	r3, [r3, #0]
 8008040:	08db      	lsrs	r3, r3, #3
 8008042:	f003 0303 	and.w	r3, r3, #3
 8008046:	4a1c      	ldr	r2, [pc, #112]	@ (80080b8 <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 8008048:	fa22 f303 	lsr.w	r3, r2, r3
 800804c:	637b      	str	r3, [r7, #52]	@ 0x34
 800804e:	e020      	b.n	8008092 <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART6CLKSOURCE_CSI))
 8008050:	4b18      	ldr	r3, [pc, #96]	@ (80080b4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8008052:	681b      	ldr	r3, [r3, #0]
 8008054:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008058:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800805c:	d106      	bne.n	800806c <HAL_RCCEx_GetPeriphCLKFreq+0xd14>
 800805e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008060:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008064:	d102      	bne.n	800806c <HAL_RCCEx_GetPeriphCLKFreq+0xd14>
          frequency = CSI_VALUE;
 8008066:	4b15      	ldr	r3, [pc, #84]	@ (80080bc <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 8008068:	637b      	str	r3, [r7, #52]	@ 0x34
 800806a:	e012      	b.n	8008092 <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART6CLKSOURCE_LSE))
 800806c:	4b11      	ldr	r3, [pc, #68]	@ (80080b4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800806e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008072:	f003 0302 	and.w	r3, r3, #2
 8008076:	2b02      	cmp	r3, #2
 8008078:	d107      	bne.n	800808a <HAL_RCCEx_GetPeriphCLKFreq+0xd32>
 800807a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800807c:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 8008080:	d103      	bne.n	800808a <HAL_RCCEx_GetPeriphCLKFreq+0xd32>
          frequency = LSE_VALUE;
 8008082:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008086:	637b      	str	r3, [r7, #52]	@ 0x34
 8008088:	e003      	b.n	8008092 <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
          frequency = 0U;
 800808a:	2300      	movs	r3, #0
 800808c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800808e:	f001 bcae 	b.w	80099ee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008092:	f001 bcac 	b.w	80099ee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* USART6 */

#if defined(UART7)
      case RCC_PERIPHCLK_UART7:
        /* Get the current UART7 source */
        srcclk = __HAL_RCC_GET_UART7_SOURCE();
 8008096:	4b07      	ldr	r3, [pc, #28]	@ (80080b4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8008098:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800809c:	f403 13e0 	and.w	r3, r3, #1835008	@ 0x1c0000
 80080a0:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART7CLKSOURCE_PCLK1)
 80080a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080a4:	2b00      	cmp	r3, #0
 80080a6:	d10b      	bne.n	80080c0 <HAL_RCCEx_GetPeriphCLKFreq+0xd68>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 80080a8:	f7fc fd46 	bl	8004b38 <HAL_RCC_GetPCLK1Freq>
 80080ac:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART7 */
        else
        {
          frequency = 0U;
        }
        break;
 80080ae:	f001 bc9e 	b.w	80099ee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80080b2:	bf00      	nop
 80080b4:	44020c00 	.word	0x44020c00
 80080b8:	03d09000 	.word	0x03d09000
 80080bc:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART7CLKSOURCE_PLL2Q))
 80080c0:	4ba0      	ldr	r3, [pc, #640]	@ (8008344 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 80080c2:	681b      	ldr	r3, [r3, #0]
 80080c4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80080c8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80080cc:	d10b      	bne.n	80080e6 <HAL_RCCEx_GetPeriphCLKFreq+0xd8e>
 80080ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080d0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80080d4:	d107      	bne.n	80080e6 <HAL_RCCEx_GetPeriphCLKFreq+0xd8e>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80080d6:	f107 0314 	add.w	r3, r7, #20
 80080da:	4618      	mov	r0, r3
 80080dc:	f7fe fe64 	bl	8006da8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80080e0:	69bb      	ldr	r3, [r7, #24]
 80080e2:	637b      	str	r3, [r7, #52]	@ 0x34
 80080e4:	e047      	b.n	8008176 <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART7CLKSOURCE_PLL3Q))
 80080e6:	4b97      	ldr	r3, [pc, #604]	@ (8008344 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 80080e8:	681b      	ldr	r3, [r3, #0]
 80080ea:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80080ee:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80080f2:	d10b      	bne.n	800810c <HAL_RCCEx_GetPeriphCLKFreq+0xdb4>
 80080f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080f6:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80080fa:	d107      	bne.n	800810c <HAL_RCCEx_GetPeriphCLKFreq+0xdb4>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80080fc:	f107 0308 	add.w	r3, r7, #8
 8008100:	4618      	mov	r0, r3
 8008102:	f7fe ffbd 	bl	8007080 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8008106:	68fb      	ldr	r3, [r7, #12]
 8008108:	637b      	str	r3, [r7, #52]	@ 0x34
 800810a:	e034      	b.n	8008176 <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART7CLKSOURCE_HSI))
 800810c:	4b8d      	ldr	r3, [pc, #564]	@ (8008344 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	f003 0302 	and.w	r3, r3, #2
 8008114:	2b02      	cmp	r3, #2
 8008116:	d10d      	bne.n	8008134 <HAL_RCCEx_GetPeriphCLKFreq+0xddc>
 8008118:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800811a:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800811e:	d109      	bne.n	8008134 <HAL_RCCEx_GetPeriphCLKFreq+0xddc>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008120:	4b88      	ldr	r3, [pc, #544]	@ (8008344 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	08db      	lsrs	r3, r3, #3
 8008126:	f003 0303 	and.w	r3, r3, #3
 800812a:	4a87      	ldr	r2, [pc, #540]	@ (8008348 <HAL_RCCEx_GetPeriphCLKFreq+0xff0>)
 800812c:	fa22 f303 	lsr.w	r3, r2, r3
 8008130:	637b      	str	r3, [r7, #52]	@ 0x34
 8008132:	e020      	b.n	8008176 <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART7CLKSOURCE_CSI))
 8008134:	4b83      	ldr	r3, [pc, #524]	@ (8008344 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800813c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008140:	d106      	bne.n	8008150 <HAL_RCCEx_GetPeriphCLKFreq+0xdf8>
 8008142:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008144:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008148:	d102      	bne.n	8008150 <HAL_RCCEx_GetPeriphCLKFreq+0xdf8>
          frequency = CSI_VALUE;
 800814a:	4b80      	ldr	r3, [pc, #512]	@ (800834c <HAL_RCCEx_GetPeriphCLKFreq+0xff4>)
 800814c:	637b      	str	r3, [r7, #52]	@ 0x34
 800814e:	e012      	b.n	8008176 <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART7CLKSOURCE_LSE))
 8008150:	4b7c      	ldr	r3, [pc, #496]	@ (8008344 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8008152:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008156:	f003 0302 	and.w	r3, r3, #2
 800815a:	2b02      	cmp	r3, #2
 800815c:	d107      	bne.n	800816e <HAL_RCCEx_GetPeriphCLKFreq+0xe16>
 800815e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008160:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8008164:	d103      	bne.n	800816e <HAL_RCCEx_GetPeriphCLKFreq+0xe16>
          frequency = LSE_VALUE;
 8008166:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800816a:	637b      	str	r3, [r7, #52]	@ 0x34
 800816c:	e003      	b.n	8008176 <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
          frequency = 0U;
 800816e:	2300      	movs	r3, #0
 8008170:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008172:	f001 bc3c 	b.w	80099ee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008176:	f001 bc3a 	b.w	80099ee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART7 */

#if defined(UART8)
      case RCC_PERIPHCLK_UART8:
        /* Get the current UART8 source */
        srcclk = __HAL_RCC_GET_UART8_SOURCE();
 800817a:	4b72      	ldr	r3, [pc, #456]	@ (8008344 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 800817c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8008180:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 8008184:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART8CLKSOURCE_PCLK1)
 8008186:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008188:	2b00      	cmp	r3, #0
 800818a:	d104      	bne.n	8008196 <HAL_RCCEx_GetPeriphCLKFreq+0xe3e>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800818c:	f7fc fcd4 	bl	8004b38 <HAL_RCC_GetPCLK1Freq>
 8008190:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART8 */
        else
        {
          frequency = 0U;
        }
        break;
 8008192:	f001 bc2c 	b.w	80099ee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART8CLKSOURCE_PLL2Q))
 8008196:	4b6b      	ldr	r3, [pc, #428]	@ (8008344 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8008198:	681b      	ldr	r3, [r3, #0]
 800819a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800819e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80081a2:	d10b      	bne.n	80081bc <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 80081a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081a6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80081aa:	d107      	bne.n	80081bc <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80081ac:	f107 0314 	add.w	r3, r7, #20
 80081b0:	4618      	mov	r0, r3
 80081b2:	f7fe fdf9 	bl	8006da8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80081b6:	69bb      	ldr	r3, [r7, #24]
 80081b8:	637b      	str	r3, [r7, #52]	@ 0x34
 80081ba:	e047      	b.n	800824c <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART8CLKSOURCE_PLL3Q))
 80081bc:	4b61      	ldr	r3, [pc, #388]	@ (8008344 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 80081be:	681b      	ldr	r3, [r3, #0]
 80081c0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80081c4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80081c8:	d10b      	bne.n	80081e2 <HAL_RCCEx_GetPeriphCLKFreq+0xe8a>
 80081ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081cc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80081d0:	d107      	bne.n	80081e2 <HAL_RCCEx_GetPeriphCLKFreq+0xe8a>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80081d2:	f107 0308 	add.w	r3, r7, #8
 80081d6:	4618      	mov	r0, r3
 80081d8:	f7fe ff52 	bl	8007080 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80081dc:	68fb      	ldr	r3, [r7, #12]
 80081de:	637b      	str	r3, [r7, #52]	@ 0x34
 80081e0:	e034      	b.n	800824c <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART8CLKSOURCE_HSI))
 80081e2:	4b58      	ldr	r3, [pc, #352]	@ (8008344 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	f003 0302 	and.w	r3, r3, #2
 80081ea:	2b02      	cmp	r3, #2
 80081ec:	d10d      	bne.n	800820a <HAL_RCCEx_GetPeriphCLKFreq+0xeb2>
 80081ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081f0:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80081f4:	d109      	bne.n	800820a <HAL_RCCEx_GetPeriphCLKFreq+0xeb2>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80081f6:	4b53      	ldr	r3, [pc, #332]	@ (8008344 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 80081f8:	681b      	ldr	r3, [r3, #0]
 80081fa:	08db      	lsrs	r3, r3, #3
 80081fc:	f003 0303 	and.w	r3, r3, #3
 8008200:	4a51      	ldr	r2, [pc, #324]	@ (8008348 <HAL_RCCEx_GetPeriphCLKFreq+0xff0>)
 8008202:	fa22 f303 	lsr.w	r3, r2, r3
 8008206:	637b      	str	r3, [r7, #52]	@ 0x34
 8008208:	e020      	b.n	800824c <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART8CLKSOURCE_CSI))
 800820a:	4b4e      	ldr	r3, [pc, #312]	@ (8008344 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 800820c:	681b      	ldr	r3, [r3, #0]
 800820e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008212:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008216:	d106      	bne.n	8008226 <HAL_RCCEx_GetPeriphCLKFreq+0xece>
 8008218:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800821a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800821e:	d102      	bne.n	8008226 <HAL_RCCEx_GetPeriphCLKFreq+0xece>
          frequency = CSI_VALUE;
 8008220:	4b4a      	ldr	r3, [pc, #296]	@ (800834c <HAL_RCCEx_GetPeriphCLKFreq+0xff4>)
 8008222:	637b      	str	r3, [r7, #52]	@ 0x34
 8008224:	e012      	b.n	800824c <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART8CLKSOURCE_LSE))
 8008226:	4b47      	ldr	r3, [pc, #284]	@ (8008344 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8008228:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800822c:	f003 0302 	and.w	r3, r3, #2
 8008230:	2b02      	cmp	r3, #2
 8008232:	d107      	bne.n	8008244 <HAL_RCCEx_GetPeriphCLKFreq+0xeec>
 8008234:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008236:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 800823a:	d103      	bne.n	8008244 <HAL_RCCEx_GetPeriphCLKFreq+0xeec>
          frequency = LSE_VALUE;
 800823c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008240:	637b      	str	r3, [r7, #52]	@ 0x34
 8008242:	e003      	b.n	800824c <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
          frequency = 0U;
 8008244:	2300      	movs	r3, #0
 8008246:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008248:	f001 bbd1 	b.w	80099ee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800824c:	f001 bbcf 	b.w	80099ee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART8 */

#if defined(UART9)
      case RCC_PERIPHCLK_UART9:
        /* Get the current UART9 source */
        srcclk = __HAL_RCC_GET_UART9_SOURCE();
 8008250:	4b3c      	ldr	r3, [pc, #240]	@ (8008344 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8008252:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8008256:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 800825a:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART9CLKSOURCE_PCLK1)
 800825c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800825e:	2b00      	cmp	r3, #0
 8008260:	d104      	bne.n	800826c <HAL_RCCEx_GetPeriphCLKFreq+0xf14>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8008262:	f7fc fc69 	bl	8004b38 <HAL_RCC_GetPCLK1Freq>
 8008266:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART9 */
        else
        {
          frequency = 0U;
        }
        break;
 8008268:	f001 bbc1 	b.w	80099ee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART9CLKSOURCE_PLL2Q))
 800826c:	4b35      	ldr	r3, [pc, #212]	@ (8008344 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008274:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008278:	d10b      	bne.n	8008292 <HAL_RCCEx_GetPeriphCLKFreq+0xf3a>
 800827a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800827c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008280:	d107      	bne.n	8008292 <HAL_RCCEx_GetPeriphCLKFreq+0xf3a>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008282:	f107 0314 	add.w	r3, r7, #20
 8008286:	4618      	mov	r0, r3
 8008288:	f7fe fd8e 	bl	8006da8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800828c:	69bb      	ldr	r3, [r7, #24]
 800828e:	637b      	str	r3, [r7, #52]	@ 0x34
 8008290:	e047      	b.n	8008322 <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART9CLKSOURCE_PLL3Q))
 8008292:	4b2c      	ldr	r3, [pc, #176]	@ (8008344 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8008294:	681b      	ldr	r3, [r3, #0]
 8008296:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800829a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800829e:	d10b      	bne.n	80082b8 <HAL_RCCEx_GetPeriphCLKFreq+0xf60>
 80082a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082a2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80082a6:	d107      	bne.n	80082b8 <HAL_RCCEx_GetPeriphCLKFreq+0xf60>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80082a8:	f107 0308 	add.w	r3, r7, #8
 80082ac:	4618      	mov	r0, r3
 80082ae:	f7fe fee7 	bl	8007080 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80082b2:	68fb      	ldr	r3, [r7, #12]
 80082b4:	637b      	str	r3, [r7, #52]	@ 0x34
 80082b6:	e034      	b.n	8008322 <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART9CLKSOURCE_HSI))
 80082b8:	4b22      	ldr	r3, [pc, #136]	@ (8008344 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 80082ba:	681b      	ldr	r3, [r3, #0]
 80082bc:	f003 0302 	and.w	r3, r3, #2
 80082c0:	2b02      	cmp	r3, #2
 80082c2:	d10d      	bne.n	80082e0 <HAL_RCCEx_GetPeriphCLKFreq+0xf88>
 80082c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082c6:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80082ca:	d109      	bne.n	80082e0 <HAL_RCCEx_GetPeriphCLKFreq+0xf88>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80082cc:	4b1d      	ldr	r3, [pc, #116]	@ (8008344 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	08db      	lsrs	r3, r3, #3
 80082d2:	f003 0303 	and.w	r3, r3, #3
 80082d6:	4a1c      	ldr	r2, [pc, #112]	@ (8008348 <HAL_RCCEx_GetPeriphCLKFreq+0xff0>)
 80082d8:	fa22 f303 	lsr.w	r3, r2, r3
 80082dc:	637b      	str	r3, [r7, #52]	@ 0x34
 80082de:	e020      	b.n	8008322 <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART9CLKSOURCE_CSI))
 80082e0:	4b18      	ldr	r3, [pc, #96]	@ (8008344 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 80082e2:	681b      	ldr	r3, [r3, #0]
 80082e4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80082e8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80082ec:	d106      	bne.n	80082fc <HAL_RCCEx_GetPeriphCLKFreq+0xfa4>
 80082ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082f0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80082f4:	d102      	bne.n	80082fc <HAL_RCCEx_GetPeriphCLKFreq+0xfa4>
          frequency = CSI_VALUE;
 80082f6:	4b15      	ldr	r3, [pc, #84]	@ (800834c <HAL_RCCEx_GetPeriphCLKFreq+0xff4>)
 80082f8:	637b      	str	r3, [r7, #52]	@ 0x34
 80082fa:	e012      	b.n	8008322 <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART9CLKSOURCE_LSE))
 80082fc:	4b11      	ldr	r3, [pc, #68]	@ (8008344 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 80082fe:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008302:	f003 0302 	and.w	r3, r3, #2
 8008306:	2b02      	cmp	r3, #2
 8008308:	d107      	bne.n	800831a <HAL_RCCEx_GetPeriphCLKFreq+0xfc2>
 800830a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800830c:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8008310:	d103      	bne.n	800831a <HAL_RCCEx_GetPeriphCLKFreq+0xfc2>
          frequency = LSE_VALUE;
 8008312:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008316:	637b      	str	r3, [r7, #52]	@ 0x34
 8008318:	e003      	b.n	8008322 <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
          frequency = 0U;
 800831a:	2300      	movs	r3, #0
 800831c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800831e:	f001 bb66 	b.w	80099ee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008322:	f001 bb64 	b.w	80099ee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART9 */

#if defined(USART10)
      case RCC_PERIPHCLK_USART10:
        /* Get the current USART10 source */
        srcclk = __HAL_RCC_GET_USART10_SOURCE();
 8008326:	4b07      	ldr	r3, [pc, #28]	@ (8008344 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8008328:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800832c:	f003 5360 	and.w	r3, r3, #939524096	@ 0x38000000
 8008330:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART10CLKSOURCE_PCLK1)
 8008332:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008334:	2b00      	cmp	r3, #0
 8008336:	d10b      	bne.n	8008350 <HAL_RCCEx_GetPeriphCLKFreq+0xff8>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8008338:	f7fc fbfe 	bl	8004b38 <HAL_RCC_GetPCLK1Freq>
 800833c:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART10 */
        else
        {
          frequency = 0U;
        }
        break;
 800833e:	f001 bb56 	b.w	80099ee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008342:	bf00      	nop
 8008344:	44020c00 	.word	0x44020c00
 8008348:	03d09000 	.word	0x03d09000
 800834c:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART10CLKSOURCE_PLL2Q))
 8008350:	4ba1      	ldr	r3, [pc, #644]	@ (80085d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008358:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800835c:	d10b      	bne.n	8008376 <HAL_RCCEx_GetPeriphCLKFreq+0x101e>
 800835e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008360:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008364:	d107      	bne.n	8008376 <HAL_RCCEx_GetPeriphCLKFreq+0x101e>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008366:	f107 0314 	add.w	r3, r7, #20
 800836a:	4618      	mov	r0, r3
 800836c:	f7fe fd1c 	bl	8006da8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008370:	69bb      	ldr	r3, [r7, #24]
 8008372:	637b      	str	r3, [r7, #52]	@ 0x34
 8008374:	e047      	b.n	8008406 <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART10CLKSOURCE_PLL3Q))
 8008376:	4b98      	ldr	r3, [pc, #608]	@ (80085d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8008378:	681b      	ldr	r3, [r3, #0]
 800837a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800837e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008382:	d10b      	bne.n	800839c <HAL_RCCEx_GetPeriphCLKFreq+0x1044>
 8008384:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008386:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800838a:	d107      	bne.n	800839c <HAL_RCCEx_GetPeriphCLKFreq+0x1044>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800838c:	f107 0308 	add.w	r3, r7, #8
 8008390:	4618      	mov	r0, r3
 8008392:	f7fe fe75 	bl	8007080 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8008396:	68fb      	ldr	r3, [r7, #12]
 8008398:	637b      	str	r3, [r7, #52]	@ 0x34
 800839a:	e034      	b.n	8008406 <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART10CLKSOURCE_HSI))
 800839c:	4b8e      	ldr	r3, [pc, #568]	@ (80085d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	f003 0302 	and.w	r3, r3, #2
 80083a4:	2b02      	cmp	r3, #2
 80083a6:	d10d      	bne.n	80083c4 <HAL_RCCEx_GetPeriphCLKFreq+0x106c>
 80083a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083aa:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 80083ae:	d109      	bne.n	80083c4 <HAL_RCCEx_GetPeriphCLKFreq+0x106c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80083b0:	4b89      	ldr	r3, [pc, #548]	@ (80085d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 80083b2:	681b      	ldr	r3, [r3, #0]
 80083b4:	08db      	lsrs	r3, r3, #3
 80083b6:	f003 0303 	and.w	r3, r3, #3
 80083ba:	4a88      	ldr	r2, [pc, #544]	@ (80085dc <HAL_RCCEx_GetPeriphCLKFreq+0x1284>)
 80083bc:	fa22 f303 	lsr.w	r3, r2, r3
 80083c0:	637b      	str	r3, [r7, #52]	@ 0x34
 80083c2:	e020      	b.n	8008406 <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART10CLKSOURCE_CSI))
 80083c4:	4b84      	ldr	r3, [pc, #528]	@ (80085d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 80083c6:	681b      	ldr	r3, [r3, #0]
 80083c8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80083cc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80083d0:	d106      	bne.n	80083e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1088>
 80083d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083d4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80083d8:	d102      	bne.n	80083e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1088>
          frequency = CSI_VALUE;
 80083da:	4b81      	ldr	r3, [pc, #516]	@ (80085e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1288>)
 80083dc:	637b      	str	r3, [r7, #52]	@ 0x34
 80083de:	e012      	b.n	8008406 <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART10CLKSOURCE_LSE))
 80083e0:	4b7d      	ldr	r3, [pc, #500]	@ (80085d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 80083e2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80083e6:	f003 0302 	and.w	r3, r3, #2
 80083ea:	2b02      	cmp	r3, #2
 80083ec:	d107      	bne.n	80083fe <HAL_RCCEx_GetPeriphCLKFreq+0x10a6>
 80083ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083f0:	f1b3 5f20 	cmp.w	r3, #671088640	@ 0x28000000
 80083f4:	d103      	bne.n	80083fe <HAL_RCCEx_GetPeriphCLKFreq+0x10a6>
          frequency = LSE_VALUE;
 80083f6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80083fa:	637b      	str	r3, [r7, #52]	@ 0x34
 80083fc:	e003      	b.n	8008406 <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
          frequency = 0U;
 80083fe:	2300      	movs	r3, #0
 8008400:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008402:	f001 baf4 	b.w	80099ee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008406:	f001 baf2 	b.w	80099ee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* USART10 */

#if defined(USART11)
      case RCC_PERIPHCLK_USART11:
        /* Get the current USART11 source */
        srcclk = __HAL_RCC_GET_USART11_SOURCE();
 800840a:	4b73      	ldr	r3, [pc, #460]	@ (80085d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 800840c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8008410:	f003 0307 	and.w	r3, r3, #7
 8008414:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART11CLKSOURCE_PCLK1)
 8008416:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008418:	2b00      	cmp	r3, #0
 800841a:	d104      	bne.n	8008426 <HAL_RCCEx_GetPeriphCLKFreq+0x10ce>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800841c:	f7fc fb8c 	bl	8004b38 <HAL_RCC_GetPCLK1Freq>
 8008420:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART11 */
        else
        {
          frequency = 0U;
        }
        break;
 8008422:	f001 bae4 	b.w	80099ee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART11CLKSOURCE_PLL2Q))
 8008426:	4b6c      	ldr	r3, [pc, #432]	@ (80085d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8008428:	681b      	ldr	r3, [r3, #0]
 800842a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800842e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008432:	d10a      	bne.n	800844a <HAL_RCCEx_GetPeriphCLKFreq+0x10f2>
 8008434:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008436:	2b01      	cmp	r3, #1
 8008438:	d107      	bne.n	800844a <HAL_RCCEx_GetPeriphCLKFreq+0x10f2>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800843a:	f107 0314 	add.w	r3, r7, #20
 800843e:	4618      	mov	r0, r3
 8008440:	f7fe fcb2 	bl	8006da8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008444:	69bb      	ldr	r3, [r7, #24]
 8008446:	637b      	str	r3, [r7, #52]	@ 0x34
 8008448:	e043      	b.n	80084d2 <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART11CLKSOURCE_PLL3Q))
 800844a:	4b63      	ldr	r3, [pc, #396]	@ (80085d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008452:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008456:	d10a      	bne.n	800846e <HAL_RCCEx_GetPeriphCLKFreq+0x1116>
 8008458:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800845a:	2b02      	cmp	r3, #2
 800845c:	d107      	bne.n	800846e <HAL_RCCEx_GetPeriphCLKFreq+0x1116>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800845e:	f107 0308 	add.w	r3, r7, #8
 8008462:	4618      	mov	r0, r3
 8008464:	f7fe fe0c 	bl	8007080 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8008468:	68fb      	ldr	r3, [r7, #12]
 800846a:	637b      	str	r3, [r7, #52]	@ 0x34
 800846c:	e031      	b.n	80084d2 <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART11CLKSOURCE_HSI))
 800846e:	4b5a      	ldr	r3, [pc, #360]	@ (80085d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8008470:	681b      	ldr	r3, [r3, #0]
 8008472:	f003 0302 	and.w	r3, r3, #2
 8008476:	2b02      	cmp	r3, #2
 8008478:	d10c      	bne.n	8008494 <HAL_RCCEx_GetPeriphCLKFreq+0x113c>
 800847a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800847c:	2b03      	cmp	r3, #3
 800847e:	d109      	bne.n	8008494 <HAL_RCCEx_GetPeriphCLKFreq+0x113c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008480:	4b55      	ldr	r3, [pc, #340]	@ (80085d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8008482:	681b      	ldr	r3, [r3, #0]
 8008484:	08db      	lsrs	r3, r3, #3
 8008486:	f003 0303 	and.w	r3, r3, #3
 800848a:	4a54      	ldr	r2, [pc, #336]	@ (80085dc <HAL_RCCEx_GetPeriphCLKFreq+0x1284>)
 800848c:	fa22 f303 	lsr.w	r3, r2, r3
 8008490:	637b      	str	r3, [r7, #52]	@ 0x34
 8008492:	e01e      	b.n	80084d2 <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART11CLKSOURCE_CSI))
 8008494:	4b50      	ldr	r3, [pc, #320]	@ (80085d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8008496:	681b      	ldr	r3, [r3, #0]
 8008498:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800849c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80084a0:	d105      	bne.n	80084ae <HAL_RCCEx_GetPeriphCLKFreq+0x1156>
 80084a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80084a4:	2b04      	cmp	r3, #4
 80084a6:	d102      	bne.n	80084ae <HAL_RCCEx_GetPeriphCLKFreq+0x1156>
          frequency = CSI_VALUE;
 80084a8:	4b4d      	ldr	r3, [pc, #308]	@ (80085e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1288>)
 80084aa:	637b      	str	r3, [r7, #52]	@ 0x34
 80084ac:	e011      	b.n	80084d2 <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART11CLKSOURCE_LSE))
 80084ae:	4b4a      	ldr	r3, [pc, #296]	@ (80085d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 80084b0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80084b4:	f003 0302 	and.w	r3, r3, #2
 80084b8:	2b02      	cmp	r3, #2
 80084ba:	d106      	bne.n	80084ca <HAL_RCCEx_GetPeriphCLKFreq+0x1172>
 80084bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80084be:	2b05      	cmp	r3, #5
 80084c0:	d103      	bne.n	80084ca <HAL_RCCEx_GetPeriphCLKFreq+0x1172>
          frequency = LSE_VALUE;
 80084c2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80084c6:	637b      	str	r3, [r7, #52]	@ 0x34
 80084c8:	e003      	b.n	80084d2 <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
          frequency = 0U;
 80084ca:	2300      	movs	r3, #0
 80084cc:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80084ce:	f001 ba8e 	b.w	80099ee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80084d2:	f001 ba8c 	b.w	80099ee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* USART11 */

#if defined(UART12)
      case RCC_PERIPHCLK_UART12:
        /* Get the current UART12 source */
        srcclk = __HAL_RCC_GET_UART12_SOURCE();
 80084d6:	4b40      	ldr	r3, [pc, #256]	@ (80085d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 80084d8:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80084dc:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80084e0:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART12CLKSOURCE_PCLK1)
 80084e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80084e4:	2b00      	cmp	r3, #0
 80084e6:	d104      	bne.n	80084f2 <HAL_RCCEx_GetPeriphCLKFreq+0x119a>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 80084e8:	f7fc fb26 	bl	8004b38 <HAL_RCC_GetPCLK1Freq>
 80084ec:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART12 */
        else
        {
          frequency = 0U;
        }
        break;
 80084ee:	f001 ba7e 	b.w	80099ee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART12CLKSOURCE_PLL2Q))
 80084f2:	4b39      	ldr	r3, [pc, #228]	@ (80085d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 80084f4:	681b      	ldr	r3, [r3, #0]
 80084f6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80084fa:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80084fe:	d10a      	bne.n	8008516 <HAL_RCCEx_GetPeriphCLKFreq+0x11be>
 8008500:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008502:	2b10      	cmp	r3, #16
 8008504:	d107      	bne.n	8008516 <HAL_RCCEx_GetPeriphCLKFreq+0x11be>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008506:	f107 0314 	add.w	r3, r7, #20
 800850a:	4618      	mov	r0, r3
 800850c:	f7fe fc4c 	bl	8006da8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008510:	69bb      	ldr	r3, [r7, #24]
 8008512:	637b      	str	r3, [r7, #52]	@ 0x34
 8008514:	e043      	b.n	800859e <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART12CLKSOURCE_PLL3Q))
 8008516:	4b30      	ldr	r3, [pc, #192]	@ (80085d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8008518:	681b      	ldr	r3, [r3, #0]
 800851a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800851e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008522:	d10a      	bne.n	800853a <HAL_RCCEx_GetPeriphCLKFreq+0x11e2>
 8008524:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008526:	2b20      	cmp	r3, #32
 8008528:	d107      	bne.n	800853a <HAL_RCCEx_GetPeriphCLKFreq+0x11e2>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800852a:	f107 0308 	add.w	r3, r7, #8
 800852e:	4618      	mov	r0, r3
 8008530:	f7fe fda6 	bl	8007080 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8008534:	68fb      	ldr	r3, [r7, #12]
 8008536:	637b      	str	r3, [r7, #52]	@ 0x34
 8008538:	e031      	b.n	800859e <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART12CLKSOURCE_HSI))
 800853a:	4b27      	ldr	r3, [pc, #156]	@ (80085d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 800853c:	681b      	ldr	r3, [r3, #0]
 800853e:	f003 0302 	and.w	r3, r3, #2
 8008542:	2b02      	cmp	r3, #2
 8008544:	d10c      	bne.n	8008560 <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
 8008546:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008548:	2b30      	cmp	r3, #48	@ 0x30
 800854a:	d109      	bne.n	8008560 <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800854c:	4b22      	ldr	r3, [pc, #136]	@ (80085d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 800854e:	681b      	ldr	r3, [r3, #0]
 8008550:	08db      	lsrs	r3, r3, #3
 8008552:	f003 0303 	and.w	r3, r3, #3
 8008556:	4a21      	ldr	r2, [pc, #132]	@ (80085dc <HAL_RCCEx_GetPeriphCLKFreq+0x1284>)
 8008558:	fa22 f303 	lsr.w	r3, r2, r3
 800855c:	637b      	str	r3, [r7, #52]	@ 0x34
 800855e:	e01e      	b.n	800859e <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART12CLKSOURCE_CSI))
 8008560:	4b1d      	ldr	r3, [pc, #116]	@ (80085d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8008562:	681b      	ldr	r3, [r3, #0]
 8008564:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008568:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800856c:	d105      	bne.n	800857a <HAL_RCCEx_GetPeriphCLKFreq+0x1222>
 800856e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008570:	2b40      	cmp	r3, #64	@ 0x40
 8008572:	d102      	bne.n	800857a <HAL_RCCEx_GetPeriphCLKFreq+0x1222>
          frequency = CSI_VALUE;
 8008574:	4b1a      	ldr	r3, [pc, #104]	@ (80085e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1288>)
 8008576:	637b      	str	r3, [r7, #52]	@ 0x34
 8008578:	e011      	b.n	800859e <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART12CLKSOURCE_LSE))
 800857a:	4b17      	ldr	r3, [pc, #92]	@ (80085d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 800857c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008580:	f003 0302 	and.w	r3, r3, #2
 8008584:	2b02      	cmp	r3, #2
 8008586:	d106      	bne.n	8008596 <HAL_RCCEx_GetPeriphCLKFreq+0x123e>
 8008588:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800858a:	2b50      	cmp	r3, #80	@ 0x50
 800858c:	d103      	bne.n	8008596 <HAL_RCCEx_GetPeriphCLKFreq+0x123e>
          frequency = LSE_VALUE;
 800858e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008592:	637b      	str	r3, [r7, #52]	@ 0x34
 8008594:	e003      	b.n	800859e <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
          frequency = 0U;
 8008596:	2300      	movs	r3, #0
 8008598:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800859a:	f001 ba28 	b.w	80099ee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800859e:	f001 ba26 	b.w	80099ee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART12 */

      case RCC_PERIPHCLK_LPUART1:
        /* Get the current LPUART1 source */
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 80085a2:	4b0d      	ldr	r3, [pc, #52]	@ (80085d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 80085a4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80085a8:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 80085ac:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_LPUART1CLKSOURCE_PCLK3)
 80085ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085b0:	2b00      	cmp	r3, #0
 80085b2:	d104      	bne.n	80085be <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 80085b4:	f7fc faec 	bl	8004b90 <HAL_RCC_GetPCLK3Freq>
 80085b8:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for LPUART1 */
        else
        {
          frequency = 0U;
        }
        break;
 80085ba:	f001 ba18 	b.w	80099ee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_LPUART1CLKSOURCE_PLL2Q)
 80085be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085c0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80085c4:	d10e      	bne.n	80085e4 <HAL_RCCEx_GetPeriphCLKFreq+0x128c>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80085c6:	f107 0314 	add.w	r3, r7, #20
 80085ca:	4618      	mov	r0, r3
 80085cc:	f7fe fbec 	bl	8006da8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80085d0:	69bb      	ldr	r3, [r7, #24]
 80085d2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80085d4:	f001 ba0b 	b.w	80099ee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80085d8:	44020c00 	.word	0x44020c00
 80085dc:	03d09000 	.word	0x03d09000
 80085e0:	003d0900 	.word	0x003d0900
        else if (srcclk == RCC_LPUART1CLKSOURCE_PLL3Q)
 80085e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085e6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80085ea:	d108      	bne.n	80085fe <HAL_RCCEx_GetPeriphCLKFreq+0x12a6>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80085ec:	f107 0308 	add.w	r3, r7, #8
 80085f0:	4618      	mov	r0, r3
 80085f2:	f7fe fd45 	bl	8007080 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80085f6:	68fb      	ldr	r3, [r7, #12]
 80085f8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80085fa:	f001 b9f8 	b.w	80099ee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
 80085fe:	4ba4      	ldr	r3, [pc, #656]	@ (8008890 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8008600:	681b      	ldr	r3, [r3, #0]
 8008602:	f003 0302 	and.w	r3, r3, #2
 8008606:	2b02      	cmp	r3, #2
 8008608:	d10d      	bne.n	8008626 <HAL_RCCEx_GetPeriphCLKFreq+0x12ce>
 800860a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800860c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8008610:	d109      	bne.n	8008626 <HAL_RCCEx_GetPeriphCLKFreq+0x12ce>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008612:	4b9f      	ldr	r3, [pc, #636]	@ (8008890 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8008614:	681b      	ldr	r3, [r3, #0]
 8008616:	08db      	lsrs	r3, r3, #3
 8008618:	f003 0303 	and.w	r3, r3, #3
 800861c:	4a9d      	ldr	r2, [pc, #628]	@ (8008894 <HAL_RCCEx_GetPeriphCLKFreq+0x153c>)
 800861e:	fa22 f303 	lsr.w	r3, r2, r3
 8008622:	637b      	str	r3, [r7, #52]	@ 0x34
 8008624:	e020      	b.n	8008668 <HAL_RCCEx_GetPeriphCLKFreq+0x1310>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_CSI))
 8008626:	4b9a      	ldr	r3, [pc, #616]	@ (8008890 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8008628:	681b      	ldr	r3, [r3, #0]
 800862a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800862e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008632:	d106      	bne.n	8008642 <HAL_RCCEx_GetPeriphCLKFreq+0x12ea>
 8008634:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008636:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800863a:	d102      	bne.n	8008642 <HAL_RCCEx_GetPeriphCLKFreq+0x12ea>
          frequency = CSI_VALUE;
 800863c:	4b96      	ldr	r3, [pc, #600]	@ (8008898 <HAL_RCCEx_GetPeriphCLKFreq+0x1540>)
 800863e:	637b      	str	r3, [r7, #52]	@ 0x34
 8008640:	e012      	b.n	8008668 <HAL_RCCEx_GetPeriphCLKFreq+0x1310>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
 8008642:	4b93      	ldr	r3, [pc, #588]	@ (8008890 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8008644:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008648:	f003 0302 	and.w	r3, r3, #2
 800864c:	2b02      	cmp	r3, #2
 800864e:	d107      	bne.n	8008660 <HAL_RCCEx_GetPeriphCLKFreq+0x1308>
 8008650:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008652:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8008656:	d103      	bne.n	8008660 <HAL_RCCEx_GetPeriphCLKFreq+0x1308>
          frequency = LSE_VALUE;
 8008658:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800865c:	637b      	str	r3, [r7, #52]	@ 0x34
 800865e:	e003      	b.n	8008668 <HAL_RCCEx_GetPeriphCLKFreq+0x1310>
          frequency = 0U;
 8008660:	2300      	movs	r3, #0
 8008662:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008664:	f001 b9c3 	b.w	80099ee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008668:	f001 b9c1 	b.w	80099ee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_ADCDAC:
        /* Get the current ADCDAC source */
        srcclk = __HAL_RCC_GET_ADCDAC_SOURCE();
 800866c:	4b88      	ldr	r3, [pc, #544]	@ (8008890 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800866e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008672:	f003 0307 	and.w	r3, r3, #7
 8008676:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_ADCDACCLKSOURCE_HCLK)
 8008678:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800867a:	2b00      	cmp	r3, #0
 800867c:	d104      	bne.n	8008688 <HAL_RCCEx_GetPeriphCLKFreq+0x1330>
        {
          frequency = HAL_RCC_GetHCLKFreq();
 800867e:	f7fc fa3f 	bl	8004b00 <HAL_RCC_GetHCLKFreq>
 8008682:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for ADCDAC */
        else
        {
          frequency = 0U;
        }
        break;
 8008684:	f001 b9b3 	b.w	80099ee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_ADCDACCLKSOURCE_SYSCLK)
 8008688:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800868a:	2b01      	cmp	r3, #1
 800868c:	d104      	bne.n	8008698 <HAL_RCCEx_GetPeriphCLKFreq+0x1340>
          frequency = HAL_RCC_GetSysClockFreq();
 800868e:	f7fc f90b 	bl	80048a8 <HAL_RCC_GetSysClockFreq>
 8008692:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8008694:	f001 b9ab 	b.w	80099ee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_ADCDACCLKSOURCE_PLL2R)
 8008698:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800869a:	2b02      	cmp	r3, #2
 800869c:	d108      	bne.n	80086b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1358>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800869e:	f107 0314 	add.w	r3, r7, #20
 80086a2:	4618      	mov	r0, r3
 80086a4:	f7fe fb80 	bl	8006da8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 80086a8:	69fb      	ldr	r3, [r7, #28]
 80086aa:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80086ac:	f001 b99f 	b.w	80099ee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSE))
 80086b0:	4b77      	ldr	r3, [pc, #476]	@ (8008890 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 80086b2:	681b      	ldr	r3, [r3, #0]
 80086b4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80086b8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80086bc:	d105      	bne.n	80086ca <HAL_RCCEx_GetPeriphCLKFreq+0x1372>
 80086be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086c0:	2b03      	cmp	r3, #3
 80086c2:	d102      	bne.n	80086ca <HAL_RCCEx_GetPeriphCLKFreq+0x1372>
          frequency = HSE_VALUE;
 80086c4:	4b75      	ldr	r3, [pc, #468]	@ (800889c <HAL_RCCEx_GetPeriphCLKFreq+0x1544>)
 80086c6:	637b      	str	r3, [r7, #52]	@ 0x34
 80086c8:	e023      	b.n	8008712 <HAL_RCCEx_GetPeriphCLKFreq+0x13ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSI))
 80086ca:	4b71      	ldr	r3, [pc, #452]	@ (8008890 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	f003 0302 	and.w	r3, r3, #2
 80086d2:	2b02      	cmp	r3, #2
 80086d4:	d10c      	bne.n	80086f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1398>
 80086d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086d8:	2b04      	cmp	r3, #4
 80086da:	d109      	bne.n	80086f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1398>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80086dc:	4b6c      	ldr	r3, [pc, #432]	@ (8008890 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 80086de:	681b      	ldr	r3, [r3, #0]
 80086e0:	08db      	lsrs	r3, r3, #3
 80086e2:	f003 0303 	and.w	r3, r3, #3
 80086e6:	4a6b      	ldr	r2, [pc, #428]	@ (8008894 <HAL_RCCEx_GetPeriphCLKFreq+0x153c>)
 80086e8:	fa22 f303 	lsr.w	r3, r2, r3
 80086ec:	637b      	str	r3, [r7, #52]	@ 0x34
 80086ee:	e010      	b.n	8008712 <HAL_RCCEx_GetPeriphCLKFreq+0x13ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_CSI))
 80086f0:	4b67      	ldr	r3, [pc, #412]	@ (8008890 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 80086f2:	681b      	ldr	r3, [r3, #0]
 80086f4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80086f8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80086fc:	d105      	bne.n	800870a <HAL_RCCEx_GetPeriphCLKFreq+0x13b2>
 80086fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008700:	2b05      	cmp	r3, #5
 8008702:	d102      	bne.n	800870a <HAL_RCCEx_GetPeriphCLKFreq+0x13b2>
          frequency = CSI_VALUE;
 8008704:	4b64      	ldr	r3, [pc, #400]	@ (8008898 <HAL_RCCEx_GetPeriphCLKFreq+0x1540>)
 8008706:	637b      	str	r3, [r7, #52]	@ 0x34
 8008708:	e003      	b.n	8008712 <HAL_RCCEx_GetPeriphCLKFreq+0x13ba>
          frequency = 0U;
 800870a:	2300      	movs	r3, #0
 800870c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800870e:	f001 b96e 	b.w	80099ee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008712:	f001 b96c 	b.w	80099ee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>


      case RCC_PERIPHCLK_DAC_LP:
        /* Get the current DAC low-power source */
        srcclk = __HAL_RCC_GET_DAC_LP_SOURCE();
 8008716:	4b5e      	ldr	r3, [pc, #376]	@ (8008890 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8008718:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800871c:	f003 0308 	and.w	r3, r3, #8
 8008720:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSE))
 8008722:	4b5b      	ldr	r3, [pc, #364]	@ (8008890 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8008724:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008728:	f003 0302 	and.w	r3, r3, #2
 800872c:	2b02      	cmp	r3, #2
 800872e:	d106      	bne.n	800873e <HAL_RCCEx_GetPeriphCLKFreq+0x13e6>
 8008730:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008732:	2b00      	cmp	r3, #0
 8008734:	d103      	bne.n	800873e <HAL_RCCEx_GetPeriphCLKFreq+0x13e6>
        {
          frequency = LSE_VALUE;
 8008736:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800873a:	637b      	str	r3, [r7, #52]	@ 0x34
 800873c:	e012      	b.n	8008764 <HAL_RCCEx_GetPeriphCLKFreq+0x140c>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSI))
 800873e:	4b54      	ldr	r3, [pc, #336]	@ (8008890 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8008740:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008744:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008748:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800874c:	d106      	bne.n	800875c <HAL_RCCEx_GetPeriphCLKFreq+0x1404>
 800874e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008750:	2b08      	cmp	r3, #8
 8008752:	d103      	bne.n	800875c <HAL_RCCEx_GetPeriphCLKFreq+0x1404>
        {
          frequency = LSI_VALUE;
 8008754:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8008758:	637b      	str	r3, [r7, #52]	@ 0x34
 800875a:	e003      	b.n	8008764 <HAL_RCCEx_GetPeriphCLKFreq+0x140c>
        }

        /* Clock not enabled for DAC */
        else
        {
          frequency = 0U;
 800875c:	2300      	movs	r3, #0
 800875e:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        break;
 8008760:	f001 b945 	b.w	80099ee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008764:	f001 b943 	b.w	80099ee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_I2C1:
        /* Get the current I2C1 source */
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8008768:	4b49      	ldr	r3, [pc, #292]	@ (8008890 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800876a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800876e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8008772:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 8008774:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008776:	2b00      	cmp	r3, #0
 8008778:	d104      	bne.n	8008784 <HAL_RCCEx_GetPeriphCLKFreq+0x142c>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800877a:	f7fc f9dd 	bl	8004b38 <HAL_RCC_GetPCLK1Freq>
 800877e:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C1 */
        else
        {
          frequency = 0U;
        }
        break;
 8008780:	f001 b935 	b.w	80099ee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk ==  RCC_I2C1CLKSOURCE_PLL3R)
 8008784:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008786:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800878a:	d108      	bne.n	800879e <HAL_RCCEx_GetPeriphCLKFreq+0x1446>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800878c:	f107 0308 	add.w	r3, r7, #8
 8008790:	4618      	mov	r0, r3
 8008792:	f7fe fc75 	bl	8007080 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8008796:	693b      	ldr	r3, [r7, #16]
 8008798:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800879a:	f001 b928 	b.w	80099ee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 800879e:	4b3c      	ldr	r3, [pc, #240]	@ (8008890 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 80087a0:	681b      	ldr	r3, [r3, #0]
 80087a2:	f003 0302 	and.w	r3, r3, #2
 80087a6:	2b02      	cmp	r3, #2
 80087a8:	d10d      	bne.n	80087c6 <HAL_RCCEx_GetPeriphCLKFreq+0x146e>
 80087aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087ac:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80087b0:	d109      	bne.n	80087c6 <HAL_RCCEx_GetPeriphCLKFreq+0x146e>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80087b2:	4b37      	ldr	r3, [pc, #220]	@ (8008890 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 80087b4:	681b      	ldr	r3, [r3, #0]
 80087b6:	08db      	lsrs	r3, r3, #3
 80087b8:	f003 0303 	and.w	r3, r3, #3
 80087bc:	4a35      	ldr	r2, [pc, #212]	@ (8008894 <HAL_RCCEx_GetPeriphCLKFreq+0x153c>)
 80087be:	fa22 f303 	lsr.w	r3, r2, r3
 80087c2:	637b      	str	r3, [r7, #52]	@ 0x34
 80087c4:	e011      	b.n	80087ea <HAL_RCCEx_GetPeriphCLKFreq+0x1492>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C1CLKSOURCE_CSI))
 80087c6:	4b32      	ldr	r3, [pc, #200]	@ (8008890 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 80087c8:	681b      	ldr	r3, [r3, #0]
 80087ca:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80087ce:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80087d2:	d106      	bne.n	80087e2 <HAL_RCCEx_GetPeriphCLKFreq+0x148a>
 80087d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087d6:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80087da:	d102      	bne.n	80087e2 <HAL_RCCEx_GetPeriphCLKFreq+0x148a>
          frequency = CSI_VALUE;
 80087dc:	4b2e      	ldr	r3, [pc, #184]	@ (8008898 <HAL_RCCEx_GetPeriphCLKFreq+0x1540>)
 80087de:	637b      	str	r3, [r7, #52]	@ 0x34
 80087e0:	e003      	b.n	80087ea <HAL_RCCEx_GetPeriphCLKFreq+0x1492>
          frequency = 0U;
 80087e2:	2300      	movs	r3, #0
 80087e4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80087e6:	f001 b902 	b.w	80099ee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80087ea:	f001 b900 	b.w	80099ee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_I2C2:
        /* Get the current I2C2 source */
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 80087ee:	4b28      	ldr	r3, [pc, #160]	@ (8008890 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 80087f0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80087f4:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 80087f8:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C2CLKSOURCE_PCLK1)
 80087fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087fc:	2b00      	cmp	r3, #0
 80087fe:	d104      	bne.n	800880a <HAL_RCCEx_GetPeriphCLKFreq+0x14b2>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8008800:	f7fc f99a 	bl	8004b38 <HAL_RCC_GetPCLK1Freq>
 8008804:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C2 */
        else
        {
          frequency = 0U;
        }
        break;
 8008806:	f001 b8f2 	b.w	80099ee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk ==  RCC_I2C2CLKSOURCE_PLL3R)
 800880a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800880c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8008810:	d108      	bne.n	8008824 <HAL_RCCEx_GetPeriphCLKFreq+0x14cc>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008812:	f107 0308 	add.w	r3, r7, #8
 8008816:	4618      	mov	r0, r3
 8008818:	f7fe fc32 	bl	8007080 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800881c:	693b      	ldr	r3, [r7, #16]
 800881e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008820:	f001 b8e5 	b.w	80099ee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C2CLKSOURCE_HSI))
 8008824:	4b1a      	ldr	r3, [pc, #104]	@ (8008890 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8008826:	681b      	ldr	r3, [r3, #0]
 8008828:	f003 0302 	and.w	r3, r3, #2
 800882c:	2b02      	cmp	r3, #2
 800882e:	d10d      	bne.n	800884c <HAL_RCCEx_GetPeriphCLKFreq+0x14f4>
 8008830:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008832:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8008836:	d109      	bne.n	800884c <HAL_RCCEx_GetPeriphCLKFreq+0x14f4>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008838:	4b15      	ldr	r3, [pc, #84]	@ (8008890 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	08db      	lsrs	r3, r3, #3
 800883e:	f003 0303 	and.w	r3, r3, #3
 8008842:	4a14      	ldr	r2, [pc, #80]	@ (8008894 <HAL_RCCEx_GetPeriphCLKFreq+0x153c>)
 8008844:	fa22 f303 	lsr.w	r3, r2, r3
 8008848:	637b      	str	r3, [r7, #52]	@ 0x34
 800884a:	e011      	b.n	8008870 <HAL_RCCEx_GetPeriphCLKFreq+0x1518>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C2CLKSOURCE_CSI))
 800884c:	4b10      	ldr	r3, [pc, #64]	@ (8008890 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800884e:	681b      	ldr	r3, [r3, #0]
 8008850:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008854:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008858:	d106      	bne.n	8008868 <HAL_RCCEx_GetPeriphCLKFreq+0x1510>
 800885a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800885c:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8008860:	d102      	bne.n	8008868 <HAL_RCCEx_GetPeriphCLKFreq+0x1510>
          frequency = CSI_VALUE;
 8008862:	4b0d      	ldr	r3, [pc, #52]	@ (8008898 <HAL_RCCEx_GetPeriphCLKFreq+0x1540>)
 8008864:	637b      	str	r3, [r7, #52]	@ 0x34
 8008866:	e003      	b.n	8008870 <HAL_RCCEx_GetPeriphCLKFreq+0x1518>
          frequency = 0U;
 8008868:	2300      	movs	r3, #0
 800886a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800886c:	f001 b8bf 	b.w	80099ee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008870:	f001 b8bd 	b.w	80099ee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(I2C3)
      case RCC_PERIPHCLK_I2C3:
        /* Get the current I2C3 source */
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 8008874:	4b06      	ldr	r3, [pc, #24]	@ (8008890 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8008876:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800887a:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 800887e:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C3CLKSOURCE_PCLK3)
 8008880:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008882:	2b00      	cmp	r3, #0
 8008884:	d10c      	bne.n	80088a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1548>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 8008886:	f7fc f983 	bl	8004b90 <HAL_RCC_GetPCLK3Freq>
 800888a:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C3 */
        else
        {
          frequency = 0U;
        }
        break;
 800888c:	f001 b8af 	b.w	80099ee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008890:	44020c00 	.word	0x44020c00
 8008894:	03d09000 	.word	0x03d09000
 8008898:	003d0900 	.word	0x003d0900
 800889c:	017d7840 	.word	0x017d7840
        else if (srcclk ==  RCC_I2C3CLKSOURCE_PLL3R)
 80088a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088a2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80088a6:	d108      	bne.n	80088ba <HAL_RCCEx_GetPeriphCLKFreq+0x1562>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80088a8:	f107 0308 	add.w	r3, r7, #8
 80088ac:	4618      	mov	r0, r3
 80088ae:	f7fe fbe7 	bl	8007080 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 80088b2:	693b      	ldr	r3, [r7, #16]
 80088b4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80088b6:	f001 b89a 	b.w	80099ee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C3CLKSOURCE_HSI))
 80088ba:	4b9f      	ldr	r3, [pc, #636]	@ (8008b38 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 80088bc:	681b      	ldr	r3, [r3, #0]
 80088be:	f003 0302 	and.w	r3, r3, #2
 80088c2:	2b02      	cmp	r3, #2
 80088c4:	d10d      	bne.n	80088e2 <HAL_RCCEx_GetPeriphCLKFreq+0x158a>
 80088c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088c8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80088cc:	d109      	bne.n	80088e2 <HAL_RCCEx_GetPeriphCLKFreq+0x158a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80088ce:	4b9a      	ldr	r3, [pc, #616]	@ (8008b38 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 80088d0:	681b      	ldr	r3, [r3, #0]
 80088d2:	08db      	lsrs	r3, r3, #3
 80088d4:	f003 0303 	and.w	r3, r3, #3
 80088d8:	4a98      	ldr	r2, [pc, #608]	@ (8008b3c <HAL_RCCEx_GetPeriphCLKFreq+0x17e4>)
 80088da:	fa22 f303 	lsr.w	r3, r2, r3
 80088de:	637b      	str	r3, [r7, #52]	@ 0x34
 80088e0:	e011      	b.n	8008906 <HAL_RCCEx_GetPeriphCLKFreq+0x15ae>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C3CLKSOURCE_CSI))
 80088e2:	4b95      	ldr	r3, [pc, #596]	@ (8008b38 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 80088e4:	681b      	ldr	r3, [r3, #0]
 80088e6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80088ea:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80088ee:	d106      	bne.n	80088fe <HAL_RCCEx_GetPeriphCLKFreq+0x15a6>
 80088f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088f2:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80088f6:	d102      	bne.n	80088fe <HAL_RCCEx_GetPeriphCLKFreq+0x15a6>
          frequency = CSI_VALUE;
 80088f8:	4b91      	ldr	r3, [pc, #580]	@ (8008b40 <HAL_RCCEx_GetPeriphCLKFreq+0x17e8>)
 80088fa:	637b      	str	r3, [r7, #52]	@ 0x34
 80088fc:	e003      	b.n	8008906 <HAL_RCCEx_GetPeriphCLKFreq+0x15ae>
          frequency = 0U;
 80088fe:	2300      	movs	r3, #0
 8008900:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008902:	f001 b874 	b.w	80099ee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008906:	f001 b872 	b.w	80099ee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* I2C3 */

#if defined(I2C4)
      case RCC_PERIPHCLK_I2C4:
        /* Get the current I2C4 source */
        srcclk = __HAL_RCC_GET_I2C4_SOURCE();
 800890a:	4b8b      	ldr	r3, [pc, #556]	@ (8008b38 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800890c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8008910:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8008914:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C4CLKSOURCE_PCLK3)
 8008916:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008918:	2b00      	cmp	r3, #0
 800891a:	d104      	bne.n	8008926 <HAL_RCCEx_GetPeriphCLKFreq+0x15ce>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 800891c:	f7fc f938 	bl	8004b90 <HAL_RCC_GetPCLK3Freq>
 8008920:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C4 */
        else
        {
          frequency = 0U;
        }
        break;
 8008922:	f001 b864 	b.w	80099ee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk ==  RCC_I2C4CLKSOURCE_PLL3R)
 8008926:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008928:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800892c:	d108      	bne.n	8008940 <HAL_RCCEx_GetPeriphCLKFreq+0x15e8>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800892e:	f107 0308 	add.w	r3, r7, #8
 8008932:	4618      	mov	r0, r3
 8008934:	f7fe fba4 	bl	8007080 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8008938:	693b      	ldr	r3, [r7, #16]
 800893a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800893c:	f001 b857 	b.w	80099ee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C4CLKSOURCE_HSI))
 8008940:	4b7d      	ldr	r3, [pc, #500]	@ (8008b38 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8008942:	681b      	ldr	r3, [r3, #0]
 8008944:	f003 0302 	and.w	r3, r3, #2
 8008948:	2b02      	cmp	r3, #2
 800894a:	d10d      	bne.n	8008968 <HAL_RCCEx_GetPeriphCLKFreq+0x1610>
 800894c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800894e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8008952:	d109      	bne.n	8008968 <HAL_RCCEx_GetPeriphCLKFreq+0x1610>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008954:	4b78      	ldr	r3, [pc, #480]	@ (8008b38 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8008956:	681b      	ldr	r3, [r3, #0]
 8008958:	08db      	lsrs	r3, r3, #3
 800895a:	f003 0303 	and.w	r3, r3, #3
 800895e:	4a77      	ldr	r2, [pc, #476]	@ (8008b3c <HAL_RCCEx_GetPeriphCLKFreq+0x17e4>)
 8008960:	fa22 f303 	lsr.w	r3, r2, r3
 8008964:	637b      	str	r3, [r7, #52]	@ 0x34
 8008966:	e011      	b.n	800898c <HAL_RCCEx_GetPeriphCLKFreq+0x1634>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C4CLKSOURCE_CSI))
 8008968:	4b73      	ldr	r3, [pc, #460]	@ (8008b38 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800896a:	681b      	ldr	r3, [r3, #0]
 800896c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008970:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008974:	d106      	bne.n	8008984 <HAL_RCCEx_GetPeriphCLKFreq+0x162c>
 8008976:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008978:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800897c:	d102      	bne.n	8008984 <HAL_RCCEx_GetPeriphCLKFreq+0x162c>
          frequency = CSI_VALUE;
 800897e:	4b70      	ldr	r3, [pc, #448]	@ (8008b40 <HAL_RCCEx_GetPeriphCLKFreq+0x17e8>)
 8008980:	637b      	str	r3, [r7, #52]	@ 0x34
 8008982:	e003      	b.n	800898c <HAL_RCCEx_GetPeriphCLKFreq+0x1634>
          frequency = 0U;
 8008984:	2300      	movs	r3, #0
 8008986:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008988:	f001 b831 	b.w	80099ee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800898c:	f001 b82f 	b.w	80099ee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* I2C4 */

      case RCC_PERIPHCLK_I3C1:
        /* Get the current I3C1 source */
        srcclk = __HAL_RCC_GET_I3C1_SOURCE();
 8008990:	4b69      	ldr	r3, [pc, #420]	@ (8008b38 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8008992:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8008996:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 800899a:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I3C1CLKSOURCE_PCLK1)
 800899c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800899e:	2b00      	cmp	r3, #0
 80089a0:	d104      	bne.n	80089ac <HAL_RCCEx_GetPeriphCLKFreq+0x1654>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 80089a2:	f7fc f8c9 	bl	8004b38 <HAL_RCC_GetPCLK1Freq>
 80089a6:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I3C1 */
        else
        {
          frequency = 0U;
        }
        break;
 80089a8:	f001 b821 	b.w	80099ee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk ==  RCC_I3C1CLKSOURCE_PLL3R)
 80089ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089ae:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80089b2:	d108      	bne.n	80089c6 <HAL_RCCEx_GetPeriphCLKFreq+0x166e>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80089b4:	f107 0308 	add.w	r3, r7, #8
 80089b8:	4618      	mov	r0, r3
 80089ba:	f7fe fb61 	bl	8007080 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 80089be:	693b      	ldr	r3, [r7, #16]
 80089c0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80089c2:	f001 b814 	b.w	80099ee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I3C1CLKSOURCE_HSI))
 80089c6:	4b5c      	ldr	r3, [pc, #368]	@ (8008b38 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 80089c8:	681b      	ldr	r3, [r3, #0]
 80089ca:	f003 0302 	and.w	r3, r3, #2
 80089ce:	2b02      	cmp	r3, #2
 80089d0:	d10e      	bne.n	80089f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1698>
 80089d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089d4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80089d8:	d10a      	bne.n	80089f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1698>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80089da:	4b57      	ldr	r3, [pc, #348]	@ (8008b38 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 80089dc:	681b      	ldr	r3, [r3, #0]
 80089de:	08db      	lsrs	r3, r3, #3
 80089e0:	f003 0303 	and.w	r3, r3, #3
 80089e4:	4a55      	ldr	r2, [pc, #340]	@ (8008b3c <HAL_RCCEx_GetPeriphCLKFreq+0x17e4>)
 80089e6:	fa22 f303 	lsr.w	r3, r2, r3
 80089ea:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80089ec:	f000 bfff 	b.w	80099ee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
          frequency = 0U;
 80089f0:	2300      	movs	r3, #0
 80089f2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80089f4:	f000 bffb 	b.w	80099ee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        break;
#endif /* I3C2*/

      case RCC_PERIPHCLK_LPTIM1:
        /* Get the current LPTIM1 source */
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 80089f8:	4b4f      	ldr	r3, [pc, #316]	@ (8008b38 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 80089fa:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80089fe:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8008a02:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 8008a04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a06:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8008a0a:	d056      	beq.n	8008aba <HAL_RCCEx_GetPeriphCLKFreq+0x1762>
 8008a0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a0e:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8008a12:	f200 808b 	bhi.w	8008b2c <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>
 8008a16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a18:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008a1c:	d03e      	beq.n	8008a9c <HAL_RCCEx_GetPeriphCLKFreq+0x1744>
 8008a1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a20:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008a24:	f200 8082 	bhi.w	8008b2c <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>
 8008a28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a2a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008a2e:	d027      	beq.n	8008a80 <HAL_RCCEx_GetPeriphCLKFreq+0x1728>
 8008a30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a32:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008a36:	d879      	bhi.n	8008b2c <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>
 8008a38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a3a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008a3e:	d017      	beq.n	8008a70 <HAL_RCCEx_GetPeriphCLKFreq+0x1718>
 8008a40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a42:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008a46:	d871      	bhi.n	8008b2c <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>
 8008a48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a4a:	2b00      	cmp	r3, #0
 8008a4c:	d004      	beq.n	8008a58 <HAL_RCCEx_GetPeriphCLKFreq+0x1700>
 8008a4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a50:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008a54:	d004      	beq.n	8008a60 <HAL_RCCEx_GetPeriphCLKFreq+0x1708>
 8008a56:	e069      	b.n	8008b2c <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>
        {
          case RCC_LPTIM1CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 8008a58:	f7fc f89a 	bl	8004b90 <HAL_RCC_GetPCLK3Freq>
 8008a5c:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 8008a5e:	e068      	b.n	8008b32 <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
          case RCC_LPTIM1CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008a60:	f107 0314 	add.w	r3, r7, #20
 8008a64:	4618      	mov	r0, r3
 8008a66:	f7fe f99f 	bl	8006da8 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8008a6a:	697b      	ldr	r3, [r7, #20]
 8008a6c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008a6e:	e060      	b.n	8008b32 <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
#if defined(RCC_LPTIM1CLKSOURCE_PLL3R)
          case RCC_LPTIM1CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008a70:	f107 0308 	add.w	r3, r7, #8
 8008a74:	4618      	mov	r0, r3
 8008a76:	f7fe fb03 	bl	8007080 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 8008a7a:	693b      	ldr	r3, [r7, #16]
 8008a7c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008a7e:	e058      	b.n	8008b32 <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
#endif /* RCC_LPTIM1CLKSOURCE_PLL3R */
          case RCC_LPTIM1CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8008a80:	4b2d      	ldr	r3, [pc, #180]	@ (8008b38 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8008a82:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008a86:	f003 0302 	and.w	r3, r3, #2
 8008a8a:	2b02      	cmp	r3, #2
 8008a8c:	d103      	bne.n	8008a96 <HAL_RCCEx_GetPeriphCLKFreq+0x173e>
            {
              frequency = LSE_VALUE;
 8008a8e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008a92:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8008a94:	e04d      	b.n	8008b32 <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
              frequency = 0;
 8008a96:	2300      	movs	r3, #0
 8008a98:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008a9a:	e04a      	b.n	8008b32 <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
          case RCC_LPTIM1CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 8008a9c:	4b26      	ldr	r3, [pc, #152]	@ (8008b38 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8008a9e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008aa2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008aa6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008aaa:	d103      	bne.n	8008ab4 <HAL_RCCEx_GetPeriphCLKFreq+0x175c>
            {
              frequency = LSI_VALUE;
 8008aac:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8008ab0:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8008ab2:	e03e      	b.n	8008b32 <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
              frequency = 0;
 8008ab4:	2300      	movs	r3, #0
 8008ab6:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008ab8:	e03b      	b.n	8008b32 <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
          case RCC_LPTIM1CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM1 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008aba:	4b1f      	ldr	r3, [pc, #124]	@ (8008b38 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8008abc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008ac0:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8008ac4:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008ac6:	4b1c      	ldr	r3, [pc, #112]	@ (8008b38 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8008ac8:	681b      	ldr	r3, [r3, #0]
 8008aca:	f003 0302 	and.w	r3, r3, #2
 8008ace:	2b02      	cmp	r3, #2
 8008ad0:	d10c      	bne.n	8008aec <HAL_RCCEx_GetPeriphCLKFreq+0x1794>
 8008ad2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008ad4:	2b00      	cmp	r3, #0
 8008ad6:	d109      	bne.n	8008aec <HAL_RCCEx_GetPeriphCLKFreq+0x1794>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008ad8:	4b17      	ldr	r3, [pc, #92]	@ (8008b38 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8008ada:	681b      	ldr	r3, [r3, #0]
 8008adc:	08db      	lsrs	r3, r3, #3
 8008ade:	f003 0303 	and.w	r3, r3, #3
 8008ae2:	4a16      	ldr	r2, [pc, #88]	@ (8008b3c <HAL_RCCEx_GetPeriphCLKFreq+0x17e4>)
 8008ae4:	fa22 f303 	lsr.w	r3, r2, r3
 8008ae8:	637b      	str	r3, [r7, #52]	@ 0x34
 8008aea:	e01e      	b.n	8008b2a <HAL_RCCEx_GetPeriphCLKFreq+0x17d2>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008aec:	4b12      	ldr	r3, [pc, #72]	@ (8008b38 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8008aee:	681b      	ldr	r3, [r3, #0]
 8008af0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008af4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008af8:	d106      	bne.n	8008b08 <HAL_RCCEx_GetPeriphCLKFreq+0x17b0>
 8008afa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008afc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008b00:	d102      	bne.n	8008b08 <HAL_RCCEx_GetPeriphCLKFreq+0x17b0>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8008b02:	4b0f      	ldr	r3, [pc, #60]	@ (8008b40 <HAL_RCCEx_GetPeriphCLKFreq+0x17e8>)
 8008b04:	637b      	str	r3, [r7, #52]	@ 0x34
 8008b06:	e010      	b.n	8008b2a <HAL_RCCEx_GetPeriphCLKFreq+0x17d2>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008b08:	4b0b      	ldr	r3, [pc, #44]	@ (8008b38 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8008b0a:	681b      	ldr	r3, [r3, #0]
 8008b0c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008b10:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008b14:	d106      	bne.n	8008b24 <HAL_RCCEx_GetPeriphCLKFreq+0x17cc>
 8008b16:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008b18:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008b1c:	d102      	bne.n	8008b24 <HAL_RCCEx_GetPeriphCLKFreq+0x17cc>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8008b1e:	4b09      	ldr	r3, [pc, #36]	@ (8008b44 <HAL_RCCEx_GetPeriphCLKFreq+0x17ec>)
 8008b20:	637b      	str	r3, [r7, #52]	@ 0x34
 8008b22:	e002      	b.n	8008b2a <HAL_RCCEx_GetPeriphCLKFreq+0x17d2>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8008b24:	2300      	movs	r3, #0
 8008b26:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8008b28:	e003      	b.n	8008b32 <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
 8008b2a:	e002      	b.n	8008b32 <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
          default :
          {
            frequency = 0U;
 8008b2c:	2300      	movs	r3, #0
 8008b2e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008b30:	bf00      	nop
          }
        }
        break;
 8008b32:	f000 bf5c 	b.w	80099ee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008b36:	bf00      	nop
 8008b38:	44020c00 	.word	0x44020c00
 8008b3c:	03d09000 	.word	0x03d09000
 8008b40:	003d0900 	.word	0x003d0900
 8008b44:	017d7840 	.word	0x017d7840

      case RCC_PERIPHCLK_LPTIM2:
        /* Get the current LPTIM2 source */
        srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8008b48:	4b9e      	ldr	r3, [pc, #632]	@ (8008dc4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8008b4a:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8008b4e:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8008b52:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 8008b54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b56:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8008b5a:	d056      	beq.n	8008c0a <HAL_RCCEx_GetPeriphCLKFreq+0x18b2>
 8008b5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b5e:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8008b62:	f200 808b 	bhi.w	8008c7c <HAL_RCCEx_GetPeriphCLKFreq+0x1924>
 8008b66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b68:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008b6c:	d03e      	beq.n	8008bec <HAL_RCCEx_GetPeriphCLKFreq+0x1894>
 8008b6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b70:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008b74:	f200 8082 	bhi.w	8008c7c <HAL_RCCEx_GetPeriphCLKFreq+0x1924>
 8008b78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b7a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8008b7e:	d027      	beq.n	8008bd0 <HAL_RCCEx_GetPeriphCLKFreq+0x1878>
 8008b80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b82:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8008b86:	d879      	bhi.n	8008c7c <HAL_RCCEx_GetPeriphCLKFreq+0x1924>
 8008b88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b8a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008b8e:	d017      	beq.n	8008bc0 <HAL_RCCEx_GetPeriphCLKFreq+0x1868>
 8008b90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b92:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008b96:	d871      	bhi.n	8008c7c <HAL_RCCEx_GetPeriphCLKFreq+0x1924>
 8008b98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b9a:	2b00      	cmp	r3, #0
 8008b9c:	d004      	beq.n	8008ba8 <HAL_RCCEx_GetPeriphCLKFreq+0x1850>
 8008b9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ba0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008ba4:	d004      	beq.n	8008bb0 <HAL_RCCEx_GetPeriphCLKFreq+0x1858>
 8008ba6:	e069      	b.n	8008c7c <HAL_RCCEx_GetPeriphCLKFreq+0x1924>
        {
          case RCC_LPTIM2CLKSOURCE_PCLK1:
          {
            frequency = HAL_RCC_GetPCLK1Freq();
 8008ba8:	f7fb ffc6 	bl	8004b38 <HAL_RCC_GetPCLK1Freq>
 8008bac:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 8008bae:	e068      	b.n	8008c82 <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
          case RCC_LPTIM2CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008bb0:	f107 0314 	add.w	r3, r7, #20
 8008bb4:	4618      	mov	r0, r3
 8008bb6:	f7fe f8f7 	bl	8006da8 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8008bba:	697b      	ldr	r3, [r7, #20]
 8008bbc:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008bbe:	e060      	b.n	8008c82 <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
#if defined(RCC_LPTIM2CLKSOURCE_PLL3R)
          case RCC_LPTIM2CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008bc0:	f107 0308 	add.w	r3, r7, #8
 8008bc4:	4618      	mov	r0, r3
 8008bc6:	f7fe fa5b 	bl	8007080 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 8008bca:	693b      	ldr	r3, [r7, #16]
 8008bcc:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008bce:	e058      	b.n	8008c82 <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
#endif /* RCC_LPTIM2CLKSOURCE_PLL3R */
          case RCC_LPTIM2CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8008bd0:	4b7c      	ldr	r3, [pc, #496]	@ (8008dc4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8008bd2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008bd6:	f003 0302 	and.w	r3, r3, #2
 8008bda:	2b02      	cmp	r3, #2
 8008bdc:	d103      	bne.n	8008be6 <HAL_RCCEx_GetPeriphCLKFreq+0x188e>
            {
              frequency = LSE_VALUE;
 8008bde:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008be2:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8008be4:	e04d      	b.n	8008c82 <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
              frequency = 0;
 8008be6:	2300      	movs	r3, #0
 8008be8:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008bea:	e04a      	b.n	8008c82 <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
          case RCC_LPTIM2CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 8008bec:	4b75      	ldr	r3, [pc, #468]	@ (8008dc4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8008bee:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008bf2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008bf6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008bfa:	d103      	bne.n	8008c04 <HAL_RCCEx_GetPeriphCLKFreq+0x18ac>
            {
              frequency = LSI_VALUE;
 8008bfc:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8008c00:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8008c02:	e03e      	b.n	8008c82 <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
              frequency = 0;
 8008c04:	2300      	movs	r3, #0
 8008c06:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008c08:	e03b      	b.n	8008c82 <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
          case RCC_LPTIM2CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM2 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008c0a:	4b6e      	ldr	r3, [pc, #440]	@ (8008dc4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8008c0c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008c10:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8008c14:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008c16:	4b6b      	ldr	r3, [pc, #428]	@ (8008dc4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8008c18:	681b      	ldr	r3, [r3, #0]
 8008c1a:	f003 0302 	and.w	r3, r3, #2
 8008c1e:	2b02      	cmp	r3, #2
 8008c20:	d10c      	bne.n	8008c3c <HAL_RCCEx_GetPeriphCLKFreq+0x18e4>
 8008c22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008c24:	2b00      	cmp	r3, #0
 8008c26:	d109      	bne.n	8008c3c <HAL_RCCEx_GetPeriphCLKFreq+0x18e4>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008c28:	4b66      	ldr	r3, [pc, #408]	@ (8008dc4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8008c2a:	681b      	ldr	r3, [r3, #0]
 8008c2c:	08db      	lsrs	r3, r3, #3
 8008c2e:	f003 0303 	and.w	r3, r3, #3
 8008c32:	4a65      	ldr	r2, [pc, #404]	@ (8008dc8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a70>)
 8008c34:	fa22 f303 	lsr.w	r3, r2, r3
 8008c38:	637b      	str	r3, [r7, #52]	@ 0x34
 8008c3a:	e01e      	b.n	8008c7a <HAL_RCCEx_GetPeriphCLKFreq+0x1922>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008c3c:	4b61      	ldr	r3, [pc, #388]	@ (8008dc4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8008c3e:	681b      	ldr	r3, [r3, #0]
 8008c40:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008c44:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008c48:	d106      	bne.n	8008c58 <HAL_RCCEx_GetPeriphCLKFreq+0x1900>
 8008c4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008c4c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008c50:	d102      	bne.n	8008c58 <HAL_RCCEx_GetPeriphCLKFreq+0x1900>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8008c52:	4b5e      	ldr	r3, [pc, #376]	@ (8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x1a74>)
 8008c54:	637b      	str	r3, [r7, #52]	@ 0x34
 8008c56:	e010      	b.n	8008c7a <HAL_RCCEx_GetPeriphCLKFreq+0x1922>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008c58:	4b5a      	ldr	r3, [pc, #360]	@ (8008dc4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8008c5a:	681b      	ldr	r3, [r3, #0]
 8008c5c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008c60:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008c64:	d106      	bne.n	8008c74 <HAL_RCCEx_GetPeriphCLKFreq+0x191c>
 8008c66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008c68:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008c6c:	d102      	bne.n	8008c74 <HAL_RCCEx_GetPeriphCLKFreq+0x191c>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8008c6e:	4b58      	ldr	r3, [pc, #352]	@ (8008dd0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a78>)
 8008c70:	637b      	str	r3, [r7, #52]	@ 0x34
 8008c72:	e002      	b.n	8008c7a <HAL_RCCEx_GetPeriphCLKFreq+0x1922>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8008c74:	2300      	movs	r3, #0
 8008c76:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8008c78:	e003      	b.n	8008c82 <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
 8008c7a:	e002      	b.n	8008c82 <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
          default :
          {
            frequency = 0U;
 8008c7c:	2300      	movs	r3, #0
 8008c7e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008c80:	bf00      	nop
          }
        }
        break;
 8008c82:	f000 beb4 	b.w	80099ee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(LPTIM3)
      case RCC_PERIPHCLK_LPTIM3:
        /* Get the current LPTIM3 source */
        srcclk = __HAL_RCC_GET_LPTIM3_SOURCE();
 8008c86:	4b4f      	ldr	r3, [pc, #316]	@ (8008dc4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8008c88:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8008c8c:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8008c90:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 8008c92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c94:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008c98:	d056      	beq.n	8008d48 <HAL_RCCEx_GetPeriphCLKFreq+0x19f0>
 8008c9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c9c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008ca0:	f200 808b 	bhi.w	8008dba <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>
 8008ca4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ca6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8008caa:	d03e      	beq.n	8008d2a <HAL_RCCEx_GetPeriphCLKFreq+0x19d2>
 8008cac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008cae:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8008cb2:	f200 8082 	bhi.w	8008dba <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>
 8008cb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008cb8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8008cbc:	d027      	beq.n	8008d0e <HAL_RCCEx_GetPeriphCLKFreq+0x19b6>
 8008cbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008cc0:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8008cc4:	d879      	bhi.n	8008dba <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>
 8008cc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008cc8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008ccc:	d017      	beq.n	8008cfe <HAL_RCCEx_GetPeriphCLKFreq+0x19a6>
 8008cce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008cd0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008cd4:	d871      	bhi.n	8008dba <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>
 8008cd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008cd8:	2b00      	cmp	r3, #0
 8008cda:	d004      	beq.n	8008ce6 <HAL_RCCEx_GetPeriphCLKFreq+0x198e>
 8008cdc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008cde:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008ce2:	d004      	beq.n	8008cee <HAL_RCCEx_GetPeriphCLKFreq+0x1996>
 8008ce4:	e069      	b.n	8008dba <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>
        {
          case RCC_LPTIM3CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 8008ce6:	f7fb ff53 	bl	8004b90 <HAL_RCC_GetPCLK3Freq>
 8008cea:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 8008cec:	e068      	b.n	8008dc0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008cee:	f107 0314 	add.w	r3, r7, #20
 8008cf2:	4618      	mov	r0, r3
 8008cf4:	f7fe f858 	bl	8006da8 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8008cf8:	697b      	ldr	r3, [r7, #20]
 8008cfa:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008cfc:	e060      	b.n	8008dc0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008cfe:	f107 0308 	add.w	r3, r7, #8
 8008d02:	4618      	mov	r0, r3
 8008d04:	f7fe f9bc 	bl	8007080 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 8008d08:	693b      	ldr	r3, [r7, #16]
 8008d0a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008d0c:	e058      	b.n	8008dc0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8008d0e:	4b2d      	ldr	r3, [pc, #180]	@ (8008dc4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8008d10:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008d14:	f003 0302 	and.w	r3, r3, #2
 8008d18:	2b02      	cmp	r3, #2
 8008d1a:	d103      	bne.n	8008d24 <HAL_RCCEx_GetPeriphCLKFreq+0x19cc>
            {
              frequency = LSE_VALUE;
 8008d1c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008d20:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8008d22:	e04d      	b.n	8008dc0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
              frequency = 0;
 8008d24:	2300      	movs	r3, #0
 8008d26:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008d28:	e04a      	b.n	8008dc0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 8008d2a:	4b26      	ldr	r3, [pc, #152]	@ (8008dc4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8008d2c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008d30:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008d34:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008d38:	d103      	bne.n	8008d42 <HAL_RCCEx_GetPeriphCLKFreq+0x19ea>
            {
              frequency = LSI_VALUE;
 8008d3a:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8008d3e:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8008d40:	e03e      	b.n	8008dc0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
              frequency = 0;
 8008d42:	2300      	movs	r3, #0
 8008d44:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008d46:	e03b      	b.n	8008dc0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM3 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008d48:	4b1e      	ldr	r3, [pc, #120]	@ (8008dc4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8008d4a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008d4e:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8008d52:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008d54:	4b1b      	ldr	r3, [pc, #108]	@ (8008dc4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8008d56:	681b      	ldr	r3, [r3, #0]
 8008d58:	f003 0302 	and.w	r3, r3, #2
 8008d5c:	2b02      	cmp	r3, #2
 8008d5e:	d10c      	bne.n	8008d7a <HAL_RCCEx_GetPeriphCLKFreq+0x1a22>
 8008d60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008d62:	2b00      	cmp	r3, #0
 8008d64:	d109      	bne.n	8008d7a <HAL_RCCEx_GetPeriphCLKFreq+0x1a22>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008d66:	4b17      	ldr	r3, [pc, #92]	@ (8008dc4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8008d68:	681b      	ldr	r3, [r3, #0]
 8008d6a:	08db      	lsrs	r3, r3, #3
 8008d6c:	f003 0303 	and.w	r3, r3, #3
 8008d70:	4a15      	ldr	r2, [pc, #84]	@ (8008dc8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a70>)
 8008d72:	fa22 f303 	lsr.w	r3, r2, r3
 8008d76:	637b      	str	r3, [r7, #52]	@ 0x34
 8008d78:	e01e      	b.n	8008db8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a60>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008d7a:	4b12      	ldr	r3, [pc, #72]	@ (8008dc4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8008d7c:	681b      	ldr	r3, [r3, #0]
 8008d7e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008d82:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008d86:	d106      	bne.n	8008d96 <HAL_RCCEx_GetPeriphCLKFreq+0x1a3e>
 8008d88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008d8a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008d8e:	d102      	bne.n	8008d96 <HAL_RCCEx_GetPeriphCLKFreq+0x1a3e>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8008d90:	4b0e      	ldr	r3, [pc, #56]	@ (8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x1a74>)
 8008d92:	637b      	str	r3, [r7, #52]	@ 0x34
 8008d94:	e010      	b.n	8008db8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a60>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008d96:	4b0b      	ldr	r3, [pc, #44]	@ (8008dc4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8008d98:	681b      	ldr	r3, [r3, #0]
 8008d9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008d9e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008da2:	d106      	bne.n	8008db2 <HAL_RCCEx_GetPeriphCLKFreq+0x1a5a>
 8008da4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008da6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008daa:	d102      	bne.n	8008db2 <HAL_RCCEx_GetPeriphCLKFreq+0x1a5a>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8008dac:	4b08      	ldr	r3, [pc, #32]	@ (8008dd0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a78>)
 8008dae:	637b      	str	r3, [r7, #52]	@ 0x34
 8008db0:	e002      	b.n	8008db8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a60>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8008db2:	2300      	movs	r3, #0
 8008db4:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8008db6:	e003      	b.n	8008dc0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
 8008db8:	e002      	b.n	8008dc0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          default :
          {
            frequency = 0U;
 8008dba:	2300      	movs	r3, #0
 8008dbc:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008dbe:	bf00      	nop
          }
        }
        break;
 8008dc0:	f000 be15 	b.w	80099ee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008dc4:	44020c00 	.word	0x44020c00
 8008dc8:	03d09000 	.word	0x03d09000
 8008dcc:	003d0900 	.word	0x003d0900
 8008dd0:	017d7840 	.word	0x017d7840
#endif /* LPTIM3 */

#if defined(LPTIM4)
      case RCC_PERIPHCLK_LPTIM4:
        /* Get the current LPTIM4 source */
        srcclk = __HAL_RCC_GET_LPTIM4_SOURCE();
 8008dd4:	4b9e      	ldr	r3, [pc, #632]	@ (8009050 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8008dd6:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8008dda:	f403 03e0 	and.w	r3, r3, #7340032	@ 0x700000
 8008dde:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 8008de0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008de2:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 8008de6:	d056      	beq.n	8008e96 <HAL_RCCEx_GetPeriphCLKFreq+0x1b3e>
 8008de8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008dea:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 8008dee:	f200 808b 	bhi.w	8008f08 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>
 8008df2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008df4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008df8:	d03e      	beq.n	8008e78 <HAL_RCCEx_GetPeriphCLKFreq+0x1b20>
 8008dfa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008dfc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008e00:	f200 8082 	bhi.w	8008f08 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>
 8008e04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e06:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8008e0a:	d027      	beq.n	8008e5c <HAL_RCCEx_GetPeriphCLKFreq+0x1b04>
 8008e0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e0e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8008e12:	d879      	bhi.n	8008f08 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>
 8008e14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e16:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008e1a:	d017      	beq.n	8008e4c <HAL_RCCEx_GetPeriphCLKFreq+0x1af4>
 8008e1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e1e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008e22:	d871      	bhi.n	8008f08 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>
 8008e24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e26:	2b00      	cmp	r3, #0
 8008e28:	d004      	beq.n	8008e34 <HAL_RCCEx_GetPeriphCLKFreq+0x1adc>
 8008e2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e2c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008e30:	d004      	beq.n	8008e3c <HAL_RCCEx_GetPeriphCLKFreq+0x1ae4>
 8008e32:	e069      	b.n	8008f08 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>
        {
          case RCC_LPTIM4CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 8008e34:	f7fb feac 	bl	8004b90 <HAL_RCC_GetPCLK3Freq>
 8008e38:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 8008e3a:	e068      	b.n	8008f0e <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008e3c:	f107 0314 	add.w	r3, r7, #20
 8008e40:	4618      	mov	r0, r3
 8008e42:	f7fd ffb1 	bl	8006da8 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8008e46:	697b      	ldr	r3, [r7, #20]
 8008e48:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008e4a:	e060      	b.n	8008f0e <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008e4c:	f107 0308 	add.w	r3, r7, #8
 8008e50:	4618      	mov	r0, r3
 8008e52:	f7fe f915 	bl	8007080 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 8008e56:	693b      	ldr	r3, [r7, #16]
 8008e58:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008e5a:	e058      	b.n	8008f0e <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8008e5c:	4b7c      	ldr	r3, [pc, #496]	@ (8009050 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8008e5e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008e62:	f003 0302 	and.w	r3, r3, #2
 8008e66:	2b02      	cmp	r3, #2
 8008e68:	d103      	bne.n	8008e72 <HAL_RCCEx_GetPeriphCLKFreq+0x1b1a>
            {
              frequency = LSE_VALUE;
 8008e6a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008e6e:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8008e70:	e04d      	b.n	8008f0e <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
              frequency = 0;
 8008e72:	2300      	movs	r3, #0
 8008e74:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008e76:	e04a      	b.n	8008f0e <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 8008e78:	4b75      	ldr	r3, [pc, #468]	@ (8009050 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8008e7a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008e7e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008e82:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008e86:	d103      	bne.n	8008e90 <HAL_RCCEx_GetPeriphCLKFreq+0x1b38>
            {
              frequency = LSI_VALUE;
 8008e88:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8008e8c:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8008e8e:	e03e      	b.n	8008f0e <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
              frequency = 0;
 8008e90:	2300      	movs	r3, #0
 8008e92:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008e94:	e03b      	b.n	8008f0e <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM4 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008e96:	4b6e      	ldr	r3, [pc, #440]	@ (8009050 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8008e98:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008e9c:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8008ea0:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008ea2:	4b6b      	ldr	r3, [pc, #428]	@ (8009050 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8008ea4:	681b      	ldr	r3, [r3, #0]
 8008ea6:	f003 0302 	and.w	r3, r3, #2
 8008eaa:	2b02      	cmp	r3, #2
 8008eac:	d10c      	bne.n	8008ec8 <HAL_RCCEx_GetPeriphCLKFreq+0x1b70>
 8008eae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008eb0:	2b00      	cmp	r3, #0
 8008eb2:	d109      	bne.n	8008ec8 <HAL_RCCEx_GetPeriphCLKFreq+0x1b70>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008eb4:	4b66      	ldr	r3, [pc, #408]	@ (8009050 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8008eb6:	681b      	ldr	r3, [r3, #0]
 8008eb8:	08db      	lsrs	r3, r3, #3
 8008eba:	f003 0303 	and.w	r3, r3, #3
 8008ebe:	4a65      	ldr	r2, [pc, #404]	@ (8009054 <HAL_RCCEx_GetPeriphCLKFreq+0x1cfc>)
 8008ec0:	fa22 f303 	lsr.w	r3, r2, r3
 8008ec4:	637b      	str	r3, [r7, #52]	@ 0x34
 8008ec6:	e01e      	b.n	8008f06 <HAL_RCCEx_GetPeriphCLKFreq+0x1bae>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008ec8:	4b61      	ldr	r3, [pc, #388]	@ (8009050 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8008eca:	681b      	ldr	r3, [r3, #0]
 8008ecc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008ed0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008ed4:	d106      	bne.n	8008ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x1b8c>
 8008ed6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008ed8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008edc:	d102      	bne.n	8008ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x1b8c>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8008ede:	4b5e      	ldr	r3, [pc, #376]	@ (8009058 <HAL_RCCEx_GetPeriphCLKFreq+0x1d00>)
 8008ee0:	637b      	str	r3, [r7, #52]	@ 0x34
 8008ee2:	e010      	b.n	8008f06 <HAL_RCCEx_GetPeriphCLKFreq+0x1bae>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008ee4:	4b5a      	ldr	r3, [pc, #360]	@ (8009050 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8008ee6:	681b      	ldr	r3, [r3, #0]
 8008ee8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008eec:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008ef0:	d106      	bne.n	8008f00 <HAL_RCCEx_GetPeriphCLKFreq+0x1ba8>
 8008ef2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008ef4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008ef8:	d102      	bne.n	8008f00 <HAL_RCCEx_GetPeriphCLKFreq+0x1ba8>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8008efa:	4b58      	ldr	r3, [pc, #352]	@ (800905c <HAL_RCCEx_GetPeriphCLKFreq+0x1d04>)
 8008efc:	637b      	str	r3, [r7, #52]	@ 0x34
 8008efe:	e002      	b.n	8008f06 <HAL_RCCEx_GetPeriphCLKFreq+0x1bae>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8008f00:	2300      	movs	r3, #0
 8008f02:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8008f04:	e003      	b.n	8008f0e <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
 8008f06:	e002      	b.n	8008f0e <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          default :
          {
            frequency = 0U;
 8008f08:	2300      	movs	r3, #0
 8008f0a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008f0c:	bf00      	nop
          }
        }
        break;
 8008f0e:	f000 bd6e 	b.w	80099ee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* LPTIM4 */

#if defined(LPTIM5)
      case RCC_PERIPHCLK_LPTIM5:
        /* Get the current LPTIM5 source */
        srcclk = __HAL_RCC_GET_LPTIM5_SOURCE();
 8008f12:	4b4f      	ldr	r3, [pc, #316]	@ (8009050 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8008f14:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8008f18:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8008f1c:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 8008f1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f20:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8008f24:	d056      	beq.n	8008fd4 <HAL_RCCEx_GetPeriphCLKFreq+0x1c7c>
 8008f26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f28:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8008f2c:	f200 808b 	bhi.w	8009046 <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>
 8008f30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f32:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8008f36:	d03e      	beq.n	8008fb6 <HAL_RCCEx_GetPeriphCLKFreq+0x1c5e>
 8008f38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f3a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8008f3e:	f200 8082 	bhi.w	8009046 <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>
 8008f42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f44:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8008f48:	d027      	beq.n	8008f9a <HAL_RCCEx_GetPeriphCLKFreq+0x1c42>
 8008f4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f4c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8008f50:	d879      	bhi.n	8009046 <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>
 8008f52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f54:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008f58:	d017      	beq.n	8008f8a <HAL_RCCEx_GetPeriphCLKFreq+0x1c32>
 8008f5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f5c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008f60:	d871      	bhi.n	8009046 <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>
 8008f62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f64:	2b00      	cmp	r3, #0
 8008f66:	d004      	beq.n	8008f72 <HAL_RCCEx_GetPeriphCLKFreq+0x1c1a>
 8008f68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f6a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008f6e:	d004      	beq.n	8008f7a <HAL_RCCEx_GetPeriphCLKFreq+0x1c22>
 8008f70:	e069      	b.n	8009046 <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>
        {
          case RCC_LPTIM5CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 8008f72:	f7fb fe0d 	bl	8004b90 <HAL_RCC_GetPCLK3Freq>
 8008f76:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 8008f78:	e068      	b.n	800904c <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008f7a:	f107 0314 	add.w	r3, r7, #20
 8008f7e:	4618      	mov	r0, r3
 8008f80:	f7fd ff12 	bl	8006da8 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8008f84:	697b      	ldr	r3, [r7, #20]
 8008f86:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008f88:	e060      	b.n	800904c <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008f8a:	f107 0308 	add.w	r3, r7, #8
 8008f8e:	4618      	mov	r0, r3
 8008f90:	f7fe f876 	bl	8007080 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 8008f94:	693b      	ldr	r3, [r7, #16]
 8008f96:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008f98:	e058      	b.n	800904c <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8008f9a:	4b2d      	ldr	r3, [pc, #180]	@ (8009050 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8008f9c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008fa0:	f003 0302 	and.w	r3, r3, #2
 8008fa4:	2b02      	cmp	r3, #2
 8008fa6:	d103      	bne.n	8008fb0 <HAL_RCCEx_GetPeriphCLKFreq+0x1c58>
            {
              frequency = LSE_VALUE;
 8008fa8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008fac:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8008fae:	e04d      	b.n	800904c <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
              frequency = 0;
 8008fb0:	2300      	movs	r3, #0
 8008fb2:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008fb4:	e04a      	b.n	800904c <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 8008fb6:	4b26      	ldr	r3, [pc, #152]	@ (8009050 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8008fb8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008fbc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008fc0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008fc4:	d103      	bne.n	8008fce <HAL_RCCEx_GetPeriphCLKFreq+0x1c76>
            {
              frequency = LSI_VALUE;
 8008fc6:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8008fca:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8008fcc:	e03e      	b.n	800904c <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
              frequency = 0;
 8008fce:	2300      	movs	r3, #0
 8008fd0:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008fd2:	e03b      	b.n	800904c <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM5 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008fd4:	4b1e      	ldr	r3, [pc, #120]	@ (8009050 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8008fd6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008fda:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8008fde:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008fe0:	4b1b      	ldr	r3, [pc, #108]	@ (8009050 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8008fe2:	681b      	ldr	r3, [r3, #0]
 8008fe4:	f003 0302 	and.w	r3, r3, #2
 8008fe8:	2b02      	cmp	r3, #2
 8008fea:	d10c      	bne.n	8009006 <HAL_RCCEx_GetPeriphCLKFreq+0x1cae>
 8008fec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008fee:	2b00      	cmp	r3, #0
 8008ff0:	d109      	bne.n	8009006 <HAL_RCCEx_GetPeriphCLKFreq+0x1cae>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008ff2:	4b17      	ldr	r3, [pc, #92]	@ (8009050 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8008ff4:	681b      	ldr	r3, [r3, #0]
 8008ff6:	08db      	lsrs	r3, r3, #3
 8008ff8:	f003 0303 	and.w	r3, r3, #3
 8008ffc:	4a15      	ldr	r2, [pc, #84]	@ (8009054 <HAL_RCCEx_GetPeriphCLKFreq+0x1cfc>)
 8008ffe:	fa22 f303 	lsr.w	r3, r2, r3
 8009002:	637b      	str	r3, [r7, #52]	@ 0x34
 8009004:	e01e      	b.n	8009044 <HAL_RCCEx_GetPeriphCLKFreq+0x1cec>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8009006:	4b12      	ldr	r3, [pc, #72]	@ (8009050 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8009008:	681b      	ldr	r3, [r3, #0]
 800900a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800900e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009012:	d106      	bne.n	8009022 <HAL_RCCEx_GetPeriphCLKFreq+0x1cca>
 8009014:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009016:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800901a:	d102      	bne.n	8009022 <HAL_RCCEx_GetPeriphCLKFreq+0x1cca>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800901c:	4b0e      	ldr	r3, [pc, #56]	@ (8009058 <HAL_RCCEx_GetPeriphCLKFreq+0x1d00>)
 800901e:	637b      	str	r3, [r7, #52]	@ 0x34
 8009020:	e010      	b.n	8009044 <HAL_RCCEx_GetPeriphCLKFreq+0x1cec>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8009022:	4b0b      	ldr	r3, [pc, #44]	@ (8009050 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8009024:	681b      	ldr	r3, [r3, #0]
 8009026:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800902a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800902e:	d106      	bne.n	800903e <HAL_RCCEx_GetPeriphCLKFreq+0x1ce6>
 8009030:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009032:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009036:	d102      	bne.n	800903e <HAL_RCCEx_GetPeriphCLKFreq+0x1ce6>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8009038:	4b08      	ldr	r3, [pc, #32]	@ (800905c <HAL_RCCEx_GetPeriphCLKFreq+0x1d04>)
 800903a:	637b      	str	r3, [r7, #52]	@ 0x34
 800903c:	e002      	b.n	8009044 <HAL_RCCEx_GetPeriphCLKFreq+0x1cec>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 800903e:	2300      	movs	r3, #0
 8009040:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8009042:	e003      	b.n	800904c <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
 8009044:	e002      	b.n	800904c <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          default :
          {
            frequency = 0U;
 8009046:	2300      	movs	r3, #0
 8009048:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800904a:	bf00      	nop
          }
        }
        break;
 800904c:	f000 bccf 	b.w	80099ee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8009050:	44020c00 	.word	0x44020c00
 8009054:	03d09000 	.word	0x03d09000
 8009058:	003d0900 	.word	0x003d0900
 800905c:	017d7840 	.word	0x017d7840
#endif /* LPTIM5 */

#if defined(LPTIM6)
      case RCC_PERIPHCLK_LPTIM6:
        /* Get the current LPTIM6 source */
        srcclk = __HAL_RCC_GET_LPTIM6_SOURCE();
 8009060:	4b9e      	ldr	r3, [pc, #632]	@ (80092dc <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8009062:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8009066:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 800906a:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 800906c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800906e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009072:	d056      	beq.n	8009122 <HAL_RCCEx_GetPeriphCLKFreq+0x1dca>
 8009074:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009076:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800907a:	f200 808b 	bhi.w	8009194 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>
 800907e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009080:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009084:	d03e      	beq.n	8009104 <HAL_RCCEx_GetPeriphCLKFreq+0x1dac>
 8009086:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009088:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800908c:	f200 8082 	bhi.w	8009194 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>
 8009090:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009092:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8009096:	d027      	beq.n	80090e8 <HAL_RCCEx_GetPeriphCLKFreq+0x1d90>
 8009098:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800909a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800909e:	d879      	bhi.n	8009194 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>
 80090a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090a2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80090a6:	d017      	beq.n	80090d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1d80>
 80090a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090aa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80090ae:	d871      	bhi.n	8009194 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>
 80090b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090b2:	2b00      	cmp	r3, #0
 80090b4:	d004      	beq.n	80090c0 <HAL_RCCEx_GetPeriphCLKFreq+0x1d68>
 80090b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090b8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80090bc:	d004      	beq.n	80090c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1d70>
 80090be:	e069      	b.n	8009194 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>
        {
          case RCC_LPTIM6CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 80090c0:	f7fb fd66 	bl	8004b90 <HAL_RCC_GetPCLK3Freq>
 80090c4:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 80090c6:	e068      	b.n	800919a <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80090c8:	f107 0314 	add.w	r3, r7, #20
 80090cc:	4618      	mov	r0, r3
 80090ce:	f7fd fe6b 	bl	8006da8 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 80090d2:	697b      	ldr	r3, [r7, #20]
 80090d4:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80090d6:	e060      	b.n	800919a <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80090d8:	f107 0308 	add.w	r3, r7, #8
 80090dc:	4618      	mov	r0, r3
 80090de:	f7fd ffcf 	bl	8007080 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 80090e2:	693b      	ldr	r3, [r7, #16]
 80090e4:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80090e6:	e058      	b.n	800919a <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80090e8:	4b7c      	ldr	r3, [pc, #496]	@ (80092dc <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 80090ea:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80090ee:	f003 0302 	and.w	r3, r3, #2
 80090f2:	2b02      	cmp	r3, #2
 80090f4:	d103      	bne.n	80090fe <HAL_RCCEx_GetPeriphCLKFreq+0x1da6>
            {
              frequency = LSE_VALUE;
 80090f6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80090fa:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 80090fc:	e04d      	b.n	800919a <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
              frequency = 0;
 80090fe:	2300      	movs	r3, #0
 8009100:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009102:	e04a      	b.n	800919a <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 8009104:	4b75      	ldr	r3, [pc, #468]	@ (80092dc <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8009106:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800910a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800910e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009112:	d103      	bne.n	800911c <HAL_RCCEx_GetPeriphCLKFreq+0x1dc4>
            {
              frequency = LSI_VALUE;
 8009114:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8009118:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800911a:	e03e      	b.n	800919a <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
              frequency = 0;
 800911c:	2300      	movs	r3, #0
 800911e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009120:	e03b      	b.n	800919a <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM6 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8009122:	4b6e      	ldr	r3, [pc, #440]	@ (80092dc <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8009124:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8009128:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800912c:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800912e:	4b6b      	ldr	r3, [pc, #428]	@ (80092dc <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8009130:	681b      	ldr	r3, [r3, #0]
 8009132:	f003 0302 	and.w	r3, r3, #2
 8009136:	2b02      	cmp	r3, #2
 8009138:	d10c      	bne.n	8009154 <HAL_RCCEx_GetPeriphCLKFreq+0x1dfc>
 800913a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800913c:	2b00      	cmp	r3, #0
 800913e:	d109      	bne.n	8009154 <HAL_RCCEx_GetPeriphCLKFreq+0x1dfc>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8009140:	4b66      	ldr	r3, [pc, #408]	@ (80092dc <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8009142:	681b      	ldr	r3, [r3, #0]
 8009144:	08db      	lsrs	r3, r3, #3
 8009146:	f003 0303 	and.w	r3, r3, #3
 800914a:	4a65      	ldr	r2, [pc, #404]	@ (80092e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1f88>)
 800914c:	fa22 f303 	lsr.w	r3, r2, r3
 8009150:	637b      	str	r3, [r7, #52]	@ 0x34
 8009152:	e01e      	b.n	8009192 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3a>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8009154:	4b61      	ldr	r3, [pc, #388]	@ (80092dc <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8009156:	681b      	ldr	r3, [r3, #0]
 8009158:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800915c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009160:	d106      	bne.n	8009170 <HAL_RCCEx_GetPeriphCLKFreq+0x1e18>
 8009162:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009164:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009168:	d102      	bne.n	8009170 <HAL_RCCEx_GetPeriphCLKFreq+0x1e18>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800916a:	4b5e      	ldr	r3, [pc, #376]	@ (80092e4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f8c>)
 800916c:	637b      	str	r3, [r7, #52]	@ 0x34
 800916e:	e010      	b.n	8009192 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3a>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8009170:	4b5a      	ldr	r3, [pc, #360]	@ (80092dc <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8009172:	681b      	ldr	r3, [r3, #0]
 8009174:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009178:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800917c:	d106      	bne.n	800918c <HAL_RCCEx_GetPeriphCLKFreq+0x1e34>
 800917e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009180:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009184:	d102      	bne.n	800918c <HAL_RCCEx_GetPeriphCLKFreq+0x1e34>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8009186:	4b58      	ldr	r3, [pc, #352]	@ (80092e8 <HAL_RCCEx_GetPeriphCLKFreq+0x1f90>)
 8009188:	637b      	str	r3, [r7, #52]	@ 0x34
 800918a:	e002      	b.n	8009192 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3a>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 800918c:	2300      	movs	r3, #0
 800918e:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8009190:	e003      	b.n	800919a <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
 8009192:	e002      	b.n	800919a <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          default :
          {
            frequency = 0U;
 8009194:	2300      	movs	r3, #0
 8009196:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009198:	bf00      	nop
          }
        }
        break;
 800919a:	f000 bc28 	b.w	80099ee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* LPTIM6 */

      case RCC_PERIPHCLK_FDCAN:
        /* Get the current FDCAN kernel source */
        srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 800919e:	4b4f      	ldr	r3, [pc, #316]	@ (80092dc <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 80091a0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80091a4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80091a8:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_FDCANCLKSOURCE_HSE))
 80091aa:	4b4c      	ldr	r3, [pc, #304]	@ (80092dc <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 80091ac:	681b      	ldr	r3, [r3, #0]
 80091ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80091b2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80091b6:	d106      	bne.n	80091c6 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6e>
 80091b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091ba:	2b00      	cmp	r3, #0
 80091bc:	d103      	bne.n	80091c6 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6e>
        {
          frequency = HSE_VALUE;
 80091be:	4b4a      	ldr	r3, [pc, #296]	@ (80092e8 <HAL_RCCEx_GetPeriphCLKFreq+0x1f90>)
 80091c0:	637b      	str	r3, [r7, #52]	@ 0x34
        /* Clock not enabled for FDCAN */
        else
        {
          frequency = 0U;
        }
        break;
 80091c2:	f000 bc14 	b.w	80099ee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_FDCANCLKSOURCE_PLL1Q)
 80091c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091c8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80091cc:	d108      	bne.n	80091e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1e88>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80091ce:	f107 0320 	add.w	r3, r7, #32
 80091d2:	4618      	mov	r0, r3
 80091d4:	f7fd fc7c 	bl	8006ad0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80091d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091da:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80091dc:	f000 bc07 	b.w	80099ee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_FDCANCLKSOURCE_PLL2Q)
 80091e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091e2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80091e6:	d107      	bne.n	80091f8 <HAL_RCCEx_GetPeriphCLKFreq+0x1ea0>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80091e8:	f107 0314 	add.w	r3, r7, #20
 80091ec:	4618      	mov	r0, r3
 80091ee:	f7fd fddb 	bl	8006da8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80091f2:	69bb      	ldr	r3, [r7, #24]
 80091f4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80091f6:	e3fa      	b.n	80099ee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
          frequency = 0U;
 80091f8:	2300      	movs	r3, #0
 80091fa:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80091fc:	e3f7      	b.n	80099ee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_SPI1:
        /* Get the current SPI1 kernel source */
        srcclk = __HAL_RCC_GET_SPI1_SOURCE();
 80091fe:	4b37      	ldr	r3, [pc, #220]	@ (80092dc <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8009200:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8009204:	f003 0307 	and.w	r3, r3, #7
 8009208:	633b      	str	r3, [r7, #48]	@ 0x30
        switch (srcclk)
 800920a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800920c:	2b04      	cmp	r3, #4
 800920e:	d861      	bhi.n	80092d4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f7c>
 8009210:	a201      	add	r2, pc, #4	@ (adr r2, 8009218 <HAL_RCCEx_GetPeriphCLKFreq+0x1ec0>)
 8009212:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009216:	bf00      	nop
 8009218:	0800922d 	.word	0x0800922d
 800921c:	0800923d 	.word	0x0800923d
 8009220:	0800924d 	.word	0x0800924d
 8009224:	0800925d 	.word	0x0800925d
 8009228:	08009263 	.word	0x08009263
        {
          case RCC_SPI1CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800922c:	f107 0320 	add.w	r3, r7, #32
 8009230:	4618      	mov	r0, r3
 8009232:	f7fd fc4d 	bl	8006ad0 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8009236:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009238:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800923a:	e04e      	b.n	80092da <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
          case RCC_SPI1CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800923c:	f107 0314 	add.w	r3, r7, #20
 8009240:	4618      	mov	r0, r3
 8009242:	f7fd fdb1 	bl	8006da8 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8009246:	697b      	ldr	r3, [r7, #20]
 8009248:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800924a:	e046      	b.n	80092da <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
#if defined(RCC_SPI1CLKSOURCE_PLL3P)
          case RCC_SPI1CLKSOURCE_PLL3P:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800924c:	f107 0308 	add.w	r3, r7, #8
 8009250:	4618      	mov	r0, r3
 8009252:	f7fd ff15 	bl	8007080 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 8009256:	68bb      	ldr	r3, [r7, #8]
 8009258:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800925a:	e03e      	b.n	80092da <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
#endif /* RCC_SPI1CLKSOURCE_PLL3P */
          case RCC_SPI1CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 800925c:	4b23      	ldr	r3, [pc, #140]	@ (80092ec <HAL_RCCEx_GetPeriphCLKFreq+0x1f94>)
 800925e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009260:	e03b      	b.n	80092da <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
          case RCC_SPI1CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8009262:	4b1e      	ldr	r3, [pc, #120]	@ (80092dc <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8009264:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8009268:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800926c:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800926e:	4b1b      	ldr	r3, [pc, #108]	@ (80092dc <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8009270:	681b      	ldr	r3, [r3, #0]
 8009272:	f003 0302 	and.w	r3, r3, #2
 8009276:	2b02      	cmp	r3, #2
 8009278:	d10c      	bne.n	8009294 <HAL_RCCEx_GetPeriphCLKFreq+0x1f3c>
 800927a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800927c:	2b00      	cmp	r3, #0
 800927e:	d109      	bne.n	8009294 <HAL_RCCEx_GetPeriphCLKFreq+0x1f3c>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8009280:	4b16      	ldr	r3, [pc, #88]	@ (80092dc <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8009282:	681b      	ldr	r3, [r3, #0]
 8009284:	08db      	lsrs	r3, r3, #3
 8009286:	f003 0303 	and.w	r3, r3, #3
 800928a:	4a15      	ldr	r2, [pc, #84]	@ (80092e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1f88>)
 800928c:	fa22 f303 	lsr.w	r3, r2, r3
 8009290:	637b      	str	r3, [r7, #52]	@ 0x34
 8009292:	e01e      	b.n	80092d2 <HAL_RCCEx_GetPeriphCLKFreq+0x1f7a>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8009294:	4b11      	ldr	r3, [pc, #68]	@ (80092dc <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8009296:	681b      	ldr	r3, [r3, #0]
 8009298:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800929c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80092a0:	d106      	bne.n	80092b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1f58>
 80092a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80092a4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80092a8:	d102      	bne.n	80092b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1f58>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 80092aa:	4b0e      	ldr	r3, [pc, #56]	@ (80092e4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f8c>)
 80092ac:	637b      	str	r3, [r7, #52]	@ 0x34
 80092ae:	e010      	b.n	80092d2 <HAL_RCCEx_GetPeriphCLKFreq+0x1f7a>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80092b0:	4b0a      	ldr	r3, [pc, #40]	@ (80092dc <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 80092b2:	681b      	ldr	r3, [r3, #0]
 80092b4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80092b8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80092bc:	d106      	bne.n	80092cc <HAL_RCCEx_GetPeriphCLKFreq+0x1f74>
 80092be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80092c0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80092c4:	d102      	bne.n	80092cc <HAL_RCCEx_GetPeriphCLKFreq+0x1f74>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 80092c6:	4b08      	ldr	r3, [pc, #32]	@ (80092e8 <HAL_RCCEx_GetPeriphCLKFreq+0x1f90>)
 80092c8:	637b      	str	r3, [r7, #52]	@ 0x34
 80092ca:	e002      	b.n	80092d2 <HAL_RCCEx_GetPeriphCLKFreq+0x1f7a>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 80092cc:	2300      	movs	r3, #0
 80092ce:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 80092d0:	e003      	b.n	80092da <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
 80092d2:	e002      	b.n	80092da <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
          default:
          {
            frequency = 0;
 80092d4:	2300      	movs	r3, #0
 80092d6:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80092d8:	bf00      	nop
          }
        }
        break;
 80092da:	e388      	b.n	80099ee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80092dc:	44020c00 	.word	0x44020c00
 80092e0:	03d09000 	.word	0x03d09000
 80092e4:	003d0900 	.word	0x003d0900
 80092e8:	017d7840 	.word	0x017d7840
 80092ec:	00bb8000 	.word	0x00bb8000

      case RCC_PERIPHCLK_SPI2:
        /* Get the current SPI2 kernel source */
        srcclk = __HAL_RCC_GET_SPI2_SOURCE();
 80092f0:	4ba9      	ldr	r3, [pc, #676]	@ (8009598 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 80092f2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80092f6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80092fa:	633b      	str	r3, [r7, #48]	@ 0x30
        switch (srcclk)
 80092fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80092fe:	2b20      	cmp	r3, #32
 8009300:	f200 809a 	bhi.w	8009438 <HAL_RCCEx_GetPeriphCLKFreq+0x20e0>
 8009304:	a201      	add	r2, pc, #4	@ (adr r2, 800930c <HAL_RCCEx_GetPeriphCLKFreq+0x1fb4>)
 8009306:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800930a:	bf00      	nop
 800930c:	08009391 	.word	0x08009391
 8009310:	08009439 	.word	0x08009439
 8009314:	08009439 	.word	0x08009439
 8009318:	08009439 	.word	0x08009439
 800931c:	08009439 	.word	0x08009439
 8009320:	08009439 	.word	0x08009439
 8009324:	08009439 	.word	0x08009439
 8009328:	08009439 	.word	0x08009439
 800932c:	080093a1 	.word	0x080093a1
 8009330:	08009439 	.word	0x08009439
 8009334:	08009439 	.word	0x08009439
 8009338:	08009439 	.word	0x08009439
 800933c:	08009439 	.word	0x08009439
 8009340:	08009439 	.word	0x08009439
 8009344:	08009439 	.word	0x08009439
 8009348:	08009439 	.word	0x08009439
 800934c:	080093b1 	.word	0x080093b1
 8009350:	08009439 	.word	0x08009439
 8009354:	08009439 	.word	0x08009439
 8009358:	08009439 	.word	0x08009439
 800935c:	08009439 	.word	0x08009439
 8009360:	08009439 	.word	0x08009439
 8009364:	08009439 	.word	0x08009439
 8009368:	08009439 	.word	0x08009439
 800936c:	080093c1 	.word	0x080093c1
 8009370:	08009439 	.word	0x08009439
 8009374:	08009439 	.word	0x08009439
 8009378:	08009439 	.word	0x08009439
 800937c:	08009439 	.word	0x08009439
 8009380:	08009439 	.word	0x08009439
 8009384:	08009439 	.word	0x08009439
 8009388:	08009439 	.word	0x08009439
 800938c:	080093c7 	.word	0x080093c7
        {
          case RCC_SPI2CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009390:	f107 0320 	add.w	r3, r7, #32
 8009394:	4618      	mov	r0, r3
 8009396:	f7fd fb9b 	bl	8006ad0 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 800939a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800939c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800939e:	e04e      	b.n	800943e <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
          case RCC_SPI2CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80093a0:	f107 0314 	add.w	r3, r7, #20
 80093a4:	4618      	mov	r0, r3
 80093a6:	f7fd fcff 	bl	8006da8 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 80093aa:	697b      	ldr	r3, [r7, #20]
 80093ac:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80093ae:	e046      	b.n	800943e <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
#if defined(RCC_SPI2CLKSOURCE_PLL3P)
          case RCC_SPI2CLKSOURCE_PLL3P:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80093b0:	f107 0308 	add.w	r3, r7, #8
 80093b4:	4618      	mov	r0, r3
 80093b6:	f7fd fe63 	bl	8007080 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 80093ba:	68bb      	ldr	r3, [r7, #8]
 80093bc:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80093be:	e03e      	b.n	800943e <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
#endif /* RCC_SPI2CLKSOURCE_PLL3P */
          case RCC_SPI2CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 80093c0:	4b76      	ldr	r3, [pc, #472]	@ (800959c <HAL_RCCEx_GetPeriphCLKFreq+0x2244>)
 80093c2:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80093c4:	e03b      	b.n	800943e <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
          case RCC_SPI2CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80093c6:	4b74      	ldr	r3, [pc, #464]	@ (8009598 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 80093c8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80093cc:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 80093d0:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80093d2:	4b71      	ldr	r3, [pc, #452]	@ (8009598 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 80093d4:	681b      	ldr	r3, [r3, #0]
 80093d6:	f003 0302 	and.w	r3, r3, #2
 80093da:	2b02      	cmp	r3, #2
 80093dc:	d10c      	bne.n	80093f8 <HAL_RCCEx_GetPeriphCLKFreq+0x20a0>
 80093de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80093e0:	2b00      	cmp	r3, #0
 80093e2:	d109      	bne.n	80093f8 <HAL_RCCEx_GetPeriphCLKFreq+0x20a0>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80093e4:	4b6c      	ldr	r3, [pc, #432]	@ (8009598 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 80093e6:	681b      	ldr	r3, [r3, #0]
 80093e8:	08db      	lsrs	r3, r3, #3
 80093ea:	f003 0303 	and.w	r3, r3, #3
 80093ee:	4a6c      	ldr	r2, [pc, #432]	@ (80095a0 <HAL_RCCEx_GetPeriphCLKFreq+0x2248>)
 80093f0:	fa22 f303 	lsr.w	r3, r2, r3
 80093f4:	637b      	str	r3, [r7, #52]	@ 0x34
 80093f6:	e01e      	b.n	8009436 <HAL_RCCEx_GetPeriphCLKFreq+0x20de>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80093f8:	4b67      	ldr	r3, [pc, #412]	@ (8009598 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 80093fa:	681b      	ldr	r3, [r3, #0]
 80093fc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009400:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009404:	d106      	bne.n	8009414 <HAL_RCCEx_GetPeriphCLKFreq+0x20bc>
 8009406:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009408:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800940c:	d102      	bne.n	8009414 <HAL_RCCEx_GetPeriphCLKFreq+0x20bc>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800940e:	4b65      	ldr	r3, [pc, #404]	@ (80095a4 <HAL_RCCEx_GetPeriphCLKFreq+0x224c>)
 8009410:	637b      	str	r3, [r7, #52]	@ 0x34
 8009412:	e010      	b.n	8009436 <HAL_RCCEx_GetPeriphCLKFreq+0x20de>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8009414:	4b60      	ldr	r3, [pc, #384]	@ (8009598 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8009416:	681b      	ldr	r3, [r3, #0]
 8009418:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800941c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009420:	d106      	bne.n	8009430 <HAL_RCCEx_GetPeriphCLKFreq+0x20d8>
 8009422:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009424:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009428:	d102      	bne.n	8009430 <HAL_RCCEx_GetPeriphCLKFreq+0x20d8>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800942a:	4b5f      	ldr	r3, [pc, #380]	@ (80095a8 <HAL_RCCEx_GetPeriphCLKFreq+0x2250>)
 800942c:	637b      	str	r3, [r7, #52]	@ 0x34
 800942e:	e002      	b.n	8009436 <HAL_RCCEx_GetPeriphCLKFreq+0x20de>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8009430:	2300      	movs	r3, #0
 8009432:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8009434:	e003      	b.n	800943e <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
 8009436:	e002      	b.n	800943e <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
          default:
          {
            frequency = 0;
 8009438:	2300      	movs	r3, #0
 800943a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800943c:	bf00      	nop
          }
        }
        break;
 800943e:	e2d6      	b.n	80099ee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_SPI3:
        /* Get the current SPI3 kernel source */
        srcclk = __HAL_RCC_GET_SPI3_SOURCE();
 8009440:	4b55      	ldr	r3, [pc, #340]	@ (8009598 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8009442:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8009446:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 800944a:	633b      	str	r3, [r7, #48]	@ 0x30
        switch (srcclk)
 800944c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800944e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009452:	d031      	beq.n	80094b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2160>
 8009454:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009456:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800945a:	d866      	bhi.n	800952a <HAL_RCCEx_GetPeriphCLKFreq+0x21d2>
 800945c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800945e:	2bc0      	cmp	r3, #192	@ 0xc0
 8009460:	d027      	beq.n	80094b2 <HAL_RCCEx_GetPeriphCLKFreq+0x215a>
 8009462:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009464:	2bc0      	cmp	r3, #192	@ 0xc0
 8009466:	d860      	bhi.n	800952a <HAL_RCCEx_GetPeriphCLKFreq+0x21d2>
 8009468:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800946a:	2b80      	cmp	r3, #128	@ 0x80
 800946c:	d019      	beq.n	80094a2 <HAL_RCCEx_GetPeriphCLKFreq+0x214a>
 800946e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009470:	2b80      	cmp	r3, #128	@ 0x80
 8009472:	d85a      	bhi.n	800952a <HAL_RCCEx_GetPeriphCLKFreq+0x21d2>
 8009474:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009476:	2b00      	cmp	r3, #0
 8009478:	d003      	beq.n	8009482 <HAL_RCCEx_GetPeriphCLKFreq+0x212a>
 800947a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800947c:	2b40      	cmp	r3, #64	@ 0x40
 800947e:	d008      	beq.n	8009492 <HAL_RCCEx_GetPeriphCLKFreq+0x213a>
 8009480:	e053      	b.n	800952a <HAL_RCCEx_GetPeriphCLKFreq+0x21d2>
        {
          case RCC_SPI3CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009482:	f107 0320 	add.w	r3, r7, #32
 8009486:	4618      	mov	r0, r3
 8009488:	f7fd fb22 	bl	8006ad0 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 800948c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800948e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009490:	e04e      	b.n	8009530 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
          case RCC_SPI3CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009492:	f107 0314 	add.w	r3, r7, #20
 8009496:	4618      	mov	r0, r3
 8009498:	f7fd fc86 	bl	8006da8 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800949c:	697b      	ldr	r3, [r7, #20]
 800949e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80094a0:	e046      	b.n	8009530 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
#if defined(RCC_SPI3CLKSOURCE_PLL3P)
          case RCC_SPI3CLKSOURCE_PLL3P:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80094a2:	f107 0308 	add.w	r3, r7, #8
 80094a6:	4618      	mov	r0, r3
 80094a8:	f7fd fdea 	bl	8007080 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 80094ac:	68bb      	ldr	r3, [r7, #8]
 80094ae:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80094b0:	e03e      	b.n	8009530 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
#endif /* RCC_SPI3CLKSOURCE_PLL3P */
          case RCC_SPI3CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 80094b2:	4b3a      	ldr	r3, [pc, #232]	@ (800959c <HAL_RCCEx_GetPeriphCLKFreq+0x2244>)
 80094b4:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80094b6:	e03b      	b.n	8009530 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
          case RCC_SPI3CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80094b8:	4b37      	ldr	r3, [pc, #220]	@ (8009598 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 80094ba:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80094be:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 80094c2:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80094c4:	4b34      	ldr	r3, [pc, #208]	@ (8009598 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 80094c6:	681b      	ldr	r3, [r3, #0]
 80094c8:	f003 0302 	and.w	r3, r3, #2
 80094cc:	2b02      	cmp	r3, #2
 80094ce:	d10c      	bne.n	80094ea <HAL_RCCEx_GetPeriphCLKFreq+0x2192>
 80094d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80094d2:	2b00      	cmp	r3, #0
 80094d4:	d109      	bne.n	80094ea <HAL_RCCEx_GetPeriphCLKFreq+0x2192>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80094d6:	4b30      	ldr	r3, [pc, #192]	@ (8009598 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 80094d8:	681b      	ldr	r3, [r3, #0]
 80094da:	08db      	lsrs	r3, r3, #3
 80094dc:	f003 0303 	and.w	r3, r3, #3
 80094e0:	4a2f      	ldr	r2, [pc, #188]	@ (80095a0 <HAL_RCCEx_GetPeriphCLKFreq+0x2248>)
 80094e2:	fa22 f303 	lsr.w	r3, r2, r3
 80094e6:	637b      	str	r3, [r7, #52]	@ 0x34
 80094e8:	e01e      	b.n	8009528 <HAL_RCCEx_GetPeriphCLKFreq+0x21d0>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80094ea:	4b2b      	ldr	r3, [pc, #172]	@ (8009598 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 80094ec:	681b      	ldr	r3, [r3, #0]
 80094ee:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80094f2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80094f6:	d106      	bne.n	8009506 <HAL_RCCEx_GetPeriphCLKFreq+0x21ae>
 80094f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80094fa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80094fe:	d102      	bne.n	8009506 <HAL_RCCEx_GetPeriphCLKFreq+0x21ae>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8009500:	4b28      	ldr	r3, [pc, #160]	@ (80095a4 <HAL_RCCEx_GetPeriphCLKFreq+0x224c>)
 8009502:	637b      	str	r3, [r7, #52]	@ 0x34
 8009504:	e010      	b.n	8009528 <HAL_RCCEx_GetPeriphCLKFreq+0x21d0>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8009506:	4b24      	ldr	r3, [pc, #144]	@ (8009598 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8009508:	681b      	ldr	r3, [r3, #0]
 800950a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800950e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009512:	d106      	bne.n	8009522 <HAL_RCCEx_GetPeriphCLKFreq+0x21ca>
 8009514:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009516:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800951a:	d102      	bne.n	8009522 <HAL_RCCEx_GetPeriphCLKFreq+0x21ca>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800951c:	4b22      	ldr	r3, [pc, #136]	@ (80095a8 <HAL_RCCEx_GetPeriphCLKFreq+0x2250>)
 800951e:	637b      	str	r3, [r7, #52]	@ 0x34
 8009520:	e002      	b.n	8009528 <HAL_RCCEx_GetPeriphCLKFreq+0x21d0>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8009522:	2300      	movs	r3, #0
 8009524:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8009526:	e003      	b.n	8009530 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
 8009528:	e002      	b.n	8009530 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
          default:
          {
            frequency = 0;
 800952a:	2300      	movs	r3, #0
 800952c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800952e:	bf00      	nop
          }
        }
        break;
 8009530:	e25d      	b.n	80099ee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(SPI4)
      case RCC_PERIPHCLK_SPI4:
        /* Get the current SPI4 kernel source */
        srcclk = __HAL_RCC_GET_SPI4_SOURCE();
 8009532:	4b19      	ldr	r3, [pc, #100]	@ (8009598 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8009534:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8009538:	f403 6360 	and.w	r3, r3, #3584	@ 0xe00
 800953c:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_SPI4CLKSOURCE_PCLK2)
 800953e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009540:	2b00      	cmp	r3, #0
 8009542:	d103      	bne.n	800954c <HAL_RCCEx_GetPeriphCLKFreq+0x21f4>
        {
          frequency = HAL_RCC_GetPCLK2Freq();
 8009544:	f7fb fb0e 	bl	8004b64 <HAL_RCC_GetPCLK2Freq>
 8009548:	6378      	str	r0, [r7, #52]	@ 0x34
        else
        {
          frequency = 0U;
        }

        break;
 800954a:	e250      	b.n	80099ee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_SPI4CLKSOURCE_PLL2Q))
 800954c:	4b12      	ldr	r3, [pc, #72]	@ (8009598 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 800954e:	681b      	ldr	r3, [r3, #0]
 8009550:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009554:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009558:	d10b      	bne.n	8009572 <HAL_RCCEx_GetPeriphCLKFreq+0x221a>
 800955a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800955c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009560:	d107      	bne.n	8009572 <HAL_RCCEx_GetPeriphCLKFreq+0x221a>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009562:	f107 0314 	add.w	r3, r7, #20
 8009566:	4618      	mov	r0, r3
 8009568:	f7fd fc1e 	bl	8006da8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800956c:	69bb      	ldr	r3, [r7, #24]
 800956e:	637b      	str	r3, [r7, #52]	@ 0x34
 8009570:	e04f      	b.n	8009612 <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_SPI4CLKSOURCE_PLL3Q))
 8009572:	4b09      	ldr	r3, [pc, #36]	@ (8009598 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8009574:	681b      	ldr	r3, [r3, #0]
 8009576:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800957a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800957e:	d115      	bne.n	80095ac <HAL_RCCEx_GetPeriphCLKFreq+0x2254>
 8009580:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009582:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009586:	d111      	bne.n	80095ac <HAL_RCCEx_GetPeriphCLKFreq+0x2254>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009588:	f107 0308 	add.w	r3, r7, #8
 800958c:	4618      	mov	r0, r3
 800958e:	f7fd fd77 	bl	8007080 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8009592:	68fb      	ldr	r3, [r7, #12]
 8009594:	637b      	str	r3, [r7, #52]	@ 0x34
 8009596:	e03c      	b.n	8009612 <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
 8009598:	44020c00 	.word	0x44020c00
 800959c:	00bb8000 	.word	0x00bb8000
 80095a0:	03d09000 	.word	0x03d09000
 80095a4:	003d0900 	.word	0x003d0900
 80095a8:	017d7840 	.word	0x017d7840
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_SPI4CLKSOURCE_HSI))
 80095ac:	4b94      	ldr	r3, [pc, #592]	@ (8009800 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 80095ae:	681b      	ldr	r3, [r3, #0]
 80095b0:	f003 0302 	and.w	r3, r3, #2
 80095b4:	2b02      	cmp	r3, #2
 80095b6:	d10d      	bne.n	80095d4 <HAL_RCCEx_GetPeriphCLKFreq+0x227c>
 80095b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095ba:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80095be:	d109      	bne.n	80095d4 <HAL_RCCEx_GetPeriphCLKFreq+0x227c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80095c0:	4b8f      	ldr	r3, [pc, #572]	@ (8009800 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 80095c2:	681b      	ldr	r3, [r3, #0]
 80095c4:	08db      	lsrs	r3, r3, #3
 80095c6:	f003 0303 	and.w	r3, r3, #3
 80095ca:	4a8e      	ldr	r2, [pc, #568]	@ (8009804 <HAL_RCCEx_GetPeriphCLKFreq+0x24ac>)
 80095cc:	fa22 f303 	lsr.w	r3, r2, r3
 80095d0:	637b      	str	r3, [r7, #52]	@ 0x34
 80095d2:	e01e      	b.n	8009612 <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_SPI4CLKSOURCE_CSI))
 80095d4:	4b8a      	ldr	r3, [pc, #552]	@ (8009800 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 80095d6:	681b      	ldr	r3, [r3, #0]
 80095d8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80095dc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80095e0:	d106      	bne.n	80095f0 <HAL_RCCEx_GetPeriphCLKFreq+0x2298>
 80095e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095e4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80095e8:	d102      	bne.n	80095f0 <HAL_RCCEx_GetPeriphCLKFreq+0x2298>
          frequency = CSI_VALUE;
 80095ea:	4b87      	ldr	r3, [pc, #540]	@ (8009808 <HAL_RCCEx_GetPeriphCLKFreq+0x24b0>)
 80095ec:	637b      	str	r3, [r7, #52]	@ 0x34
 80095ee:	e010      	b.n	8009612 <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_SPI4CLKSOURCE_HSE))
 80095f0:	4b83      	ldr	r3, [pc, #524]	@ (8009800 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 80095f2:	681b      	ldr	r3, [r3, #0]
 80095f4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80095f8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80095fc:	d106      	bne.n	800960c <HAL_RCCEx_GetPeriphCLKFreq+0x22b4>
 80095fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009600:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8009604:	d102      	bne.n	800960c <HAL_RCCEx_GetPeriphCLKFreq+0x22b4>
          frequency = HSE_VALUE;
 8009606:	4b81      	ldr	r3, [pc, #516]	@ (800980c <HAL_RCCEx_GetPeriphCLKFreq+0x24b4>)
 8009608:	637b      	str	r3, [r7, #52]	@ 0x34
 800960a:	e002      	b.n	8009612 <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
          frequency = 0U;
 800960c:	2300      	movs	r3, #0
 800960e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009610:	e1ed      	b.n	80099ee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8009612:	e1ec      	b.n	80099ee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SPI4 */

#if defined(SPI5)
      case RCC_PERIPHCLK_SPI5:
        /* Get the current SPI5 kernel source */
        srcclk = __HAL_RCC_GET_SPI5_SOURCE();
 8009614:	4b7a      	ldr	r3, [pc, #488]	@ (8009800 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8009616:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800961a:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 800961e:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_SPI5CLKSOURCE_PCLK3)
 8009620:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009622:	2b00      	cmp	r3, #0
 8009624:	d103      	bne.n	800962e <HAL_RCCEx_GetPeriphCLKFreq+0x22d6>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 8009626:	f7fb fab3 	bl	8004b90 <HAL_RCC_GetPCLK3Freq>
 800962a:	6378      	str	r0, [r7, #52]	@ 0x34
        else
        {
          frequency = 0U;
        }

        break;
 800962c:	e1df      	b.n	80099ee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_SPI5CLKSOURCE_PLL2Q))
 800962e:	4b74      	ldr	r3, [pc, #464]	@ (8009800 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8009630:	681b      	ldr	r3, [r3, #0]
 8009632:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009636:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800963a:	d10b      	bne.n	8009654 <HAL_RCCEx_GetPeriphCLKFreq+0x22fc>
 800963c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800963e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009642:	d107      	bne.n	8009654 <HAL_RCCEx_GetPeriphCLKFreq+0x22fc>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009644:	f107 0314 	add.w	r3, r7, #20
 8009648:	4618      	mov	r0, r3
 800964a:	f7fd fbad 	bl	8006da8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800964e:	69bb      	ldr	r3, [r7, #24]
 8009650:	637b      	str	r3, [r7, #52]	@ 0x34
 8009652:	e045      	b.n	80096e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_SPI5CLKSOURCE_PLL3Q))
 8009654:	4b6a      	ldr	r3, [pc, #424]	@ (8009800 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8009656:	681b      	ldr	r3, [r3, #0]
 8009658:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800965c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009660:	d10b      	bne.n	800967a <HAL_RCCEx_GetPeriphCLKFreq+0x2322>
 8009662:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009664:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009668:	d107      	bne.n	800967a <HAL_RCCEx_GetPeriphCLKFreq+0x2322>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800966a:	f107 0308 	add.w	r3, r7, #8
 800966e:	4618      	mov	r0, r3
 8009670:	f7fd fd06 	bl	8007080 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8009674:	68fb      	ldr	r3, [r7, #12]
 8009676:	637b      	str	r3, [r7, #52]	@ 0x34
 8009678:	e032      	b.n	80096e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_SPI5CLKSOURCE_HSI))
 800967a:	4b61      	ldr	r3, [pc, #388]	@ (8009800 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800967c:	681b      	ldr	r3, [r3, #0]
 800967e:	f003 0302 	and.w	r3, r3, #2
 8009682:	2b02      	cmp	r3, #2
 8009684:	d10d      	bne.n	80096a2 <HAL_RCCEx_GetPeriphCLKFreq+0x234a>
 8009686:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009688:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800968c:	d109      	bne.n	80096a2 <HAL_RCCEx_GetPeriphCLKFreq+0x234a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800968e:	4b5c      	ldr	r3, [pc, #368]	@ (8009800 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8009690:	681b      	ldr	r3, [r3, #0]
 8009692:	08db      	lsrs	r3, r3, #3
 8009694:	f003 0303 	and.w	r3, r3, #3
 8009698:	4a5a      	ldr	r2, [pc, #360]	@ (8009804 <HAL_RCCEx_GetPeriphCLKFreq+0x24ac>)
 800969a:	fa22 f303 	lsr.w	r3, r2, r3
 800969e:	637b      	str	r3, [r7, #52]	@ 0x34
 80096a0:	e01e      	b.n	80096e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_SPI5CLKSOURCE_CSI))
 80096a2:	4b57      	ldr	r3, [pc, #348]	@ (8009800 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 80096a4:	681b      	ldr	r3, [r3, #0]
 80096a6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80096aa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80096ae:	d106      	bne.n	80096be <HAL_RCCEx_GetPeriphCLKFreq+0x2366>
 80096b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096b2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80096b6:	d102      	bne.n	80096be <HAL_RCCEx_GetPeriphCLKFreq+0x2366>
          frequency = CSI_VALUE;
 80096b8:	4b53      	ldr	r3, [pc, #332]	@ (8009808 <HAL_RCCEx_GetPeriphCLKFreq+0x24b0>)
 80096ba:	637b      	str	r3, [r7, #52]	@ 0x34
 80096bc:	e010      	b.n	80096e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_SPI5CLKSOURCE_HSE))
 80096be:	4b50      	ldr	r3, [pc, #320]	@ (8009800 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 80096c0:	681b      	ldr	r3, [r3, #0]
 80096c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80096c6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80096ca:	d106      	bne.n	80096da <HAL_RCCEx_GetPeriphCLKFreq+0x2382>
 80096cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096ce:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80096d2:	d102      	bne.n	80096da <HAL_RCCEx_GetPeriphCLKFreq+0x2382>
          frequency = HSE_VALUE;
 80096d4:	4b4d      	ldr	r3, [pc, #308]	@ (800980c <HAL_RCCEx_GetPeriphCLKFreq+0x24b4>)
 80096d6:	637b      	str	r3, [r7, #52]	@ 0x34
 80096d8:	e002      	b.n	80096e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
          frequency = 0U;
 80096da:	2300      	movs	r3, #0
 80096dc:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80096de:	e186      	b.n	80099ee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80096e0:	e185      	b.n	80099ee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SPI5 */

#if defined(SPI6)
      case RCC_PERIPHCLK_SPI6:
        /* Get the current SPI6 kernel source */
        srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 80096e2:	4b47      	ldr	r3, [pc, #284]	@ (8009800 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 80096e4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80096e8:	f403 3360 	and.w	r3, r3, #229376	@ 0x38000
 80096ec:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_SPI6CLKSOURCE_PCLK2)
 80096ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096f0:	2b00      	cmp	r3, #0
 80096f2:	d103      	bne.n	80096fc <HAL_RCCEx_GetPeriphCLKFreq+0x23a4>
        {
          frequency = HAL_RCC_GetPCLK2Freq();
 80096f4:	f7fb fa36 	bl	8004b64 <HAL_RCC_GetPCLK2Freq>
 80096f8:	6378      	str	r0, [r7, #52]	@ 0x34
        else
        {
          frequency = 0U;
        }

        break;
 80096fa:	e178      	b.n	80099ee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_SPI6CLKSOURCE_PLL2Q))
 80096fc:	4b40      	ldr	r3, [pc, #256]	@ (8009800 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 80096fe:	681b      	ldr	r3, [r3, #0]
 8009700:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009704:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009708:	d10b      	bne.n	8009722 <HAL_RCCEx_GetPeriphCLKFreq+0x23ca>
 800970a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800970c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009710:	d107      	bne.n	8009722 <HAL_RCCEx_GetPeriphCLKFreq+0x23ca>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009712:	f107 0314 	add.w	r3, r7, #20
 8009716:	4618      	mov	r0, r3
 8009718:	f7fd fb46 	bl	8006da8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800971c:	69bb      	ldr	r3, [r7, #24]
 800971e:	637b      	str	r3, [r7, #52]	@ 0x34
 8009720:	e045      	b.n	80097ae <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_SPI6CLKSOURCE_PLL3Q))
 8009722:	4b37      	ldr	r3, [pc, #220]	@ (8009800 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8009724:	681b      	ldr	r3, [r3, #0]
 8009726:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800972a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800972e:	d10b      	bne.n	8009748 <HAL_RCCEx_GetPeriphCLKFreq+0x23f0>
 8009730:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009732:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009736:	d107      	bne.n	8009748 <HAL_RCCEx_GetPeriphCLKFreq+0x23f0>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009738:	f107 0308 	add.w	r3, r7, #8
 800973c:	4618      	mov	r0, r3
 800973e:	f7fd fc9f 	bl	8007080 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8009742:	68fb      	ldr	r3, [r7, #12]
 8009744:	637b      	str	r3, [r7, #52]	@ 0x34
 8009746:	e032      	b.n	80097ae <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_SPI6CLKSOURCE_HSI))
 8009748:	4b2d      	ldr	r3, [pc, #180]	@ (8009800 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800974a:	681b      	ldr	r3, [r3, #0]
 800974c:	f003 0302 	and.w	r3, r3, #2
 8009750:	2b02      	cmp	r3, #2
 8009752:	d10d      	bne.n	8009770 <HAL_RCCEx_GetPeriphCLKFreq+0x2418>
 8009754:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009756:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 800975a:	d109      	bne.n	8009770 <HAL_RCCEx_GetPeriphCLKFreq+0x2418>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800975c:	4b28      	ldr	r3, [pc, #160]	@ (8009800 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800975e:	681b      	ldr	r3, [r3, #0]
 8009760:	08db      	lsrs	r3, r3, #3
 8009762:	f003 0303 	and.w	r3, r3, #3
 8009766:	4a27      	ldr	r2, [pc, #156]	@ (8009804 <HAL_RCCEx_GetPeriphCLKFreq+0x24ac>)
 8009768:	fa22 f303 	lsr.w	r3, r2, r3
 800976c:	637b      	str	r3, [r7, #52]	@ 0x34
 800976e:	e01e      	b.n	80097ae <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_SPI6CLKSOURCE_CSI))
 8009770:	4b23      	ldr	r3, [pc, #140]	@ (8009800 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8009772:	681b      	ldr	r3, [r3, #0]
 8009774:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009778:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800977c:	d106      	bne.n	800978c <HAL_RCCEx_GetPeriphCLKFreq+0x2434>
 800977e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009780:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009784:	d102      	bne.n	800978c <HAL_RCCEx_GetPeriphCLKFreq+0x2434>
          frequency = CSI_VALUE;
 8009786:	4b20      	ldr	r3, [pc, #128]	@ (8009808 <HAL_RCCEx_GetPeriphCLKFreq+0x24b0>)
 8009788:	637b      	str	r3, [r7, #52]	@ 0x34
 800978a:	e010      	b.n	80097ae <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_SPI6CLKSOURCE_HSE))
 800978c:	4b1c      	ldr	r3, [pc, #112]	@ (8009800 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800978e:	681b      	ldr	r3, [r3, #0]
 8009790:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009794:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009798:	d106      	bne.n	80097a8 <HAL_RCCEx_GetPeriphCLKFreq+0x2450>
 800979a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800979c:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 80097a0:	d102      	bne.n	80097a8 <HAL_RCCEx_GetPeriphCLKFreq+0x2450>
          frequency = HSE_VALUE;
 80097a2:	4b1a      	ldr	r3, [pc, #104]	@ (800980c <HAL_RCCEx_GetPeriphCLKFreq+0x24b4>)
 80097a4:	637b      	str	r3, [r7, #52]	@ 0x34
 80097a6:	e002      	b.n	80097ae <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
          frequency = 0U;
 80097a8:	2300      	movs	r3, #0
 80097aa:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80097ac:	e11f      	b.n	80099ee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80097ae:	e11e      	b.n	80099ee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SPI6 */

#if defined(OCTOSPI1)
      case RCC_PERIPHCLK_OSPI:
        /* Get the current OSPI kernel source */
        srcclk = __HAL_RCC_GET_OSPI_SOURCE();
 80097b0:	4b13      	ldr	r3, [pc, #76]	@ (8009800 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 80097b2:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80097b6:	f003 0303 	and.w	r3, r3, #3
 80097ba:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 80097bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097be:	2b03      	cmp	r3, #3
 80097c0:	d85f      	bhi.n	8009882 <HAL_RCCEx_GetPeriphCLKFreq+0x252a>
 80097c2:	a201      	add	r2, pc, #4	@ (adr r2, 80097c8 <HAL_RCCEx_GetPeriphCLKFreq+0x2470>)
 80097c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80097c8:	080097d9 	.word	0x080097d9
 80097cc:	080097e1 	.word	0x080097e1
 80097d0:	080097f1 	.word	0x080097f1
 80097d4:	08009811 	.word	0x08009811
        {
          case RCC_OSPICLKSOURCE_HCLK:
          {
            frequency = HAL_RCC_GetHCLKFreq();
 80097d8:	f7fb f992 	bl	8004b00 <HAL_RCC_GetHCLKFreq>
 80097dc:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 80097de:	e053      	b.n	8009888 <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
          }
          case RCC_OSPICLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80097e0:	f107 0320 	add.w	r3, r7, #32
 80097e4:	4618      	mov	r0, r3
 80097e6:	f7fd f973 	bl	8006ad0 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 80097ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097ec:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80097ee:	e04b      	b.n	8009888 <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
          }
          case RCC_OSPICLKSOURCE_PLL2R:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80097f0:	f107 0314 	add.w	r3, r7, #20
 80097f4:	4618      	mov	r0, r3
 80097f6:	f7fd fad7 	bl	8006da8 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_R_Frequency;
 80097fa:	69fb      	ldr	r3, [r7, #28]
 80097fc:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80097fe:	e043      	b.n	8009888 <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
 8009800:	44020c00 	.word	0x44020c00
 8009804:	03d09000 	.word	0x03d09000
 8009808:	003d0900 	.word	0x003d0900
 800980c:	017d7840 	.word	0x017d7840
          }
          case RCC_OSPICLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8009810:	4b79      	ldr	r3, [pc, #484]	@ (80099f8 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8009812:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8009816:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800981a:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800981c:	4b76      	ldr	r3, [pc, #472]	@ (80099f8 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800981e:	681b      	ldr	r3, [r3, #0]
 8009820:	f003 0302 	and.w	r3, r3, #2
 8009824:	2b02      	cmp	r3, #2
 8009826:	d10c      	bne.n	8009842 <HAL_RCCEx_GetPeriphCLKFreq+0x24ea>
 8009828:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800982a:	2b00      	cmp	r3, #0
 800982c:	d109      	bne.n	8009842 <HAL_RCCEx_GetPeriphCLKFreq+0x24ea>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800982e:	4b72      	ldr	r3, [pc, #456]	@ (80099f8 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8009830:	681b      	ldr	r3, [r3, #0]
 8009832:	08db      	lsrs	r3, r3, #3
 8009834:	f003 0303 	and.w	r3, r3, #3
 8009838:	4a70      	ldr	r2, [pc, #448]	@ (80099fc <HAL_RCCEx_GetPeriphCLKFreq+0x26a4>)
 800983a:	fa22 f303 	lsr.w	r3, r2, r3
 800983e:	637b      	str	r3, [r7, #52]	@ 0x34
 8009840:	e01e      	b.n	8009880 <HAL_RCCEx_GetPeriphCLKFreq+0x2528>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8009842:	4b6d      	ldr	r3, [pc, #436]	@ (80099f8 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8009844:	681b      	ldr	r3, [r3, #0]
 8009846:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800984a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800984e:	d106      	bne.n	800985e <HAL_RCCEx_GetPeriphCLKFreq+0x2506>
 8009850:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009852:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009856:	d102      	bne.n	800985e <HAL_RCCEx_GetPeriphCLKFreq+0x2506>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8009858:	4b69      	ldr	r3, [pc, #420]	@ (8009a00 <HAL_RCCEx_GetPeriphCLKFreq+0x26a8>)
 800985a:	637b      	str	r3, [r7, #52]	@ 0x34
 800985c:	e010      	b.n	8009880 <HAL_RCCEx_GetPeriphCLKFreq+0x2528>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800985e:	4b66      	ldr	r3, [pc, #408]	@ (80099f8 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8009860:	681b      	ldr	r3, [r3, #0]
 8009862:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009866:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800986a:	d106      	bne.n	800987a <HAL_RCCEx_GetPeriphCLKFreq+0x2522>
 800986c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800986e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009872:	d102      	bne.n	800987a <HAL_RCCEx_GetPeriphCLKFreq+0x2522>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8009874:	4b63      	ldr	r3, [pc, #396]	@ (8009a04 <HAL_RCCEx_GetPeriphCLKFreq+0x26ac>)
 8009876:	637b      	str	r3, [r7, #52]	@ 0x34
 8009878:	e002      	b.n	8009880 <HAL_RCCEx_GetPeriphCLKFreq+0x2528>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0U;
 800987a:	2300      	movs	r3, #0
 800987c:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800987e:	e003      	b.n	8009888 <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
 8009880:	e002      	b.n	8009888 <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
          }
          default:
          {
            frequency = 0U;
 8009882:	2300      	movs	r3, #0
 8009884:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009886:	bf00      	nop
          }
        }
        break;
 8009888:	e0b1      	b.n	80099ee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* OCTOSPI1*/

#if defined(CEC)
      case RCC_PERIPHCLK_CEC:
        /* Get the current CEC source */
        srcclk = __HAL_RCC_GET_CEC_SOURCE();
 800988a:	4b5b      	ldr	r3, [pc, #364]	@ (80099f8 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800988c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8009890:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8009894:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_CECCLKSOURCE_LSE))
 8009896:	4b58      	ldr	r3, [pc, #352]	@ (80099f8 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8009898:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800989c:	f003 0302 	and.w	r3, r3, #2
 80098a0:	2b02      	cmp	r3, #2
 80098a2:	d106      	bne.n	80098b2 <HAL_RCCEx_GetPeriphCLKFreq+0x255a>
 80098a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80098a6:	2b00      	cmp	r3, #0
 80098a8:	d103      	bne.n	80098b2 <HAL_RCCEx_GetPeriphCLKFreq+0x255a>
        {
          frequency = LSE_VALUE;
 80098aa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80098ae:	637b      	str	r3, [r7, #52]	@ 0x34
 80098b0:	e01f      	b.n	80098f2 <HAL_RCCEx_GetPeriphCLKFreq+0x259a>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_CECCLKSOURCE_LSI))
 80098b2:	4b51      	ldr	r3, [pc, #324]	@ (80099f8 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 80098b4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80098b8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80098bc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80098c0:	d106      	bne.n	80098d0 <HAL_RCCEx_GetPeriphCLKFreq+0x2578>
 80098c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80098c4:	2b40      	cmp	r3, #64	@ 0x40
 80098c6:	d103      	bne.n	80098d0 <HAL_RCCEx_GetPeriphCLKFreq+0x2578>
        {
          frequency = LSI_VALUE;
 80098c8:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80098cc:	637b      	str	r3, [r7, #52]	@ 0x34
 80098ce:	e010      	b.n	80098f2 <HAL_RCCEx_GetPeriphCLKFreq+0x259a>
        }
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_CECCLKSOURCE_CSI_DIV122))
 80098d0:	4b49      	ldr	r3, [pc, #292]	@ (80099f8 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 80098d2:	681b      	ldr	r3, [r3, #0]
 80098d4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80098d8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80098dc:	d106      	bne.n	80098ec <HAL_RCCEx_GetPeriphCLKFreq+0x2594>
 80098de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80098e0:	2b80      	cmp	r3, #128	@ 0x80
 80098e2:	d103      	bne.n	80098ec <HAL_RCCEx_GetPeriphCLKFreq+0x2594>
        {
          frequency = CSI_VALUE / 122U;
 80098e4:	f248 0312 	movw	r3, #32786	@ 0x8012
 80098e8:	637b      	str	r3, [r7, #52]	@ 0x34
 80098ea:	e002      	b.n	80098f2 <HAL_RCCEx_GetPeriphCLKFreq+0x259a>
        }

        /* Clock not enabled for CEC */
        else
        {
          frequency = 0U;
 80098ec:	2300      	movs	r3, #0
 80098ee:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        break;
 80098f0:	e07d      	b.n	80099ee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80098f2:	e07c      	b.n	80099ee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* CEC */

      case RCC_PERIPHCLK_RNG:
        /* Get the current RNG source */
        srcclk = __HAL_RCC_GET_RNG_SOURCE();
 80098f4:	4b40      	ldr	r3, [pc, #256]	@ (80099f8 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 80098f6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80098fa:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80098fe:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48))
 8009900:	4b3d      	ldr	r3, [pc, #244]	@ (80099f8 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8009902:	681b      	ldr	r3, [r3, #0]
 8009904:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8009908:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800990c:	d105      	bne.n	800991a <HAL_RCCEx_GetPeriphCLKFreq+0x25c2>
 800990e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009910:	2b00      	cmp	r3, #0
 8009912:	d102      	bne.n	800991a <HAL_RCCEx_GetPeriphCLKFreq+0x25c2>
        {
          frequency = HSI48_VALUE;
 8009914:	4b3c      	ldr	r3, [pc, #240]	@ (8009a08 <HAL_RCCEx_GetPeriphCLKFreq+0x26b0>)
 8009916:	637b      	str	r3, [r7, #52]	@ 0x34
 8009918:	e031      	b.n	800997e <HAL_RCCEx_GetPeriphCLKFreq+0x2626>
        }
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY)) && (srcclk == RCC_RNGCLKSOURCE_PLL1Q))
 800991a:	4b37      	ldr	r3, [pc, #220]	@ (80099f8 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800991c:	681b      	ldr	r3, [r3, #0]
 800991e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009922:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009926:	d10a      	bne.n	800993e <HAL_RCCEx_GetPeriphCLKFreq+0x25e6>
 8009928:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800992a:	2b10      	cmp	r3, #16
 800992c:	d107      	bne.n	800993e <HAL_RCCEx_GetPeriphCLKFreq+0x25e6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800992e:	f107 0320 	add.w	r3, r7, #32
 8009932:	4618      	mov	r0, r3
 8009934:	f7fd f8cc 	bl	8006ad0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8009938:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800993a:	637b      	str	r3, [r7, #52]	@ 0x34
 800993c:	e01f      	b.n	800997e <HAL_RCCEx_GetPeriphCLKFreq+0x2626>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RNGCLKSOURCE_LSE))
 800993e:	4b2e      	ldr	r3, [pc, #184]	@ (80099f8 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8009940:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009944:	f003 0302 	and.w	r3, r3, #2
 8009948:	2b02      	cmp	r3, #2
 800994a:	d106      	bne.n	800995a <HAL_RCCEx_GetPeriphCLKFreq+0x2602>
 800994c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800994e:	2b20      	cmp	r3, #32
 8009950:	d103      	bne.n	800995a <HAL_RCCEx_GetPeriphCLKFreq+0x2602>
        {
          frequency = LSE_VALUE;
 8009952:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009956:	637b      	str	r3, [r7, #52]	@ 0x34
 8009958:	e011      	b.n	800997e <HAL_RCCEx_GetPeriphCLKFreq+0x2626>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RNGCLKSOURCE_LSI))
 800995a:	4b27      	ldr	r3, [pc, #156]	@ (80099f8 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800995c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009960:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009964:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009968:	d106      	bne.n	8009978 <HAL_RCCEx_GetPeriphCLKFreq+0x2620>
 800996a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800996c:	2b30      	cmp	r3, #48	@ 0x30
 800996e:	d103      	bne.n	8009978 <HAL_RCCEx_GetPeriphCLKFreq+0x2620>
        {
          frequency = LSI_VALUE;
 8009970:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8009974:	637b      	str	r3, [r7, #52]	@ 0x34
 8009976:	e002      	b.n	800997e <HAL_RCCEx_GetPeriphCLKFreq+0x2626>
        }

        /* Clock not enabled for RNG */
        else
        {
          frequency = 0U;
 8009978:	2300      	movs	r3, #0
 800997a:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        break;
 800997c:	e037      	b.n	80099ee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800997e:	e036      	b.n	80099ee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(USB_DRD_FS)
      case RCC_PERIPHCLK_USB:
        /* Get the current USB kernel source */
        srcclk = __HAL_RCC_GET_USB_SOURCE();
 8009980:	4b1d      	ldr	r3, [pc, #116]	@ (80099f8 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8009982:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8009986:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800998a:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USBCLKSOURCE_PLL1Q)
 800998c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800998e:	2b10      	cmp	r3, #16
 8009990:	d107      	bne.n	80099a2 <HAL_RCCEx_GetPeriphCLKFreq+0x264a>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009992:	f107 0320 	add.w	r3, r7, #32
 8009996:	4618      	mov	r0, r3
 8009998:	f7fd f89a 	bl	8006ad0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800999c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800999e:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 80099a0:	e025      	b.n	80099ee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        }
#if defined(RCC_USBCLKSOURCE_PLL3Q)
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USBCLKSOURCE_PLL3Q))
 80099a2:	4b15      	ldr	r3, [pc, #84]	@ (80099f8 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 80099a4:	681b      	ldr	r3, [r3, #0]
 80099a6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80099aa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80099ae:	d10a      	bne.n	80099c6 <HAL_RCCEx_GetPeriphCLKFreq+0x266e>
 80099b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80099b2:	2b20      	cmp	r3, #32
 80099b4:	d107      	bne.n	80099c6 <HAL_RCCEx_GetPeriphCLKFreq+0x266e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80099b6:	f107 0308 	add.w	r3, r7, #8
 80099ba:	4618      	mov	r0, r3
 80099bc:	f7fd fb60 	bl	8007080 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80099c0:	68fb      	ldr	r3, [r7, #12]
 80099c2:	637b      	str	r3, [r7, #52]	@ 0x34
 80099c4:	e00f      	b.n	80099e6 <HAL_RCCEx_GetPeriphCLKFreq+0x268e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
          frequency = pll2_clocks.PLL2_Q_Frequency;
        }
#endif /* RCC_USBCLKSOURCE_PLL3 */
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_USBCLKSOURCE_HSI48))
 80099c6:	4b0c      	ldr	r3, [pc, #48]	@ (80099f8 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 80099c8:	681b      	ldr	r3, [r3, #0]
 80099ca:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80099ce:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80099d2:	d105      	bne.n	80099e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2688>
 80099d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80099d6:	2b30      	cmp	r3, #48	@ 0x30
 80099d8:	d102      	bne.n	80099e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2688>
        {
          frequency = HSI48_VALUE;
 80099da:	4b0b      	ldr	r3, [pc, #44]	@ (8009a08 <HAL_RCCEx_GetPeriphCLKFreq+0x26b0>)
 80099dc:	637b      	str	r3, [r7, #52]	@ 0x34
 80099de:	e002      	b.n	80099e6 <HAL_RCCEx_GetPeriphCLKFreq+0x268e>
        }
        /* Clock not enabled for USB */
        else
        {
          frequency = 0U;
 80099e0:	2300      	movs	r3, #0
 80099e2:	637b      	str	r3, [r7, #52]	@ 0x34
        }

        break;
 80099e4:	e003      	b.n	80099ee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80099e6:	e002      	b.n	80099ee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>


      default:
        frequency = 0U;
 80099e8:	2300      	movs	r3, #0
 80099ea:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80099ec:	bf00      	nop
#endif /* USB_DRD_FS */
    }
  }
  return (frequency);
 80099ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80099f0:	4618      	mov	r0, r3
 80099f2:	373c      	adds	r7, #60	@ 0x3c
 80099f4:	46bd      	mov	sp, r7
 80099f6:	bd90      	pop	{r4, r7, pc}
 80099f8:	44020c00 	.word	0x44020c00
 80099fc:	03d09000 	.word	0x03d09000
 8009a00:	003d0900 	.word	0x003d0900
 8009a04:	017d7840 	.word	0x017d7840
 8009a08:	02dc6c00 	.word	0x02dc6c00

08009a0c <RCCEx_PLL2_Config>:
  *         contains the configuration parameters M, N, FRACN, VCI/VCO ranges as well as PLL2 output clocks dividers
  * @note   PLL2 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 8009a0c:	b580      	push	{r7, lr}
 8009a0e:	b084      	sub	sp, #16
 8009a10:	af00      	add	r7, sp, #0
 8009a12:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLL2_VCIRGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2_VCORGE_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLL2_FRACN_VALUE(pll2->PLL2FRACN));

  /* Disable  PLL2. */
  __HAL_RCC_PLL2_DISABLE();
 8009a14:	4b48      	ldr	r3, [pc, #288]	@ (8009b38 <RCCEx_PLL2_Config+0x12c>)
 8009a16:	681b      	ldr	r3, [r3, #0]
 8009a18:	4a47      	ldr	r2, [pc, #284]	@ (8009b38 <RCCEx_PLL2_Config+0x12c>)
 8009a1a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8009a1e:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8009a20:	f7f8 fada 	bl	8001fd8 <HAL_GetTick>
 8009a24:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is disabled */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8009a26:	e008      	b.n	8009a3a <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8009a28:	f7f8 fad6 	bl	8001fd8 <HAL_GetTick>
 8009a2c:	4602      	mov	r2, r0
 8009a2e:	68fb      	ldr	r3, [r7, #12]
 8009a30:	1ad3      	subs	r3, r2, r3
 8009a32:	2b02      	cmp	r3, #2
 8009a34:	d901      	bls.n	8009a3a <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 8009a36:	2303      	movs	r3, #3
 8009a38:	e07a      	b.n	8009b30 <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8009a3a:	4b3f      	ldr	r3, [pc, #252]	@ (8009b38 <RCCEx_PLL2_Config+0x12c>)
 8009a3c:	681b      	ldr	r3, [r3, #0]
 8009a3e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009a42:	2b00      	cmp	r3, #0
 8009a44:	d1f0      	bne.n	8009a28 <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors. */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 8009a46:	4b3c      	ldr	r3, [pc, #240]	@ (8009b38 <RCCEx_PLL2_Config+0x12c>)
 8009a48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a4a:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8009a4e:	f023 0303 	bic.w	r3, r3, #3
 8009a52:	687a      	ldr	r2, [r7, #4]
 8009a54:	6811      	ldr	r1, [r2, #0]
 8009a56:	687a      	ldr	r2, [r7, #4]
 8009a58:	6852      	ldr	r2, [r2, #4]
 8009a5a:	0212      	lsls	r2, r2, #8
 8009a5c:	430a      	orrs	r2, r1
 8009a5e:	4936      	ldr	r1, [pc, #216]	@ (8009b38 <RCCEx_PLL2_Config+0x12c>)
 8009a60:	4313      	orrs	r3, r2
 8009a62:	62cb      	str	r3, [r1, #44]	@ 0x2c
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	689b      	ldr	r3, [r3, #8]
 8009a68:	3b01      	subs	r3, #1
 8009a6a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8009a6e:	687b      	ldr	r3, [r7, #4]
 8009a70:	68db      	ldr	r3, [r3, #12]
 8009a72:	3b01      	subs	r3, #1
 8009a74:	025b      	lsls	r3, r3, #9
 8009a76:	b29b      	uxth	r3, r3
 8009a78:	431a      	orrs	r2, r3
 8009a7a:	687b      	ldr	r3, [r7, #4]
 8009a7c:	691b      	ldr	r3, [r3, #16]
 8009a7e:	3b01      	subs	r3, #1
 8009a80:	041b      	lsls	r3, r3, #16
 8009a82:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8009a86:	431a      	orrs	r2, r3
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	695b      	ldr	r3, [r3, #20]
 8009a8c:	3b01      	subs	r3, #1
 8009a8e:	061b      	lsls	r3, r3, #24
 8009a90:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8009a94:	4928      	ldr	r1, [pc, #160]	@ (8009b38 <RCCEx_PLL2_Config+0x12c>)
 8009a96:	4313      	orrs	r3, r2
 8009a98:	63cb      	str	r3, [r1, #60]	@ 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 8009a9a:	4b27      	ldr	r3, [pc, #156]	@ (8009b38 <RCCEx_PLL2_Config+0x12c>)
 8009a9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a9e:	f023 020c 	bic.w	r2, r3, #12
 8009aa2:	687b      	ldr	r3, [r7, #4]
 8009aa4:	699b      	ldr	r3, [r3, #24]
 8009aa6:	4924      	ldr	r1, [pc, #144]	@ (8009b38 <RCCEx_PLL2_Config+0x12c>)
 8009aa8:	4313      	orrs	r3, r2
 8009aaa:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Select PLL2 output frequency range : VCO */
  __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL);
 8009aac:	4b22      	ldr	r3, [pc, #136]	@ (8009b38 <RCCEx_PLL2_Config+0x12c>)
 8009aae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009ab0:	f023 0220 	bic.w	r2, r3, #32
 8009ab4:	687b      	ldr	r3, [r7, #4]
 8009ab6:	69db      	ldr	r3, [r3, #28]
 8009ab8:	491f      	ldr	r1, [pc, #124]	@ (8009b38 <RCCEx_PLL2_Config+0x12c>)
 8009aba:	4313      	orrs	r3, r2
 8009abc:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2_CLKOUT_ENABLE(pll2->PLL2ClockOut);
 8009abe:	4b1e      	ldr	r3, [pc, #120]	@ (8009b38 <RCCEx_PLL2_Config+0x12c>)
 8009ac0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009ac6:	491c      	ldr	r1, [pc, #112]	@ (8009b38 <RCCEx_PLL2_Config+0x12c>)
 8009ac8:	4313      	orrs	r3, r2
 8009aca:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Disable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_DISABLE();
 8009acc:	4b1a      	ldr	r3, [pc, #104]	@ (8009b38 <RCCEx_PLL2_Config+0x12c>)
 8009ace:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009ad0:	4a19      	ldr	r2, [pc, #100]	@ (8009b38 <RCCEx_PLL2_Config+0x12c>)
 8009ad2:	f023 0310 	bic.w	r3, r3, #16
 8009ad6:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2_FRACN_CONFIG(pll2->PLL2FRACN);
 8009ad8:	4b17      	ldr	r3, [pc, #92]	@ (8009b38 <RCCEx_PLL2_Config+0x12c>)
 8009ada:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009adc:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8009ae0:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8009ae4:	687a      	ldr	r2, [r7, #4]
 8009ae6:	6a12      	ldr	r2, [r2, #32]
 8009ae8:	00d2      	lsls	r2, r2, #3
 8009aea:	4913      	ldr	r1, [pc, #76]	@ (8009b38 <RCCEx_PLL2_Config+0x12c>)
 8009aec:	4313      	orrs	r3, r2
 8009aee:	640b      	str	r3, [r1, #64]	@ 0x40

  /* Enable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_ENABLE();
 8009af0:	4b11      	ldr	r3, [pc, #68]	@ (8009b38 <RCCEx_PLL2_Config+0x12c>)
 8009af2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009af4:	4a10      	ldr	r2, [pc, #64]	@ (8009b38 <RCCEx_PLL2_Config+0x12c>)
 8009af6:	f043 0310 	orr.w	r3, r3, #16
 8009afa:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Enable  PLL2. */
  __HAL_RCC_PLL2_ENABLE();
 8009afc:	4b0e      	ldr	r3, [pc, #56]	@ (8009b38 <RCCEx_PLL2_Config+0x12c>)
 8009afe:	681b      	ldr	r3, [r3, #0]
 8009b00:	4a0d      	ldr	r2, [pc, #52]	@ (8009b38 <RCCEx_PLL2_Config+0x12c>)
 8009b02:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8009b06:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8009b08:	f7f8 fa66 	bl	8001fd8 <HAL_GetTick>
 8009b0c:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8009b0e:	e008      	b.n	8009b22 <RCCEx_PLL2_Config+0x116>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8009b10:	f7f8 fa62 	bl	8001fd8 <HAL_GetTick>
 8009b14:	4602      	mov	r2, r0
 8009b16:	68fb      	ldr	r3, [r7, #12]
 8009b18:	1ad3      	subs	r3, r2, r3
 8009b1a:	2b02      	cmp	r3, #2
 8009b1c:	d901      	bls.n	8009b22 <RCCEx_PLL2_Config+0x116>
    {
      return HAL_TIMEOUT;
 8009b1e:	2303      	movs	r3, #3
 8009b20:	e006      	b.n	8009b30 <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8009b22:	4b05      	ldr	r3, [pc, #20]	@ (8009b38 <RCCEx_PLL2_Config+0x12c>)
 8009b24:	681b      	ldr	r3, [r3, #0]
 8009b26:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009b2a:	2b00      	cmp	r3, #0
 8009b2c:	d0f0      	beq.n	8009b10 <RCCEx_PLL2_Config+0x104>
    }
  }
  return HAL_OK;
 8009b2e:	2300      	movs	r3, #0

}
 8009b30:	4618      	mov	r0, r3
 8009b32:	3710      	adds	r7, #16
 8009b34:	46bd      	mov	sp, r7
 8009b36:	bd80      	pop	{r7, pc}
 8009b38:	44020c00 	.word	0x44020c00

08009b3c <RCCEx_PLL3_Config>:
  *         contains the configuration parameters M, N, FRACN, VCI/VCO ranges as well as PLL3 output clocks dividers
  * @note   PLL3 is temporary disabled to apply new parameters
  * @retval HAL status.
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3)
{
 8009b3c:	b580      	push	{r7, lr}
 8009b3e:	b084      	sub	sp, #16
 8009b40:	af00      	add	r7, sp, #0
 8009b42:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLL3_VCIRGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3_VCORGE_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLL3_FRACN_VALUE(pll3->PLL3FRACN));

  /* Disable  PLL3. */
  __HAL_RCC_PLL3_DISABLE();
 8009b44:	4b48      	ldr	r3, [pc, #288]	@ (8009c68 <RCCEx_PLL3_Config+0x12c>)
 8009b46:	681b      	ldr	r3, [r3, #0]
 8009b48:	4a47      	ldr	r2, [pc, #284]	@ (8009c68 <RCCEx_PLL3_Config+0x12c>)
 8009b4a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009b4e:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8009b50:	f7f8 fa42 	bl	8001fd8 <HAL_GetTick>
 8009b54:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is disabled */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009b56:	e008      	b.n	8009b6a <RCCEx_PLL3_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8009b58:	f7f8 fa3e 	bl	8001fd8 <HAL_GetTick>
 8009b5c:	4602      	mov	r2, r0
 8009b5e:	68fb      	ldr	r3, [r7, #12]
 8009b60:	1ad3      	subs	r3, r2, r3
 8009b62:	2b02      	cmp	r3, #2
 8009b64:	d901      	bls.n	8009b6a <RCCEx_PLL3_Config+0x2e>
    {
      return HAL_TIMEOUT;
 8009b66:	2303      	movs	r3, #3
 8009b68:	e07a      	b.n	8009c60 <RCCEx_PLL3_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009b6a:	4b3f      	ldr	r3, [pc, #252]	@ (8009c68 <RCCEx_PLL3_Config+0x12c>)
 8009b6c:	681b      	ldr	r3, [r3, #0]
 8009b6e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009b72:	2b00      	cmp	r3, #0
 8009b74:	d1f0      	bne.n	8009b58 <RCCEx_PLL3_Config+0x1c>
    }
  }

  /* Configure PLL3 multiplication and division factors. */
  __HAL_RCC_PLL3_CONFIG(pll3->PLL3Source,
 8009b76:	4b3c      	ldr	r3, [pc, #240]	@ (8009c68 <RCCEx_PLL3_Config+0x12c>)
 8009b78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009b7a:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8009b7e:	f023 0303 	bic.w	r3, r3, #3
 8009b82:	687a      	ldr	r2, [r7, #4]
 8009b84:	6811      	ldr	r1, [r2, #0]
 8009b86:	687a      	ldr	r2, [r7, #4]
 8009b88:	6852      	ldr	r2, [r2, #4]
 8009b8a:	0212      	lsls	r2, r2, #8
 8009b8c:	430a      	orrs	r2, r1
 8009b8e:	4936      	ldr	r1, [pc, #216]	@ (8009c68 <RCCEx_PLL3_Config+0x12c>)
 8009b90:	4313      	orrs	r3, r2
 8009b92:	630b      	str	r3, [r1, #48]	@ 0x30
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	689b      	ldr	r3, [r3, #8]
 8009b98:	3b01      	subs	r3, #1
 8009b9a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8009b9e:	687b      	ldr	r3, [r7, #4]
 8009ba0:	68db      	ldr	r3, [r3, #12]
 8009ba2:	3b01      	subs	r3, #1
 8009ba4:	025b      	lsls	r3, r3, #9
 8009ba6:	b29b      	uxth	r3, r3
 8009ba8:	431a      	orrs	r2, r3
 8009baa:	687b      	ldr	r3, [r7, #4]
 8009bac:	691b      	ldr	r3, [r3, #16]
 8009bae:	3b01      	subs	r3, #1
 8009bb0:	041b      	lsls	r3, r3, #16
 8009bb2:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8009bb6:	431a      	orrs	r2, r3
 8009bb8:	687b      	ldr	r3, [r7, #4]
 8009bba:	695b      	ldr	r3, [r3, #20]
 8009bbc:	3b01      	subs	r3, #1
 8009bbe:	061b      	lsls	r3, r3, #24
 8009bc0:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8009bc4:	4928      	ldr	r1, [pc, #160]	@ (8009c68 <RCCEx_PLL3_Config+0x12c>)
 8009bc6:	4313      	orrs	r3, r2
 8009bc8:	644b      	str	r3, [r1, #68]	@ 0x44
                        pll3->PLL3P,
                        pll3->PLL3Q,
                        pll3->PLL3R);

  /* Select PLL3 input reference frequency range: VCI */
  __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8009bca:	4b27      	ldr	r3, [pc, #156]	@ (8009c68 <RCCEx_PLL3_Config+0x12c>)
 8009bcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009bce:	f023 020c 	bic.w	r2, r3, #12
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	699b      	ldr	r3, [r3, #24]
 8009bd6:	4924      	ldr	r1, [pc, #144]	@ (8009c68 <RCCEx_PLL3_Config+0x12c>)
 8009bd8:	4313      	orrs	r3, r2
 8009bda:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Select PLL3 output frequency range : VCO */
  __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL);
 8009bdc:	4b22      	ldr	r3, [pc, #136]	@ (8009c68 <RCCEx_PLL3_Config+0x12c>)
 8009bde:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009be0:	f023 0220 	bic.w	r2, r3, #32
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	69db      	ldr	r3, [r3, #28]
 8009be8:	491f      	ldr	r1, [pc, #124]	@ (8009c68 <RCCEx_PLL3_Config+0x12c>)
 8009bea:	4313      	orrs	r3, r2
 8009bec:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Configure the PLL3 Clock output(s) */
  __HAL_RCC_PLL3_CLKOUT_ENABLE(pll3->PLL3ClockOut);
 8009bee:	4b1e      	ldr	r3, [pc, #120]	@ (8009c68 <RCCEx_PLL3_Config+0x12c>)
 8009bf0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009bf6:	491c      	ldr	r1, [pc, #112]	@ (8009c68 <RCCEx_PLL3_Config+0x12c>)
 8009bf8:	4313      	orrs	r3, r2
 8009bfa:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Disable PLL3FRACN . */
  __HAL_RCC_PLL3_FRACN_DISABLE();
 8009bfc:	4b1a      	ldr	r3, [pc, #104]	@ (8009c68 <RCCEx_PLL3_Config+0x12c>)
 8009bfe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009c00:	4a19      	ldr	r2, [pc, #100]	@ (8009c68 <RCCEx_PLL3_Config+0x12c>)
 8009c02:	f023 0310 	bic.w	r3, r3, #16
 8009c06:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL3_FRACN_CONFIG(pll3->PLL3FRACN);
 8009c08:	4b17      	ldr	r3, [pc, #92]	@ (8009c68 <RCCEx_PLL3_Config+0x12c>)
 8009c0a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009c0c:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8009c10:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8009c14:	687a      	ldr	r2, [r7, #4]
 8009c16:	6a12      	ldr	r2, [r2, #32]
 8009c18:	00d2      	lsls	r2, r2, #3
 8009c1a:	4913      	ldr	r1, [pc, #76]	@ (8009c68 <RCCEx_PLL3_Config+0x12c>)
 8009c1c:	4313      	orrs	r3, r2
 8009c1e:	648b      	str	r3, [r1, #72]	@ 0x48

  /* Enable PLL3FRACN . */
  __HAL_RCC_PLL3_FRACN_ENABLE();
 8009c20:	4b11      	ldr	r3, [pc, #68]	@ (8009c68 <RCCEx_PLL3_Config+0x12c>)
 8009c22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009c24:	4a10      	ldr	r2, [pc, #64]	@ (8009c68 <RCCEx_PLL3_Config+0x12c>)
 8009c26:	f043 0310 	orr.w	r3, r3, #16
 8009c2a:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable  PLL3. */
  __HAL_RCC_PLL3_ENABLE();
 8009c2c:	4b0e      	ldr	r3, [pc, #56]	@ (8009c68 <RCCEx_PLL3_Config+0x12c>)
 8009c2e:	681b      	ldr	r3, [r3, #0]
 8009c30:	4a0d      	ldr	r2, [pc, #52]	@ (8009c68 <RCCEx_PLL3_Config+0x12c>)
 8009c32:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009c36:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8009c38:	f7f8 f9ce 	bl	8001fd8 <HAL_GetTick>
 8009c3c:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8009c3e:	e008      	b.n	8009c52 <RCCEx_PLL3_Config+0x116>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8009c40:	f7f8 f9ca 	bl	8001fd8 <HAL_GetTick>
 8009c44:	4602      	mov	r2, r0
 8009c46:	68fb      	ldr	r3, [r7, #12]
 8009c48:	1ad3      	subs	r3, r2, r3
 8009c4a:	2b02      	cmp	r3, #2
 8009c4c:	d901      	bls.n	8009c52 <RCCEx_PLL3_Config+0x116>
    {
      return HAL_TIMEOUT;
 8009c4e:	2303      	movs	r3, #3
 8009c50:	e006      	b.n	8009c60 <RCCEx_PLL3_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8009c52:	4b05      	ldr	r3, [pc, #20]	@ (8009c68 <RCCEx_PLL3_Config+0x12c>)
 8009c54:	681b      	ldr	r3, [r3, #0]
 8009c56:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009c5a:	2b00      	cmp	r3, #0
 8009c5c:	d0f0      	beq.n	8009c40 <RCCEx_PLL3_Config+0x104>
    }
  }
  return HAL_OK;
 8009c5e:	2300      	movs	r3, #0
}
 8009c60:	4618      	mov	r0, r3
 8009c62:	3710      	adds	r7, #16
 8009c64:	46bd      	mov	sp, r7
 8009c66:	bd80      	pop	{r7, pc}
 8009c68:	44020c00 	.word	0x44020c00

08009c6c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8009c6c:	b580      	push	{r7, lr}
 8009c6e:	b082      	sub	sp, #8
 8009c70:	af00      	add	r7, sp, #0
 8009c72:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	2b00      	cmp	r3, #0
 8009c78:	d101      	bne.n	8009c7e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8009c7a:	2301      	movs	r3, #1
 8009c7c:	e049      	b.n	8009d12 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009c7e:	687b      	ldr	r3, [r7, #4]
 8009c80:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009c84:	b2db      	uxtb	r3, r3
 8009c86:	2b00      	cmp	r3, #0
 8009c88:	d106      	bne.n	8009c98 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009c8a:	687b      	ldr	r3, [r7, #4]
 8009c8c:	2200      	movs	r2, #0
 8009c8e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8009c92:	6878      	ldr	r0, [r7, #4]
 8009c94:	f7f7 ff8e 	bl	8001bb4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	2202      	movs	r2, #2
 8009c9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	681a      	ldr	r2, [r3, #0]
 8009ca4:	687b      	ldr	r3, [r7, #4]
 8009ca6:	3304      	adds	r3, #4
 8009ca8:	4619      	mov	r1, r3
 8009caa:	4610      	mov	r0, r2
 8009cac:	f000 faaa 	bl	800a204 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009cb0:	687b      	ldr	r3, [r7, #4]
 8009cb2:	2201      	movs	r2, #1
 8009cb4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009cb8:	687b      	ldr	r3, [r7, #4]
 8009cba:	2201      	movs	r2, #1
 8009cbc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	2201      	movs	r2, #1
 8009cc4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	2201      	movs	r2, #1
 8009ccc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009cd0:	687b      	ldr	r3, [r7, #4]
 8009cd2:	2201      	movs	r2, #1
 8009cd4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8009cd8:	687b      	ldr	r3, [r7, #4]
 8009cda:	2201      	movs	r2, #1
 8009cdc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	2201      	movs	r2, #1
 8009ce4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009ce8:	687b      	ldr	r3, [r7, #4]
 8009cea:	2201      	movs	r2, #1
 8009cec:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	2201      	movs	r2, #1
 8009cf4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	2201      	movs	r2, #1
 8009cfc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8009d00:	687b      	ldr	r3, [r7, #4]
 8009d02:	2201      	movs	r2, #1
 8009d04:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009d08:	687b      	ldr	r3, [r7, #4]
 8009d0a:	2201      	movs	r2, #1
 8009d0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8009d10:	2300      	movs	r3, #0
}
 8009d12:	4618      	mov	r0, r3
 8009d14:	3708      	adds	r7, #8
 8009d16:	46bd      	mov	sp, r7
 8009d18:	bd80      	pop	{r7, pc}
	...

08009d1c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009d1c:	b580      	push	{r7, lr}
 8009d1e:	b084      	sub	sp, #16
 8009d20:	af00      	add	r7, sp, #0
 8009d22:	6078      	str	r0, [r7, #4]
 8009d24:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8009d26:	683b      	ldr	r3, [r7, #0]
 8009d28:	2b00      	cmp	r3, #0
 8009d2a:	d109      	bne.n	8009d40 <HAL_TIM_PWM_Start+0x24>
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8009d32:	b2db      	uxtb	r3, r3
 8009d34:	2b01      	cmp	r3, #1
 8009d36:	bf14      	ite	ne
 8009d38:	2301      	movne	r3, #1
 8009d3a:	2300      	moveq	r3, #0
 8009d3c:	b2db      	uxtb	r3, r3
 8009d3e:	e03c      	b.n	8009dba <HAL_TIM_PWM_Start+0x9e>
 8009d40:	683b      	ldr	r3, [r7, #0]
 8009d42:	2b04      	cmp	r3, #4
 8009d44:	d109      	bne.n	8009d5a <HAL_TIM_PWM_Start+0x3e>
 8009d46:	687b      	ldr	r3, [r7, #4]
 8009d48:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8009d4c:	b2db      	uxtb	r3, r3
 8009d4e:	2b01      	cmp	r3, #1
 8009d50:	bf14      	ite	ne
 8009d52:	2301      	movne	r3, #1
 8009d54:	2300      	moveq	r3, #0
 8009d56:	b2db      	uxtb	r3, r3
 8009d58:	e02f      	b.n	8009dba <HAL_TIM_PWM_Start+0x9e>
 8009d5a:	683b      	ldr	r3, [r7, #0]
 8009d5c:	2b08      	cmp	r3, #8
 8009d5e:	d109      	bne.n	8009d74 <HAL_TIM_PWM_Start+0x58>
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009d66:	b2db      	uxtb	r3, r3
 8009d68:	2b01      	cmp	r3, #1
 8009d6a:	bf14      	ite	ne
 8009d6c:	2301      	movne	r3, #1
 8009d6e:	2300      	moveq	r3, #0
 8009d70:	b2db      	uxtb	r3, r3
 8009d72:	e022      	b.n	8009dba <HAL_TIM_PWM_Start+0x9e>
 8009d74:	683b      	ldr	r3, [r7, #0]
 8009d76:	2b0c      	cmp	r3, #12
 8009d78:	d109      	bne.n	8009d8e <HAL_TIM_PWM_Start+0x72>
 8009d7a:	687b      	ldr	r3, [r7, #4]
 8009d7c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009d80:	b2db      	uxtb	r3, r3
 8009d82:	2b01      	cmp	r3, #1
 8009d84:	bf14      	ite	ne
 8009d86:	2301      	movne	r3, #1
 8009d88:	2300      	moveq	r3, #0
 8009d8a:	b2db      	uxtb	r3, r3
 8009d8c:	e015      	b.n	8009dba <HAL_TIM_PWM_Start+0x9e>
 8009d8e:	683b      	ldr	r3, [r7, #0]
 8009d90:	2b10      	cmp	r3, #16
 8009d92:	d109      	bne.n	8009da8 <HAL_TIM_PWM_Start+0x8c>
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8009d9a:	b2db      	uxtb	r3, r3
 8009d9c:	2b01      	cmp	r3, #1
 8009d9e:	bf14      	ite	ne
 8009da0:	2301      	movne	r3, #1
 8009da2:	2300      	moveq	r3, #0
 8009da4:	b2db      	uxtb	r3, r3
 8009da6:	e008      	b.n	8009dba <HAL_TIM_PWM_Start+0x9e>
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8009dae:	b2db      	uxtb	r3, r3
 8009db0:	2b01      	cmp	r3, #1
 8009db2:	bf14      	ite	ne
 8009db4:	2301      	movne	r3, #1
 8009db6:	2300      	moveq	r3, #0
 8009db8:	b2db      	uxtb	r3, r3
 8009dba:	2b00      	cmp	r3, #0
 8009dbc:	d001      	beq.n	8009dc2 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8009dbe:	2301      	movs	r3, #1
 8009dc0:	e0e2      	b.n	8009f88 <HAL_TIM_PWM_Start+0x26c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009dc2:	683b      	ldr	r3, [r7, #0]
 8009dc4:	2b00      	cmp	r3, #0
 8009dc6:	d104      	bne.n	8009dd2 <HAL_TIM_PWM_Start+0xb6>
 8009dc8:	687b      	ldr	r3, [r7, #4]
 8009dca:	2202      	movs	r2, #2
 8009dcc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009dd0:	e023      	b.n	8009e1a <HAL_TIM_PWM_Start+0xfe>
 8009dd2:	683b      	ldr	r3, [r7, #0]
 8009dd4:	2b04      	cmp	r3, #4
 8009dd6:	d104      	bne.n	8009de2 <HAL_TIM_PWM_Start+0xc6>
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	2202      	movs	r2, #2
 8009ddc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009de0:	e01b      	b.n	8009e1a <HAL_TIM_PWM_Start+0xfe>
 8009de2:	683b      	ldr	r3, [r7, #0]
 8009de4:	2b08      	cmp	r3, #8
 8009de6:	d104      	bne.n	8009df2 <HAL_TIM_PWM_Start+0xd6>
 8009de8:	687b      	ldr	r3, [r7, #4]
 8009dea:	2202      	movs	r2, #2
 8009dec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009df0:	e013      	b.n	8009e1a <HAL_TIM_PWM_Start+0xfe>
 8009df2:	683b      	ldr	r3, [r7, #0]
 8009df4:	2b0c      	cmp	r3, #12
 8009df6:	d104      	bne.n	8009e02 <HAL_TIM_PWM_Start+0xe6>
 8009df8:	687b      	ldr	r3, [r7, #4]
 8009dfa:	2202      	movs	r2, #2
 8009dfc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8009e00:	e00b      	b.n	8009e1a <HAL_TIM_PWM_Start+0xfe>
 8009e02:	683b      	ldr	r3, [r7, #0]
 8009e04:	2b10      	cmp	r3, #16
 8009e06:	d104      	bne.n	8009e12 <HAL_TIM_PWM_Start+0xf6>
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	2202      	movs	r2, #2
 8009e0c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009e10:	e003      	b.n	8009e1a <HAL_TIM_PWM_Start+0xfe>
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	2202      	movs	r2, #2
 8009e16:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8009e1a:	687b      	ldr	r3, [r7, #4]
 8009e1c:	681b      	ldr	r3, [r3, #0]
 8009e1e:	2201      	movs	r2, #1
 8009e20:	6839      	ldr	r1, [r7, #0]
 8009e22:	4618      	mov	r0, r3
 8009e24:	f000 feee 	bl	800ac04 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8009e28:	687b      	ldr	r3, [r7, #4]
 8009e2a:	681b      	ldr	r3, [r3, #0]
 8009e2c:	4a58      	ldr	r2, [pc, #352]	@ (8009f90 <HAL_TIM_PWM_Start+0x274>)
 8009e2e:	4293      	cmp	r3, r2
 8009e30:	d02c      	beq.n	8009e8c <HAL_TIM_PWM_Start+0x170>
 8009e32:	687b      	ldr	r3, [r7, #4]
 8009e34:	681b      	ldr	r3, [r3, #0]
 8009e36:	4a57      	ldr	r2, [pc, #348]	@ (8009f94 <HAL_TIM_PWM_Start+0x278>)
 8009e38:	4293      	cmp	r3, r2
 8009e3a:	d027      	beq.n	8009e8c <HAL_TIM_PWM_Start+0x170>
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	681b      	ldr	r3, [r3, #0]
 8009e40:	4a55      	ldr	r2, [pc, #340]	@ (8009f98 <HAL_TIM_PWM_Start+0x27c>)
 8009e42:	4293      	cmp	r3, r2
 8009e44:	d022      	beq.n	8009e8c <HAL_TIM_PWM_Start+0x170>
 8009e46:	687b      	ldr	r3, [r7, #4]
 8009e48:	681b      	ldr	r3, [r3, #0]
 8009e4a:	4a54      	ldr	r2, [pc, #336]	@ (8009f9c <HAL_TIM_PWM_Start+0x280>)
 8009e4c:	4293      	cmp	r3, r2
 8009e4e:	d01d      	beq.n	8009e8c <HAL_TIM_PWM_Start+0x170>
 8009e50:	687b      	ldr	r3, [r7, #4]
 8009e52:	681b      	ldr	r3, [r3, #0]
 8009e54:	4a52      	ldr	r2, [pc, #328]	@ (8009fa0 <HAL_TIM_PWM_Start+0x284>)
 8009e56:	4293      	cmp	r3, r2
 8009e58:	d018      	beq.n	8009e8c <HAL_TIM_PWM_Start+0x170>
 8009e5a:	687b      	ldr	r3, [r7, #4]
 8009e5c:	681b      	ldr	r3, [r3, #0]
 8009e5e:	4a51      	ldr	r2, [pc, #324]	@ (8009fa4 <HAL_TIM_PWM_Start+0x288>)
 8009e60:	4293      	cmp	r3, r2
 8009e62:	d013      	beq.n	8009e8c <HAL_TIM_PWM_Start+0x170>
 8009e64:	687b      	ldr	r3, [r7, #4]
 8009e66:	681b      	ldr	r3, [r3, #0]
 8009e68:	4a4f      	ldr	r2, [pc, #316]	@ (8009fa8 <HAL_TIM_PWM_Start+0x28c>)
 8009e6a:	4293      	cmp	r3, r2
 8009e6c:	d00e      	beq.n	8009e8c <HAL_TIM_PWM_Start+0x170>
 8009e6e:	687b      	ldr	r3, [r7, #4]
 8009e70:	681b      	ldr	r3, [r3, #0]
 8009e72:	4a4e      	ldr	r2, [pc, #312]	@ (8009fac <HAL_TIM_PWM_Start+0x290>)
 8009e74:	4293      	cmp	r3, r2
 8009e76:	d009      	beq.n	8009e8c <HAL_TIM_PWM_Start+0x170>
 8009e78:	687b      	ldr	r3, [r7, #4]
 8009e7a:	681b      	ldr	r3, [r3, #0]
 8009e7c:	4a4c      	ldr	r2, [pc, #304]	@ (8009fb0 <HAL_TIM_PWM_Start+0x294>)
 8009e7e:	4293      	cmp	r3, r2
 8009e80:	d004      	beq.n	8009e8c <HAL_TIM_PWM_Start+0x170>
 8009e82:	687b      	ldr	r3, [r7, #4]
 8009e84:	681b      	ldr	r3, [r3, #0]
 8009e86:	4a4b      	ldr	r2, [pc, #300]	@ (8009fb4 <HAL_TIM_PWM_Start+0x298>)
 8009e88:	4293      	cmp	r3, r2
 8009e8a:	d101      	bne.n	8009e90 <HAL_TIM_PWM_Start+0x174>
 8009e8c:	2301      	movs	r3, #1
 8009e8e:	e000      	b.n	8009e92 <HAL_TIM_PWM_Start+0x176>
 8009e90:	2300      	movs	r3, #0
 8009e92:	2b00      	cmp	r3, #0
 8009e94:	d007      	beq.n	8009ea6 <HAL_TIM_PWM_Start+0x18a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8009e96:	687b      	ldr	r3, [r7, #4]
 8009e98:	681b      	ldr	r3, [r3, #0]
 8009e9a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009e9c:	687b      	ldr	r3, [r7, #4]
 8009e9e:	681b      	ldr	r3, [r3, #0]
 8009ea0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8009ea4:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009ea6:	687b      	ldr	r3, [r7, #4]
 8009ea8:	681b      	ldr	r3, [r3, #0]
 8009eaa:	4a39      	ldr	r2, [pc, #228]	@ (8009f90 <HAL_TIM_PWM_Start+0x274>)
 8009eac:	4293      	cmp	r3, r2
 8009eae:	d04a      	beq.n	8009f46 <HAL_TIM_PWM_Start+0x22a>
 8009eb0:	687b      	ldr	r3, [r7, #4]
 8009eb2:	681b      	ldr	r3, [r3, #0]
 8009eb4:	4a37      	ldr	r2, [pc, #220]	@ (8009f94 <HAL_TIM_PWM_Start+0x278>)
 8009eb6:	4293      	cmp	r3, r2
 8009eb8:	d045      	beq.n	8009f46 <HAL_TIM_PWM_Start+0x22a>
 8009eba:	687b      	ldr	r3, [r7, #4]
 8009ebc:	681b      	ldr	r3, [r3, #0]
 8009ebe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009ec2:	d040      	beq.n	8009f46 <HAL_TIM_PWM_Start+0x22a>
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	681b      	ldr	r3, [r3, #0]
 8009ec8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009ecc:	d03b      	beq.n	8009f46 <HAL_TIM_PWM_Start+0x22a>
 8009ece:	687b      	ldr	r3, [r7, #4]
 8009ed0:	681b      	ldr	r3, [r3, #0]
 8009ed2:	4a39      	ldr	r2, [pc, #228]	@ (8009fb8 <HAL_TIM_PWM_Start+0x29c>)
 8009ed4:	4293      	cmp	r3, r2
 8009ed6:	d036      	beq.n	8009f46 <HAL_TIM_PWM_Start+0x22a>
 8009ed8:	687b      	ldr	r3, [r7, #4]
 8009eda:	681b      	ldr	r3, [r3, #0]
 8009edc:	4a37      	ldr	r2, [pc, #220]	@ (8009fbc <HAL_TIM_PWM_Start+0x2a0>)
 8009ede:	4293      	cmp	r3, r2
 8009ee0:	d031      	beq.n	8009f46 <HAL_TIM_PWM_Start+0x22a>
 8009ee2:	687b      	ldr	r3, [r7, #4]
 8009ee4:	681b      	ldr	r3, [r3, #0]
 8009ee6:	4a36      	ldr	r2, [pc, #216]	@ (8009fc0 <HAL_TIM_PWM_Start+0x2a4>)
 8009ee8:	4293      	cmp	r3, r2
 8009eea:	d02c      	beq.n	8009f46 <HAL_TIM_PWM_Start+0x22a>
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	681b      	ldr	r3, [r3, #0]
 8009ef0:	4a34      	ldr	r2, [pc, #208]	@ (8009fc4 <HAL_TIM_PWM_Start+0x2a8>)
 8009ef2:	4293      	cmp	r3, r2
 8009ef4:	d027      	beq.n	8009f46 <HAL_TIM_PWM_Start+0x22a>
 8009ef6:	687b      	ldr	r3, [r7, #4]
 8009ef8:	681b      	ldr	r3, [r3, #0]
 8009efa:	4a33      	ldr	r2, [pc, #204]	@ (8009fc8 <HAL_TIM_PWM_Start+0x2ac>)
 8009efc:	4293      	cmp	r3, r2
 8009efe:	d022      	beq.n	8009f46 <HAL_TIM_PWM_Start+0x22a>
 8009f00:	687b      	ldr	r3, [r7, #4]
 8009f02:	681b      	ldr	r3, [r3, #0]
 8009f04:	4a31      	ldr	r2, [pc, #196]	@ (8009fcc <HAL_TIM_PWM_Start+0x2b0>)
 8009f06:	4293      	cmp	r3, r2
 8009f08:	d01d      	beq.n	8009f46 <HAL_TIM_PWM_Start+0x22a>
 8009f0a:	687b      	ldr	r3, [r7, #4]
 8009f0c:	681b      	ldr	r3, [r3, #0]
 8009f0e:	4a22      	ldr	r2, [pc, #136]	@ (8009f98 <HAL_TIM_PWM_Start+0x27c>)
 8009f10:	4293      	cmp	r3, r2
 8009f12:	d018      	beq.n	8009f46 <HAL_TIM_PWM_Start+0x22a>
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	681b      	ldr	r3, [r3, #0]
 8009f18:	4a20      	ldr	r2, [pc, #128]	@ (8009f9c <HAL_TIM_PWM_Start+0x280>)
 8009f1a:	4293      	cmp	r3, r2
 8009f1c:	d013      	beq.n	8009f46 <HAL_TIM_PWM_Start+0x22a>
 8009f1e:	687b      	ldr	r3, [r7, #4]
 8009f20:	681b      	ldr	r3, [r3, #0]
 8009f22:	4a2b      	ldr	r2, [pc, #172]	@ (8009fd0 <HAL_TIM_PWM_Start+0x2b4>)
 8009f24:	4293      	cmp	r3, r2
 8009f26:	d00e      	beq.n	8009f46 <HAL_TIM_PWM_Start+0x22a>
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	681b      	ldr	r3, [r3, #0]
 8009f2c:	4a29      	ldr	r2, [pc, #164]	@ (8009fd4 <HAL_TIM_PWM_Start+0x2b8>)
 8009f2e:	4293      	cmp	r3, r2
 8009f30:	d009      	beq.n	8009f46 <HAL_TIM_PWM_Start+0x22a>
 8009f32:	687b      	ldr	r3, [r7, #4]
 8009f34:	681b      	ldr	r3, [r3, #0]
 8009f36:	4a1a      	ldr	r2, [pc, #104]	@ (8009fa0 <HAL_TIM_PWM_Start+0x284>)
 8009f38:	4293      	cmp	r3, r2
 8009f3a:	d004      	beq.n	8009f46 <HAL_TIM_PWM_Start+0x22a>
 8009f3c:	687b      	ldr	r3, [r7, #4]
 8009f3e:	681b      	ldr	r3, [r3, #0]
 8009f40:	4a18      	ldr	r2, [pc, #96]	@ (8009fa4 <HAL_TIM_PWM_Start+0x288>)
 8009f42:	4293      	cmp	r3, r2
 8009f44:	d115      	bne.n	8009f72 <HAL_TIM_PWM_Start+0x256>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	681b      	ldr	r3, [r3, #0]
 8009f4a:	689a      	ldr	r2, [r3, #8]
 8009f4c:	4b22      	ldr	r3, [pc, #136]	@ (8009fd8 <HAL_TIM_PWM_Start+0x2bc>)
 8009f4e:	4013      	ands	r3, r2
 8009f50:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009f52:	68fb      	ldr	r3, [r7, #12]
 8009f54:	2b06      	cmp	r3, #6
 8009f56:	d015      	beq.n	8009f84 <HAL_TIM_PWM_Start+0x268>
 8009f58:	68fb      	ldr	r3, [r7, #12]
 8009f5a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009f5e:	d011      	beq.n	8009f84 <HAL_TIM_PWM_Start+0x268>
    {
      __HAL_TIM_ENABLE(htim);
 8009f60:	687b      	ldr	r3, [r7, #4]
 8009f62:	681b      	ldr	r3, [r3, #0]
 8009f64:	681a      	ldr	r2, [r3, #0]
 8009f66:	687b      	ldr	r3, [r7, #4]
 8009f68:	681b      	ldr	r3, [r3, #0]
 8009f6a:	f042 0201 	orr.w	r2, r2, #1
 8009f6e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009f70:	e008      	b.n	8009f84 <HAL_TIM_PWM_Start+0x268>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009f72:	687b      	ldr	r3, [r7, #4]
 8009f74:	681b      	ldr	r3, [r3, #0]
 8009f76:	681a      	ldr	r2, [r3, #0]
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	681b      	ldr	r3, [r3, #0]
 8009f7c:	f042 0201 	orr.w	r2, r2, #1
 8009f80:	601a      	str	r2, [r3, #0]
 8009f82:	e000      	b.n	8009f86 <HAL_TIM_PWM_Start+0x26a>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009f84:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8009f86:	2300      	movs	r3, #0
}
 8009f88:	4618      	mov	r0, r3
 8009f8a:	3710      	adds	r7, #16
 8009f8c:	46bd      	mov	sp, r7
 8009f8e:	bd80      	pop	{r7, pc}
 8009f90:	40012c00 	.word	0x40012c00
 8009f94:	50012c00 	.word	0x50012c00
 8009f98:	40013400 	.word	0x40013400
 8009f9c:	50013400 	.word	0x50013400
 8009fa0:	40014000 	.word	0x40014000
 8009fa4:	50014000 	.word	0x50014000
 8009fa8:	40014400 	.word	0x40014400
 8009fac:	50014400 	.word	0x50014400
 8009fb0:	40014800 	.word	0x40014800
 8009fb4:	50014800 	.word	0x50014800
 8009fb8:	40000400 	.word	0x40000400
 8009fbc:	50000400 	.word	0x50000400
 8009fc0:	40000800 	.word	0x40000800
 8009fc4:	50000800 	.word	0x50000800
 8009fc8:	40000c00 	.word	0x40000c00
 8009fcc:	50000c00 	.word	0x50000c00
 8009fd0:	40001800 	.word	0x40001800
 8009fd4:	50001800 	.word	0x50001800
 8009fd8:	00010007 	.word	0x00010007

08009fdc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8009fdc:	b580      	push	{r7, lr}
 8009fde:	b086      	sub	sp, #24
 8009fe0:	af00      	add	r7, sp, #0
 8009fe2:	60f8      	str	r0, [r7, #12]
 8009fe4:	60b9      	str	r1, [r7, #8]
 8009fe6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009fe8:	2300      	movs	r3, #0
 8009fea:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8009fec:	68fb      	ldr	r3, [r7, #12]
 8009fee:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009ff2:	2b01      	cmp	r3, #1
 8009ff4:	d101      	bne.n	8009ffa <HAL_TIM_PWM_ConfigChannel+0x1e>
 8009ff6:	2302      	movs	r3, #2
 8009ff8:	e0ff      	b.n	800a1fa <HAL_TIM_PWM_ConfigChannel+0x21e>
 8009ffa:	68fb      	ldr	r3, [r7, #12]
 8009ffc:	2201      	movs	r2, #1
 8009ffe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800a002:	687b      	ldr	r3, [r7, #4]
 800a004:	2b14      	cmp	r3, #20
 800a006:	f200 80f0 	bhi.w	800a1ea <HAL_TIM_PWM_ConfigChannel+0x20e>
 800a00a:	a201      	add	r2, pc, #4	@ (adr r2, 800a010 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800a00c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a010:	0800a065 	.word	0x0800a065
 800a014:	0800a1eb 	.word	0x0800a1eb
 800a018:	0800a1eb 	.word	0x0800a1eb
 800a01c:	0800a1eb 	.word	0x0800a1eb
 800a020:	0800a0a5 	.word	0x0800a0a5
 800a024:	0800a1eb 	.word	0x0800a1eb
 800a028:	0800a1eb 	.word	0x0800a1eb
 800a02c:	0800a1eb 	.word	0x0800a1eb
 800a030:	0800a0e7 	.word	0x0800a0e7
 800a034:	0800a1eb 	.word	0x0800a1eb
 800a038:	0800a1eb 	.word	0x0800a1eb
 800a03c:	0800a1eb 	.word	0x0800a1eb
 800a040:	0800a127 	.word	0x0800a127
 800a044:	0800a1eb 	.word	0x0800a1eb
 800a048:	0800a1eb 	.word	0x0800a1eb
 800a04c:	0800a1eb 	.word	0x0800a1eb
 800a050:	0800a169 	.word	0x0800a169
 800a054:	0800a1eb 	.word	0x0800a1eb
 800a058:	0800a1eb 	.word	0x0800a1eb
 800a05c:	0800a1eb 	.word	0x0800a1eb
 800a060:	0800a1a9 	.word	0x0800a1a9
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800a064:	68fb      	ldr	r3, [r7, #12]
 800a066:	681b      	ldr	r3, [r3, #0]
 800a068:	68b9      	ldr	r1, [r7, #8]
 800a06a:	4618      	mov	r0, r3
 800a06c:	f000 f9f4 	bl	800a458 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800a070:	68fb      	ldr	r3, [r7, #12]
 800a072:	681b      	ldr	r3, [r3, #0]
 800a074:	699a      	ldr	r2, [r3, #24]
 800a076:	68fb      	ldr	r3, [r7, #12]
 800a078:	681b      	ldr	r3, [r3, #0]
 800a07a:	f042 0208 	orr.w	r2, r2, #8
 800a07e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800a080:	68fb      	ldr	r3, [r7, #12]
 800a082:	681b      	ldr	r3, [r3, #0]
 800a084:	699a      	ldr	r2, [r3, #24]
 800a086:	68fb      	ldr	r3, [r7, #12]
 800a088:	681b      	ldr	r3, [r3, #0]
 800a08a:	f022 0204 	bic.w	r2, r2, #4
 800a08e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800a090:	68fb      	ldr	r3, [r7, #12]
 800a092:	681b      	ldr	r3, [r3, #0]
 800a094:	6999      	ldr	r1, [r3, #24]
 800a096:	68bb      	ldr	r3, [r7, #8]
 800a098:	691a      	ldr	r2, [r3, #16]
 800a09a:	68fb      	ldr	r3, [r7, #12]
 800a09c:	681b      	ldr	r3, [r3, #0]
 800a09e:	430a      	orrs	r2, r1
 800a0a0:	619a      	str	r2, [r3, #24]
      break;
 800a0a2:	e0a5      	b.n	800a1f0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800a0a4:	68fb      	ldr	r3, [r7, #12]
 800a0a6:	681b      	ldr	r3, [r3, #0]
 800a0a8:	68b9      	ldr	r1, [r7, #8]
 800a0aa:	4618      	mov	r0, r3
 800a0ac:	f000 fa96 	bl	800a5dc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800a0b0:	68fb      	ldr	r3, [r7, #12]
 800a0b2:	681b      	ldr	r3, [r3, #0]
 800a0b4:	699a      	ldr	r2, [r3, #24]
 800a0b6:	68fb      	ldr	r3, [r7, #12]
 800a0b8:	681b      	ldr	r3, [r3, #0]
 800a0ba:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a0be:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800a0c0:	68fb      	ldr	r3, [r7, #12]
 800a0c2:	681b      	ldr	r3, [r3, #0]
 800a0c4:	699a      	ldr	r2, [r3, #24]
 800a0c6:	68fb      	ldr	r3, [r7, #12]
 800a0c8:	681b      	ldr	r3, [r3, #0]
 800a0ca:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a0ce:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800a0d0:	68fb      	ldr	r3, [r7, #12]
 800a0d2:	681b      	ldr	r3, [r3, #0]
 800a0d4:	6999      	ldr	r1, [r3, #24]
 800a0d6:	68bb      	ldr	r3, [r7, #8]
 800a0d8:	691b      	ldr	r3, [r3, #16]
 800a0da:	021a      	lsls	r2, r3, #8
 800a0dc:	68fb      	ldr	r3, [r7, #12]
 800a0de:	681b      	ldr	r3, [r3, #0]
 800a0e0:	430a      	orrs	r2, r1
 800a0e2:	619a      	str	r2, [r3, #24]
      break;
 800a0e4:	e084      	b.n	800a1f0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800a0e6:	68fb      	ldr	r3, [r7, #12]
 800a0e8:	681b      	ldr	r3, [r3, #0]
 800a0ea:	68b9      	ldr	r1, [r7, #8]
 800a0ec:	4618      	mov	r0, r3
 800a0ee:	f000 fb25 	bl	800a73c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800a0f2:	68fb      	ldr	r3, [r7, #12]
 800a0f4:	681b      	ldr	r3, [r3, #0]
 800a0f6:	69da      	ldr	r2, [r3, #28]
 800a0f8:	68fb      	ldr	r3, [r7, #12]
 800a0fa:	681b      	ldr	r3, [r3, #0]
 800a0fc:	f042 0208 	orr.w	r2, r2, #8
 800a100:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800a102:	68fb      	ldr	r3, [r7, #12]
 800a104:	681b      	ldr	r3, [r3, #0]
 800a106:	69da      	ldr	r2, [r3, #28]
 800a108:	68fb      	ldr	r3, [r7, #12]
 800a10a:	681b      	ldr	r3, [r3, #0]
 800a10c:	f022 0204 	bic.w	r2, r2, #4
 800a110:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800a112:	68fb      	ldr	r3, [r7, #12]
 800a114:	681b      	ldr	r3, [r3, #0]
 800a116:	69d9      	ldr	r1, [r3, #28]
 800a118:	68bb      	ldr	r3, [r7, #8]
 800a11a:	691a      	ldr	r2, [r3, #16]
 800a11c:	68fb      	ldr	r3, [r7, #12]
 800a11e:	681b      	ldr	r3, [r3, #0]
 800a120:	430a      	orrs	r2, r1
 800a122:	61da      	str	r2, [r3, #28]
      break;
 800a124:	e064      	b.n	800a1f0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800a126:	68fb      	ldr	r3, [r7, #12]
 800a128:	681b      	ldr	r3, [r3, #0]
 800a12a:	68b9      	ldr	r1, [r7, #8]
 800a12c:	4618      	mov	r0, r3
 800a12e:	f000 fbb3 	bl	800a898 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800a132:	68fb      	ldr	r3, [r7, #12]
 800a134:	681b      	ldr	r3, [r3, #0]
 800a136:	69da      	ldr	r2, [r3, #28]
 800a138:	68fb      	ldr	r3, [r7, #12]
 800a13a:	681b      	ldr	r3, [r3, #0]
 800a13c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a140:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800a142:	68fb      	ldr	r3, [r7, #12]
 800a144:	681b      	ldr	r3, [r3, #0]
 800a146:	69da      	ldr	r2, [r3, #28]
 800a148:	68fb      	ldr	r3, [r7, #12]
 800a14a:	681b      	ldr	r3, [r3, #0]
 800a14c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a150:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800a152:	68fb      	ldr	r3, [r7, #12]
 800a154:	681b      	ldr	r3, [r3, #0]
 800a156:	69d9      	ldr	r1, [r3, #28]
 800a158:	68bb      	ldr	r3, [r7, #8]
 800a15a:	691b      	ldr	r3, [r3, #16]
 800a15c:	021a      	lsls	r2, r3, #8
 800a15e:	68fb      	ldr	r3, [r7, #12]
 800a160:	681b      	ldr	r3, [r3, #0]
 800a162:	430a      	orrs	r2, r1
 800a164:	61da      	str	r2, [r3, #28]
      break;
 800a166:	e043      	b.n	800a1f0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800a168:	68fb      	ldr	r3, [r7, #12]
 800a16a:	681b      	ldr	r3, [r3, #0]
 800a16c:	68b9      	ldr	r1, [r7, #8]
 800a16e:	4618      	mov	r0, r3
 800a170:	f000 fc42 	bl	800a9f8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800a174:	68fb      	ldr	r3, [r7, #12]
 800a176:	681b      	ldr	r3, [r3, #0]
 800a178:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a17a:	68fb      	ldr	r3, [r7, #12]
 800a17c:	681b      	ldr	r3, [r3, #0]
 800a17e:	f042 0208 	orr.w	r2, r2, #8
 800a182:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800a184:	68fb      	ldr	r3, [r7, #12]
 800a186:	681b      	ldr	r3, [r3, #0]
 800a188:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a18a:	68fb      	ldr	r3, [r7, #12]
 800a18c:	681b      	ldr	r3, [r3, #0]
 800a18e:	f022 0204 	bic.w	r2, r2, #4
 800a192:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800a194:	68fb      	ldr	r3, [r7, #12]
 800a196:	681b      	ldr	r3, [r3, #0]
 800a198:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800a19a:	68bb      	ldr	r3, [r7, #8]
 800a19c:	691a      	ldr	r2, [r3, #16]
 800a19e:	68fb      	ldr	r3, [r7, #12]
 800a1a0:	681b      	ldr	r3, [r3, #0]
 800a1a2:	430a      	orrs	r2, r1
 800a1a4:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800a1a6:	e023      	b.n	800a1f0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800a1a8:	68fb      	ldr	r3, [r7, #12]
 800a1aa:	681b      	ldr	r3, [r3, #0]
 800a1ac:	68b9      	ldr	r1, [r7, #8]
 800a1ae:	4618      	mov	r0, r3
 800a1b0:	f000 fca4 	bl	800aafc <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800a1b4:	68fb      	ldr	r3, [r7, #12]
 800a1b6:	681b      	ldr	r3, [r3, #0]
 800a1b8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a1ba:	68fb      	ldr	r3, [r7, #12]
 800a1bc:	681b      	ldr	r3, [r3, #0]
 800a1be:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a1c2:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800a1c4:	68fb      	ldr	r3, [r7, #12]
 800a1c6:	681b      	ldr	r3, [r3, #0]
 800a1c8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a1ca:	68fb      	ldr	r3, [r7, #12]
 800a1cc:	681b      	ldr	r3, [r3, #0]
 800a1ce:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a1d2:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800a1d4:	68fb      	ldr	r3, [r7, #12]
 800a1d6:	681b      	ldr	r3, [r3, #0]
 800a1d8:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800a1da:	68bb      	ldr	r3, [r7, #8]
 800a1dc:	691b      	ldr	r3, [r3, #16]
 800a1de:	021a      	lsls	r2, r3, #8
 800a1e0:	68fb      	ldr	r3, [r7, #12]
 800a1e2:	681b      	ldr	r3, [r3, #0]
 800a1e4:	430a      	orrs	r2, r1
 800a1e6:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800a1e8:	e002      	b.n	800a1f0 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800a1ea:	2301      	movs	r3, #1
 800a1ec:	75fb      	strb	r3, [r7, #23]
      break;
 800a1ee:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800a1f0:	68fb      	ldr	r3, [r7, #12]
 800a1f2:	2200      	movs	r2, #0
 800a1f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800a1f8:	7dfb      	ldrb	r3, [r7, #23]
}
 800a1fa:	4618      	mov	r0, r3
 800a1fc:	3718      	adds	r7, #24
 800a1fe:	46bd      	mov	sp, r7
 800a200:	bd80      	pop	{r7, pc}
 800a202:	bf00      	nop

0800a204 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800a204:	b480      	push	{r7}
 800a206:	b085      	sub	sp, #20
 800a208:	af00      	add	r7, sp, #0
 800a20a:	6078      	str	r0, [r7, #4]
 800a20c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800a20e:	687b      	ldr	r3, [r7, #4]
 800a210:	681b      	ldr	r3, [r3, #0]
 800a212:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a214:	687b      	ldr	r3, [r7, #4]
 800a216:	4a7a      	ldr	r2, [pc, #488]	@ (800a400 <TIM_Base_SetConfig+0x1fc>)
 800a218:	4293      	cmp	r3, r2
 800a21a:	d02b      	beq.n	800a274 <TIM_Base_SetConfig+0x70>
 800a21c:	687b      	ldr	r3, [r7, #4]
 800a21e:	4a79      	ldr	r2, [pc, #484]	@ (800a404 <TIM_Base_SetConfig+0x200>)
 800a220:	4293      	cmp	r3, r2
 800a222:	d027      	beq.n	800a274 <TIM_Base_SetConfig+0x70>
 800a224:	687b      	ldr	r3, [r7, #4]
 800a226:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a22a:	d023      	beq.n	800a274 <TIM_Base_SetConfig+0x70>
 800a22c:	687b      	ldr	r3, [r7, #4]
 800a22e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a232:	d01f      	beq.n	800a274 <TIM_Base_SetConfig+0x70>
 800a234:	687b      	ldr	r3, [r7, #4]
 800a236:	4a74      	ldr	r2, [pc, #464]	@ (800a408 <TIM_Base_SetConfig+0x204>)
 800a238:	4293      	cmp	r3, r2
 800a23a:	d01b      	beq.n	800a274 <TIM_Base_SetConfig+0x70>
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	4a73      	ldr	r2, [pc, #460]	@ (800a40c <TIM_Base_SetConfig+0x208>)
 800a240:	4293      	cmp	r3, r2
 800a242:	d017      	beq.n	800a274 <TIM_Base_SetConfig+0x70>
 800a244:	687b      	ldr	r3, [r7, #4]
 800a246:	4a72      	ldr	r2, [pc, #456]	@ (800a410 <TIM_Base_SetConfig+0x20c>)
 800a248:	4293      	cmp	r3, r2
 800a24a:	d013      	beq.n	800a274 <TIM_Base_SetConfig+0x70>
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	4a71      	ldr	r2, [pc, #452]	@ (800a414 <TIM_Base_SetConfig+0x210>)
 800a250:	4293      	cmp	r3, r2
 800a252:	d00f      	beq.n	800a274 <TIM_Base_SetConfig+0x70>
 800a254:	687b      	ldr	r3, [r7, #4]
 800a256:	4a70      	ldr	r2, [pc, #448]	@ (800a418 <TIM_Base_SetConfig+0x214>)
 800a258:	4293      	cmp	r3, r2
 800a25a:	d00b      	beq.n	800a274 <TIM_Base_SetConfig+0x70>
 800a25c:	687b      	ldr	r3, [r7, #4]
 800a25e:	4a6f      	ldr	r2, [pc, #444]	@ (800a41c <TIM_Base_SetConfig+0x218>)
 800a260:	4293      	cmp	r3, r2
 800a262:	d007      	beq.n	800a274 <TIM_Base_SetConfig+0x70>
 800a264:	687b      	ldr	r3, [r7, #4]
 800a266:	4a6e      	ldr	r2, [pc, #440]	@ (800a420 <TIM_Base_SetConfig+0x21c>)
 800a268:	4293      	cmp	r3, r2
 800a26a:	d003      	beq.n	800a274 <TIM_Base_SetConfig+0x70>
 800a26c:	687b      	ldr	r3, [r7, #4]
 800a26e:	4a6d      	ldr	r2, [pc, #436]	@ (800a424 <TIM_Base_SetConfig+0x220>)
 800a270:	4293      	cmp	r3, r2
 800a272:	d108      	bne.n	800a286 <TIM_Base_SetConfig+0x82>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a274:	68fb      	ldr	r3, [r7, #12]
 800a276:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a27a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800a27c:	683b      	ldr	r3, [r7, #0]
 800a27e:	685b      	ldr	r3, [r3, #4]
 800a280:	68fa      	ldr	r2, [r7, #12]
 800a282:	4313      	orrs	r3, r2
 800a284:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a286:	687b      	ldr	r3, [r7, #4]
 800a288:	4a5d      	ldr	r2, [pc, #372]	@ (800a400 <TIM_Base_SetConfig+0x1fc>)
 800a28a:	4293      	cmp	r3, r2
 800a28c:	d05b      	beq.n	800a346 <TIM_Base_SetConfig+0x142>
 800a28e:	687b      	ldr	r3, [r7, #4]
 800a290:	4a5c      	ldr	r2, [pc, #368]	@ (800a404 <TIM_Base_SetConfig+0x200>)
 800a292:	4293      	cmp	r3, r2
 800a294:	d057      	beq.n	800a346 <TIM_Base_SetConfig+0x142>
 800a296:	687b      	ldr	r3, [r7, #4]
 800a298:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a29c:	d053      	beq.n	800a346 <TIM_Base_SetConfig+0x142>
 800a29e:	687b      	ldr	r3, [r7, #4]
 800a2a0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a2a4:	d04f      	beq.n	800a346 <TIM_Base_SetConfig+0x142>
 800a2a6:	687b      	ldr	r3, [r7, #4]
 800a2a8:	4a57      	ldr	r2, [pc, #348]	@ (800a408 <TIM_Base_SetConfig+0x204>)
 800a2aa:	4293      	cmp	r3, r2
 800a2ac:	d04b      	beq.n	800a346 <TIM_Base_SetConfig+0x142>
 800a2ae:	687b      	ldr	r3, [r7, #4]
 800a2b0:	4a56      	ldr	r2, [pc, #344]	@ (800a40c <TIM_Base_SetConfig+0x208>)
 800a2b2:	4293      	cmp	r3, r2
 800a2b4:	d047      	beq.n	800a346 <TIM_Base_SetConfig+0x142>
 800a2b6:	687b      	ldr	r3, [r7, #4]
 800a2b8:	4a55      	ldr	r2, [pc, #340]	@ (800a410 <TIM_Base_SetConfig+0x20c>)
 800a2ba:	4293      	cmp	r3, r2
 800a2bc:	d043      	beq.n	800a346 <TIM_Base_SetConfig+0x142>
 800a2be:	687b      	ldr	r3, [r7, #4]
 800a2c0:	4a54      	ldr	r2, [pc, #336]	@ (800a414 <TIM_Base_SetConfig+0x210>)
 800a2c2:	4293      	cmp	r3, r2
 800a2c4:	d03f      	beq.n	800a346 <TIM_Base_SetConfig+0x142>
 800a2c6:	687b      	ldr	r3, [r7, #4]
 800a2c8:	4a53      	ldr	r2, [pc, #332]	@ (800a418 <TIM_Base_SetConfig+0x214>)
 800a2ca:	4293      	cmp	r3, r2
 800a2cc:	d03b      	beq.n	800a346 <TIM_Base_SetConfig+0x142>
 800a2ce:	687b      	ldr	r3, [r7, #4]
 800a2d0:	4a52      	ldr	r2, [pc, #328]	@ (800a41c <TIM_Base_SetConfig+0x218>)
 800a2d2:	4293      	cmp	r3, r2
 800a2d4:	d037      	beq.n	800a346 <TIM_Base_SetConfig+0x142>
 800a2d6:	687b      	ldr	r3, [r7, #4]
 800a2d8:	4a51      	ldr	r2, [pc, #324]	@ (800a420 <TIM_Base_SetConfig+0x21c>)
 800a2da:	4293      	cmp	r3, r2
 800a2dc:	d033      	beq.n	800a346 <TIM_Base_SetConfig+0x142>
 800a2de:	687b      	ldr	r3, [r7, #4]
 800a2e0:	4a50      	ldr	r2, [pc, #320]	@ (800a424 <TIM_Base_SetConfig+0x220>)
 800a2e2:	4293      	cmp	r3, r2
 800a2e4:	d02f      	beq.n	800a346 <TIM_Base_SetConfig+0x142>
 800a2e6:	687b      	ldr	r3, [r7, #4]
 800a2e8:	4a4f      	ldr	r2, [pc, #316]	@ (800a428 <TIM_Base_SetConfig+0x224>)
 800a2ea:	4293      	cmp	r3, r2
 800a2ec:	d02b      	beq.n	800a346 <TIM_Base_SetConfig+0x142>
 800a2ee:	687b      	ldr	r3, [r7, #4]
 800a2f0:	4a4e      	ldr	r2, [pc, #312]	@ (800a42c <TIM_Base_SetConfig+0x228>)
 800a2f2:	4293      	cmp	r3, r2
 800a2f4:	d027      	beq.n	800a346 <TIM_Base_SetConfig+0x142>
 800a2f6:	687b      	ldr	r3, [r7, #4]
 800a2f8:	4a4d      	ldr	r2, [pc, #308]	@ (800a430 <TIM_Base_SetConfig+0x22c>)
 800a2fa:	4293      	cmp	r3, r2
 800a2fc:	d023      	beq.n	800a346 <TIM_Base_SetConfig+0x142>
 800a2fe:	687b      	ldr	r3, [r7, #4]
 800a300:	4a4c      	ldr	r2, [pc, #304]	@ (800a434 <TIM_Base_SetConfig+0x230>)
 800a302:	4293      	cmp	r3, r2
 800a304:	d01f      	beq.n	800a346 <TIM_Base_SetConfig+0x142>
 800a306:	687b      	ldr	r3, [r7, #4]
 800a308:	4a4b      	ldr	r2, [pc, #300]	@ (800a438 <TIM_Base_SetConfig+0x234>)
 800a30a:	4293      	cmp	r3, r2
 800a30c:	d01b      	beq.n	800a346 <TIM_Base_SetConfig+0x142>
 800a30e:	687b      	ldr	r3, [r7, #4]
 800a310:	4a4a      	ldr	r2, [pc, #296]	@ (800a43c <TIM_Base_SetConfig+0x238>)
 800a312:	4293      	cmp	r3, r2
 800a314:	d017      	beq.n	800a346 <TIM_Base_SetConfig+0x142>
 800a316:	687b      	ldr	r3, [r7, #4]
 800a318:	4a49      	ldr	r2, [pc, #292]	@ (800a440 <TIM_Base_SetConfig+0x23c>)
 800a31a:	4293      	cmp	r3, r2
 800a31c:	d013      	beq.n	800a346 <TIM_Base_SetConfig+0x142>
 800a31e:	687b      	ldr	r3, [r7, #4]
 800a320:	4a48      	ldr	r2, [pc, #288]	@ (800a444 <TIM_Base_SetConfig+0x240>)
 800a322:	4293      	cmp	r3, r2
 800a324:	d00f      	beq.n	800a346 <TIM_Base_SetConfig+0x142>
 800a326:	687b      	ldr	r3, [r7, #4]
 800a328:	4a47      	ldr	r2, [pc, #284]	@ (800a448 <TIM_Base_SetConfig+0x244>)
 800a32a:	4293      	cmp	r3, r2
 800a32c:	d00b      	beq.n	800a346 <TIM_Base_SetConfig+0x142>
 800a32e:	687b      	ldr	r3, [r7, #4]
 800a330:	4a46      	ldr	r2, [pc, #280]	@ (800a44c <TIM_Base_SetConfig+0x248>)
 800a332:	4293      	cmp	r3, r2
 800a334:	d007      	beq.n	800a346 <TIM_Base_SetConfig+0x142>
 800a336:	687b      	ldr	r3, [r7, #4]
 800a338:	4a45      	ldr	r2, [pc, #276]	@ (800a450 <TIM_Base_SetConfig+0x24c>)
 800a33a:	4293      	cmp	r3, r2
 800a33c:	d003      	beq.n	800a346 <TIM_Base_SetConfig+0x142>
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	4a44      	ldr	r2, [pc, #272]	@ (800a454 <TIM_Base_SetConfig+0x250>)
 800a342:	4293      	cmp	r3, r2
 800a344:	d108      	bne.n	800a358 <TIM_Base_SetConfig+0x154>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a346:	68fb      	ldr	r3, [r7, #12]
 800a348:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a34c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a34e:	683b      	ldr	r3, [r7, #0]
 800a350:	68db      	ldr	r3, [r3, #12]
 800a352:	68fa      	ldr	r2, [r7, #12]
 800a354:	4313      	orrs	r3, r2
 800a356:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a358:	68fb      	ldr	r3, [r7, #12]
 800a35a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800a35e:	683b      	ldr	r3, [r7, #0]
 800a360:	695b      	ldr	r3, [r3, #20]
 800a362:	4313      	orrs	r3, r2
 800a364:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800a366:	687b      	ldr	r3, [r7, #4]
 800a368:	68fa      	ldr	r2, [r7, #12]
 800a36a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a36c:	683b      	ldr	r3, [r7, #0]
 800a36e:	689a      	ldr	r2, [r3, #8]
 800a370:	687b      	ldr	r3, [r7, #4]
 800a372:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800a374:	683b      	ldr	r3, [r7, #0]
 800a376:	681a      	ldr	r2, [r3, #0]
 800a378:	687b      	ldr	r3, [r7, #4]
 800a37a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a37c:	687b      	ldr	r3, [r7, #4]
 800a37e:	4a20      	ldr	r2, [pc, #128]	@ (800a400 <TIM_Base_SetConfig+0x1fc>)
 800a380:	4293      	cmp	r3, r2
 800a382:	d023      	beq.n	800a3cc <TIM_Base_SetConfig+0x1c8>
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	4a1f      	ldr	r2, [pc, #124]	@ (800a404 <TIM_Base_SetConfig+0x200>)
 800a388:	4293      	cmp	r3, r2
 800a38a:	d01f      	beq.n	800a3cc <TIM_Base_SetConfig+0x1c8>
 800a38c:	687b      	ldr	r3, [r7, #4]
 800a38e:	4a24      	ldr	r2, [pc, #144]	@ (800a420 <TIM_Base_SetConfig+0x21c>)
 800a390:	4293      	cmp	r3, r2
 800a392:	d01b      	beq.n	800a3cc <TIM_Base_SetConfig+0x1c8>
 800a394:	687b      	ldr	r3, [r7, #4]
 800a396:	4a23      	ldr	r2, [pc, #140]	@ (800a424 <TIM_Base_SetConfig+0x220>)
 800a398:	4293      	cmp	r3, r2
 800a39a:	d017      	beq.n	800a3cc <TIM_Base_SetConfig+0x1c8>
 800a39c:	687b      	ldr	r3, [r7, #4]
 800a39e:	4a28      	ldr	r2, [pc, #160]	@ (800a440 <TIM_Base_SetConfig+0x23c>)
 800a3a0:	4293      	cmp	r3, r2
 800a3a2:	d013      	beq.n	800a3cc <TIM_Base_SetConfig+0x1c8>
 800a3a4:	687b      	ldr	r3, [r7, #4]
 800a3a6:	4a27      	ldr	r2, [pc, #156]	@ (800a444 <TIM_Base_SetConfig+0x240>)
 800a3a8:	4293      	cmp	r3, r2
 800a3aa:	d00f      	beq.n	800a3cc <TIM_Base_SetConfig+0x1c8>
 800a3ac:	687b      	ldr	r3, [r7, #4]
 800a3ae:	4a26      	ldr	r2, [pc, #152]	@ (800a448 <TIM_Base_SetConfig+0x244>)
 800a3b0:	4293      	cmp	r3, r2
 800a3b2:	d00b      	beq.n	800a3cc <TIM_Base_SetConfig+0x1c8>
 800a3b4:	687b      	ldr	r3, [r7, #4]
 800a3b6:	4a25      	ldr	r2, [pc, #148]	@ (800a44c <TIM_Base_SetConfig+0x248>)
 800a3b8:	4293      	cmp	r3, r2
 800a3ba:	d007      	beq.n	800a3cc <TIM_Base_SetConfig+0x1c8>
 800a3bc:	687b      	ldr	r3, [r7, #4]
 800a3be:	4a24      	ldr	r2, [pc, #144]	@ (800a450 <TIM_Base_SetConfig+0x24c>)
 800a3c0:	4293      	cmp	r3, r2
 800a3c2:	d003      	beq.n	800a3cc <TIM_Base_SetConfig+0x1c8>
 800a3c4:	687b      	ldr	r3, [r7, #4]
 800a3c6:	4a23      	ldr	r2, [pc, #140]	@ (800a454 <TIM_Base_SetConfig+0x250>)
 800a3c8:	4293      	cmp	r3, r2
 800a3ca:	d103      	bne.n	800a3d4 <TIM_Base_SetConfig+0x1d0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800a3cc:	683b      	ldr	r3, [r7, #0]
 800a3ce:	691a      	ldr	r2, [r3, #16]
 800a3d0:	687b      	ldr	r3, [r7, #4]
 800a3d2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800a3d4:	687b      	ldr	r3, [r7, #4]
 800a3d6:	2201      	movs	r2, #1
 800a3d8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800a3da:	687b      	ldr	r3, [r7, #4]
 800a3dc:	691b      	ldr	r3, [r3, #16]
 800a3de:	f003 0301 	and.w	r3, r3, #1
 800a3e2:	2b01      	cmp	r3, #1
 800a3e4:	d105      	bne.n	800a3f2 <TIM_Base_SetConfig+0x1ee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800a3e6:	687b      	ldr	r3, [r7, #4]
 800a3e8:	691b      	ldr	r3, [r3, #16]
 800a3ea:	f023 0201 	bic.w	r2, r3, #1
 800a3ee:	687b      	ldr	r3, [r7, #4]
 800a3f0:	611a      	str	r2, [r3, #16]
  }
}
 800a3f2:	bf00      	nop
 800a3f4:	3714      	adds	r7, #20
 800a3f6:	46bd      	mov	sp, r7
 800a3f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3fc:	4770      	bx	lr
 800a3fe:	bf00      	nop
 800a400:	40012c00 	.word	0x40012c00
 800a404:	50012c00 	.word	0x50012c00
 800a408:	40000400 	.word	0x40000400
 800a40c:	50000400 	.word	0x50000400
 800a410:	40000800 	.word	0x40000800
 800a414:	50000800 	.word	0x50000800
 800a418:	40000c00 	.word	0x40000c00
 800a41c:	50000c00 	.word	0x50000c00
 800a420:	40013400 	.word	0x40013400
 800a424:	50013400 	.word	0x50013400
 800a428:	40001800 	.word	0x40001800
 800a42c:	50001800 	.word	0x50001800
 800a430:	40001c00 	.word	0x40001c00
 800a434:	50001c00 	.word	0x50001c00
 800a438:	40002000 	.word	0x40002000
 800a43c:	50002000 	.word	0x50002000
 800a440:	40014000 	.word	0x40014000
 800a444:	50014000 	.word	0x50014000
 800a448:	40014400 	.word	0x40014400
 800a44c:	50014400 	.word	0x50014400
 800a450:	40014800 	.word	0x40014800
 800a454:	50014800 	.word	0x50014800

0800a458 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a458:	b480      	push	{r7}
 800a45a:	b087      	sub	sp, #28
 800a45c:	af00      	add	r7, sp, #0
 800a45e:	6078      	str	r0, [r7, #4]
 800a460:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a462:	687b      	ldr	r3, [r7, #4]
 800a464:	6a1b      	ldr	r3, [r3, #32]
 800a466:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a468:	687b      	ldr	r3, [r7, #4]
 800a46a:	6a1b      	ldr	r3, [r3, #32]
 800a46c:	f023 0201 	bic.w	r2, r3, #1
 800a470:	687b      	ldr	r3, [r7, #4]
 800a472:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a474:	687b      	ldr	r3, [r7, #4]
 800a476:	685b      	ldr	r3, [r3, #4]
 800a478:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a47a:	687b      	ldr	r3, [r7, #4]
 800a47c:	699b      	ldr	r3, [r3, #24]
 800a47e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800a480:	68fb      	ldr	r3, [r7, #12]
 800a482:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a486:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a48a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800a48c:	68fb      	ldr	r3, [r7, #12]
 800a48e:	f023 0303 	bic.w	r3, r3, #3
 800a492:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a494:	683b      	ldr	r3, [r7, #0]
 800a496:	681b      	ldr	r3, [r3, #0]
 800a498:	68fa      	ldr	r2, [r7, #12]
 800a49a:	4313      	orrs	r3, r2
 800a49c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800a49e:	697b      	ldr	r3, [r7, #20]
 800a4a0:	f023 0302 	bic.w	r3, r3, #2
 800a4a4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800a4a6:	683b      	ldr	r3, [r7, #0]
 800a4a8:	689b      	ldr	r3, [r3, #8]
 800a4aa:	697a      	ldr	r2, [r7, #20]
 800a4ac:	4313      	orrs	r3, r2
 800a4ae:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	4a40      	ldr	r2, [pc, #256]	@ (800a5b4 <TIM_OC1_SetConfig+0x15c>)
 800a4b4:	4293      	cmp	r3, r2
 800a4b6:	d023      	beq.n	800a500 <TIM_OC1_SetConfig+0xa8>
 800a4b8:	687b      	ldr	r3, [r7, #4]
 800a4ba:	4a3f      	ldr	r2, [pc, #252]	@ (800a5b8 <TIM_OC1_SetConfig+0x160>)
 800a4bc:	4293      	cmp	r3, r2
 800a4be:	d01f      	beq.n	800a500 <TIM_OC1_SetConfig+0xa8>
 800a4c0:	687b      	ldr	r3, [r7, #4]
 800a4c2:	4a3e      	ldr	r2, [pc, #248]	@ (800a5bc <TIM_OC1_SetConfig+0x164>)
 800a4c4:	4293      	cmp	r3, r2
 800a4c6:	d01b      	beq.n	800a500 <TIM_OC1_SetConfig+0xa8>
 800a4c8:	687b      	ldr	r3, [r7, #4]
 800a4ca:	4a3d      	ldr	r2, [pc, #244]	@ (800a5c0 <TIM_OC1_SetConfig+0x168>)
 800a4cc:	4293      	cmp	r3, r2
 800a4ce:	d017      	beq.n	800a500 <TIM_OC1_SetConfig+0xa8>
 800a4d0:	687b      	ldr	r3, [r7, #4]
 800a4d2:	4a3c      	ldr	r2, [pc, #240]	@ (800a5c4 <TIM_OC1_SetConfig+0x16c>)
 800a4d4:	4293      	cmp	r3, r2
 800a4d6:	d013      	beq.n	800a500 <TIM_OC1_SetConfig+0xa8>
 800a4d8:	687b      	ldr	r3, [r7, #4]
 800a4da:	4a3b      	ldr	r2, [pc, #236]	@ (800a5c8 <TIM_OC1_SetConfig+0x170>)
 800a4dc:	4293      	cmp	r3, r2
 800a4de:	d00f      	beq.n	800a500 <TIM_OC1_SetConfig+0xa8>
 800a4e0:	687b      	ldr	r3, [r7, #4]
 800a4e2:	4a3a      	ldr	r2, [pc, #232]	@ (800a5cc <TIM_OC1_SetConfig+0x174>)
 800a4e4:	4293      	cmp	r3, r2
 800a4e6:	d00b      	beq.n	800a500 <TIM_OC1_SetConfig+0xa8>
 800a4e8:	687b      	ldr	r3, [r7, #4]
 800a4ea:	4a39      	ldr	r2, [pc, #228]	@ (800a5d0 <TIM_OC1_SetConfig+0x178>)
 800a4ec:	4293      	cmp	r3, r2
 800a4ee:	d007      	beq.n	800a500 <TIM_OC1_SetConfig+0xa8>
 800a4f0:	687b      	ldr	r3, [r7, #4]
 800a4f2:	4a38      	ldr	r2, [pc, #224]	@ (800a5d4 <TIM_OC1_SetConfig+0x17c>)
 800a4f4:	4293      	cmp	r3, r2
 800a4f6:	d003      	beq.n	800a500 <TIM_OC1_SetConfig+0xa8>
 800a4f8:	687b      	ldr	r3, [r7, #4]
 800a4fa:	4a37      	ldr	r2, [pc, #220]	@ (800a5d8 <TIM_OC1_SetConfig+0x180>)
 800a4fc:	4293      	cmp	r3, r2
 800a4fe:	d10c      	bne.n	800a51a <TIM_OC1_SetConfig+0xc2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800a500:	697b      	ldr	r3, [r7, #20]
 800a502:	f023 0308 	bic.w	r3, r3, #8
 800a506:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800a508:	683b      	ldr	r3, [r7, #0]
 800a50a:	68db      	ldr	r3, [r3, #12]
 800a50c:	697a      	ldr	r2, [r7, #20]
 800a50e:	4313      	orrs	r3, r2
 800a510:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800a512:	697b      	ldr	r3, [r7, #20]
 800a514:	f023 0304 	bic.w	r3, r3, #4
 800a518:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a51a:	687b      	ldr	r3, [r7, #4]
 800a51c:	4a25      	ldr	r2, [pc, #148]	@ (800a5b4 <TIM_OC1_SetConfig+0x15c>)
 800a51e:	4293      	cmp	r3, r2
 800a520:	d023      	beq.n	800a56a <TIM_OC1_SetConfig+0x112>
 800a522:	687b      	ldr	r3, [r7, #4]
 800a524:	4a24      	ldr	r2, [pc, #144]	@ (800a5b8 <TIM_OC1_SetConfig+0x160>)
 800a526:	4293      	cmp	r3, r2
 800a528:	d01f      	beq.n	800a56a <TIM_OC1_SetConfig+0x112>
 800a52a:	687b      	ldr	r3, [r7, #4]
 800a52c:	4a23      	ldr	r2, [pc, #140]	@ (800a5bc <TIM_OC1_SetConfig+0x164>)
 800a52e:	4293      	cmp	r3, r2
 800a530:	d01b      	beq.n	800a56a <TIM_OC1_SetConfig+0x112>
 800a532:	687b      	ldr	r3, [r7, #4]
 800a534:	4a22      	ldr	r2, [pc, #136]	@ (800a5c0 <TIM_OC1_SetConfig+0x168>)
 800a536:	4293      	cmp	r3, r2
 800a538:	d017      	beq.n	800a56a <TIM_OC1_SetConfig+0x112>
 800a53a:	687b      	ldr	r3, [r7, #4]
 800a53c:	4a21      	ldr	r2, [pc, #132]	@ (800a5c4 <TIM_OC1_SetConfig+0x16c>)
 800a53e:	4293      	cmp	r3, r2
 800a540:	d013      	beq.n	800a56a <TIM_OC1_SetConfig+0x112>
 800a542:	687b      	ldr	r3, [r7, #4]
 800a544:	4a20      	ldr	r2, [pc, #128]	@ (800a5c8 <TIM_OC1_SetConfig+0x170>)
 800a546:	4293      	cmp	r3, r2
 800a548:	d00f      	beq.n	800a56a <TIM_OC1_SetConfig+0x112>
 800a54a:	687b      	ldr	r3, [r7, #4]
 800a54c:	4a1f      	ldr	r2, [pc, #124]	@ (800a5cc <TIM_OC1_SetConfig+0x174>)
 800a54e:	4293      	cmp	r3, r2
 800a550:	d00b      	beq.n	800a56a <TIM_OC1_SetConfig+0x112>
 800a552:	687b      	ldr	r3, [r7, #4]
 800a554:	4a1e      	ldr	r2, [pc, #120]	@ (800a5d0 <TIM_OC1_SetConfig+0x178>)
 800a556:	4293      	cmp	r3, r2
 800a558:	d007      	beq.n	800a56a <TIM_OC1_SetConfig+0x112>
 800a55a:	687b      	ldr	r3, [r7, #4]
 800a55c:	4a1d      	ldr	r2, [pc, #116]	@ (800a5d4 <TIM_OC1_SetConfig+0x17c>)
 800a55e:	4293      	cmp	r3, r2
 800a560:	d003      	beq.n	800a56a <TIM_OC1_SetConfig+0x112>
 800a562:	687b      	ldr	r3, [r7, #4]
 800a564:	4a1c      	ldr	r2, [pc, #112]	@ (800a5d8 <TIM_OC1_SetConfig+0x180>)
 800a566:	4293      	cmp	r3, r2
 800a568:	d111      	bne.n	800a58e <TIM_OC1_SetConfig+0x136>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800a56a:	693b      	ldr	r3, [r7, #16]
 800a56c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a570:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800a572:	693b      	ldr	r3, [r7, #16]
 800a574:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800a578:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800a57a:	683b      	ldr	r3, [r7, #0]
 800a57c:	695b      	ldr	r3, [r3, #20]
 800a57e:	693a      	ldr	r2, [r7, #16]
 800a580:	4313      	orrs	r3, r2
 800a582:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800a584:	683b      	ldr	r3, [r7, #0]
 800a586:	699b      	ldr	r3, [r3, #24]
 800a588:	693a      	ldr	r2, [r7, #16]
 800a58a:	4313      	orrs	r3, r2
 800a58c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a58e:	687b      	ldr	r3, [r7, #4]
 800a590:	693a      	ldr	r2, [r7, #16]
 800a592:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a594:	687b      	ldr	r3, [r7, #4]
 800a596:	68fa      	ldr	r2, [r7, #12]
 800a598:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800a59a:	683b      	ldr	r3, [r7, #0]
 800a59c:	685a      	ldr	r2, [r3, #4]
 800a59e:	687b      	ldr	r3, [r7, #4]
 800a5a0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a5a2:	687b      	ldr	r3, [r7, #4]
 800a5a4:	697a      	ldr	r2, [r7, #20]
 800a5a6:	621a      	str	r2, [r3, #32]
}
 800a5a8:	bf00      	nop
 800a5aa:	371c      	adds	r7, #28
 800a5ac:	46bd      	mov	sp, r7
 800a5ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5b2:	4770      	bx	lr
 800a5b4:	40012c00 	.word	0x40012c00
 800a5b8:	50012c00 	.word	0x50012c00
 800a5bc:	40013400 	.word	0x40013400
 800a5c0:	50013400 	.word	0x50013400
 800a5c4:	40014000 	.word	0x40014000
 800a5c8:	50014000 	.word	0x50014000
 800a5cc:	40014400 	.word	0x40014400
 800a5d0:	50014400 	.word	0x50014400
 800a5d4:	40014800 	.word	0x40014800
 800a5d8:	50014800 	.word	0x50014800

0800a5dc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a5dc:	b480      	push	{r7}
 800a5de:	b087      	sub	sp, #28
 800a5e0:	af00      	add	r7, sp, #0
 800a5e2:	6078      	str	r0, [r7, #4]
 800a5e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a5e6:	687b      	ldr	r3, [r7, #4]
 800a5e8:	6a1b      	ldr	r3, [r3, #32]
 800a5ea:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a5ec:	687b      	ldr	r3, [r7, #4]
 800a5ee:	6a1b      	ldr	r3, [r3, #32]
 800a5f0:	f023 0210 	bic.w	r2, r3, #16
 800a5f4:	687b      	ldr	r3, [r7, #4]
 800a5f6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a5f8:	687b      	ldr	r3, [r7, #4]
 800a5fa:	685b      	ldr	r3, [r3, #4]
 800a5fc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a5fe:	687b      	ldr	r3, [r7, #4]
 800a600:	699b      	ldr	r3, [r3, #24]
 800a602:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800a604:	68fb      	ldr	r3, [r7, #12]
 800a606:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800a60a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a60e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800a610:	68fb      	ldr	r3, [r7, #12]
 800a612:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a616:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a618:	683b      	ldr	r3, [r7, #0]
 800a61a:	681b      	ldr	r3, [r3, #0]
 800a61c:	021b      	lsls	r3, r3, #8
 800a61e:	68fa      	ldr	r2, [r7, #12]
 800a620:	4313      	orrs	r3, r2
 800a622:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800a624:	697b      	ldr	r3, [r7, #20]
 800a626:	f023 0320 	bic.w	r3, r3, #32
 800a62a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800a62c:	683b      	ldr	r3, [r7, #0]
 800a62e:	689b      	ldr	r3, [r3, #8]
 800a630:	011b      	lsls	r3, r3, #4
 800a632:	697a      	ldr	r2, [r7, #20]
 800a634:	4313      	orrs	r3, r2
 800a636:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800a638:	687b      	ldr	r3, [r7, #4]
 800a63a:	4a36      	ldr	r2, [pc, #216]	@ (800a714 <TIM_OC2_SetConfig+0x138>)
 800a63c:	4293      	cmp	r3, r2
 800a63e:	d00b      	beq.n	800a658 <TIM_OC2_SetConfig+0x7c>
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	4a35      	ldr	r2, [pc, #212]	@ (800a718 <TIM_OC2_SetConfig+0x13c>)
 800a644:	4293      	cmp	r3, r2
 800a646:	d007      	beq.n	800a658 <TIM_OC2_SetConfig+0x7c>
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	4a34      	ldr	r2, [pc, #208]	@ (800a71c <TIM_OC2_SetConfig+0x140>)
 800a64c:	4293      	cmp	r3, r2
 800a64e:	d003      	beq.n	800a658 <TIM_OC2_SetConfig+0x7c>
 800a650:	687b      	ldr	r3, [r7, #4]
 800a652:	4a33      	ldr	r2, [pc, #204]	@ (800a720 <TIM_OC2_SetConfig+0x144>)
 800a654:	4293      	cmp	r3, r2
 800a656:	d10d      	bne.n	800a674 <TIM_OC2_SetConfig+0x98>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800a658:	697b      	ldr	r3, [r7, #20]
 800a65a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a65e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800a660:	683b      	ldr	r3, [r7, #0]
 800a662:	68db      	ldr	r3, [r3, #12]
 800a664:	011b      	lsls	r3, r3, #4
 800a666:	697a      	ldr	r2, [r7, #20]
 800a668:	4313      	orrs	r3, r2
 800a66a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800a66c:	697b      	ldr	r3, [r7, #20]
 800a66e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a672:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a674:	687b      	ldr	r3, [r7, #4]
 800a676:	4a27      	ldr	r2, [pc, #156]	@ (800a714 <TIM_OC2_SetConfig+0x138>)
 800a678:	4293      	cmp	r3, r2
 800a67a:	d023      	beq.n	800a6c4 <TIM_OC2_SetConfig+0xe8>
 800a67c:	687b      	ldr	r3, [r7, #4]
 800a67e:	4a26      	ldr	r2, [pc, #152]	@ (800a718 <TIM_OC2_SetConfig+0x13c>)
 800a680:	4293      	cmp	r3, r2
 800a682:	d01f      	beq.n	800a6c4 <TIM_OC2_SetConfig+0xe8>
 800a684:	687b      	ldr	r3, [r7, #4]
 800a686:	4a25      	ldr	r2, [pc, #148]	@ (800a71c <TIM_OC2_SetConfig+0x140>)
 800a688:	4293      	cmp	r3, r2
 800a68a:	d01b      	beq.n	800a6c4 <TIM_OC2_SetConfig+0xe8>
 800a68c:	687b      	ldr	r3, [r7, #4]
 800a68e:	4a24      	ldr	r2, [pc, #144]	@ (800a720 <TIM_OC2_SetConfig+0x144>)
 800a690:	4293      	cmp	r3, r2
 800a692:	d017      	beq.n	800a6c4 <TIM_OC2_SetConfig+0xe8>
 800a694:	687b      	ldr	r3, [r7, #4]
 800a696:	4a23      	ldr	r2, [pc, #140]	@ (800a724 <TIM_OC2_SetConfig+0x148>)
 800a698:	4293      	cmp	r3, r2
 800a69a:	d013      	beq.n	800a6c4 <TIM_OC2_SetConfig+0xe8>
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	4a22      	ldr	r2, [pc, #136]	@ (800a728 <TIM_OC2_SetConfig+0x14c>)
 800a6a0:	4293      	cmp	r3, r2
 800a6a2:	d00f      	beq.n	800a6c4 <TIM_OC2_SetConfig+0xe8>
 800a6a4:	687b      	ldr	r3, [r7, #4]
 800a6a6:	4a21      	ldr	r2, [pc, #132]	@ (800a72c <TIM_OC2_SetConfig+0x150>)
 800a6a8:	4293      	cmp	r3, r2
 800a6aa:	d00b      	beq.n	800a6c4 <TIM_OC2_SetConfig+0xe8>
 800a6ac:	687b      	ldr	r3, [r7, #4]
 800a6ae:	4a20      	ldr	r2, [pc, #128]	@ (800a730 <TIM_OC2_SetConfig+0x154>)
 800a6b0:	4293      	cmp	r3, r2
 800a6b2:	d007      	beq.n	800a6c4 <TIM_OC2_SetConfig+0xe8>
 800a6b4:	687b      	ldr	r3, [r7, #4]
 800a6b6:	4a1f      	ldr	r2, [pc, #124]	@ (800a734 <TIM_OC2_SetConfig+0x158>)
 800a6b8:	4293      	cmp	r3, r2
 800a6ba:	d003      	beq.n	800a6c4 <TIM_OC2_SetConfig+0xe8>
 800a6bc:	687b      	ldr	r3, [r7, #4]
 800a6be:	4a1e      	ldr	r2, [pc, #120]	@ (800a738 <TIM_OC2_SetConfig+0x15c>)
 800a6c0:	4293      	cmp	r3, r2
 800a6c2:	d113      	bne.n	800a6ec <TIM_OC2_SetConfig+0x110>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800a6c4:	693b      	ldr	r3, [r7, #16]
 800a6c6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800a6ca:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800a6cc:	693b      	ldr	r3, [r7, #16]
 800a6ce:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800a6d2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800a6d4:	683b      	ldr	r3, [r7, #0]
 800a6d6:	695b      	ldr	r3, [r3, #20]
 800a6d8:	009b      	lsls	r3, r3, #2
 800a6da:	693a      	ldr	r2, [r7, #16]
 800a6dc:	4313      	orrs	r3, r2
 800a6de:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800a6e0:	683b      	ldr	r3, [r7, #0]
 800a6e2:	699b      	ldr	r3, [r3, #24]
 800a6e4:	009b      	lsls	r3, r3, #2
 800a6e6:	693a      	ldr	r2, [r7, #16]
 800a6e8:	4313      	orrs	r3, r2
 800a6ea:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a6ec:	687b      	ldr	r3, [r7, #4]
 800a6ee:	693a      	ldr	r2, [r7, #16]
 800a6f0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a6f2:	687b      	ldr	r3, [r7, #4]
 800a6f4:	68fa      	ldr	r2, [r7, #12]
 800a6f6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800a6f8:	683b      	ldr	r3, [r7, #0]
 800a6fa:	685a      	ldr	r2, [r3, #4]
 800a6fc:	687b      	ldr	r3, [r7, #4]
 800a6fe:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a700:	687b      	ldr	r3, [r7, #4]
 800a702:	697a      	ldr	r2, [r7, #20]
 800a704:	621a      	str	r2, [r3, #32]
}
 800a706:	bf00      	nop
 800a708:	371c      	adds	r7, #28
 800a70a:	46bd      	mov	sp, r7
 800a70c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a710:	4770      	bx	lr
 800a712:	bf00      	nop
 800a714:	40012c00 	.word	0x40012c00
 800a718:	50012c00 	.word	0x50012c00
 800a71c:	40013400 	.word	0x40013400
 800a720:	50013400 	.word	0x50013400
 800a724:	40014000 	.word	0x40014000
 800a728:	50014000 	.word	0x50014000
 800a72c:	40014400 	.word	0x40014400
 800a730:	50014400 	.word	0x50014400
 800a734:	40014800 	.word	0x40014800
 800a738:	50014800 	.word	0x50014800

0800a73c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a73c:	b480      	push	{r7}
 800a73e:	b087      	sub	sp, #28
 800a740:	af00      	add	r7, sp, #0
 800a742:	6078      	str	r0, [r7, #4]
 800a744:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a746:	687b      	ldr	r3, [r7, #4]
 800a748:	6a1b      	ldr	r3, [r3, #32]
 800a74a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800a74c:	687b      	ldr	r3, [r7, #4]
 800a74e:	6a1b      	ldr	r3, [r3, #32]
 800a750:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800a754:	687b      	ldr	r3, [r7, #4]
 800a756:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a758:	687b      	ldr	r3, [r7, #4]
 800a75a:	685b      	ldr	r3, [r3, #4]
 800a75c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a75e:	687b      	ldr	r3, [r7, #4]
 800a760:	69db      	ldr	r3, [r3, #28]
 800a762:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800a764:	68fb      	ldr	r3, [r7, #12]
 800a766:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a76a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a76e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800a770:	68fb      	ldr	r3, [r7, #12]
 800a772:	f023 0303 	bic.w	r3, r3, #3
 800a776:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a778:	683b      	ldr	r3, [r7, #0]
 800a77a:	681b      	ldr	r3, [r3, #0]
 800a77c:	68fa      	ldr	r2, [r7, #12]
 800a77e:	4313      	orrs	r3, r2
 800a780:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800a782:	697b      	ldr	r3, [r7, #20]
 800a784:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800a788:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800a78a:	683b      	ldr	r3, [r7, #0]
 800a78c:	689b      	ldr	r3, [r3, #8]
 800a78e:	021b      	lsls	r3, r3, #8
 800a790:	697a      	ldr	r2, [r7, #20]
 800a792:	4313      	orrs	r3, r2
 800a794:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800a796:	687b      	ldr	r3, [r7, #4]
 800a798:	4a35      	ldr	r2, [pc, #212]	@ (800a870 <TIM_OC3_SetConfig+0x134>)
 800a79a:	4293      	cmp	r3, r2
 800a79c:	d00b      	beq.n	800a7b6 <TIM_OC3_SetConfig+0x7a>
 800a79e:	687b      	ldr	r3, [r7, #4]
 800a7a0:	4a34      	ldr	r2, [pc, #208]	@ (800a874 <TIM_OC3_SetConfig+0x138>)
 800a7a2:	4293      	cmp	r3, r2
 800a7a4:	d007      	beq.n	800a7b6 <TIM_OC3_SetConfig+0x7a>
 800a7a6:	687b      	ldr	r3, [r7, #4]
 800a7a8:	4a33      	ldr	r2, [pc, #204]	@ (800a878 <TIM_OC3_SetConfig+0x13c>)
 800a7aa:	4293      	cmp	r3, r2
 800a7ac:	d003      	beq.n	800a7b6 <TIM_OC3_SetConfig+0x7a>
 800a7ae:	687b      	ldr	r3, [r7, #4]
 800a7b0:	4a32      	ldr	r2, [pc, #200]	@ (800a87c <TIM_OC3_SetConfig+0x140>)
 800a7b2:	4293      	cmp	r3, r2
 800a7b4:	d10d      	bne.n	800a7d2 <TIM_OC3_SetConfig+0x96>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800a7b6:	697b      	ldr	r3, [r7, #20]
 800a7b8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800a7bc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800a7be:	683b      	ldr	r3, [r7, #0]
 800a7c0:	68db      	ldr	r3, [r3, #12]
 800a7c2:	021b      	lsls	r3, r3, #8
 800a7c4:	697a      	ldr	r2, [r7, #20]
 800a7c6:	4313      	orrs	r3, r2
 800a7c8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800a7ca:	697b      	ldr	r3, [r7, #20]
 800a7cc:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800a7d0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a7d2:	687b      	ldr	r3, [r7, #4]
 800a7d4:	4a26      	ldr	r2, [pc, #152]	@ (800a870 <TIM_OC3_SetConfig+0x134>)
 800a7d6:	4293      	cmp	r3, r2
 800a7d8:	d023      	beq.n	800a822 <TIM_OC3_SetConfig+0xe6>
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	4a25      	ldr	r2, [pc, #148]	@ (800a874 <TIM_OC3_SetConfig+0x138>)
 800a7de:	4293      	cmp	r3, r2
 800a7e0:	d01f      	beq.n	800a822 <TIM_OC3_SetConfig+0xe6>
 800a7e2:	687b      	ldr	r3, [r7, #4]
 800a7e4:	4a24      	ldr	r2, [pc, #144]	@ (800a878 <TIM_OC3_SetConfig+0x13c>)
 800a7e6:	4293      	cmp	r3, r2
 800a7e8:	d01b      	beq.n	800a822 <TIM_OC3_SetConfig+0xe6>
 800a7ea:	687b      	ldr	r3, [r7, #4]
 800a7ec:	4a23      	ldr	r2, [pc, #140]	@ (800a87c <TIM_OC3_SetConfig+0x140>)
 800a7ee:	4293      	cmp	r3, r2
 800a7f0:	d017      	beq.n	800a822 <TIM_OC3_SetConfig+0xe6>
 800a7f2:	687b      	ldr	r3, [r7, #4]
 800a7f4:	4a22      	ldr	r2, [pc, #136]	@ (800a880 <TIM_OC3_SetConfig+0x144>)
 800a7f6:	4293      	cmp	r3, r2
 800a7f8:	d013      	beq.n	800a822 <TIM_OC3_SetConfig+0xe6>
 800a7fa:	687b      	ldr	r3, [r7, #4]
 800a7fc:	4a21      	ldr	r2, [pc, #132]	@ (800a884 <TIM_OC3_SetConfig+0x148>)
 800a7fe:	4293      	cmp	r3, r2
 800a800:	d00f      	beq.n	800a822 <TIM_OC3_SetConfig+0xe6>
 800a802:	687b      	ldr	r3, [r7, #4]
 800a804:	4a20      	ldr	r2, [pc, #128]	@ (800a888 <TIM_OC3_SetConfig+0x14c>)
 800a806:	4293      	cmp	r3, r2
 800a808:	d00b      	beq.n	800a822 <TIM_OC3_SetConfig+0xe6>
 800a80a:	687b      	ldr	r3, [r7, #4]
 800a80c:	4a1f      	ldr	r2, [pc, #124]	@ (800a88c <TIM_OC3_SetConfig+0x150>)
 800a80e:	4293      	cmp	r3, r2
 800a810:	d007      	beq.n	800a822 <TIM_OC3_SetConfig+0xe6>
 800a812:	687b      	ldr	r3, [r7, #4]
 800a814:	4a1e      	ldr	r2, [pc, #120]	@ (800a890 <TIM_OC3_SetConfig+0x154>)
 800a816:	4293      	cmp	r3, r2
 800a818:	d003      	beq.n	800a822 <TIM_OC3_SetConfig+0xe6>
 800a81a:	687b      	ldr	r3, [r7, #4]
 800a81c:	4a1d      	ldr	r2, [pc, #116]	@ (800a894 <TIM_OC3_SetConfig+0x158>)
 800a81e:	4293      	cmp	r3, r2
 800a820:	d113      	bne.n	800a84a <TIM_OC3_SetConfig+0x10e>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800a822:	693b      	ldr	r3, [r7, #16]
 800a824:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a828:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800a82a:	693b      	ldr	r3, [r7, #16]
 800a82c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800a830:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800a832:	683b      	ldr	r3, [r7, #0]
 800a834:	695b      	ldr	r3, [r3, #20]
 800a836:	011b      	lsls	r3, r3, #4
 800a838:	693a      	ldr	r2, [r7, #16]
 800a83a:	4313      	orrs	r3, r2
 800a83c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800a83e:	683b      	ldr	r3, [r7, #0]
 800a840:	699b      	ldr	r3, [r3, #24]
 800a842:	011b      	lsls	r3, r3, #4
 800a844:	693a      	ldr	r2, [r7, #16]
 800a846:	4313      	orrs	r3, r2
 800a848:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a84a:	687b      	ldr	r3, [r7, #4]
 800a84c:	693a      	ldr	r2, [r7, #16]
 800a84e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a850:	687b      	ldr	r3, [r7, #4]
 800a852:	68fa      	ldr	r2, [r7, #12]
 800a854:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800a856:	683b      	ldr	r3, [r7, #0]
 800a858:	685a      	ldr	r2, [r3, #4]
 800a85a:	687b      	ldr	r3, [r7, #4]
 800a85c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a85e:	687b      	ldr	r3, [r7, #4]
 800a860:	697a      	ldr	r2, [r7, #20]
 800a862:	621a      	str	r2, [r3, #32]
}
 800a864:	bf00      	nop
 800a866:	371c      	adds	r7, #28
 800a868:	46bd      	mov	sp, r7
 800a86a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a86e:	4770      	bx	lr
 800a870:	40012c00 	.word	0x40012c00
 800a874:	50012c00 	.word	0x50012c00
 800a878:	40013400 	.word	0x40013400
 800a87c:	50013400 	.word	0x50013400
 800a880:	40014000 	.word	0x40014000
 800a884:	50014000 	.word	0x50014000
 800a888:	40014400 	.word	0x40014400
 800a88c:	50014400 	.word	0x50014400
 800a890:	40014800 	.word	0x40014800
 800a894:	50014800 	.word	0x50014800

0800a898 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a898:	b480      	push	{r7}
 800a89a:	b087      	sub	sp, #28
 800a89c:	af00      	add	r7, sp, #0
 800a89e:	6078      	str	r0, [r7, #4]
 800a8a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a8a2:	687b      	ldr	r3, [r7, #4]
 800a8a4:	6a1b      	ldr	r3, [r3, #32]
 800a8a6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800a8a8:	687b      	ldr	r3, [r7, #4]
 800a8aa:	6a1b      	ldr	r3, [r3, #32]
 800a8ac:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800a8b0:	687b      	ldr	r3, [r7, #4]
 800a8b2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a8b4:	687b      	ldr	r3, [r7, #4]
 800a8b6:	685b      	ldr	r3, [r3, #4]
 800a8b8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a8ba:	687b      	ldr	r3, [r7, #4]
 800a8bc:	69db      	ldr	r3, [r3, #28]
 800a8be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800a8c0:	68fb      	ldr	r3, [r7, #12]
 800a8c2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800a8c6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a8ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800a8cc:	68fb      	ldr	r3, [r7, #12]
 800a8ce:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a8d2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a8d4:	683b      	ldr	r3, [r7, #0]
 800a8d6:	681b      	ldr	r3, [r3, #0]
 800a8d8:	021b      	lsls	r3, r3, #8
 800a8da:	68fa      	ldr	r2, [r7, #12]
 800a8dc:	4313      	orrs	r3, r2
 800a8de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800a8e0:	697b      	ldr	r3, [r7, #20]
 800a8e2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800a8e6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800a8e8:	683b      	ldr	r3, [r7, #0]
 800a8ea:	689b      	ldr	r3, [r3, #8]
 800a8ec:	031b      	lsls	r3, r3, #12
 800a8ee:	697a      	ldr	r2, [r7, #20]
 800a8f0:	4313      	orrs	r3, r2
 800a8f2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 800a8f4:	687b      	ldr	r3, [r7, #4]
 800a8f6:	4a36      	ldr	r2, [pc, #216]	@ (800a9d0 <TIM_OC4_SetConfig+0x138>)
 800a8f8:	4293      	cmp	r3, r2
 800a8fa:	d00b      	beq.n	800a914 <TIM_OC4_SetConfig+0x7c>
 800a8fc:	687b      	ldr	r3, [r7, #4]
 800a8fe:	4a35      	ldr	r2, [pc, #212]	@ (800a9d4 <TIM_OC4_SetConfig+0x13c>)
 800a900:	4293      	cmp	r3, r2
 800a902:	d007      	beq.n	800a914 <TIM_OC4_SetConfig+0x7c>
 800a904:	687b      	ldr	r3, [r7, #4]
 800a906:	4a34      	ldr	r2, [pc, #208]	@ (800a9d8 <TIM_OC4_SetConfig+0x140>)
 800a908:	4293      	cmp	r3, r2
 800a90a:	d003      	beq.n	800a914 <TIM_OC4_SetConfig+0x7c>
 800a90c:	687b      	ldr	r3, [r7, #4]
 800a90e:	4a33      	ldr	r2, [pc, #204]	@ (800a9dc <TIM_OC4_SetConfig+0x144>)
 800a910:	4293      	cmp	r3, r2
 800a912:	d10d      	bne.n	800a930 <TIM_OC4_SetConfig+0x98>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800a914:	697b      	ldr	r3, [r7, #20]
 800a916:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800a91a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800a91c:	683b      	ldr	r3, [r7, #0]
 800a91e:	68db      	ldr	r3, [r3, #12]
 800a920:	031b      	lsls	r3, r3, #12
 800a922:	697a      	ldr	r2, [r7, #20]
 800a924:	4313      	orrs	r3, r2
 800a926:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 800a928:	697b      	ldr	r3, [r7, #20]
 800a92a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a92e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a930:	687b      	ldr	r3, [r7, #4]
 800a932:	4a27      	ldr	r2, [pc, #156]	@ (800a9d0 <TIM_OC4_SetConfig+0x138>)
 800a934:	4293      	cmp	r3, r2
 800a936:	d023      	beq.n	800a980 <TIM_OC4_SetConfig+0xe8>
 800a938:	687b      	ldr	r3, [r7, #4]
 800a93a:	4a26      	ldr	r2, [pc, #152]	@ (800a9d4 <TIM_OC4_SetConfig+0x13c>)
 800a93c:	4293      	cmp	r3, r2
 800a93e:	d01f      	beq.n	800a980 <TIM_OC4_SetConfig+0xe8>
 800a940:	687b      	ldr	r3, [r7, #4]
 800a942:	4a25      	ldr	r2, [pc, #148]	@ (800a9d8 <TIM_OC4_SetConfig+0x140>)
 800a944:	4293      	cmp	r3, r2
 800a946:	d01b      	beq.n	800a980 <TIM_OC4_SetConfig+0xe8>
 800a948:	687b      	ldr	r3, [r7, #4]
 800a94a:	4a24      	ldr	r2, [pc, #144]	@ (800a9dc <TIM_OC4_SetConfig+0x144>)
 800a94c:	4293      	cmp	r3, r2
 800a94e:	d017      	beq.n	800a980 <TIM_OC4_SetConfig+0xe8>
 800a950:	687b      	ldr	r3, [r7, #4]
 800a952:	4a23      	ldr	r2, [pc, #140]	@ (800a9e0 <TIM_OC4_SetConfig+0x148>)
 800a954:	4293      	cmp	r3, r2
 800a956:	d013      	beq.n	800a980 <TIM_OC4_SetConfig+0xe8>
 800a958:	687b      	ldr	r3, [r7, #4]
 800a95a:	4a22      	ldr	r2, [pc, #136]	@ (800a9e4 <TIM_OC4_SetConfig+0x14c>)
 800a95c:	4293      	cmp	r3, r2
 800a95e:	d00f      	beq.n	800a980 <TIM_OC4_SetConfig+0xe8>
 800a960:	687b      	ldr	r3, [r7, #4]
 800a962:	4a21      	ldr	r2, [pc, #132]	@ (800a9e8 <TIM_OC4_SetConfig+0x150>)
 800a964:	4293      	cmp	r3, r2
 800a966:	d00b      	beq.n	800a980 <TIM_OC4_SetConfig+0xe8>
 800a968:	687b      	ldr	r3, [r7, #4]
 800a96a:	4a20      	ldr	r2, [pc, #128]	@ (800a9ec <TIM_OC4_SetConfig+0x154>)
 800a96c:	4293      	cmp	r3, r2
 800a96e:	d007      	beq.n	800a980 <TIM_OC4_SetConfig+0xe8>
 800a970:	687b      	ldr	r3, [r7, #4]
 800a972:	4a1f      	ldr	r2, [pc, #124]	@ (800a9f0 <TIM_OC4_SetConfig+0x158>)
 800a974:	4293      	cmp	r3, r2
 800a976:	d003      	beq.n	800a980 <TIM_OC4_SetConfig+0xe8>
 800a978:	687b      	ldr	r3, [r7, #4]
 800a97a:	4a1e      	ldr	r2, [pc, #120]	@ (800a9f4 <TIM_OC4_SetConfig+0x15c>)
 800a97c:	4293      	cmp	r3, r2
 800a97e:	d113      	bne.n	800a9a8 <TIM_OC4_SetConfig+0x110>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800a980:	693b      	ldr	r3, [r7, #16]
 800a982:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a986:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800a988:	693b      	ldr	r3, [r7, #16]
 800a98a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800a98e:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800a990:	683b      	ldr	r3, [r7, #0]
 800a992:	695b      	ldr	r3, [r3, #20]
 800a994:	019b      	lsls	r3, r3, #6
 800a996:	693a      	ldr	r2, [r7, #16]
 800a998:	4313      	orrs	r3, r2
 800a99a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 800a99c:	683b      	ldr	r3, [r7, #0]
 800a99e:	699b      	ldr	r3, [r3, #24]
 800a9a0:	019b      	lsls	r3, r3, #6
 800a9a2:	693a      	ldr	r2, [r7, #16]
 800a9a4:	4313      	orrs	r3, r2
 800a9a6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a9a8:	687b      	ldr	r3, [r7, #4]
 800a9aa:	693a      	ldr	r2, [r7, #16]
 800a9ac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a9ae:	687b      	ldr	r3, [r7, #4]
 800a9b0:	68fa      	ldr	r2, [r7, #12]
 800a9b2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800a9b4:	683b      	ldr	r3, [r7, #0]
 800a9b6:	685a      	ldr	r2, [r3, #4]
 800a9b8:	687b      	ldr	r3, [r7, #4]
 800a9ba:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a9bc:	687b      	ldr	r3, [r7, #4]
 800a9be:	697a      	ldr	r2, [r7, #20]
 800a9c0:	621a      	str	r2, [r3, #32]
}
 800a9c2:	bf00      	nop
 800a9c4:	371c      	adds	r7, #28
 800a9c6:	46bd      	mov	sp, r7
 800a9c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9cc:	4770      	bx	lr
 800a9ce:	bf00      	nop
 800a9d0:	40012c00 	.word	0x40012c00
 800a9d4:	50012c00 	.word	0x50012c00
 800a9d8:	40013400 	.word	0x40013400
 800a9dc:	50013400 	.word	0x50013400
 800a9e0:	40014000 	.word	0x40014000
 800a9e4:	50014000 	.word	0x50014000
 800a9e8:	40014400 	.word	0x40014400
 800a9ec:	50014400 	.word	0x50014400
 800a9f0:	40014800 	.word	0x40014800
 800a9f4:	50014800 	.word	0x50014800

0800a9f8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800a9f8:	b480      	push	{r7}
 800a9fa:	b087      	sub	sp, #28
 800a9fc:	af00      	add	r7, sp, #0
 800a9fe:	6078      	str	r0, [r7, #4]
 800aa00:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800aa02:	687b      	ldr	r3, [r7, #4]
 800aa04:	6a1b      	ldr	r3, [r3, #32]
 800aa06:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800aa08:	687b      	ldr	r3, [r7, #4]
 800aa0a:	6a1b      	ldr	r3, [r3, #32]
 800aa0c:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800aa10:	687b      	ldr	r3, [r7, #4]
 800aa12:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800aa14:	687b      	ldr	r3, [r7, #4]
 800aa16:	685b      	ldr	r3, [r3, #4]
 800aa18:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800aa1a:	687b      	ldr	r3, [r7, #4]
 800aa1c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800aa1e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800aa20:	68fb      	ldr	r3, [r7, #12]
 800aa22:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800aa26:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800aa2a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800aa2c:	683b      	ldr	r3, [r7, #0]
 800aa2e:	681b      	ldr	r3, [r3, #0]
 800aa30:	68fa      	ldr	r2, [r7, #12]
 800aa32:	4313      	orrs	r3, r2
 800aa34:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800aa36:	693b      	ldr	r3, [r7, #16]
 800aa38:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800aa3c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800aa3e:	683b      	ldr	r3, [r7, #0]
 800aa40:	689b      	ldr	r3, [r3, #8]
 800aa42:	041b      	lsls	r3, r3, #16
 800aa44:	693a      	ldr	r2, [r7, #16]
 800aa46:	4313      	orrs	r3, r2
 800aa48:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800aa4a:	687b      	ldr	r3, [r7, #4]
 800aa4c:	4a21      	ldr	r2, [pc, #132]	@ (800aad4 <TIM_OC5_SetConfig+0xdc>)
 800aa4e:	4293      	cmp	r3, r2
 800aa50:	d023      	beq.n	800aa9a <TIM_OC5_SetConfig+0xa2>
 800aa52:	687b      	ldr	r3, [r7, #4]
 800aa54:	4a20      	ldr	r2, [pc, #128]	@ (800aad8 <TIM_OC5_SetConfig+0xe0>)
 800aa56:	4293      	cmp	r3, r2
 800aa58:	d01f      	beq.n	800aa9a <TIM_OC5_SetConfig+0xa2>
 800aa5a:	687b      	ldr	r3, [r7, #4]
 800aa5c:	4a1f      	ldr	r2, [pc, #124]	@ (800aadc <TIM_OC5_SetConfig+0xe4>)
 800aa5e:	4293      	cmp	r3, r2
 800aa60:	d01b      	beq.n	800aa9a <TIM_OC5_SetConfig+0xa2>
 800aa62:	687b      	ldr	r3, [r7, #4]
 800aa64:	4a1e      	ldr	r2, [pc, #120]	@ (800aae0 <TIM_OC5_SetConfig+0xe8>)
 800aa66:	4293      	cmp	r3, r2
 800aa68:	d017      	beq.n	800aa9a <TIM_OC5_SetConfig+0xa2>
 800aa6a:	687b      	ldr	r3, [r7, #4]
 800aa6c:	4a1d      	ldr	r2, [pc, #116]	@ (800aae4 <TIM_OC5_SetConfig+0xec>)
 800aa6e:	4293      	cmp	r3, r2
 800aa70:	d013      	beq.n	800aa9a <TIM_OC5_SetConfig+0xa2>
 800aa72:	687b      	ldr	r3, [r7, #4]
 800aa74:	4a1c      	ldr	r2, [pc, #112]	@ (800aae8 <TIM_OC5_SetConfig+0xf0>)
 800aa76:	4293      	cmp	r3, r2
 800aa78:	d00f      	beq.n	800aa9a <TIM_OC5_SetConfig+0xa2>
 800aa7a:	687b      	ldr	r3, [r7, #4]
 800aa7c:	4a1b      	ldr	r2, [pc, #108]	@ (800aaec <TIM_OC5_SetConfig+0xf4>)
 800aa7e:	4293      	cmp	r3, r2
 800aa80:	d00b      	beq.n	800aa9a <TIM_OC5_SetConfig+0xa2>
 800aa82:	687b      	ldr	r3, [r7, #4]
 800aa84:	4a1a      	ldr	r2, [pc, #104]	@ (800aaf0 <TIM_OC5_SetConfig+0xf8>)
 800aa86:	4293      	cmp	r3, r2
 800aa88:	d007      	beq.n	800aa9a <TIM_OC5_SetConfig+0xa2>
 800aa8a:	687b      	ldr	r3, [r7, #4]
 800aa8c:	4a19      	ldr	r2, [pc, #100]	@ (800aaf4 <TIM_OC5_SetConfig+0xfc>)
 800aa8e:	4293      	cmp	r3, r2
 800aa90:	d003      	beq.n	800aa9a <TIM_OC5_SetConfig+0xa2>
 800aa92:	687b      	ldr	r3, [r7, #4]
 800aa94:	4a18      	ldr	r2, [pc, #96]	@ (800aaf8 <TIM_OC5_SetConfig+0x100>)
 800aa96:	4293      	cmp	r3, r2
 800aa98:	d109      	bne.n	800aaae <TIM_OC5_SetConfig+0xb6>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800aa9a:	697b      	ldr	r3, [r7, #20]
 800aa9c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800aaa0:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800aaa2:	683b      	ldr	r3, [r7, #0]
 800aaa4:	695b      	ldr	r3, [r3, #20]
 800aaa6:	021b      	lsls	r3, r3, #8
 800aaa8:	697a      	ldr	r2, [r7, #20]
 800aaaa:	4313      	orrs	r3, r2
 800aaac:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800aaae:	687b      	ldr	r3, [r7, #4]
 800aab0:	697a      	ldr	r2, [r7, #20]
 800aab2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800aab4:	687b      	ldr	r3, [r7, #4]
 800aab6:	68fa      	ldr	r2, [r7, #12]
 800aab8:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800aaba:	683b      	ldr	r3, [r7, #0]
 800aabc:	685a      	ldr	r2, [r3, #4]
 800aabe:	687b      	ldr	r3, [r7, #4]
 800aac0:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800aac2:	687b      	ldr	r3, [r7, #4]
 800aac4:	693a      	ldr	r2, [r7, #16]
 800aac6:	621a      	str	r2, [r3, #32]
}
 800aac8:	bf00      	nop
 800aaca:	371c      	adds	r7, #28
 800aacc:	46bd      	mov	sp, r7
 800aace:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aad2:	4770      	bx	lr
 800aad4:	40012c00 	.word	0x40012c00
 800aad8:	50012c00 	.word	0x50012c00
 800aadc:	40013400 	.word	0x40013400
 800aae0:	50013400 	.word	0x50013400
 800aae4:	40014000 	.word	0x40014000
 800aae8:	50014000 	.word	0x50014000
 800aaec:	40014400 	.word	0x40014400
 800aaf0:	50014400 	.word	0x50014400
 800aaf4:	40014800 	.word	0x40014800
 800aaf8:	50014800 	.word	0x50014800

0800aafc <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800aafc:	b480      	push	{r7}
 800aafe:	b087      	sub	sp, #28
 800ab00:	af00      	add	r7, sp, #0
 800ab02:	6078      	str	r0, [r7, #4]
 800ab04:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ab06:	687b      	ldr	r3, [r7, #4]
 800ab08:	6a1b      	ldr	r3, [r3, #32]
 800ab0a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800ab0c:	687b      	ldr	r3, [r7, #4]
 800ab0e:	6a1b      	ldr	r3, [r3, #32]
 800ab10:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800ab14:	687b      	ldr	r3, [r7, #4]
 800ab16:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ab18:	687b      	ldr	r3, [r7, #4]
 800ab1a:	685b      	ldr	r3, [r3, #4]
 800ab1c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800ab1e:	687b      	ldr	r3, [r7, #4]
 800ab20:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ab22:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800ab24:	68fb      	ldr	r3, [r7, #12]
 800ab26:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800ab2a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ab2e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800ab30:	683b      	ldr	r3, [r7, #0]
 800ab32:	681b      	ldr	r3, [r3, #0]
 800ab34:	021b      	lsls	r3, r3, #8
 800ab36:	68fa      	ldr	r2, [r7, #12]
 800ab38:	4313      	orrs	r3, r2
 800ab3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800ab3c:	693b      	ldr	r3, [r7, #16]
 800ab3e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800ab42:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800ab44:	683b      	ldr	r3, [r7, #0]
 800ab46:	689b      	ldr	r3, [r3, #8]
 800ab48:	051b      	lsls	r3, r3, #20
 800ab4a:	693a      	ldr	r2, [r7, #16]
 800ab4c:	4313      	orrs	r3, r2
 800ab4e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ab50:	687b      	ldr	r3, [r7, #4]
 800ab52:	4a22      	ldr	r2, [pc, #136]	@ (800abdc <TIM_OC6_SetConfig+0xe0>)
 800ab54:	4293      	cmp	r3, r2
 800ab56:	d023      	beq.n	800aba0 <TIM_OC6_SetConfig+0xa4>
 800ab58:	687b      	ldr	r3, [r7, #4]
 800ab5a:	4a21      	ldr	r2, [pc, #132]	@ (800abe0 <TIM_OC6_SetConfig+0xe4>)
 800ab5c:	4293      	cmp	r3, r2
 800ab5e:	d01f      	beq.n	800aba0 <TIM_OC6_SetConfig+0xa4>
 800ab60:	687b      	ldr	r3, [r7, #4]
 800ab62:	4a20      	ldr	r2, [pc, #128]	@ (800abe4 <TIM_OC6_SetConfig+0xe8>)
 800ab64:	4293      	cmp	r3, r2
 800ab66:	d01b      	beq.n	800aba0 <TIM_OC6_SetConfig+0xa4>
 800ab68:	687b      	ldr	r3, [r7, #4]
 800ab6a:	4a1f      	ldr	r2, [pc, #124]	@ (800abe8 <TIM_OC6_SetConfig+0xec>)
 800ab6c:	4293      	cmp	r3, r2
 800ab6e:	d017      	beq.n	800aba0 <TIM_OC6_SetConfig+0xa4>
 800ab70:	687b      	ldr	r3, [r7, #4]
 800ab72:	4a1e      	ldr	r2, [pc, #120]	@ (800abec <TIM_OC6_SetConfig+0xf0>)
 800ab74:	4293      	cmp	r3, r2
 800ab76:	d013      	beq.n	800aba0 <TIM_OC6_SetConfig+0xa4>
 800ab78:	687b      	ldr	r3, [r7, #4]
 800ab7a:	4a1d      	ldr	r2, [pc, #116]	@ (800abf0 <TIM_OC6_SetConfig+0xf4>)
 800ab7c:	4293      	cmp	r3, r2
 800ab7e:	d00f      	beq.n	800aba0 <TIM_OC6_SetConfig+0xa4>
 800ab80:	687b      	ldr	r3, [r7, #4]
 800ab82:	4a1c      	ldr	r2, [pc, #112]	@ (800abf4 <TIM_OC6_SetConfig+0xf8>)
 800ab84:	4293      	cmp	r3, r2
 800ab86:	d00b      	beq.n	800aba0 <TIM_OC6_SetConfig+0xa4>
 800ab88:	687b      	ldr	r3, [r7, #4]
 800ab8a:	4a1b      	ldr	r2, [pc, #108]	@ (800abf8 <TIM_OC6_SetConfig+0xfc>)
 800ab8c:	4293      	cmp	r3, r2
 800ab8e:	d007      	beq.n	800aba0 <TIM_OC6_SetConfig+0xa4>
 800ab90:	687b      	ldr	r3, [r7, #4]
 800ab92:	4a1a      	ldr	r2, [pc, #104]	@ (800abfc <TIM_OC6_SetConfig+0x100>)
 800ab94:	4293      	cmp	r3, r2
 800ab96:	d003      	beq.n	800aba0 <TIM_OC6_SetConfig+0xa4>
 800ab98:	687b      	ldr	r3, [r7, #4]
 800ab9a:	4a19      	ldr	r2, [pc, #100]	@ (800ac00 <TIM_OC6_SetConfig+0x104>)
 800ab9c:	4293      	cmp	r3, r2
 800ab9e:	d109      	bne.n	800abb4 <TIM_OC6_SetConfig+0xb8>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800aba0:	697b      	ldr	r3, [r7, #20]
 800aba2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800aba6:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800aba8:	683b      	ldr	r3, [r7, #0]
 800abaa:	695b      	ldr	r3, [r3, #20]
 800abac:	029b      	lsls	r3, r3, #10
 800abae:	697a      	ldr	r2, [r7, #20]
 800abb0:	4313      	orrs	r3, r2
 800abb2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800abb4:	687b      	ldr	r3, [r7, #4]
 800abb6:	697a      	ldr	r2, [r7, #20]
 800abb8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800abba:	687b      	ldr	r3, [r7, #4]
 800abbc:	68fa      	ldr	r2, [r7, #12]
 800abbe:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800abc0:	683b      	ldr	r3, [r7, #0]
 800abc2:	685a      	ldr	r2, [r3, #4]
 800abc4:	687b      	ldr	r3, [r7, #4]
 800abc6:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800abc8:	687b      	ldr	r3, [r7, #4]
 800abca:	693a      	ldr	r2, [r7, #16]
 800abcc:	621a      	str	r2, [r3, #32]
}
 800abce:	bf00      	nop
 800abd0:	371c      	adds	r7, #28
 800abd2:	46bd      	mov	sp, r7
 800abd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abd8:	4770      	bx	lr
 800abda:	bf00      	nop
 800abdc:	40012c00 	.word	0x40012c00
 800abe0:	50012c00 	.word	0x50012c00
 800abe4:	40013400 	.word	0x40013400
 800abe8:	50013400 	.word	0x50013400
 800abec:	40014000 	.word	0x40014000
 800abf0:	50014000 	.word	0x50014000
 800abf4:	40014400 	.word	0x40014400
 800abf8:	50014400 	.word	0x50014400
 800abfc:	40014800 	.word	0x40014800
 800ac00:	50014800 	.word	0x50014800

0800ac04 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800ac04:	b480      	push	{r7}
 800ac06:	b087      	sub	sp, #28
 800ac08:	af00      	add	r7, sp, #0
 800ac0a:	60f8      	str	r0, [r7, #12]
 800ac0c:	60b9      	str	r1, [r7, #8]
 800ac0e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800ac10:	68bb      	ldr	r3, [r7, #8]
 800ac12:	f003 031f 	and.w	r3, r3, #31
 800ac16:	2201      	movs	r2, #1
 800ac18:	fa02 f303 	lsl.w	r3, r2, r3
 800ac1c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800ac1e:	68fb      	ldr	r3, [r7, #12]
 800ac20:	6a1a      	ldr	r2, [r3, #32]
 800ac22:	697b      	ldr	r3, [r7, #20]
 800ac24:	43db      	mvns	r3, r3
 800ac26:	401a      	ands	r2, r3
 800ac28:	68fb      	ldr	r3, [r7, #12]
 800ac2a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800ac2c:	68fb      	ldr	r3, [r7, #12]
 800ac2e:	6a1a      	ldr	r2, [r3, #32]
 800ac30:	68bb      	ldr	r3, [r7, #8]
 800ac32:	f003 031f 	and.w	r3, r3, #31
 800ac36:	6879      	ldr	r1, [r7, #4]
 800ac38:	fa01 f303 	lsl.w	r3, r1, r3
 800ac3c:	431a      	orrs	r2, r3
 800ac3e:	68fb      	ldr	r3, [r7, #12]
 800ac40:	621a      	str	r2, [r3, #32]
}
 800ac42:	bf00      	nop
 800ac44:	371c      	adds	r7, #28
 800ac46:	46bd      	mov	sp, r7
 800ac48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac4c:	4770      	bx	lr
	...

0800ac50 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800ac50:	b480      	push	{r7}
 800ac52:	b085      	sub	sp, #20
 800ac54:	af00      	add	r7, sp, #0
 800ac56:	6078      	str	r0, [r7, #4]
 800ac58:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800ac5a:	687b      	ldr	r3, [r7, #4]
 800ac5c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800ac60:	2b01      	cmp	r3, #1
 800ac62:	d101      	bne.n	800ac68 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800ac64:	2302      	movs	r3, #2
 800ac66:	e0a1      	b.n	800adac <HAL_TIMEx_MasterConfigSynchronization+0x15c>
 800ac68:	687b      	ldr	r3, [r7, #4]
 800ac6a:	2201      	movs	r2, #1
 800ac6c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ac70:	687b      	ldr	r3, [r7, #4]
 800ac72:	2202      	movs	r2, #2
 800ac74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800ac78:	687b      	ldr	r3, [r7, #4]
 800ac7a:	681b      	ldr	r3, [r3, #0]
 800ac7c:	685b      	ldr	r3, [r3, #4]
 800ac7e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800ac80:	687b      	ldr	r3, [r7, #4]
 800ac82:	681b      	ldr	r3, [r3, #0]
 800ac84:	689b      	ldr	r3, [r3, #8]
 800ac86:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800ac88:	687b      	ldr	r3, [r7, #4]
 800ac8a:	681b      	ldr	r3, [r3, #0]
 800ac8c:	4a4a      	ldr	r2, [pc, #296]	@ (800adb8 <HAL_TIMEx_MasterConfigSynchronization+0x168>)
 800ac8e:	4293      	cmp	r3, r2
 800ac90:	d00e      	beq.n	800acb0 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800ac92:	687b      	ldr	r3, [r7, #4]
 800ac94:	681b      	ldr	r3, [r3, #0]
 800ac96:	4a49      	ldr	r2, [pc, #292]	@ (800adbc <HAL_TIMEx_MasterConfigSynchronization+0x16c>)
 800ac98:	4293      	cmp	r3, r2
 800ac9a:	d009      	beq.n	800acb0 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800ac9c:	687b      	ldr	r3, [r7, #4]
 800ac9e:	681b      	ldr	r3, [r3, #0]
 800aca0:	4a47      	ldr	r2, [pc, #284]	@ (800adc0 <HAL_TIMEx_MasterConfigSynchronization+0x170>)
 800aca2:	4293      	cmp	r3, r2
 800aca4:	d004      	beq.n	800acb0 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800aca6:	687b      	ldr	r3, [r7, #4]
 800aca8:	681b      	ldr	r3, [r3, #0]
 800acaa:	4a46      	ldr	r2, [pc, #280]	@ (800adc4 <HAL_TIMEx_MasterConfigSynchronization+0x174>)
 800acac:	4293      	cmp	r3, r2
 800acae:	d108      	bne.n	800acc2 <HAL_TIMEx_MasterConfigSynchronization+0x72>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800acb0:	68fb      	ldr	r3, [r7, #12]
 800acb2:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800acb6:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800acb8:	683b      	ldr	r3, [r7, #0]
 800acba:	685b      	ldr	r3, [r3, #4]
 800acbc:	68fa      	ldr	r2, [r7, #12]
 800acbe:	4313      	orrs	r3, r2
 800acc0:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800acc2:	68fb      	ldr	r3, [r7, #12]
 800acc4:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800acc8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800accc:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800acce:	683b      	ldr	r3, [r7, #0]
 800acd0:	681b      	ldr	r3, [r3, #0]
 800acd2:	68fa      	ldr	r2, [r7, #12]
 800acd4:	4313      	orrs	r3, r2
 800acd6:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800acd8:	687b      	ldr	r3, [r7, #4]
 800acda:	681b      	ldr	r3, [r3, #0]
 800acdc:	68fa      	ldr	r2, [r7, #12]
 800acde:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ace0:	687b      	ldr	r3, [r7, #4]
 800ace2:	681b      	ldr	r3, [r3, #0]
 800ace4:	4a34      	ldr	r2, [pc, #208]	@ (800adb8 <HAL_TIMEx_MasterConfigSynchronization+0x168>)
 800ace6:	4293      	cmp	r3, r2
 800ace8:	d04a      	beq.n	800ad80 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800acea:	687b      	ldr	r3, [r7, #4]
 800acec:	681b      	ldr	r3, [r3, #0]
 800acee:	4a33      	ldr	r2, [pc, #204]	@ (800adbc <HAL_TIMEx_MasterConfigSynchronization+0x16c>)
 800acf0:	4293      	cmp	r3, r2
 800acf2:	d045      	beq.n	800ad80 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800acf4:	687b      	ldr	r3, [r7, #4]
 800acf6:	681b      	ldr	r3, [r3, #0]
 800acf8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800acfc:	d040      	beq.n	800ad80 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800acfe:	687b      	ldr	r3, [r7, #4]
 800ad00:	681b      	ldr	r3, [r3, #0]
 800ad02:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800ad06:	d03b      	beq.n	800ad80 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800ad08:	687b      	ldr	r3, [r7, #4]
 800ad0a:	681b      	ldr	r3, [r3, #0]
 800ad0c:	4a2e      	ldr	r2, [pc, #184]	@ (800adc8 <HAL_TIMEx_MasterConfigSynchronization+0x178>)
 800ad0e:	4293      	cmp	r3, r2
 800ad10:	d036      	beq.n	800ad80 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800ad12:	687b      	ldr	r3, [r7, #4]
 800ad14:	681b      	ldr	r3, [r3, #0]
 800ad16:	4a2d      	ldr	r2, [pc, #180]	@ (800adcc <HAL_TIMEx_MasterConfigSynchronization+0x17c>)
 800ad18:	4293      	cmp	r3, r2
 800ad1a:	d031      	beq.n	800ad80 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800ad1c:	687b      	ldr	r3, [r7, #4]
 800ad1e:	681b      	ldr	r3, [r3, #0]
 800ad20:	4a2b      	ldr	r2, [pc, #172]	@ (800add0 <HAL_TIMEx_MasterConfigSynchronization+0x180>)
 800ad22:	4293      	cmp	r3, r2
 800ad24:	d02c      	beq.n	800ad80 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800ad26:	687b      	ldr	r3, [r7, #4]
 800ad28:	681b      	ldr	r3, [r3, #0]
 800ad2a:	4a2a      	ldr	r2, [pc, #168]	@ (800add4 <HAL_TIMEx_MasterConfigSynchronization+0x184>)
 800ad2c:	4293      	cmp	r3, r2
 800ad2e:	d027      	beq.n	800ad80 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800ad30:	687b      	ldr	r3, [r7, #4]
 800ad32:	681b      	ldr	r3, [r3, #0]
 800ad34:	4a28      	ldr	r2, [pc, #160]	@ (800add8 <HAL_TIMEx_MasterConfigSynchronization+0x188>)
 800ad36:	4293      	cmp	r3, r2
 800ad38:	d022      	beq.n	800ad80 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800ad3a:	687b      	ldr	r3, [r7, #4]
 800ad3c:	681b      	ldr	r3, [r3, #0]
 800ad3e:	4a27      	ldr	r2, [pc, #156]	@ (800addc <HAL_TIMEx_MasterConfigSynchronization+0x18c>)
 800ad40:	4293      	cmp	r3, r2
 800ad42:	d01d      	beq.n	800ad80 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800ad44:	687b      	ldr	r3, [r7, #4]
 800ad46:	681b      	ldr	r3, [r3, #0]
 800ad48:	4a1d      	ldr	r2, [pc, #116]	@ (800adc0 <HAL_TIMEx_MasterConfigSynchronization+0x170>)
 800ad4a:	4293      	cmp	r3, r2
 800ad4c:	d018      	beq.n	800ad80 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800ad4e:	687b      	ldr	r3, [r7, #4]
 800ad50:	681b      	ldr	r3, [r3, #0]
 800ad52:	4a1c      	ldr	r2, [pc, #112]	@ (800adc4 <HAL_TIMEx_MasterConfigSynchronization+0x174>)
 800ad54:	4293      	cmp	r3, r2
 800ad56:	d013      	beq.n	800ad80 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800ad58:	687b      	ldr	r3, [r7, #4]
 800ad5a:	681b      	ldr	r3, [r3, #0]
 800ad5c:	4a20      	ldr	r2, [pc, #128]	@ (800ade0 <HAL_TIMEx_MasterConfigSynchronization+0x190>)
 800ad5e:	4293      	cmp	r3, r2
 800ad60:	d00e      	beq.n	800ad80 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800ad62:	687b      	ldr	r3, [r7, #4]
 800ad64:	681b      	ldr	r3, [r3, #0]
 800ad66:	4a1f      	ldr	r2, [pc, #124]	@ (800ade4 <HAL_TIMEx_MasterConfigSynchronization+0x194>)
 800ad68:	4293      	cmp	r3, r2
 800ad6a:	d009      	beq.n	800ad80 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800ad6c:	687b      	ldr	r3, [r7, #4]
 800ad6e:	681b      	ldr	r3, [r3, #0]
 800ad70:	4a1d      	ldr	r2, [pc, #116]	@ (800ade8 <HAL_TIMEx_MasterConfigSynchronization+0x198>)
 800ad72:	4293      	cmp	r3, r2
 800ad74:	d004      	beq.n	800ad80 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800ad76:	687b      	ldr	r3, [r7, #4]
 800ad78:	681b      	ldr	r3, [r3, #0]
 800ad7a:	4a1c      	ldr	r2, [pc, #112]	@ (800adec <HAL_TIMEx_MasterConfigSynchronization+0x19c>)
 800ad7c:	4293      	cmp	r3, r2
 800ad7e:	d10c      	bne.n	800ad9a <HAL_TIMEx_MasterConfigSynchronization+0x14a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800ad80:	68bb      	ldr	r3, [r7, #8]
 800ad82:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800ad86:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800ad88:	683b      	ldr	r3, [r7, #0]
 800ad8a:	689b      	ldr	r3, [r3, #8]
 800ad8c:	68ba      	ldr	r2, [r7, #8]
 800ad8e:	4313      	orrs	r3, r2
 800ad90:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800ad92:	687b      	ldr	r3, [r7, #4]
 800ad94:	681b      	ldr	r3, [r3, #0]
 800ad96:	68ba      	ldr	r2, [r7, #8]
 800ad98:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800ad9a:	687b      	ldr	r3, [r7, #4]
 800ad9c:	2201      	movs	r2, #1
 800ad9e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800ada2:	687b      	ldr	r3, [r7, #4]
 800ada4:	2200      	movs	r2, #0
 800ada6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800adaa:	2300      	movs	r3, #0
}
 800adac:	4618      	mov	r0, r3
 800adae:	3714      	adds	r7, #20
 800adb0:	46bd      	mov	sp, r7
 800adb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adb6:	4770      	bx	lr
 800adb8:	40012c00 	.word	0x40012c00
 800adbc:	50012c00 	.word	0x50012c00
 800adc0:	40013400 	.word	0x40013400
 800adc4:	50013400 	.word	0x50013400
 800adc8:	40000400 	.word	0x40000400
 800adcc:	50000400 	.word	0x50000400
 800add0:	40000800 	.word	0x40000800
 800add4:	50000800 	.word	0x50000800
 800add8:	40000c00 	.word	0x40000c00
 800addc:	50000c00 	.word	0x50000c00
 800ade0:	40001800 	.word	0x40001800
 800ade4:	50001800 	.word	0x50001800
 800ade8:	40014000 	.word	0x40014000
 800adec:	50014000 	.word	0x50014000

0800adf0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800adf0:	b580      	push	{r7, lr}
 800adf2:	b082      	sub	sp, #8
 800adf4:	af00      	add	r7, sp, #0
 800adf6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800adf8:	687b      	ldr	r3, [r7, #4]
 800adfa:	2b00      	cmp	r3, #0
 800adfc:	d101      	bne.n	800ae02 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800adfe:	2301      	movs	r3, #1
 800ae00:	e042      	b.n	800ae88 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800ae02:	687b      	ldr	r3, [r7, #4]
 800ae04:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ae08:	2b00      	cmp	r3, #0
 800ae0a:	d106      	bne.n	800ae1a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800ae0c:	687b      	ldr	r3, [r7, #4]
 800ae0e:	2200      	movs	r2, #0
 800ae10:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800ae14:	6878      	ldr	r0, [r7, #4]
 800ae16:	f7f6 ff75 	bl	8001d04 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800ae1a:	687b      	ldr	r3, [r7, #4]
 800ae1c:	2224      	movs	r2, #36	@ 0x24
 800ae1e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800ae22:	687b      	ldr	r3, [r7, #4]
 800ae24:	681b      	ldr	r3, [r3, #0]
 800ae26:	681a      	ldr	r2, [r3, #0]
 800ae28:	687b      	ldr	r3, [r7, #4]
 800ae2a:	681b      	ldr	r3, [r3, #0]
 800ae2c:	f022 0201 	bic.w	r2, r2, #1
 800ae30:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800ae32:	687b      	ldr	r3, [r7, #4]
 800ae34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ae36:	2b00      	cmp	r3, #0
 800ae38:	d002      	beq.n	800ae40 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800ae3a:	6878      	ldr	r0, [r7, #4]
 800ae3c:	f000 fac8 	bl	800b3d0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800ae40:	6878      	ldr	r0, [r7, #4]
 800ae42:	f000 f8d7 	bl	800aff4 <UART_SetConfig>
 800ae46:	4603      	mov	r3, r0
 800ae48:	2b01      	cmp	r3, #1
 800ae4a:	d101      	bne.n	800ae50 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800ae4c:	2301      	movs	r3, #1
 800ae4e:	e01b      	b.n	800ae88 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800ae50:	687b      	ldr	r3, [r7, #4]
 800ae52:	681b      	ldr	r3, [r3, #0]
 800ae54:	685a      	ldr	r2, [r3, #4]
 800ae56:	687b      	ldr	r3, [r7, #4]
 800ae58:	681b      	ldr	r3, [r3, #0]
 800ae5a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800ae5e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800ae60:	687b      	ldr	r3, [r7, #4]
 800ae62:	681b      	ldr	r3, [r3, #0]
 800ae64:	689a      	ldr	r2, [r3, #8]
 800ae66:	687b      	ldr	r3, [r7, #4]
 800ae68:	681b      	ldr	r3, [r3, #0]
 800ae6a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800ae6e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800ae70:	687b      	ldr	r3, [r7, #4]
 800ae72:	681b      	ldr	r3, [r3, #0]
 800ae74:	681a      	ldr	r2, [r3, #0]
 800ae76:	687b      	ldr	r3, [r7, #4]
 800ae78:	681b      	ldr	r3, [r3, #0]
 800ae7a:	f042 0201 	orr.w	r2, r2, #1
 800ae7e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800ae80:	6878      	ldr	r0, [r7, #4]
 800ae82:	f000 fb47 	bl	800b514 <UART_CheckIdleState>
 800ae86:	4603      	mov	r3, r0
}
 800ae88:	4618      	mov	r0, r3
 800ae8a:	3708      	adds	r7, #8
 800ae8c:	46bd      	mov	sp, r7
 800ae8e:	bd80      	pop	{r7, pc}

0800ae90 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800ae90:	b580      	push	{r7, lr}
 800ae92:	b08a      	sub	sp, #40	@ 0x28
 800ae94:	af02      	add	r7, sp, #8
 800ae96:	60f8      	str	r0, [r7, #12]
 800ae98:	60b9      	str	r1, [r7, #8]
 800ae9a:	603b      	str	r3, [r7, #0]
 800ae9c:	4613      	mov	r3, r2
 800ae9e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800aea0:	68fb      	ldr	r3, [r7, #12]
 800aea2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800aea6:	2b20      	cmp	r3, #32
 800aea8:	f040 808b 	bne.w	800afc2 <HAL_UART_Transmit+0x132>
  {
    if ((pData == NULL) || (Size == 0U))
 800aeac:	68bb      	ldr	r3, [r7, #8]
 800aeae:	2b00      	cmp	r3, #0
 800aeb0:	d002      	beq.n	800aeb8 <HAL_UART_Transmit+0x28>
 800aeb2:	88fb      	ldrh	r3, [r7, #6]
 800aeb4:	2b00      	cmp	r3, #0
 800aeb6:	d101      	bne.n	800aebc <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 800aeb8:	2301      	movs	r3, #1
 800aeba:	e083      	b.n	800afc4 <HAL_UART_Transmit+0x134>
    }

#if defined(USART_DMAREQUESTS_SW_WA)
    /* Disable the UART DMA Tx request if enabled */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 800aebc:	68fb      	ldr	r3, [r7, #12]
 800aebe:	681b      	ldr	r3, [r3, #0]
 800aec0:	689b      	ldr	r3, [r3, #8]
 800aec2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800aec6:	2b80      	cmp	r3, #128	@ 0x80
 800aec8:	d107      	bne.n	800aeda <HAL_UART_Transmit+0x4a>
    {
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800aeca:	68fb      	ldr	r3, [r7, #12]
 800aecc:	681b      	ldr	r3, [r3, #0]
 800aece:	689a      	ldr	r2, [r3, #8]
 800aed0:	68fb      	ldr	r3, [r7, #12]
 800aed2:	681b      	ldr	r3, [r3, #0]
 800aed4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800aed8:	609a      	str	r2, [r3, #8]
    }

#endif /* USART_DMAREQUESTS_SW_WA */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800aeda:	68fb      	ldr	r3, [r7, #12]
 800aedc:	2200      	movs	r2, #0
 800aede:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800aee2:	68fb      	ldr	r3, [r7, #12]
 800aee4:	2221      	movs	r2, #33	@ 0x21
 800aee6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800aeea:	f7f7 f875 	bl	8001fd8 <HAL_GetTick>
 800aeee:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800aef0:	68fb      	ldr	r3, [r7, #12]
 800aef2:	88fa      	ldrh	r2, [r7, #6]
 800aef4:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800aef8:	68fb      	ldr	r3, [r7, #12]
 800aefa:	88fa      	ldrh	r2, [r7, #6]
 800aefc:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800af00:	68fb      	ldr	r3, [r7, #12]
 800af02:	689b      	ldr	r3, [r3, #8]
 800af04:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800af08:	d108      	bne.n	800af1c <HAL_UART_Transmit+0x8c>
 800af0a:	68fb      	ldr	r3, [r7, #12]
 800af0c:	691b      	ldr	r3, [r3, #16]
 800af0e:	2b00      	cmp	r3, #0
 800af10:	d104      	bne.n	800af1c <HAL_UART_Transmit+0x8c>
    {
      pdata8bits  = NULL;
 800af12:	2300      	movs	r3, #0
 800af14:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800af16:	68bb      	ldr	r3, [r7, #8]
 800af18:	61bb      	str	r3, [r7, #24]
 800af1a:	e003      	b.n	800af24 <HAL_UART_Transmit+0x94>
    }
    else
    {
      pdata8bits  = pData;
 800af1c:	68bb      	ldr	r3, [r7, #8]
 800af1e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800af20:	2300      	movs	r3, #0
 800af22:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800af24:	e030      	b.n	800af88 <HAL_UART_Transmit+0xf8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800af26:	683b      	ldr	r3, [r7, #0]
 800af28:	9300      	str	r3, [sp, #0]
 800af2a:	697b      	ldr	r3, [r7, #20]
 800af2c:	2200      	movs	r2, #0
 800af2e:	2180      	movs	r1, #128	@ 0x80
 800af30:	68f8      	ldr	r0, [r7, #12]
 800af32:	f000 fb99 	bl	800b668 <UART_WaitOnFlagUntilTimeout>
 800af36:	4603      	mov	r3, r0
 800af38:	2b00      	cmp	r3, #0
 800af3a:	d005      	beq.n	800af48 <HAL_UART_Transmit+0xb8>
      {

        huart->gState = HAL_UART_STATE_READY;
 800af3c:	68fb      	ldr	r3, [r7, #12]
 800af3e:	2220      	movs	r2, #32
 800af40:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800af44:	2303      	movs	r3, #3
 800af46:	e03d      	b.n	800afc4 <HAL_UART_Transmit+0x134>
      }
      if (pdata8bits == NULL)
 800af48:	69fb      	ldr	r3, [r7, #28]
 800af4a:	2b00      	cmp	r3, #0
 800af4c:	d10b      	bne.n	800af66 <HAL_UART_Transmit+0xd6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800af4e:	69bb      	ldr	r3, [r7, #24]
 800af50:	881b      	ldrh	r3, [r3, #0]
 800af52:	461a      	mov	r2, r3
 800af54:	68fb      	ldr	r3, [r7, #12]
 800af56:	681b      	ldr	r3, [r3, #0]
 800af58:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800af5c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800af5e:	69bb      	ldr	r3, [r7, #24]
 800af60:	3302      	adds	r3, #2
 800af62:	61bb      	str	r3, [r7, #24]
 800af64:	e007      	b.n	800af76 <HAL_UART_Transmit+0xe6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800af66:	69fb      	ldr	r3, [r7, #28]
 800af68:	781a      	ldrb	r2, [r3, #0]
 800af6a:	68fb      	ldr	r3, [r7, #12]
 800af6c:	681b      	ldr	r3, [r3, #0]
 800af6e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800af70:	69fb      	ldr	r3, [r7, #28]
 800af72:	3301      	adds	r3, #1
 800af74:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800af76:	68fb      	ldr	r3, [r7, #12]
 800af78:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800af7c:	b29b      	uxth	r3, r3
 800af7e:	3b01      	subs	r3, #1
 800af80:	b29a      	uxth	r2, r3
 800af82:	68fb      	ldr	r3, [r7, #12]
 800af84:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800af88:	68fb      	ldr	r3, [r7, #12]
 800af8a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800af8e:	b29b      	uxth	r3, r3
 800af90:	2b00      	cmp	r3, #0
 800af92:	d1c8      	bne.n	800af26 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800af94:	683b      	ldr	r3, [r7, #0]
 800af96:	9300      	str	r3, [sp, #0]
 800af98:	697b      	ldr	r3, [r7, #20]
 800af9a:	2200      	movs	r2, #0
 800af9c:	2140      	movs	r1, #64	@ 0x40
 800af9e:	68f8      	ldr	r0, [r7, #12]
 800afa0:	f000 fb62 	bl	800b668 <UART_WaitOnFlagUntilTimeout>
 800afa4:	4603      	mov	r3, r0
 800afa6:	2b00      	cmp	r3, #0
 800afa8:	d005      	beq.n	800afb6 <HAL_UART_Transmit+0x126>
    {
      huart->gState = HAL_UART_STATE_READY;
 800afaa:	68fb      	ldr	r3, [r7, #12]
 800afac:	2220      	movs	r2, #32
 800afae:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800afb2:	2303      	movs	r3, #3
 800afb4:	e006      	b.n	800afc4 <HAL_UART_Transmit+0x134>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800afb6:	68fb      	ldr	r3, [r7, #12]
 800afb8:	2220      	movs	r2, #32
 800afba:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800afbe:	2300      	movs	r3, #0
 800afc0:	e000      	b.n	800afc4 <HAL_UART_Transmit+0x134>
  }
  else
  {
    return HAL_BUSY;
 800afc2:	2302      	movs	r3, #2
  }
}
 800afc4:	4618      	mov	r0, r3
 800afc6:	3720      	adds	r7, #32
 800afc8:	46bd      	mov	sp, r7
 800afca:	bd80      	pop	{r7, pc}

0800afcc <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800afcc:	b480      	push	{r7}
 800afce:	b083      	sub	sp, #12
 800afd0:	af00      	add	r7, sp, #0
 800afd2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 800afd4:	bf00      	nop
 800afd6:	370c      	adds	r7, #12
 800afd8:	46bd      	mov	sp, r7
 800afda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afde:	4770      	bx	lr

0800afe0 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800afe0:	b480      	push	{r7}
 800afe2:	b083      	sub	sp, #12
 800afe4:	af00      	add	r7, sp, #0
 800afe6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800afe8:	bf00      	nop
 800afea:	370c      	adds	r7, #12
 800afec:	46bd      	mov	sp, r7
 800afee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aff2:	4770      	bx	lr

0800aff4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800aff4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800aff8:	b094      	sub	sp, #80	@ 0x50
 800affa:	af00      	add	r7, sp, #0
 800affc:	62f8      	str	r0, [r7, #44]	@ 0x2c
  uint32_t tmpreg;
  uint16_t brrtemp;
  uint32_t clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800affe:	2300      	movs	r3, #0
 800b000:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 800b004:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b006:	681a      	ldr	r2, [r3, #0]
 800b008:	4b78      	ldr	r3, [pc, #480]	@ (800b1ec <UART_SetConfig+0x1f8>)
 800b00a:	429a      	cmp	r2, r3
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800b00c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b00e:	689a      	ldr	r2, [r3, #8]
 800b010:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b012:	691b      	ldr	r3, [r3, #16]
 800b014:	431a      	orrs	r2, r3
 800b016:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b018:	695b      	ldr	r3, [r3, #20]
 800b01a:	431a      	orrs	r2, r3
 800b01c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b01e:	69db      	ldr	r3, [r3, #28]
 800b020:	4313      	orrs	r3, r2
 800b022:	64fb      	str	r3, [r7, #76]	@ 0x4c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800b024:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b026:	681b      	ldr	r3, [r3, #0]
 800b028:	681b      	ldr	r3, [r3, #0]
 800b02a:	4971      	ldr	r1, [pc, #452]	@ (800b1f0 <UART_SetConfig+0x1fc>)
 800b02c:	4019      	ands	r1, r3
 800b02e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b030:	681a      	ldr	r2, [r3, #0]
 800b032:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b034:	430b      	orrs	r3, r1
 800b036:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800b038:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b03a:	681b      	ldr	r3, [r3, #0]
 800b03c:	685b      	ldr	r3, [r3, #4]
 800b03e:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800b042:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b044:	68d9      	ldr	r1, [r3, #12]
 800b046:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b048:	681a      	ldr	r2, [r3, #0]
 800b04a:	ea40 0301 	orr.w	r3, r0, r1
 800b04e:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800b050:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b052:	699b      	ldr	r3, [r3, #24]
 800b054:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800b056:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b058:	681a      	ldr	r2, [r3, #0]
 800b05a:	4b64      	ldr	r3, [pc, #400]	@ (800b1ec <UART_SetConfig+0x1f8>)
 800b05c:	429a      	cmp	r2, r3
 800b05e:	d009      	beq.n	800b074 <UART_SetConfig+0x80>
 800b060:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b062:	681a      	ldr	r2, [r3, #0]
 800b064:	4b63      	ldr	r3, [pc, #396]	@ (800b1f4 <UART_SetConfig+0x200>)
 800b066:	429a      	cmp	r2, r3
 800b068:	d004      	beq.n	800b074 <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800b06a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b06c:	6a1a      	ldr	r2, [r3, #32]
 800b06e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b070:	4313      	orrs	r3, r2
 800b072:	64fb      	str	r3, [r7, #76]	@ 0x4c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800b074:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b076:	681b      	ldr	r3, [r3, #0]
 800b078:	689b      	ldr	r3, [r3, #8]
 800b07a:	f023 416e 	bic.w	r1, r3, #3992977408	@ 0xee000000
 800b07e:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
 800b082:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b084:	681a      	ldr	r2, [r3, #0]
 800b086:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b088:	430b      	orrs	r3, r1
 800b08a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800b08c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b08e:	681b      	ldr	r3, [r3, #0]
 800b090:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b092:	f023 000f 	bic.w	r0, r3, #15
 800b096:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b098:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800b09a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b09c:	681a      	ldr	r2, [r3, #0]
 800b09e:	ea40 0301 	orr.w	r3, r0, r1
 800b0a2:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800b0a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b0a6:	681a      	ldr	r2, [r3, #0]
 800b0a8:	4b53      	ldr	r3, [pc, #332]	@ (800b1f8 <UART_SetConfig+0x204>)
 800b0aa:	429a      	cmp	r2, r3
 800b0ac:	d102      	bne.n	800b0b4 <UART_SetConfig+0xc0>
 800b0ae:	2301      	movs	r3, #1
 800b0b0:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b0b2:	e066      	b.n	800b182 <UART_SetConfig+0x18e>
 800b0b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b0b6:	681a      	ldr	r2, [r3, #0]
 800b0b8:	4b50      	ldr	r3, [pc, #320]	@ (800b1fc <UART_SetConfig+0x208>)
 800b0ba:	429a      	cmp	r2, r3
 800b0bc:	d102      	bne.n	800b0c4 <UART_SetConfig+0xd0>
 800b0be:	2302      	movs	r3, #2
 800b0c0:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b0c2:	e05e      	b.n	800b182 <UART_SetConfig+0x18e>
 800b0c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b0c6:	681a      	ldr	r2, [r3, #0]
 800b0c8:	4b4d      	ldr	r3, [pc, #308]	@ (800b200 <UART_SetConfig+0x20c>)
 800b0ca:	429a      	cmp	r2, r3
 800b0cc:	d102      	bne.n	800b0d4 <UART_SetConfig+0xe0>
 800b0ce:	2304      	movs	r3, #4
 800b0d0:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b0d2:	e056      	b.n	800b182 <UART_SetConfig+0x18e>
 800b0d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b0d6:	681a      	ldr	r2, [r3, #0]
 800b0d8:	4b4a      	ldr	r3, [pc, #296]	@ (800b204 <UART_SetConfig+0x210>)
 800b0da:	429a      	cmp	r2, r3
 800b0dc:	d102      	bne.n	800b0e4 <UART_SetConfig+0xf0>
 800b0de:	2308      	movs	r3, #8
 800b0e0:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b0e2:	e04e      	b.n	800b182 <UART_SetConfig+0x18e>
 800b0e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b0e6:	681a      	ldr	r2, [r3, #0]
 800b0e8:	4b47      	ldr	r3, [pc, #284]	@ (800b208 <UART_SetConfig+0x214>)
 800b0ea:	429a      	cmp	r2, r3
 800b0ec:	d102      	bne.n	800b0f4 <UART_SetConfig+0x100>
 800b0ee:	2310      	movs	r3, #16
 800b0f0:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b0f2:	e046      	b.n	800b182 <UART_SetConfig+0x18e>
 800b0f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b0f6:	681a      	ldr	r2, [r3, #0]
 800b0f8:	4b44      	ldr	r3, [pc, #272]	@ (800b20c <UART_SetConfig+0x218>)
 800b0fa:	429a      	cmp	r2, r3
 800b0fc:	d102      	bne.n	800b104 <UART_SetConfig+0x110>
 800b0fe:	2320      	movs	r3, #32
 800b100:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b102:	e03e      	b.n	800b182 <UART_SetConfig+0x18e>
 800b104:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b106:	681a      	ldr	r2, [r3, #0]
 800b108:	4b41      	ldr	r3, [pc, #260]	@ (800b210 <UART_SetConfig+0x21c>)
 800b10a:	429a      	cmp	r2, r3
 800b10c:	d102      	bne.n	800b114 <UART_SetConfig+0x120>
 800b10e:	2340      	movs	r3, #64	@ 0x40
 800b110:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b112:	e036      	b.n	800b182 <UART_SetConfig+0x18e>
 800b114:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b116:	681a      	ldr	r2, [r3, #0]
 800b118:	4b3e      	ldr	r3, [pc, #248]	@ (800b214 <UART_SetConfig+0x220>)
 800b11a:	429a      	cmp	r2, r3
 800b11c:	d102      	bne.n	800b124 <UART_SetConfig+0x130>
 800b11e:	2380      	movs	r3, #128	@ 0x80
 800b120:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b122:	e02e      	b.n	800b182 <UART_SetConfig+0x18e>
 800b124:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b126:	681a      	ldr	r2, [r3, #0]
 800b128:	4b3b      	ldr	r3, [pc, #236]	@ (800b218 <UART_SetConfig+0x224>)
 800b12a:	429a      	cmp	r2, r3
 800b12c:	d103      	bne.n	800b136 <UART_SetConfig+0x142>
 800b12e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800b132:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b134:	e025      	b.n	800b182 <UART_SetConfig+0x18e>
 800b136:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b138:	681a      	ldr	r2, [r3, #0]
 800b13a:	4b38      	ldr	r3, [pc, #224]	@ (800b21c <UART_SetConfig+0x228>)
 800b13c:	429a      	cmp	r2, r3
 800b13e:	d103      	bne.n	800b148 <UART_SetConfig+0x154>
 800b140:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800b144:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b146:	e01c      	b.n	800b182 <UART_SetConfig+0x18e>
 800b148:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b14a:	681a      	ldr	r2, [r3, #0]
 800b14c:	4b34      	ldr	r3, [pc, #208]	@ (800b220 <UART_SetConfig+0x22c>)
 800b14e:	429a      	cmp	r2, r3
 800b150:	d103      	bne.n	800b15a <UART_SetConfig+0x166>
 800b152:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b156:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b158:	e013      	b.n	800b182 <UART_SetConfig+0x18e>
 800b15a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b15c:	681a      	ldr	r2, [r3, #0]
 800b15e:	4b31      	ldr	r3, [pc, #196]	@ (800b224 <UART_SetConfig+0x230>)
 800b160:	429a      	cmp	r2, r3
 800b162:	d103      	bne.n	800b16c <UART_SetConfig+0x178>
 800b164:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800b168:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b16a:	e00a      	b.n	800b182 <UART_SetConfig+0x18e>
 800b16c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b16e:	681a      	ldr	r2, [r3, #0]
 800b170:	4b1e      	ldr	r3, [pc, #120]	@ (800b1ec <UART_SetConfig+0x1f8>)
 800b172:	429a      	cmp	r2, r3
 800b174:	d103      	bne.n	800b17e <UART_SetConfig+0x18a>
 800b176:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800b17a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b17c:	e001      	b.n	800b182 <UART_SetConfig+0x18e>
 800b17e:	2300      	movs	r3, #0
 800b180:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800b182:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b184:	681a      	ldr	r2, [r3, #0]
 800b186:	4b19      	ldr	r3, [pc, #100]	@ (800b1ec <UART_SetConfig+0x1f8>)
 800b188:	429a      	cmp	r2, r3
 800b18a:	d005      	beq.n	800b198 <UART_SetConfig+0x1a4>
 800b18c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b18e:	681a      	ldr	r2, [r3, #0]
 800b190:	4b18      	ldr	r3, [pc, #96]	@ (800b1f4 <UART_SetConfig+0x200>)
 800b192:	429a      	cmp	r2, r3
 800b194:	f040 8094 	bne.w	800b2c0 <UART_SetConfig+0x2cc>
  {
    /* Retrieve frequency clock */
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800b198:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b19a:	2200      	movs	r2, #0
 800b19c:	623b      	str	r3, [r7, #32]
 800b19e:	627a      	str	r2, [r7, #36]	@ 0x24
 800b1a0:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800b1a4:	f7fc f8d8 	bl	8007358 <HAL_RCCEx_GetPeriphCLKFreq>
 800b1a8:	6438      	str	r0, [r7, #64]	@ 0x40

    /* If proper clock source reported */
    if (pclk != 0U)
 800b1aa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b1ac:	2b00      	cmp	r3, #0
 800b1ae:	f000 80f7 	beq.w	800b3a0 <UART_SetConfig+0x3ac>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800b1b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b1b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b1b6:	4a1c      	ldr	r2, [pc, #112]	@ (800b228 <UART_SetConfig+0x234>)
 800b1b8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b1bc:	461a      	mov	r2, r3
 800b1be:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b1c0:	fbb3 f3f2 	udiv	r3, r3, r2
 800b1c4:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800b1c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b1c8:	685a      	ldr	r2, [r3, #4]
 800b1ca:	4613      	mov	r3, r2
 800b1cc:	005b      	lsls	r3, r3, #1
 800b1ce:	4413      	add	r3, r2
 800b1d0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b1d2:	429a      	cmp	r2, r3
 800b1d4:	d305      	bcc.n	800b1e2 <UART_SetConfig+0x1ee>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800b1d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b1d8:	685b      	ldr	r3, [r3, #4]
 800b1da:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800b1dc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b1de:	429a      	cmp	r2, r3
 800b1e0:	d924      	bls.n	800b22c <UART_SetConfig+0x238>
      {
        ret = HAL_ERROR;
 800b1e2:	2301      	movs	r3, #1
 800b1e4:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800b1e8:	e069      	b.n	800b2be <UART_SetConfig+0x2ca>
 800b1ea:	bf00      	nop
 800b1ec:	44002400 	.word	0x44002400
 800b1f0:	cfff69f3 	.word	0xcfff69f3
 800b1f4:	54002400 	.word	0x54002400
 800b1f8:	40013800 	.word	0x40013800
 800b1fc:	40004400 	.word	0x40004400
 800b200:	40004800 	.word	0x40004800
 800b204:	40004c00 	.word	0x40004c00
 800b208:	40005000 	.word	0x40005000
 800b20c:	40006400 	.word	0x40006400
 800b210:	40007800 	.word	0x40007800
 800b214:	40007c00 	.word	0x40007c00
 800b218:	40008000 	.word	0x40008000
 800b21c:	40006800 	.word	0x40006800
 800b220:	40006c00 	.word	0x40006c00
 800b224:	40008400 	.word	0x40008400
 800b228:	08010f98 	.word	0x08010f98
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b22c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b22e:	2200      	movs	r2, #0
 800b230:	61bb      	str	r3, [r7, #24]
 800b232:	61fa      	str	r2, [r7, #28]
 800b234:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b236:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b238:	4a64      	ldr	r2, [pc, #400]	@ (800b3cc <UART_SetConfig+0x3d8>)
 800b23a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b23e:	b29b      	uxth	r3, r3
 800b240:	2200      	movs	r2, #0
 800b242:	613b      	str	r3, [r7, #16]
 800b244:	617a      	str	r2, [r7, #20]
 800b246:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800b24a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800b24e:	f7f5 fd2b 	bl	8000ca8 <__aeabi_uldivmod>
 800b252:	4602      	mov	r2, r0
 800b254:	460b      	mov	r3, r1
 800b256:	4610      	mov	r0, r2
 800b258:	4619      	mov	r1, r3
 800b25a:	f04f 0200 	mov.w	r2, #0
 800b25e:	f04f 0300 	mov.w	r3, #0
 800b262:	020b      	lsls	r3, r1, #8
 800b264:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800b268:	0202      	lsls	r2, r0, #8
 800b26a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b26c:	6849      	ldr	r1, [r1, #4]
 800b26e:	0849      	lsrs	r1, r1, #1
 800b270:	2000      	movs	r0, #0
 800b272:	460c      	mov	r4, r1
 800b274:	4605      	mov	r5, r0
 800b276:	eb12 0804 	adds.w	r8, r2, r4
 800b27a:	eb43 0905 	adc.w	r9, r3, r5
 800b27e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b280:	685b      	ldr	r3, [r3, #4]
 800b282:	2200      	movs	r2, #0
 800b284:	60bb      	str	r3, [r7, #8]
 800b286:	60fa      	str	r2, [r7, #12]
 800b288:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800b28c:	4640      	mov	r0, r8
 800b28e:	4649      	mov	r1, r9
 800b290:	f7f5 fd0a 	bl	8000ca8 <__aeabi_uldivmod>
 800b294:	4602      	mov	r2, r0
 800b296:	460b      	mov	r3, r1
 800b298:	4613      	mov	r3, r2
 800b29a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800b29c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b29e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800b2a2:	d308      	bcc.n	800b2b6 <UART_SetConfig+0x2c2>
 800b2a4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b2a6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b2aa:	d204      	bcs.n	800b2b6 <UART_SetConfig+0x2c2>
        {
          huart->Instance->BRR = usartdiv;
 800b2ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b2ae:	681b      	ldr	r3, [r3, #0]
 800b2b0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800b2b2:	60da      	str	r2, [r3, #12]
 800b2b4:	e003      	b.n	800b2be <UART_SetConfig+0x2ca>
        }
        else
        {
          ret = HAL_ERROR;
 800b2b6:	2301      	movs	r3, #1
 800b2b8:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if (pclk != 0U)
 800b2bc:	e070      	b.n	800b3a0 <UART_SetConfig+0x3ac>
 800b2be:	e06f      	b.n	800b3a0 <UART_SetConfig+0x3ac>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b2c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b2c2:	69db      	ldr	r3, [r3, #28]
 800b2c4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b2c8:	d13c      	bne.n	800b344 <UART_SetConfig+0x350>
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800b2ca:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b2cc:	2200      	movs	r2, #0
 800b2ce:	603b      	str	r3, [r7, #0]
 800b2d0:	607a      	str	r2, [r7, #4]
 800b2d2:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b2d6:	f7fc f83f 	bl	8007358 <HAL_RCCEx_GetPeriphCLKFreq>
 800b2da:	6438      	str	r0, [r7, #64]	@ 0x40

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800b2dc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b2de:	2b00      	cmp	r3, #0
 800b2e0:	d05e      	beq.n	800b3a0 <UART_SetConfig+0x3ac>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b2e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b2e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b2e6:	4a39      	ldr	r2, [pc, #228]	@ (800b3cc <UART_SetConfig+0x3d8>)
 800b2e8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b2ec:	461a      	mov	r2, r3
 800b2ee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b2f0:	fbb3 f3f2 	udiv	r3, r3, r2
 800b2f4:	005a      	lsls	r2, r3, #1
 800b2f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b2f8:	685b      	ldr	r3, [r3, #4]
 800b2fa:	085b      	lsrs	r3, r3, #1
 800b2fc:	441a      	add	r2, r3
 800b2fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b300:	685b      	ldr	r3, [r3, #4]
 800b302:	fbb2 f3f3 	udiv	r3, r2, r3
 800b306:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b308:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b30a:	2b0f      	cmp	r3, #15
 800b30c:	d916      	bls.n	800b33c <UART_SetConfig+0x348>
 800b30e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b310:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b314:	d212      	bcs.n	800b33c <UART_SetConfig+0x348>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800b316:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b318:	b29b      	uxth	r3, r3
 800b31a:	f023 030f 	bic.w	r3, r3, #15
 800b31e:	877b      	strh	r3, [r7, #58]	@ 0x3a
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800b320:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b322:	085b      	lsrs	r3, r3, #1
 800b324:	b29b      	uxth	r3, r3
 800b326:	f003 0307 	and.w	r3, r3, #7
 800b32a:	b29a      	uxth	r2, r3
 800b32c:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800b32e:	4313      	orrs	r3, r2
 800b330:	877b      	strh	r3, [r7, #58]	@ 0x3a
        huart->Instance->BRR = brrtemp;
 800b332:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b334:	681b      	ldr	r3, [r3, #0]
 800b336:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 800b338:	60da      	str	r2, [r3, #12]
 800b33a:	e031      	b.n	800b3a0 <UART_SetConfig+0x3ac>
      }
      else
      {
        ret = HAL_ERROR;
 800b33c:	2301      	movs	r3, #1
 800b33e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800b342:	e02d      	b.n	800b3a0 <UART_SetConfig+0x3ac>
      }
    }
  }
  else
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800b344:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b346:	2200      	movs	r2, #0
 800b348:	469a      	mov	sl, r3
 800b34a:	4693      	mov	fp, r2
 800b34c:	4650      	mov	r0, sl
 800b34e:	4659      	mov	r1, fp
 800b350:	f7fc f802 	bl	8007358 <HAL_RCCEx_GetPeriphCLKFreq>
 800b354:	6438      	str	r0, [r7, #64]	@ 0x40

    if (pclk != 0U)
 800b356:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b358:	2b00      	cmp	r3, #0
 800b35a:	d021      	beq.n	800b3a0 <UART_SetConfig+0x3ac>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b35c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b35e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b360:	4a1a      	ldr	r2, [pc, #104]	@ (800b3cc <UART_SetConfig+0x3d8>)
 800b362:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b366:	461a      	mov	r2, r3
 800b368:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b36a:	fbb3 f2f2 	udiv	r2, r3, r2
 800b36e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b370:	685b      	ldr	r3, [r3, #4]
 800b372:	085b      	lsrs	r3, r3, #1
 800b374:	441a      	add	r2, r3
 800b376:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b378:	685b      	ldr	r3, [r3, #4]
 800b37a:	fbb2 f3f3 	udiv	r3, r2, r3
 800b37e:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b380:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b382:	2b0f      	cmp	r3, #15
 800b384:	d909      	bls.n	800b39a <UART_SetConfig+0x3a6>
 800b386:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b388:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b38c:	d205      	bcs.n	800b39a <UART_SetConfig+0x3a6>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800b38e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b390:	b29a      	uxth	r2, r3
 800b392:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b394:	681b      	ldr	r3, [r3, #0]
 800b396:	60da      	str	r2, [r3, #12]
 800b398:	e002      	b.n	800b3a0 <UART_SetConfig+0x3ac>
      }
      else
      {
        ret = HAL_ERROR;
 800b39a:	2301      	movs	r3, #1
 800b39c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800b3a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b3a2:	2201      	movs	r2, #1
 800b3a4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800b3a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b3aa:	2201      	movs	r2, #1
 800b3ac:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800b3b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b3b2:	2200      	movs	r2, #0
 800b3b4:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800b3b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b3b8:	2200      	movs	r2, #0
 800b3ba:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800b3bc:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 800b3c0:	4618      	mov	r0, r3
 800b3c2:	3750      	adds	r7, #80	@ 0x50
 800b3c4:	46bd      	mov	sp, r7
 800b3c6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800b3ca:	bf00      	nop
 800b3cc:	08010f98 	.word	0x08010f98

0800b3d0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800b3d0:	b480      	push	{r7}
 800b3d2:	b083      	sub	sp, #12
 800b3d4:	af00      	add	r7, sp, #0
 800b3d6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800b3d8:	687b      	ldr	r3, [r7, #4]
 800b3da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b3dc:	f003 0308 	and.w	r3, r3, #8
 800b3e0:	2b00      	cmp	r3, #0
 800b3e2:	d00a      	beq.n	800b3fa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800b3e4:	687b      	ldr	r3, [r7, #4]
 800b3e6:	681b      	ldr	r3, [r3, #0]
 800b3e8:	685b      	ldr	r3, [r3, #4]
 800b3ea:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800b3ee:	687b      	ldr	r3, [r7, #4]
 800b3f0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b3f2:	687b      	ldr	r3, [r7, #4]
 800b3f4:	681b      	ldr	r3, [r3, #0]
 800b3f6:	430a      	orrs	r2, r1
 800b3f8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800b3fa:	687b      	ldr	r3, [r7, #4]
 800b3fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b3fe:	f003 0301 	and.w	r3, r3, #1
 800b402:	2b00      	cmp	r3, #0
 800b404:	d00a      	beq.n	800b41c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800b406:	687b      	ldr	r3, [r7, #4]
 800b408:	681b      	ldr	r3, [r3, #0]
 800b40a:	685b      	ldr	r3, [r3, #4]
 800b40c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800b410:	687b      	ldr	r3, [r7, #4]
 800b412:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b414:	687b      	ldr	r3, [r7, #4]
 800b416:	681b      	ldr	r3, [r3, #0]
 800b418:	430a      	orrs	r2, r1
 800b41a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800b41c:	687b      	ldr	r3, [r7, #4]
 800b41e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b420:	f003 0302 	and.w	r3, r3, #2
 800b424:	2b00      	cmp	r3, #0
 800b426:	d00a      	beq.n	800b43e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800b428:	687b      	ldr	r3, [r7, #4]
 800b42a:	681b      	ldr	r3, [r3, #0]
 800b42c:	685b      	ldr	r3, [r3, #4]
 800b42e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800b432:	687b      	ldr	r3, [r7, #4]
 800b434:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b436:	687b      	ldr	r3, [r7, #4]
 800b438:	681b      	ldr	r3, [r3, #0]
 800b43a:	430a      	orrs	r2, r1
 800b43c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800b43e:	687b      	ldr	r3, [r7, #4]
 800b440:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b442:	f003 0304 	and.w	r3, r3, #4
 800b446:	2b00      	cmp	r3, #0
 800b448:	d00a      	beq.n	800b460 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800b44a:	687b      	ldr	r3, [r7, #4]
 800b44c:	681b      	ldr	r3, [r3, #0]
 800b44e:	685b      	ldr	r3, [r3, #4]
 800b450:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800b454:	687b      	ldr	r3, [r7, #4]
 800b456:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800b458:	687b      	ldr	r3, [r7, #4]
 800b45a:	681b      	ldr	r3, [r3, #0]
 800b45c:	430a      	orrs	r2, r1
 800b45e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800b460:	687b      	ldr	r3, [r7, #4]
 800b462:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b464:	f003 0310 	and.w	r3, r3, #16
 800b468:	2b00      	cmp	r3, #0
 800b46a:	d00a      	beq.n	800b482 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800b46c:	687b      	ldr	r3, [r7, #4]
 800b46e:	681b      	ldr	r3, [r3, #0]
 800b470:	689b      	ldr	r3, [r3, #8]
 800b472:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800b476:	687b      	ldr	r3, [r7, #4]
 800b478:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800b47a:	687b      	ldr	r3, [r7, #4]
 800b47c:	681b      	ldr	r3, [r3, #0]
 800b47e:	430a      	orrs	r2, r1
 800b480:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800b482:	687b      	ldr	r3, [r7, #4]
 800b484:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b486:	f003 0320 	and.w	r3, r3, #32
 800b48a:	2b00      	cmp	r3, #0
 800b48c:	d00a      	beq.n	800b4a4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800b48e:	687b      	ldr	r3, [r7, #4]
 800b490:	681b      	ldr	r3, [r3, #0]
 800b492:	689b      	ldr	r3, [r3, #8]
 800b494:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800b498:	687b      	ldr	r3, [r7, #4]
 800b49a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800b49c:	687b      	ldr	r3, [r7, #4]
 800b49e:	681b      	ldr	r3, [r3, #0]
 800b4a0:	430a      	orrs	r2, r1
 800b4a2:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800b4a4:	687b      	ldr	r3, [r7, #4]
 800b4a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b4a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b4ac:	2b00      	cmp	r3, #0
 800b4ae:	d01a      	beq.n	800b4e6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800b4b0:	687b      	ldr	r3, [r7, #4]
 800b4b2:	681b      	ldr	r3, [r3, #0]
 800b4b4:	685b      	ldr	r3, [r3, #4]
 800b4b6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800b4ba:	687b      	ldr	r3, [r7, #4]
 800b4bc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b4be:	687b      	ldr	r3, [r7, #4]
 800b4c0:	681b      	ldr	r3, [r3, #0]
 800b4c2:	430a      	orrs	r2, r1
 800b4c4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800b4c6:	687b      	ldr	r3, [r7, #4]
 800b4c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b4ca:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b4ce:	d10a      	bne.n	800b4e6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800b4d0:	687b      	ldr	r3, [r7, #4]
 800b4d2:	681b      	ldr	r3, [r3, #0]
 800b4d4:	685b      	ldr	r3, [r3, #4]
 800b4d6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800b4da:	687b      	ldr	r3, [r7, #4]
 800b4dc:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800b4de:	687b      	ldr	r3, [r7, #4]
 800b4e0:	681b      	ldr	r3, [r3, #0]
 800b4e2:	430a      	orrs	r2, r1
 800b4e4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800b4e6:	687b      	ldr	r3, [r7, #4]
 800b4e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b4ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b4ee:	2b00      	cmp	r3, #0
 800b4f0:	d00a      	beq.n	800b508 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800b4f2:	687b      	ldr	r3, [r7, #4]
 800b4f4:	681b      	ldr	r3, [r3, #0]
 800b4f6:	685b      	ldr	r3, [r3, #4]
 800b4f8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800b4fc:	687b      	ldr	r3, [r7, #4]
 800b4fe:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800b500:	687b      	ldr	r3, [r7, #4]
 800b502:	681b      	ldr	r3, [r3, #0]
 800b504:	430a      	orrs	r2, r1
 800b506:	605a      	str	r2, [r3, #4]
  }
}
 800b508:	bf00      	nop
 800b50a:	370c      	adds	r7, #12
 800b50c:	46bd      	mov	sp, r7
 800b50e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b512:	4770      	bx	lr

0800b514 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800b514:	b580      	push	{r7, lr}
 800b516:	b098      	sub	sp, #96	@ 0x60
 800b518:	af02      	add	r7, sp, #8
 800b51a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b51c:	687b      	ldr	r3, [r7, #4]
 800b51e:	2200      	movs	r2, #0
 800b520:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800b524:	f7f6 fd58 	bl	8001fd8 <HAL_GetTick>
 800b528:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800b52a:	687b      	ldr	r3, [r7, #4]
 800b52c:	681b      	ldr	r3, [r3, #0]
 800b52e:	681b      	ldr	r3, [r3, #0]
 800b530:	f003 0308 	and.w	r3, r3, #8
 800b534:	2b08      	cmp	r3, #8
 800b536:	d12f      	bne.n	800b598 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b538:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800b53c:	9300      	str	r3, [sp, #0]
 800b53e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b540:	2200      	movs	r2, #0
 800b542:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800b546:	6878      	ldr	r0, [r7, #4]
 800b548:	f000 f88e 	bl	800b668 <UART_WaitOnFlagUntilTimeout>
 800b54c:	4603      	mov	r3, r0
 800b54e:	2b00      	cmp	r3, #0
 800b550:	d022      	beq.n	800b598 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800b552:	687b      	ldr	r3, [r7, #4]
 800b554:	681b      	ldr	r3, [r3, #0]
 800b556:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b558:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b55a:	e853 3f00 	ldrex	r3, [r3]
 800b55e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800b560:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b562:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b566:	653b      	str	r3, [r7, #80]	@ 0x50
 800b568:	687b      	ldr	r3, [r7, #4]
 800b56a:	681b      	ldr	r3, [r3, #0]
 800b56c:	461a      	mov	r2, r3
 800b56e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b570:	647b      	str	r3, [r7, #68]	@ 0x44
 800b572:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b574:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b576:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b578:	e841 2300 	strex	r3, r2, [r1]
 800b57c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800b57e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b580:	2b00      	cmp	r3, #0
 800b582:	d1e6      	bne.n	800b552 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800b584:	687b      	ldr	r3, [r7, #4]
 800b586:	2220      	movs	r2, #32
 800b588:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800b58c:	687b      	ldr	r3, [r7, #4]
 800b58e:	2200      	movs	r2, #0
 800b590:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b594:	2303      	movs	r3, #3
 800b596:	e063      	b.n	800b660 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800b598:	687b      	ldr	r3, [r7, #4]
 800b59a:	681b      	ldr	r3, [r3, #0]
 800b59c:	681b      	ldr	r3, [r3, #0]
 800b59e:	f003 0304 	and.w	r3, r3, #4
 800b5a2:	2b04      	cmp	r3, #4
 800b5a4:	d149      	bne.n	800b63a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b5a6:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800b5aa:	9300      	str	r3, [sp, #0]
 800b5ac:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b5ae:	2200      	movs	r2, #0
 800b5b0:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800b5b4:	6878      	ldr	r0, [r7, #4]
 800b5b6:	f000 f857 	bl	800b668 <UART_WaitOnFlagUntilTimeout>
 800b5ba:	4603      	mov	r3, r0
 800b5bc:	2b00      	cmp	r3, #0
 800b5be:	d03c      	beq.n	800b63a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b5c0:	687b      	ldr	r3, [r7, #4]
 800b5c2:	681b      	ldr	r3, [r3, #0]
 800b5c4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b5c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b5c8:	e853 3f00 	ldrex	r3, [r3]
 800b5cc:	623b      	str	r3, [r7, #32]
   return(result);
 800b5ce:	6a3b      	ldr	r3, [r7, #32]
 800b5d0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b5d4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b5d6:	687b      	ldr	r3, [r7, #4]
 800b5d8:	681b      	ldr	r3, [r3, #0]
 800b5da:	461a      	mov	r2, r3
 800b5dc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b5de:	633b      	str	r3, [r7, #48]	@ 0x30
 800b5e0:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b5e2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b5e4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b5e6:	e841 2300 	strex	r3, r2, [r1]
 800b5ea:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b5ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b5ee:	2b00      	cmp	r3, #0
 800b5f0:	d1e6      	bne.n	800b5c0 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b5f2:	687b      	ldr	r3, [r7, #4]
 800b5f4:	681b      	ldr	r3, [r3, #0]
 800b5f6:	3308      	adds	r3, #8
 800b5f8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b5fa:	693b      	ldr	r3, [r7, #16]
 800b5fc:	e853 3f00 	ldrex	r3, [r3]
 800b600:	60fb      	str	r3, [r7, #12]
   return(result);
 800b602:	68fb      	ldr	r3, [r7, #12]
 800b604:	f023 0301 	bic.w	r3, r3, #1
 800b608:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b60a:	687b      	ldr	r3, [r7, #4]
 800b60c:	681b      	ldr	r3, [r3, #0]
 800b60e:	3308      	adds	r3, #8
 800b610:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b612:	61fa      	str	r2, [r7, #28]
 800b614:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b616:	69b9      	ldr	r1, [r7, #24]
 800b618:	69fa      	ldr	r2, [r7, #28]
 800b61a:	e841 2300 	strex	r3, r2, [r1]
 800b61e:	617b      	str	r3, [r7, #20]
   return(result);
 800b620:	697b      	ldr	r3, [r7, #20]
 800b622:	2b00      	cmp	r3, #0
 800b624:	d1e5      	bne.n	800b5f2 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800b626:	687b      	ldr	r3, [r7, #4]
 800b628:	2220      	movs	r2, #32
 800b62a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800b62e:	687b      	ldr	r3, [r7, #4]
 800b630:	2200      	movs	r2, #0
 800b632:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b636:	2303      	movs	r3, #3
 800b638:	e012      	b.n	800b660 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800b63a:	687b      	ldr	r3, [r7, #4]
 800b63c:	2220      	movs	r2, #32
 800b63e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800b642:	687b      	ldr	r3, [r7, #4]
 800b644:	2220      	movs	r2, #32
 800b646:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b64a:	687b      	ldr	r3, [r7, #4]
 800b64c:	2200      	movs	r2, #0
 800b64e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b650:	687b      	ldr	r3, [r7, #4]
 800b652:	2200      	movs	r2, #0
 800b654:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800b656:	687b      	ldr	r3, [r7, #4]
 800b658:	2200      	movs	r2, #0
 800b65a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b65e:	2300      	movs	r3, #0
}
 800b660:	4618      	mov	r0, r3
 800b662:	3758      	adds	r7, #88	@ 0x58
 800b664:	46bd      	mov	sp, r7
 800b666:	bd80      	pop	{r7, pc}

0800b668 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800b668:	b580      	push	{r7, lr}
 800b66a:	b084      	sub	sp, #16
 800b66c:	af00      	add	r7, sp, #0
 800b66e:	60f8      	str	r0, [r7, #12]
 800b670:	60b9      	str	r1, [r7, #8]
 800b672:	603b      	str	r3, [r7, #0]
 800b674:	4613      	mov	r3, r2
 800b676:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b678:	e04f      	b.n	800b71a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b67a:	69bb      	ldr	r3, [r7, #24]
 800b67c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b680:	d04b      	beq.n	800b71a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b682:	f7f6 fca9 	bl	8001fd8 <HAL_GetTick>
 800b686:	4602      	mov	r2, r0
 800b688:	683b      	ldr	r3, [r7, #0]
 800b68a:	1ad3      	subs	r3, r2, r3
 800b68c:	69ba      	ldr	r2, [r7, #24]
 800b68e:	429a      	cmp	r2, r3
 800b690:	d302      	bcc.n	800b698 <UART_WaitOnFlagUntilTimeout+0x30>
 800b692:	69bb      	ldr	r3, [r7, #24]
 800b694:	2b00      	cmp	r3, #0
 800b696:	d101      	bne.n	800b69c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800b698:	2303      	movs	r3, #3
 800b69a:	e04e      	b.n	800b73a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800b69c:	68fb      	ldr	r3, [r7, #12]
 800b69e:	681b      	ldr	r3, [r3, #0]
 800b6a0:	681b      	ldr	r3, [r3, #0]
 800b6a2:	f003 0304 	and.w	r3, r3, #4
 800b6a6:	2b00      	cmp	r3, #0
 800b6a8:	d037      	beq.n	800b71a <UART_WaitOnFlagUntilTimeout+0xb2>
 800b6aa:	68bb      	ldr	r3, [r7, #8]
 800b6ac:	2b80      	cmp	r3, #128	@ 0x80
 800b6ae:	d034      	beq.n	800b71a <UART_WaitOnFlagUntilTimeout+0xb2>
 800b6b0:	68bb      	ldr	r3, [r7, #8]
 800b6b2:	2b40      	cmp	r3, #64	@ 0x40
 800b6b4:	d031      	beq.n	800b71a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800b6b6:	68fb      	ldr	r3, [r7, #12]
 800b6b8:	681b      	ldr	r3, [r3, #0]
 800b6ba:	69db      	ldr	r3, [r3, #28]
 800b6bc:	f003 0308 	and.w	r3, r3, #8
 800b6c0:	2b08      	cmp	r3, #8
 800b6c2:	d110      	bne.n	800b6e6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800b6c4:	68fb      	ldr	r3, [r7, #12]
 800b6c6:	681b      	ldr	r3, [r3, #0]
 800b6c8:	2208      	movs	r2, #8
 800b6ca:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800b6cc:	68f8      	ldr	r0, [r7, #12]
 800b6ce:	f000 f95b 	bl	800b988 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800b6d2:	68fb      	ldr	r3, [r7, #12]
 800b6d4:	2208      	movs	r2, #8
 800b6d6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b6da:	68fb      	ldr	r3, [r7, #12]
 800b6dc:	2200      	movs	r2, #0
 800b6de:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800b6e2:	2301      	movs	r3, #1
 800b6e4:	e029      	b.n	800b73a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800b6e6:	68fb      	ldr	r3, [r7, #12]
 800b6e8:	681b      	ldr	r3, [r3, #0]
 800b6ea:	69db      	ldr	r3, [r3, #28]
 800b6ec:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b6f0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b6f4:	d111      	bne.n	800b71a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800b6f6:	68fb      	ldr	r3, [r7, #12]
 800b6f8:	681b      	ldr	r3, [r3, #0]
 800b6fa:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800b6fe:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800b700:	68f8      	ldr	r0, [r7, #12]
 800b702:	f000 f941 	bl	800b988 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800b706:	68fb      	ldr	r3, [r7, #12]
 800b708:	2220      	movs	r2, #32
 800b70a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b70e:	68fb      	ldr	r3, [r7, #12]
 800b710:	2200      	movs	r2, #0
 800b712:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800b716:	2303      	movs	r3, #3
 800b718:	e00f      	b.n	800b73a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b71a:	68fb      	ldr	r3, [r7, #12]
 800b71c:	681b      	ldr	r3, [r3, #0]
 800b71e:	69da      	ldr	r2, [r3, #28]
 800b720:	68bb      	ldr	r3, [r7, #8]
 800b722:	4013      	ands	r3, r2
 800b724:	68ba      	ldr	r2, [r7, #8]
 800b726:	429a      	cmp	r2, r3
 800b728:	bf0c      	ite	eq
 800b72a:	2301      	moveq	r3, #1
 800b72c:	2300      	movne	r3, #0
 800b72e:	b2db      	uxtb	r3, r3
 800b730:	461a      	mov	r2, r3
 800b732:	79fb      	ldrb	r3, [r7, #7]
 800b734:	429a      	cmp	r2, r3
 800b736:	d0a0      	beq.n	800b67a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800b738:	2300      	movs	r3, #0
}
 800b73a:	4618      	mov	r0, r3
 800b73c:	3710      	adds	r7, #16
 800b73e:	46bd      	mov	sp, r7
 800b740:	bd80      	pop	{r7, pc}
	...

0800b744 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800b744:	b480      	push	{r7}
 800b746:	b0a3      	sub	sp, #140	@ 0x8c
 800b748:	af00      	add	r7, sp, #0
 800b74a:	60f8      	str	r0, [r7, #12]
 800b74c:	60b9      	str	r1, [r7, #8]
 800b74e:	4613      	mov	r3, r2
 800b750:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800b752:	68fb      	ldr	r3, [r7, #12]
 800b754:	68ba      	ldr	r2, [r7, #8]
 800b756:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 800b758:	68fb      	ldr	r3, [r7, #12]
 800b75a:	88fa      	ldrh	r2, [r7, #6]
 800b75c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 800b760:	68fb      	ldr	r3, [r7, #12]
 800b762:	88fa      	ldrh	r2, [r7, #6]
 800b764:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 800b768:	68fb      	ldr	r3, [r7, #12]
 800b76a:	2200      	movs	r2, #0
 800b76c:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800b76e:	68fb      	ldr	r3, [r7, #12]
 800b770:	689b      	ldr	r3, [r3, #8]
 800b772:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b776:	d10e      	bne.n	800b796 <UART_Start_Receive_IT+0x52>
 800b778:	68fb      	ldr	r3, [r7, #12]
 800b77a:	691b      	ldr	r3, [r3, #16]
 800b77c:	2b00      	cmp	r3, #0
 800b77e:	d105      	bne.n	800b78c <UART_Start_Receive_IT+0x48>
 800b780:	68fb      	ldr	r3, [r7, #12]
 800b782:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800b786:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800b78a:	e02d      	b.n	800b7e8 <UART_Start_Receive_IT+0xa4>
 800b78c:	68fb      	ldr	r3, [r7, #12]
 800b78e:	22ff      	movs	r2, #255	@ 0xff
 800b790:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800b794:	e028      	b.n	800b7e8 <UART_Start_Receive_IT+0xa4>
 800b796:	68fb      	ldr	r3, [r7, #12]
 800b798:	689b      	ldr	r3, [r3, #8]
 800b79a:	2b00      	cmp	r3, #0
 800b79c:	d10d      	bne.n	800b7ba <UART_Start_Receive_IT+0x76>
 800b79e:	68fb      	ldr	r3, [r7, #12]
 800b7a0:	691b      	ldr	r3, [r3, #16]
 800b7a2:	2b00      	cmp	r3, #0
 800b7a4:	d104      	bne.n	800b7b0 <UART_Start_Receive_IT+0x6c>
 800b7a6:	68fb      	ldr	r3, [r7, #12]
 800b7a8:	22ff      	movs	r2, #255	@ 0xff
 800b7aa:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800b7ae:	e01b      	b.n	800b7e8 <UART_Start_Receive_IT+0xa4>
 800b7b0:	68fb      	ldr	r3, [r7, #12]
 800b7b2:	227f      	movs	r2, #127	@ 0x7f
 800b7b4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800b7b8:	e016      	b.n	800b7e8 <UART_Start_Receive_IT+0xa4>
 800b7ba:	68fb      	ldr	r3, [r7, #12]
 800b7bc:	689b      	ldr	r3, [r3, #8]
 800b7be:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b7c2:	d10d      	bne.n	800b7e0 <UART_Start_Receive_IT+0x9c>
 800b7c4:	68fb      	ldr	r3, [r7, #12]
 800b7c6:	691b      	ldr	r3, [r3, #16]
 800b7c8:	2b00      	cmp	r3, #0
 800b7ca:	d104      	bne.n	800b7d6 <UART_Start_Receive_IT+0x92>
 800b7cc:	68fb      	ldr	r3, [r7, #12]
 800b7ce:	227f      	movs	r2, #127	@ 0x7f
 800b7d0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800b7d4:	e008      	b.n	800b7e8 <UART_Start_Receive_IT+0xa4>
 800b7d6:	68fb      	ldr	r3, [r7, #12]
 800b7d8:	223f      	movs	r2, #63	@ 0x3f
 800b7da:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800b7de:	e003      	b.n	800b7e8 <UART_Start_Receive_IT+0xa4>
 800b7e0:	68fb      	ldr	r3, [r7, #12]
 800b7e2:	2200      	movs	r2, #0
 800b7e4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b7e8:	68fb      	ldr	r3, [r7, #12]
 800b7ea:	2200      	movs	r2, #0
 800b7ec:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800b7f0:	68fb      	ldr	r3, [r7, #12]
 800b7f2:	2222      	movs	r2, #34	@ 0x22
 800b7f4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b7f8:	68fb      	ldr	r3, [r7, #12]
 800b7fa:	681b      	ldr	r3, [r3, #0]
 800b7fc:	3308      	adds	r3, #8
 800b7fe:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b800:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b802:	e853 3f00 	ldrex	r3, [r3]
 800b806:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800b808:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b80a:	f043 0301 	orr.w	r3, r3, #1
 800b80e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800b812:	68fb      	ldr	r3, [r7, #12]
 800b814:	681b      	ldr	r3, [r3, #0]
 800b816:	3308      	adds	r3, #8
 800b818:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800b81c:	673a      	str	r2, [r7, #112]	@ 0x70
 800b81e:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b820:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800b822:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800b824:	e841 2300 	strex	r3, r2, [r1]
 800b828:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 800b82a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b82c:	2b00      	cmp	r3, #0
 800b82e:	d1e3      	bne.n	800b7f8 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800b830:	68fb      	ldr	r3, [r7, #12]
 800b832:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b834:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b838:	d14f      	bne.n	800b8da <UART_Start_Receive_IT+0x196>
 800b83a:	68fb      	ldr	r3, [r7, #12]
 800b83c:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800b840:	88fa      	ldrh	r2, [r7, #6]
 800b842:	429a      	cmp	r2, r3
 800b844:	d349      	bcc.n	800b8da <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b846:	68fb      	ldr	r3, [r7, #12]
 800b848:	689b      	ldr	r3, [r3, #8]
 800b84a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b84e:	d107      	bne.n	800b860 <UART_Start_Receive_IT+0x11c>
 800b850:	68fb      	ldr	r3, [r7, #12]
 800b852:	691b      	ldr	r3, [r3, #16]
 800b854:	2b00      	cmp	r3, #0
 800b856:	d103      	bne.n	800b860 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 800b858:	68fb      	ldr	r3, [r7, #12]
 800b85a:	4a47      	ldr	r2, [pc, #284]	@ (800b978 <UART_Start_Receive_IT+0x234>)
 800b85c:	675a      	str	r2, [r3, #116]	@ 0x74
 800b85e:	e002      	b.n	800b866 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 800b860:	68fb      	ldr	r3, [r7, #12]
 800b862:	4a46      	ldr	r2, [pc, #280]	@ (800b97c <UART_Start_Receive_IT+0x238>)
 800b864:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800b866:	68fb      	ldr	r3, [r7, #12]
 800b868:	691b      	ldr	r3, [r3, #16]
 800b86a:	2b00      	cmp	r3, #0
 800b86c:	d01a      	beq.n	800b8a4 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b86e:	68fb      	ldr	r3, [r7, #12]
 800b870:	681b      	ldr	r3, [r3, #0]
 800b872:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b874:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b876:	e853 3f00 	ldrex	r3, [r3]
 800b87a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800b87c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b87e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b882:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800b886:	68fb      	ldr	r3, [r7, #12]
 800b888:	681b      	ldr	r3, [r3, #0]
 800b88a:	461a      	mov	r2, r3
 800b88c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800b890:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800b892:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b894:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800b896:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800b898:	e841 2300 	strex	r3, r2, [r1]
 800b89c:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 800b89e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b8a0:	2b00      	cmp	r3, #0
 800b8a2:	d1e4      	bne.n	800b86e <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800b8a4:	68fb      	ldr	r3, [r7, #12]
 800b8a6:	681b      	ldr	r3, [r3, #0]
 800b8a8:	3308      	adds	r3, #8
 800b8aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b8ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b8ae:	e853 3f00 	ldrex	r3, [r3]
 800b8b2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800b8b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b8b6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b8ba:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800b8bc:	68fb      	ldr	r3, [r7, #12]
 800b8be:	681b      	ldr	r3, [r3, #0]
 800b8c0:	3308      	adds	r3, #8
 800b8c2:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800b8c4:	64ba      	str	r2, [r7, #72]	@ 0x48
 800b8c6:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b8c8:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800b8ca:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b8cc:	e841 2300 	strex	r3, r2, [r1]
 800b8d0:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800b8d2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b8d4:	2b00      	cmp	r3, #0
 800b8d6:	d1e5      	bne.n	800b8a4 <UART_Start_Receive_IT+0x160>
 800b8d8:	e046      	b.n	800b968 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b8da:	68fb      	ldr	r3, [r7, #12]
 800b8dc:	689b      	ldr	r3, [r3, #8]
 800b8de:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b8e2:	d107      	bne.n	800b8f4 <UART_Start_Receive_IT+0x1b0>
 800b8e4:	68fb      	ldr	r3, [r7, #12]
 800b8e6:	691b      	ldr	r3, [r3, #16]
 800b8e8:	2b00      	cmp	r3, #0
 800b8ea:	d103      	bne.n	800b8f4 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800b8ec:	68fb      	ldr	r3, [r7, #12]
 800b8ee:	4a24      	ldr	r2, [pc, #144]	@ (800b980 <UART_Start_Receive_IT+0x23c>)
 800b8f0:	675a      	str	r2, [r3, #116]	@ 0x74
 800b8f2:	e002      	b.n	800b8fa <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800b8f4:	68fb      	ldr	r3, [r7, #12]
 800b8f6:	4a23      	ldr	r2, [pc, #140]	@ (800b984 <UART_Start_Receive_IT+0x240>)
 800b8f8:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800b8fa:	68fb      	ldr	r3, [r7, #12]
 800b8fc:	691b      	ldr	r3, [r3, #16]
 800b8fe:	2b00      	cmp	r3, #0
 800b900:	d019      	beq.n	800b936 <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800b902:	68fb      	ldr	r3, [r7, #12]
 800b904:	681b      	ldr	r3, [r3, #0]
 800b906:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b908:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b90a:	e853 3f00 	ldrex	r3, [r3]
 800b90e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b910:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b912:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 800b916:	677b      	str	r3, [r7, #116]	@ 0x74
 800b918:	68fb      	ldr	r3, [r7, #12]
 800b91a:	681b      	ldr	r3, [r3, #0]
 800b91c:	461a      	mov	r2, r3
 800b91e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b920:	637b      	str	r3, [r7, #52]	@ 0x34
 800b922:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b924:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800b926:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b928:	e841 2300 	strex	r3, r2, [r1]
 800b92c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800b92e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b930:	2b00      	cmp	r3, #0
 800b932:	d1e6      	bne.n	800b902 <UART_Start_Receive_IT+0x1be>
 800b934:	e018      	b.n	800b968 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800b936:	68fb      	ldr	r3, [r7, #12]
 800b938:	681b      	ldr	r3, [r3, #0]
 800b93a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b93c:	697b      	ldr	r3, [r7, #20]
 800b93e:	e853 3f00 	ldrex	r3, [r3]
 800b942:	613b      	str	r3, [r7, #16]
   return(result);
 800b944:	693b      	ldr	r3, [r7, #16]
 800b946:	f043 0320 	orr.w	r3, r3, #32
 800b94a:	67bb      	str	r3, [r7, #120]	@ 0x78
 800b94c:	68fb      	ldr	r3, [r7, #12]
 800b94e:	681b      	ldr	r3, [r3, #0]
 800b950:	461a      	mov	r2, r3
 800b952:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b954:	623b      	str	r3, [r7, #32]
 800b956:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b958:	69f9      	ldr	r1, [r7, #28]
 800b95a:	6a3a      	ldr	r2, [r7, #32]
 800b95c:	e841 2300 	strex	r3, r2, [r1]
 800b960:	61bb      	str	r3, [r7, #24]
   return(result);
 800b962:	69bb      	ldr	r3, [r7, #24]
 800b964:	2b00      	cmp	r3, #0
 800b966:	d1e6      	bne.n	800b936 <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 800b968:	2300      	movs	r3, #0
}
 800b96a:	4618      	mov	r0, r3
 800b96c:	378c      	adds	r7, #140	@ 0x8c
 800b96e:	46bd      	mov	sp, r7
 800b970:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b974:	4770      	bx	lr
 800b976:	bf00      	nop
 800b978:	0800c14d 	.word	0x0800c14d
 800b97c:	0800bddd 	.word	0x0800bddd
 800b980:	0800bc19 	.word	0x0800bc19
 800b984:	0800ba55 	.word	0x0800ba55

0800b988 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800b988:	b480      	push	{r7}
 800b98a:	b095      	sub	sp, #84	@ 0x54
 800b98c:	af00      	add	r7, sp, #0
 800b98e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b990:	687b      	ldr	r3, [r7, #4]
 800b992:	681b      	ldr	r3, [r3, #0]
 800b994:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b996:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b998:	e853 3f00 	ldrex	r3, [r3]
 800b99c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800b99e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b9a0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b9a4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b9a6:	687b      	ldr	r3, [r7, #4]
 800b9a8:	681b      	ldr	r3, [r3, #0]
 800b9aa:	461a      	mov	r2, r3
 800b9ac:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b9ae:	643b      	str	r3, [r7, #64]	@ 0x40
 800b9b0:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b9b2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800b9b4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b9b6:	e841 2300 	strex	r3, r2, [r1]
 800b9ba:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800b9bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b9be:	2b00      	cmp	r3, #0
 800b9c0:	d1e6      	bne.n	800b990 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800b9c2:	687b      	ldr	r3, [r7, #4]
 800b9c4:	681b      	ldr	r3, [r3, #0]
 800b9c6:	3308      	adds	r3, #8
 800b9c8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b9ca:	6a3b      	ldr	r3, [r7, #32]
 800b9cc:	e853 3f00 	ldrex	r3, [r3]
 800b9d0:	61fb      	str	r3, [r7, #28]
   return(result);
 800b9d2:	69fb      	ldr	r3, [r7, #28]
 800b9d4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b9d8:	f023 0301 	bic.w	r3, r3, #1
 800b9dc:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b9de:	687b      	ldr	r3, [r7, #4]
 800b9e0:	681b      	ldr	r3, [r3, #0]
 800b9e2:	3308      	adds	r3, #8
 800b9e4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b9e6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800b9e8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b9ea:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b9ec:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b9ee:	e841 2300 	strex	r3, r2, [r1]
 800b9f2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b9f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b9f6:	2b00      	cmp	r3, #0
 800b9f8:	d1e3      	bne.n	800b9c2 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b9fa:	687b      	ldr	r3, [r7, #4]
 800b9fc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b9fe:	2b01      	cmp	r3, #1
 800ba00:	d118      	bne.n	800ba34 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ba02:	687b      	ldr	r3, [r7, #4]
 800ba04:	681b      	ldr	r3, [r3, #0]
 800ba06:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ba08:	68fb      	ldr	r3, [r7, #12]
 800ba0a:	e853 3f00 	ldrex	r3, [r3]
 800ba0e:	60bb      	str	r3, [r7, #8]
   return(result);
 800ba10:	68bb      	ldr	r3, [r7, #8]
 800ba12:	f023 0310 	bic.w	r3, r3, #16
 800ba16:	647b      	str	r3, [r7, #68]	@ 0x44
 800ba18:	687b      	ldr	r3, [r7, #4]
 800ba1a:	681b      	ldr	r3, [r3, #0]
 800ba1c:	461a      	mov	r2, r3
 800ba1e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ba20:	61bb      	str	r3, [r7, #24]
 800ba22:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ba24:	6979      	ldr	r1, [r7, #20]
 800ba26:	69ba      	ldr	r2, [r7, #24]
 800ba28:	e841 2300 	strex	r3, r2, [r1]
 800ba2c:	613b      	str	r3, [r7, #16]
   return(result);
 800ba2e:	693b      	ldr	r3, [r7, #16]
 800ba30:	2b00      	cmp	r3, #0
 800ba32:	d1e6      	bne.n	800ba02 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800ba34:	687b      	ldr	r3, [r7, #4]
 800ba36:	2220      	movs	r2, #32
 800ba38:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ba3c:	687b      	ldr	r3, [r7, #4]
 800ba3e:	2200      	movs	r2, #0
 800ba40:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800ba42:	687b      	ldr	r3, [r7, #4]
 800ba44:	2200      	movs	r2, #0
 800ba46:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800ba48:	bf00      	nop
 800ba4a:	3754      	adds	r7, #84	@ 0x54
 800ba4c:	46bd      	mov	sp, r7
 800ba4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba52:	4770      	bx	lr

0800ba54 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800ba54:	b580      	push	{r7, lr}
 800ba56:	b09c      	sub	sp, #112	@ 0x70
 800ba58:	af00      	add	r7, sp, #0
 800ba5a:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800ba5c:	687b      	ldr	r3, [r7, #4]
 800ba5e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800ba62:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800ba66:	687b      	ldr	r3, [r7, #4]
 800ba68:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800ba6c:	2b22      	cmp	r3, #34	@ 0x22
 800ba6e:	f040 80c3 	bne.w	800bbf8 <UART_RxISR_8BIT+0x1a4>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800ba72:	687b      	ldr	r3, [r7, #4]
 800ba74:	681b      	ldr	r3, [r3, #0]
 800ba76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ba78:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800ba7c:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800ba80:	b2d9      	uxtb	r1, r3
 800ba82:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800ba86:	b2da      	uxtb	r2, r3
 800ba88:	687b      	ldr	r3, [r7, #4]
 800ba8a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ba8c:	400a      	ands	r2, r1
 800ba8e:	b2d2      	uxtb	r2, r2
 800ba90:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800ba92:	687b      	ldr	r3, [r7, #4]
 800ba94:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ba96:	1c5a      	adds	r2, r3, #1
 800ba98:	687b      	ldr	r3, [r7, #4]
 800ba9a:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800ba9c:	687b      	ldr	r3, [r7, #4]
 800ba9e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800baa2:	b29b      	uxth	r3, r3
 800baa4:	3b01      	subs	r3, #1
 800baa6:	b29a      	uxth	r2, r3
 800baa8:	687b      	ldr	r3, [r7, #4]
 800baaa:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800baae:	687b      	ldr	r3, [r7, #4]
 800bab0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800bab4:	b29b      	uxth	r3, r3
 800bab6:	2b00      	cmp	r3, #0
 800bab8:	f040 80a6 	bne.w	800bc08 <UART_RxISR_8BIT+0x1b4>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800babc:	687b      	ldr	r3, [r7, #4]
 800babe:	681b      	ldr	r3, [r3, #0]
 800bac0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bac2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bac4:	e853 3f00 	ldrex	r3, [r3]
 800bac8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800baca:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800bacc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800bad0:	66bb      	str	r3, [r7, #104]	@ 0x68
 800bad2:	687b      	ldr	r3, [r7, #4]
 800bad4:	681b      	ldr	r3, [r3, #0]
 800bad6:	461a      	mov	r2, r3
 800bad8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800bada:	65bb      	str	r3, [r7, #88]	@ 0x58
 800badc:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bade:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800bae0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800bae2:	e841 2300 	strex	r3, r2, [r1]
 800bae6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800bae8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800baea:	2b00      	cmp	r3, #0
 800baec:	d1e6      	bne.n	800babc <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800baee:	687b      	ldr	r3, [r7, #4]
 800baf0:	681b      	ldr	r3, [r3, #0]
 800baf2:	3308      	adds	r3, #8
 800baf4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800baf6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800baf8:	e853 3f00 	ldrex	r3, [r3]
 800bafc:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800bafe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bb00:	f023 0301 	bic.w	r3, r3, #1
 800bb04:	667b      	str	r3, [r7, #100]	@ 0x64
 800bb06:	687b      	ldr	r3, [r7, #4]
 800bb08:	681b      	ldr	r3, [r3, #0]
 800bb0a:	3308      	adds	r3, #8
 800bb0c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800bb0e:	647a      	str	r2, [r7, #68]	@ 0x44
 800bb10:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bb12:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800bb14:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800bb16:	e841 2300 	strex	r3, r2, [r1]
 800bb1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800bb1c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bb1e:	2b00      	cmp	r3, #0
 800bb20:	d1e5      	bne.n	800baee <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800bb22:	687b      	ldr	r3, [r7, #4]
 800bb24:	2220      	movs	r2, #32
 800bb26:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800bb2a:	687b      	ldr	r3, [r7, #4]
 800bb2c:	2200      	movs	r2, #0
 800bb2e:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800bb30:	687b      	ldr	r3, [r7, #4]
 800bb32:	2200      	movs	r2, #0
 800bb34:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800bb36:	687b      	ldr	r3, [r7, #4]
 800bb38:	681b      	ldr	r3, [r3, #0]
 800bb3a:	4a35      	ldr	r2, [pc, #212]	@ (800bc10 <UART_RxISR_8BIT+0x1bc>)
 800bb3c:	4293      	cmp	r3, r2
 800bb3e:	d024      	beq.n	800bb8a <UART_RxISR_8BIT+0x136>
 800bb40:	687b      	ldr	r3, [r7, #4]
 800bb42:	681b      	ldr	r3, [r3, #0]
 800bb44:	4a33      	ldr	r2, [pc, #204]	@ (800bc14 <UART_RxISR_8BIT+0x1c0>)
 800bb46:	4293      	cmp	r3, r2
 800bb48:	d01f      	beq.n	800bb8a <UART_RxISR_8BIT+0x136>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800bb4a:	687b      	ldr	r3, [r7, #4]
 800bb4c:	681b      	ldr	r3, [r3, #0]
 800bb4e:	685b      	ldr	r3, [r3, #4]
 800bb50:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800bb54:	2b00      	cmp	r3, #0
 800bb56:	d018      	beq.n	800bb8a <UART_RxISR_8BIT+0x136>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800bb58:	687b      	ldr	r3, [r7, #4]
 800bb5a:	681b      	ldr	r3, [r3, #0]
 800bb5c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bb5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb60:	e853 3f00 	ldrex	r3, [r3]
 800bb64:	623b      	str	r3, [r7, #32]
   return(result);
 800bb66:	6a3b      	ldr	r3, [r7, #32]
 800bb68:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800bb6c:	663b      	str	r3, [r7, #96]	@ 0x60
 800bb6e:	687b      	ldr	r3, [r7, #4]
 800bb70:	681b      	ldr	r3, [r3, #0]
 800bb72:	461a      	mov	r2, r3
 800bb74:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800bb76:	633b      	str	r3, [r7, #48]	@ 0x30
 800bb78:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bb7a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800bb7c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bb7e:	e841 2300 	strex	r3, r2, [r1]
 800bb82:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800bb84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bb86:	2b00      	cmp	r3, #0
 800bb88:	d1e6      	bne.n	800bb58 <UART_RxISR_8BIT+0x104>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bb8a:	687b      	ldr	r3, [r7, #4]
 800bb8c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800bb8e:	2b01      	cmp	r3, #1
 800bb90:	d12e      	bne.n	800bbf0 <UART_RxISR_8BIT+0x19c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bb92:	687b      	ldr	r3, [r7, #4]
 800bb94:	2200      	movs	r2, #0
 800bb96:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bb98:	687b      	ldr	r3, [r7, #4]
 800bb9a:	681b      	ldr	r3, [r3, #0]
 800bb9c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bb9e:	693b      	ldr	r3, [r7, #16]
 800bba0:	e853 3f00 	ldrex	r3, [r3]
 800bba4:	60fb      	str	r3, [r7, #12]
   return(result);
 800bba6:	68fb      	ldr	r3, [r7, #12]
 800bba8:	f023 0310 	bic.w	r3, r3, #16
 800bbac:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800bbae:	687b      	ldr	r3, [r7, #4]
 800bbb0:	681b      	ldr	r3, [r3, #0]
 800bbb2:	461a      	mov	r2, r3
 800bbb4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800bbb6:	61fb      	str	r3, [r7, #28]
 800bbb8:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bbba:	69b9      	ldr	r1, [r7, #24]
 800bbbc:	69fa      	ldr	r2, [r7, #28]
 800bbbe:	e841 2300 	strex	r3, r2, [r1]
 800bbc2:	617b      	str	r3, [r7, #20]
   return(result);
 800bbc4:	697b      	ldr	r3, [r7, #20]
 800bbc6:	2b00      	cmp	r3, #0
 800bbc8:	d1e6      	bne.n	800bb98 <UART_RxISR_8BIT+0x144>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800bbca:	687b      	ldr	r3, [r7, #4]
 800bbcc:	681b      	ldr	r3, [r3, #0]
 800bbce:	69db      	ldr	r3, [r3, #28]
 800bbd0:	f003 0310 	and.w	r3, r3, #16
 800bbd4:	2b10      	cmp	r3, #16
 800bbd6:	d103      	bne.n	800bbe0 <UART_RxISR_8BIT+0x18c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800bbd8:	687b      	ldr	r3, [r7, #4]
 800bbda:	681b      	ldr	r3, [r3, #0]
 800bbdc:	2210      	movs	r2, #16
 800bbde:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800bbe0:	687b      	ldr	r3, [r7, #4]
 800bbe2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800bbe6:	4619      	mov	r1, r3
 800bbe8:	6878      	ldr	r0, [r7, #4]
 800bbea:	f7f5 fd0b 	bl	8001604 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800bbee:	e00b      	b.n	800bc08 <UART_RxISR_8BIT+0x1b4>
        HAL_UART_RxCpltCallback(huart);
 800bbf0:	6878      	ldr	r0, [r7, #4]
 800bbf2:	f7ff f9eb 	bl	800afcc <HAL_UART_RxCpltCallback>
}
 800bbf6:	e007      	b.n	800bc08 <UART_RxISR_8BIT+0x1b4>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800bbf8:	687b      	ldr	r3, [r7, #4]
 800bbfa:	681b      	ldr	r3, [r3, #0]
 800bbfc:	699a      	ldr	r2, [r3, #24]
 800bbfe:	687b      	ldr	r3, [r7, #4]
 800bc00:	681b      	ldr	r3, [r3, #0]
 800bc02:	f042 0208 	orr.w	r2, r2, #8
 800bc06:	619a      	str	r2, [r3, #24]
}
 800bc08:	bf00      	nop
 800bc0a:	3770      	adds	r7, #112	@ 0x70
 800bc0c:	46bd      	mov	sp, r7
 800bc0e:	bd80      	pop	{r7, pc}
 800bc10:	44002400 	.word	0x44002400
 800bc14:	54002400 	.word	0x54002400

0800bc18 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800bc18:	b580      	push	{r7, lr}
 800bc1a:	b09c      	sub	sp, #112	@ 0x70
 800bc1c:	af00      	add	r7, sp, #0
 800bc1e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800bc20:	687b      	ldr	r3, [r7, #4]
 800bc22:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800bc26:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800bc2a:	687b      	ldr	r3, [r7, #4]
 800bc2c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800bc30:	2b22      	cmp	r3, #34	@ 0x22
 800bc32:	f040 80c3 	bne.w	800bdbc <UART_RxISR_16BIT+0x1a4>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800bc36:	687b      	ldr	r3, [r7, #4]
 800bc38:	681b      	ldr	r3, [r3, #0]
 800bc3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bc3c:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800bc40:	687b      	ldr	r3, [r7, #4]
 800bc42:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bc44:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800bc46:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800bc4a:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800bc4e:	4013      	ands	r3, r2
 800bc50:	b29a      	uxth	r2, r3
 800bc52:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800bc54:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800bc56:	687b      	ldr	r3, [r7, #4]
 800bc58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bc5a:	1c9a      	adds	r2, r3, #2
 800bc5c:	687b      	ldr	r3, [r7, #4]
 800bc5e:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800bc60:	687b      	ldr	r3, [r7, #4]
 800bc62:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800bc66:	b29b      	uxth	r3, r3
 800bc68:	3b01      	subs	r3, #1
 800bc6a:	b29a      	uxth	r2, r3
 800bc6c:	687b      	ldr	r3, [r7, #4]
 800bc6e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800bc72:	687b      	ldr	r3, [r7, #4]
 800bc74:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800bc78:	b29b      	uxth	r3, r3
 800bc7a:	2b00      	cmp	r3, #0
 800bc7c:	f040 80a6 	bne.w	800bdcc <UART_RxISR_16BIT+0x1b4>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800bc80:	687b      	ldr	r3, [r7, #4]
 800bc82:	681b      	ldr	r3, [r3, #0]
 800bc84:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bc86:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800bc88:	e853 3f00 	ldrex	r3, [r3]
 800bc8c:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800bc8e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800bc90:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800bc94:	667b      	str	r3, [r7, #100]	@ 0x64
 800bc96:	687b      	ldr	r3, [r7, #4]
 800bc98:	681b      	ldr	r3, [r3, #0]
 800bc9a:	461a      	mov	r2, r3
 800bc9c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bc9e:	657b      	str	r3, [r7, #84]	@ 0x54
 800bca0:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bca2:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800bca4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800bca6:	e841 2300 	strex	r3, r2, [r1]
 800bcaa:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800bcac:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bcae:	2b00      	cmp	r3, #0
 800bcb0:	d1e6      	bne.n	800bc80 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bcb2:	687b      	ldr	r3, [r7, #4]
 800bcb4:	681b      	ldr	r3, [r3, #0]
 800bcb6:	3308      	adds	r3, #8
 800bcb8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bcba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bcbc:	e853 3f00 	ldrex	r3, [r3]
 800bcc0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800bcc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bcc4:	f023 0301 	bic.w	r3, r3, #1
 800bcc8:	663b      	str	r3, [r7, #96]	@ 0x60
 800bcca:	687b      	ldr	r3, [r7, #4]
 800bccc:	681b      	ldr	r3, [r3, #0]
 800bcce:	3308      	adds	r3, #8
 800bcd0:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800bcd2:	643a      	str	r2, [r7, #64]	@ 0x40
 800bcd4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bcd6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800bcd8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800bcda:	e841 2300 	strex	r3, r2, [r1]
 800bcde:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800bce0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bce2:	2b00      	cmp	r3, #0
 800bce4:	d1e5      	bne.n	800bcb2 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800bce6:	687b      	ldr	r3, [r7, #4]
 800bce8:	2220      	movs	r2, #32
 800bcea:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800bcee:	687b      	ldr	r3, [r7, #4]
 800bcf0:	2200      	movs	r2, #0
 800bcf2:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800bcf4:	687b      	ldr	r3, [r7, #4]
 800bcf6:	2200      	movs	r2, #0
 800bcf8:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800bcfa:	687b      	ldr	r3, [r7, #4]
 800bcfc:	681b      	ldr	r3, [r3, #0]
 800bcfe:	4a35      	ldr	r2, [pc, #212]	@ (800bdd4 <UART_RxISR_16BIT+0x1bc>)
 800bd00:	4293      	cmp	r3, r2
 800bd02:	d024      	beq.n	800bd4e <UART_RxISR_16BIT+0x136>
 800bd04:	687b      	ldr	r3, [r7, #4]
 800bd06:	681b      	ldr	r3, [r3, #0]
 800bd08:	4a33      	ldr	r2, [pc, #204]	@ (800bdd8 <UART_RxISR_16BIT+0x1c0>)
 800bd0a:	4293      	cmp	r3, r2
 800bd0c:	d01f      	beq.n	800bd4e <UART_RxISR_16BIT+0x136>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800bd0e:	687b      	ldr	r3, [r7, #4]
 800bd10:	681b      	ldr	r3, [r3, #0]
 800bd12:	685b      	ldr	r3, [r3, #4]
 800bd14:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800bd18:	2b00      	cmp	r3, #0
 800bd1a:	d018      	beq.n	800bd4e <UART_RxISR_16BIT+0x136>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800bd1c:	687b      	ldr	r3, [r7, #4]
 800bd1e:	681b      	ldr	r3, [r3, #0]
 800bd20:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bd22:	6a3b      	ldr	r3, [r7, #32]
 800bd24:	e853 3f00 	ldrex	r3, [r3]
 800bd28:	61fb      	str	r3, [r7, #28]
   return(result);
 800bd2a:	69fb      	ldr	r3, [r7, #28]
 800bd2c:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800bd30:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800bd32:	687b      	ldr	r3, [r7, #4]
 800bd34:	681b      	ldr	r3, [r3, #0]
 800bd36:	461a      	mov	r2, r3
 800bd38:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800bd3a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800bd3c:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bd3e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800bd40:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800bd42:	e841 2300 	strex	r3, r2, [r1]
 800bd46:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800bd48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bd4a:	2b00      	cmp	r3, #0
 800bd4c:	d1e6      	bne.n	800bd1c <UART_RxISR_16BIT+0x104>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bd4e:	687b      	ldr	r3, [r7, #4]
 800bd50:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800bd52:	2b01      	cmp	r3, #1
 800bd54:	d12e      	bne.n	800bdb4 <UART_RxISR_16BIT+0x19c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bd56:	687b      	ldr	r3, [r7, #4]
 800bd58:	2200      	movs	r2, #0
 800bd5a:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bd5c:	687b      	ldr	r3, [r7, #4]
 800bd5e:	681b      	ldr	r3, [r3, #0]
 800bd60:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bd62:	68fb      	ldr	r3, [r7, #12]
 800bd64:	e853 3f00 	ldrex	r3, [r3]
 800bd68:	60bb      	str	r3, [r7, #8]
   return(result);
 800bd6a:	68bb      	ldr	r3, [r7, #8]
 800bd6c:	f023 0310 	bic.w	r3, r3, #16
 800bd70:	65bb      	str	r3, [r7, #88]	@ 0x58
 800bd72:	687b      	ldr	r3, [r7, #4]
 800bd74:	681b      	ldr	r3, [r3, #0]
 800bd76:	461a      	mov	r2, r3
 800bd78:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800bd7a:	61bb      	str	r3, [r7, #24]
 800bd7c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bd7e:	6979      	ldr	r1, [r7, #20]
 800bd80:	69ba      	ldr	r2, [r7, #24]
 800bd82:	e841 2300 	strex	r3, r2, [r1]
 800bd86:	613b      	str	r3, [r7, #16]
   return(result);
 800bd88:	693b      	ldr	r3, [r7, #16]
 800bd8a:	2b00      	cmp	r3, #0
 800bd8c:	d1e6      	bne.n	800bd5c <UART_RxISR_16BIT+0x144>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800bd8e:	687b      	ldr	r3, [r7, #4]
 800bd90:	681b      	ldr	r3, [r3, #0]
 800bd92:	69db      	ldr	r3, [r3, #28]
 800bd94:	f003 0310 	and.w	r3, r3, #16
 800bd98:	2b10      	cmp	r3, #16
 800bd9a:	d103      	bne.n	800bda4 <UART_RxISR_16BIT+0x18c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800bd9c:	687b      	ldr	r3, [r7, #4]
 800bd9e:	681b      	ldr	r3, [r3, #0]
 800bda0:	2210      	movs	r2, #16
 800bda2:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800bda4:	687b      	ldr	r3, [r7, #4]
 800bda6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800bdaa:	4619      	mov	r1, r3
 800bdac:	6878      	ldr	r0, [r7, #4]
 800bdae:	f7f5 fc29 	bl	8001604 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800bdb2:	e00b      	b.n	800bdcc <UART_RxISR_16BIT+0x1b4>
        HAL_UART_RxCpltCallback(huart);
 800bdb4:	6878      	ldr	r0, [r7, #4]
 800bdb6:	f7ff f909 	bl	800afcc <HAL_UART_RxCpltCallback>
}
 800bdba:	e007      	b.n	800bdcc <UART_RxISR_16BIT+0x1b4>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800bdbc:	687b      	ldr	r3, [r7, #4]
 800bdbe:	681b      	ldr	r3, [r3, #0]
 800bdc0:	699a      	ldr	r2, [r3, #24]
 800bdc2:	687b      	ldr	r3, [r7, #4]
 800bdc4:	681b      	ldr	r3, [r3, #0]
 800bdc6:	f042 0208 	orr.w	r2, r2, #8
 800bdca:	619a      	str	r2, [r3, #24]
}
 800bdcc:	bf00      	nop
 800bdce:	3770      	adds	r7, #112	@ 0x70
 800bdd0:	46bd      	mov	sp, r7
 800bdd2:	bd80      	pop	{r7, pc}
 800bdd4:	44002400 	.word	0x44002400
 800bdd8:	54002400 	.word	0x54002400

0800bddc <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800bddc:	b580      	push	{r7, lr}
 800bdde:	b0ac      	sub	sp, #176	@ 0xb0
 800bde0:	af00      	add	r7, sp, #0
 800bde2:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 800bde4:	687b      	ldr	r3, [r7, #4]
 800bde6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800bdea:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800bdee:	687b      	ldr	r3, [r7, #4]
 800bdf0:	681b      	ldr	r3, [r3, #0]
 800bdf2:	69db      	ldr	r3, [r3, #28]
 800bdf4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800bdf8:	687b      	ldr	r3, [r7, #4]
 800bdfa:	681b      	ldr	r3, [r3, #0]
 800bdfc:	681b      	ldr	r3, [r3, #0]
 800bdfe:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800be02:	687b      	ldr	r3, [r7, #4]
 800be04:	681b      	ldr	r3, [r3, #0]
 800be06:	689b      	ldr	r3, [r3, #8]
 800be08:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800be0c:	687b      	ldr	r3, [r7, #4]
 800be0e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800be12:	2b22      	cmp	r3, #34	@ 0x22
 800be14:	f040 8188 	bne.w	800c128 <UART_RxISR_8BIT_FIFOEN+0x34c>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800be18:	687b      	ldr	r3, [r7, #4]
 800be1a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800be1e:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800be22:	e12b      	b.n	800c07c <UART_RxISR_8BIT_FIFOEN+0x2a0>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800be24:	687b      	ldr	r3, [r7, #4]
 800be26:	681b      	ldr	r3, [r3, #0]
 800be28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800be2a:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800be2e:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 800be32:	b2d9      	uxtb	r1, r3
 800be34:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 800be38:	b2da      	uxtb	r2, r3
 800be3a:	687b      	ldr	r3, [r7, #4]
 800be3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800be3e:	400a      	ands	r2, r1
 800be40:	b2d2      	uxtb	r2, r2
 800be42:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 800be44:	687b      	ldr	r3, [r7, #4]
 800be46:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800be48:	1c5a      	adds	r2, r3, #1
 800be4a:	687b      	ldr	r3, [r7, #4]
 800be4c:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800be4e:	687b      	ldr	r3, [r7, #4]
 800be50:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800be54:	b29b      	uxth	r3, r3
 800be56:	3b01      	subs	r3, #1
 800be58:	b29a      	uxth	r2, r3
 800be5a:	687b      	ldr	r3, [r7, #4]
 800be5c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800be60:	687b      	ldr	r3, [r7, #4]
 800be62:	681b      	ldr	r3, [r3, #0]
 800be64:	69db      	ldr	r3, [r3, #28]
 800be66:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800be6a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800be6e:	f003 0307 	and.w	r3, r3, #7
 800be72:	2b00      	cmp	r3, #0
 800be74:	d053      	beq.n	800bf1e <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800be76:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800be7a:	f003 0301 	and.w	r3, r3, #1
 800be7e:	2b00      	cmp	r3, #0
 800be80:	d011      	beq.n	800bea6 <UART_RxISR_8BIT_FIFOEN+0xca>
 800be82:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800be86:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800be8a:	2b00      	cmp	r3, #0
 800be8c:	d00b      	beq.n	800bea6 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800be8e:	687b      	ldr	r3, [r7, #4]
 800be90:	681b      	ldr	r3, [r3, #0]
 800be92:	2201      	movs	r2, #1
 800be94:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800be96:	687b      	ldr	r3, [r7, #4]
 800be98:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800be9c:	f043 0201 	orr.w	r2, r3, #1
 800bea0:	687b      	ldr	r3, [r7, #4]
 800bea2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800bea6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800beaa:	f003 0302 	and.w	r3, r3, #2
 800beae:	2b00      	cmp	r3, #0
 800beb0:	d011      	beq.n	800bed6 <UART_RxISR_8BIT_FIFOEN+0xfa>
 800beb2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800beb6:	f003 0301 	and.w	r3, r3, #1
 800beba:	2b00      	cmp	r3, #0
 800bebc:	d00b      	beq.n	800bed6 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800bebe:	687b      	ldr	r3, [r7, #4]
 800bec0:	681b      	ldr	r3, [r3, #0]
 800bec2:	2202      	movs	r2, #2
 800bec4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800bec6:	687b      	ldr	r3, [r7, #4]
 800bec8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800becc:	f043 0204 	orr.w	r2, r3, #4
 800bed0:	687b      	ldr	r3, [r7, #4]
 800bed2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800bed6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800beda:	f003 0304 	and.w	r3, r3, #4
 800bede:	2b00      	cmp	r3, #0
 800bee0:	d011      	beq.n	800bf06 <UART_RxISR_8BIT_FIFOEN+0x12a>
 800bee2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800bee6:	f003 0301 	and.w	r3, r3, #1
 800beea:	2b00      	cmp	r3, #0
 800beec:	d00b      	beq.n	800bf06 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800beee:	687b      	ldr	r3, [r7, #4]
 800bef0:	681b      	ldr	r3, [r3, #0]
 800bef2:	2204      	movs	r2, #4
 800bef4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800bef6:	687b      	ldr	r3, [r7, #4]
 800bef8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800befc:	f043 0202 	orr.w	r2, r3, #2
 800bf00:	687b      	ldr	r3, [r7, #4]
 800bf02:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800bf06:	687b      	ldr	r3, [r7, #4]
 800bf08:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bf0c:	2b00      	cmp	r3, #0
 800bf0e:	d006      	beq.n	800bf1e <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800bf10:	6878      	ldr	r0, [r7, #4]
 800bf12:	f7ff f865 	bl	800afe0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bf16:	687b      	ldr	r3, [r7, #4]
 800bf18:	2200      	movs	r2, #0
 800bf1a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800bf1e:	687b      	ldr	r3, [r7, #4]
 800bf20:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800bf24:	b29b      	uxth	r3, r3
 800bf26:	2b00      	cmp	r3, #0
 800bf28:	f040 80a8 	bne.w	800c07c <UART_RxISR_8BIT_FIFOEN+0x2a0>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800bf2c:	687b      	ldr	r3, [r7, #4]
 800bf2e:	681b      	ldr	r3, [r3, #0]
 800bf30:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bf32:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800bf34:	e853 3f00 	ldrex	r3, [r3]
 800bf38:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 800bf3a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bf3c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800bf40:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800bf44:	687b      	ldr	r3, [r7, #4]
 800bf46:	681b      	ldr	r3, [r3, #0]
 800bf48:	461a      	mov	r2, r3
 800bf4a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800bf4e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800bf50:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bf52:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 800bf54:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800bf56:	e841 2300 	strex	r3, r2, [r1]
 800bf5a:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 800bf5c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800bf5e:	2b00      	cmp	r3, #0
 800bf60:	d1e4      	bne.n	800bf2c <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800bf62:	687b      	ldr	r3, [r7, #4]
 800bf64:	681b      	ldr	r3, [r3, #0]
 800bf66:	3308      	adds	r3, #8
 800bf68:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bf6a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800bf6c:	e853 3f00 	ldrex	r3, [r3]
 800bf70:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800bf72:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800bf74:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800bf78:	f023 0301 	bic.w	r3, r3, #1
 800bf7c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800bf80:	687b      	ldr	r3, [r7, #4]
 800bf82:	681b      	ldr	r3, [r3, #0]
 800bf84:	3308      	adds	r3, #8
 800bf86:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800bf8a:	66ba      	str	r2, [r7, #104]	@ 0x68
 800bf8c:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bf8e:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800bf90:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800bf92:	e841 2300 	strex	r3, r2, [r1]
 800bf96:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800bf98:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800bf9a:	2b00      	cmp	r3, #0
 800bf9c:	d1e1      	bne.n	800bf62 <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800bf9e:	687b      	ldr	r3, [r7, #4]
 800bfa0:	2220      	movs	r2, #32
 800bfa2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800bfa6:	687b      	ldr	r3, [r7, #4]
 800bfa8:	2200      	movs	r2, #0
 800bfaa:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800bfac:	687b      	ldr	r3, [r7, #4]
 800bfae:	2200      	movs	r2, #0
 800bfb0:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800bfb2:	687b      	ldr	r3, [r7, #4]
 800bfb4:	681b      	ldr	r3, [r3, #0]
 800bfb6:	4a62      	ldr	r2, [pc, #392]	@ (800c140 <UART_RxISR_8BIT_FIFOEN+0x364>)
 800bfb8:	4293      	cmp	r3, r2
 800bfba:	d026      	beq.n	800c00a <UART_RxISR_8BIT_FIFOEN+0x22e>
 800bfbc:	687b      	ldr	r3, [r7, #4]
 800bfbe:	681b      	ldr	r3, [r3, #0]
 800bfc0:	4a60      	ldr	r2, [pc, #384]	@ (800c144 <UART_RxISR_8BIT_FIFOEN+0x368>)
 800bfc2:	4293      	cmp	r3, r2
 800bfc4:	d021      	beq.n	800c00a <UART_RxISR_8BIT_FIFOEN+0x22e>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800bfc6:	687b      	ldr	r3, [r7, #4]
 800bfc8:	681b      	ldr	r3, [r3, #0]
 800bfca:	685b      	ldr	r3, [r3, #4]
 800bfcc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800bfd0:	2b00      	cmp	r3, #0
 800bfd2:	d01a      	beq.n	800c00a <UART_RxISR_8BIT_FIFOEN+0x22e>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800bfd4:	687b      	ldr	r3, [r7, #4]
 800bfd6:	681b      	ldr	r3, [r3, #0]
 800bfd8:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bfda:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800bfdc:	e853 3f00 	ldrex	r3, [r3]
 800bfe0:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800bfe2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800bfe4:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800bfe8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800bfec:	687b      	ldr	r3, [r7, #4]
 800bfee:	681b      	ldr	r3, [r3, #0]
 800bff0:	461a      	mov	r2, r3
 800bff2:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800bff6:	657b      	str	r3, [r7, #84]	@ 0x54
 800bff8:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bffa:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800bffc:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800bffe:	e841 2300 	strex	r3, r2, [r1]
 800c002:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800c004:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c006:	2b00      	cmp	r3, #0
 800c008:	d1e4      	bne.n	800bfd4 <UART_RxISR_8BIT_FIFOEN+0x1f8>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c00a:	687b      	ldr	r3, [r7, #4]
 800c00c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c00e:	2b01      	cmp	r3, #1
 800c010:	d130      	bne.n	800c074 <UART_RxISR_8BIT_FIFOEN+0x298>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c012:	687b      	ldr	r3, [r7, #4]
 800c014:	2200      	movs	r2, #0
 800c016:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c018:	687b      	ldr	r3, [r7, #4]
 800c01a:	681b      	ldr	r3, [r3, #0]
 800c01c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c01e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c020:	e853 3f00 	ldrex	r3, [r3]
 800c024:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800c026:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c028:	f023 0310 	bic.w	r3, r3, #16
 800c02c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800c030:	687b      	ldr	r3, [r7, #4]
 800c032:	681b      	ldr	r3, [r3, #0]
 800c034:	461a      	mov	r2, r3
 800c036:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800c03a:	643b      	str	r3, [r7, #64]	@ 0x40
 800c03c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c03e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800c040:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800c042:	e841 2300 	strex	r3, r2, [r1]
 800c046:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800c048:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c04a:	2b00      	cmp	r3, #0
 800c04c:	d1e4      	bne.n	800c018 <UART_RxISR_8BIT_FIFOEN+0x23c>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800c04e:	687b      	ldr	r3, [r7, #4]
 800c050:	681b      	ldr	r3, [r3, #0]
 800c052:	69db      	ldr	r3, [r3, #28]
 800c054:	f003 0310 	and.w	r3, r3, #16
 800c058:	2b10      	cmp	r3, #16
 800c05a:	d103      	bne.n	800c064 <UART_RxISR_8BIT_FIFOEN+0x288>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800c05c:	687b      	ldr	r3, [r7, #4]
 800c05e:	681b      	ldr	r3, [r3, #0]
 800c060:	2210      	movs	r2, #16
 800c062:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800c064:	687b      	ldr	r3, [r7, #4]
 800c066:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800c06a:	4619      	mov	r1, r3
 800c06c:	6878      	ldr	r0, [r7, #4]
 800c06e:	f7f5 fac9 	bl	8001604 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800c072:	e00e      	b.n	800c092 <UART_RxISR_8BIT_FIFOEN+0x2b6>
          HAL_UART_RxCpltCallback(huart);
 800c074:	6878      	ldr	r0, [r7, #4]
 800c076:	f7fe ffa9 	bl	800afcc <HAL_UART_RxCpltCallback>
        break;
 800c07a:	e00a      	b.n	800c092 <UART_RxISR_8BIT_FIFOEN+0x2b6>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800c07c:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 800c080:	2b00      	cmp	r3, #0
 800c082:	d006      	beq.n	800c092 <UART_RxISR_8BIT_FIFOEN+0x2b6>
 800c084:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c088:	f003 0320 	and.w	r3, r3, #32
 800c08c:	2b00      	cmp	r3, #0
 800c08e:	f47f aec9 	bne.w	800be24 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800c092:	687b      	ldr	r3, [r7, #4]
 800c094:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800c098:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800c09c:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800c0a0:	2b00      	cmp	r3, #0
 800c0a2:	d049      	beq.n	800c138 <UART_RxISR_8BIT_FIFOEN+0x35c>
 800c0a4:	687b      	ldr	r3, [r7, #4]
 800c0a6:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800c0aa:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 800c0ae:	429a      	cmp	r2, r3
 800c0b0:	d242      	bcs.n	800c138 <UART_RxISR_8BIT_FIFOEN+0x35c>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800c0b2:	687b      	ldr	r3, [r7, #4]
 800c0b4:	681b      	ldr	r3, [r3, #0]
 800c0b6:	3308      	adds	r3, #8
 800c0b8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c0ba:	6a3b      	ldr	r3, [r7, #32]
 800c0bc:	e853 3f00 	ldrex	r3, [r3]
 800c0c0:	61fb      	str	r3, [r7, #28]
   return(result);
 800c0c2:	69fb      	ldr	r3, [r7, #28]
 800c0c4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800c0c8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800c0cc:	687b      	ldr	r3, [r7, #4]
 800c0ce:	681b      	ldr	r3, [r3, #0]
 800c0d0:	3308      	adds	r3, #8
 800c0d2:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800c0d6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800c0d8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c0da:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c0dc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c0de:	e841 2300 	strex	r3, r2, [r1]
 800c0e2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800c0e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c0e6:	2b00      	cmp	r3, #0
 800c0e8:	d1e3      	bne.n	800c0b2 <UART_RxISR_8BIT_FIFOEN+0x2d6>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800c0ea:	687b      	ldr	r3, [r7, #4]
 800c0ec:	4a16      	ldr	r2, [pc, #88]	@ (800c148 <UART_RxISR_8BIT_FIFOEN+0x36c>)
 800c0ee:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800c0f0:	687b      	ldr	r3, [r7, #4]
 800c0f2:	681b      	ldr	r3, [r3, #0]
 800c0f4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c0f6:	68fb      	ldr	r3, [r7, #12]
 800c0f8:	e853 3f00 	ldrex	r3, [r3]
 800c0fc:	60bb      	str	r3, [r7, #8]
   return(result);
 800c0fe:	68bb      	ldr	r3, [r7, #8]
 800c100:	f043 0320 	orr.w	r3, r3, #32
 800c104:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800c108:	687b      	ldr	r3, [r7, #4]
 800c10a:	681b      	ldr	r3, [r3, #0]
 800c10c:	461a      	mov	r2, r3
 800c10e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800c112:	61bb      	str	r3, [r7, #24]
 800c114:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c116:	6979      	ldr	r1, [r7, #20]
 800c118:	69ba      	ldr	r2, [r7, #24]
 800c11a:	e841 2300 	strex	r3, r2, [r1]
 800c11e:	613b      	str	r3, [r7, #16]
   return(result);
 800c120:	693b      	ldr	r3, [r7, #16]
 800c122:	2b00      	cmp	r3, #0
 800c124:	d1e4      	bne.n	800c0f0 <UART_RxISR_8BIT_FIFOEN+0x314>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800c126:	e007      	b.n	800c138 <UART_RxISR_8BIT_FIFOEN+0x35c>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800c128:	687b      	ldr	r3, [r7, #4]
 800c12a:	681b      	ldr	r3, [r3, #0]
 800c12c:	699a      	ldr	r2, [r3, #24]
 800c12e:	687b      	ldr	r3, [r7, #4]
 800c130:	681b      	ldr	r3, [r3, #0]
 800c132:	f042 0208 	orr.w	r2, r2, #8
 800c136:	619a      	str	r2, [r3, #24]
}
 800c138:	bf00      	nop
 800c13a:	37b0      	adds	r7, #176	@ 0xb0
 800c13c:	46bd      	mov	sp, r7
 800c13e:	bd80      	pop	{r7, pc}
 800c140:	44002400 	.word	0x44002400
 800c144:	54002400 	.word	0x54002400
 800c148:	0800ba55 	.word	0x0800ba55

0800c14c <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800c14c:	b580      	push	{r7, lr}
 800c14e:	b0ae      	sub	sp, #184	@ 0xb8
 800c150:	af00      	add	r7, sp, #0
 800c152:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800c154:	687b      	ldr	r3, [r7, #4]
 800c156:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800c15a:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800c15e:	687b      	ldr	r3, [r7, #4]
 800c160:	681b      	ldr	r3, [r3, #0]
 800c162:	69db      	ldr	r3, [r3, #28]
 800c164:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800c168:	687b      	ldr	r3, [r7, #4]
 800c16a:	681b      	ldr	r3, [r3, #0]
 800c16c:	681b      	ldr	r3, [r3, #0]
 800c16e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800c172:	687b      	ldr	r3, [r7, #4]
 800c174:	681b      	ldr	r3, [r3, #0]
 800c176:	689b      	ldr	r3, [r3, #8]
 800c178:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800c17c:	687b      	ldr	r3, [r7, #4]
 800c17e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c182:	2b22      	cmp	r3, #34	@ 0x22
 800c184:	f040 818c 	bne.w	800c4a0 <UART_RxISR_16BIT_FIFOEN+0x354>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800c188:	687b      	ldr	r3, [r7, #4]
 800c18a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800c18e:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800c192:	e12f      	b.n	800c3f4 <UART_RxISR_16BIT_FIFOEN+0x2a8>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800c194:	687b      	ldr	r3, [r7, #4]
 800c196:	681b      	ldr	r3, [r3, #0]
 800c198:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c19a:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800c19e:	687b      	ldr	r3, [r7, #4]
 800c1a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c1a2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 800c1a6:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 800c1aa:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 800c1ae:	4013      	ands	r3, r2
 800c1b0:	b29a      	uxth	r2, r3
 800c1b2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800c1b6:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800c1b8:	687b      	ldr	r3, [r7, #4]
 800c1ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c1bc:	1c9a      	adds	r2, r3, #2
 800c1be:	687b      	ldr	r3, [r7, #4]
 800c1c0:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800c1c2:	687b      	ldr	r3, [r7, #4]
 800c1c4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800c1c8:	b29b      	uxth	r3, r3
 800c1ca:	3b01      	subs	r3, #1
 800c1cc:	b29a      	uxth	r2, r3
 800c1ce:	687b      	ldr	r3, [r7, #4]
 800c1d0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800c1d4:	687b      	ldr	r3, [r7, #4]
 800c1d6:	681b      	ldr	r3, [r3, #0]
 800c1d8:	69db      	ldr	r3, [r3, #28]
 800c1da:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800c1de:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800c1e2:	f003 0307 	and.w	r3, r3, #7
 800c1e6:	2b00      	cmp	r3, #0
 800c1e8:	d053      	beq.n	800c292 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800c1ea:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800c1ee:	f003 0301 	and.w	r3, r3, #1
 800c1f2:	2b00      	cmp	r3, #0
 800c1f4:	d011      	beq.n	800c21a <UART_RxISR_16BIT_FIFOEN+0xce>
 800c1f6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c1fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c1fe:	2b00      	cmp	r3, #0
 800c200:	d00b      	beq.n	800c21a <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800c202:	687b      	ldr	r3, [r7, #4]
 800c204:	681b      	ldr	r3, [r3, #0]
 800c206:	2201      	movs	r2, #1
 800c208:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800c20a:	687b      	ldr	r3, [r7, #4]
 800c20c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c210:	f043 0201 	orr.w	r2, r3, #1
 800c214:	687b      	ldr	r3, [r7, #4]
 800c216:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800c21a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800c21e:	f003 0302 	and.w	r3, r3, #2
 800c222:	2b00      	cmp	r3, #0
 800c224:	d011      	beq.n	800c24a <UART_RxISR_16BIT_FIFOEN+0xfe>
 800c226:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800c22a:	f003 0301 	and.w	r3, r3, #1
 800c22e:	2b00      	cmp	r3, #0
 800c230:	d00b      	beq.n	800c24a <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800c232:	687b      	ldr	r3, [r7, #4]
 800c234:	681b      	ldr	r3, [r3, #0]
 800c236:	2202      	movs	r2, #2
 800c238:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800c23a:	687b      	ldr	r3, [r7, #4]
 800c23c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c240:	f043 0204 	orr.w	r2, r3, #4
 800c244:	687b      	ldr	r3, [r7, #4]
 800c246:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800c24a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800c24e:	f003 0304 	and.w	r3, r3, #4
 800c252:	2b00      	cmp	r3, #0
 800c254:	d011      	beq.n	800c27a <UART_RxISR_16BIT_FIFOEN+0x12e>
 800c256:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800c25a:	f003 0301 	and.w	r3, r3, #1
 800c25e:	2b00      	cmp	r3, #0
 800c260:	d00b      	beq.n	800c27a <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800c262:	687b      	ldr	r3, [r7, #4]
 800c264:	681b      	ldr	r3, [r3, #0]
 800c266:	2204      	movs	r2, #4
 800c268:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800c26a:	687b      	ldr	r3, [r7, #4]
 800c26c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c270:	f043 0202 	orr.w	r2, r3, #2
 800c274:	687b      	ldr	r3, [r7, #4]
 800c276:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800c27a:	687b      	ldr	r3, [r7, #4]
 800c27c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c280:	2b00      	cmp	r3, #0
 800c282:	d006      	beq.n	800c292 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800c284:	6878      	ldr	r0, [r7, #4]
 800c286:	f7fe feab 	bl	800afe0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c28a:	687b      	ldr	r3, [r7, #4]
 800c28c:	2200      	movs	r2, #0
 800c28e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800c292:	687b      	ldr	r3, [r7, #4]
 800c294:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800c298:	b29b      	uxth	r3, r3
 800c29a:	2b00      	cmp	r3, #0
 800c29c:	f040 80aa 	bne.w	800c3f4 <UART_RxISR_16BIT_FIFOEN+0x2a8>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800c2a0:	687b      	ldr	r3, [r7, #4]
 800c2a2:	681b      	ldr	r3, [r3, #0]
 800c2a4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c2a6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c2a8:	e853 3f00 	ldrex	r3, [r3]
 800c2ac:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800c2ae:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800c2b0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800c2b4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800c2b8:	687b      	ldr	r3, [r7, #4]
 800c2ba:	681b      	ldr	r3, [r3, #0]
 800c2bc:	461a      	mov	r2, r3
 800c2be:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800c2c2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800c2c6:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c2c8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800c2ca:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800c2ce:	e841 2300 	strex	r3, r2, [r1]
 800c2d2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800c2d4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800c2d6:	2b00      	cmp	r3, #0
 800c2d8:	d1e2      	bne.n	800c2a0 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800c2da:	687b      	ldr	r3, [r7, #4]
 800c2dc:	681b      	ldr	r3, [r3, #0]
 800c2de:	3308      	adds	r3, #8
 800c2e0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c2e2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c2e4:	e853 3f00 	ldrex	r3, [r3]
 800c2e8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800c2ea:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c2ec:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800c2f0:	f023 0301 	bic.w	r3, r3, #1
 800c2f4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800c2f8:	687b      	ldr	r3, [r7, #4]
 800c2fa:	681b      	ldr	r3, [r3, #0]
 800c2fc:	3308      	adds	r3, #8
 800c2fe:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800c302:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800c304:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c306:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800c308:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800c30a:	e841 2300 	strex	r3, r2, [r1]
 800c30e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800c310:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c312:	2b00      	cmp	r3, #0
 800c314:	d1e1      	bne.n	800c2da <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800c316:	687b      	ldr	r3, [r7, #4]
 800c318:	2220      	movs	r2, #32
 800c31a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800c31e:	687b      	ldr	r3, [r7, #4]
 800c320:	2200      	movs	r2, #0
 800c322:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800c324:	687b      	ldr	r3, [r7, #4]
 800c326:	2200      	movs	r2, #0
 800c328:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800c32a:	687b      	ldr	r3, [r7, #4]
 800c32c:	681b      	ldr	r3, [r3, #0]
 800c32e:	4a62      	ldr	r2, [pc, #392]	@ (800c4b8 <UART_RxISR_16BIT_FIFOEN+0x36c>)
 800c330:	4293      	cmp	r3, r2
 800c332:	d026      	beq.n	800c382 <UART_RxISR_16BIT_FIFOEN+0x236>
 800c334:	687b      	ldr	r3, [r7, #4]
 800c336:	681b      	ldr	r3, [r3, #0]
 800c338:	4a60      	ldr	r2, [pc, #384]	@ (800c4bc <UART_RxISR_16BIT_FIFOEN+0x370>)
 800c33a:	4293      	cmp	r3, r2
 800c33c:	d021      	beq.n	800c382 <UART_RxISR_16BIT_FIFOEN+0x236>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800c33e:	687b      	ldr	r3, [r7, #4]
 800c340:	681b      	ldr	r3, [r3, #0]
 800c342:	685b      	ldr	r3, [r3, #4]
 800c344:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800c348:	2b00      	cmp	r3, #0
 800c34a:	d01a      	beq.n	800c382 <UART_RxISR_16BIT_FIFOEN+0x236>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800c34c:	687b      	ldr	r3, [r7, #4]
 800c34e:	681b      	ldr	r3, [r3, #0]
 800c350:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c352:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c354:	e853 3f00 	ldrex	r3, [r3]
 800c358:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800c35a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c35c:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800c360:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800c364:	687b      	ldr	r3, [r7, #4]
 800c366:	681b      	ldr	r3, [r3, #0]
 800c368:	461a      	mov	r2, r3
 800c36a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800c36e:	65bb      	str	r3, [r7, #88]	@ 0x58
 800c370:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c372:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800c374:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800c376:	e841 2300 	strex	r3, r2, [r1]
 800c37a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800c37c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c37e:	2b00      	cmp	r3, #0
 800c380:	d1e4      	bne.n	800c34c <UART_RxISR_16BIT_FIFOEN+0x200>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c382:	687b      	ldr	r3, [r7, #4]
 800c384:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c386:	2b01      	cmp	r3, #1
 800c388:	d130      	bne.n	800c3ec <UART_RxISR_16BIT_FIFOEN+0x2a0>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c38a:	687b      	ldr	r3, [r7, #4]
 800c38c:	2200      	movs	r2, #0
 800c38e:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c390:	687b      	ldr	r3, [r7, #4]
 800c392:	681b      	ldr	r3, [r3, #0]
 800c394:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c396:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c398:	e853 3f00 	ldrex	r3, [r3]
 800c39c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800c39e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c3a0:	f023 0310 	bic.w	r3, r3, #16
 800c3a4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800c3a8:	687b      	ldr	r3, [r7, #4]
 800c3aa:	681b      	ldr	r3, [r3, #0]
 800c3ac:	461a      	mov	r2, r3
 800c3ae:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800c3b2:	647b      	str	r3, [r7, #68]	@ 0x44
 800c3b4:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c3b6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800c3b8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c3ba:	e841 2300 	strex	r3, r2, [r1]
 800c3be:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800c3c0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c3c2:	2b00      	cmp	r3, #0
 800c3c4:	d1e4      	bne.n	800c390 <UART_RxISR_16BIT_FIFOEN+0x244>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800c3c6:	687b      	ldr	r3, [r7, #4]
 800c3c8:	681b      	ldr	r3, [r3, #0]
 800c3ca:	69db      	ldr	r3, [r3, #28]
 800c3cc:	f003 0310 	and.w	r3, r3, #16
 800c3d0:	2b10      	cmp	r3, #16
 800c3d2:	d103      	bne.n	800c3dc <UART_RxISR_16BIT_FIFOEN+0x290>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800c3d4:	687b      	ldr	r3, [r7, #4]
 800c3d6:	681b      	ldr	r3, [r3, #0]
 800c3d8:	2210      	movs	r2, #16
 800c3da:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800c3dc:	687b      	ldr	r3, [r7, #4]
 800c3de:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800c3e2:	4619      	mov	r1, r3
 800c3e4:	6878      	ldr	r0, [r7, #4]
 800c3e6:	f7f5 f90d 	bl	8001604 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800c3ea:	e00e      	b.n	800c40a <UART_RxISR_16BIT_FIFOEN+0x2be>
          HAL_UART_RxCpltCallback(huart);
 800c3ec:	6878      	ldr	r0, [r7, #4]
 800c3ee:	f7fe fded 	bl	800afcc <HAL_UART_RxCpltCallback>
        break;
 800c3f2:	e00a      	b.n	800c40a <UART_RxISR_16BIT_FIFOEN+0x2be>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800c3f4:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 800c3f8:	2b00      	cmp	r3, #0
 800c3fa:	d006      	beq.n	800c40a <UART_RxISR_16BIT_FIFOEN+0x2be>
 800c3fc:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800c400:	f003 0320 	and.w	r3, r3, #32
 800c404:	2b00      	cmp	r3, #0
 800c406:	f47f aec5 	bne.w	800c194 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800c40a:	687b      	ldr	r3, [r7, #4]
 800c40c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800c410:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800c414:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800c418:	2b00      	cmp	r3, #0
 800c41a:	d049      	beq.n	800c4b0 <UART_RxISR_16BIT_FIFOEN+0x364>
 800c41c:	687b      	ldr	r3, [r7, #4]
 800c41e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800c422:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 800c426:	429a      	cmp	r2, r3
 800c428:	d242      	bcs.n	800c4b0 <UART_RxISR_16BIT_FIFOEN+0x364>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800c42a:	687b      	ldr	r3, [r7, #4]
 800c42c:	681b      	ldr	r3, [r3, #0]
 800c42e:	3308      	adds	r3, #8
 800c430:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c432:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c434:	e853 3f00 	ldrex	r3, [r3]
 800c438:	623b      	str	r3, [r7, #32]
   return(result);
 800c43a:	6a3b      	ldr	r3, [r7, #32]
 800c43c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800c440:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800c444:	687b      	ldr	r3, [r7, #4]
 800c446:	681b      	ldr	r3, [r3, #0]
 800c448:	3308      	adds	r3, #8
 800c44a:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800c44e:	633a      	str	r2, [r7, #48]	@ 0x30
 800c450:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c452:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c454:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c456:	e841 2300 	strex	r3, r2, [r1]
 800c45a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800c45c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c45e:	2b00      	cmp	r3, #0
 800c460:	d1e3      	bne.n	800c42a <UART_RxISR_16BIT_FIFOEN+0x2de>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800c462:	687b      	ldr	r3, [r7, #4]
 800c464:	4a16      	ldr	r2, [pc, #88]	@ (800c4c0 <UART_RxISR_16BIT_FIFOEN+0x374>)
 800c466:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800c468:	687b      	ldr	r3, [r7, #4]
 800c46a:	681b      	ldr	r3, [r3, #0]
 800c46c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c46e:	693b      	ldr	r3, [r7, #16]
 800c470:	e853 3f00 	ldrex	r3, [r3]
 800c474:	60fb      	str	r3, [r7, #12]
   return(result);
 800c476:	68fb      	ldr	r3, [r7, #12]
 800c478:	f043 0320 	orr.w	r3, r3, #32
 800c47c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800c480:	687b      	ldr	r3, [r7, #4]
 800c482:	681b      	ldr	r3, [r3, #0]
 800c484:	461a      	mov	r2, r3
 800c486:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800c48a:	61fb      	str	r3, [r7, #28]
 800c48c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c48e:	69b9      	ldr	r1, [r7, #24]
 800c490:	69fa      	ldr	r2, [r7, #28]
 800c492:	e841 2300 	strex	r3, r2, [r1]
 800c496:	617b      	str	r3, [r7, #20]
   return(result);
 800c498:	697b      	ldr	r3, [r7, #20]
 800c49a:	2b00      	cmp	r3, #0
 800c49c:	d1e4      	bne.n	800c468 <UART_RxISR_16BIT_FIFOEN+0x31c>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800c49e:	e007      	b.n	800c4b0 <UART_RxISR_16BIT_FIFOEN+0x364>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800c4a0:	687b      	ldr	r3, [r7, #4]
 800c4a2:	681b      	ldr	r3, [r3, #0]
 800c4a4:	699a      	ldr	r2, [r3, #24]
 800c4a6:	687b      	ldr	r3, [r7, #4]
 800c4a8:	681b      	ldr	r3, [r3, #0]
 800c4aa:	f042 0208 	orr.w	r2, r2, #8
 800c4ae:	619a      	str	r2, [r3, #24]
}
 800c4b0:	bf00      	nop
 800c4b2:	37b8      	adds	r7, #184	@ 0xb8
 800c4b4:	46bd      	mov	sp, r7
 800c4b6:	bd80      	pop	{r7, pc}
 800c4b8:	44002400 	.word	0x44002400
 800c4bc:	54002400 	.word	0x54002400
 800c4c0:	0800bc19 	.word	0x0800bc19

0800c4c4 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800c4c4:	b480      	push	{r7}
 800c4c6:	b085      	sub	sp, #20
 800c4c8:	af00      	add	r7, sp, #0
 800c4ca:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c4cc:	687b      	ldr	r3, [r7, #4]
 800c4ce:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800c4d2:	2b01      	cmp	r3, #1
 800c4d4:	d101      	bne.n	800c4da <HAL_UARTEx_DisableFifoMode+0x16>
 800c4d6:	2302      	movs	r3, #2
 800c4d8:	e027      	b.n	800c52a <HAL_UARTEx_DisableFifoMode+0x66>
 800c4da:	687b      	ldr	r3, [r7, #4]
 800c4dc:	2201      	movs	r2, #1
 800c4de:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800c4e2:	687b      	ldr	r3, [r7, #4]
 800c4e4:	2224      	movs	r2, #36	@ 0x24
 800c4e6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c4ea:	687b      	ldr	r3, [r7, #4]
 800c4ec:	681b      	ldr	r3, [r3, #0]
 800c4ee:	681b      	ldr	r3, [r3, #0]
 800c4f0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c4f2:	687b      	ldr	r3, [r7, #4]
 800c4f4:	681b      	ldr	r3, [r3, #0]
 800c4f6:	681a      	ldr	r2, [r3, #0]
 800c4f8:	687b      	ldr	r3, [r7, #4]
 800c4fa:	681b      	ldr	r3, [r3, #0]
 800c4fc:	f022 0201 	bic.w	r2, r2, #1
 800c500:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800c502:	68fb      	ldr	r3, [r7, #12]
 800c504:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800c508:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800c50a:	687b      	ldr	r3, [r7, #4]
 800c50c:	2200      	movs	r2, #0
 800c50e:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c510:	687b      	ldr	r3, [r7, #4]
 800c512:	681b      	ldr	r3, [r3, #0]
 800c514:	68fa      	ldr	r2, [r7, #12]
 800c516:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c518:	687b      	ldr	r3, [r7, #4]
 800c51a:	2220      	movs	r2, #32
 800c51c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c520:	687b      	ldr	r3, [r7, #4]
 800c522:	2200      	movs	r2, #0
 800c524:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800c528:	2300      	movs	r3, #0
}
 800c52a:	4618      	mov	r0, r3
 800c52c:	3714      	adds	r7, #20
 800c52e:	46bd      	mov	sp, r7
 800c530:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c534:	4770      	bx	lr

0800c536 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800c536:	b580      	push	{r7, lr}
 800c538:	b084      	sub	sp, #16
 800c53a:	af00      	add	r7, sp, #0
 800c53c:	6078      	str	r0, [r7, #4]
 800c53e:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c540:	687b      	ldr	r3, [r7, #4]
 800c542:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800c546:	2b01      	cmp	r3, #1
 800c548:	d101      	bne.n	800c54e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800c54a:	2302      	movs	r3, #2
 800c54c:	e02d      	b.n	800c5aa <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800c54e:	687b      	ldr	r3, [r7, #4]
 800c550:	2201      	movs	r2, #1
 800c552:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800c556:	687b      	ldr	r3, [r7, #4]
 800c558:	2224      	movs	r2, #36	@ 0x24
 800c55a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c55e:	687b      	ldr	r3, [r7, #4]
 800c560:	681b      	ldr	r3, [r3, #0]
 800c562:	681b      	ldr	r3, [r3, #0]
 800c564:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c566:	687b      	ldr	r3, [r7, #4]
 800c568:	681b      	ldr	r3, [r3, #0]
 800c56a:	681a      	ldr	r2, [r3, #0]
 800c56c:	687b      	ldr	r3, [r7, #4]
 800c56e:	681b      	ldr	r3, [r3, #0]
 800c570:	f022 0201 	bic.w	r2, r2, #1
 800c574:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800c576:	687b      	ldr	r3, [r7, #4]
 800c578:	681b      	ldr	r3, [r3, #0]
 800c57a:	689b      	ldr	r3, [r3, #8]
 800c57c:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800c580:	687b      	ldr	r3, [r7, #4]
 800c582:	681b      	ldr	r3, [r3, #0]
 800c584:	683a      	ldr	r2, [r7, #0]
 800c586:	430a      	orrs	r2, r1
 800c588:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800c58a:	6878      	ldr	r0, [r7, #4]
 800c58c:	f000 f8ae 	bl	800c6ec <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c590:	687b      	ldr	r3, [r7, #4]
 800c592:	681b      	ldr	r3, [r3, #0]
 800c594:	68fa      	ldr	r2, [r7, #12]
 800c596:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c598:	687b      	ldr	r3, [r7, #4]
 800c59a:	2220      	movs	r2, #32
 800c59c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c5a0:	687b      	ldr	r3, [r7, #4]
 800c5a2:	2200      	movs	r2, #0
 800c5a4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800c5a8:	2300      	movs	r3, #0
}
 800c5aa:	4618      	mov	r0, r3
 800c5ac:	3710      	adds	r7, #16
 800c5ae:	46bd      	mov	sp, r7
 800c5b0:	bd80      	pop	{r7, pc}

0800c5b2 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800c5b2:	b580      	push	{r7, lr}
 800c5b4:	b084      	sub	sp, #16
 800c5b6:	af00      	add	r7, sp, #0
 800c5b8:	6078      	str	r0, [r7, #4]
 800c5ba:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c5bc:	687b      	ldr	r3, [r7, #4]
 800c5be:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800c5c2:	2b01      	cmp	r3, #1
 800c5c4:	d101      	bne.n	800c5ca <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800c5c6:	2302      	movs	r3, #2
 800c5c8:	e02d      	b.n	800c626 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800c5ca:	687b      	ldr	r3, [r7, #4]
 800c5cc:	2201      	movs	r2, #1
 800c5ce:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800c5d2:	687b      	ldr	r3, [r7, #4]
 800c5d4:	2224      	movs	r2, #36	@ 0x24
 800c5d6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c5da:	687b      	ldr	r3, [r7, #4]
 800c5dc:	681b      	ldr	r3, [r3, #0]
 800c5de:	681b      	ldr	r3, [r3, #0]
 800c5e0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c5e2:	687b      	ldr	r3, [r7, #4]
 800c5e4:	681b      	ldr	r3, [r3, #0]
 800c5e6:	681a      	ldr	r2, [r3, #0]
 800c5e8:	687b      	ldr	r3, [r7, #4]
 800c5ea:	681b      	ldr	r3, [r3, #0]
 800c5ec:	f022 0201 	bic.w	r2, r2, #1
 800c5f0:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800c5f2:	687b      	ldr	r3, [r7, #4]
 800c5f4:	681b      	ldr	r3, [r3, #0]
 800c5f6:	689b      	ldr	r3, [r3, #8]
 800c5f8:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800c5fc:	687b      	ldr	r3, [r7, #4]
 800c5fe:	681b      	ldr	r3, [r3, #0]
 800c600:	683a      	ldr	r2, [r7, #0]
 800c602:	430a      	orrs	r2, r1
 800c604:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800c606:	6878      	ldr	r0, [r7, #4]
 800c608:	f000 f870 	bl	800c6ec <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c60c:	687b      	ldr	r3, [r7, #4]
 800c60e:	681b      	ldr	r3, [r3, #0]
 800c610:	68fa      	ldr	r2, [r7, #12]
 800c612:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c614:	687b      	ldr	r3, [r7, #4]
 800c616:	2220      	movs	r2, #32
 800c618:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c61c:	687b      	ldr	r3, [r7, #4]
 800c61e:	2200      	movs	r2, #0
 800c620:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800c624:	2300      	movs	r3, #0
}
 800c626:	4618      	mov	r0, r3
 800c628:	3710      	adds	r7, #16
 800c62a:	46bd      	mov	sp, r7
 800c62c:	bd80      	pop	{r7, pc}

0800c62e <HAL_UARTEx_ReceiveToIdle_IT>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800c62e:	b580      	push	{r7, lr}
 800c630:	b08c      	sub	sp, #48	@ 0x30
 800c632:	af00      	add	r7, sp, #0
 800c634:	60f8      	str	r0, [r7, #12]
 800c636:	60b9      	str	r1, [r7, #8]
 800c638:	4613      	mov	r3, r2
 800c63a:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 800c63c:	2300      	movs	r3, #0
 800c63e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800c642:	68fb      	ldr	r3, [r7, #12]
 800c644:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c648:	2b20      	cmp	r3, #32
 800c64a:	d14a      	bne.n	800c6e2 <HAL_UARTEx_ReceiveToIdle_IT+0xb4>
  {
    if ((pData == NULL) || (Size == 0U))
 800c64c:	68bb      	ldr	r3, [r7, #8]
 800c64e:	2b00      	cmp	r3, #0
 800c650:	d002      	beq.n	800c658 <HAL_UARTEx_ReceiveToIdle_IT+0x2a>
 800c652:	88fb      	ldrh	r3, [r7, #6]
 800c654:	2b00      	cmp	r3, #0
 800c656:	d101      	bne.n	800c65c <HAL_UARTEx_ReceiveToIdle_IT+0x2e>
    {
      return HAL_ERROR;
 800c658:	2301      	movs	r3, #1
 800c65a:	e043      	b.n	800c6e4 <HAL_UARTEx_ReceiveToIdle_IT+0xb6>
    }

#if defined(USART_DMAREQUESTS_SW_WA)
    /* Disable the UART DMA Rx request if enabled */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c65c:	68fb      	ldr	r3, [r7, #12]
 800c65e:	681b      	ldr	r3, [r3, #0]
 800c660:	689b      	ldr	r3, [r3, #8]
 800c662:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c666:	2b40      	cmp	r3, #64	@ 0x40
 800c668:	d107      	bne.n	800c67a <HAL_UARTEx_ReceiveToIdle_IT+0x4c>
    {
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c66a:	68fb      	ldr	r3, [r7, #12]
 800c66c:	681b      	ldr	r3, [r3, #0]
 800c66e:	689a      	ldr	r2, [r3, #8]
 800c670:	68fb      	ldr	r3, [r7, #12]
 800c672:	681b      	ldr	r3, [r3, #0]
 800c674:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800c678:	609a      	str	r2, [r3, #8]
    }

#endif /* USART_DMAREQUESTS_SW_WA */
    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800c67a:	68fb      	ldr	r3, [r7, #12]
 800c67c:	2201      	movs	r2, #1
 800c67e:	66da      	str	r2, [r3, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 800c680:	68fb      	ldr	r3, [r7, #12]
 800c682:	2200      	movs	r2, #0
 800c684:	671a      	str	r2, [r3, #112]	@ 0x70

    (void)UART_Start_Receive_IT(huart, pData, Size);
 800c686:	88fb      	ldrh	r3, [r7, #6]
 800c688:	461a      	mov	r2, r3
 800c68a:	68b9      	ldr	r1, [r7, #8]
 800c68c:	68f8      	ldr	r0, [r7, #12]
 800c68e:	f7ff f859 	bl	800b744 <UART_Start_Receive_IT>

    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c692:	68fb      	ldr	r3, [r7, #12]
 800c694:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c696:	2b01      	cmp	r3, #1
 800c698:	d11d      	bne.n	800c6d6 <HAL_UARTEx_ReceiveToIdle_IT+0xa8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800c69a:	68fb      	ldr	r3, [r7, #12]
 800c69c:	681b      	ldr	r3, [r3, #0]
 800c69e:	2210      	movs	r2, #16
 800c6a0:	621a      	str	r2, [r3, #32]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c6a2:	68fb      	ldr	r3, [r7, #12]
 800c6a4:	681b      	ldr	r3, [r3, #0]
 800c6a6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c6a8:	69bb      	ldr	r3, [r7, #24]
 800c6aa:	e853 3f00 	ldrex	r3, [r3]
 800c6ae:	617b      	str	r3, [r7, #20]
   return(result);
 800c6b0:	697b      	ldr	r3, [r7, #20]
 800c6b2:	f043 0310 	orr.w	r3, r3, #16
 800c6b6:	62bb      	str	r3, [r7, #40]	@ 0x28
 800c6b8:	68fb      	ldr	r3, [r7, #12]
 800c6ba:	681b      	ldr	r3, [r3, #0]
 800c6bc:	461a      	mov	r2, r3
 800c6be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c6c0:	627b      	str	r3, [r7, #36]	@ 0x24
 800c6c2:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c6c4:	6a39      	ldr	r1, [r7, #32]
 800c6c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c6c8:	e841 2300 	strex	r3, r2, [r1]
 800c6cc:	61fb      	str	r3, [r7, #28]
   return(result);
 800c6ce:	69fb      	ldr	r3, [r7, #28]
 800c6d0:	2b00      	cmp	r3, #0
 800c6d2:	d1e6      	bne.n	800c6a2 <HAL_UARTEx_ReceiveToIdle_IT+0x74>
 800c6d4:	e002      	b.n	800c6dc <HAL_UARTEx_ReceiveToIdle_IT+0xae>
    {
      /* In case of errors already pending when reception is started,
         Interrupts may have already been raised and lead to reception abortion.
         (Overrun error for instance).
         In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
      status = HAL_ERROR;
 800c6d6:	2301      	movs	r3, #1
 800c6d8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    return status;
 800c6dc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800c6e0:	e000      	b.n	800c6e4 <HAL_UARTEx_ReceiveToIdle_IT+0xb6>
  }
  else
  {
    return HAL_BUSY;
 800c6e2:	2302      	movs	r3, #2
  }
}
 800c6e4:	4618      	mov	r0, r3
 800c6e6:	3730      	adds	r7, #48	@ 0x30
 800c6e8:	46bd      	mov	sp, r7
 800c6ea:	bd80      	pop	{r7, pc}

0800c6ec <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800c6ec:	b480      	push	{r7}
 800c6ee:	b085      	sub	sp, #20
 800c6f0:	af00      	add	r7, sp, #0
 800c6f2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800c6f4:	687b      	ldr	r3, [r7, #4]
 800c6f6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c6f8:	2b00      	cmp	r3, #0
 800c6fa:	d108      	bne.n	800c70e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800c6fc:	687b      	ldr	r3, [r7, #4]
 800c6fe:	2201      	movs	r2, #1
 800c700:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800c704:	687b      	ldr	r3, [r7, #4]
 800c706:	2201      	movs	r2, #1
 800c708:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800c70c:	e031      	b.n	800c772 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800c70e:	2308      	movs	r3, #8
 800c710:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800c712:	2308      	movs	r3, #8
 800c714:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800c716:	687b      	ldr	r3, [r7, #4]
 800c718:	681b      	ldr	r3, [r3, #0]
 800c71a:	689b      	ldr	r3, [r3, #8]
 800c71c:	0e5b      	lsrs	r3, r3, #25
 800c71e:	b2db      	uxtb	r3, r3
 800c720:	f003 0307 	and.w	r3, r3, #7
 800c724:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800c726:	687b      	ldr	r3, [r7, #4]
 800c728:	681b      	ldr	r3, [r3, #0]
 800c72a:	689b      	ldr	r3, [r3, #8]
 800c72c:	0f5b      	lsrs	r3, r3, #29
 800c72e:	b2db      	uxtb	r3, r3
 800c730:	f003 0307 	and.w	r3, r3, #7
 800c734:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800c736:	7bbb      	ldrb	r3, [r7, #14]
 800c738:	7b3a      	ldrb	r2, [r7, #12]
 800c73a:	4911      	ldr	r1, [pc, #68]	@ (800c780 <UARTEx_SetNbDataToProcess+0x94>)
 800c73c:	5c8a      	ldrb	r2, [r1, r2]
 800c73e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800c742:	7b3a      	ldrb	r2, [r7, #12]
 800c744:	490f      	ldr	r1, [pc, #60]	@ (800c784 <UARTEx_SetNbDataToProcess+0x98>)
 800c746:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800c748:	fb93 f3f2 	sdiv	r3, r3, r2
 800c74c:	b29a      	uxth	r2, r3
 800c74e:	687b      	ldr	r3, [r7, #4]
 800c750:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800c754:	7bfb      	ldrb	r3, [r7, #15]
 800c756:	7b7a      	ldrb	r2, [r7, #13]
 800c758:	4909      	ldr	r1, [pc, #36]	@ (800c780 <UARTEx_SetNbDataToProcess+0x94>)
 800c75a:	5c8a      	ldrb	r2, [r1, r2]
 800c75c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800c760:	7b7a      	ldrb	r2, [r7, #13]
 800c762:	4908      	ldr	r1, [pc, #32]	@ (800c784 <UARTEx_SetNbDataToProcess+0x98>)
 800c764:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800c766:	fb93 f3f2 	sdiv	r3, r3, r2
 800c76a:	b29a      	uxth	r2, r3
 800c76c:	687b      	ldr	r3, [r7, #4]
 800c76e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800c772:	bf00      	nop
 800c774:	3714      	adds	r7, #20
 800c776:	46bd      	mov	sp, r7
 800c778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c77c:	4770      	bx	lr
 800c77e:	bf00      	nop
 800c780:	08010fb0 	.word	0x08010fb0
 800c784:	08010fb8 	.word	0x08010fb8

0800c788 <__cvt>:
 800c788:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c78c:	ec57 6b10 	vmov	r6, r7, d0
 800c790:	2f00      	cmp	r7, #0
 800c792:	460c      	mov	r4, r1
 800c794:	4619      	mov	r1, r3
 800c796:	463b      	mov	r3, r7
 800c798:	bfb4      	ite	lt
 800c79a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800c79e:	2300      	movge	r3, #0
 800c7a0:	4691      	mov	r9, r2
 800c7a2:	bfbf      	itttt	lt
 800c7a4:	4632      	movlt	r2, r6
 800c7a6:	461f      	movlt	r7, r3
 800c7a8:	232d      	movlt	r3, #45	@ 0x2d
 800c7aa:	4616      	movlt	r6, r2
 800c7ac:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800c7b0:	700b      	strb	r3, [r1, #0]
 800c7b2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c7b4:	f023 0820 	bic.w	r8, r3, #32
 800c7b8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800c7bc:	d005      	beq.n	800c7ca <__cvt+0x42>
 800c7be:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800c7c2:	d100      	bne.n	800c7c6 <__cvt+0x3e>
 800c7c4:	3401      	adds	r4, #1
 800c7c6:	2102      	movs	r1, #2
 800c7c8:	e000      	b.n	800c7cc <__cvt+0x44>
 800c7ca:	2103      	movs	r1, #3
 800c7cc:	ab03      	add	r3, sp, #12
 800c7ce:	4622      	mov	r2, r4
 800c7d0:	9301      	str	r3, [sp, #4]
 800c7d2:	ab02      	add	r3, sp, #8
 800c7d4:	ec47 6b10 	vmov	d0, r6, r7
 800c7d8:	9300      	str	r3, [sp, #0]
 800c7da:	4653      	mov	r3, sl
 800c7dc:	f001 f8bc 	bl	800d958 <_dtoa_r>
 800c7e0:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800c7e4:	4605      	mov	r5, r0
 800c7e6:	d119      	bne.n	800c81c <__cvt+0x94>
 800c7e8:	f019 0f01 	tst.w	r9, #1
 800c7ec:	d00e      	beq.n	800c80c <__cvt+0x84>
 800c7ee:	eb00 0904 	add.w	r9, r0, r4
 800c7f2:	2200      	movs	r2, #0
 800c7f4:	2300      	movs	r3, #0
 800c7f6:	4630      	mov	r0, r6
 800c7f8:	4639      	mov	r1, r7
 800c7fa:	f7f4 f975 	bl	8000ae8 <__aeabi_dcmpeq>
 800c7fe:	b108      	cbz	r0, 800c804 <__cvt+0x7c>
 800c800:	f8cd 900c 	str.w	r9, [sp, #12]
 800c804:	2230      	movs	r2, #48	@ 0x30
 800c806:	9b03      	ldr	r3, [sp, #12]
 800c808:	454b      	cmp	r3, r9
 800c80a:	d31e      	bcc.n	800c84a <__cvt+0xc2>
 800c80c:	9b03      	ldr	r3, [sp, #12]
 800c80e:	4628      	mov	r0, r5
 800c810:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c812:	1b5b      	subs	r3, r3, r5
 800c814:	6013      	str	r3, [r2, #0]
 800c816:	b004      	add	sp, #16
 800c818:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c81c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800c820:	eb00 0904 	add.w	r9, r0, r4
 800c824:	d1e5      	bne.n	800c7f2 <__cvt+0x6a>
 800c826:	7803      	ldrb	r3, [r0, #0]
 800c828:	2b30      	cmp	r3, #48	@ 0x30
 800c82a:	d10a      	bne.n	800c842 <__cvt+0xba>
 800c82c:	2200      	movs	r2, #0
 800c82e:	2300      	movs	r3, #0
 800c830:	4630      	mov	r0, r6
 800c832:	4639      	mov	r1, r7
 800c834:	f7f4 f958 	bl	8000ae8 <__aeabi_dcmpeq>
 800c838:	b918      	cbnz	r0, 800c842 <__cvt+0xba>
 800c83a:	f1c4 0401 	rsb	r4, r4, #1
 800c83e:	f8ca 4000 	str.w	r4, [sl]
 800c842:	f8da 3000 	ldr.w	r3, [sl]
 800c846:	4499      	add	r9, r3
 800c848:	e7d3      	b.n	800c7f2 <__cvt+0x6a>
 800c84a:	1c59      	adds	r1, r3, #1
 800c84c:	9103      	str	r1, [sp, #12]
 800c84e:	701a      	strb	r2, [r3, #0]
 800c850:	e7d9      	b.n	800c806 <__cvt+0x7e>

0800c852 <__exponent>:
 800c852:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c854:	2900      	cmp	r1, #0
 800c856:	7002      	strb	r2, [r0, #0]
 800c858:	bfba      	itte	lt
 800c85a:	4249      	neglt	r1, r1
 800c85c:	232d      	movlt	r3, #45	@ 0x2d
 800c85e:	232b      	movge	r3, #43	@ 0x2b
 800c860:	2909      	cmp	r1, #9
 800c862:	7043      	strb	r3, [r0, #1]
 800c864:	dd28      	ble.n	800c8b8 <__exponent+0x66>
 800c866:	f10d 0307 	add.w	r3, sp, #7
 800c86a:	270a      	movs	r7, #10
 800c86c:	461d      	mov	r5, r3
 800c86e:	461a      	mov	r2, r3
 800c870:	3b01      	subs	r3, #1
 800c872:	fbb1 f6f7 	udiv	r6, r1, r7
 800c876:	fb07 1416 	mls	r4, r7, r6, r1
 800c87a:	3430      	adds	r4, #48	@ 0x30
 800c87c:	f802 4c01 	strb.w	r4, [r2, #-1]
 800c880:	460c      	mov	r4, r1
 800c882:	4631      	mov	r1, r6
 800c884:	2c63      	cmp	r4, #99	@ 0x63
 800c886:	dcf2      	bgt.n	800c86e <__exponent+0x1c>
 800c888:	3130      	adds	r1, #48	@ 0x30
 800c88a:	1e94      	subs	r4, r2, #2
 800c88c:	f803 1c01 	strb.w	r1, [r3, #-1]
 800c890:	1c41      	adds	r1, r0, #1
 800c892:	4623      	mov	r3, r4
 800c894:	42ab      	cmp	r3, r5
 800c896:	d30a      	bcc.n	800c8ae <__exponent+0x5c>
 800c898:	f10d 0309 	add.w	r3, sp, #9
 800c89c:	1a9b      	subs	r3, r3, r2
 800c89e:	42ac      	cmp	r4, r5
 800c8a0:	bf88      	it	hi
 800c8a2:	2300      	movhi	r3, #0
 800c8a4:	3302      	adds	r3, #2
 800c8a6:	4403      	add	r3, r0
 800c8a8:	1a18      	subs	r0, r3, r0
 800c8aa:	b003      	add	sp, #12
 800c8ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c8ae:	f813 6b01 	ldrb.w	r6, [r3], #1
 800c8b2:	f801 6f01 	strb.w	r6, [r1, #1]!
 800c8b6:	e7ed      	b.n	800c894 <__exponent+0x42>
 800c8b8:	2330      	movs	r3, #48	@ 0x30
 800c8ba:	3130      	adds	r1, #48	@ 0x30
 800c8bc:	7083      	strb	r3, [r0, #2]
 800c8be:	1d03      	adds	r3, r0, #4
 800c8c0:	70c1      	strb	r1, [r0, #3]
 800c8c2:	e7f1      	b.n	800c8a8 <__exponent+0x56>

0800c8c4 <_printf_float>:
 800c8c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c8c8:	b08d      	sub	sp, #52	@ 0x34
 800c8ca:	460c      	mov	r4, r1
 800c8cc:	4616      	mov	r6, r2
 800c8ce:	461f      	mov	r7, r3
 800c8d0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800c8d4:	4605      	mov	r5, r0
 800c8d6:	f000 ff23 	bl	800d720 <_localeconv_r>
 800c8da:	6803      	ldr	r3, [r0, #0]
 800c8dc:	4618      	mov	r0, r3
 800c8de:	9304      	str	r3, [sp, #16]
 800c8e0:	f7f3 fcd6 	bl	8000290 <strlen>
 800c8e4:	2300      	movs	r3, #0
 800c8e6:	9005      	str	r0, [sp, #20]
 800c8e8:	930a      	str	r3, [sp, #40]	@ 0x28
 800c8ea:	f8d8 3000 	ldr.w	r3, [r8]
 800c8ee:	f894 a018 	ldrb.w	sl, [r4, #24]
 800c8f2:	3307      	adds	r3, #7
 800c8f4:	f8d4 b000 	ldr.w	fp, [r4]
 800c8f8:	f023 0307 	bic.w	r3, r3, #7
 800c8fc:	f103 0208 	add.w	r2, r3, #8
 800c900:	f8c8 2000 	str.w	r2, [r8]
 800c904:	f04f 32ff 	mov.w	r2, #4294967295
 800c908:	e9d3 8900 	ldrd	r8, r9, [r3]
 800c90c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800c910:	f8cd 8018 	str.w	r8, [sp, #24]
 800c914:	9307      	str	r3, [sp, #28]
 800c916:	4b9d      	ldr	r3, [pc, #628]	@ (800cb8c <_printf_float+0x2c8>)
 800c918:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c91c:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800c920:	f7f4 f914 	bl	8000b4c <__aeabi_dcmpun>
 800c924:	bb70      	cbnz	r0, 800c984 <_printf_float+0xc0>
 800c926:	f04f 32ff 	mov.w	r2, #4294967295
 800c92a:	4b98      	ldr	r3, [pc, #608]	@ (800cb8c <_printf_float+0x2c8>)
 800c92c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c930:	f7f4 f8ee 	bl	8000b10 <__aeabi_dcmple>
 800c934:	bb30      	cbnz	r0, 800c984 <_printf_float+0xc0>
 800c936:	2200      	movs	r2, #0
 800c938:	2300      	movs	r3, #0
 800c93a:	4640      	mov	r0, r8
 800c93c:	4649      	mov	r1, r9
 800c93e:	f7f4 f8dd 	bl	8000afc <__aeabi_dcmplt>
 800c942:	b110      	cbz	r0, 800c94a <_printf_float+0x86>
 800c944:	232d      	movs	r3, #45	@ 0x2d
 800c946:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c94a:	4a91      	ldr	r2, [pc, #580]	@ (800cb90 <_printf_float+0x2cc>)
 800c94c:	4b91      	ldr	r3, [pc, #580]	@ (800cb94 <_printf_float+0x2d0>)
 800c94e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800c952:	bf8c      	ite	hi
 800c954:	4690      	movhi	r8, r2
 800c956:	4698      	movls	r8, r3
 800c958:	2303      	movs	r3, #3
 800c95a:	f04f 0900 	mov.w	r9, #0
 800c95e:	6123      	str	r3, [r4, #16]
 800c960:	f02b 0304 	bic.w	r3, fp, #4
 800c964:	6023      	str	r3, [r4, #0]
 800c966:	4633      	mov	r3, r6
 800c968:	aa0b      	add	r2, sp, #44	@ 0x2c
 800c96a:	4621      	mov	r1, r4
 800c96c:	4628      	mov	r0, r5
 800c96e:	9700      	str	r7, [sp, #0]
 800c970:	f000 f9d2 	bl	800cd18 <_printf_common>
 800c974:	3001      	adds	r0, #1
 800c976:	f040 808d 	bne.w	800ca94 <_printf_float+0x1d0>
 800c97a:	f04f 30ff 	mov.w	r0, #4294967295
 800c97e:	b00d      	add	sp, #52	@ 0x34
 800c980:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c984:	4642      	mov	r2, r8
 800c986:	464b      	mov	r3, r9
 800c988:	4640      	mov	r0, r8
 800c98a:	4649      	mov	r1, r9
 800c98c:	f7f4 f8de 	bl	8000b4c <__aeabi_dcmpun>
 800c990:	b140      	cbz	r0, 800c9a4 <_printf_float+0xe0>
 800c992:	464b      	mov	r3, r9
 800c994:	4a80      	ldr	r2, [pc, #512]	@ (800cb98 <_printf_float+0x2d4>)
 800c996:	2b00      	cmp	r3, #0
 800c998:	bfbc      	itt	lt
 800c99a:	232d      	movlt	r3, #45	@ 0x2d
 800c99c:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800c9a0:	4b7e      	ldr	r3, [pc, #504]	@ (800cb9c <_printf_float+0x2d8>)
 800c9a2:	e7d4      	b.n	800c94e <_printf_float+0x8a>
 800c9a4:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800c9a8:	6863      	ldr	r3, [r4, #4]
 800c9aa:	9206      	str	r2, [sp, #24]
 800c9ac:	1c5a      	adds	r2, r3, #1
 800c9ae:	d13b      	bne.n	800ca28 <_printf_float+0x164>
 800c9b0:	2306      	movs	r3, #6
 800c9b2:	6063      	str	r3, [r4, #4]
 800c9b4:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800c9b8:	2300      	movs	r3, #0
 800c9ba:	4628      	mov	r0, r5
 800c9bc:	6022      	str	r2, [r4, #0]
 800c9be:	9303      	str	r3, [sp, #12]
 800c9c0:	ab0a      	add	r3, sp, #40	@ 0x28
 800c9c2:	e9cd a301 	strd	sl, r3, [sp, #4]
 800c9c6:	ab09      	add	r3, sp, #36	@ 0x24
 800c9c8:	ec49 8b10 	vmov	d0, r8, r9
 800c9cc:	9300      	str	r3, [sp, #0]
 800c9ce:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800c9d2:	6861      	ldr	r1, [r4, #4]
 800c9d4:	f7ff fed8 	bl	800c788 <__cvt>
 800c9d8:	9b06      	ldr	r3, [sp, #24]
 800c9da:	4680      	mov	r8, r0
 800c9dc:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c9de:	2b47      	cmp	r3, #71	@ 0x47
 800c9e0:	d129      	bne.n	800ca36 <_printf_float+0x172>
 800c9e2:	1cc8      	adds	r0, r1, #3
 800c9e4:	db02      	blt.n	800c9ec <_printf_float+0x128>
 800c9e6:	6863      	ldr	r3, [r4, #4]
 800c9e8:	4299      	cmp	r1, r3
 800c9ea:	dd41      	ble.n	800ca70 <_printf_float+0x1ac>
 800c9ec:	f1aa 0a02 	sub.w	sl, sl, #2
 800c9f0:	fa5f fa8a 	uxtb.w	sl, sl
 800c9f4:	3901      	subs	r1, #1
 800c9f6:	4652      	mov	r2, sl
 800c9f8:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800c9fc:	9109      	str	r1, [sp, #36]	@ 0x24
 800c9fe:	f7ff ff28 	bl	800c852 <__exponent>
 800ca02:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800ca04:	4681      	mov	r9, r0
 800ca06:	1813      	adds	r3, r2, r0
 800ca08:	2a01      	cmp	r2, #1
 800ca0a:	6123      	str	r3, [r4, #16]
 800ca0c:	dc02      	bgt.n	800ca14 <_printf_float+0x150>
 800ca0e:	6822      	ldr	r2, [r4, #0]
 800ca10:	07d2      	lsls	r2, r2, #31
 800ca12:	d501      	bpl.n	800ca18 <_printf_float+0x154>
 800ca14:	3301      	adds	r3, #1
 800ca16:	6123      	str	r3, [r4, #16]
 800ca18:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800ca1c:	2b00      	cmp	r3, #0
 800ca1e:	d0a2      	beq.n	800c966 <_printf_float+0xa2>
 800ca20:	232d      	movs	r3, #45	@ 0x2d
 800ca22:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ca26:	e79e      	b.n	800c966 <_printf_float+0xa2>
 800ca28:	9a06      	ldr	r2, [sp, #24]
 800ca2a:	2a47      	cmp	r2, #71	@ 0x47
 800ca2c:	d1c2      	bne.n	800c9b4 <_printf_float+0xf0>
 800ca2e:	2b00      	cmp	r3, #0
 800ca30:	d1c0      	bne.n	800c9b4 <_printf_float+0xf0>
 800ca32:	2301      	movs	r3, #1
 800ca34:	e7bd      	b.n	800c9b2 <_printf_float+0xee>
 800ca36:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800ca3a:	d9db      	bls.n	800c9f4 <_printf_float+0x130>
 800ca3c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800ca40:	d118      	bne.n	800ca74 <_printf_float+0x1b0>
 800ca42:	2900      	cmp	r1, #0
 800ca44:	6863      	ldr	r3, [r4, #4]
 800ca46:	dd0b      	ble.n	800ca60 <_printf_float+0x19c>
 800ca48:	6121      	str	r1, [r4, #16]
 800ca4a:	b913      	cbnz	r3, 800ca52 <_printf_float+0x18e>
 800ca4c:	6822      	ldr	r2, [r4, #0]
 800ca4e:	07d0      	lsls	r0, r2, #31
 800ca50:	d502      	bpl.n	800ca58 <_printf_float+0x194>
 800ca52:	3301      	adds	r3, #1
 800ca54:	440b      	add	r3, r1
 800ca56:	6123      	str	r3, [r4, #16]
 800ca58:	f04f 0900 	mov.w	r9, #0
 800ca5c:	65a1      	str	r1, [r4, #88]	@ 0x58
 800ca5e:	e7db      	b.n	800ca18 <_printf_float+0x154>
 800ca60:	b913      	cbnz	r3, 800ca68 <_printf_float+0x1a4>
 800ca62:	6822      	ldr	r2, [r4, #0]
 800ca64:	07d2      	lsls	r2, r2, #31
 800ca66:	d501      	bpl.n	800ca6c <_printf_float+0x1a8>
 800ca68:	3302      	adds	r3, #2
 800ca6a:	e7f4      	b.n	800ca56 <_printf_float+0x192>
 800ca6c:	2301      	movs	r3, #1
 800ca6e:	e7f2      	b.n	800ca56 <_printf_float+0x192>
 800ca70:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800ca74:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ca76:	4299      	cmp	r1, r3
 800ca78:	db05      	blt.n	800ca86 <_printf_float+0x1c2>
 800ca7a:	6823      	ldr	r3, [r4, #0]
 800ca7c:	6121      	str	r1, [r4, #16]
 800ca7e:	07d8      	lsls	r0, r3, #31
 800ca80:	d5ea      	bpl.n	800ca58 <_printf_float+0x194>
 800ca82:	1c4b      	adds	r3, r1, #1
 800ca84:	e7e7      	b.n	800ca56 <_printf_float+0x192>
 800ca86:	2900      	cmp	r1, #0
 800ca88:	bfd4      	ite	le
 800ca8a:	f1c1 0202 	rsble	r2, r1, #2
 800ca8e:	2201      	movgt	r2, #1
 800ca90:	4413      	add	r3, r2
 800ca92:	e7e0      	b.n	800ca56 <_printf_float+0x192>
 800ca94:	6823      	ldr	r3, [r4, #0]
 800ca96:	055a      	lsls	r2, r3, #21
 800ca98:	d407      	bmi.n	800caaa <_printf_float+0x1e6>
 800ca9a:	6923      	ldr	r3, [r4, #16]
 800ca9c:	4642      	mov	r2, r8
 800ca9e:	4631      	mov	r1, r6
 800caa0:	4628      	mov	r0, r5
 800caa2:	47b8      	blx	r7
 800caa4:	3001      	adds	r0, #1
 800caa6:	d12b      	bne.n	800cb00 <_printf_float+0x23c>
 800caa8:	e767      	b.n	800c97a <_printf_float+0xb6>
 800caaa:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800caae:	f240 80dd 	bls.w	800cc6c <_printf_float+0x3a8>
 800cab2:	2200      	movs	r2, #0
 800cab4:	2300      	movs	r3, #0
 800cab6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800caba:	f7f4 f815 	bl	8000ae8 <__aeabi_dcmpeq>
 800cabe:	2800      	cmp	r0, #0
 800cac0:	d033      	beq.n	800cb2a <_printf_float+0x266>
 800cac2:	2301      	movs	r3, #1
 800cac4:	4a36      	ldr	r2, [pc, #216]	@ (800cba0 <_printf_float+0x2dc>)
 800cac6:	4631      	mov	r1, r6
 800cac8:	4628      	mov	r0, r5
 800caca:	47b8      	blx	r7
 800cacc:	3001      	adds	r0, #1
 800cace:	f43f af54 	beq.w	800c97a <_printf_float+0xb6>
 800cad2:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800cad6:	4543      	cmp	r3, r8
 800cad8:	db02      	blt.n	800cae0 <_printf_float+0x21c>
 800cada:	6823      	ldr	r3, [r4, #0]
 800cadc:	07d8      	lsls	r0, r3, #31
 800cade:	d50f      	bpl.n	800cb00 <_printf_float+0x23c>
 800cae0:	4631      	mov	r1, r6
 800cae2:	4628      	mov	r0, r5
 800cae4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800cae8:	47b8      	blx	r7
 800caea:	3001      	adds	r0, #1
 800caec:	f43f af45 	beq.w	800c97a <_printf_float+0xb6>
 800caf0:	f04f 0900 	mov.w	r9, #0
 800caf4:	f108 38ff 	add.w	r8, r8, #4294967295
 800caf8:	f104 0a1a 	add.w	sl, r4, #26
 800cafc:	45c8      	cmp	r8, r9
 800cafe:	dc09      	bgt.n	800cb14 <_printf_float+0x250>
 800cb00:	6823      	ldr	r3, [r4, #0]
 800cb02:	079b      	lsls	r3, r3, #30
 800cb04:	f100 8103 	bmi.w	800cd0e <_printf_float+0x44a>
 800cb08:	68e0      	ldr	r0, [r4, #12]
 800cb0a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800cb0c:	4298      	cmp	r0, r3
 800cb0e:	bfb8      	it	lt
 800cb10:	4618      	movlt	r0, r3
 800cb12:	e734      	b.n	800c97e <_printf_float+0xba>
 800cb14:	2301      	movs	r3, #1
 800cb16:	4652      	mov	r2, sl
 800cb18:	4631      	mov	r1, r6
 800cb1a:	4628      	mov	r0, r5
 800cb1c:	47b8      	blx	r7
 800cb1e:	3001      	adds	r0, #1
 800cb20:	f43f af2b 	beq.w	800c97a <_printf_float+0xb6>
 800cb24:	f109 0901 	add.w	r9, r9, #1
 800cb28:	e7e8      	b.n	800cafc <_printf_float+0x238>
 800cb2a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cb2c:	2b00      	cmp	r3, #0
 800cb2e:	dc39      	bgt.n	800cba4 <_printf_float+0x2e0>
 800cb30:	2301      	movs	r3, #1
 800cb32:	4a1b      	ldr	r2, [pc, #108]	@ (800cba0 <_printf_float+0x2dc>)
 800cb34:	4631      	mov	r1, r6
 800cb36:	4628      	mov	r0, r5
 800cb38:	47b8      	blx	r7
 800cb3a:	3001      	adds	r0, #1
 800cb3c:	f43f af1d 	beq.w	800c97a <_printf_float+0xb6>
 800cb40:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800cb44:	ea59 0303 	orrs.w	r3, r9, r3
 800cb48:	d102      	bne.n	800cb50 <_printf_float+0x28c>
 800cb4a:	6823      	ldr	r3, [r4, #0]
 800cb4c:	07d9      	lsls	r1, r3, #31
 800cb4e:	d5d7      	bpl.n	800cb00 <_printf_float+0x23c>
 800cb50:	4631      	mov	r1, r6
 800cb52:	4628      	mov	r0, r5
 800cb54:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800cb58:	47b8      	blx	r7
 800cb5a:	3001      	adds	r0, #1
 800cb5c:	f43f af0d 	beq.w	800c97a <_printf_float+0xb6>
 800cb60:	f04f 0a00 	mov.w	sl, #0
 800cb64:	f104 0b1a 	add.w	fp, r4, #26
 800cb68:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cb6a:	425b      	negs	r3, r3
 800cb6c:	4553      	cmp	r3, sl
 800cb6e:	dc01      	bgt.n	800cb74 <_printf_float+0x2b0>
 800cb70:	464b      	mov	r3, r9
 800cb72:	e793      	b.n	800ca9c <_printf_float+0x1d8>
 800cb74:	2301      	movs	r3, #1
 800cb76:	465a      	mov	r2, fp
 800cb78:	4631      	mov	r1, r6
 800cb7a:	4628      	mov	r0, r5
 800cb7c:	47b8      	blx	r7
 800cb7e:	3001      	adds	r0, #1
 800cb80:	f43f aefb 	beq.w	800c97a <_printf_float+0xb6>
 800cb84:	f10a 0a01 	add.w	sl, sl, #1
 800cb88:	e7ee      	b.n	800cb68 <_printf_float+0x2a4>
 800cb8a:	bf00      	nop
 800cb8c:	7fefffff 	.word	0x7fefffff
 800cb90:	08010fc4 	.word	0x08010fc4
 800cb94:	08010fc0 	.word	0x08010fc0
 800cb98:	08010fcc 	.word	0x08010fcc
 800cb9c:	08010fc8 	.word	0x08010fc8
 800cba0:	08010fd0 	.word	0x08010fd0
 800cba4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800cba6:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800cbaa:	4553      	cmp	r3, sl
 800cbac:	bfa8      	it	ge
 800cbae:	4653      	movge	r3, sl
 800cbb0:	2b00      	cmp	r3, #0
 800cbb2:	4699      	mov	r9, r3
 800cbb4:	dc36      	bgt.n	800cc24 <_printf_float+0x360>
 800cbb6:	f04f 0b00 	mov.w	fp, #0
 800cbba:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800cbbe:	f104 021a 	add.w	r2, r4, #26
 800cbc2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800cbc4:	9306      	str	r3, [sp, #24]
 800cbc6:	eba3 0309 	sub.w	r3, r3, r9
 800cbca:	455b      	cmp	r3, fp
 800cbcc:	dc31      	bgt.n	800cc32 <_printf_float+0x36e>
 800cbce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cbd0:	459a      	cmp	sl, r3
 800cbd2:	dc3a      	bgt.n	800cc4a <_printf_float+0x386>
 800cbd4:	6823      	ldr	r3, [r4, #0]
 800cbd6:	07da      	lsls	r2, r3, #31
 800cbd8:	d437      	bmi.n	800cc4a <_printf_float+0x386>
 800cbda:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cbdc:	ebaa 0903 	sub.w	r9, sl, r3
 800cbe0:	9b06      	ldr	r3, [sp, #24]
 800cbe2:	ebaa 0303 	sub.w	r3, sl, r3
 800cbe6:	4599      	cmp	r9, r3
 800cbe8:	bfa8      	it	ge
 800cbea:	4699      	movge	r9, r3
 800cbec:	f1b9 0f00 	cmp.w	r9, #0
 800cbf0:	dc33      	bgt.n	800cc5a <_printf_float+0x396>
 800cbf2:	f04f 0800 	mov.w	r8, #0
 800cbf6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800cbfa:	f104 0b1a 	add.w	fp, r4, #26
 800cbfe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cc00:	ebaa 0303 	sub.w	r3, sl, r3
 800cc04:	eba3 0309 	sub.w	r3, r3, r9
 800cc08:	4543      	cmp	r3, r8
 800cc0a:	f77f af79 	ble.w	800cb00 <_printf_float+0x23c>
 800cc0e:	2301      	movs	r3, #1
 800cc10:	465a      	mov	r2, fp
 800cc12:	4631      	mov	r1, r6
 800cc14:	4628      	mov	r0, r5
 800cc16:	47b8      	blx	r7
 800cc18:	3001      	adds	r0, #1
 800cc1a:	f43f aeae 	beq.w	800c97a <_printf_float+0xb6>
 800cc1e:	f108 0801 	add.w	r8, r8, #1
 800cc22:	e7ec      	b.n	800cbfe <_printf_float+0x33a>
 800cc24:	4642      	mov	r2, r8
 800cc26:	4631      	mov	r1, r6
 800cc28:	4628      	mov	r0, r5
 800cc2a:	47b8      	blx	r7
 800cc2c:	3001      	adds	r0, #1
 800cc2e:	d1c2      	bne.n	800cbb6 <_printf_float+0x2f2>
 800cc30:	e6a3      	b.n	800c97a <_printf_float+0xb6>
 800cc32:	2301      	movs	r3, #1
 800cc34:	4631      	mov	r1, r6
 800cc36:	4628      	mov	r0, r5
 800cc38:	9206      	str	r2, [sp, #24]
 800cc3a:	47b8      	blx	r7
 800cc3c:	3001      	adds	r0, #1
 800cc3e:	f43f ae9c 	beq.w	800c97a <_printf_float+0xb6>
 800cc42:	f10b 0b01 	add.w	fp, fp, #1
 800cc46:	9a06      	ldr	r2, [sp, #24]
 800cc48:	e7bb      	b.n	800cbc2 <_printf_float+0x2fe>
 800cc4a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800cc4e:	4631      	mov	r1, r6
 800cc50:	4628      	mov	r0, r5
 800cc52:	47b8      	blx	r7
 800cc54:	3001      	adds	r0, #1
 800cc56:	d1c0      	bne.n	800cbda <_printf_float+0x316>
 800cc58:	e68f      	b.n	800c97a <_printf_float+0xb6>
 800cc5a:	9a06      	ldr	r2, [sp, #24]
 800cc5c:	464b      	mov	r3, r9
 800cc5e:	4631      	mov	r1, r6
 800cc60:	4628      	mov	r0, r5
 800cc62:	4442      	add	r2, r8
 800cc64:	47b8      	blx	r7
 800cc66:	3001      	adds	r0, #1
 800cc68:	d1c3      	bne.n	800cbf2 <_printf_float+0x32e>
 800cc6a:	e686      	b.n	800c97a <_printf_float+0xb6>
 800cc6c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800cc70:	f1ba 0f01 	cmp.w	sl, #1
 800cc74:	dc01      	bgt.n	800cc7a <_printf_float+0x3b6>
 800cc76:	07db      	lsls	r3, r3, #31
 800cc78:	d536      	bpl.n	800cce8 <_printf_float+0x424>
 800cc7a:	2301      	movs	r3, #1
 800cc7c:	4642      	mov	r2, r8
 800cc7e:	4631      	mov	r1, r6
 800cc80:	4628      	mov	r0, r5
 800cc82:	47b8      	blx	r7
 800cc84:	3001      	adds	r0, #1
 800cc86:	f43f ae78 	beq.w	800c97a <_printf_float+0xb6>
 800cc8a:	4631      	mov	r1, r6
 800cc8c:	4628      	mov	r0, r5
 800cc8e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800cc92:	47b8      	blx	r7
 800cc94:	3001      	adds	r0, #1
 800cc96:	f43f ae70 	beq.w	800c97a <_printf_float+0xb6>
 800cc9a:	2200      	movs	r2, #0
 800cc9c:	2300      	movs	r3, #0
 800cc9e:	f10a 3aff 	add.w	sl, sl, #4294967295
 800cca2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800cca6:	f7f3 ff1f 	bl	8000ae8 <__aeabi_dcmpeq>
 800ccaa:	b9c0      	cbnz	r0, 800ccde <_printf_float+0x41a>
 800ccac:	4653      	mov	r3, sl
 800ccae:	f108 0201 	add.w	r2, r8, #1
 800ccb2:	4631      	mov	r1, r6
 800ccb4:	4628      	mov	r0, r5
 800ccb6:	47b8      	blx	r7
 800ccb8:	3001      	adds	r0, #1
 800ccba:	d10c      	bne.n	800ccd6 <_printf_float+0x412>
 800ccbc:	e65d      	b.n	800c97a <_printf_float+0xb6>
 800ccbe:	2301      	movs	r3, #1
 800ccc0:	465a      	mov	r2, fp
 800ccc2:	4631      	mov	r1, r6
 800ccc4:	4628      	mov	r0, r5
 800ccc6:	47b8      	blx	r7
 800ccc8:	3001      	adds	r0, #1
 800ccca:	f43f ae56 	beq.w	800c97a <_printf_float+0xb6>
 800ccce:	f108 0801 	add.w	r8, r8, #1
 800ccd2:	45d0      	cmp	r8, sl
 800ccd4:	dbf3      	blt.n	800ccbe <_printf_float+0x3fa>
 800ccd6:	464b      	mov	r3, r9
 800ccd8:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800ccdc:	e6df      	b.n	800ca9e <_printf_float+0x1da>
 800ccde:	f04f 0800 	mov.w	r8, #0
 800cce2:	f104 0b1a 	add.w	fp, r4, #26
 800cce6:	e7f4      	b.n	800ccd2 <_printf_float+0x40e>
 800cce8:	2301      	movs	r3, #1
 800ccea:	4642      	mov	r2, r8
 800ccec:	e7e1      	b.n	800ccb2 <_printf_float+0x3ee>
 800ccee:	2301      	movs	r3, #1
 800ccf0:	464a      	mov	r2, r9
 800ccf2:	4631      	mov	r1, r6
 800ccf4:	4628      	mov	r0, r5
 800ccf6:	47b8      	blx	r7
 800ccf8:	3001      	adds	r0, #1
 800ccfa:	f43f ae3e 	beq.w	800c97a <_printf_float+0xb6>
 800ccfe:	f108 0801 	add.w	r8, r8, #1
 800cd02:	68e3      	ldr	r3, [r4, #12]
 800cd04:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800cd06:	1a5b      	subs	r3, r3, r1
 800cd08:	4543      	cmp	r3, r8
 800cd0a:	dcf0      	bgt.n	800ccee <_printf_float+0x42a>
 800cd0c:	e6fc      	b.n	800cb08 <_printf_float+0x244>
 800cd0e:	f04f 0800 	mov.w	r8, #0
 800cd12:	f104 0919 	add.w	r9, r4, #25
 800cd16:	e7f4      	b.n	800cd02 <_printf_float+0x43e>

0800cd18 <_printf_common>:
 800cd18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cd1c:	4616      	mov	r6, r2
 800cd1e:	4698      	mov	r8, r3
 800cd20:	688a      	ldr	r2, [r1, #8]
 800cd22:	4607      	mov	r7, r0
 800cd24:	690b      	ldr	r3, [r1, #16]
 800cd26:	460c      	mov	r4, r1
 800cd28:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800cd2c:	4293      	cmp	r3, r2
 800cd2e:	bfb8      	it	lt
 800cd30:	4613      	movlt	r3, r2
 800cd32:	6033      	str	r3, [r6, #0]
 800cd34:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800cd38:	b10a      	cbz	r2, 800cd3e <_printf_common+0x26>
 800cd3a:	3301      	adds	r3, #1
 800cd3c:	6033      	str	r3, [r6, #0]
 800cd3e:	6823      	ldr	r3, [r4, #0]
 800cd40:	0699      	lsls	r1, r3, #26
 800cd42:	bf42      	ittt	mi
 800cd44:	6833      	ldrmi	r3, [r6, #0]
 800cd46:	3302      	addmi	r3, #2
 800cd48:	6033      	strmi	r3, [r6, #0]
 800cd4a:	6825      	ldr	r5, [r4, #0]
 800cd4c:	f015 0506 	ands.w	r5, r5, #6
 800cd50:	d106      	bne.n	800cd60 <_printf_common+0x48>
 800cd52:	f104 0a19 	add.w	sl, r4, #25
 800cd56:	68e3      	ldr	r3, [r4, #12]
 800cd58:	6832      	ldr	r2, [r6, #0]
 800cd5a:	1a9b      	subs	r3, r3, r2
 800cd5c:	42ab      	cmp	r3, r5
 800cd5e:	dc2b      	bgt.n	800cdb8 <_printf_common+0xa0>
 800cd60:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800cd64:	6822      	ldr	r2, [r4, #0]
 800cd66:	3b00      	subs	r3, #0
 800cd68:	bf18      	it	ne
 800cd6a:	2301      	movne	r3, #1
 800cd6c:	0692      	lsls	r2, r2, #26
 800cd6e:	d430      	bmi.n	800cdd2 <_printf_common+0xba>
 800cd70:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800cd74:	4641      	mov	r1, r8
 800cd76:	4638      	mov	r0, r7
 800cd78:	47c8      	blx	r9
 800cd7a:	3001      	adds	r0, #1
 800cd7c:	d023      	beq.n	800cdc6 <_printf_common+0xae>
 800cd7e:	6823      	ldr	r3, [r4, #0]
 800cd80:	341a      	adds	r4, #26
 800cd82:	f854 2c0a 	ldr.w	r2, [r4, #-10]
 800cd86:	f003 0306 	and.w	r3, r3, #6
 800cd8a:	2b04      	cmp	r3, #4
 800cd8c:	bf0a      	itet	eq
 800cd8e:	f854 5c0e 	ldreq.w	r5, [r4, #-14]
 800cd92:	2500      	movne	r5, #0
 800cd94:	6833      	ldreq	r3, [r6, #0]
 800cd96:	f04f 0600 	mov.w	r6, #0
 800cd9a:	bf08      	it	eq
 800cd9c:	1aed      	subeq	r5, r5, r3
 800cd9e:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800cda2:	bf08      	it	eq
 800cda4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800cda8:	4293      	cmp	r3, r2
 800cdaa:	bfc4      	itt	gt
 800cdac:	1a9b      	subgt	r3, r3, r2
 800cdae:	18ed      	addgt	r5, r5, r3
 800cdb0:	42b5      	cmp	r5, r6
 800cdb2:	d11a      	bne.n	800cdea <_printf_common+0xd2>
 800cdb4:	2000      	movs	r0, #0
 800cdb6:	e008      	b.n	800cdca <_printf_common+0xb2>
 800cdb8:	2301      	movs	r3, #1
 800cdba:	4652      	mov	r2, sl
 800cdbc:	4641      	mov	r1, r8
 800cdbe:	4638      	mov	r0, r7
 800cdc0:	47c8      	blx	r9
 800cdc2:	3001      	adds	r0, #1
 800cdc4:	d103      	bne.n	800cdce <_printf_common+0xb6>
 800cdc6:	f04f 30ff 	mov.w	r0, #4294967295
 800cdca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cdce:	3501      	adds	r5, #1
 800cdd0:	e7c1      	b.n	800cd56 <_printf_common+0x3e>
 800cdd2:	18e1      	adds	r1, r4, r3
 800cdd4:	1c5a      	adds	r2, r3, #1
 800cdd6:	2030      	movs	r0, #48	@ 0x30
 800cdd8:	3302      	adds	r3, #2
 800cdda:	4422      	add	r2, r4
 800cddc:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800cde0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800cde4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800cde8:	e7c2      	b.n	800cd70 <_printf_common+0x58>
 800cdea:	2301      	movs	r3, #1
 800cdec:	4622      	mov	r2, r4
 800cdee:	4641      	mov	r1, r8
 800cdf0:	4638      	mov	r0, r7
 800cdf2:	47c8      	blx	r9
 800cdf4:	3001      	adds	r0, #1
 800cdf6:	d0e6      	beq.n	800cdc6 <_printf_common+0xae>
 800cdf8:	3601      	adds	r6, #1
 800cdfa:	e7d9      	b.n	800cdb0 <_printf_common+0x98>

0800cdfc <_printf_i>:
 800cdfc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ce00:	7e0f      	ldrb	r7, [r1, #24]
 800ce02:	4691      	mov	r9, r2
 800ce04:	4680      	mov	r8, r0
 800ce06:	460c      	mov	r4, r1
 800ce08:	2f78      	cmp	r7, #120	@ 0x78
 800ce0a:	469a      	mov	sl, r3
 800ce0c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800ce0e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800ce12:	d807      	bhi.n	800ce24 <_printf_i+0x28>
 800ce14:	2f62      	cmp	r7, #98	@ 0x62
 800ce16:	d80a      	bhi.n	800ce2e <_printf_i+0x32>
 800ce18:	2f00      	cmp	r7, #0
 800ce1a:	f000 80d1 	beq.w	800cfc0 <_printf_i+0x1c4>
 800ce1e:	2f58      	cmp	r7, #88	@ 0x58
 800ce20:	f000 80b8 	beq.w	800cf94 <_printf_i+0x198>
 800ce24:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ce28:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800ce2c:	e03a      	b.n	800cea4 <_printf_i+0xa8>
 800ce2e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800ce32:	2b15      	cmp	r3, #21
 800ce34:	d8f6      	bhi.n	800ce24 <_printf_i+0x28>
 800ce36:	a101      	add	r1, pc, #4	@ (adr r1, 800ce3c <_printf_i+0x40>)
 800ce38:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800ce3c:	0800ce95 	.word	0x0800ce95
 800ce40:	0800cea9 	.word	0x0800cea9
 800ce44:	0800ce25 	.word	0x0800ce25
 800ce48:	0800ce25 	.word	0x0800ce25
 800ce4c:	0800ce25 	.word	0x0800ce25
 800ce50:	0800ce25 	.word	0x0800ce25
 800ce54:	0800cea9 	.word	0x0800cea9
 800ce58:	0800ce25 	.word	0x0800ce25
 800ce5c:	0800ce25 	.word	0x0800ce25
 800ce60:	0800ce25 	.word	0x0800ce25
 800ce64:	0800ce25 	.word	0x0800ce25
 800ce68:	0800cfa7 	.word	0x0800cfa7
 800ce6c:	0800ced3 	.word	0x0800ced3
 800ce70:	0800cf61 	.word	0x0800cf61
 800ce74:	0800ce25 	.word	0x0800ce25
 800ce78:	0800ce25 	.word	0x0800ce25
 800ce7c:	0800cfc9 	.word	0x0800cfc9
 800ce80:	0800ce25 	.word	0x0800ce25
 800ce84:	0800ced3 	.word	0x0800ced3
 800ce88:	0800ce25 	.word	0x0800ce25
 800ce8c:	0800ce25 	.word	0x0800ce25
 800ce90:	0800cf69 	.word	0x0800cf69
 800ce94:	6833      	ldr	r3, [r6, #0]
 800ce96:	1d1a      	adds	r2, r3, #4
 800ce98:	681b      	ldr	r3, [r3, #0]
 800ce9a:	6032      	str	r2, [r6, #0]
 800ce9c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800cea0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800cea4:	2301      	movs	r3, #1
 800cea6:	e09c      	b.n	800cfe2 <_printf_i+0x1e6>
 800cea8:	6833      	ldr	r3, [r6, #0]
 800ceaa:	6820      	ldr	r0, [r4, #0]
 800ceac:	1d19      	adds	r1, r3, #4
 800ceae:	6031      	str	r1, [r6, #0]
 800ceb0:	0606      	lsls	r6, r0, #24
 800ceb2:	d501      	bpl.n	800ceb8 <_printf_i+0xbc>
 800ceb4:	681d      	ldr	r5, [r3, #0]
 800ceb6:	e003      	b.n	800cec0 <_printf_i+0xc4>
 800ceb8:	0645      	lsls	r5, r0, #25
 800ceba:	d5fb      	bpl.n	800ceb4 <_printf_i+0xb8>
 800cebc:	f9b3 5000 	ldrsh.w	r5, [r3]
 800cec0:	2d00      	cmp	r5, #0
 800cec2:	da03      	bge.n	800cecc <_printf_i+0xd0>
 800cec4:	232d      	movs	r3, #45	@ 0x2d
 800cec6:	426d      	negs	r5, r5
 800cec8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800cecc:	4858      	ldr	r0, [pc, #352]	@ (800d030 <_printf_i+0x234>)
 800cece:	230a      	movs	r3, #10
 800ced0:	e011      	b.n	800cef6 <_printf_i+0xfa>
 800ced2:	6821      	ldr	r1, [r4, #0]
 800ced4:	6833      	ldr	r3, [r6, #0]
 800ced6:	0608      	lsls	r0, r1, #24
 800ced8:	f853 5b04 	ldr.w	r5, [r3], #4
 800cedc:	d402      	bmi.n	800cee4 <_printf_i+0xe8>
 800cede:	0649      	lsls	r1, r1, #25
 800cee0:	bf48      	it	mi
 800cee2:	b2ad      	uxthmi	r5, r5
 800cee4:	2f6f      	cmp	r7, #111	@ 0x6f
 800cee6:	6033      	str	r3, [r6, #0]
 800cee8:	4851      	ldr	r0, [pc, #324]	@ (800d030 <_printf_i+0x234>)
 800ceea:	bf14      	ite	ne
 800ceec:	230a      	movne	r3, #10
 800ceee:	2308      	moveq	r3, #8
 800cef0:	2100      	movs	r1, #0
 800cef2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800cef6:	6866      	ldr	r6, [r4, #4]
 800cef8:	2e00      	cmp	r6, #0
 800cefa:	60a6      	str	r6, [r4, #8]
 800cefc:	db05      	blt.n	800cf0a <_printf_i+0x10e>
 800cefe:	6821      	ldr	r1, [r4, #0]
 800cf00:	432e      	orrs	r6, r5
 800cf02:	f021 0104 	bic.w	r1, r1, #4
 800cf06:	6021      	str	r1, [r4, #0]
 800cf08:	d04b      	beq.n	800cfa2 <_printf_i+0x1a6>
 800cf0a:	4616      	mov	r6, r2
 800cf0c:	fbb5 f1f3 	udiv	r1, r5, r3
 800cf10:	fb03 5711 	mls	r7, r3, r1, r5
 800cf14:	5dc7      	ldrb	r7, [r0, r7]
 800cf16:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800cf1a:	462f      	mov	r7, r5
 800cf1c:	460d      	mov	r5, r1
 800cf1e:	42bb      	cmp	r3, r7
 800cf20:	d9f4      	bls.n	800cf0c <_printf_i+0x110>
 800cf22:	2b08      	cmp	r3, #8
 800cf24:	d10b      	bne.n	800cf3e <_printf_i+0x142>
 800cf26:	6823      	ldr	r3, [r4, #0]
 800cf28:	07df      	lsls	r7, r3, #31
 800cf2a:	d508      	bpl.n	800cf3e <_printf_i+0x142>
 800cf2c:	6923      	ldr	r3, [r4, #16]
 800cf2e:	6861      	ldr	r1, [r4, #4]
 800cf30:	4299      	cmp	r1, r3
 800cf32:	bfde      	ittt	le
 800cf34:	2330      	movle	r3, #48	@ 0x30
 800cf36:	f806 3c01 	strble.w	r3, [r6, #-1]
 800cf3a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800cf3e:	1b92      	subs	r2, r2, r6
 800cf40:	6122      	str	r2, [r4, #16]
 800cf42:	464b      	mov	r3, r9
 800cf44:	aa03      	add	r2, sp, #12
 800cf46:	4621      	mov	r1, r4
 800cf48:	4640      	mov	r0, r8
 800cf4a:	f8cd a000 	str.w	sl, [sp]
 800cf4e:	f7ff fee3 	bl	800cd18 <_printf_common>
 800cf52:	3001      	adds	r0, #1
 800cf54:	d14a      	bne.n	800cfec <_printf_i+0x1f0>
 800cf56:	f04f 30ff 	mov.w	r0, #4294967295
 800cf5a:	b004      	add	sp, #16
 800cf5c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cf60:	6823      	ldr	r3, [r4, #0]
 800cf62:	f043 0320 	orr.w	r3, r3, #32
 800cf66:	6023      	str	r3, [r4, #0]
 800cf68:	2778      	movs	r7, #120	@ 0x78
 800cf6a:	4832      	ldr	r0, [pc, #200]	@ (800d034 <_printf_i+0x238>)
 800cf6c:	6823      	ldr	r3, [r4, #0]
 800cf6e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800cf72:	061f      	lsls	r7, r3, #24
 800cf74:	6831      	ldr	r1, [r6, #0]
 800cf76:	f851 5b04 	ldr.w	r5, [r1], #4
 800cf7a:	d402      	bmi.n	800cf82 <_printf_i+0x186>
 800cf7c:	065f      	lsls	r7, r3, #25
 800cf7e:	bf48      	it	mi
 800cf80:	b2ad      	uxthmi	r5, r5
 800cf82:	6031      	str	r1, [r6, #0]
 800cf84:	07d9      	lsls	r1, r3, #31
 800cf86:	bf44      	itt	mi
 800cf88:	f043 0320 	orrmi.w	r3, r3, #32
 800cf8c:	6023      	strmi	r3, [r4, #0]
 800cf8e:	b11d      	cbz	r5, 800cf98 <_printf_i+0x19c>
 800cf90:	2310      	movs	r3, #16
 800cf92:	e7ad      	b.n	800cef0 <_printf_i+0xf4>
 800cf94:	4826      	ldr	r0, [pc, #152]	@ (800d030 <_printf_i+0x234>)
 800cf96:	e7e9      	b.n	800cf6c <_printf_i+0x170>
 800cf98:	6823      	ldr	r3, [r4, #0]
 800cf9a:	f023 0320 	bic.w	r3, r3, #32
 800cf9e:	6023      	str	r3, [r4, #0]
 800cfa0:	e7f6      	b.n	800cf90 <_printf_i+0x194>
 800cfa2:	4616      	mov	r6, r2
 800cfa4:	e7bd      	b.n	800cf22 <_printf_i+0x126>
 800cfa6:	6833      	ldr	r3, [r6, #0]
 800cfa8:	6825      	ldr	r5, [r4, #0]
 800cfaa:	1d18      	adds	r0, r3, #4
 800cfac:	6961      	ldr	r1, [r4, #20]
 800cfae:	6030      	str	r0, [r6, #0]
 800cfb0:	062e      	lsls	r6, r5, #24
 800cfb2:	681b      	ldr	r3, [r3, #0]
 800cfb4:	d501      	bpl.n	800cfba <_printf_i+0x1be>
 800cfb6:	6019      	str	r1, [r3, #0]
 800cfb8:	e002      	b.n	800cfc0 <_printf_i+0x1c4>
 800cfba:	0668      	lsls	r0, r5, #25
 800cfbc:	d5fb      	bpl.n	800cfb6 <_printf_i+0x1ba>
 800cfbe:	8019      	strh	r1, [r3, #0]
 800cfc0:	2300      	movs	r3, #0
 800cfc2:	4616      	mov	r6, r2
 800cfc4:	6123      	str	r3, [r4, #16]
 800cfc6:	e7bc      	b.n	800cf42 <_printf_i+0x146>
 800cfc8:	6833      	ldr	r3, [r6, #0]
 800cfca:	2100      	movs	r1, #0
 800cfcc:	1d1a      	adds	r2, r3, #4
 800cfce:	6032      	str	r2, [r6, #0]
 800cfd0:	681e      	ldr	r6, [r3, #0]
 800cfd2:	6862      	ldr	r2, [r4, #4]
 800cfd4:	4630      	mov	r0, r6
 800cfd6:	f000 fc1a 	bl	800d80e <memchr>
 800cfda:	b108      	cbz	r0, 800cfe0 <_printf_i+0x1e4>
 800cfdc:	1b80      	subs	r0, r0, r6
 800cfde:	6060      	str	r0, [r4, #4]
 800cfe0:	6863      	ldr	r3, [r4, #4]
 800cfe2:	6123      	str	r3, [r4, #16]
 800cfe4:	2300      	movs	r3, #0
 800cfe6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800cfea:	e7aa      	b.n	800cf42 <_printf_i+0x146>
 800cfec:	6923      	ldr	r3, [r4, #16]
 800cfee:	4632      	mov	r2, r6
 800cff0:	4649      	mov	r1, r9
 800cff2:	4640      	mov	r0, r8
 800cff4:	47d0      	blx	sl
 800cff6:	3001      	adds	r0, #1
 800cff8:	d0ad      	beq.n	800cf56 <_printf_i+0x15a>
 800cffa:	6823      	ldr	r3, [r4, #0]
 800cffc:	079b      	lsls	r3, r3, #30
 800cffe:	d413      	bmi.n	800d028 <_printf_i+0x22c>
 800d000:	68e0      	ldr	r0, [r4, #12]
 800d002:	9b03      	ldr	r3, [sp, #12]
 800d004:	4298      	cmp	r0, r3
 800d006:	bfb8      	it	lt
 800d008:	4618      	movlt	r0, r3
 800d00a:	e7a6      	b.n	800cf5a <_printf_i+0x15e>
 800d00c:	2301      	movs	r3, #1
 800d00e:	4632      	mov	r2, r6
 800d010:	4649      	mov	r1, r9
 800d012:	4640      	mov	r0, r8
 800d014:	47d0      	blx	sl
 800d016:	3001      	adds	r0, #1
 800d018:	d09d      	beq.n	800cf56 <_printf_i+0x15a>
 800d01a:	3501      	adds	r5, #1
 800d01c:	68e3      	ldr	r3, [r4, #12]
 800d01e:	9903      	ldr	r1, [sp, #12]
 800d020:	1a5b      	subs	r3, r3, r1
 800d022:	42ab      	cmp	r3, r5
 800d024:	dcf2      	bgt.n	800d00c <_printf_i+0x210>
 800d026:	e7eb      	b.n	800d000 <_printf_i+0x204>
 800d028:	2500      	movs	r5, #0
 800d02a:	f104 0619 	add.w	r6, r4, #25
 800d02e:	e7f5      	b.n	800d01c <_printf_i+0x220>
 800d030:	08010fd2 	.word	0x08010fd2
 800d034:	08010fe3 	.word	0x08010fe3

0800d038 <_scanf_float>:
 800d038:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d03c:	b087      	sub	sp, #28
 800d03e:	4691      	mov	r9, r2
 800d040:	4680      	mov	r8, r0
 800d042:	460c      	mov	r4, r1
 800d044:	9303      	str	r3, [sp, #12]
 800d046:	688b      	ldr	r3, [r1, #8]
 800d048:	1e5a      	subs	r2, r3, #1
 800d04a:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800d04e:	460a      	mov	r2, r1
 800d050:	bf89      	itett	hi
 800d052:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800d056:	f04f 0b00 	movls.w	fp, #0
 800d05a:	eb03 0b05 	addhi.w	fp, r3, r5
 800d05e:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800d062:	f04f 0500 	mov.w	r5, #0
 800d066:	bf88      	it	hi
 800d068:	608b      	strhi	r3, [r1, #8]
 800d06a:	680b      	ldr	r3, [r1, #0]
 800d06c:	46aa      	mov	sl, r5
 800d06e:	462f      	mov	r7, r5
 800d070:	9502      	str	r5, [sp, #8]
 800d072:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800d076:	f842 3b1c 	str.w	r3, [r2], #28
 800d07a:	4616      	mov	r6, r2
 800d07c:	9201      	str	r2, [sp, #4]
 800d07e:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800d082:	68a2      	ldr	r2, [r4, #8]
 800d084:	b15a      	cbz	r2, 800d09e <_scanf_float+0x66>
 800d086:	f8d9 3000 	ldr.w	r3, [r9]
 800d08a:	781b      	ldrb	r3, [r3, #0]
 800d08c:	2b4e      	cmp	r3, #78	@ 0x4e
 800d08e:	d863      	bhi.n	800d158 <_scanf_float+0x120>
 800d090:	2b40      	cmp	r3, #64	@ 0x40
 800d092:	d83b      	bhi.n	800d10c <_scanf_float+0xd4>
 800d094:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800d098:	b2c8      	uxtb	r0, r1
 800d09a:	280e      	cmp	r0, #14
 800d09c:	d939      	bls.n	800d112 <_scanf_float+0xda>
 800d09e:	b11f      	cbz	r7, 800d0a8 <_scanf_float+0x70>
 800d0a0:	6823      	ldr	r3, [r4, #0]
 800d0a2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800d0a6:	6023      	str	r3, [r4, #0]
 800d0a8:	f10a 3aff 	add.w	sl, sl, #4294967295
 800d0ac:	f1ba 0f01 	cmp.w	sl, #1
 800d0b0:	f200 8115 	bhi.w	800d2de <_scanf_float+0x2a6>
 800d0b4:	9b01      	ldr	r3, [sp, #4]
 800d0b6:	429e      	cmp	r6, r3
 800d0b8:	f200 8106 	bhi.w	800d2c8 <_scanf_float+0x290>
 800d0bc:	2001      	movs	r0, #1
 800d0be:	b007      	add	sp, #28
 800d0c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d0c4:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800d0c8:	2a0d      	cmp	r2, #13
 800d0ca:	d8e8      	bhi.n	800d09e <_scanf_float+0x66>
 800d0cc:	a101      	add	r1, pc, #4	@ (adr r1, 800d0d4 <_scanf_float+0x9c>)
 800d0ce:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800d0d2:	bf00      	nop
 800d0d4:	0800d21d 	.word	0x0800d21d
 800d0d8:	0800d09f 	.word	0x0800d09f
 800d0dc:	0800d09f 	.word	0x0800d09f
 800d0e0:	0800d09f 	.word	0x0800d09f
 800d0e4:	0800d279 	.word	0x0800d279
 800d0e8:	0800d253 	.word	0x0800d253
 800d0ec:	0800d09f 	.word	0x0800d09f
 800d0f0:	0800d09f 	.word	0x0800d09f
 800d0f4:	0800d22b 	.word	0x0800d22b
 800d0f8:	0800d09f 	.word	0x0800d09f
 800d0fc:	0800d09f 	.word	0x0800d09f
 800d100:	0800d09f 	.word	0x0800d09f
 800d104:	0800d09f 	.word	0x0800d09f
 800d108:	0800d1e7 	.word	0x0800d1e7
 800d10c:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800d110:	e7da      	b.n	800d0c8 <_scanf_float+0x90>
 800d112:	290e      	cmp	r1, #14
 800d114:	d8c3      	bhi.n	800d09e <_scanf_float+0x66>
 800d116:	a001      	add	r0, pc, #4	@ (adr r0, 800d11c <_scanf_float+0xe4>)
 800d118:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800d11c:	0800d1d7 	.word	0x0800d1d7
 800d120:	0800d09f 	.word	0x0800d09f
 800d124:	0800d1d7 	.word	0x0800d1d7
 800d128:	0800d267 	.word	0x0800d267
 800d12c:	0800d09f 	.word	0x0800d09f
 800d130:	0800d179 	.word	0x0800d179
 800d134:	0800d1bd 	.word	0x0800d1bd
 800d138:	0800d1bd 	.word	0x0800d1bd
 800d13c:	0800d1bd 	.word	0x0800d1bd
 800d140:	0800d1bd 	.word	0x0800d1bd
 800d144:	0800d1bd 	.word	0x0800d1bd
 800d148:	0800d1bd 	.word	0x0800d1bd
 800d14c:	0800d1bd 	.word	0x0800d1bd
 800d150:	0800d1bd 	.word	0x0800d1bd
 800d154:	0800d1bd 	.word	0x0800d1bd
 800d158:	2b6e      	cmp	r3, #110	@ 0x6e
 800d15a:	d809      	bhi.n	800d170 <_scanf_float+0x138>
 800d15c:	2b60      	cmp	r3, #96	@ 0x60
 800d15e:	d8b1      	bhi.n	800d0c4 <_scanf_float+0x8c>
 800d160:	2b54      	cmp	r3, #84	@ 0x54
 800d162:	d07b      	beq.n	800d25c <_scanf_float+0x224>
 800d164:	2b59      	cmp	r3, #89	@ 0x59
 800d166:	d19a      	bne.n	800d09e <_scanf_float+0x66>
 800d168:	2d07      	cmp	r5, #7
 800d16a:	d198      	bne.n	800d09e <_scanf_float+0x66>
 800d16c:	2508      	movs	r5, #8
 800d16e:	e02f      	b.n	800d1d0 <_scanf_float+0x198>
 800d170:	2b74      	cmp	r3, #116	@ 0x74
 800d172:	d073      	beq.n	800d25c <_scanf_float+0x224>
 800d174:	2b79      	cmp	r3, #121	@ 0x79
 800d176:	e7f6      	b.n	800d166 <_scanf_float+0x12e>
 800d178:	6821      	ldr	r1, [r4, #0]
 800d17a:	05c8      	lsls	r0, r1, #23
 800d17c:	d51e      	bpl.n	800d1bc <_scanf_float+0x184>
 800d17e:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800d182:	3701      	adds	r7, #1
 800d184:	6021      	str	r1, [r4, #0]
 800d186:	f1bb 0f00 	cmp.w	fp, #0
 800d18a:	d003      	beq.n	800d194 <_scanf_float+0x15c>
 800d18c:	3201      	adds	r2, #1
 800d18e:	f10b 3bff 	add.w	fp, fp, #4294967295
 800d192:	60a2      	str	r2, [r4, #8]
 800d194:	68a3      	ldr	r3, [r4, #8]
 800d196:	3b01      	subs	r3, #1
 800d198:	60a3      	str	r3, [r4, #8]
 800d19a:	6923      	ldr	r3, [r4, #16]
 800d19c:	3301      	adds	r3, #1
 800d19e:	6123      	str	r3, [r4, #16]
 800d1a0:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800d1a4:	3b01      	subs	r3, #1
 800d1a6:	2b00      	cmp	r3, #0
 800d1a8:	f8c9 3004 	str.w	r3, [r9, #4]
 800d1ac:	f340 8083 	ble.w	800d2b6 <_scanf_float+0x27e>
 800d1b0:	f8d9 3000 	ldr.w	r3, [r9]
 800d1b4:	3301      	adds	r3, #1
 800d1b6:	f8c9 3000 	str.w	r3, [r9]
 800d1ba:	e762      	b.n	800d082 <_scanf_float+0x4a>
 800d1bc:	eb1a 0105 	adds.w	r1, sl, r5
 800d1c0:	f47f af6d 	bne.w	800d09e <_scanf_float+0x66>
 800d1c4:	6822      	ldr	r2, [r4, #0]
 800d1c6:	460d      	mov	r5, r1
 800d1c8:	468a      	mov	sl, r1
 800d1ca:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800d1ce:	6022      	str	r2, [r4, #0]
 800d1d0:	f806 3b01 	strb.w	r3, [r6], #1
 800d1d4:	e7de      	b.n	800d194 <_scanf_float+0x15c>
 800d1d6:	6822      	ldr	r2, [r4, #0]
 800d1d8:	0610      	lsls	r0, r2, #24
 800d1da:	f57f af60 	bpl.w	800d09e <_scanf_float+0x66>
 800d1de:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800d1e2:	6022      	str	r2, [r4, #0]
 800d1e4:	e7f4      	b.n	800d1d0 <_scanf_float+0x198>
 800d1e6:	f1ba 0f00 	cmp.w	sl, #0
 800d1ea:	d10c      	bne.n	800d206 <_scanf_float+0x1ce>
 800d1ec:	b977      	cbnz	r7, 800d20c <_scanf_float+0x1d4>
 800d1ee:	6822      	ldr	r2, [r4, #0]
 800d1f0:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800d1f4:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800d1f8:	d108      	bne.n	800d20c <_scanf_float+0x1d4>
 800d1fa:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800d1fe:	f04f 0a01 	mov.w	sl, #1
 800d202:	6022      	str	r2, [r4, #0]
 800d204:	e7e4      	b.n	800d1d0 <_scanf_float+0x198>
 800d206:	f1ba 0f02 	cmp.w	sl, #2
 800d20a:	d051      	beq.n	800d2b0 <_scanf_float+0x278>
 800d20c:	2d01      	cmp	r5, #1
 800d20e:	d002      	beq.n	800d216 <_scanf_float+0x1de>
 800d210:	2d04      	cmp	r5, #4
 800d212:	f47f af44 	bne.w	800d09e <_scanf_float+0x66>
 800d216:	3501      	adds	r5, #1
 800d218:	b2ed      	uxtb	r5, r5
 800d21a:	e7d9      	b.n	800d1d0 <_scanf_float+0x198>
 800d21c:	f1ba 0f01 	cmp.w	sl, #1
 800d220:	f47f af3d 	bne.w	800d09e <_scanf_float+0x66>
 800d224:	f04f 0a02 	mov.w	sl, #2
 800d228:	e7d2      	b.n	800d1d0 <_scanf_float+0x198>
 800d22a:	b975      	cbnz	r5, 800d24a <_scanf_float+0x212>
 800d22c:	2f00      	cmp	r7, #0
 800d22e:	f47f af37 	bne.w	800d0a0 <_scanf_float+0x68>
 800d232:	6822      	ldr	r2, [r4, #0]
 800d234:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800d238:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800d23c:	f040 8103 	bne.w	800d446 <_scanf_float+0x40e>
 800d240:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800d244:	2501      	movs	r5, #1
 800d246:	6022      	str	r2, [r4, #0]
 800d248:	e7c2      	b.n	800d1d0 <_scanf_float+0x198>
 800d24a:	2d03      	cmp	r5, #3
 800d24c:	d0e3      	beq.n	800d216 <_scanf_float+0x1de>
 800d24e:	2d05      	cmp	r5, #5
 800d250:	e7df      	b.n	800d212 <_scanf_float+0x1da>
 800d252:	2d02      	cmp	r5, #2
 800d254:	f47f af23 	bne.w	800d09e <_scanf_float+0x66>
 800d258:	2503      	movs	r5, #3
 800d25a:	e7b9      	b.n	800d1d0 <_scanf_float+0x198>
 800d25c:	2d06      	cmp	r5, #6
 800d25e:	f47f af1e 	bne.w	800d09e <_scanf_float+0x66>
 800d262:	2507      	movs	r5, #7
 800d264:	e7b4      	b.n	800d1d0 <_scanf_float+0x198>
 800d266:	6822      	ldr	r2, [r4, #0]
 800d268:	0591      	lsls	r1, r2, #22
 800d26a:	f57f af18 	bpl.w	800d09e <_scanf_float+0x66>
 800d26e:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800d272:	9702      	str	r7, [sp, #8]
 800d274:	6022      	str	r2, [r4, #0]
 800d276:	e7ab      	b.n	800d1d0 <_scanf_float+0x198>
 800d278:	6822      	ldr	r2, [r4, #0]
 800d27a:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800d27e:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800d282:	d005      	beq.n	800d290 <_scanf_float+0x258>
 800d284:	0550      	lsls	r0, r2, #21
 800d286:	f57f af0a 	bpl.w	800d09e <_scanf_float+0x66>
 800d28a:	2f00      	cmp	r7, #0
 800d28c:	f000 80db 	beq.w	800d446 <_scanf_float+0x40e>
 800d290:	0591      	lsls	r1, r2, #22
 800d292:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800d296:	bf58      	it	pl
 800d298:	9902      	ldrpl	r1, [sp, #8]
 800d29a:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800d29e:	bf58      	it	pl
 800d2a0:	1a79      	subpl	r1, r7, r1
 800d2a2:	6022      	str	r2, [r4, #0]
 800d2a4:	f04f 0700 	mov.w	r7, #0
 800d2a8:	bf58      	it	pl
 800d2aa:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800d2ae:	e78f      	b.n	800d1d0 <_scanf_float+0x198>
 800d2b0:	f04f 0a03 	mov.w	sl, #3
 800d2b4:	e78c      	b.n	800d1d0 <_scanf_float+0x198>
 800d2b6:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800d2ba:	4649      	mov	r1, r9
 800d2bc:	4640      	mov	r0, r8
 800d2be:	4798      	blx	r3
 800d2c0:	2800      	cmp	r0, #0
 800d2c2:	f43f aede 	beq.w	800d082 <_scanf_float+0x4a>
 800d2c6:	e6ea      	b.n	800d09e <_scanf_float+0x66>
 800d2c8:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800d2cc:	464a      	mov	r2, r9
 800d2ce:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800d2d2:	4640      	mov	r0, r8
 800d2d4:	4798      	blx	r3
 800d2d6:	6923      	ldr	r3, [r4, #16]
 800d2d8:	3b01      	subs	r3, #1
 800d2da:	6123      	str	r3, [r4, #16]
 800d2dc:	e6ea      	b.n	800d0b4 <_scanf_float+0x7c>
 800d2de:	1e6b      	subs	r3, r5, #1
 800d2e0:	2b06      	cmp	r3, #6
 800d2e2:	d824      	bhi.n	800d32e <_scanf_float+0x2f6>
 800d2e4:	2d02      	cmp	r5, #2
 800d2e6:	d836      	bhi.n	800d356 <_scanf_float+0x31e>
 800d2e8:	9b01      	ldr	r3, [sp, #4]
 800d2ea:	429e      	cmp	r6, r3
 800d2ec:	f67f aee6 	bls.w	800d0bc <_scanf_float+0x84>
 800d2f0:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800d2f4:	464a      	mov	r2, r9
 800d2f6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800d2fa:	4640      	mov	r0, r8
 800d2fc:	4798      	blx	r3
 800d2fe:	6923      	ldr	r3, [r4, #16]
 800d300:	3b01      	subs	r3, #1
 800d302:	6123      	str	r3, [r4, #16]
 800d304:	e7f0      	b.n	800d2e8 <_scanf_float+0x2b0>
 800d306:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800d30a:	464a      	mov	r2, r9
 800d30c:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800d310:	4640      	mov	r0, r8
 800d312:	4798      	blx	r3
 800d314:	6923      	ldr	r3, [r4, #16]
 800d316:	3b01      	subs	r3, #1
 800d318:	6123      	str	r3, [r4, #16]
 800d31a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800d31e:	fa5f fa8a 	uxtb.w	sl, sl
 800d322:	f1ba 0f02 	cmp.w	sl, #2
 800d326:	d1ee      	bne.n	800d306 <_scanf_float+0x2ce>
 800d328:	3d03      	subs	r5, #3
 800d32a:	b2ed      	uxtb	r5, r5
 800d32c:	1b76      	subs	r6, r6, r5
 800d32e:	6823      	ldr	r3, [r4, #0]
 800d330:	05da      	lsls	r2, r3, #23
 800d332:	d52f      	bpl.n	800d394 <_scanf_float+0x35c>
 800d334:	055b      	lsls	r3, r3, #21
 800d336:	d511      	bpl.n	800d35c <_scanf_float+0x324>
 800d338:	9b01      	ldr	r3, [sp, #4]
 800d33a:	429e      	cmp	r6, r3
 800d33c:	f67f aebe 	bls.w	800d0bc <_scanf_float+0x84>
 800d340:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800d344:	464a      	mov	r2, r9
 800d346:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800d34a:	4640      	mov	r0, r8
 800d34c:	4798      	blx	r3
 800d34e:	6923      	ldr	r3, [r4, #16]
 800d350:	3b01      	subs	r3, #1
 800d352:	6123      	str	r3, [r4, #16]
 800d354:	e7f0      	b.n	800d338 <_scanf_float+0x300>
 800d356:	46aa      	mov	sl, r5
 800d358:	46b3      	mov	fp, r6
 800d35a:	e7de      	b.n	800d31a <_scanf_float+0x2e2>
 800d35c:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800d360:	1e75      	subs	r5, r6, #1
 800d362:	6923      	ldr	r3, [r4, #16]
 800d364:	2965      	cmp	r1, #101	@ 0x65
 800d366:	f103 33ff 	add.w	r3, r3, #4294967295
 800d36a:	6123      	str	r3, [r4, #16]
 800d36c:	d00c      	beq.n	800d388 <_scanf_float+0x350>
 800d36e:	2945      	cmp	r1, #69	@ 0x45
 800d370:	d00a      	beq.n	800d388 <_scanf_float+0x350>
 800d372:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800d376:	464a      	mov	r2, r9
 800d378:	4640      	mov	r0, r8
 800d37a:	1eb5      	subs	r5, r6, #2
 800d37c:	4798      	blx	r3
 800d37e:	6923      	ldr	r3, [r4, #16]
 800d380:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800d384:	3b01      	subs	r3, #1
 800d386:	6123      	str	r3, [r4, #16]
 800d388:	462e      	mov	r6, r5
 800d38a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800d38e:	464a      	mov	r2, r9
 800d390:	4640      	mov	r0, r8
 800d392:	4798      	blx	r3
 800d394:	6822      	ldr	r2, [r4, #0]
 800d396:	f012 0210 	ands.w	r2, r2, #16
 800d39a:	d001      	beq.n	800d3a0 <_scanf_float+0x368>
 800d39c:	2000      	movs	r0, #0
 800d39e:	e68e      	b.n	800d0be <_scanf_float+0x86>
 800d3a0:	7032      	strb	r2, [r6, #0]
 800d3a2:	6823      	ldr	r3, [r4, #0]
 800d3a4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800d3a8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d3ac:	d125      	bne.n	800d3fa <_scanf_float+0x3c2>
 800d3ae:	9b02      	ldr	r3, [sp, #8]
 800d3b0:	429f      	cmp	r7, r3
 800d3b2:	d00a      	beq.n	800d3ca <_scanf_float+0x392>
 800d3b4:	1bda      	subs	r2, r3, r7
 800d3b6:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800d3ba:	4924      	ldr	r1, [pc, #144]	@ (800d44c <_scanf_float+0x414>)
 800d3bc:	429e      	cmp	r6, r3
 800d3be:	bf28      	it	cs
 800d3c0:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800d3c4:	4630      	mov	r0, r6
 800d3c6:	f000 f93d 	bl	800d644 <siprintf>
 800d3ca:	2200      	movs	r2, #0
 800d3cc:	9901      	ldr	r1, [sp, #4]
 800d3ce:	4640      	mov	r0, r8
 800d3d0:	f002 fc4e 	bl	800fc70 <_strtod_r>
 800d3d4:	6821      	ldr	r1, [r4, #0]
 800d3d6:	9b03      	ldr	r3, [sp, #12]
 800d3d8:	f011 0f02 	tst.w	r1, #2
 800d3dc:	681b      	ldr	r3, [r3, #0]
 800d3de:	ec57 6b10 	vmov	r6, r7, d0
 800d3e2:	f103 0204 	add.w	r2, r3, #4
 800d3e6:	d015      	beq.n	800d414 <_scanf_float+0x3dc>
 800d3e8:	9903      	ldr	r1, [sp, #12]
 800d3ea:	600a      	str	r2, [r1, #0]
 800d3ec:	681b      	ldr	r3, [r3, #0]
 800d3ee:	e9c3 6700 	strd	r6, r7, [r3]
 800d3f2:	68e3      	ldr	r3, [r4, #12]
 800d3f4:	3301      	adds	r3, #1
 800d3f6:	60e3      	str	r3, [r4, #12]
 800d3f8:	e7d0      	b.n	800d39c <_scanf_float+0x364>
 800d3fa:	9b04      	ldr	r3, [sp, #16]
 800d3fc:	2b00      	cmp	r3, #0
 800d3fe:	d0e4      	beq.n	800d3ca <_scanf_float+0x392>
 800d400:	9905      	ldr	r1, [sp, #20]
 800d402:	230a      	movs	r3, #10
 800d404:	4640      	mov	r0, r8
 800d406:	3101      	adds	r1, #1
 800d408:	f002 fcb2 	bl	800fd70 <_strtol_r>
 800d40c:	9b04      	ldr	r3, [sp, #16]
 800d40e:	9e05      	ldr	r6, [sp, #20]
 800d410:	1ac2      	subs	r2, r0, r3
 800d412:	e7d0      	b.n	800d3b6 <_scanf_float+0x37e>
 800d414:	f011 0f04 	tst.w	r1, #4
 800d418:	9903      	ldr	r1, [sp, #12]
 800d41a:	600a      	str	r2, [r1, #0]
 800d41c:	d1e6      	bne.n	800d3ec <_scanf_float+0x3b4>
 800d41e:	681d      	ldr	r5, [r3, #0]
 800d420:	4632      	mov	r2, r6
 800d422:	463b      	mov	r3, r7
 800d424:	4630      	mov	r0, r6
 800d426:	4639      	mov	r1, r7
 800d428:	f7f3 fb90 	bl	8000b4c <__aeabi_dcmpun>
 800d42c:	b128      	cbz	r0, 800d43a <_scanf_float+0x402>
 800d42e:	4808      	ldr	r0, [pc, #32]	@ (800d450 <_scanf_float+0x418>)
 800d430:	f000 f9fc 	bl	800d82c <nanf>
 800d434:	ed85 0a00 	vstr	s0, [r5]
 800d438:	e7db      	b.n	800d3f2 <_scanf_float+0x3ba>
 800d43a:	4630      	mov	r0, r6
 800d43c:	4639      	mov	r1, r7
 800d43e:	f7f3 fbe3 	bl	8000c08 <__aeabi_d2f>
 800d442:	6028      	str	r0, [r5, #0]
 800d444:	e7d5      	b.n	800d3f2 <_scanf_float+0x3ba>
 800d446:	2700      	movs	r7, #0
 800d448:	e62e      	b.n	800d0a8 <_scanf_float+0x70>
 800d44a:	bf00      	nop
 800d44c:	08010ff4 	.word	0x08010ff4
 800d450:	08011135 	.word	0x08011135

0800d454 <std>:
 800d454:	2300      	movs	r3, #0
 800d456:	b510      	push	{r4, lr}
 800d458:	4604      	mov	r4, r0
 800d45a:	6083      	str	r3, [r0, #8]
 800d45c:	8181      	strh	r1, [r0, #12]
 800d45e:	4619      	mov	r1, r3
 800d460:	6643      	str	r3, [r0, #100]	@ 0x64
 800d462:	81c2      	strh	r2, [r0, #14]
 800d464:	2208      	movs	r2, #8
 800d466:	6183      	str	r3, [r0, #24]
 800d468:	e9c0 3300 	strd	r3, r3, [r0]
 800d46c:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800d470:	305c      	adds	r0, #92	@ 0x5c
 800d472:	f000 f94c 	bl	800d70e <memset>
 800d476:	4b0d      	ldr	r3, [pc, #52]	@ (800d4ac <std+0x58>)
 800d478:	6224      	str	r4, [r4, #32]
 800d47a:	6263      	str	r3, [r4, #36]	@ 0x24
 800d47c:	4b0c      	ldr	r3, [pc, #48]	@ (800d4b0 <std+0x5c>)
 800d47e:	62a3      	str	r3, [r4, #40]	@ 0x28
 800d480:	4b0c      	ldr	r3, [pc, #48]	@ (800d4b4 <std+0x60>)
 800d482:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800d484:	4b0c      	ldr	r3, [pc, #48]	@ (800d4b8 <std+0x64>)
 800d486:	6323      	str	r3, [r4, #48]	@ 0x30
 800d488:	4b0c      	ldr	r3, [pc, #48]	@ (800d4bc <std+0x68>)
 800d48a:	429c      	cmp	r4, r3
 800d48c:	d006      	beq.n	800d49c <std+0x48>
 800d48e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800d492:	4294      	cmp	r4, r2
 800d494:	d002      	beq.n	800d49c <std+0x48>
 800d496:	33d0      	adds	r3, #208	@ 0xd0
 800d498:	429c      	cmp	r4, r3
 800d49a:	d105      	bne.n	800d4a8 <std+0x54>
 800d49c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800d4a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d4a4:	f000 b9b0 	b.w	800d808 <__retarget_lock_init_recursive>
 800d4a8:	bd10      	pop	{r4, pc}
 800d4aa:	bf00      	nop
 800d4ac:	0800d689 	.word	0x0800d689
 800d4b0:	0800d6ab 	.word	0x0800d6ab
 800d4b4:	0800d6e3 	.word	0x0800d6e3
 800d4b8:	0800d707 	.word	0x0800d707
 800d4bc:	200003d0 	.word	0x200003d0

0800d4c0 <stdio_exit_handler>:
 800d4c0:	4a02      	ldr	r2, [pc, #8]	@ (800d4cc <stdio_exit_handler+0xc>)
 800d4c2:	4903      	ldr	r1, [pc, #12]	@ (800d4d0 <stdio_exit_handler+0x10>)
 800d4c4:	4803      	ldr	r0, [pc, #12]	@ (800d4d4 <stdio_exit_handler+0x14>)
 800d4c6:	f000 b869 	b.w	800d59c <_fwalk_sglue>
 800d4ca:	bf00      	nop
 800d4cc:	2000000c 	.word	0x2000000c
 800d4d0:	0801012d 	.word	0x0801012d
 800d4d4:	2000001c 	.word	0x2000001c

0800d4d8 <cleanup_stdio>:
 800d4d8:	6841      	ldr	r1, [r0, #4]
 800d4da:	4b0c      	ldr	r3, [pc, #48]	@ (800d50c <cleanup_stdio+0x34>)
 800d4dc:	4299      	cmp	r1, r3
 800d4de:	b510      	push	{r4, lr}
 800d4e0:	4604      	mov	r4, r0
 800d4e2:	d001      	beq.n	800d4e8 <cleanup_stdio+0x10>
 800d4e4:	f002 fe22 	bl	801012c <_fflush_r>
 800d4e8:	68a1      	ldr	r1, [r4, #8]
 800d4ea:	4b09      	ldr	r3, [pc, #36]	@ (800d510 <cleanup_stdio+0x38>)
 800d4ec:	4299      	cmp	r1, r3
 800d4ee:	d002      	beq.n	800d4f6 <cleanup_stdio+0x1e>
 800d4f0:	4620      	mov	r0, r4
 800d4f2:	f002 fe1b 	bl	801012c <_fflush_r>
 800d4f6:	68e1      	ldr	r1, [r4, #12]
 800d4f8:	4b06      	ldr	r3, [pc, #24]	@ (800d514 <cleanup_stdio+0x3c>)
 800d4fa:	4299      	cmp	r1, r3
 800d4fc:	d004      	beq.n	800d508 <cleanup_stdio+0x30>
 800d4fe:	4620      	mov	r0, r4
 800d500:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d504:	f002 be12 	b.w	801012c <_fflush_r>
 800d508:	bd10      	pop	{r4, pc}
 800d50a:	bf00      	nop
 800d50c:	200003d0 	.word	0x200003d0
 800d510:	20000438 	.word	0x20000438
 800d514:	200004a0 	.word	0x200004a0

0800d518 <global_stdio_init.part.0>:
 800d518:	b510      	push	{r4, lr}
 800d51a:	4b0b      	ldr	r3, [pc, #44]	@ (800d548 <global_stdio_init.part.0+0x30>)
 800d51c:	2104      	movs	r1, #4
 800d51e:	4c0b      	ldr	r4, [pc, #44]	@ (800d54c <global_stdio_init.part.0+0x34>)
 800d520:	4a0b      	ldr	r2, [pc, #44]	@ (800d550 <global_stdio_init.part.0+0x38>)
 800d522:	4620      	mov	r0, r4
 800d524:	601a      	str	r2, [r3, #0]
 800d526:	2200      	movs	r2, #0
 800d528:	f7ff ff94 	bl	800d454 <std>
 800d52c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800d530:	2201      	movs	r2, #1
 800d532:	2109      	movs	r1, #9
 800d534:	f7ff ff8e 	bl	800d454 <std>
 800d538:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800d53c:	2202      	movs	r2, #2
 800d53e:	2112      	movs	r1, #18
 800d540:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d544:	f7ff bf86 	b.w	800d454 <std>
 800d548:	20000508 	.word	0x20000508
 800d54c:	200003d0 	.word	0x200003d0
 800d550:	0800d4c1 	.word	0x0800d4c1

0800d554 <__sfp_lock_acquire>:
 800d554:	4801      	ldr	r0, [pc, #4]	@ (800d55c <__sfp_lock_acquire+0x8>)
 800d556:	f000 b958 	b.w	800d80a <__retarget_lock_acquire_recursive>
 800d55a:	bf00      	nop
 800d55c:	20000511 	.word	0x20000511

0800d560 <__sfp_lock_release>:
 800d560:	4801      	ldr	r0, [pc, #4]	@ (800d568 <__sfp_lock_release+0x8>)
 800d562:	f000 b953 	b.w	800d80c <__retarget_lock_release_recursive>
 800d566:	bf00      	nop
 800d568:	20000511 	.word	0x20000511

0800d56c <__sinit>:
 800d56c:	b510      	push	{r4, lr}
 800d56e:	4604      	mov	r4, r0
 800d570:	f7ff fff0 	bl	800d554 <__sfp_lock_acquire>
 800d574:	6a23      	ldr	r3, [r4, #32]
 800d576:	b11b      	cbz	r3, 800d580 <__sinit+0x14>
 800d578:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d57c:	f7ff bff0 	b.w	800d560 <__sfp_lock_release>
 800d580:	4b04      	ldr	r3, [pc, #16]	@ (800d594 <__sinit+0x28>)
 800d582:	6223      	str	r3, [r4, #32]
 800d584:	4b04      	ldr	r3, [pc, #16]	@ (800d598 <__sinit+0x2c>)
 800d586:	681b      	ldr	r3, [r3, #0]
 800d588:	2b00      	cmp	r3, #0
 800d58a:	d1f5      	bne.n	800d578 <__sinit+0xc>
 800d58c:	f7ff ffc4 	bl	800d518 <global_stdio_init.part.0>
 800d590:	e7f2      	b.n	800d578 <__sinit+0xc>
 800d592:	bf00      	nop
 800d594:	0800d4d9 	.word	0x0800d4d9
 800d598:	20000508 	.word	0x20000508

0800d59c <_fwalk_sglue>:
 800d59c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d5a0:	4607      	mov	r7, r0
 800d5a2:	4688      	mov	r8, r1
 800d5a4:	4614      	mov	r4, r2
 800d5a6:	2600      	movs	r6, #0
 800d5a8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800d5ac:	f1b9 0901 	subs.w	r9, r9, #1
 800d5b0:	d505      	bpl.n	800d5be <_fwalk_sglue+0x22>
 800d5b2:	6824      	ldr	r4, [r4, #0]
 800d5b4:	2c00      	cmp	r4, #0
 800d5b6:	d1f7      	bne.n	800d5a8 <_fwalk_sglue+0xc>
 800d5b8:	4630      	mov	r0, r6
 800d5ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d5be:	89ab      	ldrh	r3, [r5, #12]
 800d5c0:	2b01      	cmp	r3, #1
 800d5c2:	d907      	bls.n	800d5d4 <_fwalk_sglue+0x38>
 800d5c4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800d5c8:	3301      	adds	r3, #1
 800d5ca:	d003      	beq.n	800d5d4 <_fwalk_sglue+0x38>
 800d5cc:	4629      	mov	r1, r5
 800d5ce:	4638      	mov	r0, r7
 800d5d0:	47c0      	blx	r8
 800d5d2:	4306      	orrs	r6, r0
 800d5d4:	3568      	adds	r5, #104	@ 0x68
 800d5d6:	e7e9      	b.n	800d5ac <_fwalk_sglue+0x10>

0800d5d8 <sniprintf>:
 800d5d8:	b40c      	push	{r2, r3}
 800d5da:	4b19      	ldr	r3, [pc, #100]	@ (800d640 <sniprintf+0x68>)
 800d5dc:	b530      	push	{r4, r5, lr}
 800d5de:	1e0c      	subs	r4, r1, #0
 800d5e0:	b09d      	sub	sp, #116	@ 0x74
 800d5e2:	681d      	ldr	r5, [r3, #0]
 800d5e4:	da08      	bge.n	800d5f8 <sniprintf+0x20>
 800d5e6:	238b      	movs	r3, #139	@ 0x8b
 800d5e8:	f04f 30ff 	mov.w	r0, #4294967295
 800d5ec:	602b      	str	r3, [r5, #0]
 800d5ee:	b01d      	add	sp, #116	@ 0x74
 800d5f0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800d5f4:	b002      	add	sp, #8
 800d5f6:	4770      	bx	lr
 800d5f8:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800d5fc:	9002      	str	r0, [sp, #8]
 800d5fe:	9006      	str	r0, [sp, #24]
 800d600:	a902      	add	r1, sp, #8
 800d602:	f8ad 3014 	strh.w	r3, [sp, #20]
 800d606:	f04f 0300 	mov.w	r3, #0
 800d60a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800d60c:	4628      	mov	r0, r5
 800d60e:	931b      	str	r3, [sp, #108]	@ 0x6c
 800d610:	bf14      	ite	ne
 800d612:	f104 33ff 	addne.w	r3, r4, #4294967295
 800d616:	4623      	moveq	r3, r4
 800d618:	9304      	str	r3, [sp, #16]
 800d61a:	9307      	str	r3, [sp, #28]
 800d61c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800d620:	f8ad 3016 	strh.w	r3, [sp, #22]
 800d624:	ab21      	add	r3, sp, #132	@ 0x84
 800d626:	9301      	str	r3, [sp, #4]
 800d628:	f002 fc00 	bl	800fe2c <_svfiprintf_r>
 800d62c:	1c43      	adds	r3, r0, #1
 800d62e:	bfbc      	itt	lt
 800d630:	238b      	movlt	r3, #139	@ 0x8b
 800d632:	602b      	strlt	r3, [r5, #0]
 800d634:	2c00      	cmp	r4, #0
 800d636:	d0da      	beq.n	800d5ee <sniprintf+0x16>
 800d638:	9b02      	ldr	r3, [sp, #8]
 800d63a:	2200      	movs	r2, #0
 800d63c:	701a      	strb	r2, [r3, #0]
 800d63e:	e7d6      	b.n	800d5ee <sniprintf+0x16>
 800d640:	20000018 	.word	0x20000018

0800d644 <siprintf>:
 800d644:	b40e      	push	{r1, r2, r3}
 800d646:	b510      	push	{r4, lr}
 800d648:	b09d      	sub	sp, #116	@ 0x74
 800d64a:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800d64e:	2400      	movs	r4, #0
 800d650:	ab1f      	add	r3, sp, #124	@ 0x7c
 800d652:	9002      	str	r0, [sp, #8]
 800d654:	9006      	str	r0, [sp, #24]
 800d656:	9107      	str	r1, [sp, #28]
 800d658:	9104      	str	r1, [sp, #16]
 800d65a:	4809      	ldr	r0, [pc, #36]	@ (800d680 <siprintf+0x3c>)
 800d65c:	4909      	ldr	r1, [pc, #36]	@ (800d684 <siprintf+0x40>)
 800d65e:	f853 2b04 	ldr.w	r2, [r3], #4
 800d662:	9105      	str	r1, [sp, #20]
 800d664:	a902      	add	r1, sp, #8
 800d666:	6800      	ldr	r0, [r0, #0]
 800d668:	9301      	str	r3, [sp, #4]
 800d66a:	941b      	str	r4, [sp, #108]	@ 0x6c
 800d66c:	f002 fbde 	bl	800fe2c <_svfiprintf_r>
 800d670:	9b02      	ldr	r3, [sp, #8]
 800d672:	701c      	strb	r4, [r3, #0]
 800d674:	b01d      	add	sp, #116	@ 0x74
 800d676:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d67a:	b003      	add	sp, #12
 800d67c:	4770      	bx	lr
 800d67e:	bf00      	nop
 800d680:	20000018 	.word	0x20000018
 800d684:	ffff0208 	.word	0xffff0208

0800d688 <__sread>:
 800d688:	b510      	push	{r4, lr}
 800d68a:	460c      	mov	r4, r1
 800d68c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d690:	f000 f86c 	bl	800d76c <_read_r>
 800d694:	2800      	cmp	r0, #0
 800d696:	bfab      	itete	ge
 800d698:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800d69a:	89a3      	ldrhlt	r3, [r4, #12]
 800d69c:	181b      	addge	r3, r3, r0
 800d69e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800d6a2:	bfac      	ite	ge
 800d6a4:	6563      	strge	r3, [r4, #84]	@ 0x54
 800d6a6:	81a3      	strhlt	r3, [r4, #12]
 800d6a8:	bd10      	pop	{r4, pc}

0800d6aa <__swrite>:
 800d6aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d6ae:	461f      	mov	r7, r3
 800d6b0:	898b      	ldrh	r3, [r1, #12]
 800d6b2:	4605      	mov	r5, r0
 800d6b4:	460c      	mov	r4, r1
 800d6b6:	05db      	lsls	r3, r3, #23
 800d6b8:	4616      	mov	r6, r2
 800d6ba:	d505      	bpl.n	800d6c8 <__swrite+0x1e>
 800d6bc:	2302      	movs	r3, #2
 800d6be:	2200      	movs	r2, #0
 800d6c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d6c4:	f000 f840 	bl	800d748 <_lseek_r>
 800d6c8:	89a3      	ldrh	r3, [r4, #12]
 800d6ca:	4632      	mov	r2, r6
 800d6cc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d6d0:	4628      	mov	r0, r5
 800d6d2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800d6d6:	81a3      	strh	r3, [r4, #12]
 800d6d8:	463b      	mov	r3, r7
 800d6da:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d6de:	f000 b857 	b.w	800d790 <_write_r>

0800d6e2 <__sseek>:
 800d6e2:	b510      	push	{r4, lr}
 800d6e4:	460c      	mov	r4, r1
 800d6e6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d6ea:	f000 f82d 	bl	800d748 <_lseek_r>
 800d6ee:	1c43      	adds	r3, r0, #1
 800d6f0:	89a3      	ldrh	r3, [r4, #12]
 800d6f2:	bf15      	itete	ne
 800d6f4:	6560      	strne	r0, [r4, #84]	@ 0x54
 800d6f6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800d6fa:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800d6fe:	81a3      	strheq	r3, [r4, #12]
 800d700:	bf18      	it	ne
 800d702:	81a3      	strhne	r3, [r4, #12]
 800d704:	bd10      	pop	{r4, pc}

0800d706 <__sclose>:
 800d706:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d70a:	f000 b80d 	b.w	800d728 <_close_r>

0800d70e <memset>:
 800d70e:	4402      	add	r2, r0
 800d710:	4603      	mov	r3, r0
 800d712:	4293      	cmp	r3, r2
 800d714:	d100      	bne.n	800d718 <memset+0xa>
 800d716:	4770      	bx	lr
 800d718:	f803 1b01 	strb.w	r1, [r3], #1
 800d71c:	e7f9      	b.n	800d712 <memset+0x4>
	...

0800d720 <_localeconv_r>:
 800d720:	4800      	ldr	r0, [pc, #0]	@ (800d724 <_localeconv_r+0x4>)
 800d722:	4770      	bx	lr
 800d724:	20000158 	.word	0x20000158

0800d728 <_close_r>:
 800d728:	b538      	push	{r3, r4, r5, lr}
 800d72a:	2300      	movs	r3, #0
 800d72c:	4d05      	ldr	r5, [pc, #20]	@ (800d744 <_close_r+0x1c>)
 800d72e:	4604      	mov	r4, r0
 800d730:	4608      	mov	r0, r1
 800d732:	602b      	str	r3, [r5, #0]
 800d734:	f7f4 f8fe 	bl	8001934 <_close>
 800d738:	1c43      	adds	r3, r0, #1
 800d73a:	d102      	bne.n	800d742 <_close_r+0x1a>
 800d73c:	682b      	ldr	r3, [r5, #0]
 800d73e:	b103      	cbz	r3, 800d742 <_close_r+0x1a>
 800d740:	6023      	str	r3, [r4, #0]
 800d742:	bd38      	pop	{r3, r4, r5, pc}
 800d744:	2000050c 	.word	0x2000050c

0800d748 <_lseek_r>:
 800d748:	b538      	push	{r3, r4, r5, lr}
 800d74a:	4604      	mov	r4, r0
 800d74c:	4d06      	ldr	r5, [pc, #24]	@ (800d768 <_lseek_r+0x20>)
 800d74e:	4608      	mov	r0, r1
 800d750:	4611      	mov	r1, r2
 800d752:	2200      	movs	r2, #0
 800d754:	602a      	str	r2, [r5, #0]
 800d756:	461a      	mov	r2, r3
 800d758:	f7f4 f913 	bl	8001982 <_lseek>
 800d75c:	1c43      	adds	r3, r0, #1
 800d75e:	d102      	bne.n	800d766 <_lseek_r+0x1e>
 800d760:	682b      	ldr	r3, [r5, #0]
 800d762:	b103      	cbz	r3, 800d766 <_lseek_r+0x1e>
 800d764:	6023      	str	r3, [r4, #0]
 800d766:	bd38      	pop	{r3, r4, r5, pc}
 800d768:	2000050c 	.word	0x2000050c

0800d76c <_read_r>:
 800d76c:	b538      	push	{r3, r4, r5, lr}
 800d76e:	4604      	mov	r4, r0
 800d770:	4d06      	ldr	r5, [pc, #24]	@ (800d78c <_read_r+0x20>)
 800d772:	4608      	mov	r0, r1
 800d774:	4611      	mov	r1, r2
 800d776:	2200      	movs	r2, #0
 800d778:	602a      	str	r2, [r5, #0]
 800d77a:	461a      	mov	r2, r3
 800d77c:	f7f4 f8a1 	bl	80018c2 <_read>
 800d780:	1c43      	adds	r3, r0, #1
 800d782:	d102      	bne.n	800d78a <_read_r+0x1e>
 800d784:	682b      	ldr	r3, [r5, #0]
 800d786:	b103      	cbz	r3, 800d78a <_read_r+0x1e>
 800d788:	6023      	str	r3, [r4, #0]
 800d78a:	bd38      	pop	{r3, r4, r5, pc}
 800d78c:	2000050c 	.word	0x2000050c

0800d790 <_write_r>:
 800d790:	b538      	push	{r3, r4, r5, lr}
 800d792:	4604      	mov	r4, r0
 800d794:	4d06      	ldr	r5, [pc, #24]	@ (800d7b0 <_write_r+0x20>)
 800d796:	4608      	mov	r0, r1
 800d798:	4611      	mov	r1, r2
 800d79a:	2200      	movs	r2, #0
 800d79c:	602a      	str	r2, [r5, #0]
 800d79e:	461a      	mov	r2, r3
 800d7a0:	f7f4 f8ac 	bl	80018fc <_write>
 800d7a4:	1c43      	adds	r3, r0, #1
 800d7a6:	d102      	bne.n	800d7ae <_write_r+0x1e>
 800d7a8:	682b      	ldr	r3, [r5, #0]
 800d7aa:	b103      	cbz	r3, 800d7ae <_write_r+0x1e>
 800d7ac:	6023      	str	r3, [r4, #0]
 800d7ae:	bd38      	pop	{r3, r4, r5, pc}
 800d7b0:	2000050c 	.word	0x2000050c

0800d7b4 <__errno>:
 800d7b4:	4b01      	ldr	r3, [pc, #4]	@ (800d7bc <__errno+0x8>)
 800d7b6:	6818      	ldr	r0, [r3, #0]
 800d7b8:	4770      	bx	lr
 800d7ba:	bf00      	nop
 800d7bc:	20000018 	.word	0x20000018

0800d7c0 <__libc_init_array>:
 800d7c0:	b570      	push	{r4, r5, r6, lr}
 800d7c2:	4d0d      	ldr	r5, [pc, #52]	@ (800d7f8 <__libc_init_array+0x38>)
 800d7c4:	2600      	movs	r6, #0
 800d7c6:	4c0d      	ldr	r4, [pc, #52]	@ (800d7fc <__libc_init_array+0x3c>)
 800d7c8:	1b64      	subs	r4, r4, r5
 800d7ca:	10a4      	asrs	r4, r4, #2
 800d7cc:	42a6      	cmp	r6, r4
 800d7ce:	d109      	bne.n	800d7e4 <__libc_init_array+0x24>
 800d7d0:	4d0b      	ldr	r5, [pc, #44]	@ (800d800 <__libc_init_array+0x40>)
 800d7d2:	2600      	movs	r6, #0
 800d7d4:	4c0b      	ldr	r4, [pc, #44]	@ (800d804 <__libc_init_array+0x44>)
 800d7d6:	f003 fb95 	bl	8010f04 <_init>
 800d7da:	1b64      	subs	r4, r4, r5
 800d7dc:	10a4      	asrs	r4, r4, #2
 800d7de:	42a6      	cmp	r6, r4
 800d7e0:	d105      	bne.n	800d7ee <__libc_init_array+0x2e>
 800d7e2:	bd70      	pop	{r4, r5, r6, pc}
 800d7e4:	f855 3b04 	ldr.w	r3, [r5], #4
 800d7e8:	3601      	adds	r6, #1
 800d7ea:	4798      	blx	r3
 800d7ec:	e7ee      	b.n	800d7cc <__libc_init_array+0xc>
 800d7ee:	f855 3b04 	ldr.w	r3, [r5], #4
 800d7f2:	3601      	adds	r6, #1
 800d7f4:	4798      	blx	r3
 800d7f6:	e7f2      	b.n	800d7de <__libc_init_array+0x1e>
 800d7f8:	080113f4 	.word	0x080113f4
 800d7fc:	080113f4 	.word	0x080113f4
 800d800:	080113f4 	.word	0x080113f4
 800d804:	080113f8 	.word	0x080113f8

0800d808 <__retarget_lock_init_recursive>:
 800d808:	4770      	bx	lr

0800d80a <__retarget_lock_acquire_recursive>:
 800d80a:	4770      	bx	lr

0800d80c <__retarget_lock_release_recursive>:
 800d80c:	4770      	bx	lr

0800d80e <memchr>:
 800d80e:	b2c9      	uxtb	r1, r1
 800d810:	4603      	mov	r3, r0
 800d812:	4402      	add	r2, r0
 800d814:	b510      	push	{r4, lr}
 800d816:	4293      	cmp	r3, r2
 800d818:	4618      	mov	r0, r3
 800d81a:	d101      	bne.n	800d820 <memchr+0x12>
 800d81c:	2000      	movs	r0, #0
 800d81e:	e003      	b.n	800d828 <memchr+0x1a>
 800d820:	7804      	ldrb	r4, [r0, #0]
 800d822:	3301      	adds	r3, #1
 800d824:	428c      	cmp	r4, r1
 800d826:	d1f6      	bne.n	800d816 <memchr+0x8>
 800d828:	bd10      	pop	{r4, pc}
	...

0800d82c <nanf>:
 800d82c:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800d834 <nanf+0x8>
 800d830:	4770      	bx	lr
 800d832:	bf00      	nop
 800d834:	7fc00000 	.word	0x7fc00000

0800d838 <quorem>:
 800d838:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d83c:	6903      	ldr	r3, [r0, #16]
 800d83e:	4607      	mov	r7, r0
 800d840:	690c      	ldr	r4, [r1, #16]
 800d842:	42a3      	cmp	r3, r4
 800d844:	f2c0 8083 	blt.w	800d94e <quorem+0x116>
 800d848:	3c01      	subs	r4, #1
 800d84a:	f100 0514 	add.w	r5, r0, #20
 800d84e:	f101 0814 	add.w	r8, r1, #20
 800d852:	00a3      	lsls	r3, r4, #2
 800d854:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d858:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800d85c:	9300      	str	r3, [sp, #0]
 800d85e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d862:	9301      	str	r3, [sp, #4]
 800d864:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800d868:	3301      	adds	r3, #1
 800d86a:	429a      	cmp	r2, r3
 800d86c:	fbb2 f6f3 	udiv	r6, r2, r3
 800d870:	d331      	bcc.n	800d8d6 <quorem+0x9e>
 800d872:	f04f 0a00 	mov.w	sl, #0
 800d876:	46c4      	mov	ip, r8
 800d878:	46ae      	mov	lr, r5
 800d87a:	46d3      	mov	fp, sl
 800d87c:	f85c 3b04 	ldr.w	r3, [ip], #4
 800d880:	b298      	uxth	r0, r3
 800d882:	45e1      	cmp	r9, ip
 800d884:	ea4f 4313 	mov.w	r3, r3, lsr #16
 800d888:	fb06 a000 	mla	r0, r6, r0, sl
 800d88c:	ea4f 4210 	mov.w	r2, r0, lsr #16
 800d890:	b280      	uxth	r0, r0
 800d892:	fb06 2303 	mla	r3, r6, r3, r2
 800d896:	f8de 2000 	ldr.w	r2, [lr]
 800d89a:	b292      	uxth	r2, r2
 800d89c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d8a0:	eba2 0200 	sub.w	r2, r2, r0
 800d8a4:	b29b      	uxth	r3, r3
 800d8a6:	f8de 0000 	ldr.w	r0, [lr]
 800d8aa:	445a      	add	r2, fp
 800d8ac:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800d8b0:	b292      	uxth	r2, r2
 800d8b2:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800d8b6:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800d8ba:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800d8be:	f84e 2b04 	str.w	r2, [lr], #4
 800d8c2:	d2db      	bcs.n	800d87c <quorem+0x44>
 800d8c4:	9b00      	ldr	r3, [sp, #0]
 800d8c6:	58eb      	ldr	r3, [r5, r3]
 800d8c8:	b92b      	cbnz	r3, 800d8d6 <quorem+0x9e>
 800d8ca:	9b01      	ldr	r3, [sp, #4]
 800d8cc:	3b04      	subs	r3, #4
 800d8ce:	429d      	cmp	r5, r3
 800d8d0:	461a      	mov	r2, r3
 800d8d2:	d330      	bcc.n	800d936 <quorem+0xfe>
 800d8d4:	613c      	str	r4, [r7, #16]
 800d8d6:	4638      	mov	r0, r7
 800d8d8:	f001 f9d0 	bl	800ec7c <__mcmp>
 800d8dc:	2800      	cmp	r0, #0
 800d8de:	db26      	blt.n	800d92e <quorem+0xf6>
 800d8e0:	4629      	mov	r1, r5
 800d8e2:	2000      	movs	r0, #0
 800d8e4:	f858 2b04 	ldr.w	r2, [r8], #4
 800d8e8:	f8d1 c000 	ldr.w	ip, [r1]
 800d8ec:	fa1f fe82 	uxth.w	lr, r2
 800d8f0:	45c1      	cmp	r9, r8
 800d8f2:	fa1f f38c 	uxth.w	r3, ip
 800d8f6:	ea4f 4212 	mov.w	r2, r2, lsr #16
 800d8fa:	eba3 030e 	sub.w	r3, r3, lr
 800d8fe:	4403      	add	r3, r0
 800d900:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800d904:	b29b      	uxth	r3, r3
 800d906:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800d90a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d90e:	ea4f 4022 	mov.w	r0, r2, asr #16
 800d912:	f841 3b04 	str.w	r3, [r1], #4
 800d916:	d2e5      	bcs.n	800d8e4 <quorem+0xac>
 800d918:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d91c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d920:	b922      	cbnz	r2, 800d92c <quorem+0xf4>
 800d922:	3b04      	subs	r3, #4
 800d924:	429d      	cmp	r5, r3
 800d926:	461a      	mov	r2, r3
 800d928:	d30b      	bcc.n	800d942 <quorem+0x10a>
 800d92a:	613c      	str	r4, [r7, #16]
 800d92c:	3601      	adds	r6, #1
 800d92e:	4630      	mov	r0, r6
 800d930:	b003      	add	sp, #12
 800d932:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d936:	6812      	ldr	r2, [r2, #0]
 800d938:	3b04      	subs	r3, #4
 800d93a:	2a00      	cmp	r2, #0
 800d93c:	d1ca      	bne.n	800d8d4 <quorem+0x9c>
 800d93e:	3c01      	subs	r4, #1
 800d940:	e7c5      	b.n	800d8ce <quorem+0x96>
 800d942:	6812      	ldr	r2, [r2, #0]
 800d944:	3b04      	subs	r3, #4
 800d946:	2a00      	cmp	r2, #0
 800d948:	d1ef      	bne.n	800d92a <quorem+0xf2>
 800d94a:	3c01      	subs	r4, #1
 800d94c:	e7ea      	b.n	800d924 <quorem+0xec>
 800d94e:	2000      	movs	r0, #0
 800d950:	e7ee      	b.n	800d930 <quorem+0xf8>
 800d952:	0000      	movs	r0, r0
 800d954:	0000      	movs	r0, r0
	...

0800d958 <_dtoa_r>:
 800d958:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d95c:	69c7      	ldr	r7, [r0, #28]
 800d95e:	b097      	sub	sp, #92	@ 0x5c
 800d960:	4681      	mov	r9, r0
 800d962:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800d964:	9107      	str	r1, [sp, #28]
 800d966:	920c      	str	r2, [sp, #48]	@ 0x30
 800d968:	9311      	str	r3, [sp, #68]	@ 0x44
 800d96a:	ec55 4b10 	vmov	r4, r5, d0
 800d96e:	ed8d 0b04 	vstr	d0, [sp, #16]
 800d972:	b97f      	cbnz	r7, 800d994 <_dtoa_r+0x3c>
 800d974:	2010      	movs	r0, #16
 800d976:	f000 fe0b 	bl	800e590 <malloc>
 800d97a:	4602      	mov	r2, r0
 800d97c:	f8c9 001c 	str.w	r0, [r9, #28]
 800d980:	b920      	cbnz	r0, 800d98c <_dtoa_r+0x34>
 800d982:	4ba9      	ldr	r3, [pc, #676]	@ (800dc28 <_dtoa_r+0x2d0>)
 800d984:	21ef      	movs	r1, #239	@ 0xef
 800d986:	48a9      	ldr	r0, [pc, #676]	@ (800dc2c <_dtoa_r+0x2d4>)
 800d988:	f002 fc4a 	bl	8010220 <__assert_func>
 800d98c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800d990:	6007      	str	r7, [r0, #0]
 800d992:	60c7      	str	r7, [r0, #12]
 800d994:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800d998:	6819      	ldr	r1, [r3, #0]
 800d99a:	b159      	cbz	r1, 800d9b4 <_dtoa_r+0x5c>
 800d99c:	685a      	ldr	r2, [r3, #4]
 800d99e:	2301      	movs	r3, #1
 800d9a0:	4648      	mov	r0, r9
 800d9a2:	4093      	lsls	r3, r2
 800d9a4:	604a      	str	r2, [r1, #4]
 800d9a6:	608b      	str	r3, [r1, #8]
 800d9a8:	f000 fee8 	bl	800e77c <_Bfree>
 800d9ac:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800d9b0:	2200      	movs	r2, #0
 800d9b2:	601a      	str	r2, [r3, #0]
 800d9b4:	1e2b      	subs	r3, r5, #0
 800d9b6:	bfb7      	itett	lt
 800d9b8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800d9bc:	2300      	movge	r3, #0
 800d9be:	2201      	movlt	r2, #1
 800d9c0:	9305      	strlt	r3, [sp, #20]
 800d9c2:	bfa8      	it	ge
 800d9c4:	6033      	strge	r3, [r6, #0]
 800d9c6:	9f05      	ldr	r7, [sp, #20]
 800d9c8:	4b99      	ldr	r3, [pc, #612]	@ (800dc30 <_dtoa_r+0x2d8>)
 800d9ca:	bfb8      	it	lt
 800d9cc:	6032      	strlt	r2, [r6, #0]
 800d9ce:	43bb      	bics	r3, r7
 800d9d0:	d112      	bne.n	800d9f8 <_dtoa_r+0xa0>
 800d9d2:	f242 730f 	movw	r3, #9999	@ 0x270f
 800d9d6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800d9d8:	6013      	str	r3, [r2, #0]
 800d9da:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800d9de:	4323      	orrs	r3, r4
 800d9e0:	f000 855a 	beq.w	800e498 <_dtoa_r+0xb40>
 800d9e4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800d9e6:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800dc44 <_dtoa_r+0x2ec>
 800d9ea:	2b00      	cmp	r3, #0
 800d9ec:	f000 855c 	beq.w	800e4a8 <_dtoa_r+0xb50>
 800d9f0:	f10a 0303 	add.w	r3, sl, #3
 800d9f4:	f000 bd56 	b.w	800e4a4 <_dtoa_r+0xb4c>
 800d9f8:	ed9d 7b04 	vldr	d7, [sp, #16]
 800d9fc:	2200      	movs	r2, #0
 800d9fe:	2300      	movs	r3, #0
 800da00:	ec51 0b17 	vmov	r0, r1, d7
 800da04:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800da08:	f7f3 f86e 	bl	8000ae8 <__aeabi_dcmpeq>
 800da0c:	4680      	mov	r8, r0
 800da0e:	b158      	cbz	r0, 800da28 <_dtoa_r+0xd0>
 800da10:	2301      	movs	r3, #1
 800da12:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800da14:	6013      	str	r3, [r2, #0]
 800da16:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800da18:	b113      	cbz	r3, 800da20 <_dtoa_r+0xc8>
 800da1a:	4b86      	ldr	r3, [pc, #536]	@ (800dc34 <_dtoa_r+0x2dc>)
 800da1c:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800da1e:	6013      	str	r3, [r2, #0]
 800da20:	f8df a224 	ldr.w	sl, [pc, #548]	@ 800dc48 <_dtoa_r+0x2f0>
 800da24:	f000 bd40 	b.w	800e4a8 <_dtoa_r+0xb50>
 800da28:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800da2c:	aa14      	add	r2, sp, #80	@ 0x50
 800da2e:	a915      	add	r1, sp, #84	@ 0x54
 800da30:	4648      	mov	r0, r9
 800da32:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800da36:	f001 fa49 	bl	800eecc <__d2b>
 800da3a:	9002      	str	r0, [sp, #8]
 800da3c:	2e00      	cmp	r6, #0
 800da3e:	d076      	beq.n	800db2e <_dtoa_r+0x1d6>
 800da40:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800da42:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800da46:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800da4a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800da4e:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800da52:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800da56:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800da5a:	4619      	mov	r1, r3
 800da5c:	2200      	movs	r2, #0
 800da5e:	4b76      	ldr	r3, [pc, #472]	@ (800dc38 <_dtoa_r+0x2e0>)
 800da60:	f7f2 fc22 	bl	80002a8 <__aeabi_dsub>
 800da64:	a36a      	add	r3, pc, #424	@ (adr r3, 800dc10 <_dtoa_r+0x2b8>)
 800da66:	e9d3 2300 	ldrd	r2, r3, [r3]
 800da6a:	f7f2 fdd5 	bl	8000618 <__aeabi_dmul>
 800da6e:	a36a      	add	r3, pc, #424	@ (adr r3, 800dc18 <_dtoa_r+0x2c0>)
 800da70:	e9d3 2300 	ldrd	r2, r3, [r3]
 800da74:	f7f2 fc1a 	bl	80002ac <__adddf3>
 800da78:	4604      	mov	r4, r0
 800da7a:	460d      	mov	r5, r1
 800da7c:	4630      	mov	r0, r6
 800da7e:	f7f2 fd61 	bl	8000544 <__aeabi_i2d>
 800da82:	a367      	add	r3, pc, #412	@ (adr r3, 800dc20 <_dtoa_r+0x2c8>)
 800da84:	e9d3 2300 	ldrd	r2, r3, [r3]
 800da88:	f7f2 fdc6 	bl	8000618 <__aeabi_dmul>
 800da8c:	4602      	mov	r2, r0
 800da8e:	460b      	mov	r3, r1
 800da90:	4620      	mov	r0, r4
 800da92:	4629      	mov	r1, r5
 800da94:	f7f2 fc0a 	bl	80002ac <__adddf3>
 800da98:	4604      	mov	r4, r0
 800da9a:	460d      	mov	r5, r1
 800da9c:	f7f3 f86c 	bl	8000b78 <__aeabi_d2iz>
 800daa0:	2200      	movs	r2, #0
 800daa2:	4607      	mov	r7, r0
 800daa4:	2300      	movs	r3, #0
 800daa6:	4620      	mov	r0, r4
 800daa8:	4629      	mov	r1, r5
 800daaa:	f7f3 f827 	bl	8000afc <__aeabi_dcmplt>
 800daae:	b140      	cbz	r0, 800dac2 <_dtoa_r+0x16a>
 800dab0:	4638      	mov	r0, r7
 800dab2:	f7f2 fd47 	bl	8000544 <__aeabi_i2d>
 800dab6:	4622      	mov	r2, r4
 800dab8:	462b      	mov	r3, r5
 800daba:	f7f3 f815 	bl	8000ae8 <__aeabi_dcmpeq>
 800dabe:	b900      	cbnz	r0, 800dac2 <_dtoa_r+0x16a>
 800dac0:	3f01      	subs	r7, #1
 800dac2:	2f16      	cmp	r7, #22
 800dac4:	d852      	bhi.n	800db6c <_dtoa_r+0x214>
 800dac6:	4b5d      	ldr	r3, [pc, #372]	@ (800dc3c <_dtoa_r+0x2e4>)
 800dac8:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800dacc:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800dad0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dad4:	f7f3 f812 	bl	8000afc <__aeabi_dcmplt>
 800dad8:	2800      	cmp	r0, #0
 800dada:	d049      	beq.n	800db70 <_dtoa_r+0x218>
 800dadc:	3f01      	subs	r7, #1
 800dade:	2300      	movs	r3, #0
 800dae0:	9310      	str	r3, [sp, #64]	@ 0x40
 800dae2:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800dae4:	1b9b      	subs	r3, r3, r6
 800dae6:	1e5a      	subs	r2, r3, #1
 800dae8:	bf4c      	ite	mi
 800daea:	f1c3 0301 	rsbmi	r3, r3, #1
 800daee:	2300      	movpl	r3, #0
 800daf0:	9206      	str	r2, [sp, #24]
 800daf2:	bf45      	ittet	mi
 800daf4:	9300      	strmi	r3, [sp, #0]
 800daf6:	2300      	movmi	r3, #0
 800daf8:	9300      	strpl	r3, [sp, #0]
 800dafa:	9306      	strmi	r3, [sp, #24]
 800dafc:	2f00      	cmp	r7, #0
 800dafe:	db39      	blt.n	800db74 <_dtoa_r+0x21c>
 800db00:	9b06      	ldr	r3, [sp, #24]
 800db02:	970d      	str	r7, [sp, #52]	@ 0x34
 800db04:	443b      	add	r3, r7
 800db06:	9306      	str	r3, [sp, #24]
 800db08:	2300      	movs	r3, #0
 800db0a:	9308      	str	r3, [sp, #32]
 800db0c:	9b07      	ldr	r3, [sp, #28]
 800db0e:	2b09      	cmp	r3, #9
 800db10:	d863      	bhi.n	800dbda <_dtoa_r+0x282>
 800db12:	2b05      	cmp	r3, #5
 800db14:	bfc5      	ittet	gt
 800db16:	3b04      	subgt	r3, #4
 800db18:	2400      	movgt	r4, #0
 800db1a:	2401      	movle	r4, #1
 800db1c:	9307      	strgt	r3, [sp, #28]
 800db1e:	9b07      	ldr	r3, [sp, #28]
 800db20:	3b02      	subs	r3, #2
 800db22:	2b03      	cmp	r3, #3
 800db24:	d865      	bhi.n	800dbf2 <_dtoa_r+0x29a>
 800db26:	e8df f003 	tbb	[pc, r3]
 800db2a:	5654      	.short	0x5654
 800db2c:	2d39      	.short	0x2d39
 800db2e:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800db32:	441e      	add	r6, r3
 800db34:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800db38:	2b20      	cmp	r3, #32
 800db3a:	bfc9      	itett	gt
 800db3c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800db40:	f1c3 0320 	rsble	r3, r3, #32
 800db44:	409f      	lslgt	r7, r3
 800db46:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800db4a:	bfd8      	it	le
 800db4c:	fa04 f003 	lslle.w	r0, r4, r3
 800db50:	f106 36ff 	add.w	r6, r6, #4294967295
 800db54:	bfc4      	itt	gt
 800db56:	fa24 f303 	lsrgt.w	r3, r4, r3
 800db5a:	ea47 0003 	orrgt.w	r0, r7, r3
 800db5e:	f7f2 fce1 	bl	8000524 <__aeabi_ui2d>
 800db62:	2201      	movs	r2, #1
 800db64:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800db68:	9212      	str	r2, [sp, #72]	@ 0x48
 800db6a:	e776      	b.n	800da5a <_dtoa_r+0x102>
 800db6c:	2301      	movs	r3, #1
 800db6e:	e7b7      	b.n	800dae0 <_dtoa_r+0x188>
 800db70:	9010      	str	r0, [sp, #64]	@ 0x40
 800db72:	e7b6      	b.n	800dae2 <_dtoa_r+0x18a>
 800db74:	9b00      	ldr	r3, [sp, #0]
 800db76:	1bdb      	subs	r3, r3, r7
 800db78:	9300      	str	r3, [sp, #0]
 800db7a:	427b      	negs	r3, r7
 800db7c:	9308      	str	r3, [sp, #32]
 800db7e:	2300      	movs	r3, #0
 800db80:	930d      	str	r3, [sp, #52]	@ 0x34
 800db82:	e7c3      	b.n	800db0c <_dtoa_r+0x1b4>
 800db84:	2301      	movs	r3, #1
 800db86:	9309      	str	r3, [sp, #36]	@ 0x24
 800db88:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800db8a:	eb07 0b03 	add.w	fp, r7, r3
 800db8e:	f10b 0301 	add.w	r3, fp, #1
 800db92:	2b01      	cmp	r3, #1
 800db94:	9303      	str	r3, [sp, #12]
 800db96:	bfb8      	it	lt
 800db98:	2301      	movlt	r3, #1
 800db9a:	e006      	b.n	800dbaa <_dtoa_r+0x252>
 800db9c:	2301      	movs	r3, #1
 800db9e:	9309      	str	r3, [sp, #36]	@ 0x24
 800dba0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800dba2:	2b00      	cmp	r3, #0
 800dba4:	dd28      	ble.n	800dbf8 <_dtoa_r+0x2a0>
 800dba6:	469b      	mov	fp, r3
 800dba8:	9303      	str	r3, [sp, #12]
 800dbaa:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800dbae:	2100      	movs	r1, #0
 800dbb0:	2204      	movs	r2, #4
 800dbb2:	f102 0514 	add.w	r5, r2, #20
 800dbb6:	429d      	cmp	r5, r3
 800dbb8:	d926      	bls.n	800dc08 <_dtoa_r+0x2b0>
 800dbba:	6041      	str	r1, [r0, #4]
 800dbbc:	4648      	mov	r0, r9
 800dbbe:	f000 fd9d 	bl	800e6fc <_Balloc>
 800dbc2:	4682      	mov	sl, r0
 800dbc4:	2800      	cmp	r0, #0
 800dbc6:	d141      	bne.n	800dc4c <_dtoa_r+0x2f4>
 800dbc8:	4b1d      	ldr	r3, [pc, #116]	@ (800dc40 <_dtoa_r+0x2e8>)
 800dbca:	4602      	mov	r2, r0
 800dbcc:	f240 11af 	movw	r1, #431	@ 0x1af
 800dbd0:	e6d9      	b.n	800d986 <_dtoa_r+0x2e>
 800dbd2:	2300      	movs	r3, #0
 800dbd4:	e7e3      	b.n	800db9e <_dtoa_r+0x246>
 800dbd6:	2300      	movs	r3, #0
 800dbd8:	e7d5      	b.n	800db86 <_dtoa_r+0x22e>
 800dbda:	2401      	movs	r4, #1
 800dbdc:	2300      	movs	r3, #0
 800dbde:	9409      	str	r4, [sp, #36]	@ 0x24
 800dbe0:	9307      	str	r3, [sp, #28]
 800dbe2:	f04f 3bff 	mov.w	fp, #4294967295
 800dbe6:	2200      	movs	r2, #0
 800dbe8:	2312      	movs	r3, #18
 800dbea:	f8cd b00c 	str.w	fp, [sp, #12]
 800dbee:	920c      	str	r2, [sp, #48]	@ 0x30
 800dbf0:	e7db      	b.n	800dbaa <_dtoa_r+0x252>
 800dbf2:	2301      	movs	r3, #1
 800dbf4:	9309      	str	r3, [sp, #36]	@ 0x24
 800dbf6:	e7f4      	b.n	800dbe2 <_dtoa_r+0x28a>
 800dbf8:	f04f 0b01 	mov.w	fp, #1
 800dbfc:	465b      	mov	r3, fp
 800dbfe:	f8cd b00c 	str.w	fp, [sp, #12]
 800dc02:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800dc06:	e7d0      	b.n	800dbaa <_dtoa_r+0x252>
 800dc08:	3101      	adds	r1, #1
 800dc0a:	0052      	lsls	r2, r2, #1
 800dc0c:	e7d1      	b.n	800dbb2 <_dtoa_r+0x25a>
 800dc0e:	bf00      	nop
 800dc10:	636f4361 	.word	0x636f4361
 800dc14:	3fd287a7 	.word	0x3fd287a7
 800dc18:	8b60c8b3 	.word	0x8b60c8b3
 800dc1c:	3fc68a28 	.word	0x3fc68a28
 800dc20:	509f79fb 	.word	0x509f79fb
 800dc24:	3fd34413 	.word	0x3fd34413
 800dc28:	08011006 	.word	0x08011006
 800dc2c:	0801101d 	.word	0x0801101d
 800dc30:	7ff00000 	.word	0x7ff00000
 800dc34:	08010fd1 	.word	0x08010fd1
 800dc38:	3ff80000 	.word	0x3ff80000
 800dc3c:	080111d0 	.word	0x080111d0
 800dc40:	08011075 	.word	0x08011075
 800dc44:	08011002 	.word	0x08011002
 800dc48:	08010fd0 	.word	0x08010fd0
 800dc4c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800dc50:	6018      	str	r0, [r3, #0]
 800dc52:	9b03      	ldr	r3, [sp, #12]
 800dc54:	2b0e      	cmp	r3, #14
 800dc56:	f200 80a1 	bhi.w	800dd9c <_dtoa_r+0x444>
 800dc5a:	2c00      	cmp	r4, #0
 800dc5c:	f000 809e 	beq.w	800dd9c <_dtoa_r+0x444>
 800dc60:	2f00      	cmp	r7, #0
 800dc62:	dd33      	ble.n	800dccc <_dtoa_r+0x374>
 800dc64:	f007 020f 	and.w	r2, r7, #15
 800dc68:	4b9b      	ldr	r3, [pc, #620]	@ (800ded8 <_dtoa_r+0x580>)
 800dc6a:	05f8      	lsls	r0, r7, #23
 800dc6c:	ea4f 1427 	mov.w	r4, r7, asr #4
 800dc70:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800dc74:	ed93 7b00 	vldr	d7, [r3]
 800dc78:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800dc7c:	d516      	bpl.n	800dcac <_dtoa_r+0x354>
 800dc7e:	4b97      	ldr	r3, [pc, #604]	@ (800dedc <_dtoa_r+0x584>)
 800dc80:	f004 040f 	and.w	r4, r4, #15
 800dc84:	2603      	movs	r6, #3
 800dc86:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800dc8a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800dc8e:	f7f2 fded 	bl	800086c <__aeabi_ddiv>
 800dc92:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800dc96:	4d91      	ldr	r5, [pc, #580]	@ (800dedc <_dtoa_r+0x584>)
 800dc98:	b954      	cbnz	r4, 800dcb0 <_dtoa_r+0x358>
 800dc9a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800dc9e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800dca2:	f7f2 fde3 	bl	800086c <__aeabi_ddiv>
 800dca6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800dcaa:	e028      	b.n	800dcfe <_dtoa_r+0x3a6>
 800dcac:	2602      	movs	r6, #2
 800dcae:	e7f2      	b.n	800dc96 <_dtoa_r+0x33e>
 800dcb0:	07e1      	lsls	r1, r4, #31
 800dcb2:	d508      	bpl.n	800dcc6 <_dtoa_r+0x36e>
 800dcb4:	3601      	adds	r6, #1
 800dcb6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800dcba:	e9d5 2300 	ldrd	r2, r3, [r5]
 800dcbe:	f7f2 fcab 	bl	8000618 <__aeabi_dmul>
 800dcc2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800dcc6:	1064      	asrs	r4, r4, #1
 800dcc8:	3508      	adds	r5, #8
 800dcca:	e7e5      	b.n	800dc98 <_dtoa_r+0x340>
 800dccc:	f000 80af 	beq.w	800de2e <_dtoa_r+0x4d6>
 800dcd0:	427c      	negs	r4, r7
 800dcd2:	4b81      	ldr	r3, [pc, #516]	@ (800ded8 <_dtoa_r+0x580>)
 800dcd4:	4d81      	ldr	r5, [pc, #516]	@ (800dedc <_dtoa_r+0x584>)
 800dcd6:	2602      	movs	r6, #2
 800dcd8:	f004 020f 	and.w	r2, r4, #15
 800dcdc:	1124      	asrs	r4, r4, #4
 800dcde:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800dce2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800dce6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dcea:	f7f2 fc95 	bl	8000618 <__aeabi_dmul>
 800dcee:	2300      	movs	r3, #0
 800dcf0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800dcf4:	2c00      	cmp	r4, #0
 800dcf6:	f040 808f 	bne.w	800de18 <_dtoa_r+0x4c0>
 800dcfa:	2b00      	cmp	r3, #0
 800dcfc:	d1d3      	bne.n	800dca6 <_dtoa_r+0x34e>
 800dcfe:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800dd00:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800dd04:	2b00      	cmp	r3, #0
 800dd06:	f000 8094 	beq.w	800de32 <_dtoa_r+0x4da>
 800dd0a:	2200      	movs	r2, #0
 800dd0c:	4b74      	ldr	r3, [pc, #464]	@ (800dee0 <_dtoa_r+0x588>)
 800dd0e:	4620      	mov	r0, r4
 800dd10:	4629      	mov	r1, r5
 800dd12:	f7f2 fef3 	bl	8000afc <__aeabi_dcmplt>
 800dd16:	2800      	cmp	r0, #0
 800dd18:	f000 808b 	beq.w	800de32 <_dtoa_r+0x4da>
 800dd1c:	9b03      	ldr	r3, [sp, #12]
 800dd1e:	2b00      	cmp	r3, #0
 800dd20:	f000 8087 	beq.w	800de32 <_dtoa_r+0x4da>
 800dd24:	f1bb 0f00 	cmp.w	fp, #0
 800dd28:	dd34      	ble.n	800dd94 <_dtoa_r+0x43c>
 800dd2a:	4620      	mov	r0, r4
 800dd2c:	f107 38ff 	add.w	r8, r7, #4294967295
 800dd30:	3601      	adds	r6, #1
 800dd32:	465c      	mov	r4, fp
 800dd34:	2200      	movs	r2, #0
 800dd36:	4b6b      	ldr	r3, [pc, #428]	@ (800dee4 <_dtoa_r+0x58c>)
 800dd38:	4629      	mov	r1, r5
 800dd3a:	f7f2 fc6d 	bl	8000618 <__aeabi_dmul>
 800dd3e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800dd42:	4630      	mov	r0, r6
 800dd44:	f7f2 fbfe 	bl	8000544 <__aeabi_i2d>
 800dd48:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800dd4c:	f7f2 fc64 	bl	8000618 <__aeabi_dmul>
 800dd50:	2200      	movs	r2, #0
 800dd52:	4b65      	ldr	r3, [pc, #404]	@ (800dee8 <_dtoa_r+0x590>)
 800dd54:	f7f2 faaa 	bl	80002ac <__adddf3>
 800dd58:	4605      	mov	r5, r0
 800dd5a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800dd5e:	2c00      	cmp	r4, #0
 800dd60:	d16a      	bne.n	800de38 <_dtoa_r+0x4e0>
 800dd62:	2200      	movs	r2, #0
 800dd64:	4b61      	ldr	r3, [pc, #388]	@ (800deec <_dtoa_r+0x594>)
 800dd66:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800dd6a:	f7f2 fa9d 	bl	80002a8 <__aeabi_dsub>
 800dd6e:	4602      	mov	r2, r0
 800dd70:	460b      	mov	r3, r1
 800dd72:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800dd76:	462a      	mov	r2, r5
 800dd78:	4633      	mov	r3, r6
 800dd7a:	f7f2 fedd 	bl	8000b38 <__aeabi_dcmpgt>
 800dd7e:	2800      	cmp	r0, #0
 800dd80:	f040 8298 	bne.w	800e2b4 <_dtoa_r+0x95c>
 800dd84:	462a      	mov	r2, r5
 800dd86:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800dd8a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800dd8e:	f7f2 feb5 	bl	8000afc <__aeabi_dcmplt>
 800dd92:	bb38      	cbnz	r0, 800dde4 <_dtoa_r+0x48c>
 800dd94:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800dd98:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800dd9c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800dd9e:	2b00      	cmp	r3, #0
 800dda0:	f2c0 8157 	blt.w	800e052 <_dtoa_r+0x6fa>
 800dda4:	2f0e      	cmp	r7, #14
 800dda6:	f300 8154 	bgt.w	800e052 <_dtoa_r+0x6fa>
 800ddaa:	4b4b      	ldr	r3, [pc, #300]	@ (800ded8 <_dtoa_r+0x580>)
 800ddac:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800ddb0:	ed93 7b00 	vldr	d7, [r3]
 800ddb4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ddb6:	2b00      	cmp	r3, #0
 800ddb8:	ed8d 7b00 	vstr	d7, [sp]
 800ddbc:	f280 80e5 	bge.w	800df8a <_dtoa_r+0x632>
 800ddc0:	9b03      	ldr	r3, [sp, #12]
 800ddc2:	2b00      	cmp	r3, #0
 800ddc4:	f300 80e1 	bgt.w	800df8a <_dtoa_r+0x632>
 800ddc8:	d10c      	bne.n	800dde4 <_dtoa_r+0x48c>
 800ddca:	2200      	movs	r2, #0
 800ddcc:	4b47      	ldr	r3, [pc, #284]	@ (800deec <_dtoa_r+0x594>)
 800ddce:	ec51 0b17 	vmov	r0, r1, d7
 800ddd2:	f7f2 fc21 	bl	8000618 <__aeabi_dmul>
 800ddd6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ddda:	f7f2 fea3 	bl	8000b24 <__aeabi_dcmpge>
 800ddde:	2800      	cmp	r0, #0
 800dde0:	f000 8266 	beq.w	800e2b0 <_dtoa_r+0x958>
 800dde4:	2400      	movs	r4, #0
 800dde6:	4625      	mov	r5, r4
 800dde8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ddea:	4656      	mov	r6, sl
 800ddec:	ea6f 0803 	mvn.w	r8, r3
 800ddf0:	2700      	movs	r7, #0
 800ddf2:	4621      	mov	r1, r4
 800ddf4:	4648      	mov	r0, r9
 800ddf6:	f000 fcc1 	bl	800e77c <_Bfree>
 800ddfa:	2d00      	cmp	r5, #0
 800ddfc:	f000 80bd 	beq.w	800df7a <_dtoa_r+0x622>
 800de00:	b12f      	cbz	r7, 800de0e <_dtoa_r+0x4b6>
 800de02:	42af      	cmp	r7, r5
 800de04:	d003      	beq.n	800de0e <_dtoa_r+0x4b6>
 800de06:	4639      	mov	r1, r7
 800de08:	4648      	mov	r0, r9
 800de0a:	f000 fcb7 	bl	800e77c <_Bfree>
 800de0e:	4629      	mov	r1, r5
 800de10:	4648      	mov	r0, r9
 800de12:	f000 fcb3 	bl	800e77c <_Bfree>
 800de16:	e0b0      	b.n	800df7a <_dtoa_r+0x622>
 800de18:	07e2      	lsls	r2, r4, #31
 800de1a:	d505      	bpl.n	800de28 <_dtoa_r+0x4d0>
 800de1c:	3601      	adds	r6, #1
 800de1e:	e9d5 2300 	ldrd	r2, r3, [r5]
 800de22:	f7f2 fbf9 	bl	8000618 <__aeabi_dmul>
 800de26:	2301      	movs	r3, #1
 800de28:	1064      	asrs	r4, r4, #1
 800de2a:	3508      	adds	r5, #8
 800de2c:	e762      	b.n	800dcf4 <_dtoa_r+0x39c>
 800de2e:	2602      	movs	r6, #2
 800de30:	e765      	b.n	800dcfe <_dtoa_r+0x3a6>
 800de32:	46b8      	mov	r8, r7
 800de34:	9c03      	ldr	r4, [sp, #12]
 800de36:	e784      	b.n	800dd42 <_dtoa_r+0x3ea>
 800de38:	4b27      	ldr	r3, [pc, #156]	@ (800ded8 <_dtoa_r+0x580>)
 800de3a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800de3c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800de40:	4454      	add	r4, sl
 800de42:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800de46:	2900      	cmp	r1, #0
 800de48:	d054      	beq.n	800def4 <_dtoa_r+0x59c>
 800de4a:	2000      	movs	r0, #0
 800de4c:	4928      	ldr	r1, [pc, #160]	@ (800def0 <_dtoa_r+0x598>)
 800de4e:	f7f2 fd0d 	bl	800086c <__aeabi_ddiv>
 800de52:	4633      	mov	r3, r6
 800de54:	4656      	mov	r6, sl
 800de56:	462a      	mov	r2, r5
 800de58:	f7f2 fa26 	bl	80002a8 <__aeabi_dsub>
 800de5c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800de60:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800de64:	f7f2 fe88 	bl	8000b78 <__aeabi_d2iz>
 800de68:	4605      	mov	r5, r0
 800de6a:	f7f2 fb6b 	bl	8000544 <__aeabi_i2d>
 800de6e:	4602      	mov	r2, r0
 800de70:	460b      	mov	r3, r1
 800de72:	3530      	adds	r5, #48	@ 0x30
 800de74:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800de78:	f7f2 fa16 	bl	80002a8 <__aeabi_dsub>
 800de7c:	4602      	mov	r2, r0
 800de7e:	460b      	mov	r3, r1
 800de80:	f806 5b01 	strb.w	r5, [r6], #1
 800de84:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800de88:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800de8c:	f7f2 fe36 	bl	8000afc <__aeabi_dcmplt>
 800de90:	2800      	cmp	r0, #0
 800de92:	d172      	bne.n	800df7a <_dtoa_r+0x622>
 800de94:	2000      	movs	r0, #0
 800de96:	4912      	ldr	r1, [pc, #72]	@ (800dee0 <_dtoa_r+0x588>)
 800de98:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800de9c:	f7f2 fa04 	bl	80002a8 <__aeabi_dsub>
 800dea0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800dea4:	f7f2 fe2a 	bl	8000afc <__aeabi_dcmplt>
 800dea8:	2800      	cmp	r0, #0
 800deaa:	f040 80b4 	bne.w	800e016 <_dtoa_r+0x6be>
 800deae:	42a6      	cmp	r6, r4
 800deb0:	f43f af70 	beq.w	800dd94 <_dtoa_r+0x43c>
 800deb4:	2200      	movs	r2, #0
 800deb6:	4b0b      	ldr	r3, [pc, #44]	@ (800dee4 <_dtoa_r+0x58c>)
 800deb8:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800debc:	f7f2 fbac 	bl	8000618 <__aeabi_dmul>
 800dec0:	2200      	movs	r2, #0
 800dec2:	4b08      	ldr	r3, [pc, #32]	@ (800dee4 <_dtoa_r+0x58c>)
 800dec4:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800dec8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800decc:	f7f2 fba4 	bl	8000618 <__aeabi_dmul>
 800ded0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ded4:	e7c4      	b.n	800de60 <_dtoa_r+0x508>
 800ded6:	bf00      	nop
 800ded8:	080111d0 	.word	0x080111d0
 800dedc:	080111a8 	.word	0x080111a8
 800dee0:	3ff00000 	.word	0x3ff00000
 800dee4:	40240000 	.word	0x40240000
 800dee8:	401c0000 	.word	0x401c0000
 800deec:	40140000 	.word	0x40140000
 800def0:	3fe00000 	.word	0x3fe00000
 800def4:	4631      	mov	r1, r6
 800def6:	4656      	mov	r6, sl
 800def8:	4628      	mov	r0, r5
 800defa:	f7f2 fb8d 	bl	8000618 <__aeabi_dmul>
 800defe:	9413      	str	r4, [sp, #76]	@ 0x4c
 800df00:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800df04:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800df08:	f7f2 fe36 	bl	8000b78 <__aeabi_d2iz>
 800df0c:	4605      	mov	r5, r0
 800df0e:	f7f2 fb19 	bl	8000544 <__aeabi_i2d>
 800df12:	4602      	mov	r2, r0
 800df14:	3530      	adds	r5, #48	@ 0x30
 800df16:	460b      	mov	r3, r1
 800df18:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800df1c:	f7f2 f9c4 	bl	80002a8 <__aeabi_dsub>
 800df20:	f806 5b01 	strb.w	r5, [r6], #1
 800df24:	4602      	mov	r2, r0
 800df26:	460b      	mov	r3, r1
 800df28:	42a6      	cmp	r6, r4
 800df2a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800df2e:	f04f 0200 	mov.w	r2, #0
 800df32:	d124      	bne.n	800df7e <_dtoa_r+0x626>
 800df34:	4baf      	ldr	r3, [pc, #700]	@ (800e1f4 <_dtoa_r+0x89c>)
 800df36:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800df3a:	f7f2 f9b7 	bl	80002ac <__adddf3>
 800df3e:	4602      	mov	r2, r0
 800df40:	460b      	mov	r3, r1
 800df42:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800df46:	f7f2 fdf7 	bl	8000b38 <__aeabi_dcmpgt>
 800df4a:	2800      	cmp	r0, #0
 800df4c:	d163      	bne.n	800e016 <_dtoa_r+0x6be>
 800df4e:	2000      	movs	r0, #0
 800df50:	49a8      	ldr	r1, [pc, #672]	@ (800e1f4 <_dtoa_r+0x89c>)
 800df52:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800df56:	f7f2 f9a7 	bl	80002a8 <__aeabi_dsub>
 800df5a:	4602      	mov	r2, r0
 800df5c:	460b      	mov	r3, r1
 800df5e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800df62:	f7f2 fdcb 	bl	8000afc <__aeabi_dcmplt>
 800df66:	2800      	cmp	r0, #0
 800df68:	f43f af14 	beq.w	800dd94 <_dtoa_r+0x43c>
 800df6c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800df6e:	1e73      	subs	r3, r6, #1
 800df70:	9313      	str	r3, [sp, #76]	@ 0x4c
 800df72:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800df76:	2b30      	cmp	r3, #48	@ 0x30
 800df78:	d0f8      	beq.n	800df6c <_dtoa_r+0x614>
 800df7a:	4647      	mov	r7, r8
 800df7c:	e03b      	b.n	800dff6 <_dtoa_r+0x69e>
 800df7e:	4b9e      	ldr	r3, [pc, #632]	@ (800e1f8 <_dtoa_r+0x8a0>)
 800df80:	f7f2 fb4a 	bl	8000618 <__aeabi_dmul>
 800df84:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800df88:	e7bc      	b.n	800df04 <_dtoa_r+0x5ac>
 800df8a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800df8e:	4656      	mov	r6, sl
 800df90:	4620      	mov	r0, r4
 800df92:	4629      	mov	r1, r5
 800df94:	e9dd 2300 	ldrd	r2, r3, [sp]
 800df98:	f7f2 fc68 	bl	800086c <__aeabi_ddiv>
 800df9c:	f7f2 fdec 	bl	8000b78 <__aeabi_d2iz>
 800dfa0:	4680      	mov	r8, r0
 800dfa2:	f7f2 facf 	bl	8000544 <__aeabi_i2d>
 800dfa6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800dfaa:	f7f2 fb35 	bl	8000618 <__aeabi_dmul>
 800dfae:	4602      	mov	r2, r0
 800dfb0:	4620      	mov	r0, r4
 800dfb2:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800dfb6:	460b      	mov	r3, r1
 800dfb8:	4629      	mov	r1, r5
 800dfba:	f7f2 f975 	bl	80002a8 <__aeabi_dsub>
 800dfbe:	9d03      	ldr	r5, [sp, #12]
 800dfc0:	f806 4b01 	strb.w	r4, [r6], #1
 800dfc4:	eba6 040a 	sub.w	r4, r6, sl
 800dfc8:	4602      	mov	r2, r0
 800dfca:	460b      	mov	r3, r1
 800dfcc:	42a5      	cmp	r5, r4
 800dfce:	d133      	bne.n	800e038 <_dtoa_r+0x6e0>
 800dfd0:	f7f2 f96c 	bl	80002ac <__adddf3>
 800dfd4:	4604      	mov	r4, r0
 800dfd6:	460d      	mov	r5, r1
 800dfd8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800dfdc:	f7f2 fdac 	bl	8000b38 <__aeabi_dcmpgt>
 800dfe0:	b9c0      	cbnz	r0, 800e014 <_dtoa_r+0x6bc>
 800dfe2:	4620      	mov	r0, r4
 800dfe4:	4629      	mov	r1, r5
 800dfe6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800dfea:	f7f2 fd7d 	bl	8000ae8 <__aeabi_dcmpeq>
 800dfee:	b110      	cbz	r0, 800dff6 <_dtoa_r+0x69e>
 800dff0:	f018 0f01 	tst.w	r8, #1
 800dff4:	d10e      	bne.n	800e014 <_dtoa_r+0x6bc>
 800dff6:	9902      	ldr	r1, [sp, #8]
 800dff8:	4648      	mov	r0, r9
 800dffa:	f000 fbbf 	bl	800e77c <_Bfree>
 800dffe:	2300      	movs	r3, #0
 800e000:	3701      	adds	r7, #1
 800e002:	7033      	strb	r3, [r6, #0]
 800e004:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800e006:	601f      	str	r7, [r3, #0]
 800e008:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800e00a:	2b00      	cmp	r3, #0
 800e00c:	f000 824c 	beq.w	800e4a8 <_dtoa_r+0xb50>
 800e010:	601e      	str	r6, [r3, #0]
 800e012:	e249      	b.n	800e4a8 <_dtoa_r+0xb50>
 800e014:	46b8      	mov	r8, r7
 800e016:	4633      	mov	r3, r6
 800e018:	461e      	mov	r6, r3
 800e01a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e01e:	2a39      	cmp	r2, #57	@ 0x39
 800e020:	d106      	bne.n	800e030 <_dtoa_r+0x6d8>
 800e022:	459a      	cmp	sl, r3
 800e024:	d1f8      	bne.n	800e018 <_dtoa_r+0x6c0>
 800e026:	2230      	movs	r2, #48	@ 0x30
 800e028:	f108 0801 	add.w	r8, r8, #1
 800e02c:	f88a 2000 	strb.w	r2, [sl]
 800e030:	781a      	ldrb	r2, [r3, #0]
 800e032:	3201      	adds	r2, #1
 800e034:	701a      	strb	r2, [r3, #0]
 800e036:	e7a0      	b.n	800df7a <_dtoa_r+0x622>
 800e038:	2200      	movs	r2, #0
 800e03a:	4b6f      	ldr	r3, [pc, #444]	@ (800e1f8 <_dtoa_r+0x8a0>)
 800e03c:	f7f2 faec 	bl	8000618 <__aeabi_dmul>
 800e040:	2200      	movs	r2, #0
 800e042:	2300      	movs	r3, #0
 800e044:	4604      	mov	r4, r0
 800e046:	460d      	mov	r5, r1
 800e048:	f7f2 fd4e 	bl	8000ae8 <__aeabi_dcmpeq>
 800e04c:	2800      	cmp	r0, #0
 800e04e:	d09f      	beq.n	800df90 <_dtoa_r+0x638>
 800e050:	e7d1      	b.n	800dff6 <_dtoa_r+0x69e>
 800e052:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e054:	2a00      	cmp	r2, #0
 800e056:	f000 80ea 	beq.w	800e22e <_dtoa_r+0x8d6>
 800e05a:	9a07      	ldr	r2, [sp, #28]
 800e05c:	2a01      	cmp	r2, #1
 800e05e:	f300 80cd 	bgt.w	800e1fc <_dtoa_r+0x8a4>
 800e062:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800e064:	2a00      	cmp	r2, #0
 800e066:	f000 80c1 	beq.w	800e1ec <_dtoa_r+0x894>
 800e06a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800e06e:	9c08      	ldr	r4, [sp, #32]
 800e070:	9e00      	ldr	r6, [sp, #0]
 800e072:	9a00      	ldr	r2, [sp, #0]
 800e074:	2101      	movs	r1, #1
 800e076:	4648      	mov	r0, r9
 800e078:	441a      	add	r2, r3
 800e07a:	9200      	str	r2, [sp, #0]
 800e07c:	9a06      	ldr	r2, [sp, #24]
 800e07e:	441a      	add	r2, r3
 800e080:	9206      	str	r2, [sp, #24]
 800e082:	f000 fc7b 	bl	800e97c <__i2b>
 800e086:	4605      	mov	r5, r0
 800e088:	b166      	cbz	r6, 800e0a4 <_dtoa_r+0x74c>
 800e08a:	9b06      	ldr	r3, [sp, #24]
 800e08c:	2b00      	cmp	r3, #0
 800e08e:	dd09      	ble.n	800e0a4 <_dtoa_r+0x74c>
 800e090:	42b3      	cmp	r3, r6
 800e092:	9a00      	ldr	r2, [sp, #0]
 800e094:	bfa8      	it	ge
 800e096:	4633      	movge	r3, r6
 800e098:	1ad2      	subs	r2, r2, r3
 800e09a:	1af6      	subs	r6, r6, r3
 800e09c:	9200      	str	r2, [sp, #0]
 800e09e:	9a06      	ldr	r2, [sp, #24]
 800e0a0:	1ad3      	subs	r3, r2, r3
 800e0a2:	9306      	str	r3, [sp, #24]
 800e0a4:	9b08      	ldr	r3, [sp, #32]
 800e0a6:	b30b      	cbz	r3, 800e0ec <_dtoa_r+0x794>
 800e0a8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e0aa:	2b00      	cmp	r3, #0
 800e0ac:	f000 80c6 	beq.w	800e23c <_dtoa_r+0x8e4>
 800e0b0:	2c00      	cmp	r4, #0
 800e0b2:	f000 80c0 	beq.w	800e236 <_dtoa_r+0x8de>
 800e0b6:	4629      	mov	r1, r5
 800e0b8:	4622      	mov	r2, r4
 800e0ba:	4648      	mov	r0, r9
 800e0bc:	f000 fd18 	bl	800eaf0 <__pow5mult>
 800e0c0:	9a02      	ldr	r2, [sp, #8]
 800e0c2:	4601      	mov	r1, r0
 800e0c4:	4605      	mov	r5, r0
 800e0c6:	4648      	mov	r0, r9
 800e0c8:	f000 fc6e 	bl	800e9a8 <__multiply>
 800e0cc:	9902      	ldr	r1, [sp, #8]
 800e0ce:	4680      	mov	r8, r0
 800e0d0:	4648      	mov	r0, r9
 800e0d2:	f000 fb53 	bl	800e77c <_Bfree>
 800e0d6:	9b08      	ldr	r3, [sp, #32]
 800e0d8:	1b1b      	subs	r3, r3, r4
 800e0da:	9308      	str	r3, [sp, #32]
 800e0dc:	f000 80b1 	beq.w	800e242 <_dtoa_r+0x8ea>
 800e0e0:	9a08      	ldr	r2, [sp, #32]
 800e0e2:	4641      	mov	r1, r8
 800e0e4:	4648      	mov	r0, r9
 800e0e6:	f000 fd03 	bl	800eaf0 <__pow5mult>
 800e0ea:	9002      	str	r0, [sp, #8]
 800e0ec:	2101      	movs	r1, #1
 800e0ee:	4648      	mov	r0, r9
 800e0f0:	f000 fc44 	bl	800e97c <__i2b>
 800e0f4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e0f6:	4604      	mov	r4, r0
 800e0f8:	2b00      	cmp	r3, #0
 800e0fa:	f000 81d9 	beq.w	800e4b0 <_dtoa_r+0xb58>
 800e0fe:	461a      	mov	r2, r3
 800e100:	4601      	mov	r1, r0
 800e102:	4648      	mov	r0, r9
 800e104:	f000 fcf4 	bl	800eaf0 <__pow5mult>
 800e108:	9b07      	ldr	r3, [sp, #28]
 800e10a:	4604      	mov	r4, r0
 800e10c:	2b01      	cmp	r3, #1
 800e10e:	f300 809f 	bgt.w	800e250 <_dtoa_r+0x8f8>
 800e112:	9b04      	ldr	r3, [sp, #16]
 800e114:	2b00      	cmp	r3, #0
 800e116:	f040 8097 	bne.w	800e248 <_dtoa_r+0x8f0>
 800e11a:	9b05      	ldr	r3, [sp, #20]
 800e11c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e120:	2b00      	cmp	r3, #0
 800e122:	f040 8093 	bne.w	800e24c <_dtoa_r+0x8f4>
 800e126:	9b05      	ldr	r3, [sp, #20]
 800e128:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800e12c:	0d1b      	lsrs	r3, r3, #20
 800e12e:	051b      	lsls	r3, r3, #20
 800e130:	b133      	cbz	r3, 800e140 <_dtoa_r+0x7e8>
 800e132:	9b00      	ldr	r3, [sp, #0]
 800e134:	3301      	adds	r3, #1
 800e136:	9300      	str	r3, [sp, #0]
 800e138:	9b06      	ldr	r3, [sp, #24]
 800e13a:	3301      	adds	r3, #1
 800e13c:	9306      	str	r3, [sp, #24]
 800e13e:	2301      	movs	r3, #1
 800e140:	9308      	str	r3, [sp, #32]
 800e142:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e144:	2b00      	cmp	r3, #0
 800e146:	f000 81b9 	beq.w	800e4bc <_dtoa_r+0xb64>
 800e14a:	6923      	ldr	r3, [r4, #16]
 800e14c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800e150:	6918      	ldr	r0, [r3, #16]
 800e152:	f000 fbc7 	bl	800e8e4 <__hi0bits>
 800e156:	f1c0 0020 	rsb	r0, r0, #32
 800e15a:	9b06      	ldr	r3, [sp, #24]
 800e15c:	4418      	add	r0, r3
 800e15e:	f010 001f 	ands.w	r0, r0, #31
 800e162:	f000 8082 	beq.w	800e26a <_dtoa_r+0x912>
 800e166:	f1c0 0320 	rsb	r3, r0, #32
 800e16a:	2b04      	cmp	r3, #4
 800e16c:	dd73      	ble.n	800e256 <_dtoa_r+0x8fe>
 800e16e:	f1c0 001c 	rsb	r0, r0, #28
 800e172:	9b00      	ldr	r3, [sp, #0]
 800e174:	4403      	add	r3, r0
 800e176:	4406      	add	r6, r0
 800e178:	9300      	str	r3, [sp, #0]
 800e17a:	9b06      	ldr	r3, [sp, #24]
 800e17c:	4403      	add	r3, r0
 800e17e:	9306      	str	r3, [sp, #24]
 800e180:	9b00      	ldr	r3, [sp, #0]
 800e182:	2b00      	cmp	r3, #0
 800e184:	dd05      	ble.n	800e192 <_dtoa_r+0x83a>
 800e186:	461a      	mov	r2, r3
 800e188:	9902      	ldr	r1, [sp, #8]
 800e18a:	4648      	mov	r0, r9
 800e18c:	f000 fd0a 	bl	800eba4 <__lshift>
 800e190:	9002      	str	r0, [sp, #8]
 800e192:	9b06      	ldr	r3, [sp, #24]
 800e194:	2b00      	cmp	r3, #0
 800e196:	dd05      	ble.n	800e1a4 <_dtoa_r+0x84c>
 800e198:	4621      	mov	r1, r4
 800e19a:	461a      	mov	r2, r3
 800e19c:	4648      	mov	r0, r9
 800e19e:	f000 fd01 	bl	800eba4 <__lshift>
 800e1a2:	4604      	mov	r4, r0
 800e1a4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800e1a6:	2b00      	cmp	r3, #0
 800e1a8:	d061      	beq.n	800e26e <_dtoa_r+0x916>
 800e1aa:	4621      	mov	r1, r4
 800e1ac:	9802      	ldr	r0, [sp, #8]
 800e1ae:	f000 fd65 	bl	800ec7c <__mcmp>
 800e1b2:	2800      	cmp	r0, #0
 800e1b4:	da5b      	bge.n	800e26e <_dtoa_r+0x916>
 800e1b6:	2300      	movs	r3, #0
 800e1b8:	220a      	movs	r2, #10
 800e1ba:	9902      	ldr	r1, [sp, #8]
 800e1bc:	4648      	mov	r0, r9
 800e1be:	f000 faff 	bl	800e7c0 <__multadd>
 800e1c2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e1c4:	f107 38ff 	add.w	r8, r7, #4294967295
 800e1c8:	9002      	str	r0, [sp, #8]
 800e1ca:	2b00      	cmp	r3, #0
 800e1cc:	f000 8178 	beq.w	800e4c0 <_dtoa_r+0xb68>
 800e1d0:	4629      	mov	r1, r5
 800e1d2:	2300      	movs	r3, #0
 800e1d4:	220a      	movs	r2, #10
 800e1d6:	4648      	mov	r0, r9
 800e1d8:	f000 faf2 	bl	800e7c0 <__multadd>
 800e1dc:	f1bb 0f00 	cmp.w	fp, #0
 800e1e0:	4605      	mov	r5, r0
 800e1e2:	dc6f      	bgt.n	800e2c4 <_dtoa_r+0x96c>
 800e1e4:	9b07      	ldr	r3, [sp, #28]
 800e1e6:	2b02      	cmp	r3, #2
 800e1e8:	dc49      	bgt.n	800e27e <_dtoa_r+0x926>
 800e1ea:	e06b      	b.n	800e2c4 <_dtoa_r+0x96c>
 800e1ec:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800e1ee:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800e1f2:	e73c      	b.n	800e06e <_dtoa_r+0x716>
 800e1f4:	3fe00000 	.word	0x3fe00000
 800e1f8:	40240000 	.word	0x40240000
 800e1fc:	9b03      	ldr	r3, [sp, #12]
 800e1fe:	1e5c      	subs	r4, r3, #1
 800e200:	9b08      	ldr	r3, [sp, #32]
 800e202:	42a3      	cmp	r3, r4
 800e204:	db09      	blt.n	800e21a <_dtoa_r+0x8c2>
 800e206:	1b1c      	subs	r4, r3, r4
 800e208:	9b03      	ldr	r3, [sp, #12]
 800e20a:	2b00      	cmp	r3, #0
 800e20c:	f6bf af30 	bge.w	800e070 <_dtoa_r+0x718>
 800e210:	9b00      	ldr	r3, [sp, #0]
 800e212:	9a03      	ldr	r2, [sp, #12]
 800e214:	1a9e      	subs	r6, r3, r2
 800e216:	2300      	movs	r3, #0
 800e218:	e72b      	b.n	800e072 <_dtoa_r+0x71a>
 800e21a:	9b08      	ldr	r3, [sp, #32]
 800e21c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800e21e:	1ae3      	subs	r3, r4, r3
 800e220:	9408      	str	r4, [sp, #32]
 800e222:	9e00      	ldr	r6, [sp, #0]
 800e224:	2400      	movs	r4, #0
 800e226:	441a      	add	r2, r3
 800e228:	9b03      	ldr	r3, [sp, #12]
 800e22a:	920d      	str	r2, [sp, #52]	@ 0x34
 800e22c:	e721      	b.n	800e072 <_dtoa_r+0x71a>
 800e22e:	9c08      	ldr	r4, [sp, #32]
 800e230:	9e00      	ldr	r6, [sp, #0]
 800e232:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800e234:	e728      	b.n	800e088 <_dtoa_r+0x730>
 800e236:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800e23a:	e751      	b.n	800e0e0 <_dtoa_r+0x788>
 800e23c:	9a08      	ldr	r2, [sp, #32]
 800e23e:	9902      	ldr	r1, [sp, #8]
 800e240:	e750      	b.n	800e0e4 <_dtoa_r+0x78c>
 800e242:	f8cd 8008 	str.w	r8, [sp, #8]
 800e246:	e751      	b.n	800e0ec <_dtoa_r+0x794>
 800e248:	2300      	movs	r3, #0
 800e24a:	e779      	b.n	800e140 <_dtoa_r+0x7e8>
 800e24c:	9b04      	ldr	r3, [sp, #16]
 800e24e:	e777      	b.n	800e140 <_dtoa_r+0x7e8>
 800e250:	2300      	movs	r3, #0
 800e252:	9308      	str	r3, [sp, #32]
 800e254:	e779      	b.n	800e14a <_dtoa_r+0x7f2>
 800e256:	d093      	beq.n	800e180 <_dtoa_r+0x828>
 800e258:	331c      	adds	r3, #28
 800e25a:	9a00      	ldr	r2, [sp, #0]
 800e25c:	441a      	add	r2, r3
 800e25e:	441e      	add	r6, r3
 800e260:	9200      	str	r2, [sp, #0]
 800e262:	9a06      	ldr	r2, [sp, #24]
 800e264:	441a      	add	r2, r3
 800e266:	9206      	str	r2, [sp, #24]
 800e268:	e78a      	b.n	800e180 <_dtoa_r+0x828>
 800e26a:	4603      	mov	r3, r0
 800e26c:	e7f4      	b.n	800e258 <_dtoa_r+0x900>
 800e26e:	9b03      	ldr	r3, [sp, #12]
 800e270:	46b8      	mov	r8, r7
 800e272:	2b00      	cmp	r3, #0
 800e274:	dc20      	bgt.n	800e2b8 <_dtoa_r+0x960>
 800e276:	469b      	mov	fp, r3
 800e278:	9b07      	ldr	r3, [sp, #28]
 800e27a:	2b02      	cmp	r3, #2
 800e27c:	dd1e      	ble.n	800e2bc <_dtoa_r+0x964>
 800e27e:	f1bb 0f00 	cmp.w	fp, #0
 800e282:	f47f adb1 	bne.w	800dde8 <_dtoa_r+0x490>
 800e286:	4621      	mov	r1, r4
 800e288:	465b      	mov	r3, fp
 800e28a:	2205      	movs	r2, #5
 800e28c:	4648      	mov	r0, r9
 800e28e:	f000 fa97 	bl	800e7c0 <__multadd>
 800e292:	4601      	mov	r1, r0
 800e294:	4604      	mov	r4, r0
 800e296:	9802      	ldr	r0, [sp, #8]
 800e298:	f000 fcf0 	bl	800ec7c <__mcmp>
 800e29c:	2800      	cmp	r0, #0
 800e29e:	f77f ada3 	ble.w	800dde8 <_dtoa_r+0x490>
 800e2a2:	4656      	mov	r6, sl
 800e2a4:	2331      	movs	r3, #49	@ 0x31
 800e2a6:	f108 0801 	add.w	r8, r8, #1
 800e2aa:	f806 3b01 	strb.w	r3, [r6], #1
 800e2ae:	e59f      	b.n	800ddf0 <_dtoa_r+0x498>
 800e2b0:	46b8      	mov	r8, r7
 800e2b2:	9c03      	ldr	r4, [sp, #12]
 800e2b4:	4625      	mov	r5, r4
 800e2b6:	e7f4      	b.n	800e2a2 <_dtoa_r+0x94a>
 800e2b8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800e2bc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e2be:	2b00      	cmp	r3, #0
 800e2c0:	f000 8102 	beq.w	800e4c8 <_dtoa_r+0xb70>
 800e2c4:	2e00      	cmp	r6, #0
 800e2c6:	dd05      	ble.n	800e2d4 <_dtoa_r+0x97c>
 800e2c8:	4629      	mov	r1, r5
 800e2ca:	4632      	mov	r2, r6
 800e2cc:	4648      	mov	r0, r9
 800e2ce:	f000 fc69 	bl	800eba4 <__lshift>
 800e2d2:	4605      	mov	r5, r0
 800e2d4:	9b08      	ldr	r3, [sp, #32]
 800e2d6:	2b00      	cmp	r3, #0
 800e2d8:	d05c      	beq.n	800e394 <_dtoa_r+0xa3c>
 800e2da:	6869      	ldr	r1, [r5, #4]
 800e2dc:	4648      	mov	r0, r9
 800e2de:	f000 fa0d 	bl	800e6fc <_Balloc>
 800e2e2:	4606      	mov	r6, r0
 800e2e4:	b928      	cbnz	r0, 800e2f2 <_dtoa_r+0x99a>
 800e2e6:	4b83      	ldr	r3, [pc, #524]	@ (800e4f4 <_dtoa_r+0xb9c>)
 800e2e8:	4602      	mov	r2, r0
 800e2ea:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800e2ee:	f7ff bb4a 	b.w	800d986 <_dtoa_r+0x2e>
 800e2f2:	692a      	ldr	r2, [r5, #16]
 800e2f4:	f105 010c 	add.w	r1, r5, #12
 800e2f8:	300c      	adds	r0, #12
 800e2fa:	3202      	adds	r2, #2
 800e2fc:	0092      	lsls	r2, r2, #2
 800e2fe:	f001 ff79 	bl	80101f4 <memcpy>
 800e302:	2201      	movs	r2, #1
 800e304:	4631      	mov	r1, r6
 800e306:	4648      	mov	r0, r9
 800e308:	f000 fc4c 	bl	800eba4 <__lshift>
 800e30c:	f10a 0301 	add.w	r3, sl, #1
 800e310:	462f      	mov	r7, r5
 800e312:	4605      	mov	r5, r0
 800e314:	9300      	str	r3, [sp, #0]
 800e316:	eb0a 030b 	add.w	r3, sl, fp
 800e31a:	9308      	str	r3, [sp, #32]
 800e31c:	9b04      	ldr	r3, [sp, #16]
 800e31e:	f003 0301 	and.w	r3, r3, #1
 800e322:	9306      	str	r3, [sp, #24]
 800e324:	9b00      	ldr	r3, [sp, #0]
 800e326:	4621      	mov	r1, r4
 800e328:	9802      	ldr	r0, [sp, #8]
 800e32a:	f103 3bff 	add.w	fp, r3, #4294967295
 800e32e:	f7ff fa83 	bl	800d838 <quorem>
 800e332:	4603      	mov	r3, r0
 800e334:	4639      	mov	r1, r7
 800e336:	9003      	str	r0, [sp, #12]
 800e338:	3330      	adds	r3, #48	@ 0x30
 800e33a:	9802      	ldr	r0, [sp, #8]
 800e33c:	9309      	str	r3, [sp, #36]	@ 0x24
 800e33e:	f000 fc9d 	bl	800ec7c <__mcmp>
 800e342:	462a      	mov	r2, r5
 800e344:	9004      	str	r0, [sp, #16]
 800e346:	4621      	mov	r1, r4
 800e348:	4648      	mov	r0, r9
 800e34a:	f000 fcb3 	bl	800ecb4 <__mdiff>
 800e34e:	68c2      	ldr	r2, [r0, #12]
 800e350:	4606      	mov	r6, r0
 800e352:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e354:	bb02      	cbnz	r2, 800e398 <_dtoa_r+0xa40>
 800e356:	4601      	mov	r1, r0
 800e358:	9802      	ldr	r0, [sp, #8]
 800e35a:	f000 fc8f 	bl	800ec7c <__mcmp>
 800e35e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e360:	4602      	mov	r2, r0
 800e362:	4631      	mov	r1, r6
 800e364:	4648      	mov	r0, r9
 800e366:	920c      	str	r2, [sp, #48]	@ 0x30
 800e368:	9309      	str	r3, [sp, #36]	@ 0x24
 800e36a:	f000 fa07 	bl	800e77c <_Bfree>
 800e36e:	9b07      	ldr	r3, [sp, #28]
 800e370:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800e372:	9e00      	ldr	r6, [sp, #0]
 800e374:	ea42 0103 	orr.w	r1, r2, r3
 800e378:	9b06      	ldr	r3, [sp, #24]
 800e37a:	4319      	orrs	r1, r3
 800e37c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e37e:	d10d      	bne.n	800e39c <_dtoa_r+0xa44>
 800e380:	2b39      	cmp	r3, #57	@ 0x39
 800e382:	d027      	beq.n	800e3d4 <_dtoa_r+0xa7c>
 800e384:	9a04      	ldr	r2, [sp, #16]
 800e386:	2a00      	cmp	r2, #0
 800e388:	dd01      	ble.n	800e38e <_dtoa_r+0xa36>
 800e38a:	9b03      	ldr	r3, [sp, #12]
 800e38c:	3331      	adds	r3, #49	@ 0x31
 800e38e:	f88b 3000 	strb.w	r3, [fp]
 800e392:	e52e      	b.n	800ddf2 <_dtoa_r+0x49a>
 800e394:	4628      	mov	r0, r5
 800e396:	e7b9      	b.n	800e30c <_dtoa_r+0x9b4>
 800e398:	2201      	movs	r2, #1
 800e39a:	e7e2      	b.n	800e362 <_dtoa_r+0xa0a>
 800e39c:	9904      	ldr	r1, [sp, #16]
 800e39e:	2900      	cmp	r1, #0
 800e3a0:	db04      	blt.n	800e3ac <_dtoa_r+0xa54>
 800e3a2:	9807      	ldr	r0, [sp, #28]
 800e3a4:	4301      	orrs	r1, r0
 800e3a6:	9806      	ldr	r0, [sp, #24]
 800e3a8:	4301      	orrs	r1, r0
 800e3aa:	d120      	bne.n	800e3ee <_dtoa_r+0xa96>
 800e3ac:	2a00      	cmp	r2, #0
 800e3ae:	ddee      	ble.n	800e38e <_dtoa_r+0xa36>
 800e3b0:	2201      	movs	r2, #1
 800e3b2:	9902      	ldr	r1, [sp, #8]
 800e3b4:	4648      	mov	r0, r9
 800e3b6:	9300      	str	r3, [sp, #0]
 800e3b8:	f000 fbf4 	bl	800eba4 <__lshift>
 800e3bc:	4621      	mov	r1, r4
 800e3be:	9002      	str	r0, [sp, #8]
 800e3c0:	f000 fc5c 	bl	800ec7c <__mcmp>
 800e3c4:	2800      	cmp	r0, #0
 800e3c6:	9b00      	ldr	r3, [sp, #0]
 800e3c8:	dc02      	bgt.n	800e3d0 <_dtoa_r+0xa78>
 800e3ca:	d1e0      	bne.n	800e38e <_dtoa_r+0xa36>
 800e3cc:	07da      	lsls	r2, r3, #31
 800e3ce:	d5de      	bpl.n	800e38e <_dtoa_r+0xa36>
 800e3d0:	2b39      	cmp	r3, #57	@ 0x39
 800e3d2:	d1da      	bne.n	800e38a <_dtoa_r+0xa32>
 800e3d4:	2339      	movs	r3, #57	@ 0x39
 800e3d6:	f88b 3000 	strb.w	r3, [fp]
 800e3da:	4633      	mov	r3, r6
 800e3dc:	461e      	mov	r6, r3
 800e3de:	3b01      	subs	r3, #1
 800e3e0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800e3e4:	2a39      	cmp	r2, #57	@ 0x39
 800e3e6:	d04f      	beq.n	800e488 <_dtoa_r+0xb30>
 800e3e8:	3201      	adds	r2, #1
 800e3ea:	701a      	strb	r2, [r3, #0]
 800e3ec:	e501      	b.n	800ddf2 <_dtoa_r+0x49a>
 800e3ee:	2a00      	cmp	r2, #0
 800e3f0:	dd03      	ble.n	800e3fa <_dtoa_r+0xaa2>
 800e3f2:	2b39      	cmp	r3, #57	@ 0x39
 800e3f4:	d0ee      	beq.n	800e3d4 <_dtoa_r+0xa7c>
 800e3f6:	3301      	adds	r3, #1
 800e3f8:	e7c9      	b.n	800e38e <_dtoa_r+0xa36>
 800e3fa:	9a00      	ldr	r2, [sp, #0]
 800e3fc:	9908      	ldr	r1, [sp, #32]
 800e3fe:	f802 3c01 	strb.w	r3, [r2, #-1]
 800e402:	428a      	cmp	r2, r1
 800e404:	d029      	beq.n	800e45a <_dtoa_r+0xb02>
 800e406:	2300      	movs	r3, #0
 800e408:	220a      	movs	r2, #10
 800e40a:	9902      	ldr	r1, [sp, #8]
 800e40c:	4648      	mov	r0, r9
 800e40e:	f000 f9d7 	bl	800e7c0 <__multadd>
 800e412:	42af      	cmp	r7, r5
 800e414:	9002      	str	r0, [sp, #8]
 800e416:	f04f 0300 	mov.w	r3, #0
 800e41a:	f04f 020a 	mov.w	r2, #10
 800e41e:	4639      	mov	r1, r7
 800e420:	4648      	mov	r0, r9
 800e422:	d107      	bne.n	800e434 <_dtoa_r+0xadc>
 800e424:	f000 f9cc 	bl	800e7c0 <__multadd>
 800e428:	4607      	mov	r7, r0
 800e42a:	4605      	mov	r5, r0
 800e42c:	9b00      	ldr	r3, [sp, #0]
 800e42e:	3301      	adds	r3, #1
 800e430:	9300      	str	r3, [sp, #0]
 800e432:	e777      	b.n	800e324 <_dtoa_r+0x9cc>
 800e434:	f000 f9c4 	bl	800e7c0 <__multadd>
 800e438:	4629      	mov	r1, r5
 800e43a:	4607      	mov	r7, r0
 800e43c:	2300      	movs	r3, #0
 800e43e:	220a      	movs	r2, #10
 800e440:	4648      	mov	r0, r9
 800e442:	f000 f9bd 	bl	800e7c0 <__multadd>
 800e446:	4605      	mov	r5, r0
 800e448:	e7f0      	b.n	800e42c <_dtoa_r+0xad4>
 800e44a:	f1bb 0f00 	cmp.w	fp, #0
 800e44e:	f04f 0700 	mov.w	r7, #0
 800e452:	bfcc      	ite	gt
 800e454:	465e      	movgt	r6, fp
 800e456:	2601      	movle	r6, #1
 800e458:	4456      	add	r6, sl
 800e45a:	2201      	movs	r2, #1
 800e45c:	9902      	ldr	r1, [sp, #8]
 800e45e:	4648      	mov	r0, r9
 800e460:	9300      	str	r3, [sp, #0]
 800e462:	f000 fb9f 	bl	800eba4 <__lshift>
 800e466:	4621      	mov	r1, r4
 800e468:	9002      	str	r0, [sp, #8]
 800e46a:	f000 fc07 	bl	800ec7c <__mcmp>
 800e46e:	2800      	cmp	r0, #0
 800e470:	dcb3      	bgt.n	800e3da <_dtoa_r+0xa82>
 800e472:	d102      	bne.n	800e47a <_dtoa_r+0xb22>
 800e474:	9b00      	ldr	r3, [sp, #0]
 800e476:	07db      	lsls	r3, r3, #31
 800e478:	d4af      	bmi.n	800e3da <_dtoa_r+0xa82>
 800e47a:	4633      	mov	r3, r6
 800e47c:	461e      	mov	r6, r3
 800e47e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e482:	2a30      	cmp	r2, #48	@ 0x30
 800e484:	d0fa      	beq.n	800e47c <_dtoa_r+0xb24>
 800e486:	e4b4      	b.n	800ddf2 <_dtoa_r+0x49a>
 800e488:	459a      	cmp	sl, r3
 800e48a:	d1a7      	bne.n	800e3dc <_dtoa_r+0xa84>
 800e48c:	2331      	movs	r3, #49	@ 0x31
 800e48e:	f108 0801 	add.w	r8, r8, #1
 800e492:	f88a 3000 	strb.w	r3, [sl]
 800e496:	e4ac      	b.n	800ddf2 <_dtoa_r+0x49a>
 800e498:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800e49a:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800e4f8 <_dtoa_r+0xba0>
 800e49e:	b11b      	cbz	r3, 800e4a8 <_dtoa_r+0xb50>
 800e4a0:	f10a 0308 	add.w	r3, sl, #8
 800e4a4:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800e4a6:	6013      	str	r3, [r2, #0]
 800e4a8:	4650      	mov	r0, sl
 800e4aa:	b017      	add	sp, #92	@ 0x5c
 800e4ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e4b0:	9b07      	ldr	r3, [sp, #28]
 800e4b2:	2b01      	cmp	r3, #1
 800e4b4:	f77f ae2d 	ble.w	800e112 <_dtoa_r+0x7ba>
 800e4b8:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e4ba:	9308      	str	r3, [sp, #32]
 800e4bc:	2001      	movs	r0, #1
 800e4be:	e64c      	b.n	800e15a <_dtoa_r+0x802>
 800e4c0:	f1bb 0f00 	cmp.w	fp, #0
 800e4c4:	f77f aed8 	ble.w	800e278 <_dtoa_r+0x920>
 800e4c8:	4656      	mov	r6, sl
 800e4ca:	4621      	mov	r1, r4
 800e4cc:	9802      	ldr	r0, [sp, #8]
 800e4ce:	f7ff f9b3 	bl	800d838 <quorem>
 800e4d2:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800e4d6:	f806 3b01 	strb.w	r3, [r6], #1
 800e4da:	eba6 020a 	sub.w	r2, r6, sl
 800e4de:	4593      	cmp	fp, r2
 800e4e0:	ddb3      	ble.n	800e44a <_dtoa_r+0xaf2>
 800e4e2:	2300      	movs	r3, #0
 800e4e4:	220a      	movs	r2, #10
 800e4e6:	9902      	ldr	r1, [sp, #8]
 800e4e8:	4648      	mov	r0, r9
 800e4ea:	f000 f969 	bl	800e7c0 <__multadd>
 800e4ee:	9002      	str	r0, [sp, #8]
 800e4f0:	e7eb      	b.n	800e4ca <_dtoa_r+0xb72>
 800e4f2:	bf00      	nop
 800e4f4:	08011075 	.word	0x08011075
 800e4f8:	08010ff9 	.word	0x08010ff9

0800e4fc <_free_r>:
 800e4fc:	b538      	push	{r3, r4, r5, lr}
 800e4fe:	4605      	mov	r5, r0
 800e500:	2900      	cmp	r1, #0
 800e502:	d041      	beq.n	800e588 <_free_r+0x8c>
 800e504:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e508:	1f0c      	subs	r4, r1, #4
 800e50a:	2b00      	cmp	r3, #0
 800e50c:	bfb8      	it	lt
 800e50e:	18e4      	addlt	r4, r4, r3
 800e510:	f000 f8e8 	bl	800e6e4 <__malloc_lock>
 800e514:	4a1d      	ldr	r2, [pc, #116]	@ (800e58c <_free_r+0x90>)
 800e516:	6813      	ldr	r3, [r2, #0]
 800e518:	b933      	cbnz	r3, 800e528 <_free_r+0x2c>
 800e51a:	6063      	str	r3, [r4, #4]
 800e51c:	6014      	str	r4, [r2, #0]
 800e51e:	4628      	mov	r0, r5
 800e520:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e524:	f000 b8e4 	b.w	800e6f0 <__malloc_unlock>
 800e528:	42a3      	cmp	r3, r4
 800e52a:	d908      	bls.n	800e53e <_free_r+0x42>
 800e52c:	6820      	ldr	r0, [r4, #0]
 800e52e:	1821      	adds	r1, r4, r0
 800e530:	428b      	cmp	r3, r1
 800e532:	bf01      	itttt	eq
 800e534:	6819      	ldreq	r1, [r3, #0]
 800e536:	685b      	ldreq	r3, [r3, #4]
 800e538:	1809      	addeq	r1, r1, r0
 800e53a:	6021      	streq	r1, [r4, #0]
 800e53c:	e7ed      	b.n	800e51a <_free_r+0x1e>
 800e53e:	461a      	mov	r2, r3
 800e540:	685b      	ldr	r3, [r3, #4]
 800e542:	b10b      	cbz	r3, 800e548 <_free_r+0x4c>
 800e544:	42a3      	cmp	r3, r4
 800e546:	d9fa      	bls.n	800e53e <_free_r+0x42>
 800e548:	6811      	ldr	r1, [r2, #0]
 800e54a:	1850      	adds	r0, r2, r1
 800e54c:	42a0      	cmp	r0, r4
 800e54e:	d10b      	bne.n	800e568 <_free_r+0x6c>
 800e550:	6820      	ldr	r0, [r4, #0]
 800e552:	4401      	add	r1, r0
 800e554:	1850      	adds	r0, r2, r1
 800e556:	6011      	str	r1, [r2, #0]
 800e558:	4283      	cmp	r3, r0
 800e55a:	d1e0      	bne.n	800e51e <_free_r+0x22>
 800e55c:	6818      	ldr	r0, [r3, #0]
 800e55e:	685b      	ldr	r3, [r3, #4]
 800e560:	4408      	add	r0, r1
 800e562:	6053      	str	r3, [r2, #4]
 800e564:	6010      	str	r0, [r2, #0]
 800e566:	e7da      	b.n	800e51e <_free_r+0x22>
 800e568:	d902      	bls.n	800e570 <_free_r+0x74>
 800e56a:	230c      	movs	r3, #12
 800e56c:	602b      	str	r3, [r5, #0]
 800e56e:	e7d6      	b.n	800e51e <_free_r+0x22>
 800e570:	6820      	ldr	r0, [r4, #0]
 800e572:	1821      	adds	r1, r4, r0
 800e574:	428b      	cmp	r3, r1
 800e576:	bf02      	ittt	eq
 800e578:	6819      	ldreq	r1, [r3, #0]
 800e57a:	685b      	ldreq	r3, [r3, #4]
 800e57c:	1809      	addeq	r1, r1, r0
 800e57e:	6063      	str	r3, [r4, #4]
 800e580:	bf08      	it	eq
 800e582:	6021      	streq	r1, [r4, #0]
 800e584:	6054      	str	r4, [r2, #4]
 800e586:	e7ca      	b.n	800e51e <_free_r+0x22>
 800e588:	bd38      	pop	{r3, r4, r5, pc}
 800e58a:	bf00      	nop
 800e58c:	20000518 	.word	0x20000518

0800e590 <malloc>:
 800e590:	4b02      	ldr	r3, [pc, #8]	@ (800e59c <malloc+0xc>)
 800e592:	4601      	mov	r1, r0
 800e594:	6818      	ldr	r0, [r3, #0]
 800e596:	f000 b825 	b.w	800e5e4 <_malloc_r>
 800e59a:	bf00      	nop
 800e59c:	20000018 	.word	0x20000018

0800e5a0 <sbrk_aligned>:
 800e5a0:	b570      	push	{r4, r5, r6, lr}
 800e5a2:	4e0f      	ldr	r6, [pc, #60]	@ (800e5e0 <sbrk_aligned+0x40>)
 800e5a4:	460c      	mov	r4, r1
 800e5a6:	4605      	mov	r5, r0
 800e5a8:	6831      	ldr	r1, [r6, #0]
 800e5aa:	b911      	cbnz	r1, 800e5b2 <sbrk_aligned+0x12>
 800e5ac:	f001 fe12 	bl	80101d4 <_sbrk_r>
 800e5b0:	6030      	str	r0, [r6, #0]
 800e5b2:	4621      	mov	r1, r4
 800e5b4:	4628      	mov	r0, r5
 800e5b6:	f001 fe0d 	bl	80101d4 <_sbrk_r>
 800e5ba:	1c43      	adds	r3, r0, #1
 800e5bc:	d103      	bne.n	800e5c6 <sbrk_aligned+0x26>
 800e5be:	f04f 34ff 	mov.w	r4, #4294967295
 800e5c2:	4620      	mov	r0, r4
 800e5c4:	bd70      	pop	{r4, r5, r6, pc}
 800e5c6:	1cc4      	adds	r4, r0, #3
 800e5c8:	f024 0403 	bic.w	r4, r4, #3
 800e5cc:	42a0      	cmp	r0, r4
 800e5ce:	d0f8      	beq.n	800e5c2 <sbrk_aligned+0x22>
 800e5d0:	1a21      	subs	r1, r4, r0
 800e5d2:	4628      	mov	r0, r5
 800e5d4:	f001 fdfe 	bl	80101d4 <_sbrk_r>
 800e5d8:	3001      	adds	r0, #1
 800e5da:	d1f2      	bne.n	800e5c2 <sbrk_aligned+0x22>
 800e5dc:	e7ef      	b.n	800e5be <sbrk_aligned+0x1e>
 800e5de:	bf00      	nop
 800e5e0:	20000514 	.word	0x20000514

0800e5e4 <_malloc_r>:
 800e5e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e5e8:	1ccd      	adds	r5, r1, #3
 800e5ea:	4606      	mov	r6, r0
 800e5ec:	f025 0503 	bic.w	r5, r5, #3
 800e5f0:	3508      	adds	r5, #8
 800e5f2:	2d0c      	cmp	r5, #12
 800e5f4:	bf38      	it	cc
 800e5f6:	250c      	movcc	r5, #12
 800e5f8:	2d00      	cmp	r5, #0
 800e5fa:	db01      	blt.n	800e600 <_malloc_r+0x1c>
 800e5fc:	42a9      	cmp	r1, r5
 800e5fe:	d904      	bls.n	800e60a <_malloc_r+0x26>
 800e600:	230c      	movs	r3, #12
 800e602:	6033      	str	r3, [r6, #0]
 800e604:	2000      	movs	r0, #0
 800e606:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e60a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800e6e0 <_malloc_r+0xfc>
 800e60e:	f000 f869 	bl	800e6e4 <__malloc_lock>
 800e612:	f8d8 3000 	ldr.w	r3, [r8]
 800e616:	461c      	mov	r4, r3
 800e618:	bb44      	cbnz	r4, 800e66c <_malloc_r+0x88>
 800e61a:	4629      	mov	r1, r5
 800e61c:	4630      	mov	r0, r6
 800e61e:	f7ff ffbf 	bl	800e5a0 <sbrk_aligned>
 800e622:	1c43      	adds	r3, r0, #1
 800e624:	4604      	mov	r4, r0
 800e626:	d158      	bne.n	800e6da <_malloc_r+0xf6>
 800e628:	f8d8 4000 	ldr.w	r4, [r8]
 800e62c:	4627      	mov	r7, r4
 800e62e:	2f00      	cmp	r7, #0
 800e630:	d143      	bne.n	800e6ba <_malloc_r+0xd6>
 800e632:	2c00      	cmp	r4, #0
 800e634:	d04b      	beq.n	800e6ce <_malloc_r+0xea>
 800e636:	6823      	ldr	r3, [r4, #0]
 800e638:	4639      	mov	r1, r7
 800e63a:	4630      	mov	r0, r6
 800e63c:	eb04 0903 	add.w	r9, r4, r3
 800e640:	f001 fdc8 	bl	80101d4 <_sbrk_r>
 800e644:	4581      	cmp	r9, r0
 800e646:	d142      	bne.n	800e6ce <_malloc_r+0xea>
 800e648:	6821      	ldr	r1, [r4, #0]
 800e64a:	4630      	mov	r0, r6
 800e64c:	1a6d      	subs	r5, r5, r1
 800e64e:	4629      	mov	r1, r5
 800e650:	f7ff ffa6 	bl	800e5a0 <sbrk_aligned>
 800e654:	3001      	adds	r0, #1
 800e656:	d03a      	beq.n	800e6ce <_malloc_r+0xea>
 800e658:	6823      	ldr	r3, [r4, #0]
 800e65a:	442b      	add	r3, r5
 800e65c:	6023      	str	r3, [r4, #0]
 800e65e:	f8d8 3000 	ldr.w	r3, [r8]
 800e662:	685a      	ldr	r2, [r3, #4]
 800e664:	bb62      	cbnz	r2, 800e6c0 <_malloc_r+0xdc>
 800e666:	f8c8 7000 	str.w	r7, [r8]
 800e66a:	e00f      	b.n	800e68c <_malloc_r+0xa8>
 800e66c:	6822      	ldr	r2, [r4, #0]
 800e66e:	1b52      	subs	r2, r2, r5
 800e670:	d420      	bmi.n	800e6b4 <_malloc_r+0xd0>
 800e672:	2a0b      	cmp	r2, #11
 800e674:	d917      	bls.n	800e6a6 <_malloc_r+0xc2>
 800e676:	1961      	adds	r1, r4, r5
 800e678:	42a3      	cmp	r3, r4
 800e67a:	6025      	str	r5, [r4, #0]
 800e67c:	bf18      	it	ne
 800e67e:	6059      	strne	r1, [r3, #4]
 800e680:	6863      	ldr	r3, [r4, #4]
 800e682:	bf08      	it	eq
 800e684:	f8c8 1000 	streq.w	r1, [r8]
 800e688:	5162      	str	r2, [r4, r5]
 800e68a:	604b      	str	r3, [r1, #4]
 800e68c:	4630      	mov	r0, r6
 800e68e:	f000 f82f 	bl	800e6f0 <__malloc_unlock>
 800e692:	f104 000b 	add.w	r0, r4, #11
 800e696:	1d23      	adds	r3, r4, #4
 800e698:	f020 0007 	bic.w	r0, r0, #7
 800e69c:	1ac2      	subs	r2, r0, r3
 800e69e:	bf1c      	itt	ne
 800e6a0:	1a1b      	subne	r3, r3, r0
 800e6a2:	50a3      	strne	r3, [r4, r2]
 800e6a4:	e7af      	b.n	800e606 <_malloc_r+0x22>
 800e6a6:	6862      	ldr	r2, [r4, #4]
 800e6a8:	42a3      	cmp	r3, r4
 800e6aa:	bf0c      	ite	eq
 800e6ac:	f8c8 2000 	streq.w	r2, [r8]
 800e6b0:	605a      	strne	r2, [r3, #4]
 800e6b2:	e7eb      	b.n	800e68c <_malloc_r+0xa8>
 800e6b4:	4623      	mov	r3, r4
 800e6b6:	6864      	ldr	r4, [r4, #4]
 800e6b8:	e7ae      	b.n	800e618 <_malloc_r+0x34>
 800e6ba:	463c      	mov	r4, r7
 800e6bc:	687f      	ldr	r7, [r7, #4]
 800e6be:	e7b6      	b.n	800e62e <_malloc_r+0x4a>
 800e6c0:	461a      	mov	r2, r3
 800e6c2:	685b      	ldr	r3, [r3, #4]
 800e6c4:	42a3      	cmp	r3, r4
 800e6c6:	d1fb      	bne.n	800e6c0 <_malloc_r+0xdc>
 800e6c8:	2300      	movs	r3, #0
 800e6ca:	6053      	str	r3, [r2, #4]
 800e6cc:	e7de      	b.n	800e68c <_malloc_r+0xa8>
 800e6ce:	230c      	movs	r3, #12
 800e6d0:	4630      	mov	r0, r6
 800e6d2:	6033      	str	r3, [r6, #0]
 800e6d4:	f000 f80c 	bl	800e6f0 <__malloc_unlock>
 800e6d8:	e794      	b.n	800e604 <_malloc_r+0x20>
 800e6da:	6005      	str	r5, [r0, #0]
 800e6dc:	e7d6      	b.n	800e68c <_malloc_r+0xa8>
 800e6de:	bf00      	nop
 800e6e0:	20000518 	.word	0x20000518

0800e6e4 <__malloc_lock>:
 800e6e4:	4801      	ldr	r0, [pc, #4]	@ (800e6ec <__malloc_lock+0x8>)
 800e6e6:	f7ff b890 	b.w	800d80a <__retarget_lock_acquire_recursive>
 800e6ea:	bf00      	nop
 800e6ec:	20000510 	.word	0x20000510

0800e6f0 <__malloc_unlock>:
 800e6f0:	4801      	ldr	r0, [pc, #4]	@ (800e6f8 <__malloc_unlock+0x8>)
 800e6f2:	f7ff b88b 	b.w	800d80c <__retarget_lock_release_recursive>
 800e6f6:	bf00      	nop
 800e6f8:	20000510 	.word	0x20000510

0800e6fc <_Balloc>:
 800e6fc:	b570      	push	{r4, r5, r6, lr}
 800e6fe:	69c6      	ldr	r6, [r0, #28]
 800e700:	4604      	mov	r4, r0
 800e702:	460d      	mov	r5, r1
 800e704:	b976      	cbnz	r6, 800e724 <_Balloc+0x28>
 800e706:	2010      	movs	r0, #16
 800e708:	f7ff ff42 	bl	800e590 <malloc>
 800e70c:	4602      	mov	r2, r0
 800e70e:	61e0      	str	r0, [r4, #28]
 800e710:	b920      	cbnz	r0, 800e71c <_Balloc+0x20>
 800e712:	4b18      	ldr	r3, [pc, #96]	@ (800e774 <_Balloc+0x78>)
 800e714:	216b      	movs	r1, #107	@ 0x6b
 800e716:	4818      	ldr	r0, [pc, #96]	@ (800e778 <_Balloc+0x7c>)
 800e718:	f001 fd82 	bl	8010220 <__assert_func>
 800e71c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e720:	6006      	str	r6, [r0, #0]
 800e722:	60c6      	str	r6, [r0, #12]
 800e724:	69e6      	ldr	r6, [r4, #28]
 800e726:	68f3      	ldr	r3, [r6, #12]
 800e728:	b183      	cbz	r3, 800e74c <_Balloc+0x50>
 800e72a:	69e3      	ldr	r3, [r4, #28]
 800e72c:	68db      	ldr	r3, [r3, #12]
 800e72e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800e732:	b9b8      	cbnz	r0, 800e764 <_Balloc+0x68>
 800e734:	2101      	movs	r1, #1
 800e736:	4620      	mov	r0, r4
 800e738:	fa01 f605 	lsl.w	r6, r1, r5
 800e73c:	1d72      	adds	r2, r6, #5
 800e73e:	0092      	lsls	r2, r2, #2
 800e740:	f001 fd8c 	bl	801025c <_calloc_r>
 800e744:	b160      	cbz	r0, 800e760 <_Balloc+0x64>
 800e746:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800e74a:	e00e      	b.n	800e76a <_Balloc+0x6e>
 800e74c:	2221      	movs	r2, #33	@ 0x21
 800e74e:	2104      	movs	r1, #4
 800e750:	4620      	mov	r0, r4
 800e752:	f001 fd83 	bl	801025c <_calloc_r>
 800e756:	69e3      	ldr	r3, [r4, #28]
 800e758:	60f0      	str	r0, [r6, #12]
 800e75a:	68db      	ldr	r3, [r3, #12]
 800e75c:	2b00      	cmp	r3, #0
 800e75e:	d1e4      	bne.n	800e72a <_Balloc+0x2e>
 800e760:	2000      	movs	r0, #0
 800e762:	bd70      	pop	{r4, r5, r6, pc}
 800e764:	6802      	ldr	r2, [r0, #0]
 800e766:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800e76a:	2300      	movs	r3, #0
 800e76c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800e770:	e7f7      	b.n	800e762 <_Balloc+0x66>
 800e772:	bf00      	nop
 800e774:	08011006 	.word	0x08011006
 800e778:	08011086 	.word	0x08011086

0800e77c <_Bfree>:
 800e77c:	b570      	push	{r4, r5, r6, lr}
 800e77e:	69c6      	ldr	r6, [r0, #28]
 800e780:	4605      	mov	r5, r0
 800e782:	460c      	mov	r4, r1
 800e784:	b976      	cbnz	r6, 800e7a4 <_Bfree+0x28>
 800e786:	2010      	movs	r0, #16
 800e788:	f7ff ff02 	bl	800e590 <malloc>
 800e78c:	4602      	mov	r2, r0
 800e78e:	61e8      	str	r0, [r5, #28]
 800e790:	b920      	cbnz	r0, 800e79c <_Bfree+0x20>
 800e792:	4b09      	ldr	r3, [pc, #36]	@ (800e7b8 <_Bfree+0x3c>)
 800e794:	218f      	movs	r1, #143	@ 0x8f
 800e796:	4809      	ldr	r0, [pc, #36]	@ (800e7bc <_Bfree+0x40>)
 800e798:	f001 fd42 	bl	8010220 <__assert_func>
 800e79c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e7a0:	6006      	str	r6, [r0, #0]
 800e7a2:	60c6      	str	r6, [r0, #12]
 800e7a4:	b13c      	cbz	r4, 800e7b6 <_Bfree+0x3a>
 800e7a6:	69eb      	ldr	r3, [r5, #28]
 800e7a8:	6862      	ldr	r2, [r4, #4]
 800e7aa:	68db      	ldr	r3, [r3, #12]
 800e7ac:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800e7b0:	6021      	str	r1, [r4, #0]
 800e7b2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800e7b6:	bd70      	pop	{r4, r5, r6, pc}
 800e7b8:	08011006 	.word	0x08011006
 800e7bc:	08011086 	.word	0x08011086

0800e7c0 <__multadd>:
 800e7c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e7c4:	f101 0c14 	add.w	ip, r1, #20
 800e7c8:	4607      	mov	r7, r0
 800e7ca:	460c      	mov	r4, r1
 800e7cc:	461e      	mov	r6, r3
 800e7ce:	690d      	ldr	r5, [r1, #16]
 800e7d0:	2000      	movs	r0, #0
 800e7d2:	f8dc 3000 	ldr.w	r3, [ip]
 800e7d6:	3001      	adds	r0, #1
 800e7d8:	b299      	uxth	r1, r3
 800e7da:	4285      	cmp	r5, r0
 800e7dc:	fb02 6101 	mla	r1, r2, r1, r6
 800e7e0:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800e7e4:	ea4f 4311 	mov.w	r3, r1, lsr #16
 800e7e8:	b289      	uxth	r1, r1
 800e7ea:	fb02 3306 	mla	r3, r2, r6, r3
 800e7ee:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800e7f2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800e7f6:	f84c 1b04 	str.w	r1, [ip], #4
 800e7fa:	dcea      	bgt.n	800e7d2 <__multadd+0x12>
 800e7fc:	b30e      	cbz	r6, 800e842 <__multadd+0x82>
 800e7fe:	68a3      	ldr	r3, [r4, #8]
 800e800:	42ab      	cmp	r3, r5
 800e802:	dc19      	bgt.n	800e838 <__multadd+0x78>
 800e804:	6861      	ldr	r1, [r4, #4]
 800e806:	4638      	mov	r0, r7
 800e808:	3101      	adds	r1, #1
 800e80a:	f7ff ff77 	bl	800e6fc <_Balloc>
 800e80e:	4680      	mov	r8, r0
 800e810:	b928      	cbnz	r0, 800e81e <__multadd+0x5e>
 800e812:	4602      	mov	r2, r0
 800e814:	4b0c      	ldr	r3, [pc, #48]	@ (800e848 <__multadd+0x88>)
 800e816:	21ba      	movs	r1, #186	@ 0xba
 800e818:	480c      	ldr	r0, [pc, #48]	@ (800e84c <__multadd+0x8c>)
 800e81a:	f001 fd01 	bl	8010220 <__assert_func>
 800e81e:	6922      	ldr	r2, [r4, #16]
 800e820:	f104 010c 	add.w	r1, r4, #12
 800e824:	300c      	adds	r0, #12
 800e826:	3202      	adds	r2, #2
 800e828:	0092      	lsls	r2, r2, #2
 800e82a:	f001 fce3 	bl	80101f4 <memcpy>
 800e82e:	4621      	mov	r1, r4
 800e830:	4644      	mov	r4, r8
 800e832:	4638      	mov	r0, r7
 800e834:	f7ff ffa2 	bl	800e77c <_Bfree>
 800e838:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800e83c:	3501      	adds	r5, #1
 800e83e:	615e      	str	r6, [r3, #20]
 800e840:	6125      	str	r5, [r4, #16]
 800e842:	4620      	mov	r0, r4
 800e844:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e848:	08011075 	.word	0x08011075
 800e84c:	08011086 	.word	0x08011086

0800e850 <__s2b>:
 800e850:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e854:	4615      	mov	r5, r2
 800e856:	461f      	mov	r7, r3
 800e858:	2209      	movs	r2, #9
 800e85a:	3308      	adds	r3, #8
 800e85c:	460c      	mov	r4, r1
 800e85e:	4606      	mov	r6, r0
 800e860:	2100      	movs	r1, #0
 800e862:	fb93 f3f2 	sdiv	r3, r3, r2
 800e866:	2201      	movs	r2, #1
 800e868:	429a      	cmp	r2, r3
 800e86a:	db09      	blt.n	800e880 <__s2b+0x30>
 800e86c:	4630      	mov	r0, r6
 800e86e:	f7ff ff45 	bl	800e6fc <_Balloc>
 800e872:	b940      	cbnz	r0, 800e886 <__s2b+0x36>
 800e874:	4602      	mov	r2, r0
 800e876:	4b19      	ldr	r3, [pc, #100]	@ (800e8dc <__s2b+0x8c>)
 800e878:	21d3      	movs	r1, #211	@ 0xd3
 800e87a:	4819      	ldr	r0, [pc, #100]	@ (800e8e0 <__s2b+0x90>)
 800e87c:	f001 fcd0 	bl	8010220 <__assert_func>
 800e880:	0052      	lsls	r2, r2, #1
 800e882:	3101      	adds	r1, #1
 800e884:	e7f0      	b.n	800e868 <__s2b+0x18>
 800e886:	9b08      	ldr	r3, [sp, #32]
 800e888:	2d09      	cmp	r5, #9
 800e88a:	6143      	str	r3, [r0, #20]
 800e88c:	f04f 0301 	mov.w	r3, #1
 800e890:	6103      	str	r3, [r0, #16]
 800e892:	dd16      	ble.n	800e8c2 <__s2b+0x72>
 800e894:	f104 0909 	add.w	r9, r4, #9
 800e898:	442c      	add	r4, r5
 800e89a:	46c8      	mov	r8, r9
 800e89c:	f818 3b01 	ldrb.w	r3, [r8], #1
 800e8a0:	4601      	mov	r1, r0
 800e8a2:	220a      	movs	r2, #10
 800e8a4:	4630      	mov	r0, r6
 800e8a6:	3b30      	subs	r3, #48	@ 0x30
 800e8a8:	f7ff ff8a 	bl	800e7c0 <__multadd>
 800e8ac:	45a0      	cmp	r8, r4
 800e8ae:	d1f5      	bne.n	800e89c <__s2b+0x4c>
 800e8b0:	f1a5 0408 	sub.w	r4, r5, #8
 800e8b4:	444c      	add	r4, r9
 800e8b6:	1b2d      	subs	r5, r5, r4
 800e8b8:	1963      	adds	r3, r4, r5
 800e8ba:	42bb      	cmp	r3, r7
 800e8bc:	db04      	blt.n	800e8c8 <__s2b+0x78>
 800e8be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e8c2:	340a      	adds	r4, #10
 800e8c4:	2509      	movs	r5, #9
 800e8c6:	e7f6      	b.n	800e8b6 <__s2b+0x66>
 800e8c8:	f814 3b01 	ldrb.w	r3, [r4], #1
 800e8cc:	4601      	mov	r1, r0
 800e8ce:	220a      	movs	r2, #10
 800e8d0:	4630      	mov	r0, r6
 800e8d2:	3b30      	subs	r3, #48	@ 0x30
 800e8d4:	f7ff ff74 	bl	800e7c0 <__multadd>
 800e8d8:	e7ee      	b.n	800e8b8 <__s2b+0x68>
 800e8da:	bf00      	nop
 800e8dc:	08011075 	.word	0x08011075
 800e8e0:	08011086 	.word	0x08011086

0800e8e4 <__hi0bits>:
 800e8e4:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800e8e8:	4603      	mov	r3, r0
 800e8ea:	bf36      	itet	cc
 800e8ec:	0403      	lslcc	r3, r0, #16
 800e8ee:	2000      	movcs	r0, #0
 800e8f0:	2010      	movcc	r0, #16
 800e8f2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800e8f6:	bf3c      	itt	cc
 800e8f8:	021b      	lslcc	r3, r3, #8
 800e8fa:	3008      	addcc	r0, #8
 800e8fc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e900:	bf3c      	itt	cc
 800e902:	011b      	lslcc	r3, r3, #4
 800e904:	3004      	addcc	r0, #4
 800e906:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e90a:	bf3c      	itt	cc
 800e90c:	009b      	lslcc	r3, r3, #2
 800e90e:	3002      	addcc	r0, #2
 800e910:	2b00      	cmp	r3, #0
 800e912:	db05      	blt.n	800e920 <__hi0bits+0x3c>
 800e914:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800e918:	f100 0001 	add.w	r0, r0, #1
 800e91c:	bf08      	it	eq
 800e91e:	2020      	moveq	r0, #32
 800e920:	4770      	bx	lr

0800e922 <__lo0bits>:
 800e922:	6803      	ldr	r3, [r0, #0]
 800e924:	4602      	mov	r2, r0
 800e926:	f013 0007 	ands.w	r0, r3, #7
 800e92a:	d00b      	beq.n	800e944 <__lo0bits+0x22>
 800e92c:	07d9      	lsls	r1, r3, #31
 800e92e:	d421      	bmi.n	800e974 <__lo0bits+0x52>
 800e930:	0798      	lsls	r0, r3, #30
 800e932:	bf47      	ittee	mi
 800e934:	085b      	lsrmi	r3, r3, #1
 800e936:	2001      	movmi	r0, #1
 800e938:	089b      	lsrpl	r3, r3, #2
 800e93a:	2002      	movpl	r0, #2
 800e93c:	bf4c      	ite	mi
 800e93e:	6013      	strmi	r3, [r2, #0]
 800e940:	6013      	strpl	r3, [r2, #0]
 800e942:	4770      	bx	lr
 800e944:	b299      	uxth	r1, r3
 800e946:	b909      	cbnz	r1, 800e94c <__lo0bits+0x2a>
 800e948:	0c1b      	lsrs	r3, r3, #16
 800e94a:	2010      	movs	r0, #16
 800e94c:	b2d9      	uxtb	r1, r3
 800e94e:	b909      	cbnz	r1, 800e954 <__lo0bits+0x32>
 800e950:	3008      	adds	r0, #8
 800e952:	0a1b      	lsrs	r3, r3, #8
 800e954:	0719      	lsls	r1, r3, #28
 800e956:	bf04      	itt	eq
 800e958:	091b      	lsreq	r3, r3, #4
 800e95a:	3004      	addeq	r0, #4
 800e95c:	0799      	lsls	r1, r3, #30
 800e95e:	bf04      	itt	eq
 800e960:	089b      	lsreq	r3, r3, #2
 800e962:	3002      	addeq	r0, #2
 800e964:	07d9      	lsls	r1, r3, #31
 800e966:	d403      	bmi.n	800e970 <__lo0bits+0x4e>
 800e968:	085b      	lsrs	r3, r3, #1
 800e96a:	f100 0001 	add.w	r0, r0, #1
 800e96e:	d003      	beq.n	800e978 <__lo0bits+0x56>
 800e970:	6013      	str	r3, [r2, #0]
 800e972:	4770      	bx	lr
 800e974:	2000      	movs	r0, #0
 800e976:	4770      	bx	lr
 800e978:	2020      	movs	r0, #32
 800e97a:	4770      	bx	lr

0800e97c <__i2b>:
 800e97c:	b510      	push	{r4, lr}
 800e97e:	460c      	mov	r4, r1
 800e980:	2101      	movs	r1, #1
 800e982:	f7ff febb 	bl	800e6fc <_Balloc>
 800e986:	4602      	mov	r2, r0
 800e988:	b928      	cbnz	r0, 800e996 <__i2b+0x1a>
 800e98a:	4b05      	ldr	r3, [pc, #20]	@ (800e9a0 <__i2b+0x24>)
 800e98c:	f240 1145 	movw	r1, #325	@ 0x145
 800e990:	4804      	ldr	r0, [pc, #16]	@ (800e9a4 <__i2b+0x28>)
 800e992:	f001 fc45 	bl	8010220 <__assert_func>
 800e996:	2301      	movs	r3, #1
 800e998:	6144      	str	r4, [r0, #20]
 800e99a:	6103      	str	r3, [r0, #16]
 800e99c:	bd10      	pop	{r4, pc}
 800e99e:	bf00      	nop
 800e9a0:	08011075 	.word	0x08011075
 800e9a4:	08011086 	.word	0x08011086

0800e9a8 <__multiply>:
 800e9a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e9ac:	4617      	mov	r7, r2
 800e9ae:	690a      	ldr	r2, [r1, #16]
 800e9b0:	4689      	mov	r9, r1
 800e9b2:	b085      	sub	sp, #20
 800e9b4:	693b      	ldr	r3, [r7, #16]
 800e9b6:	429a      	cmp	r2, r3
 800e9b8:	bfa2      	ittt	ge
 800e9ba:	463b      	movge	r3, r7
 800e9bc:	460f      	movge	r7, r1
 800e9be:	4699      	movge	r9, r3
 800e9c0:	693d      	ldr	r5, [r7, #16]
 800e9c2:	68bb      	ldr	r3, [r7, #8]
 800e9c4:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800e9c8:	6879      	ldr	r1, [r7, #4]
 800e9ca:	eb05 060a 	add.w	r6, r5, sl
 800e9ce:	42b3      	cmp	r3, r6
 800e9d0:	bfb8      	it	lt
 800e9d2:	3101      	addlt	r1, #1
 800e9d4:	f7ff fe92 	bl	800e6fc <_Balloc>
 800e9d8:	b930      	cbnz	r0, 800e9e8 <__multiply+0x40>
 800e9da:	4602      	mov	r2, r0
 800e9dc:	4b42      	ldr	r3, [pc, #264]	@ (800eae8 <__multiply+0x140>)
 800e9de:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800e9e2:	4842      	ldr	r0, [pc, #264]	@ (800eaec <__multiply+0x144>)
 800e9e4:	f001 fc1c 	bl	8010220 <__assert_func>
 800e9e8:	f100 0414 	add.w	r4, r0, #20
 800e9ec:	2200      	movs	r2, #0
 800e9ee:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800e9f2:	4623      	mov	r3, r4
 800e9f4:	4573      	cmp	r3, lr
 800e9f6:	d320      	bcc.n	800ea3a <__multiply+0x92>
 800e9f8:	f107 0814 	add.w	r8, r7, #20
 800e9fc:	f109 0114 	add.w	r1, r9, #20
 800ea00:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800ea04:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800ea08:	9302      	str	r3, [sp, #8]
 800ea0a:	1beb      	subs	r3, r5, r7
 800ea0c:	3715      	adds	r7, #21
 800ea0e:	3b15      	subs	r3, #21
 800ea10:	f023 0303 	bic.w	r3, r3, #3
 800ea14:	3304      	adds	r3, #4
 800ea16:	42bd      	cmp	r5, r7
 800ea18:	bf38      	it	cc
 800ea1a:	2304      	movcc	r3, #4
 800ea1c:	9301      	str	r3, [sp, #4]
 800ea1e:	9b02      	ldr	r3, [sp, #8]
 800ea20:	9103      	str	r1, [sp, #12]
 800ea22:	428b      	cmp	r3, r1
 800ea24:	d80c      	bhi.n	800ea40 <__multiply+0x98>
 800ea26:	2e00      	cmp	r6, #0
 800ea28:	dd03      	ble.n	800ea32 <__multiply+0x8a>
 800ea2a:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800ea2e:	2b00      	cmp	r3, #0
 800ea30:	d057      	beq.n	800eae2 <__multiply+0x13a>
 800ea32:	6106      	str	r6, [r0, #16]
 800ea34:	b005      	add	sp, #20
 800ea36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ea3a:	f843 2b04 	str.w	r2, [r3], #4
 800ea3e:	e7d9      	b.n	800e9f4 <__multiply+0x4c>
 800ea40:	f8b1 a000 	ldrh.w	sl, [r1]
 800ea44:	f1ba 0f00 	cmp.w	sl, #0
 800ea48:	d021      	beq.n	800ea8e <__multiply+0xe6>
 800ea4a:	46c4      	mov	ip, r8
 800ea4c:	46a1      	mov	r9, r4
 800ea4e:	2700      	movs	r7, #0
 800ea50:	f85c 2b04 	ldr.w	r2, [ip], #4
 800ea54:	f8d9 3000 	ldr.w	r3, [r9]
 800ea58:	fa1f fb82 	uxth.w	fp, r2
 800ea5c:	4565      	cmp	r5, ip
 800ea5e:	b29b      	uxth	r3, r3
 800ea60:	ea4f 4212 	mov.w	r2, r2, lsr #16
 800ea64:	fb0a 330b 	mla	r3, sl, fp, r3
 800ea68:	443b      	add	r3, r7
 800ea6a:	f8d9 7000 	ldr.w	r7, [r9]
 800ea6e:	ea4f 4717 	mov.w	r7, r7, lsr #16
 800ea72:	fb0a 7202 	mla	r2, sl, r2, r7
 800ea76:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800ea7a:	b29b      	uxth	r3, r3
 800ea7c:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800ea80:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ea84:	f849 3b04 	str.w	r3, [r9], #4
 800ea88:	d8e2      	bhi.n	800ea50 <__multiply+0xa8>
 800ea8a:	9b01      	ldr	r3, [sp, #4]
 800ea8c:	50e7      	str	r7, [r4, r3]
 800ea8e:	9b03      	ldr	r3, [sp, #12]
 800ea90:	3104      	adds	r1, #4
 800ea92:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800ea96:	f1b9 0f00 	cmp.w	r9, #0
 800ea9a:	d020      	beq.n	800eade <__multiply+0x136>
 800ea9c:	6823      	ldr	r3, [r4, #0]
 800ea9e:	4647      	mov	r7, r8
 800eaa0:	46a4      	mov	ip, r4
 800eaa2:	f04f 0a00 	mov.w	sl, #0
 800eaa6:	f8b7 b000 	ldrh.w	fp, [r7]
 800eaaa:	b29b      	uxth	r3, r3
 800eaac:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800eab0:	fb09 220b 	mla	r2, r9, fp, r2
 800eab4:	4452      	add	r2, sl
 800eab6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800eaba:	f84c 3b04 	str.w	r3, [ip], #4
 800eabe:	f857 3b04 	ldr.w	r3, [r7], #4
 800eac2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800eac6:	f8bc 3000 	ldrh.w	r3, [ip]
 800eaca:	42bd      	cmp	r5, r7
 800eacc:	fb09 330a 	mla	r3, r9, sl, r3
 800ead0:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800ead4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ead8:	d8e5      	bhi.n	800eaa6 <__multiply+0xfe>
 800eada:	9a01      	ldr	r2, [sp, #4]
 800eadc:	50a3      	str	r3, [r4, r2]
 800eade:	3404      	adds	r4, #4
 800eae0:	e79d      	b.n	800ea1e <__multiply+0x76>
 800eae2:	3e01      	subs	r6, #1
 800eae4:	e79f      	b.n	800ea26 <__multiply+0x7e>
 800eae6:	bf00      	nop
 800eae8:	08011075 	.word	0x08011075
 800eaec:	08011086 	.word	0x08011086

0800eaf0 <__pow5mult>:
 800eaf0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800eaf4:	4615      	mov	r5, r2
 800eaf6:	f012 0203 	ands.w	r2, r2, #3
 800eafa:	4607      	mov	r7, r0
 800eafc:	460e      	mov	r6, r1
 800eafe:	d007      	beq.n	800eb10 <__pow5mult+0x20>
 800eb00:	3a01      	subs	r2, #1
 800eb02:	4c25      	ldr	r4, [pc, #148]	@ (800eb98 <__pow5mult+0xa8>)
 800eb04:	2300      	movs	r3, #0
 800eb06:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800eb0a:	f7ff fe59 	bl	800e7c0 <__multadd>
 800eb0e:	4606      	mov	r6, r0
 800eb10:	10ad      	asrs	r5, r5, #2
 800eb12:	d03d      	beq.n	800eb90 <__pow5mult+0xa0>
 800eb14:	69fc      	ldr	r4, [r7, #28]
 800eb16:	b97c      	cbnz	r4, 800eb38 <__pow5mult+0x48>
 800eb18:	2010      	movs	r0, #16
 800eb1a:	f7ff fd39 	bl	800e590 <malloc>
 800eb1e:	4602      	mov	r2, r0
 800eb20:	61f8      	str	r0, [r7, #28]
 800eb22:	b928      	cbnz	r0, 800eb30 <__pow5mult+0x40>
 800eb24:	4b1d      	ldr	r3, [pc, #116]	@ (800eb9c <__pow5mult+0xac>)
 800eb26:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800eb2a:	481d      	ldr	r0, [pc, #116]	@ (800eba0 <__pow5mult+0xb0>)
 800eb2c:	f001 fb78 	bl	8010220 <__assert_func>
 800eb30:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800eb34:	6004      	str	r4, [r0, #0]
 800eb36:	60c4      	str	r4, [r0, #12]
 800eb38:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800eb3c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800eb40:	b94c      	cbnz	r4, 800eb56 <__pow5mult+0x66>
 800eb42:	f240 2171 	movw	r1, #625	@ 0x271
 800eb46:	4638      	mov	r0, r7
 800eb48:	f7ff ff18 	bl	800e97c <__i2b>
 800eb4c:	2300      	movs	r3, #0
 800eb4e:	4604      	mov	r4, r0
 800eb50:	f8c8 0008 	str.w	r0, [r8, #8]
 800eb54:	6003      	str	r3, [r0, #0]
 800eb56:	f04f 0900 	mov.w	r9, #0
 800eb5a:	07eb      	lsls	r3, r5, #31
 800eb5c:	d50a      	bpl.n	800eb74 <__pow5mult+0x84>
 800eb5e:	4631      	mov	r1, r6
 800eb60:	4622      	mov	r2, r4
 800eb62:	4638      	mov	r0, r7
 800eb64:	f7ff ff20 	bl	800e9a8 <__multiply>
 800eb68:	4680      	mov	r8, r0
 800eb6a:	4631      	mov	r1, r6
 800eb6c:	4638      	mov	r0, r7
 800eb6e:	4646      	mov	r6, r8
 800eb70:	f7ff fe04 	bl	800e77c <_Bfree>
 800eb74:	106d      	asrs	r5, r5, #1
 800eb76:	d00b      	beq.n	800eb90 <__pow5mult+0xa0>
 800eb78:	6820      	ldr	r0, [r4, #0]
 800eb7a:	b938      	cbnz	r0, 800eb8c <__pow5mult+0x9c>
 800eb7c:	4622      	mov	r2, r4
 800eb7e:	4621      	mov	r1, r4
 800eb80:	4638      	mov	r0, r7
 800eb82:	f7ff ff11 	bl	800e9a8 <__multiply>
 800eb86:	6020      	str	r0, [r4, #0]
 800eb88:	f8c0 9000 	str.w	r9, [r0]
 800eb8c:	4604      	mov	r4, r0
 800eb8e:	e7e4      	b.n	800eb5a <__pow5mult+0x6a>
 800eb90:	4630      	mov	r0, r6
 800eb92:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800eb96:	bf00      	nop
 800eb98:	08011198 	.word	0x08011198
 800eb9c:	08011006 	.word	0x08011006
 800eba0:	08011086 	.word	0x08011086

0800eba4 <__lshift>:
 800eba4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800eba8:	460c      	mov	r4, r1
 800ebaa:	4607      	mov	r7, r0
 800ebac:	4691      	mov	r9, r2
 800ebae:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800ebb2:	6923      	ldr	r3, [r4, #16]
 800ebb4:	6849      	ldr	r1, [r1, #4]
 800ebb6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800ebba:	68a3      	ldr	r3, [r4, #8]
 800ebbc:	f108 0601 	add.w	r6, r8, #1
 800ebc0:	42b3      	cmp	r3, r6
 800ebc2:	db0b      	blt.n	800ebdc <__lshift+0x38>
 800ebc4:	4638      	mov	r0, r7
 800ebc6:	f7ff fd99 	bl	800e6fc <_Balloc>
 800ebca:	4605      	mov	r5, r0
 800ebcc:	b948      	cbnz	r0, 800ebe2 <__lshift+0x3e>
 800ebce:	4602      	mov	r2, r0
 800ebd0:	4b28      	ldr	r3, [pc, #160]	@ (800ec74 <__lshift+0xd0>)
 800ebd2:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800ebd6:	4828      	ldr	r0, [pc, #160]	@ (800ec78 <__lshift+0xd4>)
 800ebd8:	f001 fb22 	bl	8010220 <__assert_func>
 800ebdc:	3101      	adds	r1, #1
 800ebde:	005b      	lsls	r3, r3, #1
 800ebe0:	e7ee      	b.n	800ebc0 <__lshift+0x1c>
 800ebe2:	2300      	movs	r3, #0
 800ebe4:	f100 0114 	add.w	r1, r0, #20
 800ebe8:	f100 0210 	add.w	r2, r0, #16
 800ebec:	4618      	mov	r0, r3
 800ebee:	4553      	cmp	r3, sl
 800ebf0:	db33      	blt.n	800ec5a <__lshift+0xb6>
 800ebf2:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800ebf6:	f104 0314 	add.w	r3, r4, #20
 800ebfa:	6920      	ldr	r0, [r4, #16]
 800ebfc:	f019 091f 	ands.w	r9, r9, #31
 800ec00:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800ec04:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800ec08:	d02b      	beq.n	800ec62 <__lshift+0xbe>
 800ec0a:	f1c9 0e20 	rsb	lr, r9, #32
 800ec0e:	468a      	mov	sl, r1
 800ec10:	2200      	movs	r2, #0
 800ec12:	6818      	ldr	r0, [r3, #0]
 800ec14:	fa00 f009 	lsl.w	r0, r0, r9
 800ec18:	4310      	orrs	r0, r2
 800ec1a:	f84a 0b04 	str.w	r0, [sl], #4
 800ec1e:	f853 2b04 	ldr.w	r2, [r3], #4
 800ec22:	459c      	cmp	ip, r3
 800ec24:	fa22 f20e 	lsr.w	r2, r2, lr
 800ec28:	d8f3      	bhi.n	800ec12 <__lshift+0x6e>
 800ec2a:	ebac 0304 	sub.w	r3, ip, r4
 800ec2e:	f104 0015 	add.w	r0, r4, #21
 800ec32:	3b15      	subs	r3, #21
 800ec34:	f023 0303 	bic.w	r3, r3, #3
 800ec38:	3304      	adds	r3, #4
 800ec3a:	4560      	cmp	r0, ip
 800ec3c:	bf88      	it	hi
 800ec3e:	2304      	movhi	r3, #4
 800ec40:	50ca      	str	r2, [r1, r3]
 800ec42:	b10a      	cbz	r2, 800ec48 <__lshift+0xa4>
 800ec44:	f108 0602 	add.w	r6, r8, #2
 800ec48:	3e01      	subs	r6, #1
 800ec4a:	4638      	mov	r0, r7
 800ec4c:	4621      	mov	r1, r4
 800ec4e:	612e      	str	r6, [r5, #16]
 800ec50:	f7ff fd94 	bl	800e77c <_Bfree>
 800ec54:	4628      	mov	r0, r5
 800ec56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ec5a:	3301      	adds	r3, #1
 800ec5c:	f842 0f04 	str.w	r0, [r2, #4]!
 800ec60:	e7c5      	b.n	800ebee <__lshift+0x4a>
 800ec62:	3904      	subs	r1, #4
 800ec64:	f853 2b04 	ldr.w	r2, [r3], #4
 800ec68:	459c      	cmp	ip, r3
 800ec6a:	f841 2f04 	str.w	r2, [r1, #4]!
 800ec6e:	d8f9      	bhi.n	800ec64 <__lshift+0xc0>
 800ec70:	e7ea      	b.n	800ec48 <__lshift+0xa4>
 800ec72:	bf00      	nop
 800ec74:	08011075 	.word	0x08011075
 800ec78:	08011086 	.word	0x08011086

0800ec7c <__mcmp>:
 800ec7c:	4603      	mov	r3, r0
 800ec7e:	690a      	ldr	r2, [r1, #16]
 800ec80:	6900      	ldr	r0, [r0, #16]
 800ec82:	1a80      	subs	r0, r0, r2
 800ec84:	b530      	push	{r4, r5, lr}
 800ec86:	d10e      	bne.n	800eca6 <__mcmp+0x2a>
 800ec88:	3314      	adds	r3, #20
 800ec8a:	3114      	adds	r1, #20
 800ec8c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800ec90:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800ec94:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800ec98:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800ec9c:	4295      	cmp	r5, r2
 800ec9e:	d003      	beq.n	800eca8 <__mcmp+0x2c>
 800eca0:	d205      	bcs.n	800ecae <__mcmp+0x32>
 800eca2:	f04f 30ff 	mov.w	r0, #4294967295
 800eca6:	bd30      	pop	{r4, r5, pc}
 800eca8:	42a3      	cmp	r3, r4
 800ecaa:	d3f3      	bcc.n	800ec94 <__mcmp+0x18>
 800ecac:	e7fb      	b.n	800eca6 <__mcmp+0x2a>
 800ecae:	2001      	movs	r0, #1
 800ecb0:	e7f9      	b.n	800eca6 <__mcmp+0x2a>
	...

0800ecb4 <__mdiff>:
 800ecb4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ecb8:	4689      	mov	r9, r1
 800ecba:	4606      	mov	r6, r0
 800ecbc:	4611      	mov	r1, r2
 800ecbe:	4614      	mov	r4, r2
 800ecc0:	4648      	mov	r0, r9
 800ecc2:	f7ff ffdb 	bl	800ec7c <__mcmp>
 800ecc6:	1e05      	subs	r5, r0, #0
 800ecc8:	d112      	bne.n	800ecf0 <__mdiff+0x3c>
 800ecca:	4629      	mov	r1, r5
 800eccc:	4630      	mov	r0, r6
 800ecce:	f7ff fd15 	bl	800e6fc <_Balloc>
 800ecd2:	4602      	mov	r2, r0
 800ecd4:	b928      	cbnz	r0, 800ece2 <__mdiff+0x2e>
 800ecd6:	4b41      	ldr	r3, [pc, #260]	@ (800eddc <__mdiff+0x128>)
 800ecd8:	f240 2137 	movw	r1, #567	@ 0x237
 800ecdc:	4840      	ldr	r0, [pc, #256]	@ (800ede0 <__mdiff+0x12c>)
 800ecde:	f001 fa9f 	bl	8010220 <__assert_func>
 800ece2:	2301      	movs	r3, #1
 800ece4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800ece8:	4610      	mov	r0, r2
 800ecea:	b003      	add	sp, #12
 800ecec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ecf0:	bfbc      	itt	lt
 800ecf2:	464b      	movlt	r3, r9
 800ecf4:	46a1      	movlt	r9, r4
 800ecf6:	4630      	mov	r0, r6
 800ecf8:	bfb8      	it	lt
 800ecfa:	2501      	movlt	r5, #1
 800ecfc:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800ed00:	bfb4      	ite	lt
 800ed02:	461c      	movlt	r4, r3
 800ed04:	2500      	movge	r5, #0
 800ed06:	f7ff fcf9 	bl	800e6fc <_Balloc>
 800ed0a:	4602      	mov	r2, r0
 800ed0c:	b918      	cbnz	r0, 800ed16 <__mdiff+0x62>
 800ed0e:	4b33      	ldr	r3, [pc, #204]	@ (800eddc <__mdiff+0x128>)
 800ed10:	f240 2145 	movw	r1, #581	@ 0x245
 800ed14:	e7e2      	b.n	800ecdc <__mdiff+0x28>
 800ed16:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800ed1a:	f104 0e14 	add.w	lr, r4, #20
 800ed1e:	6926      	ldr	r6, [r4, #16]
 800ed20:	f100 0b14 	add.w	fp, r0, #20
 800ed24:	60c5      	str	r5, [r0, #12]
 800ed26:	f109 0514 	add.w	r5, r9, #20
 800ed2a:	f109 0310 	add.w	r3, r9, #16
 800ed2e:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800ed32:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800ed36:	46d9      	mov	r9, fp
 800ed38:	f04f 0c00 	mov.w	ip, #0
 800ed3c:	9301      	str	r3, [sp, #4]
 800ed3e:	9b01      	ldr	r3, [sp, #4]
 800ed40:	f85e 0b04 	ldr.w	r0, [lr], #4
 800ed44:	f853 af04 	ldr.w	sl, [r3, #4]!
 800ed48:	4576      	cmp	r6, lr
 800ed4a:	9301      	str	r3, [sp, #4]
 800ed4c:	fa1f f38a 	uxth.w	r3, sl
 800ed50:	4619      	mov	r1, r3
 800ed52:	b283      	uxth	r3, r0
 800ed54:	ea4f 4010 	mov.w	r0, r0, lsr #16
 800ed58:	eba1 0303 	sub.w	r3, r1, r3
 800ed5c:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800ed60:	4463      	add	r3, ip
 800ed62:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800ed66:	b29b      	uxth	r3, r3
 800ed68:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800ed6c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800ed70:	f849 3b04 	str.w	r3, [r9], #4
 800ed74:	d8e3      	bhi.n	800ed3e <__mdiff+0x8a>
 800ed76:	1b33      	subs	r3, r6, r4
 800ed78:	3415      	adds	r4, #21
 800ed7a:	3b15      	subs	r3, #21
 800ed7c:	f023 0303 	bic.w	r3, r3, #3
 800ed80:	3304      	adds	r3, #4
 800ed82:	42a6      	cmp	r6, r4
 800ed84:	bf38      	it	cc
 800ed86:	2304      	movcc	r3, #4
 800ed88:	441d      	add	r5, r3
 800ed8a:	445b      	add	r3, fp
 800ed8c:	462c      	mov	r4, r5
 800ed8e:	461e      	mov	r6, r3
 800ed90:	4544      	cmp	r4, r8
 800ed92:	d30e      	bcc.n	800edb2 <__mdiff+0xfe>
 800ed94:	f108 0103 	add.w	r1, r8, #3
 800ed98:	1b49      	subs	r1, r1, r5
 800ed9a:	3d03      	subs	r5, #3
 800ed9c:	f021 0103 	bic.w	r1, r1, #3
 800eda0:	45a8      	cmp	r8, r5
 800eda2:	bf38      	it	cc
 800eda4:	2100      	movcc	r1, #0
 800eda6:	440b      	add	r3, r1
 800eda8:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800edac:	b199      	cbz	r1, 800edd6 <__mdiff+0x122>
 800edae:	6117      	str	r7, [r2, #16]
 800edb0:	e79a      	b.n	800ece8 <__mdiff+0x34>
 800edb2:	f854 1b04 	ldr.w	r1, [r4], #4
 800edb6:	46e6      	mov	lr, ip
 800edb8:	fa1f fc81 	uxth.w	ip, r1
 800edbc:	0c08      	lsrs	r0, r1, #16
 800edbe:	4471      	add	r1, lr
 800edc0:	44f4      	add	ip, lr
 800edc2:	b289      	uxth	r1, r1
 800edc4:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800edc8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800edcc:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800edd0:	f846 1b04 	str.w	r1, [r6], #4
 800edd4:	e7dc      	b.n	800ed90 <__mdiff+0xdc>
 800edd6:	3f01      	subs	r7, #1
 800edd8:	e7e6      	b.n	800eda8 <__mdiff+0xf4>
 800edda:	bf00      	nop
 800eddc:	08011075 	.word	0x08011075
 800ede0:	08011086 	.word	0x08011086

0800ede4 <__ulp>:
 800ede4:	b082      	sub	sp, #8
 800ede6:	4b11      	ldr	r3, [pc, #68]	@ (800ee2c <__ulp+0x48>)
 800ede8:	ed8d 0b00 	vstr	d0, [sp]
 800edec:	9a01      	ldr	r2, [sp, #4]
 800edee:	4013      	ands	r3, r2
 800edf0:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800edf4:	2b00      	cmp	r3, #0
 800edf6:	dc08      	bgt.n	800ee0a <__ulp+0x26>
 800edf8:	425b      	negs	r3, r3
 800edfa:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800edfe:	ea4f 5223 	mov.w	r2, r3, asr #20
 800ee02:	da04      	bge.n	800ee0e <__ulp+0x2a>
 800ee04:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800ee08:	4113      	asrs	r3, r2
 800ee0a:	2200      	movs	r2, #0
 800ee0c:	e008      	b.n	800ee20 <__ulp+0x3c>
 800ee0e:	f1a2 0314 	sub.w	r3, r2, #20
 800ee12:	2b1e      	cmp	r3, #30
 800ee14:	bfd6      	itet	le
 800ee16:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800ee1a:	2201      	movgt	r2, #1
 800ee1c:	40da      	lsrle	r2, r3
 800ee1e:	2300      	movs	r3, #0
 800ee20:	4619      	mov	r1, r3
 800ee22:	4610      	mov	r0, r2
 800ee24:	ec41 0b10 	vmov	d0, r0, r1
 800ee28:	b002      	add	sp, #8
 800ee2a:	4770      	bx	lr
 800ee2c:	7ff00000 	.word	0x7ff00000

0800ee30 <__b2d>:
 800ee30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ee34:	6906      	ldr	r6, [r0, #16]
 800ee36:	f100 0814 	add.w	r8, r0, #20
 800ee3a:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800ee3e:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800ee42:	1f37      	subs	r7, r6, #4
 800ee44:	4610      	mov	r0, r2
 800ee46:	f7ff fd4d 	bl	800e8e4 <__hi0bits>
 800ee4a:	f1c0 0320 	rsb	r3, r0, #32
 800ee4e:	280a      	cmp	r0, #10
 800ee50:	600b      	str	r3, [r1, #0]
 800ee52:	491d      	ldr	r1, [pc, #116]	@ (800eec8 <__b2d+0x98>)
 800ee54:	dc16      	bgt.n	800ee84 <__b2d+0x54>
 800ee56:	f1c0 0c0b 	rsb	ip, r0, #11
 800ee5a:	45b8      	cmp	r8, r7
 800ee5c:	f100 0015 	add.w	r0, r0, #21
 800ee60:	fa22 f30c 	lsr.w	r3, r2, ip
 800ee64:	fa02 f000 	lsl.w	r0, r2, r0
 800ee68:	ea43 0501 	orr.w	r5, r3, r1
 800ee6c:	bf34      	ite	cc
 800ee6e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800ee72:	2300      	movcs	r3, #0
 800ee74:	fa23 f30c 	lsr.w	r3, r3, ip
 800ee78:	4303      	orrs	r3, r0
 800ee7a:	461c      	mov	r4, r3
 800ee7c:	ec45 4b10 	vmov	d0, r4, r5
 800ee80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ee84:	45b8      	cmp	r8, r7
 800ee86:	bf3a      	itte	cc
 800ee88:	f1a6 0708 	subcc.w	r7, r6, #8
 800ee8c:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800ee90:	2300      	movcs	r3, #0
 800ee92:	380b      	subs	r0, #11
 800ee94:	d014      	beq.n	800eec0 <__b2d+0x90>
 800ee96:	f1c0 0120 	rsb	r1, r0, #32
 800ee9a:	4082      	lsls	r2, r0
 800ee9c:	4547      	cmp	r7, r8
 800ee9e:	fa23 f401 	lsr.w	r4, r3, r1
 800eea2:	fa03 f300 	lsl.w	r3, r3, r0
 800eea6:	ea42 0204 	orr.w	r2, r2, r4
 800eeaa:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800eeae:	bf8c      	ite	hi
 800eeb0:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800eeb4:	2200      	movls	r2, #0
 800eeb6:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800eeba:	40ca      	lsrs	r2, r1
 800eebc:	4313      	orrs	r3, r2
 800eebe:	e7dc      	b.n	800ee7a <__b2d+0x4a>
 800eec0:	ea42 0501 	orr.w	r5, r2, r1
 800eec4:	e7d9      	b.n	800ee7a <__b2d+0x4a>
 800eec6:	bf00      	nop
 800eec8:	3ff00000 	.word	0x3ff00000

0800eecc <__d2b>:
 800eecc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800eed0:	460f      	mov	r7, r1
 800eed2:	2101      	movs	r1, #1
 800eed4:	4616      	mov	r6, r2
 800eed6:	ec59 8b10 	vmov	r8, r9, d0
 800eeda:	f7ff fc0f 	bl	800e6fc <_Balloc>
 800eede:	4604      	mov	r4, r0
 800eee0:	b930      	cbnz	r0, 800eef0 <__d2b+0x24>
 800eee2:	4602      	mov	r2, r0
 800eee4:	4b23      	ldr	r3, [pc, #140]	@ (800ef74 <__d2b+0xa8>)
 800eee6:	f240 310f 	movw	r1, #783	@ 0x30f
 800eeea:	4823      	ldr	r0, [pc, #140]	@ (800ef78 <__d2b+0xac>)
 800eeec:	f001 f998 	bl	8010220 <__assert_func>
 800eef0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800eef4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800eef8:	b10d      	cbz	r5, 800eefe <__d2b+0x32>
 800eefa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800eefe:	9301      	str	r3, [sp, #4]
 800ef00:	f1b8 0300 	subs.w	r3, r8, #0
 800ef04:	d023      	beq.n	800ef4e <__d2b+0x82>
 800ef06:	4668      	mov	r0, sp
 800ef08:	9300      	str	r3, [sp, #0]
 800ef0a:	f7ff fd0a 	bl	800e922 <__lo0bits>
 800ef0e:	e9dd 1200 	ldrd	r1, r2, [sp]
 800ef12:	b1d0      	cbz	r0, 800ef4a <__d2b+0x7e>
 800ef14:	f1c0 0320 	rsb	r3, r0, #32
 800ef18:	fa02 f303 	lsl.w	r3, r2, r3
 800ef1c:	40c2      	lsrs	r2, r0
 800ef1e:	430b      	orrs	r3, r1
 800ef20:	9201      	str	r2, [sp, #4]
 800ef22:	6163      	str	r3, [r4, #20]
 800ef24:	9b01      	ldr	r3, [sp, #4]
 800ef26:	2b00      	cmp	r3, #0
 800ef28:	61a3      	str	r3, [r4, #24]
 800ef2a:	bf0c      	ite	eq
 800ef2c:	2201      	moveq	r2, #1
 800ef2e:	2202      	movne	r2, #2
 800ef30:	6122      	str	r2, [r4, #16]
 800ef32:	b1a5      	cbz	r5, 800ef5e <__d2b+0x92>
 800ef34:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800ef38:	4405      	add	r5, r0
 800ef3a:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800ef3e:	603d      	str	r5, [r7, #0]
 800ef40:	6030      	str	r0, [r6, #0]
 800ef42:	4620      	mov	r0, r4
 800ef44:	b003      	add	sp, #12
 800ef46:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ef4a:	6161      	str	r1, [r4, #20]
 800ef4c:	e7ea      	b.n	800ef24 <__d2b+0x58>
 800ef4e:	a801      	add	r0, sp, #4
 800ef50:	f7ff fce7 	bl	800e922 <__lo0bits>
 800ef54:	9b01      	ldr	r3, [sp, #4]
 800ef56:	3020      	adds	r0, #32
 800ef58:	2201      	movs	r2, #1
 800ef5a:	6163      	str	r3, [r4, #20]
 800ef5c:	e7e8      	b.n	800ef30 <__d2b+0x64>
 800ef5e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800ef62:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800ef66:	6038      	str	r0, [r7, #0]
 800ef68:	6918      	ldr	r0, [r3, #16]
 800ef6a:	f7ff fcbb 	bl	800e8e4 <__hi0bits>
 800ef6e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800ef72:	e7e5      	b.n	800ef40 <__d2b+0x74>
 800ef74:	08011075 	.word	0x08011075
 800ef78:	08011086 	.word	0x08011086

0800ef7c <__ratio>:
 800ef7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ef80:	b085      	sub	sp, #20
 800ef82:	e9cd 1000 	strd	r1, r0, [sp]
 800ef86:	a902      	add	r1, sp, #8
 800ef88:	f7ff ff52 	bl	800ee30 <__b2d>
 800ef8c:	a903      	add	r1, sp, #12
 800ef8e:	9800      	ldr	r0, [sp, #0]
 800ef90:	ec55 4b10 	vmov	r4, r5, d0
 800ef94:	f7ff ff4c 	bl	800ee30 <__b2d>
 800ef98:	9b01      	ldr	r3, [sp, #4]
 800ef9a:	462f      	mov	r7, r5
 800ef9c:	4620      	mov	r0, r4
 800ef9e:	6919      	ldr	r1, [r3, #16]
 800efa0:	9b00      	ldr	r3, [sp, #0]
 800efa2:	691b      	ldr	r3, [r3, #16]
 800efa4:	1ac9      	subs	r1, r1, r3
 800efa6:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800efaa:	ec5b ab10 	vmov	sl, fp, d0
 800efae:	1a9b      	subs	r3, r3, r2
 800efb0:	46d9      	mov	r9, fp
 800efb2:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800efb6:	2b00      	cmp	r3, #0
 800efb8:	bfcd      	iteet	gt
 800efba:	462a      	movgt	r2, r5
 800efbc:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800efc0:	465a      	movle	r2, fp
 800efc2:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800efc6:	bfd8      	it	le
 800efc8:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800efcc:	4652      	mov	r2, sl
 800efce:	4639      	mov	r1, r7
 800efd0:	464b      	mov	r3, r9
 800efd2:	f7f1 fc4b 	bl	800086c <__aeabi_ddiv>
 800efd6:	ec41 0b10 	vmov	d0, r0, r1
 800efda:	b005      	add	sp, #20
 800efdc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800efe0 <__copybits>:
 800efe0:	3901      	subs	r1, #1
 800efe2:	f102 0314 	add.w	r3, r2, #20
 800efe6:	1149      	asrs	r1, r1, #5
 800efe8:	b570      	push	{r4, r5, r6, lr}
 800efea:	3101      	adds	r1, #1
 800efec:	6914      	ldr	r4, [r2, #16]
 800efee:	1f05      	subs	r5, r0, #4
 800eff0:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800eff4:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800eff8:	42a3      	cmp	r3, r4
 800effa:	d30c      	bcc.n	800f016 <__copybits+0x36>
 800effc:	1aa3      	subs	r3, r4, r2
 800effe:	3211      	adds	r2, #17
 800f000:	3b11      	subs	r3, #17
 800f002:	f023 0303 	bic.w	r3, r3, #3
 800f006:	42a2      	cmp	r2, r4
 800f008:	bf88      	it	hi
 800f00a:	2300      	movhi	r3, #0
 800f00c:	4418      	add	r0, r3
 800f00e:	2300      	movs	r3, #0
 800f010:	4288      	cmp	r0, r1
 800f012:	d305      	bcc.n	800f020 <__copybits+0x40>
 800f014:	bd70      	pop	{r4, r5, r6, pc}
 800f016:	f853 6b04 	ldr.w	r6, [r3], #4
 800f01a:	f845 6f04 	str.w	r6, [r5, #4]!
 800f01e:	e7eb      	b.n	800eff8 <__copybits+0x18>
 800f020:	f840 3b04 	str.w	r3, [r0], #4
 800f024:	e7f4      	b.n	800f010 <__copybits+0x30>

0800f026 <__any_on>:
 800f026:	f100 0214 	add.w	r2, r0, #20
 800f02a:	114b      	asrs	r3, r1, #5
 800f02c:	6900      	ldr	r0, [r0, #16]
 800f02e:	4298      	cmp	r0, r3
 800f030:	b510      	push	{r4, lr}
 800f032:	db11      	blt.n	800f058 <__any_on+0x32>
 800f034:	dd0a      	ble.n	800f04c <__any_on+0x26>
 800f036:	f011 011f 	ands.w	r1, r1, #31
 800f03a:	d007      	beq.n	800f04c <__any_on+0x26>
 800f03c:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800f040:	fa24 f001 	lsr.w	r0, r4, r1
 800f044:	fa00 f101 	lsl.w	r1, r0, r1
 800f048:	428c      	cmp	r4, r1
 800f04a:	d10b      	bne.n	800f064 <__any_on+0x3e>
 800f04c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800f050:	4293      	cmp	r3, r2
 800f052:	d803      	bhi.n	800f05c <__any_on+0x36>
 800f054:	2000      	movs	r0, #0
 800f056:	bd10      	pop	{r4, pc}
 800f058:	4603      	mov	r3, r0
 800f05a:	e7f7      	b.n	800f04c <__any_on+0x26>
 800f05c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800f060:	2900      	cmp	r1, #0
 800f062:	d0f5      	beq.n	800f050 <__any_on+0x2a>
 800f064:	2001      	movs	r0, #1
 800f066:	e7f6      	b.n	800f056 <__any_on+0x30>

0800f068 <sulp>:
 800f068:	b570      	push	{r4, r5, r6, lr}
 800f06a:	4604      	mov	r4, r0
 800f06c:	460d      	mov	r5, r1
 800f06e:	4616      	mov	r6, r2
 800f070:	ec45 4b10 	vmov	d0, r4, r5
 800f074:	f7ff feb6 	bl	800ede4 <__ulp>
 800f078:	ec51 0b10 	vmov	r0, r1, d0
 800f07c:	b17e      	cbz	r6, 800f09e <sulp+0x36>
 800f07e:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800f082:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800f086:	2b00      	cmp	r3, #0
 800f088:	dd09      	ble.n	800f09e <sulp+0x36>
 800f08a:	051b      	lsls	r3, r3, #20
 800f08c:	2400      	movs	r4, #0
 800f08e:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800f092:	4622      	mov	r2, r4
 800f094:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800f098:	462b      	mov	r3, r5
 800f09a:	f7f1 fabd 	bl	8000618 <__aeabi_dmul>
 800f09e:	ec41 0b10 	vmov	d0, r0, r1
 800f0a2:	bd70      	pop	{r4, r5, r6, pc}
 800f0a4:	0000      	movs	r0, r0
	...

0800f0a8 <_strtod_l>:
 800f0a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f0ac:	b09f      	sub	sp, #124	@ 0x7c
 800f0ae:	460c      	mov	r4, r1
 800f0b0:	f04f 0a00 	mov.w	sl, #0
 800f0b4:	f04f 0b00 	mov.w	fp, #0
 800f0b8:	9217      	str	r2, [sp, #92]	@ 0x5c
 800f0ba:	2200      	movs	r2, #0
 800f0bc:	9005      	str	r0, [sp, #20]
 800f0be:	921a      	str	r2, [sp, #104]	@ 0x68
 800f0c0:	460a      	mov	r2, r1
 800f0c2:	9219      	str	r2, [sp, #100]	@ 0x64
 800f0c4:	7811      	ldrb	r1, [r2, #0]
 800f0c6:	292b      	cmp	r1, #43	@ 0x2b
 800f0c8:	d04a      	beq.n	800f160 <_strtod_l+0xb8>
 800f0ca:	d838      	bhi.n	800f13e <_strtod_l+0x96>
 800f0cc:	290d      	cmp	r1, #13
 800f0ce:	d832      	bhi.n	800f136 <_strtod_l+0x8e>
 800f0d0:	2908      	cmp	r1, #8
 800f0d2:	d832      	bhi.n	800f13a <_strtod_l+0x92>
 800f0d4:	2900      	cmp	r1, #0
 800f0d6:	d03b      	beq.n	800f150 <_strtod_l+0xa8>
 800f0d8:	2200      	movs	r2, #0
 800f0da:	920e      	str	r2, [sp, #56]	@ 0x38
 800f0dc:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800f0de:	782a      	ldrb	r2, [r5, #0]
 800f0e0:	2a30      	cmp	r2, #48	@ 0x30
 800f0e2:	f040 80b2 	bne.w	800f24a <_strtod_l+0x1a2>
 800f0e6:	786a      	ldrb	r2, [r5, #1]
 800f0e8:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800f0ec:	2a58      	cmp	r2, #88	@ 0x58
 800f0ee:	d16e      	bne.n	800f1ce <_strtod_l+0x126>
 800f0f0:	9302      	str	r3, [sp, #8]
 800f0f2:	a919      	add	r1, sp, #100	@ 0x64
 800f0f4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f0f6:	4a90      	ldr	r2, [pc, #576]	@ (800f338 <_strtod_l+0x290>)
 800f0f8:	9301      	str	r3, [sp, #4]
 800f0fa:	ab1a      	add	r3, sp, #104	@ 0x68
 800f0fc:	9805      	ldr	r0, [sp, #20]
 800f0fe:	9300      	str	r3, [sp, #0]
 800f100:	ab1b      	add	r3, sp, #108	@ 0x6c
 800f102:	f001 f925 	bl	8010350 <__gethex>
 800f106:	f010 060f 	ands.w	r6, r0, #15
 800f10a:	4604      	mov	r4, r0
 800f10c:	d005      	beq.n	800f11a <_strtod_l+0x72>
 800f10e:	2e06      	cmp	r6, #6
 800f110:	d128      	bne.n	800f164 <_strtod_l+0xbc>
 800f112:	3501      	adds	r5, #1
 800f114:	2300      	movs	r3, #0
 800f116:	9519      	str	r5, [sp, #100]	@ 0x64
 800f118:	930e      	str	r3, [sp, #56]	@ 0x38
 800f11a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800f11c:	2b00      	cmp	r3, #0
 800f11e:	f040 858e 	bne.w	800fc3e <_strtod_l+0xb96>
 800f122:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f124:	b1cb      	cbz	r3, 800f15a <_strtod_l+0xb2>
 800f126:	4652      	mov	r2, sl
 800f128:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800f12c:	ec43 2b10 	vmov	d0, r2, r3
 800f130:	b01f      	add	sp, #124	@ 0x7c
 800f132:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f136:	2920      	cmp	r1, #32
 800f138:	d1ce      	bne.n	800f0d8 <_strtod_l+0x30>
 800f13a:	3201      	adds	r2, #1
 800f13c:	e7c1      	b.n	800f0c2 <_strtod_l+0x1a>
 800f13e:	292d      	cmp	r1, #45	@ 0x2d
 800f140:	d1ca      	bne.n	800f0d8 <_strtod_l+0x30>
 800f142:	2101      	movs	r1, #1
 800f144:	910e      	str	r1, [sp, #56]	@ 0x38
 800f146:	1c51      	adds	r1, r2, #1
 800f148:	9119      	str	r1, [sp, #100]	@ 0x64
 800f14a:	7852      	ldrb	r2, [r2, #1]
 800f14c:	2a00      	cmp	r2, #0
 800f14e:	d1c5      	bne.n	800f0dc <_strtod_l+0x34>
 800f150:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800f152:	9419      	str	r4, [sp, #100]	@ 0x64
 800f154:	2b00      	cmp	r3, #0
 800f156:	f040 8570 	bne.w	800fc3a <_strtod_l+0xb92>
 800f15a:	4652      	mov	r2, sl
 800f15c:	465b      	mov	r3, fp
 800f15e:	e7e5      	b.n	800f12c <_strtod_l+0x84>
 800f160:	2100      	movs	r1, #0
 800f162:	e7ef      	b.n	800f144 <_strtod_l+0x9c>
 800f164:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800f166:	b13a      	cbz	r2, 800f178 <_strtod_l+0xd0>
 800f168:	2135      	movs	r1, #53	@ 0x35
 800f16a:	a81c      	add	r0, sp, #112	@ 0x70
 800f16c:	f7ff ff38 	bl	800efe0 <__copybits>
 800f170:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800f172:	9805      	ldr	r0, [sp, #20]
 800f174:	f7ff fb02 	bl	800e77c <_Bfree>
 800f178:	3e01      	subs	r6, #1
 800f17a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800f17c:	2e04      	cmp	r6, #4
 800f17e:	d806      	bhi.n	800f18e <_strtod_l+0xe6>
 800f180:	e8df f006 	tbb	[pc, r6]
 800f184:	201d0314 	.word	0x201d0314
 800f188:	14          	.byte	0x14
 800f189:	00          	.byte	0x00
 800f18a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800f18e:	05e1      	lsls	r1, r4, #23
 800f190:	bf48      	it	mi
 800f192:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800f196:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800f19a:	0d1b      	lsrs	r3, r3, #20
 800f19c:	051b      	lsls	r3, r3, #20
 800f19e:	2b00      	cmp	r3, #0
 800f1a0:	d1bb      	bne.n	800f11a <_strtod_l+0x72>
 800f1a2:	f7fe fb07 	bl	800d7b4 <__errno>
 800f1a6:	2322      	movs	r3, #34	@ 0x22
 800f1a8:	6003      	str	r3, [r0, #0]
 800f1aa:	e7b6      	b.n	800f11a <_strtod_l+0x72>
 800f1ac:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800f1b0:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800f1b4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800f1b8:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800f1bc:	e7e7      	b.n	800f18e <_strtod_l+0xe6>
 800f1be:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800f340 <_strtod_l+0x298>
 800f1c2:	e7e4      	b.n	800f18e <_strtod_l+0xe6>
 800f1c4:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800f1c8:	f04f 3aff 	mov.w	sl, #4294967295
 800f1cc:	e7df      	b.n	800f18e <_strtod_l+0xe6>
 800f1ce:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800f1d0:	1c5a      	adds	r2, r3, #1
 800f1d2:	9219      	str	r2, [sp, #100]	@ 0x64
 800f1d4:	785b      	ldrb	r3, [r3, #1]
 800f1d6:	2b30      	cmp	r3, #48	@ 0x30
 800f1d8:	d0f9      	beq.n	800f1ce <_strtod_l+0x126>
 800f1da:	2b00      	cmp	r3, #0
 800f1dc:	d09d      	beq.n	800f11a <_strtod_l+0x72>
 800f1de:	2301      	movs	r3, #1
 800f1e0:	2700      	movs	r7, #0
 800f1e2:	9308      	str	r3, [sp, #32]
 800f1e4:	220a      	movs	r2, #10
 800f1e6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800f1e8:	46b9      	mov	r9, r7
 800f1ea:	970b      	str	r7, [sp, #44]	@ 0x2c
 800f1ec:	930c      	str	r3, [sp, #48]	@ 0x30
 800f1ee:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800f1f0:	7805      	ldrb	r5, [r0, #0]
 800f1f2:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800f1f6:	b2d9      	uxtb	r1, r3
 800f1f8:	2909      	cmp	r1, #9
 800f1fa:	d928      	bls.n	800f24e <_strtod_l+0x1a6>
 800f1fc:	2201      	movs	r2, #1
 800f1fe:	494f      	ldr	r1, [pc, #316]	@ (800f33c <_strtod_l+0x294>)
 800f200:	f000 ffd6 	bl	80101b0 <strncmp>
 800f204:	2800      	cmp	r0, #0
 800f206:	d032      	beq.n	800f26e <_strtod_l+0x1c6>
 800f208:	2000      	movs	r0, #0
 800f20a:	462a      	mov	r2, r5
 800f20c:	464d      	mov	r5, r9
 800f20e:	4603      	mov	r3, r0
 800f210:	900a      	str	r0, [sp, #40]	@ 0x28
 800f212:	2a65      	cmp	r2, #101	@ 0x65
 800f214:	d001      	beq.n	800f21a <_strtod_l+0x172>
 800f216:	2a45      	cmp	r2, #69	@ 0x45
 800f218:	d114      	bne.n	800f244 <_strtod_l+0x19c>
 800f21a:	b91d      	cbnz	r5, 800f224 <_strtod_l+0x17c>
 800f21c:	9a08      	ldr	r2, [sp, #32]
 800f21e:	4302      	orrs	r2, r0
 800f220:	d096      	beq.n	800f150 <_strtod_l+0xa8>
 800f222:	2500      	movs	r5, #0
 800f224:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800f226:	1c62      	adds	r2, r4, #1
 800f228:	9219      	str	r2, [sp, #100]	@ 0x64
 800f22a:	7862      	ldrb	r2, [r4, #1]
 800f22c:	2a2b      	cmp	r2, #43	@ 0x2b
 800f22e:	d079      	beq.n	800f324 <_strtod_l+0x27c>
 800f230:	2a2d      	cmp	r2, #45	@ 0x2d
 800f232:	d07d      	beq.n	800f330 <_strtod_l+0x288>
 800f234:	f04f 0c00 	mov.w	ip, #0
 800f238:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800f23c:	2909      	cmp	r1, #9
 800f23e:	f240 8085 	bls.w	800f34c <_strtod_l+0x2a4>
 800f242:	9419      	str	r4, [sp, #100]	@ 0x64
 800f244:	f04f 0800 	mov.w	r8, #0
 800f248:	e0a5      	b.n	800f396 <_strtod_l+0x2ee>
 800f24a:	2300      	movs	r3, #0
 800f24c:	e7c8      	b.n	800f1e0 <_strtod_l+0x138>
 800f24e:	f1b9 0f08 	cmp.w	r9, #8
 800f252:	f100 0001 	add.w	r0, r0, #1
 800f256:	f109 0901 	add.w	r9, r9, #1
 800f25a:	bfd4      	ite	le
 800f25c:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800f25e:	fb02 3707 	mlagt	r7, r2, r7, r3
 800f262:	9019      	str	r0, [sp, #100]	@ 0x64
 800f264:	bfdc      	itt	le
 800f266:	fb02 3301 	mlale	r3, r2, r1, r3
 800f26a:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800f26c:	e7bf      	b.n	800f1ee <_strtod_l+0x146>
 800f26e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800f270:	1c5a      	adds	r2, r3, #1
 800f272:	9219      	str	r2, [sp, #100]	@ 0x64
 800f274:	785a      	ldrb	r2, [r3, #1]
 800f276:	f1b9 0f00 	cmp.w	r9, #0
 800f27a:	d03a      	beq.n	800f2f2 <_strtod_l+0x24a>
 800f27c:	464d      	mov	r5, r9
 800f27e:	900a      	str	r0, [sp, #40]	@ 0x28
 800f280:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800f284:	2b09      	cmp	r3, #9
 800f286:	d912      	bls.n	800f2ae <_strtod_l+0x206>
 800f288:	2301      	movs	r3, #1
 800f28a:	e7c2      	b.n	800f212 <_strtod_l+0x16a>
 800f28c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800f28e:	3001      	adds	r0, #1
 800f290:	1c5a      	adds	r2, r3, #1
 800f292:	9219      	str	r2, [sp, #100]	@ 0x64
 800f294:	785a      	ldrb	r2, [r3, #1]
 800f296:	2a30      	cmp	r2, #48	@ 0x30
 800f298:	d0f8      	beq.n	800f28c <_strtod_l+0x1e4>
 800f29a:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800f29e:	2b08      	cmp	r3, #8
 800f2a0:	f200 84d2 	bhi.w	800fc48 <_strtod_l+0xba0>
 800f2a4:	900a      	str	r0, [sp, #40]	@ 0x28
 800f2a6:	2000      	movs	r0, #0
 800f2a8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800f2aa:	4605      	mov	r5, r0
 800f2ac:	930c      	str	r3, [sp, #48]	@ 0x30
 800f2ae:	3a30      	subs	r2, #48	@ 0x30
 800f2b0:	f100 0301 	add.w	r3, r0, #1
 800f2b4:	d017      	beq.n	800f2e6 <_strtod_l+0x23e>
 800f2b6:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800f2b8:	462e      	mov	r6, r5
 800f2ba:	f04f 0e0a 	mov.w	lr, #10
 800f2be:	4419      	add	r1, r3
 800f2c0:	910a      	str	r1, [sp, #40]	@ 0x28
 800f2c2:	1c71      	adds	r1, r6, #1
 800f2c4:	eba1 0c05 	sub.w	ip, r1, r5
 800f2c8:	4563      	cmp	r3, ip
 800f2ca:	dc14      	bgt.n	800f2f6 <_strtod_l+0x24e>
 800f2cc:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800f2d0:	182b      	adds	r3, r5, r0
 800f2d2:	3501      	adds	r5, #1
 800f2d4:	2b08      	cmp	r3, #8
 800f2d6:	4405      	add	r5, r0
 800f2d8:	dc1a      	bgt.n	800f310 <_strtod_l+0x268>
 800f2da:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800f2dc:	230a      	movs	r3, #10
 800f2de:	fb03 2301 	mla	r3, r3, r1, r2
 800f2e2:	930b      	str	r3, [sp, #44]	@ 0x2c
 800f2e4:	2300      	movs	r3, #0
 800f2e6:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800f2e8:	4618      	mov	r0, r3
 800f2ea:	1c51      	adds	r1, r2, #1
 800f2ec:	9119      	str	r1, [sp, #100]	@ 0x64
 800f2ee:	7852      	ldrb	r2, [r2, #1]
 800f2f0:	e7c6      	b.n	800f280 <_strtod_l+0x1d8>
 800f2f2:	4648      	mov	r0, r9
 800f2f4:	e7cf      	b.n	800f296 <_strtod_l+0x1ee>
 800f2f6:	2e08      	cmp	r6, #8
 800f2f8:	dc05      	bgt.n	800f306 <_strtod_l+0x25e>
 800f2fa:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800f2fc:	fb0e f606 	mul.w	r6, lr, r6
 800f300:	960b      	str	r6, [sp, #44]	@ 0x2c
 800f302:	460e      	mov	r6, r1
 800f304:	e7dd      	b.n	800f2c2 <_strtod_l+0x21a>
 800f306:	2910      	cmp	r1, #16
 800f308:	bfd8      	it	le
 800f30a:	fb0e f707 	mulle.w	r7, lr, r7
 800f30e:	e7f8      	b.n	800f302 <_strtod_l+0x25a>
 800f310:	2b0f      	cmp	r3, #15
 800f312:	bfdc      	itt	le
 800f314:	230a      	movle	r3, #10
 800f316:	fb03 2707 	mlale	r7, r3, r7, r2
 800f31a:	e7e3      	b.n	800f2e4 <_strtod_l+0x23c>
 800f31c:	2300      	movs	r3, #0
 800f31e:	930a      	str	r3, [sp, #40]	@ 0x28
 800f320:	2301      	movs	r3, #1
 800f322:	e77b      	b.n	800f21c <_strtod_l+0x174>
 800f324:	f04f 0c00 	mov.w	ip, #0
 800f328:	1ca2      	adds	r2, r4, #2
 800f32a:	9219      	str	r2, [sp, #100]	@ 0x64
 800f32c:	78a2      	ldrb	r2, [r4, #2]
 800f32e:	e783      	b.n	800f238 <_strtod_l+0x190>
 800f330:	f04f 0c01 	mov.w	ip, #1
 800f334:	e7f8      	b.n	800f328 <_strtod_l+0x280>
 800f336:	bf00      	nop
 800f338:	080112ac 	.word	0x080112ac
 800f33c:	080110df 	.word	0x080110df
 800f340:	7ff00000 	.word	0x7ff00000
 800f344:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800f346:	1c51      	adds	r1, r2, #1
 800f348:	9119      	str	r1, [sp, #100]	@ 0x64
 800f34a:	7852      	ldrb	r2, [r2, #1]
 800f34c:	2a30      	cmp	r2, #48	@ 0x30
 800f34e:	d0f9      	beq.n	800f344 <_strtod_l+0x29c>
 800f350:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800f354:	2908      	cmp	r1, #8
 800f356:	f63f af75 	bhi.w	800f244 <_strtod_l+0x19c>
 800f35a:	3a30      	subs	r2, #48	@ 0x30
 800f35c:	f04f 080a 	mov.w	r8, #10
 800f360:	9209      	str	r2, [sp, #36]	@ 0x24
 800f362:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800f364:	920f      	str	r2, [sp, #60]	@ 0x3c
 800f366:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800f368:	1c56      	adds	r6, r2, #1
 800f36a:	9619      	str	r6, [sp, #100]	@ 0x64
 800f36c:	7852      	ldrb	r2, [r2, #1]
 800f36e:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800f372:	f1be 0f09 	cmp.w	lr, #9
 800f376:	d939      	bls.n	800f3ec <_strtod_l+0x344>
 800f378:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800f37a:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800f37e:	1a76      	subs	r6, r6, r1
 800f380:	2e08      	cmp	r6, #8
 800f382:	dc03      	bgt.n	800f38c <_strtod_l+0x2e4>
 800f384:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800f386:	4588      	cmp	r8, r1
 800f388:	bfa8      	it	ge
 800f38a:	4688      	movge	r8, r1
 800f38c:	f1bc 0f00 	cmp.w	ip, #0
 800f390:	d001      	beq.n	800f396 <_strtod_l+0x2ee>
 800f392:	f1c8 0800 	rsb	r8, r8, #0
 800f396:	2d00      	cmp	r5, #0
 800f398:	d14e      	bne.n	800f438 <_strtod_l+0x390>
 800f39a:	9908      	ldr	r1, [sp, #32]
 800f39c:	4308      	orrs	r0, r1
 800f39e:	f47f aebc 	bne.w	800f11a <_strtod_l+0x72>
 800f3a2:	2b00      	cmp	r3, #0
 800f3a4:	f47f aed4 	bne.w	800f150 <_strtod_l+0xa8>
 800f3a8:	2a69      	cmp	r2, #105	@ 0x69
 800f3aa:	d028      	beq.n	800f3fe <_strtod_l+0x356>
 800f3ac:	dc25      	bgt.n	800f3fa <_strtod_l+0x352>
 800f3ae:	2a49      	cmp	r2, #73	@ 0x49
 800f3b0:	d025      	beq.n	800f3fe <_strtod_l+0x356>
 800f3b2:	2a4e      	cmp	r2, #78	@ 0x4e
 800f3b4:	f47f aecc 	bne.w	800f150 <_strtod_l+0xa8>
 800f3b8:	499a      	ldr	r1, [pc, #616]	@ (800f624 <_strtod_l+0x57c>)
 800f3ba:	a819      	add	r0, sp, #100	@ 0x64
 800f3bc:	f001 f9e8 	bl	8010790 <__match>
 800f3c0:	2800      	cmp	r0, #0
 800f3c2:	f43f aec5 	beq.w	800f150 <_strtod_l+0xa8>
 800f3c6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800f3c8:	781b      	ldrb	r3, [r3, #0]
 800f3ca:	2b28      	cmp	r3, #40	@ 0x28
 800f3cc:	d12e      	bne.n	800f42c <_strtod_l+0x384>
 800f3ce:	aa1c      	add	r2, sp, #112	@ 0x70
 800f3d0:	4995      	ldr	r1, [pc, #596]	@ (800f628 <_strtod_l+0x580>)
 800f3d2:	a819      	add	r0, sp, #100	@ 0x64
 800f3d4:	f001 f9f0 	bl	80107b8 <__hexnan>
 800f3d8:	2805      	cmp	r0, #5
 800f3da:	d127      	bne.n	800f42c <_strtod_l+0x384>
 800f3dc:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800f3de:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800f3e2:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800f3e6:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800f3ea:	e696      	b.n	800f11a <_strtod_l+0x72>
 800f3ec:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800f3ee:	fb08 2101 	mla	r1, r8, r1, r2
 800f3f2:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800f3f6:	9209      	str	r2, [sp, #36]	@ 0x24
 800f3f8:	e7b5      	b.n	800f366 <_strtod_l+0x2be>
 800f3fa:	2a6e      	cmp	r2, #110	@ 0x6e
 800f3fc:	e7da      	b.n	800f3b4 <_strtod_l+0x30c>
 800f3fe:	498b      	ldr	r1, [pc, #556]	@ (800f62c <_strtod_l+0x584>)
 800f400:	a819      	add	r0, sp, #100	@ 0x64
 800f402:	f001 f9c5 	bl	8010790 <__match>
 800f406:	2800      	cmp	r0, #0
 800f408:	f43f aea2 	beq.w	800f150 <_strtod_l+0xa8>
 800f40c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800f40e:	a819      	add	r0, sp, #100	@ 0x64
 800f410:	4987      	ldr	r1, [pc, #540]	@ (800f630 <_strtod_l+0x588>)
 800f412:	3b01      	subs	r3, #1
 800f414:	9319      	str	r3, [sp, #100]	@ 0x64
 800f416:	f001 f9bb 	bl	8010790 <__match>
 800f41a:	b910      	cbnz	r0, 800f422 <_strtod_l+0x37a>
 800f41c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800f41e:	3301      	adds	r3, #1
 800f420:	9319      	str	r3, [sp, #100]	@ 0x64
 800f422:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 800f640 <_strtod_l+0x598>
 800f426:	f04f 0a00 	mov.w	sl, #0
 800f42a:	e676      	b.n	800f11a <_strtod_l+0x72>
 800f42c:	4881      	ldr	r0, [pc, #516]	@ (800f634 <_strtod_l+0x58c>)
 800f42e:	f000 feef 	bl	8010210 <nan>
 800f432:	ec5b ab10 	vmov	sl, fp, d0
 800f436:	e670      	b.n	800f11a <_strtod_l+0x72>
 800f438:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f43a:	f1b9 0f00 	cmp.w	r9, #0
 800f43e:	bf08      	it	eq
 800f440:	46a9      	moveq	r9, r5
 800f442:	2d10      	cmp	r5, #16
 800f444:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800f446:	eba8 0303 	sub.w	r3, r8, r3
 800f44a:	462c      	mov	r4, r5
 800f44c:	bfa8      	it	ge
 800f44e:	2410      	movge	r4, #16
 800f450:	9309      	str	r3, [sp, #36]	@ 0x24
 800f452:	f7f1 f867 	bl	8000524 <__aeabi_ui2d>
 800f456:	2d09      	cmp	r5, #9
 800f458:	4682      	mov	sl, r0
 800f45a:	468b      	mov	fp, r1
 800f45c:	dc13      	bgt.n	800f486 <_strtod_l+0x3de>
 800f45e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f460:	2b00      	cmp	r3, #0
 800f462:	f43f ae5a 	beq.w	800f11a <_strtod_l+0x72>
 800f466:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f468:	dd78      	ble.n	800f55c <_strtod_l+0x4b4>
 800f46a:	2b16      	cmp	r3, #22
 800f46c:	dc5f      	bgt.n	800f52e <_strtod_l+0x486>
 800f46e:	4972      	ldr	r1, [pc, #456]	@ (800f638 <_strtod_l+0x590>)
 800f470:	4652      	mov	r2, sl
 800f472:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800f476:	465b      	mov	r3, fp
 800f478:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f47c:	f7f1 f8cc 	bl	8000618 <__aeabi_dmul>
 800f480:	4682      	mov	sl, r0
 800f482:	468b      	mov	fp, r1
 800f484:	e649      	b.n	800f11a <_strtod_l+0x72>
 800f486:	4b6c      	ldr	r3, [pc, #432]	@ (800f638 <_strtod_l+0x590>)
 800f488:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800f48c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800f490:	f7f1 f8c2 	bl	8000618 <__aeabi_dmul>
 800f494:	4682      	mov	sl, r0
 800f496:	468b      	mov	fp, r1
 800f498:	4638      	mov	r0, r7
 800f49a:	f7f1 f843 	bl	8000524 <__aeabi_ui2d>
 800f49e:	4602      	mov	r2, r0
 800f4a0:	460b      	mov	r3, r1
 800f4a2:	4650      	mov	r0, sl
 800f4a4:	4659      	mov	r1, fp
 800f4a6:	f7f0 ff01 	bl	80002ac <__adddf3>
 800f4aa:	2d0f      	cmp	r5, #15
 800f4ac:	4682      	mov	sl, r0
 800f4ae:	468b      	mov	fp, r1
 800f4b0:	ddd5      	ble.n	800f45e <_strtod_l+0x3b6>
 800f4b2:	1b2c      	subs	r4, r5, r4
 800f4b4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f4b6:	441c      	add	r4, r3
 800f4b8:	2c00      	cmp	r4, #0
 800f4ba:	f340 8093 	ble.w	800f5e4 <_strtod_l+0x53c>
 800f4be:	f014 030f 	ands.w	r3, r4, #15
 800f4c2:	d00a      	beq.n	800f4da <_strtod_l+0x432>
 800f4c4:	495c      	ldr	r1, [pc, #368]	@ (800f638 <_strtod_l+0x590>)
 800f4c6:	4652      	mov	r2, sl
 800f4c8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800f4cc:	465b      	mov	r3, fp
 800f4ce:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f4d2:	f7f1 f8a1 	bl	8000618 <__aeabi_dmul>
 800f4d6:	4682      	mov	sl, r0
 800f4d8:	468b      	mov	fp, r1
 800f4da:	f034 040f 	bics.w	r4, r4, #15
 800f4de:	d073      	beq.n	800f5c8 <_strtod_l+0x520>
 800f4e0:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800f4e4:	dd49      	ble.n	800f57a <_strtod_l+0x4d2>
 800f4e6:	2400      	movs	r4, #0
 800f4e8:	46a0      	mov	r8, r4
 800f4ea:	46a1      	mov	r9, r4
 800f4ec:	940b      	str	r4, [sp, #44]	@ 0x2c
 800f4ee:	2322      	movs	r3, #34	@ 0x22
 800f4f0:	9a05      	ldr	r2, [sp, #20]
 800f4f2:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 800f640 <_strtod_l+0x598>
 800f4f6:	f04f 0a00 	mov.w	sl, #0
 800f4fa:	6013      	str	r3, [r2, #0]
 800f4fc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f4fe:	2b00      	cmp	r3, #0
 800f500:	f43f ae0b 	beq.w	800f11a <_strtod_l+0x72>
 800f504:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800f506:	9805      	ldr	r0, [sp, #20]
 800f508:	f7ff f938 	bl	800e77c <_Bfree>
 800f50c:	4649      	mov	r1, r9
 800f50e:	9805      	ldr	r0, [sp, #20]
 800f510:	f7ff f934 	bl	800e77c <_Bfree>
 800f514:	4641      	mov	r1, r8
 800f516:	9805      	ldr	r0, [sp, #20]
 800f518:	f7ff f930 	bl	800e77c <_Bfree>
 800f51c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800f51e:	9805      	ldr	r0, [sp, #20]
 800f520:	f7ff f92c 	bl	800e77c <_Bfree>
 800f524:	4621      	mov	r1, r4
 800f526:	9805      	ldr	r0, [sp, #20]
 800f528:	f7ff f928 	bl	800e77c <_Bfree>
 800f52c:	e5f5      	b.n	800f11a <_strtod_l+0x72>
 800f52e:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800f532:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f534:	4293      	cmp	r3, r2
 800f536:	dbbc      	blt.n	800f4b2 <_strtod_l+0x40a>
 800f538:	f1c5 050f 	rsb	r5, r5, #15
 800f53c:	4c3e      	ldr	r4, [pc, #248]	@ (800f638 <_strtod_l+0x590>)
 800f53e:	4652      	mov	r2, sl
 800f540:	465b      	mov	r3, fp
 800f542:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800f546:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f54a:	f7f1 f865 	bl	8000618 <__aeabi_dmul>
 800f54e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f550:	1b5d      	subs	r5, r3, r5
 800f552:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800f556:	e9d4 2300 	ldrd	r2, r3, [r4]
 800f55a:	e78f      	b.n	800f47c <_strtod_l+0x3d4>
 800f55c:	3316      	adds	r3, #22
 800f55e:	dba8      	blt.n	800f4b2 <_strtod_l+0x40a>
 800f560:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f562:	4650      	mov	r0, sl
 800f564:	4659      	mov	r1, fp
 800f566:	eba3 0808 	sub.w	r8, r3, r8
 800f56a:	4b33      	ldr	r3, [pc, #204]	@ (800f638 <_strtod_l+0x590>)
 800f56c:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800f570:	e9d8 2300 	ldrd	r2, r3, [r8]
 800f574:	f7f1 f97a 	bl	800086c <__aeabi_ddiv>
 800f578:	e782      	b.n	800f480 <_strtod_l+0x3d8>
 800f57a:	2300      	movs	r3, #0
 800f57c:	1124      	asrs	r4, r4, #4
 800f57e:	4650      	mov	r0, sl
 800f580:	4659      	mov	r1, fp
 800f582:	4f2e      	ldr	r7, [pc, #184]	@ (800f63c <_strtod_l+0x594>)
 800f584:	461e      	mov	r6, r3
 800f586:	2c01      	cmp	r4, #1
 800f588:	dc21      	bgt.n	800f5ce <_strtod_l+0x526>
 800f58a:	b10b      	cbz	r3, 800f590 <_strtod_l+0x4e8>
 800f58c:	4682      	mov	sl, r0
 800f58e:	468b      	mov	fp, r1
 800f590:	492a      	ldr	r1, [pc, #168]	@ (800f63c <_strtod_l+0x594>)
 800f592:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800f596:	4652      	mov	r2, sl
 800f598:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800f59c:	465b      	mov	r3, fp
 800f59e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f5a2:	f7f1 f839 	bl	8000618 <__aeabi_dmul>
 800f5a6:	4b26      	ldr	r3, [pc, #152]	@ (800f640 <_strtod_l+0x598>)
 800f5a8:	460a      	mov	r2, r1
 800f5aa:	4682      	mov	sl, r0
 800f5ac:	400b      	ands	r3, r1
 800f5ae:	4925      	ldr	r1, [pc, #148]	@ (800f644 <_strtod_l+0x59c>)
 800f5b0:	428b      	cmp	r3, r1
 800f5b2:	d898      	bhi.n	800f4e6 <_strtod_l+0x43e>
 800f5b4:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800f5b8:	428b      	cmp	r3, r1
 800f5ba:	bf86      	itte	hi
 800f5bc:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 800f648 <_strtod_l+0x5a0>
 800f5c0:	f04f 3aff 	movhi.w	sl, #4294967295
 800f5c4:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800f5c8:	2300      	movs	r3, #0
 800f5ca:	9308      	str	r3, [sp, #32]
 800f5cc:	e076      	b.n	800f6bc <_strtod_l+0x614>
 800f5ce:	07e2      	lsls	r2, r4, #31
 800f5d0:	d504      	bpl.n	800f5dc <_strtod_l+0x534>
 800f5d2:	e9d7 2300 	ldrd	r2, r3, [r7]
 800f5d6:	f7f1 f81f 	bl	8000618 <__aeabi_dmul>
 800f5da:	2301      	movs	r3, #1
 800f5dc:	3601      	adds	r6, #1
 800f5de:	1064      	asrs	r4, r4, #1
 800f5e0:	3708      	adds	r7, #8
 800f5e2:	e7d0      	b.n	800f586 <_strtod_l+0x4de>
 800f5e4:	d0f0      	beq.n	800f5c8 <_strtod_l+0x520>
 800f5e6:	4264      	negs	r4, r4
 800f5e8:	f014 020f 	ands.w	r2, r4, #15
 800f5ec:	d00a      	beq.n	800f604 <_strtod_l+0x55c>
 800f5ee:	4b12      	ldr	r3, [pc, #72]	@ (800f638 <_strtod_l+0x590>)
 800f5f0:	4650      	mov	r0, sl
 800f5f2:	4659      	mov	r1, fp
 800f5f4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f5f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f5fc:	f7f1 f936 	bl	800086c <__aeabi_ddiv>
 800f600:	4682      	mov	sl, r0
 800f602:	468b      	mov	fp, r1
 800f604:	1124      	asrs	r4, r4, #4
 800f606:	d0df      	beq.n	800f5c8 <_strtod_l+0x520>
 800f608:	2c1f      	cmp	r4, #31
 800f60a:	dd1f      	ble.n	800f64c <_strtod_l+0x5a4>
 800f60c:	2400      	movs	r4, #0
 800f60e:	46a0      	mov	r8, r4
 800f610:	46a1      	mov	r9, r4
 800f612:	940b      	str	r4, [sp, #44]	@ 0x2c
 800f614:	2322      	movs	r3, #34	@ 0x22
 800f616:	9a05      	ldr	r2, [sp, #20]
 800f618:	f04f 0a00 	mov.w	sl, #0
 800f61c:	f04f 0b00 	mov.w	fp, #0
 800f620:	6013      	str	r3, [r2, #0]
 800f622:	e76b      	b.n	800f4fc <_strtod_l+0x454>
 800f624:	08010fcd 	.word	0x08010fcd
 800f628:	08011298 	.word	0x08011298
 800f62c:	08010fc5 	.word	0x08010fc5
 800f630:	08010ffc 	.word	0x08010ffc
 800f634:	08011135 	.word	0x08011135
 800f638:	080111d0 	.word	0x080111d0
 800f63c:	080111a8 	.word	0x080111a8
 800f640:	7ff00000 	.word	0x7ff00000
 800f644:	7ca00000 	.word	0x7ca00000
 800f648:	7fefffff 	.word	0x7fefffff
 800f64c:	f014 0310 	ands.w	r3, r4, #16
 800f650:	4650      	mov	r0, sl
 800f652:	4659      	mov	r1, fp
 800f654:	4ea9      	ldr	r6, [pc, #676]	@ (800f8fc <_strtod_l+0x854>)
 800f656:	bf18      	it	ne
 800f658:	236a      	movne	r3, #106	@ 0x6a
 800f65a:	9308      	str	r3, [sp, #32]
 800f65c:	2300      	movs	r3, #0
 800f65e:	07e7      	lsls	r7, r4, #31
 800f660:	d504      	bpl.n	800f66c <_strtod_l+0x5c4>
 800f662:	e9d6 2300 	ldrd	r2, r3, [r6]
 800f666:	f7f0 ffd7 	bl	8000618 <__aeabi_dmul>
 800f66a:	2301      	movs	r3, #1
 800f66c:	1064      	asrs	r4, r4, #1
 800f66e:	f106 0608 	add.w	r6, r6, #8
 800f672:	d1f4      	bne.n	800f65e <_strtod_l+0x5b6>
 800f674:	b10b      	cbz	r3, 800f67a <_strtod_l+0x5d2>
 800f676:	4682      	mov	sl, r0
 800f678:	468b      	mov	fp, r1
 800f67a:	9b08      	ldr	r3, [sp, #32]
 800f67c:	b1b3      	cbz	r3, 800f6ac <_strtod_l+0x604>
 800f67e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800f682:	4659      	mov	r1, fp
 800f684:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800f688:	2b00      	cmp	r3, #0
 800f68a:	dd0f      	ble.n	800f6ac <_strtod_l+0x604>
 800f68c:	2b1f      	cmp	r3, #31
 800f68e:	dd56      	ble.n	800f73e <_strtod_l+0x696>
 800f690:	2b34      	cmp	r3, #52	@ 0x34
 800f692:	f04f 0a00 	mov.w	sl, #0
 800f696:	bfdb      	ittet	le
 800f698:	f04f 33ff 	movle.w	r3, #4294967295
 800f69c:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800f6a0:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800f6a4:	4093      	lslle	r3, r2
 800f6a6:	bfd8      	it	le
 800f6a8:	ea03 0b01 	andle.w	fp, r3, r1
 800f6ac:	2200      	movs	r2, #0
 800f6ae:	2300      	movs	r3, #0
 800f6b0:	4650      	mov	r0, sl
 800f6b2:	4659      	mov	r1, fp
 800f6b4:	f7f1 fa18 	bl	8000ae8 <__aeabi_dcmpeq>
 800f6b8:	2800      	cmp	r0, #0
 800f6ba:	d1a7      	bne.n	800f60c <_strtod_l+0x564>
 800f6bc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f6be:	464a      	mov	r2, r9
 800f6c0:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800f6c2:	9300      	str	r3, [sp, #0]
 800f6c4:	462b      	mov	r3, r5
 800f6c6:	9805      	ldr	r0, [sp, #20]
 800f6c8:	f7ff f8c2 	bl	800e850 <__s2b>
 800f6cc:	900b      	str	r0, [sp, #44]	@ 0x2c
 800f6ce:	2800      	cmp	r0, #0
 800f6d0:	f43f af09 	beq.w	800f4e6 <_strtod_l+0x43e>
 800f6d4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f6d6:	2400      	movs	r4, #0
 800f6d8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f6da:	2a00      	cmp	r2, #0
 800f6dc:	eba3 0308 	sub.w	r3, r3, r8
 800f6e0:	46a0      	mov	r8, r4
 800f6e2:	bfa8      	it	ge
 800f6e4:	2300      	movge	r3, #0
 800f6e6:	9312      	str	r3, [sp, #72]	@ 0x48
 800f6e8:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800f6ec:	9316      	str	r3, [sp, #88]	@ 0x58
 800f6ee:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f6f0:	9805      	ldr	r0, [sp, #20]
 800f6f2:	6859      	ldr	r1, [r3, #4]
 800f6f4:	f7ff f802 	bl	800e6fc <_Balloc>
 800f6f8:	4681      	mov	r9, r0
 800f6fa:	2800      	cmp	r0, #0
 800f6fc:	f43f aef7 	beq.w	800f4ee <_strtod_l+0x446>
 800f700:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f702:	300c      	adds	r0, #12
 800f704:	691a      	ldr	r2, [r3, #16]
 800f706:	f103 010c 	add.w	r1, r3, #12
 800f70a:	3202      	adds	r2, #2
 800f70c:	0092      	lsls	r2, r2, #2
 800f70e:	f000 fd71 	bl	80101f4 <memcpy>
 800f712:	aa1c      	add	r2, sp, #112	@ 0x70
 800f714:	a91b      	add	r1, sp, #108	@ 0x6c
 800f716:	9805      	ldr	r0, [sp, #20]
 800f718:	ec4b ab10 	vmov	d0, sl, fp
 800f71c:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800f720:	f7ff fbd4 	bl	800eecc <__d2b>
 800f724:	901a      	str	r0, [sp, #104]	@ 0x68
 800f726:	2800      	cmp	r0, #0
 800f728:	f43f aee1 	beq.w	800f4ee <_strtod_l+0x446>
 800f72c:	2101      	movs	r1, #1
 800f72e:	9805      	ldr	r0, [sp, #20]
 800f730:	f7ff f924 	bl	800e97c <__i2b>
 800f734:	4680      	mov	r8, r0
 800f736:	b948      	cbnz	r0, 800f74c <_strtod_l+0x6a4>
 800f738:	f04f 0800 	mov.w	r8, #0
 800f73c:	e6d7      	b.n	800f4ee <_strtod_l+0x446>
 800f73e:	f04f 32ff 	mov.w	r2, #4294967295
 800f742:	fa02 f303 	lsl.w	r3, r2, r3
 800f746:	ea03 0a0a 	and.w	sl, r3, sl
 800f74a:	e7af      	b.n	800f6ac <_strtod_l+0x604>
 800f74c:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800f74e:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800f750:	2d00      	cmp	r5, #0
 800f752:	bfa9      	itett	ge
 800f754:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800f756:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800f758:	18ef      	addge	r7, r5, r3
 800f75a:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800f75c:	bfb8      	it	lt
 800f75e:	1b5e      	sublt	r6, r3, r5
 800f760:	9b08      	ldr	r3, [sp, #32]
 800f762:	bfb8      	it	lt
 800f764:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800f766:	1aed      	subs	r5, r5, r3
 800f768:	4b65      	ldr	r3, [pc, #404]	@ (800f900 <_strtod_l+0x858>)
 800f76a:	4415      	add	r5, r2
 800f76c:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800f770:	3d01      	subs	r5, #1
 800f772:	429d      	cmp	r5, r3
 800f774:	da4f      	bge.n	800f816 <_strtod_l+0x76e>
 800f776:	1b5b      	subs	r3, r3, r5
 800f778:	2101      	movs	r1, #1
 800f77a:	2b1f      	cmp	r3, #31
 800f77c:	eba2 0203 	sub.w	r2, r2, r3
 800f780:	dc3d      	bgt.n	800f7fe <_strtod_l+0x756>
 800f782:	fa01 f303 	lsl.w	r3, r1, r3
 800f786:	9313      	str	r3, [sp, #76]	@ 0x4c
 800f788:	2300      	movs	r3, #0
 800f78a:	9310      	str	r3, [sp, #64]	@ 0x40
 800f78c:	18bd      	adds	r5, r7, r2
 800f78e:	9b08      	ldr	r3, [sp, #32]
 800f790:	4416      	add	r6, r2
 800f792:	42af      	cmp	r7, r5
 800f794:	441e      	add	r6, r3
 800f796:	463b      	mov	r3, r7
 800f798:	bfa8      	it	ge
 800f79a:	462b      	movge	r3, r5
 800f79c:	42b3      	cmp	r3, r6
 800f79e:	bfa8      	it	ge
 800f7a0:	4633      	movge	r3, r6
 800f7a2:	2b00      	cmp	r3, #0
 800f7a4:	bfc2      	ittt	gt
 800f7a6:	1aed      	subgt	r5, r5, r3
 800f7a8:	1af6      	subgt	r6, r6, r3
 800f7aa:	1aff      	subgt	r7, r7, r3
 800f7ac:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800f7ae:	2b00      	cmp	r3, #0
 800f7b0:	dd16      	ble.n	800f7e0 <_strtod_l+0x738>
 800f7b2:	4641      	mov	r1, r8
 800f7b4:	461a      	mov	r2, r3
 800f7b6:	9805      	ldr	r0, [sp, #20]
 800f7b8:	f7ff f99a 	bl	800eaf0 <__pow5mult>
 800f7bc:	4680      	mov	r8, r0
 800f7be:	2800      	cmp	r0, #0
 800f7c0:	d0ba      	beq.n	800f738 <_strtod_l+0x690>
 800f7c2:	4601      	mov	r1, r0
 800f7c4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800f7c6:	9805      	ldr	r0, [sp, #20]
 800f7c8:	f7ff f8ee 	bl	800e9a8 <__multiply>
 800f7cc:	900a      	str	r0, [sp, #40]	@ 0x28
 800f7ce:	2800      	cmp	r0, #0
 800f7d0:	f43f ae8d 	beq.w	800f4ee <_strtod_l+0x446>
 800f7d4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800f7d6:	9805      	ldr	r0, [sp, #20]
 800f7d8:	f7fe ffd0 	bl	800e77c <_Bfree>
 800f7dc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f7de:	931a      	str	r3, [sp, #104]	@ 0x68
 800f7e0:	2d00      	cmp	r5, #0
 800f7e2:	dc1d      	bgt.n	800f820 <_strtod_l+0x778>
 800f7e4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f7e6:	2b00      	cmp	r3, #0
 800f7e8:	dd23      	ble.n	800f832 <_strtod_l+0x78a>
 800f7ea:	4649      	mov	r1, r9
 800f7ec:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800f7ee:	9805      	ldr	r0, [sp, #20]
 800f7f0:	f7ff f97e 	bl	800eaf0 <__pow5mult>
 800f7f4:	4681      	mov	r9, r0
 800f7f6:	b9e0      	cbnz	r0, 800f832 <_strtod_l+0x78a>
 800f7f8:	f04f 0900 	mov.w	r9, #0
 800f7fc:	e677      	b.n	800f4ee <_strtod_l+0x446>
 800f7fe:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800f802:	9113      	str	r1, [sp, #76]	@ 0x4c
 800f804:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800f808:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800f80c:	35e2      	adds	r5, #226	@ 0xe2
 800f80e:	fa01 f305 	lsl.w	r3, r1, r5
 800f812:	9310      	str	r3, [sp, #64]	@ 0x40
 800f814:	e7ba      	b.n	800f78c <_strtod_l+0x6e4>
 800f816:	2300      	movs	r3, #0
 800f818:	9310      	str	r3, [sp, #64]	@ 0x40
 800f81a:	2301      	movs	r3, #1
 800f81c:	9313      	str	r3, [sp, #76]	@ 0x4c
 800f81e:	e7b5      	b.n	800f78c <_strtod_l+0x6e4>
 800f820:	462a      	mov	r2, r5
 800f822:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800f824:	9805      	ldr	r0, [sp, #20]
 800f826:	f7ff f9bd 	bl	800eba4 <__lshift>
 800f82a:	901a      	str	r0, [sp, #104]	@ 0x68
 800f82c:	2800      	cmp	r0, #0
 800f82e:	d1d9      	bne.n	800f7e4 <_strtod_l+0x73c>
 800f830:	e65d      	b.n	800f4ee <_strtod_l+0x446>
 800f832:	2e00      	cmp	r6, #0
 800f834:	dd07      	ble.n	800f846 <_strtod_l+0x79e>
 800f836:	4649      	mov	r1, r9
 800f838:	4632      	mov	r2, r6
 800f83a:	9805      	ldr	r0, [sp, #20]
 800f83c:	f7ff f9b2 	bl	800eba4 <__lshift>
 800f840:	4681      	mov	r9, r0
 800f842:	2800      	cmp	r0, #0
 800f844:	d0d8      	beq.n	800f7f8 <_strtod_l+0x750>
 800f846:	2f00      	cmp	r7, #0
 800f848:	dd08      	ble.n	800f85c <_strtod_l+0x7b4>
 800f84a:	4641      	mov	r1, r8
 800f84c:	463a      	mov	r2, r7
 800f84e:	9805      	ldr	r0, [sp, #20]
 800f850:	f7ff f9a8 	bl	800eba4 <__lshift>
 800f854:	4680      	mov	r8, r0
 800f856:	2800      	cmp	r0, #0
 800f858:	f43f ae49 	beq.w	800f4ee <_strtod_l+0x446>
 800f85c:	464a      	mov	r2, r9
 800f85e:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800f860:	9805      	ldr	r0, [sp, #20]
 800f862:	f7ff fa27 	bl	800ecb4 <__mdiff>
 800f866:	4604      	mov	r4, r0
 800f868:	2800      	cmp	r0, #0
 800f86a:	f43f ae40 	beq.w	800f4ee <_strtod_l+0x446>
 800f86e:	68c3      	ldr	r3, [r0, #12]
 800f870:	4641      	mov	r1, r8
 800f872:	930f      	str	r3, [sp, #60]	@ 0x3c
 800f874:	2300      	movs	r3, #0
 800f876:	60c3      	str	r3, [r0, #12]
 800f878:	f7ff fa00 	bl	800ec7c <__mcmp>
 800f87c:	2800      	cmp	r0, #0
 800f87e:	da45      	bge.n	800f90c <_strtod_l+0x864>
 800f880:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f882:	ea53 030a 	orrs.w	r3, r3, sl
 800f886:	d16b      	bne.n	800f960 <_strtod_l+0x8b8>
 800f888:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800f88c:	2b00      	cmp	r3, #0
 800f88e:	d167      	bne.n	800f960 <_strtod_l+0x8b8>
 800f890:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800f894:	0d1b      	lsrs	r3, r3, #20
 800f896:	051b      	lsls	r3, r3, #20
 800f898:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800f89c:	d960      	bls.n	800f960 <_strtod_l+0x8b8>
 800f89e:	6963      	ldr	r3, [r4, #20]
 800f8a0:	b913      	cbnz	r3, 800f8a8 <_strtod_l+0x800>
 800f8a2:	6923      	ldr	r3, [r4, #16]
 800f8a4:	2b01      	cmp	r3, #1
 800f8a6:	dd5b      	ble.n	800f960 <_strtod_l+0x8b8>
 800f8a8:	4621      	mov	r1, r4
 800f8aa:	2201      	movs	r2, #1
 800f8ac:	9805      	ldr	r0, [sp, #20]
 800f8ae:	f7ff f979 	bl	800eba4 <__lshift>
 800f8b2:	4641      	mov	r1, r8
 800f8b4:	4604      	mov	r4, r0
 800f8b6:	f7ff f9e1 	bl	800ec7c <__mcmp>
 800f8ba:	2800      	cmp	r0, #0
 800f8bc:	dd50      	ble.n	800f960 <_strtod_l+0x8b8>
 800f8be:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800f8c2:	9a08      	ldr	r2, [sp, #32]
 800f8c4:	0d1b      	lsrs	r3, r3, #20
 800f8c6:	051b      	lsls	r3, r3, #20
 800f8c8:	2a00      	cmp	r2, #0
 800f8ca:	d06a      	beq.n	800f9a2 <_strtod_l+0x8fa>
 800f8cc:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800f8d0:	d867      	bhi.n	800f9a2 <_strtod_l+0x8fa>
 800f8d2:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800f8d6:	f67f ae9d 	bls.w	800f614 <_strtod_l+0x56c>
 800f8da:	4b0a      	ldr	r3, [pc, #40]	@ (800f904 <_strtod_l+0x85c>)
 800f8dc:	4650      	mov	r0, sl
 800f8de:	4659      	mov	r1, fp
 800f8e0:	2200      	movs	r2, #0
 800f8e2:	f7f0 fe99 	bl	8000618 <__aeabi_dmul>
 800f8e6:	4b08      	ldr	r3, [pc, #32]	@ (800f908 <_strtod_l+0x860>)
 800f8e8:	4682      	mov	sl, r0
 800f8ea:	468b      	mov	fp, r1
 800f8ec:	400b      	ands	r3, r1
 800f8ee:	2b00      	cmp	r3, #0
 800f8f0:	f47f ae08 	bne.w	800f504 <_strtod_l+0x45c>
 800f8f4:	2322      	movs	r3, #34	@ 0x22
 800f8f6:	9a05      	ldr	r2, [sp, #20]
 800f8f8:	6013      	str	r3, [r2, #0]
 800f8fa:	e603      	b.n	800f504 <_strtod_l+0x45c>
 800f8fc:	080112c0 	.word	0x080112c0
 800f900:	fffffc02 	.word	0xfffffc02
 800f904:	39500000 	.word	0x39500000
 800f908:	7ff00000 	.word	0x7ff00000
 800f90c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800f910:	d165      	bne.n	800f9de <_strtod_l+0x936>
 800f912:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800f914:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800f918:	b35a      	cbz	r2, 800f972 <_strtod_l+0x8ca>
 800f91a:	4a9f      	ldr	r2, [pc, #636]	@ (800fb98 <_strtod_l+0xaf0>)
 800f91c:	4293      	cmp	r3, r2
 800f91e:	d12b      	bne.n	800f978 <_strtod_l+0x8d0>
 800f920:	9b08      	ldr	r3, [sp, #32]
 800f922:	4651      	mov	r1, sl
 800f924:	b303      	cbz	r3, 800f968 <_strtod_l+0x8c0>
 800f926:	465a      	mov	r2, fp
 800f928:	4b9c      	ldr	r3, [pc, #624]	@ (800fb9c <_strtod_l+0xaf4>)
 800f92a:	4013      	ands	r3, r2
 800f92c:	f04f 32ff 	mov.w	r2, #4294967295
 800f930:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800f934:	d81b      	bhi.n	800f96e <_strtod_l+0x8c6>
 800f936:	0d1b      	lsrs	r3, r3, #20
 800f938:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800f93c:	fa02 f303 	lsl.w	r3, r2, r3
 800f940:	4299      	cmp	r1, r3
 800f942:	d119      	bne.n	800f978 <_strtod_l+0x8d0>
 800f944:	4b96      	ldr	r3, [pc, #600]	@ (800fba0 <_strtod_l+0xaf8>)
 800f946:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800f948:	429a      	cmp	r2, r3
 800f94a:	d102      	bne.n	800f952 <_strtod_l+0x8aa>
 800f94c:	3101      	adds	r1, #1
 800f94e:	f43f adce 	beq.w	800f4ee <_strtod_l+0x446>
 800f952:	4b92      	ldr	r3, [pc, #584]	@ (800fb9c <_strtod_l+0xaf4>)
 800f954:	f04f 0a00 	mov.w	sl, #0
 800f958:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800f95a:	401a      	ands	r2, r3
 800f95c:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800f960:	9b08      	ldr	r3, [sp, #32]
 800f962:	2b00      	cmp	r3, #0
 800f964:	d1b9      	bne.n	800f8da <_strtod_l+0x832>
 800f966:	e5cd      	b.n	800f504 <_strtod_l+0x45c>
 800f968:	f04f 33ff 	mov.w	r3, #4294967295
 800f96c:	e7e8      	b.n	800f940 <_strtod_l+0x898>
 800f96e:	4613      	mov	r3, r2
 800f970:	e7e6      	b.n	800f940 <_strtod_l+0x898>
 800f972:	ea53 030a 	orrs.w	r3, r3, sl
 800f976:	d0a2      	beq.n	800f8be <_strtod_l+0x816>
 800f978:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800f97a:	b1db      	cbz	r3, 800f9b4 <_strtod_l+0x90c>
 800f97c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800f97e:	4213      	tst	r3, r2
 800f980:	d0ee      	beq.n	800f960 <_strtod_l+0x8b8>
 800f982:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f984:	4650      	mov	r0, sl
 800f986:	9a08      	ldr	r2, [sp, #32]
 800f988:	4659      	mov	r1, fp
 800f98a:	b1bb      	cbz	r3, 800f9bc <_strtod_l+0x914>
 800f98c:	f7ff fb6c 	bl	800f068 <sulp>
 800f990:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800f994:	ec53 2b10 	vmov	r2, r3, d0
 800f998:	f7f0 fc88 	bl	80002ac <__adddf3>
 800f99c:	4682      	mov	sl, r0
 800f99e:	468b      	mov	fp, r1
 800f9a0:	e7de      	b.n	800f960 <_strtod_l+0x8b8>
 800f9a2:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800f9a6:	f04f 3aff 	mov.w	sl, #4294967295
 800f9aa:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800f9ae:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800f9b2:	e7d5      	b.n	800f960 <_strtod_l+0x8b8>
 800f9b4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800f9b6:	ea13 0f0a 	tst.w	r3, sl
 800f9ba:	e7e1      	b.n	800f980 <_strtod_l+0x8d8>
 800f9bc:	f7ff fb54 	bl	800f068 <sulp>
 800f9c0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800f9c4:	ec53 2b10 	vmov	r2, r3, d0
 800f9c8:	f7f0 fc6e 	bl	80002a8 <__aeabi_dsub>
 800f9cc:	2200      	movs	r2, #0
 800f9ce:	2300      	movs	r3, #0
 800f9d0:	4682      	mov	sl, r0
 800f9d2:	468b      	mov	fp, r1
 800f9d4:	f7f1 f888 	bl	8000ae8 <__aeabi_dcmpeq>
 800f9d8:	2800      	cmp	r0, #0
 800f9da:	d0c1      	beq.n	800f960 <_strtod_l+0x8b8>
 800f9dc:	e61a      	b.n	800f614 <_strtod_l+0x56c>
 800f9de:	4641      	mov	r1, r8
 800f9e0:	4620      	mov	r0, r4
 800f9e2:	f7ff facb 	bl	800ef7c <__ratio>
 800f9e6:	2200      	movs	r2, #0
 800f9e8:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800f9ec:	ec57 6b10 	vmov	r6, r7, d0
 800f9f0:	4630      	mov	r0, r6
 800f9f2:	4639      	mov	r1, r7
 800f9f4:	f7f1 f88c 	bl	8000b10 <__aeabi_dcmple>
 800f9f8:	2800      	cmp	r0, #0
 800f9fa:	d06f      	beq.n	800fadc <_strtod_l+0xa34>
 800f9fc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f9fe:	2b00      	cmp	r3, #0
 800fa00:	d17a      	bne.n	800faf8 <_strtod_l+0xa50>
 800fa02:	f1ba 0f00 	cmp.w	sl, #0
 800fa06:	d158      	bne.n	800faba <_strtod_l+0xa12>
 800fa08:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800fa0a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800fa0e:	2b00      	cmp	r3, #0
 800fa10:	d15a      	bne.n	800fac8 <_strtod_l+0xa20>
 800fa12:	2200      	movs	r2, #0
 800fa14:	4b63      	ldr	r3, [pc, #396]	@ (800fba4 <_strtod_l+0xafc>)
 800fa16:	4630      	mov	r0, r6
 800fa18:	4639      	mov	r1, r7
 800fa1a:	f7f1 f86f 	bl	8000afc <__aeabi_dcmplt>
 800fa1e:	2800      	cmp	r0, #0
 800fa20:	d159      	bne.n	800fad6 <_strtod_l+0xa2e>
 800fa22:	4630      	mov	r0, r6
 800fa24:	4639      	mov	r1, r7
 800fa26:	2200      	movs	r2, #0
 800fa28:	4b5f      	ldr	r3, [pc, #380]	@ (800fba8 <_strtod_l+0xb00>)
 800fa2a:	f7f0 fdf5 	bl	8000618 <__aeabi_dmul>
 800fa2e:	4606      	mov	r6, r0
 800fa30:	460f      	mov	r7, r1
 800fa32:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800fa36:	9606      	str	r6, [sp, #24]
 800fa38:	9307      	str	r3, [sp, #28]
 800fa3a:	4d58      	ldr	r5, [pc, #352]	@ (800fb9c <_strtod_l+0xaf4>)
 800fa3c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800fa40:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800fa44:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800fa46:	401d      	ands	r5, r3
 800fa48:	4b58      	ldr	r3, [pc, #352]	@ (800fbac <_strtod_l+0xb04>)
 800fa4a:	429d      	cmp	r5, r3
 800fa4c:	f040 80b2 	bne.w	800fbb4 <_strtod_l+0xb0c>
 800fa50:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800fa52:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800fa56:	ec4b ab10 	vmov	d0, sl, fp
 800fa5a:	f7ff f9c3 	bl	800ede4 <__ulp>
 800fa5e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800fa62:	ec51 0b10 	vmov	r0, r1, d0
 800fa66:	f7f0 fdd7 	bl	8000618 <__aeabi_dmul>
 800fa6a:	4652      	mov	r2, sl
 800fa6c:	465b      	mov	r3, fp
 800fa6e:	f7f0 fc1d 	bl	80002ac <__adddf3>
 800fa72:	460b      	mov	r3, r1
 800fa74:	4949      	ldr	r1, [pc, #292]	@ (800fb9c <_strtod_l+0xaf4>)
 800fa76:	4682      	mov	sl, r0
 800fa78:	4a4d      	ldr	r2, [pc, #308]	@ (800fbb0 <_strtod_l+0xb08>)
 800fa7a:	4019      	ands	r1, r3
 800fa7c:	4291      	cmp	r1, r2
 800fa7e:	d942      	bls.n	800fb06 <_strtod_l+0xa5e>
 800fa80:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800fa82:	4b47      	ldr	r3, [pc, #284]	@ (800fba0 <_strtod_l+0xaf8>)
 800fa84:	429a      	cmp	r2, r3
 800fa86:	d103      	bne.n	800fa90 <_strtod_l+0x9e8>
 800fa88:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800fa8a:	3301      	adds	r3, #1
 800fa8c:	f43f ad2f 	beq.w	800f4ee <_strtod_l+0x446>
 800fa90:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800fba0 <_strtod_l+0xaf8>
 800fa94:	f04f 3aff 	mov.w	sl, #4294967295
 800fa98:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800fa9a:	9805      	ldr	r0, [sp, #20]
 800fa9c:	f7fe fe6e 	bl	800e77c <_Bfree>
 800faa0:	4649      	mov	r1, r9
 800faa2:	9805      	ldr	r0, [sp, #20]
 800faa4:	f7fe fe6a 	bl	800e77c <_Bfree>
 800faa8:	4641      	mov	r1, r8
 800faaa:	9805      	ldr	r0, [sp, #20]
 800faac:	f7fe fe66 	bl	800e77c <_Bfree>
 800fab0:	4621      	mov	r1, r4
 800fab2:	9805      	ldr	r0, [sp, #20]
 800fab4:	f7fe fe62 	bl	800e77c <_Bfree>
 800fab8:	e619      	b.n	800f6ee <_strtod_l+0x646>
 800faba:	f1ba 0f01 	cmp.w	sl, #1
 800fabe:	d103      	bne.n	800fac8 <_strtod_l+0xa20>
 800fac0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800fac2:	2b00      	cmp	r3, #0
 800fac4:	f43f ada6 	beq.w	800f614 <_strtod_l+0x56c>
 800fac8:	2600      	movs	r6, #0
 800faca:	4f36      	ldr	r7, [pc, #216]	@ (800fba4 <_strtod_l+0xafc>)
 800facc:	ed9f 7b2a 	vldr	d7, [pc, #168]	@ 800fb78 <_strtod_l+0xad0>
 800fad0:	ed8d 7b06 	vstr	d7, [sp, #24]
 800fad4:	e7b1      	b.n	800fa3a <_strtod_l+0x992>
 800fad6:	2600      	movs	r6, #0
 800fad8:	4f33      	ldr	r7, [pc, #204]	@ (800fba8 <_strtod_l+0xb00>)
 800fada:	e7aa      	b.n	800fa32 <_strtod_l+0x98a>
 800fadc:	4b32      	ldr	r3, [pc, #200]	@ (800fba8 <_strtod_l+0xb00>)
 800fade:	4630      	mov	r0, r6
 800fae0:	4639      	mov	r1, r7
 800fae2:	2200      	movs	r2, #0
 800fae4:	f7f0 fd98 	bl	8000618 <__aeabi_dmul>
 800fae8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800faea:	4606      	mov	r6, r0
 800faec:	460f      	mov	r7, r1
 800faee:	2b00      	cmp	r3, #0
 800faf0:	d09f      	beq.n	800fa32 <_strtod_l+0x98a>
 800faf2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800faf6:	e7a0      	b.n	800fa3a <_strtod_l+0x992>
 800faf8:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800fb80 <_strtod_l+0xad8>
 800fafc:	ec57 6b17 	vmov	r6, r7, d7
 800fb00:	ed8d 7b06 	vstr	d7, [sp, #24]
 800fb04:	e799      	b.n	800fa3a <_strtod_l+0x992>
 800fb06:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800fb0a:	9b08      	ldr	r3, [sp, #32]
 800fb0c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800fb10:	2b00      	cmp	r3, #0
 800fb12:	d1c1      	bne.n	800fa98 <_strtod_l+0x9f0>
 800fb14:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800fb18:	0d1b      	lsrs	r3, r3, #20
 800fb1a:	051b      	lsls	r3, r3, #20
 800fb1c:	429d      	cmp	r5, r3
 800fb1e:	d1bb      	bne.n	800fa98 <_strtod_l+0x9f0>
 800fb20:	4630      	mov	r0, r6
 800fb22:	4639      	mov	r1, r7
 800fb24:	f7f1 f8d8 	bl	8000cd8 <__aeabi_d2lz>
 800fb28:	f7f0 fd48 	bl	80005bc <__aeabi_l2d>
 800fb2c:	4602      	mov	r2, r0
 800fb2e:	460b      	mov	r3, r1
 800fb30:	4630      	mov	r0, r6
 800fb32:	4639      	mov	r1, r7
 800fb34:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800fb38:	f7f0 fbb6 	bl	80002a8 <__aeabi_dsub>
 800fb3c:	460b      	mov	r3, r1
 800fb3e:	4602      	mov	r2, r0
 800fb40:	ea46 060a 	orr.w	r6, r6, sl
 800fb44:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800fb48:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800fb4a:	431e      	orrs	r6, r3
 800fb4c:	d06f      	beq.n	800fc2e <_strtod_l+0xb86>
 800fb4e:	a30e      	add	r3, pc, #56	@ (adr r3, 800fb88 <_strtod_l+0xae0>)
 800fb50:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb54:	f7f0 ffd2 	bl	8000afc <__aeabi_dcmplt>
 800fb58:	2800      	cmp	r0, #0
 800fb5a:	f47f acd3 	bne.w	800f504 <_strtod_l+0x45c>
 800fb5e:	a30c      	add	r3, pc, #48	@ (adr r3, 800fb90 <_strtod_l+0xae8>)
 800fb60:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb64:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800fb68:	f7f0 ffe6 	bl	8000b38 <__aeabi_dcmpgt>
 800fb6c:	2800      	cmp	r0, #0
 800fb6e:	d093      	beq.n	800fa98 <_strtod_l+0x9f0>
 800fb70:	e4c8      	b.n	800f504 <_strtod_l+0x45c>
 800fb72:	bf00      	nop
 800fb74:	f3af 8000 	nop.w
 800fb78:	00000000 	.word	0x00000000
 800fb7c:	bff00000 	.word	0xbff00000
 800fb80:	00000000 	.word	0x00000000
 800fb84:	3ff00000 	.word	0x3ff00000
 800fb88:	94a03595 	.word	0x94a03595
 800fb8c:	3fdfffff 	.word	0x3fdfffff
 800fb90:	35afe535 	.word	0x35afe535
 800fb94:	3fe00000 	.word	0x3fe00000
 800fb98:	000fffff 	.word	0x000fffff
 800fb9c:	7ff00000 	.word	0x7ff00000
 800fba0:	7fefffff 	.word	0x7fefffff
 800fba4:	3ff00000 	.word	0x3ff00000
 800fba8:	3fe00000 	.word	0x3fe00000
 800fbac:	7fe00000 	.word	0x7fe00000
 800fbb0:	7c9fffff 	.word	0x7c9fffff
 800fbb4:	9b08      	ldr	r3, [sp, #32]
 800fbb6:	b323      	cbz	r3, 800fc02 <_strtod_l+0xb5a>
 800fbb8:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800fbbc:	d821      	bhi.n	800fc02 <_strtod_l+0xb5a>
 800fbbe:	4630      	mov	r0, r6
 800fbc0:	4639      	mov	r1, r7
 800fbc2:	a327      	add	r3, pc, #156	@ (adr r3, 800fc60 <_strtod_l+0xbb8>)
 800fbc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fbc8:	f7f0 ffa2 	bl	8000b10 <__aeabi_dcmple>
 800fbcc:	b1a0      	cbz	r0, 800fbf8 <_strtod_l+0xb50>
 800fbce:	4639      	mov	r1, r7
 800fbd0:	4630      	mov	r0, r6
 800fbd2:	f7f0 fff9 	bl	8000bc8 <__aeabi_d2uiz>
 800fbd6:	2801      	cmp	r0, #1
 800fbd8:	bf38      	it	cc
 800fbda:	2001      	movcc	r0, #1
 800fbdc:	f7f0 fca2 	bl	8000524 <__aeabi_ui2d>
 800fbe0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800fbe2:	4606      	mov	r6, r0
 800fbe4:	460f      	mov	r7, r1
 800fbe6:	b9fb      	cbnz	r3, 800fc28 <_strtod_l+0xb80>
 800fbe8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800fbec:	9014      	str	r0, [sp, #80]	@ 0x50
 800fbee:	9315      	str	r3, [sp, #84]	@ 0x54
 800fbf0:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800fbf4:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800fbf8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800fbfa:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800fbfe:	1b5b      	subs	r3, r3, r5
 800fc00:	9311      	str	r3, [sp, #68]	@ 0x44
 800fc02:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800fc06:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800fc0a:	f7ff f8eb 	bl	800ede4 <__ulp>
 800fc0e:	4650      	mov	r0, sl
 800fc10:	4659      	mov	r1, fp
 800fc12:	ec53 2b10 	vmov	r2, r3, d0
 800fc16:	f7f0 fcff 	bl	8000618 <__aeabi_dmul>
 800fc1a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800fc1e:	f7f0 fb45 	bl	80002ac <__adddf3>
 800fc22:	4682      	mov	sl, r0
 800fc24:	468b      	mov	fp, r1
 800fc26:	e770      	b.n	800fb0a <_strtod_l+0xa62>
 800fc28:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800fc2c:	e7e0      	b.n	800fbf0 <_strtod_l+0xb48>
 800fc2e:	a30e      	add	r3, pc, #56	@ (adr r3, 800fc68 <_strtod_l+0xbc0>)
 800fc30:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc34:	f7f0 ff62 	bl	8000afc <__aeabi_dcmplt>
 800fc38:	e798      	b.n	800fb6c <_strtod_l+0xac4>
 800fc3a:	2300      	movs	r3, #0
 800fc3c:	930e      	str	r3, [sp, #56]	@ 0x38
 800fc3e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800fc40:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800fc42:	6013      	str	r3, [r2, #0]
 800fc44:	f7ff ba6d 	b.w	800f122 <_strtod_l+0x7a>
 800fc48:	2a65      	cmp	r2, #101	@ 0x65
 800fc4a:	f43f ab67 	beq.w	800f31c <_strtod_l+0x274>
 800fc4e:	2a45      	cmp	r2, #69	@ 0x45
 800fc50:	f43f ab64 	beq.w	800f31c <_strtod_l+0x274>
 800fc54:	2301      	movs	r3, #1
 800fc56:	f7ff bba0 	b.w	800f39a <_strtod_l+0x2f2>
 800fc5a:	bf00      	nop
 800fc5c:	f3af 8000 	nop.w
 800fc60:	ffc00000 	.word	0xffc00000
 800fc64:	41dfffff 	.word	0x41dfffff
 800fc68:	94a03595 	.word	0x94a03595
 800fc6c:	3fcfffff 	.word	0x3fcfffff

0800fc70 <_strtod_r>:
 800fc70:	4b01      	ldr	r3, [pc, #4]	@ (800fc78 <_strtod_r+0x8>)
 800fc72:	f7ff ba19 	b.w	800f0a8 <_strtod_l>
 800fc76:	bf00      	nop
 800fc78:	20000068 	.word	0x20000068

0800fc7c <_strtol_l.isra.0>:
 800fc7c:	2b24      	cmp	r3, #36	@ 0x24
 800fc7e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fc82:	4686      	mov	lr, r0
 800fc84:	4690      	mov	r8, r2
 800fc86:	d801      	bhi.n	800fc8c <_strtol_l.isra.0+0x10>
 800fc88:	2b01      	cmp	r3, #1
 800fc8a:	d106      	bne.n	800fc9a <_strtol_l.isra.0+0x1e>
 800fc8c:	f7fd fd92 	bl	800d7b4 <__errno>
 800fc90:	2316      	movs	r3, #22
 800fc92:	6003      	str	r3, [r0, #0]
 800fc94:	2000      	movs	r0, #0
 800fc96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fc9a:	460d      	mov	r5, r1
 800fc9c:	4833      	ldr	r0, [pc, #204]	@ (800fd6c <_strtol_l.isra.0+0xf0>)
 800fc9e:	462a      	mov	r2, r5
 800fca0:	f815 4b01 	ldrb.w	r4, [r5], #1
 800fca4:	5d06      	ldrb	r6, [r0, r4]
 800fca6:	f016 0608 	ands.w	r6, r6, #8
 800fcaa:	d1f8      	bne.n	800fc9e <_strtol_l.isra.0+0x22>
 800fcac:	2c2d      	cmp	r4, #45	@ 0x2d
 800fcae:	d110      	bne.n	800fcd2 <_strtol_l.isra.0+0x56>
 800fcb0:	782c      	ldrb	r4, [r5, #0]
 800fcb2:	2601      	movs	r6, #1
 800fcb4:	1c95      	adds	r5, r2, #2
 800fcb6:	f033 0210 	bics.w	r2, r3, #16
 800fcba:	d115      	bne.n	800fce8 <_strtol_l.isra.0+0x6c>
 800fcbc:	2c30      	cmp	r4, #48	@ 0x30
 800fcbe:	d10d      	bne.n	800fcdc <_strtol_l.isra.0+0x60>
 800fcc0:	782a      	ldrb	r2, [r5, #0]
 800fcc2:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800fcc6:	2a58      	cmp	r2, #88	@ 0x58
 800fcc8:	d108      	bne.n	800fcdc <_strtol_l.isra.0+0x60>
 800fcca:	786c      	ldrb	r4, [r5, #1]
 800fccc:	3502      	adds	r5, #2
 800fcce:	2310      	movs	r3, #16
 800fcd0:	e00a      	b.n	800fce8 <_strtol_l.isra.0+0x6c>
 800fcd2:	2c2b      	cmp	r4, #43	@ 0x2b
 800fcd4:	bf04      	itt	eq
 800fcd6:	782c      	ldrbeq	r4, [r5, #0]
 800fcd8:	1c95      	addeq	r5, r2, #2
 800fcda:	e7ec      	b.n	800fcb6 <_strtol_l.isra.0+0x3a>
 800fcdc:	2b00      	cmp	r3, #0
 800fcde:	d1f6      	bne.n	800fcce <_strtol_l.isra.0+0x52>
 800fce0:	2c30      	cmp	r4, #48	@ 0x30
 800fce2:	bf14      	ite	ne
 800fce4:	230a      	movne	r3, #10
 800fce6:	2308      	moveq	r3, #8
 800fce8:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800fcec:	2200      	movs	r2, #0
 800fcee:	f10c 3cff 	add.w	ip, ip, #4294967295
 800fcf2:	4610      	mov	r0, r2
 800fcf4:	fbbc f9f3 	udiv	r9, ip, r3
 800fcf8:	fb03 ca19 	mls	sl, r3, r9, ip
 800fcfc:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800fd00:	2f09      	cmp	r7, #9
 800fd02:	d80f      	bhi.n	800fd24 <_strtol_l.isra.0+0xa8>
 800fd04:	463c      	mov	r4, r7
 800fd06:	42a3      	cmp	r3, r4
 800fd08:	dd1b      	ble.n	800fd42 <_strtol_l.isra.0+0xc6>
 800fd0a:	1c57      	adds	r7, r2, #1
 800fd0c:	d007      	beq.n	800fd1e <_strtol_l.isra.0+0xa2>
 800fd0e:	4581      	cmp	r9, r0
 800fd10:	d314      	bcc.n	800fd3c <_strtol_l.isra.0+0xc0>
 800fd12:	d101      	bne.n	800fd18 <_strtol_l.isra.0+0x9c>
 800fd14:	45a2      	cmp	sl, r4
 800fd16:	db11      	blt.n	800fd3c <_strtol_l.isra.0+0xc0>
 800fd18:	fb00 4003 	mla	r0, r0, r3, r4
 800fd1c:	2201      	movs	r2, #1
 800fd1e:	f815 4b01 	ldrb.w	r4, [r5], #1
 800fd22:	e7eb      	b.n	800fcfc <_strtol_l.isra.0+0x80>
 800fd24:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800fd28:	2f19      	cmp	r7, #25
 800fd2a:	d801      	bhi.n	800fd30 <_strtol_l.isra.0+0xb4>
 800fd2c:	3c37      	subs	r4, #55	@ 0x37
 800fd2e:	e7ea      	b.n	800fd06 <_strtol_l.isra.0+0x8a>
 800fd30:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800fd34:	2f19      	cmp	r7, #25
 800fd36:	d804      	bhi.n	800fd42 <_strtol_l.isra.0+0xc6>
 800fd38:	3c57      	subs	r4, #87	@ 0x57
 800fd3a:	e7e4      	b.n	800fd06 <_strtol_l.isra.0+0x8a>
 800fd3c:	f04f 32ff 	mov.w	r2, #4294967295
 800fd40:	e7ed      	b.n	800fd1e <_strtol_l.isra.0+0xa2>
 800fd42:	1c53      	adds	r3, r2, #1
 800fd44:	d108      	bne.n	800fd58 <_strtol_l.isra.0+0xdc>
 800fd46:	2322      	movs	r3, #34	@ 0x22
 800fd48:	4660      	mov	r0, ip
 800fd4a:	f8ce 3000 	str.w	r3, [lr]
 800fd4e:	f1b8 0f00 	cmp.w	r8, #0
 800fd52:	d0a0      	beq.n	800fc96 <_strtol_l.isra.0+0x1a>
 800fd54:	1e69      	subs	r1, r5, #1
 800fd56:	e006      	b.n	800fd66 <_strtol_l.isra.0+0xea>
 800fd58:	b106      	cbz	r6, 800fd5c <_strtol_l.isra.0+0xe0>
 800fd5a:	4240      	negs	r0, r0
 800fd5c:	f1b8 0f00 	cmp.w	r8, #0
 800fd60:	d099      	beq.n	800fc96 <_strtol_l.isra.0+0x1a>
 800fd62:	2a00      	cmp	r2, #0
 800fd64:	d1f6      	bne.n	800fd54 <_strtol_l.isra.0+0xd8>
 800fd66:	f8c8 1000 	str.w	r1, [r8]
 800fd6a:	e794      	b.n	800fc96 <_strtol_l.isra.0+0x1a>
 800fd6c:	080112e9 	.word	0x080112e9

0800fd70 <_strtol_r>:
 800fd70:	f7ff bf84 	b.w	800fc7c <_strtol_l.isra.0>

0800fd74 <__ssputs_r>:
 800fd74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fd78:	461f      	mov	r7, r3
 800fd7a:	688e      	ldr	r6, [r1, #8]
 800fd7c:	4682      	mov	sl, r0
 800fd7e:	460c      	mov	r4, r1
 800fd80:	42be      	cmp	r6, r7
 800fd82:	4690      	mov	r8, r2
 800fd84:	680b      	ldr	r3, [r1, #0]
 800fd86:	d82d      	bhi.n	800fde4 <__ssputs_r+0x70>
 800fd88:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800fd8c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800fd90:	d026      	beq.n	800fde0 <__ssputs_r+0x6c>
 800fd92:	6965      	ldr	r5, [r4, #20]
 800fd94:	6909      	ldr	r1, [r1, #16]
 800fd96:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800fd9a:	eba3 0901 	sub.w	r9, r3, r1
 800fd9e:	1c7b      	adds	r3, r7, #1
 800fda0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800fda4:	444b      	add	r3, r9
 800fda6:	106d      	asrs	r5, r5, #1
 800fda8:	429d      	cmp	r5, r3
 800fdaa:	bf38      	it	cc
 800fdac:	461d      	movcc	r5, r3
 800fdae:	0553      	lsls	r3, r2, #21
 800fdb0:	d527      	bpl.n	800fe02 <__ssputs_r+0x8e>
 800fdb2:	4629      	mov	r1, r5
 800fdb4:	f7fe fc16 	bl	800e5e4 <_malloc_r>
 800fdb8:	4606      	mov	r6, r0
 800fdba:	b360      	cbz	r0, 800fe16 <__ssputs_r+0xa2>
 800fdbc:	464a      	mov	r2, r9
 800fdbe:	6921      	ldr	r1, [r4, #16]
 800fdc0:	f000 fa18 	bl	80101f4 <memcpy>
 800fdc4:	89a3      	ldrh	r3, [r4, #12]
 800fdc6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800fdca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800fdce:	81a3      	strh	r3, [r4, #12]
 800fdd0:	6126      	str	r6, [r4, #16]
 800fdd2:	444e      	add	r6, r9
 800fdd4:	6165      	str	r5, [r4, #20]
 800fdd6:	eba5 0509 	sub.w	r5, r5, r9
 800fdda:	6026      	str	r6, [r4, #0]
 800fddc:	463e      	mov	r6, r7
 800fdde:	60a5      	str	r5, [r4, #8]
 800fde0:	42be      	cmp	r6, r7
 800fde2:	d900      	bls.n	800fde6 <__ssputs_r+0x72>
 800fde4:	463e      	mov	r6, r7
 800fde6:	4632      	mov	r2, r6
 800fde8:	4641      	mov	r1, r8
 800fdea:	6820      	ldr	r0, [r4, #0]
 800fdec:	f000 f9c6 	bl	801017c <memmove>
 800fdf0:	68a3      	ldr	r3, [r4, #8]
 800fdf2:	2000      	movs	r0, #0
 800fdf4:	1b9b      	subs	r3, r3, r6
 800fdf6:	60a3      	str	r3, [r4, #8]
 800fdf8:	6823      	ldr	r3, [r4, #0]
 800fdfa:	4433      	add	r3, r6
 800fdfc:	6023      	str	r3, [r4, #0]
 800fdfe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fe02:	462a      	mov	r2, r5
 800fe04:	f000 fd85 	bl	8010912 <_realloc_r>
 800fe08:	4606      	mov	r6, r0
 800fe0a:	2800      	cmp	r0, #0
 800fe0c:	d1e0      	bne.n	800fdd0 <__ssputs_r+0x5c>
 800fe0e:	6921      	ldr	r1, [r4, #16]
 800fe10:	4650      	mov	r0, sl
 800fe12:	f7fe fb73 	bl	800e4fc <_free_r>
 800fe16:	230c      	movs	r3, #12
 800fe18:	f04f 30ff 	mov.w	r0, #4294967295
 800fe1c:	f8ca 3000 	str.w	r3, [sl]
 800fe20:	89a3      	ldrh	r3, [r4, #12]
 800fe22:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800fe26:	81a3      	strh	r3, [r4, #12]
 800fe28:	e7e9      	b.n	800fdfe <__ssputs_r+0x8a>
	...

0800fe2c <_svfiprintf_r>:
 800fe2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fe30:	4698      	mov	r8, r3
 800fe32:	898b      	ldrh	r3, [r1, #12]
 800fe34:	b09d      	sub	sp, #116	@ 0x74
 800fe36:	4607      	mov	r7, r0
 800fe38:	061b      	lsls	r3, r3, #24
 800fe3a:	460d      	mov	r5, r1
 800fe3c:	4614      	mov	r4, r2
 800fe3e:	d510      	bpl.n	800fe62 <_svfiprintf_r+0x36>
 800fe40:	690b      	ldr	r3, [r1, #16]
 800fe42:	b973      	cbnz	r3, 800fe62 <_svfiprintf_r+0x36>
 800fe44:	2140      	movs	r1, #64	@ 0x40
 800fe46:	f7fe fbcd 	bl	800e5e4 <_malloc_r>
 800fe4a:	6028      	str	r0, [r5, #0]
 800fe4c:	6128      	str	r0, [r5, #16]
 800fe4e:	b930      	cbnz	r0, 800fe5e <_svfiprintf_r+0x32>
 800fe50:	230c      	movs	r3, #12
 800fe52:	603b      	str	r3, [r7, #0]
 800fe54:	f04f 30ff 	mov.w	r0, #4294967295
 800fe58:	b01d      	add	sp, #116	@ 0x74
 800fe5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fe5e:	2340      	movs	r3, #64	@ 0x40
 800fe60:	616b      	str	r3, [r5, #20]
 800fe62:	2300      	movs	r3, #0
 800fe64:	f8cd 800c 	str.w	r8, [sp, #12]
 800fe68:	f04f 0901 	mov.w	r9, #1
 800fe6c:	f8df 81a0 	ldr.w	r8, [pc, #416]	@ 8010010 <_svfiprintf_r+0x1e4>
 800fe70:	9309      	str	r3, [sp, #36]	@ 0x24
 800fe72:	2320      	movs	r3, #32
 800fe74:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800fe78:	2330      	movs	r3, #48	@ 0x30
 800fe7a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800fe7e:	4623      	mov	r3, r4
 800fe80:	469a      	mov	sl, r3
 800fe82:	f813 2b01 	ldrb.w	r2, [r3], #1
 800fe86:	b10a      	cbz	r2, 800fe8c <_svfiprintf_r+0x60>
 800fe88:	2a25      	cmp	r2, #37	@ 0x25
 800fe8a:	d1f9      	bne.n	800fe80 <_svfiprintf_r+0x54>
 800fe8c:	ebba 0b04 	subs.w	fp, sl, r4
 800fe90:	d00b      	beq.n	800feaa <_svfiprintf_r+0x7e>
 800fe92:	465b      	mov	r3, fp
 800fe94:	4622      	mov	r2, r4
 800fe96:	4629      	mov	r1, r5
 800fe98:	4638      	mov	r0, r7
 800fe9a:	f7ff ff6b 	bl	800fd74 <__ssputs_r>
 800fe9e:	3001      	adds	r0, #1
 800fea0:	f000 80a7 	beq.w	800fff2 <_svfiprintf_r+0x1c6>
 800fea4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800fea6:	445a      	add	r2, fp
 800fea8:	9209      	str	r2, [sp, #36]	@ 0x24
 800feaa:	f89a 3000 	ldrb.w	r3, [sl]
 800feae:	2b00      	cmp	r3, #0
 800feb0:	f000 809f 	beq.w	800fff2 <_svfiprintf_r+0x1c6>
 800feb4:	2300      	movs	r3, #0
 800feb6:	f04f 32ff 	mov.w	r2, #4294967295
 800feba:	f10a 0a01 	add.w	sl, sl, #1
 800febe:	9304      	str	r3, [sp, #16]
 800fec0:	9307      	str	r3, [sp, #28]
 800fec2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800fec6:	931a      	str	r3, [sp, #104]	@ 0x68
 800fec8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800fecc:	4654      	mov	r4, sl
 800fece:	2205      	movs	r2, #5
 800fed0:	484f      	ldr	r0, [pc, #316]	@ (8010010 <_svfiprintf_r+0x1e4>)
 800fed2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fed6:	f7fd fc9a 	bl	800d80e <memchr>
 800feda:	9a04      	ldr	r2, [sp, #16]
 800fedc:	b9d8      	cbnz	r0, 800ff16 <_svfiprintf_r+0xea>
 800fede:	06d0      	lsls	r0, r2, #27
 800fee0:	bf44      	itt	mi
 800fee2:	2320      	movmi	r3, #32
 800fee4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800fee8:	0711      	lsls	r1, r2, #28
 800feea:	bf44      	itt	mi
 800feec:	232b      	movmi	r3, #43	@ 0x2b
 800feee:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800fef2:	f89a 3000 	ldrb.w	r3, [sl]
 800fef6:	2b2a      	cmp	r3, #42	@ 0x2a
 800fef8:	d015      	beq.n	800ff26 <_svfiprintf_r+0xfa>
 800fefa:	9a07      	ldr	r2, [sp, #28]
 800fefc:	4654      	mov	r4, sl
 800fefe:	2000      	movs	r0, #0
 800ff00:	f04f 0c0a 	mov.w	ip, #10
 800ff04:	4621      	mov	r1, r4
 800ff06:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ff0a:	3b30      	subs	r3, #48	@ 0x30
 800ff0c:	2b09      	cmp	r3, #9
 800ff0e:	d94b      	bls.n	800ffa8 <_svfiprintf_r+0x17c>
 800ff10:	b1b0      	cbz	r0, 800ff40 <_svfiprintf_r+0x114>
 800ff12:	9207      	str	r2, [sp, #28]
 800ff14:	e014      	b.n	800ff40 <_svfiprintf_r+0x114>
 800ff16:	eba0 0308 	sub.w	r3, r0, r8
 800ff1a:	46a2      	mov	sl, r4
 800ff1c:	fa09 f303 	lsl.w	r3, r9, r3
 800ff20:	4313      	orrs	r3, r2
 800ff22:	9304      	str	r3, [sp, #16]
 800ff24:	e7d2      	b.n	800fecc <_svfiprintf_r+0xa0>
 800ff26:	9b03      	ldr	r3, [sp, #12]
 800ff28:	1d19      	adds	r1, r3, #4
 800ff2a:	681b      	ldr	r3, [r3, #0]
 800ff2c:	2b00      	cmp	r3, #0
 800ff2e:	9103      	str	r1, [sp, #12]
 800ff30:	bfbb      	ittet	lt
 800ff32:	425b      	neglt	r3, r3
 800ff34:	f042 0202 	orrlt.w	r2, r2, #2
 800ff38:	9307      	strge	r3, [sp, #28]
 800ff3a:	9307      	strlt	r3, [sp, #28]
 800ff3c:	bfb8      	it	lt
 800ff3e:	9204      	strlt	r2, [sp, #16]
 800ff40:	7823      	ldrb	r3, [r4, #0]
 800ff42:	2b2e      	cmp	r3, #46	@ 0x2e
 800ff44:	d10a      	bne.n	800ff5c <_svfiprintf_r+0x130>
 800ff46:	7863      	ldrb	r3, [r4, #1]
 800ff48:	2b2a      	cmp	r3, #42	@ 0x2a
 800ff4a:	d132      	bne.n	800ffb2 <_svfiprintf_r+0x186>
 800ff4c:	9b03      	ldr	r3, [sp, #12]
 800ff4e:	3402      	adds	r4, #2
 800ff50:	1d1a      	adds	r2, r3, #4
 800ff52:	681b      	ldr	r3, [r3, #0]
 800ff54:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800ff58:	9203      	str	r2, [sp, #12]
 800ff5a:	9305      	str	r3, [sp, #20]
 800ff5c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8010020 <_svfiprintf_r+0x1f4>
 800ff60:	2203      	movs	r2, #3
 800ff62:	7821      	ldrb	r1, [r4, #0]
 800ff64:	4650      	mov	r0, sl
 800ff66:	f7fd fc52 	bl	800d80e <memchr>
 800ff6a:	b138      	cbz	r0, 800ff7c <_svfiprintf_r+0x150>
 800ff6c:	eba0 000a 	sub.w	r0, r0, sl
 800ff70:	2240      	movs	r2, #64	@ 0x40
 800ff72:	9b04      	ldr	r3, [sp, #16]
 800ff74:	3401      	adds	r4, #1
 800ff76:	4082      	lsls	r2, r0
 800ff78:	4313      	orrs	r3, r2
 800ff7a:	9304      	str	r3, [sp, #16]
 800ff7c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ff80:	2206      	movs	r2, #6
 800ff82:	4824      	ldr	r0, [pc, #144]	@ (8010014 <_svfiprintf_r+0x1e8>)
 800ff84:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ff88:	f7fd fc41 	bl	800d80e <memchr>
 800ff8c:	2800      	cmp	r0, #0
 800ff8e:	d036      	beq.n	800fffe <_svfiprintf_r+0x1d2>
 800ff90:	4b21      	ldr	r3, [pc, #132]	@ (8010018 <_svfiprintf_r+0x1ec>)
 800ff92:	bb1b      	cbnz	r3, 800ffdc <_svfiprintf_r+0x1b0>
 800ff94:	9b03      	ldr	r3, [sp, #12]
 800ff96:	3307      	adds	r3, #7
 800ff98:	f023 0307 	bic.w	r3, r3, #7
 800ff9c:	3308      	adds	r3, #8
 800ff9e:	9303      	str	r3, [sp, #12]
 800ffa0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ffa2:	4433      	add	r3, r6
 800ffa4:	9309      	str	r3, [sp, #36]	@ 0x24
 800ffa6:	e76a      	b.n	800fe7e <_svfiprintf_r+0x52>
 800ffa8:	fb0c 3202 	mla	r2, ip, r2, r3
 800ffac:	460c      	mov	r4, r1
 800ffae:	2001      	movs	r0, #1
 800ffb0:	e7a8      	b.n	800ff04 <_svfiprintf_r+0xd8>
 800ffb2:	2300      	movs	r3, #0
 800ffb4:	3401      	adds	r4, #1
 800ffb6:	f04f 0c0a 	mov.w	ip, #10
 800ffba:	4619      	mov	r1, r3
 800ffbc:	9305      	str	r3, [sp, #20]
 800ffbe:	4620      	mov	r0, r4
 800ffc0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ffc4:	3a30      	subs	r2, #48	@ 0x30
 800ffc6:	2a09      	cmp	r2, #9
 800ffc8:	d903      	bls.n	800ffd2 <_svfiprintf_r+0x1a6>
 800ffca:	2b00      	cmp	r3, #0
 800ffcc:	d0c6      	beq.n	800ff5c <_svfiprintf_r+0x130>
 800ffce:	9105      	str	r1, [sp, #20]
 800ffd0:	e7c4      	b.n	800ff5c <_svfiprintf_r+0x130>
 800ffd2:	fb0c 2101 	mla	r1, ip, r1, r2
 800ffd6:	4604      	mov	r4, r0
 800ffd8:	2301      	movs	r3, #1
 800ffda:	e7f0      	b.n	800ffbe <_svfiprintf_r+0x192>
 800ffdc:	ab03      	add	r3, sp, #12
 800ffde:	462a      	mov	r2, r5
 800ffe0:	a904      	add	r1, sp, #16
 800ffe2:	4638      	mov	r0, r7
 800ffe4:	9300      	str	r3, [sp, #0]
 800ffe6:	4b0d      	ldr	r3, [pc, #52]	@ (801001c <_svfiprintf_r+0x1f0>)
 800ffe8:	f7fc fc6c 	bl	800c8c4 <_printf_float>
 800ffec:	1c42      	adds	r2, r0, #1
 800ffee:	4606      	mov	r6, r0
 800fff0:	d1d6      	bne.n	800ffa0 <_svfiprintf_r+0x174>
 800fff2:	89ab      	ldrh	r3, [r5, #12]
 800fff4:	065b      	lsls	r3, r3, #25
 800fff6:	f53f af2d 	bmi.w	800fe54 <_svfiprintf_r+0x28>
 800fffa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800fffc:	e72c      	b.n	800fe58 <_svfiprintf_r+0x2c>
 800fffe:	ab03      	add	r3, sp, #12
 8010000:	462a      	mov	r2, r5
 8010002:	a904      	add	r1, sp, #16
 8010004:	4638      	mov	r0, r7
 8010006:	9300      	str	r3, [sp, #0]
 8010008:	4b04      	ldr	r3, [pc, #16]	@ (801001c <_svfiprintf_r+0x1f0>)
 801000a:	f7fc fef7 	bl	800cdfc <_printf_i>
 801000e:	e7ed      	b.n	800ffec <_svfiprintf_r+0x1c0>
 8010010:	080110e1 	.word	0x080110e1
 8010014:	080110eb 	.word	0x080110eb
 8010018:	0800c8c5 	.word	0x0800c8c5
 801001c:	0800fd75 	.word	0x0800fd75
 8010020:	080110e7 	.word	0x080110e7

08010024 <__sflush_r>:
 8010024:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8010028:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801002c:	0716      	lsls	r6, r2, #28
 801002e:	4605      	mov	r5, r0
 8010030:	460c      	mov	r4, r1
 8010032:	d454      	bmi.n	80100de <__sflush_r+0xba>
 8010034:	684b      	ldr	r3, [r1, #4]
 8010036:	2b00      	cmp	r3, #0
 8010038:	dc02      	bgt.n	8010040 <__sflush_r+0x1c>
 801003a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 801003c:	2b00      	cmp	r3, #0
 801003e:	dd48      	ble.n	80100d2 <__sflush_r+0xae>
 8010040:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8010042:	2e00      	cmp	r6, #0
 8010044:	d045      	beq.n	80100d2 <__sflush_r+0xae>
 8010046:	2300      	movs	r3, #0
 8010048:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 801004c:	682f      	ldr	r7, [r5, #0]
 801004e:	6a21      	ldr	r1, [r4, #32]
 8010050:	602b      	str	r3, [r5, #0]
 8010052:	d030      	beq.n	80100b6 <__sflush_r+0x92>
 8010054:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8010056:	89a3      	ldrh	r3, [r4, #12]
 8010058:	0759      	lsls	r1, r3, #29
 801005a:	d505      	bpl.n	8010068 <__sflush_r+0x44>
 801005c:	6863      	ldr	r3, [r4, #4]
 801005e:	1ad2      	subs	r2, r2, r3
 8010060:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8010062:	b10b      	cbz	r3, 8010068 <__sflush_r+0x44>
 8010064:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8010066:	1ad2      	subs	r2, r2, r3
 8010068:	2300      	movs	r3, #0
 801006a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801006c:	6a21      	ldr	r1, [r4, #32]
 801006e:	4628      	mov	r0, r5
 8010070:	47b0      	blx	r6
 8010072:	1c43      	adds	r3, r0, #1
 8010074:	89a3      	ldrh	r3, [r4, #12]
 8010076:	d106      	bne.n	8010086 <__sflush_r+0x62>
 8010078:	6829      	ldr	r1, [r5, #0]
 801007a:	291d      	cmp	r1, #29
 801007c:	d82b      	bhi.n	80100d6 <__sflush_r+0xb2>
 801007e:	4a2a      	ldr	r2, [pc, #168]	@ (8010128 <__sflush_r+0x104>)
 8010080:	40ca      	lsrs	r2, r1
 8010082:	07d6      	lsls	r6, r2, #31
 8010084:	d527      	bpl.n	80100d6 <__sflush_r+0xb2>
 8010086:	2200      	movs	r2, #0
 8010088:	04d9      	lsls	r1, r3, #19
 801008a:	6062      	str	r2, [r4, #4]
 801008c:	6922      	ldr	r2, [r4, #16]
 801008e:	6022      	str	r2, [r4, #0]
 8010090:	d504      	bpl.n	801009c <__sflush_r+0x78>
 8010092:	1c42      	adds	r2, r0, #1
 8010094:	d101      	bne.n	801009a <__sflush_r+0x76>
 8010096:	682b      	ldr	r3, [r5, #0]
 8010098:	b903      	cbnz	r3, 801009c <__sflush_r+0x78>
 801009a:	6560      	str	r0, [r4, #84]	@ 0x54
 801009c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801009e:	602f      	str	r7, [r5, #0]
 80100a0:	b1b9      	cbz	r1, 80100d2 <__sflush_r+0xae>
 80100a2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80100a6:	4299      	cmp	r1, r3
 80100a8:	d002      	beq.n	80100b0 <__sflush_r+0x8c>
 80100aa:	4628      	mov	r0, r5
 80100ac:	f7fe fa26 	bl	800e4fc <_free_r>
 80100b0:	2300      	movs	r3, #0
 80100b2:	6363      	str	r3, [r4, #52]	@ 0x34
 80100b4:	e00d      	b.n	80100d2 <__sflush_r+0xae>
 80100b6:	2301      	movs	r3, #1
 80100b8:	4628      	mov	r0, r5
 80100ba:	47b0      	blx	r6
 80100bc:	4602      	mov	r2, r0
 80100be:	1c50      	adds	r0, r2, #1
 80100c0:	d1c9      	bne.n	8010056 <__sflush_r+0x32>
 80100c2:	682b      	ldr	r3, [r5, #0]
 80100c4:	2b00      	cmp	r3, #0
 80100c6:	d0c6      	beq.n	8010056 <__sflush_r+0x32>
 80100c8:	2b1d      	cmp	r3, #29
 80100ca:	d001      	beq.n	80100d0 <__sflush_r+0xac>
 80100cc:	2b16      	cmp	r3, #22
 80100ce:	d11d      	bne.n	801010c <__sflush_r+0xe8>
 80100d0:	602f      	str	r7, [r5, #0]
 80100d2:	2000      	movs	r0, #0
 80100d4:	e021      	b.n	801011a <__sflush_r+0xf6>
 80100d6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80100da:	b21b      	sxth	r3, r3
 80100dc:	e01a      	b.n	8010114 <__sflush_r+0xf0>
 80100de:	690f      	ldr	r7, [r1, #16]
 80100e0:	2f00      	cmp	r7, #0
 80100e2:	d0f6      	beq.n	80100d2 <__sflush_r+0xae>
 80100e4:	0793      	lsls	r3, r2, #30
 80100e6:	680e      	ldr	r6, [r1, #0]
 80100e8:	600f      	str	r7, [r1, #0]
 80100ea:	bf0c      	ite	eq
 80100ec:	694b      	ldreq	r3, [r1, #20]
 80100ee:	2300      	movne	r3, #0
 80100f0:	eba6 0807 	sub.w	r8, r6, r7
 80100f4:	608b      	str	r3, [r1, #8]
 80100f6:	f1b8 0f00 	cmp.w	r8, #0
 80100fa:	ddea      	ble.n	80100d2 <__sflush_r+0xae>
 80100fc:	4643      	mov	r3, r8
 80100fe:	463a      	mov	r2, r7
 8010100:	6a21      	ldr	r1, [r4, #32]
 8010102:	4628      	mov	r0, r5
 8010104:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8010106:	47b0      	blx	r6
 8010108:	2800      	cmp	r0, #0
 801010a:	dc08      	bgt.n	801011e <__sflush_r+0xfa>
 801010c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010110:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010114:	f04f 30ff 	mov.w	r0, #4294967295
 8010118:	81a3      	strh	r3, [r4, #12]
 801011a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801011e:	4407      	add	r7, r0
 8010120:	eba8 0800 	sub.w	r8, r8, r0
 8010124:	e7e7      	b.n	80100f6 <__sflush_r+0xd2>
 8010126:	bf00      	nop
 8010128:	20400001 	.word	0x20400001

0801012c <_fflush_r>:
 801012c:	b538      	push	{r3, r4, r5, lr}
 801012e:	690b      	ldr	r3, [r1, #16]
 8010130:	4605      	mov	r5, r0
 8010132:	460c      	mov	r4, r1
 8010134:	b913      	cbnz	r3, 801013c <_fflush_r+0x10>
 8010136:	2500      	movs	r5, #0
 8010138:	4628      	mov	r0, r5
 801013a:	bd38      	pop	{r3, r4, r5, pc}
 801013c:	b118      	cbz	r0, 8010146 <_fflush_r+0x1a>
 801013e:	6a03      	ldr	r3, [r0, #32]
 8010140:	b90b      	cbnz	r3, 8010146 <_fflush_r+0x1a>
 8010142:	f7fd fa13 	bl	800d56c <__sinit>
 8010146:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801014a:	2b00      	cmp	r3, #0
 801014c:	d0f3      	beq.n	8010136 <_fflush_r+0xa>
 801014e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8010150:	07d0      	lsls	r0, r2, #31
 8010152:	d404      	bmi.n	801015e <_fflush_r+0x32>
 8010154:	0599      	lsls	r1, r3, #22
 8010156:	d402      	bmi.n	801015e <_fflush_r+0x32>
 8010158:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801015a:	f7fd fb56 	bl	800d80a <__retarget_lock_acquire_recursive>
 801015e:	4628      	mov	r0, r5
 8010160:	4621      	mov	r1, r4
 8010162:	f7ff ff5f 	bl	8010024 <__sflush_r>
 8010166:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8010168:	4605      	mov	r5, r0
 801016a:	07da      	lsls	r2, r3, #31
 801016c:	d4e4      	bmi.n	8010138 <_fflush_r+0xc>
 801016e:	89a3      	ldrh	r3, [r4, #12]
 8010170:	059b      	lsls	r3, r3, #22
 8010172:	d4e1      	bmi.n	8010138 <_fflush_r+0xc>
 8010174:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8010176:	f7fd fb49 	bl	800d80c <__retarget_lock_release_recursive>
 801017a:	e7dd      	b.n	8010138 <_fflush_r+0xc>

0801017c <memmove>:
 801017c:	4288      	cmp	r0, r1
 801017e:	b510      	push	{r4, lr}
 8010180:	eb01 0402 	add.w	r4, r1, r2
 8010184:	d902      	bls.n	801018c <memmove+0x10>
 8010186:	4284      	cmp	r4, r0
 8010188:	4623      	mov	r3, r4
 801018a:	d807      	bhi.n	801019c <memmove+0x20>
 801018c:	1e43      	subs	r3, r0, #1
 801018e:	42a1      	cmp	r1, r4
 8010190:	d008      	beq.n	80101a4 <memmove+0x28>
 8010192:	f811 2b01 	ldrb.w	r2, [r1], #1
 8010196:	f803 2f01 	strb.w	r2, [r3, #1]!
 801019a:	e7f8      	b.n	801018e <memmove+0x12>
 801019c:	4402      	add	r2, r0
 801019e:	4601      	mov	r1, r0
 80101a0:	428a      	cmp	r2, r1
 80101a2:	d100      	bne.n	80101a6 <memmove+0x2a>
 80101a4:	bd10      	pop	{r4, pc}
 80101a6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80101aa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80101ae:	e7f7      	b.n	80101a0 <memmove+0x24>

080101b0 <strncmp>:
 80101b0:	b510      	push	{r4, lr}
 80101b2:	b16a      	cbz	r2, 80101d0 <strncmp+0x20>
 80101b4:	3901      	subs	r1, #1
 80101b6:	1884      	adds	r4, r0, r2
 80101b8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80101bc:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80101c0:	429a      	cmp	r2, r3
 80101c2:	d103      	bne.n	80101cc <strncmp+0x1c>
 80101c4:	42a0      	cmp	r0, r4
 80101c6:	d001      	beq.n	80101cc <strncmp+0x1c>
 80101c8:	2a00      	cmp	r2, #0
 80101ca:	d1f5      	bne.n	80101b8 <strncmp+0x8>
 80101cc:	1ad0      	subs	r0, r2, r3
 80101ce:	bd10      	pop	{r4, pc}
 80101d0:	4610      	mov	r0, r2
 80101d2:	e7fc      	b.n	80101ce <strncmp+0x1e>

080101d4 <_sbrk_r>:
 80101d4:	b538      	push	{r3, r4, r5, lr}
 80101d6:	2300      	movs	r3, #0
 80101d8:	4d05      	ldr	r5, [pc, #20]	@ (80101f0 <_sbrk_r+0x1c>)
 80101da:	4604      	mov	r4, r0
 80101dc:	4608      	mov	r0, r1
 80101de:	602b      	str	r3, [r5, #0]
 80101e0:	f7f1 fbdc 	bl	800199c <_sbrk>
 80101e4:	1c43      	adds	r3, r0, #1
 80101e6:	d102      	bne.n	80101ee <_sbrk_r+0x1a>
 80101e8:	682b      	ldr	r3, [r5, #0]
 80101ea:	b103      	cbz	r3, 80101ee <_sbrk_r+0x1a>
 80101ec:	6023      	str	r3, [r4, #0]
 80101ee:	bd38      	pop	{r3, r4, r5, pc}
 80101f0:	2000050c 	.word	0x2000050c

080101f4 <memcpy>:
 80101f4:	440a      	add	r2, r1
 80101f6:	1e43      	subs	r3, r0, #1
 80101f8:	4291      	cmp	r1, r2
 80101fa:	d100      	bne.n	80101fe <memcpy+0xa>
 80101fc:	4770      	bx	lr
 80101fe:	b510      	push	{r4, lr}
 8010200:	f811 4b01 	ldrb.w	r4, [r1], #1
 8010204:	4291      	cmp	r1, r2
 8010206:	f803 4f01 	strb.w	r4, [r3, #1]!
 801020a:	d1f9      	bne.n	8010200 <memcpy+0xc>
 801020c:	bd10      	pop	{r4, pc}
	...

08010210 <nan>:
 8010210:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8010218 <nan+0x8>
 8010214:	4770      	bx	lr
 8010216:	bf00      	nop
 8010218:	00000000 	.word	0x00000000
 801021c:	7ff80000 	.word	0x7ff80000

08010220 <__assert_func>:
 8010220:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8010222:	4614      	mov	r4, r2
 8010224:	461a      	mov	r2, r3
 8010226:	4b09      	ldr	r3, [pc, #36]	@ (801024c <__assert_func+0x2c>)
 8010228:	4605      	mov	r5, r0
 801022a:	681b      	ldr	r3, [r3, #0]
 801022c:	68d8      	ldr	r0, [r3, #12]
 801022e:	b14c      	cbz	r4, 8010244 <__assert_func+0x24>
 8010230:	4b07      	ldr	r3, [pc, #28]	@ (8010250 <__assert_func+0x30>)
 8010232:	9100      	str	r1, [sp, #0]
 8010234:	4907      	ldr	r1, [pc, #28]	@ (8010254 <__assert_func+0x34>)
 8010236:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801023a:	462b      	mov	r3, r5
 801023c:	f000 fba4 	bl	8010988 <fiprintf>
 8010240:	f000 fbb4 	bl	80109ac <abort>
 8010244:	4b04      	ldr	r3, [pc, #16]	@ (8010258 <__assert_func+0x38>)
 8010246:	461c      	mov	r4, r3
 8010248:	e7f3      	b.n	8010232 <__assert_func+0x12>
 801024a:	bf00      	nop
 801024c:	20000018 	.word	0x20000018
 8010250:	080110fa 	.word	0x080110fa
 8010254:	08011107 	.word	0x08011107
 8010258:	08011135 	.word	0x08011135

0801025c <_calloc_r>:
 801025c:	b570      	push	{r4, r5, r6, lr}
 801025e:	fba1 5402 	umull	r5, r4, r1, r2
 8010262:	b934      	cbnz	r4, 8010272 <_calloc_r+0x16>
 8010264:	4629      	mov	r1, r5
 8010266:	f7fe f9bd 	bl	800e5e4 <_malloc_r>
 801026a:	4606      	mov	r6, r0
 801026c:	b928      	cbnz	r0, 801027a <_calloc_r+0x1e>
 801026e:	4630      	mov	r0, r6
 8010270:	bd70      	pop	{r4, r5, r6, pc}
 8010272:	220c      	movs	r2, #12
 8010274:	2600      	movs	r6, #0
 8010276:	6002      	str	r2, [r0, #0]
 8010278:	e7f9      	b.n	801026e <_calloc_r+0x12>
 801027a:	462a      	mov	r2, r5
 801027c:	4621      	mov	r1, r4
 801027e:	f7fd fa46 	bl	800d70e <memset>
 8010282:	e7f4      	b.n	801026e <_calloc_r+0x12>

08010284 <rshift>:
 8010284:	6903      	ldr	r3, [r0, #16]
 8010286:	114a      	asrs	r2, r1, #5
 8010288:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 801028c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8010290:	f100 0414 	add.w	r4, r0, #20
 8010294:	dd45      	ble.n	8010322 <rshift+0x9e>
 8010296:	f011 011f 	ands.w	r1, r1, #31
 801029a:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 801029e:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80102a2:	d10c      	bne.n	80102be <rshift+0x3a>
 80102a4:	f100 0710 	add.w	r7, r0, #16
 80102a8:	4629      	mov	r1, r5
 80102aa:	42b1      	cmp	r1, r6
 80102ac:	d334      	bcc.n	8010318 <rshift+0x94>
 80102ae:	1a9b      	subs	r3, r3, r2
 80102b0:	1eea      	subs	r2, r5, #3
 80102b2:	009b      	lsls	r3, r3, #2
 80102b4:	4296      	cmp	r6, r2
 80102b6:	bf38      	it	cc
 80102b8:	2300      	movcc	r3, #0
 80102ba:	4423      	add	r3, r4
 80102bc:	e015      	b.n	80102ea <rshift+0x66>
 80102be:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80102c2:	f1c1 0820 	rsb	r8, r1, #32
 80102c6:	f105 0e04 	add.w	lr, r5, #4
 80102ca:	46a1      	mov	r9, r4
 80102cc:	40cf      	lsrs	r7, r1
 80102ce:	4576      	cmp	r6, lr
 80102d0:	46f4      	mov	ip, lr
 80102d2:	d815      	bhi.n	8010300 <rshift+0x7c>
 80102d4:	1a9a      	subs	r2, r3, r2
 80102d6:	3501      	adds	r5, #1
 80102d8:	0092      	lsls	r2, r2, #2
 80102da:	3a04      	subs	r2, #4
 80102dc:	42ae      	cmp	r6, r5
 80102de:	bf38      	it	cc
 80102e0:	2200      	movcc	r2, #0
 80102e2:	18a3      	adds	r3, r4, r2
 80102e4:	50a7      	str	r7, [r4, r2]
 80102e6:	b107      	cbz	r7, 80102ea <rshift+0x66>
 80102e8:	3304      	adds	r3, #4
 80102ea:	1b1a      	subs	r2, r3, r4
 80102ec:	42a3      	cmp	r3, r4
 80102ee:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80102f2:	bf08      	it	eq
 80102f4:	2300      	moveq	r3, #0
 80102f6:	6102      	str	r2, [r0, #16]
 80102f8:	bf08      	it	eq
 80102fa:	6143      	streq	r3, [r0, #20]
 80102fc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8010300:	f8dc c000 	ldr.w	ip, [ip]
 8010304:	fa0c fc08 	lsl.w	ip, ip, r8
 8010308:	ea4c 0707 	orr.w	r7, ip, r7
 801030c:	f849 7b04 	str.w	r7, [r9], #4
 8010310:	f85e 7b04 	ldr.w	r7, [lr], #4
 8010314:	40cf      	lsrs	r7, r1
 8010316:	e7da      	b.n	80102ce <rshift+0x4a>
 8010318:	f851 cb04 	ldr.w	ip, [r1], #4
 801031c:	f847 cf04 	str.w	ip, [r7, #4]!
 8010320:	e7c3      	b.n	80102aa <rshift+0x26>
 8010322:	4623      	mov	r3, r4
 8010324:	e7e1      	b.n	80102ea <rshift+0x66>

08010326 <__hexdig_fun>:
 8010326:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 801032a:	2b09      	cmp	r3, #9
 801032c:	d802      	bhi.n	8010334 <__hexdig_fun+0xe>
 801032e:	3820      	subs	r0, #32
 8010330:	b2c0      	uxtb	r0, r0
 8010332:	4770      	bx	lr
 8010334:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8010338:	2b05      	cmp	r3, #5
 801033a:	d801      	bhi.n	8010340 <__hexdig_fun+0x1a>
 801033c:	3847      	subs	r0, #71	@ 0x47
 801033e:	e7f7      	b.n	8010330 <__hexdig_fun+0xa>
 8010340:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8010344:	2b05      	cmp	r3, #5
 8010346:	d801      	bhi.n	801034c <__hexdig_fun+0x26>
 8010348:	3827      	subs	r0, #39	@ 0x27
 801034a:	e7f1      	b.n	8010330 <__hexdig_fun+0xa>
 801034c:	2000      	movs	r0, #0
 801034e:	4770      	bx	lr

08010350 <__gethex>:
 8010350:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010354:	b085      	sub	sp, #20
 8010356:	468a      	mov	sl, r1
 8010358:	4690      	mov	r8, r2
 801035a:	9302      	str	r3, [sp, #8]
 801035c:	680b      	ldr	r3, [r1, #0]
 801035e:	9001      	str	r0, [sp, #4]
 8010360:	1c9c      	adds	r4, r3, #2
 8010362:	46a1      	mov	r9, r4
 8010364:	f814 0b01 	ldrb.w	r0, [r4], #1
 8010368:	2830      	cmp	r0, #48	@ 0x30
 801036a:	d0fa      	beq.n	8010362 <__gethex+0x12>
 801036c:	eba9 0303 	sub.w	r3, r9, r3
 8010370:	f1a3 0b02 	sub.w	fp, r3, #2
 8010374:	f7ff ffd7 	bl	8010326 <__hexdig_fun>
 8010378:	4605      	mov	r5, r0
 801037a:	2800      	cmp	r0, #0
 801037c:	d166      	bne.n	801044c <__gethex+0xfc>
 801037e:	2201      	movs	r2, #1
 8010380:	499e      	ldr	r1, [pc, #632]	@ (80105fc <__gethex+0x2ac>)
 8010382:	4648      	mov	r0, r9
 8010384:	f7ff ff14 	bl	80101b0 <strncmp>
 8010388:	4607      	mov	r7, r0
 801038a:	2800      	cmp	r0, #0
 801038c:	d165      	bne.n	801045a <__gethex+0x10a>
 801038e:	f899 0001 	ldrb.w	r0, [r9, #1]
 8010392:	4626      	mov	r6, r4
 8010394:	f7ff ffc7 	bl	8010326 <__hexdig_fun>
 8010398:	2800      	cmp	r0, #0
 801039a:	d060      	beq.n	801045e <__gethex+0x10e>
 801039c:	4623      	mov	r3, r4
 801039e:	7818      	ldrb	r0, [r3, #0]
 80103a0:	4699      	mov	r9, r3
 80103a2:	3301      	adds	r3, #1
 80103a4:	2830      	cmp	r0, #48	@ 0x30
 80103a6:	d0fa      	beq.n	801039e <__gethex+0x4e>
 80103a8:	f7ff ffbd 	bl	8010326 <__hexdig_fun>
 80103ac:	fab0 f580 	clz	r5, r0
 80103b0:	f04f 0b01 	mov.w	fp, #1
 80103b4:	096d      	lsrs	r5, r5, #5
 80103b6:	464a      	mov	r2, r9
 80103b8:	4616      	mov	r6, r2
 80103ba:	3201      	adds	r2, #1
 80103bc:	7830      	ldrb	r0, [r6, #0]
 80103be:	f7ff ffb2 	bl	8010326 <__hexdig_fun>
 80103c2:	2800      	cmp	r0, #0
 80103c4:	d1f8      	bne.n	80103b8 <__gethex+0x68>
 80103c6:	2201      	movs	r2, #1
 80103c8:	498c      	ldr	r1, [pc, #560]	@ (80105fc <__gethex+0x2ac>)
 80103ca:	4630      	mov	r0, r6
 80103cc:	f7ff fef0 	bl	80101b0 <strncmp>
 80103d0:	2800      	cmp	r0, #0
 80103d2:	d13e      	bne.n	8010452 <__gethex+0x102>
 80103d4:	b944      	cbnz	r4, 80103e8 <__gethex+0x98>
 80103d6:	1c74      	adds	r4, r6, #1
 80103d8:	4622      	mov	r2, r4
 80103da:	4616      	mov	r6, r2
 80103dc:	3201      	adds	r2, #1
 80103de:	7830      	ldrb	r0, [r6, #0]
 80103e0:	f7ff ffa1 	bl	8010326 <__hexdig_fun>
 80103e4:	2800      	cmp	r0, #0
 80103e6:	d1f8      	bne.n	80103da <__gethex+0x8a>
 80103e8:	1ba4      	subs	r4, r4, r6
 80103ea:	00a7      	lsls	r7, r4, #2
 80103ec:	7833      	ldrb	r3, [r6, #0]
 80103ee:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 80103f2:	2b50      	cmp	r3, #80	@ 0x50
 80103f4:	d13d      	bne.n	8010472 <__gethex+0x122>
 80103f6:	7873      	ldrb	r3, [r6, #1]
 80103f8:	2b2b      	cmp	r3, #43	@ 0x2b
 80103fa:	d032      	beq.n	8010462 <__gethex+0x112>
 80103fc:	2b2d      	cmp	r3, #45	@ 0x2d
 80103fe:	d033      	beq.n	8010468 <__gethex+0x118>
 8010400:	1c71      	adds	r1, r6, #1
 8010402:	2400      	movs	r4, #0
 8010404:	7808      	ldrb	r0, [r1, #0]
 8010406:	f7ff ff8e 	bl	8010326 <__hexdig_fun>
 801040a:	1e43      	subs	r3, r0, #1
 801040c:	b2db      	uxtb	r3, r3
 801040e:	2b18      	cmp	r3, #24
 8010410:	d82f      	bhi.n	8010472 <__gethex+0x122>
 8010412:	f1a0 0210 	sub.w	r2, r0, #16
 8010416:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 801041a:	f7ff ff84 	bl	8010326 <__hexdig_fun>
 801041e:	f100 3cff 	add.w	ip, r0, #4294967295
 8010422:	230a      	movs	r3, #10
 8010424:	fa5f fc8c 	uxtb.w	ip, ip
 8010428:	f1bc 0f18 	cmp.w	ip, #24
 801042c:	d91e      	bls.n	801046c <__gethex+0x11c>
 801042e:	b104      	cbz	r4, 8010432 <__gethex+0xe2>
 8010430:	4252      	negs	r2, r2
 8010432:	4417      	add	r7, r2
 8010434:	f8ca 1000 	str.w	r1, [sl]
 8010438:	b1ed      	cbz	r5, 8010476 <__gethex+0x126>
 801043a:	f1bb 0f00 	cmp.w	fp, #0
 801043e:	bf0c      	ite	eq
 8010440:	2506      	moveq	r5, #6
 8010442:	2500      	movne	r5, #0
 8010444:	4628      	mov	r0, r5
 8010446:	b005      	add	sp, #20
 8010448:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801044c:	2500      	movs	r5, #0
 801044e:	462c      	mov	r4, r5
 8010450:	e7b1      	b.n	80103b6 <__gethex+0x66>
 8010452:	2c00      	cmp	r4, #0
 8010454:	d1c8      	bne.n	80103e8 <__gethex+0x98>
 8010456:	4627      	mov	r7, r4
 8010458:	e7c8      	b.n	80103ec <__gethex+0x9c>
 801045a:	464e      	mov	r6, r9
 801045c:	462f      	mov	r7, r5
 801045e:	2501      	movs	r5, #1
 8010460:	e7c4      	b.n	80103ec <__gethex+0x9c>
 8010462:	2400      	movs	r4, #0
 8010464:	1cb1      	adds	r1, r6, #2
 8010466:	e7cd      	b.n	8010404 <__gethex+0xb4>
 8010468:	2401      	movs	r4, #1
 801046a:	e7fb      	b.n	8010464 <__gethex+0x114>
 801046c:	fb03 0002 	mla	r0, r3, r2, r0
 8010470:	e7cf      	b.n	8010412 <__gethex+0xc2>
 8010472:	4631      	mov	r1, r6
 8010474:	e7de      	b.n	8010434 <__gethex+0xe4>
 8010476:	eba6 0309 	sub.w	r3, r6, r9
 801047a:	4629      	mov	r1, r5
 801047c:	3b01      	subs	r3, #1
 801047e:	2b07      	cmp	r3, #7
 8010480:	dc0a      	bgt.n	8010498 <__gethex+0x148>
 8010482:	9801      	ldr	r0, [sp, #4]
 8010484:	f7fe f93a 	bl	800e6fc <_Balloc>
 8010488:	4604      	mov	r4, r0
 801048a:	b940      	cbnz	r0, 801049e <__gethex+0x14e>
 801048c:	4b5c      	ldr	r3, [pc, #368]	@ (8010600 <__gethex+0x2b0>)
 801048e:	4602      	mov	r2, r0
 8010490:	21e4      	movs	r1, #228	@ 0xe4
 8010492:	485c      	ldr	r0, [pc, #368]	@ (8010604 <__gethex+0x2b4>)
 8010494:	f7ff fec4 	bl	8010220 <__assert_func>
 8010498:	3101      	adds	r1, #1
 801049a:	105b      	asrs	r3, r3, #1
 801049c:	e7ef      	b.n	801047e <__gethex+0x12e>
 801049e:	f100 0a14 	add.w	sl, r0, #20
 80104a2:	2300      	movs	r3, #0
 80104a4:	4655      	mov	r5, sl
 80104a6:	469b      	mov	fp, r3
 80104a8:	45b1      	cmp	r9, r6
 80104aa:	d337      	bcc.n	801051c <__gethex+0x1cc>
 80104ac:	f845 bb04 	str.w	fp, [r5], #4
 80104b0:	eba5 050a 	sub.w	r5, r5, sl
 80104b4:	4658      	mov	r0, fp
 80104b6:	10ad      	asrs	r5, r5, #2
 80104b8:	6125      	str	r5, [r4, #16]
 80104ba:	016d      	lsls	r5, r5, #5
 80104bc:	f7fe fa12 	bl	800e8e4 <__hi0bits>
 80104c0:	f8d8 6000 	ldr.w	r6, [r8]
 80104c4:	1a2d      	subs	r5, r5, r0
 80104c6:	42b5      	cmp	r5, r6
 80104c8:	dd54      	ble.n	8010574 <__gethex+0x224>
 80104ca:	1bad      	subs	r5, r5, r6
 80104cc:	4620      	mov	r0, r4
 80104ce:	4629      	mov	r1, r5
 80104d0:	f7fe fda9 	bl	800f026 <__any_on>
 80104d4:	4681      	mov	r9, r0
 80104d6:	b178      	cbz	r0, 80104f8 <__gethex+0x1a8>
 80104d8:	1e6b      	subs	r3, r5, #1
 80104da:	f04f 0901 	mov.w	r9, #1
 80104de:	1159      	asrs	r1, r3, #5
 80104e0:	f003 021f 	and.w	r2, r3, #31
 80104e4:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 80104e8:	fa09 f202 	lsl.w	r2, r9, r2
 80104ec:	420a      	tst	r2, r1
 80104ee:	d003      	beq.n	80104f8 <__gethex+0x1a8>
 80104f0:	454b      	cmp	r3, r9
 80104f2:	dc36      	bgt.n	8010562 <__gethex+0x212>
 80104f4:	f04f 0902 	mov.w	r9, #2
 80104f8:	442f      	add	r7, r5
 80104fa:	4629      	mov	r1, r5
 80104fc:	4620      	mov	r0, r4
 80104fe:	f7ff fec1 	bl	8010284 <rshift>
 8010502:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8010506:	42bb      	cmp	r3, r7
 8010508:	da42      	bge.n	8010590 <__gethex+0x240>
 801050a:	4621      	mov	r1, r4
 801050c:	9801      	ldr	r0, [sp, #4]
 801050e:	f7fe f935 	bl	800e77c <_Bfree>
 8010512:	2300      	movs	r3, #0
 8010514:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8010516:	25a3      	movs	r5, #163	@ 0xa3
 8010518:	6013      	str	r3, [r2, #0]
 801051a:	e793      	b.n	8010444 <__gethex+0xf4>
 801051c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8010520:	2a2e      	cmp	r2, #46	@ 0x2e
 8010522:	d012      	beq.n	801054a <__gethex+0x1fa>
 8010524:	2b20      	cmp	r3, #32
 8010526:	d104      	bne.n	8010532 <__gethex+0x1e2>
 8010528:	f845 bb04 	str.w	fp, [r5], #4
 801052c:	f04f 0b00 	mov.w	fp, #0
 8010530:	465b      	mov	r3, fp
 8010532:	7830      	ldrb	r0, [r6, #0]
 8010534:	9303      	str	r3, [sp, #12]
 8010536:	f7ff fef6 	bl	8010326 <__hexdig_fun>
 801053a:	9b03      	ldr	r3, [sp, #12]
 801053c:	f000 000f 	and.w	r0, r0, #15
 8010540:	4098      	lsls	r0, r3
 8010542:	3304      	adds	r3, #4
 8010544:	ea4b 0b00 	orr.w	fp, fp, r0
 8010548:	e7ae      	b.n	80104a8 <__gethex+0x158>
 801054a:	45b1      	cmp	r9, r6
 801054c:	d8ea      	bhi.n	8010524 <__gethex+0x1d4>
 801054e:	2201      	movs	r2, #1
 8010550:	492a      	ldr	r1, [pc, #168]	@ (80105fc <__gethex+0x2ac>)
 8010552:	4630      	mov	r0, r6
 8010554:	9303      	str	r3, [sp, #12]
 8010556:	f7ff fe2b 	bl	80101b0 <strncmp>
 801055a:	9b03      	ldr	r3, [sp, #12]
 801055c:	2800      	cmp	r0, #0
 801055e:	d1e1      	bne.n	8010524 <__gethex+0x1d4>
 8010560:	e7a2      	b.n	80104a8 <__gethex+0x158>
 8010562:	1ea9      	subs	r1, r5, #2
 8010564:	4620      	mov	r0, r4
 8010566:	f7fe fd5e 	bl	800f026 <__any_on>
 801056a:	2800      	cmp	r0, #0
 801056c:	d0c2      	beq.n	80104f4 <__gethex+0x1a4>
 801056e:	f04f 0903 	mov.w	r9, #3
 8010572:	e7c1      	b.n	80104f8 <__gethex+0x1a8>
 8010574:	da09      	bge.n	801058a <__gethex+0x23a>
 8010576:	1b75      	subs	r5, r6, r5
 8010578:	4621      	mov	r1, r4
 801057a:	9801      	ldr	r0, [sp, #4]
 801057c:	462a      	mov	r2, r5
 801057e:	1b7f      	subs	r7, r7, r5
 8010580:	f7fe fb10 	bl	800eba4 <__lshift>
 8010584:	4604      	mov	r4, r0
 8010586:	f100 0a14 	add.w	sl, r0, #20
 801058a:	f04f 0900 	mov.w	r9, #0
 801058e:	e7b8      	b.n	8010502 <__gethex+0x1b2>
 8010590:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8010594:	42bd      	cmp	r5, r7
 8010596:	dd6f      	ble.n	8010678 <__gethex+0x328>
 8010598:	1bed      	subs	r5, r5, r7
 801059a:	42ae      	cmp	r6, r5
 801059c:	dc34      	bgt.n	8010608 <__gethex+0x2b8>
 801059e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80105a2:	2b02      	cmp	r3, #2
 80105a4:	d022      	beq.n	80105ec <__gethex+0x29c>
 80105a6:	2b03      	cmp	r3, #3
 80105a8:	d024      	beq.n	80105f4 <__gethex+0x2a4>
 80105aa:	2b01      	cmp	r3, #1
 80105ac:	d115      	bne.n	80105da <__gethex+0x28a>
 80105ae:	42ae      	cmp	r6, r5
 80105b0:	d113      	bne.n	80105da <__gethex+0x28a>
 80105b2:	2e01      	cmp	r6, #1
 80105b4:	d10b      	bne.n	80105ce <__gethex+0x27e>
 80105b6:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80105ba:	2562      	movs	r5, #98	@ 0x62
 80105bc:	9a02      	ldr	r2, [sp, #8]
 80105be:	6013      	str	r3, [r2, #0]
 80105c0:	2301      	movs	r3, #1
 80105c2:	6123      	str	r3, [r4, #16]
 80105c4:	f8ca 3000 	str.w	r3, [sl]
 80105c8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80105ca:	601c      	str	r4, [r3, #0]
 80105cc:	e73a      	b.n	8010444 <__gethex+0xf4>
 80105ce:	1e71      	subs	r1, r6, #1
 80105d0:	4620      	mov	r0, r4
 80105d2:	f7fe fd28 	bl	800f026 <__any_on>
 80105d6:	2800      	cmp	r0, #0
 80105d8:	d1ed      	bne.n	80105b6 <__gethex+0x266>
 80105da:	4621      	mov	r1, r4
 80105dc:	9801      	ldr	r0, [sp, #4]
 80105de:	f7fe f8cd 	bl	800e77c <_Bfree>
 80105e2:	2300      	movs	r3, #0
 80105e4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80105e6:	2550      	movs	r5, #80	@ 0x50
 80105e8:	6013      	str	r3, [r2, #0]
 80105ea:	e72b      	b.n	8010444 <__gethex+0xf4>
 80105ec:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80105ee:	2b00      	cmp	r3, #0
 80105f0:	d1f3      	bne.n	80105da <__gethex+0x28a>
 80105f2:	e7e0      	b.n	80105b6 <__gethex+0x266>
 80105f4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80105f6:	2b00      	cmp	r3, #0
 80105f8:	d1dd      	bne.n	80105b6 <__gethex+0x266>
 80105fa:	e7ee      	b.n	80105da <__gethex+0x28a>
 80105fc:	080110df 	.word	0x080110df
 8010600:	08011075 	.word	0x08011075
 8010604:	08011136 	.word	0x08011136
 8010608:	1e6f      	subs	r7, r5, #1
 801060a:	f1b9 0f00 	cmp.w	r9, #0
 801060e:	d130      	bne.n	8010672 <__gethex+0x322>
 8010610:	b127      	cbz	r7, 801061c <__gethex+0x2cc>
 8010612:	4639      	mov	r1, r7
 8010614:	4620      	mov	r0, r4
 8010616:	f7fe fd06 	bl	800f026 <__any_on>
 801061a:	4681      	mov	r9, r0
 801061c:	117a      	asrs	r2, r7, #5
 801061e:	2301      	movs	r3, #1
 8010620:	f007 071f 	and.w	r7, r7, #31
 8010624:	4629      	mov	r1, r5
 8010626:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 801062a:	4620      	mov	r0, r4
 801062c:	40bb      	lsls	r3, r7
 801062e:	1b76      	subs	r6, r6, r5
 8010630:	2502      	movs	r5, #2
 8010632:	4213      	tst	r3, r2
 8010634:	bf18      	it	ne
 8010636:	f049 0902 	orrne.w	r9, r9, #2
 801063a:	f7ff fe23 	bl	8010284 <rshift>
 801063e:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8010642:	f1b9 0f00 	cmp.w	r9, #0
 8010646:	d047      	beq.n	80106d8 <__gethex+0x388>
 8010648:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801064c:	2b02      	cmp	r3, #2
 801064e:	d015      	beq.n	801067c <__gethex+0x32c>
 8010650:	2b03      	cmp	r3, #3
 8010652:	d017      	beq.n	8010684 <__gethex+0x334>
 8010654:	2b01      	cmp	r3, #1
 8010656:	d109      	bne.n	801066c <__gethex+0x31c>
 8010658:	f019 0f02 	tst.w	r9, #2
 801065c:	d006      	beq.n	801066c <__gethex+0x31c>
 801065e:	f8da 3000 	ldr.w	r3, [sl]
 8010662:	ea49 0903 	orr.w	r9, r9, r3
 8010666:	f019 0f01 	tst.w	r9, #1
 801066a:	d10e      	bne.n	801068a <__gethex+0x33a>
 801066c:	f045 0510 	orr.w	r5, r5, #16
 8010670:	e032      	b.n	80106d8 <__gethex+0x388>
 8010672:	f04f 0901 	mov.w	r9, #1
 8010676:	e7d1      	b.n	801061c <__gethex+0x2cc>
 8010678:	2501      	movs	r5, #1
 801067a:	e7e2      	b.n	8010642 <__gethex+0x2f2>
 801067c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801067e:	f1c3 0301 	rsb	r3, r3, #1
 8010682:	930f      	str	r3, [sp, #60]	@ 0x3c
 8010684:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010686:	2b00      	cmp	r3, #0
 8010688:	d0f0      	beq.n	801066c <__gethex+0x31c>
 801068a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 801068e:	f104 0314 	add.w	r3, r4, #20
 8010692:	f04f 0c00 	mov.w	ip, #0
 8010696:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 801069a:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 801069e:	4618      	mov	r0, r3
 80106a0:	f853 2b04 	ldr.w	r2, [r3], #4
 80106a4:	f1b2 3fff 	cmp.w	r2, #4294967295
 80106a8:	d01b      	beq.n	80106e2 <__gethex+0x392>
 80106aa:	3201      	adds	r2, #1
 80106ac:	6002      	str	r2, [r0, #0]
 80106ae:	2d02      	cmp	r5, #2
 80106b0:	f104 0314 	add.w	r3, r4, #20
 80106b4:	d13c      	bne.n	8010730 <__gethex+0x3e0>
 80106b6:	f8d8 2000 	ldr.w	r2, [r8]
 80106ba:	3a01      	subs	r2, #1
 80106bc:	42b2      	cmp	r2, r6
 80106be:	d109      	bne.n	80106d4 <__gethex+0x384>
 80106c0:	1171      	asrs	r1, r6, #5
 80106c2:	2201      	movs	r2, #1
 80106c4:	f006 061f 	and.w	r6, r6, #31
 80106c8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80106cc:	fa02 f606 	lsl.w	r6, r2, r6
 80106d0:	421e      	tst	r6, r3
 80106d2:	d13a      	bne.n	801074a <__gethex+0x3fa>
 80106d4:	f045 0520 	orr.w	r5, r5, #32
 80106d8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80106da:	601c      	str	r4, [r3, #0]
 80106dc:	9b02      	ldr	r3, [sp, #8]
 80106de:	601f      	str	r7, [r3, #0]
 80106e0:	e6b0      	b.n	8010444 <__gethex+0xf4>
 80106e2:	4299      	cmp	r1, r3
 80106e4:	f843 cc04 	str.w	ip, [r3, #-4]
 80106e8:	d8d9      	bhi.n	801069e <__gethex+0x34e>
 80106ea:	68a3      	ldr	r3, [r4, #8]
 80106ec:	459b      	cmp	fp, r3
 80106ee:	db17      	blt.n	8010720 <__gethex+0x3d0>
 80106f0:	6861      	ldr	r1, [r4, #4]
 80106f2:	9801      	ldr	r0, [sp, #4]
 80106f4:	3101      	adds	r1, #1
 80106f6:	f7fe f801 	bl	800e6fc <_Balloc>
 80106fa:	4681      	mov	r9, r0
 80106fc:	b918      	cbnz	r0, 8010706 <__gethex+0x3b6>
 80106fe:	4b1a      	ldr	r3, [pc, #104]	@ (8010768 <__gethex+0x418>)
 8010700:	4602      	mov	r2, r0
 8010702:	2184      	movs	r1, #132	@ 0x84
 8010704:	e6c5      	b.n	8010492 <__gethex+0x142>
 8010706:	6922      	ldr	r2, [r4, #16]
 8010708:	f104 010c 	add.w	r1, r4, #12
 801070c:	300c      	adds	r0, #12
 801070e:	3202      	adds	r2, #2
 8010710:	0092      	lsls	r2, r2, #2
 8010712:	f7ff fd6f 	bl	80101f4 <memcpy>
 8010716:	4621      	mov	r1, r4
 8010718:	464c      	mov	r4, r9
 801071a:	9801      	ldr	r0, [sp, #4]
 801071c:	f7fe f82e 	bl	800e77c <_Bfree>
 8010720:	6923      	ldr	r3, [r4, #16]
 8010722:	1c5a      	adds	r2, r3, #1
 8010724:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8010728:	6122      	str	r2, [r4, #16]
 801072a:	2201      	movs	r2, #1
 801072c:	615a      	str	r2, [r3, #20]
 801072e:	e7be      	b.n	80106ae <__gethex+0x35e>
 8010730:	6922      	ldr	r2, [r4, #16]
 8010732:	455a      	cmp	r2, fp
 8010734:	dd0b      	ble.n	801074e <__gethex+0x3fe>
 8010736:	2101      	movs	r1, #1
 8010738:	4620      	mov	r0, r4
 801073a:	f7ff fda3 	bl	8010284 <rshift>
 801073e:	3701      	adds	r7, #1
 8010740:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8010744:	42bb      	cmp	r3, r7
 8010746:	f6ff aee0 	blt.w	801050a <__gethex+0x1ba>
 801074a:	2501      	movs	r5, #1
 801074c:	e7c2      	b.n	80106d4 <__gethex+0x384>
 801074e:	f016 061f 	ands.w	r6, r6, #31
 8010752:	d0fa      	beq.n	801074a <__gethex+0x3fa>
 8010754:	4453      	add	r3, sl
 8010756:	f1c6 0620 	rsb	r6, r6, #32
 801075a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 801075e:	f7fe f8c1 	bl	800e8e4 <__hi0bits>
 8010762:	42b0      	cmp	r0, r6
 8010764:	dbe7      	blt.n	8010736 <__gethex+0x3e6>
 8010766:	e7f0      	b.n	801074a <__gethex+0x3fa>
 8010768:	08011075 	.word	0x08011075

0801076c <L_shift>:
 801076c:	f1c2 0208 	rsb	r2, r2, #8
 8010770:	0092      	lsls	r2, r2, #2
 8010772:	b570      	push	{r4, r5, r6, lr}
 8010774:	f1c2 0620 	rsb	r6, r2, #32
 8010778:	6843      	ldr	r3, [r0, #4]
 801077a:	6804      	ldr	r4, [r0, #0]
 801077c:	fa03 f506 	lsl.w	r5, r3, r6
 8010780:	40d3      	lsrs	r3, r2
 8010782:	432c      	orrs	r4, r5
 8010784:	6004      	str	r4, [r0, #0]
 8010786:	f840 3f04 	str.w	r3, [r0, #4]!
 801078a:	4288      	cmp	r0, r1
 801078c:	d3f4      	bcc.n	8010778 <L_shift+0xc>
 801078e:	bd70      	pop	{r4, r5, r6, pc}

08010790 <__match>:
 8010790:	6803      	ldr	r3, [r0, #0]
 8010792:	3301      	adds	r3, #1
 8010794:	b530      	push	{r4, r5, lr}
 8010796:	f811 4b01 	ldrb.w	r4, [r1], #1
 801079a:	b914      	cbnz	r4, 80107a2 <__match+0x12>
 801079c:	6003      	str	r3, [r0, #0]
 801079e:	2001      	movs	r0, #1
 80107a0:	bd30      	pop	{r4, r5, pc}
 80107a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80107a6:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 80107aa:	2d19      	cmp	r5, #25
 80107ac:	bf98      	it	ls
 80107ae:	3220      	addls	r2, #32
 80107b0:	42a2      	cmp	r2, r4
 80107b2:	d0f0      	beq.n	8010796 <__match+0x6>
 80107b4:	2000      	movs	r0, #0
 80107b6:	e7f3      	b.n	80107a0 <__match+0x10>

080107b8 <__hexnan>:
 80107b8:	680b      	ldr	r3, [r1, #0]
 80107ba:	6801      	ldr	r1, [r0, #0]
 80107bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80107c0:	115e      	asrs	r6, r3, #5
 80107c2:	f013 031f 	ands.w	r3, r3, #31
 80107c6:	f04f 0500 	mov.w	r5, #0
 80107ca:	b087      	sub	sp, #28
 80107cc:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80107d0:	4682      	mov	sl, r0
 80107d2:	4690      	mov	r8, r2
 80107d4:	46ab      	mov	fp, r5
 80107d6:	bf18      	it	ne
 80107d8:	3604      	addne	r6, #4
 80107da:	9301      	str	r3, [sp, #4]
 80107dc:	9502      	str	r5, [sp, #8]
 80107de:	1f37      	subs	r7, r6, #4
 80107e0:	f846 5c04 	str.w	r5, [r6, #-4]
 80107e4:	46b9      	mov	r9, r7
 80107e6:	463c      	mov	r4, r7
 80107e8:	1c4b      	adds	r3, r1, #1
 80107ea:	784a      	ldrb	r2, [r1, #1]
 80107ec:	9303      	str	r3, [sp, #12]
 80107ee:	b342      	cbz	r2, 8010842 <__hexnan+0x8a>
 80107f0:	4610      	mov	r0, r2
 80107f2:	9105      	str	r1, [sp, #20]
 80107f4:	9204      	str	r2, [sp, #16]
 80107f6:	f7ff fd96 	bl	8010326 <__hexdig_fun>
 80107fa:	2800      	cmp	r0, #0
 80107fc:	d151      	bne.n	80108a2 <__hexnan+0xea>
 80107fe:	9a04      	ldr	r2, [sp, #16]
 8010800:	9905      	ldr	r1, [sp, #20]
 8010802:	2a20      	cmp	r2, #32
 8010804:	d818      	bhi.n	8010838 <__hexnan+0x80>
 8010806:	9b02      	ldr	r3, [sp, #8]
 8010808:	459b      	cmp	fp, r3
 801080a:	dd13      	ble.n	8010834 <__hexnan+0x7c>
 801080c:	454c      	cmp	r4, r9
 801080e:	d206      	bcs.n	801081e <__hexnan+0x66>
 8010810:	2d07      	cmp	r5, #7
 8010812:	dc04      	bgt.n	801081e <__hexnan+0x66>
 8010814:	462a      	mov	r2, r5
 8010816:	4649      	mov	r1, r9
 8010818:	4620      	mov	r0, r4
 801081a:	f7ff ffa7 	bl	801076c <L_shift>
 801081e:	4544      	cmp	r4, r8
 8010820:	d951      	bls.n	80108c6 <__hexnan+0x10e>
 8010822:	2300      	movs	r3, #0
 8010824:	f1a4 0904 	sub.w	r9, r4, #4
 8010828:	f8cd b008 	str.w	fp, [sp, #8]
 801082c:	f844 3c04 	str.w	r3, [r4, #-4]
 8010830:	461d      	mov	r5, r3
 8010832:	464c      	mov	r4, r9
 8010834:	9903      	ldr	r1, [sp, #12]
 8010836:	e7d7      	b.n	80107e8 <__hexnan+0x30>
 8010838:	2a29      	cmp	r2, #41	@ 0x29
 801083a:	d156      	bne.n	80108ea <__hexnan+0x132>
 801083c:	3102      	adds	r1, #2
 801083e:	f8ca 1000 	str.w	r1, [sl]
 8010842:	f1bb 0f00 	cmp.w	fp, #0
 8010846:	d050      	beq.n	80108ea <__hexnan+0x132>
 8010848:	454c      	cmp	r4, r9
 801084a:	d206      	bcs.n	801085a <__hexnan+0xa2>
 801084c:	2d07      	cmp	r5, #7
 801084e:	dc04      	bgt.n	801085a <__hexnan+0xa2>
 8010850:	462a      	mov	r2, r5
 8010852:	4649      	mov	r1, r9
 8010854:	4620      	mov	r0, r4
 8010856:	f7ff ff89 	bl	801076c <L_shift>
 801085a:	4544      	cmp	r4, r8
 801085c:	d935      	bls.n	80108ca <__hexnan+0x112>
 801085e:	f1a8 0204 	sub.w	r2, r8, #4
 8010862:	4623      	mov	r3, r4
 8010864:	f853 1b04 	ldr.w	r1, [r3], #4
 8010868:	429f      	cmp	r7, r3
 801086a:	f842 1f04 	str.w	r1, [r2, #4]!
 801086e:	d2f9      	bcs.n	8010864 <__hexnan+0xac>
 8010870:	1b3b      	subs	r3, r7, r4
 8010872:	3e03      	subs	r6, #3
 8010874:	3401      	adds	r4, #1
 8010876:	2200      	movs	r2, #0
 8010878:	f023 0303 	bic.w	r3, r3, #3
 801087c:	3304      	adds	r3, #4
 801087e:	42b4      	cmp	r4, r6
 8010880:	bf88      	it	hi
 8010882:	2304      	movhi	r3, #4
 8010884:	4443      	add	r3, r8
 8010886:	f843 2b04 	str.w	r2, [r3], #4
 801088a:	429f      	cmp	r7, r3
 801088c:	d2fb      	bcs.n	8010886 <__hexnan+0xce>
 801088e:	683b      	ldr	r3, [r7, #0]
 8010890:	b91b      	cbnz	r3, 801089a <__hexnan+0xe2>
 8010892:	4547      	cmp	r7, r8
 8010894:	d127      	bne.n	80108e6 <__hexnan+0x12e>
 8010896:	2301      	movs	r3, #1
 8010898:	603b      	str	r3, [r7, #0]
 801089a:	2005      	movs	r0, #5
 801089c:	b007      	add	sp, #28
 801089e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80108a2:	3501      	adds	r5, #1
 80108a4:	f10b 0b01 	add.w	fp, fp, #1
 80108a8:	2d08      	cmp	r5, #8
 80108aa:	dd05      	ble.n	80108b8 <__hexnan+0x100>
 80108ac:	4544      	cmp	r4, r8
 80108ae:	d9c1      	bls.n	8010834 <__hexnan+0x7c>
 80108b0:	2300      	movs	r3, #0
 80108b2:	3c04      	subs	r4, #4
 80108b4:	2501      	movs	r5, #1
 80108b6:	6023      	str	r3, [r4, #0]
 80108b8:	6822      	ldr	r2, [r4, #0]
 80108ba:	f000 000f 	and.w	r0, r0, #15
 80108be:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80108c2:	6020      	str	r0, [r4, #0]
 80108c4:	e7b6      	b.n	8010834 <__hexnan+0x7c>
 80108c6:	2508      	movs	r5, #8
 80108c8:	e7b4      	b.n	8010834 <__hexnan+0x7c>
 80108ca:	9b01      	ldr	r3, [sp, #4]
 80108cc:	2b00      	cmp	r3, #0
 80108ce:	d0de      	beq.n	801088e <__hexnan+0xd6>
 80108d0:	f1c3 0320 	rsb	r3, r3, #32
 80108d4:	f04f 32ff 	mov.w	r2, #4294967295
 80108d8:	40da      	lsrs	r2, r3
 80108da:	f856 3c04 	ldr.w	r3, [r6, #-4]
 80108de:	4013      	ands	r3, r2
 80108e0:	f846 3c04 	str.w	r3, [r6, #-4]
 80108e4:	e7d3      	b.n	801088e <__hexnan+0xd6>
 80108e6:	3f04      	subs	r7, #4
 80108e8:	e7d1      	b.n	801088e <__hexnan+0xd6>
 80108ea:	2004      	movs	r0, #4
 80108ec:	e7d6      	b.n	801089c <__hexnan+0xe4>

080108ee <__ascii_mbtowc>:
 80108ee:	b082      	sub	sp, #8
 80108f0:	b901      	cbnz	r1, 80108f4 <__ascii_mbtowc+0x6>
 80108f2:	a901      	add	r1, sp, #4
 80108f4:	b142      	cbz	r2, 8010908 <__ascii_mbtowc+0x1a>
 80108f6:	b14b      	cbz	r3, 801090c <__ascii_mbtowc+0x1e>
 80108f8:	7813      	ldrb	r3, [r2, #0]
 80108fa:	600b      	str	r3, [r1, #0]
 80108fc:	7812      	ldrb	r2, [r2, #0]
 80108fe:	1e10      	subs	r0, r2, #0
 8010900:	bf18      	it	ne
 8010902:	2001      	movne	r0, #1
 8010904:	b002      	add	sp, #8
 8010906:	4770      	bx	lr
 8010908:	4610      	mov	r0, r2
 801090a:	e7fb      	b.n	8010904 <__ascii_mbtowc+0x16>
 801090c:	f06f 0001 	mvn.w	r0, #1
 8010910:	e7f8      	b.n	8010904 <__ascii_mbtowc+0x16>

08010912 <_realloc_r>:
 8010912:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010916:	4607      	mov	r7, r0
 8010918:	4614      	mov	r4, r2
 801091a:	460d      	mov	r5, r1
 801091c:	b921      	cbnz	r1, 8010928 <_realloc_r+0x16>
 801091e:	4611      	mov	r1, r2
 8010920:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010924:	f7fd be5e 	b.w	800e5e4 <_malloc_r>
 8010928:	b92a      	cbnz	r2, 8010936 <_realloc_r+0x24>
 801092a:	4625      	mov	r5, r4
 801092c:	f7fd fde6 	bl	800e4fc <_free_r>
 8010930:	4628      	mov	r0, r5
 8010932:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010936:	f000 f840 	bl	80109ba <_malloc_usable_size_r>
 801093a:	4284      	cmp	r4, r0
 801093c:	4606      	mov	r6, r0
 801093e:	d802      	bhi.n	8010946 <_realloc_r+0x34>
 8010940:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8010944:	d8f4      	bhi.n	8010930 <_realloc_r+0x1e>
 8010946:	4621      	mov	r1, r4
 8010948:	4638      	mov	r0, r7
 801094a:	f7fd fe4b 	bl	800e5e4 <_malloc_r>
 801094e:	4680      	mov	r8, r0
 8010950:	b908      	cbnz	r0, 8010956 <_realloc_r+0x44>
 8010952:	4645      	mov	r5, r8
 8010954:	e7ec      	b.n	8010930 <_realloc_r+0x1e>
 8010956:	42b4      	cmp	r4, r6
 8010958:	4622      	mov	r2, r4
 801095a:	4629      	mov	r1, r5
 801095c:	bf28      	it	cs
 801095e:	4632      	movcs	r2, r6
 8010960:	f7ff fc48 	bl	80101f4 <memcpy>
 8010964:	4629      	mov	r1, r5
 8010966:	4638      	mov	r0, r7
 8010968:	f7fd fdc8 	bl	800e4fc <_free_r>
 801096c:	e7f1      	b.n	8010952 <_realloc_r+0x40>

0801096e <__ascii_wctomb>:
 801096e:	4603      	mov	r3, r0
 8010970:	4608      	mov	r0, r1
 8010972:	b141      	cbz	r1, 8010986 <__ascii_wctomb+0x18>
 8010974:	2aff      	cmp	r2, #255	@ 0xff
 8010976:	d904      	bls.n	8010982 <__ascii_wctomb+0x14>
 8010978:	228a      	movs	r2, #138	@ 0x8a
 801097a:	f04f 30ff 	mov.w	r0, #4294967295
 801097e:	601a      	str	r2, [r3, #0]
 8010980:	4770      	bx	lr
 8010982:	2001      	movs	r0, #1
 8010984:	700a      	strb	r2, [r1, #0]
 8010986:	4770      	bx	lr

08010988 <fiprintf>:
 8010988:	b40e      	push	{r1, r2, r3}
 801098a:	b503      	push	{r0, r1, lr}
 801098c:	ab03      	add	r3, sp, #12
 801098e:	4601      	mov	r1, r0
 8010990:	4805      	ldr	r0, [pc, #20]	@ (80109a8 <fiprintf+0x20>)
 8010992:	f853 2b04 	ldr.w	r2, [r3], #4
 8010996:	6800      	ldr	r0, [r0, #0]
 8010998:	9301      	str	r3, [sp, #4]
 801099a:	f000 f83f 	bl	8010a1c <_vfiprintf_r>
 801099e:	b002      	add	sp, #8
 80109a0:	f85d eb04 	ldr.w	lr, [sp], #4
 80109a4:	b003      	add	sp, #12
 80109a6:	4770      	bx	lr
 80109a8:	20000018 	.word	0x20000018

080109ac <abort>:
 80109ac:	2006      	movs	r0, #6
 80109ae:	b508      	push	{r3, lr}
 80109b0:	f000 fa08 	bl	8010dc4 <raise>
 80109b4:	2001      	movs	r0, #1
 80109b6:	f7f0 ff79 	bl	80018ac <_exit>

080109ba <_malloc_usable_size_r>:
 80109ba:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80109be:	1f18      	subs	r0, r3, #4
 80109c0:	2b00      	cmp	r3, #0
 80109c2:	bfbc      	itt	lt
 80109c4:	580b      	ldrlt	r3, [r1, r0]
 80109c6:	18c0      	addlt	r0, r0, r3
 80109c8:	4770      	bx	lr

080109ca <__sfputc_r>:
 80109ca:	6893      	ldr	r3, [r2, #8]
 80109cc:	3b01      	subs	r3, #1
 80109ce:	2b00      	cmp	r3, #0
 80109d0:	b410      	push	{r4}
 80109d2:	6093      	str	r3, [r2, #8]
 80109d4:	da08      	bge.n	80109e8 <__sfputc_r+0x1e>
 80109d6:	6994      	ldr	r4, [r2, #24]
 80109d8:	42a3      	cmp	r3, r4
 80109da:	db01      	blt.n	80109e0 <__sfputc_r+0x16>
 80109dc:	290a      	cmp	r1, #10
 80109de:	d103      	bne.n	80109e8 <__sfputc_r+0x1e>
 80109e0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80109e4:	f000 b932 	b.w	8010c4c <__swbuf_r>
 80109e8:	6813      	ldr	r3, [r2, #0]
 80109ea:	1c58      	adds	r0, r3, #1
 80109ec:	6010      	str	r0, [r2, #0]
 80109ee:	4608      	mov	r0, r1
 80109f0:	7019      	strb	r1, [r3, #0]
 80109f2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80109f6:	4770      	bx	lr

080109f8 <__sfputs_r>:
 80109f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80109fa:	4606      	mov	r6, r0
 80109fc:	460f      	mov	r7, r1
 80109fe:	4614      	mov	r4, r2
 8010a00:	18d5      	adds	r5, r2, r3
 8010a02:	42ac      	cmp	r4, r5
 8010a04:	d101      	bne.n	8010a0a <__sfputs_r+0x12>
 8010a06:	2000      	movs	r0, #0
 8010a08:	e007      	b.n	8010a1a <__sfputs_r+0x22>
 8010a0a:	463a      	mov	r2, r7
 8010a0c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010a10:	4630      	mov	r0, r6
 8010a12:	f7ff ffda 	bl	80109ca <__sfputc_r>
 8010a16:	1c43      	adds	r3, r0, #1
 8010a18:	d1f3      	bne.n	8010a02 <__sfputs_r+0xa>
 8010a1a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08010a1c <_vfiprintf_r>:
 8010a1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010a20:	460d      	mov	r5, r1
 8010a22:	b09d      	sub	sp, #116	@ 0x74
 8010a24:	4614      	mov	r4, r2
 8010a26:	4698      	mov	r8, r3
 8010a28:	4606      	mov	r6, r0
 8010a2a:	b118      	cbz	r0, 8010a34 <_vfiprintf_r+0x18>
 8010a2c:	6a03      	ldr	r3, [r0, #32]
 8010a2e:	b90b      	cbnz	r3, 8010a34 <_vfiprintf_r+0x18>
 8010a30:	f7fc fd9c 	bl	800d56c <__sinit>
 8010a34:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8010a36:	07d9      	lsls	r1, r3, #31
 8010a38:	d405      	bmi.n	8010a46 <_vfiprintf_r+0x2a>
 8010a3a:	89ab      	ldrh	r3, [r5, #12]
 8010a3c:	059a      	lsls	r2, r3, #22
 8010a3e:	d402      	bmi.n	8010a46 <_vfiprintf_r+0x2a>
 8010a40:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8010a42:	f7fc fee2 	bl	800d80a <__retarget_lock_acquire_recursive>
 8010a46:	89ab      	ldrh	r3, [r5, #12]
 8010a48:	071b      	lsls	r3, r3, #28
 8010a4a:	d501      	bpl.n	8010a50 <_vfiprintf_r+0x34>
 8010a4c:	692b      	ldr	r3, [r5, #16]
 8010a4e:	b99b      	cbnz	r3, 8010a78 <_vfiprintf_r+0x5c>
 8010a50:	4629      	mov	r1, r5
 8010a52:	4630      	mov	r0, r6
 8010a54:	f000 f938 	bl	8010cc8 <__swsetup_r>
 8010a58:	b170      	cbz	r0, 8010a78 <_vfiprintf_r+0x5c>
 8010a5a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8010a5c:	07dc      	lsls	r4, r3, #31
 8010a5e:	d504      	bpl.n	8010a6a <_vfiprintf_r+0x4e>
 8010a60:	f04f 30ff 	mov.w	r0, #4294967295
 8010a64:	b01d      	add	sp, #116	@ 0x74
 8010a66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010a6a:	89ab      	ldrh	r3, [r5, #12]
 8010a6c:	0598      	lsls	r0, r3, #22
 8010a6e:	d4f7      	bmi.n	8010a60 <_vfiprintf_r+0x44>
 8010a70:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8010a72:	f7fc fecb 	bl	800d80c <__retarget_lock_release_recursive>
 8010a76:	e7f3      	b.n	8010a60 <_vfiprintf_r+0x44>
 8010a78:	2300      	movs	r3, #0
 8010a7a:	f8cd 800c 	str.w	r8, [sp, #12]
 8010a7e:	f04f 0901 	mov.w	r9, #1
 8010a82:	f8df 81b4 	ldr.w	r8, [pc, #436]	@ 8010c38 <_vfiprintf_r+0x21c>
 8010a86:	9309      	str	r3, [sp, #36]	@ 0x24
 8010a88:	2320      	movs	r3, #32
 8010a8a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8010a8e:	2330      	movs	r3, #48	@ 0x30
 8010a90:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8010a94:	4623      	mov	r3, r4
 8010a96:	469a      	mov	sl, r3
 8010a98:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010a9c:	b10a      	cbz	r2, 8010aa2 <_vfiprintf_r+0x86>
 8010a9e:	2a25      	cmp	r2, #37	@ 0x25
 8010aa0:	d1f9      	bne.n	8010a96 <_vfiprintf_r+0x7a>
 8010aa2:	ebba 0b04 	subs.w	fp, sl, r4
 8010aa6:	d00b      	beq.n	8010ac0 <_vfiprintf_r+0xa4>
 8010aa8:	465b      	mov	r3, fp
 8010aaa:	4622      	mov	r2, r4
 8010aac:	4629      	mov	r1, r5
 8010aae:	4630      	mov	r0, r6
 8010ab0:	f7ff ffa2 	bl	80109f8 <__sfputs_r>
 8010ab4:	3001      	adds	r0, #1
 8010ab6:	f000 80a7 	beq.w	8010c08 <_vfiprintf_r+0x1ec>
 8010aba:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010abc:	445a      	add	r2, fp
 8010abe:	9209      	str	r2, [sp, #36]	@ 0x24
 8010ac0:	f89a 3000 	ldrb.w	r3, [sl]
 8010ac4:	2b00      	cmp	r3, #0
 8010ac6:	f000 809f 	beq.w	8010c08 <_vfiprintf_r+0x1ec>
 8010aca:	2300      	movs	r3, #0
 8010acc:	f04f 32ff 	mov.w	r2, #4294967295
 8010ad0:	f10a 0a01 	add.w	sl, sl, #1
 8010ad4:	9304      	str	r3, [sp, #16]
 8010ad6:	9307      	str	r3, [sp, #28]
 8010ad8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8010adc:	931a      	str	r3, [sp, #104]	@ 0x68
 8010ade:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010ae2:	4654      	mov	r4, sl
 8010ae4:	2205      	movs	r2, #5
 8010ae6:	4854      	ldr	r0, [pc, #336]	@ (8010c38 <_vfiprintf_r+0x21c>)
 8010ae8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010aec:	f7fc fe8f 	bl	800d80e <memchr>
 8010af0:	9a04      	ldr	r2, [sp, #16]
 8010af2:	b9d8      	cbnz	r0, 8010b2c <_vfiprintf_r+0x110>
 8010af4:	06d1      	lsls	r1, r2, #27
 8010af6:	bf44      	itt	mi
 8010af8:	2320      	movmi	r3, #32
 8010afa:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010afe:	0713      	lsls	r3, r2, #28
 8010b00:	bf44      	itt	mi
 8010b02:	232b      	movmi	r3, #43	@ 0x2b
 8010b04:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010b08:	f89a 3000 	ldrb.w	r3, [sl]
 8010b0c:	2b2a      	cmp	r3, #42	@ 0x2a
 8010b0e:	d015      	beq.n	8010b3c <_vfiprintf_r+0x120>
 8010b10:	9a07      	ldr	r2, [sp, #28]
 8010b12:	4654      	mov	r4, sl
 8010b14:	2000      	movs	r0, #0
 8010b16:	f04f 0c0a 	mov.w	ip, #10
 8010b1a:	4621      	mov	r1, r4
 8010b1c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010b20:	3b30      	subs	r3, #48	@ 0x30
 8010b22:	2b09      	cmp	r3, #9
 8010b24:	d94b      	bls.n	8010bbe <_vfiprintf_r+0x1a2>
 8010b26:	b1b0      	cbz	r0, 8010b56 <_vfiprintf_r+0x13a>
 8010b28:	9207      	str	r2, [sp, #28]
 8010b2a:	e014      	b.n	8010b56 <_vfiprintf_r+0x13a>
 8010b2c:	eba0 0308 	sub.w	r3, r0, r8
 8010b30:	46a2      	mov	sl, r4
 8010b32:	fa09 f303 	lsl.w	r3, r9, r3
 8010b36:	4313      	orrs	r3, r2
 8010b38:	9304      	str	r3, [sp, #16]
 8010b3a:	e7d2      	b.n	8010ae2 <_vfiprintf_r+0xc6>
 8010b3c:	9b03      	ldr	r3, [sp, #12]
 8010b3e:	1d19      	adds	r1, r3, #4
 8010b40:	681b      	ldr	r3, [r3, #0]
 8010b42:	2b00      	cmp	r3, #0
 8010b44:	9103      	str	r1, [sp, #12]
 8010b46:	bfbb      	ittet	lt
 8010b48:	425b      	neglt	r3, r3
 8010b4a:	f042 0202 	orrlt.w	r2, r2, #2
 8010b4e:	9307      	strge	r3, [sp, #28]
 8010b50:	9307      	strlt	r3, [sp, #28]
 8010b52:	bfb8      	it	lt
 8010b54:	9204      	strlt	r2, [sp, #16]
 8010b56:	7823      	ldrb	r3, [r4, #0]
 8010b58:	2b2e      	cmp	r3, #46	@ 0x2e
 8010b5a:	d10a      	bne.n	8010b72 <_vfiprintf_r+0x156>
 8010b5c:	7863      	ldrb	r3, [r4, #1]
 8010b5e:	2b2a      	cmp	r3, #42	@ 0x2a
 8010b60:	d132      	bne.n	8010bc8 <_vfiprintf_r+0x1ac>
 8010b62:	9b03      	ldr	r3, [sp, #12]
 8010b64:	3402      	adds	r4, #2
 8010b66:	1d1a      	adds	r2, r3, #4
 8010b68:	681b      	ldr	r3, [r3, #0]
 8010b6a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8010b6e:	9203      	str	r2, [sp, #12]
 8010b70:	9305      	str	r3, [sp, #20]
 8010b72:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8010c48 <_vfiprintf_r+0x22c>
 8010b76:	2203      	movs	r2, #3
 8010b78:	7821      	ldrb	r1, [r4, #0]
 8010b7a:	4650      	mov	r0, sl
 8010b7c:	f7fc fe47 	bl	800d80e <memchr>
 8010b80:	b138      	cbz	r0, 8010b92 <_vfiprintf_r+0x176>
 8010b82:	eba0 000a 	sub.w	r0, r0, sl
 8010b86:	2240      	movs	r2, #64	@ 0x40
 8010b88:	9b04      	ldr	r3, [sp, #16]
 8010b8a:	3401      	adds	r4, #1
 8010b8c:	4082      	lsls	r2, r0
 8010b8e:	4313      	orrs	r3, r2
 8010b90:	9304      	str	r3, [sp, #16]
 8010b92:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010b96:	2206      	movs	r2, #6
 8010b98:	4828      	ldr	r0, [pc, #160]	@ (8010c3c <_vfiprintf_r+0x220>)
 8010b9a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8010b9e:	f7fc fe36 	bl	800d80e <memchr>
 8010ba2:	2800      	cmp	r0, #0
 8010ba4:	d03f      	beq.n	8010c26 <_vfiprintf_r+0x20a>
 8010ba6:	4b26      	ldr	r3, [pc, #152]	@ (8010c40 <_vfiprintf_r+0x224>)
 8010ba8:	bb1b      	cbnz	r3, 8010bf2 <_vfiprintf_r+0x1d6>
 8010baa:	9b03      	ldr	r3, [sp, #12]
 8010bac:	3307      	adds	r3, #7
 8010bae:	f023 0307 	bic.w	r3, r3, #7
 8010bb2:	3308      	adds	r3, #8
 8010bb4:	9303      	str	r3, [sp, #12]
 8010bb6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010bb8:	443b      	add	r3, r7
 8010bba:	9309      	str	r3, [sp, #36]	@ 0x24
 8010bbc:	e76a      	b.n	8010a94 <_vfiprintf_r+0x78>
 8010bbe:	fb0c 3202 	mla	r2, ip, r2, r3
 8010bc2:	460c      	mov	r4, r1
 8010bc4:	2001      	movs	r0, #1
 8010bc6:	e7a8      	b.n	8010b1a <_vfiprintf_r+0xfe>
 8010bc8:	2300      	movs	r3, #0
 8010bca:	3401      	adds	r4, #1
 8010bcc:	f04f 0c0a 	mov.w	ip, #10
 8010bd0:	4619      	mov	r1, r3
 8010bd2:	9305      	str	r3, [sp, #20]
 8010bd4:	4620      	mov	r0, r4
 8010bd6:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010bda:	3a30      	subs	r2, #48	@ 0x30
 8010bdc:	2a09      	cmp	r2, #9
 8010bde:	d903      	bls.n	8010be8 <_vfiprintf_r+0x1cc>
 8010be0:	2b00      	cmp	r3, #0
 8010be2:	d0c6      	beq.n	8010b72 <_vfiprintf_r+0x156>
 8010be4:	9105      	str	r1, [sp, #20]
 8010be6:	e7c4      	b.n	8010b72 <_vfiprintf_r+0x156>
 8010be8:	fb0c 2101 	mla	r1, ip, r1, r2
 8010bec:	4604      	mov	r4, r0
 8010bee:	2301      	movs	r3, #1
 8010bf0:	e7f0      	b.n	8010bd4 <_vfiprintf_r+0x1b8>
 8010bf2:	ab03      	add	r3, sp, #12
 8010bf4:	462a      	mov	r2, r5
 8010bf6:	a904      	add	r1, sp, #16
 8010bf8:	4630      	mov	r0, r6
 8010bfa:	9300      	str	r3, [sp, #0]
 8010bfc:	4b11      	ldr	r3, [pc, #68]	@ (8010c44 <_vfiprintf_r+0x228>)
 8010bfe:	f7fb fe61 	bl	800c8c4 <_printf_float>
 8010c02:	4607      	mov	r7, r0
 8010c04:	1c78      	adds	r0, r7, #1
 8010c06:	d1d6      	bne.n	8010bb6 <_vfiprintf_r+0x19a>
 8010c08:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8010c0a:	07d9      	lsls	r1, r3, #31
 8010c0c:	d405      	bmi.n	8010c1a <_vfiprintf_r+0x1fe>
 8010c0e:	89ab      	ldrh	r3, [r5, #12]
 8010c10:	059a      	lsls	r2, r3, #22
 8010c12:	d402      	bmi.n	8010c1a <_vfiprintf_r+0x1fe>
 8010c14:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8010c16:	f7fc fdf9 	bl	800d80c <__retarget_lock_release_recursive>
 8010c1a:	89ab      	ldrh	r3, [r5, #12]
 8010c1c:	065b      	lsls	r3, r3, #25
 8010c1e:	f53f af1f 	bmi.w	8010a60 <_vfiprintf_r+0x44>
 8010c22:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8010c24:	e71e      	b.n	8010a64 <_vfiprintf_r+0x48>
 8010c26:	ab03      	add	r3, sp, #12
 8010c28:	462a      	mov	r2, r5
 8010c2a:	a904      	add	r1, sp, #16
 8010c2c:	4630      	mov	r0, r6
 8010c2e:	9300      	str	r3, [sp, #0]
 8010c30:	4b04      	ldr	r3, [pc, #16]	@ (8010c44 <_vfiprintf_r+0x228>)
 8010c32:	f7fc f8e3 	bl	800cdfc <_printf_i>
 8010c36:	e7e4      	b.n	8010c02 <_vfiprintf_r+0x1e6>
 8010c38:	080110e1 	.word	0x080110e1
 8010c3c:	080110eb 	.word	0x080110eb
 8010c40:	0800c8c5 	.word	0x0800c8c5
 8010c44:	080109f9 	.word	0x080109f9
 8010c48:	080110e7 	.word	0x080110e7

08010c4c <__swbuf_r>:
 8010c4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010c4e:	460e      	mov	r6, r1
 8010c50:	4614      	mov	r4, r2
 8010c52:	4605      	mov	r5, r0
 8010c54:	b118      	cbz	r0, 8010c5e <__swbuf_r+0x12>
 8010c56:	6a03      	ldr	r3, [r0, #32]
 8010c58:	b90b      	cbnz	r3, 8010c5e <__swbuf_r+0x12>
 8010c5a:	f7fc fc87 	bl	800d56c <__sinit>
 8010c5e:	69a3      	ldr	r3, [r4, #24]
 8010c60:	60a3      	str	r3, [r4, #8]
 8010c62:	89a3      	ldrh	r3, [r4, #12]
 8010c64:	071a      	lsls	r2, r3, #28
 8010c66:	d501      	bpl.n	8010c6c <__swbuf_r+0x20>
 8010c68:	6923      	ldr	r3, [r4, #16]
 8010c6a:	b943      	cbnz	r3, 8010c7e <__swbuf_r+0x32>
 8010c6c:	4621      	mov	r1, r4
 8010c6e:	4628      	mov	r0, r5
 8010c70:	f000 f82a 	bl	8010cc8 <__swsetup_r>
 8010c74:	b118      	cbz	r0, 8010c7e <__swbuf_r+0x32>
 8010c76:	f04f 37ff 	mov.w	r7, #4294967295
 8010c7a:	4638      	mov	r0, r7
 8010c7c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010c7e:	6823      	ldr	r3, [r4, #0]
 8010c80:	b2f6      	uxtb	r6, r6
 8010c82:	6922      	ldr	r2, [r4, #16]
 8010c84:	4637      	mov	r7, r6
 8010c86:	1a98      	subs	r0, r3, r2
 8010c88:	6963      	ldr	r3, [r4, #20]
 8010c8a:	4283      	cmp	r3, r0
 8010c8c:	dc05      	bgt.n	8010c9a <__swbuf_r+0x4e>
 8010c8e:	4621      	mov	r1, r4
 8010c90:	4628      	mov	r0, r5
 8010c92:	f7ff fa4b 	bl	801012c <_fflush_r>
 8010c96:	2800      	cmp	r0, #0
 8010c98:	d1ed      	bne.n	8010c76 <__swbuf_r+0x2a>
 8010c9a:	68a3      	ldr	r3, [r4, #8]
 8010c9c:	3b01      	subs	r3, #1
 8010c9e:	60a3      	str	r3, [r4, #8]
 8010ca0:	6823      	ldr	r3, [r4, #0]
 8010ca2:	1c5a      	adds	r2, r3, #1
 8010ca4:	6022      	str	r2, [r4, #0]
 8010ca6:	701e      	strb	r6, [r3, #0]
 8010ca8:	1c43      	adds	r3, r0, #1
 8010caa:	6962      	ldr	r2, [r4, #20]
 8010cac:	429a      	cmp	r2, r3
 8010cae:	d004      	beq.n	8010cba <__swbuf_r+0x6e>
 8010cb0:	89a3      	ldrh	r3, [r4, #12]
 8010cb2:	07db      	lsls	r3, r3, #31
 8010cb4:	d5e1      	bpl.n	8010c7a <__swbuf_r+0x2e>
 8010cb6:	2e0a      	cmp	r6, #10
 8010cb8:	d1df      	bne.n	8010c7a <__swbuf_r+0x2e>
 8010cba:	4621      	mov	r1, r4
 8010cbc:	4628      	mov	r0, r5
 8010cbe:	f7ff fa35 	bl	801012c <_fflush_r>
 8010cc2:	2800      	cmp	r0, #0
 8010cc4:	d0d9      	beq.n	8010c7a <__swbuf_r+0x2e>
 8010cc6:	e7d6      	b.n	8010c76 <__swbuf_r+0x2a>

08010cc8 <__swsetup_r>:
 8010cc8:	b538      	push	{r3, r4, r5, lr}
 8010cca:	4b29      	ldr	r3, [pc, #164]	@ (8010d70 <__swsetup_r+0xa8>)
 8010ccc:	4605      	mov	r5, r0
 8010cce:	460c      	mov	r4, r1
 8010cd0:	6818      	ldr	r0, [r3, #0]
 8010cd2:	b118      	cbz	r0, 8010cdc <__swsetup_r+0x14>
 8010cd4:	6a03      	ldr	r3, [r0, #32]
 8010cd6:	b90b      	cbnz	r3, 8010cdc <__swsetup_r+0x14>
 8010cd8:	f7fc fc48 	bl	800d56c <__sinit>
 8010cdc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010ce0:	0719      	lsls	r1, r3, #28
 8010ce2:	d422      	bmi.n	8010d2a <__swsetup_r+0x62>
 8010ce4:	06da      	lsls	r2, r3, #27
 8010ce6:	d407      	bmi.n	8010cf8 <__swsetup_r+0x30>
 8010ce8:	2209      	movs	r2, #9
 8010cea:	602a      	str	r2, [r5, #0]
 8010cec:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010cf0:	f04f 30ff 	mov.w	r0, #4294967295
 8010cf4:	81a3      	strh	r3, [r4, #12]
 8010cf6:	e033      	b.n	8010d60 <__swsetup_r+0x98>
 8010cf8:	0758      	lsls	r0, r3, #29
 8010cfa:	d512      	bpl.n	8010d22 <__swsetup_r+0x5a>
 8010cfc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8010cfe:	b141      	cbz	r1, 8010d12 <__swsetup_r+0x4a>
 8010d00:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8010d04:	4299      	cmp	r1, r3
 8010d06:	d002      	beq.n	8010d0e <__swsetup_r+0x46>
 8010d08:	4628      	mov	r0, r5
 8010d0a:	f7fd fbf7 	bl	800e4fc <_free_r>
 8010d0e:	2300      	movs	r3, #0
 8010d10:	6363      	str	r3, [r4, #52]	@ 0x34
 8010d12:	89a3      	ldrh	r3, [r4, #12]
 8010d14:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8010d18:	81a3      	strh	r3, [r4, #12]
 8010d1a:	2300      	movs	r3, #0
 8010d1c:	6063      	str	r3, [r4, #4]
 8010d1e:	6923      	ldr	r3, [r4, #16]
 8010d20:	6023      	str	r3, [r4, #0]
 8010d22:	89a3      	ldrh	r3, [r4, #12]
 8010d24:	f043 0308 	orr.w	r3, r3, #8
 8010d28:	81a3      	strh	r3, [r4, #12]
 8010d2a:	6923      	ldr	r3, [r4, #16]
 8010d2c:	b94b      	cbnz	r3, 8010d42 <__swsetup_r+0x7a>
 8010d2e:	89a3      	ldrh	r3, [r4, #12]
 8010d30:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8010d34:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8010d38:	d003      	beq.n	8010d42 <__swsetup_r+0x7a>
 8010d3a:	4621      	mov	r1, r4
 8010d3c:	4628      	mov	r0, r5
 8010d3e:	f000 f882 	bl	8010e46 <__smakebuf_r>
 8010d42:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010d46:	f013 0201 	ands.w	r2, r3, #1
 8010d4a:	d00a      	beq.n	8010d62 <__swsetup_r+0x9a>
 8010d4c:	2200      	movs	r2, #0
 8010d4e:	60a2      	str	r2, [r4, #8]
 8010d50:	6962      	ldr	r2, [r4, #20]
 8010d52:	4252      	negs	r2, r2
 8010d54:	61a2      	str	r2, [r4, #24]
 8010d56:	6922      	ldr	r2, [r4, #16]
 8010d58:	b942      	cbnz	r2, 8010d6c <__swsetup_r+0xa4>
 8010d5a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8010d5e:	d1c5      	bne.n	8010cec <__swsetup_r+0x24>
 8010d60:	bd38      	pop	{r3, r4, r5, pc}
 8010d62:	0799      	lsls	r1, r3, #30
 8010d64:	bf58      	it	pl
 8010d66:	6962      	ldrpl	r2, [r4, #20]
 8010d68:	60a2      	str	r2, [r4, #8]
 8010d6a:	e7f4      	b.n	8010d56 <__swsetup_r+0x8e>
 8010d6c:	2000      	movs	r0, #0
 8010d6e:	e7f7      	b.n	8010d60 <__swsetup_r+0x98>
 8010d70:	20000018 	.word	0x20000018

08010d74 <_raise_r>:
 8010d74:	291f      	cmp	r1, #31
 8010d76:	b538      	push	{r3, r4, r5, lr}
 8010d78:	4605      	mov	r5, r0
 8010d7a:	460c      	mov	r4, r1
 8010d7c:	d904      	bls.n	8010d88 <_raise_r+0x14>
 8010d7e:	2316      	movs	r3, #22
 8010d80:	6003      	str	r3, [r0, #0]
 8010d82:	f04f 30ff 	mov.w	r0, #4294967295
 8010d86:	bd38      	pop	{r3, r4, r5, pc}
 8010d88:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8010d8a:	b112      	cbz	r2, 8010d92 <_raise_r+0x1e>
 8010d8c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8010d90:	b94b      	cbnz	r3, 8010da6 <_raise_r+0x32>
 8010d92:	4628      	mov	r0, r5
 8010d94:	f000 f830 	bl	8010df8 <_getpid_r>
 8010d98:	4622      	mov	r2, r4
 8010d9a:	4601      	mov	r1, r0
 8010d9c:	4628      	mov	r0, r5
 8010d9e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010da2:	f000 b817 	b.w	8010dd4 <_kill_r>
 8010da6:	2b01      	cmp	r3, #1
 8010da8:	d00a      	beq.n	8010dc0 <_raise_r+0x4c>
 8010daa:	1c59      	adds	r1, r3, #1
 8010dac:	d103      	bne.n	8010db6 <_raise_r+0x42>
 8010dae:	2316      	movs	r3, #22
 8010db0:	6003      	str	r3, [r0, #0]
 8010db2:	2001      	movs	r0, #1
 8010db4:	e7e7      	b.n	8010d86 <_raise_r+0x12>
 8010db6:	2100      	movs	r1, #0
 8010db8:	4620      	mov	r0, r4
 8010dba:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8010dbe:	4798      	blx	r3
 8010dc0:	2000      	movs	r0, #0
 8010dc2:	e7e0      	b.n	8010d86 <_raise_r+0x12>

08010dc4 <raise>:
 8010dc4:	4b02      	ldr	r3, [pc, #8]	@ (8010dd0 <raise+0xc>)
 8010dc6:	4601      	mov	r1, r0
 8010dc8:	6818      	ldr	r0, [r3, #0]
 8010dca:	f7ff bfd3 	b.w	8010d74 <_raise_r>
 8010dce:	bf00      	nop
 8010dd0:	20000018 	.word	0x20000018

08010dd4 <_kill_r>:
 8010dd4:	b538      	push	{r3, r4, r5, lr}
 8010dd6:	2300      	movs	r3, #0
 8010dd8:	4d06      	ldr	r5, [pc, #24]	@ (8010df4 <_kill_r+0x20>)
 8010dda:	4604      	mov	r4, r0
 8010ddc:	4608      	mov	r0, r1
 8010dde:	4611      	mov	r1, r2
 8010de0:	602b      	str	r3, [r5, #0]
 8010de2:	f7f0 fd53 	bl	800188c <_kill>
 8010de6:	1c43      	adds	r3, r0, #1
 8010de8:	d102      	bne.n	8010df0 <_kill_r+0x1c>
 8010dea:	682b      	ldr	r3, [r5, #0]
 8010dec:	b103      	cbz	r3, 8010df0 <_kill_r+0x1c>
 8010dee:	6023      	str	r3, [r4, #0]
 8010df0:	bd38      	pop	{r3, r4, r5, pc}
 8010df2:	bf00      	nop
 8010df4:	2000050c 	.word	0x2000050c

08010df8 <_getpid_r>:
 8010df8:	f7f0 bd40 	b.w	800187c <_getpid>

08010dfc <__swhatbuf_r>:
 8010dfc:	b570      	push	{r4, r5, r6, lr}
 8010dfe:	460c      	mov	r4, r1
 8010e00:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010e04:	b096      	sub	sp, #88	@ 0x58
 8010e06:	4615      	mov	r5, r2
 8010e08:	2900      	cmp	r1, #0
 8010e0a:	461e      	mov	r6, r3
 8010e0c:	da0c      	bge.n	8010e28 <__swhatbuf_r+0x2c>
 8010e0e:	89a3      	ldrh	r3, [r4, #12]
 8010e10:	2100      	movs	r1, #0
 8010e12:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8010e16:	bf14      	ite	ne
 8010e18:	2340      	movne	r3, #64	@ 0x40
 8010e1a:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8010e1e:	2000      	movs	r0, #0
 8010e20:	6031      	str	r1, [r6, #0]
 8010e22:	602b      	str	r3, [r5, #0]
 8010e24:	b016      	add	sp, #88	@ 0x58
 8010e26:	bd70      	pop	{r4, r5, r6, pc}
 8010e28:	466a      	mov	r2, sp
 8010e2a:	f000 f849 	bl	8010ec0 <_fstat_r>
 8010e2e:	2800      	cmp	r0, #0
 8010e30:	dbed      	blt.n	8010e0e <__swhatbuf_r+0x12>
 8010e32:	9901      	ldr	r1, [sp, #4]
 8010e34:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8010e38:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8010e3c:	4259      	negs	r1, r3
 8010e3e:	4159      	adcs	r1, r3
 8010e40:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010e44:	e7eb      	b.n	8010e1e <__swhatbuf_r+0x22>

08010e46 <__smakebuf_r>:
 8010e46:	898b      	ldrh	r3, [r1, #12]
 8010e48:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010e4a:	079d      	lsls	r5, r3, #30
 8010e4c:	4606      	mov	r6, r0
 8010e4e:	460c      	mov	r4, r1
 8010e50:	d507      	bpl.n	8010e62 <__smakebuf_r+0x1c>
 8010e52:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8010e56:	6023      	str	r3, [r4, #0]
 8010e58:	6123      	str	r3, [r4, #16]
 8010e5a:	2301      	movs	r3, #1
 8010e5c:	6163      	str	r3, [r4, #20]
 8010e5e:	b003      	add	sp, #12
 8010e60:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010e62:	ab01      	add	r3, sp, #4
 8010e64:	466a      	mov	r2, sp
 8010e66:	f7ff ffc9 	bl	8010dfc <__swhatbuf_r>
 8010e6a:	9f00      	ldr	r7, [sp, #0]
 8010e6c:	4605      	mov	r5, r0
 8010e6e:	4630      	mov	r0, r6
 8010e70:	4639      	mov	r1, r7
 8010e72:	f7fd fbb7 	bl	800e5e4 <_malloc_r>
 8010e76:	b948      	cbnz	r0, 8010e8c <__smakebuf_r+0x46>
 8010e78:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010e7c:	059a      	lsls	r2, r3, #22
 8010e7e:	d4ee      	bmi.n	8010e5e <__smakebuf_r+0x18>
 8010e80:	f023 0303 	bic.w	r3, r3, #3
 8010e84:	f043 0302 	orr.w	r3, r3, #2
 8010e88:	81a3      	strh	r3, [r4, #12]
 8010e8a:	e7e2      	b.n	8010e52 <__smakebuf_r+0xc>
 8010e8c:	89a3      	ldrh	r3, [r4, #12]
 8010e8e:	6020      	str	r0, [r4, #0]
 8010e90:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010e94:	81a3      	strh	r3, [r4, #12]
 8010e96:	9b01      	ldr	r3, [sp, #4]
 8010e98:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8010e9c:	b15b      	cbz	r3, 8010eb6 <__smakebuf_r+0x70>
 8010e9e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010ea2:	4630      	mov	r0, r6
 8010ea4:	f000 f81e 	bl	8010ee4 <_isatty_r>
 8010ea8:	b128      	cbz	r0, 8010eb6 <__smakebuf_r+0x70>
 8010eaa:	89a3      	ldrh	r3, [r4, #12]
 8010eac:	f023 0303 	bic.w	r3, r3, #3
 8010eb0:	f043 0301 	orr.w	r3, r3, #1
 8010eb4:	81a3      	strh	r3, [r4, #12]
 8010eb6:	89a3      	ldrh	r3, [r4, #12]
 8010eb8:	431d      	orrs	r5, r3
 8010eba:	81a5      	strh	r5, [r4, #12]
 8010ebc:	e7cf      	b.n	8010e5e <__smakebuf_r+0x18>
	...

08010ec0 <_fstat_r>:
 8010ec0:	b538      	push	{r3, r4, r5, lr}
 8010ec2:	2300      	movs	r3, #0
 8010ec4:	4d06      	ldr	r5, [pc, #24]	@ (8010ee0 <_fstat_r+0x20>)
 8010ec6:	4604      	mov	r4, r0
 8010ec8:	4608      	mov	r0, r1
 8010eca:	4611      	mov	r1, r2
 8010ecc:	602b      	str	r3, [r5, #0]
 8010ece:	f7f0 fd3d 	bl	800194c <_fstat>
 8010ed2:	1c43      	adds	r3, r0, #1
 8010ed4:	d102      	bne.n	8010edc <_fstat_r+0x1c>
 8010ed6:	682b      	ldr	r3, [r5, #0]
 8010ed8:	b103      	cbz	r3, 8010edc <_fstat_r+0x1c>
 8010eda:	6023      	str	r3, [r4, #0]
 8010edc:	bd38      	pop	{r3, r4, r5, pc}
 8010ede:	bf00      	nop
 8010ee0:	2000050c 	.word	0x2000050c

08010ee4 <_isatty_r>:
 8010ee4:	b538      	push	{r3, r4, r5, lr}
 8010ee6:	2300      	movs	r3, #0
 8010ee8:	4d05      	ldr	r5, [pc, #20]	@ (8010f00 <_isatty_r+0x1c>)
 8010eea:	4604      	mov	r4, r0
 8010eec:	4608      	mov	r0, r1
 8010eee:	602b      	str	r3, [r5, #0]
 8010ef0:	f7f0 fd3c 	bl	800196c <_isatty>
 8010ef4:	1c43      	adds	r3, r0, #1
 8010ef6:	d102      	bne.n	8010efe <_isatty_r+0x1a>
 8010ef8:	682b      	ldr	r3, [r5, #0]
 8010efa:	b103      	cbz	r3, 8010efe <_isatty_r+0x1a>
 8010efc:	6023      	str	r3, [r4, #0]
 8010efe:	bd38      	pop	{r3, r4, r5, pc}
 8010f00:	2000050c 	.word	0x2000050c

08010f04 <_init>:
 8010f04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010f06:	bf00      	nop
 8010f08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010f0a:	bc08      	pop	{r3}
 8010f0c:	469e      	mov	lr, r3
 8010f0e:	4770      	bx	lr

08010f10 <_fini>:
 8010f10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010f12:	bf00      	nop
 8010f14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010f16:	bc08      	pop	{r3}
 8010f18:	469e      	mov	lr, r3
 8010f1a:	4770      	bx	lr
