INFO-FLOW: Workspace /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul opened at Tue Aug 28 14:12:00 CEST 2018
Execute     set_part xc7k160tfbg484-1 -tool vivado 
Execute       add_library xilinx/kintex7/kintex7:xc7k160t:fbg484:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7k160t 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintex7/kintex7 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintex7/dsp48e1.hlp 
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 50950} {LUT 203800}    {FF 407600} {DSP48E 840}    {BRAM 890}  
Execute           config_chip_info -quiet -speed medium 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintex7/kintex7.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command             ap_source done; 0.11 sec.
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.11 sec.
Command         ap_source done; 0.11 sec.
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 25350} {LUT 101400}    {FF 202800} {DSP48E 600}    {BRAM 650}  
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.14 sec.
Execute       add_library xilinx/kintex7/kintex7_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintex7/kintex7_fpv6 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintex7/kintex7_hp.hlp 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintex7/kintex7_fpv6.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO: [HLS 200-10] Setting target device to 'xc7k160tfbg484-1'
Execute       get_default_platform 
Command     set_part done; 0.2 sec.
Execute     create_clock -period 10 -name default 
Execute       config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -lm 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'fdtd-2d.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling fdtd-2d.cpp as C++
Execute         get_default_platform 
Execute         is_encrypted fdtd-2d.cpp 
Execute         get_default_platform 
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "fdtd-2d.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/fdtd-2d.pp.0.cpp" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E fdtd-2d.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/fdtd-2d.pp.0.cpp
Command         clang done; 1.31 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/fdtd-2d.pp.0.cpp"  -o "/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/fdtd-2d.pp.0.cpp -o /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/useless.bc
WARNING: [HLS 200-40] In file included from fdtd-2d.cpp:1:
fdtd-2d.cpp:110:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
fdtd-2d.cpp:313:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else {
   ^
fdtd-2d.cpp:321:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
3 warnings generated.\n
Command         clang done; 2.01 sec.
INFO-FLOW: GCC PP time: 3 seconds per iteration
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/fdtd-2d.pp.0.cpp std=gnu++98 -directive=/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/.systemc_flag -quiet -fix-errors /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/fdtd-2d.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 1.02 sec.
INFO-FLOW: CDT Preprocessing with tidy-3.1...
Execute         tidy_31 xilinx-directive2pragma /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/fdtd-2d.pp.0.cpp std=gnu++98 -directive=/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/my_version_with_mul.json 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/my_version_with_mul.json -quiet -fix-errors /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/fdtd-2d.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 1.05 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/xilinx-dataflow-lawyer.fdtd-2d.pp.0.cpp.diag.yml /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/fdtd-2d.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/xilinx-dataflow-lawyer.fdtd-2d.pp.0.cpp.out.log 2> /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/xilinx-dataflow-lawyer.fdtd-2d.pp.0.cpp.err.log 
Command         ap_eval done; 0.73 sec.
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/fdtd-2d.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer -quiet -fix-errors /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/fdtd-2d.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/fdtd-2d.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 2.53 sec.
INFO-FLOW: tidy-3.1 time 4 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/fdtd-2d.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/fdtd-2d.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 1.42 sec.
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/fdtd-2d.pragma.1.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/fdtd-2d.pragma.2.cpp" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/fdtd-2d.pragma.1.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/fdtd-2d.pragma.2.cpp
Command         clang done; 1.22 sec.
Execute         get_default_platform 
INFO-FLOW: Processing labels
Execute         clang -src /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/fdtd-2d.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/fdtd-2d.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/fdtd-2d.bc" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/fdtd-2d.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/fdtd-2d.bc
Command         clang done; 1.89 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/fdtd-2d.g.bc -hls-opt -except-internalize kernel_fdtd_2d_optimized -L/opt/Xilinx/Vivado/2018.2/lnx64/lib -lhlsm -lhlsmc++ -o /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/a.g 
Command         llvm-ld done; 0.84 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 372.707 ; gain = 0.105 ; free physical = 2012 ; free virtual = 12300
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 372.707 ; gain = 0.105 ; free physical = 2012 ; free virtual = 12300
Execute         ::config_rtl 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/a.pp.bc -o /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/a.pp.0.bc -f 
Execute           llvm-ld /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/a.pp.0.bc -disable-opt -L/opt/Xilinx/Vivado/2018.2/lnx64/lib -lfloatconversion -o /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/a.g.0 
Command           llvm-ld done; 1.33 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top kernel_fdtd_2d_optimized -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/a.g.0.bc -o /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<unsigned long, (ap_q_mode)6, double>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 65, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 65, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
Command           transform done; 1.34 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 504.168 ; gain = 131.566 ; free physical = 1913 ; free virtual = 12231
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/a.g.1.bc -o /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'decompose_double' into 'operator_double_div2' (fdtd-2d.cpp:99) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_55_div1' into 'operator_double_div2' (fdtd-2d.cpp:130) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_double' into 'operator_double_div2' (fdtd-2d.cpp:132) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned long, (ap_q_mode)6, double>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned long, (ap_q_mode)6, double>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<unsigned long, (ap_q_mode)6, double>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:81) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned long, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned long, double>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned long, double>' into '__hls_fptoui_double_i64' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69) automatically.
INFO: [XFORM 203-602] Inlining function 'int_56_mul7' into 'operator_int_56_mul7' (fdtd-2d.cpp:279) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_div5_chunk' into 'int_57_div5' (fdtd-2d.cpp:167) automatically.
INFO: [XFORM 203-602] Inlining function 'int_57_div5' into 'operator_int_57_div5' (fdtd-2d.cpp:174) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose_double' into 'operator_double_div10' (fdtd-2d.cpp:190) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_57_div5' into 'operator_double_div10' (fdtd-2d.cpp:219) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_double' into 'operator_double_div10' (fdtd-2d.cpp:224) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i64' into 'kernel_fdtd_2d_optimized' (fdtd-2d.cpp:387) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_56_mul7' into 'kernel_fdtd_2d_optimized' (fdtd-2d.cpp:387) automatically.
Command           transform done; 0.45 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/a.g.2.prechk.bc -o /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] fdtd-2d.cpp:166: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command           transform done; 0.26 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 567.266 ; gain = 194.664 ; free physical = 1883 ; free virtual = 12195
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/a.g.1.bc to /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -clib-intrinsic-prepare -dce -func-buffer -dce -array-normalize -func-legal -instcombine -gvn -constprop -dce -ptrArgReplace -mem2reg -instcombine -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg -instcombine -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -instcombine -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -inst-simplify -dce -norm-name -function-inline -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/a.o.1.bc -o /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-602] Inlining function 'decompose_double' into 'operator_double_div2' (fdtd-2d.cpp:99) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_55_div1' into 'operator_double_div2' (fdtd-2d.cpp:130) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_double' into 'operator_double_div2' (fdtd-2d.cpp:132) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned long, (ap_q_mode)6, double>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned long, (ap_q_mode)6, double>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned long, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned long, double>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned long, double>' into '__hls_fptoui_double_i64' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69) automatically.
INFO: [XFORM 203-602] Inlining function 'int_56_mul7' into 'operator_int_56_mul7' (fdtd-2d.cpp:279) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_div5_chunk' into 'int_57_div5' (fdtd-2d.cpp:167) automatically.
INFO: [XFORM 203-602] Inlining function 'int_57_div5' into 'operator_int_57_div5' (fdtd-2d.cpp:174) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose_double' into 'operator_double_div10' (fdtd-2d.cpp:190) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_57_div5' into 'operator_double_div10' (fdtd-2d.cpp:219) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_double' into 'operator_double_div10' (fdtd-2d.cpp:224) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i64' into 'kernel_fdtd_2d_optimized' (fdtd-2d.cpp:387) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_56_mul7' into 'kernel_fdtd_2d_optimized' (fdtd-2d.cpp:387) automatically.
Command           transform done; 0.58 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/a.o.1.tmp.bc -o /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fdtd-2d.cpp:87:36) to (fdtd-2d.cpp:133:3) in function 'operator_double_div2'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fdtd-2d.cpp:178:37) to (fdtd-2d.cpp:165:6) in function 'operator_double_div10'... converting 9 basic blocks.
INFO: [XFORM 203-602] Inlining function 'operator_double_div2' into 'kernel_fdtd_2d_optimized' (fdtd-2d.cpp:379) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_double_div10' into 'kernel_fdtd_2d_optimized' (fdtd-2d.cpp:387) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'kernel_fdtd_2d_optimized' (fdtd-2d.cpp:360)...9 expression(s) balanced.
Command           transform done; 0.43 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 567.266 ; gain = 194.664 ; free physical = 1813 ; free virtual = 12120
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -instcombine -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -bitwidth -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -dead-allocation-elimination -cdfg-build /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/a.o.2.bc -o /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command           transform done; 0.49 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 567.270 ; gain = 194.668 ; free physical = 1793 ; free virtual = 12100
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 4.97 sec.
Command       elaborate done; 19.42 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'kernel_fdtd_2d_optimized' ...
Execute         ap_set_top_model kernel_fdtd_2d_optimized 
Execute         get_model_list kernel_fdtd_2d_optimized -filter all-wo-channel -topdown 
Execute         preproc_iomode -model kernel_fdtd_2d_optimized 
Execute         preproc_iomode -model lut_mul7_chunk 
Execute         get_model_list kernel_fdtd_2d_optimized -filter all-wo-channel 
INFO-FLOW: Model list for configure: lut_mul7_chunk kernel_fdtd_2d_optimized
INFO-FLOW: Configuring Module : lut_mul7_chunk ...
Execute         set_default_model lut_mul7_chunk 
Execute         apply_spec_resource_limit lut_mul7_chunk 
INFO-FLOW: Configuring Module : kernel_fdtd_2d_optimized ...
Execute         set_default_model kernel_fdtd_2d_optimized 
Execute         apply_spec_resource_limit kernel_fdtd_2d_optimized 
INFO-FLOW: Model list for preprocess: lut_mul7_chunk kernel_fdtd_2d_optimized
INFO-FLOW: Preprocessing Module: lut_mul7_chunk ...
Execute         set_default_model lut_mul7_chunk 
Execute         cdfg_preprocess -model lut_mul7_chunk 
Execute         rtl_gen_preprocess lut_mul7_chunk 
INFO-FLOW: Preprocessing Module: kernel_fdtd_2d_optimized ...
Execute         set_default_model kernel_fdtd_2d_optimized 
Execute         cdfg_preprocess -model kernel_fdtd_2d_optimized 
Execute         rtl_gen_preprocess kernel_fdtd_2d_optimized 
INFO-FLOW: Model list for synthesis: lut_mul7_chunk kernel_fdtd_2d_optimized
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lut_mul7_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model lut_mul7_chunk 
Execute         schedule -model lut_mul7_chunk 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.97 seconds; current allocated memory: 237.815 MB.
Execute         report -o /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/lut_mul7_chunk.verbose.sched.rpt -verbose -f 
Execute         db_write -o /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/lut_mul7_chunk.sched.adb -f 
INFO-FLOW: Finish scheduling lut_mul7_chunk.
Execute         set_default_model lut_mul7_chunk 
Execute         bind -model lut_mul7_chunk 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=lut_mul7_chunk
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 237.941 MB.
Execute         report -o /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/lut_mul7_chunk.verbose.bind.rpt -verbose -f 
Execute         db_write -o /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/lut_mul7_chunk.bind.adb -f 
INFO-FLOW: Finish binding lut_mul7_chunk.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_fdtd_2d_optimized' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model kernel_fdtd_2d_optimized 
Execute         schedule -model kernel_fdtd_2d_optimized 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.3 sec.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 239.598 MB.
Execute         report -o /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/kernel_fdtd_2d_optimized.verbose.sched.rpt -verbose -f 
INFO: [HLS 200-434] Only 0 loops out of a total 9 loops have been pipelined in this design.
Command         report done; 0.24 sec.
Execute         db_write -o /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/kernel_fdtd_2d_optimized.sched.adb -f 
INFO-FLOW: Finish scheduling kernel_fdtd_2d_optimized.
Execute         set_default_model kernel_fdtd_2d_optimized 
Execute         bind -model kernel_fdtd_2d_optimized 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=kernel_fdtd_2d_optimized
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.24 sec.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 241.342 MB.
Execute         report -o /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/kernel_fdtd_2d_optimized.verbose.bind.rpt -verbose -f 
Command         report done; 0.46 sec.
Execute         db_write -o /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/kernel_fdtd_2d_optimized.bind.adb -f 
INFO-FLOW: Finish binding kernel_fdtd_2d_optimized.
Execute         get_model_list kernel_fdtd_2d_optimized -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess lut_mul7_chunk 
Execute         rtl_gen_preprocess kernel_fdtd_2d_optimized 
INFO-FLOW: Model list for RTL generation: lut_mul7_chunk kernel_fdtd_2d_optimized
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lut_mul7_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model lut_mul7_chunk -vendor xilinx -mg_file /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/lut_mul7_chunk.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'lut_mul7_chunk'.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 241.816 MB.
Execute         source /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/kernel_fdtd_2d_optimized.rtl_wrap.cfg.tcl 
Execute         gen_rtl lut_mul7_chunk -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/syn/systemc/lut_mul7_chunk -synmodules lut_mul7_chunk kernel_fdtd_2d_optimized 
Execute         gen_rtl lut_mul7_chunk -style xilinx -f -lang vhdl -o /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/syn/vhdl/lut_mul7_chunk 
Execute         gen_rtl lut_mul7_chunk -style xilinx -f -lang vlog -o /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/syn/verilog/lut_mul7_chunk 
Execute         gen_tb_info lut_mul7_chunk -o /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/lut_mul7_chunk -p /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db 
Execute         report -model lut_mul7_chunk -o /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/syn/report/lut_mul7_chunk_csynth.rpt -f 
Execute         report -model lut_mul7_chunk -o /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/syn/report/lut_mul7_chunk_csynth.xml -f -x 
Execute         report -model lut_mul7_chunk -o /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/lut_mul7_chunk.verbose.rpt -verbose -f 
Execute         db_write -model lut_mul7_chunk -o /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/lut_mul7_chunk.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_fdtd_2d_optimized' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model kernel_fdtd_2d_optimized -vendor xilinx -mg_file /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/kernel_fdtd_2d_optimized.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_fdtd_2d_optimized/tmax' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_fdtd_2d_optimized/nx' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_fdtd_2d_optimized/ny' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_fdtd_2d_optimized/ex' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_fdtd_2d_optimized/ey' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_fdtd_2d_optimized/hz' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_fdtd_2d_optimized/p_fict_s' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_fdtd_2d_optimized' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'kernel_fdtd_2d_optimized_r0' to 'kernel_fdtd_2d_opbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_fdtd_2d_optimized_r1' to 'kernel_fdtd_2d_opcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_fdtd_2d_optimized_r2' to 'kernel_fdtd_2d_opdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_fdtd_2d_optimized_q0' to 'kernel_fdtd_2d_opeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_fdtd_2d_optimized_q1' to 'kernel_fdtd_2d_opfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_fdtd_2d_optimized_q2' to 'kernel_fdtd_2d_opg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_fdtd_2d_optimized_dadddsub_64ns_64ns_64_5_full_dsp_1' to 'kernel_fdtd_2d_ophbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_fdtd_2d_optimized_uitodp_64ns_64_4_1' to 'kernel_fdtd_2d_opibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_fdtd_2d_optimized_mul_mul_10ns_11ns_20_1_1' to 'kernel_fdtd_2d_opjbC' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'kernel_fdtd_2d_optimized/tmax' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel_fdtd_2d_optimized/nx' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel_fdtd_2d_optimized/ny' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'kernel_fdtd_2d_ophbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_fdtd_2d_opibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_fdtd_2d_opjbC': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_fdtd_2d_optimized'.
Command         create_rtl_model done; 0.29 sec.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 245.335 MB.
Execute         source /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/kernel_fdtd_2d_optimized.rtl_wrap.cfg.tcl 
Execute         gen_rtl kernel_fdtd_2d_optimized -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/syn/systemc/kernel_fdtd_2d_optimized -synmodules lut_mul7_chunk kernel_fdtd_2d_optimized 
Execute         gen_rtl kernel_fdtd_2d_optimized -istop -style xilinx -f -lang vhdl -o /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/syn/vhdl/kernel_fdtd_2d_optimized 
Command         gen_rtl done; 0.19 sec.
Execute         gen_rtl kernel_fdtd_2d_optimized -istop -style xilinx -f -lang vlog -o /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/syn/verilog/kernel_fdtd_2d_optimized 
Execute         export_constraint_db -o /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/kernel_fdtd_2d_optimized.constraint.tcl -f -tool general 
Execute         report -model kernel_fdtd_2d_optimized -o /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/kernel_fdtd_2d_optimized.design.xml -verbose -f -dv 
Command         report done; 0.17 sec.
Execute         report -model kernel_fdtd_2d_optimized -o /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/kernel_fdtd_2d_optimized.sdaccel.xml -verbose -f -sdaccel 
Command         report done; 0.25 sec.
Execute         gen_tb_info kernel_fdtd_2d_optimized -o /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/kernel_fdtd_2d_optimized -p /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db 
Execute         report -model kernel_fdtd_2d_optimized -o /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/syn/report/kernel_fdtd_2d_optimized_csynth.rpt -f 
Execute         report -model kernel_fdtd_2d_optimized -o /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/syn/report/kernel_fdtd_2d_optimized_csynth.xml -f -x 
Execute         report -model kernel_fdtd_2d_optimized -o /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/kernel_fdtd_2d_optimized.verbose.rpt -verbose -f 
Command         report done; 0.63 sec.
Execute         db_write -model kernel_fdtd_2d_optimized -o /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/kernel_fdtd_2d_optimized.adb -f 
Command         db_write done; 0.26 sec.
Execute         sc_get_clocks kernel_fdtd_2d_optimized 
Execute         sc_get_portdomain kernel_fdtd_2d_optimized 
INFO-FLOW: Model list for RTL component generation: lut_mul7_chunk kernel_fdtd_2d_optimized
INFO-FLOW: Handling components in module [lut_mul7_chunk] ... 
Execute         source /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/lut_mul7_chunk.compgen.tcl 
INFO-FLOW: Found component lut_mul7_chunk_q01.
INFO-FLOW: Append model lut_mul7_chunk_q01
INFO-FLOW: Found component lut_mul7_chunk_q12.
INFO-FLOW: Append model lut_mul7_chunk_q12
INFO-FLOW: Found component lut_mul7_chunk_q23.
INFO-FLOW: Append model lut_mul7_chunk_q23
INFO-FLOW: Found component lut_mul7_chunk_q3.
INFO-FLOW: Append model lut_mul7_chunk_q3
INFO-FLOW: Found component lut_mul7_chunk_q4.
INFO-FLOW: Append model lut_mul7_chunk_q4
INFO-FLOW: Found component lut_mul7_chunk_q5.
INFO-FLOW: Append model lut_mul7_chunk_q5
INFO-FLOW: Found component lut_mul7_chunk_q6.
INFO-FLOW: Append model lut_mul7_chunk_q6
INFO-FLOW: Found component lut_mul7_chunk_q7.
INFO-FLOW: Append model lut_mul7_chunk_q7
INFO-FLOW: Found component lut_mul7_chunk_q8.
INFO-FLOW: Append model lut_mul7_chunk_q8
INFO-FLOW: Handling components in module [kernel_fdtd_2d_optimized] ... 
Execute         source /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/kernel_fdtd_2d_optimized.compgen.tcl 
INFO-FLOW: Found component kernel_fdtd_2d_ophbi.
INFO-FLOW: Append model kernel_fdtd_2d_ophbi
INFO-FLOW: Found component kernel_fdtd_2d_opibs.
INFO-FLOW: Append model kernel_fdtd_2d_opibs
INFO-FLOW: Found component kernel_fdtd_2d_opjbC.
INFO-FLOW: Append model kernel_fdtd_2d_opjbC
INFO-FLOW: Found component kernel_fdtd_2d_opbkb.
INFO-FLOW: Append model kernel_fdtd_2d_opbkb
INFO-FLOW: Found component kernel_fdtd_2d_opcud.
INFO-FLOW: Append model kernel_fdtd_2d_opcud
INFO-FLOW: Found component kernel_fdtd_2d_opdEe.
INFO-FLOW: Append model kernel_fdtd_2d_opdEe
INFO-FLOW: Found component kernel_fdtd_2d_opeOg.
INFO-FLOW: Append model kernel_fdtd_2d_opeOg
INFO-FLOW: Found component kernel_fdtd_2d_opfYi.
INFO-FLOW: Append model kernel_fdtd_2d_opfYi
INFO-FLOW: Found component kernel_fdtd_2d_opg8j.
INFO-FLOW: Append model kernel_fdtd_2d_opg8j
INFO-FLOW: Append model lut_mul7_chunk
INFO-FLOW: Append model kernel_fdtd_2d_optimized
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: lut_mul7_chunk_q01 lut_mul7_chunk_q12 lut_mul7_chunk_q23 lut_mul7_chunk_q3 lut_mul7_chunk_q4 lut_mul7_chunk_q5 lut_mul7_chunk_q6 lut_mul7_chunk_q7 lut_mul7_chunk_q8 kernel_fdtd_2d_ophbi kernel_fdtd_2d_opibs kernel_fdtd_2d_opjbC kernel_fdtd_2d_opbkb kernel_fdtd_2d_opcud kernel_fdtd_2d_opdEe kernel_fdtd_2d_opeOg kernel_fdtd_2d_opfYi kernel_fdtd_2d_opg8j lut_mul7_chunk kernel_fdtd_2d_optimized
INFO-FLOW: To file: write model lut_mul7_chunk_q01
INFO-FLOW: To file: write model lut_mul7_chunk_q12
INFO-FLOW: To file: write model lut_mul7_chunk_q23
INFO-FLOW: To file: write model lut_mul7_chunk_q3
INFO-FLOW: To file: write model lut_mul7_chunk_q4
INFO-FLOW: To file: write model lut_mul7_chunk_q5
INFO-FLOW: To file: write model lut_mul7_chunk_q6
INFO-FLOW: To file: write model lut_mul7_chunk_q7
INFO-FLOW: To file: write model lut_mul7_chunk_q8
INFO-FLOW: To file: write model kernel_fdtd_2d_ophbi
INFO-FLOW: To file: write model kernel_fdtd_2d_opibs
INFO-FLOW: To file: write model kernel_fdtd_2d_opjbC
INFO-FLOW: To file: write model kernel_fdtd_2d_opbkb
INFO-FLOW: To file: write model kernel_fdtd_2d_opcud
INFO-FLOW: To file: write model kernel_fdtd_2d_opdEe
INFO-FLOW: To file: write model kernel_fdtd_2d_opeOg
INFO-FLOW: To file: write model kernel_fdtd_2d_opfYi
INFO-FLOW: To file: write model kernel_fdtd_2d_opg8j
INFO-FLOW: To file: write model lut_mul7_chunk
INFO-FLOW: To file: write model kernel_fdtd_2d_optimized
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         get_config_sdx -target 
Execute         source /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintex7/kintex7.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command             ap_source done; 0.12 sec.
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.12 sec.
Command         ap_source done; 0.12 sec.
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintex7/kintex7_fpv6.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute         source /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/global.setting.tcl 
Execute         source /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/global.setting.tcl 
Execute         source /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/global.setting.tcl 
Execute         source /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/lut_mul7_chunk.compgen.tcl 
INFO: [RTMG 210-279] Implementing memory 'lut_mul7_chunk_q01_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lut_mul7_chunk_q12_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lut_mul7_chunk_q23_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lut_mul7_chunk_q3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lut_mul7_chunk_q4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lut_mul7_chunk_q5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lut_mul7_chunk_q6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lut_mul7_chunk_q7_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lut_mul7_chunk_q8_rom' using distributed ROMs.
Command         ap_source done; 0.11 sec.
Execute         source /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/kernel_fdtd_2d_optimized.compgen.tcl 
INFO: [RTMG 210-279] Implementing memory 'kernel_fdtd_2d_opbkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'kernel_fdtd_2d_opcud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'kernel_fdtd_2d_opdEe_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'kernel_fdtd_2d_opeOg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'kernel_fdtd_2d_opfYi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'kernel_fdtd_2d_opg8j_rom' using distributed ROMs.
Command         ap_source done; 0.18 sec.
Execute         get_config_sdx -target 
Execute         source /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintex7/kintex7.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command             ap_source done; 0.12 sec.
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.12 sec.
Command         ap_source done; 0.12 sec.
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintex7/kintex7_fpv6.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute         source /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/kernel_fdtd_2d_optimized.rtl_wrap.cfg.tcl 
Execute         source /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/kernel_fdtd_2d_optimized.rtl_wrap.cfg.tcl 
Execute         source /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/kernel_fdtd_2d_optimized.rtl_wrap.cfg.tcl 
Execute         source /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/kernel_fdtd_2d_optimized.tbgen.tcl 
Execute         source /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/kernel_fdtd_2d_optimized.tbgen.tcl 
Execute         source /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/global.setting.tcl 
Execute         source /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/lut_mul7_chunk.compgen.tcl 
Execute         source /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/kernel_fdtd_2d_optimized.compgen.tcl 
Execute         source /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/global.setting.tcl 
Execute         source /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/lut_mul7_chunk.compgen.tcl 
Execute         source /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/kernel_fdtd_2d_optimized.compgen.tcl 
Execute           source /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/kernel_fdtd_2d_optimized.tbgen.tcl 
Execute           source /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/kernel_fdtd_2d_optimized.tbgen.tcl 
Execute           source /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/kernel_fdtd_2d_optimized.tbgen.tcl 
Execute           source /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/kernel_fdtd_2d_optimized.tbgen.tcl 
Execute         source /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/global.setting.tcl 
Execute         source /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/lut_mul7_chunk.compgen.tcl 
Execute         source /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/kernel_fdtd_2d_optimized.compgen.tcl 
Execute         source /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/global.setting.tcl 
Execute         source /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/kernel_fdtd_2d_optimized.constraint.tcl 
Execute         source /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/kernel_fdtd_2d_optimized.tbgen.tcl 
Execute         source /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/global.setting.tcl 
Execute         source /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/global.setting.tcl 
Execute         source /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/global.setting.tcl 
Execute         source /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/kernel_fdtd_2d_optimized.tbgen.tcl 
Execute         source /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/kernel_fdtd_2d_optimized.tbgen.tcl 
Execute         source /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/kernel_fdtd_2d_optimized.tbgen.tcl 
Execute         source /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/kernel_fdtd_2d_optimized.tbgen.tcl 
Execute         source /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/global.setting.tcl 
Execute         source /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/kernel_fdtd_2d_optimized.constraint.tcl 
Execute         sc_get_clocks kernel_fdtd_2d_optimized 
Execute         source /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/global.setting.tcl 
Execute         source /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/impl/misc/kernel_fdtd_2d_optimized_ap_dadddsub_3_full_dsp_64_ip.tcl 
Execute         source /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/impl/misc/kernel_fdtd_2d_optimized_ap_uitodp_2_no_dsp_64_ip.tcl 
Execute         get_config_sdx -target 
Execute         get_config_sdx -profile 
Execute         ::config_rtl 
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 692.602 ; gain = 320.000 ; free physical = 1806 ; free virtual = 12119
INFO: [SYSC 207-301] Generating SystemC RTL for kernel_fdtd_2d_optimized.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_fdtd_2d_optimized.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_fdtd_2d_optimized.
Command       autosyn done; 4.78 sec.
Command     csynth_design done; 24.2 sec.
Execute     export_design -flow impl -rtl vhdl -format ip_catalog 
Execute       source /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/global.setting.tcl 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/global.setting.tcl 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintex7/kintex7.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.15 sec.
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.15 sec.
Command       ap_source done; 0.15 sec.
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintex7/kintex7_fpv6.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       source /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute       source /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/global.setting.tcl 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/global.setting.tcl 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintex7/kintex7.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.12 sec.
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.12 sec.
Command       ap_source done; 0.12 sec.
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintex7/kintex7_fpv6.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       source /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/global.setting.tcl 
Execute       source /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/lut_mul7_chunk.compgen.tcl 
Execute       source /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/kernel_fdtd_2d_optimized.compgen.tcl 
Execute       source /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/global.setting.tcl 
Execute       source /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/lut_mul7_chunk.compgen.tcl 
Execute       source /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/kernel_fdtd_2d_optimized.compgen.tcl 
Execute         source /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/kernel_fdtd_2d_optimized.tbgen.tcl 
Execute         source /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/kernel_fdtd_2d_optimized.tbgen.tcl 
Execute         source /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/kernel_fdtd_2d_optimized.tbgen.tcl 
Execute         source /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/kernel_fdtd_2d_optimized.tbgen.tcl 
Execute       source /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/global.setting.tcl 
Execute       source /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/lut_mul7_chunk.compgen.tcl 
Execute       source /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/kernel_fdtd_2d_optimized.compgen.tcl 
Execute       source /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/global.setting.tcl 
Execute       source /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/kernel_fdtd_2d_optimized.constraint.tcl 
Execute       source /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/kernel_fdtd_2d_optimized.tbgen.tcl 
Execute       source /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/global.setting.tcl 
Execute       source /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/kernel_fdtd_2d_optimized.tbgen.tcl 
Execute       source /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/kernel_fdtd_2d_optimized.tbgen.tcl 
Execute       source /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/kernel_fdtd_2d_optimized.tbgen.tcl 
Execute       source /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/kernel_fdtd_2d_optimized.tbgen.tcl 
Execute       source /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/global.setting.tcl 
Execute       source /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/global.setting.tcl 
Execute       source /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/kernel_fdtd_2d_optimized.rtl_wrap.cfg.tcl 
Execute       source /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/kernel_fdtd_2d_optimized.rtl_wrap.cfg.tcl 
Execute       source /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/kernel_fdtd_2d_optimized.rtl_wrap.cfg.tcl 
Execute       source /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/kernel_fdtd_2d_optimized.tbgen.tcl 
Execute       source /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/kernel_fdtd_2d_optimized.tbgen.tcl 
Execute       source /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/kernel_fdtd_2d_optimized.tbgen.tcl 
Execute       source /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/kernel_fdtd_2d_optimized.rtl_wrap.cfg.tcl 
Execute       source /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/kernel_fdtd_2d_optimized.rtl_wrap.cfg.tcl 
Execute       source /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/kernel_fdtd_2d_optimized.rtl_wrap.cfg.tcl 
Execute       source /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/kernel_fdtd_2d_optimized.tbgen.tcl 
Execute       source /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/kernel_fdtd_2d_optimized.tbgen.tcl 
Execute       source /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/kernel_fdtd_2d_optimized.tbgen.tcl 
Execute       source /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/global.setting.tcl 
Execute       source /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/kernel_fdtd_2d_optimized.constraint.tcl 
Execute       source /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/global.setting.tcl 
Execute       source /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/kernel_fdtd_2d_optimized.constraint.tcl 
Execute       source /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/kernel_fdtd_2d_optimized.tbgen.tcl 
Execute       source /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/global.setting.tcl 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/global.setting.tcl 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintex7/kintex7.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.11 sec.
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.12 sec.
Command       ap_source done; 0.12 sec.
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintex7/kintex7_fpv6.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       source /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/global.setting.tcl 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/global.setting.tcl 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintex7/kintex7.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.11 sec.
Command       ap_source done; 0.11 sec.
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintex7/kintex7_fpv6.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       source /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/global.setting.tcl 
Execute       source /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/global.setting.tcl 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/global.setting.tcl 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintex7/kintex7.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintex7/kintex7_fpv6.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       source /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/global.setting.tcl 
Execute       source /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/lut_mul7_chunk.compgen.tcl 
Execute       source /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/kernel_fdtd_2d_optimized.compgen.tcl 
Execute       source /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/global.setting.tcl 
Execute       source /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/kernel_fdtd_2d_optimized.constraint.tcl 
Execute       source /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/kernel_fdtd_2d_optimized.tbgen.tcl 
Execute       source /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/global.setting.tcl 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/global.setting.tcl 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintex7/kintex7.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintex7/kintex7_fpv6.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       get_config_rtl -vivado_synth_design_args 
Execute       source /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_mul/.autopilot/db/global.setting.tcl 
Execute       get_config_rtl -vivado_synth_strategy 
Execute       get_config_rtl -vivado_synth_strategy 
Execute       get_config_rtl -vivado_phys_opt 
Command     export_design done; 295.11 sec.
Execute     cleanup_all 
