
use pgt_device_timing_ids;


timingspec define_arc of device RCLK_BUF
{

timing of (CLKIN =>+ CLKOUT)
{
  td_rclk_buf_clk_in_clk_out :=
  (speedgrade "C6"
    (rating "*"
      (corner "slow" 0.0:0.0)
      (corner "fast" 0.0:0.0)
    )
  );
};


};
