# SETTINGS ../simusched tareas.tsk 4 1 2 SchedRR 4 4 4 6 8
LOAD 0 0
LOAD 0 1
LOAD 0 2
LOAD 0 3
LOAD 0 4
LOAD 0 5
LOAD 0 6
LOAD 0 7
LOAD 0 8
LOAD 0 9
LOAD 0 10
LOAD 0 11
LOAD 0 12
LOAD 0 13
LOAD 0 14
# CONTEXT CPU 0 0
# CONTEXT CPU 1 0
# CONTEXT CPU 2 0
# CONTEXT CPU 3 0
CPU 1 0 0
CPU 1 1 1
CPU 1 2 2
CPU 1 3 3
CPU 2 0 0
CPU 2 1 1
CPU 2 2 2
CPU 2 3 3
CPU 3 0 0
CPU 3 1 1
CPU 3 2 2
CPU 3 3 3
BLOCK 4 0
BLOCK 4 1
BLOCK 4 3
# CONTEXT CPU 0 4
# CONTEXT CPU 1 4
CPU 4 2 2
# CONTEXT CPU 3 4
BLOCK 5 2
UNBLOCK 5 0
UNBLOCK 5 1
UNBLOCK 5 3
CPU 5 4 0
CPU 5 5 1
# CONTEXT CPU 2 5
CPU 5 6 3
UNBLOCK 6 2
CPU 6 4 0
CPU 6 5 1
CPU 6 7 2
CPU 6 6 3
CPU 7 4 0
CPU 7 5 1
CPU 7 7 2
CPU 7 6 3
# CONTEXT CPU 0 8
# CONTEXT CPU 1 8
# CONTEXT CPU 2 8
CPU 8 6 3
CPU 9 8 0
CPU 9 9 1
CPU 9 10 2
CPU 9 6 3
BLOCK 10 8
# CONTEXT CPU 0 10
CPU 10 9 1
CPU 10 10 2
# CONTEXT CPU 3 10
BLOCK 11 10
UNBLOCK 11 8
CPU 11 11 0
CPU 11 9 1
# CONTEXT CPU 2 11
CPU 11 12 3
BLOCK 12 9
UNBLOCK 12 10
CPU 12 11 0
# CONTEXT CPU 1 12
CPU 12 13 2
CPU 12 12 3
BLOCK 13 12
UNBLOCK 13 9
CPU 13 11 0
CPU 13 14 1
CPU 13 13 2
# CONTEXT CPU 3 13
BLOCK 14 14
UNBLOCK 14 12
CPU 14 11 0
# CONTEXT CPU 1 14
CPU 14 13 2
# CONTEXT CPU 3 14
BLOCK 15 11
BLOCK 15 13
UNBLOCK 15 14
# CONTEXT CPU 0 15
CPU 15 1 1
# CONTEXT CPU 2 15
# CONTEXT CPU 3 15
UNBLOCK 16 11
UNBLOCK 16 13
# CONTEXT CPU 0 16
CPU 16 1 1
CPU 16 2 2
CPU 16 0 3
# CONTEXT CPU 0 17
CPU 17 1 1
CPU 17 2 2
CPU 17 0 3
CPU 18 3 0
# CONTEXT CPU 1 18
# CONTEXT CPU 2 18
CPU 18 0 3
CPU 19 3 0
# CONTEXT CPU 1 19
# CONTEXT CPU 2 19
CPU 19 0 3
# CONTEXT CPU 0 20
# CONTEXT CPU 1 20
# CONTEXT CPU 2 20
CPU 20 0 3
# CONTEXT CPU 0 21
CPU 21 4 1
CPU 21 5 2
CPU 21 0 3
BLOCK 22 4
EXIT 22 0 3
# CONTEXT CPU 0 22
# CONTEXT CPU 1 22
CPU 22 5 2
# CONTEXT CPU 3 22
UNBLOCK 23 4
CPU 23 7 0
# CONTEXT CPU 1 23
CPU 23 5 2
# CONTEXT CPU 3 23
BLOCK 24 5
CPU 24 7 0
# CONTEXT CPU 1 24
# CONTEXT CPU 2 24
# CONTEXT CPU 3 24
BLOCK 25 7
UNBLOCK 25 5
# CONTEXT CPU 0 25
CPU 25 6 1
CPU 25 10 2
CPU 25 8 3
UNBLOCK 26 7
# CONTEXT CPU 0 26
CPU 26 6 1
CPU 26 10 2
CPU 26 8 3
BLOCK 27 10
# CONTEXT CPU 0 27
CPU 27 6 1
# CONTEXT CPU 2 27
CPU 27 8 3
BLOCK 28 6
UNBLOCK 28 10
CPU 28 9 0
# CONTEXT CPU 1 28
# CONTEXT CPU 2 28
CPU 28 8 3
UNBLOCK 29 6
CPU 29 9 0
CPU 29 14 1
# CONTEXT CPU 2 29
CPU 29 8 3
BLOCK 30 14
CPU 30 9 0
# CONTEXT CPU 1 30
CPU 30 12 2
CPU 30 8 3
UNBLOCK 31 14
CPU 31 9 0
# CONTEXT CPU 1 31
CPU 31 12 2
CPU 31 8 3
BLOCK 32 9
BLOCK 32 12
BLOCK 32 8
# CONTEXT CPU 0 32
# CONTEXT CPU 1 32
# CONTEXT CPU 2 32
# CONTEXT CPU 3 32
UNBLOCK 33 8
UNBLOCK 33 9
UNBLOCK 33 12
# CONTEXT CPU 0 33
CPU 33 11 1
# CONTEXT CPU 2 33
# CONTEXT CPU 3 33
# CONTEXT CPU 0 34
CPU 34 11 1
# CONTEXT CPU 2 34
# CONTEXT CPU 3 34
CPU 35 13 0
CPU 35 11 1
CPU 35 1 2
CPU 35 2 3
BLOCK 36 13
# CONTEXT CPU 0 36
# CONTEXT CPU 1 36
# CONTEXT CPU 2 36
# CONTEXT CPU 3 36
UNBLOCK 37 13
CPU 37 3 0
CPU 37 4 1
CPU 37 5 2
# CONTEXT CPU 3 37
# CONTEXT CPU 0 38
CPU 38 4 1
CPU 38 5 2
# CONTEXT CPU 3 38
# CONTEXT CPU 0 39
CPU 39 4 1
CPU 39 5 2
CPU 39 7 3
EXIT 40 5 2
# CONTEXT CPU 0 40
CPU 40 4 1
# CONTEXT CPU 2 40
CPU 40 7 3
CPU 41 10 0
CPU 41 4 1
# CONTEXT CPU 2 41
CPU 41 7 3
EXIT 42 4 1
CPU 42 10 0
# CONTEXT CPU 1 42
# CONTEXT CPU 2 42
CPU 42 7 3
CPU 43 10 0
CPU 43 14 1
CPU 43 6 2
CPU 43 7 3
BLOCK 44 14
EXIT 44 6 2
EXIT 44 7 3
CPU 44 10 0
# CONTEXT CPU 1 44
# CONTEXT CPU 2 44
# CONTEXT CPU 3 44
UNBLOCK 45 14
CPU 45 10 0
# CONTEXT CPU 1 45
# CONTEXT CPU 2 45
# CONTEXT CPU 3 45
EXIT 46 10 0
# CONTEXT CPU 0 46
# CONTEXT CPU 1 46
# CONTEXT CPU 2 46
# CONTEXT CPU 3 46
# CONTEXT CPU 0 47
CPU 47 8 1
CPU 47 9 2
CPU 47 12 3
EXIT 48 8 1
BLOCK 48 12
# CONTEXT CPU 0 48
# CONTEXT CPU 1 48
CPU 48 9 2
# CONTEXT CPU 3 48
EXIT 49 9 2
UNBLOCK 49 12
CPU 49 11 0
# CONTEXT CPU 1 49
# CONTEXT CPU 2 49
CPU 49 2 3
BLOCK 50 11
# CONTEXT CPU 0 50
# CONTEXT CPU 1 50
# CONTEXT CPU 2 50
CPU 50 2 3
EXIT 51 2 3
UNBLOCK 51 11
CPU 51 3 0
CPU 51 1 1
# CONTEXT CPU 2 51
# CONTEXT CPU 3 51
CPU 52 3 0
CPU 52 1 1
CPU 52 13 2
# CONTEXT CPU 3 52
EXIT 53 1 1
BLOCK 53 13
CPU 53 3 0
# CONTEXT CPU 1 53
# CONTEXT CPU 2 53
# CONTEXT CPU 3 53
EXIT 54 3 0
UNBLOCK 54 13
# CONTEXT CPU 0 54
# CONTEXT CPU 1 54
# CONTEXT CPU 2 54
CPU 54 14 3
BLOCK 55 14
# CONTEXT CPU 0 55
# CONTEXT CPU 1 55
# CONTEXT CPU 2 55
CPU 55 -1 3
UNBLOCK 56 14
# CONTEXT CPU 0 56
CPU 56 12 1
CPU 56 11 2
# CONTEXT CPU 3 56
BLOCK 57 12
EXIT 57 11 2
CPU 57 13 0
CPU 57 -1 1
CPU 57 -1 2
CPU 57 14 3
BLOCK 58 14
UNBLOCK 58 12
CPU 58 13 0
# CONTEXT CPU 1 58
CPU 58 -1 2
CPU 58 -1 3
UNBLOCK 59 14
CPU 59 13 0
CPU 59 12 1
# CONTEXT CPU 2 59
CPU 59 -1 3
BLOCK 60 13
CPU 60 -1 0
CPU 60 12 1
# CONTEXT CPU 2 60
CPU 60 -1 3
UNBLOCK 61 13
# CONTEXT CPU 0 61
CPU 61 12 1
# CONTEXT CPU 2 61
CPU 61 -1 3
EXIT 62 12 1
CPU 62 13 0
CPU 62 -1 1
CPU 62 14 2
CPU 62 -1 3
EXIT 63 13 0
BLOCK 63 14
CPU 63 -1 0
CPU 63 -1 1
CPU 63 -1 2
CPU 63 -1 3
UNBLOCK 64 14
# CONTEXT CPU 0 64
CPU 64 -1 1
CPU 64 -1 2
CPU 64 -1 3
# CONTEXT CPU 0 65
CPU 65 -1 1
CPU 65 -1 2
CPU 65 -1 3
# CONTEXT CPU 0 66
CPU 66 -1 1
CPU 66 -1 2
CPU 66 -1 3
CPU 67 14 0
CPU 67 -1 1
CPU 67 -1 2
CPU 67 -1 3
BLOCK 68 14
CPU 68 -1 0
CPU 68 -1 1
CPU 68 -1 2
CPU 68 -1 3
UNBLOCK 69 14
# CONTEXT CPU 0 69
CPU 69 -1 1
CPU 69 -1 2
CPU 69 -1 3
CPU 70 14 0
CPU 70 -1 1
CPU 70 -1 2
CPU 70 -1 3
BLOCK 71 14
CPU 71 -1 0
CPU 71 -1 1
CPU 71 -1 2
CPU 71 -1 3
UNBLOCK 72 14
# CONTEXT CPU 0 72
CPU 72 -1 1
CPU 72 -1 2
CPU 72 -1 3
CPU 73 14 0
CPU 73 -1 1
CPU 73 -1 2
CPU 73 -1 3
EXIT 74 14 0
CPU 74 -1 0
CPU 74 -1 1
CPU 74 -1 2
CPU 74 -1 3
