

================================================================
== Vitis HLS Report for 'ClefiaF0Xor_2'
================================================================
* Date:           Tue Dec  6 21:01:23 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        CLEFIA_ip
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.740 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        8|        8|  80.000 ns|  80.000 ns|    4|    4|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    530|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        2|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    245|    -|
|Register         |        -|    -|     200|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|    0|     200|    775|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +-------------+-------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |                Module               | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+-------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |clefia_s0_U  |ClefiaF0Xor_2_clefia_s0_ROM_AUTO_1R  |        1|  0|   0|    0|   256|    8|     1|         2048|
    |clefia_s1_U  |ClefiaF0Xor_2_clefia_s1_ROM_AUTO_1R  |        1|  0|   0|    0|   256|    8|     1|         2048|
    +-------------+-------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |                                     |        2|  0|   0|    0|   512|   16|     2|         4096|
    +-------------+-------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln117_5_fu_403_p2      |         +|   0|  0|  13|           5|           2|
    |add_ln117_6_fu_413_p2      |         +|   0|  0|  13|           5|           2|
    |add_ln117_fu_378_p2        |         +|   0|  0|  13|           5|           1|
    |add_ln124_53_fu_341_p2     |         +|   0|  0|  14|           9|           1|
    |add_ln124_54_fu_358_p2     |         +|   0|  0|  13|           5|           2|
    |add_ln124_55_fu_389_p2     |         +|   0|  0|  14|           9|           2|
    |add_ln124_56_fu_368_p2     |         +|   0|  0|  13|           5|           2|
    |add_ln124_57_fu_423_p2     |         +|   0|  0|  14|           9|           2|
    |add_ln124_58_fu_780_p2     |         +|   0|  0|  13|           5|           3|
    |add_ln124_59_fu_827_p2     |         +|   0|  0|  13|           5|           3|
    |add_ln124_60_fu_837_p2     |         +|   0|  0|  13|           5|           3|
    |add_ln124_61_fu_890_p2     |         +|   0|  0|  13|           5|           3|
    |add_ln124_62_fu_868_p2     |         +|   0|  0|  13|           5|           3|
    |add_ln124_63_fu_928_p2     |         +|   0|  0|  13|           5|           3|
    |add_ln124_fu_322_p2        |         +|   0|  0|  13|           5|           1|
    |add_ln162_1_fu_770_p2      |         +|   0|  0|  13|           5|           3|
    |add_ln162_fu_796_p2        |         +|   0|  0|  13|           5|           3|
    |select_ln131_45_fu_618_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln131_46_fu_660_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln131_47_fu_700_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln131_48_fu_742_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln131_49_fu_452_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln131_50_fu_494_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln131_51_fu_580_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln131_fu_538_p3     |    select|   0|  0|   8|           1|           8|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |grp_fu_302_p2              |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_100_fu_790_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_101_fu_816_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_102_fu_847_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_103_fu_852_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_104_fu_857_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_105_fu_900_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_106_fu_905_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_107_fu_910_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_108_fu_915_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_109_fu_938_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_110_fu_943_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_111_fu_948_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_112_fu_953_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_40_fu_514_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_41_fu_820_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_42_fu_861_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_43_fu_921_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_44_fu_959_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_98_fu_806_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_99_fu_811_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_fu_352_p2        |       xor|   0|  0|   8|           8|           8|
    |xor_ln132_45_fu_612_p2     |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_46_fu_654_p2     |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_47_fu_694_p2     |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_48_fu_736_p2     |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_49_fu_446_p2     |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_50_fu_488_p2     |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_51_fu_574_p2     |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_fu_532_p2        |       xor|   0|  0|   8|           8|           4|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 530|         346|         313|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  25|          5|    1|          5|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |clefia_s0_address0       |  14|          3|    8|         24|
    |clefia_s1_address0       |  14|          3|    8|         24|
    |dst_address0             |  25|          5|    5|         25|
    |dst_address1             |  25|          5|    5|         25|
    |dst_d0                   |  20|          4|    8|         32|
    |dst_d1                   |  20|          4|    8|         32|
    |reg_297                  |   9|          2|    8|         16|
    |rk_address0              |  25|          5|    9|         45|
    |src_address0             |  25|          5|    5|         25|
    |src_address1             |  25|          5|    5|         25|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 245|         50|   72|        282|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+---+----+-----+-----------+
    |                  Name                 | FF| LUT| Bits| Const Bits|
    +---------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                              |  4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0_reg            |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                |  1|   0|    1|          0|
    |ap_port_reg_dst_offset                 |  5|   0|    5|          0|
    |dst_offset_read_reg_996                |  5|   0|    5|          0|
    |dst_offset_read_reg_996_pp0_iter1_reg  |  5|   0|    5|          0|
    |reg_297                                |  8|   0|    8|          0|
    |reg_308                                |  8|   0|    8|          0|
    |rk_offset_cast_reg_1006                |  8|   0|    9|          1|
    |rk_offset_read_reg_966                 |  8|   0|    8|          0|
    |src_load_17_reg_1037                   |  8|   0|    8|          0|
    |src_offset_read_reg_971                |  5|   0|    5|          0|
    |src_offset_read_reg_971_pp0_iter1_reg  |  5|   0|    5|          0|
    |tmp_104_reg_1130                       |  1|   0|    1|          0|
    |tmp_112_reg_1073                       |  1|   0|    1|          0|
    |tmp_112_reg_1073_pp0_iter1_reg         |  1|   0|    1|          0|
    |tmp_114_reg_1104                       |  1|   0|    1|          0|
    |trunc_ln134_46_reg_1125                |  7|   0|    7|          0|
    |trunc_ln134_50_reg_1068                |  7|   0|    7|          0|
    |trunc_ln134_50_reg_1068_pp0_iter1_reg  |  7|   0|    7|          0|
    |trunc_ln134_51_reg_1099                |  7|   0|    7|          0|
    |x_assign_20_reg_1119                   |  8|   0|    8|          0|
    |x_assign_21_reg_1140                   |  8|   0|    8|          0|
    |x_assign_22_reg_1062                   |  8|   0|    8|          0|
    |x_assign_22_reg_1062_pp0_iter1_reg     |  8|   0|    8|          0|
    |x_assign_s_reg_1093                    |  8|   0|    8|          0|
    |xor_ln124_100_reg_1156                 |  8|   0|    8|          0|
    |xor_ln124_40_reg_1078                  |  8|   0|    8|          0|
    |xor_ln124_reg_1017                     |  8|   0|    8|          0|
    |z_13_reg_1083                          |  8|   0|    8|          0|
    |z_14_reg_1109                          |  8|   0|    8|          0|
    |z_15_reg_1135                          |  8|   0|    8|          0|
    |z_reg_1052                             |  8|   0|    8|          0|
    +---------------------------------------+---+----+-----+-----------+
    |Total                                  |200|   0|  201|          1|
    +---------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+---------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object |    C Type    |
+--------------+-----+-----+------------+---------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  ClefiaF0Xor.2|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  ClefiaF0Xor.2|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  ClefiaF0Xor.2|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  ClefiaF0Xor.2|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  ClefiaF0Xor.2|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  ClefiaF0Xor.2|  return value|
|ap_ce         |   in|    1|  ap_ctrl_hs|  ClefiaF0Xor.2|  return value|
|dst_address0  |  out|    5|   ap_memory|            dst|         array|
|dst_ce0       |  out|    1|   ap_memory|            dst|         array|
|dst_we0       |  out|    1|   ap_memory|            dst|         array|
|dst_d0        |  out|    8|   ap_memory|            dst|         array|
|dst_address1  |  out|    5|   ap_memory|            dst|         array|
|dst_ce1       |  out|    1|   ap_memory|            dst|         array|
|dst_we1       |  out|    1|   ap_memory|            dst|         array|
|dst_d1        |  out|    8|   ap_memory|            dst|         array|
|dst_offset    |   in|    5|     ap_none|     dst_offset|        scalar|
|src_address0  |  out|    5|   ap_memory|            src|         array|
|src_ce0       |  out|    1|   ap_memory|            src|         array|
|src_q0        |   in|    8|   ap_memory|            src|         array|
|src_address1  |  out|    5|   ap_memory|            src|         array|
|src_ce1       |  out|    1|   ap_memory|            src|         array|
|src_q1        |   in|    8|   ap_memory|            src|         array|
|src_offset    |   in|    5|     ap_none|     src_offset|        scalar|
|rk_address0   |  out|    9|   ap_memory|             rk|         array|
|rk_ce0        |  out|    1|   ap_memory|             rk|         array|
|rk_q0         |   in|    8|   ap_memory|             rk|         array|
|rk_offset     |   in|    8|     ap_none|      rk_offset|        scalar|
+--------------+-----+-----+------------+---------------+--------------+

