

================================================================
== Vitis HLS Report for 'kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT'
================================================================
* Date:           Thu Oct 19 11:50:48 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        proj_kernel_attention
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  50.00 ns|  36.500 ns|    13.50 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    15691|    15691|  0.785 ms|  0.785 ms|  15691|  15691|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                                                       |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                               Loop Name                               |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VITIS_LOOP_184_5  |    15689|    15689|        11|          1|          1|  15680|       yes|
        +-----------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%x = alloca i32 1"   --->   Operation 14 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%w = alloca i32 1"   --->   Operation 15 'alloca' 'w' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten2932 = alloca i32 1"   --->   Operation 16 'alloca' 'indvar_flatten2932' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%h_1 = alloca i32 1"   --->   Operation 17 'alloca' 'h_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten2949 = alloca i32 1"   --->   Operation 18 'alloca' 'indvar_flatten2949' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%c_1 = alloca i32 1"   --->   Operation 19 'alloca' 'c_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten2985 = alloca i32 1"   --->   Operation 20 'alloca' 'indvar_flatten2985' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%b_1 = alloca i32 1"   --->   Operation 21 'alloca' 'b_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%indvar_flatten3044 = alloca i32 1"   --->   Operation 22 'alloca' 'indvar_flatten3044' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%afterRearrangeQKX_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %afterRearrangeQKX"   --->   Operation 23 'read' 'afterRearrangeQKX_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln177_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln177"   --->   Operation 24 'read' 'sext_ln177_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln177_cast = sext i62 %sext_ln177_read"   --->   Operation 25 'sext' 'sext_ln177_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_10, i32 0, i32 0, void @empty_18, i32 0, i32 80, void @empty_12, void @empty_9, void @empty_18, i32 16, i32 16, i32 16, i32 16, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.38ns)   --->   "%store_ln0 = store i14 0, i14 %indvar_flatten3044"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 28 [1/1] (0.38ns)   --->   "%store_ln0 = store i3 0, i3 %b_1"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 29 [1/1] (0.38ns)   --->   "%store_ln0 = store i13 0, i13 %indvar_flatten2985"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 30 [1/1] (0.38ns)   --->   "%store_ln0 = store i3 0, i3 %c_1"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 31 [1/1] (0.38ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten2949"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 32 [1/1] (0.38ns)   --->   "%store_ln0 = store i3 0, i3 %h_1"   --->   Operation 32 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 33 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 0, i8 %indvar_flatten2932"   --->   Operation 33 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 34 [1/1] (0.38ns)   --->   "%store_ln0 = store i3 0, i3 %w"   --->   Operation 34 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 35 [1/1] (0.38ns)   --->   "%store_ln0 = store i5 0, i5 %x"   --->   Operation 35 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i151"   --->   Operation 36 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.88>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%c = load i3 %c_1"   --->   Operation 37 'load' 'c' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%indvar_flatten3044_load = load i14 %indvar_flatten3044" [kernel_attention.cpp:177]   --->   Operation 38 'load' 'indvar_flatten3044_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%empty_106 = trunc i3 %c"   --->   Operation 39 'trunc' 'empty_106' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %empty_106, i4 0"   --->   Operation 40 'bitconcatenate' 'p_shl3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%p_shl4 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %empty_106, i2 0"   --->   Operation 41 'bitconcatenate' 'p_shl4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.65ns)   --->   "%icmp_ln177 = icmp_eq  i14 %indvar_flatten3044_load, i14 15680" [kernel_attention.cpp:177]   --->   Operation 42 'icmp' 'icmp_ln177' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.76ns)   --->   "%add_ln177 = add i14 %indvar_flatten3044_load, i14 1" [kernel_attention.cpp:177]   --->   Operation 43 'add' 'add_ln177' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln177 = br i1 %icmp_ln177, void %for.inc56.loopexit.i162, void %_Z12rearrangeQKXPfS_Pi.exit.exitStub" [kernel_attention.cpp:177]   --->   Operation 44 'br' 'br_ln177' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%x_load = load i5 %x" [kernel_attention.cpp:183]   --->   Operation 45 'load' 'x_load' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%indvar_flatten2932_load = load i8 %indvar_flatten2932" [kernel_attention.cpp:183]   --->   Operation 46 'load' 'indvar_flatten2932_load' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%indvar_flatten2949_load = load i11 %indvar_flatten2949" [kernel_attention.cpp:181]   --->   Operation 47 'load' 'indvar_flatten2949_load' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%indvar_flatten2985_load = load i13 %indvar_flatten2985" [kernel_attention.cpp:179]   --->   Operation 48 'load' 'indvar_flatten2985_load' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.64ns)   --->   "%icmp_ln179 = icmp_eq  i13 %indvar_flatten2985_load, i13 3920" [kernel_attention.cpp:179]   --->   Operation 49 'icmp' 'icmp_ln179' <Predicate = (!icmp_ln177)> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.27ns)   --->   "%select_ln177 = select i1 %icmp_ln179, i3 0, i3 %c" [kernel_attention.cpp:177]   --->   Operation 50 'select' 'select_ln177' <Predicate = (!icmp_ln177)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node select_ln179_1)   --->   "%select_ln177_2 = select i1 %icmp_ln179, i6 0, i6 %p_shl3" [kernel_attention.cpp:177]   --->   Operation 51 'select' 'select_ln177_2' <Predicate = (!icmp_ln177)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node add_ln185_1)   --->   "%select_ln177_3 = select i1 %icmp_ln179, i4 0, i4 %p_shl4" [kernel_attention.cpp:177]   --->   Operation 52 'select' 'select_ln177_3' <Predicate = (!icmp_ln177)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.12ns)   --->   "%xor_ln177 = xor i1 %icmp_ln179, i1 1" [kernel_attention.cpp:177]   --->   Operation 53 'xor' 'xor_ln177' <Predicate = (!icmp_ln177)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.63ns)   --->   "%icmp_ln184 = icmp_eq  i5 %x_load, i5 20" [kernel_attention.cpp:184]   --->   Operation 54 'icmp' 'icmp_ln184' <Predicate = (!icmp_ln177)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node and_ln181)   --->   "%and_ln177 = and i1 %icmp_ln184, i1 %xor_ln177" [kernel_attention.cpp:177]   --->   Operation 55 'and' 'and_ln177' <Predicate = (!icmp_ln177)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.58ns)   --->   "%icmp_ln183 = icmp_eq  i8 %indvar_flatten2932_load, i8 140" [kernel_attention.cpp:183]   --->   Operation 56 'icmp' 'icmp_ln183' <Predicate = (!icmp_ln177)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node and_ln179_1)   --->   "%and_ln177_1 = and i1 %icmp_ln183, i1 %xor_ln177" [kernel_attention.cpp:177]   --->   Operation 57 'and' 'and_ln177_1' <Predicate = (!icmp_ln177)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.61ns)   --->   "%icmp_ln181 = icmp_eq  i11 %indvar_flatten2949_load, i11 980" [kernel_attention.cpp:181]   --->   Operation 58 'icmp' 'icmp_ln181' <Predicate = (!icmp_ln177)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.12ns)   --->   "%and_ln177_2 = and i1 %icmp_ln181, i1 %xor_ln177" [kernel_attention.cpp:177]   --->   Operation 59 'and' 'and_ln177_2' <Predicate = (!icmp_ln177)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.57ns)   --->   "%add_ln179 = add i3 %select_ln177, i3 1" [kernel_attention.cpp:179]   --->   Operation 60 'add' 'add_ln179' <Predicate = (!icmp_ln177)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.12ns)   --->   "%or_ln179 = or i1 %and_ln177_2, i1 %icmp_ln179" [kernel_attention.cpp:179]   --->   Operation 61 'or' 'or_ln179' <Predicate = (!icmp_ln177)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%empty_109 = trunc i3 %add_ln179" [kernel_attention.cpp:179]   --->   Operation 62 'trunc' 'empty_109' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node select_ln179_1)   --->   "%p_shl10_mid1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %empty_109, i4 0" [kernel_attention.cpp:179]   --->   Operation 63 'bitconcatenate' 'p_shl10_mid1' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln179_1 = select i1 %and_ln177_2, i6 %p_shl10_mid1, i6 %select_ln177_2" [kernel_attention.cpp:179]   --->   Operation 64 'select' 'select_ln179_1' <Predicate = (!icmp_ln177)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%select_ln179_2_cast = zext i6 %select_ln179_1" [kernel_attention.cpp:179]   --->   Operation 65 'zext' 'select_ln179_2_cast' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node add_ln185_1)   --->   "%p_shl11_mid1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %empty_109, i2 0" [kernel_attention.cpp:179]   --->   Operation 66 'bitconcatenate' 'p_shl11_mid1' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node add_ln185_1)   --->   "%select_ln179_2 = select i1 %and_ln177_2, i4 %p_shl11_mid1, i4 %select_ln177_3" [kernel_attention.cpp:179]   --->   Operation 67 'select' 'select_ln179_2' <Predicate = (!icmp_ln177)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node add_ln185_1)   --->   "%zext_ln179 = zext i4 %select_ln179_2" [kernel_attention.cpp:179]   --->   Operation 68 'zext' 'zext_ln179' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node or_ln179_1)   --->   "%xor_ln179 = xor i1 %icmp_ln181, i1 1" [kernel_attention.cpp:179]   --->   Operation 69 'xor' 'xor_ln179' <Predicate = (!icmp_ln177)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln179_1 = or i1 %icmp_ln179, i1 %xor_ln179" [kernel_attention.cpp:179]   --->   Operation 70 'or' 'or_ln179_1' <Predicate = (!icmp_ln177)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node and_ln181)   --->   "%and_ln179 = and i1 %and_ln177, i1 %or_ln179_1" [kernel_attention.cpp:179]   --->   Operation 71 'and' 'and_ln179' <Predicate = (!icmp_ln177)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln179_1 = and i1 %and_ln177_1, i1 %or_ln179_1" [kernel_attention.cpp:179]   --->   Operation 72 'and' 'and_ln179_1' <Predicate = (!icmp_ln177)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.27ns)   --->   "%select_ln179_4 = select i1 %and_ln177_2, i3 %add_ln179, i3 %select_ln177" [kernel_attention.cpp:179]   --->   Operation 73 'select' 'select_ln179_4' <Predicate = (!icmp_ln177)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node or_ln181_1)   --->   "%or_ln181 = or i1 %and_ln179_1, i1 %and_ln177_2" [kernel_attention.cpp:181]   --->   Operation 74 'or' 'or_ln181' <Predicate = (!icmp_ln177)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln181_1 = or i1 %or_ln181, i1 %icmp_ln179" [kernel_attention.cpp:181]   --->   Operation 75 'or' 'or_ln181_1' <Predicate = (!icmp_ln177)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node and_ln181)   --->   "%xor_ln181 = xor i1 %and_ln179_1, i1 1" [kernel_attention.cpp:181]   --->   Operation 76 'xor' 'xor_ln181' <Predicate = (!icmp_ln177)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln181 = and i1 %and_ln179, i1 %xor_ln181" [kernel_attention.cpp:181]   --->   Operation 77 'and' 'and_ln181' <Predicate = (!icmp_ln177)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node select_ln183)   --->   "%or_ln183 = or i1 %and_ln181, i1 %and_ln179_1" [kernel_attention.cpp:183]   --->   Operation 78 'or' 'or_ln183' <Predicate = (!icmp_ln177)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln183)   --->   "%or_ln183_1 = or i1 %or_ln183, i1 %or_ln179" [kernel_attention.cpp:183]   --->   Operation 79 'or' 'or_ln183_1' <Predicate = (!icmp_ln177)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln183 = select i1 %or_ln183_1, i5 0, i5 %x_load" [kernel_attention.cpp:183]   --->   Operation 80 'select' 'select_ln183' <Predicate = (!icmp_ln177)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.70ns) (out node of the LUT)   --->   "%add_ln185_1 = add i5 %zext_ln179, i5 %select_ln183" [kernel_attention.cpp:185]   --->   Operation 81 'add' 'add_ln185_1' <Predicate = (!icmp_ln177)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln185 = zext i5 %add_ln185_1" [kernel_attention.cpp:185]   --->   Operation 82 'zext' 'zext_ln185' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (1.69ns) (grouped into DSP with root node add_ln185_3)   --->   "%add_ln185 = add i7 %zext_ln185, i7 %select_ln179_2_cast" [kernel_attention.cpp:185]   --->   Operation 83 'add' 'add_ln185' <Predicate = (!icmp_ln177)> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 84 [1/1] (0.00ns) (grouped into DSP with root node add_ln185_3)   --->   "%zext_ln185_1 = zext i7 %add_ln185" [kernel_attention.cpp:185]   --->   Operation 84 'zext' 'zext_ln185_1' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_2 : Operation 85 [3/3] (0.99ns) (grouped into DSP with root node add_ln185_3)   --->   "%mul_ln185 = mul i12 %zext_ln185_1, i12 49" [kernel_attention.cpp:185]   --->   Operation 85 'mul' 'mul_ln185' <Predicate = (!icmp_ln177)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 86 [1/1] (0.70ns)   --->   "%add_ln184 = add i5 %select_ln183, i5 1" [kernel_attention.cpp:184]   --->   Operation 86 'add' 'add_ln184' <Predicate = (!icmp_ln177)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.70ns)   --->   "%add_ln183_1 = add i8 %indvar_flatten2932_load, i8 1" [kernel_attention.cpp:183]   --->   Operation 87 'add' 'add_ln183_1' <Predicate = (!icmp_ln177)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.30ns)   --->   "%select_ln183_2 = select i1 %or_ln181_1, i8 1, i8 %add_ln183_1" [kernel_attention.cpp:183]   --->   Operation 88 'select' 'select_ln183_2' <Predicate = (!icmp_ln177)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.73ns)   --->   "%add_ln181_1 = add i11 %indvar_flatten2949_load, i11 1" [kernel_attention.cpp:181]   --->   Operation 89 'add' 'add_ln181_1' <Predicate = (!icmp_ln177)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.30ns)   --->   "%select_ln181_3 = select i1 %or_ln179, i11 1, i11 %add_ln181_1" [kernel_attention.cpp:181]   --->   Operation 90 'select' 'select_ln181_3' <Predicate = (!icmp_ln177)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.75ns)   --->   "%add_ln179_1 = add i13 %indvar_flatten2985_load, i13 1" [kernel_attention.cpp:179]   --->   Operation 91 'add' 'add_ln179_1' <Predicate = (!icmp_ln177)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.32ns)   --->   "%select_ln179_5 = select i1 %icmp_ln179, i13 1, i13 %add_ln179_1" [kernel_attention.cpp:179]   --->   Operation 92 'select' 'select_ln179_5' <Predicate = (!icmp_ln177)> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.38ns)   --->   "%store_ln184 = store i14 %add_ln177, i14 %indvar_flatten3044" [kernel_attention.cpp:184]   --->   Operation 93 'store' 'store_ln184' <Predicate = (!icmp_ln177)> <Delay = 0.38>
ST_2 : Operation 94 [1/1] (0.38ns)   --->   "%store_ln184 = store i13 %select_ln179_5, i13 %indvar_flatten2985" [kernel_attention.cpp:184]   --->   Operation 94 'store' 'store_ln184' <Predicate = (!icmp_ln177)> <Delay = 0.38>
ST_2 : Operation 95 [1/1] (0.38ns)   --->   "%store_ln184 = store i3 %select_ln179_4, i3 %c_1" [kernel_attention.cpp:184]   --->   Operation 95 'store' 'store_ln184' <Predicate = (!icmp_ln177)> <Delay = 0.38>
ST_2 : Operation 96 [1/1] (0.38ns)   --->   "%store_ln184 = store i11 %select_ln181_3, i11 %indvar_flatten2949" [kernel_attention.cpp:184]   --->   Operation 96 'store' 'store_ln184' <Predicate = (!icmp_ln177)> <Delay = 0.38>
ST_2 : Operation 97 [1/1] (0.38ns)   --->   "%store_ln184 = store i8 %select_ln183_2, i8 %indvar_flatten2932" [kernel_attention.cpp:184]   --->   Operation 97 'store' 'store_ln184' <Predicate = (!icmp_ln177)> <Delay = 0.38>
ST_2 : Operation 98 [1/1] (0.38ns)   --->   "%store_ln184 = store i5 %add_ln184, i5 %x" [kernel_attention.cpp:184]   --->   Operation 98 'store' 'store_ln184' <Predicate = (!icmp_ln177)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 0.99>
ST_3 : Operation 99 [2/3] (0.99ns) (grouped into DSP with root node add_ln185_3)   --->   "%mul_ln185 = mul i12 %zext_ln185_1, i12 49" [kernel_attention.cpp:185]   --->   Operation 99 'mul' 'mul_ln185' <Predicate = (!icmp_ln177)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 1.77>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%w_load = load i3 %w" [kernel_attention.cpp:181]   --->   Operation 100 'load' 'w_load' <Predicate = (!icmp_ln177 & !or_ln181_1)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.27ns)   --->   "%select_ln181 = select i1 %or_ln181_1, i3 0, i3 %w_load" [kernel_attention.cpp:181]   --->   Operation 101 'select' 'select_ln181' <Predicate = (!icmp_ln177)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.57ns)   --->   "%add_ln183 = add i3 %select_ln181, i3 1" [kernel_attention.cpp:183]   --->   Operation 102 'add' 'add_ln183' <Predicate = (!icmp_ln177 & and_ln181)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.27ns)   --->   "%select_ln183_1 = select i1 %and_ln181, i3 %add_ln183, i3 %select_ln181" [kernel_attention.cpp:183]   --->   Operation 103 'select' 'select_ln183_1' <Predicate = (!icmp_ln177)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%select_ln183_1_cast = zext i3 %select_ln183_1" [kernel_attention.cpp:183]   --->   Operation 104 'zext' 'select_ln183_1_cast' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_4 : Operation 105 [1/3] (0.00ns) (grouped into DSP with root node add_ln185_3)   --->   "%mul_ln185 = mul i12 %zext_ln185_1, i12 49" [kernel_attention.cpp:185]   --->   Operation 105 'mul' 'mul_ln185' <Predicate = (!icmp_ln177)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 106 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln185_3 = add i12 %select_ln183_1_cast, i12 %mul_ln185" [kernel_attention.cpp:185]   --->   Operation 106 'add' 'add_ln185_3' <Predicate = (!icmp_ln177)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 107 [1/1] (0.38ns)   --->   "%store_ln184 = store i3 %select_ln183_1, i3 %w" [kernel_attention.cpp:184]   --->   Operation 107 'store' 'store_ln184' <Predicate = (!icmp_ln177)> <Delay = 0.38>

State 5 <SV = 4> <Delay = 5.45>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%h = load i3 %h_1" [kernel_attention.cpp:181]   --->   Operation 108 'load' 'h' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%b = load i3 %b_1" [kernel_attention.cpp:177]   --->   Operation 109 'load' 'b' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln177 = zext i3 %b" [kernel_attention.cpp:177]   --->   Operation 110 'zext' 'zext_ln177' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (1.89ns)   --->   "%empty = mul i15 %zext_ln177, i15 3920" [kernel_attention.cpp:177]   --->   Operation 111 'mul' 'empty' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln181 = zext i3 %h" [kernel_attention.cpp:181]   --->   Operation 112 'zext' 'zext_ln181' <Predicate = (!icmp_ln179 & !and_ln177_2 & !and_ln179_1)> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%p_shl6 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %h, i3 0" [kernel_attention.cpp:181]   --->   Operation 113 'bitconcatenate' 'p_shl6' <Predicate = (!icmp_ln179 & !and_ln177_2 & !and_ln179_1)> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%p_shl12_cast = zext i6 %p_shl6" [kernel_attention.cpp:181]   --->   Operation 114 'zext' 'p_shl12_cast' <Predicate = (!icmp_ln179 & !and_ln177_2 & !and_ln179_1)> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.70ns)   --->   "%empty_107 = sub i7 %p_shl12_cast, i7 %zext_ln181" [kernel_attention.cpp:181]   --->   Operation 115 'sub' 'empty_107' <Predicate = (!icmp_ln179 & !and_ln177_2 & !and_ln179_1)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln183 = sext i7 %empty_107" [kernel_attention.cpp:183]   --->   Operation 116 'sext' 'sext_ln183' <Predicate = (!icmp_ln179 & !and_ln177_2 & !and_ln179_1)> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.77ns)   --->   "%add_ln185_2 = add i15 %sext_ln183, i15 %empty" [kernel_attention.cpp:185]   --->   Operation 117 'add' 'add_ln185_2' <Predicate = (!icmp_ln179 & !and_ln177_2 & !and_ln179_1)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (0.57ns)   --->   "%add_ln177_1 = add i3 %b, i3 1" [kernel_attention.cpp:177]   --->   Operation 118 'add' 'add_ln177_1' <Predicate = (!icmp_ln177)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln177_1 = zext i3 %add_ln177_1" [kernel_attention.cpp:177]   --->   Operation 119 'zext' 'zext_ln177_1' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (1.89ns)   --->   "%p_mid13000 = mul i15 %zext_ln177_1, i15 3920" [kernel_attention.cpp:177]   --->   Operation 120 'mul' 'p_mid13000' <Predicate = (!icmp_ln177)> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (0.29ns)   --->   "%select_ln177_1 = select i1 %icmp_ln179, i15 %p_mid13000, i15 %empty" [kernel_attention.cpp:177]   --->   Operation 121 'select' 'select_ln177_1' <Predicate = (!icmp_ln177)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node select_ln179_3)   --->   "%select_ln177_4 = select i1 %icmp_ln179, i15 %p_mid13000, i15 %add_ln185_2" [kernel_attention.cpp:177]   --->   Operation 122 'select' 'select_ln177_4' <Predicate = (!icmp_ln177 & !and_ln177_2 & !and_ln179_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (0.27ns)   --->   "%select_ln177_5 = select i1 %icmp_ln179, i3 %add_ln177_1, i3 %b" [kernel_attention.cpp:177]   --->   Operation 123 'select' 'select_ln177_5' <Predicate = (!icmp_ln177)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (0.27ns)   --->   "%select_ln179 = select i1 %or_ln179, i3 0, i3 %h" [kernel_attention.cpp:179]   --->   Operation 124 'select' 'select_ln179' <Predicate = (!icmp_ln177)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln179_3 = select i1 %and_ln177_2, i15 %select_ln177_1, i15 %select_ln177_4" [kernel_attention.cpp:179]   --->   Operation 125 'select' 'select_ln179_3' <Predicate = (!icmp_ln177 & !and_ln179_1)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (0.57ns)   --->   "%add_ln181 = add i3 %select_ln179, i3 1" [kernel_attention.cpp:181]   --->   Operation 126 'add' 'add_ln181' <Predicate = (!icmp_ln177)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln181_1 = zext i3 %add_ln181" [kernel_attention.cpp:181]   --->   Operation 127 'zext' 'zext_ln181_1' <Predicate = (!icmp_ln177 & and_ln179_1)> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%p_shl12_mid1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %add_ln181, i3 0" [kernel_attention.cpp:181]   --->   Operation 128 'bitconcatenate' 'p_shl12_mid1' <Predicate = (!icmp_ln177 & and_ln179_1)> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%p_shl12_cast_mid1 = zext i6 %p_shl12_mid1" [kernel_attention.cpp:181]   --->   Operation 129 'zext' 'p_shl12_cast_mid1' <Predicate = (!icmp_ln177 & and_ln179_1)> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (0.70ns)   --->   "%p_mid12943 = sub i7 %p_shl12_cast_mid1, i7 %zext_ln181_1" [kernel_attention.cpp:181]   --->   Operation 130 'sub' 'p_mid12943' <Predicate = (!icmp_ln177 & and_ln179_1)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln183_1 = sext i7 %p_mid12943" [kernel_attention.cpp:183]   --->   Operation 131 'sext' 'sext_ln183_1' <Predicate = (!icmp_ln177 & and_ln179_1)> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (0.77ns)   --->   "%add_ln185_6 = add i15 %sext_ln183_1, i15 %select_ln177_1" [kernel_attention.cpp:185]   --->   Operation 132 'add' 'add_ln185_6' <Predicate = (!icmp_ln177 & and_ln179_1)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node add_ln185_5)   --->   "%select_ln181_1 = select i1 %and_ln179_1, i15 %add_ln185_6, i15 %select_ln179_3" [kernel_attention.cpp:181]   --->   Operation 133 'select' 'select_ln181_1' <Predicate = (!icmp_ln177)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 134 [1/1] (0.27ns)   --->   "%select_ln181_2 = select i1 %and_ln179_1, i3 %add_ln181, i3 %select_ln179" [kernel_attention.cpp:181]   --->   Operation 134 'select' 'select_ln181_2' <Predicate = (!icmp_ln177)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 135 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln185_3 = add i12 %select_ln183_1_cast, i12 %mul_ln185" [kernel_attention.cpp:185]   --->   Operation 135 'add' 'add_ln185_3' <Predicate = (!icmp_ln177)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node add_ln185_5)   --->   "%zext_ln185_2 = zext i12 %add_ln185_3" [kernel_attention.cpp:185]   --->   Operation 136 'zext' 'zext_ln185_2' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_5 : Operation 137 [1/1] (0.77ns) (out node of the LUT)   --->   "%add_ln185_5 = add i15 %zext_ln185_2, i15 %select_ln181_1" [kernel_attention.cpp:185]   --->   Operation 137 'add' 'add_ln185_5' <Predicate = (!icmp_ln177)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i15.i2, i15 %add_ln185_5, i2 0" [kernel_attention.cpp:185]   --->   Operation 138 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "%sext_ln185_1 = sext i17 %tmp_s" [kernel_attention.cpp:185]   --->   Operation 139 'sext' 'sext_ln185_1' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_5 : Operation 140 [1/1] (1.14ns)   --->   "%add_ln185_4 = add i64 %sext_ln185_1, i64 %afterRearrangeQKX_read" [kernel_attention.cpp:185]   --->   Operation 140 'add' 'add_ln185_4' <Predicate = (!icmp_ln177)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln185_4, i32 2, i32 63" [kernel_attention.cpp:185]   --->   Operation 141 'partselect' 'trunc_ln' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%sext_ln185 = sext i62 %trunc_ln" [kernel_attention.cpp:185]   --->   Operation 142 'sext' 'sext_ln185' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "%gmem_addr_17 = getelementptr i32 %gmem, i64 %sext_ln185" [kernel_attention.cpp:185]   --->   Operation 143 'getelementptr' 'gmem_addr_17' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_5 : Operation 144 [1/1] (0.38ns)   --->   "%store_ln184 = store i3 %select_ln177_5, i3 %b_1" [kernel_attention.cpp:184]   --->   Operation 144 'store' 'store_ln184' <Predicate = (!icmp_ln177)> <Delay = 0.38>
ST_5 : Operation 145 [1/1] (0.38ns)   --->   "%store_ln184 = store i3 %select_ln181_2, i3 %h_1" [kernel_attention.cpp:184]   --->   Operation 145 'store' 'store_ln184' <Predicate = (!icmp_ln177)> <Delay = 0.38>

State 6 <SV = 5> <Delay = 36.5>
ST_6 : Operation 146 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 146 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln177_cast" [kernel_attention.cpp:177]   --->   Operation 147 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 148 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 148 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 149 [1/1] (36.5ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [kernel_attention.cpp:186]   --->   Operation 149 'read' 'gmem_addr_read' <Predicate = (!icmp_ln177)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 150 [1/1] (36.5ns)   --->   "%gmem_addr_17_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1" [kernel_attention.cpp:185]   --->   Operation 150 'writereq' 'gmem_addr_17_req' <Predicate = (!icmp_ln177)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 36.5>
ST_7 : Operation 151 [1/1] (36.5ns)   --->   "%write_ln185 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem_addr_17, i32 %gmem_addr_read, i4 15" [kernel_attention.cpp:185]   --->   Operation 151 'write' 'write_ln185' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 36.5>
ST_8 : Operation 152 [5/5] (36.5ns)   --->   "%gmem_addr_17_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_17" [kernel_attention.cpp:185]   --->   Operation 152 'writeresp' 'gmem_addr_17_resp' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 36.5>
ST_9 : Operation 153 [4/5] (36.5ns)   --->   "%gmem_addr_17_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_17" [kernel_attention.cpp:185]   --->   Operation 153 'writeresp' 'gmem_addr_17_resp' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 36.5>
ST_10 : Operation 154 [3/5] (36.5ns)   --->   "%gmem_addr_17_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_17" [kernel_attention.cpp:185]   --->   Operation 154 'writeresp' 'gmem_addr_17_resp' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 36.5>
ST_11 : Operation 155 [2/5] (36.5ns)   --->   "%gmem_addr_17_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_17" [kernel_attention.cpp:185]   --->   Operation 155 'writeresp' 'gmem_addr_17_resp' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 168 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 168 'ret' 'ret_ln0' <Predicate = (icmp_ln177)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 36.5>
ST_12 : Operation 156 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VITIS_LOOP_184_5_str"   --->   Operation 156 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 157 [1/1] (0.00ns)   --->   "%empty_108 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 15680, i64 15680, i64 15680"   --->   Operation 157 'speclooptripcount' 'empty_108' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 158 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 158 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 159 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_179_2_VITIS_LOOP_183_4_VITIS_LOOP_184_5_str"   --->   Operation 159 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 160 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 160 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 161 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_181_3_VITIS_LOOP_183_4_VITIS_LOOP_184_5_str"   --->   Operation 161 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 162 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 162 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 163 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_183_4_VITIS_LOOP_184_5_str"   --->   Operation 163 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 164 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 164 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 165 [1/1] (0.00ns)   --->   "%specloopname_ln184 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [kernel_attention.cpp:184]   --->   Operation 165 'specloopname' 'specloopname_ln184' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 166 [1/5] (36.5ns)   --->   "%gmem_addr_17_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_17" [kernel_attention.cpp:185]   --->   Operation 166 'writeresp' 'gmem_addr_17_resp' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 167 [1/1] (0.00ns)   --->   "%br_ln184 = br void %for.inc.i151" [kernel_attention.cpp:184]   --->   Operation 167 'br' 'br_ln184' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 50ns, clock uncertainty: 13.5ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten3044') [12]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'indvar_flatten3044' [17]  (0.387 ns)

 <State 2>: 4.89ns
The critical path consists of the following:
	'load' operation ('indvar_flatten2985_load', kernel_attention.cpp:179) on local variable 'indvar_flatten2985' [54]  (0 ns)
	'icmp' operation ('icmp_ln179', kernel_attention.cpp:179) [57]  (0.64 ns)
	'select' operation ('select_ln177', kernel_attention.cpp:177) [58]  (0.278 ns)
	'add' operation ('add_ln179', kernel_attention.cpp:179) [75]  (0.572 ns)
	'select' operation ('select_ln179_2', kernel_attention.cpp:179) [84]  (0 ns)
	'add' operation ('add_ln185_1', kernel_attention.cpp:185) [119]  (0.707 ns)
	'add' operation of DSP[124] ('add_ln185', kernel_attention.cpp:185) [121]  (1.7 ns)
	'mul' operation of DSP[124] ('mul_ln185', kernel_attention.cpp:185) [123]  (0.996 ns)

 <State 3>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[124] ('mul_ln185', kernel_attention.cpp:185) [123]  (0.996 ns)

 <State 4>: 1.77ns
The critical path consists of the following:
	'load' operation ('w_load', kernel_attention.cpp:181) on local variable 'w' [51]  (0 ns)
	'select' operation ('select_ln181', kernel_attention.cpp:181) [97]  (0.278 ns)
	'add' operation ('add_ln183', kernel_attention.cpp:183) [109]  (0.572 ns)
	'select' operation ('select_ln183_1', kernel_attention.cpp:183) [114]  (0.278 ns)
	'add' operation of DSP[124] ('add_ln185_3', kernel_attention.cpp:185) [124]  (0.645 ns)

 <State 5>: 5.45ns
The critical path consists of the following:
	'load' operation ('b', kernel_attention.cpp:177) on local variable 'b' [30]  (0 ns)
	'add' operation ('add_ln177_1', kernel_attention.cpp:177) [59]  (0.572 ns)
	'mul' operation ('p_mid13000', kernel_attention.cpp:177) [61]  (1.89 ns)
	'select' operation ('select_ln177_1', kernel_attention.cpp:177) [62]  (0.292 ns)
	'add' operation ('add_ln185_6', kernel_attention.cpp:185) [103]  (0.775 ns)
	'select' operation ('select_ln181_1', kernel_attention.cpp:181) [104]  (0 ns)
	'add' operation ('add_ln185_5', kernel_attention.cpp:185) [126]  (0.775 ns)
	'add' operation ('add_ln185_4', kernel_attention.cpp:185) [129]  (1.15 ns)

 <State 6>: 36.5ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr', kernel_attention.cpp:177) [33]  (0 ns)
	bus read operation ('gmem_addr_read', kernel_attention.cpp:186) on port 'gmem' (kernel_attention.cpp:186) [118]  (36.5 ns)

 <State 7>: 36.5ns
The critical path consists of the following:
	bus write operation ('write_ln185', kernel_attention.cpp:185) on port 'gmem' (kernel_attention.cpp:185) [134]  (36.5 ns)

 <State 8>: 36.5ns
The critical path consists of the following:
	bus response operation ('gmem_addr_17_resp', kernel_attention.cpp:185) on port 'gmem' (kernel_attention.cpp:185) [135]  (36.5 ns)

 <State 9>: 36.5ns
The critical path consists of the following:
	bus response operation ('gmem_addr_17_resp', kernel_attention.cpp:185) on port 'gmem' (kernel_attention.cpp:185) [135]  (36.5 ns)

 <State 10>: 36.5ns
The critical path consists of the following:
	bus response operation ('gmem_addr_17_resp', kernel_attention.cpp:185) on port 'gmem' (kernel_attention.cpp:185) [135]  (36.5 ns)

 <State 11>: 36.5ns
The critical path consists of the following:
	bus response operation ('gmem_addr_17_resp', kernel_attention.cpp:185) on port 'gmem' (kernel_attention.cpp:185) [135]  (36.5 ns)

 <State 12>: 36.5ns
The critical path consists of the following:
	bus response operation ('gmem_addr_17_resp', kernel_attention.cpp:185) on port 'gmem' (kernel_attention.cpp:185) [135]  (36.5 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
