#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* Rx */
#define Rx__0__INTTYPE CYREG_PICU0_INTTYPE7
#define Rx__0__MASK 0x80u
#define Rx__0__PC CYREG_PRT0_PC7
#define Rx__0__PORT 0u
#define Rx__0__SHIFT 7u
#define Rx__AG CYREG_PRT0_AG
#define Rx__AMUX CYREG_PRT0_AMUX
#define Rx__BIE CYREG_PRT0_BIE
#define Rx__BIT_MASK CYREG_PRT0_BIT_MASK
#define Rx__BYP CYREG_PRT0_BYP
#define Rx__CTL CYREG_PRT0_CTL
#define Rx__DM0 CYREG_PRT0_DM0
#define Rx__DM1 CYREG_PRT0_DM1
#define Rx__DM2 CYREG_PRT0_DM2
#define Rx__DR CYREG_PRT0_DR
#define Rx__INP_DIS CYREG_PRT0_INP_DIS
#define Rx__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Rx__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Rx__LCD_EN CYREG_PRT0_LCD_EN
#define Rx__MASK 0x80u
#define Rx__PORT 0u
#define Rx__PRT CYREG_PRT0_PRT
#define Rx__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Rx__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Rx__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Rx__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Rx__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Rx__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Rx__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Rx__PS CYREG_PRT0_PS
#define Rx__SHIFT 7u
#define Rx__SLW CYREG_PRT0_SLW

/* Tx */
#define Tx__0__INTTYPE CYREG_PICU15_INTTYPE0
#define Tx__0__MASK 0x01u
#define Tx__0__PC CYREG_IO_PC_PRT15_PC0
#define Tx__0__PORT 15u
#define Tx__0__SHIFT 0u
#define Tx__AG CYREG_PRT15_AG
#define Tx__AMUX CYREG_PRT15_AMUX
#define Tx__BIE CYREG_PRT15_BIE
#define Tx__BIT_MASK CYREG_PRT15_BIT_MASK
#define Tx__BYP CYREG_PRT15_BYP
#define Tx__CTL CYREG_PRT15_CTL
#define Tx__DM0 CYREG_PRT15_DM0
#define Tx__DM1 CYREG_PRT15_DM1
#define Tx__DM2 CYREG_PRT15_DM2
#define Tx__DR CYREG_PRT15_DR
#define Tx__INP_DIS CYREG_PRT15_INP_DIS
#define Tx__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define Tx__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define Tx__LCD_EN CYREG_PRT15_LCD_EN
#define Tx__MASK 0x01u
#define Tx__PORT 15u
#define Tx__PRT CYREG_PRT15_PRT
#define Tx__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define Tx__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define Tx__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define Tx__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define Tx__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define Tx__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define Tx__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define Tx__PS CYREG_PRT15_PS
#define Tx__SHIFT 0u
#define Tx__SLW CYREG_PRT15_SLW

/* PWR */
#define PWR__0__INTTYPE CYREG_PICU2_INTTYPE1
#define PWR__0__MASK 0x02u
#define PWR__0__PC CYREG_PRT2_PC1
#define PWR__0__PORT 2u
#define PWR__0__SHIFT 1u
#define PWR__AG CYREG_PRT2_AG
#define PWR__AMUX CYREG_PRT2_AMUX
#define PWR__BIE CYREG_PRT2_BIE
#define PWR__BIT_MASK CYREG_PRT2_BIT_MASK
#define PWR__BYP CYREG_PRT2_BYP
#define PWR__CTL CYREG_PRT2_CTL
#define PWR__DM0 CYREG_PRT2_DM0
#define PWR__DM1 CYREG_PRT2_DM1
#define PWR__DM2 CYREG_PRT2_DM2
#define PWR__DR CYREG_PRT2_DR
#define PWR__INP_DIS CYREG_PRT2_INP_DIS
#define PWR__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define PWR__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define PWR__LCD_EN CYREG_PRT2_LCD_EN
#define PWR__MASK 0x02u
#define PWR__PORT 2u
#define PWR__PRT CYREG_PRT2_PRT
#define PWR__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define PWR__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define PWR__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define PWR__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define PWR__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define PWR__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define PWR__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define PWR__PS CYREG_PRT2_PS
#define PWR__SHIFT 1u
#define PWR__SLW CYREG_PRT2_SLW

/* UART_BUART */
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B1_UDB05_06_A0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B1_UDB05_06_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B1_UDB05_06_D0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B1_UDB05_06_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B1_UDB05_06_F0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B1_UDB05_06_F1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B1_UDB05_A0_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B1_UDB05_A0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B1_UDB05_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B1_UDB05_D0_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B1_UDB05_D0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B1_UDB05_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B1_UDB05_F0_F1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B1_UDB05_F0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B1_UDB05_F1
#define UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B1_UDB04_05_A0
#define UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B1_UDB04_05_A1
#define UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B1_UDB04_05_D0
#define UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B1_UDB04_05_D1
#define UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B1_UDB04_05_F0
#define UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B1_UDB04_05_F1
#define UART_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B1_UDB04_A0_A1
#define UART_BUART_sTX_TxShifter_u0__A0_REG CYREG_B1_UDB04_A0
#define UART_BUART_sTX_TxShifter_u0__A1_REG CYREG_B1_UDB04_A1
#define UART_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B1_UDB04_D0_D1
#define UART_BUART_sTX_TxShifter_u0__D0_REG CYREG_B1_UDB04_D0
#define UART_BUART_sTX_TxShifter_u0__D1_REG CYREG_B1_UDB04_D1
#define UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define UART_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B1_UDB04_F0_F1
#define UART_BUART_sTX_TxShifter_u0__F0_REG CYREG_B1_UDB04_F0
#define UART_BUART_sTX_TxShifter_u0__F1_REG CYREG_B1_UDB04_F1
#define UART_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_BUART_sTX_TxSts__0__POS 0
#define UART_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_BUART_sTX_TxSts__1__POS 1
#define UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define UART_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B0_UDB06_07_ST
#define UART_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_BUART_sTX_TxSts__2__POS 2
#define UART_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_BUART_sTX_TxSts__3__POS 3
#define UART_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB06_MSK
#define UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define UART_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB06_ST

/* UART_IntClock */
#define UART_IntClock__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define UART_IntClock__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define UART_IntClock__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define UART_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_IntClock__INDEX 0x01u
#define UART_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_IntClock__PM_ACT_MSK 0x02u
#define UART_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_IntClock__PM_STBY_MSK 0x02u

/* DENCA */
#define DENCA__0__INTTYPE CYREG_PICU0_INTTYPE4
#define DENCA__0__MASK 0x10u
#define DENCA__0__PC CYREG_PRT0_PC4
#define DENCA__0__PORT 0u
#define DENCA__0__SHIFT 4u
#define DENCA__AG CYREG_PRT0_AG
#define DENCA__AMUX CYREG_PRT0_AMUX
#define DENCA__BIE CYREG_PRT0_BIE
#define DENCA__BIT_MASK CYREG_PRT0_BIT_MASK
#define DENCA__BYP CYREG_PRT0_BYP
#define DENCA__CTL CYREG_PRT0_CTL
#define DENCA__DM0 CYREG_PRT0_DM0
#define DENCA__DM1 CYREG_PRT0_DM1
#define DENCA__DM2 CYREG_PRT0_DM2
#define DENCA__DR CYREG_PRT0_DR
#define DENCA__INP_DIS CYREG_PRT0_INP_DIS
#define DENCA__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define DENCA__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define DENCA__LCD_EN CYREG_PRT0_LCD_EN
#define DENCA__MASK 0x10u
#define DENCA__PORT 0u
#define DENCA__PRT CYREG_PRT0_PRT
#define DENCA__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define DENCA__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define DENCA__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define DENCA__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define DENCA__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define DENCA__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define DENCA__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define DENCA__PS CYREG_PRT0_PS
#define DENCA__SHIFT 4u
#define DENCA__SLW CYREG_PRT0_SLW

/* DENCB */
#define DENCB__0__INTTYPE CYREG_PICU3_INTTYPE5
#define DENCB__0__MASK 0x20u
#define DENCB__0__PC CYREG_PRT3_PC5
#define DENCB__0__PORT 3u
#define DENCB__0__SHIFT 5u
#define DENCB__AG CYREG_PRT3_AG
#define DENCB__AMUX CYREG_PRT3_AMUX
#define DENCB__BIE CYREG_PRT3_BIE
#define DENCB__BIT_MASK CYREG_PRT3_BIT_MASK
#define DENCB__BYP CYREG_PRT3_BYP
#define DENCB__CTL CYREG_PRT3_CTL
#define DENCB__DM0 CYREG_PRT3_DM0
#define DENCB__DM1 CYREG_PRT3_DM1
#define DENCB__DM2 CYREG_PRT3_DM2
#define DENCB__DR CYREG_PRT3_DR
#define DENCB__INP_DIS CYREG_PRT3_INP_DIS
#define DENCB__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define DENCB__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define DENCB__LCD_EN CYREG_PRT3_LCD_EN
#define DENCB__MASK 0x20u
#define DENCB__PORT 3u
#define DENCB__PRT CYREG_PRT3_PRT
#define DENCB__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define DENCB__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define DENCB__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define DENCB__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define DENCB__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define DENCB__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define DENCB__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define DENCB__PS CYREG_PRT3_PS
#define DENCB__SHIFT 5u
#define DENCB__SLW CYREG_PRT3_SLW

/* DVDAC_DMA */
#define DVDAC_DMA__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define DVDAC_DMA__DRQ_NUMBER 3u
#define DVDAC_DMA__NUMBEROF_TDS 0u
#define DVDAC_DMA__PRIORITY 2u
#define DVDAC_DMA__TERMIN_EN 0u
#define DVDAC_DMA__TERMIN_SEL 0u
#define DVDAC_DMA__TERMOUT0_EN 0u
#define DVDAC_DMA__TERMOUT0_SEL 0u
#define DVDAC_DMA__TERMOUT1_EN 0u
#define DVDAC_DMA__TERMOUT1_SEL 0u

/* DVDAC_IntClock */
#define DVDAC_IntClock__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define DVDAC_IntClock__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define DVDAC_IntClock__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define DVDAC_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define DVDAC_IntClock__INDEX 0x02u
#define DVDAC_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define DVDAC_IntClock__PM_ACT_MSK 0x04u
#define DVDAC_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define DVDAC_IntClock__PM_STBY_MSK 0x04u

/* DVDAC_VDAC8_viDAC8 */
#define DVDAC_VDAC8_viDAC8__CR0 CYREG_DAC3_CR0
#define DVDAC_VDAC8_viDAC8__CR1 CYREG_DAC3_CR1
#define DVDAC_VDAC8_viDAC8__D CYREG_DAC3_D
#define DVDAC_VDAC8_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define DVDAC_VDAC8_viDAC8__PM_ACT_MSK 0x08u
#define DVDAC_VDAC8_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define DVDAC_VDAC8_viDAC8__PM_STBY_MSK 0x08u
#define DVDAC_VDAC8_viDAC8__STROBE CYREG_DAC3_STROBE
#define DVDAC_VDAC8_viDAC8__SW0 CYREG_DAC3_SW0
#define DVDAC_VDAC8_viDAC8__SW2 CYREG_DAC3_SW2
#define DVDAC_VDAC8_viDAC8__SW3 CYREG_DAC3_SW3
#define DVDAC_VDAC8_viDAC8__SW4 CYREG_DAC3_SW4
#define DVDAC_VDAC8_viDAC8__TR CYREG_DAC3_TR
#define DVDAC_VDAC8_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC3_M1
#define DVDAC_VDAC8_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC3_M2
#define DVDAC_VDAC8_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC3_M3
#define DVDAC_VDAC8_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC3_M4
#define DVDAC_VDAC8_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC3_M5
#define DVDAC_VDAC8_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC3_M6
#define DVDAC_VDAC8_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC3_M7
#define DVDAC_VDAC8_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC3_M8
#define DVDAC_VDAC8_viDAC8__TST CYREG_DAC3_TST

/* ESTOP */
#define ESTOP__0__INTTYPE CYREG_PICU1_INTTYPE2
#define ESTOP__0__MASK 0x04u
#define ESTOP__0__PC CYREG_PRT1_PC2
#define ESTOP__0__PORT 1u
#define ESTOP__0__SHIFT 2u
#define ESTOP__AG CYREG_PRT1_AG
#define ESTOP__AMUX CYREG_PRT1_AMUX
#define ESTOP__BIE CYREG_PRT1_BIE
#define ESTOP__BIT_MASK CYREG_PRT1_BIT_MASK
#define ESTOP__BYP CYREG_PRT1_BYP
#define ESTOP__CTL CYREG_PRT1_CTL
#define ESTOP__DM0 CYREG_PRT1_DM0
#define ESTOP__DM1 CYREG_PRT1_DM1
#define ESTOP__DM2 CYREG_PRT1_DM2
#define ESTOP__DR CYREG_PRT1_DR
#define ESTOP__INP_DIS CYREG_PRT1_INP_DIS
#define ESTOP__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define ESTOP__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define ESTOP__LCD_EN CYREG_PRT1_LCD_EN
#define ESTOP__MASK 0x04u
#define ESTOP__PORT 1u
#define ESTOP__PRT CYREG_PRT1_PRT
#define ESTOP__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define ESTOP__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define ESTOP__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define ESTOP__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define ESTOP__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define ESTOP__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define ESTOP__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define ESTOP__PS CYREG_PRT1_PS
#define ESTOP__SHIFT 2u
#define ESTOP__SLW CYREG_PRT1_SLW

/* SENCA */
#define SENCA__0__INTTYPE CYREG_PICU3_INTTYPE0
#define SENCA__0__MASK 0x01u
#define SENCA__0__PC CYREG_PRT3_PC0
#define SENCA__0__PORT 3u
#define SENCA__0__SHIFT 0u
#define SENCA__AG CYREG_PRT3_AG
#define SENCA__AMUX CYREG_PRT3_AMUX
#define SENCA__BIE CYREG_PRT3_BIE
#define SENCA__BIT_MASK CYREG_PRT3_BIT_MASK
#define SENCA__BYP CYREG_PRT3_BYP
#define SENCA__CTL CYREG_PRT3_CTL
#define SENCA__DM0 CYREG_PRT3_DM0
#define SENCA__DM1 CYREG_PRT3_DM1
#define SENCA__DM2 CYREG_PRT3_DM2
#define SENCA__DR CYREG_PRT3_DR
#define SENCA__INP_DIS CYREG_PRT3_INP_DIS
#define SENCA__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define SENCA__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define SENCA__LCD_EN CYREG_PRT3_LCD_EN
#define SENCA__MASK 0x01u
#define SENCA__PORT 3u
#define SENCA__PRT CYREG_PRT3_PRT
#define SENCA__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define SENCA__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define SENCA__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define SENCA__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define SENCA__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define SENCA__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define SENCA__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define SENCA__PS CYREG_PRT3_PS
#define SENCA__SHIFT 0u
#define SENCA__SLW CYREG_PRT3_SLW

/* SENCB */
#define SENCB__0__INTTYPE CYREG_PICU0_INTTYPE5
#define SENCB__0__MASK 0x20u
#define SENCB__0__PC CYREG_PRT0_PC5
#define SENCB__0__PORT 0u
#define SENCB__0__SHIFT 5u
#define SENCB__AG CYREG_PRT0_AG
#define SENCB__AMUX CYREG_PRT0_AMUX
#define SENCB__BIE CYREG_PRT0_BIE
#define SENCB__BIT_MASK CYREG_PRT0_BIT_MASK
#define SENCB__BYP CYREG_PRT0_BYP
#define SENCB__CTL CYREG_PRT0_CTL
#define SENCB__DM0 CYREG_PRT0_DM0
#define SENCB__DM1 CYREG_PRT0_DM1
#define SENCB__DM2 CYREG_PRT0_DM2
#define SENCB__DR CYREG_PRT0_DR
#define SENCB__INP_DIS CYREG_PRT0_INP_DIS
#define SENCB__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define SENCB__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define SENCB__LCD_EN CYREG_PRT0_LCD_EN
#define SENCB__MASK 0x20u
#define SENCB__PORT 0u
#define SENCB__PRT CYREG_PRT0_PRT
#define SENCB__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define SENCB__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define SENCB__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define SENCB__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define SENCB__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define SENCB__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define SENCB__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define SENCB__PS CYREG_PRT0_PS
#define SENCB__SHIFT 5u
#define SENCB__SLW CYREG_PRT0_SLW

/* USBFS_arb_int */
#define USBFS_arb_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBFS_arb_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBFS_arb_int__INTC_MASK 0x400000u
#define USBFS_arb_int__INTC_NUMBER 22u
#define USBFS_arb_int__INTC_PRIOR_NUM 7u
#define USBFS_arb_int__INTC_PRIOR_REG CYREG_NVIC_PRI_22
#define USBFS_arb_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBFS_arb_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBFS_bus_reset */
#define USBFS_bus_reset__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBFS_bus_reset__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBFS_bus_reset__INTC_MASK 0x800000u
#define USBFS_bus_reset__INTC_NUMBER 23u
#define USBFS_bus_reset__INTC_PRIOR_NUM 7u
#define USBFS_bus_reset__INTC_PRIOR_REG CYREG_NVIC_PRI_23
#define USBFS_bus_reset__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBFS_bus_reset__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBFS_Dm */
#define USBFS_Dm__0__INTTYPE CYREG_PICU15_INTTYPE7
#define USBFS_Dm__0__MASK 0x80u
#define USBFS_Dm__0__PC CYREG_IO_PC_PRT15_7_6_PC1
#define USBFS_Dm__0__PORT 15u
#define USBFS_Dm__0__SHIFT 7u
#define USBFS_Dm__AG CYREG_PRT15_AG
#define USBFS_Dm__AMUX CYREG_PRT15_AMUX
#define USBFS_Dm__BIE CYREG_PRT15_BIE
#define USBFS_Dm__BIT_MASK CYREG_PRT15_BIT_MASK
#define USBFS_Dm__BYP CYREG_PRT15_BYP
#define USBFS_Dm__CTL CYREG_PRT15_CTL
#define USBFS_Dm__DM0 CYREG_PRT15_DM0
#define USBFS_Dm__DM1 CYREG_PRT15_DM1
#define USBFS_Dm__DM2 CYREG_PRT15_DM2
#define USBFS_Dm__DR CYREG_PRT15_DR
#define USBFS_Dm__INP_DIS CYREG_PRT15_INP_DIS
#define USBFS_Dm__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define USBFS_Dm__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define USBFS_Dm__LCD_EN CYREG_PRT15_LCD_EN
#define USBFS_Dm__MASK 0x80u
#define USBFS_Dm__PORT 15u
#define USBFS_Dm__PRT CYREG_PRT15_PRT
#define USBFS_Dm__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define USBFS_Dm__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define USBFS_Dm__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define USBFS_Dm__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define USBFS_Dm__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define USBFS_Dm__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define USBFS_Dm__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define USBFS_Dm__PS CYREG_PRT15_PS
#define USBFS_Dm__SHIFT 7u
#define USBFS_Dm__SLW CYREG_PRT15_SLW

/* USBFS_Dp */
#define USBFS_Dp__0__INTTYPE CYREG_PICU15_INTTYPE6
#define USBFS_Dp__0__MASK 0x40u
#define USBFS_Dp__0__PC CYREG_IO_PC_PRT15_7_6_PC0
#define USBFS_Dp__0__PORT 15u
#define USBFS_Dp__0__SHIFT 6u
#define USBFS_Dp__AG CYREG_PRT15_AG
#define USBFS_Dp__AMUX CYREG_PRT15_AMUX
#define USBFS_Dp__BIE CYREG_PRT15_BIE
#define USBFS_Dp__BIT_MASK CYREG_PRT15_BIT_MASK
#define USBFS_Dp__BYP CYREG_PRT15_BYP
#define USBFS_Dp__CTL CYREG_PRT15_CTL
#define USBFS_Dp__DM0 CYREG_PRT15_DM0
#define USBFS_Dp__DM1 CYREG_PRT15_DM1
#define USBFS_Dp__DM2 CYREG_PRT15_DM2
#define USBFS_Dp__DR CYREG_PRT15_DR
#define USBFS_Dp__INP_DIS CYREG_PRT15_INP_DIS
#define USBFS_Dp__INTSTAT CYREG_PICU15_INTSTAT
#define USBFS_Dp__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define USBFS_Dp__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define USBFS_Dp__LCD_EN CYREG_PRT15_LCD_EN
#define USBFS_Dp__MASK 0x40u
#define USBFS_Dp__PORT 15u
#define USBFS_Dp__PRT CYREG_PRT15_PRT
#define USBFS_Dp__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define USBFS_Dp__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define USBFS_Dp__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define USBFS_Dp__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define USBFS_Dp__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define USBFS_Dp__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define USBFS_Dp__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define USBFS_Dp__PS CYREG_PRT15_PS
#define USBFS_Dp__SHIFT 6u
#define USBFS_Dp__SLW CYREG_PRT15_SLW
#define USBFS_Dp__SNAP CYREG_PICU_15_SNAP_15

/* USBFS_dp_int */
#define USBFS_dp_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBFS_dp_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBFS_dp_int__INTC_MASK 0x1000u
#define USBFS_dp_int__INTC_NUMBER 12u
#define USBFS_dp_int__INTC_PRIOR_NUM 7u
#define USBFS_dp_int__INTC_PRIOR_REG CYREG_NVIC_PRI_12
#define USBFS_dp_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBFS_dp_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBFS_ep_0 */
#define USBFS_ep_0__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBFS_ep_0__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBFS_ep_0__INTC_MASK 0x1000000u
#define USBFS_ep_0__INTC_NUMBER 24u
#define USBFS_ep_0__INTC_PRIOR_NUM 7u
#define USBFS_ep_0__INTC_PRIOR_REG CYREG_NVIC_PRI_24
#define USBFS_ep_0__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBFS_ep_0__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBFS_ep_1 */
#define USBFS_ep_1__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBFS_ep_1__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBFS_ep_1__INTC_MASK 0x02u
#define USBFS_ep_1__INTC_NUMBER 1u
#define USBFS_ep_1__INTC_PRIOR_NUM 7u
#define USBFS_ep_1__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define USBFS_ep_1__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBFS_ep_1__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBFS_ep_2 */
#define USBFS_ep_2__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBFS_ep_2__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBFS_ep_2__INTC_MASK 0x04u
#define USBFS_ep_2__INTC_NUMBER 2u
#define USBFS_ep_2__INTC_PRIOR_NUM 7u
#define USBFS_ep_2__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define USBFS_ep_2__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBFS_ep_2__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBFS_ep1 */
#define USBFS_ep1__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define USBFS_ep1__DRQ_NUMBER 0u
#define USBFS_ep1__NUMBEROF_TDS 0u
#define USBFS_ep1__PRIORITY 2u
#define USBFS_ep1__TERMIN_EN 1u
#define USBFS_ep1__TERMIN_SEL 0u
#define USBFS_ep1__TERMOUT0_EN 0u
#define USBFS_ep1__TERMOUT0_SEL 0u
#define USBFS_ep1__TERMOUT1_EN 0u
#define USBFS_ep1__TERMOUT1_SEL 0u

/* USBFS_ep2 */
#define USBFS_ep2__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define USBFS_ep2__DRQ_NUMBER 1u
#define USBFS_ep2__NUMBEROF_TDS 0u
#define USBFS_ep2__PRIORITY 2u
#define USBFS_ep2__TERMIN_EN 1u
#define USBFS_ep2__TERMIN_SEL 0u
#define USBFS_ep2__TERMOUT0_EN 0u
#define USBFS_ep2__TERMOUT0_SEL 0u
#define USBFS_ep2__TERMOUT1_EN 0u
#define USBFS_ep2__TERMOUT1_SEL 0u

/* USBFS_ord_int */
#define USBFS_ord_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBFS_ord_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBFS_ord_int__INTC_MASK 0x2000000u
#define USBFS_ord_int__INTC_NUMBER 25u
#define USBFS_ord_int__INTC_PRIOR_NUM 7u
#define USBFS_ord_int__INTC_PRIOR_REG CYREG_NVIC_PRI_25
#define USBFS_ord_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBFS_ord_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBFS_USB */
#define USBFS_USB__ARB_CFG CYREG_USB_ARB_CFG
#define USBFS_USB__ARB_EP1_CFG CYREG_USB_ARB_EP1_CFG
#define USBFS_USB__ARB_EP1_INT_EN CYREG_USB_ARB_EP1_INT_EN
#define USBFS_USB__ARB_EP1_SR CYREG_USB_ARB_EP1_SR
#define USBFS_USB__ARB_EP2_CFG CYREG_USB_ARB_EP2_CFG
#define USBFS_USB__ARB_EP2_INT_EN CYREG_USB_ARB_EP2_INT_EN
#define USBFS_USB__ARB_EP2_SR CYREG_USB_ARB_EP2_SR
#define USBFS_USB__ARB_EP3_CFG CYREG_USB_ARB_EP3_CFG
#define USBFS_USB__ARB_EP3_INT_EN CYREG_USB_ARB_EP3_INT_EN
#define USBFS_USB__ARB_EP3_SR CYREG_USB_ARB_EP3_SR
#define USBFS_USB__ARB_EP4_CFG CYREG_USB_ARB_EP4_CFG
#define USBFS_USB__ARB_EP4_INT_EN CYREG_USB_ARB_EP4_INT_EN
#define USBFS_USB__ARB_EP4_SR CYREG_USB_ARB_EP4_SR
#define USBFS_USB__ARB_EP5_CFG CYREG_USB_ARB_EP5_CFG
#define USBFS_USB__ARB_EP5_INT_EN CYREG_USB_ARB_EP5_INT_EN
#define USBFS_USB__ARB_EP5_SR CYREG_USB_ARB_EP5_SR
#define USBFS_USB__ARB_EP6_CFG CYREG_USB_ARB_EP6_CFG
#define USBFS_USB__ARB_EP6_INT_EN CYREG_USB_ARB_EP6_INT_EN
#define USBFS_USB__ARB_EP6_SR CYREG_USB_ARB_EP6_SR
#define USBFS_USB__ARB_EP7_CFG CYREG_USB_ARB_EP7_CFG
#define USBFS_USB__ARB_EP7_INT_EN CYREG_USB_ARB_EP7_INT_EN
#define USBFS_USB__ARB_EP7_SR CYREG_USB_ARB_EP7_SR
#define USBFS_USB__ARB_EP8_CFG CYREG_USB_ARB_EP8_CFG
#define USBFS_USB__ARB_EP8_INT_EN CYREG_USB_ARB_EP8_INT_EN
#define USBFS_USB__ARB_EP8_SR CYREG_USB_ARB_EP8_SR
#define USBFS_USB__ARB_INT_EN CYREG_USB_ARB_INT_EN
#define USBFS_USB__ARB_INT_SR CYREG_USB_ARB_INT_SR
#define USBFS_USB__ARB_RW1_DR CYREG_USB_ARB_RW1_DR
#define USBFS_USB__ARB_RW1_RA CYREG_USB_ARB_RW1_RA
#define USBFS_USB__ARB_RW1_RA_MSB CYREG_USB_ARB_RW1_RA_MSB
#define USBFS_USB__ARB_RW1_WA CYREG_USB_ARB_RW1_WA
#define USBFS_USB__ARB_RW1_WA_MSB CYREG_USB_ARB_RW1_WA_MSB
#define USBFS_USB__ARB_RW2_DR CYREG_USB_ARB_RW2_DR
#define USBFS_USB__ARB_RW2_RA CYREG_USB_ARB_RW2_RA
#define USBFS_USB__ARB_RW2_RA_MSB CYREG_USB_ARB_RW2_RA_MSB
#define USBFS_USB__ARB_RW2_WA CYREG_USB_ARB_RW2_WA
#define USBFS_USB__ARB_RW2_WA_MSB CYREG_USB_ARB_RW2_WA_MSB
#define USBFS_USB__ARB_RW3_DR CYREG_USB_ARB_RW3_DR
#define USBFS_USB__ARB_RW3_RA CYREG_USB_ARB_RW3_RA
#define USBFS_USB__ARB_RW3_RA_MSB CYREG_USB_ARB_RW3_RA_MSB
#define USBFS_USB__ARB_RW3_WA CYREG_USB_ARB_RW3_WA
#define USBFS_USB__ARB_RW3_WA_MSB CYREG_USB_ARB_RW3_WA_MSB
#define USBFS_USB__ARB_RW4_DR CYREG_USB_ARB_RW4_DR
#define USBFS_USB__ARB_RW4_RA CYREG_USB_ARB_RW4_RA
#define USBFS_USB__ARB_RW4_RA_MSB CYREG_USB_ARB_RW4_RA_MSB
#define USBFS_USB__ARB_RW4_WA CYREG_USB_ARB_RW4_WA
#define USBFS_USB__ARB_RW4_WA_MSB CYREG_USB_ARB_RW4_WA_MSB
#define USBFS_USB__ARB_RW5_DR CYREG_USB_ARB_RW5_DR
#define USBFS_USB__ARB_RW5_RA CYREG_USB_ARB_RW5_RA
#define USBFS_USB__ARB_RW5_RA_MSB CYREG_USB_ARB_RW5_RA_MSB
#define USBFS_USB__ARB_RW5_WA CYREG_USB_ARB_RW5_WA
#define USBFS_USB__ARB_RW5_WA_MSB CYREG_USB_ARB_RW5_WA_MSB
#define USBFS_USB__ARB_RW6_DR CYREG_USB_ARB_RW6_DR
#define USBFS_USB__ARB_RW6_RA CYREG_USB_ARB_RW6_RA
#define USBFS_USB__ARB_RW6_RA_MSB CYREG_USB_ARB_RW6_RA_MSB
#define USBFS_USB__ARB_RW6_WA CYREG_USB_ARB_RW6_WA
#define USBFS_USB__ARB_RW6_WA_MSB CYREG_USB_ARB_RW6_WA_MSB
#define USBFS_USB__ARB_RW7_DR CYREG_USB_ARB_RW7_DR
#define USBFS_USB__ARB_RW7_RA CYREG_USB_ARB_RW7_RA
#define USBFS_USB__ARB_RW7_RA_MSB CYREG_USB_ARB_RW7_RA_MSB
#define USBFS_USB__ARB_RW7_WA CYREG_USB_ARB_RW7_WA
#define USBFS_USB__ARB_RW7_WA_MSB CYREG_USB_ARB_RW7_WA_MSB
#define USBFS_USB__ARB_RW8_DR CYREG_USB_ARB_RW8_DR
#define USBFS_USB__ARB_RW8_RA CYREG_USB_ARB_RW8_RA
#define USBFS_USB__ARB_RW8_RA_MSB CYREG_USB_ARB_RW8_RA_MSB
#define USBFS_USB__ARB_RW8_WA CYREG_USB_ARB_RW8_WA
#define USBFS_USB__ARB_RW8_WA_MSB CYREG_USB_ARB_RW8_WA_MSB
#define USBFS_USB__BUF_SIZE CYREG_USB_BUF_SIZE
#define USBFS_USB__BUS_RST_CNT CYREG_USB_BUS_RST_CNT
#define USBFS_USB__CR0 CYREG_USB_CR0
#define USBFS_USB__CR1 CYREG_USB_CR1
#define USBFS_USB__CWA CYREG_USB_CWA
#define USBFS_USB__CWA_MSB CYREG_USB_CWA_MSB
#define USBFS_USB__DMA_THRES CYREG_USB_DMA_THRES
#define USBFS_USB__DMA_THRES_MSB CYREG_USB_DMA_THRES_MSB
#define USBFS_USB__DYN_RECONFIG CYREG_USB_DYN_RECONFIG
#define USBFS_USB__EP_ACTIVE CYREG_USB_EP_ACTIVE
#define USBFS_USB__EP_TYPE CYREG_USB_EP_TYPE
#define USBFS_USB__EP0_CNT CYREG_USB_EP0_CNT
#define USBFS_USB__EP0_CR CYREG_USB_EP0_CR
#define USBFS_USB__EP0_DR0 CYREG_USB_EP0_DR0
#define USBFS_USB__EP0_DR1 CYREG_USB_EP0_DR1
#define USBFS_USB__EP0_DR2 CYREG_USB_EP0_DR2
#define USBFS_USB__EP0_DR3 CYREG_USB_EP0_DR3
#define USBFS_USB__EP0_DR4 CYREG_USB_EP0_DR4
#define USBFS_USB__EP0_DR5 CYREG_USB_EP0_DR5
#define USBFS_USB__EP0_DR6 CYREG_USB_EP0_DR6
#define USBFS_USB__EP0_DR7 CYREG_USB_EP0_DR7
#define USBFS_USB__MEM_DATA CYREG_USB_MEM_DATA_MBASE
#define USBFS_USB__PM_ACT_CFG CYREG_PM_ACT_CFG5
#define USBFS_USB__PM_ACT_MSK 0x01u
#define USBFS_USB__PM_STBY_CFG CYREG_PM_STBY_CFG5
#define USBFS_USB__PM_STBY_MSK 0x01u
#define USBFS_USB__SIE_EP_INT_EN CYREG_USB_SIE_EP_INT_EN
#define USBFS_USB__SIE_EP_INT_SR CYREG_USB_SIE_EP_INT_SR
#define USBFS_USB__SIE_EP1_CNT0 CYREG_USB_SIE_EP1_CNT0
#define USBFS_USB__SIE_EP1_CNT1 CYREG_USB_SIE_EP1_CNT1
#define USBFS_USB__SIE_EP1_CR0 CYREG_USB_SIE_EP1_CR0
#define USBFS_USB__SIE_EP2_CNT0 CYREG_USB_SIE_EP2_CNT0
#define USBFS_USB__SIE_EP2_CNT1 CYREG_USB_SIE_EP2_CNT1
#define USBFS_USB__SIE_EP2_CR0 CYREG_USB_SIE_EP2_CR0
#define USBFS_USB__SIE_EP3_CNT0 CYREG_USB_SIE_EP3_CNT0
#define USBFS_USB__SIE_EP3_CNT1 CYREG_USB_SIE_EP3_CNT1
#define USBFS_USB__SIE_EP3_CR0 CYREG_USB_SIE_EP3_CR0
#define USBFS_USB__SIE_EP4_CNT0 CYREG_USB_SIE_EP4_CNT0
#define USBFS_USB__SIE_EP4_CNT1 CYREG_USB_SIE_EP4_CNT1
#define USBFS_USB__SIE_EP4_CR0 CYREG_USB_SIE_EP4_CR0
#define USBFS_USB__SIE_EP5_CNT0 CYREG_USB_SIE_EP5_CNT0
#define USBFS_USB__SIE_EP5_CNT1 CYREG_USB_SIE_EP5_CNT1
#define USBFS_USB__SIE_EP5_CR0 CYREG_USB_SIE_EP5_CR0
#define USBFS_USB__SIE_EP6_CNT0 CYREG_USB_SIE_EP6_CNT0
#define USBFS_USB__SIE_EP6_CNT1 CYREG_USB_SIE_EP6_CNT1
#define USBFS_USB__SIE_EP6_CR0 CYREG_USB_SIE_EP6_CR0
#define USBFS_USB__SIE_EP7_CNT0 CYREG_USB_SIE_EP7_CNT0
#define USBFS_USB__SIE_EP7_CNT1 CYREG_USB_SIE_EP7_CNT1
#define USBFS_USB__SIE_EP7_CR0 CYREG_USB_SIE_EP7_CR0
#define USBFS_USB__SIE_EP8_CNT0 CYREG_USB_SIE_EP8_CNT0
#define USBFS_USB__SIE_EP8_CNT1 CYREG_USB_SIE_EP8_CNT1
#define USBFS_USB__SIE_EP8_CR0 CYREG_USB_SIE_EP8_CR0
#define USBFS_USB__SOF0 CYREG_USB_SOF0
#define USBFS_USB__SOF1 CYREG_USB_SOF1
#define USBFS_USB__USB_CLK_EN CYREG_USB_USB_CLK_EN
#define USBFS_USB__USBIO_CR0 CYREG_USB_USBIO_CR0
#define USBFS_USB__USBIO_CR1 CYREG_USB_USBIO_CR1

/* POTADC_ADC_SAR */
#define POTADC_ADC_SAR__CLK CYREG_SAR0_CLK
#define POTADC_ADC_SAR__CSR0 CYREG_SAR0_CSR0
#define POTADC_ADC_SAR__CSR1 CYREG_SAR0_CSR1
#define POTADC_ADC_SAR__CSR2 CYREG_SAR0_CSR2
#define POTADC_ADC_SAR__CSR3 CYREG_SAR0_CSR3
#define POTADC_ADC_SAR__CSR4 CYREG_SAR0_CSR4
#define POTADC_ADC_SAR__CSR5 CYREG_SAR0_CSR5
#define POTADC_ADC_SAR__CSR6 CYREG_SAR0_CSR6
#define POTADC_ADC_SAR__PM_ACT_CFG CYREG_PM_ACT_CFG11
#define POTADC_ADC_SAR__PM_ACT_MSK 0x01u
#define POTADC_ADC_SAR__PM_STBY_CFG CYREG_PM_STBY_CFG11
#define POTADC_ADC_SAR__PM_STBY_MSK 0x01u
#define POTADC_ADC_SAR__SW0 CYREG_SAR0_SW0
#define POTADC_ADC_SAR__SW2 CYREG_SAR0_SW2
#define POTADC_ADC_SAR__SW3 CYREG_SAR0_SW3
#define POTADC_ADC_SAR__SW4 CYREG_SAR0_SW4
#define POTADC_ADC_SAR__SW6 CYREG_SAR0_SW6
#define POTADC_ADC_SAR__TR0 CYREG_SAR0_TR0
#define POTADC_ADC_SAR__WRK0 CYREG_SAR0_WRK0
#define POTADC_ADC_SAR__WRK1 CYREG_SAR0_WRK1

/* POTADC_IRQ */
#define POTADC_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define POTADC_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define POTADC_IRQ__INTC_MASK 0x01u
#define POTADC_IRQ__INTC_NUMBER 0u
#define POTADC_IRQ__INTC_PRIOR_NUM 7u
#define POTADC_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define POTADC_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define POTADC_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* POTADC_theACLK */
#define POTADC_theACLK__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define POTADC_theACLK__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define POTADC_theACLK__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define POTADC_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define POTADC_theACLK__INDEX 0x00u
#define POTADC_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define POTADC_theACLK__PM_ACT_MSK 0x01u
#define POTADC_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define POTADC_theACLK__PM_STBY_MSK 0x01u

/* RAMBUF */
#define RAMBUF__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define RAMBUF__DRQ_NUMBER 2u
#define RAMBUF__NUMBEROF_TDS 0u
#define RAMBUF__PRIORITY 2u
#define RAMBUF__TERMIN_EN 0u
#define RAMBUF__TERMIN_SEL 0u
#define RAMBUF__TERMOUT0_EN 0u
#define RAMBUF__TERMOUT0_SEL 0u
#define RAMBUF__TERMOUT1_EN 0u
#define RAMBUF__TERMOUT1_SEL 0u

/* BRAKEPOT */
#define BRAKEPOT__0__INTTYPE CYREG_PICU0_INTTYPE6
#define BRAKEPOT__0__MASK 0x40u
#define BRAKEPOT__0__PC CYREG_PRT0_PC6
#define BRAKEPOT__0__PORT 0u
#define BRAKEPOT__0__SHIFT 6u
#define BRAKEPOT__AG CYREG_PRT0_AG
#define BRAKEPOT__AMUX CYREG_PRT0_AMUX
#define BRAKEPOT__BIE CYREG_PRT0_BIE
#define BRAKEPOT__BIT_MASK CYREG_PRT0_BIT_MASK
#define BRAKEPOT__BYP CYREG_PRT0_BYP
#define BRAKEPOT__CTL CYREG_PRT0_CTL
#define BRAKEPOT__DM0 CYREG_PRT0_DM0
#define BRAKEPOT__DM1 CYREG_PRT0_DM1
#define BRAKEPOT__DM2 CYREG_PRT0_DM2
#define BRAKEPOT__DR CYREG_PRT0_DR
#define BRAKEPOT__INP_DIS CYREG_PRT0_INP_DIS
#define BRAKEPOT__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define BRAKEPOT__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define BRAKEPOT__LCD_EN CYREG_PRT0_LCD_EN
#define BRAKEPOT__MASK 0x40u
#define BRAKEPOT__PORT 0u
#define BRAKEPOT__PRT CYREG_PRT0_PRT
#define BRAKEPOT__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define BRAKEPOT__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define BRAKEPOT__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define BRAKEPOT__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define BRAKEPOT__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define BRAKEPOT__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define BRAKEPOT__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define BRAKEPOT__PS CYREG_PRT0_PS
#define BRAKEPOT__SHIFT 6u
#define BRAKEPOT__SLW CYREG_PRT0_SLW

/* DVDACOUT */
#define DVDACOUT__0__INTTYPE CYREG_PICU15_INTTYPE1
#define DVDACOUT__0__MASK 0x02u
#define DVDACOUT__0__PC CYREG_IO_PC_PRT15_PC1
#define DVDACOUT__0__PORT 15u
#define DVDACOUT__0__SHIFT 1u
#define DVDACOUT__AG CYREG_PRT15_AG
#define DVDACOUT__AMUX CYREG_PRT15_AMUX
#define DVDACOUT__BIE CYREG_PRT15_BIE
#define DVDACOUT__BIT_MASK CYREG_PRT15_BIT_MASK
#define DVDACOUT__BYP CYREG_PRT15_BYP
#define DVDACOUT__CTL CYREG_PRT15_CTL
#define DVDACOUT__DM0 CYREG_PRT15_DM0
#define DVDACOUT__DM1 CYREG_PRT15_DM1
#define DVDACOUT__DM2 CYREG_PRT15_DM2
#define DVDACOUT__DR CYREG_PRT15_DR
#define DVDACOUT__INP_DIS CYREG_PRT15_INP_DIS
#define DVDACOUT__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define DVDACOUT__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define DVDACOUT__LCD_EN CYREG_PRT15_LCD_EN
#define DVDACOUT__MASK 0x02u
#define DVDACOUT__PORT 15u
#define DVDACOUT__PRT CYREG_PRT15_PRT
#define DVDACOUT__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define DVDACOUT__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define DVDACOUT__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define DVDACOUT__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define DVDACOUT__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define DVDACOUT__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define DVDACOUT__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define DVDACOUT__PS CYREG_PRT15_PS
#define DVDACOUT__SHIFT 1u
#define DVDACOUT__SLW CYREG_PRT15_SLW

/* STEERPOT */
#define STEERPOT__0__INTTYPE CYREG_PICU0_INTTYPE2
#define STEERPOT__0__MASK 0x04u
#define STEERPOT__0__PC CYREG_PRT0_PC2
#define STEERPOT__0__PORT 0u
#define STEERPOT__0__SHIFT 2u
#define STEERPOT__AG CYREG_PRT0_AG
#define STEERPOT__AMUX CYREG_PRT0_AMUX
#define STEERPOT__BIE CYREG_PRT0_BIE
#define STEERPOT__BIT_MASK CYREG_PRT0_BIT_MASK
#define STEERPOT__BYP CYREG_PRT0_BYP
#define STEERPOT__CTL CYREG_PRT0_CTL
#define STEERPOT__DM0 CYREG_PRT0_DM0
#define STEERPOT__DM1 CYREG_PRT0_DM1
#define STEERPOT__DM2 CYREG_PRT0_DM2
#define STEERPOT__DR CYREG_PRT0_DR
#define STEERPOT__INP_DIS CYREG_PRT0_INP_DIS
#define STEERPOT__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define STEERPOT__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define STEERPOT__LCD_EN CYREG_PRT0_LCD_EN
#define STEERPOT__MASK 0x04u
#define STEERPOT__PORT 0u
#define STEERPOT__PRT CYREG_PRT0_PRT
#define STEERPOT__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define STEERPOT__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define STEERPOT__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define STEERPOT__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define STEERPOT__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define STEERPOT__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define STEERPOT__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define STEERPOT__PS CYREG_PRT0_PS
#define STEERPOT__SHIFT 2u
#define STEERPOT__SLW CYREG_PRT0_SLW

/* RLY_COAST */
#define RLY_COAST__0__INTTYPE CYREG_PICU1_INTTYPE5
#define RLY_COAST__0__MASK 0x20u
#define RLY_COAST__0__PC CYREG_PRT1_PC5
#define RLY_COAST__0__PORT 1u
#define RLY_COAST__0__SHIFT 5u
#define RLY_COAST__AG CYREG_PRT1_AG
#define RLY_COAST__AMUX CYREG_PRT1_AMUX
#define RLY_COAST__BIE CYREG_PRT1_BIE
#define RLY_COAST__BIT_MASK CYREG_PRT1_BIT_MASK
#define RLY_COAST__BYP CYREG_PRT1_BYP
#define RLY_COAST__CTL CYREG_PRT1_CTL
#define RLY_COAST__DM0 CYREG_PRT1_DM0
#define RLY_COAST__DM1 CYREG_PRT1_DM1
#define RLY_COAST__DM2 CYREG_PRT1_DM2
#define RLY_COAST__DR CYREG_PRT1_DR
#define RLY_COAST__INP_DIS CYREG_PRT1_INP_DIS
#define RLY_COAST__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define RLY_COAST__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define RLY_COAST__LCD_EN CYREG_PRT1_LCD_EN
#define RLY_COAST__MASK 0x20u
#define RLY_COAST__PORT 1u
#define RLY_COAST__PRT CYREG_PRT1_PRT
#define RLY_COAST__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define RLY_COAST__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define RLY_COAST__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define RLY_COAST__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define RLY_COAST__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define RLY_COAST__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define RLY_COAST__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define RLY_COAST__PS CYREG_PRT1_PS
#define RLY_COAST__SHIFT 5u
#define RLY_COAST__SLW CYREG_PRT1_SLW

/* RLY_REVERSE */
#define RLY_REVERSE__0__INTTYPE CYREG_PICU1_INTTYPE4
#define RLY_REVERSE__0__MASK 0x10u
#define RLY_REVERSE__0__PC CYREG_PRT1_PC4
#define RLY_REVERSE__0__PORT 1u
#define RLY_REVERSE__0__SHIFT 4u
#define RLY_REVERSE__AG CYREG_PRT1_AG
#define RLY_REVERSE__AMUX CYREG_PRT1_AMUX
#define RLY_REVERSE__BIE CYREG_PRT1_BIE
#define RLY_REVERSE__BIT_MASK CYREG_PRT1_BIT_MASK
#define RLY_REVERSE__BYP CYREG_PRT1_BYP
#define RLY_REVERSE__CTL CYREG_PRT1_CTL
#define RLY_REVERSE__DM0 CYREG_PRT1_DM0
#define RLY_REVERSE__DM1 CYREG_PRT1_DM1
#define RLY_REVERSE__DM2 CYREG_PRT1_DM2
#define RLY_REVERSE__DR CYREG_PRT1_DR
#define RLY_REVERSE__INP_DIS CYREG_PRT1_INP_DIS
#define RLY_REVERSE__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define RLY_REVERSE__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define RLY_REVERSE__LCD_EN CYREG_PRT1_LCD_EN
#define RLY_REVERSE__MASK 0x10u
#define RLY_REVERSE__PORT 1u
#define RLY_REVERSE__PRT CYREG_PRT1_PRT
#define RLY_REVERSE__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define RLY_REVERSE__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define RLY_REVERSE__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define RLY_REVERSE__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define RLY_REVERSE__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define RLY_REVERSE__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define RLY_REVERSE__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define RLY_REVERSE__PS CYREG_PRT1_PS
#define RLY_REVERSE__SHIFT 4u
#define RLY_REVERSE__SLW CYREG_PRT1_SLW

/* QuadDecDrive_bQuadDec */
#define QuadDecDrive_bQuadDec_Stsreg__0__MASK 0x01u
#define QuadDecDrive_bQuadDec_Stsreg__0__POS 0
#define QuadDecDrive_bQuadDec_Stsreg__1__MASK 0x02u
#define QuadDecDrive_bQuadDec_Stsreg__1__POS 1
#define QuadDecDrive_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define QuadDecDrive_bQuadDec_Stsreg__16BIT_STATUS_REG CYREG_B0_UDB01_02_ST
#define QuadDecDrive_bQuadDec_Stsreg__2__MASK 0x04u
#define QuadDecDrive_bQuadDec_Stsreg__2__POS 2
#define QuadDecDrive_bQuadDec_Stsreg__3__MASK 0x08u
#define QuadDecDrive_bQuadDec_Stsreg__3__POS 3
#define QuadDecDrive_bQuadDec_Stsreg__MASK 0x0Fu
#define QuadDecDrive_bQuadDec_Stsreg__MASK_REG CYREG_B0_UDB01_MSK
#define QuadDecDrive_bQuadDec_Stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define QuadDecDrive_bQuadDec_Stsreg__STATUS_REG CYREG_B0_UDB01_ST

/* QuadDecDrive_Cnt16_CounterUDB */
#define QuadDecDrive_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG CYREG_B0_UDB04_05_A0
#define QuadDecDrive_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG CYREG_B0_UDB04_05_A1
#define QuadDecDrive_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG CYREG_B0_UDB04_05_D0
#define QuadDecDrive_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG CYREG_B0_UDB04_05_D1
#define QuadDecDrive_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define QuadDecDrive_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG CYREG_B0_UDB04_05_F0
#define QuadDecDrive_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG CYREG_B0_UDB04_05_F1
#define QuadDecDrive_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG CYREG_B0_UDB04_A0_A1
#define QuadDecDrive_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG CYREG_B0_UDB04_A0
#define QuadDecDrive_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG CYREG_B0_UDB04_A1
#define QuadDecDrive_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG CYREG_B0_UDB04_D0_D1
#define QuadDecDrive_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG CYREG_B0_UDB04_D0
#define QuadDecDrive_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG CYREG_B0_UDB04_D1
#define QuadDecDrive_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define QuadDecDrive_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG CYREG_B0_UDB04_F0_F1
#define QuadDecDrive_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG CYREG_B0_UDB04_F0
#define QuadDecDrive_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG CYREG_B0_UDB04_F1
#define QuadDecDrive_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG CYREG_B0_UDB05_06_A0
#define QuadDecDrive_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG CYREG_B0_UDB05_06_A1
#define QuadDecDrive_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG CYREG_B0_UDB05_06_D0
#define QuadDecDrive_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG CYREG_B0_UDB05_06_D1
#define QuadDecDrive_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define QuadDecDrive_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG CYREG_B0_UDB05_06_F0
#define QuadDecDrive_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG CYREG_B0_UDB05_06_F1
#define QuadDecDrive_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG CYREG_B0_UDB05_A0_A1
#define QuadDecDrive_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG CYREG_B0_UDB05_A0
#define QuadDecDrive_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG CYREG_B0_UDB05_A1
#define QuadDecDrive_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG CYREG_B0_UDB05_D0_D1
#define QuadDecDrive_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG CYREG_B0_UDB05_D0
#define QuadDecDrive_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG CYREG_B0_UDB05_D1
#define QuadDecDrive_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define QuadDecDrive_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG CYREG_B0_UDB05_F0_F1
#define QuadDecDrive_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG CYREG_B0_UDB05_F0
#define QuadDecDrive_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG CYREG_B0_UDB05_F1
#define QuadDecDrive_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define QuadDecDrive_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB03_04_CTL
#define QuadDecDrive_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB03_04_CTL
#define QuadDecDrive_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB03_04_CTL
#define QuadDecDrive_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB03_04_CTL
#define QuadDecDrive_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB03_04_MSK
#define QuadDecDrive_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB03_04_MSK
#define QuadDecDrive_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB03_04_MSK
#define QuadDecDrive_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB03_04_MSK
#define QuadDecDrive_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK 0x80u
#define QuadDecDrive_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS 7
#define QuadDecDrive_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define QuadDecDrive_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG CYREG_B0_UDB03_CTL
#define QuadDecDrive_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB03_ST_CTL
#define QuadDecDrive_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG CYREG_B0_UDB03_CTL
#define QuadDecDrive_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG CYREG_B0_UDB03_ST_CTL
#define QuadDecDrive_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK 0x80u
#define QuadDecDrive_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define QuadDecDrive_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define QuadDecDrive_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG CYREG_B0_UDB03_MSK
#define QuadDecDrive_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK 0x01u
#define QuadDecDrive_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS 0
#define QuadDecDrive_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK 0x02u
#define QuadDecDrive_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS 1
#define QuadDecDrive_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define QuadDecDrive_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG CYREG_B0_UDB05_06_ST
#define QuadDecDrive_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK 0x04u
#define QuadDecDrive_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS 2
#define QuadDecDrive_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK 0x08u
#define QuadDecDrive_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS 3
#define QuadDecDrive_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK 0x20u
#define QuadDecDrive_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS 5
#define QuadDecDrive_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK 0x40u
#define QuadDecDrive_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS 6
#define QuadDecDrive_Cnt16_CounterUDB_sSTSReg_stsreg__MASK 0x6Fu
#define QuadDecDrive_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG CYREG_B0_UDB05_MSK
#define QuadDecDrive_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define QuadDecDrive_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG CYREG_B0_UDB05_ST

/* QuadDecSteer_bQuadDec */
#define QuadDecSteer_bQuadDec_Stsreg__0__MASK 0x01u
#define QuadDecSteer_bQuadDec_Stsreg__0__POS 0
#define QuadDecSteer_bQuadDec_Stsreg__1__MASK 0x02u
#define QuadDecSteer_bQuadDec_Stsreg__1__POS 1
#define QuadDecSteer_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define QuadDecSteer_bQuadDec_Stsreg__16BIT_STATUS_REG CYREG_B1_UDB04_05_ST
#define QuadDecSteer_bQuadDec_Stsreg__2__MASK 0x04u
#define QuadDecSteer_bQuadDec_Stsreg__2__POS 2
#define QuadDecSteer_bQuadDec_Stsreg__3__MASK 0x08u
#define QuadDecSteer_bQuadDec_Stsreg__3__POS 3
#define QuadDecSteer_bQuadDec_Stsreg__MASK 0x0Fu
#define QuadDecSteer_bQuadDec_Stsreg__MASK_REG CYREG_B1_UDB04_MSK
#define QuadDecSteer_bQuadDec_Stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define QuadDecSteer_bQuadDec_Stsreg__STATUS_REG CYREG_B1_UDB04_ST

/* QuadDecSteer_Cnt16_CounterUDB */
#define QuadDecSteer_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG CYREG_B0_UDB06_07_A0
#define QuadDecSteer_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG CYREG_B0_UDB06_07_A1
#define QuadDecSteer_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG CYREG_B0_UDB06_07_D0
#define QuadDecSteer_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG CYREG_B0_UDB06_07_D1
#define QuadDecSteer_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define QuadDecSteer_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG CYREG_B0_UDB06_07_F0
#define QuadDecSteer_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG CYREG_B0_UDB06_07_F1
#define QuadDecSteer_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG CYREG_B0_UDB06_A0_A1
#define QuadDecSteer_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG CYREG_B0_UDB06_A0
#define QuadDecSteer_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG CYREG_B0_UDB06_A1
#define QuadDecSteer_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG CYREG_B0_UDB06_D0_D1
#define QuadDecSteer_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG CYREG_B0_UDB06_D0
#define QuadDecSteer_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG CYREG_B0_UDB06_D1
#define QuadDecSteer_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define QuadDecSteer_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG CYREG_B0_UDB06_F0_F1
#define QuadDecSteer_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG CYREG_B0_UDB06_F0
#define QuadDecSteer_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG CYREG_B0_UDB06_F1
#define QuadDecSteer_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG CYREG_B0_UDB07_08_A0
#define QuadDecSteer_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG CYREG_B0_UDB07_08_A1
#define QuadDecSteer_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG CYREG_B0_UDB07_08_D0
#define QuadDecSteer_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG CYREG_B0_UDB07_08_D1
#define QuadDecSteer_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define QuadDecSteer_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG CYREG_B0_UDB07_08_F0
#define QuadDecSteer_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG CYREG_B0_UDB07_08_F1
#define QuadDecSteer_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG CYREG_B0_UDB07_A0_A1
#define QuadDecSteer_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG CYREG_B0_UDB07_A0
#define QuadDecSteer_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG CYREG_B0_UDB07_A1
#define QuadDecSteer_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG CYREG_B0_UDB07_D0_D1
#define QuadDecSteer_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG CYREG_B0_UDB07_D0
#define QuadDecSteer_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG CYREG_B0_UDB07_D1
#define QuadDecSteer_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define QuadDecSteer_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG CYREG_B0_UDB07_F0_F1
#define QuadDecSteer_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG CYREG_B0_UDB07_F0
#define QuadDecSteer_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG CYREG_B0_UDB07_F1
#define QuadDecSteer_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define QuadDecSteer_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB06_07_CTL
#define QuadDecSteer_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB06_07_CTL
#define QuadDecSteer_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB06_07_CTL
#define QuadDecSteer_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB06_07_CTL
#define QuadDecSteer_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB06_07_MSK
#define QuadDecSteer_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB06_07_MSK
#define QuadDecSteer_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB06_07_MSK
#define QuadDecSteer_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB06_07_MSK
#define QuadDecSteer_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK 0x80u
#define QuadDecSteer_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS 7
#define QuadDecSteer_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define QuadDecSteer_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG CYREG_B1_UDB06_CTL
#define QuadDecSteer_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB06_ST_CTL
#define QuadDecSteer_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG CYREG_B1_UDB06_CTL
#define QuadDecSteer_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG CYREG_B1_UDB06_ST_CTL
#define QuadDecSteer_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK 0x80u
#define QuadDecSteer_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define QuadDecSteer_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define QuadDecSteer_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG CYREG_B1_UDB06_MSK
#define QuadDecSteer_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK 0x01u
#define QuadDecSteer_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS 0
#define QuadDecSteer_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK 0x02u
#define QuadDecSteer_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS 1
#define QuadDecSteer_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define QuadDecSteer_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG CYREG_B1_UDB07_08_ST
#define QuadDecSteer_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK 0x04u
#define QuadDecSteer_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS 2
#define QuadDecSteer_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK 0x08u
#define QuadDecSteer_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS 3
#define QuadDecSteer_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK 0x20u
#define QuadDecSteer_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS 5
#define QuadDecSteer_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK 0x40u
#define QuadDecSteer_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS 6
#define QuadDecSteer_Cnt16_CounterUDB_sSTSReg_stsreg__MASK 0x6Fu
#define QuadDecSteer_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG CYREG_B1_UDB07_MSK
#define QuadDecSteer_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define QuadDecSteer_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG CYREG_B1_UDB07_ST

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "Roadrunner Control System"
#define CY_VERSION "PSoC Creator  3.3 CP3"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 19u
#define CYDEV_CHIP_DIE_PSOC4A 11u
#define CYDEV_CHIP_DIE_PSOC5LP 18u
#define CYDEV_CHIP_DIE_TMA4 2u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 11u
#define CYDEV_CHIP_MEMBER_4C 16u
#define CYDEV_CHIP_MEMBER_4D 7u
#define CYDEV_CHIP_MEMBER_4E 4u
#define CYDEV_CHIP_MEMBER_4F 12u
#define CYDEV_CHIP_MEMBER_4G 2u
#define CYDEV_CHIP_MEMBER_4H 10u
#define CYDEV_CHIP_MEMBER_4I 15u
#define CYDEV_CHIP_MEMBER_4J 8u
#define CYDEV_CHIP_MEMBER_4K 9u
#define CYDEV_CHIP_MEMBER_4L 14u
#define CYDEV_CHIP_MEMBER_4M 13u
#define CYDEV_CHIP_MEMBER_4N 6u
#define CYDEV_CHIP_MEMBER_4O 5u
#define CYDEV_CHIP_MEMBER_4U 3u
#define CYDEV_CHIP_MEMBER_5A 18u
#define CYDEV_CHIP_MEMBER_5B 17u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4C_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000001u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP 
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x0000000Fu
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
