module data_memory (
input wire [31:0] Address,        // endereÃ§o de memoria
input wire [31:0] WriteData,    // write data
input wire MemWrite,             // memwrite
input wire clk,                  // clock
output reg [31:0] ReadData      // saida
);

reg [31:0] Memory [1023:0];  // define a memoria (4KB)

always @(posedge clk) begin
  if (memwrite) begin
    Memory[Address >> 2] <= write_data;
  end
end

assign read_data = Memory[Address >> 2]

endmodule