

================================================================
== Vitis HLS Report for 'HLS_CISR_spmv_accel'
================================================================
* Date:           Sat May  7 20:19:19 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        HLS_CISR_runtime_spmv
* Solution:       solution6 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  12.00 ns|  8.024 ns|     3.24 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       25|       30|  0.300 us|  0.360 us|   26|   31|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_26_1  |        4|        4|         1|          1|          1|     4|       yes|
        |- VITIS_LOOP_68_1  |        4|        4|         2|          1|          1|     4|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 24
* Pipeline : 2
  Pipeline-0 : II = 1, D = 1, States = { 2 }
  Pipeline-1 : II = 1, D = 2, States = { 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 3 2 
2 --> 3 2 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 10 9 
9 --> 8 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 25 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %cmd_start"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %cmd_start, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inp_vec, void @empty, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %inp_vec"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %slot_data_arr, void @empty, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %slot_data_arr"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %slot_arr_row_len, void @empty, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %slot_arr_row_len"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_vec, void @empty, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_vec"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%cmd_start_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmd_start" [HLS_CISR_spmv_accel.c:140]   --->   Operation 36 'read' 'cmd_start_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %cmd_start_read, void %initialize.exit, void" [HLS_CISR_spmv_accel.c:21]   --->   Operation 37 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln23 = store i32 0, i32 %max_row_id" [HLS_CISR_spmv_accel.c:23]   --->   Operation 38 'store' 'store_ln23' <Predicate = (cmd_start_read)> <Delay = 1.58>
ST_1 : Operation 39 [1/1] (1.58ns)   --->   "%br_ln26 = br void" [HLS_CISR_spmv_accel.c:26]   --->   Operation 39 'br' 'br_ln26' <Predicate = (cmd_start_read)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.45>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%slot_id = phi i3 %add_ln26, void %.split4819, i3 0, void" [HLS_CISR_spmv_accel.c:26]   --->   Operation 40 'phi' 'slot_id' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.65ns)   --->   "%add_ln26 = add i3 %slot_id, i3 1" [HLS_CISR_spmv_accel.c:26]   --->   Operation 41 'add' 'add_ln26' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 42 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.13ns)   --->   "%icmp_ln26 = icmp_eq  i3 %slot_id, i3 4" [HLS_CISR_spmv_accel.c:26]   --->   Operation 43 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 44 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %icmp_ln26, void %.split4, void %initialize.exit.loopexit" [HLS_CISR_spmv_accel.c:26]   --->   Operation 45 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %slot_id, i1 0" [HLS_CISR_spmv_accel.c:37]   --->   Operation 46 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i4 %tmp_2" [HLS_CISR_spmv_accel.c:37]   --->   Operation 47 'zext' 'zext_ln37' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%row_len_slot_arr_addr_4 = getelementptr i32 %row_len_slot_arr, i64 0, i64 %zext_ln37" [HLS_CISR_spmv_accel.c:37]   --->   Operation 48 'getelementptr' 'row_len_slot_arr_addr_4' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%or_ln37 = or i4 %tmp_2, i4 1" [HLS_CISR_spmv_accel.c:37]   --->   Operation 49 'or' 'or_ln37' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i60.i4, i60 0, i4 %or_ln37" [HLS_CISR_spmv_accel.c:37]   --->   Operation 50 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%row_len_slot_arr_addr_6 = getelementptr i32 %row_len_slot_arr, i64 0, i64 %tmp_3" [HLS_CISR_spmv_accel.c:37]   --->   Operation 51 'getelementptr' 'row_len_slot_arr_addr_6' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%specloopname_ln26 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [HLS_CISR_spmv_accel.c:26]   --->   Operation 52 'specloopname' 'specloopname_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln29 = trunc i3 %slot_id" [HLS_CISR_spmv_accel.c:29]   --->   Operation 53 'trunc' 'trunc_ln29' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (1.30ns)   --->   "%switch_ln29 = switch i2 %trunc_ln29, void %branch31, i2 0, void %branch28, i2 1, void %branch29, i2 2, void %branch30" [HLS_CISR_spmv_accel.c:29]   --->   Operation 54 'switch' 'switch_ln29' <Predicate = (!icmp_ln26)> <Delay = 1.30>
ST_2 : Operation 55 [1/1] (1.58ns)   --->   "%store_ln29 = store i32 0, i32 %slot_res_arr_2" [HLS_CISR_spmv_accel.c:29]   --->   Operation 55 'store' 'store_ln29' <Predicate = (!icmp_ln26 & trunc_ln29 == 2)> <Delay = 1.58>
ST_2 : Operation 56 [1/1] (1.58ns)   --->   "%store_ln30 = store i32 0, i32 %slot_counter_2" [HLS_CISR_spmv_accel.c:30]   --->   Operation 56 'store' 'store_ln30' <Predicate = (!icmp_ln26 & trunc_ln29 == 2)> <Delay = 1.58>
ST_2 : Operation 57 [1/1] (1.70ns)   --->   "%store_ln31 = store i32 0, i32 %slot_row_counter_2" [HLS_CISR_spmv_accel.c:31]   --->   Operation 57 'store' 'store_ln31' <Predicate = (!icmp_ln26 & trunc_ln29 == 2)> <Delay = 1.70>
ST_2 : Operation 58 [1/1] (1.58ns)   --->   "%store_ln32 = store i32 0, i32 %slot_row_len_id_2" [HLS_CISR_spmv_accel.c:32]   --->   Operation 58 'store' 'store_ln32' <Predicate = (!icmp_ln26 & trunc_ln29 == 2)> <Delay = 1.58>
ST_2 : Operation 59 [1/1] (1.58ns)   --->   "%store_ln33 = store i3 0, i3 %slot_row_id_2" [HLS_CISR_spmv_accel.c:33]   --->   Operation 59 'store' 'store_ln33' <Predicate = (!icmp_ln26 & trunc_ln29 == 2)> <Delay = 1.58>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.split4819"   --->   Operation 60 'br' 'br_ln0' <Predicate = (!icmp_ln26 & trunc_ln29 == 2)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (1.58ns)   --->   "%store_ln29 = store i32 0, i32 %slot_res_arr_1" [HLS_CISR_spmv_accel.c:29]   --->   Operation 61 'store' 'store_ln29' <Predicate = (!icmp_ln26 & trunc_ln29 == 1)> <Delay = 1.58>
ST_2 : Operation 62 [1/1] (1.58ns)   --->   "%store_ln30 = store i32 0, i32 %slot_counter_1" [HLS_CISR_spmv_accel.c:30]   --->   Operation 62 'store' 'store_ln30' <Predicate = (!icmp_ln26 & trunc_ln29 == 1)> <Delay = 1.58>
ST_2 : Operation 63 [1/1] (1.70ns)   --->   "%store_ln31 = store i32 0, i32 %slot_row_counter_1" [HLS_CISR_spmv_accel.c:31]   --->   Operation 63 'store' 'store_ln31' <Predicate = (!icmp_ln26 & trunc_ln29 == 1)> <Delay = 1.70>
ST_2 : Operation 64 [1/1] (1.58ns)   --->   "%store_ln32 = store i32 0, i32 %slot_row_len_id_1" [HLS_CISR_spmv_accel.c:32]   --->   Operation 64 'store' 'store_ln32' <Predicate = (!icmp_ln26 & trunc_ln29 == 1)> <Delay = 1.58>
ST_2 : Operation 65 [1/1] (1.58ns)   --->   "%store_ln33 = store i3 0, i3 %slot_row_id_1" [HLS_CISR_spmv_accel.c:33]   --->   Operation 65 'store' 'store_ln33' <Predicate = (!icmp_ln26 & trunc_ln29 == 1)> <Delay = 1.58>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.split4819"   --->   Operation 66 'br' 'br_ln0' <Predicate = (!icmp_ln26 & trunc_ln29 == 1)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (1.58ns)   --->   "%store_ln29 = store i32 0, i32 %slot_res_arr_0" [HLS_CISR_spmv_accel.c:29]   --->   Operation 67 'store' 'store_ln29' <Predicate = (!icmp_ln26 & trunc_ln29 == 0)> <Delay = 1.58>
ST_2 : Operation 68 [1/1] (1.58ns)   --->   "%store_ln30 = store i32 0, i32 %slot_counter_0" [HLS_CISR_spmv_accel.c:30]   --->   Operation 68 'store' 'store_ln30' <Predicate = (!icmp_ln26 & trunc_ln29 == 0)> <Delay = 1.58>
ST_2 : Operation 69 [1/1] (1.70ns)   --->   "%store_ln31 = store i32 0, i32 %slot_row_counter_0" [HLS_CISR_spmv_accel.c:31]   --->   Operation 69 'store' 'store_ln31' <Predicate = (!icmp_ln26 & trunc_ln29 == 0)> <Delay = 1.70>
ST_2 : Operation 70 [1/1] (1.58ns)   --->   "%store_ln32 = store i32 0, i32 %slot_row_len_id_0" [HLS_CISR_spmv_accel.c:32]   --->   Operation 70 'store' 'store_ln32' <Predicate = (!icmp_ln26 & trunc_ln29 == 0)> <Delay = 1.58>
ST_2 : Operation 71 [1/1] (1.58ns)   --->   "%store_ln33 = store i3 0, i3 %slot_row_id_0" [HLS_CISR_spmv_accel.c:33]   --->   Operation 71 'store' 'store_ln33' <Predicate = (!icmp_ln26 & trunc_ln29 == 0)> <Delay = 1.58>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.split4819"   --->   Operation 72 'br' 'br_ln0' <Predicate = (!icmp_ln26 & trunc_ln29 == 0)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (1.58ns)   --->   "%store_ln29 = store i32 0, i32 %slot_res_arr_3" [HLS_CISR_spmv_accel.c:29]   --->   Operation 73 'store' 'store_ln29' <Predicate = (!icmp_ln26 & trunc_ln29 == 3)> <Delay = 1.58>
ST_2 : Operation 74 [1/1] (1.58ns)   --->   "%store_ln30 = store i32 0, i32 %slot_counter_3" [HLS_CISR_spmv_accel.c:30]   --->   Operation 74 'store' 'store_ln30' <Predicate = (!icmp_ln26 & trunc_ln29 == 3)> <Delay = 1.58>
ST_2 : Operation 75 [1/1] (1.70ns)   --->   "%store_ln31 = store i32 0, i32 %slot_row_counter_3" [HLS_CISR_spmv_accel.c:31]   --->   Operation 75 'store' 'store_ln31' <Predicate = (!icmp_ln26 & trunc_ln29 == 3)> <Delay = 1.70>
ST_2 : Operation 76 [1/1] (1.58ns)   --->   "%store_ln32 = store i32 0, i32 %slot_row_len_id_3" [HLS_CISR_spmv_accel.c:32]   --->   Operation 76 'store' 'store_ln32' <Predicate = (!icmp_ln26 & trunc_ln29 == 3)> <Delay = 1.58>
ST_2 : Operation 77 [1/1] (1.58ns)   --->   "%store_ln33 = store i3 0, i3 %slot_row_id_3" [HLS_CISR_spmv_accel.c:33]   --->   Operation 77 'store' 'store_ln33' <Predicate = (!icmp_ln26 & trunc_ln29 == 3)> <Delay = 1.58>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.split4819"   --->   Operation 78 'br' 'br_ln0' <Predicate = (!icmp_ln26 & trunc_ln29 == 3)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (2.32ns)   --->   "%store_ln37 = store i32 0, i3 %row_len_slot_arr_addr_4" [HLS_CISR_spmv_accel.c:37]   --->   Operation 79 'store' 'store_ln37' <Predicate = (!icmp_ln26)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 80 [1/1] (2.32ns)   --->   "%store_ln37 = store i32 0, i3 %row_len_slot_arr_addr_6" [HLS_CISR_spmv_accel.c:37]   --->   Operation 80 'store' 'store_ln37' <Predicate = (!icmp_ln26)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 81 'br' 'br_ln0' <Predicate = (!icmp_ln26)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln0 = br void %initialize.exit"   --->   Operation 82 'br' 'br_ln0' <Predicate = (cmd_start_read)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%slot_arr_row_len_addr = getelementptr i32 %slot_arr_row_len, i64 0, i64 0" [HLS_CISR_spmv_accel.c:55]   --->   Operation 83 'getelementptr' 'slot_arr_row_len_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [2/2] (2.32ns)   --->   "%slot_arr_row_len_load = load i2 %slot_arr_row_len_addr" [HLS_CISR_spmv_accel.c:55]   --->   Operation 84 'load' 'slot_arr_row_len_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 4 <SV = 3> <Delay = 7.11>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%slot_row_count = load i32 %slot_counter_0" [HLS_CISR_spmv_accel.c:53]   --->   Operation 85 'load' 'slot_row_count' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [1/2] (2.32ns)   --->   "%slot_arr_row_len_load = load i2 %slot_arr_row_len_addr" [HLS_CISR_spmv_accel.c:55]   --->   Operation 86 'load' 'slot_arr_row_len_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 87 [1/1] (2.47ns)   --->   "%icmp_ln55 = icmp_eq  i32 %slot_arr_row_len_load, i32 4294967295" [HLS_CISR_spmv_accel.c:55]   --->   Operation 87 'icmp' 'icmp_ln55' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %icmp_ln55, void, void %initialize.exit._crit_edge" [HLS_CISR_spmv_accel.c:55]   --->   Operation 88 'br' 'br_ln55' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i32 %slot_row_count" [HLS_CISR_spmv_accel.c:58]   --->   Operation 89 'zext' 'zext_ln58' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%row_len_slot_arr_addr = getelementptr i32 %row_len_slot_arr, i64 0, i64 %zext_ln58" [HLS_CISR_spmv_accel.c:58]   --->   Operation 90 'getelementptr' 'row_len_slot_arr_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (2.32ns)   --->   "%store_ln58 = store i32 %slot_arr_row_len_load, i3 %row_len_slot_arr_addr" [HLS_CISR_spmv_accel.c:58]   --->   Operation 91 'store' 'store_ln58' <Predicate = (!icmp_ln55)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 92 [1/1] (2.55ns)   --->   "%add_ln59 = add i32 %slot_row_count, i32 1" [HLS_CISR_spmv_accel.c:59]   --->   Operation 92 'add' 'add_ln59' <Predicate = (!icmp_ln55)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (1.58ns)   --->   "%store_ln59 = store i32 %add_ln59, i32 %slot_counter_0" [HLS_CISR_spmv_accel.c:59]   --->   Operation 93 'store' 'store_ln59' <Predicate = (!icmp_ln55)> <Delay = 1.58>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln60 = br void %initialize.exit._crit_edge" [HLS_CISR_spmv_accel.c:60]   --->   Operation 94 'br' 'br_ln60' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%slot_arr_row_len_addr_1 = getelementptr i32 %slot_arr_row_len, i64 0, i64 1" [HLS_CISR_spmv_accel.c:55]   --->   Operation 95 'getelementptr' 'slot_arr_row_len_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 96 [2/2] (2.32ns)   --->   "%slot_arr_row_len_load_1 = load i2 %slot_arr_row_len_addr_1" [HLS_CISR_spmv_accel.c:55]   --->   Operation 96 'load' 'slot_arr_row_len_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 5 <SV = 4> <Delay = 7.11>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%slot_row_count_1 = load i32 %slot_counter_1" [HLS_CISR_spmv_accel.c:53]   --->   Operation 97 'load' 'slot_row_count_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 98 [1/2] (2.32ns)   --->   "%slot_arr_row_len_load_1 = load i2 %slot_arr_row_len_addr_1" [HLS_CISR_spmv_accel.c:55]   --->   Operation 98 'load' 'slot_arr_row_len_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_5 : Operation 99 [1/1] (2.47ns)   --->   "%icmp_ln55_1 = icmp_eq  i32 %slot_arr_row_len_load_1, i32 4294967295" [HLS_CISR_spmv_accel.c:55]   --->   Operation 99 'icmp' 'icmp_ln55_1' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %icmp_ln55_1, void, void %._crit_edge" [HLS_CISR_spmv_accel.c:55]   --->   Operation 100 'br' 'br_ln55' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%trunc_ln58 = trunc i32 %slot_row_count_1" [HLS_CISR_spmv_accel.c:58]   --->   Operation 101 'trunc' 'trunc_ln58' <Predicate = (!icmp_ln55_1)> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (1.65ns)   --->   "%add_ln58 = add i3 %trunc_ln58, i3 2" [HLS_CISR_spmv_accel.c:58]   --->   Operation 102 'add' 'add_ln58' <Predicate = (!icmp_ln55_1)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln58_1 = zext i3 %add_ln58" [HLS_CISR_spmv_accel.c:58]   --->   Operation 103 'zext' 'zext_ln58_1' <Predicate = (!icmp_ln55_1)> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%row_len_slot_arr_addr_1 = getelementptr i32 %row_len_slot_arr, i64 0, i64 %zext_ln58_1" [HLS_CISR_spmv_accel.c:58]   --->   Operation 104 'getelementptr' 'row_len_slot_arr_addr_1' <Predicate = (!icmp_ln55_1)> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (2.32ns)   --->   "%store_ln58 = store i32 %slot_arr_row_len_load_1, i3 %row_len_slot_arr_addr_1" [HLS_CISR_spmv_accel.c:58]   --->   Operation 105 'store' 'store_ln58' <Predicate = (!icmp_ln55_1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_5 : Operation 106 [1/1] (2.55ns)   --->   "%add_ln59_1 = add i32 %slot_row_count_1, i32 1" [HLS_CISR_spmv_accel.c:59]   --->   Operation 106 'add' 'add_ln59_1' <Predicate = (!icmp_ln55_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (1.58ns)   --->   "%store_ln59 = store i32 %add_ln59_1, i32 %slot_counter_1" [HLS_CISR_spmv_accel.c:59]   --->   Operation 107 'store' 'store_ln59' <Predicate = (!icmp_ln55_1)> <Delay = 1.58>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln60 = br void %._crit_edge" [HLS_CISR_spmv_accel.c:60]   --->   Operation 108 'br' 'br_ln60' <Predicate = (!icmp_ln55_1)> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%slot_arr_row_len_addr_2 = getelementptr i32 %slot_arr_row_len, i64 0, i64 2" [HLS_CISR_spmv_accel.c:55]   --->   Operation 109 'getelementptr' 'slot_arr_row_len_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 110 [2/2] (2.32ns)   --->   "%slot_arr_row_len_load_2 = load i2 %slot_arr_row_len_addr_2" [HLS_CISR_spmv_accel.c:55]   --->   Operation 110 'load' 'slot_arr_row_len_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 6 <SV = 5> <Delay = 7.11>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%slot_row_count_2 = load i32 %slot_counter_2" [HLS_CISR_spmv_accel.c:53]   --->   Operation 111 'load' 'slot_row_count_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 112 [1/2] (2.32ns)   --->   "%slot_arr_row_len_load_2 = load i2 %slot_arr_row_len_addr_2" [HLS_CISR_spmv_accel.c:55]   --->   Operation 112 'load' 'slot_arr_row_len_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_6 : Operation 113 [1/1] (2.47ns)   --->   "%icmp_ln55_2 = icmp_eq  i32 %slot_arr_row_len_load_2, i32 4294967295" [HLS_CISR_spmv_accel.c:55]   --->   Operation 113 'icmp' 'icmp_ln55_2' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %icmp_ln55_2, void, void %._crit_edge1" [HLS_CISR_spmv_accel.c:55]   --->   Operation 114 'br' 'br_ln55' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln58_1 = trunc i32 %slot_row_count_2" [HLS_CISR_spmv_accel.c:58]   --->   Operation 115 'trunc' 'trunc_ln58_1' <Predicate = (!icmp_ln55_2)> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (0.96ns)   --->   "%xor_ln58 = xor i3 %trunc_ln58_1, i3 4" [HLS_CISR_spmv_accel.c:58]   --->   Operation 116 'xor' 'xor_ln58' <Predicate = (!icmp_ln55_2)> <Delay = 0.96> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln58_2 = zext i3 %xor_ln58" [HLS_CISR_spmv_accel.c:58]   --->   Operation 117 'zext' 'zext_ln58_2' <Predicate = (!icmp_ln55_2)> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%row_len_slot_arr_addr_2 = getelementptr i32 %row_len_slot_arr, i64 0, i64 %zext_ln58_2" [HLS_CISR_spmv_accel.c:58]   --->   Operation 118 'getelementptr' 'row_len_slot_arr_addr_2' <Predicate = (!icmp_ln55_2)> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (2.32ns)   --->   "%store_ln58 = store i32 %slot_arr_row_len_load_2, i3 %row_len_slot_arr_addr_2" [HLS_CISR_spmv_accel.c:58]   --->   Operation 119 'store' 'store_ln58' <Predicate = (!icmp_ln55_2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_6 : Operation 120 [1/1] (2.55ns)   --->   "%add_ln59_2 = add i32 %slot_row_count_2, i32 1" [HLS_CISR_spmv_accel.c:59]   --->   Operation 120 'add' 'add_ln59_2' <Predicate = (!icmp_ln55_2)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 121 [1/1] (1.58ns)   --->   "%store_ln59 = store i32 %add_ln59_2, i32 %slot_counter_2" [HLS_CISR_spmv_accel.c:59]   --->   Operation 121 'store' 'store_ln59' <Predicate = (!icmp_ln55_2)> <Delay = 1.58>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln60 = br void %._crit_edge1" [HLS_CISR_spmv_accel.c:60]   --->   Operation 122 'br' 'br_ln60' <Predicate = (!icmp_ln55_2)> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%slot_arr_row_len_addr_3 = getelementptr i32 %slot_arr_row_len, i64 0, i64 3" [HLS_CISR_spmv_accel.c:55]   --->   Operation 123 'getelementptr' 'slot_arr_row_len_addr_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 124 [2/2] (2.32ns)   --->   "%slot_arr_row_len_load_3 = load i2 %slot_arr_row_len_addr_3" [HLS_CISR_spmv_accel.c:55]   --->   Operation 124 'load' 'slot_arr_row_len_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 7 <SV = 6> <Delay = 7.11>
ST_7 : Operation 125 [1/1] (0.00ns)   --->   "%slot_row_count_3 = load i32 %slot_counter_3" [HLS_CISR_spmv_accel.c:53]   --->   Operation 125 'load' 'slot_row_count_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 126 [1/2] (2.32ns)   --->   "%slot_arr_row_len_load_3 = load i2 %slot_arr_row_len_addr_3" [HLS_CISR_spmv_accel.c:55]   --->   Operation 126 'load' 'slot_arr_row_len_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 127 [1/1] (2.47ns)   --->   "%icmp_ln55_3 = icmp_eq  i32 %slot_arr_row_len_load_3, i32 4294967295" [HLS_CISR_spmv_accel.c:55]   --->   Operation 127 'icmp' 'icmp_ln55_3' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %icmp_ln55_3, void, void %store_row_len_arr.exit" [HLS_CISR_spmv_accel.c:55]   --->   Operation 128 'br' 'br_ln55' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 129 [1/1] (0.00ns)   --->   "%trunc_ln58_2 = trunc i32 %slot_row_count_3" [HLS_CISR_spmv_accel.c:58]   --->   Operation 129 'trunc' 'trunc_ln58_2' <Predicate = (!icmp_ln55_3)> <Delay = 0.00>
ST_7 : Operation 130 [1/1] (1.65ns)   --->   "%add_ln58_1 = add i3 %trunc_ln58_2, i3 6" [HLS_CISR_spmv_accel.c:58]   --->   Operation 130 'add' 'add_ln58_1' <Predicate = (!icmp_ln55_3)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln58_3 = zext i3 %add_ln58_1" [HLS_CISR_spmv_accel.c:58]   --->   Operation 131 'zext' 'zext_ln58_3' <Predicate = (!icmp_ln55_3)> <Delay = 0.00>
ST_7 : Operation 132 [1/1] (0.00ns)   --->   "%row_len_slot_arr_addr_3 = getelementptr i32 %row_len_slot_arr, i64 0, i64 %zext_ln58_3" [HLS_CISR_spmv_accel.c:58]   --->   Operation 132 'getelementptr' 'row_len_slot_arr_addr_3' <Predicate = (!icmp_ln55_3)> <Delay = 0.00>
ST_7 : Operation 133 [1/1] (2.32ns)   --->   "%store_ln58 = store i32 %slot_arr_row_len_load_3, i3 %row_len_slot_arr_addr_3" [HLS_CISR_spmv_accel.c:58]   --->   Operation 133 'store' 'store_ln58' <Predicate = (!icmp_ln55_3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_7 : Operation 134 [1/1] (2.55ns)   --->   "%add_ln59_3 = add i32 %slot_row_count_3, i32 1" [HLS_CISR_spmv_accel.c:59]   --->   Operation 134 'add' 'add_ln59_3' <Predicate = (!icmp_ln55_3)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 135 [1/1] (1.58ns)   --->   "%store_ln59 = store i32 %add_ln59_3, i32 %slot_counter_3" [HLS_CISR_spmv_accel.c:59]   --->   Operation 135 'store' 'store_ln59' <Predicate = (!icmp_ln55_3)> <Delay = 1.58>
ST_7 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln60 = br void %store_row_len_arr.exit" [HLS_CISR_spmv_accel.c:60]   --->   Operation 136 'br' 'br_ln60' <Predicate = (!icmp_ln55_3)> <Delay = 0.00>
ST_7 : Operation 137 [1/1] (1.58ns)   --->   "%br_ln68 = br void" [HLS_CISR_spmv_accel.c:68]   --->   Operation 137 'br' 'br_ln68' <Predicate = true> <Delay = 1.58>

State 8 <SV = 7> <Delay = 6.85>
ST_8 : Operation 138 [1/1] (0.00ns)   --->   "%slot_id2 = phi i3 %add_ln68, void %.split._crit_edge, i3 0, void %store_row_len_arr.exit" [HLS_CISR_spmv_accel.c:68]   --->   Operation 138 'phi' 'slot_id2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 139 [1/1] (1.65ns)   --->   "%add_ln68 = add i3 %slot_id2, i3 1" [HLS_CISR_spmv_accel.c:68]   --->   Operation 139 'add' 'add_ln68' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 140 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 140 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 141 [1/1] (1.13ns)   --->   "%icmp_ln68 = icmp_eq  i3 %slot_id2, i3 4" [HLS_CISR_spmv_accel.c:68]   --->   Operation 141 'icmp' 'icmp_ln68' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 142 [1/1] (0.00ns)   --->   "%empty_16 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 142 'speclooptripcount' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln68 = br i1 %icmp_ln68, void %.split, void %CISR_decoder.exit" [HLS_CISR_spmv_accel.c:68]   --->   Operation 143 'br' 'br_ln68' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 144 [1/1] (0.00ns)   --->   "%trunc_ln86 = trunc i3 %slot_id2" [HLS_CISR_spmv_accel.c:86]   --->   Operation 144 'trunc' 'trunc_ln86' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_8 : Operation 145 [1/1] (0.00ns)   --->   "%shl_ln68 = shl i3 %slot_id2, i3 1" [HLS_CISR_spmv_accel.c:68]   --->   Operation 145 'shl' 'shl_ln68' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_8 : Operation 146 [1/1] (0.00ns)   --->   "%specloopname_ln68 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [HLS_CISR_spmv_accel.c:68]   --->   Operation 146 'specloopname' 'specloopname_ln68' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_8 : Operation 147 [1/1] (0.00ns)   --->   "%slot_row_counter_0_load_1 = load i32 %slot_row_counter_0" [HLS_CISR_spmv_accel.c:80]   --->   Operation 147 'load' 'slot_row_counter_0_load_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_8 : Operation 148 [1/1] (0.00ns)   --->   "%slot_row_counter_1_load_1 = load i32 %slot_row_counter_1" [HLS_CISR_spmv_accel.c:80]   --->   Operation 148 'load' 'slot_row_counter_1_load_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_8 : Operation 149 [1/1] (0.00ns)   --->   "%slot_row_counter_2_load_1 = load i32 %slot_row_counter_2" [HLS_CISR_spmv_accel.c:80]   --->   Operation 149 'load' 'slot_row_counter_2_load_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_8 : Operation 150 [1/1] (0.00ns)   --->   "%slot_row_counter_3_load_1 = load i32 %slot_row_counter_3" [HLS_CISR_spmv_accel.c:80]   --->   Operation 150 'load' 'slot_row_counter_3_load_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_8 : Operation 151 [1/1] (1.82ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %slot_row_counter_0_load_1, i32 %slot_row_counter_1_load_1, i32 %slot_row_counter_2_load_1, i32 %slot_row_counter_3_load_1, i2 %trunc_ln86" [HLS_CISR_spmv_accel.c:80]   --->   Operation 151 'mux' 'tmp' <Predicate = (!icmp_ln68)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 152 [1/1] (2.47ns)   --->   "%icmp_ln80 = icmp_eq  i32 %tmp, i32 0" [HLS_CISR_spmv_accel.c:80]   --->   Operation 152 'icmp' 'icmp_ln80' <Predicate = (!icmp_ln68)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 153 [1/1] (0.00ns)   --->   "%br_ln80 = br i1 %icmp_ln80, void %.split._crit_edge, void" [HLS_CISR_spmv_accel.c:80]   --->   Operation 153 'br' 'br_ln80' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_8 : Operation 154 [1/1] (1.30ns)   --->   "%switch_ln83 = switch i2 %trunc_ln86, void %branch27, i2 0, void %branch24, i2 1, void %branch25, i2 2, void %branch26" [HLS_CISR_spmv_accel.c:83]   --->   Operation 154 'switch' 'switch_ln83' <Predicate = (!icmp_ln68 & icmp_ln80)> <Delay = 1.30>
ST_8 : Operation 155 [1/1] (1.58ns)   --->   "%store_ln83 = store i32 0, i32 %slot_res_arr_2" [HLS_CISR_spmv_accel.c:83]   --->   Operation 155 'store' 'store_ln83' <Predicate = (!icmp_ln68 & icmp_ln80 & trunc_ln86 == 2)> <Delay = 1.58>
ST_8 : Operation 156 [1/1] (0.00ns)   --->   "%br_ln83 = br void" [HLS_CISR_spmv_accel.c:83]   --->   Operation 156 'br' 'br_ln83' <Predicate = (!icmp_ln68 & icmp_ln80 & trunc_ln86 == 2)> <Delay = 0.00>
ST_8 : Operation 157 [1/1] (1.58ns)   --->   "%store_ln83 = store i32 0, i32 %slot_res_arr_1" [HLS_CISR_spmv_accel.c:83]   --->   Operation 157 'store' 'store_ln83' <Predicate = (!icmp_ln68 & icmp_ln80 & trunc_ln86 == 1)> <Delay = 1.58>
ST_8 : Operation 158 [1/1] (0.00ns)   --->   "%br_ln83 = br void" [HLS_CISR_spmv_accel.c:83]   --->   Operation 158 'br' 'br_ln83' <Predicate = (!icmp_ln68 & icmp_ln80 & trunc_ln86 == 1)> <Delay = 0.00>
ST_8 : Operation 159 [1/1] (1.58ns)   --->   "%store_ln83 = store i32 0, i32 %slot_res_arr_0" [HLS_CISR_spmv_accel.c:83]   --->   Operation 159 'store' 'store_ln83' <Predicate = (!icmp_ln68 & icmp_ln80 & trunc_ln86 == 0)> <Delay = 1.58>
ST_8 : Operation 160 [1/1] (0.00ns)   --->   "%br_ln83 = br void" [HLS_CISR_spmv_accel.c:83]   --->   Operation 160 'br' 'br_ln83' <Predicate = (!icmp_ln68 & icmp_ln80 & trunc_ln86 == 0)> <Delay = 0.00>
ST_8 : Operation 161 [1/1] (1.58ns)   --->   "%store_ln83 = store i32 0, i32 %slot_res_arr_3" [HLS_CISR_spmv_accel.c:83]   --->   Operation 161 'store' 'store_ln83' <Predicate = (!icmp_ln68 & icmp_ln80 & trunc_ln86 == 3)> <Delay = 1.58>
ST_8 : Operation 162 [1/1] (0.00ns)   --->   "%br_ln83 = br void" [HLS_CISR_spmv_accel.c:83]   --->   Operation 162 'br' 'br_ln83' <Predicate = (!icmp_ln68 & icmp_ln80 & trunc_ln86 == 3)> <Delay = 0.00>
ST_8 : Operation 163 [1/1] (0.00ns)   --->   "%slot_row_len_id_0_load = load i32 %slot_row_len_id_0" [HLS_CISR_spmv_accel.c:86]   --->   Operation 163 'load' 'slot_row_len_id_0_load' <Predicate = (!icmp_ln68 & icmp_ln80)> <Delay = 0.00>
ST_8 : Operation 164 [1/1] (0.00ns)   --->   "%slot_row_len_id_1_load = load i32 %slot_row_len_id_1" [HLS_CISR_spmv_accel.c:86]   --->   Operation 164 'load' 'slot_row_len_id_1_load' <Predicate = (!icmp_ln68 & icmp_ln80)> <Delay = 0.00>
ST_8 : Operation 165 [1/1] (0.00ns)   --->   "%slot_row_len_id_2_load = load i32 %slot_row_len_id_2" [HLS_CISR_spmv_accel.c:86]   --->   Operation 165 'load' 'slot_row_len_id_2_load' <Predicate = (!icmp_ln68 & icmp_ln80)> <Delay = 0.00>
ST_8 : Operation 166 [1/1] (0.00ns)   --->   "%slot_row_len_id_3_load = load i32 %slot_row_len_id_3" [HLS_CISR_spmv_accel.c:86]   --->   Operation 166 'load' 'slot_row_len_id_3_load' <Predicate = (!icmp_ln68 & icmp_ln80)> <Delay = 0.00>
ST_8 : Operation 167 [1/1] (1.82ns)   --->   "%tmp_1 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %slot_row_len_id_0_load, i32 %slot_row_len_id_1_load, i32 %slot_row_len_id_2_load, i32 %slot_row_len_id_3_load, i2 %trunc_ln86" [HLS_CISR_spmv_accel.c:86]   --->   Operation 167 'mux' 'tmp_1' <Predicate = (!icmp_ln68 & icmp_ln80)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 168 [1/1] (0.00ns)   --->   "%trunc_ln86_1 = trunc i32 %tmp_1" [HLS_CISR_spmv_accel.c:86]   --->   Operation 168 'trunc' 'trunc_ln86_1' <Predicate = (!icmp_ln68 & icmp_ln80)> <Delay = 0.00>
ST_8 : Operation 169 [1/1] (1.65ns)   --->   "%add_ln86 = add i3 %shl_ln68, i3 %trunc_ln86_1" [HLS_CISR_spmv_accel.c:86]   --->   Operation 169 'add' 'add_ln86' <Predicate = (!icmp_ln68 & icmp_ln80)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln86 = zext i3 %add_ln86" [HLS_CISR_spmv_accel.c:86]   --->   Operation 170 'zext' 'zext_ln86' <Predicate = (!icmp_ln68 & icmp_ln80)> <Delay = 0.00>
ST_8 : Operation 171 [1/1] (0.00ns)   --->   "%row_len_slot_arr_addr_5 = getelementptr i32 %row_len_slot_arr, i64 0, i64 %zext_ln86" [HLS_CISR_spmv_accel.c:86]   --->   Operation 171 'getelementptr' 'row_len_slot_arr_addr_5' <Predicate = (!icmp_ln68 & icmp_ln80)> <Delay = 0.00>
ST_8 : Operation 172 [2/2] (2.32ns)   --->   "%row_len_slot_arr_load = load i3 %row_len_slot_arr_addr_5" [HLS_CISR_spmv_accel.c:86]   --->   Operation 172 'load' 'row_len_slot_arr_load' <Predicate = (!icmp_ln68 & icmp_ln80)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_8 : Operation 173 [1/1] (1.30ns)   --->   "%switch_ln86 = switch i2 %trunc_ln86, void %branch19, i2 0, void %branch16, i2 1, void %branch17, i2 2, void %branch18" [HLS_CISR_spmv_accel.c:86]   --->   Operation 173 'switch' 'switch_ln86' <Predicate = (!icmp_ln68 & icmp_ln80)> <Delay = 1.30>
ST_8 : Operation 174 [1/1] (2.55ns)   --->   "%add_ln87 = add i32 %tmp_1, i32 1" [HLS_CISR_spmv_accel.c:87]   --->   Operation 174 'add' 'add_ln87' <Predicate = (!icmp_ln68 & icmp_ln80)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 175 [1/1] (1.30ns)   --->   "%switch_ln87 = switch i2 %trunc_ln86, void %branch3, i2 0, void %branch0, i2 1, void %branch1, i2 2, void %branch2" [HLS_CISR_spmv_accel.c:87]   --->   Operation 175 'switch' 'switch_ln87' <Predicate = (!icmp_ln68 & icmp_ln80)> <Delay = 1.30>
ST_8 : Operation 176 [1/1] (1.58ns)   --->   "%store_ln87 = store i32 %add_ln87, i32 %slot_row_len_id_2" [HLS_CISR_spmv_accel.c:87]   --->   Operation 176 'store' 'store_ln87' <Predicate = (!icmp_ln68 & icmp_ln80 & trunc_ln86 == 2)> <Delay = 1.58>
ST_8 : Operation 177 [1/1] (0.00ns)   --->   "%br_ln87 = br void" [HLS_CISR_spmv_accel.c:87]   --->   Operation 177 'br' 'br_ln87' <Predicate = (!icmp_ln68 & icmp_ln80 & trunc_ln86 == 2)> <Delay = 0.00>
ST_8 : Operation 178 [1/1] (1.58ns)   --->   "%store_ln87 = store i32 %add_ln87, i32 %slot_row_len_id_1" [HLS_CISR_spmv_accel.c:87]   --->   Operation 178 'store' 'store_ln87' <Predicate = (!icmp_ln68 & icmp_ln80 & trunc_ln86 == 1)> <Delay = 1.58>
ST_8 : Operation 179 [1/1] (0.00ns)   --->   "%br_ln87 = br void" [HLS_CISR_spmv_accel.c:87]   --->   Operation 179 'br' 'br_ln87' <Predicate = (!icmp_ln68 & icmp_ln80 & trunc_ln86 == 1)> <Delay = 0.00>
ST_8 : Operation 180 [1/1] (1.58ns)   --->   "%store_ln87 = store i32 %add_ln87, i32 %slot_row_len_id_0" [HLS_CISR_spmv_accel.c:87]   --->   Operation 180 'store' 'store_ln87' <Predicate = (!icmp_ln68 & icmp_ln80 & trunc_ln86 == 0)> <Delay = 1.58>
ST_8 : Operation 181 [1/1] (0.00ns)   --->   "%br_ln87 = br void" [HLS_CISR_spmv_accel.c:87]   --->   Operation 181 'br' 'br_ln87' <Predicate = (!icmp_ln68 & icmp_ln80 & trunc_ln86 == 0)> <Delay = 0.00>
ST_8 : Operation 182 [1/1] (1.58ns)   --->   "%store_ln87 = store i32 %add_ln87, i32 %slot_row_len_id_3" [HLS_CISR_spmv_accel.c:87]   --->   Operation 182 'store' 'store_ln87' <Predicate = (!icmp_ln68 & icmp_ln80 & trunc_ln86 == 3)> <Delay = 1.58>
ST_8 : Operation 183 [1/1] (0.00ns)   --->   "%br_ln87 = br void" [HLS_CISR_spmv_accel.c:87]   --->   Operation 183 'br' 'br_ln87' <Predicate = (!icmp_ln68 & icmp_ln80 & trunc_ln86 == 3)> <Delay = 0.00>
ST_8 : Operation 184 [1/1] (0.00ns)   --->   "%max_row_id_load = load i32 %max_row_id" [HLS_CISR_spmv_accel.c:91]   --->   Operation 184 'load' 'max_row_id_load' <Predicate = (!icmp_ln68 & icmp_ln80)> <Delay = 0.00>
ST_8 : Operation 185 [1/1] (0.00ns)   --->   "%trunc_ln91 = trunc i32 %max_row_id_load" [HLS_CISR_spmv_accel.c:91]   --->   Operation 185 'trunc' 'trunc_ln91' <Predicate = (!icmp_ln68 & icmp_ln80)> <Delay = 0.00>
ST_8 : Operation 186 [1/1] (1.30ns)   --->   "%switch_ln91 = switch i2 %trunc_ln86, void %branch11, i2 0, void %branch8, i2 1, void %branch9, i2 2, void %branch10" [HLS_CISR_spmv_accel.c:91]   --->   Operation 186 'switch' 'switch_ln91' <Predicate = (!icmp_ln68 & icmp_ln80)> <Delay = 1.30>
ST_8 : Operation 187 [1/1] (1.58ns)   --->   "%store_ln91 = store i3 %trunc_ln91, i3 %slot_row_id_2" [HLS_CISR_spmv_accel.c:91]   --->   Operation 187 'store' 'store_ln91' <Predicate = (!icmp_ln68 & icmp_ln80 & trunc_ln86 == 2)> <Delay = 1.58>
ST_8 : Operation 188 [1/1] (0.00ns)   --->   "%br_ln91 = br void" [HLS_CISR_spmv_accel.c:91]   --->   Operation 188 'br' 'br_ln91' <Predicate = (!icmp_ln68 & icmp_ln80 & trunc_ln86 == 2)> <Delay = 0.00>
ST_8 : Operation 189 [1/1] (1.58ns)   --->   "%store_ln91 = store i3 %trunc_ln91, i3 %slot_row_id_1" [HLS_CISR_spmv_accel.c:91]   --->   Operation 189 'store' 'store_ln91' <Predicate = (!icmp_ln68 & icmp_ln80 & trunc_ln86 == 1)> <Delay = 1.58>
ST_8 : Operation 190 [1/1] (0.00ns)   --->   "%br_ln91 = br void" [HLS_CISR_spmv_accel.c:91]   --->   Operation 190 'br' 'br_ln91' <Predicate = (!icmp_ln68 & icmp_ln80 & trunc_ln86 == 1)> <Delay = 0.00>
ST_8 : Operation 191 [1/1] (1.58ns)   --->   "%store_ln91 = store i3 %trunc_ln91, i3 %slot_row_id_0" [HLS_CISR_spmv_accel.c:91]   --->   Operation 191 'store' 'store_ln91' <Predicate = (!icmp_ln68 & icmp_ln80 & trunc_ln86 == 0)> <Delay = 1.58>
ST_8 : Operation 192 [1/1] (0.00ns)   --->   "%br_ln91 = br void" [HLS_CISR_spmv_accel.c:91]   --->   Operation 192 'br' 'br_ln91' <Predicate = (!icmp_ln68 & icmp_ln80 & trunc_ln86 == 0)> <Delay = 0.00>
ST_8 : Operation 193 [1/1] (1.58ns)   --->   "%store_ln91 = store i3 %trunc_ln91, i3 %slot_row_id_3" [HLS_CISR_spmv_accel.c:91]   --->   Operation 193 'store' 'store_ln91' <Predicate = (!icmp_ln68 & icmp_ln80 & trunc_ln86 == 3)> <Delay = 1.58>
ST_8 : Operation 194 [1/1] (0.00ns)   --->   "%br_ln91 = br void" [HLS_CISR_spmv_accel.c:91]   --->   Operation 194 'br' 'br_ln91' <Predicate = (!icmp_ln68 & icmp_ln80 & trunc_ln86 == 3)> <Delay = 0.00>
ST_8 : Operation 195 [1/1] (2.55ns)   --->   "%add_ln92 = add i32 %max_row_id_load, i32 1" [HLS_CISR_spmv_accel.c:92]   --->   Operation 195 'add' 'add_ln92' <Predicate = (!icmp_ln68 & icmp_ln80)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 196 [1/1] (1.58ns)   --->   "%store_ln92 = store i32 %add_ln92, i32 %max_row_id" [HLS_CISR_spmv_accel.c:92]   --->   Operation 196 'store' 'store_ln92' <Predicate = (!icmp_ln68 & icmp_ln80)> <Delay = 1.58>
ST_8 : Operation 197 [1/1] (0.00ns)   --->   "%br_ln94 = br void %.split._crit_edge" [HLS_CISR_spmv_accel.c:94]   --->   Operation 197 'br' 'br_ln94' <Predicate = (!icmp_ln68 & icmp_ln80)> <Delay = 0.00>
ST_8 : Operation 198 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 198 'br' 'br_ln0' <Predicate = (!icmp_ln68)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 4.02>
ST_9 : Operation 199 [1/2] (2.32ns)   --->   "%row_len_slot_arr_load = load i3 %row_len_slot_arr_addr_5" [HLS_CISR_spmv_accel.c:86]   --->   Operation 199 'load' 'row_len_slot_arr_load' <Predicate = (icmp_ln80)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_9 : Operation 200 [1/1] (1.70ns)   --->   "%store_ln86 = store i32 %row_len_slot_arr_load, i32 %slot_row_counter_2" [HLS_CISR_spmv_accel.c:86]   --->   Operation 200 'store' 'store_ln86' <Predicate = (icmp_ln80 & trunc_ln86 == 2)> <Delay = 1.70>
ST_9 : Operation 201 [1/1] (0.00ns)   --->   "%br_ln86 = br void" [HLS_CISR_spmv_accel.c:86]   --->   Operation 201 'br' 'br_ln86' <Predicate = (icmp_ln80 & trunc_ln86 == 2)> <Delay = 0.00>
ST_9 : Operation 202 [1/1] (1.70ns)   --->   "%store_ln86 = store i32 %row_len_slot_arr_load, i32 %slot_row_counter_1" [HLS_CISR_spmv_accel.c:86]   --->   Operation 202 'store' 'store_ln86' <Predicate = (icmp_ln80 & trunc_ln86 == 1)> <Delay = 1.70>
ST_9 : Operation 203 [1/1] (0.00ns)   --->   "%br_ln86 = br void" [HLS_CISR_spmv_accel.c:86]   --->   Operation 203 'br' 'br_ln86' <Predicate = (icmp_ln80 & trunc_ln86 == 1)> <Delay = 0.00>
ST_9 : Operation 204 [1/1] (1.70ns)   --->   "%store_ln86 = store i32 %row_len_slot_arr_load, i32 %slot_row_counter_0" [HLS_CISR_spmv_accel.c:86]   --->   Operation 204 'store' 'store_ln86' <Predicate = (icmp_ln80 & trunc_ln86 == 0)> <Delay = 1.70>
ST_9 : Operation 205 [1/1] (0.00ns)   --->   "%br_ln86 = br void" [HLS_CISR_spmv_accel.c:86]   --->   Operation 205 'br' 'br_ln86' <Predicate = (icmp_ln80 & trunc_ln86 == 0)> <Delay = 0.00>
ST_9 : Operation 206 [1/1] (1.70ns)   --->   "%store_ln86 = store i32 %row_len_slot_arr_load, i32 %slot_row_counter_3" [HLS_CISR_spmv_accel.c:86]   --->   Operation 206 'store' 'store_ln86' <Predicate = (icmp_ln80 & trunc_ln86 == 3)> <Delay = 1.70>
ST_9 : Operation 207 [1/1] (0.00ns)   --->   "%br_ln86 = br void" [HLS_CISR_spmv_accel.c:86]   --->   Operation 207 'br' 'br_ln86' <Predicate = (icmp_ln80 & trunc_ln86 == 3)> <Delay = 0.00>

State 10 <SV = 8> <Delay = 4.25>
ST_10 : Operation 208 [1/1] (0.00ns)   --->   "%slot_data_arr_addr = getelementptr i64 %slot_data_arr, i64 0, i64 0" [HLS_CISR_spmv_accel.c:107]   --->   Operation 208 'getelementptr' 'slot_data_arr_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 209 [2/2] (2.32ns)   --->   "%slot_data_arr_load = load i2 %slot_data_arr_addr" [HLS_CISR_spmv_accel.c:107]   --->   Operation 209 'load' 'slot_data_arr_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_10 : Operation 210 [1/1] (0.00ns)   --->   "%slot_row_counter_0_load = load i32 %slot_row_counter_0" [HLS_CISR_spmv_accel.c:115]   --->   Operation 210 'load' 'slot_row_counter_0_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 211 [1/1] (2.55ns)   --->   "%add_ln115 = add i32 %slot_row_counter_0_load, i32 4294967295" [HLS_CISR_spmv_accel.c:115]   --->   Operation 211 'add' 'add_ln115' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 212 [1/1] (1.70ns)   --->   "%store_ln115 = store i32 %add_ln115, i32 %slot_row_counter_0" [HLS_CISR_spmv_accel.c:115]   --->   Operation 212 'store' 'store_ln115' <Predicate = true> <Delay = 1.70>
ST_10 : Operation 213 [1/1] (0.00ns)   --->   "%slot_row_counter_1_load = load i32 %slot_row_counter_1" [HLS_CISR_spmv_accel.c:115]   --->   Operation 213 'load' 'slot_row_counter_1_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 214 [1/1] (2.55ns)   --->   "%add_ln115_1 = add i32 %slot_row_counter_1_load, i32 4294967295" [HLS_CISR_spmv_accel.c:115]   --->   Operation 214 'add' 'add_ln115_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 215 [1/1] (1.70ns)   --->   "%store_ln115 = store i32 %add_ln115_1, i32 %slot_row_counter_1" [HLS_CISR_spmv_accel.c:115]   --->   Operation 215 'store' 'store_ln115' <Predicate = true> <Delay = 1.70>
ST_10 : Operation 216 [1/1] (0.00ns)   --->   "%slot_row_counter_2_load = load i32 %slot_row_counter_2" [HLS_CISR_spmv_accel.c:115]   --->   Operation 216 'load' 'slot_row_counter_2_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 217 [1/1] (2.55ns)   --->   "%add_ln115_2 = add i32 %slot_row_counter_2_load, i32 4294967295" [HLS_CISR_spmv_accel.c:115]   --->   Operation 217 'add' 'add_ln115_2' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 218 [1/1] (1.70ns)   --->   "%store_ln115 = store i32 %add_ln115_2, i32 %slot_row_counter_2" [HLS_CISR_spmv_accel.c:115]   --->   Operation 218 'store' 'store_ln115' <Predicate = true> <Delay = 1.70>
ST_10 : Operation 219 [1/1] (0.00ns)   --->   "%slot_row_counter_3_load = load i32 %slot_row_counter_3" [HLS_CISR_spmv_accel.c:115]   --->   Operation 219 'load' 'slot_row_counter_3_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 220 [1/1] (2.55ns)   --->   "%add_ln115_3 = add i32 %slot_row_counter_3_load, i32 4294967295" [HLS_CISR_spmv_accel.c:115]   --->   Operation 220 'add' 'add_ln115_3' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 221 [1/1] (1.70ns)   --->   "%store_ln115 = store i32 %add_ln115_3, i32 %slot_row_counter_3" [HLS_CISR_spmv_accel.c:115]   --->   Operation 221 'store' 'store_ln115' <Predicate = true> <Delay = 1.70>

State 11 <SV = 9> <Delay = 4.64>
ST_11 : Operation 222 [1/2] (2.32ns)   --->   "%slot_data_arr_load = load i2 %slot_data_arr_addr" [HLS_CISR_spmv_accel.c:107]   --->   Operation 222 'load' 'slot_data_arr_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_11 : Operation 223 [1/1] (0.00ns)   --->   "%trunc_ln107 = trunc i64 %slot_data_arr_load" [HLS_CISR_spmv_accel.c:107]   --->   Operation 223 'trunc' 'trunc_ln107' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 224 [1/1] (0.00ns)   --->   "%col_index = partselect i3 @_ssdm_op_PartSelect.i3.i64.i32.i32, i64 %slot_data_arr_load, i32 32, i32 34" [HLS_CISR_spmv_accel.c:108]   --->   Operation 224 'partselect' 'col_index' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 225 [1/1] (0.00ns)   --->   "%zext_ln111 = zext i3 %col_index" [HLS_CISR_spmv_accel.c:111]   --->   Operation 225 'zext' 'zext_ln111' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 226 [1/1] (0.00ns)   --->   "%inp_vec_addr = getelementptr i32 %inp_vec, i64 0, i64 %zext_ln111" [HLS_CISR_spmv_accel.c:111]   --->   Operation 226 'getelementptr' 'inp_vec_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 227 [2/2] (2.32ns)   --->   "%inp_vec_load = load i3 %inp_vec_addr" [HLS_CISR_spmv_accel.c:111]   --->   Operation 227 'load' 'inp_vec_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_11 : Operation 228 [1/1] (0.00ns)   --->   "%slot_data_arr_addr_1 = getelementptr i64 %slot_data_arr, i64 0, i64 1" [HLS_CISR_spmv_accel.c:107]   --->   Operation 228 'getelementptr' 'slot_data_arr_addr_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 229 [2/2] (2.32ns)   --->   "%slot_data_arr_load_1 = load i2 %slot_data_arr_addr_1" [HLS_CISR_spmv_accel.c:107]   --->   Operation 229 'load' 'slot_data_arr_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>

State 12 <SV = 10> <Delay = 8.02>
ST_12 : Operation 230 [1/1] (0.00ns)   --->   "%matrix_val = bitcast i32 %trunc_ln107" [HLS_CISR_spmv_accel.c:107]   --->   Operation 230 'bitcast' 'matrix_val' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 231 [1/2] (2.32ns)   --->   "%inp_vec_load = load i3 %inp_vec_addr" [HLS_CISR_spmv_accel.c:111]   --->   Operation 231 'load' 'inp_vec_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 232 [1/1] (0.00ns)   --->   "%bitcast_ln111 = bitcast i32 %inp_vec_load" [HLS_CISR_spmv_accel.c:111]   --->   Operation 232 'bitcast' 'bitcast_ln111' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 233 [4/4] (5.70ns)   --->   "%mul_i = fmul i32 %matrix_val, i32 %bitcast_ln111" [HLS_CISR_spmv_accel.c:111]   --->   Operation 233 'fmul' 'mul_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 234 [1/2] (2.32ns)   --->   "%slot_data_arr_load_1 = load i2 %slot_data_arr_addr_1" [HLS_CISR_spmv_accel.c:107]   --->   Operation 234 'load' 'slot_data_arr_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_12 : Operation 235 [1/1] (0.00ns)   --->   "%trunc_ln107_1 = trunc i64 %slot_data_arr_load_1" [HLS_CISR_spmv_accel.c:107]   --->   Operation 235 'trunc' 'trunc_ln107_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 236 [1/1] (0.00ns)   --->   "%col_index_1 = partselect i3 @_ssdm_op_PartSelect.i3.i64.i32.i32, i64 %slot_data_arr_load_1, i32 32, i32 34" [HLS_CISR_spmv_accel.c:108]   --->   Operation 236 'partselect' 'col_index_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 237 [1/1] (0.00ns)   --->   "%zext_ln111_1 = zext i3 %col_index_1" [HLS_CISR_spmv_accel.c:111]   --->   Operation 237 'zext' 'zext_ln111_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 238 [1/1] (0.00ns)   --->   "%inp_vec_addr_1 = getelementptr i32 %inp_vec, i64 0, i64 %zext_ln111_1" [HLS_CISR_spmv_accel.c:111]   --->   Operation 238 'getelementptr' 'inp_vec_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 239 [2/2] (2.32ns)   --->   "%inp_vec_load_1 = load i3 %inp_vec_addr_1" [HLS_CISR_spmv_accel.c:111]   --->   Operation 239 'load' 'inp_vec_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 240 [1/1] (0.00ns)   --->   "%slot_data_arr_addr_2 = getelementptr i64 %slot_data_arr, i64 0, i64 2" [HLS_CISR_spmv_accel.c:107]   --->   Operation 240 'getelementptr' 'slot_data_arr_addr_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 241 [2/2] (2.32ns)   --->   "%slot_data_arr_load_2 = load i2 %slot_data_arr_addr_2" [HLS_CISR_spmv_accel.c:107]   --->   Operation 241 'load' 'slot_data_arr_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>

State 13 <SV = 11> <Delay = 8.02>
ST_13 : Operation 242 [3/4] (5.70ns)   --->   "%mul_i = fmul i32 %matrix_val, i32 %bitcast_ln111" [HLS_CISR_spmv_accel.c:111]   --->   Operation 242 'fmul' 'mul_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 243 [1/1] (0.00ns)   --->   "%matrix_val_1 = bitcast i32 %trunc_ln107_1" [HLS_CISR_spmv_accel.c:107]   --->   Operation 243 'bitcast' 'matrix_val_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 244 [1/2] (2.32ns)   --->   "%inp_vec_load_1 = load i3 %inp_vec_addr_1" [HLS_CISR_spmv_accel.c:111]   --->   Operation 244 'load' 'inp_vec_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 245 [1/1] (0.00ns)   --->   "%bitcast_ln111_1 = bitcast i32 %inp_vec_load_1" [HLS_CISR_spmv_accel.c:111]   --->   Operation 245 'bitcast' 'bitcast_ln111_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 246 [4/4] (5.70ns)   --->   "%mul_1_i = fmul i32 %matrix_val_1, i32 %bitcast_ln111_1" [HLS_CISR_spmv_accel.c:111]   --->   Operation 246 'fmul' 'mul_1_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 247 [1/2] (2.32ns)   --->   "%slot_data_arr_load_2 = load i2 %slot_data_arr_addr_2" [HLS_CISR_spmv_accel.c:107]   --->   Operation 247 'load' 'slot_data_arr_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_13 : Operation 248 [1/1] (0.00ns)   --->   "%trunc_ln107_2 = trunc i64 %slot_data_arr_load_2" [HLS_CISR_spmv_accel.c:107]   --->   Operation 248 'trunc' 'trunc_ln107_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 249 [1/1] (0.00ns)   --->   "%col_index_2 = partselect i3 @_ssdm_op_PartSelect.i3.i64.i32.i32, i64 %slot_data_arr_load_2, i32 32, i32 34" [HLS_CISR_spmv_accel.c:108]   --->   Operation 249 'partselect' 'col_index_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 250 [1/1] (0.00ns)   --->   "%zext_ln111_2 = zext i3 %col_index_2" [HLS_CISR_spmv_accel.c:111]   --->   Operation 250 'zext' 'zext_ln111_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 251 [1/1] (0.00ns)   --->   "%inp_vec_addr_2 = getelementptr i32 %inp_vec, i64 0, i64 %zext_ln111_2" [HLS_CISR_spmv_accel.c:111]   --->   Operation 251 'getelementptr' 'inp_vec_addr_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 252 [2/2] (2.32ns)   --->   "%inp_vec_load_2 = load i3 %inp_vec_addr_2" [HLS_CISR_spmv_accel.c:111]   --->   Operation 252 'load' 'inp_vec_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 253 [1/1] (0.00ns)   --->   "%slot_data_arr_addr_3 = getelementptr i64 %slot_data_arr, i64 0, i64 3" [HLS_CISR_spmv_accel.c:107]   --->   Operation 253 'getelementptr' 'slot_data_arr_addr_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 254 [2/2] (2.32ns)   --->   "%slot_data_arr_load_3 = load i2 %slot_data_arr_addr_3" [HLS_CISR_spmv_accel.c:107]   --->   Operation 254 'load' 'slot_data_arr_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>

State 14 <SV = 12> <Delay = 8.02>
ST_14 : Operation 255 [2/4] (5.70ns)   --->   "%mul_i = fmul i32 %matrix_val, i32 %bitcast_ln111" [HLS_CISR_spmv_accel.c:111]   --->   Operation 255 'fmul' 'mul_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 256 [3/4] (5.70ns)   --->   "%mul_1_i = fmul i32 %matrix_val_1, i32 %bitcast_ln111_1" [HLS_CISR_spmv_accel.c:111]   --->   Operation 256 'fmul' 'mul_1_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 257 [1/1] (0.00ns)   --->   "%matrix_val_2 = bitcast i32 %trunc_ln107_2" [HLS_CISR_spmv_accel.c:107]   --->   Operation 257 'bitcast' 'matrix_val_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 258 [1/2] (2.32ns)   --->   "%inp_vec_load_2 = load i3 %inp_vec_addr_2" [HLS_CISR_spmv_accel.c:111]   --->   Operation 258 'load' 'inp_vec_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 259 [1/1] (0.00ns)   --->   "%bitcast_ln111_2 = bitcast i32 %inp_vec_load_2" [HLS_CISR_spmv_accel.c:111]   --->   Operation 259 'bitcast' 'bitcast_ln111_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 260 [4/4] (5.70ns)   --->   "%mul_2_i = fmul i32 %matrix_val_2, i32 %bitcast_ln111_2" [HLS_CISR_spmv_accel.c:111]   --->   Operation 260 'fmul' 'mul_2_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 261 [1/2] (2.32ns)   --->   "%slot_data_arr_load_3 = load i2 %slot_data_arr_addr_3" [HLS_CISR_spmv_accel.c:107]   --->   Operation 261 'load' 'slot_data_arr_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_14 : Operation 262 [1/1] (0.00ns)   --->   "%trunc_ln107_3 = trunc i64 %slot_data_arr_load_3" [HLS_CISR_spmv_accel.c:107]   --->   Operation 262 'trunc' 'trunc_ln107_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 263 [1/1] (0.00ns)   --->   "%col_index_3 = partselect i3 @_ssdm_op_PartSelect.i3.i64.i32.i32, i64 %slot_data_arr_load_3, i32 32, i32 34" [HLS_CISR_spmv_accel.c:108]   --->   Operation 263 'partselect' 'col_index_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 264 [1/1] (0.00ns)   --->   "%zext_ln111_3 = zext i3 %col_index_3" [HLS_CISR_spmv_accel.c:111]   --->   Operation 264 'zext' 'zext_ln111_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 265 [1/1] (0.00ns)   --->   "%inp_vec_addr_3 = getelementptr i32 %inp_vec, i64 0, i64 %zext_ln111_3" [HLS_CISR_spmv_accel.c:111]   --->   Operation 265 'getelementptr' 'inp_vec_addr_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 266 [2/2] (2.32ns)   --->   "%inp_vec_load_3 = load i3 %inp_vec_addr_3" [HLS_CISR_spmv_accel.c:111]   --->   Operation 266 'load' 'inp_vec_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 15 <SV = 13> <Delay = 8.02>
ST_15 : Operation 267 [1/4] (5.70ns)   --->   "%mul_i = fmul i32 %matrix_val, i32 %bitcast_ln111" [HLS_CISR_spmv_accel.c:111]   --->   Operation 267 'fmul' 'mul_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 268 [2/4] (5.70ns)   --->   "%mul_1_i = fmul i32 %matrix_val_1, i32 %bitcast_ln111_1" [HLS_CISR_spmv_accel.c:111]   --->   Operation 268 'fmul' 'mul_1_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 269 [3/4] (5.70ns)   --->   "%mul_2_i = fmul i32 %matrix_val_2, i32 %bitcast_ln111_2" [HLS_CISR_spmv_accel.c:111]   --->   Operation 269 'fmul' 'mul_2_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 270 [1/1] (0.00ns)   --->   "%matrix_val_3 = bitcast i32 %trunc_ln107_3" [HLS_CISR_spmv_accel.c:107]   --->   Operation 270 'bitcast' 'matrix_val_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 271 [1/2] (2.32ns)   --->   "%inp_vec_load_3 = load i3 %inp_vec_addr_3" [HLS_CISR_spmv_accel.c:111]   --->   Operation 271 'load' 'inp_vec_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_15 : Operation 272 [1/1] (0.00ns)   --->   "%bitcast_ln111_3 = bitcast i32 %inp_vec_load_3" [HLS_CISR_spmv_accel.c:111]   --->   Operation 272 'bitcast' 'bitcast_ln111_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 273 [4/4] (5.70ns)   --->   "%mul_3_i = fmul i32 %matrix_val_3, i32 %bitcast_ln111_3" [HLS_CISR_spmv_accel.c:111]   --->   Operation 273 'fmul' 'mul_3_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 14> <Delay = 7.25>
ST_16 : Operation 274 [1/1] (0.00ns)   --->   "%slot_res_arr_0_load = load i32 %slot_res_arr_0" [HLS_CISR_spmv_accel.c:111]   --->   Operation 274 'load' 'slot_res_arr_0_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 275 [5/5] (7.25ns)   --->   "%add_i = fadd i32 %slot_res_arr_0_load, i32 %mul_i" [HLS_CISR_spmv_accel.c:111]   --->   Operation 275 'fadd' 'add_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 276 [1/4] (5.70ns)   --->   "%mul_1_i = fmul i32 %matrix_val_1, i32 %bitcast_ln111_1" [HLS_CISR_spmv_accel.c:111]   --->   Operation 276 'fmul' 'mul_1_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 277 [2/4] (5.70ns)   --->   "%mul_2_i = fmul i32 %matrix_val_2, i32 %bitcast_ln111_2" [HLS_CISR_spmv_accel.c:111]   --->   Operation 277 'fmul' 'mul_2_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 278 [3/4] (5.70ns)   --->   "%mul_3_i = fmul i32 %matrix_val_3, i32 %bitcast_ln111_3" [HLS_CISR_spmv_accel.c:111]   --->   Operation 278 'fmul' 'mul_3_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 15> <Delay = 7.25>
ST_17 : Operation 279 [4/5] (7.25ns)   --->   "%add_i = fadd i32 %slot_res_arr_0_load, i32 %mul_i" [HLS_CISR_spmv_accel.c:111]   --->   Operation 279 'fadd' 'add_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 280 [1/1] (0.00ns)   --->   "%slot_res_arr_1_load = load i32 %slot_res_arr_1" [HLS_CISR_spmv_accel.c:111]   --->   Operation 280 'load' 'slot_res_arr_1_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 281 [5/5] (7.25ns)   --->   "%add_1_i = fadd i32 %slot_res_arr_1_load, i32 %mul_1_i" [HLS_CISR_spmv_accel.c:111]   --->   Operation 281 'fadd' 'add_1_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 282 [1/4] (5.70ns)   --->   "%mul_2_i = fmul i32 %matrix_val_2, i32 %bitcast_ln111_2" [HLS_CISR_spmv_accel.c:111]   --->   Operation 282 'fmul' 'mul_2_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 283 [2/4] (5.70ns)   --->   "%mul_3_i = fmul i32 %matrix_val_3, i32 %bitcast_ln111_3" [HLS_CISR_spmv_accel.c:111]   --->   Operation 283 'fmul' 'mul_3_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 16> <Delay = 7.25>
ST_18 : Operation 284 [3/5] (7.25ns)   --->   "%add_i = fadd i32 %slot_res_arr_0_load, i32 %mul_i" [HLS_CISR_spmv_accel.c:111]   --->   Operation 284 'fadd' 'add_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 285 [4/5] (7.25ns)   --->   "%add_1_i = fadd i32 %slot_res_arr_1_load, i32 %mul_1_i" [HLS_CISR_spmv_accel.c:111]   --->   Operation 285 'fadd' 'add_1_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 286 [1/1] (0.00ns)   --->   "%slot_res_arr_2_load = load i32 %slot_res_arr_2" [HLS_CISR_spmv_accel.c:111]   --->   Operation 286 'load' 'slot_res_arr_2_load' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 287 [5/5] (7.25ns)   --->   "%add_2_i = fadd i32 %slot_res_arr_2_load, i32 %mul_2_i" [HLS_CISR_spmv_accel.c:111]   --->   Operation 287 'fadd' 'add_2_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 288 [1/4] (5.70ns)   --->   "%mul_3_i = fmul i32 %matrix_val_3, i32 %bitcast_ln111_3" [HLS_CISR_spmv_accel.c:111]   --->   Operation 288 'fmul' 'mul_3_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 17> <Delay = 7.25>
ST_19 : Operation 289 [2/5] (7.25ns)   --->   "%add_i = fadd i32 %slot_res_arr_0_load, i32 %mul_i" [HLS_CISR_spmv_accel.c:111]   --->   Operation 289 'fadd' 'add_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 290 [3/5] (7.25ns)   --->   "%add_1_i = fadd i32 %slot_res_arr_1_load, i32 %mul_1_i" [HLS_CISR_spmv_accel.c:111]   --->   Operation 290 'fadd' 'add_1_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 291 [4/5] (7.25ns)   --->   "%add_2_i = fadd i32 %slot_res_arr_2_load, i32 %mul_2_i" [HLS_CISR_spmv_accel.c:111]   --->   Operation 291 'fadd' 'add_2_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 292 [1/1] (0.00ns)   --->   "%slot_res_arr_3_load = load i32 %slot_res_arr_3" [HLS_CISR_spmv_accel.c:111]   --->   Operation 292 'load' 'slot_res_arr_3_load' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 293 [5/5] (7.25ns)   --->   "%add_3_i = fadd i32 %slot_res_arr_3_load, i32 %mul_3_i" [HLS_CISR_spmv_accel.c:111]   --->   Operation 293 'fadd' 'add_3_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 18> <Delay = 7.25>
ST_20 : Operation 294 [1/5] (7.25ns)   --->   "%add_i = fadd i32 %slot_res_arr_0_load, i32 %mul_i" [HLS_CISR_spmv_accel.c:111]   --->   Operation 294 'fadd' 'add_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 295 [2/5] (7.25ns)   --->   "%add_1_i = fadd i32 %slot_res_arr_1_load, i32 %mul_1_i" [HLS_CISR_spmv_accel.c:111]   --->   Operation 295 'fadd' 'add_1_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 296 [3/5] (7.25ns)   --->   "%add_2_i = fadd i32 %slot_res_arr_2_load, i32 %mul_2_i" [HLS_CISR_spmv_accel.c:111]   --->   Operation 296 'fadd' 'add_2_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 297 [4/5] (7.25ns)   --->   "%add_3_i = fadd i32 %slot_res_arr_3_load, i32 %mul_3_i" [HLS_CISR_spmv_accel.c:111]   --->   Operation 297 'fadd' 'add_3_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 19> <Delay = 7.25>
ST_21 : Operation 298 [1/1] (1.58ns)   --->   "%store_ln111 = store i32 %add_i, i32 %slot_res_arr_0" [HLS_CISR_spmv_accel.c:111]   --->   Operation 298 'store' 'store_ln111' <Predicate = true> <Delay = 1.58>
ST_21 : Operation 299 [1/5] (7.25ns)   --->   "%add_1_i = fadd i32 %slot_res_arr_1_load, i32 %mul_1_i" [HLS_CISR_spmv_accel.c:111]   --->   Operation 299 'fadd' 'add_1_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 300 [2/5] (7.25ns)   --->   "%add_2_i = fadd i32 %slot_res_arr_2_load, i32 %mul_2_i" [HLS_CISR_spmv_accel.c:111]   --->   Operation 300 'fadd' 'add_2_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 301 [3/5] (7.25ns)   --->   "%add_3_i = fadd i32 %slot_res_arr_3_load, i32 %mul_3_i" [HLS_CISR_spmv_accel.c:111]   --->   Operation 301 'fadd' 'add_3_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 302 [1/1] (0.00ns)   --->   "%row_index = load i3 %slot_row_id_0" [HLS_CISR_spmv_accel.c:130]   --->   Operation 302 'load' 'row_index' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 303 [1/1] (0.00ns)   --->   "%zext_ln131 = zext i3 %row_index" [HLS_CISR_spmv_accel.c:131]   --->   Operation 303 'zext' 'zext_ln131' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 304 [1/1] (0.00ns)   --->   "%bitcast_ln131 = bitcast i32 %add_i" [HLS_CISR_spmv_accel.c:131]   --->   Operation 304 'bitcast' 'bitcast_ln131' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 305 [1/1] (0.00ns)   --->   "%output_vec_addr = getelementptr i32 %output_vec, i64 0, i64 %zext_ln131" [HLS_CISR_spmv_accel.c:131]   --->   Operation 305 'getelementptr' 'output_vec_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 306 [1/1] (2.32ns)   --->   "%store_ln131 = store i32 %bitcast_ln131, i3 %output_vec_addr" [HLS_CISR_spmv_accel.c:131]   --->   Operation 306 'store' 'store_ln131' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 22 <SV = 20> <Delay = 7.25>
ST_22 : Operation 307 [1/1] (1.58ns)   --->   "%store_ln111 = store i32 %add_1_i, i32 %slot_res_arr_1" [HLS_CISR_spmv_accel.c:111]   --->   Operation 307 'store' 'store_ln111' <Predicate = true> <Delay = 1.58>
ST_22 : Operation 308 [1/5] (7.25ns)   --->   "%add_2_i = fadd i32 %slot_res_arr_2_load, i32 %mul_2_i" [HLS_CISR_spmv_accel.c:111]   --->   Operation 308 'fadd' 'add_2_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 309 [2/5] (7.25ns)   --->   "%add_3_i = fadd i32 %slot_res_arr_3_load, i32 %mul_3_i" [HLS_CISR_spmv_accel.c:111]   --->   Operation 309 'fadd' 'add_3_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 310 [1/1] (0.00ns)   --->   "%row_index_1 = load i3 %slot_row_id_1" [HLS_CISR_spmv_accel.c:130]   --->   Operation 310 'load' 'row_index_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 311 [1/1] (0.00ns)   --->   "%zext_ln131_1 = zext i3 %row_index_1" [HLS_CISR_spmv_accel.c:131]   --->   Operation 311 'zext' 'zext_ln131_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 312 [1/1] (0.00ns)   --->   "%bitcast_ln131_1 = bitcast i32 %add_1_i" [HLS_CISR_spmv_accel.c:131]   --->   Operation 312 'bitcast' 'bitcast_ln131_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 313 [1/1] (0.00ns)   --->   "%output_vec_addr_1 = getelementptr i32 %output_vec, i64 0, i64 %zext_ln131_1" [HLS_CISR_spmv_accel.c:131]   --->   Operation 313 'getelementptr' 'output_vec_addr_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 314 [1/1] (2.32ns)   --->   "%store_ln131 = store i32 %bitcast_ln131_1, i3 %output_vec_addr_1" [HLS_CISR_spmv_accel.c:131]   --->   Operation 314 'store' 'store_ln131' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 23 <SV = 21> <Delay = 7.25>
ST_23 : Operation 315 [1/1] (1.58ns)   --->   "%store_ln111 = store i32 %add_2_i, i32 %slot_res_arr_2" [HLS_CISR_spmv_accel.c:111]   --->   Operation 315 'store' 'store_ln111' <Predicate = true> <Delay = 1.58>
ST_23 : Operation 316 [1/5] (7.25ns)   --->   "%add_3_i = fadd i32 %slot_res_arr_3_load, i32 %mul_3_i" [HLS_CISR_spmv_accel.c:111]   --->   Operation 316 'fadd' 'add_3_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 317 [1/1] (0.00ns)   --->   "%row_index_2 = load i3 %slot_row_id_2" [HLS_CISR_spmv_accel.c:130]   --->   Operation 317 'load' 'row_index_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 318 [1/1] (0.00ns)   --->   "%zext_ln131_2 = zext i3 %row_index_2" [HLS_CISR_spmv_accel.c:131]   --->   Operation 318 'zext' 'zext_ln131_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 319 [1/1] (0.00ns)   --->   "%bitcast_ln131_2 = bitcast i32 %add_2_i" [HLS_CISR_spmv_accel.c:131]   --->   Operation 319 'bitcast' 'bitcast_ln131_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 320 [1/1] (0.00ns)   --->   "%output_vec_addr_2 = getelementptr i32 %output_vec, i64 0, i64 %zext_ln131_2" [HLS_CISR_spmv_accel.c:131]   --->   Operation 320 'getelementptr' 'output_vec_addr_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 321 [1/1] (2.32ns)   --->   "%store_ln131 = store i32 %bitcast_ln131_2, i3 %output_vec_addr_2" [HLS_CISR_spmv_accel.c:131]   --->   Operation 321 'store' 'store_ln131' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 24 <SV = 22> <Delay = 2.32>
ST_24 : Operation 322 [1/1] (1.58ns)   --->   "%store_ln111 = store i32 %add_3_i, i32 %slot_res_arr_3" [HLS_CISR_spmv_accel.c:111]   --->   Operation 322 'store' 'store_ln111' <Predicate = true> <Delay = 1.58>
ST_24 : Operation 323 [1/1] (0.00ns)   --->   "%row_index_3 = load i3 %slot_row_id_3" [HLS_CISR_spmv_accel.c:130]   --->   Operation 323 'load' 'row_index_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 324 [1/1] (0.00ns)   --->   "%zext_ln131_3 = zext i3 %row_index_3" [HLS_CISR_spmv_accel.c:131]   --->   Operation 324 'zext' 'zext_ln131_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 325 [1/1] (0.00ns)   --->   "%bitcast_ln131_3 = bitcast i32 %add_3_i" [HLS_CISR_spmv_accel.c:131]   --->   Operation 325 'bitcast' 'bitcast_ln131_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 326 [1/1] (0.00ns)   --->   "%output_vec_addr_3 = getelementptr i32 %output_vec, i64 0, i64 %zext_ln131_3" [HLS_CISR_spmv_accel.c:131]   --->   Operation 326 'getelementptr' 'output_vec_addr_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 327 [1/1] (2.32ns)   --->   "%store_ln131 = store i32 %bitcast_ln131_3, i3 %output_vec_addr_3" [HLS_CISR_spmv_accel.c:131]   --->   Operation 327 'store' 'store_ln131' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_24 : Operation 328 [1/1] (0.00ns)   --->   "%ret_ln200 = ret" [HLS_CISR_spmv_accel.c:200]   --->   Operation 328 'ret' 'ret_ln200' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ cmd_start]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inp_vec]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ slot_data_arr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ slot_arr_row_len]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_vec]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ max_row_id]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ row_len_slot_arr]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ slot_counter_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ slot_counter_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ slot_counter_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ slot_counter_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ slot_row_counter_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ slot_row_counter_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ slot_row_counter_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ slot_row_counter_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ slot_row_len_id_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ slot_row_len_id_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ slot_row_len_id_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ slot_row_len_id_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ slot_res_arr_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ slot_res_arr_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ slot_res_arr_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ slot_res_arr_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ slot_row_id_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ slot_row_id_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ slot_row_id_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ slot_row_id_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln0         (spectopmodule    ) [ 0000000000000000000000000]
specbitsmap_ln0           (specbitsmap      ) [ 0000000000000000000000000]
specinterface_ln0         (specinterface    ) [ 0000000000000000000000000]
specinterface_ln0         (specinterface    ) [ 0000000000000000000000000]
specbitsmap_ln0           (specbitsmap      ) [ 0000000000000000000000000]
specinterface_ln0         (specinterface    ) [ 0000000000000000000000000]
specbitsmap_ln0           (specbitsmap      ) [ 0000000000000000000000000]
specinterface_ln0         (specinterface    ) [ 0000000000000000000000000]
specbitsmap_ln0           (specbitsmap      ) [ 0000000000000000000000000]
specinterface_ln0         (specinterface    ) [ 0000000000000000000000000]
specbitsmap_ln0           (specbitsmap      ) [ 0000000000000000000000000]
cmd_start_read            (read             ) [ 0111000000000000000000000]
br_ln21                   (br               ) [ 0000000000000000000000000]
store_ln23                (store            ) [ 0000000000000000000000000]
br_ln26                   (br               ) [ 0110000000000000000000000]
slot_id                   (phi              ) [ 0010000000000000000000000]
add_ln26                  (add              ) [ 0110000000000000000000000]
specpipeline_ln0          (specpipeline     ) [ 0000000000000000000000000]
icmp_ln26                 (icmp             ) [ 0010000000000000000000000]
empty                     (speclooptripcount) [ 0000000000000000000000000]
br_ln26                   (br               ) [ 0000000000000000000000000]
tmp_2                     (bitconcatenate   ) [ 0000000000000000000000000]
zext_ln37                 (zext             ) [ 0000000000000000000000000]
row_len_slot_arr_addr_4   (getelementptr    ) [ 0000000000000000000000000]
or_ln37                   (or               ) [ 0000000000000000000000000]
tmp_3                     (bitconcatenate   ) [ 0000000000000000000000000]
row_len_slot_arr_addr_6   (getelementptr    ) [ 0000000000000000000000000]
specloopname_ln26         (specloopname     ) [ 0000000000000000000000000]
trunc_ln29                (trunc            ) [ 0010000000000000000000000]
switch_ln29               (switch           ) [ 0000000000000000000000000]
store_ln29                (store            ) [ 0000000000000000000000000]
store_ln30                (store            ) [ 0000000000000000000000000]
store_ln31                (store            ) [ 0000000000000000000000000]
store_ln32                (store            ) [ 0000000000000000000000000]
store_ln33                (store            ) [ 0000000000000000000000000]
br_ln0                    (br               ) [ 0000000000000000000000000]
store_ln29                (store            ) [ 0000000000000000000000000]
store_ln30                (store            ) [ 0000000000000000000000000]
store_ln31                (store            ) [ 0000000000000000000000000]
store_ln32                (store            ) [ 0000000000000000000000000]
store_ln33                (store            ) [ 0000000000000000000000000]
br_ln0                    (br               ) [ 0000000000000000000000000]
store_ln29                (store            ) [ 0000000000000000000000000]
store_ln30                (store            ) [ 0000000000000000000000000]
store_ln31                (store            ) [ 0000000000000000000000000]
store_ln32                (store            ) [ 0000000000000000000000000]
store_ln33                (store            ) [ 0000000000000000000000000]
br_ln0                    (br               ) [ 0000000000000000000000000]
store_ln29                (store            ) [ 0000000000000000000000000]
store_ln30                (store            ) [ 0000000000000000000000000]
store_ln31                (store            ) [ 0000000000000000000000000]
store_ln32                (store            ) [ 0000000000000000000000000]
store_ln33                (store            ) [ 0000000000000000000000000]
br_ln0                    (br               ) [ 0000000000000000000000000]
store_ln37                (store            ) [ 0000000000000000000000000]
store_ln37                (store            ) [ 0000000000000000000000000]
br_ln0                    (br               ) [ 0110000000000000000000000]
br_ln0                    (br               ) [ 0000000000000000000000000]
slot_arr_row_len_addr     (getelementptr    ) [ 0000100000000000000000000]
slot_row_count            (load             ) [ 0000000000000000000000000]
slot_arr_row_len_load     (load             ) [ 0000000000000000000000000]
icmp_ln55                 (icmp             ) [ 0000100000000000000000000]
br_ln55                   (br               ) [ 0000000000000000000000000]
zext_ln58                 (zext             ) [ 0000000000000000000000000]
row_len_slot_arr_addr     (getelementptr    ) [ 0000000000000000000000000]
store_ln58                (store            ) [ 0000000000000000000000000]
add_ln59                  (add              ) [ 0000000000000000000000000]
store_ln59                (store            ) [ 0000000000000000000000000]
br_ln60                   (br               ) [ 0000000000000000000000000]
slot_arr_row_len_addr_1   (getelementptr    ) [ 0000010000000000000000000]
slot_row_count_1          (load             ) [ 0000000000000000000000000]
slot_arr_row_len_load_1   (load             ) [ 0000000000000000000000000]
icmp_ln55_1               (icmp             ) [ 0000010000000000000000000]
br_ln55                   (br               ) [ 0000000000000000000000000]
trunc_ln58                (trunc            ) [ 0000000000000000000000000]
add_ln58                  (add              ) [ 0000000000000000000000000]
zext_ln58_1               (zext             ) [ 0000000000000000000000000]
row_len_slot_arr_addr_1   (getelementptr    ) [ 0000000000000000000000000]
store_ln58                (store            ) [ 0000000000000000000000000]
add_ln59_1                (add              ) [ 0000000000000000000000000]
store_ln59                (store            ) [ 0000000000000000000000000]
br_ln60                   (br               ) [ 0000000000000000000000000]
slot_arr_row_len_addr_2   (getelementptr    ) [ 0000001000000000000000000]
slot_row_count_2          (load             ) [ 0000000000000000000000000]
slot_arr_row_len_load_2   (load             ) [ 0000000000000000000000000]
icmp_ln55_2               (icmp             ) [ 0000001000000000000000000]
br_ln55                   (br               ) [ 0000000000000000000000000]
trunc_ln58_1              (trunc            ) [ 0000000000000000000000000]
xor_ln58                  (xor              ) [ 0000000000000000000000000]
zext_ln58_2               (zext             ) [ 0000000000000000000000000]
row_len_slot_arr_addr_2   (getelementptr    ) [ 0000000000000000000000000]
store_ln58                (store            ) [ 0000000000000000000000000]
add_ln59_2                (add              ) [ 0000000000000000000000000]
store_ln59                (store            ) [ 0000000000000000000000000]
br_ln60                   (br               ) [ 0000000000000000000000000]
slot_arr_row_len_addr_3   (getelementptr    ) [ 0000000100000000000000000]
slot_row_count_3          (load             ) [ 0000000000000000000000000]
slot_arr_row_len_load_3   (load             ) [ 0000000000000000000000000]
icmp_ln55_3               (icmp             ) [ 0000000100000000000000000]
br_ln55                   (br               ) [ 0000000000000000000000000]
trunc_ln58_2              (trunc            ) [ 0000000000000000000000000]
add_ln58_1                (add              ) [ 0000000000000000000000000]
zext_ln58_3               (zext             ) [ 0000000000000000000000000]
row_len_slot_arr_addr_3   (getelementptr    ) [ 0000000000000000000000000]
store_ln58                (store            ) [ 0000000000000000000000000]
add_ln59_3                (add              ) [ 0000000000000000000000000]
store_ln59                (store            ) [ 0000000000000000000000000]
br_ln60                   (br               ) [ 0000000000000000000000000]
br_ln68                   (br               ) [ 0000000111000000000000000]
slot_id2                  (phi              ) [ 0000000011000000000000000]
add_ln68                  (add              ) [ 0000000111000000000000000]
specpipeline_ln0          (specpipeline     ) [ 0000000000000000000000000]
icmp_ln68                 (icmp             ) [ 0000000011000000000000000]
empty_16                  (speclooptripcount) [ 0000000000000000000000000]
br_ln68                   (br               ) [ 0000000000000000000000000]
trunc_ln86                (trunc            ) [ 0000000011000000000000000]
shl_ln68                  (shl              ) [ 0000000000000000000000000]
specloopname_ln68         (specloopname     ) [ 0000000000000000000000000]
slot_row_counter_0_load_1 (load             ) [ 0000000000000000000000000]
slot_row_counter_1_load_1 (load             ) [ 0000000000000000000000000]
slot_row_counter_2_load_1 (load             ) [ 0000000000000000000000000]
slot_row_counter_3_load_1 (load             ) [ 0000000000000000000000000]
tmp                       (mux              ) [ 0000000000000000000000000]
icmp_ln80                 (icmp             ) [ 0000000011000000000000000]
br_ln80                   (br               ) [ 0000000000000000000000000]
switch_ln83               (switch           ) [ 0000000000000000000000000]
store_ln83                (store            ) [ 0000000000000000000000000]
br_ln83                   (br               ) [ 0000000000000000000000000]
store_ln83                (store            ) [ 0000000000000000000000000]
br_ln83                   (br               ) [ 0000000000000000000000000]
store_ln83                (store            ) [ 0000000000000000000000000]
br_ln83                   (br               ) [ 0000000000000000000000000]
store_ln83                (store            ) [ 0000000000000000000000000]
br_ln83                   (br               ) [ 0000000000000000000000000]
slot_row_len_id_0_load    (load             ) [ 0000000000000000000000000]
slot_row_len_id_1_load    (load             ) [ 0000000000000000000000000]
slot_row_len_id_2_load    (load             ) [ 0000000000000000000000000]
slot_row_len_id_3_load    (load             ) [ 0000000000000000000000000]
tmp_1                     (mux              ) [ 0000000000000000000000000]
trunc_ln86_1              (trunc            ) [ 0000000000000000000000000]
add_ln86                  (add              ) [ 0000000000000000000000000]
zext_ln86                 (zext             ) [ 0000000000000000000000000]
row_len_slot_arr_addr_5   (getelementptr    ) [ 0000000011000000000000000]
switch_ln86               (switch           ) [ 0000000000000000000000000]
add_ln87                  (add              ) [ 0000000000000000000000000]
switch_ln87               (switch           ) [ 0000000000000000000000000]
store_ln87                (store            ) [ 0000000000000000000000000]
br_ln87                   (br               ) [ 0000000000000000000000000]
store_ln87                (store            ) [ 0000000000000000000000000]
br_ln87                   (br               ) [ 0000000000000000000000000]
store_ln87                (store            ) [ 0000000000000000000000000]
br_ln87                   (br               ) [ 0000000000000000000000000]
store_ln87                (store            ) [ 0000000000000000000000000]
br_ln87                   (br               ) [ 0000000000000000000000000]
max_row_id_load           (load             ) [ 0000000000000000000000000]
trunc_ln91                (trunc            ) [ 0000000000000000000000000]
switch_ln91               (switch           ) [ 0000000000000000000000000]
store_ln91                (store            ) [ 0000000000000000000000000]
br_ln91                   (br               ) [ 0000000000000000000000000]
store_ln91                (store            ) [ 0000000000000000000000000]
br_ln91                   (br               ) [ 0000000000000000000000000]
store_ln91                (store            ) [ 0000000000000000000000000]
br_ln91                   (br               ) [ 0000000000000000000000000]
store_ln91                (store            ) [ 0000000000000000000000000]
br_ln91                   (br               ) [ 0000000000000000000000000]
add_ln92                  (add              ) [ 0000000000000000000000000]
store_ln92                (store            ) [ 0000000000000000000000000]
br_ln94                   (br               ) [ 0000000000000000000000000]
br_ln0                    (br               ) [ 0000000111000000000000000]
row_len_slot_arr_load     (load             ) [ 0000000000000000000000000]
store_ln86                (store            ) [ 0000000000000000000000000]
br_ln86                   (br               ) [ 0000000000000000000000000]
store_ln86                (store            ) [ 0000000000000000000000000]
br_ln86                   (br               ) [ 0000000000000000000000000]
store_ln86                (store            ) [ 0000000000000000000000000]
br_ln86                   (br               ) [ 0000000000000000000000000]
store_ln86                (store            ) [ 0000000000000000000000000]
br_ln86                   (br               ) [ 0000000000000000000000000]
slot_data_arr_addr        (getelementptr    ) [ 0000000000010000000000000]
slot_row_counter_0_load   (load             ) [ 0000000000000000000000000]
add_ln115                 (add              ) [ 0000000000000000000000000]
store_ln115               (store            ) [ 0000000000000000000000000]
slot_row_counter_1_load   (load             ) [ 0000000000000000000000000]
add_ln115_1               (add              ) [ 0000000000000000000000000]
store_ln115               (store            ) [ 0000000000000000000000000]
slot_row_counter_2_load   (load             ) [ 0000000000000000000000000]
add_ln115_2               (add              ) [ 0000000000000000000000000]
store_ln115               (store            ) [ 0000000000000000000000000]
slot_row_counter_3_load   (load             ) [ 0000000000000000000000000]
add_ln115_3               (add              ) [ 0000000000000000000000000]
store_ln115               (store            ) [ 0000000000000000000000000]
slot_data_arr_load        (load             ) [ 0000000000000000000000000]
trunc_ln107               (trunc            ) [ 0000000000001000000000000]
col_index                 (partselect       ) [ 0000000000000000000000000]
zext_ln111                (zext             ) [ 0000000000000000000000000]
inp_vec_addr              (getelementptr    ) [ 0000000000001000000000000]
slot_data_arr_addr_1      (getelementptr    ) [ 0000000000001000000000000]
matrix_val                (bitcast          ) [ 0000000000000111000000000]
inp_vec_load              (load             ) [ 0000000000000000000000000]
bitcast_ln111             (bitcast          ) [ 0000000000000111000000000]
slot_data_arr_load_1      (load             ) [ 0000000000000000000000000]
trunc_ln107_1             (trunc            ) [ 0000000000000100000000000]
col_index_1               (partselect       ) [ 0000000000000000000000000]
zext_ln111_1              (zext             ) [ 0000000000000000000000000]
inp_vec_addr_1            (getelementptr    ) [ 0000000000000100000000000]
slot_data_arr_addr_2      (getelementptr    ) [ 0000000000000100000000000]
matrix_val_1              (bitcast          ) [ 0000000000000011100000000]
inp_vec_load_1            (load             ) [ 0000000000000000000000000]
bitcast_ln111_1           (bitcast          ) [ 0000000000000011100000000]
slot_data_arr_load_2      (load             ) [ 0000000000000000000000000]
trunc_ln107_2             (trunc            ) [ 0000000000000010000000000]
col_index_2               (partselect       ) [ 0000000000000000000000000]
zext_ln111_2              (zext             ) [ 0000000000000000000000000]
inp_vec_addr_2            (getelementptr    ) [ 0000000000000010000000000]
slot_data_arr_addr_3      (getelementptr    ) [ 0000000000000010000000000]
matrix_val_2              (bitcast          ) [ 0000000000000001110000000]
inp_vec_load_2            (load             ) [ 0000000000000000000000000]
bitcast_ln111_2           (bitcast          ) [ 0000000000000001110000000]
slot_data_arr_load_3      (load             ) [ 0000000000000000000000000]
trunc_ln107_3             (trunc            ) [ 0000000000000001000000000]
col_index_3               (partselect       ) [ 0000000000000000000000000]
zext_ln111_3              (zext             ) [ 0000000000000000000000000]
inp_vec_addr_3            (getelementptr    ) [ 0000000000000001000000000]
mul_i                     (fmul             ) [ 0000000000000000111110000]
matrix_val_3              (bitcast          ) [ 0000000000000000111000000]
inp_vec_load_3            (load             ) [ 0000000000000000000000000]
bitcast_ln111_3           (bitcast          ) [ 0000000000000000111000000]
slot_res_arr_0_load       (load             ) [ 0000000000000000011110000]
mul_1_i                   (fmul             ) [ 0000000000000000011111000]
slot_res_arr_1_load       (load             ) [ 0000000000000000001111000]
mul_2_i                   (fmul             ) [ 0000000000000000001111100]
slot_res_arr_2_load       (load             ) [ 0000000000000000000111100]
mul_3_i                   (fmul             ) [ 0000000000000000000111110]
slot_res_arr_3_load       (load             ) [ 0000000000000000000011110]
add_i                     (fadd             ) [ 0000000000000000000001000]
store_ln111               (store            ) [ 0000000000000000000000000]
add_1_i                   (fadd             ) [ 0000000000000000000000100]
row_index                 (load             ) [ 0000000000000000000000000]
zext_ln131                (zext             ) [ 0000000000000000000000000]
bitcast_ln131             (bitcast          ) [ 0000000000000000000000000]
output_vec_addr           (getelementptr    ) [ 0000000000000000000000000]
store_ln131               (store            ) [ 0000000000000000000000000]
store_ln111               (store            ) [ 0000000000000000000000000]
add_2_i                   (fadd             ) [ 0000000000000000000000010]
row_index_1               (load             ) [ 0000000000000000000000000]
zext_ln131_1              (zext             ) [ 0000000000000000000000000]
bitcast_ln131_1           (bitcast          ) [ 0000000000000000000000000]
output_vec_addr_1         (getelementptr    ) [ 0000000000000000000000000]
store_ln131               (store            ) [ 0000000000000000000000000]
store_ln111               (store            ) [ 0000000000000000000000000]
add_3_i                   (fadd             ) [ 0000000000000000000000001]
row_index_2               (load             ) [ 0000000000000000000000000]
zext_ln131_2              (zext             ) [ 0000000000000000000000000]
bitcast_ln131_2           (bitcast          ) [ 0000000000000000000000000]
output_vec_addr_2         (getelementptr    ) [ 0000000000000000000000000]
store_ln131               (store            ) [ 0000000000000000000000000]
store_ln111               (store            ) [ 0000000000000000000000000]
row_index_3               (load             ) [ 0000000000000000000000000]
zext_ln131_3              (zext             ) [ 0000000000000000000000000]
bitcast_ln131_3           (bitcast          ) [ 0000000000000000000000000]
output_vec_addr_3         (getelementptr    ) [ 0000000000000000000000000]
store_ln131               (store            ) [ 0000000000000000000000000]
ret_ln200                 (ret              ) [ 0000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="cmd_start">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmd_start"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inp_vec">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inp_vec"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="slot_data_arr">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="slot_data_arr"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="slot_arr_row_len">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="slot_arr_row_len"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_vec">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_vec"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="max_row_id">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_row_id"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="row_len_slot_arr">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="row_len_slot_arr"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="slot_counter_0">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="slot_counter_0"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="slot_counter_1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="slot_counter_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="slot_counter_2">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="slot_counter_2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="slot_counter_3">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="slot_counter_3"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="slot_row_counter_0">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="slot_row_counter_0"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="slot_row_counter_1">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="slot_row_counter_1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="slot_row_counter_2">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="slot_row_counter_2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="slot_row_counter_3">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="slot_row_counter_3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="slot_row_len_id_0">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="slot_row_len_id_0"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="slot_row_len_id_1">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="slot_row_len_id_1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="slot_row_len_id_2">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="slot_row_len_id_2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="slot_row_len_id_3">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="slot_row_len_id_3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="slot_res_arr_0">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="slot_res_arr_0"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="slot_res_arr_1">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="slot_res_arr_1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="slot_res_arr_2">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="slot_res_arr_2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="slot_res_arr_3">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="slot_res_arr_3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="slot_row_id_0">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="slot_row_id_0"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="slot_row_id_1">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="slot_row_id_1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="slot_row_id_2">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="slot_row_id_2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="slot_row_id_3">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="slot_row_id_3"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i3.i1"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i60.i4"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i32.i2"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1004" name="cmd_start_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmd_start_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="row_len_slot_arr_addr_4_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="4" slack="0"/>
<pin id="144" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row_len_slot_arr_addr_4/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="row_len_slot_arr_addr_6_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="64" slack="0"/>
<pin id="151" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row_len_slot_arr_addr_6/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_access_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="3" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="0" index="2" bw="0" slack="0"/>
<pin id="159" dir="0" index="4" bw="3" slack="0"/>
<pin id="160" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="161" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="3" bw="32" slack="0"/>
<pin id="162" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln37/2 store_ln37/2 store_ln58/4 store_ln58/5 store_ln58/6 store_ln58/7 row_len_slot_arr_load/8 "/>
</bind>
</comp>

<comp id="167" class="1004" name="slot_arr_row_len_addr_gep_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="0" index="2" bw="1" slack="0"/>
<pin id="171" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="slot_arr_row_len_addr/3 "/>
</bind>
</comp>

<comp id="175" class="1004" name="grp_access_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="2" slack="0"/>
<pin id="177" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="178" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="179" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="slot_arr_row_len_load/3 slot_arr_row_len_load_1/4 slot_arr_row_len_load_2/5 slot_arr_row_len_load_3/6 "/>
</bind>
</comp>

<comp id="181" class="1004" name="row_len_slot_arr_addr_gep_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="0" index="2" bw="32" slack="0"/>
<pin id="185" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row_len_slot_arr_addr/4 "/>
</bind>
</comp>

<comp id="190" class="1004" name="slot_arr_row_len_addr_1_gep_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="0" index="2" bw="1" slack="0"/>
<pin id="194" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="slot_arr_row_len_addr_1/4 "/>
</bind>
</comp>

<comp id="199" class="1004" name="row_len_slot_arr_addr_1_gep_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="0" index="2" bw="3" slack="0"/>
<pin id="203" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row_len_slot_arr_addr_1/5 "/>
</bind>
</comp>

<comp id="208" class="1004" name="slot_arr_row_len_addr_2_gep_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="0" index="2" bw="3" slack="0"/>
<pin id="212" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="slot_arr_row_len_addr_2/5 "/>
</bind>
</comp>

<comp id="217" class="1004" name="row_len_slot_arr_addr_2_gep_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="0" index="2" bw="3" slack="0"/>
<pin id="221" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row_len_slot_arr_addr_2/6 "/>
</bind>
</comp>

<comp id="225" class="1004" name="slot_arr_row_len_addr_3_gep_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="0" index="2" bw="3" slack="0"/>
<pin id="229" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="slot_arr_row_len_addr_3/6 "/>
</bind>
</comp>

<comp id="234" class="1004" name="row_len_slot_arr_addr_3_gep_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="0" index="2" bw="3" slack="0"/>
<pin id="238" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row_len_slot_arr_addr_3/7 "/>
</bind>
</comp>

<comp id="242" class="1004" name="row_len_slot_arr_addr_5_gep_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="0" index="2" bw="3" slack="0"/>
<pin id="246" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row_len_slot_arr_addr_5/8 "/>
</bind>
</comp>

<comp id="250" class="1004" name="slot_data_arr_addr_gep_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="64" slack="0"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="0" index="2" bw="1" slack="0"/>
<pin id="254" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="slot_data_arr_addr/10 "/>
</bind>
</comp>

<comp id="258" class="1004" name="grp_access_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="2" slack="0"/>
<pin id="260" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="261" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="262" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="slot_data_arr_load/10 slot_data_arr_load_1/11 slot_data_arr_load_2/12 slot_data_arr_load_3/13 "/>
</bind>
</comp>

<comp id="264" class="1004" name="inp_vec_addr_gep_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="0" index="2" bw="3" slack="0"/>
<pin id="268" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inp_vec_addr/11 "/>
</bind>
</comp>

<comp id="271" class="1004" name="grp_access_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="3" slack="0"/>
<pin id="273" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="274" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="275" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inp_vec_load/11 inp_vec_load_1/12 inp_vec_load_2/13 inp_vec_load_3/14 "/>
</bind>
</comp>

<comp id="277" class="1004" name="slot_data_arr_addr_1_gep_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="64" slack="0"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="0" index="2" bw="1" slack="0"/>
<pin id="281" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="slot_data_arr_addr_1/11 "/>
</bind>
</comp>

<comp id="286" class="1004" name="inp_vec_addr_1_gep_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="0"/>
<pin id="288" dir="0" index="1" bw="1" slack="0"/>
<pin id="289" dir="0" index="2" bw="3" slack="0"/>
<pin id="290" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inp_vec_addr_1/12 "/>
</bind>
</comp>

<comp id="294" class="1004" name="slot_data_arr_addr_2_gep_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="64" slack="0"/>
<pin id="296" dir="0" index="1" bw="1" slack="0"/>
<pin id="297" dir="0" index="2" bw="3" slack="0"/>
<pin id="298" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="slot_data_arr_addr_2/12 "/>
</bind>
</comp>

<comp id="303" class="1004" name="inp_vec_addr_2_gep_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="0"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="0" index="2" bw="3" slack="0"/>
<pin id="307" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inp_vec_addr_2/13 "/>
</bind>
</comp>

<comp id="311" class="1004" name="slot_data_arr_addr_3_gep_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="64" slack="0"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="0" index="2" bw="3" slack="0"/>
<pin id="315" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="slot_data_arr_addr_3/13 "/>
</bind>
</comp>

<comp id="320" class="1004" name="inp_vec_addr_3_gep_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="0"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="0" index="2" bw="3" slack="0"/>
<pin id="324" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inp_vec_addr_3/14 "/>
</bind>
</comp>

<comp id="328" class="1004" name="output_vec_addr_gep_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="0"/>
<pin id="330" dir="0" index="1" bw="1" slack="0"/>
<pin id="331" dir="0" index="2" bw="3" slack="0"/>
<pin id="332" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_vec_addr/21 "/>
</bind>
</comp>

<comp id="335" class="1004" name="grp_access_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="3" slack="0"/>
<pin id="337" dir="0" index="1" bw="32" slack="0"/>
<pin id="338" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="339" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln131/21 store_ln131/22 store_ln131/23 store_ln131/24 "/>
</bind>
</comp>

<comp id="341" class="1004" name="output_vec_addr_1_gep_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="0"/>
<pin id="343" dir="0" index="1" bw="1" slack="0"/>
<pin id="344" dir="0" index="2" bw="3" slack="0"/>
<pin id="345" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_vec_addr_1/22 "/>
</bind>
</comp>

<comp id="349" class="1004" name="output_vec_addr_2_gep_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="32" slack="0"/>
<pin id="351" dir="0" index="1" bw="1" slack="0"/>
<pin id="352" dir="0" index="2" bw="3" slack="0"/>
<pin id="353" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_vec_addr_2/23 "/>
</bind>
</comp>

<comp id="357" class="1004" name="output_vec_addr_3_gep_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="32" slack="0"/>
<pin id="359" dir="0" index="1" bw="1" slack="0"/>
<pin id="360" dir="0" index="2" bw="3" slack="0"/>
<pin id="361" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_vec_addr_3/24 "/>
</bind>
</comp>

<comp id="365" class="1005" name="slot_id_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="3" slack="1"/>
<pin id="367" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="slot_id (phireg) "/>
</bind>
</comp>

<comp id="369" class="1004" name="slot_id_phi_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="3" slack="0"/>
<pin id="371" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="372" dir="0" index="2" bw="1" slack="1"/>
<pin id="373" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="374" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="slot_id/2 "/>
</bind>
</comp>

<comp id="376" class="1005" name="slot_id2_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="3" slack="1"/>
<pin id="378" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="slot_id2 (phireg) "/>
</bind>
</comp>

<comp id="380" class="1004" name="slot_id2_phi_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="3" slack="0"/>
<pin id="382" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="383" dir="0" index="2" bw="1" slack="1"/>
<pin id="384" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="385" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="slot_id2/8 "/>
</bind>
</comp>

<comp id="387" class="1004" name="grp_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="32" slack="0"/>
<pin id="389" dir="0" index="1" bw="32" slack="1"/>
<pin id="390" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add_i/16 add_1_i/17 add_2_i/18 add_3_i/19 "/>
</bind>
</comp>

<comp id="391" class="1004" name="grp_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="32" slack="0"/>
<pin id="393" dir="0" index="1" bw="32" slack="0"/>
<pin id="394" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_i/12 mul_1_i/13 mul_2_i/14 mul_3_i/15 "/>
</bind>
</comp>

<comp id="395" class="1004" name="grp_store_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="32" slack="0"/>
<pin id="397" dir="0" index="1" bw="32" slack="0"/>
<pin id="398" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/2 store_ln83/8 "/>
</bind>
</comp>

<comp id="401" class="1004" name="grp_store_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="32" slack="0"/>
<pin id="403" dir="0" index="1" bw="32" slack="0"/>
<pin id="404" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/2 store_ln83/8 "/>
</bind>
</comp>

<comp id="407" class="1004" name="grp_store_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="32" slack="0"/>
<pin id="409" dir="0" index="1" bw="32" slack="0"/>
<pin id="410" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/2 store_ln83/8 "/>
</bind>
</comp>

<comp id="413" class="1004" name="grp_store_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="32" slack="0"/>
<pin id="415" dir="0" index="1" bw="32" slack="0"/>
<pin id="416" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/2 store_ln83/8 "/>
</bind>
</comp>

<comp id="419" class="1004" name="grp_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="32" slack="0"/>
<pin id="421" dir="0" index="1" bw="1" slack="0"/>
<pin id="422" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln55/4 icmp_ln55_1/5 icmp_ln55_2/6 icmp_ln55_3/7 "/>
</bind>
</comp>

<comp id="425" class="1004" name="grp_load_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="32" slack="0"/>
<pin id="427" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="slot_row_counter_0_load_1/8 slot_row_counter_0_load/10 "/>
</bind>
</comp>

<comp id="429" class="1004" name="grp_load_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="32" slack="0"/>
<pin id="431" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="slot_row_counter_1_load_1/8 slot_row_counter_1_load/10 "/>
</bind>
</comp>

<comp id="433" class="1004" name="grp_load_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="32" slack="0"/>
<pin id="435" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="slot_row_counter_2_load_1/8 slot_row_counter_2_load/10 "/>
</bind>
</comp>

<comp id="437" class="1004" name="grp_load_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="32" slack="0"/>
<pin id="439" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="slot_row_counter_3_load_1/8 slot_row_counter_3_load/10 "/>
</bind>
</comp>

<comp id="441" class="1004" name="grp_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="3" slack="0"/>
<pin id="443" dir="0" index="1" bw="64" slack="0"/>
<pin id="444" dir="0" index="2" bw="7" slack="0"/>
<pin id="445" dir="0" index="3" bw="7" slack="0"/>
<pin id="446" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="col_index/11 col_index_1/12 col_index_2/13 col_index_3/14 "/>
</bind>
</comp>

<comp id="451" class="1005" name="reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="32" slack="1"/>
<pin id="453" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_i add_1_i add_2_i add_3_i "/>
</bind>
</comp>

<comp id="455" class="1004" name="store_ln23_store_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="1" slack="0"/>
<pin id="457" dir="0" index="1" bw="32" slack="0"/>
<pin id="458" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/1 "/>
</bind>
</comp>

<comp id="461" class="1004" name="add_ln26_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="3" slack="0"/>
<pin id="463" dir="0" index="1" bw="1" slack="0"/>
<pin id="464" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/2 "/>
</bind>
</comp>

<comp id="467" class="1004" name="icmp_ln26_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="3" slack="0"/>
<pin id="469" dir="0" index="1" bw="3" slack="0"/>
<pin id="470" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26/2 "/>
</bind>
</comp>

<comp id="473" class="1004" name="tmp_2_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="4" slack="0"/>
<pin id="475" dir="0" index="1" bw="3" slack="0"/>
<pin id="476" dir="0" index="2" bw="1" slack="0"/>
<pin id="477" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="481" class="1004" name="zext_ln37_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="4" slack="0"/>
<pin id="483" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37/2 "/>
</bind>
</comp>

<comp id="486" class="1004" name="or_ln37_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="4" slack="0"/>
<pin id="488" dir="0" index="1" bw="1" slack="0"/>
<pin id="489" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln37/2 "/>
</bind>
</comp>

<comp id="492" class="1004" name="tmp_3_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="64" slack="0"/>
<pin id="494" dir="0" index="1" bw="1" slack="0"/>
<pin id="495" dir="0" index="2" bw="4" slack="0"/>
<pin id="496" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="501" class="1004" name="trunc_ln29_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="3" slack="0"/>
<pin id="503" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29/2 "/>
</bind>
</comp>

<comp id="505" class="1004" name="store_ln30_store_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="1" slack="0"/>
<pin id="507" dir="0" index="1" bw="32" slack="0"/>
<pin id="508" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/2 "/>
</bind>
</comp>

<comp id="511" class="1004" name="store_ln31_store_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="1" slack="0"/>
<pin id="513" dir="0" index="1" bw="32" slack="0"/>
<pin id="514" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/2 "/>
</bind>
</comp>

<comp id="517" class="1004" name="store_ln32_store_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="1" slack="0"/>
<pin id="519" dir="0" index="1" bw="32" slack="0"/>
<pin id="520" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/2 "/>
</bind>
</comp>

<comp id="523" class="1004" name="store_ln33_store_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="1" slack="0"/>
<pin id="525" dir="0" index="1" bw="3" slack="0"/>
<pin id="526" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/2 "/>
</bind>
</comp>

<comp id="529" class="1004" name="store_ln30_store_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="1" slack="0"/>
<pin id="531" dir="0" index="1" bw="32" slack="0"/>
<pin id="532" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/2 "/>
</bind>
</comp>

<comp id="535" class="1004" name="store_ln31_store_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="1" slack="0"/>
<pin id="537" dir="0" index="1" bw="32" slack="0"/>
<pin id="538" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/2 "/>
</bind>
</comp>

<comp id="541" class="1004" name="store_ln32_store_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="1" slack="0"/>
<pin id="543" dir="0" index="1" bw="32" slack="0"/>
<pin id="544" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/2 "/>
</bind>
</comp>

<comp id="547" class="1004" name="store_ln33_store_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="1" slack="0"/>
<pin id="549" dir="0" index="1" bw="3" slack="0"/>
<pin id="550" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/2 "/>
</bind>
</comp>

<comp id="553" class="1004" name="store_ln30_store_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="1" slack="0"/>
<pin id="555" dir="0" index="1" bw="32" slack="0"/>
<pin id="556" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/2 "/>
</bind>
</comp>

<comp id="559" class="1004" name="store_ln31_store_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="1" slack="0"/>
<pin id="561" dir="0" index="1" bw="32" slack="0"/>
<pin id="562" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/2 "/>
</bind>
</comp>

<comp id="565" class="1004" name="store_ln32_store_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="1" slack="0"/>
<pin id="567" dir="0" index="1" bw="32" slack="0"/>
<pin id="568" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/2 "/>
</bind>
</comp>

<comp id="571" class="1004" name="store_ln33_store_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="1" slack="0"/>
<pin id="573" dir="0" index="1" bw="3" slack="0"/>
<pin id="574" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/2 "/>
</bind>
</comp>

<comp id="577" class="1004" name="store_ln30_store_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="1" slack="0"/>
<pin id="579" dir="0" index="1" bw="32" slack="0"/>
<pin id="580" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/2 "/>
</bind>
</comp>

<comp id="583" class="1004" name="store_ln31_store_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="1" slack="0"/>
<pin id="585" dir="0" index="1" bw="32" slack="0"/>
<pin id="586" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/2 "/>
</bind>
</comp>

<comp id="589" class="1004" name="store_ln32_store_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="1" slack="0"/>
<pin id="591" dir="0" index="1" bw="32" slack="0"/>
<pin id="592" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/2 "/>
</bind>
</comp>

<comp id="595" class="1004" name="store_ln33_store_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="1" slack="0"/>
<pin id="597" dir="0" index="1" bw="3" slack="0"/>
<pin id="598" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/2 "/>
</bind>
</comp>

<comp id="601" class="1004" name="slot_row_count_load_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="32" slack="0"/>
<pin id="603" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="slot_row_count/4 "/>
</bind>
</comp>

<comp id="605" class="1004" name="zext_ln58_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="32" slack="0"/>
<pin id="607" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln58/4 "/>
</bind>
</comp>

<comp id="610" class="1004" name="add_ln59_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="32" slack="0"/>
<pin id="612" dir="0" index="1" bw="1" slack="0"/>
<pin id="613" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln59/4 "/>
</bind>
</comp>

<comp id="616" class="1004" name="store_ln59_store_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="32" slack="0"/>
<pin id="618" dir="0" index="1" bw="32" slack="0"/>
<pin id="619" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln59/4 "/>
</bind>
</comp>

<comp id="622" class="1004" name="slot_row_count_1_load_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="32" slack="0"/>
<pin id="624" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="slot_row_count_1/5 "/>
</bind>
</comp>

<comp id="626" class="1004" name="trunc_ln58_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="32" slack="0"/>
<pin id="628" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln58/5 "/>
</bind>
</comp>

<comp id="630" class="1004" name="add_ln58_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="3" slack="0"/>
<pin id="632" dir="0" index="1" bw="3" slack="0"/>
<pin id="633" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln58/5 "/>
</bind>
</comp>

<comp id="636" class="1004" name="zext_ln58_1_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="3" slack="0"/>
<pin id="638" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln58_1/5 "/>
</bind>
</comp>

<comp id="641" class="1004" name="add_ln59_1_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="32" slack="0"/>
<pin id="643" dir="0" index="1" bw="1" slack="0"/>
<pin id="644" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln59_1/5 "/>
</bind>
</comp>

<comp id="647" class="1004" name="store_ln59_store_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="32" slack="0"/>
<pin id="649" dir="0" index="1" bw="32" slack="0"/>
<pin id="650" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln59/5 "/>
</bind>
</comp>

<comp id="653" class="1004" name="slot_row_count_2_load_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="32" slack="0"/>
<pin id="655" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="slot_row_count_2/6 "/>
</bind>
</comp>

<comp id="657" class="1004" name="trunc_ln58_1_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="32" slack="0"/>
<pin id="659" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln58_1/6 "/>
</bind>
</comp>

<comp id="661" class="1004" name="xor_ln58_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="3" slack="0"/>
<pin id="663" dir="0" index="1" bw="3" slack="0"/>
<pin id="664" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln58/6 "/>
</bind>
</comp>

<comp id="667" class="1004" name="zext_ln58_2_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="3" slack="0"/>
<pin id="669" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln58_2/6 "/>
</bind>
</comp>

<comp id="672" class="1004" name="add_ln59_2_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="32" slack="0"/>
<pin id="674" dir="0" index="1" bw="1" slack="0"/>
<pin id="675" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln59_2/6 "/>
</bind>
</comp>

<comp id="678" class="1004" name="store_ln59_store_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="32" slack="0"/>
<pin id="680" dir="0" index="1" bw="32" slack="0"/>
<pin id="681" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln59/6 "/>
</bind>
</comp>

<comp id="684" class="1004" name="slot_row_count_3_load_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="32" slack="0"/>
<pin id="686" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="slot_row_count_3/7 "/>
</bind>
</comp>

<comp id="688" class="1004" name="trunc_ln58_2_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="32" slack="0"/>
<pin id="690" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln58_2/7 "/>
</bind>
</comp>

<comp id="692" class="1004" name="add_ln58_1_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="3" slack="0"/>
<pin id="694" dir="0" index="1" bw="2" slack="0"/>
<pin id="695" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln58_1/7 "/>
</bind>
</comp>

<comp id="698" class="1004" name="zext_ln58_3_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="3" slack="0"/>
<pin id="700" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln58_3/7 "/>
</bind>
</comp>

<comp id="703" class="1004" name="add_ln59_3_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="32" slack="0"/>
<pin id="705" dir="0" index="1" bw="1" slack="0"/>
<pin id="706" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln59_3/7 "/>
</bind>
</comp>

<comp id="709" class="1004" name="store_ln59_store_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="32" slack="0"/>
<pin id="711" dir="0" index="1" bw="32" slack="0"/>
<pin id="712" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln59/7 "/>
</bind>
</comp>

<comp id="715" class="1004" name="add_ln68_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="3" slack="0"/>
<pin id="717" dir="0" index="1" bw="1" slack="0"/>
<pin id="718" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln68/8 "/>
</bind>
</comp>

<comp id="721" class="1004" name="icmp_ln68_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="3" slack="0"/>
<pin id="723" dir="0" index="1" bw="3" slack="0"/>
<pin id="724" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln68/8 "/>
</bind>
</comp>

<comp id="727" class="1004" name="trunc_ln86_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="3" slack="0"/>
<pin id="729" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln86/8 "/>
</bind>
</comp>

<comp id="731" class="1004" name="shl_ln68_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="3" slack="0"/>
<pin id="733" dir="0" index="1" bw="1" slack="0"/>
<pin id="734" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln68/8 "/>
</bind>
</comp>

<comp id="737" class="1004" name="tmp_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="32" slack="0"/>
<pin id="739" dir="0" index="1" bw="32" slack="0"/>
<pin id="740" dir="0" index="2" bw="32" slack="0"/>
<pin id="741" dir="0" index="3" bw="32" slack="0"/>
<pin id="742" dir="0" index="4" bw="32" slack="0"/>
<pin id="743" dir="0" index="5" bw="2" slack="0"/>
<pin id="744" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/8 "/>
</bind>
</comp>

<comp id="751" class="1004" name="icmp_ln80_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="32" slack="0"/>
<pin id="753" dir="0" index="1" bw="1" slack="0"/>
<pin id="754" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln80/8 "/>
</bind>
</comp>

<comp id="757" class="1004" name="slot_row_len_id_0_load_load_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="32" slack="0"/>
<pin id="759" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="slot_row_len_id_0_load/8 "/>
</bind>
</comp>

<comp id="761" class="1004" name="slot_row_len_id_1_load_load_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="32" slack="0"/>
<pin id="763" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="slot_row_len_id_1_load/8 "/>
</bind>
</comp>

<comp id="765" class="1004" name="slot_row_len_id_2_load_load_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="32" slack="0"/>
<pin id="767" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="slot_row_len_id_2_load/8 "/>
</bind>
</comp>

<comp id="769" class="1004" name="slot_row_len_id_3_load_load_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="32" slack="0"/>
<pin id="771" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="slot_row_len_id_3_load/8 "/>
</bind>
</comp>

<comp id="773" class="1004" name="tmp_1_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="32" slack="0"/>
<pin id="775" dir="0" index="1" bw="32" slack="0"/>
<pin id="776" dir="0" index="2" bw="32" slack="0"/>
<pin id="777" dir="0" index="3" bw="32" slack="0"/>
<pin id="778" dir="0" index="4" bw="32" slack="0"/>
<pin id="779" dir="0" index="5" bw="2" slack="0"/>
<pin id="780" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_1/8 "/>
</bind>
</comp>

<comp id="787" class="1004" name="trunc_ln86_1_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="32" slack="0"/>
<pin id="789" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln86_1/8 "/>
</bind>
</comp>

<comp id="791" class="1004" name="add_ln86_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="3" slack="0"/>
<pin id="793" dir="0" index="1" bw="3" slack="0"/>
<pin id="794" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln86/8 "/>
</bind>
</comp>

<comp id="797" class="1004" name="zext_ln86_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="3" slack="0"/>
<pin id="799" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln86/8 "/>
</bind>
</comp>

<comp id="802" class="1004" name="add_ln87_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="32" slack="0"/>
<pin id="804" dir="0" index="1" bw="1" slack="0"/>
<pin id="805" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln87/8 "/>
</bind>
</comp>

<comp id="808" class="1004" name="store_ln87_store_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="32" slack="0"/>
<pin id="810" dir="0" index="1" bw="32" slack="0"/>
<pin id="811" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln87/8 "/>
</bind>
</comp>

<comp id="814" class="1004" name="store_ln87_store_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="32" slack="0"/>
<pin id="816" dir="0" index="1" bw="32" slack="0"/>
<pin id="817" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln87/8 "/>
</bind>
</comp>

<comp id="820" class="1004" name="store_ln87_store_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="32" slack="0"/>
<pin id="822" dir="0" index="1" bw="32" slack="0"/>
<pin id="823" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln87/8 "/>
</bind>
</comp>

<comp id="826" class="1004" name="store_ln87_store_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="32" slack="0"/>
<pin id="828" dir="0" index="1" bw="32" slack="0"/>
<pin id="829" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln87/8 "/>
</bind>
</comp>

<comp id="832" class="1004" name="max_row_id_load_load_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="32" slack="0"/>
<pin id="834" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_row_id_load/8 "/>
</bind>
</comp>

<comp id="836" class="1004" name="trunc_ln91_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="32" slack="0"/>
<pin id="838" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln91/8 "/>
</bind>
</comp>

<comp id="840" class="1004" name="store_ln91_store_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="3" slack="0"/>
<pin id="842" dir="0" index="1" bw="3" slack="0"/>
<pin id="843" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln91/8 "/>
</bind>
</comp>

<comp id="846" class="1004" name="store_ln91_store_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="3" slack="0"/>
<pin id="848" dir="0" index="1" bw="3" slack="0"/>
<pin id="849" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln91/8 "/>
</bind>
</comp>

<comp id="852" class="1004" name="store_ln91_store_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="3" slack="0"/>
<pin id="854" dir="0" index="1" bw="3" slack="0"/>
<pin id="855" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln91/8 "/>
</bind>
</comp>

<comp id="858" class="1004" name="store_ln91_store_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="3" slack="0"/>
<pin id="860" dir="0" index="1" bw="3" slack="0"/>
<pin id="861" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln91/8 "/>
</bind>
</comp>

<comp id="864" class="1004" name="add_ln92_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="32" slack="0"/>
<pin id="866" dir="0" index="1" bw="1" slack="0"/>
<pin id="867" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln92/8 "/>
</bind>
</comp>

<comp id="870" class="1004" name="store_ln92_store_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="32" slack="0"/>
<pin id="872" dir="0" index="1" bw="32" slack="0"/>
<pin id="873" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln92/8 "/>
</bind>
</comp>

<comp id="876" class="1004" name="store_ln86_store_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="32" slack="0"/>
<pin id="878" dir="0" index="1" bw="32" slack="0"/>
<pin id="879" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln86/9 "/>
</bind>
</comp>

<comp id="882" class="1004" name="store_ln86_store_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="32" slack="0"/>
<pin id="884" dir="0" index="1" bw="32" slack="0"/>
<pin id="885" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln86/9 "/>
</bind>
</comp>

<comp id="888" class="1004" name="store_ln86_store_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="32" slack="0"/>
<pin id="890" dir="0" index="1" bw="32" slack="0"/>
<pin id="891" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln86/9 "/>
</bind>
</comp>

<comp id="894" class="1004" name="store_ln86_store_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="32" slack="0"/>
<pin id="896" dir="0" index="1" bw="32" slack="0"/>
<pin id="897" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln86/9 "/>
</bind>
</comp>

<comp id="900" class="1004" name="add_ln115_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="32" slack="0"/>
<pin id="902" dir="0" index="1" bw="1" slack="0"/>
<pin id="903" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln115/10 "/>
</bind>
</comp>

<comp id="906" class="1004" name="store_ln115_store_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="32" slack="0"/>
<pin id="908" dir="0" index="1" bw="32" slack="0"/>
<pin id="909" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln115/10 "/>
</bind>
</comp>

<comp id="912" class="1004" name="add_ln115_1_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="32" slack="0"/>
<pin id="914" dir="0" index="1" bw="1" slack="0"/>
<pin id="915" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln115_1/10 "/>
</bind>
</comp>

<comp id="918" class="1004" name="store_ln115_store_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="32" slack="0"/>
<pin id="920" dir="0" index="1" bw="32" slack="0"/>
<pin id="921" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln115/10 "/>
</bind>
</comp>

<comp id="924" class="1004" name="add_ln115_2_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="32" slack="0"/>
<pin id="926" dir="0" index="1" bw="1" slack="0"/>
<pin id="927" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln115_2/10 "/>
</bind>
</comp>

<comp id="930" class="1004" name="store_ln115_store_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="32" slack="0"/>
<pin id="932" dir="0" index="1" bw="32" slack="0"/>
<pin id="933" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln115/10 "/>
</bind>
</comp>

<comp id="936" class="1004" name="add_ln115_3_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="32" slack="0"/>
<pin id="938" dir="0" index="1" bw="1" slack="0"/>
<pin id="939" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln115_3/10 "/>
</bind>
</comp>

<comp id="942" class="1004" name="store_ln115_store_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="32" slack="0"/>
<pin id="944" dir="0" index="1" bw="32" slack="0"/>
<pin id="945" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln115/10 "/>
</bind>
</comp>

<comp id="948" class="1004" name="trunc_ln107_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="64" slack="0"/>
<pin id="950" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln107/11 "/>
</bind>
</comp>

<comp id="952" class="1004" name="zext_ln111_fu_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="3" slack="0"/>
<pin id="954" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln111/11 "/>
</bind>
</comp>

<comp id="957" class="1004" name="matrix_val_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="32" slack="1"/>
<pin id="959" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="matrix_val/12 "/>
</bind>
</comp>

<comp id="961" class="1004" name="bitcast_ln111_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="32" slack="0"/>
<pin id="963" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln111/12 "/>
</bind>
</comp>

<comp id="966" class="1004" name="trunc_ln107_1_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="64" slack="0"/>
<pin id="968" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln107_1/12 "/>
</bind>
</comp>

<comp id="970" class="1004" name="zext_ln111_1_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="3" slack="0"/>
<pin id="972" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln111_1/12 "/>
</bind>
</comp>

<comp id="975" class="1004" name="matrix_val_1_fu_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="32" slack="1"/>
<pin id="977" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="matrix_val_1/13 "/>
</bind>
</comp>

<comp id="979" class="1004" name="bitcast_ln111_1_fu_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="32" slack="0"/>
<pin id="981" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln111_1/13 "/>
</bind>
</comp>

<comp id="984" class="1004" name="trunc_ln107_2_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="64" slack="0"/>
<pin id="986" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln107_2/13 "/>
</bind>
</comp>

<comp id="988" class="1004" name="zext_ln111_2_fu_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="3" slack="0"/>
<pin id="990" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln111_2/13 "/>
</bind>
</comp>

<comp id="993" class="1004" name="matrix_val_2_fu_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="32" slack="1"/>
<pin id="995" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="matrix_val_2/14 "/>
</bind>
</comp>

<comp id="997" class="1004" name="bitcast_ln111_2_fu_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="32" slack="0"/>
<pin id="999" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln111_2/14 "/>
</bind>
</comp>

<comp id="1002" class="1004" name="trunc_ln107_3_fu_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="64" slack="0"/>
<pin id="1004" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln107_3/14 "/>
</bind>
</comp>

<comp id="1006" class="1004" name="zext_ln111_3_fu_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="3" slack="0"/>
<pin id="1008" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln111_3/14 "/>
</bind>
</comp>

<comp id="1011" class="1004" name="matrix_val_3_fu_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="32" slack="1"/>
<pin id="1013" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="matrix_val_3/15 "/>
</bind>
</comp>

<comp id="1015" class="1004" name="bitcast_ln111_3_fu_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="32" slack="0"/>
<pin id="1017" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln111_3/15 "/>
</bind>
</comp>

<comp id="1020" class="1004" name="slot_res_arr_0_load_load_fu_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="32" slack="0"/>
<pin id="1022" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="slot_res_arr_0_load/16 "/>
</bind>
</comp>

<comp id="1025" class="1004" name="slot_res_arr_1_load_load_fu_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="32" slack="0"/>
<pin id="1027" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="slot_res_arr_1_load/17 "/>
</bind>
</comp>

<comp id="1030" class="1004" name="slot_res_arr_2_load_load_fu_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="32" slack="0"/>
<pin id="1032" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="slot_res_arr_2_load/18 "/>
</bind>
</comp>

<comp id="1035" class="1004" name="slot_res_arr_3_load_load_fu_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="32" slack="0"/>
<pin id="1037" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="slot_res_arr_3_load/19 "/>
</bind>
</comp>

<comp id="1040" class="1004" name="store_ln111_store_fu_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="32" slack="1"/>
<pin id="1042" dir="0" index="1" bw="32" slack="0"/>
<pin id="1043" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln111/21 "/>
</bind>
</comp>

<comp id="1046" class="1004" name="row_index_load_fu_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="3" slack="0"/>
<pin id="1048" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="row_index/21 "/>
</bind>
</comp>

<comp id="1050" class="1004" name="zext_ln131_fu_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="3" slack="0"/>
<pin id="1052" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln131/21 "/>
</bind>
</comp>

<comp id="1055" class="1004" name="bitcast_ln131_fu_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="32" slack="1"/>
<pin id="1057" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln131/21 "/>
</bind>
</comp>

<comp id="1060" class="1004" name="store_ln111_store_fu_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="32" slack="1"/>
<pin id="1062" dir="0" index="1" bw="32" slack="0"/>
<pin id="1063" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln111/22 "/>
</bind>
</comp>

<comp id="1066" class="1004" name="row_index_1_load_fu_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="3" slack="0"/>
<pin id="1068" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="row_index_1/22 "/>
</bind>
</comp>

<comp id="1070" class="1004" name="zext_ln131_1_fu_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="3" slack="0"/>
<pin id="1072" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln131_1/22 "/>
</bind>
</comp>

<comp id="1075" class="1004" name="bitcast_ln131_1_fu_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="32" slack="1"/>
<pin id="1077" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln131_1/22 "/>
</bind>
</comp>

<comp id="1080" class="1004" name="store_ln111_store_fu_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="32" slack="1"/>
<pin id="1082" dir="0" index="1" bw="32" slack="0"/>
<pin id="1083" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln111/23 "/>
</bind>
</comp>

<comp id="1086" class="1004" name="row_index_2_load_fu_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="3" slack="0"/>
<pin id="1088" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="row_index_2/23 "/>
</bind>
</comp>

<comp id="1090" class="1004" name="zext_ln131_2_fu_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="3" slack="0"/>
<pin id="1092" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln131_2/23 "/>
</bind>
</comp>

<comp id="1095" class="1004" name="bitcast_ln131_2_fu_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="32" slack="1"/>
<pin id="1097" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln131_2/23 "/>
</bind>
</comp>

<comp id="1100" class="1004" name="store_ln111_store_fu_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="32" slack="1"/>
<pin id="1102" dir="0" index="1" bw="32" slack="0"/>
<pin id="1103" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln111/24 "/>
</bind>
</comp>

<comp id="1106" class="1004" name="row_index_3_load_fu_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="3" slack="0"/>
<pin id="1108" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="row_index_3/24 "/>
</bind>
</comp>

<comp id="1110" class="1004" name="zext_ln131_3_fu_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="3" slack="0"/>
<pin id="1112" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln131_3/24 "/>
</bind>
</comp>

<comp id="1115" class="1004" name="bitcast_ln131_3_fu_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="32" slack="1"/>
<pin id="1117" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln131_3/24 "/>
</bind>
</comp>

<comp id="1120" class="1005" name="cmd_start_read_reg_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="1" slack="1"/>
<pin id="1122" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cmd_start_read "/>
</bind>
</comp>

<comp id="1124" class="1005" name="add_ln26_reg_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="3" slack="0"/>
<pin id="1126" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln26 "/>
</bind>
</comp>

<comp id="1135" class="1005" name="slot_arr_row_len_addr_reg_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="2" slack="1"/>
<pin id="1137" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="slot_arr_row_len_addr "/>
</bind>
</comp>

<comp id="1143" class="1005" name="slot_arr_row_len_addr_1_reg_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="2" slack="1"/>
<pin id="1145" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="slot_arr_row_len_addr_1 "/>
</bind>
</comp>

<comp id="1151" class="1005" name="slot_arr_row_len_addr_2_reg_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="2" slack="1"/>
<pin id="1153" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="slot_arr_row_len_addr_2 "/>
</bind>
</comp>

<comp id="1159" class="1005" name="slot_arr_row_len_addr_3_reg_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="2" slack="1"/>
<pin id="1161" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="slot_arr_row_len_addr_3 "/>
</bind>
</comp>

<comp id="1167" class="1005" name="add_ln68_reg_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="3" slack="0"/>
<pin id="1169" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln68 "/>
</bind>
</comp>

<comp id="1172" class="1005" name="icmp_ln68_reg_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="1" slack="1"/>
<pin id="1174" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln68 "/>
</bind>
</comp>

<comp id="1176" class="1005" name="trunc_ln86_reg_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="2" slack="1"/>
<pin id="1178" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln86 "/>
</bind>
</comp>

<comp id="1180" class="1005" name="icmp_ln80_reg_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="1" slack="1"/>
<pin id="1182" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln80 "/>
</bind>
</comp>

<comp id="1184" class="1005" name="row_len_slot_arr_addr_5_reg_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="3" slack="1"/>
<pin id="1186" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="row_len_slot_arr_addr_5 "/>
</bind>
</comp>

<comp id="1189" class="1005" name="slot_data_arr_addr_reg_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="2" slack="1"/>
<pin id="1191" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="slot_data_arr_addr "/>
</bind>
</comp>

<comp id="1194" class="1005" name="trunc_ln107_reg_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="32" slack="1"/>
<pin id="1196" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln107 "/>
</bind>
</comp>

<comp id="1199" class="1005" name="inp_vec_addr_reg_1199">
<pin_list>
<pin id="1200" dir="0" index="0" bw="3" slack="1"/>
<pin id="1201" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="inp_vec_addr "/>
</bind>
</comp>

<comp id="1204" class="1005" name="slot_data_arr_addr_1_reg_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="2" slack="1"/>
<pin id="1206" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="slot_data_arr_addr_1 "/>
</bind>
</comp>

<comp id="1209" class="1005" name="matrix_val_reg_1209">
<pin_list>
<pin id="1210" dir="0" index="0" bw="32" slack="1"/>
<pin id="1211" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="matrix_val "/>
</bind>
</comp>

<comp id="1214" class="1005" name="bitcast_ln111_reg_1214">
<pin_list>
<pin id="1215" dir="0" index="0" bw="32" slack="1"/>
<pin id="1216" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln111 "/>
</bind>
</comp>

<comp id="1219" class="1005" name="trunc_ln107_1_reg_1219">
<pin_list>
<pin id="1220" dir="0" index="0" bw="32" slack="1"/>
<pin id="1221" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln107_1 "/>
</bind>
</comp>

<comp id="1224" class="1005" name="inp_vec_addr_1_reg_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="3" slack="1"/>
<pin id="1226" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="inp_vec_addr_1 "/>
</bind>
</comp>

<comp id="1229" class="1005" name="slot_data_arr_addr_2_reg_1229">
<pin_list>
<pin id="1230" dir="0" index="0" bw="2" slack="1"/>
<pin id="1231" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="slot_data_arr_addr_2 "/>
</bind>
</comp>

<comp id="1234" class="1005" name="matrix_val_1_reg_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="32" slack="1"/>
<pin id="1236" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="matrix_val_1 "/>
</bind>
</comp>

<comp id="1239" class="1005" name="bitcast_ln111_1_reg_1239">
<pin_list>
<pin id="1240" dir="0" index="0" bw="32" slack="1"/>
<pin id="1241" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln111_1 "/>
</bind>
</comp>

<comp id="1244" class="1005" name="trunc_ln107_2_reg_1244">
<pin_list>
<pin id="1245" dir="0" index="0" bw="32" slack="1"/>
<pin id="1246" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln107_2 "/>
</bind>
</comp>

<comp id="1249" class="1005" name="inp_vec_addr_2_reg_1249">
<pin_list>
<pin id="1250" dir="0" index="0" bw="3" slack="1"/>
<pin id="1251" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="inp_vec_addr_2 "/>
</bind>
</comp>

<comp id="1254" class="1005" name="slot_data_arr_addr_3_reg_1254">
<pin_list>
<pin id="1255" dir="0" index="0" bw="2" slack="1"/>
<pin id="1256" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="slot_data_arr_addr_3 "/>
</bind>
</comp>

<comp id="1259" class="1005" name="matrix_val_2_reg_1259">
<pin_list>
<pin id="1260" dir="0" index="0" bw="32" slack="1"/>
<pin id="1261" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="matrix_val_2 "/>
</bind>
</comp>

<comp id="1264" class="1005" name="bitcast_ln111_2_reg_1264">
<pin_list>
<pin id="1265" dir="0" index="0" bw="32" slack="1"/>
<pin id="1266" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln111_2 "/>
</bind>
</comp>

<comp id="1269" class="1005" name="trunc_ln107_3_reg_1269">
<pin_list>
<pin id="1270" dir="0" index="0" bw="32" slack="1"/>
<pin id="1271" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln107_3 "/>
</bind>
</comp>

<comp id="1274" class="1005" name="inp_vec_addr_3_reg_1274">
<pin_list>
<pin id="1275" dir="0" index="0" bw="3" slack="1"/>
<pin id="1276" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="inp_vec_addr_3 "/>
</bind>
</comp>

<comp id="1279" class="1005" name="mul_i_reg_1279">
<pin_list>
<pin id="1280" dir="0" index="0" bw="32" slack="1"/>
<pin id="1281" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_i "/>
</bind>
</comp>

<comp id="1284" class="1005" name="matrix_val_3_reg_1284">
<pin_list>
<pin id="1285" dir="0" index="0" bw="32" slack="1"/>
<pin id="1286" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="matrix_val_3 "/>
</bind>
</comp>

<comp id="1289" class="1005" name="bitcast_ln111_3_reg_1289">
<pin_list>
<pin id="1290" dir="0" index="0" bw="32" slack="1"/>
<pin id="1291" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln111_3 "/>
</bind>
</comp>

<comp id="1297" class="1005" name="mul_1_i_reg_1297">
<pin_list>
<pin id="1298" dir="0" index="0" bw="32" slack="1"/>
<pin id="1299" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_1_i "/>
</bind>
</comp>

<comp id="1305" class="1005" name="mul_2_i_reg_1305">
<pin_list>
<pin id="1306" dir="0" index="0" bw="32" slack="1"/>
<pin id="1307" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_2_i "/>
</bind>
</comp>

<comp id="1313" class="1005" name="mul_3_i_reg_1313">
<pin_list>
<pin id="1314" dir="0" index="0" bw="32" slack="1"/>
<pin id="1315" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_3_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="138"><net_src comp="72" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="0" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="145"><net_src comp="12" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="94" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="152"><net_src comp="12" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="94" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="163"><net_src comp="64" pin="0"/><net_sink comp="154" pin=4"/></net>

<net id="164"><net_src comp="140" pin="3"/><net_sink comp="154" pin=2"/></net>

<net id="165"><net_src comp="64" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="166"><net_src comp="147" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="172"><net_src comp="6" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="94" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="174"><net_src comp="94" pin="0"/><net_sink comp="167" pin=2"/></net>

<net id="180"><net_src comp="167" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="186"><net_src comp="12" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="94" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="188"><net_src comp="175" pin="3"/><net_sink comp="154" pin=1"/></net>

<net id="189"><net_src comp="181" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="195"><net_src comp="6" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="94" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="197"><net_src comp="114" pin="0"/><net_sink comp="190" pin=2"/></net>

<net id="198"><net_src comp="190" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="204"><net_src comp="12" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="94" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="206"><net_src comp="175" pin="3"/><net_sink comp="154" pin=4"/></net>

<net id="207"><net_src comp="199" pin="3"/><net_sink comp="154" pin=2"/></net>

<net id="213"><net_src comp="6" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="94" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="215"><net_src comp="118" pin="0"/><net_sink comp="208" pin=2"/></net>

<net id="216"><net_src comp="208" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="222"><net_src comp="12" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="94" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="224"><net_src comp="217" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="230"><net_src comp="6" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="94" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="232"><net_src comp="120" pin="0"/><net_sink comp="225" pin=2"/></net>

<net id="233"><net_src comp="225" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="239"><net_src comp="12" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="94" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="241"><net_src comp="234" pin="3"/><net_sink comp="154" pin=2"/></net>

<net id="247"><net_src comp="12" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="94" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="249"><net_src comp="242" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="255"><net_src comp="4" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="94" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="257"><net_src comp="94" pin="0"/><net_sink comp="250" pin=2"/></net>

<net id="263"><net_src comp="250" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="269"><net_src comp="2" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="94" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="276"><net_src comp="264" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="282"><net_src comp="4" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="283"><net_src comp="94" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="284"><net_src comp="114" pin="0"/><net_sink comp="277" pin=2"/></net>

<net id="285"><net_src comp="277" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="291"><net_src comp="2" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="292"><net_src comp="94" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="293"><net_src comp="286" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="299"><net_src comp="4" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="300"><net_src comp="94" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="301"><net_src comp="118" pin="0"/><net_sink comp="294" pin=2"/></net>

<net id="302"><net_src comp="294" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="308"><net_src comp="2" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="309"><net_src comp="94" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="310"><net_src comp="303" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="316"><net_src comp="4" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="317"><net_src comp="94" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="318"><net_src comp="120" pin="0"/><net_sink comp="311" pin=2"/></net>

<net id="319"><net_src comp="311" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="325"><net_src comp="2" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="326"><net_src comp="94" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="327"><net_src comp="320" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="333"><net_src comp="8" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="334"><net_src comp="94" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="340"><net_src comp="328" pin="3"/><net_sink comp="335" pin=0"/></net>

<net id="346"><net_src comp="8" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="347"><net_src comp="94" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="348"><net_src comp="341" pin="3"/><net_sink comp="335" pin=0"/></net>

<net id="354"><net_src comp="8" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="355"><net_src comp="94" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="356"><net_src comp="349" pin="3"/><net_sink comp="335" pin=0"/></net>

<net id="362"><net_src comp="8" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="363"><net_src comp="94" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="364"><net_src comp="357" pin="3"/><net_sink comp="335" pin=0"/></net>

<net id="368"><net_src comp="74" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="375"><net_src comp="365" pin="1"/><net_sink comp="369" pin=2"/></net>

<net id="379"><net_src comp="74" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="386"><net_src comp="376" pin="1"/><net_sink comp="380" pin=2"/></net>

<net id="399"><net_src comp="112" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="42" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="405"><net_src comp="112" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="40" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="411"><net_src comp="112" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="38" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="417"><net_src comp="112" pin="0"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="44" pin="0"/><net_sink comp="413" pin=1"/></net>

<net id="423"><net_src comp="175" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="70" pin="0"/><net_sink comp="419" pin=1"/></net>

<net id="428"><net_src comp="22" pin="0"/><net_sink comp="425" pin=0"/></net>

<net id="432"><net_src comp="24" pin="0"/><net_sink comp="429" pin=0"/></net>

<net id="436"><net_src comp="26" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="440"><net_src comp="28" pin="0"/><net_sink comp="437" pin=0"/></net>

<net id="447"><net_src comp="128" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="448"><net_src comp="258" pin="3"/><net_sink comp="441" pin=1"/></net>

<net id="449"><net_src comp="130" pin="0"/><net_sink comp="441" pin=2"/></net>

<net id="450"><net_src comp="132" pin="0"/><net_sink comp="441" pin=3"/></net>

<net id="454"><net_src comp="387" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="459"><net_src comp="64" pin="0"/><net_sink comp="455" pin=0"/></net>

<net id="460"><net_src comp="10" pin="0"/><net_sink comp="455" pin=1"/></net>

<net id="465"><net_src comp="369" pin="4"/><net_sink comp="461" pin=0"/></net>

<net id="466"><net_src comp="76" pin="0"/><net_sink comp="461" pin=1"/></net>

<net id="471"><net_src comp="369" pin="4"/><net_sink comp="467" pin=0"/></net>

<net id="472"><net_src comp="84" pin="0"/><net_sink comp="467" pin=1"/></net>

<net id="478"><net_src comp="90" pin="0"/><net_sink comp="473" pin=0"/></net>

<net id="479"><net_src comp="369" pin="4"/><net_sink comp="473" pin=1"/></net>

<net id="480"><net_src comp="92" pin="0"/><net_sink comp="473" pin=2"/></net>

<net id="484"><net_src comp="473" pin="3"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="490"><net_src comp="473" pin="3"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="96" pin="0"/><net_sink comp="486" pin=1"/></net>

<net id="497"><net_src comp="98" pin="0"/><net_sink comp="492" pin=0"/></net>

<net id="498"><net_src comp="100" pin="0"/><net_sink comp="492" pin=1"/></net>

<net id="499"><net_src comp="486" pin="2"/><net_sink comp="492" pin=2"/></net>

<net id="500"><net_src comp="492" pin="3"/><net_sink comp="147" pin=2"/></net>

<net id="504"><net_src comp="369" pin="4"/><net_sink comp="501" pin=0"/></net>

<net id="509"><net_src comp="64" pin="0"/><net_sink comp="505" pin=0"/></net>

<net id="510"><net_src comp="18" pin="0"/><net_sink comp="505" pin=1"/></net>

<net id="515"><net_src comp="64" pin="0"/><net_sink comp="511" pin=0"/></net>

<net id="516"><net_src comp="26" pin="0"/><net_sink comp="511" pin=1"/></net>

<net id="521"><net_src comp="64" pin="0"/><net_sink comp="517" pin=0"/></net>

<net id="522"><net_src comp="34" pin="0"/><net_sink comp="517" pin=1"/></net>

<net id="527"><net_src comp="74" pin="0"/><net_sink comp="523" pin=0"/></net>

<net id="528"><net_src comp="50" pin="0"/><net_sink comp="523" pin=1"/></net>

<net id="533"><net_src comp="64" pin="0"/><net_sink comp="529" pin=0"/></net>

<net id="534"><net_src comp="16" pin="0"/><net_sink comp="529" pin=1"/></net>

<net id="539"><net_src comp="64" pin="0"/><net_sink comp="535" pin=0"/></net>

<net id="540"><net_src comp="24" pin="0"/><net_sink comp="535" pin=1"/></net>

<net id="545"><net_src comp="64" pin="0"/><net_sink comp="541" pin=0"/></net>

<net id="546"><net_src comp="32" pin="0"/><net_sink comp="541" pin=1"/></net>

<net id="551"><net_src comp="74" pin="0"/><net_sink comp="547" pin=0"/></net>

<net id="552"><net_src comp="48" pin="0"/><net_sink comp="547" pin=1"/></net>

<net id="557"><net_src comp="64" pin="0"/><net_sink comp="553" pin=0"/></net>

<net id="558"><net_src comp="14" pin="0"/><net_sink comp="553" pin=1"/></net>

<net id="563"><net_src comp="64" pin="0"/><net_sink comp="559" pin=0"/></net>

<net id="564"><net_src comp="22" pin="0"/><net_sink comp="559" pin=1"/></net>

<net id="569"><net_src comp="64" pin="0"/><net_sink comp="565" pin=0"/></net>

<net id="570"><net_src comp="30" pin="0"/><net_sink comp="565" pin=1"/></net>

<net id="575"><net_src comp="74" pin="0"/><net_sink comp="571" pin=0"/></net>

<net id="576"><net_src comp="46" pin="0"/><net_sink comp="571" pin=1"/></net>

<net id="581"><net_src comp="64" pin="0"/><net_sink comp="577" pin=0"/></net>

<net id="582"><net_src comp="20" pin="0"/><net_sink comp="577" pin=1"/></net>

<net id="587"><net_src comp="64" pin="0"/><net_sink comp="583" pin=0"/></net>

<net id="588"><net_src comp="28" pin="0"/><net_sink comp="583" pin=1"/></net>

<net id="593"><net_src comp="64" pin="0"/><net_sink comp="589" pin=0"/></net>

<net id="594"><net_src comp="36" pin="0"/><net_sink comp="589" pin=1"/></net>

<net id="599"><net_src comp="74" pin="0"/><net_sink comp="595" pin=0"/></net>

<net id="600"><net_src comp="52" pin="0"/><net_sink comp="595" pin=1"/></net>

<net id="604"><net_src comp="14" pin="0"/><net_sink comp="601" pin=0"/></net>

<net id="608"><net_src comp="601" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="614"><net_src comp="601" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="615"><net_src comp="80" pin="0"/><net_sink comp="610" pin=1"/></net>

<net id="620"><net_src comp="610" pin="2"/><net_sink comp="616" pin=0"/></net>

<net id="621"><net_src comp="14" pin="0"/><net_sink comp="616" pin=1"/></net>

<net id="625"><net_src comp="16" pin="0"/><net_sink comp="622" pin=0"/></net>

<net id="629"><net_src comp="622" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="634"><net_src comp="626" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="635"><net_src comp="116" pin="0"/><net_sink comp="630" pin=1"/></net>

<net id="639"><net_src comp="630" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="645"><net_src comp="622" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="646"><net_src comp="80" pin="0"/><net_sink comp="641" pin=1"/></net>

<net id="651"><net_src comp="641" pin="2"/><net_sink comp="647" pin=0"/></net>

<net id="652"><net_src comp="16" pin="0"/><net_sink comp="647" pin=1"/></net>

<net id="656"><net_src comp="18" pin="0"/><net_sink comp="653" pin=0"/></net>

<net id="660"><net_src comp="653" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="665"><net_src comp="657" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="666"><net_src comp="84" pin="0"/><net_sink comp="661" pin=1"/></net>

<net id="670"><net_src comp="661" pin="2"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="676"><net_src comp="653" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="677"><net_src comp="80" pin="0"/><net_sink comp="672" pin=1"/></net>

<net id="682"><net_src comp="672" pin="2"/><net_sink comp="678" pin=0"/></net>

<net id="683"><net_src comp="18" pin="0"/><net_sink comp="678" pin=1"/></net>

<net id="687"><net_src comp="20" pin="0"/><net_sink comp="684" pin=0"/></net>

<net id="691"><net_src comp="684" pin="1"/><net_sink comp="688" pin=0"/></net>

<net id="696"><net_src comp="688" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="697"><net_src comp="122" pin="0"/><net_sink comp="692" pin=1"/></net>

<net id="701"><net_src comp="692" pin="2"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="707"><net_src comp="684" pin="1"/><net_sink comp="703" pin=0"/></net>

<net id="708"><net_src comp="80" pin="0"/><net_sink comp="703" pin=1"/></net>

<net id="713"><net_src comp="703" pin="2"/><net_sink comp="709" pin=0"/></net>

<net id="714"><net_src comp="20" pin="0"/><net_sink comp="709" pin=1"/></net>

<net id="719"><net_src comp="380" pin="4"/><net_sink comp="715" pin=0"/></net>

<net id="720"><net_src comp="76" pin="0"/><net_sink comp="715" pin=1"/></net>

<net id="725"><net_src comp="380" pin="4"/><net_sink comp="721" pin=0"/></net>

<net id="726"><net_src comp="84" pin="0"/><net_sink comp="721" pin=1"/></net>

<net id="730"><net_src comp="380" pin="4"/><net_sink comp="727" pin=0"/></net>

<net id="735"><net_src comp="380" pin="4"/><net_sink comp="731" pin=0"/></net>

<net id="736"><net_src comp="76" pin="0"/><net_sink comp="731" pin=1"/></net>

<net id="745"><net_src comp="126" pin="0"/><net_sink comp="737" pin=0"/></net>

<net id="746"><net_src comp="425" pin="1"/><net_sink comp="737" pin=1"/></net>

<net id="747"><net_src comp="429" pin="1"/><net_sink comp="737" pin=2"/></net>

<net id="748"><net_src comp="433" pin="1"/><net_sink comp="737" pin=3"/></net>

<net id="749"><net_src comp="437" pin="1"/><net_sink comp="737" pin=4"/></net>

<net id="750"><net_src comp="727" pin="1"/><net_sink comp="737" pin=5"/></net>

<net id="755"><net_src comp="737" pin="6"/><net_sink comp="751" pin=0"/></net>

<net id="756"><net_src comp="64" pin="0"/><net_sink comp="751" pin=1"/></net>

<net id="760"><net_src comp="30" pin="0"/><net_sink comp="757" pin=0"/></net>

<net id="764"><net_src comp="32" pin="0"/><net_sink comp="761" pin=0"/></net>

<net id="768"><net_src comp="34" pin="0"/><net_sink comp="765" pin=0"/></net>

<net id="772"><net_src comp="36" pin="0"/><net_sink comp="769" pin=0"/></net>

<net id="781"><net_src comp="126" pin="0"/><net_sink comp="773" pin=0"/></net>

<net id="782"><net_src comp="757" pin="1"/><net_sink comp="773" pin=1"/></net>

<net id="783"><net_src comp="761" pin="1"/><net_sink comp="773" pin=2"/></net>

<net id="784"><net_src comp="765" pin="1"/><net_sink comp="773" pin=3"/></net>

<net id="785"><net_src comp="769" pin="1"/><net_sink comp="773" pin=4"/></net>

<net id="786"><net_src comp="727" pin="1"/><net_sink comp="773" pin=5"/></net>

<net id="790"><net_src comp="773" pin="6"/><net_sink comp="787" pin=0"/></net>

<net id="795"><net_src comp="731" pin="2"/><net_sink comp="791" pin=0"/></net>

<net id="796"><net_src comp="787" pin="1"/><net_sink comp="791" pin=1"/></net>

<net id="800"><net_src comp="791" pin="2"/><net_sink comp="797" pin=0"/></net>

<net id="801"><net_src comp="797" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="806"><net_src comp="773" pin="6"/><net_sink comp="802" pin=0"/></net>

<net id="807"><net_src comp="80" pin="0"/><net_sink comp="802" pin=1"/></net>

<net id="812"><net_src comp="802" pin="2"/><net_sink comp="808" pin=0"/></net>

<net id="813"><net_src comp="34" pin="0"/><net_sink comp="808" pin=1"/></net>

<net id="818"><net_src comp="802" pin="2"/><net_sink comp="814" pin=0"/></net>

<net id="819"><net_src comp="32" pin="0"/><net_sink comp="814" pin=1"/></net>

<net id="824"><net_src comp="802" pin="2"/><net_sink comp="820" pin=0"/></net>

<net id="825"><net_src comp="30" pin="0"/><net_sink comp="820" pin=1"/></net>

<net id="830"><net_src comp="802" pin="2"/><net_sink comp="826" pin=0"/></net>

<net id="831"><net_src comp="36" pin="0"/><net_sink comp="826" pin=1"/></net>

<net id="835"><net_src comp="10" pin="0"/><net_sink comp="832" pin=0"/></net>

<net id="839"><net_src comp="832" pin="1"/><net_sink comp="836" pin=0"/></net>

<net id="844"><net_src comp="836" pin="1"/><net_sink comp="840" pin=0"/></net>

<net id="845"><net_src comp="50" pin="0"/><net_sink comp="840" pin=1"/></net>

<net id="850"><net_src comp="836" pin="1"/><net_sink comp="846" pin=0"/></net>

<net id="851"><net_src comp="48" pin="0"/><net_sink comp="846" pin=1"/></net>

<net id="856"><net_src comp="836" pin="1"/><net_sink comp="852" pin=0"/></net>

<net id="857"><net_src comp="46" pin="0"/><net_sink comp="852" pin=1"/></net>

<net id="862"><net_src comp="836" pin="1"/><net_sink comp="858" pin=0"/></net>

<net id="863"><net_src comp="52" pin="0"/><net_sink comp="858" pin=1"/></net>

<net id="868"><net_src comp="832" pin="1"/><net_sink comp="864" pin=0"/></net>

<net id="869"><net_src comp="80" pin="0"/><net_sink comp="864" pin=1"/></net>

<net id="874"><net_src comp="864" pin="2"/><net_sink comp="870" pin=0"/></net>

<net id="875"><net_src comp="10" pin="0"/><net_sink comp="870" pin=1"/></net>

<net id="880"><net_src comp="154" pin="3"/><net_sink comp="876" pin=0"/></net>

<net id="881"><net_src comp="26" pin="0"/><net_sink comp="876" pin=1"/></net>

<net id="886"><net_src comp="154" pin="3"/><net_sink comp="882" pin=0"/></net>

<net id="887"><net_src comp="24" pin="0"/><net_sink comp="882" pin=1"/></net>

<net id="892"><net_src comp="154" pin="3"/><net_sink comp="888" pin=0"/></net>

<net id="893"><net_src comp="22" pin="0"/><net_sink comp="888" pin=1"/></net>

<net id="898"><net_src comp="154" pin="3"/><net_sink comp="894" pin=0"/></net>

<net id="899"><net_src comp="28" pin="0"/><net_sink comp="894" pin=1"/></net>

<net id="904"><net_src comp="425" pin="1"/><net_sink comp="900" pin=0"/></net>

<net id="905"><net_src comp="70" pin="0"/><net_sink comp="900" pin=1"/></net>

<net id="910"><net_src comp="900" pin="2"/><net_sink comp="906" pin=0"/></net>

<net id="911"><net_src comp="22" pin="0"/><net_sink comp="906" pin=1"/></net>

<net id="916"><net_src comp="429" pin="1"/><net_sink comp="912" pin=0"/></net>

<net id="917"><net_src comp="70" pin="0"/><net_sink comp="912" pin=1"/></net>

<net id="922"><net_src comp="912" pin="2"/><net_sink comp="918" pin=0"/></net>

<net id="923"><net_src comp="24" pin="0"/><net_sink comp="918" pin=1"/></net>

<net id="928"><net_src comp="433" pin="1"/><net_sink comp="924" pin=0"/></net>

<net id="929"><net_src comp="70" pin="0"/><net_sink comp="924" pin=1"/></net>

<net id="934"><net_src comp="924" pin="2"/><net_sink comp="930" pin=0"/></net>

<net id="935"><net_src comp="26" pin="0"/><net_sink comp="930" pin=1"/></net>

<net id="940"><net_src comp="437" pin="1"/><net_sink comp="936" pin=0"/></net>

<net id="941"><net_src comp="70" pin="0"/><net_sink comp="936" pin=1"/></net>

<net id="946"><net_src comp="936" pin="2"/><net_sink comp="942" pin=0"/></net>

<net id="947"><net_src comp="28" pin="0"/><net_sink comp="942" pin=1"/></net>

<net id="951"><net_src comp="258" pin="3"/><net_sink comp="948" pin=0"/></net>

<net id="955"><net_src comp="441" pin="4"/><net_sink comp="952" pin=0"/></net>

<net id="956"><net_src comp="952" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="960"><net_src comp="957" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="964"><net_src comp="271" pin="3"/><net_sink comp="961" pin=0"/></net>

<net id="965"><net_src comp="961" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="969"><net_src comp="258" pin="3"/><net_sink comp="966" pin=0"/></net>

<net id="973"><net_src comp="441" pin="4"/><net_sink comp="970" pin=0"/></net>

<net id="974"><net_src comp="970" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="978"><net_src comp="975" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="982"><net_src comp="271" pin="3"/><net_sink comp="979" pin=0"/></net>

<net id="983"><net_src comp="979" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="987"><net_src comp="258" pin="3"/><net_sink comp="984" pin=0"/></net>

<net id="991"><net_src comp="441" pin="4"/><net_sink comp="988" pin=0"/></net>

<net id="992"><net_src comp="988" pin="1"/><net_sink comp="303" pin=2"/></net>

<net id="996"><net_src comp="993" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="1000"><net_src comp="271" pin="3"/><net_sink comp="997" pin=0"/></net>

<net id="1001"><net_src comp="997" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="1005"><net_src comp="258" pin="3"/><net_sink comp="1002" pin=0"/></net>

<net id="1009"><net_src comp="441" pin="4"/><net_sink comp="1006" pin=0"/></net>

<net id="1010"><net_src comp="1006" pin="1"/><net_sink comp="320" pin=2"/></net>

<net id="1014"><net_src comp="1011" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="1018"><net_src comp="271" pin="3"/><net_sink comp="1015" pin=0"/></net>

<net id="1019"><net_src comp="1015" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="1023"><net_src comp="38" pin="0"/><net_sink comp="1020" pin=0"/></net>

<net id="1024"><net_src comp="1020" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="1028"><net_src comp="40" pin="0"/><net_sink comp="1025" pin=0"/></net>

<net id="1029"><net_src comp="1025" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="1033"><net_src comp="42" pin="0"/><net_sink comp="1030" pin=0"/></net>

<net id="1034"><net_src comp="1030" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="1038"><net_src comp="44" pin="0"/><net_sink comp="1035" pin=0"/></net>

<net id="1039"><net_src comp="1035" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="1044"><net_src comp="451" pin="1"/><net_sink comp="1040" pin=0"/></net>

<net id="1045"><net_src comp="38" pin="0"/><net_sink comp="1040" pin=1"/></net>

<net id="1049"><net_src comp="46" pin="0"/><net_sink comp="1046" pin=0"/></net>

<net id="1053"><net_src comp="1046" pin="1"/><net_sink comp="1050" pin=0"/></net>

<net id="1054"><net_src comp="1050" pin="1"/><net_sink comp="328" pin=2"/></net>

<net id="1058"><net_src comp="451" pin="1"/><net_sink comp="1055" pin=0"/></net>

<net id="1059"><net_src comp="1055" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="1064"><net_src comp="451" pin="1"/><net_sink comp="1060" pin=0"/></net>

<net id="1065"><net_src comp="40" pin="0"/><net_sink comp="1060" pin=1"/></net>

<net id="1069"><net_src comp="48" pin="0"/><net_sink comp="1066" pin=0"/></net>

<net id="1073"><net_src comp="1066" pin="1"/><net_sink comp="1070" pin=0"/></net>

<net id="1074"><net_src comp="1070" pin="1"/><net_sink comp="341" pin=2"/></net>

<net id="1078"><net_src comp="451" pin="1"/><net_sink comp="1075" pin=0"/></net>

<net id="1079"><net_src comp="1075" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="1084"><net_src comp="451" pin="1"/><net_sink comp="1080" pin=0"/></net>

<net id="1085"><net_src comp="42" pin="0"/><net_sink comp="1080" pin=1"/></net>

<net id="1089"><net_src comp="50" pin="0"/><net_sink comp="1086" pin=0"/></net>

<net id="1093"><net_src comp="1086" pin="1"/><net_sink comp="1090" pin=0"/></net>

<net id="1094"><net_src comp="1090" pin="1"/><net_sink comp="349" pin=2"/></net>

<net id="1098"><net_src comp="451" pin="1"/><net_sink comp="1095" pin=0"/></net>

<net id="1099"><net_src comp="1095" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="1104"><net_src comp="451" pin="1"/><net_sink comp="1100" pin=0"/></net>

<net id="1105"><net_src comp="44" pin="0"/><net_sink comp="1100" pin=1"/></net>

<net id="1109"><net_src comp="52" pin="0"/><net_sink comp="1106" pin=0"/></net>

<net id="1113"><net_src comp="1106" pin="1"/><net_sink comp="1110" pin=0"/></net>

<net id="1114"><net_src comp="1110" pin="1"/><net_sink comp="357" pin=2"/></net>

<net id="1118"><net_src comp="451" pin="1"/><net_sink comp="1115" pin=0"/></net>

<net id="1119"><net_src comp="1115" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="1123"><net_src comp="134" pin="2"/><net_sink comp="1120" pin=0"/></net>

<net id="1127"><net_src comp="461" pin="2"/><net_sink comp="1124" pin=0"/></net>

<net id="1128"><net_src comp="1124" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="1138"><net_src comp="167" pin="3"/><net_sink comp="1135" pin=0"/></net>

<net id="1139"><net_src comp="1135" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="1146"><net_src comp="190" pin="3"/><net_sink comp="1143" pin=0"/></net>

<net id="1147"><net_src comp="1143" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="1154"><net_src comp="208" pin="3"/><net_sink comp="1151" pin=0"/></net>

<net id="1155"><net_src comp="1151" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="1162"><net_src comp="225" pin="3"/><net_sink comp="1159" pin=0"/></net>

<net id="1163"><net_src comp="1159" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="1170"><net_src comp="715" pin="2"/><net_sink comp="1167" pin=0"/></net>

<net id="1171"><net_src comp="1167" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="1175"><net_src comp="721" pin="2"/><net_sink comp="1172" pin=0"/></net>

<net id="1179"><net_src comp="727" pin="1"/><net_sink comp="1176" pin=0"/></net>

<net id="1183"><net_src comp="751" pin="2"/><net_sink comp="1180" pin=0"/></net>

<net id="1187"><net_src comp="242" pin="3"/><net_sink comp="1184" pin=0"/></net>

<net id="1188"><net_src comp="1184" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="1192"><net_src comp="250" pin="3"/><net_sink comp="1189" pin=0"/></net>

<net id="1193"><net_src comp="1189" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="1197"><net_src comp="948" pin="1"/><net_sink comp="1194" pin=0"/></net>

<net id="1198"><net_src comp="1194" pin="1"/><net_sink comp="957" pin=0"/></net>

<net id="1202"><net_src comp="264" pin="3"/><net_sink comp="1199" pin=0"/></net>

<net id="1203"><net_src comp="1199" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="1207"><net_src comp="277" pin="3"/><net_sink comp="1204" pin=0"/></net>

<net id="1208"><net_src comp="1204" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="1212"><net_src comp="957" pin="1"/><net_sink comp="1209" pin=0"/></net>

<net id="1213"><net_src comp="1209" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="1217"><net_src comp="961" pin="1"/><net_sink comp="1214" pin=0"/></net>

<net id="1218"><net_src comp="1214" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="1222"><net_src comp="966" pin="1"/><net_sink comp="1219" pin=0"/></net>

<net id="1223"><net_src comp="1219" pin="1"/><net_sink comp="975" pin=0"/></net>

<net id="1227"><net_src comp="286" pin="3"/><net_sink comp="1224" pin=0"/></net>

<net id="1228"><net_src comp="1224" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="1232"><net_src comp="294" pin="3"/><net_sink comp="1229" pin=0"/></net>

<net id="1233"><net_src comp="1229" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="1237"><net_src comp="975" pin="1"/><net_sink comp="1234" pin=0"/></net>

<net id="1238"><net_src comp="1234" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="1242"><net_src comp="979" pin="1"/><net_sink comp="1239" pin=0"/></net>

<net id="1243"><net_src comp="1239" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="1247"><net_src comp="984" pin="1"/><net_sink comp="1244" pin=0"/></net>

<net id="1248"><net_src comp="1244" pin="1"/><net_sink comp="993" pin=0"/></net>

<net id="1252"><net_src comp="303" pin="3"/><net_sink comp="1249" pin=0"/></net>

<net id="1253"><net_src comp="1249" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="1257"><net_src comp="311" pin="3"/><net_sink comp="1254" pin=0"/></net>

<net id="1258"><net_src comp="1254" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="1262"><net_src comp="993" pin="1"/><net_sink comp="1259" pin=0"/></net>

<net id="1263"><net_src comp="1259" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="1267"><net_src comp="997" pin="1"/><net_sink comp="1264" pin=0"/></net>

<net id="1268"><net_src comp="1264" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="1272"><net_src comp="1002" pin="1"/><net_sink comp="1269" pin=0"/></net>

<net id="1273"><net_src comp="1269" pin="1"/><net_sink comp="1011" pin=0"/></net>

<net id="1277"><net_src comp="320" pin="3"/><net_sink comp="1274" pin=0"/></net>

<net id="1278"><net_src comp="1274" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="1282"><net_src comp="391" pin="2"/><net_sink comp="1279" pin=0"/></net>

<net id="1283"><net_src comp="1279" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="1287"><net_src comp="1011" pin="1"/><net_sink comp="1284" pin=0"/></net>

<net id="1288"><net_src comp="1284" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="1292"><net_src comp="1015" pin="1"/><net_sink comp="1289" pin=0"/></net>

<net id="1293"><net_src comp="1289" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="1300"><net_src comp="391" pin="2"/><net_sink comp="1297" pin=0"/></net>

<net id="1301"><net_src comp="1297" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="1308"><net_src comp="391" pin="2"/><net_sink comp="1305" pin=0"/></net>

<net id="1309"><net_src comp="1305" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="1316"><net_src comp="391" pin="2"/><net_sink comp="1313" pin=0"/></net>

<net id="1317"><net_src comp="1313" pin="1"/><net_sink comp="387" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_vec | {21 22 23 24 }
	Port: max_row_id | {1 8 }
	Port: row_len_slot_arr | {2 4 5 6 7 }
	Port: slot_counter_0 | {2 4 }
	Port: slot_counter_1 | {2 5 }
	Port: slot_counter_2 | {2 6 }
	Port: slot_counter_3 | {2 7 }
	Port: slot_row_counter_0 | {2 9 10 }
	Port: slot_row_counter_1 | {2 9 10 }
	Port: slot_row_counter_2 | {2 9 10 }
	Port: slot_row_counter_3 | {2 9 10 }
	Port: slot_row_len_id_0 | {2 8 }
	Port: slot_row_len_id_1 | {2 8 }
	Port: slot_row_len_id_2 | {2 8 }
	Port: slot_row_len_id_3 | {2 8 }
	Port: slot_res_arr_0 | {2 8 21 }
	Port: slot_res_arr_1 | {2 8 22 }
	Port: slot_res_arr_2 | {2 8 23 }
	Port: slot_res_arr_3 | {2 8 24 }
	Port: slot_row_id_0 | {2 8 }
	Port: slot_row_id_1 | {2 8 }
	Port: slot_row_id_2 | {2 8 }
	Port: slot_row_id_3 | {2 8 }
 - Input state : 
	Port: HLS_CISR_spmv_accel : cmd_start | {1 }
	Port: HLS_CISR_spmv_accel : inp_vec | {11 12 13 14 15 }
	Port: HLS_CISR_spmv_accel : slot_data_arr | {10 11 12 13 14 }
	Port: HLS_CISR_spmv_accel : slot_arr_row_len | {3 4 5 6 7 }
	Port: HLS_CISR_spmv_accel : max_row_id | {8 }
	Port: HLS_CISR_spmv_accel : row_len_slot_arr | {8 9 }
	Port: HLS_CISR_spmv_accel : slot_counter_0 | {4 }
	Port: HLS_CISR_spmv_accel : slot_counter_1 | {5 }
	Port: HLS_CISR_spmv_accel : slot_counter_2 | {6 }
	Port: HLS_CISR_spmv_accel : slot_counter_3 | {7 }
	Port: HLS_CISR_spmv_accel : slot_row_counter_0 | {8 10 }
	Port: HLS_CISR_spmv_accel : slot_row_counter_1 | {8 10 }
	Port: HLS_CISR_spmv_accel : slot_row_counter_2 | {8 10 }
	Port: HLS_CISR_spmv_accel : slot_row_counter_3 | {8 10 }
	Port: HLS_CISR_spmv_accel : slot_row_len_id_0 | {8 }
	Port: HLS_CISR_spmv_accel : slot_row_len_id_1 | {8 }
	Port: HLS_CISR_spmv_accel : slot_row_len_id_2 | {8 }
	Port: HLS_CISR_spmv_accel : slot_row_len_id_3 | {8 }
	Port: HLS_CISR_spmv_accel : slot_res_arr_0 | {16 }
	Port: HLS_CISR_spmv_accel : slot_res_arr_1 | {17 }
	Port: HLS_CISR_spmv_accel : slot_res_arr_2 | {18 }
	Port: HLS_CISR_spmv_accel : slot_res_arr_3 | {19 }
	Port: HLS_CISR_spmv_accel : slot_row_id_0 | {21 }
	Port: HLS_CISR_spmv_accel : slot_row_id_1 | {22 }
	Port: HLS_CISR_spmv_accel : slot_row_id_2 | {23 }
	Port: HLS_CISR_spmv_accel : slot_row_id_3 | {24 }
  - Chain level:
	State 1
	State 2
		add_ln26 : 1
		icmp_ln26 : 1
		br_ln26 : 2
		tmp_2 : 1
		zext_ln37 : 2
		row_len_slot_arr_addr_4 : 3
		or_ln37 : 2
		tmp_3 : 2
		row_len_slot_arr_addr_6 : 3
		trunc_ln29 : 1
		switch_ln29 : 2
		store_ln37 : 4
		store_ln37 : 4
	State 3
		slot_arr_row_len_load : 1
	State 4
		icmp_ln55 : 1
		br_ln55 : 2
		zext_ln58 : 1
		row_len_slot_arr_addr : 2
		store_ln58 : 3
		add_ln59 : 1
		store_ln59 : 2
		slot_arr_row_len_load_1 : 1
	State 5
		icmp_ln55_1 : 1
		br_ln55 : 2
		trunc_ln58 : 1
		add_ln58 : 2
		zext_ln58_1 : 3
		row_len_slot_arr_addr_1 : 4
		store_ln58 : 5
		add_ln59_1 : 1
		store_ln59 : 2
		slot_arr_row_len_load_2 : 1
	State 6
		icmp_ln55_2 : 1
		br_ln55 : 2
		trunc_ln58_1 : 1
		xor_ln58 : 2
		zext_ln58_2 : 2
		row_len_slot_arr_addr_2 : 3
		store_ln58 : 4
		add_ln59_2 : 1
		store_ln59 : 2
		slot_arr_row_len_load_3 : 1
	State 7
		icmp_ln55_3 : 1
		br_ln55 : 2
		trunc_ln58_2 : 1
		add_ln58_1 : 2
		zext_ln58_3 : 3
		row_len_slot_arr_addr_3 : 4
		store_ln58 : 5
		add_ln59_3 : 1
		store_ln59 : 2
	State 8
		add_ln68 : 1
		icmp_ln68 : 1
		br_ln68 : 2
		trunc_ln86 : 1
		shl_ln68 : 1
		tmp : 2
		icmp_ln80 : 3
		br_ln80 : 4
		switch_ln83 : 2
		tmp_1 : 2
		trunc_ln86_1 : 3
		add_ln86 : 4
		zext_ln86 : 5
		row_len_slot_arr_addr_5 : 6
		row_len_slot_arr_load : 7
		switch_ln86 : 2
		add_ln87 : 3
		switch_ln87 : 2
		store_ln87 : 4
		store_ln87 : 4
		store_ln87 : 4
		store_ln87 : 4
		trunc_ln91 : 1
		switch_ln91 : 2
		store_ln91 : 2
		store_ln91 : 2
		store_ln91 : 2
		store_ln91 : 2
		add_ln92 : 1
		store_ln92 : 2
	State 9
		store_ln86 : 1
		store_ln86 : 1
		store_ln86 : 1
		store_ln86 : 1
	State 10
		slot_data_arr_load : 1
		add_ln115 : 1
		store_ln115 : 2
		add_ln115_1 : 1
		store_ln115 : 2
		add_ln115_2 : 1
		store_ln115 : 2
		add_ln115_3 : 1
		store_ln115 : 2
	State 11
		trunc_ln107 : 1
		col_index : 1
		zext_ln111 : 2
		inp_vec_addr : 3
		inp_vec_load : 4
		slot_data_arr_load_1 : 1
	State 12
		bitcast_ln111 : 1
		mul_i : 2
		trunc_ln107_1 : 1
		col_index_1 : 1
		zext_ln111_1 : 2
		inp_vec_addr_1 : 3
		inp_vec_load_1 : 4
		slot_data_arr_load_2 : 1
	State 13
		bitcast_ln111_1 : 1
		mul_1_i : 2
		trunc_ln107_2 : 1
		col_index_2 : 1
		zext_ln111_2 : 2
		inp_vec_addr_2 : 3
		inp_vec_load_2 : 4
		slot_data_arr_load_3 : 1
	State 14
		bitcast_ln111_2 : 1
		mul_2_i : 2
		trunc_ln107_3 : 1
		col_index_3 : 1
		zext_ln111_3 : 2
		inp_vec_addr_3 : 3
		inp_vec_load_3 : 4
	State 15
		bitcast_ln111_3 : 1
		mul_3_i : 2
	State 16
		add_i : 1
	State 17
		add_1_i : 1
	State 18
		add_2_i : 1
	State 19
		add_3_i : 1
	State 20
	State 21
		zext_ln131 : 1
		output_vec_addr : 2
		store_ln131 : 3
	State 22
		zext_ln131_1 : 1
		output_vec_addr_1 : 2
		store_ln131 : 3
	State 23
		zext_ln131_2 : 1
		output_vec_addr_2 : 2
		store_ln131 : 3
	State 24
		zext_ln131_3 : 1
		output_vec_addr_3 : 2
		store_ln131 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|   fadd   |         grp_fu_387         |    2    |   205   |   390   |
|----------|----------------------------|---------|---------|---------|
|   fmul   |         grp_fu_391         |    3    |   143   |   321   |
|----------|----------------------------|---------|---------|---------|
|          |       add_ln26_fu_461      |    0    |    0    |    11   |
|          |       add_ln59_fu_610      |    0    |    0    |    39   |
|          |       add_ln58_fu_630      |    0    |    0    |    11   |
|          |      add_ln59_1_fu_641     |    0    |    0    |    39   |
|          |      add_ln59_2_fu_672     |    0    |    0    |    39   |
|          |      add_ln58_1_fu_692     |    0    |    0    |    11   |
|          |      add_ln59_3_fu_703     |    0    |    0    |    39   |
|    add   |       add_ln68_fu_715      |    0    |    0    |    11   |
|          |       add_ln86_fu_791      |    0    |    0    |    11   |
|          |       add_ln87_fu_802      |    0    |    0    |    39   |
|          |       add_ln92_fu_864      |    0    |    0    |    39   |
|          |      add_ln115_fu_900      |    0    |    0    |    39   |
|          |     add_ln115_1_fu_912     |    0    |    0    |    39   |
|          |     add_ln115_2_fu_924     |    0    |    0    |    39   |
|          |     add_ln115_3_fu_936     |    0    |    0    |    39   |
|----------|----------------------------|---------|---------|---------|
|          |         grp_fu_419         |    0    |    0    |    18   |
|   icmp   |      icmp_ln26_fu_467      |    0    |    0    |    8    |
|          |      icmp_ln68_fu_721      |    0    |    0    |    8    |
|          |      icmp_ln80_fu_751      |    0    |    0    |    18   |
|----------|----------------------------|---------|---------|---------|
|    mux   |         tmp_fu_737         |    0    |    0    |    20   |
|          |        tmp_1_fu_773        |    0    |    0    |    20   |
|----------|----------------------------|---------|---------|---------|
|    xor   |       xor_ln58_fu_661      |    0    |    0    |    3    |
|----------|----------------------------|---------|---------|---------|
|   read   | cmd_start_read_read_fu_134 |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|partselect|         grp_fu_441         |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|bitconcatenate|        tmp_2_fu_473        |    0    |    0    |    0    |
|          |        tmp_3_fu_492        |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |      zext_ln37_fu_481      |    0    |    0    |    0    |
|          |      zext_ln58_fu_605      |    0    |    0    |    0    |
|          |     zext_ln58_1_fu_636     |    0    |    0    |    0    |
|          |     zext_ln58_2_fu_667     |    0    |    0    |    0    |
|          |     zext_ln58_3_fu_698     |    0    |    0    |    0    |
|          |      zext_ln86_fu_797      |    0    |    0    |    0    |
|   zext   |      zext_ln111_fu_952     |    0    |    0    |    0    |
|          |     zext_ln111_1_fu_970    |    0    |    0    |    0    |
|          |     zext_ln111_2_fu_988    |    0    |    0    |    0    |
|          |    zext_ln111_3_fu_1006    |    0    |    0    |    0    |
|          |     zext_ln131_fu_1050     |    0    |    0    |    0    |
|          |    zext_ln131_1_fu_1070    |    0    |    0    |    0    |
|          |    zext_ln131_2_fu_1090    |    0    |    0    |    0    |
|          |    zext_ln131_3_fu_1110    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|    or    |       or_ln37_fu_486       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |      trunc_ln29_fu_501     |    0    |    0    |    0    |
|          |      trunc_ln58_fu_626     |    0    |    0    |    0    |
|          |     trunc_ln58_1_fu_657    |    0    |    0    |    0    |
|          |     trunc_ln58_2_fu_688    |    0    |    0    |    0    |
|          |      trunc_ln86_fu_727     |    0    |    0    |    0    |
|   trunc  |     trunc_ln86_1_fu_787    |    0    |    0    |    0    |
|          |      trunc_ln91_fu_836     |    0    |    0    |    0    |
|          |     trunc_ln107_fu_948     |    0    |    0    |    0    |
|          |    trunc_ln107_1_fu_966    |    0    |    0    |    0    |
|          |    trunc_ln107_2_fu_984    |    0    |    0    |    0    |
|          |    trunc_ln107_3_fu_1002   |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|    shl   |       shl_ln68_fu_731      |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    5    |   348   |   1251  |
|----------|----------------------------|---------|---------|---------|

Memories:
+----------------+--------+--------+--------+
|                |  BRAM  |   FF   |   LUT  |
+----------------+--------+--------+--------+
|row_len_slot_arr|    0   |   64   |    4   |
+----------------+--------+--------+--------+
|      Total     |    0   |   64   |    4   |
+----------------+--------+--------+--------+

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
|        add_ln26_reg_1124       |    3   |
|        add_ln68_reg_1167       |    3   |
|    bitcast_ln111_1_reg_1239    |   32   |
|    bitcast_ln111_2_reg_1264    |   32   |
|    bitcast_ln111_3_reg_1289    |   32   |
|     bitcast_ln111_reg_1214     |   32   |
|     cmd_start_read_reg_1120    |    1   |
|       icmp_ln68_reg_1172       |    1   |
|       icmp_ln80_reg_1180       |    1   |
|     inp_vec_addr_1_reg_1224    |    3   |
|     inp_vec_addr_2_reg_1249    |    3   |
|     inp_vec_addr_3_reg_1274    |    3   |
|      inp_vec_addr_reg_1199     |    3   |
|      matrix_val_1_reg_1234     |   32   |
|      matrix_val_2_reg_1259     |   32   |
|      matrix_val_3_reg_1284     |   32   |
|       matrix_val_reg_1209      |   32   |
|        mul_1_i_reg_1297        |   32   |
|        mul_2_i_reg_1305        |   32   |
|        mul_3_i_reg_1313        |   32   |
|         mul_i_reg_1279         |   32   |
|             reg_451            |   32   |
|row_len_slot_arr_addr_5_reg_1184|    3   |
|slot_arr_row_len_addr_1_reg_1143|    2   |
|slot_arr_row_len_addr_2_reg_1151|    2   |
|slot_arr_row_len_addr_3_reg_1159|    2   |
| slot_arr_row_len_addr_reg_1135 |    2   |
|  slot_data_arr_addr_1_reg_1204 |    2   |
|  slot_data_arr_addr_2_reg_1229 |    2   |
|  slot_data_arr_addr_3_reg_1254 |    2   |
|   slot_data_arr_addr_reg_1189  |    2   |
|        slot_id2_reg_376        |    3   |
|         slot_id_reg_365        |    3   |
|     trunc_ln107_1_reg_1219     |   32   |
|     trunc_ln107_2_reg_1244     |   32   |
|     trunc_ln107_3_reg_1269     |   32   |
|      trunc_ln107_reg_1194      |   32   |
|       trunc_ln86_reg_1176      |    2   |
+--------------------------------+--------+
|              Total             |   592  |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_154 |  p0  |   5  |   3  |   15   ||    25   |
| grp_access_fu_154 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_154 |  p2  |   3  |   0  |    0   ||    14   |
| grp_access_fu_154 |  p4  |   2  |   3  |    6   ||    9    |
| grp_access_fu_175 |  p0  |   8  |   2  |   16   ||    42   |
| grp_access_fu_258 |  p0  |   8  |   2  |   16   ||    42   |
| grp_access_fu_271 |  p0  |   8  |   3  |   24   ||    42   |
| grp_access_fu_335 |  p0  |   4  |   3  |   12   ||    20   |
| grp_access_fu_335 |  p1  |   4  |  32  |   128  ||    20   |
|     grp_fu_387    |  p0  |   4  |  32  |   128  ||    20   |
|     grp_fu_387    |  p1  |   4  |  32  |   128  ||    20   |
|     grp_fu_391    |  p0  |   8  |  32  |   256  ||    42   |
|     grp_fu_391    |  p1  |   8  |  32  |   256  ||    42   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  1049  || 25.6546 ||   347   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    5   |    -   |   348  |  1251  |
|   Memory  |    0   |    -   |    -   |   64   |    4   |
|Multiplexer|    -   |    -   |   25   |    -   |   347  |
|  Register |    -   |    -   |    -   |   592  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |    5   |   25   |  1004  |  1602  |
+-----------+--------+--------+--------+--------+--------+
