Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Apr 25 19:38:45 2019
| Host         : DESKTOP-IEG0QIL running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   188 |
| Unused register locations in slices containing registers |   176 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            2 |
|      4 |            4 |
|      6 |            2 |
|      8 |            6 |
|     10 |            2 |
|     12 |            4 |
|     14 |            2 |
|    16+ |          166 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |           13974 |         1831 |
| No           | No                    | Yes                    |              60 |           11 |
| No           | Yes                   | No                     |            2112 |          307 |
| Yes          | No                    | No                     |            5220 |          770 |
| Yes          | No                    | Yes                    |             430 |           66 |
| Yes          | Yes                   | No                     |            1340 |          211 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                     Clock Signal                    |                                                                          Enable Signal                                                                         |                                                                      Set/Reset Signal                                                                      | Slice Load Count | Bel Load Count |
+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/clk_wiz/inst/clk_out1                   |                                                                                                                                                                |                                                                                                                                                            |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     |                                                                                                                                                                | design_1_i/scurve_0/inst/scurve_ddiv_64ns_eOg_U9/scurve_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q_reg[3] |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     |                                                                                                                                                                | design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0]                                                          |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     |                                                                                                                                                                | design_1_i/util_vector_logic_2/Res[0]                                                                                                                      |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                |                                                                                                                                                            |                1 |              4 |
|  design_1_i/pulse_gen_scurve/inst/ticker/clock_250k |                                                                                                                                                                | design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     |                                                                                                                                                                | design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]          |                1 |              6 |
|  design_1_i/pulse_gen_scurve/inst/ticker/clock_250k |                                                                                                                                                                | design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]  |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_1                 |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                               |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                               |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/motion_planner/inst/motion_planner_mp_s_axi_U/waddr                                                                                                 |                                                                                                                                                            |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/scurve_0/inst/ap_CS_fsm_state150                                                                                                                    |                                                                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]                   |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/motion_planner/inst/motion_planner_mp_s_axi_U/ar_hs                                                                                                 |                                                                                                                                                            |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     |                                                                                                                                                                | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                               |                3 |             10 |
|  design_1_i/clk_wiz/inst/clk_out1                   |                                                                                                                                                                | design_1_i/util_vector_logic_2/Res[0]                                                                                                                      |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                    | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                         |                1 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/scurve_0/inst/scurve_dcmp_64ns_fYi_U10/scurve_ap_dcmp_0_no_dsp_64_u/tmp_77_reg_1327_reg[0]                                                          |                                                                                                                                                            |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     |                                                                                                                                                                | design_1_i/scurve_0/inst/scurve_dmul_64ns_dEe_U4/din1_buf1[60]_i_1__2_n_0                                                                                  |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/config_block/inst/config_block_c_s_axi_U/waddr                                                                                                      |                                                                                                                                                            |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/scurve_0/inst/scurve_scrv_s_axi_U/waddr                                                                                                             |                                                                                                                                                            |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                            |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                            |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11][0]      |                                                                                                                                                            |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                  |                                                                                                                                                            |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                 |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     |                                                                                                                                                                | design_1_i/scurve_0/inst/scurve_ddiv_64ns_eOg_U9/scurve_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/p_1_in12_out                                   |                2 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     |                                                                                                                                                                | design_1_i/scurve_0/inst/scurve_dmul_64ns_dEe_U7/scurve_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/STATE_DELAY/i_pipe/state_op[0]                       |                3 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     |                                                                                                                                                                | design_1_i/scurve_0/inst/scurve_dmul_64ns_dEe_U5/scurve_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/STATE_DELAY/i_pipe/state_op[0]                       |                3 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     |                                                                                                                                                                | design_1_i/scurve_0/inst/scurve_dsqrt_64nshbi_U21/scurve_ap_dsqrt_29_no_dsp_64_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.EXP/state_op[0]                     |                2 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                     |                7 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     |                                                                                                                                                                | design_1_i/scurve_0/inst/scurve_dmul_64ns_dEe_U6/scurve_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/STATE_DELAY/i_pipe/state_op[0]                       |                4 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     |                                                                                                                                                                | design_1_i/scurve_0/inst/scurve_dmul_64ns_dEe_U8/scurve_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/STATE_DELAY/i_pipe/state_op[0]                       |                3 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     |                                                                                                                                                                | design_1_i/scurve_0/inst/scurve_dmul_64ns_dEe_U4/scurve_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/STATE_DELAY/i_pipe/state_op[0]                       |                3 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                            |                4 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                                            |                2 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                                            |                3 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                 |                                                                                                                                                            |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                                            |                3 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                            |                5 |             32 |
|  design_1_i/pulse_gen_scurve/inst/ticker/clock_250k |                                                                                                                                                                | design_1_i/util_vector_logic_2/Res[0]                                                                                                                      |                5 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     |                                                                                                                                                                | design_1_i/motion_planner/inst/motion_planner_mp_s_axi_U/ap_rst_n_inv                                                                                      |               10 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/scurve_0/inst/ap_CS_fsm_state187                                                                                                                    |                                                                                                                                                            |                5 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/scurve_0/inst/ap_CS_fsm_state186                                                                                                                    | design_1_i/scurve_0/inst/p_Val2_7_reg_1404[31]                                                                                                             |                9 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                    | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                     |                9 |             46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[31]_6                                     |                                                                                                                                                            |                6 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     |                                                                                                                                                                | design_1_i/config_block/inst/config_block_sdivbkb_U1/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/dividend_tmp_reg[23]_0                        |                8 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[31]_35                                    |                                                                                                                                                            |                6 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[31]_44                                    |                                                                                                                                                            |                6 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[31]_48                                    |                                                                                                                                                            |                6 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[31]_11                                    |                                                                                                                                                            |                6 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[31]_2                                     |                                                                                                                                                            |                6 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[31]_32                                    |                                                                                                                                                            |                6 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[31]_50                                    |                                                                                                                                                            |                6 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[31]_1                                     |                                                                                                                                                            |                6 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[31]_7                                     |                                                                                                                                                            |                6 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[31]_49                                    |                                                                                                                                                            |                6 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[31]_22                                    |                                                                                                                                                            |                6 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[31]_5                                     |                                                                                                                                                            |                6 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[31]_57                                    |                                                                                                                                                            |                6 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[31]_28                                    |                                                                                                                                                            |                6 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[31]_12                                    |                                                                                                                                                            |                6 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[31]_27                                    |                                                                                                                                                            |                6 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[31]_36                                    |                                                                                                                                                            |                6 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[31]_18                                    |                                                                                                                                                            |                6 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[31]_42                                    |                                                                                                                                                            |                6 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[31]_37                                    |                                                                                                                                                            |                6 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[31]_41                                    |                                                                                                                                                            |                6 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[31]_8                                     |                                                                                                                                                            |                6 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[31]_31                                    |                                                                                                                                                            |                6 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[31]_19                                    |                                                                                                                                                            |                6 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[31]_15                                    |                                                                                                                                                            |                6 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[31]_39                                    |                                                                                                                                                            |                6 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[31]_38                                    |                                                                                                                                                            |                6 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[31]                                       |                                                                                                                                                            |                6 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[31]_13                                    |                                                                                                                                                            |                6 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[31]_14                                    |                                                                                                                                                            |                6 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[31]_29                                    |                                                                                                                                                            |                6 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[31]_30                                    |                                                                                                                                                            |                6 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[31]_25                                    |                                                                                                                                                            |                6 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[31]_20                                    |                                                                                                                                                            |                6 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[31]_23                                    |                                                                                                                                                            |                6 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[31]_21                                    |                                                                                                                                                            |                6 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[31]_4                                     |                                                                                                                                                            |                6 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[31]_16                                    |                                                                                                                                                            |                6 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[31]_34                                    |                                                                                                                                                            |                6 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[31]_17                                    |                                                                                                                                                            |                6 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[31]_61                                    |                                                                                                                                                            |                6 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[31]_62                                    |                                                                                                                                                            |                6 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[31]_9                                     |                                                                                                                                                            |                6 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[31]_59                                    |                                                                                                                                                            |                6 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[31]_60                                    |                                                                                                                                                            |                6 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[31]_47                                    |                                                                                                                                                            |                6 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[31]_56                                    |                                                                                                                                                            |                6 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[31]_0                                     |                                                                                                                                                            |                6 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[31]_55                                    |                                                                                                                                                            |                6 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[31]_43                                    |                                                                                                                                                            |                6 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[31]_51                                    |                                                                                                                                                            |                6 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[31]_54                                    |                                                                                                                                                            |                6 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[31]_58                                    |                                                                                                                                                            |                6 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[31]_33                                    |                                                                                                                                                            |                6 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[31]_53                                    |                                                                                                                                                            |                6 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[31]_52                                    |                                                                                                                                                            |                6 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[31]_40                                    |                                                                                                                                                            |                6 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[31]_24                                    |                                                                                                                                                            |                6 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[31]_46                                    |                                                                                                                                                            |                6 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[31]_45                                    |                                                                                                                                                            |                6 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[31]_3                                     |                                                                                                                                                            |                6 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[31]_26                                    |                                                                                                                                                            |                6 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[31]_10                                    |                                                                                                                                                            |                6 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/scurve_0/inst/ap_CS_fsm_reg_n_0_[92]                                                                                                                | design_1_i/scurve_0/inst/p_Val2_2_reg_1205[31]                                                                                                             |               17 |             62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     |                                                                                                                                                                | design_1_i/scurve_0/inst/scurve_sitodp_32ng8j_U20/scurve_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/op_state[0]         |                8 |             62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/scurve_0/inst/scurve_scrv_s_axi_U/ar_hs                                                                                                             | design_1_i/scurve_0/inst/scurve_scrv_s_axi_U/rdata[31]_i_1_n_0                                                                                             |               15 |             62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/scurve_0/inst/scurve_scrv_s_axi_U/D[1]                                                                                                              | design_1_i/scurve_0/inst/scurve_scrv_s_axi_U/v_tmp_reg_1174_reg[1]                                                                                         |                7 |             62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/scurve_0/inst/scurve_scrv_s_axi_U/int_J[31]_i_1_n_0                                                                                                 | design_1_i/scurve_0/inst/scurve_scrv_s_axi_U/ap_rst_n_inv                                                                                                  |                8 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/config_block/inst/config_block_c_s_axi_U/motor_count_1_data_reg_reg[0][0]                                                                           |                                                                                                                                                            |                9 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/scurve_0/inst/scurve_scrv_s_axi_U/int_ve[31]_i_1_n_0                                                                                                | design_1_i/scurve_0/inst/scurve_scrv_s_axi_U/ap_rst_n_inv                                                                                                  |               10 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/scurve_0/inst/scurve_scrv_s_axi_U/int_v[31]_i_1_n_0                                                                                                 | design_1_i/scurve_0/inst/scurve_scrv_s_axi_U/ap_rst_n_inv                                                                                                  |                7 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/scurve_0/inst/scurve_scrv_s_axi_U/int_vs[31]_i_1_n_0                                                                                                | design_1_i/scurve_0/inst/scurve_scrv_s_axi_U/ap_rst_n_inv                                                                                                  |                5 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/scurve_0/inst/scurve_scrv_s_axi_U/p_0_in0                                                                                                           | design_1_i/scurve_0/inst/scurve_scrv_s_axi_U/ap_rst_n_inv                                                                                                  |                7 |             64 |
|  design_1_i/supervisor/inst/freq_pulse_BUFG         | design_1_i/step_counter/inst/count[31]_i_1_n_0                                                                                                                 | design_1_i/home_mgr/inst/mtr_cnt_rst                                                                                                                       |                8 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/config_block/inst/config_block_c_s_axi_U/int_fst_h_freq[31]_i_1_n_0                                                                                 | design_1_i/config_block/inst/config_block_c_s_axi_U/ap_rst_n_inv                                                                                           |                6 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/config_block/inst/config_block_c_s_axi_U/ar_hs                                                                                                      |                                                                                                                                                            |               14 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/config_block/inst/config_block_c_s_axi_U/int_acc_h_freq[31]_i_1_n_0                                                                                 | design_1_i/config_block/inst/config_block_c_s_axi_U/ap_rst_n_inv                                                                                           |                6 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/config_block/inst/config_block_c_s_axi_U/int_retrk_cnt[31]_i_1_n_0                                                                                  | design_1_i/config_block/inst/config_block_c_s_axi_U/ap_rst_n_inv                                                                                           |                9 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/scurve_0/inst/ap_CS_fsm_reg_n_0_[62]                                                                                                                |                                                                                                                                                            |                8 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/scurve_0/inst/ap_NS_fsm[131]                                                                                                                        |                                                                                                                                                            |               11 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/config_block/inst/config_block_c_s_axi_U/p_0_in0                                                                                                    | design_1_i/config_block/inst/config_block_c_s_axi_U/ap_rst_n_inv                                                                                           |                6 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/config_block/inst/motor_count_1_vld_reg                                                                                                             | design_1_i/config_block/inst/config_block_c_s_axi_U/ap_rst_n_inv                                                                                           |               10 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/home_mgr/inst/start_retrack_count_0                                                                                                                 |                                                                                                                                                            |                8 |             64 |
|  design_1_i/clk_wiz/inst/clk_out1                   |                                                                                                                                                                | design_1_i/PWM_homing/inst/dc1/t21/q_reg_1                                                                                                                 |               19 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/config_block/inst/config_block_c_s_axi_U/strt_V_0_data_reg_reg[0][0]                                                                                |                                                                                                                                                            |                9 |             66 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                            |                9 |             68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/home_mgr/inst/dir_out_i_1_n_0                                                                                                                       |                                                                                                                                                            |               12 |             68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                          |                                                                                                                                                            |               14 |             70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/scurve_0/inst/reg_3200                                                                                                                              |                                                                                                                                                            |               12 |             86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                |                                                                                                                                                            |               11 |             88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                     |                                                                                                                                                            |               16 |             88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                     |                                                                                                                                                            |               12 |             88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                  |                                                                                                                                                            |                8 |             88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                            |                7 |             94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                                            |               12 |             94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     |                                                                                                                                                                | design_1_i/scurve_0/inst/scurve_dmul_64ns_dEe_U5/scurve_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[0]                         |               14 |            102 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     |                                                                                                                                                                | design_1_i/scurve_0/inst/scurve_ddiv_64ns_eOg_U9/scurve_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/RESULT_REG.NORMAL.mant_op_reg[50]_0            |               14 |            102 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     |                                                                                                                                                                | design_1_i/scurve_0/inst/scurve_dmul_64ns_dEe_U8/scurve_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[0]                         |               14 |            102 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     |                                                                                                                                                                | design_1_i/scurve_0/inst/scurve_dmul_64ns_dEe_U4/scurve_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[0]                         |               13 |            102 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     |                                                                                                                                                                | design_1_i/scurve_0/inst/scurve_dmul_64ns_dEe_U6/scurve_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[0]                         |                9 |            102 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     |                                                                                                                                                                | design_1_i/scurve_0/inst/scurve_dmul_64ns_dEe_U7/scurve_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[0]                         |               13 |            102 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     |                                                                                                                                                                | design_1_i/scurve_0/inst/scurve_dsqrt_64nshbi_U21/scurve_ap_dsqrt_29_no_dsp_64_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.EXP/state_op[1]                     |               13 |            102 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/config_block/inst/config_block_c_s_axi_U/accurate_homing_freq_1_data_reg_reg[0][0]                                                                  |                                                                                                                                                            |               13 |            104 |
|  design_1_i/pulse_gen_scurve/inst/ticker/clock_250k |                                                                                                                                                                |                                                                                                                                                            |               11 |            104 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/config_block/inst/config_block_sdivbkb_U1/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/quot_reg[0][0]                                    |                                                                                                                                                            |                9 |            104 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                       |               18 |            120 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/scurve_0/inst/tmp_64_reg_13730                                                                                                                      |                                                                                                                                                            |               23 |            126 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/scurve_0/inst/reg_3501                                                                                                                              |                                                                                                                                                            |               18 |            126 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/scurve_0/inst/ap_CS_fsm_state131                                                                                                                    |                                                                                                                                                            |               20 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/scurve_0/inst/ap_CS_fsm_state131                                                                                                                    | design_1_i/scurve_0/inst/ap_CS_fsm_state94                                                                                                                 |               24 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/scurve_0/inst/ap_CS_fsm_state69                                                                                                                     |                                                                                                                                                            |               20 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/scurve_0/inst/ap_CS_fsm_state165                                                                                                                    |                                                                                                                                                            |               19 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/scurve_0/inst/ap_CS_fsm_state185                                                                                                                    |                                                                                                                                                            |               29 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     |                                                                                                                                                                | design_1_i/scurve_0/inst/ap_CS_fsm_state167                                                                                                                |               14 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/scurve_0/inst/reg_3290                                                                                                                              |                                                                                                                                                            |               21 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/scurve_0/inst/reg_3350                                                                                                                              |                                                                                                                                                            |               19 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/scurve_0/inst/reg_3650                                                                                                                              |                                                                                                                                                            |               19 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/scurve_0/inst/reg_356[63]_i_1_n_0                                                                                                                   |                                                                                                                                                            |               20 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/scurve_0/inst/reg_3500                                                                                                                              |                                                                                                                                                            |               16 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/scurve_0/inst/reg_3720                                                                                                                              |                                                                                                                                                            |               18 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/scurve_0/inst/reg_3440                                                                                                                              |                                                                                                                                                            |               22 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/scurve_0/inst/reg_379[63]_i_1_n_0                                                                                                                   |                                                                                                                                                            |               29 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/scurve_0/inst/sel_tmp1_v_v_v_reg_13780                                                                                                              |                                                                                                                                                            |               21 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/scurve_0/inst/vo_3_reg_13880                                                                                                                        |                                                                                                                                                            |               20 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/scurve_0/inst/vo_2_reg_13830                                                                                                                        |                                                                                                                                                            |               18 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     |                                                                                                                                                                | design_1_i/scurve_0/inst/scurve_dmul_64ns_dEe_U6/din1_buf1[63]_i_1_n_0                                                                                     |               18 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/scurve_0/inst/scurve_scrv_s_axi_U/E[0]                                                                                                              | design_1_i/scurve_0/inst/scurve_scrv_s_axi_U/ap_rst_n_inv                                                                                                  |               30 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/scurve_0/inst/scurve_scrv_s_axi_U/E[0]                                                                                                              | design_1_i/scurve_0/inst/t_reg_184                                                                                                                         |               20 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/scurve_0/inst/scurve_dadddsub_6bkb_U1/E[0]                                                                                                          |                                                                                                                                                            |               18 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/p_20_out                                              | design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0]                                                          |               16 |            132 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/config_block/inst/config_block_sdivbkb_U1/config_block_sdivbkb_div_U/E[0]                                                                           |                                                                                                                                                            |               12 |            132 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/config_block/inst/config_block_c_s_axi_U/start0_reg[0]                                                                                              |                                                                                                                                                            |               19 |            134 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     |                                                                                                                                                                | design_1_i/config_block/inst/config_block_c_s_axi_U/ap_rst_n_inv                                                                                           |               27 |            154 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/scurve_0/inst/scurve_scrv_s_axi_U/D[1]                                                                                                              |                                                                                                                                                            |               28 |            194 |
|  design_1_i/pulse_gen_scurve/inst/ticker/clock_250k | design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc0.count_d1_reg[0]_rep__19                           | design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                         |               42 |            234 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/scurve_0/inst/ap_CS_fsm_state142                                                                                                                    |                                                                                                                                                            |               36 |            256 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/scurve_0/inst/ap_CS_fsm_state147                                                                                                                    |                                                                                                                                                            |               34 |            256 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/scurve_0/inst/ap_CS_fsm_state148                                                                                                                    |                                                                                                                                                            |               38 |            304 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     |                                                                                                                                                                | design_1_i/scurve_0/inst/scurve_scrv_s_axi_U/ap_rst_n_inv                                                                                                  |               54 |            432 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     |                                                                                                                                                                |                                                                                                                                                            |             1872 |          14234 |
+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


