
hdr-precision-current-source.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008848  08000190  08000190  00001190  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000088  080089d8  080089d8  000099d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008a60  08008a60  0000a10c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08008a60  08008a60  0000a10c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08008a60  08008a60  0000a10c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008a60  08008a60  00009a60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008a64  08008a64  00009a64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000010c  20000000  08008a68  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001460  2000010c  08008b74  0000a10c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000156c  08008b74  0000a56c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a10c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012ebb  00000000  00000000  0000a13c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000034d8  00000000  00000000  0001cff7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001040  00000000  00000000  000204d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c31  00000000  00000000  00021510  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001c573  00000000  00000000  00022141  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00014ec4  00000000  00000000  0003e6b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a22fa  00000000  00000000  00053578  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000f5872  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000042a0  00000000  00000000  000f58b8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000008e  00000000  00000000  000f9b58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000010c 	.word	0x2000010c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080089c0 	.word	0x080089c0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000110 	.word	0x20000110
 80001cc:	080089c0 	.word	0x080089c0

080001d0 <__aeabi_drsub>:
 80001d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80001d4:	e002      	b.n	80001dc <__adddf3>
 80001d6:	bf00      	nop

080001d8 <__aeabi_dsub>:
 80001d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080001dc <__adddf3>:
 80001dc:	b530      	push	{r4, r5, lr}
 80001de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001e6:	ea94 0f05 	teq	r4, r5
 80001ea:	bf08      	it	eq
 80001ec:	ea90 0f02 	teqeq	r0, r2
 80001f0:	bf1f      	itttt	ne
 80001f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000202:	f000 80e2 	beq.w	80003ca <__adddf3+0x1ee>
 8000206:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800020a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800020e:	bfb8      	it	lt
 8000210:	426d      	neglt	r5, r5
 8000212:	dd0c      	ble.n	800022e <__adddf3+0x52>
 8000214:	442c      	add	r4, r5
 8000216:	ea80 0202 	eor.w	r2, r0, r2
 800021a:	ea81 0303 	eor.w	r3, r1, r3
 800021e:	ea82 0000 	eor.w	r0, r2, r0
 8000222:	ea83 0101 	eor.w	r1, r3, r1
 8000226:	ea80 0202 	eor.w	r2, r0, r2
 800022a:	ea81 0303 	eor.w	r3, r1, r3
 800022e:	2d36      	cmp	r5, #54	@ 0x36
 8000230:	bf88      	it	hi
 8000232:	bd30      	pophi	{r4, r5, pc}
 8000234:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000238:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800023c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000240:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000244:	d002      	beq.n	800024c <__adddf3+0x70>
 8000246:	4240      	negs	r0, r0
 8000248:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800024c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000250:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000254:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000258:	d002      	beq.n	8000260 <__adddf3+0x84>
 800025a:	4252      	negs	r2, r2
 800025c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000260:	ea94 0f05 	teq	r4, r5
 8000264:	f000 80a7 	beq.w	80003b6 <__adddf3+0x1da>
 8000268:	f1a4 0401 	sub.w	r4, r4, #1
 800026c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000270:	db0d      	blt.n	800028e <__adddf3+0xb2>
 8000272:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000276:	fa22 f205 	lsr.w	r2, r2, r5
 800027a:	1880      	adds	r0, r0, r2
 800027c:	f141 0100 	adc.w	r1, r1, #0
 8000280:	fa03 f20e 	lsl.w	r2, r3, lr
 8000284:	1880      	adds	r0, r0, r2
 8000286:	fa43 f305 	asr.w	r3, r3, r5
 800028a:	4159      	adcs	r1, r3
 800028c:	e00e      	b.n	80002ac <__adddf3+0xd0>
 800028e:	f1a5 0520 	sub.w	r5, r5, #32
 8000292:	f10e 0e20 	add.w	lr, lr, #32
 8000296:	2a01      	cmp	r2, #1
 8000298:	fa03 fc0e 	lsl.w	ip, r3, lr
 800029c:	bf28      	it	cs
 800029e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002a2:	fa43 f305 	asr.w	r3, r3, r5
 80002a6:	18c0      	adds	r0, r0, r3
 80002a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002b0:	d507      	bpl.n	80002c2 <__adddf3+0xe6>
 80002b2:	f04f 0e00 	mov.w	lr, #0
 80002b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80002ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002be:	eb6e 0101 	sbc.w	r1, lr, r1
 80002c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002c6:	d31b      	bcc.n	8000300 <__adddf3+0x124>
 80002c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002cc:	d30c      	bcc.n	80002e8 <__adddf3+0x10c>
 80002ce:	0849      	lsrs	r1, r1, #1
 80002d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80002d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d8:	f104 0401 	add.w	r4, r4, #1
 80002dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80002e4:	f080 809a 	bcs.w	800041c <__adddf3+0x240>
 80002e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80002ec:	bf08      	it	eq
 80002ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002f2:	f150 0000 	adcs.w	r0, r0, #0
 80002f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002fa:	ea41 0105 	orr.w	r1, r1, r5
 80002fe:	bd30      	pop	{r4, r5, pc}
 8000300:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000304:	4140      	adcs	r0, r0
 8000306:	eb41 0101 	adc.w	r1, r1, r1
 800030a:	3c01      	subs	r4, #1
 800030c:	bf28      	it	cs
 800030e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000312:	d2e9      	bcs.n	80002e8 <__adddf3+0x10c>
 8000314:	f091 0f00 	teq	r1, #0
 8000318:	bf04      	itt	eq
 800031a:	4601      	moveq	r1, r0
 800031c:	2000      	moveq	r0, #0
 800031e:	fab1 f381 	clz	r3, r1
 8000322:	bf08      	it	eq
 8000324:	3320      	addeq	r3, #32
 8000326:	f1a3 030b 	sub.w	r3, r3, #11
 800032a:	f1b3 0220 	subs.w	r2, r3, #32
 800032e:	da0c      	bge.n	800034a <__adddf3+0x16e>
 8000330:	320c      	adds	r2, #12
 8000332:	dd08      	ble.n	8000346 <__adddf3+0x16a>
 8000334:	f102 0c14 	add.w	ip, r2, #20
 8000338:	f1c2 020c 	rsb	r2, r2, #12
 800033c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000340:	fa21 f102 	lsr.w	r1, r1, r2
 8000344:	e00c      	b.n	8000360 <__adddf3+0x184>
 8000346:	f102 0214 	add.w	r2, r2, #20
 800034a:	bfd8      	it	le
 800034c:	f1c2 0c20 	rsble	ip, r2, #32
 8000350:	fa01 f102 	lsl.w	r1, r1, r2
 8000354:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000358:	bfdc      	itt	le
 800035a:	ea41 010c 	orrle.w	r1, r1, ip
 800035e:	4090      	lslle	r0, r2
 8000360:	1ae4      	subs	r4, r4, r3
 8000362:	bfa2      	ittt	ge
 8000364:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000368:	4329      	orrge	r1, r5
 800036a:	bd30      	popge	{r4, r5, pc}
 800036c:	ea6f 0404 	mvn.w	r4, r4
 8000370:	3c1f      	subs	r4, #31
 8000372:	da1c      	bge.n	80003ae <__adddf3+0x1d2>
 8000374:	340c      	adds	r4, #12
 8000376:	dc0e      	bgt.n	8000396 <__adddf3+0x1ba>
 8000378:	f104 0414 	add.w	r4, r4, #20
 800037c:	f1c4 0220 	rsb	r2, r4, #32
 8000380:	fa20 f004 	lsr.w	r0, r0, r4
 8000384:	fa01 f302 	lsl.w	r3, r1, r2
 8000388:	ea40 0003 	orr.w	r0, r0, r3
 800038c:	fa21 f304 	lsr.w	r3, r1, r4
 8000390:	ea45 0103 	orr.w	r1, r5, r3
 8000394:	bd30      	pop	{r4, r5, pc}
 8000396:	f1c4 040c 	rsb	r4, r4, #12
 800039a:	f1c4 0220 	rsb	r2, r4, #32
 800039e:	fa20 f002 	lsr.w	r0, r0, r2
 80003a2:	fa01 f304 	lsl.w	r3, r1, r4
 80003a6:	ea40 0003 	orr.w	r0, r0, r3
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	fa21 f004 	lsr.w	r0, r1, r4
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	f094 0f00 	teq	r4, #0
 80003ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003be:	bf06      	itte	eq
 80003c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003c4:	3401      	addeq	r4, #1
 80003c6:	3d01      	subne	r5, #1
 80003c8:	e74e      	b.n	8000268 <__adddf3+0x8c>
 80003ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ce:	bf18      	it	ne
 80003d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003d4:	d029      	beq.n	800042a <__adddf3+0x24e>
 80003d6:	ea94 0f05 	teq	r4, r5
 80003da:	bf08      	it	eq
 80003dc:	ea90 0f02 	teqeq	r0, r2
 80003e0:	d005      	beq.n	80003ee <__adddf3+0x212>
 80003e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80003e6:	bf04      	itt	eq
 80003e8:	4619      	moveq	r1, r3
 80003ea:	4610      	moveq	r0, r2
 80003ec:	bd30      	pop	{r4, r5, pc}
 80003ee:	ea91 0f03 	teq	r1, r3
 80003f2:	bf1e      	ittt	ne
 80003f4:	2100      	movne	r1, #0
 80003f6:	2000      	movne	r0, #0
 80003f8:	bd30      	popne	{r4, r5, pc}
 80003fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003fe:	d105      	bne.n	800040c <__adddf3+0x230>
 8000400:	0040      	lsls	r0, r0, #1
 8000402:	4149      	adcs	r1, r1
 8000404:	bf28      	it	cs
 8000406:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800040a:	bd30      	pop	{r4, r5, pc}
 800040c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000410:	bf3c      	itt	cc
 8000412:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000416:	bd30      	popcc	{r4, r5, pc}
 8000418:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800041c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000420:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000424:	f04f 0000 	mov.w	r0, #0
 8000428:	bd30      	pop	{r4, r5, pc}
 800042a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800042e:	bf1a      	itte	ne
 8000430:	4619      	movne	r1, r3
 8000432:	4610      	movne	r0, r2
 8000434:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000438:	bf1c      	itt	ne
 800043a:	460b      	movne	r3, r1
 800043c:	4602      	movne	r2, r0
 800043e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000442:	bf06      	itte	eq
 8000444:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000448:	ea91 0f03 	teqeq	r1, r3
 800044c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000450:	bd30      	pop	{r4, r5, pc}
 8000452:	bf00      	nop

08000454 <__aeabi_ui2d>:
 8000454:	f090 0f00 	teq	r0, #0
 8000458:	bf04      	itt	eq
 800045a:	2100      	moveq	r1, #0
 800045c:	4770      	bxeq	lr
 800045e:	b530      	push	{r4, r5, lr}
 8000460:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000464:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000468:	f04f 0500 	mov.w	r5, #0
 800046c:	f04f 0100 	mov.w	r1, #0
 8000470:	e750      	b.n	8000314 <__adddf3+0x138>
 8000472:	bf00      	nop

08000474 <__aeabi_i2d>:
 8000474:	f090 0f00 	teq	r0, #0
 8000478:	bf04      	itt	eq
 800047a:	2100      	moveq	r1, #0
 800047c:	4770      	bxeq	lr
 800047e:	b530      	push	{r4, r5, lr}
 8000480:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000484:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000488:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800048c:	bf48      	it	mi
 800048e:	4240      	negmi	r0, r0
 8000490:	f04f 0100 	mov.w	r1, #0
 8000494:	e73e      	b.n	8000314 <__adddf3+0x138>
 8000496:	bf00      	nop

08000498 <__aeabi_f2d>:
 8000498:	0042      	lsls	r2, r0, #1
 800049a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800049e:	ea4f 0131 	mov.w	r1, r1, rrx
 80004a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004a6:	bf1f      	itttt	ne
 80004a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004b4:	4770      	bxne	lr
 80004b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004ba:	bf08      	it	eq
 80004bc:	4770      	bxeq	lr
 80004be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004c2:	bf04      	itt	eq
 80004c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004c8:	4770      	bxeq	lr
 80004ca:	b530      	push	{r4, r5, lr}
 80004cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80004d8:	e71c      	b.n	8000314 <__adddf3+0x138>
 80004da:	bf00      	nop

080004dc <__aeabi_ul2d>:
 80004dc:	ea50 0201 	orrs.w	r2, r0, r1
 80004e0:	bf08      	it	eq
 80004e2:	4770      	bxeq	lr
 80004e4:	b530      	push	{r4, r5, lr}
 80004e6:	f04f 0500 	mov.w	r5, #0
 80004ea:	e00a      	b.n	8000502 <__aeabi_l2d+0x16>

080004ec <__aeabi_l2d>:
 80004ec:	ea50 0201 	orrs.w	r2, r0, r1
 80004f0:	bf08      	it	eq
 80004f2:	4770      	bxeq	lr
 80004f4:	b530      	push	{r4, r5, lr}
 80004f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80004fa:	d502      	bpl.n	8000502 <__aeabi_l2d+0x16>
 80004fc:	4240      	negs	r0, r0
 80004fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000502:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000506:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800050a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800050e:	f43f aed8 	beq.w	80002c2 <__adddf3+0xe6>
 8000512:	f04f 0203 	mov.w	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800052a:	f1c2 0320 	rsb	r3, r2, #32
 800052e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000532:	fa20 f002 	lsr.w	r0, r0, r2
 8000536:	fa01 fe03 	lsl.w	lr, r1, r3
 800053a:	ea40 000e 	orr.w	r0, r0, lr
 800053e:	fa21 f102 	lsr.w	r1, r1, r2
 8000542:	4414      	add	r4, r2
 8000544:	e6bd      	b.n	80002c2 <__adddf3+0xe6>
 8000546:	bf00      	nop

08000548 <__gedf2>:
 8000548:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 800054c:	e006      	b.n	800055c <__cmpdf2+0x4>
 800054e:	bf00      	nop

08000550 <__ledf2>:
 8000550:	f04f 0c01 	mov.w	ip, #1
 8000554:	e002      	b.n	800055c <__cmpdf2+0x4>
 8000556:	bf00      	nop

08000558 <__cmpdf2>:
 8000558:	f04f 0c01 	mov.w	ip, #1
 800055c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000560:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000564:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000568:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800056c:	bf18      	it	ne
 800056e:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000572:	d01b      	beq.n	80005ac <__cmpdf2+0x54>
 8000574:	b001      	add	sp, #4
 8000576:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800057a:	bf0c      	ite	eq
 800057c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000580:	ea91 0f03 	teqne	r1, r3
 8000584:	bf02      	ittt	eq
 8000586:	ea90 0f02 	teqeq	r0, r2
 800058a:	2000      	moveq	r0, #0
 800058c:	4770      	bxeq	lr
 800058e:	f110 0f00 	cmn.w	r0, #0
 8000592:	ea91 0f03 	teq	r1, r3
 8000596:	bf58      	it	pl
 8000598:	4299      	cmppl	r1, r3
 800059a:	bf08      	it	eq
 800059c:	4290      	cmpeq	r0, r2
 800059e:	bf2c      	ite	cs
 80005a0:	17d8      	asrcs	r0, r3, #31
 80005a2:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80005a6:	f040 0001 	orr.w	r0, r0, #1
 80005aa:	4770      	bx	lr
 80005ac:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80005b0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80005b4:	d102      	bne.n	80005bc <__cmpdf2+0x64>
 80005b6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80005ba:	d107      	bne.n	80005cc <__cmpdf2+0x74>
 80005bc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80005c0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80005c4:	d1d6      	bne.n	8000574 <__cmpdf2+0x1c>
 80005c6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80005ca:	d0d3      	beq.n	8000574 <__cmpdf2+0x1c>
 80005cc:	f85d 0b04 	ldr.w	r0, [sp], #4
 80005d0:	4770      	bx	lr
 80005d2:	bf00      	nop

080005d4 <__aeabi_cdrcmple>:
 80005d4:	4684      	mov	ip, r0
 80005d6:	4610      	mov	r0, r2
 80005d8:	4662      	mov	r2, ip
 80005da:	468c      	mov	ip, r1
 80005dc:	4619      	mov	r1, r3
 80005de:	4663      	mov	r3, ip
 80005e0:	e000      	b.n	80005e4 <__aeabi_cdcmpeq>
 80005e2:	bf00      	nop

080005e4 <__aeabi_cdcmpeq>:
 80005e4:	b501      	push	{r0, lr}
 80005e6:	f7ff ffb7 	bl	8000558 <__cmpdf2>
 80005ea:	2800      	cmp	r0, #0
 80005ec:	bf48      	it	mi
 80005ee:	f110 0f00 	cmnmi.w	r0, #0
 80005f2:	bd01      	pop	{r0, pc}

080005f4 <__aeabi_dcmpeq>:
 80005f4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80005f8:	f7ff fff4 	bl	80005e4 <__aeabi_cdcmpeq>
 80005fc:	bf0c      	ite	eq
 80005fe:	2001      	moveq	r0, #1
 8000600:	2000      	movne	r0, #0
 8000602:	f85d fb08 	ldr.w	pc, [sp], #8
 8000606:	bf00      	nop

08000608 <__aeabi_dcmplt>:
 8000608:	f84d ed08 	str.w	lr, [sp, #-8]!
 800060c:	f7ff ffea 	bl	80005e4 <__aeabi_cdcmpeq>
 8000610:	bf34      	ite	cc
 8000612:	2001      	movcc	r0, #1
 8000614:	2000      	movcs	r0, #0
 8000616:	f85d fb08 	ldr.w	pc, [sp], #8
 800061a:	bf00      	nop

0800061c <__aeabi_dcmple>:
 800061c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000620:	f7ff ffe0 	bl	80005e4 <__aeabi_cdcmpeq>
 8000624:	bf94      	ite	ls
 8000626:	2001      	movls	r0, #1
 8000628:	2000      	movhi	r0, #0
 800062a:	f85d fb08 	ldr.w	pc, [sp], #8
 800062e:	bf00      	nop

08000630 <__aeabi_dcmpge>:
 8000630:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000634:	f7ff ffce 	bl	80005d4 <__aeabi_cdrcmple>
 8000638:	bf94      	ite	ls
 800063a:	2001      	movls	r0, #1
 800063c:	2000      	movhi	r0, #0
 800063e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000642:	bf00      	nop

08000644 <__aeabi_dcmpgt>:
 8000644:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000648:	f7ff ffc4 	bl	80005d4 <__aeabi_cdrcmple>
 800064c:	bf34      	ite	cc
 800064e:	2001      	movcc	r0, #1
 8000650:	2000      	movcs	r0, #0
 8000652:	f85d fb08 	ldr.w	pc, [sp], #8
 8000656:	bf00      	nop

08000658 <set_current_level>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

static void set_current_level(float current_command_ma)
{
 8000658:	b580      	push	{r7, lr}
 800065a:	b082      	sub	sp, #8
 800065c:	af00      	add	r7, sp, #0
 800065e:	ed87 0a01 	vstr	s0, [r7, #4]
	// Set all to off
	HAL_GPIO_WritePin(GPIOB, G0_Pin|G1_Pin|G2_Pin|G3_Pin
 8000662:	2200      	movs	r2, #0
 8000664:	21fb      	movs	r1, #251	@ 0xfb
 8000666:	4848      	ldr	r0, [pc, #288]	@ (8000788 <set_current_level+0x130>)
 8000668:	f000 feee 	bl	8001448 <HAL_GPIO_WritePin>
	// G4 on ranges from 5.0nA to 330uA
	// G3 on ranges from 50nA to 3.3mA
	// G2 on ranges from 500nA to 33mA
	// G1 on ranges from 3.9uA to 258.6mA
	// G0 on ranges from 6.5uA to 430.8mA
	if(current_command_ma < (300.0 * 1.0e-6))
 800066c:	6878      	ldr	r0, [r7, #4]
 800066e:	f7ff ff13 	bl	8000498 <__aeabi_f2d>
 8000672:	a33d      	add	r3, pc, #244	@ (adr r3, 8000768 <set_current_level+0x110>)
 8000674:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000678:	f7ff ffc6 	bl	8000608 <__aeabi_dcmplt>
 800067c:	4603      	mov	r3, r0
 800067e:	2b00      	cmp	r3, #0
 8000680:	d16e      	bne.n	8000760 <set_current_level+0x108>
	{
		// No other FETs on
		// TODO control DAC
	}
	else if(current_command_ma < 0.003)
 8000682:	6878      	ldr	r0, [r7, #4]
 8000684:	f7ff ff08 	bl	8000498 <__aeabi_f2d>
 8000688:	a339      	add	r3, pc, #228	@ (adr r3, 8000770 <set_current_level+0x118>)
 800068a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800068e:	f7ff ffbb 	bl	8000608 <__aeabi_dcmplt>
 8000692:	4603      	mov	r3, r0
 8000694:	2b00      	cmp	r3, #0
 8000696:	d005      	beq.n	80006a4 <set_current_level+0x4c>
	{
		HAL_GPIO_WritePin(GPIOB, G6_Pin, GPIO_PIN_SET);
 8000698:	2201      	movs	r2, #1
 800069a:	2180      	movs	r1, #128	@ 0x80
 800069c:	483a      	ldr	r0, [pc, #232]	@ (8000788 <set_current_level+0x130>)
 800069e:	f000 fed3 	bl	8001448 <HAL_GPIO_WritePin>
	else if(current_command_ma < 430.0)
	{
		HAL_GPIO_WritePin(GPIOB, G0_Pin, GPIO_PIN_SET);
		// TODO control DAC
	}
}
 80006a2:	e05d      	b.n	8000760 <set_current_level+0x108>
	else if(current_command_ma < 0.03)
 80006a4:	6878      	ldr	r0, [r7, #4]
 80006a6:	f7ff fef7 	bl	8000498 <__aeabi_f2d>
 80006aa:	a333      	add	r3, pc, #204	@ (adr r3, 8000778 <set_current_level+0x120>)
 80006ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80006b0:	f7ff ffaa 	bl	8000608 <__aeabi_dcmplt>
 80006b4:	4603      	mov	r3, r0
 80006b6:	2b00      	cmp	r3, #0
 80006b8:	d005      	beq.n	80006c6 <set_current_level+0x6e>
		HAL_GPIO_WritePin(GPIOB, G5_Pin, GPIO_PIN_SET);
 80006ba:	2201      	movs	r2, #1
 80006bc:	2140      	movs	r1, #64	@ 0x40
 80006be:	4832      	ldr	r0, [pc, #200]	@ (8000788 <set_current_level+0x130>)
 80006c0:	f000 fec2 	bl	8001448 <HAL_GPIO_WritePin>
}
 80006c4:	e04c      	b.n	8000760 <set_current_level+0x108>
	else if(current_command_ma < 0.3)
 80006c6:	6878      	ldr	r0, [r7, #4]
 80006c8:	f7ff fee6 	bl	8000498 <__aeabi_f2d>
 80006cc:	a32c      	add	r3, pc, #176	@ (adr r3, 8000780 <set_current_level+0x128>)
 80006ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80006d2:	f7ff ff99 	bl	8000608 <__aeabi_dcmplt>
 80006d6:	4603      	mov	r3, r0
 80006d8:	2b00      	cmp	r3, #0
 80006da:	d005      	beq.n	80006e8 <set_current_level+0x90>
		HAL_GPIO_WritePin(GPIOB, G4_Pin, GPIO_PIN_SET);
 80006dc:	2201      	movs	r2, #1
 80006de:	2120      	movs	r1, #32
 80006e0:	4829      	ldr	r0, [pc, #164]	@ (8000788 <set_current_level+0x130>)
 80006e2:	f000 feb1 	bl	8001448 <HAL_GPIO_WritePin>
}
 80006e6:	e03b      	b.n	8000760 <set_current_level+0x108>
	else if(current_command_ma < 3.0)
 80006e8:	edd7 7a01 	vldr	s15, [r7, #4]
 80006ec:	eeb0 7a08 	vmov.f32	s14, #8	@ 0x40400000  3.0
 80006f0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80006f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80006f8:	d505      	bpl.n	8000706 <set_current_level+0xae>
		HAL_GPIO_WritePin(GPIOB, G3_Pin, GPIO_PIN_SET);
 80006fa:	2201      	movs	r2, #1
 80006fc:	2110      	movs	r1, #16
 80006fe:	4822      	ldr	r0, [pc, #136]	@ (8000788 <set_current_level+0x130>)
 8000700:	f000 fea2 	bl	8001448 <HAL_GPIO_WritePin>
}
 8000704:	e02c      	b.n	8000760 <set_current_level+0x108>
	else if(current_command_ma < 30.0)
 8000706:	edd7 7a01 	vldr	s15, [r7, #4]
 800070a:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 800070e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000712:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000716:	d505      	bpl.n	8000724 <set_current_level+0xcc>
		HAL_GPIO_WritePin(GPIOB, G2_Pin, GPIO_PIN_SET);
 8000718:	2201      	movs	r2, #1
 800071a:	2108      	movs	r1, #8
 800071c:	481a      	ldr	r0, [pc, #104]	@ (8000788 <set_current_level+0x130>)
 800071e:	f000 fe93 	bl	8001448 <HAL_GPIO_WritePin>
}
 8000722:	e01d      	b.n	8000760 <set_current_level+0x108>
	else if(current_command_ma < 240.0)
 8000724:	edd7 7a01 	vldr	s15, [r7, #4]
 8000728:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 800078c <set_current_level+0x134>
 800072c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000730:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000734:	d505      	bpl.n	8000742 <set_current_level+0xea>
		HAL_GPIO_WritePin(GPIOB, G1_Pin, GPIO_PIN_SET);
 8000736:	2201      	movs	r2, #1
 8000738:	2102      	movs	r1, #2
 800073a:	4813      	ldr	r0, [pc, #76]	@ (8000788 <set_current_level+0x130>)
 800073c:	f000 fe84 	bl	8001448 <HAL_GPIO_WritePin>
}
 8000740:	e00e      	b.n	8000760 <set_current_level+0x108>
	else if(current_command_ma < 430.0)
 8000742:	edd7 7a01 	vldr	s15, [r7, #4]
 8000746:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 8000790 <set_current_level+0x138>
 800074a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800074e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000752:	d400      	bmi.n	8000756 <set_current_level+0xfe>
}
 8000754:	e004      	b.n	8000760 <set_current_level+0x108>
		HAL_GPIO_WritePin(GPIOB, G0_Pin, GPIO_PIN_SET);
 8000756:	2201      	movs	r2, #1
 8000758:	2101      	movs	r1, #1
 800075a:	480b      	ldr	r0, [pc, #44]	@ (8000788 <set_current_level+0x130>)
 800075c:	f000 fe74 	bl	8001448 <HAL_GPIO_WritePin>
}
 8000760:	bf00      	nop
 8000762:	3708      	adds	r7, #8
 8000764:	46bd      	mov	sp, r7
 8000766:	bd80      	pop	{r7, pc}
 8000768:	30553261 	.word	0x30553261
 800076c:	3f33a92a 	.word	0x3f33a92a
 8000770:	bc6a7efa 	.word	0xbc6a7efa
 8000774:	3f689374 	.word	0x3f689374
 8000778:	eb851eb8 	.word	0xeb851eb8
 800077c:	3f9eb851 	.word	0x3f9eb851
 8000780:	33333333 	.word	0x33333333
 8000784:	3fd33333 	.word	0x3fd33333
 8000788:	48000400 	.word	0x48000400
 800078c:	43700000 	.word	0x43700000
 8000790:	43d70000 	.word	0x43d70000

08000794 <set_scale>:

static void set_scale(uint8_t scale)
{
 8000794:	b580      	push	{r7, lr}
 8000796:	b082      	sub	sp, #8
 8000798:	af00      	add	r7, sp, #0
 800079a:	4603      	mov	r3, r0
 800079c:	71fb      	strb	r3, [r7, #7]
	if(scale > 6)
 800079e:	79fb      	ldrb	r3, [r7, #7]
 80007a0:	2b06      	cmp	r3, #6
 80007a2:	d843      	bhi.n	800082c <set_scale+0x98>
	{
		return;
	}

	// Set all to off
	HAL_GPIO_WritePin(GPIOB, G0_Pin|G1_Pin|G2_Pin|G3_Pin
 80007a4:	2200      	movs	r2, #0
 80007a6:	21fb      	movs	r1, #251	@ 0xfb
 80007a8:	4822      	ldr	r0, [pc, #136]	@ (8000834 <set_scale+0xa0>)
 80007aa:	f000 fe4d 	bl	8001448 <HAL_GPIO_WritePin>
		                      |G4_Pin|G5_Pin|G6_Pin, GPIO_PIN_RESET);

	switch(scale){
 80007ae:	79fb      	ldrb	r3, [r7, #7]
 80007b0:	2b06      	cmp	r3, #6
 80007b2:	d83c      	bhi.n	800082e <set_scale+0x9a>
 80007b4:	a201      	add	r2, pc, #4	@ (adr r2, 80007bc <set_scale+0x28>)
 80007b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80007ba:	bf00      	nop
 80007bc:	080007d9 	.word	0x080007d9
 80007c0:	080007e5 	.word	0x080007e5
 80007c4:	080007f1 	.word	0x080007f1
 80007c8:	080007fd 	.word	0x080007fd
 80007cc:	08000809 	.word	0x08000809
 80007d0:	08000815 	.word	0x08000815
 80007d4:	08000821 	.word	0x08000821
	case 0:
		HAL_GPIO_WritePin(GPIOB, G0_Pin, GPIO_PIN_SET);
 80007d8:	2201      	movs	r2, #1
 80007da:	2101      	movs	r1, #1
 80007dc:	4815      	ldr	r0, [pc, #84]	@ (8000834 <set_scale+0xa0>)
 80007de:	f000 fe33 	bl	8001448 <HAL_GPIO_WritePin>
		break;
 80007e2:	e024      	b.n	800082e <set_scale+0x9a>
	case 1:
		HAL_GPIO_WritePin(GPIOB, G1_Pin, GPIO_PIN_SET);
 80007e4:	2201      	movs	r2, #1
 80007e6:	2102      	movs	r1, #2
 80007e8:	4812      	ldr	r0, [pc, #72]	@ (8000834 <set_scale+0xa0>)
 80007ea:	f000 fe2d 	bl	8001448 <HAL_GPIO_WritePin>
		break;
 80007ee:	e01e      	b.n	800082e <set_scale+0x9a>
	case 2:
		HAL_GPIO_WritePin(GPIOB, G2_Pin, GPIO_PIN_SET);
 80007f0:	2201      	movs	r2, #1
 80007f2:	2108      	movs	r1, #8
 80007f4:	480f      	ldr	r0, [pc, #60]	@ (8000834 <set_scale+0xa0>)
 80007f6:	f000 fe27 	bl	8001448 <HAL_GPIO_WritePin>
		break;
 80007fa:	e018      	b.n	800082e <set_scale+0x9a>
	case 3:
		HAL_GPIO_WritePin(GPIOB, G3_Pin, GPIO_PIN_SET);
 80007fc:	2201      	movs	r2, #1
 80007fe:	2110      	movs	r1, #16
 8000800:	480c      	ldr	r0, [pc, #48]	@ (8000834 <set_scale+0xa0>)
 8000802:	f000 fe21 	bl	8001448 <HAL_GPIO_WritePin>
		break;
 8000806:	e012      	b.n	800082e <set_scale+0x9a>
	case 4:
		HAL_GPIO_WritePin(GPIOB, G4_Pin, GPIO_PIN_SET);
 8000808:	2201      	movs	r2, #1
 800080a:	2120      	movs	r1, #32
 800080c:	4809      	ldr	r0, [pc, #36]	@ (8000834 <set_scale+0xa0>)
 800080e:	f000 fe1b 	bl	8001448 <HAL_GPIO_WritePin>
		break;
 8000812:	e00c      	b.n	800082e <set_scale+0x9a>
	case 5:
		HAL_GPIO_WritePin(GPIOB, G5_Pin, GPIO_PIN_SET);
 8000814:	2201      	movs	r2, #1
 8000816:	2140      	movs	r1, #64	@ 0x40
 8000818:	4806      	ldr	r0, [pc, #24]	@ (8000834 <set_scale+0xa0>)
 800081a:	f000 fe15 	bl	8001448 <HAL_GPIO_WritePin>
		break;
 800081e:	e006      	b.n	800082e <set_scale+0x9a>
	case 6:
		HAL_GPIO_WritePin(GPIOB, G6_Pin, GPIO_PIN_SET);
 8000820:	2201      	movs	r2, #1
 8000822:	2180      	movs	r1, #128	@ 0x80
 8000824:	4803      	ldr	r0, [pc, #12]	@ (8000834 <set_scale+0xa0>)
 8000826:	f000 fe0f 	bl	8001448 <HAL_GPIO_WritePin>
		break;
 800082a:	e000      	b.n	800082e <set_scale+0x9a>
		return;
 800082c:	bf00      	nop
	}
}
 800082e:	3708      	adds	r7, #8
 8000830:	46bd      	mov	sp, r7
 8000832:	bd80      	pop	{r7, pc}
 8000834:	48000400 	.word	0x48000400

08000838 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000838:	b580      	push	{r7, lr}
 800083a:	b082      	sub	sp, #8
 800083c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800083e:	f000 fb0a 	bl	8000e56 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000842:	f000 f82b 	bl	800089c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000846:	f000 f8bf 	bl	80009c8 <MX_GPIO_Init>
  MX_I2C1_Init();
 800084a:	f000 f87d 	bl	8000948 <MX_I2C1_Init>
  MX_USB_DEVICE_Init();
 800084e:	f007 facb 	bl	8007de8 <MX_USB_DEVICE_Init>
  while (1)
  {
    /* USER CODE END WHILE */

	// Check if we've received a command
	if(is_usb_recv(&_usb_command))
 8000852:	4811      	ldr	r0, [pc, #68]	@ (8000898 <main+0x60>)
 8000854:	f000 fa8c 	bl	8000d70 <is_usb_recv>
 8000858:	4603      	mov	r3, r0
 800085a:	2b00      	cmp	r3, #0
 800085c:	d0f9      	beq.n	8000852 <main+0x1a>
	{
		if(_usb_command.msg_type == SET_CURRENT)
 800085e:	4b0e      	ldr	r3, [pc, #56]	@ (8000898 <main+0x60>)
 8000860:	781b      	ldrb	r3, [r3, #0]
 8000862:	2b00      	cmp	r3, #0
 8000864:	d10d      	bne.n	8000882 <main+0x4a>
		{
			float current_command_ma = 0.0;
 8000866:	f04f 0300 	mov.w	r3, #0
 800086a:	607b      	str	r3, [r7, #4]
			memcpy(&current_command_ma, &_usb_command.payload[0], 4);
 800086c:	4b0a      	ldr	r3, [pc, #40]	@ (8000898 <main+0x60>)
 800086e:	f8d3 3002 	ldr.w	r3, [r3, #2]
 8000872:	607b      	str	r3, [r7, #4]
			set_current_level(current_command_ma);
 8000874:	edd7 7a01 	vldr	s15, [r7, #4]
 8000878:	eeb0 0a67 	vmov.f32	s0, s15
 800087c:	f7ff feec 	bl	8000658 <set_current_level>
 8000880:	e7e7      	b.n	8000852 <main+0x1a>
		}
		else if(_usb_command.msg_type == SET_SCALE)
 8000882:	4b05      	ldr	r3, [pc, #20]	@ (8000898 <main+0x60>)
 8000884:	781b      	ldrb	r3, [r3, #0]
 8000886:	2b04      	cmp	r3, #4
 8000888:	d1e3      	bne.n	8000852 <main+0x1a>
		{
			set_scale(_usb_command.payload[0]);
 800088a:	4b03      	ldr	r3, [pc, #12]	@ (8000898 <main+0x60>)
 800088c:	789b      	ldrb	r3, [r3, #2]
 800088e:	4618      	mov	r0, r3
 8000890:	f7ff ff80 	bl	8000794 <set_scale>
	if(is_usb_recv(&_usb_command))
 8000894:	e7dd      	b.n	8000852 <main+0x1a>
 8000896:	bf00      	nop
 8000898:	2000017c 	.word	0x2000017c

0800089c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800089c:	b580      	push	{r7, lr}
 800089e:	b096      	sub	sp, #88	@ 0x58
 80008a0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80008a2:	f107 0314 	add.w	r3, r7, #20
 80008a6:	2244      	movs	r2, #68	@ 0x44
 80008a8:	2100      	movs	r1, #0
 80008aa:	4618      	mov	r0, r3
 80008ac:	f008 f84e 	bl	800894c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80008b0:	463b      	mov	r3, r7
 80008b2:	2200      	movs	r2, #0
 80008b4:	601a      	str	r2, [r3, #0]
 80008b6:	605a      	str	r2, [r3, #4]
 80008b8:	609a      	str	r2, [r3, #8]
 80008ba:	60da      	str	r2, [r3, #12]
 80008bc:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80008be:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80008c2:	f002 fc57 	bl	8003174 <HAL_PWREx_ControlVoltageScaling>
 80008c6:	4603      	mov	r3, r0
 80008c8:	2b00      	cmp	r3, #0
 80008ca:	d001      	beq.n	80008d0 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80008cc:	f000 f8fe 	bl	8000acc <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_MSI;
 80008d0:	2312      	movs	r3, #18
 80008d2:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80008d4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80008d8:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80008da:	2340      	movs	r3, #64	@ 0x40
 80008dc:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80008de:	2301      	movs	r3, #1
 80008e0:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80008e2:	2300      	movs	r3, #0
 80008e4:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_11;
 80008e6:	23b0      	movs	r3, #176	@ 0xb0
 80008e8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80008ea:	2302      	movs	r3, #2
 80008ec:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80008ee:	2302      	movs	r3, #2
 80008f0:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLM = 1;
 80008f2:	2301      	movs	r3, #1
 80008f4:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLN = 10;
 80008f6:	230a      	movs	r3, #10
 80008f8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80008fa:	2302      	movs	r3, #2
 80008fc:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80008fe:	2302      	movs	r3, #2
 8000900:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000902:	f107 0314 	add.w	r3, r7, #20
 8000906:	4618      	mov	r0, r3
 8000908:	f002 fc9a 	bl	8003240 <HAL_RCC_OscConfig>
 800090c:	4603      	mov	r3, r0
 800090e:	2b00      	cmp	r3, #0
 8000910:	d001      	beq.n	8000916 <SystemClock_Config+0x7a>
  {
    Error_Handler();
 8000912:	f000 f8db 	bl	8000acc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000916:	230f      	movs	r3, #15
 8000918:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800091a:	2303      	movs	r3, #3
 800091c:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800091e:	2300      	movs	r3, #0
 8000920:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000922:	2300      	movs	r3, #0
 8000924:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000926:	2300      	movs	r3, #0
 8000928:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800092a:	463b      	mov	r3, r7
 800092c:	2104      	movs	r1, #4
 800092e:	4618      	mov	r0, r3
 8000930:	f003 f8e8 	bl	8003b04 <HAL_RCC_ClockConfig>
 8000934:	4603      	mov	r3, r0
 8000936:	2b00      	cmp	r3, #0
 8000938:	d001      	beq.n	800093e <SystemClock_Config+0xa2>
  {
    Error_Handler();
 800093a:	f000 f8c7 	bl	8000acc <Error_Handler>
  }
}
 800093e:	bf00      	nop
 8000940:	3758      	adds	r7, #88	@ 0x58
 8000942:	46bd      	mov	sp, r7
 8000944:	bd80      	pop	{r7, pc}
	...

08000948 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000948:	b580      	push	{r7, lr}
 800094a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800094c:	4b1b      	ldr	r3, [pc, #108]	@ (80009bc <MX_I2C1_Init+0x74>)
 800094e:	4a1c      	ldr	r2, [pc, #112]	@ (80009c0 <MX_I2C1_Init+0x78>)
 8000950:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10D19CE4;
 8000952:	4b1a      	ldr	r3, [pc, #104]	@ (80009bc <MX_I2C1_Init+0x74>)
 8000954:	4a1b      	ldr	r2, [pc, #108]	@ (80009c4 <MX_I2C1_Init+0x7c>)
 8000956:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000958:	4b18      	ldr	r3, [pc, #96]	@ (80009bc <MX_I2C1_Init+0x74>)
 800095a:	2200      	movs	r2, #0
 800095c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800095e:	4b17      	ldr	r3, [pc, #92]	@ (80009bc <MX_I2C1_Init+0x74>)
 8000960:	2201      	movs	r2, #1
 8000962:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000964:	4b15      	ldr	r3, [pc, #84]	@ (80009bc <MX_I2C1_Init+0x74>)
 8000966:	2200      	movs	r2, #0
 8000968:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800096a:	4b14      	ldr	r3, [pc, #80]	@ (80009bc <MX_I2C1_Init+0x74>)
 800096c:	2200      	movs	r2, #0
 800096e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000970:	4b12      	ldr	r3, [pc, #72]	@ (80009bc <MX_I2C1_Init+0x74>)
 8000972:	2200      	movs	r2, #0
 8000974:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000976:	4b11      	ldr	r3, [pc, #68]	@ (80009bc <MX_I2C1_Init+0x74>)
 8000978:	2200      	movs	r2, #0
 800097a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800097c:	4b0f      	ldr	r3, [pc, #60]	@ (80009bc <MX_I2C1_Init+0x74>)
 800097e:	2200      	movs	r2, #0
 8000980:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000982:	480e      	ldr	r0, [pc, #56]	@ (80009bc <MX_I2C1_Init+0x74>)
 8000984:	f000 fd78 	bl	8001478 <HAL_I2C_Init>
 8000988:	4603      	mov	r3, r0
 800098a:	2b00      	cmp	r3, #0
 800098c:	d001      	beq.n	8000992 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800098e:	f000 f89d 	bl	8000acc <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000992:	2100      	movs	r1, #0
 8000994:	4809      	ldr	r0, [pc, #36]	@ (80009bc <MX_I2C1_Init+0x74>)
 8000996:	f000 fe0a 	bl	80015ae <HAL_I2CEx_ConfigAnalogFilter>
 800099a:	4603      	mov	r3, r0
 800099c:	2b00      	cmp	r3, #0
 800099e:	d001      	beq.n	80009a4 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80009a0:	f000 f894 	bl	8000acc <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80009a4:	2100      	movs	r1, #0
 80009a6:	4805      	ldr	r0, [pc, #20]	@ (80009bc <MX_I2C1_Init+0x74>)
 80009a8:	f000 fe4c 	bl	8001644 <HAL_I2CEx_ConfigDigitalFilter>
 80009ac:	4603      	mov	r3, r0
 80009ae:	2b00      	cmp	r3, #0
 80009b0:	d001      	beq.n	80009b6 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80009b2:	f000 f88b 	bl	8000acc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80009b6:	bf00      	nop
 80009b8:	bd80      	pop	{r7, pc}
 80009ba:	bf00      	nop
 80009bc:	20000128 	.word	0x20000128
 80009c0:	40005400 	.word	0x40005400
 80009c4:	10d19ce4 	.word	0x10d19ce4

080009c8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80009c8:	b580      	push	{r7, lr}
 80009ca:	b08a      	sub	sp, #40	@ 0x28
 80009cc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009ce:	f107 0314 	add.w	r3, r7, #20
 80009d2:	2200      	movs	r2, #0
 80009d4:	601a      	str	r2, [r3, #0]
 80009d6:	605a      	str	r2, [r3, #4]
 80009d8:	609a      	str	r2, [r3, #8]
 80009da:	60da      	str	r2, [r3, #12]
 80009dc:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80009de:	4b37      	ldr	r3, [pc, #220]	@ (8000abc <MX_GPIO_Init+0xf4>)
 80009e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009e2:	4a36      	ldr	r2, [pc, #216]	@ (8000abc <MX_GPIO_Init+0xf4>)
 80009e4:	f043 0304 	orr.w	r3, r3, #4
 80009e8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80009ea:	4b34      	ldr	r3, [pc, #208]	@ (8000abc <MX_GPIO_Init+0xf4>)
 80009ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009ee:	f003 0304 	and.w	r3, r3, #4
 80009f2:	613b      	str	r3, [r7, #16]
 80009f4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009f6:	4b31      	ldr	r3, [pc, #196]	@ (8000abc <MX_GPIO_Init+0xf4>)
 80009f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009fa:	4a30      	ldr	r2, [pc, #192]	@ (8000abc <MX_GPIO_Init+0xf4>)
 80009fc:	f043 0301 	orr.w	r3, r3, #1
 8000a00:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a02:	4b2e      	ldr	r3, [pc, #184]	@ (8000abc <MX_GPIO_Init+0xf4>)
 8000a04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a06:	f003 0301 	and.w	r3, r3, #1
 8000a0a:	60fb      	str	r3, [r7, #12]
 8000a0c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a0e:	4b2b      	ldr	r3, [pc, #172]	@ (8000abc <MX_GPIO_Init+0xf4>)
 8000a10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a12:	4a2a      	ldr	r2, [pc, #168]	@ (8000abc <MX_GPIO_Init+0xf4>)
 8000a14:	f043 0302 	orr.w	r3, r3, #2
 8000a18:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a1a:	4b28      	ldr	r3, [pc, #160]	@ (8000abc <MX_GPIO_Init+0xf4>)
 8000a1c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a1e:	f003 0302 	and.w	r3, r3, #2
 8000a22:	60bb      	str	r3, [r7, #8]
 8000a24:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000a26:	4b25      	ldr	r3, [pc, #148]	@ (8000abc <MX_GPIO_Init+0xf4>)
 8000a28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a2a:	4a24      	ldr	r2, [pc, #144]	@ (8000abc <MX_GPIO_Init+0xf4>)
 8000a2c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000a30:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a32:	4b22      	ldr	r3, [pc, #136]	@ (8000abc <MX_GPIO_Init+0xf4>)
 8000a34:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a36:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000a3a:	607b      	str	r3, [r7, #4]
 8000a3c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, G0_Pin|G1_Pin|G2_Pin|G3_Pin
 8000a3e:	2200      	movs	r2, #0
 8000a40:	21fb      	movs	r1, #251	@ 0xfb
 8000a42:	481f      	ldr	r0, [pc, #124]	@ (8000ac0 <MX_GPIO_Init+0xf8>)
 8000a44:	f000 fd00 	bl	8001448 <HAL_GPIO_WritePin>
                          |G4_Pin|G5_Pin|G6_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : PC14 PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8000a48:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8000a4c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000a4e:	2303      	movs	r3, #3
 8000a50:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a52:	2300      	movs	r3, #0
 8000a54:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a56:	f107 0314 	add.w	r3, r7, #20
 8000a5a:	4619      	mov	r1, r3
 8000a5c:	4819      	ldr	r0, [pc, #100]	@ (8000ac4 <MX_GPIO_Init+0xfc>)
 8000a5e:	f000 fb81 	bl	8001164 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 PA2 PA3
                           PA4 PA5 PA6 PA7
                           PA8 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8000a62:	f248 13ff 	movw	r3, #33279	@ 0x81ff
 8000a66:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7
                          |GPIO_PIN_8|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000a68:	2303      	movs	r3, #3
 8000a6a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a6c:	2300      	movs	r3, #0
 8000a6e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a70:	f107 0314 	add.w	r3, r7, #20
 8000a74:	4619      	mov	r1, r3
 8000a76:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000a7a:	f000 fb73 	bl	8001164 <HAL_GPIO_Init>

  /*Configure GPIO pins : G0_Pin G1_Pin G2_Pin G3_Pin
                           G4_Pin G5_Pin G6_Pin */
  GPIO_InitStruct.Pin = G0_Pin|G1_Pin|G2_Pin|G3_Pin
 8000a7e:	23fb      	movs	r3, #251	@ 0xfb
 8000a80:	617b      	str	r3, [r7, #20]
                          |G4_Pin|G5_Pin|G6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a82:	2301      	movs	r3, #1
 8000a84:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a86:	2300      	movs	r3, #0
 8000a88:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a8a:	2300      	movs	r3, #0
 8000a8c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a8e:	f107 0314 	add.w	r3, r7, #20
 8000a92:	4619      	mov	r1, r3
 8000a94:	480a      	ldr	r0, [pc, #40]	@ (8000ac0 <MX_GPIO_Init+0xf8>)
 8000a96:	f000 fb65 	bl	8001164 <HAL_GPIO_Init>

  /*Configure GPIO pin : PH3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000a9a:	2308      	movs	r3, #8
 8000a9c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000a9e:	2303      	movs	r3, #3
 8000aa0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aa2:	2300      	movs	r3, #0
 8000aa4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8000aa6:	f107 0314 	add.w	r3, r7, #20
 8000aaa:	4619      	mov	r1, r3
 8000aac:	4806      	ldr	r0, [pc, #24]	@ (8000ac8 <MX_GPIO_Init+0x100>)
 8000aae:	f000 fb59 	bl	8001164 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000ab2:	bf00      	nop
 8000ab4:	3728      	adds	r7, #40	@ 0x28
 8000ab6:	46bd      	mov	sp, r7
 8000ab8:	bd80      	pop	{r7, pc}
 8000aba:	bf00      	nop
 8000abc:	40021000 	.word	0x40021000
 8000ac0:	48000400 	.word	0x48000400
 8000ac4:	48000800 	.word	0x48000800
 8000ac8:	48001c00 	.word	0x48001c00

08000acc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000acc:	b480      	push	{r7}
 8000ace:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ad0:	b672      	cpsid	i
}
 8000ad2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ad4:	bf00      	nop
 8000ad6:	e7fd      	b.n	8000ad4 <Error_Handler+0x8>

08000ad8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ad8:	b480      	push	{r7}
 8000ada:	b083      	sub	sp, #12
 8000adc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ade:	4b0f      	ldr	r3, [pc, #60]	@ (8000b1c <HAL_MspInit+0x44>)
 8000ae0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000ae2:	4a0e      	ldr	r2, [pc, #56]	@ (8000b1c <HAL_MspInit+0x44>)
 8000ae4:	f043 0301 	orr.w	r3, r3, #1
 8000ae8:	6613      	str	r3, [r2, #96]	@ 0x60
 8000aea:	4b0c      	ldr	r3, [pc, #48]	@ (8000b1c <HAL_MspInit+0x44>)
 8000aec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000aee:	f003 0301 	and.w	r3, r3, #1
 8000af2:	607b      	str	r3, [r7, #4]
 8000af4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000af6:	4b09      	ldr	r3, [pc, #36]	@ (8000b1c <HAL_MspInit+0x44>)
 8000af8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000afa:	4a08      	ldr	r2, [pc, #32]	@ (8000b1c <HAL_MspInit+0x44>)
 8000afc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000b00:	6593      	str	r3, [r2, #88]	@ 0x58
 8000b02:	4b06      	ldr	r3, [pc, #24]	@ (8000b1c <HAL_MspInit+0x44>)
 8000b04:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000b06:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000b0a:	603b      	str	r3, [r7, #0]
 8000b0c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b0e:	bf00      	nop
 8000b10:	370c      	adds	r7, #12
 8000b12:	46bd      	mov	sp, r7
 8000b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b18:	4770      	bx	lr
 8000b1a:	bf00      	nop
 8000b1c:	40021000 	.word	0x40021000

08000b20 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000b20:	b580      	push	{r7, lr}
 8000b22:	b096      	sub	sp, #88	@ 0x58
 8000b24:	af00      	add	r7, sp, #0
 8000b26:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b28:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8000b2c:	2200      	movs	r2, #0
 8000b2e:	601a      	str	r2, [r3, #0]
 8000b30:	605a      	str	r2, [r3, #4]
 8000b32:	609a      	str	r2, [r3, #8]
 8000b34:	60da      	str	r2, [r3, #12]
 8000b36:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000b38:	f107 0310 	add.w	r3, r7, #16
 8000b3c:	2234      	movs	r2, #52	@ 0x34
 8000b3e:	2100      	movs	r1, #0
 8000b40:	4618      	mov	r0, r3
 8000b42:	f007 ff03 	bl	800894c <memset>
  if(hi2c->Instance==I2C1)
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	681b      	ldr	r3, [r3, #0]
 8000b4a:	4a1f      	ldr	r2, [pc, #124]	@ (8000bc8 <HAL_I2C_MspInit+0xa8>)
 8000b4c:	4293      	cmp	r3, r2
 8000b4e:	d137      	bne.n	8000bc0 <HAL_I2C_MspInit+0xa0>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000b50:	2340      	movs	r3, #64	@ 0x40
 8000b52:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8000b54:	2300      	movs	r3, #0
 8000b56:	627b      	str	r3, [r7, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000b58:	f107 0310 	add.w	r3, r7, #16
 8000b5c:	4618      	mov	r0, r3
 8000b5e:	f003 f9bd 	bl	8003edc <HAL_RCCEx_PeriphCLKConfig>
 8000b62:	4603      	mov	r3, r0
 8000b64:	2b00      	cmp	r3, #0
 8000b66:	d001      	beq.n	8000b6c <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8000b68:	f7ff ffb0 	bl	8000acc <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b6c:	4b17      	ldr	r3, [pc, #92]	@ (8000bcc <HAL_I2C_MspInit+0xac>)
 8000b6e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b70:	4a16      	ldr	r2, [pc, #88]	@ (8000bcc <HAL_I2C_MspInit+0xac>)
 8000b72:	f043 0301 	orr.w	r3, r3, #1
 8000b76:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b78:	4b14      	ldr	r3, [pc, #80]	@ (8000bcc <HAL_I2C_MspInit+0xac>)
 8000b7a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b7c:	f003 0301 	and.w	r3, r3, #1
 8000b80:	60fb      	str	r3, [r7, #12]
 8000b82:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PA9     ------> I2C1_SCL
    PA10     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000b84:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8000b88:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000b8a:	2312      	movs	r3, #18
 8000b8c:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b8e:	2300      	movs	r3, #0
 8000b90:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b92:	2303      	movs	r3, #3
 8000b94:	653b      	str	r3, [r7, #80]	@ 0x50
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000b96:	2304      	movs	r3, #4
 8000b98:	657b      	str	r3, [r7, #84]	@ 0x54
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b9a:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8000b9e:	4619      	mov	r1, r3
 8000ba0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000ba4:	f000 fade 	bl	8001164 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000ba8:	4b08      	ldr	r3, [pc, #32]	@ (8000bcc <HAL_I2C_MspInit+0xac>)
 8000baa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000bac:	4a07      	ldr	r2, [pc, #28]	@ (8000bcc <HAL_I2C_MspInit+0xac>)
 8000bae:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000bb2:	6593      	str	r3, [r2, #88]	@ 0x58
 8000bb4:	4b05      	ldr	r3, [pc, #20]	@ (8000bcc <HAL_I2C_MspInit+0xac>)
 8000bb6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000bb8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000bbc:	60bb      	str	r3, [r7, #8]
 8000bbe:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8000bc0:	bf00      	nop
 8000bc2:	3758      	adds	r7, #88	@ 0x58
 8000bc4:	46bd      	mov	sp, r7
 8000bc6:	bd80      	pop	{r7, pc}
 8000bc8:	40005400 	.word	0x40005400
 8000bcc:	40021000 	.word	0x40021000

08000bd0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000bd0:	b480      	push	{r7}
 8000bd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000bd4:	bf00      	nop
 8000bd6:	e7fd      	b.n	8000bd4 <NMI_Handler+0x4>

08000bd8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000bd8:	b480      	push	{r7}
 8000bda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000bdc:	bf00      	nop
 8000bde:	e7fd      	b.n	8000bdc <HardFault_Handler+0x4>

08000be0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000be0:	b480      	push	{r7}
 8000be2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000be4:	bf00      	nop
 8000be6:	e7fd      	b.n	8000be4 <MemManage_Handler+0x4>

08000be8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000be8:	b480      	push	{r7}
 8000bea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000bec:	bf00      	nop
 8000bee:	e7fd      	b.n	8000bec <BusFault_Handler+0x4>

08000bf0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000bf0:	b480      	push	{r7}
 8000bf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000bf4:	bf00      	nop
 8000bf6:	e7fd      	b.n	8000bf4 <UsageFault_Handler+0x4>

08000bf8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000bf8:	b480      	push	{r7}
 8000bfa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000bfc:	bf00      	nop
 8000bfe:	46bd      	mov	sp, r7
 8000c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c04:	4770      	bx	lr

08000c06 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c06:	b480      	push	{r7}
 8000c08:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c0a:	bf00      	nop
 8000c0c:	46bd      	mov	sp, r7
 8000c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c12:	4770      	bx	lr

08000c14 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c14:	b480      	push	{r7}
 8000c16:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000c18:	bf00      	nop
 8000c1a:	46bd      	mov	sp, r7
 8000c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c20:	4770      	bx	lr

08000c22 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c22:	b580      	push	{r7, lr}
 8000c24:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c26:	f000 f96b 	bl	8000f00 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c2a:	bf00      	nop
 8000c2c:	bd80      	pop	{r7, pc}
	...

08000c30 <USB_IRQHandler>:

/**
  * @brief This function handles USB event interrupt through EXTI line 17.
  */
void USB_IRQHandler(void)
{
 8000c30:	b580      	push	{r7, lr}
 8000c32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_IRQn 0 */

  /* USER CODE END USB_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8000c34:	4802      	ldr	r0, [pc, #8]	@ (8000c40 <USB_IRQHandler+0x10>)
 8000c36:	f000 fe70 	bl	800191a <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_IRQn 1 */

  /* USER CODE END USB_IRQn 1 */
}
 8000c3a:	bf00      	nop
 8000c3c:	bd80      	pop	{r7, pc}
 8000c3e:	bf00      	nop
 8000c40:	2000106c 	.word	0x2000106c

08000c44 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000c44:	b480      	push	{r7}
 8000c46:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000c48:	4b06      	ldr	r3, [pc, #24]	@ (8000c64 <SystemInit+0x20>)
 8000c4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000c4e:	4a05      	ldr	r2, [pc, #20]	@ (8000c64 <SystemInit+0x20>)
 8000c50:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000c54:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8000c58:	bf00      	nop
 8000c5a:	46bd      	mov	sp, r7
 8000c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c60:	4770      	bx	lr
 8000c62:	bf00      	nop
 8000c64:	e000ed00 	.word	0xe000ed00

08000c68 <process_byte>:
static usb_command_t cmd_recv;
static uint8_t usb_tx_buffer[MESSAGE_SIZE+1];
static uint8_t step = 0;

static bool process_byte(uint8_t b)
{
 8000c68:	b480      	push	{r7}
 8000c6a:	b083      	sub	sp, #12
 8000c6c:	af00      	add	r7, sp, #0
 8000c6e:	4603      	mov	r3, r0
 8000c70:	71fb      	strb	r3, [r7, #7]

	static uint8_t count = 0;
	static uint8_t chk = 0;

	if(step == 0)
 8000c72:	4b3b      	ldr	r3, [pc, #236]	@ (8000d60 <process_byte+0xf8>)
 8000c74:	781b      	ldrb	r3, [r3, #0]
 8000c76:	2b00      	cmp	r3, #0
 8000c78:	d10c      	bne.n	8000c94 <process_byte+0x2c>
	{
		if(b == 0xAA)
 8000c7a:	79fb      	ldrb	r3, [r7, #7]
 8000c7c:	2baa      	cmp	r3, #170	@ 0xaa
 8000c7e:	d167      	bne.n	8000d50 <process_byte+0xe8>
		{
			step++;
 8000c80:	4b37      	ldr	r3, [pc, #220]	@ (8000d60 <process_byte+0xf8>)
 8000c82:	781b      	ldrb	r3, [r3, #0]
 8000c84:	3301      	adds	r3, #1
 8000c86:	b2da      	uxtb	r2, r3
 8000c88:	4b35      	ldr	r3, [pc, #212]	@ (8000d60 <process_byte+0xf8>)
 8000c8a:	701a      	strb	r2, [r3, #0]
			chk = 0;
 8000c8c:	4b35      	ldr	r3, [pc, #212]	@ (8000d64 <process_byte+0xfc>)
 8000c8e:	2200      	movs	r2, #0
 8000c90:	701a      	strb	r2, [r3, #0]
 8000c92:	e05d      	b.n	8000d50 <process_byte+0xe8>
		}
	}
	else if(step == 1)
 8000c94:	4b32      	ldr	r3, [pc, #200]	@ (8000d60 <process_byte+0xf8>)
 8000c96:	781b      	ldrb	r3, [r3, #0]
 8000c98:	2b01      	cmp	r3, #1
 8000c9a:	d110      	bne.n	8000cbe <process_byte+0x56>
	{
		cmd_recv.msg_type = b;
 8000c9c:	4a32      	ldr	r2, [pc, #200]	@ (8000d68 <process_byte+0x100>)
 8000c9e:	79fb      	ldrb	r3, [r7, #7]
 8000ca0:	7013      	strb	r3, [r2, #0]
		chk += b;
 8000ca2:	4b30      	ldr	r3, [pc, #192]	@ (8000d64 <process_byte+0xfc>)
 8000ca4:	781a      	ldrb	r2, [r3, #0]
 8000ca6:	79fb      	ldrb	r3, [r7, #7]
 8000ca8:	4413      	add	r3, r2
 8000caa:	b2da      	uxtb	r2, r3
 8000cac:	4b2d      	ldr	r3, [pc, #180]	@ (8000d64 <process_byte+0xfc>)
 8000cae:	701a      	strb	r2, [r3, #0]
		step++;
 8000cb0:	4b2b      	ldr	r3, [pc, #172]	@ (8000d60 <process_byte+0xf8>)
 8000cb2:	781b      	ldrb	r3, [r3, #0]
 8000cb4:	3301      	adds	r3, #1
 8000cb6:	b2da      	uxtb	r2, r3
 8000cb8:	4b29      	ldr	r3, [pc, #164]	@ (8000d60 <process_byte+0xf8>)
 8000cba:	701a      	strb	r2, [r3, #0]
 8000cbc:	e048      	b.n	8000d50 <process_byte+0xe8>
	}
	else if(step == 2)
 8000cbe:	4b28      	ldr	r3, [pc, #160]	@ (8000d60 <process_byte+0xf8>)
 8000cc0:	781b      	ldrb	r3, [r3, #0]
 8000cc2:	2b02      	cmp	r3, #2
 8000cc4:	d113      	bne.n	8000cee <process_byte+0x86>
	{
		cmd_recv.length = b;
 8000cc6:	4a28      	ldr	r2, [pc, #160]	@ (8000d68 <process_byte+0x100>)
 8000cc8:	79fb      	ldrb	r3, [r7, #7]
 8000cca:	7053      	strb	r3, [r2, #1]
		chk += b;
 8000ccc:	4b25      	ldr	r3, [pc, #148]	@ (8000d64 <process_byte+0xfc>)
 8000cce:	781a      	ldrb	r2, [r3, #0]
 8000cd0:	79fb      	ldrb	r3, [r7, #7]
 8000cd2:	4413      	add	r3, r2
 8000cd4:	b2da      	uxtb	r2, r3
 8000cd6:	4b23      	ldr	r3, [pc, #140]	@ (8000d64 <process_byte+0xfc>)
 8000cd8:	701a      	strb	r2, [r3, #0]
		step++;
 8000cda:	4b21      	ldr	r3, [pc, #132]	@ (8000d60 <process_byte+0xf8>)
 8000cdc:	781b      	ldrb	r3, [r3, #0]
 8000cde:	3301      	adds	r3, #1
 8000ce0:	b2da      	uxtb	r2, r3
 8000ce2:	4b1f      	ldr	r3, [pc, #124]	@ (8000d60 <process_byte+0xf8>)
 8000ce4:	701a      	strb	r2, [r3, #0]
		count = 0;
 8000ce6:	4b21      	ldr	r3, [pc, #132]	@ (8000d6c <process_byte+0x104>)
 8000ce8:	2200      	movs	r2, #0
 8000cea:	701a      	strb	r2, [r3, #0]
 8000cec:	e030      	b.n	8000d50 <process_byte+0xe8>
	}
	else if(step == 3)
 8000cee:	4b1c      	ldr	r3, [pc, #112]	@ (8000d60 <process_byte+0xf8>)
 8000cf0:	781b      	ldrb	r3, [r3, #0]
 8000cf2:	2b03      	cmp	r3, #3
 8000cf4:	d11e      	bne.n	8000d34 <process_byte+0xcc>
	{
		cmd_recv.payload[count++] = b;
 8000cf6:	4b1d      	ldr	r3, [pc, #116]	@ (8000d6c <process_byte+0x104>)
 8000cf8:	781b      	ldrb	r3, [r3, #0]
 8000cfa:	1c5a      	adds	r2, r3, #1
 8000cfc:	b2d1      	uxtb	r1, r2
 8000cfe:	4a1b      	ldr	r2, [pc, #108]	@ (8000d6c <process_byte+0x104>)
 8000d00:	7011      	strb	r1, [r2, #0]
 8000d02:	461a      	mov	r2, r3
 8000d04:	4b18      	ldr	r3, [pc, #96]	@ (8000d68 <process_byte+0x100>)
 8000d06:	4413      	add	r3, r2
 8000d08:	79fa      	ldrb	r2, [r7, #7]
 8000d0a:	709a      	strb	r2, [r3, #2]
		chk += b;
 8000d0c:	4b15      	ldr	r3, [pc, #84]	@ (8000d64 <process_byte+0xfc>)
 8000d0e:	781a      	ldrb	r2, [r3, #0]
 8000d10:	79fb      	ldrb	r3, [r7, #7]
 8000d12:	4413      	add	r3, r2
 8000d14:	b2da      	uxtb	r2, r3
 8000d16:	4b13      	ldr	r3, [pc, #76]	@ (8000d64 <process_byte+0xfc>)
 8000d18:	701a      	strb	r2, [r3, #0]
		if(count >= cmd_recv.length)
 8000d1a:	4b13      	ldr	r3, [pc, #76]	@ (8000d68 <process_byte+0x100>)
 8000d1c:	785a      	ldrb	r2, [r3, #1]
 8000d1e:	4b13      	ldr	r3, [pc, #76]	@ (8000d6c <process_byte+0x104>)
 8000d20:	781b      	ldrb	r3, [r3, #0]
 8000d22:	429a      	cmp	r2, r3
 8000d24:	d814      	bhi.n	8000d50 <process_byte+0xe8>
		{
			step++;
 8000d26:	4b0e      	ldr	r3, [pc, #56]	@ (8000d60 <process_byte+0xf8>)
 8000d28:	781b      	ldrb	r3, [r3, #0]
 8000d2a:	3301      	adds	r3, #1
 8000d2c:	b2da      	uxtb	r2, r3
 8000d2e:	4b0c      	ldr	r3, [pc, #48]	@ (8000d60 <process_byte+0xf8>)
 8000d30:	701a      	strb	r2, [r3, #0]
 8000d32:	e00d      	b.n	8000d50 <process_byte+0xe8>
		}
	}
	else if(step == 4)
 8000d34:	4b0a      	ldr	r3, [pc, #40]	@ (8000d60 <process_byte+0xf8>)
 8000d36:	781b      	ldrb	r3, [r3, #0]
 8000d38:	2b04      	cmp	r3, #4
 8000d3a:	d109      	bne.n	8000d50 <process_byte+0xe8>
	{
		step = 0;
 8000d3c:	4b08      	ldr	r3, [pc, #32]	@ (8000d60 <process_byte+0xf8>)
 8000d3e:	2200      	movs	r2, #0
 8000d40:	701a      	strb	r2, [r3, #0]
		if(chk == b)
 8000d42:	4b08      	ldr	r3, [pc, #32]	@ (8000d64 <process_byte+0xfc>)
 8000d44:	781b      	ldrb	r3, [r3, #0]
 8000d46:	79fa      	ldrb	r2, [r7, #7]
 8000d48:	429a      	cmp	r2, r3
 8000d4a:	d101      	bne.n	8000d50 <process_byte+0xe8>
		{
			return true;
 8000d4c:	2301      	movs	r3, #1
 8000d4e:	e000      	b.n	8000d52 <process_byte+0xea>
		}
	}
	return false;
 8000d50:	2300      	movs	r3, #0
}
 8000d52:	4618      	mov	r0, r3
 8000d54:	370c      	adds	r7, #12
 8000d56:	46bd      	mov	sp, r7
 8000d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d5c:	4770      	bx	lr
 8000d5e:	bf00      	nop
 8000d60:	20000382 	.word	0x20000382
 8000d64:	20000383 	.word	0x20000383
 8000d68:	20000280 	.word	0x20000280
 8000d6c:	20000384 	.word	0x20000384

08000d70 <is_usb_recv>:

bool is_usb_recv(usb_command_t * cmd)
{
 8000d70:	b580      	push	{r7, lr}
 8000d72:	b084      	sub	sp, #16
 8000d74:	af00      	add	r7, sp, #0
 8000d76:	6078      	str	r0, [r7, #4]
	if(usb_recv)
 8000d78:	4b0b      	ldr	r3, [pc, #44]	@ (8000da8 <is_usb_recv+0x38>)
 8000d7a:	781b      	ldrb	r3, [r3, #0]
 8000d7c:	2b00      	cmp	r3, #0
 8000d7e:	d008      	beq.n	8000d92 <is_usb_recv+0x22>
	{
		*cmd = cmd_recv;
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	4a0a      	ldr	r2, [pc, #40]	@ (8000dac <is_usb_recv+0x3c>)
 8000d84:	4618      	mov	r0, r3
 8000d86:	4611      	mov	r1, r2
 8000d88:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8000d8c:	461a      	mov	r2, r3
 8000d8e:	f007 fe09 	bl	80089a4 <memcpy>
	}
	bool ret_value = usb_recv;
 8000d92:	4b05      	ldr	r3, [pc, #20]	@ (8000da8 <is_usb_recv+0x38>)
 8000d94:	781b      	ldrb	r3, [r3, #0]
 8000d96:	73fb      	strb	r3, [r7, #15]
	usb_recv = false; // Reset once got
 8000d98:	4b03      	ldr	r3, [pc, #12]	@ (8000da8 <is_usb_recv+0x38>)
 8000d9a:	2200      	movs	r2, #0
 8000d9c:	701a      	strb	r2, [r3, #0]

	return ret_value;
 8000d9e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000da0:	4618      	mov	r0, r3
 8000da2:	3710      	adds	r7, #16
 8000da4:	46bd      	mov	sp, r7
 8000da6:	bd80      	pop	{r7, pc}
 8000da8:	2000027e 	.word	0x2000027e
 8000dac:	20000280 	.word	0x20000280

08000db0 <usb_handle_recv>:

void usb_handle_recv(uint8_t * buf, uint32_t len)
{
 8000db0:	b580      	push	{r7, lr}
 8000db2:	b084      	sub	sp, #16
 8000db4:	af00      	add	r7, sp, #0
 8000db6:	6078      	str	r0, [r7, #4]
 8000db8:	6039      	str	r1, [r7, #0]
	// ISR
	int i;
	step = 0;
 8000dba:	4b10      	ldr	r3, [pc, #64]	@ (8000dfc <usb_handle_recv+0x4c>)
 8000dbc:	2200      	movs	r2, #0
 8000dbe:	701a      	strb	r2, [r3, #0]
	for(i = 0; i < len; i++)
 8000dc0:	2300      	movs	r3, #0
 8000dc2:	60fb      	str	r3, [r7, #12]
 8000dc4:	e011      	b.n	8000dea <usb_handle_recv+0x3a>
	{
		uint8_t b = *(buf+i);
 8000dc6:	68fb      	ldr	r3, [r7, #12]
 8000dc8:	687a      	ldr	r2, [r7, #4]
 8000dca:	4413      	add	r3, r2
 8000dcc:	781b      	ldrb	r3, [r3, #0]
 8000dce:	72fb      	strb	r3, [r7, #11]
		if(process_byte(b))
 8000dd0:	7afb      	ldrb	r3, [r7, #11]
 8000dd2:	4618      	mov	r0, r3
 8000dd4:	f7ff ff48 	bl	8000c68 <process_byte>
 8000dd8:	4603      	mov	r3, r0
 8000dda:	2b00      	cmp	r3, #0
 8000ddc:	d002      	beq.n	8000de4 <usb_handle_recv+0x34>
		{
			usb_recv = true;
 8000dde:	4b08      	ldr	r3, [pc, #32]	@ (8000e00 <usb_handle_recv+0x50>)
 8000de0:	2201      	movs	r2, #1
 8000de2:	701a      	strb	r2, [r3, #0]
	for(i = 0; i < len; i++)
 8000de4:	68fb      	ldr	r3, [r7, #12]
 8000de6:	3301      	adds	r3, #1
 8000de8:	60fb      	str	r3, [r7, #12]
 8000dea:	68fb      	ldr	r3, [r7, #12]
 8000dec:	683a      	ldr	r2, [r7, #0]
 8000dee:	429a      	cmp	r2, r3
 8000df0:	d8e9      	bhi.n	8000dc6 <usb_handle_recv+0x16>
		}
	}
}
 8000df2:	bf00      	nop
 8000df4:	bf00      	nop
 8000df6:	3710      	adds	r7, #16
 8000df8:	46bd      	mov	sp, r7
 8000dfa:	bd80      	pop	{r7, pc}
 8000dfc:	20000382 	.word	0x20000382
 8000e00:	2000027e 	.word	0x2000027e

08000e04 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000e04:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000e3c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000e08:	f7ff ff1c 	bl	8000c44 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000e0c:	480c      	ldr	r0, [pc, #48]	@ (8000e40 <LoopForever+0x6>)
  ldr r1, =_edata
 8000e0e:	490d      	ldr	r1, [pc, #52]	@ (8000e44 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000e10:	4a0d      	ldr	r2, [pc, #52]	@ (8000e48 <LoopForever+0xe>)
  movs r3, #0
 8000e12:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e14:	e002      	b.n	8000e1c <LoopCopyDataInit>

08000e16 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e16:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e18:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e1a:	3304      	adds	r3, #4

08000e1c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e1c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e1e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e20:	d3f9      	bcc.n	8000e16 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e22:	4a0a      	ldr	r2, [pc, #40]	@ (8000e4c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000e24:	4c0a      	ldr	r4, [pc, #40]	@ (8000e50 <LoopForever+0x16>)
  movs r3, #0
 8000e26:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e28:	e001      	b.n	8000e2e <LoopFillZerobss>

08000e2a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e2a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e2c:	3204      	adds	r2, #4

08000e2e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e2e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e30:	d3fb      	bcc.n	8000e2a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000e32:	f007 fd93 	bl	800895c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000e36:	f7ff fcff 	bl	8000838 <main>

08000e3a <LoopForever>:

LoopForever:
    b LoopForever
 8000e3a:	e7fe      	b.n	8000e3a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000e3c:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8000e40:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e44:	2000010c 	.word	0x2000010c
  ldr r2, =_sidata
 8000e48:	08008a68 	.word	0x08008a68
  ldr r2, =_sbss
 8000e4c:	2000010c 	.word	0x2000010c
  ldr r4, =_ebss
 8000e50:	2000156c 	.word	0x2000156c

08000e54 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000e54:	e7fe      	b.n	8000e54 <ADC1_2_IRQHandler>

08000e56 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e56:	b580      	push	{r7, lr}
 8000e58:	b082      	sub	sp, #8
 8000e5a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000e5c:	2300      	movs	r3, #0
 8000e5e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e60:	2003      	movs	r0, #3
 8000e62:	f000 f93d 	bl	80010e0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000e66:	200f      	movs	r0, #15
 8000e68:	f000 f80e 	bl	8000e88 <HAL_InitTick>
 8000e6c:	4603      	mov	r3, r0
 8000e6e:	2b00      	cmp	r3, #0
 8000e70:	d002      	beq.n	8000e78 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000e72:	2301      	movs	r3, #1
 8000e74:	71fb      	strb	r3, [r7, #7]
 8000e76:	e001      	b.n	8000e7c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000e78:	f7ff fe2e 	bl	8000ad8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000e7c:	79fb      	ldrb	r3, [r7, #7]
}
 8000e7e:	4618      	mov	r0, r3
 8000e80:	3708      	adds	r7, #8
 8000e82:	46bd      	mov	sp, r7
 8000e84:	bd80      	pop	{r7, pc}
	...

08000e88 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e88:	b580      	push	{r7, lr}
 8000e8a:	b084      	sub	sp, #16
 8000e8c:	af00      	add	r7, sp, #0
 8000e8e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000e90:	2300      	movs	r3, #0
 8000e92:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000e94:	4b17      	ldr	r3, [pc, #92]	@ (8000ef4 <HAL_InitTick+0x6c>)
 8000e96:	781b      	ldrb	r3, [r3, #0]
 8000e98:	2b00      	cmp	r3, #0
 8000e9a:	d023      	beq.n	8000ee4 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000e9c:	4b16      	ldr	r3, [pc, #88]	@ (8000ef8 <HAL_InitTick+0x70>)
 8000e9e:	681a      	ldr	r2, [r3, #0]
 8000ea0:	4b14      	ldr	r3, [pc, #80]	@ (8000ef4 <HAL_InitTick+0x6c>)
 8000ea2:	781b      	ldrb	r3, [r3, #0]
 8000ea4:	4619      	mov	r1, r3
 8000ea6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000eaa:	fbb3 f3f1 	udiv	r3, r3, r1
 8000eae:	fbb2 f3f3 	udiv	r3, r2, r3
 8000eb2:	4618      	mov	r0, r3
 8000eb4:	f000 f949 	bl	800114a <HAL_SYSTICK_Config>
 8000eb8:	4603      	mov	r3, r0
 8000eba:	2b00      	cmp	r3, #0
 8000ebc:	d10f      	bne.n	8000ede <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	2b0f      	cmp	r3, #15
 8000ec2:	d809      	bhi.n	8000ed8 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	6879      	ldr	r1, [r7, #4]
 8000ec8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000ecc:	f000 f913 	bl	80010f6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000ed0:	4a0a      	ldr	r2, [pc, #40]	@ (8000efc <HAL_InitTick+0x74>)
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	6013      	str	r3, [r2, #0]
 8000ed6:	e007      	b.n	8000ee8 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000ed8:	2301      	movs	r3, #1
 8000eda:	73fb      	strb	r3, [r7, #15]
 8000edc:	e004      	b.n	8000ee8 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000ede:	2301      	movs	r3, #1
 8000ee0:	73fb      	strb	r3, [r7, #15]
 8000ee2:	e001      	b.n	8000ee8 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000ee4:	2301      	movs	r3, #1
 8000ee6:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000ee8:	7bfb      	ldrb	r3, [r7, #15]
}
 8000eea:	4618      	mov	r0, r3
 8000eec:	3710      	adds	r7, #16
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	bd80      	pop	{r7, pc}
 8000ef2:	bf00      	nop
 8000ef4:	20000008 	.word	0x20000008
 8000ef8:	20000000 	.word	0x20000000
 8000efc:	20000004 	.word	0x20000004

08000f00 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f00:	b480      	push	{r7}
 8000f02:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000f04:	4b06      	ldr	r3, [pc, #24]	@ (8000f20 <HAL_IncTick+0x20>)
 8000f06:	781b      	ldrb	r3, [r3, #0]
 8000f08:	461a      	mov	r2, r3
 8000f0a:	4b06      	ldr	r3, [pc, #24]	@ (8000f24 <HAL_IncTick+0x24>)
 8000f0c:	681b      	ldr	r3, [r3, #0]
 8000f0e:	4413      	add	r3, r2
 8000f10:	4a04      	ldr	r2, [pc, #16]	@ (8000f24 <HAL_IncTick+0x24>)
 8000f12:	6013      	str	r3, [r2, #0]
}
 8000f14:	bf00      	nop
 8000f16:	46bd      	mov	sp, r7
 8000f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f1c:	4770      	bx	lr
 8000f1e:	bf00      	nop
 8000f20:	20000008 	.word	0x20000008
 8000f24:	20000388 	.word	0x20000388

08000f28 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f28:	b480      	push	{r7}
 8000f2a:	af00      	add	r7, sp, #0
  return uwTick;
 8000f2c:	4b03      	ldr	r3, [pc, #12]	@ (8000f3c <HAL_GetTick+0x14>)
 8000f2e:	681b      	ldr	r3, [r3, #0]
}
 8000f30:	4618      	mov	r0, r3
 8000f32:	46bd      	mov	sp, r7
 8000f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f38:	4770      	bx	lr
 8000f3a:	bf00      	nop
 8000f3c:	20000388 	.word	0x20000388

08000f40 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f40:	b480      	push	{r7}
 8000f42:	b085      	sub	sp, #20
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	f003 0307 	and.w	r3, r3, #7
 8000f4e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000f50:	4b0c      	ldr	r3, [pc, #48]	@ (8000f84 <__NVIC_SetPriorityGrouping+0x44>)
 8000f52:	68db      	ldr	r3, [r3, #12]
 8000f54:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000f56:	68ba      	ldr	r2, [r7, #8]
 8000f58:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000f5c:	4013      	ands	r3, r2
 8000f5e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000f60:	68fb      	ldr	r3, [r7, #12]
 8000f62:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000f64:	68bb      	ldr	r3, [r7, #8]
 8000f66:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000f68:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000f6c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000f70:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000f72:	4a04      	ldr	r2, [pc, #16]	@ (8000f84 <__NVIC_SetPriorityGrouping+0x44>)
 8000f74:	68bb      	ldr	r3, [r7, #8]
 8000f76:	60d3      	str	r3, [r2, #12]
}
 8000f78:	bf00      	nop
 8000f7a:	3714      	adds	r7, #20
 8000f7c:	46bd      	mov	sp, r7
 8000f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f82:	4770      	bx	lr
 8000f84:	e000ed00 	.word	0xe000ed00

08000f88 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000f88:	b480      	push	{r7}
 8000f8a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f8c:	4b04      	ldr	r3, [pc, #16]	@ (8000fa0 <__NVIC_GetPriorityGrouping+0x18>)
 8000f8e:	68db      	ldr	r3, [r3, #12]
 8000f90:	0a1b      	lsrs	r3, r3, #8
 8000f92:	f003 0307 	and.w	r3, r3, #7
}
 8000f96:	4618      	mov	r0, r3
 8000f98:	46bd      	mov	sp, r7
 8000f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f9e:	4770      	bx	lr
 8000fa0:	e000ed00 	.word	0xe000ed00

08000fa4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000fa4:	b480      	push	{r7}
 8000fa6:	b083      	sub	sp, #12
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	4603      	mov	r3, r0
 8000fac:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000fae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	db0b      	blt.n	8000fce <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000fb6:	79fb      	ldrb	r3, [r7, #7]
 8000fb8:	f003 021f 	and.w	r2, r3, #31
 8000fbc:	4907      	ldr	r1, [pc, #28]	@ (8000fdc <__NVIC_EnableIRQ+0x38>)
 8000fbe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fc2:	095b      	lsrs	r3, r3, #5
 8000fc4:	2001      	movs	r0, #1
 8000fc6:	fa00 f202 	lsl.w	r2, r0, r2
 8000fca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000fce:	bf00      	nop
 8000fd0:	370c      	adds	r7, #12
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd8:	4770      	bx	lr
 8000fda:	bf00      	nop
 8000fdc:	e000e100 	.word	0xe000e100

08000fe0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000fe0:	b480      	push	{r7}
 8000fe2:	b083      	sub	sp, #12
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	4603      	mov	r3, r0
 8000fe8:	6039      	str	r1, [r7, #0]
 8000fea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000fec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ff0:	2b00      	cmp	r3, #0
 8000ff2:	db0a      	blt.n	800100a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ff4:	683b      	ldr	r3, [r7, #0]
 8000ff6:	b2da      	uxtb	r2, r3
 8000ff8:	490c      	ldr	r1, [pc, #48]	@ (800102c <__NVIC_SetPriority+0x4c>)
 8000ffa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ffe:	0112      	lsls	r2, r2, #4
 8001000:	b2d2      	uxtb	r2, r2
 8001002:	440b      	add	r3, r1
 8001004:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001008:	e00a      	b.n	8001020 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800100a:	683b      	ldr	r3, [r7, #0]
 800100c:	b2da      	uxtb	r2, r3
 800100e:	4908      	ldr	r1, [pc, #32]	@ (8001030 <__NVIC_SetPriority+0x50>)
 8001010:	79fb      	ldrb	r3, [r7, #7]
 8001012:	f003 030f 	and.w	r3, r3, #15
 8001016:	3b04      	subs	r3, #4
 8001018:	0112      	lsls	r2, r2, #4
 800101a:	b2d2      	uxtb	r2, r2
 800101c:	440b      	add	r3, r1
 800101e:	761a      	strb	r2, [r3, #24]
}
 8001020:	bf00      	nop
 8001022:	370c      	adds	r7, #12
 8001024:	46bd      	mov	sp, r7
 8001026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800102a:	4770      	bx	lr
 800102c:	e000e100 	.word	0xe000e100
 8001030:	e000ed00 	.word	0xe000ed00

08001034 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001034:	b480      	push	{r7}
 8001036:	b089      	sub	sp, #36	@ 0x24
 8001038:	af00      	add	r7, sp, #0
 800103a:	60f8      	str	r0, [r7, #12]
 800103c:	60b9      	str	r1, [r7, #8]
 800103e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001040:	68fb      	ldr	r3, [r7, #12]
 8001042:	f003 0307 	and.w	r3, r3, #7
 8001046:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001048:	69fb      	ldr	r3, [r7, #28]
 800104a:	f1c3 0307 	rsb	r3, r3, #7
 800104e:	2b04      	cmp	r3, #4
 8001050:	bf28      	it	cs
 8001052:	2304      	movcs	r3, #4
 8001054:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001056:	69fb      	ldr	r3, [r7, #28]
 8001058:	3304      	adds	r3, #4
 800105a:	2b06      	cmp	r3, #6
 800105c:	d902      	bls.n	8001064 <NVIC_EncodePriority+0x30>
 800105e:	69fb      	ldr	r3, [r7, #28]
 8001060:	3b03      	subs	r3, #3
 8001062:	e000      	b.n	8001066 <NVIC_EncodePriority+0x32>
 8001064:	2300      	movs	r3, #0
 8001066:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001068:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800106c:	69bb      	ldr	r3, [r7, #24]
 800106e:	fa02 f303 	lsl.w	r3, r2, r3
 8001072:	43da      	mvns	r2, r3
 8001074:	68bb      	ldr	r3, [r7, #8]
 8001076:	401a      	ands	r2, r3
 8001078:	697b      	ldr	r3, [r7, #20]
 800107a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800107c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001080:	697b      	ldr	r3, [r7, #20]
 8001082:	fa01 f303 	lsl.w	r3, r1, r3
 8001086:	43d9      	mvns	r1, r3
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800108c:	4313      	orrs	r3, r2
         );
}
 800108e:	4618      	mov	r0, r3
 8001090:	3724      	adds	r7, #36	@ 0x24
 8001092:	46bd      	mov	sp, r7
 8001094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001098:	4770      	bx	lr
	...

0800109c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800109c:	b580      	push	{r7, lr}
 800109e:	b082      	sub	sp, #8
 80010a0:	af00      	add	r7, sp, #0
 80010a2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	3b01      	subs	r3, #1
 80010a8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80010ac:	d301      	bcc.n	80010b2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80010ae:	2301      	movs	r3, #1
 80010b0:	e00f      	b.n	80010d2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80010b2:	4a0a      	ldr	r2, [pc, #40]	@ (80010dc <SysTick_Config+0x40>)
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	3b01      	subs	r3, #1
 80010b8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80010ba:	210f      	movs	r1, #15
 80010bc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80010c0:	f7ff ff8e 	bl	8000fe0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80010c4:	4b05      	ldr	r3, [pc, #20]	@ (80010dc <SysTick_Config+0x40>)
 80010c6:	2200      	movs	r2, #0
 80010c8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80010ca:	4b04      	ldr	r3, [pc, #16]	@ (80010dc <SysTick_Config+0x40>)
 80010cc:	2207      	movs	r2, #7
 80010ce:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80010d0:	2300      	movs	r3, #0
}
 80010d2:	4618      	mov	r0, r3
 80010d4:	3708      	adds	r7, #8
 80010d6:	46bd      	mov	sp, r7
 80010d8:	bd80      	pop	{r7, pc}
 80010da:	bf00      	nop
 80010dc:	e000e010 	.word	0xe000e010

080010e0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b082      	sub	sp, #8
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80010e8:	6878      	ldr	r0, [r7, #4]
 80010ea:	f7ff ff29 	bl	8000f40 <__NVIC_SetPriorityGrouping>
}
 80010ee:	bf00      	nop
 80010f0:	3708      	adds	r7, #8
 80010f2:	46bd      	mov	sp, r7
 80010f4:	bd80      	pop	{r7, pc}

080010f6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80010f6:	b580      	push	{r7, lr}
 80010f8:	b086      	sub	sp, #24
 80010fa:	af00      	add	r7, sp, #0
 80010fc:	4603      	mov	r3, r0
 80010fe:	60b9      	str	r1, [r7, #8]
 8001100:	607a      	str	r2, [r7, #4]
 8001102:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001104:	2300      	movs	r3, #0
 8001106:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001108:	f7ff ff3e 	bl	8000f88 <__NVIC_GetPriorityGrouping>
 800110c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800110e:	687a      	ldr	r2, [r7, #4]
 8001110:	68b9      	ldr	r1, [r7, #8]
 8001112:	6978      	ldr	r0, [r7, #20]
 8001114:	f7ff ff8e 	bl	8001034 <NVIC_EncodePriority>
 8001118:	4602      	mov	r2, r0
 800111a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800111e:	4611      	mov	r1, r2
 8001120:	4618      	mov	r0, r3
 8001122:	f7ff ff5d 	bl	8000fe0 <__NVIC_SetPriority>
}
 8001126:	bf00      	nop
 8001128:	3718      	adds	r7, #24
 800112a:	46bd      	mov	sp, r7
 800112c:	bd80      	pop	{r7, pc}

0800112e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800112e:	b580      	push	{r7, lr}
 8001130:	b082      	sub	sp, #8
 8001132:	af00      	add	r7, sp, #0
 8001134:	4603      	mov	r3, r0
 8001136:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001138:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800113c:	4618      	mov	r0, r3
 800113e:	f7ff ff31 	bl	8000fa4 <__NVIC_EnableIRQ>
}
 8001142:	bf00      	nop
 8001144:	3708      	adds	r7, #8
 8001146:	46bd      	mov	sp, r7
 8001148:	bd80      	pop	{r7, pc}

0800114a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800114a:	b580      	push	{r7, lr}
 800114c:	b082      	sub	sp, #8
 800114e:	af00      	add	r7, sp, #0
 8001150:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001152:	6878      	ldr	r0, [r7, #4]
 8001154:	f7ff ffa2 	bl	800109c <SysTick_Config>
 8001158:	4603      	mov	r3, r0
}
 800115a:	4618      	mov	r0, r3
 800115c:	3708      	adds	r7, #8
 800115e:	46bd      	mov	sp, r7
 8001160:	bd80      	pop	{r7, pc}
	...

08001164 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001164:	b480      	push	{r7}
 8001166:	b087      	sub	sp, #28
 8001168:	af00      	add	r7, sp, #0
 800116a:	6078      	str	r0, [r7, #4]
 800116c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800116e:	2300      	movs	r3, #0
 8001170:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001172:	e14e      	b.n	8001412 <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001174:	683b      	ldr	r3, [r7, #0]
 8001176:	681a      	ldr	r2, [r3, #0]
 8001178:	2101      	movs	r1, #1
 800117a:	697b      	ldr	r3, [r7, #20]
 800117c:	fa01 f303 	lsl.w	r3, r1, r3
 8001180:	4013      	ands	r3, r2
 8001182:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001184:	68fb      	ldr	r3, [r7, #12]
 8001186:	2b00      	cmp	r3, #0
 8001188:	f000 8140 	beq.w	800140c <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800118c:	683b      	ldr	r3, [r7, #0]
 800118e:	685b      	ldr	r3, [r3, #4]
 8001190:	f003 0303 	and.w	r3, r3, #3
 8001194:	2b01      	cmp	r3, #1
 8001196:	d005      	beq.n	80011a4 <HAL_GPIO_Init+0x40>
 8001198:	683b      	ldr	r3, [r7, #0]
 800119a:	685b      	ldr	r3, [r3, #4]
 800119c:	f003 0303 	and.w	r3, r3, #3
 80011a0:	2b02      	cmp	r3, #2
 80011a2:	d130      	bne.n	8001206 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	689b      	ldr	r3, [r3, #8]
 80011a8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80011aa:	697b      	ldr	r3, [r7, #20]
 80011ac:	005b      	lsls	r3, r3, #1
 80011ae:	2203      	movs	r2, #3
 80011b0:	fa02 f303 	lsl.w	r3, r2, r3
 80011b4:	43db      	mvns	r3, r3
 80011b6:	693a      	ldr	r2, [r7, #16]
 80011b8:	4013      	ands	r3, r2
 80011ba:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80011bc:	683b      	ldr	r3, [r7, #0]
 80011be:	68da      	ldr	r2, [r3, #12]
 80011c0:	697b      	ldr	r3, [r7, #20]
 80011c2:	005b      	lsls	r3, r3, #1
 80011c4:	fa02 f303 	lsl.w	r3, r2, r3
 80011c8:	693a      	ldr	r2, [r7, #16]
 80011ca:	4313      	orrs	r3, r2
 80011cc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	693a      	ldr	r2, [r7, #16]
 80011d2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	685b      	ldr	r3, [r3, #4]
 80011d8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80011da:	2201      	movs	r2, #1
 80011dc:	697b      	ldr	r3, [r7, #20]
 80011de:	fa02 f303 	lsl.w	r3, r2, r3
 80011e2:	43db      	mvns	r3, r3
 80011e4:	693a      	ldr	r2, [r7, #16]
 80011e6:	4013      	ands	r3, r2
 80011e8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80011ea:	683b      	ldr	r3, [r7, #0]
 80011ec:	685b      	ldr	r3, [r3, #4]
 80011ee:	091b      	lsrs	r3, r3, #4
 80011f0:	f003 0201 	and.w	r2, r3, #1
 80011f4:	697b      	ldr	r3, [r7, #20]
 80011f6:	fa02 f303 	lsl.w	r3, r2, r3
 80011fa:	693a      	ldr	r2, [r7, #16]
 80011fc:	4313      	orrs	r3, r2
 80011fe:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	693a      	ldr	r2, [r7, #16]
 8001204:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001206:	683b      	ldr	r3, [r7, #0]
 8001208:	685b      	ldr	r3, [r3, #4]
 800120a:	f003 0303 	and.w	r3, r3, #3
 800120e:	2b03      	cmp	r3, #3
 8001210:	d017      	beq.n	8001242 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	68db      	ldr	r3, [r3, #12]
 8001216:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001218:	697b      	ldr	r3, [r7, #20]
 800121a:	005b      	lsls	r3, r3, #1
 800121c:	2203      	movs	r2, #3
 800121e:	fa02 f303 	lsl.w	r3, r2, r3
 8001222:	43db      	mvns	r3, r3
 8001224:	693a      	ldr	r2, [r7, #16]
 8001226:	4013      	ands	r3, r2
 8001228:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800122a:	683b      	ldr	r3, [r7, #0]
 800122c:	689a      	ldr	r2, [r3, #8]
 800122e:	697b      	ldr	r3, [r7, #20]
 8001230:	005b      	lsls	r3, r3, #1
 8001232:	fa02 f303 	lsl.w	r3, r2, r3
 8001236:	693a      	ldr	r2, [r7, #16]
 8001238:	4313      	orrs	r3, r2
 800123a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	693a      	ldr	r2, [r7, #16]
 8001240:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001242:	683b      	ldr	r3, [r7, #0]
 8001244:	685b      	ldr	r3, [r3, #4]
 8001246:	f003 0303 	and.w	r3, r3, #3
 800124a:	2b02      	cmp	r3, #2
 800124c:	d123      	bne.n	8001296 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800124e:	697b      	ldr	r3, [r7, #20]
 8001250:	08da      	lsrs	r2, r3, #3
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	3208      	adds	r2, #8
 8001256:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800125a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800125c:	697b      	ldr	r3, [r7, #20]
 800125e:	f003 0307 	and.w	r3, r3, #7
 8001262:	009b      	lsls	r3, r3, #2
 8001264:	220f      	movs	r2, #15
 8001266:	fa02 f303 	lsl.w	r3, r2, r3
 800126a:	43db      	mvns	r3, r3
 800126c:	693a      	ldr	r2, [r7, #16]
 800126e:	4013      	ands	r3, r2
 8001270:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001272:	683b      	ldr	r3, [r7, #0]
 8001274:	691a      	ldr	r2, [r3, #16]
 8001276:	697b      	ldr	r3, [r7, #20]
 8001278:	f003 0307 	and.w	r3, r3, #7
 800127c:	009b      	lsls	r3, r3, #2
 800127e:	fa02 f303 	lsl.w	r3, r2, r3
 8001282:	693a      	ldr	r2, [r7, #16]
 8001284:	4313      	orrs	r3, r2
 8001286:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001288:	697b      	ldr	r3, [r7, #20]
 800128a:	08da      	lsrs	r2, r3, #3
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	3208      	adds	r2, #8
 8001290:	6939      	ldr	r1, [r7, #16]
 8001292:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800129c:	697b      	ldr	r3, [r7, #20]
 800129e:	005b      	lsls	r3, r3, #1
 80012a0:	2203      	movs	r2, #3
 80012a2:	fa02 f303 	lsl.w	r3, r2, r3
 80012a6:	43db      	mvns	r3, r3
 80012a8:	693a      	ldr	r2, [r7, #16]
 80012aa:	4013      	ands	r3, r2
 80012ac:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80012ae:	683b      	ldr	r3, [r7, #0]
 80012b0:	685b      	ldr	r3, [r3, #4]
 80012b2:	f003 0203 	and.w	r2, r3, #3
 80012b6:	697b      	ldr	r3, [r7, #20]
 80012b8:	005b      	lsls	r3, r3, #1
 80012ba:	fa02 f303 	lsl.w	r3, r2, r3
 80012be:	693a      	ldr	r2, [r7, #16]
 80012c0:	4313      	orrs	r3, r2
 80012c2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	693a      	ldr	r2, [r7, #16]
 80012c8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80012ca:	683b      	ldr	r3, [r7, #0]
 80012cc:	685b      	ldr	r3, [r3, #4]
 80012ce:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	f000 809a 	beq.w	800140c <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80012d8:	4b55      	ldr	r3, [pc, #340]	@ (8001430 <HAL_GPIO_Init+0x2cc>)
 80012da:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80012dc:	4a54      	ldr	r2, [pc, #336]	@ (8001430 <HAL_GPIO_Init+0x2cc>)
 80012de:	f043 0301 	orr.w	r3, r3, #1
 80012e2:	6613      	str	r3, [r2, #96]	@ 0x60
 80012e4:	4b52      	ldr	r3, [pc, #328]	@ (8001430 <HAL_GPIO_Init+0x2cc>)
 80012e6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80012e8:	f003 0301 	and.w	r3, r3, #1
 80012ec:	60bb      	str	r3, [r7, #8]
 80012ee:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80012f0:	4a50      	ldr	r2, [pc, #320]	@ (8001434 <HAL_GPIO_Init+0x2d0>)
 80012f2:	697b      	ldr	r3, [r7, #20]
 80012f4:	089b      	lsrs	r3, r3, #2
 80012f6:	3302      	adds	r3, #2
 80012f8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80012fc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80012fe:	697b      	ldr	r3, [r7, #20]
 8001300:	f003 0303 	and.w	r3, r3, #3
 8001304:	009b      	lsls	r3, r3, #2
 8001306:	220f      	movs	r2, #15
 8001308:	fa02 f303 	lsl.w	r3, r2, r3
 800130c:	43db      	mvns	r3, r3
 800130e:	693a      	ldr	r2, [r7, #16]
 8001310:	4013      	ands	r3, r2
 8001312:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800131a:	d013      	beq.n	8001344 <HAL_GPIO_Init+0x1e0>
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	4a46      	ldr	r2, [pc, #280]	@ (8001438 <HAL_GPIO_Init+0x2d4>)
 8001320:	4293      	cmp	r3, r2
 8001322:	d00d      	beq.n	8001340 <HAL_GPIO_Init+0x1dc>
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	4a45      	ldr	r2, [pc, #276]	@ (800143c <HAL_GPIO_Init+0x2d8>)
 8001328:	4293      	cmp	r3, r2
 800132a:	d007      	beq.n	800133c <HAL_GPIO_Init+0x1d8>
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	4a44      	ldr	r2, [pc, #272]	@ (8001440 <HAL_GPIO_Init+0x2dc>)
 8001330:	4293      	cmp	r3, r2
 8001332:	d101      	bne.n	8001338 <HAL_GPIO_Init+0x1d4>
 8001334:	2303      	movs	r3, #3
 8001336:	e006      	b.n	8001346 <HAL_GPIO_Init+0x1e2>
 8001338:	2307      	movs	r3, #7
 800133a:	e004      	b.n	8001346 <HAL_GPIO_Init+0x1e2>
 800133c:	2302      	movs	r3, #2
 800133e:	e002      	b.n	8001346 <HAL_GPIO_Init+0x1e2>
 8001340:	2301      	movs	r3, #1
 8001342:	e000      	b.n	8001346 <HAL_GPIO_Init+0x1e2>
 8001344:	2300      	movs	r3, #0
 8001346:	697a      	ldr	r2, [r7, #20]
 8001348:	f002 0203 	and.w	r2, r2, #3
 800134c:	0092      	lsls	r2, r2, #2
 800134e:	4093      	lsls	r3, r2
 8001350:	693a      	ldr	r2, [r7, #16]
 8001352:	4313      	orrs	r3, r2
 8001354:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001356:	4937      	ldr	r1, [pc, #220]	@ (8001434 <HAL_GPIO_Init+0x2d0>)
 8001358:	697b      	ldr	r3, [r7, #20]
 800135a:	089b      	lsrs	r3, r3, #2
 800135c:	3302      	adds	r3, #2
 800135e:	693a      	ldr	r2, [r7, #16]
 8001360:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001364:	4b37      	ldr	r3, [pc, #220]	@ (8001444 <HAL_GPIO_Init+0x2e0>)
 8001366:	689b      	ldr	r3, [r3, #8]
 8001368:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800136a:	68fb      	ldr	r3, [r7, #12]
 800136c:	43db      	mvns	r3, r3
 800136e:	693a      	ldr	r2, [r7, #16]
 8001370:	4013      	ands	r3, r2
 8001372:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001374:	683b      	ldr	r3, [r7, #0]
 8001376:	685b      	ldr	r3, [r3, #4]
 8001378:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800137c:	2b00      	cmp	r3, #0
 800137e:	d003      	beq.n	8001388 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8001380:	693a      	ldr	r2, [r7, #16]
 8001382:	68fb      	ldr	r3, [r7, #12]
 8001384:	4313      	orrs	r3, r2
 8001386:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001388:	4a2e      	ldr	r2, [pc, #184]	@ (8001444 <HAL_GPIO_Init+0x2e0>)
 800138a:	693b      	ldr	r3, [r7, #16]
 800138c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800138e:	4b2d      	ldr	r3, [pc, #180]	@ (8001444 <HAL_GPIO_Init+0x2e0>)
 8001390:	68db      	ldr	r3, [r3, #12]
 8001392:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001394:	68fb      	ldr	r3, [r7, #12]
 8001396:	43db      	mvns	r3, r3
 8001398:	693a      	ldr	r2, [r7, #16]
 800139a:	4013      	ands	r3, r2
 800139c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800139e:	683b      	ldr	r3, [r7, #0]
 80013a0:	685b      	ldr	r3, [r3, #4]
 80013a2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d003      	beq.n	80013b2 <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 80013aa:	693a      	ldr	r2, [r7, #16]
 80013ac:	68fb      	ldr	r3, [r7, #12]
 80013ae:	4313      	orrs	r3, r2
 80013b0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80013b2:	4a24      	ldr	r2, [pc, #144]	@ (8001444 <HAL_GPIO_Init+0x2e0>)
 80013b4:	693b      	ldr	r3, [r7, #16]
 80013b6:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80013b8:	4b22      	ldr	r3, [pc, #136]	@ (8001444 <HAL_GPIO_Init+0x2e0>)
 80013ba:	685b      	ldr	r3, [r3, #4]
 80013bc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80013be:	68fb      	ldr	r3, [r7, #12]
 80013c0:	43db      	mvns	r3, r3
 80013c2:	693a      	ldr	r2, [r7, #16]
 80013c4:	4013      	ands	r3, r2
 80013c6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80013c8:	683b      	ldr	r3, [r7, #0]
 80013ca:	685b      	ldr	r3, [r3, #4]
 80013cc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	d003      	beq.n	80013dc <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 80013d4:	693a      	ldr	r2, [r7, #16]
 80013d6:	68fb      	ldr	r3, [r7, #12]
 80013d8:	4313      	orrs	r3, r2
 80013da:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80013dc:	4a19      	ldr	r2, [pc, #100]	@ (8001444 <HAL_GPIO_Init+0x2e0>)
 80013de:	693b      	ldr	r3, [r7, #16]
 80013e0:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80013e2:	4b18      	ldr	r3, [pc, #96]	@ (8001444 <HAL_GPIO_Init+0x2e0>)
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80013e8:	68fb      	ldr	r3, [r7, #12]
 80013ea:	43db      	mvns	r3, r3
 80013ec:	693a      	ldr	r2, [r7, #16]
 80013ee:	4013      	ands	r3, r2
 80013f0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80013f2:	683b      	ldr	r3, [r7, #0]
 80013f4:	685b      	ldr	r3, [r3, #4]
 80013f6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d003      	beq.n	8001406 <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 80013fe:	693a      	ldr	r2, [r7, #16]
 8001400:	68fb      	ldr	r3, [r7, #12]
 8001402:	4313      	orrs	r3, r2
 8001404:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001406:	4a0f      	ldr	r2, [pc, #60]	@ (8001444 <HAL_GPIO_Init+0x2e0>)
 8001408:	693b      	ldr	r3, [r7, #16]
 800140a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800140c:	697b      	ldr	r3, [r7, #20]
 800140e:	3301      	adds	r3, #1
 8001410:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001412:	683b      	ldr	r3, [r7, #0]
 8001414:	681a      	ldr	r2, [r3, #0]
 8001416:	697b      	ldr	r3, [r7, #20]
 8001418:	fa22 f303 	lsr.w	r3, r2, r3
 800141c:	2b00      	cmp	r3, #0
 800141e:	f47f aea9 	bne.w	8001174 <HAL_GPIO_Init+0x10>
  }
}
 8001422:	bf00      	nop
 8001424:	bf00      	nop
 8001426:	371c      	adds	r7, #28
 8001428:	46bd      	mov	sp, r7
 800142a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800142e:	4770      	bx	lr
 8001430:	40021000 	.word	0x40021000
 8001434:	40010000 	.word	0x40010000
 8001438:	48000400 	.word	0x48000400
 800143c:	48000800 	.word	0x48000800
 8001440:	48000c00 	.word	0x48000c00
 8001444:	40010400 	.word	0x40010400

08001448 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001448:	b480      	push	{r7}
 800144a:	b083      	sub	sp, #12
 800144c:	af00      	add	r7, sp, #0
 800144e:	6078      	str	r0, [r7, #4]
 8001450:	460b      	mov	r3, r1
 8001452:	807b      	strh	r3, [r7, #2]
 8001454:	4613      	mov	r3, r2
 8001456:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001458:	787b      	ldrb	r3, [r7, #1]
 800145a:	2b00      	cmp	r3, #0
 800145c:	d003      	beq.n	8001466 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800145e:	887a      	ldrh	r2, [r7, #2]
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001464:	e002      	b.n	800146c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001466:	887a      	ldrh	r2, [r7, #2]
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800146c:	bf00      	nop
 800146e:	370c      	adds	r7, #12
 8001470:	46bd      	mov	sp, r7
 8001472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001476:	4770      	bx	lr

08001478 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001478:	b580      	push	{r7, lr}
 800147a:	b082      	sub	sp, #8
 800147c:	af00      	add	r7, sp, #0
 800147e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	2b00      	cmp	r3, #0
 8001484:	d101      	bne.n	800148a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001486:	2301      	movs	r3, #1
 8001488:	e08d      	b.n	80015a6 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001490:	b2db      	uxtb	r3, r3
 8001492:	2b00      	cmp	r3, #0
 8001494:	d106      	bne.n	80014a4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	2200      	movs	r2, #0
 800149a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800149e:	6878      	ldr	r0, [r7, #4]
 80014a0:	f7ff fb3e 	bl	8000b20 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	2224      	movs	r2, #36	@ 0x24
 80014a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	681a      	ldr	r2, [r3, #0]
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	f022 0201 	bic.w	r2, r2, #1
 80014ba:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	685a      	ldr	r2, [r3, #4]
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80014c8:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	689a      	ldr	r2, [r3, #8]
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80014d8:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	68db      	ldr	r3, [r3, #12]
 80014de:	2b01      	cmp	r3, #1
 80014e0:	d107      	bne.n	80014f2 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	689a      	ldr	r2, [r3, #8]
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80014ee:	609a      	str	r2, [r3, #8]
 80014f0:	e006      	b.n	8001500 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	689a      	ldr	r2, [r3, #8]
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80014fe:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	68db      	ldr	r3, [r3, #12]
 8001504:	2b02      	cmp	r3, #2
 8001506:	d108      	bne.n	800151a <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	685a      	ldr	r2, [r3, #4]
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001516:	605a      	str	r2, [r3, #4]
 8001518:	e007      	b.n	800152a <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	685a      	ldr	r2, [r3, #4]
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001528:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	685b      	ldr	r3, [r3, #4]
 8001530:	687a      	ldr	r2, [r7, #4]
 8001532:	6812      	ldr	r2, [r2, #0]
 8001534:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001538:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800153c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	68da      	ldr	r2, [r3, #12]
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800154c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	691a      	ldr	r2, [r3, #16]
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	695b      	ldr	r3, [r3, #20]
 8001556:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	699b      	ldr	r3, [r3, #24]
 800155e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	430a      	orrs	r2, r1
 8001566:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	69d9      	ldr	r1, [r3, #28]
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	6a1a      	ldr	r2, [r3, #32]
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	430a      	orrs	r2, r1
 8001576:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	681a      	ldr	r2, [r3, #0]
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	f042 0201 	orr.w	r2, r2, #1
 8001586:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	2200      	movs	r2, #0
 800158c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	2220      	movs	r2, #32
 8001592:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	2200      	movs	r2, #0
 800159a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	2200      	movs	r2, #0
 80015a0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80015a4:	2300      	movs	r3, #0
}
 80015a6:	4618      	mov	r0, r3
 80015a8:	3708      	adds	r7, #8
 80015aa:	46bd      	mov	sp, r7
 80015ac:	bd80      	pop	{r7, pc}

080015ae <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80015ae:	b480      	push	{r7}
 80015b0:	b083      	sub	sp, #12
 80015b2:	af00      	add	r7, sp, #0
 80015b4:	6078      	str	r0, [r7, #4]
 80015b6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80015be:	b2db      	uxtb	r3, r3
 80015c0:	2b20      	cmp	r3, #32
 80015c2:	d138      	bne.n	8001636 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80015ca:	2b01      	cmp	r3, #1
 80015cc:	d101      	bne.n	80015d2 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80015ce:	2302      	movs	r3, #2
 80015d0:	e032      	b.n	8001638 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	2201      	movs	r2, #1
 80015d6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	2224      	movs	r2, #36	@ 0x24
 80015de:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	681a      	ldr	r2, [r3, #0]
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	f022 0201 	bic.w	r2, r2, #1
 80015f0:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	681a      	ldr	r2, [r3, #0]
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8001600:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	6819      	ldr	r1, [r3, #0]
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	683a      	ldr	r2, [r7, #0]
 800160e:	430a      	orrs	r2, r1
 8001610:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	681a      	ldr	r2, [r3, #0]
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	f042 0201 	orr.w	r2, r2, #1
 8001620:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	2220      	movs	r2, #32
 8001626:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	2200      	movs	r2, #0
 800162e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8001632:	2300      	movs	r3, #0
 8001634:	e000      	b.n	8001638 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8001636:	2302      	movs	r3, #2
  }
}
 8001638:	4618      	mov	r0, r3
 800163a:	370c      	adds	r7, #12
 800163c:	46bd      	mov	sp, r7
 800163e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001642:	4770      	bx	lr

08001644 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001644:	b480      	push	{r7}
 8001646:	b085      	sub	sp, #20
 8001648:	af00      	add	r7, sp, #0
 800164a:	6078      	str	r0, [r7, #4]
 800164c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001654:	b2db      	uxtb	r3, r3
 8001656:	2b20      	cmp	r3, #32
 8001658:	d139      	bne.n	80016ce <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001660:	2b01      	cmp	r3, #1
 8001662:	d101      	bne.n	8001668 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8001664:	2302      	movs	r3, #2
 8001666:	e033      	b.n	80016d0 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	2201      	movs	r2, #1
 800166c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	2224      	movs	r2, #36	@ 0x24
 8001674:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	681a      	ldr	r2, [r3, #0]
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	f022 0201 	bic.w	r2, r2, #1
 8001686:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8001690:	68fb      	ldr	r3, [r7, #12]
 8001692:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8001696:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8001698:	683b      	ldr	r3, [r7, #0]
 800169a:	021b      	lsls	r3, r3, #8
 800169c:	68fa      	ldr	r2, [r7, #12]
 800169e:	4313      	orrs	r3, r2
 80016a0:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	68fa      	ldr	r2, [r7, #12]
 80016a8:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	681a      	ldr	r2, [r3, #0]
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	f042 0201 	orr.w	r2, r2, #1
 80016b8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	2220      	movs	r2, #32
 80016be:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	2200      	movs	r2, #0
 80016c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80016ca:	2300      	movs	r3, #0
 80016cc:	e000      	b.n	80016d0 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80016ce:	2302      	movs	r3, #2
  }
}
 80016d0:	4618      	mov	r0, r3
 80016d2:	3714      	adds	r7, #20
 80016d4:	46bd      	mov	sp, r7
 80016d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016da:	4770      	bx	lr

080016dc <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80016dc:	b580      	push	{r7, lr}
 80016de:	b084      	sub	sp, #16
 80016e0:	af00      	add	r7, sp, #0
 80016e2:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d101      	bne.n	80016ee <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80016ea:	2301      	movs	r3, #1
 80016ec:	e0ef      	b.n	80018ce <HAL_PCD_Init+0x1f2>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 80016f4:	b2db      	uxtb	r3, r3
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d106      	bne.n	8001708 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	2200      	movs	r2, #0
 80016fe:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001702:	6878      	ldr	r0, [r7, #4]
 8001704:	f006 fd68 	bl	80081d8 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	2203      	movs	r2, #3
 800170c:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable DMA mode for FS instance */
  hpcd->Init.dma_enable = 0U;
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	2200      	movs	r2, #0
 8001714:	715a      	strb	r2, [r3, #5]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	4618      	mov	r0, r3
 800171c:	f002 fd89 	bl	8004232 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	6818      	ldr	r0, [r3, #0]
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	3304      	adds	r3, #4
 8001728:	cb0e      	ldmia	r3, {r1, r2, r3}
 800172a:	f002 fd5d 	bl	80041e8 <USB_CoreInit>
 800172e:	4603      	mov	r3, r0
 8001730:	2b00      	cmp	r3, #0
 8001732:	d005      	beq.n	8001740 <HAL_PCD_Init+0x64>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	2202      	movs	r2, #2
 8001738:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
    return HAL_ERROR;
 800173c:	2301      	movs	r3, #1
 800173e:	e0c6      	b.n	80018ce <HAL_PCD_Init+0x1f2>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	2100      	movs	r1, #0
 8001746:	4618      	mov	r0, r3
 8001748:	f002 fd8e 	bl	8004268 <USB_SetCurrentMode>
 800174c:	4603      	mov	r3, r0
 800174e:	2b00      	cmp	r3, #0
 8001750:	d005      	beq.n	800175e <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	2202      	movs	r2, #2
 8001756:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
    return HAL_ERROR;
 800175a:	2301      	movs	r3, #1
 800175c:	e0b7      	b.n	80018ce <HAL_PCD_Init+0x1f2>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800175e:	2300      	movs	r3, #0
 8001760:	73fb      	strb	r3, [r7, #15]
 8001762:	e03e      	b.n	80017e2 <HAL_PCD_Init+0x106>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001764:	7bfa      	ldrb	r2, [r7, #15]
 8001766:	6879      	ldr	r1, [r7, #4]
 8001768:	4613      	mov	r3, r2
 800176a:	009b      	lsls	r3, r3, #2
 800176c:	4413      	add	r3, r2
 800176e:	00db      	lsls	r3, r3, #3
 8001770:	440b      	add	r3, r1
 8001772:	3311      	adds	r3, #17
 8001774:	2201      	movs	r2, #1
 8001776:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8001778:	7bfa      	ldrb	r2, [r7, #15]
 800177a:	6879      	ldr	r1, [r7, #4]
 800177c:	4613      	mov	r3, r2
 800177e:	009b      	lsls	r3, r3, #2
 8001780:	4413      	add	r3, r2
 8001782:	00db      	lsls	r3, r3, #3
 8001784:	440b      	add	r3, r1
 8001786:	3310      	adds	r3, #16
 8001788:	7bfa      	ldrb	r2, [r7, #15]
 800178a:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800178c:	7bfa      	ldrb	r2, [r7, #15]
 800178e:	6879      	ldr	r1, [r7, #4]
 8001790:	4613      	mov	r3, r2
 8001792:	009b      	lsls	r3, r3, #2
 8001794:	4413      	add	r3, r2
 8001796:	00db      	lsls	r3, r3, #3
 8001798:	440b      	add	r3, r1
 800179a:	3313      	adds	r3, #19
 800179c:	2200      	movs	r2, #0
 800179e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80017a0:	7bfa      	ldrb	r2, [r7, #15]
 80017a2:	6879      	ldr	r1, [r7, #4]
 80017a4:	4613      	mov	r3, r2
 80017a6:	009b      	lsls	r3, r3, #2
 80017a8:	4413      	add	r3, r2
 80017aa:	00db      	lsls	r3, r3, #3
 80017ac:	440b      	add	r3, r1
 80017ae:	3320      	adds	r3, #32
 80017b0:	2200      	movs	r2, #0
 80017b2:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80017b4:	7bfa      	ldrb	r2, [r7, #15]
 80017b6:	6879      	ldr	r1, [r7, #4]
 80017b8:	4613      	mov	r3, r2
 80017ba:	009b      	lsls	r3, r3, #2
 80017bc:	4413      	add	r3, r2
 80017be:	00db      	lsls	r3, r3, #3
 80017c0:	440b      	add	r3, r1
 80017c2:	3324      	adds	r3, #36	@ 0x24
 80017c4:	2200      	movs	r2, #0
 80017c6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80017c8:	7bfb      	ldrb	r3, [r7, #15]
 80017ca:	6879      	ldr	r1, [r7, #4]
 80017cc:	1c5a      	adds	r2, r3, #1
 80017ce:	4613      	mov	r3, r2
 80017d0:	009b      	lsls	r3, r3, #2
 80017d2:	4413      	add	r3, r2
 80017d4:	00db      	lsls	r3, r3, #3
 80017d6:	440b      	add	r3, r1
 80017d8:	2200      	movs	r2, #0
 80017da:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80017dc:	7bfb      	ldrb	r3, [r7, #15]
 80017de:	3301      	adds	r3, #1
 80017e0:	73fb      	strb	r3, [r7, #15]
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	791b      	ldrb	r3, [r3, #4]
 80017e6:	7bfa      	ldrb	r2, [r7, #15]
 80017e8:	429a      	cmp	r2, r3
 80017ea:	d3bb      	bcc.n	8001764 <HAL_PCD_Init+0x88>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80017ec:	2300      	movs	r3, #0
 80017ee:	73fb      	strb	r3, [r7, #15]
 80017f0:	e044      	b.n	800187c <HAL_PCD_Init+0x1a0>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80017f2:	7bfa      	ldrb	r2, [r7, #15]
 80017f4:	6879      	ldr	r1, [r7, #4]
 80017f6:	4613      	mov	r3, r2
 80017f8:	009b      	lsls	r3, r3, #2
 80017fa:	4413      	add	r3, r2
 80017fc:	00db      	lsls	r3, r3, #3
 80017fe:	440b      	add	r3, r1
 8001800:	f203 1351 	addw	r3, r3, #337	@ 0x151
 8001804:	2200      	movs	r2, #0
 8001806:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8001808:	7bfa      	ldrb	r2, [r7, #15]
 800180a:	6879      	ldr	r1, [r7, #4]
 800180c:	4613      	mov	r3, r2
 800180e:	009b      	lsls	r3, r3, #2
 8001810:	4413      	add	r3, r2
 8001812:	00db      	lsls	r3, r3, #3
 8001814:	440b      	add	r3, r1
 8001816:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800181a:	7bfa      	ldrb	r2, [r7, #15]
 800181c:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800181e:	7bfa      	ldrb	r2, [r7, #15]
 8001820:	6879      	ldr	r1, [r7, #4]
 8001822:	4613      	mov	r3, r2
 8001824:	009b      	lsls	r3, r3, #2
 8001826:	4413      	add	r3, r2
 8001828:	00db      	lsls	r3, r3, #3
 800182a:	440b      	add	r3, r1
 800182c:	f203 1353 	addw	r3, r3, #339	@ 0x153
 8001830:	2200      	movs	r2, #0
 8001832:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001834:	7bfa      	ldrb	r2, [r7, #15]
 8001836:	6879      	ldr	r1, [r7, #4]
 8001838:	4613      	mov	r3, r2
 800183a:	009b      	lsls	r3, r3, #2
 800183c:	4413      	add	r3, r2
 800183e:	00db      	lsls	r3, r3, #3
 8001840:	440b      	add	r3, r1
 8001842:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 8001846:	2200      	movs	r2, #0
 8001848:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800184a:	7bfa      	ldrb	r2, [r7, #15]
 800184c:	6879      	ldr	r1, [r7, #4]
 800184e:	4613      	mov	r3, r2
 8001850:	009b      	lsls	r3, r3, #2
 8001852:	4413      	add	r3, r2
 8001854:	00db      	lsls	r3, r3, #3
 8001856:	440b      	add	r3, r1
 8001858:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800185c:	2200      	movs	r2, #0
 800185e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001860:	7bfa      	ldrb	r2, [r7, #15]
 8001862:	6879      	ldr	r1, [r7, #4]
 8001864:	4613      	mov	r3, r2
 8001866:	009b      	lsls	r3, r3, #2
 8001868:	4413      	add	r3, r2
 800186a:	00db      	lsls	r3, r3, #3
 800186c:	440b      	add	r3, r1
 800186e:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8001872:	2200      	movs	r2, #0
 8001874:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001876:	7bfb      	ldrb	r3, [r7, #15]
 8001878:	3301      	adds	r3, #1
 800187a:	73fb      	strb	r3, [r7, #15]
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	791b      	ldrb	r3, [r3, #4]
 8001880:	7bfa      	ldrb	r2, [r7, #15]
 8001882:	429a      	cmp	r2, r3
 8001884:	d3b5      	bcc.n	80017f2 <HAL_PCD_Init+0x116>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	6818      	ldr	r0, [r3, #0]
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	3304      	adds	r3, #4
 800188e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001890:	f002 fcf7 	bl	8004282 <USB_DevInit>
 8001894:	4603      	mov	r3, r0
 8001896:	2b00      	cmp	r3, #0
 8001898:	d005      	beq.n	80018a6 <HAL_PCD_Init+0x1ca>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	2202      	movs	r2, #2
 800189e:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
    return HAL_ERROR;
 80018a2:	2301      	movs	r3, #1
 80018a4:	e013      	b.n	80018ce <HAL_PCD_Init+0x1f2>
  }

  hpcd->USB_Address = 0U;
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	2200      	movs	r2, #0
 80018aa:	735a      	strb	r2, [r3, #13]
  hpcd->State = HAL_PCD_STATE_READY;
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	2201      	movs	r2, #1
 80018b0:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	7adb      	ldrb	r3, [r3, #11]
 80018b8:	2b01      	cmp	r3, #1
 80018ba:	d102      	bne.n	80018c2 <HAL_PCD_Init+0x1e6>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80018bc:	6878      	ldr	r0, [r7, #4]
 80018be:	f001 fc21 	bl	8003104 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	4618      	mov	r0, r3
 80018c8:	f004 faa3 	bl	8005e12 <USB_DevDisconnect>

  return HAL_OK;
 80018cc:	2300      	movs	r3, #0
}
 80018ce:	4618      	mov	r0, r3
 80018d0:	3710      	adds	r7, #16
 80018d2:	46bd      	mov	sp, r7
 80018d4:	bd80      	pop	{r7, pc}

080018d6 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80018d6:	b580      	push	{r7, lr}
 80018d8:	b082      	sub	sp, #8
 80018da:	af00      	add	r7, sp, #0
 80018dc:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  __HAL_LOCK(hpcd);
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80018e4:	2b01      	cmp	r3, #1
 80018e6:	d101      	bne.n	80018ec <HAL_PCD_Start+0x16>
 80018e8:	2302      	movs	r3, #2
 80018ea:	e012      	b.n	8001912 <HAL_PCD_Start+0x3c>
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	2201      	movs	r2, #1
 80018f0:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
  }
#endif /* defined (USB_OTG_FS) */
  __HAL_PCD_ENABLE(hpcd);
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	4618      	mov	r0, r3
 80018fa:	f002 fc83 	bl	8004204 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	4618      	mov	r0, r3
 8001904:	f004 fa6e 	bl	8005de4 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	2200      	movs	r2, #0
 800190c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8001910:	2300      	movs	r3, #0
}
 8001912:	4618      	mov	r0, r3
 8001914:	3708      	adds	r7, #8
 8001916:	46bd      	mov	sp, r7
 8001918:	bd80      	pop	{r7, pc}

0800191a <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800191a:	b580      	push	{r7, lr}
 800191c:	b084      	sub	sp, #16
 800191e:	af00      	add	r7, sp, #0
 8001920:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	4618      	mov	r0, r3
 8001928:	f004 fa88 	bl	8005e3c <USB_ReadInterrupts>
 800192c:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 800192e:	68fb      	ldr	r3, [r7, #12]
 8001930:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001934:	2b00      	cmp	r3, #0
 8001936:	d003      	beq.n	8001940 <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8001938:	6878      	ldr	r0, [r7, #4]
 800193a:	f000 fb14 	bl	8001f66 <PCD_EP_ISR_Handler>

    return;
 800193e:	e110      	b.n	8001b62 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8001940:	68fb      	ldr	r3, [r7, #12]
 8001942:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001946:	2b00      	cmp	r3, #0
 8001948:	d013      	beq.n	8001972 <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001952:	b29a      	uxth	r2, r3
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800195c:	b292      	uxth	r2, r2
 800195e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8001962:	6878      	ldr	r0, [r7, #4]
 8001964:	f006 fcef 	bl	8008346 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8001968:	2100      	movs	r1, #0
 800196a:	6878      	ldr	r0, [r7, #4]
 800196c:	f000 f8fc 	bl	8001b68 <HAL_PCD_SetAddress>

    return;
 8001970:	e0f7      	b.n	8001b62 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8001972:	68fb      	ldr	r3, [r7, #12]
 8001974:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001978:	2b00      	cmp	r3, #0
 800197a:	d00c      	beq.n	8001996 <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001984:	b29a      	uxth	r2, r3
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800198e:	b292      	uxth	r2, r2
 8001990:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8001994:	e0e5      	b.n	8001b62 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8001996:	68fb      	ldr	r3, [r7, #12]
 8001998:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800199c:	2b00      	cmp	r3, #0
 800199e:	d00c      	beq.n	80019ba <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80019a8:	b29a      	uxth	r2, r3
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80019b2:	b292      	uxth	r2, r2
 80019b4:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 80019b8:	e0d3      	b.n	8001b62 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 80019ba:	68fb      	ldr	r3, [r7, #12]
 80019bc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d034      	beq.n	8001a2e <HAL_PCD_IRQHandler+0x114>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80019cc:	b29a      	uxth	r2, r3
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	f022 0204 	bic.w	r2, r2, #4
 80019d6:	b292      	uxth	r2, r2
 80019d8:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80019e4:	b29a      	uxth	r2, r3
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	f022 0208 	bic.w	r2, r2, #8
 80019ee:	b292      	uxth	r2, r2
 80019f0:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    if (hpcd->LPM_State == LPM_L1)
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 80019fa:	2b01      	cmp	r3, #1
 80019fc:	d107      	bne.n	8001a0e <HAL_PCD_IRQHandler+0xf4>
    {
      hpcd->LPM_State = LPM_L0;
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	2200      	movs	r2, #0
 8001a02:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8001a06:	2100      	movs	r1, #0
 8001a08:	6878      	ldr	r0, [r7, #4]
 8001a0a:	f006 ff4b 	bl	80088a4 <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8001a0e:	6878      	ldr	r0, [r7, #4]
 8001a10:	f006 fcd2 	bl	80083b8 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001a1c:	b29a      	uxth	r2, r3
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8001a26:	b292      	uxth	r2, r2
 8001a28:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8001a2c:	e099      	b.n	8001b62 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8001a2e:	68fb      	ldr	r3, [r7, #12]
 8001a30:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d027      	beq.n	8001a88 <HAL_PCD_IRQHandler+0x16e>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8001a40:	b29a      	uxth	r2, r3
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	f042 0208 	orr.w	r2, r2, #8
 8001a4a:	b292      	uxth	r2, r2
 8001a4c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001a58:	b29a      	uxth	r2, r3
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001a62:	b292      	uxth	r2, r2
 8001a64:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8001a70:	b29a      	uxth	r2, r3
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	f042 0204 	orr.w	r2, r2, #4
 8001a7a:	b292      	uxth	r2, r2
 8001a7c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8001a80:	6878      	ldr	r0, [r7, #4]
 8001a82:	f006 fc7f 	bl	8008384 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8001a86:	e06c      	b.n	8001b62 <HAL_PCD_IRQHandler+0x248>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 8001a88:	68fb      	ldr	r3, [r7, #12]
 8001a8a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d040      	beq.n	8001b14 <HAL_PCD_IRQHandler+0x1fa>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001a9a:	b29a      	uxth	r2, r3
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001aa4:	b292      	uxth	r2, r2
 8001aa6:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
    if (hpcd->LPM_State == LPM_L0)
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d12b      	bne.n	8001b0c <HAL_PCD_IRQHandler+0x1f2>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8001abc:	b29a      	uxth	r2, r3
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	f042 0204 	orr.w	r2, r2, #4
 8001ac6:	b292      	uxth	r2, r2
 8001ac8:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8001ad4:	b29a      	uxth	r2, r3
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	f042 0208 	orr.w	r2, r2, #8
 8001ade:	b292      	uxth	r2, r2
 8001ae0:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      hpcd->LPM_State = LPM_L1;
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	2201      	movs	r2, #1
 8001ae8:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8001af4:	b29b      	uxth	r3, r3
 8001af6:	089b      	lsrs	r3, r3, #2
 8001af8:	f003 023c 	and.w	r2, r3, #60	@ 0x3c
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8001b02:	2101      	movs	r1, #1
 8001b04:	6878      	ldr	r0, [r7, #4]
 8001b06:	f006 fecd 	bl	80088a4 <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 8001b0a:	e02a      	b.n	8001b62 <HAL_PCD_IRQHandler+0x248>
      HAL_PCD_SuspendCallback(hpcd);
 8001b0c:	6878      	ldr	r0, [r7, #4]
 8001b0e:	f006 fc39 	bl	8008384 <HAL_PCD_SuspendCallback>
    return;
 8001b12:	e026      	b.n	8001b62 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 8001b14:	68fb      	ldr	r3, [r7, #12]
 8001b16:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d00f      	beq.n	8001b3e <HAL_PCD_IRQHandler+0x224>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001b26:	b29a      	uxth	r2, r3
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8001b30:	b292      	uxth	r2, r2
 8001b32:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8001b36:	6878      	ldr	r0, [r7, #4]
 8001b38:	f006 fbf7 	bl	800832a <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8001b3c:	e011      	b.n	8001b62 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 8001b3e:	68fb      	ldr	r3, [r7, #12]
 8001b40:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	d00c      	beq.n	8001b62 <HAL_PCD_IRQHandler+0x248>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001b50:	b29a      	uxth	r2, r3
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001b5a:	b292      	uxth	r2, r2
 8001b5c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8001b60:	bf00      	nop
  }
}
 8001b62:	3710      	adds	r7, #16
 8001b64:	46bd      	mov	sp, r7
 8001b66:	bd80      	pop	{r7, pc}

08001b68 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	b082      	sub	sp, #8
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	6078      	str	r0, [r7, #4]
 8001b70:	460b      	mov	r3, r1
 8001b72:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8001b7a:	2b01      	cmp	r3, #1
 8001b7c:	d101      	bne.n	8001b82 <HAL_PCD_SetAddress+0x1a>
 8001b7e:	2302      	movs	r3, #2
 8001b80:	e012      	b.n	8001ba8 <HAL_PCD_SetAddress+0x40>
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	2201      	movs	r2, #1
 8001b86:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	78fa      	ldrb	r2, [r7, #3]
 8001b8e:	735a      	strb	r2, [r3, #13]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	78fa      	ldrb	r2, [r7, #3]
 8001b96:	4611      	mov	r1, r2
 8001b98:	4618      	mov	r0, r3
 8001b9a:	f004 f90f 	bl	8005dbc <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	2200      	movs	r2, #0
 8001ba2:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8001ba6:	2300      	movs	r3, #0
}
 8001ba8:	4618      	mov	r0, r3
 8001baa:	3708      	adds	r7, #8
 8001bac:	46bd      	mov	sp, r7
 8001bae:	bd80      	pop	{r7, pc}

08001bb0 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	b084      	sub	sp, #16
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	6078      	str	r0, [r7, #4]
 8001bb8:	4608      	mov	r0, r1
 8001bba:	4611      	mov	r1, r2
 8001bbc:	461a      	mov	r2, r3
 8001bbe:	4603      	mov	r3, r0
 8001bc0:	70fb      	strb	r3, [r7, #3]
 8001bc2:	460b      	mov	r3, r1
 8001bc4:	803b      	strh	r3, [r7, #0]
 8001bc6:	4613      	mov	r3, r2
 8001bc8:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8001bca:	2300      	movs	r3, #0
 8001bcc:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8001bce:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	da0e      	bge.n	8001bf4 <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001bd6:	78fb      	ldrb	r3, [r7, #3]
 8001bd8:	f003 0207 	and.w	r2, r3, #7
 8001bdc:	4613      	mov	r3, r2
 8001bde:	009b      	lsls	r3, r3, #2
 8001be0:	4413      	add	r3, r2
 8001be2:	00db      	lsls	r3, r3, #3
 8001be4:	3310      	adds	r3, #16
 8001be6:	687a      	ldr	r2, [r7, #4]
 8001be8:	4413      	add	r3, r2
 8001bea:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001bec:	68fb      	ldr	r3, [r7, #12]
 8001bee:	2201      	movs	r2, #1
 8001bf0:	705a      	strb	r2, [r3, #1]
 8001bf2:	e00e      	b.n	8001c12 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001bf4:	78fb      	ldrb	r3, [r7, #3]
 8001bf6:	f003 0207 	and.w	r2, r3, #7
 8001bfa:	4613      	mov	r3, r2
 8001bfc:	009b      	lsls	r3, r3, #2
 8001bfe:	4413      	add	r3, r2
 8001c00:	00db      	lsls	r3, r3, #3
 8001c02:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8001c06:	687a      	ldr	r2, [r7, #4]
 8001c08:	4413      	add	r3, r2
 8001c0a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001c0c:	68fb      	ldr	r3, [r7, #12]
 8001c0e:	2200      	movs	r2, #0
 8001c10:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8001c12:	78fb      	ldrb	r3, [r7, #3]
 8001c14:	f003 0307 	and.w	r3, r3, #7
 8001c18:	b2da      	uxtb	r2, r3
 8001c1a:	68fb      	ldr	r3, [r7, #12]
 8001c1c:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8001c1e:	883b      	ldrh	r3, [r7, #0]
 8001c20:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8001c28:	68fb      	ldr	r3, [r7, #12]
 8001c2a:	78ba      	ldrb	r2, [r7, #2]
 8001c2c:	70da      	strb	r2, [r3, #3]
    ep->tx_fifo_num = ep->num;
  }
#endif /* defined (USB_OTG_FS) */

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8001c2e:	78bb      	ldrb	r3, [r7, #2]
 8001c30:	2b02      	cmp	r3, #2
 8001c32:	d102      	bne.n	8001c3a <HAL_PCD_EP_Open+0x8a>
  {
    ep->data_pid_start = 0U;
 8001c34:	68fb      	ldr	r3, [r7, #12]
 8001c36:	2200      	movs	r2, #0
 8001c38:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8001c40:	2b01      	cmp	r3, #1
 8001c42:	d101      	bne.n	8001c48 <HAL_PCD_EP_Open+0x98>
 8001c44:	2302      	movs	r3, #2
 8001c46:	e00e      	b.n	8001c66 <HAL_PCD_EP_Open+0xb6>
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	2201      	movs	r2, #1
 8001c4c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	68f9      	ldr	r1, [r7, #12]
 8001c56:	4618      	mov	r0, r3
 8001c58:	f002 fb32 	bl	80042c0 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	2200      	movs	r2, #0
 8001c60:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return ret;
 8001c64:	7afb      	ldrb	r3, [r7, #11]
}
 8001c66:	4618      	mov	r0, r3
 8001c68:	3710      	adds	r7, #16
 8001c6a:	46bd      	mov	sp, r7
 8001c6c:	bd80      	pop	{r7, pc}

08001c6e <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001c6e:	b580      	push	{r7, lr}
 8001c70:	b084      	sub	sp, #16
 8001c72:	af00      	add	r7, sp, #0
 8001c74:	6078      	str	r0, [r7, #4]
 8001c76:	460b      	mov	r3, r1
 8001c78:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8001c7a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	da0e      	bge.n	8001ca0 <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001c82:	78fb      	ldrb	r3, [r7, #3]
 8001c84:	f003 0207 	and.w	r2, r3, #7
 8001c88:	4613      	mov	r3, r2
 8001c8a:	009b      	lsls	r3, r3, #2
 8001c8c:	4413      	add	r3, r2
 8001c8e:	00db      	lsls	r3, r3, #3
 8001c90:	3310      	adds	r3, #16
 8001c92:	687a      	ldr	r2, [r7, #4]
 8001c94:	4413      	add	r3, r2
 8001c96:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	2201      	movs	r2, #1
 8001c9c:	705a      	strb	r2, [r3, #1]
 8001c9e:	e00e      	b.n	8001cbe <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001ca0:	78fb      	ldrb	r3, [r7, #3]
 8001ca2:	f003 0207 	and.w	r2, r3, #7
 8001ca6:	4613      	mov	r3, r2
 8001ca8:	009b      	lsls	r3, r3, #2
 8001caa:	4413      	add	r3, r2
 8001cac:	00db      	lsls	r3, r3, #3
 8001cae:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8001cb2:	687a      	ldr	r2, [r7, #4]
 8001cb4:	4413      	add	r3, r2
 8001cb6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001cb8:	68fb      	ldr	r3, [r7, #12]
 8001cba:	2200      	movs	r2, #0
 8001cbc:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8001cbe:	78fb      	ldrb	r3, [r7, #3]
 8001cc0:	f003 0307 	and.w	r3, r3, #7
 8001cc4:	b2da      	uxtb	r2, r3
 8001cc6:	68fb      	ldr	r3, [r7, #12]
 8001cc8:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8001cd0:	2b01      	cmp	r3, #1
 8001cd2:	d101      	bne.n	8001cd8 <HAL_PCD_EP_Close+0x6a>
 8001cd4:	2302      	movs	r3, #2
 8001cd6:	e00e      	b.n	8001cf6 <HAL_PCD_EP_Close+0x88>
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	2201      	movs	r2, #1
 8001cdc:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	68f9      	ldr	r1, [r7, #12]
 8001ce6:	4618      	mov	r0, r3
 8001ce8:	f002 ffd2 	bl	8004c90 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	2200      	movs	r2, #0
 8001cf0:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  return HAL_OK;
 8001cf4:	2300      	movs	r3, #0
}
 8001cf6:	4618      	mov	r0, r3
 8001cf8:	3710      	adds	r7, #16
 8001cfa:	46bd      	mov	sp, r7
 8001cfc:	bd80      	pop	{r7, pc}

08001cfe <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8001cfe:	b580      	push	{r7, lr}
 8001d00:	b086      	sub	sp, #24
 8001d02:	af00      	add	r7, sp, #0
 8001d04:	60f8      	str	r0, [r7, #12]
 8001d06:	607a      	str	r2, [r7, #4]
 8001d08:	603b      	str	r3, [r7, #0]
 8001d0a:	460b      	mov	r3, r1
 8001d0c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001d0e:	7afb      	ldrb	r3, [r7, #11]
 8001d10:	f003 0207 	and.w	r2, r3, #7
 8001d14:	4613      	mov	r3, r2
 8001d16:	009b      	lsls	r3, r3, #2
 8001d18:	4413      	add	r3, r2
 8001d1a:	00db      	lsls	r3, r3, #3
 8001d1c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8001d20:	68fa      	ldr	r2, [r7, #12]
 8001d22:	4413      	add	r3, r2
 8001d24:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8001d26:	697b      	ldr	r3, [r7, #20]
 8001d28:	687a      	ldr	r2, [r7, #4]
 8001d2a:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8001d2c:	697b      	ldr	r3, [r7, #20]
 8001d2e:	683a      	ldr	r2, [r7, #0]
 8001d30:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8001d32:	697b      	ldr	r3, [r7, #20]
 8001d34:	2200      	movs	r2, #0
 8001d36:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8001d38:	697b      	ldr	r3, [r7, #20]
 8001d3a:	2200      	movs	r2, #0
 8001d3c:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001d3e:	7afb      	ldrb	r3, [r7, #11]
 8001d40:	f003 0307 	and.w	r3, r3, #7
 8001d44:	b2da      	uxtb	r2, r3
 8001d46:	697b      	ldr	r3, [r7, #20]
 8001d48:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8001d4a:	68fb      	ldr	r3, [r7, #12]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	6979      	ldr	r1, [r7, #20]
 8001d50:	4618      	mov	r0, r3
 8001d52:	f003 f98a 	bl	800506a <USB_EPStartXfer>

  return HAL_OK;
 8001d56:	2300      	movs	r3, #0
}
 8001d58:	4618      	mov	r0, r3
 8001d5a:	3718      	adds	r7, #24
 8001d5c:	46bd      	mov	sp, r7
 8001d5e:	bd80      	pop	{r7, pc}

08001d60 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8001d60:	b480      	push	{r7}
 8001d62:	b083      	sub	sp, #12
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	6078      	str	r0, [r7, #4]
 8001d68:	460b      	mov	r3, r1
 8001d6a:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8001d6c:	78fb      	ldrb	r3, [r7, #3]
 8001d6e:	f003 0207 	and.w	r2, r3, #7
 8001d72:	6879      	ldr	r1, [r7, #4]
 8001d74:	4613      	mov	r3, r2
 8001d76:	009b      	lsls	r3, r3, #2
 8001d78:	4413      	add	r3, r2
 8001d7a:	00db      	lsls	r3, r3, #3
 8001d7c:	440b      	add	r3, r1
 8001d7e:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 8001d82:	681b      	ldr	r3, [r3, #0]
}
 8001d84:	4618      	mov	r0, r3
 8001d86:	370c      	adds	r7, #12
 8001d88:	46bd      	mov	sp, r7
 8001d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d8e:	4770      	bx	lr

08001d90 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8001d90:	b580      	push	{r7, lr}
 8001d92:	b086      	sub	sp, #24
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	60f8      	str	r0, [r7, #12]
 8001d98:	607a      	str	r2, [r7, #4]
 8001d9a:	603b      	str	r3, [r7, #0]
 8001d9c:	460b      	mov	r3, r1
 8001d9e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001da0:	7afb      	ldrb	r3, [r7, #11]
 8001da2:	f003 0207 	and.w	r2, r3, #7
 8001da6:	4613      	mov	r3, r2
 8001da8:	009b      	lsls	r3, r3, #2
 8001daa:	4413      	add	r3, r2
 8001dac:	00db      	lsls	r3, r3, #3
 8001dae:	3310      	adds	r3, #16
 8001db0:	68fa      	ldr	r2, [r7, #12]
 8001db2:	4413      	add	r3, r2
 8001db4:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8001db6:	697b      	ldr	r3, [r7, #20]
 8001db8:	687a      	ldr	r2, [r7, #4]
 8001dba:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8001dbc:	697b      	ldr	r3, [r7, #20]
 8001dbe:	683a      	ldr	r2, [r7, #0]
 8001dc0:	619a      	str	r2, [r3, #24]
#if defined (USB)
  ep->xfer_fill_db = 1U;
 8001dc2:	697b      	ldr	r3, [r7, #20]
 8001dc4:	2201      	movs	r2, #1
 8001dc6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 8001dca:	697b      	ldr	r3, [r7, #20]
 8001dcc:	683a      	ldr	r2, [r7, #0]
 8001dce:	621a      	str	r2, [r3, #32]
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 8001dd0:	697b      	ldr	r3, [r7, #20]
 8001dd2:	2200      	movs	r2, #0
 8001dd4:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8001dd6:	697b      	ldr	r3, [r7, #20]
 8001dd8:	2201      	movs	r2, #1
 8001dda:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001ddc:	7afb      	ldrb	r3, [r7, #11]
 8001dde:	f003 0307 	and.w	r3, r3, #7
 8001de2:	b2da      	uxtb	r2, r3
 8001de4:	697b      	ldr	r3, [r7, #20]
 8001de6:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8001de8:	68fb      	ldr	r3, [r7, #12]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	6979      	ldr	r1, [r7, #20]
 8001dee:	4618      	mov	r0, r3
 8001df0:	f003 f93b 	bl	800506a <USB_EPStartXfer>

  return HAL_OK;
 8001df4:	2300      	movs	r3, #0
}
 8001df6:	4618      	mov	r0, r3
 8001df8:	3718      	adds	r7, #24
 8001dfa:	46bd      	mov	sp, r7
 8001dfc:	bd80      	pop	{r7, pc}

08001dfe <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001dfe:	b580      	push	{r7, lr}
 8001e00:	b084      	sub	sp, #16
 8001e02:	af00      	add	r7, sp, #0
 8001e04:	6078      	str	r0, [r7, #4]
 8001e06:	460b      	mov	r3, r1
 8001e08:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8001e0a:	78fb      	ldrb	r3, [r7, #3]
 8001e0c:	f003 0307 	and.w	r3, r3, #7
 8001e10:	687a      	ldr	r2, [r7, #4]
 8001e12:	7912      	ldrb	r2, [r2, #4]
 8001e14:	4293      	cmp	r3, r2
 8001e16:	d901      	bls.n	8001e1c <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8001e18:	2301      	movs	r3, #1
 8001e1a:	e04c      	b.n	8001eb6 <HAL_PCD_EP_SetStall+0xb8>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8001e1c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	da0e      	bge.n	8001e42 <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001e24:	78fb      	ldrb	r3, [r7, #3]
 8001e26:	f003 0207 	and.w	r2, r3, #7
 8001e2a:	4613      	mov	r3, r2
 8001e2c:	009b      	lsls	r3, r3, #2
 8001e2e:	4413      	add	r3, r2
 8001e30:	00db      	lsls	r3, r3, #3
 8001e32:	3310      	adds	r3, #16
 8001e34:	687a      	ldr	r2, [r7, #4]
 8001e36:	4413      	add	r3, r2
 8001e38:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001e3a:	68fb      	ldr	r3, [r7, #12]
 8001e3c:	2201      	movs	r2, #1
 8001e3e:	705a      	strb	r2, [r3, #1]
 8001e40:	e00c      	b.n	8001e5c <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8001e42:	78fa      	ldrb	r2, [r7, #3]
 8001e44:	4613      	mov	r3, r2
 8001e46:	009b      	lsls	r3, r3, #2
 8001e48:	4413      	add	r3, r2
 8001e4a:	00db      	lsls	r3, r3, #3
 8001e4c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8001e50:	687a      	ldr	r2, [r7, #4]
 8001e52:	4413      	add	r3, r2
 8001e54:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	2200      	movs	r2, #0
 8001e5a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8001e5c:	68fb      	ldr	r3, [r7, #12]
 8001e5e:	2201      	movs	r2, #1
 8001e60:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001e62:	78fb      	ldrb	r3, [r7, #3]
 8001e64:	f003 0307 	and.w	r3, r3, #7
 8001e68:	b2da      	uxtb	r2, r3
 8001e6a:	68fb      	ldr	r3, [r7, #12]
 8001e6c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8001e74:	2b01      	cmp	r3, #1
 8001e76:	d101      	bne.n	8001e7c <HAL_PCD_EP_SetStall+0x7e>
 8001e78:	2302      	movs	r3, #2
 8001e7a:	e01c      	b.n	8001eb6 <HAL_PCD_EP_SetStall+0xb8>
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	2201      	movs	r2, #1
 8001e80:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	68f9      	ldr	r1, [r7, #12]
 8001e8a:	4618      	mov	r0, r3
 8001e8c:	f003 fe9c 	bl	8005bc8 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8001e90:	78fb      	ldrb	r3, [r7, #3]
 8001e92:	f003 0307 	and.w	r3, r3, #7
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d108      	bne.n	8001eac <HAL_PCD_EP_SetStall+0xae>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	681a      	ldr	r2, [r3, #0]
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 8001ea4:	4619      	mov	r1, r3
 8001ea6:	4610      	mov	r0, r2
 8001ea8:	f003 ffd8 	bl	8005e5c <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	2200      	movs	r2, #0
 8001eb0:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8001eb4:	2300      	movs	r3, #0
}
 8001eb6:	4618      	mov	r0, r3
 8001eb8:	3710      	adds	r7, #16
 8001eba:	46bd      	mov	sp, r7
 8001ebc:	bd80      	pop	{r7, pc}

08001ebe <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001ebe:	b580      	push	{r7, lr}
 8001ec0:	b084      	sub	sp, #16
 8001ec2:	af00      	add	r7, sp, #0
 8001ec4:	6078      	str	r0, [r7, #4]
 8001ec6:	460b      	mov	r3, r1
 8001ec8:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8001eca:	78fb      	ldrb	r3, [r7, #3]
 8001ecc:	f003 030f 	and.w	r3, r3, #15
 8001ed0:	687a      	ldr	r2, [r7, #4]
 8001ed2:	7912      	ldrb	r2, [r2, #4]
 8001ed4:	4293      	cmp	r3, r2
 8001ed6:	d901      	bls.n	8001edc <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8001ed8:	2301      	movs	r3, #1
 8001eda:	e040      	b.n	8001f5e <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8001edc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	da0e      	bge.n	8001f02 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001ee4:	78fb      	ldrb	r3, [r7, #3]
 8001ee6:	f003 0207 	and.w	r2, r3, #7
 8001eea:	4613      	mov	r3, r2
 8001eec:	009b      	lsls	r3, r3, #2
 8001eee:	4413      	add	r3, r2
 8001ef0:	00db      	lsls	r3, r3, #3
 8001ef2:	3310      	adds	r3, #16
 8001ef4:	687a      	ldr	r2, [r7, #4]
 8001ef6:	4413      	add	r3, r2
 8001ef8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	2201      	movs	r2, #1
 8001efe:	705a      	strb	r2, [r3, #1]
 8001f00:	e00e      	b.n	8001f20 <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001f02:	78fb      	ldrb	r3, [r7, #3]
 8001f04:	f003 0207 	and.w	r2, r3, #7
 8001f08:	4613      	mov	r3, r2
 8001f0a:	009b      	lsls	r3, r3, #2
 8001f0c:	4413      	add	r3, r2
 8001f0e:	00db      	lsls	r3, r3, #3
 8001f10:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8001f14:	687a      	ldr	r2, [r7, #4]
 8001f16:	4413      	add	r3, r2
 8001f18:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001f1a:	68fb      	ldr	r3, [r7, #12]
 8001f1c:	2200      	movs	r2, #0
 8001f1e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	2200      	movs	r2, #0
 8001f24:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001f26:	78fb      	ldrb	r3, [r7, #3]
 8001f28:	f003 0307 	and.w	r3, r3, #7
 8001f2c:	b2da      	uxtb	r2, r3
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8001f38:	2b01      	cmp	r3, #1
 8001f3a:	d101      	bne.n	8001f40 <HAL_PCD_EP_ClrStall+0x82>
 8001f3c:	2302      	movs	r3, #2
 8001f3e:	e00e      	b.n	8001f5e <HAL_PCD_EP_ClrStall+0xa0>
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	2201      	movs	r2, #1
 8001f44:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	68f9      	ldr	r1, [r7, #12]
 8001f4e:	4618      	mov	r0, r3
 8001f50:	f003 fe8b 	bl	8005c6a <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	2200      	movs	r2, #0
 8001f58:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8001f5c:	2300      	movs	r3, #0
}
 8001f5e:	4618      	mov	r0, r3
 8001f60:	3710      	adds	r7, #16
 8001f62:	46bd      	mov	sp, r7
 8001f64:	bd80      	pop	{r7, pc}

08001f66 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8001f66:	b580      	push	{r7, lr}
 8001f68:	b092      	sub	sp, #72	@ 0x48
 8001f6a:	af00      	add	r7, sp, #0
 8001f6c:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8001f6e:	e333      	b.n	80025d8 <PCD_EP_ISR_Handler+0x672>
  {
    wIstr = hpcd->Instance->ISTR;
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001f78:	877b      	strh	r3, [r7, #58]	@ 0x3a

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8001f7a:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8001f7c:	b2db      	uxtb	r3, r3
 8001f7e:	f003 030f 	and.w	r3, r3, #15
 8001f82:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39

    if (epindex == 0U)
 8001f86:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	f040 8108 	bne.w	80021a0 <PCD_EP_ISR_Handler+0x23a>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8001f90:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8001f92:	f003 0310 	and.w	r3, r3, #16
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d14c      	bne.n	8002034 <PCD_EP_ISR_Handler+0xce>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	881b      	ldrh	r3, [r3, #0]
 8001fa0:	b29b      	uxth	r3, r3
 8001fa2:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8001fa6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001faa:	813b      	strh	r3, [r7, #8]
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681a      	ldr	r2, [r3, #0]
 8001fb0:	893b      	ldrh	r3, [r7, #8]
 8001fb2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8001fb6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001fba:	b29b      	uxth	r3, r3
 8001fbc:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	3310      	adds	r3, #16
 8001fc2:	643b      	str	r3, [r7, #64]	@ 0x40

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8001fcc:	b29b      	uxth	r3, r3
 8001fce:	461a      	mov	r2, r3
 8001fd0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001fd2:	781b      	ldrb	r3, [r3, #0]
 8001fd4:	00db      	lsls	r3, r3, #3
 8001fd6:	4413      	add	r3, r2
 8001fd8:	687a      	ldr	r2, [r7, #4]
 8001fda:	6812      	ldr	r2, [r2, #0]
 8001fdc:	4413      	add	r3, r2
 8001fde:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8001fe2:	881b      	ldrh	r3, [r3, #0]
 8001fe4:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8001fe8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001fea:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8001fec:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001fee:	695a      	ldr	r2, [r3, #20]
 8001ff0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001ff2:	69db      	ldr	r3, [r3, #28]
 8001ff4:	441a      	add	r2, r3
 8001ff6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001ff8:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8001ffa:	2100      	movs	r1, #0
 8001ffc:	6878      	ldr	r0, [r7, #4]
 8001ffe:	f006 f97a 	bl	80082f6 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	7b5b      	ldrb	r3, [r3, #13]
 8002006:	b2db      	uxtb	r3, r3
 8002008:	2b00      	cmp	r3, #0
 800200a:	f000 82e5 	beq.w	80025d8 <PCD_EP_ISR_Handler+0x672>
 800200e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002010:	699b      	ldr	r3, [r3, #24]
 8002012:	2b00      	cmp	r3, #0
 8002014:	f040 82e0 	bne.w	80025d8 <PCD_EP_ISR_Handler+0x672>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	7b5b      	ldrb	r3, [r3, #13]
 800201c:	b2db      	uxtb	r3, r3
 800201e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002022:	b2da      	uxtb	r2, r3
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	2200      	movs	r2, #0
 8002030:	735a      	strb	r2, [r3, #13]
 8002032:	e2d1      	b.n	80025d8 <PCD_EP_ISR_Handler+0x672>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800203a:	643b      	str	r3, [r7, #64]	@ 0x40
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	881b      	ldrh	r3, [r3, #0]
 8002042:	86fb      	strh	r3, [r7, #54]	@ 0x36

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8002044:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8002046:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800204a:	2b00      	cmp	r3, #0
 800204c:	d032      	beq.n	80020b4 <PCD_EP_ISR_Handler+0x14e>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002056:	b29b      	uxth	r3, r3
 8002058:	461a      	mov	r2, r3
 800205a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800205c:	781b      	ldrb	r3, [r3, #0]
 800205e:	00db      	lsls	r3, r3, #3
 8002060:	4413      	add	r3, r2
 8002062:	687a      	ldr	r2, [r7, #4]
 8002064:	6812      	ldr	r2, [r2, #0]
 8002066:	4413      	add	r3, r2
 8002068:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800206c:	881b      	ldrh	r3, [r3, #0]
 800206e:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8002072:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002074:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	6818      	ldr	r0, [r3, #0]
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 8002080:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002082:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8002084:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002086:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8002088:	b29b      	uxth	r3, r3
 800208a:	f003 ff36 	bl	8005efa <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	881b      	ldrh	r3, [r3, #0]
 8002094:	b29a      	uxth	r2, r3
 8002096:	f640 738f 	movw	r3, #3983	@ 0xf8f
 800209a:	4013      	ands	r3, r2
 800209c:	817b      	strh	r3, [r7, #10]
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	897a      	ldrh	r2, [r7, #10]
 80020a4:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80020a8:	b292      	uxth	r2, r2
 80020aa:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 80020ac:	6878      	ldr	r0, [r7, #4]
 80020ae:	f006 f8f5 	bl	800829c <HAL_PCD_SetupStageCallback>
 80020b2:	e291      	b.n	80025d8 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 80020b4:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	f280 828d 	bge.w	80025d8 <PCD_EP_ISR_Handler+0x672>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	881b      	ldrh	r3, [r3, #0]
 80020c4:	b29a      	uxth	r2, r3
 80020c6:	f640 738f 	movw	r3, #3983	@ 0xf8f
 80020ca:	4013      	ands	r3, r2
 80020cc:	81fb      	strh	r3, [r7, #14]
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	89fa      	ldrh	r2, [r7, #14]
 80020d4:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80020d8:	b292      	uxth	r2, r2
 80020da:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80020e4:	b29b      	uxth	r3, r3
 80020e6:	461a      	mov	r2, r3
 80020e8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80020ea:	781b      	ldrb	r3, [r3, #0]
 80020ec:	00db      	lsls	r3, r3, #3
 80020ee:	4413      	add	r3, r2
 80020f0:	687a      	ldr	r2, [r7, #4]
 80020f2:	6812      	ldr	r2, [r2, #0]
 80020f4:	4413      	add	r3, r2
 80020f6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80020fa:	881b      	ldrh	r3, [r3, #0]
 80020fc:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8002100:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002102:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8002104:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002106:	69db      	ldr	r3, [r3, #28]
 8002108:	2b00      	cmp	r3, #0
 800210a:	d019      	beq.n	8002140 <PCD_EP_ISR_Handler+0x1da>
 800210c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800210e:	695b      	ldr	r3, [r3, #20]
 8002110:	2b00      	cmp	r3, #0
 8002112:	d015      	beq.n	8002140 <PCD_EP_ISR_Handler+0x1da>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	6818      	ldr	r0, [r3, #0]
 8002118:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800211a:	6959      	ldr	r1, [r3, #20]
 800211c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800211e:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8002120:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002122:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8002124:	b29b      	uxth	r3, r3
 8002126:	f003 fee8 	bl	8005efa <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 800212a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800212c:	695a      	ldr	r2, [r3, #20]
 800212e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002130:	69db      	ldr	r3, [r3, #28]
 8002132:	441a      	add	r2, r3
 8002134:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002136:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8002138:	2100      	movs	r1, #0
 800213a:	6878      	ldr	r0, [r7, #4]
 800213c:	f006 f8c0 	bl	80082c0 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	881b      	ldrh	r3, [r3, #0]
 8002146:	86fb      	strh	r3, [r7, #54]	@ 0x36

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 8002148:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800214a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800214e:	2b00      	cmp	r3, #0
 8002150:	f040 8242 	bne.w	80025d8 <PCD_EP_ISR_Handler+0x672>
 8002154:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8002156:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800215a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800215e:	f000 823b 	beq.w	80025d8 <PCD_EP_ISR_Handler+0x672>
          {
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	881b      	ldrh	r3, [r3, #0]
 8002168:	b29b      	uxth	r3, r3
 800216a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800216e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002172:	81bb      	strh	r3, [r7, #12]
 8002174:	89bb      	ldrh	r3, [r7, #12]
 8002176:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800217a:	81bb      	strh	r3, [r7, #12]
 800217c:	89bb      	ldrh	r3, [r7, #12]
 800217e:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8002182:	81bb      	strh	r3, [r7, #12]
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681a      	ldr	r2, [r3, #0]
 8002188:	89bb      	ldrh	r3, [r7, #12]
 800218a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800218e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002192:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002196:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800219a:	b29b      	uxth	r3, r3
 800219c:	8013      	strh	r3, [r2, #0]
 800219e:	e21b      	b.n	80025d8 <PCD_EP_ISR_Handler+0x672>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	461a      	mov	r2, r3
 80021a6:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 80021aa:	009b      	lsls	r3, r3, #2
 80021ac:	4413      	add	r3, r2
 80021ae:	881b      	ldrh	r3, [r3, #0]
 80021b0:	86fb      	strh	r3, [r7, #54]	@ 0x36

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 80021b2:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	f280 80f1 	bge.w	800239e <PCD_EP_ISR_Handler+0x438>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	461a      	mov	r2, r3
 80021c2:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 80021c6:	009b      	lsls	r3, r3, #2
 80021c8:	4413      	add	r3, r2
 80021ca:	881b      	ldrh	r3, [r3, #0]
 80021cc:	b29a      	uxth	r2, r3
 80021ce:	f640 738f 	movw	r3, #3983	@ 0xf8f
 80021d2:	4013      	ands	r3, r2
 80021d4:	86bb      	strh	r3, [r7, #52]	@ 0x34
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	461a      	mov	r2, r3
 80021dc:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 80021e0:	009b      	lsls	r3, r3, #2
 80021e2:	4413      	add	r3, r2
 80021e4:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 80021e6:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80021ea:	b292      	uxth	r2, r2
 80021ec:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 80021ee:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 80021f2:	4613      	mov	r3, r2
 80021f4:	009b      	lsls	r3, r3, #2
 80021f6:	4413      	add	r3, r2
 80021f8:	00db      	lsls	r3, r3, #3
 80021fa:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80021fe:	687a      	ldr	r2, [r7, #4]
 8002200:	4413      	add	r3, r2
 8002202:	643b      	str	r3, [r7, #64]	@ 0x40

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8002204:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002206:	7b1b      	ldrb	r3, [r3, #12]
 8002208:	2b00      	cmp	r3, #0
 800220a:	d123      	bne.n	8002254 <PCD_EP_ISR_Handler+0x2ee>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002214:	b29b      	uxth	r3, r3
 8002216:	461a      	mov	r2, r3
 8002218:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800221a:	781b      	ldrb	r3, [r3, #0]
 800221c:	00db      	lsls	r3, r3, #3
 800221e:	4413      	add	r3, r2
 8002220:	687a      	ldr	r2, [r7, #4]
 8002222:	6812      	ldr	r2, [r2, #0]
 8002224:	4413      	add	r3, r2
 8002226:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800222a:	881b      	ldrh	r3, [r3, #0]
 800222c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002230:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

          if (count != 0U)
 8002234:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8002238:	2b00      	cmp	r3, #0
 800223a:	f000 808b 	beq.w	8002354 <PCD_EP_ISR_Handler+0x3ee>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	6818      	ldr	r0, [r3, #0]
 8002242:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002244:	6959      	ldr	r1, [r3, #20]
 8002246:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002248:	88da      	ldrh	r2, [r3, #6]
 800224a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800224e:	f003 fe54 	bl	8005efa <USB_ReadPMA>
 8002252:	e07f      	b.n	8002354 <PCD_EP_ISR_Handler+0x3ee>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 8002254:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002256:	78db      	ldrb	r3, [r3, #3]
 8002258:	2b02      	cmp	r3, #2
 800225a:	d109      	bne.n	8002270 <PCD_EP_ISR_Handler+0x30a>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 800225c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800225e:	461a      	mov	r2, r3
 8002260:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8002262:	6878      	ldr	r0, [r7, #4]
 8002264:	f000 f9c6 	bl	80025f4 <HAL_PCD_EP_DB_Receive>
 8002268:	4603      	mov	r3, r0
 800226a:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 800226e:	e071      	b.n	8002354 <PCD_EP_ISR_Handler+0x3ee>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	461a      	mov	r2, r3
 8002276:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002278:	781b      	ldrb	r3, [r3, #0]
 800227a:	009b      	lsls	r3, r3, #2
 800227c:	4413      	add	r3, r2
 800227e:	881b      	ldrh	r3, [r3, #0]
 8002280:	b29b      	uxth	r3, r3
 8002282:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002286:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800228a:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	461a      	mov	r2, r3
 8002292:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002294:	781b      	ldrb	r3, [r3, #0]
 8002296:	009b      	lsls	r3, r3, #2
 8002298:	441a      	add	r2, r3
 800229a:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800229c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80022a0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80022a4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80022a8:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80022ac:	b29b      	uxth	r3, r3
 80022ae:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	461a      	mov	r2, r3
 80022b6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80022b8:	781b      	ldrb	r3, [r3, #0]
 80022ba:	009b      	lsls	r3, r3, #2
 80022bc:	4413      	add	r3, r2
 80022be:	881b      	ldrh	r3, [r3, #0]
 80022c0:	b29b      	uxth	r3, r3
 80022c2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d022      	beq.n	8002310 <PCD_EP_ISR_Handler+0x3aa>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80022d2:	b29b      	uxth	r3, r3
 80022d4:	461a      	mov	r2, r3
 80022d6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80022d8:	781b      	ldrb	r3, [r3, #0]
 80022da:	00db      	lsls	r3, r3, #3
 80022dc:	4413      	add	r3, r2
 80022de:	687a      	ldr	r2, [r7, #4]
 80022e0:	6812      	ldr	r2, [r2, #0]
 80022e2:	4413      	add	r3, r2
 80022e4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80022e8:	881b      	ldrh	r3, [r3, #0]
 80022ea:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80022ee:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 80022f2:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d02c      	beq.n	8002354 <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	6818      	ldr	r0, [r3, #0]
 80022fe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002300:	6959      	ldr	r1, [r3, #20]
 8002302:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002304:	891a      	ldrh	r2, [r3, #8]
 8002306:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800230a:	f003 fdf6 	bl	8005efa <USB_ReadPMA>
 800230e:	e021      	b.n	8002354 <PCD_EP_ISR_Handler+0x3ee>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002318:	b29b      	uxth	r3, r3
 800231a:	461a      	mov	r2, r3
 800231c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800231e:	781b      	ldrb	r3, [r3, #0]
 8002320:	00db      	lsls	r3, r3, #3
 8002322:	4413      	add	r3, r2
 8002324:	687a      	ldr	r2, [r7, #4]
 8002326:	6812      	ldr	r2, [r2, #0]
 8002328:	4413      	add	r3, r2
 800232a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800232e:	881b      	ldrh	r3, [r3, #0]
 8002330:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002334:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 8002338:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800233c:	2b00      	cmp	r3, #0
 800233e:	d009      	beq.n	8002354 <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	6818      	ldr	r0, [r3, #0]
 8002344:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002346:	6959      	ldr	r1, [r3, #20]
 8002348:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800234a:	895a      	ldrh	r2, [r3, #10]
 800234c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8002350:	f003 fdd3 	bl	8005efa <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 8002354:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002356:	69da      	ldr	r2, [r3, #28]
 8002358:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800235c:	441a      	add	r2, r3
 800235e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002360:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8002362:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002364:	695a      	ldr	r2, [r3, #20]
 8002366:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800236a:	441a      	add	r2, r3
 800236c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800236e:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8002370:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002372:	699b      	ldr	r3, [r3, #24]
 8002374:	2b00      	cmp	r3, #0
 8002376:	d005      	beq.n	8002384 <PCD_EP_ISR_Handler+0x41e>
 8002378:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 800237c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800237e:	691b      	ldr	r3, [r3, #16]
 8002380:	429a      	cmp	r2, r3
 8002382:	d206      	bcs.n	8002392 <PCD_EP_ISR_Handler+0x42c>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8002384:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002386:	781b      	ldrb	r3, [r3, #0]
 8002388:	4619      	mov	r1, r3
 800238a:	6878      	ldr	r0, [r7, #4]
 800238c:	f005 ff98 	bl	80082c0 <HAL_PCD_DataOutStageCallback>
 8002390:	e005      	b.n	800239e <PCD_EP_ISR_Handler+0x438>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8002398:	4618      	mov	r0, r3
 800239a:	f002 fe66 	bl	800506a <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 800239e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80023a0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	f000 8117 	beq.w	80025d8 <PCD_EP_ISR_Handler+0x672>
      {
        ep = &hpcd->IN_ep[epindex];
 80023aa:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 80023ae:	4613      	mov	r3, r2
 80023b0:	009b      	lsls	r3, r3, #2
 80023b2:	4413      	add	r3, r2
 80023b4:	00db      	lsls	r3, r3, #3
 80023b6:	3310      	adds	r3, #16
 80023b8:	687a      	ldr	r2, [r7, #4]
 80023ba:	4413      	add	r3, r2
 80023bc:	643b      	str	r3, [r7, #64]	@ 0x40

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	461a      	mov	r2, r3
 80023c4:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 80023c8:	009b      	lsls	r3, r3, #2
 80023ca:	4413      	add	r3, r2
 80023cc:	881b      	ldrh	r3, [r3, #0]
 80023ce:	b29b      	uxth	r3, r3
 80023d0:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 80023d4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80023d8:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	461a      	mov	r2, r3
 80023e0:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 80023e4:	009b      	lsls	r3, r3, #2
 80023e6:	441a      	add	r2, r3
 80023e8:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80023ea:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80023ee:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80023f2:	b29b      	uxth	r3, r3
 80023f4:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 80023f6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80023f8:	78db      	ldrb	r3, [r3, #3]
 80023fa:	2b01      	cmp	r3, #1
 80023fc:	f040 80a1 	bne.w	8002542 <PCD_EP_ISR_Handler+0x5dc>
        {
          ep->xfer_len = 0U;
 8002400:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002402:	2200      	movs	r2, #0
 8002404:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 8002406:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002408:	7b1b      	ldrb	r3, [r3, #12]
 800240a:	2b00      	cmp	r3, #0
 800240c:	f000 8092 	beq.w	8002534 <PCD_EP_ISR_Handler+0x5ce>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8002410:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8002412:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002416:	2b00      	cmp	r3, #0
 8002418:	d046      	beq.n	80024a8 <PCD_EP_ISR_Handler+0x542>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800241a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800241c:	785b      	ldrb	r3, [r3, #1]
 800241e:	2b00      	cmp	r3, #0
 8002420:	d126      	bne.n	8002470 <PCD_EP_ISR_Handler+0x50a>
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	617b      	str	r3, [r7, #20]
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002430:	b29b      	uxth	r3, r3
 8002432:	461a      	mov	r2, r3
 8002434:	697b      	ldr	r3, [r7, #20]
 8002436:	4413      	add	r3, r2
 8002438:	617b      	str	r3, [r7, #20]
 800243a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800243c:	781b      	ldrb	r3, [r3, #0]
 800243e:	00da      	lsls	r2, r3, #3
 8002440:	697b      	ldr	r3, [r7, #20]
 8002442:	4413      	add	r3, r2
 8002444:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8002448:	613b      	str	r3, [r7, #16]
 800244a:	693b      	ldr	r3, [r7, #16]
 800244c:	881b      	ldrh	r3, [r3, #0]
 800244e:	b29b      	uxth	r3, r3
 8002450:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002454:	b29a      	uxth	r2, r3
 8002456:	693b      	ldr	r3, [r7, #16]
 8002458:	801a      	strh	r2, [r3, #0]
 800245a:	693b      	ldr	r3, [r7, #16]
 800245c:	881b      	ldrh	r3, [r3, #0]
 800245e:	b29b      	uxth	r3, r3
 8002460:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002464:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002468:	b29a      	uxth	r2, r3
 800246a:	693b      	ldr	r3, [r7, #16]
 800246c:	801a      	strh	r2, [r3, #0]
 800246e:	e061      	b.n	8002534 <PCD_EP_ISR_Handler+0x5ce>
 8002470:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002472:	785b      	ldrb	r3, [r3, #1]
 8002474:	2b01      	cmp	r3, #1
 8002476:	d15d      	bne.n	8002534 <PCD_EP_ISR_Handler+0x5ce>
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	61fb      	str	r3, [r7, #28]
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002486:	b29b      	uxth	r3, r3
 8002488:	461a      	mov	r2, r3
 800248a:	69fb      	ldr	r3, [r7, #28]
 800248c:	4413      	add	r3, r2
 800248e:	61fb      	str	r3, [r7, #28]
 8002490:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002492:	781b      	ldrb	r3, [r3, #0]
 8002494:	00da      	lsls	r2, r3, #3
 8002496:	69fb      	ldr	r3, [r7, #28]
 8002498:	4413      	add	r3, r2
 800249a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800249e:	61bb      	str	r3, [r7, #24]
 80024a0:	69bb      	ldr	r3, [r7, #24]
 80024a2:	2200      	movs	r2, #0
 80024a4:	801a      	strh	r2, [r3, #0]
 80024a6:	e045      	b.n	8002534 <PCD_EP_ISR_Handler+0x5ce>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80024ae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80024b0:	785b      	ldrb	r3, [r3, #1]
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d126      	bne.n	8002504 <PCD_EP_ISR_Handler+0x59e>
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	627b      	str	r3, [r7, #36]	@ 0x24
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80024c4:	b29b      	uxth	r3, r3
 80024c6:	461a      	mov	r2, r3
 80024c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024ca:	4413      	add	r3, r2
 80024cc:	627b      	str	r3, [r7, #36]	@ 0x24
 80024ce:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80024d0:	781b      	ldrb	r3, [r3, #0]
 80024d2:	00da      	lsls	r2, r3, #3
 80024d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024d6:	4413      	add	r3, r2
 80024d8:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80024dc:	623b      	str	r3, [r7, #32]
 80024de:	6a3b      	ldr	r3, [r7, #32]
 80024e0:	881b      	ldrh	r3, [r3, #0]
 80024e2:	b29b      	uxth	r3, r3
 80024e4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80024e8:	b29a      	uxth	r2, r3
 80024ea:	6a3b      	ldr	r3, [r7, #32]
 80024ec:	801a      	strh	r2, [r3, #0]
 80024ee:	6a3b      	ldr	r3, [r7, #32]
 80024f0:	881b      	ldrh	r3, [r3, #0]
 80024f2:	b29b      	uxth	r3, r3
 80024f4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80024f8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80024fc:	b29a      	uxth	r2, r3
 80024fe:	6a3b      	ldr	r3, [r7, #32]
 8002500:	801a      	strh	r2, [r3, #0]
 8002502:	e017      	b.n	8002534 <PCD_EP_ISR_Handler+0x5ce>
 8002504:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002506:	785b      	ldrb	r3, [r3, #1]
 8002508:	2b01      	cmp	r3, #1
 800250a:	d113      	bne.n	8002534 <PCD_EP_ISR_Handler+0x5ce>
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002514:	b29b      	uxth	r3, r3
 8002516:	461a      	mov	r2, r3
 8002518:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800251a:	4413      	add	r3, r2
 800251c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800251e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002520:	781b      	ldrb	r3, [r3, #0]
 8002522:	00da      	lsls	r2, r3, #3
 8002524:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002526:	4413      	add	r3, r2
 8002528:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800252c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800252e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002530:	2200      	movs	r2, #0
 8002532:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8002534:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002536:	781b      	ldrb	r3, [r3, #0]
 8002538:	4619      	mov	r1, r3
 800253a:	6878      	ldr	r0, [r7, #4]
 800253c:	f005 fedb 	bl	80082f6 <HAL_PCD_DataInStageCallback>
 8002540:	e04a      	b.n	80025d8 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 8002542:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8002544:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002548:	2b00      	cmp	r3, #0
 800254a:	d13f      	bne.n	80025cc <PCD_EP_ISR_Handler+0x666>
          {
            /* Multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002554:	b29b      	uxth	r3, r3
 8002556:	461a      	mov	r2, r3
 8002558:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800255a:	781b      	ldrb	r3, [r3, #0]
 800255c:	00db      	lsls	r3, r3, #3
 800255e:	4413      	add	r3, r2
 8002560:	687a      	ldr	r2, [r7, #4]
 8002562:	6812      	ldr	r2, [r2, #0]
 8002564:	4413      	add	r3, r2
 8002566:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800256a:	881b      	ldrh	r3, [r3, #0]
 800256c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002570:	867b      	strh	r3, [r7, #50]	@ 0x32

            if (ep->xfer_len > TxPctSize)
 8002572:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002574:	699a      	ldr	r2, [r3, #24]
 8002576:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8002578:	429a      	cmp	r2, r3
 800257a:	d906      	bls.n	800258a <PCD_EP_ISR_Handler+0x624>
            {
              ep->xfer_len -= TxPctSize;
 800257c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800257e:	699a      	ldr	r2, [r3, #24]
 8002580:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8002582:	1ad2      	subs	r2, r2, r3
 8002584:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002586:	619a      	str	r2, [r3, #24]
 8002588:	e002      	b.n	8002590 <PCD_EP_ISR_Handler+0x62a>
            }
            else
            {
              ep->xfer_len = 0U;
 800258a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800258c:	2200      	movs	r2, #0
 800258e:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 8002590:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002592:	699b      	ldr	r3, [r3, #24]
 8002594:	2b00      	cmp	r3, #0
 8002596:	d106      	bne.n	80025a6 <PCD_EP_ISR_Handler+0x640>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8002598:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800259a:	781b      	ldrb	r3, [r3, #0]
 800259c:	4619      	mov	r1, r3
 800259e:	6878      	ldr	r0, [r7, #4]
 80025a0:	f005 fea9 	bl	80082f6 <HAL_PCD_DataInStageCallback>
 80025a4:	e018      	b.n	80025d8 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 80025a6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80025a8:	695a      	ldr	r2, [r3, #20]
 80025aa:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80025ac:	441a      	add	r2, r3
 80025ae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80025b0:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 80025b2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80025b4:	69da      	ldr	r2, [r3, #28]
 80025b6:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80025b8:	441a      	add	r2, r3
 80025ba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80025bc:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80025c4:	4618      	mov	r0, r3
 80025c6:	f002 fd50 	bl	800506a <USB_EPStartXfer>
 80025ca:	e005      	b.n	80025d8 <PCD_EP_ISR_Handler+0x672>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 80025cc:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80025ce:	461a      	mov	r2, r3
 80025d0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80025d2:	6878      	ldr	r0, [r7, #4]
 80025d4:	f000 f917 	bl	8002806 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80025e0:	b29b      	uxth	r3, r3
 80025e2:	b21b      	sxth	r3, r3
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	f6ff acc3 	blt.w	8001f70 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 80025ea:	2300      	movs	r3, #0
}
 80025ec:	4618      	mov	r0, r3
 80025ee:	3748      	adds	r7, #72	@ 0x48
 80025f0:	46bd      	mov	sp, r7
 80025f2:	bd80      	pop	{r7, pc}

080025f4 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 80025f4:	b580      	push	{r7, lr}
 80025f6:	b088      	sub	sp, #32
 80025f8:	af00      	add	r7, sp, #0
 80025fa:	60f8      	str	r0, [r7, #12]
 80025fc:	60b9      	str	r1, [r7, #8]
 80025fe:	4613      	mov	r3, r2
 8002600:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8002602:	88fb      	ldrh	r3, [r7, #6]
 8002604:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002608:	2b00      	cmp	r3, #0
 800260a:	d07c      	beq.n	8002706 <HAL_PCD_EP_DB_Receive+0x112>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002614:	b29b      	uxth	r3, r3
 8002616:	461a      	mov	r2, r3
 8002618:	68bb      	ldr	r3, [r7, #8]
 800261a:	781b      	ldrb	r3, [r3, #0]
 800261c:	00db      	lsls	r3, r3, #3
 800261e:	4413      	add	r3, r2
 8002620:	68fa      	ldr	r2, [r7, #12]
 8002622:	6812      	ldr	r2, [r2, #0]
 8002624:	4413      	add	r3, r2
 8002626:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800262a:	881b      	ldrh	r3, [r3, #0]
 800262c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002630:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8002632:	68bb      	ldr	r3, [r7, #8]
 8002634:	699a      	ldr	r2, [r3, #24]
 8002636:	8b7b      	ldrh	r3, [r7, #26]
 8002638:	429a      	cmp	r2, r3
 800263a:	d306      	bcc.n	800264a <HAL_PCD_EP_DB_Receive+0x56>
    {
      ep->xfer_len -= count;
 800263c:	68bb      	ldr	r3, [r7, #8]
 800263e:	699a      	ldr	r2, [r3, #24]
 8002640:	8b7b      	ldrh	r3, [r7, #26]
 8002642:	1ad2      	subs	r2, r2, r3
 8002644:	68bb      	ldr	r3, [r7, #8]
 8002646:	619a      	str	r2, [r3, #24]
 8002648:	e002      	b.n	8002650 <HAL_PCD_EP_DB_Receive+0x5c>
    }
    else
    {
      ep->xfer_len = 0U;
 800264a:	68bb      	ldr	r3, [r7, #8]
 800264c:	2200      	movs	r2, #0
 800264e:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8002650:	68bb      	ldr	r3, [r7, #8]
 8002652:	699b      	ldr	r3, [r3, #24]
 8002654:	2b00      	cmp	r3, #0
 8002656:	d123      	bne.n	80026a0 <HAL_PCD_EP_DB_Receive+0xac>
    {
      /* Set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	461a      	mov	r2, r3
 800265e:	68bb      	ldr	r3, [r7, #8]
 8002660:	781b      	ldrb	r3, [r3, #0]
 8002662:	009b      	lsls	r3, r3, #2
 8002664:	4413      	add	r3, r2
 8002666:	881b      	ldrh	r3, [r3, #0]
 8002668:	b29b      	uxth	r3, r3
 800266a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800266e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002672:	833b      	strh	r3, [r7, #24]
 8002674:	8b3b      	ldrh	r3, [r7, #24]
 8002676:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800267a:	833b      	strh	r3, [r7, #24]
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	461a      	mov	r2, r3
 8002682:	68bb      	ldr	r3, [r7, #8]
 8002684:	781b      	ldrb	r3, [r3, #0]
 8002686:	009b      	lsls	r3, r3, #2
 8002688:	441a      	add	r2, r3
 800268a:	8b3b      	ldrh	r3, [r7, #24]
 800268c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002690:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002694:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002698:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800269c:	b29b      	uxth	r3, r3
 800269e:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80026a0:	88fb      	ldrh	r3, [r7, #6]
 80026a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d01f      	beq.n	80026ea <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	461a      	mov	r2, r3
 80026b0:	68bb      	ldr	r3, [r7, #8]
 80026b2:	781b      	ldrb	r3, [r3, #0]
 80026b4:	009b      	lsls	r3, r3, #2
 80026b6:	4413      	add	r3, r2
 80026b8:	881b      	ldrh	r3, [r3, #0]
 80026ba:	b29b      	uxth	r3, r3
 80026bc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80026c0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80026c4:	82fb      	strh	r3, [r7, #22]
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	461a      	mov	r2, r3
 80026cc:	68bb      	ldr	r3, [r7, #8]
 80026ce:	781b      	ldrb	r3, [r3, #0]
 80026d0:	009b      	lsls	r3, r3, #2
 80026d2:	441a      	add	r2, r3
 80026d4:	8afb      	ldrh	r3, [r7, #22]
 80026d6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80026da:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80026de:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80026e2:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80026e6:	b29b      	uxth	r3, r3
 80026e8:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 80026ea:	8b7b      	ldrh	r3, [r7, #26]
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	f000 8085 	beq.w	80027fc <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	6818      	ldr	r0, [r3, #0]
 80026f6:	68bb      	ldr	r3, [r7, #8]
 80026f8:	6959      	ldr	r1, [r3, #20]
 80026fa:	68bb      	ldr	r3, [r7, #8]
 80026fc:	891a      	ldrh	r2, [r3, #8]
 80026fe:	8b7b      	ldrh	r3, [r7, #26]
 8002700:	f003 fbfb 	bl	8005efa <USB_ReadPMA>
 8002704:	e07a      	b.n	80027fc <HAL_PCD_EP_DB_Receive+0x208>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800270e:	b29b      	uxth	r3, r3
 8002710:	461a      	mov	r2, r3
 8002712:	68bb      	ldr	r3, [r7, #8]
 8002714:	781b      	ldrb	r3, [r3, #0]
 8002716:	00db      	lsls	r3, r3, #3
 8002718:	4413      	add	r3, r2
 800271a:	68fa      	ldr	r2, [r7, #12]
 800271c:	6812      	ldr	r2, [r2, #0]
 800271e:	4413      	add	r3, r2
 8002720:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8002724:	881b      	ldrh	r3, [r3, #0]
 8002726:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800272a:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 800272c:	68bb      	ldr	r3, [r7, #8]
 800272e:	699a      	ldr	r2, [r3, #24]
 8002730:	8b7b      	ldrh	r3, [r7, #26]
 8002732:	429a      	cmp	r2, r3
 8002734:	d306      	bcc.n	8002744 <HAL_PCD_EP_DB_Receive+0x150>
    {
      ep->xfer_len -= count;
 8002736:	68bb      	ldr	r3, [r7, #8]
 8002738:	699a      	ldr	r2, [r3, #24]
 800273a:	8b7b      	ldrh	r3, [r7, #26]
 800273c:	1ad2      	subs	r2, r2, r3
 800273e:	68bb      	ldr	r3, [r7, #8]
 8002740:	619a      	str	r2, [r3, #24]
 8002742:	e002      	b.n	800274a <HAL_PCD_EP_DB_Receive+0x156>
    }
    else
    {
      ep->xfer_len = 0U;
 8002744:	68bb      	ldr	r3, [r7, #8]
 8002746:	2200      	movs	r2, #0
 8002748:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 800274a:	68bb      	ldr	r3, [r7, #8]
 800274c:	699b      	ldr	r3, [r3, #24]
 800274e:	2b00      	cmp	r3, #0
 8002750:	d123      	bne.n	800279a <HAL_PCD_EP_DB_Receive+0x1a6>
    {
      /* Set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	461a      	mov	r2, r3
 8002758:	68bb      	ldr	r3, [r7, #8]
 800275a:	781b      	ldrb	r3, [r3, #0]
 800275c:	009b      	lsls	r3, r3, #2
 800275e:	4413      	add	r3, r2
 8002760:	881b      	ldrh	r3, [r3, #0]
 8002762:	b29b      	uxth	r3, r3
 8002764:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002768:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800276c:	83fb      	strh	r3, [r7, #30]
 800276e:	8bfb      	ldrh	r3, [r7, #30]
 8002770:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8002774:	83fb      	strh	r3, [r7, #30]
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	461a      	mov	r2, r3
 800277c:	68bb      	ldr	r3, [r7, #8]
 800277e:	781b      	ldrb	r3, [r3, #0]
 8002780:	009b      	lsls	r3, r3, #2
 8002782:	441a      	add	r2, r3
 8002784:	8bfb      	ldrh	r3, [r7, #30]
 8002786:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800278a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800278e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002792:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002796:	b29b      	uxth	r3, r3
 8002798:	8013      	strh	r3, [r2, #0]
    }

    /* Need to FreeUser Buffer */
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 800279a:	88fb      	ldrh	r3, [r7, #6]
 800279c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d11f      	bne.n	80027e4 <HAL_PCD_EP_DB_Receive+0x1f0>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	461a      	mov	r2, r3
 80027aa:	68bb      	ldr	r3, [r7, #8]
 80027ac:	781b      	ldrb	r3, [r3, #0]
 80027ae:	009b      	lsls	r3, r3, #2
 80027b0:	4413      	add	r3, r2
 80027b2:	881b      	ldrh	r3, [r3, #0]
 80027b4:	b29b      	uxth	r3, r3
 80027b6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80027ba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80027be:	83bb      	strh	r3, [r7, #28]
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	461a      	mov	r2, r3
 80027c6:	68bb      	ldr	r3, [r7, #8]
 80027c8:	781b      	ldrb	r3, [r3, #0]
 80027ca:	009b      	lsls	r3, r3, #2
 80027cc:	441a      	add	r2, r3
 80027ce:	8bbb      	ldrh	r3, [r7, #28]
 80027d0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80027d4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80027d8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80027dc:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80027e0:	b29b      	uxth	r3, r3
 80027e2:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 80027e4:	8b7b      	ldrh	r3, [r7, #26]
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d008      	beq.n	80027fc <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	6818      	ldr	r0, [r3, #0]
 80027ee:	68bb      	ldr	r3, [r7, #8]
 80027f0:	6959      	ldr	r1, [r3, #20]
 80027f2:	68bb      	ldr	r3, [r7, #8]
 80027f4:	895a      	ldrh	r2, [r3, #10]
 80027f6:	8b7b      	ldrh	r3, [r7, #26]
 80027f8:	f003 fb7f 	bl	8005efa <USB_ReadPMA>
    }
  }

  return count;
 80027fc:	8b7b      	ldrh	r3, [r7, #26]
}
 80027fe:	4618      	mov	r0, r3
 8002800:	3720      	adds	r7, #32
 8002802:	46bd      	mov	sp, r7
 8002804:	bd80      	pop	{r7, pc}

08002806 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8002806:	b580      	push	{r7, lr}
 8002808:	b0a6      	sub	sp, #152	@ 0x98
 800280a:	af00      	add	r7, sp, #0
 800280c:	60f8      	str	r0, [r7, #12]
 800280e:	60b9      	str	r1, [r7, #8]
 8002810:	4613      	mov	r3, r2
 8002812:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8002814:	88fb      	ldrh	r3, [r7, #6]
 8002816:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800281a:	2b00      	cmp	r3, #0
 800281c:	f000 81f7 	beq.w	8002c0e <HAL_PCD_EP_DB_Transmit+0x408>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002828:	b29b      	uxth	r3, r3
 800282a:	461a      	mov	r2, r3
 800282c:	68bb      	ldr	r3, [r7, #8]
 800282e:	781b      	ldrb	r3, [r3, #0]
 8002830:	00db      	lsls	r3, r3, #3
 8002832:	4413      	add	r3, r2
 8002834:	68fa      	ldr	r2, [r7, #12]
 8002836:	6812      	ldr	r2, [r2, #0]
 8002838:	4413      	add	r3, r2
 800283a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800283e:	881b      	ldrh	r3, [r3, #0]
 8002840:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002844:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len > TxPctSize)
 8002848:	68bb      	ldr	r3, [r7, #8]
 800284a:	699a      	ldr	r2, [r3, #24]
 800284c:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8002850:	429a      	cmp	r2, r3
 8002852:	d907      	bls.n	8002864 <HAL_PCD_EP_DB_Transmit+0x5e>
    {
      ep->xfer_len -= TxPctSize;
 8002854:	68bb      	ldr	r3, [r7, #8]
 8002856:	699a      	ldr	r2, [r3, #24]
 8002858:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800285c:	1ad2      	subs	r2, r2, r3
 800285e:	68bb      	ldr	r3, [r7, #8]
 8002860:	619a      	str	r2, [r3, #24]
 8002862:	e002      	b.n	800286a <HAL_PCD_EP_DB_Transmit+0x64>
    }
    else
    {
      ep->xfer_len = 0U;
 8002864:	68bb      	ldr	r3, [r7, #8]
 8002866:	2200      	movs	r2, #0
 8002868:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800286a:	68bb      	ldr	r3, [r7, #8]
 800286c:	699b      	ldr	r3, [r3, #24]
 800286e:	2b00      	cmp	r3, #0
 8002870:	f040 80e1 	bne.w	8002a36 <HAL_PCD_EP_DB_Transmit+0x230>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002874:	68bb      	ldr	r3, [r7, #8]
 8002876:	785b      	ldrb	r3, [r3, #1]
 8002878:	2b00      	cmp	r3, #0
 800287a:	d126      	bne.n	80028ca <HAL_PCD_EP_DB_Transmit+0xc4>
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	633b      	str	r3, [r7, #48]	@ 0x30
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800288a:	b29b      	uxth	r3, r3
 800288c:	461a      	mov	r2, r3
 800288e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002890:	4413      	add	r3, r2
 8002892:	633b      	str	r3, [r7, #48]	@ 0x30
 8002894:	68bb      	ldr	r3, [r7, #8]
 8002896:	781b      	ldrb	r3, [r3, #0]
 8002898:	00da      	lsls	r2, r3, #3
 800289a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800289c:	4413      	add	r3, r2
 800289e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80028a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80028a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80028a6:	881b      	ldrh	r3, [r3, #0]
 80028a8:	b29b      	uxth	r3, r3
 80028aa:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80028ae:	b29a      	uxth	r2, r3
 80028b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80028b2:	801a      	strh	r2, [r3, #0]
 80028b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80028b6:	881b      	ldrh	r3, [r3, #0]
 80028b8:	b29b      	uxth	r3, r3
 80028ba:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80028be:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80028c2:	b29a      	uxth	r2, r3
 80028c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80028c6:	801a      	strh	r2, [r3, #0]
 80028c8:	e01a      	b.n	8002900 <HAL_PCD_EP_DB_Transmit+0xfa>
 80028ca:	68bb      	ldr	r3, [r7, #8]
 80028cc:	785b      	ldrb	r3, [r3, #1]
 80028ce:	2b01      	cmp	r3, #1
 80028d0:	d116      	bne.n	8002900 <HAL_PCD_EP_DB_Transmit+0xfa>
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	63bb      	str	r3, [r7, #56]	@ 0x38
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80028e0:	b29b      	uxth	r3, r3
 80028e2:	461a      	mov	r2, r3
 80028e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80028e6:	4413      	add	r3, r2
 80028e8:	63bb      	str	r3, [r7, #56]	@ 0x38
 80028ea:	68bb      	ldr	r3, [r7, #8]
 80028ec:	781b      	ldrb	r3, [r3, #0]
 80028ee:	00da      	lsls	r2, r3, #3
 80028f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80028f2:	4413      	add	r3, r2
 80028f4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80028f8:	637b      	str	r3, [r7, #52]	@ 0x34
 80028fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80028fc:	2200      	movs	r2, #0
 80028fe:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002906:	68bb      	ldr	r3, [r7, #8]
 8002908:	785b      	ldrb	r3, [r3, #1]
 800290a:	2b00      	cmp	r3, #0
 800290c:	d126      	bne.n	800295c <HAL_PCD_EP_DB_Transmit+0x156>
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	623b      	str	r3, [r7, #32]
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800291c:	b29b      	uxth	r3, r3
 800291e:	461a      	mov	r2, r3
 8002920:	6a3b      	ldr	r3, [r7, #32]
 8002922:	4413      	add	r3, r2
 8002924:	623b      	str	r3, [r7, #32]
 8002926:	68bb      	ldr	r3, [r7, #8]
 8002928:	781b      	ldrb	r3, [r3, #0]
 800292a:	00da      	lsls	r2, r3, #3
 800292c:	6a3b      	ldr	r3, [r7, #32]
 800292e:	4413      	add	r3, r2
 8002930:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8002934:	61fb      	str	r3, [r7, #28]
 8002936:	69fb      	ldr	r3, [r7, #28]
 8002938:	881b      	ldrh	r3, [r3, #0]
 800293a:	b29b      	uxth	r3, r3
 800293c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002940:	b29a      	uxth	r2, r3
 8002942:	69fb      	ldr	r3, [r7, #28]
 8002944:	801a      	strh	r2, [r3, #0]
 8002946:	69fb      	ldr	r3, [r7, #28]
 8002948:	881b      	ldrh	r3, [r3, #0]
 800294a:	b29b      	uxth	r3, r3
 800294c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002950:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002954:	b29a      	uxth	r2, r3
 8002956:	69fb      	ldr	r3, [r7, #28]
 8002958:	801a      	strh	r2, [r3, #0]
 800295a:	e017      	b.n	800298c <HAL_PCD_EP_DB_Transmit+0x186>
 800295c:	68bb      	ldr	r3, [r7, #8]
 800295e:	785b      	ldrb	r3, [r3, #1]
 8002960:	2b01      	cmp	r3, #1
 8002962:	d113      	bne.n	800298c <HAL_PCD_EP_DB_Transmit+0x186>
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800296c:	b29b      	uxth	r3, r3
 800296e:	461a      	mov	r2, r3
 8002970:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002972:	4413      	add	r3, r2
 8002974:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002976:	68bb      	ldr	r3, [r7, #8]
 8002978:	781b      	ldrb	r3, [r3, #0]
 800297a:	00da      	lsls	r2, r3, #3
 800297c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800297e:	4413      	add	r3, r2
 8002980:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8002984:	627b      	str	r3, [r7, #36]	@ 0x24
 8002986:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002988:	2200      	movs	r2, #0
 800298a:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 800298c:	68bb      	ldr	r3, [r7, #8]
 800298e:	78db      	ldrb	r3, [r3, #3]
 8002990:	2b02      	cmp	r3, #2
 8002992:	d123      	bne.n	80029dc <HAL_PCD_EP_DB_Transmit+0x1d6>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	461a      	mov	r2, r3
 800299a:	68bb      	ldr	r3, [r7, #8]
 800299c:	781b      	ldrb	r3, [r3, #0]
 800299e:	009b      	lsls	r3, r3, #2
 80029a0:	4413      	add	r3, r2
 80029a2:	881b      	ldrh	r3, [r3, #0]
 80029a4:	b29b      	uxth	r3, r3
 80029a6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80029aa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80029ae:	837b      	strh	r3, [r7, #26]
 80029b0:	8b7b      	ldrh	r3, [r7, #26]
 80029b2:	f083 0320 	eor.w	r3, r3, #32
 80029b6:	837b      	strh	r3, [r7, #26]
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	461a      	mov	r2, r3
 80029be:	68bb      	ldr	r3, [r7, #8]
 80029c0:	781b      	ldrb	r3, [r3, #0]
 80029c2:	009b      	lsls	r3, r3, #2
 80029c4:	441a      	add	r2, r3
 80029c6:	8b7b      	ldrh	r3, [r7, #26]
 80029c8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80029cc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80029d0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80029d4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80029d8:	b29b      	uxth	r3, r3
 80029da:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80029dc:	68bb      	ldr	r3, [r7, #8]
 80029de:	781b      	ldrb	r3, [r3, #0]
 80029e0:	4619      	mov	r1, r3
 80029e2:	68f8      	ldr	r0, [r7, #12]
 80029e4:	f005 fc87 	bl	80082f6 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80029e8:	88fb      	ldrh	r3, [r7, #6]
 80029ea:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d01f      	beq.n	8002a32 <HAL_PCD_EP_DB_Transmit+0x22c>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	461a      	mov	r2, r3
 80029f8:	68bb      	ldr	r3, [r7, #8]
 80029fa:	781b      	ldrb	r3, [r3, #0]
 80029fc:	009b      	lsls	r3, r3, #2
 80029fe:	4413      	add	r3, r2
 8002a00:	881b      	ldrh	r3, [r3, #0]
 8002a02:	b29b      	uxth	r3, r3
 8002a04:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002a08:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002a0c:	833b      	strh	r3, [r7, #24]
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	461a      	mov	r2, r3
 8002a14:	68bb      	ldr	r3, [r7, #8]
 8002a16:	781b      	ldrb	r3, [r3, #0]
 8002a18:	009b      	lsls	r3, r3, #2
 8002a1a:	441a      	add	r2, r3
 8002a1c:	8b3b      	ldrh	r3, [r7, #24]
 8002a1e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002a22:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002a26:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002a2a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002a2e:	b29b      	uxth	r3, r3
 8002a30:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 8002a32:	2300      	movs	r3, #0
 8002a34:	e31f      	b.n	8003076 <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8002a36:	88fb      	ldrh	r3, [r7, #6]
 8002a38:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d021      	beq.n	8002a84 <HAL_PCD_EP_DB_Transmit+0x27e>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	461a      	mov	r2, r3
 8002a46:	68bb      	ldr	r3, [r7, #8]
 8002a48:	781b      	ldrb	r3, [r3, #0]
 8002a4a:	009b      	lsls	r3, r3, #2
 8002a4c:	4413      	add	r3, r2
 8002a4e:	881b      	ldrh	r3, [r3, #0]
 8002a50:	b29b      	uxth	r3, r3
 8002a52:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002a56:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002a5a:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	461a      	mov	r2, r3
 8002a64:	68bb      	ldr	r3, [r7, #8]
 8002a66:	781b      	ldrb	r3, [r3, #0]
 8002a68:	009b      	lsls	r3, r3, #2
 8002a6a:	441a      	add	r2, r3
 8002a6c:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8002a70:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002a74:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002a78:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002a7c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002a80:	b29b      	uxth	r3, r3
 8002a82:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8002a84:	68bb      	ldr	r3, [r7, #8]
 8002a86:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002a8a:	2b01      	cmp	r3, #1
 8002a8c:	f040 82ca 	bne.w	8003024 <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 8002a90:	68bb      	ldr	r3, [r7, #8]
 8002a92:	695a      	ldr	r2, [r3, #20]
 8002a94:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8002a98:	441a      	add	r2, r3
 8002a9a:	68bb      	ldr	r3, [r7, #8]
 8002a9c:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8002a9e:	68bb      	ldr	r3, [r7, #8]
 8002aa0:	69da      	ldr	r2, [r3, #28]
 8002aa2:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8002aa6:	441a      	add	r2, r3
 8002aa8:	68bb      	ldr	r3, [r7, #8]
 8002aaa:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8002aac:	68bb      	ldr	r3, [r7, #8]
 8002aae:	6a1a      	ldr	r2, [r3, #32]
 8002ab0:	68bb      	ldr	r3, [r7, #8]
 8002ab2:	691b      	ldr	r3, [r3, #16]
 8002ab4:	429a      	cmp	r2, r3
 8002ab6:	d309      	bcc.n	8002acc <HAL_PCD_EP_DB_Transmit+0x2c6>
        {
          len = ep->maxpacket;
 8002ab8:	68bb      	ldr	r3, [r7, #8]
 8002aba:	691b      	ldr	r3, [r3, #16]
 8002abc:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 8002abe:	68bb      	ldr	r3, [r7, #8]
 8002ac0:	6a1a      	ldr	r2, [r3, #32]
 8002ac2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002ac4:	1ad2      	subs	r2, r2, r3
 8002ac6:	68bb      	ldr	r3, [r7, #8]
 8002ac8:	621a      	str	r2, [r3, #32]
 8002aca:	e015      	b.n	8002af8 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else if (ep->xfer_len_db == 0U)
 8002acc:	68bb      	ldr	r3, [r7, #8]
 8002ace:	6a1b      	ldr	r3, [r3, #32]
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d107      	bne.n	8002ae4 <HAL_PCD_EP_DB_Transmit+0x2de>
        {
          len = TxPctSize;
 8002ad4:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8002ad8:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 8002ada:	68bb      	ldr	r3, [r7, #8]
 8002adc:	2200      	movs	r2, #0
 8002ade:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8002ae2:	e009      	b.n	8002af8 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8002ae4:	68bb      	ldr	r3, [r7, #8]
 8002ae6:	2200      	movs	r2, #0
 8002ae8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 8002aec:	68bb      	ldr	r3, [r7, #8]
 8002aee:	6a1b      	ldr	r3, [r3, #32]
 8002af0:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 8002af2:	68bb      	ldr	r3, [r7, #8]
 8002af4:	2200      	movs	r2, #0
 8002af6:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer0 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8002af8:	68bb      	ldr	r3, [r7, #8]
 8002afa:	785b      	ldrb	r3, [r3, #1]
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d15f      	bne.n	8002bc0 <HAL_PCD_EP_DB_Transmit+0x3ba>
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	643b      	str	r3, [r7, #64]	@ 0x40
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002b0e:	b29b      	uxth	r3, r3
 8002b10:	461a      	mov	r2, r3
 8002b12:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002b14:	4413      	add	r3, r2
 8002b16:	643b      	str	r3, [r7, #64]	@ 0x40
 8002b18:	68bb      	ldr	r3, [r7, #8]
 8002b1a:	781b      	ldrb	r3, [r3, #0]
 8002b1c:	00da      	lsls	r2, r3, #3
 8002b1e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002b20:	4413      	add	r3, r2
 8002b22:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8002b26:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002b28:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002b2a:	881b      	ldrh	r3, [r3, #0]
 8002b2c:	b29b      	uxth	r3, r3
 8002b2e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002b32:	b29a      	uxth	r2, r3
 8002b34:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002b36:	801a      	strh	r2, [r3, #0]
 8002b38:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d10a      	bne.n	8002b54 <HAL_PCD_EP_DB_Transmit+0x34e>
 8002b3e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002b40:	881b      	ldrh	r3, [r3, #0]
 8002b42:	b29b      	uxth	r3, r3
 8002b44:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002b48:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002b4c:	b29a      	uxth	r2, r3
 8002b4e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002b50:	801a      	strh	r2, [r3, #0]
 8002b52:	e051      	b.n	8002bf8 <HAL_PCD_EP_DB_Transmit+0x3f2>
 8002b54:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002b56:	2b3e      	cmp	r3, #62	@ 0x3e
 8002b58:	d816      	bhi.n	8002b88 <HAL_PCD_EP_DB_Transmit+0x382>
 8002b5a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002b5c:	085b      	lsrs	r3, r3, #1
 8002b5e:	653b      	str	r3, [r7, #80]	@ 0x50
 8002b60:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002b62:	f003 0301 	and.w	r3, r3, #1
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d002      	beq.n	8002b70 <HAL_PCD_EP_DB_Transmit+0x36a>
 8002b6a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002b6c:	3301      	adds	r3, #1
 8002b6e:	653b      	str	r3, [r7, #80]	@ 0x50
 8002b70:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002b72:	881b      	ldrh	r3, [r3, #0]
 8002b74:	b29a      	uxth	r2, r3
 8002b76:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002b78:	b29b      	uxth	r3, r3
 8002b7a:	029b      	lsls	r3, r3, #10
 8002b7c:	b29b      	uxth	r3, r3
 8002b7e:	4313      	orrs	r3, r2
 8002b80:	b29a      	uxth	r2, r3
 8002b82:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002b84:	801a      	strh	r2, [r3, #0]
 8002b86:	e037      	b.n	8002bf8 <HAL_PCD_EP_DB_Transmit+0x3f2>
 8002b88:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002b8a:	095b      	lsrs	r3, r3, #5
 8002b8c:	653b      	str	r3, [r7, #80]	@ 0x50
 8002b8e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002b90:	f003 031f 	and.w	r3, r3, #31
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d102      	bne.n	8002b9e <HAL_PCD_EP_DB_Transmit+0x398>
 8002b98:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002b9a:	3b01      	subs	r3, #1
 8002b9c:	653b      	str	r3, [r7, #80]	@ 0x50
 8002b9e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002ba0:	881b      	ldrh	r3, [r3, #0]
 8002ba2:	b29a      	uxth	r2, r3
 8002ba4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002ba6:	b29b      	uxth	r3, r3
 8002ba8:	029b      	lsls	r3, r3, #10
 8002baa:	b29b      	uxth	r3, r3
 8002bac:	4313      	orrs	r3, r2
 8002bae:	b29b      	uxth	r3, r3
 8002bb0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002bb4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002bb8:	b29a      	uxth	r2, r3
 8002bba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002bbc:	801a      	strh	r2, [r3, #0]
 8002bbe:	e01b      	b.n	8002bf8 <HAL_PCD_EP_DB_Transmit+0x3f2>
 8002bc0:	68bb      	ldr	r3, [r7, #8]
 8002bc2:	785b      	ldrb	r3, [r3, #1]
 8002bc4:	2b01      	cmp	r3, #1
 8002bc6:	d117      	bne.n	8002bf8 <HAL_PCD_EP_DB_Transmit+0x3f2>
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002bd6:	b29b      	uxth	r3, r3
 8002bd8:	461a      	mov	r2, r3
 8002bda:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002bdc:	4413      	add	r3, r2
 8002bde:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002be0:	68bb      	ldr	r3, [r7, #8]
 8002be2:	781b      	ldrb	r3, [r3, #0]
 8002be4:	00da      	lsls	r2, r3, #3
 8002be6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002be8:	4413      	add	r3, r2
 8002bea:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8002bee:	647b      	str	r3, [r7, #68]	@ 0x44
 8002bf0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002bf2:	b29a      	uxth	r2, r3
 8002bf4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002bf6:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	6818      	ldr	r0, [r3, #0]
 8002bfc:	68bb      	ldr	r3, [r7, #8]
 8002bfe:	6959      	ldr	r1, [r3, #20]
 8002c00:	68bb      	ldr	r3, [r7, #8]
 8002c02:	891a      	ldrh	r2, [r3, #8]
 8002c04:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002c06:	b29b      	uxth	r3, r3
 8002c08:	f003 f934 	bl	8005e74 <USB_WritePMA>
 8002c0c:	e20a      	b.n	8003024 <HAL_PCD_EP_DB_Transmit+0x81e>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002c16:	b29b      	uxth	r3, r3
 8002c18:	461a      	mov	r2, r3
 8002c1a:	68bb      	ldr	r3, [r7, #8]
 8002c1c:	781b      	ldrb	r3, [r3, #0]
 8002c1e:	00db      	lsls	r3, r3, #3
 8002c20:	4413      	add	r3, r2
 8002c22:	68fa      	ldr	r2, [r7, #12]
 8002c24:	6812      	ldr	r2, [r2, #0]
 8002c26:	4413      	add	r3, r2
 8002c28:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8002c2c:	881b      	ldrh	r3, [r3, #0]
 8002c2e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002c32:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len >= TxPctSize)
 8002c36:	68bb      	ldr	r3, [r7, #8]
 8002c38:	699a      	ldr	r2, [r3, #24]
 8002c3a:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8002c3e:	429a      	cmp	r2, r3
 8002c40:	d307      	bcc.n	8002c52 <HAL_PCD_EP_DB_Transmit+0x44c>
    {
      ep->xfer_len -= TxPctSize;
 8002c42:	68bb      	ldr	r3, [r7, #8]
 8002c44:	699a      	ldr	r2, [r3, #24]
 8002c46:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8002c4a:	1ad2      	subs	r2, r2, r3
 8002c4c:	68bb      	ldr	r3, [r7, #8]
 8002c4e:	619a      	str	r2, [r3, #24]
 8002c50:	e002      	b.n	8002c58 <HAL_PCD_EP_DB_Transmit+0x452>
    }
    else
    {
      ep->xfer_len = 0U;
 8002c52:	68bb      	ldr	r3, [r7, #8]
 8002c54:	2200      	movs	r2, #0
 8002c56:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8002c58:	68bb      	ldr	r3, [r7, #8]
 8002c5a:	699b      	ldr	r3, [r3, #24]
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	f040 80f6 	bne.w	8002e4e <HAL_PCD_EP_DB_Transmit+0x648>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002c62:	68bb      	ldr	r3, [r7, #8]
 8002c64:	785b      	ldrb	r3, [r3, #1]
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d126      	bne.n	8002cb8 <HAL_PCD_EP_DB_Transmit+0x4b2>
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	677b      	str	r3, [r7, #116]	@ 0x74
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002c78:	b29b      	uxth	r3, r3
 8002c7a:	461a      	mov	r2, r3
 8002c7c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002c7e:	4413      	add	r3, r2
 8002c80:	677b      	str	r3, [r7, #116]	@ 0x74
 8002c82:	68bb      	ldr	r3, [r7, #8]
 8002c84:	781b      	ldrb	r3, [r3, #0]
 8002c86:	00da      	lsls	r2, r3, #3
 8002c88:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002c8a:	4413      	add	r3, r2
 8002c8c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8002c90:	673b      	str	r3, [r7, #112]	@ 0x70
 8002c92:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002c94:	881b      	ldrh	r3, [r3, #0]
 8002c96:	b29b      	uxth	r3, r3
 8002c98:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002c9c:	b29a      	uxth	r2, r3
 8002c9e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002ca0:	801a      	strh	r2, [r3, #0]
 8002ca2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002ca4:	881b      	ldrh	r3, [r3, #0]
 8002ca6:	b29b      	uxth	r3, r3
 8002ca8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002cac:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002cb0:	b29a      	uxth	r2, r3
 8002cb2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002cb4:	801a      	strh	r2, [r3, #0]
 8002cb6:	e01a      	b.n	8002cee <HAL_PCD_EP_DB_Transmit+0x4e8>
 8002cb8:	68bb      	ldr	r3, [r7, #8]
 8002cba:	785b      	ldrb	r3, [r3, #1]
 8002cbc:	2b01      	cmp	r3, #1
 8002cbe:	d116      	bne.n	8002cee <HAL_PCD_EP_DB_Transmit+0x4e8>
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002cce:	b29b      	uxth	r3, r3
 8002cd0:	461a      	mov	r2, r3
 8002cd2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002cd4:	4413      	add	r3, r2
 8002cd6:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8002cd8:	68bb      	ldr	r3, [r7, #8]
 8002cda:	781b      	ldrb	r3, [r3, #0]
 8002cdc:	00da      	lsls	r2, r3, #3
 8002cde:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002ce0:	4413      	add	r3, r2
 8002ce2:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8002ce6:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002ce8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002cea:	2200      	movs	r2, #0
 8002cec:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8002cf6:	68bb      	ldr	r3, [r7, #8]
 8002cf8:	785b      	ldrb	r3, [r3, #1]
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d12f      	bne.n	8002d5e <HAL_PCD_EP_DB_Transmit+0x558>
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002d0e:	b29b      	uxth	r3, r3
 8002d10:	461a      	mov	r2, r3
 8002d12:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002d16:	4413      	add	r3, r2
 8002d18:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8002d1c:	68bb      	ldr	r3, [r7, #8]
 8002d1e:	781b      	ldrb	r3, [r3, #0]
 8002d20:	00da      	lsls	r2, r3, #3
 8002d22:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002d26:	4413      	add	r3, r2
 8002d28:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8002d2c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002d30:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002d34:	881b      	ldrh	r3, [r3, #0]
 8002d36:	b29b      	uxth	r3, r3
 8002d38:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002d3c:	b29a      	uxth	r2, r3
 8002d3e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002d42:	801a      	strh	r2, [r3, #0]
 8002d44:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002d48:	881b      	ldrh	r3, [r3, #0]
 8002d4a:	b29b      	uxth	r3, r3
 8002d4c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002d50:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002d54:	b29a      	uxth	r2, r3
 8002d56:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002d5a:	801a      	strh	r2, [r3, #0]
 8002d5c:	e01c      	b.n	8002d98 <HAL_PCD_EP_DB_Transmit+0x592>
 8002d5e:	68bb      	ldr	r3, [r7, #8]
 8002d60:	785b      	ldrb	r3, [r3, #1]
 8002d62:	2b01      	cmp	r3, #1
 8002d64:	d118      	bne.n	8002d98 <HAL_PCD_EP_DB_Transmit+0x592>
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002d6e:	b29b      	uxth	r3, r3
 8002d70:	461a      	mov	r2, r3
 8002d72:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002d76:	4413      	add	r3, r2
 8002d78:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8002d7c:	68bb      	ldr	r3, [r7, #8]
 8002d7e:	781b      	ldrb	r3, [r3, #0]
 8002d80:	00da      	lsls	r2, r3, #3
 8002d82:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002d86:	4413      	add	r3, r2
 8002d88:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8002d8c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002d90:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002d94:	2200      	movs	r2, #0
 8002d96:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 8002d98:	68bb      	ldr	r3, [r7, #8]
 8002d9a:	78db      	ldrb	r3, [r3, #3]
 8002d9c:	2b02      	cmp	r3, #2
 8002d9e:	d127      	bne.n	8002df0 <HAL_PCD_EP_DB_Transmit+0x5ea>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	461a      	mov	r2, r3
 8002da6:	68bb      	ldr	r3, [r7, #8]
 8002da8:	781b      	ldrb	r3, [r3, #0]
 8002daa:	009b      	lsls	r3, r3, #2
 8002dac:	4413      	add	r3, r2
 8002dae:	881b      	ldrh	r3, [r3, #0]
 8002db0:	b29b      	uxth	r3, r3
 8002db2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002db6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002dba:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 8002dbe:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8002dc2:	f083 0320 	eor.w	r3, r3, #32
 8002dc6:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	461a      	mov	r2, r3
 8002dd0:	68bb      	ldr	r3, [r7, #8]
 8002dd2:	781b      	ldrb	r3, [r3, #0]
 8002dd4:	009b      	lsls	r3, r3, #2
 8002dd6:	441a      	add	r2, r3
 8002dd8:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8002ddc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002de0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002de4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002de8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002dec:	b29b      	uxth	r3, r3
 8002dee:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8002df0:	68bb      	ldr	r3, [r7, #8]
 8002df2:	781b      	ldrb	r3, [r3, #0]
 8002df4:	4619      	mov	r1, r3
 8002df6:	68f8      	ldr	r0, [r7, #12]
 8002df8:	f005 fa7d 	bl	80082f6 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8002dfc:	88fb      	ldrh	r3, [r7, #6]
 8002dfe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d121      	bne.n	8002e4a <HAL_PCD_EP_DB_Transmit+0x644>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	461a      	mov	r2, r3
 8002e0c:	68bb      	ldr	r3, [r7, #8]
 8002e0e:	781b      	ldrb	r3, [r3, #0]
 8002e10:	009b      	lsls	r3, r3, #2
 8002e12:	4413      	add	r3, r2
 8002e14:	881b      	ldrh	r3, [r3, #0]
 8002e16:	b29b      	uxth	r3, r3
 8002e18:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002e1c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002e20:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	461a      	mov	r2, r3
 8002e2a:	68bb      	ldr	r3, [r7, #8]
 8002e2c:	781b      	ldrb	r3, [r3, #0]
 8002e2e:	009b      	lsls	r3, r3, #2
 8002e30:	441a      	add	r2, r3
 8002e32:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8002e36:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002e3a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002e3e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002e42:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002e46:	b29b      	uxth	r3, r3
 8002e48:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 8002e4a:	2300      	movs	r3, #0
 8002e4c:	e113      	b.n	8003076 <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8002e4e:	88fb      	ldrh	r3, [r7, #6]
 8002e50:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d121      	bne.n	8002e9c <HAL_PCD_EP_DB_Transmit+0x696>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	461a      	mov	r2, r3
 8002e5e:	68bb      	ldr	r3, [r7, #8]
 8002e60:	781b      	ldrb	r3, [r3, #0]
 8002e62:	009b      	lsls	r3, r3, #2
 8002e64:	4413      	add	r3, r2
 8002e66:	881b      	ldrh	r3, [r3, #0]
 8002e68:	b29b      	uxth	r3, r3
 8002e6a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002e6e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002e72:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	461a      	mov	r2, r3
 8002e7c:	68bb      	ldr	r3, [r7, #8]
 8002e7e:	781b      	ldrb	r3, [r3, #0]
 8002e80:	009b      	lsls	r3, r3, #2
 8002e82:	441a      	add	r2, r3
 8002e84:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8002e88:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002e8c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002e90:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002e94:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002e98:	b29b      	uxth	r3, r3
 8002e9a:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8002e9c:	68bb      	ldr	r3, [r7, #8]
 8002e9e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002ea2:	2b01      	cmp	r3, #1
 8002ea4:	f040 80be 	bne.w	8003024 <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 8002ea8:	68bb      	ldr	r3, [r7, #8]
 8002eaa:	695a      	ldr	r2, [r3, #20]
 8002eac:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8002eb0:	441a      	add	r2, r3
 8002eb2:	68bb      	ldr	r3, [r7, #8]
 8002eb4:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8002eb6:	68bb      	ldr	r3, [r7, #8]
 8002eb8:	69da      	ldr	r2, [r3, #28]
 8002eba:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8002ebe:	441a      	add	r2, r3
 8002ec0:	68bb      	ldr	r3, [r7, #8]
 8002ec2:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8002ec4:	68bb      	ldr	r3, [r7, #8]
 8002ec6:	6a1a      	ldr	r2, [r3, #32]
 8002ec8:	68bb      	ldr	r3, [r7, #8]
 8002eca:	691b      	ldr	r3, [r3, #16]
 8002ecc:	429a      	cmp	r2, r3
 8002ece:	d309      	bcc.n	8002ee4 <HAL_PCD_EP_DB_Transmit+0x6de>
        {
          len = ep->maxpacket;
 8002ed0:	68bb      	ldr	r3, [r7, #8]
 8002ed2:	691b      	ldr	r3, [r3, #16]
 8002ed4:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 8002ed6:	68bb      	ldr	r3, [r7, #8]
 8002ed8:	6a1a      	ldr	r2, [r3, #32]
 8002eda:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002edc:	1ad2      	subs	r2, r2, r3
 8002ede:	68bb      	ldr	r3, [r7, #8]
 8002ee0:	621a      	str	r2, [r3, #32]
 8002ee2:	e015      	b.n	8002f10 <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else if (ep->xfer_len_db == 0U)
 8002ee4:	68bb      	ldr	r3, [r7, #8]
 8002ee6:	6a1b      	ldr	r3, [r3, #32]
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d107      	bne.n	8002efc <HAL_PCD_EP_DB_Transmit+0x6f6>
        {
          len = TxPctSize;
 8002eec:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8002ef0:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 8002ef2:	68bb      	ldr	r3, [r7, #8]
 8002ef4:	2200      	movs	r2, #0
 8002ef6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8002efa:	e009      	b.n	8002f10 <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else
        {
          len = ep->xfer_len_db;
 8002efc:	68bb      	ldr	r3, [r7, #8]
 8002efe:	6a1b      	ldr	r3, [r3, #32]
 8002f00:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 8002f02:	68bb      	ldr	r3, [r7, #8]
 8002f04:	2200      	movs	r2, #0
 8002f06:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8002f08:	68bb      	ldr	r3, [r7, #8]
 8002f0a:	2200      	movs	r2, #0
 8002f0c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002f16:	68bb      	ldr	r3, [r7, #8]
 8002f18:	785b      	ldrb	r3, [r3, #1]
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d15f      	bne.n	8002fde <HAL_PCD_EP_DB_Transmit+0x7d8>
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002f2c:	b29b      	uxth	r3, r3
 8002f2e:	461a      	mov	r2, r3
 8002f30:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002f32:	4413      	add	r3, r2
 8002f34:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002f36:	68bb      	ldr	r3, [r7, #8]
 8002f38:	781b      	ldrb	r3, [r3, #0]
 8002f3a:	00da      	lsls	r2, r3, #3
 8002f3c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002f3e:	4413      	add	r3, r2
 8002f40:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8002f44:	667b      	str	r3, [r7, #100]	@ 0x64
 8002f46:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002f48:	881b      	ldrh	r3, [r3, #0]
 8002f4a:	b29b      	uxth	r3, r3
 8002f4c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002f50:	b29a      	uxth	r2, r3
 8002f52:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002f54:	801a      	strh	r2, [r3, #0]
 8002f56:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d10a      	bne.n	8002f72 <HAL_PCD_EP_DB_Transmit+0x76c>
 8002f5c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002f5e:	881b      	ldrh	r3, [r3, #0]
 8002f60:	b29b      	uxth	r3, r3
 8002f62:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002f66:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002f6a:	b29a      	uxth	r2, r3
 8002f6c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002f6e:	801a      	strh	r2, [r3, #0]
 8002f70:	e04e      	b.n	8003010 <HAL_PCD_EP_DB_Transmit+0x80a>
 8002f72:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002f74:	2b3e      	cmp	r3, #62	@ 0x3e
 8002f76:	d816      	bhi.n	8002fa6 <HAL_PCD_EP_DB_Transmit+0x7a0>
 8002f78:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002f7a:	085b      	lsrs	r3, r3, #1
 8002f7c:	663b      	str	r3, [r7, #96]	@ 0x60
 8002f7e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002f80:	f003 0301 	and.w	r3, r3, #1
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d002      	beq.n	8002f8e <HAL_PCD_EP_DB_Transmit+0x788>
 8002f88:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002f8a:	3301      	adds	r3, #1
 8002f8c:	663b      	str	r3, [r7, #96]	@ 0x60
 8002f8e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002f90:	881b      	ldrh	r3, [r3, #0]
 8002f92:	b29a      	uxth	r2, r3
 8002f94:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002f96:	b29b      	uxth	r3, r3
 8002f98:	029b      	lsls	r3, r3, #10
 8002f9a:	b29b      	uxth	r3, r3
 8002f9c:	4313      	orrs	r3, r2
 8002f9e:	b29a      	uxth	r2, r3
 8002fa0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002fa2:	801a      	strh	r2, [r3, #0]
 8002fa4:	e034      	b.n	8003010 <HAL_PCD_EP_DB_Transmit+0x80a>
 8002fa6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002fa8:	095b      	lsrs	r3, r3, #5
 8002faa:	663b      	str	r3, [r7, #96]	@ 0x60
 8002fac:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002fae:	f003 031f 	and.w	r3, r3, #31
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d102      	bne.n	8002fbc <HAL_PCD_EP_DB_Transmit+0x7b6>
 8002fb6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002fb8:	3b01      	subs	r3, #1
 8002fba:	663b      	str	r3, [r7, #96]	@ 0x60
 8002fbc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002fbe:	881b      	ldrh	r3, [r3, #0]
 8002fc0:	b29a      	uxth	r2, r3
 8002fc2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002fc4:	b29b      	uxth	r3, r3
 8002fc6:	029b      	lsls	r3, r3, #10
 8002fc8:	b29b      	uxth	r3, r3
 8002fca:	4313      	orrs	r3, r2
 8002fcc:	b29b      	uxth	r3, r3
 8002fce:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002fd2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002fd6:	b29a      	uxth	r2, r3
 8002fd8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002fda:	801a      	strh	r2, [r3, #0]
 8002fdc:	e018      	b.n	8003010 <HAL_PCD_EP_DB_Transmit+0x80a>
 8002fde:	68bb      	ldr	r3, [r7, #8]
 8002fe0:	785b      	ldrb	r3, [r3, #1]
 8002fe2:	2b01      	cmp	r3, #1
 8002fe4:	d114      	bne.n	8003010 <HAL_PCD_EP_DB_Transmit+0x80a>
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002fee:	b29b      	uxth	r3, r3
 8002ff0:	461a      	mov	r2, r3
 8002ff2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002ff4:	4413      	add	r3, r2
 8002ff6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002ff8:	68bb      	ldr	r3, [r7, #8]
 8002ffa:	781b      	ldrb	r3, [r3, #0]
 8002ffc:	00da      	lsls	r2, r3, #3
 8002ffe:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003000:	4413      	add	r3, r2
 8003002:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8003006:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003008:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800300a:	b29a      	uxth	r2, r3
 800300c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800300e:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	6818      	ldr	r0, [r3, #0]
 8003014:	68bb      	ldr	r3, [r7, #8]
 8003016:	6959      	ldr	r1, [r3, #20]
 8003018:	68bb      	ldr	r3, [r7, #8]
 800301a:	895a      	ldrh	r2, [r3, #10]
 800301c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800301e:	b29b      	uxth	r3, r3
 8003020:	f002 ff28 	bl	8005e74 <USB_WritePMA>
      }
    }
  }

  /* Enable endpoint IN */
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	461a      	mov	r2, r3
 800302a:	68bb      	ldr	r3, [r7, #8]
 800302c:	781b      	ldrb	r3, [r3, #0]
 800302e:	009b      	lsls	r3, r3, #2
 8003030:	4413      	add	r3, r2
 8003032:	881b      	ldrh	r3, [r3, #0]
 8003034:	b29b      	uxth	r3, r3
 8003036:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800303a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800303e:	82fb      	strh	r3, [r7, #22]
 8003040:	8afb      	ldrh	r3, [r7, #22]
 8003042:	f083 0310 	eor.w	r3, r3, #16
 8003046:	82fb      	strh	r3, [r7, #22]
 8003048:	8afb      	ldrh	r3, [r7, #22]
 800304a:	f083 0320 	eor.w	r3, r3, #32
 800304e:	82fb      	strh	r3, [r7, #22]
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	461a      	mov	r2, r3
 8003056:	68bb      	ldr	r3, [r7, #8]
 8003058:	781b      	ldrb	r3, [r3, #0]
 800305a:	009b      	lsls	r3, r3, #2
 800305c:	441a      	add	r2, r3
 800305e:	8afb      	ldrh	r3, [r7, #22]
 8003060:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003064:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003068:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800306c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003070:	b29b      	uxth	r3, r3
 8003072:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 8003074:	2300      	movs	r3, #0
}
 8003076:	4618      	mov	r0, r3
 8003078:	3798      	adds	r7, #152	@ 0x98
 800307a:	46bd      	mov	sp, r7
 800307c:	bd80      	pop	{r7, pc}

0800307e <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 800307e:	b480      	push	{r7}
 8003080:	b087      	sub	sp, #28
 8003082:	af00      	add	r7, sp, #0
 8003084:	60f8      	str	r0, [r7, #12]
 8003086:	607b      	str	r3, [r7, #4]
 8003088:	460b      	mov	r3, r1
 800308a:	817b      	strh	r3, [r7, #10]
 800308c:	4613      	mov	r3, r2
 800308e:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8003090:	897b      	ldrh	r3, [r7, #10]
 8003092:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003096:	b29b      	uxth	r3, r3
 8003098:	2b00      	cmp	r3, #0
 800309a:	d00b      	beq.n	80030b4 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800309c:	897b      	ldrh	r3, [r7, #10]
 800309e:	f003 0207 	and.w	r2, r3, #7
 80030a2:	4613      	mov	r3, r2
 80030a4:	009b      	lsls	r3, r3, #2
 80030a6:	4413      	add	r3, r2
 80030a8:	00db      	lsls	r3, r3, #3
 80030aa:	3310      	adds	r3, #16
 80030ac:	68fa      	ldr	r2, [r7, #12]
 80030ae:	4413      	add	r3, r2
 80030b0:	617b      	str	r3, [r7, #20]
 80030b2:	e009      	b.n	80030c8 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80030b4:	897a      	ldrh	r2, [r7, #10]
 80030b6:	4613      	mov	r3, r2
 80030b8:	009b      	lsls	r3, r3, #2
 80030ba:	4413      	add	r3, r2
 80030bc:	00db      	lsls	r3, r3, #3
 80030be:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80030c2:	68fa      	ldr	r2, [r7, #12]
 80030c4:	4413      	add	r3, r2
 80030c6:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 80030c8:	893b      	ldrh	r3, [r7, #8]
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d107      	bne.n	80030de <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 80030ce:	697b      	ldr	r3, [r7, #20]
 80030d0:	2200      	movs	r2, #0
 80030d2:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	b29a      	uxth	r2, r3
 80030d8:	697b      	ldr	r3, [r7, #20]
 80030da:	80da      	strh	r2, [r3, #6]
 80030dc:	e00b      	b.n	80030f6 <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 80030de:	697b      	ldr	r3, [r7, #20]
 80030e0:	2201      	movs	r2, #1
 80030e2:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	b29a      	uxth	r2, r3
 80030e8:	697b      	ldr	r3, [r7, #20]
 80030ea:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	0c1b      	lsrs	r3, r3, #16
 80030f0:	b29a      	uxth	r2, r3
 80030f2:	697b      	ldr	r3, [r7, #20]
 80030f4:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 80030f6:	2300      	movs	r3, #0
}
 80030f8:	4618      	mov	r0, r3
 80030fa:	371c      	adds	r7, #28
 80030fc:	46bd      	mov	sp, r7
 80030fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003102:	4770      	bx	lr

08003104 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8003104:	b480      	push	{r7}
 8003106:	b085      	sub	sp, #20
 8003108:	af00      	add	r7, sp, #0
 800310a:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	2201      	movs	r2, #1
 8003116:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
  hpcd->LPM_State = LPM_L0;
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	2200      	movs	r2, #0
 800311e:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8003128:	b29b      	uxth	r3, r3
 800312a:	f043 0301 	orr.w	r3, r3, #1
 800312e:	b29a      	uxth	r2, r3
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 800313c:	b29b      	uxth	r3, r3
 800313e:	f043 0302 	orr.w	r3, r3, #2
 8003142:	b29a      	uxth	r2, r3
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 800314a:	2300      	movs	r3, #0
}
 800314c:	4618      	mov	r0, r3
 800314e:	3714      	adds	r7, #20
 8003150:	46bd      	mov	sp, r7
 8003152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003156:	4770      	bx	lr

08003158 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003158:	b480      	push	{r7}
 800315a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800315c:	4b04      	ldr	r3, [pc, #16]	@ (8003170 <HAL_PWREx_GetVoltageRange+0x18>)
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8003164:	4618      	mov	r0, r3
 8003166:	46bd      	mov	sp, r7
 8003168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800316c:	4770      	bx	lr
 800316e:	bf00      	nop
 8003170:	40007000 	.word	0x40007000

08003174 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003174:	b480      	push	{r7}
 8003176:	b085      	sub	sp, #20
 8003178:	af00      	add	r7, sp, #0
 800317a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003182:	d130      	bne.n	80031e6 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8003184:	4b23      	ldr	r3, [pc, #140]	@ (8003214 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800318c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003190:	d038      	beq.n	8003204 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003192:	4b20      	ldr	r3, [pc, #128]	@ (8003214 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800319a:	4a1e      	ldr	r2, [pc, #120]	@ (8003214 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800319c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80031a0:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80031a2:	4b1d      	ldr	r3, [pc, #116]	@ (8003218 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	2232      	movs	r2, #50	@ 0x32
 80031a8:	fb02 f303 	mul.w	r3, r2, r3
 80031ac:	4a1b      	ldr	r2, [pc, #108]	@ (800321c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80031ae:	fba2 2303 	umull	r2, r3, r2, r3
 80031b2:	0c9b      	lsrs	r3, r3, #18
 80031b4:	3301      	adds	r3, #1
 80031b6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80031b8:	e002      	b.n	80031c0 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	3b01      	subs	r3, #1
 80031be:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80031c0:	4b14      	ldr	r3, [pc, #80]	@ (8003214 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80031c2:	695b      	ldr	r3, [r3, #20]
 80031c4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80031c8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80031cc:	d102      	bne.n	80031d4 <HAL_PWREx_ControlVoltageScaling+0x60>
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d1f2      	bne.n	80031ba <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80031d4:	4b0f      	ldr	r3, [pc, #60]	@ (8003214 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80031d6:	695b      	ldr	r3, [r3, #20]
 80031d8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80031dc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80031e0:	d110      	bne.n	8003204 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80031e2:	2303      	movs	r3, #3
 80031e4:	e00f      	b.n	8003206 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80031e6:	4b0b      	ldr	r3, [pc, #44]	@ (8003214 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80031ee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80031f2:	d007      	beq.n	8003204 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80031f4:	4b07      	ldr	r3, [pc, #28]	@ (8003214 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80031fc:	4a05      	ldr	r2, [pc, #20]	@ (8003214 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80031fe:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003202:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003204:	2300      	movs	r3, #0
}
 8003206:	4618      	mov	r0, r3
 8003208:	3714      	adds	r7, #20
 800320a:	46bd      	mov	sp, r7
 800320c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003210:	4770      	bx	lr
 8003212:	bf00      	nop
 8003214:	40007000 	.word	0x40007000
 8003218:	20000000 	.word	0x20000000
 800321c:	431bde83 	.word	0x431bde83

08003220 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 8003220:	b480      	push	{r7}
 8003222:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 8003224:	4b05      	ldr	r3, [pc, #20]	@ (800323c <HAL_PWREx_EnableVddUSB+0x1c>)
 8003226:	685b      	ldr	r3, [r3, #4]
 8003228:	4a04      	ldr	r2, [pc, #16]	@ (800323c <HAL_PWREx_EnableVddUSB+0x1c>)
 800322a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800322e:	6053      	str	r3, [r2, #4]
}
 8003230:	bf00      	nop
 8003232:	46bd      	mov	sp, r7
 8003234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003238:	4770      	bx	lr
 800323a:	bf00      	nop
 800323c:	40007000 	.word	0x40007000

08003240 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003240:	b580      	push	{r7, lr}
 8003242:	b08a      	sub	sp, #40	@ 0x28
 8003244:	af00      	add	r7, sp, #0
 8003246:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	2b00      	cmp	r3, #0
 800324c:	d102      	bne.n	8003254 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800324e:	2301      	movs	r3, #1
 8003250:	f000 bc4f 	b.w	8003af2 <HAL_RCC_OscConfig+0x8b2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003254:	4b97      	ldr	r3, [pc, #604]	@ (80034b4 <HAL_RCC_OscConfig+0x274>)
 8003256:	689b      	ldr	r3, [r3, #8]
 8003258:	f003 030c 	and.w	r3, r3, #12
 800325c:	623b      	str	r3, [r7, #32]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800325e:	4b95      	ldr	r3, [pc, #596]	@ (80034b4 <HAL_RCC_OscConfig+0x274>)
 8003260:	68db      	ldr	r3, [r3, #12]
 8003262:	f003 0303 	and.w	r3, r3, #3
 8003266:	61fb      	str	r3, [r7, #28]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	f003 0310 	and.w	r3, r3, #16
 8003270:	2b00      	cmp	r3, #0
 8003272:	f000 80e6 	beq.w	8003442 <HAL_RCC_OscConfig+0x202>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003276:	6a3b      	ldr	r3, [r7, #32]
 8003278:	2b00      	cmp	r3, #0
 800327a:	d007      	beq.n	800328c <HAL_RCC_OscConfig+0x4c>
 800327c:	6a3b      	ldr	r3, [r7, #32]
 800327e:	2b0c      	cmp	r3, #12
 8003280:	f040 808d 	bne.w	800339e <HAL_RCC_OscConfig+0x15e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003284:	69fb      	ldr	r3, [r7, #28]
 8003286:	2b01      	cmp	r3, #1
 8003288:	f040 8089 	bne.w	800339e <HAL_RCC_OscConfig+0x15e>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800328c:	4b89      	ldr	r3, [pc, #548]	@ (80034b4 <HAL_RCC_OscConfig+0x274>)
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	f003 0302 	and.w	r3, r3, #2
 8003294:	2b00      	cmp	r3, #0
 8003296:	d006      	beq.n	80032a6 <HAL_RCC_OscConfig+0x66>
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	69db      	ldr	r3, [r3, #28]
 800329c:	2b00      	cmp	r3, #0
 800329e:	d102      	bne.n	80032a6 <HAL_RCC_OscConfig+0x66>
      {
        return HAL_ERROR;
 80032a0:	2301      	movs	r3, #1
 80032a2:	f000 bc26 	b.w	8003af2 <HAL_RCC_OscConfig+0x8b2>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80032aa:	4b82      	ldr	r3, [pc, #520]	@ (80034b4 <HAL_RCC_OscConfig+0x274>)
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	f003 0308 	and.w	r3, r3, #8
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d004      	beq.n	80032c0 <HAL_RCC_OscConfig+0x80>
 80032b6:	4b7f      	ldr	r3, [pc, #508]	@ (80034b4 <HAL_RCC_OscConfig+0x274>)
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80032be:	e005      	b.n	80032cc <HAL_RCC_OscConfig+0x8c>
 80032c0:	4b7c      	ldr	r3, [pc, #496]	@ (80034b4 <HAL_RCC_OscConfig+0x274>)
 80032c2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80032c6:	091b      	lsrs	r3, r3, #4
 80032c8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80032cc:	4293      	cmp	r3, r2
 80032ce:	d224      	bcs.n	800331a <HAL_RCC_OscConfig+0xda>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032d4:	4618      	mov	r0, r3
 80032d6:	f000 fda1 	bl	8003e1c <RCC_SetFlashLatencyFromMSIRange>
 80032da:	4603      	mov	r3, r0
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d002      	beq.n	80032e6 <HAL_RCC_OscConfig+0xa6>
          {
            return HAL_ERROR;
 80032e0:	2301      	movs	r3, #1
 80032e2:	f000 bc06 	b.w	8003af2 <HAL_RCC_OscConfig+0x8b2>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80032e6:	4b73      	ldr	r3, [pc, #460]	@ (80034b4 <HAL_RCC_OscConfig+0x274>)
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	4a72      	ldr	r2, [pc, #456]	@ (80034b4 <HAL_RCC_OscConfig+0x274>)
 80032ec:	f043 0308 	orr.w	r3, r3, #8
 80032f0:	6013      	str	r3, [r2, #0]
 80032f2:	4b70      	ldr	r3, [pc, #448]	@ (80034b4 <HAL_RCC_OscConfig+0x274>)
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032fe:	496d      	ldr	r1, [pc, #436]	@ (80034b4 <HAL_RCC_OscConfig+0x274>)
 8003300:	4313      	orrs	r3, r2
 8003302:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003304:	4b6b      	ldr	r3, [pc, #428]	@ (80034b4 <HAL_RCC_OscConfig+0x274>)
 8003306:	685b      	ldr	r3, [r3, #4]
 8003308:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	6a1b      	ldr	r3, [r3, #32]
 8003310:	021b      	lsls	r3, r3, #8
 8003312:	4968      	ldr	r1, [pc, #416]	@ (80034b4 <HAL_RCC_OscConfig+0x274>)
 8003314:	4313      	orrs	r3, r2
 8003316:	604b      	str	r3, [r1, #4]
 8003318:	e025      	b.n	8003366 <HAL_RCC_OscConfig+0x126>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800331a:	4b66      	ldr	r3, [pc, #408]	@ (80034b4 <HAL_RCC_OscConfig+0x274>)
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	4a65      	ldr	r2, [pc, #404]	@ (80034b4 <HAL_RCC_OscConfig+0x274>)
 8003320:	f043 0308 	orr.w	r3, r3, #8
 8003324:	6013      	str	r3, [r2, #0]
 8003326:	4b63      	ldr	r3, [pc, #396]	@ (80034b4 <HAL_RCC_OscConfig+0x274>)
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003332:	4960      	ldr	r1, [pc, #384]	@ (80034b4 <HAL_RCC_OscConfig+0x274>)
 8003334:	4313      	orrs	r3, r2
 8003336:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003338:	4b5e      	ldr	r3, [pc, #376]	@ (80034b4 <HAL_RCC_OscConfig+0x274>)
 800333a:	685b      	ldr	r3, [r3, #4]
 800333c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	6a1b      	ldr	r3, [r3, #32]
 8003344:	021b      	lsls	r3, r3, #8
 8003346:	495b      	ldr	r1, [pc, #364]	@ (80034b4 <HAL_RCC_OscConfig+0x274>)
 8003348:	4313      	orrs	r3, r2
 800334a:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800334c:	6a3b      	ldr	r3, [r7, #32]
 800334e:	2b00      	cmp	r3, #0
 8003350:	d109      	bne.n	8003366 <HAL_RCC_OscConfig+0x126>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003356:	4618      	mov	r0, r3
 8003358:	f000 fd60 	bl	8003e1c <RCC_SetFlashLatencyFromMSIRange>
 800335c:	4603      	mov	r3, r0
 800335e:	2b00      	cmp	r3, #0
 8003360:	d001      	beq.n	8003366 <HAL_RCC_OscConfig+0x126>
            {
              return HAL_ERROR;
 8003362:	2301      	movs	r3, #1
 8003364:	e3c5      	b.n	8003af2 <HAL_RCC_OscConfig+0x8b2>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003366:	f000 fccd 	bl	8003d04 <HAL_RCC_GetSysClockFreq>
 800336a:	4602      	mov	r2, r0
 800336c:	4b51      	ldr	r3, [pc, #324]	@ (80034b4 <HAL_RCC_OscConfig+0x274>)
 800336e:	689b      	ldr	r3, [r3, #8]
 8003370:	091b      	lsrs	r3, r3, #4
 8003372:	f003 030f 	and.w	r3, r3, #15
 8003376:	4950      	ldr	r1, [pc, #320]	@ (80034b8 <HAL_RCC_OscConfig+0x278>)
 8003378:	5ccb      	ldrb	r3, [r1, r3]
 800337a:	f003 031f 	and.w	r3, r3, #31
 800337e:	fa22 f303 	lsr.w	r3, r2, r3
 8003382:	4a4e      	ldr	r2, [pc, #312]	@ (80034bc <HAL_RCC_OscConfig+0x27c>)
 8003384:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003386:	4b4e      	ldr	r3, [pc, #312]	@ (80034c0 <HAL_RCC_OscConfig+0x280>)
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	4618      	mov	r0, r3
 800338c:	f7fd fd7c 	bl	8000e88 <HAL_InitTick>
 8003390:	4603      	mov	r3, r0
 8003392:	75fb      	strb	r3, [r7, #23]
        if(status != HAL_OK)
 8003394:	7dfb      	ldrb	r3, [r7, #23]
 8003396:	2b00      	cmp	r3, #0
 8003398:	d052      	beq.n	8003440 <HAL_RCC_OscConfig+0x200>
        {
          return status;
 800339a:	7dfb      	ldrb	r3, [r7, #23]
 800339c:	e3a9      	b.n	8003af2 <HAL_RCC_OscConfig+0x8b2>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	69db      	ldr	r3, [r3, #28]
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d032      	beq.n	800340c <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80033a6:	4b43      	ldr	r3, [pc, #268]	@ (80034b4 <HAL_RCC_OscConfig+0x274>)
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	4a42      	ldr	r2, [pc, #264]	@ (80034b4 <HAL_RCC_OscConfig+0x274>)
 80033ac:	f043 0301 	orr.w	r3, r3, #1
 80033b0:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80033b2:	f7fd fdb9 	bl	8000f28 <HAL_GetTick>
 80033b6:	61b8      	str	r0, [r7, #24]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80033b8:	e008      	b.n	80033cc <HAL_RCC_OscConfig+0x18c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80033ba:	f7fd fdb5 	bl	8000f28 <HAL_GetTick>
 80033be:	4602      	mov	r2, r0
 80033c0:	69bb      	ldr	r3, [r7, #24]
 80033c2:	1ad3      	subs	r3, r2, r3
 80033c4:	2b02      	cmp	r3, #2
 80033c6:	d901      	bls.n	80033cc <HAL_RCC_OscConfig+0x18c>
          {
            return HAL_TIMEOUT;
 80033c8:	2303      	movs	r3, #3
 80033ca:	e392      	b.n	8003af2 <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80033cc:	4b39      	ldr	r3, [pc, #228]	@ (80034b4 <HAL_RCC_OscConfig+0x274>)
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	f003 0302 	and.w	r3, r3, #2
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d0f0      	beq.n	80033ba <HAL_RCC_OscConfig+0x17a>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80033d8:	4b36      	ldr	r3, [pc, #216]	@ (80034b4 <HAL_RCC_OscConfig+0x274>)
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	4a35      	ldr	r2, [pc, #212]	@ (80034b4 <HAL_RCC_OscConfig+0x274>)
 80033de:	f043 0308 	orr.w	r3, r3, #8
 80033e2:	6013      	str	r3, [r2, #0]
 80033e4:	4b33      	ldr	r3, [pc, #204]	@ (80034b4 <HAL_RCC_OscConfig+0x274>)
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033f0:	4930      	ldr	r1, [pc, #192]	@ (80034b4 <HAL_RCC_OscConfig+0x274>)
 80033f2:	4313      	orrs	r3, r2
 80033f4:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80033f6:	4b2f      	ldr	r3, [pc, #188]	@ (80034b4 <HAL_RCC_OscConfig+0x274>)
 80033f8:	685b      	ldr	r3, [r3, #4]
 80033fa:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	6a1b      	ldr	r3, [r3, #32]
 8003402:	021b      	lsls	r3, r3, #8
 8003404:	492b      	ldr	r1, [pc, #172]	@ (80034b4 <HAL_RCC_OscConfig+0x274>)
 8003406:	4313      	orrs	r3, r2
 8003408:	604b      	str	r3, [r1, #4]
 800340a:	e01a      	b.n	8003442 <HAL_RCC_OscConfig+0x202>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800340c:	4b29      	ldr	r3, [pc, #164]	@ (80034b4 <HAL_RCC_OscConfig+0x274>)
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	4a28      	ldr	r2, [pc, #160]	@ (80034b4 <HAL_RCC_OscConfig+0x274>)
 8003412:	f023 0301 	bic.w	r3, r3, #1
 8003416:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003418:	f7fd fd86 	bl	8000f28 <HAL_GetTick>
 800341c:	61b8      	str	r0, [r7, #24]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800341e:	e008      	b.n	8003432 <HAL_RCC_OscConfig+0x1f2>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003420:	f7fd fd82 	bl	8000f28 <HAL_GetTick>
 8003424:	4602      	mov	r2, r0
 8003426:	69bb      	ldr	r3, [r7, #24]
 8003428:	1ad3      	subs	r3, r2, r3
 800342a:	2b02      	cmp	r3, #2
 800342c:	d901      	bls.n	8003432 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800342e:	2303      	movs	r3, #3
 8003430:	e35f      	b.n	8003af2 <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003432:	4b20      	ldr	r3, [pc, #128]	@ (80034b4 <HAL_RCC_OscConfig+0x274>)
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	f003 0302 	and.w	r3, r3, #2
 800343a:	2b00      	cmp	r3, #0
 800343c:	d1f0      	bne.n	8003420 <HAL_RCC_OscConfig+0x1e0>
 800343e:	e000      	b.n	8003442 <HAL_RCC_OscConfig+0x202>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003440:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	f003 0301 	and.w	r3, r3, #1
 800344a:	2b00      	cmp	r3, #0
 800344c:	d073      	beq.n	8003536 <HAL_RCC_OscConfig+0x2f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800344e:	6a3b      	ldr	r3, [r7, #32]
 8003450:	2b08      	cmp	r3, #8
 8003452:	d005      	beq.n	8003460 <HAL_RCC_OscConfig+0x220>
 8003454:	6a3b      	ldr	r3, [r7, #32]
 8003456:	2b0c      	cmp	r3, #12
 8003458:	d10e      	bne.n	8003478 <HAL_RCC_OscConfig+0x238>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800345a:	69fb      	ldr	r3, [r7, #28]
 800345c:	2b03      	cmp	r3, #3
 800345e:	d10b      	bne.n	8003478 <HAL_RCC_OscConfig+0x238>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003460:	4b14      	ldr	r3, [pc, #80]	@ (80034b4 <HAL_RCC_OscConfig+0x274>)
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003468:	2b00      	cmp	r3, #0
 800346a:	d063      	beq.n	8003534 <HAL_RCC_OscConfig+0x2f4>
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	685b      	ldr	r3, [r3, #4]
 8003470:	2b00      	cmp	r3, #0
 8003472:	d15f      	bne.n	8003534 <HAL_RCC_OscConfig+0x2f4>
      {
        return HAL_ERROR;
 8003474:	2301      	movs	r3, #1
 8003476:	e33c      	b.n	8003af2 <HAL_RCC_OscConfig+0x8b2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	685b      	ldr	r3, [r3, #4]
 800347c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003480:	d106      	bne.n	8003490 <HAL_RCC_OscConfig+0x250>
 8003482:	4b0c      	ldr	r3, [pc, #48]	@ (80034b4 <HAL_RCC_OscConfig+0x274>)
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	4a0b      	ldr	r2, [pc, #44]	@ (80034b4 <HAL_RCC_OscConfig+0x274>)
 8003488:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800348c:	6013      	str	r3, [r2, #0]
 800348e:	e025      	b.n	80034dc <HAL_RCC_OscConfig+0x29c>
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	685b      	ldr	r3, [r3, #4]
 8003494:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003498:	d114      	bne.n	80034c4 <HAL_RCC_OscConfig+0x284>
 800349a:	4b06      	ldr	r3, [pc, #24]	@ (80034b4 <HAL_RCC_OscConfig+0x274>)
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	4a05      	ldr	r2, [pc, #20]	@ (80034b4 <HAL_RCC_OscConfig+0x274>)
 80034a0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80034a4:	6013      	str	r3, [r2, #0]
 80034a6:	4b03      	ldr	r3, [pc, #12]	@ (80034b4 <HAL_RCC_OscConfig+0x274>)
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	4a02      	ldr	r2, [pc, #8]	@ (80034b4 <HAL_RCC_OscConfig+0x274>)
 80034ac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80034b0:	6013      	str	r3, [r2, #0]
 80034b2:	e013      	b.n	80034dc <HAL_RCC_OscConfig+0x29c>
 80034b4:	40021000 	.word	0x40021000
 80034b8:	08008a20 	.word	0x08008a20
 80034bc:	20000000 	.word	0x20000000
 80034c0:	20000004 	.word	0x20000004
 80034c4:	4b8f      	ldr	r3, [pc, #572]	@ (8003704 <HAL_RCC_OscConfig+0x4c4>)
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	4a8e      	ldr	r2, [pc, #568]	@ (8003704 <HAL_RCC_OscConfig+0x4c4>)
 80034ca:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80034ce:	6013      	str	r3, [r2, #0]
 80034d0:	4b8c      	ldr	r3, [pc, #560]	@ (8003704 <HAL_RCC_OscConfig+0x4c4>)
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	4a8b      	ldr	r2, [pc, #556]	@ (8003704 <HAL_RCC_OscConfig+0x4c4>)
 80034d6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80034da:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	685b      	ldr	r3, [r3, #4]
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d013      	beq.n	800350c <HAL_RCC_OscConfig+0x2cc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034e4:	f7fd fd20 	bl	8000f28 <HAL_GetTick>
 80034e8:	61b8      	str	r0, [r7, #24]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80034ea:	e008      	b.n	80034fe <HAL_RCC_OscConfig+0x2be>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80034ec:	f7fd fd1c 	bl	8000f28 <HAL_GetTick>
 80034f0:	4602      	mov	r2, r0
 80034f2:	69bb      	ldr	r3, [r7, #24]
 80034f4:	1ad3      	subs	r3, r2, r3
 80034f6:	2b64      	cmp	r3, #100	@ 0x64
 80034f8:	d901      	bls.n	80034fe <HAL_RCC_OscConfig+0x2be>
          {
            return HAL_TIMEOUT;
 80034fa:	2303      	movs	r3, #3
 80034fc:	e2f9      	b.n	8003af2 <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80034fe:	4b81      	ldr	r3, [pc, #516]	@ (8003704 <HAL_RCC_OscConfig+0x4c4>)
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003506:	2b00      	cmp	r3, #0
 8003508:	d0f0      	beq.n	80034ec <HAL_RCC_OscConfig+0x2ac>
 800350a:	e014      	b.n	8003536 <HAL_RCC_OscConfig+0x2f6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800350c:	f7fd fd0c 	bl	8000f28 <HAL_GetTick>
 8003510:	61b8      	str	r0, [r7, #24]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003512:	e008      	b.n	8003526 <HAL_RCC_OscConfig+0x2e6>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003514:	f7fd fd08 	bl	8000f28 <HAL_GetTick>
 8003518:	4602      	mov	r2, r0
 800351a:	69bb      	ldr	r3, [r7, #24]
 800351c:	1ad3      	subs	r3, r2, r3
 800351e:	2b64      	cmp	r3, #100	@ 0x64
 8003520:	d901      	bls.n	8003526 <HAL_RCC_OscConfig+0x2e6>
          {
            return HAL_TIMEOUT;
 8003522:	2303      	movs	r3, #3
 8003524:	e2e5      	b.n	8003af2 <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003526:	4b77      	ldr	r3, [pc, #476]	@ (8003704 <HAL_RCC_OscConfig+0x4c4>)
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800352e:	2b00      	cmp	r3, #0
 8003530:	d1f0      	bne.n	8003514 <HAL_RCC_OscConfig+0x2d4>
 8003532:	e000      	b.n	8003536 <HAL_RCC_OscConfig+0x2f6>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003534:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	f003 0302 	and.w	r3, r3, #2
 800353e:	2b00      	cmp	r3, #0
 8003540:	d060      	beq.n	8003604 <HAL_RCC_OscConfig+0x3c4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003542:	6a3b      	ldr	r3, [r7, #32]
 8003544:	2b04      	cmp	r3, #4
 8003546:	d005      	beq.n	8003554 <HAL_RCC_OscConfig+0x314>
 8003548:	6a3b      	ldr	r3, [r7, #32]
 800354a:	2b0c      	cmp	r3, #12
 800354c:	d119      	bne.n	8003582 <HAL_RCC_OscConfig+0x342>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800354e:	69fb      	ldr	r3, [r7, #28]
 8003550:	2b02      	cmp	r3, #2
 8003552:	d116      	bne.n	8003582 <HAL_RCC_OscConfig+0x342>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003554:	4b6b      	ldr	r3, [pc, #428]	@ (8003704 <HAL_RCC_OscConfig+0x4c4>)
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800355c:	2b00      	cmp	r3, #0
 800355e:	d005      	beq.n	800356c <HAL_RCC_OscConfig+0x32c>
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	68db      	ldr	r3, [r3, #12]
 8003564:	2b00      	cmp	r3, #0
 8003566:	d101      	bne.n	800356c <HAL_RCC_OscConfig+0x32c>
      {
        return HAL_ERROR;
 8003568:	2301      	movs	r3, #1
 800356a:	e2c2      	b.n	8003af2 <HAL_RCC_OscConfig+0x8b2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800356c:	4b65      	ldr	r3, [pc, #404]	@ (8003704 <HAL_RCC_OscConfig+0x4c4>)
 800356e:	685b      	ldr	r3, [r3, #4]
 8003570:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	691b      	ldr	r3, [r3, #16]
 8003578:	061b      	lsls	r3, r3, #24
 800357a:	4962      	ldr	r1, [pc, #392]	@ (8003704 <HAL_RCC_OscConfig+0x4c4>)
 800357c:	4313      	orrs	r3, r2
 800357e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003580:	e040      	b.n	8003604 <HAL_RCC_OscConfig+0x3c4>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	68db      	ldr	r3, [r3, #12]
 8003586:	2b00      	cmp	r3, #0
 8003588:	d023      	beq.n	80035d2 <HAL_RCC_OscConfig+0x392>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800358a:	4b5e      	ldr	r3, [pc, #376]	@ (8003704 <HAL_RCC_OscConfig+0x4c4>)
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	4a5d      	ldr	r2, [pc, #372]	@ (8003704 <HAL_RCC_OscConfig+0x4c4>)
 8003590:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003594:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003596:	f7fd fcc7 	bl	8000f28 <HAL_GetTick>
 800359a:	61b8      	str	r0, [r7, #24]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800359c:	e008      	b.n	80035b0 <HAL_RCC_OscConfig+0x370>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800359e:	f7fd fcc3 	bl	8000f28 <HAL_GetTick>
 80035a2:	4602      	mov	r2, r0
 80035a4:	69bb      	ldr	r3, [r7, #24]
 80035a6:	1ad3      	subs	r3, r2, r3
 80035a8:	2b02      	cmp	r3, #2
 80035aa:	d901      	bls.n	80035b0 <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
 80035ac:	2303      	movs	r3, #3
 80035ae:	e2a0      	b.n	8003af2 <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80035b0:	4b54      	ldr	r3, [pc, #336]	@ (8003704 <HAL_RCC_OscConfig+0x4c4>)
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d0f0      	beq.n	800359e <HAL_RCC_OscConfig+0x35e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80035bc:	4b51      	ldr	r3, [pc, #324]	@ (8003704 <HAL_RCC_OscConfig+0x4c4>)
 80035be:	685b      	ldr	r3, [r3, #4]
 80035c0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	691b      	ldr	r3, [r3, #16]
 80035c8:	061b      	lsls	r3, r3, #24
 80035ca:	494e      	ldr	r1, [pc, #312]	@ (8003704 <HAL_RCC_OscConfig+0x4c4>)
 80035cc:	4313      	orrs	r3, r2
 80035ce:	604b      	str	r3, [r1, #4]
 80035d0:	e018      	b.n	8003604 <HAL_RCC_OscConfig+0x3c4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80035d2:	4b4c      	ldr	r3, [pc, #304]	@ (8003704 <HAL_RCC_OscConfig+0x4c4>)
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	4a4b      	ldr	r2, [pc, #300]	@ (8003704 <HAL_RCC_OscConfig+0x4c4>)
 80035d8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80035dc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035de:	f7fd fca3 	bl	8000f28 <HAL_GetTick>
 80035e2:	61b8      	str	r0, [r7, #24]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80035e4:	e008      	b.n	80035f8 <HAL_RCC_OscConfig+0x3b8>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80035e6:	f7fd fc9f 	bl	8000f28 <HAL_GetTick>
 80035ea:	4602      	mov	r2, r0
 80035ec:	69bb      	ldr	r3, [r7, #24]
 80035ee:	1ad3      	subs	r3, r2, r3
 80035f0:	2b02      	cmp	r3, #2
 80035f2:	d901      	bls.n	80035f8 <HAL_RCC_OscConfig+0x3b8>
          {
            return HAL_TIMEOUT;
 80035f4:	2303      	movs	r3, #3
 80035f6:	e27c      	b.n	8003af2 <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80035f8:	4b42      	ldr	r3, [pc, #264]	@ (8003704 <HAL_RCC_OscConfig+0x4c4>)
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003600:	2b00      	cmp	r3, #0
 8003602:	d1f0      	bne.n	80035e6 <HAL_RCC_OscConfig+0x3a6>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	f003 0308 	and.w	r3, r3, #8
 800360c:	2b00      	cmp	r3, #0
 800360e:	f000 8082 	beq.w	8003716 <HAL_RCC_OscConfig+0x4d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	695b      	ldr	r3, [r3, #20]
 8003616:	2b00      	cmp	r3, #0
 8003618:	d05f      	beq.n	80036da <HAL_RCC_OscConfig+0x49a>
    {
#if defined(RCC_CSR_LSIPREDIV)
      uint32_t csr_temp = RCC->CSR;
 800361a:	4b3a      	ldr	r3, [pc, #232]	@ (8003704 <HAL_RCC_OscConfig+0x4c4>)
 800361c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003620:	613b      	str	r3, [r7, #16]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPREDIV))
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	699a      	ldr	r2, [r3, #24]
 8003626:	693b      	ldr	r3, [r7, #16]
 8003628:	f003 0310 	and.w	r3, r3, #16
 800362c:	429a      	cmp	r2, r3
 800362e:	d037      	beq.n	80036a0 <HAL_RCC_OscConfig+0x460>
      {
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8003630:	693b      	ldr	r3, [r7, #16]
 8003632:	f003 0302 	and.w	r3, r3, #2
 8003636:	2b00      	cmp	r3, #0
 8003638:	d006      	beq.n	8003648 <HAL_RCC_OscConfig+0x408>
            ((csr_temp & RCC_CSR_LSION) != RCC_CSR_LSION))
 800363a:	693b      	ldr	r3, [r7, #16]
 800363c:	f003 0301 	and.w	r3, r3, #1
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8003640:	2b00      	cmp	r3, #0
 8003642:	d101      	bne.n	8003648 <HAL_RCC_OscConfig+0x408>
        {
           /* If LSIRDY is set while LSION is not enabled,
              LSIPREDIV can't be updated  */
          return HAL_ERROR;
 8003644:	2301      	movs	r3, #1
 8003646:	e254      	b.n	8003af2 <HAL_RCC_OscConfig+0x8b2>
        }

        /* Turn off LSI before changing RCC_CSR_LSIPREDIV */
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 8003648:	693b      	ldr	r3, [r7, #16]
 800364a:	f003 0301 	and.w	r3, r3, #1
 800364e:	2b00      	cmp	r3, #0
 8003650:	d01b      	beq.n	800368a <HAL_RCC_OscConfig+0x44a>
        {
          __HAL_RCC_LSI_DISABLE();
 8003652:	4b2c      	ldr	r3, [pc, #176]	@ (8003704 <HAL_RCC_OscConfig+0x4c4>)
 8003654:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003658:	4a2a      	ldr	r2, [pc, #168]	@ (8003704 <HAL_RCC_OscConfig+0x4c4>)
 800365a:	f023 0301 	bic.w	r3, r3, #1
 800365e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003662:	f7fd fc61 	bl	8000f28 <HAL_GetTick>
 8003666:	61b8      	str	r0, [r7, #24]

          /* Wait till LSI is disabled */
          while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003668:	e008      	b.n	800367c <HAL_RCC_OscConfig+0x43c>
          {
            if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800366a:	f7fd fc5d 	bl	8000f28 <HAL_GetTick>
 800366e:	4602      	mov	r2, r0
 8003670:	69bb      	ldr	r3, [r7, #24]
 8003672:	1ad3      	subs	r3, r2, r3
 8003674:	2b11      	cmp	r3, #17
 8003676:	d901      	bls.n	800367c <HAL_RCC_OscConfig+0x43c>
            {
              return HAL_TIMEOUT;
 8003678:	2303      	movs	r3, #3
 800367a:	e23a      	b.n	8003af2 <HAL_RCC_OscConfig+0x8b2>
          while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800367c:	4b21      	ldr	r3, [pc, #132]	@ (8003704 <HAL_RCC_OscConfig+0x4c4>)
 800367e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003682:	f003 0302 	and.w	r3, r3, #2
 8003686:	2b00      	cmp	r3, #0
 8003688:	d1ef      	bne.n	800366a <HAL_RCC_OscConfig+0x42a>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
 800368a:	4b1e      	ldr	r3, [pc, #120]	@ (8003704 <HAL_RCC_OscConfig+0x4c4>)
 800368c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003690:	f023 0210 	bic.w	r2, r3, #16
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	699b      	ldr	r3, [r3, #24]
 8003698:	491a      	ldr	r1, [pc, #104]	@ (8003704 <HAL_RCC_OscConfig+0x4c4>)
 800369a:	4313      	orrs	r3, r2
 800369c:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80036a0:	4b18      	ldr	r3, [pc, #96]	@ (8003704 <HAL_RCC_OscConfig+0x4c4>)
 80036a2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80036a6:	4a17      	ldr	r2, [pc, #92]	@ (8003704 <HAL_RCC_OscConfig+0x4c4>)
 80036a8:	f043 0301 	orr.w	r3, r3, #1
 80036ac:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80036b0:	f7fd fc3a 	bl	8000f28 <HAL_GetTick>
 80036b4:	61b8      	str	r0, [r7, #24]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80036b6:	e008      	b.n	80036ca <HAL_RCC_OscConfig+0x48a>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80036b8:	f7fd fc36 	bl	8000f28 <HAL_GetTick>
 80036bc:	4602      	mov	r2, r0
 80036be:	69bb      	ldr	r3, [r7, #24]
 80036c0:	1ad3      	subs	r3, r2, r3
 80036c2:	2b11      	cmp	r3, #17
 80036c4:	d901      	bls.n	80036ca <HAL_RCC_OscConfig+0x48a>
        {
          return HAL_TIMEOUT;
 80036c6:	2303      	movs	r3, #3
 80036c8:	e213      	b.n	8003af2 <HAL_RCC_OscConfig+0x8b2>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80036ca:	4b0e      	ldr	r3, [pc, #56]	@ (8003704 <HAL_RCC_OscConfig+0x4c4>)
 80036cc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80036d0:	f003 0302 	and.w	r3, r3, #2
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d0ef      	beq.n	80036b8 <HAL_RCC_OscConfig+0x478>
 80036d8:	e01d      	b.n	8003716 <HAL_RCC_OscConfig+0x4d6>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80036da:	4b0a      	ldr	r3, [pc, #40]	@ (8003704 <HAL_RCC_OscConfig+0x4c4>)
 80036dc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80036e0:	4a08      	ldr	r2, [pc, #32]	@ (8003704 <HAL_RCC_OscConfig+0x4c4>)
 80036e2:	f023 0301 	bic.w	r3, r3, #1
 80036e6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80036ea:	f7fd fc1d 	bl	8000f28 <HAL_GetTick>
 80036ee:	61b8      	str	r0, [r7, #24]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80036f0:	e00a      	b.n	8003708 <HAL_RCC_OscConfig+0x4c8>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80036f2:	f7fd fc19 	bl	8000f28 <HAL_GetTick>
 80036f6:	4602      	mov	r2, r0
 80036f8:	69bb      	ldr	r3, [r7, #24]
 80036fa:	1ad3      	subs	r3, r2, r3
 80036fc:	2b11      	cmp	r3, #17
 80036fe:	d903      	bls.n	8003708 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_TIMEOUT;
 8003700:	2303      	movs	r3, #3
 8003702:	e1f6      	b.n	8003af2 <HAL_RCC_OscConfig+0x8b2>
 8003704:	40021000 	.word	0x40021000
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003708:	4ba9      	ldr	r3, [pc, #676]	@ (80039b0 <HAL_RCC_OscConfig+0x770>)
 800370a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800370e:	f003 0302 	and.w	r3, r3, #2
 8003712:	2b00      	cmp	r3, #0
 8003714:	d1ed      	bne.n	80036f2 <HAL_RCC_OscConfig+0x4b2>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	f003 0304 	and.w	r3, r3, #4
 800371e:	2b00      	cmp	r3, #0
 8003720:	f000 80bd 	beq.w	800389e <HAL_RCC_OscConfig+0x65e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003724:	2300      	movs	r3, #0
 8003726:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800372a:	4ba1      	ldr	r3, [pc, #644]	@ (80039b0 <HAL_RCC_OscConfig+0x770>)
 800372c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800372e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003732:	2b00      	cmp	r3, #0
 8003734:	d10e      	bne.n	8003754 <HAL_RCC_OscConfig+0x514>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003736:	4b9e      	ldr	r3, [pc, #632]	@ (80039b0 <HAL_RCC_OscConfig+0x770>)
 8003738:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800373a:	4a9d      	ldr	r2, [pc, #628]	@ (80039b0 <HAL_RCC_OscConfig+0x770>)
 800373c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003740:	6593      	str	r3, [r2, #88]	@ 0x58
 8003742:	4b9b      	ldr	r3, [pc, #620]	@ (80039b0 <HAL_RCC_OscConfig+0x770>)
 8003744:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003746:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800374a:	60fb      	str	r3, [r7, #12]
 800374c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800374e:	2301      	movs	r3, #1
 8003750:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003754:	4b97      	ldr	r3, [pc, #604]	@ (80039b4 <HAL_RCC_OscConfig+0x774>)
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800375c:	2b00      	cmp	r3, #0
 800375e:	d118      	bne.n	8003792 <HAL_RCC_OscConfig+0x552>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003760:	4b94      	ldr	r3, [pc, #592]	@ (80039b4 <HAL_RCC_OscConfig+0x774>)
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	4a93      	ldr	r2, [pc, #588]	@ (80039b4 <HAL_RCC_OscConfig+0x774>)
 8003766:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800376a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800376c:	f7fd fbdc 	bl	8000f28 <HAL_GetTick>
 8003770:	61b8      	str	r0, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003772:	e008      	b.n	8003786 <HAL_RCC_OscConfig+0x546>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003774:	f7fd fbd8 	bl	8000f28 <HAL_GetTick>
 8003778:	4602      	mov	r2, r0
 800377a:	69bb      	ldr	r3, [r7, #24]
 800377c:	1ad3      	subs	r3, r2, r3
 800377e:	2b02      	cmp	r3, #2
 8003780:	d901      	bls.n	8003786 <HAL_RCC_OscConfig+0x546>
        {
          return HAL_TIMEOUT;
 8003782:	2303      	movs	r3, #3
 8003784:	e1b5      	b.n	8003af2 <HAL_RCC_OscConfig+0x8b2>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003786:	4b8b      	ldr	r3, [pc, #556]	@ (80039b4 <HAL_RCC_OscConfig+0x774>)
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800378e:	2b00      	cmp	r3, #0
 8003790:	d0f0      	beq.n	8003774 <HAL_RCC_OscConfig+0x534>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
#if defined(RCC_BDCR_LSESYSDIS)
    if((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	689b      	ldr	r3, [r3, #8]
 8003796:	f003 0301 	and.w	r3, r3, #1
 800379a:	2b00      	cmp	r3, #0
 800379c:	d02c      	beq.n	80037f8 <HAL_RCC_OscConfig+0x5b8>
    {
      /* Set LSESYSDIS bit according to LSE propagation option (enabled or disabled) */
      MODIFY_REG(RCC->BDCR, RCC_BDCR_LSESYSDIS, (RCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSDIS));
 800379e:	4b84      	ldr	r3, [pc, #528]	@ (80039b0 <HAL_RCC_OscConfig+0x770>)
 80037a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80037a4:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	689b      	ldr	r3, [r3, #8]
 80037ac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80037b0:	497f      	ldr	r1, [pc, #508]	@ (80039b0 <HAL_RCC_OscConfig+0x770>)
 80037b2:	4313      	orrs	r3, r2
 80037b4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

      if((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	689b      	ldr	r3, [r3, #8]
 80037bc:	f003 0304 	and.w	r3, r3, #4
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d010      	beq.n	80037e6 <HAL_RCC_OscConfig+0x5a6>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80037c4:	4b7a      	ldr	r3, [pc, #488]	@ (80039b0 <HAL_RCC_OscConfig+0x770>)
 80037c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80037ca:	4a79      	ldr	r2, [pc, #484]	@ (80039b0 <HAL_RCC_OscConfig+0x770>)
 80037cc:	f043 0304 	orr.w	r3, r3, #4
 80037d0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80037d4:	4b76      	ldr	r3, [pc, #472]	@ (80039b0 <HAL_RCC_OscConfig+0x770>)
 80037d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80037da:	4a75      	ldr	r2, [pc, #468]	@ (80039b0 <HAL_RCC_OscConfig+0x770>)
 80037dc:	f043 0301 	orr.w	r3, r3, #1
 80037e0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80037e4:	e018      	b.n	8003818 <HAL_RCC_OscConfig+0x5d8>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80037e6:	4b72      	ldr	r3, [pc, #456]	@ (80039b0 <HAL_RCC_OscConfig+0x770>)
 80037e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80037ec:	4a70      	ldr	r2, [pc, #448]	@ (80039b0 <HAL_RCC_OscConfig+0x770>)
 80037ee:	f043 0301 	orr.w	r3, r3, #1
 80037f2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80037f6:	e00f      	b.n	8003818 <HAL_RCC_OscConfig+0x5d8>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80037f8:	4b6d      	ldr	r3, [pc, #436]	@ (80039b0 <HAL_RCC_OscConfig+0x770>)
 80037fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80037fe:	4a6c      	ldr	r2, [pc, #432]	@ (80039b0 <HAL_RCC_OscConfig+0x770>)
 8003800:	f023 0301 	bic.w	r3, r3, #1
 8003804:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8003808:	4b69      	ldr	r3, [pc, #420]	@ (80039b0 <HAL_RCC_OscConfig+0x770>)
 800380a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800380e:	4a68      	ldr	r2, [pc, #416]	@ (80039b0 <HAL_RCC_OscConfig+0x770>)
 8003810:	f023 0304 	bic.w	r3, r3, #4
 8003814:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	689b      	ldr	r3, [r3, #8]
 800381c:	2b00      	cmp	r3, #0
 800381e:	d016      	beq.n	800384e <HAL_RCC_OscConfig+0x60e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003820:	f7fd fb82 	bl	8000f28 <HAL_GetTick>
 8003824:	61b8      	str	r0, [r7, #24]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003826:	e00a      	b.n	800383e <HAL_RCC_OscConfig+0x5fe>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003828:	f7fd fb7e 	bl	8000f28 <HAL_GetTick>
 800382c:	4602      	mov	r2, r0
 800382e:	69bb      	ldr	r3, [r7, #24]
 8003830:	1ad3      	subs	r3, r2, r3
 8003832:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003836:	4293      	cmp	r3, r2
 8003838:	d901      	bls.n	800383e <HAL_RCC_OscConfig+0x5fe>
        {
          return HAL_TIMEOUT;
 800383a:	2303      	movs	r3, #3
 800383c:	e159      	b.n	8003af2 <HAL_RCC_OscConfig+0x8b2>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800383e:	4b5c      	ldr	r3, [pc, #368]	@ (80039b0 <HAL_RCC_OscConfig+0x770>)
 8003840:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003844:	f003 0302 	and.w	r3, r3, #2
 8003848:	2b00      	cmp	r3, #0
 800384a:	d0ed      	beq.n	8003828 <HAL_RCC_OscConfig+0x5e8>
 800384c:	e01d      	b.n	800388a <HAL_RCC_OscConfig+0x64a>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800384e:	f7fd fb6b 	bl	8000f28 <HAL_GetTick>
 8003852:	61b8      	str	r0, [r7, #24]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003854:	e00a      	b.n	800386c <HAL_RCC_OscConfig+0x62c>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003856:	f7fd fb67 	bl	8000f28 <HAL_GetTick>
 800385a:	4602      	mov	r2, r0
 800385c:	69bb      	ldr	r3, [r7, #24]
 800385e:	1ad3      	subs	r3, r2, r3
 8003860:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003864:	4293      	cmp	r3, r2
 8003866:	d901      	bls.n	800386c <HAL_RCC_OscConfig+0x62c>
        {
          return HAL_TIMEOUT;
 8003868:	2303      	movs	r3, #3
 800386a:	e142      	b.n	8003af2 <HAL_RCC_OscConfig+0x8b2>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800386c:	4b50      	ldr	r3, [pc, #320]	@ (80039b0 <HAL_RCC_OscConfig+0x770>)
 800386e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003872:	f003 0302 	and.w	r3, r3, #2
 8003876:	2b00      	cmp	r3, #0
 8003878:	d1ed      	bne.n	8003856 <HAL_RCC_OscConfig+0x616>
        }
      }

#if defined(RCC_BDCR_LSESYSDIS)
      /* By default, stop disabling LSE propagation */
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
 800387a:	4b4d      	ldr	r3, [pc, #308]	@ (80039b0 <HAL_RCC_OscConfig+0x770>)
 800387c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003880:	4a4b      	ldr	r2, [pc, #300]	@ (80039b0 <HAL_RCC_OscConfig+0x770>)
 8003882:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003886:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800388a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800388e:	2b01      	cmp	r3, #1
 8003890:	d105      	bne.n	800389e <HAL_RCC_OscConfig+0x65e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003892:	4b47      	ldr	r3, [pc, #284]	@ (80039b0 <HAL_RCC_OscConfig+0x770>)
 8003894:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003896:	4a46      	ldr	r2, [pc, #280]	@ (80039b0 <HAL_RCC_OscConfig+0x770>)
 8003898:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800389c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	f003 0320 	and.w	r3, r3, #32
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d03c      	beq.n	8003924 <HAL_RCC_OscConfig+0x6e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d01c      	beq.n	80038ec <HAL_RCC_OscConfig+0x6ac>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80038b2:	4b3f      	ldr	r3, [pc, #252]	@ (80039b0 <HAL_RCC_OscConfig+0x770>)
 80038b4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80038b8:	4a3d      	ldr	r2, [pc, #244]	@ (80039b0 <HAL_RCC_OscConfig+0x770>)
 80038ba:	f043 0301 	orr.w	r3, r3, #1
 80038be:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80038c2:	f7fd fb31 	bl	8000f28 <HAL_GetTick>
 80038c6:	61b8      	str	r0, [r7, #24]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80038c8:	e008      	b.n	80038dc <HAL_RCC_OscConfig+0x69c>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80038ca:	f7fd fb2d 	bl	8000f28 <HAL_GetTick>
 80038ce:	4602      	mov	r2, r0
 80038d0:	69bb      	ldr	r3, [r7, #24]
 80038d2:	1ad3      	subs	r3, r2, r3
 80038d4:	2b02      	cmp	r3, #2
 80038d6:	d901      	bls.n	80038dc <HAL_RCC_OscConfig+0x69c>
        {
          return HAL_TIMEOUT;
 80038d8:	2303      	movs	r3, #3
 80038da:	e10a      	b.n	8003af2 <HAL_RCC_OscConfig+0x8b2>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80038dc:	4b34      	ldr	r3, [pc, #208]	@ (80039b0 <HAL_RCC_OscConfig+0x770>)
 80038de:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80038e2:	f003 0302 	and.w	r3, r3, #2
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d0ef      	beq.n	80038ca <HAL_RCC_OscConfig+0x68a>
 80038ea:	e01b      	b.n	8003924 <HAL_RCC_OscConfig+0x6e4>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80038ec:	4b30      	ldr	r3, [pc, #192]	@ (80039b0 <HAL_RCC_OscConfig+0x770>)
 80038ee:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80038f2:	4a2f      	ldr	r2, [pc, #188]	@ (80039b0 <HAL_RCC_OscConfig+0x770>)
 80038f4:	f023 0301 	bic.w	r3, r3, #1
 80038f8:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80038fc:	f7fd fb14 	bl	8000f28 <HAL_GetTick>
 8003900:	61b8      	str	r0, [r7, #24]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003902:	e008      	b.n	8003916 <HAL_RCC_OscConfig+0x6d6>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003904:	f7fd fb10 	bl	8000f28 <HAL_GetTick>
 8003908:	4602      	mov	r2, r0
 800390a:	69bb      	ldr	r3, [r7, #24]
 800390c:	1ad3      	subs	r3, r2, r3
 800390e:	2b02      	cmp	r3, #2
 8003910:	d901      	bls.n	8003916 <HAL_RCC_OscConfig+0x6d6>
        {
          return HAL_TIMEOUT;
 8003912:	2303      	movs	r3, #3
 8003914:	e0ed      	b.n	8003af2 <HAL_RCC_OscConfig+0x8b2>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003916:	4b26      	ldr	r3, [pc, #152]	@ (80039b0 <HAL_RCC_OscConfig+0x770>)
 8003918:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800391c:	f003 0302 	and.w	r3, r3, #2
 8003920:	2b00      	cmp	r3, #0
 8003922:	d1ef      	bne.n	8003904 <HAL_RCC_OscConfig+0x6c4>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003928:	2b00      	cmp	r3, #0
 800392a:	f000 80e1 	beq.w	8003af0 <HAL_RCC_OscConfig+0x8b0>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003932:	2b02      	cmp	r3, #2
 8003934:	f040 80b5 	bne.w	8003aa2 <HAL_RCC_OscConfig+0x862>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003938:	4b1d      	ldr	r3, [pc, #116]	@ (80039b0 <HAL_RCC_OscConfig+0x770>)
 800393a:	68db      	ldr	r3, [r3, #12]
 800393c:	61fb      	str	r3, [r7, #28]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800393e:	69fb      	ldr	r3, [r7, #28]
 8003940:	f003 0203 	and.w	r2, r3, #3
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003948:	429a      	cmp	r2, r3
 800394a:	d124      	bne.n	8003996 <HAL_RCC_OscConfig+0x756>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800394c:	69fb      	ldr	r3, [r7, #28]
 800394e:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003956:	3b01      	subs	r3, #1
 8003958:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800395a:	429a      	cmp	r2, r3
 800395c:	d11b      	bne.n	8003996 <HAL_RCC_OscConfig+0x756>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800395e:	69fb      	ldr	r3, [r7, #28]
 8003960:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003968:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800396a:	429a      	cmp	r2, r3
 800396c:	d113      	bne.n	8003996 <HAL_RCC_OscConfig+0x756>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800396e:	69fb      	ldr	r3, [r7, #28]
 8003970:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003978:	085b      	lsrs	r3, r3, #1
 800397a:	3b01      	subs	r3, #1
 800397c:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800397e:	429a      	cmp	r2, r3
 8003980:	d109      	bne.n	8003996 <HAL_RCC_OscConfig+0x756>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003982:	69fb      	ldr	r3, [r7, #28]
 8003984:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800398c:	085b      	lsrs	r3, r3, #1
 800398e:	3b01      	subs	r3, #1
 8003990:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003992:	429a      	cmp	r2, r3
 8003994:	d05f      	beq.n	8003a56 <HAL_RCC_OscConfig+0x816>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003996:	6a3b      	ldr	r3, [r7, #32]
 8003998:	2b0c      	cmp	r3, #12
 800399a:	d05a      	beq.n	8003a52 <HAL_RCC_OscConfig+0x812>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800399c:	4b04      	ldr	r3, [pc, #16]	@ (80039b0 <HAL_RCC_OscConfig+0x770>)
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	4a03      	ldr	r2, [pc, #12]	@ (80039b0 <HAL_RCC_OscConfig+0x770>)
 80039a2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80039a6:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80039a8:	f7fd fabe 	bl	8000f28 <HAL_GetTick>
 80039ac:	61b8      	str	r0, [r7, #24]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80039ae:	e00c      	b.n	80039ca <HAL_RCC_OscConfig+0x78a>
 80039b0:	40021000 	.word	0x40021000
 80039b4:	40007000 	.word	0x40007000
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80039b8:	f7fd fab6 	bl	8000f28 <HAL_GetTick>
 80039bc:	4602      	mov	r2, r0
 80039be:	69bb      	ldr	r3, [r7, #24]
 80039c0:	1ad3      	subs	r3, r2, r3
 80039c2:	2b02      	cmp	r3, #2
 80039c4:	d901      	bls.n	80039ca <HAL_RCC_OscConfig+0x78a>
              {
                return HAL_TIMEOUT;
 80039c6:	2303      	movs	r3, #3
 80039c8:	e093      	b.n	8003af2 <HAL_RCC_OscConfig+0x8b2>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80039ca:	4b4c      	ldr	r3, [pc, #304]	@ (8003afc <HAL_RCC_OscConfig+0x8bc>)
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d1f0      	bne.n	80039b8 <HAL_RCC_OscConfig+0x778>
                                 RCC_OscInitStruct->PLL.PLLN,
                                 RCC_OscInitStruct->PLL.PLLP,
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#else
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80039d6:	4b49      	ldr	r3, [pc, #292]	@ (8003afc <HAL_RCC_OscConfig+0x8bc>)
 80039d8:	68da      	ldr	r2, [r3, #12]
 80039da:	4b49      	ldr	r3, [pc, #292]	@ (8003b00 <HAL_RCC_OscConfig+0x8c0>)
 80039dc:	4013      	ands	r3, r2
 80039de:	687a      	ldr	r2, [r7, #4]
 80039e0:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 80039e2:	687a      	ldr	r2, [r7, #4]
 80039e4:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80039e6:	3a01      	subs	r2, #1
 80039e8:	0112      	lsls	r2, r2, #4
 80039ea:	4311      	orrs	r1, r2
 80039ec:	687a      	ldr	r2, [r7, #4]
 80039ee:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80039f0:	0212      	lsls	r2, r2, #8
 80039f2:	4311      	orrs	r1, r2
 80039f4:	687a      	ldr	r2, [r7, #4]
 80039f6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80039f8:	0852      	lsrs	r2, r2, #1
 80039fa:	3a01      	subs	r2, #1
 80039fc:	0552      	lsls	r2, r2, #21
 80039fe:	4311      	orrs	r1, r2
 8003a00:	687a      	ldr	r2, [r7, #4]
 8003a02:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8003a04:	0852      	lsrs	r2, r2, #1
 8003a06:	3a01      	subs	r2, #1
 8003a08:	0652      	lsls	r2, r2, #25
 8003a0a:	430a      	orrs	r2, r1
 8003a0c:	493b      	ldr	r1, [pc, #236]	@ (8003afc <HAL_RCC_OscConfig+0x8bc>)
 8003a0e:	4313      	orrs	r3, r2
 8003a10:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003a12:	4b3a      	ldr	r3, [pc, #232]	@ (8003afc <HAL_RCC_OscConfig+0x8bc>)
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	4a39      	ldr	r2, [pc, #228]	@ (8003afc <HAL_RCC_OscConfig+0x8bc>)
 8003a18:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003a1c:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003a1e:	4b37      	ldr	r3, [pc, #220]	@ (8003afc <HAL_RCC_OscConfig+0x8bc>)
 8003a20:	68db      	ldr	r3, [r3, #12]
 8003a22:	4a36      	ldr	r2, [pc, #216]	@ (8003afc <HAL_RCC_OscConfig+0x8bc>)
 8003a24:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003a28:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003a2a:	f7fd fa7d 	bl	8000f28 <HAL_GetTick>
 8003a2e:	61b8      	str	r0, [r7, #24]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003a30:	e008      	b.n	8003a44 <HAL_RCC_OscConfig+0x804>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a32:	f7fd fa79 	bl	8000f28 <HAL_GetTick>
 8003a36:	4602      	mov	r2, r0
 8003a38:	69bb      	ldr	r3, [r7, #24]
 8003a3a:	1ad3      	subs	r3, r2, r3
 8003a3c:	2b02      	cmp	r3, #2
 8003a3e:	d901      	bls.n	8003a44 <HAL_RCC_OscConfig+0x804>
              {
                return HAL_TIMEOUT;
 8003a40:	2303      	movs	r3, #3
 8003a42:	e056      	b.n	8003af2 <HAL_RCC_OscConfig+0x8b2>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003a44:	4b2d      	ldr	r3, [pc, #180]	@ (8003afc <HAL_RCC_OscConfig+0x8bc>)
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d0f0      	beq.n	8003a32 <HAL_RCC_OscConfig+0x7f2>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003a50:	e04e      	b.n	8003af0 <HAL_RCC_OscConfig+0x8b0>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003a52:	2301      	movs	r3, #1
 8003a54:	e04d      	b.n	8003af2 <HAL_RCC_OscConfig+0x8b2>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003a56:	4b29      	ldr	r3, [pc, #164]	@ (8003afc <HAL_RCC_OscConfig+0x8bc>)
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d146      	bne.n	8003af0 <HAL_RCC_OscConfig+0x8b0>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003a62:	4b26      	ldr	r3, [pc, #152]	@ (8003afc <HAL_RCC_OscConfig+0x8bc>)
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	4a25      	ldr	r2, [pc, #148]	@ (8003afc <HAL_RCC_OscConfig+0x8bc>)
 8003a68:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003a6c:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003a6e:	4b23      	ldr	r3, [pc, #140]	@ (8003afc <HAL_RCC_OscConfig+0x8bc>)
 8003a70:	68db      	ldr	r3, [r3, #12]
 8003a72:	4a22      	ldr	r2, [pc, #136]	@ (8003afc <HAL_RCC_OscConfig+0x8bc>)
 8003a74:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003a78:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003a7a:	f7fd fa55 	bl	8000f28 <HAL_GetTick>
 8003a7e:	61b8      	str	r0, [r7, #24]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003a80:	e008      	b.n	8003a94 <HAL_RCC_OscConfig+0x854>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a82:	f7fd fa51 	bl	8000f28 <HAL_GetTick>
 8003a86:	4602      	mov	r2, r0
 8003a88:	69bb      	ldr	r3, [r7, #24]
 8003a8a:	1ad3      	subs	r3, r2, r3
 8003a8c:	2b02      	cmp	r3, #2
 8003a8e:	d901      	bls.n	8003a94 <HAL_RCC_OscConfig+0x854>
            {
              return HAL_TIMEOUT;
 8003a90:	2303      	movs	r3, #3
 8003a92:	e02e      	b.n	8003af2 <HAL_RCC_OscConfig+0x8b2>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003a94:	4b19      	ldr	r3, [pc, #100]	@ (8003afc <HAL_RCC_OscConfig+0x8bc>)
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d0f0      	beq.n	8003a82 <HAL_RCC_OscConfig+0x842>
 8003aa0:	e026      	b.n	8003af0 <HAL_RCC_OscConfig+0x8b0>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003aa2:	6a3b      	ldr	r3, [r7, #32]
 8003aa4:	2b0c      	cmp	r3, #12
 8003aa6:	d021      	beq.n	8003aec <HAL_RCC_OscConfig+0x8ac>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003aa8:	4b14      	ldr	r3, [pc, #80]	@ (8003afc <HAL_RCC_OscConfig+0x8bc>)
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	4a13      	ldr	r2, [pc, #76]	@ (8003afc <HAL_RCC_OscConfig+0x8bc>)
 8003aae:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003ab2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ab4:	f7fd fa38 	bl	8000f28 <HAL_GetTick>
 8003ab8:	61b8      	str	r0, [r7, #24]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003aba:	e008      	b.n	8003ace <HAL_RCC_OscConfig+0x88e>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003abc:	f7fd fa34 	bl	8000f28 <HAL_GetTick>
 8003ac0:	4602      	mov	r2, r0
 8003ac2:	69bb      	ldr	r3, [r7, #24]
 8003ac4:	1ad3      	subs	r3, r2, r3
 8003ac6:	2b02      	cmp	r3, #2
 8003ac8:	d901      	bls.n	8003ace <HAL_RCC_OscConfig+0x88e>
          {
            return HAL_TIMEOUT;
 8003aca:	2303      	movs	r3, #3
 8003acc:	e011      	b.n	8003af2 <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003ace:	4b0b      	ldr	r3, [pc, #44]	@ (8003afc <HAL_RCC_OscConfig+0x8bc>)
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d1f0      	bne.n	8003abc <HAL_RCC_OscConfig+0x87c>
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
#else
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
 8003ada:	4b08      	ldr	r3, [pc, #32]	@ (8003afc <HAL_RCC_OscConfig+0x8bc>)
 8003adc:	68db      	ldr	r3, [r3, #12]
 8003ade:	4a07      	ldr	r2, [pc, #28]	@ (8003afc <HAL_RCC_OscConfig+0x8bc>)
 8003ae0:	f023 7388 	bic.w	r3, r3, #17825792	@ 0x1100000
 8003ae4:	f023 0303 	bic.w	r3, r3, #3
 8003ae8:	60d3      	str	r3, [r2, #12]
 8003aea:	e001      	b.n	8003af0 <HAL_RCC_OscConfig+0x8b0>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003aec:	2301      	movs	r3, #1
 8003aee:	e000      	b.n	8003af2 <HAL_RCC_OscConfig+0x8b2>
      }
    }
  }
  return HAL_OK;
 8003af0:	2300      	movs	r3, #0
}
 8003af2:	4618      	mov	r0, r3
 8003af4:	3728      	adds	r7, #40	@ 0x28
 8003af6:	46bd      	mov	sp, r7
 8003af8:	bd80      	pop	{r7, pc}
 8003afa:	bf00      	nop
 8003afc:	40021000 	.word	0x40021000
 8003b00:	f99f808c 	.word	0xf99f808c

08003b04 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003b04:	b580      	push	{r7, lr}
 8003b06:	b084      	sub	sp, #16
 8003b08:	af00      	add	r7, sp, #0
 8003b0a:	6078      	str	r0, [r7, #4]
 8003b0c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d101      	bne.n	8003b18 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003b14:	2301      	movs	r3, #1
 8003b16:	e0e7      	b.n	8003ce8 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003b18:	4b75      	ldr	r3, [pc, #468]	@ (8003cf0 <HAL_RCC_ClockConfig+0x1ec>)
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	f003 0307 	and.w	r3, r3, #7
 8003b20:	683a      	ldr	r2, [r7, #0]
 8003b22:	429a      	cmp	r2, r3
 8003b24:	d910      	bls.n	8003b48 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b26:	4b72      	ldr	r3, [pc, #456]	@ (8003cf0 <HAL_RCC_ClockConfig+0x1ec>)
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	f023 0207 	bic.w	r2, r3, #7
 8003b2e:	4970      	ldr	r1, [pc, #448]	@ (8003cf0 <HAL_RCC_ClockConfig+0x1ec>)
 8003b30:	683b      	ldr	r3, [r7, #0]
 8003b32:	4313      	orrs	r3, r2
 8003b34:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b36:	4b6e      	ldr	r3, [pc, #440]	@ (8003cf0 <HAL_RCC_ClockConfig+0x1ec>)
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	f003 0307 	and.w	r3, r3, #7
 8003b3e:	683a      	ldr	r2, [r7, #0]
 8003b40:	429a      	cmp	r2, r3
 8003b42:	d001      	beq.n	8003b48 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003b44:	2301      	movs	r3, #1
 8003b46:	e0cf      	b.n	8003ce8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	f003 0302 	and.w	r3, r3, #2
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d010      	beq.n	8003b76 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	689a      	ldr	r2, [r3, #8]
 8003b58:	4b66      	ldr	r3, [pc, #408]	@ (8003cf4 <HAL_RCC_ClockConfig+0x1f0>)
 8003b5a:	689b      	ldr	r3, [r3, #8]
 8003b5c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003b60:	429a      	cmp	r2, r3
 8003b62:	d908      	bls.n	8003b76 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003b64:	4b63      	ldr	r3, [pc, #396]	@ (8003cf4 <HAL_RCC_ClockConfig+0x1f0>)
 8003b66:	689b      	ldr	r3, [r3, #8]
 8003b68:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	689b      	ldr	r3, [r3, #8]
 8003b70:	4960      	ldr	r1, [pc, #384]	@ (8003cf4 <HAL_RCC_ClockConfig+0x1f0>)
 8003b72:	4313      	orrs	r3, r2
 8003b74:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	f003 0301 	and.w	r3, r3, #1
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d04c      	beq.n	8003c1c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	685b      	ldr	r3, [r3, #4]
 8003b86:	2b03      	cmp	r3, #3
 8003b88:	d107      	bne.n	8003b9a <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003b8a:	4b5a      	ldr	r3, [pc, #360]	@ (8003cf4 <HAL_RCC_ClockConfig+0x1f0>)
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d121      	bne.n	8003bda <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8003b96:	2301      	movs	r3, #1
 8003b98:	e0a6      	b.n	8003ce8 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	685b      	ldr	r3, [r3, #4]
 8003b9e:	2b02      	cmp	r3, #2
 8003ba0:	d107      	bne.n	8003bb2 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003ba2:	4b54      	ldr	r3, [pc, #336]	@ (8003cf4 <HAL_RCC_ClockConfig+0x1f0>)
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d115      	bne.n	8003bda <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003bae:	2301      	movs	r3, #1
 8003bb0:	e09a      	b.n	8003ce8 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	685b      	ldr	r3, [r3, #4]
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d107      	bne.n	8003bca <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003bba:	4b4e      	ldr	r3, [pc, #312]	@ (8003cf4 <HAL_RCC_ClockConfig+0x1f0>)
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	f003 0302 	and.w	r3, r3, #2
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d109      	bne.n	8003bda <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003bc6:	2301      	movs	r3, #1
 8003bc8:	e08e      	b.n	8003ce8 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003bca:	4b4a      	ldr	r3, [pc, #296]	@ (8003cf4 <HAL_RCC_ClockConfig+0x1f0>)
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d101      	bne.n	8003bda <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003bd6:	2301      	movs	r3, #1
 8003bd8:	e086      	b.n	8003ce8 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003bda:	4b46      	ldr	r3, [pc, #280]	@ (8003cf4 <HAL_RCC_ClockConfig+0x1f0>)
 8003bdc:	689b      	ldr	r3, [r3, #8]
 8003bde:	f023 0203 	bic.w	r2, r3, #3
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	685b      	ldr	r3, [r3, #4]
 8003be6:	4943      	ldr	r1, [pc, #268]	@ (8003cf4 <HAL_RCC_ClockConfig+0x1f0>)
 8003be8:	4313      	orrs	r3, r2
 8003bea:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003bec:	f7fd f99c 	bl	8000f28 <HAL_GetTick>
 8003bf0:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003bf2:	e00a      	b.n	8003c0a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003bf4:	f7fd f998 	bl	8000f28 <HAL_GetTick>
 8003bf8:	4602      	mov	r2, r0
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	1ad3      	subs	r3, r2, r3
 8003bfe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c02:	4293      	cmp	r3, r2
 8003c04:	d901      	bls.n	8003c0a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8003c06:	2303      	movs	r3, #3
 8003c08:	e06e      	b.n	8003ce8 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003c0a:	4b3a      	ldr	r3, [pc, #232]	@ (8003cf4 <HAL_RCC_ClockConfig+0x1f0>)
 8003c0c:	689b      	ldr	r3, [r3, #8]
 8003c0e:	f003 020c 	and.w	r2, r3, #12
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	685b      	ldr	r3, [r3, #4]
 8003c16:	009b      	lsls	r3, r3, #2
 8003c18:	429a      	cmp	r2, r3
 8003c1a:	d1eb      	bne.n	8003bf4 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	f003 0302 	and.w	r3, r3, #2
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d010      	beq.n	8003c4a <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	689a      	ldr	r2, [r3, #8]
 8003c2c:	4b31      	ldr	r3, [pc, #196]	@ (8003cf4 <HAL_RCC_ClockConfig+0x1f0>)
 8003c2e:	689b      	ldr	r3, [r3, #8]
 8003c30:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003c34:	429a      	cmp	r2, r3
 8003c36:	d208      	bcs.n	8003c4a <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003c38:	4b2e      	ldr	r3, [pc, #184]	@ (8003cf4 <HAL_RCC_ClockConfig+0x1f0>)
 8003c3a:	689b      	ldr	r3, [r3, #8]
 8003c3c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	689b      	ldr	r3, [r3, #8]
 8003c44:	492b      	ldr	r1, [pc, #172]	@ (8003cf4 <HAL_RCC_ClockConfig+0x1f0>)
 8003c46:	4313      	orrs	r3, r2
 8003c48:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003c4a:	4b29      	ldr	r3, [pc, #164]	@ (8003cf0 <HAL_RCC_ClockConfig+0x1ec>)
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	f003 0307 	and.w	r3, r3, #7
 8003c52:	683a      	ldr	r2, [r7, #0]
 8003c54:	429a      	cmp	r2, r3
 8003c56:	d210      	bcs.n	8003c7a <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003c58:	4b25      	ldr	r3, [pc, #148]	@ (8003cf0 <HAL_RCC_ClockConfig+0x1ec>)
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	f023 0207 	bic.w	r2, r3, #7
 8003c60:	4923      	ldr	r1, [pc, #140]	@ (8003cf0 <HAL_RCC_ClockConfig+0x1ec>)
 8003c62:	683b      	ldr	r3, [r7, #0]
 8003c64:	4313      	orrs	r3, r2
 8003c66:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003c68:	4b21      	ldr	r3, [pc, #132]	@ (8003cf0 <HAL_RCC_ClockConfig+0x1ec>)
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	f003 0307 	and.w	r3, r3, #7
 8003c70:	683a      	ldr	r2, [r7, #0]
 8003c72:	429a      	cmp	r2, r3
 8003c74:	d001      	beq.n	8003c7a <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8003c76:	2301      	movs	r3, #1
 8003c78:	e036      	b.n	8003ce8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	f003 0304 	and.w	r3, r3, #4
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d008      	beq.n	8003c98 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003c86:	4b1b      	ldr	r3, [pc, #108]	@ (8003cf4 <HAL_RCC_ClockConfig+0x1f0>)
 8003c88:	689b      	ldr	r3, [r3, #8]
 8003c8a:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	68db      	ldr	r3, [r3, #12]
 8003c92:	4918      	ldr	r1, [pc, #96]	@ (8003cf4 <HAL_RCC_ClockConfig+0x1f0>)
 8003c94:	4313      	orrs	r3, r2
 8003c96:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	f003 0308 	and.w	r3, r3, #8
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d009      	beq.n	8003cb8 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003ca4:	4b13      	ldr	r3, [pc, #76]	@ (8003cf4 <HAL_RCC_ClockConfig+0x1f0>)
 8003ca6:	689b      	ldr	r3, [r3, #8]
 8003ca8:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	691b      	ldr	r3, [r3, #16]
 8003cb0:	00db      	lsls	r3, r3, #3
 8003cb2:	4910      	ldr	r1, [pc, #64]	@ (8003cf4 <HAL_RCC_ClockConfig+0x1f0>)
 8003cb4:	4313      	orrs	r3, r2
 8003cb6:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003cb8:	f000 f824 	bl	8003d04 <HAL_RCC_GetSysClockFreq>
 8003cbc:	4602      	mov	r2, r0
 8003cbe:	4b0d      	ldr	r3, [pc, #52]	@ (8003cf4 <HAL_RCC_ClockConfig+0x1f0>)
 8003cc0:	689b      	ldr	r3, [r3, #8]
 8003cc2:	091b      	lsrs	r3, r3, #4
 8003cc4:	f003 030f 	and.w	r3, r3, #15
 8003cc8:	490b      	ldr	r1, [pc, #44]	@ (8003cf8 <HAL_RCC_ClockConfig+0x1f4>)
 8003cca:	5ccb      	ldrb	r3, [r1, r3]
 8003ccc:	f003 031f 	and.w	r3, r3, #31
 8003cd0:	fa22 f303 	lsr.w	r3, r2, r3
 8003cd4:	4a09      	ldr	r2, [pc, #36]	@ (8003cfc <HAL_RCC_ClockConfig+0x1f8>)
 8003cd6:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003cd8:	4b09      	ldr	r3, [pc, #36]	@ (8003d00 <HAL_RCC_ClockConfig+0x1fc>)
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	4618      	mov	r0, r3
 8003cde:	f7fd f8d3 	bl	8000e88 <HAL_InitTick>
 8003ce2:	4603      	mov	r3, r0
 8003ce4:	72fb      	strb	r3, [r7, #11]

  return status;
 8003ce6:	7afb      	ldrb	r3, [r7, #11]
}
 8003ce8:	4618      	mov	r0, r3
 8003cea:	3710      	adds	r7, #16
 8003cec:	46bd      	mov	sp, r7
 8003cee:	bd80      	pop	{r7, pc}
 8003cf0:	40022000 	.word	0x40022000
 8003cf4:	40021000 	.word	0x40021000
 8003cf8:	08008a20 	.word	0x08008a20
 8003cfc:	20000000 	.word	0x20000000
 8003d00:	20000004 	.word	0x20000004

08003d04 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003d04:	b480      	push	{r7}
 8003d06:	b089      	sub	sp, #36	@ 0x24
 8003d08:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003d0a:	2300      	movs	r3, #0
 8003d0c:	61fb      	str	r3, [r7, #28]
 8003d0e:	2300      	movs	r3, #0
 8003d10:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003d12:	4b3e      	ldr	r3, [pc, #248]	@ (8003e0c <HAL_RCC_GetSysClockFreq+0x108>)
 8003d14:	689b      	ldr	r3, [r3, #8]
 8003d16:	f003 030c 	and.w	r3, r3, #12
 8003d1a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003d1c:	4b3b      	ldr	r3, [pc, #236]	@ (8003e0c <HAL_RCC_GetSysClockFreq+0x108>)
 8003d1e:	68db      	ldr	r3, [r3, #12]
 8003d20:	f003 0303 	and.w	r3, r3, #3
 8003d24:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003d26:	693b      	ldr	r3, [r7, #16]
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d005      	beq.n	8003d38 <HAL_RCC_GetSysClockFreq+0x34>
 8003d2c:	693b      	ldr	r3, [r7, #16]
 8003d2e:	2b0c      	cmp	r3, #12
 8003d30:	d121      	bne.n	8003d76 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	2b01      	cmp	r3, #1
 8003d36:	d11e      	bne.n	8003d76 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003d38:	4b34      	ldr	r3, [pc, #208]	@ (8003e0c <HAL_RCC_GetSysClockFreq+0x108>)
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	f003 0308 	and.w	r3, r3, #8
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d107      	bne.n	8003d54 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003d44:	4b31      	ldr	r3, [pc, #196]	@ (8003e0c <HAL_RCC_GetSysClockFreq+0x108>)
 8003d46:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003d4a:	0a1b      	lsrs	r3, r3, #8
 8003d4c:	f003 030f 	and.w	r3, r3, #15
 8003d50:	61fb      	str	r3, [r7, #28]
 8003d52:	e005      	b.n	8003d60 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003d54:	4b2d      	ldr	r3, [pc, #180]	@ (8003e0c <HAL_RCC_GetSysClockFreq+0x108>)
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	091b      	lsrs	r3, r3, #4
 8003d5a:	f003 030f 	and.w	r3, r3, #15
 8003d5e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003d60:	4a2b      	ldr	r2, [pc, #172]	@ (8003e10 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003d62:	69fb      	ldr	r3, [r7, #28]
 8003d64:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003d68:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003d6a:	693b      	ldr	r3, [r7, #16]
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d10d      	bne.n	8003d8c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003d70:	69fb      	ldr	r3, [r7, #28]
 8003d72:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003d74:	e00a      	b.n	8003d8c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003d76:	693b      	ldr	r3, [r7, #16]
 8003d78:	2b04      	cmp	r3, #4
 8003d7a:	d102      	bne.n	8003d82 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003d7c:	4b25      	ldr	r3, [pc, #148]	@ (8003e14 <HAL_RCC_GetSysClockFreq+0x110>)
 8003d7e:	61bb      	str	r3, [r7, #24]
 8003d80:	e004      	b.n	8003d8c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003d82:	693b      	ldr	r3, [r7, #16]
 8003d84:	2b08      	cmp	r3, #8
 8003d86:	d101      	bne.n	8003d8c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003d88:	4b23      	ldr	r3, [pc, #140]	@ (8003e18 <HAL_RCC_GetSysClockFreq+0x114>)
 8003d8a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003d8c:	693b      	ldr	r3, [r7, #16]
 8003d8e:	2b0c      	cmp	r3, #12
 8003d90:	d134      	bne.n	8003dfc <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003d92:	4b1e      	ldr	r3, [pc, #120]	@ (8003e0c <HAL_RCC_GetSysClockFreq+0x108>)
 8003d94:	68db      	ldr	r3, [r3, #12]
 8003d96:	f003 0303 	and.w	r3, r3, #3
 8003d9a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003d9c:	68bb      	ldr	r3, [r7, #8]
 8003d9e:	2b02      	cmp	r3, #2
 8003da0:	d003      	beq.n	8003daa <HAL_RCC_GetSysClockFreq+0xa6>
 8003da2:	68bb      	ldr	r3, [r7, #8]
 8003da4:	2b03      	cmp	r3, #3
 8003da6:	d003      	beq.n	8003db0 <HAL_RCC_GetSysClockFreq+0xac>
 8003da8:	e005      	b.n	8003db6 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003daa:	4b1a      	ldr	r3, [pc, #104]	@ (8003e14 <HAL_RCC_GetSysClockFreq+0x110>)
 8003dac:	617b      	str	r3, [r7, #20]
      break;
 8003dae:	e005      	b.n	8003dbc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003db0:	4b19      	ldr	r3, [pc, #100]	@ (8003e18 <HAL_RCC_GetSysClockFreq+0x114>)
 8003db2:	617b      	str	r3, [r7, #20]
      break;
 8003db4:	e002      	b.n	8003dbc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003db6:	69fb      	ldr	r3, [r7, #28]
 8003db8:	617b      	str	r3, [r7, #20]
      break;
 8003dba:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003dbc:	4b13      	ldr	r3, [pc, #76]	@ (8003e0c <HAL_RCC_GetSysClockFreq+0x108>)
 8003dbe:	68db      	ldr	r3, [r3, #12]
 8003dc0:	091b      	lsrs	r3, r3, #4
 8003dc2:	f003 0307 	and.w	r3, r3, #7
 8003dc6:	3301      	adds	r3, #1
 8003dc8:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003dca:	4b10      	ldr	r3, [pc, #64]	@ (8003e0c <HAL_RCC_GetSysClockFreq+0x108>)
 8003dcc:	68db      	ldr	r3, [r3, #12]
 8003dce:	0a1b      	lsrs	r3, r3, #8
 8003dd0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003dd4:	697a      	ldr	r2, [r7, #20]
 8003dd6:	fb03 f202 	mul.w	r2, r3, r2
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	fbb2 f3f3 	udiv	r3, r2, r3
 8003de0:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003de2:	4b0a      	ldr	r3, [pc, #40]	@ (8003e0c <HAL_RCC_GetSysClockFreq+0x108>)
 8003de4:	68db      	ldr	r3, [r3, #12]
 8003de6:	0e5b      	lsrs	r3, r3, #25
 8003de8:	f003 0303 	and.w	r3, r3, #3
 8003dec:	3301      	adds	r3, #1
 8003dee:	005b      	lsls	r3, r3, #1
 8003df0:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003df2:	697a      	ldr	r2, [r7, #20]
 8003df4:	683b      	ldr	r3, [r7, #0]
 8003df6:	fbb2 f3f3 	udiv	r3, r2, r3
 8003dfa:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003dfc:	69bb      	ldr	r3, [r7, #24]
}
 8003dfe:	4618      	mov	r0, r3
 8003e00:	3724      	adds	r7, #36	@ 0x24
 8003e02:	46bd      	mov	sp, r7
 8003e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e08:	4770      	bx	lr
 8003e0a:	bf00      	nop
 8003e0c:	40021000 	.word	0x40021000
 8003e10:	08008a30 	.word	0x08008a30
 8003e14:	00f42400 	.word	0x00f42400
 8003e18:	007a1200 	.word	0x007a1200

08003e1c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003e1c:	b580      	push	{r7, lr}
 8003e1e:	b086      	sub	sp, #24
 8003e20:	af00      	add	r7, sp, #0
 8003e22:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003e24:	2300      	movs	r3, #0
 8003e26:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003e28:	4b2a      	ldr	r3, [pc, #168]	@ (8003ed4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003e2a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e2c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d003      	beq.n	8003e3c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003e34:	f7ff f990 	bl	8003158 <HAL_PWREx_GetVoltageRange>
 8003e38:	6178      	str	r0, [r7, #20]
 8003e3a:	e014      	b.n	8003e66 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003e3c:	4b25      	ldr	r3, [pc, #148]	@ (8003ed4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003e3e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e40:	4a24      	ldr	r2, [pc, #144]	@ (8003ed4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003e42:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003e46:	6593      	str	r3, [r2, #88]	@ 0x58
 8003e48:	4b22      	ldr	r3, [pc, #136]	@ (8003ed4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003e4a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e4c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003e50:	60fb      	str	r3, [r7, #12]
 8003e52:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003e54:	f7ff f980 	bl	8003158 <HAL_PWREx_GetVoltageRange>
 8003e58:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003e5a:	4b1e      	ldr	r3, [pc, #120]	@ (8003ed4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003e5c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e5e:	4a1d      	ldr	r2, [pc, #116]	@ (8003ed4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003e60:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003e64:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003e66:	697b      	ldr	r3, [r7, #20]
 8003e68:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003e6c:	d10b      	bne.n	8003e86 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	2b80      	cmp	r3, #128	@ 0x80
 8003e72:	d919      	bls.n	8003ea8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	2ba0      	cmp	r3, #160	@ 0xa0
 8003e78:	d902      	bls.n	8003e80 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003e7a:	2302      	movs	r3, #2
 8003e7c:	613b      	str	r3, [r7, #16]
 8003e7e:	e013      	b.n	8003ea8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003e80:	2301      	movs	r3, #1
 8003e82:	613b      	str	r3, [r7, #16]
 8003e84:	e010      	b.n	8003ea8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	2b80      	cmp	r3, #128	@ 0x80
 8003e8a:	d902      	bls.n	8003e92 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003e8c:	2303      	movs	r3, #3
 8003e8e:	613b      	str	r3, [r7, #16]
 8003e90:	e00a      	b.n	8003ea8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	2b80      	cmp	r3, #128	@ 0x80
 8003e96:	d102      	bne.n	8003e9e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003e98:	2302      	movs	r3, #2
 8003e9a:	613b      	str	r3, [r7, #16]
 8003e9c:	e004      	b.n	8003ea8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	2b70      	cmp	r3, #112	@ 0x70
 8003ea2:	d101      	bne.n	8003ea8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003ea4:	2301      	movs	r3, #1
 8003ea6:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003ea8:	4b0b      	ldr	r3, [pc, #44]	@ (8003ed8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	f023 0207 	bic.w	r2, r3, #7
 8003eb0:	4909      	ldr	r1, [pc, #36]	@ (8003ed8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003eb2:	693b      	ldr	r3, [r7, #16]
 8003eb4:	4313      	orrs	r3, r2
 8003eb6:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003eb8:	4b07      	ldr	r3, [pc, #28]	@ (8003ed8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	f003 0307 	and.w	r3, r3, #7
 8003ec0:	693a      	ldr	r2, [r7, #16]
 8003ec2:	429a      	cmp	r2, r3
 8003ec4:	d001      	beq.n	8003eca <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8003ec6:	2301      	movs	r3, #1
 8003ec8:	e000      	b.n	8003ecc <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8003eca:	2300      	movs	r3, #0
}
 8003ecc:	4618      	mov	r0, r3
 8003ece:	3718      	adds	r7, #24
 8003ed0:	46bd      	mov	sp, r7
 8003ed2:	bd80      	pop	{r7, pc}
 8003ed4:	40021000 	.word	0x40021000
 8003ed8:	40022000 	.word	0x40022000

08003edc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003edc:	b580      	push	{r7, lr}
 8003ede:	b086      	sub	sp, #24
 8003ee0:	af00      	add	r7, sp, #0
 8003ee2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003ee4:	2300      	movs	r3, #0
 8003ee6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003ee8:	2300      	movs	r3, #0
 8003eea:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	f000 809e 	beq.w	8004036 <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003efa:	2300      	movs	r3, #0
 8003efc:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003efe:	4b46      	ldr	r3, [pc, #280]	@ (8004018 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8003f00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f02:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d101      	bne.n	8003f0e <HAL_RCCEx_PeriphCLKConfig+0x32>
 8003f0a:	2301      	movs	r3, #1
 8003f0c:	e000      	b.n	8003f10 <HAL_RCCEx_PeriphCLKConfig+0x34>
 8003f0e:	2300      	movs	r3, #0
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d00d      	beq.n	8003f30 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003f14:	4b40      	ldr	r3, [pc, #256]	@ (8004018 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8003f16:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f18:	4a3f      	ldr	r2, [pc, #252]	@ (8004018 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8003f1a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003f1e:	6593      	str	r3, [r2, #88]	@ 0x58
 8003f20:	4b3d      	ldr	r3, [pc, #244]	@ (8004018 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8003f22:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f24:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003f28:	60bb      	str	r3, [r7, #8]
 8003f2a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003f2c:	2301      	movs	r3, #1
 8003f2e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003f30:	4b3a      	ldr	r3, [pc, #232]	@ (800401c <HAL_RCCEx_PeriphCLKConfig+0x140>)
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	4a39      	ldr	r2, [pc, #228]	@ (800401c <HAL_RCCEx_PeriphCLKConfig+0x140>)
 8003f36:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003f3a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003f3c:	f7fc fff4 	bl	8000f28 <HAL_GetTick>
 8003f40:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003f42:	e009      	b.n	8003f58 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003f44:	f7fc fff0 	bl	8000f28 <HAL_GetTick>
 8003f48:	4602      	mov	r2, r0
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	1ad3      	subs	r3, r2, r3
 8003f4e:	2b02      	cmp	r3, #2
 8003f50:	d902      	bls.n	8003f58 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      {
        ret = HAL_TIMEOUT;
 8003f52:	2303      	movs	r3, #3
 8003f54:	74fb      	strb	r3, [r7, #19]
        break;
 8003f56:	e005      	b.n	8003f64 <HAL_RCCEx_PeriphCLKConfig+0x88>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003f58:	4b30      	ldr	r3, [pc, #192]	@ (800401c <HAL_RCCEx_PeriphCLKConfig+0x140>)
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d0ef      	beq.n	8003f44 <HAL_RCCEx_PeriphCLKConfig+0x68>
      }
    }

    if(ret == HAL_OK)
 8003f64:	7cfb      	ldrb	r3, [r7, #19]
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d15a      	bne.n	8004020 <HAL_RCCEx_PeriphCLKConfig+0x144>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003f6a:	4b2b      	ldr	r3, [pc, #172]	@ (8004018 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8003f6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f70:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003f74:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003f76:	697b      	ldr	r3, [r7, #20]
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d01e      	beq.n	8003fba <HAL_RCCEx_PeriphCLKConfig+0xde>
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f80:	697a      	ldr	r2, [r7, #20]
 8003f82:	429a      	cmp	r2, r3
 8003f84:	d019      	beq.n	8003fba <HAL_RCCEx_PeriphCLKConfig+0xde>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003f86:	4b24      	ldr	r3, [pc, #144]	@ (8004018 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8003f88:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f8c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003f90:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003f92:	4b21      	ldr	r3, [pc, #132]	@ (8004018 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8003f94:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f98:	4a1f      	ldr	r2, [pc, #124]	@ (8004018 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8003f9a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003f9e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003fa2:	4b1d      	ldr	r3, [pc, #116]	@ (8004018 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8003fa4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003fa8:	4a1b      	ldr	r2, [pc, #108]	@ (8004018 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8003faa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003fae:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003fb2:	4a19      	ldr	r2, [pc, #100]	@ (8004018 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8003fb4:	697b      	ldr	r3, [r7, #20]
 8003fb6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003fba:	697b      	ldr	r3, [r7, #20]
 8003fbc:	f003 0301 	and.w	r3, r3, #1
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d016      	beq.n	8003ff2 <HAL_RCCEx_PeriphCLKConfig+0x116>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003fc4:	f7fc ffb0 	bl	8000f28 <HAL_GetTick>
 8003fc8:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003fca:	e00b      	b.n	8003fe4 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003fcc:	f7fc ffac 	bl	8000f28 <HAL_GetTick>
 8003fd0:	4602      	mov	r2, r0
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	1ad3      	subs	r3, r2, r3
 8003fd6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003fda:	4293      	cmp	r3, r2
 8003fdc:	d902      	bls.n	8003fe4 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            ret = HAL_TIMEOUT;
 8003fde:	2303      	movs	r3, #3
 8003fe0:	74fb      	strb	r3, [r7, #19]
            break;
 8003fe2:	e006      	b.n	8003ff2 <HAL_RCCEx_PeriphCLKConfig+0x116>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003fe4:	4b0c      	ldr	r3, [pc, #48]	@ (8004018 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8003fe6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003fea:	f003 0302 	and.w	r3, r3, #2
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d0ec      	beq.n	8003fcc <HAL_RCCEx_PeriphCLKConfig+0xf0>
          }
        }
      }

      if(ret == HAL_OK)
 8003ff2:	7cfb      	ldrb	r3, [r7, #19]
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d10b      	bne.n	8004010 <HAL_RCCEx_PeriphCLKConfig+0x134>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003ff8:	4b07      	ldr	r3, [pc, #28]	@ (8004018 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8003ffa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ffe:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004006:	4904      	ldr	r1, [pc, #16]	@ (8004018 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8004008:	4313      	orrs	r3, r2
 800400a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800400e:	e009      	b.n	8004024 <HAL_RCCEx_PeriphCLKConfig+0x148>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004010:	7cfb      	ldrb	r3, [r7, #19]
 8004012:	74bb      	strb	r3, [r7, #18]
 8004014:	e006      	b.n	8004024 <HAL_RCCEx_PeriphCLKConfig+0x148>
 8004016:	bf00      	nop
 8004018:	40021000 	.word	0x40021000
 800401c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004020:	7cfb      	ldrb	r3, [r7, #19]
 8004022:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004024:	7c7b      	ldrb	r3, [r7, #17]
 8004026:	2b01      	cmp	r3, #1
 8004028:	d105      	bne.n	8004036 <HAL_RCCEx_PeriphCLKConfig+0x15a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800402a:	4b6e      	ldr	r3, [pc, #440]	@ (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800402c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800402e:	4a6d      	ldr	r2, [pc, #436]	@ (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8004030:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004034:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	f003 0301 	and.w	r3, r3, #1
 800403e:	2b00      	cmp	r3, #0
 8004040:	d00a      	beq.n	8004058 <HAL_RCCEx_PeriphCLKConfig+0x17c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004042:	4b68      	ldr	r3, [pc, #416]	@ (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8004044:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004048:	f023 0203 	bic.w	r2, r3, #3
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	685b      	ldr	r3, [r3, #4]
 8004050:	4964      	ldr	r1, [pc, #400]	@ (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8004052:	4313      	orrs	r3, r2
 8004054:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	f003 0302 	and.w	r3, r3, #2
 8004060:	2b00      	cmp	r3, #0
 8004062:	d00a      	beq.n	800407a <HAL_RCCEx_PeriphCLKConfig+0x19e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004064:	4b5f      	ldr	r3, [pc, #380]	@ (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8004066:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800406a:	f023 020c 	bic.w	r2, r3, #12
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	689b      	ldr	r3, [r3, #8]
 8004072:	495c      	ldr	r1, [pc, #368]	@ (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8004074:	4313      	orrs	r3, r2
 8004076:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	f003 0304 	and.w	r3, r3, #4
 8004082:	2b00      	cmp	r3, #0
 8004084:	d00a      	beq.n	800409c <HAL_RCCEx_PeriphCLKConfig+0x1c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004086:	4b57      	ldr	r3, [pc, #348]	@ (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8004088:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800408c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	68db      	ldr	r3, [r3, #12]
 8004094:	4953      	ldr	r1, [pc, #332]	@ (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8004096:	4313      	orrs	r3, r2
 8004098:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	f003 0320 	and.w	r3, r3, #32
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d00a      	beq.n	80040be <HAL_RCCEx_PeriphCLKConfig+0x1e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80040a8:	4b4e      	ldr	r3, [pc, #312]	@ (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80040aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80040ae:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	691b      	ldr	r3, [r3, #16]
 80040b6:	494b      	ldr	r1, [pc, #300]	@ (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80040b8:	4313      	orrs	r3, r2
 80040ba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d00a      	beq.n	80040e0 <HAL_RCCEx_PeriphCLKConfig+0x204>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80040ca:	4b46      	ldr	r3, [pc, #280]	@ (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80040cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80040d0:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	6a1b      	ldr	r3, [r3, #32]
 80040d8:	4942      	ldr	r1, [pc, #264]	@ (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80040da:	4313      	orrs	r3, r2
 80040dc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d00a      	beq.n	8004102 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80040ec:	4b3d      	ldr	r3, [pc, #244]	@ (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80040ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80040f2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040fa:	493a      	ldr	r1, [pc, #232]	@ (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80040fc:	4313      	orrs	r3, r2
 80040fe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800410a:	2b00      	cmp	r3, #0
 800410c:	d00a      	beq.n	8004124 <HAL_RCCEx_PeriphCLKConfig+0x248>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800410e:	4b35      	ldr	r3, [pc, #212]	@ (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8004110:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004114:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	695b      	ldr	r3, [r3, #20]
 800411c:	4931      	ldr	r1, [pc, #196]	@ (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800411e:	4313      	orrs	r3, r2
 8004120:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800412c:	2b00      	cmp	r3, #0
 800412e:	d00a      	beq.n	8004146 <HAL_RCCEx_PeriphCLKConfig+0x26a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004130:	4b2c      	ldr	r3, [pc, #176]	@ (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8004132:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004136:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	699b      	ldr	r3, [r3, #24]
 800413e:	4929      	ldr	r1, [pc, #164]	@ (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8004140:	4313      	orrs	r3, r2
 8004142:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800414e:	2b00      	cmp	r3, #0
 8004150:	d00a      	beq.n	8004168 <HAL_RCCEx_PeriphCLKConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004152:	4b24      	ldr	r3, [pc, #144]	@ (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8004154:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004158:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	69db      	ldr	r3, [r3, #28]
 8004160:	4920      	ldr	r1, [pc, #128]	@ (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8004162:	4313      	orrs	r3, r2
 8004164:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004170:	2b00      	cmp	r3, #0
 8004172:	d015      	beq.n	80041a0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004174:	4b1b      	ldr	r3, [pc, #108]	@ (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8004176:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800417a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004182:	4918      	ldr	r1, [pc, #96]	@ (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8004184:	4313      	orrs	r3, r2
 8004186:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800418e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004192:	d105      	bne.n	80041a0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004194:	4b13      	ldr	r3, [pc, #76]	@ (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8004196:	68db      	ldr	r3, [r3, #12]
 8004198:	4a12      	ldr	r2, [pc, #72]	@ (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800419a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800419e:	60d3      	str	r3, [r2, #12]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d015      	beq.n	80041d8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80041ac:	4b0d      	ldr	r3, [pc, #52]	@ (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80041ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80041b2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041ba:	490a      	ldr	r1, [pc, #40]	@ (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80041bc:	4313      	orrs	r3, r2
 80041be:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041c6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80041ca:	d105      	bne.n	80041d8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80041cc:	4b05      	ldr	r3, [pc, #20]	@ (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80041ce:	68db      	ldr	r3, [r3, #12]
 80041d0:	4a04      	ldr	r2, [pc, #16]	@ (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80041d2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80041d6:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80041d8:	7cbb      	ldrb	r3, [r7, #18]
}
 80041da:	4618      	mov	r0, r3
 80041dc:	3718      	adds	r7, #24
 80041de:	46bd      	mov	sp, r7
 80041e0:	bd80      	pop	{r7, pc}
 80041e2:	bf00      	nop
 80041e4:	40021000 	.word	0x40021000

080041e8 <USB_CoreInit>:
  * @param  cfg pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 80041e8:	b480      	push	{r7}
 80041ea:	b085      	sub	sp, #20
 80041ec:	af00      	add	r7, sp, #0
 80041ee:	60f8      	str	r0, [r7, #12]
 80041f0:	4638      	mov	r0, r7
 80041f2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 80041f6:	2300      	movs	r3, #0
}
 80041f8:	4618      	mov	r0, r3
 80041fa:	3714      	adds	r7, #20
 80041fc:	46bd      	mov	sp, r7
 80041fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004202:	4770      	bx	lr

08004204 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8004204:	b480      	push	{r7}
 8004206:	b085      	sub	sp, #20
 8004208:	af00      	add	r7, sp, #0
 800420a:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	2200      	movs	r2, #0
 8004210:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8004214:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 8004218:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	b29a      	uxth	r2, r3
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8004224:	2300      	movs	r3, #0
}
 8004226:	4618      	mov	r0, r3
 8004228:	3714      	adds	r7, #20
 800422a:	46bd      	mov	sp, r7
 800422c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004230:	4770      	bx	lr

08004232 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8004232:	b480      	push	{r7}
 8004234:	b085      	sub	sp, #20
 8004236:	af00      	add	r7, sp, #0
 8004238:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800423a:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 800423e:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8004246:	b29a      	uxth	r2, r3
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	b29b      	uxth	r3, r3
 800424c:	43db      	mvns	r3, r3
 800424e:	b29b      	uxth	r3, r3
 8004250:	4013      	ands	r3, r2
 8004252:	b29a      	uxth	r2, r3
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800425a:	2300      	movs	r3, #0
}
 800425c:	4618      	mov	r0, r3
 800425e:	3714      	adds	r7, #20
 8004260:	46bd      	mov	sp, r7
 8004262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004266:	4770      	bx	lr

08004268 <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE Peripheral mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx, USB_ModeTypeDef mode)
{
 8004268:	b480      	push	{r7}
 800426a:	b083      	sub	sp, #12
 800426c:	af00      	add	r7, sp, #0
 800426e:	6078      	str	r0, [r7, #4]
 8004270:	460b      	mov	r3, r1
 8004272:	70fb      	strb	r3, [r7, #3]

  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8004274:	2300      	movs	r3, #0
}
 8004276:	4618      	mov	r0, r3
 8004278:	370c      	adds	r7, #12
 800427a:	46bd      	mov	sp, r7
 800427c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004280:	4770      	bx	lr

08004282 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8004282:	b480      	push	{r7}
 8004284:	b085      	sub	sp, #20
 8004286:	af00      	add	r7, sp, #0
 8004288:	60f8      	str	r0, [r7, #12]
 800428a:	4638      	mov	r0, r7
 800428c:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	2201      	movs	r2, #1
 8004294:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	2200      	movs	r2, #0
 800429c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	2200      	movs	r2, #0
 80042a4:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	2200      	movs	r2, #0
 80042ac:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 80042b0:	2300      	movs	r3, #0
}
 80042b2:	4618      	mov	r0, r3
 80042b4:	3714      	adds	r7, #20
 80042b6:	46bd      	mov	sp, r7
 80042b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042bc:	4770      	bx	lr
	...

080042c0 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80042c0:	b480      	push	{r7}
 80042c2:	b0a7      	sub	sp, #156	@ 0x9c
 80042c4:	af00      	add	r7, sp, #0
 80042c6:	6078      	str	r0, [r7, #4]
 80042c8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 80042ca:	2300      	movs	r3, #0
 80042cc:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 80042d0:	687a      	ldr	r2, [r7, #4]
 80042d2:	683b      	ldr	r3, [r7, #0]
 80042d4:	781b      	ldrb	r3, [r3, #0]
 80042d6:	009b      	lsls	r3, r3, #2
 80042d8:	4413      	add	r3, r2
 80042da:	881b      	ldrh	r3, [r3, #0]
 80042dc:	b29b      	uxth	r3, r3
 80042de:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 80042e2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80042e6:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94

  /* initialize Endpoint */
  switch (ep->type)
 80042ea:	683b      	ldr	r3, [r7, #0]
 80042ec:	78db      	ldrb	r3, [r3, #3]
 80042ee:	2b03      	cmp	r3, #3
 80042f0:	d81f      	bhi.n	8004332 <USB_ActivateEndpoint+0x72>
 80042f2:	a201      	add	r2, pc, #4	@ (adr r2, 80042f8 <USB_ActivateEndpoint+0x38>)
 80042f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80042f8:	08004309 	.word	0x08004309
 80042fc:	08004325 	.word	0x08004325
 8004300:	0800433b 	.word	0x0800433b
 8004304:	08004317 	.word	0x08004317
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8004308:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800430c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004310:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 8004314:	e012      	b.n	800433c <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 8004316:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800431a:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 800431e:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 8004322:	e00b      	b.n	800433c <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8004324:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8004328:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800432c:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 8004330:	e004      	b.n	800433c <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 8004332:	2301      	movs	r3, #1
 8004334:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
      break;
 8004338:	e000      	b.n	800433c <USB_ActivateEndpoint+0x7c>
      break;
 800433a:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 800433c:	687a      	ldr	r2, [r7, #4]
 800433e:	683b      	ldr	r3, [r7, #0]
 8004340:	781b      	ldrb	r3, [r3, #0]
 8004342:	009b      	lsls	r3, r3, #2
 8004344:	441a      	add	r2, r3
 8004346:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800434a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800434e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004352:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004356:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800435a:	b29b      	uxth	r3, r3
 800435c:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 800435e:	687a      	ldr	r2, [r7, #4]
 8004360:	683b      	ldr	r3, [r7, #0]
 8004362:	781b      	ldrb	r3, [r3, #0]
 8004364:	009b      	lsls	r3, r3, #2
 8004366:	4413      	add	r3, r2
 8004368:	881b      	ldrh	r3, [r3, #0]
 800436a:	b29b      	uxth	r3, r3
 800436c:	b21b      	sxth	r3, r3
 800436e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004372:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004376:	b21a      	sxth	r2, r3
 8004378:	683b      	ldr	r3, [r7, #0]
 800437a:	781b      	ldrb	r3, [r3, #0]
 800437c:	b21b      	sxth	r3, r3
 800437e:	4313      	orrs	r3, r2
 8004380:	b21b      	sxth	r3, r3
 8004382:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86
 8004386:	687a      	ldr	r2, [r7, #4]
 8004388:	683b      	ldr	r3, [r7, #0]
 800438a:	781b      	ldrb	r3, [r3, #0]
 800438c:	009b      	lsls	r3, r3, #2
 800438e:	441a      	add	r2, r3
 8004390:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8004394:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004398:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800439c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80043a0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80043a4:	b29b      	uxth	r3, r3
 80043a6:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 80043a8:	683b      	ldr	r3, [r7, #0]
 80043aa:	7b1b      	ldrb	r3, [r3, #12]
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	f040 8180 	bne.w	80046b2 <USB_ActivateEndpoint+0x3f2>
  {
    if (ep->is_in != 0U)
 80043b2:	683b      	ldr	r3, [r7, #0]
 80043b4:	785b      	ldrb	r3, [r3, #1]
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	f000 8084 	beq.w	80044c4 <USB_ActivateEndpoint+0x204>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	61bb      	str	r3, [r7, #24]
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80043c6:	b29b      	uxth	r3, r3
 80043c8:	461a      	mov	r2, r3
 80043ca:	69bb      	ldr	r3, [r7, #24]
 80043cc:	4413      	add	r3, r2
 80043ce:	61bb      	str	r3, [r7, #24]
 80043d0:	683b      	ldr	r3, [r7, #0]
 80043d2:	781b      	ldrb	r3, [r3, #0]
 80043d4:	00da      	lsls	r2, r3, #3
 80043d6:	69bb      	ldr	r3, [r7, #24]
 80043d8:	4413      	add	r3, r2
 80043da:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80043de:	617b      	str	r3, [r7, #20]
 80043e0:	683b      	ldr	r3, [r7, #0]
 80043e2:	88db      	ldrh	r3, [r3, #6]
 80043e4:	085b      	lsrs	r3, r3, #1
 80043e6:	b29b      	uxth	r3, r3
 80043e8:	005b      	lsls	r3, r3, #1
 80043ea:	b29a      	uxth	r2, r3
 80043ec:	697b      	ldr	r3, [r7, #20]
 80043ee:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80043f0:	687a      	ldr	r2, [r7, #4]
 80043f2:	683b      	ldr	r3, [r7, #0]
 80043f4:	781b      	ldrb	r3, [r3, #0]
 80043f6:	009b      	lsls	r3, r3, #2
 80043f8:	4413      	add	r3, r2
 80043fa:	881b      	ldrh	r3, [r3, #0]
 80043fc:	827b      	strh	r3, [r7, #18]
 80043fe:	8a7b      	ldrh	r3, [r7, #18]
 8004400:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004404:	2b00      	cmp	r3, #0
 8004406:	d01b      	beq.n	8004440 <USB_ActivateEndpoint+0x180>
 8004408:	687a      	ldr	r2, [r7, #4]
 800440a:	683b      	ldr	r3, [r7, #0]
 800440c:	781b      	ldrb	r3, [r3, #0]
 800440e:	009b      	lsls	r3, r3, #2
 8004410:	4413      	add	r3, r2
 8004412:	881b      	ldrh	r3, [r3, #0]
 8004414:	b29b      	uxth	r3, r3
 8004416:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800441a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800441e:	823b      	strh	r3, [r7, #16]
 8004420:	687a      	ldr	r2, [r7, #4]
 8004422:	683b      	ldr	r3, [r7, #0]
 8004424:	781b      	ldrb	r3, [r3, #0]
 8004426:	009b      	lsls	r3, r3, #2
 8004428:	441a      	add	r2, r3
 800442a:	8a3b      	ldrh	r3, [r7, #16]
 800442c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004430:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004434:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004438:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800443c:	b29b      	uxth	r3, r3
 800443e:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8004440:	683b      	ldr	r3, [r7, #0]
 8004442:	78db      	ldrb	r3, [r3, #3]
 8004444:	2b01      	cmp	r3, #1
 8004446:	d020      	beq.n	800448a <USB_ActivateEndpoint+0x1ca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8004448:	687a      	ldr	r2, [r7, #4]
 800444a:	683b      	ldr	r3, [r7, #0]
 800444c:	781b      	ldrb	r3, [r3, #0]
 800444e:	009b      	lsls	r3, r3, #2
 8004450:	4413      	add	r3, r2
 8004452:	881b      	ldrh	r3, [r3, #0]
 8004454:	b29b      	uxth	r3, r3
 8004456:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800445a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800445e:	81bb      	strh	r3, [r7, #12]
 8004460:	89bb      	ldrh	r3, [r7, #12]
 8004462:	f083 0320 	eor.w	r3, r3, #32
 8004466:	81bb      	strh	r3, [r7, #12]
 8004468:	687a      	ldr	r2, [r7, #4]
 800446a:	683b      	ldr	r3, [r7, #0]
 800446c:	781b      	ldrb	r3, [r3, #0]
 800446e:	009b      	lsls	r3, r3, #2
 8004470:	441a      	add	r2, r3
 8004472:	89bb      	ldrh	r3, [r7, #12]
 8004474:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004478:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800447c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004480:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004484:	b29b      	uxth	r3, r3
 8004486:	8013      	strh	r3, [r2, #0]
 8004488:	e3f9      	b.n	8004c7e <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800448a:	687a      	ldr	r2, [r7, #4]
 800448c:	683b      	ldr	r3, [r7, #0]
 800448e:	781b      	ldrb	r3, [r3, #0]
 8004490:	009b      	lsls	r3, r3, #2
 8004492:	4413      	add	r3, r2
 8004494:	881b      	ldrh	r3, [r3, #0]
 8004496:	b29b      	uxth	r3, r3
 8004498:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800449c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80044a0:	81fb      	strh	r3, [r7, #14]
 80044a2:	687a      	ldr	r2, [r7, #4]
 80044a4:	683b      	ldr	r3, [r7, #0]
 80044a6:	781b      	ldrb	r3, [r3, #0]
 80044a8:	009b      	lsls	r3, r3, #2
 80044aa:	441a      	add	r2, r3
 80044ac:	89fb      	ldrh	r3, [r7, #14]
 80044ae:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80044b2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80044b6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80044ba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80044be:	b29b      	uxth	r3, r3
 80044c0:	8013      	strh	r3, [r2, #0]
 80044c2:	e3dc      	b.n	8004c7e <USB_ActivateEndpoint+0x9be>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	633b      	str	r3, [r7, #48]	@ 0x30
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80044ce:	b29b      	uxth	r3, r3
 80044d0:	461a      	mov	r2, r3
 80044d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80044d4:	4413      	add	r3, r2
 80044d6:	633b      	str	r3, [r7, #48]	@ 0x30
 80044d8:	683b      	ldr	r3, [r7, #0]
 80044da:	781b      	ldrb	r3, [r3, #0]
 80044dc:	00da      	lsls	r2, r3, #3
 80044de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80044e0:	4413      	add	r3, r2
 80044e2:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80044e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80044e8:	683b      	ldr	r3, [r7, #0]
 80044ea:	88db      	ldrh	r3, [r3, #6]
 80044ec:	085b      	lsrs	r3, r3, #1
 80044ee:	b29b      	uxth	r3, r3
 80044f0:	005b      	lsls	r3, r3, #1
 80044f2:	b29a      	uxth	r2, r3
 80044f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80044f6:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	62bb      	str	r3, [r7, #40]	@ 0x28
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004502:	b29b      	uxth	r3, r3
 8004504:	461a      	mov	r2, r3
 8004506:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004508:	4413      	add	r3, r2
 800450a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800450c:	683b      	ldr	r3, [r7, #0]
 800450e:	781b      	ldrb	r3, [r3, #0]
 8004510:	00da      	lsls	r2, r3, #3
 8004512:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004514:	4413      	add	r3, r2
 8004516:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800451a:	627b      	str	r3, [r7, #36]	@ 0x24
 800451c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800451e:	881b      	ldrh	r3, [r3, #0]
 8004520:	b29b      	uxth	r3, r3
 8004522:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004526:	b29a      	uxth	r2, r3
 8004528:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800452a:	801a      	strh	r2, [r3, #0]
 800452c:	683b      	ldr	r3, [r7, #0]
 800452e:	691b      	ldr	r3, [r3, #16]
 8004530:	2b00      	cmp	r3, #0
 8004532:	d10a      	bne.n	800454a <USB_ActivateEndpoint+0x28a>
 8004534:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004536:	881b      	ldrh	r3, [r3, #0]
 8004538:	b29b      	uxth	r3, r3
 800453a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800453e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004542:	b29a      	uxth	r2, r3
 8004544:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004546:	801a      	strh	r2, [r3, #0]
 8004548:	e041      	b.n	80045ce <USB_ActivateEndpoint+0x30e>
 800454a:	683b      	ldr	r3, [r7, #0]
 800454c:	691b      	ldr	r3, [r3, #16]
 800454e:	2b3e      	cmp	r3, #62	@ 0x3e
 8004550:	d81c      	bhi.n	800458c <USB_ActivateEndpoint+0x2cc>
 8004552:	683b      	ldr	r3, [r7, #0]
 8004554:	691b      	ldr	r3, [r3, #16]
 8004556:	085b      	lsrs	r3, r3, #1
 8004558:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800455c:	683b      	ldr	r3, [r7, #0]
 800455e:	691b      	ldr	r3, [r3, #16]
 8004560:	f003 0301 	and.w	r3, r3, #1
 8004564:	2b00      	cmp	r3, #0
 8004566:	d004      	beq.n	8004572 <USB_ActivateEndpoint+0x2b2>
 8004568:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800456c:	3301      	adds	r3, #1
 800456e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004572:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004574:	881b      	ldrh	r3, [r3, #0]
 8004576:	b29a      	uxth	r2, r3
 8004578:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800457c:	b29b      	uxth	r3, r3
 800457e:	029b      	lsls	r3, r3, #10
 8004580:	b29b      	uxth	r3, r3
 8004582:	4313      	orrs	r3, r2
 8004584:	b29a      	uxth	r2, r3
 8004586:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004588:	801a      	strh	r2, [r3, #0]
 800458a:	e020      	b.n	80045ce <USB_ActivateEndpoint+0x30e>
 800458c:	683b      	ldr	r3, [r7, #0]
 800458e:	691b      	ldr	r3, [r3, #16]
 8004590:	095b      	lsrs	r3, r3, #5
 8004592:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004596:	683b      	ldr	r3, [r7, #0]
 8004598:	691b      	ldr	r3, [r3, #16]
 800459a:	f003 031f 	and.w	r3, r3, #31
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d104      	bne.n	80045ac <USB_ActivateEndpoint+0x2ec>
 80045a2:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80045a6:	3b01      	subs	r3, #1
 80045a8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80045ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045ae:	881b      	ldrh	r3, [r3, #0]
 80045b0:	b29a      	uxth	r2, r3
 80045b2:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80045b6:	b29b      	uxth	r3, r3
 80045b8:	029b      	lsls	r3, r3, #10
 80045ba:	b29b      	uxth	r3, r3
 80045bc:	4313      	orrs	r3, r2
 80045be:	b29b      	uxth	r3, r3
 80045c0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80045c4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80045c8:	b29a      	uxth	r2, r3
 80045ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045cc:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80045ce:	687a      	ldr	r2, [r7, #4]
 80045d0:	683b      	ldr	r3, [r7, #0]
 80045d2:	781b      	ldrb	r3, [r3, #0]
 80045d4:	009b      	lsls	r3, r3, #2
 80045d6:	4413      	add	r3, r2
 80045d8:	881b      	ldrh	r3, [r3, #0]
 80045da:	847b      	strh	r3, [r7, #34]	@ 0x22
 80045dc:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80045de:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d01b      	beq.n	800461e <USB_ActivateEndpoint+0x35e>
 80045e6:	687a      	ldr	r2, [r7, #4]
 80045e8:	683b      	ldr	r3, [r7, #0]
 80045ea:	781b      	ldrb	r3, [r3, #0]
 80045ec:	009b      	lsls	r3, r3, #2
 80045ee:	4413      	add	r3, r2
 80045f0:	881b      	ldrh	r3, [r3, #0]
 80045f2:	b29b      	uxth	r3, r3
 80045f4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80045f8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80045fc:	843b      	strh	r3, [r7, #32]
 80045fe:	687a      	ldr	r2, [r7, #4]
 8004600:	683b      	ldr	r3, [r7, #0]
 8004602:	781b      	ldrb	r3, [r3, #0]
 8004604:	009b      	lsls	r3, r3, #2
 8004606:	441a      	add	r2, r3
 8004608:	8c3b      	ldrh	r3, [r7, #32]
 800460a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800460e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004612:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004616:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800461a:	b29b      	uxth	r3, r3
 800461c:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 800461e:	683b      	ldr	r3, [r7, #0]
 8004620:	781b      	ldrb	r3, [r3, #0]
 8004622:	2b00      	cmp	r3, #0
 8004624:	d124      	bne.n	8004670 <USB_ActivateEndpoint+0x3b0>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8004626:	687a      	ldr	r2, [r7, #4]
 8004628:	683b      	ldr	r3, [r7, #0]
 800462a:	781b      	ldrb	r3, [r3, #0]
 800462c:	009b      	lsls	r3, r3, #2
 800462e:	4413      	add	r3, r2
 8004630:	881b      	ldrh	r3, [r3, #0]
 8004632:	b29b      	uxth	r3, r3
 8004634:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004638:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800463c:	83bb      	strh	r3, [r7, #28]
 800463e:	8bbb      	ldrh	r3, [r7, #28]
 8004640:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8004644:	83bb      	strh	r3, [r7, #28]
 8004646:	8bbb      	ldrh	r3, [r7, #28]
 8004648:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800464c:	83bb      	strh	r3, [r7, #28]
 800464e:	687a      	ldr	r2, [r7, #4]
 8004650:	683b      	ldr	r3, [r7, #0]
 8004652:	781b      	ldrb	r3, [r3, #0]
 8004654:	009b      	lsls	r3, r3, #2
 8004656:	441a      	add	r2, r3
 8004658:	8bbb      	ldrh	r3, [r7, #28]
 800465a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800465e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004662:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004666:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800466a:	b29b      	uxth	r3, r3
 800466c:	8013      	strh	r3, [r2, #0]
 800466e:	e306      	b.n	8004c7e <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 8004670:	687a      	ldr	r2, [r7, #4]
 8004672:	683b      	ldr	r3, [r7, #0]
 8004674:	781b      	ldrb	r3, [r3, #0]
 8004676:	009b      	lsls	r3, r3, #2
 8004678:	4413      	add	r3, r2
 800467a:	881b      	ldrh	r3, [r3, #0]
 800467c:	b29b      	uxth	r3, r3
 800467e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004682:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004686:	83fb      	strh	r3, [r7, #30]
 8004688:	8bfb      	ldrh	r3, [r7, #30]
 800468a:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800468e:	83fb      	strh	r3, [r7, #30]
 8004690:	687a      	ldr	r2, [r7, #4]
 8004692:	683b      	ldr	r3, [r7, #0]
 8004694:	781b      	ldrb	r3, [r3, #0]
 8004696:	009b      	lsls	r3, r3, #2
 8004698:	441a      	add	r2, r3
 800469a:	8bfb      	ldrh	r3, [r7, #30]
 800469c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80046a0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80046a4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80046a8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80046ac:	b29b      	uxth	r3, r3
 80046ae:	8013      	strh	r3, [r2, #0]
 80046b0:	e2e5      	b.n	8004c7e <USB_ActivateEndpoint+0x9be>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 80046b2:	683b      	ldr	r3, [r7, #0]
 80046b4:	78db      	ldrb	r3, [r3, #3]
 80046b6:	2b02      	cmp	r3, #2
 80046b8:	d11e      	bne.n	80046f8 <USB_ActivateEndpoint+0x438>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 80046ba:	687a      	ldr	r2, [r7, #4]
 80046bc:	683b      	ldr	r3, [r7, #0]
 80046be:	781b      	ldrb	r3, [r3, #0]
 80046c0:	009b      	lsls	r3, r3, #2
 80046c2:	4413      	add	r3, r2
 80046c4:	881b      	ldrh	r3, [r3, #0]
 80046c6:	b29b      	uxth	r3, r3
 80046c8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80046cc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80046d0:	f8a7 3082 	strh.w	r3, [r7, #130]	@ 0x82
 80046d4:	687a      	ldr	r2, [r7, #4]
 80046d6:	683b      	ldr	r3, [r7, #0]
 80046d8:	781b      	ldrb	r3, [r3, #0]
 80046da:	009b      	lsls	r3, r3, #2
 80046dc:	441a      	add	r2, r3
 80046de:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 80046e2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80046e6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80046ea:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 80046ee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80046f2:	b29b      	uxth	r3, r3
 80046f4:	8013      	strh	r3, [r2, #0]
 80046f6:	e01d      	b.n	8004734 <USB_ActivateEndpoint+0x474>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 80046f8:	687a      	ldr	r2, [r7, #4]
 80046fa:	683b      	ldr	r3, [r7, #0]
 80046fc:	781b      	ldrb	r3, [r3, #0]
 80046fe:	009b      	lsls	r3, r3, #2
 8004700:	4413      	add	r3, r2
 8004702:	881b      	ldrh	r3, [r3, #0]
 8004704:	b29b      	uxth	r3, r3
 8004706:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800470a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800470e:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84
 8004712:	687a      	ldr	r2, [r7, #4]
 8004714:	683b      	ldr	r3, [r7, #0]
 8004716:	781b      	ldrb	r3, [r3, #0]
 8004718:	009b      	lsls	r3, r3, #2
 800471a:	441a      	add	r2, r3
 800471c:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 8004720:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004724:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004728:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800472c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004730:	b29b      	uxth	r3, r3
 8004732:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800473e:	b29b      	uxth	r3, r3
 8004740:	461a      	mov	r2, r3
 8004742:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004744:	4413      	add	r3, r2
 8004746:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004748:	683b      	ldr	r3, [r7, #0]
 800474a:	781b      	ldrb	r3, [r3, #0]
 800474c:	00da      	lsls	r2, r3, #3
 800474e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004750:	4413      	add	r3, r2
 8004752:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8004756:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004758:	683b      	ldr	r3, [r7, #0]
 800475a:	891b      	ldrh	r3, [r3, #8]
 800475c:	085b      	lsrs	r3, r3, #1
 800475e:	b29b      	uxth	r3, r3
 8004760:	005b      	lsls	r3, r3, #1
 8004762:	b29a      	uxth	r2, r3
 8004764:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004766:	801a      	strh	r2, [r3, #0]
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	677b      	str	r3, [r7, #116]	@ 0x74
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004772:	b29b      	uxth	r3, r3
 8004774:	461a      	mov	r2, r3
 8004776:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004778:	4413      	add	r3, r2
 800477a:	677b      	str	r3, [r7, #116]	@ 0x74
 800477c:	683b      	ldr	r3, [r7, #0]
 800477e:	781b      	ldrb	r3, [r3, #0]
 8004780:	00da      	lsls	r2, r3, #3
 8004782:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004784:	4413      	add	r3, r2
 8004786:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800478a:	673b      	str	r3, [r7, #112]	@ 0x70
 800478c:	683b      	ldr	r3, [r7, #0]
 800478e:	895b      	ldrh	r3, [r3, #10]
 8004790:	085b      	lsrs	r3, r3, #1
 8004792:	b29b      	uxth	r3, r3
 8004794:	005b      	lsls	r3, r3, #1
 8004796:	b29a      	uxth	r2, r3
 8004798:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800479a:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 800479c:	683b      	ldr	r3, [r7, #0]
 800479e:	785b      	ldrb	r3, [r3, #1]
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	f040 81af 	bne.w	8004b04 <USB_ActivateEndpoint+0x844>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80047a6:	687a      	ldr	r2, [r7, #4]
 80047a8:	683b      	ldr	r3, [r7, #0]
 80047aa:	781b      	ldrb	r3, [r3, #0]
 80047ac:	009b      	lsls	r3, r3, #2
 80047ae:	4413      	add	r3, r2
 80047b0:	881b      	ldrh	r3, [r3, #0]
 80047b2:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
 80047b6:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 80047ba:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d01d      	beq.n	80047fe <USB_ActivateEndpoint+0x53e>
 80047c2:	687a      	ldr	r2, [r7, #4]
 80047c4:	683b      	ldr	r3, [r7, #0]
 80047c6:	781b      	ldrb	r3, [r3, #0]
 80047c8:	009b      	lsls	r3, r3, #2
 80047ca:	4413      	add	r3, r2
 80047cc:	881b      	ldrh	r3, [r3, #0]
 80047ce:	b29b      	uxth	r3, r3
 80047d0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80047d4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80047d8:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
 80047dc:	687a      	ldr	r2, [r7, #4]
 80047de:	683b      	ldr	r3, [r7, #0]
 80047e0:	781b      	ldrb	r3, [r3, #0]
 80047e2:	009b      	lsls	r3, r3, #2
 80047e4:	441a      	add	r2, r3
 80047e6:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 80047ea:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80047ee:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80047f2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80047f6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80047fa:	b29b      	uxth	r3, r3
 80047fc:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80047fe:	687a      	ldr	r2, [r7, #4]
 8004800:	683b      	ldr	r3, [r7, #0]
 8004802:	781b      	ldrb	r3, [r3, #0]
 8004804:	009b      	lsls	r3, r3, #2
 8004806:	4413      	add	r3, r2
 8004808:	881b      	ldrh	r3, [r3, #0]
 800480a:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
 800480e:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 8004812:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004816:	2b00      	cmp	r3, #0
 8004818:	d01d      	beq.n	8004856 <USB_ActivateEndpoint+0x596>
 800481a:	687a      	ldr	r2, [r7, #4]
 800481c:	683b      	ldr	r3, [r7, #0]
 800481e:	781b      	ldrb	r3, [r3, #0]
 8004820:	009b      	lsls	r3, r3, #2
 8004822:	4413      	add	r3, r2
 8004824:	881b      	ldrh	r3, [r3, #0]
 8004826:	b29b      	uxth	r3, r3
 8004828:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800482c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004830:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
 8004834:	687a      	ldr	r2, [r7, #4]
 8004836:	683b      	ldr	r3, [r7, #0]
 8004838:	781b      	ldrb	r3, [r3, #0]
 800483a:	009b      	lsls	r3, r3, #2
 800483c:	441a      	add	r2, r3
 800483e:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 8004842:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004846:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800484a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800484e:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8004852:	b29b      	uxth	r3, r3
 8004854:	8013      	strh	r3, [r2, #0]

      /* Set endpoint RX count */
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 8004856:	683b      	ldr	r3, [r7, #0]
 8004858:	785b      	ldrb	r3, [r3, #1]
 800485a:	2b00      	cmp	r3, #0
 800485c:	d16b      	bne.n	8004936 <USB_ActivateEndpoint+0x676>
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004868:	b29b      	uxth	r3, r3
 800486a:	461a      	mov	r2, r3
 800486c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800486e:	4413      	add	r3, r2
 8004870:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004872:	683b      	ldr	r3, [r7, #0]
 8004874:	781b      	ldrb	r3, [r3, #0]
 8004876:	00da      	lsls	r2, r3, #3
 8004878:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800487a:	4413      	add	r3, r2
 800487c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8004880:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004882:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004884:	881b      	ldrh	r3, [r3, #0]
 8004886:	b29b      	uxth	r3, r3
 8004888:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800488c:	b29a      	uxth	r2, r3
 800488e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004890:	801a      	strh	r2, [r3, #0]
 8004892:	683b      	ldr	r3, [r7, #0]
 8004894:	691b      	ldr	r3, [r3, #16]
 8004896:	2b00      	cmp	r3, #0
 8004898:	d10a      	bne.n	80048b0 <USB_ActivateEndpoint+0x5f0>
 800489a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800489c:	881b      	ldrh	r3, [r3, #0]
 800489e:	b29b      	uxth	r3, r3
 80048a0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80048a4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80048a8:	b29a      	uxth	r2, r3
 80048aa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80048ac:	801a      	strh	r2, [r3, #0]
 80048ae:	e05d      	b.n	800496c <USB_ActivateEndpoint+0x6ac>
 80048b0:	683b      	ldr	r3, [r7, #0]
 80048b2:	691b      	ldr	r3, [r3, #16]
 80048b4:	2b3e      	cmp	r3, #62	@ 0x3e
 80048b6:	d81c      	bhi.n	80048f2 <USB_ActivateEndpoint+0x632>
 80048b8:	683b      	ldr	r3, [r7, #0]
 80048ba:	691b      	ldr	r3, [r3, #16]
 80048bc:	085b      	lsrs	r3, r3, #1
 80048be:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80048c2:	683b      	ldr	r3, [r7, #0]
 80048c4:	691b      	ldr	r3, [r3, #16]
 80048c6:	f003 0301 	and.w	r3, r3, #1
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d004      	beq.n	80048d8 <USB_ActivateEndpoint+0x618>
 80048ce:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80048d2:	3301      	adds	r3, #1
 80048d4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80048d8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80048da:	881b      	ldrh	r3, [r3, #0]
 80048dc:	b29a      	uxth	r2, r3
 80048de:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80048e2:	b29b      	uxth	r3, r3
 80048e4:	029b      	lsls	r3, r3, #10
 80048e6:	b29b      	uxth	r3, r3
 80048e8:	4313      	orrs	r3, r2
 80048ea:	b29a      	uxth	r2, r3
 80048ec:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80048ee:	801a      	strh	r2, [r3, #0]
 80048f0:	e03c      	b.n	800496c <USB_ActivateEndpoint+0x6ac>
 80048f2:	683b      	ldr	r3, [r7, #0]
 80048f4:	691b      	ldr	r3, [r3, #16]
 80048f6:	095b      	lsrs	r3, r3, #5
 80048f8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80048fc:	683b      	ldr	r3, [r7, #0]
 80048fe:	691b      	ldr	r3, [r3, #16]
 8004900:	f003 031f 	and.w	r3, r3, #31
 8004904:	2b00      	cmp	r3, #0
 8004906:	d104      	bne.n	8004912 <USB_ActivateEndpoint+0x652>
 8004908:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800490c:	3b01      	subs	r3, #1
 800490e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8004912:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004914:	881b      	ldrh	r3, [r3, #0]
 8004916:	b29a      	uxth	r2, r3
 8004918:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800491c:	b29b      	uxth	r3, r3
 800491e:	029b      	lsls	r3, r3, #10
 8004920:	b29b      	uxth	r3, r3
 8004922:	4313      	orrs	r3, r2
 8004924:	b29b      	uxth	r3, r3
 8004926:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800492a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800492e:	b29a      	uxth	r2, r3
 8004930:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004932:	801a      	strh	r2, [r3, #0]
 8004934:	e01a      	b.n	800496c <USB_ActivateEndpoint+0x6ac>
 8004936:	683b      	ldr	r3, [r7, #0]
 8004938:	785b      	ldrb	r3, [r3, #1]
 800493a:	2b01      	cmp	r3, #1
 800493c:	d116      	bne.n	800496c <USB_ActivateEndpoint+0x6ac>
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	657b      	str	r3, [r7, #84]	@ 0x54
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004948:	b29b      	uxth	r3, r3
 800494a:	461a      	mov	r2, r3
 800494c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800494e:	4413      	add	r3, r2
 8004950:	657b      	str	r3, [r7, #84]	@ 0x54
 8004952:	683b      	ldr	r3, [r7, #0]
 8004954:	781b      	ldrb	r3, [r3, #0]
 8004956:	00da      	lsls	r2, r3, #3
 8004958:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800495a:	4413      	add	r3, r2
 800495c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8004960:	653b      	str	r3, [r7, #80]	@ 0x50
 8004962:	683b      	ldr	r3, [r7, #0]
 8004964:	691b      	ldr	r3, [r3, #16]
 8004966:	b29a      	uxth	r2, r3
 8004968:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800496a:	801a      	strh	r2, [r3, #0]
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	647b      	str	r3, [r7, #68]	@ 0x44
 8004970:	683b      	ldr	r3, [r7, #0]
 8004972:	785b      	ldrb	r3, [r3, #1]
 8004974:	2b00      	cmp	r3, #0
 8004976:	d16b      	bne.n	8004a50 <USB_ActivateEndpoint+0x790>
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004982:	b29b      	uxth	r3, r3
 8004984:	461a      	mov	r2, r3
 8004986:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004988:	4413      	add	r3, r2
 800498a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800498c:	683b      	ldr	r3, [r7, #0]
 800498e:	781b      	ldrb	r3, [r3, #0]
 8004990:	00da      	lsls	r2, r3, #3
 8004992:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004994:	4413      	add	r3, r2
 8004996:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800499a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800499c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800499e:	881b      	ldrh	r3, [r3, #0]
 80049a0:	b29b      	uxth	r3, r3
 80049a2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80049a6:	b29a      	uxth	r2, r3
 80049a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80049aa:	801a      	strh	r2, [r3, #0]
 80049ac:	683b      	ldr	r3, [r7, #0]
 80049ae:	691b      	ldr	r3, [r3, #16]
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d10a      	bne.n	80049ca <USB_ActivateEndpoint+0x70a>
 80049b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80049b6:	881b      	ldrh	r3, [r3, #0]
 80049b8:	b29b      	uxth	r3, r3
 80049ba:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80049be:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80049c2:	b29a      	uxth	r2, r3
 80049c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80049c6:	801a      	strh	r2, [r3, #0]
 80049c8:	e05b      	b.n	8004a82 <USB_ActivateEndpoint+0x7c2>
 80049ca:	683b      	ldr	r3, [r7, #0]
 80049cc:	691b      	ldr	r3, [r3, #16]
 80049ce:	2b3e      	cmp	r3, #62	@ 0x3e
 80049d0:	d81c      	bhi.n	8004a0c <USB_ActivateEndpoint+0x74c>
 80049d2:	683b      	ldr	r3, [r7, #0]
 80049d4:	691b      	ldr	r3, [r3, #16]
 80049d6:	085b      	lsrs	r3, r3, #1
 80049d8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80049dc:	683b      	ldr	r3, [r7, #0]
 80049de:	691b      	ldr	r3, [r3, #16]
 80049e0:	f003 0301 	and.w	r3, r3, #1
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d004      	beq.n	80049f2 <USB_ActivateEndpoint+0x732>
 80049e8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80049ec:	3301      	adds	r3, #1
 80049ee:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80049f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80049f4:	881b      	ldrh	r3, [r3, #0]
 80049f6:	b29a      	uxth	r2, r3
 80049f8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80049fc:	b29b      	uxth	r3, r3
 80049fe:	029b      	lsls	r3, r3, #10
 8004a00:	b29b      	uxth	r3, r3
 8004a02:	4313      	orrs	r3, r2
 8004a04:	b29a      	uxth	r2, r3
 8004a06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a08:	801a      	strh	r2, [r3, #0]
 8004a0a:	e03a      	b.n	8004a82 <USB_ActivateEndpoint+0x7c2>
 8004a0c:	683b      	ldr	r3, [r7, #0]
 8004a0e:	691b      	ldr	r3, [r3, #16]
 8004a10:	095b      	lsrs	r3, r3, #5
 8004a12:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004a16:	683b      	ldr	r3, [r7, #0]
 8004a18:	691b      	ldr	r3, [r3, #16]
 8004a1a:	f003 031f 	and.w	r3, r3, #31
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d104      	bne.n	8004a2c <USB_ActivateEndpoint+0x76c>
 8004a22:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004a26:	3b01      	subs	r3, #1
 8004a28:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004a2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a2e:	881b      	ldrh	r3, [r3, #0]
 8004a30:	b29a      	uxth	r2, r3
 8004a32:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004a36:	b29b      	uxth	r3, r3
 8004a38:	029b      	lsls	r3, r3, #10
 8004a3a:	b29b      	uxth	r3, r3
 8004a3c:	4313      	orrs	r3, r2
 8004a3e:	b29b      	uxth	r3, r3
 8004a40:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004a44:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004a48:	b29a      	uxth	r2, r3
 8004a4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a4c:	801a      	strh	r2, [r3, #0]
 8004a4e:	e018      	b.n	8004a82 <USB_ActivateEndpoint+0x7c2>
 8004a50:	683b      	ldr	r3, [r7, #0]
 8004a52:	785b      	ldrb	r3, [r3, #1]
 8004a54:	2b01      	cmp	r3, #1
 8004a56:	d114      	bne.n	8004a82 <USB_ActivateEndpoint+0x7c2>
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004a5e:	b29b      	uxth	r3, r3
 8004a60:	461a      	mov	r2, r3
 8004a62:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004a64:	4413      	add	r3, r2
 8004a66:	647b      	str	r3, [r7, #68]	@ 0x44
 8004a68:	683b      	ldr	r3, [r7, #0]
 8004a6a:	781b      	ldrb	r3, [r3, #0]
 8004a6c:	00da      	lsls	r2, r3, #3
 8004a6e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004a70:	4413      	add	r3, r2
 8004a72:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8004a76:	643b      	str	r3, [r7, #64]	@ 0x40
 8004a78:	683b      	ldr	r3, [r7, #0]
 8004a7a:	691b      	ldr	r3, [r3, #16]
 8004a7c:	b29a      	uxth	r2, r3
 8004a7e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004a80:	801a      	strh	r2, [r3, #0]

      /* Set endpoint RX to valid state */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8004a82:	687a      	ldr	r2, [r7, #4]
 8004a84:	683b      	ldr	r3, [r7, #0]
 8004a86:	781b      	ldrb	r3, [r3, #0]
 8004a88:	009b      	lsls	r3, r3, #2
 8004a8a:	4413      	add	r3, r2
 8004a8c:	881b      	ldrh	r3, [r3, #0]
 8004a8e:	b29b      	uxth	r3, r3
 8004a90:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004a94:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004a98:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8004a9a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8004a9c:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8004aa0:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8004aa2:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8004aa4:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8004aa8:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8004aaa:	687a      	ldr	r2, [r7, #4]
 8004aac:	683b      	ldr	r3, [r7, #0]
 8004aae:	781b      	ldrb	r3, [r3, #0]
 8004ab0:	009b      	lsls	r3, r3, #2
 8004ab2:	441a      	add	r2, r3
 8004ab4:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8004ab6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004aba:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004abe:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004ac2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004ac6:	b29b      	uxth	r3, r3
 8004ac8:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8004aca:	687a      	ldr	r2, [r7, #4]
 8004acc:	683b      	ldr	r3, [r7, #0]
 8004ace:	781b      	ldrb	r3, [r3, #0]
 8004ad0:	009b      	lsls	r3, r3, #2
 8004ad2:	4413      	add	r3, r2
 8004ad4:	881b      	ldrh	r3, [r3, #0]
 8004ad6:	b29b      	uxth	r3, r3
 8004ad8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004adc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004ae0:	86bb      	strh	r3, [r7, #52]	@ 0x34
 8004ae2:	687a      	ldr	r2, [r7, #4]
 8004ae4:	683b      	ldr	r3, [r7, #0]
 8004ae6:	781b      	ldrb	r3, [r3, #0]
 8004ae8:	009b      	lsls	r3, r3, #2
 8004aea:	441a      	add	r2, r3
 8004aec:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8004aee:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004af2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004af6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004afa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004afe:	b29b      	uxth	r3, r3
 8004b00:	8013      	strh	r3, [r2, #0]
 8004b02:	e0bc      	b.n	8004c7e <USB_ActivateEndpoint+0x9be>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8004b04:	687a      	ldr	r2, [r7, #4]
 8004b06:	683b      	ldr	r3, [r7, #0]
 8004b08:	781b      	ldrb	r3, [r3, #0]
 8004b0a:	009b      	lsls	r3, r3, #2
 8004b0c:	4413      	add	r3, r2
 8004b0e:	881b      	ldrh	r3, [r3, #0]
 8004b10:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
 8004b14:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8004b18:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d01d      	beq.n	8004b5c <USB_ActivateEndpoint+0x89c>
 8004b20:	687a      	ldr	r2, [r7, #4]
 8004b22:	683b      	ldr	r3, [r7, #0]
 8004b24:	781b      	ldrb	r3, [r3, #0]
 8004b26:	009b      	lsls	r3, r3, #2
 8004b28:	4413      	add	r3, r2
 8004b2a:	881b      	ldrh	r3, [r3, #0]
 8004b2c:	b29b      	uxth	r3, r3
 8004b2e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004b32:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004b36:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
 8004b3a:	687a      	ldr	r2, [r7, #4]
 8004b3c:	683b      	ldr	r3, [r7, #0]
 8004b3e:	781b      	ldrb	r3, [r3, #0]
 8004b40:	009b      	lsls	r3, r3, #2
 8004b42:	441a      	add	r2, r3
 8004b44:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8004b48:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004b4c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004b50:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004b54:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004b58:	b29b      	uxth	r3, r3
 8004b5a:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8004b5c:	687a      	ldr	r2, [r7, #4]
 8004b5e:	683b      	ldr	r3, [r7, #0]
 8004b60:	781b      	ldrb	r3, [r3, #0]
 8004b62:	009b      	lsls	r3, r3, #2
 8004b64:	4413      	add	r3, r2
 8004b66:	881b      	ldrh	r3, [r3, #0]
 8004b68:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
 8004b6c:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 8004b70:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d01d      	beq.n	8004bb4 <USB_ActivateEndpoint+0x8f4>
 8004b78:	687a      	ldr	r2, [r7, #4]
 8004b7a:	683b      	ldr	r3, [r7, #0]
 8004b7c:	781b      	ldrb	r3, [r3, #0]
 8004b7e:	009b      	lsls	r3, r3, #2
 8004b80:	4413      	add	r3, r2
 8004b82:	881b      	ldrh	r3, [r3, #0]
 8004b84:	b29b      	uxth	r3, r3
 8004b86:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004b8a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004b8e:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68
 8004b92:	687a      	ldr	r2, [r7, #4]
 8004b94:	683b      	ldr	r3, [r7, #0]
 8004b96:	781b      	ldrb	r3, [r3, #0]
 8004b98:	009b      	lsls	r3, r3, #2
 8004b9a:	441a      	add	r2, r3
 8004b9c:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 8004ba0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004ba4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004ba8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004bac:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8004bb0:	b29b      	uxth	r3, r3
 8004bb2:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8004bb4:	683b      	ldr	r3, [r7, #0]
 8004bb6:	78db      	ldrb	r3, [r3, #3]
 8004bb8:	2b01      	cmp	r3, #1
 8004bba:	d024      	beq.n	8004c06 <USB_ActivateEndpoint+0x946>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8004bbc:	687a      	ldr	r2, [r7, #4]
 8004bbe:	683b      	ldr	r3, [r7, #0]
 8004bc0:	781b      	ldrb	r3, [r3, #0]
 8004bc2:	009b      	lsls	r3, r3, #2
 8004bc4:	4413      	add	r3, r2
 8004bc6:	881b      	ldrh	r3, [r3, #0]
 8004bc8:	b29b      	uxth	r3, r3
 8004bca:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004bce:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004bd2:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 8004bd6:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 8004bda:	f083 0320 	eor.w	r3, r3, #32
 8004bde:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 8004be2:	687a      	ldr	r2, [r7, #4]
 8004be4:	683b      	ldr	r3, [r7, #0]
 8004be6:	781b      	ldrb	r3, [r3, #0]
 8004be8:	009b      	lsls	r3, r3, #2
 8004bea:	441a      	add	r2, r3
 8004bec:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 8004bf0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004bf4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004bf8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004bfc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004c00:	b29b      	uxth	r3, r3
 8004c02:	8013      	strh	r3, [r2, #0]
 8004c04:	e01d      	b.n	8004c42 <USB_ActivateEndpoint+0x982>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8004c06:	687a      	ldr	r2, [r7, #4]
 8004c08:	683b      	ldr	r3, [r7, #0]
 8004c0a:	781b      	ldrb	r3, [r3, #0]
 8004c0c:	009b      	lsls	r3, r3, #2
 8004c0e:	4413      	add	r3, r2
 8004c10:	881b      	ldrh	r3, [r3, #0]
 8004c12:	b29b      	uxth	r3, r3
 8004c14:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004c18:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004c1c:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 8004c20:	687a      	ldr	r2, [r7, #4]
 8004c22:	683b      	ldr	r3, [r7, #0]
 8004c24:	781b      	ldrb	r3, [r3, #0]
 8004c26:	009b      	lsls	r3, r3, #2
 8004c28:	441a      	add	r2, r3
 8004c2a:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 8004c2e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004c32:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004c36:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004c3a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004c3e:	b29b      	uxth	r3, r3
 8004c40:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8004c42:	687a      	ldr	r2, [r7, #4]
 8004c44:	683b      	ldr	r3, [r7, #0]
 8004c46:	781b      	ldrb	r3, [r3, #0]
 8004c48:	009b      	lsls	r3, r3, #2
 8004c4a:	4413      	add	r3, r2
 8004c4c:	881b      	ldrh	r3, [r3, #0]
 8004c4e:	b29b      	uxth	r3, r3
 8004c50:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004c54:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004c58:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 8004c5c:	687a      	ldr	r2, [r7, #4]
 8004c5e:	683b      	ldr	r3, [r7, #0]
 8004c60:	781b      	ldrb	r3, [r3, #0]
 8004c62:	009b      	lsls	r3, r3, #2
 8004c64:	441a      	add	r2, r3
 8004c66:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8004c6a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004c6e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004c72:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004c76:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004c7a:	b29b      	uxth	r3, r3
 8004c7c:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 8004c7e:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
}
 8004c82:	4618      	mov	r0, r3
 8004c84:	379c      	adds	r7, #156	@ 0x9c
 8004c86:	46bd      	mov	sp, r7
 8004c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c8c:	4770      	bx	lr
 8004c8e:	bf00      	nop

08004c90 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8004c90:	b480      	push	{r7}
 8004c92:	b08d      	sub	sp, #52	@ 0x34
 8004c94:	af00      	add	r7, sp, #0
 8004c96:	6078      	str	r0, [r7, #4]
 8004c98:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8004c9a:	683b      	ldr	r3, [r7, #0]
 8004c9c:	7b1b      	ldrb	r3, [r3, #12]
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	f040 808e 	bne.w	8004dc0 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 8004ca4:	683b      	ldr	r3, [r7, #0]
 8004ca6:	785b      	ldrb	r3, [r3, #1]
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d044      	beq.n	8004d36 <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8004cac:	687a      	ldr	r2, [r7, #4]
 8004cae:	683b      	ldr	r3, [r7, #0]
 8004cb0:	781b      	ldrb	r3, [r3, #0]
 8004cb2:	009b      	lsls	r3, r3, #2
 8004cb4:	4413      	add	r3, r2
 8004cb6:	881b      	ldrh	r3, [r3, #0]
 8004cb8:	81bb      	strh	r3, [r7, #12]
 8004cba:	89bb      	ldrh	r3, [r7, #12]
 8004cbc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d01b      	beq.n	8004cfc <USB_DeactivateEndpoint+0x6c>
 8004cc4:	687a      	ldr	r2, [r7, #4]
 8004cc6:	683b      	ldr	r3, [r7, #0]
 8004cc8:	781b      	ldrb	r3, [r3, #0]
 8004cca:	009b      	lsls	r3, r3, #2
 8004ccc:	4413      	add	r3, r2
 8004cce:	881b      	ldrh	r3, [r3, #0]
 8004cd0:	b29b      	uxth	r3, r3
 8004cd2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004cd6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004cda:	817b      	strh	r3, [r7, #10]
 8004cdc:	687a      	ldr	r2, [r7, #4]
 8004cde:	683b      	ldr	r3, [r7, #0]
 8004ce0:	781b      	ldrb	r3, [r3, #0]
 8004ce2:	009b      	lsls	r3, r3, #2
 8004ce4:	441a      	add	r2, r3
 8004ce6:	897b      	ldrh	r3, [r7, #10]
 8004ce8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004cec:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004cf0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004cf4:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8004cf8:	b29b      	uxth	r3, r3
 8004cfa:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8004cfc:	687a      	ldr	r2, [r7, #4]
 8004cfe:	683b      	ldr	r3, [r7, #0]
 8004d00:	781b      	ldrb	r3, [r3, #0]
 8004d02:	009b      	lsls	r3, r3, #2
 8004d04:	4413      	add	r3, r2
 8004d06:	881b      	ldrh	r3, [r3, #0]
 8004d08:	b29b      	uxth	r3, r3
 8004d0a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004d0e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004d12:	813b      	strh	r3, [r7, #8]
 8004d14:	687a      	ldr	r2, [r7, #4]
 8004d16:	683b      	ldr	r3, [r7, #0]
 8004d18:	781b      	ldrb	r3, [r3, #0]
 8004d1a:	009b      	lsls	r3, r3, #2
 8004d1c:	441a      	add	r2, r3
 8004d1e:	893b      	ldrh	r3, [r7, #8]
 8004d20:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004d24:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004d28:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004d2c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004d30:	b29b      	uxth	r3, r3
 8004d32:	8013      	strh	r3, [r2, #0]
 8004d34:	e192      	b.n	800505c <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8004d36:	687a      	ldr	r2, [r7, #4]
 8004d38:	683b      	ldr	r3, [r7, #0]
 8004d3a:	781b      	ldrb	r3, [r3, #0]
 8004d3c:	009b      	lsls	r3, r3, #2
 8004d3e:	4413      	add	r3, r2
 8004d40:	881b      	ldrh	r3, [r3, #0]
 8004d42:	827b      	strh	r3, [r7, #18]
 8004d44:	8a7b      	ldrh	r3, [r7, #18]
 8004d46:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d01b      	beq.n	8004d86 <USB_DeactivateEndpoint+0xf6>
 8004d4e:	687a      	ldr	r2, [r7, #4]
 8004d50:	683b      	ldr	r3, [r7, #0]
 8004d52:	781b      	ldrb	r3, [r3, #0]
 8004d54:	009b      	lsls	r3, r3, #2
 8004d56:	4413      	add	r3, r2
 8004d58:	881b      	ldrh	r3, [r3, #0]
 8004d5a:	b29b      	uxth	r3, r3
 8004d5c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004d60:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004d64:	823b      	strh	r3, [r7, #16]
 8004d66:	687a      	ldr	r2, [r7, #4]
 8004d68:	683b      	ldr	r3, [r7, #0]
 8004d6a:	781b      	ldrb	r3, [r3, #0]
 8004d6c:	009b      	lsls	r3, r3, #2
 8004d6e:	441a      	add	r2, r3
 8004d70:	8a3b      	ldrh	r3, [r7, #16]
 8004d72:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004d76:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004d7a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004d7e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004d82:	b29b      	uxth	r3, r3
 8004d84:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8004d86:	687a      	ldr	r2, [r7, #4]
 8004d88:	683b      	ldr	r3, [r7, #0]
 8004d8a:	781b      	ldrb	r3, [r3, #0]
 8004d8c:	009b      	lsls	r3, r3, #2
 8004d8e:	4413      	add	r3, r2
 8004d90:	881b      	ldrh	r3, [r3, #0]
 8004d92:	b29b      	uxth	r3, r3
 8004d94:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004d98:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004d9c:	81fb      	strh	r3, [r7, #14]
 8004d9e:	687a      	ldr	r2, [r7, #4]
 8004da0:	683b      	ldr	r3, [r7, #0]
 8004da2:	781b      	ldrb	r3, [r3, #0]
 8004da4:	009b      	lsls	r3, r3, #2
 8004da6:	441a      	add	r2, r3
 8004da8:	89fb      	ldrh	r3, [r7, #14]
 8004daa:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004dae:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004db2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004db6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004dba:	b29b      	uxth	r3, r3
 8004dbc:	8013      	strh	r3, [r2, #0]
 8004dbe:	e14d      	b.n	800505c <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 8004dc0:	683b      	ldr	r3, [r7, #0]
 8004dc2:	785b      	ldrb	r3, [r3, #1]
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	f040 80a5 	bne.w	8004f14 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8004dca:	687a      	ldr	r2, [r7, #4]
 8004dcc:	683b      	ldr	r3, [r7, #0]
 8004dce:	781b      	ldrb	r3, [r3, #0]
 8004dd0:	009b      	lsls	r3, r3, #2
 8004dd2:	4413      	add	r3, r2
 8004dd4:	881b      	ldrh	r3, [r3, #0]
 8004dd6:	843b      	strh	r3, [r7, #32]
 8004dd8:	8c3b      	ldrh	r3, [r7, #32]
 8004dda:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d01b      	beq.n	8004e1a <USB_DeactivateEndpoint+0x18a>
 8004de2:	687a      	ldr	r2, [r7, #4]
 8004de4:	683b      	ldr	r3, [r7, #0]
 8004de6:	781b      	ldrb	r3, [r3, #0]
 8004de8:	009b      	lsls	r3, r3, #2
 8004dea:	4413      	add	r3, r2
 8004dec:	881b      	ldrh	r3, [r3, #0]
 8004dee:	b29b      	uxth	r3, r3
 8004df0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004df4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004df8:	83fb      	strh	r3, [r7, #30]
 8004dfa:	687a      	ldr	r2, [r7, #4]
 8004dfc:	683b      	ldr	r3, [r7, #0]
 8004dfe:	781b      	ldrb	r3, [r3, #0]
 8004e00:	009b      	lsls	r3, r3, #2
 8004e02:	441a      	add	r2, r3
 8004e04:	8bfb      	ldrh	r3, [r7, #30]
 8004e06:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004e0a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004e0e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004e12:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004e16:	b29b      	uxth	r3, r3
 8004e18:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8004e1a:	687a      	ldr	r2, [r7, #4]
 8004e1c:	683b      	ldr	r3, [r7, #0]
 8004e1e:	781b      	ldrb	r3, [r3, #0]
 8004e20:	009b      	lsls	r3, r3, #2
 8004e22:	4413      	add	r3, r2
 8004e24:	881b      	ldrh	r3, [r3, #0]
 8004e26:	83bb      	strh	r3, [r7, #28]
 8004e28:	8bbb      	ldrh	r3, [r7, #28]
 8004e2a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d01b      	beq.n	8004e6a <USB_DeactivateEndpoint+0x1da>
 8004e32:	687a      	ldr	r2, [r7, #4]
 8004e34:	683b      	ldr	r3, [r7, #0]
 8004e36:	781b      	ldrb	r3, [r3, #0]
 8004e38:	009b      	lsls	r3, r3, #2
 8004e3a:	4413      	add	r3, r2
 8004e3c:	881b      	ldrh	r3, [r3, #0]
 8004e3e:	b29b      	uxth	r3, r3
 8004e40:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004e44:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004e48:	837b      	strh	r3, [r7, #26]
 8004e4a:	687a      	ldr	r2, [r7, #4]
 8004e4c:	683b      	ldr	r3, [r7, #0]
 8004e4e:	781b      	ldrb	r3, [r3, #0]
 8004e50:	009b      	lsls	r3, r3, #2
 8004e52:	441a      	add	r2, r3
 8004e54:	8b7b      	ldrh	r3, [r7, #26]
 8004e56:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004e5a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004e5e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004e62:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8004e66:	b29b      	uxth	r3, r3
 8004e68:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 8004e6a:	687a      	ldr	r2, [r7, #4]
 8004e6c:	683b      	ldr	r3, [r7, #0]
 8004e6e:	781b      	ldrb	r3, [r3, #0]
 8004e70:	009b      	lsls	r3, r3, #2
 8004e72:	4413      	add	r3, r2
 8004e74:	881b      	ldrh	r3, [r3, #0]
 8004e76:	b29b      	uxth	r3, r3
 8004e78:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004e7c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004e80:	833b      	strh	r3, [r7, #24]
 8004e82:	687a      	ldr	r2, [r7, #4]
 8004e84:	683b      	ldr	r3, [r7, #0]
 8004e86:	781b      	ldrb	r3, [r3, #0]
 8004e88:	009b      	lsls	r3, r3, #2
 8004e8a:	441a      	add	r2, r3
 8004e8c:	8b3b      	ldrh	r3, [r7, #24]
 8004e8e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004e92:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004e96:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004e9a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8004e9e:	b29b      	uxth	r3, r3
 8004ea0:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8004ea2:	687a      	ldr	r2, [r7, #4]
 8004ea4:	683b      	ldr	r3, [r7, #0]
 8004ea6:	781b      	ldrb	r3, [r3, #0]
 8004ea8:	009b      	lsls	r3, r3, #2
 8004eaa:	4413      	add	r3, r2
 8004eac:	881b      	ldrh	r3, [r3, #0]
 8004eae:	b29b      	uxth	r3, r3
 8004eb0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004eb4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004eb8:	82fb      	strh	r3, [r7, #22]
 8004eba:	687a      	ldr	r2, [r7, #4]
 8004ebc:	683b      	ldr	r3, [r7, #0]
 8004ebe:	781b      	ldrb	r3, [r3, #0]
 8004ec0:	009b      	lsls	r3, r3, #2
 8004ec2:	441a      	add	r2, r3
 8004ec4:	8afb      	ldrh	r3, [r7, #22]
 8004ec6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004eca:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004ece:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004ed2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004ed6:	b29b      	uxth	r3, r3
 8004ed8:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8004eda:	687a      	ldr	r2, [r7, #4]
 8004edc:	683b      	ldr	r3, [r7, #0]
 8004ede:	781b      	ldrb	r3, [r3, #0]
 8004ee0:	009b      	lsls	r3, r3, #2
 8004ee2:	4413      	add	r3, r2
 8004ee4:	881b      	ldrh	r3, [r3, #0]
 8004ee6:	b29b      	uxth	r3, r3
 8004ee8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004eec:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004ef0:	82bb      	strh	r3, [r7, #20]
 8004ef2:	687a      	ldr	r2, [r7, #4]
 8004ef4:	683b      	ldr	r3, [r7, #0]
 8004ef6:	781b      	ldrb	r3, [r3, #0]
 8004ef8:	009b      	lsls	r3, r3, #2
 8004efa:	441a      	add	r2, r3
 8004efc:	8abb      	ldrh	r3, [r7, #20]
 8004efe:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004f02:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004f06:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004f0a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004f0e:	b29b      	uxth	r3, r3
 8004f10:	8013      	strh	r3, [r2, #0]
 8004f12:	e0a3      	b.n	800505c <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8004f14:	687a      	ldr	r2, [r7, #4]
 8004f16:	683b      	ldr	r3, [r7, #0]
 8004f18:	781b      	ldrb	r3, [r3, #0]
 8004f1a:	009b      	lsls	r3, r3, #2
 8004f1c:	4413      	add	r3, r2
 8004f1e:	881b      	ldrh	r3, [r3, #0]
 8004f20:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8004f22:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8004f24:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	d01b      	beq.n	8004f64 <USB_DeactivateEndpoint+0x2d4>
 8004f2c:	687a      	ldr	r2, [r7, #4]
 8004f2e:	683b      	ldr	r3, [r7, #0]
 8004f30:	781b      	ldrb	r3, [r3, #0]
 8004f32:	009b      	lsls	r3, r3, #2
 8004f34:	4413      	add	r3, r2
 8004f36:	881b      	ldrh	r3, [r3, #0]
 8004f38:	b29b      	uxth	r3, r3
 8004f3a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004f3e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004f42:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 8004f44:	687a      	ldr	r2, [r7, #4]
 8004f46:	683b      	ldr	r3, [r7, #0]
 8004f48:	781b      	ldrb	r3, [r3, #0]
 8004f4a:	009b      	lsls	r3, r3, #2
 8004f4c:	441a      	add	r2, r3
 8004f4e:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8004f50:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004f54:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004f58:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004f5c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004f60:	b29b      	uxth	r3, r3
 8004f62:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8004f64:	687a      	ldr	r2, [r7, #4]
 8004f66:	683b      	ldr	r3, [r7, #0]
 8004f68:	781b      	ldrb	r3, [r3, #0]
 8004f6a:	009b      	lsls	r3, r3, #2
 8004f6c:	4413      	add	r3, r2
 8004f6e:	881b      	ldrh	r3, [r3, #0]
 8004f70:	857b      	strh	r3, [r7, #42]	@ 0x2a
 8004f72:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8004f74:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	d01b      	beq.n	8004fb4 <USB_DeactivateEndpoint+0x324>
 8004f7c:	687a      	ldr	r2, [r7, #4]
 8004f7e:	683b      	ldr	r3, [r7, #0]
 8004f80:	781b      	ldrb	r3, [r3, #0]
 8004f82:	009b      	lsls	r3, r3, #2
 8004f84:	4413      	add	r3, r2
 8004f86:	881b      	ldrh	r3, [r3, #0]
 8004f88:	b29b      	uxth	r3, r3
 8004f8a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004f8e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004f92:	853b      	strh	r3, [r7, #40]	@ 0x28
 8004f94:	687a      	ldr	r2, [r7, #4]
 8004f96:	683b      	ldr	r3, [r7, #0]
 8004f98:	781b      	ldrb	r3, [r3, #0]
 8004f9a:	009b      	lsls	r3, r3, #2
 8004f9c:	441a      	add	r2, r3
 8004f9e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8004fa0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004fa4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004fa8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004fac:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8004fb0:	b29b      	uxth	r3, r3
 8004fb2:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8004fb4:	687a      	ldr	r2, [r7, #4]
 8004fb6:	683b      	ldr	r3, [r7, #0]
 8004fb8:	781b      	ldrb	r3, [r3, #0]
 8004fba:	009b      	lsls	r3, r3, #2
 8004fbc:	4413      	add	r3, r2
 8004fbe:	881b      	ldrh	r3, [r3, #0]
 8004fc0:	b29b      	uxth	r3, r3
 8004fc2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004fc6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004fca:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8004fcc:	687a      	ldr	r2, [r7, #4]
 8004fce:	683b      	ldr	r3, [r7, #0]
 8004fd0:	781b      	ldrb	r3, [r3, #0]
 8004fd2:	009b      	lsls	r3, r3, #2
 8004fd4:	441a      	add	r2, r3
 8004fd6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8004fd8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004fdc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004fe0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004fe4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004fe8:	b29b      	uxth	r3, r3
 8004fea:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8004fec:	687a      	ldr	r2, [r7, #4]
 8004fee:	683b      	ldr	r3, [r7, #0]
 8004ff0:	781b      	ldrb	r3, [r3, #0]
 8004ff2:	009b      	lsls	r3, r3, #2
 8004ff4:	4413      	add	r3, r2
 8004ff6:	881b      	ldrh	r3, [r3, #0]
 8004ff8:	b29b      	uxth	r3, r3
 8004ffa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004ffe:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005002:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8005004:	687a      	ldr	r2, [r7, #4]
 8005006:	683b      	ldr	r3, [r7, #0]
 8005008:	781b      	ldrb	r3, [r3, #0]
 800500a:	009b      	lsls	r3, r3, #2
 800500c:	441a      	add	r2, r3
 800500e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005010:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005014:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005018:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800501c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005020:	b29b      	uxth	r3, r3
 8005022:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8005024:	687a      	ldr	r2, [r7, #4]
 8005026:	683b      	ldr	r3, [r7, #0]
 8005028:	781b      	ldrb	r3, [r3, #0]
 800502a:	009b      	lsls	r3, r3, #2
 800502c:	4413      	add	r3, r2
 800502e:	881b      	ldrh	r3, [r3, #0]
 8005030:	b29b      	uxth	r3, r3
 8005032:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005036:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800503a:	847b      	strh	r3, [r7, #34]	@ 0x22
 800503c:	687a      	ldr	r2, [r7, #4]
 800503e:	683b      	ldr	r3, [r7, #0]
 8005040:	781b      	ldrb	r3, [r3, #0]
 8005042:	009b      	lsls	r3, r3, #2
 8005044:	441a      	add	r2, r3
 8005046:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8005048:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800504c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005050:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005054:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005058:	b29b      	uxth	r3, r3
 800505a:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 800505c:	2300      	movs	r3, #0
}
 800505e:	4618      	mov	r0, r3
 8005060:	3734      	adds	r7, #52	@ 0x34
 8005062:	46bd      	mov	sp, r7
 8005064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005068:	4770      	bx	lr

0800506a <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800506a:	b580      	push	{r7, lr}
 800506c:	b0ac      	sub	sp, #176	@ 0xb0
 800506e:	af00      	add	r7, sp, #0
 8005070:	6078      	str	r0, [r7, #4]
 8005072:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 8005074:	683b      	ldr	r3, [r7, #0]
 8005076:	785b      	ldrb	r3, [r3, #1]
 8005078:	2b01      	cmp	r3, #1
 800507a:	f040 84ca 	bne.w	8005a12 <USB_EPStartXfer+0x9a8>
  {
    /* Multi packet transfer */
    if (ep->xfer_len > ep->maxpacket)
 800507e:	683b      	ldr	r3, [r7, #0]
 8005080:	699a      	ldr	r2, [r3, #24]
 8005082:	683b      	ldr	r3, [r7, #0]
 8005084:	691b      	ldr	r3, [r3, #16]
 8005086:	429a      	cmp	r2, r3
 8005088:	d904      	bls.n	8005094 <USB_EPStartXfer+0x2a>
    {
      len = ep->maxpacket;
 800508a:	683b      	ldr	r3, [r7, #0]
 800508c:	691b      	ldr	r3, [r3, #16]
 800508e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005092:	e003      	b.n	800509c <USB_EPStartXfer+0x32>
    }
    else
    {
      len = ep->xfer_len;
 8005094:	683b      	ldr	r3, [r7, #0]
 8005096:	699b      	ldr	r3, [r3, #24]
 8005098:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 800509c:	683b      	ldr	r3, [r7, #0]
 800509e:	7b1b      	ldrb	r3, [r3, #12]
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d122      	bne.n	80050ea <USB_EPStartXfer+0x80>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 80050a4:	683b      	ldr	r3, [r7, #0]
 80050a6:	6959      	ldr	r1, [r3, #20]
 80050a8:	683b      	ldr	r3, [r7, #0]
 80050aa:	88da      	ldrh	r2, [r3, #6]
 80050ac:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80050b0:	b29b      	uxth	r3, r3
 80050b2:	6878      	ldr	r0, [r7, #4]
 80050b4:	f000 fede 	bl	8005e74 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	613b      	str	r3, [r7, #16]
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80050c2:	b29b      	uxth	r3, r3
 80050c4:	461a      	mov	r2, r3
 80050c6:	693b      	ldr	r3, [r7, #16]
 80050c8:	4413      	add	r3, r2
 80050ca:	613b      	str	r3, [r7, #16]
 80050cc:	683b      	ldr	r3, [r7, #0]
 80050ce:	781b      	ldrb	r3, [r3, #0]
 80050d0:	00da      	lsls	r2, r3, #3
 80050d2:	693b      	ldr	r3, [r7, #16]
 80050d4:	4413      	add	r3, r2
 80050d6:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80050da:	60fb      	str	r3, [r7, #12]
 80050dc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80050e0:	b29a      	uxth	r2, r3
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	801a      	strh	r2, [r3, #0]
 80050e6:	f000 bc6f 	b.w	80059c8 <USB_EPStartXfer+0x95e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 80050ea:	683b      	ldr	r3, [r7, #0]
 80050ec:	78db      	ldrb	r3, [r3, #3]
 80050ee:	2b02      	cmp	r3, #2
 80050f0:	f040 831e 	bne.w	8005730 <USB_EPStartXfer+0x6c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 80050f4:	683b      	ldr	r3, [r7, #0]
 80050f6:	6a1a      	ldr	r2, [r3, #32]
 80050f8:	683b      	ldr	r3, [r7, #0]
 80050fa:	691b      	ldr	r3, [r3, #16]
 80050fc:	429a      	cmp	r2, r3
 80050fe:	f240 82cf 	bls.w	80056a0 <USB_EPStartXfer+0x636>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8005102:	687a      	ldr	r2, [r7, #4]
 8005104:	683b      	ldr	r3, [r7, #0]
 8005106:	781b      	ldrb	r3, [r3, #0]
 8005108:	009b      	lsls	r3, r3, #2
 800510a:	4413      	add	r3, r2
 800510c:	881b      	ldrh	r3, [r3, #0]
 800510e:	b29b      	uxth	r3, r3
 8005110:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005114:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005118:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 800511c:	687a      	ldr	r2, [r7, #4]
 800511e:	683b      	ldr	r3, [r7, #0]
 8005120:	781b      	ldrb	r3, [r3, #0]
 8005122:	009b      	lsls	r3, r3, #2
 8005124:	441a      	add	r2, r3
 8005126:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800512a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800512e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005132:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8005136:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800513a:	b29b      	uxth	r3, r3
 800513c:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 800513e:	683b      	ldr	r3, [r7, #0]
 8005140:	6a1a      	ldr	r2, [r3, #32]
 8005142:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005146:	1ad2      	subs	r2, r2, r3
 8005148:	683b      	ldr	r3, [r7, #0]
 800514a:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800514c:	687a      	ldr	r2, [r7, #4]
 800514e:	683b      	ldr	r3, [r7, #0]
 8005150:	781b      	ldrb	r3, [r3, #0]
 8005152:	009b      	lsls	r3, r3, #2
 8005154:	4413      	add	r3, r2
 8005156:	881b      	ldrh	r3, [r3, #0]
 8005158:	b29b      	uxth	r3, r3
 800515a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800515e:	2b00      	cmp	r3, #0
 8005160:	f000 814f 	beq.w	8005402 <USB_EPStartXfer+0x398>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	633b      	str	r3, [r7, #48]	@ 0x30
 8005168:	683b      	ldr	r3, [r7, #0]
 800516a:	785b      	ldrb	r3, [r3, #1]
 800516c:	2b00      	cmp	r3, #0
 800516e:	d16b      	bne.n	8005248 <USB_EPStartXfer+0x1de>
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800517a:	b29b      	uxth	r3, r3
 800517c:	461a      	mov	r2, r3
 800517e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005180:	4413      	add	r3, r2
 8005182:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005184:	683b      	ldr	r3, [r7, #0]
 8005186:	781b      	ldrb	r3, [r3, #0]
 8005188:	00da      	lsls	r2, r3, #3
 800518a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800518c:	4413      	add	r3, r2
 800518e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8005192:	627b      	str	r3, [r7, #36]	@ 0x24
 8005194:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005196:	881b      	ldrh	r3, [r3, #0]
 8005198:	b29b      	uxth	r3, r3
 800519a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800519e:	b29a      	uxth	r2, r3
 80051a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051a2:	801a      	strh	r2, [r3, #0]
 80051a4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d10a      	bne.n	80051c2 <USB_EPStartXfer+0x158>
 80051ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051ae:	881b      	ldrh	r3, [r3, #0]
 80051b0:	b29b      	uxth	r3, r3
 80051b2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80051b6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80051ba:	b29a      	uxth	r2, r3
 80051bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051be:	801a      	strh	r2, [r3, #0]
 80051c0:	e05b      	b.n	800527a <USB_EPStartXfer+0x210>
 80051c2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80051c6:	2b3e      	cmp	r3, #62	@ 0x3e
 80051c8:	d81c      	bhi.n	8005204 <USB_EPStartXfer+0x19a>
 80051ca:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80051ce:	085b      	lsrs	r3, r3, #1
 80051d0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80051d4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80051d8:	f003 0301 	and.w	r3, r3, #1
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d004      	beq.n	80051ea <USB_EPStartXfer+0x180>
 80051e0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80051e4:	3301      	adds	r3, #1
 80051e6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80051ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051ec:	881b      	ldrh	r3, [r3, #0]
 80051ee:	b29a      	uxth	r2, r3
 80051f0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80051f4:	b29b      	uxth	r3, r3
 80051f6:	029b      	lsls	r3, r3, #10
 80051f8:	b29b      	uxth	r3, r3
 80051fa:	4313      	orrs	r3, r2
 80051fc:	b29a      	uxth	r2, r3
 80051fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005200:	801a      	strh	r2, [r3, #0]
 8005202:	e03a      	b.n	800527a <USB_EPStartXfer+0x210>
 8005204:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005208:	095b      	lsrs	r3, r3, #5
 800520a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800520e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005212:	f003 031f 	and.w	r3, r3, #31
 8005216:	2b00      	cmp	r3, #0
 8005218:	d104      	bne.n	8005224 <USB_EPStartXfer+0x1ba>
 800521a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800521e:	3b01      	subs	r3, #1
 8005220:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005224:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005226:	881b      	ldrh	r3, [r3, #0]
 8005228:	b29a      	uxth	r2, r3
 800522a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800522e:	b29b      	uxth	r3, r3
 8005230:	029b      	lsls	r3, r3, #10
 8005232:	b29b      	uxth	r3, r3
 8005234:	4313      	orrs	r3, r2
 8005236:	b29b      	uxth	r3, r3
 8005238:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800523c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005240:	b29a      	uxth	r2, r3
 8005242:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005244:	801a      	strh	r2, [r3, #0]
 8005246:	e018      	b.n	800527a <USB_EPStartXfer+0x210>
 8005248:	683b      	ldr	r3, [r7, #0]
 800524a:	785b      	ldrb	r3, [r3, #1]
 800524c:	2b01      	cmp	r3, #1
 800524e:	d114      	bne.n	800527a <USB_EPStartXfer+0x210>
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005256:	b29b      	uxth	r3, r3
 8005258:	461a      	mov	r2, r3
 800525a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800525c:	4413      	add	r3, r2
 800525e:	633b      	str	r3, [r7, #48]	@ 0x30
 8005260:	683b      	ldr	r3, [r7, #0]
 8005262:	781b      	ldrb	r3, [r3, #0]
 8005264:	00da      	lsls	r2, r3, #3
 8005266:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005268:	4413      	add	r3, r2
 800526a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800526e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005270:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005274:	b29a      	uxth	r2, r3
 8005276:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005278:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800527a:	683b      	ldr	r3, [r7, #0]
 800527c:	895b      	ldrh	r3, [r3, #10]
 800527e:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8005282:	683b      	ldr	r3, [r7, #0]
 8005284:	6959      	ldr	r1, [r3, #20]
 8005286:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800528a:	b29b      	uxth	r3, r3
 800528c:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8005290:	6878      	ldr	r0, [r7, #4]
 8005292:	f000 fdef 	bl	8005e74 <USB_WritePMA>
            ep->xfer_buff += len;
 8005296:	683b      	ldr	r3, [r7, #0]
 8005298:	695a      	ldr	r2, [r3, #20]
 800529a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800529e:	441a      	add	r2, r3
 80052a0:	683b      	ldr	r3, [r7, #0]
 80052a2:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 80052a4:	683b      	ldr	r3, [r7, #0]
 80052a6:	6a1a      	ldr	r2, [r3, #32]
 80052a8:	683b      	ldr	r3, [r7, #0]
 80052aa:	691b      	ldr	r3, [r3, #16]
 80052ac:	429a      	cmp	r2, r3
 80052ae:	d907      	bls.n	80052c0 <USB_EPStartXfer+0x256>
            {
              ep->xfer_len_db -= len;
 80052b0:	683b      	ldr	r3, [r7, #0]
 80052b2:	6a1a      	ldr	r2, [r3, #32]
 80052b4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80052b8:	1ad2      	subs	r2, r2, r3
 80052ba:	683b      	ldr	r3, [r7, #0]
 80052bc:	621a      	str	r2, [r3, #32]
 80052be:	e006      	b.n	80052ce <USB_EPStartXfer+0x264>
            }
            else
            {
              len = ep->xfer_len_db;
 80052c0:	683b      	ldr	r3, [r7, #0]
 80052c2:	6a1b      	ldr	r3, [r3, #32]
 80052c4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 80052c8:	683b      	ldr	r3, [r7, #0]
 80052ca:	2200      	movs	r2, #0
 80052cc:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80052ce:	683b      	ldr	r3, [r7, #0]
 80052d0:	785b      	ldrb	r3, [r3, #1]
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d16b      	bne.n	80053ae <USB_EPStartXfer+0x344>
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	61bb      	str	r3, [r7, #24]
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80052e0:	b29b      	uxth	r3, r3
 80052e2:	461a      	mov	r2, r3
 80052e4:	69bb      	ldr	r3, [r7, #24]
 80052e6:	4413      	add	r3, r2
 80052e8:	61bb      	str	r3, [r7, #24]
 80052ea:	683b      	ldr	r3, [r7, #0]
 80052ec:	781b      	ldrb	r3, [r3, #0]
 80052ee:	00da      	lsls	r2, r3, #3
 80052f0:	69bb      	ldr	r3, [r7, #24]
 80052f2:	4413      	add	r3, r2
 80052f4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80052f8:	617b      	str	r3, [r7, #20]
 80052fa:	697b      	ldr	r3, [r7, #20]
 80052fc:	881b      	ldrh	r3, [r3, #0]
 80052fe:	b29b      	uxth	r3, r3
 8005300:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005304:	b29a      	uxth	r2, r3
 8005306:	697b      	ldr	r3, [r7, #20]
 8005308:	801a      	strh	r2, [r3, #0]
 800530a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800530e:	2b00      	cmp	r3, #0
 8005310:	d10a      	bne.n	8005328 <USB_EPStartXfer+0x2be>
 8005312:	697b      	ldr	r3, [r7, #20]
 8005314:	881b      	ldrh	r3, [r3, #0]
 8005316:	b29b      	uxth	r3, r3
 8005318:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800531c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005320:	b29a      	uxth	r2, r3
 8005322:	697b      	ldr	r3, [r7, #20]
 8005324:	801a      	strh	r2, [r3, #0]
 8005326:	e05d      	b.n	80053e4 <USB_EPStartXfer+0x37a>
 8005328:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800532c:	2b3e      	cmp	r3, #62	@ 0x3e
 800532e:	d81c      	bhi.n	800536a <USB_EPStartXfer+0x300>
 8005330:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005334:	085b      	lsrs	r3, r3, #1
 8005336:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800533a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800533e:	f003 0301 	and.w	r3, r3, #1
 8005342:	2b00      	cmp	r3, #0
 8005344:	d004      	beq.n	8005350 <USB_EPStartXfer+0x2e6>
 8005346:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800534a:	3301      	adds	r3, #1
 800534c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8005350:	697b      	ldr	r3, [r7, #20]
 8005352:	881b      	ldrh	r3, [r3, #0]
 8005354:	b29a      	uxth	r2, r3
 8005356:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800535a:	b29b      	uxth	r3, r3
 800535c:	029b      	lsls	r3, r3, #10
 800535e:	b29b      	uxth	r3, r3
 8005360:	4313      	orrs	r3, r2
 8005362:	b29a      	uxth	r2, r3
 8005364:	697b      	ldr	r3, [r7, #20]
 8005366:	801a      	strh	r2, [r3, #0]
 8005368:	e03c      	b.n	80053e4 <USB_EPStartXfer+0x37a>
 800536a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800536e:	095b      	lsrs	r3, r3, #5
 8005370:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8005374:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005378:	f003 031f 	and.w	r3, r3, #31
 800537c:	2b00      	cmp	r3, #0
 800537e:	d104      	bne.n	800538a <USB_EPStartXfer+0x320>
 8005380:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8005384:	3b01      	subs	r3, #1
 8005386:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800538a:	697b      	ldr	r3, [r7, #20]
 800538c:	881b      	ldrh	r3, [r3, #0]
 800538e:	b29a      	uxth	r2, r3
 8005390:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8005394:	b29b      	uxth	r3, r3
 8005396:	029b      	lsls	r3, r3, #10
 8005398:	b29b      	uxth	r3, r3
 800539a:	4313      	orrs	r3, r2
 800539c:	b29b      	uxth	r3, r3
 800539e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80053a2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80053a6:	b29a      	uxth	r2, r3
 80053a8:	697b      	ldr	r3, [r7, #20]
 80053aa:	801a      	strh	r2, [r3, #0]
 80053ac:	e01a      	b.n	80053e4 <USB_EPStartXfer+0x37a>
 80053ae:	683b      	ldr	r3, [r7, #0]
 80053b0:	785b      	ldrb	r3, [r3, #1]
 80053b2:	2b01      	cmp	r3, #1
 80053b4:	d116      	bne.n	80053e4 <USB_EPStartXfer+0x37a>
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	623b      	str	r3, [r7, #32]
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80053c0:	b29b      	uxth	r3, r3
 80053c2:	461a      	mov	r2, r3
 80053c4:	6a3b      	ldr	r3, [r7, #32]
 80053c6:	4413      	add	r3, r2
 80053c8:	623b      	str	r3, [r7, #32]
 80053ca:	683b      	ldr	r3, [r7, #0]
 80053cc:	781b      	ldrb	r3, [r3, #0]
 80053ce:	00da      	lsls	r2, r3, #3
 80053d0:	6a3b      	ldr	r3, [r7, #32]
 80053d2:	4413      	add	r3, r2
 80053d4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80053d8:	61fb      	str	r3, [r7, #28]
 80053da:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80053de:	b29a      	uxth	r2, r3
 80053e0:	69fb      	ldr	r3, [r7, #28]
 80053e2:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 80053e4:	683b      	ldr	r3, [r7, #0]
 80053e6:	891b      	ldrh	r3, [r3, #8]
 80053e8:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80053ec:	683b      	ldr	r3, [r7, #0]
 80053ee:	6959      	ldr	r1, [r3, #20]
 80053f0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80053f4:	b29b      	uxth	r3, r3
 80053f6:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80053fa:	6878      	ldr	r0, [r7, #4]
 80053fc:	f000 fd3a 	bl	8005e74 <USB_WritePMA>
 8005400:	e2e2      	b.n	80059c8 <USB_EPStartXfer+0x95e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8005402:	683b      	ldr	r3, [r7, #0]
 8005404:	785b      	ldrb	r3, [r3, #1]
 8005406:	2b00      	cmp	r3, #0
 8005408:	d16b      	bne.n	80054e2 <USB_EPStartXfer+0x478>
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005414:	b29b      	uxth	r3, r3
 8005416:	461a      	mov	r2, r3
 8005418:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800541a:	4413      	add	r3, r2
 800541c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800541e:	683b      	ldr	r3, [r7, #0]
 8005420:	781b      	ldrb	r3, [r3, #0]
 8005422:	00da      	lsls	r2, r3, #3
 8005424:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005426:	4413      	add	r3, r2
 8005428:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800542c:	647b      	str	r3, [r7, #68]	@ 0x44
 800542e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005430:	881b      	ldrh	r3, [r3, #0]
 8005432:	b29b      	uxth	r3, r3
 8005434:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005438:	b29a      	uxth	r2, r3
 800543a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800543c:	801a      	strh	r2, [r3, #0]
 800543e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005442:	2b00      	cmp	r3, #0
 8005444:	d10a      	bne.n	800545c <USB_EPStartXfer+0x3f2>
 8005446:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005448:	881b      	ldrh	r3, [r3, #0]
 800544a:	b29b      	uxth	r3, r3
 800544c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005450:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005454:	b29a      	uxth	r2, r3
 8005456:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005458:	801a      	strh	r2, [r3, #0]
 800545a:	e05d      	b.n	8005518 <USB_EPStartXfer+0x4ae>
 800545c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005460:	2b3e      	cmp	r3, #62	@ 0x3e
 8005462:	d81c      	bhi.n	800549e <USB_EPStartXfer+0x434>
 8005464:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005468:	085b      	lsrs	r3, r3, #1
 800546a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800546e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005472:	f003 0301 	and.w	r3, r3, #1
 8005476:	2b00      	cmp	r3, #0
 8005478:	d004      	beq.n	8005484 <USB_EPStartXfer+0x41a>
 800547a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800547e:	3301      	adds	r3, #1
 8005480:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005484:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005486:	881b      	ldrh	r3, [r3, #0]
 8005488:	b29a      	uxth	r2, r3
 800548a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800548e:	b29b      	uxth	r3, r3
 8005490:	029b      	lsls	r3, r3, #10
 8005492:	b29b      	uxth	r3, r3
 8005494:	4313      	orrs	r3, r2
 8005496:	b29a      	uxth	r2, r3
 8005498:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800549a:	801a      	strh	r2, [r3, #0]
 800549c:	e03c      	b.n	8005518 <USB_EPStartXfer+0x4ae>
 800549e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80054a2:	095b      	lsrs	r3, r3, #5
 80054a4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80054a8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80054ac:	f003 031f 	and.w	r3, r3, #31
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d104      	bne.n	80054be <USB_EPStartXfer+0x454>
 80054b4:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80054b8:	3b01      	subs	r3, #1
 80054ba:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80054be:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80054c0:	881b      	ldrh	r3, [r3, #0]
 80054c2:	b29a      	uxth	r2, r3
 80054c4:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80054c8:	b29b      	uxth	r3, r3
 80054ca:	029b      	lsls	r3, r3, #10
 80054cc:	b29b      	uxth	r3, r3
 80054ce:	4313      	orrs	r3, r2
 80054d0:	b29b      	uxth	r3, r3
 80054d2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80054d6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80054da:	b29a      	uxth	r2, r3
 80054dc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80054de:	801a      	strh	r2, [r3, #0]
 80054e0:	e01a      	b.n	8005518 <USB_EPStartXfer+0x4ae>
 80054e2:	683b      	ldr	r3, [r7, #0]
 80054e4:	785b      	ldrb	r3, [r3, #1]
 80054e6:	2b01      	cmp	r3, #1
 80054e8:	d116      	bne.n	8005518 <USB_EPStartXfer+0x4ae>
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	653b      	str	r3, [r7, #80]	@ 0x50
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80054f4:	b29b      	uxth	r3, r3
 80054f6:	461a      	mov	r2, r3
 80054f8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80054fa:	4413      	add	r3, r2
 80054fc:	653b      	str	r3, [r7, #80]	@ 0x50
 80054fe:	683b      	ldr	r3, [r7, #0]
 8005500:	781b      	ldrb	r3, [r3, #0]
 8005502:	00da      	lsls	r2, r3, #3
 8005504:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005506:	4413      	add	r3, r2
 8005508:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800550c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800550e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005512:	b29a      	uxth	r2, r3
 8005514:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005516:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8005518:	683b      	ldr	r3, [r7, #0]
 800551a:	891b      	ldrh	r3, [r3, #8]
 800551c:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8005520:	683b      	ldr	r3, [r7, #0]
 8005522:	6959      	ldr	r1, [r3, #20]
 8005524:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005528:	b29b      	uxth	r3, r3
 800552a:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800552e:	6878      	ldr	r0, [r7, #4]
 8005530:	f000 fca0 	bl	8005e74 <USB_WritePMA>
            ep->xfer_buff += len;
 8005534:	683b      	ldr	r3, [r7, #0]
 8005536:	695a      	ldr	r2, [r3, #20]
 8005538:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800553c:	441a      	add	r2, r3
 800553e:	683b      	ldr	r3, [r7, #0]
 8005540:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8005542:	683b      	ldr	r3, [r7, #0]
 8005544:	6a1a      	ldr	r2, [r3, #32]
 8005546:	683b      	ldr	r3, [r7, #0]
 8005548:	691b      	ldr	r3, [r3, #16]
 800554a:	429a      	cmp	r2, r3
 800554c:	d907      	bls.n	800555e <USB_EPStartXfer+0x4f4>
            {
              ep->xfer_len_db -= len;
 800554e:	683b      	ldr	r3, [r7, #0]
 8005550:	6a1a      	ldr	r2, [r3, #32]
 8005552:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005556:	1ad2      	subs	r2, r2, r3
 8005558:	683b      	ldr	r3, [r7, #0]
 800555a:	621a      	str	r2, [r3, #32]
 800555c:	e006      	b.n	800556c <USB_EPStartXfer+0x502>
            }
            else
            {
              len = ep->xfer_len_db;
 800555e:	683b      	ldr	r3, [r7, #0]
 8005560:	6a1b      	ldr	r3, [r3, #32]
 8005562:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 8005566:	683b      	ldr	r3, [r7, #0]
 8005568:	2200      	movs	r2, #0
 800556a:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	643b      	str	r3, [r7, #64]	@ 0x40
 8005570:	683b      	ldr	r3, [r7, #0]
 8005572:	785b      	ldrb	r3, [r3, #1]
 8005574:	2b00      	cmp	r3, #0
 8005576:	d16b      	bne.n	8005650 <USB_EPStartXfer+0x5e6>
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005582:	b29b      	uxth	r3, r3
 8005584:	461a      	mov	r2, r3
 8005586:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005588:	4413      	add	r3, r2
 800558a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800558c:	683b      	ldr	r3, [r7, #0]
 800558e:	781b      	ldrb	r3, [r3, #0]
 8005590:	00da      	lsls	r2, r3, #3
 8005592:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005594:	4413      	add	r3, r2
 8005596:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800559a:	637b      	str	r3, [r7, #52]	@ 0x34
 800559c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800559e:	881b      	ldrh	r3, [r3, #0]
 80055a0:	b29b      	uxth	r3, r3
 80055a2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80055a6:	b29a      	uxth	r2, r3
 80055a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80055aa:	801a      	strh	r2, [r3, #0]
 80055ac:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d10a      	bne.n	80055ca <USB_EPStartXfer+0x560>
 80055b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80055b6:	881b      	ldrh	r3, [r3, #0]
 80055b8:	b29b      	uxth	r3, r3
 80055ba:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80055be:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80055c2:	b29a      	uxth	r2, r3
 80055c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80055c6:	801a      	strh	r2, [r3, #0]
 80055c8:	e05b      	b.n	8005682 <USB_EPStartXfer+0x618>
 80055ca:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80055ce:	2b3e      	cmp	r3, #62	@ 0x3e
 80055d0:	d81c      	bhi.n	800560c <USB_EPStartXfer+0x5a2>
 80055d2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80055d6:	085b      	lsrs	r3, r3, #1
 80055d8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80055dc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80055e0:	f003 0301 	and.w	r3, r3, #1
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d004      	beq.n	80055f2 <USB_EPStartXfer+0x588>
 80055e8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80055ec:	3301      	adds	r3, #1
 80055ee:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80055f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80055f4:	881b      	ldrh	r3, [r3, #0]
 80055f6:	b29a      	uxth	r2, r3
 80055f8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80055fc:	b29b      	uxth	r3, r3
 80055fe:	029b      	lsls	r3, r3, #10
 8005600:	b29b      	uxth	r3, r3
 8005602:	4313      	orrs	r3, r2
 8005604:	b29a      	uxth	r2, r3
 8005606:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005608:	801a      	strh	r2, [r3, #0]
 800560a:	e03a      	b.n	8005682 <USB_EPStartXfer+0x618>
 800560c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005610:	095b      	lsrs	r3, r3, #5
 8005612:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005616:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800561a:	f003 031f 	and.w	r3, r3, #31
 800561e:	2b00      	cmp	r3, #0
 8005620:	d104      	bne.n	800562c <USB_EPStartXfer+0x5c2>
 8005622:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005626:	3b01      	subs	r3, #1
 8005628:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800562c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800562e:	881b      	ldrh	r3, [r3, #0]
 8005630:	b29a      	uxth	r2, r3
 8005632:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005636:	b29b      	uxth	r3, r3
 8005638:	029b      	lsls	r3, r3, #10
 800563a:	b29b      	uxth	r3, r3
 800563c:	4313      	orrs	r3, r2
 800563e:	b29b      	uxth	r3, r3
 8005640:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005644:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005648:	b29a      	uxth	r2, r3
 800564a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800564c:	801a      	strh	r2, [r3, #0]
 800564e:	e018      	b.n	8005682 <USB_EPStartXfer+0x618>
 8005650:	683b      	ldr	r3, [r7, #0]
 8005652:	785b      	ldrb	r3, [r3, #1]
 8005654:	2b01      	cmp	r3, #1
 8005656:	d114      	bne.n	8005682 <USB_EPStartXfer+0x618>
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800565e:	b29b      	uxth	r3, r3
 8005660:	461a      	mov	r2, r3
 8005662:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005664:	4413      	add	r3, r2
 8005666:	643b      	str	r3, [r7, #64]	@ 0x40
 8005668:	683b      	ldr	r3, [r7, #0]
 800566a:	781b      	ldrb	r3, [r3, #0]
 800566c:	00da      	lsls	r2, r3, #3
 800566e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005670:	4413      	add	r3, r2
 8005672:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8005676:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005678:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800567c:	b29a      	uxth	r2, r3
 800567e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005680:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8005682:	683b      	ldr	r3, [r7, #0]
 8005684:	895b      	ldrh	r3, [r3, #10]
 8005686:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800568a:	683b      	ldr	r3, [r7, #0]
 800568c:	6959      	ldr	r1, [r3, #20]
 800568e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005692:	b29b      	uxth	r3, r3
 8005694:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8005698:	6878      	ldr	r0, [r7, #4]
 800569a:	f000 fbeb 	bl	8005e74 <USB_WritePMA>
 800569e:	e193      	b.n	80059c8 <USB_EPStartXfer+0x95e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 80056a0:	683b      	ldr	r3, [r7, #0]
 80056a2:	6a1b      	ldr	r3, [r3, #32]
 80056a4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 80056a8:	687a      	ldr	r2, [r7, #4]
 80056aa:	683b      	ldr	r3, [r7, #0]
 80056ac:	781b      	ldrb	r3, [r3, #0]
 80056ae:	009b      	lsls	r3, r3, #2
 80056b0:	4413      	add	r3, r2
 80056b2:	881b      	ldrh	r3, [r3, #0]
 80056b4:	b29b      	uxth	r3, r3
 80056b6:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 80056ba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80056be:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 80056c2:	687a      	ldr	r2, [r7, #4]
 80056c4:	683b      	ldr	r3, [r7, #0]
 80056c6:	781b      	ldrb	r3, [r3, #0]
 80056c8:	009b      	lsls	r3, r3, #2
 80056ca:	441a      	add	r2, r3
 80056cc:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 80056d0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80056d4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80056d8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80056dc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80056e0:	b29b      	uxth	r3, r3
 80056e2:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80056ee:	b29b      	uxth	r3, r3
 80056f0:	461a      	mov	r2, r3
 80056f2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80056f4:	4413      	add	r3, r2
 80056f6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80056f8:	683b      	ldr	r3, [r7, #0]
 80056fa:	781b      	ldrb	r3, [r3, #0]
 80056fc:	00da      	lsls	r2, r3, #3
 80056fe:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005700:	4413      	add	r3, r2
 8005702:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8005706:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005708:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800570c:	b29a      	uxth	r2, r3
 800570e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005710:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8005712:	683b      	ldr	r3, [r7, #0]
 8005714:	891b      	ldrh	r3, [r3, #8]
 8005716:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800571a:	683b      	ldr	r3, [r7, #0]
 800571c:	6959      	ldr	r1, [r3, #20]
 800571e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005722:	b29b      	uxth	r3, r3
 8005724:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8005728:	6878      	ldr	r0, [r7, #4]
 800572a:	f000 fba3 	bl	8005e74 <USB_WritePMA>
 800572e:	e14b      	b.n	80059c8 <USB_EPStartXfer+0x95e>
        }
      }
      else /* Manage isochronous double buffer IN mode */
      {
        /* Each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 8005730:	683b      	ldr	r3, [r7, #0]
 8005732:	6a1a      	ldr	r2, [r3, #32]
 8005734:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005738:	1ad2      	subs	r2, r2, r3
 800573a:	683b      	ldr	r3, [r7, #0]
 800573c:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800573e:	687a      	ldr	r2, [r7, #4]
 8005740:	683b      	ldr	r3, [r7, #0]
 8005742:	781b      	ldrb	r3, [r3, #0]
 8005744:	009b      	lsls	r3, r3, #2
 8005746:	4413      	add	r3, r2
 8005748:	881b      	ldrh	r3, [r3, #0]
 800574a:	b29b      	uxth	r3, r3
 800574c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005750:	2b00      	cmp	r3, #0
 8005752:	f000 809a 	beq.w	800588a <USB_EPStartXfer+0x820>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	673b      	str	r3, [r7, #112]	@ 0x70
 800575a:	683b      	ldr	r3, [r7, #0]
 800575c:	785b      	ldrb	r3, [r3, #1]
 800575e:	2b00      	cmp	r3, #0
 8005760:	d16b      	bne.n	800583a <USB_EPStartXfer+0x7d0>
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800576c:	b29b      	uxth	r3, r3
 800576e:	461a      	mov	r2, r3
 8005770:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005772:	4413      	add	r3, r2
 8005774:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005776:	683b      	ldr	r3, [r7, #0]
 8005778:	781b      	ldrb	r3, [r3, #0]
 800577a:	00da      	lsls	r2, r3, #3
 800577c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800577e:	4413      	add	r3, r2
 8005780:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8005784:	667b      	str	r3, [r7, #100]	@ 0x64
 8005786:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005788:	881b      	ldrh	r3, [r3, #0]
 800578a:	b29b      	uxth	r3, r3
 800578c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005790:	b29a      	uxth	r2, r3
 8005792:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005794:	801a      	strh	r2, [r3, #0]
 8005796:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800579a:	2b00      	cmp	r3, #0
 800579c:	d10a      	bne.n	80057b4 <USB_EPStartXfer+0x74a>
 800579e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80057a0:	881b      	ldrh	r3, [r3, #0]
 80057a2:	b29b      	uxth	r3, r3
 80057a4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80057a8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80057ac:	b29a      	uxth	r2, r3
 80057ae:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80057b0:	801a      	strh	r2, [r3, #0]
 80057b2:	e05b      	b.n	800586c <USB_EPStartXfer+0x802>
 80057b4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80057b8:	2b3e      	cmp	r3, #62	@ 0x3e
 80057ba:	d81c      	bhi.n	80057f6 <USB_EPStartXfer+0x78c>
 80057bc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80057c0:	085b      	lsrs	r3, r3, #1
 80057c2:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80057c6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80057ca:	f003 0301 	and.w	r3, r3, #1
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d004      	beq.n	80057dc <USB_EPStartXfer+0x772>
 80057d2:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80057d6:	3301      	adds	r3, #1
 80057d8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80057dc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80057de:	881b      	ldrh	r3, [r3, #0]
 80057e0:	b29a      	uxth	r2, r3
 80057e2:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80057e6:	b29b      	uxth	r3, r3
 80057e8:	029b      	lsls	r3, r3, #10
 80057ea:	b29b      	uxth	r3, r3
 80057ec:	4313      	orrs	r3, r2
 80057ee:	b29a      	uxth	r2, r3
 80057f0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80057f2:	801a      	strh	r2, [r3, #0]
 80057f4:	e03a      	b.n	800586c <USB_EPStartXfer+0x802>
 80057f6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80057fa:	095b      	lsrs	r3, r3, #5
 80057fc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005800:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005804:	f003 031f 	and.w	r3, r3, #31
 8005808:	2b00      	cmp	r3, #0
 800580a:	d104      	bne.n	8005816 <USB_EPStartXfer+0x7ac>
 800580c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005810:	3b01      	subs	r3, #1
 8005812:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005816:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005818:	881b      	ldrh	r3, [r3, #0]
 800581a:	b29a      	uxth	r2, r3
 800581c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005820:	b29b      	uxth	r3, r3
 8005822:	029b      	lsls	r3, r3, #10
 8005824:	b29b      	uxth	r3, r3
 8005826:	4313      	orrs	r3, r2
 8005828:	b29b      	uxth	r3, r3
 800582a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800582e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005832:	b29a      	uxth	r2, r3
 8005834:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005836:	801a      	strh	r2, [r3, #0]
 8005838:	e018      	b.n	800586c <USB_EPStartXfer+0x802>
 800583a:	683b      	ldr	r3, [r7, #0]
 800583c:	785b      	ldrb	r3, [r3, #1]
 800583e:	2b01      	cmp	r3, #1
 8005840:	d114      	bne.n	800586c <USB_EPStartXfer+0x802>
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005848:	b29b      	uxth	r3, r3
 800584a:	461a      	mov	r2, r3
 800584c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800584e:	4413      	add	r3, r2
 8005850:	673b      	str	r3, [r7, #112]	@ 0x70
 8005852:	683b      	ldr	r3, [r7, #0]
 8005854:	781b      	ldrb	r3, [r3, #0]
 8005856:	00da      	lsls	r2, r3, #3
 8005858:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800585a:	4413      	add	r3, r2
 800585c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8005860:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005862:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005866:	b29a      	uxth	r2, r3
 8005868:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800586a:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 800586c:	683b      	ldr	r3, [r7, #0]
 800586e:	895b      	ldrh	r3, [r3, #10]
 8005870:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8005874:	683b      	ldr	r3, [r7, #0]
 8005876:	6959      	ldr	r1, [r3, #20]
 8005878:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800587c:	b29b      	uxth	r3, r3
 800587e:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8005882:	6878      	ldr	r0, [r7, #4]
 8005884:	f000 faf6 	bl	8005e74 <USB_WritePMA>
 8005888:	e09e      	b.n	80059c8 <USB_EPStartXfer+0x95e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800588a:	683b      	ldr	r3, [r7, #0]
 800588c:	785b      	ldrb	r3, [r3, #1]
 800588e:	2b00      	cmp	r3, #0
 8005890:	d16b      	bne.n	800596a <USB_EPStartXfer+0x900>
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800589c:	b29b      	uxth	r3, r3
 800589e:	461a      	mov	r2, r3
 80058a0:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80058a2:	4413      	add	r3, r2
 80058a4:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80058a6:	683b      	ldr	r3, [r7, #0]
 80058a8:	781b      	ldrb	r3, [r3, #0]
 80058aa:	00da      	lsls	r2, r3, #3
 80058ac:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80058ae:	4413      	add	r3, r2
 80058b0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80058b4:	67bb      	str	r3, [r7, #120]	@ 0x78
 80058b6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80058b8:	881b      	ldrh	r3, [r3, #0]
 80058ba:	b29b      	uxth	r3, r3
 80058bc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80058c0:	b29a      	uxth	r2, r3
 80058c2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80058c4:	801a      	strh	r2, [r3, #0]
 80058c6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	d10a      	bne.n	80058e4 <USB_EPStartXfer+0x87a>
 80058ce:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80058d0:	881b      	ldrh	r3, [r3, #0]
 80058d2:	b29b      	uxth	r3, r3
 80058d4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80058d8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80058dc:	b29a      	uxth	r2, r3
 80058de:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80058e0:	801a      	strh	r2, [r3, #0]
 80058e2:	e063      	b.n	80059ac <USB_EPStartXfer+0x942>
 80058e4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80058e8:	2b3e      	cmp	r3, #62	@ 0x3e
 80058ea:	d81c      	bhi.n	8005926 <USB_EPStartXfer+0x8bc>
 80058ec:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80058f0:	085b      	lsrs	r3, r3, #1
 80058f2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80058f6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80058fa:	f003 0301 	and.w	r3, r3, #1
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d004      	beq.n	800590c <USB_EPStartXfer+0x8a2>
 8005902:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005906:	3301      	adds	r3, #1
 8005908:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800590c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800590e:	881b      	ldrh	r3, [r3, #0]
 8005910:	b29a      	uxth	r2, r3
 8005912:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005916:	b29b      	uxth	r3, r3
 8005918:	029b      	lsls	r3, r3, #10
 800591a:	b29b      	uxth	r3, r3
 800591c:	4313      	orrs	r3, r2
 800591e:	b29a      	uxth	r2, r3
 8005920:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005922:	801a      	strh	r2, [r3, #0]
 8005924:	e042      	b.n	80059ac <USB_EPStartXfer+0x942>
 8005926:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800592a:	095b      	lsrs	r3, r3, #5
 800592c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8005930:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005934:	f003 031f 	and.w	r3, r3, #31
 8005938:	2b00      	cmp	r3, #0
 800593a:	d104      	bne.n	8005946 <USB_EPStartXfer+0x8dc>
 800593c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005940:	3b01      	subs	r3, #1
 8005942:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8005946:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005948:	881b      	ldrh	r3, [r3, #0]
 800594a:	b29a      	uxth	r2, r3
 800594c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005950:	b29b      	uxth	r3, r3
 8005952:	029b      	lsls	r3, r3, #10
 8005954:	b29b      	uxth	r3, r3
 8005956:	4313      	orrs	r3, r2
 8005958:	b29b      	uxth	r3, r3
 800595a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800595e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005962:	b29a      	uxth	r2, r3
 8005964:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005966:	801a      	strh	r2, [r3, #0]
 8005968:	e020      	b.n	80059ac <USB_EPStartXfer+0x942>
 800596a:	683b      	ldr	r3, [r7, #0]
 800596c:	785b      	ldrb	r3, [r3, #1]
 800596e:	2b01      	cmp	r3, #1
 8005970:	d11c      	bne.n	80059ac <USB_EPStartXfer+0x942>
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800597e:	b29b      	uxth	r3, r3
 8005980:	461a      	mov	r2, r3
 8005982:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005986:	4413      	add	r3, r2
 8005988:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800598c:	683b      	ldr	r3, [r7, #0]
 800598e:	781b      	ldrb	r3, [r3, #0]
 8005990:	00da      	lsls	r2, r3, #3
 8005992:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005996:	4413      	add	r3, r2
 8005998:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800599c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80059a0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80059a4:	b29a      	uxth	r2, r3
 80059a6:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80059aa:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 80059ac:	683b      	ldr	r3, [r7, #0]
 80059ae:	891b      	ldrh	r3, [r3, #8]
 80059b0:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80059b4:	683b      	ldr	r3, [r7, #0]
 80059b6:	6959      	ldr	r1, [r3, #20]
 80059b8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80059bc:	b29b      	uxth	r3, r3
 80059be:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80059c2:	6878      	ldr	r0, [r7, #4]
 80059c4:	f000 fa56 	bl	8005e74 <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 80059c8:	687a      	ldr	r2, [r7, #4]
 80059ca:	683b      	ldr	r3, [r7, #0]
 80059cc:	781b      	ldrb	r3, [r3, #0]
 80059ce:	009b      	lsls	r3, r3, #2
 80059d0:	4413      	add	r3, r2
 80059d2:	881b      	ldrh	r3, [r3, #0]
 80059d4:	b29b      	uxth	r3, r3
 80059d6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80059da:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80059de:	817b      	strh	r3, [r7, #10]
 80059e0:	897b      	ldrh	r3, [r7, #10]
 80059e2:	f083 0310 	eor.w	r3, r3, #16
 80059e6:	817b      	strh	r3, [r7, #10]
 80059e8:	897b      	ldrh	r3, [r7, #10]
 80059ea:	f083 0320 	eor.w	r3, r3, #32
 80059ee:	817b      	strh	r3, [r7, #10]
 80059f0:	687a      	ldr	r2, [r7, #4]
 80059f2:	683b      	ldr	r3, [r7, #0]
 80059f4:	781b      	ldrb	r3, [r3, #0]
 80059f6:	009b      	lsls	r3, r3, #2
 80059f8:	441a      	add	r2, r3
 80059fa:	897b      	ldrh	r3, [r7, #10]
 80059fc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005a00:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005a04:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005a08:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005a0c:	b29b      	uxth	r3, r3
 8005a0e:	8013      	strh	r3, [r2, #0]
 8005a10:	e0d5      	b.n	8005bbe <USB_EPStartXfer+0xb54>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 8005a12:	683b      	ldr	r3, [r7, #0]
 8005a14:	7b1b      	ldrb	r3, [r3, #12]
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d156      	bne.n	8005ac8 <USB_EPStartXfer+0xa5e>
    {
      if ((ep->xfer_len == 0U) && (ep->type == EP_TYPE_CTRL))
 8005a1a:	683b      	ldr	r3, [r7, #0]
 8005a1c:	699b      	ldr	r3, [r3, #24]
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d122      	bne.n	8005a68 <USB_EPStartXfer+0x9fe>
 8005a22:	683b      	ldr	r3, [r7, #0]
 8005a24:	78db      	ldrb	r3, [r3, #3]
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d11e      	bne.n	8005a68 <USB_EPStartXfer+0x9fe>
      {
        /* This is a status out stage set the OUT_STATUS */
        PCD_SET_OUT_STATUS(USBx, ep->num);
 8005a2a:	687a      	ldr	r2, [r7, #4]
 8005a2c:	683b      	ldr	r3, [r7, #0]
 8005a2e:	781b      	ldrb	r3, [r3, #0]
 8005a30:	009b      	lsls	r3, r3, #2
 8005a32:	4413      	add	r3, r2
 8005a34:	881b      	ldrh	r3, [r3, #0]
 8005a36:	b29b      	uxth	r3, r3
 8005a38:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005a3c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005a40:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
 8005a44:	687a      	ldr	r2, [r7, #4]
 8005a46:	683b      	ldr	r3, [r7, #0]
 8005a48:	781b      	ldrb	r3, [r3, #0]
 8005a4a:	009b      	lsls	r3, r3, #2
 8005a4c:	441a      	add	r2, r3
 8005a4e:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8005a52:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005a56:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005a5a:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8005a5e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005a62:	b29b      	uxth	r3, r3
 8005a64:	8013      	strh	r3, [r2, #0]
 8005a66:	e01d      	b.n	8005aa4 <USB_EPStartXfer+0xa3a>
      }
      else
      {
        PCD_CLEAR_OUT_STATUS(USBx, ep->num);
 8005a68:	687a      	ldr	r2, [r7, #4]
 8005a6a:	683b      	ldr	r3, [r7, #0]
 8005a6c:	781b      	ldrb	r3, [r3, #0]
 8005a6e:	009b      	lsls	r3, r3, #2
 8005a70:	4413      	add	r3, r2
 8005a72:	881b      	ldrh	r3, [r3, #0]
 8005a74:	b29b      	uxth	r3, r3
 8005a76:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8005a7a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005a7e:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
 8005a82:	687a      	ldr	r2, [r7, #4]
 8005a84:	683b      	ldr	r3, [r7, #0]
 8005a86:	781b      	ldrb	r3, [r3, #0]
 8005a88:	009b      	lsls	r3, r3, #2
 8005a8a:	441a      	add	r2, r3
 8005a8c:	f8b7 308c 	ldrh.w	r3, [r7, #140]	@ 0x8c
 8005a90:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005a94:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005a98:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005a9c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005aa0:	b29b      	uxth	r3, r3
 8005aa2:	8013      	strh	r3, [r2, #0]
      }

      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 8005aa4:	683b      	ldr	r3, [r7, #0]
 8005aa6:	699a      	ldr	r2, [r3, #24]
 8005aa8:	683b      	ldr	r3, [r7, #0]
 8005aaa:	691b      	ldr	r3, [r3, #16]
 8005aac:	429a      	cmp	r2, r3
 8005aae:	d907      	bls.n	8005ac0 <USB_EPStartXfer+0xa56>
      {
        ep->xfer_len -= ep->maxpacket;
 8005ab0:	683b      	ldr	r3, [r7, #0]
 8005ab2:	699a      	ldr	r2, [r3, #24]
 8005ab4:	683b      	ldr	r3, [r7, #0]
 8005ab6:	691b      	ldr	r3, [r3, #16]
 8005ab8:	1ad2      	subs	r2, r2, r3
 8005aba:	683b      	ldr	r3, [r7, #0]
 8005abc:	619a      	str	r2, [r3, #24]
 8005abe:	e054      	b.n	8005b6a <USB_EPStartXfer+0xb00>
      }
      else
      {
        ep->xfer_len = 0U;
 8005ac0:	683b      	ldr	r3, [r7, #0]
 8005ac2:	2200      	movs	r2, #0
 8005ac4:	619a      	str	r2, [r3, #24]
 8005ac6:	e050      	b.n	8005b6a <USB_EPStartXfer+0xb00>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 8005ac8:	683b      	ldr	r3, [r7, #0]
 8005aca:	78db      	ldrb	r3, [r3, #3]
 8005acc:	2b02      	cmp	r3, #2
 8005ace:	d142      	bne.n	8005b56 <USB_EPStartXfer+0xaec>
      {
        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 8005ad0:	683b      	ldr	r3, [r7, #0]
 8005ad2:	69db      	ldr	r3, [r3, #28]
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	d048      	beq.n	8005b6a <USB_EPStartXfer+0xb00>
        {
          /* Update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 8005ad8:	687a      	ldr	r2, [r7, #4]
 8005ada:	683b      	ldr	r3, [r7, #0]
 8005adc:	781b      	ldrb	r3, [r3, #0]
 8005ade:	009b      	lsls	r3, r3, #2
 8005ae0:	4413      	add	r3, r2
 8005ae2:	881b      	ldrh	r3, [r3, #0]
 8005ae4:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92

          /* Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8005ae8:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8005aec:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	d005      	beq.n	8005b00 <USB_EPStartXfer+0xa96>
 8005af4:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8005af8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	d10b      	bne.n	8005b18 <USB_EPStartXfer+0xaae>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8005b00:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8005b04:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	d12e      	bne.n	8005b6a <USB_EPStartXfer+0xb00>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8005b0c:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8005b10:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b14:	2b00      	cmp	r3, #0
 8005b16:	d128      	bne.n	8005b6a <USB_EPStartXfer+0xb00>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 8005b18:	687a      	ldr	r2, [r7, #4]
 8005b1a:	683b      	ldr	r3, [r7, #0]
 8005b1c:	781b      	ldrb	r3, [r3, #0]
 8005b1e:	009b      	lsls	r3, r3, #2
 8005b20:	4413      	add	r3, r2
 8005b22:	881b      	ldrh	r3, [r3, #0]
 8005b24:	b29b      	uxth	r3, r3
 8005b26:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005b2a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005b2e:	f8a7 3090 	strh.w	r3, [r7, #144]	@ 0x90
 8005b32:	687a      	ldr	r2, [r7, #4]
 8005b34:	683b      	ldr	r3, [r7, #0]
 8005b36:	781b      	ldrb	r3, [r3, #0]
 8005b38:	009b      	lsls	r3, r3, #2
 8005b3a:	441a      	add	r2, r3
 8005b3c:	f8b7 3090 	ldrh.w	r3, [r7, #144]	@ 0x90
 8005b40:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005b44:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005b48:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005b4c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8005b50:	b29b      	uxth	r3, r3
 8005b52:	8013      	strh	r3, [r2, #0]
 8005b54:	e009      	b.n	8005b6a <USB_EPStartXfer+0xb00>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 8005b56:	683b      	ldr	r3, [r7, #0]
 8005b58:	78db      	ldrb	r3, [r3, #3]
 8005b5a:	2b01      	cmp	r3, #1
 8005b5c:	d103      	bne.n	8005b66 <USB_EPStartXfer+0xafc>
      {
        /* Only single packet transfer supported in FS */
        ep->xfer_len = 0U;
 8005b5e:	683b      	ldr	r3, [r7, #0]
 8005b60:	2200      	movs	r2, #0
 8005b62:	619a      	str	r2, [r3, #24]
 8005b64:	e001      	b.n	8005b6a <USB_EPStartXfer+0xb00>
      }
      else
      {
        return HAL_ERROR;
 8005b66:	2301      	movs	r3, #1
 8005b68:	e02a      	b.n	8005bc0 <USB_EPStartXfer+0xb56>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8005b6a:	687a      	ldr	r2, [r7, #4]
 8005b6c:	683b      	ldr	r3, [r7, #0]
 8005b6e:	781b      	ldrb	r3, [r3, #0]
 8005b70:	009b      	lsls	r3, r3, #2
 8005b72:	4413      	add	r3, r2
 8005b74:	881b      	ldrh	r3, [r3, #0]
 8005b76:	b29b      	uxth	r3, r3
 8005b78:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005b7c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005b80:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8005b84:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8005b88:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8005b8c:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8005b90:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8005b94:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8005b98:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8005b9c:	687a      	ldr	r2, [r7, #4]
 8005b9e:	683b      	ldr	r3, [r7, #0]
 8005ba0:	781b      	ldrb	r3, [r3, #0]
 8005ba2:	009b      	lsls	r3, r3, #2
 8005ba4:	441a      	add	r2, r3
 8005ba6:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8005baa:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005bae:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005bb2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005bb6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005bba:	b29b      	uxth	r3, r3
 8005bbc:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8005bbe:	2300      	movs	r3, #0
}
 8005bc0:	4618      	mov	r0, r3
 8005bc2:	37b0      	adds	r7, #176	@ 0xb0
 8005bc4:	46bd      	mov	sp, r7
 8005bc6:	bd80      	pop	{r7, pc}

08005bc8 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8005bc8:	b480      	push	{r7}
 8005bca:	b085      	sub	sp, #20
 8005bcc:	af00      	add	r7, sp, #0
 8005bce:	6078      	str	r0, [r7, #4]
 8005bd0:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8005bd2:	683b      	ldr	r3, [r7, #0]
 8005bd4:	785b      	ldrb	r3, [r3, #1]
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d020      	beq.n	8005c1c <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8005bda:	687a      	ldr	r2, [r7, #4]
 8005bdc:	683b      	ldr	r3, [r7, #0]
 8005bde:	781b      	ldrb	r3, [r3, #0]
 8005be0:	009b      	lsls	r3, r3, #2
 8005be2:	4413      	add	r3, r2
 8005be4:	881b      	ldrh	r3, [r3, #0]
 8005be6:	b29b      	uxth	r3, r3
 8005be8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005bec:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005bf0:	81bb      	strh	r3, [r7, #12]
 8005bf2:	89bb      	ldrh	r3, [r7, #12]
 8005bf4:	f083 0310 	eor.w	r3, r3, #16
 8005bf8:	81bb      	strh	r3, [r7, #12]
 8005bfa:	687a      	ldr	r2, [r7, #4]
 8005bfc:	683b      	ldr	r3, [r7, #0]
 8005bfe:	781b      	ldrb	r3, [r3, #0]
 8005c00:	009b      	lsls	r3, r3, #2
 8005c02:	441a      	add	r2, r3
 8005c04:	89bb      	ldrh	r3, [r7, #12]
 8005c06:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005c0a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005c0e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005c12:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005c16:	b29b      	uxth	r3, r3
 8005c18:	8013      	strh	r3, [r2, #0]
 8005c1a:	e01f      	b.n	8005c5c <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8005c1c:	687a      	ldr	r2, [r7, #4]
 8005c1e:	683b      	ldr	r3, [r7, #0]
 8005c20:	781b      	ldrb	r3, [r3, #0]
 8005c22:	009b      	lsls	r3, r3, #2
 8005c24:	4413      	add	r3, r2
 8005c26:	881b      	ldrh	r3, [r3, #0]
 8005c28:	b29b      	uxth	r3, r3
 8005c2a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005c2e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005c32:	81fb      	strh	r3, [r7, #14]
 8005c34:	89fb      	ldrh	r3, [r7, #14]
 8005c36:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8005c3a:	81fb      	strh	r3, [r7, #14]
 8005c3c:	687a      	ldr	r2, [r7, #4]
 8005c3e:	683b      	ldr	r3, [r7, #0]
 8005c40:	781b      	ldrb	r3, [r3, #0]
 8005c42:	009b      	lsls	r3, r3, #2
 8005c44:	441a      	add	r2, r3
 8005c46:	89fb      	ldrh	r3, [r7, #14]
 8005c48:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005c4c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005c50:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005c54:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005c58:	b29b      	uxth	r3, r3
 8005c5a:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8005c5c:	2300      	movs	r3, #0
}
 8005c5e:	4618      	mov	r0, r3
 8005c60:	3714      	adds	r7, #20
 8005c62:	46bd      	mov	sp, r7
 8005c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c68:	4770      	bx	lr

08005c6a <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8005c6a:	b480      	push	{r7}
 8005c6c:	b087      	sub	sp, #28
 8005c6e:	af00      	add	r7, sp, #0
 8005c70:	6078      	str	r0, [r7, #4]
 8005c72:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8005c74:	683b      	ldr	r3, [r7, #0]
 8005c76:	785b      	ldrb	r3, [r3, #1]
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d04c      	beq.n	8005d16 <USB_EPClearStall+0xac>
  {
    PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005c7c:	687a      	ldr	r2, [r7, #4]
 8005c7e:	683b      	ldr	r3, [r7, #0]
 8005c80:	781b      	ldrb	r3, [r3, #0]
 8005c82:	009b      	lsls	r3, r3, #2
 8005c84:	4413      	add	r3, r2
 8005c86:	881b      	ldrh	r3, [r3, #0]
 8005c88:	823b      	strh	r3, [r7, #16]
 8005c8a:	8a3b      	ldrh	r3, [r7, #16]
 8005c8c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	d01b      	beq.n	8005ccc <USB_EPClearStall+0x62>
 8005c94:	687a      	ldr	r2, [r7, #4]
 8005c96:	683b      	ldr	r3, [r7, #0]
 8005c98:	781b      	ldrb	r3, [r3, #0]
 8005c9a:	009b      	lsls	r3, r3, #2
 8005c9c:	4413      	add	r3, r2
 8005c9e:	881b      	ldrh	r3, [r3, #0]
 8005ca0:	b29b      	uxth	r3, r3
 8005ca2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005ca6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005caa:	81fb      	strh	r3, [r7, #14]
 8005cac:	687a      	ldr	r2, [r7, #4]
 8005cae:	683b      	ldr	r3, [r7, #0]
 8005cb0:	781b      	ldrb	r3, [r3, #0]
 8005cb2:	009b      	lsls	r3, r3, #2
 8005cb4:	441a      	add	r2, r3
 8005cb6:	89fb      	ldrh	r3, [r7, #14]
 8005cb8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005cbc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005cc0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005cc4:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8005cc8:	b29b      	uxth	r3, r3
 8005cca:	8013      	strh	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 8005ccc:	683b      	ldr	r3, [r7, #0]
 8005cce:	78db      	ldrb	r3, [r3, #3]
 8005cd0:	2b01      	cmp	r3, #1
 8005cd2:	d06c      	beq.n	8005dae <USB_EPClearStall+0x144>
    {
      /* Configure NAK status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8005cd4:	687a      	ldr	r2, [r7, #4]
 8005cd6:	683b      	ldr	r3, [r7, #0]
 8005cd8:	781b      	ldrb	r3, [r3, #0]
 8005cda:	009b      	lsls	r3, r3, #2
 8005cdc:	4413      	add	r3, r2
 8005cde:	881b      	ldrh	r3, [r3, #0]
 8005ce0:	b29b      	uxth	r3, r3
 8005ce2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005ce6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005cea:	81bb      	strh	r3, [r7, #12]
 8005cec:	89bb      	ldrh	r3, [r7, #12]
 8005cee:	f083 0320 	eor.w	r3, r3, #32
 8005cf2:	81bb      	strh	r3, [r7, #12]
 8005cf4:	687a      	ldr	r2, [r7, #4]
 8005cf6:	683b      	ldr	r3, [r7, #0]
 8005cf8:	781b      	ldrb	r3, [r3, #0]
 8005cfa:	009b      	lsls	r3, r3, #2
 8005cfc:	441a      	add	r2, r3
 8005cfe:	89bb      	ldrh	r3, [r7, #12]
 8005d00:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005d04:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005d08:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005d0c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005d10:	b29b      	uxth	r3, r3
 8005d12:	8013      	strh	r3, [r2, #0]
 8005d14:	e04b      	b.n	8005dae <USB_EPClearStall+0x144>
    }
  }
  else
  {
    PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8005d16:	687a      	ldr	r2, [r7, #4]
 8005d18:	683b      	ldr	r3, [r7, #0]
 8005d1a:	781b      	ldrb	r3, [r3, #0]
 8005d1c:	009b      	lsls	r3, r3, #2
 8005d1e:	4413      	add	r3, r2
 8005d20:	881b      	ldrh	r3, [r3, #0]
 8005d22:	82fb      	strh	r3, [r7, #22]
 8005d24:	8afb      	ldrh	r3, [r7, #22]
 8005d26:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d01b      	beq.n	8005d66 <USB_EPClearStall+0xfc>
 8005d2e:	687a      	ldr	r2, [r7, #4]
 8005d30:	683b      	ldr	r3, [r7, #0]
 8005d32:	781b      	ldrb	r3, [r3, #0]
 8005d34:	009b      	lsls	r3, r3, #2
 8005d36:	4413      	add	r3, r2
 8005d38:	881b      	ldrh	r3, [r3, #0]
 8005d3a:	b29b      	uxth	r3, r3
 8005d3c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005d40:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005d44:	82bb      	strh	r3, [r7, #20]
 8005d46:	687a      	ldr	r2, [r7, #4]
 8005d48:	683b      	ldr	r3, [r7, #0]
 8005d4a:	781b      	ldrb	r3, [r3, #0]
 8005d4c:	009b      	lsls	r3, r3, #2
 8005d4e:	441a      	add	r2, r3
 8005d50:	8abb      	ldrh	r3, [r7, #20]
 8005d52:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005d56:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005d5a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005d5e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005d62:	b29b      	uxth	r3, r3
 8005d64:	8013      	strh	r3, [r2, #0]

    /* Configure VALID status for the Endpoint */
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8005d66:	687a      	ldr	r2, [r7, #4]
 8005d68:	683b      	ldr	r3, [r7, #0]
 8005d6a:	781b      	ldrb	r3, [r3, #0]
 8005d6c:	009b      	lsls	r3, r3, #2
 8005d6e:	4413      	add	r3, r2
 8005d70:	881b      	ldrh	r3, [r3, #0]
 8005d72:	b29b      	uxth	r3, r3
 8005d74:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005d78:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005d7c:	827b      	strh	r3, [r7, #18]
 8005d7e:	8a7b      	ldrh	r3, [r7, #18]
 8005d80:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8005d84:	827b      	strh	r3, [r7, #18]
 8005d86:	8a7b      	ldrh	r3, [r7, #18]
 8005d88:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8005d8c:	827b      	strh	r3, [r7, #18]
 8005d8e:	687a      	ldr	r2, [r7, #4]
 8005d90:	683b      	ldr	r3, [r7, #0]
 8005d92:	781b      	ldrb	r3, [r3, #0]
 8005d94:	009b      	lsls	r3, r3, #2
 8005d96:	441a      	add	r2, r3
 8005d98:	8a7b      	ldrh	r3, [r7, #18]
 8005d9a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005d9e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005da2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005da6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005daa:	b29b      	uxth	r3, r3
 8005dac:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8005dae:	2300      	movs	r3, #0
}
 8005db0:	4618      	mov	r0, r3
 8005db2:	371c      	adds	r7, #28
 8005db4:	46bd      	mov	sp, r7
 8005db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dba:	4770      	bx	lr

08005dbc <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 8005dbc:	b480      	push	{r7}
 8005dbe:	b083      	sub	sp, #12
 8005dc0:	af00      	add	r7, sp, #0
 8005dc2:	6078      	str	r0, [r7, #4]
 8005dc4:	460b      	mov	r3, r1
 8005dc6:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 8005dc8:	78fb      	ldrb	r3, [r7, #3]
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d103      	bne.n	8005dd6 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	2280      	movs	r2, #128	@ 0x80
 8005dd2:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 8005dd6:	2300      	movs	r3, #0
}
 8005dd8:	4618      	mov	r0, r3
 8005dda:	370c      	adds	r7, #12
 8005ddc:	46bd      	mov	sp, r7
 8005dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005de2:	4770      	bx	lr

08005de4 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 8005de4:	b480      	push	{r7}
 8005de6:	b083      	sub	sp, #12
 8005de8:	af00      	add	r7, sp, #0
 8005dea:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8005df2:	b29b      	uxth	r3, r3
 8005df4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005df8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005dfc:	b29a      	uxth	r2, r3
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 8005e04:	2300      	movs	r3, #0
}
 8005e06:	4618      	mov	r0, r3
 8005e08:	370c      	adds	r7, #12
 8005e0a:	46bd      	mov	sp, r7
 8005e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e10:	4770      	bx	lr

08005e12 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_TypeDef *USBx)
{
 8005e12:	b480      	push	{r7}
 8005e14:	b083      	sub	sp, #12
 8005e16:	af00      	add	r7, sp, #0
 8005e18:	6078      	str	r0, [r7, #4]
  /* Disable DP Pull-Up bit to disconnect the Internal PU resistor on USB DP line */
  USBx->BCDR &= (uint16_t)(~(USB_BCDR_DPPU));
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8005e20:	b29b      	uxth	r3, r3
 8005e22:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8005e26:	b29a      	uxth	r2, r3
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 8005e2e:	2300      	movs	r3, #0
}
 8005e30:	4618      	mov	r0, r3
 8005e32:	370c      	adds	r7, #12
 8005e34:	46bd      	mov	sp, r7
 8005e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e3a:	4770      	bx	lr

08005e3c <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 8005e3c:	b480      	push	{r7}
 8005e3e:	b085      	sub	sp, #20
 8005e40:	af00      	add	r7, sp, #0
 8005e42:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8005e4a:	b29b      	uxth	r3, r3
 8005e4c:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8005e4e:	68fb      	ldr	r3, [r7, #12]
}
 8005e50:	4618      	mov	r0, r3
 8005e52:	3714      	adds	r7, #20
 8005e54:	46bd      	mov	sp, r7
 8005e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e5a:	4770      	bx	lr

08005e5c <USB_EP0_OutStart>:
  * @param  USBx Selected device
  * @param  psetup pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 8005e5c:	b480      	push	{r7}
 8005e5e:	b083      	sub	sp, #12
 8005e60:	af00      	add	r7, sp, #0
 8005e62:	6078      	str	r0, [r7, #4]
 8005e64:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8005e66:	2300      	movs	r3, #0
}
 8005e68:	4618      	mov	r0, r3
 8005e6a:	370c      	adds	r7, #12
 8005e6c:	46bd      	mov	sp, r7
 8005e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e72:	4770      	bx	lr

08005e74 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8005e74:	b480      	push	{r7}
 8005e76:	b08b      	sub	sp, #44	@ 0x2c
 8005e78:	af00      	add	r7, sp, #0
 8005e7a:	60f8      	str	r0, [r7, #12]
 8005e7c:	60b9      	str	r1, [r7, #8]
 8005e7e:	4611      	mov	r1, r2
 8005e80:	461a      	mov	r2, r3
 8005e82:	460b      	mov	r3, r1
 8005e84:	80fb      	strh	r3, [r7, #6]
 8005e86:	4613      	mov	r3, r2
 8005e88:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8005e8a:	88bb      	ldrh	r3, [r7, #4]
 8005e8c:	3301      	adds	r3, #1
 8005e8e:	085b      	lsrs	r3, r3, #1
 8005e90:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8005e96:	68bb      	ldr	r3, [r7, #8]
 8005e98:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8005e9a:	88fa      	ldrh	r2, [r7, #6]
 8005e9c:	697b      	ldr	r3, [r7, #20]
 8005e9e:	4413      	add	r3, r2
 8005ea0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005ea4:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8005ea6:	69bb      	ldr	r3, [r7, #24]
 8005ea8:	627b      	str	r3, [r7, #36]	@ 0x24
 8005eaa:	e01c      	b.n	8005ee6 <USB_WritePMA+0x72>
  {
    WrVal = pBuf[0];
 8005eac:	69fb      	ldr	r3, [r7, #28]
 8005eae:	781b      	ldrb	r3, [r3, #0]
 8005eb0:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 8005eb2:	69fb      	ldr	r3, [r7, #28]
 8005eb4:	3301      	adds	r3, #1
 8005eb6:	781b      	ldrb	r3, [r3, #0]
 8005eb8:	b21b      	sxth	r3, r3
 8005eba:	021b      	lsls	r3, r3, #8
 8005ebc:	b21a      	sxth	r2, r3
 8005ebe:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8005ec2:	4313      	orrs	r3, r2
 8005ec4:	b21b      	sxth	r3, r3
 8005ec6:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 8005ec8:	6a3b      	ldr	r3, [r7, #32]
 8005eca:	8a7a      	ldrh	r2, [r7, #18]
 8005ecc:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 8005ece:	6a3b      	ldr	r3, [r7, #32]
 8005ed0:	3302      	adds	r3, #2
 8005ed2:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 8005ed4:	69fb      	ldr	r3, [r7, #28]
 8005ed6:	3301      	adds	r3, #1
 8005ed8:	61fb      	str	r3, [r7, #28]
    pBuf++;
 8005eda:	69fb      	ldr	r3, [r7, #28]
 8005edc:	3301      	adds	r3, #1
 8005ede:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 8005ee0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ee2:	3b01      	subs	r3, #1
 8005ee4:	627b      	str	r3, [r7, #36]	@ 0x24
 8005ee6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ee8:	2b00      	cmp	r3, #0
 8005eea:	d1df      	bne.n	8005eac <USB_WritePMA+0x38>
  }
}
 8005eec:	bf00      	nop
 8005eee:	bf00      	nop
 8005ef0:	372c      	adds	r7, #44	@ 0x2c
 8005ef2:	46bd      	mov	sp, r7
 8005ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ef8:	4770      	bx	lr

08005efa <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8005efa:	b480      	push	{r7}
 8005efc:	b08b      	sub	sp, #44	@ 0x2c
 8005efe:	af00      	add	r7, sp, #0
 8005f00:	60f8      	str	r0, [r7, #12]
 8005f02:	60b9      	str	r1, [r7, #8]
 8005f04:	4611      	mov	r1, r2
 8005f06:	461a      	mov	r2, r3
 8005f08:	460b      	mov	r3, r1
 8005f0a:	80fb      	strh	r3, [r7, #6]
 8005f0c:	4613      	mov	r3, r2
 8005f0e:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 8005f10:	88bb      	ldrh	r3, [r7, #4]
 8005f12:	085b      	lsrs	r3, r3, #1
 8005f14:	b29b      	uxth	r3, r3
 8005f16:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8005f1c:	68bb      	ldr	r3, [r7, #8]
 8005f1e:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8005f20:	88fa      	ldrh	r2, [r7, #6]
 8005f22:	697b      	ldr	r3, [r7, #20]
 8005f24:	4413      	add	r3, r2
 8005f26:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005f2a:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8005f2c:	69bb      	ldr	r3, [r7, #24]
 8005f2e:	627b      	str	r3, [r7, #36]	@ 0x24
 8005f30:	e018      	b.n	8005f64 <USB_ReadPMA+0x6a>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 8005f32:	6a3b      	ldr	r3, [r7, #32]
 8005f34:	881b      	ldrh	r3, [r3, #0]
 8005f36:	b29b      	uxth	r3, r3
 8005f38:	613b      	str	r3, [r7, #16]
    pdwVal++;
 8005f3a:	6a3b      	ldr	r3, [r7, #32]
 8005f3c:	3302      	adds	r3, #2
 8005f3e:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8005f40:	693b      	ldr	r3, [r7, #16]
 8005f42:	b2da      	uxtb	r2, r3
 8005f44:	69fb      	ldr	r3, [r7, #28]
 8005f46:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8005f48:	69fb      	ldr	r3, [r7, #28]
 8005f4a:	3301      	adds	r3, #1
 8005f4c:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 8005f4e:	693b      	ldr	r3, [r7, #16]
 8005f50:	0a1b      	lsrs	r3, r3, #8
 8005f52:	b2da      	uxtb	r2, r3
 8005f54:	69fb      	ldr	r3, [r7, #28]
 8005f56:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8005f58:	69fb      	ldr	r3, [r7, #28]
 8005f5a:	3301      	adds	r3, #1
 8005f5c:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 8005f5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f60:	3b01      	subs	r3, #1
 8005f62:	627b      	str	r3, [r7, #36]	@ 0x24
 8005f64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	d1e3      	bne.n	8005f32 <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 8005f6a:	88bb      	ldrh	r3, [r7, #4]
 8005f6c:	f003 0301 	and.w	r3, r3, #1
 8005f70:	b29b      	uxth	r3, r3
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	d007      	beq.n	8005f86 <USB_ReadPMA+0x8c>
  {
    RdVal = *pdwVal;
 8005f76:	6a3b      	ldr	r3, [r7, #32]
 8005f78:	881b      	ldrh	r3, [r3, #0]
 8005f7a:	b29b      	uxth	r3, r3
 8005f7c:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8005f7e:	693b      	ldr	r3, [r7, #16]
 8005f80:	b2da      	uxtb	r2, r3
 8005f82:	69fb      	ldr	r3, [r7, #28]
 8005f84:	701a      	strb	r2, [r3, #0]
  }
}
 8005f86:	bf00      	nop
 8005f88:	372c      	adds	r7, #44	@ 0x2c
 8005f8a:	46bd      	mov	sp, r7
 8005f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f90:	4770      	bx	lr
	...

08005f94 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8005f94:	b580      	push	{r7, lr}
 8005f96:	b084      	sub	sp, #16
 8005f98:	af00      	add	r7, sp, #0
 8005f9a:	6078      	str	r0, [r7, #4]
 8005f9c:	460b      	mov	r3, r1
 8005f9e:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8005fa0:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8005fa4:	f002 fcb4 	bl	8008910 <USBD_static_malloc>
 8005fa8:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	d109      	bne.n	8005fc4 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	32b0      	adds	r2, #176	@ 0xb0
 8005fba:	2100      	movs	r1, #0
 8005fbc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8005fc0:	2302      	movs	r3, #2
 8005fc2:	e0d4      	b.n	800616e <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8005fc4:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 8005fc8:	2100      	movs	r1, #0
 8005fca:	68f8      	ldr	r0, [r7, #12]
 8005fcc:	f002 fcbe 	bl	800894c <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	32b0      	adds	r2, #176	@ 0xb0
 8005fda:	68f9      	ldr	r1, [r7, #12]
 8005fdc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	32b0      	adds	r2, #176	@ 0xb0
 8005fea:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	7c1b      	ldrb	r3, [r3, #16]
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d138      	bne.n	800606e <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8005ffc:	4b5e      	ldr	r3, [pc, #376]	@ (8006178 <USBD_CDC_Init+0x1e4>)
 8005ffe:	7819      	ldrb	r1, [r3, #0]
 8006000:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006004:	2202      	movs	r2, #2
 8006006:	6878      	ldr	r0, [r7, #4]
 8006008:	f002 fa86 	bl	8008518 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800600c:	4b5a      	ldr	r3, [pc, #360]	@ (8006178 <USBD_CDC_Init+0x1e4>)
 800600e:	781b      	ldrb	r3, [r3, #0]
 8006010:	f003 020f 	and.w	r2, r3, #15
 8006014:	6879      	ldr	r1, [r7, #4]
 8006016:	4613      	mov	r3, r2
 8006018:	009b      	lsls	r3, r3, #2
 800601a:	4413      	add	r3, r2
 800601c:	009b      	lsls	r3, r3, #2
 800601e:	440b      	add	r3, r1
 8006020:	3324      	adds	r3, #36	@ 0x24
 8006022:	2201      	movs	r2, #1
 8006024:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8006026:	4b55      	ldr	r3, [pc, #340]	@ (800617c <USBD_CDC_Init+0x1e8>)
 8006028:	7819      	ldrb	r1, [r3, #0]
 800602a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800602e:	2202      	movs	r2, #2
 8006030:	6878      	ldr	r0, [r7, #4]
 8006032:	f002 fa71 	bl	8008518 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8006036:	4b51      	ldr	r3, [pc, #324]	@ (800617c <USBD_CDC_Init+0x1e8>)
 8006038:	781b      	ldrb	r3, [r3, #0]
 800603a:	f003 020f 	and.w	r2, r3, #15
 800603e:	6879      	ldr	r1, [r7, #4]
 8006040:	4613      	mov	r3, r2
 8006042:	009b      	lsls	r3, r3, #2
 8006044:	4413      	add	r3, r2
 8006046:	009b      	lsls	r3, r3, #2
 8006048:	440b      	add	r3, r1
 800604a:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800604e:	2201      	movs	r2, #1
 8006050:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8006052:	4b4b      	ldr	r3, [pc, #300]	@ (8006180 <USBD_CDC_Init+0x1ec>)
 8006054:	781b      	ldrb	r3, [r3, #0]
 8006056:	f003 020f 	and.w	r2, r3, #15
 800605a:	6879      	ldr	r1, [r7, #4]
 800605c:	4613      	mov	r3, r2
 800605e:	009b      	lsls	r3, r3, #2
 8006060:	4413      	add	r3, r2
 8006062:	009b      	lsls	r3, r3, #2
 8006064:	440b      	add	r3, r1
 8006066:	3326      	adds	r3, #38	@ 0x26
 8006068:	2210      	movs	r2, #16
 800606a:	801a      	strh	r2, [r3, #0]
 800606c:	e035      	b.n	80060da <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800606e:	4b42      	ldr	r3, [pc, #264]	@ (8006178 <USBD_CDC_Init+0x1e4>)
 8006070:	7819      	ldrb	r1, [r3, #0]
 8006072:	2340      	movs	r3, #64	@ 0x40
 8006074:	2202      	movs	r2, #2
 8006076:	6878      	ldr	r0, [r7, #4]
 8006078:	f002 fa4e 	bl	8008518 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800607c:	4b3e      	ldr	r3, [pc, #248]	@ (8006178 <USBD_CDC_Init+0x1e4>)
 800607e:	781b      	ldrb	r3, [r3, #0]
 8006080:	f003 020f 	and.w	r2, r3, #15
 8006084:	6879      	ldr	r1, [r7, #4]
 8006086:	4613      	mov	r3, r2
 8006088:	009b      	lsls	r3, r3, #2
 800608a:	4413      	add	r3, r2
 800608c:	009b      	lsls	r3, r3, #2
 800608e:	440b      	add	r3, r1
 8006090:	3324      	adds	r3, #36	@ 0x24
 8006092:	2201      	movs	r2, #1
 8006094:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8006096:	4b39      	ldr	r3, [pc, #228]	@ (800617c <USBD_CDC_Init+0x1e8>)
 8006098:	7819      	ldrb	r1, [r3, #0]
 800609a:	2340      	movs	r3, #64	@ 0x40
 800609c:	2202      	movs	r2, #2
 800609e:	6878      	ldr	r0, [r7, #4]
 80060a0:	f002 fa3a 	bl	8008518 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 80060a4:	4b35      	ldr	r3, [pc, #212]	@ (800617c <USBD_CDC_Init+0x1e8>)
 80060a6:	781b      	ldrb	r3, [r3, #0]
 80060a8:	f003 020f 	and.w	r2, r3, #15
 80060ac:	6879      	ldr	r1, [r7, #4]
 80060ae:	4613      	mov	r3, r2
 80060b0:	009b      	lsls	r3, r3, #2
 80060b2:	4413      	add	r3, r2
 80060b4:	009b      	lsls	r3, r3, #2
 80060b6:	440b      	add	r3, r1
 80060b8:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80060bc:	2201      	movs	r2, #1
 80060be:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 80060c0:	4b2f      	ldr	r3, [pc, #188]	@ (8006180 <USBD_CDC_Init+0x1ec>)
 80060c2:	781b      	ldrb	r3, [r3, #0]
 80060c4:	f003 020f 	and.w	r2, r3, #15
 80060c8:	6879      	ldr	r1, [r7, #4]
 80060ca:	4613      	mov	r3, r2
 80060cc:	009b      	lsls	r3, r3, #2
 80060ce:	4413      	add	r3, r2
 80060d0:	009b      	lsls	r3, r3, #2
 80060d2:	440b      	add	r3, r1
 80060d4:	3326      	adds	r3, #38	@ 0x26
 80060d6:	2210      	movs	r2, #16
 80060d8:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 80060da:	4b29      	ldr	r3, [pc, #164]	@ (8006180 <USBD_CDC_Init+0x1ec>)
 80060dc:	7819      	ldrb	r1, [r3, #0]
 80060de:	2308      	movs	r3, #8
 80060e0:	2203      	movs	r2, #3
 80060e2:	6878      	ldr	r0, [r7, #4]
 80060e4:	f002 fa18 	bl	8008518 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 80060e8:	4b25      	ldr	r3, [pc, #148]	@ (8006180 <USBD_CDC_Init+0x1ec>)
 80060ea:	781b      	ldrb	r3, [r3, #0]
 80060ec:	f003 020f 	and.w	r2, r3, #15
 80060f0:	6879      	ldr	r1, [r7, #4]
 80060f2:	4613      	mov	r3, r2
 80060f4:	009b      	lsls	r3, r3, #2
 80060f6:	4413      	add	r3, r2
 80060f8:	009b      	lsls	r3, r3, #2
 80060fa:	440b      	add	r3, r1
 80060fc:	3324      	adds	r3, #36	@ 0x24
 80060fe:	2201      	movs	r2, #1
 8006100:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	2200      	movs	r2, #0
 8006106:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006110:	687a      	ldr	r2, [r7, #4]
 8006112:	33b0      	adds	r3, #176	@ 0xb0
 8006114:	009b      	lsls	r3, r3, #2
 8006116:	4413      	add	r3, r2
 8006118:	685b      	ldr	r3, [r3, #4]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	2200      	movs	r2, #0
 8006122:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	2200      	movs	r2, #0
 800612a:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8006134:	2b00      	cmp	r3, #0
 8006136:	d101      	bne.n	800613c <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8006138:	2302      	movs	r3, #2
 800613a:	e018      	b.n	800616e <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	7c1b      	ldrb	r3, [r3, #16]
 8006140:	2b00      	cmp	r3, #0
 8006142:	d10a      	bne.n	800615a <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8006144:	4b0d      	ldr	r3, [pc, #52]	@ (800617c <USBD_CDC_Init+0x1e8>)
 8006146:	7819      	ldrb	r1, [r3, #0]
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800614e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006152:	6878      	ldr	r0, [r7, #4]
 8006154:	f002 fb5a 	bl	800880c <USBD_LL_PrepareReceive>
 8006158:	e008      	b.n	800616c <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800615a:	4b08      	ldr	r3, [pc, #32]	@ (800617c <USBD_CDC_Init+0x1e8>)
 800615c:	7819      	ldrb	r1, [r3, #0]
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8006164:	2340      	movs	r3, #64	@ 0x40
 8006166:	6878      	ldr	r0, [r7, #4]
 8006168:	f002 fb50 	bl	800880c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800616c:	2300      	movs	r3, #0
}
 800616e:	4618      	mov	r0, r3
 8006170:	3710      	adds	r7, #16
 8006172:	46bd      	mov	sp, r7
 8006174:	bd80      	pop	{r7, pc}
 8006176:	bf00      	nop
 8006178:	20000093 	.word	0x20000093
 800617c:	20000094 	.word	0x20000094
 8006180:	20000095 	.word	0x20000095

08006184 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006184:	b580      	push	{r7, lr}
 8006186:	b082      	sub	sp, #8
 8006188:	af00      	add	r7, sp, #0
 800618a:	6078      	str	r0, [r7, #4]
 800618c:	460b      	mov	r3, r1
 800618e:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8006190:	4b3a      	ldr	r3, [pc, #232]	@ (800627c <USBD_CDC_DeInit+0xf8>)
 8006192:	781b      	ldrb	r3, [r3, #0]
 8006194:	4619      	mov	r1, r3
 8006196:	6878      	ldr	r0, [r7, #4]
 8006198:	f002 f9fc 	bl	8008594 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 800619c:	4b37      	ldr	r3, [pc, #220]	@ (800627c <USBD_CDC_DeInit+0xf8>)
 800619e:	781b      	ldrb	r3, [r3, #0]
 80061a0:	f003 020f 	and.w	r2, r3, #15
 80061a4:	6879      	ldr	r1, [r7, #4]
 80061a6:	4613      	mov	r3, r2
 80061a8:	009b      	lsls	r3, r3, #2
 80061aa:	4413      	add	r3, r2
 80061ac:	009b      	lsls	r3, r3, #2
 80061ae:	440b      	add	r3, r1
 80061b0:	3324      	adds	r3, #36	@ 0x24
 80061b2:	2200      	movs	r2, #0
 80061b4:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 80061b6:	4b32      	ldr	r3, [pc, #200]	@ (8006280 <USBD_CDC_DeInit+0xfc>)
 80061b8:	781b      	ldrb	r3, [r3, #0]
 80061ba:	4619      	mov	r1, r3
 80061bc:	6878      	ldr	r0, [r7, #4]
 80061be:	f002 f9e9 	bl	8008594 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 80061c2:	4b2f      	ldr	r3, [pc, #188]	@ (8006280 <USBD_CDC_DeInit+0xfc>)
 80061c4:	781b      	ldrb	r3, [r3, #0]
 80061c6:	f003 020f 	and.w	r2, r3, #15
 80061ca:	6879      	ldr	r1, [r7, #4]
 80061cc:	4613      	mov	r3, r2
 80061ce:	009b      	lsls	r3, r3, #2
 80061d0:	4413      	add	r3, r2
 80061d2:	009b      	lsls	r3, r3, #2
 80061d4:	440b      	add	r3, r1
 80061d6:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80061da:	2200      	movs	r2, #0
 80061dc:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 80061de:	4b29      	ldr	r3, [pc, #164]	@ (8006284 <USBD_CDC_DeInit+0x100>)
 80061e0:	781b      	ldrb	r3, [r3, #0]
 80061e2:	4619      	mov	r1, r3
 80061e4:	6878      	ldr	r0, [r7, #4]
 80061e6:	f002 f9d5 	bl	8008594 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 80061ea:	4b26      	ldr	r3, [pc, #152]	@ (8006284 <USBD_CDC_DeInit+0x100>)
 80061ec:	781b      	ldrb	r3, [r3, #0]
 80061ee:	f003 020f 	and.w	r2, r3, #15
 80061f2:	6879      	ldr	r1, [r7, #4]
 80061f4:	4613      	mov	r3, r2
 80061f6:	009b      	lsls	r3, r3, #2
 80061f8:	4413      	add	r3, r2
 80061fa:	009b      	lsls	r3, r3, #2
 80061fc:	440b      	add	r3, r1
 80061fe:	3324      	adds	r3, #36	@ 0x24
 8006200:	2200      	movs	r2, #0
 8006202:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8006204:	4b1f      	ldr	r3, [pc, #124]	@ (8006284 <USBD_CDC_DeInit+0x100>)
 8006206:	781b      	ldrb	r3, [r3, #0]
 8006208:	f003 020f 	and.w	r2, r3, #15
 800620c:	6879      	ldr	r1, [r7, #4]
 800620e:	4613      	mov	r3, r2
 8006210:	009b      	lsls	r3, r3, #2
 8006212:	4413      	add	r3, r2
 8006214:	009b      	lsls	r3, r3, #2
 8006216:	440b      	add	r3, r1
 8006218:	3326      	adds	r3, #38	@ 0x26
 800621a:	2200      	movs	r2, #0
 800621c:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	32b0      	adds	r2, #176	@ 0xb0
 8006228:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800622c:	2b00      	cmp	r3, #0
 800622e:	d01f      	beq.n	8006270 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006236:	687a      	ldr	r2, [r7, #4]
 8006238:	33b0      	adds	r3, #176	@ 0xb0
 800623a:	009b      	lsls	r3, r3, #2
 800623c:	4413      	add	r3, r2
 800623e:	685b      	ldr	r3, [r3, #4]
 8006240:	685b      	ldr	r3, [r3, #4]
 8006242:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	32b0      	adds	r2, #176	@ 0xb0
 800624e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006252:	4618      	mov	r0, r3
 8006254:	f002 fb6a 	bl	800892c <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	32b0      	adds	r2, #176	@ 0xb0
 8006262:	2100      	movs	r1, #0
 8006264:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	2200      	movs	r2, #0
 800626c:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8006270:	2300      	movs	r3, #0
}
 8006272:	4618      	mov	r0, r3
 8006274:	3708      	adds	r7, #8
 8006276:	46bd      	mov	sp, r7
 8006278:	bd80      	pop	{r7, pc}
 800627a:	bf00      	nop
 800627c:	20000093 	.word	0x20000093
 8006280:	20000094 	.word	0x20000094
 8006284:	20000095 	.word	0x20000095

08006288 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8006288:	b580      	push	{r7, lr}
 800628a:	b086      	sub	sp, #24
 800628c:	af00      	add	r7, sp, #0
 800628e:	6078      	str	r0, [r7, #4]
 8006290:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	32b0      	adds	r2, #176	@ 0xb0
 800629c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80062a0:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 80062a2:	2300      	movs	r3, #0
 80062a4:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 80062a6:	2300      	movs	r3, #0
 80062a8:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 80062aa:	2300      	movs	r3, #0
 80062ac:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 80062ae:	693b      	ldr	r3, [r7, #16]
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	d101      	bne.n	80062b8 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 80062b4:	2303      	movs	r3, #3
 80062b6:	e0bf      	b.n	8006438 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80062b8:	683b      	ldr	r3, [r7, #0]
 80062ba:	781b      	ldrb	r3, [r3, #0]
 80062bc:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	d050      	beq.n	8006366 <USBD_CDC_Setup+0xde>
 80062c4:	2b20      	cmp	r3, #32
 80062c6:	f040 80af 	bne.w	8006428 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 80062ca:	683b      	ldr	r3, [r7, #0]
 80062cc:	88db      	ldrh	r3, [r3, #6]
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	d03a      	beq.n	8006348 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 80062d2:	683b      	ldr	r3, [r7, #0]
 80062d4:	781b      	ldrb	r3, [r3, #0]
 80062d6:	b25b      	sxtb	r3, r3
 80062d8:	2b00      	cmp	r3, #0
 80062da:	da1b      	bge.n	8006314 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80062e2:	687a      	ldr	r2, [r7, #4]
 80062e4:	33b0      	adds	r3, #176	@ 0xb0
 80062e6:	009b      	lsls	r3, r3, #2
 80062e8:	4413      	add	r3, r2
 80062ea:	685b      	ldr	r3, [r3, #4]
 80062ec:	689b      	ldr	r3, [r3, #8]
 80062ee:	683a      	ldr	r2, [r7, #0]
 80062f0:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 80062f2:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80062f4:	683a      	ldr	r2, [r7, #0]
 80062f6:	88d2      	ldrh	r2, [r2, #6]
 80062f8:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 80062fa:	683b      	ldr	r3, [r7, #0]
 80062fc:	88db      	ldrh	r3, [r3, #6]
 80062fe:	2b07      	cmp	r3, #7
 8006300:	bf28      	it	cs
 8006302:	2307      	movcs	r3, #7
 8006304:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8006306:	693b      	ldr	r3, [r7, #16]
 8006308:	89fa      	ldrh	r2, [r7, #14]
 800630a:	4619      	mov	r1, r3
 800630c:	6878      	ldr	r0, [r7, #4]
 800630e:	f001 fceb 	bl	8007ce8 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 8006312:	e090      	b.n	8006436 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8006314:	683b      	ldr	r3, [r7, #0]
 8006316:	785a      	ldrb	r2, [r3, #1]
 8006318:	693b      	ldr	r3, [r7, #16]
 800631a:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800631e:	683b      	ldr	r3, [r7, #0]
 8006320:	88db      	ldrh	r3, [r3, #6]
 8006322:	2b3f      	cmp	r3, #63	@ 0x3f
 8006324:	d803      	bhi.n	800632e <USBD_CDC_Setup+0xa6>
 8006326:	683b      	ldr	r3, [r7, #0]
 8006328:	88db      	ldrh	r3, [r3, #6]
 800632a:	b2da      	uxtb	r2, r3
 800632c:	e000      	b.n	8006330 <USBD_CDC_Setup+0xa8>
 800632e:	2240      	movs	r2, #64	@ 0x40
 8006330:	693b      	ldr	r3, [r7, #16]
 8006332:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8006336:	6939      	ldr	r1, [r7, #16]
 8006338:	693b      	ldr	r3, [r7, #16]
 800633a:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 800633e:	461a      	mov	r2, r3
 8006340:	6878      	ldr	r0, [r7, #4]
 8006342:	f001 fcfd 	bl	8007d40 <USBD_CtlPrepareRx>
      break;
 8006346:	e076      	b.n	8006436 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800634e:	687a      	ldr	r2, [r7, #4]
 8006350:	33b0      	adds	r3, #176	@ 0xb0
 8006352:	009b      	lsls	r3, r3, #2
 8006354:	4413      	add	r3, r2
 8006356:	685b      	ldr	r3, [r3, #4]
 8006358:	689b      	ldr	r3, [r3, #8]
 800635a:	683a      	ldr	r2, [r7, #0]
 800635c:	7850      	ldrb	r0, [r2, #1]
 800635e:	2200      	movs	r2, #0
 8006360:	6839      	ldr	r1, [r7, #0]
 8006362:	4798      	blx	r3
      break;
 8006364:	e067      	b.n	8006436 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8006366:	683b      	ldr	r3, [r7, #0]
 8006368:	785b      	ldrb	r3, [r3, #1]
 800636a:	2b0b      	cmp	r3, #11
 800636c:	d851      	bhi.n	8006412 <USBD_CDC_Setup+0x18a>
 800636e:	a201      	add	r2, pc, #4	@ (adr r2, 8006374 <USBD_CDC_Setup+0xec>)
 8006370:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006374:	080063a5 	.word	0x080063a5
 8006378:	08006421 	.word	0x08006421
 800637c:	08006413 	.word	0x08006413
 8006380:	08006413 	.word	0x08006413
 8006384:	08006413 	.word	0x08006413
 8006388:	08006413 	.word	0x08006413
 800638c:	08006413 	.word	0x08006413
 8006390:	08006413 	.word	0x08006413
 8006394:	08006413 	.word	0x08006413
 8006398:	08006413 	.word	0x08006413
 800639c:	080063cf 	.word	0x080063cf
 80063a0:	080063f9 	.word	0x080063f9
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80063aa:	b2db      	uxtb	r3, r3
 80063ac:	2b03      	cmp	r3, #3
 80063ae:	d107      	bne.n	80063c0 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 80063b0:	f107 030a 	add.w	r3, r7, #10
 80063b4:	2202      	movs	r2, #2
 80063b6:	4619      	mov	r1, r3
 80063b8:	6878      	ldr	r0, [r7, #4]
 80063ba:	f001 fc95 	bl	8007ce8 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80063be:	e032      	b.n	8006426 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 80063c0:	6839      	ldr	r1, [r7, #0]
 80063c2:	6878      	ldr	r0, [r7, #4]
 80063c4:	f001 fc13 	bl	8007bee <USBD_CtlError>
            ret = USBD_FAIL;
 80063c8:	2303      	movs	r3, #3
 80063ca:	75fb      	strb	r3, [r7, #23]
          break;
 80063cc:	e02b      	b.n	8006426 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80063d4:	b2db      	uxtb	r3, r3
 80063d6:	2b03      	cmp	r3, #3
 80063d8:	d107      	bne.n	80063ea <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 80063da:	f107 030d 	add.w	r3, r7, #13
 80063de:	2201      	movs	r2, #1
 80063e0:	4619      	mov	r1, r3
 80063e2:	6878      	ldr	r0, [r7, #4]
 80063e4:	f001 fc80 	bl	8007ce8 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80063e8:	e01d      	b.n	8006426 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 80063ea:	6839      	ldr	r1, [r7, #0]
 80063ec:	6878      	ldr	r0, [r7, #4]
 80063ee:	f001 fbfe 	bl	8007bee <USBD_CtlError>
            ret = USBD_FAIL;
 80063f2:	2303      	movs	r3, #3
 80063f4:	75fb      	strb	r3, [r7, #23]
          break;
 80063f6:	e016      	b.n	8006426 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80063fe:	b2db      	uxtb	r3, r3
 8006400:	2b03      	cmp	r3, #3
 8006402:	d00f      	beq.n	8006424 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8006404:	6839      	ldr	r1, [r7, #0]
 8006406:	6878      	ldr	r0, [r7, #4]
 8006408:	f001 fbf1 	bl	8007bee <USBD_CtlError>
            ret = USBD_FAIL;
 800640c:	2303      	movs	r3, #3
 800640e:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8006410:	e008      	b.n	8006424 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8006412:	6839      	ldr	r1, [r7, #0]
 8006414:	6878      	ldr	r0, [r7, #4]
 8006416:	f001 fbea 	bl	8007bee <USBD_CtlError>
          ret = USBD_FAIL;
 800641a:	2303      	movs	r3, #3
 800641c:	75fb      	strb	r3, [r7, #23]
          break;
 800641e:	e002      	b.n	8006426 <USBD_CDC_Setup+0x19e>
          break;
 8006420:	bf00      	nop
 8006422:	e008      	b.n	8006436 <USBD_CDC_Setup+0x1ae>
          break;
 8006424:	bf00      	nop
      }
      break;
 8006426:	e006      	b.n	8006436 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8006428:	6839      	ldr	r1, [r7, #0]
 800642a:	6878      	ldr	r0, [r7, #4]
 800642c:	f001 fbdf 	bl	8007bee <USBD_CtlError>
      ret = USBD_FAIL;
 8006430:	2303      	movs	r3, #3
 8006432:	75fb      	strb	r3, [r7, #23]
      break;
 8006434:	bf00      	nop
  }

  return (uint8_t)ret;
 8006436:	7dfb      	ldrb	r3, [r7, #23]
}
 8006438:	4618      	mov	r0, r3
 800643a:	3718      	adds	r7, #24
 800643c:	46bd      	mov	sp, r7
 800643e:	bd80      	pop	{r7, pc}

08006440 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8006440:	b580      	push	{r7, lr}
 8006442:	b084      	sub	sp, #16
 8006444:	af00      	add	r7, sp, #0
 8006446:	6078      	str	r0, [r7, #4]
 8006448:	460b      	mov	r3, r1
 800644a:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8006452:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	32b0      	adds	r2, #176	@ 0xb0
 800645e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006462:	2b00      	cmp	r3, #0
 8006464:	d101      	bne.n	800646a <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 8006466:	2303      	movs	r3, #3
 8006468:	e065      	b.n	8006536 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	32b0      	adds	r2, #176	@ 0xb0
 8006474:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006478:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800647a:	78fb      	ldrb	r3, [r7, #3]
 800647c:	f003 020f 	and.w	r2, r3, #15
 8006480:	6879      	ldr	r1, [r7, #4]
 8006482:	4613      	mov	r3, r2
 8006484:	009b      	lsls	r3, r3, #2
 8006486:	4413      	add	r3, r2
 8006488:	009b      	lsls	r3, r3, #2
 800648a:	440b      	add	r3, r1
 800648c:	3318      	adds	r3, #24
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	2b00      	cmp	r3, #0
 8006492:	d02f      	beq.n	80064f4 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8006494:	78fb      	ldrb	r3, [r7, #3]
 8006496:	f003 020f 	and.w	r2, r3, #15
 800649a:	6879      	ldr	r1, [r7, #4]
 800649c:	4613      	mov	r3, r2
 800649e:	009b      	lsls	r3, r3, #2
 80064a0:	4413      	add	r3, r2
 80064a2:	009b      	lsls	r3, r3, #2
 80064a4:	440b      	add	r3, r1
 80064a6:	3318      	adds	r3, #24
 80064a8:	681a      	ldr	r2, [r3, #0]
 80064aa:	78fb      	ldrb	r3, [r7, #3]
 80064ac:	f003 010f 	and.w	r1, r3, #15
 80064b0:	68f8      	ldr	r0, [r7, #12]
 80064b2:	460b      	mov	r3, r1
 80064b4:	009b      	lsls	r3, r3, #2
 80064b6:	440b      	add	r3, r1
 80064b8:	00db      	lsls	r3, r3, #3
 80064ba:	4403      	add	r3, r0
 80064bc:	3320      	adds	r3, #32
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	fbb2 f1f3 	udiv	r1, r2, r3
 80064c4:	fb01 f303 	mul.w	r3, r1, r3
 80064c8:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d112      	bne.n	80064f4 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 80064ce:	78fb      	ldrb	r3, [r7, #3]
 80064d0:	f003 020f 	and.w	r2, r3, #15
 80064d4:	6879      	ldr	r1, [r7, #4]
 80064d6:	4613      	mov	r3, r2
 80064d8:	009b      	lsls	r3, r3, #2
 80064da:	4413      	add	r3, r2
 80064dc:	009b      	lsls	r3, r3, #2
 80064de:	440b      	add	r3, r1
 80064e0:	3318      	adds	r3, #24
 80064e2:	2200      	movs	r2, #0
 80064e4:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 80064e6:	78f9      	ldrb	r1, [r7, #3]
 80064e8:	2300      	movs	r3, #0
 80064ea:	2200      	movs	r2, #0
 80064ec:	6878      	ldr	r0, [r7, #4]
 80064ee:	f002 f955 	bl	800879c <USBD_LL_Transmit>
 80064f2:	e01f      	b.n	8006534 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 80064f4:	68bb      	ldr	r3, [r7, #8]
 80064f6:	2200      	movs	r2, #0
 80064f8:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006502:	687a      	ldr	r2, [r7, #4]
 8006504:	33b0      	adds	r3, #176	@ 0xb0
 8006506:	009b      	lsls	r3, r3, #2
 8006508:	4413      	add	r3, r2
 800650a:	685b      	ldr	r3, [r3, #4]
 800650c:	691b      	ldr	r3, [r3, #16]
 800650e:	2b00      	cmp	r3, #0
 8006510:	d010      	beq.n	8006534 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006518:	687a      	ldr	r2, [r7, #4]
 800651a:	33b0      	adds	r3, #176	@ 0xb0
 800651c:	009b      	lsls	r3, r3, #2
 800651e:	4413      	add	r3, r2
 8006520:	685b      	ldr	r3, [r3, #4]
 8006522:	691b      	ldr	r3, [r3, #16]
 8006524:	68ba      	ldr	r2, [r7, #8]
 8006526:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800652a:	68ba      	ldr	r2, [r7, #8]
 800652c:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8006530:	78fa      	ldrb	r2, [r7, #3]
 8006532:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8006534:	2300      	movs	r3, #0
}
 8006536:	4618      	mov	r0, r3
 8006538:	3710      	adds	r7, #16
 800653a:	46bd      	mov	sp, r7
 800653c:	bd80      	pop	{r7, pc}

0800653e <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800653e:	b580      	push	{r7, lr}
 8006540:	b084      	sub	sp, #16
 8006542:	af00      	add	r7, sp, #0
 8006544:	6078      	str	r0, [r7, #4]
 8006546:	460b      	mov	r3, r1
 8006548:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	32b0      	adds	r2, #176	@ 0xb0
 8006554:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006558:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	32b0      	adds	r2, #176	@ 0xb0
 8006564:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006568:	2b00      	cmp	r3, #0
 800656a:	d101      	bne.n	8006570 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800656c:	2303      	movs	r3, #3
 800656e:	e01a      	b.n	80065a6 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8006570:	78fb      	ldrb	r3, [r7, #3]
 8006572:	4619      	mov	r1, r3
 8006574:	6878      	ldr	r0, [r7, #4]
 8006576:	f002 f981 	bl	800887c <USBD_LL_GetRxDataSize>
 800657a:	4602      	mov	r2, r0
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006588:	687a      	ldr	r2, [r7, #4]
 800658a:	33b0      	adds	r3, #176	@ 0xb0
 800658c:	009b      	lsls	r3, r3, #2
 800658e:	4413      	add	r3, r2
 8006590:	685b      	ldr	r3, [r3, #4]
 8006592:	68db      	ldr	r3, [r3, #12]
 8006594:	68fa      	ldr	r2, [r7, #12]
 8006596:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800659a:	68fa      	ldr	r2, [r7, #12]
 800659c:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 80065a0:	4611      	mov	r1, r2
 80065a2:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 80065a4:	2300      	movs	r3, #0
}
 80065a6:	4618      	mov	r0, r3
 80065a8:	3710      	adds	r7, #16
 80065aa:	46bd      	mov	sp, r7
 80065ac:	bd80      	pop	{r7, pc}

080065ae <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 80065ae:	b580      	push	{r7, lr}
 80065b0:	b084      	sub	sp, #16
 80065b2:	af00      	add	r7, sp, #0
 80065b4:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	32b0      	adds	r2, #176	@ 0xb0
 80065c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80065c4:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	2b00      	cmp	r3, #0
 80065ca:	d101      	bne.n	80065d0 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 80065cc:	2303      	movs	r3, #3
 80065ce:	e024      	b.n	800661a <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80065d6:	687a      	ldr	r2, [r7, #4]
 80065d8:	33b0      	adds	r3, #176	@ 0xb0
 80065da:	009b      	lsls	r3, r3, #2
 80065dc:	4413      	add	r3, r2
 80065de:	685b      	ldr	r3, [r3, #4]
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	d019      	beq.n	8006618 <USBD_CDC_EP0_RxReady+0x6a>
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 80065ea:	2bff      	cmp	r3, #255	@ 0xff
 80065ec:	d014      	beq.n	8006618 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80065f4:	687a      	ldr	r2, [r7, #4]
 80065f6:	33b0      	adds	r3, #176	@ 0xb0
 80065f8:	009b      	lsls	r3, r3, #2
 80065fa:	4413      	add	r3, r2
 80065fc:	685b      	ldr	r3, [r3, #4]
 80065fe:	689b      	ldr	r3, [r3, #8]
 8006600:	68fa      	ldr	r2, [r7, #12]
 8006602:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 8006606:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8006608:	68fa      	ldr	r2, [r7, #12]
 800660a:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800660e:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	22ff      	movs	r2, #255	@ 0xff
 8006614:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8006618:	2300      	movs	r3, #0
}
 800661a:	4618      	mov	r0, r3
 800661c:	3710      	adds	r7, #16
 800661e:	46bd      	mov	sp, r7
 8006620:	bd80      	pop	{r7, pc}
	...

08006624 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8006624:	b580      	push	{r7, lr}
 8006626:	b086      	sub	sp, #24
 8006628:	af00      	add	r7, sp, #0
 800662a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800662c:	2182      	movs	r1, #130	@ 0x82
 800662e:	4818      	ldr	r0, [pc, #96]	@ (8006690 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8006630:	f000 fc7d 	bl	8006f2e <USBD_GetEpDesc>
 8006634:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8006636:	2101      	movs	r1, #1
 8006638:	4815      	ldr	r0, [pc, #84]	@ (8006690 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800663a:	f000 fc78 	bl	8006f2e <USBD_GetEpDesc>
 800663e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8006640:	2181      	movs	r1, #129	@ 0x81
 8006642:	4813      	ldr	r0, [pc, #76]	@ (8006690 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8006644:	f000 fc73 	bl	8006f2e <USBD_GetEpDesc>
 8006648:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800664a:	697b      	ldr	r3, [r7, #20]
 800664c:	2b00      	cmp	r3, #0
 800664e:	d002      	beq.n	8006656 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8006650:	697b      	ldr	r3, [r7, #20]
 8006652:	2210      	movs	r2, #16
 8006654:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8006656:	693b      	ldr	r3, [r7, #16]
 8006658:	2b00      	cmp	r3, #0
 800665a:	d006      	beq.n	800666a <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800665c:	693b      	ldr	r3, [r7, #16]
 800665e:	2200      	movs	r2, #0
 8006660:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006664:	711a      	strb	r2, [r3, #4]
 8006666:	2200      	movs	r2, #0
 8006668:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800666a:	68fb      	ldr	r3, [r7, #12]
 800666c:	2b00      	cmp	r3, #0
 800666e:	d006      	beq.n	800667e <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	2200      	movs	r2, #0
 8006674:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006678:	711a      	strb	r2, [r3, #4]
 800667a:	2200      	movs	r2, #0
 800667c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	2243      	movs	r2, #67	@ 0x43
 8006682:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8006684:	4b02      	ldr	r3, [pc, #8]	@ (8006690 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8006686:	4618      	mov	r0, r3
 8006688:	3718      	adds	r7, #24
 800668a:	46bd      	mov	sp, r7
 800668c:	bd80      	pop	{r7, pc}
 800668e:	bf00      	nop
 8006690:	20000050 	.word	0x20000050

08006694 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8006694:	b580      	push	{r7, lr}
 8006696:	b086      	sub	sp, #24
 8006698:	af00      	add	r7, sp, #0
 800669a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800669c:	2182      	movs	r1, #130	@ 0x82
 800669e:	4818      	ldr	r0, [pc, #96]	@ (8006700 <USBD_CDC_GetHSCfgDesc+0x6c>)
 80066a0:	f000 fc45 	bl	8006f2e <USBD_GetEpDesc>
 80066a4:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80066a6:	2101      	movs	r1, #1
 80066a8:	4815      	ldr	r0, [pc, #84]	@ (8006700 <USBD_CDC_GetHSCfgDesc+0x6c>)
 80066aa:	f000 fc40 	bl	8006f2e <USBD_GetEpDesc>
 80066ae:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80066b0:	2181      	movs	r1, #129	@ 0x81
 80066b2:	4813      	ldr	r0, [pc, #76]	@ (8006700 <USBD_CDC_GetHSCfgDesc+0x6c>)
 80066b4:	f000 fc3b 	bl	8006f2e <USBD_GetEpDesc>
 80066b8:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80066ba:	697b      	ldr	r3, [r7, #20]
 80066bc:	2b00      	cmp	r3, #0
 80066be:	d002      	beq.n	80066c6 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 80066c0:	697b      	ldr	r3, [r7, #20]
 80066c2:	2210      	movs	r2, #16
 80066c4:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80066c6:	693b      	ldr	r3, [r7, #16]
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	d006      	beq.n	80066da <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 80066cc:	693b      	ldr	r3, [r7, #16]
 80066ce:	2200      	movs	r2, #0
 80066d0:	711a      	strb	r2, [r3, #4]
 80066d2:	2200      	movs	r2, #0
 80066d4:	f042 0202 	orr.w	r2, r2, #2
 80066d8:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	2b00      	cmp	r3, #0
 80066de:	d006      	beq.n	80066ee <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	2200      	movs	r2, #0
 80066e4:	711a      	strb	r2, [r3, #4]
 80066e6:	2200      	movs	r2, #0
 80066e8:	f042 0202 	orr.w	r2, r2, #2
 80066ec:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	2243      	movs	r2, #67	@ 0x43
 80066f2:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80066f4:	4b02      	ldr	r3, [pc, #8]	@ (8006700 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 80066f6:	4618      	mov	r0, r3
 80066f8:	3718      	adds	r7, #24
 80066fa:	46bd      	mov	sp, r7
 80066fc:	bd80      	pop	{r7, pc}
 80066fe:	bf00      	nop
 8006700:	20000050 	.word	0x20000050

08006704 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8006704:	b580      	push	{r7, lr}
 8006706:	b086      	sub	sp, #24
 8006708:	af00      	add	r7, sp, #0
 800670a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800670c:	2182      	movs	r1, #130	@ 0x82
 800670e:	4818      	ldr	r0, [pc, #96]	@ (8006770 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8006710:	f000 fc0d 	bl	8006f2e <USBD_GetEpDesc>
 8006714:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8006716:	2101      	movs	r1, #1
 8006718:	4815      	ldr	r0, [pc, #84]	@ (8006770 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800671a:	f000 fc08 	bl	8006f2e <USBD_GetEpDesc>
 800671e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8006720:	2181      	movs	r1, #129	@ 0x81
 8006722:	4813      	ldr	r0, [pc, #76]	@ (8006770 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8006724:	f000 fc03 	bl	8006f2e <USBD_GetEpDesc>
 8006728:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800672a:	697b      	ldr	r3, [r7, #20]
 800672c:	2b00      	cmp	r3, #0
 800672e:	d002      	beq.n	8006736 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8006730:	697b      	ldr	r3, [r7, #20]
 8006732:	2210      	movs	r2, #16
 8006734:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8006736:	693b      	ldr	r3, [r7, #16]
 8006738:	2b00      	cmp	r3, #0
 800673a:	d006      	beq.n	800674a <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800673c:	693b      	ldr	r3, [r7, #16]
 800673e:	2200      	movs	r2, #0
 8006740:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006744:	711a      	strb	r2, [r3, #4]
 8006746:	2200      	movs	r2, #0
 8006748:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	2b00      	cmp	r3, #0
 800674e:	d006      	beq.n	800675e <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	2200      	movs	r2, #0
 8006754:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006758:	711a      	strb	r2, [r3, #4]
 800675a:	2200      	movs	r2, #0
 800675c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	2243      	movs	r2, #67	@ 0x43
 8006762:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8006764:	4b02      	ldr	r3, [pc, #8]	@ (8006770 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8006766:	4618      	mov	r0, r3
 8006768:	3718      	adds	r7, #24
 800676a:	46bd      	mov	sp, r7
 800676c:	bd80      	pop	{r7, pc}
 800676e:	bf00      	nop
 8006770:	20000050 	.word	0x20000050

08006774 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8006774:	b480      	push	{r7}
 8006776:	b083      	sub	sp, #12
 8006778:	af00      	add	r7, sp, #0
 800677a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	220a      	movs	r2, #10
 8006780:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8006782:	4b03      	ldr	r3, [pc, #12]	@ (8006790 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8006784:	4618      	mov	r0, r3
 8006786:	370c      	adds	r7, #12
 8006788:	46bd      	mov	sp, r7
 800678a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800678e:	4770      	bx	lr
 8006790:	2000000c 	.word	0x2000000c

08006794 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8006794:	b480      	push	{r7}
 8006796:	b083      	sub	sp, #12
 8006798:	af00      	add	r7, sp, #0
 800679a:	6078      	str	r0, [r7, #4]
 800679c:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800679e:	683b      	ldr	r3, [r7, #0]
 80067a0:	2b00      	cmp	r3, #0
 80067a2:	d101      	bne.n	80067a8 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 80067a4:	2303      	movs	r3, #3
 80067a6:	e009      	b.n	80067bc <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80067ae:	687a      	ldr	r2, [r7, #4]
 80067b0:	33b0      	adds	r3, #176	@ 0xb0
 80067b2:	009b      	lsls	r3, r3, #2
 80067b4:	4413      	add	r3, r2
 80067b6:	683a      	ldr	r2, [r7, #0]
 80067b8:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 80067ba:	2300      	movs	r3, #0
}
 80067bc:	4618      	mov	r0, r3
 80067be:	370c      	adds	r7, #12
 80067c0:	46bd      	mov	sp, r7
 80067c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067c6:	4770      	bx	lr

080067c8 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 80067c8:	b480      	push	{r7}
 80067ca:	b087      	sub	sp, #28
 80067cc:	af00      	add	r7, sp, #0
 80067ce:	60f8      	str	r0, [r7, #12]
 80067d0:	60b9      	str	r1, [r7, #8]
 80067d2:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	32b0      	adds	r2, #176	@ 0xb0
 80067de:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80067e2:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 80067e4:	697b      	ldr	r3, [r7, #20]
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	d101      	bne.n	80067ee <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 80067ea:	2303      	movs	r3, #3
 80067ec:	e008      	b.n	8006800 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 80067ee:	697b      	ldr	r3, [r7, #20]
 80067f0:	68ba      	ldr	r2, [r7, #8]
 80067f2:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 80067f6:	697b      	ldr	r3, [r7, #20]
 80067f8:	687a      	ldr	r2, [r7, #4]
 80067fa:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 80067fe:	2300      	movs	r3, #0
}
 8006800:	4618      	mov	r0, r3
 8006802:	371c      	adds	r7, #28
 8006804:	46bd      	mov	sp, r7
 8006806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800680a:	4770      	bx	lr

0800680c <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800680c:	b480      	push	{r7}
 800680e:	b085      	sub	sp, #20
 8006810:	af00      	add	r7, sp, #0
 8006812:	6078      	str	r0, [r7, #4]
 8006814:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	32b0      	adds	r2, #176	@ 0xb0
 8006820:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006824:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	2b00      	cmp	r3, #0
 800682a:	d101      	bne.n	8006830 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 800682c:	2303      	movs	r3, #3
 800682e:	e004      	b.n	800683a <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	683a      	ldr	r2, [r7, #0]
 8006834:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8006838:	2300      	movs	r3, #0
}
 800683a:	4618      	mov	r0, r3
 800683c:	3714      	adds	r7, #20
 800683e:	46bd      	mov	sp, r7
 8006840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006844:	4770      	bx	lr
	...

08006848 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8006848:	b580      	push	{r7, lr}
 800684a:	b084      	sub	sp, #16
 800684c:	af00      	add	r7, sp, #0
 800684e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	32b0      	adds	r2, #176	@ 0xb0
 800685a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800685e:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	32b0      	adds	r2, #176	@ 0xb0
 800686a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800686e:	2b00      	cmp	r3, #0
 8006870:	d101      	bne.n	8006876 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8006872:	2303      	movs	r3, #3
 8006874:	e018      	b.n	80068a8 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	7c1b      	ldrb	r3, [r3, #16]
 800687a:	2b00      	cmp	r3, #0
 800687c:	d10a      	bne.n	8006894 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800687e:	4b0c      	ldr	r3, [pc, #48]	@ (80068b0 <USBD_CDC_ReceivePacket+0x68>)
 8006880:	7819      	ldrb	r1, [r3, #0]
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8006888:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800688c:	6878      	ldr	r0, [r7, #4]
 800688e:	f001 ffbd 	bl	800880c <USBD_LL_PrepareReceive>
 8006892:	e008      	b.n	80068a6 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8006894:	4b06      	ldr	r3, [pc, #24]	@ (80068b0 <USBD_CDC_ReceivePacket+0x68>)
 8006896:	7819      	ldrb	r1, [r3, #0]
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800689e:	2340      	movs	r3, #64	@ 0x40
 80068a0:	6878      	ldr	r0, [r7, #4]
 80068a2:	f001 ffb3 	bl	800880c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80068a6:	2300      	movs	r3, #0
}
 80068a8:	4618      	mov	r0, r3
 80068aa:	3710      	adds	r7, #16
 80068ac:	46bd      	mov	sp, r7
 80068ae:	bd80      	pop	{r7, pc}
 80068b0:	20000094 	.word	0x20000094

080068b4 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 80068b4:	b580      	push	{r7, lr}
 80068b6:	b086      	sub	sp, #24
 80068b8:	af00      	add	r7, sp, #0
 80068ba:	60f8      	str	r0, [r7, #12]
 80068bc:	60b9      	str	r1, [r7, #8]
 80068be:	4613      	mov	r3, r2
 80068c0:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	2b00      	cmp	r3, #0
 80068c6:	d101      	bne.n	80068cc <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 80068c8:	2303      	movs	r3, #3
 80068ca:	e01f      	b.n	800690c <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	2200      	movs	r2, #0
 80068d0:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 80068d4:	68fb      	ldr	r3, [r7, #12]
 80068d6:	2200      	movs	r2, #0
 80068d8:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	2200      	movs	r2, #0
 80068e0:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 80068e4:	68bb      	ldr	r3, [r7, #8]
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	d003      	beq.n	80068f2 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	68ba      	ldr	r2, [r7, #8]
 80068ee:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80068f2:	68fb      	ldr	r3, [r7, #12]
 80068f4:	2201      	movs	r2, #1
 80068f6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	79fa      	ldrb	r2, [r7, #7]
 80068fe:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8006900:	68f8      	ldr	r0, [r7, #12]
 8006902:	f001 fd75 	bl	80083f0 <USBD_LL_Init>
 8006906:	4603      	mov	r3, r0
 8006908:	75fb      	strb	r3, [r7, #23]

  return ret;
 800690a:	7dfb      	ldrb	r3, [r7, #23]
}
 800690c:	4618      	mov	r0, r3
 800690e:	3718      	adds	r7, #24
 8006910:	46bd      	mov	sp, r7
 8006912:	bd80      	pop	{r7, pc}

08006914 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8006914:	b580      	push	{r7, lr}
 8006916:	b084      	sub	sp, #16
 8006918:	af00      	add	r7, sp, #0
 800691a:	6078      	str	r0, [r7, #4]
 800691c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800691e:	2300      	movs	r3, #0
 8006920:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8006922:	683b      	ldr	r3, [r7, #0]
 8006924:	2b00      	cmp	r3, #0
 8006926:	d101      	bne.n	800692c <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8006928:	2303      	movs	r3, #3
 800692a:	e025      	b.n	8006978 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	683a      	ldr	r2, [r7, #0]
 8006930:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	32ae      	adds	r2, #174	@ 0xae
 800693e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006942:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006944:	2b00      	cmp	r3, #0
 8006946:	d00f      	beq.n	8006968 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	32ae      	adds	r2, #174	@ 0xae
 8006952:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006956:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006958:	f107 020e 	add.w	r2, r7, #14
 800695c:	4610      	mov	r0, r2
 800695e:	4798      	blx	r3
 8006960:	4602      	mov	r2, r0
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800696e:	1c5a      	adds	r2, r3, #1
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 8006976:	2300      	movs	r3, #0
}
 8006978:	4618      	mov	r0, r3
 800697a:	3710      	adds	r7, #16
 800697c:	46bd      	mov	sp, r7
 800697e:	bd80      	pop	{r7, pc}

08006980 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8006980:	b580      	push	{r7, lr}
 8006982:	b082      	sub	sp, #8
 8006984:	af00      	add	r7, sp, #0
 8006986:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8006988:	6878      	ldr	r0, [r7, #4]
 800698a:	f001 fd93 	bl	80084b4 <USBD_LL_Start>
 800698e:	4603      	mov	r3, r0
}
 8006990:	4618      	mov	r0, r3
 8006992:	3708      	adds	r7, #8
 8006994:	46bd      	mov	sp, r7
 8006996:	bd80      	pop	{r7, pc}

08006998 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8006998:	b480      	push	{r7}
 800699a:	b083      	sub	sp, #12
 800699c:	af00      	add	r7, sp, #0
 800699e:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80069a0:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 80069a2:	4618      	mov	r0, r3
 80069a4:	370c      	adds	r7, #12
 80069a6:	46bd      	mov	sp, r7
 80069a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ac:	4770      	bx	lr

080069ae <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80069ae:	b580      	push	{r7, lr}
 80069b0:	b084      	sub	sp, #16
 80069b2:	af00      	add	r7, sp, #0
 80069b4:	6078      	str	r0, [r7, #4]
 80069b6:	460b      	mov	r3, r1
 80069b8:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80069ba:	2300      	movs	r3, #0
 80069bc:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	d009      	beq.n	80069dc <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	78fa      	ldrb	r2, [r7, #3]
 80069d2:	4611      	mov	r1, r2
 80069d4:	6878      	ldr	r0, [r7, #4]
 80069d6:	4798      	blx	r3
 80069d8:	4603      	mov	r3, r0
 80069da:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80069dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80069de:	4618      	mov	r0, r3
 80069e0:	3710      	adds	r7, #16
 80069e2:	46bd      	mov	sp, r7
 80069e4:	bd80      	pop	{r7, pc}

080069e6 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80069e6:	b580      	push	{r7, lr}
 80069e8:	b084      	sub	sp, #16
 80069ea:	af00      	add	r7, sp, #0
 80069ec:	6078      	str	r0, [r7, #4]
 80069ee:	460b      	mov	r3, r1
 80069f0:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80069f2:	2300      	movs	r3, #0
 80069f4:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80069fc:	685b      	ldr	r3, [r3, #4]
 80069fe:	78fa      	ldrb	r2, [r7, #3]
 8006a00:	4611      	mov	r1, r2
 8006a02:	6878      	ldr	r0, [r7, #4]
 8006a04:	4798      	blx	r3
 8006a06:	4603      	mov	r3, r0
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	d001      	beq.n	8006a10 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8006a0c:	2303      	movs	r3, #3
 8006a0e:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8006a10:	7bfb      	ldrb	r3, [r7, #15]
}
 8006a12:	4618      	mov	r0, r3
 8006a14:	3710      	adds	r7, #16
 8006a16:	46bd      	mov	sp, r7
 8006a18:	bd80      	pop	{r7, pc}

08006a1a <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8006a1a:	b580      	push	{r7, lr}
 8006a1c:	b084      	sub	sp, #16
 8006a1e:	af00      	add	r7, sp, #0
 8006a20:	6078      	str	r0, [r7, #4]
 8006a22:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8006a2a:	6839      	ldr	r1, [r7, #0]
 8006a2c:	4618      	mov	r0, r3
 8006a2e:	f001 f8a4 	bl	8007b7a <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	2201      	movs	r2, #1
 8006a36:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8006a40:	461a      	mov	r2, r3
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8006a4e:	f003 031f 	and.w	r3, r3, #31
 8006a52:	2b02      	cmp	r3, #2
 8006a54:	d01a      	beq.n	8006a8c <USBD_LL_SetupStage+0x72>
 8006a56:	2b02      	cmp	r3, #2
 8006a58:	d822      	bhi.n	8006aa0 <USBD_LL_SetupStage+0x86>
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	d002      	beq.n	8006a64 <USBD_LL_SetupStage+0x4a>
 8006a5e:	2b01      	cmp	r3, #1
 8006a60:	d00a      	beq.n	8006a78 <USBD_LL_SetupStage+0x5e>
 8006a62:	e01d      	b.n	8006aa0 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8006a6a:	4619      	mov	r1, r3
 8006a6c:	6878      	ldr	r0, [r7, #4]
 8006a6e:	f000 fad1 	bl	8007014 <USBD_StdDevReq>
 8006a72:	4603      	mov	r3, r0
 8006a74:	73fb      	strb	r3, [r7, #15]
      break;
 8006a76:	e020      	b.n	8006aba <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8006a7e:	4619      	mov	r1, r3
 8006a80:	6878      	ldr	r0, [r7, #4]
 8006a82:	f000 fb39 	bl	80070f8 <USBD_StdItfReq>
 8006a86:	4603      	mov	r3, r0
 8006a88:	73fb      	strb	r3, [r7, #15]
      break;
 8006a8a:	e016      	b.n	8006aba <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8006a92:	4619      	mov	r1, r3
 8006a94:	6878      	ldr	r0, [r7, #4]
 8006a96:	f000 fb9b 	bl	80071d0 <USBD_StdEPReq>
 8006a9a:	4603      	mov	r3, r0
 8006a9c:	73fb      	strb	r3, [r7, #15]
      break;
 8006a9e:	e00c      	b.n	8006aba <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8006aa6:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8006aaa:	b2db      	uxtb	r3, r3
 8006aac:	4619      	mov	r1, r3
 8006aae:	6878      	ldr	r0, [r7, #4]
 8006ab0:	f001 fda6 	bl	8008600 <USBD_LL_StallEP>
 8006ab4:	4603      	mov	r3, r0
 8006ab6:	73fb      	strb	r3, [r7, #15]
      break;
 8006ab8:	bf00      	nop
  }

  return ret;
 8006aba:	7bfb      	ldrb	r3, [r7, #15]
}
 8006abc:	4618      	mov	r0, r3
 8006abe:	3710      	adds	r7, #16
 8006ac0:	46bd      	mov	sp, r7
 8006ac2:	bd80      	pop	{r7, pc}

08006ac4 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8006ac4:	b580      	push	{r7, lr}
 8006ac6:	b086      	sub	sp, #24
 8006ac8:	af00      	add	r7, sp, #0
 8006aca:	60f8      	str	r0, [r7, #12]
 8006acc:	460b      	mov	r3, r1
 8006ace:	607a      	str	r2, [r7, #4]
 8006ad0:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8006ad2:	2300      	movs	r3, #0
 8006ad4:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 8006ad6:	7afb      	ldrb	r3, [r7, #11]
 8006ad8:	2b00      	cmp	r3, #0
 8006ada:	d16e      	bne.n	8006bba <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8006ae2:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8006ae4:	68fb      	ldr	r3, [r7, #12]
 8006ae6:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8006aea:	2b03      	cmp	r3, #3
 8006aec:	f040 8098 	bne.w	8006c20 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 8006af0:	693b      	ldr	r3, [r7, #16]
 8006af2:	689a      	ldr	r2, [r3, #8]
 8006af4:	693b      	ldr	r3, [r7, #16]
 8006af6:	68db      	ldr	r3, [r3, #12]
 8006af8:	429a      	cmp	r2, r3
 8006afa:	d913      	bls.n	8006b24 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 8006afc:	693b      	ldr	r3, [r7, #16]
 8006afe:	689a      	ldr	r2, [r3, #8]
 8006b00:	693b      	ldr	r3, [r7, #16]
 8006b02:	68db      	ldr	r3, [r3, #12]
 8006b04:	1ad2      	subs	r2, r2, r3
 8006b06:	693b      	ldr	r3, [r7, #16]
 8006b08:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8006b0a:	693b      	ldr	r3, [r7, #16]
 8006b0c:	68da      	ldr	r2, [r3, #12]
 8006b0e:	693b      	ldr	r3, [r7, #16]
 8006b10:	689b      	ldr	r3, [r3, #8]
 8006b12:	4293      	cmp	r3, r2
 8006b14:	bf28      	it	cs
 8006b16:	4613      	movcs	r3, r2
 8006b18:	461a      	mov	r2, r3
 8006b1a:	6879      	ldr	r1, [r7, #4]
 8006b1c:	68f8      	ldr	r0, [r7, #12]
 8006b1e:	f001 f92c 	bl	8007d7a <USBD_CtlContinueRx>
 8006b22:	e07d      	b.n	8006c20 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8006b2a:	f003 031f 	and.w	r3, r3, #31
 8006b2e:	2b02      	cmp	r3, #2
 8006b30:	d014      	beq.n	8006b5c <USBD_LL_DataOutStage+0x98>
 8006b32:	2b02      	cmp	r3, #2
 8006b34:	d81d      	bhi.n	8006b72 <USBD_LL_DataOutStage+0xae>
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	d002      	beq.n	8006b40 <USBD_LL_DataOutStage+0x7c>
 8006b3a:	2b01      	cmp	r3, #1
 8006b3c:	d003      	beq.n	8006b46 <USBD_LL_DataOutStage+0x82>
 8006b3e:	e018      	b.n	8006b72 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8006b40:	2300      	movs	r3, #0
 8006b42:	75bb      	strb	r3, [r7, #22]
            break;
 8006b44:	e018      	b.n	8006b78 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8006b46:	68fb      	ldr	r3, [r7, #12]
 8006b48:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8006b4c:	b2db      	uxtb	r3, r3
 8006b4e:	4619      	mov	r1, r3
 8006b50:	68f8      	ldr	r0, [r7, #12]
 8006b52:	f000 f9d2 	bl	8006efa <USBD_CoreFindIF>
 8006b56:	4603      	mov	r3, r0
 8006b58:	75bb      	strb	r3, [r7, #22]
            break;
 8006b5a:	e00d      	b.n	8006b78 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8006b62:	b2db      	uxtb	r3, r3
 8006b64:	4619      	mov	r1, r3
 8006b66:	68f8      	ldr	r0, [r7, #12]
 8006b68:	f000 f9d4 	bl	8006f14 <USBD_CoreFindEP>
 8006b6c:	4603      	mov	r3, r0
 8006b6e:	75bb      	strb	r3, [r7, #22]
            break;
 8006b70:	e002      	b.n	8006b78 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8006b72:	2300      	movs	r3, #0
 8006b74:	75bb      	strb	r3, [r7, #22]
            break;
 8006b76:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8006b78:	7dbb      	ldrb	r3, [r7, #22]
 8006b7a:	2b00      	cmp	r3, #0
 8006b7c:	d119      	bne.n	8006bb2 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006b84:	b2db      	uxtb	r3, r3
 8006b86:	2b03      	cmp	r3, #3
 8006b88:	d113      	bne.n	8006bb2 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8006b8a:	7dba      	ldrb	r2, [r7, #22]
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	32ae      	adds	r2, #174	@ 0xae
 8006b90:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006b94:	691b      	ldr	r3, [r3, #16]
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	d00b      	beq.n	8006bb2 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 8006b9a:	7dba      	ldrb	r2, [r7, #22]
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8006ba2:	7dba      	ldrb	r2, [r7, #22]
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	32ae      	adds	r2, #174	@ 0xae
 8006ba8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006bac:	691b      	ldr	r3, [r3, #16]
 8006bae:	68f8      	ldr	r0, [r7, #12]
 8006bb0:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8006bb2:	68f8      	ldr	r0, [r7, #12]
 8006bb4:	f001 f8f2 	bl	8007d9c <USBD_CtlSendStatus>
 8006bb8:	e032      	b.n	8006c20 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8006bba:	7afb      	ldrb	r3, [r7, #11]
 8006bbc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006bc0:	b2db      	uxtb	r3, r3
 8006bc2:	4619      	mov	r1, r3
 8006bc4:	68f8      	ldr	r0, [r7, #12]
 8006bc6:	f000 f9a5 	bl	8006f14 <USBD_CoreFindEP>
 8006bca:	4603      	mov	r3, r0
 8006bcc:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8006bce:	7dbb      	ldrb	r3, [r7, #22]
 8006bd0:	2bff      	cmp	r3, #255	@ 0xff
 8006bd2:	d025      	beq.n	8006c20 <USBD_LL_DataOutStage+0x15c>
 8006bd4:	7dbb      	ldrb	r3, [r7, #22]
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	d122      	bne.n	8006c20 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006be0:	b2db      	uxtb	r3, r3
 8006be2:	2b03      	cmp	r3, #3
 8006be4:	d117      	bne.n	8006c16 <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8006be6:	7dba      	ldrb	r2, [r7, #22]
 8006be8:	68fb      	ldr	r3, [r7, #12]
 8006bea:	32ae      	adds	r2, #174	@ 0xae
 8006bec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006bf0:	699b      	ldr	r3, [r3, #24]
 8006bf2:	2b00      	cmp	r3, #0
 8006bf4:	d00f      	beq.n	8006c16 <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 8006bf6:	7dba      	ldrb	r2, [r7, #22]
 8006bf8:	68fb      	ldr	r3, [r7, #12]
 8006bfa:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8006bfe:	7dba      	ldrb	r2, [r7, #22]
 8006c00:	68fb      	ldr	r3, [r7, #12]
 8006c02:	32ae      	adds	r2, #174	@ 0xae
 8006c04:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006c08:	699b      	ldr	r3, [r3, #24]
 8006c0a:	7afa      	ldrb	r2, [r7, #11]
 8006c0c:	4611      	mov	r1, r2
 8006c0e:	68f8      	ldr	r0, [r7, #12]
 8006c10:	4798      	blx	r3
 8006c12:	4603      	mov	r3, r0
 8006c14:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8006c16:	7dfb      	ldrb	r3, [r7, #23]
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	d001      	beq.n	8006c20 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 8006c1c:	7dfb      	ldrb	r3, [r7, #23]
 8006c1e:	e000      	b.n	8006c22 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 8006c20:	2300      	movs	r3, #0
}
 8006c22:	4618      	mov	r0, r3
 8006c24:	3718      	adds	r7, #24
 8006c26:	46bd      	mov	sp, r7
 8006c28:	bd80      	pop	{r7, pc}

08006c2a <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8006c2a:	b580      	push	{r7, lr}
 8006c2c:	b086      	sub	sp, #24
 8006c2e:	af00      	add	r7, sp, #0
 8006c30:	60f8      	str	r0, [r7, #12]
 8006c32:	460b      	mov	r3, r1
 8006c34:	607a      	str	r2, [r7, #4]
 8006c36:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 8006c38:	7afb      	ldrb	r3, [r7, #11]
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	d16f      	bne.n	8006d1e <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 8006c3e:	68fb      	ldr	r3, [r7, #12]
 8006c40:	3314      	adds	r3, #20
 8006c42:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8006c4a:	2b02      	cmp	r3, #2
 8006c4c:	d15a      	bne.n	8006d04 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 8006c4e:	693b      	ldr	r3, [r7, #16]
 8006c50:	689a      	ldr	r2, [r3, #8]
 8006c52:	693b      	ldr	r3, [r7, #16]
 8006c54:	68db      	ldr	r3, [r3, #12]
 8006c56:	429a      	cmp	r2, r3
 8006c58:	d914      	bls.n	8006c84 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8006c5a:	693b      	ldr	r3, [r7, #16]
 8006c5c:	689a      	ldr	r2, [r3, #8]
 8006c5e:	693b      	ldr	r3, [r7, #16]
 8006c60:	68db      	ldr	r3, [r3, #12]
 8006c62:	1ad2      	subs	r2, r2, r3
 8006c64:	693b      	ldr	r3, [r7, #16]
 8006c66:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8006c68:	693b      	ldr	r3, [r7, #16]
 8006c6a:	689b      	ldr	r3, [r3, #8]
 8006c6c:	461a      	mov	r2, r3
 8006c6e:	6879      	ldr	r1, [r7, #4]
 8006c70:	68f8      	ldr	r0, [r7, #12]
 8006c72:	f001 f854 	bl	8007d1e <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8006c76:	2300      	movs	r3, #0
 8006c78:	2200      	movs	r2, #0
 8006c7a:	2100      	movs	r1, #0
 8006c7c:	68f8      	ldr	r0, [r7, #12]
 8006c7e:	f001 fdc5 	bl	800880c <USBD_LL_PrepareReceive>
 8006c82:	e03f      	b.n	8006d04 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8006c84:	693b      	ldr	r3, [r7, #16]
 8006c86:	68da      	ldr	r2, [r3, #12]
 8006c88:	693b      	ldr	r3, [r7, #16]
 8006c8a:	689b      	ldr	r3, [r3, #8]
 8006c8c:	429a      	cmp	r2, r3
 8006c8e:	d11c      	bne.n	8006cca <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8006c90:	693b      	ldr	r3, [r7, #16]
 8006c92:	685a      	ldr	r2, [r3, #4]
 8006c94:	693b      	ldr	r3, [r7, #16]
 8006c96:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8006c98:	429a      	cmp	r2, r3
 8006c9a:	d316      	bcc.n	8006cca <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8006c9c:	693b      	ldr	r3, [r7, #16]
 8006c9e:	685a      	ldr	r2, [r3, #4]
 8006ca0:	68fb      	ldr	r3, [r7, #12]
 8006ca2:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8006ca6:	429a      	cmp	r2, r3
 8006ca8:	d20f      	bcs.n	8006cca <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8006caa:	2200      	movs	r2, #0
 8006cac:	2100      	movs	r1, #0
 8006cae:	68f8      	ldr	r0, [r7, #12]
 8006cb0:	f001 f835 	bl	8007d1e <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	2200      	movs	r2, #0
 8006cb8:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8006cbc:	2300      	movs	r3, #0
 8006cbe:	2200      	movs	r2, #0
 8006cc0:	2100      	movs	r1, #0
 8006cc2:	68f8      	ldr	r0, [r7, #12]
 8006cc4:	f001 fda2 	bl	800880c <USBD_LL_PrepareReceive>
 8006cc8:	e01c      	b.n	8006d04 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006cca:	68fb      	ldr	r3, [r7, #12]
 8006ccc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006cd0:	b2db      	uxtb	r3, r3
 8006cd2:	2b03      	cmp	r3, #3
 8006cd4:	d10f      	bne.n	8006cf6 <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006cdc:	68db      	ldr	r3, [r3, #12]
 8006cde:	2b00      	cmp	r3, #0
 8006ce0:	d009      	beq.n	8006cf6 <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 8006ce2:	68fb      	ldr	r3, [r7, #12]
 8006ce4:	2200      	movs	r2, #0
 8006ce6:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006cf0:	68db      	ldr	r3, [r3, #12]
 8006cf2:	68f8      	ldr	r0, [r7, #12]
 8006cf4:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8006cf6:	2180      	movs	r1, #128	@ 0x80
 8006cf8:	68f8      	ldr	r0, [r7, #12]
 8006cfa:	f001 fc81 	bl	8008600 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8006cfe:	68f8      	ldr	r0, [r7, #12]
 8006d00:	f001 f85f 	bl	8007dc2 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8006d04:	68fb      	ldr	r3, [r7, #12]
 8006d06:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	d03a      	beq.n	8006d84 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 8006d0e:	68f8      	ldr	r0, [r7, #12]
 8006d10:	f7ff fe42 	bl	8006998 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8006d14:	68fb      	ldr	r3, [r7, #12]
 8006d16:	2200      	movs	r2, #0
 8006d18:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8006d1c:	e032      	b.n	8006d84 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8006d1e:	7afb      	ldrb	r3, [r7, #11]
 8006d20:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8006d24:	b2db      	uxtb	r3, r3
 8006d26:	4619      	mov	r1, r3
 8006d28:	68f8      	ldr	r0, [r7, #12]
 8006d2a:	f000 f8f3 	bl	8006f14 <USBD_CoreFindEP>
 8006d2e:	4603      	mov	r3, r0
 8006d30:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8006d32:	7dfb      	ldrb	r3, [r7, #23]
 8006d34:	2bff      	cmp	r3, #255	@ 0xff
 8006d36:	d025      	beq.n	8006d84 <USBD_LL_DataInStage+0x15a>
 8006d38:	7dfb      	ldrb	r3, [r7, #23]
 8006d3a:	2b00      	cmp	r3, #0
 8006d3c:	d122      	bne.n	8006d84 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006d44:	b2db      	uxtb	r3, r3
 8006d46:	2b03      	cmp	r3, #3
 8006d48:	d11c      	bne.n	8006d84 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8006d4a:	7dfa      	ldrb	r2, [r7, #23]
 8006d4c:	68fb      	ldr	r3, [r7, #12]
 8006d4e:	32ae      	adds	r2, #174	@ 0xae
 8006d50:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006d54:	695b      	ldr	r3, [r3, #20]
 8006d56:	2b00      	cmp	r3, #0
 8006d58:	d014      	beq.n	8006d84 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 8006d5a:	7dfa      	ldrb	r2, [r7, #23]
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8006d62:	7dfa      	ldrb	r2, [r7, #23]
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	32ae      	adds	r2, #174	@ 0xae
 8006d68:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006d6c:	695b      	ldr	r3, [r3, #20]
 8006d6e:	7afa      	ldrb	r2, [r7, #11]
 8006d70:	4611      	mov	r1, r2
 8006d72:	68f8      	ldr	r0, [r7, #12]
 8006d74:	4798      	blx	r3
 8006d76:	4603      	mov	r3, r0
 8006d78:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8006d7a:	7dbb      	ldrb	r3, [r7, #22]
 8006d7c:	2b00      	cmp	r3, #0
 8006d7e:	d001      	beq.n	8006d84 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 8006d80:	7dbb      	ldrb	r3, [r7, #22]
 8006d82:	e000      	b.n	8006d86 <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 8006d84:	2300      	movs	r3, #0
}
 8006d86:	4618      	mov	r0, r3
 8006d88:	3718      	adds	r7, #24
 8006d8a:	46bd      	mov	sp, r7
 8006d8c:	bd80      	pop	{r7, pc}

08006d8e <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8006d8e:	b580      	push	{r7, lr}
 8006d90:	b084      	sub	sp, #16
 8006d92:	af00      	add	r7, sp, #0
 8006d94:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8006d96:	2300      	movs	r3, #0
 8006d98:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	2201      	movs	r2, #1
 8006d9e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	2200      	movs	r2, #0
 8006da6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	2200      	movs	r2, #0
 8006dae:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	2200      	movs	r2, #0
 8006db4:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	2200      	movs	r2, #0
 8006dbc:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	d014      	beq.n	8006df4 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006dd0:	685b      	ldr	r3, [r3, #4]
 8006dd2:	2b00      	cmp	r3, #0
 8006dd4:	d00e      	beq.n	8006df4 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006ddc:	685b      	ldr	r3, [r3, #4]
 8006dde:	687a      	ldr	r2, [r7, #4]
 8006de0:	6852      	ldr	r2, [r2, #4]
 8006de2:	b2d2      	uxtb	r2, r2
 8006de4:	4611      	mov	r1, r2
 8006de6:	6878      	ldr	r0, [r7, #4]
 8006de8:	4798      	blx	r3
 8006dea:	4603      	mov	r3, r0
 8006dec:	2b00      	cmp	r3, #0
 8006dee:	d001      	beq.n	8006df4 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8006df0:	2303      	movs	r3, #3
 8006df2:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8006df4:	2340      	movs	r3, #64	@ 0x40
 8006df6:	2200      	movs	r2, #0
 8006df8:	2100      	movs	r1, #0
 8006dfa:	6878      	ldr	r0, [r7, #4]
 8006dfc:	f001 fb8c 	bl	8008518 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	2201      	movs	r2, #1
 8006e04:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	2240      	movs	r2, #64	@ 0x40
 8006e0c:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8006e10:	2340      	movs	r3, #64	@ 0x40
 8006e12:	2200      	movs	r2, #0
 8006e14:	2180      	movs	r1, #128	@ 0x80
 8006e16:	6878      	ldr	r0, [r7, #4]
 8006e18:	f001 fb7e 	bl	8008518 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	2201      	movs	r2, #1
 8006e20:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	2240      	movs	r2, #64	@ 0x40
 8006e26:	621a      	str	r2, [r3, #32]

  return ret;
 8006e28:	7bfb      	ldrb	r3, [r7, #15]
}
 8006e2a:	4618      	mov	r0, r3
 8006e2c:	3710      	adds	r7, #16
 8006e2e:	46bd      	mov	sp, r7
 8006e30:	bd80      	pop	{r7, pc}

08006e32 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8006e32:	b480      	push	{r7}
 8006e34:	b083      	sub	sp, #12
 8006e36:	af00      	add	r7, sp, #0
 8006e38:	6078      	str	r0, [r7, #4]
 8006e3a:	460b      	mov	r3, r1
 8006e3c:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	78fa      	ldrb	r2, [r7, #3]
 8006e42:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8006e44:	2300      	movs	r3, #0
}
 8006e46:	4618      	mov	r0, r3
 8006e48:	370c      	adds	r7, #12
 8006e4a:	46bd      	mov	sp, r7
 8006e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e50:	4770      	bx	lr

08006e52 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8006e52:	b480      	push	{r7}
 8006e54:	b083      	sub	sp, #12
 8006e56:	af00      	add	r7, sp, #0
 8006e58:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006e60:	b2db      	uxtb	r3, r3
 8006e62:	2b04      	cmp	r3, #4
 8006e64:	d006      	beq.n	8006e74 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006e6c:	b2da      	uxtb	r2, r3
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	2204      	movs	r2, #4
 8006e78:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8006e7c:	2300      	movs	r3, #0
}
 8006e7e:	4618      	mov	r0, r3
 8006e80:	370c      	adds	r7, #12
 8006e82:	46bd      	mov	sp, r7
 8006e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e88:	4770      	bx	lr

08006e8a <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8006e8a:	b480      	push	{r7}
 8006e8c:	b083      	sub	sp, #12
 8006e8e:	af00      	add	r7, sp, #0
 8006e90:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006e98:	b2db      	uxtb	r3, r3
 8006e9a:	2b04      	cmp	r3, #4
 8006e9c:	d106      	bne.n	8006eac <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8006ea4:	b2da      	uxtb	r2, r3
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8006eac:	2300      	movs	r3, #0
}
 8006eae:	4618      	mov	r0, r3
 8006eb0:	370c      	adds	r7, #12
 8006eb2:	46bd      	mov	sp, r7
 8006eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eb8:	4770      	bx	lr

08006eba <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8006eba:	b580      	push	{r7, lr}
 8006ebc:	b082      	sub	sp, #8
 8006ebe:	af00      	add	r7, sp, #0
 8006ec0:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006ec8:	b2db      	uxtb	r3, r3
 8006eca:	2b03      	cmp	r3, #3
 8006ecc:	d110      	bne.n	8006ef0 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	d00b      	beq.n	8006ef0 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006ede:	69db      	ldr	r3, [r3, #28]
 8006ee0:	2b00      	cmp	r3, #0
 8006ee2:	d005      	beq.n	8006ef0 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006eea:	69db      	ldr	r3, [r3, #28]
 8006eec:	6878      	ldr	r0, [r7, #4]
 8006eee:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8006ef0:	2300      	movs	r3, #0
}
 8006ef2:	4618      	mov	r0, r3
 8006ef4:	3708      	adds	r7, #8
 8006ef6:	46bd      	mov	sp, r7
 8006ef8:	bd80      	pop	{r7, pc}

08006efa <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8006efa:	b480      	push	{r7}
 8006efc:	b083      	sub	sp, #12
 8006efe:	af00      	add	r7, sp, #0
 8006f00:	6078      	str	r0, [r7, #4]
 8006f02:	460b      	mov	r3, r1
 8006f04:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8006f06:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8006f08:	4618      	mov	r0, r3
 8006f0a:	370c      	adds	r7, #12
 8006f0c:	46bd      	mov	sp, r7
 8006f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f12:	4770      	bx	lr

08006f14 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8006f14:	b480      	push	{r7}
 8006f16:	b083      	sub	sp, #12
 8006f18:	af00      	add	r7, sp, #0
 8006f1a:	6078      	str	r0, [r7, #4]
 8006f1c:	460b      	mov	r3, r1
 8006f1e:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8006f20:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8006f22:	4618      	mov	r0, r3
 8006f24:	370c      	adds	r7, #12
 8006f26:	46bd      	mov	sp, r7
 8006f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f2c:	4770      	bx	lr

08006f2e <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8006f2e:	b580      	push	{r7, lr}
 8006f30:	b086      	sub	sp, #24
 8006f32:	af00      	add	r7, sp, #0
 8006f34:	6078      	str	r0, [r7, #4]
 8006f36:	460b      	mov	r3, r1
 8006f38:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8006f42:	2300      	movs	r3, #0
 8006f44:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8006f46:	68fb      	ldr	r3, [r7, #12]
 8006f48:	885b      	ldrh	r3, [r3, #2]
 8006f4a:	b29b      	uxth	r3, r3
 8006f4c:	68fa      	ldr	r2, [r7, #12]
 8006f4e:	7812      	ldrb	r2, [r2, #0]
 8006f50:	4293      	cmp	r3, r2
 8006f52:	d91f      	bls.n	8006f94 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	781b      	ldrb	r3, [r3, #0]
 8006f58:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8006f5a:	e013      	b.n	8006f84 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8006f5c:	f107 030a 	add.w	r3, r7, #10
 8006f60:	4619      	mov	r1, r3
 8006f62:	6978      	ldr	r0, [r7, #20]
 8006f64:	f000 f81b 	bl	8006f9e <USBD_GetNextDesc>
 8006f68:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8006f6a:	697b      	ldr	r3, [r7, #20]
 8006f6c:	785b      	ldrb	r3, [r3, #1]
 8006f6e:	2b05      	cmp	r3, #5
 8006f70:	d108      	bne.n	8006f84 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8006f72:	697b      	ldr	r3, [r7, #20]
 8006f74:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8006f76:	693b      	ldr	r3, [r7, #16]
 8006f78:	789b      	ldrb	r3, [r3, #2]
 8006f7a:	78fa      	ldrb	r2, [r7, #3]
 8006f7c:	429a      	cmp	r2, r3
 8006f7e:	d008      	beq.n	8006f92 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8006f80:	2300      	movs	r3, #0
 8006f82:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8006f84:	68fb      	ldr	r3, [r7, #12]
 8006f86:	885b      	ldrh	r3, [r3, #2]
 8006f88:	b29a      	uxth	r2, r3
 8006f8a:	897b      	ldrh	r3, [r7, #10]
 8006f8c:	429a      	cmp	r2, r3
 8006f8e:	d8e5      	bhi.n	8006f5c <USBD_GetEpDesc+0x2e>
 8006f90:	e000      	b.n	8006f94 <USBD_GetEpDesc+0x66>
          break;
 8006f92:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8006f94:	693b      	ldr	r3, [r7, #16]
}
 8006f96:	4618      	mov	r0, r3
 8006f98:	3718      	adds	r7, #24
 8006f9a:	46bd      	mov	sp, r7
 8006f9c:	bd80      	pop	{r7, pc}

08006f9e <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8006f9e:	b480      	push	{r7}
 8006fa0:	b085      	sub	sp, #20
 8006fa2:	af00      	add	r7, sp, #0
 8006fa4:	6078      	str	r0, [r7, #4]
 8006fa6:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8006fac:	683b      	ldr	r3, [r7, #0]
 8006fae:	881b      	ldrh	r3, [r3, #0]
 8006fb0:	68fa      	ldr	r2, [r7, #12]
 8006fb2:	7812      	ldrb	r2, [r2, #0]
 8006fb4:	4413      	add	r3, r2
 8006fb6:	b29a      	uxth	r2, r3
 8006fb8:	683b      	ldr	r3, [r7, #0]
 8006fba:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8006fbc:	68fb      	ldr	r3, [r7, #12]
 8006fbe:	781b      	ldrb	r3, [r3, #0]
 8006fc0:	461a      	mov	r2, r3
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	4413      	add	r3, r2
 8006fc6:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8006fc8:	68fb      	ldr	r3, [r7, #12]
}
 8006fca:	4618      	mov	r0, r3
 8006fcc:	3714      	adds	r7, #20
 8006fce:	46bd      	mov	sp, r7
 8006fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fd4:	4770      	bx	lr

08006fd6 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8006fd6:	b480      	push	{r7}
 8006fd8:	b087      	sub	sp, #28
 8006fda:	af00      	add	r7, sp, #0
 8006fdc:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8006fe2:	697b      	ldr	r3, [r7, #20]
 8006fe4:	781b      	ldrb	r3, [r3, #0]
 8006fe6:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8006fe8:	697b      	ldr	r3, [r7, #20]
 8006fea:	3301      	adds	r3, #1
 8006fec:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8006fee:	697b      	ldr	r3, [r7, #20]
 8006ff0:	781b      	ldrb	r3, [r3, #0]
 8006ff2:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8006ff4:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8006ff8:	021b      	lsls	r3, r3, #8
 8006ffa:	b21a      	sxth	r2, r3
 8006ffc:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8007000:	4313      	orrs	r3, r2
 8007002:	b21b      	sxth	r3, r3
 8007004:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8007006:	89fb      	ldrh	r3, [r7, #14]
}
 8007008:	4618      	mov	r0, r3
 800700a:	371c      	adds	r7, #28
 800700c:	46bd      	mov	sp, r7
 800700e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007012:	4770      	bx	lr

08007014 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007014:	b580      	push	{r7, lr}
 8007016:	b084      	sub	sp, #16
 8007018:	af00      	add	r7, sp, #0
 800701a:	6078      	str	r0, [r7, #4]
 800701c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800701e:	2300      	movs	r3, #0
 8007020:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007022:	683b      	ldr	r3, [r7, #0]
 8007024:	781b      	ldrb	r3, [r3, #0]
 8007026:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800702a:	2b40      	cmp	r3, #64	@ 0x40
 800702c:	d005      	beq.n	800703a <USBD_StdDevReq+0x26>
 800702e:	2b40      	cmp	r3, #64	@ 0x40
 8007030:	d857      	bhi.n	80070e2 <USBD_StdDevReq+0xce>
 8007032:	2b00      	cmp	r3, #0
 8007034:	d00f      	beq.n	8007056 <USBD_StdDevReq+0x42>
 8007036:	2b20      	cmp	r3, #32
 8007038:	d153      	bne.n	80070e2 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	32ae      	adds	r2, #174	@ 0xae
 8007044:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007048:	689b      	ldr	r3, [r3, #8]
 800704a:	6839      	ldr	r1, [r7, #0]
 800704c:	6878      	ldr	r0, [r7, #4]
 800704e:	4798      	blx	r3
 8007050:	4603      	mov	r3, r0
 8007052:	73fb      	strb	r3, [r7, #15]
      break;
 8007054:	e04a      	b.n	80070ec <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007056:	683b      	ldr	r3, [r7, #0]
 8007058:	785b      	ldrb	r3, [r3, #1]
 800705a:	2b09      	cmp	r3, #9
 800705c:	d83b      	bhi.n	80070d6 <USBD_StdDevReq+0xc2>
 800705e:	a201      	add	r2, pc, #4	@ (adr r2, 8007064 <USBD_StdDevReq+0x50>)
 8007060:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007064:	080070b9 	.word	0x080070b9
 8007068:	080070cd 	.word	0x080070cd
 800706c:	080070d7 	.word	0x080070d7
 8007070:	080070c3 	.word	0x080070c3
 8007074:	080070d7 	.word	0x080070d7
 8007078:	08007097 	.word	0x08007097
 800707c:	0800708d 	.word	0x0800708d
 8007080:	080070d7 	.word	0x080070d7
 8007084:	080070af 	.word	0x080070af
 8007088:	080070a1 	.word	0x080070a1
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800708c:	6839      	ldr	r1, [r7, #0]
 800708e:	6878      	ldr	r0, [r7, #4]
 8007090:	f000 fa3c 	bl	800750c <USBD_GetDescriptor>
          break;
 8007094:	e024      	b.n	80070e0 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8007096:	6839      	ldr	r1, [r7, #0]
 8007098:	6878      	ldr	r0, [r7, #4]
 800709a:	f000 fbcb 	bl	8007834 <USBD_SetAddress>
          break;
 800709e:	e01f      	b.n	80070e0 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 80070a0:	6839      	ldr	r1, [r7, #0]
 80070a2:	6878      	ldr	r0, [r7, #4]
 80070a4:	f000 fc0a 	bl	80078bc <USBD_SetConfig>
 80070a8:	4603      	mov	r3, r0
 80070aa:	73fb      	strb	r3, [r7, #15]
          break;
 80070ac:	e018      	b.n	80070e0 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 80070ae:	6839      	ldr	r1, [r7, #0]
 80070b0:	6878      	ldr	r0, [r7, #4]
 80070b2:	f000 fcad 	bl	8007a10 <USBD_GetConfig>
          break;
 80070b6:	e013      	b.n	80070e0 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 80070b8:	6839      	ldr	r1, [r7, #0]
 80070ba:	6878      	ldr	r0, [r7, #4]
 80070bc:	f000 fcde 	bl	8007a7c <USBD_GetStatus>
          break;
 80070c0:	e00e      	b.n	80070e0 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 80070c2:	6839      	ldr	r1, [r7, #0]
 80070c4:	6878      	ldr	r0, [r7, #4]
 80070c6:	f000 fd0d 	bl	8007ae4 <USBD_SetFeature>
          break;
 80070ca:	e009      	b.n	80070e0 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 80070cc:	6839      	ldr	r1, [r7, #0]
 80070ce:	6878      	ldr	r0, [r7, #4]
 80070d0:	f000 fd31 	bl	8007b36 <USBD_ClrFeature>
          break;
 80070d4:	e004      	b.n	80070e0 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 80070d6:	6839      	ldr	r1, [r7, #0]
 80070d8:	6878      	ldr	r0, [r7, #4]
 80070da:	f000 fd88 	bl	8007bee <USBD_CtlError>
          break;
 80070de:	bf00      	nop
      }
      break;
 80070e0:	e004      	b.n	80070ec <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 80070e2:	6839      	ldr	r1, [r7, #0]
 80070e4:	6878      	ldr	r0, [r7, #4]
 80070e6:	f000 fd82 	bl	8007bee <USBD_CtlError>
      break;
 80070ea:	bf00      	nop
  }

  return ret;
 80070ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80070ee:	4618      	mov	r0, r3
 80070f0:	3710      	adds	r7, #16
 80070f2:	46bd      	mov	sp, r7
 80070f4:	bd80      	pop	{r7, pc}
 80070f6:	bf00      	nop

080070f8 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80070f8:	b580      	push	{r7, lr}
 80070fa:	b084      	sub	sp, #16
 80070fc:	af00      	add	r7, sp, #0
 80070fe:	6078      	str	r0, [r7, #4]
 8007100:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8007102:	2300      	movs	r3, #0
 8007104:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007106:	683b      	ldr	r3, [r7, #0]
 8007108:	781b      	ldrb	r3, [r3, #0]
 800710a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800710e:	2b40      	cmp	r3, #64	@ 0x40
 8007110:	d005      	beq.n	800711e <USBD_StdItfReq+0x26>
 8007112:	2b40      	cmp	r3, #64	@ 0x40
 8007114:	d852      	bhi.n	80071bc <USBD_StdItfReq+0xc4>
 8007116:	2b00      	cmp	r3, #0
 8007118:	d001      	beq.n	800711e <USBD_StdItfReq+0x26>
 800711a:	2b20      	cmp	r3, #32
 800711c:	d14e      	bne.n	80071bc <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007124:	b2db      	uxtb	r3, r3
 8007126:	3b01      	subs	r3, #1
 8007128:	2b02      	cmp	r3, #2
 800712a:	d840      	bhi.n	80071ae <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800712c:	683b      	ldr	r3, [r7, #0]
 800712e:	889b      	ldrh	r3, [r3, #4]
 8007130:	b2db      	uxtb	r3, r3
 8007132:	2b01      	cmp	r3, #1
 8007134:	d836      	bhi.n	80071a4 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8007136:	683b      	ldr	r3, [r7, #0]
 8007138:	889b      	ldrh	r3, [r3, #4]
 800713a:	b2db      	uxtb	r3, r3
 800713c:	4619      	mov	r1, r3
 800713e:	6878      	ldr	r0, [r7, #4]
 8007140:	f7ff fedb 	bl	8006efa <USBD_CoreFindIF>
 8007144:	4603      	mov	r3, r0
 8007146:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007148:	7bbb      	ldrb	r3, [r7, #14]
 800714a:	2bff      	cmp	r3, #255	@ 0xff
 800714c:	d01d      	beq.n	800718a <USBD_StdItfReq+0x92>
 800714e:	7bbb      	ldrb	r3, [r7, #14]
 8007150:	2b00      	cmp	r3, #0
 8007152:	d11a      	bne.n	800718a <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8007154:	7bba      	ldrb	r2, [r7, #14]
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	32ae      	adds	r2, #174	@ 0xae
 800715a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800715e:	689b      	ldr	r3, [r3, #8]
 8007160:	2b00      	cmp	r3, #0
 8007162:	d00f      	beq.n	8007184 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8007164:	7bba      	ldrb	r2, [r7, #14]
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800716c:	7bba      	ldrb	r2, [r7, #14]
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	32ae      	adds	r2, #174	@ 0xae
 8007172:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007176:	689b      	ldr	r3, [r3, #8]
 8007178:	6839      	ldr	r1, [r7, #0]
 800717a:	6878      	ldr	r0, [r7, #4]
 800717c:	4798      	blx	r3
 800717e:	4603      	mov	r3, r0
 8007180:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8007182:	e004      	b.n	800718e <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8007184:	2303      	movs	r3, #3
 8007186:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8007188:	e001      	b.n	800718e <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800718a:	2303      	movs	r3, #3
 800718c:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800718e:	683b      	ldr	r3, [r7, #0]
 8007190:	88db      	ldrh	r3, [r3, #6]
 8007192:	2b00      	cmp	r3, #0
 8007194:	d110      	bne.n	80071b8 <USBD_StdItfReq+0xc0>
 8007196:	7bfb      	ldrb	r3, [r7, #15]
 8007198:	2b00      	cmp	r3, #0
 800719a:	d10d      	bne.n	80071b8 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800719c:	6878      	ldr	r0, [r7, #4]
 800719e:	f000 fdfd 	bl	8007d9c <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 80071a2:	e009      	b.n	80071b8 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 80071a4:	6839      	ldr	r1, [r7, #0]
 80071a6:	6878      	ldr	r0, [r7, #4]
 80071a8:	f000 fd21 	bl	8007bee <USBD_CtlError>
          break;
 80071ac:	e004      	b.n	80071b8 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 80071ae:	6839      	ldr	r1, [r7, #0]
 80071b0:	6878      	ldr	r0, [r7, #4]
 80071b2:	f000 fd1c 	bl	8007bee <USBD_CtlError>
          break;
 80071b6:	e000      	b.n	80071ba <USBD_StdItfReq+0xc2>
          break;
 80071b8:	bf00      	nop
      }
      break;
 80071ba:	e004      	b.n	80071c6 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 80071bc:	6839      	ldr	r1, [r7, #0]
 80071be:	6878      	ldr	r0, [r7, #4]
 80071c0:	f000 fd15 	bl	8007bee <USBD_CtlError>
      break;
 80071c4:	bf00      	nop
  }

  return ret;
 80071c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80071c8:	4618      	mov	r0, r3
 80071ca:	3710      	adds	r7, #16
 80071cc:	46bd      	mov	sp, r7
 80071ce:	bd80      	pop	{r7, pc}

080071d0 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80071d0:	b580      	push	{r7, lr}
 80071d2:	b084      	sub	sp, #16
 80071d4:	af00      	add	r7, sp, #0
 80071d6:	6078      	str	r0, [r7, #4]
 80071d8:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 80071da:	2300      	movs	r3, #0
 80071dc:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 80071de:	683b      	ldr	r3, [r7, #0]
 80071e0:	889b      	ldrh	r3, [r3, #4]
 80071e2:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80071e4:	683b      	ldr	r3, [r7, #0]
 80071e6:	781b      	ldrb	r3, [r3, #0]
 80071e8:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80071ec:	2b40      	cmp	r3, #64	@ 0x40
 80071ee:	d007      	beq.n	8007200 <USBD_StdEPReq+0x30>
 80071f0:	2b40      	cmp	r3, #64	@ 0x40
 80071f2:	f200 817f 	bhi.w	80074f4 <USBD_StdEPReq+0x324>
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	d02a      	beq.n	8007250 <USBD_StdEPReq+0x80>
 80071fa:	2b20      	cmp	r3, #32
 80071fc:	f040 817a 	bne.w	80074f4 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8007200:	7bbb      	ldrb	r3, [r7, #14]
 8007202:	4619      	mov	r1, r3
 8007204:	6878      	ldr	r0, [r7, #4]
 8007206:	f7ff fe85 	bl	8006f14 <USBD_CoreFindEP>
 800720a:	4603      	mov	r3, r0
 800720c:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800720e:	7b7b      	ldrb	r3, [r7, #13]
 8007210:	2bff      	cmp	r3, #255	@ 0xff
 8007212:	f000 8174 	beq.w	80074fe <USBD_StdEPReq+0x32e>
 8007216:	7b7b      	ldrb	r3, [r7, #13]
 8007218:	2b00      	cmp	r3, #0
 800721a:	f040 8170 	bne.w	80074fe <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 800721e:	7b7a      	ldrb	r2, [r7, #13]
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8007226:	7b7a      	ldrb	r2, [r7, #13]
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	32ae      	adds	r2, #174	@ 0xae
 800722c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007230:	689b      	ldr	r3, [r3, #8]
 8007232:	2b00      	cmp	r3, #0
 8007234:	f000 8163 	beq.w	80074fe <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8007238:	7b7a      	ldrb	r2, [r7, #13]
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	32ae      	adds	r2, #174	@ 0xae
 800723e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007242:	689b      	ldr	r3, [r3, #8]
 8007244:	6839      	ldr	r1, [r7, #0]
 8007246:	6878      	ldr	r0, [r7, #4]
 8007248:	4798      	blx	r3
 800724a:	4603      	mov	r3, r0
 800724c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800724e:	e156      	b.n	80074fe <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007250:	683b      	ldr	r3, [r7, #0]
 8007252:	785b      	ldrb	r3, [r3, #1]
 8007254:	2b03      	cmp	r3, #3
 8007256:	d008      	beq.n	800726a <USBD_StdEPReq+0x9a>
 8007258:	2b03      	cmp	r3, #3
 800725a:	f300 8145 	bgt.w	80074e8 <USBD_StdEPReq+0x318>
 800725e:	2b00      	cmp	r3, #0
 8007260:	f000 809b 	beq.w	800739a <USBD_StdEPReq+0x1ca>
 8007264:	2b01      	cmp	r3, #1
 8007266:	d03c      	beq.n	80072e2 <USBD_StdEPReq+0x112>
 8007268:	e13e      	b.n	80074e8 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007270:	b2db      	uxtb	r3, r3
 8007272:	2b02      	cmp	r3, #2
 8007274:	d002      	beq.n	800727c <USBD_StdEPReq+0xac>
 8007276:	2b03      	cmp	r3, #3
 8007278:	d016      	beq.n	80072a8 <USBD_StdEPReq+0xd8>
 800727a:	e02c      	b.n	80072d6 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800727c:	7bbb      	ldrb	r3, [r7, #14]
 800727e:	2b00      	cmp	r3, #0
 8007280:	d00d      	beq.n	800729e <USBD_StdEPReq+0xce>
 8007282:	7bbb      	ldrb	r3, [r7, #14]
 8007284:	2b80      	cmp	r3, #128	@ 0x80
 8007286:	d00a      	beq.n	800729e <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8007288:	7bbb      	ldrb	r3, [r7, #14]
 800728a:	4619      	mov	r1, r3
 800728c:	6878      	ldr	r0, [r7, #4]
 800728e:	f001 f9b7 	bl	8008600 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8007292:	2180      	movs	r1, #128	@ 0x80
 8007294:	6878      	ldr	r0, [r7, #4]
 8007296:	f001 f9b3 	bl	8008600 <USBD_LL_StallEP>
 800729a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800729c:	e020      	b.n	80072e0 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800729e:	6839      	ldr	r1, [r7, #0]
 80072a0:	6878      	ldr	r0, [r7, #4]
 80072a2:	f000 fca4 	bl	8007bee <USBD_CtlError>
              break;
 80072a6:	e01b      	b.n	80072e0 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80072a8:	683b      	ldr	r3, [r7, #0]
 80072aa:	885b      	ldrh	r3, [r3, #2]
 80072ac:	2b00      	cmp	r3, #0
 80072ae:	d10e      	bne.n	80072ce <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 80072b0:	7bbb      	ldrb	r3, [r7, #14]
 80072b2:	2b00      	cmp	r3, #0
 80072b4:	d00b      	beq.n	80072ce <USBD_StdEPReq+0xfe>
 80072b6:	7bbb      	ldrb	r3, [r7, #14]
 80072b8:	2b80      	cmp	r3, #128	@ 0x80
 80072ba:	d008      	beq.n	80072ce <USBD_StdEPReq+0xfe>
 80072bc:	683b      	ldr	r3, [r7, #0]
 80072be:	88db      	ldrh	r3, [r3, #6]
 80072c0:	2b00      	cmp	r3, #0
 80072c2:	d104      	bne.n	80072ce <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 80072c4:	7bbb      	ldrb	r3, [r7, #14]
 80072c6:	4619      	mov	r1, r3
 80072c8:	6878      	ldr	r0, [r7, #4]
 80072ca:	f001 f999 	bl	8008600 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 80072ce:	6878      	ldr	r0, [r7, #4]
 80072d0:	f000 fd64 	bl	8007d9c <USBD_CtlSendStatus>

              break;
 80072d4:	e004      	b.n	80072e0 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 80072d6:	6839      	ldr	r1, [r7, #0]
 80072d8:	6878      	ldr	r0, [r7, #4]
 80072da:	f000 fc88 	bl	8007bee <USBD_CtlError>
              break;
 80072de:	bf00      	nop
          }
          break;
 80072e0:	e107      	b.n	80074f2 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80072e8:	b2db      	uxtb	r3, r3
 80072ea:	2b02      	cmp	r3, #2
 80072ec:	d002      	beq.n	80072f4 <USBD_StdEPReq+0x124>
 80072ee:	2b03      	cmp	r3, #3
 80072f0:	d016      	beq.n	8007320 <USBD_StdEPReq+0x150>
 80072f2:	e04b      	b.n	800738c <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80072f4:	7bbb      	ldrb	r3, [r7, #14]
 80072f6:	2b00      	cmp	r3, #0
 80072f8:	d00d      	beq.n	8007316 <USBD_StdEPReq+0x146>
 80072fa:	7bbb      	ldrb	r3, [r7, #14]
 80072fc:	2b80      	cmp	r3, #128	@ 0x80
 80072fe:	d00a      	beq.n	8007316 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8007300:	7bbb      	ldrb	r3, [r7, #14]
 8007302:	4619      	mov	r1, r3
 8007304:	6878      	ldr	r0, [r7, #4]
 8007306:	f001 f97b 	bl	8008600 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800730a:	2180      	movs	r1, #128	@ 0x80
 800730c:	6878      	ldr	r0, [r7, #4]
 800730e:	f001 f977 	bl	8008600 <USBD_LL_StallEP>
 8007312:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8007314:	e040      	b.n	8007398 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8007316:	6839      	ldr	r1, [r7, #0]
 8007318:	6878      	ldr	r0, [r7, #4]
 800731a:	f000 fc68 	bl	8007bee <USBD_CtlError>
              break;
 800731e:	e03b      	b.n	8007398 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8007320:	683b      	ldr	r3, [r7, #0]
 8007322:	885b      	ldrh	r3, [r3, #2]
 8007324:	2b00      	cmp	r3, #0
 8007326:	d136      	bne.n	8007396 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8007328:	7bbb      	ldrb	r3, [r7, #14]
 800732a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800732e:	2b00      	cmp	r3, #0
 8007330:	d004      	beq.n	800733c <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8007332:	7bbb      	ldrb	r3, [r7, #14]
 8007334:	4619      	mov	r1, r3
 8007336:	6878      	ldr	r0, [r7, #4]
 8007338:	f001 f998 	bl	800866c <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800733c:	6878      	ldr	r0, [r7, #4]
 800733e:	f000 fd2d 	bl	8007d9c <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8007342:	7bbb      	ldrb	r3, [r7, #14]
 8007344:	4619      	mov	r1, r3
 8007346:	6878      	ldr	r0, [r7, #4]
 8007348:	f7ff fde4 	bl	8006f14 <USBD_CoreFindEP>
 800734c:	4603      	mov	r3, r0
 800734e:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007350:	7b7b      	ldrb	r3, [r7, #13]
 8007352:	2bff      	cmp	r3, #255	@ 0xff
 8007354:	d01f      	beq.n	8007396 <USBD_StdEPReq+0x1c6>
 8007356:	7b7b      	ldrb	r3, [r7, #13]
 8007358:	2b00      	cmp	r3, #0
 800735a:	d11c      	bne.n	8007396 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800735c:	7b7a      	ldrb	r2, [r7, #13]
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8007364:	7b7a      	ldrb	r2, [r7, #13]
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	32ae      	adds	r2, #174	@ 0xae
 800736a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800736e:	689b      	ldr	r3, [r3, #8]
 8007370:	2b00      	cmp	r3, #0
 8007372:	d010      	beq.n	8007396 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8007374:	7b7a      	ldrb	r2, [r7, #13]
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	32ae      	adds	r2, #174	@ 0xae
 800737a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800737e:	689b      	ldr	r3, [r3, #8]
 8007380:	6839      	ldr	r1, [r7, #0]
 8007382:	6878      	ldr	r0, [r7, #4]
 8007384:	4798      	blx	r3
 8007386:	4603      	mov	r3, r0
 8007388:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800738a:	e004      	b.n	8007396 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800738c:	6839      	ldr	r1, [r7, #0]
 800738e:	6878      	ldr	r0, [r7, #4]
 8007390:	f000 fc2d 	bl	8007bee <USBD_CtlError>
              break;
 8007394:	e000      	b.n	8007398 <USBD_StdEPReq+0x1c8>
              break;
 8007396:	bf00      	nop
          }
          break;
 8007398:	e0ab      	b.n	80074f2 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80073a0:	b2db      	uxtb	r3, r3
 80073a2:	2b02      	cmp	r3, #2
 80073a4:	d002      	beq.n	80073ac <USBD_StdEPReq+0x1dc>
 80073a6:	2b03      	cmp	r3, #3
 80073a8:	d032      	beq.n	8007410 <USBD_StdEPReq+0x240>
 80073aa:	e097      	b.n	80074dc <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80073ac:	7bbb      	ldrb	r3, [r7, #14]
 80073ae:	2b00      	cmp	r3, #0
 80073b0:	d007      	beq.n	80073c2 <USBD_StdEPReq+0x1f2>
 80073b2:	7bbb      	ldrb	r3, [r7, #14]
 80073b4:	2b80      	cmp	r3, #128	@ 0x80
 80073b6:	d004      	beq.n	80073c2 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 80073b8:	6839      	ldr	r1, [r7, #0]
 80073ba:	6878      	ldr	r0, [r7, #4]
 80073bc:	f000 fc17 	bl	8007bee <USBD_CtlError>
                break;
 80073c0:	e091      	b.n	80074e6 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80073c2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80073c6:	2b00      	cmp	r3, #0
 80073c8:	da0b      	bge.n	80073e2 <USBD_StdEPReq+0x212>
 80073ca:	7bbb      	ldrb	r3, [r7, #14]
 80073cc:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80073d0:	4613      	mov	r3, r2
 80073d2:	009b      	lsls	r3, r3, #2
 80073d4:	4413      	add	r3, r2
 80073d6:	009b      	lsls	r3, r3, #2
 80073d8:	3310      	adds	r3, #16
 80073da:	687a      	ldr	r2, [r7, #4]
 80073dc:	4413      	add	r3, r2
 80073de:	3304      	adds	r3, #4
 80073e0:	e00b      	b.n	80073fa <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80073e2:	7bbb      	ldrb	r3, [r7, #14]
 80073e4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80073e8:	4613      	mov	r3, r2
 80073ea:	009b      	lsls	r3, r3, #2
 80073ec:	4413      	add	r3, r2
 80073ee:	009b      	lsls	r3, r3, #2
 80073f0:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80073f4:	687a      	ldr	r2, [r7, #4]
 80073f6:	4413      	add	r3, r2
 80073f8:	3304      	adds	r3, #4
 80073fa:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 80073fc:	68bb      	ldr	r3, [r7, #8]
 80073fe:	2200      	movs	r2, #0
 8007400:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8007402:	68bb      	ldr	r3, [r7, #8]
 8007404:	2202      	movs	r2, #2
 8007406:	4619      	mov	r1, r3
 8007408:	6878      	ldr	r0, [r7, #4]
 800740a:	f000 fc6d 	bl	8007ce8 <USBD_CtlSendData>
              break;
 800740e:	e06a      	b.n	80074e6 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8007410:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007414:	2b00      	cmp	r3, #0
 8007416:	da11      	bge.n	800743c <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8007418:	7bbb      	ldrb	r3, [r7, #14]
 800741a:	f003 020f 	and.w	r2, r3, #15
 800741e:	6879      	ldr	r1, [r7, #4]
 8007420:	4613      	mov	r3, r2
 8007422:	009b      	lsls	r3, r3, #2
 8007424:	4413      	add	r3, r2
 8007426:	009b      	lsls	r3, r3, #2
 8007428:	440b      	add	r3, r1
 800742a:	3324      	adds	r3, #36	@ 0x24
 800742c:	881b      	ldrh	r3, [r3, #0]
 800742e:	2b00      	cmp	r3, #0
 8007430:	d117      	bne.n	8007462 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8007432:	6839      	ldr	r1, [r7, #0]
 8007434:	6878      	ldr	r0, [r7, #4]
 8007436:	f000 fbda 	bl	8007bee <USBD_CtlError>
                  break;
 800743a:	e054      	b.n	80074e6 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800743c:	7bbb      	ldrb	r3, [r7, #14]
 800743e:	f003 020f 	and.w	r2, r3, #15
 8007442:	6879      	ldr	r1, [r7, #4]
 8007444:	4613      	mov	r3, r2
 8007446:	009b      	lsls	r3, r3, #2
 8007448:	4413      	add	r3, r2
 800744a:	009b      	lsls	r3, r3, #2
 800744c:	440b      	add	r3, r1
 800744e:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8007452:	881b      	ldrh	r3, [r3, #0]
 8007454:	2b00      	cmp	r3, #0
 8007456:	d104      	bne.n	8007462 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8007458:	6839      	ldr	r1, [r7, #0]
 800745a:	6878      	ldr	r0, [r7, #4]
 800745c:	f000 fbc7 	bl	8007bee <USBD_CtlError>
                  break;
 8007460:	e041      	b.n	80074e6 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007462:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007466:	2b00      	cmp	r3, #0
 8007468:	da0b      	bge.n	8007482 <USBD_StdEPReq+0x2b2>
 800746a:	7bbb      	ldrb	r3, [r7, #14]
 800746c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8007470:	4613      	mov	r3, r2
 8007472:	009b      	lsls	r3, r3, #2
 8007474:	4413      	add	r3, r2
 8007476:	009b      	lsls	r3, r3, #2
 8007478:	3310      	adds	r3, #16
 800747a:	687a      	ldr	r2, [r7, #4]
 800747c:	4413      	add	r3, r2
 800747e:	3304      	adds	r3, #4
 8007480:	e00b      	b.n	800749a <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8007482:	7bbb      	ldrb	r3, [r7, #14]
 8007484:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007488:	4613      	mov	r3, r2
 800748a:	009b      	lsls	r3, r3, #2
 800748c:	4413      	add	r3, r2
 800748e:	009b      	lsls	r3, r3, #2
 8007490:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007494:	687a      	ldr	r2, [r7, #4]
 8007496:	4413      	add	r3, r2
 8007498:	3304      	adds	r3, #4
 800749a:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800749c:	7bbb      	ldrb	r3, [r7, #14]
 800749e:	2b00      	cmp	r3, #0
 80074a0:	d002      	beq.n	80074a8 <USBD_StdEPReq+0x2d8>
 80074a2:	7bbb      	ldrb	r3, [r7, #14]
 80074a4:	2b80      	cmp	r3, #128	@ 0x80
 80074a6:	d103      	bne.n	80074b0 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 80074a8:	68bb      	ldr	r3, [r7, #8]
 80074aa:	2200      	movs	r2, #0
 80074ac:	601a      	str	r2, [r3, #0]
 80074ae:	e00e      	b.n	80074ce <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 80074b0:	7bbb      	ldrb	r3, [r7, #14]
 80074b2:	4619      	mov	r1, r3
 80074b4:	6878      	ldr	r0, [r7, #4]
 80074b6:	f001 f90f 	bl	80086d8 <USBD_LL_IsStallEP>
 80074ba:	4603      	mov	r3, r0
 80074bc:	2b00      	cmp	r3, #0
 80074be:	d003      	beq.n	80074c8 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 80074c0:	68bb      	ldr	r3, [r7, #8]
 80074c2:	2201      	movs	r2, #1
 80074c4:	601a      	str	r2, [r3, #0]
 80074c6:	e002      	b.n	80074ce <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 80074c8:	68bb      	ldr	r3, [r7, #8]
 80074ca:	2200      	movs	r2, #0
 80074cc:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80074ce:	68bb      	ldr	r3, [r7, #8]
 80074d0:	2202      	movs	r2, #2
 80074d2:	4619      	mov	r1, r3
 80074d4:	6878      	ldr	r0, [r7, #4]
 80074d6:	f000 fc07 	bl	8007ce8 <USBD_CtlSendData>
              break;
 80074da:	e004      	b.n	80074e6 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 80074dc:	6839      	ldr	r1, [r7, #0]
 80074de:	6878      	ldr	r0, [r7, #4]
 80074e0:	f000 fb85 	bl	8007bee <USBD_CtlError>
              break;
 80074e4:	bf00      	nop
          }
          break;
 80074e6:	e004      	b.n	80074f2 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 80074e8:	6839      	ldr	r1, [r7, #0]
 80074ea:	6878      	ldr	r0, [r7, #4]
 80074ec:	f000 fb7f 	bl	8007bee <USBD_CtlError>
          break;
 80074f0:	bf00      	nop
      }
      break;
 80074f2:	e005      	b.n	8007500 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 80074f4:	6839      	ldr	r1, [r7, #0]
 80074f6:	6878      	ldr	r0, [r7, #4]
 80074f8:	f000 fb79 	bl	8007bee <USBD_CtlError>
      break;
 80074fc:	e000      	b.n	8007500 <USBD_StdEPReq+0x330>
      break;
 80074fe:	bf00      	nop
  }

  return ret;
 8007500:	7bfb      	ldrb	r3, [r7, #15]
}
 8007502:	4618      	mov	r0, r3
 8007504:	3710      	adds	r7, #16
 8007506:	46bd      	mov	sp, r7
 8007508:	bd80      	pop	{r7, pc}
	...

0800750c <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800750c:	b580      	push	{r7, lr}
 800750e:	b084      	sub	sp, #16
 8007510:	af00      	add	r7, sp, #0
 8007512:	6078      	str	r0, [r7, #4]
 8007514:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8007516:	2300      	movs	r3, #0
 8007518:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800751a:	2300      	movs	r3, #0
 800751c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800751e:	2300      	movs	r3, #0
 8007520:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8007522:	683b      	ldr	r3, [r7, #0]
 8007524:	885b      	ldrh	r3, [r3, #2]
 8007526:	0a1b      	lsrs	r3, r3, #8
 8007528:	b29b      	uxth	r3, r3
 800752a:	3b01      	subs	r3, #1
 800752c:	2b0e      	cmp	r3, #14
 800752e:	f200 8152 	bhi.w	80077d6 <USBD_GetDescriptor+0x2ca>
 8007532:	a201      	add	r2, pc, #4	@ (adr r2, 8007538 <USBD_GetDescriptor+0x2c>)
 8007534:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007538:	080075a9 	.word	0x080075a9
 800753c:	080075c1 	.word	0x080075c1
 8007540:	08007601 	.word	0x08007601
 8007544:	080077d7 	.word	0x080077d7
 8007548:	080077d7 	.word	0x080077d7
 800754c:	08007777 	.word	0x08007777
 8007550:	080077a3 	.word	0x080077a3
 8007554:	080077d7 	.word	0x080077d7
 8007558:	080077d7 	.word	0x080077d7
 800755c:	080077d7 	.word	0x080077d7
 8007560:	080077d7 	.word	0x080077d7
 8007564:	080077d7 	.word	0x080077d7
 8007568:	080077d7 	.word	0x080077d7
 800756c:	080077d7 	.word	0x080077d7
 8007570:	08007575 	.word	0x08007575
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800757a:	69db      	ldr	r3, [r3, #28]
 800757c:	2b00      	cmp	r3, #0
 800757e:	d00b      	beq.n	8007598 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007586:	69db      	ldr	r3, [r3, #28]
 8007588:	687a      	ldr	r2, [r7, #4]
 800758a:	7c12      	ldrb	r2, [r2, #16]
 800758c:	f107 0108 	add.w	r1, r7, #8
 8007590:	4610      	mov	r0, r2
 8007592:	4798      	blx	r3
 8007594:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8007596:	e126      	b.n	80077e6 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8007598:	6839      	ldr	r1, [r7, #0]
 800759a:	6878      	ldr	r0, [r7, #4]
 800759c:	f000 fb27 	bl	8007bee <USBD_CtlError>
        err++;
 80075a0:	7afb      	ldrb	r3, [r7, #11]
 80075a2:	3301      	adds	r3, #1
 80075a4:	72fb      	strb	r3, [r7, #11]
      break;
 80075a6:	e11e      	b.n	80077e6 <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	687a      	ldr	r2, [r7, #4]
 80075b2:	7c12      	ldrb	r2, [r2, #16]
 80075b4:	f107 0108 	add.w	r1, r7, #8
 80075b8:	4610      	mov	r0, r2
 80075ba:	4798      	blx	r3
 80075bc:	60f8      	str	r0, [r7, #12]
      break;
 80075be:	e112      	b.n	80077e6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	7c1b      	ldrb	r3, [r3, #16]
 80075c4:	2b00      	cmp	r3, #0
 80075c6:	d10d      	bne.n	80075e4 <USBD_GetDescriptor+0xd8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80075ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80075d0:	f107 0208 	add.w	r2, r7, #8
 80075d4:	4610      	mov	r0, r2
 80075d6:	4798      	blx	r3
 80075d8:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80075da:	68fb      	ldr	r3, [r7, #12]
 80075dc:	3301      	adds	r3, #1
 80075de:	2202      	movs	r2, #2
 80075e0:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 80075e2:	e100      	b.n	80077e6 <USBD_GetDescriptor+0x2da>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80075ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80075ec:	f107 0208 	add.w	r2, r7, #8
 80075f0:	4610      	mov	r0, r2
 80075f2:	4798      	blx	r3
 80075f4:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80075f6:	68fb      	ldr	r3, [r7, #12]
 80075f8:	3301      	adds	r3, #1
 80075fa:	2202      	movs	r2, #2
 80075fc:	701a      	strb	r2, [r3, #0]
      break;
 80075fe:	e0f2      	b.n	80077e6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8007600:	683b      	ldr	r3, [r7, #0]
 8007602:	885b      	ldrh	r3, [r3, #2]
 8007604:	b2db      	uxtb	r3, r3
 8007606:	2b05      	cmp	r3, #5
 8007608:	f200 80ac 	bhi.w	8007764 <USBD_GetDescriptor+0x258>
 800760c:	a201      	add	r2, pc, #4	@ (adr r2, 8007614 <USBD_GetDescriptor+0x108>)
 800760e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007612:	bf00      	nop
 8007614:	0800762d 	.word	0x0800762d
 8007618:	08007661 	.word	0x08007661
 800761c:	08007695 	.word	0x08007695
 8007620:	080076c9 	.word	0x080076c9
 8007624:	080076fd 	.word	0x080076fd
 8007628:	08007731 	.word	0x08007731
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007632:	685b      	ldr	r3, [r3, #4]
 8007634:	2b00      	cmp	r3, #0
 8007636:	d00b      	beq.n	8007650 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800763e:	685b      	ldr	r3, [r3, #4]
 8007640:	687a      	ldr	r2, [r7, #4]
 8007642:	7c12      	ldrb	r2, [r2, #16]
 8007644:	f107 0108 	add.w	r1, r7, #8
 8007648:	4610      	mov	r0, r2
 800764a:	4798      	blx	r3
 800764c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800764e:	e091      	b.n	8007774 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8007650:	6839      	ldr	r1, [r7, #0]
 8007652:	6878      	ldr	r0, [r7, #4]
 8007654:	f000 facb 	bl	8007bee <USBD_CtlError>
            err++;
 8007658:	7afb      	ldrb	r3, [r7, #11]
 800765a:	3301      	adds	r3, #1
 800765c:	72fb      	strb	r3, [r7, #11]
          break;
 800765e:	e089      	b.n	8007774 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007666:	689b      	ldr	r3, [r3, #8]
 8007668:	2b00      	cmp	r3, #0
 800766a:	d00b      	beq.n	8007684 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007672:	689b      	ldr	r3, [r3, #8]
 8007674:	687a      	ldr	r2, [r7, #4]
 8007676:	7c12      	ldrb	r2, [r2, #16]
 8007678:	f107 0108 	add.w	r1, r7, #8
 800767c:	4610      	mov	r0, r2
 800767e:	4798      	blx	r3
 8007680:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007682:	e077      	b.n	8007774 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8007684:	6839      	ldr	r1, [r7, #0]
 8007686:	6878      	ldr	r0, [r7, #4]
 8007688:	f000 fab1 	bl	8007bee <USBD_CtlError>
            err++;
 800768c:	7afb      	ldrb	r3, [r7, #11]
 800768e:	3301      	adds	r3, #1
 8007690:	72fb      	strb	r3, [r7, #11]
          break;
 8007692:	e06f      	b.n	8007774 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800769a:	68db      	ldr	r3, [r3, #12]
 800769c:	2b00      	cmp	r3, #0
 800769e:	d00b      	beq.n	80076b8 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80076a6:	68db      	ldr	r3, [r3, #12]
 80076a8:	687a      	ldr	r2, [r7, #4]
 80076aa:	7c12      	ldrb	r2, [r2, #16]
 80076ac:	f107 0108 	add.w	r1, r7, #8
 80076b0:	4610      	mov	r0, r2
 80076b2:	4798      	blx	r3
 80076b4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80076b6:	e05d      	b.n	8007774 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80076b8:	6839      	ldr	r1, [r7, #0]
 80076ba:	6878      	ldr	r0, [r7, #4]
 80076bc:	f000 fa97 	bl	8007bee <USBD_CtlError>
            err++;
 80076c0:	7afb      	ldrb	r3, [r7, #11]
 80076c2:	3301      	adds	r3, #1
 80076c4:	72fb      	strb	r3, [r7, #11]
          break;
 80076c6:	e055      	b.n	8007774 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80076ce:	691b      	ldr	r3, [r3, #16]
 80076d0:	2b00      	cmp	r3, #0
 80076d2:	d00b      	beq.n	80076ec <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80076da:	691b      	ldr	r3, [r3, #16]
 80076dc:	687a      	ldr	r2, [r7, #4]
 80076de:	7c12      	ldrb	r2, [r2, #16]
 80076e0:	f107 0108 	add.w	r1, r7, #8
 80076e4:	4610      	mov	r0, r2
 80076e6:	4798      	blx	r3
 80076e8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80076ea:	e043      	b.n	8007774 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80076ec:	6839      	ldr	r1, [r7, #0]
 80076ee:	6878      	ldr	r0, [r7, #4]
 80076f0:	f000 fa7d 	bl	8007bee <USBD_CtlError>
            err++;
 80076f4:	7afb      	ldrb	r3, [r7, #11]
 80076f6:	3301      	adds	r3, #1
 80076f8:	72fb      	strb	r3, [r7, #11]
          break;
 80076fa:	e03b      	b.n	8007774 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007702:	695b      	ldr	r3, [r3, #20]
 8007704:	2b00      	cmp	r3, #0
 8007706:	d00b      	beq.n	8007720 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800770e:	695b      	ldr	r3, [r3, #20]
 8007710:	687a      	ldr	r2, [r7, #4]
 8007712:	7c12      	ldrb	r2, [r2, #16]
 8007714:	f107 0108 	add.w	r1, r7, #8
 8007718:	4610      	mov	r0, r2
 800771a:	4798      	blx	r3
 800771c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800771e:	e029      	b.n	8007774 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8007720:	6839      	ldr	r1, [r7, #0]
 8007722:	6878      	ldr	r0, [r7, #4]
 8007724:	f000 fa63 	bl	8007bee <USBD_CtlError>
            err++;
 8007728:	7afb      	ldrb	r3, [r7, #11]
 800772a:	3301      	adds	r3, #1
 800772c:	72fb      	strb	r3, [r7, #11]
          break;
 800772e:	e021      	b.n	8007774 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007736:	699b      	ldr	r3, [r3, #24]
 8007738:	2b00      	cmp	r3, #0
 800773a:	d00b      	beq.n	8007754 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007742:	699b      	ldr	r3, [r3, #24]
 8007744:	687a      	ldr	r2, [r7, #4]
 8007746:	7c12      	ldrb	r2, [r2, #16]
 8007748:	f107 0108 	add.w	r1, r7, #8
 800774c:	4610      	mov	r0, r2
 800774e:	4798      	blx	r3
 8007750:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007752:	e00f      	b.n	8007774 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8007754:	6839      	ldr	r1, [r7, #0]
 8007756:	6878      	ldr	r0, [r7, #4]
 8007758:	f000 fa49 	bl	8007bee <USBD_CtlError>
            err++;
 800775c:	7afb      	ldrb	r3, [r7, #11]
 800775e:	3301      	adds	r3, #1
 8007760:	72fb      	strb	r3, [r7, #11]
          break;
 8007762:	e007      	b.n	8007774 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8007764:	6839      	ldr	r1, [r7, #0]
 8007766:	6878      	ldr	r0, [r7, #4]
 8007768:	f000 fa41 	bl	8007bee <USBD_CtlError>
          err++;
 800776c:	7afb      	ldrb	r3, [r7, #11]
 800776e:	3301      	adds	r3, #1
 8007770:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8007772:	bf00      	nop
      }
      break;
 8007774:	e037      	b.n	80077e6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	7c1b      	ldrb	r3, [r3, #16]
 800777a:	2b00      	cmp	r3, #0
 800777c:	d109      	bne.n	8007792 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007784:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007786:	f107 0208 	add.w	r2, r7, #8
 800778a:	4610      	mov	r0, r2
 800778c:	4798      	blx	r3
 800778e:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8007790:	e029      	b.n	80077e6 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8007792:	6839      	ldr	r1, [r7, #0]
 8007794:	6878      	ldr	r0, [r7, #4]
 8007796:	f000 fa2a 	bl	8007bee <USBD_CtlError>
        err++;
 800779a:	7afb      	ldrb	r3, [r7, #11]
 800779c:	3301      	adds	r3, #1
 800779e:	72fb      	strb	r3, [r7, #11]
      break;
 80077a0:	e021      	b.n	80077e6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	7c1b      	ldrb	r3, [r3, #16]
 80077a6:	2b00      	cmp	r3, #0
 80077a8:	d10d      	bne.n	80077c6 <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80077b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80077b2:	f107 0208 	add.w	r2, r7, #8
 80077b6:	4610      	mov	r0, r2
 80077b8:	4798      	blx	r3
 80077ba:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 80077bc:	68fb      	ldr	r3, [r7, #12]
 80077be:	3301      	adds	r3, #1
 80077c0:	2207      	movs	r2, #7
 80077c2:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80077c4:	e00f      	b.n	80077e6 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 80077c6:	6839      	ldr	r1, [r7, #0]
 80077c8:	6878      	ldr	r0, [r7, #4]
 80077ca:	f000 fa10 	bl	8007bee <USBD_CtlError>
        err++;
 80077ce:	7afb      	ldrb	r3, [r7, #11]
 80077d0:	3301      	adds	r3, #1
 80077d2:	72fb      	strb	r3, [r7, #11]
      break;
 80077d4:	e007      	b.n	80077e6 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 80077d6:	6839      	ldr	r1, [r7, #0]
 80077d8:	6878      	ldr	r0, [r7, #4]
 80077da:	f000 fa08 	bl	8007bee <USBD_CtlError>
      err++;
 80077de:	7afb      	ldrb	r3, [r7, #11]
 80077e0:	3301      	adds	r3, #1
 80077e2:	72fb      	strb	r3, [r7, #11]
      break;
 80077e4:	bf00      	nop
  }

  if (err != 0U)
 80077e6:	7afb      	ldrb	r3, [r7, #11]
 80077e8:	2b00      	cmp	r3, #0
 80077ea:	d11e      	bne.n	800782a <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 80077ec:	683b      	ldr	r3, [r7, #0]
 80077ee:	88db      	ldrh	r3, [r3, #6]
 80077f0:	2b00      	cmp	r3, #0
 80077f2:	d016      	beq.n	8007822 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 80077f4:	893b      	ldrh	r3, [r7, #8]
 80077f6:	2b00      	cmp	r3, #0
 80077f8:	d00e      	beq.n	8007818 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 80077fa:	683b      	ldr	r3, [r7, #0]
 80077fc:	88da      	ldrh	r2, [r3, #6]
 80077fe:	893b      	ldrh	r3, [r7, #8]
 8007800:	4293      	cmp	r3, r2
 8007802:	bf28      	it	cs
 8007804:	4613      	movcs	r3, r2
 8007806:	b29b      	uxth	r3, r3
 8007808:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800780a:	893b      	ldrh	r3, [r7, #8]
 800780c:	461a      	mov	r2, r3
 800780e:	68f9      	ldr	r1, [r7, #12]
 8007810:	6878      	ldr	r0, [r7, #4]
 8007812:	f000 fa69 	bl	8007ce8 <USBD_CtlSendData>
 8007816:	e009      	b.n	800782c <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8007818:	6839      	ldr	r1, [r7, #0]
 800781a:	6878      	ldr	r0, [r7, #4]
 800781c:	f000 f9e7 	bl	8007bee <USBD_CtlError>
 8007820:	e004      	b.n	800782c <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8007822:	6878      	ldr	r0, [r7, #4]
 8007824:	f000 faba 	bl	8007d9c <USBD_CtlSendStatus>
 8007828:	e000      	b.n	800782c <USBD_GetDescriptor+0x320>
    return;
 800782a:	bf00      	nop
  }
}
 800782c:	3710      	adds	r7, #16
 800782e:	46bd      	mov	sp, r7
 8007830:	bd80      	pop	{r7, pc}
 8007832:	bf00      	nop

08007834 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007834:	b580      	push	{r7, lr}
 8007836:	b084      	sub	sp, #16
 8007838:	af00      	add	r7, sp, #0
 800783a:	6078      	str	r0, [r7, #4]
 800783c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800783e:	683b      	ldr	r3, [r7, #0]
 8007840:	889b      	ldrh	r3, [r3, #4]
 8007842:	2b00      	cmp	r3, #0
 8007844:	d131      	bne.n	80078aa <USBD_SetAddress+0x76>
 8007846:	683b      	ldr	r3, [r7, #0]
 8007848:	88db      	ldrh	r3, [r3, #6]
 800784a:	2b00      	cmp	r3, #0
 800784c:	d12d      	bne.n	80078aa <USBD_SetAddress+0x76>
 800784e:	683b      	ldr	r3, [r7, #0]
 8007850:	885b      	ldrh	r3, [r3, #2]
 8007852:	2b7f      	cmp	r3, #127	@ 0x7f
 8007854:	d829      	bhi.n	80078aa <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8007856:	683b      	ldr	r3, [r7, #0]
 8007858:	885b      	ldrh	r3, [r3, #2]
 800785a:	b2db      	uxtb	r3, r3
 800785c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007860:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007868:	b2db      	uxtb	r3, r3
 800786a:	2b03      	cmp	r3, #3
 800786c:	d104      	bne.n	8007878 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800786e:	6839      	ldr	r1, [r7, #0]
 8007870:	6878      	ldr	r0, [r7, #4]
 8007872:	f000 f9bc 	bl	8007bee <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007876:	e01d      	b.n	80078b4 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	7bfa      	ldrb	r2, [r7, #15]
 800787c:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8007880:	7bfb      	ldrb	r3, [r7, #15]
 8007882:	4619      	mov	r1, r3
 8007884:	6878      	ldr	r0, [r7, #4]
 8007886:	f000 ff53 	bl	8008730 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800788a:	6878      	ldr	r0, [r7, #4]
 800788c:	f000 fa86 	bl	8007d9c <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8007890:	7bfb      	ldrb	r3, [r7, #15]
 8007892:	2b00      	cmp	r3, #0
 8007894:	d004      	beq.n	80078a0 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	2202      	movs	r2, #2
 800789a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800789e:	e009      	b.n	80078b4 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	2201      	movs	r2, #1
 80078a4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80078a8:	e004      	b.n	80078b4 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 80078aa:	6839      	ldr	r1, [r7, #0]
 80078ac:	6878      	ldr	r0, [r7, #4]
 80078ae:	f000 f99e 	bl	8007bee <USBD_CtlError>
  }
}
 80078b2:	bf00      	nop
 80078b4:	bf00      	nop
 80078b6:	3710      	adds	r7, #16
 80078b8:	46bd      	mov	sp, r7
 80078ba:	bd80      	pop	{r7, pc}

080078bc <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80078bc:	b580      	push	{r7, lr}
 80078be:	b084      	sub	sp, #16
 80078c0:	af00      	add	r7, sp, #0
 80078c2:	6078      	str	r0, [r7, #4]
 80078c4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80078c6:	2300      	movs	r3, #0
 80078c8:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 80078ca:	683b      	ldr	r3, [r7, #0]
 80078cc:	885b      	ldrh	r3, [r3, #2]
 80078ce:	b2da      	uxtb	r2, r3
 80078d0:	4b4e      	ldr	r3, [pc, #312]	@ (8007a0c <USBD_SetConfig+0x150>)
 80078d2:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80078d4:	4b4d      	ldr	r3, [pc, #308]	@ (8007a0c <USBD_SetConfig+0x150>)
 80078d6:	781b      	ldrb	r3, [r3, #0]
 80078d8:	2b01      	cmp	r3, #1
 80078da:	d905      	bls.n	80078e8 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 80078dc:	6839      	ldr	r1, [r7, #0]
 80078de:	6878      	ldr	r0, [r7, #4]
 80078e0:	f000 f985 	bl	8007bee <USBD_CtlError>
    return USBD_FAIL;
 80078e4:	2303      	movs	r3, #3
 80078e6:	e08c      	b.n	8007a02 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80078ee:	b2db      	uxtb	r3, r3
 80078f0:	2b02      	cmp	r3, #2
 80078f2:	d002      	beq.n	80078fa <USBD_SetConfig+0x3e>
 80078f4:	2b03      	cmp	r3, #3
 80078f6:	d029      	beq.n	800794c <USBD_SetConfig+0x90>
 80078f8:	e075      	b.n	80079e6 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 80078fa:	4b44      	ldr	r3, [pc, #272]	@ (8007a0c <USBD_SetConfig+0x150>)
 80078fc:	781b      	ldrb	r3, [r3, #0]
 80078fe:	2b00      	cmp	r3, #0
 8007900:	d020      	beq.n	8007944 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 8007902:	4b42      	ldr	r3, [pc, #264]	@ (8007a0c <USBD_SetConfig+0x150>)
 8007904:	781b      	ldrb	r3, [r3, #0]
 8007906:	461a      	mov	r2, r3
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800790c:	4b3f      	ldr	r3, [pc, #252]	@ (8007a0c <USBD_SetConfig+0x150>)
 800790e:	781b      	ldrb	r3, [r3, #0]
 8007910:	4619      	mov	r1, r3
 8007912:	6878      	ldr	r0, [r7, #4]
 8007914:	f7ff f84b 	bl	80069ae <USBD_SetClassConfig>
 8007918:	4603      	mov	r3, r0
 800791a:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800791c:	7bfb      	ldrb	r3, [r7, #15]
 800791e:	2b00      	cmp	r3, #0
 8007920:	d008      	beq.n	8007934 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 8007922:	6839      	ldr	r1, [r7, #0]
 8007924:	6878      	ldr	r0, [r7, #4]
 8007926:	f000 f962 	bl	8007bee <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	2202      	movs	r2, #2
 800792e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8007932:	e065      	b.n	8007a00 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8007934:	6878      	ldr	r0, [r7, #4]
 8007936:	f000 fa31 	bl	8007d9c <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	2203      	movs	r2, #3
 800793e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8007942:	e05d      	b.n	8007a00 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8007944:	6878      	ldr	r0, [r7, #4]
 8007946:	f000 fa29 	bl	8007d9c <USBD_CtlSendStatus>
      break;
 800794a:	e059      	b.n	8007a00 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800794c:	4b2f      	ldr	r3, [pc, #188]	@ (8007a0c <USBD_SetConfig+0x150>)
 800794e:	781b      	ldrb	r3, [r3, #0]
 8007950:	2b00      	cmp	r3, #0
 8007952:	d112      	bne.n	800797a <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	2202      	movs	r2, #2
 8007958:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800795c:	4b2b      	ldr	r3, [pc, #172]	@ (8007a0c <USBD_SetConfig+0x150>)
 800795e:	781b      	ldrb	r3, [r3, #0]
 8007960:	461a      	mov	r2, r3
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8007966:	4b29      	ldr	r3, [pc, #164]	@ (8007a0c <USBD_SetConfig+0x150>)
 8007968:	781b      	ldrb	r3, [r3, #0]
 800796a:	4619      	mov	r1, r3
 800796c:	6878      	ldr	r0, [r7, #4]
 800796e:	f7ff f83a 	bl	80069e6 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8007972:	6878      	ldr	r0, [r7, #4]
 8007974:	f000 fa12 	bl	8007d9c <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8007978:	e042      	b.n	8007a00 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800797a:	4b24      	ldr	r3, [pc, #144]	@ (8007a0c <USBD_SetConfig+0x150>)
 800797c:	781b      	ldrb	r3, [r3, #0]
 800797e:	461a      	mov	r2, r3
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	685b      	ldr	r3, [r3, #4]
 8007984:	429a      	cmp	r2, r3
 8007986:	d02a      	beq.n	80079de <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	685b      	ldr	r3, [r3, #4]
 800798c:	b2db      	uxtb	r3, r3
 800798e:	4619      	mov	r1, r3
 8007990:	6878      	ldr	r0, [r7, #4]
 8007992:	f7ff f828 	bl	80069e6 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8007996:	4b1d      	ldr	r3, [pc, #116]	@ (8007a0c <USBD_SetConfig+0x150>)
 8007998:	781b      	ldrb	r3, [r3, #0]
 800799a:	461a      	mov	r2, r3
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 80079a0:	4b1a      	ldr	r3, [pc, #104]	@ (8007a0c <USBD_SetConfig+0x150>)
 80079a2:	781b      	ldrb	r3, [r3, #0]
 80079a4:	4619      	mov	r1, r3
 80079a6:	6878      	ldr	r0, [r7, #4]
 80079a8:	f7ff f801 	bl	80069ae <USBD_SetClassConfig>
 80079ac:	4603      	mov	r3, r0
 80079ae:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 80079b0:	7bfb      	ldrb	r3, [r7, #15]
 80079b2:	2b00      	cmp	r3, #0
 80079b4:	d00f      	beq.n	80079d6 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 80079b6:	6839      	ldr	r1, [r7, #0]
 80079b8:	6878      	ldr	r0, [r7, #4]
 80079ba:	f000 f918 	bl	8007bee <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	685b      	ldr	r3, [r3, #4]
 80079c2:	b2db      	uxtb	r3, r3
 80079c4:	4619      	mov	r1, r3
 80079c6:	6878      	ldr	r0, [r7, #4]
 80079c8:	f7ff f80d 	bl	80069e6 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	2202      	movs	r2, #2
 80079d0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 80079d4:	e014      	b.n	8007a00 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 80079d6:	6878      	ldr	r0, [r7, #4]
 80079d8:	f000 f9e0 	bl	8007d9c <USBD_CtlSendStatus>
      break;
 80079dc:	e010      	b.n	8007a00 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 80079de:	6878      	ldr	r0, [r7, #4]
 80079e0:	f000 f9dc 	bl	8007d9c <USBD_CtlSendStatus>
      break;
 80079e4:	e00c      	b.n	8007a00 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 80079e6:	6839      	ldr	r1, [r7, #0]
 80079e8:	6878      	ldr	r0, [r7, #4]
 80079ea:	f000 f900 	bl	8007bee <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 80079ee:	4b07      	ldr	r3, [pc, #28]	@ (8007a0c <USBD_SetConfig+0x150>)
 80079f0:	781b      	ldrb	r3, [r3, #0]
 80079f2:	4619      	mov	r1, r3
 80079f4:	6878      	ldr	r0, [r7, #4]
 80079f6:	f7fe fff6 	bl	80069e6 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 80079fa:	2303      	movs	r3, #3
 80079fc:	73fb      	strb	r3, [r7, #15]
      break;
 80079fe:	bf00      	nop
  }

  return ret;
 8007a00:	7bfb      	ldrb	r3, [r7, #15]
}
 8007a02:	4618      	mov	r0, r3
 8007a04:	3710      	adds	r7, #16
 8007a06:	46bd      	mov	sp, r7
 8007a08:	bd80      	pop	{r7, pc}
 8007a0a:	bf00      	nop
 8007a0c:	2000038c 	.word	0x2000038c

08007a10 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007a10:	b580      	push	{r7, lr}
 8007a12:	b082      	sub	sp, #8
 8007a14:	af00      	add	r7, sp, #0
 8007a16:	6078      	str	r0, [r7, #4]
 8007a18:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8007a1a:	683b      	ldr	r3, [r7, #0]
 8007a1c:	88db      	ldrh	r3, [r3, #6]
 8007a1e:	2b01      	cmp	r3, #1
 8007a20:	d004      	beq.n	8007a2c <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8007a22:	6839      	ldr	r1, [r7, #0]
 8007a24:	6878      	ldr	r0, [r7, #4]
 8007a26:	f000 f8e2 	bl	8007bee <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8007a2a:	e023      	b.n	8007a74 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007a32:	b2db      	uxtb	r3, r3
 8007a34:	2b02      	cmp	r3, #2
 8007a36:	dc02      	bgt.n	8007a3e <USBD_GetConfig+0x2e>
 8007a38:	2b00      	cmp	r3, #0
 8007a3a:	dc03      	bgt.n	8007a44 <USBD_GetConfig+0x34>
 8007a3c:	e015      	b.n	8007a6a <USBD_GetConfig+0x5a>
 8007a3e:	2b03      	cmp	r3, #3
 8007a40:	d00b      	beq.n	8007a5a <USBD_GetConfig+0x4a>
 8007a42:	e012      	b.n	8007a6a <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	2200      	movs	r2, #0
 8007a48:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	3308      	adds	r3, #8
 8007a4e:	2201      	movs	r2, #1
 8007a50:	4619      	mov	r1, r3
 8007a52:	6878      	ldr	r0, [r7, #4]
 8007a54:	f000 f948 	bl	8007ce8 <USBD_CtlSendData>
        break;
 8007a58:	e00c      	b.n	8007a74 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	3304      	adds	r3, #4
 8007a5e:	2201      	movs	r2, #1
 8007a60:	4619      	mov	r1, r3
 8007a62:	6878      	ldr	r0, [r7, #4]
 8007a64:	f000 f940 	bl	8007ce8 <USBD_CtlSendData>
        break;
 8007a68:	e004      	b.n	8007a74 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8007a6a:	6839      	ldr	r1, [r7, #0]
 8007a6c:	6878      	ldr	r0, [r7, #4]
 8007a6e:	f000 f8be 	bl	8007bee <USBD_CtlError>
        break;
 8007a72:	bf00      	nop
}
 8007a74:	bf00      	nop
 8007a76:	3708      	adds	r7, #8
 8007a78:	46bd      	mov	sp, r7
 8007a7a:	bd80      	pop	{r7, pc}

08007a7c <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007a7c:	b580      	push	{r7, lr}
 8007a7e:	b082      	sub	sp, #8
 8007a80:	af00      	add	r7, sp, #0
 8007a82:	6078      	str	r0, [r7, #4]
 8007a84:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007a8c:	b2db      	uxtb	r3, r3
 8007a8e:	3b01      	subs	r3, #1
 8007a90:	2b02      	cmp	r3, #2
 8007a92:	d81e      	bhi.n	8007ad2 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8007a94:	683b      	ldr	r3, [r7, #0]
 8007a96:	88db      	ldrh	r3, [r3, #6]
 8007a98:	2b02      	cmp	r3, #2
 8007a9a:	d004      	beq.n	8007aa6 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8007a9c:	6839      	ldr	r1, [r7, #0]
 8007a9e:	6878      	ldr	r0, [r7, #4]
 8007aa0:	f000 f8a5 	bl	8007bee <USBD_CtlError>
        break;
 8007aa4:	e01a      	b.n	8007adc <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	2201      	movs	r2, #1
 8007aaa:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8007ab2:	2b00      	cmp	r3, #0
 8007ab4:	d005      	beq.n	8007ac2 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	68db      	ldr	r3, [r3, #12]
 8007aba:	f043 0202 	orr.w	r2, r3, #2
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	330c      	adds	r3, #12
 8007ac6:	2202      	movs	r2, #2
 8007ac8:	4619      	mov	r1, r3
 8007aca:	6878      	ldr	r0, [r7, #4]
 8007acc:	f000 f90c 	bl	8007ce8 <USBD_CtlSendData>
      break;
 8007ad0:	e004      	b.n	8007adc <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8007ad2:	6839      	ldr	r1, [r7, #0]
 8007ad4:	6878      	ldr	r0, [r7, #4]
 8007ad6:	f000 f88a 	bl	8007bee <USBD_CtlError>
      break;
 8007ada:	bf00      	nop
  }
}
 8007adc:	bf00      	nop
 8007ade:	3708      	adds	r7, #8
 8007ae0:	46bd      	mov	sp, r7
 8007ae2:	bd80      	pop	{r7, pc}

08007ae4 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007ae4:	b580      	push	{r7, lr}
 8007ae6:	b082      	sub	sp, #8
 8007ae8:	af00      	add	r7, sp, #0
 8007aea:	6078      	str	r0, [r7, #4]
 8007aec:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8007aee:	683b      	ldr	r3, [r7, #0]
 8007af0:	885b      	ldrh	r3, [r3, #2]
 8007af2:	2b01      	cmp	r3, #1
 8007af4:	d107      	bne.n	8007b06 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	2201      	movs	r2, #1
 8007afa:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8007afe:	6878      	ldr	r0, [r7, #4]
 8007b00:	f000 f94c 	bl	8007d9c <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8007b04:	e013      	b.n	8007b2e <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8007b06:	683b      	ldr	r3, [r7, #0]
 8007b08:	885b      	ldrh	r3, [r3, #2]
 8007b0a:	2b02      	cmp	r3, #2
 8007b0c:	d10b      	bne.n	8007b26 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 8007b0e:	683b      	ldr	r3, [r7, #0]
 8007b10:	889b      	ldrh	r3, [r3, #4]
 8007b12:	0a1b      	lsrs	r3, r3, #8
 8007b14:	b29b      	uxth	r3, r3
 8007b16:	b2da      	uxtb	r2, r3
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8007b1e:	6878      	ldr	r0, [r7, #4]
 8007b20:	f000 f93c 	bl	8007d9c <USBD_CtlSendStatus>
}
 8007b24:	e003      	b.n	8007b2e <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8007b26:	6839      	ldr	r1, [r7, #0]
 8007b28:	6878      	ldr	r0, [r7, #4]
 8007b2a:	f000 f860 	bl	8007bee <USBD_CtlError>
}
 8007b2e:	bf00      	nop
 8007b30:	3708      	adds	r7, #8
 8007b32:	46bd      	mov	sp, r7
 8007b34:	bd80      	pop	{r7, pc}

08007b36 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007b36:	b580      	push	{r7, lr}
 8007b38:	b082      	sub	sp, #8
 8007b3a:	af00      	add	r7, sp, #0
 8007b3c:	6078      	str	r0, [r7, #4]
 8007b3e:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007b46:	b2db      	uxtb	r3, r3
 8007b48:	3b01      	subs	r3, #1
 8007b4a:	2b02      	cmp	r3, #2
 8007b4c:	d80b      	bhi.n	8007b66 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8007b4e:	683b      	ldr	r3, [r7, #0]
 8007b50:	885b      	ldrh	r3, [r3, #2]
 8007b52:	2b01      	cmp	r3, #1
 8007b54:	d10c      	bne.n	8007b70 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	2200      	movs	r2, #0
 8007b5a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8007b5e:	6878      	ldr	r0, [r7, #4]
 8007b60:	f000 f91c 	bl	8007d9c <USBD_CtlSendStatus>
      }
      break;
 8007b64:	e004      	b.n	8007b70 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8007b66:	6839      	ldr	r1, [r7, #0]
 8007b68:	6878      	ldr	r0, [r7, #4]
 8007b6a:	f000 f840 	bl	8007bee <USBD_CtlError>
      break;
 8007b6e:	e000      	b.n	8007b72 <USBD_ClrFeature+0x3c>
      break;
 8007b70:	bf00      	nop
  }
}
 8007b72:	bf00      	nop
 8007b74:	3708      	adds	r7, #8
 8007b76:	46bd      	mov	sp, r7
 8007b78:	bd80      	pop	{r7, pc}

08007b7a <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8007b7a:	b580      	push	{r7, lr}
 8007b7c:	b084      	sub	sp, #16
 8007b7e:	af00      	add	r7, sp, #0
 8007b80:	6078      	str	r0, [r7, #4]
 8007b82:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8007b84:	683b      	ldr	r3, [r7, #0]
 8007b86:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8007b88:	68fb      	ldr	r3, [r7, #12]
 8007b8a:	781a      	ldrb	r2, [r3, #0]
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8007b90:	68fb      	ldr	r3, [r7, #12]
 8007b92:	3301      	adds	r3, #1
 8007b94:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8007b96:	68fb      	ldr	r3, [r7, #12]
 8007b98:	781a      	ldrb	r2, [r3, #0]
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8007b9e:	68fb      	ldr	r3, [r7, #12]
 8007ba0:	3301      	adds	r3, #1
 8007ba2:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8007ba4:	68f8      	ldr	r0, [r7, #12]
 8007ba6:	f7ff fa16 	bl	8006fd6 <SWAPBYTE>
 8007baa:	4603      	mov	r3, r0
 8007bac:	461a      	mov	r2, r3
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8007bb2:	68fb      	ldr	r3, [r7, #12]
 8007bb4:	3301      	adds	r3, #1
 8007bb6:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8007bb8:	68fb      	ldr	r3, [r7, #12]
 8007bba:	3301      	adds	r3, #1
 8007bbc:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8007bbe:	68f8      	ldr	r0, [r7, #12]
 8007bc0:	f7ff fa09 	bl	8006fd6 <SWAPBYTE>
 8007bc4:	4603      	mov	r3, r0
 8007bc6:	461a      	mov	r2, r3
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8007bcc:	68fb      	ldr	r3, [r7, #12]
 8007bce:	3301      	adds	r3, #1
 8007bd0:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8007bd2:	68fb      	ldr	r3, [r7, #12]
 8007bd4:	3301      	adds	r3, #1
 8007bd6:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8007bd8:	68f8      	ldr	r0, [r7, #12]
 8007bda:	f7ff f9fc 	bl	8006fd6 <SWAPBYTE>
 8007bde:	4603      	mov	r3, r0
 8007be0:	461a      	mov	r2, r3
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	80da      	strh	r2, [r3, #6]
}
 8007be6:	bf00      	nop
 8007be8:	3710      	adds	r7, #16
 8007bea:	46bd      	mov	sp, r7
 8007bec:	bd80      	pop	{r7, pc}

08007bee <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007bee:	b580      	push	{r7, lr}
 8007bf0:	b082      	sub	sp, #8
 8007bf2:	af00      	add	r7, sp, #0
 8007bf4:	6078      	str	r0, [r7, #4]
 8007bf6:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8007bf8:	2180      	movs	r1, #128	@ 0x80
 8007bfa:	6878      	ldr	r0, [r7, #4]
 8007bfc:	f000 fd00 	bl	8008600 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8007c00:	2100      	movs	r1, #0
 8007c02:	6878      	ldr	r0, [r7, #4]
 8007c04:	f000 fcfc 	bl	8008600 <USBD_LL_StallEP>
}
 8007c08:	bf00      	nop
 8007c0a:	3708      	adds	r7, #8
 8007c0c:	46bd      	mov	sp, r7
 8007c0e:	bd80      	pop	{r7, pc}

08007c10 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8007c10:	b580      	push	{r7, lr}
 8007c12:	b086      	sub	sp, #24
 8007c14:	af00      	add	r7, sp, #0
 8007c16:	60f8      	str	r0, [r7, #12]
 8007c18:	60b9      	str	r1, [r7, #8]
 8007c1a:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8007c1c:	2300      	movs	r3, #0
 8007c1e:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8007c20:	68fb      	ldr	r3, [r7, #12]
 8007c22:	2b00      	cmp	r3, #0
 8007c24:	d042      	beq.n	8007cac <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 8007c26:	68fb      	ldr	r3, [r7, #12]
 8007c28:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 8007c2a:	6938      	ldr	r0, [r7, #16]
 8007c2c:	f000 f842 	bl	8007cb4 <USBD_GetLen>
 8007c30:	4603      	mov	r3, r0
 8007c32:	3301      	adds	r3, #1
 8007c34:	005b      	lsls	r3, r3, #1
 8007c36:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007c3a:	d808      	bhi.n	8007c4e <USBD_GetString+0x3e>
 8007c3c:	6938      	ldr	r0, [r7, #16]
 8007c3e:	f000 f839 	bl	8007cb4 <USBD_GetLen>
 8007c42:	4603      	mov	r3, r0
 8007c44:	3301      	adds	r3, #1
 8007c46:	b29b      	uxth	r3, r3
 8007c48:	005b      	lsls	r3, r3, #1
 8007c4a:	b29a      	uxth	r2, r3
 8007c4c:	e001      	b.n	8007c52 <USBD_GetString+0x42>
 8007c4e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8007c56:	7dfb      	ldrb	r3, [r7, #23]
 8007c58:	68ba      	ldr	r2, [r7, #8]
 8007c5a:	4413      	add	r3, r2
 8007c5c:	687a      	ldr	r2, [r7, #4]
 8007c5e:	7812      	ldrb	r2, [r2, #0]
 8007c60:	701a      	strb	r2, [r3, #0]
  idx++;
 8007c62:	7dfb      	ldrb	r3, [r7, #23]
 8007c64:	3301      	adds	r3, #1
 8007c66:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8007c68:	7dfb      	ldrb	r3, [r7, #23]
 8007c6a:	68ba      	ldr	r2, [r7, #8]
 8007c6c:	4413      	add	r3, r2
 8007c6e:	2203      	movs	r2, #3
 8007c70:	701a      	strb	r2, [r3, #0]
  idx++;
 8007c72:	7dfb      	ldrb	r3, [r7, #23]
 8007c74:	3301      	adds	r3, #1
 8007c76:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8007c78:	e013      	b.n	8007ca2 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 8007c7a:	7dfb      	ldrb	r3, [r7, #23]
 8007c7c:	68ba      	ldr	r2, [r7, #8]
 8007c7e:	4413      	add	r3, r2
 8007c80:	693a      	ldr	r2, [r7, #16]
 8007c82:	7812      	ldrb	r2, [r2, #0]
 8007c84:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8007c86:	693b      	ldr	r3, [r7, #16]
 8007c88:	3301      	adds	r3, #1
 8007c8a:	613b      	str	r3, [r7, #16]
    idx++;
 8007c8c:	7dfb      	ldrb	r3, [r7, #23]
 8007c8e:	3301      	adds	r3, #1
 8007c90:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8007c92:	7dfb      	ldrb	r3, [r7, #23]
 8007c94:	68ba      	ldr	r2, [r7, #8]
 8007c96:	4413      	add	r3, r2
 8007c98:	2200      	movs	r2, #0
 8007c9a:	701a      	strb	r2, [r3, #0]
    idx++;
 8007c9c:	7dfb      	ldrb	r3, [r7, #23]
 8007c9e:	3301      	adds	r3, #1
 8007ca0:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8007ca2:	693b      	ldr	r3, [r7, #16]
 8007ca4:	781b      	ldrb	r3, [r3, #0]
 8007ca6:	2b00      	cmp	r3, #0
 8007ca8:	d1e7      	bne.n	8007c7a <USBD_GetString+0x6a>
 8007caa:	e000      	b.n	8007cae <USBD_GetString+0x9e>
    return;
 8007cac:	bf00      	nop
  }
}
 8007cae:	3718      	adds	r7, #24
 8007cb0:	46bd      	mov	sp, r7
 8007cb2:	bd80      	pop	{r7, pc}

08007cb4 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8007cb4:	b480      	push	{r7}
 8007cb6:	b085      	sub	sp, #20
 8007cb8:	af00      	add	r7, sp, #0
 8007cba:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8007cbc:	2300      	movs	r3, #0
 8007cbe:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8007cc4:	e005      	b.n	8007cd2 <USBD_GetLen+0x1e>
  {
    len++;
 8007cc6:	7bfb      	ldrb	r3, [r7, #15]
 8007cc8:	3301      	adds	r3, #1
 8007cca:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8007ccc:	68bb      	ldr	r3, [r7, #8]
 8007cce:	3301      	adds	r3, #1
 8007cd0:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8007cd2:	68bb      	ldr	r3, [r7, #8]
 8007cd4:	781b      	ldrb	r3, [r3, #0]
 8007cd6:	2b00      	cmp	r3, #0
 8007cd8:	d1f5      	bne.n	8007cc6 <USBD_GetLen+0x12>
  }

  return len;
 8007cda:	7bfb      	ldrb	r3, [r7, #15]
}
 8007cdc:	4618      	mov	r0, r3
 8007cde:	3714      	adds	r7, #20
 8007ce0:	46bd      	mov	sp, r7
 8007ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ce6:	4770      	bx	lr

08007ce8 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8007ce8:	b580      	push	{r7, lr}
 8007cea:	b084      	sub	sp, #16
 8007cec:	af00      	add	r7, sp, #0
 8007cee:	60f8      	str	r0, [r7, #12]
 8007cf0:	60b9      	str	r1, [r7, #8]
 8007cf2:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8007cf4:	68fb      	ldr	r3, [r7, #12]
 8007cf6:	2202      	movs	r2, #2
 8007cf8:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8007cfc:	68fb      	ldr	r3, [r7, #12]
 8007cfe:	687a      	ldr	r2, [r7, #4]
 8007d00:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8007d02:	68fb      	ldr	r3, [r7, #12]
 8007d04:	687a      	ldr	r2, [r7, #4]
 8007d06:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	68ba      	ldr	r2, [r7, #8]
 8007d0c:	2100      	movs	r1, #0
 8007d0e:	68f8      	ldr	r0, [r7, #12]
 8007d10:	f000 fd44 	bl	800879c <USBD_LL_Transmit>

  return USBD_OK;
 8007d14:	2300      	movs	r3, #0
}
 8007d16:	4618      	mov	r0, r3
 8007d18:	3710      	adds	r7, #16
 8007d1a:	46bd      	mov	sp, r7
 8007d1c:	bd80      	pop	{r7, pc}

08007d1e <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8007d1e:	b580      	push	{r7, lr}
 8007d20:	b084      	sub	sp, #16
 8007d22:	af00      	add	r7, sp, #0
 8007d24:	60f8      	str	r0, [r7, #12]
 8007d26:	60b9      	str	r1, [r7, #8]
 8007d28:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	68ba      	ldr	r2, [r7, #8]
 8007d2e:	2100      	movs	r1, #0
 8007d30:	68f8      	ldr	r0, [r7, #12]
 8007d32:	f000 fd33 	bl	800879c <USBD_LL_Transmit>

  return USBD_OK;
 8007d36:	2300      	movs	r3, #0
}
 8007d38:	4618      	mov	r0, r3
 8007d3a:	3710      	adds	r7, #16
 8007d3c:	46bd      	mov	sp, r7
 8007d3e:	bd80      	pop	{r7, pc}

08007d40 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8007d40:	b580      	push	{r7, lr}
 8007d42:	b084      	sub	sp, #16
 8007d44:	af00      	add	r7, sp, #0
 8007d46:	60f8      	str	r0, [r7, #12]
 8007d48:	60b9      	str	r1, [r7, #8]
 8007d4a:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8007d4c:	68fb      	ldr	r3, [r7, #12]
 8007d4e:	2203      	movs	r2, #3
 8007d50:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 8007d54:	68fb      	ldr	r3, [r7, #12]
 8007d56:	687a      	ldr	r2, [r7, #4]
 8007d58:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8007d5c:	68fb      	ldr	r3, [r7, #12]
 8007d5e:	687a      	ldr	r2, [r7, #4]
 8007d60:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	68ba      	ldr	r2, [r7, #8]
 8007d68:	2100      	movs	r1, #0
 8007d6a:	68f8      	ldr	r0, [r7, #12]
 8007d6c:	f000 fd4e 	bl	800880c <USBD_LL_PrepareReceive>

  return USBD_OK;
 8007d70:	2300      	movs	r3, #0
}
 8007d72:	4618      	mov	r0, r3
 8007d74:	3710      	adds	r7, #16
 8007d76:	46bd      	mov	sp, r7
 8007d78:	bd80      	pop	{r7, pc}

08007d7a <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8007d7a:	b580      	push	{r7, lr}
 8007d7c:	b084      	sub	sp, #16
 8007d7e:	af00      	add	r7, sp, #0
 8007d80:	60f8      	str	r0, [r7, #12]
 8007d82:	60b9      	str	r1, [r7, #8]
 8007d84:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	68ba      	ldr	r2, [r7, #8]
 8007d8a:	2100      	movs	r1, #0
 8007d8c:	68f8      	ldr	r0, [r7, #12]
 8007d8e:	f000 fd3d 	bl	800880c <USBD_LL_PrepareReceive>

  return USBD_OK;
 8007d92:	2300      	movs	r3, #0
}
 8007d94:	4618      	mov	r0, r3
 8007d96:	3710      	adds	r7, #16
 8007d98:	46bd      	mov	sp, r7
 8007d9a:	bd80      	pop	{r7, pc}

08007d9c <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8007d9c:	b580      	push	{r7, lr}
 8007d9e:	b082      	sub	sp, #8
 8007da0:	af00      	add	r7, sp, #0
 8007da2:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	2204      	movs	r2, #4
 8007da8:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8007dac:	2300      	movs	r3, #0
 8007dae:	2200      	movs	r2, #0
 8007db0:	2100      	movs	r1, #0
 8007db2:	6878      	ldr	r0, [r7, #4]
 8007db4:	f000 fcf2 	bl	800879c <USBD_LL_Transmit>

  return USBD_OK;
 8007db8:	2300      	movs	r3, #0
}
 8007dba:	4618      	mov	r0, r3
 8007dbc:	3708      	adds	r7, #8
 8007dbe:	46bd      	mov	sp, r7
 8007dc0:	bd80      	pop	{r7, pc}

08007dc2 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8007dc2:	b580      	push	{r7, lr}
 8007dc4:	b082      	sub	sp, #8
 8007dc6:	af00      	add	r7, sp, #0
 8007dc8:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	2205      	movs	r2, #5
 8007dce:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007dd2:	2300      	movs	r3, #0
 8007dd4:	2200      	movs	r2, #0
 8007dd6:	2100      	movs	r1, #0
 8007dd8:	6878      	ldr	r0, [r7, #4]
 8007dda:	f000 fd17 	bl	800880c <USBD_LL_PrepareReceive>

  return USBD_OK;
 8007dde:	2300      	movs	r3, #0
}
 8007de0:	4618      	mov	r0, r3
 8007de2:	3708      	adds	r7, #8
 8007de4:	46bd      	mov	sp, r7
 8007de6:	bd80      	pop	{r7, pc}

08007de8 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8007de8:	b580      	push	{r7, lr}
 8007dea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8007dec:	2200      	movs	r2, #0
 8007dee:	4912      	ldr	r1, [pc, #72]	@ (8007e38 <MX_USB_DEVICE_Init+0x50>)
 8007df0:	4812      	ldr	r0, [pc, #72]	@ (8007e3c <MX_USB_DEVICE_Init+0x54>)
 8007df2:	f7fe fd5f 	bl	80068b4 <USBD_Init>
 8007df6:	4603      	mov	r3, r0
 8007df8:	2b00      	cmp	r3, #0
 8007dfa:	d001      	beq.n	8007e00 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8007dfc:	f7f8 fe66 	bl	8000acc <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8007e00:	490f      	ldr	r1, [pc, #60]	@ (8007e40 <MX_USB_DEVICE_Init+0x58>)
 8007e02:	480e      	ldr	r0, [pc, #56]	@ (8007e3c <MX_USB_DEVICE_Init+0x54>)
 8007e04:	f7fe fd86 	bl	8006914 <USBD_RegisterClass>
 8007e08:	4603      	mov	r3, r0
 8007e0a:	2b00      	cmp	r3, #0
 8007e0c:	d001      	beq.n	8007e12 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8007e0e:	f7f8 fe5d 	bl	8000acc <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8007e12:	490c      	ldr	r1, [pc, #48]	@ (8007e44 <MX_USB_DEVICE_Init+0x5c>)
 8007e14:	4809      	ldr	r0, [pc, #36]	@ (8007e3c <MX_USB_DEVICE_Init+0x54>)
 8007e16:	f7fe fcbd 	bl	8006794 <USBD_CDC_RegisterInterface>
 8007e1a:	4603      	mov	r3, r0
 8007e1c:	2b00      	cmp	r3, #0
 8007e1e:	d001      	beq.n	8007e24 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8007e20:	f7f8 fe54 	bl	8000acc <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8007e24:	4805      	ldr	r0, [pc, #20]	@ (8007e3c <MX_USB_DEVICE_Init+0x54>)
 8007e26:	f7fe fdab 	bl	8006980 <USBD_Start>
 8007e2a:	4603      	mov	r3, r0
 8007e2c:	2b00      	cmp	r3, #0
 8007e2e:	d001      	beq.n	8007e34 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8007e30:	f7f8 fe4c 	bl	8000acc <Error_Handler>
  }
  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8007e34:	bf00      	nop
 8007e36:	bd80      	pop	{r7, pc}
 8007e38:	200000ac 	.word	0x200000ac
 8007e3c:	20000390 	.word	0x20000390
 8007e40:	20000018 	.word	0x20000018
 8007e44:	20000098 	.word	0x20000098

08007e48 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8007e48:	b580      	push	{r7, lr}
 8007e4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8007e4c:	2200      	movs	r2, #0
 8007e4e:	4905      	ldr	r1, [pc, #20]	@ (8007e64 <CDC_Init_FS+0x1c>)
 8007e50:	4805      	ldr	r0, [pc, #20]	@ (8007e68 <CDC_Init_FS+0x20>)
 8007e52:	f7fe fcb9 	bl	80067c8 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8007e56:	4905      	ldr	r1, [pc, #20]	@ (8007e6c <CDC_Init_FS+0x24>)
 8007e58:	4803      	ldr	r0, [pc, #12]	@ (8007e68 <CDC_Init_FS+0x20>)
 8007e5a:	f7fe fcd7 	bl	800680c <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8007e5e:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8007e60:	4618      	mov	r0, r3
 8007e62:	bd80      	pop	{r7, pc}
 8007e64:	20000a6c 	.word	0x20000a6c
 8007e68:	20000390 	.word	0x20000390
 8007e6c:	2000066c 	.word	0x2000066c

08007e70 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8007e70:	b480      	push	{r7}
 8007e72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8007e74:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8007e76:	4618      	mov	r0, r3
 8007e78:	46bd      	mov	sp, r7
 8007e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e7e:	4770      	bx	lr

08007e80 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8007e80:	b480      	push	{r7}
 8007e82:	b083      	sub	sp, #12
 8007e84:	af00      	add	r7, sp, #0
 8007e86:	4603      	mov	r3, r0
 8007e88:	6039      	str	r1, [r7, #0]
 8007e8a:	71fb      	strb	r3, [r7, #7]
 8007e8c:	4613      	mov	r3, r2
 8007e8e:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8007e90:	79fb      	ldrb	r3, [r7, #7]
 8007e92:	2b23      	cmp	r3, #35	@ 0x23
 8007e94:	d84a      	bhi.n	8007f2c <CDC_Control_FS+0xac>
 8007e96:	a201      	add	r2, pc, #4	@ (adr r2, 8007e9c <CDC_Control_FS+0x1c>)
 8007e98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e9c:	08007f2d 	.word	0x08007f2d
 8007ea0:	08007f2d 	.word	0x08007f2d
 8007ea4:	08007f2d 	.word	0x08007f2d
 8007ea8:	08007f2d 	.word	0x08007f2d
 8007eac:	08007f2d 	.word	0x08007f2d
 8007eb0:	08007f2d 	.word	0x08007f2d
 8007eb4:	08007f2d 	.word	0x08007f2d
 8007eb8:	08007f2d 	.word	0x08007f2d
 8007ebc:	08007f2d 	.word	0x08007f2d
 8007ec0:	08007f2d 	.word	0x08007f2d
 8007ec4:	08007f2d 	.word	0x08007f2d
 8007ec8:	08007f2d 	.word	0x08007f2d
 8007ecc:	08007f2d 	.word	0x08007f2d
 8007ed0:	08007f2d 	.word	0x08007f2d
 8007ed4:	08007f2d 	.word	0x08007f2d
 8007ed8:	08007f2d 	.word	0x08007f2d
 8007edc:	08007f2d 	.word	0x08007f2d
 8007ee0:	08007f2d 	.word	0x08007f2d
 8007ee4:	08007f2d 	.word	0x08007f2d
 8007ee8:	08007f2d 	.word	0x08007f2d
 8007eec:	08007f2d 	.word	0x08007f2d
 8007ef0:	08007f2d 	.word	0x08007f2d
 8007ef4:	08007f2d 	.word	0x08007f2d
 8007ef8:	08007f2d 	.word	0x08007f2d
 8007efc:	08007f2d 	.word	0x08007f2d
 8007f00:	08007f2d 	.word	0x08007f2d
 8007f04:	08007f2d 	.word	0x08007f2d
 8007f08:	08007f2d 	.word	0x08007f2d
 8007f0c:	08007f2d 	.word	0x08007f2d
 8007f10:	08007f2d 	.word	0x08007f2d
 8007f14:	08007f2d 	.word	0x08007f2d
 8007f18:	08007f2d 	.word	0x08007f2d
 8007f1c:	08007f2d 	.word	0x08007f2d
 8007f20:	08007f2d 	.word	0x08007f2d
 8007f24:	08007f2d 	.word	0x08007f2d
 8007f28:	08007f2d 	.word	0x08007f2d
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8007f2c:	bf00      	nop
  }

  return (USBD_OK);
 8007f2e:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8007f30:	4618      	mov	r0, r3
 8007f32:	370c      	adds	r7, #12
 8007f34:	46bd      	mov	sp, r7
 8007f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f3a:	4770      	bx	lr

08007f3c <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8007f3c:	b580      	push	{r7, lr}
 8007f3e:	b082      	sub	sp, #8
 8007f40:	af00      	add	r7, sp, #0
 8007f42:	6078      	str	r0, [r7, #4]
 8007f44:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8007f46:	6879      	ldr	r1, [r7, #4]
 8007f48:	4808      	ldr	r0, [pc, #32]	@ (8007f6c <CDC_Receive_FS+0x30>)
 8007f4a:	f7fe fc5f 	bl	800680c <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8007f4e:	4807      	ldr	r0, [pc, #28]	@ (8007f6c <CDC_Receive_FS+0x30>)
 8007f50:	f7fe fc7a 	bl	8006848 <USBD_CDC_ReceivePacket>
  usb_handle_recv(Buf, *Len);
 8007f54:	683b      	ldr	r3, [r7, #0]
 8007f56:	681b      	ldr	r3, [r3, #0]
 8007f58:	4619      	mov	r1, r3
 8007f5a:	6878      	ldr	r0, [r7, #4]
 8007f5c:	f7f8 ff28 	bl	8000db0 <usb_handle_recv>
  return (USBD_OK);
 8007f60:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8007f62:	4618      	mov	r0, r3
 8007f64:	3708      	adds	r7, #8
 8007f66:	46bd      	mov	sp, r7
 8007f68:	bd80      	pop	{r7, pc}
 8007f6a:	bf00      	nop
 8007f6c:	20000390 	.word	0x20000390

08007f70 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8007f70:	b480      	push	{r7}
 8007f72:	b087      	sub	sp, #28
 8007f74:	af00      	add	r7, sp, #0
 8007f76:	60f8      	str	r0, [r7, #12]
 8007f78:	60b9      	str	r1, [r7, #8]
 8007f7a:	4613      	mov	r3, r2
 8007f7c:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8007f7e:	2300      	movs	r3, #0
 8007f80:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 8007f82:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8007f86:	4618      	mov	r0, r3
 8007f88:	371c      	adds	r7, #28
 8007f8a:	46bd      	mov	sp, r7
 8007f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f90:	4770      	bx	lr
	...

08007f94 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007f94:	b480      	push	{r7}
 8007f96:	b083      	sub	sp, #12
 8007f98:	af00      	add	r7, sp, #0
 8007f9a:	4603      	mov	r3, r0
 8007f9c:	6039      	str	r1, [r7, #0]
 8007f9e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8007fa0:	683b      	ldr	r3, [r7, #0]
 8007fa2:	2212      	movs	r2, #18
 8007fa4:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8007fa6:	4b03      	ldr	r3, [pc, #12]	@ (8007fb4 <USBD_FS_DeviceDescriptor+0x20>)
}
 8007fa8:	4618      	mov	r0, r3
 8007faa:	370c      	adds	r7, #12
 8007fac:	46bd      	mov	sp, r7
 8007fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fb2:	4770      	bx	lr
 8007fb4:	200000cc 	.word	0x200000cc

08007fb8 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007fb8:	b480      	push	{r7}
 8007fba:	b083      	sub	sp, #12
 8007fbc:	af00      	add	r7, sp, #0
 8007fbe:	4603      	mov	r3, r0
 8007fc0:	6039      	str	r1, [r7, #0]
 8007fc2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8007fc4:	683b      	ldr	r3, [r7, #0]
 8007fc6:	2204      	movs	r2, #4
 8007fc8:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8007fca:	4b03      	ldr	r3, [pc, #12]	@ (8007fd8 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8007fcc:	4618      	mov	r0, r3
 8007fce:	370c      	adds	r7, #12
 8007fd0:	46bd      	mov	sp, r7
 8007fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fd6:	4770      	bx	lr
 8007fd8:	200000ec 	.word	0x200000ec

08007fdc <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007fdc:	b580      	push	{r7, lr}
 8007fde:	b082      	sub	sp, #8
 8007fe0:	af00      	add	r7, sp, #0
 8007fe2:	4603      	mov	r3, r0
 8007fe4:	6039      	str	r1, [r7, #0]
 8007fe6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8007fe8:	79fb      	ldrb	r3, [r7, #7]
 8007fea:	2b00      	cmp	r3, #0
 8007fec:	d105      	bne.n	8007ffa <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8007fee:	683a      	ldr	r2, [r7, #0]
 8007ff0:	4907      	ldr	r1, [pc, #28]	@ (8008010 <USBD_FS_ProductStrDescriptor+0x34>)
 8007ff2:	4808      	ldr	r0, [pc, #32]	@ (8008014 <USBD_FS_ProductStrDescriptor+0x38>)
 8007ff4:	f7ff fe0c 	bl	8007c10 <USBD_GetString>
 8007ff8:	e004      	b.n	8008004 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8007ffa:	683a      	ldr	r2, [r7, #0]
 8007ffc:	4904      	ldr	r1, [pc, #16]	@ (8008010 <USBD_FS_ProductStrDescriptor+0x34>)
 8007ffe:	4805      	ldr	r0, [pc, #20]	@ (8008014 <USBD_FS_ProductStrDescriptor+0x38>)
 8008000:	f7ff fe06 	bl	8007c10 <USBD_GetString>
  }
  return USBD_StrDesc;
 8008004:	4b02      	ldr	r3, [pc, #8]	@ (8008010 <USBD_FS_ProductStrDescriptor+0x34>)
}
 8008006:	4618      	mov	r0, r3
 8008008:	3708      	adds	r7, #8
 800800a:	46bd      	mov	sp, r7
 800800c:	bd80      	pop	{r7, pc}
 800800e:	bf00      	nop
 8008010:	20000e6c 	.word	0x20000e6c
 8008014:	080089d8 	.word	0x080089d8

08008018 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008018:	b580      	push	{r7, lr}
 800801a:	b082      	sub	sp, #8
 800801c:	af00      	add	r7, sp, #0
 800801e:	4603      	mov	r3, r0
 8008020:	6039      	str	r1, [r7, #0]
 8008022:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8008024:	683a      	ldr	r2, [r7, #0]
 8008026:	4904      	ldr	r1, [pc, #16]	@ (8008038 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8008028:	4804      	ldr	r0, [pc, #16]	@ (800803c <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800802a:	f7ff fdf1 	bl	8007c10 <USBD_GetString>
  return USBD_StrDesc;
 800802e:	4b02      	ldr	r3, [pc, #8]	@ (8008038 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8008030:	4618      	mov	r0, r3
 8008032:	3708      	adds	r7, #8
 8008034:	46bd      	mov	sp, r7
 8008036:	bd80      	pop	{r7, pc}
 8008038:	20000e6c 	.word	0x20000e6c
 800803c:	080089f0 	.word	0x080089f0

08008040 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008040:	b580      	push	{r7, lr}
 8008042:	b082      	sub	sp, #8
 8008044:	af00      	add	r7, sp, #0
 8008046:	4603      	mov	r3, r0
 8008048:	6039      	str	r1, [r7, #0]
 800804a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800804c:	683b      	ldr	r3, [r7, #0]
 800804e:	221a      	movs	r2, #26
 8008050:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8008052:	f000 f855 	bl	8008100 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8008056:	4b02      	ldr	r3, [pc, #8]	@ (8008060 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8008058:	4618      	mov	r0, r3
 800805a:	3708      	adds	r7, #8
 800805c:	46bd      	mov	sp, r7
 800805e:	bd80      	pop	{r7, pc}
 8008060:	200000f0 	.word	0x200000f0

08008064 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008064:	b580      	push	{r7, lr}
 8008066:	b082      	sub	sp, #8
 8008068:	af00      	add	r7, sp, #0
 800806a:	4603      	mov	r3, r0
 800806c:	6039      	str	r1, [r7, #0]
 800806e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8008070:	79fb      	ldrb	r3, [r7, #7]
 8008072:	2b00      	cmp	r3, #0
 8008074:	d105      	bne.n	8008082 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8008076:	683a      	ldr	r2, [r7, #0]
 8008078:	4907      	ldr	r1, [pc, #28]	@ (8008098 <USBD_FS_ConfigStrDescriptor+0x34>)
 800807a:	4808      	ldr	r0, [pc, #32]	@ (800809c <USBD_FS_ConfigStrDescriptor+0x38>)
 800807c:	f7ff fdc8 	bl	8007c10 <USBD_GetString>
 8008080:	e004      	b.n	800808c <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8008082:	683a      	ldr	r2, [r7, #0]
 8008084:	4904      	ldr	r1, [pc, #16]	@ (8008098 <USBD_FS_ConfigStrDescriptor+0x34>)
 8008086:	4805      	ldr	r0, [pc, #20]	@ (800809c <USBD_FS_ConfigStrDescriptor+0x38>)
 8008088:	f7ff fdc2 	bl	8007c10 <USBD_GetString>
  }
  return USBD_StrDesc;
 800808c:	4b02      	ldr	r3, [pc, #8]	@ (8008098 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800808e:	4618      	mov	r0, r3
 8008090:	3708      	adds	r7, #8
 8008092:	46bd      	mov	sp, r7
 8008094:	bd80      	pop	{r7, pc}
 8008096:	bf00      	nop
 8008098:	20000e6c 	.word	0x20000e6c
 800809c:	08008a04 	.word	0x08008a04

080080a0 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80080a0:	b580      	push	{r7, lr}
 80080a2:	b082      	sub	sp, #8
 80080a4:	af00      	add	r7, sp, #0
 80080a6:	4603      	mov	r3, r0
 80080a8:	6039      	str	r1, [r7, #0]
 80080aa:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80080ac:	79fb      	ldrb	r3, [r7, #7]
 80080ae:	2b00      	cmp	r3, #0
 80080b0:	d105      	bne.n	80080be <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80080b2:	683a      	ldr	r2, [r7, #0]
 80080b4:	4907      	ldr	r1, [pc, #28]	@ (80080d4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80080b6:	4808      	ldr	r0, [pc, #32]	@ (80080d8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80080b8:	f7ff fdaa 	bl	8007c10 <USBD_GetString>
 80080bc:	e004      	b.n	80080c8 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80080be:	683a      	ldr	r2, [r7, #0]
 80080c0:	4904      	ldr	r1, [pc, #16]	@ (80080d4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80080c2:	4805      	ldr	r0, [pc, #20]	@ (80080d8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80080c4:	f7ff fda4 	bl	8007c10 <USBD_GetString>
  }
  return USBD_StrDesc;
 80080c8:	4b02      	ldr	r3, [pc, #8]	@ (80080d4 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 80080ca:	4618      	mov	r0, r3
 80080cc:	3708      	adds	r7, #8
 80080ce:	46bd      	mov	sp, r7
 80080d0:	bd80      	pop	{r7, pc}
 80080d2:	bf00      	nop
 80080d4:	20000e6c 	.word	0x20000e6c
 80080d8:	08008a10 	.word	0x08008a10

080080dc <USBD_FS_USR_BOSDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_USR_BOSDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80080dc:	b480      	push	{r7}
 80080de:	b083      	sub	sp, #12
 80080e0:	af00      	add	r7, sp, #0
 80080e2:	4603      	mov	r3, r0
 80080e4:	6039      	str	r1, [r7, #0]
 80080e6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_BOSDesc);
 80080e8:	683b      	ldr	r3, [r7, #0]
 80080ea:	220c      	movs	r2, #12
 80080ec:	801a      	strh	r2, [r3, #0]
  return (uint8_t*)USBD_FS_BOSDesc;
 80080ee:	4b03      	ldr	r3, [pc, #12]	@ (80080fc <USBD_FS_USR_BOSDescriptor+0x20>)
}
 80080f0:	4618      	mov	r0, r3
 80080f2:	370c      	adds	r7, #12
 80080f4:	46bd      	mov	sp, r7
 80080f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080fa:	4770      	bx	lr
 80080fc:	200000e0 	.word	0x200000e0

08008100 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8008100:	b580      	push	{r7, lr}
 8008102:	b084      	sub	sp, #16
 8008104:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8008106:	4b0f      	ldr	r3, [pc, #60]	@ (8008144 <Get_SerialNum+0x44>)
 8008108:	681b      	ldr	r3, [r3, #0]
 800810a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800810c:	4b0e      	ldr	r3, [pc, #56]	@ (8008148 <Get_SerialNum+0x48>)
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8008112:	4b0e      	ldr	r3, [pc, #56]	@ (800814c <Get_SerialNum+0x4c>)
 8008114:	681b      	ldr	r3, [r3, #0]
 8008116:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8008118:	68fa      	ldr	r2, [r7, #12]
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	4413      	add	r3, r2
 800811e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8008120:	68fb      	ldr	r3, [r7, #12]
 8008122:	2b00      	cmp	r3, #0
 8008124:	d009      	beq.n	800813a <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8008126:	2208      	movs	r2, #8
 8008128:	4909      	ldr	r1, [pc, #36]	@ (8008150 <Get_SerialNum+0x50>)
 800812a:	68f8      	ldr	r0, [r7, #12]
 800812c:	f000 f814 	bl	8008158 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8008130:	2204      	movs	r2, #4
 8008132:	4908      	ldr	r1, [pc, #32]	@ (8008154 <Get_SerialNum+0x54>)
 8008134:	68b8      	ldr	r0, [r7, #8]
 8008136:	f000 f80f 	bl	8008158 <IntToUnicode>
  }
}
 800813a:	bf00      	nop
 800813c:	3710      	adds	r7, #16
 800813e:	46bd      	mov	sp, r7
 8008140:	bd80      	pop	{r7, pc}
 8008142:	bf00      	nop
 8008144:	1fff7590 	.word	0x1fff7590
 8008148:	1fff7594 	.word	0x1fff7594
 800814c:	1fff7598 	.word	0x1fff7598
 8008150:	200000f2 	.word	0x200000f2
 8008154:	20000102 	.word	0x20000102

08008158 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8008158:	b480      	push	{r7}
 800815a:	b087      	sub	sp, #28
 800815c:	af00      	add	r7, sp, #0
 800815e:	60f8      	str	r0, [r7, #12]
 8008160:	60b9      	str	r1, [r7, #8]
 8008162:	4613      	mov	r3, r2
 8008164:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8008166:	2300      	movs	r3, #0
 8008168:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800816a:	2300      	movs	r3, #0
 800816c:	75fb      	strb	r3, [r7, #23]
 800816e:	e027      	b.n	80081c0 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8008170:	68fb      	ldr	r3, [r7, #12]
 8008172:	0f1b      	lsrs	r3, r3, #28
 8008174:	2b09      	cmp	r3, #9
 8008176:	d80b      	bhi.n	8008190 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8008178:	68fb      	ldr	r3, [r7, #12]
 800817a:	0f1b      	lsrs	r3, r3, #28
 800817c:	b2da      	uxtb	r2, r3
 800817e:	7dfb      	ldrb	r3, [r7, #23]
 8008180:	005b      	lsls	r3, r3, #1
 8008182:	4619      	mov	r1, r3
 8008184:	68bb      	ldr	r3, [r7, #8]
 8008186:	440b      	add	r3, r1
 8008188:	3230      	adds	r2, #48	@ 0x30
 800818a:	b2d2      	uxtb	r2, r2
 800818c:	701a      	strb	r2, [r3, #0]
 800818e:	e00a      	b.n	80081a6 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8008190:	68fb      	ldr	r3, [r7, #12]
 8008192:	0f1b      	lsrs	r3, r3, #28
 8008194:	b2da      	uxtb	r2, r3
 8008196:	7dfb      	ldrb	r3, [r7, #23]
 8008198:	005b      	lsls	r3, r3, #1
 800819a:	4619      	mov	r1, r3
 800819c:	68bb      	ldr	r3, [r7, #8]
 800819e:	440b      	add	r3, r1
 80081a0:	3237      	adds	r2, #55	@ 0x37
 80081a2:	b2d2      	uxtb	r2, r2
 80081a4:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 80081a6:	68fb      	ldr	r3, [r7, #12]
 80081a8:	011b      	lsls	r3, r3, #4
 80081aa:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 80081ac:	7dfb      	ldrb	r3, [r7, #23]
 80081ae:	005b      	lsls	r3, r3, #1
 80081b0:	3301      	adds	r3, #1
 80081b2:	68ba      	ldr	r2, [r7, #8]
 80081b4:	4413      	add	r3, r2
 80081b6:	2200      	movs	r2, #0
 80081b8:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 80081ba:	7dfb      	ldrb	r3, [r7, #23]
 80081bc:	3301      	adds	r3, #1
 80081be:	75fb      	strb	r3, [r7, #23]
 80081c0:	7dfa      	ldrb	r2, [r7, #23]
 80081c2:	79fb      	ldrb	r3, [r7, #7]
 80081c4:	429a      	cmp	r2, r3
 80081c6:	d3d3      	bcc.n	8008170 <IntToUnicode+0x18>
  }
}
 80081c8:	bf00      	nop
 80081ca:	bf00      	nop
 80081cc:	371c      	adds	r7, #28
 80081ce:	46bd      	mov	sp, r7
 80081d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081d4:	4770      	bx	lr
	...

080081d8 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 80081d8:	b580      	push	{r7, lr}
 80081da:	b096      	sub	sp, #88	@ 0x58
 80081dc:	af00      	add	r7, sp, #0
 80081de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80081e0:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 80081e4:	2200      	movs	r2, #0
 80081e6:	601a      	str	r2, [r3, #0]
 80081e8:	605a      	str	r2, [r3, #4]
 80081ea:	609a      	str	r2, [r3, #8]
 80081ec:	60da      	str	r2, [r3, #12]
 80081ee:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80081f0:	f107 0310 	add.w	r3, r7, #16
 80081f4:	2234      	movs	r2, #52	@ 0x34
 80081f6:	2100      	movs	r1, #0
 80081f8:	4618      	mov	r0, r3
 80081fa:	f000 fba7 	bl	800894c <memset>
  if(pcdHandle->Instance==USB)
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	4a24      	ldr	r2, [pc, #144]	@ (8008294 <HAL_PCD_MspInit+0xbc>)
 8008204:	4293      	cmp	r3, r2
 8008206:	d141      	bne.n	800828c <HAL_PCD_MspInit+0xb4>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8008208:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800820c:	613b      	str	r3, [r7, #16]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_MSI;
 800820e:	f04f 6340 	mov.w	r3, #201326592	@ 0xc000000
 8008212:	63bb      	str	r3, [r7, #56]	@ 0x38
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8008214:	f107 0310 	add.w	r3, r7, #16
 8008218:	4618      	mov	r0, r3
 800821a:	f7fb fe5f 	bl	8003edc <HAL_RCCEx_PeriphCLKConfig>
 800821e:	4603      	mov	r3, r0
 8008220:	2b00      	cmp	r3, #0
 8008222:	d001      	beq.n	8008228 <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 8008224:	f7f8 fc52 	bl	8000acc <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008228:	4b1b      	ldr	r3, [pc, #108]	@ (8008298 <HAL_PCD_MspInit+0xc0>)
 800822a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800822c:	4a1a      	ldr	r2, [pc, #104]	@ (8008298 <HAL_PCD_MspInit+0xc0>)
 800822e:	f043 0301 	orr.w	r3, r3, #1
 8008232:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8008234:	4b18      	ldr	r3, [pc, #96]	@ (8008298 <HAL_PCD_MspInit+0xc0>)
 8008236:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008238:	f003 0301 	and.w	r3, r3, #1
 800823c:	60fb      	str	r3, [r7, #12]
 800823e:	68fb      	ldr	r3, [r7, #12]
    /**USB GPIO Configuration
    PA11     ------> USB_DM
    PA12     ------> USB_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8008240:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8008244:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008246:	2302      	movs	r3, #2
 8008248:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800824a:	2300      	movs	r3, #0
 800824c:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800824e:	2303      	movs	r3, #3
 8008250:	653b      	str	r3, [r7, #80]	@ 0x50
    GPIO_InitStruct.Alternate = GPIO_AF10_USB_FS;
 8008252:	230a      	movs	r3, #10
 8008254:	657b      	str	r3, [r7, #84]	@ 0x54
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008256:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 800825a:	4619      	mov	r1, r3
 800825c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8008260:	f7f8 ff80 	bl	8001164 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8008264:	4b0c      	ldr	r3, [pc, #48]	@ (8008298 <HAL_PCD_MspInit+0xc0>)
 8008266:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008268:	4a0b      	ldr	r2, [pc, #44]	@ (8008298 <HAL_PCD_MspInit+0xc0>)
 800826a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800826e:	6593      	str	r3, [r2, #88]	@ 0x58
 8008270:	4b09      	ldr	r3, [pc, #36]	@ (8008298 <HAL_PCD_MspInit+0xc0>)
 8008272:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008274:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8008278:	60bb      	str	r3, [r7, #8]
 800827a:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_IRQn, 0, 0);
 800827c:	2200      	movs	r2, #0
 800827e:	2100      	movs	r1, #0
 8008280:	2043      	movs	r0, #67	@ 0x43
 8008282:	f7f8 ff38 	bl	80010f6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_IRQn);
 8008286:	2043      	movs	r0, #67	@ 0x43
 8008288:	f7f8 ff51 	bl	800112e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 800828c:	bf00      	nop
 800828e:	3758      	adds	r7, #88	@ 0x58
 8008290:	46bd      	mov	sp, r7
 8008292:	bd80      	pop	{r7, pc}
 8008294:	40006800 	.word	0x40006800
 8008298:	40021000 	.word	0x40021000

0800829c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800829c:	b580      	push	{r7, lr}
 800829e:	b082      	sub	sp, #8
 80082a0:	af00      	add	r7, sp, #0
 80082a2:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	f8d3 22dc 	ldr.w	r2, [r3, #732]	@ 0x2dc
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 80082b0:	4619      	mov	r1, r3
 80082b2:	4610      	mov	r0, r2
 80082b4:	f7fe fbb1 	bl	8006a1a <USBD_LL_SetupStage>
}
 80082b8:	bf00      	nop
 80082ba:	3708      	adds	r7, #8
 80082bc:	46bd      	mov	sp, r7
 80082be:	bd80      	pop	{r7, pc}

080082c0 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80082c0:	b580      	push	{r7, lr}
 80082c2:	b082      	sub	sp, #8
 80082c4:	af00      	add	r7, sp, #0
 80082c6:	6078      	str	r0, [r7, #4]
 80082c8:	460b      	mov	r3, r1
 80082ca:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	f8d3 02dc 	ldr.w	r0, [r3, #732]	@ 0x2dc
 80082d2:	78fa      	ldrb	r2, [r7, #3]
 80082d4:	6879      	ldr	r1, [r7, #4]
 80082d6:	4613      	mov	r3, r2
 80082d8:	009b      	lsls	r3, r3, #2
 80082da:	4413      	add	r3, r2
 80082dc:	00db      	lsls	r3, r3, #3
 80082de:	440b      	add	r3, r1
 80082e0:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80082e4:	681a      	ldr	r2, [r3, #0]
 80082e6:	78fb      	ldrb	r3, [r7, #3]
 80082e8:	4619      	mov	r1, r3
 80082ea:	f7fe fbeb 	bl	8006ac4 <USBD_LL_DataOutStage>
}
 80082ee:	bf00      	nop
 80082f0:	3708      	adds	r7, #8
 80082f2:	46bd      	mov	sp, r7
 80082f4:	bd80      	pop	{r7, pc}

080082f6 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80082f6:	b580      	push	{r7, lr}
 80082f8:	b082      	sub	sp, #8
 80082fa:	af00      	add	r7, sp, #0
 80082fc:	6078      	str	r0, [r7, #4]
 80082fe:	460b      	mov	r3, r1
 8008300:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	f8d3 02dc 	ldr.w	r0, [r3, #732]	@ 0x2dc
 8008308:	78fa      	ldrb	r2, [r7, #3]
 800830a:	6879      	ldr	r1, [r7, #4]
 800830c:	4613      	mov	r3, r2
 800830e:	009b      	lsls	r3, r3, #2
 8008310:	4413      	add	r3, r2
 8008312:	00db      	lsls	r3, r3, #3
 8008314:	440b      	add	r3, r1
 8008316:	3324      	adds	r3, #36	@ 0x24
 8008318:	681a      	ldr	r2, [r3, #0]
 800831a:	78fb      	ldrb	r3, [r7, #3]
 800831c:	4619      	mov	r1, r3
 800831e:	f7fe fc84 	bl	8006c2a <USBD_LL_DataInStage>
}
 8008322:	bf00      	nop
 8008324:	3708      	adds	r7, #8
 8008326:	46bd      	mov	sp, r7
 8008328:	bd80      	pop	{r7, pc}

0800832a <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800832a:	b580      	push	{r7, lr}
 800832c:	b082      	sub	sp, #8
 800832e:	af00      	add	r7, sp, #0
 8008330:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	f8d3 32dc 	ldr.w	r3, [r3, #732]	@ 0x2dc
 8008338:	4618      	mov	r0, r3
 800833a:	f7fe fdbe 	bl	8006eba <USBD_LL_SOF>
}
 800833e:	bf00      	nop
 8008340:	3708      	adds	r7, #8
 8008342:	46bd      	mov	sp, r7
 8008344:	bd80      	pop	{r7, pc}

08008346 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008346:	b580      	push	{r7, lr}
 8008348:	b084      	sub	sp, #16
 800834a:	af00      	add	r7, sp, #0
 800834c:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800834e:	2301      	movs	r3, #1
 8008350:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	799b      	ldrb	r3, [r3, #6]
 8008356:	2b02      	cmp	r3, #2
 8008358:	d001      	beq.n	800835e <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800835a:	f7f8 fbb7 	bl	8000acc <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	f8d3 32dc 	ldr.w	r3, [r3, #732]	@ 0x2dc
 8008364:	7bfa      	ldrb	r2, [r7, #15]
 8008366:	4611      	mov	r1, r2
 8008368:	4618      	mov	r0, r3
 800836a:	f7fe fd62 	bl	8006e32 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	f8d3 32dc 	ldr.w	r3, [r3, #732]	@ 0x2dc
 8008374:	4618      	mov	r0, r3
 8008376:	f7fe fd0a 	bl	8006d8e <USBD_LL_Reset>
}
 800837a:	bf00      	nop
 800837c:	3710      	adds	r7, #16
 800837e:	46bd      	mov	sp, r7
 8008380:	bd80      	pop	{r7, pc}
	...

08008384 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008384:	b580      	push	{r7, lr}
 8008386:	b082      	sub	sp, #8
 8008388:	af00      	add	r7, sp, #0
 800838a:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	f8d3 32dc 	ldr.w	r3, [r3, #732]	@ 0x2dc
 8008392:	4618      	mov	r0, r3
 8008394:	f7fe fd5d 	bl	8006e52 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	7a9b      	ldrb	r3, [r3, #10]
 800839c:	2b00      	cmp	r3, #0
 800839e:	d005      	beq.n	80083ac <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80083a0:	4b04      	ldr	r3, [pc, #16]	@ (80083b4 <HAL_PCD_SuspendCallback+0x30>)
 80083a2:	691b      	ldr	r3, [r3, #16]
 80083a4:	4a03      	ldr	r2, [pc, #12]	@ (80083b4 <HAL_PCD_SuspendCallback+0x30>)
 80083a6:	f043 0306 	orr.w	r3, r3, #6
 80083aa:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 80083ac:	bf00      	nop
 80083ae:	3708      	adds	r7, #8
 80083b0:	46bd      	mov	sp, r7
 80083b2:	bd80      	pop	{r7, pc}
 80083b4:	e000ed00 	.word	0xe000ed00

080083b8 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80083b8:	b580      	push	{r7, lr}
 80083ba:	b082      	sub	sp, #8
 80083bc:	af00      	add	r7, sp, #0
 80083be:	6078      	str	r0, [r7, #4]

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	7a9b      	ldrb	r3, [r3, #10]
 80083c4:	2b00      	cmp	r3, #0
 80083c6:	d007      	beq.n	80083d8 <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80083c8:	4b08      	ldr	r3, [pc, #32]	@ (80083ec <HAL_PCD_ResumeCallback+0x34>)
 80083ca:	691b      	ldr	r3, [r3, #16]
 80083cc:	4a07      	ldr	r2, [pc, #28]	@ (80083ec <HAL_PCD_ResumeCallback+0x34>)
 80083ce:	f023 0306 	bic.w	r3, r3, #6
 80083d2:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 80083d4:	f000 fab4 	bl	8008940 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	f8d3 32dc 	ldr.w	r3, [r3, #732]	@ 0x2dc
 80083de:	4618      	mov	r0, r3
 80083e0:	f7fe fd53 	bl	8006e8a <USBD_LL_Resume>
}
 80083e4:	bf00      	nop
 80083e6:	3708      	adds	r7, #8
 80083e8:	46bd      	mov	sp, r7
 80083ea:	bd80      	pop	{r7, pc}
 80083ec:	e000ed00 	.word	0xe000ed00

080083f0 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 80083f0:	b580      	push	{r7, lr}
 80083f2:	b082      	sub	sp, #8
 80083f4:	af00      	add	r7, sp, #0
 80083f6:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Enable USB power on Pwrctrl CR2 register. */
  HAL_PWREx_EnableVddUSB();
 80083f8:	f7fa ff12 	bl	8003220 <HAL_PWREx_EnableVddUSB>
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 80083fc:	4a2b      	ldr	r2, [pc, #172]	@ (80084ac <USBD_LL_Init+0xbc>)
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	f8c2 32dc 	str.w	r3, [r2, #732]	@ 0x2dc
  pdev->pData = &hpcd_USB_FS;
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	4a29      	ldr	r2, [pc, #164]	@ (80084ac <USBD_LL_Init+0xbc>)
 8008408:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_FS.Instance = USB;
 800840c:	4b27      	ldr	r3, [pc, #156]	@ (80084ac <USBD_LL_Init+0xbc>)
 800840e:	4a28      	ldr	r2, [pc, #160]	@ (80084b0 <USBD_LL_Init+0xc0>)
 8008410:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8008412:	4b26      	ldr	r3, [pc, #152]	@ (80084ac <USBD_LL_Init+0xbc>)
 8008414:	2208      	movs	r2, #8
 8008416:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8008418:	4b24      	ldr	r3, [pc, #144]	@ (80084ac <USBD_LL_Init+0xbc>)
 800841a:	2202      	movs	r2, #2
 800841c:	719a      	strb	r2, [r3, #6]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800841e:	4b23      	ldr	r3, [pc, #140]	@ (80084ac <USBD_LL_Init+0xbc>)
 8008420:	2202      	movs	r2, #2
 8008422:	721a      	strb	r2, [r3, #8]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 8008424:	4b21      	ldr	r3, [pc, #132]	@ (80084ac <USBD_LL_Init+0xbc>)
 8008426:	2200      	movs	r2, #0
 8008428:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800842a:	4b20      	ldr	r3, [pc, #128]	@ (80084ac <USBD_LL_Init+0xbc>)
 800842c:	2200      	movs	r2, #0
 800842e:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8008430:	4b1e      	ldr	r3, [pc, #120]	@ (80084ac <USBD_LL_Init+0xbc>)
 8008432:	2200      	movs	r2, #0
 8008434:	72da      	strb	r2, [r3, #11]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8008436:	4b1d      	ldr	r3, [pc, #116]	@ (80084ac <USBD_LL_Init+0xbc>)
 8008438:	2200      	movs	r2, #0
 800843a:	731a      	strb	r2, [r3, #12]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800843c:	481b      	ldr	r0, [pc, #108]	@ (80084ac <USBD_LL_Init+0xbc>)
 800843e:	f7f9 f94d 	bl	80016dc <HAL_PCD_Init>
 8008442:	4603      	mov	r3, r0
 8008444:	2b00      	cmp	r3, #0
 8008446:	d001      	beq.n	800844c <USBD_LL_Init+0x5c>
  {
    Error_Handler( );
 8008448:	f7f8 fb40 	bl	8000acc <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8008452:	2318      	movs	r3, #24
 8008454:	2200      	movs	r2, #0
 8008456:	2100      	movs	r1, #0
 8008458:	f7fa fe11 	bl	800307e <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8008462:	2358      	movs	r3, #88	@ 0x58
 8008464:	2200      	movs	r2, #0
 8008466:	2180      	movs	r1, #128	@ 0x80
 8008468:	f7fa fe09 	bl	800307e <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8008472:	23c0      	movs	r3, #192	@ 0xc0
 8008474:	2200      	movs	r2, #0
 8008476:	2181      	movs	r1, #129	@ 0x81
 8008478:	f7fa fe01 	bl	800307e <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8008482:	f44f 7388 	mov.w	r3, #272	@ 0x110
 8008486:	2200      	movs	r2, #0
 8008488:	2101      	movs	r1, #1
 800848a:	f7fa fdf8 	bl	800307e <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8008494:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8008498:	2200      	movs	r2, #0
 800849a:	2182      	movs	r1, #130	@ 0x82
 800849c:	f7fa fdef 	bl	800307e <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 80084a0:	2300      	movs	r3, #0
}
 80084a2:	4618      	mov	r0, r3
 80084a4:	3708      	adds	r7, #8
 80084a6:	46bd      	mov	sp, r7
 80084a8:	bd80      	pop	{r7, pc}
 80084aa:	bf00      	nop
 80084ac:	2000106c 	.word	0x2000106c
 80084b0:	40006800 	.word	0x40006800

080084b4 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 80084b4:	b580      	push	{r7, lr}
 80084b6:	b084      	sub	sp, #16
 80084b8:	af00      	add	r7, sp, #0
 80084ba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80084bc:	2300      	movs	r3, #0
 80084be:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80084c0:	2300      	movs	r3, #0
 80084c2:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_Start(pdev->pData);
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80084ca:	4618      	mov	r0, r3
 80084cc:	f7f9 fa03 	bl	80018d6 <HAL_PCD_Start>
 80084d0:	4603      	mov	r3, r0
 80084d2:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 80084d4:	7bbb      	ldrb	r3, [r7, #14]
 80084d6:	2b03      	cmp	r3, #3
 80084d8:	d816      	bhi.n	8008508 <USBD_LL_Start+0x54>
 80084da:	a201      	add	r2, pc, #4	@ (adr r2, 80084e0 <USBD_LL_Start+0x2c>)
 80084dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80084e0:	080084f1 	.word	0x080084f1
 80084e4:	080084f7 	.word	0x080084f7
 80084e8:	080084fd 	.word	0x080084fd
 80084ec:	08008503 	.word	0x08008503
    case HAL_OK :
      usb_status = USBD_OK;
 80084f0:	2300      	movs	r3, #0
 80084f2:	73fb      	strb	r3, [r7, #15]
    break;
 80084f4:	e00b      	b.n	800850e <USBD_LL_Start+0x5a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80084f6:	2303      	movs	r3, #3
 80084f8:	73fb      	strb	r3, [r7, #15]
    break;
 80084fa:	e008      	b.n	800850e <USBD_LL_Start+0x5a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80084fc:	2301      	movs	r3, #1
 80084fe:	73fb      	strb	r3, [r7, #15]
    break;
 8008500:	e005      	b.n	800850e <USBD_LL_Start+0x5a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8008502:	2303      	movs	r3, #3
 8008504:	73fb      	strb	r3, [r7, #15]
    break;
 8008506:	e002      	b.n	800850e <USBD_LL_Start+0x5a>
    default :
      usb_status = USBD_FAIL;
 8008508:	2303      	movs	r3, #3
 800850a:	73fb      	strb	r3, [r7, #15]
    break;
 800850c:	bf00      	nop
  }
  return usb_status;
 800850e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008510:	4618      	mov	r0, r3
 8008512:	3710      	adds	r7, #16
 8008514:	46bd      	mov	sp, r7
 8008516:	bd80      	pop	{r7, pc}

08008518 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8008518:	b580      	push	{r7, lr}
 800851a:	b084      	sub	sp, #16
 800851c:	af00      	add	r7, sp, #0
 800851e:	6078      	str	r0, [r7, #4]
 8008520:	4608      	mov	r0, r1
 8008522:	4611      	mov	r1, r2
 8008524:	461a      	mov	r2, r3
 8008526:	4603      	mov	r3, r0
 8008528:	70fb      	strb	r3, [r7, #3]
 800852a:	460b      	mov	r3, r1
 800852c:	70bb      	strb	r3, [r7, #2]
 800852e:	4613      	mov	r3, r2
 8008530:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008532:	2300      	movs	r3, #0
 8008534:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008536:	2300      	movs	r3, #0
 8008538:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8008540:	78bb      	ldrb	r3, [r7, #2]
 8008542:	883a      	ldrh	r2, [r7, #0]
 8008544:	78f9      	ldrb	r1, [r7, #3]
 8008546:	f7f9 fb33 	bl	8001bb0 <HAL_PCD_EP_Open>
 800854a:	4603      	mov	r3, r0
 800854c:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800854e:	7bbb      	ldrb	r3, [r7, #14]
 8008550:	2b03      	cmp	r3, #3
 8008552:	d817      	bhi.n	8008584 <USBD_LL_OpenEP+0x6c>
 8008554:	a201      	add	r2, pc, #4	@ (adr r2, 800855c <USBD_LL_OpenEP+0x44>)
 8008556:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800855a:	bf00      	nop
 800855c:	0800856d 	.word	0x0800856d
 8008560:	08008573 	.word	0x08008573
 8008564:	08008579 	.word	0x08008579
 8008568:	0800857f 	.word	0x0800857f
    case HAL_OK :
      usb_status = USBD_OK;
 800856c:	2300      	movs	r3, #0
 800856e:	73fb      	strb	r3, [r7, #15]
    break;
 8008570:	e00b      	b.n	800858a <USBD_LL_OpenEP+0x72>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8008572:	2303      	movs	r3, #3
 8008574:	73fb      	strb	r3, [r7, #15]
    break;
 8008576:	e008      	b.n	800858a <USBD_LL_OpenEP+0x72>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8008578:	2301      	movs	r3, #1
 800857a:	73fb      	strb	r3, [r7, #15]
    break;
 800857c:	e005      	b.n	800858a <USBD_LL_OpenEP+0x72>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800857e:	2303      	movs	r3, #3
 8008580:	73fb      	strb	r3, [r7, #15]
    break;
 8008582:	e002      	b.n	800858a <USBD_LL_OpenEP+0x72>
    default :
      usb_status = USBD_FAIL;
 8008584:	2303      	movs	r3, #3
 8008586:	73fb      	strb	r3, [r7, #15]
    break;
 8008588:	bf00      	nop
  }
  return usb_status;
 800858a:	7bfb      	ldrb	r3, [r7, #15]
}
 800858c:	4618      	mov	r0, r3
 800858e:	3710      	adds	r7, #16
 8008590:	46bd      	mov	sp, r7
 8008592:	bd80      	pop	{r7, pc}

08008594 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008594:	b580      	push	{r7, lr}
 8008596:	b084      	sub	sp, #16
 8008598:	af00      	add	r7, sp, #0
 800859a:	6078      	str	r0, [r7, #4]
 800859c:	460b      	mov	r3, r1
 800859e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80085a0:	2300      	movs	r3, #0
 80085a2:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80085a4:	2300      	movs	r3, #0
 80085a6:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80085ae:	78fa      	ldrb	r2, [r7, #3]
 80085b0:	4611      	mov	r1, r2
 80085b2:	4618      	mov	r0, r3
 80085b4:	f7f9 fb5b 	bl	8001c6e <HAL_PCD_EP_Close>
 80085b8:	4603      	mov	r3, r0
 80085ba:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 80085bc:	7bbb      	ldrb	r3, [r7, #14]
 80085be:	2b03      	cmp	r3, #3
 80085c0:	d816      	bhi.n	80085f0 <USBD_LL_CloseEP+0x5c>
 80085c2:	a201      	add	r2, pc, #4	@ (adr r2, 80085c8 <USBD_LL_CloseEP+0x34>)
 80085c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80085c8:	080085d9 	.word	0x080085d9
 80085cc:	080085df 	.word	0x080085df
 80085d0:	080085e5 	.word	0x080085e5
 80085d4:	080085eb 	.word	0x080085eb
    case HAL_OK :
      usb_status = USBD_OK;
 80085d8:	2300      	movs	r3, #0
 80085da:	73fb      	strb	r3, [r7, #15]
    break;
 80085dc:	e00b      	b.n	80085f6 <USBD_LL_CloseEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80085de:	2303      	movs	r3, #3
 80085e0:	73fb      	strb	r3, [r7, #15]
    break;
 80085e2:	e008      	b.n	80085f6 <USBD_LL_CloseEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80085e4:	2301      	movs	r3, #1
 80085e6:	73fb      	strb	r3, [r7, #15]
    break;
 80085e8:	e005      	b.n	80085f6 <USBD_LL_CloseEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80085ea:	2303      	movs	r3, #3
 80085ec:	73fb      	strb	r3, [r7, #15]
    break;
 80085ee:	e002      	b.n	80085f6 <USBD_LL_CloseEP+0x62>
    default :
      usb_status = USBD_FAIL;
 80085f0:	2303      	movs	r3, #3
 80085f2:	73fb      	strb	r3, [r7, #15]
    break;
 80085f4:	bf00      	nop
  }
  return usb_status;
 80085f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80085f8:	4618      	mov	r0, r3
 80085fa:	3710      	adds	r7, #16
 80085fc:	46bd      	mov	sp, r7
 80085fe:	bd80      	pop	{r7, pc}

08008600 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008600:	b580      	push	{r7, lr}
 8008602:	b084      	sub	sp, #16
 8008604:	af00      	add	r7, sp, #0
 8008606:	6078      	str	r0, [r7, #4]
 8008608:	460b      	mov	r3, r1
 800860a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800860c:	2300      	movs	r3, #0
 800860e:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008610:	2300      	movs	r3, #0
 8008612:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800861a:	78fa      	ldrb	r2, [r7, #3]
 800861c:	4611      	mov	r1, r2
 800861e:	4618      	mov	r0, r3
 8008620:	f7f9 fbed 	bl	8001dfe <HAL_PCD_EP_SetStall>
 8008624:	4603      	mov	r3, r0
 8008626:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8008628:	7bbb      	ldrb	r3, [r7, #14]
 800862a:	2b03      	cmp	r3, #3
 800862c:	d816      	bhi.n	800865c <USBD_LL_StallEP+0x5c>
 800862e:	a201      	add	r2, pc, #4	@ (adr r2, 8008634 <USBD_LL_StallEP+0x34>)
 8008630:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008634:	08008645 	.word	0x08008645
 8008638:	0800864b 	.word	0x0800864b
 800863c:	08008651 	.word	0x08008651
 8008640:	08008657 	.word	0x08008657
    case HAL_OK :
      usb_status = USBD_OK;
 8008644:	2300      	movs	r3, #0
 8008646:	73fb      	strb	r3, [r7, #15]
    break;
 8008648:	e00b      	b.n	8008662 <USBD_LL_StallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800864a:	2303      	movs	r3, #3
 800864c:	73fb      	strb	r3, [r7, #15]
    break;
 800864e:	e008      	b.n	8008662 <USBD_LL_StallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8008650:	2301      	movs	r3, #1
 8008652:	73fb      	strb	r3, [r7, #15]
    break;
 8008654:	e005      	b.n	8008662 <USBD_LL_StallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8008656:	2303      	movs	r3, #3
 8008658:	73fb      	strb	r3, [r7, #15]
    break;
 800865a:	e002      	b.n	8008662 <USBD_LL_StallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 800865c:	2303      	movs	r3, #3
 800865e:	73fb      	strb	r3, [r7, #15]
    break;
 8008660:	bf00      	nop
  }
  return usb_status;
 8008662:	7bfb      	ldrb	r3, [r7, #15]
}
 8008664:	4618      	mov	r0, r3
 8008666:	3710      	adds	r7, #16
 8008668:	46bd      	mov	sp, r7
 800866a:	bd80      	pop	{r7, pc}

0800866c <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800866c:	b580      	push	{r7, lr}
 800866e:	b084      	sub	sp, #16
 8008670:	af00      	add	r7, sp, #0
 8008672:	6078      	str	r0, [r7, #4]
 8008674:	460b      	mov	r3, r1
 8008676:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008678:	2300      	movs	r3, #0
 800867a:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800867c:	2300      	movs	r3, #0
 800867e:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8008686:	78fa      	ldrb	r2, [r7, #3]
 8008688:	4611      	mov	r1, r2
 800868a:	4618      	mov	r0, r3
 800868c:	f7f9 fc17 	bl	8001ebe <HAL_PCD_EP_ClrStall>
 8008690:	4603      	mov	r3, r0
 8008692:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8008694:	7bbb      	ldrb	r3, [r7, #14]
 8008696:	2b03      	cmp	r3, #3
 8008698:	d816      	bhi.n	80086c8 <USBD_LL_ClearStallEP+0x5c>
 800869a:	a201      	add	r2, pc, #4	@ (adr r2, 80086a0 <USBD_LL_ClearStallEP+0x34>)
 800869c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80086a0:	080086b1 	.word	0x080086b1
 80086a4:	080086b7 	.word	0x080086b7
 80086a8:	080086bd 	.word	0x080086bd
 80086ac:	080086c3 	.word	0x080086c3
    case HAL_OK :
      usb_status = USBD_OK;
 80086b0:	2300      	movs	r3, #0
 80086b2:	73fb      	strb	r3, [r7, #15]
    break;
 80086b4:	e00b      	b.n	80086ce <USBD_LL_ClearStallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80086b6:	2303      	movs	r3, #3
 80086b8:	73fb      	strb	r3, [r7, #15]
    break;
 80086ba:	e008      	b.n	80086ce <USBD_LL_ClearStallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80086bc:	2301      	movs	r3, #1
 80086be:	73fb      	strb	r3, [r7, #15]
    break;
 80086c0:	e005      	b.n	80086ce <USBD_LL_ClearStallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80086c2:	2303      	movs	r3, #3
 80086c4:	73fb      	strb	r3, [r7, #15]
    break;
 80086c6:	e002      	b.n	80086ce <USBD_LL_ClearStallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 80086c8:	2303      	movs	r3, #3
 80086ca:	73fb      	strb	r3, [r7, #15]
    break;
 80086cc:	bf00      	nop
  }
  return usb_status;
 80086ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80086d0:	4618      	mov	r0, r3
 80086d2:	3710      	adds	r7, #16
 80086d4:	46bd      	mov	sp, r7
 80086d6:	bd80      	pop	{r7, pc}

080086d8 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80086d8:	b480      	push	{r7}
 80086da:	b085      	sub	sp, #20
 80086dc:	af00      	add	r7, sp, #0
 80086de:	6078      	str	r0, [r7, #4]
 80086e0:	460b      	mov	r3, r1
 80086e2:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80086ea:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 80086ec:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80086f0:	2b00      	cmp	r3, #0
 80086f2:	da0b      	bge.n	800870c <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 80086f4:	78fb      	ldrb	r3, [r7, #3]
 80086f6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80086fa:	68f9      	ldr	r1, [r7, #12]
 80086fc:	4613      	mov	r3, r2
 80086fe:	009b      	lsls	r3, r3, #2
 8008700:	4413      	add	r3, r2
 8008702:	00db      	lsls	r3, r3, #3
 8008704:	440b      	add	r3, r1
 8008706:	3312      	adds	r3, #18
 8008708:	781b      	ldrb	r3, [r3, #0]
 800870a:	e00b      	b.n	8008724 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800870c:	78fb      	ldrb	r3, [r7, #3]
 800870e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008712:	68f9      	ldr	r1, [r7, #12]
 8008714:	4613      	mov	r3, r2
 8008716:	009b      	lsls	r3, r3, #2
 8008718:	4413      	add	r3, r2
 800871a:	00db      	lsls	r3, r3, #3
 800871c:	440b      	add	r3, r1
 800871e:	f503 73a9 	add.w	r3, r3, #338	@ 0x152
 8008722:	781b      	ldrb	r3, [r3, #0]
  }
}
 8008724:	4618      	mov	r0, r3
 8008726:	3714      	adds	r7, #20
 8008728:	46bd      	mov	sp, r7
 800872a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800872e:	4770      	bx	lr

08008730 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8008730:	b580      	push	{r7, lr}
 8008732:	b084      	sub	sp, #16
 8008734:	af00      	add	r7, sp, #0
 8008736:	6078      	str	r0, [r7, #4]
 8008738:	460b      	mov	r3, r1
 800873a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800873c:	2300      	movs	r3, #0
 800873e:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008740:	2300      	movs	r3, #0
 8008742:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800874a:	78fa      	ldrb	r2, [r7, #3]
 800874c:	4611      	mov	r1, r2
 800874e:	4618      	mov	r0, r3
 8008750:	f7f9 fa0a 	bl	8001b68 <HAL_PCD_SetAddress>
 8008754:	4603      	mov	r3, r0
 8008756:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8008758:	7bbb      	ldrb	r3, [r7, #14]
 800875a:	2b03      	cmp	r3, #3
 800875c:	d816      	bhi.n	800878c <USBD_LL_SetUSBAddress+0x5c>
 800875e:	a201      	add	r2, pc, #4	@ (adr r2, 8008764 <USBD_LL_SetUSBAddress+0x34>)
 8008760:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008764:	08008775 	.word	0x08008775
 8008768:	0800877b 	.word	0x0800877b
 800876c:	08008781 	.word	0x08008781
 8008770:	08008787 	.word	0x08008787
    case HAL_OK :
      usb_status = USBD_OK;
 8008774:	2300      	movs	r3, #0
 8008776:	73fb      	strb	r3, [r7, #15]
    break;
 8008778:	e00b      	b.n	8008792 <USBD_LL_SetUSBAddress+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800877a:	2303      	movs	r3, #3
 800877c:	73fb      	strb	r3, [r7, #15]
    break;
 800877e:	e008      	b.n	8008792 <USBD_LL_SetUSBAddress+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8008780:	2301      	movs	r3, #1
 8008782:	73fb      	strb	r3, [r7, #15]
    break;
 8008784:	e005      	b.n	8008792 <USBD_LL_SetUSBAddress+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8008786:	2303      	movs	r3, #3
 8008788:	73fb      	strb	r3, [r7, #15]
    break;
 800878a:	e002      	b.n	8008792 <USBD_LL_SetUSBAddress+0x62>
    default :
      usb_status = USBD_FAIL;
 800878c:	2303      	movs	r3, #3
 800878e:	73fb      	strb	r3, [r7, #15]
    break;
 8008790:	bf00      	nop
  }
  return usb_status;
 8008792:	7bfb      	ldrb	r3, [r7, #15]
}
 8008794:	4618      	mov	r0, r3
 8008796:	3710      	adds	r7, #16
 8008798:	46bd      	mov	sp, r7
 800879a:	bd80      	pop	{r7, pc}

0800879c <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800879c:	b580      	push	{r7, lr}
 800879e:	b086      	sub	sp, #24
 80087a0:	af00      	add	r7, sp, #0
 80087a2:	60f8      	str	r0, [r7, #12]
 80087a4:	607a      	str	r2, [r7, #4]
 80087a6:	603b      	str	r3, [r7, #0]
 80087a8:	460b      	mov	r3, r1
 80087aa:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80087ac:	2300      	movs	r3, #0
 80087ae:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80087b0:	2300      	movs	r3, #0
 80087b2:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 80087b4:	68fb      	ldr	r3, [r7, #12]
 80087b6:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 80087ba:	7af9      	ldrb	r1, [r7, #11]
 80087bc:	683b      	ldr	r3, [r7, #0]
 80087be:	687a      	ldr	r2, [r7, #4]
 80087c0:	f7f9 fae6 	bl	8001d90 <HAL_PCD_EP_Transmit>
 80087c4:	4603      	mov	r3, r0
 80087c6:	75bb      	strb	r3, [r7, #22]

  switch (hal_status) {
 80087c8:	7dbb      	ldrb	r3, [r7, #22]
 80087ca:	2b03      	cmp	r3, #3
 80087cc:	d816      	bhi.n	80087fc <USBD_LL_Transmit+0x60>
 80087ce:	a201      	add	r2, pc, #4	@ (adr r2, 80087d4 <USBD_LL_Transmit+0x38>)
 80087d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80087d4:	080087e5 	.word	0x080087e5
 80087d8:	080087eb 	.word	0x080087eb
 80087dc:	080087f1 	.word	0x080087f1
 80087e0:	080087f7 	.word	0x080087f7
    case HAL_OK :
      usb_status = USBD_OK;
 80087e4:	2300      	movs	r3, #0
 80087e6:	75fb      	strb	r3, [r7, #23]
    break;
 80087e8:	e00b      	b.n	8008802 <USBD_LL_Transmit+0x66>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80087ea:	2303      	movs	r3, #3
 80087ec:	75fb      	strb	r3, [r7, #23]
    break;
 80087ee:	e008      	b.n	8008802 <USBD_LL_Transmit+0x66>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80087f0:	2301      	movs	r3, #1
 80087f2:	75fb      	strb	r3, [r7, #23]
    break;
 80087f4:	e005      	b.n	8008802 <USBD_LL_Transmit+0x66>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80087f6:	2303      	movs	r3, #3
 80087f8:	75fb      	strb	r3, [r7, #23]
    break;
 80087fa:	e002      	b.n	8008802 <USBD_LL_Transmit+0x66>
    default :
      usb_status = USBD_FAIL;
 80087fc:	2303      	movs	r3, #3
 80087fe:	75fb      	strb	r3, [r7, #23]
    break;
 8008800:	bf00      	nop
  }
  return usb_status;
 8008802:	7dfb      	ldrb	r3, [r7, #23]
}
 8008804:	4618      	mov	r0, r3
 8008806:	3718      	adds	r7, #24
 8008808:	46bd      	mov	sp, r7
 800880a:	bd80      	pop	{r7, pc}

0800880c <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800880c:	b580      	push	{r7, lr}
 800880e:	b086      	sub	sp, #24
 8008810:	af00      	add	r7, sp, #0
 8008812:	60f8      	str	r0, [r7, #12]
 8008814:	607a      	str	r2, [r7, #4]
 8008816:	603b      	str	r3, [r7, #0]
 8008818:	460b      	mov	r3, r1
 800881a:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800881c:	2300      	movs	r3, #0
 800881e:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008820:	2300      	movs	r3, #0
 8008822:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8008824:	68fb      	ldr	r3, [r7, #12]
 8008826:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800882a:	7af9      	ldrb	r1, [r7, #11]
 800882c:	683b      	ldr	r3, [r7, #0]
 800882e:	687a      	ldr	r2, [r7, #4]
 8008830:	f7f9 fa65 	bl	8001cfe <HAL_PCD_EP_Receive>
 8008834:	4603      	mov	r3, r0
 8008836:	75bb      	strb	r3, [r7, #22]

  switch (hal_status) {
 8008838:	7dbb      	ldrb	r3, [r7, #22]
 800883a:	2b03      	cmp	r3, #3
 800883c:	d816      	bhi.n	800886c <USBD_LL_PrepareReceive+0x60>
 800883e:	a201      	add	r2, pc, #4	@ (adr r2, 8008844 <USBD_LL_PrepareReceive+0x38>)
 8008840:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008844:	08008855 	.word	0x08008855
 8008848:	0800885b 	.word	0x0800885b
 800884c:	08008861 	.word	0x08008861
 8008850:	08008867 	.word	0x08008867
    case HAL_OK :
      usb_status = USBD_OK;
 8008854:	2300      	movs	r3, #0
 8008856:	75fb      	strb	r3, [r7, #23]
    break;
 8008858:	e00b      	b.n	8008872 <USBD_LL_PrepareReceive+0x66>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800885a:	2303      	movs	r3, #3
 800885c:	75fb      	strb	r3, [r7, #23]
    break;
 800885e:	e008      	b.n	8008872 <USBD_LL_PrepareReceive+0x66>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8008860:	2301      	movs	r3, #1
 8008862:	75fb      	strb	r3, [r7, #23]
    break;
 8008864:	e005      	b.n	8008872 <USBD_LL_PrepareReceive+0x66>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8008866:	2303      	movs	r3, #3
 8008868:	75fb      	strb	r3, [r7, #23]
    break;
 800886a:	e002      	b.n	8008872 <USBD_LL_PrepareReceive+0x66>
    default :
      usb_status = USBD_FAIL;
 800886c:	2303      	movs	r3, #3
 800886e:	75fb      	strb	r3, [r7, #23]
    break;
 8008870:	bf00      	nop
  }
  return usb_status;
 8008872:	7dfb      	ldrb	r3, [r7, #23]
}
 8008874:	4618      	mov	r0, r3
 8008876:	3718      	adds	r7, #24
 8008878:	46bd      	mov	sp, r7
 800887a:	bd80      	pop	{r7, pc}

0800887c <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800887c:	b580      	push	{r7, lr}
 800887e:	b082      	sub	sp, #8
 8008880:	af00      	add	r7, sp, #0
 8008882:	6078      	str	r0, [r7, #4]
 8008884:	460b      	mov	r3, r1
 8008886:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800888e:	78fa      	ldrb	r2, [r7, #3]
 8008890:	4611      	mov	r1, r2
 8008892:	4618      	mov	r0, r3
 8008894:	f7f9 fa64 	bl	8001d60 <HAL_PCD_EP_GetRxCount>
 8008898:	4603      	mov	r3, r0
}
 800889a:	4618      	mov	r0, r3
 800889c:	3708      	adds	r7, #8
 800889e:	46bd      	mov	sp, r7
 80088a0:	bd80      	pop	{r7, pc}
	...

080088a4 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd: PCD handle
  * @param  msg: LPM message
  * @retval None
  */
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 80088a4:	b580      	push	{r7, lr}
 80088a6:	b082      	sub	sp, #8
 80088a8:	af00      	add	r7, sp, #0
 80088aa:	6078      	str	r0, [r7, #4]
 80088ac:	460b      	mov	r3, r1
 80088ae:	70fb      	strb	r3, [r7, #3]
  switch (msg)
 80088b0:	78fb      	ldrb	r3, [r7, #3]
 80088b2:	2b00      	cmp	r3, #0
 80088b4:	d002      	beq.n	80088bc <HAL_PCDEx_LPM_Callback+0x18>
 80088b6:	2b01      	cmp	r3, #1
 80088b8:	d013      	beq.n	80088e2 <HAL_PCDEx_LPM_Callback+0x3e>
      /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
}
 80088ba:	e023      	b.n	8008904 <HAL_PCDEx_LPM_Callback+0x60>
    if (hpcd->Init.low_power_enable)
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	7a9b      	ldrb	r3, [r3, #10]
 80088c0:	2b00      	cmp	r3, #0
 80088c2:	d007      	beq.n	80088d4 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 80088c4:	f000 f83c 	bl	8008940 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80088c8:	4b10      	ldr	r3, [pc, #64]	@ (800890c <HAL_PCDEx_LPM_Callback+0x68>)
 80088ca:	691b      	ldr	r3, [r3, #16]
 80088cc:	4a0f      	ldr	r2, [pc, #60]	@ (800890c <HAL_PCDEx_LPM_Callback+0x68>)
 80088ce:	f023 0306 	bic.w	r3, r3, #6
 80088d2:	6113      	str	r3, [r2, #16]
    USBD_LL_Resume(hpcd->pData);
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	f8d3 32dc 	ldr.w	r3, [r3, #732]	@ 0x2dc
 80088da:	4618      	mov	r0, r3
 80088dc:	f7fe fad5 	bl	8006e8a <USBD_LL_Resume>
    break;
 80088e0:	e010      	b.n	8008904 <HAL_PCDEx_LPM_Callback+0x60>
    USBD_LL_Suspend(hpcd->pData);
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	f8d3 32dc 	ldr.w	r3, [r3, #732]	@ 0x2dc
 80088e8:	4618      	mov	r0, r3
 80088ea:	f7fe fab2 	bl	8006e52 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	7a9b      	ldrb	r3, [r3, #10]
 80088f2:	2b00      	cmp	r3, #0
 80088f4:	d005      	beq.n	8008902 <HAL_PCDEx_LPM_Callback+0x5e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80088f6:	4b05      	ldr	r3, [pc, #20]	@ (800890c <HAL_PCDEx_LPM_Callback+0x68>)
 80088f8:	691b      	ldr	r3, [r3, #16]
 80088fa:	4a04      	ldr	r2, [pc, #16]	@ (800890c <HAL_PCDEx_LPM_Callback+0x68>)
 80088fc:	f043 0306 	orr.w	r3, r3, #6
 8008900:	6113      	str	r3, [r2, #16]
    break;
 8008902:	bf00      	nop
}
 8008904:	bf00      	nop
 8008906:	3708      	adds	r7, #8
 8008908:	46bd      	mov	sp, r7
 800890a:	bd80      	pop	{r7, pc}
 800890c:	e000ed00 	.word	0xe000ed00

08008910 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8008910:	b480      	push	{r7}
 8008912:	b083      	sub	sp, #12
 8008914:	af00      	add	r7, sp, #0
 8008916:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8008918:	4b03      	ldr	r3, [pc, #12]	@ (8008928 <USBD_static_malloc+0x18>)
}
 800891a:	4618      	mov	r0, r3
 800891c:	370c      	adds	r7, #12
 800891e:	46bd      	mov	sp, r7
 8008920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008924:	4770      	bx	lr
 8008926:	bf00      	nop
 8008928:	2000134c 	.word	0x2000134c

0800892c <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800892c:	b480      	push	{r7}
 800892e:	b083      	sub	sp, #12
 8008930:	af00      	add	r7, sp, #0
 8008932:	6078      	str	r0, [r7, #4]

}
 8008934:	bf00      	nop
 8008936:	370c      	adds	r7, #12
 8008938:	46bd      	mov	sp, r7
 800893a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800893e:	4770      	bx	lr

08008940 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 8008940:	b580      	push	{r7, lr}
 8008942:	af00      	add	r7, sp, #0
  SystemClock_Config();
 8008944:	f7f7 ffaa 	bl	800089c <SystemClock_Config>
}
 8008948:	bf00      	nop
 800894a:	bd80      	pop	{r7, pc}

0800894c <memset>:
 800894c:	4402      	add	r2, r0
 800894e:	4603      	mov	r3, r0
 8008950:	4293      	cmp	r3, r2
 8008952:	d100      	bne.n	8008956 <memset+0xa>
 8008954:	4770      	bx	lr
 8008956:	f803 1b01 	strb.w	r1, [r3], #1
 800895a:	e7f9      	b.n	8008950 <memset+0x4>

0800895c <__libc_init_array>:
 800895c:	b570      	push	{r4, r5, r6, lr}
 800895e:	4d0d      	ldr	r5, [pc, #52]	@ (8008994 <__libc_init_array+0x38>)
 8008960:	4c0d      	ldr	r4, [pc, #52]	@ (8008998 <__libc_init_array+0x3c>)
 8008962:	1b64      	subs	r4, r4, r5
 8008964:	10a4      	asrs	r4, r4, #2
 8008966:	2600      	movs	r6, #0
 8008968:	42a6      	cmp	r6, r4
 800896a:	d109      	bne.n	8008980 <__libc_init_array+0x24>
 800896c:	4d0b      	ldr	r5, [pc, #44]	@ (800899c <__libc_init_array+0x40>)
 800896e:	4c0c      	ldr	r4, [pc, #48]	@ (80089a0 <__libc_init_array+0x44>)
 8008970:	f000 f826 	bl	80089c0 <_init>
 8008974:	1b64      	subs	r4, r4, r5
 8008976:	10a4      	asrs	r4, r4, #2
 8008978:	2600      	movs	r6, #0
 800897a:	42a6      	cmp	r6, r4
 800897c:	d105      	bne.n	800898a <__libc_init_array+0x2e>
 800897e:	bd70      	pop	{r4, r5, r6, pc}
 8008980:	f855 3b04 	ldr.w	r3, [r5], #4
 8008984:	4798      	blx	r3
 8008986:	3601      	adds	r6, #1
 8008988:	e7ee      	b.n	8008968 <__libc_init_array+0xc>
 800898a:	f855 3b04 	ldr.w	r3, [r5], #4
 800898e:	4798      	blx	r3
 8008990:	3601      	adds	r6, #1
 8008992:	e7f2      	b.n	800897a <__libc_init_array+0x1e>
 8008994:	08008a60 	.word	0x08008a60
 8008998:	08008a60 	.word	0x08008a60
 800899c:	08008a60 	.word	0x08008a60
 80089a0:	08008a64 	.word	0x08008a64

080089a4 <memcpy>:
 80089a4:	440a      	add	r2, r1
 80089a6:	4291      	cmp	r1, r2
 80089a8:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 80089ac:	d100      	bne.n	80089b0 <memcpy+0xc>
 80089ae:	4770      	bx	lr
 80089b0:	b510      	push	{r4, lr}
 80089b2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80089b6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80089ba:	4291      	cmp	r1, r2
 80089bc:	d1f9      	bne.n	80089b2 <memcpy+0xe>
 80089be:	bd10      	pop	{r4, pc}

080089c0 <_init>:
 80089c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80089c2:	bf00      	nop
 80089c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80089c6:	bc08      	pop	{r3}
 80089c8:	469e      	mov	lr, r3
 80089ca:	4770      	bx	lr

080089cc <_fini>:
 80089cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80089ce:	bf00      	nop
 80089d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80089d2:	bc08      	pop	{r3}
 80089d4:	469e      	mov	lr, r3
 80089d6:	4770      	bx	lr
