{
  "cve": {
    "id": "CVE-2020-0574",
    "sourceIdentifier": "secure@intel.com",
    "vulnStatus": "Analyzed",
    "published": "2020-03-12T21:15:14.373",
    "lastModified": "2021-07-21T11:39:23.747",
    "descriptions": [
      {
        "lang": "en",
        "value": "Improper configuration in block design for Intel(R) MAX(R) 10 FPGA all versions may allow an authenticated user to potentially enable escalation of privilege and information disclosure via physical access."
      },
      {
        "lang": "es",
        "value": "La configuración incorrecta en el diseño de bloque para Intel (R) MAX (R) 10 FPGA todas las versiones puede permitir que un usuario autenticado potencialmente permita la escalada de privilegios y la divulgación de información a través del acceso físico."
      }
    ],
    "references": [
      {
        "source": "secure@intel.com",
        "tags": [
          "Vendor Advisory"
        ],
        "url": "https://www.intel.com/content/www/us/en/security-center/advisory/intel-sa-00349.html"
      }
    ],
    "metrics": {
      "cvssMetricV2": [
        {
          "source": "nvd@nist.gov",
          "type": "Primary",
          "cvssData": {
            "version": "2.0",
            "vectorString": "AV:L/AC:L/Au:N/C:P/I:P/A:N",
            "accessVector": "LOCAL",
            "accessComplexity": "LOW",
            "authentication": "NONE",
            "confidentialityImpact": "PARTIAL",
            "integrityImpact": "PARTIAL",
            "availabilityImpact": "NONE",
            "baseScore": 3.6
          },
          "baseSeverity": "LOW",
          "exploitabilityScore": 3.9,
          "impactScore": 4.9
        }
      ],
      "cvssMetricV31": [
        {
          "source": "nvd@nist.gov",
          "type": "Primary",
          "cvssData": {
            "version": "3.1",
            "vectorString": "CVSS:3.1/AV:P/AC:L/PR:L/UI:N/S:U/C:H/I:H/A:N",
            "attackVector": "PHYSICAL",
            "attackComplexity": "LOW",
            "privilegesRequired": "LOW",
            "userInteraction": "NONE",
            "scope": "UNCHANGED",
            "confidentialityImpact": "HIGH",
            "integrityImpact": "HIGH",
            "availabilityImpact": "NONE",
            "baseScore": 5.9,
            "baseSeverity": "MEDIUM"
          },
          "exploitabilityScore": 0.7,
          "impactScore": 5.2
        }
      ]
    },
    "weaknesses": [
      {
        "source": "nvd@nist.gov",
        "type": "Primary",
        "description": [
          {
            "lang": "en",
            "value": "NVD-CWE-noinfo"
          }
        ]
      }
    ],
    "configurations": [
      {
        "operator": "AND",
        "nodes": [
          {
            "operator": "OR",
            "cpeMatch": [
              {
                "vulnerable": true,
                "criteria": "cpe:2.3:o:intel:max_10_fpga_firmware:*:*:*:*:*:*:*:*",
                "matchCriteriaId": "0BCAEFD4-D033-4CC4-9A61-2B92DE141A9E"
              }
            ]
          },
          {
            "operator": "OR",
            "cpeMatch": [
              {
                "vulnerable": false,
                "criteria": "cpe:2.3:h:intel:max_10_fpga:-:*:*:*:*:*:*:*",
                "matchCriteriaId": "A7461471-ED45-45A4-84C6-DC9F28893437"
              }
            ]
          }
        ]
      }
    ]
  }
}
