# Tiny Tapeout project information
project:
  title:        "3-Channel Router with FIFO and Error Detection"
  author:       "Your Name"
  discord:      ""      # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  "A 3-channel packet router with FIFO buffers, parity error detection, and soft reset functionality"
  language:     "Verilog"
  clock_hz:     50000000  # 50 MHz clock frequency (adjust as needed)
  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x1"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2
  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_example"
  # List your project's source files here.
  # Source files must be in ./src and you must list each source file separately, one per line.
  # Don't forget to also update `PROJECT_SOURCES` in test/Makefile.
  source_files:
    - "project.v"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
# This section is for the datasheet/website. Use descriptive names (e.g., RX, TX, MOSI, SCL, SEG_A, etc.).
pinout:
  # Inputs
  ui[0]: "PACKET_VALID"     # Packet valid signal
  ui[1]: "DATA_IN[1]"       # Input data bit 1 (also used for address LSB)
  ui[2]: "DATA_IN[2]"       # Input data bit 2
  ui[3]: "DATA_IN[3]"       # Input data bit 3
  ui[4]: "DATA_IN[4]"       # Input data bit 4
  ui[5]: "DATA_IN[5]"       # Input data bit 5
  ui[6]: "DATA_IN[6]"       # Input data bit 6
  ui[7]: "DATA_IN[7]"       # Input data bit 7 (MSB)
  
  # Outputs
  uo[0]: "VLDOUT_0"         # Valid output for channel 0
  uo[1]: "VLDOUT_1"         # Valid output for channel 1
  uo[2]: "VLDOUT_2"         # Valid output for channel 2
  uo[3]: ""                 # Reserved/Unused
  uo[4]: ""                 # Reserved/Unused
  uo[5]: ""                 # Reserved/Unused
  uo[6]: ""                 # Reserved/Unused
  uo[7]: ""                 # Reserved/Unused
  
  # Bidirectional pins
  uio[0]: "READ_ENB_0"      # Read enable for channel 0 (input)
  uio[1]: "READ_ENB_1"      # Read enable for channel 1 (input)
  uio[2]: "READ_ENB_2"      # Read enable for channel 2 (input)
  uio[3]: ""                # Reserved/Unused
  uio[4]: ""                # Reserved/Unused
  uio[5]: ""                # Reserved/Unused
  uio[6]: "BUSY"            # Router busy status (output)
  uio[7]: "ERROR"           # Parity error flag (output)

# Do not change!
yaml_version: 6
