Task "Run Implementation" successful.
Generated logfile: 

****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source DT_Xilinx_Vivado_run.tcl -notrace
### Open existing Xilinx Vivado 2022.2 project hdl_prj\vivado_prj\DT_vivado.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/Github/embedded-DT/Simulink/hdl_prj/vivado_prj/DT_vivado.gen/sources_1'.
Scanning sources...
Finished scanning sources
open_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 580.023 ; gain = 151.395
### Running Implementation in Xilinx Vivado 2022.2 ...

[Thu Apr 27 20:15:45 2023] Launched impl_1...
Run output will be captured here: D:/Github/embedded-DT/Simulink/hdl_prj/vivado_prj/DT_vivado.runs/impl_1/runme.log
[Thu Apr 27 20:15:45 2023] Waiting for impl_1 to finish...

*** Running vivado
    with args -log DT.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source DT.tcl -notrace



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source DT.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 558.898 ; gain = 126.316
Command: link_design -top DT -part xc7s50csga324-1 -mode out_of_context
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7s50csga324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 954.906 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1076 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'DT' is not ideal for floorplanning, since the cellview 'DT' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Github/embedded-DT/Simulink/hdl_prj/hdlsrc/motor_dtf_antiwindup/clock_constraint.xdc]
Finished Parsing XDC File [D:/Github/embedded-DT/Simulink/hdl_prj/hdlsrc/motor_dtf_antiwindup/clock_constraint.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1098.348 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1098.348 ; gain = 534.859
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1118.309 ; gain = 19.961

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: c33c8b62

Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1599.148 ; gain = 480.840

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: c33c8b62

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 1934.910 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1610caf1f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 1934.910 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 272 cells and removed 780 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1acc1173b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1934.910 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1acc1173b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1934.910 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1acc1173b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1934.910 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1acc1173b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1934.910 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |             272  |             780  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1934.910 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 122b5b980

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1934.910 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 122b5b980

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1934.910 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 122b5b980

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1934.910 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1934.910 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 122b5b980

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1934.910 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1934.910 ; gain = 836.562
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint 'D:/Github/embedded-DT/Simulink/hdl_prj/vivado_prj/DT_vivado.runs/impl_1/DT_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file DT_drc_opted.rpt -pb DT_drc_opted.pb -rpx DT_drc_opted.rpx
Command: report_drc -file DT_drc_opted.rpt -pb DT_drc_opted.pb -rpx DT_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2022.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/Github/embedded-DT/Simulink/hdl_prj/vivado_prj/DT_vivado.runs/impl_1/DT_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1934.910 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: b030a9f6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1934.910 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1934.910 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: b030a9f6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.286 . Memory (MB): peak = 1934.910 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: d63e71e6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1946.922 ; gain = 12.012

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: d63e71e6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1946.922 ; gain = 12.012
Phase 1 Placer Initialization | Checksum: d63e71e6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1946.922 ; gain = 12.012

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: b78fbf44

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1946.922 ; gain = 12.012

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 11fd0bee7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1946.922 ; gain = 12.012

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 11fd0bee7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1946.922 ; gain = 12.012

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 2159ee98f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1946.922 ; gain = 12.012

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 247 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 118 nets or LUTs. Breaked 0 LUT, combined 118 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1946.922 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            118  |                   118  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            118  |                   118  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1eec706ef

Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1946.922 ; gain = 12.012
Phase 2.4 Global Placement Core | Checksum: 20aa83ac3

Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1946.922 ; gain = 12.012
Phase 2 Global Placement | Checksum: 20aa83ac3

Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1946.922 ; gain = 12.012

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 24457d913

Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1946.922 ; gain = 12.012

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 22713aec9

Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1946.922 ; gain = 12.012

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 24238ac54

Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1946.922 ; gain = 12.012

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 24238ac54

Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1946.922 ; gain = 12.012

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1c8e395d9

Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1946.922 ; gain = 12.012

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1f3a24d5f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1946.922 ; gain = 12.012

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1f3a24d5f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1946.922 ; gain = 12.012
Phase 3 Detail Placement | Checksum: 1f3a24d5f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1946.922 ; gain = 12.012

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2895c7116

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=19.114 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 22eb19bb7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.323 . Memory (MB): peak = 1962.340 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 22688a834

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.379 . Memory (MB): peak = 1962.340 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 2895c7116

Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1962.340 ; gain = 27.430

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=19.114. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 267cb72a5

Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1962.340 ; gain = 27.430

Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1962.340 ; gain = 27.430
Phase 4.1 Post Commit Optimization | Checksum: 267cb72a5

Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1962.340 ; gain = 27.430

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 267cb72a5

Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1962.340 ; gain = 27.430

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 267cb72a5

Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1962.340 ; gain = 27.430
Phase 4.3 Placer Reporting | Checksum: 267cb72a5

Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1962.340 ; gain = 27.430

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1962.340 ; gain = 0.000

Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1962.340 ; gain = 27.430
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1b2c81447

Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1962.340 ; gain = 27.430
Ending Placer Task | Checksum: ff003a4c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1962.340 ; gain = 27.430
INFO: [Common 17-83] Releasing license: Implementation
61 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1962.340 ; gain = 27.430
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.699 . Memory (MB): peak = 1962.402 ; gain = 0.062
INFO: [Common 17-1381] The checkpoint 'D:/Github/embedded-DT/Simulink/hdl_prj/vivado_prj/DT_vivado.runs/impl_1/DT_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file DT_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 1962.402 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file DT_utilization_placed.rpt -pb DT_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file DT_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1962.402 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'

Starting Initial Update Timing Task
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1977.441 ; gain = 15.039
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
70 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.695 . Memory (MB): peak = 1995.328 ; gain = 17.887
INFO: [Common 17-1381] The checkpoint 'D:/Github/embedded-DT/Simulink/hdl_prj/vivado_prj/DT_vivado.runs/impl_1/DT_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: cd2fe4e9 ConstDB: 0 ShapeSum: 31d05563 RouteDB: 0
WARNING: [Route 35-198] Port "clk_enable" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "clk_enable". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "reset_x" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "reset_x". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kp[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kp[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kp[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kp[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kp[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kp[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kp[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kp[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kp[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kp[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kp[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kp[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kp[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kp[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kp[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kp[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kp[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kp[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kp[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kp[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kp[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kp[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kp[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kp[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kp[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kp[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kp[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kp[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kp[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kp[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kp[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kp[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kp[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kp[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kp[33]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kp[33]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kp[32]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kp[32]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kp[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kp[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kp[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kp[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kp[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kp[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kp[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kp[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kp[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kp[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kp[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kp[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kp[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kp[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kp[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kp[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kp[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kp[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kp[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kp[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kp[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kp[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kp[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kp[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kp[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kp[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kp[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kp[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kp[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kp[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kp[50]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kp[50]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kp[49]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kp[49]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kp[48]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kp[48]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kp[47]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kp[47]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kp[46]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kp[46]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kp[45]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kp[45]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kp[44]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kp[44]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kp[43]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kp[43]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kp[42]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kp[42]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kp[41]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kp[41]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kp[40]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kp[40]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kp[39]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kp[39]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kp[38]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kp[38]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kp[37]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kp[37]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kp[36]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kp[36]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kp[35]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kp[35]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kp[34]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kp[34]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ti[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ti[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ti[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ti[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ti[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ti[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ti[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ti[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ti[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ti[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ti[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ti[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ti[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ti[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ti[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ti[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ti[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ti[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ti[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ti[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ti[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ti[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ti[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ti[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ti[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ti[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ti[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ti[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ti[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ti[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ti[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ti[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ti[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ti[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ti[33]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ti[33]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ti[32]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ti[32]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ti[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ti[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ti[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ti[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ti[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ti[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ti[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ti[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ti[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ti[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ti[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ti[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ti[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ti[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ti[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ti[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ti[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ti[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ti[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ti[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ti[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ti[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ti[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ti[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ti[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ti[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ti[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ti[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ti[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ti[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ti[50]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ti[50]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ti[49]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ti[49]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ti[48]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ti[48]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ti[47]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ti[47]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ti[46]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ti[46]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ti[45]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ti[45]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ti[44]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ti[44]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ti[43]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ti[43]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ti[42]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ti[42]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ti[41]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ti[41]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ti[40]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ti[40]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ti[39]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ti[39]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ti[38]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ti[38]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Post Restoration Checksum: NetGraph: b10b0970 NumContArr: d9b75b5c Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 18ac264cc

Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 2086.379 ; gain = 81.934

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 18ac264cc

Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 2086.379 ; gain = 81.934

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 18ac264cc

Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 2086.379 ; gain = 81.934
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: de8aa985

Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 2086.379 ; gain = 81.934
INFO: [Route 35-416] Intermediate Timing Summary | WNS=19.584 | TNS=0.000  | WHS=0.232  | THS=0.000  |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 10862
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 10862
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: f64d297b

Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 2119.641 ; gain = 115.195

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: f64d297b

Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 2119.641 ; gain = 115.195
Phase 3 Initial Routing | Checksum: 1dc17b01f

Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 2119.641 ; gain = 115.195

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 389
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=14.573 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 19acc5b02

Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 2119.641 ; gain = 115.195
Phase 4 Rip-up And Reroute | Checksum: 19acc5b02

Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 2119.641 ; gain = 115.195

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 19acc5b02

Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 2119.641 ; gain = 115.195

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 19acc5b02

Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 2119.641 ; gain = 115.195
Phase 5 Delay and Skew Optimization | Checksum: 19acc5b02

Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 2119.641 ; gain = 115.195

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 181bbdf86

Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 2119.641 ; gain = 115.195
INFO: [Route 35-416] Intermediate Timing Summary | WNS=14.573 | TNS=0.000  | WHS=0.241  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 181bbdf86

Time (s): cpu = 00:00:28 ; elapsed = 00:00:35 . Memory (MB): peak = 2119.641 ; gain = 115.195
Phase 6 Post Hold Fix | Checksum: 181bbdf86

Time (s): cpu = 00:00:28 ; elapsed = 00:00:35 . Memory (MB): peak = 2119.641 ; gain = 115.195

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.27808 %
  Global Horizontal Routing Utilization  = 4.05023 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1c0ec5381

Time (s): cpu = 00:00:28 ; elapsed = 00:00:35 . Memory (MB): peak = 2119.641 ; gain = 115.195

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1c0ec5381

Time (s): cpu = 00:00:28 ; elapsed = 00:00:35 . Memory (MB): peak = 2119.641 ; gain = 115.195

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 19b79abfa

Time (s): cpu = 00:00:28 ; elapsed = 00:00:36 . Memory (MB): peak = 2119.641 ; gain = 115.195

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=14.573 | TNS=0.000  | WHS=0.241  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 19b79abfa

Time (s): cpu = 00:00:28 ; elapsed = 00:00:36 . Memory (MB): peak = 2119.641 ; gain = 115.195
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:28 ; elapsed = 00:00:36 . Memory (MB): peak = 2119.641 ; gain = 115.195

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
85 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:37 . Memory (MB): peak = 2119.641 ; gain = 124.312
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.753 . Memory (MB): peak = 2124.348 ; gain = 4.707
INFO: [Common 17-1381] The checkpoint 'D:/Github/embedded-DT/Simulink/hdl_prj/vivado_prj/DT_vivado.runs/impl_1/DT_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file DT_drc_routed.rpt -pb DT_drc_routed.pb -rpx DT_drc_routed.rpx
Command: report_drc -file DT_drc_routed.rpt -pb DT_drc_routed.pb -rpx DT_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/Github/embedded-DT/Simulink/hdl_prj/vivado_prj/DT_vivado.runs/impl_1/DT_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file DT_methodology_drc_routed.rpt -pb DT_methodology_drc_routed.pb -rpx DT_methodology_drc_routed.rpx
Command: report_methodology -file DT_methodology_drc_routed.rpt -pb DT_methodology_drc_routed.pb -rpx DT_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file D:/Github/embedded-DT/Simulink/hdl_prj/vivado_prj/DT_vivado.runs/impl_1/DT_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2139.047 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file DT_power_routed.rpt -pb DT_power_summary_routed.pb -rpx DT_power_routed.rpx
Command: report_power -file DT_power_routed.rpt -pb DT_power_summary_routed.pb -rpx DT_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
97 Infos, 104 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2262.355 ; gain = 123.309
INFO: [runtcl-4] Executing : report_route_status -file DT_route_status.rpt -pb DT_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file DT_timing_summary_routed.rpt -pb DT_timing_summary_routed.pb -rpx DT_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2262.355 ; gain = 0.000
INFO: [runtcl-4] Executing : report_incremental_reuse -file DT_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file DT_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file DT_bus_skew_routed.rpt -pb DT_bus_skew_routed.pb -rpx DT_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Thu Apr 27 20:18:08 2023...
[Thu Apr 27 20:18:12 2023] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:02:26 . Memory (MB): peak = 584.039 ; gain = 0.000
### Implementation Complete.
### Running PostPARTiming in Xilinx Vivado 2022.2 ...
INFO: [Device 21-403] Loading part xc7s50csga324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 953.750 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 954 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'DT' is not ideal for floorplanning, since the cellview 'DT' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.718 . Memory (MB): peak = 1592.773 ; gain = 6.957
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.718 . Memory (MB): peak = 1592.773 ; gain = 6.957
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1592.773 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1592.773 ; gain = 1008.734
WARNING: [Common 17-708] report_timing_summary: The '-name' option will be ignored because it is only relevant in GUI mode.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1610.484 ; gain = 17.711
### PostPARTiming Complete.
### Close Xilinx Vivado 2022.2 project.
INFO: [Common 17-206] Exiting Vivado at Thu Apr 27 20:18:52 2023...

Elapsed time is 200.5806 seconds.
