#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sat Dec  8 16:07:21 2018
# Process ID: 3112
# Current directory: G:/cpu_homework/cpu/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16256 G:\cpu_homework\cpu\project_1\project_1.xpr
# Log file: G:/cpu_homework/cpu/project_1/vivado.log
# Journal file: G:/cpu_homework/cpu/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project G:/cpu_homework/cpu/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/2017.4/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 769.809 ; gain = 44.078
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/cpu_homework/cpu/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SCPU_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'G:/cpu_homework/cpu/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/cpu_homework/cpu/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SCPU_test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/cpu_homework/cpu/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/2017.4/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 1a6385b1cd5142238739ffc71120521f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SCPU_test_behav xil_defaultlib.SCPU_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-597] element index 27 into addr is out of bounds [G:/cpu_homework/cpu/project_1/project_1.srcs/sources_1/new/PC.v:37]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/cpu_homework/cpu/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SCPU_test_behav -key {Behavioral:sim_1:Functional:SCPU_test} -tclbatch {SCPU_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source SCPU_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 0 fs : File "G:/cpu_homework/cpu/project_1/project_1.srcs/sources_1/new/InstructionMemory.v" Line 38
xsim: Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 800.805 ; gain = 14.191
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SCPU_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 800.805 ; gain = 15.414
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/cpu_homework/cpu/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SCPU_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'G:/cpu_homework/cpu/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/cpu_homework/cpu/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SCPU_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/cpu_homework/cpu/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/cpu_homework/cpu/project_1/project_1.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/cpu_homework/cpu/project_1/project_1.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/cpu_homework/cpu/project_1/project_1.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/cpu_homework/cpu/project_1/project_1.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/cpu_homework/cpu/project_1/project_1.srcs/sources_1/new/SCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/cpu_homework/cpu/project_1/project_1.srcs/sources_1/new/SignZeroExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signZeroExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/cpu_homework/cpu/project_1/project_1.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/cpu_homework/cpu/project_1/project_1.srcs/sim_1/new/SCPU_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU_test
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/cpu_homework/cpu/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/2017.4/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 1a6385b1cd5142238739ffc71120521f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SCPU_test_behav xil_defaultlib.SCPU_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-597] element index 27 into addr is out of bounds [G:/cpu_homework/cpu/project_1/project_1.srcs/sources_1/new/PC.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.signZeroExtend
Compiling module xil_defaultlib.SCPU
Compiling module xil_defaultlib.SCPU_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot SCPU_test_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 811.082 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/cpu_homework/cpu/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SCPU_test_behav -key {Behavioral:sim_1:Functional:SCPU_test} -tclbatch {SCPU_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source SCPU_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 0 fs : File "G:/cpu_homework/cpu/project_1/project_1.srcs/sources_1/new/InstructionMemory.v" Line 38
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SCPU_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 811.082 ; gain = 0.000
remove_bps -all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/cpu_homework/cpu/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SCPU_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'G:/cpu_homework/cpu/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/cpu_homework/cpu/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SCPU_test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/cpu_homework/cpu/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/2017.4/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 1a6385b1cd5142238739ffc71120521f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SCPU_test_behav xil_defaultlib.SCPU_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-597] element index 27 into addr is out of bounds [G:/cpu_homework/cpu/project_1/project_1.srcs/sources_1/new/PC.v:37]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/cpu_homework/cpu/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SCPU_test_behav -key {Behavioral:sim_1:Functional:SCPU_test} -tclbatch {SCPU_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source SCPU_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SCPU_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 823.398 ; gain = 4.836
add_bp {G:/cpu_homework/cpu/project_1/project_1.srcs/sources_1/new/InstructionMemory.v} 38
remove_bps -file {G:/cpu_homework/cpu/project_1/project_1.srcs/sources_1/new/InstructionMemory.v} -line 38
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/cpu_homework/cpu/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SCPU_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'G:/cpu_homework/cpu/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/cpu_homework/cpu/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SCPU_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/cpu_homework/cpu/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/cpu_homework/cpu/project_1/project_1.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/cpu_homework/cpu/project_1/project_1.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/cpu_homework/cpu/project_1/project_1.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/cpu_homework/cpu/project_1/project_1.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/cpu_homework/cpu/project_1/project_1.srcs/sources_1/new/SCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/cpu_homework/cpu/project_1/project_1.srcs/sources_1/new/SignZeroExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signZeroExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/cpu_homework/cpu/project_1/project_1.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/cpu_homework/cpu/project_1/project_1.srcs/sim_1/new/SCPU_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU_test
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/cpu_homework/cpu/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/2017.4/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 1a6385b1cd5142238739ffc71120521f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SCPU_test_behav xil_defaultlib.SCPU_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-597] element index 27 into addr is out of bounds [G:/cpu_homework/cpu/project_1/project_1.srcs/sources_1/new/PC.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.signZeroExtend
Compiling module xil_defaultlib.SCPU
Compiling module xil_defaultlib.SCPU_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot SCPU_test_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 828.309 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/cpu_homework/cpu/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SCPU_test_behav -key {Behavioral:sim_1:Functional:SCPU_test} -tclbatch {SCPU_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source SCPU_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SCPU_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 828.309 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/cpu_homework/cpu/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SCPU_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'G:/cpu_homework/cpu/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/cpu_homework/cpu/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SCPU_test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/cpu_homework/cpu/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/2017.4/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 1a6385b1cd5142238739ffc71120521f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SCPU_test_behav xil_defaultlib.SCPU_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-597] element index 27 into addr is out of bounds [G:/cpu_homework/cpu/project_1/project_1.srcs/sources_1/new/PC.v:37]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/cpu_homework/cpu/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SCPU_test_behav -key {Behavioral:sim_1:Functional:SCPU_test} -tclbatch {SCPU_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source SCPU_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SCPU_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 832.930 ; gain = 1.098
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/cpu_homework/cpu/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SCPU_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'G:/cpu_homework/cpu/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/cpu_homework/cpu/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SCPU_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/cpu_homework/cpu/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/cpu_homework/cpu/project_1/project_1.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/cpu_homework/cpu/project_1/project_1.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/cpu_homework/cpu/project_1/project_1.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/cpu_homework/cpu/project_1/project_1.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/cpu_homework/cpu/project_1/project_1.srcs/sources_1/new/SCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/cpu_homework/cpu/project_1/project_1.srcs/sources_1/new/SignZeroExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signZeroExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/cpu_homework/cpu/project_1/project_1.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/cpu_homework/cpu/project_1/project_1.srcs/sim_1/new/SCPU_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU_test
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/cpu_homework/cpu/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/2017.4/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 1a6385b1cd5142238739ffc71120521f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SCPU_test_behav xil_defaultlib.SCPU_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-597] element index 27 into addr is out of bounds [G:/cpu_homework/cpu/project_1/project_1.srcs/sources_1/new/PC.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.signZeroExtend
Compiling module xil_defaultlib.SCPU
Compiling module xil_defaultlib.SCPU_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot SCPU_test_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 837.738 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/cpu_homework/cpu/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SCPU_test_behav -key {Behavioral:sim_1:Functional:SCPU_test} -tclbatch {SCPU_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source SCPU_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SCPU_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 838.809 ; gain = 1.070
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/cpu_homework/cpu/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SCPU_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'G:/cpu_homework/cpu/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/cpu_homework/cpu/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SCPU_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/cpu_homework/cpu/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/cpu_homework/cpu/project_1/project_1.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/cpu_homework/cpu/project_1/project_1.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/cpu_homework/cpu/project_1/project_1.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/cpu_homework/cpu/project_1/project_1.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/cpu_homework/cpu/project_1/project_1.srcs/sources_1/new/SCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/cpu_homework/cpu/project_1/project_1.srcs/sources_1/new/SignZeroExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signZeroExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/cpu_homework/cpu/project_1/project_1.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/cpu_homework/cpu/project_1/project_1.srcs/sim_1/new/SCPU_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU_test
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/cpu_homework/cpu/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/2017.4/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 1a6385b1cd5142238739ffc71120521f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SCPU_test_behav xil_defaultlib.SCPU_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 1 for port sign [G:/cpu_homework/cpu/project_1/project_1.srcs/sources_1/new/SCPU.v:55]
WARNING: [VRFC 10-597] element index 27 into addr is out of bounds [G:/cpu_homework/cpu/project_1/project_1.srcs/sources_1/new/PC.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.signZeroExtend
Compiling module xil_defaultlib.SCPU
Compiling module xil_defaultlib.SCPU_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot SCPU_test_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 839.887 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/cpu_homework/cpu/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SCPU_test_behav -key {Behavioral:sim_1:Functional:SCPU_test} -tclbatch {SCPU_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source SCPU_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SCPU_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 840.676 ; gain = 0.789
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
