

================================================================
== Vitis HLS Report for 'Attention_layer'
================================================================
* Date:           Sun Sep  3 06:46:11 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.844 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2785|     2785|  27.850 us|  27.850 us|  2785|  2785|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------+----------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                     |                                                          |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                               Instance                              |                          Module                          |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------------------------------+----------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_Attention_layer_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_fu_306  |Attention_layer_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2  |      146|      146|  1.460 us|  1.460 us|  146|  146|       no|
        |grp_Attention_layer_Pipeline_l_norm_i2_l_j1_fu_342                   |Attention_layer_Pipeline_l_norm_i2_l_j1                   |      152|      152|  1.520 us|  1.520 us|  152|  152|       no|
        |grp_Attention_layer_Pipeline_l_k1_fu_378                             |Attention_layer_Pipeline_l_k1                             |      271|      271|  2.710 us|  2.710 us|  271|  271|       no|
        +---------------------------------------------------------------------+----------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_gemm_i_outer_l_j_outer1  |     2484|     2484|       276|          -|          -|     9|        no|
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 8 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 3 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%j_outer1 = alloca i32 1"   --->   Operation 9 'alloca' 'j_outer1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i_outer = alloca i32 1"   --->   Operation 10 'alloca' 'i_outer' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten6 = alloca i32 1"   --->   Operation 11 'alloca' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Attention_layer_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2, i32 %v19_0_0, i32 %v19_0_1, i32 %v19_0_2, i32 %v19_0_3, i32 %v19_1_0, i32 %v19_1_1, i32 %v19_1_2, i32 %v19_1_3, i32 %v19_2_0, i32 %v19_2_1, i32 %v19_2_2, i32 %v19_2_3, i32 %v19_3_0, i32 %v19_3_1, i32 %v19_3_2, i32 %v19_3_3"   --->   Operation 12 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln71 = store i4 0, i4 %indvar_flatten6" [kernel.cpp:71]   --->   Operation 13 'store' 'store_ln71' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln71 = store i2 0, i2 %i_outer" [kernel.cpp:71]   --->   Operation 14 'store' 'store_ln71' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln71 = store i2 0, i2 %j_outer1" [kernel.cpp:71]   --->   Operation 15 'store' 'store_ln71' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 16 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Attention_layer_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2, i32 %v19_0_0, i32 %v19_0_1, i32 %v19_0_2, i32 %v19_0_3, i32 %v19_1_0, i32 %v19_1_1, i32 %v19_1_2, i32 %v19_1_3, i32 %v19_2_0, i32 %v19_2_1, i32 %v19_2_2, i32 %v19_2_3, i32 %v19_3_0, i32 %v19_3_1, i32 %v19_3_2, i32 %v19_3_3"   --->   Operation 16 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln71 = br void %l_k1" [kernel.cpp:71]   --->   Operation 17 'br' 'br_ln71' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.10>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten6_load = load i4 %indvar_flatten6" [kernel.cpp:71]   --->   Operation 18 'load' 'indvar_flatten6_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (1.30ns)   --->   "%icmp_ln71 = icmp_eq  i4 %indvar_flatten6_load, i4 9" [kernel.cpp:71]   --->   Operation 19 'icmp' 'icmp_ln71' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 20 [1/1] (1.73ns)   --->   "%add_ln71_1 = add i4 %indvar_flatten6_load, i4 1" [kernel.cpp:71]   --->   Operation 20 'add' 'add_ln71_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71, void %for.inc62, void %for.inc82.preheader" [kernel.cpp:71]   --->   Operation 21 'br' 'br_ln71' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%j_outer1_load = load i2 %j_outer1" [kernel.cpp:72]   --->   Operation 22 'load' 'j_outer1_load' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%i_outer_load = load i2 %i_outer" [kernel.cpp:71]   --->   Operation 23 'load' 'i_outer_load' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (1.56ns)   --->   "%add_ln71 = add i2 %i_outer_load, i2 1" [kernel.cpp:71]   --->   Operation 24 'add' 'add_ln71' <Predicate = (!icmp_ln71)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.95ns)   --->   "%icmp_ln72 = icmp_eq  i2 %j_outer1_load, i2 3" [kernel.cpp:72]   --->   Operation 25 'icmp' 'icmp_ln72' <Predicate = (!icmp_ln71)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.99ns)   --->   "%select_ln71 = select i1 %icmp_ln72, i2 0, i2 %j_outer1_load" [kernel.cpp:71]   --->   Operation 26 'select' 'select_ln71' <Predicate = (!icmp_ln71)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.99ns)   --->   "%select_ln71_1 = select i1 %icmp_ln72, i2 %add_ln71, i2 %i_outer_load" [kernel.cpp:71]   --->   Operation 27 'select' 'select_ln71_1' <Predicate = (!icmp_ln71)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (1.56ns)   --->   "%add_ln72 = add i2 %select_ln71, i2 1" [kernel.cpp:72]   --->   Operation 28 'add' 'add_ln72' <Predicate = (!icmp_ln71)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln72 = store i4 %add_ln71_1, i4 %indvar_flatten6" [kernel.cpp:72]   --->   Operation 29 'store' 'store_ln72' <Predicate = (!icmp_ln71)> <Delay = 1.58>
ST_3 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln72 = store i2 %select_ln71_1, i2 %i_outer" [kernel.cpp:72]   --->   Operation 30 'store' 'store_ln72' <Predicate = (!icmp_ln71)> <Delay = 1.58>
ST_3 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln72 = store i2 %add_ln72, i2 %j_outer1" [kernel.cpp:72]   --->   Operation 31 'store' 'store_ln72' <Predicate = (!icmp_ln71)> <Delay = 1.58>
ST_3 : Operation 32 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Attention_layer_Pipeline_l_norm_i2_l_j1, i32 %v19_3_3, i32 %v19_3_2, i32 %v19_3_1, i32 %v19_3_0, i32 %v19_2_3, i32 %v19_2_2, i32 %v19_2_1, i32 %v19_2_0, i32 %v19_1_3, i32 %v19_1_2, i32 %v19_1_1, i32 %v19_1_0, i32 %v19_0_3, i32 %v19_0_2, i32 %v19_0_1, i32 %v19_0_0"   --->   Operation 32 'call' 'call_ln0' <Predicate = (icmp_ln71)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 5.63>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%select_ln71_1_cast = zext i2 %select_ln71_1" [kernel.cpp:71]   --->   Operation 33 'zext' 'select_ln71_1_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_75 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %select_ln71_1, i2 0" [kernel.cpp:71]   --->   Operation 34 'bitconcatenate' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%empty_383 = sub i4 %tmp_75, i4 %select_ln71_1_cast" [kernel.cpp:71]   --->   Operation 35 'sub' 'empty_383' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln80 = zext i2 %select_ln71" [kernel.cpp:80]   --->   Operation 36 'zext' 'zext_ln80' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (3.31ns) (root node of TernaryAdder)   --->   "%empty_384 = add i4 %empty_383, i4 %zext_ln80" [kernel.cpp:71]   --->   Operation 37 'add' 'empty_384' <Predicate = true> <Delay = 3.31> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%p_cast = zext i4 %empty_384" [kernel.cpp:71]   --->   Operation 38 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%v19_0_0_addr = getelementptr i32 %v19_0_0, i64 0, i64 %p_cast" [kernel.cpp:71]   --->   Operation 39 'getelementptr' 'v19_0_0_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%v19_0_1_addr = getelementptr i32 %v19_0_1, i64 0, i64 %p_cast" [kernel.cpp:71]   --->   Operation 40 'getelementptr' 'v19_0_1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%v19_0_2_addr = getelementptr i32 %v19_0_2, i64 0, i64 %p_cast" [kernel.cpp:71]   --->   Operation 41 'getelementptr' 'v19_0_2_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%v19_0_3_addr = getelementptr i32 %v19_0_3, i64 0, i64 %p_cast" [kernel.cpp:71]   --->   Operation 42 'getelementptr' 'v19_0_3_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%v19_1_0_addr = getelementptr i32 %v19_1_0, i64 0, i64 %p_cast" [kernel.cpp:71]   --->   Operation 43 'getelementptr' 'v19_1_0_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%v19_1_1_addr = getelementptr i32 %v19_1_1, i64 0, i64 %p_cast" [kernel.cpp:71]   --->   Operation 44 'getelementptr' 'v19_1_1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%v19_1_2_addr = getelementptr i32 %v19_1_2, i64 0, i64 %p_cast" [kernel.cpp:71]   --->   Operation 45 'getelementptr' 'v19_1_2_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%v19_1_3_addr = getelementptr i32 %v19_1_3, i64 0, i64 %p_cast" [kernel.cpp:71]   --->   Operation 46 'getelementptr' 'v19_1_3_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%v19_2_0_addr = getelementptr i32 %v19_2_0, i64 0, i64 %p_cast" [kernel.cpp:71]   --->   Operation 47 'getelementptr' 'v19_2_0_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%v19_2_1_addr = getelementptr i32 %v19_2_1, i64 0, i64 %p_cast" [kernel.cpp:71]   --->   Operation 48 'getelementptr' 'v19_2_1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%v19_2_2_addr = getelementptr i32 %v19_2_2, i64 0, i64 %p_cast" [kernel.cpp:71]   --->   Operation 49 'getelementptr' 'v19_2_2_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%v19_2_3_addr = getelementptr i32 %v19_2_3, i64 0, i64 %p_cast" [kernel.cpp:71]   --->   Operation 50 'getelementptr' 'v19_2_3_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%v19_3_0_addr = getelementptr i32 %v19_3_0, i64 0, i64 %p_cast" [kernel.cpp:71]   --->   Operation 51 'getelementptr' 'v19_3_0_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%v19_3_1_addr = getelementptr i32 %v19_3_1, i64 0, i64 %p_cast" [kernel.cpp:71]   --->   Operation 52 'getelementptr' 'v19_3_1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%v19_3_2_addr = getelementptr i32 %v19_3_2, i64 0, i64 %p_cast" [kernel.cpp:71]   --->   Operation 53 'getelementptr' 'v19_3_2_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%v19_3_3_addr = getelementptr i32 %v19_3_3, i64 0, i64 %p_cast" [kernel.cpp:71]   --->   Operation 54 'getelementptr' 'v19_3_3_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [2/2] (2.32ns)   --->   "%v19_0_0_load = load i4 %v19_0_0_addr" [kernel.cpp:84]   --->   Operation 55 'load' 'v19_0_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 56 [2/2] (2.32ns)   --->   "%v19_0_1_load = load i4 %v19_0_1_addr" [kernel.cpp:84]   --->   Operation 56 'load' 'v19_0_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 57 [2/2] (2.32ns)   --->   "%v19_0_2_load = load i4 %v19_0_2_addr" [kernel.cpp:84]   --->   Operation 57 'load' 'v19_0_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 58 [2/2] (2.32ns)   --->   "%v19_0_3_load = load i4 %v19_0_3_addr" [kernel.cpp:84]   --->   Operation 58 'load' 'v19_0_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 59 [2/2] (2.32ns)   --->   "%v19_1_0_load = load i4 %v19_1_0_addr" [kernel.cpp:84]   --->   Operation 59 'load' 'v19_1_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 60 [2/2] (2.32ns)   --->   "%v19_1_1_load = load i4 %v19_1_1_addr" [kernel.cpp:84]   --->   Operation 60 'load' 'v19_1_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 61 [2/2] (2.32ns)   --->   "%v19_1_2_load = load i4 %v19_1_2_addr" [kernel.cpp:84]   --->   Operation 61 'load' 'v19_1_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 62 [2/2] (2.32ns)   --->   "%v19_1_3_load = load i4 %v19_1_3_addr" [kernel.cpp:84]   --->   Operation 62 'load' 'v19_1_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 63 [2/2] (2.32ns)   --->   "%v19_2_0_load = load i4 %v19_2_0_addr" [kernel.cpp:84]   --->   Operation 63 'load' 'v19_2_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 64 [2/2] (2.32ns)   --->   "%v19_2_1_load = load i4 %v19_2_1_addr" [kernel.cpp:84]   --->   Operation 64 'load' 'v19_2_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 65 [2/2] (2.32ns)   --->   "%v19_2_2_load = load i4 %v19_2_2_addr" [kernel.cpp:84]   --->   Operation 65 'load' 'v19_2_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 66 [2/2] (2.32ns)   --->   "%v19_2_3_load = load i4 %v19_2_3_addr" [kernel.cpp:84]   --->   Operation 66 'load' 'v19_2_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 67 [2/2] (2.32ns)   --->   "%v19_3_0_load = load i4 %v19_3_0_addr" [kernel.cpp:84]   --->   Operation 67 'load' 'v19_3_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 68 [2/2] (2.32ns)   --->   "%v19_3_1_load = load i4 %v19_3_1_addr" [kernel.cpp:84]   --->   Operation 68 'load' 'v19_3_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 69 [2/2] (2.32ns)   --->   "%v19_3_2_load = load i4 %v19_3_2_addr" [kernel.cpp:84]   --->   Operation 69 'load' 'v19_3_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 70 [2/2] (2.32ns)   --->   "%v19_3_3_load = load i4 %v19_3_3_addr" [kernel.cpp:84]   --->   Operation 70 'load' 'v19_3_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 5 <SV = 4> <Delay = 2.32>
ST_5 : Operation 71 [1/2] (2.32ns)   --->   "%v19_0_0_load = load i4 %v19_0_0_addr" [kernel.cpp:84]   --->   Operation 71 'load' 'v19_0_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 72 [1/2] (2.32ns)   --->   "%v19_0_1_load = load i4 %v19_0_1_addr" [kernel.cpp:84]   --->   Operation 72 'load' 'v19_0_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 73 [1/2] (2.32ns)   --->   "%v19_0_2_load = load i4 %v19_0_2_addr" [kernel.cpp:84]   --->   Operation 73 'load' 'v19_0_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 74 [1/2] (2.32ns)   --->   "%v19_0_3_load = load i4 %v19_0_3_addr" [kernel.cpp:84]   --->   Operation 74 'load' 'v19_0_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 75 [1/2] (2.32ns)   --->   "%v19_1_0_load = load i4 %v19_1_0_addr" [kernel.cpp:84]   --->   Operation 75 'load' 'v19_1_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 76 [1/2] (2.32ns)   --->   "%v19_1_1_load = load i4 %v19_1_1_addr" [kernel.cpp:84]   --->   Operation 76 'load' 'v19_1_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 77 [1/2] (2.32ns)   --->   "%v19_1_2_load = load i4 %v19_1_2_addr" [kernel.cpp:84]   --->   Operation 77 'load' 'v19_1_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 78 [1/2] (2.32ns)   --->   "%v19_1_3_load = load i4 %v19_1_3_addr" [kernel.cpp:84]   --->   Operation 78 'load' 'v19_1_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 79 [1/2] (2.32ns)   --->   "%v19_2_0_load = load i4 %v19_2_0_addr" [kernel.cpp:84]   --->   Operation 79 'load' 'v19_2_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 80 [1/2] (2.32ns)   --->   "%v19_2_1_load = load i4 %v19_2_1_addr" [kernel.cpp:84]   --->   Operation 80 'load' 'v19_2_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 81 [1/2] (2.32ns)   --->   "%v19_2_2_load = load i4 %v19_2_2_addr" [kernel.cpp:84]   --->   Operation 81 'load' 'v19_2_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 82 [1/2] (2.32ns)   --->   "%v19_2_3_load = load i4 %v19_2_3_addr" [kernel.cpp:84]   --->   Operation 82 'load' 'v19_2_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 83 [1/2] (2.32ns)   --->   "%v19_3_0_load = load i4 %v19_3_0_addr" [kernel.cpp:84]   --->   Operation 83 'load' 'v19_3_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 84 [1/2] (2.32ns)   --->   "%v19_3_1_load = load i4 %v19_3_1_addr" [kernel.cpp:84]   --->   Operation 84 'load' 'v19_3_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 85 [1/2] (2.32ns)   --->   "%v19_3_2_load = load i4 %v19_3_2_addr" [kernel.cpp:84]   --->   Operation 85 'load' 'v19_3_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 86 [1/2] (2.32ns)   --->   "%v19_3_3_load = load i4 %v19_3_3_addr" [kernel.cpp:84]   --->   Operation 86 'load' 'v19_3_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 6 <SV = 5> <Delay = 5.16>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %select_ln71_1, i6 0" [kernel.cpp:71]   --->   Operation 87 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_76 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %select_ln71, i6 0" [kernel.cpp:80]   --->   Operation 88 'bitconcatenate' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 89 [2/2] (5.16ns)   --->   "%call_ln84 = call void @Attention_layer_Pipeline_l_k1, i32 %v19_3_3_load, i32 %v19_3_2_load, i32 %v19_3_1_load, i32 %v19_3_0_load, i32 %v19_2_3_load, i32 %v19_2_2_load, i32 %v19_2_1_load, i32 %v19_2_0_load, i32 %v19_1_3_load, i32 %v19_1_2_load, i32 %v19_1_1_load, i32 %v19_1_0_load, i32 %v19_0_3_load, i32 %v19_0_2_load, i32 %v19_0_1_load, i32 %v19_0_0_load, i32 %v19_3_3, i4 %empty_384, i32 %v19_3_2, i32 %v19_3_1, i32 %v19_3_0, i32 %v19_2_3, i32 %v19_2_2, i32 %v19_2_1, i32 %v19_2_0, i32 %v19_1_3, i32 %v19_1_2, i32 %v19_1_1, i32 %v19_1_0, i32 %v19_0_3, i32 %v19_0_2, i32 %v19_0_1, i32 %v19_0_0, i8 %tmp_s, i32 %v17_0, i32 %v17_1, i32 %v17_2, i32 %v17_3, i8 %tmp_76, i32 %v18_0, i32 %v18_1, i32 %v18_2, i32 %v18_3" [kernel.cpp:84]   --->   Operation 89 'call' 'call_ln84' <Predicate = true> <Delay = 5.16> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_gemm_i_outer_l_j_outer1_str"   --->   Operation 90 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9"   --->   Operation 91 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%specloopname_ln72 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23" [kernel.cpp:72]   --->   Operation 92 'specloopname' 'specloopname_ln72' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 93 [1/2] (0.00ns)   --->   "%call_ln84 = call void @Attention_layer_Pipeline_l_k1, i32 %v19_3_3_load, i32 %v19_3_2_load, i32 %v19_3_1_load, i32 %v19_3_0_load, i32 %v19_2_3_load, i32 %v19_2_2_load, i32 %v19_2_1_load, i32 %v19_2_0_load, i32 %v19_1_3_load, i32 %v19_1_2_load, i32 %v19_1_1_load, i32 %v19_1_0_load, i32 %v19_0_3_load, i32 %v19_0_2_load, i32 %v19_0_1_load, i32 %v19_0_0_load, i32 %v19_3_3, i4 %empty_384, i32 %v19_3_2, i32 %v19_3_1, i32 %v19_3_0, i32 %v19_2_3, i32 %v19_2_2, i32 %v19_2_1, i32 %v19_2_0, i32 %v19_1_3, i32 %v19_1_2, i32 %v19_1_1, i32 %v19_1_0, i32 %v19_0_3, i32 %v19_0_2, i32 %v19_0_1, i32 %v19_0_0, i8 %tmp_s, i32 %v17_0, i32 %v17_1, i32 %v17_2, i32 %v17_3, i8 %tmp_76, i32 %v18_0, i32 %v18_1, i32 %v18_2, i32 %v18_3" [kernel.cpp:84]   --->   Operation 93 'call' 'call_ln84' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln72 = br void %l_k1" [kernel.cpp:72]   --->   Operation 94 'br' 'br_ln72' <Predicate = true> <Delay = 0.00>

State 8 <SV = 3> <Delay = 0.00>
ST_8 : Operation 95 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Attention_layer_Pipeline_l_norm_i2_l_j1, i32 %v19_3_3, i32 %v19_3_2, i32 %v19_3_1, i32 %v19_3_0, i32 %v19_2_3, i32 %v19_2_2, i32 %v19_2_1, i32 %v19_2_0, i32 %v19_1_3, i32 %v19_1_2, i32 %v19_1_1, i32 %v19_1_0, i32 %v19_0_3, i32 %v19_0_2, i32 %v19_0_1, i32 %v19_0_0"   --->   Operation 95 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%ret_ln98 = ret" [kernel.cpp:98]   --->   Operation 96 'ret' 'ret_ln98' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v17_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v17_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v17_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v17_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v18_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v18_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v18_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v18_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v19_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ v19_0_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ v19_0_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ v19_0_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ v19_1_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ v19_1_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ v19_1_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ v19_1_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ v19_2_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ v19_2_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ v19_2_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ v19_2_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ v19_3_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ v19_3_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ v19_3_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ v19_3_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j_outer1             (alloca           ) [ 011111110]
i_outer              (alloca           ) [ 011111110]
indvar_flatten6      (alloca           ) [ 011111110]
store_ln71           (store            ) [ 000000000]
store_ln71           (store            ) [ 000000000]
store_ln71           (store            ) [ 000000000]
call_ln0             (call             ) [ 000000000]
br_ln71              (br               ) [ 000000000]
indvar_flatten6_load (load             ) [ 000000000]
icmp_ln71            (icmp             ) [ 000111110]
add_ln71_1           (add              ) [ 000000000]
br_ln71              (br               ) [ 000000000]
j_outer1_load        (load             ) [ 000000000]
i_outer_load         (load             ) [ 000000000]
add_ln71             (add              ) [ 000000000]
icmp_ln72            (icmp             ) [ 000000000]
select_ln71          (select           ) [ 000011100]
select_ln71_1        (select           ) [ 000011100]
add_ln72             (add              ) [ 000000000]
store_ln72           (store            ) [ 000000000]
store_ln72           (store            ) [ 000000000]
store_ln72           (store            ) [ 000000000]
select_ln71_1_cast   (zext             ) [ 000000000]
tmp_75               (bitconcatenate   ) [ 000000000]
empty_383            (sub              ) [ 000000000]
zext_ln80            (zext             ) [ 000000000]
empty_384            (add              ) [ 000001110]
p_cast               (zext             ) [ 000000000]
v19_0_0_addr         (getelementptr    ) [ 000001000]
v19_0_1_addr         (getelementptr    ) [ 000001000]
v19_0_2_addr         (getelementptr    ) [ 000001000]
v19_0_3_addr         (getelementptr    ) [ 000001000]
v19_1_0_addr         (getelementptr    ) [ 000001000]
v19_1_1_addr         (getelementptr    ) [ 000001000]
v19_1_2_addr         (getelementptr    ) [ 000001000]
v19_1_3_addr         (getelementptr    ) [ 000001000]
v19_2_0_addr         (getelementptr    ) [ 000001000]
v19_2_1_addr         (getelementptr    ) [ 000001000]
v19_2_2_addr         (getelementptr    ) [ 000001000]
v19_2_3_addr         (getelementptr    ) [ 000001000]
v19_3_0_addr         (getelementptr    ) [ 000001000]
v19_3_1_addr         (getelementptr    ) [ 000001000]
v19_3_2_addr         (getelementptr    ) [ 000001000]
v19_3_3_addr         (getelementptr    ) [ 000001000]
v19_0_0_load         (load             ) [ 000000110]
v19_0_1_load         (load             ) [ 000000110]
v19_0_2_load         (load             ) [ 000000110]
v19_0_3_load         (load             ) [ 000000110]
v19_1_0_load         (load             ) [ 000000110]
v19_1_1_load         (load             ) [ 000000110]
v19_1_2_load         (load             ) [ 000000110]
v19_1_3_load         (load             ) [ 000000110]
v19_2_0_load         (load             ) [ 000000110]
v19_2_1_load         (load             ) [ 000000110]
v19_2_2_load         (load             ) [ 000000110]
v19_2_3_load         (load             ) [ 000000110]
v19_3_0_load         (load             ) [ 000000110]
v19_3_1_load         (load             ) [ 000000110]
v19_3_2_load         (load             ) [ 000000110]
v19_3_3_load         (load             ) [ 000000110]
tmp_s                (bitconcatenate   ) [ 000000010]
tmp_76               (bitconcatenate   ) [ 000000010]
specloopname_ln0     (specloopname     ) [ 000000000]
empty                (speclooptripcount) [ 000000000]
specloopname_ln72    (specloopname     ) [ 000000000]
call_ln84            (call             ) [ 000000000]
br_ln72              (br               ) [ 000000000]
call_ln0             (call             ) [ 000000000]
ret_ln98             (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v17_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v17_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v17_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v17_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="v17_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v17_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="v17_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v17_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="v18_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v18_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="v18_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v18_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="v18_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v18_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="v18_3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v18_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="v19_0_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v19_0_0"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="v19_0_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v19_0_1"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="v19_0_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v19_0_2"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="v19_0_3">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v19_0_3"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="v19_1_0">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v19_1_0"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="v19_1_1">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v19_1_1"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="v19_1_2">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v19_1_2"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="v19_1_3">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v19_1_3"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="v19_2_0">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v19_2_0"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="v19_2_1">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v19_2_1"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="v19_2_2">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v19_2_2"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="v19_2_3">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v19_2_3"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="v19_3_0">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v19_3_0"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="v19_3_1">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v19_3_1"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="v19_3_2">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v19_3_2"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="v19_3_3">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v19_3_3"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Attention_layer_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Attention_layer_Pipeline_l_norm_i2_l_j1"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i2.i6"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Attention_layer_Pipeline_l_k1"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_gemm_i_outer_l_j_outer1_str"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="j_outer1_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j_outer1/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="i_outer_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_outer/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="indvar_flatten6_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten6/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="v19_0_0_addr_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="4" slack="0"/>
<pin id="102" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v19_0_0_addr/4 "/>
</bind>
</comp>

<comp id="105" class="1004" name="v19_0_1_addr_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="4" slack="0"/>
<pin id="109" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v19_0_1_addr/4 "/>
</bind>
</comp>

<comp id="112" class="1004" name="v19_0_2_addr_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="4" slack="0"/>
<pin id="116" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v19_0_2_addr/4 "/>
</bind>
</comp>

<comp id="119" class="1004" name="v19_0_3_addr_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="4" slack="0"/>
<pin id="123" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v19_0_3_addr/4 "/>
</bind>
</comp>

<comp id="126" class="1004" name="v19_1_0_addr_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="4" slack="0"/>
<pin id="130" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v19_1_0_addr/4 "/>
</bind>
</comp>

<comp id="133" class="1004" name="v19_1_1_addr_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="4" slack="0"/>
<pin id="137" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v19_1_1_addr/4 "/>
</bind>
</comp>

<comp id="140" class="1004" name="v19_1_2_addr_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="4" slack="0"/>
<pin id="144" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v19_1_2_addr/4 "/>
</bind>
</comp>

<comp id="147" class="1004" name="v19_1_3_addr_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="4" slack="0"/>
<pin id="151" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v19_1_3_addr/4 "/>
</bind>
</comp>

<comp id="154" class="1004" name="v19_2_0_addr_gep_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="4" slack="0"/>
<pin id="158" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v19_2_0_addr/4 "/>
</bind>
</comp>

<comp id="161" class="1004" name="v19_2_1_addr_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="4" slack="0"/>
<pin id="165" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v19_2_1_addr/4 "/>
</bind>
</comp>

<comp id="168" class="1004" name="v19_2_2_addr_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="4" slack="0"/>
<pin id="172" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v19_2_2_addr/4 "/>
</bind>
</comp>

<comp id="175" class="1004" name="v19_2_3_addr_gep_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="0" index="2" bw="4" slack="0"/>
<pin id="179" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v19_2_3_addr/4 "/>
</bind>
</comp>

<comp id="182" class="1004" name="v19_3_0_addr_gep_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="0" index="2" bw="4" slack="0"/>
<pin id="186" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v19_3_0_addr/4 "/>
</bind>
</comp>

<comp id="189" class="1004" name="v19_3_1_addr_gep_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="0" index="2" bw="4" slack="0"/>
<pin id="193" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v19_3_1_addr/4 "/>
</bind>
</comp>

<comp id="196" class="1004" name="v19_3_2_addr_gep_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="4" slack="0"/>
<pin id="200" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v19_3_2_addr/4 "/>
</bind>
</comp>

<comp id="203" class="1004" name="v19_3_3_addr_gep_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="0" index="2" bw="4" slack="0"/>
<pin id="207" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v19_3_3_addr/4 "/>
</bind>
</comp>

<comp id="210" class="1004" name="grp_access_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="4" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="213" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="214" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v19_0_0_load/4 "/>
</bind>
</comp>

<comp id="216" class="1004" name="grp_access_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="4" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="219" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="220" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v19_0_1_load/4 "/>
</bind>
</comp>

<comp id="222" class="1004" name="grp_access_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="4" slack="0"/>
<pin id="224" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="225" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="226" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v19_0_2_load/4 "/>
</bind>
</comp>

<comp id="228" class="1004" name="grp_access_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="4" slack="0"/>
<pin id="230" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="231" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="232" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v19_0_3_load/4 "/>
</bind>
</comp>

<comp id="234" class="1004" name="grp_access_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="4" slack="0"/>
<pin id="236" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="237" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="238" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v19_1_0_load/4 "/>
</bind>
</comp>

<comp id="240" class="1004" name="grp_access_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="4" slack="0"/>
<pin id="242" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="243" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="244" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v19_1_1_load/4 "/>
</bind>
</comp>

<comp id="246" class="1004" name="grp_access_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="4" slack="0"/>
<pin id="248" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="249" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="250" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v19_1_2_load/4 "/>
</bind>
</comp>

<comp id="252" class="1004" name="grp_access_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="4" slack="0"/>
<pin id="254" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="255" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="256" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v19_1_3_load/4 "/>
</bind>
</comp>

<comp id="258" class="1004" name="grp_access_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="4" slack="0"/>
<pin id="260" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="261" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="262" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v19_2_0_load/4 "/>
</bind>
</comp>

<comp id="264" class="1004" name="grp_access_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="4" slack="0"/>
<pin id="266" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="267" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="268" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v19_2_1_load/4 "/>
</bind>
</comp>

<comp id="270" class="1004" name="grp_access_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="4" slack="0"/>
<pin id="272" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="273" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="274" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v19_2_2_load/4 "/>
</bind>
</comp>

<comp id="276" class="1004" name="grp_access_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="4" slack="0"/>
<pin id="278" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="279" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="280" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v19_2_3_load/4 "/>
</bind>
</comp>

<comp id="282" class="1004" name="grp_access_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="4" slack="0"/>
<pin id="284" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="285" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="286" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v19_3_0_load/4 "/>
</bind>
</comp>

<comp id="288" class="1004" name="grp_access_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="4" slack="0"/>
<pin id="290" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="291" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="292" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v19_3_1_load/4 "/>
</bind>
</comp>

<comp id="294" class="1004" name="grp_access_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="4" slack="0"/>
<pin id="296" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="297" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="298" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v19_3_2_load/4 "/>
</bind>
</comp>

<comp id="300" class="1004" name="grp_access_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="4" slack="0"/>
<pin id="302" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="303" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="304" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v19_3_3_load/4 "/>
</bind>
</comp>

<comp id="306" class="1004" name="grp_Attention_layer_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="0" slack="0"/>
<pin id="308" dir="0" index="1" bw="32" slack="0"/>
<pin id="309" dir="0" index="2" bw="32" slack="0"/>
<pin id="310" dir="0" index="3" bw="32" slack="0"/>
<pin id="311" dir="0" index="4" bw="32" slack="0"/>
<pin id="312" dir="0" index="5" bw="32" slack="0"/>
<pin id="313" dir="0" index="6" bw="32" slack="0"/>
<pin id="314" dir="0" index="7" bw="32" slack="0"/>
<pin id="315" dir="0" index="8" bw="32" slack="0"/>
<pin id="316" dir="0" index="9" bw="32" slack="0"/>
<pin id="317" dir="0" index="10" bw="32" slack="0"/>
<pin id="318" dir="0" index="11" bw="32" slack="0"/>
<pin id="319" dir="0" index="12" bw="32" slack="0"/>
<pin id="320" dir="0" index="13" bw="32" slack="0"/>
<pin id="321" dir="0" index="14" bw="32" slack="0"/>
<pin id="322" dir="0" index="15" bw="32" slack="0"/>
<pin id="323" dir="0" index="16" bw="32" slack="0"/>
<pin id="324" dir="1" index="17" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="grp_Attention_layer_Pipeline_l_norm_i2_l_j1_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="0" slack="0"/>
<pin id="344" dir="0" index="1" bw="32" slack="0"/>
<pin id="345" dir="0" index="2" bw="32" slack="0"/>
<pin id="346" dir="0" index="3" bw="32" slack="0"/>
<pin id="347" dir="0" index="4" bw="32" slack="0"/>
<pin id="348" dir="0" index="5" bw="32" slack="0"/>
<pin id="349" dir="0" index="6" bw="32" slack="0"/>
<pin id="350" dir="0" index="7" bw="32" slack="0"/>
<pin id="351" dir="0" index="8" bw="32" slack="0"/>
<pin id="352" dir="0" index="9" bw="32" slack="0"/>
<pin id="353" dir="0" index="10" bw="32" slack="0"/>
<pin id="354" dir="0" index="11" bw="32" slack="0"/>
<pin id="355" dir="0" index="12" bw="32" slack="0"/>
<pin id="356" dir="0" index="13" bw="32" slack="0"/>
<pin id="357" dir="0" index="14" bw="32" slack="0"/>
<pin id="358" dir="0" index="15" bw="32" slack="0"/>
<pin id="359" dir="0" index="16" bw="32" slack="0"/>
<pin id="360" dir="1" index="17" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="378" class="1004" name="grp_Attention_layer_Pipeline_l_k1_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="0" slack="0"/>
<pin id="380" dir="0" index="1" bw="32" slack="1"/>
<pin id="381" dir="0" index="2" bw="32" slack="1"/>
<pin id="382" dir="0" index="3" bw="32" slack="1"/>
<pin id="383" dir="0" index="4" bw="32" slack="1"/>
<pin id="384" dir="0" index="5" bw="32" slack="1"/>
<pin id="385" dir="0" index="6" bw="32" slack="1"/>
<pin id="386" dir="0" index="7" bw="32" slack="1"/>
<pin id="387" dir="0" index="8" bw="32" slack="1"/>
<pin id="388" dir="0" index="9" bw="32" slack="1"/>
<pin id="389" dir="0" index="10" bw="32" slack="1"/>
<pin id="390" dir="0" index="11" bw="32" slack="1"/>
<pin id="391" dir="0" index="12" bw="32" slack="1"/>
<pin id="392" dir="0" index="13" bw="32" slack="1"/>
<pin id="393" dir="0" index="14" bw="32" slack="1"/>
<pin id="394" dir="0" index="15" bw="32" slack="1"/>
<pin id="395" dir="0" index="16" bw="32" slack="1"/>
<pin id="396" dir="0" index="17" bw="32" slack="0"/>
<pin id="397" dir="0" index="18" bw="4" slack="2"/>
<pin id="398" dir="0" index="19" bw="32" slack="0"/>
<pin id="399" dir="0" index="20" bw="32" slack="0"/>
<pin id="400" dir="0" index="21" bw="32" slack="0"/>
<pin id="401" dir="0" index="22" bw="32" slack="0"/>
<pin id="402" dir="0" index="23" bw="32" slack="0"/>
<pin id="403" dir="0" index="24" bw="32" slack="0"/>
<pin id="404" dir="0" index="25" bw="32" slack="0"/>
<pin id="405" dir="0" index="26" bw="32" slack="0"/>
<pin id="406" dir="0" index="27" bw="32" slack="0"/>
<pin id="407" dir="0" index="28" bw="32" slack="0"/>
<pin id="408" dir="0" index="29" bw="32" slack="0"/>
<pin id="409" dir="0" index="30" bw="32" slack="0"/>
<pin id="410" dir="0" index="31" bw="32" slack="0"/>
<pin id="411" dir="0" index="32" bw="32" slack="0"/>
<pin id="412" dir="0" index="33" bw="32" slack="0"/>
<pin id="413" dir="0" index="34" bw="8" slack="0"/>
<pin id="414" dir="0" index="35" bw="32" slack="0"/>
<pin id="415" dir="0" index="36" bw="32" slack="0"/>
<pin id="416" dir="0" index="37" bw="32" slack="0"/>
<pin id="417" dir="0" index="38" bw="32" slack="0"/>
<pin id="418" dir="0" index="39" bw="8" slack="0"/>
<pin id="419" dir="0" index="40" bw="32" slack="0"/>
<pin id="420" dir="0" index="41" bw="32" slack="0"/>
<pin id="421" dir="0" index="42" bw="32" slack="0"/>
<pin id="422" dir="0" index="43" bw="32" slack="0"/>
<pin id="423" dir="1" index="44" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln84/6 "/>
</bind>
</comp>

<comp id="449" class="1004" name="store_ln71_store_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="1" slack="0"/>
<pin id="451" dir="0" index="1" bw="4" slack="0"/>
<pin id="452" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln71/1 "/>
</bind>
</comp>

<comp id="454" class="1004" name="store_ln71_store_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="1" slack="0"/>
<pin id="456" dir="0" index="1" bw="2" slack="0"/>
<pin id="457" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln71/1 "/>
</bind>
</comp>

<comp id="459" class="1004" name="store_ln71_store_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="1" slack="0"/>
<pin id="461" dir="0" index="1" bw="2" slack="0"/>
<pin id="462" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln71/1 "/>
</bind>
</comp>

<comp id="464" class="1004" name="indvar_flatten6_load_load_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="4" slack="2"/>
<pin id="466" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten6_load/3 "/>
</bind>
</comp>

<comp id="467" class="1004" name="icmp_ln71_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="4" slack="0"/>
<pin id="469" dir="0" index="1" bw="4" slack="0"/>
<pin id="470" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln71/3 "/>
</bind>
</comp>

<comp id="473" class="1004" name="add_ln71_1_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="4" slack="0"/>
<pin id="475" dir="0" index="1" bw="1" slack="0"/>
<pin id="476" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln71_1/3 "/>
</bind>
</comp>

<comp id="479" class="1004" name="j_outer1_load_load_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="2" slack="2"/>
<pin id="481" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_outer1_load/3 "/>
</bind>
</comp>

<comp id="482" class="1004" name="i_outer_load_load_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="2" slack="2"/>
<pin id="484" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_outer_load/3 "/>
</bind>
</comp>

<comp id="485" class="1004" name="add_ln71_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="2" slack="0"/>
<pin id="487" dir="0" index="1" bw="1" slack="0"/>
<pin id="488" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln71/3 "/>
</bind>
</comp>

<comp id="491" class="1004" name="icmp_ln72_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="2" slack="0"/>
<pin id="493" dir="0" index="1" bw="1" slack="0"/>
<pin id="494" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln72/3 "/>
</bind>
</comp>

<comp id="497" class="1004" name="select_ln71_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="1" slack="0"/>
<pin id="499" dir="0" index="1" bw="1" slack="0"/>
<pin id="500" dir="0" index="2" bw="2" slack="0"/>
<pin id="501" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln71/3 "/>
</bind>
</comp>

<comp id="505" class="1004" name="select_ln71_1_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="1" slack="0"/>
<pin id="507" dir="0" index="1" bw="2" slack="0"/>
<pin id="508" dir="0" index="2" bw="2" slack="0"/>
<pin id="509" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln71_1/3 "/>
</bind>
</comp>

<comp id="513" class="1004" name="add_ln72_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="2" slack="0"/>
<pin id="515" dir="0" index="1" bw="1" slack="0"/>
<pin id="516" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln72/3 "/>
</bind>
</comp>

<comp id="519" class="1004" name="store_ln72_store_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="4" slack="0"/>
<pin id="521" dir="0" index="1" bw="4" slack="2"/>
<pin id="522" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln72/3 "/>
</bind>
</comp>

<comp id="524" class="1004" name="store_ln72_store_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="2" slack="0"/>
<pin id="526" dir="0" index="1" bw="2" slack="2"/>
<pin id="527" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln72/3 "/>
</bind>
</comp>

<comp id="529" class="1004" name="store_ln72_store_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="2" slack="0"/>
<pin id="531" dir="0" index="1" bw="2" slack="2"/>
<pin id="532" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln72/3 "/>
</bind>
</comp>

<comp id="534" class="1004" name="select_ln71_1_cast_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="2" slack="1"/>
<pin id="536" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln71_1_cast/4 "/>
</bind>
</comp>

<comp id="537" class="1004" name="tmp_75_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="4" slack="0"/>
<pin id="539" dir="0" index="1" bw="2" slack="1"/>
<pin id="540" dir="0" index="2" bw="1" slack="0"/>
<pin id="541" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_75/4 "/>
</bind>
</comp>

<comp id="544" class="1004" name="empty_383_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="4" slack="0"/>
<pin id="546" dir="0" index="1" bw="2" slack="0"/>
<pin id="547" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty_383/4 "/>
</bind>
</comp>

<comp id="550" class="1004" name="zext_ln80_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="2" slack="1"/>
<pin id="552" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln80/4 "/>
</bind>
</comp>

<comp id="553" class="1004" name="empty_384_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="4" slack="0"/>
<pin id="555" dir="0" index="1" bw="2" slack="0"/>
<pin id="556" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_384/4 "/>
</bind>
</comp>

<comp id="559" class="1004" name="p_cast_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="4" slack="0"/>
<pin id="561" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/4 "/>
</bind>
</comp>

<comp id="579" class="1004" name="tmp_s_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="8" slack="0"/>
<pin id="581" dir="0" index="1" bw="2" slack="3"/>
<pin id="582" dir="0" index="2" bw="1" slack="0"/>
<pin id="583" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/6 "/>
</bind>
</comp>

<comp id="587" class="1004" name="tmp_76_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="8" slack="0"/>
<pin id="589" dir="0" index="1" bw="2" slack="3"/>
<pin id="590" dir="0" index="2" bw="1" slack="0"/>
<pin id="591" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_76/6 "/>
</bind>
</comp>

<comp id="595" class="1005" name="j_outer1_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="2" slack="0"/>
<pin id="597" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j_outer1 "/>
</bind>
</comp>

<comp id="602" class="1005" name="i_outer_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="2" slack="0"/>
<pin id="604" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_outer "/>
</bind>
</comp>

<comp id="609" class="1005" name="indvar_flatten6_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="4" slack="0"/>
<pin id="611" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten6 "/>
</bind>
</comp>

<comp id="619" class="1005" name="select_ln71_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="2" slack="1"/>
<pin id="621" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln71 "/>
</bind>
</comp>

<comp id="625" class="1005" name="select_ln71_1_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="2" slack="1"/>
<pin id="627" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln71_1 "/>
</bind>
</comp>

<comp id="632" class="1005" name="empty_384_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="4" slack="2"/>
<pin id="634" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="empty_384 "/>
</bind>
</comp>

<comp id="637" class="1005" name="v19_0_0_addr_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="4" slack="1"/>
<pin id="639" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="v19_0_0_addr "/>
</bind>
</comp>

<comp id="642" class="1005" name="v19_0_1_addr_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="4" slack="1"/>
<pin id="644" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="v19_0_1_addr "/>
</bind>
</comp>

<comp id="647" class="1005" name="v19_0_2_addr_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="4" slack="1"/>
<pin id="649" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="v19_0_2_addr "/>
</bind>
</comp>

<comp id="652" class="1005" name="v19_0_3_addr_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="4" slack="1"/>
<pin id="654" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="v19_0_3_addr "/>
</bind>
</comp>

<comp id="657" class="1005" name="v19_1_0_addr_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="4" slack="1"/>
<pin id="659" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="v19_1_0_addr "/>
</bind>
</comp>

<comp id="662" class="1005" name="v19_1_1_addr_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="4" slack="1"/>
<pin id="664" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="v19_1_1_addr "/>
</bind>
</comp>

<comp id="667" class="1005" name="v19_1_2_addr_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="4" slack="1"/>
<pin id="669" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="v19_1_2_addr "/>
</bind>
</comp>

<comp id="672" class="1005" name="v19_1_3_addr_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="4" slack="1"/>
<pin id="674" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="v19_1_3_addr "/>
</bind>
</comp>

<comp id="677" class="1005" name="v19_2_0_addr_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="4" slack="1"/>
<pin id="679" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="v19_2_0_addr "/>
</bind>
</comp>

<comp id="682" class="1005" name="v19_2_1_addr_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="4" slack="1"/>
<pin id="684" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="v19_2_1_addr "/>
</bind>
</comp>

<comp id="687" class="1005" name="v19_2_2_addr_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="4" slack="1"/>
<pin id="689" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="v19_2_2_addr "/>
</bind>
</comp>

<comp id="692" class="1005" name="v19_2_3_addr_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="4" slack="1"/>
<pin id="694" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="v19_2_3_addr "/>
</bind>
</comp>

<comp id="697" class="1005" name="v19_3_0_addr_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="4" slack="1"/>
<pin id="699" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="v19_3_0_addr "/>
</bind>
</comp>

<comp id="702" class="1005" name="v19_3_1_addr_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="4" slack="1"/>
<pin id="704" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="v19_3_1_addr "/>
</bind>
</comp>

<comp id="707" class="1005" name="v19_3_2_addr_reg_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="4" slack="1"/>
<pin id="709" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="v19_3_2_addr "/>
</bind>
</comp>

<comp id="712" class="1005" name="v19_3_3_addr_reg_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="4" slack="1"/>
<pin id="714" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="v19_3_3_addr "/>
</bind>
</comp>

<comp id="717" class="1005" name="v19_0_0_load_reg_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="32" slack="1"/>
<pin id="719" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v19_0_0_load "/>
</bind>
</comp>

<comp id="722" class="1005" name="v19_0_1_load_reg_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="32" slack="1"/>
<pin id="724" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v19_0_1_load "/>
</bind>
</comp>

<comp id="727" class="1005" name="v19_0_2_load_reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="32" slack="1"/>
<pin id="729" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v19_0_2_load "/>
</bind>
</comp>

<comp id="732" class="1005" name="v19_0_3_load_reg_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="32" slack="1"/>
<pin id="734" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v19_0_3_load "/>
</bind>
</comp>

<comp id="737" class="1005" name="v19_1_0_load_reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="32" slack="1"/>
<pin id="739" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v19_1_0_load "/>
</bind>
</comp>

<comp id="742" class="1005" name="v19_1_1_load_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="32" slack="1"/>
<pin id="744" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v19_1_1_load "/>
</bind>
</comp>

<comp id="747" class="1005" name="v19_1_2_load_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="32" slack="1"/>
<pin id="749" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v19_1_2_load "/>
</bind>
</comp>

<comp id="752" class="1005" name="v19_1_3_load_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="32" slack="1"/>
<pin id="754" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v19_1_3_load "/>
</bind>
</comp>

<comp id="757" class="1005" name="v19_2_0_load_reg_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="32" slack="1"/>
<pin id="759" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v19_2_0_load "/>
</bind>
</comp>

<comp id="762" class="1005" name="v19_2_1_load_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="32" slack="1"/>
<pin id="764" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v19_2_1_load "/>
</bind>
</comp>

<comp id="767" class="1005" name="v19_2_2_load_reg_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="32" slack="1"/>
<pin id="769" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v19_2_2_load "/>
</bind>
</comp>

<comp id="772" class="1005" name="v19_2_3_load_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="32" slack="1"/>
<pin id="774" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v19_2_3_load "/>
</bind>
</comp>

<comp id="777" class="1005" name="v19_3_0_load_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="32" slack="1"/>
<pin id="779" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v19_3_0_load "/>
</bind>
</comp>

<comp id="782" class="1005" name="v19_3_1_load_reg_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="32" slack="1"/>
<pin id="784" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v19_3_1_load "/>
</bind>
</comp>

<comp id="787" class="1005" name="v19_3_2_load_reg_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="32" slack="1"/>
<pin id="789" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v19_3_2_load "/>
</bind>
</comp>

<comp id="792" class="1005" name="v19_3_3_load_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="32" slack="1"/>
<pin id="794" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v19_3_3_load "/>
</bind>
</comp>

<comp id="797" class="1005" name="tmp_s_reg_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="8" slack="1"/>
<pin id="799" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="802" class="1005" name="tmp_76_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="8" slack="1"/>
<pin id="804" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_76 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="89"><net_src comp="48" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="48" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="48" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="103"><net_src comp="16" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="68" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="18" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="68" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="117"><net_src comp="20" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="68" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="124"><net_src comp="22" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="68" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="131"><net_src comp="24" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="68" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="138"><net_src comp="26" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="68" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="145"><net_src comp="28" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="68" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="152"><net_src comp="30" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="68" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="159"><net_src comp="32" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="68" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="166"><net_src comp="34" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="68" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="173"><net_src comp="36" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="68" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="180"><net_src comp="38" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="68" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="187"><net_src comp="40" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="68" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="194"><net_src comp="42" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="68" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="201"><net_src comp="44" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="68" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="208"><net_src comp="46" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="68" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="215"><net_src comp="98" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="221"><net_src comp="105" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="227"><net_src comp="112" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="233"><net_src comp="119" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="239"><net_src comp="126" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="245"><net_src comp="133" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="251"><net_src comp="140" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="257"><net_src comp="147" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="263"><net_src comp="154" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="269"><net_src comp="161" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="275"><net_src comp="168" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="281"><net_src comp="175" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="287"><net_src comp="182" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="293"><net_src comp="189" pin="3"/><net_sink comp="288" pin=0"/></net>

<net id="299"><net_src comp="196" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="305"><net_src comp="203" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="325"><net_src comp="50" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="326"><net_src comp="16" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="327"><net_src comp="18" pin="0"/><net_sink comp="306" pin=2"/></net>

<net id="328"><net_src comp="20" pin="0"/><net_sink comp="306" pin=3"/></net>

<net id="329"><net_src comp="22" pin="0"/><net_sink comp="306" pin=4"/></net>

<net id="330"><net_src comp="24" pin="0"/><net_sink comp="306" pin=5"/></net>

<net id="331"><net_src comp="26" pin="0"/><net_sink comp="306" pin=6"/></net>

<net id="332"><net_src comp="28" pin="0"/><net_sink comp="306" pin=7"/></net>

<net id="333"><net_src comp="30" pin="0"/><net_sink comp="306" pin=8"/></net>

<net id="334"><net_src comp="32" pin="0"/><net_sink comp="306" pin=9"/></net>

<net id="335"><net_src comp="34" pin="0"/><net_sink comp="306" pin=10"/></net>

<net id="336"><net_src comp="36" pin="0"/><net_sink comp="306" pin=11"/></net>

<net id="337"><net_src comp="38" pin="0"/><net_sink comp="306" pin=12"/></net>

<net id="338"><net_src comp="40" pin="0"/><net_sink comp="306" pin=13"/></net>

<net id="339"><net_src comp="42" pin="0"/><net_sink comp="306" pin=14"/></net>

<net id="340"><net_src comp="44" pin="0"/><net_sink comp="306" pin=15"/></net>

<net id="341"><net_src comp="46" pin="0"/><net_sink comp="306" pin=16"/></net>

<net id="361"><net_src comp="64" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="362"><net_src comp="46" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="363"><net_src comp="44" pin="0"/><net_sink comp="342" pin=2"/></net>

<net id="364"><net_src comp="42" pin="0"/><net_sink comp="342" pin=3"/></net>

<net id="365"><net_src comp="40" pin="0"/><net_sink comp="342" pin=4"/></net>

<net id="366"><net_src comp="38" pin="0"/><net_sink comp="342" pin=5"/></net>

<net id="367"><net_src comp="36" pin="0"/><net_sink comp="342" pin=6"/></net>

<net id="368"><net_src comp="34" pin="0"/><net_sink comp="342" pin=7"/></net>

<net id="369"><net_src comp="32" pin="0"/><net_sink comp="342" pin=8"/></net>

<net id="370"><net_src comp="30" pin="0"/><net_sink comp="342" pin=9"/></net>

<net id="371"><net_src comp="28" pin="0"/><net_sink comp="342" pin=10"/></net>

<net id="372"><net_src comp="26" pin="0"/><net_sink comp="342" pin=11"/></net>

<net id="373"><net_src comp="24" pin="0"/><net_sink comp="342" pin=12"/></net>

<net id="374"><net_src comp="22" pin="0"/><net_sink comp="342" pin=13"/></net>

<net id="375"><net_src comp="20" pin="0"/><net_sink comp="342" pin=14"/></net>

<net id="376"><net_src comp="18" pin="0"/><net_sink comp="342" pin=15"/></net>

<net id="377"><net_src comp="16" pin="0"/><net_sink comp="342" pin=16"/></net>

<net id="424"><net_src comp="74" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="425"><net_src comp="46" pin="0"/><net_sink comp="378" pin=17"/></net>

<net id="426"><net_src comp="44" pin="0"/><net_sink comp="378" pin=19"/></net>

<net id="427"><net_src comp="42" pin="0"/><net_sink comp="378" pin=20"/></net>

<net id="428"><net_src comp="40" pin="0"/><net_sink comp="378" pin=21"/></net>

<net id="429"><net_src comp="38" pin="0"/><net_sink comp="378" pin=22"/></net>

<net id="430"><net_src comp="36" pin="0"/><net_sink comp="378" pin=23"/></net>

<net id="431"><net_src comp="34" pin="0"/><net_sink comp="378" pin=24"/></net>

<net id="432"><net_src comp="32" pin="0"/><net_sink comp="378" pin=25"/></net>

<net id="433"><net_src comp="30" pin="0"/><net_sink comp="378" pin=26"/></net>

<net id="434"><net_src comp="28" pin="0"/><net_sink comp="378" pin=27"/></net>

<net id="435"><net_src comp="26" pin="0"/><net_sink comp="378" pin=28"/></net>

<net id="436"><net_src comp="24" pin="0"/><net_sink comp="378" pin=29"/></net>

<net id="437"><net_src comp="22" pin="0"/><net_sink comp="378" pin=30"/></net>

<net id="438"><net_src comp="20" pin="0"/><net_sink comp="378" pin=31"/></net>

<net id="439"><net_src comp="18" pin="0"/><net_sink comp="378" pin=32"/></net>

<net id="440"><net_src comp="16" pin="0"/><net_sink comp="378" pin=33"/></net>

<net id="441"><net_src comp="0" pin="0"/><net_sink comp="378" pin=35"/></net>

<net id="442"><net_src comp="2" pin="0"/><net_sink comp="378" pin=36"/></net>

<net id="443"><net_src comp="4" pin="0"/><net_sink comp="378" pin=37"/></net>

<net id="444"><net_src comp="6" pin="0"/><net_sink comp="378" pin=38"/></net>

<net id="445"><net_src comp="8" pin="0"/><net_sink comp="378" pin=40"/></net>

<net id="446"><net_src comp="10" pin="0"/><net_sink comp="378" pin=41"/></net>

<net id="447"><net_src comp="12" pin="0"/><net_sink comp="378" pin=42"/></net>

<net id="448"><net_src comp="14" pin="0"/><net_sink comp="378" pin=43"/></net>

<net id="453"><net_src comp="52" pin="0"/><net_sink comp="449" pin=0"/></net>

<net id="458"><net_src comp="54" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="463"><net_src comp="54" pin="0"/><net_sink comp="459" pin=0"/></net>

<net id="471"><net_src comp="464" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="472"><net_src comp="56" pin="0"/><net_sink comp="467" pin=1"/></net>

<net id="477"><net_src comp="464" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="478"><net_src comp="58" pin="0"/><net_sink comp="473" pin=1"/></net>

<net id="489"><net_src comp="482" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="490"><net_src comp="60" pin="0"/><net_sink comp="485" pin=1"/></net>

<net id="495"><net_src comp="479" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="496"><net_src comp="62" pin="0"/><net_sink comp="491" pin=1"/></net>

<net id="502"><net_src comp="491" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="503"><net_src comp="54" pin="0"/><net_sink comp="497" pin=1"/></net>

<net id="504"><net_src comp="479" pin="1"/><net_sink comp="497" pin=2"/></net>

<net id="510"><net_src comp="491" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="511"><net_src comp="485" pin="2"/><net_sink comp="505" pin=1"/></net>

<net id="512"><net_src comp="482" pin="1"/><net_sink comp="505" pin=2"/></net>

<net id="517"><net_src comp="497" pin="3"/><net_sink comp="513" pin=0"/></net>

<net id="518"><net_src comp="60" pin="0"/><net_sink comp="513" pin=1"/></net>

<net id="523"><net_src comp="473" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="528"><net_src comp="505" pin="3"/><net_sink comp="524" pin=0"/></net>

<net id="533"><net_src comp="513" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="542"><net_src comp="66" pin="0"/><net_sink comp="537" pin=0"/></net>

<net id="543"><net_src comp="54" pin="0"/><net_sink comp="537" pin=2"/></net>

<net id="548"><net_src comp="537" pin="3"/><net_sink comp="544" pin=0"/></net>

<net id="549"><net_src comp="534" pin="1"/><net_sink comp="544" pin=1"/></net>

<net id="557"><net_src comp="544" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="558"><net_src comp="550" pin="1"/><net_sink comp="553" pin=1"/></net>

<net id="562"><net_src comp="553" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="564"><net_src comp="559" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="565"><net_src comp="559" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="566"><net_src comp="559" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="567"><net_src comp="559" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="568"><net_src comp="559" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="569"><net_src comp="559" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="570"><net_src comp="559" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="571"><net_src comp="559" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="572"><net_src comp="559" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="573"><net_src comp="559" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="574"><net_src comp="559" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="575"><net_src comp="559" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="576"><net_src comp="559" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="577"><net_src comp="559" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="578"><net_src comp="559" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="584"><net_src comp="70" pin="0"/><net_sink comp="579" pin=0"/></net>

<net id="585"><net_src comp="72" pin="0"/><net_sink comp="579" pin=2"/></net>

<net id="586"><net_src comp="579" pin="3"/><net_sink comp="378" pin=34"/></net>

<net id="592"><net_src comp="70" pin="0"/><net_sink comp="587" pin=0"/></net>

<net id="593"><net_src comp="72" pin="0"/><net_sink comp="587" pin=2"/></net>

<net id="594"><net_src comp="587" pin="3"/><net_sink comp="378" pin=39"/></net>

<net id="598"><net_src comp="86" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="459" pin=1"/></net>

<net id="600"><net_src comp="595" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="601"><net_src comp="595" pin="1"/><net_sink comp="529" pin=1"/></net>

<net id="605"><net_src comp="90" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="454" pin=1"/></net>

<net id="607"><net_src comp="602" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="608"><net_src comp="602" pin="1"/><net_sink comp="524" pin=1"/></net>

<net id="612"><net_src comp="94" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="614"><net_src comp="609" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="615"><net_src comp="609" pin="1"/><net_sink comp="519" pin=1"/></net>

<net id="622"><net_src comp="497" pin="3"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="624"><net_src comp="619" pin="1"/><net_sink comp="587" pin=1"/></net>

<net id="628"><net_src comp="505" pin="3"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="630"><net_src comp="625" pin="1"/><net_sink comp="537" pin=1"/></net>

<net id="631"><net_src comp="625" pin="1"/><net_sink comp="579" pin=1"/></net>

<net id="635"><net_src comp="553" pin="2"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="378" pin=18"/></net>

<net id="640"><net_src comp="98" pin="3"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="645"><net_src comp="105" pin="3"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="650"><net_src comp="112" pin="3"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="655"><net_src comp="119" pin="3"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="660"><net_src comp="126" pin="3"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="665"><net_src comp="133" pin="3"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="670"><net_src comp="140" pin="3"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="675"><net_src comp="147" pin="3"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="680"><net_src comp="154" pin="3"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="685"><net_src comp="161" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="690"><net_src comp="168" pin="3"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="695"><net_src comp="175" pin="3"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="700"><net_src comp="182" pin="3"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="705"><net_src comp="189" pin="3"/><net_sink comp="702" pin=0"/></net>

<net id="706"><net_src comp="702" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="710"><net_src comp="196" pin="3"/><net_sink comp="707" pin=0"/></net>

<net id="711"><net_src comp="707" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="715"><net_src comp="203" pin="3"/><net_sink comp="712" pin=0"/></net>

<net id="716"><net_src comp="712" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="720"><net_src comp="210" pin="3"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="378" pin=16"/></net>

<net id="725"><net_src comp="216" pin="3"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="378" pin=15"/></net>

<net id="730"><net_src comp="222" pin="3"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="378" pin=14"/></net>

<net id="735"><net_src comp="228" pin="3"/><net_sink comp="732" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="378" pin=13"/></net>

<net id="740"><net_src comp="234" pin="3"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="378" pin=12"/></net>

<net id="745"><net_src comp="240" pin="3"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="378" pin=11"/></net>

<net id="750"><net_src comp="246" pin="3"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="378" pin=10"/></net>

<net id="755"><net_src comp="252" pin="3"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="378" pin=9"/></net>

<net id="760"><net_src comp="258" pin="3"/><net_sink comp="757" pin=0"/></net>

<net id="761"><net_src comp="757" pin="1"/><net_sink comp="378" pin=8"/></net>

<net id="765"><net_src comp="264" pin="3"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="378" pin=7"/></net>

<net id="770"><net_src comp="270" pin="3"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="378" pin=6"/></net>

<net id="775"><net_src comp="276" pin="3"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="378" pin=5"/></net>

<net id="780"><net_src comp="282" pin="3"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="378" pin=4"/></net>

<net id="785"><net_src comp="288" pin="3"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="378" pin=3"/></net>

<net id="790"><net_src comp="294" pin="3"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="378" pin=2"/></net>

<net id="795"><net_src comp="300" pin="3"/><net_sink comp="792" pin=0"/></net>

<net id="796"><net_src comp="792" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="800"><net_src comp="579" pin="3"/><net_sink comp="797" pin=0"/></net>

<net id="801"><net_src comp="797" pin="1"/><net_sink comp="378" pin=34"/></net>

<net id="805"><net_src comp="587" pin="3"/><net_sink comp="802" pin=0"/></net>

<net id="806"><net_src comp="802" pin="1"/><net_sink comp="378" pin=39"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v19_0_0 | {1 2 3 6 7 8 }
	Port: v19_0_1 | {1 2 3 6 7 8 }
	Port: v19_0_2 | {1 2 3 6 7 8 }
	Port: v19_0_3 | {1 2 3 6 7 8 }
	Port: v19_1_0 | {1 2 3 6 7 8 }
	Port: v19_1_1 | {1 2 3 6 7 8 }
	Port: v19_1_2 | {1 2 3 6 7 8 }
	Port: v19_1_3 | {1 2 3 6 7 8 }
	Port: v19_2_0 | {1 2 3 6 7 8 }
	Port: v19_2_1 | {1 2 3 6 7 8 }
	Port: v19_2_2 | {1 2 3 6 7 8 }
	Port: v19_2_3 | {1 2 3 6 7 8 }
	Port: v19_3_0 | {1 2 3 6 7 8 }
	Port: v19_3_1 | {1 2 3 6 7 8 }
	Port: v19_3_2 | {1 2 3 6 7 8 }
	Port: v19_3_3 | {1 2 3 6 7 8 }
 - Input state : 
	Port: Attention_layer : v17_0 | {6 7 }
	Port: Attention_layer : v17_1 | {6 7 }
	Port: Attention_layer : v17_2 | {6 7 }
	Port: Attention_layer : v17_3 | {6 7 }
	Port: Attention_layer : v18_0 | {6 7 }
	Port: Attention_layer : v18_1 | {6 7 }
	Port: Attention_layer : v18_2 | {6 7 }
	Port: Attention_layer : v18_3 | {6 7 }
	Port: Attention_layer : v19_0_0 | {3 4 5 8 }
	Port: Attention_layer : v19_0_1 | {3 4 5 8 }
	Port: Attention_layer : v19_0_2 | {3 4 5 8 }
	Port: Attention_layer : v19_0_3 | {3 4 5 8 }
	Port: Attention_layer : v19_1_0 | {3 4 5 8 }
	Port: Attention_layer : v19_1_1 | {3 4 5 8 }
	Port: Attention_layer : v19_1_2 | {3 4 5 8 }
	Port: Attention_layer : v19_1_3 | {3 4 5 8 }
	Port: Attention_layer : v19_2_0 | {3 4 5 8 }
	Port: Attention_layer : v19_2_1 | {3 4 5 8 }
	Port: Attention_layer : v19_2_2 | {3 4 5 8 }
	Port: Attention_layer : v19_2_3 | {3 4 5 8 }
	Port: Attention_layer : v19_3_0 | {3 4 5 8 }
	Port: Attention_layer : v19_3_1 | {3 4 5 8 }
	Port: Attention_layer : v19_3_2 | {3 4 5 8 }
	Port: Attention_layer : v19_3_3 | {3 4 5 8 }
  - Chain level:
	State 1
		store_ln71 : 1
		store_ln71 : 1
		store_ln71 : 1
	State 2
	State 3
		icmp_ln71 : 1
		add_ln71_1 : 1
		br_ln71 : 2
		add_ln71 : 1
		icmp_ln72 : 1
		select_ln71 : 2
		select_ln71_1 : 2
		add_ln72 : 3
		store_ln72 : 2
		store_ln72 : 3
		store_ln72 : 4
	State 4
		empty_383 : 1
		empty_384 : 2
		p_cast : 3
		v19_0_0_addr : 4
		v19_0_1_addr : 4
		v19_0_2_addr : 4
		v19_0_3_addr : 4
		v19_1_0_addr : 4
		v19_1_1_addr : 4
		v19_1_2_addr : 4
		v19_1_3_addr : 4
		v19_2_0_addr : 4
		v19_2_1_addr : 4
		v19_2_2_addr : 4
		v19_2_3_addr : 4
		v19_3_0_addr : 4
		v19_3_1_addr : 4
		v19_3_2_addr : 4
		v19_3_3_addr : 4
		v19_0_0_load : 5
		v19_0_1_load : 5
		v19_0_2_load : 5
		v19_0_3_load : 5
		v19_1_0_load : 5
		v19_1_1_load : 5
		v19_1_2_load : 5
		v19_1_3_load : 5
		v19_2_0_load : 5
		v19_2_1_load : 5
		v19_2_2_load : 5
		v19_2_3_load : 5
		v19_3_0_load : 5
		v19_3_1_load : 5
		v19_3_2_load : 5
		v19_3_3_load : 5
	State 5
	State 6
		call_ln84 : 1
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                           Functional Unit                           |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|
|          | grp_Attention_layer_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_fu_306 |    0    |    0    |    24   |    83   |
|   call   |          grp_Attention_layer_Pipeline_l_norm_i2_l_j1_fu_342         |    3    |  25.408 |   296   |   648   |
|          |               grp_Attention_layer_Pipeline_l_k1_fu_378              |    20   |  36.532 |   3465  |   3308  |
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|
|          |                          add_ln71_1_fu_473                          |    0    |    0    |    0    |    13   |
|    add   |                           add_ln71_fu_485                           |    0    |    0    |    0    |    10   |
|          |                           add_ln72_fu_513                           |    0    |    0    |    0    |    10   |
|          |                           empty_384_fu_553                          |    0    |    0    |    0    |    7    |
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|
|   icmp   |                           icmp_ln71_fu_467                          |    0    |    0    |    0    |    9    |
|          |                           icmp_ln72_fu_491                          |    0    |    0    |    0    |    8    |
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|
|    sub   |                           empty_383_fu_544                          |    0    |    0    |    0    |    7    |
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|
|  select  |                          select_ln71_fu_497                         |    0    |    0    |    0    |    2    |
|          |                         select_ln71_1_fu_505                        |    0    |    0    |    0    |    2    |
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|
|          |                      select_ln71_1_cast_fu_534                      |    0    |    0    |    0    |    0    |
|   zext   |                           zext_ln80_fu_550                          |    0    |    0    |    0    |    0    |
|          |                            p_cast_fu_559                            |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|
|          |                            tmp_75_fu_537                            |    0    |    0    |    0    |    0    |
|bitconcatenate|                             tmp_s_fu_579                            |    0    |    0    |    0    |    0    |
|          |                            tmp_76_fu_587                            |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                     |    23   |  61.94  |   3785  |   4107  |
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|   empty_384_reg_632   |    4   |
|    i_outer_reg_602    |    2   |
|indvar_flatten6_reg_609|    4   |
|    j_outer1_reg_595   |    2   |
| select_ln71_1_reg_625 |    2   |
|  select_ln71_reg_619  |    2   |
|     tmp_76_reg_802    |    8   |
|     tmp_s_reg_797     |    8   |
|  v19_0_0_addr_reg_637 |    4   |
|  v19_0_0_load_reg_717 |   32   |
|  v19_0_1_addr_reg_642 |    4   |
|  v19_0_1_load_reg_722 |   32   |
|  v19_0_2_addr_reg_647 |    4   |
|  v19_0_2_load_reg_727 |   32   |
|  v19_0_3_addr_reg_652 |    4   |
|  v19_0_3_load_reg_732 |   32   |
|  v19_1_0_addr_reg_657 |    4   |
|  v19_1_0_load_reg_737 |   32   |
|  v19_1_1_addr_reg_662 |    4   |
|  v19_1_1_load_reg_742 |   32   |
|  v19_1_2_addr_reg_667 |    4   |
|  v19_1_2_load_reg_747 |   32   |
|  v19_1_3_addr_reg_672 |    4   |
|  v19_1_3_load_reg_752 |   32   |
|  v19_2_0_addr_reg_677 |    4   |
|  v19_2_0_load_reg_757 |   32   |
|  v19_2_1_addr_reg_682 |    4   |
|  v19_2_1_load_reg_762 |   32   |
|  v19_2_2_addr_reg_687 |    4   |
|  v19_2_2_load_reg_767 |   32   |
|  v19_2_3_addr_reg_692 |    4   |
|  v19_2_3_load_reg_772 |   32   |
|  v19_3_0_addr_reg_697 |    4   |
|  v19_3_0_load_reg_777 |   32   |
|  v19_3_1_addr_reg_702 |    4   |
|  v19_3_1_load_reg_782 |   32   |
|  v19_3_2_addr_reg_707 |    4   |
|  v19_3_2_load_reg_787 |   32   |
|  v19_3_3_addr_reg_712 |    4   |
|  v19_3_3_load_reg_792 |   32   |
+-----------------------+--------+
|         Total         |   608  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------------------|------|------|------|--------||---------||---------|
|                   Comp                   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------------------|------|------|------|--------||---------||---------|
|             grp_access_fu_210            |  p0  |   2  |   4  |    8   ||    9    |
|             grp_access_fu_216            |  p0  |   2  |   4  |    8   ||    9    |
|             grp_access_fu_222            |  p0  |   2  |   4  |    8   ||    9    |
|             grp_access_fu_228            |  p0  |   2  |   4  |    8   ||    9    |
|             grp_access_fu_234            |  p0  |   2  |   4  |    8   ||    9    |
|             grp_access_fu_240            |  p0  |   2  |   4  |    8   ||    9    |
|             grp_access_fu_246            |  p0  |   2  |   4  |    8   ||    9    |
|             grp_access_fu_252            |  p0  |   2  |   4  |    8   ||    9    |
|             grp_access_fu_258            |  p0  |   2  |   4  |    8   ||    9    |
|             grp_access_fu_264            |  p0  |   2  |   4  |    8   ||    9    |
|             grp_access_fu_270            |  p0  |   2  |   4  |    8   ||    9    |
|             grp_access_fu_276            |  p0  |   2  |   4  |    8   ||    9    |
|             grp_access_fu_282            |  p0  |   2  |   4  |    8   ||    9    |
|             grp_access_fu_288            |  p0  |   2  |   4  |    8   ||    9    |
|             grp_access_fu_294            |  p0  |   2  |   4  |    8   ||    9    |
|             grp_access_fu_300            |  p0  |   2  |   4  |    8   ||    9    |
| grp_Attention_layer_Pipeline_l_k1_fu_378 |  p34 |   2  |   8  |   16   ||    9    |
| grp_Attention_layer_Pipeline_l_k1_fu_378 |  p39 |   2  |   8  |   16   ||    9    |
|------------------------------------------|------|------|------|--------||---------||---------|
|                   Total                  |      |      |      |   160  ||  28.584 ||   162   |
|------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   23   |   61   |  3785  |  4107  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   28   |    -   |   162  |
|  Register |    -   |    -   |   608  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   23   |   90   |  4393  |  4269  |
+-----------+--------+--------+--------+--------+
