// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
// Date        : Sat Jan 25 18:08:50 2020
// Host        : DESKTOP-L1MNMGJ running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode synth_stub -rename_top high_speed_selectio_wiz_0 -prefix
//               high_speed_selectio_wiz_0_ high_speed_selectio_wiz_0_stub.v
// Design      : high_speed_selectio_wiz_0
// Purpose     : Stub declaration of top-level module interface
// Device      : xczu3cg-sfvc784-2-e
// --------------------------------------------------------------------------------

// This empty module with port declaration file causes synthesis tools to infer a black box for IP.
// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion.
// Please paste the declaration into a Verilog source file or add the file as an additional source.
(* X_CORE_INFO = "high_speed_selectio_wiz_0_high_speed_selectio_wiz_v3_5_0,Vivado 2018.3" *)
module high_speed_selectio_wiz_0(fifo_rd_data_valid, rx_cntvaluein_0, 
  rx_cntvalueout_0, rx_ce_0, rx_inc_0, rx_load_0, rx_en_vtc_0, rx_cntvaluein_4, 
  rx_cntvalueout_4, rx_ce_4, rx_inc_4, rx_load_4, rx_en_vtc_4, rx_cntvaluein_6, 
  rx_cntvalueout_6, rx_ce_6, rx_inc_6, rx_load_6, rx_en_vtc_6, rx_cntvaluein_13, 
  rx_cntvalueout_13, rx_ce_13, rx_inc_13, rx_load_13, rx_en_vtc_13, rx_cntvaluein_15, 
  rx_cntvalueout_15, rx_ce_15, rx_inc_15, rx_load_15, rx_en_vtc_15, rx_cntvaluein_19, 
  rx_cntvalueout_19, rx_ce_19, rx_inc_19, rx_load_19, rx_en_vtc_19, rx_cntvaluein_23, 
  rx_cntvalueout_23, rx_ce_23, rx_inc_23, rx_load_23, rx_en_vtc_23, rx_cntvaluein_28, 
  rx_cntvalueout_28, rx_ce_28, rx_inc_28, rx_load_28, rx_en_vtc_28, rx_cntvaluein_30, 
  rx_cntvalueout_30, rx_ce_30, rx_inc_30, rx_load_30, rx_en_vtc_30, rx_cntvaluein_32, 
  rx_cntvalueout_32, rx_ce_32, rx_inc_32, rx_load_32, rx_en_vtc_32, rx_cntvaluein_34, 
  rx_cntvalueout_34, rx_ce_34, rx_inc_34, rx_load_34, rx_en_vtc_34, rx_cntvaluein_36, 
  rx_cntvalueout_36, rx_ce_36, rx_inc_36, rx_load_36, rx_en_vtc_36, rx_cntvaluein_39, 
  rx_cntvalueout_39, rx_ce_39, rx_inc_39, rx_load_39, rx_en_vtc_39, rx_cntvaluein_45, 
  rx_cntvalueout_45, rx_ce_45, rx_inc_45, rx_load_45, rx_en_vtc_45, rx_cntvaluein_47, 
  rx_cntvalueout_47, rx_ce_47, rx_inc_47, rx_load_47, rx_en_vtc_47, rx_cntvaluein_49, 
  rx_cntvalueout_49, rx_ce_49, rx_inc_49, rx_load_49, rx_en_vtc_49, rx_clk, fifo_rd_clk_0, 
  fifo_rd_clk_4, fifo_rd_clk_6, fifo_rd_clk_13, fifo_rd_clk_15, fifo_rd_clk_19, 
  fifo_rd_clk_23, fifo_rd_clk_28, fifo_rd_clk_30, fifo_rd_clk_32, fifo_rd_clk_34, 
  fifo_rd_clk_36, fifo_rd_clk_39, fifo_rd_clk_45, fifo_rd_clk_47, fifo_rd_clk_49, 
  fifo_empty_0, fifo_empty_4, fifo_empty_6, fifo_empty_13, fifo_empty_15, fifo_empty_19, 
  fifo_empty_23, fifo_empty_28, fifo_empty_30, fifo_empty_32, fifo_empty_34, fifo_empty_36, 
  fifo_empty_39, fifo_empty_45, fifo_empty_47, fifo_empty_49, vtc_rdy_bsc0, en_vtc_bsc0, 
  vtc_rdy_bsc1, en_vtc_bsc1, vtc_rdy_bsc2, en_vtc_bsc2, vtc_rdy_bsc3, en_vtc_bsc3, 
  vtc_rdy_bsc4, en_vtc_bsc4, vtc_rdy_bsc5, en_vtc_bsc5, vtc_rdy_bsc6, en_vtc_bsc6, 
  vtc_rdy_bsc7, en_vtc_bsc7, dly_rdy_bsc0, dly_rdy_bsc1, dly_rdy_bsc2, dly_rdy_bsc3, 
  dly_rdy_bsc4, dly_rdy_bsc5, dly_rdy_bsc6, dly_rdy_bsc7, rst_seq_done, 
  shared_pll0_clkoutphy_out, pll0_clkout0, pll0_clkout1, rst, clk_p, clk_n, riu_clk, pll0_locked, 
  ads_dch8b_p, data_to_fabric_ads_dch8b_p, ads_dch8b_n, ads_dch7b_p, 
  data_to_fabric_ads_dch7b_p, ads_dch7b_n, ads_dch8a_p, data_to_fabric_ads_dch8a_p, 
  ads_dch8a_n, ads_dch4b_p, data_to_fabric_ads_dch4b_p, ads_dch4b_n, ads_dch5a_p, 
  data_to_fabric_ads_dch5a_p, ads_dch5a_n, ads_dch4a_p, data_to_fabric_ads_dch4a_p, 
  ads_dch4a_n, ads_dch6b_p, data_to_fabric_ads_dch6b_p, ads_dch6b_n, ads_dch6a_p, 
  data_to_fabric_ads_dch6a_p, ads_dch6a_n, ads_dch2b_p, data_to_fabric_ads_dch2b_p, 
  ads_dch2b_n, ads_dch1b_p, data_to_fabric_ads_dch1b_p, ads_dch1b_n, ads_dch3a_p, 
  data_to_fabric_ads_dch3a_p, ads_dch3a_n, ads_dch1a_p, data_to_fabric_ads_dch1a_p, 
  ads_dch1a_n, ads_dch7a_p, data_to_fabric_ads_dch7a_p, ads_dch7a_n, ads_dch5b_p, 
  data_to_fabric_ads_dch5b_p, ads_dch5b_n, ads_dch3b_p, data_to_fabric_ads_dch3b_p, 
  ads_dch3b_n, ads_dch2a_p, data_to_fabric_ads_dch2a_p, ads_dch2a_n)
/* synthesis syn_black_box black_box_pad_pin="fifo_rd_data_valid,rx_cntvaluein_0[8:0],rx_cntvalueout_0[8:0],rx_ce_0,rx_inc_0,rx_load_0,rx_en_vtc_0,rx_cntvaluein_4[8:0],rx_cntvalueout_4[8:0],rx_ce_4,rx_inc_4,rx_load_4,rx_en_vtc_4,rx_cntvaluein_6[8:0],rx_cntvalueout_6[8:0],rx_ce_6,rx_inc_6,rx_load_6,rx_en_vtc_6,rx_cntvaluein_13[8:0],rx_cntvalueout_13[8:0],rx_ce_13,rx_inc_13,rx_load_13,rx_en_vtc_13,rx_cntvaluein_15[8:0],rx_cntvalueout_15[8:0],rx_ce_15,rx_inc_15,rx_load_15,rx_en_vtc_15,rx_cntvaluein_19[8:0],rx_cntvalueout_19[8:0],rx_ce_19,rx_inc_19,rx_load_19,rx_en_vtc_19,rx_cntvaluein_23[8:0],rx_cntvalueout_23[8:0],rx_ce_23,rx_inc_23,rx_load_23,rx_en_vtc_23,rx_cntvaluein_28[8:0],rx_cntvalueout_28[8:0],rx_ce_28,rx_inc_28,rx_load_28,rx_en_vtc_28,rx_cntvaluein_30[8:0],rx_cntvalueout_30[8:0],rx_ce_30,rx_inc_30,rx_load_30,rx_en_vtc_30,rx_cntvaluein_32[8:0],rx_cntvalueout_32[8:0],rx_ce_32,rx_inc_32,rx_load_32,rx_en_vtc_32,rx_cntvaluein_34[8:0],rx_cntvalueout_34[8:0],rx_ce_34,rx_inc_34,rx_load_34,rx_en_vtc_34,rx_cntvaluein_36[8:0],rx_cntvalueout_36[8:0],rx_ce_36,rx_inc_36,rx_load_36,rx_en_vtc_36,rx_cntvaluein_39[8:0],rx_cntvalueout_39[8:0],rx_ce_39,rx_inc_39,rx_load_39,rx_en_vtc_39,rx_cntvaluein_45[8:0],rx_cntvalueout_45[8:0],rx_ce_45,rx_inc_45,rx_load_45,rx_en_vtc_45,rx_cntvaluein_47[8:0],rx_cntvalueout_47[8:0],rx_ce_47,rx_inc_47,rx_load_47,rx_en_vtc_47,rx_cntvaluein_49[8:0],rx_cntvalueout_49[8:0],rx_ce_49,rx_inc_49,rx_load_49,rx_en_vtc_49,rx_clk,fifo_rd_clk_0,fifo_rd_clk_4,fifo_rd_clk_6,fifo_rd_clk_13,fifo_rd_clk_15,fifo_rd_clk_19,fifo_rd_clk_23,fifo_rd_clk_28,fifo_rd_clk_30,fifo_rd_clk_32,fifo_rd_clk_34,fifo_rd_clk_36,fifo_rd_clk_39,fifo_rd_clk_45,fifo_rd_clk_47,fifo_rd_clk_49,fifo_empty_0,fifo_empty_4,fifo_empty_6,fifo_empty_13,fifo_empty_15,fifo_empty_19,fifo_empty_23,fifo_empty_28,fifo_empty_30,fifo_empty_32,fifo_empty_34,fifo_empty_36,fifo_empty_39,fifo_empty_45,fifo_empty_47,fifo_empty_49,vtc_rdy_bsc0,en_vtc_bsc0,vtc_rdy_bsc1,en_vtc_bsc1,vtc_rdy_bsc2,en_vtc_bsc2,vtc_rdy_bsc3,en_vtc_bsc3,vtc_rdy_bsc4,en_vtc_bsc4,vtc_rdy_bsc5,en_vtc_bsc5,vtc_rdy_bsc6,en_vtc_bsc6,vtc_rdy_bsc7,en_vtc_bsc7,dly_rdy_bsc0,dly_rdy_bsc1,dly_rdy_bsc2,dly_rdy_bsc3,dly_rdy_bsc4,dly_rdy_bsc5,dly_rdy_bsc6,dly_rdy_bsc7,rst_seq_done,shared_pll0_clkoutphy_out,pll0_clkout0,pll0_clkout1,rst,clk_p,clk_n,riu_clk,pll0_locked,ads_dch8b_p,data_to_fabric_ads_dch8b_p[7:0],ads_dch8b_n,ads_dch7b_p,data_to_fabric_ads_dch7b_p[7:0],ads_dch7b_n,ads_dch8a_p,data_to_fabric_ads_dch8a_p[7:0],ads_dch8a_n,ads_dch4b_p,data_to_fabric_ads_dch4b_p[7:0],ads_dch4b_n,ads_dch5a_p,data_to_fabric_ads_dch5a_p[7:0],ads_dch5a_n,ads_dch4a_p,data_to_fabric_ads_dch4a_p[7:0],ads_dch4a_n,ads_dch6b_p,data_to_fabric_ads_dch6b_p[7:0],ads_dch6b_n,ads_dch6a_p,data_to_fabric_ads_dch6a_p[7:0],ads_dch6a_n,ads_dch2b_p,data_to_fabric_ads_dch2b_p[7:0],ads_dch2b_n,ads_dch1b_p,data_to_fabric_ads_dch1b_p[7:0],ads_dch1b_n,ads_dch3a_p,data_to_fabric_ads_dch3a_p[7:0],ads_dch3a_n,ads_dch1a_p,data_to_fabric_ads_dch1a_p[7:0],ads_dch1a_n,ads_dch7a_p,data_to_fabric_ads_dch7a_p[7:0],ads_dch7a_n,ads_dch5b_p,data_to_fabric_ads_dch5b_p[7:0],ads_dch5b_n,ads_dch3b_p,data_to_fabric_ads_dch3b_p[7:0],ads_dch3b_n,ads_dch2a_p,data_to_fabric_ads_dch2a_p[7:0],ads_dch2a_n" */;
  output fifo_rd_data_valid;
  input [8:0]rx_cntvaluein_0;
  output [8:0]rx_cntvalueout_0;
  input rx_ce_0;
  input rx_inc_0;
  input rx_load_0;
  input rx_en_vtc_0;
  input [8:0]rx_cntvaluein_4;
  output [8:0]rx_cntvalueout_4;
  input rx_ce_4;
  input rx_inc_4;
  input rx_load_4;
  input rx_en_vtc_4;
  input [8:0]rx_cntvaluein_6;
  output [8:0]rx_cntvalueout_6;
  input rx_ce_6;
  input rx_inc_6;
  input rx_load_6;
  input rx_en_vtc_6;
  input [8:0]rx_cntvaluein_13;
  output [8:0]rx_cntvalueout_13;
  input rx_ce_13;
  input rx_inc_13;
  input rx_load_13;
  input rx_en_vtc_13;
  input [8:0]rx_cntvaluein_15;
  output [8:0]rx_cntvalueout_15;
  input rx_ce_15;
  input rx_inc_15;
  input rx_load_15;
  input rx_en_vtc_15;
  input [8:0]rx_cntvaluein_19;
  output [8:0]rx_cntvalueout_19;
  input rx_ce_19;
  input rx_inc_19;
  input rx_load_19;
  input rx_en_vtc_19;
  input [8:0]rx_cntvaluein_23;
  output [8:0]rx_cntvalueout_23;
  input rx_ce_23;
  input rx_inc_23;
  input rx_load_23;
  input rx_en_vtc_23;
  input [8:0]rx_cntvaluein_28;
  output [8:0]rx_cntvalueout_28;
  input rx_ce_28;
  input rx_inc_28;
  input rx_load_28;
  input rx_en_vtc_28;
  input [8:0]rx_cntvaluein_30;
  output [8:0]rx_cntvalueout_30;
  input rx_ce_30;
  input rx_inc_30;
  input rx_load_30;
  input rx_en_vtc_30;
  input [8:0]rx_cntvaluein_32;
  output [8:0]rx_cntvalueout_32;
  input rx_ce_32;
  input rx_inc_32;
  input rx_load_32;
  input rx_en_vtc_32;
  input [8:0]rx_cntvaluein_34;
  output [8:0]rx_cntvalueout_34;
  input rx_ce_34;
  input rx_inc_34;
  input rx_load_34;
  input rx_en_vtc_34;
  input [8:0]rx_cntvaluein_36;
  output [8:0]rx_cntvalueout_36;
  input rx_ce_36;
  input rx_inc_36;
  input rx_load_36;
  input rx_en_vtc_36;
  input [8:0]rx_cntvaluein_39;
  output [8:0]rx_cntvalueout_39;
  input rx_ce_39;
  input rx_inc_39;
  input rx_load_39;
  input rx_en_vtc_39;
  input [8:0]rx_cntvaluein_45;
  output [8:0]rx_cntvalueout_45;
  input rx_ce_45;
  input rx_inc_45;
  input rx_load_45;
  input rx_en_vtc_45;
  input [8:0]rx_cntvaluein_47;
  output [8:0]rx_cntvalueout_47;
  input rx_ce_47;
  input rx_inc_47;
  input rx_load_47;
  input rx_en_vtc_47;
  input [8:0]rx_cntvaluein_49;
  output [8:0]rx_cntvalueout_49;
  input rx_ce_49;
  input rx_inc_49;
  input rx_load_49;
  input rx_en_vtc_49;
  input rx_clk;
  input fifo_rd_clk_0;
  input fifo_rd_clk_4;
  input fifo_rd_clk_6;
  input fifo_rd_clk_13;
  input fifo_rd_clk_15;
  input fifo_rd_clk_19;
  input fifo_rd_clk_23;
  input fifo_rd_clk_28;
  input fifo_rd_clk_30;
  input fifo_rd_clk_32;
  input fifo_rd_clk_34;
  input fifo_rd_clk_36;
  input fifo_rd_clk_39;
  input fifo_rd_clk_45;
  input fifo_rd_clk_47;
  input fifo_rd_clk_49;
  output fifo_empty_0;
  output fifo_empty_4;
  output fifo_empty_6;
  output fifo_empty_13;
  output fifo_empty_15;
  output fifo_empty_19;
  output fifo_empty_23;
  output fifo_empty_28;
  output fifo_empty_30;
  output fifo_empty_32;
  output fifo_empty_34;
  output fifo_empty_36;
  output fifo_empty_39;
  output fifo_empty_45;
  output fifo_empty_47;
  output fifo_empty_49;
  output vtc_rdy_bsc0;
  input en_vtc_bsc0;
  output vtc_rdy_bsc1;
  input en_vtc_bsc1;
  output vtc_rdy_bsc2;
  input en_vtc_bsc2;
  output vtc_rdy_bsc3;
  input en_vtc_bsc3;
  output vtc_rdy_bsc4;
  input en_vtc_bsc4;
  output vtc_rdy_bsc5;
  input en_vtc_bsc5;
  output vtc_rdy_bsc6;
  input en_vtc_bsc6;
  output vtc_rdy_bsc7;
  input en_vtc_bsc7;
  output dly_rdy_bsc0;
  output dly_rdy_bsc1;
  output dly_rdy_bsc2;
  output dly_rdy_bsc3;
  output dly_rdy_bsc4;
  output dly_rdy_bsc5;
  output dly_rdy_bsc6;
  output dly_rdy_bsc7;
  output rst_seq_done;
  output shared_pll0_clkoutphy_out;
  output pll0_clkout0;
  output pll0_clkout1;
  input rst;
  input clk_p;
  input clk_n;
  input riu_clk;
  output pll0_locked;
  input ads_dch8b_p;
  output [7:0]data_to_fabric_ads_dch8b_p;
  input ads_dch8b_n;
  input ads_dch7b_p;
  output [7:0]data_to_fabric_ads_dch7b_p;
  input ads_dch7b_n;
  input ads_dch8a_p;
  output [7:0]data_to_fabric_ads_dch8a_p;
  input ads_dch8a_n;
  input ads_dch4b_p;
  output [7:0]data_to_fabric_ads_dch4b_p;
  input ads_dch4b_n;
  input ads_dch5a_p;
  output [7:0]data_to_fabric_ads_dch5a_p;
  input ads_dch5a_n;
  input ads_dch4a_p;
  output [7:0]data_to_fabric_ads_dch4a_p;
  input ads_dch4a_n;
  input ads_dch6b_p;
  output [7:0]data_to_fabric_ads_dch6b_p;
  input ads_dch6b_n;
  input ads_dch6a_p;
  output [7:0]data_to_fabric_ads_dch6a_p;
  input ads_dch6a_n;
  input ads_dch2b_p;
  output [7:0]data_to_fabric_ads_dch2b_p;
  input ads_dch2b_n;
  input ads_dch1b_p;
  output [7:0]data_to_fabric_ads_dch1b_p;
  input ads_dch1b_n;
  input ads_dch3a_p;
  output [7:0]data_to_fabric_ads_dch3a_p;
  input ads_dch3a_n;
  input ads_dch1a_p;
  output [7:0]data_to_fabric_ads_dch1a_p;
  input ads_dch1a_n;
  input ads_dch7a_p;
  output [7:0]data_to_fabric_ads_dch7a_p;
  input ads_dch7a_n;
  input ads_dch5b_p;
  output [7:0]data_to_fabric_ads_dch5b_p;
  input ads_dch5b_n;
  input ads_dch3b_p;
  output [7:0]data_to_fabric_ads_dch3b_p;
  input ads_dch3b_n;
  input ads_dch2a_p;
  output [7:0]data_to_fabric_ads_dch2a_p;
  input ads_dch2a_n;
endmodule
