<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>rfdc: Rfdc_v2_0</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="HTML_custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="xlogo_bg.gif"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">rfdc
   </div>
   <div id="projectbrief">Xilinx SDK Drivers API Documentation</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group__rfdc__v2__0.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">Rfdc_v2_0</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_r_fdc___p_l_l___settings.html">XRFdc_PLL_Settings</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL settings.  <a href="struct_x_r_fdc___p_l_l___settings.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_r_fdc___q_m_c___settings.html">XRFdc_QMC_Settings</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">QMC settings.  <a href="struct_x_r_fdc___q_m_c___settings.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_r_fdc___coarse_delay___settings.html">XRFdc_CoarseDelay_Settings</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Coarse delay settings.  <a href="struct_x_r_fdc___coarse_delay___settings.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_r_fdc___mixer___settings.html">XRFdc_Mixer_Settings</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mixer settings.  <a href="struct_x_r_fdc___mixer___settings.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_r_fdc___threshold___settings.html">XRFdc_Threshold_Settings</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC block Threshold settings.  <a href="struct_x_r_fdc___threshold___settings.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_r_fdc___tile_status.html">XRFdc_TileStatus</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">RFSoC Tile status.  <a href="struct_x_r_fdc___tile_status.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_r_fdc___i_p_status.html">XRFdc_IPStatus</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">RFSoC Data converter IP status.  <a href="struct_x_r_fdc___i_p_status.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_r_fdc___block_status.html">XRFdc_BlockStatus</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">status of DAC or ADC blocks in the RFSoC Data converter.  <a href="struct_x_r_fdc___block_status.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_r_fdc___d_a_c_block___analog_data_path___config.html">XRFdc_DACBlock_AnalogDataPath_Config</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC block Analog DataPath Config settings.  <a href="struct_x_r_fdc___d_a_c_block___analog_data_path___config.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_r_fdc___d_a_c_block___digital_data_path___config.html">XRFdc_DACBlock_DigitalDataPath_Config</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC block Digital DataPath Config settings.  <a href="struct_x_r_fdc___d_a_c_block___digital_data_path___config.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_r_fdc___a_d_c_block___analog_data_path___config.html">XRFdc_ADCBlock_AnalogDataPath_Config</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC block Analog DataPath Config settings.  <a href="struct_x_r_fdc___a_d_c_block___analog_data_path___config.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_r_fdc___a_d_c_block___digital_data_path___config.html">XRFdc_ADCBlock_DigitalDataPath_Config</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC block Digital DataPath Config settings.  <a href="struct_x_r_fdc___a_d_c_block___digital_data_path___config.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_r_fdc___d_a_c_tile___config.html">XRFdc_DACTile_Config</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC Tile Config structure.  <a href="struct_x_r_fdc___d_a_c_tile___config.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_r_fdc___a_d_c_tile___config.html">XRFdc_ADCTile_Config</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Tile Config Structure.  <a href="struct_x_r_fdc___a_d_c_tile___config.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_r_fdc___config.html">XRFdc_Config</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">RFdc Config Structure.  <a href="struct_x_r_fdc___config.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_r_fdc___d_a_c_block___analog_data_path.html">XRFdc_DACBlock_AnalogDataPath</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC Block Analog DataPath Structure.  <a href="struct_x_r_fdc___d_a_c_block___analog_data_path.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_r_fdc___d_a_c_block___digital_data_path.html">XRFdc_DACBlock_DigitalDataPath</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC Block Digital DataPath Structure.  <a href="struct_x_r_fdc___d_a_c_block___digital_data_path.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_r_fdc___a_d_c_block___analog_data_path.html">XRFdc_ADCBlock_AnalogDataPath</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Block Analog DataPath Structure.  <a href="struct_x_r_fdc___a_d_c_block___analog_data_path.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_r_fdc___a_d_c_block___digital_data_path.html">XRFdc_ADCBlock_DigitalDataPath</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Block Digital DataPath Structure.  <a href="struct_x_r_fdc___a_d_c_block___digital_data_path.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_r_fdc___d_a_c___tile.html">XRFdc_DAC_Tile</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC Tile Structure.  <a href="struct_x_r_fdc___d_a_c___tile.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_r_fdc___a_d_c___tile.html">XRFdc_ADC_Tile</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Tile Structure.  <a href="struct_x_r_fdc___a_d_c___tile.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_r_fdc.html">XRFdc</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">RFdc Structure.  <a href="struct_x_r_fdc.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gac9f8c8a63f0b462fe9d58b097ce69e8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gac9f8c8a63f0b462fe9d58b097ce69e8a">XRFdc_ReadReg64</a>(InstancePtr,  BaseAddress,  RegOffset)&#160;&#160;&#160;XRFdc_In64(InstancePtr-&gt;io, (RegOffset + BaseAddress))</td></tr>
<tr class="memdesc:gac9f8c8a63f0b462fe9d58b097ce69e8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read a register.  <a href="#gac9f8c8a63f0b462fe9d58b097ce69e8a">More...</a><br /></td></tr>
<tr class="separator:gac9f8c8a63f0b462fe9d58b097ce69e8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48b65f7c1f2e3b221e27261a1d2c4ec3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga48b65f7c1f2e3b221e27261a1d2c4ec3">XRFdc_WriteReg64</a>(InstancePtr,  BaseAddress,  RegOffset,  RegisterValue)</td></tr>
<tr class="memdesc:ga48b65f7c1f2e3b221e27261a1d2c4ec3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write to a register.  <a href="#ga48b65f7c1f2e3b221e27261a1d2c4ec3">More...</a><br /></td></tr>
<tr class="separator:ga48b65f7c1f2e3b221e27261a1d2c4ec3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a731c664a38baba8f030dfa31da4cb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga9a731c664a38baba8f030dfa31da4cb3">XRFdc_ReadReg</a>(InstancePtr,  BaseAddress,  RegOffset)&#160;&#160;&#160;XRFdc_In32((InstancePtr-&gt;io), (BaseAddress + RegOffset))</td></tr>
<tr class="memdesc:ga9a731c664a38baba8f030dfa31da4cb3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read a register.  <a href="#ga9a731c664a38baba8f030dfa31da4cb3">More...</a><br /></td></tr>
<tr class="separator:ga9a731c664a38baba8f030dfa31da4cb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga325feda106c46bd899aa82ebc351c72d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga325feda106c46bd899aa82ebc351c72d">XRFdc_WriteReg</a>(InstancePtr,  BaseAddress,  RegOffset,  RegisterValue)&#160;&#160;&#160;XRFdc_Out32((InstancePtr-&gt;io), (RegOffset + BaseAddress), (RegisterValue))</td></tr>
<tr class="memdesc:ga325feda106c46bd899aa82ebc351c72d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write to a register.  <a href="#ga325feda106c46bd899aa82ebc351c72d">More...</a><br /></td></tr>
<tr class="separator:ga325feda106c46bd899aa82ebc351c72d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0617225f23684b78001b141ad96d5ee5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga0617225f23684b78001b141ad96d5ee5">XRFdc_ReadReg16</a>(InstancePtr,  BaseAddress,  RegOffset)&#160;&#160;&#160;XRFdc_In16((InstancePtr-&gt;io), (RegOffset + BaseAddress))</td></tr>
<tr class="memdesc:ga0617225f23684b78001b141ad96d5ee5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read a register.  <a href="#ga0617225f23684b78001b141ad96d5ee5">More...</a><br /></td></tr>
<tr class="separator:ga0617225f23684b78001b141ad96d5ee5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad87e168d6ea69d69382b9212aa1267ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gad87e168d6ea69d69382b9212aa1267ba">XRFdc_WriteReg16</a>(InstancePtr,  BaseAddress,  RegOffset,  RegisterValue)&#160;&#160;&#160;XRFdc_Out16((InstancePtr-&gt;io), (RegOffset + BaseAddress), (RegisterValue))</td></tr>
<tr class="memdesc:gad87e168d6ea69d69382b9212aa1267ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write to a register.  <a href="#gad87e168d6ea69d69382b9212aa1267ba">More...</a><br /></td></tr>
<tr class="separator:gad87e168d6ea69d69382b9212aa1267ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c1ddd61213bde8ea4d392532e8d0dbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga8c1ddd61213bde8ea4d392532e8d0dbb">XRFdc_ReadReg8</a>(InstancePtr,  BaseAddress,  RegOffset)&#160;&#160;&#160;XRFdc_In8((InstancePtr-&gt;io), (RegOffset + BaseAddress))</td></tr>
<tr class="memdesc:ga8c1ddd61213bde8ea4d392532e8d0dbb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read a register.  <a href="#ga8c1ddd61213bde8ea4d392532e8d0dbb">More...</a><br /></td></tr>
<tr class="separator:ga8c1ddd61213bde8ea4d392532e8d0dbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa10f5b7c24b2d9c3faa14a8cab8ae1db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gaa10f5b7c24b2d9c3faa14a8cab8ae1db">XRFdc_WriteReg8</a>(InstancePtr,  BaseAddress,  RegOffset,  RegisterValue)&#160;&#160;&#160;XRFdc_Out8((InstancePtr-&gt;io), (RegOffset + BaseAddress), (RegisterValue))</td></tr>
<tr class="memdesc:gaa10f5b7c24b2d9c3faa14a8cab8ae1db"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write to a register.  <a href="#gaa10f5b7c24b2d9c3faa14a8cab8ae1db">More...</a><br /></td></tr>
<tr class="separator:gaa10f5b7c24b2d9c3faa14a8cab8ae1db"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:gabb0f740e1130c269f9a789b41e9f0e34"><td class="memItemLeft" align="right" valign="top">typedef void(*&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gabb0f740e1130c269f9a789b41e9f0e34">XRFdc_StatusHandler</a>) (void *CallBackRef, u32 Type, int Tile_Id, u32 Block_Id, u32 StatusEvent)</td></tr>
<tr class="memdesc:gabb0f740e1130c269f9a789b41e9f0e34"><td class="mdescLeft">&#160;</td><td class="mdescRight">The handler data type allows the user to define a callback function to respond to interrupt events in the system.  <a href="#gabb0f740e1130c269f9a789b41e9f0e34">More...</a><br /></td></tr>
<tr class="separator:gabb0f740e1130c269f9a789b41e9f0e34"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga80407a3a6737440fa38fc79eee240ad2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="struct_x_r_fdc___config.html">XRFdc_Config</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga80407a3a6737440fa38fc79eee240ad2">XRFdc_LookupConfig</a> (u16 DeviceId)</td></tr>
<tr class="memdesc:ga80407a3a6737440fa38fc79eee240ad2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Looks up the device configuration based on the unique device ID.  <a href="#ga80407a3a6737440fa38fc79eee240ad2">More...</a><br /></td></tr>
<tr class="separator:ga80407a3a6737440fa38fc79eee240ad2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2e2acdd37e3fea039811211ac31a83c"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gae2e2acdd37e3fea039811211ac31a83c">XRFdc_CfgInitialize</a> (<a class="el" href="struct_x_r_fdc.html">XRFdc</a> *InstancePtr, <a class="el" href="struct_x_r_fdc___config.html">XRFdc_Config</a> *Config)</td></tr>
<tr class="memdesc:gae2e2acdd37e3fea039811211ac31a83c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initializes a specific <a class="el" href="struct_x_r_fdc.html" title="RFdc Structure. ">XRFdc</a> instance such that the driver is ready to use.  <a href="#gae2e2acdd37e3fea039811211ac31a83c">More...</a><br /></td></tr>
<tr class="separator:gae2e2acdd37e3fea039811211ac31a83c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9824cf7082cd418bb5bfe979643acc87"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga9824cf7082cd418bb5bfe979643acc87">XRFdc_StartUp</a> (<a class="el" href="struct_x_r_fdc.html">XRFdc</a> *InstancePtr, u32 Type, int Tile_Id)</td></tr>
<tr class="memdesc:ga9824cf7082cd418bb5bfe979643acc87"><td class="mdescLeft">&#160;</td><td class="mdescRight">The API Restarts the requested tile.  <a href="#ga9824cf7082cd418bb5bfe979643acc87">More...</a><br /></td></tr>
<tr class="separator:ga9824cf7082cd418bb5bfe979643acc87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca43e55d65feb6977e2e98dcb7eeffc2"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gaca43e55d65feb6977e2e98dcb7eeffc2">XRFdc_Shutdown</a> (<a class="el" href="struct_x_r_fdc.html">XRFdc</a> *InstancePtr, u32 Type, int Tile_Id)</td></tr>
<tr class="memdesc:gaca43e55d65feb6977e2e98dcb7eeffc2"><td class="mdescLeft">&#160;</td><td class="mdescRight">The API stops the tile as requested.  <a href="#gaca43e55d65feb6977e2e98dcb7eeffc2">More...</a><br /></td></tr>
<tr class="separator:gaca43e55d65feb6977e2e98dcb7eeffc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga897743a1dcfd75e199bc6c48a9a0c228"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga897743a1dcfd75e199bc6c48a9a0c228">XRFdc_Reset</a> (<a class="el" href="struct_x_r_fdc.html">XRFdc</a> *InstancePtr, u32 Type, int Tile_Id)</td></tr>
<tr class="memdesc:ga897743a1dcfd75e199bc6c48a9a0c228"><td class="mdescLeft">&#160;</td><td class="mdescRight">The API resets the requested tile.  <a href="#ga897743a1dcfd75e199bc6c48a9a0c228">More...</a><br /></td></tr>
<tr class="separator:ga897743a1dcfd75e199bc6c48a9a0c228"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19f6d7bf003e333fb4c946a9aba9439b"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga19f6d7bf003e333fb4c946a9aba9439b">XRFdc_GetIPStatus</a> (<a class="el" href="struct_x_r_fdc.html">XRFdc</a> *InstancePtr, <a class="el" href="struct_x_r_fdc___i_p_status.html">XRFdc_IPStatus</a> *IPStatus)</td></tr>
<tr class="memdesc:ga19f6d7bf003e333fb4c946a9aba9439b"><td class="mdescLeft">&#160;</td><td class="mdescRight">The API returns the IP status.  <a href="#ga19f6d7bf003e333fb4c946a9aba9439b">More...</a><br /></td></tr>
<tr class="separator:ga19f6d7bf003e333fb4c946a9aba9439b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6af4948e4688b8364c07b4adf8572beb"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga6af4948e4688b8364c07b4adf8572beb">XRFdc_GetBlockStatus</a> (<a class="el" href="struct_x_r_fdc.html">XRFdc</a> *InstancePtr, u32 Type, int Tile_Id, u32 Block_Id, <a class="el" href="struct_x_r_fdc___block_status.html">XRFdc_BlockStatus</a> *BlockStatus)</td></tr>
<tr class="memdesc:ga6af4948e4688b8364c07b4adf8572beb"><td class="mdescLeft">&#160;</td><td class="mdescRight">The API returns the requested block status.  <a href="#ga6af4948e4688b8364c07b4adf8572beb">More...</a><br /></td></tr>
<tr class="separator:ga6af4948e4688b8364c07b4adf8572beb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga675254e8954dad248703d2cfa9a919db"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga675254e8954dad248703d2cfa9a919db">XRFdc_SetMixerSettings</a> (<a class="el" href="struct_x_r_fdc.html">XRFdc</a> *InstancePtr, u32 Type, int Tile_Id, u32 Block_Id, <a class="el" href="struct_x_r_fdc___mixer___settings.html">XRFdc_Mixer_Settings</a> *Mixer_Settings)</td></tr>
<tr class="memdesc:ga675254e8954dad248703d2cfa9a919db"><td class="mdescLeft">&#160;</td><td class="mdescRight">The API is used to update various mixer settings, fine, coarse, NCO etc.  <a href="#ga675254e8954dad248703d2cfa9a919db">More...</a><br /></td></tr>
<tr class="separator:ga675254e8954dad248703d2cfa9a919db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4419da2524dfcfb7c62ea7d7c4ee9bc"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gaf4419da2524dfcfb7c62ea7d7c4ee9bc">XRFdc_GetMixerSettings</a> (<a class="el" href="struct_x_r_fdc.html">XRFdc</a> *InstancePtr, u32 Type, int Tile_Id, u32 Block_Id, <a class="el" href="struct_x_r_fdc___mixer___settings.html">XRFdc_Mixer_Settings</a> *Mixer_Settings)</td></tr>
<tr class="memdesc:gaf4419da2524dfcfb7c62ea7d7c4ee9bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">The API returns back Mixer/NCO settings to the caller.  <a href="#gaf4419da2524dfcfb7c62ea7d7c4ee9bc">More...</a><br /></td></tr>
<tr class="separator:gaf4419da2524dfcfb7c62ea7d7c4ee9bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec58790f51564e2b59b95e01cb89fe22"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gaec58790f51564e2b59b95e01cb89fe22">XRFdc_SetQMCSettings</a> (<a class="el" href="struct_x_r_fdc.html">XRFdc</a> *InstancePtr, u32 Type, int Tile_Id, u32 Block_Id, <a class="el" href="struct_x_r_fdc___q_m_c___settings.html">XRFdc_QMC_Settings</a> *QMC_Settings)</td></tr>
<tr class="memdesc:gaec58790f51564e2b59b95e01cb89fe22"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API is used to update various QMC settings, eg gain, phase, offset etc.  <a href="#gaec58790f51564e2b59b95e01cb89fe22">More...</a><br /></td></tr>
<tr class="separator:gaec58790f51564e2b59b95e01cb89fe22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c926fa865f44fb4aae4a4fd9d9d114e"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga0c926fa865f44fb4aae4a4fd9d9d114e">XRFdc_GetQMCSettings</a> (<a class="el" href="struct_x_r_fdc.html">XRFdc</a> *InstancePtr, u32 Type, int Tile_Id, u32 Block_Id, <a class="el" href="struct_x_r_fdc___q_m_c___settings.html">XRFdc_QMC_Settings</a> *QMC_Settings)</td></tr>
<tr class="memdesc:ga0c926fa865f44fb4aae4a4fd9d9d114e"><td class="mdescLeft">&#160;</td><td class="mdescRight">QMC settings are returned back to the caller through this API.  <a href="#ga0c926fa865f44fb4aae4a4fd9d9d114e">More...</a><br /></td></tr>
<tr class="separator:ga0c926fa865f44fb4aae4a4fd9d9d114e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02a481c242b44109db37c1c4c123fad0"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga02a481c242b44109db37c1c4c123fad0">XRFdc_GetCoarseDelaySettings</a> (<a class="el" href="struct_x_r_fdc.html">XRFdc</a> *InstancePtr, u32 Type, int Tile_Id, u32 Block_Id, <a class="el" href="struct_x_r_fdc___coarse_delay___settings.html">XRFdc_CoarseDelay_Settings</a> *CoarseDelay_Settings)</td></tr>
<tr class="memdesc:ga02a481c242b44109db37c1c4c123fad0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Coarse delay settings are returned back to the caller.  <a href="#ga02a481c242b44109db37c1c4c123fad0">More...</a><br /></td></tr>
<tr class="separator:ga02a481c242b44109db37c1c4c123fad0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69ed13660fb7bf492ae9917d6158260b"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga69ed13660fb7bf492ae9917d6158260b">XRFdc_SetCoarseDelaySettings</a> (<a class="el" href="struct_x_r_fdc.html">XRFdc</a> *InstancePtr, u32 Type, int Tile_Id, u32 Block_Id, <a class="el" href="struct_x_r_fdc___coarse_delay___settings.html">XRFdc_CoarseDelay_Settings</a> *CoarseDelay_Settings)</td></tr>
<tr class="memdesc:ga69ed13660fb7bf492ae9917d6158260b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Coarse delay settings passed are used to update the corresponding block level registers.  <a href="#ga69ed13660fb7bf492ae9917d6158260b">More...</a><br /></td></tr>
<tr class="separator:ga69ed13660fb7bf492ae9917d6158260b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae567631f87c3f222aca40c47a29cb96a"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gae567631f87c3f222aca40c47a29cb96a">XRFdc_GetInterpolationFactor</a> (<a class="el" href="struct_x_r_fdc.html">XRFdc</a> *InstancePtr, int Tile_Id, u32 Block_Id, u32 *InterpolationFactor)</td></tr>
<tr class="memdesc:gae567631f87c3f222aca40c47a29cb96a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interpolation factor are returned back to the caller.  <a href="#gae567631f87c3f222aca40c47a29cb96a">More...</a><br /></td></tr>
<tr class="separator:gae567631f87c3f222aca40c47a29cb96a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga765c2cd2a082b51bebf12e5f77a70f2b"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga765c2cd2a082b51bebf12e5f77a70f2b">XRFdc_GetDecimationFactor</a> (<a class="el" href="struct_x_r_fdc.html">XRFdc</a> *InstancePtr, int Tile_Id, u32 Block_Id, u32 *DecimationFactor)</td></tr>
<tr class="memdesc:ga765c2cd2a082b51bebf12e5f77a70f2b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Decimation factor are returned back to the caller.  <a href="#ga765c2cd2a082b51bebf12e5f77a70f2b">More...</a><br /></td></tr>
<tr class="separator:ga765c2cd2a082b51bebf12e5f77a70f2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaef7fcdcc43f40584eb0f03253afb166"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gaaef7fcdcc43f40584eb0f03253afb166">XRFdc_GetFabWrVldWords</a> (<a class="el" href="struct_x_r_fdc.html">XRFdc</a> *InstancePtr, u32 Type, int Tile_Id, u32 Block_Id, u32 *FabricDataRate)</td></tr>
<tr class="memdesc:gaaef7fcdcc43f40584eb0f03253afb166"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API returns the the number of fabric write valid words requested for the block.  <a href="#gaaef7fcdcc43f40584eb0f03253afb166">More...</a><br /></td></tr>
<tr class="separator:gaaef7fcdcc43f40584eb0f03253afb166"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbfe415751cb3c87aa1ec086026d18d4"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gafbfe415751cb3c87aa1ec086026d18d4">XRFdc_GetFabRdVldWords</a> (<a class="el" href="struct_x_r_fdc.html">XRFdc</a> *InstancePtr, u32 Type, int Tile_Id, u32 Block_Id, u32 *FabricDataRate)</td></tr>
<tr class="memdesc:gafbfe415751cb3c87aa1ec086026d18d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API returns the the number of fabric read valid words requested for the block.  <a href="#gafbfe415751cb3c87aa1ec086026d18d4">More...</a><br /></td></tr>
<tr class="separator:gafbfe415751cb3c87aa1ec086026d18d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac76aa34c4697461f941538eb0c15b384"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gac76aa34c4697461f941538eb0c15b384">XRFdc_SetFabRdVldWords</a> (<a class="el" href="struct_x_r_fdc.html">XRFdc</a> *InstancePtr, int Tile_Id, u32 Block_Id, u32 FabricDataRate)</td></tr>
<tr class="memdesc:gac76aa34c4697461f941538eb0c15b384"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fabric data rate for the requested ADC block is set by writing to the corresponding register.  <a href="#gac76aa34c4697461f941538eb0c15b384">More...</a><br /></td></tr>
<tr class="separator:gac76aa34c4697461f941538eb0c15b384"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf4b20c482afb426dd41e3538b9592a1"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gacf4b20c482afb426dd41e3538b9592a1">XRFdc_SetFabWrVldWords</a> (<a class="el" href="struct_x_r_fdc.html">XRFdc</a> *InstancePtr, int Tile_Id, u32 Block_Id, u32 FabricDataRate)</td></tr>
<tr class="memdesc:gacf4b20c482afb426dd41e3538b9592a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fabric data rate for the requested DAC block is set by writing to the corresponding register.  <a href="#gacf4b20c482afb426dd41e3538b9592a1">More...</a><br /></td></tr>
<tr class="separator:gacf4b20c482afb426dd41e3538b9592a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad653ab54ca653567824705b7d88aa088"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gad653ab54ca653567824705b7d88aa088">XRFdc_GetThresholdSettings</a> (<a class="el" href="struct_x_r_fdc.html">XRFdc</a> *InstancePtr, int Tile_Id, u32 Block_Id, <a class="el" href="struct_x_r_fdc___threshold___settings.html">XRFdc_Threshold_Settings</a> *Threshold_Settings)</td></tr>
<tr class="memdesc:gad653ab54ca653567824705b7d88aa088"><td class="mdescLeft">&#160;</td><td class="mdescRight">Threshold settings are read from the corresponding registers and are passed back to the caller.  <a href="#gad653ab54ca653567824705b7d88aa088">More...</a><br /></td></tr>
<tr class="separator:gad653ab54ca653567824705b7d88aa088"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabacb3beabcc114b242e8639a752b60ac"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gabacb3beabcc114b242e8639a752b60ac">XRFdc_SetThresholdSettings</a> (<a class="el" href="struct_x_r_fdc.html">XRFdc</a> *InstancePtr, int Tile_Id, u32 Block_Id, <a class="el" href="struct_x_r_fdc___threshold___settings.html">XRFdc_Threshold_Settings</a> *Threshold_Settings)</td></tr>
<tr class="memdesc:gabacb3beabcc114b242e8639a752b60ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Threshold settings are updated into the relevant registers.  <a href="#gabacb3beabcc114b242e8639a752b60ac">More...</a><br /></td></tr>
<tr class="separator:gabacb3beabcc114b242e8639a752b60ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b3d142b4c06bf8eed31c5e26e3ffb42"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga1b3d142b4c06bf8eed31c5e26e3ffb42">XRFdc_SetDecoderMode</a> (<a class="el" href="struct_x_r_fdc.html">XRFdc</a> *InstancePtr, int Tile_Id, u32 Block_Id, u32 DecoderMode)</td></tr>
<tr class="memdesc:ga1b3d142b4c06bf8eed31c5e26e3ffb42"><td class="mdescLeft">&#160;</td><td class="mdescRight">Decoder mode is updated into the relevant registers.  <a href="#ga1b3d142b4c06bf8eed31c5e26e3ffb42">More...</a><br /></td></tr>
<tr class="separator:ga1b3d142b4c06bf8eed31c5e26e3ffb42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga472671662332eeb179c74be92323b077"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga472671662332eeb179c74be92323b077">XRFdc_UpdateEvent</a> (<a class="el" href="struct_x_r_fdc.html">XRFdc</a> *InstancePtr, u32 Type, int Tile_Id, u32 Block_Id, u32 Event)</td></tr>
<tr class="memdesc:ga472671662332eeb179c74be92323b077"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function will trigger the update event for an event.  <a href="#ga472671662332eeb179c74be92323b077">More...</a><br /></td></tr>
<tr class="separator:ga472671662332eeb179c74be92323b077"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga121c390b11e3f3b00071be0df4fefb7f"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga121c390b11e3f3b00071be0df4fefb7f">XRFdc_GetDecoderMode</a> (<a class="el" href="struct_x_r_fdc.html">XRFdc</a> *InstancePtr, int Tile_Id, u32 Block_Id, u32 *DecoderMode)</td></tr>
<tr class="memdesc:ga121c390b11e3f3b00071be0df4fefb7f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Decoder mode is read and returned back.  <a href="#ga121c390b11e3f3b00071be0df4fefb7f">More...</a><br /></td></tr>
<tr class="separator:ga121c390b11e3f3b00071be0df4fefb7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73654e8fd0c850d5408fe17af1f87c09"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga73654e8fd0c850d5408fe17af1f87c09">XRFdc_ResetNCOPhase</a> (<a class="el" href="struct_x_r_fdc.html">XRFdc</a> *InstancePtr, u32 Type, int Tile_Id, u32 Block_Id)</td></tr>
<tr class="memdesc:ga73654e8fd0c850d5408fe17af1f87c09"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets the NCO phase of the current block phase accumulator.  <a href="#ga73654e8fd0c850d5408fe17af1f87c09">More...</a><br /></td></tr>
<tr class="separator:ga73654e8fd0c850d5408fe17af1f87c09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfcff833fb9078071546a872f78b03a1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gadfcff833fb9078071546a872f78b03a1">XRFdc_DumpRegs</a> (<a class="el" href="struct_x_r_fdc.html">XRFdc</a> *InstancePtr, u32 Type, int Tile_Id)</td></tr>
<tr class="memdesc:gadfcff833fb9078071546a872f78b03a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">This Prints the offset of the register along with the content.  <a href="#gadfcff833fb9078071546a872f78b03a1">More...</a><br /></td></tr>
<tr class="separator:gadfcff833fb9078071546a872f78b03a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac408db4f3e995007ee24c8bd56d05848"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gac408db4f3e995007ee24c8bd56d05848">XRFdc_SetSignalFlow</a> (<a class="el" href="struct_x_r_fdc.html">XRFdc</a> *InstancePtr, u32 Type, int Tile_Id, u32 AnalogDataPath, u32 ConnectIData, u32 ConnectQData)</td></tr>
<tr class="memdesc:gac408db4f3e995007ee24c8bd56d05848"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets up multiband configuration.  <a href="#gac408db4f3e995007ee24c8bd56d05848">More...</a><br /></td></tr>
<tr class="separator:gac408db4f3e995007ee24c8bd56d05848"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa861c23cea439d20ed3f9e2ed579ccc8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gaa861c23cea439d20ed3f9e2ed579ccc8">XRFdc_GetSignalFlow</a> (<a class="el" href="struct_x_r_fdc.html">XRFdc</a> *InstancePtr, u32 Type, int Tile_Id, u32 AnalogDataPath, u32 *ConnectedIData, u32 *ConnectedQData)</td></tr>
<tr class="memdesc:gaa861c23cea439d20ed3f9e2ed579ccc8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reads back the multiband configuration.  <a href="#gaa861c23cea439d20ed3f9e2ed579ccc8">More...</a><br /></td></tr>
<tr class="separator:gaa861c23cea439d20ed3f9e2ed579ccc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga816f3d631fe5565d54fc29cbe9ef55d3"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga816f3d631fe5565d54fc29cbe9ef55d3">XRFdc_IntrHandler</a> (int Vector, void *XRFdcPtr)</td></tr>
<tr class="memdesc:ga816f3d631fe5565d54fc29cbe9ef55d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function is the interrupt handler for the driver.  <a href="#ga816f3d631fe5565d54fc29cbe9ef55d3">More...</a><br /></td></tr>
<tr class="separator:ga816f3d631fe5565d54fc29cbe9ef55d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga859c77cd1e6c8bef5471191fea0506c2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga859c77cd1e6c8bef5471191fea0506c2">XRFdc_IntrClr</a> (<a class="el" href="struct_x_r_fdc.html">XRFdc</a> *InstancePtr, u32 Type, int Tile_Id, u32 Block_Id, u32 IntrMask)</td></tr>
<tr class="memdesc:ga859c77cd1e6c8bef5471191fea0506c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function clear the interrupts.  <a href="#ga859c77cd1e6c8bef5471191fea0506c2">More...</a><br /></td></tr>
<tr class="separator:ga859c77cd1e6c8bef5471191fea0506c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f7503891f40bcd0ade5e90e0869bf1a"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga6f7503891f40bcd0ade5e90e0869bf1a">XRFdc_GetIntrStatus</a> (<a class="el" href="struct_x_r_fdc.html">XRFdc</a> *InstancePtr, u32 Type, int Tile_Id, u32 Block_Id)</td></tr>
<tr class="memdesc:ga6f7503891f40bcd0ade5e90e0869bf1a"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function returns the interrupt status read from Interrupt Status Register(ISR).  <a href="#ga6f7503891f40bcd0ade5e90e0869bf1a">More...</a><br /></td></tr>
<tr class="separator:ga6f7503891f40bcd0ade5e90e0869bf1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71b7237a21b8c89606ae0324cef4e51f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga71b7237a21b8c89606ae0324cef4e51f">XRFdc_IntrDisable</a> (<a class="el" href="struct_x_r_fdc.html">XRFdc</a> *InstancePtr, u32 Type, int Tile_Id, u32 Block_Id, u32 IntrMask)</td></tr>
<tr class="memdesc:ga71b7237a21b8c89606ae0324cef4e51f"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function clears the interrupt mask.  <a href="#ga71b7237a21b8c89606ae0324cef4e51f">More...</a><br /></td></tr>
<tr class="separator:ga71b7237a21b8c89606ae0324cef4e51f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20977dd21ac50cb8c2ccdf30916cbb4b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga20977dd21ac50cb8c2ccdf30916cbb4b">XRFdc_IntrEnable</a> (<a class="el" href="struct_x_r_fdc.html">XRFdc</a> *InstancePtr, u32 Type, int Tile_Id, u32 Block_Id, u32 IntrMask)</td></tr>
<tr class="memdesc:ga20977dd21ac50cb8c2ccdf30916cbb4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function sets the interrupt mask.  <a href="#ga20977dd21ac50cb8c2ccdf30916cbb4b">More...</a><br /></td></tr>
<tr class="separator:ga20977dd21ac50cb8c2ccdf30916cbb4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab67d654d8e0eaa66fbd65c5f1b66823"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gaab67d654d8e0eaa66fbd65c5f1b66823">XRFdc_SetStatusHandler</a> (<a class="el" href="struct_x_r_fdc.html">XRFdc</a> *InstancePtr, void *CallBackRef, <a class="el" href="group__rfdc__v2__0.html#gabb0f740e1130c269f9a789b41e9f0e34">XRFdc_StatusHandler</a> FunctionPtr)</td></tr>
<tr class="memdesc:gaab67d654d8e0eaa66fbd65c5f1b66823"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function sets the status callback function, the status handler, which the driver calls when it encounters conditions that should be reported to the higher layer software.  <a href="#gaab67d654d8e0eaa66fbd65c5f1b66823">More...</a><br /></td></tr>
<tr class="separator:gaab67d654d8e0eaa66fbd65c5f1b66823"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac25ed078d45d84a71eb368dcf4f82b46"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gac25ed078d45d84a71eb368dcf4f82b46">XRFdc_SetupFIFO</a> (<a class="el" href="struct_x_r_fdc.html">XRFdc</a> *InstancePtr, u32 Type, int Tile_Id, u8 Enable)</td></tr>
<tr class="memdesc:gac25ed078d45d84a71eb368dcf4f82b46"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable and Disable the ADC/DAC FIFO.  <a href="#gac25ed078d45d84a71eb368dcf4f82b46">More...</a><br /></td></tr>
<tr class="separator:gac25ed078d45d84a71eb368dcf4f82b46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef68641092a0d79cdf1b344f2bef02c1"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gaef68641092a0d79cdf1b344f2bef02c1">XRFdc_SetNyquistZone</a> (<a class="el" href="struct_x_r_fdc.html">XRFdc</a> *InstancePtr, u32 Type, int Tile_Id, u32 Block_Id, u32 NyquistZone)</td></tr>
<tr class="memdesc:gaef68641092a0d79cdf1b344f2bef02c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the Nyquist zone.  <a href="#gaef68641092a0d79cdf1b344f2bef02c1">More...</a><br /></td></tr>
<tr class="separator:gaef68641092a0d79cdf1b344f2bef02c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4752001188ad3b2febfa51bb1e4471ae"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga4752001188ad3b2febfa51bb1e4471ae">XRFdc_GetNyquistZone</a> (<a class="el" href="struct_x_r_fdc.html">XRFdc</a> *InstancePtr, u32 Type, int Tile_Id, u32 Block_Id, u32 *NyquistZone)</td></tr>
<tr class="memdesc:ga4752001188ad3b2febfa51bb1e4471ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the Nyquist zone.  <a href="#ga4752001188ad3b2febfa51bb1e4471ae">More...</a><br /></td></tr>
<tr class="separator:ga4752001188ad3b2febfa51bb1e4471ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca1e37bf1dc8acb393458f3964937762"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gaca1e37bf1dc8acb393458f3964937762">XRFdc_GetOutputCurr</a> (<a class="el" href="struct_x_r_fdc.html">XRFdc</a> *InstancePtr, int Tile_Id, u32 Block_Id, int *OutputCurr)</td></tr>
<tr class="memdesc:gaca1e37bf1dc8acb393458f3964937762"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Output Current for DAC block.  <a href="#gaca1e37bf1dc8acb393458f3964937762">More...</a><br /></td></tr>
<tr class="separator:gaca1e37bf1dc8acb393458f3964937762"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:ga6dc0e03fec9039450fe95fc92e59c0fb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="struct_x_r_fdc___config.html">XRFdc_Config</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga6dc0e03fec9039450fe95fc92e59c0fb">XRFdc_ConfigTable</a> [XPAR_XRFDC_NUM_INSTANCES]</td></tr>
<tr class="memdesc:ga6dc0e03fec9039450fe95fc92e59c0fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">The configuration table for devices.  <a href="#ga6dc0e03fec9039450fe95fc92e59c0fb">More...</a><br /></td></tr>
<tr class="separator:ga6dc0e03fec9039450fe95fc92e59c0fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f4a7c6a9a793317667a88533fc6fe48"><td class="memItemLeft" align="right" valign="top"><a class="el" href="struct_x_r_fdc___config.html">XRFdc_Config</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga4f4a7c6a9a793317667a88533fc6fe48">XRFdc_ConfigTable</a> []</td></tr>
<tr class="memdesc:ga4f4a7c6a9a793317667a88533fc6fe48"><td class="mdescLeft">&#160;</td><td class="mdescRight">The configuration table for devices.  <a href="#ga4f4a7c6a9a793317667a88533fc6fe48">More...</a><br /></td></tr>
<tr class="separator:ga4f4a7c6a9a793317667a88533fc6fe48"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Register Map</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp092729737d14686054aa21531a3582c6"></a>Register offsets from the base address of an RFDC ADC and DAC device. </p>
</td></tr>
<tr class="memitem:gad414fcd2907e700f3fb0c67b0ec982f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gad414fcd2907e700f3fb0c67b0ec982f8">XRFDC_CLK_EN_OFFSET</a>&#160;&#160;&#160;0x000U</td></tr>
<tr class="memdesc:gad414fcd2907e700f3fb0c67b0ec982f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Clock Enable Register.  <a href="#gad414fcd2907e700f3fb0c67b0ec982f8">More...</a><br /></td></tr>
<tr class="separator:gad414fcd2907e700f3fb0c67b0ec982f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc8b1508d65831d7ecfc17ada17d8e21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gadc8b1508d65831d7ecfc17ada17d8e21">XRFDC_ADC_DEBUG_RST_OFFSET</a>&#160;&#160;&#160;0x004U</td></tr>
<tr class="memdesc:gadc8b1508d65831d7ecfc17ada17d8e21"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Debug Reset Register.  <a href="#gadc8b1508d65831d7ecfc17ada17d8e21">More...</a><br /></td></tr>
<tr class="separator:gadc8b1508d65831d7ecfc17ada17d8e21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22d11bb8767ab5d566fbd01f8e4e0f96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga22d11bb8767ab5d566fbd01f8e4e0f96">XRFDC_ADC_FABRIC_RATE_OFFSET</a>&#160;&#160;&#160;0x008U</td></tr>
<tr class="memdesc:ga22d11bb8767ab5d566fbd01f8e4e0f96"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Fabric Rate Register.  <a href="#ga22d11bb8767ab5d566fbd01f8e4e0f96">More...</a><br /></td></tr>
<tr class="separator:ga22d11bb8767ab5d566fbd01f8e4e0f96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc7664790ca254ad00577f7a968e2280"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gacc7664790ca254ad00577f7a968e2280">XRFDC_ADC_FABRIC_OFFSET</a>&#160;&#160;&#160;0x00CU</td></tr>
<tr class="memdesc:gacc7664790ca254ad00577f7a968e2280"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Fabric Register.  <a href="#gacc7664790ca254ad00577f7a968e2280">More...</a><br /></td></tr>
<tr class="separator:gacc7664790ca254ad00577f7a968e2280"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga812676621b88662c3fa99a69131d8bf7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga812676621b88662c3fa99a69131d8bf7">XRFDC_ADC_FABRIC_ISR_OFFSET</a>&#160;&#160;&#160;0x010U</td></tr>
<tr class="memdesc:ga812676621b88662c3fa99a69131d8bf7"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Fabric ISR Register.  <a href="#ga812676621b88662c3fa99a69131d8bf7">More...</a><br /></td></tr>
<tr class="separator:ga812676621b88662c3fa99a69131d8bf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga710b4810bc6d4f845a743d52d337b824"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga710b4810bc6d4f845a743d52d337b824">XRFDC_DAC_FABRIC_ISR_OFFSET</a>&#160;&#160;&#160;0x014U</td></tr>
<tr class="memdesc:ga710b4810bc6d4f845a743d52d337b824"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC Fabric ISR Register.  <a href="#ga710b4810bc6d4f845a743d52d337b824">More...</a><br /></td></tr>
<tr class="separator:ga710b4810bc6d4f845a743d52d337b824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae8d0fd30082364e9c6e1492d9861356"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gaae8d0fd30082364e9c6e1492d9861356">XRFDC_ADC_FABRIC_IMR_OFFSET</a>&#160;&#160;&#160;0x014U</td></tr>
<tr class="memdesc:gaae8d0fd30082364e9c6e1492d9861356"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Fabric IMR Register.  <a href="#gaae8d0fd30082364e9c6e1492d9861356">More...</a><br /></td></tr>
<tr class="separator:gaae8d0fd30082364e9c6e1492d9861356"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadec02b825d78a1a837c763b963784f4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gadec02b825d78a1a837c763b963784f4d">XRFDC_DAC_FABRIC_IMR_OFFSET</a>&#160;&#160;&#160;0x018U</td></tr>
<tr class="memdesc:gadec02b825d78a1a837c763b963784f4d"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC Fabric IMR Register.  <a href="#gadec02b825d78a1a837c763b963784f4d">More...</a><br /></td></tr>
<tr class="separator:gadec02b825d78a1a837c763b963784f4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49a9f3a64f3fa49b9b88b6ef4e87def1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga49a9f3a64f3fa49b9b88b6ef4e87def1">XRFDC_ADC_FABRIC_DBG_OFFSET</a>&#160;&#160;&#160;0x018U</td></tr>
<tr class="memdesc:ga49a9f3a64f3fa49b9b88b6ef4e87def1"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Fabric Debug Register.  <a href="#ga49a9f3a64f3fa49b9b88b6ef4e87def1">More...</a><br /></td></tr>
<tr class="separator:ga49a9f3a64f3fa49b9b88b6ef4e87def1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga122ceb1d0f0a5759d11e1c3b092b1de4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga122ceb1d0f0a5759d11e1c3b092b1de4">XRFDC_ADC_UPDATE_DYN_OFFSET</a>&#160;&#160;&#160;0x01CU</td></tr>
<tr class="memdesc:ga122ceb1d0f0a5759d11e1c3b092b1de4"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Update Dynamic Register.  <a href="#ga122ceb1d0f0a5759d11e1c3b092b1de4">More...</a><br /></td></tr>
<tr class="separator:ga122ceb1d0f0a5759d11e1c3b092b1de4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbf203eff6b1c80ae2eab5524e736622"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gabbf203eff6b1c80ae2eab5524e736622">XRFDC_DAC_UPDATE_DYN_OFFSET</a>&#160;&#160;&#160;0x020U</td></tr>
<tr class="memdesc:gabbf203eff6b1c80ae2eab5524e736622"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC Update Dynamic Register.  <a href="#gabbf203eff6b1c80ae2eab5524e736622">More...</a><br /></td></tr>
<tr class="separator:gabbf203eff6b1c80ae2eab5524e736622"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1007bbbd1a42619b1e77246d6ee5e524"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga1007bbbd1a42619b1e77246d6ee5e524">XRFDC_ADC_FIFO_LTNC_CRL_OFFSET</a>&#160;&#160;&#160;0x020U</td></tr>
<tr class="memdesc:ga1007bbbd1a42619b1e77246d6ee5e524"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC FIFO Latency Control Register.  <a href="#ga1007bbbd1a42619b1e77246d6ee5e524">More...</a><br /></td></tr>
<tr class="separator:ga1007bbbd1a42619b1e77246d6ee5e524"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5dca150079590927aacc387663dfc9c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga5dca150079590927aacc387663dfc9c5">XRFDC_ADC_DEC_ISR_OFFSET</a>&#160;&#160;&#160;0x030U</td></tr>
<tr class="memdesc:ga5dca150079590927aacc387663dfc9c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Decoder interface ISR Register.  <a href="#ga5dca150079590927aacc387663dfc9c5">More...</a><br /></td></tr>
<tr class="separator:ga5dca150079590927aacc387663dfc9c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9e237efa681e56c07512e2abf42e49b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gab9e237efa681e56c07512e2abf42e49b">XRFDC_ADC_DEC_IMR_OFFSET</a>&#160;&#160;&#160;0x034U</td></tr>
<tr class="memdesc:gab9e237efa681e56c07512e2abf42e49b"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Decoder interface IMR Register.  <a href="#gab9e237efa681e56c07512e2abf42e49b">More...</a><br /></td></tr>
<tr class="separator:gab9e237efa681e56c07512e2abf42e49b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga177754ef4dacef7d7b62b82b7067093f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga177754ef4dacef7d7b62b82b7067093f">XRFDC_DATPATH_ISR_OFFSET</a>&#160;&#160;&#160;0x038U</td></tr>
<tr class="memdesc:ga177754ef4dacef7d7b62b82b7067093f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Data Path ISR Register.  <a href="#ga177754ef4dacef7d7b62b82b7067093f">More...</a><br /></td></tr>
<tr class="separator:ga177754ef4dacef7d7b62b82b7067093f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf44fa273f4e1ae98251eb2c788ecb82b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gaf44fa273f4e1ae98251eb2c788ecb82b">XRFDC_DATPATH_IMR_OFFSET</a>&#160;&#160;&#160;0x03CU</td></tr>
<tr class="memdesc:gaf44fa273f4e1ae98251eb2c788ecb82b"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Data Path IMR Register.  <a href="#gaf44fa273f4e1ae98251eb2c788ecb82b">More...</a><br /></td></tr>
<tr class="separator:gaf44fa273f4e1ae98251eb2c788ecb82b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99982520ba7d95d1a934a07fc07b3943"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga99982520ba7d95d1a934a07fc07b3943">XRFDC_ADC_DECI_CONFIG_OFFSET</a>&#160;&#160;&#160;0x040U</td></tr>
<tr class="memdesc:ga99982520ba7d95d1a934a07fc07b3943"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Decimation Config Register.  <a href="#ga99982520ba7d95d1a934a07fc07b3943">More...</a><br /></td></tr>
<tr class="separator:ga99982520ba7d95d1a934a07fc07b3943"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga500c30f98d7b3b461ea75a0d03a17e55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga500c30f98d7b3b461ea75a0d03a17e55">XRFDC_DAC_INTERP_CTRL_OFFSET</a>&#160;&#160;&#160;0x040U</td></tr>
<tr class="memdesc:ga500c30f98d7b3b461ea75a0d03a17e55"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC Interpolation Control Register.  <a href="#ga500c30f98d7b3b461ea75a0d03a17e55">More...</a><br /></td></tr>
<tr class="separator:ga500c30f98d7b3b461ea75a0d03a17e55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a862371dfeb8508daf6da3338becbdb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga4a862371dfeb8508daf6da3338becbdb">XRFDC_ADC_DECI_MODE_OFFSET</a>&#160;&#160;&#160;0x044U</td></tr>
<tr class="memdesc:ga4a862371dfeb8508daf6da3338becbdb"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Decimation mode Register.  <a href="#ga4a862371dfeb8508daf6da3338becbdb">More...</a><br /></td></tr>
<tr class="separator:ga4a862371dfeb8508daf6da3338becbdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bbc470522469695707753b75a33e82d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga0bbc470522469695707753b75a33e82d">XRFDC_ADC_MXR_CFG0_OFFSET</a>&#160;&#160;&#160;0x080U</td></tr>
<tr class="memdesc:ga0bbc470522469695707753b75a33e82d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC I channel mixer config Register.  <a href="#ga0bbc470522469695707753b75a33e82d">More...</a><br /></td></tr>
<tr class="separator:ga0bbc470522469695707753b75a33e82d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b75961d384cede50cca4d0fae50c623"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga1b75961d384cede50cca4d0fae50c623">XRFDC_ADC_MXR_CFG1_OFFSET</a>&#160;&#160;&#160;0x084U</td></tr>
<tr class="memdesc:ga1b75961d384cede50cca4d0fae50c623"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Q channel mixer config Register.  <a href="#ga1b75961d384cede50cca4d0fae50c623">More...</a><br /></td></tr>
<tr class="separator:ga1b75961d384cede50cca4d0fae50c623"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ebb53254fa0a4439ca102bf98a2e60c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga0ebb53254fa0a4439ca102bf98a2e60c">XRFDC_MXR_MODE_OFFSET</a>&#160;&#160;&#160;0x088U</td></tr>
<tr class="memdesc:ga0ebb53254fa0a4439ca102bf98a2e60c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC/DAC mixer mode Register.  <a href="#ga0ebb53254fa0a4439ca102bf98a2e60c">More...</a><br /></td></tr>
<tr class="separator:ga0ebb53254fa0a4439ca102bf98a2e60c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef4dde6d2ec4eb16f045d3a2400e4f19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gaef4dde6d2ec4eb16f045d3a2400e4f19">XRFDC_NCO_UPDT_OFFSET</a>&#160;&#160;&#160;0x08CU</td></tr>
<tr class="memdesc:gaef4dde6d2ec4eb16f045d3a2400e4f19"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC/DAC NCO Update mode Register.  <a href="#gaef4dde6d2ec4eb16f045d3a2400e4f19">More...</a><br /></td></tr>
<tr class="separator:gaef4dde6d2ec4eb16f045d3a2400e4f19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89750f53c53bf9b803b7f4b1e6baf47d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga89750f53c53bf9b803b7f4b1e6baf47d">XRFDC_NCO_RST_OFFSET</a>&#160;&#160;&#160;0x090U</td></tr>
<tr class="memdesc:ga89750f53c53bf9b803b7f4b1e6baf47d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC/DAC NCO Phase Reset Register.  <a href="#ga89750f53c53bf9b803b7f4b1e6baf47d">More...</a><br /></td></tr>
<tr class="separator:ga89750f53c53bf9b803b7f4b1e6baf47d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63604df4de7c15ca615a3556499b2260"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga63604df4de7c15ca615a3556499b2260">XRFDC_ADC_NCO_FQWD_UPP_OFFSET</a>&#160;&#160;&#160;0x094U</td></tr>
<tr class="memdesc:ga63604df4de7c15ca615a3556499b2260"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC NCO Frequency Word[47:32] Register.  <a href="#ga63604df4de7c15ca615a3556499b2260">More...</a><br /></td></tr>
<tr class="separator:ga63604df4de7c15ca615a3556499b2260"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1844134f5177f1ccec8eb9b11ab05e33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga1844134f5177f1ccec8eb9b11ab05e33">XRFDC_ADC_NCO_FQWD_MID_OFFSET</a>&#160;&#160;&#160;0x098U</td></tr>
<tr class="memdesc:ga1844134f5177f1ccec8eb9b11ab05e33"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC NCO Frequency Word[31:16] Register.  <a href="#ga1844134f5177f1ccec8eb9b11ab05e33">More...</a><br /></td></tr>
<tr class="separator:ga1844134f5177f1ccec8eb9b11ab05e33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1127c44e2f1c220a40704269365edf18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga1127c44e2f1c220a40704269365edf18">XRFDC_ADC_NCO_FQWD_LOW_OFFSET</a>&#160;&#160;&#160;0x09CU</td></tr>
<tr class="memdesc:ga1127c44e2f1c220a40704269365edf18"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC NCO Frequency Word[15:0] Register.  <a href="#ga1127c44e2f1c220a40704269365edf18">More...</a><br /></td></tr>
<tr class="separator:ga1127c44e2f1c220a40704269365edf18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab08fa7dedfc69dccb3e9ff72b128df80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gab08fa7dedfc69dccb3e9ff72b128df80">XRFDC_NCO_PHASE_UPP_OFFSET</a>&#160;&#160;&#160;0x0A0U</td></tr>
<tr class="memdesc:gab08fa7dedfc69dccb3e9ff72b128df80"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC/DAC NCO Phase[17:16] Register.  <a href="#gab08fa7dedfc69dccb3e9ff72b128df80">More...</a><br /></td></tr>
<tr class="separator:gab08fa7dedfc69dccb3e9ff72b128df80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98aa4878d8ddb1d681f33a1221185398"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga98aa4878d8ddb1d681f33a1221185398">XRFDC_NCO_PHASE_LOW_OFFSET</a>&#160;&#160;&#160;0x0A4U</td></tr>
<tr class="memdesc:ga98aa4878d8ddb1d681f33a1221185398"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC/DAC NCO Phase[15:0] Register.  <a href="#ga98aa4878d8ddb1d681f33a1221185398">More...</a><br /></td></tr>
<tr class="separator:ga98aa4878d8ddb1d681f33a1221185398"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf73e35ca19fb6ac80abbfcb30437674"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gabf73e35ca19fb6ac80abbfcb30437674">XRFDC_ADC_NCO_PHASE_MOD_OFFSET</a>&#160;&#160;&#160;0x0A8U</td></tr>
<tr class="memdesc:gabf73e35ca19fb6ac80abbfcb30437674"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC NCO Phase Mode Register.  <a href="#gabf73e35ca19fb6ac80abbfcb30437674">More...</a><br /></td></tr>
<tr class="separator:gabf73e35ca19fb6ac80abbfcb30437674"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56cc565194c7196b1eb05e3943ba46cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga56cc565194c7196b1eb05e3943ba46cd">XRFDC_QMC_UPDT_OFFSET</a>&#160;&#160;&#160;0x0C8U</td></tr>
<tr class="memdesc:ga56cc565194c7196b1eb05e3943ba46cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC/DAC QMC Update Mode Register.  <a href="#ga56cc565194c7196b1eb05e3943ba46cd">More...</a><br /></td></tr>
<tr class="separator:ga56cc565194c7196b1eb05e3943ba46cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd6eb2446c86b9f8aab5878f7bcea9ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gafd6eb2446c86b9f8aab5878f7bcea9ca">XRFDC_QMC_CFG_OFFSET</a>&#160;&#160;&#160;0x0CCU</td></tr>
<tr class="memdesc:gafd6eb2446c86b9f8aab5878f7bcea9ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC/DAC QMC Config Register.  <a href="#gafd6eb2446c86b9f8aab5878f7bcea9ca">More...</a><br /></td></tr>
<tr class="separator:gafd6eb2446c86b9f8aab5878f7bcea9ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf361c4825b276fc7fe5d86cdefaaf4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gadf361c4825b276fc7fe5d86cdefaaf4c">XRFDC_QMC_OFF_OFFSET</a>&#160;&#160;&#160;0x0D0U</td></tr>
<tr class="memdesc:gadf361c4825b276fc7fe5d86cdefaaf4c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC/DAC QMC Offset Correction Register.  <a href="#gadf361c4825b276fc7fe5d86cdefaaf4c">More...</a><br /></td></tr>
<tr class="separator:gadf361c4825b276fc7fe5d86cdefaaf4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga194b4b88e868b4265846fdd5f2477647"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga194b4b88e868b4265846fdd5f2477647">XRFDC_QMC_GAIN_OFFSET</a>&#160;&#160;&#160;0x0D4U</td></tr>
<tr class="memdesc:ga194b4b88e868b4265846fdd5f2477647"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC/DAC QMC Gain Correction Register.  <a href="#ga194b4b88e868b4265846fdd5f2477647">More...</a><br /></td></tr>
<tr class="separator:ga194b4b88e868b4265846fdd5f2477647"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3ae417057fbc9457e804936ec9004cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gac3ae417057fbc9457e804936ec9004cc">XRFDC_QMC_PHASE_OFFSET</a>&#160;&#160;&#160;0x0D8U</td></tr>
<tr class="memdesc:gac3ae417057fbc9457e804936ec9004cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC/DAC QMC Phase Correction Register.  <a href="#gac3ae417057fbc9457e804936ec9004cc">More...</a><br /></td></tr>
<tr class="separator:gac3ae417057fbc9457e804936ec9004cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8133892750e33d55d1f17ed50eee2314"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga8133892750e33d55d1f17ed50eee2314">XRFDC_ADC_CRSE_DLY_UPDT_OFFSET</a>&#160;&#160;&#160;0x0DCU</td></tr>
<tr class="memdesc:ga8133892750e33d55d1f17ed50eee2314"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Coarse Delay Update Register.  <a href="#ga8133892750e33d55d1f17ed50eee2314">More...</a><br /></td></tr>
<tr class="separator:ga8133892750e33d55d1f17ed50eee2314"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff8002a03630bc9b752b4b34187404af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gaff8002a03630bc9b752b4b34187404af">XRFDC_DAC_CRSE_DLY_UPDT_OFFSET</a>&#160;&#160;&#160;0x0E0U</td></tr>
<tr class="memdesc:gaff8002a03630bc9b752b4b34187404af"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC Coarse Delay Update Register.  <a href="#gaff8002a03630bc9b752b4b34187404af">More...</a><br /></td></tr>
<tr class="separator:gaff8002a03630bc9b752b4b34187404af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae335d227c3e199508e6b0452ba3f6296"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gae335d227c3e199508e6b0452ba3f6296">XRFDC_ADC_CRSE_DLY_CFG_OFFSET</a>&#160;&#160;&#160;0x0E0U</td></tr>
<tr class="memdesc:gae335d227c3e199508e6b0452ba3f6296"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Coarse delay Config Register.  <a href="#gae335d227c3e199508e6b0452ba3f6296">More...</a><br /></td></tr>
<tr class="separator:gae335d227c3e199508e6b0452ba3f6296"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae784e08ee24ab9bba6fe122bd1b00119"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gae784e08ee24ab9bba6fe122bd1b00119">XRFDC_DAC_CRSE_DLY_CFG_OFFSET</a>&#160;&#160;&#160;0x0DCU</td></tr>
<tr class="memdesc:gae784e08ee24ab9bba6fe122bd1b00119"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC Coarse delay Config Register.  <a href="#gae784e08ee24ab9bba6fe122bd1b00119">More...</a><br /></td></tr>
<tr class="separator:gae784e08ee24ab9bba6fe122bd1b00119"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcc2fbf2c2eb8fa22a74c70694bf87b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gadcc2fbf2c2eb8fa22a74c70694bf87b6">XRFDC_ADC_DAT_SCAL_CFG_OFFSET</a>&#160;&#160;&#160;0x0E4U</td></tr>
<tr class="memdesc:gadcc2fbf2c2eb8fa22a74c70694bf87b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Data Scaling Config Register.  <a href="#gadcc2fbf2c2eb8fa22a74c70694bf87b6">More...</a><br /></td></tr>
<tr class="separator:gadcc2fbf2c2eb8fa22a74c70694bf87b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4594c23883f6356a94c447a638288575"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga4594c23883f6356a94c447a638288575">XRFDC_ADC_SWITCH_MATRX_OFFSET</a>&#160;&#160;&#160;0x0E8U</td></tr>
<tr class="memdesc:ga4594c23883f6356a94c447a638288575"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Switch Matrix Config Register.  <a href="#ga4594c23883f6356a94c447a638288575">More...</a><br /></td></tr>
<tr class="separator:ga4594c23883f6356a94c447a638288575"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga618e1be96c3d091ed26b9186c5da8d50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga618e1be96c3d091ed26b9186c5da8d50">XRFDC_ADC_TRSHD0_CFG_OFFSET</a>&#160;&#160;&#160;0x0ECU</td></tr>
<tr class="memdesc:ga618e1be96c3d091ed26b9186c5da8d50"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Threshold0 Config Register.  <a href="#ga618e1be96c3d091ed26b9186c5da8d50">More...</a><br /></td></tr>
<tr class="separator:ga618e1be96c3d091ed26b9186c5da8d50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc3782c386a46e229271fce06ebe2b94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gafc3782c386a46e229271fce06ebe2b94">XRFDC_ADC_TRSHD0_AVG_UP_OFFSET</a>&#160;&#160;&#160;0x0F0U</td></tr>
<tr class="memdesc:gafc3782c386a46e229271fce06ebe2b94"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Threshold0 Average[31:16] Register.  <a href="#gafc3782c386a46e229271fce06ebe2b94">More...</a><br /></td></tr>
<tr class="separator:gafc3782c386a46e229271fce06ebe2b94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fb61cf86024132b24efbde6924c1024"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga1fb61cf86024132b24efbde6924c1024">XRFDC_ADC_TRSHD0_AVG_LO_OFFSET</a>&#160;&#160;&#160;0x0F4U</td></tr>
<tr class="memdesc:ga1fb61cf86024132b24efbde6924c1024"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Threshold0 Average[15:0] Register.  <a href="#ga1fb61cf86024132b24efbde6924c1024">More...</a><br /></td></tr>
<tr class="separator:ga1fb61cf86024132b24efbde6924c1024"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaceb9bd0439d92cceac590d9ea9b1c1bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gaceb9bd0439d92cceac590d9ea9b1c1bf">XRFDC_ADC_TRSHD0_UNDER_OFFSET</a>&#160;&#160;&#160;0x0F8U</td></tr>
<tr class="memdesc:gaceb9bd0439d92cceac590d9ea9b1c1bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Threshold0 Under Threshold Register.  <a href="#gaceb9bd0439d92cceac590d9ea9b1c1bf">More...</a><br /></td></tr>
<tr class="separator:gaceb9bd0439d92cceac590d9ea9b1c1bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d852a948038475db38f73493268e1a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga2d852a948038475db38f73493268e1a0">XRFDC_ADC_TRSHD0_OVER_OFFSET</a>&#160;&#160;&#160;0x0FCU</td></tr>
<tr class="memdesc:ga2d852a948038475db38f73493268e1a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Threshold0 Over Threshold Register.  <a href="#ga2d852a948038475db38f73493268e1a0">More...</a><br /></td></tr>
<tr class="separator:ga2d852a948038475db38f73493268e1a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9c1f8e41d63cbb570c6ca8e4dd2602d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gad9c1f8e41d63cbb570c6ca8e4dd2602d">XRFDC_ADC_TRSHD1_CFG_OFFSET</a>&#160;&#160;&#160;0x100U</td></tr>
<tr class="memdesc:gad9c1f8e41d63cbb570c6ca8e4dd2602d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Threshold1 Config Register.  <a href="#gad9c1f8e41d63cbb570c6ca8e4dd2602d">More...</a><br /></td></tr>
<tr class="separator:gad9c1f8e41d63cbb570c6ca8e4dd2602d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2ab09d8237ffb91f5c064a5fe5c9c79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gab2ab09d8237ffb91f5c064a5fe5c9c79">XRFDC_ADC_TRSHD1_AVG_UP_OFFSET</a>&#160;&#160;&#160;0x104U</td></tr>
<tr class="memdesc:gab2ab09d8237ffb91f5c064a5fe5c9c79"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Threshold1 Average[31:16] Register.  <a href="#gab2ab09d8237ffb91f5c064a5fe5c9c79">More...</a><br /></td></tr>
<tr class="separator:gab2ab09d8237ffb91f5c064a5fe5c9c79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f44d7132eab56d77b666b95ebaa5974"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga9f44d7132eab56d77b666b95ebaa5974">XRFDC_ADC_TRSHD1_AVG_LO_OFFSET</a>&#160;&#160;&#160;0x108U</td></tr>
<tr class="memdesc:ga9f44d7132eab56d77b666b95ebaa5974"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Threshold1 Average[15:0] Register.  <a href="#ga9f44d7132eab56d77b666b95ebaa5974">More...</a><br /></td></tr>
<tr class="separator:ga9f44d7132eab56d77b666b95ebaa5974"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c94834dee093323be3e7cf0bd66a409"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga5c94834dee093323be3e7cf0bd66a409">XRFDC_ADC_TRSHD1_UNDER_OFFSET</a>&#160;&#160;&#160;0x10CU</td></tr>
<tr class="memdesc:ga5c94834dee093323be3e7cf0bd66a409"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Threshold1 Under Threshold Register.  <a href="#ga5c94834dee093323be3e7cf0bd66a409">More...</a><br /></td></tr>
<tr class="separator:ga5c94834dee093323be3e7cf0bd66a409"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3085d89c7943e580f3457da407e202f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga3085d89c7943e580f3457da407e202f5">XRFDC_ADC_TRSHD1_OVER_OFFSET</a>&#160;&#160;&#160;0x110U</td></tr>
<tr class="memdesc:ga3085d89c7943e580f3457da407e202f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Threshold1 Over Threshold Register.  <a href="#ga3085d89c7943e580f3457da407e202f5">More...</a><br /></td></tr>
<tr class="separator:ga3085d89c7943e580f3457da407e202f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34a11c34bb81c3124539cf8b7d54da5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga34a11c34bb81c3124539cf8b7d54da5d">XRFDC_ADC_FEND_DAT_CRL_OFFSET</a>&#160;&#160;&#160;0x140U</td></tr>
<tr class="memdesc:ga34a11c34bb81c3124539cf8b7d54da5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Front end Data Control Register.  <a href="#ga34a11c34bb81c3124539cf8b7d54da5d">More...</a><br /></td></tr>
<tr class="separator:ga34a11c34bb81c3124539cf8b7d54da5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacaa9a2ac591c8000d815f63e881d00f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gacaa9a2ac591c8000d815f63e881d00f1">XRFDC_ADC_TI_DCB_CRL0_OFFSET</a>&#160;&#160;&#160;0x144U</td></tr>
<tr class="memdesc:gacaa9a2ac591c8000d815f63e881d00f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Time Interleaved digital correction block gain control0 Register.  <a href="#gacaa9a2ac591c8000d815f63e881d00f1">More...</a><br /></td></tr>
<tr class="separator:gacaa9a2ac591c8000d815f63e881d00f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac98e45d6a55cf51119a9f0a3cd93e348"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gac98e45d6a55cf51119a9f0a3cd93e348">XRFDC_ADC_TI_DCB_CRL1_OFFSET</a>&#160;&#160;&#160;0x148U</td></tr>
<tr class="memdesc:gac98e45d6a55cf51119a9f0a3cd93e348"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Time Interleaved digital correction block gain control1 Register.  <a href="#gac98e45d6a55cf51119a9f0a3cd93e348">More...</a><br /></td></tr>
<tr class="separator:gac98e45d6a55cf51119a9f0a3cd93e348"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga833f68798597f327180f9a55725ced8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga833f68798597f327180f9a55725ced8e">XRFDC_ADC_TI_DCB_CRL2_OFFSET</a>&#160;&#160;&#160;0x14CU</td></tr>
<tr class="memdesc:ga833f68798597f327180f9a55725ced8e"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Time Interleaved digital correction block gain control2 Register.  <a href="#ga833f68798597f327180f9a55725ced8e">More...</a><br /></td></tr>
<tr class="separator:ga833f68798597f327180f9a55725ced8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb2e0265fbc3b6dbe3218eb87cb34de1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gabb2e0265fbc3b6dbe3218eb87cb34de1">XRFDC_ADC_TI_DCB_CRL3_OFFSET</a>&#160;&#160;&#160;0x150U</td></tr>
<tr class="memdesc:gabb2e0265fbc3b6dbe3218eb87cb34de1"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Time Interleaved digital correction block gain control3 Register.  <a href="#gabb2e0265fbc3b6dbe3218eb87cb34de1">More...</a><br /></td></tr>
<tr class="separator:gabb2e0265fbc3b6dbe3218eb87cb34de1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92a974ea3a027dab8edf9a752317f182"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga92a974ea3a027dab8edf9a752317f182">XRFDC_ADC_TI_TISK_CRL0_OFFSET</a>&#160;&#160;&#160;0x154U</td></tr>
<tr class="memdesc:ga92a974ea3a027dab8edf9a752317f182"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Time skew correction control bits0 Register.  <a href="#ga92a974ea3a027dab8edf9a752317f182">More...</a><br /></td></tr>
<tr class="separator:ga92a974ea3a027dab8edf9a752317f182"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ad46a818c4133624a1cdcc45400d932"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga8ad46a818c4133624a1cdcc45400d932">XRFDC_DAC_MC_CFG0_OFFSET</a>&#160;&#160;&#160;0x1C4U</td></tr>
<tr class="memdesc:ga8ad46a818c4133624a1cdcc45400d932"><td class="mdescLeft">&#160;</td><td class="mdescRight">Static Configuration data for DAC Analog.  <a href="#ga8ad46a818c4133624a1cdcc45400d932">More...</a><br /></td></tr>
<tr class="separator:ga8ad46a818c4133624a1cdcc45400d932"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a58a307c4ad73f6da874f4ff88f786a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga0a58a307c4ad73f6da874f4ff88f786a">XRFDC_ADC_TI_TISK_CRL1_OFFSET</a>&#160;&#160;&#160;0x158U</td></tr>
<tr class="memdesc:ga0a58a307c4ad73f6da874f4ff88f786a"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Time skew correction control bits1 Register.  <a href="#ga0a58a307c4ad73f6da874f4ff88f786a">More...</a><br /></td></tr>
<tr class="separator:ga0a58a307c4ad73f6da874f4ff88f786a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83a421b462df8000e86125f3251bfbe1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga83a421b462df8000e86125f3251bfbe1">XRFDC_ADC_TI_TISK_CRL2_OFFSET</a>&#160;&#160;&#160;0x15CU</td></tr>
<tr class="memdesc:ga83a421b462df8000e86125f3251bfbe1"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Time skew correction control bits2 Register.  <a href="#ga83a421b462df8000e86125f3251bfbe1">More...</a><br /></td></tr>
<tr class="separator:ga83a421b462df8000e86125f3251bfbe1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0dc9c1df0ec6589af4829817a8591a74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga0dc9c1df0ec6589af4829817a8591a74">XRFDC_ADC_TI_TISK_CRL3_OFFSET</a>&#160;&#160;&#160;0x160U</td></tr>
<tr class="memdesc:ga0dc9c1df0ec6589af4829817a8591a74"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Time skew correction control bits3 Register.  <a href="#ga0dc9c1df0ec6589af4829817a8591a74">More...</a><br /></td></tr>
<tr class="separator:ga0dc9c1df0ec6589af4829817a8591a74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad24b75c24ec043f409e8219abab7b262"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gad24b75c24ec043f409e8219abab7b262">XRFDC_ADC_TI_TISK_CRL4_OFFSET</a>&#160;&#160;&#160;0x164U</td></tr>
<tr class="memdesc:gad24b75c24ec043f409e8219abab7b262"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Time skew correction control bits4 Register.  <a href="#gad24b75c24ec043f409e8219abab7b262">More...</a><br /></td></tr>
<tr class="separator:gad24b75c24ec043f409e8219abab7b262"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf3e5b06abc8d03f292ca3d902234fe5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gabf3e5b06abc8d03f292ca3d902234fe5">XRFDC_ADC_TI_TISK_DAC0_OFFSET</a>&#160;&#160;&#160;0x168U</td></tr>
<tr class="memdesc:gabf3e5b06abc8d03f292ca3d902234fe5"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Time skew DAC cal code of subadc ch0 Register.  <a href="#gabf3e5b06abc8d03f292ca3d902234fe5">More...</a><br /></td></tr>
<tr class="separator:gabf3e5b06abc8d03f292ca3d902234fe5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga831959bfe4c483d08cb77623f1f13edd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga831959bfe4c483d08cb77623f1f13edd">XRFDC_ADC_TI_TISK_DAC1_OFFSET</a>&#160;&#160;&#160;0x16CU</td></tr>
<tr class="memdesc:ga831959bfe4c483d08cb77623f1f13edd"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Time skew DAC cal code of subadc ch1 Register.  <a href="#ga831959bfe4c483d08cb77623f1f13edd">More...</a><br /></td></tr>
<tr class="separator:ga831959bfe4c483d08cb77623f1f13edd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6148f6116c9e220d2751b771326798a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga6148f6116c9e220d2751b771326798a6">XRFDC_ADC_TI_TISK_DAC2_OFFSET</a>&#160;&#160;&#160;0x170U</td></tr>
<tr class="memdesc:ga6148f6116c9e220d2751b771326798a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Time skew DAC cal code of subadc ch2 Register.  <a href="#ga6148f6116c9e220d2751b771326798a6">More...</a><br /></td></tr>
<tr class="separator:ga6148f6116c9e220d2751b771326798a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga951a4a7cf568a41b10e143d8da78ec21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga951a4a7cf568a41b10e143d8da78ec21">XRFDC_ADC_TI_TISK_DAC3_OFFSET</a>&#160;&#160;&#160;0x174U</td></tr>
<tr class="memdesc:ga951a4a7cf568a41b10e143d8da78ec21"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Time skew DAC cal code of subadc ch3 Register.  <a href="#ga951a4a7cf568a41b10e143d8da78ec21">More...</a><br /></td></tr>
<tr class="separator:ga951a4a7cf568a41b10e143d8da78ec21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20348181af19eb3ac2ac6d49dc06834c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga20348181af19eb3ac2ac6d49dc06834c">XRFDC_ADC_TI_TISK_DACP0_OFFSET</a>&#160;&#160;&#160;0x178U</td></tr>
<tr class="memdesc:ga20348181af19eb3ac2ac6d49dc06834c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Time skew DAC cal code of subadc ch0 Register.  <a href="#ga20348181af19eb3ac2ac6d49dc06834c">More...</a><br /></td></tr>
<tr class="separator:ga20348181af19eb3ac2ac6d49dc06834c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85877361f037c79c8c2f71bb49e8188b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga85877361f037c79c8c2f71bb49e8188b">XRFDC_ADC_TI_TISK_DACP1_OFFSET</a>&#160;&#160;&#160;0x17CU</td></tr>
<tr class="memdesc:ga85877361f037c79c8c2f71bb49e8188b"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Time skew DAC cal code of subadc ch1 Register.  <a href="#ga85877361f037c79c8c2f71bb49e8188b">More...</a><br /></td></tr>
<tr class="separator:ga85877361f037c79c8c2f71bb49e8188b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf74869e0ed59ad127a80d1794309a731"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gaf74869e0ed59ad127a80d1794309a731">XRFDC_ADC_TI_TISK_DACP2_OFFSET</a>&#160;&#160;&#160;0x180U</td></tr>
<tr class="memdesc:gaf74869e0ed59ad127a80d1794309a731"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Time skew DAC cal code of subadc ch2 Register.  <a href="#gaf74869e0ed59ad127a80d1794309a731">More...</a><br /></td></tr>
<tr class="separator:gaf74869e0ed59ad127a80d1794309a731"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga368bfc98cb9a6108f075a83f55e29cb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga368bfc98cb9a6108f075a83f55e29cb7">XRFDC_ADC_TI_TISK_DACP3_OFFSET</a>&#160;&#160;&#160;0x184U</td></tr>
<tr class="memdesc:ga368bfc98cb9a6108f075a83f55e29cb7"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Time skew DAC cal code of subadc ch3 Register.  <a href="#ga368bfc98cb9a6108f075a83f55e29cb7">More...</a><br /></td></tr>
<tr class="separator:ga368bfc98cb9a6108f075a83f55e29cb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf58758e5a7e4d0cdcbef777c033202b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gaf58758e5a7e4d0cdcbef777c033202b1">XRFDC_ADC0_SUBDRP_ADDR_OFFSET</a>&#160;&#160;&#160;0x198U</td></tr>
<tr class="memdesc:gaf58758e5a7e4d0cdcbef777c033202b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">subadc0, sub-drp address of target Register  <a href="#gaf58758e5a7e4d0cdcbef777c033202b1">More...</a><br /></td></tr>
<tr class="separator:gaf58758e5a7e4d0cdcbef777c033202b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf9d29ac3311c4a2a673f8afc773610f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gacf9d29ac3311c4a2a673f8afc773610f">XRFDC_ADC0_SUBDRP_DAT_OFFSET</a>&#160;&#160;&#160;0x19CU</td></tr>
<tr class="memdesc:gacf9d29ac3311c4a2a673f8afc773610f"><td class="mdescLeft">&#160;</td><td class="mdescRight">subadc0, sub-drp data of target Register  <a href="#gacf9d29ac3311c4a2a673f8afc773610f">More...</a><br /></td></tr>
<tr class="separator:gacf9d29ac3311c4a2a673f8afc773610f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2f8277f13b756250b604fd42453d1d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gad2f8277f13b756250b604fd42453d1d6">XRFDC_ADC1_SUBDRP_ADDR_OFFSET</a>&#160;&#160;&#160;0x1A0U</td></tr>
<tr class="memdesc:gad2f8277f13b756250b604fd42453d1d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">subadc1, sub-drp address of target Register  <a href="#gad2f8277f13b756250b604fd42453d1d6">More...</a><br /></td></tr>
<tr class="separator:gad2f8277f13b756250b604fd42453d1d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed2f1d6d6a61add79f48a6434a26a5f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gaed2f1d6d6a61add79f48a6434a26a5f6">XRFDC_ADC1_SUBDRP_DAT_OFFSET</a>&#160;&#160;&#160;0x1A4U</td></tr>
<tr class="memdesc:gaed2f1d6d6a61add79f48a6434a26a5f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">subadc1, sub-drp data of target Register  <a href="#gaed2f1d6d6a61add79f48a6434a26a5f6">More...</a><br /></td></tr>
<tr class="separator:gaed2f1d6d6a61add79f48a6434a26a5f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae776186e5723ee23daf435b30da7ef0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gae776186e5723ee23daf435b30da7ef0c">XRFDC_ADC2_SUBDRP_ADDR_OFFSET</a>&#160;&#160;&#160;0x1A8U</td></tr>
<tr class="memdesc:gae776186e5723ee23daf435b30da7ef0c"><td class="mdescLeft">&#160;</td><td class="mdescRight">subadc2, sub-drp address of target Register  <a href="#gae776186e5723ee23daf435b30da7ef0c">More...</a><br /></td></tr>
<tr class="separator:gae776186e5723ee23daf435b30da7ef0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed1425b39e2b6a47c40e32ac337db699"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gaed1425b39e2b6a47c40e32ac337db699">XRFDC_ADC2_SUBDRP_DAT_OFFSET</a>&#160;&#160;&#160;0x1ACU</td></tr>
<tr class="memdesc:gaed1425b39e2b6a47c40e32ac337db699"><td class="mdescLeft">&#160;</td><td class="mdescRight">subadc2, sub-drp data of target Register  <a href="#gaed1425b39e2b6a47c40e32ac337db699">More...</a><br /></td></tr>
<tr class="separator:gaed1425b39e2b6a47c40e32ac337db699"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd0735c2bbd0854179362bd70c355658"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gafd0735c2bbd0854179362bd70c355658">XRFDC_ADC3_SUBDRP_ADDR_OFFSET</a>&#160;&#160;&#160;0x1B0U</td></tr>
<tr class="memdesc:gafd0735c2bbd0854179362bd70c355658"><td class="mdescLeft">&#160;</td><td class="mdescRight">subadc3, sub-drp address of target Register  <a href="#gafd0735c2bbd0854179362bd70c355658">More...</a><br /></td></tr>
<tr class="separator:gafd0735c2bbd0854179362bd70c355658"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7035f446284f27a9faf2c0ea1c3e9a71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga7035f446284f27a9faf2c0ea1c3e9a71">XRFDC_ADC3_SUBDRP_DAT_OFFSET</a>&#160;&#160;&#160;0x1B4U</td></tr>
<tr class="memdesc:ga7035f446284f27a9faf2c0ea1c3e9a71"><td class="mdescLeft">&#160;</td><td class="mdescRight">subadc3, sub-drp data of target Register  <a href="#ga7035f446284f27a9faf2c0ea1c3e9a71">More...</a><br /></td></tr>
<tr class="separator:ga7035f446284f27a9faf2c0ea1c3e9a71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ba67f71fca4764e31413f3f3a3833ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga0ba67f71fca4764e31413f3f3a3833ae">XRFDC_ADC_RX_MC_PWRDWN_OFFSET</a>&#160;&#160;&#160;0x1C0U</td></tr>
<tr class="memdesc:ga0ba67f71fca4764e31413f3f3a3833ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Static configuration bits for ADC(RX) analog Register.  <a href="#ga0ba67f71fca4764e31413f3f3a3833ae">More...</a><br /></td></tr>
<tr class="separator:ga0ba67f71fca4764e31413f3f3a3833ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ee1b46f3d577063eb34450e58046ae3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga8ee1b46f3d577063eb34450e58046ae3">XRFDC_ADC_DAC_MC_CFG0_OFFSET</a>&#160;&#160;&#160;0x1C4U</td></tr>
<tr class="memdesc:ga8ee1b46f3d577063eb34450e58046ae3"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC/DAC Static configuration bits for ADC/DAC analog Register.  <a href="#ga8ee1b46f3d577063eb34450e58046ae3">More...</a><br /></td></tr>
<tr class="separator:ga8ee1b46f3d577063eb34450e58046ae3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fc76441cb561c9b1a5cfe45c19a3ea9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga7fc76441cb561c9b1a5cfe45c19a3ea9">XRFDC_ADC_DAC_MC_CFG1_OFFSET</a>&#160;&#160;&#160;0x1C8U</td></tr>
<tr class="memdesc:ga7fc76441cb561c9b1a5cfe45c19a3ea9"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC/DAC Static configuration bits for ADC/DAC analog Register.  <a href="#ga7fc76441cb561c9b1a5cfe45c19a3ea9">More...</a><br /></td></tr>
<tr class="separator:ga7fc76441cb561c9b1a5cfe45c19a3ea9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ee17f4d76b2f205d1498847f4e0cfa3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga7ee17f4d76b2f205d1498847f4e0cfa3">XRFDC_ADC_DAC_MC_CFG2_OFFSET</a>&#160;&#160;&#160;0x1CCU</td></tr>
<tr class="memdesc:ga7ee17f4d76b2f205d1498847f4e0cfa3"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC/DAC Static configuration bits for ADC/DAC analog Register.  <a href="#ga7ee17f4d76b2f205d1498847f4e0cfa3">More...</a><br /></td></tr>
<tr class="separator:ga7ee17f4d76b2f205d1498847f4e0cfa3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga254695ad1dfc8e8feae3086f391852f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga254695ad1dfc8e8feae3086f391852f0">XRFDC_DAC_MC_CFG3_OFFSET</a>&#160;&#160;&#160;0x1D0U</td></tr>
<tr class="memdesc:ga254695ad1dfc8e8feae3086f391852f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC Static configuration bits for DAC analog Register.  <a href="#ga254695ad1dfc8e8feae3086f391852f0">More...</a><br /></td></tr>
<tr class="separator:ga254695ad1dfc8e8feae3086f391852f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84b7b15491770ceaf1a587bb0b4e7d76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga84b7b15491770ceaf1a587bb0b4e7d76">XRFDC_ADC_RXPR_MC_CFG0_OFFSET</a>&#160;&#160;&#160;0x1D0U</td></tr>
<tr class="memdesc:ga84b7b15491770ceaf1a587bb0b4e7d76"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC RX Pair static Configuration Register.  <a href="#ga84b7b15491770ceaf1a587bb0b4e7d76">More...</a><br /></td></tr>
<tr class="separator:ga84b7b15491770ceaf1a587bb0b4e7d76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48f47e8bc1b303ca30865495626d070e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga48f47e8bc1b303ca30865495626d070e">XRFDC_ADC_RXPR_MC_CFG1_OFFSET</a>&#160;&#160;&#160;0x1D4U</td></tr>
<tr class="memdesc:ga48f47e8bc1b303ca30865495626d070e"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC RX Pair static Configuration Register.  <a href="#ga48f47e8bc1b303ca30865495626d070e">More...</a><br /></td></tr>
<tr class="separator:ga48f47e8bc1b303ca30865495626d070e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9b9cd24665a2a7f0c4c10358968e616"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gaa9b9cd24665a2a7f0c4c10358968e616">XRFDC_ADC_TI_DCBSTS0_BG_OFFSET</a>&#160;&#160;&#160;0x200U</td></tr>
<tr class="memdesc:gaa9b9cd24665a2a7f0c4c10358968e616"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC DCB Status0 BG Register.  <a href="#gaa9b9cd24665a2a7f0c4c10358968e616">More...</a><br /></td></tr>
<tr class="separator:gaa9b9cd24665a2a7f0c4c10358968e616"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8960c84f9cb08826475301a3aa8321b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gae8960c84f9cb08826475301a3aa8321b">XRFDC_ADC_TI_DCBSTS0_FG_OFFSET</a>&#160;&#160;&#160;0x204U</td></tr>
<tr class="memdesc:gae8960c84f9cb08826475301a3aa8321b"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC DCB Status0 FG Register.  <a href="#gae8960c84f9cb08826475301a3aa8321b">More...</a><br /></td></tr>
<tr class="separator:gae8960c84f9cb08826475301a3aa8321b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3591a0a28304e5c255b0b579424c72f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga3591a0a28304e5c255b0b579424c72f6">XRFDC_ADC_TI_DCBSTS1_BG_OFFSET</a>&#160;&#160;&#160;0x208U</td></tr>
<tr class="memdesc:ga3591a0a28304e5c255b0b579424c72f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC DCB Status1 BG Register.  <a href="#ga3591a0a28304e5c255b0b579424c72f6">More...</a><br /></td></tr>
<tr class="separator:ga3591a0a28304e5c255b0b579424c72f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1494617f5af8c1e1640639d46b7356d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gae1494617f5af8c1e1640639d46b7356d">XRFDC_ADC_TI_DCBSTS1_FG_OFFSET</a>&#160;&#160;&#160;0x20CU</td></tr>
<tr class="memdesc:gae1494617f5af8c1e1640639d46b7356d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC DCB Status1 FG Register.  <a href="#gae1494617f5af8c1e1640639d46b7356d">More...</a><br /></td></tr>
<tr class="separator:gae1494617f5af8c1e1640639d46b7356d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87c370ecdd9018569eaec4122978543a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga87c370ecdd9018569eaec4122978543a">XRFDC_ADC_TI_DCBSTS2_BG_OFFSET</a>&#160;&#160;&#160;0x210U</td></tr>
<tr class="memdesc:ga87c370ecdd9018569eaec4122978543a"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC DCB Status2 BG Register.  <a href="#ga87c370ecdd9018569eaec4122978543a">More...</a><br /></td></tr>
<tr class="separator:ga87c370ecdd9018569eaec4122978543a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95679cb1d9980374f8d1ca9715ad4e79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga95679cb1d9980374f8d1ca9715ad4e79">XRFDC_ADC_TI_DCBSTS2_FG_OFFSET</a>&#160;&#160;&#160;0x214U</td></tr>
<tr class="memdesc:ga95679cb1d9980374f8d1ca9715ad4e79"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC DCB Status2 FG Register.  <a href="#ga95679cb1d9980374f8d1ca9715ad4e79">More...</a><br /></td></tr>
<tr class="separator:ga95679cb1d9980374f8d1ca9715ad4e79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d0f75c08ebb278f12d58237fae8f268"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga0d0f75c08ebb278f12d58237fae8f268">XRFDC_ADC_TI_DCBSTS3_BG_OFFSET</a>&#160;&#160;&#160;0x218U</td></tr>
<tr class="memdesc:ga0d0f75c08ebb278f12d58237fae8f268"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC DCB Status3 BG Register.  <a href="#ga0d0f75c08ebb278f12d58237fae8f268">More...</a><br /></td></tr>
<tr class="separator:ga0d0f75c08ebb278f12d58237fae8f268"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22e0c5475801baa8ab27e2585efe73a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga22e0c5475801baa8ab27e2585efe73a1">XRFDC_ADC_TI_DCBSTS3_FG_OFFSET</a>&#160;&#160;&#160;0x21CU</td></tr>
<tr class="memdesc:ga22e0c5475801baa8ab27e2585efe73a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC DCB Status3 FG Register.  <a href="#ga22e0c5475801baa8ab27e2585efe73a1">More...</a><br /></td></tr>
<tr class="separator:ga22e0c5475801baa8ab27e2585efe73a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0683daf3842e55947f2590409c7689c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga0683daf3842e55947f2590409c7689c8">XRFDC_ADC_TI_DCBSTS4_MB_OFFSET</a>&#160;&#160;&#160;0x220U</td></tr>
<tr class="memdesc:ga0683daf3842e55947f2590409c7689c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC DCB Status4 MSB Register.  <a href="#ga0683daf3842e55947f2590409c7689c8">More...</a><br /></td></tr>
<tr class="separator:ga0683daf3842e55947f2590409c7689c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae41a399d2c1545340dbf878e7dd46d6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gae41a399d2c1545340dbf878e7dd46d6b">XRFDC_ADC_TI_DCBSTS4_LB_OFFSET</a>&#160;&#160;&#160;0x224U</td></tr>
<tr class="memdesc:gae41a399d2c1545340dbf878e7dd46d6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC DCB Status4 LSB Register.  <a href="#gae41a399d2c1545340dbf878e7dd46d6b">More...</a><br /></td></tr>
<tr class="separator:gae41a399d2c1545340dbf878e7dd46d6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf789871a8733c7ea34d8982863ded76b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gaf789871a8733c7ea34d8982863ded76b">XRFDC_ADC_TI_DCBSTS5_MB_OFFSET</a>&#160;&#160;&#160;0x228U</td></tr>
<tr class="memdesc:gaf789871a8733c7ea34d8982863ded76b"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC DCB Status5 MSB Register.  <a href="#gaf789871a8733c7ea34d8982863ded76b">More...</a><br /></td></tr>
<tr class="separator:gaf789871a8733c7ea34d8982863ded76b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb32c778cebfd78ef44d6a12e0450795"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gaeb32c778cebfd78ef44d6a12e0450795">XRFDC_ADC_TI_DCBSTS5_LB_OFFSET</a>&#160;&#160;&#160;0x22CU</td></tr>
<tr class="memdesc:gaeb32c778cebfd78ef44d6a12e0450795"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC DCB Status5 LSB Register.  <a href="#gaeb32c778cebfd78ef44d6a12e0450795">More...</a><br /></td></tr>
<tr class="separator:gaeb32c778cebfd78ef44d6a12e0450795"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga336b625d54c7e8b1f62d6e6bf84f2400"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga336b625d54c7e8b1f62d6e6bf84f2400">XRFDC_ADC_TI_DCBSTS6_MB_OFFSET</a>&#160;&#160;&#160;0x230U</td></tr>
<tr class="memdesc:ga336b625d54c7e8b1f62d6e6bf84f2400"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC DCB Status6 MSB Register.  <a href="#ga336b625d54c7e8b1f62d6e6bf84f2400">More...</a><br /></td></tr>
<tr class="separator:ga336b625d54c7e8b1f62d6e6bf84f2400"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e95d6c8b0296aaf4e6c52915f900d1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga5e95d6c8b0296aaf4e6c52915f900d1c">XRFDC_ADC_TI_DCBSTS6_LB_OFFSET</a>&#160;&#160;&#160;0x234U</td></tr>
<tr class="memdesc:ga5e95d6c8b0296aaf4e6c52915f900d1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC DCB Status6 LSB Register.  <a href="#ga5e95d6c8b0296aaf4e6c52915f900d1c">More...</a><br /></td></tr>
<tr class="separator:ga5e95d6c8b0296aaf4e6c52915f900d1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21c0ca01de997d435f2b2f5f25c0905a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga21c0ca01de997d435f2b2f5f25c0905a">XRFDC_ADC_TI_DCBSTS7_MB_OFFSET</a>&#160;&#160;&#160;0x238U</td></tr>
<tr class="memdesc:ga21c0ca01de997d435f2b2f5f25c0905a"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC DCB Status7 MSB Register.  <a href="#ga21c0ca01de997d435f2b2f5f25c0905a">More...</a><br /></td></tr>
<tr class="separator:ga21c0ca01de997d435f2b2f5f25c0905a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72749b4926ec17562b963c5cda563329"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga72749b4926ec17562b963c5cda563329">XRFDC_ADC_TI_DCBSTS7_LB_OFFSET</a>&#160;&#160;&#160;0x23CU</td></tr>
<tr class="memdesc:ga72749b4926ec17562b963c5cda563329"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC DCB Status7 LSB Register.  <a href="#ga72749b4926ec17562b963c5cda563329">More...</a><br /></td></tr>
<tr class="separator:ga72749b4926ec17562b963c5cda563329"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad639e19f23a2fcf293866343cb0a14b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gad639e19f23a2fcf293866343cb0a14b5">XRFDC_ADC_FIFO_LTNCY_LB_OFFSET</a>&#160;&#160;&#160;0x280U</td></tr>
<tr class="memdesc:gad639e19f23a2fcf293866343cb0a14b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC FIFO Latency measurement LSB Register.  <a href="#gad639e19f23a2fcf293866343cb0a14b5">More...</a><br /></td></tr>
<tr class="separator:gad639e19f23a2fcf293866343cb0a14b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97aee097a4dcc23d5b2cf292247a92d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga97aee097a4dcc23d5b2cf292247a92d4">XRFDC_ADC_FIFO_LTNCY_MB_OFFSET</a>&#160;&#160;&#160;0x284U</td></tr>
<tr class="memdesc:ga97aee097a4dcc23d5b2cf292247a92d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC FIFO Latency measurement MSB Register.  <a href="#ga97aee097a4dcc23d5b2cf292247a92d4">More...</a><br /></td></tr>
<tr class="separator:ga97aee097a4dcc23d5b2cf292247a92d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e226a0a8cb536930a8755160afef0b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga4e226a0a8cb536930a8755160afef0b3">XRFDC_DAC_DECODER_CTRL_OFFSET</a>&#160;&#160;&#160;0x180U</td></tr>
<tr class="memdesc:ga4e226a0a8cb536930a8755160afef0b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC Unary Decoder/ Randomizer settings.  <a href="#ga4e226a0a8cb536930a8755160afef0b3">More...</a><br /></td></tr>
<tr class="separator:ga4e226a0a8cb536930a8755160afef0b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8228c0e5440a1835d0ec58b4c9544615"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga8228c0e5440a1835d0ec58b4c9544615">XRFDC_HSCOM_PWR_OFFSET</a>&#160;&#160;&#160;0x094</td></tr>
<tr class="memdesc:ga8228c0e5440a1835d0ec58b4c9544615"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control register during power-up sequence.  <a href="#ga8228c0e5440a1835d0ec58b4c9544615">More...</a><br /></td></tr>
<tr class="separator:ga8228c0e5440a1835d0ec58b4c9544615"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89f025f88acd17f1226901735df769d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga89f025f88acd17f1226901735df769d9">XRFDC_HSCOM_UPDT_DYN_OFFSET</a>&#160;&#160;&#160;0x0B8</td></tr>
<tr class="memdesc:ga89f025f88acd17f1226901735df769d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Trigger the update dynamic event.  <a href="#ga89f025f88acd17f1226901735df769d9">More...</a><br /></td></tr>
<tr class="separator:ga89f025f88acd17f1226901735df769d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11e0f8900ba277a93fd6d4738d0b68ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga11e0f8900ba277a93fd6d4738d0b68ba">XRFDC_RESET_OFFSET</a>&#160;&#160;&#160;0x00U</td></tr>
<tr class="memdesc:ga11e0f8900ba277a93fd6d4738d0b68ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tile reset register.  <a href="#ga11e0f8900ba277a93fd6d4738d0b68ba">More...</a><br /></td></tr>
<tr class="separator:ga11e0f8900ba277a93fd6d4738d0b68ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bdde5c28d587536e34f52557dc49c1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga5bdde5c28d587536e34f52557dc49c1a">XRFDC_RESTART_OFFSET</a>&#160;&#160;&#160;0x04U</td></tr>
<tr class="memdesc:ga5bdde5c28d587536e34f52557dc49c1a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tile restart register.  <a href="#ga5bdde5c28d587536e34f52557dc49c1a">More...</a><br /></td></tr>
<tr class="separator:ga5bdde5c28d587536e34f52557dc49c1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga357df0ca66868d9c3403472ecc0e32d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga357df0ca66868d9c3403472ecc0e32d8">XRFDC_RESTART_STATE_OFFSET</a>&#160;&#160;&#160;0x08U</td></tr>
<tr class="memdesc:ga357df0ca66868d9c3403472ecc0e32d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tile restart state register.  <a href="#ga357df0ca66868d9c3403472ecc0e32d8">More...</a><br /></td></tr>
<tr class="separator:ga357df0ca66868d9c3403472ecc0e32d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab98c4ce2e63354a1c1e4cb014540cd54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gab98c4ce2e63354a1c1e4cb014540cd54">XRFDC_CURRENT_STATE_OFFSET</a>&#160;&#160;&#160;0x0CU</td></tr>
<tr class="memdesc:gab98c4ce2e63354a1c1e4cb014540cd54"><td class="mdescLeft">&#160;</td><td class="mdescRight">Current state register.  <a href="#gab98c4ce2e63354a1c1e4cb014540cd54">More...</a><br /></td></tr>
<tr class="separator:gab98c4ce2e63354a1c1e4cb014540cd54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8951c0ea0af304909c87b7b80b9023b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gab8951c0ea0af304909c87b7b80b9023b">XRFDC_STATUS_OFFSET</a>&#160;&#160;&#160;0x228U</td></tr>
<tr class="memdesc:gab8951c0ea0af304909c87b7b80b9023b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Common status register.  <a href="#gab8951c0ea0af304909c87b7b80b9023b">More...</a><br /></td></tr>
<tr class="separator:gab8951c0ea0af304909c87b7b80b9023b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabaa3a5ffa7b8ceb71a6a0a6368db1cc5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gabaa3a5ffa7b8ceb71a6a0a6368db1cc5">XRFDC_COMMON_INTR_STS</a>&#160;&#160;&#160;0x100U</td></tr>
<tr class="memdesc:gabaa3a5ffa7b8ceb71a6a0a6368db1cc5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Common Intr Status register.  <a href="#gabaa3a5ffa7b8ceb71a6a0a6368db1cc5">More...</a><br /></td></tr>
<tr class="separator:gabaa3a5ffa7b8ceb71a6a0a6368db1cc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabaa1d95b73e1c8d9c1709e0d8abc1f46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gabaa1d95b73e1c8d9c1709e0d8abc1f46">XRFDC_COMMON_INTR_ENABLE</a>&#160;&#160;&#160;0x104U</td></tr>
<tr class="memdesc:gabaa1d95b73e1c8d9c1709e0d8abc1f46"><td class="mdescLeft">&#160;</td><td class="mdescRight">Common Intr enable register.  <a href="#gabaa1d95b73e1c8d9c1709e0d8abc1f46">More...</a><br /></td></tr>
<tr class="separator:gabaa1d95b73e1c8d9c1709e0d8abc1f46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e7ebb889b6ad83a14ad8c76202c2a75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga6e7ebb889b6ad83a14ad8c76202c2a75">XRFDC_INTR_STS</a>&#160;&#160;&#160;0x200U</td></tr>
<tr class="memdesc:ga6e7ebb889b6ad83a14ad8c76202c2a75"><td class="mdescLeft">&#160;</td><td class="mdescRight">Intr status register.  <a href="#ga6e7ebb889b6ad83a14ad8c76202c2a75">More...</a><br /></td></tr>
<tr class="separator:ga6e7ebb889b6ad83a14ad8c76202c2a75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b75af0597b8e14a9d731bbbe4b33377"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga1b75af0597b8e14a9d731bbbe4b33377">XRFDC_INTR_ENABLE</a>&#160;&#160;&#160;0x204U</td></tr>
<tr class="memdesc:ga1b75af0597b8e14a9d731bbbe4b33377"><td class="mdescLeft">&#160;</td><td class="mdescRight">Intr enable register.  <a href="#ga1b75af0597b8e14a9d731bbbe4b33377">More...</a><br /></td></tr>
<tr class="separator:ga1b75af0597b8e14a9d731bbbe4b33377"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37f5fa7499a0108e464662645fb79f0f"><td class="memItemLeft" align="right" valign="top"><a id="ga37f5fa7499a0108e464662645fb79f0f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XRFDC_CONV_INTR_STS</b>(X)&#160;&#160;&#160;(0x208U + (X * 0x08))</td></tr>
<tr class="separator:ga37f5fa7499a0108e464662645fb79f0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80eecee8b7319e88c29aa07061c6c661"><td class="memItemLeft" align="right" valign="top"><a id="ga80eecee8b7319e88c29aa07061c6c661"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XRFDC_CONV_INTR_EN</b>(X)&#160;&#160;&#160;(0x20CU + (X * 0x08))</td></tr>
<tr class="separator:ga80eecee8b7319e88c29aa07061c6c661"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga670e05de2e491e8d3662629895285bdd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga670e05de2e491e8d3662629895285bdd">XRFDC_FIFO_ENABLE</a>&#160;&#160;&#160;0x230U</td></tr>
<tr class="memdesc:ga670e05de2e491e8d3662629895285bdd"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO Enable and Disable.  <a href="#ga670e05de2e491e8d3662629895285bdd">More...</a><br /></td></tr>
<tr class="separator:ga670e05de2e491e8d3662629895285bdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
FIFO Enable - FIFO enable and disable register</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp47f341570fdab1473ee7ce50241b3a1a"></a>This register contains bits for FIFO enable and disable for ADC and DAC. </p>
</td></tr>
<tr class="memitem:ga45c84a78b951cf790e724a495dfa3fa7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga45c84a78b951cf790e724a495dfa3fa7">XRFDC_FIFO_EN_MASK</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="memdesc:ga45c84a78b951cf790e724a495dfa3fa7"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO enable/disable.  <a href="#ga45c84a78b951cf790e724a495dfa3fa7">More...</a><br /></td></tr>
<tr class="separator:ga45c84a78b951cf790e724a495dfa3fa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Clock Enable - FIFO Latency, fabric, DataPath,</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpb16e4d84d182f18454ee75c619dfc61a"></a>full-rate, output register</p>
<p>This register contains bits for various clock enable options of the ADC. Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:ga615621d488b4d98a970e055b9eeb284c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga615621d488b4d98a970e055b9eeb284c">XRFDC_CLK_EN_CAL_MASK</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="memdesc:ga615621d488b4d98a970e055b9eeb284c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Output Register clock.  <a href="#ga615621d488b4d98a970e055b9eeb284c">More...</a><br /></td></tr>
<tr class="separator:ga615621d488b4d98a970e055b9eeb284c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01ea49ee2c3e06e98e75cff9bb60b4c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga01ea49ee2c3e06e98e75cff9bb60b4c2">XRFDC_CLK_EN_DIG_MASK</a>&#160;&#160;&#160;0x00000002U</td></tr>
<tr class="memdesc:ga01ea49ee2c3e06e98e75cff9bb60b4c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable full-rate clock.  <a href="#ga01ea49ee2c3e06e98e75cff9bb60b4c2">More...</a><br /></td></tr>
<tr class="separator:ga01ea49ee2c3e06e98e75cff9bb60b4c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf4493bd634413b5dc96bc0068f79ca1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gaaf4493bd634413b5dc96bc0068f79ca1">XRFDC_CLK_EN_DP_MASK</a>&#160;&#160;&#160;0x00000004U</td></tr>
<tr class="memdesc:gaaf4493bd634413b5dc96bc0068f79ca1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Data Path clock.  <a href="#gaaf4493bd634413b5dc96bc0068f79ca1">More...</a><br /></td></tr>
<tr class="separator:gaaf4493bd634413b5dc96bc0068f79ca1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe1045d38bb5eeb22ab7fc7ddb31a98b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gafe1045d38bb5eeb22ab7fc7ddb31a98b">XRFDC_CLK_EN_FAB_MASK</a>&#160;&#160;&#160;0x00000008U</td></tr>
<tr class="memdesc:gafe1045d38bb5eeb22ab7fc7ddb31a98b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable fabric clock.  <a href="#gafe1045d38bb5eeb22ab7fc7ddb31a98b">More...</a><br /></td></tr>
<tr class="separator:gafe1045d38bb5eeb22ab7fc7ddb31a98b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d5715760b5f476b4a40c0a94a36d318"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga2d5715760b5f476b4a40c0a94a36d318">XRFDC_DAT_CLK_EN_MASK</a>&#160;&#160;&#160;0x0000000FU</td></tr>
<tr class="memdesc:ga2d5715760b5f476b4a40c0a94a36d318"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data Path Clk enable.  <a href="#ga2d5715760b5f476b4a40c0a94a36d318">More...</a><br /></td></tr>
<tr class="separator:ga2d5715760b5f476b4a40c0a94a36d318"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0673e753f7017c347fdfea0815a4ad6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gaf0673e753f7017c347fdfea0815a4ad6">XRFDC_CLK_EN_LM_MASK</a>&#160;&#160;&#160;0x00000010U</td></tr>
<tr class="memdesc:gaf0673e753f7017c347fdfea0815a4ad6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable for FIFO Latency measurement clock.  <a href="#gaf0673e753f7017c347fdfea0815a4ad6">More...</a><br /></td></tr>
<tr class="separator:gaf0673e753f7017c347fdfea0815a4ad6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Debug reset - FIFO Latency, fabric, DataPath,</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp8e8b0f064a7430afea2896fdd95c0c84"></a>full-rate, output register</p>
<p>This register contains bits for various Debug reset options of the ADC. Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:ga501bd80a90249106e43d3c317e4a76ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga501bd80a90249106e43d3c317e4a76ff">XRFDC_DBG_RST_CAL_MASK</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="memdesc:ga501bd80a90249106e43d3c317e4a76ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset clk_cal clock domain.  <a href="#ga501bd80a90249106e43d3c317e4a76ff">More...</a><br /></td></tr>
<tr class="separator:ga501bd80a90249106e43d3c317e4a76ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f8885919161a822d89fe82791906683"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga2f8885919161a822d89fe82791906683">XRFDC_DBG_RST_DP_MASK</a>&#160;&#160;&#160;0x00000002U</td></tr>
<tr class="memdesc:ga2f8885919161a822d89fe82791906683"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset data path clock domain.  <a href="#ga2f8885919161a822d89fe82791906683">More...</a><br /></td></tr>
<tr class="separator:ga2f8885919161a822d89fe82791906683"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98ed4c354613a287d466f0db31d84ecb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga98ed4c354613a287d466f0db31d84ecb">XRFDC_DBG_RST_FAB_MASK</a>&#160;&#160;&#160;0x00000004U</td></tr>
<tr class="memdesc:ga98ed4c354613a287d466f0db31d84ecb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset clock fabric clock domain.  <a href="#ga98ed4c354613a287d466f0db31d84ecb">More...</a><br /></td></tr>
<tr class="separator:ga98ed4c354613a287d466f0db31d84ecb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dd6b9de28ffebadb0a8e90e4b698834"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga2dd6b9de28ffebadb0a8e90e4b698834">XRFDC_DBG_RST_DIG_MASK</a>&#160;&#160;&#160;0x00000008U</td></tr>
<tr class="memdesc:ga2dd6b9de28ffebadb0a8e90e4b698834"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset clk_dig clock domain.  <a href="#ga2dd6b9de28ffebadb0a8e90e4b698834">More...</a><br /></td></tr>
<tr class="separator:ga2dd6b9de28ffebadb0a8e90e4b698834"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47f01c677b522f4ea04281e984e8b006"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga47f01c677b522f4ea04281e984e8b006">XRFDC_DBG_RST_DRP_CAL_MASK</a>&#160;&#160;&#160;0x00000010U</td></tr>
<tr class="memdesc:ga47f01c677b522f4ea04281e984e8b006"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset subadc-drp register on clock cal.  <a href="#ga47f01c677b522f4ea04281e984e8b006">More...</a><br /></td></tr>
<tr class="separator:ga47f01c677b522f4ea04281e984e8b006"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga494a7efc6a46966372eeb30db339fe81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga494a7efc6a46966372eeb30db339fe81">XRFDC_DBG_RST_LM_MASK</a>&#160;&#160;&#160;0x00000020U</td></tr>
<tr class="memdesc:ga494a7efc6a46966372eeb30db339fe81"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset FIFO Latency measurement clock domain.  <a href="#ga494a7efc6a46966372eeb30db339fe81">More...</a><br /></td></tr>
<tr class="separator:ga494a7efc6a46966372eeb30db339fe81"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Fabric rate - Fabric data rate for read and write</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp88e5423a5476b7b08478995528e1482b"></a>This register contains bits for read and write fabric data rate for ADC.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:ga6f9c74a5cf9855427fce9f855c1d38ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga6f9c74a5cf9855427fce9f855c1d38ea">XRFDC_ADC_FAB_RATE_WR_MASK</a>&#160;&#160;&#160;0x0000000FU</td></tr>
<tr class="memdesc:ga6f9c74a5cf9855427fce9f855c1d38ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC FIFO Write Number of Words per clock.  <a href="#ga6f9c74a5cf9855427fce9f855c1d38ea">More...</a><br /></td></tr>
<tr class="separator:ga6f9c74a5cf9855427fce9f855c1d38ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e4f35e763faba17bdb7a126c05a618f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga8e4f35e763faba17bdb7a126c05a618f">XRFDC_DAC_FAB_RATE_WR_MASK</a>&#160;&#160;&#160;0x0000001FU</td></tr>
<tr class="memdesc:ga8e4f35e763faba17bdb7a126c05a618f"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC FIFO Write Number of Words per clock.  <a href="#ga8e4f35e763faba17bdb7a126c05a618f">More...</a><br /></td></tr>
<tr class="separator:ga8e4f35e763faba17bdb7a126c05a618f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3aefeace51c9f3dae22eb9cc523697c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga3aefeace51c9f3dae22eb9cc523697c1">XRFDC_FAB_RATE_RD_MASK</a>&#160;&#160;&#160;0x00000F00U</td></tr>
<tr class="memdesc:ga3aefeace51c9f3dae22eb9cc523697c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO Read Number of words per clock.  <a href="#ga3aefeace51c9f3dae22eb9cc523697c1">More...</a><br /></td></tr>
<tr class="separator:ga3aefeace51c9f3dae22eb9cc523697c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Fabric Offset - FIFO de-skew</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpea346782e35f5406b8fb3a8dacbf6b4c"></a>This register contains bits of Fabric Offset.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:ga94eb9927c0a6f63846ac5dcee4181589"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga94eb9927c0a6f63846ac5dcee4181589">XRFDC_FAB_RD_PTR_OFFST_MASK</a>&#160;&#160;&#160;0x0000003FU</td></tr>
<tr class="memdesc:ga94eb9927c0a6f63846ac5dcee4181589"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO read pointer offset for interface de-skew.  <a href="#ga94eb9927c0a6f63846ac5dcee4181589">More...</a><br /></td></tr>
<tr class="separator:ga94eb9927c0a6f63846ac5dcee4181589"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Fabric ISR - Interrupt status register for FIFO interface</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpe0a48527e280d36e48da0a0319802cd8"></a>This register contains bits of margin-indicator and user-data overlap (overflow/underflow).</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:ga416d93a62d317ddf5e6c9ba1283dc200"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga416d93a62d317ddf5e6c9ba1283dc200">XRFDC_FAB_ISR_USRDAT_OVR_MASK</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="memdesc:ga416d93a62d317ddf5e6c9ba1283dc200"><td class="mdescLeft">&#160;</td><td class="mdescRight">User-data overlap- data written faster than read (overflow)  <a href="#ga416d93a62d317ddf5e6c9ba1283dc200">More...</a><br /></td></tr>
<tr class="separator:ga416d93a62d317ddf5e6c9ba1283dc200"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80f842e216f52e45dc3e0922f8f86b2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga80f842e216f52e45dc3e0922f8f86b2d">XRFDC_FAB_ISR_USRDAT_UND_MASK</a>&#160;&#160;&#160;0x00000002U</td></tr>
<tr class="memdesc:ga80f842e216f52e45dc3e0922f8f86b2d"><td class="mdescLeft">&#160;</td><td class="mdescRight">User-data overlap- data read faster than written (underflow)  <a href="#ga80f842e216f52e45dc3e0922f8f86b2d">More...</a><br /></td></tr>
<tr class="separator:ga80f842e216f52e45dc3e0922f8f86b2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b5ee54b1ea1930f42367766f52dcafa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga4b5ee54b1ea1930f42367766f52dcafa">XRFDC_FAB_ISR_USRDAT_MASK</a>&#160;&#160;&#160;0x00000003U</td></tr>
<tr class="memdesc:ga4b5ee54b1ea1930f42367766f52dcafa"><td class="mdescLeft">&#160;</td><td class="mdescRight">User-data overlap Mask.  <a href="#ga4b5ee54b1ea1930f42367766f52dcafa">More...</a><br /></td></tr>
<tr class="separator:ga4b5ee54b1ea1930f42367766f52dcafa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga297480579ef6286490cb37f3009c2db8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga297480579ef6286490cb37f3009c2db8">XRFDC_FAB_ISR_MARGIND_OVR_MASK</a>&#160;&#160;&#160;0x00000004U</td></tr>
<tr class="memdesc:ga297480579ef6286490cb37f3009c2db8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Marginal-indicator overlap (overflow)  <a href="#ga297480579ef6286490cb37f3009c2db8">More...</a><br /></td></tr>
<tr class="separator:ga297480579ef6286490cb37f3009c2db8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38fbfa7c037212f52991d588e18ff4d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga38fbfa7c037212f52991d588e18ff4d2">XRFDC_FAB_ISR_MARGIND_UND_MASK</a>&#160;&#160;&#160;0x00000008U</td></tr>
<tr class="memdesc:ga38fbfa7c037212f52991d588e18ff4d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Marginal-indicator overlap (underflow)  <a href="#ga38fbfa7c037212f52991d588e18ff4d2">More...</a><br /></td></tr>
<tr class="separator:ga38fbfa7c037212f52991d588e18ff4d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Fabric IMR - Interrupt mask register for FIFO interface</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp347feda5e17d20dabcf38629626f0422"></a>This register contains bits of margin-indicator and user-data overlap (overflow/underflow).</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:ga1a33c6eb70e40504ed2517a43fc297b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga1a33c6eb70e40504ed2517a43fc297b0">XRFDC_FAB_IMR_USRDAT_OVR_MASK</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="memdesc:ga1a33c6eb70e40504ed2517a43fc297b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">User-data overlap- data written faster than read (overflow)  <a href="#ga1a33c6eb70e40504ed2517a43fc297b0">More...</a><br /></td></tr>
<tr class="separator:ga1a33c6eb70e40504ed2517a43fc297b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga650dfaea352a516fcc382707cc00826c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga650dfaea352a516fcc382707cc00826c">XRFDC_FAB_IMR_USRDAT_UND_MASK</a>&#160;&#160;&#160;0x00000002U</td></tr>
<tr class="memdesc:ga650dfaea352a516fcc382707cc00826c"><td class="mdescLeft">&#160;</td><td class="mdescRight">User-data overlap- data read faster than written (underflow)  <a href="#ga650dfaea352a516fcc382707cc00826c">More...</a><br /></td></tr>
<tr class="separator:ga650dfaea352a516fcc382707cc00826c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfc0ea1d71cfb685f5b9569e3918c755"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gacfc0ea1d71cfb685f5b9569e3918c755">XRFDC_FAB_IMR_USRDAT_MASK</a>&#160;&#160;&#160;0x00000003U</td></tr>
<tr class="memdesc:gacfc0ea1d71cfb685f5b9569e3918c755"><td class="mdescLeft">&#160;</td><td class="mdescRight">User-data overlap Mask.  <a href="#gacfc0ea1d71cfb685f5b9569e3918c755">More...</a><br /></td></tr>
<tr class="separator:gacfc0ea1d71cfb685f5b9569e3918c755"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c72c1073d9c266babfe3670cc545bb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga3c72c1073d9c266babfe3670cc545bb3">XRFDC_FAB_IMR_MARGIND_OVR_MASK</a>&#160;&#160;&#160;0x00000004U</td></tr>
<tr class="memdesc:ga3c72c1073d9c266babfe3670cc545bb3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Marginal-indicator overlap (overflow)  <a href="#ga3c72c1073d9c266babfe3670cc545bb3">More...</a><br /></td></tr>
<tr class="separator:ga3c72c1073d9c266babfe3670cc545bb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebdb7e951d46019d647fd872f2749b48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gaebdb7e951d46019d647fd872f2749b48">XRFDC_FAB_IMR_MARGIND_UND_MASK</a>&#160;&#160;&#160;0x00000008U</td></tr>
<tr class="memdesc:gaebdb7e951d46019d647fd872f2749b48"><td class="mdescLeft">&#160;</td><td class="mdescRight">Marginal-indicator overlap (underflow)  <a href="#gaebdb7e951d46019d647fd872f2749b48">More...</a><br /></td></tr>
<tr class="separator:gaebdb7e951d46019d647fd872f2749b48"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Update Dynamic - Trigger a dynamic update event</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp4c03fe58f203e23199793d4906ba035c"></a>This register contains bits of update event for slice, nco, qmc and coarse delay.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:ga3280baae4fc36d8025ff9cb65661d2b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga3280baae4fc36d8025ff9cb65661d2b3">XRFDC_UPDT_EVNT_MASK</a>&#160;&#160;&#160;0x0000000FU</td></tr>
<tr class="memdesc:ga3280baae4fc36d8025ff9cb65661d2b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Update event mask.  <a href="#ga3280baae4fc36d8025ff9cb65661d2b3">More...</a><br /></td></tr>
<tr class="separator:ga3280baae4fc36d8025ff9cb65661d2b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a435f6aa2c95eb7959c54c942acf8f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga7a435f6aa2c95eb7959c54c942acf8f7">XRFDC_UPDT_EVNT_SLICE_MASK</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="memdesc:ga7a435f6aa2c95eb7959c54c942acf8f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Trigger a slice update event apply to _DCONFIG reg.  <a href="#ga7a435f6aa2c95eb7959c54c942acf8f7">More...</a><br /></td></tr>
<tr class="separator:ga7a435f6aa2c95eb7959c54c942acf8f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68255c917fc740033dffa4350ada6418"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga68255c917fc740033dffa4350ada6418">XRFDC_UPDT_EVNT_NCO_MASK</a>&#160;&#160;&#160;0x00000002U</td></tr>
<tr class="memdesc:ga68255c917fc740033dffa4350ada6418"><td class="mdescLeft">&#160;</td><td class="mdescRight">Trigger a update event apply to NCO_DCONFIG reg.  <a href="#ga68255c917fc740033dffa4350ada6418">More...</a><br /></td></tr>
<tr class="separator:ga68255c917fc740033dffa4350ada6418"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02758b59aa7200d893ad82cc536c9e82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga02758b59aa7200d893ad82cc536c9e82">XRFDC_UPDT_EVNT_QMC_MASK</a>&#160;&#160;&#160;0x00000004U</td></tr>
<tr class="memdesc:ga02758b59aa7200d893ad82cc536c9e82"><td class="mdescLeft">&#160;</td><td class="mdescRight">Trigger a update event apply to QMC_DCONFIG reg.  <a href="#ga02758b59aa7200d893ad82cc536c9e82">More...</a><br /></td></tr>
<tr class="separator:ga02758b59aa7200d893ad82cc536c9e82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39761862ad6db5e8166c48e825d0599a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga39761862ad6db5e8166c48e825d0599a">XRFDC_ADC_UPDT_CRSE_DLY_MASK</a>&#160;&#160;&#160;0x00000008U</td></tr>
<tr class="memdesc:ga39761862ad6db5e8166c48e825d0599a"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Trigger a update event apply to Coarse delay_DCONFIG reg.  <a href="#ga39761862ad6db5e8166c48e825d0599a">More...</a><br /></td></tr>
<tr class="separator:ga39761862ad6db5e8166c48e825d0599a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf37cda3ef6fa2358172e65fcce3f82cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gaf37cda3ef6fa2358172e65fcce3f82cc">XRFDC_DAC_UPDT_CRSE_DLY_MASK</a>&#160;&#160;&#160;0x00000020U</td></tr>
<tr class="memdesc:gaf37cda3ef6fa2358172e65fcce3f82cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC Trigger a update event apply to Coarse delay_DCONFIG reg.  <a href="#gaf37cda3ef6fa2358172e65fcce3f82cc">More...</a><br /></td></tr>
<tr class="separator:gaf37cda3ef6fa2358172e65fcce3f82cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
FIFO Latency control - Config registers for FIFO Latency measurement</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpb0695f3eaa2f2b2902338db7fba39f75"></a>This register contains bits of FIFO Latency ctrl for disable, restart and set fifo latency measurement.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:gaa0ddea16d50adfe2026d42d1e3bdc808"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gaa0ddea16d50adfe2026d42d1e3bdc808">XRFDC_FIFO_LTNCY_PRD_MASK</a>&#160;&#160;&#160;0x00000007U</td></tr>
<tr class="memdesc:gaa0ddea16d50adfe2026d42d1e3bdc808"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set FIFO Latency measurement period.  <a href="#gaa0ddea16d50adfe2026d42d1e3bdc808">More...</a><br /></td></tr>
<tr class="separator:gaa0ddea16d50adfe2026d42d1e3bdc808"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b7d8d83a9a7f26770dde31fb6e6d39c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga7b7d8d83a9a7f26770dde31fb6e6d39c">XRFDC_FIFO_LTNCY_RESTRT_MASK</a>&#160;&#160;&#160;0x00000008U</td></tr>
<tr class="memdesc:ga7b7d8d83a9a7f26770dde31fb6e6d39c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Restart FIFO Latency measurement.  <a href="#ga7b7d8d83a9a7f26770dde31fb6e6d39c">More...</a><br /></td></tr>
<tr class="separator:ga7b7d8d83a9a7f26770dde31fb6e6d39c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6052385a44f60cf80225e4314cfd7c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gac6052385a44f60cf80225e4314cfd7c5">XRFDC_FIFO_LTNCY_DIS_MASK</a>&#160;&#160;&#160;0x000000010U</td></tr>
<tr class="memdesc:gac6052385a44f60cf80225e4314cfd7c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable FIFO Latency measurement.  <a href="#gac6052385a44f60cf80225e4314cfd7c5">More...</a><br /></td></tr>
<tr class="separator:gac6052385a44f60cf80225e4314cfd7c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Decode ISR - ISR for Decoder Interface</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp6584b9facf6684a06eed2ddfc08e3d46"></a>This register contains bits of subadc 0,1,2 and 3 decoder overflow and underflow range.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:ga9eae17c3d7faff770b567202a98e8bb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga9eae17c3d7faff770b567202a98e8bb3">XRFDC_DEC_ISR_SUBADC_MASK</a>&#160;&#160;&#160;0x000000FFU</td></tr>
<tr class="memdesc:ga9eae17c3d7faff770b567202a98e8bb3"><td class="mdescLeft">&#160;</td><td class="mdescRight">subadc decoder Mask  <a href="#ga9eae17c3d7faff770b567202a98e8bb3">More...</a><br /></td></tr>
<tr class="separator:ga9eae17c3d7faff770b567202a98e8bb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga328563cf6a29be48272adb136cc27e56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga328563cf6a29be48272adb136cc27e56">XRFDC_DEC_ISR_SUBADC0_UND_MASK</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="memdesc:ga328563cf6a29be48272adb136cc27e56"><td class="mdescLeft">&#160;</td><td class="mdescRight">subadc0 decoder underflow range  <a href="#ga328563cf6a29be48272adb136cc27e56">More...</a><br /></td></tr>
<tr class="separator:ga328563cf6a29be48272adb136cc27e56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d4743f8292bf7c71ce7c4631cbe9d74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga7d4743f8292bf7c71ce7c4631cbe9d74">XRFDC_DEC_ISR_SUBADC0_OVR_MASK</a>&#160;&#160;&#160;0x00000002U</td></tr>
<tr class="memdesc:ga7d4743f8292bf7c71ce7c4631cbe9d74"><td class="mdescLeft">&#160;</td><td class="mdescRight">subadc0 decoder overflow range  <a href="#ga7d4743f8292bf7c71ce7c4631cbe9d74">More...</a><br /></td></tr>
<tr class="separator:ga7d4743f8292bf7c71ce7c4631cbe9d74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga118db55b3bc8636851f808d7a7a488b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga118db55b3bc8636851f808d7a7a488b1">XRFDC_DEC_ISR_SUBADC1_UND_MASK</a>&#160;&#160;&#160;0x00000004U</td></tr>
<tr class="memdesc:ga118db55b3bc8636851f808d7a7a488b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">subadc1 decoder underflow range  <a href="#ga118db55b3bc8636851f808d7a7a488b1">More...</a><br /></td></tr>
<tr class="separator:ga118db55b3bc8636851f808d7a7a488b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c2e5d7ab148c9de12f5c3a80cb9cbd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga2c2e5d7ab148c9de12f5c3a80cb9cbd2">XRFDC_DEC_ISR_SUBADC1_OVR_MASK</a>&#160;&#160;&#160;0x00000008U</td></tr>
<tr class="memdesc:ga2c2e5d7ab148c9de12f5c3a80cb9cbd2"><td class="mdescLeft">&#160;</td><td class="mdescRight">subadc1 decoder overflow range  <a href="#ga2c2e5d7ab148c9de12f5c3a80cb9cbd2">More...</a><br /></td></tr>
<tr class="separator:ga2c2e5d7ab148c9de12f5c3a80cb9cbd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab136cea49ad6cbafb266521bc66d265"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gaab136cea49ad6cbafb266521bc66d265">XRFDC_DEC_ISR_SUBADC2_UND_MASK</a>&#160;&#160;&#160;0x00000010U</td></tr>
<tr class="memdesc:gaab136cea49ad6cbafb266521bc66d265"><td class="mdescLeft">&#160;</td><td class="mdescRight">subadc2 decoder underflow range  <a href="#gaab136cea49ad6cbafb266521bc66d265">More...</a><br /></td></tr>
<tr class="separator:gaab136cea49ad6cbafb266521bc66d265"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02ce057ff37b541f3018fccf1ed4178a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga02ce057ff37b541f3018fccf1ed4178a">XRFDC_DEC_ISR_SUBADC2_OVR_MASK</a>&#160;&#160;&#160;0x00000020U</td></tr>
<tr class="memdesc:ga02ce057ff37b541f3018fccf1ed4178a"><td class="mdescLeft">&#160;</td><td class="mdescRight">subadc2 decoder overflow range  <a href="#ga02ce057ff37b541f3018fccf1ed4178a">More...</a><br /></td></tr>
<tr class="separator:ga02ce057ff37b541f3018fccf1ed4178a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74e652d3575448d7108d8b07790f14cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga74e652d3575448d7108d8b07790f14cd">XRFDC_DEC_ISR_SUBADC3_UND_MASK</a>&#160;&#160;&#160;0x00000040U</td></tr>
<tr class="memdesc:ga74e652d3575448d7108d8b07790f14cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">subadc3 decoder underflow range  <a href="#ga74e652d3575448d7108d8b07790f14cd">More...</a><br /></td></tr>
<tr class="separator:ga74e652d3575448d7108d8b07790f14cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6caad984b393c675dd76a096e25b532f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga6caad984b393c675dd76a096e25b532f">XRFDC_DEC_ISR_SUBADC3_OVR_MASK</a>&#160;&#160;&#160;0x00000080U</td></tr>
<tr class="memdesc:ga6caad984b393c675dd76a096e25b532f"><td class="mdescLeft">&#160;</td><td class="mdescRight">subadc3 decoder overflow range  <a href="#ga6caad984b393c675dd76a096e25b532f">More...</a><br /></td></tr>
<tr class="separator:ga6caad984b393c675dd76a096e25b532f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Decode IMR - IMR for Decoder Interface</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp85dfdb7503c166e58f08549fdea80074"></a>This register contains bits of subadc 0,1,2 and 3 decoder overflow and underflow range.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:gaf4cd3ff3e24641b3bb00576a34a0b04d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gaf4cd3ff3e24641b3bb00576a34a0b04d">XRFDC_DEC_IMR_SUBADC0_UND_MASK</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="memdesc:gaf4cd3ff3e24641b3bb00576a34a0b04d"><td class="mdescLeft">&#160;</td><td class="mdescRight">subadc0 decoder underflow range  <a href="#gaf4cd3ff3e24641b3bb00576a34a0b04d">More...</a><br /></td></tr>
<tr class="separator:gaf4cd3ff3e24641b3bb00576a34a0b04d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03d56a7fcf3ed90e2e1e1bfd6f59bb7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga03d56a7fcf3ed90e2e1e1bfd6f59bb7a">XRFDC_DEC_IMR_SUBADC0_OVR_MASK</a>&#160;&#160;&#160;0x00000002U</td></tr>
<tr class="memdesc:ga03d56a7fcf3ed90e2e1e1bfd6f59bb7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">subadc0 decoder overflow range  <a href="#ga03d56a7fcf3ed90e2e1e1bfd6f59bb7a">More...</a><br /></td></tr>
<tr class="separator:ga03d56a7fcf3ed90e2e1e1bfd6f59bb7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4aaf7ca54d82dabd8dcde75bb2795f32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga4aaf7ca54d82dabd8dcde75bb2795f32">XRFDC_DEC_IMR_SUBADC1_UND_MASK</a>&#160;&#160;&#160;0x00000004U</td></tr>
<tr class="memdesc:ga4aaf7ca54d82dabd8dcde75bb2795f32"><td class="mdescLeft">&#160;</td><td class="mdescRight">subadc1 decoder underflow range  <a href="#ga4aaf7ca54d82dabd8dcde75bb2795f32">More...</a><br /></td></tr>
<tr class="separator:ga4aaf7ca54d82dabd8dcde75bb2795f32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7763d1f4d4c0c9ef7637067b0829e0ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga7763d1f4d4c0c9ef7637067b0829e0ac">XRFDC_DEC_IMR_SUBADC1_OVR_MASK</a>&#160;&#160;&#160;0x00000008U</td></tr>
<tr class="memdesc:ga7763d1f4d4c0c9ef7637067b0829e0ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">subadc1 decoder overflow range  <a href="#ga7763d1f4d4c0c9ef7637067b0829e0ac">More...</a><br /></td></tr>
<tr class="separator:ga7763d1f4d4c0c9ef7637067b0829e0ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b867c128506a3707cb0a96da1ec92df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga5b867c128506a3707cb0a96da1ec92df">XRFDC_DEC_IMR_SUBADC2_UND_MASK</a>&#160;&#160;&#160;0x00000010U</td></tr>
<tr class="memdesc:ga5b867c128506a3707cb0a96da1ec92df"><td class="mdescLeft">&#160;</td><td class="mdescRight">subadc2 decoder underflow range  <a href="#ga5b867c128506a3707cb0a96da1ec92df">More...</a><br /></td></tr>
<tr class="separator:ga5b867c128506a3707cb0a96da1ec92df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga620fac8b277561df4058d572e00b082d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga620fac8b277561df4058d572e00b082d">XRFDC_DEC_IMR_SUBADC2_OVR_MASK</a>&#160;&#160;&#160;0x00000020U</td></tr>
<tr class="memdesc:ga620fac8b277561df4058d572e00b082d"><td class="mdescLeft">&#160;</td><td class="mdescRight">subadc2 decoder overflow range  <a href="#ga620fac8b277561df4058d572e00b082d">More...</a><br /></td></tr>
<tr class="separator:ga620fac8b277561df4058d572e00b082d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae57507c44bb48929ebdf873af8b995a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gae57507c44bb48929ebdf873af8b995a8">XRFDC_DEC_IMR_SUBADC3_UND_MASK</a>&#160;&#160;&#160;0x00000040U</td></tr>
<tr class="memdesc:gae57507c44bb48929ebdf873af8b995a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">subadc3 decoder underflow range  <a href="#gae57507c44bb48929ebdf873af8b995a8">More...</a><br /></td></tr>
<tr class="separator:gae57507c44bb48929ebdf873af8b995a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga938d9f03f03c6e532c85e5fe487a35ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga938d9f03f03c6e532c85e5fe487a35ec">XRFDC_DEC_IMR_SUBADC3_OVR_MASK</a>&#160;&#160;&#160;0x00000080U</td></tr>
<tr class="memdesc:ga938d9f03f03c6e532c85e5fe487a35ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">subadc3 decoder overflow range  <a href="#ga938d9f03f03c6e532c85e5fe487a35ec">More...</a><br /></td></tr>
<tr class="separator:ga938d9f03f03c6e532c85e5fe487a35ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
DataPath ISR - ISR for Data Path interface</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpddbdb0821b312e2f1060fe7bfd4c7b27"></a>This register contains bits of QMC Gain/Phase overflow, offset overflow, Decimation I-Path and Interpolation Q-Path overflow for stages 0,1,2.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:ga47aba762f53a541a888b1ca87620961f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga47aba762f53a541a888b1ca87620961f">XRFDC_ADC_DAT_PATH_ISR_MASK</a>&#160;&#160;&#160;0x000000FFU</td></tr>
<tr class="memdesc:ga47aba762f53a541a888b1ca87620961f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Data Path Overflow.  <a href="#ga47aba762f53a541a888b1ca87620961f">More...</a><br /></td></tr>
<tr class="separator:ga47aba762f53a541a888b1ca87620961f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9a450174d1e4a8064167eb226826c84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gaa9a450174d1e4a8064167eb226826c84">XRFDC_DAC_DAT_PATH_ISR_MASK</a>&#160;&#160;&#160;0x000001FFU</td></tr>
<tr class="memdesc:gaa9a450174d1e4a8064167eb226826c84"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC Data Path Overflow.  <a href="#gaa9a450174d1e4a8064167eb226826c84">More...</a><br /></td></tr>
<tr class="separator:gaa9a450174d1e4a8064167eb226826c84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad92d80b5062e0cac6c42a69b92d2fdf9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gad92d80b5062e0cac6c42a69b92d2fdf9">XRFDC_DAT_ISR_DECI_IPATH_MASK</a>&#160;&#160;&#160;0x00000007U</td></tr>
<tr class="memdesc:gad92d80b5062e0cac6c42a69b92d2fdf9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Decimation I-Path overflow for stages 0,1,2.  <a href="#gad92d80b5062e0cac6c42a69b92d2fdf9">More...</a><br /></td></tr>
<tr class="separator:gad92d80b5062e0cac6c42a69b92d2fdf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cdf027d2c7a098c7b275f2ad0217a07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga6cdf027d2c7a098c7b275f2ad0217a07">XRFDC_DAT_ISR_INTR_QPATH_MASK</a>&#160;&#160;&#160;0x00000038U</td></tr>
<tr class="memdesc:ga6cdf027d2c7a098c7b275f2ad0217a07"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interpolation Q-Path overflow for stages 0,1,2.  <a href="#ga6cdf027d2c7a098c7b275f2ad0217a07">More...</a><br /></td></tr>
<tr class="separator:ga6cdf027d2c7a098c7b275f2ad0217a07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga959060cdc6bfccf95a8d76325b6a9d6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga959060cdc6bfccf95a8d76325b6a9d6f">XRFDC_DAT_ISR_QMC_GAIN_MASK</a>&#160;&#160;&#160;0x00000040U</td></tr>
<tr class="memdesc:ga959060cdc6bfccf95a8d76325b6a9d6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">QMC Gain/Phase overflow.  <a href="#ga959060cdc6bfccf95a8d76325b6a9d6f">More...</a><br /></td></tr>
<tr class="separator:ga959060cdc6bfccf95a8d76325b6a9d6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41efa947ca0981edb12fb3f473ac2866"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga41efa947ca0981edb12fb3f473ac2866">XRFDC_DAT_ISR_QMC_OFFST_MASK</a>&#160;&#160;&#160;0x00000080U</td></tr>
<tr class="memdesc:ga41efa947ca0981edb12fb3f473ac2866"><td class="mdescLeft">&#160;</td><td class="mdescRight">QMC offset overflow.  <a href="#ga41efa947ca0981edb12fb3f473ac2866">More...</a><br /></td></tr>
<tr class="separator:ga41efa947ca0981edb12fb3f473ac2866"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2bf4fc9291e59595846e1689b5c93f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gae2bf4fc9291e59595846e1689b5c93f5">XRFDC_DAC_DAT_ISR_INVSINC_MASK</a>&#160;&#160;&#160;0x00000100U</td></tr>
<tr class="memdesc:gae2bf4fc9291e59595846e1689b5c93f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Inverse Sinc offset overflow.  <a href="#gae2bf4fc9291e59595846e1689b5c93f5">More...</a><br /></td></tr>
<tr class="separator:gae2bf4fc9291e59595846e1689b5c93f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
DataPath IMR - IMR for Data Path interface</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp71e1f8fbb1c198e404b940d8888d412c"></a>This register contains bits of QMC Gain/Phase overflow, offset overflow, Decimation I-Path and Interpolation Q-Path overflow for stages 0,1,2.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:gaa40610e65de797daef844a48cb5787b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gaa40610e65de797daef844a48cb5787b5">XRFDC_DAT_IMR_DECI_IPATH_MASK</a>&#160;&#160;&#160;0x00000007U</td></tr>
<tr class="memdesc:gaa40610e65de797daef844a48cb5787b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Decimation I-Path overflow for stages 0,1,2.  <a href="#gaa40610e65de797daef844a48cb5787b5">More...</a><br /></td></tr>
<tr class="separator:gaa40610e65de797daef844a48cb5787b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36be1b1af9ed97d172b828486f5617e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga36be1b1af9ed97d172b828486f5617e1">XRFDC_DAT_IMR_INTR_QPATH_MASK</a>&#160;&#160;&#160;0x00000038U</td></tr>
<tr class="memdesc:ga36be1b1af9ed97d172b828486f5617e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interpolation Q-Path overflow for stages 0,1,2.  <a href="#ga36be1b1af9ed97d172b828486f5617e1">More...</a><br /></td></tr>
<tr class="separator:ga36be1b1af9ed97d172b828486f5617e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee5bd87366d518baea52a7811289b74e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gaee5bd87366d518baea52a7811289b74e">XRFDC_DAT_IMR_QMC_GAIN_MASK</a>&#160;&#160;&#160;0x00000040U</td></tr>
<tr class="memdesc:gaee5bd87366d518baea52a7811289b74e"><td class="mdescLeft">&#160;</td><td class="mdescRight">QMC Gain/Phase overflow.  <a href="#gaee5bd87366d518baea52a7811289b74e">More...</a><br /></td></tr>
<tr class="separator:gaee5bd87366d518baea52a7811289b74e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21a16db5b1ff9adf930ee8c4b1a2a695"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga21a16db5b1ff9adf930ee8c4b1a2a695">XRFDC_DAT_IMR_QMC_OFFST_MASK</a>&#160;&#160;&#160;0x00000080U</td></tr>
<tr class="memdesc:ga21a16db5b1ff9adf930ee8c4b1a2a695"><td class="mdescLeft">&#160;</td><td class="mdescRight">QMC offset overflow.  <a href="#ga21a16db5b1ff9adf930ee8c4b1a2a695">More...</a><br /></td></tr>
<tr class="separator:ga21a16db5b1ff9adf930ee8c4b1a2a695"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Decimation Config - Decimation control</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpf03500b76d47938e52a69a2a32ef732d"></a>This register contains bits to configure the decimation in terms of the type of data.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:ga5370ff85740b209be6e094d4a73816a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga5370ff85740b209be6e094d4a73816a7">XRFDC_DEC_CFG_MASK</a>&#160;&#160;&#160;0x00000003U</td></tr>
<tr class="memdesc:ga5370ff85740b209be6e094d4a73816a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">ChannelA (2GSPS real data from Mixer I output)  <a href="#ga5370ff85740b209be6e094d4a73816a7">More...</a><br /></td></tr>
<tr class="separator:ga5370ff85740b209be6e094d4a73816a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8615d7b0cd24bccc3dbbc9ec8535328"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gad8615d7b0cd24bccc3dbbc9ec8535328">XRFDC_DEC_CFG_CHB_MASK</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="memdesc:gad8615d7b0cd24bccc3dbbc9ec8535328"><td class="mdescLeft">&#160;</td><td class="mdescRight">ChannelB (2GSPS real data from Mixer Q output)  <a href="#gad8615d7b0cd24bccc3dbbc9ec8535328">More...</a><br /></td></tr>
<tr class="separator:gad8615d7b0cd24bccc3dbbc9ec8535328"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8554eb910540c87a9f5d85f484ff731"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gae8554eb910540c87a9f5d85f484ff731">XRFDC_DEC_CFG_IQ_MASK</a>&#160;&#160;&#160;0x00000002U</td></tr>
<tr class="memdesc:gae8554eb910540c87a9f5d85f484ff731"><td class="mdescLeft">&#160;</td><td class="mdescRight">IQ-2GSPS.  <a href="#gae8554eb910540c87a9f5d85f484ff731">More...</a><br /></td></tr>
<tr class="separator:gae8554eb910540c87a9f5d85f484ff731"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33186feb8ac7f37e8bac96106471898e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga33186feb8ac7f37e8bac96106471898e">XRFDC_DEC_CFG_4GSPS_MASK</a>&#160;&#160;&#160;0x00000003U</td></tr>
<tr class="memdesc:ga33186feb8ac7f37e8bac96106471898e"><td class="mdescLeft">&#160;</td><td class="mdescRight">4GSPS may be I or Q or Real depending on high level block config  <a href="#ga33186feb8ac7f37e8bac96106471898e">More...</a><br /></td></tr>
<tr class="separator:ga33186feb8ac7f37e8bac96106471898e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Decimation Mode - Decimation Rate</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpefddf3d234a23d01b64feb4e2d6f19a7"></a>This register contains bits to configures the decimation rate.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:gae5fcbb9fcf48b568fc10a78aa092b946"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gae5fcbb9fcf48b568fc10a78aa092b946">XRFDC_DEC_MOD_MASK</a>&#160;&#160;&#160;0x00000007U</td></tr>
<tr class="memdesc:gae5fcbb9fcf48b568fc10a78aa092b946"><td class="mdescLeft">&#160;</td><td class="mdescRight">Decimation mode Mask.  <a href="#gae5fcbb9fcf48b568fc10a78aa092b946">More...</a><br /></td></tr>
<tr class="separator:gae5fcbb9fcf48b568fc10a78aa092b946"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4735d72c7b7dec74cdfd2e75fc71fbc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga4735d72c7b7dec74cdfd2e75fc71fbc4">XRFDC_DEC_MOD_1X_MASK</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="memdesc:ga4735d72c7b7dec74cdfd2e75fc71fbc4"><td class="mdescLeft">&#160;</td><td class="mdescRight">1x (decimation bypass)  <a href="#ga4735d72c7b7dec74cdfd2e75fc71fbc4">More...</a><br /></td></tr>
<tr class="separator:ga4735d72c7b7dec74cdfd2e75fc71fbc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68ad4c8cb1c99a84cde7fe292003b82e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga68ad4c8cb1c99a84cde7fe292003b82e">XRFDC_DEC_MOD_2X_MASK</a>&#160;&#160;&#160;0x00000002U</td></tr>
<tr class="memdesc:ga68ad4c8cb1c99a84cde7fe292003b82e"><td class="mdescLeft">&#160;</td><td class="mdescRight">2x (decimation bypass)  <a href="#ga68ad4c8cb1c99a84cde7fe292003b82e">More...</a><br /></td></tr>
<tr class="separator:ga68ad4c8cb1c99a84cde7fe292003b82e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6571b6f7c4145980c52fe1525cd85b21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga6571b6f7c4145980c52fe1525cd85b21">XRFDC_DEC_MOD_4X_MASK</a>&#160;&#160;&#160;0x00000003U</td></tr>
<tr class="memdesc:ga6571b6f7c4145980c52fe1525cd85b21"><td class="mdescLeft">&#160;</td><td class="mdescRight">4x (decimation bypass)  <a href="#ga6571b6f7c4145980c52fe1525cd85b21">More...</a><br /></td></tr>
<tr class="separator:ga6571b6f7c4145980c52fe1525cd85b21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee7845c22d4d5364abc7d3abad203356"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gaee7845c22d4d5364abc7d3abad203356">XRFDC_DEC_MOD_8X_MASK</a>&#160;&#160;&#160;0x00000004U</td></tr>
<tr class="memdesc:gaee7845c22d4d5364abc7d3abad203356"><td class="mdescLeft">&#160;</td><td class="mdescRight">8x (decimation bypass)  <a href="#gaee7845c22d4d5364abc7d3abad203356">More...</a><br /></td></tr>
<tr class="separator:gaee7845c22d4d5364abc7d3abad203356"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga689b818657103cc1df70302c934593b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga689b818657103cc1df70302c934593b7">XRFDC_DEC_MOD_2X_BW_MASK</a>&#160;&#160;&#160;0x00000005U</td></tr>
<tr class="memdesc:ga689b818657103cc1df70302c934593b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">2x (med BW)  <a href="#ga689b818657103cc1df70302c934593b7">More...</a><br /></td></tr>
<tr class="separator:ga689b818657103cc1df70302c934593b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefcae85d0708816b800c91859fc6596c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gaefcae85d0708816b800c91859fc6596c">XRFDC_DEC_MOD_4X_BW_MASK</a>&#160;&#160;&#160;0x00000006U</td></tr>
<tr class="memdesc:gaefcae85d0708816b800c91859fc6596c"><td class="mdescLeft">&#160;</td><td class="mdescRight">4x (med BW)  <a href="#gaefcae85d0708816b800c91859fc6596c">More...</a><br /></td></tr>
<tr class="separator:gaefcae85d0708816b800c91859fc6596c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf18b9aa163bc047af83b70b30a4aaa99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gaf18b9aa163bc047af83b70b30a4aaa99">XRFDC_DEC_MOD_8X_BW_MASK</a>&#160;&#160;&#160;0x00000007U</td></tr>
<tr class="memdesc:gaf18b9aa163bc047af83b70b30a4aaa99"><td class="mdescLeft">&#160;</td><td class="mdescRight">8x (med BW)  <a href="#gaf18b9aa163bc047af83b70b30a4aaa99">More...</a><br /></td></tr>
<tr class="separator:gaf18b9aa163bc047af83b70b30a4aaa99"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Mixer config0 - Configure I channel coarse mixer mode of operation</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpa03469dfc9b873a98482aec81a324cb8"></a>This register contains bits to set the output data sequence of I channel.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:ga885a3e14bed9b9d08d2175d1e7b358fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga885a3e14bed9b9d08d2175d1e7b358fb">XRFDC_MIX_CFG0_MASK</a>&#160;&#160;&#160;0x00000FFFU</td></tr>
<tr class="memdesc:ga885a3e14bed9b9d08d2175d1e7b358fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mixer Config0 Mask.  <a href="#ga885a3e14bed9b9d08d2175d1e7b358fb">More...</a><br /></td></tr>
<tr class="separator:ga885a3e14bed9b9d08d2175d1e7b358fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecc1cdf9166daa7b8a2cd94d2f48ec2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gaecc1cdf9166daa7b8a2cd94d2f48ec2f">XRFDC_MIX_I_DAT_WRD0_MASK</a>&#160;&#160;&#160;0x00000007U</td></tr>
<tr class="memdesc:gaecc1cdf9166daa7b8a2cd94d2f48ec2f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Output data word[0] of I channel.  <a href="#gaecc1cdf9166daa7b8a2cd94d2f48ec2f">More...</a><br /></td></tr>
<tr class="separator:gaecc1cdf9166daa7b8a2cd94d2f48ec2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74563974ebd9b75fc241f1cf0c7ee8a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga74563974ebd9b75fc241f1cf0c7ee8a9">XRFDC_MIX_I_DAT_WRD1_MASK</a>&#160;&#160;&#160;0x00000038U</td></tr>
<tr class="memdesc:ga74563974ebd9b75fc241f1cf0c7ee8a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Output data word[1] of I channel.  <a href="#ga74563974ebd9b75fc241f1cf0c7ee8a9">More...</a><br /></td></tr>
<tr class="separator:ga74563974ebd9b75fc241f1cf0c7ee8a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac299b0b2c3b83fa726a860ca4957ddf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gac299b0b2c3b83fa726a860ca4957ddf2">XRFDC_MIX_I_DAT_WRD2_MASK</a>&#160;&#160;&#160;0x000001C0U</td></tr>
<tr class="memdesc:gac299b0b2c3b83fa726a860ca4957ddf2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Output data word[2] of I channel.  <a href="#gac299b0b2c3b83fa726a860ca4957ddf2">More...</a><br /></td></tr>
<tr class="separator:gac299b0b2c3b83fa726a860ca4957ddf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga461becd9bfafd60d0bc79f44736d52af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga461becd9bfafd60d0bc79f44736d52af">XRFDC_MIX_I_DAT_WRD3_MASK</a>&#160;&#160;&#160;0x00000E00U</td></tr>
<tr class="memdesc:ga461becd9bfafd60d0bc79f44736d52af"><td class="mdescLeft">&#160;</td><td class="mdescRight">Output data word[3] of I channel.  <a href="#ga461becd9bfafd60d0bc79f44736d52af">More...</a><br /></td></tr>
<tr class="separator:ga461becd9bfafd60d0bc79f44736d52af"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Mixer config1 - Configure Q channel coarse mixer mode of operation</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpfa0cac00f9118cda2f1ef22370cba595"></a>This register contains bits to set the output data sequence of Q channel.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:gab0d9fb79a902668f0497bddda9d6f8a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gab0d9fb79a902668f0497bddda9d6f8a3">XRFDC_MIX_CFG1_MASK</a>&#160;&#160;&#160;0x00000FFFU</td></tr>
<tr class="memdesc:gab0d9fb79a902668f0497bddda9d6f8a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mixer Config0 Mask.  <a href="#gab0d9fb79a902668f0497bddda9d6f8a3">More...</a><br /></td></tr>
<tr class="separator:gab0d9fb79a902668f0497bddda9d6f8a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga403d8792824070fc160159e84ccc4d09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga403d8792824070fc160159e84ccc4d09">XRFDC_MIX_Q_DAT_WRD0_MASK</a>&#160;&#160;&#160;0x00000007U</td></tr>
<tr class="memdesc:ga403d8792824070fc160159e84ccc4d09"><td class="mdescLeft">&#160;</td><td class="mdescRight">Output data word[0] of Q channel.  <a href="#ga403d8792824070fc160159e84ccc4d09">More...</a><br /></td></tr>
<tr class="separator:ga403d8792824070fc160159e84ccc4d09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe61d1ba064b482e7477c56786fceb06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gabe61d1ba064b482e7477c56786fceb06">XRFDC_MIX_Q_DAT_WRD1_MASK</a>&#160;&#160;&#160;0x00000038U</td></tr>
<tr class="memdesc:gabe61d1ba064b482e7477c56786fceb06"><td class="mdescLeft">&#160;</td><td class="mdescRight">Output data word[1] of Q channel.  <a href="#gabe61d1ba064b482e7477c56786fceb06">More...</a><br /></td></tr>
<tr class="separator:gabe61d1ba064b482e7477c56786fceb06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac15668a0a7cf5b91160ec199143fa444"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gac15668a0a7cf5b91160ec199143fa444">XRFDC_MIX_Q_DAT_WRD2_MASK</a>&#160;&#160;&#160;0x000001C0U</td></tr>
<tr class="memdesc:gac15668a0a7cf5b91160ec199143fa444"><td class="mdescLeft">&#160;</td><td class="mdescRight">Output data word[2] of Q channel.  <a href="#gac15668a0a7cf5b91160ec199143fa444">More...</a><br /></td></tr>
<tr class="separator:gac15668a0a7cf5b91160ec199143fa444"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade1090b461bd7632e44adbaee38ae2af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gade1090b461bd7632e44adbaee38ae2af">XRFDC_MIX_Q_DAT_WRD3_MASK</a>&#160;&#160;&#160;0x00000E00U</td></tr>
<tr class="memdesc:gade1090b461bd7632e44adbaee38ae2af"><td class="mdescLeft">&#160;</td><td class="mdescRight">Output data word[3] of Q channel.  <a href="#gade1090b461bd7632e44adbaee38ae2af">More...</a><br /></td></tr>
<tr class="separator:gade1090b461bd7632e44adbaee38ae2af"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Mixer mode - Configure mixer mode of operation</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpe7c8a889c1f54e43ae2ca0bccb86bf08"></a>This register contains bits to set NCO phases, NCO output scale and fine mixer multipliers.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:ga9c687208b0b553239dc95d8752e0f93e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga9c687208b0b553239dc95d8752e0f93e">XRFDC_EN_I_IQ_MASK</a>&#160;&#160;&#160;0x00000003U</td></tr>
<tr class="memdesc:ga9c687208b0b553239dc95d8752e0f93e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable fine mixer multipliers on IQ i/p for I output.  <a href="#ga9c687208b0b553239dc95d8752e0f93e">More...</a><br /></td></tr>
<tr class="separator:ga9c687208b0b553239dc95d8752e0f93e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51daa90a995744e8c846c0287f6689a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga51daa90a995744e8c846c0287f6689a3">XRFDC_EN_Q_IQ_MASK</a>&#160;&#160;&#160;0x0000000CU</td></tr>
<tr class="memdesc:ga51daa90a995744e8c846c0287f6689a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable fine mixer multipliers on IQ i/p for Q output.  <a href="#ga51daa90a995744e8c846c0287f6689a3">More...</a><br /></td></tr>
<tr class="separator:ga51daa90a995744e8c846c0287f6689a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbbc3a97d82bec4822f938d5b1a1eec1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gabbbc3a97d82bec4822f938d5b1a1eec1">XRFDC_FINE_MIX_SCALE_MASK</a>&#160;&#160;&#160;0x00000010U</td></tr>
<tr class="memdesc:gabbbc3a97d82bec4822f938d5b1a1eec1"><td class="mdescLeft">&#160;</td><td class="mdescRight">NCO output scale.  <a href="#gabbbc3a97d82bec4822f938d5b1a1eec1">More...</a><br /></td></tr>
<tr class="separator:gabbbc3a97d82bec4822f938d5b1a1eec1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16b20e441a95c0016a956166d31a2158"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga16b20e441a95c0016a956166d31a2158">XRFDC_SEL_I_IQ_MASK</a>&#160;&#160;&#160;0x00000F00U</td></tr>
<tr class="memdesc:ga16b20e441a95c0016a956166d31a2158"><td class="mdescLeft">&#160;</td><td class="mdescRight">Select NCO phases for I output.  <a href="#ga16b20e441a95c0016a956166d31a2158">More...</a><br /></td></tr>
<tr class="separator:ga16b20e441a95c0016a956166d31a2158"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a68a0b557045661ebb961bff84f064b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga4a68a0b557045661ebb961bff84f064b">XRFDC_SEL_Q_IQ_MASK</a>&#160;&#160;&#160;0x0000F000U</td></tr>
<tr class="memdesc:ga4a68a0b557045661ebb961bff84f064b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Select NCO phases for Q output.  <a href="#ga4a68a0b557045661ebb961bff84f064b">More...</a><br /></td></tr>
<tr class="separator:ga4a68a0b557045661ebb961bff84f064b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cfeb8232dfda0affd5f164fe876949f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga6cfeb8232dfda0affd5f164fe876949f">XRFDC_I_IQ_COS_MINSIN</a>&#160;&#160;&#160;0x00000C00U</td></tr>
<tr class="memdesc:ga6cfeb8232dfda0affd5f164fe876949f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Select NCO phases for I output.  <a href="#ga6cfeb8232dfda0affd5f164fe876949f">More...</a><br /></td></tr>
<tr class="separator:ga6cfeb8232dfda0affd5f164fe876949f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb5fbe234ba7ddacab85e5419a382222"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gadb5fbe234ba7ddacab85e5419a382222">XRFDC_Q_IQ_SIN_COS</a>&#160;&#160;&#160;0x00001000U</td></tr>
<tr class="memdesc:gadb5fbe234ba7ddacab85e5419a382222"><td class="mdescLeft">&#160;</td><td class="mdescRight">Select NCO phases for Q output.  <a href="#gadb5fbe234ba7ddacab85e5419a382222">More...</a><br /></td></tr>
<tr class="separator:gadb5fbe234ba7ddacab85e5419a382222"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
NCO update - NCO update mode</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpca3e15333af36ddbd3d0f2cd3e21fc35"></a>This register contains bits to Select event source, delay and reset delay.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:gad74ad2d78a0026ecf5108d6dce965985"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gad74ad2d78a0026ecf5108d6dce965985">XRFDC_NCO_UPDT_MODE_MASK</a>&#160;&#160;&#160;0x00000007U</td></tr>
<tr class="memdesc:gad74ad2d78a0026ecf5108d6dce965985"><td class="mdescLeft">&#160;</td><td class="mdescRight">NCO event source selection mask.  <a href="#gad74ad2d78a0026ecf5108d6dce965985">More...</a><br /></td></tr>
<tr class="separator:gad74ad2d78a0026ecf5108d6dce965985"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98d8ea06225e2e15fa4052fc9b02e770"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga98d8ea06225e2e15fa4052fc9b02e770">XRFDC_NCO_UPDT_MODE_GRP</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="memdesc:ga98d8ea06225e2e15fa4052fc9b02e770"><td class="mdescLeft">&#160;</td><td class="mdescRight">NCO event source selection is Group.  <a href="#ga98d8ea06225e2e15fa4052fc9b02e770">More...</a><br /></td></tr>
<tr class="separator:ga98d8ea06225e2e15fa4052fc9b02e770"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55a678591c3475e6644013bab8de1d9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga55a678591c3475e6644013bab8de1d9c">XRFDC_NCO_UPDT_MODE_SLICE</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="memdesc:ga55a678591c3475e6644013bab8de1d9c"><td class="mdescLeft">&#160;</td><td class="mdescRight">NCO event source selection is slice.  <a href="#ga55a678591c3475e6644013bab8de1d9c">More...</a><br /></td></tr>
<tr class="separator:ga55a678591c3475e6644013bab8de1d9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9900132b14a27edae2d9689b6bcb6fd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga9900132b14a27edae2d9689b6bcb6fd7">XRFDC_NCO_UPDT_MODE_TILE</a>&#160;&#160;&#160;0x00000002U</td></tr>
<tr class="memdesc:ga9900132b14a27edae2d9689b6bcb6fd7"><td class="mdescLeft">&#160;</td><td class="mdescRight">NCO event source selection is tile.  <a href="#ga9900132b14a27edae2d9689b6bcb6fd7">More...</a><br /></td></tr>
<tr class="separator:ga9900132b14a27edae2d9689b6bcb6fd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2890a0d6d3b4af6c52db6df75a969de0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga2890a0d6d3b4af6c52db6df75a969de0">XRFDC_NCO_UPDT_MODE_SYSREF</a>&#160;&#160;&#160;0x00000003U</td></tr>
<tr class="memdesc:ga2890a0d6d3b4af6c52db6df75a969de0"><td class="mdescLeft">&#160;</td><td class="mdescRight">NCO event source selection is Sysref.  <a href="#ga2890a0d6d3b4af6c52db6df75a969de0">More...</a><br /></td></tr>
<tr class="separator:ga2890a0d6d3b4af6c52db6df75a969de0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac64287ad0fa6cb5f145cfd31b921a6f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gac64287ad0fa6cb5f145cfd31b921a6f1">XRFDC_NCO_UPDT_MODE_MARKER</a>&#160;&#160;&#160;0x00000004U</td></tr>
<tr class="memdesc:gac64287ad0fa6cb5f145cfd31b921a6f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">NCO event source selection is Marker.  <a href="#gac64287ad0fa6cb5f145cfd31b921a6f1">More...</a><br /></td></tr>
<tr class="separator:gac64287ad0fa6cb5f145cfd31b921a6f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42b76ddfd68b556e19191184968edc64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga42b76ddfd68b556e19191184968edc64">XRFDC_NCO_UPDT_MODE_FABRIC</a>&#160;&#160;&#160;0x00000005U</td></tr>
<tr class="memdesc:ga42b76ddfd68b556e19191184968edc64"><td class="mdescLeft">&#160;</td><td class="mdescRight">NCO event source selection is fabric.  <a href="#ga42b76ddfd68b556e19191184968edc64">More...</a><br /></td></tr>
<tr class="separator:ga42b76ddfd68b556e19191184968edc64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e6643d84a299afbce2e378bcc30b02d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga7e6643d84a299afbce2e378bcc30b02d">XRFDC_NCO_UPDT_DLY_MASK</a>&#160;&#160;&#160;0x00001FF8U</td></tr>
<tr class="memdesc:ga7e6643d84a299afbce2e378bcc30b02d"><td class="mdescLeft">&#160;</td><td class="mdescRight">delay in clk_dp cycles in application of event after arrival  <a href="#ga7e6643d84a299afbce2e378bcc30b02d">More...</a><br /></td></tr>
<tr class="separator:ga7e6643d84a299afbce2e378bcc30b02d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d2b06dceaf2ce19923b93d516cae937"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga5d2b06dceaf2ce19923b93d516cae937">XRFDC_NCO_UPDT_RST_DLY_MASK</a>&#160;&#160;&#160;0x0000D000U</td></tr>
<tr class="memdesc:ga5d2b06dceaf2ce19923b93d516cae937"><td class="mdescLeft">&#160;</td><td class="mdescRight">optional delay on the NCO phase reset delay  <a href="#ga5d2b06dceaf2ce19923b93d516cae937">More...</a><br /></td></tr>
<tr class="separator:ga5d2b06dceaf2ce19923b93d516cae937"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
NCO Phase Reset - NCO Slice Phase Reset</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp3b5578b9e9801ac43884a0c44b2b8ff7"></a>This register contains bits to reset the nco phase of the current slice phase accumulator.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:ga65c3d6803aaf91bc403614b78fd8742f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga65c3d6803aaf91bc403614b78fd8742f">XRFDC_NCO_PHASE_RST_MASK</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="memdesc:ga65c3d6803aaf91bc403614b78fd8742f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset NCO Phase of current slice.  <a href="#ga65c3d6803aaf91bc403614b78fd8742f">More...</a><br /></td></tr>
<tr class="separator:ga65c3d6803aaf91bc403614b78fd8742f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
NCO Freq Word[47:32] - NCO Phase increment(nco freq 48-bit)</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp77eb8ab143bdf0094baa99d16f6de4e6"></a>This register contains bits for frequency control word of the NCO.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:gafc580daf242966b54276a73925eb9f41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gafc580daf242966b54276a73925eb9f41">XRFDC_NCO_FQWD_UPP_MASK</a>&#160;&#160;&#160;0x0000FFFFU</td></tr>
<tr class="memdesc:gafc580daf242966b54276a73925eb9f41"><td class="mdescLeft">&#160;</td><td class="mdescRight">NCO Phase increment[47:32].  <a href="#gafc580daf242966b54276a73925eb9f41">More...</a><br /></td></tr>
<tr class="separator:gafc580daf242966b54276a73925eb9f41"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
NCO Freq Word[31:16] - NCO Phase increment(nco freq 48-bit)</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpc67439a6976a9f720d22b6702a22129d"></a>This register contains bits for frequency control word of the NCO.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:ga837c6d61b88a53aee708e95491eeb8fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga837c6d61b88a53aee708e95491eeb8fe">XRFDC_NCO_FQWD_MID_MASK</a>&#160;&#160;&#160;0x0000FFFFU</td></tr>
<tr class="memdesc:ga837c6d61b88a53aee708e95491eeb8fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">NCO Phase increment[31:16].  <a href="#ga837c6d61b88a53aee708e95491eeb8fe">More...</a><br /></td></tr>
<tr class="separator:ga837c6d61b88a53aee708e95491eeb8fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
NCO Freq Word[15:0] - NCO Phase increment(nco freq 48-bit)</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp0079e0cec1e32bedce747efe411912d5"></a>This register contains bits for frequency control word of the NCO.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:ga8209772bd4995cf6a82be46cc9e2830b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga8209772bd4995cf6a82be46cc9e2830b">XRFDC_NCO_FQWD_LOW_MASK</a>&#160;&#160;&#160;0x0000FFFFU</td></tr>
<tr class="memdesc:ga8209772bd4995cf6a82be46cc9e2830b"><td class="mdescLeft">&#160;</td><td class="mdescRight">NCO Phase increment[15:0].  <a href="#ga8209772bd4995cf6a82be46cc9e2830b">More...</a><br /></td></tr>
<tr class="separator:ga8209772bd4995cf6a82be46cc9e2830b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83d738e52ab11916329617478f96876d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga83d738e52ab11916329617478f96876d">XRFDC_NCO_FQWD_MASK</a>&#160;&#160;&#160;0x0000FFFFFFFFFFFFU</td></tr>
<tr class="memdesc:ga83d738e52ab11916329617478f96876d"><td class="mdescLeft">&#160;</td><td class="mdescRight">NCO Freq offset[48:0].  <a href="#ga83d738e52ab11916329617478f96876d">More...</a><br /></td></tr>
<tr class="separator:ga83d738e52ab11916329617478f96876d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
NCO Phase Offset[17:16] - NCO Phase offset</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp52688bec267a99229d649612f7e9639e"></a>This register contains bits to set NCO Phase offset(18-bit offset added to the phase accumulator).</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:ga511eb14fc9d93eb331304c1bb6f2fb8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga511eb14fc9d93eb331304c1bb6f2fb8f">XRFDC_NCO_PHASE_UPP_MASK</a>&#160;&#160;&#160;0x00000003U</td></tr>
<tr class="memdesc:ga511eb14fc9d93eb331304c1bb6f2fb8f"><td class="mdescLeft">&#160;</td><td class="mdescRight">NCO Phase offset[17:16].  <a href="#ga511eb14fc9d93eb331304c1bb6f2fb8f">More...</a><br /></td></tr>
<tr class="separator:ga511eb14fc9d93eb331304c1bb6f2fb8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
NCO Phase Offset[15:0] - NCO Phase offset</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpd98068650548bc3bcf2444efa9d59126"></a>This register contains bits to set NCO Phase offset(18-bit offset added to the phase accumulator).</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:ga91eaf8035d77f447fc850dac646a70d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga91eaf8035d77f447fc850dac646a70d6">XRFDC_NCO_PHASE_LOW_MASK</a>&#160;&#160;&#160;0x0000FFFFU</td></tr>
<tr class="memdesc:ga91eaf8035d77f447fc850dac646a70d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">NCO Phase offset[15:0].  <a href="#ga91eaf8035d77f447fc850dac646a70d6">More...</a><br /></td></tr>
<tr class="separator:ga91eaf8035d77f447fc850dac646a70d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae836b18a6c12fa69635005be31b80647"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gae836b18a6c12fa69635005be31b80647">XRFDC_NCO_PHASE_MASK</a>&#160;&#160;&#160;0x0003FFFFU</td></tr>
<tr class="memdesc:gae836b18a6c12fa69635005be31b80647"><td class="mdescLeft">&#160;</td><td class="mdescRight">NCO Phase offset[17:0].  <a href="#gae836b18a6c12fa69635005be31b80647">More...</a><br /></td></tr>
<tr class="separator:gae836b18a6c12fa69635005be31b80647"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
NCO Phase mode - NCO Control setting mode</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpf5fa3fa952a162a3d1ccf3f299a25c06"></a>This register contains bits to set NCO mode of operation.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:gac08a562c8f68737ccb5d89576d144ab5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gac08a562c8f68737ccb5d89576d144ab5">XRFDC_NCO_PHASE_MOD_MASK</a>&#160;&#160;&#160;0x00000003U</td></tr>
<tr class="memdesc:gac08a562c8f68737ccb5d89576d144ab5"><td class="mdescLeft">&#160;</td><td class="mdescRight">NCO mode of operation mask.  <a href="#gac08a562c8f68737ccb5d89576d144ab5">More...</a><br /></td></tr>
<tr class="separator:gac08a562c8f68737ccb5d89576d144ab5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbf0034981ebc0ed6110175178578234"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gacbf0034981ebc0ed6110175178578234">XRFDC_NCO_PHASE_MOD_4PHASE</a>&#160;&#160;&#160;0x00000003U</td></tr>
<tr class="memdesc:gacbf0034981ebc0ed6110175178578234"><td class="mdescLeft">&#160;</td><td class="mdescRight">NCO output 4 successive phase.  <a href="#gacbf0034981ebc0ed6110175178578234">More...</a><br /></td></tr>
<tr class="separator:gacbf0034981ebc0ed6110175178578234"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab67ff65090cbb823086d18c220c0b1e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gab67ff65090cbb823086d18c220c0b1e4">XRFDC_NCO_PHASE_MOD_EVEN</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="memdesc:gab67ff65090cbb823086d18c220c0b1e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">NCO output even phase.  <a href="#gab67ff65090cbb823086d18c220c0b1e4">More...</a><br /></td></tr>
<tr class="separator:gab67ff65090cbb823086d18c220c0b1e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94aae7714e373d3484d9a44a9accdd21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga94aae7714e373d3484d9a44a9accdd21">XRFDC_NCO_PHASE_MODE_ODD</a>&#160;&#160;&#160;0x00000002U</td></tr>
<tr class="memdesc:ga94aae7714e373d3484d9a44a9accdd21"><td class="mdescLeft">&#160;</td><td class="mdescRight">NCO output odd phase.  <a href="#ga94aae7714e373d3484d9a44a9accdd21">More...</a><br /></td></tr>
<tr class="separator:ga94aae7714e373d3484d9a44a9accdd21"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
QMC update - QMC update mode</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp8c7a01fe116ff25894509677d864a820"></a>This register contains bits to Select event source and delay.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:gac5bfb9bb3f007c86cf52e2d935d9b0f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gac5bfb9bb3f007c86cf52e2d935d9b0f9">XRFDC_QMC_UPDT_MODE_MASK</a>&#160;&#160;&#160;0x00000007U</td></tr>
<tr class="memdesc:gac5bfb9bb3f007c86cf52e2d935d9b0f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">QMC event source selection mask.  <a href="#gac5bfb9bb3f007c86cf52e2d935d9b0f9">More...</a><br /></td></tr>
<tr class="separator:gac5bfb9bb3f007c86cf52e2d935d9b0f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40f9a0ec45792b9fd087c42b15d680cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga40f9a0ec45792b9fd087c42b15d680cf">XRFDC_QMC_UPDT_MODE_GRP</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="memdesc:ga40f9a0ec45792b9fd087c42b15d680cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">QMC event source selection is group.  <a href="#ga40f9a0ec45792b9fd087c42b15d680cf">More...</a><br /></td></tr>
<tr class="separator:ga40f9a0ec45792b9fd087c42b15d680cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e174f0794efddc89198edd71375cc20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga7e174f0794efddc89198edd71375cc20">XRFDC_QMC_UPDT_MODE_SLICE</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="memdesc:ga7e174f0794efddc89198edd71375cc20"><td class="mdescLeft">&#160;</td><td class="mdescRight">QMC event source selection is slice.  <a href="#ga7e174f0794efddc89198edd71375cc20">More...</a><br /></td></tr>
<tr class="separator:ga7e174f0794efddc89198edd71375cc20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4c28277d76d7a273fe23b4aa56886e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gad4c28277d76d7a273fe23b4aa56886e1">XRFDC_QMC_UPDT_MODE_TILE</a>&#160;&#160;&#160;0x00000002U</td></tr>
<tr class="memdesc:gad4c28277d76d7a273fe23b4aa56886e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">QMC event source selection is tile.  <a href="#gad4c28277d76d7a273fe23b4aa56886e1">More...</a><br /></td></tr>
<tr class="separator:gad4c28277d76d7a273fe23b4aa56886e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45441dca57609804914d6aefbd281563"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga45441dca57609804914d6aefbd281563">XRFDC_QMC_UPDT_MODE_SYSREF</a>&#160;&#160;&#160;0x00000003U</td></tr>
<tr class="memdesc:ga45441dca57609804914d6aefbd281563"><td class="mdescLeft">&#160;</td><td class="mdescRight">QMC event source selection is Sysref.  <a href="#ga45441dca57609804914d6aefbd281563">More...</a><br /></td></tr>
<tr class="separator:ga45441dca57609804914d6aefbd281563"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94660f0b0c3aa2c5a0eae59bd55bbc75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga94660f0b0c3aa2c5a0eae59bd55bbc75">XRFDC_QMC_UPDT_MODE_MARKER</a>&#160;&#160;&#160;0x00000004U</td></tr>
<tr class="memdesc:ga94660f0b0c3aa2c5a0eae59bd55bbc75"><td class="mdescLeft">&#160;</td><td class="mdescRight">QMC event source selection is Marker.  <a href="#ga94660f0b0c3aa2c5a0eae59bd55bbc75">More...</a><br /></td></tr>
<tr class="separator:ga94660f0b0c3aa2c5a0eae59bd55bbc75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4acd23abf7d3e5ad1e8d57583835293e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga4acd23abf7d3e5ad1e8d57583835293e">XRFDC_QMC_UPDT_MODE_FABRIC</a>&#160;&#160;&#160;0x00000005U</td></tr>
<tr class="memdesc:ga4acd23abf7d3e5ad1e8d57583835293e"><td class="mdescLeft">&#160;</td><td class="mdescRight">QMC event source selection is fabric.  <a href="#ga4acd23abf7d3e5ad1e8d57583835293e">More...</a><br /></td></tr>
<tr class="separator:ga4acd23abf7d3e5ad1e8d57583835293e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0e7f511db29c6b6b6298cea7706d3cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gaa0e7f511db29c6b6b6298cea7706d3cd">XRFDC_QMC_UPDT_DLY_MASK</a>&#160;&#160;&#160;0x00001FF8U</td></tr>
<tr class="memdesc:gaa0e7f511db29c6b6b6298cea7706d3cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">delay in clk_dp cycles in application of event after arrival  <a href="#gaa0e7f511db29c6b6b6298cea7706d3cd">More...</a><br /></td></tr>
<tr class="separator:gaa0e7f511db29c6b6b6298cea7706d3cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
QMC Config - QMC Config register</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp07b3c3fa8c0049b01fc576f6bbb9a067"></a>This register contains bits to enable QMC gain and QMC Phase correction.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:gabe7004e6cf9b489e33a91d6c260c2668"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gabe7004e6cf9b489e33a91d6c260c2668">XRFDC_QMC_CFG_EN_GAIN_MASK</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="memdesc:gabe7004e6cf9b489e33a91d6c260c2668"><td class="mdescLeft">&#160;</td><td class="mdescRight">enable QMC gain correction mask  <a href="#gabe7004e6cf9b489e33a91d6c260c2668">More...</a><br /></td></tr>
<tr class="separator:gabe7004e6cf9b489e33a91d6c260c2668"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga594d5be058e8d9d0c8c66dbd61096c0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga594d5be058e8d9d0c8c66dbd61096c0c">XRFDC_QMC_CFG_EN_PHASE_MASK</a>&#160;&#160;&#160;0x00000002U</td></tr>
<tr class="memdesc:ga594d5be058e8d9d0c8c66dbd61096c0c"><td class="mdescLeft">&#160;</td><td class="mdescRight">enable QMC Phase correction mask  <a href="#ga594d5be058e8d9d0c8c66dbd61096c0c">More...</a><br /></td></tr>
<tr class="separator:ga594d5be058e8d9d0c8c66dbd61096c0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
QMC Offset - QMC offset correction</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp3590946b29b729ab10d9d862f171ccdf"></a>This register contains bits to set QMC offset correction factor.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:ga071793b0bb699ee99defa1954b7a6d00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga071793b0bb699ee99defa1954b7a6d00">XRFDC_QMC_OFFST_CRCTN_MASK</a>&#160;&#160;&#160;0x00000FFFU</td></tr>
<tr class="memdesc:ga071793b0bb699ee99defa1954b7a6d00"><td class="mdescLeft">&#160;</td><td class="mdescRight">QMC offset correction factor.  <a href="#ga071793b0bb699ee99defa1954b7a6d00">More...</a><br /></td></tr>
<tr class="separator:ga071793b0bb699ee99defa1954b7a6d00"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
QMC Gain - QMC Gain correction</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp3bd294e1f3973014f271b8e881fb54e7"></a>This register contains bits to set QMC gain correction factor.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:ga3c4647593fad2b0af4b0aeb4f79b3561"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga3c4647593fad2b0af4b0aeb4f79b3561">XRFDC_QMC_GAIN_CRCTN_MASK</a>&#160;&#160;&#160;0x00003FFFU</td></tr>
<tr class="memdesc:ga3c4647593fad2b0af4b0aeb4f79b3561"><td class="mdescLeft">&#160;</td><td class="mdescRight">QMC gain correction factor.  <a href="#ga3c4647593fad2b0af4b0aeb4f79b3561">More...</a><br /></td></tr>
<tr class="separator:ga3c4647593fad2b0af4b0aeb4f79b3561"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
QMC Phase - QMC Phase correction</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpa977d3c1223c116b2c8839305bee6585"></a>This register contains bits to set QMC phase correction factor.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:ga1f180b34a8de21344c0a903dcfa23c7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga1f180b34a8de21344c0a903dcfa23c7d">XRFDC_QMC_PHASE_CRCTN_MASK</a>&#160;&#160;&#160;0x00000FFFU</td></tr>
<tr class="memdesc:ga1f180b34a8de21344c0a903dcfa23c7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">QMC phase correction factor.  <a href="#ga1f180b34a8de21344c0a903dcfa23c7d">More...</a><br /></td></tr>
<tr class="separator:ga1f180b34a8de21344c0a903dcfa23c7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Coarse Delay Update - Coarse delay update mode.</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpecbed4cfee85d60ce8bb5937f5a77657"></a>This register contains bits to Select event source and delay.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:ga30eb14bf2f6e7df6bca5ea95eff3f57b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga30eb14bf2f6e7df6bca5ea95eff3f57b">XRFDC_CRSEDLY_UPDT_MODE_MASK</a>&#160;&#160;&#160;0x00000007U</td></tr>
<tr class="memdesc:ga30eb14bf2f6e7df6bca5ea95eff3f57b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Coarse delay event source selection mask.  <a href="#ga30eb14bf2f6e7df6bca5ea95eff3f57b">More...</a><br /></td></tr>
<tr class="separator:ga30eb14bf2f6e7df6bca5ea95eff3f57b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadeed9a17cf318f8bf209b4779a8a1370"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gadeed9a17cf318f8bf209b4779a8a1370">XRFDC_CRSEDLY_UPDT_MODE_GRP</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="memdesc:gadeed9a17cf318f8bf209b4779a8a1370"><td class="mdescLeft">&#160;</td><td class="mdescRight">Coarse delay event source selection is group.  <a href="#gadeed9a17cf318f8bf209b4779a8a1370">More...</a><br /></td></tr>
<tr class="separator:gadeed9a17cf318f8bf209b4779a8a1370"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15476d65ea5280dca690d4eeb754b413"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga15476d65ea5280dca690d4eeb754b413">XRFDC_CRSEDLY_UPDT_MODE_SLICE</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="memdesc:ga15476d65ea5280dca690d4eeb754b413"><td class="mdescLeft">&#160;</td><td class="mdescRight">Coarse delay event source selection is slice.  <a href="#ga15476d65ea5280dca690d4eeb754b413">More...</a><br /></td></tr>
<tr class="separator:ga15476d65ea5280dca690d4eeb754b413"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6869e004b973c280fbfb5fac7047b9e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga6869e004b973c280fbfb5fac7047b9e3">XRFDC_CRSEDLY_UPDT_MODE_TILE</a>&#160;&#160;&#160;0x00000002U</td></tr>
<tr class="memdesc:ga6869e004b973c280fbfb5fac7047b9e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Coarse delay event source selection is tile.  <a href="#ga6869e004b973c280fbfb5fac7047b9e3">More...</a><br /></td></tr>
<tr class="separator:ga6869e004b973c280fbfb5fac7047b9e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2171529912a2e514910ad80d6ea42f32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga2171529912a2e514910ad80d6ea42f32">XRFDC_CRSEDLY_UPDT_MODE_SYSREF</a>&#160;&#160;&#160;0x00000003U</td></tr>
<tr class="memdesc:ga2171529912a2e514910ad80d6ea42f32"><td class="mdescLeft">&#160;</td><td class="mdescRight">Coarse delay event source selection is sysref.  <a href="#ga2171529912a2e514910ad80d6ea42f32">More...</a><br /></td></tr>
<tr class="separator:ga2171529912a2e514910ad80d6ea42f32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65ed15a5ee6c55a5dfbe8b744aebfd52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga65ed15a5ee6c55a5dfbe8b744aebfd52">XRFDC_CRSEDLY_UPDT_MODE_MARKER</a>&#160;&#160;&#160;0x00000004U</td></tr>
<tr class="memdesc:ga65ed15a5ee6c55a5dfbe8b744aebfd52"><td class="mdescLeft">&#160;</td><td class="mdescRight">Coarse delay event source selection is Marker.  <a href="#ga65ed15a5ee6c55a5dfbe8b744aebfd52">More...</a><br /></td></tr>
<tr class="separator:ga65ed15a5ee6c55a5dfbe8b744aebfd52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga969c48a40fa8601f89b2cd7db85cd9e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga969c48a40fa8601f89b2cd7db85cd9e7">XRFDC_CRSEDLY_UPDT_MODE_FABRIC</a>&#160;&#160;&#160;0x00000005U</td></tr>
<tr class="memdesc:ga969c48a40fa8601f89b2cd7db85cd9e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Coarse delay event source selection is fabric.  <a href="#ga969c48a40fa8601f89b2cd7db85cd9e7">More...</a><br /></td></tr>
<tr class="separator:ga969c48a40fa8601f89b2cd7db85cd9e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f26a7fa419fea64aef82c154964bc8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga7f26a7fa419fea64aef82c154964bc8f">XRFDC_CRSEDLY_UPDT_DLY_MASK</a>&#160;&#160;&#160;0x00001FF8U</td></tr>
<tr class="memdesc:ga7f26a7fa419fea64aef82c154964bc8f"><td class="mdescLeft">&#160;</td><td class="mdescRight">delay in clk_dp cycles in application of event after arrival  <a href="#ga7f26a7fa419fea64aef82c154964bc8f">More...</a><br /></td></tr>
<tr class="separator:ga7f26a7fa419fea64aef82c154964bc8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Coarse delay Config - Coarse delay select</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpb590b2f86faaa0daa20feaadcaaf928e"></a>This register contains bits to select coarse delay.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:gaeac24dc718cb4a01d6471e7f18491e3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gaeac24dc718cb4a01d6471e7f18491e3c">XRFDC_CRSE_DLY_CFG_MASK</a>&#160;&#160;&#160;0x00000007U</td></tr>
<tr class="memdesc:gaeac24dc718cb4a01d6471e7f18491e3c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Coarse delay select.  <a href="#gaeac24dc718cb4a01d6471e7f18491e3c">More...</a><br /></td></tr>
<tr class="separator:gaeac24dc718cb4a01d6471e7f18491e3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Data Scaling Config - Data Scaling enable</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpf64a773296586552f5a23168e9d19331"></a>This register contains bits to enable data scaling.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:ga952f94581d63d8a8ef8394419a4e2950"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga952f94581d63d8a8ef8394419a4e2950">XRFDC_DAT_SCALE_CFG_MASK</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="memdesc:ga952f94581d63d8a8ef8394419a4e2950"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable data scaling.  <a href="#ga952f94581d63d8a8ef8394419a4e2950">More...</a><br /></td></tr>
<tr class="separator:ga952f94581d63d8a8ef8394419a4e2950"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga952f94581d63d8a8ef8394419a4e2950"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga952f94581d63d8a8ef8394419a4e2950">XRFDC_DAT_SCALE_CFG_MASK</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="memdesc:ga952f94581d63d8a8ef8394419a4e2950"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable data scaling.  <a href="#ga952f94581d63d8a8ef8394419a4e2950">More...</a><br /></td></tr>
<tr class="separator:ga952f94581d63d8a8ef8394419a4e2950"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Switch Matrix Config</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp569edb8e64816e1954d791d9f86a656f"></a>This register contains bits to control crossbar switch that select data to mixer block.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:ga5cf885da2bb4a064d97cbb8584d4e7ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga5cf885da2bb4a064d97cbb8584d4e7ee">XRFDC_SEL_CB_TO_MIX1_MASK</a>&#160;&#160;&#160;0x00000003U</td></tr>
<tr class="memdesc:ga5cf885da2bb4a064d97cbb8584d4e7ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control crossbar switch that select the data to mixer block mux1.  <a href="#ga5cf885da2bb4a064d97cbb8584d4e7ee">More...</a><br /></td></tr>
<tr class="separator:ga5cf885da2bb4a064d97cbb8584d4e7ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66e3ff3790dcdc377d7c3d006839d9c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga66e3ff3790dcdc377d7c3d006839d9c7">XRFDC_SEL_CB_TO_MIX0_MASK</a>&#160;&#160;&#160;0x0000000CU</td></tr>
<tr class="memdesc:ga66e3ff3790dcdc377d7c3d006839d9c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control crossbar switch that select the data to mixer block mux0.  <a href="#ga66e3ff3790dcdc377d7c3d006839d9c7">More...</a><br /></td></tr>
<tr class="separator:ga66e3ff3790dcdc377d7c3d006839d9c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8d738ffbe6e827dc9359fad5fdab79a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gac8d738ffbe6e827dc9359fad5fdab79a">XRFDC_SEL_CB_TO_QMC_MASK</a>&#160;&#160;&#160;0x00000010U</td></tr>
<tr class="memdesc:gac8d738ffbe6e827dc9359fad5fdab79a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control crossbar switch that select the data to QMC.  <a href="#gac8d738ffbe6e827dc9359fad5fdab79a">More...</a><br /></td></tr>
<tr class="separator:gac8d738ffbe6e827dc9359fad5fdab79a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee3d96f330a569976d1c77a967c1f185"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gaee3d96f330a569976d1c77a967c1f185">XRFDC_SEL_CB_TO_DECI_MASK</a>&#160;&#160;&#160;0x00000020U</td></tr>
<tr class="memdesc:gaee3d96f330a569976d1c77a967c1f185"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control crossbar switch that select the data to decimation filter.  <a href="#gaee3d96f330a569976d1c77a967c1f185">More...</a><br /></td></tr>
<tr class="separator:gaee3d96f330a569976d1c77a967c1f185"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Threshold0 Config</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp842df52d322eed4d94c2f4b6dbe76ff2"></a>This register contains bits to select mode, clear mode and to clear sticky bit.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:ga2c4631be6cebecd9af303c3f6bd8c338"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga2c4631be6cebecd9af303c3f6bd8c338">XRFDC_TRSHD0_EN_MOD_MASK</a>&#160;&#160;&#160;0x00000003U</td></tr>
<tr class="memdesc:ga2c4631be6cebecd9af303c3f6bd8c338"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Threshold0 block.  <a href="#ga2c4631be6cebecd9af303c3f6bd8c338">More...</a><br /></td></tr>
<tr class="separator:ga2c4631be6cebecd9af303c3f6bd8c338"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02af84ef0928e09e3ed9d9f2639409c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga02af84ef0928e09e3ed9d9f2639409c8">XRFDC_TRSHD0_CLR_MOD_MASK</a>&#160;&#160;&#160;0x00000004U</td></tr>
<tr class="memdesc:ga02af84ef0928e09e3ed9d9f2639409c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear mode.  <a href="#ga02af84ef0928e09e3ed9d9f2639409c8">More...</a><br /></td></tr>
<tr class="separator:ga02af84ef0928e09e3ed9d9f2639409c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d14cc79a3a529a1d2de6a1c9f8061e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga0d14cc79a3a529a1d2de6a1c9f8061e4">XRFDC_TRSHD0_STIKY_CLR_MASK</a>&#160;&#160;&#160;0x00000008U</td></tr>
<tr class="memdesc:ga0d14cc79a3a529a1d2de6a1c9f8061e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear sticky bit.  <a href="#ga0d14cc79a3a529a1d2de6a1c9f8061e4">More...</a><br /></td></tr>
<tr class="separator:ga0d14cc79a3a529a1d2de6a1c9f8061e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Threshold0 Average[31:16]</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpcaf0a32754c937a36f35f9294d648bfc"></a>This register contains bits to select Threshold0 under averaging.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:gab3ecc88b27a7ee0b7ca37007c3e761e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gab3ecc88b27a7ee0b7ca37007c3e761e7">XRFDC_TRSHD0_AVG_UPP_MASK</a>&#160;&#160;&#160;0x0000FFFFU</td></tr>
<tr class="memdesc:gab3ecc88b27a7ee0b7ca37007c3e761e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Threshold0 under Averaging[31:16].  <a href="#gab3ecc88b27a7ee0b7ca37007c3e761e7">More...</a><br /></td></tr>
<tr class="separator:gab3ecc88b27a7ee0b7ca37007c3e761e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Threshold0 Average[15:0]</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp834c8a830b5fdc97c109380810aadc18"></a>This register contains bits to select Threshold0 under averaging.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:ga4900a9b8a5160c5c3ca37082eb9e03ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga4900a9b8a5160c5c3ca37082eb9e03ba">XRFDC_TRSHD0_AVG_LOW_MASK</a>&#160;&#160;&#160;0x0000FFFFU</td></tr>
<tr class="memdesc:ga4900a9b8a5160c5c3ca37082eb9e03ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Threshold0 under Averaging[15:0].  <a href="#ga4900a9b8a5160c5c3ca37082eb9e03ba">More...</a><br /></td></tr>
<tr class="separator:ga4900a9b8a5160c5c3ca37082eb9e03ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Threshold0 Under threshold</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp97e554a2dfac41d012097d56808dc36f"></a>This register contains bits to select Threshold0 under threshold.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:gacf3bfb2c38fdd53bd2e6d016656a034a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gacf3bfb2c38fdd53bd2e6d016656a034a">XRFDC_TRSHD0_UNDER_MASK</a>&#160;&#160;&#160;0x00007FFFU</td></tr>
<tr class="memdesc:gacf3bfb2c38fdd53bd2e6d016656a034a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Threshold0 under Threshold[14:0].  <a href="#gacf3bfb2c38fdd53bd2e6d016656a034a">More...</a><br /></td></tr>
<tr class="separator:gacf3bfb2c38fdd53bd2e6d016656a034a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Threshold0 Over threshold</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp2037bf75ed372e8b77ea28554a77bbea"></a>This register contains bits to select Threshold0 over threshold.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:ga1063718156e42b25517c7d0f7da69ce2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga1063718156e42b25517c7d0f7da69ce2">XRFDC_TRSHD0_OVER_MASK</a>&#160;&#160;&#160;0x00007FFFU</td></tr>
<tr class="memdesc:ga1063718156e42b25517c7d0f7da69ce2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Threshold0 under Threshold[14:0].  <a href="#ga1063718156e42b25517c7d0f7da69ce2">More...</a><br /></td></tr>
<tr class="separator:ga1063718156e42b25517c7d0f7da69ce2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Threshold1 Config</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpe21f089a9f117f871a7c4a161fd6fe4a"></a>This register contains bits to select mode, clear mode and to clear sticky bit.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:ga25fb89e74517cfec924ea6ee1d9ed306"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga25fb89e74517cfec924ea6ee1d9ed306">XRFDC_TRSHD1_EN_MOD_MASK</a>&#160;&#160;&#160;0x00000003U</td></tr>
<tr class="memdesc:ga25fb89e74517cfec924ea6ee1d9ed306"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Threshold1 block.  <a href="#ga25fb89e74517cfec924ea6ee1d9ed306">More...</a><br /></td></tr>
<tr class="separator:ga25fb89e74517cfec924ea6ee1d9ed306"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaff6bb032998c703e8a098e469e9074f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gaaff6bb032998c703e8a098e469e9074f">XRFDC_TRSHD1_CLR_MOD_MASK</a>&#160;&#160;&#160;0x00000004U</td></tr>
<tr class="memdesc:gaaff6bb032998c703e8a098e469e9074f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear mode.  <a href="#gaaff6bb032998c703e8a098e469e9074f">More...</a><br /></td></tr>
<tr class="separator:gaaff6bb032998c703e8a098e469e9074f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62fbe53a9ebbeb9703ec90e92d97dbfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga62fbe53a9ebbeb9703ec90e92d97dbfc">XRFDC_TRSHD1_STIKY_CLR_MASK</a>&#160;&#160;&#160;0x00000008U</td></tr>
<tr class="memdesc:ga62fbe53a9ebbeb9703ec90e92d97dbfc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear sticky bit.  <a href="#ga62fbe53a9ebbeb9703ec90e92d97dbfc">More...</a><br /></td></tr>
<tr class="separator:ga62fbe53a9ebbeb9703ec90e92d97dbfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Threshold1 Average[31:16]</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpeaa6aec61fd8fbe2d876637566ad02bf"></a>This register contains bits to select Threshold1 under averaging.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:ga413088467612fed50166cecb96be66a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga413088467612fed50166cecb96be66a7">XRFDC_TRSHD1_AVG_UPP_MASK</a>&#160;&#160;&#160;0x0000FFFFU</td></tr>
<tr class="memdesc:ga413088467612fed50166cecb96be66a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Threshold1 under Averaging[31:16].  <a href="#ga413088467612fed50166cecb96be66a7">More...</a><br /></td></tr>
<tr class="separator:ga413088467612fed50166cecb96be66a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Threshold1 Average[15:0]</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpfd2f4f8ebf0cc49d602fe3a47500c5c9"></a>This register contains bits to select Threshold1 under averaging.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:gadb17e7832717e6bf590ee5d0bc684cef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gadb17e7832717e6bf590ee5d0bc684cef">XRFDC_TRSHD1_AVG_LOW_MASK</a>&#160;&#160;&#160;0x0000FFFFU</td></tr>
<tr class="memdesc:gadb17e7832717e6bf590ee5d0bc684cef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Threshold1 under Averaging[15:0].  <a href="#gadb17e7832717e6bf590ee5d0bc684cef">More...</a><br /></td></tr>
<tr class="separator:gadb17e7832717e6bf590ee5d0bc684cef"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Threshold1 Under threshold</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp8ec6ab99e925dfdfdf2c324b00b83f2b"></a>This register contains bits to select Threshold1 under threshold.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:ga4874aa2b9526717f14e9d993c67444d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga4874aa2b9526717f14e9d993c67444d4">XRFDC_TRSHD1_UNDER_MASK</a>&#160;&#160;&#160;0x00007FFFU</td></tr>
<tr class="memdesc:ga4874aa2b9526717f14e9d993c67444d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Threshold1 under Threshold[14:0].  <a href="#ga4874aa2b9526717f14e9d993c67444d4">More...</a><br /></td></tr>
<tr class="separator:ga4874aa2b9526717f14e9d993c67444d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Threshold1 Over threshold</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpccb57a032779e795881ac5d6aca64e13"></a>This register contains bits to select Threshold1 over threshold.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:ga7cbdbadacec444d7a2bd6d8b1ac2859c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga7cbdbadacec444d7a2bd6d8b1ac2859c">XRFDC_TRSHD1_OVER_MASK</a>&#160;&#160;&#160;0x00007FFFU</td></tr>
<tr class="memdesc:ga7cbdbadacec444d7a2bd6d8b1ac2859c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Threshold1 under Threshold[14:0].  <a href="#ga7cbdbadacec444d7a2bd6d8b1ac2859c">More...</a><br /></td></tr>
<tr class="separator:ga7cbdbadacec444d7a2bd6d8b1ac2859c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
FrontEnd Data Control</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp7effa7981d1c2887067a1e1ef4d9bbe6"></a>This register contains bits to select raw data and cal coefficient to be streamed to memory.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:ga259ecedf1030c018d39aef3235c053a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga259ecedf1030c018d39aef3235c053a5">XRFDC_FEND_DAT_CTRL_MASK</a>&#160;&#160;&#160;0x000000FFU</td></tr>
<tr class="memdesc:ga259ecedf1030c018d39aef3235c053a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">raw data and cal coefficient to be streamed to memory  <a href="#ga259ecedf1030c018d39aef3235c053a5">More...</a><br /></td></tr>
<tr class="separator:ga259ecedf1030c018d39aef3235c053a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
TI Digital Correction Block control0</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp24edfdc6da4f1fd9783fd79dc7b7a13d"></a>This register contains bits for Time Interleaved digital correction block gain and offset correction.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:gac073efa8b4739003f0910c5546cf7305"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gac073efa8b4739003f0910c5546cf7305">XRFDC_TI_DCB_CTRL0_MASK</a>&#160;&#160;&#160;0x0000FFFFU</td></tr>
<tr class="memdesc:gac073efa8b4739003f0910c5546cf7305"><td class="mdescLeft">&#160;</td><td class="mdescRight">TI DCB gain and offset correction.  <a href="#gac073efa8b4739003f0910c5546cf7305">More...</a><br /></td></tr>
<tr class="separator:gac073efa8b4739003f0910c5546cf7305"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
TI Digital Correction Block control1</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp60decff2592adda035274edb080cebdf"></a>This register contains bits for Time Interleaved digital correction block gain and offset correction.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:ga8d272b772514881dac0b5e0c772dd33b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga8d272b772514881dac0b5e0c772dd33b">XRFDC_TI_DCB_CTRL1_MASK</a>&#160;&#160;&#160;0x00001FFFU</td></tr>
<tr class="memdesc:ga8d272b772514881dac0b5e0c772dd33b"><td class="mdescLeft">&#160;</td><td class="mdescRight">TI DCB gain and offset correction.  <a href="#ga8d272b772514881dac0b5e0c772dd33b">More...</a><br /></td></tr>
<tr class="separator:ga8d272b772514881dac0b5e0c772dd33b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
TI Digital Correction Block control2</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp524bd96db1846679dd2a888a194325a4"></a>This register contains bits for Time Interleaved digital correction block gain and offset correction.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:gab8e9f458a1676d3a018b5506dff31df4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gab8e9f458a1676d3a018b5506dff31df4">XRFDC_TI_DCB_CTRL2_MASK</a>&#160;&#160;&#160;0x00001FFFU</td></tr>
<tr class="memdesc:gab8e9f458a1676d3a018b5506dff31df4"><td class="mdescLeft">&#160;</td><td class="mdescRight">TI DCB gain and offset correction.  <a href="#gab8e9f458a1676d3a018b5506dff31df4">More...</a><br /></td></tr>
<tr class="separator:gab8e9f458a1676d3a018b5506dff31df4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
TI Time Skew control0</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp3552486fc806cb22792da31ddd02f80b"></a>This register contains bits for Time skew correction control bits0(enables, mode, multiplier factors, debug).</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:ga946eb312e6d84a9ed576e0e2980037d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga946eb312e6d84a9ed576e0e2980037d2">XRFDC_TI_TISK_EN_MASK</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="memdesc:ga946eb312e6d84a9ed576e0e2980037d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Block Enable.  <a href="#ga946eb312e6d84a9ed576e0e2980037d2">More...</a><br /></td></tr>
<tr class="separator:ga946eb312e6d84a9ed576e0e2980037d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8602ee795e3a38ba34a1dba58aab26cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga8602ee795e3a38ba34a1dba58aab26cc">XRFDC_TI_TISK_MODE_MASK</a>&#160;&#160;&#160;0x00000002U</td></tr>
<tr class="memdesc:ga8602ee795e3a38ba34a1dba58aab26cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mode (2G/4G)  <a href="#ga8602ee795e3a38ba34a1dba58aab26cc">More...</a><br /></td></tr>
<tr class="separator:ga8602ee795e3a38ba34a1dba58aab26cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f18444e5a5b7beb24c183eec21fa4a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga6f18444e5a5b7beb24c183eec21fa4a1">XRFDC_TI_TISK_ZONE_MASK</a>&#160;&#160;&#160;0x00000004U</td></tr>
<tr class="memdesc:ga6f18444e5a5b7beb24c183eec21fa4a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Specifies Nyquist zone.  <a href="#ga6f18444e5a5b7beb24c183eec21fa4a1">More...</a><br /></td></tr>
<tr class="separator:ga6f18444e5a5b7beb24c183eec21fa4a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6880e62a7e5360c4e16961da334633ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga6880e62a7e5360c4e16961da334633ab">XRFDC_TI_TISK_CHOP_EN_MASK</a>&#160;&#160;&#160;0x00000008U</td></tr>
<tr class="memdesc:ga6880e62a7e5360c4e16961da334633ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">enable chopping mode  <a href="#ga6880e62a7e5360c4e16961da334633ab">More...</a><br /></td></tr>
<tr class="separator:ga6880e62a7e5360c4e16961da334633ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e7fa6da95937c2b51f3a17a4edbe6f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga7e7fa6da95937c2b51f3a17a4edbe6f1">XRFDC_TI_TISK_MU_CM_MASK</a>&#160;&#160;&#160;0x000000F0U</td></tr>
<tr class="memdesc:ga7e7fa6da95937c2b51f3a17a4edbe6f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Constant mu_cm multiplying common mode path.  <a href="#ga7e7fa6da95937c2b51f3a17a4edbe6f1">More...</a><br /></td></tr>
<tr class="separator:ga7e7fa6da95937c2b51f3a17a4edbe6f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51a5d19c0447099a66b0fe519fd35e5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga51a5d19c0447099a66b0fe519fd35e5a">XRFDC_TI_TISK_MU_DF_MASK</a>&#160;&#160;&#160;0x00000F00U</td></tr>
<tr class="memdesc:ga51a5d19c0447099a66b0fe519fd35e5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Constant mu_df multiplying differential path.  <a href="#ga51a5d19c0447099a66b0fe519fd35e5a">More...</a><br /></td></tr>
<tr class="separator:ga51a5d19c0447099a66b0fe519fd35e5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga425c82907d5dad2bd8a4277d69961b06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga425c82907d5dad2bd8a4277d69961b06">XRFDC_TI_TISK_DBG_CTRL_MASK</a>&#160;&#160;&#160;0x0000F000U</td></tr>
<tr class="memdesc:ga425c82907d5dad2bd8a4277d69961b06"><td class="mdescLeft">&#160;</td><td class="mdescRight">Debug control.  <a href="#ga425c82907d5dad2bd8a4277d69961b06">More...</a><br /></td></tr>
<tr class="separator:ga425c82907d5dad2bd8a4277d69961b06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga851a2cca9a3a4a481c435e7dcdb99574"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga851a2cca9a3a4a481c435e7dcdb99574">XRFDC_TI_TISK_DBG_UPDT_RT_MASK</a>&#160;&#160;&#160;0x00001000U</td></tr>
<tr class="memdesc:ga851a2cca9a3a4a481c435e7dcdb99574"><td class="mdescLeft">&#160;</td><td class="mdescRight">Debug update rate.  <a href="#ga851a2cca9a3a4a481c435e7dcdb99574">More...</a><br /></td></tr>
<tr class="separator:ga851a2cca9a3a4a481c435e7dcdb99574"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11561db898aeddfb4d09b28481ab9489"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga11561db898aeddfb4d09b28481ab9489">XRFDC_TI_TISK_DITH_DLY_MASK</a>&#160;&#160;&#160;0x0000E000U</td></tr>
<tr class="memdesc:ga11561db898aeddfb4d09b28481ab9489"><td class="mdescLeft">&#160;</td><td class="mdescRight">Programmable delay on dither path to match data path.  <a href="#ga11561db898aeddfb4d09b28481ab9489">More...</a><br /></td></tr>
<tr class="separator:ga11561db898aeddfb4d09b28481ab9489"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga049214f5c698bf1267a9911a96c1cf5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga049214f5c698bf1267a9911a96c1cf5e">XRFDC_TISK_EN_MASK</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="memdesc:ga049214f5c698bf1267a9911a96c1cf5e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Block Enable.  <a href="#ga049214f5c698bf1267a9911a96c1cf5e">More...</a><br /></td></tr>
<tr class="separator:ga049214f5c698bf1267a9911a96c1cf5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a01360cbe0bea0d4556e16eccbd0a5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga2a01360cbe0bea0d4556e16eccbd0a5f">XRFDC_TISK_MODE_MASK</a>&#160;&#160;&#160;0x00000002U</td></tr>
<tr class="memdesc:ga2a01360cbe0bea0d4556e16eccbd0a5f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mode (2G/4G)  <a href="#ga2a01360cbe0bea0d4556e16eccbd0a5f">More...</a><br /></td></tr>
<tr class="separator:ga2a01360cbe0bea0d4556e16eccbd0a5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2aa0dbadcdf5f87eb91ac2f3ad285c35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga2aa0dbadcdf5f87eb91ac2f3ad285c35">XRFDC_TISK_ZONE_MASK</a>&#160;&#160;&#160;0x00000004U</td></tr>
<tr class="memdesc:ga2aa0dbadcdf5f87eb91ac2f3ad285c35"><td class="mdescLeft">&#160;</td><td class="mdescRight">Specifies Nyquist zone.  <a href="#ga2aa0dbadcdf5f87eb91ac2f3ad285c35">More...</a><br /></td></tr>
<tr class="separator:ga2aa0dbadcdf5f87eb91ac2f3ad285c35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d0d02d583376c345a301dc9c290e714"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga9d0d02d583376c345a301dc9c290e714">XRFDC_TISK_CHOP_EN_MASK</a>&#160;&#160;&#160;0x00000008U</td></tr>
<tr class="memdesc:ga9d0d02d583376c345a301dc9c290e714"><td class="mdescLeft">&#160;</td><td class="mdescRight">enable chopping mode  <a href="#ga9d0d02d583376c345a301dc9c290e714">More...</a><br /></td></tr>
<tr class="separator:ga9d0d02d583376c345a301dc9c290e714"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a19a5ce21326882cfb5ef0b252bfd49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga8a19a5ce21326882cfb5ef0b252bfd49">XRFDC_TISK_MU_CM_MASK</a>&#160;&#160;&#160;0x000000F0U</td></tr>
<tr class="memdesc:ga8a19a5ce21326882cfb5ef0b252bfd49"><td class="mdescLeft">&#160;</td><td class="mdescRight">Constant mu_cm multiplying common mode path.  <a href="#ga8a19a5ce21326882cfb5ef0b252bfd49">More...</a><br /></td></tr>
<tr class="separator:ga8a19a5ce21326882cfb5ef0b252bfd49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d6a34ef14b86ff6720805c14eb8d471"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga0d6a34ef14b86ff6720805c14eb8d471">XRFDC_TISK_MU_DF_MASK</a>&#160;&#160;&#160;0x00000F00U</td></tr>
<tr class="memdesc:ga0d6a34ef14b86ff6720805c14eb8d471"><td class="mdescLeft">&#160;</td><td class="mdescRight">Constant mu_df multiplying differential path.  <a href="#ga0d6a34ef14b86ff6720805c14eb8d471">More...</a><br /></td></tr>
<tr class="separator:ga0d6a34ef14b86ff6720805c14eb8d471"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b118ea940ba32280a2d6cf9ee175f6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga9b118ea940ba32280a2d6cf9ee175f6c">XRFDC_TISK_DBG_CTRL_MASK</a>&#160;&#160;&#160;0x0000F000U</td></tr>
<tr class="memdesc:ga9b118ea940ba32280a2d6cf9ee175f6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Debug control.  <a href="#ga9b118ea940ba32280a2d6cf9ee175f6c">More...</a><br /></td></tr>
<tr class="separator:ga9b118ea940ba32280a2d6cf9ee175f6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a0c7b303ee91ff885f222f545c48515"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga9a0c7b303ee91ff885f222f545c48515">XRFDC_TISK_DBG_UPDT_RT_MASK</a>&#160;&#160;&#160;0x00001000U</td></tr>
<tr class="memdesc:ga9a0c7b303ee91ff885f222f545c48515"><td class="mdescLeft">&#160;</td><td class="mdescRight">Debug update rate.  <a href="#ga9a0c7b303ee91ff885f222f545c48515">More...</a><br /></td></tr>
<tr class="separator:ga9a0c7b303ee91ff885f222f545c48515"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c9959175cd8dc78ccff8cbe1a60d55c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga9c9959175cd8dc78ccff8cbe1a60d55c">XRFDC_TISK_DITH_DLY_MASK</a>&#160;&#160;&#160;0x0000E000U</td></tr>
<tr class="memdesc:ga9c9959175cd8dc78ccff8cbe1a60d55c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Programmable delay on dither path to match data path.  <a href="#ga9c9959175cd8dc78ccff8cbe1a60d55c">More...</a><br /></td></tr>
<tr class="separator:ga9c9959175cd8dc78ccff8cbe1a60d55c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
DAC MC Config0</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp8f636d6c052c3ce49d11b19d95baccef"></a>This register contains bits for enable/disable shadow logic , Nyquist zone selction, enable full speed clock, Programmable delay. </p>
</td></tr>
<tr class="memitem:ga41579834b8f26afbb9fe452c5ecb45f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga41579834b8f26afbb9fe452c5ecb45f7">XRFDC_MC_CFG0_MIX_MODE_MASK</a>&#160;&#160;&#160;0x00000002U</td></tr>
<tr class="memdesc:ga41579834b8f26afbb9fe452c5ecb45f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Mixing mode.  <a href="#ga41579834b8f26afbb9fe452c5ecb45f7">More...</a><br /></td></tr>
<tr class="separator:ga41579834b8f26afbb9fe452c5ecb45f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
TI Time Skew control1</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp563c6d8807698b9348d5670bb83e48b7"></a>This register contains bits for Time skew correction control bits1 (Deadzone Parameters).</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:gad03efeb4afcbf2992ae5bee663b0a799"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gad03efeb4afcbf2992ae5bee663b0a799">XRFDC_TISK_DZ_MIN_VAL_MASK</a>&#160;&#160;&#160;0x000000FFU</td></tr>
<tr class="memdesc:gad03efeb4afcbf2992ae5bee663b0a799"><td class="mdescLeft">&#160;</td><td class="mdescRight">Deadzone min.  <a href="#gad03efeb4afcbf2992ae5bee663b0a799">More...</a><br /></td></tr>
<tr class="separator:gad03efeb4afcbf2992ae5bee663b0a799"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46c0f163276112dca7ad77ad33ea0737"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga46c0f163276112dca7ad77ad33ea0737">XRFDC_TISK_DZ_MAX_VAL_MASK</a>&#160;&#160;&#160;0x0000FF00U</td></tr>
<tr class="memdesc:ga46c0f163276112dca7ad77ad33ea0737"><td class="mdescLeft">&#160;</td><td class="mdescRight">Deadzone max.  <a href="#ga46c0f163276112dca7ad77ad33ea0737">More...</a><br /></td></tr>
<tr class="separator:ga46c0f163276112dca7ad77ad33ea0737"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
TI Time Skew control2</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp76f95b9eb79e4fcd2a65fdc980b3114b"></a>This register contains bits for Time skew correction control bits2 (Filter parameters).</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:gad3eaa69892000f0d3083fb90dafb6254"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gad3eaa69892000f0d3083fb90dafb6254">XRFDC_TISK_MU0_MASK</a>&#160;&#160;&#160;0x0000000FU</td></tr>
<tr class="memdesc:gad3eaa69892000f0d3083fb90dafb6254"><td class="mdescLeft">&#160;</td><td class="mdescRight">Filter0 multiplying factor.  <a href="#gad3eaa69892000f0d3083fb90dafb6254">More...</a><br /></td></tr>
<tr class="separator:gad3eaa69892000f0d3083fb90dafb6254"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94e22d750c5bb173daef63d56da347c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga94e22d750c5bb173daef63d56da347c7">XRFDC_TISK_BYPASS0_MASK</a>&#160;&#160;&#160;0x00000080U</td></tr>
<tr class="memdesc:ga94e22d750c5bb173daef63d56da347c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">ByPass filter0.  <a href="#ga94e22d750c5bb173daef63d56da347c7">More...</a><br /></td></tr>
<tr class="separator:ga94e22d750c5bb173daef63d56da347c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf01c753ce78e3cf2c8eea72702e76451"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gaf01c753ce78e3cf2c8eea72702e76451">XRFDC_TISK_MU1_MASK</a>&#160;&#160;&#160;0x00000F00U</td></tr>
<tr class="memdesc:gaf01c753ce78e3cf2c8eea72702e76451"><td class="mdescLeft">&#160;</td><td class="mdescRight">Filter1 multiplying factor.  <a href="#gaf01c753ce78e3cf2c8eea72702e76451">More...</a><br /></td></tr>
<tr class="separator:gaf01c753ce78e3cf2c8eea72702e76451"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0829e77bafb097946bab6b92e38d626a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga0829e77bafb097946bab6b92e38d626a">XRFDC_TISK_BYPASS1_MASK</a>&#160;&#160;&#160;0x00008000U</td></tr>
<tr class="memdesc:ga0829e77bafb097946bab6b92e38d626a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Filter1 multiplying factor.  <a href="#ga0829e77bafb097946bab6b92e38d626a">More...</a><br /></td></tr>
<tr class="separator:ga0829e77bafb097946bab6b92e38d626a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
TI Time Skew control3</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp2ac2f36e88ebade9f1ee2b8bc39b4da7"></a>This register contains bits for Time skew control settling time following code update.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:gabef847945f442b1cf0f3d63c0d1c33d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gabef847945f442b1cf0f3d63c0d1c33d0">XRFDC_TISK_SETTLE_MASK</a>&#160;&#160;&#160;0x000000FFU</td></tr>
<tr class="memdesc:gabef847945f442b1cf0f3d63c0d1c33d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Settling time following code update.  <a href="#gabef847945f442b1cf0f3d63c0d1c33d0">More...</a><br /></td></tr>
<tr class="separator:gabef847945f442b1cf0f3d63c0d1c33d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
TI Time Skew control4</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp9d68a1e14b163e650057427a2f013c64"></a>This register contains bits for Time skew control setting time following code update.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:gae6dead744e5b81175ca7cb8ee3ba80d7"><td class="memItemLeft" align="right" valign="top"><a id="gae6dead744e5b81175ca7cb8ee3ba80d7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XRFDC_TISK_CAL_PRI_MASK</b>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="separator:gae6dead744e5b81175ca7cb8ee3ba80d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31f69ff6a3e8f0a60dd7ee253c6a1d7f"><td class="memItemLeft" align="right" valign="top"><a id="ga31f69ff6a3e8f0a60dd7ee253c6a1d7f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XRFDC_TISK_DITH_INV_MASK</b>&#160;&#160;&#160;0x00000FF0U</td></tr>
<tr class="separator:ga31f69ff6a3e8f0a60dd7ee253c6a1d7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
TI Time Skew DAC0</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp6b045098377fa300fcfe8aa513430724"></a>This register contains bits for Time skew DAC cal code of subadc ch0.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:gaab914937d473906d4ea259f5ff0abf39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gaab914937d473906d4ea259f5ff0abf39">XRFDC_TISK_DAC0_CODE_MASK</a>&#160;&#160;&#160;0x000000FFU</td></tr>
<tr class="memdesc:gaab914937d473906d4ea259f5ff0abf39"><td class="mdescLeft">&#160;</td><td class="mdescRight">Code to correction DAC of subadc ch0 front end switch0.  <a href="#gaab914937d473906d4ea259f5ff0abf39">More...</a><br /></td></tr>
<tr class="separator:gaab914937d473906d4ea259f5ff0abf39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf292ffc81464ad33333d533cc18f9d37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gaf292ffc81464ad33333d533cc18f9d37">XRFDC_TISK_DAC0_OVRID_EN_MASK</a>&#160;&#160;&#160;0x00008000U</td></tr>
<tr class="memdesc:gaf292ffc81464ad33333d533cc18f9d37"><td class="mdescLeft">&#160;</td><td class="mdescRight">override enable  <a href="#gaf292ffc81464ad33333d533cc18f9d37">More...</a><br /></td></tr>
<tr class="separator:gaf292ffc81464ad33333d533cc18f9d37"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
TI Time Skew DAC1</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpe0d7763c5066ec4686c981fd3bbd752d"></a>This register contains bits for Time skew DAC cal code of subadc ch1.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:ga47f4bd06551df3aa7d0f029c97a8b3be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga47f4bd06551df3aa7d0f029c97a8b3be">XRFDC_TISK_DAC1_CODE_MASK</a>&#160;&#160;&#160;0x000000FFU</td></tr>
<tr class="memdesc:ga47f4bd06551df3aa7d0f029c97a8b3be"><td class="mdescLeft">&#160;</td><td class="mdescRight">Code to correction DAC of subadc ch1 front end switch0.  <a href="#ga47f4bd06551df3aa7d0f029c97a8b3be">More...</a><br /></td></tr>
<tr class="separator:ga47f4bd06551df3aa7d0f029c97a8b3be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6550e1ac20e14ea920f8153944b2fcd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gae6550e1ac20e14ea920f8153944b2fcd">XRFDC_TISK_DAC1_OVRID_EN_MASK</a>&#160;&#160;&#160;0x00008000U</td></tr>
<tr class="memdesc:gae6550e1ac20e14ea920f8153944b2fcd"><td class="mdescLeft">&#160;</td><td class="mdescRight">override enable  <a href="#gae6550e1ac20e14ea920f8153944b2fcd">More...</a><br /></td></tr>
<tr class="separator:gae6550e1ac20e14ea920f8153944b2fcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
TI Time Skew DAC2</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpe2d7df15a9eb80761b5ef5eb30032fd8"></a>This register contains bits for Time skew DAC cal code of subadc ch2.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:ga48a11bae2d84dfb2295ed6a36867265c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga48a11bae2d84dfb2295ed6a36867265c">XRFDC_TISK_DAC2_CODE_MASK</a>&#160;&#160;&#160;0x000000FFU</td></tr>
<tr class="memdesc:ga48a11bae2d84dfb2295ed6a36867265c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Code to correction DAC of subadc ch2 front end switch0.  <a href="#ga48a11bae2d84dfb2295ed6a36867265c">More...</a><br /></td></tr>
<tr class="separator:ga48a11bae2d84dfb2295ed6a36867265c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7deb1b799a85477dddd294bb39741f90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga7deb1b799a85477dddd294bb39741f90">XRFDC_TISK_DAC2_OVRID_EN_MASK</a>&#160;&#160;&#160;0x00008000U</td></tr>
<tr class="memdesc:ga7deb1b799a85477dddd294bb39741f90"><td class="mdescLeft">&#160;</td><td class="mdescRight">override enable  <a href="#ga7deb1b799a85477dddd294bb39741f90">More...</a><br /></td></tr>
<tr class="separator:ga7deb1b799a85477dddd294bb39741f90"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
TI Time Skew DAC3</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpc845ce53924452e6ddb16dd42c5d892b"></a>This register contains bits for Time skew DAC cal code of subadc ch3.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:ga2b600795b05dc1a3cfab6e0bab77ff73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga2b600795b05dc1a3cfab6e0bab77ff73">XRFDC_TISK_DAC3_CODE_MASK</a>&#160;&#160;&#160;0x000000FFU</td></tr>
<tr class="memdesc:ga2b600795b05dc1a3cfab6e0bab77ff73"><td class="mdescLeft">&#160;</td><td class="mdescRight">Code to correction DAC of subadc ch3 front end switch0.  <a href="#ga2b600795b05dc1a3cfab6e0bab77ff73">More...</a><br /></td></tr>
<tr class="separator:ga2b600795b05dc1a3cfab6e0bab77ff73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga213a91213fd35035976e065195733f42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga213a91213fd35035976e065195733f42">XRFDC_TISK_DAC3_OVRID_EN_MASK</a>&#160;&#160;&#160;0x00008000U</td></tr>
<tr class="memdesc:ga213a91213fd35035976e065195733f42"><td class="mdescLeft">&#160;</td><td class="mdescRight">override enable  <a href="#ga213a91213fd35035976e065195733f42">More...</a><br /></td></tr>
<tr class="separator:ga213a91213fd35035976e065195733f42"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
TI Time Skew DACP0</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpc2944f51c8a99795d9e63df92bff9157"></a>This register contains bits for Time skew DAC cal code of subadc ch0.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:ga29b3b2837c679cfa97af0eb025e8346e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga29b3b2837c679cfa97af0eb025e8346e">XRFDC_TISK_DACP0_CODE_MASK</a>&#160;&#160;&#160;0x000000FFU</td></tr>
<tr class="memdesc:ga29b3b2837c679cfa97af0eb025e8346e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Code to correction DAC of subadc ch0 front end switch1.  <a href="#ga29b3b2837c679cfa97af0eb025e8346e">More...</a><br /></td></tr>
<tr class="separator:ga29b3b2837c679cfa97af0eb025e8346e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40022dd3c91e5cba28e3322ab33b75ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga40022dd3c91e5cba28e3322ab33b75ab">XRFDC_TISK_DACP0_OVRID_EN_MASK</a>&#160;&#160;&#160;0x00008000U</td></tr>
<tr class="memdesc:ga40022dd3c91e5cba28e3322ab33b75ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">override enable  <a href="#ga40022dd3c91e5cba28e3322ab33b75ab">More...</a><br /></td></tr>
<tr class="separator:ga40022dd3c91e5cba28e3322ab33b75ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
TI Time Skew DACP1</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp62141e3cbd486868ba0fbda51aaa1e4f"></a>This register contains bits for Time skew DAC cal code of subadc ch1.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:ga37db0c07bb0ece9ef52e9338de3f870a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga37db0c07bb0ece9ef52e9338de3f870a">XRFDC_TISK_DACP1_CODE_MASK</a>&#160;&#160;&#160;0x000000FFU</td></tr>
<tr class="memdesc:ga37db0c07bb0ece9ef52e9338de3f870a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Code to correction DAC of subadc ch1 front end switch1.  <a href="#ga37db0c07bb0ece9ef52e9338de3f870a">More...</a><br /></td></tr>
<tr class="separator:ga37db0c07bb0ece9ef52e9338de3f870a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03d202dc250b81219d28e92627c05042"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga03d202dc250b81219d28e92627c05042">XRFDC_TISK_DACP1_OVRID_EN_MASK</a>&#160;&#160;&#160;0x00008000U</td></tr>
<tr class="memdesc:ga03d202dc250b81219d28e92627c05042"><td class="mdescLeft">&#160;</td><td class="mdescRight">override enable  <a href="#ga03d202dc250b81219d28e92627c05042">More...</a><br /></td></tr>
<tr class="separator:ga03d202dc250b81219d28e92627c05042"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
TI Time Skew DACP2</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpf0fc8f87cf8393e6a29029a10982215b"></a>This register contains bits for Time skew DAC cal code of subadc ch2.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:gaf2c8d2e1141425bcd00d6762ef63d2a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gaf2c8d2e1141425bcd00d6762ef63d2a0">XRFDC_TISK_DACP2_CODE_MASK</a>&#160;&#160;&#160;0x000000FFU</td></tr>
<tr class="memdesc:gaf2c8d2e1141425bcd00d6762ef63d2a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Code to correction DAC of subadc ch2 front end switch1.  <a href="#gaf2c8d2e1141425bcd00d6762ef63d2a0">More...</a><br /></td></tr>
<tr class="separator:gaf2c8d2e1141425bcd00d6762ef63d2a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c78e64e8ad4ad79c978094967342ee9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga5c78e64e8ad4ad79c978094967342ee9">XRFDC_TISK_DACP2_OVRID_EN_MASK</a>&#160;&#160;&#160;0x00008000U</td></tr>
<tr class="memdesc:ga5c78e64e8ad4ad79c978094967342ee9"><td class="mdescLeft">&#160;</td><td class="mdescRight">override enable  <a href="#ga5c78e64e8ad4ad79c978094967342ee9">More...</a><br /></td></tr>
<tr class="separator:ga5c78e64e8ad4ad79c978094967342ee9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
TI Time Skew DACP3</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp75229544e638034996acd1b202ac880e"></a>This register contains bits for Time skew DAC cal code of subadc ch3.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:gaf41c2e8bb1730dfc33817cc001cdb416"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gaf41c2e8bb1730dfc33817cc001cdb416">XRFDC_TISK_DACP3_CODE_MASK</a>&#160;&#160;&#160;0x000000FFU</td></tr>
<tr class="memdesc:gaf41c2e8bb1730dfc33817cc001cdb416"><td class="mdescLeft">&#160;</td><td class="mdescRight">Code to correction DAC of subadc ch3 front end switch1.  <a href="#gaf41c2e8bb1730dfc33817cc001cdb416">More...</a><br /></td></tr>
<tr class="separator:gaf41c2e8bb1730dfc33817cc001cdb416"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae18854cb77722b9e92d43ddaac77f65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gaae18854cb77722b9e92d43ddaac77f65">XRFDC_TISK_DACP3_OVRID_EN_MASK</a>&#160;&#160;&#160;0x00008000U</td></tr>
<tr class="memdesc:gaae18854cb77722b9e92d43ddaac77f65"><td class="mdescLeft">&#160;</td><td class="mdescRight">override enable  <a href="#gaae18854cb77722b9e92d43ddaac77f65">More...</a><br /></td></tr>
<tr class="separator:gaae18854cb77722b9e92d43ddaac77f65"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
SubDRP ADC0 address</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp4e651e28e8914502d4b2edc481202054"></a>This register contains the sub-drp address of the target register.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:ga012fadbcbb766ec2add444ac0eaa456b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga012fadbcbb766ec2add444ac0eaa456b">XRFDC_SUBDRP_ADC0_ADDR_MASK</a>&#160;&#160;&#160;0x000000FFU</td></tr>
<tr class="memdesc:ga012fadbcbb766ec2add444ac0eaa456b"><td class="mdescLeft">&#160;</td><td class="mdescRight">sub-drp0 address  <a href="#ga012fadbcbb766ec2add444ac0eaa456b">More...</a><br /></td></tr>
<tr class="separator:ga012fadbcbb766ec2add444ac0eaa456b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
SubDRP ADC0 Data</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpfbf062f602e27c80f4b55cd98fc55cab"></a>This register contains the sub-drp data of the target register.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:ga301d2b13220acaf2bdcb62b7c9aa362c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga301d2b13220acaf2bdcb62b7c9aa362c">XRFDC_SUBDRP_ADC0_DAT_MASK</a>&#160;&#160;&#160;0x0000FFFFU</td></tr>
<tr class="memdesc:ga301d2b13220acaf2bdcb62b7c9aa362c"><td class="mdescLeft">&#160;</td><td class="mdescRight">sub-drp0 data for read or write transaction  <a href="#ga301d2b13220acaf2bdcb62b7c9aa362c">More...</a><br /></td></tr>
<tr class="separator:ga301d2b13220acaf2bdcb62b7c9aa362c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
SubDRP ADC1 address</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp95eb7dfc9d9715fe2cefcb280f418e86"></a>This register contains the sub-drp address of the target register.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:ga74fd465c9fbf4f3785bfdbd535f3bf37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga74fd465c9fbf4f3785bfdbd535f3bf37">XRFDC_SUBDRP_ADC1_ADDR_MASK</a>&#160;&#160;&#160;0x000000FFU</td></tr>
<tr class="memdesc:ga74fd465c9fbf4f3785bfdbd535f3bf37"><td class="mdescLeft">&#160;</td><td class="mdescRight">sub-drp1 address  <a href="#ga74fd465c9fbf4f3785bfdbd535f3bf37">More...</a><br /></td></tr>
<tr class="separator:ga74fd465c9fbf4f3785bfdbd535f3bf37"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
SubDRP ADC1 Data</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp2d45c605c8922ef83990c5c523df56b7"></a>This register contains the sub-drp data of the target register.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:gac3f2da59d0804fecce382d0fa34e00ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gac3f2da59d0804fecce382d0fa34e00ec">XRFDC_SUBDRP_ADC1_DAT_MASK</a>&#160;&#160;&#160;0x0000FFFFU</td></tr>
<tr class="memdesc:gac3f2da59d0804fecce382d0fa34e00ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">sub-drp1 data for read or write transaction  <a href="#gac3f2da59d0804fecce382d0fa34e00ec">More...</a><br /></td></tr>
<tr class="separator:gac3f2da59d0804fecce382d0fa34e00ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
SubDRP ADC2 address</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpfc90bb01edecb1f031d685121e0a85bf"></a>This register contains the sub-drp address of the target register.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:ga670847a150bb7f03a3f9bed349550539"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga670847a150bb7f03a3f9bed349550539">XRFDC_SUBDRP_ADC2_ADDR_MASK</a>&#160;&#160;&#160;0x000000FFU</td></tr>
<tr class="memdesc:ga670847a150bb7f03a3f9bed349550539"><td class="mdescLeft">&#160;</td><td class="mdescRight">sub-drp2 address  <a href="#ga670847a150bb7f03a3f9bed349550539">More...</a><br /></td></tr>
<tr class="separator:ga670847a150bb7f03a3f9bed349550539"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
SubDRP ADC2 Data</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp3342cc9a1e76843592d65eb8b41a3060"></a>This register contains the sub-drp data of the target register.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:ga5e8e723966c418df2dcce6ea3fd4452e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga5e8e723966c418df2dcce6ea3fd4452e">XRFDC_SUBDRP_ADC2_DAT_MASK</a>&#160;&#160;&#160;0x0000FFFFU</td></tr>
<tr class="memdesc:ga5e8e723966c418df2dcce6ea3fd4452e"><td class="mdescLeft">&#160;</td><td class="mdescRight">sub-drp2 data for read or write transaction  <a href="#ga5e8e723966c418df2dcce6ea3fd4452e">More...</a><br /></td></tr>
<tr class="separator:ga5e8e723966c418df2dcce6ea3fd4452e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
SubDRP ADC3 address</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp40a9d5cf34bbf0bf7a42f21589b24bd8"></a>This register contains the sub-drp address of the target register.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:gaebdd74258ec8c93bc90c8d0bf5b9d021"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gaebdd74258ec8c93bc90c8d0bf5b9d021">XRFDC_SUBDRP_ADC3_ADDR_MASK</a>&#160;&#160;&#160;0x000000FFU</td></tr>
<tr class="memdesc:gaebdd74258ec8c93bc90c8d0bf5b9d021"><td class="mdescLeft">&#160;</td><td class="mdescRight">sub-drp3 address  <a href="#gaebdd74258ec8c93bc90c8d0bf5b9d021">More...</a><br /></td></tr>
<tr class="separator:gaebdd74258ec8c93bc90c8d0bf5b9d021"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
SubDRP ADC3 Data</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp5a2d1afc8f8c1b69627e2a8cc4698927"></a>This register contains the sub-drp data of the target register.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:ga1469b0f8e7e2629e8b581178aae263c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga1469b0f8e7e2629e8b581178aae263c8">XRFDC_SUBDRP_ADC3_DAT_MASK</a>&#160;&#160;&#160;0x0000FFFFU</td></tr>
<tr class="memdesc:ga1469b0f8e7e2629e8b581178aae263c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">sub-drp3 data for read or write transaction  <a href="#ga1469b0f8e7e2629e8b581178aae263c8">More...</a><br /></td></tr>
<tr class="separator:ga1469b0f8e7e2629e8b581178aae263c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RX MC PWRDWN</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpb6c330c33333a4c15465615889fd78e7"></a>This register contains the static configuration bits of ADC(RX) analog.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:ga3757eea7968bf725b0b8472192a04a4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga3757eea7968bf725b0b8472192a04a4a">XRFDC_RX_MC_PWRDWN_MASK</a>&#160;&#160;&#160;0x0000FFFFU</td></tr>
<tr class="memdesc:ga3757eea7968bf725b0b8472192a04a4a"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX MC power down.  <a href="#ga3757eea7968bf725b0b8472192a04a4a">More...</a><br /></td></tr>
<tr class="separator:ga3757eea7968bf725b0b8472192a04a4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RX MC Config0</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp137809c533052d950e5da317a118187d"></a>This register contains the static configuration bits of ADC(RX) analog.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:gafbf06da8fe294d384ffd2efd99da2243"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gafbf06da8fe294d384ffd2efd99da2243">XRFDC_RX_MC_CFG0_MASK</a>&#160;&#160;&#160;0x0000FFFFU</td></tr>
<tr class="memdesc:gafbf06da8fe294d384ffd2efd99da2243"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX MC config0.  <a href="#gafbf06da8fe294d384ffd2efd99da2243">More...</a><br /></td></tr>
<tr class="separator:gafbf06da8fe294d384ffd2efd99da2243"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RX MC Config1</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp509259bdf1d2506adf0f7d8928f03c6e"></a>This register contains the static configuration bits of ADC(RX) analog.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:ga9cdfbadfe68a2c4c3dd7a72d93623c4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga9cdfbadfe68a2c4c3dd7a72d93623c4c">XRFDC_RX_MC_CFG1_MASK</a>&#160;&#160;&#160;0x0000FFFFU</td></tr>
<tr class="memdesc:ga9cdfbadfe68a2c4c3dd7a72d93623c4c"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX MC Config1.  <a href="#ga9cdfbadfe68a2c4c3dd7a72d93623c4c">More...</a><br /></td></tr>
<tr class="separator:ga9cdfbadfe68a2c4c3dd7a72d93623c4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RX MC Config2</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpe5801b0fb7722147c4e861c949228742"></a>This register contains the static configuration bits of ADC(RX) analog.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:ga8949944a2e236dc0e7afb671997c4800"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga8949944a2e236dc0e7afb671997c4800">XRFDC_RX_MC_CFG2_MASK</a>&#160;&#160;&#160;0x0000FFFFU</td></tr>
<tr class="memdesc:ga8949944a2e236dc0e7afb671997c4800"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX MC Config2.  <a href="#ga8949944a2e236dc0e7afb671997c4800">More...</a><br /></td></tr>
<tr class="separator:ga8949944a2e236dc0e7afb671997c4800"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RX Pair MC Config0</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp3f19d8917dd6f97f89d18273688c22d0"></a>This register contains the RX Pair (RX0 and RX1 or RX2 and RX3)static configuration bits of ADC(RX) analog.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:gaf7e3aadf4c9e7a10ab3fcfd65bac7dbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gaf7e3aadf4c9e7a10ab3fcfd65bac7dbb">XRFDC_RX_PR_MC_CFG0_MASK</a>&#160;&#160;&#160;0x0000FFFFU</td></tr>
<tr class="memdesc:gaf7e3aadf4c9e7a10ab3fcfd65bac7dbb"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX Pair MC Config0.  <a href="#gaf7e3aadf4c9e7a10ab3fcfd65bac7dbb">More...</a><br /></td></tr>
<tr class="separator:gaf7e3aadf4c9e7a10ab3fcfd65bac7dbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RX Pair MC Config1</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp116e98f75055251775e9158959dc6327"></a>This register contains the RX Pair (RX0 and RX1 or RX2 and RX3)static configuration bits of ADC(RX) analog.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:gabac7cf77b24d57c4af0337e180d4e456"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gabac7cf77b24d57c4af0337e180d4e456">XRFDC_RX_PR_MC_CFG1_MASK</a>&#160;&#160;&#160;0x0000FFFFU</td></tr>
<tr class="memdesc:gabac7cf77b24d57c4af0337e180d4e456"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX Pair MC Config1.  <a href="#gabac7cf77b24d57c4af0337e180d4e456">More...</a><br /></td></tr>
<tr class="separator:gabac7cf77b24d57c4af0337e180d4e456"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
TI DCB Status0 BG</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp50ea97f1ce218dabc4934d6cfa55c0f9"></a>This register contains the subadc ch0 ocb1 BG offset correction factor value.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:ga4a7e0cdf402970dd7f481eff3de9fff6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga4a7e0cdf402970dd7f481eff3de9fff6">XRFDC_TI_DCB_STS0_BG_MASK</a>&#160;&#160;&#160;0x0000FFFFU</td></tr>
<tr class="memdesc:ga4a7e0cdf402970dd7f481eff3de9fff6"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCB Status0 BG.  <a href="#ga4a7e0cdf402970dd7f481eff3de9fff6">More...</a><br /></td></tr>
<tr class="separator:ga4a7e0cdf402970dd7f481eff3de9fff6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
TI DCB Status0 FG</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp026d263acd3777710abe0f64b37f5ae3"></a>This register contains the subadc ch0 ocb2 FG offset correction factor value(read and write).</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:ga59063656af39679671c806b07ca46174"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga59063656af39679671c806b07ca46174">XRFDC_TI_DCB_STS0_FG_MASK</a>&#160;&#160;&#160;0x0000FFFFU</td></tr>
<tr class="memdesc:ga59063656af39679671c806b07ca46174"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCB Status0 FG.  <a href="#ga59063656af39679671c806b07ca46174">More...</a><br /></td></tr>
<tr class="separator:ga59063656af39679671c806b07ca46174"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
TI DCB Status1 BG</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp3fa347ad6b18abb09888164c57fa393a"></a>This register contains the subadc ch1 ocb1 BG offset correction factor value.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:ga2fce7525519fce52ae13b76f481f97a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga2fce7525519fce52ae13b76f481f97a7">XRFDC_TI_DCB_STS1_BG_MASK</a>&#160;&#160;&#160;0x0000FFFFU</td></tr>
<tr class="memdesc:ga2fce7525519fce52ae13b76f481f97a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCB Status1 BG.  <a href="#ga2fce7525519fce52ae13b76f481f97a7">More...</a><br /></td></tr>
<tr class="separator:ga2fce7525519fce52ae13b76f481f97a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
TI DCB Status1 FG</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpc3b49bebc49d165d79e22cb862fb8a91"></a>This register contains the subadc ch1 ocb2 FG offset correction factor value(read and write).</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:gaf3dbc3bbb03d9739076c12e80f2fa34f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gaf3dbc3bbb03d9739076c12e80f2fa34f">XRFDC_TI_DCB_STS1_FG_MASK</a>&#160;&#160;&#160;0x0000FFFFU</td></tr>
<tr class="memdesc:gaf3dbc3bbb03d9739076c12e80f2fa34f"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCB Status1 FG.  <a href="#gaf3dbc3bbb03d9739076c12e80f2fa34f">More...</a><br /></td></tr>
<tr class="separator:gaf3dbc3bbb03d9739076c12e80f2fa34f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
TI DCB Status2 BG</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpa305495ccb415073d3d31a1f318971c4"></a>This register contains the subadc ch2 ocb1 BG offset correction factor value.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:gaa395ce988844aed41583b3fae3d69a15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gaa395ce988844aed41583b3fae3d69a15">XRFDC_TI_DCB_STS2_BG_MASK</a>&#160;&#160;&#160;0x0000FFFFU</td></tr>
<tr class="memdesc:gaa395ce988844aed41583b3fae3d69a15"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCB Status2 BG.  <a href="#gaa395ce988844aed41583b3fae3d69a15">More...</a><br /></td></tr>
<tr class="separator:gaa395ce988844aed41583b3fae3d69a15"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
TI DCB Status2 FG</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpf3d61a70aee9617c8937e0925e97117d"></a>This register contains the subadc ch2 ocb2 FG offset correction factor value(read and write).</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:gaa712d67664cf1861fb6c2d2f77b4e492"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gaa712d67664cf1861fb6c2d2f77b4e492">XRFDC_TI_DCB_STS2_FG_MASK</a>&#160;&#160;&#160;0x0000FFFFU</td></tr>
<tr class="memdesc:gaa712d67664cf1861fb6c2d2f77b4e492"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCB Status2 FG.  <a href="#gaa712d67664cf1861fb6c2d2f77b4e492">More...</a><br /></td></tr>
<tr class="separator:gaa712d67664cf1861fb6c2d2f77b4e492"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
TI DCB Status3 BG</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpc5d2086a505f0ed279da77a41692c986"></a>This register contains the subadc ch3 ocb1 BG offset correction factor value.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:ga8d447d94259702787da6d10e69ad3153"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga8d447d94259702787da6d10e69ad3153">XRFDC_TI_DCB_STS3_BG_MASK</a>&#160;&#160;&#160;0x0000FFFFU</td></tr>
<tr class="memdesc:ga8d447d94259702787da6d10e69ad3153"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCB Status3 BG.  <a href="#ga8d447d94259702787da6d10e69ad3153">More...</a><br /></td></tr>
<tr class="separator:ga8d447d94259702787da6d10e69ad3153"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
TI DCB Status3 FG</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp1d2f6a37c62ddd38d15193410fa9939f"></a>This register contains the subadc ch3 ocb2 FG offset correction factor value(read and write).</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:ga044e1364844a6229858c4bf78c7e2e56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga044e1364844a6229858c4bf78c7e2e56">XRFDC_TI_DCB_STS3_FG_MASK</a>&#160;&#160;&#160;0x0000FFFFU</td></tr>
<tr class="memdesc:ga044e1364844a6229858c4bf78c7e2e56"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCB Status3 FG.  <a href="#ga044e1364844a6229858c4bf78c7e2e56">More...</a><br /></td></tr>
<tr class="separator:ga044e1364844a6229858c4bf78c7e2e56"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
TI DCB Status4 MSB</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp724f03fbf8142a20dcbfb6c1cdbab58a"></a>This register contains the DCB status.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:gaf5e6181b155be7c06573d0fa835abdb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gaf5e6181b155be7c06573d0fa835abdb0">XRFDC_TI_DCB_STS4_MSB_MASK</a>&#160;&#160;&#160;0x0000FFFFU</td></tr>
<tr class="memdesc:gaf5e6181b155be7c06573d0fa835abdb0"><td class="mdescLeft">&#160;</td><td class="mdescRight">read the status of gcb acc0 msb bits(subadc chan0)  <a href="#gaf5e6181b155be7c06573d0fa835abdb0">More...</a><br /></td></tr>
<tr class="separator:gaf5e6181b155be7c06573d0fa835abdb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
TI DCB Status4 LSB</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp6df9e2506aa3027409e90138465c4068"></a>This register contains the DCB Status.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:ga04789c6ca6a64be7dfcdcdc7e5a77a04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga04789c6ca6a64be7dfcdcdc7e5a77a04">XRFDC_TI_DCB_STS4_LSB_MASK</a>&#160;&#160;&#160;0x0000FFFFU</td></tr>
<tr class="memdesc:ga04789c6ca6a64be7dfcdcdc7e5a77a04"><td class="mdescLeft">&#160;</td><td class="mdescRight">read the status of gcb acc0 lsb bits(subadc chan0)  <a href="#ga04789c6ca6a64be7dfcdcdc7e5a77a04">More...</a><br /></td></tr>
<tr class="separator:ga04789c6ca6a64be7dfcdcdc7e5a77a04"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
TI DCB Status5 MSB</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpbc3e38c0bdf24b64ccfdb7e36e58fb76"></a>This register contains the DCB status.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:gaccfdf05cce89d0137d52febdc7875260"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gaccfdf05cce89d0137d52febdc7875260">XRFDC_TI_DCB_STS5_MSB_MASK</a>&#160;&#160;&#160;0x0000FFFFU</td></tr>
<tr class="memdesc:gaccfdf05cce89d0137d52febdc7875260"><td class="mdescLeft">&#160;</td><td class="mdescRight">read the status of gcb acc1 msb bits(subadc chan1)  <a href="#gaccfdf05cce89d0137d52febdc7875260">More...</a><br /></td></tr>
<tr class="separator:gaccfdf05cce89d0137d52febdc7875260"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
TI DCB Status5 LSB</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp3857975d2774b6b8dada53679ca57ac9"></a>This register contains the DCB Status.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:ga05b0358cdb732b17e01f78d40a5cc39f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga05b0358cdb732b17e01f78d40a5cc39f">XRFDC_TI_DCB_STS5_LSB_MASK</a>&#160;&#160;&#160;0x0000FFFFU</td></tr>
<tr class="memdesc:ga05b0358cdb732b17e01f78d40a5cc39f"><td class="mdescLeft">&#160;</td><td class="mdescRight">read the status of gcb acc1 lsb bits(subadc chan1)  <a href="#ga05b0358cdb732b17e01f78d40a5cc39f">More...</a><br /></td></tr>
<tr class="separator:ga05b0358cdb732b17e01f78d40a5cc39f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
TI DCB Status6 MSB</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp8e7b9809527a2d1d43eda1223fffb4ce"></a>This register contains the DCB status.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:ga7d3da2aaff966ba6d3e64a3cbd518b0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga7d3da2aaff966ba6d3e64a3cbd518b0a">XRFDC_TI_DCB_STS6_MSB_MASK</a>&#160;&#160;&#160;0x0000FFFFU</td></tr>
<tr class="memdesc:ga7d3da2aaff966ba6d3e64a3cbd518b0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">read the status of gcb acc2 msb bits(subadc chan2)  <a href="#ga7d3da2aaff966ba6d3e64a3cbd518b0a">More...</a><br /></td></tr>
<tr class="separator:ga7d3da2aaff966ba6d3e64a3cbd518b0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
TI DCB Status6 LSB</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpa003d14ec589c868d1ef163b09c0737e"></a>This register contains the DCB Status.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:ga91b0f6cf2f111f3c3e4ef3491ca2017a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga91b0f6cf2f111f3c3e4ef3491ca2017a">XRFDC_TI_DCB_STS6_LSB_MASK</a>&#160;&#160;&#160;0x0000FFFFU</td></tr>
<tr class="memdesc:ga91b0f6cf2f111f3c3e4ef3491ca2017a"><td class="mdescLeft">&#160;</td><td class="mdescRight">read the status of gcb acc2 lsb bits(subadc chan2)  <a href="#ga91b0f6cf2f111f3c3e4ef3491ca2017a">More...</a><br /></td></tr>
<tr class="separator:ga91b0f6cf2f111f3c3e4ef3491ca2017a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
TI DCB Status7 MSB</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpf2ea7d2a3a17b07d47e10117bd3fc137"></a>This register contains the DCB status.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:ga009f0258bfe52af132e15cd2dd18f31c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga009f0258bfe52af132e15cd2dd18f31c">XRFDC_TI_DCB_STS7_MSB_MASK</a>&#160;&#160;&#160;0x0000FFFFU</td></tr>
<tr class="memdesc:ga009f0258bfe52af132e15cd2dd18f31c"><td class="mdescLeft">&#160;</td><td class="mdescRight">read the status of gcb acc3 msb bits(subadc chan3)  <a href="#ga009f0258bfe52af132e15cd2dd18f31c">More...</a><br /></td></tr>
<tr class="separator:ga009f0258bfe52af132e15cd2dd18f31c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
TI DCB Status7 LSB</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp4a21b33650369b61673eb5251a18b41d"></a>This register contains the DCB Status.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:ga00c3645e4f6e59635a3974b98a4a8910"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga00c3645e4f6e59635a3974b98a4a8910">XRFDC_TI_DCB_STS7_LSB_MASK</a>&#160;&#160;&#160;0x0000FFFFU</td></tr>
<tr class="memdesc:ga00c3645e4f6e59635a3974b98a4a8910"><td class="mdescLeft">&#160;</td><td class="mdescRight">read the status of gcb acc3 lsb bits(subadc chan3)  <a href="#ga00c3645e4f6e59635a3974b98a4a8910">More...</a><br /></td></tr>
<tr class="separator:ga00c3645e4f6e59635a3974b98a4a8910"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
FIFO Latency</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpea559f9e3d942bff0b505a4c4c77962a"></a>This register contains bits for result, key and done flag.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:ga91b310627f6be2f611776018aeb4be6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga91b310627f6be2f611776018aeb4be6f">XRFDC_FIFO_LTNCY_RES_MASK</a>&#160;&#160;&#160;0x00000FFFU</td></tr>
<tr class="memdesc:ga91b310627f6be2f611776018aeb4be6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Latency measurement result.  <a href="#ga91b310627f6be2f611776018aeb4be6f">More...</a><br /></td></tr>
<tr class="separator:ga91b310627f6be2f611776018aeb4be6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga494d6ce3625323eae8e66511b8c99e3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga494d6ce3625323eae8e66511b8c99e3c">XRFDC_FIFO_LTNCY_KEY_MASK</a>&#160;&#160;&#160;0x00004000U</td></tr>
<tr class="memdesc:ga494d6ce3625323eae8e66511b8c99e3c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Latency measurement result identification key.  <a href="#ga494d6ce3625323eae8e66511b8c99e3c">More...</a><br /></td></tr>
<tr class="separator:ga494d6ce3625323eae8e66511b8c99e3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf98711ba31cf3063c00f2c59474a51a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gaf98711ba31cf3063c00f2c59474a51a0">XRFDC_FIFO_LTNCY_DONE_MASK</a>&#160;&#160;&#160;0x00008000U</td></tr>
<tr class="memdesc:gaf98711ba31cf3063c00f2c59474a51a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Latency measurement done flag.  <a href="#gaf98711ba31cf3063c00f2c59474a51a0">More...</a><br /></td></tr>
<tr class="separator:gaf98711ba31cf3063c00f2c59474a51a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Decoder Control</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp853872ee427ae9a89e5b9aa375abe8ca"></a>This register contains Unary Decoder/Randomizer settings to use. </p>
</td></tr>
<tr class="memitem:ga4943231bb1c45629dd4d300f9b0d8814"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga4943231bb1c45629dd4d300f9b0d8814">XRFDC_DEC_CTRL_MODE_MASK</a>&#160;&#160;&#160;0x00000007U</td></tr>
<tr class="memdesc:ga4943231bb1c45629dd4d300f9b0d8814"><td class="mdescLeft">&#160;</td><td class="mdescRight">Decoder mode.  <a href="#ga4943231bb1c45629dd4d300f9b0d8814">More...</a><br /></td></tr>
<tr class="separator:ga4943231bb1c45629dd4d300f9b0d8814"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
HSCOM Power state mask</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp064ebfab449a042ce7c9e5bbf46180e2"></a>This register contains HSCOM_PWR to check powerup_state. </p>
</td></tr>
<tr class="memitem:gae433658d7812df938d1c778427bac9ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gae433658d7812df938d1c778427bac9ac">XRFDC_HSCOM_PWR_STATE_MASK</a>&#160;&#160;&#160;0x0000FFFFU</td></tr>
<tr class="memdesc:gae433658d7812df938d1c778427bac9ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">powerup state mask  <a href="#gae433658d7812df938d1c778427bac9ac">More...</a><br /></td></tr>
<tr class="separator:gae433658d7812df938d1c778427bac9ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Interpolation Control</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpdc0f529771c741fef9dbc8489207d1fe"></a>This register contains Interpolation filter modes. </p>
</td></tr>
<tr class="memitem:ga2666ef5dd0f3aa8dc1fb8110030b1873"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga2666ef5dd0f3aa8dc1fb8110030b1873">XRFDC_INTERP_MODE_MASK</a>&#160;&#160;&#160;0x00000007U</td></tr>
<tr class="memdesc:ga2666ef5dd0f3aa8dc1fb8110030b1873"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interpolation filter mode mask.  <a href="#ga2666ef5dd0f3aa8dc1fb8110030b1873">More...</a><br /></td></tr>
<tr class="separator:ga2666ef5dd0f3aa8dc1fb8110030b1873"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Tile Reset</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpd85f030b7dfd44e72c3a747d03d2df37"></a>This register contains Tile reset bit. </p>
</td></tr>
<tr class="memitem:ga7441efc7f45b5fb0f6e80ae442d28e90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga7441efc7f45b5fb0f6e80ae442d28e90">XRFDC_TILE_RESET_MASK</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="memdesc:ga7441efc7f45b5fb0f6e80ae442d28e90"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tile reset mask.  <a href="#ga7441efc7f45b5fb0f6e80ae442d28e90">More...</a><br /></td></tr>
<tr class="separator:ga7441efc7f45b5fb0f6e80ae442d28e90"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Status register</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp34a6ed3107422ce46ab6bd1b89b084bd"></a>This register contains common status bits. </p>
</td></tr>
<tr class="memitem:ga63859c46a8dfa58718901c92a6f60120"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga63859c46a8dfa58718901c92a6f60120">XRFDC_PWR_UP_STAT_MASK</a>&#160;&#160;&#160;0x00000004U</td></tr>
<tr class="memdesc:ga63859c46a8dfa58718901c92a6f60120"><td class="mdescLeft">&#160;</td><td class="mdescRight">Power Up state mask.  <a href="#ga63859c46a8dfa58718901c92a6f60120">More...</a><br /></td></tr>
<tr class="separator:ga63859c46a8dfa58718901c92a6f60120"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a6fbbcb2c3a787b858d360305c199e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga0a6fbbcb2c3a787b858d360305c199e0">XRFDC_PLL_LOCKED_MASK</a>&#160;&#160;&#160;0x00000008U</td></tr>
<tr class="memdesc:ga0a6fbbcb2c3a787b858d360305c199e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL Locked mask.  <a href="#ga0a6fbbcb2c3a787b858d360305c199e0">More...</a><br /></td></tr>
<tr class="separator:ga0a6fbbcb2c3a787b858d360305c199e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Restart State register</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpf71cc1b9ee74e06a1c51a5b165041e97"></a>This register contains Start and End state bits. </p>
</td></tr>
<tr class="memitem:gad6c44d9b8b53f010b163b90ed955bdce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gad6c44d9b8b53f010b163b90ed955bdce">XRFDC_PWR_STATE_MASK</a>&#160;&#160;&#160;0x0000FFFFU</td></tr>
<tr class="memdesc:gad6c44d9b8b53f010b163b90ed955bdce"><td class="mdescLeft">&#160;</td><td class="mdescRight">State mask.  <a href="#gad6c44d9b8b53f010b163b90ed955bdce">More...</a><br /></td></tr>
<tr class="separator:gad6c44d9b8b53f010b163b90ed955bdce"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Common interrupt enable register</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpf87410ea976af52eedba7e1405c0784f"></a>This register contains bits to enable interrupt for ADC and DAC tiles. </p>
</td></tr>
<tr class="memitem:ga317da2c63928b37f9bb42b4d495d8cb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga317da2c63928b37f9bb42b4d495d8cb7">XRFDC_EN_INTR_DAC_TILE0_MASK</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="memdesc:ga317da2c63928b37f9bb42b4d495d8cb7"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC Tile0 interrupt enable mask.  <a href="#ga317da2c63928b37f9bb42b4d495d8cb7">More...</a><br /></td></tr>
<tr class="separator:ga317da2c63928b37f9bb42b4d495d8cb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c0d6ec0c0b66319aaed16e5d96e3d2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga0c0d6ec0c0b66319aaed16e5d96e3d2e">XRFDC_EN_INTR_DAC_TILE1_MASK</a>&#160;&#160;&#160;0x00000002U</td></tr>
<tr class="memdesc:ga0c0d6ec0c0b66319aaed16e5d96e3d2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC Tile1 interrupt enable mask.  <a href="#ga0c0d6ec0c0b66319aaed16e5d96e3d2e">More...</a><br /></td></tr>
<tr class="separator:ga0c0d6ec0c0b66319aaed16e5d96e3d2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbee37ae1d1fcc53480fe4723cd7ae7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gacbee37ae1d1fcc53480fe4723cd7ae7a">XRFDC_EN_INTR_DAC_TILE2_MASK</a>&#160;&#160;&#160;0x00000004U</td></tr>
<tr class="memdesc:gacbee37ae1d1fcc53480fe4723cd7ae7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC Tile2 interrupt enable mask.  <a href="#gacbee37ae1d1fcc53480fe4723cd7ae7a">More...</a><br /></td></tr>
<tr class="separator:gacbee37ae1d1fcc53480fe4723cd7ae7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84efae256203302b458cc24f7c387a41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga84efae256203302b458cc24f7c387a41">XRFDC_EN_INTR_DAC_TILE3_MASK</a>&#160;&#160;&#160;0x00000008U</td></tr>
<tr class="memdesc:ga84efae256203302b458cc24f7c387a41"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC Tile3 interrupt enable mask.  <a href="#ga84efae256203302b458cc24f7c387a41">More...</a><br /></td></tr>
<tr class="separator:ga84efae256203302b458cc24f7c387a41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa32febc88de50e27876951fcef08404"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gafa32febc88de50e27876951fcef08404">XRFDC_EN_INTR_ADC_TILE0_MASK</a>&#160;&#160;&#160;0x00000010U</td></tr>
<tr class="memdesc:gafa32febc88de50e27876951fcef08404"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Tile0 interrupt enable mask.  <a href="#gafa32febc88de50e27876951fcef08404">More...</a><br /></td></tr>
<tr class="separator:gafa32febc88de50e27876951fcef08404"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4b9481fed6e5a553b55c19d6d7497f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gaf4b9481fed6e5a553b55c19d6d7497f5">XRFDC_EN_INTR_ADC_TILE1_MASK</a>&#160;&#160;&#160;0x00000020U</td></tr>
<tr class="memdesc:gaf4b9481fed6e5a553b55c19d6d7497f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Tile1 interrupt enable mask.  <a href="#gaf4b9481fed6e5a553b55c19d6d7497f5">More...</a><br /></td></tr>
<tr class="separator:gaf4b9481fed6e5a553b55c19d6d7497f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01e5540f9f534537423b630e4e54918b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga01e5540f9f534537423b630e4e54918b">XRFDC_EN_INTR_ADC_TILE2_MASK</a>&#160;&#160;&#160;0x00000040U</td></tr>
<tr class="memdesc:ga01e5540f9f534537423b630e4e54918b"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Tile2 interrupt enable mask.  <a href="#ga01e5540f9f534537423b630e4e54918b">More...</a><br /></td></tr>
<tr class="separator:ga01e5540f9f534537423b630e4e54918b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae958fe3be726be4e084826249f95bd11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gae958fe3be726be4e084826249f95bd11">XRFDC_EN_INTR_ADC_TILE3_MASK</a>&#160;&#160;&#160;0x00000080U</td></tr>
<tr class="memdesc:gae958fe3be726be4e084826249f95bd11"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Tile3 interrupt enable mask.  <a href="#gae958fe3be726be4e084826249f95bd11">More...</a><br /></td></tr>
<tr class="separator:gae958fe3be726be4e084826249f95bd11"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
interrupt enable register</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpbd17342f1479f83889d809f691324d13"></a>This register contains bits to enable interrupt for blocks. </p>
</td></tr>
<tr class="memitem:gafb35fb75872df53259cc08c082ecf1ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gafb35fb75872df53259cc08c082ecf1ce">XRFDC_EN_INTR_SLICE0_MASK</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="memdesc:gafb35fb75872df53259cc08c082ecf1ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">slice0 interrupt enable mask  <a href="#gafb35fb75872df53259cc08c082ecf1ce">More...</a><br /></td></tr>
<tr class="separator:gafb35fb75872df53259cc08c082ecf1ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91727e7dcd3e9b7ec2360600b05009dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga91727e7dcd3e9b7ec2360600b05009dc">XRFDC_EN_INTR_SLICE1_MASK</a>&#160;&#160;&#160;0x00000002U</td></tr>
<tr class="memdesc:ga91727e7dcd3e9b7ec2360600b05009dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">slice1 interrupt enable mask  <a href="#ga91727e7dcd3e9b7ec2360600b05009dc">More...</a><br /></td></tr>
<tr class="separator:ga91727e7dcd3e9b7ec2360600b05009dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52515a42c8cdc8216a4328a83c87b5f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga52515a42c8cdc8216a4328a83c87b5f1">XRFDC_EN_INTR_SLICE2_MASK</a>&#160;&#160;&#160;0x00000004U</td></tr>
<tr class="memdesc:ga52515a42c8cdc8216a4328a83c87b5f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">slice2 interrupt enable mask  <a href="#ga52515a42c8cdc8216a4328a83c87b5f1">More...</a><br /></td></tr>
<tr class="separator:ga52515a42c8cdc8216a4328a83c87b5f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2043a5cd71b7082076699190fbbdea2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga2043a5cd71b7082076699190fbbdea2c">XRFDC_EN_INTR_SLICE3_MASK</a>&#160;&#160;&#160;0x00000008U</td></tr>
<tr class="memdesc:ga2043a5cd71b7082076699190fbbdea2c"><td class="mdescLeft">&#160;</td><td class="mdescRight">slice3 interrupt enable mask  <a href="#ga2043a5cd71b7082076699190fbbdea2c">More...</a><br /></td></tr>
<tr class="separator:ga2043a5cd71b7082076699190fbbdea2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Converter(X) interrupt register</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp4dedd0f3c82610cd6cba9dc235c43972"></a>This register contains bits to enable different interrupts for block X. </p>
</td></tr>
<tr class="memitem:ga2d07d4776fa647b308501796e1b6ba80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#ga2d07d4776fa647b308501796e1b6ba80">XRFDC_INTR_OVR_RANGE_MASK</a>&#160;&#160;&#160;0x00000008U</td></tr>
<tr class="memdesc:ga2d07d4776fa647b308501796e1b6ba80"><td class="mdescLeft">&#160;</td><td class="mdescRight">Over Range interrupt mask.  <a href="#ga2d07d4776fa647b308501796e1b6ba80">More...</a><br /></td></tr>
<tr class="separator:ga2d07d4776fa647b308501796e1b6ba80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0ba9594288ba5b34dad38ad5b99ed9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v2__0.html#gad0ba9594288ba5b34dad38ad5b99ed9e">XRFDC_INTR_OVR_VOLTAGE_MASK</a>&#160;&#160;&#160;0x00000004U</td></tr>
<tr class="memdesc:gad0ba9594288ba5b34dad38ad5b99ed9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Over Voltage interrupt mask.  <a href="#gad0ba9594288ba5b34dad38ad5b99ed9e">More...</a><br /></td></tr>
<tr class="separator:gad0ba9594288ba5b34dad38ad5b99ed9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="gaf58758e5a7e4d0cdcbef777c033202b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf58758e5a7e4d0cdcbef777c033202b1">&#9670;&nbsp;</a></span>XRFDC_ADC0_SUBDRP_ADDR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC0_SUBDRP_ADDR_OFFSET&#160;&#160;&#160;0x198U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>subadc0, sub-drp address of target Register </p>

</div>
</div>
<a id="gacf9d29ac3311c4a2a673f8afc773610f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacf9d29ac3311c4a2a673f8afc773610f">&#9670;&nbsp;</a></span>XRFDC_ADC0_SUBDRP_DAT_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC0_SUBDRP_DAT_OFFSET&#160;&#160;&#160;0x19CU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>subadc0, sub-drp data of target Register </p>

</div>
</div>
<a id="gad2f8277f13b756250b604fd42453d1d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad2f8277f13b756250b604fd42453d1d6">&#9670;&nbsp;</a></span>XRFDC_ADC1_SUBDRP_ADDR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC1_SUBDRP_ADDR_OFFSET&#160;&#160;&#160;0x1A0U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>subadc1, sub-drp address of target Register </p>

</div>
</div>
<a id="gaed2f1d6d6a61add79f48a6434a26a5f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaed2f1d6d6a61add79f48a6434a26a5f6">&#9670;&nbsp;</a></span>XRFDC_ADC1_SUBDRP_DAT_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC1_SUBDRP_DAT_OFFSET&#160;&#160;&#160;0x1A4U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>subadc1, sub-drp data of target Register </p>

</div>
</div>
<a id="gae776186e5723ee23daf435b30da7ef0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae776186e5723ee23daf435b30da7ef0c">&#9670;&nbsp;</a></span>XRFDC_ADC2_SUBDRP_ADDR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC2_SUBDRP_ADDR_OFFSET&#160;&#160;&#160;0x1A8U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>subadc2, sub-drp address of target Register </p>

</div>
</div>
<a id="gaed1425b39e2b6a47c40e32ac337db699"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaed1425b39e2b6a47c40e32ac337db699">&#9670;&nbsp;</a></span>XRFDC_ADC2_SUBDRP_DAT_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC2_SUBDRP_DAT_OFFSET&#160;&#160;&#160;0x1ACU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>subadc2, sub-drp data of target Register </p>

</div>
</div>
<a id="gafd0735c2bbd0854179362bd70c355658"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafd0735c2bbd0854179362bd70c355658">&#9670;&nbsp;</a></span>XRFDC_ADC3_SUBDRP_ADDR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC3_SUBDRP_ADDR_OFFSET&#160;&#160;&#160;0x1B0U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>subadc3, sub-drp address of target Register </p>

</div>
</div>
<a id="ga7035f446284f27a9faf2c0ea1c3e9a71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7035f446284f27a9faf2c0ea1c3e9a71">&#9670;&nbsp;</a></span>XRFDC_ADC3_SUBDRP_DAT_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC3_SUBDRP_DAT_OFFSET&#160;&#160;&#160;0x1B4U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>subadc3, sub-drp data of target Register </p>

</div>
</div>
<a id="gae335d227c3e199508e6b0452ba3f6296"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae335d227c3e199508e6b0452ba3f6296">&#9670;&nbsp;</a></span>XRFDC_ADC_CRSE_DLY_CFG_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_CRSE_DLY_CFG_OFFSET&#160;&#160;&#160;0x0E0U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>ADC Coarse delay Config Register. </p>

</div>
</div>
<a id="ga8133892750e33d55d1f17ed50eee2314"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8133892750e33d55d1f17ed50eee2314">&#9670;&nbsp;</a></span>XRFDC_ADC_CRSE_DLY_UPDT_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_CRSE_DLY_UPDT_OFFSET&#160;&#160;&#160;0x0DCU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>ADC Coarse Delay Update Register. </p>

</div>
</div>
<a id="ga8ee1b46f3d577063eb34450e58046ae3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8ee1b46f3d577063eb34450e58046ae3">&#9670;&nbsp;</a></span>XRFDC_ADC_DAC_MC_CFG0_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_DAC_MC_CFG0_OFFSET&#160;&#160;&#160;0x1C4U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>ADC/DAC Static configuration bits for ADC/DAC analog Register. </p>

</div>
</div>
<a id="ga7fc76441cb561c9b1a5cfe45c19a3ea9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7fc76441cb561c9b1a5cfe45c19a3ea9">&#9670;&nbsp;</a></span>XRFDC_ADC_DAC_MC_CFG1_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_DAC_MC_CFG1_OFFSET&#160;&#160;&#160;0x1C8U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>ADC/DAC Static configuration bits for ADC/DAC analog Register. </p>

</div>
</div>
<a id="ga7ee17f4d76b2f205d1498847f4e0cfa3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ee17f4d76b2f205d1498847f4e0cfa3">&#9670;&nbsp;</a></span>XRFDC_ADC_DAC_MC_CFG2_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_DAC_MC_CFG2_OFFSET&#160;&#160;&#160;0x1CCU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>ADC/DAC Static configuration bits for ADC/DAC analog Register. </p>

</div>
</div>
<a id="ga47aba762f53a541a888b1ca87620961f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga47aba762f53a541a888b1ca87620961f">&#9670;&nbsp;</a></span>XRFDC_ADC_DAT_PATH_ISR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_DAT_PATH_ISR_MASK&#160;&#160;&#160;0x000000FFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>ADC Data Path Overflow. </p>

</div>
</div>
<a id="gadcc2fbf2c2eb8fa22a74c70694bf87b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadcc2fbf2c2eb8fa22a74c70694bf87b6">&#9670;&nbsp;</a></span>XRFDC_ADC_DAT_SCAL_CFG_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_DAT_SCAL_CFG_OFFSET&#160;&#160;&#160;0x0E4U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>ADC Data Scaling Config Register. </p>

</div>
</div>
<a id="gadc8b1508d65831d7ecfc17ada17d8e21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadc8b1508d65831d7ecfc17ada17d8e21">&#9670;&nbsp;</a></span>XRFDC_ADC_DEBUG_RST_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_DEBUG_RST_OFFSET&#160;&#160;&#160;0x004U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>ADC Debug Reset Register. </p>

</div>
</div>
<a id="gab9e237efa681e56c07512e2abf42e49b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab9e237efa681e56c07512e2abf42e49b">&#9670;&nbsp;</a></span>XRFDC_ADC_DEC_IMR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_DEC_IMR_OFFSET&#160;&#160;&#160;0x034U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>ADC Decoder interface IMR Register. </p>

</div>
</div>
<a id="ga5dca150079590927aacc387663dfc9c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5dca150079590927aacc387663dfc9c5">&#9670;&nbsp;</a></span>XRFDC_ADC_DEC_ISR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_DEC_ISR_OFFSET&#160;&#160;&#160;0x030U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>ADC Decoder interface ISR Register. </p>

</div>
</div>
<a id="ga99982520ba7d95d1a934a07fc07b3943"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga99982520ba7d95d1a934a07fc07b3943">&#9670;&nbsp;</a></span>XRFDC_ADC_DECI_CONFIG_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_DECI_CONFIG_OFFSET&#160;&#160;&#160;0x040U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>ADC Decimation Config Register. </p>

</div>
</div>
<a id="ga4a862371dfeb8508daf6da3338becbdb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4a862371dfeb8508daf6da3338becbdb">&#9670;&nbsp;</a></span>XRFDC_ADC_DECI_MODE_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_DECI_MODE_OFFSET&#160;&#160;&#160;0x044U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>ADC Decimation mode Register. </p>

</div>
</div>
<a id="ga6f9c74a5cf9855427fce9f855c1d38ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6f9c74a5cf9855427fce9f855c1d38ea">&#9670;&nbsp;</a></span>XRFDC_ADC_FAB_RATE_WR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_FAB_RATE_WR_MASK&#160;&#160;&#160;0x0000000FU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>ADC FIFO Write Number of Words per clock. </p>

</div>
</div>
<a id="ga49a9f3a64f3fa49b9b88b6ef4e87def1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga49a9f3a64f3fa49b9b88b6ef4e87def1">&#9670;&nbsp;</a></span>XRFDC_ADC_FABRIC_DBG_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_FABRIC_DBG_OFFSET&#160;&#160;&#160;0x018U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>ADC Fabric Debug Register. </p>

</div>
</div>
<a id="gaae8d0fd30082364e9c6e1492d9861356"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaae8d0fd30082364e9c6e1492d9861356">&#9670;&nbsp;</a></span>XRFDC_ADC_FABRIC_IMR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_FABRIC_IMR_OFFSET&#160;&#160;&#160;0x014U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>ADC Fabric IMR Register. </p>

</div>
</div>
<a id="ga812676621b88662c3fa99a69131d8bf7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga812676621b88662c3fa99a69131d8bf7">&#9670;&nbsp;</a></span>XRFDC_ADC_FABRIC_ISR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_FABRIC_ISR_OFFSET&#160;&#160;&#160;0x010U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>ADC Fabric ISR Register. </p>

</div>
</div>
<a id="gacc7664790ca254ad00577f7a968e2280"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacc7664790ca254ad00577f7a968e2280">&#9670;&nbsp;</a></span>XRFDC_ADC_FABRIC_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_FABRIC_OFFSET&#160;&#160;&#160;0x00CU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>ADC Fabric Register. </p>

</div>
</div>
<a id="ga22d11bb8767ab5d566fbd01f8e4e0f96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga22d11bb8767ab5d566fbd01f8e4e0f96">&#9670;&nbsp;</a></span>XRFDC_ADC_FABRIC_RATE_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_FABRIC_RATE_OFFSET&#160;&#160;&#160;0x008U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>ADC Fabric Rate Register. </p>

</div>
</div>
<a id="ga34a11c34bb81c3124539cf8b7d54da5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga34a11c34bb81c3124539cf8b7d54da5d">&#9670;&nbsp;</a></span>XRFDC_ADC_FEND_DAT_CRL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_FEND_DAT_CRL_OFFSET&#160;&#160;&#160;0x140U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>ADC Front end Data Control Register. </p>

</div>
</div>
<a id="ga1007bbbd1a42619b1e77246d6ee5e524"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1007bbbd1a42619b1e77246d6ee5e524">&#9670;&nbsp;</a></span>XRFDC_ADC_FIFO_LTNC_CRL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_FIFO_LTNC_CRL_OFFSET&#160;&#160;&#160;0x020U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>ADC FIFO Latency Control Register. </p>

</div>
</div>
<a id="gad639e19f23a2fcf293866343cb0a14b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad639e19f23a2fcf293866343cb0a14b5">&#9670;&nbsp;</a></span>XRFDC_ADC_FIFO_LTNCY_LB_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_FIFO_LTNCY_LB_OFFSET&#160;&#160;&#160;0x280U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>ADC FIFO Latency measurement LSB Register. </p>

</div>
</div>
<a id="ga97aee097a4dcc23d5b2cf292247a92d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga97aee097a4dcc23d5b2cf292247a92d4">&#9670;&nbsp;</a></span>XRFDC_ADC_FIFO_LTNCY_MB_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_FIFO_LTNCY_MB_OFFSET&#160;&#160;&#160;0x284U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>ADC FIFO Latency measurement MSB Register. </p>

</div>
</div>
<a id="ga0bbc470522469695707753b75a33e82d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0bbc470522469695707753b75a33e82d">&#9670;&nbsp;</a></span>XRFDC_ADC_MXR_CFG0_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_MXR_CFG0_OFFSET&#160;&#160;&#160;0x080U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>ADC I channel mixer config Register. </p>

</div>
</div>
<a id="ga1b75961d384cede50cca4d0fae50c623"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1b75961d384cede50cca4d0fae50c623">&#9670;&nbsp;</a></span>XRFDC_ADC_MXR_CFG1_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_MXR_CFG1_OFFSET&#160;&#160;&#160;0x084U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>ADC Q channel mixer config Register. </p>

</div>
</div>
<a id="ga1127c44e2f1c220a40704269365edf18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1127c44e2f1c220a40704269365edf18">&#9670;&nbsp;</a></span>XRFDC_ADC_NCO_FQWD_LOW_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_NCO_FQWD_LOW_OFFSET&#160;&#160;&#160;0x09CU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>ADC NCO Frequency Word[15:0] Register. </p>

</div>
</div>
<a id="ga1844134f5177f1ccec8eb9b11ab05e33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1844134f5177f1ccec8eb9b11ab05e33">&#9670;&nbsp;</a></span>XRFDC_ADC_NCO_FQWD_MID_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_NCO_FQWD_MID_OFFSET&#160;&#160;&#160;0x098U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>ADC NCO Frequency Word[31:16] Register. </p>

</div>
</div>
<a id="ga63604df4de7c15ca615a3556499b2260"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga63604df4de7c15ca615a3556499b2260">&#9670;&nbsp;</a></span>XRFDC_ADC_NCO_FQWD_UPP_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_NCO_FQWD_UPP_OFFSET&#160;&#160;&#160;0x094U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>ADC NCO Frequency Word[47:32] Register. </p>

</div>
</div>
<a id="gabf73e35ca19fb6ac80abbfcb30437674"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabf73e35ca19fb6ac80abbfcb30437674">&#9670;&nbsp;</a></span>XRFDC_ADC_NCO_PHASE_MOD_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_NCO_PHASE_MOD_OFFSET&#160;&#160;&#160;0x0A8U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>ADC NCO Phase Mode Register. </p>

</div>
</div>
<a id="ga0ba67f71fca4764e31413f3f3a3833ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0ba67f71fca4764e31413f3f3a3833ae">&#9670;&nbsp;</a></span>XRFDC_ADC_RX_MC_PWRDWN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_RX_MC_PWRDWN_OFFSET&#160;&#160;&#160;0x1C0U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>ADC Static configuration bits for ADC(RX) analog Register. </p>

</div>
</div>
<a id="ga84b7b15491770ceaf1a587bb0b4e7d76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga84b7b15491770ceaf1a587bb0b4e7d76">&#9670;&nbsp;</a></span>XRFDC_ADC_RXPR_MC_CFG0_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_RXPR_MC_CFG0_OFFSET&#160;&#160;&#160;0x1D0U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>ADC RX Pair static Configuration Register. </p>

</div>
</div>
<a id="ga48f47e8bc1b303ca30865495626d070e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga48f47e8bc1b303ca30865495626d070e">&#9670;&nbsp;</a></span>XRFDC_ADC_RXPR_MC_CFG1_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_RXPR_MC_CFG1_OFFSET&#160;&#160;&#160;0x1D4U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>ADC RX Pair static Configuration Register. </p>

</div>
</div>
<a id="ga4594c23883f6356a94c447a638288575"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4594c23883f6356a94c447a638288575">&#9670;&nbsp;</a></span>XRFDC_ADC_SWITCH_MATRX_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_SWITCH_MATRX_OFFSET&#160;&#160;&#160;0x0E8U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>ADC Switch Matrix Config Register. </p>

</div>
</div>
<a id="gacaa9a2ac591c8000d815f63e881d00f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacaa9a2ac591c8000d815f63e881d00f1">&#9670;&nbsp;</a></span>XRFDC_ADC_TI_DCB_CRL0_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_TI_DCB_CRL0_OFFSET&#160;&#160;&#160;0x144U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>ADC Time Interleaved digital correction block gain control0 Register. </p>

</div>
</div>
<a id="gac98e45d6a55cf51119a9f0a3cd93e348"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac98e45d6a55cf51119a9f0a3cd93e348">&#9670;&nbsp;</a></span>XRFDC_ADC_TI_DCB_CRL1_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_TI_DCB_CRL1_OFFSET&#160;&#160;&#160;0x148U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>ADC Time Interleaved digital correction block gain control1 Register. </p>

</div>
</div>
<a id="ga833f68798597f327180f9a55725ced8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga833f68798597f327180f9a55725ced8e">&#9670;&nbsp;</a></span>XRFDC_ADC_TI_DCB_CRL2_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_TI_DCB_CRL2_OFFSET&#160;&#160;&#160;0x14CU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>ADC Time Interleaved digital correction block gain control2 Register. </p>

</div>
</div>
<a id="gabb2e0265fbc3b6dbe3218eb87cb34de1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabb2e0265fbc3b6dbe3218eb87cb34de1">&#9670;&nbsp;</a></span>XRFDC_ADC_TI_DCB_CRL3_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_TI_DCB_CRL3_OFFSET&#160;&#160;&#160;0x150U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>ADC Time Interleaved digital correction block gain control3 Register. </p>

</div>
</div>
<a id="gaa9b9cd24665a2a7f0c4c10358968e616"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa9b9cd24665a2a7f0c4c10358968e616">&#9670;&nbsp;</a></span>XRFDC_ADC_TI_DCBSTS0_BG_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_TI_DCBSTS0_BG_OFFSET&#160;&#160;&#160;0x200U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>ADC DCB Status0 BG Register. </p>

</div>
</div>
<a id="gae8960c84f9cb08826475301a3aa8321b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae8960c84f9cb08826475301a3aa8321b">&#9670;&nbsp;</a></span>XRFDC_ADC_TI_DCBSTS0_FG_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_TI_DCBSTS0_FG_OFFSET&#160;&#160;&#160;0x204U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>ADC DCB Status0 FG Register. </p>

</div>
</div>
<a id="ga3591a0a28304e5c255b0b579424c72f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3591a0a28304e5c255b0b579424c72f6">&#9670;&nbsp;</a></span>XRFDC_ADC_TI_DCBSTS1_BG_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_TI_DCBSTS1_BG_OFFSET&#160;&#160;&#160;0x208U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>ADC DCB Status1 BG Register. </p>

</div>
</div>
<a id="gae1494617f5af8c1e1640639d46b7356d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae1494617f5af8c1e1640639d46b7356d">&#9670;&nbsp;</a></span>XRFDC_ADC_TI_DCBSTS1_FG_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_TI_DCBSTS1_FG_OFFSET&#160;&#160;&#160;0x20CU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>ADC DCB Status1 FG Register. </p>

</div>
</div>
<a id="ga87c370ecdd9018569eaec4122978543a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga87c370ecdd9018569eaec4122978543a">&#9670;&nbsp;</a></span>XRFDC_ADC_TI_DCBSTS2_BG_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_TI_DCBSTS2_BG_OFFSET&#160;&#160;&#160;0x210U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>ADC DCB Status2 BG Register. </p>

</div>
</div>
<a id="ga95679cb1d9980374f8d1ca9715ad4e79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga95679cb1d9980374f8d1ca9715ad4e79">&#9670;&nbsp;</a></span>XRFDC_ADC_TI_DCBSTS2_FG_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_TI_DCBSTS2_FG_OFFSET&#160;&#160;&#160;0x214U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>ADC DCB Status2 FG Register. </p>

</div>
</div>
<a id="ga0d0f75c08ebb278f12d58237fae8f268"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0d0f75c08ebb278f12d58237fae8f268">&#9670;&nbsp;</a></span>XRFDC_ADC_TI_DCBSTS3_BG_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_TI_DCBSTS3_BG_OFFSET&#160;&#160;&#160;0x218U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>ADC DCB Status3 BG Register. </p>

</div>
</div>
<a id="ga22e0c5475801baa8ab27e2585efe73a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga22e0c5475801baa8ab27e2585efe73a1">&#9670;&nbsp;</a></span>XRFDC_ADC_TI_DCBSTS3_FG_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_TI_DCBSTS3_FG_OFFSET&#160;&#160;&#160;0x21CU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>ADC DCB Status3 FG Register. </p>

</div>
</div>
<a id="gae41a399d2c1545340dbf878e7dd46d6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae41a399d2c1545340dbf878e7dd46d6b">&#9670;&nbsp;</a></span>XRFDC_ADC_TI_DCBSTS4_LB_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_TI_DCBSTS4_LB_OFFSET&#160;&#160;&#160;0x224U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>ADC DCB Status4 LSB Register. </p>

</div>
</div>
<a id="ga0683daf3842e55947f2590409c7689c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0683daf3842e55947f2590409c7689c8">&#9670;&nbsp;</a></span>XRFDC_ADC_TI_DCBSTS4_MB_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_TI_DCBSTS4_MB_OFFSET&#160;&#160;&#160;0x220U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>ADC DCB Status4 MSB Register. </p>

</div>
</div>
<a id="gaeb32c778cebfd78ef44d6a12e0450795"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeb32c778cebfd78ef44d6a12e0450795">&#9670;&nbsp;</a></span>XRFDC_ADC_TI_DCBSTS5_LB_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_TI_DCBSTS5_LB_OFFSET&#160;&#160;&#160;0x22CU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>ADC DCB Status5 LSB Register. </p>

</div>
</div>
<a id="gaf789871a8733c7ea34d8982863ded76b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf789871a8733c7ea34d8982863ded76b">&#9670;&nbsp;</a></span>XRFDC_ADC_TI_DCBSTS5_MB_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_TI_DCBSTS5_MB_OFFSET&#160;&#160;&#160;0x228U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>ADC DCB Status5 MSB Register. </p>

</div>
</div>
<a id="ga5e95d6c8b0296aaf4e6c52915f900d1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5e95d6c8b0296aaf4e6c52915f900d1c">&#9670;&nbsp;</a></span>XRFDC_ADC_TI_DCBSTS6_LB_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_TI_DCBSTS6_LB_OFFSET&#160;&#160;&#160;0x234U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>ADC DCB Status6 LSB Register. </p>

</div>
</div>
<a id="ga336b625d54c7e8b1f62d6e6bf84f2400"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga336b625d54c7e8b1f62d6e6bf84f2400">&#9670;&nbsp;</a></span>XRFDC_ADC_TI_DCBSTS6_MB_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_TI_DCBSTS6_MB_OFFSET&#160;&#160;&#160;0x230U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>ADC DCB Status6 MSB Register. </p>

</div>
</div>
<a id="ga72749b4926ec17562b963c5cda563329"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga72749b4926ec17562b963c5cda563329">&#9670;&nbsp;</a></span>XRFDC_ADC_TI_DCBSTS7_LB_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_TI_DCBSTS7_LB_OFFSET&#160;&#160;&#160;0x23CU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>ADC DCB Status7 LSB Register. </p>

</div>
</div>
<a id="ga21c0ca01de997d435f2b2f5f25c0905a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga21c0ca01de997d435f2b2f5f25c0905a">&#9670;&nbsp;</a></span>XRFDC_ADC_TI_DCBSTS7_MB_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_TI_DCBSTS7_MB_OFFSET&#160;&#160;&#160;0x238U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>ADC DCB Status7 MSB Register. </p>

</div>
</div>
<a id="ga92a974ea3a027dab8edf9a752317f182"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga92a974ea3a027dab8edf9a752317f182">&#9670;&nbsp;</a></span>XRFDC_ADC_TI_TISK_CRL0_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_TI_TISK_CRL0_OFFSET&#160;&#160;&#160;0x154U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>ADC Time skew correction control bits0 Register. </p>

</div>
</div>
<a id="ga0a58a307c4ad73f6da874f4ff88f786a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0a58a307c4ad73f6da874f4ff88f786a">&#9670;&nbsp;</a></span>XRFDC_ADC_TI_TISK_CRL1_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_TI_TISK_CRL1_OFFSET&#160;&#160;&#160;0x158U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>ADC Time skew correction control bits1 Register. </p>

</div>
</div>
<a id="ga83a421b462df8000e86125f3251bfbe1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga83a421b462df8000e86125f3251bfbe1">&#9670;&nbsp;</a></span>XRFDC_ADC_TI_TISK_CRL2_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_TI_TISK_CRL2_OFFSET&#160;&#160;&#160;0x15CU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>ADC Time skew correction control bits2 Register. </p>

</div>
</div>
<a id="ga0dc9c1df0ec6589af4829817a8591a74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0dc9c1df0ec6589af4829817a8591a74">&#9670;&nbsp;</a></span>XRFDC_ADC_TI_TISK_CRL3_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_TI_TISK_CRL3_OFFSET&#160;&#160;&#160;0x160U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>ADC Time skew correction control bits3 Register. </p>

</div>
</div>
<a id="gad24b75c24ec043f409e8219abab7b262"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad24b75c24ec043f409e8219abab7b262">&#9670;&nbsp;</a></span>XRFDC_ADC_TI_TISK_CRL4_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_TI_TISK_CRL4_OFFSET&#160;&#160;&#160;0x164U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>ADC Time skew correction control bits4 Register. </p>

</div>
</div>
<a id="gabf3e5b06abc8d03f292ca3d902234fe5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabf3e5b06abc8d03f292ca3d902234fe5">&#9670;&nbsp;</a></span>XRFDC_ADC_TI_TISK_DAC0_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_TI_TISK_DAC0_OFFSET&#160;&#160;&#160;0x168U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>ADC Time skew DAC cal code of subadc ch0 Register. </p>

</div>
</div>
<a id="ga831959bfe4c483d08cb77623f1f13edd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga831959bfe4c483d08cb77623f1f13edd">&#9670;&nbsp;</a></span>XRFDC_ADC_TI_TISK_DAC1_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_TI_TISK_DAC1_OFFSET&#160;&#160;&#160;0x16CU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>ADC Time skew DAC cal code of subadc ch1 Register. </p>

</div>
</div>
<a id="ga6148f6116c9e220d2751b771326798a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6148f6116c9e220d2751b771326798a6">&#9670;&nbsp;</a></span>XRFDC_ADC_TI_TISK_DAC2_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_TI_TISK_DAC2_OFFSET&#160;&#160;&#160;0x170U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>ADC Time skew DAC cal code of subadc ch2 Register. </p>

</div>
</div>
<a id="ga951a4a7cf568a41b10e143d8da78ec21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga951a4a7cf568a41b10e143d8da78ec21">&#9670;&nbsp;</a></span>XRFDC_ADC_TI_TISK_DAC3_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_TI_TISK_DAC3_OFFSET&#160;&#160;&#160;0x174U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>ADC Time skew DAC cal code of subadc ch3 Register. </p>

</div>
</div>
<a id="ga20348181af19eb3ac2ac6d49dc06834c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga20348181af19eb3ac2ac6d49dc06834c">&#9670;&nbsp;</a></span>XRFDC_ADC_TI_TISK_DACP0_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_TI_TISK_DACP0_OFFSET&#160;&#160;&#160;0x178U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>ADC Time skew DAC cal code of subadc ch0 Register. </p>

</div>
</div>
<a id="ga85877361f037c79c8c2f71bb49e8188b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga85877361f037c79c8c2f71bb49e8188b">&#9670;&nbsp;</a></span>XRFDC_ADC_TI_TISK_DACP1_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_TI_TISK_DACP1_OFFSET&#160;&#160;&#160;0x17CU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>ADC Time skew DAC cal code of subadc ch1 Register. </p>

</div>
</div>
<a id="gaf74869e0ed59ad127a80d1794309a731"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf74869e0ed59ad127a80d1794309a731">&#9670;&nbsp;</a></span>XRFDC_ADC_TI_TISK_DACP2_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_TI_TISK_DACP2_OFFSET&#160;&#160;&#160;0x180U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>ADC Time skew DAC cal code of subadc ch2 Register. </p>

</div>
</div>
<a id="ga368bfc98cb9a6108f075a83f55e29cb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga368bfc98cb9a6108f075a83f55e29cb7">&#9670;&nbsp;</a></span>XRFDC_ADC_TI_TISK_DACP3_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_TI_TISK_DACP3_OFFSET&#160;&#160;&#160;0x184U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>ADC Time skew DAC cal code of subadc ch3 Register. </p>

</div>
</div>
<a id="ga1fb61cf86024132b24efbde6924c1024"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1fb61cf86024132b24efbde6924c1024">&#9670;&nbsp;</a></span>XRFDC_ADC_TRSHD0_AVG_LO_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_TRSHD0_AVG_LO_OFFSET&#160;&#160;&#160;0x0F4U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>ADC Threshold0 Average[15:0] Register. </p>

</div>
</div>
<a id="gafc3782c386a46e229271fce06ebe2b94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafc3782c386a46e229271fce06ebe2b94">&#9670;&nbsp;</a></span>XRFDC_ADC_TRSHD0_AVG_UP_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_TRSHD0_AVG_UP_OFFSET&#160;&#160;&#160;0x0F0U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>ADC Threshold0 Average[31:16] Register. </p>

</div>
</div>
<a id="ga618e1be96c3d091ed26b9186c5da8d50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga618e1be96c3d091ed26b9186c5da8d50">&#9670;&nbsp;</a></span>XRFDC_ADC_TRSHD0_CFG_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_TRSHD0_CFG_OFFSET&#160;&#160;&#160;0x0ECU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>ADC Threshold0 Config Register. </p>

</div>
</div>
<a id="ga2d852a948038475db38f73493268e1a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2d852a948038475db38f73493268e1a0">&#9670;&nbsp;</a></span>XRFDC_ADC_TRSHD0_OVER_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_TRSHD0_OVER_OFFSET&#160;&#160;&#160;0x0FCU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>ADC Threshold0 Over Threshold Register. </p>

</div>
</div>
<a id="gaceb9bd0439d92cceac590d9ea9b1c1bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaceb9bd0439d92cceac590d9ea9b1c1bf">&#9670;&nbsp;</a></span>XRFDC_ADC_TRSHD0_UNDER_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_TRSHD0_UNDER_OFFSET&#160;&#160;&#160;0x0F8U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>ADC Threshold0 Under Threshold Register. </p>

</div>
</div>
<a id="ga9f44d7132eab56d77b666b95ebaa5974"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9f44d7132eab56d77b666b95ebaa5974">&#9670;&nbsp;</a></span>XRFDC_ADC_TRSHD1_AVG_LO_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_TRSHD1_AVG_LO_OFFSET&#160;&#160;&#160;0x108U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>ADC Threshold1 Average[15:0] Register. </p>

</div>
</div>
<a id="gab2ab09d8237ffb91f5c064a5fe5c9c79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab2ab09d8237ffb91f5c064a5fe5c9c79">&#9670;&nbsp;</a></span>XRFDC_ADC_TRSHD1_AVG_UP_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_TRSHD1_AVG_UP_OFFSET&#160;&#160;&#160;0x104U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>ADC Threshold1 Average[31:16] Register. </p>

</div>
</div>
<a id="gad9c1f8e41d63cbb570c6ca8e4dd2602d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad9c1f8e41d63cbb570c6ca8e4dd2602d">&#9670;&nbsp;</a></span>XRFDC_ADC_TRSHD1_CFG_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_TRSHD1_CFG_OFFSET&#160;&#160;&#160;0x100U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>ADC Threshold1 Config Register. </p>

</div>
</div>
<a id="ga3085d89c7943e580f3457da407e202f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3085d89c7943e580f3457da407e202f5">&#9670;&nbsp;</a></span>XRFDC_ADC_TRSHD1_OVER_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_TRSHD1_OVER_OFFSET&#160;&#160;&#160;0x110U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>ADC Threshold1 Over Threshold Register. </p>

</div>
</div>
<a id="ga5c94834dee093323be3e7cf0bd66a409"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5c94834dee093323be3e7cf0bd66a409">&#9670;&nbsp;</a></span>XRFDC_ADC_TRSHD1_UNDER_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_TRSHD1_UNDER_OFFSET&#160;&#160;&#160;0x10CU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>ADC Threshold1 Under Threshold Register. </p>

</div>
</div>
<a id="ga122ceb1d0f0a5759d11e1c3b092b1de4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga122ceb1d0f0a5759d11e1c3b092b1de4">&#9670;&nbsp;</a></span>XRFDC_ADC_UPDATE_DYN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_UPDATE_DYN_OFFSET&#160;&#160;&#160;0x01CU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>ADC Update Dynamic Register. </p>

</div>
</div>
<a id="ga39761862ad6db5e8166c48e825d0599a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga39761862ad6db5e8166c48e825d0599a">&#9670;&nbsp;</a></span>XRFDC_ADC_UPDT_CRSE_DLY_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_UPDT_CRSE_DLY_MASK&#160;&#160;&#160;0x00000008U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>ADC Trigger a update event apply to Coarse delay_DCONFIG reg. </p>

</div>
</div>
<a id="ga615621d488b4d98a970e055b9eeb284c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga615621d488b4d98a970e055b9eeb284c">&#9670;&nbsp;</a></span>XRFDC_CLK_EN_CAL_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_CLK_EN_CAL_MASK&#160;&#160;&#160;0x00000001U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>Enable Output Register clock. </p>

</div>
</div>
<a id="ga01ea49ee2c3e06e98e75cff9bb60b4c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga01ea49ee2c3e06e98e75cff9bb60b4c2">&#9670;&nbsp;</a></span>XRFDC_CLK_EN_DIG_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_CLK_EN_DIG_MASK&#160;&#160;&#160;0x00000002U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>Enable full-rate clock. </p>

</div>
</div>
<a id="gaaf4493bd634413b5dc96bc0068f79ca1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaf4493bd634413b5dc96bc0068f79ca1">&#9670;&nbsp;</a></span>XRFDC_CLK_EN_DP_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_CLK_EN_DP_MASK&#160;&#160;&#160;0x00000004U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>Enable Data Path clock. </p>

</div>
</div>
<a id="gafe1045d38bb5eeb22ab7fc7ddb31a98b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafe1045d38bb5eeb22ab7fc7ddb31a98b">&#9670;&nbsp;</a></span>XRFDC_CLK_EN_FAB_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_CLK_EN_FAB_MASK&#160;&#160;&#160;0x00000008U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>Enable fabric clock. </p>

</div>
</div>
<a id="gaf0673e753f7017c347fdfea0815a4ad6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf0673e753f7017c347fdfea0815a4ad6">&#9670;&nbsp;</a></span>XRFDC_CLK_EN_LM_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_CLK_EN_LM_MASK&#160;&#160;&#160;0x00000010U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>Enable for FIFO Latency measurement clock. </p>

</div>
</div>
<a id="gad414fcd2907e700f3fb0c67b0ec982f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad414fcd2907e700f3fb0c67b0ec982f8">&#9670;&nbsp;</a></span>XRFDC_CLK_EN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_CLK_EN_OFFSET&#160;&#160;&#160;0x000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>ADC Clock Enable Register. </p>

</div>
</div>
<a id="gabaa1d95b73e1c8d9c1709e0d8abc1f46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabaa1d95b73e1c8d9c1709e0d8abc1f46">&#9670;&nbsp;</a></span>XRFDC_COMMON_INTR_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_COMMON_INTR_ENABLE&#160;&#160;&#160;0x104U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>Common Intr enable register. </p>

</div>
</div>
<a id="gabaa3a5ffa7b8ceb71a6a0a6368db1cc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabaa3a5ffa7b8ceb71a6a0a6368db1cc5">&#9670;&nbsp;</a></span>XRFDC_COMMON_INTR_STS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_COMMON_INTR_STS&#160;&#160;&#160;0x100U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>Common Intr Status register. </p>

<p class="reference">Referenced by <a class="el" href="group__rfdc__v2__0.html#ga816f3d631fe5565d54fc29cbe9ef55d3">XRFdc_IntrHandler()</a>.</p>

</div>
</div>
<a id="gaeac24dc718cb4a01d6471e7f18491e3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeac24dc718cb4a01d6471e7f18491e3c">&#9670;&nbsp;</a></span>XRFDC_CRSE_DLY_CFG_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_CRSE_DLY_CFG_MASK&#160;&#160;&#160;0x00000007U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>Coarse delay select. </p>

</div>
</div>
<a id="ga7f26a7fa419fea64aef82c154964bc8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7f26a7fa419fea64aef82c154964bc8f">&#9670;&nbsp;</a></span>XRFDC_CRSEDLY_UPDT_DLY_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_CRSEDLY_UPDT_DLY_MASK&#160;&#160;&#160;0x00001FF8U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>delay in clk_dp cycles in application of event after arrival </p>

</div>
</div>
<a id="ga969c48a40fa8601f89b2cd7db85cd9e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga969c48a40fa8601f89b2cd7db85cd9e7">&#9670;&nbsp;</a></span>XRFDC_CRSEDLY_UPDT_MODE_FABRIC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_CRSEDLY_UPDT_MODE_FABRIC&#160;&#160;&#160;0x00000005U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>Coarse delay event source selection is fabric. </p>

</div>
</div>
<a id="gadeed9a17cf318f8bf209b4779a8a1370"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadeed9a17cf318f8bf209b4779a8a1370">&#9670;&nbsp;</a></span>XRFDC_CRSEDLY_UPDT_MODE_GRP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_CRSEDLY_UPDT_MODE_GRP&#160;&#160;&#160;0x00000000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>Coarse delay event source selection is group. </p>

</div>
</div>
<a id="ga65ed15a5ee6c55a5dfbe8b744aebfd52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga65ed15a5ee6c55a5dfbe8b744aebfd52">&#9670;&nbsp;</a></span>XRFDC_CRSEDLY_UPDT_MODE_MARKER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_CRSEDLY_UPDT_MODE_MARKER&#160;&#160;&#160;0x00000004U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>Coarse delay event source selection is Marker. </p>

</div>
</div>
<a id="ga30eb14bf2f6e7df6bca5ea95eff3f57b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga30eb14bf2f6e7df6bca5ea95eff3f57b">&#9670;&nbsp;</a></span>XRFDC_CRSEDLY_UPDT_MODE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_CRSEDLY_UPDT_MODE_MASK&#160;&#160;&#160;0x00000007U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>Coarse delay event source selection mask. </p>

</div>
</div>
<a id="ga15476d65ea5280dca690d4eeb754b413"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga15476d65ea5280dca690d4eeb754b413">&#9670;&nbsp;</a></span>XRFDC_CRSEDLY_UPDT_MODE_SLICE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_CRSEDLY_UPDT_MODE_SLICE&#160;&#160;&#160;0x00000001U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>Coarse delay event source selection is slice. </p>

</div>
</div>
<a id="ga2171529912a2e514910ad80d6ea42f32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2171529912a2e514910ad80d6ea42f32">&#9670;&nbsp;</a></span>XRFDC_CRSEDLY_UPDT_MODE_SYSREF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_CRSEDLY_UPDT_MODE_SYSREF&#160;&#160;&#160;0x00000003U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>Coarse delay event source selection is sysref. </p>

</div>
</div>
<a id="ga6869e004b973c280fbfb5fac7047b9e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6869e004b973c280fbfb5fac7047b9e3">&#9670;&nbsp;</a></span>XRFDC_CRSEDLY_UPDT_MODE_TILE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_CRSEDLY_UPDT_MODE_TILE&#160;&#160;&#160;0x00000002U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>Coarse delay event source selection is tile. </p>

</div>
</div>
<a id="gab98c4ce2e63354a1c1e4cb014540cd54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab98c4ce2e63354a1c1e4cb014540cd54">&#9670;&nbsp;</a></span>XRFDC_CURRENT_STATE_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_CURRENT_STATE_OFFSET&#160;&#160;&#160;0x0CU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>Current state register. </p>

</div>
</div>
<a id="gae784e08ee24ab9bba6fe122bd1b00119"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae784e08ee24ab9bba6fe122bd1b00119">&#9670;&nbsp;</a></span>XRFDC_DAC_CRSE_DLY_CFG_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_DAC_CRSE_DLY_CFG_OFFSET&#160;&#160;&#160;0x0DCU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>DAC Coarse delay Config Register. </p>

</div>
</div>
<a id="gaff8002a03630bc9b752b4b34187404af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaff8002a03630bc9b752b4b34187404af">&#9670;&nbsp;</a></span>XRFDC_DAC_CRSE_DLY_UPDT_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_DAC_CRSE_DLY_UPDT_OFFSET&#160;&#160;&#160;0x0E0U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>DAC Coarse Delay Update Register. </p>

</div>
</div>
<a id="gae2bf4fc9291e59595846e1689b5c93f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae2bf4fc9291e59595846e1689b5c93f5">&#9670;&nbsp;</a></span>XRFDC_DAC_DAT_ISR_INVSINC_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_DAC_DAT_ISR_INVSINC_MASK&#160;&#160;&#160;0x00000100U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>Inverse Sinc offset overflow. </p>

</div>
</div>
<a id="gaa9a450174d1e4a8064167eb226826c84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa9a450174d1e4a8064167eb226826c84">&#9670;&nbsp;</a></span>XRFDC_DAC_DAT_PATH_ISR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_DAC_DAT_PATH_ISR_MASK&#160;&#160;&#160;0x000001FFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>DAC Data Path Overflow. </p>

</div>
</div>
<a id="ga4e226a0a8cb536930a8755160afef0b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4e226a0a8cb536930a8755160afef0b3">&#9670;&nbsp;</a></span>XRFDC_DAC_DECODER_CTRL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_DAC_DECODER_CTRL_OFFSET&#160;&#160;&#160;0x180U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>DAC Unary Decoder/ Randomizer settings. </p>

</div>
</div>
<a id="ga8e4f35e763faba17bdb7a126c05a618f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8e4f35e763faba17bdb7a126c05a618f">&#9670;&nbsp;</a></span>XRFDC_DAC_FAB_RATE_WR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_DAC_FAB_RATE_WR_MASK&#160;&#160;&#160;0x0000001FU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>DAC FIFO Write Number of Words per clock. </p>

</div>
</div>
<a id="gadec02b825d78a1a837c763b963784f4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadec02b825d78a1a837c763b963784f4d">&#9670;&nbsp;</a></span>XRFDC_DAC_FABRIC_IMR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_DAC_FABRIC_IMR_OFFSET&#160;&#160;&#160;0x018U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>DAC Fabric IMR Register. </p>

</div>
</div>
<a id="ga710b4810bc6d4f845a743d52d337b824"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga710b4810bc6d4f845a743d52d337b824">&#9670;&nbsp;</a></span>XRFDC_DAC_FABRIC_ISR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_DAC_FABRIC_ISR_OFFSET&#160;&#160;&#160;0x014U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>DAC Fabric ISR Register. </p>

</div>
</div>
<a id="ga500c30f98d7b3b461ea75a0d03a17e55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga500c30f98d7b3b461ea75a0d03a17e55">&#9670;&nbsp;</a></span>XRFDC_DAC_INTERP_CTRL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_DAC_INTERP_CTRL_OFFSET&#160;&#160;&#160;0x040U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>DAC Interpolation Control Register. </p>

</div>
</div>
<a id="ga8ad46a818c4133624a1cdcc45400d932"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8ad46a818c4133624a1cdcc45400d932">&#9670;&nbsp;</a></span>XRFDC_DAC_MC_CFG0_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_DAC_MC_CFG0_OFFSET&#160;&#160;&#160;0x1C4U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>Static Configuration data for DAC Analog. </p>

</div>
</div>
<a id="ga254695ad1dfc8e8feae3086f391852f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga254695ad1dfc8e8feae3086f391852f0">&#9670;&nbsp;</a></span>XRFDC_DAC_MC_CFG3_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_DAC_MC_CFG3_OFFSET&#160;&#160;&#160;0x1D0U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>DAC Static configuration bits for DAC analog Register. </p>

</div>
</div>
<a id="gabbf203eff6b1c80ae2eab5524e736622"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabbf203eff6b1c80ae2eab5524e736622">&#9670;&nbsp;</a></span>XRFDC_DAC_UPDATE_DYN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_DAC_UPDATE_DYN_OFFSET&#160;&#160;&#160;0x020U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>DAC Update Dynamic Register. </p>

</div>
</div>
<a id="gaf37cda3ef6fa2358172e65fcce3f82cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf37cda3ef6fa2358172e65fcce3f82cc">&#9670;&nbsp;</a></span>XRFDC_DAC_UPDT_CRSE_DLY_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_DAC_UPDT_CRSE_DLY_MASK&#160;&#160;&#160;0x00000020U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>DAC Trigger a update event apply to Coarse delay_DCONFIG reg. </p>

</div>
</div>
<a id="ga2d5715760b5f476b4a40c0a94a36d318"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2d5715760b5f476b4a40c0a94a36d318">&#9670;&nbsp;</a></span>XRFDC_DAT_CLK_EN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_DAT_CLK_EN_MASK&#160;&#160;&#160;0x0000000FU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>Data Path Clk enable. </p>

</div>
</div>
<a id="gaa40610e65de797daef844a48cb5787b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa40610e65de797daef844a48cb5787b5">&#9670;&nbsp;</a></span>XRFDC_DAT_IMR_DECI_IPATH_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_DAT_IMR_DECI_IPATH_MASK&#160;&#160;&#160;0x00000007U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>Decimation I-Path overflow for stages 0,1,2. </p>

</div>
</div>
<a id="ga36be1b1af9ed97d172b828486f5617e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga36be1b1af9ed97d172b828486f5617e1">&#9670;&nbsp;</a></span>XRFDC_DAT_IMR_INTR_QPATH_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_DAT_IMR_INTR_QPATH_MASK&#160;&#160;&#160;0x00000038U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>Interpolation Q-Path overflow for stages 0,1,2. </p>

</div>
</div>
<a id="gaee5bd87366d518baea52a7811289b74e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaee5bd87366d518baea52a7811289b74e">&#9670;&nbsp;</a></span>XRFDC_DAT_IMR_QMC_GAIN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_DAT_IMR_QMC_GAIN_MASK&#160;&#160;&#160;0x00000040U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>QMC Gain/Phase overflow. </p>

</div>
</div>
<a id="ga21a16db5b1ff9adf930ee8c4b1a2a695"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga21a16db5b1ff9adf930ee8c4b1a2a695">&#9670;&nbsp;</a></span>XRFDC_DAT_IMR_QMC_OFFST_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_DAT_IMR_QMC_OFFST_MASK&#160;&#160;&#160;0x00000080U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>QMC offset overflow. </p>

</div>
</div>
<a id="gad92d80b5062e0cac6c42a69b92d2fdf9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad92d80b5062e0cac6c42a69b92d2fdf9">&#9670;&nbsp;</a></span>XRFDC_DAT_ISR_DECI_IPATH_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_DAT_ISR_DECI_IPATH_MASK&#160;&#160;&#160;0x00000007U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>Decimation I-Path overflow for stages 0,1,2. </p>

</div>
</div>
<a id="ga6cdf027d2c7a098c7b275f2ad0217a07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6cdf027d2c7a098c7b275f2ad0217a07">&#9670;&nbsp;</a></span>XRFDC_DAT_ISR_INTR_QPATH_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_DAT_ISR_INTR_QPATH_MASK&#160;&#160;&#160;0x00000038U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>Interpolation Q-Path overflow for stages 0,1,2. </p>

</div>
</div>
<a id="ga959060cdc6bfccf95a8d76325b6a9d6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga959060cdc6bfccf95a8d76325b6a9d6f">&#9670;&nbsp;</a></span>XRFDC_DAT_ISR_QMC_GAIN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_DAT_ISR_QMC_GAIN_MASK&#160;&#160;&#160;0x00000040U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>QMC Gain/Phase overflow. </p>

</div>
</div>
<a id="ga41efa947ca0981edb12fb3f473ac2866"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga41efa947ca0981edb12fb3f473ac2866">&#9670;&nbsp;</a></span>XRFDC_DAT_ISR_QMC_OFFST_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_DAT_ISR_QMC_OFFST_MASK&#160;&#160;&#160;0x00000080U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>QMC offset overflow. </p>

</div>
</div>
<a id="ga952f94581d63d8a8ef8394419a4e2950"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga952f94581d63d8a8ef8394419a4e2950">&#9670;&nbsp;</a></span>XRFDC_DAT_SCALE_CFG_MASK <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_DAT_SCALE_CFG_MASK&#160;&#160;&#160;0x00000001U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>Enable data scaling. </p>

</div>
</div>
<a id="ga952f94581d63d8a8ef8394419a4e2950"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga952f94581d63d8a8ef8394419a4e2950">&#9670;&nbsp;</a></span>XRFDC_DAT_SCALE_CFG_MASK <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_DAT_SCALE_CFG_MASK&#160;&#160;&#160;0x00000001U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>Enable data scaling. </p>

</div>
</div>
<a id="gaf44fa273f4e1ae98251eb2c788ecb82b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf44fa273f4e1ae98251eb2c788ecb82b">&#9670;&nbsp;</a></span>XRFDC_DATPATH_IMR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_DATPATH_IMR_OFFSET&#160;&#160;&#160;0x03CU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>ADC Data Path IMR Register. </p>

</div>
</div>
<a id="ga177754ef4dacef7d7b62b82b7067093f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga177754ef4dacef7d7b62b82b7067093f">&#9670;&nbsp;</a></span>XRFDC_DATPATH_ISR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_DATPATH_ISR_OFFSET&#160;&#160;&#160;0x038U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>ADC Data Path ISR Register. </p>

</div>
</div>
<a id="ga501bd80a90249106e43d3c317e4a76ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga501bd80a90249106e43d3c317e4a76ff">&#9670;&nbsp;</a></span>XRFDC_DBG_RST_CAL_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_DBG_RST_CAL_MASK&#160;&#160;&#160;0x00000001U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>Reset clk_cal clock domain. </p>

</div>
</div>
<a id="ga2dd6b9de28ffebadb0a8e90e4b698834"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2dd6b9de28ffebadb0a8e90e4b698834">&#9670;&nbsp;</a></span>XRFDC_DBG_RST_DIG_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_DBG_RST_DIG_MASK&#160;&#160;&#160;0x00000008U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>Reset clk_dig clock domain. </p>

</div>
</div>
<a id="ga2f8885919161a822d89fe82791906683"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2f8885919161a822d89fe82791906683">&#9670;&nbsp;</a></span>XRFDC_DBG_RST_DP_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_DBG_RST_DP_MASK&#160;&#160;&#160;0x00000002U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>Reset data path clock domain. </p>

</div>
</div>
<a id="ga47f01c677b522f4ea04281e984e8b006"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga47f01c677b522f4ea04281e984e8b006">&#9670;&nbsp;</a></span>XRFDC_DBG_RST_DRP_CAL_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_DBG_RST_DRP_CAL_MASK&#160;&#160;&#160;0x00000010U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>Reset subadc-drp register on clock cal. </p>

</div>
</div>
<a id="ga98ed4c354613a287d466f0db31d84ecb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga98ed4c354613a287d466f0db31d84ecb">&#9670;&nbsp;</a></span>XRFDC_DBG_RST_FAB_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_DBG_RST_FAB_MASK&#160;&#160;&#160;0x00000004U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>Reset clock fabric clock domain. </p>

</div>
</div>
<a id="ga494a7efc6a46966372eeb30db339fe81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga494a7efc6a46966372eeb30db339fe81">&#9670;&nbsp;</a></span>XRFDC_DBG_RST_LM_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_DBG_RST_LM_MASK&#160;&#160;&#160;0x00000020U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>Reset FIFO Latency measurement clock domain. </p>

</div>
</div>
<a id="ga33186feb8ac7f37e8bac96106471898e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga33186feb8ac7f37e8bac96106471898e">&#9670;&nbsp;</a></span>XRFDC_DEC_CFG_4GSPS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_DEC_CFG_4GSPS_MASK&#160;&#160;&#160;0x00000003U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>4GSPS may be I or Q or Real depending on high level block config </p>

</div>
</div>
<a id="gad8615d7b0cd24bccc3dbbc9ec8535328"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad8615d7b0cd24bccc3dbbc9ec8535328">&#9670;&nbsp;</a></span>XRFDC_DEC_CFG_CHB_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_DEC_CFG_CHB_MASK&#160;&#160;&#160;0x00000001U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>ChannelB (2GSPS real data from Mixer Q output) </p>

</div>
</div>
<a id="gae8554eb910540c87a9f5d85f484ff731"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae8554eb910540c87a9f5d85f484ff731">&#9670;&nbsp;</a></span>XRFDC_DEC_CFG_IQ_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_DEC_CFG_IQ_MASK&#160;&#160;&#160;0x00000002U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>IQ-2GSPS. </p>

</div>
</div>
<a id="ga5370ff85740b209be6e094d4a73816a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5370ff85740b209be6e094d4a73816a7">&#9670;&nbsp;</a></span>XRFDC_DEC_CFG_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_DEC_CFG_MASK&#160;&#160;&#160;0x00000003U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>ChannelA (2GSPS real data from Mixer I output) </p>

</div>
</div>
<a id="ga4943231bb1c45629dd4d300f9b0d8814"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4943231bb1c45629dd4d300f9b0d8814">&#9670;&nbsp;</a></span>XRFDC_DEC_CTRL_MODE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_DEC_CTRL_MODE_MASK&#160;&#160;&#160;0x00000007U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>Decoder mode. </p>

</div>
</div>
<a id="ga03d56a7fcf3ed90e2e1e1bfd6f59bb7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga03d56a7fcf3ed90e2e1e1bfd6f59bb7a">&#9670;&nbsp;</a></span>XRFDC_DEC_IMR_SUBADC0_OVR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_DEC_IMR_SUBADC0_OVR_MASK&#160;&#160;&#160;0x00000002U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>subadc0 decoder overflow range </p>

</div>
</div>
<a id="gaf4cd3ff3e24641b3bb00576a34a0b04d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf4cd3ff3e24641b3bb00576a34a0b04d">&#9670;&nbsp;</a></span>XRFDC_DEC_IMR_SUBADC0_UND_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_DEC_IMR_SUBADC0_UND_MASK&#160;&#160;&#160;0x00000001U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>subadc0 decoder underflow range </p>

</div>
</div>
<a id="ga7763d1f4d4c0c9ef7637067b0829e0ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7763d1f4d4c0c9ef7637067b0829e0ac">&#9670;&nbsp;</a></span>XRFDC_DEC_IMR_SUBADC1_OVR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_DEC_IMR_SUBADC1_OVR_MASK&#160;&#160;&#160;0x00000008U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>subadc1 decoder overflow range </p>

</div>
</div>
<a id="ga4aaf7ca54d82dabd8dcde75bb2795f32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4aaf7ca54d82dabd8dcde75bb2795f32">&#9670;&nbsp;</a></span>XRFDC_DEC_IMR_SUBADC1_UND_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_DEC_IMR_SUBADC1_UND_MASK&#160;&#160;&#160;0x00000004U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>subadc1 decoder underflow range </p>

</div>
</div>
<a id="ga620fac8b277561df4058d572e00b082d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga620fac8b277561df4058d572e00b082d">&#9670;&nbsp;</a></span>XRFDC_DEC_IMR_SUBADC2_OVR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_DEC_IMR_SUBADC2_OVR_MASK&#160;&#160;&#160;0x00000020U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>subadc2 decoder overflow range </p>

</div>
</div>
<a id="ga5b867c128506a3707cb0a96da1ec92df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5b867c128506a3707cb0a96da1ec92df">&#9670;&nbsp;</a></span>XRFDC_DEC_IMR_SUBADC2_UND_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_DEC_IMR_SUBADC2_UND_MASK&#160;&#160;&#160;0x00000010U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>subadc2 decoder underflow range </p>

</div>
</div>
<a id="ga938d9f03f03c6e532c85e5fe487a35ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga938d9f03f03c6e532c85e5fe487a35ec">&#9670;&nbsp;</a></span>XRFDC_DEC_IMR_SUBADC3_OVR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_DEC_IMR_SUBADC3_OVR_MASK&#160;&#160;&#160;0x00000080U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>subadc3 decoder overflow range </p>

</div>
</div>
<a id="gae57507c44bb48929ebdf873af8b995a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae57507c44bb48929ebdf873af8b995a8">&#9670;&nbsp;</a></span>XRFDC_DEC_IMR_SUBADC3_UND_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_DEC_IMR_SUBADC3_UND_MASK&#160;&#160;&#160;0x00000040U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>subadc3 decoder underflow range </p>

</div>
</div>
<a id="ga7d4743f8292bf7c71ce7c4631cbe9d74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7d4743f8292bf7c71ce7c4631cbe9d74">&#9670;&nbsp;</a></span>XRFDC_DEC_ISR_SUBADC0_OVR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_DEC_ISR_SUBADC0_OVR_MASK&#160;&#160;&#160;0x00000002U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>subadc0 decoder overflow range </p>

</div>
</div>
<a id="ga328563cf6a29be48272adb136cc27e56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga328563cf6a29be48272adb136cc27e56">&#9670;&nbsp;</a></span>XRFDC_DEC_ISR_SUBADC0_UND_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_DEC_ISR_SUBADC0_UND_MASK&#160;&#160;&#160;0x00000001U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>subadc0 decoder underflow range </p>

</div>
</div>
<a id="ga2c2e5d7ab148c9de12f5c3a80cb9cbd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2c2e5d7ab148c9de12f5c3a80cb9cbd2">&#9670;&nbsp;</a></span>XRFDC_DEC_ISR_SUBADC1_OVR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_DEC_ISR_SUBADC1_OVR_MASK&#160;&#160;&#160;0x00000008U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>subadc1 decoder overflow range </p>

</div>
</div>
<a id="ga118db55b3bc8636851f808d7a7a488b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga118db55b3bc8636851f808d7a7a488b1">&#9670;&nbsp;</a></span>XRFDC_DEC_ISR_SUBADC1_UND_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_DEC_ISR_SUBADC1_UND_MASK&#160;&#160;&#160;0x00000004U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>subadc1 decoder underflow range </p>

</div>
</div>
<a id="ga02ce057ff37b541f3018fccf1ed4178a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga02ce057ff37b541f3018fccf1ed4178a">&#9670;&nbsp;</a></span>XRFDC_DEC_ISR_SUBADC2_OVR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_DEC_ISR_SUBADC2_OVR_MASK&#160;&#160;&#160;0x00000020U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>subadc2 decoder overflow range </p>

</div>
</div>
<a id="gaab136cea49ad6cbafb266521bc66d265"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaab136cea49ad6cbafb266521bc66d265">&#9670;&nbsp;</a></span>XRFDC_DEC_ISR_SUBADC2_UND_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_DEC_ISR_SUBADC2_UND_MASK&#160;&#160;&#160;0x00000010U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>subadc2 decoder underflow range </p>

</div>
</div>
<a id="ga6caad984b393c675dd76a096e25b532f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6caad984b393c675dd76a096e25b532f">&#9670;&nbsp;</a></span>XRFDC_DEC_ISR_SUBADC3_OVR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_DEC_ISR_SUBADC3_OVR_MASK&#160;&#160;&#160;0x00000080U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>subadc3 decoder overflow range </p>

</div>
</div>
<a id="ga74e652d3575448d7108d8b07790f14cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga74e652d3575448d7108d8b07790f14cd">&#9670;&nbsp;</a></span>XRFDC_DEC_ISR_SUBADC3_UND_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_DEC_ISR_SUBADC3_UND_MASK&#160;&#160;&#160;0x00000040U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>subadc3 decoder underflow range </p>

</div>
</div>
<a id="ga9eae17c3d7faff770b567202a98e8bb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9eae17c3d7faff770b567202a98e8bb3">&#9670;&nbsp;</a></span>XRFDC_DEC_ISR_SUBADC_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_DEC_ISR_SUBADC_MASK&#160;&#160;&#160;0x000000FFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>subadc decoder Mask </p>

</div>
</div>
<a id="ga4735d72c7b7dec74cdfd2e75fc71fbc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4735d72c7b7dec74cdfd2e75fc71fbc4">&#9670;&nbsp;</a></span>XRFDC_DEC_MOD_1X_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_DEC_MOD_1X_MASK&#160;&#160;&#160;0x00000001U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>1x (decimation bypass) </p>

</div>
</div>
<a id="ga689b818657103cc1df70302c934593b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga689b818657103cc1df70302c934593b7">&#9670;&nbsp;</a></span>XRFDC_DEC_MOD_2X_BW_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_DEC_MOD_2X_BW_MASK&#160;&#160;&#160;0x00000005U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>2x (med BW) </p>

</div>
</div>
<a id="ga68ad4c8cb1c99a84cde7fe292003b82e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga68ad4c8cb1c99a84cde7fe292003b82e">&#9670;&nbsp;</a></span>XRFDC_DEC_MOD_2X_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_DEC_MOD_2X_MASK&#160;&#160;&#160;0x00000002U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>2x (decimation bypass) </p>

</div>
</div>
<a id="gaefcae85d0708816b800c91859fc6596c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaefcae85d0708816b800c91859fc6596c">&#9670;&nbsp;</a></span>XRFDC_DEC_MOD_4X_BW_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_DEC_MOD_4X_BW_MASK&#160;&#160;&#160;0x00000006U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>4x (med BW) </p>

</div>
</div>
<a id="ga6571b6f7c4145980c52fe1525cd85b21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6571b6f7c4145980c52fe1525cd85b21">&#9670;&nbsp;</a></span>XRFDC_DEC_MOD_4X_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_DEC_MOD_4X_MASK&#160;&#160;&#160;0x00000003U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>4x (decimation bypass) </p>

</div>
</div>
<a id="gaf18b9aa163bc047af83b70b30a4aaa99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf18b9aa163bc047af83b70b30a4aaa99">&#9670;&nbsp;</a></span>XRFDC_DEC_MOD_8X_BW_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_DEC_MOD_8X_BW_MASK&#160;&#160;&#160;0x00000007U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>8x (med BW) </p>

</div>
</div>
<a id="gaee7845c22d4d5364abc7d3abad203356"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaee7845c22d4d5364abc7d3abad203356">&#9670;&nbsp;</a></span>XRFDC_DEC_MOD_8X_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_DEC_MOD_8X_MASK&#160;&#160;&#160;0x00000004U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>8x (decimation bypass) </p>

</div>
</div>
<a id="gae5fcbb9fcf48b568fc10a78aa092b946"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae5fcbb9fcf48b568fc10a78aa092b946">&#9670;&nbsp;</a></span>XRFDC_DEC_MOD_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_DEC_MOD_MASK&#160;&#160;&#160;0x00000007U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>Decimation mode Mask. </p>

</div>
</div>
<a id="ga9c687208b0b553239dc95d8752e0f93e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c687208b0b553239dc95d8752e0f93e">&#9670;&nbsp;</a></span>XRFDC_EN_I_IQ_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_EN_I_IQ_MASK&#160;&#160;&#160;0x00000003U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>Enable fine mixer multipliers on IQ i/p for I output. </p>

</div>
</div>
<a id="gafa32febc88de50e27876951fcef08404"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafa32febc88de50e27876951fcef08404">&#9670;&nbsp;</a></span>XRFDC_EN_INTR_ADC_TILE0_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_EN_INTR_ADC_TILE0_MASK&#160;&#160;&#160;0x00000010U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>ADC Tile0 interrupt enable mask. </p>

<p class="reference">Referenced by <a class="el" href="group__rfdc__v2__0.html#ga816f3d631fe5565d54fc29cbe9ef55d3">XRFdc_IntrHandler()</a>.</p>

</div>
</div>
<a id="gaf4b9481fed6e5a553b55c19d6d7497f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf4b9481fed6e5a553b55c19d6d7497f5">&#9670;&nbsp;</a></span>XRFDC_EN_INTR_ADC_TILE1_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_EN_INTR_ADC_TILE1_MASK&#160;&#160;&#160;0x00000020U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>ADC Tile1 interrupt enable mask. </p>

<p class="reference">Referenced by <a class="el" href="group__rfdc__v2__0.html#ga816f3d631fe5565d54fc29cbe9ef55d3">XRFdc_IntrHandler()</a>.</p>

</div>
</div>
<a id="ga01e5540f9f534537423b630e4e54918b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga01e5540f9f534537423b630e4e54918b">&#9670;&nbsp;</a></span>XRFDC_EN_INTR_ADC_TILE2_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_EN_INTR_ADC_TILE2_MASK&#160;&#160;&#160;0x00000040U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>ADC Tile2 interrupt enable mask. </p>

<p class="reference">Referenced by <a class="el" href="group__rfdc__v2__0.html#ga816f3d631fe5565d54fc29cbe9ef55d3">XRFdc_IntrHandler()</a>.</p>

</div>
</div>
<a id="gae958fe3be726be4e084826249f95bd11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae958fe3be726be4e084826249f95bd11">&#9670;&nbsp;</a></span>XRFDC_EN_INTR_ADC_TILE3_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_EN_INTR_ADC_TILE3_MASK&#160;&#160;&#160;0x00000080U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>ADC Tile3 interrupt enable mask. </p>

<p class="reference">Referenced by <a class="el" href="group__rfdc__v2__0.html#ga816f3d631fe5565d54fc29cbe9ef55d3">XRFdc_IntrHandler()</a>.</p>

</div>
</div>
<a id="ga317da2c63928b37f9bb42b4d495d8cb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga317da2c63928b37f9bb42b4d495d8cb7">&#9670;&nbsp;</a></span>XRFDC_EN_INTR_DAC_TILE0_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_EN_INTR_DAC_TILE0_MASK&#160;&#160;&#160;0x00000001U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>DAC Tile0 interrupt enable mask. </p>

<p class="reference">Referenced by <a class="el" href="group__rfdc__v2__0.html#ga816f3d631fe5565d54fc29cbe9ef55d3">XRFdc_IntrHandler()</a>.</p>

</div>
</div>
<a id="ga0c0d6ec0c0b66319aaed16e5d96e3d2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0c0d6ec0c0b66319aaed16e5d96e3d2e">&#9670;&nbsp;</a></span>XRFDC_EN_INTR_DAC_TILE1_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_EN_INTR_DAC_TILE1_MASK&#160;&#160;&#160;0x00000002U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>DAC Tile1 interrupt enable mask. </p>

<p class="reference">Referenced by <a class="el" href="group__rfdc__v2__0.html#ga816f3d631fe5565d54fc29cbe9ef55d3">XRFdc_IntrHandler()</a>.</p>

</div>
</div>
<a id="gacbee37ae1d1fcc53480fe4723cd7ae7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacbee37ae1d1fcc53480fe4723cd7ae7a">&#9670;&nbsp;</a></span>XRFDC_EN_INTR_DAC_TILE2_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_EN_INTR_DAC_TILE2_MASK&#160;&#160;&#160;0x00000004U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>DAC Tile2 interrupt enable mask. </p>

<p class="reference">Referenced by <a class="el" href="group__rfdc__v2__0.html#ga816f3d631fe5565d54fc29cbe9ef55d3">XRFdc_IntrHandler()</a>.</p>

</div>
</div>
<a id="ga84efae256203302b458cc24f7c387a41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga84efae256203302b458cc24f7c387a41">&#9670;&nbsp;</a></span>XRFDC_EN_INTR_DAC_TILE3_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_EN_INTR_DAC_TILE3_MASK&#160;&#160;&#160;0x00000008U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>DAC Tile3 interrupt enable mask. </p>

<p class="reference">Referenced by <a class="el" href="group__rfdc__v2__0.html#ga816f3d631fe5565d54fc29cbe9ef55d3">XRFdc_IntrHandler()</a>.</p>

</div>
</div>
<a id="gafb35fb75872df53259cc08c082ecf1ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafb35fb75872df53259cc08c082ecf1ce">&#9670;&nbsp;</a></span>XRFDC_EN_INTR_SLICE0_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_EN_INTR_SLICE0_MASK&#160;&#160;&#160;0x00000001U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>slice0 interrupt enable mask </p>

</div>
</div>
<a id="ga91727e7dcd3e9b7ec2360600b05009dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga91727e7dcd3e9b7ec2360600b05009dc">&#9670;&nbsp;</a></span>XRFDC_EN_INTR_SLICE1_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_EN_INTR_SLICE1_MASK&#160;&#160;&#160;0x00000002U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>slice1 interrupt enable mask </p>

</div>
</div>
<a id="ga52515a42c8cdc8216a4328a83c87b5f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga52515a42c8cdc8216a4328a83c87b5f1">&#9670;&nbsp;</a></span>XRFDC_EN_INTR_SLICE2_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_EN_INTR_SLICE2_MASK&#160;&#160;&#160;0x00000004U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>slice2 interrupt enable mask </p>

</div>
</div>
<a id="ga2043a5cd71b7082076699190fbbdea2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2043a5cd71b7082076699190fbbdea2c">&#9670;&nbsp;</a></span>XRFDC_EN_INTR_SLICE3_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_EN_INTR_SLICE3_MASK&#160;&#160;&#160;0x00000008U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>slice3 interrupt enable mask </p>

</div>
</div>
<a id="ga51daa90a995744e8c846c0287f6689a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga51daa90a995744e8c846c0287f6689a3">&#9670;&nbsp;</a></span>XRFDC_EN_Q_IQ_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_EN_Q_IQ_MASK&#160;&#160;&#160;0x0000000CU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>Enable fine mixer multipliers on IQ i/p for Q output. </p>

</div>
</div>
<a id="ga3c72c1073d9c266babfe3670cc545bb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3c72c1073d9c266babfe3670cc545bb3">&#9670;&nbsp;</a></span>XRFDC_FAB_IMR_MARGIND_OVR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_FAB_IMR_MARGIND_OVR_MASK&#160;&#160;&#160;0x00000004U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>Marginal-indicator overlap (overflow) </p>

</div>
</div>
<a id="gaebdb7e951d46019d647fd872f2749b48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaebdb7e951d46019d647fd872f2749b48">&#9670;&nbsp;</a></span>XRFDC_FAB_IMR_MARGIND_UND_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_FAB_IMR_MARGIND_UND_MASK&#160;&#160;&#160;0x00000008U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>Marginal-indicator overlap (underflow) </p>

</div>
</div>
<a id="gacfc0ea1d71cfb685f5b9569e3918c755"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacfc0ea1d71cfb685f5b9569e3918c755">&#9670;&nbsp;</a></span>XRFDC_FAB_IMR_USRDAT_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_FAB_IMR_USRDAT_MASK&#160;&#160;&#160;0x00000003U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>User-data overlap Mask. </p>

</div>
</div>
<a id="ga1a33c6eb70e40504ed2517a43fc297b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a33c6eb70e40504ed2517a43fc297b0">&#9670;&nbsp;</a></span>XRFDC_FAB_IMR_USRDAT_OVR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_FAB_IMR_USRDAT_OVR_MASK&#160;&#160;&#160;0x00000001U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>User-data overlap- data written faster than read (overflow) </p>

</div>
</div>
<a id="ga650dfaea352a516fcc382707cc00826c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga650dfaea352a516fcc382707cc00826c">&#9670;&nbsp;</a></span>XRFDC_FAB_IMR_USRDAT_UND_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_FAB_IMR_USRDAT_UND_MASK&#160;&#160;&#160;0x00000002U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>User-data overlap- data read faster than written (underflow) </p>

</div>
</div>
<a id="ga297480579ef6286490cb37f3009c2db8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga297480579ef6286490cb37f3009c2db8">&#9670;&nbsp;</a></span>XRFDC_FAB_ISR_MARGIND_OVR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_FAB_ISR_MARGIND_OVR_MASK&#160;&#160;&#160;0x00000004U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>Marginal-indicator overlap (overflow) </p>

</div>
</div>
<a id="ga38fbfa7c037212f52991d588e18ff4d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga38fbfa7c037212f52991d588e18ff4d2">&#9670;&nbsp;</a></span>XRFDC_FAB_ISR_MARGIND_UND_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_FAB_ISR_MARGIND_UND_MASK&#160;&#160;&#160;0x00000008U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>Marginal-indicator overlap (underflow) </p>

</div>
</div>
<a id="ga4b5ee54b1ea1930f42367766f52dcafa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4b5ee54b1ea1930f42367766f52dcafa">&#9670;&nbsp;</a></span>XRFDC_FAB_ISR_USRDAT_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_FAB_ISR_USRDAT_MASK&#160;&#160;&#160;0x00000003U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>User-data overlap Mask. </p>

</div>
</div>
<a id="ga416d93a62d317ddf5e6c9ba1283dc200"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga416d93a62d317ddf5e6c9ba1283dc200">&#9670;&nbsp;</a></span>XRFDC_FAB_ISR_USRDAT_OVR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_FAB_ISR_USRDAT_OVR_MASK&#160;&#160;&#160;0x00000001U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>User-data overlap- data written faster than read (overflow) </p>

</div>
</div>
<a id="ga80f842e216f52e45dc3e0922f8f86b2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga80f842e216f52e45dc3e0922f8f86b2d">&#9670;&nbsp;</a></span>XRFDC_FAB_ISR_USRDAT_UND_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_FAB_ISR_USRDAT_UND_MASK&#160;&#160;&#160;0x00000002U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>User-data overlap- data read faster than written (underflow) </p>

</div>
</div>
<a id="ga3aefeace51c9f3dae22eb9cc523697c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3aefeace51c9f3dae22eb9cc523697c1">&#9670;&nbsp;</a></span>XRFDC_FAB_RATE_RD_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_FAB_RATE_RD_MASK&#160;&#160;&#160;0x00000F00U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>FIFO Read Number of words per clock. </p>

</div>
</div>
<a id="ga94eb9927c0a6f63846ac5dcee4181589"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga94eb9927c0a6f63846ac5dcee4181589">&#9670;&nbsp;</a></span>XRFDC_FAB_RD_PTR_OFFST_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_FAB_RD_PTR_OFFST_MASK&#160;&#160;&#160;0x0000003FU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>FIFO read pointer offset for interface de-skew. </p>

</div>
</div>
<a id="ga259ecedf1030c018d39aef3235c053a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga259ecedf1030c018d39aef3235c053a5">&#9670;&nbsp;</a></span>XRFDC_FEND_DAT_CTRL_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_FEND_DAT_CTRL_MASK&#160;&#160;&#160;0x000000FFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>raw data and cal coefficient to be streamed to memory </p>

</div>
</div>
<a id="ga45c84a78b951cf790e724a495dfa3fa7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga45c84a78b951cf790e724a495dfa3fa7">&#9670;&nbsp;</a></span>XRFDC_FIFO_EN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_FIFO_EN_MASK&#160;&#160;&#160;0x00000001U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>FIFO enable/disable. </p>

</div>
</div>
<a id="ga670e05de2e491e8d3662629895285bdd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga670e05de2e491e8d3662629895285bdd">&#9670;&nbsp;</a></span>XRFDC_FIFO_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_FIFO_ENABLE&#160;&#160;&#160;0x230U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>FIFO Enable and Disable. </p>

</div>
</div>
<a id="gac6052385a44f60cf80225e4314cfd7c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac6052385a44f60cf80225e4314cfd7c5">&#9670;&nbsp;</a></span>XRFDC_FIFO_LTNCY_DIS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_FIFO_LTNCY_DIS_MASK&#160;&#160;&#160;0x000000010U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>Disable FIFO Latency measurement. </p>

</div>
</div>
<a id="gaf98711ba31cf3063c00f2c59474a51a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf98711ba31cf3063c00f2c59474a51a0">&#9670;&nbsp;</a></span>XRFDC_FIFO_LTNCY_DONE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_FIFO_LTNCY_DONE_MASK&#160;&#160;&#160;0x00008000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>Latency measurement done flag. </p>

</div>
</div>
<a id="ga494d6ce3625323eae8e66511b8c99e3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga494d6ce3625323eae8e66511b8c99e3c">&#9670;&nbsp;</a></span>XRFDC_FIFO_LTNCY_KEY_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_FIFO_LTNCY_KEY_MASK&#160;&#160;&#160;0x00004000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>Latency measurement result identification key. </p>

</div>
</div>
<a id="gaa0ddea16d50adfe2026d42d1e3bdc808"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa0ddea16d50adfe2026d42d1e3bdc808">&#9670;&nbsp;</a></span>XRFDC_FIFO_LTNCY_PRD_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_FIFO_LTNCY_PRD_MASK&#160;&#160;&#160;0x00000007U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>Set FIFO Latency measurement period. </p>

</div>
</div>
<a id="ga91b310627f6be2f611776018aeb4be6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga91b310627f6be2f611776018aeb4be6f">&#9670;&nbsp;</a></span>XRFDC_FIFO_LTNCY_RES_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_FIFO_LTNCY_RES_MASK&#160;&#160;&#160;0x00000FFFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>Latency measurement result. </p>

</div>
</div>
<a id="ga7b7d8d83a9a7f26770dde31fb6e6d39c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7b7d8d83a9a7f26770dde31fb6e6d39c">&#9670;&nbsp;</a></span>XRFDC_FIFO_LTNCY_RESTRT_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_FIFO_LTNCY_RESTRT_MASK&#160;&#160;&#160;0x00000008U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>Restart FIFO Latency measurement. </p>

</div>
</div>
<a id="gabbbc3a97d82bec4822f938d5b1a1eec1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabbbc3a97d82bec4822f938d5b1a1eec1">&#9670;&nbsp;</a></span>XRFDC_FINE_MIX_SCALE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_FINE_MIX_SCALE_MASK&#160;&#160;&#160;0x00000010U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>NCO output scale. </p>

</div>
</div>
<a id="ga8228c0e5440a1835d0ec58b4c9544615"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8228c0e5440a1835d0ec58b4c9544615">&#9670;&nbsp;</a></span>XRFDC_HSCOM_PWR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_HSCOM_PWR_OFFSET&#160;&#160;&#160;0x094</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>Control register during power-up sequence. </p>

</div>
</div>
<a id="gae433658d7812df938d1c778427bac9ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae433658d7812df938d1c778427bac9ac">&#9670;&nbsp;</a></span>XRFDC_HSCOM_PWR_STATE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_HSCOM_PWR_STATE_MASK&#160;&#160;&#160;0x0000FFFFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>powerup state mask </p>

</div>
</div>
<a id="ga89f025f88acd17f1226901735df769d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga89f025f88acd17f1226901735df769d9">&#9670;&nbsp;</a></span>XRFDC_HSCOM_UPDT_DYN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_HSCOM_UPDT_DYN_OFFSET&#160;&#160;&#160;0x0B8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>Trigger the update dynamic event. </p>

</div>
</div>
<a id="ga6cfeb8232dfda0affd5f164fe876949f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6cfeb8232dfda0affd5f164fe876949f">&#9670;&nbsp;</a></span>XRFDC_I_IQ_COS_MINSIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_I_IQ_COS_MINSIN&#160;&#160;&#160;0x00000C00U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>Select NCO phases for I output. </p>

</div>
</div>
<a id="ga2666ef5dd0f3aa8dc1fb8110030b1873"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2666ef5dd0f3aa8dc1fb8110030b1873">&#9670;&nbsp;</a></span>XRFDC_INTERP_MODE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_INTERP_MODE_MASK&#160;&#160;&#160;0x00000007U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>Interpolation filter mode mask. </p>

</div>
</div>
<a id="ga1b75af0597b8e14a9d731bbbe4b33377"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1b75af0597b8e14a9d731bbbe4b33377">&#9670;&nbsp;</a></span>XRFDC_INTR_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_INTR_ENABLE&#160;&#160;&#160;0x204U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>Intr enable register. </p>

</div>
</div>
<a id="ga2d07d4776fa647b308501796e1b6ba80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2d07d4776fa647b308501796e1b6ba80">&#9670;&nbsp;</a></span>XRFDC_INTR_OVR_RANGE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_INTR_OVR_RANGE_MASK&#160;&#160;&#160;0x00000008U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>Over Range interrupt mask. </p>

</div>
</div>
<a id="gad0ba9594288ba5b34dad38ad5b99ed9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad0ba9594288ba5b34dad38ad5b99ed9e">&#9670;&nbsp;</a></span>XRFDC_INTR_OVR_VOLTAGE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_INTR_OVR_VOLTAGE_MASK&#160;&#160;&#160;0x00000004U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>Over Voltage interrupt mask. </p>

</div>
</div>
<a id="ga6e7ebb889b6ad83a14ad8c76202c2a75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6e7ebb889b6ad83a14ad8c76202c2a75">&#9670;&nbsp;</a></span>XRFDC_INTR_STS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_INTR_STS&#160;&#160;&#160;0x200U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>Intr status register. </p>

</div>
</div>
<a id="ga41579834b8f26afbb9fe452c5ecb45f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga41579834b8f26afbb9fe452c5ecb45f7">&#9670;&nbsp;</a></span>XRFDC_MC_CFG0_MIX_MODE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_MC_CFG0_MIX_MODE_MASK&#160;&#160;&#160;0x00000002U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>Enable Mixing mode. </p>

</div>
</div>
<a id="ga885a3e14bed9b9d08d2175d1e7b358fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga885a3e14bed9b9d08d2175d1e7b358fb">&#9670;&nbsp;</a></span>XRFDC_MIX_CFG0_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_MIX_CFG0_MASK&#160;&#160;&#160;0x00000FFFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>Mixer Config0 Mask. </p>

</div>
</div>
<a id="gab0d9fb79a902668f0497bddda9d6f8a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab0d9fb79a902668f0497bddda9d6f8a3">&#9670;&nbsp;</a></span>XRFDC_MIX_CFG1_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_MIX_CFG1_MASK&#160;&#160;&#160;0x00000FFFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>Mixer Config0 Mask. </p>

</div>
</div>
<a id="gaecc1cdf9166daa7b8a2cd94d2f48ec2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaecc1cdf9166daa7b8a2cd94d2f48ec2f">&#9670;&nbsp;</a></span>XRFDC_MIX_I_DAT_WRD0_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_MIX_I_DAT_WRD0_MASK&#160;&#160;&#160;0x00000007U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>Output data word[0] of I channel. </p>

</div>
</div>
<a id="ga74563974ebd9b75fc241f1cf0c7ee8a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga74563974ebd9b75fc241f1cf0c7ee8a9">&#9670;&nbsp;</a></span>XRFDC_MIX_I_DAT_WRD1_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_MIX_I_DAT_WRD1_MASK&#160;&#160;&#160;0x00000038U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>Output data word[1] of I channel. </p>

</div>
</div>
<a id="gac299b0b2c3b83fa726a860ca4957ddf2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac299b0b2c3b83fa726a860ca4957ddf2">&#9670;&nbsp;</a></span>XRFDC_MIX_I_DAT_WRD2_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_MIX_I_DAT_WRD2_MASK&#160;&#160;&#160;0x000001C0U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>Output data word[2] of I channel. </p>

</div>
</div>
<a id="ga461becd9bfafd60d0bc79f44736d52af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga461becd9bfafd60d0bc79f44736d52af">&#9670;&nbsp;</a></span>XRFDC_MIX_I_DAT_WRD3_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_MIX_I_DAT_WRD3_MASK&#160;&#160;&#160;0x00000E00U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>Output data word[3] of I channel. </p>

</div>
</div>
<a id="ga403d8792824070fc160159e84ccc4d09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga403d8792824070fc160159e84ccc4d09">&#9670;&nbsp;</a></span>XRFDC_MIX_Q_DAT_WRD0_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_MIX_Q_DAT_WRD0_MASK&#160;&#160;&#160;0x00000007U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>Output data word[0] of Q channel. </p>

</div>
</div>
<a id="gabe61d1ba064b482e7477c56786fceb06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabe61d1ba064b482e7477c56786fceb06">&#9670;&nbsp;</a></span>XRFDC_MIX_Q_DAT_WRD1_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_MIX_Q_DAT_WRD1_MASK&#160;&#160;&#160;0x00000038U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>Output data word[1] of Q channel. </p>

</div>
</div>
<a id="gac15668a0a7cf5b91160ec199143fa444"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac15668a0a7cf5b91160ec199143fa444">&#9670;&nbsp;</a></span>XRFDC_MIX_Q_DAT_WRD2_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_MIX_Q_DAT_WRD2_MASK&#160;&#160;&#160;0x000001C0U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>Output data word[2] of Q channel. </p>

</div>
</div>
<a id="gade1090b461bd7632e44adbaee38ae2af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gade1090b461bd7632e44adbaee38ae2af">&#9670;&nbsp;</a></span>XRFDC_MIX_Q_DAT_WRD3_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_MIX_Q_DAT_WRD3_MASK&#160;&#160;&#160;0x00000E00U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>Output data word[3] of Q channel. </p>

</div>
</div>
<a id="ga0ebb53254fa0a4439ca102bf98a2e60c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0ebb53254fa0a4439ca102bf98a2e60c">&#9670;&nbsp;</a></span>XRFDC_MXR_MODE_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_MXR_MODE_OFFSET&#160;&#160;&#160;0x088U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>ADC/DAC mixer mode Register. </p>

</div>
</div>
<a id="ga8209772bd4995cf6a82be46cc9e2830b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8209772bd4995cf6a82be46cc9e2830b">&#9670;&nbsp;</a></span>XRFDC_NCO_FQWD_LOW_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_NCO_FQWD_LOW_MASK&#160;&#160;&#160;0x0000FFFFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>NCO Phase increment[15:0]. </p>

</div>
</div>
<a id="ga83d738e52ab11916329617478f96876d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga83d738e52ab11916329617478f96876d">&#9670;&nbsp;</a></span>XRFDC_NCO_FQWD_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_NCO_FQWD_MASK&#160;&#160;&#160;0x0000FFFFFFFFFFFFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>NCO Freq offset[48:0]. </p>

</div>
</div>
<a id="ga837c6d61b88a53aee708e95491eeb8fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga837c6d61b88a53aee708e95491eeb8fe">&#9670;&nbsp;</a></span>XRFDC_NCO_FQWD_MID_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_NCO_FQWD_MID_MASK&#160;&#160;&#160;0x0000FFFFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>NCO Phase increment[31:16]. </p>

</div>
</div>
<a id="gafc580daf242966b54276a73925eb9f41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafc580daf242966b54276a73925eb9f41">&#9670;&nbsp;</a></span>XRFDC_NCO_FQWD_UPP_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_NCO_FQWD_UPP_MASK&#160;&#160;&#160;0x0000FFFFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>NCO Phase increment[47:32]. </p>

</div>
</div>
<a id="ga91eaf8035d77f447fc850dac646a70d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga91eaf8035d77f447fc850dac646a70d6">&#9670;&nbsp;</a></span>XRFDC_NCO_PHASE_LOW_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_NCO_PHASE_LOW_MASK&#160;&#160;&#160;0x0000FFFFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>NCO Phase offset[15:0]. </p>

</div>
</div>
<a id="ga98aa4878d8ddb1d681f33a1221185398"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga98aa4878d8ddb1d681f33a1221185398">&#9670;&nbsp;</a></span>XRFDC_NCO_PHASE_LOW_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_NCO_PHASE_LOW_OFFSET&#160;&#160;&#160;0x0A4U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>ADC/DAC NCO Phase[15:0] Register. </p>

</div>
</div>
<a id="gae836b18a6c12fa69635005be31b80647"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae836b18a6c12fa69635005be31b80647">&#9670;&nbsp;</a></span>XRFDC_NCO_PHASE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_NCO_PHASE_MASK&#160;&#160;&#160;0x0003FFFFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>NCO Phase offset[17:0]. </p>

</div>
</div>
<a id="gacbf0034981ebc0ed6110175178578234"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacbf0034981ebc0ed6110175178578234">&#9670;&nbsp;</a></span>XRFDC_NCO_PHASE_MOD_4PHASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_NCO_PHASE_MOD_4PHASE&#160;&#160;&#160;0x00000003U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>NCO output 4 successive phase. </p>

</div>
</div>
<a id="gab67ff65090cbb823086d18c220c0b1e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab67ff65090cbb823086d18c220c0b1e4">&#9670;&nbsp;</a></span>XRFDC_NCO_PHASE_MOD_EVEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_NCO_PHASE_MOD_EVEN&#160;&#160;&#160;0x00000001U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>NCO output even phase. </p>

</div>
</div>
<a id="gac08a562c8f68737ccb5d89576d144ab5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac08a562c8f68737ccb5d89576d144ab5">&#9670;&nbsp;</a></span>XRFDC_NCO_PHASE_MOD_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_NCO_PHASE_MOD_MASK&#160;&#160;&#160;0x00000003U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>NCO mode of operation mask. </p>

</div>
</div>
<a id="ga94aae7714e373d3484d9a44a9accdd21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga94aae7714e373d3484d9a44a9accdd21">&#9670;&nbsp;</a></span>XRFDC_NCO_PHASE_MODE_ODD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_NCO_PHASE_MODE_ODD&#160;&#160;&#160;0x00000002U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>NCO output odd phase. </p>

</div>
</div>
<a id="ga65c3d6803aaf91bc403614b78fd8742f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga65c3d6803aaf91bc403614b78fd8742f">&#9670;&nbsp;</a></span>XRFDC_NCO_PHASE_RST_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_NCO_PHASE_RST_MASK&#160;&#160;&#160;0x00000001U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>Reset NCO Phase of current slice. </p>

</div>
</div>
<a id="ga511eb14fc9d93eb331304c1bb6f2fb8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga511eb14fc9d93eb331304c1bb6f2fb8f">&#9670;&nbsp;</a></span>XRFDC_NCO_PHASE_UPP_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_NCO_PHASE_UPP_MASK&#160;&#160;&#160;0x00000003U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>NCO Phase offset[17:16]. </p>

</div>
</div>
<a id="gab08fa7dedfc69dccb3e9ff72b128df80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab08fa7dedfc69dccb3e9ff72b128df80">&#9670;&nbsp;</a></span>XRFDC_NCO_PHASE_UPP_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_NCO_PHASE_UPP_OFFSET&#160;&#160;&#160;0x0A0U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>ADC/DAC NCO Phase[17:16] Register. </p>

</div>
</div>
<a id="ga89750f53c53bf9b803b7f4b1e6baf47d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga89750f53c53bf9b803b7f4b1e6baf47d">&#9670;&nbsp;</a></span>XRFDC_NCO_RST_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_NCO_RST_OFFSET&#160;&#160;&#160;0x090U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>ADC/DAC NCO Phase Reset Register. </p>

</div>
</div>
<a id="ga7e6643d84a299afbce2e378bcc30b02d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7e6643d84a299afbce2e378bcc30b02d">&#9670;&nbsp;</a></span>XRFDC_NCO_UPDT_DLY_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_NCO_UPDT_DLY_MASK&#160;&#160;&#160;0x00001FF8U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>delay in clk_dp cycles in application of event after arrival </p>

</div>
</div>
<a id="ga42b76ddfd68b556e19191184968edc64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga42b76ddfd68b556e19191184968edc64">&#9670;&nbsp;</a></span>XRFDC_NCO_UPDT_MODE_FABRIC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_NCO_UPDT_MODE_FABRIC&#160;&#160;&#160;0x00000005U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>NCO event source selection is fabric. </p>

</div>
</div>
<a id="ga98d8ea06225e2e15fa4052fc9b02e770"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga98d8ea06225e2e15fa4052fc9b02e770">&#9670;&nbsp;</a></span>XRFDC_NCO_UPDT_MODE_GRP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_NCO_UPDT_MODE_GRP&#160;&#160;&#160;0x00000000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>NCO event source selection is Group. </p>

</div>
</div>
<a id="gac64287ad0fa6cb5f145cfd31b921a6f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac64287ad0fa6cb5f145cfd31b921a6f1">&#9670;&nbsp;</a></span>XRFDC_NCO_UPDT_MODE_MARKER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_NCO_UPDT_MODE_MARKER&#160;&#160;&#160;0x00000004U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>NCO event source selection is Marker. </p>

</div>
</div>
<a id="gad74ad2d78a0026ecf5108d6dce965985"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad74ad2d78a0026ecf5108d6dce965985">&#9670;&nbsp;</a></span>XRFDC_NCO_UPDT_MODE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_NCO_UPDT_MODE_MASK&#160;&#160;&#160;0x00000007U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>NCO event source selection mask. </p>

</div>
</div>
<a id="ga55a678591c3475e6644013bab8de1d9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga55a678591c3475e6644013bab8de1d9c">&#9670;&nbsp;</a></span>XRFDC_NCO_UPDT_MODE_SLICE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_NCO_UPDT_MODE_SLICE&#160;&#160;&#160;0x00000001U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>NCO event source selection is slice. </p>

</div>
</div>
<a id="ga2890a0d6d3b4af6c52db6df75a969de0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2890a0d6d3b4af6c52db6df75a969de0">&#9670;&nbsp;</a></span>XRFDC_NCO_UPDT_MODE_SYSREF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_NCO_UPDT_MODE_SYSREF&#160;&#160;&#160;0x00000003U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>NCO event source selection is Sysref. </p>

</div>
</div>
<a id="ga9900132b14a27edae2d9689b6bcb6fd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9900132b14a27edae2d9689b6bcb6fd7">&#9670;&nbsp;</a></span>XRFDC_NCO_UPDT_MODE_TILE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_NCO_UPDT_MODE_TILE&#160;&#160;&#160;0x00000002U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>NCO event source selection is tile. </p>

</div>
</div>
<a id="gaef4dde6d2ec4eb16f045d3a2400e4f19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaef4dde6d2ec4eb16f045d3a2400e4f19">&#9670;&nbsp;</a></span>XRFDC_NCO_UPDT_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_NCO_UPDT_OFFSET&#160;&#160;&#160;0x08CU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>ADC/DAC NCO Update mode Register. </p>

</div>
</div>
<a id="ga5d2b06dceaf2ce19923b93d516cae937"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5d2b06dceaf2ce19923b93d516cae937">&#9670;&nbsp;</a></span>XRFDC_NCO_UPDT_RST_DLY_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_NCO_UPDT_RST_DLY_MASK&#160;&#160;&#160;0x0000D000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>optional delay on the NCO phase reset delay </p>

</div>
</div>
<a id="ga0a6fbbcb2c3a787b858d360305c199e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0a6fbbcb2c3a787b858d360305c199e0">&#9670;&nbsp;</a></span>XRFDC_PLL_LOCKED_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_PLL_LOCKED_MASK&#160;&#160;&#160;0x00000008U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>PLL Locked mask. </p>

</div>
</div>
<a id="gad6c44d9b8b53f010b163b90ed955bdce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad6c44d9b8b53f010b163b90ed955bdce">&#9670;&nbsp;</a></span>XRFDC_PWR_STATE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_PWR_STATE_MASK&#160;&#160;&#160;0x0000FFFFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>State mask. </p>

</div>
</div>
<a id="ga63859c46a8dfa58718901c92a6f60120"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga63859c46a8dfa58718901c92a6f60120">&#9670;&nbsp;</a></span>XRFDC_PWR_UP_STAT_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_PWR_UP_STAT_MASK&#160;&#160;&#160;0x00000004U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>Power Up state mask. </p>

</div>
</div>
<a id="gadb5fbe234ba7ddacab85e5419a382222"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadb5fbe234ba7ddacab85e5419a382222">&#9670;&nbsp;</a></span>XRFDC_Q_IQ_SIN_COS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_Q_IQ_SIN_COS&#160;&#160;&#160;0x00001000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>Select NCO phases for Q output. </p>

</div>
</div>
<a id="gabe7004e6cf9b489e33a91d6c260c2668"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabe7004e6cf9b489e33a91d6c260c2668">&#9670;&nbsp;</a></span>XRFDC_QMC_CFG_EN_GAIN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_QMC_CFG_EN_GAIN_MASK&#160;&#160;&#160;0x00000001U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>enable QMC gain correction mask </p>

</div>
</div>
<a id="ga594d5be058e8d9d0c8c66dbd61096c0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga594d5be058e8d9d0c8c66dbd61096c0c">&#9670;&nbsp;</a></span>XRFDC_QMC_CFG_EN_PHASE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_QMC_CFG_EN_PHASE_MASK&#160;&#160;&#160;0x00000002U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>enable QMC Phase correction mask </p>

</div>
</div>
<a id="gafd6eb2446c86b9f8aab5878f7bcea9ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafd6eb2446c86b9f8aab5878f7bcea9ca">&#9670;&nbsp;</a></span>XRFDC_QMC_CFG_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_QMC_CFG_OFFSET&#160;&#160;&#160;0x0CCU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>ADC/DAC QMC Config Register. </p>

</div>
</div>
<a id="ga3c4647593fad2b0af4b0aeb4f79b3561"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3c4647593fad2b0af4b0aeb4f79b3561">&#9670;&nbsp;</a></span>XRFDC_QMC_GAIN_CRCTN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_QMC_GAIN_CRCTN_MASK&#160;&#160;&#160;0x00003FFFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>QMC gain correction factor. </p>

</div>
</div>
<a id="ga194b4b88e868b4265846fdd5f2477647"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga194b4b88e868b4265846fdd5f2477647">&#9670;&nbsp;</a></span>XRFDC_QMC_GAIN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_QMC_GAIN_OFFSET&#160;&#160;&#160;0x0D4U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>ADC/DAC QMC Gain Correction Register. </p>

</div>
</div>
<a id="gadf361c4825b276fc7fe5d86cdefaaf4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadf361c4825b276fc7fe5d86cdefaaf4c">&#9670;&nbsp;</a></span>XRFDC_QMC_OFF_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_QMC_OFF_OFFSET&#160;&#160;&#160;0x0D0U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>ADC/DAC QMC Offset Correction Register. </p>

</div>
</div>
<a id="ga071793b0bb699ee99defa1954b7a6d00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga071793b0bb699ee99defa1954b7a6d00">&#9670;&nbsp;</a></span>XRFDC_QMC_OFFST_CRCTN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_QMC_OFFST_CRCTN_MASK&#160;&#160;&#160;0x00000FFFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>QMC offset correction factor. </p>

</div>
</div>
<a id="ga1f180b34a8de21344c0a903dcfa23c7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1f180b34a8de21344c0a903dcfa23c7d">&#9670;&nbsp;</a></span>XRFDC_QMC_PHASE_CRCTN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_QMC_PHASE_CRCTN_MASK&#160;&#160;&#160;0x00000FFFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>QMC phase correction factor. </p>

</div>
</div>
<a id="gac3ae417057fbc9457e804936ec9004cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac3ae417057fbc9457e804936ec9004cc">&#9670;&nbsp;</a></span>XRFDC_QMC_PHASE_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_QMC_PHASE_OFFSET&#160;&#160;&#160;0x0D8U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>ADC/DAC QMC Phase Correction Register. </p>

</div>
</div>
<a id="gaa0e7f511db29c6b6b6298cea7706d3cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa0e7f511db29c6b6b6298cea7706d3cd">&#9670;&nbsp;</a></span>XRFDC_QMC_UPDT_DLY_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_QMC_UPDT_DLY_MASK&#160;&#160;&#160;0x00001FF8U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>delay in clk_dp cycles in application of event after arrival </p>

</div>
</div>
<a id="ga4acd23abf7d3e5ad1e8d57583835293e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4acd23abf7d3e5ad1e8d57583835293e">&#9670;&nbsp;</a></span>XRFDC_QMC_UPDT_MODE_FABRIC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_QMC_UPDT_MODE_FABRIC&#160;&#160;&#160;0x00000005U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>QMC event source selection is fabric. </p>

</div>
</div>
<a id="ga40f9a0ec45792b9fd087c42b15d680cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga40f9a0ec45792b9fd087c42b15d680cf">&#9670;&nbsp;</a></span>XRFDC_QMC_UPDT_MODE_GRP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_QMC_UPDT_MODE_GRP&#160;&#160;&#160;0x00000000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>QMC event source selection is group. </p>

</div>
</div>
<a id="ga94660f0b0c3aa2c5a0eae59bd55bbc75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga94660f0b0c3aa2c5a0eae59bd55bbc75">&#9670;&nbsp;</a></span>XRFDC_QMC_UPDT_MODE_MARKER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_QMC_UPDT_MODE_MARKER&#160;&#160;&#160;0x00000004U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>QMC event source selection is Marker. </p>

</div>
</div>
<a id="gac5bfb9bb3f007c86cf52e2d935d9b0f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac5bfb9bb3f007c86cf52e2d935d9b0f9">&#9670;&nbsp;</a></span>XRFDC_QMC_UPDT_MODE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_QMC_UPDT_MODE_MASK&#160;&#160;&#160;0x00000007U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>QMC event source selection mask. </p>

</div>
</div>
<a id="ga7e174f0794efddc89198edd71375cc20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7e174f0794efddc89198edd71375cc20">&#9670;&nbsp;</a></span>XRFDC_QMC_UPDT_MODE_SLICE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_QMC_UPDT_MODE_SLICE&#160;&#160;&#160;0x00000001U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>QMC event source selection is slice. </p>

</div>
</div>
<a id="ga45441dca57609804914d6aefbd281563"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga45441dca57609804914d6aefbd281563">&#9670;&nbsp;</a></span>XRFDC_QMC_UPDT_MODE_SYSREF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_QMC_UPDT_MODE_SYSREF&#160;&#160;&#160;0x00000003U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>QMC event source selection is Sysref. </p>

</div>
</div>
<a id="gad4c28277d76d7a273fe23b4aa56886e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad4c28277d76d7a273fe23b4aa56886e1">&#9670;&nbsp;</a></span>XRFDC_QMC_UPDT_MODE_TILE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_QMC_UPDT_MODE_TILE&#160;&#160;&#160;0x00000002U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>QMC event source selection is tile. </p>

</div>
</div>
<a id="ga56cc565194c7196b1eb05e3943ba46cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga56cc565194c7196b1eb05e3943ba46cd">&#9670;&nbsp;</a></span>XRFDC_QMC_UPDT_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_QMC_UPDT_OFFSET&#160;&#160;&#160;0x0C8U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>ADC/DAC QMC Update Mode Register. </p>

</div>
</div>
<a id="ga9a731c664a38baba8f030dfa31da4cb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9a731c664a38baba8f030dfa31da4cb3">&#9670;&nbsp;</a></span>XRFdc_ReadReg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFdc_ReadReg</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">InstancePtr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">BaseAddress, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">RegOffset&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;XRFdc_In32((InstancePtr-&gt;io), (BaseAddress + RegOffset))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>Read a register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the XRfdc instance. </td></tr>
    <tr><td class="paramname">BaseAddress</td><td>contains the base address of the device. </td></tr>
    <tr><td class="paramname">RegOffset</td><td>contains the offset from the 1st register of the device to the target register.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The value read from the register.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-Style signature: u32 XRFdc_ReadReg(<a class="el" href="struct_x_r_fdc.html" title="RFdc Structure. ">XRFdc</a> *InstancePtr, u32 BaseAddress. int RegOffset) </dd></dl>

</div>
</div>
<a id="ga0617225f23684b78001b141ad96d5ee5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0617225f23684b78001b141ad96d5ee5">&#9670;&nbsp;</a></span>XRFdc_ReadReg16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFdc_ReadReg16</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">InstancePtr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">BaseAddress, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">RegOffset&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;XRFdc_In16((InstancePtr-&gt;io), (RegOffset + BaseAddress))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>Read a register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the XRfdc instance. </td></tr>
    <tr><td class="paramname">BaseAddress</td><td>contains the base address of the device. </td></tr>
    <tr><td class="paramname">RegOffset</td><td>contains the offset from the 1st register of the device to the target register.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The value read from the register.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-Style signature: u16 XRFdc_ReadReg(<a class="el" href="struct_x_r_fdc.html" title="RFdc Structure. ">XRFdc</a> *InstancePtr, u32 BaseAddress. int RegOffset) </dd></dl>

<p class="reference">Referenced by <a class="el" href="group__rfdc__v2__0.html#ga816f3d631fe5565d54fc29cbe9ef55d3">XRFdc_IntrHandler()</a>.</p>

</div>
</div>
<a id="gac9f8c8a63f0b462fe9d58b097ce69e8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac9f8c8a63f0b462fe9d58b097ce69e8a">&#9670;&nbsp;</a></span>XRFdc_ReadReg64</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFdc_ReadReg64</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">InstancePtr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">BaseAddress, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">RegOffset&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;XRFdc_In64(InstancePtr-&gt;io, (RegOffset + BaseAddress))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>Read a register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the XRfdc instance. </td></tr>
    <tr><td class="paramname">BaseAddress</td><td>contains the base address of the device. </td></tr>
    <tr><td class="paramname">RegOffset</td><td>contains the offset from the 1st register of the device to the target register.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The value read from the register.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-Style signature: u32 XRFdc_ReadReg(<a class="el" href="struct_x_r_fdc.html" title="RFdc Structure. ">XRFdc</a> *InstancePtr. u32 BaseAddress, s32 RegOffset) </dd></dl>

</div>
</div>
<a id="ga8c1ddd61213bde8ea4d392532e8d0dbb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8c1ddd61213bde8ea4d392532e8d0dbb">&#9670;&nbsp;</a></span>XRFdc_ReadReg8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFdc_ReadReg8</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">InstancePtr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">BaseAddress, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">RegOffset&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;XRFdc_In8((InstancePtr-&gt;io), (RegOffset + BaseAddress))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>Read a register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the XRfdc instance. </td></tr>
    <tr><td class="paramname">BaseAddress</td><td>contains the base address of the device. </td></tr>
    <tr><td class="paramname">RegOffset</td><td>contains the offset from the 1st register of the device to the target register.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The value read from the register.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-Style signature: u8 XRFdc_ReadReg(<a class="el" href="struct_x_r_fdc.html" title="RFdc Structure. ">XRFdc</a> *InstancePtr, u32 BaseAddress. int RegOffset) </dd></dl>

</div>
</div>
<a id="ga11e0f8900ba277a93fd6d4738d0b68ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga11e0f8900ba277a93fd6d4738d0b68ba">&#9670;&nbsp;</a></span>XRFDC_RESET_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_RESET_OFFSET&#160;&#160;&#160;0x00U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>Tile reset register. </p>

</div>
</div>
<a id="ga5bdde5c28d587536e34f52557dc49c1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5bdde5c28d587536e34f52557dc49c1a">&#9670;&nbsp;</a></span>XRFDC_RESTART_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_RESTART_OFFSET&#160;&#160;&#160;0x04U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>Tile restart register. </p>

</div>
</div>
<a id="ga357df0ca66868d9c3403472ecc0e32d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga357df0ca66868d9c3403472ecc0e32d8">&#9670;&nbsp;</a></span>XRFDC_RESTART_STATE_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_RESTART_STATE_OFFSET&#160;&#160;&#160;0x08U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>Tile restart state register. </p>

</div>
</div>
<a id="gafbf06da8fe294d384ffd2efd99da2243"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafbf06da8fe294d384ffd2efd99da2243">&#9670;&nbsp;</a></span>XRFDC_RX_MC_CFG0_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_RX_MC_CFG0_MASK&#160;&#160;&#160;0x0000FFFFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>RX MC config0. </p>

</div>
</div>
<a id="ga9cdfbadfe68a2c4c3dd7a72d93623c4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9cdfbadfe68a2c4c3dd7a72d93623c4c">&#9670;&nbsp;</a></span>XRFDC_RX_MC_CFG1_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_RX_MC_CFG1_MASK&#160;&#160;&#160;0x0000FFFFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>RX MC Config1. </p>

</div>
</div>
<a id="ga8949944a2e236dc0e7afb671997c4800"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8949944a2e236dc0e7afb671997c4800">&#9670;&nbsp;</a></span>XRFDC_RX_MC_CFG2_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_RX_MC_CFG2_MASK&#160;&#160;&#160;0x0000FFFFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>RX MC Config2. </p>

</div>
</div>
<a id="ga3757eea7968bf725b0b8472192a04a4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3757eea7968bf725b0b8472192a04a4a">&#9670;&nbsp;</a></span>XRFDC_RX_MC_PWRDWN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_RX_MC_PWRDWN_MASK&#160;&#160;&#160;0x0000FFFFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>RX MC power down. </p>

</div>
</div>
<a id="gaf7e3aadf4c9e7a10ab3fcfd65bac7dbb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf7e3aadf4c9e7a10ab3fcfd65bac7dbb">&#9670;&nbsp;</a></span>XRFDC_RX_PR_MC_CFG0_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_RX_PR_MC_CFG0_MASK&#160;&#160;&#160;0x0000FFFFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>RX Pair MC Config0. </p>

</div>
</div>
<a id="gabac7cf77b24d57c4af0337e180d4e456"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabac7cf77b24d57c4af0337e180d4e456">&#9670;&nbsp;</a></span>XRFDC_RX_PR_MC_CFG1_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_RX_PR_MC_CFG1_MASK&#160;&#160;&#160;0x0000FFFFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>RX Pair MC Config1. </p>

</div>
</div>
<a id="gaee3d96f330a569976d1c77a967c1f185"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaee3d96f330a569976d1c77a967c1f185">&#9670;&nbsp;</a></span>XRFDC_SEL_CB_TO_DECI_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_SEL_CB_TO_DECI_MASK&#160;&#160;&#160;0x00000020U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>Control crossbar switch that select the data to decimation filter. </p>

</div>
</div>
<a id="ga66e3ff3790dcdc377d7c3d006839d9c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga66e3ff3790dcdc377d7c3d006839d9c7">&#9670;&nbsp;</a></span>XRFDC_SEL_CB_TO_MIX0_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_SEL_CB_TO_MIX0_MASK&#160;&#160;&#160;0x0000000CU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>Control crossbar switch that select the data to mixer block mux0. </p>

</div>
</div>
<a id="ga5cf885da2bb4a064d97cbb8584d4e7ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5cf885da2bb4a064d97cbb8584d4e7ee">&#9670;&nbsp;</a></span>XRFDC_SEL_CB_TO_MIX1_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_SEL_CB_TO_MIX1_MASK&#160;&#160;&#160;0x00000003U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>Control crossbar switch that select the data to mixer block mux1. </p>

</div>
</div>
<a id="gac8d738ffbe6e827dc9359fad5fdab79a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac8d738ffbe6e827dc9359fad5fdab79a">&#9670;&nbsp;</a></span>XRFDC_SEL_CB_TO_QMC_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_SEL_CB_TO_QMC_MASK&#160;&#160;&#160;0x00000010U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>Control crossbar switch that select the data to QMC. </p>

</div>
</div>
<a id="ga16b20e441a95c0016a956166d31a2158"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga16b20e441a95c0016a956166d31a2158">&#9670;&nbsp;</a></span>XRFDC_SEL_I_IQ_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_SEL_I_IQ_MASK&#160;&#160;&#160;0x00000F00U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>Select NCO phases for I output. </p>

</div>
</div>
<a id="ga4a68a0b557045661ebb961bff84f064b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4a68a0b557045661ebb961bff84f064b">&#9670;&nbsp;</a></span>XRFDC_SEL_Q_IQ_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_SEL_Q_IQ_MASK&#160;&#160;&#160;0x0000F000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>Select NCO phases for Q output. </p>

</div>
</div>
<a id="gab8951c0ea0af304909c87b7b80b9023b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab8951c0ea0af304909c87b7b80b9023b">&#9670;&nbsp;</a></span>XRFDC_STATUS_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_STATUS_OFFSET&#160;&#160;&#160;0x228U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>Common status register. </p>

</div>
</div>
<a id="ga012fadbcbb766ec2add444ac0eaa456b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga012fadbcbb766ec2add444ac0eaa456b">&#9670;&nbsp;</a></span>XRFDC_SUBDRP_ADC0_ADDR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_SUBDRP_ADC0_ADDR_MASK&#160;&#160;&#160;0x000000FFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>sub-drp0 address </p>

</div>
</div>
<a id="ga301d2b13220acaf2bdcb62b7c9aa362c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga301d2b13220acaf2bdcb62b7c9aa362c">&#9670;&nbsp;</a></span>XRFDC_SUBDRP_ADC0_DAT_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_SUBDRP_ADC0_DAT_MASK&#160;&#160;&#160;0x0000FFFFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>sub-drp0 data for read or write transaction </p>

</div>
</div>
<a id="ga74fd465c9fbf4f3785bfdbd535f3bf37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga74fd465c9fbf4f3785bfdbd535f3bf37">&#9670;&nbsp;</a></span>XRFDC_SUBDRP_ADC1_ADDR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_SUBDRP_ADC1_ADDR_MASK&#160;&#160;&#160;0x000000FFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>sub-drp1 address </p>

</div>
</div>
<a id="gac3f2da59d0804fecce382d0fa34e00ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac3f2da59d0804fecce382d0fa34e00ec">&#9670;&nbsp;</a></span>XRFDC_SUBDRP_ADC1_DAT_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_SUBDRP_ADC1_DAT_MASK&#160;&#160;&#160;0x0000FFFFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>sub-drp1 data for read or write transaction </p>

</div>
</div>
<a id="ga670847a150bb7f03a3f9bed349550539"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga670847a150bb7f03a3f9bed349550539">&#9670;&nbsp;</a></span>XRFDC_SUBDRP_ADC2_ADDR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_SUBDRP_ADC2_ADDR_MASK&#160;&#160;&#160;0x000000FFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>sub-drp2 address </p>

</div>
</div>
<a id="ga5e8e723966c418df2dcce6ea3fd4452e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5e8e723966c418df2dcce6ea3fd4452e">&#9670;&nbsp;</a></span>XRFDC_SUBDRP_ADC2_DAT_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_SUBDRP_ADC2_DAT_MASK&#160;&#160;&#160;0x0000FFFFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>sub-drp2 data for read or write transaction </p>

</div>
</div>
<a id="gaebdd74258ec8c93bc90c8d0bf5b9d021"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaebdd74258ec8c93bc90c8d0bf5b9d021">&#9670;&nbsp;</a></span>XRFDC_SUBDRP_ADC3_ADDR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_SUBDRP_ADC3_ADDR_MASK&#160;&#160;&#160;0x000000FFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>sub-drp3 address </p>

</div>
</div>
<a id="ga1469b0f8e7e2629e8b581178aae263c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1469b0f8e7e2629e8b581178aae263c8">&#9670;&nbsp;</a></span>XRFDC_SUBDRP_ADC3_DAT_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_SUBDRP_ADC3_DAT_MASK&#160;&#160;&#160;0x0000FFFFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>sub-drp3 data for read or write transaction </p>

</div>
</div>
<a id="gac073efa8b4739003f0910c5546cf7305"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac073efa8b4739003f0910c5546cf7305">&#9670;&nbsp;</a></span>XRFDC_TI_DCB_CTRL0_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TI_DCB_CTRL0_MASK&#160;&#160;&#160;0x0000FFFFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>TI DCB gain and offset correction. </p>

</div>
</div>
<a id="ga8d272b772514881dac0b5e0c772dd33b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8d272b772514881dac0b5e0c772dd33b">&#9670;&nbsp;</a></span>XRFDC_TI_DCB_CTRL1_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TI_DCB_CTRL1_MASK&#160;&#160;&#160;0x00001FFFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>TI DCB gain and offset correction. </p>

</div>
</div>
<a id="gab8e9f458a1676d3a018b5506dff31df4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab8e9f458a1676d3a018b5506dff31df4">&#9670;&nbsp;</a></span>XRFDC_TI_DCB_CTRL2_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TI_DCB_CTRL2_MASK&#160;&#160;&#160;0x00001FFFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>TI DCB gain and offset correction. </p>

</div>
</div>
<a id="ga4a7e0cdf402970dd7f481eff3de9fff6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4a7e0cdf402970dd7f481eff3de9fff6">&#9670;&nbsp;</a></span>XRFDC_TI_DCB_STS0_BG_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TI_DCB_STS0_BG_MASK&#160;&#160;&#160;0x0000FFFFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>DCB Status0 BG. </p>

</div>
</div>
<a id="ga59063656af39679671c806b07ca46174"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga59063656af39679671c806b07ca46174">&#9670;&nbsp;</a></span>XRFDC_TI_DCB_STS0_FG_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TI_DCB_STS0_FG_MASK&#160;&#160;&#160;0x0000FFFFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>DCB Status0 FG. </p>

</div>
</div>
<a id="ga2fce7525519fce52ae13b76f481f97a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2fce7525519fce52ae13b76f481f97a7">&#9670;&nbsp;</a></span>XRFDC_TI_DCB_STS1_BG_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TI_DCB_STS1_BG_MASK&#160;&#160;&#160;0x0000FFFFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>DCB Status1 BG. </p>

</div>
</div>
<a id="gaf3dbc3bbb03d9739076c12e80f2fa34f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf3dbc3bbb03d9739076c12e80f2fa34f">&#9670;&nbsp;</a></span>XRFDC_TI_DCB_STS1_FG_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TI_DCB_STS1_FG_MASK&#160;&#160;&#160;0x0000FFFFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>DCB Status1 FG. </p>

</div>
</div>
<a id="gaa395ce988844aed41583b3fae3d69a15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa395ce988844aed41583b3fae3d69a15">&#9670;&nbsp;</a></span>XRFDC_TI_DCB_STS2_BG_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TI_DCB_STS2_BG_MASK&#160;&#160;&#160;0x0000FFFFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>DCB Status2 BG. </p>

</div>
</div>
<a id="gaa712d67664cf1861fb6c2d2f77b4e492"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa712d67664cf1861fb6c2d2f77b4e492">&#9670;&nbsp;</a></span>XRFDC_TI_DCB_STS2_FG_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TI_DCB_STS2_FG_MASK&#160;&#160;&#160;0x0000FFFFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>DCB Status2 FG. </p>

</div>
</div>
<a id="ga8d447d94259702787da6d10e69ad3153"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8d447d94259702787da6d10e69ad3153">&#9670;&nbsp;</a></span>XRFDC_TI_DCB_STS3_BG_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TI_DCB_STS3_BG_MASK&#160;&#160;&#160;0x0000FFFFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>DCB Status3 BG. </p>

</div>
</div>
<a id="ga044e1364844a6229858c4bf78c7e2e56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga044e1364844a6229858c4bf78c7e2e56">&#9670;&nbsp;</a></span>XRFDC_TI_DCB_STS3_FG_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TI_DCB_STS3_FG_MASK&#160;&#160;&#160;0x0000FFFFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>DCB Status3 FG. </p>

</div>
</div>
<a id="ga04789c6ca6a64be7dfcdcdc7e5a77a04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga04789c6ca6a64be7dfcdcdc7e5a77a04">&#9670;&nbsp;</a></span>XRFDC_TI_DCB_STS4_LSB_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TI_DCB_STS4_LSB_MASK&#160;&#160;&#160;0x0000FFFFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>read the status of gcb acc0 lsb bits(subadc chan0) </p>

</div>
</div>
<a id="gaf5e6181b155be7c06573d0fa835abdb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf5e6181b155be7c06573d0fa835abdb0">&#9670;&nbsp;</a></span>XRFDC_TI_DCB_STS4_MSB_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TI_DCB_STS4_MSB_MASK&#160;&#160;&#160;0x0000FFFFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>read the status of gcb acc0 msb bits(subadc chan0) </p>

</div>
</div>
<a id="ga05b0358cdb732b17e01f78d40a5cc39f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga05b0358cdb732b17e01f78d40a5cc39f">&#9670;&nbsp;</a></span>XRFDC_TI_DCB_STS5_LSB_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TI_DCB_STS5_LSB_MASK&#160;&#160;&#160;0x0000FFFFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>read the status of gcb acc1 lsb bits(subadc chan1) </p>

</div>
</div>
<a id="gaccfdf05cce89d0137d52febdc7875260"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaccfdf05cce89d0137d52febdc7875260">&#9670;&nbsp;</a></span>XRFDC_TI_DCB_STS5_MSB_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TI_DCB_STS5_MSB_MASK&#160;&#160;&#160;0x0000FFFFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>read the status of gcb acc1 msb bits(subadc chan1) </p>

</div>
</div>
<a id="ga91b0f6cf2f111f3c3e4ef3491ca2017a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga91b0f6cf2f111f3c3e4ef3491ca2017a">&#9670;&nbsp;</a></span>XRFDC_TI_DCB_STS6_LSB_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TI_DCB_STS6_LSB_MASK&#160;&#160;&#160;0x0000FFFFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>read the status of gcb acc2 lsb bits(subadc chan2) </p>

</div>
</div>
<a id="ga7d3da2aaff966ba6d3e64a3cbd518b0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7d3da2aaff966ba6d3e64a3cbd518b0a">&#9670;&nbsp;</a></span>XRFDC_TI_DCB_STS6_MSB_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TI_DCB_STS6_MSB_MASK&#160;&#160;&#160;0x0000FFFFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>read the status of gcb acc2 msb bits(subadc chan2) </p>

</div>
</div>
<a id="ga00c3645e4f6e59635a3974b98a4a8910"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga00c3645e4f6e59635a3974b98a4a8910">&#9670;&nbsp;</a></span>XRFDC_TI_DCB_STS7_LSB_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TI_DCB_STS7_LSB_MASK&#160;&#160;&#160;0x0000FFFFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>read the status of gcb acc3 lsb bits(subadc chan3) </p>

</div>
</div>
<a id="ga009f0258bfe52af132e15cd2dd18f31c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga009f0258bfe52af132e15cd2dd18f31c">&#9670;&nbsp;</a></span>XRFDC_TI_DCB_STS7_MSB_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TI_DCB_STS7_MSB_MASK&#160;&#160;&#160;0x0000FFFFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>read the status of gcb acc3 msb bits(subadc chan3) </p>

</div>
</div>
<a id="ga6880e62a7e5360c4e16961da334633ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6880e62a7e5360c4e16961da334633ab">&#9670;&nbsp;</a></span>XRFDC_TI_TISK_CHOP_EN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TI_TISK_CHOP_EN_MASK&#160;&#160;&#160;0x00000008U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>enable chopping mode </p>

</div>
</div>
<a id="ga425c82907d5dad2bd8a4277d69961b06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga425c82907d5dad2bd8a4277d69961b06">&#9670;&nbsp;</a></span>XRFDC_TI_TISK_DBG_CTRL_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TI_TISK_DBG_CTRL_MASK&#160;&#160;&#160;0x0000F000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>Debug control. </p>

</div>
</div>
<a id="ga851a2cca9a3a4a481c435e7dcdb99574"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga851a2cca9a3a4a481c435e7dcdb99574">&#9670;&nbsp;</a></span>XRFDC_TI_TISK_DBG_UPDT_RT_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TI_TISK_DBG_UPDT_RT_MASK&#160;&#160;&#160;0x00001000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>Debug update rate. </p>

</div>
</div>
<a id="ga11561db898aeddfb4d09b28481ab9489"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga11561db898aeddfb4d09b28481ab9489">&#9670;&nbsp;</a></span>XRFDC_TI_TISK_DITH_DLY_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TI_TISK_DITH_DLY_MASK&#160;&#160;&#160;0x0000E000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>Programmable delay on dither path to match data path. </p>

</div>
</div>
<a id="ga946eb312e6d84a9ed576e0e2980037d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga946eb312e6d84a9ed576e0e2980037d2">&#9670;&nbsp;</a></span>XRFDC_TI_TISK_EN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TI_TISK_EN_MASK&#160;&#160;&#160;0x00000001U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>Block Enable. </p>

</div>
</div>
<a id="ga8602ee795e3a38ba34a1dba58aab26cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8602ee795e3a38ba34a1dba58aab26cc">&#9670;&nbsp;</a></span>XRFDC_TI_TISK_MODE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TI_TISK_MODE_MASK&#160;&#160;&#160;0x00000002U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>Mode (2G/4G) </p>

</div>
</div>
<a id="ga7e7fa6da95937c2b51f3a17a4edbe6f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7e7fa6da95937c2b51f3a17a4edbe6f1">&#9670;&nbsp;</a></span>XRFDC_TI_TISK_MU_CM_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TI_TISK_MU_CM_MASK&#160;&#160;&#160;0x000000F0U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>Constant mu_cm multiplying common mode path. </p>

</div>
</div>
<a id="ga51a5d19c0447099a66b0fe519fd35e5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga51a5d19c0447099a66b0fe519fd35e5a">&#9670;&nbsp;</a></span>XRFDC_TI_TISK_MU_DF_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TI_TISK_MU_DF_MASK&#160;&#160;&#160;0x00000F00U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>Constant mu_df multiplying differential path. </p>

</div>
</div>
<a id="ga6f18444e5a5b7beb24c183eec21fa4a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6f18444e5a5b7beb24c183eec21fa4a1">&#9670;&nbsp;</a></span>XRFDC_TI_TISK_ZONE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TI_TISK_ZONE_MASK&#160;&#160;&#160;0x00000004U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>Specifies Nyquist zone. </p>

</div>
</div>
<a id="ga7441efc7f45b5fb0f6e80ae442d28e90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7441efc7f45b5fb0f6e80ae442d28e90">&#9670;&nbsp;</a></span>XRFDC_TILE_RESET_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TILE_RESET_MASK&#160;&#160;&#160;0x00000001U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>Tile reset mask. </p>

</div>
</div>
<a id="ga94e22d750c5bb173daef63d56da347c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga94e22d750c5bb173daef63d56da347c7">&#9670;&nbsp;</a></span>XRFDC_TISK_BYPASS0_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TISK_BYPASS0_MASK&#160;&#160;&#160;0x00000080U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>ByPass filter0. </p>

</div>
</div>
<a id="ga0829e77bafb097946bab6b92e38d626a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0829e77bafb097946bab6b92e38d626a">&#9670;&nbsp;</a></span>XRFDC_TISK_BYPASS1_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TISK_BYPASS1_MASK&#160;&#160;&#160;0x00008000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>Filter1 multiplying factor. </p>

</div>
</div>
<a id="ga9d0d02d583376c345a301dc9c290e714"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9d0d02d583376c345a301dc9c290e714">&#9670;&nbsp;</a></span>XRFDC_TISK_CHOP_EN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TISK_CHOP_EN_MASK&#160;&#160;&#160;0x00000008U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>enable chopping mode </p>

</div>
</div>
<a id="gaab914937d473906d4ea259f5ff0abf39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaab914937d473906d4ea259f5ff0abf39">&#9670;&nbsp;</a></span>XRFDC_TISK_DAC0_CODE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TISK_DAC0_CODE_MASK&#160;&#160;&#160;0x000000FFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>Code to correction DAC of subadc ch0 front end switch0. </p>

</div>
</div>
<a id="gaf292ffc81464ad33333d533cc18f9d37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf292ffc81464ad33333d533cc18f9d37">&#9670;&nbsp;</a></span>XRFDC_TISK_DAC0_OVRID_EN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TISK_DAC0_OVRID_EN_MASK&#160;&#160;&#160;0x00008000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>override enable </p>

</div>
</div>
<a id="ga47f4bd06551df3aa7d0f029c97a8b3be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga47f4bd06551df3aa7d0f029c97a8b3be">&#9670;&nbsp;</a></span>XRFDC_TISK_DAC1_CODE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TISK_DAC1_CODE_MASK&#160;&#160;&#160;0x000000FFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>Code to correction DAC of subadc ch1 front end switch0. </p>

</div>
</div>
<a id="gae6550e1ac20e14ea920f8153944b2fcd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae6550e1ac20e14ea920f8153944b2fcd">&#9670;&nbsp;</a></span>XRFDC_TISK_DAC1_OVRID_EN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TISK_DAC1_OVRID_EN_MASK&#160;&#160;&#160;0x00008000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>override enable </p>

</div>
</div>
<a id="ga48a11bae2d84dfb2295ed6a36867265c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga48a11bae2d84dfb2295ed6a36867265c">&#9670;&nbsp;</a></span>XRFDC_TISK_DAC2_CODE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TISK_DAC2_CODE_MASK&#160;&#160;&#160;0x000000FFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>Code to correction DAC of subadc ch2 front end switch0. </p>

</div>
</div>
<a id="ga7deb1b799a85477dddd294bb39741f90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7deb1b799a85477dddd294bb39741f90">&#9670;&nbsp;</a></span>XRFDC_TISK_DAC2_OVRID_EN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TISK_DAC2_OVRID_EN_MASK&#160;&#160;&#160;0x00008000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>override enable </p>

</div>
</div>
<a id="ga2b600795b05dc1a3cfab6e0bab77ff73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2b600795b05dc1a3cfab6e0bab77ff73">&#9670;&nbsp;</a></span>XRFDC_TISK_DAC3_CODE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TISK_DAC3_CODE_MASK&#160;&#160;&#160;0x000000FFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>Code to correction DAC of subadc ch3 front end switch0. </p>

</div>
</div>
<a id="ga213a91213fd35035976e065195733f42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga213a91213fd35035976e065195733f42">&#9670;&nbsp;</a></span>XRFDC_TISK_DAC3_OVRID_EN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TISK_DAC3_OVRID_EN_MASK&#160;&#160;&#160;0x00008000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>override enable </p>

</div>
</div>
<a id="ga29b3b2837c679cfa97af0eb025e8346e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga29b3b2837c679cfa97af0eb025e8346e">&#9670;&nbsp;</a></span>XRFDC_TISK_DACP0_CODE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TISK_DACP0_CODE_MASK&#160;&#160;&#160;0x000000FFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>Code to correction DAC of subadc ch0 front end switch1. </p>

</div>
</div>
<a id="ga40022dd3c91e5cba28e3322ab33b75ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga40022dd3c91e5cba28e3322ab33b75ab">&#9670;&nbsp;</a></span>XRFDC_TISK_DACP0_OVRID_EN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TISK_DACP0_OVRID_EN_MASK&#160;&#160;&#160;0x00008000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>override enable </p>

</div>
</div>
<a id="ga37db0c07bb0ece9ef52e9338de3f870a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga37db0c07bb0ece9ef52e9338de3f870a">&#9670;&nbsp;</a></span>XRFDC_TISK_DACP1_CODE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TISK_DACP1_CODE_MASK&#160;&#160;&#160;0x000000FFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>Code to correction DAC of subadc ch1 front end switch1. </p>

</div>
</div>
<a id="ga03d202dc250b81219d28e92627c05042"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga03d202dc250b81219d28e92627c05042">&#9670;&nbsp;</a></span>XRFDC_TISK_DACP1_OVRID_EN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TISK_DACP1_OVRID_EN_MASK&#160;&#160;&#160;0x00008000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>override enable </p>

</div>
</div>
<a id="gaf2c8d2e1141425bcd00d6762ef63d2a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf2c8d2e1141425bcd00d6762ef63d2a0">&#9670;&nbsp;</a></span>XRFDC_TISK_DACP2_CODE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TISK_DACP2_CODE_MASK&#160;&#160;&#160;0x000000FFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>Code to correction DAC of subadc ch2 front end switch1. </p>

</div>
</div>
<a id="ga5c78e64e8ad4ad79c978094967342ee9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5c78e64e8ad4ad79c978094967342ee9">&#9670;&nbsp;</a></span>XRFDC_TISK_DACP2_OVRID_EN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TISK_DACP2_OVRID_EN_MASK&#160;&#160;&#160;0x00008000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>override enable </p>

</div>
</div>
<a id="gaf41c2e8bb1730dfc33817cc001cdb416"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf41c2e8bb1730dfc33817cc001cdb416">&#9670;&nbsp;</a></span>XRFDC_TISK_DACP3_CODE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TISK_DACP3_CODE_MASK&#160;&#160;&#160;0x000000FFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>Code to correction DAC of subadc ch3 front end switch1. </p>

</div>
</div>
<a id="gaae18854cb77722b9e92d43ddaac77f65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaae18854cb77722b9e92d43ddaac77f65">&#9670;&nbsp;</a></span>XRFDC_TISK_DACP3_OVRID_EN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TISK_DACP3_OVRID_EN_MASK&#160;&#160;&#160;0x00008000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>override enable </p>

</div>
</div>
<a id="ga9b118ea940ba32280a2d6cf9ee175f6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9b118ea940ba32280a2d6cf9ee175f6c">&#9670;&nbsp;</a></span>XRFDC_TISK_DBG_CTRL_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TISK_DBG_CTRL_MASK&#160;&#160;&#160;0x0000F000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>Debug control. </p>

</div>
</div>
<a id="ga9a0c7b303ee91ff885f222f545c48515"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9a0c7b303ee91ff885f222f545c48515">&#9670;&nbsp;</a></span>XRFDC_TISK_DBG_UPDT_RT_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TISK_DBG_UPDT_RT_MASK&#160;&#160;&#160;0x00001000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>Debug update rate. </p>

</div>
</div>
<a id="ga9c9959175cd8dc78ccff8cbe1a60d55c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c9959175cd8dc78ccff8cbe1a60d55c">&#9670;&nbsp;</a></span>XRFDC_TISK_DITH_DLY_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TISK_DITH_DLY_MASK&#160;&#160;&#160;0x0000E000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>Programmable delay on dither path to match data path. </p>

</div>
</div>
<a id="ga46c0f163276112dca7ad77ad33ea0737"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga46c0f163276112dca7ad77ad33ea0737">&#9670;&nbsp;</a></span>XRFDC_TISK_DZ_MAX_VAL_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TISK_DZ_MAX_VAL_MASK&#160;&#160;&#160;0x0000FF00U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>Deadzone max. </p>

</div>
</div>
<a id="gad03efeb4afcbf2992ae5bee663b0a799"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad03efeb4afcbf2992ae5bee663b0a799">&#9670;&nbsp;</a></span>XRFDC_TISK_DZ_MIN_VAL_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TISK_DZ_MIN_VAL_MASK&#160;&#160;&#160;0x000000FFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>Deadzone min. </p>

</div>
</div>
<a id="ga049214f5c698bf1267a9911a96c1cf5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga049214f5c698bf1267a9911a96c1cf5e">&#9670;&nbsp;</a></span>XRFDC_TISK_EN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TISK_EN_MASK&#160;&#160;&#160;0x00000001U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>Block Enable. </p>

</div>
</div>
<a id="ga2a01360cbe0bea0d4556e16eccbd0a5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2a01360cbe0bea0d4556e16eccbd0a5f">&#9670;&nbsp;</a></span>XRFDC_TISK_MODE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TISK_MODE_MASK&#160;&#160;&#160;0x00000002U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>Mode (2G/4G) </p>

</div>
</div>
<a id="gad3eaa69892000f0d3083fb90dafb6254"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad3eaa69892000f0d3083fb90dafb6254">&#9670;&nbsp;</a></span>XRFDC_TISK_MU0_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TISK_MU0_MASK&#160;&#160;&#160;0x0000000FU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>Filter0 multiplying factor. </p>

</div>
</div>
<a id="gaf01c753ce78e3cf2c8eea72702e76451"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf01c753ce78e3cf2c8eea72702e76451">&#9670;&nbsp;</a></span>XRFDC_TISK_MU1_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TISK_MU1_MASK&#160;&#160;&#160;0x00000F00U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>Filter1 multiplying factor. </p>

</div>
</div>
<a id="ga8a19a5ce21326882cfb5ef0b252bfd49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8a19a5ce21326882cfb5ef0b252bfd49">&#9670;&nbsp;</a></span>XRFDC_TISK_MU_CM_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TISK_MU_CM_MASK&#160;&#160;&#160;0x000000F0U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>Constant mu_cm multiplying common mode path. </p>

</div>
</div>
<a id="ga0d6a34ef14b86ff6720805c14eb8d471"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0d6a34ef14b86ff6720805c14eb8d471">&#9670;&nbsp;</a></span>XRFDC_TISK_MU_DF_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TISK_MU_DF_MASK&#160;&#160;&#160;0x00000F00U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>Constant mu_df multiplying differential path. </p>

</div>
</div>
<a id="gabef847945f442b1cf0f3d63c0d1c33d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabef847945f442b1cf0f3d63c0d1c33d0">&#9670;&nbsp;</a></span>XRFDC_TISK_SETTLE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TISK_SETTLE_MASK&#160;&#160;&#160;0x000000FFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>Settling time following code update. </p>

</div>
</div>
<a id="ga2aa0dbadcdf5f87eb91ac2f3ad285c35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2aa0dbadcdf5f87eb91ac2f3ad285c35">&#9670;&nbsp;</a></span>XRFDC_TISK_ZONE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TISK_ZONE_MASK&#160;&#160;&#160;0x00000004U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>Specifies Nyquist zone. </p>

</div>
</div>
<a id="ga4900a9b8a5160c5c3ca37082eb9e03ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4900a9b8a5160c5c3ca37082eb9e03ba">&#9670;&nbsp;</a></span>XRFDC_TRSHD0_AVG_LOW_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TRSHD0_AVG_LOW_MASK&#160;&#160;&#160;0x0000FFFFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>Threshold0 under Averaging[15:0]. </p>

</div>
</div>
<a id="gab3ecc88b27a7ee0b7ca37007c3e761e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab3ecc88b27a7ee0b7ca37007c3e761e7">&#9670;&nbsp;</a></span>XRFDC_TRSHD0_AVG_UPP_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TRSHD0_AVG_UPP_MASK&#160;&#160;&#160;0x0000FFFFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>Threshold0 under Averaging[31:16]. </p>

</div>
</div>
<a id="ga02af84ef0928e09e3ed9d9f2639409c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga02af84ef0928e09e3ed9d9f2639409c8">&#9670;&nbsp;</a></span>XRFDC_TRSHD0_CLR_MOD_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TRSHD0_CLR_MOD_MASK&#160;&#160;&#160;0x00000004U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>Clear mode. </p>

</div>
</div>
<a id="ga2c4631be6cebecd9af303c3f6bd8c338"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2c4631be6cebecd9af303c3f6bd8c338">&#9670;&nbsp;</a></span>XRFDC_TRSHD0_EN_MOD_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TRSHD0_EN_MOD_MASK&#160;&#160;&#160;0x00000003U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>Enable Threshold0 block. </p>

</div>
</div>
<a id="ga1063718156e42b25517c7d0f7da69ce2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1063718156e42b25517c7d0f7da69ce2">&#9670;&nbsp;</a></span>XRFDC_TRSHD0_OVER_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TRSHD0_OVER_MASK&#160;&#160;&#160;0x00007FFFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>Threshold0 under Threshold[14:0]. </p>

</div>
</div>
<a id="ga0d14cc79a3a529a1d2de6a1c9f8061e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0d14cc79a3a529a1d2de6a1c9f8061e4">&#9670;&nbsp;</a></span>XRFDC_TRSHD0_STIKY_CLR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TRSHD0_STIKY_CLR_MASK&#160;&#160;&#160;0x00000008U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>Clear sticky bit. </p>

</div>
</div>
<a id="gacf3bfb2c38fdd53bd2e6d016656a034a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacf3bfb2c38fdd53bd2e6d016656a034a">&#9670;&nbsp;</a></span>XRFDC_TRSHD0_UNDER_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TRSHD0_UNDER_MASK&#160;&#160;&#160;0x00007FFFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>Threshold0 under Threshold[14:0]. </p>

</div>
</div>
<a id="gadb17e7832717e6bf590ee5d0bc684cef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadb17e7832717e6bf590ee5d0bc684cef">&#9670;&nbsp;</a></span>XRFDC_TRSHD1_AVG_LOW_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TRSHD1_AVG_LOW_MASK&#160;&#160;&#160;0x0000FFFFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>Threshold1 under Averaging[15:0]. </p>

</div>
</div>
<a id="ga413088467612fed50166cecb96be66a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga413088467612fed50166cecb96be66a7">&#9670;&nbsp;</a></span>XRFDC_TRSHD1_AVG_UPP_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TRSHD1_AVG_UPP_MASK&#160;&#160;&#160;0x0000FFFFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>Threshold1 under Averaging[31:16]. </p>

</div>
</div>
<a id="gaaff6bb032998c703e8a098e469e9074f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaff6bb032998c703e8a098e469e9074f">&#9670;&nbsp;</a></span>XRFDC_TRSHD1_CLR_MOD_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TRSHD1_CLR_MOD_MASK&#160;&#160;&#160;0x00000004U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>Clear mode. </p>

</div>
</div>
<a id="ga25fb89e74517cfec924ea6ee1d9ed306"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga25fb89e74517cfec924ea6ee1d9ed306">&#9670;&nbsp;</a></span>XRFDC_TRSHD1_EN_MOD_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TRSHD1_EN_MOD_MASK&#160;&#160;&#160;0x00000003U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>Enable Threshold1 block. </p>

</div>
</div>
<a id="ga7cbdbadacec444d7a2bd6d8b1ac2859c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7cbdbadacec444d7a2bd6d8b1ac2859c">&#9670;&nbsp;</a></span>XRFDC_TRSHD1_OVER_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TRSHD1_OVER_MASK&#160;&#160;&#160;0x00007FFFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>Threshold1 under Threshold[14:0]. </p>

</div>
</div>
<a id="ga62fbe53a9ebbeb9703ec90e92d97dbfc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga62fbe53a9ebbeb9703ec90e92d97dbfc">&#9670;&nbsp;</a></span>XRFDC_TRSHD1_STIKY_CLR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TRSHD1_STIKY_CLR_MASK&#160;&#160;&#160;0x00000008U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>Clear sticky bit. </p>

</div>
</div>
<a id="ga4874aa2b9526717f14e9d993c67444d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4874aa2b9526717f14e9d993c67444d4">&#9670;&nbsp;</a></span>XRFDC_TRSHD1_UNDER_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TRSHD1_UNDER_MASK&#160;&#160;&#160;0x00007FFFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>Threshold1 under Threshold[14:0]. </p>

</div>
</div>
<a id="ga3280baae4fc36d8025ff9cb65661d2b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3280baae4fc36d8025ff9cb65661d2b3">&#9670;&nbsp;</a></span>XRFDC_UPDT_EVNT_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_UPDT_EVNT_MASK&#160;&#160;&#160;0x0000000FU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>Update event mask. </p>

</div>
</div>
<a id="ga68255c917fc740033dffa4350ada6418"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga68255c917fc740033dffa4350ada6418">&#9670;&nbsp;</a></span>XRFDC_UPDT_EVNT_NCO_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_UPDT_EVNT_NCO_MASK&#160;&#160;&#160;0x00000002U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>Trigger a update event apply to NCO_DCONFIG reg. </p>

</div>
</div>
<a id="ga02758b59aa7200d893ad82cc536c9e82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga02758b59aa7200d893ad82cc536c9e82">&#9670;&nbsp;</a></span>XRFDC_UPDT_EVNT_QMC_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_UPDT_EVNT_QMC_MASK&#160;&#160;&#160;0x00000004U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>Trigger a update event apply to QMC_DCONFIG reg. </p>

</div>
</div>
<a id="ga7a435f6aa2c95eb7959c54c942acf8f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a435f6aa2c95eb7959c54c942acf8f7">&#9670;&nbsp;</a></span>XRFDC_UPDT_EVNT_SLICE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_UPDT_EVNT_SLICE_MASK&#160;&#160;&#160;0x00000001U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>Trigger a slice update event apply to _DCONFIG reg. </p>

</div>
</div>
<a id="ga325feda106c46bd899aa82ebc351c72d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga325feda106c46bd899aa82ebc351c72d">&#9670;&nbsp;</a></span>XRFdc_WriteReg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFdc_WriteReg</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">InstancePtr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">BaseAddress, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">RegOffset, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">RegisterValue&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;XRFdc_Out32((InstancePtr-&gt;io), (RegOffset + BaseAddress), (RegisterValue))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>Write to a register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the XRfdc instance. </td></tr>
    <tr><td class="paramname">BaseAddress</td><td>contains the base address of the device. </td></tr>
    <tr><td class="paramname">RegOffset</td><td>contains the offset from the 1st register of the device to target register. </td></tr>
    <tr><td class="paramname">RegisterValue</td><td>is the value to be written to the register.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-Style signature: void XRFdc_WriteReg(<a class="el" href="struct_x_r_fdc.html" title="RFdc Structure. ">XRFdc</a> *InstancePtr, u32 BaseAddress, int RegOffset, u32 RegisterValue) </dd></dl>

</div>
</div>
<a id="gad87e168d6ea69d69382b9212aa1267ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad87e168d6ea69d69382b9212aa1267ba">&#9670;&nbsp;</a></span>XRFdc_WriteReg16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFdc_WriteReg16</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">InstancePtr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">BaseAddress, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">RegOffset, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">RegisterValue&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;XRFdc_Out16((InstancePtr-&gt;io), (RegOffset + BaseAddress), (RegisterValue))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>Write to a register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the XRfdc instance. </td></tr>
    <tr><td class="paramname">BaseAddress</td><td>contains the base address of the device. </td></tr>
    <tr><td class="paramname">RegOffset</td><td>contains the offset from the 1st register of the device to target register. </td></tr>
    <tr><td class="paramname">RegisterValue</td><td>is the value to be written to the register.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-Style signature: void XRFdc_WriteReg(<a class="el" href="struct_x_r_fdc.html" title="RFdc Structure. ">XRFdc</a> *InstancePtr, u32 BaseAddress, int RegOffset, u16 RegisterValue) </dd></dl>

</div>
</div>
<a id="ga48b65f7c1f2e3b221e27261a1d2c4ec3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga48b65f7c1f2e3b221e27261a1d2c4ec3">&#9670;&nbsp;</a></span>XRFdc_WriteReg64</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFdc_WriteReg64</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">InstancePtr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">BaseAddress, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">RegOffset, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">RegisterValue&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>
<b>Value:</b><div class="fragment"><div class="line">XRFdc_Out64((InstancePtr-&gt;io), (RegOffset + BaseAddress), \</div><div class="line">                (RegisterValue))</div></div><!-- fragment -->
<p>Write to a register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the XRfdc instance. </td></tr>
    <tr><td class="paramname">BaseAddress</td><td>contains the base address of the device. </td></tr>
    <tr><td class="paramname">RegOffset</td><td>contains the offset from the 1st register of the device to target register. </td></tr>
    <tr><td class="paramname">RegisterValue</td><td>is the value to be written to the register.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-Style signature: void XRFdc_WriteReg(<a class="el" href="struct_x_r_fdc.html" title="RFdc Structure. ">XRFdc</a> *InstancePtr, u32 BaseAddress, s32 RegOffset, u64 RegisterValue) </dd></dl>

</div>
</div>
<a id="gaa10f5b7c24b2d9c3faa14a8cab8ae1db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa10f5b7c24b2d9c3faa14a8cab8ae1db">&#9670;&nbsp;</a></span>XRFdc_WriteReg8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFdc_WriteReg8</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">InstancePtr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">BaseAddress, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">RegOffset, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">RegisterValue&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;XRFdc_Out8((InstancePtr-&gt;io), (RegOffset + BaseAddress), (RegisterValue))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__hw_8h.html">xrfdc_hw.h</a>&gt;</code></p>

<p>Write to a register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the XRfdc instance. </td></tr>
    <tr><td class="paramname">BaseAddress</td><td>contains the base address of the device. </td></tr>
    <tr><td class="paramname">RegOffset</td><td>contains the offset from the 1st register of the device to target register. </td></tr>
    <tr><td class="paramname">RegisterValue</td><td>is the value to be written to the register.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-Style signature: void XRFdc_WriteReg(<a class="el" href="struct_x_r_fdc.html" title="RFdc Structure. ">XRFdc</a> *InstancePtr, u32 BaseAddress, int RegOffset, u8 RegisterValue) </dd></dl>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a id="gabb0f740e1130c269f9a789b41e9f0e34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabb0f740e1130c269f9a789b41e9f0e34">&#9670;&nbsp;</a></span>XRFdc_StatusHandler</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef void(* XRFdc_StatusHandler) (void *CallBackRef, u32 Type, int Tile_Id, u32 Block_Id, u32 StatusEvent)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc_8h.html">xrfdc.h</a>&gt;</code></p>

<p>The handler data type allows the user to define a callback function to respond to interrupt events in the system. </p>
<p>This function is executed in interrupt context, so amount of processing should be minimized.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">CallBackRef</td><td>is the callback reference passed in by the upper layer when setting the callback functions, and passed back to the upper layer when the callback is invoked. Its type is not important to the driver, so it is a void pointer. </td></tr>
    <tr><td class="paramname">Type</td><td>indicates ADC/DAC. </td></tr>
    <tr><td class="paramname">Tile_Id</td><td>indicates Tile number (0-3). </td></tr>
    <tr><td class="paramname">Block_Id</td><td>indicates Block number (0-3). </td></tr>
    <tr><td class="paramname">StatusEvent</td><td>indicates one or more interrupt occurred. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="gae2e2acdd37e3fea039811211ac31a83c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae2e2acdd37e3fea039811211ac31a83c">&#9670;&nbsp;</a></span>XRFdc_CfgInitialize()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int XRFdc_CfgInitialize </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_r_fdc.html">XRFdc</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="struct_x_r_fdc___config.html">XRFdc_Config</a> *&#160;</td>
          <td class="paramname"><em>Config</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc_8h.html">xrfdc.h</a>&gt;</code></p>

<p>Initializes a specific <a class="el" href="struct_x_r_fdc.html" title="RFdc Structure. ">XRFdc</a> instance such that the driver is ready to use. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the XRfdc instance. </td></tr>
    <tr><td class="paramname">Config</td><td>is a reference to a structure containing information about xrfdc. This function initializes an InstancePtr object for a specific device specified by the contents of Config.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XRFDC_SUCCESS if successful.</li>
</ul>
</dd></dl>
<dl class="section note"><dt>Note</dt><dd>The user needs to first call the <a class="el" href="group__rfdc__v2__0.html#ga80407a3a6737440fa38fc79eee240ad2" title="Looks up the device configuration based on the unique device ID. ">XRFdc_LookupConfig()</a> API which returns the Configuration structure pointer which is passed as a parameter to the <a class="el" href="group__xrfdc__v2__0.html#gae2e2acdd37e3fea039811211ac31a83c" title="Initializes a specific XRFdc instance such that the driver is ready to use. ">XRFdc_CfgInitialize()</a> API. </dd></dl>

</div>
</div>
<a id="gadfcff833fb9078071546a872f78b03a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadfcff833fb9078071546a872f78b03a1">&#9670;&nbsp;</a></span>XRFdc_DumpRegs()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XRFdc_DumpRegs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_r_fdc.html">XRFdc</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Type</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Tile_Id</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc_8h.html">xrfdc.h</a>&gt;</code></p>

<p>This Prints the offset of the register along with the content. </p>
<p>This API is meant to be used for debug purposes. It prints to the console the contents of registers for the passed Tile_Id. If -1 is passed, it prints the contents of the registers for all the tiles for the respective ADC or DAC</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the XRfdc instance. </td></tr>
    <tr><td class="paramname">Type</td><td>is ADC or DAC. 0 for ADC and 1 for DAC </td></tr>
    <tr><td class="paramname">Tile_Id</td><td>Valid values are 0-3, and -1.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None </dd></dl>

</div>
</div>
<a id="ga6af4948e4688b8364c07b4adf8572beb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6af4948e4688b8364c07b4adf8572beb">&#9670;&nbsp;</a></span>XRFdc_GetBlockStatus()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int XRFdc_GetBlockStatus </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_r_fdc.html">XRFdc</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Type</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Tile_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Block_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="struct_x_r_fdc___block_status.html">XRFdc_BlockStatus</a> *&#160;</td>
          <td class="paramname"><em>BlockStatus</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc_8h.html">xrfdc.h</a>&gt;</code></p>

<p>The API returns the requested block status. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the XRfdc instance. </td></tr>
    <tr><td class="paramname">Type</td><td>is ADC or DAC. 0 for ADC and 1 for DAC </td></tr>
    <tr><td class="paramname">Tile_Id</td><td>Valid values are 0-3, and -1. </td></tr>
    <tr><td class="paramname">Block_Id</td><td>is ADC/DAC block number inside the tile. Valid values are 0-3. <a class="el" href="struct_x_r_fdc___block_status.html" title="status of DAC or ADC blocks in the RFSoC Data converter. ">XRFdc_BlockStatus</a>. </td></tr>
    <tr><td class="paramname">BlockStatus</td><td>is Pointer to the <a class="el" href="struct_x_r_fdc___block_status.html" title="status of DAC or ADC blocks in the RFSoC Data converter. ">XRFdc_BlockStatus</a> structure through which the ADC/DAC block status is returned.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XRFDC_SUCCESS if successful.</li>
</ul>
</dd></dl>
<ul>
<li>XRFDC_FAILURE if Block not enabled.</li>
</ul>
<dl class="section note"><dt>Note</dt><dd>Common API for ADC/DAC blocks. </dd></dl>

</div>
</div>
<a id="ga02a481c242b44109db37c1c4c123fad0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga02a481c242b44109db37c1c4c123fad0">&#9670;&nbsp;</a></span>XRFdc_GetCoarseDelaySettings()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int XRFdc_GetCoarseDelaySettings </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_r_fdc.html">XRFdc</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Type</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Tile_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Block_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="struct_x_r_fdc___coarse_delay___settings.html">XRFdc_CoarseDelay_Settings</a> *&#160;</td>
          <td class="paramname"><em>CoarseDelay_Settings</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc_8h.html">xrfdc.h</a>&gt;</code></p>

<p>Coarse delay settings are returned back to the caller. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the XRfdc instance. </td></tr>
    <tr><td class="paramname">Type</td><td>is ADC or DAC. 0 for ADC and 1 for DAC </td></tr>
    <tr><td class="paramname">Tile_Id</td><td>Valid values are 0-3. </td></tr>
    <tr><td class="paramname">Block_Id</td><td>is ADC/DAC block number inside the tile. Valid values are 0-3. </td></tr>
    <tr><td class="paramname">CoarseDelay_Settings</td><td>Pointer to the <a class="el" href="struct_x_r_fdc___coarse_delay___settings.html" title="Coarse delay settings. ">XRFdc_CoarseDelay_Settings</a> structure in which the Coarse Delay settings are passed.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XRFDC_SUCCESS if successful.</li>
</ul>
</dd></dl>
<ul>
<li>XRFDC_FAILURE if Block not enabled.</li>
</ul>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

</div>
</div>
<a id="ga765c2cd2a082b51bebf12e5f77a70f2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga765c2cd2a082b51bebf12e5f77a70f2b">&#9670;&nbsp;</a></span>XRFdc_GetDecimationFactor()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int XRFdc_GetDecimationFactor </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_r_fdc.html">XRFdc</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Tile_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Block_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32 *&#160;</td>
          <td class="paramname"><em>DecimationFactor</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc_8h.html">xrfdc.h</a>&gt;</code></p>

<p>Decimation factor are returned back to the caller. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the XRfdc instance. </td></tr>
    <tr><td class="paramname">Tile_Id</td><td>Valid values are 0-3. </td></tr>
    <tr><td class="paramname">Block_Id</td><td>is ADC/DAC block number inside the tile. Valid values are 0-3. </td></tr>
    <tr><td class="paramname">DecimationFactor</td><td>Pointer to return the Decimation factor for DAC blocks.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XRFDC_SUCCESS if successful.</li>
</ul>
</dd></dl>
<ul>
<li>XRFDC_FAILURE if Block not enabled.</li>
</ul>
<dl class="section note"><dt>Note</dt><dd>Only for ADC blocks </dd></dl>

</div>
</div>
<a id="ga121c390b11e3f3b00071be0df4fefb7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga121c390b11e3f3b00071be0df4fefb7f">&#9670;&nbsp;</a></span>XRFdc_GetDecoderMode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int XRFdc_GetDecoderMode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_r_fdc.html">XRFdc</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Tile_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Block_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32 *&#160;</td>
          <td class="paramname"><em>DecoderMode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc_8h.html">xrfdc.h</a>&gt;</code></p>

<p>Decoder mode is read and returned back. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the XRfdc instance. </td></tr>
    <tr><td class="paramname">Tile_Id</td><td>Valid values are 0-3. </td></tr>
    <tr><td class="paramname">Block_Id</td><td>is DAC block number inside the tile. Valid values are 0-3. </td></tr>
    <tr><td class="paramname">DecoderMode</td><td>Valid values are 1 (Maximum SNR, for non-randomized decoder), 2 (Maximum Linearity, for randomized decoder)</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XRFDC_SUCCESS if successful.</li>
</ul>
</dd></dl>
<ul>
<li>XRFDC_FAILURE if Block not enabled.</li>
</ul>
<dl class="section note"><dt>Note</dt><dd>Only for DAC blocks </dd></dl>

</div>
</div>
<a id="gafbfe415751cb3c87aa1ec086026d18d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafbfe415751cb3c87aa1ec086026d18d4">&#9670;&nbsp;</a></span>XRFdc_GetFabRdVldWords()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int XRFdc_GetFabRdVldWords </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_r_fdc.html">XRFdc</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Type</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Tile_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Block_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32 *&#160;</td>
          <td class="paramname"><em>FabricRdVldWords</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc_8h.html">xrfdc.h</a>&gt;</code></p>

<p>This API returns the the number of fabric read valid words requested for the block. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the XRfdc instance. </td></tr>
    <tr><td class="paramname">Type</td><td>is ADC or DAC. 0 for ADC and 1 for DAC </td></tr>
    <tr><td class="paramname">Tile_Id</td><td>Valid values are 0-3. </td></tr>
    <tr><td class="paramname">Block_Id</td><td>is ADC/DAC block number inside the tile. Valid values are 0-3. </td></tr>
    <tr><td class="paramname">FabricRdVldWords</td><td>Pointer to return the fabric data rate for ADC/DAC block</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XRFDC_SUCCESS if successful.</li>
</ul>
</dd></dl>
<ul>
<li>XRFDC_FAILURE if Block not enabled.</li>
</ul>
<dl class="section note"><dt>Note</dt><dd>ADC/DAC blocks </dd></dl>

</div>
</div>
<a id="gaaef7fcdcc43f40584eb0f03253afb166"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaef7fcdcc43f40584eb0f03253afb166">&#9670;&nbsp;</a></span>XRFdc_GetFabWrVldWords()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int XRFdc_GetFabWrVldWords </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_r_fdc.html">XRFdc</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Type</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Tile_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Block_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32 *&#160;</td>
          <td class="paramname"><em>FabricWrVldWords</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc_8h.html">xrfdc.h</a>&gt;</code></p>

<p>This API returns the the number of fabric write valid words requested for the block. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the XRfdc instance. </td></tr>
    <tr><td class="paramname">Type</td><td>is ADC or DAC. 0 for ADC and 1 for DAC </td></tr>
    <tr><td class="paramname">Tile_Id</td><td>Valid values are 0-3. </td></tr>
    <tr><td class="paramname">Block_Id</td><td>is ADC/DAC block number inside the tile. Valid values are 0-3. </td></tr>
    <tr><td class="paramname">FabricWrVldWords</td><td>Pointer to return the fabric data rate for DAC block</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XRFDC_SUCCESS if successful.</li>
</ul>
</dd></dl>
<ul>
<li>XRFDC_FAILURE if Block not enabled.</li>
</ul>
<dl class="section note"><dt>Note</dt><dd>ADC/DAC blocks </dd></dl>

</div>
</div>
<a id="gae567631f87c3f222aca40c47a29cb96a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae567631f87c3f222aca40c47a29cb96a">&#9670;&nbsp;</a></span>XRFdc_GetInterpolationFactor()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int XRFdc_GetInterpolationFactor </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_r_fdc.html">XRFdc</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Tile_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Block_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32 *&#160;</td>
          <td class="paramname"><em>InterpolationFactor</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc_8h.html">xrfdc.h</a>&gt;</code></p>

<p>Interpolation factor are returned back to the caller. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the XRfdc instance. </td></tr>
    <tr><td class="paramname">Tile_Id</td><td>Valid values are 0-3. </td></tr>
    <tr><td class="paramname">Block_Id</td><td>is ADC/DAC block number inside the tile. Valid values are 0-3. </td></tr>
    <tr><td class="paramname">InterpolationFactor</td><td>Pointer to return the interpolation factor for DAC blocks.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XRFDC_SUCCESS if successful.</li>
</ul>
</dd></dl>
<ul>
<li>XRFDC_FAILURE if Block not enabled.</li>
</ul>
<dl class="section note"><dt>Note</dt><dd>Only for DAC blocks </dd></dl>

</div>
</div>
<a id="ga6f7503891f40bcd0ade5e90e0869bf1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6f7503891f40bcd0ade5e90e0869bf1a">&#9670;&nbsp;</a></span>XRFdc_GetIntrStatus()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XRFdc_GetIntrStatus </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_r_fdc.html">XRFdc</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Type</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Tile_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Block_Id</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc_8h.html">xrfdc.h</a>&gt;</code></p>

<p>This function returns the interrupt status read from Interrupt Status Register(ISR). </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the XSysMonPsu instance. </td></tr>
    <tr><td class="paramname">Type</td><td>is ADC or DAC. 0 for ADC and 1 for DAC </td></tr>
    <tr><td class="paramname">Tile_Id</td><td>Valid values are 0-3, and -1. </td></tr>
    <tr><td class="paramname">Block_Id</td><td>is ADC/DAC block number inside the tile. Valid values are 0-3.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>A 32-bit value representing the contents of the Interrupt Status Registers (FIFO interface, Decoder interface, Data Path Interface)</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

</div>
</div>
<a id="ga19f6d7bf003e333fb4c946a9aba9439b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga19f6d7bf003e333fb4c946a9aba9439b">&#9670;&nbsp;</a></span>XRFdc_GetIPStatus()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int XRFdc_GetIPStatus </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_r_fdc.html">XRFdc</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="struct_x_r_fdc___i_p_status.html">XRFdc_IPStatus</a> *&#160;</td>
          <td class="paramname"><em>IPStatus</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc_8h.html">xrfdc.h</a>&gt;</code></p>

<p>The API returns the IP status. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the XRfdc instance. </td></tr>
    <tr><td class="paramname">IPStatus</td><td>Pointer to the <a class="el" href="struct_x_r_fdc___i_p_status.html" title="RFSoC Data converter IP status. ">XRFdc_IPStatus</a> structure through which the status is returned.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XRFDC_SUCCESS if successful.</li>
</ul>
</dd></dl>
<ul>
<li>XRFDC_FAILURE if IP not ready.</li>
</ul>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

</div>
</div>
<a id="gaf4419da2524dfcfb7c62ea7d7c4ee9bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf4419da2524dfcfb7c62ea7d7c4ee9bc">&#9670;&nbsp;</a></span>XRFdc_GetMixerSettings()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int XRFdc_GetMixerSettings </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_r_fdc.html">XRFdc</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Type</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Tile_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Block_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="struct_x_r_fdc___mixer___settings.html">XRFdc_Mixer_Settings</a> *&#160;</td>
          <td class="paramname"><em>Mixer_Settings</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc_8h.html">xrfdc.h</a>&gt;</code></p>

<p>The API returns back Mixer/NCO settings to the caller. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the XRfdc instance. </td></tr>
    <tr><td class="paramname">Type</td><td>is ADC or DAC. 0 for ADC and 1 for DAC </td></tr>
    <tr><td class="paramname">Tile_Id</td><td>Valid values are 0-3. </td></tr>
    <tr><td class="paramname">Block_Id</td><td>is ADC/DAC block number inside the tile. Valid values are 0-3. </td></tr>
    <tr><td class="paramname">Mixer_Settings</td><td>Pointer to the <a class="el" href="struct_x_r_fdc___mixer___settings.html" title="Mixer settings. ">XRFdc_Mixer_Settings</a> structure in which the Mixer/NCO settings are passed.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XRFDC_SUCCESS if successful.</li>
</ul>
</dd></dl>
<ul>
<li>XRFDC_FAILURE if Block not enabled.</li>
</ul>
<dl class="section note"><dt>Note</dt><dd>None </dd></dl>

</div>
</div>
<a id="ga4752001188ad3b2febfa51bb1e4471ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4752001188ad3b2febfa51bb1e4471ae">&#9670;&nbsp;</a></span>XRFdc_GetNyquistZone()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int XRFdc_GetNyquistZone </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_r_fdc.html">XRFdc</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Type</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Tile_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Block_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32 *&#160;</td>
          <td class="paramname"><em>NyquistZone</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc_8h.html">xrfdc.h</a>&gt;</code></p>

<p>Get the Nyquist zone. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the XRfdc instance. </td></tr>
    <tr><td class="paramname">Type</td><td>is ADC or DAC. 0 for ADC and 1 for DAC </td></tr>
    <tr><td class="paramname">Tile_Id</td><td>Valid values are 0-3. </td></tr>
    <tr><td class="paramname">Block_Id</td><td>is ADC/DAC block number inside the tile. Valid values are 0-3. </td></tr>
    <tr><td class="paramname">NyquistZone</td><td>Pointer to return the Nyquist zone.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XRFDC_SUCCESS if successful.</li>
<li>XRFDC_FAILURE if Tile not enabled.</li>
</ul>
</dd></dl>
<dl class="section note"><dt>Note</dt><dd>Common API for ADC/DAC blocks </dd></dl>

</div>
</div>
<a id="gaca1e37bf1dc8acb393458f3964937762"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaca1e37bf1dc8acb393458f3964937762">&#9670;&nbsp;</a></span>XRFdc_GetOutputCurr()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int XRFdc_GetOutputCurr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_r_fdc.html">XRFdc</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Tile_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Block_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int *&#160;</td>
          <td class="paramname"><em>OutputCurr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc_8h.html">xrfdc.h</a>&gt;</code></p>

<p>Get Output Current for DAC block. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the XRfdc instance. </td></tr>
    <tr><td class="paramname">Tile_Id</td><td>Valid values are 0-3. </td></tr>
    <tr><td class="paramname">Block_Id</td><td>is ADC/DAC block number inside the tile. Valid values are 0-3. </td></tr>
    <tr><td class="paramname">OutputCurr</td><td>pointer to return the output current.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>Return Output Current for DAC block </li>
</ul>
</dd></dl>

</div>
</div>
<a id="ga0c926fa865f44fb4aae4a4fd9d9d114e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0c926fa865f44fb4aae4a4fd9d9d114e">&#9670;&nbsp;</a></span>XRFdc_GetQMCSettings()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int XRFdc_GetQMCSettings </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_r_fdc.html">XRFdc</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Type</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Tile_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Block_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="struct_x_r_fdc___q_m_c___settings.html">XRFdc_QMC_Settings</a> *&#160;</td>
          <td class="paramname"><em>QMC_Settings</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc_8h.html">xrfdc.h</a>&gt;</code></p>

<p>QMC settings are returned back to the caller through this API. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the XRfdc instance. </td></tr>
    <tr><td class="paramname">Type</td><td>is ADC or DAC. 0 for ADC and 1 for DAC </td></tr>
    <tr><td class="paramname">Tile_Id</td><td>Valid values are 0-3. </td></tr>
    <tr><td class="paramname">Block_Id</td><td>is ADC/DAC block number inside the tile. Valid values are 0-3. </td></tr>
    <tr><td class="paramname">QMC_Settings</td><td>Pointer to the <a class="el" href="struct_x_r_fdc___q_m_c___settings.html" title="QMC settings. ">XRFdc_QMC_Settings</a> structure in which the QMC settings are passed.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XRFDC_SUCCESS if successful.</li>
</ul>
</dd></dl>
<ul>
<li>XRFDC_FAILURE if Block not enabled.</li>
</ul>
<dl class="section note"><dt>Note</dt><dd>None </dd></dl>

</div>
</div>
<a id="gaa861c23cea439d20ed3f9e2ed579ccc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa861c23cea439d20ed3f9e2ed579ccc8">&#9670;&nbsp;</a></span>XRFdc_GetSignalFlow()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XRFdc_GetSignalFlow </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_r_fdc.html">XRFdc</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Type</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Tile_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>AnalogDataPath</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32 *&#160;</td>
          <td class="paramname"><em>ConnectedIData</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32 *&#160;</td>
          <td class="paramname"><em>ConnectedQData</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc_8h.html">xrfdc.h</a>&gt;</code></p>

<p>Reads back the multiband configuration. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the XRfdc instance. </td></tr>
    <tr><td class="paramname">Type</td><td>is ADC or DAC. 0 for ADC and 1 for DAC </td></tr>
    <tr><td class="paramname">Tile_Id</td><td>Valid values are 0-3. </td></tr>
    <tr><td class="paramname">AnalogDataPath</td><td>for which the multi band configuration is targeted </td></tr>
    <tr><td class="paramname">ConnectedIData</td><td>is Connected I data path to be readback </td></tr>
    <tr><td class="paramname">ConnectedQData</td><td>is Connected Q data path to be readback</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XRFDC_SUCCESS if successful.</li>
</ul>
</dd></dl>
<ul>
<li>XRFDC_FAILURE if Block not enabled.</li>
</ul>
<dl class="section note"><dt>Note</dt><dd>Common API for ADC/DAC blocks </dd></dl>

</div>
</div>
<a id="gad653ab54ca653567824705b7d88aa088"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad653ab54ca653567824705b7d88aa088">&#9670;&nbsp;</a></span>XRFdc_GetThresholdSettings()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int XRFdc_GetThresholdSettings </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_r_fdc.html">XRFdc</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Tile_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Block_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="struct_x_r_fdc___threshold___settings.html">XRFdc_Threshold_Settings</a> *&#160;</td>
          <td class="paramname"><em>Threshold_Settings</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc_8h.html">xrfdc.h</a>&gt;</code></p>

<p>Threshold settings are read from the corresponding registers and are passed back to the caller. </p>
<p>There can be two threshold settings: threshold0 and threshold1. Both of them are independent of each other. The function returns the requested threshold (which can be threshold0, threshold1, or both.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the XRfdc instance. </td></tr>
    <tr><td class="paramname">Tile_Id</td><td>Valid values are 0-3. </td></tr>
    <tr><td class="paramname">Block_Id</td><td>is ADC/DAC block number inside the tile. Valid values are 0-3. </td></tr>
    <tr><td class="paramname">Threshold_Settings</td><td>Pointer through which the register settings for thresholds are passed back..</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XRFDC_SUCCESS if successful.</li>
</ul>
</dd></dl>
<ul>
<li>XRFDC_FAILURE if Block not enabled.</li>
</ul>
<dl class="section note"><dt>Note</dt><dd>Only for ADC blocks </dd></dl>

</div>
</div>
<a id="ga859c77cd1e6c8bef5471191fea0506c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga859c77cd1e6c8bef5471191fea0506c2">&#9670;&nbsp;</a></span>XRFdc_IntrClr()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XRFdc_IntrClr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_r_fdc.html">XRFdc</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Type</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Tile_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Block_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>IntrMask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc_8h.html">xrfdc.h</a>&gt;</code></p>

<p>This function clear the interrupts. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the XSysMonPsu instance. </td></tr>
    <tr><td class="paramname">Type</td><td>is ADC or DAC. 0 for ADC and 1 for DAC </td></tr>
    <tr><td class="paramname">Tile_Id</td><td>Valid values are 0-3, and -1. </td></tr>
    <tr><td class="paramname">Block_Id</td><td>is ADC/DAC block number inside the tile. Valid values are 0-3. </td></tr>
    <tr><td class="paramname">IntrMask</td><td>contains the interrupts to be cleared.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>A 32-bit value representing the contents of the Interrupt Status Registers (FIFO interface, Decoder interface, Data Path Interface)</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

</div>
</div>
<a id="ga71b7237a21b8c89606ae0324cef4e51f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga71b7237a21b8c89606ae0324cef4e51f">&#9670;&nbsp;</a></span>XRFdc_IntrDisable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XRFdc_IntrDisable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_r_fdc.html">XRFdc</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Type</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Tile_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Block_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>IntrMask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc_8h.html">xrfdc.h</a>&gt;</code></p>

<p>This function clears the interrupt mask. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_r_fdc.html" title="RFdc Structure. ">XRFdc</a> instance </td></tr>
    <tr><td class="paramname">Type</td><td>is ADC or DAC. 0 for ADC and 1 for DAC </td></tr>
    <tr><td class="paramname">Tile_Id</td><td>Valid values are 0-3, and -1. </td></tr>
    <tr><td class="paramname">Block_Id</td><td>is ADC/DAC block number inside the tile. Valid values are 0-3. </td></tr>
    <tr><td class="paramname">IntrMask</td><td>contains the interrupts to be disabled. '1' disables an interrupt, and '0' remains no change.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

</div>
</div>
<a id="ga20977dd21ac50cb8c2ccdf30916cbb4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga20977dd21ac50cb8c2ccdf30916cbb4b">&#9670;&nbsp;</a></span>XRFdc_IntrEnable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XRFdc_IntrEnable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_r_fdc.html">XRFdc</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Type</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Tile_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Block_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>IntrMask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc_8h.html">xrfdc.h</a>&gt;</code></p>

<p>This function sets the interrupt mask. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_r_fdc.html" title="RFdc Structure. ">XRFdc</a> instance </td></tr>
    <tr><td class="paramname">Type</td><td>is ADC or DAC. 0 for ADC and 1 for DAC </td></tr>
    <tr><td class="paramname">Tile_Id</td><td>Valid values are 0-3, and -1. </td></tr>
    <tr><td class="paramname">Block_Id</td><td>is ADC/DAC block number inside the tile. Valid values are 0-3. </td></tr>
    <tr><td class="paramname">IntrMask</td><td>contains the interrupts to be enabled. '1' enables an interrupt, and '0' disables.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

</div>
</div>
<a id="ga816f3d631fe5565d54fc29cbe9ef55d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga816f3d631fe5565d54fc29cbe9ef55d3">&#9670;&nbsp;</a></span>XRFdc_IntrHandler()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int XRFdc_IntrHandler </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Vector</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">void *&#160;</td>
          <td class="paramname"><em>XRFdcPtr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc_8h.html">xrfdc.h</a>&gt;</code></p>

<p>This function is the interrupt handler for the driver. </p>
<p>It must be connected to an interrupt system by the application such that it can be called when an interrupt occurs.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Vector</td><td>is interrupt vector number. Libmetal status handler expects two parameters in the handler prototype, hence kept this parameter. This is not used inside the interrupt handler API. </td></tr>
    <tr><td class="paramname">XRFdcPtr</td><td>contains a pointer to the driver instance</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>Vector param is not useful inside the interrupt handler, hence typecast with void to remove compilation warning. </dd></dl>

<p class="reference">References <a class="el" href="group__rfdc__v2__0.html#gabaa3a5ffa7b8ceb71a6a0a6368db1cc5">XRFDC_COMMON_INTR_STS</a>, <a class="el" href="group__rfdc__v2__0.html#gafa32febc88de50e27876951fcef08404">XRFDC_EN_INTR_ADC_TILE0_MASK</a>, <a class="el" href="group__rfdc__v2__0.html#gaf4b9481fed6e5a553b55c19d6d7497f5">XRFDC_EN_INTR_ADC_TILE1_MASK</a>, <a class="el" href="group__rfdc__v2__0.html#ga01e5540f9f534537423b630e4e54918b">XRFDC_EN_INTR_ADC_TILE2_MASK</a>, <a class="el" href="group__rfdc__v2__0.html#gae958fe3be726be4e084826249f95bd11">XRFDC_EN_INTR_ADC_TILE3_MASK</a>, <a class="el" href="group__rfdc__v2__0.html#ga317da2c63928b37f9bb42b4d495d8cb7">XRFDC_EN_INTR_DAC_TILE0_MASK</a>, <a class="el" href="group__rfdc__v2__0.html#ga0c0d6ec0c0b66319aaed16e5d96e3d2e">XRFDC_EN_INTR_DAC_TILE1_MASK</a>, <a class="el" href="group__rfdc__v2__0.html#gacbee37ae1d1fcc53480fe4723cd7ae7a">XRFDC_EN_INTR_DAC_TILE2_MASK</a>, <a class="el" href="group__rfdc__v2__0.html#ga84efae256203302b458cc24f7c387a41">XRFDC_EN_INTR_DAC_TILE3_MASK</a>, and <a class="el" href="group__rfdc__v2__0.html#ga0617225f23684b78001b141ad96d5ee5">XRFdc_ReadReg16</a>.</p>

</div>
</div>
<a id="ga80407a3a6737440fa38fc79eee240ad2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga80407a3a6737440fa38fc79eee240ad2">&#9670;&nbsp;</a></span>XRFdc_LookupConfig()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="struct_x_r_fdc___config.html">XRFdc_Config</a> * XRFdc_LookupConfig </td>
          <td>(</td>
          <td class="paramtype">u16&#160;</td>
          <td class="paramname"><em>DeviceId</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc_8h.html">xrfdc.h</a>&gt;</code></p>

<p>Looks up the device configuration based on the unique device ID. </p>
<p>A table contains the configuration info for each device in the system.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DeviceId</td><td>contains the ID of the device to look up the configuration for.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd></dd></dl>
<p>A pointer to the configuration found or NULL if the specified device ID was not found. See <a class="el" href="xrfdc_8h.html">xrfdc.h</a> for the definition of <a class="el" href="struct_x_r_fdc___config.html" title="RFdc Config Structure. ">XRFdc_Config</a>.</p>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

</div>
</div>
<a id="ga897743a1dcfd75e199bc6c48a9a0c228"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga897743a1dcfd75e199bc6c48a9a0c228">&#9670;&nbsp;</a></span>XRFdc_Reset()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int XRFdc_Reset </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_r_fdc.html">XRFdc</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Type</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Tile_Id</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc_8h.html">xrfdc.h</a>&gt;</code></p>

<p>The API resets the requested tile. </p>
<p>It can reset all the tiles as well. In the process, all existing register settings are cleared and are replaced with the settings initially configured (through the GUI).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the XRfdc instance. </td></tr>
    <tr><td class="paramname">Type</td><td>is ADC or DAC. 0 for ADC and 1 for DAC </td></tr>
    <tr><td class="paramname">Tile_Id</td><td>Valid values are 0-3, and -1.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XRFDC_SUCCESS if successful.</li>
</ul>
</dd></dl>
<ul>
<li>XRFDC_FAILURE if tile is not enabled or available</li>
</ul>
<dl class="section note"><dt>Note</dt><dd>None </dd></dl>

</div>
</div>
<a id="ga73654e8fd0c850d5408fe17af1f87c09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga73654e8fd0c850d5408fe17af1f87c09">&#9670;&nbsp;</a></span>XRFdc_ResetNCOPhase()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int XRFdc_ResetNCOPhase </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_r_fdc.html">XRFdc</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Type</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Tile_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Block_Id</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc_8h.html">xrfdc.h</a>&gt;</code></p>

<p>Resets the NCO phase of the current block phase accumulator. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the XRfdc instance. </td></tr>
    <tr><td class="paramname">Type</td><td>is ADC or DAC. 0 for ADC and 1 for DAC </td></tr>
    <tr><td class="paramname">Tile_Id</td><td>Valid values are 0-3. </td></tr>
    <tr><td class="paramname">Block_Id</td><td>is ADC/DAC block number inside the tile. Valid values are 0-3.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XRFDC_SUCCESS if successful.</li>
</ul>
</dd></dl>
<ul>
<li>XRFDC_FAILURE if Block not enabled.</li>
</ul>
<dl class="section note"><dt>Note</dt><dd>None </dd></dl>

</div>
</div>
<a id="ga69ed13660fb7bf492ae9917d6158260b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga69ed13660fb7bf492ae9917d6158260b">&#9670;&nbsp;</a></span>XRFdc_SetCoarseDelaySettings()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int XRFdc_SetCoarseDelaySettings </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_r_fdc.html">XRFdc</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Type</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Tile_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Block_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="struct_x_r_fdc___coarse_delay___settings.html">XRFdc_CoarseDelay_Settings</a> *&#160;</td>
          <td class="paramname"><em>CoarseDelay_Settings</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc_8h.html">xrfdc.h</a>&gt;</code></p>

<p>Coarse delay settings passed are used to update the corresponding block level registers. </p>
<p>Driver structure is updated with the new values.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the XRfdc instance. </td></tr>
    <tr><td class="paramname">Type</td><td>is ADC or DAC. 0 for ADC and 1 for DAC </td></tr>
    <tr><td class="paramname">Tile_Id</td><td>Valid values are 0-3. </td></tr>
    <tr><td class="paramname">Block_Id</td><td>is ADC/DAC block number inside the tile. Valid values are 0-3. </td></tr>
    <tr><td class="paramname">CoarseDelay_Settings</td><td>is Pointer to the <a class="el" href="struct_x_r_fdc___coarse_delay___settings.html" title="Coarse delay settings. ">XRFdc_CoarseDelay_Settings</a> structure in which the CoarseDelay settings are passed.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XRFDC_SUCCESS if successful.</li>
</ul>
</dd></dl>
<ul>
<li>XRFDC_FAILURE if Block not enabled.</li>
</ul>
<dl class="section note"><dt>Note</dt><dd>None </dd></dl>

</div>
</div>
<a id="ga1b3d142b4c06bf8eed31c5e26e3ffb42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1b3d142b4c06bf8eed31c5e26e3ffb42">&#9670;&nbsp;</a></span>XRFdc_SetDecoderMode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int XRFdc_SetDecoderMode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_r_fdc.html">XRFdc</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Tile_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Block_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>DecoderMode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc_8h.html">xrfdc.h</a>&gt;</code></p>

<p>Decoder mode is updated into the relevant registers. </p>
<p>Driver structure is updated with the new values.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the XRfdc instance. </td></tr>
    <tr><td class="paramname">Tile_Id</td><td>Valid values are 0-3. </td></tr>
    <tr><td class="paramname">Block_Id</td><td>is DAC block number inside the tile. Valid values are 0-3. </td></tr>
    <tr><td class="paramname">DecoderMode</td><td>Valid values are 1 (Maximum SNR, for non- randomized decoder), 2 (Maximum Linearity, for randomized decoder)</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XRFDC_SUCCESS if successful.</li>
</ul>
</dd></dl>
<ul>
<li>XRFDC_FAILURE if Block not enabled.</li>
</ul>
<dl class="section note"><dt>Note</dt><dd>Only DAC blocks </dd></dl>

</div>
</div>
<a id="gac76aa34c4697461f941538eb0c15b384"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac76aa34c4697461f941538eb0c15b384">&#9670;&nbsp;</a></span>XRFdc_SetFabRdVldWords()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int XRFdc_SetFabRdVldWords </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_r_fdc.html">XRFdc</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Tile_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Block_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>FabricRdVldWords</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc_8h.html">xrfdc.h</a>&gt;</code></p>

<p>Fabric data rate for the requested ADC block is set by writing to the corresponding register. </p>
<p>The function writes the number of valid read words for the requested ADC block.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the XRfdc instance. </td></tr>
    <tr><td class="paramname">Tile_Id</td><td>Valid values are 0-3. </td></tr>
    <tr><td class="paramname">Block_Id</td><td>is ADC block number inside the tile. Valid values are 0-3. </td></tr>
    <tr><td class="paramname">FabricRdVldWords</td><td>is Read fabric rate to be set for ADC block.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XRFDC_SUCCESS if successful.</li>
</ul>
</dd></dl>
<ul>
<li>XRFDC_FAILURE if Block not enabled.</li>
</ul>
<dl class="section note"><dt>Note</dt><dd>Only for ADC blocks </dd></dl>

</div>
</div>
<a id="gacf4b20c482afb426dd41e3538b9592a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacf4b20c482afb426dd41e3538b9592a1">&#9670;&nbsp;</a></span>XRFdc_SetFabWrVldWords()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int XRFdc_SetFabWrVldWords </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_r_fdc.html">XRFdc</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Tile_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Block_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>FabricWrVldWords</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc_8h.html">xrfdc.h</a>&gt;</code></p>

<p>Fabric data rate for the requested DAC block is set by writing to the corresponding register. </p>
<p>The function writes the number of valid write words for the requested DAC block.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the XRfdc instance. </td></tr>
    <tr><td class="paramname">Tile_Id</td><td>Valid values are 0-3. </td></tr>
    <tr><td class="paramname">Block_Id</td><td>is ADC/DAC block number inside the tile. Valid values are 0-3. </td></tr>
    <tr><td class="paramname">FabricWrVldWords</td><td>is write fabric rate to be set for DAC block.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XRFDC_SUCCESS if successful.</li>
</ul>
</dd></dl>
<ul>
<li>XRFDC_FAILURE if Block not enabled.</li>
</ul>
<dl class="section note"><dt>Note</dt><dd>Only for DAC blocks </dd></dl>

</div>
</div>
<a id="ga675254e8954dad248703d2cfa9a919db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga675254e8954dad248703d2cfa9a919db">&#9670;&nbsp;</a></span>XRFdc_SetMixerSettings()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int XRFdc_SetMixerSettings </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_r_fdc.html">XRFdc</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Type</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Tile_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Block_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="struct_x_r_fdc___mixer___settings.html">XRFdc_Mixer_Settings</a> *&#160;</td>
          <td class="paramname"><em>Mixer_Settings</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc_8h.html">xrfdc.h</a>&gt;</code></p>

<p>The API is used to update various mixer settings, fine, coarse, NCO etc. </p>
<p>Mixer/NCO settings passed are used to update the corresponding block level registers. Driver structure is updated with the new values.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the XRfdc instance. </td></tr>
    <tr><td class="paramname">Type</td><td>is ADC or DAC. 0 for ADC and 1 for DAC </td></tr>
    <tr><td class="paramname">Tile_Id</td><td>Valid values are 0-3. </td></tr>
    <tr><td class="paramname">Block_Id</td><td>is ADC/DAC block number inside the tile. Valid values are 0-3. </td></tr>
    <tr><td class="paramname">Mixer_Settings</td><td>Pointer to the <a class="el" href="struct_x_r_fdc___mixer___settings.html" title="Mixer settings. ">XRFdc_Mixer_Settings</a> structure in which the Mixer/NCO settings are passed.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XRFDC_SUCCESS if successful.</li>
</ul>
</dd></dl>
<ul>
<li>XRFDC_FAILURE if Block not enabled.</li>
</ul>
<dl class="section note"><dt>Note</dt><dd>None </dd></dl>

</div>
</div>
<a id="gaef68641092a0d79cdf1b344f2bef02c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaef68641092a0d79cdf1b344f2bef02c1">&#9670;&nbsp;</a></span>XRFdc_SetNyquistZone()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int XRFdc_SetNyquistZone </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_r_fdc.html">XRFdc</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Type</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Tile_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Block_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>NyquistZone</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc_8h.html">xrfdc.h</a>&gt;</code></p>

<p>Set the Nyquist zone. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the XRfdc instance. </td></tr>
    <tr><td class="paramname">Type</td><td>is ADC or DAC. 0 for ADC and 1 for DAC </td></tr>
    <tr><td class="paramname">Tile_Id</td><td>Valid values are 0-3. </td></tr>
    <tr><td class="paramname">Block_Id</td><td>is ADC/DAC block number inside the tile. Valid values are 0-3. </td></tr>
    <tr><td class="paramname">NyquistZone</td><td>valid values are 1 (Odd),2 (Even).</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XRFDC_SUCCESS if successful.</li>
<li>XRFDC_FAILURE if Tile not enabled.</li>
</ul>
</dd></dl>
<dl class="section note"><dt>Note</dt><dd>Common API for ADC/DAC blocks </dd></dl>

</div>
</div>
<a id="gaec58790f51564e2b59b95e01cb89fe22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaec58790f51564e2b59b95e01cb89fe22">&#9670;&nbsp;</a></span>XRFdc_SetQMCSettings()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int XRFdc_SetQMCSettings </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_r_fdc.html">XRFdc</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Type</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Tile_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Block_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="struct_x_r_fdc___q_m_c___settings.html">XRFdc_QMC_Settings</a> *&#160;</td>
          <td class="paramname"><em>QMC_Settings</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc_8h.html">xrfdc.h</a>&gt;</code></p>

<p>This API is used to update various QMC settings, eg gain, phase, offset etc. </p>
<p>QMC settings passed are used to update the corresponding block level registers. Driver structure is updated with the new values.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the XRfdc instance. </td></tr>
    <tr><td class="paramname">Type</td><td>is ADC or DAC. 0 for ADC and 1 for DAC </td></tr>
    <tr><td class="paramname">Tile_Id</td><td>Valid values are 0-3. </td></tr>
    <tr><td class="paramname">Block_Id</td><td>is ADC/DAC block number inside the tile. Valid values are 0-3. </td></tr>
    <tr><td class="paramname">QMC_Settings</td><td>is Pointer to the <a class="el" href="struct_x_r_fdc___q_m_c___settings.html" title="QMC settings. ">XRFdc_QMC_Settings</a> structure in which the QMC settings are passed.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XRFDC_SUCCESS if successful.</li>
</ul>
</dd></dl>
<ul>
<li>XRFDC_FAILURE if Block not enabled.</li>
</ul>
<dl class="section note"><dt>Note</dt><dd>None </dd></dl>

</div>
</div>
<a id="gac408db4f3e995007ee24c8bd56d05848"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac408db4f3e995007ee24c8bd56d05848">&#9670;&nbsp;</a></span>XRFdc_SetSignalFlow()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XRFdc_SetSignalFlow </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_r_fdc.html">XRFdc</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Type</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Tile_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>AnalogDataPath</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>ConnectIData</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>ConnectQData</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc_8h.html">xrfdc.h</a>&gt;</code></p>

<p>Sets up multiband configuration. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the XRfdc instance. </td></tr>
    <tr><td class="paramname">Type</td><td>is ADC or DAC. 0 for ADC and 1 for DAC </td></tr>
    <tr><td class="paramname">Tile_Id</td><td>Valid values are 0-3. </td></tr>
    <tr><td class="paramname">AnalogDataPath</td><td>to be connected to the requested I or Q data </td></tr>
    <tr><td class="paramname">ConnectIData</td><td>is I data path to be connected to a requested analog data path </td></tr>
    <tr><td class="paramname">ConnectQData</td><td>is Q data path to be connected to a requested analog data path</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XRFDC_SUCCESS if successful.</li>
</ul>
</dd></dl>
<ul>
<li>XRFDC_FAILURE if Block not enabled.</li>
</ul>
<dl class="section note"><dt>Note</dt><dd>Common API for ADC/DAC blocks </dd></dl>

</div>
</div>
<a id="gaab67d654d8e0eaa66fbd65c5f1b66823"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaab67d654d8e0eaa66fbd65c5f1b66823">&#9670;&nbsp;</a></span>XRFdc_SetStatusHandler()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XRFdc_SetStatusHandler </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_r_fdc.html">XRFdc</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">void *&#160;</td>
          <td class="paramname"><em>CallBackRef</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__rfdc__v2__0.html#gabb0f740e1130c269f9a789b41e9f0e34">XRFdc_StatusHandler</a>&#160;</td>
          <td class="paramname"><em>FunctionPtr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc_8h.html">xrfdc.h</a>&gt;</code></p>

<p>This function sets the status callback function, the status handler, which the driver calls when it encounters conditions that should be reported to the higher layer software. </p>
<p>The handler executes in an interrupt context, so the amount of processing should be minimized</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_r_fdc.html" title="RFdc Structure. ">XRFdc</a> instance. </td></tr>
    <tr><td class="paramname">CallBackRef</td><td>is the upper layer callback reference passed back when the callback function is invoked. </td></tr>
    <tr><td class="paramname">FunctionPtr</td><td>is the pointer to the callback function.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd></dd></dl>
<p>The handler is called within interrupt context, so it should finish its work quickly. </p>

</div>
</div>
<a id="gabacb3beabcc114b242e8639a752b60ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabacb3beabcc114b242e8639a752b60ac">&#9670;&nbsp;</a></span>XRFdc_SetThresholdSettings()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int XRFdc_SetThresholdSettings </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_r_fdc.html">XRFdc</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Tile_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Block_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="struct_x_r_fdc___threshold___settings.html">XRFdc_Threshold_Settings</a> *&#160;</td>
          <td class="paramname"><em>Threshold_Settings</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc_8h.html">xrfdc.h</a>&gt;</code></p>

<p>Threshold settings are updated into the relevant registers. </p>
<p>Driver structure is updated with the new values. There can be two threshold settings: threshold0 and threshold1. Both of them are independent of each other. The function returns the requested threshold (which can be threshold0, threshold1, or both.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the XRfdc instance. </td></tr>
    <tr><td class="paramname">Tile_Id</td><td>Valid values are 0-3. </td></tr>
    <tr><td class="paramname">Block_Id</td><td>is ADC/DAC block number inside the tile. Valid values are 0-3. </td></tr>
    <tr><td class="paramname">Threshold_Settings</td><td>Pointer through which the register settings for thresholds are passed to the API.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XRFDC_SUCCESS if successful.</li>
</ul>
</dd></dl>
<ul>
<li>XRFDC_FAILURE if Block not enabled.</li>
</ul>
<dl class="section note"><dt>Note</dt><dd>Only ADC blocks </dd></dl>

</div>
</div>
<a id="gac25ed078d45d84a71eb368dcf4f82b46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac25ed078d45d84a71eb368dcf4f82b46">&#9670;&nbsp;</a></span>XRFdc_SetupFIFO()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int XRFdc_SetupFIFO </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_r_fdc.html">XRFdc</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Type</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Tile_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u8&#160;</td>
          <td class="paramname"><em>Enable</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc_8h.html">xrfdc.h</a>&gt;</code></p>

<p>Enable and Disable the ADC/DAC FIFO. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the XRfdc instance. </td></tr>
    <tr><td class="paramname">Type</td><td>is ADC or DAC. 0 for ADC and 1 for DAC </td></tr>
    <tr><td class="paramname">Tile_Id</td><td>Valid values are 0-3. </td></tr>
    <tr><td class="paramname">Enable</td><td>valid values are 1 (FIFO enable) and 0 (FIFO Disable)</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XRFDC_SUCCESS if successful.</li>
<li>XRFDC_FAILURE if Tile not enabled.</li>
</ul>
</dd></dl>
<dl class="section note"><dt>Note</dt><dd>Common API for ADC/DAC blocks </dd></dl>

</div>
</div>
<a id="gaca43e55d65feb6977e2e98dcb7eeffc2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaca43e55d65feb6977e2e98dcb7eeffc2">&#9670;&nbsp;</a></span>XRFdc_Shutdown()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int XRFdc_Shutdown </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_r_fdc.html">XRFdc</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Type</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Tile_Id</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc_8h.html">xrfdc.h</a>&gt;</code></p>

<p>The API stops the tile as requested. </p>
<p>It can also stop all the tiles if asked for. It does not clear any of the existing register settings. It just stops the requested tile(s).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the XRfdc instance. </td></tr>
    <tr><td class="paramname">Type</td><td>is ADC or DAC. 0 for ADC and 1 for DAC </td></tr>
    <tr><td class="paramname">Tile_Id</td><td>Valid values are 0-3, and -1.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XRFDC_SUCCESS if successful.</li>
</ul>
</dd></dl>
<ul>
<li>XRFDC_FAILURE if tile is not enabled or available</li>
</ul>
<dl class="section note"><dt>Note</dt><dd>None </dd></dl>

</div>
</div>
<a id="ga9824cf7082cd418bb5bfe979643acc87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9824cf7082cd418bb5bfe979643acc87">&#9670;&nbsp;</a></span>XRFdc_StartUp()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int XRFdc_StartUp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_r_fdc.html">XRFdc</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Type</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Tile_Id</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc_8h.html">xrfdc.h</a>&gt;</code></p>

<p>The API Restarts the requested tile. </p>
<p>It can restart a single tile and alternatively can restart all the tiles. Existing register settings are not lost or altered in the process. It just starts the requested tile(s).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the XRfdc instance. </td></tr>
    <tr><td class="paramname">Type</td><td>is ADC or DAC. 0 for ADC and 1 for DAC </td></tr>
    <tr><td class="paramname">Tile_Id</td><td>Valid values are 0-3, and -1.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XRFDC_SUCCESS if successful.</li>
</ul>
</dd></dl>
<ul>
<li>XRFDC_FAILURE if tile is not enabled or available</li>
</ul>
<dl class="section note"><dt>Note</dt><dd>None </dd></dl>

</div>
</div>
<a id="ga472671662332eeb179c74be92323b077"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga472671662332eeb179c74be92323b077">&#9670;&nbsp;</a></span>XRFdc_UpdateEvent()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int XRFdc_UpdateEvent </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_r_fdc.html">XRFdc</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Type</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Tile_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Block_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Event</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc_8h.html">xrfdc.h</a>&gt;</code></p>

<p>This function will trigger the update event for an event. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the XRfdc instance. </td></tr>
    <tr><td class="paramname">Type</td><td>is ADC or DAC. 0 for ADC and 1 for DAC </td></tr>
    <tr><td class="paramname">Tile_Id</td><td>Valid values are 0-3. </td></tr>
    <tr><td class="paramname">Block_Id</td><td>is ADC/DAC block number inside the tile. Valid values are 0-3. </td></tr>
    <tr><td class="paramname">Event</td><td>is for which dynamic update event will trigger. XRFDC_EVENT_* defines the different events.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XRFDC_SUCCESS if successful.</li>
</ul>
</dd></dl>
<ul>
<li>XRFDC_FAILURE if Block not enabled.</li>
</ul>
<dl class="section note"><dt>Note</dt><dd>Common API for ADC/DAC blocks </dd></dl>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="ga4f4a7c6a9a793317667a88533fc6fe48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4f4a7c6a9a793317667a88533fc6fe48">&#9670;&nbsp;</a></span>XRFdc_ConfigTable <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="struct_x_r_fdc___config.html">XRFdc_Config</a> XRFdc_ConfigTable[]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__sinit_8c.html">xrfdc_sinit.c</a>&gt;</code></p>

<p>The configuration table for devices. </p>

</div>
</div>
<a id="ga6dc0e03fec9039450fe95fc92e59c0fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6dc0e03fec9039450fe95fc92e59c0fb">&#9670;&nbsp;</a></span>XRFdc_ConfigTable <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="struct_x_r_fdc___config.html">XRFdc_Config</a> XRFdc_ConfigTable[XPAR_XRFDC_NUM_INSTANCES]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xrfdc__g_8c.html">xrfdc_g.c</a>&gt;</code></p>

<p>The configuration table for devices. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Copyright &copy; 2015 Xilinx Inc. All rights reserved.</li>
  </ul>
</div>
</body>
</html>
