{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1644640859550 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1644640859551 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 12 00:40:59 2022 " "Processing started: Sat Feb 12 00:40:59 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1644640859551 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1644640859551 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dsf_timer -c dsf_timer " "Command: quartus_map --read_settings_files=on --write_settings_files=off dsf_timer -c dsf_timer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1644640859551 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1644640860121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloco1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bloco1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 bloco1 " "Found entity 1: bloco1" {  } { { "bloco1.bdf" "" { Schematic "C:/Users/rmala/Desktop/delivery 24 by professor - Copia/bloco1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644640860179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644640860179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d:/hd - jogos/meusprojetos/digital-eletronic-ii-all-deliveries-/spriint 2/delivery 22/delivery 22 fixed/archives to delivery 22/dsf_std.vhd 2 0 " "Found 2 design units, including 0 entities, in source file d:/hd - jogos/meusprojetos/digital-eletronic-ii-all-deliveries-/spriint 2/delivery 22/delivery 22 fixed/archives to delivery 22/dsf_std.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dsf_std " "Found design unit 1: dsf_std" {  } { { "D:/HD - JOGOS/MeusProjetos/DIGITAL-ELETRONIC-II-ALL-DELIVERIES-/Spriint 2/Delivery 22/Delivery 22 FIXED/archives to delivery 22/dsf_std.vhd" "" { Text "D:/HD - JOGOS/MeusProjetos/DIGITAL-ELETRONIC-II-ALL-DELIVERIES-/Spriint 2/Delivery 22/Delivery 22 FIXED/archives to delivery 22/dsf_std.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644640860668 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dsf_std-body " "Found design unit 2: dsf_std-body" {  } { { "D:/HD - JOGOS/MeusProjetos/DIGITAL-ELETRONIC-II-ALL-DELIVERIES-/Spriint 2/Delivery 22/Delivery 22 FIXED/archives to delivery 22/dsf_std.vhd" "" { Text "D:/HD - JOGOS/MeusProjetos/DIGITAL-ELETRONIC-II-ALL-DELIVERIES-/Spriint 2/Delivery 22/Delivery 22 FIXED/archives to delivery 22/dsf_std.vhd" 368 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644640860668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644640860668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsf_timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dsf_timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dsf_timer-timer_a " "Found design unit 1: dsf_timer-timer_a" {  } { { "dsf_timer.vhd" "" { Text "C:/Users/rmala/Desktop/delivery 24 by professor - Copia/dsf_timer.vhd" 112 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644640860672 ""} { "Info" "ISGN_ENTITY_NAME" "1 dsf_timer " "Found entity 1: dsf_timer" {  } { { "dsf_timer.vhd" "" { Text "C:/Users/rmala/Desktop/delivery 24 by professor - Copia/dsf_timer.vhd" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644640860672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644640860672 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "dsf_timer " "Elaborating entity \"dsf_timer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1644640860712 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q dsf_timer.vhd(237) " "Inferred latch for \"q\" at dsf_timer.vhd(237)" {  } { { "dsf_timer.vhd" "" { Text "C:/Users/rmala/Desktop/delivery 24 by professor - Copia/dsf_timer.vhd" 237 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644640860714 "|dsf_timer"}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count\[0\]~reg0 count\[0\]~reg0_emulated count\[0\]~1 " "Register \"count\[0\]~reg0\" is converted into an equivalent circuit using register \"count\[0\]~reg0_emulated\" and latch \"count\[0\]~1\"" {  } { { "dsf_timer.vhd" "" { Text "C:/Users/rmala/Desktop/delivery 24 by professor - Copia/dsf_timer.vhd" 234 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1644640861071 "|dsf_timer|count[0]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count\[1\]~reg0 count\[1\]~reg0_emulated count\[1\]~5 " "Register \"count\[1\]~reg0\" is converted into an equivalent circuit using register \"count\[1\]~reg0_emulated\" and latch \"count\[1\]~5\"" {  } { { "dsf_timer.vhd" "" { Text "C:/Users/rmala/Desktop/delivery 24 by professor - Copia/dsf_timer.vhd" 234 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1644640861071 "|dsf_timer|count[1]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count\[2\]~reg0 count\[2\]~reg0_emulated count\[2\]~9 " "Register \"count\[2\]~reg0\" is converted into an equivalent circuit using register \"count\[2\]~reg0_emulated\" and latch \"count\[2\]~9\"" {  } { { "dsf_timer.vhd" "" { Text "C:/Users/rmala/Desktop/delivery 24 by professor - Copia/dsf_timer.vhd" 234 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1644640861071 "|dsf_timer|count[2]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count\[3\]~reg0 count\[3\]~reg0_emulated count\[3\]~13 " "Register \"count\[3\]~reg0\" is converted into an equivalent circuit using register \"count\[3\]~reg0_emulated\" and latch \"count\[3\]~13\"" {  } { { "dsf_timer.vhd" "" { Text "C:/Users/rmala/Desktop/delivery 24 by professor - Copia/dsf_timer.vhd" 234 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1644640861071 "|dsf_timer|count[3]~reg0"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1644640861071 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1644640861230 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644640861230 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "35 " "Implemented 35 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1644640861258 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1644640861258 ""} { "Info" "ICUT_CUT_TM_LCELLS" "21 " "Implemented 21 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1644640861258 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1644640861258 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4637 " "Peak virtual memory: 4637 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1644640861288 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 12 00:41:01 2022 " "Processing ended: Sat Feb 12 00:41:01 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1644640861288 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1644640861288 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1644640861288 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1644640861288 ""}
