<!DOCTYPE html>
<html>
<head>
   <meta charset="utf-8">
   <meta http-equiv="X-UA-Compatible" content="IE=edge">
   <meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=1">
   <meta http-equiv="description" content="bank.m4out.html">
   <meta http-equiv="keywords" content="tl-verilog">

   <title>bank.m4out.tlv</title>

   <script src="https://ajax.googleapis.com/ajax/libs/jquery/1.11.3/jquery.min.js"></script>
   <link rel="stylesheet" href="https://ajax.googleapis.com/ajax/libs/jqueryui/1.11.4/themes/smoothness/jquery-ui.css">
   <script src="https://ajax.googleapis.com/ajax/libs/jqueryui/1.11.4/jquery-ui.min.js"></script>
   <script src="http://www.rweda.com/lib/sp_1.14-2022_10_10-beta-Pro/ide.js"></script>
   <link rel="stylesheet" href="http://www.rweda.com/lib/sp_1.14-2022_10_10-beta-Pro/ide.css" />

<style>
/*
Copyright (c) Redwood EDA, LLC
See accompanying LICENSE file for details.
*/
.tlv_ident_error {
  color: red;
  font-style: normal;
  font-weight: normal;
}
.tlv_ident_pipeline {
  color: orange;
  font-style: normal;
  font-weight: normal;
}
.tlv_ident_beh_hier_1 {
  color: #1090c0;
  font-style: normal;
  font-weight: normal;
}
.tlv_ident_beh_hier_2 {
  color: #1090c0;
  font-style: normal;
  font-weight: normal;
}
.tlv_ident_grouping {
  color: #1090c0;
  font-style: normal;
  font-weight: normal;
}
.tlv_ident_pipe_sig {
  color: purple;
  font-style: normal;
  font-weight: normal;
}
.tlv_ident_state_sig {
  color: purple;
  font-style: normal;
  font-weight: normal;
}
.tlv_ident_sig_keyword {
  color: purple;
  font-style: normal;
  font-weight: normal;
}
.tlv_ident_assigned_pipe_sig {
  color: purple;
  font-style: normal;
  font-weight: 600;
}
.tlv_ident_assigned_state_sig {
  color: purple;
  font-style: normal;
  font-weight: 600;
}
.tlv_ident_assigned_sig_keyword {
  color: purple;
  font-style: normal;
  font-weight: 600;
}
.tlv_ident_assigned_pipe_reg {
  color: purple;
  font-style: normal;
  font-weight: 600;
}
.tlv_ident_assigned_state_reg {
  color: purple;
  font-style: normal;
  font-weight: 600;
}
.tlv_ident_assigned_reg_keyword {
  color: purple;
  font-style: normal;
  font-weight: 600;
}
.tlv_ident_malformed_sig {
  color: purple;
  font-style: normal;
  font-weight: normal;
}
.tlv_ident_malformed_assigned_sig {
  color: purple;
  font-style: normal;
  font-weight: 600;
}
.tlv_ident_malformed_assigned_reg {
  color: purple;
  font-style: normal;
  font-weight: 600;
}
.tlv_ident_when {
  color: #E04010;
  font-style: normal;
  font-weight: normal;
}
.tlv_ident_sv_when {
  color: #E04010;
  font-style: normal;
  font-weight: normal;
}
.tlv_ident_phys_hier {
  color: blue;
  font-style: italic;
  font-weight: normal;
}
.tlv_ident_phys_beh_hier {
  color: #1090c0;
  font-style: normal;
  font-weight: normal;
}
.tlv_ident_stage_name {
  color: #509050;
  font-style: italic;
  font-weight: normal;
}
.tlv_ident_stage_expr {
  color: #509050;
  font-style: italic;
  font-weight: normal;
}
.tlv_ident_stage_next_operator {
  color: #509050;
  font-style: italic;
  font-weight: normal;
}
.tlv_ident_stage_incr_expr {
  color: #509050;
  font-style: italic;
  font-weight: normal;
}
.tlv_ident_stage_prev_operator {
  color: #509050;
  font-style: italic;
  font-weight: normal;
}
.tlv_ident_stage_decr_expr {
  color: #509050;
  font-style: italic;
  font-weight: normal;
}
.tlv_ident_alignment_expr_1ab {
  color: #00D000;
  font-style: normal;
  font-weight: 600;
}
.tlv_ident_alignment_expr_1c {
  color: #00D000;
  font-style: normal;
  font-weight: 600;
}
.tlv_ident_alignment_keyword_1c {
  color: #00D000;
  font-style: normal;
  font-weight: 600;
}
.tlv_ident_alignment_ahead_expr {
  color: #00D000;
  font-style: normal;
  font-weight: 600;
}
.tlv_ident_alignment_behind_expr {
  color: #00D000;
  font-style: normal;
  font-weight: 600;
}
.tlv_ident_alignment_zero_expr {
  color: #00D000;
  font-style: normal;
  font-weight: 600;
}
.tlv_ident_alignment_crosspipe_name {
  color: #00D000;
  font-style: normal;
  font-weight: 600;
}
.tlv_ident_alignment_ahead_name {
  color: #00D000;
  font-style: normal;
  font-weight: 600;
}
.tlv_ident_alignment_behind_name {
  color: #00D000;
  font-style: normal;
  font-weight: 600;
}
.tlv_ident_tlv_attribute {
  color: #503890;
  font-style: italic;
  font-weight: normal;
}
.tlv_ident_proj_rtl_attribute {
  color: #503890;
  font-style: italic;
  font-weight: normal;
}
.tlv_ident_misc_rtl_attribute {
  color: #503890;
  font-style: italic;
  font-weight: normal;
}
.tlv_ident_proj_attribute {
  color: #503890;
  font-style: italic;
  font-weight: normal;
}
.tlv_ident_sv_sig {
  color: #00008b;
  font-style: normal;
  font-weight: normal;
}
.tlv_ident_sv_datatype {
  color: DarkRed;
  font-style: normal;
  font-weight: normal;
}
.tlv_ident_keyword1 {
  color: Blue;
  font-style: normal;
  font-weight: normal;
}
.tlv_ident_comment {
  color: #808080;
  font-style: italic;
  font-weight: 600;
}
.tlv_ident_hdl_code {
  color: #00008b;
  font-style: normal;
  font-weight: normal;
}

</style>

</head>

<body>

<h2>bank.m4out.tlv</h2>

<pre>
<span class="tlx_except_node_anchor no-select"><span class=tlx_except_container>                                             <span class="tlx_except" sev="inform" title="This version of SandPiper can read this TL-X Version (1c),
but your version and license support TL-X 1d.
To up-rev this file to TL-X 1d use &quot;--scrub&quot;.">  </span></span></span><span class="line" line-num="1" source-line-num="1"><span class="tlv_ident_keyword1">\TLV_version 1c: tl-x.org</span></span>
<span class="line" line-num="2" source-line-num="2"><span class="tlv_ident_keyword1">\SV</span></span>
<span class="line" line-num="3" source-line-num="3">   <span class="tlv_ident_comment">// -------------------------------------------------------------------------------</span></span>
<span class="line" line-num="4" source-line-num="4">   <span class="tlv_ident_comment">// This example comes from Redwood EDA, LLC's TL-Verilog Tutorial Series,</span></span>
<span class="line" line-num="5" source-line-num="5">   <span class="tlv_ident_comment">// available here:</span></span>
<span class="line" line-num="6" source-line-num="6">   <span class="tlv_ident_comment">//   redwoodeda.com/lab</span></span>
<span class="line" line-num="7" source-line-num="7">   <span class="tlv_ident_comment">//</span></span>
<span class="line" line-num="8" source-line-num="8">   <span class="tlv_ident_comment">// This code implements a bank account balance.</span></span>
<span class="line" line-num="9" source-line-num="9">   <span class="tlv_ident_comment">// Transactions consist of deposits and withdrawals.</span></span>
<span class="line" line-num="10" source-line-num="10">   <span class="tlv_ident_comment">// -------------------------------------------------------------------------------</span></span>
<span class="line" line-num="11" source-line-num="11"></span>
<span class="line" line-num="12" source-line-num="12">   <span class="tlv_ident_comment">// An &quot;\SV&quot; region, like this one, is just straight SystemVerilog</span></span>
<span class="line" line-num="13" source-line-num="13">   <span class="tlv_ident_comment">// (with m4 macro preprocessing), and in this case, it's just an</span></span>
<span class="line" line-num="14" source-line-num="14">   <span class="tlv_ident_comment">// m4 macro instantiation.</span></span>
<span class="line" line-num="15" source-line-num="15"></span>
<span class="line" line-num="16" source-line-num="16">   <span class="tlv_ident_hdl_code">module bank(input logic clk, input logic reset, input logic [15:0] cyc_cnt, output logic passed, output logic failed);    </span><span class="tlv_ident_comment">/* verilator lint_off UNOPTFLAT */  </span><span class="tlv_ident_hdl_code">bit [256:0] RW_rand_raw; bit [256+63:0] RW_rand_vect; pseudo_rand #(.WIDTH(257)) pseudo_rand (clk, reset, RW_rand_raw[256:0]); assign RW_rand_vect[256+63:0] = {RW_rand_raw[62:0], RW_rand_raw};  </span><span class="tlv_ident_comment">/* verilator lint_on UNOPTFLAT */   // A generic module declaration macro instantiation</span></span>
<span class="line" line-num="17" source-line-num="17">   <span class="tlv_ident_comment">/* verilator lint_off WIDTH */</span></span>
<span class="line" line-num="18" source-line-num="18"></span>
<span class="line" line-num="19" source-line-num="19"><span class="tlv_ident_keyword1">\TLV</span></span>
<span class="line" line-num="20" source-line-num="20"></span>
<span class="line" line-num="21" source-line-num="21">   <span class="tlv_ident_pipeline" logical_entity="|bank">|bank</span></span>
<span class="line" line-num="22" source-line-num="22">      <span class="tlv_ident_stage_expr" logical_entity="|bank@0">@0</span></span>
<span class="line" line-num="23" source-line-num="23">         <span class="tlv_ident_assigned_pipe_sig" logical_entity="|bank$reset"stage_in_phases="0">$reset</span> <span class="tlv_ident_hdl_code">= </span><span class="tlv_ident_sv_sig">*</span><span class="tlv_ident_hdl_code">reset;</span></span>
<span class="line" line-num="24" source-line-num="24">      </span>
<span class="line" line-num="25" source-line-num="25">      <span class="tlv_ident_comment">// ----------------------------------------------------------------------------</span></span>
<span class="line" line-num="26" source-line-num="26">      <span class="tlv_ident_comment">// Randomize initial balance, account action, and amount to deposit or withdraw</span></span>
<span class="line" line-num="27" source-line-num="27">      <span class="tlv_ident_comment">// ----------------------------------------------------------------------------</span></span>
<span class="line" line-num="28" source-line-num="28">      <span class="tlv_ident_stage_expr" logical_entity="|bank@2">@1</span></span>
<span class="line" line-num="29" source-line-num="29">         <span class="tlv_ident_assigned_pipe_sig" logical_entity="|bank$init_balance"stage_in_phases="2">$init_balance</span><span class="tlv_ident_pipe_sig">[</span><span class="tlv_ident_hdl_code">15</span><span class="tlv_ident_pipe_sig">:</span><span class="tlv_ident_hdl_code">0</span><span class="tlv_ident_pipe_sig">] </span><span class="tlv_ident_hdl_code">= 16'b1; </span><span class="tlv_ident_comment">// initial balance</span></span>
<span class="line" line-num="30" source-line-num="30">         <span class="tlv_ident_assigned_pipe_sig" logical_entity="|bank$action"stage_in_phases="2">$action</span><span class="tlv_ident_pipe_sig">[</span><span class="tlv_ident_hdl_code">0</span><span class="tlv_ident_pipe_sig">:</span><span class="tlv_ident_hdl_code">0</span><span class="tlv_ident_pipe_sig">] </span><span class="tlv_ident_hdl_code">= </span><span class="tlv_ident_sv_sig">*</span><span class="tlv_ident_hdl_code">RW_rand_vect[(0 + (0)) % 257 +: 1]; </span><span class="tlv_ident_comment">// deposit = 0; withdrawal = 1</span></span>
<span class="line" line-num="31" source-line-num="31">         <span class="tlv_ident_assigned_pipe_sig" logical_entity="|bank$transaction"stage_in_phases="2">$transaction</span><span class="tlv_ident_pipe_sig">[</span><span class="tlv_ident_hdl_code">1</span><span class="tlv_ident_pipe_sig">:</span><span class="tlv_ident_hdl_code">0</span><span class="tlv_ident_pipe_sig">] </span><span class="tlv_ident_hdl_code">= </span><span class="tlv_ident_sv_sig">*</span><span class="tlv_ident_hdl_code">RW_rand_vect[(124 + (0)) % 257 +: 2]; </span><span class="tlv_ident_comment">// 75% chance of valid (01, 10, 11); 25% chance of invalid (00)</span></span>
<span class="line" line-num="32" source-line-num="32">         <span class="tlv_ident_assigned_pipe_sig" logical_entity="|bank$amount"stage_in_phases="2">$amount</span><span class="tlv_ident_pipe_sig">[</span><span class="tlv_ident_hdl_code">10</span><span class="tlv_ident_pipe_sig">:</span><span class="tlv_ident_hdl_code">0</span><span class="tlv_ident_pipe_sig">] </span><span class="tlv_ident_hdl_code">= </span><span class="tlv_ident_sv_sig">*</span><span class="tlv_ident_hdl_code">RW_rand_vect[(248 + (0)) % 257 +: 11]; </span><span class="tlv_ident_comment">// amount to deposit or withdraw</span></span>
<span class="line" line-num="33" source-line-num="33">      </span>
<span class="line" line-num="34" source-line-num="34">      <span class="tlv_ident_comment">// ---</span></span>
<span class="line" line-num="35" source-line-num="35">      <span class="tlv_ident_comment">// DUT</span></span>
<span class="line" line-num="36" source-line-num="36">      <span class="tlv_ident_comment">// ---</span></span>
<span class="line" line-num="37" source-line-num="37">      <span class="tlv_ident_stage_expr" logical_entity="|bank@4">@2</span></span>
<span class="line" line-num="38" source-line-num="38">         <span class="tlv_ident_assigned_pipe_sig" logical_entity="|bank$valid_transaction"stage_in_phases="4">$valid_transaction</span> <span class="tlv_ident_hdl_code">= </span><span class="tlv_ident_pipe_sig" logical_entity="|bank$transaction"stage_in_phases="4">$transaction</span> <span class="tlv_ident_hdl_code">!= 2'b0;</span></span>
<span class="line" line-num="39" source-line-num="39">         <span class="tlv_ident_assigned_pipe_sig" logical_entity="|bank$withdraw_error"stage_in_phases="4">$withdraw_error</span> <span class="tlv_ident_hdl_code">= </span><span class="tlv_ident_pipe_sig" logical_entity="|bank$action"stage_in_phases="4">$action</span> <span class="tlv_ident_hdl_code">== 1'b1 &amp;&amp; </span><span class="tlv_ident_pipe_sig" logical_entity="|bank$amount"stage_in_phases="4">$amount</span> <span class="tlv_ident_hdl_code">&gt; </span><span class="tlv_ident_state_sig" logical_entity="|bank$Balance"stage_in_phases="4">$Balance</span> <span class="tlv_ident_hdl_code">? 1'b1 : </span><span class="tlv_ident_comment">// true if withdrawal amount is greater than current balance</span></span>
<span class="line" line-num="40" source-line-num="40">                                                                   <span class="tlv_ident_hdl_code">1'b0;  </span><span class="tlv_ident_comment">// false otherwise</span></span>
<span class="line" line-num="41" source-line-num="41">         <span class="tlv_ident_assigned_pipe_sig" logical_entity="|bank$valid_transaction_or_reset"stage_in_phases="4">$valid_transaction_or_reset</span> <span class="tlv_ident_hdl_code">= (</span><span class="tlv_ident_pipe_sig" logical_entity="|bank$valid_transaction"stage_in_phases="4">$valid_transaction</span> <span class="tlv_ident_hdl_code">&amp;&amp; !</span><span class="tlv_ident_pipe_sig" logical_entity="|bank$withdraw_error"stage_in_phases="4">$withdraw_error</span><span class="tlv_ident_hdl_code">) || </span><span class="tlv_ident_pipe_sig" logical_entity="|bank$reset"stage_in_phases="4">$reset</span><span class="tlv_ident_hdl_code">;</span></span>
<span class="line" line-num="42" source-line-num="42">         </span>
<span class="line" line-num="43" source-line-num="43">         <span class="tlv_ident_when">?$valid_transaction_or_reset</span></span>
<span class="line" line-num="44" source-line-num="44">            <span class="tlv_ident_alignment_keyword_1c" logical_entity="|bank@2">%next</span><span class="tlv_ident_assigned_state_sig" logical_entity="|bank$Balance"stage_in_phases="2">$Balance</span><span class="tlv_ident_state_sig">[</span><span class="tlv_ident_hdl_code">15</span><span class="tlv_ident_state_sig">:</span><span class="tlv_ident_hdl_code">0</span><span class="tlv_ident_state_sig">] </span><span class="tlv_ident_hdl_code">= </span><span class="tlv_ident_pipe_sig" logical_entity="|bank$reset"stage_in_phases="4">$reset</span>          <span class="tlv_ident_hdl_code">? </span><span class="tlv_ident_pipe_sig" logical_entity="|bank$init_balance"stage_in_phases="4">$init_balance</span> <span class="tlv_ident_hdl_code">:      </span><span class="tlv_ident_comment">// set to init_balance at the beginning</span></span>
<span class="line" line-num="45" source-line-num="45">                                  <span class="tlv_ident_pipe_sig" logical_entity="|bank$action"stage_in_phases="4">$action</span> <span class="tlv_ident_hdl_code">== 1'b0 ? </span><span class="tlv_ident_state_sig" logical_entity="|bank$Balance"stage_in_phases="4">$Balance</span> <span class="tlv_ident_hdl_code">+ </span><span class="tlv_ident_pipe_sig" logical_entity="|bank$amount"stage_in_phases="4">$amount</span> <span class="tlv_ident_hdl_code">: </span><span class="tlv_ident_comment">// deposit amount</span></span>
<span class="line" line-num="46" source-line-num="46">                                                    <span class="tlv_ident_state_sig" logical_entity="|bank$Balance"stage_in_phases="4">$Balance</span> <span class="tlv_ident_hdl_code">- </span><span class="tlv_ident_pipe_sig" logical_entity="|bank$amount"stage_in_phases="4">$amount</span><span class="tlv_ident_hdl_code">;  </span><span class="tlv_ident_comment">// withdraw amount</span></span>
<span class="line" line-num="47" source-line-num="47">            </span>
<span class="line" line-num="48" source-line-num="48">            <span class="tlv_ident_comment">//[(1)] make $NumTransaction count how many successful transactions occur</span></span>
<span class="line" line-num="49" source-line-num="49">            <span class="tlv_ident_alignment_keyword_1c" logical_entity="|bank@2">%next</span><span class="tlv_ident_assigned_state_sig" logical_entity="|bank$NumTransaction"stage_in_phases="2">$NumTransaction</span><span class="tlv_ident_state_sig">[</span><span class="tlv_ident_hdl_code">8</span><span class="tlv_ident_state_sig">:</span><span class="tlv_ident_hdl_code">0</span><span class="tlv_ident_state_sig">] </span><span class="tlv_ident_hdl_code">= </span><span class="tlv_ident_pipe_sig" logical_entity="|bank$reset"stage_in_phases="4">$reset</span> <span class="tlv_ident_hdl_code">? 11'b1 : </span><span class="tlv_ident_state_sig" logical_entity="|bank$NumTransaction"stage_in_phases="4">$NumTransaction</span> <span class="tlv_ident_hdl_code">+ 11'b1;</span></span>
<span class="line" line-num="50" source-line-num="50">      </span>
<span class="line" line-num="51" source-line-num="51">      <span class="tlv_ident_comment">// -----------------</span></span>
<span class="line" line-num="52" source-line-num="52">      <span class="tlv_ident_comment">// Print transaction</span></span>
<span class="line" line-num="53" source-line-num="53">      <span class="tlv_ident_comment">// -----------------</span></span>
<span class="line" line-num="54" source-line-num="54">      <span class="tlv_ident_stage_expr" logical_entity="|bank@6">@3</span></span>
<span class="line" line-num="55" source-line-num="55">         <span class="tlv_ident_keyword1">\SV_plus</span></span>
<span class="line" line-num="56" source-line-num="56">            <span class="tlv_ident_hdl_code">always_ff @(posedge clk) begin</span></span>
<span class="line" line-num="57" source-line-num="57">               <span class="tlv_ident_hdl_code">if (</span><span class="tlv_ident_pipe_sig" logical_entity="|bank$valid_transaction"stage_in_phases="6">$valid_transaction</span><span class="tlv_ident_hdl_code">) begin</span></span>
<span class="line" line-num="58" source-line-num="58">                  <span class="tlv_ident_hdl_code">if (!</span><span class="tlv_ident_pipe_sig" logical_entity="|bank$withdraw_error"stage_in_phases="6">$withdraw_error</span><span class="tlv_ident_hdl_code">) begin</span></span>
<span class="line" line-num="59" source-line-num="59">                     <span class="tlv_ident_sv_sig">\</span><span class="tlv_ident_hdl_code">$display(&quot; Transaction #: </span><span class="tlv_ident_sv_sig">\</span><span class="tlv_ident_hdl_code">%0d&quot;, </span><span class="tlv_ident_state_sig" logical_entity="|bank$NumTransaction"stage_in_phases="6">$NumTransaction</span><span class="tlv_ident_hdl_code">);</span></span>
<span class="line" line-num="60" source-line-num="60">                     <span class="tlv_ident_sv_sig">\</span><span class="tlv_ident_hdl_code">$display(&quot;     $</span><span class="tlv_ident_sv_sig">\</span><span class="tlv_ident_hdl_code">%5d </span><span class="tlv_ident_sv_sig">\</span><span class="tlv_ident_hdl_code">%0s $</span><span class="tlv_ident_sv_sig">\</span><span class="tlv_ident_hdl_code">%4d = $</span><span class="tlv_ident_sv_sig">\</span><span class="tlv_ident_hdl_code">%5d&quot;, </span><span class="tlv_ident_state_sig" logical_entity="|bank$Balance"stage_in_phases="6">$Balance</span><span class="tlv_ident_hdl_code">, </span><span class="tlv_ident_pipe_sig" logical_entity="|bank$action"stage_in_phases="6">$action</span> <span class="tlv_ident_hdl_code">== 1'b0 ? &quot;+&quot; : &quot;-&quot;, </span><span class="tlv_ident_pipe_sig" logical_entity="|bank$amount"stage_in_phases="6">$amount</span><span class="tlv_ident_hdl_code">, </span><span class="tlv_ident_alignment_keyword_1c" logical_entity="|bank@4">%next</span><span class="tlv_ident_state_sig" logical_entity="|bank$Balance"stage_in_phases="4">$Balance</span><span class="tlv_ident_hdl_code">);</span></span>
<span class="line" line-num="61" source-line-num="61">                  <span class="tlv_ident_hdl_code">end else begin</span></span>
<span class="line" line-num="62" source-line-num="62">                     <span class="tlv_ident_sv_sig">\</span><span class="tlv_ident_hdl_code">$display(&quot; Error: Not enough balance to withdraw that much.&quot;);</span></span>
<span class="line" line-num="63" source-line-num="63">                     <span class="tlv_ident_sv_sig">\</span><span class="tlv_ident_hdl_code">$display(&quot;     Balance: $</span><span class="tlv_ident_sv_sig">\</span><span class="tlv_ident_hdl_code">%5d      Withdrawal Amount: $</span><span class="tlv_ident_sv_sig">\</span><span class="tlv_ident_hdl_code">%4d&quot;, </span><span class="tlv_ident_state_sig" logical_entity="|bank$Balance"stage_in_phases="6">$Balance</span><span class="tlv_ident_hdl_code">, </span><span class="tlv_ident_pipe_sig" logical_entity="|bank$amount"stage_in_phases="6">$amount</span><span class="tlv_ident_hdl_code">);</span></span>
<span class="line" line-num="64" source-line-num="64">                  <span class="tlv_ident_hdl_code">end</span></span>
<span class="line" line-num="65" source-line-num="65">               <span class="tlv_ident_hdl_code">end</span></span>
<span class="line" line-num="66" source-line-num="66">            <span class="tlv_ident_hdl_code">end</span></span>
<span class="line" line-num="67" source-line-num="67">      </span>
<span class="line" line-num="68" source-line-num="68">      <span class="tlv_ident_comment">// ---------------------------------------------------</span></span>
<span class="line" line-num="69" source-line-num="69">      <span class="tlv_ident_comment">// Test for Positive Remaining Balance after 20 Cycles</span></span>
<span class="line" line-num="70" source-line-num="70">      <span class="tlv_ident_comment">// ---------------------------------------------------</span></span>
<span class="line" line-num="71" source-line-num="71">      <span class="tlv_ident_stage_expr" logical_entity="|bank@8">@4</span></span>
<span class="line" line-num="72" source-line-num="72">         <span class="tlv_ident_alignment_keyword_1c" logical_entity="|bank@6">%next</span><span class="tlv_ident_assigned_state_sig" logical_entity="|bank$CycCount"stage_in_phases="6">$CycCount</span><span class="tlv_ident_state_sig">[</span><span class="tlv_ident_hdl_code">15</span><span class="tlv_ident_state_sig">:</span><span class="tlv_ident_hdl_code">0</span><span class="tlv_ident_state_sig">] </span><span class="tlv_ident_hdl_code">= </span><span class="tlv_ident_pipe_sig" logical_entity="|bank$reset"stage_in_phases="8">$reset</span> <span class="tlv_ident_hdl_code">? 16'b1 : </span><span class="tlv_ident_state_sig" logical_entity="|bank$CycCount"stage_in_phases="8">$CycCount</span> <span class="tlv_ident_hdl_code">+ 1;</span></span>
<span class="line" line-num="73" source-line-num="73">         <span class="tlv_ident_sv_sig">*</span><span class="tlv_ident_hdl_code">passed = </span><span class="tlv_ident_state_sig" logical_entity="|bank$Balance"stage_in_phases="8">$Balance</span> <span class="tlv_ident_hdl_code">&gt; 0 &amp;&amp; </span><span class="tlv_ident_state_sig" logical_entity="|bank$CycCount"stage_in_phases="8">$CycCount</span> <span class="tlv_ident_hdl_code">&gt; 20;</span></span>
<span class="line" line-num="74" source-line-num="74"></span>
<span class="line" line-num="75" source-line-num="75"><span class="tlv_ident_keyword1">\SV</span></span>
<span class="line" line-num="76" source-line-num="76"><span class="tlv_ident_hdl_code">endmodule</span></span>
<span class="line" line-num="77" source-line-num="77"></span>

</pre>

</body>
</html>
