{
    "full/ansiportlist_2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/ansiportlist_2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "ansiportlist_2.v",
        "max_rss(MiB)": 10.9,
        "exec_time(ms)": 39.8,
        "elaboration_time(ms)": 33.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 33.5,
        "Pi": 8,
        "Po": 60,
        "logic element": 58,
        "Adder": 10,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 13,
        "Average Path": 3,
        "Estimated LUTs": 58,
        "Total Node": 69
    },
    "full/ansiportlist/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/ansiportlist/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "ansiportlist.v",
        "max_rss(MiB)": 10.7,
        "exec_time(ms)": 39.4,
        "elaboration_time(ms)": 33,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 33.2,
        "Pi": 8,
        "Po": 60,
        "logic element": 58,
        "Adder": 10,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 13,
        "Average Path": 3,
        "Estimated LUTs": 58,
        "Total Node": 69
    },
    "full/binops/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/binops/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "binops.v",
        "max_rss(MiB)": 10.8,
        "exec_time(ms)": 39.1,
        "elaboration_time(ms)": 32.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 32.8,
        "Pi": 8,
        "Po": 60,
        "logic element": 58,
        "Adder": 10,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 13,
        "Average Path": 3,
        "Estimated LUTs": 58,
        "Total Node": 69
    },
    "full/blob_merge/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/blob_merge/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "blob_merge.v",
        "max_rss(MiB)": 66.1,
        "exec_time(ms)": 3559.4,
        "elaboration_time(ms)": 3460.6,
        "optimization_time(ms)": 11.2,
        "techmap_time(ms)": 50.9,
        "synthesis_time(ms)": 3522.6,
        "Latch Drivers": 1,
        "Pi": 35,
        "Po": 100,
        "logic element": 19660,
        "latch": 566,
        "Adder": 3351,
        "generic logic size": 4,
        "Longest Path": 785,
        "Average Path": 4,
        "Estimated LUTs": 19660,
        "Total Node": 23578
    },
    "full/bm_base_memory/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/bm_base_memory/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_base_memory.v",
        "max_rss(MiB)": 10.7,
        "exec_time(ms)": 36.5,
        "elaboration_time(ms)": 30.4,
        "optimization_time(ms)": 0.1,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 30.5,
        "Latch Drivers": 1,
        "Pi": 13,
        "Po": 12,
        "logic element": 4,
        "latch": 9,
        "Memory": 4,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 18
    },
    "full/bm_DL_four_bit_adder_continuous_assign_using_vectors/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/bm_DL_four_bit_adder_continuous_assign_using_vectors/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_DL_four_bit_adder_continuous_assign_using_vectors.v",
        "max_rss(MiB)": 10.8,
        "exec_time(ms)": 37.5,
        "elaboration_time(ms)": 31.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 31.6,
        "Pi": 9,
        "Po": 5,
        "logic element": 28,
        "generic logic size": 4,
        "Longest Path": 14,
        "Average Path": 5,
        "Estimated LUTs": 28,
        "Total Node": 28
    },
    "full/bm_sfifo_rtl/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/bm_sfifo_rtl/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_sfifo_rtl.v",
        "max_rss(MiB)": 10.8,
        "exec_time(ms)": 61.2,
        "elaboration_time(ms)": 54.6,
        "optimization_time(ms)": 0.2,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 55,
        "Latch Drivers": 1,
        "Pi": 11,
        "Po": 11,
        "logic element": 74,
        "latch": 12,
        "Adder": 20,
        "Memory": 8,
        "generic logic size": 4,
        "Longest Path": 19,
        "Average Path": 5,
        "Estimated LUTs": 74,
        "Total Node": 115
    },
    "full/cf_cordic_v_18_18_18/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/cf_cordic_v_18_18_18/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "cf_cordic_v_18_18_18.v",
        "max_rss(MiB)": 37,
        "exec_time(ms)": 929.8,
        "elaboration_time(ms)": 891.1,
        "optimization_time(ms)": 3.5,
        "techmap_time(ms)": 12.8,
        "synthesis_time(ms)": 907.4,
        "Latch Drivers": 1,
        "Pi": 56,
        "Po": 54,
        "logic element": 7042,
        "latch": 2052,
        "Adder": 2033,
        "generic logic size": 4,
        "Longest Path": 415,
        "Average Path": 4,
        "Estimated LUTs": 7042,
        "Total Node": 11128
    },
    "full/cf_cordic_v_8_8_8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/cf_cordic_v_8_8_8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "cf_cordic_v_8_8_8.v",
        "max_rss(MiB)": 15,
        "exec_time(ms)": 270.1,
        "elaboration_time(ms)": 260.1,
        "optimization_time(ms)": 0.8,
        "techmap_time(ms)": 1.4,
        "synthesis_time(ms)": 262.3,
        "Latch Drivers": 1,
        "Pi": 26,
        "Po": 24,
        "logic element": 1443,
        "latch": 432,
        "Adder": 421,
        "generic logic size": 4,
        "Longest Path": 139,
        "Average Path": 4,
        "Estimated LUTs": 1443,
        "Total Node": 2297
    },
    "full/cf_fft_256_8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/cf_fft_256_8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "cf_fft_256_8.v",
        "max_rss(MiB)": 36.6,
        "exec_time(ms)": 2267.3,
        "elaboration_time(ms)": 2227.5,
        "optimization_time(ms)": 1.1,
        "techmap_time(ms)": 16,
        "synthesis_time(ms)": 2244.6,
        "Latch Drivers": 1,
        "Pi": 35,
        "Po": 33,
        "logic element": 7583,
        "latch": 2643,
        "Adder": 549,
        "Multiplier": 30,
        "generic logic size": 4,
        "Longest Path": 328,
        "Average Path": 7,
        "Estimated LUTs": 7583,
        "Total Node": 10806
    },
    "full/cf_fir_24_16_16/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/cf_fir_24_16_16/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "cf_fir_24_16_16.v",
        "max_rss(MiB)": 47.5,
        "exec_time(ms)": 1100.7,
        "elaboration_time(ms)": 1067.5,
        "optimization_time(ms)": 1.9,
        "techmap_time(ms)": 10.5,
        "synthesis_time(ms)": 1079.8,
        "Latch Drivers": 1,
        "Pi": 417,
        "Po": 37,
        "logic element": 400,
        "latch": 2110,
        "Adder": 838,
        "Multiplier": 25,
        "generic logic size": 4,
        "Longest Path": 98,
        "Average Path": 5,
        "Estimated LUTs": 400,
        "Total Node": 3374
    },
    "full/cf_fir_3_8_8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/cf_fir_3_8_8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "cf_fir_3_8_8.v",
        "max_rss(MiB)": 11.8,
        "exec_time(ms)": 96.7,
        "elaboration_time(ms)": 89.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 89.8,
        "Latch Drivers": 1,
        "Pi": 41,
        "Po": 18,
        "logic element": 32,
        "latch": 148,
        "Adder": 55,
        "Multiplier": 4,
        "generic logic size": 4,
        "Longest Path": 33,
        "Average Path": 5,
        "Estimated LUTs": 32,
        "Total Node": 240
    },
    "full/ch_intrinsics/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/ch_intrinsics/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "ch_intrinsics.v",
        "max_rss(MiB)": 11.8,
        "exec_time(ms)": 133.4,
        "elaboration_time(ms)": 126.4,
        "optimization_time(ms)": 0.1,
        "techmap_time(ms)": 0.4,
        "synthesis_time(ms)": 126.9,
        "Latch Drivers": 1,
        "Pi": 98,
        "Po": 130,
        "logic element": 395,
        "latch": 210,
        "Memory": 8,
        "generic logic size": 4,
        "Longest Path": 53,
        "Average Path": 3,
        "Estimated LUTs": 395,
        "Total Node": 614
    },
    "full/CRC33_D264/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/CRC33_D264/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "CRC33_D264.v",
        "max_rss(MiB)": 12.2,
        "exec_time(ms)": 221.8,
        "elaboration_time(ms)": 212.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 2.3,
        "synthesis_time(ms)": 214.9,
        "Pi": 297,
        "Po": 33,
        "logic element": 552,
        "generic logic size": 4,
        "Longest Path": 19,
        "Average Path": 4,
        "Estimated LUTs": 552,
        "Total Node": 552
    },
    "full/diffeq1/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/diffeq1/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "diffeq1.v",
        "max_rss(MiB)": 11.8,
        "exec_time(ms)": 93.1,
        "elaboration_time(ms)": 85.1,
        "optimization_time(ms)": 0.2,
        "techmap_time(ms)": 0.5,
        "synthesis_time(ms)": 85.8,
        "Latch Drivers": 1,
        "Pi": 161,
        "Po": 96,
        "logic element": 641,
        "latch": 193,
        "Adder": 132,
        "Multiplier": 5,
        "generic logic size": 4,
        "Longest Path": 93,
        "Average Path": 4,
        "Estimated LUTs": 641,
        "Total Node": 972
    },
    "full/diffeq2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/diffeq2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "diffeq2.v",
        "max_rss(MiB)": 11.8,
        "exec_time(ms)": 59.1,
        "elaboration_time(ms)": 51.8,
        "optimization_time(ms)": 0.1,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 52.3,
        "Latch Drivers": 1,
        "Pi": 65,
        "Po": 96,
        "logic element": 441,
        "latch": 96,
        "Adder": 132,
        "Multiplier": 5,
        "generic logic size": 4,
        "Longest Path": 92,
        "Average Path": 4,
        "Estimated LUTs": 441,
        "Total Node": 675
    },
    "full/fir_scu_rtl_restructured_for_cmm_exp/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/fir_scu_rtl_restructured_for_cmm_exp/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "fir_scu_rtl_restructured_for_cmm_exp.v",
        "max_rss(MiB)": 11.7,
        "exec_time(ms)": 170,
        "elaboration_time(ms)": 162.4,
        "optimization_time(ms)": 0.1,
        "techmap_time(ms)": 0.7,
        "synthesis_time(ms)": 163.1,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 10,
        "logic element": 1060,
        "latch": 202,
        "Adder": 20,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 149,
        "Average Path": 4,
        "Estimated LUTs": 1060,
        "Total Node": 1284
    },
    "full/iir1/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/iir1/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "iir1.v",
        "max_rss(MiB)": 12.2,
        "exec_time(ms)": 167.7,
        "elaboration_time(ms)": 159.5,
        "optimization_time(ms)": 0.4,
        "techmap_time(ms)": 0.8,
        "synthesis_time(ms)": 160.7,
        "Latch Drivers": 2,
        "Pi": 32,
        "Po": 25,
        "logic element": 791,
        "latch": 188,
        "Adder": 132,
        "Multiplier": 5,
        "generic logic size": 4,
        "Longest Path": 91,
        "Average Path": 5,
        "Estimated LUTs": 791,
        "Total Node": 1118
    },
    "full/iir_no_combinational/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/iir_no_combinational/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "iir_no_combinational.v",
        "max_rss(MiB)": 11.6,
        "exec_time(ms)": 135.6,
        "elaboration_time(ms)": 128.8,
        "optimization_time(ms)": 0.1,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 129.1,
        "Latch Drivers": 1,
        "Pi": 27,
        "Po": 10,
        "logic element": 575,
        "latch": 444,
        "Adder": 117,
        "Multiplier": 5,
        "generic logic size": 4,
        "Longest Path": 140,
        "Average Path": 4,
        "Estimated LUTs": 575,
        "Total Node": 1142
    },
    "full/LU8PEEng/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/LU8PEEng/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "LU8PEEng.v",
        "max_rss(MiB)": 234.5,
        "exec_time(ms)": 18007.2,
        "elaboration_time(ms)": 17590.8,
        "optimization_time(ms)": 73.2,
        "techmap_time(ms)": 200.5,
        "synthesis_time(ms)": 17864.5,
        "Latch Drivers": 1,
        "Pi": 113,
        "Po": 102,
        "logic element": 67327,
        "latch": 6253,
        "Adder": 4629,
        "Multiplier": 8,
        "Memory": 1409,
        "generic logic size": 4,
        "Longest Path": 5292,
        "Average Path": 4,
        "Estimated LUTs": 67327,
        "Total Node": 79627
    },
    "full/matmul/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/matmul/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "matmul.v",
        "max_rss(MiB)": 11.8,
        "exec_time(ms)": 69.9,
        "elaboration_time(ms)": 63.5,
        "optimization_time(ms)": 0.1,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 63.8,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 7,
        "logic element": 20,
        "latch": 5,
        "Adder": 13,
        "Memory": 2,
        "generic logic size": 4,
        "Longest Path": 19,
        "Average Path": 4,
        "Estimated LUTs": 20,
        "Total Node": 41
    },
    "full/mcml/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/mcml/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "mcml.v",
        "warnings": [
            "[PARSE_BLIF] Warn: Could not hook up the pin mcml^c_state_$pmux_Y_B_3_$mux_Y_A_$mux_Y_S_$_OR__Y_A_$_NOT__Y_A~2: not available."
        ],
        "max_rss(MiB)": 646.4,
        "exec_time(ms)": 98168.6,
        "elaboration_time(ms)": 97139.2,
        "optimization_time(ms)": 105,
        "techmap_time(ms)": 519.8,
        "synthesis_time(ms)": 97764,
        "Latch Drivers": 1,
        "Pi": 35,
        "Po": 356,
        "logic element": 194233,
        "latch": 51836,
        "Adder": 25169,
        "Multiplier": 27,
        "Memory": 348,
        "generic logic size": 4,
        "Longest Path": 11605,
        "Average Path": 4,
        "Estimated LUTs": 194233,
        "Total Node": 271614
    },
    "full/memory_controller/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/memory_controller/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "memory_controller.v",
        "max_rss(MiB)": 10.7,
        "exec_time(ms)": 55.5,
        "elaboration_time(ms)": 49.3,
        "optimization_time(ms)": 0.1,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 49.5,
        "Latch Drivers": 1,
        "Pi": 18,
        "Po": 12,
        "latch": 12,
        "Memory": 8,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Total Node": 21
    },
    "full/mkPktMerge/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/mkPktMerge/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "mkPktMerge.v",
        "max_rss(MiB)": 19.2,
        "exec_time(ms)": 445,
        "elaboration_time(ms)": 424,
        "optimization_time(ms)": 5.1,
        "techmap_time(ms)": 3.8,
        "synthesis_time(ms)": 432.8,
        "Latch Drivers": 1,
        "Pi": 310,
        "Po": 156,
        "logic element": 407,
        "latch": 36,
        "Adder": 42,
        "Memory": 459,
        "generic logic size": 4,
        "Longest Path": 85,
        "Average Path": 4,
        "Estimated LUTs": 407,
        "Total Node": 945
    },
    "full/oc54_cpu/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/oc54_cpu/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "oc54_cpu.v",
        "max_rss(MiB)": 19.7,
        "exec_time(ms)": 649.9,
        "elaboration_time(ms)": 633.3,
        "optimization_time(ms)": 0.7,
        "techmap_time(ms)": 5.9,
        "synthesis_time(ms)": 639.9,
        "Latch Drivers": 1,
        "Pi": 99,
        "Po": 40,
        "logic element": 5462,
        "latch": 419,
        "Adder": 499,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 1669,
        "Average Path": 4,
        "Estimated LUTs": 5462,
        "Total Node": 6382
    },
    "full/paj_framebuftop_hierarchy_no_mem_no_combinational/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/paj_framebuftop_hierarchy_no_mem_no_combinational/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "paj_framebuftop_hierarchy_no_mem_no_combinational.v",
        "warnings": [
            "[PARSE_BLIF] Warn: Could not hook up the pin paj_framebuftop_hierarchy_no_mem^vidoutinst.tm3_vidout_hsync_$sdffe_Q_D_$mux_Y_S_$and_Y_A_$_OR__Y_B_$_AND__Y_A_$_AND__Y_B_$_AND__A_Y_$_OR__B_Y~4: not available."
        ],
        "max_rss(MiB)": 14.3,
        "exec_time(ms)": 281.7,
        "elaboration_time(ms)": 272.2,
        "optimization_time(ms)": 0.3,
        "techmap_time(ms)": 1.7,
        "synthesis_time(ms)": 274.2,
        "Latch Drivers": 1,
        "Pi": 67,
        "Po": 35,
        "logic element": 1789,
        "latch": 609,
        "Adder": 118,
        "generic logic size": 4,
        "Longest Path": 106,
        "Average Path": 4,
        "Estimated LUTs": 1789,
        "Total Node": 2517
    },
    "full/sha/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/sha/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "sha.v",
        "max_rss(MiB)": 18.7,
        "exec_time(ms)": 682.7,
        "elaboration_time(ms)": 666.6,
        "optimization_time(ms)": 0.4,
        "techmap_time(ms)": 5.3,
        "synthesis_time(ms)": 672.3,
        "Latch Drivers": 1,
        "Pi": 37,
        "Po": 36,
        "logic element": 5453,
        "latch": 894,
        "Adder": 309,
        "generic logic size": 4,
        "Longest Path": 2989,
        "Average Path": 4,
        "Estimated LUTs": 5453,
        "Total Node": 6657
    },
    "full/stereovision0/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/stereovision0/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "stereovision0.v",
        "warnings": [
            "[PARSE_BLIF] Warn: Could not hook up the pin sv_chip0_hierarchy_no_mem^tm3_vidout_hsync_$dffe_Q_D_$mux_Y_S_$and_Y_B_$_OR__Y_A_$_NOT__Y_A_$_OR__Y_A_$_OR__A_1_Y~4: not available."
        ],
        "max_rss(MiB)": 71,
        "exec_time(ms)": 11953.7,
        "elaboration_time(ms)": 11848.5,
        "optimization_time(ms)": 16,
        "techmap_time(ms)": 36.6,
        "synthesis_time(ms)": 11901.1,
        "Latch Drivers": 1,
        "Pi": 104,
        "Po": 104,
        "logic element": 12741,
        "latch": 11813,
        "Adder": 2731,
        "Memory": 1024,
        "generic logic size": 4,
        "Longest Path": 196,
        "Average Path": 4,
        "Estimated LUTs": 12741,
        "Total Node": 28310
    },
    "full/stereovision1/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/stereovision1/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "stereovision1.v",
        "max_rss(MiB)": 90.5,
        "exec_time(ms)": 3162,
        "elaboration_time(ms)": 3056.2,
        "optimization_time(ms)": 8.8,
        "techmap_time(ms)": 54.3,
        "synthesis_time(ms)": 3119.4,
        "Latch Drivers": 1,
        "Pi": 132,
        "Po": 145,
        "logic element": 12102,
        "latch": 11522,
        "Adder": 2332,
        "Multiplier": 152,
        "generic logic size": 4,
        "Longest Path": 193,
        "Average Path": 4,
        "Estimated LUTs": 12102,
        "Total Node": 26109
    },
    "full/stereovision2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/stereovision2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "stereovision2.v",
        "max_rss(MiB)": 110.2,
        "exec_time(ms)": 3267.2,
        "elaboration_time(ms)": 3093.7,
        "optimization_time(ms)": 20.7,
        "techmap_time(ms)": 64.3,
        "synthesis_time(ms)": 3178.7,
        "Latch Drivers": 1,
        "Pi": 148,
        "Po": 182,
        "logic element": 10771,
        "latch": 15657,
        "Adder": 12153,
        "Multiplier": 468,
        "generic logic size": 4,
        "Longest Path": 139,
        "Average Path": 4,
        "Estimated LUTs": 10771,
        "Total Node": 39050
    },
    "full/stereovision3/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/stereovision3/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "stereovision3.v",
        "max_rss(MiB)": 12.8,
        "exec_time(ms)": 279.7,
        "elaboration_time(ms)": 271.2,
        "optimization_time(ms)": 0.1,
        "techmap_time(ms)": 1.2,
        "synthesis_time(ms)": 272.6,
        "Latch Drivers": 2,
        "Pi": 9,
        "Po": 30,
        "logic element": 592,
        "latch": 120,
        "Adder": 28,
        "generic logic size": 4,
        "Longest Path": 128,
        "Average Path": 4,
        "Estimated LUTs": 592,
        "Total Node": 742
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "verilog": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "elaboration_time(ms)": -1,
        "optimization_time(ms)": -1,
        "techmap_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
