
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000356                       # Number of seconds simulated
sim_ticks                                   355928500                       # Number of ticks simulated
final_tick                               2271414414500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              142018153                       # Simulator instruction rate (inst/s)
host_op_rate                                142014771                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              324509824                       # Simulator tick rate (ticks/s)
host_mem_usage                                1319324                       # Number of bytes of host memory used
host_seconds                                     1.10                       # Real time elapsed on the host
sim_insts                                   155761065                       # Number of instructions simulated
sim_ops                                     155761065                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.bytes_read::switch_cpus4.inst       105536                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus4.data        65088                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus5.inst        25664                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus5.data        37120                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus6.inst       100032                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus6.data       150336                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total            483776                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus4.inst       105536                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus5.inst        25664                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus6.inst       100032                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total       231232                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks       106112                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total         106112                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::switch_cpus4.inst         1649                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus4.data         1017                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus5.inst          401                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus5.data          580                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus6.inst         1563                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus6.data         2349                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total               7559                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks         1658                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total              1658                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::switch_cpus4.inst    296508990                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus4.data    182868188                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus5.inst     72104369                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus5.data    104290609                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus6.inst    281045210                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus6.data    422376966                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total           1359194333                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus4.inst    296508990                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus5.inst     72104369                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus6.inst    281045210                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total       649658569                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks      298127292                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total           298127292                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks      298127292                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus4.inst    296508990                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus4.data    182868188                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus5.inst     72104369                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus5.data    104290609                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus6.inst    281045210                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus6.data    422376966                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total          1657321625                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                            0                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                          nan                       # Average gap between requests
system.mem_ctrls1.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls2.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls2.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls2.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls2.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls2.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.totGap                            0                       # Total gap between requests
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls2.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls2.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls2.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls2.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls2.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls2.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls2.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls2.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls2.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls2.avgGap                          nan                       # Average gap between requests
system.mem_ctrls2.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls2_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls2_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls2_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls2_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls2_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls2_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls2_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls2_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls2_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls2_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls3.bytes_read::switch_cpus4.inst         9600                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::switch_cpus4.data       104064                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::switch_cpus5.inst          704                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::switch_cpus5.data        40064                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::switch_cpus6.inst         3520                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::switch_cpus6.data       411200                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total            569152                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_inst_read::switch_cpus4.inst         9600                       # Number of instructions bytes read from this memory
system.mem_ctrls3.bytes_inst_read::switch_cpus5.inst          704                       # Number of instructions bytes read from this memory
system.mem_ctrls3.bytes_inst_read::switch_cpus6.inst         3520                       # Number of instructions bytes read from this memory
system.mem_ctrls3.bytes_inst_read::total        13824                       # Number of instructions bytes read from this memory
system.mem_ctrls3.bytes_written::writebacks       470080                       # Number of bytes written to this memory
system.mem_ctrls3.bytes_written::total         470080                       # Number of bytes written to this memory
system.mem_ctrls3.num_reads::switch_cpus4.inst          150                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::switch_cpus4.data         1626                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::switch_cpus5.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::switch_cpus5.data          626                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::switch_cpus6.inst           55                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::switch_cpus6.data         6425                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total               8893                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_writes::writebacks         7345                       # Number of write requests responded to by this memory
system.mem_ctrls3.num_writes::total              7345                       # Number of write requests responded to by this memory
system.mem_ctrls3.bw_read::switch_cpus4.inst     26971709                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::switch_cpus4.data    292373328                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::switch_cpus5.inst      1977925                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::switch_cpus5.data    112561933                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::switch_cpus6.inst      9889627                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::switch_cpus6.data   1155288211                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total           1599062733                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_inst_read::switch_cpus4.inst     26971709                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_inst_read::switch_cpus5.inst      1977925                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_inst_read::switch_cpus6.inst      9889627                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_inst_read::total        38839261                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::writebacks     1320714694                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::total          1320714694                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::writebacks     1320714694                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::switch_cpus4.inst     26971709                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::switch_cpus4.data    292373328                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::switch_cpus5.inst      1977925                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::switch_cpus5.data    112561933                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::switch_cpus6.inst      9889627                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::switch_cpus6.data   1155288211                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total          2919777427                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls3.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls3.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls3.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls3.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.totGap                            0                       # Total gap between requests
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls3.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls3.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls3.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls3.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls3.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls3.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls3.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls3.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls3.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls3.avgGap                          nan                       # Average gap between requests
system.mem_ctrls3.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls3_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls3_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls3_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls3_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls3_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls3_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls3_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls3_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls3_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls3_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0               357365500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total           357530000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                     1                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                  0                      
system.cpu0.kern.mode_good::user                    0                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu0.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements                2                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          376.095650                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs                  8                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs                2                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs                    4                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   375.517571                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data     0.578078                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.733433                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.001129                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.734562                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          290                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           71                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          219                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.566406                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data           75                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data           54                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total            54                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data            3                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data            2                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data          129                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total             129                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data          129                       # number of overall hits
system.cpu0.dcache.overall_hits::total            129                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data            3                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data            1                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data            2                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data            3                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total             3                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data            3                       # number of overall misses
system.cpu0.dcache.overall_misses::total            3                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data          132                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data          132                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.038462                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.022727                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.022727                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu0.dcache.writebacks::total                1                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements                0                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          132                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          380                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst          370                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst          370                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst          370                       # number of overall hits
system.cpu0.icache.overall_hits::total            370                       # number of overall hits
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst          370                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst          370                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               357365500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           357530000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                     1                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel                0                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  1                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                  0                      
system.cpu1.kern.mode_good::user                    0                      
system.cpu1.kern.mode_good::idle                    0                      
system.cpu1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle             0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu1.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements                1                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          406.683297                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs                 21                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs                1                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs                   21                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   406.105577                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data     0.577720                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.793175                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.001128                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.794303                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          405                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          405                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.791016                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data           75                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data           54                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total            54                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data            3                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data            2                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data          129                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total             129                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data          129                       # number of overall hits
system.cpu1.dcache.overall_hits::total            129                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data            3                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data            1                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data            2                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data            3                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total             3                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data            3                       # number of overall misses
system.cpu1.dcache.overall_misses::total            3                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data          132                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data          132                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.038462                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.022727                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.022727                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu1.dcache.writebacks::total                1                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst          370                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst          370                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst          370                       # number of overall hits
system.cpu1.icache.overall_hits::total            370                       # number of overall hits
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst          370                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst          370                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0               357365500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total           357530000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                     1                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                  0                      
system.cpu2.kern.mode_good::user                    0                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu2.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements                0                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          228.639396                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   228.062035                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data     0.577362                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.445434                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.001128                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.446561                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          147                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          147                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.287109                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data           75                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data           54                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total            54                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data            3                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data            2                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data          129                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total             129                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data          129                       # number of overall hits
system.cpu2.dcache.overall_hits::total            129                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data            3                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data            1                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data            2                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data            3                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total             3                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data            3                       # number of overall misses
system.cpu2.dcache.overall_misses::total            3                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data          132                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data          132                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.038462                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.022727                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.022727                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst          370                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst          370                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst          370                       # number of overall hits
system.cpu2.icache.overall_hits::total            370                       # number of overall hits
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst          370                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst          370                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0               357311500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total           357476000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                     1                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                  0                      
system.cpu3.kern.mode_good::user                    0                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu3.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements                0                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          443.232535                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   442.655532                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data     0.577004                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.864562                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.001127                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.865689                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          441                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          432                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.861328                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data           75                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data           54                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total            54                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data            3                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data            2                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data          129                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total             129                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data          129                       # number of overall hits
system.cpu3.dcache.overall_hits::total            129                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data            3                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data            1                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data            2                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data            3                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total             3                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data            3                       # number of overall misses
system.cpu3.dcache.overall_misses::total            3                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data          132                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data          132                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.038462                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.022727                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.022727                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements                0                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          414                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           98                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst          370                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst          370                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst          370                       # number of overall hits
system.cpu3.icache.overall_hits::total            370                       # number of overall hits
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst          370                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst          370                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.fetch_hits                          0                       # ITB hits
system.cpu4.dtb.fetch_misses                        0                       # ITB misses
system.cpu4.dtb.fetch_acv                           0                       # ITB acv
system.cpu4.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.read_acv                            0                       # DTB read access violations
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.write_acv                           0                       # DTB write access violations
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.data_hits                           0                       # DTB hits
system.cpu4.dtb.data_misses                         0                       # DTB misses
system.cpu4.dtb.data_acv                            0                       # DTB access violations
system.cpu4.dtb.data_accesses                       0                       # DTB accesses
system.cpu4.itb.fetch_hits                          0                       # ITB hits
system.cpu4.itb.fetch_misses                        0                       # ITB misses
system.cpu4.itb.fetch_acv                           0                       # ITB acv
system.cpu4.itb.fetch_accesses                      0                       # ITB accesses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.read_acv                            0                       # DTB read access violations
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.write_acv                           0                       # DTB write access violations
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.data_hits                           0                       # DTB hits
system.cpu4.itb.data_misses                         0                       # DTB misses
system.cpu4.itb.data_acv                            0                       # DTB access violations
system.cpu4.itb.data_accesses                       0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu4.kern.inst.hwrei                       570                       # number of hwrei instructions executed
system.cpu4.kern.ipl_count::0                     162     47.65%     47.65% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::30                      1      0.29%     47.94% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::31                    177     52.06%    100.00% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::total                 340                       # number of times we switched to this ipl
system.cpu4.kern.ipl_good::0                      162     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::30                       1      0.31%     50.31% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::31                     161     49.69%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::total                  324                       # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_ticks::0               139130500     91.89%     91.89% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::30                 164500      0.11%     92.00% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::31               12117500      8.00%    100.00% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::total           151412500                       # number of cycles we spent at this ipl
system.cpu4.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::31                0.909605                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::total             0.952941                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu4.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu4.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu4.kern.syscall::total                     3                       # number of syscalls executed
system.cpu4.kern.callpal::wripir                    1      0.28%      0.28% # number of callpals executed
system.cpu4.kern.callpal::swpctx                   12      3.31%      3.58% # number of callpals executed
system.cpu4.kern.callpal::tbi                       1      0.28%      3.86% # number of callpals executed
system.cpu4.kern.callpal::swpipl                  321     88.43%     92.29% # number of callpals executed
system.cpu4.kern.callpal::rdusp                     1      0.28%     92.56% # number of callpals executed
system.cpu4.kern.callpal::rti                      18      4.96%     97.52% # number of callpals executed
system.cpu4.kern.callpal::callsys                   9      2.48%    100.00% # number of callpals executed
system.cpu4.kern.callpal::total                   363                       # number of callpals executed
system.cpu4.kern.mode_switch::kernel               31                       # number of protection mode switches
system.cpu4.kern.mode_switch::user                 17                       # number of protection mode switches
system.cpu4.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu4.kern.mode_good::kernel                 18                      
system.cpu4.kern.mode_good::user                   17                      
system.cpu4.kern.mode_good::idle                    0                      
system.cpu4.kern.mode_switch_good::kernel     0.580645                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::total     0.729167                       # fraction of useful protection mode switches
system.cpu4.kern.mode_ticks::kernel          61842000     75.47%     75.47% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::user            20102000     24.53%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.swap_context                      12                       # number of times the context was actually changed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu4.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu4.op_class::IntMult                       0                       # Class of executed instruction
system.cpu4.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu4.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu4.op_class::MemRead                       0                       # Class of executed instruction
system.cpu4.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu4.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu4.op_class::total                         0                       # Class of executed instruction
system.cpu4.dcache.tags.replacements             4853                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          460.229706                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs              70726                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs             4853                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            14.573666                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::cpu4.data    24.654485                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_blocks::switch_cpus4.data   435.575221                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::cpu4.data     0.048153                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::switch_cpus4.data     0.850733                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.898886                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          402                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2          402                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.785156                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses           129841                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses          129841                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data        30697                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total          30697                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data        25603                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         25603                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          511                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          511                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          581                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          581                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data        56300                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total           56300                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data        56300                       # number of overall hits
system.cpu4.dcache.overall_hits::total          56300                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         2786                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         2786                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data         2176                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total         2176                       # number of WriteReq misses
system.cpu4.dcache.LoadLockedReq_misses::switch_cpus4.data           98                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total           98                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::switch_cpus4.data           27                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total           27                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         4962                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          4962                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         4962                       # number of overall misses
system.cpu4.dcache.overall_misses::total         4962                       # number of overall misses
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data        33483                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total        33483                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data        27779                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        27779                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          609                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          609                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          608                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          608                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data        61262                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total        61262                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data        61262                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total        61262                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.083206                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.083206                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.078333                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.078333                       # miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::switch_cpus4.data     0.160920                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.160920                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::switch_cpus4.data     0.044408                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.044408                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.080996                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.080996                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.080996                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.080996                       # miss rate for overall accesses
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         2971                       # number of writebacks
system.cpu4.dcache.writebacks::total             2971                       # number of writebacks
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.tags.replacements             2443                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs             290928                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs             2443                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs           119.086369                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst    25.890454                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_blocks::switch_cpus4.inst   486.109546                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.050567                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::switch_cpus4.inst     0.949433                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses           335873                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses          335873                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       164272                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         164272                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       164272                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          164272                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       164272                       # number of overall hits
system.cpu4.icache.overall_hits::total         164272                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst         2443                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total         2443                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst         2443                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total          2443                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst         2443                       # number of overall misses
system.cpu4.icache.overall_misses::total         2443                       # number of overall misses
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       166715                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       166715                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       166715                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       166715                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       166715                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       166715                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.014654                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.014654                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.014654                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.014654                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.014654                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.014654                       # miss rate for overall accesses
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.writebacks::writebacks         2443                       # number of writebacks
system.cpu4.icache.writebacks::total             2443                       # number of writebacks
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.fetch_hits                          0                       # ITB hits
system.cpu5.dtb.fetch_misses                        0                       # ITB misses
system.cpu5.dtb.fetch_acv                           0                       # ITB acv
system.cpu5.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.read_acv                            0                       # DTB read access violations
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.write_acv                           0                       # DTB write access violations
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.data_hits                           0                       # DTB hits
system.cpu5.dtb.data_misses                         0                       # DTB misses
system.cpu5.dtb.data_acv                            0                       # DTB access violations
system.cpu5.dtb.data_accesses                       0                       # DTB accesses
system.cpu5.itb.fetch_hits                          0                       # ITB hits
system.cpu5.itb.fetch_misses                        0                       # ITB misses
system.cpu5.itb.fetch_acv                           0                       # ITB acv
system.cpu5.itb.fetch_accesses                      0                       # ITB accesses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.read_acv                            0                       # DTB read access violations
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.write_acv                           0                       # DTB write access violations
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.data_hits                           0                       # DTB hits
system.cpu5.itb.data_misses                         0                       # DTB misses
system.cpu5.itb.data_acv                            0                       # DTB access violations
system.cpu5.itb.data_accesses                       0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu5.kern.inst.hwrei                       786                       # number of hwrei instructions executed
system.cpu5.kern.ipl_count::0                      94     47.00%     47.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::30                      3      1.50%     48.50% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::31                    103     51.50%    100.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::total                 200                       # number of times we switched to this ipl
system.cpu5.kern.ipl_good::0                       94     49.47%     49.47% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::30                       3      1.58%     51.05% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::31                      93     48.95%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::total                  190                       # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_ticks::0               351216000     98.20%     98.20% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::30                 361000      0.10%     98.30% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::31                6094500      1.70%    100.00% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::total           357671500                       # number of cycles we spent at this ipl
system.cpu5.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::31                0.902913                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::total             0.950000                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu5.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu5.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu5.kern.syscall::total                     3                       # number of syscalls executed
system.cpu5.kern.callpal::wripir                    1      0.36%      0.36% # number of callpals executed
system.cpu5.kern.callpal::swpctx                   58     21.17%     21.53% # number of callpals executed
system.cpu5.kern.callpal::tbi                       5      1.82%     23.36% # number of callpals executed
system.cpu5.kern.callpal::swpipl                  129     47.08%     70.44% # number of callpals executed
system.cpu5.kern.callpal::rdps                      1      0.36%     70.80% # number of callpals executed
system.cpu5.kern.callpal::rti                      69     25.18%     95.99% # number of callpals executed
system.cpu5.kern.callpal::callsys                   9      3.28%     99.27% # number of callpals executed
system.cpu5.kern.callpal::imb                       2      0.73%    100.00% # number of callpals executed
system.cpu5.kern.callpal::total                   274                       # number of callpals executed
system.cpu5.kern.mode_switch::kernel              127                       # number of protection mode switches
system.cpu5.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu5.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu5.kern.mode_good::kernel                 67                      
system.cpu5.kern.mode_good::user                   67                      
system.cpu5.kern.mode_good::idle                    0                      
system.cpu5.kern.mode_switch_good::kernel     0.527559                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::total     0.690722                       # fraction of useful protection mode switches
system.cpu5.kern.mode_ticks::kernel        1895786500     99.57%     99.57% # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::user             8186500      0.43%    100.00% # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu5.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           1                       # Percentage of idle cycles
system.cpu5.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu5.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu5.op_class::IntMult                       0                       # Class of executed instruction
system.cpu5.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu5.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu5.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu5.op_class::MemRead                       0                       # Class of executed instruction
system.cpu5.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu5.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu5.op_class::total                         0                       # Class of executed instruction
system.cpu5.dcache.tags.replacements             2158                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          457.453892                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs              23863                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs             2158                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            11.057924                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::cpu5.data    99.125702                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_blocks::switch_cpus5.data   358.328190                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::cpu5.data     0.193605                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::switch_cpus5.data     0.699860                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.893465                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          463                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2          454                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.904297                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses            79662                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses           79662                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data        22580                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total          22580                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data        12707                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total         12707                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          438                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          438                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          451                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          451                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data        35287                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total           35287                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data        35287                       # number of overall hits
system.cpu5.dcache.overall_hits::total          35287                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         1727                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         1727                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          675                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          675                       # number of WriteReq misses
system.cpu5.dcache.LoadLockedReq_misses::switch_cpus5.data           35                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total           35                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::switch_cpus5.data           21                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total           21                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         2402                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          2402                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         2402                       # number of overall misses
system.cpu5.dcache.overall_misses::total         2402                       # number of overall misses
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data        24307                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total        24307                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data        13382                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total        13382                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          473                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          473                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          472                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          472                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data        37689                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total        37689                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data        37689                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total        37689                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.071049                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.071049                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.050441                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.050441                       # miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::switch_cpus5.data     0.073996                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.073996                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::switch_cpus5.data     0.044492                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.044492                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.063732                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.063732                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.063732                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.063732                       # miss rate for overall accesses
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         1128                       # number of writebacks
system.cpu5.dcache.writebacks::total             1128                       # number of writebacks
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.tags.replacements             1239                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs             104492                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs             1239                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs            84.335755                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst   200.652097                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_blocks::switch_cpus5.inst   311.347903                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.391899                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::switch_cpus5.inst     0.608101                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2          415                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3           93                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses           277427                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses          277427                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       136855                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         136855                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       136855                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          136855                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       136855                       # number of overall hits
system.cpu5.icache.overall_hits::total         136855                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst         1239                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total         1239                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst         1239                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total          1239                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst         1239                       # number of overall misses
system.cpu5.icache.overall_misses::total         1239                       # number of overall misses
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       138094                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       138094                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       138094                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       138094                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       138094                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       138094                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.008972                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.008972                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.008972                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.008972                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.008972                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.008972                       # miss rate for overall accesses
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.writebacks::writebacks         1239                       # number of writebacks
system.cpu5.icache.writebacks::total             1239                       # number of writebacks
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.fetch_hits                          0                       # ITB hits
system.cpu6.dtb.fetch_misses                        0                       # ITB misses
system.cpu6.dtb.fetch_acv                           0                       # ITB acv
system.cpu6.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.read_acv                            0                       # DTB read access violations
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.write_acv                           0                       # DTB write access violations
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.data_hits                           0                       # DTB hits
system.cpu6.dtb.data_misses                         0                       # DTB misses
system.cpu6.dtb.data_acv                            0                       # DTB access violations
system.cpu6.dtb.data_accesses                       0                       # DTB accesses
system.cpu6.itb.fetch_hits                          0                       # ITB hits
system.cpu6.itb.fetch_misses                        0                       # ITB misses
system.cpu6.itb.fetch_acv                           0                       # ITB acv
system.cpu6.itb.fetch_accesses                      0                       # ITB accesses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.read_acv                            0                       # DTB read access violations
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.write_acv                           0                       # DTB write access violations
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.data_hits                           0                       # DTB hits
system.cpu6.itb.data_misses                         0                       # DTB misses
system.cpu6.itb.data_acv                            0                       # DTB access violations
system.cpu6.itb.data_accesses                       0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu6.kern.inst.hwrei                      1212                       # number of hwrei instructions executed
system.cpu6.kern.ipl_count::0                     250     50.20%     50.20% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::30                      1      0.20%     50.40% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::31                    247     49.60%    100.00% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::total                 498                       # number of times we switched to this ipl
system.cpu6.kern.ipl_good::0                      248     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::30                       1      0.20%     50.20% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::31                     247     49.80%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::total                  496                       # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_ticks::0               552382000     98.27%     98.27% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::30                 112000      0.02%     98.29% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::31                9610000      1.71%    100.00% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::total           562104000                       # number of cycles we spent at this ipl
system.cpu6.kern.ipl_used::0                 0.992000                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::31                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::total             0.995984                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu6.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu6.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu6.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu6.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu6.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu6.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu6.kern.syscall::total                    12                       # number of syscalls executed
system.cpu6.kern.callpal::wripir                    7      1.22%      1.22% # number of callpals executed
system.cpu6.kern.callpal::swpctx                   53      9.20%     10.42% # number of callpals executed
system.cpu6.kern.callpal::swpipl                  397     68.92%     79.34% # number of callpals executed
system.cpu6.kern.callpal::rdps                      1      0.17%     79.51% # number of callpals executed
system.cpu6.kern.callpal::wrusp                     1      0.17%     79.69% # number of callpals executed
system.cpu6.kern.callpal::rti                     100     17.36%     97.05% # number of callpals executed
system.cpu6.kern.callpal::callsys                  15      2.60%     99.65% # number of callpals executed
system.cpu6.kern.callpal::imb                       2      0.35%    100.00% # number of callpals executed
system.cpu6.kern.callpal::total                   576                       # number of callpals executed
system.cpu6.kern.mode_switch::kernel              152                       # number of protection mode switches
system.cpu6.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu6.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu6.kern.mode_good::kernel                 96                      
system.cpu6.kern.mode_good::user                   97                      
system.cpu6.kern.mode_good::idle                    0                      
system.cpu6.kern.mode_switch_good::kernel     0.631579                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::total     0.775100                       # fraction of useful protection mode switches
system.cpu6.kern.mode_ticks::kernel        1682762500     95.71%     95.71% # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::user            75503500      4.29%    100.00% # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu6.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           1                       # Percentage of idle cycles
system.cpu6.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu6.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu6.op_class::IntMult                       0                       # Class of executed instruction
system.cpu6.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu6.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu6.op_class::MemRead                       0                       # Class of executed instruction
system.cpu6.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu6.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu6.op_class::total                         0                       # Class of executed instruction
system.cpu6.dcache.tags.replacements            12460                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          424.581440                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs             153585                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs            12460                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            12.326244                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::cpu6.data   105.441942                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_blocks::switch_cpus6.data   319.139498                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::cpu6.data     0.205941                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::switch_cpus6.data     0.623319                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.829261                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::0          457                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::1           51                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses           356118                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses          356118                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data        76497                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total          76497                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data        79988                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total         79988                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         1122                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         1122                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         1181                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         1181                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       156485                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          156485                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       156485                       # number of overall hits
system.cpu6.dcache.overall_hits::total         156485                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         5750                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         5750                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data         6912                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total         6912                       # number of WriteReq misses
system.cpu6.dcache.LoadLockedReq_misses::switch_cpus6.data          155                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total          155                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::switch_cpus6.data           90                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total           90                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        12662                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         12662                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        12662                       # number of overall misses
system.cpu6.dcache.overall_misses::total        12662                       # number of overall misses
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data        82247                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total        82247                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data        86900                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        86900                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         1277                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         1277                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         1271                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         1271                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       169147                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       169147                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       169147                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       169147                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.069911                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.069911                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.079540                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.079540                       # miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::switch_cpus6.data     0.121378                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.121378                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::switch_cpus6.data     0.070810                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.070810                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.074858                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.074858                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.074858                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.074858                       # miss rate for overall accesses
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         8107                       # number of writebacks
system.cpu6.dcache.writebacks::total             8107                       # number of writebacks
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.tags.replacements             4451                       # number of replacements
system.cpu6.icache.tags.tagsinuse          511.871766                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs             317252                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs             4451                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs            71.276567                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::cpu6.inst   204.659827                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_blocks::switch_cpus6.inst   307.211939                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::cpu6.inst     0.399726                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::switch_cpus6.inst     0.600023                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total     0.999750                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::1          131                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2          324                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses           910870                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses          910870                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       448757                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         448757                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       448757                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          448757                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       448757                       # number of overall hits
system.cpu6.icache.overall_hits::total         448757                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst         4452                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total         4452                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst         4452                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total          4452                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst         4452                       # number of overall misses
system.cpu6.icache.overall_misses::total         4452                       # number of overall misses
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       453209                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       453209                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       453209                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       453209                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       453209                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       453209                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.009823                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.009823                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.009823                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.009823                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.009823                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.009823                       # miss rate for overall accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.writebacks::writebacks         4451                       # number of writebacks
system.cpu6.icache.writebacks::total             4451                       # number of writebacks
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.fetch_hits                          0                       # ITB hits
system.cpu7.dtb.fetch_misses                        0                       # ITB misses
system.cpu7.dtb.fetch_acv                           0                       # ITB acv
system.cpu7.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.read_acv                            0                       # DTB read access violations
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.write_acv                           0                       # DTB write access violations
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.data_hits                           0                       # DTB hits
system.cpu7.dtb.data_misses                         0                       # DTB misses
system.cpu7.dtb.data_acv                            0                       # DTB access violations
system.cpu7.dtb.data_accesses                       0                       # DTB accesses
system.cpu7.itb.fetch_hits                          0                       # ITB hits
system.cpu7.itb.fetch_misses                        0                       # ITB misses
system.cpu7.itb.fetch_acv                           0                       # ITB acv
system.cpu7.itb.fetch_accesses                      0                       # ITB accesses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.read_acv                            0                       # DTB read access violations
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.write_acv                           0                       # DTB write access violations
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.data_hits                           0                       # DTB hits
system.cpu7.itb.data_misses                         0                       # DTB misses
system.cpu7.itb.data_acv                            0                       # DTB access violations
system.cpu7.itb.data_accesses                       0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu7.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu7.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu7.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_ticks::0               357320500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::total           357485000                       # number of cycles we spent at this ipl
system.cpu7.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu7.kern.callpal::total                     1                       # number of callpals executed
system.cpu7.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu7.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu7.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu7.kern.mode_good::kernel                  0                      
system.cpu7.kern.mode_good::user                    0                      
system.cpu7.kern.mode_good::idle                    0                      
system.cpu7.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu7.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu7.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           1                       # Percentage of idle cycles
system.cpu7.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu7.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu7.op_class::IntMult                       0                       # Class of executed instruction
system.cpu7.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu7.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu7.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu7.op_class::MemRead                       0                       # Class of executed instruction
system.cpu7.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu7.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu7.op_class::total                         0                       # Class of executed instruction
system.cpu7.dcache.tags.replacements                1                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          408.843953                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs                  7                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs                1                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs                    7                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::cpu7.data   407.692490                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_blocks::switch_cpus7.data     1.151463                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.796274                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::switch_cpus7.data     0.002249                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.798523                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          408                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2           61                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3          347                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.796875                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data           75                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data           52                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total            52                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data            3                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data            1                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data          127                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total             127                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data          127                       # number of overall hits
system.cpu7.dcache.overall_hits::total            127                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data            3                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data            2                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total            2                       # number of WriteReq misses
system.cpu7.dcache.LoadLockedReq_misses::switch_cpus7.data            1                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::switch_cpus7.data            3                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data            5                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total             5                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data            5                       # number of overall misses
system.cpu7.dcache.overall_misses::total            5                       # number of overall misses
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data          132                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data          132                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.038462                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.037037                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.037037                       # miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::switch_cpus7.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::switch_cpus7.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.037879                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.037879                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.037879                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.037879                       # miss rate for overall accesses
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu7.dcache.writebacks::total                1                       # number of writebacks
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.tags.replacements                0                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 507                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst          507                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.990234                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.990234                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          507                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2           99                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3          379                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4           29                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024     0.990234                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst          370                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst          370                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst          370                       # number of overall hits
system.cpu7.icache.overall_hits::total            370                       # number of overall hits
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst          370                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst          370                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                  18                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 18                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                      36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      144                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2bus0.snoop_filter.tot_requests            15                       # Total number of requests made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_requests            9                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.snoop_filter.tot_snoops            1092                       # Total number of snoops made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_snoops          852                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_snoops          240                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.trans_dist::ReadResp                  8                       # Transaction distribution
system.l2bus0.trans_dist::WriteReq                  2                       # Transaction distribution
system.l2bus0.trans_dist::WriteResp                 2                       # Transaction distribution
system.l2bus0.trans_dist::WritebackDirty            2                       # Transaction distribution
system.l2bus0.trans_dist::CleanEvict                1                       # Transaction distribution
system.l2bus0.trans_dist::SCUpgradeReq              4                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeResp               4                       # Transaction distribution
system.l2bus0.trans_dist::ReadSharedReq             8                       # Transaction distribution
system.l2bus0.pkt_count_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side           16                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side           15                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count::total                     31                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side          328                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side          328                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size::total                     656                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.snoops                            38166                       # Total snoops (count)
system.l2bus0.snoop_fanout::samples             38099                       # Request fanout histogram
system.l2bus0.snoop_fanout::mean             0.035067                       # Request fanout histogram
system.l2bus0.snoop_fanout::stdev            0.215492                       # Request fanout histogram
system.l2bus0.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus0.snoop_fanout::0                   37003     97.12%     97.12% # Request fanout histogram
system.l2bus0.snoop_fanout::1                     856      2.25%     99.37% # Request fanout histogram
system.l2bus0.snoop_fanout::2                     240      0.63%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus0.snoop_fanout::max_value               2                       # Request fanout histogram
system.l2bus0.snoop_fanout::total               38099                       # Request fanout histogram
system.l2bus1.snoop_filter.tot_requests            12                       # Total number of requests made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_requests            6                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.snoop_filter.tot_snoops            3659                       # Total number of snoops made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_snoops         2689                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_snoops          970                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.trans_dist::ReadResp                  8                       # Transaction distribution
system.l2bus1.trans_dist::WriteReq                  2                       # Transaction distribution
system.l2bus1.trans_dist::WriteResp                 2                       # Transaction distribution
system.l2bus1.trans_dist::SCUpgradeReq              4                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeResp               4                       # Transaction distribution
system.l2bus1.trans_dist::ReadSharedReq             8                       # Transaction distribution
system.l2bus1.pkt_count_system.cpu2.dcache.mem_side::system.l2cache1.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu3.dcache.mem_side::system.l2cache1.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count::total                     28                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu2.dcache.mem_side::system.l2cache1.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu3.dcache.mem_side::system.l2cache1.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size::total                     528                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.snoops                            49407                       # Total snoops (count)
system.l2bus1.snoop_fanout::samples             48964                       # Request fanout histogram
system.l2bus1.snoop_fanout::mean             0.094621                       # Request fanout histogram
system.l2bus1.snoop_fanout::stdev            0.353965                       # Request fanout histogram
system.l2bus1.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus1.snoop_fanout::0                   45301     92.52%     92.52% # Request fanout histogram
system.l2bus1.snoop_fanout::1                    2693      5.50%     98.02% # Request fanout histogram
system.l2bus1.snoop_fanout::2                     970      1.98%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus1.snoop_fanout::max_value               2                       # Request fanout histogram
system.l2bus1.snoop_fanout::total               48964                       # Request fanout histogram
system.l2bus2.snoop_filter.tot_requests         21920                       # Total number of requests made to the snoop filter.
system.l2bus2.snoop_filter.hit_single_requests        11194                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus2.snoop_filter.hit_multi_requests         1308                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus2.snoop_filter.tot_snoops           10107                       # Total number of snoops made to the snoop filter.
system.l2bus2.snoop_filter.hit_single_snoops         8990                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus2.snoop_filter.hit_multi_snoops         1117                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus2.trans_dist::ReadResp               8328                       # Transaction distribution
system.l2bus2.trans_dist::WriteReq                  5                       # Transaction distribution
system.l2bus2.trans_dist::WriteResp                 5                       # Transaction distribution
system.l2bus2.trans_dist::WritebackDirty         4099                       # Transaction distribution
system.l2bus2.trans_dist::WritebackClean         3002                       # Transaction distribution
system.l2bus2.trans_dist::CleanEvict             2428                       # Transaction distribution
system.l2bus2.trans_dist::UpgradeReq              220                       # Transaction distribution
system.l2bus2.trans_dist::SCUpgradeReq             48                       # Transaction distribution
system.l2bus2.trans_dist::UpgradeResp             268                       # Transaction distribution
system.l2bus2.trans_dist::ReadExReq              2631                       # Transaction distribution
system.l2bus2.trans_dist::ReadExResp             2631                       # Transaction distribution
system.l2bus2.trans_dist::ReadCleanReq           3682                       # Transaction distribution
system.l2bus2.trans_dist::ReadSharedReq          4646                       # Transaction distribution
system.l2bus2.pkt_count_system.cpu4.icache.mem_side::system.l2cache2.cpu_side         6992                       # Packet count per connected master and slave (bytes)
system.l2bus2.pkt_count_system.cpu4.dcache.mem_side::system.l2cache2.cpu_side        14735                       # Packet count per connected master and slave (bytes)
system.l2bus2.pkt_count_system.cpu5.icache.mem_side::system.l2cache2.cpu_side         3374                       # Packet count per connected master and slave (bytes)
system.l2bus2.pkt_count_system.cpu5.dcache.mem_side::system.l2cache2.cpu_side         6892                       # Packet count per connected master and slave (bytes)
system.l2bus2.pkt_count::total                  31993                       # Packet count per connected master and slave (bytes)
system.l2bus2.pkt_size_system.cpu4.icache.mem_side::system.l2cache2.cpu_side       291136                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus2.pkt_size_system.cpu4.dcache.mem_side::system.l2cache2.cpu_side       502672                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus2.pkt_size_system.cpu5.icache.mem_side::system.l2cache2.cpu_side       136640                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus2.pkt_size_system.cpu5.dcache.mem_side::system.l2cache2.cpu_side       225432                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus2.pkt_size::total                 1155880                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus2.snoops                            52139                       # Total snoops (count)
system.l2bus2.snoop_fanout::samples             73938                       # Request fanout histogram
system.l2bus2.snoop_fanout::mean             0.190457                       # Request fanout histogram
system.l2bus2.snoop_fanout::stdev            0.429985                       # Request fanout histogram
system.l2bus2.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus2.snoop_fanout::0                   60988     82.49%     82.49% # Request fanout histogram
system.l2bus2.snoop_fanout::1                   11821     15.99%     98.47% # Request fanout histogram
system.l2bus2.snoop_fanout::2                    1126      1.52%    100.00% # Request fanout histogram
system.l2bus2.snoop_fanout::3                       3      0.00%    100.00% # Request fanout histogram
system.l2bus2.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.l2bus2.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus2.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus2.snoop_fanout::max_value               3                       # Request fanout histogram
system.l2bus2.snoop_fanout::total               73938                       # Request fanout histogram
system.l2bus3.snoop_filter.tot_requests         34280                       # Total number of requests made to the snoop filter.
system.l2bus3.snoop_filter.hit_single_requests        16838                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus3.snoop_filter.hit_multi_requests         1382                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus3.snoop_filter.tot_snoops           10479                       # Total number of snoops made to the snoop filter.
system.l2bus3.snoop_filter.hit_single_snoops         9519                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus3.snoop_filter.hit_multi_snoops          960                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus3.trans_dist::ReadResp              10361                       # Transaction distribution
system.l2bus3.trans_dist::WriteReq                  9                       # Transaction distribution
system.l2bus3.trans_dist::WriteResp                 9                       # Transaction distribution
system.l2bus3.trans_dist::WritebackDirty         8108                       # Transaction distribution
system.l2bus3.trans_dist::WritebackClean         3696                       # Transaction distribution
system.l2bus3.trans_dist::CleanEvict             3736                       # Transaction distribution
system.l2bus3.trans_dist::UpgradeReq               91                       # Transaction distribution
system.l2bus3.trans_dist::SCUpgradeReq             93                       # Transaction distribution
system.l2bus3.trans_dist::UpgradeResp             184                       # Transaction distribution
system.l2bus3.trans_dist::ReadExReq              6823                       # Transaction distribution
system.l2bus3.trans_dist::ReadExResp             6823                       # Transaction distribution
system.l2bus3.trans_dist::ReadCleanReq           4452                       # Transaction distribution
system.l2bus3.trans_dist::ReadSharedReq          5909                       # Transaction distribution
system.l2bus3.pkt_count_system.cpu6.icache.mem_side::system.l2cache3.cpu_side        12600                       # Packet count per connected master and slave (bytes)
system.l2bus3.pkt_count_system.cpu6.dcache.mem_side::system.l2cache3.cpu_side        37673                       # Packet count per connected master and slave (bytes)
system.l2bus3.pkt_count_system.cpu7.dcache.mem_side::system.l2cache3.cpu_side           21                       # Packet count per connected master and slave (bytes)
system.l2bus3.pkt_count::total                  50294                       # Packet count per connected master and slave (bytes)
system.l2bus3.pkt_size_system.cpu6.icache.mem_side::system.l2cache3.cpu_side       521472                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus3.pkt_size_system.cpu6.dcache.mem_side::system.l2cache3.cpu_side      1333504                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus3.pkt_size_system.cpu7.dcache.mem_side::system.l2cache3.cpu_side          328                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus3.pkt_size::total                 1855304                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus3.snoops                            37949                       # Total snoops (count)
system.l2bus3.snoop_fanout::samples             72185                       # Request fanout histogram
system.l2bus3.snoop_fanout::mean             0.193184                       # Request fanout histogram
system.l2bus3.snoop_fanout::stdev            0.427159                       # Request fanout histogram
system.l2bus3.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus3.snoop_fanout::0                   59200     82.01%     82.01% # Request fanout histogram
system.l2bus3.snoop_fanout::1                   12025     16.66%     98.67% # Request fanout histogram
system.l2bus3.snoop_fanout::2                     960      1.33%    100.00% # Request fanout histogram
system.l2bus3.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.l2bus3.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.l2bus3.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus3.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus3.snoop_fanout::max_value               2                       # Request fanout histogram
system.l2bus3.snoop_fanout::total               72185                       # Request fanout histogram
system.l2cache0.tags.replacements                   1                       # number of replacements
system.l2cache0.tags.tagsinuse            3702.359495                       # Cycle average of tags in use
system.l2cache0.tags.total_refs                     0                       # Total number of references to valid blocks.
system.l2cache0.tags.sampled_refs                   1                       # Sample count of references to valid blocks.
system.l2cache0.tags.avg_refs                       0                       # Average number of references to valid blocks.
system.l2cache0.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache0.tags.occ_blocks::writebacks   681.650742                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu0.inst           39                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu0.data           26                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu1.inst  1975.423700                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu1.data   980.283484                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.data     0.001566                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.data     0.000003                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_percent::writebacks     0.166419                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu0.inst     0.009521                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu0.data     0.006348                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu1.inst     0.482281                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu1.data     0.239327                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.data     0.000000                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.data     0.000000                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::total      0.903896                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_task_id_blocks::1024         3700                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::2         3141                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::3          556                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.l2cache0.tags.occ_task_id_percent::1024     0.903320                       # Percentage of cache occupancy per task id
system.l2cache0.tags.tag_accesses                 110                       # Number of tag accesses
system.l2cache0.tags.data_accesses                110                       # Number of data accesses
system.l2cache0.WritebackDirty_hits::writebacks            2                       # number of WritebackDirty hits
system.l2cache0.WritebackDirty_hits::total            2                       # number of WritebackDirty hits
system.l2cache0.ReadSharedReq_hits::switch_cpus1.data            2                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::total            2                       # number of ReadSharedReq hits
system.l2cache0.demand_hits::switch_cpus1.data            2                       # number of demand (read+write) hits
system.l2cache0.demand_hits::total                  2                       # number of demand (read+write) hits
system.l2cache0.overall_hits::switch_cpus1.data            2                       # number of overall hits
system.l2cache0.overall_hits::total                 2                       # number of overall hits
system.l2cache0.SCUpgradeReq_misses::switch_cpus0.data            2                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus1.data            1                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::total            3                       # number of SCUpgradeReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus0.data            4                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus1.data            1                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::total            5                       # number of ReadSharedReq misses
system.l2cache0.demand_misses::switch_cpus0.data            4                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.data            1                       # number of demand (read+write) misses
system.l2cache0.demand_misses::total                5                       # number of demand (read+write) misses
system.l2cache0.overall_misses::switch_cpus0.data            4                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.data            1                       # number of overall misses
system.l2cache0.overall_misses::total               5                       # number of overall misses
system.l2cache0.WritebackDirty_accesses::writebacks            2                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackDirty_accesses::total            2                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus0.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus1.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::total            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus0.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus1.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::total            7                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.demand_accesses::switch_cpus0.data            4                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.data            3                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::total              7                       # number of demand (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.data            4                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.data            3                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::total             7                       # number of overall (read+write) accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus1.data     0.333333                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::total     0.714286                       # miss rate for ReadSharedReq accesses
system.l2cache0.demand_miss_rate::switch_cpus0.data            1                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.data     0.333333                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::total      0.714286                       # miss rate for demand accesses
system.l2cache0.overall_miss_rate::switch_cpus0.data            1                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.data     0.333333                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::total     0.714286                       # miss rate for overall accesses
system.l2cache0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache0.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache0.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache0.fast_writes                         0                       # number of fast writes performed
system.l2cache0.cache_copies                        0                       # number of cache copies performed
system.l2cache0.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache1.tags.replacements                   1                       # number of replacements
system.l2cache1.tags.tagsinuse            2982.026351                       # Cycle average of tags in use
system.l2cache1.tags.total_refs                     0                       # Total number of references to valid blocks.
system.l2cache1.tags.sampled_refs                   1                       # Sample count of references to valid blocks.
system.l2cache1.tags.avg_refs                       0                       # Average number of references to valid blocks.
system.l2cache1.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache1.tags.occ_blocks::writebacks  1175.530811                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu2.inst          410                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu2.data   372.402055                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu3.inst          437                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu3.data   587.092394                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus2.data     0.001089                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus3.data     0.000003                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_percent::writebacks     0.286995                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu2.inst     0.100098                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu2.data     0.090918                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu3.inst     0.106689                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu3.data     0.143333                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus2.data     0.000000                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus3.data     0.000000                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::total      0.728034                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_task_id_blocks::1024         2717                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::2         2533                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::3          182                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.l2cache1.tags.occ_task_id_percent::1024     0.663330                       # Percentage of cache occupancy per task id
system.l2cache1.tags.tag_accesses                  85                       # Number of tag accesses
system.l2cache1.tags.data_accesses                 85                       # Number of data accesses
system.l2cache1.ReadSharedReq_hits::switch_cpus3.data            2                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::total            2                       # number of ReadSharedReq hits
system.l2cache1.demand_hits::switch_cpus3.data            2                       # number of demand (read+write) hits
system.l2cache1.demand_hits::total                  2                       # number of demand (read+write) hits
system.l2cache1.overall_hits::switch_cpus3.data            2                       # number of overall hits
system.l2cache1.overall_hits::total                 2                       # number of overall hits
system.l2cache1.SCUpgradeReq_misses::switch_cpus2.data            2                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus3.data            1                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::total            3                       # number of SCUpgradeReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus2.data            4                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus3.data            1                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::total            5                       # number of ReadSharedReq misses
system.l2cache1.demand_misses::switch_cpus2.data            4                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus3.data            1                       # number of demand (read+write) misses
system.l2cache1.demand_misses::total                5                       # number of demand (read+write) misses
system.l2cache1.overall_misses::switch_cpus2.data            4                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus3.data            1                       # number of overall misses
system.l2cache1.overall_misses::total               5                       # number of overall misses
system.l2cache1.SCUpgradeReq_accesses::switch_cpus2.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus3.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::total            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus2.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus3.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::total            7                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.demand_accesses::switch_cpus2.data            4                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus3.data            3                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::total              7                       # number of demand (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus2.data            4                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus3.data            3                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::total             7                       # number of overall (read+write) accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus3.data     0.333333                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::total     0.714286                       # miss rate for ReadSharedReq accesses
system.l2cache1.demand_miss_rate::switch_cpus2.data            1                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus3.data     0.333333                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::total      0.714286                       # miss rate for demand accesses
system.l2cache1.overall_miss_rate::switch_cpus2.data            1                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus3.data     0.333333                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::total     0.714286                       # miss rate for overall accesses
system.l2cache1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache1.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache1.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache1.fast_writes                         0                       # number of fast writes performed
system.l2cache1.cache_copies                        0                       # number of cache copies performed
system.l2cache1.writebacks::writebacks              1                       # number of writebacks
system.l2cache1.writebacks::total                   1                       # number of writebacks
system.l2cache1.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache2.tags.replacements                8112                       # number of replacements
system.l2cache2.tags.tagsinuse            3584.322291                       # Cycle average of tags in use
system.l2cache2.tags.total_refs                  5329                       # Total number of references to valid blocks.
system.l2cache2.tags.sampled_refs                8112                       # Sample count of references to valid blocks.
system.l2cache2.tags.avg_refs                0.656928                       # Average number of references to valid blocks.
system.l2cache2.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache2.tags.occ_blocks::writebacks  1815.790197                       # Average occupied blocks per requestor
system.l2cache2.tags.occ_blocks::cpu4.inst    25.307036                       # Average occupied blocks per requestor
system.l2cache2.tags.occ_blocks::cpu4.data    33.310099                       # Average occupied blocks per requestor
system.l2cache2.tags.occ_blocks::cpu5.inst     1.297467                       # Average occupied blocks per requestor
system.l2cache2.tags.occ_blocks::cpu5.data     2.074455                       # Average occupied blocks per requestor
system.l2cache2.tags.occ_blocks::switch_cpus4.inst   539.541759                       # Average occupied blocks per requestor
system.l2cache2.tags.occ_blocks::switch_cpus4.data   493.466395                       # Average occupied blocks per requestor
system.l2cache2.tags.occ_blocks::switch_cpus5.inst   260.429768                       # Average occupied blocks per requestor
system.l2cache2.tags.occ_blocks::switch_cpus5.data   413.105116                       # Average occupied blocks per requestor
system.l2cache2.tags.occ_percent::writebacks     0.443308                       # Average percentage of cache occupancy
system.l2cache2.tags.occ_percent::cpu4.inst     0.006178                       # Average percentage of cache occupancy
system.l2cache2.tags.occ_percent::cpu4.data     0.008132                       # Average percentage of cache occupancy
system.l2cache2.tags.occ_percent::cpu5.inst     0.000317                       # Average percentage of cache occupancy
system.l2cache2.tags.occ_percent::cpu5.data     0.000506                       # Average percentage of cache occupancy
system.l2cache2.tags.occ_percent::switch_cpus4.inst     0.131724                       # Average percentage of cache occupancy
system.l2cache2.tags.occ_percent::switch_cpus4.data     0.120475                       # Average percentage of cache occupancy
system.l2cache2.tags.occ_percent::switch_cpus5.inst     0.063581                       # Average percentage of cache occupancy
system.l2cache2.tags.occ_percent::switch_cpus5.data     0.100856                       # Average percentage of cache occupancy
system.l2cache2.tags.occ_percent::total      0.875079                       # Average percentage of cache occupancy
system.l2cache2.tags.occ_task_id_blocks::1024         3157                       # Occupied blocks per task id
system.l2cache2.tags.age_task_id_blocks_1024::2         3148                       # Occupied blocks per task id
system.l2cache2.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.l2cache2.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l2cache2.tags.occ_task_id_percent::1024     0.770752                       # Percentage of cache occupancy per task id
system.l2cache2.tags.tag_accesses              175761                       # Number of tag accesses
system.l2cache2.tags.data_accesses             175761                       # Number of data accesses
system.l2cache2.WritebackDirty_hits::writebacks         4099                       # number of WritebackDirty hits
system.l2cache2.WritebackDirty_hits::total         4099                       # number of WritebackDirty hits
system.l2cache2.WritebackClean_hits::writebacks         3002                       # number of WritebackClean hits
system.l2cache2.WritebackClean_hits::total         3002                       # number of WritebackClean hits
system.l2cache2.UpgradeReq_hits::switch_cpus4.data           27                       # number of UpgradeReq hits
system.l2cache2.UpgradeReq_hits::total             27                       # number of UpgradeReq hits
system.l2cache2.ReadExReq_hits::switch_cpus4.data          246                       # number of ReadExReq hits
system.l2cache2.ReadExReq_hits::switch_cpus5.data           84                       # number of ReadExReq hits
system.l2cache2.ReadExReq_hits::total             330                       # number of ReadExReq hits
system.l2cache2.ReadCleanReq_hits::switch_cpus4.inst          644                       # number of ReadCleanReq hits
system.l2cache2.ReadCleanReq_hits::switch_cpus5.inst          825                       # number of ReadCleanReq hits
system.l2cache2.ReadCleanReq_hits::total         1469                       # number of ReadCleanReq hits
system.l2cache2.ReadSharedReq_hits::switch_cpus4.data         1060                       # number of ReadSharedReq hits
system.l2cache2.ReadSharedReq_hits::switch_cpus5.data          929                       # number of ReadSharedReq hits
system.l2cache2.ReadSharedReq_hits::total         1989                       # number of ReadSharedReq hits
system.l2cache2.demand_hits::switch_cpus4.inst          644                       # number of demand (read+write) hits
system.l2cache2.demand_hits::switch_cpus4.data         1306                       # number of demand (read+write) hits
system.l2cache2.demand_hits::switch_cpus5.inst          825                       # number of demand (read+write) hits
system.l2cache2.demand_hits::switch_cpus5.data         1013                       # number of demand (read+write) hits
system.l2cache2.demand_hits::total               3788                       # number of demand (read+write) hits
system.l2cache2.overall_hits::switch_cpus4.inst          644                       # number of overall hits
system.l2cache2.overall_hits::switch_cpus4.data         1306                       # number of overall hits
system.l2cache2.overall_hits::switch_cpus5.inst          825                       # number of overall hits
system.l2cache2.overall_hits::switch_cpus5.data         1013                       # number of overall hits
system.l2cache2.overall_hits::total              3788                       # number of overall hits
system.l2cache2.UpgradeReq_misses::switch_cpus4.data          127                       # number of UpgradeReq misses
system.l2cache2.UpgradeReq_misses::switch_cpus5.data           25                       # number of UpgradeReq misses
system.l2cache2.UpgradeReq_misses::total          152                       # number of UpgradeReq misses
system.l2cache2.SCUpgradeReq_misses::switch_cpus4.data           22                       # number of SCUpgradeReq misses
system.l2cache2.SCUpgradeReq_misses::switch_cpus5.data           14                       # number of SCUpgradeReq misses
system.l2cache2.SCUpgradeReq_misses::total           36                       # number of SCUpgradeReq misses
system.l2cache2.ReadExReq_misses::switch_cpus4.data         1746                       # number of ReadExReq misses
system.l2cache2.ReadExReq_misses::switch_cpus5.data          547                       # number of ReadExReq misses
system.l2cache2.ReadExReq_misses::total          2293                       # number of ReadExReq misses
system.l2cache2.ReadCleanReq_misses::switch_cpus4.inst         1799                       # number of ReadCleanReq misses
system.l2cache2.ReadCleanReq_misses::switch_cpus5.inst          414                       # number of ReadCleanReq misses
system.l2cache2.ReadCleanReq_misses::total         2213                       # number of ReadCleanReq misses
system.l2cache2.ReadSharedReq_misses::switch_cpus4.data         1780                       # number of ReadSharedReq misses
system.l2cache2.ReadSharedReq_misses::switch_cpus5.data          780                       # number of ReadSharedReq misses
system.l2cache2.ReadSharedReq_misses::total         2560                       # number of ReadSharedReq misses
system.l2cache2.demand_misses::switch_cpus4.inst         1799                       # number of demand (read+write) misses
system.l2cache2.demand_misses::switch_cpus4.data         3526                       # number of demand (read+write) misses
system.l2cache2.demand_misses::switch_cpus5.inst          414                       # number of demand (read+write) misses
system.l2cache2.demand_misses::switch_cpus5.data         1327                       # number of demand (read+write) misses
system.l2cache2.demand_misses::total             7066                       # number of demand (read+write) misses
system.l2cache2.overall_misses::switch_cpus4.inst         1799                       # number of overall misses
system.l2cache2.overall_misses::switch_cpus4.data         3526                       # number of overall misses
system.l2cache2.overall_misses::switch_cpus5.inst          414                       # number of overall misses
system.l2cache2.overall_misses::switch_cpus5.data         1327                       # number of overall misses
system.l2cache2.overall_misses::total            7066                       # number of overall misses
system.l2cache2.WritebackDirty_accesses::writebacks         4099                       # number of WritebackDirty accesses(hits+misses)
system.l2cache2.WritebackDirty_accesses::total         4099                       # number of WritebackDirty accesses(hits+misses)
system.l2cache2.WritebackClean_accesses::writebacks         3002                       # number of WritebackClean accesses(hits+misses)
system.l2cache2.WritebackClean_accesses::total         3002                       # number of WritebackClean accesses(hits+misses)
system.l2cache2.UpgradeReq_accesses::switch_cpus4.data          154                       # number of UpgradeReq accesses(hits+misses)
system.l2cache2.UpgradeReq_accesses::switch_cpus5.data           25                       # number of UpgradeReq accesses(hits+misses)
system.l2cache2.UpgradeReq_accesses::total          179                       # number of UpgradeReq accesses(hits+misses)
system.l2cache2.SCUpgradeReq_accesses::switch_cpus4.data           22                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache2.SCUpgradeReq_accesses::switch_cpus5.data           14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache2.SCUpgradeReq_accesses::total           36                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache2.ReadExReq_accesses::switch_cpus4.data         1992                       # number of ReadExReq accesses(hits+misses)
system.l2cache2.ReadExReq_accesses::switch_cpus5.data          631                       # number of ReadExReq accesses(hits+misses)
system.l2cache2.ReadExReq_accesses::total         2623                       # number of ReadExReq accesses(hits+misses)
system.l2cache2.ReadCleanReq_accesses::switch_cpus4.inst         2443                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache2.ReadCleanReq_accesses::switch_cpus5.inst         1239                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache2.ReadCleanReq_accesses::total         3682                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache2.ReadSharedReq_accesses::switch_cpus4.data         2840                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache2.ReadSharedReq_accesses::switch_cpus5.data         1709                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache2.ReadSharedReq_accesses::total         4549                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache2.demand_accesses::switch_cpus4.inst         2443                       # number of demand (read+write) accesses
system.l2cache2.demand_accesses::switch_cpus4.data         4832                       # number of demand (read+write) accesses
system.l2cache2.demand_accesses::switch_cpus5.inst         1239                       # number of demand (read+write) accesses
system.l2cache2.demand_accesses::switch_cpus5.data         2340                       # number of demand (read+write) accesses
system.l2cache2.demand_accesses::total          10854                       # number of demand (read+write) accesses
system.l2cache2.overall_accesses::switch_cpus4.inst         2443                       # number of overall (read+write) accesses
system.l2cache2.overall_accesses::switch_cpus4.data         4832                       # number of overall (read+write) accesses
system.l2cache2.overall_accesses::switch_cpus5.inst         1239                       # number of overall (read+write) accesses
system.l2cache2.overall_accesses::switch_cpus5.data         2340                       # number of overall (read+write) accesses
system.l2cache2.overall_accesses::total         10854                       # number of overall (read+write) accesses
system.l2cache2.UpgradeReq_miss_rate::switch_cpus4.data     0.824675                       # miss rate for UpgradeReq accesses
system.l2cache2.UpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for UpgradeReq accesses
system.l2cache2.UpgradeReq_miss_rate::total     0.849162                       # miss rate for UpgradeReq accesses
system.l2cache2.SCUpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache2.SCUpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache2.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.l2cache2.ReadExReq_miss_rate::switch_cpus4.data     0.876506                       # miss rate for ReadExReq accesses
system.l2cache2.ReadExReq_miss_rate::switch_cpus5.data     0.866878                       # miss rate for ReadExReq accesses
system.l2cache2.ReadExReq_miss_rate::total     0.874190                       # miss rate for ReadExReq accesses
system.l2cache2.ReadCleanReq_miss_rate::switch_cpus4.inst     0.736390                       # miss rate for ReadCleanReq accesses
system.l2cache2.ReadCleanReq_miss_rate::switch_cpus5.inst     0.334140                       # miss rate for ReadCleanReq accesses
system.l2cache2.ReadCleanReq_miss_rate::total     0.601032                       # miss rate for ReadCleanReq accesses
system.l2cache2.ReadSharedReq_miss_rate::switch_cpus4.data     0.626761                       # miss rate for ReadSharedReq accesses
system.l2cache2.ReadSharedReq_miss_rate::switch_cpus5.data     0.456407                       # miss rate for ReadSharedReq accesses
system.l2cache2.ReadSharedReq_miss_rate::total     0.562761                       # miss rate for ReadSharedReq accesses
system.l2cache2.demand_miss_rate::switch_cpus4.inst     0.736390                       # miss rate for demand accesses
system.l2cache2.demand_miss_rate::switch_cpus4.data     0.729719                       # miss rate for demand accesses
system.l2cache2.demand_miss_rate::switch_cpus5.inst     0.334140                       # miss rate for demand accesses
system.l2cache2.demand_miss_rate::switch_cpus5.data     0.567094                       # miss rate for demand accesses
system.l2cache2.demand_miss_rate::total      0.651004                       # miss rate for demand accesses
system.l2cache2.overall_miss_rate::switch_cpus4.inst     0.736390                       # miss rate for overall accesses
system.l2cache2.overall_miss_rate::switch_cpus4.data     0.729719                       # miss rate for overall accesses
system.l2cache2.overall_miss_rate::switch_cpus5.inst     0.334140                       # miss rate for overall accesses
system.l2cache2.overall_miss_rate::switch_cpus5.data     0.567094                       # miss rate for overall accesses
system.l2cache2.overall_miss_rate::total     0.651004                       # miss rate for overall accesses
system.l2cache2.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache2.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache2.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache2.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache2.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache2.fast_writes                         0                       # number of fast writes performed
system.l2cache2.cache_copies                        0                       # number of cache copies performed
system.l2cache2.writebacks::writebacks           5194                       # number of writebacks
system.l2cache2.writebacks::total                5194                       # number of writebacks
system.l2cache2.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache3.tags.replacements               10257                       # number of replacements
system.l2cache3.tags.tagsinuse            3529.782504                       # Cycle average of tags in use
system.l2cache3.tags.total_refs                 17469                       # Total number of references to valid blocks.
system.l2cache3.tags.sampled_refs               10257                       # Sample count of references to valid blocks.
system.l2cache3.tags.avg_refs                1.703130                       # Average number of references to valid blocks.
system.l2cache3.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache3.tags.occ_blocks::writebacks  1582.218494                       # Average occupied blocks per requestor
system.l2cache3.tags.occ_blocks::cpu6.inst   214.999859                       # Average occupied blocks per requestor
system.l2cache3.tags.occ_blocks::cpu6.data   117.249752                       # Average occupied blocks per requestor
system.l2cache3.tags.occ_blocks::cpu7.inst   296.232002                       # Average occupied blocks per requestor
system.l2cache3.tags.occ_blocks::cpu7.data   142.630246                       # Average occupied blocks per requestor
system.l2cache3.tags.occ_blocks::switch_cpus6.inst   405.113699                       # Average occupied blocks per requestor
system.l2cache3.tags.occ_blocks::switch_cpus6.data   771.156249                       # Average occupied blocks per requestor
system.l2cache3.tags.occ_blocks::switch_cpus7.data     0.182204                       # Average occupied blocks per requestor
system.l2cache3.tags.occ_percent::writebacks     0.386284                       # Average percentage of cache occupancy
system.l2cache3.tags.occ_percent::cpu6.inst     0.052490                       # Average percentage of cache occupancy
system.l2cache3.tags.occ_percent::cpu6.data     0.028625                       # Average percentage of cache occupancy
system.l2cache3.tags.occ_percent::cpu7.inst     0.072322                       # Average percentage of cache occupancy
system.l2cache3.tags.occ_percent::cpu7.data     0.034822                       # Average percentage of cache occupancy
system.l2cache3.tags.occ_percent::switch_cpus6.inst     0.098905                       # Average percentage of cache occupancy
system.l2cache3.tags.occ_percent::switch_cpus6.data     0.188271                       # Average percentage of cache occupancy
system.l2cache3.tags.occ_percent::switch_cpus7.data     0.000044                       # Average percentage of cache occupancy
system.l2cache3.tags.occ_percent::total      0.861763                       # Average percentage of cache occupancy
system.l2cache3.tags.occ_task_id_blocks::1024         4045                       # Occupied blocks per task id
system.l2cache3.tags.age_task_id_blocks_1024::0          982                       # Occupied blocks per task id
system.l2cache3.tags.age_task_id_blocks_1024::1         2959                       # Occupied blocks per task id
system.l2cache3.tags.age_task_id_blocks_1024::2           81                       # Occupied blocks per task id
system.l2cache3.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.l2cache3.tags.occ_task_id_percent::1024     0.987549                       # Percentage of cache occupancy per task id
system.l2cache3.tags.tag_accesses              281652                       # Number of tag accesses
system.l2cache3.tags.data_accesses             281652                       # Number of data accesses
system.l2cache3.WritebackDirty_hits::writebacks         8108                       # number of WritebackDirty hits
system.l2cache3.WritebackDirty_hits::total         8108                       # number of WritebackDirty hits
system.l2cache3.WritebackClean_hits::writebacks         3696                       # number of WritebackClean hits
system.l2cache3.WritebackClean_hits::total         3696                       # number of WritebackClean hits
system.l2cache3.UpgradeReq_hits::switch_cpus6.data            1                       # number of UpgradeReq hits
system.l2cache3.UpgradeReq_hits::total              1                       # number of UpgradeReq hits
system.l2cache3.ReadExReq_hits::switch_cpus6.data          397                       # number of ReadExReq hits
system.l2cache3.ReadExReq_hits::total             397                       # number of ReadExReq hits
system.l2cache3.ReadCleanReq_hits::switch_cpus6.inst         2833                       # number of ReadCleanReq hits
system.l2cache3.ReadCleanReq_hits::total         2833                       # number of ReadCleanReq hits
system.l2cache3.ReadSharedReq_hits::switch_cpus6.data         2520                       # number of ReadSharedReq hits
system.l2cache3.ReadSharedReq_hits::switch_cpus7.data            1                       # number of ReadSharedReq hits
system.l2cache3.ReadSharedReq_hits::total         2521                       # number of ReadSharedReq hits
system.l2cache3.demand_hits::switch_cpus6.inst         2833                       # number of demand (read+write) hits
system.l2cache3.demand_hits::switch_cpus6.data         2917                       # number of demand (read+write) hits
system.l2cache3.demand_hits::switch_cpus7.data            1                       # number of demand (read+write) hits
system.l2cache3.demand_hits::total               5751                       # number of demand (read+write) hits
system.l2cache3.overall_hits::switch_cpus6.inst         2833                       # number of overall hits
system.l2cache3.overall_hits::switch_cpus6.data         2917                       # number of overall hits
system.l2cache3.overall_hits::switch_cpus7.data            1                       # number of overall hits
system.l2cache3.overall_hits::total              5751                       # number of overall hits
system.l2cache3.UpgradeReq_misses::switch_cpus6.data           87                       # number of UpgradeReq misses
system.l2cache3.UpgradeReq_misses::switch_cpus7.data            2                       # number of UpgradeReq misses
system.l2cache3.UpgradeReq_misses::total           89                       # number of UpgradeReq misses
system.l2cache3.SCUpgradeReq_misses::switch_cpus6.data           88                       # number of SCUpgradeReq misses
system.l2cache3.SCUpgradeReq_misses::switch_cpus7.data            2                       # number of SCUpgradeReq misses
system.l2cache3.SCUpgradeReq_misses::total           90                       # number of SCUpgradeReq misses
system.l2cache3.ReadExReq_misses::switch_cpus6.data         6426                       # number of ReadExReq misses
system.l2cache3.ReadExReq_misses::total          6426                       # number of ReadExReq misses
system.l2cache3.ReadCleanReq_misses::switch_cpus6.inst         1619                       # number of ReadCleanReq misses
system.l2cache3.ReadCleanReq_misses::total         1619                       # number of ReadCleanReq misses
system.l2cache3.ReadSharedReq_misses::switch_cpus6.data         3378                       # number of ReadSharedReq misses
system.l2cache3.ReadSharedReq_misses::switch_cpus7.data            1                       # number of ReadSharedReq misses
system.l2cache3.ReadSharedReq_misses::total         3379                       # number of ReadSharedReq misses
system.l2cache3.demand_misses::switch_cpus6.inst         1619                       # number of demand (read+write) misses
system.l2cache3.demand_misses::switch_cpus6.data         9804                       # number of demand (read+write) misses
system.l2cache3.demand_misses::switch_cpus7.data            1                       # number of demand (read+write) misses
system.l2cache3.demand_misses::total            11424                       # number of demand (read+write) misses
system.l2cache3.overall_misses::switch_cpus6.inst         1619                       # number of overall misses
system.l2cache3.overall_misses::switch_cpus6.data         9804                       # number of overall misses
system.l2cache3.overall_misses::switch_cpus7.data            1                       # number of overall misses
system.l2cache3.overall_misses::total           11424                       # number of overall misses
system.l2cache3.WritebackDirty_accesses::writebacks         8108                       # number of WritebackDirty accesses(hits+misses)
system.l2cache3.WritebackDirty_accesses::total         8108                       # number of WritebackDirty accesses(hits+misses)
system.l2cache3.WritebackClean_accesses::writebacks         3696                       # number of WritebackClean accesses(hits+misses)
system.l2cache3.WritebackClean_accesses::total         3696                       # number of WritebackClean accesses(hits+misses)
system.l2cache3.UpgradeReq_accesses::switch_cpus6.data           88                       # number of UpgradeReq accesses(hits+misses)
system.l2cache3.UpgradeReq_accesses::switch_cpus7.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2cache3.UpgradeReq_accesses::total           90                       # number of UpgradeReq accesses(hits+misses)
system.l2cache3.SCUpgradeReq_accesses::switch_cpus6.data           88                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache3.SCUpgradeReq_accesses::switch_cpus7.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache3.SCUpgradeReq_accesses::total           90                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache3.ReadExReq_accesses::switch_cpus6.data         6823                       # number of ReadExReq accesses(hits+misses)
system.l2cache3.ReadExReq_accesses::total         6823                       # number of ReadExReq accesses(hits+misses)
system.l2cache3.ReadCleanReq_accesses::switch_cpus6.inst         4452                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache3.ReadCleanReq_accesses::total         4452                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache3.ReadSharedReq_accesses::switch_cpus6.data         5898                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache3.ReadSharedReq_accesses::switch_cpus7.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache3.ReadSharedReq_accesses::total         5900                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache3.demand_accesses::switch_cpus6.inst         4452                       # number of demand (read+write) accesses
system.l2cache3.demand_accesses::switch_cpus6.data        12721                       # number of demand (read+write) accesses
system.l2cache3.demand_accesses::switch_cpus7.data            2                       # number of demand (read+write) accesses
system.l2cache3.demand_accesses::total          17175                       # number of demand (read+write) accesses
system.l2cache3.overall_accesses::switch_cpus6.inst         4452                       # number of overall (read+write) accesses
system.l2cache3.overall_accesses::switch_cpus6.data        12721                       # number of overall (read+write) accesses
system.l2cache3.overall_accesses::switch_cpus7.data            2                       # number of overall (read+write) accesses
system.l2cache3.overall_accesses::total         17175                       # number of overall (read+write) accesses
system.l2cache3.UpgradeReq_miss_rate::switch_cpus6.data     0.988636                       # miss rate for UpgradeReq accesses
system.l2cache3.UpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for UpgradeReq accesses
system.l2cache3.UpgradeReq_miss_rate::total     0.988889                       # miss rate for UpgradeReq accesses
system.l2cache3.SCUpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache3.SCUpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache3.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.l2cache3.ReadExReq_miss_rate::switch_cpus6.data     0.941814                       # miss rate for ReadExReq accesses
system.l2cache3.ReadExReq_miss_rate::total     0.941814                       # miss rate for ReadExReq accesses
system.l2cache3.ReadCleanReq_miss_rate::switch_cpus6.inst     0.363657                       # miss rate for ReadCleanReq accesses
system.l2cache3.ReadCleanReq_miss_rate::total     0.363657                       # miss rate for ReadCleanReq accesses
system.l2cache3.ReadSharedReq_miss_rate::switch_cpus6.data     0.572737                       # miss rate for ReadSharedReq accesses
system.l2cache3.ReadSharedReq_miss_rate::switch_cpus7.data     0.500000                       # miss rate for ReadSharedReq accesses
system.l2cache3.ReadSharedReq_miss_rate::total     0.572712                       # miss rate for ReadSharedReq accesses
system.l2cache3.demand_miss_rate::switch_cpus6.inst     0.363657                       # miss rate for demand accesses
system.l2cache3.demand_miss_rate::switch_cpus6.data     0.770694                       # miss rate for demand accesses
system.l2cache3.demand_miss_rate::switch_cpus7.data     0.500000                       # miss rate for demand accesses
system.l2cache3.demand_miss_rate::total      0.665153                       # miss rate for demand accesses
system.l2cache3.overall_miss_rate::switch_cpus6.inst     0.363657                       # miss rate for overall accesses
system.l2cache3.overall_miss_rate::switch_cpus6.data     0.770694                       # miss rate for overall accesses
system.l2cache3.overall_miss_rate::switch_cpus7.data     0.500000                       # miss rate for overall accesses
system.l2cache3.overall_miss_rate::total     0.665153                       # miss rate for overall accesses
system.l2cache3.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache3.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache3.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache3.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache3.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache3.fast_writes                         0                       # number of fast writes performed
system.l2cache3.cache_copies                        0                       # number of cache copies performed
system.l2cache3.writebacks::writebacks           3815                       # number of writebacks
system.l2cache3.writebacks::total                3815                       # number of writebacks
system.l2cache3.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.membus0.trans_dist::ReadResp              7077                       # Transaction distribution
system.membus0.trans_dist::WriteReq                18                       # Transaction distribution
system.membus0.trans_dist::WriteResp               18                       # Transaction distribution
system.membus0.trans_dist::WritebackDirty         1658                       # Transaction distribution
system.membus0.trans_dist::CleanEvict            3909                       # Transaction distribution
system.membus0.trans_dist::UpgradeReq             147                       # Transaction distribution
system.membus0.trans_dist::SCUpgradeReq           101                       # Transaction distribution
system.membus0.trans_dist::UpgradeResp             16                       # Transaction distribution
system.membus0.trans_dist::ReadExReq             1005                       # Transaction distribution
system.membus0.trans_dist::ReadExResp             568                       # Transaction distribution
system.membus0.trans_dist::ReadSharedReq         7077                       # Transaction distribution
system.membus0.pkt_count_system.l2cache0.mem_side::system.mem_ctrls0.port           10                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side            8                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.bridge.slave            4                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::total           22                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port        21540                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.bridge.slave           32                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::total        21572                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count::total                 21594                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.mem_ctrls0.port          192                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side          128                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.bridge.slave           16                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::total          336                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port       595072                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.bridge.slave          128                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::total       595200                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size::total                 595536                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.snoops                           23609                       # Total snoops (count)
system.membus0.snoop_fanout::samples            38093                       # Request fanout histogram
system.membus0.snoop_fanout::mean            2.617095                       # Request fanout histogram
system.membus0.snoop_fanout::stdev           0.486102                       # Request fanout histogram
system.membus0.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::2                  14586     38.29%     38.29% # Request fanout histogram
system.membus0.snoop_fanout::3                  23507     61.71%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::min_value              2                       # Request fanout histogram
system.membus0.snoop_fanout::max_value              3                       # Request fanout histogram
system.membus0.snoop_fanout::total              38093                       # Request fanout histogram
system.membus1.trans_dist::ReadResp                 5                       # Transaction distribution
system.membus1.trans_dist::WriteReq                 2                       # Transaction distribution
system.membus1.trans_dist::WriteResp                2                       # Transaction distribution
system.membus1.trans_dist::WritebackDirty            1                       # Transaction distribution
system.membus1.trans_dist::SCUpgradeReq             4                       # Transaction distribution
system.membus1.trans_dist::UpgradeResp              3                       # Transaction distribution
system.membus1.trans_dist::ReadSharedReq            5                       # Transaction distribution
system.membus1.pkt_count_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side           22                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::total           22                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count::total                    22                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side          400                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::total          400                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size::total                    400                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.snoops                           50537                       # Total snoops (count)
system.membus1.snoop_fanout::samples            48961                       # Request fanout histogram
system.membus1.snoop_fanout::mean            1.999755                       # Request fanout histogram
system.membus1.snoop_fanout::stdev           0.015654                       # Request fanout histogram
system.membus1.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::1                     12      0.02%      0.02% # Request fanout histogram
system.membus1.snoop_fanout::2                  48949     99.98%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus1.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus1.snoop_fanout::total              48961                       # Request fanout histogram
system.membus2.trans_dist::ReadResp              4773                       # Transaction distribution
system.membus2.trans_dist::WriteReq                 5                       # Transaction distribution
system.membus2.trans_dist::WriteResp                5                       # Transaction distribution
system.membus2.trans_dist::WritebackDirty         5194                       # Transaction distribution
system.membus2.trans_dist::CleanEvict            2447                       # Transaction distribution
system.membus2.trans_dist::UpgradeReq             210                       # Transaction distribution
system.membus2.trans_dist::SCUpgradeReq            48                       # Transaction distribution
system.membus2.trans_dist::UpgradeResp            205                       # Transaction distribution
system.membus2.trans_dist::ReadExReq             2284                       # Transaction distribution
system.membus2.trans_dist::ReadExResp            2276                       # Transaction distribution
system.membus2.trans_dist::ReadSharedReq         4773                       # Transaction distribution
system.membus2.pkt_count_system.l2cache2.mem_side::system.numa_caches_downward2.cpu_side        22220                       # Packet count per connected master and slave (bytes)
system.membus2.pkt_count_system.l2cache2.mem_side::total        22220                       # Packet count per connected master and slave (bytes)
system.membus2.pkt_count::total                 22220                       # Packet count per connected master and slave (bytes)
system.membus2.pkt_size_system.l2cache2.mem_side::system.numa_caches_downward2.cpu_side       783592                       # Cumulative packet size per connected master and slave (bytes)
system.membus2.pkt_size_system.l2cache2.mem_side::total       783592                       # Cumulative packet size per connected master and slave (bytes)
system.membus2.pkt_size::total                 783592                       # Cumulative packet size per connected master and slave (bytes)
system.membus2.snoops                           44430                       # Total snoops (count)
system.membus2.snoop_fanout::samples            58862                       # Request fanout histogram
system.membus2.snoop_fanout::mean            1.745829                       # Request fanout histogram
system.membus2.snoop_fanout::stdev           0.435398                       # Request fanout histogram
system.membus2.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus2.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus2.snoop_fanout::1                  14961     25.42%     25.42% # Request fanout histogram
system.membus2.snoop_fanout::2                  43901     74.58%    100.00% # Request fanout histogram
system.membus2.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus2.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus2.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus2.snoop_fanout::total              58862                       # Request fanout histogram
system.membus3.trans_dist::ReadResp              5611                       # Transaction distribution
system.membus3.trans_dist::WriteReq                 9                       # Transaction distribution
system.membus3.trans_dist::WriteResp                9                       # Transaction distribution
system.membus3.trans_dist::WritebackDirty         8003                       # Transaction distribution
system.membus3.trans_dist::CleanEvict            5112                       # Transaction distribution
system.membus3.trans_dist::UpgradeReq             185                       # Transaction distribution
system.membus3.trans_dist::SCUpgradeReq           118                       # Transaction distribution
system.membus3.trans_dist::UpgradeResp            212                       # Transaction distribution
system.membus3.trans_dist::ReadExReq             8237                       # Transaction distribution
system.membus3.trans_dist::ReadExResp            8216                       # Transaction distribution
system.membus3.trans_dist::ReadSharedReq         5611                       # Transaction distribution
system.membus3.pkt_count_system.l2cache3.mem_side::system.mem_ctrls3.port        18166                       # Packet count per connected master and slave (bytes)
system.membus3.pkt_count_system.l2cache3.mem_side::system.numa_caches_downward3.cpu_side        13742                       # Packet count per connected master and slave (bytes)
system.membus3.pkt_count_system.l2cache3.mem_side::total        31908                       # Packet count per connected master and slave (bytes)
system.membus3.pkt_count_system.numa_caches_upward3.mem_side::system.mem_ctrls3.port         9415                       # Packet count per connected master and slave (bytes)
system.membus3.pkt_count_system.numa_caches_upward3.mem_side::total         9415                       # Packet count per connected master and slave (bytes)
system.membus3.pkt_count::total                 41323                       # Packet count per connected master and slave (bytes)
system.membus3.pkt_size_system.l2cache3.mem_side::system.mem_ctrls3.port       650176                       # Cumulative packet size per connected master and slave (bytes)
system.membus3.pkt_size_system.l2cache3.mem_side::system.numa_caches_downward3.cpu_side       324040                       # Cumulative packet size per connected master and slave (bytes)
system.membus3.pkt_size_system.l2cache3.mem_side::total       974216                       # Cumulative packet size per connected master and slave (bytes)
system.membus3.pkt_size_system.numa_caches_upward3.mem_side::system.mem_ctrls3.port       422976                       # Cumulative packet size per connected master and slave (bytes)
system.membus3.pkt_size_system.numa_caches_upward3.mem_side::total       422976                       # Cumulative packet size per connected master and slave (bytes)
system.membus3.pkt_size::total                1397192                       # Cumulative packet size per connected master and slave (bytes)
system.membus3.snoops                           20689                       # Total snoops (count)
system.membus3.snoop_fanout::samples            48112                       # Request fanout histogram
system.membus3.snoop_fanout::mean            1.429082                       # Request fanout histogram
system.membus3.snoop_fanout::stdev           0.494950                       # Request fanout histogram
system.membus3.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus3.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus3.snoop_fanout::1                  27468     57.09%     57.09% # Request fanout histogram
system.membus3.snoop_fanout::2                  20644     42.91%    100.00% # Request fanout histogram
system.membus3.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus3.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus3.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus3.snoop_fanout::total              48112                       # Request fanout histogram
system.numa_caches_downward0.tags.replacements            0                       # number of replacements
system.numa_caches_downward0.tags.tagsinuse    14.000697                       # Cycle average of tags in use
system.numa_caches_downward0.tags.total_refs            0                       # Total number of references to valid blocks.
system.numa_caches_downward0.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.numa_caches_downward0.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.numa_caches_downward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward0.tags.occ_blocks::writebacks           14                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.data     0.000697                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_percent::writebacks     0.875000                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.data     0.000044                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::total     0.875044                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_task_id_blocks::1023           13                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_blocks::1024            1                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1023::2           13                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1023     0.812500                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1024     0.062500                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.tag_accesses           34                       # Number of tag accesses
system.numa_caches_downward0.tags.data_accesses           34                       # Number of data accesses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus0.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::total            1                       # number of SCUpgradeReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.data            2                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::total            2                       # number of ReadSharedReq misses
system.numa_caches_downward0.demand_misses::switch_cpus0.data            2                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::total            2                       # number of demand (read+write) misses
system.numa_caches_downward0.overall_misses::switch_cpus0.data            2                       # number of overall misses
system.numa_caches_downward0.overall_misses::total            2                       # number of overall misses
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::total            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::total            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.demand_accesses::switch_cpus0.data            2                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::total            2                       # number of demand (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.data            2                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::total            2                       # number of overall (read+write) accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_downward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward0.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward1.tags.replacements            1                       # number of replacements
system.numa_caches_downward1.tags.tagsinuse     9.045291                       # Cycle average of tags in use
system.numa_caches_downward1.tags.total_refs            0                       # Total number of references to valid blocks.
system.numa_caches_downward1.tags.sampled_refs            1                       # Sample count of references to valid blocks.
system.numa_caches_downward1.tags.avg_refs            0                       # Average number of references to valid blocks.
system.numa_caches_downward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward1.tags.occ_blocks::writebacks     2.620237                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::cpu2.inst     1.423963                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::cpu2.data            1                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::cpu3.inst            4                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus2.data     0.001089                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus3.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_percent::writebacks     0.163765                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::cpu2.inst     0.088998                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::cpu2.data     0.062500                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::cpu3.inst     0.250000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus2.data     0.000068                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus3.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::total     0.565331                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.numa_caches_downward1.tags.occ_task_id_percent::1024     0.500000                       # Percentage of cache occupancy per task id
system.numa_caches_downward1.tags.tag_accesses           78                       # Number of tag accesses
system.numa_caches_downward1.tags.data_accesses           78                       # Number of data accesses
system.numa_caches_downward1.WritebackDirty_hits::writebacks            1                       # number of WritebackDirty hits
system.numa_caches_downward1.WritebackDirty_hits::total            1                       # number of WritebackDirty hits
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus2.data            2                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus3.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::total            3                       # number of SCUpgradeReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus2.data            4                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus3.data            1                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::total            5                       # number of ReadSharedReq misses
system.numa_caches_downward1.demand_misses::switch_cpus2.data            4                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus3.data            1                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::total            5                       # number of demand (read+write) misses
system.numa_caches_downward1.overall_misses::switch_cpus2.data            4                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus3.data            1                       # number of overall misses
system.numa_caches_downward1.overall_misses::total            5                       # number of overall misses
system.numa_caches_downward1.WritebackDirty_accesses::writebacks            1                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.WritebackDirty_accesses::total            1                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus2.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus3.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::total            3                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus2.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus3.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::total            5                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.demand_accesses::switch_cpus2.data            4                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus3.data            1                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::total            5                       # number of demand (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus2.data            4                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus3.data            1                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::total            5                       # number of overall (read+write) accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus2.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus3.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus2.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus3.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_downward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward1.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward2.tags.replacements         9902                       # number of replacements
system.numa_caches_downward2.tags.tagsinuse    13.670942                       # Cycle average of tags in use
system.numa_caches_downward2.tags.total_refs           57                       # Total number of references to valid blocks.
system.numa_caches_downward2.tags.sampled_refs         9902                       # Sample count of references to valid blocks.
system.numa_caches_downward2.tags.avg_refs     0.005756                       # Average number of references to valid blocks.
system.numa_caches_downward2.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward2.tags.occ_blocks::writebacks     5.773877                       # Average occupied blocks per requestor
system.numa_caches_downward2.tags.occ_blocks::cpu4.inst     0.001951                       # Average occupied blocks per requestor
system.numa_caches_downward2.tags.occ_blocks::cpu4.data     0.000305                       # Average occupied blocks per requestor
system.numa_caches_downward2.tags.occ_blocks::switch_cpus4.inst     1.393989                       # Average occupied blocks per requestor
system.numa_caches_downward2.tags.occ_blocks::switch_cpus4.data     0.760060                       # Average occupied blocks per requestor
system.numa_caches_downward2.tags.occ_blocks::switch_cpus5.inst     4.224138                       # Average occupied blocks per requestor
system.numa_caches_downward2.tags.occ_blocks::switch_cpus5.data     1.516622                       # Average occupied blocks per requestor
system.numa_caches_downward2.tags.occ_percent::writebacks     0.360867                       # Average percentage of cache occupancy
system.numa_caches_downward2.tags.occ_percent::cpu4.inst     0.000122                       # Average percentage of cache occupancy
system.numa_caches_downward2.tags.occ_percent::cpu4.data     0.000019                       # Average percentage of cache occupancy
system.numa_caches_downward2.tags.occ_percent::switch_cpus4.inst     0.087124                       # Average percentage of cache occupancy
system.numa_caches_downward2.tags.occ_percent::switch_cpus4.data     0.047504                       # Average percentage of cache occupancy
system.numa_caches_downward2.tags.occ_percent::switch_cpus5.inst     0.264009                       # Average percentage of cache occupancy
system.numa_caches_downward2.tags.occ_percent::switch_cpus5.data     0.094789                       # Average percentage of cache occupancy
system.numa_caches_downward2.tags.occ_percent::total     0.854434                       # Average percentage of cache occupancy
system.numa_caches_downward2.tags.occ_task_id_blocks::1024           12                       # Occupied blocks per task id
system.numa_caches_downward2.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.numa_caches_downward2.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.numa_caches_downward2.tags.tag_accesses       131403                       # Number of tag accesses
system.numa_caches_downward2.tags.data_accesses       131403                       # Number of data accesses
system.numa_caches_downward2.WritebackDirty_hits::writebacks         5194                       # number of WritebackDirty hits
system.numa_caches_downward2.WritebackDirty_hits::total         5194                       # number of WritebackDirty hits
system.numa_caches_downward2.UpgradeReq_misses::switch_cpus4.data          141                       # number of UpgradeReq misses
system.numa_caches_downward2.UpgradeReq_misses::switch_cpus5.data           28                       # number of UpgradeReq misses
system.numa_caches_downward2.UpgradeReq_misses::total          169                       # number of UpgradeReq misses
system.numa_caches_downward2.SCUpgradeReq_misses::switch_cpus4.data           22                       # number of SCUpgradeReq misses
system.numa_caches_downward2.SCUpgradeReq_misses::switch_cpus5.data           14                       # number of SCUpgradeReq misses
system.numa_caches_downward2.SCUpgradeReq_misses::total           36                       # number of SCUpgradeReq misses
system.numa_caches_downward2.ReadExReq_misses::switch_cpus4.data         1732                       # number of ReadExReq misses
system.numa_caches_downward2.ReadExReq_misses::switch_cpus5.data          544                       # number of ReadExReq misses
system.numa_caches_downward2.ReadExReq_misses::total         2276                       # number of ReadExReq misses
system.numa_caches_downward2.ReadSharedReq_misses::switch_cpus4.inst         1799                       # number of ReadSharedReq misses
system.numa_caches_downward2.ReadSharedReq_misses::switch_cpus4.data         1780                       # number of ReadSharedReq misses
system.numa_caches_downward2.ReadSharedReq_misses::switch_cpus5.inst          414                       # number of ReadSharedReq misses
system.numa_caches_downward2.ReadSharedReq_misses::switch_cpus5.data          780                       # number of ReadSharedReq misses
system.numa_caches_downward2.ReadSharedReq_misses::total         4773                       # number of ReadSharedReq misses
system.numa_caches_downward2.demand_misses::switch_cpus4.inst         1799                       # number of demand (read+write) misses
system.numa_caches_downward2.demand_misses::switch_cpus4.data         3512                       # number of demand (read+write) misses
system.numa_caches_downward2.demand_misses::switch_cpus5.inst          414                       # number of demand (read+write) misses
system.numa_caches_downward2.demand_misses::switch_cpus5.data         1324                       # number of demand (read+write) misses
system.numa_caches_downward2.demand_misses::total         7049                       # number of demand (read+write) misses
system.numa_caches_downward2.overall_misses::switch_cpus4.inst         1799                       # number of overall misses
system.numa_caches_downward2.overall_misses::switch_cpus4.data         3512                       # number of overall misses
system.numa_caches_downward2.overall_misses::switch_cpus5.inst          414                       # number of overall misses
system.numa_caches_downward2.overall_misses::switch_cpus5.data         1324                       # number of overall misses
system.numa_caches_downward2.overall_misses::total         7049                       # number of overall misses
system.numa_caches_downward2.WritebackDirty_accesses::writebacks         5194                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward2.WritebackDirty_accesses::total         5194                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward2.UpgradeReq_accesses::switch_cpus4.data          141                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward2.UpgradeReq_accesses::switch_cpus5.data           28                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward2.UpgradeReq_accesses::total          169                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward2.SCUpgradeReq_accesses::switch_cpus4.data           22                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward2.SCUpgradeReq_accesses::switch_cpus5.data           14                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward2.SCUpgradeReq_accesses::total           36                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward2.ReadExReq_accesses::switch_cpus4.data         1732                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward2.ReadExReq_accesses::switch_cpus5.data          544                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward2.ReadExReq_accesses::total         2276                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward2.ReadSharedReq_accesses::switch_cpus4.inst         1799                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward2.ReadSharedReq_accesses::switch_cpus4.data         1780                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward2.ReadSharedReq_accesses::switch_cpus5.inst          414                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward2.ReadSharedReq_accesses::switch_cpus5.data          780                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward2.ReadSharedReq_accesses::total         4773                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward2.demand_accesses::switch_cpus4.inst         1799                       # number of demand (read+write) accesses
system.numa_caches_downward2.demand_accesses::switch_cpus4.data         3512                       # number of demand (read+write) accesses
system.numa_caches_downward2.demand_accesses::switch_cpus5.inst          414                       # number of demand (read+write) accesses
system.numa_caches_downward2.demand_accesses::switch_cpus5.data         1324                       # number of demand (read+write) accesses
system.numa_caches_downward2.demand_accesses::total         7049                       # number of demand (read+write) accesses
system.numa_caches_downward2.overall_accesses::switch_cpus4.inst         1799                       # number of overall (read+write) accesses
system.numa_caches_downward2.overall_accesses::switch_cpus4.data         3512                       # number of overall (read+write) accesses
system.numa_caches_downward2.overall_accesses::switch_cpus5.inst          414                       # number of overall (read+write) accesses
system.numa_caches_downward2.overall_accesses::switch_cpus5.data         1324                       # number of overall (read+write) accesses
system.numa_caches_downward2.overall_accesses::total         7049                       # number of overall (read+write) accesses
system.numa_caches_downward2.UpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward2.UpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward2.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward2.SCUpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward2.SCUpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward2.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward2.ReadExReq_miss_rate::switch_cpus4.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward2.ReadExReq_miss_rate::switch_cpus5.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward2.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward2.ReadSharedReq_miss_rate::switch_cpus4.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward2.ReadSharedReq_miss_rate::switch_cpus4.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward2.ReadSharedReq_miss_rate::switch_cpus5.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward2.ReadSharedReq_miss_rate::switch_cpus5.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward2.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward2.demand_miss_rate::switch_cpus4.inst            1                       # miss rate for demand accesses
system.numa_caches_downward2.demand_miss_rate::switch_cpus4.data            1                       # miss rate for demand accesses
system.numa_caches_downward2.demand_miss_rate::switch_cpus5.inst            1                       # miss rate for demand accesses
system.numa_caches_downward2.demand_miss_rate::switch_cpus5.data            1                       # miss rate for demand accesses
system.numa_caches_downward2.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_downward2.overall_miss_rate::switch_cpus4.inst            1                       # miss rate for overall accesses
system.numa_caches_downward2.overall_miss_rate::switch_cpus4.data            1                       # miss rate for overall accesses
system.numa_caches_downward2.overall_miss_rate::switch_cpus5.inst            1                       # miss rate for overall accesses
system.numa_caches_downward2.overall_miss_rate::switch_cpus5.data            1                       # miss rate for overall accesses
system.numa_caches_downward2.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_downward2.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward2.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward2.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward2.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward2.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward2.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward2.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward2.writebacks::writebacks         5194                       # number of writebacks
system.numa_caches_downward2.writebacks::total         5194                       # number of writebacks
system.numa_caches_downward2.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward3.tags.replacements         4434                       # number of replacements
system.numa_caches_downward3.tags.tagsinuse    14.818910                       # Cycle average of tags in use
system.numa_caches_downward3.tags.total_refs           79                       # Total number of references to valid blocks.
system.numa_caches_downward3.tags.sampled_refs         4434                       # Sample count of references to valid blocks.
system.numa_caches_downward3.tags.avg_refs     0.017817                       # Average number of references to valid blocks.
system.numa_caches_downward3.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward3.tags.occ_blocks::writebacks     2.499421                       # Average occupied blocks per requestor
system.numa_caches_downward3.tags.occ_blocks::cpu6.inst     0.727514                       # Average occupied blocks per requestor
system.numa_caches_downward3.tags.occ_blocks::cpu6.data     1.820109                       # Average occupied blocks per requestor
system.numa_caches_downward3.tags.occ_blocks::cpu7.inst     0.364357                       # Average occupied blocks per requestor
system.numa_caches_downward3.tags.occ_blocks::cpu7.data     1.821978                       # Average occupied blocks per requestor
system.numa_caches_downward3.tags.occ_blocks::switch_cpus6.inst     3.161267                       # Average occupied blocks per requestor
system.numa_caches_downward3.tags.occ_blocks::switch_cpus6.data     4.424265                       # Average occupied blocks per requestor
system.numa_caches_downward3.tags.occ_percent::writebacks     0.156214                       # Average percentage of cache occupancy
system.numa_caches_downward3.tags.occ_percent::cpu6.inst     0.045470                       # Average percentage of cache occupancy
system.numa_caches_downward3.tags.occ_percent::cpu6.data     0.113757                       # Average percentage of cache occupancy
system.numa_caches_downward3.tags.occ_percent::cpu7.inst     0.022772                       # Average percentage of cache occupancy
system.numa_caches_downward3.tags.occ_percent::cpu7.data     0.113874                       # Average percentage of cache occupancy
system.numa_caches_downward3.tags.occ_percent::switch_cpus6.inst     0.197579                       # Average percentage of cache occupancy
system.numa_caches_downward3.tags.occ_percent::switch_cpus6.data     0.276517                       # Average percentage of cache occupancy
system.numa_caches_downward3.tags.occ_percent::total     0.926182                       # Average percentage of cache occupancy
system.numa_caches_downward3.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_downward3.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_downward3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_downward3.tags.tag_accesses        78960                       # Number of tag accesses
system.numa_caches_downward3.tags.data_accesses        78960                       # Number of data accesses
system.numa_caches_downward3.WritebackDirty_hits::writebacks          658                       # number of WritebackDirty hits
system.numa_caches_downward3.WritebackDirty_hits::total          658                       # number of WritebackDirty hits
system.numa_caches_downward3.ReadSharedReq_hits::switch_cpus6.inst            1                       # number of ReadSharedReq hits
system.numa_caches_downward3.ReadSharedReq_hits::switch_cpus6.data            5                       # number of ReadSharedReq hits
system.numa_caches_downward3.ReadSharedReq_hits::total            6                       # number of ReadSharedReq hits
system.numa_caches_downward3.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.numa_caches_downward3.demand_hits::switch_cpus6.data            5                       # number of demand (read+write) hits
system.numa_caches_downward3.demand_hits::total            6                       # number of demand (read+write) hits
system.numa_caches_downward3.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.numa_caches_downward3.overall_hits::switch_cpus6.data            5                       # number of overall hits
system.numa_caches_downward3.overall_hits::total            6                       # number of overall hits
system.numa_caches_downward3.UpgradeReq_misses::switch_cpus6.data           13                       # number of UpgradeReq misses
system.numa_caches_downward3.UpgradeReq_misses::total           13                       # number of UpgradeReq misses
system.numa_caches_downward3.SCUpgradeReq_misses::switch_cpus6.data           65                       # number of SCUpgradeReq misses
system.numa_caches_downward3.SCUpgradeReq_misses::total           65                       # number of SCUpgradeReq misses
system.numa_caches_downward3.ReadExReq_misses::switch_cpus6.data          551                       # number of ReadExReq misses
system.numa_caches_downward3.ReadExReq_misses::total          551                       # number of ReadExReq misses
system.numa_caches_downward3.ReadSharedReq_misses::switch_cpus6.inst         1563                       # number of ReadSharedReq misses
system.numa_caches_downward3.ReadSharedReq_misses::switch_cpus6.data         2284                       # number of ReadSharedReq misses
system.numa_caches_downward3.ReadSharedReq_misses::total         3847                       # number of ReadSharedReq misses
system.numa_caches_downward3.demand_misses::switch_cpus6.inst         1563                       # number of demand (read+write) misses
system.numa_caches_downward3.demand_misses::switch_cpus6.data         2835                       # number of demand (read+write) misses
system.numa_caches_downward3.demand_misses::total         4398                       # number of demand (read+write) misses
system.numa_caches_downward3.overall_misses::switch_cpus6.inst         1563                       # number of overall misses
system.numa_caches_downward3.overall_misses::switch_cpus6.data         2835                       # number of overall misses
system.numa_caches_downward3.overall_misses::total         4398                       # number of overall misses
system.numa_caches_downward3.WritebackDirty_accesses::writebacks          658                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward3.WritebackDirty_accesses::total          658                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward3.UpgradeReq_accesses::switch_cpus6.data           13                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward3.UpgradeReq_accesses::total           13                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward3.SCUpgradeReq_accesses::switch_cpus6.data           65                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward3.SCUpgradeReq_accesses::total           65                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward3.ReadExReq_accesses::switch_cpus6.data          551                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward3.ReadExReq_accesses::total          551                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward3.ReadSharedReq_accesses::switch_cpus6.inst         1564                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward3.ReadSharedReq_accesses::switch_cpus6.data         2289                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward3.ReadSharedReq_accesses::total         3853                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward3.demand_accesses::switch_cpus6.inst         1564                       # number of demand (read+write) accesses
system.numa_caches_downward3.demand_accesses::switch_cpus6.data         2840                       # number of demand (read+write) accesses
system.numa_caches_downward3.demand_accesses::total         4404                       # number of demand (read+write) accesses
system.numa_caches_downward3.overall_accesses::switch_cpus6.inst         1564                       # number of overall (read+write) accesses
system.numa_caches_downward3.overall_accesses::switch_cpus6.data         2840                       # number of overall (read+write) accesses
system.numa_caches_downward3.overall_accesses::total         4404                       # number of overall (read+write) accesses
system.numa_caches_downward3.UpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward3.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward3.SCUpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward3.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward3.ReadExReq_miss_rate::switch_cpus6.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward3.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward3.ReadSharedReq_miss_rate::switch_cpus6.inst     0.999361                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward3.ReadSharedReq_miss_rate::switch_cpus6.data     0.997816                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward3.ReadSharedReq_miss_rate::total     0.998443                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward3.demand_miss_rate::switch_cpus6.inst     0.999361                       # miss rate for demand accesses
system.numa_caches_downward3.demand_miss_rate::switch_cpus6.data     0.998239                       # miss rate for demand accesses
system.numa_caches_downward3.demand_miss_rate::total     0.998638                       # miss rate for demand accesses
system.numa_caches_downward3.overall_miss_rate::switch_cpus6.inst     0.999361                       # miss rate for overall accesses
system.numa_caches_downward3.overall_miss_rate::switch_cpus6.data     0.998239                       # miss rate for overall accesses
system.numa_caches_downward3.overall_miss_rate::total     0.998638                       # miss rate for overall accesses
system.numa_caches_downward3.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward3.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward3.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward3.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward3.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward3.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward3.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward3.writebacks::writebacks          650                       # number of writebacks
system.numa_caches_downward3.writebacks::total          650                       # number of writebacks
system.numa_caches_downward3.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward0.tags.replacements         8716                       # number of replacements
system.numa_caches_upward0.tags.tagsinuse    15.892727                       # Cycle average of tags in use
system.numa_caches_upward0.tags.total_refs            9                       # Total number of references to valid blocks.
system.numa_caches_upward0.tags.sampled_refs         8716                       # Sample count of references to valid blocks.
system.numa_caches_upward0.tags.avg_refs     0.001033                       # Average number of references to valid blocks.
system.numa_caches_upward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward0.tags.occ_blocks::writebacks     3.759748                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus4.inst     1.649673                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus4.data     0.761633                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus5.inst     0.886403                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus5.data     1.163499                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus6.inst     3.177173                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus6.data     4.494598                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_percent::writebacks     0.234984                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus4.inst     0.103105                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus4.data     0.047602                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus5.inst     0.055400                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus5.data     0.072719                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus6.inst     0.198573                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus6.data     0.280912                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::total     0.993295                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_upward0.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward0.tags.tag_accesses       120376                       # Number of tag accesses
system.numa_caches_upward0.tags.data_accesses       120376                       # Number of data accesses
system.numa_caches_upward0.WritebackDirty_hits::writebacks         1648                       # number of WritebackDirty hits
system.numa_caches_upward0.WritebackDirty_hits::total         1648                       # number of WritebackDirty hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus4.data            3                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus5.data            1                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus6.data            2                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::total            6                       # number of ReadSharedReq hits
system.numa_caches_upward0.demand_hits::switch_cpus4.data            3                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus5.data            1                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus6.data            2                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::total            6                       # number of demand (read+write) hits
system.numa_caches_upward0.overall_hits::switch_cpus4.data            3                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus5.data            1                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus6.data            2                       # number of overall hits
system.numa_caches_upward0.overall_hits::total            6                       # number of overall hits
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus4.data            2                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus5.data            3                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus6.data            2                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::total            7                       # number of UpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus4.data            2                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus5.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus6.data            3                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::total            6                       # number of SCUpgradeReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus4.data          405                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus5.data            6                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus6.data          157                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::total          568                       # number of ReadExReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus4.inst         1649                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus4.data          644                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus5.inst          403                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus5.data          614                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus6.inst         1563                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus6.data         2199                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::total         7072                       # number of ReadSharedReq misses
system.numa_caches_upward0.demand_misses::switch_cpus4.inst         1649                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus4.data         1049                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus5.inst          403                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus5.data          620                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus6.inst         1563                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus6.data         2356                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::total         7640                       # number of demand (read+write) misses
system.numa_caches_upward0.overall_misses::switch_cpus4.inst         1649                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus4.data         1049                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus5.inst          403                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus5.data          620                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus6.inst         1563                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus6.data         2356                       # number of overall misses
system.numa_caches_upward0.overall_misses::total         7640                       # number of overall misses
system.numa_caches_upward0.WritebackDirty_accesses::writebacks         1648                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.WritebackDirty_accesses::total         1648                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus4.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus5.data            3                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus6.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::total            7                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus4.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus5.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus6.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::total            6                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus4.data          405                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus5.data            6                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus6.data          157                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::total          568                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus4.inst         1649                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus4.data          647                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus5.inst          403                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus5.data          615                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus6.inst         1563                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus6.data         2201                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::total         7078                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.demand_accesses::switch_cpus4.inst         1649                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus4.data         1052                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus5.inst          403                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus5.data          621                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus6.inst         1563                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus6.data         2358                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::total         7646                       # number of demand (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus4.inst         1649                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus4.data         1052                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus5.inst          403                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus5.data          621                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus6.inst         1563                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus6.data         2358                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::total         7646                       # number of overall (read+write) accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus4.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus5.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus6.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus4.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus4.data     0.995363                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus5.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus5.data     0.998374                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus6.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus6.data     0.999091                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::total     0.999152                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus4.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus4.data     0.997148                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus5.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus5.data     0.998390                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus6.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus6.data     0.999152                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::total     0.999215                       # miss rate for demand accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus4.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus4.data     0.997148                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus5.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus5.data     0.998390                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus6.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus6.data     0.999152                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::total     0.999215                       # miss rate for overall accesses
system.numa_caches_upward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward0.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward0.writebacks::writebacks         1658                       # number of writebacks
system.numa_caches_upward0.writebacks::total         1658                       # number of writebacks
system.numa_caches_upward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward1.tags.replacements            0                       # number of replacements
system.numa_caches_upward1.tags.tagsinuse            0                       # Cycle average of tags in use
system.numa_caches_upward1.tags.total_refs            0                       # Total number of references to valid blocks.
system.numa_caches_upward1.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.numa_caches_upward1.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.numa_caches_upward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward1.tags.tag_accesses            0                       # Number of tag accesses
system.numa_caches_upward1.tags.data_accesses            0                       # Number of data accesses
system.numa_caches_upward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward1.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward2.tags.replacements            0                       # number of replacements
system.numa_caches_upward2.tags.tagsinuse            0                       # Cycle average of tags in use
system.numa_caches_upward2.tags.total_refs            0                       # Total number of references to valid blocks.
system.numa_caches_upward2.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.numa_caches_upward2.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.numa_caches_upward2.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward2.tags.tag_accesses            0                       # Number of tag accesses
system.numa_caches_upward2.tags.data_accesses            0                       # Number of data accesses
system.numa_caches_upward2.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward2.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward2.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward2.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward2.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward2.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward2.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward2.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward3.tags.replacements         4801                       # number of replacements
system.numa_caches_upward3.tags.tagsinuse    13.138828                       # Cycle average of tags in use
system.numa_caches_upward3.tags.total_refs            1                       # Total number of references to valid blocks.
system.numa_caches_upward3.tags.sampled_refs         4801                       # Sample count of references to valid blocks.
system.numa_caches_upward3.tags.avg_refs     0.000208                       # Average number of references to valid blocks.
system.numa_caches_upward3.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward3.tags.occ_blocks::writebacks    11.028716                       # Average occupied blocks per requestor
system.numa_caches_upward3.tags.occ_blocks::cpu4.inst     0.002971                       # Average occupied blocks per requestor
system.numa_caches_upward3.tags.occ_blocks::cpu4.data     0.000355                       # Average occupied blocks per requestor
system.numa_caches_upward3.tags.occ_blocks::switch_cpus0.data     0.000697                       # Average occupied blocks per requestor
system.numa_caches_upward3.tags.occ_blocks::switch_cpus4.inst     0.123414                       # Average occupied blocks per requestor
system.numa_caches_upward3.tags.occ_blocks::switch_cpus4.data     0.366387                       # Average occupied blocks per requestor
system.numa_caches_upward3.tags.occ_blocks::switch_cpus5.inst     0.017734                       # Average occupied blocks per requestor
system.numa_caches_upward3.tags.occ_blocks::switch_cpus5.data     1.598554                       # Average occupied blocks per requestor
system.numa_caches_upward3.tags.occ_percent::writebacks     0.689295                       # Average percentage of cache occupancy
system.numa_caches_upward3.tags.occ_percent::cpu4.inst     0.000186                       # Average percentage of cache occupancy
system.numa_caches_upward3.tags.occ_percent::cpu4.data     0.000022                       # Average percentage of cache occupancy
system.numa_caches_upward3.tags.occ_percent::switch_cpus0.data     0.000044                       # Average percentage of cache occupancy
system.numa_caches_upward3.tags.occ_percent::switch_cpus4.inst     0.007713                       # Average percentage of cache occupancy
system.numa_caches_upward3.tags.occ_percent::switch_cpus4.data     0.022899                       # Average percentage of cache occupancy
system.numa_caches_upward3.tags.occ_percent::switch_cpus5.inst     0.001108                       # Average percentage of cache occupancy
system.numa_caches_upward3.tags.occ_percent::switch_cpus5.data     0.099910                       # Average percentage of cache occupancy
system.numa_caches_upward3.tags.occ_percent::total     0.821177                       # Average percentage of cache occupancy
system.numa_caches_upward3.tags.occ_task_id_blocks::1024           11                       # Occupied blocks per task id
system.numa_caches_upward3.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.numa_caches_upward3.tags.occ_task_id_percent::1024     0.687500                       # Percentage of cache occupancy per task id
system.numa_caches_upward3.tags.tag_accesses        61801                       # Number of tag accesses
system.numa_caches_upward3.tags.data_accesses        61801                       # Number of data accesses
system.numa_caches_upward3.WritebackDirty_hits::writebacks         4196                       # number of WritebackDirty hits
system.numa_caches_upward3.WritebackDirty_hits::total         4196                       # number of WritebackDirty hits
system.numa_caches_upward3.ReadExReq_hits::switch_cpus5.data            1                       # number of ReadExReq hits
system.numa_caches_upward3.ReadExReq_hits::total            1                       # number of ReadExReq hits
system.numa_caches_upward3.ReadSharedReq_hits::switch_cpus2.data            1                       # number of ReadSharedReq hits
system.numa_caches_upward3.ReadSharedReq_hits::switch_cpus4.data            1                       # number of ReadSharedReq hits
system.numa_caches_upward3.ReadSharedReq_hits::total            2                       # number of ReadSharedReq hits
system.numa_caches_upward3.demand_hits::switch_cpus2.data            1                       # number of demand (read+write) hits
system.numa_caches_upward3.demand_hits::switch_cpus4.data            1                       # number of demand (read+write) hits
system.numa_caches_upward3.demand_hits::switch_cpus5.data            1                       # number of demand (read+write) hits
system.numa_caches_upward3.demand_hits::total            3                       # number of demand (read+write) hits
system.numa_caches_upward3.overall_hits::switch_cpus2.data            1                       # number of overall hits
system.numa_caches_upward3.overall_hits::switch_cpus4.data            1                       # number of overall hits
system.numa_caches_upward3.overall_hits::switch_cpus5.data            1                       # number of overall hits
system.numa_caches_upward3.overall_hits::total            3                       # number of overall hits
system.numa_caches_upward3.UpgradeReq_misses::switch_cpus4.data            4                       # number of UpgradeReq misses
system.numa_caches_upward3.UpgradeReq_misses::switch_cpus5.data            6                       # number of UpgradeReq misses
system.numa_caches_upward3.UpgradeReq_misses::total           10                       # number of UpgradeReq misses
system.numa_caches_upward3.SCUpgradeReq_misses::switch_cpus0.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward3.SCUpgradeReq_misses::switch_cpus4.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward3.SCUpgradeReq_misses::switch_cpus5.data            3                       # number of SCUpgradeReq misses
system.numa_caches_upward3.SCUpgradeReq_misses::total            5                       # number of SCUpgradeReq misses
system.numa_caches_upward3.ReadExReq_misses::switch_cpus4.data         1272                       # number of ReadExReq misses
system.numa_caches_upward3.ReadExReq_misses::switch_cpus5.data          536                       # number of ReadExReq misses
system.numa_caches_upward3.ReadExReq_misses::total         1808                       # number of ReadExReq misses
system.numa_caches_upward3.ReadSharedReq_misses::switch_cpus0.data            2                       # number of ReadSharedReq misses
system.numa_caches_upward3.ReadSharedReq_misses::switch_cpus4.inst          150                       # number of ReadSharedReq misses
system.numa_caches_upward3.ReadSharedReq_misses::switch_cpus4.data          354                       # number of ReadSharedReq misses
system.numa_caches_upward3.ReadSharedReq_misses::switch_cpus5.inst           11                       # number of ReadSharedReq misses
system.numa_caches_upward3.ReadSharedReq_misses::switch_cpus5.data           96                       # number of ReadSharedReq misses
system.numa_caches_upward3.ReadSharedReq_misses::total          613                       # number of ReadSharedReq misses
system.numa_caches_upward3.demand_misses::switch_cpus0.data            2                       # number of demand (read+write) misses
system.numa_caches_upward3.demand_misses::switch_cpus4.inst          150                       # number of demand (read+write) misses
system.numa_caches_upward3.demand_misses::switch_cpus4.data         1626                       # number of demand (read+write) misses
system.numa_caches_upward3.demand_misses::switch_cpus5.inst           11                       # number of demand (read+write) misses
system.numa_caches_upward3.demand_misses::switch_cpus5.data          632                       # number of demand (read+write) misses
system.numa_caches_upward3.demand_misses::total         2421                       # number of demand (read+write) misses
system.numa_caches_upward3.overall_misses::switch_cpus0.data            2                       # number of overall misses
system.numa_caches_upward3.overall_misses::switch_cpus4.inst          150                       # number of overall misses
system.numa_caches_upward3.overall_misses::switch_cpus4.data         1626                       # number of overall misses
system.numa_caches_upward3.overall_misses::switch_cpus5.inst           11                       # number of overall misses
system.numa_caches_upward3.overall_misses::switch_cpus5.data          632                       # number of overall misses
system.numa_caches_upward3.overall_misses::total         2421                       # number of overall misses
system.numa_caches_upward3.WritebackDirty_accesses::writebacks         4196                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward3.WritebackDirty_accesses::total         4196                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward3.UpgradeReq_accesses::switch_cpus4.data            4                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward3.UpgradeReq_accesses::switch_cpus5.data            6                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward3.UpgradeReq_accesses::total           10                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward3.SCUpgradeReq_accesses::switch_cpus0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward3.SCUpgradeReq_accesses::switch_cpus4.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward3.SCUpgradeReq_accesses::switch_cpus5.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward3.SCUpgradeReq_accesses::total            5                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward3.ReadExReq_accesses::switch_cpus4.data         1272                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward3.ReadExReq_accesses::switch_cpus5.data          537                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward3.ReadExReq_accesses::total         1809                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward3.ReadSharedReq_accesses::switch_cpus0.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward3.ReadSharedReq_accesses::switch_cpus2.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward3.ReadSharedReq_accesses::switch_cpus4.inst          150                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward3.ReadSharedReq_accesses::switch_cpus4.data          355                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward3.ReadSharedReq_accesses::switch_cpus5.inst           11                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward3.ReadSharedReq_accesses::switch_cpus5.data           96                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward3.ReadSharedReq_accesses::total          615                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward3.demand_accesses::switch_cpus0.data            2                       # number of demand (read+write) accesses
system.numa_caches_upward3.demand_accesses::switch_cpus2.data            1                       # number of demand (read+write) accesses
system.numa_caches_upward3.demand_accesses::switch_cpus4.inst          150                       # number of demand (read+write) accesses
system.numa_caches_upward3.demand_accesses::switch_cpus4.data         1627                       # number of demand (read+write) accesses
system.numa_caches_upward3.demand_accesses::switch_cpus5.inst           11                       # number of demand (read+write) accesses
system.numa_caches_upward3.demand_accesses::switch_cpus5.data          633                       # number of demand (read+write) accesses
system.numa_caches_upward3.demand_accesses::total         2424                       # number of demand (read+write) accesses
system.numa_caches_upward3.overall_accesses::switch_cpus0.data            2                       # number of overall (read+write) accesses
system.numa_caches_upward3.overall_accesses::switch_cpus2.data            1                       # number of overall (read+write) accesses
system.numa_caches_upward3.overall_accesses::switch_cpus4.inst          150                       # number of overall (read+write) accesses
system.numa_caches_upward3.overall_accesses::switch_cpus4.data         1627                       # number of overall (read+write) accesses
system.numa_caches_upward3.overall_accesses::switch_cpus5.inst           11                       # number of overall (read+write) accesses
system.numa_caches_upward3.overall_accesses::switch_cpus5.data          633                       # number of overall (read+write) accesses
system.numa_caches_upward3.overall_accesses::total         2424                       # number of overall (read+write) accesses
system.numa_caches_upward3.UpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward3.UpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward3.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward3.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward3.SCUpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward3.SCUpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward3.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward3.ReadExReq_miss_rate::switch_cpus4.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward3.ReadExReq_miss_rate::switch_cpus5.data     0.998138                       # miss rate for ReadExReq accesses
system.numa_caches_upward3.ReadExReq_miss_rate::total     0.999447                       # miss rate for ReadExReq accesses
system.numa_caches_upward3.ReadSharedReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward3.ReadSharedReq_miss_rate::switch_cpus4.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward3.ReadSharedReq_miss_rate::switch_cpus4.data     0.997183                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward3.ReadSharedReq_miss_rate::switch_cpus5.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward3.ReadSharedReq_miss_rate::switch_cpus5.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward3.ReadSharedReq_miss_rate::total     0.996748                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward3.demand_miss_rate::switch_cpus0.data            1                       # miss rate for demand accesses
system.numa_caches_upward3.demand_miss_rate::switch_cpus4.inst            1                       # miss rate for demand accesses
system.numa_caches_upward3.demand_miss_rate::switch_cpus4.data     0.999385                       # miss rate for demand accesses
system.numa_caches_upward3.demand_miss_rate::switch_cpus5.inst            1                       # miss rate for demand accesses
system.numa_caches_upward3.demand_miss_rate::switch_cpus5.data     0.998420                       # miss rate for demand accesses
system.numa_caches_upward3.demand_miss_rate::total     0.998762                       # miss rate for demand accesses
system.numa_caches_upward3.overall_miss_rate::switch_cpus0.data            1                       # miss rate for overall accesses
system.numa_caches_upward3.overall_miss_rate::switch_cpus4.inst            1                       # miss rate for overall accesses
system.numa_caches_upward3.overall_miss_rate::switch_cpus4.data     0.999385                       # miss rate for overall accesses
system.numa_caches_upward3.overall_miss_rate::switch_cpus5.inst            1                       # miss rate for overall accesses
system.numa_caches_upward3.overall_miss_rate::switch_cpus5.data     0.998420                       # miss rate for overall accesses
system.numa_caches_upward3.overall_miss_rate::total     0.998762                       # miss rate for overall accesses
system.numa_caches_upward3.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward3.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward3.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward3.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward3.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward3.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward3.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward3.writebacks::writebacks         4188                       # number of writebacks
system.numa_caches_upward3.writebacks::total         4188                       # number of writebacks
system.numa_caches_upward3.no_allocate_misses            0                       # Number of misses that were no-allocate
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.data_hits                 141                       # DTB hits
system.switch_cpus0.dtb.data_misses                 0                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus0.itb.fetch_misses                0                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles              4542418763                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts                370                       # Number of instructions committed
system.switch_cpus0.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts                 351                       # number of integer instructions
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs                  142                       # number of memory refs
system.switch_cpus0.num_load_insts                 82                       # Number of load instructions
system.switch_cpus0.num_store_insts                60                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      4540064143.295709                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      2354619.704291                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.000518                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.999482                       # Percentage of idle cycles
system.switch_cpus0.Branches                       48                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total               370                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.data_hits                 141                       # DTB hits
system.switch_cpus1.dtb.data_misses                 0                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus1.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus1.itb.fetch_misses                0                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles              4542418848                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts                370                       # Number of instructions committed
system.switch_cpus1.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus1.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts                 351                       # number of integer instructions
system.switch_cpus1.num_fp_insts                    0                       # number of float instructions
system.switch_cpus1.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs                  142                       # number of memory refs
system.switch_cpus1.num_load_insts                 82                       # Number of load instructions
system.switch_cpus1.num_store_insts                60                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      4540064228.251648                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      2354619.748352                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.000518                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.999482                       # Percentage of idle cycles
system.switch_cpus1.Branches                       48                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total               370                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.data_hits                 141                       # DTB hits
system.switch_cpus2.dtb.data_misses                 0                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus2.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus2.itb.fetch_misses                0                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles              4542418933                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts                370                       # Number of instructions committed
system.switch_cpus2.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus2.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts                 351                       # number of integer instructions
system.switch_cpus2.num_fp_insts                    0                       # number of float instructions
system.switch_cpus2.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs                  142                       # number of memory refs
system.switch_cpus2.num_load_insts                 82                       # Number of load instructions
system.switch_cpus2.num_store_insts                60                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      4540064313.207587                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      2354619.792413                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.000518                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.999482                       # Percentage of idle cycles
system.switch_cpus2.Branches                       48                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total               370                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.data_hits                 141                       # DTB hits
system.switch_cpus3.dtb.data_misses                 0                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus3.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus3.itb.fetch_misses                0                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles              4542419018                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts                370                       # Number of instructions committed
system.switch_cpus3.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus3.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts                 351                       # number of integer instructions
system.switch_cpus3.num_fp_insts                    0                       # number of float instructions
system.switch_cpus3.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs                  142                       # number of memory refs
system.switch_cpus3.num_load_insts                 82                       # Number of load instructions
system.switch_cpus3.num_store_insts                60                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      4540064398.163527                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      2354619.836474                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.000518                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.999482                       # Percentage of idle cycles
system.switch_cpus3.Branches                       48                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total               370                       # Class of executed instruction
system.switch_cpus4.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus4.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus4.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus4.dtb.read_hits               33978                       # DTB read hits
system.switch_cpus4.dtb.read_misses                90                       # DTB read misses
system.switch_cpus4.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.dtb.read_accesses            8139                       # DTB read accesses
system.switch_cpus4.dtb.write_hits              28369                       # DTB write hits
system.switch_cpus4.dtb.write_misses               15                       # DTB write misses
system.switch_cpus4.dtb.write_acv                   7                       # DTB write access violations
system.switch_cpus4.dtb.write_accesses           4585                       # DTB write accesses
system.switch_cpus4.dtb.data_hits               62347                       # DTB hits
system.switch_cpus4.dtb.data_misses               105                       # DTB misses
system.switch_cpus4.dtb.data_acv                    7                       # DTB access violations
system.switch_cpus4.dtb.data_accesses           12724                       # DTB accesses
system.switch_cpus4.itb.fetch_hits              43548                       # ITB hits
system.switch_cpus4.itb.fetch_misses               94                       # ITB misses
system.switch_cpus4.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.itb.fetch_accesses          43642                       # ITB accesses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.data_hits                   0                       # DTB hits
system.switch_cpus4.itb.data_misses                 0                       # DTB misses
system.switch_cpus4.itb.data_acv                    0                       # DTB access violations
system.switch_cpus4.itb.data_accesses               0                       # DTB accesses
system.switch_cpus4.numCycles                  302131                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus4.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus4.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus4.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_good::kernel            0                      
system.switch_cpus4.kern.mode_good::user            0                      
system.switch_cpus4.kern.mode_good::idle            0                      
system.switch_cpus4.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus4.committedInsts             166603                       # Number of instructions committed
system.switch_cpus4.committedOps               166603                       # Number of ops (including micro ops) committed
system.switch_cpus4.num_int_alu_accesses       160849                       # Number of integer alu accesses
system.switch_cpus4.num_fp_alu_accesses           245                       # Number of float alu accesses
system.switch_cpus4.num_func_calls               4181                       # number of times a function call or return occured
system.switch_cpus4.num_conditional_control_insts        17255                       # number of instructions that are conditional controls
system.switch_cpus4.num_int_insts              160849                       # number of integer instructions
system.switch_cpus4.num_fp_insts                  245                       # number of float instructions
system.switch_cpus4.num_int_register_reads       221886                       # number of times the integer registers were read
system.switch_cpus4.num_int_register_writes       113589                       # number of times the integer registers were written
system.switch_cpus4.num_fp_register_reads          119                       # number of times the floating registers were read
system.switch_cpus4.num_fp_register_writes          102                       # number of times the floating registers were written
system.switch_cpus4.num_mem_refs                62611                       # number of memory refs
system.switch_cpus4.num_load_insts              34182                       # Number of load instructions
system.switch_cpus4.num_store_insts             28429                       # Number of store instructions
system.switch_cpus4.num_idle_cycles      231333.258731                       # Number of idle cycles
system.switch_cpus4.num_busy_cycles      70797.741269                       # Number of busy cycles
system.switch_cpus4.not_idle_fraction        0.234328                       # Percentage of non-idle cycles
system.switch_cpus4.idle_fraction            0.765672                       # Percentage of idle cycles
system.switch_cpus4.Branches                    22727                       # Number of branches fetched
system.switch_cpus4.op_class::No_OpClass         2812      1.69%      1.69% # Class of executed instruction
system.switch_cpus4.op_class::IntAlu            96660     57.98%     59.67% # Class of executed instruction
system.switch_cpus4.op_class::IntMult             153      0.09%     59.76% # Class of executed instruction
system.switch_cpus4.op_class::IntDiv                0      0.00%     59.76% # Class of executed instruction
system.switch_cpus4.op_class::FloatAdd             30      0.02%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::FloatCmp              0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::FloatCvt              0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::FloatMult             0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::FloatDiv              0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::FloatSqrt             0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdAdd               0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdAddAcc            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdAlu               0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdCmp               0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdCvt               0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdMisc              0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdMult              0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdMultAcc            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdShift             0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdShiftAcc            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdSqrt              0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAdd            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAlu            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCmp            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCvt            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatDiv            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMisc            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMult            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMultAcc            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatSqrt            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::MemRead           35135     21.07%     80.85% # Class of executed instruction
system.switch_cpus4.op_class::MemWrite          28709     17.22%     98.07% # Class of executed instruction
system.switch_cpus4.op_class::IprAccess          3216      1.93%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::total            166715                       # Class of executed instruction
system.switch_cpus5.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus5.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus5.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus5.dtb.read_hits               24234                       # DTB read hits
system.switch_cpus5.dtb.read_misses               326                       # DTB read misses
system.switch_cpus5.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus5.dtb.read_accesses            1824                       # DTB read accesses
system.switch_cpus5.dtb.write_hits              13749                       # DTB write hits
system.switch_cpus5.dtb.write_misses               38                       # DTB write misses
system.switch_cpus5.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus5.dtb.write_accesses            875                       # DTB write accesses
system.switch_cpus5.dtb.data_hits               37983                       # DTB hits
system.switch_cpus5.dtb.data_misses               364                       # DTB misses
system.switch_cpus5.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus5.dtb.data_accesses            2699                       # DTB accesses
system.switch_cpus5.itb.fetch_hits              23180                       # ITB hits
system.switch_cpus5.itb.fetch_misses              125                       # ITB misses
system.switch_cpus5.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.itb.fetch_accesses          23305                       # ITB accesses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.data_hits                   0                       # DTB hits
system.switch_cpus5.itb.data_misses                 0                       # DTB misses
system.switch_cpus5.itb.data_acv                    0                       # DTB access violations
system.switch_cpus5.itb.data_accesses               0                       # DTB accesses
system.switch_cpus5.numCycles              4542419387                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus5.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus5.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus5.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_good::kernel            0                      
system.switch_cpus5.kern.mode_good::user            0                      
system.switch_cpus5.kern.mode_good::idle            0                      
system.switch_cpus5.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus5.committedInsts             137709                       # Number of instructions committed
system.switch_cpus5.committedOps               137709                       # Number of ops (including micro ops) committed
system.switch_cpus5.num_int_alu_accesses       132401                       # Number of integer alu accesses
system.switch_cpus5.num_fp_alu_accesses           296                       # Number of float alu accesses
system.switch_cpus5.num_func_calls               2735                       # number of times a function call or return occured
system.switch_cpus5.num_conditional_control_insts        16770                       # number of instructions that are conditional controls
system.switch_cpus5.num_int_insts              132401                       # number of integer instructions
system.switch_cpus5.num_fp_insts                  296                       # number of float instructions
system.switch_cpus5.num_int_register_reads       175525                       # number of times the integer registers were read
system.switch_cpus5.num_int_register_writes       100562                       # number of times the integer registers were written
system.switch_cpus5.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus5.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus5.num_mem_refs                39091                       # number of memory refs
system.switch_cpus5.num_load_insts              25118                       # Number of load instructions
system.switch_cpus5.num_store_insts             13973                       # Number of store instructions
system.switch_cpus5.num_idle_cycles      3660445087.879488                       # Number of idle cycles
system.switch_cpus5.num_busy_cycles      881974299.120512                       # Number of busy cycles
system.switch_cpus5.not_idle_fraction        0.194164                       # Percentage of non-idle cycles
system.switch_cpus5.idle_fraction            0.805836                       # Percentage of idle cycles
system.switch_cpus5.Branches                    20547                       # Number of branches fetched
system.switch_cpus5.op_class::No_OpClass         2817      2.04%      2.04% # Class of executed instruction
system.switch_cpus5.op_class::IntAlu            88642     64.19%     66.23% # Class of executed instruction
system.switch_cpus5.op_class::IntMult              87      0.06%     66.29% # Class of executed instruction
system.switch_cpus5.op_class::IntDiv                0      0.00%     66.29% # Class of executed instruction
system.switch_cpus5.op_class::FloatAdd             24      0.02%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::FloatCmp              0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::FloatCvt              0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::FloatMult             0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::FloatDiv              3      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::FloatSqrt             0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdAdd               0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdAddAcc            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdAlu               0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdCmp               0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdCvt               0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdMisc              0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdMult              0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdMultAcc            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdShift             0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdShiftAcc            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdSqrt              0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAdd            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAlu            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCmp            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCvt            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatDiv            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMisc            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMult            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMultAcc            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatSqrt            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::MemRead           26160     18.94%     85.26% # Class of executed instruction
system.switch_cpus5.op_class::MemWrite          13983     10.13%     95.38% # Class of executed instruction
system.switch_cpus5.op_class::IprAccess          6378      4.62%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::total            138094                       # Class of executed instruction
system.switch_cpus6.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus6.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus6.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus6.dtb.read_hits               83056                       # DTB read hits
system.switch_cpus6.dtb.read_misses               372                       # DTB read misses
system.switch_cpus6.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.dtb.read_accesses           34074                       # DTB read accesses
system.switch_cpus6.dtb.write_hits              88112                       # DTB write hits
system.switch_cpus6.dtb.write_misses              106                       # DTB write misses
system.switch_cpus6.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus6.dtb.write_accesses          15516                       # DTB write accesses
system.switch_cpus6.dtb.data_hits              171168                       # DTB hits
system.switch_cpus6.dtb.data_misses               478                       # DTB misses
system.switch_cpus6.dtb.data_acv                    5                       # DTB access violations
system.switch_cpus6.dtb.data_accesses           49590                       # DTB accesses
system.switch_cpus6.itb.fetch_hits             161949                       # ITB hits
system.switch_cpus6.itb.fetch_misses              152                       # ITB misses
system.switch_cpus6.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.itb.fetch_accesses         162101                       # ITB accesses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.data_hits                   0                       # DTB hits
system.switch_cpus6.itb.data_misses                 0                       # DTB misses
system.switch_cpus6.itb.data_acv                    0                       # DTB access violations
system.switch_cpus6.itb.data_accesses               0                       # DTB accesses
system.switch_cpus6.numCycles              4542828830                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus6.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus6.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus6.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_good::kernel            0                      
system.switch_cpus6.kern.mode_good::user            0                      
system.switch_cpus6.kern.mode_good::idle            0                      
system.switch_cpus6.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus6.committedInsts             452726                       # Number of instructions committed
system.switch_cpus6.committedOps               452726                       # Number of ops (including micro ops) committed
system.switch_cpus6.num_int_alu_accesses       435758                       # Number of integer alu accesses
system.switch_cpus6.num_fp_alu_accesses          3618                       # Number of float alu accesses
system.switch_cpus6.num_func_calls               8571                       # number of times a function call or return occured
system.switch_cpus6.num_conditional_control_insts        47486                       # number of instructions that are conditional controls
system.switch_cpus6.num_int_insts              435758                       # number of integer instructions
system.switch_cpus6.num_fp_insts                 3618                       # number of float instructions
system.switch_cpus6.num_int_register_reads       626642                       # number of times the integer registers were read
system.switch_cpus6.num_int_register_writes       295921                       # number of times the integer registers were written
system.switch_cpus6.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus6.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus6.num_mem_refs               172286                       # number of memory refs
system.switch_cpus6.num_load_insts              83896                       # Number of load instructions
system.switch_cpus6.num_store_insts             88390                       # Number of store instructions
system.switch_cpus6.num_idle_cycles      1649639774.237284                       # Number of idle cycles
system.switch_cpus6.num_busy_cycles      2893189055.762716                       # Number of busy cycles
system.switch_cpus6.not_idle_fraction        0.636869                       # Percentage of non-idle cycles
system.switch_cpus6.idle_fraction            0.363131                       # Percentage of idle cycles
system.switch_cpus6.Branches                    58935                       # Number of branches fetched
system.switch_cpus6.op_class::No_OpClass         9717      2.14%      2.14% # Class of executed instruction
system.switch_cpus6.op_class::IntAlu           257966     56.92%     59.06% # Class of executed instruction
system.switch_cpus6.op_class::IntMult             513      0.11%     59.18% # Class of executed instruction
system.switch_cpus6.op_class::IntDiv                0      0.00%     59.18% # Class of executed instruction
system.switch_cpus6.op_class::FloatAdd           1172      0.26%     59.44% # Class of executed instruction
system.switch_cpus6.op_class::FloatCmp              0      0.00%     59.44% # Class of executed instruction
system.switch_cpus6.op_class::FloatCvt              0      0.00%     59.44% # Class of executed instruction
system.switch_cpus6.op_class::FloatMult             0      0.00%     59.44% # Class of executed instruction
system.switch_cpus6.op_class::FloatDiv            227      0.05%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::FloatSqrt             0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdAdd               0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdAddAcc            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdAlu               0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdCmp               0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdCvt               0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdMisc              0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdMult              0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdMultAcc            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdShift             0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdShiftAcc            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdSqrt              0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAdd            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAlu            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCmp            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCvt            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatDiv            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMisc            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMult            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMultAcc            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatSqrt            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::MemRead           86150     19.01%     78.49% # Class of executed instruction
system.switch_cpus6.op_class::MemWrite          88461     19.52%     98.01% # Class of executed instruction
system.switch_cpus6.op_class::IprAccess          9003      1.99%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::total            453209                       # Class of executed instruction
system.switch_cpus7.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus7.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus7.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus7.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.data_hits                 141                       # DTB hits
system.switch_cpus7.dtb.data_misses                 0                       # DTB misses
system.switch_cpus7.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus7.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus7.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus7.itb.fetch_misses                0                       # ITB misses
system.switch_cpus7.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.data_hits                   0                       # DTB hits
system.switch_cpus7.itb.data_misses                 0                       # DTB misses
system.switch_cpus7.itb.data_acv                    0                       # DTB access violations
system.switch_cpus7.itb.data_accesses               0                       # DTB accesses
system.switch_cpus7.numCycles              4542419273                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus7.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus7.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus7.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_good::kernel            0                      
system.switch_cpus7.kern.mode_good::user            0                      
system.switch_cpus7.kern.mode_good::idle            0                      
system.switch_cpus7.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus7.committedInsts                370                       # Number of instructions committed
system.switch_cpus7.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus7.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus7.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus7.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus7.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus7.num_int_insts                 351                       # number of integer instructions
system.switch_cpus7.num_fp_insts                    0                       # number of float instructions
system.switch_cpus7.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus7.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus7.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus7.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus7.num_mem_refs                  142                       # number of memory refs
system.switch_cpus7.num_load_insts                 82                       # Number of load instructions
system.switch_cpus7.num_store_insts                60                       # Number of store instructions
system.switch_cpus7.num_idle_cycles      4540064653.031343                       # Number of idle cycles
system.switch_cpus7.num_busy_cycles      2354619.968656                       # Number of busy cycles
system.switch_cpus7.not_idle_fraction        0.000518                       # Percentage of non-idle cycles
system.switch_cpus7.idle_fraction            0.999482                       # Percentage of idle cycles
system.switch_cpus7.Branches                       48                       # Number of branches fetched
system.switch_cpus7.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus7.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus7.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus7.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::total               370                       # Class of executed instruction
system.system_bus.trans_dist::ReadResp           8627                       # Transaction distribution
system.system_bus.trans_dist::WriteReq             16                       # Transaction distribution
system.system_bus.trans_dist::WriteResp            16                       # Transaction distribution
system.system_bus.trans_dist::WritebackDirty         5844                       # Transaction distribution
system.system_bus.trans_dist::CleanEvict         4842                       # Transaction distribution
system.system_bus.trans_dist::UpgradeReq          224                       # Transaction distribution
system.system_bus.trans_dist::SCUpgradeReq          122                       # Transaction distribution
system.system_bus.trans_dist::UpgradeResp          287                       # Transaction distribution
system.system_bus.trans_dist::ReadExReq          2835                       # Transaction distribution
system.system_bus.trans_dist::ReadExResp         2827                       # Transaction distribution
system.system_bus.trans_dist::ReadSharedReq         8627                       # Transaction distribution
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::system.numa_caches_upward3.cpu_side            8                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::total            8                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward3.cpu_side            7                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::total           21                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward2.mem_side::system.numa_caches_upward0.cpu_side        11234                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward2.mem_side::system.numa_caches_upward3.cpu_side        10198                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward2.mem_side::total        21432                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward3.mem_side::system.numa_caches_upward0.cpu_side        12806                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward3.mem_side::total        12806                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count::total              34267                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::system.numa_caches_upward3.cpu_side          128                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::total          128                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side          208                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward3.cpu_side          128                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::total          336                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward2.mem_side::system.numa_caches_upward0.cpu_side       337064                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward2.mem_side::system.numa_caches_upward3.cpu_side       446528                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward2.mem_side::total       783592                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward3.mem_side::system.numa_caches_upward0.cpu_side       323144                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward3.mem_side::total       323144                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size::total             1107200                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.snoops                        25377                       # Total snoops (count)
system.system_bus.snoop_fanout::samples         48959                       # Request fanout histogram
system.system_bus.snoop_fanout::mean         3.505443                       # Request fanout histogram
system.system_bus.snoop_fanout::stdev        0.499975                       # Request fanout histogram
system.system_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::0                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::1                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::2                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::3               24213     49.46%     49.46% # Request fanout histogram
system.system_bus.snoop_fanout::4               24746     50.54%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::min_value            3                       # Request fanout histogram
system.system_bus.snoop_fanout::max_value            4                       # Request fanout histogram
system.system_bus.snoop_fanout::total           48959                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000790                       # Number of seconds simulated
sim_ticks                                   790025000                       # Number of ticks simulated
final_tick                               2272560900000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               69146440                       # Simulator instruction rate (inst/s)
host_op_rate                                 69145641                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              345529185                       # Simulator tick rate (ticks/s)
host_mem_usage                                1332636                       # Number of bytes of host memory used
host_seconds                                     2.29                       # Real time elapsed on the host
sim_insts                                   158094329                       # Number of instructions simulated
sim_ops                                     158094329                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.bytes_read::switch_cpus0.inst       113280                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus0.data        41600                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.inst        52480                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.data        41664                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus2.inst       201856                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus2.data        69504                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus3.inst        40320                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus3.data         7040                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus4.data           64                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus5.inst          512                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus5.data          192                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus6.inst          512                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus6.data          640                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus7.inst          256                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus7.data          448                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total            570368                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus0.inst       113280                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus1.inst        52480                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus2.inst       201856                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus3.inst        40320                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus5.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus6.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus7.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total       409216                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks        91328                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total          91328                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::switch_cpus0.inst         1770                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus0.data          650                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.inst          820                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.data          651                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus2.inst         3154                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus2.data         1086                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus3.inst          630                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus3.data          110                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus4.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus5.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus5.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus6.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus6.data           10                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus7.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus7.data            7                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total               8912                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks         1427                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total              1427                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::switch_cpus0.inst    143387867                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus0.data     52656562                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.inst     66428278                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.data     52737572                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus2.inst    255505838                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus2.data     87976963                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus3.inst     51036360                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus3.data      8911110                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus4.data        81010                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus5.inst       648081                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus5.data       243030                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus6.inst       648081                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus6.data       810101                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus7.inst       324040                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus7.data       567071                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            721961963                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus0.inst    143387867                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus1.inst     66428278                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus2.inst    255505838                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus3.inst     51036360                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus5.inst       648081                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus6.inst       648081                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus7.inst       324040                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total       517978545                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks      115601405                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total           115601405                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks      115601405                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.inst    143387867                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.data     52656562                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.inst     66428278                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.data     52737572                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus2.inst    255505838                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus2.data     87976963                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus3.inst     51036360                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus3.data      8911110                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus4.data        81010                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus5.inst       648081                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus5.data       243030                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus6.inst       648081                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus6.data       810101                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus7.inst       324040                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus7.data       567071                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           837563368                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                            0                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                          nan                       # Average gap between requests
system.mem_ctrls1.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls2.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls2.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls2.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls2.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls2.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.totGap                            0                       # Total gap between requests
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls2.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls2.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls2.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls2.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls2.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls2.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls2.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls2.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls2.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls2.avgGap                          nan                       # Average gap between requests
system.mem_ctrls2.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls2_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls2_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls2_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls2_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls2_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls2_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls2_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls2_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls2_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls2_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls3.bytes_read::switch_cpus0.inst        13184                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::switch_cpus0.data       150912                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::switch_cpus1.inst          896                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::switch_cpus1.data        59840                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::switch_cpus2.inst        60288                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::switch_cpus2.data       519424                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::switch_cpus3.data        12224                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::switch_cpus5.data          128                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::switch_cpus6.data          640                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::switch_cpus7.data          320                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::tsunami.ide      1163264                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total           1981120                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_inst_read::switch_cpus0.inst        13184                       # Number of instructions bytes read from this memory
system.mem_ctrls3.bytes_inst_read::switch_cpus1.inst          896                       # Number of instructions bytes read from this memory
system.mem_ctrls3.bytes_inst_read::switch_cpus2.inst        60288                       # Number of instructions bytes read from this memory
system.mem_ctrls3.bytes_inst_read::total        74368                       # Number of instructions bytes read from this memory
system.mem_ctrls3.bytes_written::writebacks      1804096                       # Number of bytes written to this memory
system.mem_ctrls3.bytes_written::total        1804096                       # Number of bytes written to this memory
system.mem_ctrls3.num_reads::switch_cpus0.inst          206                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::switch_cpus0.data         2358                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::switch_cpus1.data          935                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::switch_cpus2.inst          942                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::switch_cpus2.data         8116                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::switch_cpus3.data          191                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::switch_cpus5.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::switch_cpus6.data           10                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::switch_cpus7.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::tsunami.ide        18176                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total              30955                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_writes::writebacks        28189                       # Number of write requests responded to by this memory
system.mem_ctrls3.num_writes::total             28189                       # Number of write requests responded to by this memory
system.mem_ctrls3.bw_read::switch_cpus0.inst     16688079                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::switch_cpus0.data    191021803                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::switch_cpus1.inst      1134141                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::switch_cpus1.data     75744438                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::switch_cpus2.inst     76311509                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::switch_cpus2.data    657477928                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::switch_cpus3.data     15472928                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::switch_cpus5.data       162020                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::switch_cpus6.data       810101                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::switch_cpus7.data       405050                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::tsunami.ide     1472439480                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total           2507667479                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_inst_read::switch_cpus0.inst     16688079                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_inst_read::switch_cpus1.inst      1134141                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_inst_read::switch_cpus2.inst     76311509                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_inst_read::total        94133730                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::writebacks     2283593557                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::total          2283593557                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::writebacks     2283593557                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::switch_cpus0.inst     16688079                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::switch_cpus0.data    191021803                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::switch_cpus1.inst      1134141                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::switch_cpus1.data     75744438                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::switch_cpus2.inst     76311509                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::switch_cpus2.data    657477928                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::switch_cpus3.data     15472928                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::switch_cpus5.data       162020                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::switch_cpus6.data       810101                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::switch_cpus7.data       405050                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::tsunami.ide    1472439480                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total          4791261036                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls3.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls3.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls3.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls3.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.totGap                            0                       # Total gap between requests
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls3.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls3.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls3.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls3.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls3.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls3.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls3.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls3.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls3.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls3.avgGap                          nan                       # Average gap between requests
system.mem_ctrls3.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls3_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls3_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls3_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls3_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls3_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls3_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls3_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls3_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls3_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls3_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                      1176                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     382     44.01%     44.01% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     71      8.18%     52.19% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                      1      0.12%     52.30% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.12%     52.42% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    413     47.58%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                 868                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      382     45.64%     45.64% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      71      8.48%     54.12% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                       1      0.12%     54.24% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.12%     54.36% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     382     45.64%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  837                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0               740491000     93.71%     93.71% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                5325000      0.67%     94.39% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                  49000      0.01%     94.39% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 164500      0.02%     94.41% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31               44148500      5.59%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total           790178000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.924939                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.964286                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu0.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu0.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     3                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    1      0.12%      0.12% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   14      1.70%      1.82% # number of callpals executed
system.cpu0.kern.callpal::tbi                       2      0.24%      2.06% # number of callpals executed
system.cpu0.kern.callpal::swpipl                  704     85.33%     87.39% # number of callpals executed
system.cpu0.kern.callpal::rdps                      2      0.24%     87.64% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.12%     87.76% # number of callpals executed
system.cpu0.kern.callpal::rti                      91     11.03%     98.79% # number of callpals executed
system.cpu0.kern.callpal::callsys                   9      1.09%     99.88% # number of callpals executed
system.cpu0.kern.callpal::imb                       1      0.12%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                   825                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              108                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 20                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 21                      
system.cpu0.kern.mode_good::user                   20                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.194444                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.320312                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel          63844500     60.43%     60.43% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user            41803000     39.57%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      14                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements             5290                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          502.646727                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              82164                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             5290                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            15.531947                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   502.646727                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.981732                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.981732                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          500                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           65                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          430                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.976562                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           223048                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          223048                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        59383                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          59383                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        41941                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         41941                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1026                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1026                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1017                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1017                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       101324                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          101324                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       101324                       # number of overall hits
system.cpu0.dcache.overall_hits::total         101324                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         3101                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         3101                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         2242                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2242                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data          103                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          103                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           40                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           40                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         5343                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          5343                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         5343                       # number of overall misses
system.cpu0.dcache.overall_misses::total         5343                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        62484                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        62484                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        44183                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        44183                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1129                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1129                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1057                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1057                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       106667                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       106667                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       106667                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       106667                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.049629                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.049629                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.050743                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.050743                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.091231                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.091231                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.037843                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.037843                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.050090                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.050090                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.050090                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.050090                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         3204                       # number of writebacks
system.cpu0.dcache.writebacks::total             3204                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             2849                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.999764                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             372713                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             2849                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           130.822394                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst     0.084165                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   511.915599                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.000164                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.999835                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          115                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          385                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           625898                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          625898                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       308674                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         308674                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       308674                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          308674                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       308674                       # number of overall hits
system.cpu0.icache.overall_hits::total         308674                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         2850                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         2850                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         2850                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          2850                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         2850                       # number of overall misses
system.cpu0.icache.overall_misses::total         2850                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       311524                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       311524                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       311524                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       311524                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       311524                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       311524                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.009149                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.009149                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.009149                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.009149                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.009149                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.009149                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks         2849                       # number of writebacks
system.cpu0.icache.writebacks::total             2849                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       6                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                       827                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     115     46.18%     46.18% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                      1      0.40%     46.59% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      2      0.80%     47.39% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    131     52.61%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 249                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      115     49.78%     49.78% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                       1      0.43%     50.22% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       2      0.87%     51.08% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     113     48.92%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  231                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               886218000     98.82%     98.82% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                  49000      0.01%     98.83% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 321000      0.04%     98.87% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               10178000      1.13%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           896766000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.862595                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.927711                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::swpctx                   56     17.45%     17.45% # number of callpals executed
system.cpu1.kern.callpal::tbi                       4      1.25%     18.69% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  177     55.14%     73.83% # number of callpals executed
system.cpu1.kern.callpal::rdps                      5      1.56%     75.39% # number of callpals executed
system.cpu1.kern.callpal::rti                      69     21.50%     96.88% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      2.80%     99.69% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.31%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   321                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              120                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 66                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  5                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 67                      
system.cpu1.kern.mode_good::user                   66                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.558333                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.200000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.701571                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel          68301000      5.45%      5.45% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user             8192000      0.65%      6.11% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle          1175638500     93.89%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      56                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements             2409                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          423.139168                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              32792                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             2409                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            13.612287                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data    51.868905                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   371.270263                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.101306                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.725137                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.826444                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          416                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           40                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          370                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses            89135                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses           89135                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        24803                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          24803                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        15016                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         15016                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          434                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          434                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          455                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          455                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data        39819                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           39819                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data        39819                       # number of overall hits
system.cpu1.dcache.overall_hits::total          39819                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         1765                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         1765                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          771                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          771                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data           39                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           39                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           17                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           17                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         2536                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          2536                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         2536                       # number of overall misses
system.cpu1.dcache.overall_misses::total         2536                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        26568                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        26568                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        15787                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        15787                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          473                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          473                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          472                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          472                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data        42355                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        42355                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data        42355                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        42355                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.066433                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.066433                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.048838                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.048838                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.082452                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.082452                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.036017                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.036017                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.059875                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.059875                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.059875                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.059875                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1231                       # number of writebacks
system.cpu1.dcache.writebacks::total             1231                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             1796                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             150984                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             1796                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            84.066815                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst    85.947381                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   426.052619                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.167866                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.832134                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           90                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          387                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           35                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           303552                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          303552                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       149082                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         149082                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       149082                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          149082                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       149082                       # number of overall hits
system.cpu1.icache.overall_hits::total         149082                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         1796                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         1796                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         1796                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          1796                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         1796                       # number of overall misses
system.cpu1.icache.overall_misses::total         1796                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       150878                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       150878                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       150878                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       150878                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       150878                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       150878                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.011904                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.011904                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.011904                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.011904                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.011904                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.011904                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         1796                       # number of writebacks
system.cpu1.icache.writebacks::total             1796                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                      60                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                      4030                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                     972     38.91%     38.91% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                     18      0.72%     39.63% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                      1      0.04%     39.67% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                   1507     60.33%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                2498                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                      971     49.52%     49.52% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                      18      0.92%     50.43% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                       1      0.05%     50.48% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                     971     49.52%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                 1961                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0               805652500     80.90%     80.90% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21                1287000      0.13%     81.02% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                  49000      0.00%     81.03% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31              188932000     18.97%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total           995920500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.998971                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.644326                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.785028                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::4                         3     10.00%     10.00% # number of syscalls executed
system.cpu2.kern.syscall::17                        4     13.33%     23.33% # number of syscalls executed
system.cpu2.kern.syscall::45                        1      3.33%     26.67% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      3.33%     30.00% # number of syscalls executed
system.cpu2.kern.syscall::71                       18     60.00%     90.00% # number of syscalls executed
system.cpu2.kern.syscall::144                       1      3.33%     93.33% # number of syscalls executed
system.cpu2.kern.syscall::256                       1      3.33%     96.67% # number of syscalls executed
system.cpu2.kern.syscall::257                       1      3.33%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                    30                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    8      0.26%      0.26% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  112      3.70%      3.96% # number of callpals executed
system.cpu2.kern.callpal::tbi                       1      0.03%      3.99% # number of callpals executed
system.cpu2.kern.callpal::swpipl                 2311     76.30%     80.29% # number of callpals executed
system.cpu2.kern.callpal::rdps                     94      3.10%     83.39% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     1      0.03%     83.43% # number of callpals executed
system.cpu2.kern.callpal::rti                     168      5.55%     88.97% # number of callpals executed
system.cpu2.kern.callpal::callsys                  41      1.35%     90.33% # number of callpals executed
system.cpu2.kern.callpal::imb                       1      0.03%     90.36% # number of callpals executed
system.cpu2.kern.callpal::rdunique                291      9.61%     99.97% # number of callpals executed
system.cpu2.kern.callpal::wrunique                  1      0.03%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                  3029                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel              279                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                148                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                147                      
system.cpu2.kern.mode_good::user                  148                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.526882                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.690867                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel        1723245500     96.90%     96.90% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user            55039500      3.10%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     112                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements            19152                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          437.766494                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs             324085                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            19152                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            16.921731                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data    28.843295                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   408.923199                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.056335                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.798678                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.855013                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          442                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           62                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses           722814                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses          722814                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       179364                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         179364                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       144298                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        144298                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         3868                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         3868                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         4210                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         4210                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       323662                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          323662                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       323662                       # number of overall hits
system.cpu2.dcache.overall_hits::total         323662                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        10371                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        10371                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         8895                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         8895                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data          494                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          494                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data          117                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          117                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        19266                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         19266                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        19266                       # number of overall misses
system.cpu2.dcache.overall_misses::total        19266                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       189735                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       189735                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       153193                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       153193                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         4362                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         4362                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         4327                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         4327                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       342928                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       342928                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       342928                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       342928                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.054660                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.054660                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.058064                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.058064                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.113251                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.113251                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.027040                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.027040                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.056181                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.056181                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.056181                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.056181                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        12652                       # number of writebacks
system.cpu2.dcache.writebacks::total            12652                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements            24384                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs             980107                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            24384                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            40.194677                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst    88.333171                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   423.666829                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.172526                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.827474                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0          228                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          266                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          2146198                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         2146198                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1036523                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1036523                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1036523                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1036523                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1036523                       # number of overall hits
system.cpu2.icache.overall_hits::total        1036523                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst        24384                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        24384                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst        24384                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         24384                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst        24384                       # number of overall misses
system.cpu2.icache.overall_misses::total        24384                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1060907                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1060907                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1060907                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1060907                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1060907                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1060907                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.022984                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.022984                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.022984                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.022984                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.022984                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.022984                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks        24384                       # number of writebacks
system.cpu2.icache.writebacks::total            24384                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       6                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                        84                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                      28     38.36%     38.36% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                      1      1.37%     39.73% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      2      2.74%     42.47% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                     42     57.53%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                  73                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                       28     49.12%     49.12% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                       1      1.75%     50.88% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       2      3.51%     54.39% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                      26     45.61%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                   57                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0               891784500     99.45%     99.45% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                  49000      0.01%     99.46% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 330500      0.04%     99.50% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31                4514500      0.50%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total           896678500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.619048                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.780822                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.callpal::swpctx                    3      3.85%      3.85% # number of callpals executed
system.cpu3.kern.callpal::swpipl                   67     85.90%     89.74% # number of callpals executed
system.cpu3.kern.callpal::rdps                      5      6.41%     96.15% # number of callpals executed
system.cpu3.kern.callpal::rti                       3      3.85%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                    78                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel                6                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                  0                      
system.cpu3.kern.mode_good::user                    0                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu3.kern.swap_context                       3                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements              513                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          414.134417                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs               8827                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs              513                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            17.206628                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   189.544507                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   224.589911                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.370204                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.438652                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.808856                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          407                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          235                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3          144                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.794922                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses            15376                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses           15376                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data         3469                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total           3469                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data         3177                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total          3177                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data           35                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total           35                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data           42                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total           42                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data         6646                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total            6646                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data         6646                       # number of overall hits
system.cpu3.dcache.overall_hits::total           6646                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data          381                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total          381                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          246                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          246                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data           21                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           21                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           11                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           11                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data          627                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total           627                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data          627                       # number of overall misses
system.cpu3.dcache.overall_misses::total          627                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data         3850                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total         3850                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data         3423                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total         3423                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data           56                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total           56                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data           53                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total           53                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data         7273                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total         7273                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data         7273                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total         7273                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.098961                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.098961                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.071867                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.071867                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.375000                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.375000                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.207547                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.207547                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.086209                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.086209                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.086209                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.086209                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          273                       # number of writebacks
system.cpu3.dcache.writebacks::total              273                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             1005                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs              59291                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             1005                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            58.996020                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   126.374644                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   385.625356                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.246825                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.753175                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           80                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          379                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           53                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses            43061                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses           43061                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst        20023                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total          20023                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst        20023                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total           20023                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst        20023                       # number of overall hits
system.cpu3.icache.overall_hits::total          20023                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         1005                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         1005                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         1005                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          1005                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         1005                       # number of overall misses
system.cpu3.icache.overall_misses::total         1005                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst        21028                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total        21028                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst        21028                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total        21028                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst        21028                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total        21028                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.047793                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.047793                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.047793                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.047793                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.047793                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.047793                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks         1005                       # number of writebacks
system.cpu3.icache.writebacks::total             1005                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.fetch_hits                          0                       # ITB hits
system.cpu4.dtb.fetch_misses                        0                       # ITB misses
system.cpu4.dtb.fetch_acv                           0                       # ITB acv
system.cpu4.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.read_acv                            0                       # DTB read access violations
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.write_acv                           0                       # DTB write access violations
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.data_hits                           0                       # DTB hits
system.cpu4.dtb.data_misses                         0                       # DTB misses
system.cpu4.dtb.data_acv                            0                       # DTB access violations
system.cpu4.dtb.data_accesses                       0                       # DTB accesses
system.cpu4.itb.fetch_hits                          0                       # ITB hits
system.cpu4.itb.fetch_misses                        0                       # ITB misses
system.cpu4.itb.fetch_acv                           0                       # ITB acv
system.cpu4.itb.fetch_accesses                      0                       # ITB accesses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.read_acv                            0                       # DTB read access violations
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.write_acv                           0                       # DTB write access violations
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.data_hits                           0                       # DTB hits
system.cpu4.itb.data_misses                         0                       # DTB misses
system.cpu4.itb.data_acv                            0                       # DTB access violations
system.cpu4.itb.data_accesses                       0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu4.kern.inst.hwrei                        21                       # number of hwrei instructions executed
system.cpu4.kern.ipl_count::0                       5     26.32%     26.32% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::22                      1      5.26%     31.58% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::30                      1      5.26%     36.84% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::31                     12     63.16%    100.00% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::total                  19                       # number of times we switched to this ipl
system.cpu4.kern.ipl_good::0                        5     45.45%     45.45% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::22                       1      9.09%     54.55% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::30                       1      9.09%     63.64% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::31                       4     36.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::total                   11                       # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_ticks::0               895863500     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::22                  49000      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::30                 164500      0.02%     99.94% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::31                 562500      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::total           896639500                       # number of cycles we spent at this ipl
system.cpu4.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::31                0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::total             0.578947                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.callpal::swpipl                   15     78.95%     78.95% # number of callpals executed
system.cpu4.kern.callpal::rdps                      2     10.53%     89.47% # number of callpals executed
system.cpu4.kern.callpal::rti                       2     10.53%    100.00% # number of callpals executed
system.cpu4.kern.callpal::total                    19                       # number of callpals executed
system.cpu4.kern.mode_switch::kernel                2                       # number of protection mode switches
system.cpu4.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu4.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu4.kern.mode_good::kernel                  0                      
system.cpu4.kern.mode_good::user                    0                      
system.cpu4.kern.mode_good::idle                    0                      
system.cpu4.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu4.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu4.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu4.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu4.op_class::IntMult                       0                       # Class of executed instruction
system.cpu4.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu4.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu4.op_class::MemRead                       0                       # Class of executed instruction
system.cpu4.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu4.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu4.op_class::total                         0                       # Class of executed instruction
system.cpu4.dcache.tags.replacements                5                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          344.614939                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs                 17                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs                5                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs             3.400000                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::switch_cpus4.data   344.614939                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::switch_cpus4.data     0.673076                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.673076                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          346                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3          334                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.675781                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses             1341                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses            1341                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data          400                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total            400                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data          232                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total           232                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data            5                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total            5                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data            3                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total            3                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data          632                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total             632                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data          632                       # number of overall hits
system.cpu4.dcache.overall_hits::total            632                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data           13                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total           13                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data            4                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total            4                       # number of WriteReq misses
system.cpu4.dcache.LoadLockedReq_misses::switch_cpus4.data            2                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::switch_cpus4.data            4                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data           17                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data           17                       # number of overall misses
system.cpu4.dcache.overall_misses::total           17                       # number of overall misses
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data          413                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total          413                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data          236                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total          236                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data            7                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total            7                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data          649                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total          649                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data          649                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total          649                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.031477                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.031477                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.016949                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.016949                       # miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::switch_cpus4.data     0.285714                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.285714                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::switch_cpus4.data     0.571429                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.571429                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.026194                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.026194                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.026194                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.026194                       # miss rate for overall accesses
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu4.dcache.writebacks::total                1                       # number of writebacks
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.tags.replacements                9                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs                616                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs                9                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs            68.444444                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst            1                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_blocks::switch_cpus4.inst          511                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.001953                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::switch_cpus4.inst     0.998047                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::3          499                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses             3797                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses            3797                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst         1885                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total           1885                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst         1885                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total            1885                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst         1885                       # number of overall hits
system.cpu4.icache.overall_hits::total           1885                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst            9                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total            9                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst            9                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total             9                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst            9                       # number of overall misses
system.cpu4.icache.overall_misses::total            9                       # number of overall misses
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst         1894                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total         1894                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst         1894                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total         1894                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst         1894                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total         1894                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.004752                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.004752                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.004752                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.004752                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.004752                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.004752                       # miss rate for overall accesses
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.writebacks::writebacks            9                       # number of writebacks
system.cpu4.icache.writebacks::total                9                       # number of writebacks
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.fetch_hits                          0                       # ITB hits
system.cpu5.dtb.fetch_misses                        0                       # ITB misses
system.cpu5.dtb.fetch_acv                           0                       # ITB acv
system.cpu5.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.read_acv                            0                       # DTB read access violations
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.write_acv                           0                       # DTB write access violations
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.data_hits                           0                       # DTB hits
system.cpu5.dtb.data_misses                         0                       # DTB misses
system.cpu5.dtb.data_acv                            0                       # DTB access violations
system.cpu5.dtb.data_accesses                       0                       # DTB accesses
system.cpu5.itb.fetch_hits                          0                       # ITB hits
system.cpu5.itb.fetch_misses                        0                       # ITB misses
system.cpu5.itb.fetch_acv                           0                       # ITB acv
system.cpu5.itb.fetch_accesses                      0                       # ITB accesses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.read_acv                            0                       # DTB read access violations
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.write_acv                           0                       # DTB write access violations
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.data_hits                           0                       # DTB hits
system.cpu5.itb.data_misses                         0                       # DTB misses
system.cpu5.itb.data_acv                            0                       # DTB access violations
system.cpu5.itb.data_accesses                       0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu5.kern.inst.hwrei                        27                       # number of hwrei instructions executed
system.cpu5.kern.ipl_count::0                       8     32.00%     32.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::22                      1      4.00%     36.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::30                      1      4.00%     40.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::31                     15     60.00%    100.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::total                  25                       # number of times we switched to this ipl
system.cpu5.kern.ipl_good::0                        8     47.06%     47.06% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::22                       1      5.88%     52.94% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::30                       1      5.88%     58.82% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::31                       7     41.18%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::total                   17                       # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_ticks::0               895885500     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::22                  49000      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::30                 164500      0.02%     99.93% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::31                 597000      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::total           896696000                       # number of cycles we spent at this ipl
system.cpu5.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::31                0.466667                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::total             0.680000                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.callpal::swpipl                   21     84.00%     84.00% # number of callpals executed
system.cpu5.kern.callpal::rdps                      2      8.00%     92.00% # number of callpals executed
system.cpu5.kern.callpal::rti                       2      8.00%    100.00% # number of callpals executed
system.cpu5.kern.callpal::total                    25                       # number of callpals executed
system.cpu5.kern.mode_switch::kernel                2                       # number of protection mode switches
system.cpu5.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu5.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu5.kern.mode_good::kernel                  0                      
system.cpu5.kern.mode_good::user                    0                      
system.cpu5.kern.mode_good::idle                    0                      
system.cpu5.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu5.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu5.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           1                       # Percentage of idle cycles
system.cpu5.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu5.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu5.op_class::IntMult                       0                       # Class of executed instruction
system.cpu5.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu5.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu5.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu5.op_class::MemRead                       0                       # Class of executed instruction
system.cpu5.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu5.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu5.op_class::total                         0                       # Class of executed instruction
system.cpu5.dcache.tags.replacements               11                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          445.293260                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs                 61                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs               11                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs             5.545455                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::cpu5.data            9                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_blocks::switch_cpus5.data   436.293260                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::cpu5.data     0.017578                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::switch_cpus5.data     0.852135                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.869713                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          447                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3          428                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.873047                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses             1477                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses            1477                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data          426                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total            426                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data          256                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total           256                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data            5                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total            5                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data            3                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total            3                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data          682                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total             682                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data          682                       # number of overall hits
system.cpu5.dcache.overall_hits::total            682                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data           22                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total           22                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data            6                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total            6                       # number of WriteReq misses
system.cpu5.dcache.LoadLockedReq_misses::switch_cpus5.data            3                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::switch_cpus5.data            5                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data           28                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total            28                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data           28                       # number of overall misses
system.cpu5.dcache.overall_misses::total           28                       # number of overall misses
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data          448                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total          448                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data          262                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total          262                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data            8                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total            8                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data          710                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total          710                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data          710                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total          710                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.049107                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.049107                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.022901                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.022901                       # miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::switch_cpus5.data     0.375000                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.375000                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::switch_cpus5.data     0.625000                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.625000                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.039437                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.039437                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.039437                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.039437                       # miss rate for overall accesses
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks            8                       # number of writebacks
system.cpu5.dcache.writebacks::total                8                       # number of writebacks
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.tags.replacements               18                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs                875                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs               18                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs            48.611111                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst    93.748718                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_blocks::switch_cpus5.inst   418.251282                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.183103                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::switch_cpus5.inst     0.816897                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3          487                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses             4202                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses            4202                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst         2074                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total           2074                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst         2074                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total            2074                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst         2074                       # number of overall hits
system.cpu5.icache.overall_hits::total           2074                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           18                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           18                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           18                       # number of overall misses
system.cpu5.icache.overall_misses::total           18                       # number of overall misses
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst         2092                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total         2092                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst         2092                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total         2092                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst         2092                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total         2092                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.008604                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.008604                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.008604                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.008604                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.008604                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.008604                       # miss rate for overall accesses
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.writebacks::writebacks           18                       # number of writebacks
system.cpu5.icache.writebacks::total               18                       # number of writebacks
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.fetch_hits                          0                       # ITB hits
system.cpu6.dtb.fetch_misses                        0                       # ITB misses
system.cpu6.dtb.fetch_acv                           0                       # ITB acv
system.cpu6.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.read_acv                            0                       # DTB read access violations
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.write_acv                           0                       # DTB write access violations
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.data_hits                           0                       # DTB hits
system.cpu6.dtb.data_misses                         0                       # DTB misses
system.cpu6.dtb.data_acv                            0                       # DTB access violations
system.cpu6.dtb.data_accesses                       0                       # DTB accesses
system.cpu6.itb.fetch_hits                          0                       # ITB hits
system.cpu6.itb.fetch_misses                        0                       # ITB misses
system.cpu6.itb.fetch_acv                           0                       # ITB acv
system.cpu6.itb.fetch_accesses                      0                       # ITB accesses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.read_acv                            0                       # DTB read access violations
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.write_acv                           0                       # DTB write access violations
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.data_hits                           0                       # DTB hits
system.cpu6.itb.data_misses                         0                       # DTB misses
system.cpu6.itb.data_acv                            0                       # DTB access violations
system.cpu6.itb.data_accesses                       0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu6.kern.inst.hwrei                        29                       # number of hwrei instructions executed
system.cpu6.kern.ipl_count::0                       9     33.33%     33.33% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::22                      1      3.70%     37.04% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::30                      1      3.70%     40.74% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::31                     16     59.26%    100.00% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::total                  27                       # number of times we switched to this ipl
system.cpu6.kern.ipl_good::0                        9     47.37%     47.37% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::22                       1      5.26%     52.63% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::30                       1      5.26%     57.89% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::31                       8     42.11%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::total                   19                       # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_ticks::0               895884500     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::22                  49000      0.01%     99.91% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::30                 164500      0.02%     99.93% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::31                 602000      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::total           896700000                       # number of cycles we spent at this ipl
system.cpu6.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::31                0.500000                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::total             0.703704                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.callpal::swpipl                   23     85.19%     85.19% # number of callpals executed
system.cpu6.kern.callpal::rdps                      2      7.41%     92.59% # number of callpals executed
system.cpu6.kern.callpal::rti                       2      7.41%    100.00% # number of callpals executed
system.cpu6.kern.callpal::total                    27                       # number of callpals executed
system.cpu6.kern.mode_switch::kernel                2                       # number of protection mode switches
system.cpu6.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu6.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu6.kern.mode_good::kernel                  0                      
system.cpu6.kern.mode_good::user                    0                      
system.cpu6.kern.mode_good::idle                    0                      
system.cpu6.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu6.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu6.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           1                       # Percentage of idle cycles
system.cpu6.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu6.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu6.op_class::IntMult                       0                       # Class of executed instruction
system.cpu6.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu6.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu6.op_class::MemRead                       0                       # Class of executed instruction
system.cpu6.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu6.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu6.op_class::total                         0                       # Class of executed instruction
system.cpu6.dcache.tags.replacements               44                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          420.578087                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs                284                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs               44                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs             6.454545                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::switch_cpus6.data   420.578087                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::switch_cpus6.data     0.821442                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.821442                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          421                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::1           54                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::3          357                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.822266                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses             1583                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses            1583                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data          414                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total            414                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data          265                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total           265                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data            6                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total            6                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data            3                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total            3                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data          679                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total             679                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data          679                       # number of overall hits
system.cpu6.dcache.overall_hits::total            679                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data           57                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total           57                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data            7                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total            7                       # number of WriteReq misses
system.cpu6.dcache.LoadLockedReq_misses::switch_cpus6.data            3                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::switch_cpus6.data            5                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data           64                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total            64                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data           64                       # number of overall misses
system.cpu6.dcache.overall_misses::total           64                       # number of overall misses
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data          471                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total          471                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data          272                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total          272                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data            8                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total            8                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data          743                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total          743                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data          743                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total          743                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.121019                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.121019                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.025735                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.025735                       # miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::switch_cpus6.data     0.333333                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.333333                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::switch_cpus6.data     0.625000                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.625000                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.086137                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.086137                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.086137                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.086137                       # miss rate for overall accesses
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks            3                       # number of writebacks
system.cpu6.dcache.writebacks::total                3                       # number of writebacks
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.tags.replacements               75                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs               6220                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs               75                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs            82.933333                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::switch_cpus6.inst          512                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::switch_cpus6.inst            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::1           75                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3          415                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses             4445                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses            4445                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst         2110                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total           2110                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst         2110                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total            2110                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst         2110                       # number of overall hits
system.cpu6.icache.overall_hits::total           2110                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           75                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           75                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           75                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            75                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           75                       # number of overall misses
system.cpu6.icache.overall_misses::total           75                       # number of overall misses
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst         2185                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total         2185                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst         2185                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total         2185                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst         2185                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total         2185                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.034325                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.034325                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.034325                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.034325                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.034325                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.034325                       # miss rate for overall accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.writebacks::writebacks           75                       # number of writebacks
system.cpu6.icache.writebacks::total               75                       # number of writebacks
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.fetch_hits                          0                       # ITB hits
system.cpu7.dtb.fetch_misses                        0                       # ITB misses
system.cpu7.dtb.fetch_acv                           0                       # ITB acv
system.cpu7.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.read_acv                            0                       # DTB read access violations
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.write_acv                           0                       # DTB write access violations
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.data_hits                           0                       # DTB hits
system.cpu7.dtb.data_misses                         0                       # DTB misses
system.cpu7.dtb.data_acv                            0                       # DTB access violations
system.cpu7.dtb.data_accesses                       0                       # DTB accesses
system.cpu7.itb.fetch_hits                          0                       # ITB hits
system.cpu7.itb.fetch_misses                        0                       # ITB misses
system.cpu7.itb.fetch_acv                           0                       # ITB acv
system.cpu7.itb.fetch_accesses                      0                       # ITB accesses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.read_acv                            0                       # DTB read access violations
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.write_acv                           0                       # DTB write access violations
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.data_hits                           0                       # DTB hits
system.cpu7.itb.data_misses                         0                       # DTB misses
system.cpu7.itb.data_acv                            0                       # DTB access violations
system.cpu7.itb.data_accesses                       0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu7.kern.inst.hwrei                        23                       # number of hwrei instructions executed
system.cpu7.kern.ipl_count::0                       5     23.81%     23.81% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::22                      1      4.76%     28.57% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::30                      2      9.52%     38.10% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::31                     13     61.90%    100.00% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::total                  21                       # number of times we switched to this ipl
system.cpu7.kern.ipl_good::0                        5     38.46%     38.46% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::22                       1      7.69%     46.15% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::30                       2     15.38%     61.54% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::31                       5     38.46%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::total                   13                       # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_ticks::0               895601500     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::22                  49000      0.01%     99.91% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::30                 195000      0.02%     99.94% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::31                 577000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::total           896422500                       # number of cycles we spent at this ipl
system.cpu7.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::31                0.384615                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::total             0.619048                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.callpal::swpipl                   17     80.95%     80.95% # number of callpals executed
system.cpu7.kern.callpal::rdps                      2      9.52%     90.48% # number of callpals executed
system.cpu7.kern.callpal::rti                       2      9.52%    100.00% # number of callpals executed
system.cpu7.kern.callpal::total                    21                       # number of callpals executed
system.cpu7.kern.mode_switch::kernel                2                       # number of protection mode switches
system.cpu7.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu7.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu7.kern.mode_good::kernel                  0                      
system.cpu7.kern.mode_good::user                    0                      
system.cpu7.kern.mode_good::idle                    0                      
system.cpu7.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu7.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu7.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           1                       # Percentage of idle cycles
system.cpu7.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu7.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu7.op_class::IntMult                       0                       # Class of executed instruction
system.cpu7.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu7.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu7.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu7.op_class::MemRead                       0                       # Class of executed instruction
system.cpu7.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu7.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu7.op_class::total                         0                       # Class of executed instruction
system.cpu7.dcache.tags.replacements               32                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          443.131608                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs                342                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs               32                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            10.687500                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::cpu7.data    10.874128                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_blocks::switch_cpus7.data   432.257480                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.021239                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::switch_cpus7.data     0.844253                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.865491                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          450                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3          387                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.878906                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses             1435                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses            1435                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data          379                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total            379                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data          237                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total           237                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data            6                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total            6                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data            3                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total            3                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data          616                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total             616                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data          616                       # number of overall hits
system.cpu7.dcache.overall_hits::total            616                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data           48                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           11                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           11                       # number of WriteReq misses
system.cpu7.dcache.LoadLockedReq_misses::switch_cpus7.data            2                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::switch_cpus7.data            5                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data           59                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total            59                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data           59                       # number of overall misses
system.cpu7.dcache.overall_misses::total           59                       # number of overall misses
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data          427                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total          427                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data          248                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total          248                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data            8                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total            8                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data          675                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total          675                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data          675                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total          675                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.112412                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.112412                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.044355                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.044355                       # miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::switch_cpus7.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::switch_cpus7.data     0.625000                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.625000                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.087407                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.087407                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.087407                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.087407                       # miss rate for overall accesses
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks           20                       # number of writebacks
system.cpu7.dcache.writebacks::total               20                       # number of writebacks
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.tags.replacements               88                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 507                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs              15994                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs               88                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs           181.750000                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst          102                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_blocks::switch_cpus7.inst          405                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.199219                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::switch_cpus7.inst     0.791016                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.990234                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          507                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::1           88                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2           41                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3          353                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4           25                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024     0.990234                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses             4056                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses            4056                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst         1896                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total           1896                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst         1896                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total            1896                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst         1896                       # number of overall hits
system.cpu7.icache.overall_hits::total           1896                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           88                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           88                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           88                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            88                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           88                       # number of overall misses
system.cpu7.icache.overall_misses::total           88                       # number of overall misses
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst         1984                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total         1984                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst         1984                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total         1984                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst         1984                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total         1984                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.044355                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.044355                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.044355                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.044355                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.044355                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.044355                       # miss rate for overall accesses
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.writebacks::writebacks           88                       # number of writebacks
system.cpu7.icache.writebacks::total               88                       # number of writebacks
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 143                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  1196032                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        149                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  656                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 656                       # Transaction distribution
system.iobus.trans_dist::WriteReq               19312                       # Transaction distribution
system.iobus.trans_dist::WriteResp              19312                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          302                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           24                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          566                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          720                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          864                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2476                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        37460                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        37460                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   39936                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1208                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           96                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          780                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          360                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          486                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2930                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1196368                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1196368                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1199298                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                18730                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                18730                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::1           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               168570                       # Number of tag accesses
system.iocache.tags.data_accesses              168570                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide           42                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               42                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide        18688                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        18688                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide           42                       # number of demand (read+write) misses
system.iocache.demand_misses::total                42                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           42                       # number of overall misses
system.iocache.overall_misses::total               42                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide           42                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             42                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide        18688                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        18688                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           42                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              42                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           42                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             42                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks           18688                       # number of writebacks
system.iocache.writebacks::total                18688                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2bus0.snoop_filter.tot_requests         25068                       # Total number of requests made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_requests        12784                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_requests         1298                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.snoop_filter.tot_snoops            5649                       # Total number of snoops made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_snoops         5230                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_snoops          419                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.trans_dist::ReadReq                 432                       # Transaction distribution
system.l2bus0.trans_dist::ReadResp              10086                       # Transaction distribution
system.l2bus0.trans_dist::WriteReq                303                       # Transaction distribution
system.l2bus0.trans_dist::WriteResp               303                       # Transaction distribution
system.l2bus0.trans_dist::WritebackDirty         4435                       # Transaction distribution
system.l2bus0.trans_dist::WritebackClean         3927                       # Transaction distribution
system.l2bus0.trans_dist::CleanEvict             2758                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeReq              144                       # Transaction distribution
system.l2bus0.trans_dist::SCUpgradeReq             57                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeResp             201                       # Transaction distribution
system.l2bus0.trans_dist::ReadExReq              2869                       # Transaction distribution
system.l2bus0.trans_dist::ReadExResp             2869                       # Transaction distribution
system.l2bus0.trans_dist::ReadCleanReq           4646                       # Transaction distribution
system.l2bus0.trans_dist::ReadSharedReq          5008                       # Transaction distribution
system.l2bus0.pkt_count_system.cpu0.icache.mem_side::system.l2cache0.cpu_side         8242                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side        17338                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.icache.mem_side::system.l2cache0.cpu_side         4977                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side         7481                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count::total                  38038                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.icache.mem_side::system.l2cache0.cpu_side       345088                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side       548674                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.icache.mem_side::system.l2cache0.cpu_side       203584                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side       241068                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size::total                 1338414                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.snoops                           129681                       # Total snoops (count)
system.l2bus0.snoop_fanout::samples            155245                       # Request fanout histogram
system.l2bus0.snoop_fanout::mean             0.057406                       # Request fanout histogram
system.l2bus0.snoop_fanout::stdev            0.244419                       # Request fanout histogram
system.l2bus0.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus0.snoop_fanout::0                  146768     94.54%     94.54% # Request fanout histogram
system.l2bus0.snoop_fanout::1                    8044      5.18%     99.72% # Request fanout histogram
system.l2bus0.snoop_fanout::2                     431      0.28%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::3                       2      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus0.snoop_fanout::max_value               3                       # Request fanout histogram
system.l2bus0.snoop_fanout::total              155245                       # Request fanout histogram
system.l2bus1.snoop_filter.tot_requests         90979                       # Total number of requests made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_requests        45167                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_requests        10944                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.snoop_filter.tot_snoops           16731                       # Total number of snoops made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_snoops        14795                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_snoops         1936                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.trans_dist::ReadReq                 182                       # Transaction distribution
system.l2bus1.trans_dist::ReadResp              36838                       # Transaction distribution
system.l2bus1.trans_dist::WriteReq                313                       # Transaction distribution
system.l2bus1.trans_dist::WriteResp               313                       # Transaction distribution
system.l2bus1.trans_dist::WritebackDirty        12925                       # Transaction distribution
system.l2bus1.trans_dist::WritebackClean        17381                       # Transaction distribution
system.l2bus1.trans_dist::CleanEvict             3932                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeReq              216                       # Transaction distribution
system.l2bus1.trans_dist::SCUpgradeReq            128                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeResp             344                       # Transaction distribution
system.l2bus1.trans_dist::ReadExReq              8925                       # Transaction distribution
system.l2bus1.trans_dist::ReadExResp             8925                       # Transaction distribution
system.l2bus1.trans_dist::ReadCleanReq          25389                       # Transaction distribution
system.l2bus1.trans_dist::ReadSharedReq         11267                       # Transaction distribution
system.l2bus1.pkt_count_system.cpu2.icache.mem_side::system.l2cache1.cpu_side        65423                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu2.dcache.mem_side::system.l2cache1.cpu_side        57114                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu3.icache.mem_side::system.l2cache1.cpu_side         2736                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu3.dcache.mem_side::system.l2cache1.cpu_side         1805                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count::total                 127078                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu2.icache.mem_side::system.l2cache1.cpu_side      2626496                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu2.dcache.mem_side::system.l2cache1.cpu_side      2063896                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu3.icache.mem_side::system.l2cache1.cpu_side       110784                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu3.dcache.mem_side::system.l2cache1.cpu_side        56684                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size::total                 4857860                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.snoops                           119002                       # Total snoops (count)
system.l2bus1.snoop_fanout::samples            210401                       # Request fanout histogram
system.l2bus1.snoop_fanout::mean             0.191653                       # Request fanout histogram
system.l2bus1.snoop_fanout::stdev            0.416324                       # Request fanout histogram
system.l2bus1.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus1.snoop_fanout::0                  172013     81.75%     81.75% # Request fanout histogram
system.l2bus1.snoop_fanout::1                   36452     17.33%     99.08% # Request fanout histogram
system.l2bus1.snoop_fanout::2                    1936      0.92%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus1.snoop_fanout::max_value               2                       # Request fanout histogram
system.l2bus1.snoop_fanout::total              210401                       # Request fanout histogram
system.l2bus2.snoop_filter.tot_requests           129                       # Total number of requests made to the snoop filter.
system.l2bus2.snoop_filter.hit_single_requests           63                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus2.snoop_filter.hit_multi_requests           23                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus2.snoop_filter.tot_snoops            3335                       # Total number of snoops made to the snoop filter.
system.l2bus2.snoop_filter.hit_single_snoops         2010                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus2.snoop_filter.hit_multi_snoops         1325                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus2.trans_dist::ReadResp                 67                       # Transaction distribution
system.l2bus2.trans_dist::WriteReq                  4                       # Transaction distribution
system.l2bus2.trans_dist::WriteResp                 4                       # Transaction distribution
system.l2bus2.trans_dist::WritebackDirty            9                       # Transaction distribution
system.l2bus2.trans_dist::WritebackClean           12                       # Transaction distribution
system.l2bus2.trans_dist::CleanEvict                4                       # Transaction distribution
system.l2bus2.trans_dist::UpgradeReq               10                       # Transaction distribution
system.l2bus2.trans_dist::SCUpgradeReq              9                       # Transaction distribution
system.l2bus2.trans_dist::UpgradeResp              19                       # Transaction distribution
system.l2bus2.trans_dist::ReadCleanReq             27                       # Transaction distribution
system.l2bus2.trans_dist::ReadSharedReq            40                       # Transaction distribution
system.l2bus2.pkt_count_system.cpu4.icache.mem_side::system.l2cache2.cpu_side           26                       # Packet count per connected master and slave (bytes)
system.l2bus2.pkt_count_system.cpu4.dcache.mem_side::system.l2cache2.cpu_side           53                       # Packet count per connected master and slave (bytes)
system.l2bus2.pkt_count_system.cpu5.icache.mem_side::system.l2cache2.cpu_side           40                       # Packet count per connected master and slave (bytes)
system.l2bus2.pkt_count_system.cpu5.dcache.mem_side::system.l2cache2.cpu_side           86                       # Packet count per connected master and slave (bytes)
system.l2bus2.pkt_count::total                    205                       # Packet count per connected master and slave (bytes)
system.l2bus2.pkt_size_system.cpu4.icache.mem_side::system.l2cache2.cpu_side         1088                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus2.pkt_size_system.cpu4.dcache.mem_side::system.l2cache2.cpu_side         1040                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus2.pkt_size_system.cpu5.icache.mem_side::system.l2cache2.cpu_side         1408                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus2.pkt_size_system.cpu5.dcache.mem_side::system.l2cache2.cpu_side         2128                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus2.pkt_size::total                    5664                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus2.snoops                           120376                       # Total snoops (count)
system.l2bus2.snoop_fanout::samples            120472                       # Request fanout histogram
system.l2bus2.snoop_fanout::mean             0.039071                       # Request fanout histogram
system.l2bus2.snoop_fanout::stdev            0.244012                       # Request fanout histogram
system.l2bus2.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus2.snoop_fanout::0                  117090     97.19%     97.19% # Request fanout histogram
system.l2bus2.snoop_fanout::1                    2057      1.71%     98.90% # Request fanout histogram
system.l2bus2.snoop_fanout::2                    1325      1.10%    100.00% # Request fanout histogram
system.l2bus2.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.l2bus2.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.l2bus2.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus2.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus2.snoop_fanout::max_value               2                       # Request fanout histogram
system.l2bus2.snoop_fanout::total              120472                       # Request fanout histogram
system.l2bus3.snoop_filter.tot_requests           540                       # Total number of requests made to the snoop filter.
system.l2bus3.snoop_filter.hit_single_requests          343                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus3.snoop_filter.hit_multi_requests           46                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus3.snoop_filter.tot_snoops            3624                       # Total number of snoops made to the snoop filter.
system.l2bus3.snoop_filter.hit_single_snoops         2360                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus3.snoop_filter.hit_multi_snoops         1264                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus3.trans_dist::ReadResp                273                       # Transaction distribution
system.l2bus3.trans_dist::WriteReq                  4                       # Transaction distribution
system.l2bus3.trans_dist::WriteResp                 4                       # Transaction distribution
system.l2bus3.trans_dist::WritebackDirty           23                       # Transaction distribution
system.l2bus3.trans_dist::WritebackClean          124                       # Transaction distribution
system.l2bus3.trans_dist::CleanEvict               50                       # Transaction distribution
system.l2bus3.trans_dist::UpgradeReq               12                       # Transaction distribution
system.l2bus3.trans_dist::SCUpgradeReq             10                       # Transaction distribution
system.l2bus3.trans_dist::UpgradeResp              22                       # Transaction distribution
system.l2bus3.trans_dist::ReadExReq                 6                       # Transaction distribution
system.l2bus3.trans_dist::ReadExResp                6                       # Transaction distribution
system.l2bus3.trans_dist::ReadCleanReq            163                       # Transaction distribution
system.l2bus3.trans_dist::ReadSharedReq           110                       # Transaction distribution
system.l2bus3.pkt_count_system.cpu6.icache.mem_side::system.l2cache3.cpu_side          204                       # Packet count per connected master and slave (bytes)
system.l2bus3.pkt_count_system.cpu6.dcache.mem_side::system.l2cache3.cpu_side          189                       # Packet count per connected master and slave (bytes)
system.l2bus3.pkt_count_system.cpu7.icache.mem_side::system.l2cache3.cpu_side          246                       # Packet count per connected master and slave (bytes)
system.l2bus3.pkt_count_system.cpu7.dcache.mem_side::system.l2cache3.cpu_side          168                       # Packet count per connected master and slave (bytes)
system.l2bus3.pkt_count::total                    807                       # Packet count per connected master and slave (bytes)
system.l2bus3.pkt_size_system.cpu6.icache.mem_side::system.l2cache3.cpu_side         8256                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus3.pkt_size_system.cpu6.dcache.mem_side::system.l2cache3.cpu_side         4240                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus3.pkt_size_system.cpu7.icache.mem_side::system.l2cache3.cpu_side        10112                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus3.pkt_size_system.cpu7.dcache.mem_side::system.l2cache3.cpu_side         4688                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus3.pkt_size::total                   27296                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus3.snoops                            88249                       # Total snoops (count)
system.l2bus3.snoop_fanout::samples             88467                       # Request fanout histogram
system.l2bus3.snoop_fanout::mean             0.057219                       # Request fanout histogram
system.l2bus3.snoop_fanout::stdev            0.287266                       # Request fanout histogram
system.l2bus3.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus3.snoop_fanout::0                   84669     95.71%     95.71% # Request fanout histogram
system.l2bus3.snoop_fanout::1                    2534      2.86%     98.57% # Request fanout histogram
system.l2bus3.snoop_fanout::2                    1264      1.43%    100.00% # Request fanout histogram
system.l2bus3.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.l2bus3.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.l2bus3.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus3.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus3.snoop_fanout::max_value               2                       # Request fanout histogram
system.l2bus3.snoop_fanout::total               88467                       # Request fanout histogram
system.l2cache0.tags.replacements                9550                       # number of replacements
system.l2cache0.tags.tagsinuse            3895.410407                       # Cycle average of tags in use
system.l2cache0.tags.total_refs                  8312                       # Total number of references to valid blocks.
system.l2cache0.tags.sampled_refs                9550                       # Sample count of references to valid blocks.
system.l2cache0.tags.avg_refs                0.870366                       # Average number of references to valid blocks.
system.l2cache0.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache0.tags.occ_blocks::writebacks  1598.781756                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu0.inst     1.111686                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu0.data     2.030365                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu1.inst     2.194271                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu1.data            3                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.inst   416.273634                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.data   613.134672                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.inst   628.222167                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.data   630.661855                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_percent::writebacks     0.390328                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu0.inst     0.000271                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu0.data     0.000496                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu1.inst     0.000536                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu1.data     0.000732                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.inst     0.101629                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.data     0.149691                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.inst     0.153375                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.data     0.153970                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::total      0.951028                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_task_id_blocks::1024         3907                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::1          207                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::2         3690                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l2cache0.tags.occ_task_id_percent::1024     0.953857                       # Percentage of cache occupancy per task id
system.l2cache0.tags.tag_accesses              202343                       # Number of tag accesses
system.l2cache0.tags.data_accesses             202343                       # Number of data accesses
system.l2cache0.WritebackDirty_hits::writebacks         4435                       # number of WritebackDirty hits
system.l2cache0.WritebackDirty_hits::total         4435                       # number of WritebackDirty hits
system.l2cache0.WritebackClean_hits::writebacks         3927                       # number of WritebackClean hits
system.l2cache0.WritebackClean_hits::total         3927                       # number of WritebackClean hits
system.l2cache0.UpgradeReq_hits::switch_cpus1.data            3                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::total              3                       # number of UpgradeReq hits
system.l2cache0.ReadExReq_hits::switch_cpus0.data          214                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus1.data           37                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::total             251                       # number of ReadExReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus0.inst          874                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus1.inst          962                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::total         1836                       # number of ReadCleanReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus0.data         1227                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus1.data          791                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::total         2018                       # number of ReadSharedReq hits
system.l2cache0.demand_hits::switch_cpus0.inst          874                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus0.data         1441                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus1.inst          962                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus1.data          828                       # number of demand (read+write) hits
system.l2cache0.demand_hits::total               4105                       # number of demand (read+write) hits
system.l2cache0.overall_hits::switch_cpus0.inst          874                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus0.data         1441                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus1.inst          962                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus1.data          828                       # number of overall hits
system.l2cache0.overall_hits::total              4105                       # number of overall hits
system.l2cache0.UpgradeReq_misses::switch_cpus0.data          102                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus1.data           22                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::total          124                       # number of UpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus0.data           34                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus1.data            5                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::total           39                       # number of SCUpgradeReq misses
system.l2cache0.ReadExReq_misses::switch_cpus0.data         1924                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus1.data          693                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::total          2617                       # number of ReadExReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus0.inst         1976                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus1.inst          834                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::total         2810                       # number of ReadCleanReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus0.data         1925                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus1.data          961                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::total         2886                       # number of ReadSharedReq misses
system.l2cache0.demand_misses::switch_cpus0.inst         1976                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus0.data         3849                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.inst          834                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.data         1654                       # number of demand (read+write) misses
system.l2cache0.demand_misses::total             8313                       # number of demand (read+write) misses
system.l2cache0.overall_misses::switch_cpus0.inst         1976                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus0.data         3849                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.inst          834                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.data         1654                       # number of overall misses
system.l2cache0.overall_misses::total            8313                       # number of overall misses
system.l2cache0.WritebackDirty_accesses::writebacks         4435                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackDirty_accesses::total         4435                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::writebacks         3927                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::total         3927                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus0.data          102                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus1.data           25                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::total          127                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus0.data           34                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus1.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::total           39                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus0.data         2138                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus1.data          730                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::total         2868                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus0.inst         2850                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus1.inst         1796                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::total         4646                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus0.data         3152                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus1.data         1752                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::total         4904                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.demand_accesses::switch_cpus0.inst         2850                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus0.data         5290                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.inst         1796                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.data         2482                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::total          12418                       # number of demand (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.inst         2850                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.data         5290                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.inst         1796                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.data         2482                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::total         12418                       # number of overall (read+write) accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus1.data     0.880000                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::total     0.976378                       # miss rate for UpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus0.data     0.899906                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus1.data     0.949315                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::total     0.912483                       # miss rate for ReadExReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus0.inst     0.693333                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus1.inst     0.464365                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::total     0.604821                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus0.data     0.610723                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus1.data     0.548516                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::total     0.588499                       # miss rate for ReadSharedReq accesses
system.l2cache0.demand_miss_rate::switch_cpus0.inst     0.693333                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus0.data     0.727599                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.inst     0.464365                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.data     0.666398                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::total      0.669431                       # miss rate for demand accesses
system.l2cache0.overall_miss_rate::switch_cpus0.inst     0.693333                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus0.data     0.727599                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.inst     0.464365                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.data     0.666398                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::total     0.669431                       # miss rate for overall accesses
system.l2cache0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache0.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache0.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache0.fast_writes                         0                       # number of fast writes performed
system.l2cache0.cache_copies                        0                       # number of cache copies performed
system.l2cache0.writebacks::writebacks           5797                       # number of writebacks
system.l2cache0.writebacks::total                5797                       # number of writebacks
system.l2cache0.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache1.tags.replacements               13688                       # number of replacements
system.l2cache1.tags.tagsinuse            3722.976333                       # Cycle average of tags in use
system.l2cache1.tags.total_refs                 58121                       # Total number of references to valid blocks.
system.l2cache1.tags.sampled_refs               13688                       # Sample count of references to valid blocks.
system.l2cache1.tags.avg_refs                4.246128                       # Average number of references to valid blocks.
system.l2cache1.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache1.tags.occ_blocks::writebacks  1339.752997                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu2.inst   168.671460                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu2.data   121.599679                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu3.inst   176.153349                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu3.data   183.709725                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus2.inst   900.375346                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus2.data   517.824966                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus3.inst   259.376044                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus3.data    55.512767                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_percent::writebacks     0.327088                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu2.inst     0.041180                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu2.data     0.029687                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu3.inst     0.043006                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu3.data     0.044851                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus2.inst     0.219818                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus2.data     0.126422                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus3.inst     0.063324                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus3.data     0.013553                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::total      0.908930                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_task_id_blocks::1024         4009                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::0         1152                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::1         2745                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::2           82                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::3           30                       # Occupied blocks per task id
system.l2cache1.tags.occ_task_id_percent::1024     0.978760                       # Percentage of cache occupancy per task id
system.l2cache1.tags.tag_accesses              662971                       # Number of tag accesses
system.l2cache1.tags.data_accesses             662971                       # Number of data accesses
system.l2cache1.WritebackDirty_hits::writebacks        12925                       # number of WritebackDirty hits
system.l2cache1.WritebackDirty_hits::total        12925                       # number of WritebackDirty hits
system.l2cache1.WritebackClean_hits::writebacks        17381                       # number of WritebackClean hits
system.l2cache1.WritebackClean_hits::total        17381                       # number of WritebackClean hits
system.l2cache1.UpgradeReq_hits::switch_cpus2.data            4                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::total              4                       # number of UpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus2.data            2                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::total            2                       # number of SCUpgradeReq hits
system.l2cache1.ReadExReq_hits::switch_cpus2.data         1324                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus3.data           15                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::total            1339                       # number of ReadExReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus2.inst        20284                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus3.inst          369                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::total        20653                       # number of ReadCleanReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus2.data         8466                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus3.data          187                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::total         8653                       # number of ReadSharedReq hits
system.l2cache1.demand_hits::switch_cpus2.inst        20284                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus2.data         9790                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus3.inst          369                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus3.data          202                       # number of demand (read+write) hits
system.l2cache1.demand_hits::total              30645                       # number of demand (read+write) hits
system.l2cache1.overall_hits::switch_cpus2.inst        20284                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus2.data         9790                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus3.inst          369                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus3.data          202                       # number of overall hits
system.l2cache1.overall_hits::total             30645                       # number of overall hits
system.l2cache1.UpgradeReq_misses::switch_cpus2.data          128                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus3.data           10                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::total          138                       # number of UpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus2.data          103                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus3.data            3                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::total          106                       # number of SCUpgradeReq misses
system.l2cache1.ReadExReq_misses::switch_cpus2.data         7362                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus3.data          185                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::total          7547                       # number of ReadExReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus2.inst         4100                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus3.inst          636                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::total         4736                       # number of ReadCleanReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus2.data         2282                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus3.data          163                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::total         2445                       # number of ReadSharedReq misses
system.l2cache1.demand_misses::switch_cpus2.inst         4100                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus2.data         9644                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus3.inst          636                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus3.data          348                       # number of demand (read+write) misses
system.l2cache1.demand_misses::total            14728                       # number of demand (read+write) misses
system.l2cache1.overall_misses::switch_cpus2.inst         4100                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus2.data         9644                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus3.inst          636                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus3.data          348                       # number of overall misses
system.l2cache1.overall_misses::total           14728                       # number of overall misses
system.l2cache1.WritebackDirty_accesses::writebacks        12925                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackDirty_accesses::total        12925                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::writebacks        17381                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::total        17381                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus2.data          132                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus3.data           10                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::total          142                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus2.data          105                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus3.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::total          108                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus2.data         8686                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus3.data          200                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::total         8886                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus2.inst        24384                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus3.inst         1005                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::total        25389                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus2.data        10748                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus3.data          350                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::total        11098                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.demand_accesses::switch_cpus2.inst        24384                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus2.data        19434                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus3.inst         1005                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus3.data          550                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::total          45373                       # number of demand (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus2.inst        24384                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus2.data        19434                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus3.inst         1005                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus3.data          550                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::total         45373                       # number of overall (read+write) accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus2.data     0.969697                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::total     0.971831                       # miss rate for UpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus2.data     0.980952                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::total     0.981481                       # miss rate for SCUpgradeReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus2.data     0.847571                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus3.data     0.925000                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::total     0.849314                       # miss rate for ReadExReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus2.inst     0.168143                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus3.inst     0.632836                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::total     0.186537                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus2.data     0.212319                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus3.data     0.465714                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::total     0.220310                       # miss rate for ReadSharedReq accesses
system.l2cache1.demand_miss_rate::switch_cpus2.inst     0.168143                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus2.data     0.496244                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus3.inst     0.632836                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus3.data     0.632727                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::total      0.324598                       # miss rate for demand accesses
system.l2cache1.overall_miss_rate::switch_cpus2.inst     0.168143                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus2.data     0.496244                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus3.inst     0.632836                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus3.data     0.632727                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::total     0.324598                       # miss rate for overall accesses
system.l2cache1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache1.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache1.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache1.fast_writes                         0                       # number of fast writes performed
system.l2cache1.cache_copies                        0                       # number of cache copies performed
system.l2cache1.writebacks::writebacks           5176                       # number of writebacks
system.l2cache1.writebacks::total                5176                       # number of writebacks
system.l2cache1.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache2.tags.replacements                   0                       # number of replacements
system.l2cache2.tags.tagsinuse            3136.759007                       # Cycle average of tags in use
system.l2cache2.tags.total_refs                     0                       # Total number of references to valid blocks.
system.l2cache2.tags.sampled_refs                   0                       # Sample count of references to valid blocks.
system.l2cache2.tags.avg_refs                     nan                       # Average number of references to valid blocks.
system.l2cache2.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache2.tags.occ_blocks::writebacks  1500.361407                       # Average occupied blocks per requestor
system.l2cache2.tags.occ_blocks::cpu4.inst           10                       # Average occupied blocks per requestor
system.l2cache2.tags.occ_blocks::cpu4.data           14                       # Average occupied blocks per requestor
system.l2cache2.tags.occ_blocks::cpu5.inst            1                       # Average occupied blocks per requestor
system.l2cache2.tags.occ_blocks::cpu5.data            2                       # Average occupied blocks per requestor
system.l2cache2.tags.occ_blocks::switch_cpus4.inst          426                       # Average occupied blocks per requestor
system.l2cache2.tags.occ_blocks::switch_cpus4.data   189.946011                       # Average occupied blocks per requestor
system.l2cache2.tags.occ_blocks::switch_cpus5.inst   395.005126                       # Average occupied blocks per requestor
system.l2cache2.tags.occ_blocks::switch_cpus5.data   598.446463                       # Average occupied blocks per requestor
system.l2cache2.tags.occ_percent::writebacks     0.366299                       # Average percentage of cache occupancy
system.l2cache2.tags.occ_percent::cpu4.inst     0.002441                       # Average percentage of cache occupancy
system.l2cache2.tags.occ_percent::cpu4.data     0.003418                       # Average percentage of cache occupancy
system.l2cache2.tags.occ_percent::cpu5.inst     0.000244                       # Average percentage of cache occupancy
system.l2cache2.tags.occ_percent::cpu5.data     0.000488                       # Average percentage of cache occupancy
system.l2cache2.tags.occ_percent::switch_cpus4.inst     0.104004                       # Average percentage of cache occupancy
system.l2cache2.tags.occ_percent::switch_cpus4.data     0.046374                       # Average percentage of cache occupancy
system.l2cache2.tags.occ_percent::switch_cpus5.inst     0.096437                       # Average percentage of cache occupancy
system.l2cache2.tags.occ_percent::switch_cpus5.data     0.146105                       # Average percentage of cache occupancy
system.l2cache2.tags.occ_percent::total      0.765810                       # Average percentage of cache occupancy
system.l2cache2.tags.occ_task_id_blocks::1024         3142                       # Occupied blocks per task id
system.l2cache2.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.l2cache2.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.l2cache2.tags.age_task_id_blocks_1024::3         3116                       # Occupied blocks per task id
system.l2cache2.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.l2cache2.tags.occ_task_id_percent::1024     0.767090                       # Percentage of cache occupancy per task id
system.l2cache2.tags.tag_accesses                 884                       # Number of tag accesses
system.l2cache2.tags.data_accesses                884                       # Number of data accesses
system.l2cache2.WritebackDirty_hits::writebacks            9                       # number of WritebackDirty hits
system.l2cache2.WritebackDirty_hits::total            9                       # number of WritebackDirty hits
system.l2cache2.WritebackClean_hits::writebacks           12                       # number of WritebackClean hits
system.l2cache2.WritebackClean_hits::total           12                       # number of WritebackClean hits
system.l2cache2.ReadCleanReq_hits::switch_cpus4.inst            9                       # number of ReadCleanReq hits
system.l2cache2.ReadCleanReq_hits::switch_cpus5.inst           10                       # number of ReadCleanReq hits
system.l2cache2.ReadCleanReq_hits::total           19                       # number of ReadCleanReq hits
system.l2cache2.ReadSharedReq_hits::switch_cpus4.data           10                       # number of ReadSharedReq hits
system.l2cache2.ReadSharedReq_hits::switch_cpus5.data           15                       # number of ReadSharedReq hits
system.l2cache2.ReadSharedReq_hits::total           25                       # number of ReadSharedReq hits
system.l2cache2.demand_hits::switch_cpus4.inst            9                       # number of demand (read+write) hits
system.l2cache2.demand_hits::switch_cpus4.data           10                       # number of demand (read+write) hits
system.l2cache2.demand_hits::switch_cpus5.inst           10                       # number of demand (read+write) hits
system.l2cache2.demand_hits::switch_cpus5.data           15                       # number of demand (read+write) hits
system.l2cache2.demand_hits::total                 44                       # number of demand (read+write) hits
system.l2cache2.overall_hits::switch_cpus4.inst            9                       # number of overall hits
system.l2cache2.overall_hits::switch_cpus4.data           10                       # number of overall hits
system.l2cache2.overall_hits::switch_cpus5.inst           10                       # number of overall hits
system.l2cache2.overall_hits::switch_cpus5.data           15                       # number of overall hits
system.l2cache2.overall_hits::total                44                       # number of overall hits
system.l2cache2.UpgradeReq_misses::switch_cpus4.data            4                       # number of UpgradeReq misses
system.l2cache2.UpgradeReq_misses::switch_cpus5.data            5                       # number of UpgradeReq misses
system.l2cache2.UpgradeReq_misses::total            9                       # number of UpgradeReq misses
system.l2cache2.SCUpgradeReq_misses::switch_cpus4.data            4                       # number of SCUpgradeReq misses
system.l2cache2.SCUpgradeReq_misses::switch_cpus5.data            4                       # number of SCUpgradeReq misses
system.l2cache2.SCUpgradeReq_misses::total            8                       # number of SCUpgradeReq misses
system.l2cache2.ReadCleanReq_misses::switch_cpus5.inst            8                       # number of ReadCleanReq misses
system.l2cache2.ReadCleanReq_misses::total            8                       # number of ReadCleanReq misses
system.l2cache2.ReadSharedReq_misses::switch_cpus4.data            5                       # number of ReadSharedReq misses
system.l2cache2.ReadSharedReq_misses::switch_cpus5.data            8                       # number of ReadSharedReq misses
system.l2cache2.ReadSharedReq_misses::total           13                       # number of ReadSharedReq misses
system.l2cache2.demand_misses::switch_cpus4.data            5                       # number of demand (read+write) misses
system.l2cache2.demand_misses::switch_cpus5.inst            8                       # number of demand (read+write) misses
system.l2cache2.demand_misses::switch_cpus5.data            8                       # number of demand (read+write) misses
system.l2cache2.demand_misses::total               21                       # number of demand (read+write) misses
system.l2cache2.overall_misses::switch_cpus4.data            5                       # number of overall misses
system.l2cache2.overall_misses::switch_cpus5.inst            8                       # number of overall misses
system.l2cache2.overall_misses::switch_cpus5.data            8                       # number of overall misses
system.l2cache2.overall_misses::total              21                       # number of overall misses
system.l2cache2.WritebackDirty_accesses::writebacks            9                       # number of WritebackDirty accesses(hits+misses)
system.l2cache2.WritebackDirty_accesses::total            9                       # number of WritebackDirty accesses(hits+misses)
system.l2cache2.WritebackClean_accesses::writebacks           12                       # number of WritebackClean accesses(hits+misses)
system.l2cache2.WritebackClean_accesses::total           12                       # number of WritebackClean accesses(hits+misses)
system.l2cache2.UpgradeReq_accesses::switch_cpus4.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2cache2.UpgradeReq_accesses::switch_cpus5.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2cache2.UpgradeReq_accesses::total            9                       # number of UpgradeReq accesses(hits+misses)
system.l2cache2.SCUpgradeReq_accesses::switch_cpus4.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache2.SCUpgradeReq_accesses::switch_cpus5.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache2.SCUpgradeReq_accesses::total            8                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache2.ReadCleanReq_accesses::switch_cpus4.inst            9                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache2.ReadCleanReq_accesses::switch_cpus5.inst           18                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache2.ReadCleanReq_accesses::total           27                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache2.ReadSharedReq_accesses::switch_cpus4.data           15                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache2.ReadSharedReq_accesses::switch_cpus5.data           23                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache2.ReadSharedReq_accesses::total           38                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache2.demand_accesses::switch_cpus4.inst            9                       # number of demand (read+write) accesses
system.l2cache2.demand_accesses::switch_cpus4.data           15                       # number of demand (read+write) accesses
system.l2cache2.demand_accesses::switch_cpus5.inst           18                       # number of demand (read+write) accesses
system.l2cache2.demand_accesses::switch_cpus5.data           23                       # number of demand (read+write) accesses
system.l2cache2.demand_accesses::total             65                       # number of demand (read+write) accesses
system.l2cache2.overall_accesses::switch_cpus4.inst            9                       # number of overall (read+write) accesses
system.l2cache2.overall_accesses::switch_cpus4.data           15                       # number of overall (read+write) accesses
system.l2cache2.overall_accesses::switch_cpus5.inst           18                       # number of overall (read+write) accesses
system.l2cache2.overall_accesses::switch_cpus5.data           23                       # number of overall (read+write) accesses
system.l2cache2.overall_accesses::total            65                       # number of overall (read+write) accesses
system.l2cache2.UpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for UpgradeReq accesses
system.l2cache2.UpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for UpgradeReq accesses
system.l2cache2.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.l2cache2.SCUpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache2.SCUpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache2.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.l2cache2.ReadCleanReq_miss_rate::switch_cpus5.inst     0.444444                       # miss rate for ReadCleanReq accesses
system.l2cache2.ReadCleanReq_miss_rate::total     0.296296                       # miss rate for ReadCleanReq accesses
system.l2cache2.ReadSharedReq_miss_rate::switch_cpus4.data     0.333333                       # miss rate for ReadSharedReq accesses
system.l2cache2.ReadSharedReq_miss_rate::switch_cpus5.data     0.347826                       # miss rate for ReadSharedReq accesses
system.l2cache2.ReadSharedReq_miss_rate::total     0.342105                       # miss rate for ReadSharedReq accesses
system.l2cache2.demand_miss_rate::switch_cpus4.data     0.333333                       # miss rate for demand accesses
system.l2cache2.demand_miss_rate::switch_cpus5.inst     0.444444                       # miss rate for demand accesses
system.l2cache2.demand_miss_rate::switch_cpus5.data     0.347826                       # miss rate for demand accesses
system.l2cache2.demand_miss_rate::total      0.323077                       # miss rate for demand accesses
system.l2cache2.overall_miss_rate::switch_cpus4.data     0.333333                       # miss rate for overall accesses
system.l2cache2.overall_miss_rate::switch_cpus5.inst     0.444444                       # miss rate for overall accesses
system.l2cache2.overall_miss_rate::switch_cpus5.data     0.347826                       # miss rate for overall accesses
system.l2cache2.overall_miss_rate::total     0.323077                       # miss rate for overall accesses
system.l2cache2.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache2.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache2.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache2.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache2.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache2.fast_writes                         0                       # number of fast writes performed
system.l2cache2.cache_copies                        0                       # number of cache copies performed
system.l2cache2.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache3.tags.replacements                  41                       # number of replacements
system.l2cache3.tags.tagsinuse            3648.959596                       # Cycle average of tags in use
system.l2cache3.tags.total_refs                    47                       # Total number of references to valid blocks.
system.l2cache3.tags.sampled_refs                  41                       # Sample count of references to valid blocks.
system.l2cache3.tags.avg_refs                1.146341                       # Average number of references to valid blocks.
system.l2cache3.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache3.tags.occ_blocks::writebacks  1446.737099                       # Average occupied blocks per requestor
system.l2cache3.tags.occ_blocks::cpu6.inst            2                       # Average occupied blocks per requestor
system.l2cache3.tags.occ_blocks::cpu6.data            6                       # Average occupied blocks per requestor
system.l2cache3.tags.occ_blocks::cpu7.inst            1                       # Average occupied blocks per requestor
system.l2cache3.tags.occ_blocks::switch_cpus6.inst   428.757664                       # Average occupied blocks per requestor
system.l2cache3.tags.occ_blocks::switch_cpus6.data   685.802928                       # Average occupied blocks per requestor
system.l2cache3.tags.occ_blocks::switch_cpus7.inst   407.765866                       # Average occupied blocks per requestor
system.l2cache3.tags.occ_blocks::switch_cpus7.data   670.896039                       # Average occupied blocks per requestor
system.l2cache3.tags.occ_percent::writebacks     0.353207                       # Average percentage of cache occupancy
system.l2cache3.tags.occ_percent::cpu6.inst     0.000488                       # Average percentage of cache occupancy
system.l2cache3.tags.occ_percent::cpu6.data     0.001465                       # Average percentage of cache occupancy
system.l2cache3.tags.occ_percent::cpu7.inst     0.000244                       # Average percentage of cache occupancy
system.l2cache3.tags.occ_percent::switch_cpus6.inst     0.104677                       # Average percentage of cache occupancy
system.l2cache3.tags.occ_percent::switch_cpus6.data     0.167432                       # Average percentage of cache occupancy
system.l2cache3.tags.occ_percent::switch_cpus7.inst     0.099552                       # Average percentage of cache occupancy
system.l2cache3.tags.occ_percent::switch_cpus7.data     0.163793                       # Average percentage of cache occupancy
system.l2cache3.tags.occ_percent::total      0.890859                       # Average percentage of cache occupancy
system.l2cache3.tags.occ_task_id_blocks::1024         3669                       # Occupied blocks per task id
system.l2cache3.tags.age_task_id_blocks_1024::1           93                       # Occupied blocks per task id
system.l2cache3.tags.age_task_id_blocks_1024::2           45                       # Occupied blocks per task id
system.l2cache3.tags.age_task_id_blocks_1024::3         3531                       # Occupied blocks per task id
system.l2cache3.tags.occ_task_id_percent::1024     0.895752                       # Percentage of cache occupancy per task id
system.l2cache3.tags.tag_accesses                4066                       # Number of tag accesses
system.l2cache3.tags.data_accesses               4066                       # Number of data accesses
system.l2cache3.WritebackDirty_hits::writebacks           23                       # number of WritebackDirty hits
system.l2cache3.WritebackDirty_hits::total           23                       # number of WritebackDirty hits
system.l2cache3.WritebackClean_hits::writebacks          124                       # number of WritebackClean hits
system.l2cache3.WritebackClean_hits::total          124                       # number of WritebackClean hits
system.l2cache3.ReadExReq_hits::switch_cpus6.data            1                       # number of ReadExReq hits
system.l2cache3.ReadExReq_hits::switch_cpus7.data            1                       # number of ReadExReq hits
system.l2cache3.ReadExReq_hits::total               2                       # number of ReadExReq hits
system.l2cache3.ReadCleanReq_hits::switch_cpus6.inst           66                       # number of ReadCleanReq hits
system.l2cache3.ReadCleanReq_hits::switch_cpus7.inst           72                       # number of ReadCleanReq hits
system.l2cache3.ReadCleanReq_hits::total          138                       # number of ReadCleanReq hits
system.l2cache3.ReadSharedReq_hits::switch_cpus6.data           29                       # number of ReadSharedReq hits
system.l2cache3.ReadSharedReq_hits::switch_cpus7.data           35                       # number of ReadSharedReq hits
system.l2cache3.ReadSharedReq_hits::total           64                       # number of ReadSharedReq hits
system.l2cache3.demand_hits::switch_cpus6.inst           66                       # number of demand (read+write) hits
system.l2cache3.demand_hits::switch_cpus6.data           30                       # number of demand (read+write) hits
system.l2cache3.demand_hits::switch_cpus7.inst           72                       # number of demand (read+write) hits
system.l2cache3.demand_hits::switch_cpus7.data           36                       # number of demand (read+write) hits
system.l2cache3.demand_hits::total                204                       # number of demand (read+write) hits
system.l2cache3.overall_hits::switch_cpus6.inst           66                       # number of overall hits
system.l2cache3.overall_hits::switch_cpus6.data           30                       # number of overall hits
system.l2cache3.overall_hits::switch_cpus7.inst           72                       # number of overall hits
system.l2cache3.overall_hits::switch_cpus7.data           36                       # number of overall hits
system.l2cache3.overall_hits::total               204                       # number of overall hits
system.l2cache3.UpgradeReq_misses::switch_cpus6.data            3                       # number of UpgradeReq misses
system.l2cache3.UpgradeReq_misses::switch_cpus7.data            8                       # number of UpgradeReq misses
system.l2cache3.UpgradeReq_misses::total           11                       # number of UpgradeReq misses
system.l2cache3.SCUpgradeReq_misses::switch_cpus6.data            5                       # number of SCUpgradeReq misses
system.l2cache3.SCUpgradeReq_misses::switch_cpus7.data            4                       # number of SCUpgradeReq misses
system.l2cache3.SCUpgradeReq_misses::total            9                       # number of SCUpgradeReq misses
system.l2cache3.ReadExReq_misses::switch_cpus6.data            2                       # number of ReadExReq misses
system.l2cache3.ReadExReq_misses::switch_cpus7.data            2                       # number of ReadExReq misses
system.l2cache3.ReadExReq_misses::total             4                       # number of ReadExReq misses
system.l2cache3.ReadCleanReq_misses::switch_cpus6.inst            9                       # number of ReadCleanReq misses
system.l2cache3.ReadCleanReq_misses::switch_cpus7.inst           16                       # number of ReadCleanReq misses
system.l2cache3.ReadCleanReq_misses::total           25                       # number of ReadCleanReq misses
system.l2cache3.ReadSharedReq_misses::switch_cpus6.data           30                       # number of ReadSharedReq misses
system.l2cache3.ReadSharedReq_misses::switch_cpus7.data           14                       # number of ReadSharedReq misses
system.l2cache3.ReadSharedReq_misses::total           44                       # number of ReadSharedReq misses
system.l2cache3.demand_misses::switch_cpus6.inst            9                       # number of demand (read+write) misses
system.l2cache3.demand_misses::switch_cpus6.data           32                       # number of demand (read+write) misses
system.l2cache3.demand_misses::switch_cpus7.inst           16                       # number of demand (read+write) misses
system.l2cache3.demand_misses::switch_cpus7.data           16                       # number of demand (read+write) misses
system.l2cache3.demand_misses::total               73                       # number of demand (read+write) misses
system.l2cache3.overall_misses::switch_cpus6.inst            9                       # number of overall misses
system.l2cache3.overall_misses::switch_cpus6.data           32                       # number of overall misses
system.l2cache3.overall_misses::switch_cpus7.inst           16                       # number of overall misses
system.l2cache3.overall_misses::switch_cpus7.data           16                       # number of overall misses
system.l2cache3.overall_misses::total              73                       # number of overall misses
system.l2cache3.WritebackDirty_accesses::writebacks           23                       # number of WritebackDirty accesses(hits+misses)
system.l2cache3.WritebackDirty_accesses::total           23                       # number of WritebackDirty accesses(hits+misses)
system.l2cache3.WritebackClean_accesses::writebacks          124                       # number of WritebackClean accesses(hits+misses)
system.l2cache3.WritebackClean_accesses::total          124                       # number of WritebackClean accesses(hits+misses)
system.l2cache3.UpgradeReq_accesses::switch_cpus6.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2cache3.UpgradeReq_accesses::switch_cpus7.data            8                       # number of UpgradeReq accesses(hits+misses)
system.l2cache3.UpgradeReq_accesses::total           11                       # number of UpgradeReq accesses(hits+misses)
system.l2cache3.SCUpgradeReq_accesses::switch_cpus6.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache3.SCUpgradeReq_accesses::switch_cpus7.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache3.SCUpgradeReq_accesses::total            9                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache3.ReadExReq_accesses::switch_cpus6.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2cache3.ReadExReq_accesses::switch_cpus7.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2cache3.ReadExReq_accesses::total            6                       # number of ReadExReq accesses(hits+misses)
system.l2cache3.ReadCleanReq_accesses::switch_cpus6.inst           75                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache3.ReadCleanReq_accesses::switch_cpus7.inst           88                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache3.ReadCleanReq_accesses::total          163                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache3.ReadSharedReq_accesses::switch_cpus6.data           59                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache3.ReadSharedReq_accesses::switch_cpus7.data           49                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache3.ReadSharedReq_accesses::total          108                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache3.demand_accesses::switch_cpus6.inst           75                       # number of demand (read+write) accesses
system.l2cache3.demand_accesses::switch_cpus6.data           62                       # number of demand (read+write) accesses
system.l2cache3.demand_accesses::switch_cpus7.inst           88                       # number of demand (read+write) accesses
system.l2cache3.demand_accesses::switch_cpus7.data           52                       # number of demand (read+write) accesses
system.l2cache3.demand_accesses::total            277                       # number of demand (read+write) accesses
system.l2cache3.overall_accesses::switch_cpus6.inst           75                       # number of overall (read+write) accesses
system.l2cache3.overall_accesses::switch_cpus6.data           62                       # number of overall (read+write) accesses
system.l2cache3.overall_accesses::switch_cpus7.inst           88                       # number of overall (read+write) accesses
system.l2cache3.overall_accesses::switch_cpus7.data           52                       # number of overall (read+write) accesses
system.l2cache3.overall_accesses::total           277                       # number of overall (read+write) accesses
system.l2cache3.UpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for UpgradeReq accesses
system.l2cache3.UpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for UpgradeReq accesses
system.l2cache3.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.l2cache3.SCUpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache3.SCUpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache3.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.l2cache3.ReadExReq_miss_rate::switch_cpus6.data     0.666667                       # miss rate for ReadExReq accesses
system.l2cache3.ReadExReq_miss_rate::switch_cpus7.data     0.666667                       # miss rate for ReadExReq accesses
system.l2cache3.ReadExReq_miss_rate::total     0.666667                       # miss rate for ReadExReq accesses
system.l2cache3.ReadCleanReq_miss_rate::switch_cpus6.inst     0.120000                       # miss rate for ReadCleanReq accesses
system.l2cache3.ReadCleanReq_miss_rate::switch_cpus7.inst     0.181818                       # miss rate for ReadCleanReq accesses
system.l2cache3.ReadCleanReq_miss_rate::total     0.153374                       # miss rate for ReadCleanReq accesses
system.l2cache3.ReadSharedReq_miss_rate::switch_cpus6.data     0.508475                       # miss rate for ReadSharedReq accesses
system.l2cache3.ReadSharedReq_miss_rate::switch_cpus7.data     0.285714                       # miss rate for ReadSharedReq accesses
system.l2cache3.ReadSharedReq_miss_rate::total     0.407407                       # miss rate for ReadSharedReq accesses
system.l2cache3.demand_miss_rate::switch_cpus6.inst     0.120000                       # miss rate for demand accesses
system.l2cache3.demand_miss_rate::switch_cpus6.data     0.516129                       # miss rate for demand accesses
system.l2cache3.demand_miss_rate::switch_cpus7.inst     0.181818                       # miss rate for demand accesses
system.l2cache3.demand_miss_rate::switch_cpus7.data     0.307692                       # miss rate for demand accesses
system.l2cache3.demand_miss_rate::total      0.263538                       # miss rate for demand accesses
system.l2cache3.overall_miss_rate::switch_cpus6.inst     0.120000                       # miss rate for overall accesses
system.l2cache3.overall_miss_rate::switch_cpus6.data     0.516129                       # miss rate for overall accesses
system.l2cache3.overall_miss_rate::switch_cpus7.inst     0.181818                       # miss rate for overall accesses
system.l2cache3.overall_miss_rate::switch_cpus7.data     0.307692                       # miss rate for overall accesses
system.l2cache3.overall_miss_rate::total     0.263538                       # miss rate for overall accesses
system.l2cache3.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache3.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache3.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache3.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache3.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache3.fast_writes                         0                       # number of fast writes performed
system.l2cache3.cache_copies                        0                       # number of cache copies performed
system.l2cache3.writebacks::writebacks             12                       # number of writebacks
system.l2cache3.writebacks::total                  12                       # number of writebacks
system.l2cache3.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.membus0.trans_dist::ReadReq                614                       # Transaction distribution
system.membus0.trans_dist::ReadResp             11323                       # Transaction distribution
system.membus0.trans_dist::WriteReq               624                       # Transaction distribution
system.membus0.trans_dist::WriteResp              624                       # Transaction distribution
system.membus0.trans_dist::WritebackDirty        25064                       # Transaction distribution
system.membus0.trans_dist::CleanEvict            4499                       # Transaction distribution
system.membus0.trans_dist::UpgradeReq             191                       # Transaction distribution
system.membus0.trans_dist::SCUpgradeReq           163                       # Transaction distribution
system.membus0.trans_dist::UpgradeResp            281                       # Transaction distribution
system.membus0.trans_dist::ReadExReq             2763                       # Transaction distribution
system.membus0.trans_dist::ReadExResp            2760                       # Transaction distribution
system.membus0.trans_dist::ReadSharedReq        10709                       # Transaction distribution
system.membus0.trans_dist::InvalidateReq        18688                       # Transaction distribution
system.membus0.trans_dist::InvalidateResp        18688                       # Transaction distribution
system.membus0.pkt_count_system.l2cache0.mem_side::system.mem_ctrls0.port        10163                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side        14997                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.bridge.slave         1470                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::total        26630                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port        13166                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.bridge.slave         1006                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::total        14172                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::system.mem_ctrls0.port         1536                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::system.numa_caches_downward0.cpu_side        54653                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::total        56189                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count::total                 96991                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.mem_ctrls0.port       284224                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side       618304                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.bridge.slave         1774                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::total       904302                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port       364864                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.bridge.slave         1156                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::total       366020                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::system.mem_ctrls0.port        32768                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::system.numa_caches_downward0.cpu_side      1165952                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::total      1198720                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size::total                2469042                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.snoops                           73627                       # Total snoops (count)
system.membus0.snoop_fanout::samples           138117                       # Request fanout histogram
system.membus0.snoop_fanout::mean            2.530362                       # Request fanout histogram
system.membus0.snoop_fanout::stdev           0.499079                       # Request fanout histogram
system.membus0.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::2                  64865     46.96%     46.96% # Request fanout histogram
system.membus0.snoop_fanout::3                  73252     53.04%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::min_value              2                       # Request fanout histogram
system.membus0.snoop_fanout::max_value              3                       # Request fanout histogram
system.membus0.snoop_fanout::total             138117                       # Request fanout histogram
system.membus1.trans_dist::ReadReq                182                       # Transaction distribution
system.membus1.trans_dist::ReadResp              7363                       # Transaction distribution
system.membus1.trans_dist::WriteReq               313                       # Transaction distribution
system.membus1.trans_dist::WriteResp              313                       # Transaction distribution
system.membus1.trans_dist::WritebackDirty         5176                       # Transaction distribution
system.membus1.trans_dist::CleanEvict            6539                       # Transaction distribution
system.membus1.trans_dist::UpgradeReq             230                       # Transaction distribution
system.membus1.trans_dist::SCUpgradeReq           126                       # Transaction distribution
system.membus1.trans_dist::UpgradeResp            262                       # Transaction distribution
system.membus1.trans_dist::ReadExReq             7568                       # Transaction distribution
system.membus1.trans_dist::ReadExResp            7529                       # Transaction distribution
system.membus1.trans_dist::ReadSharedReq         7181                       # Transaction distribution
system.membus1.pkt_count_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side        42782                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::total        42782                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count::total                 42782                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side      1273796                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::total      1273796                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size::total                1273796                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.snoops                          105368                       # Total snoops (count)
system.membus1.snoop_fanout::samples           132554                       # Request fanout histogram
system.membus1.snoop_fanout::mean            1.793933                       # Request fanout histogram
system.membus1.snoop_fanout::stdev           0.404481                       # Request fanout histogram
system.membus1.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::1                  27315     20.61%     20.61% # Request fanout histogram
system.membus1.snoop_fanout::2                 105239     79.39%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus1.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus1.snoop_fanout::total             132554                       # Request fanout histogram
system.membus2.trans_dist::ReadResp                21                       # Transaction distribution
system.membus2.trans_dist::WriteReq                 4                       # Transaction distribution
system.membus2.trans_dist::WriteResp                4                       # Transaction distribution
system.membus2.trans_dist::UpgradeReq              10                       # Transaction distribution
system.membus2.trans_dist::SCUpgradeReq             9                       # Transaction distribution
system.membus2.trans_dist::UpgradeResp             17                       # Transaction distribution
system.membus2.trans_dist::ReadSharedReq           21                       # Transaction distribution
system.membus2.pkt_count_system.l2cache2.mem_side::system.numa_caches_downward2.cpu_side           86                       # Packet count per connected master and slave (bytes)
system.membus2.pkt_count_system.l2cache2.mem_side::total           86                       # Packet count per connected master and slave (bytes)
system.membus2.pkt_count::total                    86                       # Packet count per connected master and slave (bytes)
system.membus2.pkt_size_system.l2cache2.mem_side::system.numa_caches_downward2.cpu_side         1376                       # Cumulative packet size per connected master and slave (bytes)
system.membus2.pkt_size_system.l2cache2.mem_side::total         1376                       # Cumulative packet size per connected master and slave (bytes)
system.membus2.pkt_size::total                   1376                       # Cumulative packet size per connected master and slave (bytes)
system.membus2.snoops                          120396                       # Total snoops (count)
system.membus2.snoop_fanout::samples           120383                       # Request fanout histogram
system.membus2.snoop_fanout::mean            1.999634                       # Request fanout histogram
system.membus2.snoop_fanout::stdev           0.019115                       # Request fanout histogram
system.membus2.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus2.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus2.snoop_fanout::1                     44      0.04%      0.04% # Request fanout histogram
system.membus2.snoop_fanout::2                 120339     99.96%    100.00% # Request fanout histogram
system.membus2.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus2.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus2.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus2.snoop_fanout::total             120383                       # Request fanout histogram
system.membus3.trans_dist::ReadResp              3684                       # Transaction distribution
system.membus3.trans_dist::WriteReq                 4                       # Transaction distribution
system.membus3.trans_dist::WriteResp                4                       # Transaction distribution
system.membus3.trans_dist::WritebackDirty        28189                       # Transaction distribution
system.membus3.trans_dist::CleanEvict            2124                       # Transaction distribution
system.membus3.trans_dist::UpgradeReq             338                       # Transaction distribution
system.membus3.trans_dist::SCUpgradeReq            64                       # Transaction distribution
system.membus3.trans_dist::UpgradeResp            171                       # Transaction distribution
system.membus3.trans_dist::ReadExReq            28132                       # Transaction distribution
system.membus3.trans_dist::ReadExResp           28012                       # Transaction distribution
system.membus3.trans_dist::ReadSharedReq         3684                       # Transaction distribution
system.membus3.pkt_count_system.l2cache3.mem_side::system.mem_ctrls3.port           71                       # Packet count per connected master and slave (bytes)
system.membus3.pkt_count_system.l2cache3.mem_side::system.numa_caches_downward3.cpu_side          162                       # Packet count per connected master and slave (bytes)
system.membus3.pkt_count_system.l2cache3.mem_side::total          233                       # Packet count per connected master and slave (bytes)
system.membus3.pkt_count_system.numa_caches_upward3.mem_side::system.mem_ctrls3.port        94173                       # Packet count per connected master and slave (bytes)
system.membus3.pkt_count_system.numa_caches_upward3.mem_side::total        94173                       # Packet count per connected master and slave (bytes)
system.membus3.pkt_count::total                 94406                       # Packet count per connected master and slave (bytes)
system.membus3.pkt_size_system.l2cache3.mem_side::system.mem_ctrls3.port         1920                       # Cumulative packet size per connected master and slave (bytes)
system.membus3.pkt_size_system.l2cache3.mem_side::system.numa_caches_downward3.cpu_side         3552                       # Cumulative packet size per connected master and slave (bytes)
system.membus3.pkt_size_system.l2cache3.mem_side::total         5472                       # Cumulative packet size per connected master and slave (bytes)
system.membus3.pkt_size_system.numa_caches_upward3.mem_side::system.mem_ctrls3.port      3827200                       # Cumulative packet size per connected master and slave (bytes)
system.membus3.pkt_size_system.numa_caches_upward3.mem_side::total      3827200                       # Cumulative packet size per connected master and slave (bytes)
system.membus3.pkt_size::total                3832672                       # Cumulative packet size per connected master and slave (bytes)
system.membus3.snoops                           25484                       # Total snoops (count)
system.membus3.snoop_fanout::samples            88025                       # Request fanout histogram
system.membus3.snoop_fanout::mean            1.286918                       # Request fanout histogram
system.membus3.snoop_fanout::stdev           0.452326                       # Request fanout histogram
system.membus3.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus3.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus3.snoop_fanout::1                  62769     71.31%     71.31% # Request fanout histogram
system.membus3.snoop_fanout::2                  25256     28.69%    100.00% # Request fanout histogram
system.membus3.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus3.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus3.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus3.snoop_fanout::total              88025                       # Request fanout histogram
system.numa_caches_downward0.tags.replacements        25280                       # number of replacements
system.numa_caches_downward0.tags.tagsinuse    15.873253                       # Cycle average of tags in use
system.numa_caches_downward0.tags.total_refs           49                       # Total number of references to valid blocks.
system.numa_caches_downward0.tags.sampled_refs        25280                       # Sample count of references to valid blocks.
system.numa_caches_downward0.tags.avg_refs     0.001938                       # Average number of references to valid blocks.
system.numa_caches_downward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward0.tags.occ_blocks::writebacks    15.071386                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.inst     0.121420                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.data     0.308821                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus1.inst     0.008664                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus1.data     0.303278                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::tsunami.ide     0.059685                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_percent::writebacks     0.941962                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.inst     0.007589                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.data     0.019301                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus1.inst     0.000541                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus1.data     0.018955                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::tsunami.ide     0.003730                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::total     0.992078                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_task_id_blocks::1023           13                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_blocks::1024            2                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1023::1           13                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1023     0.812500                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1024     0.125000                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.tag_accesses       404619                       # Number of tag accesses
system.numa_caches_downward0.tags.data_accesses       404619                       # Number of data accesses
system.numa_caches_downward0.WritebackDirty_hits::writebacks        23637                       # number of WritebackDirty hits
system.numa_caches_downward0.WritebackDirty_hits::total        23637                       # number of WritebackDirty hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus0.data            1                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::total            1                       # number of ReadExReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus0.data            1                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus1.data            1                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::total            2                       # number of ReadSharedReq hits
system.numa_caches_downward0.demand_hits::switch_cpus0.data            2                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus1.data            1                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::total            3                       # number of demand (read+write) hits
system.numa_caches_downward0.overall_hits::switch_cpus0.data            2                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus1.data            1                       # number of overall hits
system.numa_caches_downward0.overall_hits::total            3                       # number of overall hits
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus0.data           85                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus1.data           21                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::total          106                       # number of UpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus0.data            9                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus1.data            3                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::total           12                       # number of SCUpgradeReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus0.data         1878                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus1.data          669                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::total         2547                       # number of ReadExReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.inst          206                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.data         1110                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus1.inst           14                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus1.data          320                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::tsunami.ide           41                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::total         1691                       # number of ReadSharedReq misses
system.numa_caches_downward0.InvalidateReq_misses::tsunami.ide        18176                       # number of InvalidateReq misses
system.numa_caches_downward0.InvalidateReq_misses::total        18176                       # number of InvalidateReq misses
system.numa_caches_downward0.demand_misses::switch_cpus0.inst          206                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus0.data         2988                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus1.data          989                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::tsunami.ide           41                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::total         4238                       # number of demand (read+write) misses
system.numa_caches_downward0.overall_misses::switch_cpus0.inst          206                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus0.data         2988                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus1.data          989                       # number of overall misses
system.numa_caches_downward0.overall_misses::tsunami.ide           41                       # number of overall misses
system.numa_caches_downward0.overall_misses::total         4238                       # number of overall misses
system.numa_caches_downward0.WritebackDirty_accesses::writebacks        23637                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.WritebackDirty_accesses::total        23637                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus0.data           85                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus1.data           21                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::total          106                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus0.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus1.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::total           12                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus0.data         1879                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus1.data          669                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::total         2548                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.inst          206                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.data         1111                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus1.inst           14                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus1.data          321                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::tsunami.ide           41                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::total         1693                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.InvalidateReq_accesses::tsunami.ide        18176                       # number of InvalidateReq accesses(hits+misses)
system.numa_caches_downward0.InvalidateReq_accesses::total        18176                       # number of InvalidateReq accesses(hits+misses)
system.numa_caches_downward0.demand_accesses::switch_cpus0.inst          206                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus0.data         2990                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus1.data          990                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::tsunami.ide           41                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::total         4241                       # number of demand (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.inst          206                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.data         2990                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus1.data          990                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::tsunami.ide           41                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::total         4241                       # number of overall (read+write) accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus0.data     0.999468                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::total     0.999608                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.data     0.999100                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus1.data     0.996885                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::tsunami.ide            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::total     0.998819                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.InvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for InvalidateReq accesses
system.numa_caches_downward0.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.data     0.999331                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus1.data     0.998990                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::total     0.999293                       # miss rate for demand accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.data     0.999331                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus1.data     0.998990                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::total     0.999293                       # miss rate for overall accesses
system.numa_caches_downward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward0.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward0.writebacks::writebacks        23626                       # number of writebacks
system.numa_caches_downward0.writebacks::total        23626                       # number of writebacks
system.numa_caches_downward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward1.tags.replacements        12152                       # number of replacements
system.numa_caches_downward1.tags.tagsinuse    15.158009                       # Cycle average of tags in use
system.numa_caches_downward1.tags.total_refs          181                       # Total number of references to valid blocks.
system.numa_caches_downward1.tags.sampled_refs        12152                       # Sample count of references to valid blocks.
system.numa_caches_downward1.tags.avg_refs     0.014895                       # Average number of references to valid blocks.
system.numa_caches_downward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward1.tags.occ_blocks::writebacks     4.834593                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus2.inst     4.670551                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus2.data     4.019702                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus3.inst     0.564885                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus3.data     1.068278                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_percent::writebacks     0.302162                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus2.inst     0.291909                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus2.data     0.251231                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus3.inst     0.035305                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus3.data     0.066767                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::total     0.947376                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_downward1.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_downward1.tags.tag_accesses       233372                       # Number of tag accesses
system.numa_caches_downward1.tags.data_accesses       233372                       # Number of data accesses
system.numa_caches_downward1.WritebackDirty_hits::writebacks         5176                       # number of WritebackDirty hits
system.numa_caches_downward1.WritebackDirty_hits::total         5176                       # number of WritebackDirty hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus2.data            2                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus3.data            1                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::total            3                       # number of ReadExReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus2.data            7                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::total            7                       # number of ReadSharedReq hits
system.numa_caches_downward1.demand_hits::switch_cpus2.data            9                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus3.data            1                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::total           10                       # number of demand (read+write) hits
system.numa_caches_downward1.overall_hits::switch_cpus2.data            9                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus3.data            1                       # number of overall hits
system.numa_caches_downward1.overall_hits::total           10                       # number of overall hits
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus2.data          139                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus3.data           17                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::total          156                       # number of UpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus2.data          103                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus3.data            3                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::total          106                       # number of SCUpgradeReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus2.data         7349                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus3.data          177                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::total         7526                       # number of ReadExReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus2.inst         4100                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus2.data         2275                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus3.inst          636                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus3.data          163                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::total         7174                       # number of ReadSharedReq misses
system.numa_caches_downward1.demand_misses::switch_cpus2.inst         4100                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus2.data         9624                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus3.inst          636                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus3.data          340                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::total        14700                       # number of demand (read+write) misses
system.numa_caches_downward1.overall_misses::switch_cpus2.inst         4100                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus2.data         9624                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus3.inst          636                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus3.data          340                       # number of overall misses
system.numa_caches_downward1.overall_misses::total        14700                       # number of overall misses
system.numa_caches_downward1.WritebackDirty_accesses::writebacks         5176                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.WritebackDirty_accesses::total         5176                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus2.data          139                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus3.data           17                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::total          156                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus2.data          103                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus3.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::total          106                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus2.data         7351                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus3.data          178                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::total         7529                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus2.inst         4100                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus2.data         2282                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus3.inst          636                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus3.data          163                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::total         7181                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.demand_accesses::switch_cpus2.inst         4100                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus2.data         9633                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus3.inst          636                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus3.data          341                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::total        14710                       # number of demand (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus2.inst         4100                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus2.data         9633                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus3.inst          636                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus3.data          341                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::total        14710                       # number of overall (read+write) accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus2.data     0.999728                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus3.data     0.994382                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::total     0.999602                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus2.data     0.996933                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::total     0.999025                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus2.data     0.999066                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus3.data     0.997067                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::total     0.999320                       # miss rate for demand accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus2.data     0.999066                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus3.data     0.997067                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::total     0.999320                       # miss rate for overall accesses
system.numa_caches_downward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward1.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward1.writebacks::writebacks         5156                       # number of writebacks
system.numa_caches_downward1.writebacks::total         5156                       # number of writebacks
system.numa_caches_downward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward2.tags.replacements           13                       # number of replacements
system.numa_caches_downward2.tags.tagsinuse    13.164407                       # Cycle average of tags in use
system.numa_caches_downward2.tags.total_refs            2                       # Total number of references to valid blocks.
system.numa_caches_downward2.tags.sampled_refs           13                       # Sample count of references to valid blocks.
system.numa_caches_downward2.tags.avg_refs     0.153846                       # Average number of references to valid blocks.
system.numa_caches_downward2.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward2.tags.occ_blocks::writebacks     1.748747                       # Average occupied blocks per requestor
system.numa_caches_downward2.tags.occ_blocks::switch_cpus4.inst     1.748702                       # Average occupied blocks per requestor
system.numa_caches_downward2.tags.occ_blocks::switch_cpus4.data     5.117255                       # Average occupied blocks per requestor
system.numa_caches_downward2.tags.occ_blocks::switch_cpus5.inst     1.005126                       # Average occupied blocks per requestor
system.numa_caches_downward2.tags.occ_blocks::switch_cpus5.data     3.544577                       # Average occupied blocks per requestor
system.numa_caches_downward2.tags.occ_percent::writebacks     0.109297                       # Average percentage of cache occupancy
system.numa_caches_downward2.tags.occ_percent::switch_cpus4.inst     0.109294                       # Average percentage of cache occupancy
system.numa_caches_downward2.tags.occ_percent::switch_cpus4.data     0.319828                       # Average percentage of cache occupancy
system.numa_caches_downward2.tags.occ_percent::switch_cpus5.inst     0.062820                       # Average percentage of cache occupancy
system.numa_caches_downward2.tags.occ_percent::switch_cpus5.data     0.221536                       # Average percentage of cache occupancy
system.numa_caches_downward2.tags.occ_percent::total     0.822775                       # Average percentage of cache occupancy
system.numa_caches_downward2.tags.occ_task_id_blocks::1024           14                       # Occupied blocks per task id
system.numa_caches_downward2.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.numa_caches_downward2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.numa_caches_downward2.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.numa_caches_downward2.tags.tag_accesses          325                       # Number of tag accesses
system.numa_caches_downward2.tags.data_accesses          325                       # Number of data accesses
system.numa_caches_downward2.UpgradeReq_misses::switch_cpus4.data            4                       # number of UpgradeReq misses
system.numa_caches_downward2.UpgradeReq_misses::switch_cpus5.data            5                       # number of UpgradeReq misses
system.numa_caches_downward2.UpgradeReq_misses::total            9                       # number of UpgradeReq misses
system.numa_caches_downward2.SCUpgradeReq_misses::switch_cpus4.data            4                       # number of SCUpgradeReq misses
system.numa_caches_downward2.SCUpgradeReq_misses::switch_cpus5.data            4                       # number of SCUpgradeReq misses
system.numa_caches_downward2.SCUpgradeReq_misses::total            8                       # number of SCUpgradeReq misses
system.numa_caches_downward2.ReadSharedReq_misses::switch_cpus4.data            5                       # number of ReadSharedReq misses
system.numa_caches_downward2.ReadSharedReq_misses::switch_cpus5.inst            8                       # number of ReadSharedReq misses
system.numa_caches_downward2.ReadSharedReq_misses::switch_cpus5.data            8                       # number of ReadSharedReq misses
system.numa_caches_downward2.ReadSharedReq_misses::total           21                       # number of ReadSharedReq misses
system.numa_caches_downward2.demand_misses::switch_cpus4.data            5                       # number of demand (read+write) misses
system.numa_caches_downward2.demand_misses::switch_cpus5.inst            8                       # number of demand (read+write) misses
system.numa_caches_downward2.demand_misses::switch_cpus5.data            8                       # number of demand (read+write) misses
system.numa_caches_downward2.demand_misses::total           21                       # number of demand (read+write) misses
system.numa_caches_downward2.overall_misses::switch_cpus4.data            5                       # number of overall misses
system.numa_caches_downward2.overall_misses::switch_cpus5.inst            8                       # number of overall misses
system.numa_caches_downward2.overall_misses::switch_cpus5.data            8                       # number of overall misses
system.numa_caches_downward2.overall_misses::total           21                       # number of overall misses
system.numa_caches_downward2.UpgradeReq_accesses::switch_cpus4.data            4                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward2.UpgradeReq_accesses::switch_cpus5.data            5                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward2.UpgradeReq_accesses::total            9                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward2.SCUpgradeReq_accesses::switch_cpus4.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward2.SCUpgradeReq_accesses::switch_cpus5.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward2.SCUpgradeReq_accesses::total            8                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward2.ReadSharedReq_accesses::switch_cpus4.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward2.ReadSharedReq_accesses::switch_cpus5.inst            8                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward2.ReadSharedReq_accesses::switch_cpus5.data            8                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward2.ReadSharedReq_accesses::total           21                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward2.demand_accesses::switch_cpus4.data            5                       # number of demand (read+write) accesses
system.numa_caches_downward2.demand_accesses::switch_cpus5.inst            8                       # number of demand (read+write) accesses
system.numa_caches_downward2.demand_accesses::switch_cpus5.data            8                       # number of demand (read+write) accesses
system.numa_caches_downward2.demand_accesses::total           21                       # number of demand (read+write) accesses
system.numa_caches_downward2.overall_accesses::switch_cpus4.data            5                       # number of overall (read+write) accesses
system.numa_caches_downward2.overall_accesses::switch_cpus5.inst            8                       # number of overall (read+write) accesses
system.numa_caches_downward2.overall_accesses::switch_cpus5.data            8                       # number of overall (read+write) accesses
system.numa_caches_downward2.overall_accesses::total           21                       # number of overall (read+write) accesses
system.numa_caches_downward2.UpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward2.UpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward2.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward2.SCUpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward2.SCUpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward2.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward2.ReadSharedReq_miss_rate::switch_cpus4.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward2.ReadSharedReq_miss_rate::switch_cpus5.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward2.ReadSharedReq_miss_rate::switch_cpus5.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward2.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward2.demand_miss_rate::switch_cpus4.data            1                       # miss rate for demand accesses
system.numa_caches_downward2.demand_miss_rate::switch_cpus5.inst            1                       # miss rate for demand accesses
system.numa_caches_downward2.demand_miss_rate::switch_cpus5.data            1                       # miss rate for demand accesses
system.numa_caches_downward2.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_downward2.overall_miss_rate::switch_cpus4.data            1                       # miss rate for overall accesses
system.numa_caches_downward2.overall_miss_rate::switch_cpus5.inst            1                       # miss rate for overall accesses
system.numa_caches_downward2.overall_miss_rate::switch_cpus5.data            1                       # miss rate for overall accesses
system.numa_caches_downward2.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_downward2.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward2.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward2.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward2.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward2.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward2.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward2.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward2.writebacks::writebacks            2                       # number of writebacks
system.numa_caches_downward2.writebacks::total            2                       # number of writebacks
system.numa_caches_downward2.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward3.tags.replacements           45                       # number of replacements
system.numa_caches_downward3.tags.tagsinuse    14.037324                       # Cycle average of tags in use
system.numa_caches_downward3.tags.total_refs            8                       # Total number of references to valid blocks.
system.numa_caches_downward3.tags.sampled_refs           45                       # Sample count of references to valid blocks.
system.numa_caches_downward3.tags.avg_refs     0.177778                       # Average number of references to valid blocks.
system.numa_caches_downward3.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward3.tags.occ_blocks::switch_cpus6.inst     3.268915                       # Average occupied blocks per requestor
system.numa_caches_downward3.tags.occ_blocks::switch_cpus6.data     1.145615                       # Average occupied blocks per requestor
system.numa_caches_downward3.tags.occ_blocks::switch_cpus7.inst     8.370524                       # Average occupied blocks per requestor
system.numa_caches_downward3.tags.occ_blocks::switch_cpus7.data     1.252270                       # Average occupied blocks per requestor
system.numa_caches_downward3.tags.occ_percent::switch_cpus6.inst     0.204307                       # Average percentage of cache occupancy
system.numa_caches_downward3.tags.occ_percent::switch_cpus6.data     0.071601                       # Average percentage of cache occupancy
system.numa_caches_downward3.tags.occ_percent::switch_cpus7.inst     0.523158                       # Average percentage of cache occupancy
system.numa_caches_downward3.tags.occ_percent::switch_cpus7.data     0.078267                       # Average percentage of cache occupancy
system.numa_caches_downward3.tags.occ_percent::total     0.877333                       # Average percentage of cache occupancy
system.numa_caches_downward3.tags.occ_task_id_blocks::1024           15                       # Occupied blocks per task id
system.numa_caches_downward3.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.numa_caches_downward3.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.numa_caches_downward3.tags.tag_accesses          751                       # Number of tag accesses
system.numa_caches_downward3.tags.data_accesses          751                       # Number of data accesses
system.numa_caches_downward3.UpgradeReq_misses::switch_cpus6.data            2                       # number of UpgradeReq misses
system.numa_caches_downward3.UpgradeReq_misses::switch_cpus7.data            3                       # number of UpgradeReq misses
system.numa_caches_downward3.UpgradeReq_misses::total            5                       # number of UpgradeReq misses
system.numa_caches_downward3.SCUpgradeReq_misses::switch_cpus6.data            3                       # number of SCUpgradeReq misses
system.numa_caches_downward3.SCUpgradeReq_misses::switch_cpus7.data            3                       # number of SCUpgradeReq misses
system.numa_caches_downward3.SCUpgradeReq_misses::total            6                       # number of SCUpgradeReq misses
system.numa_caches_downward3.ReadExReq_misses::switch_cpus7.data            1                       # number of ReadExReq misses
system.numa_caches_downward3.ReadExReq_misses::total            1                       # number of ReadExReq misses
system.numa_caches_downward3.ReadSharedReq_misses::switch_cpus6.inst            9                       # number of ReadSharedReq misses
system.numa_caches_downward3.ReadSharedReq_misses::switch_cpus6.data           20                       # number of ReadSharedReq misses
system.numa_caches_downward3.ReadSharedReq_misses::switch_cpus7.inst           16                       # number of ReadSharedReq misses
system.numa_caches_downward3.ReadSharedReq_misses::switch_cpus7.data            9                       # number of ReadSharedReq misses
system.numa_caches_downward3.ReadSharedReq_misses::total           54                       # number of ReadSharedReq misses
system.numa_caches_downward3.demand_misses::switch_cpus6.inst            9                       # number of demand (read+write) misses
system.numa_caches_downward3.demand_misses::switch_cpus6.data           20                       # number of demand (read+write) misses
system.numa_caches_downward3.demand_misses::switch_cpus7.inst           16                       # number of demand (read+write) misses
system.numa_caches_downward3.demand_misses::switch_cpus7.data           10                       # number of demand (read+write) misses
system.numa_caches_downward3.demand_misses::total           55                       # number of demand (read+write) misses
system.numa_caches_downward3.overall_misses::switch_cpus6.inst            9                       # number of overall misses
system.numa_caches_downward3.overall_misses::switch_cpus6.data           20                       # number of overall misses
system.numa_caches_downward3.overall_misses::switch_cpus7.inst           16                       # number of overall misses
system.numa_caches_downward3.overall_misses::switch_cpus7.data           10                       # number of overall misses
system.numa_caches_downward3.overall_misses::total           55                       # number of overall misses
system.numa_caches_downward3.UpgradeReq_accesses::switch_cpus6.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward3.UpgradeReq_accesses::switch_cpus7.data            3                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward3.UpgradeReq_accesses::total            5                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward3.SCUpgradeReq_accesses::switch_cpus6.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward3.SCUpgradeReq_accesses::switch_cpus7.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward3.SCUpgradeReq_accesses::total            6                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward3.ReadExReq_accesses::switch_cpus7.data            1                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward3.ReadExReq_accesses::total            1                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward3.ReadSharedReq_accesses::switch_cpus6.inst            9                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward3.ReadSharedReq_accesses::switch_cpus6.data           20                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward3.ReadSharedReq_accesses::switch_cpus7.inst           16                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward3.ReadSharedReq_accesses::switch_cpus7.data            9                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward3.ReadSharedReq_accesses::total           54                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward3.demand_accesses::switch_cpus6.inst            9                       # number of demand (read+write) accesses
system.numa_caches_downward3.demand_accesses::switch_cpus6.data           20                       # number of demand (read+write) accesses
system.numa_caches_downward3.demand_accesses::switch_cpus7.inst           16                       # number of demand (read+write) accesses
system.numa_caches_downward3.demand_accesses::switch_cpus7.data           10                       # number of demand (read+write) accesses
system.numa_caches_downward3.demand_accesses::total           55                       # number of demand (read+write) accesses
system.numa_caches_downward3.overall_accesses::switch_cpus6.inst            9                       # number of overall (read+write) accesses
system.numa_caches_downward3.overall_accesses::switch_cpus6.data           20                       # number of overall (read+write) accesses
system.numa_caches_downward3.overall_accesses::switch_cpus7.inst           16                       # number of overall (read+write) accesses
system.numa_caches_downward3.overall_accesses::switch_cpus7.data           10                       # number of overall (read+write) accesses
system.numa_caches_downward3.overall_accesses::total           55                       # number of overall (read+write) accesses
system.numa_caches_downward3.UpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward3.UpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward3.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward3.SCUpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward3.SCUpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward3.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward3.ReadExReq_miss_rate::switch_cpus7.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward3.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward3.ReadSharedReq_miss_rate::switch_cpus6.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward3.ReadSharedReq_miss_rate::switch_cpus6.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward3.ReadSharedReq_miss_rate::switch_cpus7.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward3.ReadSharedReq_miss_rate::switch_cpus7.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward3.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward3.demand_miss_rate::switch_cpus6.inst            1                       # miss rate for demand accesses
system.numa_caches_downward3.demand_miss_rate::switch_cpus6.data            1                       # miss rate for demand accesses
system.numa_caches_downward3.demand_miss_rate::switch_cpus7.inst            1                       # miss rate for demand accesses
system.numa_caches_downward3.demand_miss_rate::switch_cpus7.data            1                       # miss rate for demand accesses
system.numa_caches_downward3.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_downward3.overall_miss_rate::switch_cpus6.inst            1                       # miss rate for overall accesses
system.numa_caches_downward3.overall_miss_rate::switch_cpus6.data            1                       # miss rate for overall accesses
system.numa_caches_downward3.overall_miss_rate::switch_cpus7.inst            1                       # miss rate for overall accesses
system.numa_caches_downward3.overall_miss_rate::switch_cpus7.data            1                       # miss rate for overall accesses
system.numa_caches_downward3.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_downward3.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward3.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward3.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward3.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward3.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward3.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward3.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward3.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward0.tags.replacements         5482                       # number of replacements
system.numa_caches_upward0.tags.tagsinuse    15.875584                       # Cycle average of tags in use
system.numa_caches_upward0.tags.total_refs          120                       # Total number of references to valid blocks.
system.numa_caches_upward0.tags.sampled_refs         5482                       # Sample count of references to valid blocks.
system.numa_caches_upward0.tags.avg_refs     0.021890                       # Average number of references to valid blocks.
system.numa_caches_upward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward0.tags.occ_blocks::writebacks     2.554122                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus2.inst     5.707815                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus2.data     4.067310                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus3.inst     0.207746                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus3.data     0.037056                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus4.data     0.000080                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus5.inst     0.002256                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus5.data     0.000823                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus6.inst     1.031358                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus6.data     0.207159                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus7.inst     1.853471                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus7.data     0.206388                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_percent::writebacks     0.159633                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus2.inst     0.356738                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus2.data     0.254207                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus3.inst     0.012984                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus3.data     0.002316                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus4.data     0.000005                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus5.inst     0.000141                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus5.data     0.000051                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus6.inst     0.064460                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus6.data     0.012947                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus7.inst     0.115842                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus7.data     0.012899                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::total     0.992224                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_upward0.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward0.tags.tag_accesses        75234                       # Number of tag accesses
system.numa_caches_upward0.tags.data_accesses        75234                       # Number of data accesses
system.numa_caches_upward0.WritebackDirty_hits::writebacks          592                       # number of WritebackDirty hits
system.numa_caches_upward0.WritebackDirty_hits::total          592                       # number of WritebackDirty hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus2.data            2                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::total            2                       # number of ReadExReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus2.inst            3                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus2.data           11                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus3.inst            6                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus3.data            3                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus6.inst            1                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus6.data            1                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus7.inst           12                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus7.data            1                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::total           38                       # number of ReadSharedReq hits
system.numa_caches_upward0.demand_hits::switch_cpus2.inst            3                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus2.data           13                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus3.inst            6                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus3.data            3                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus6.data            1                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus7.inst           12                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus7.data            1                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::total           40                       # number of demand (read+write) hits
system.numa_caches_upward0.overall_hits::switch_cpus2.inst            3                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus2.data           13                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus3.inst            6                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus3.data            3                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus6.data            1                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus7.inst           12                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus7.data            1                       # number of overall hits
system.numa_caches_upward0.overall_hits::total           40                       # number of overall hits
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus2.data           17                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus3.data            3                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus4.data            2                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus5.data            3                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus6.data            1                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus7.data            2                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::total           28                       # number of UpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus2.data           77                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus3.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus4.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus5.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus6.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus7.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::total           82                       # number of SCUpgradeReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus2.data          146                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus3.data            4                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus7.data            1                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::total          151                       # number of ReadExReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus2.inst         3154                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus2.data         1039                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus3.inst          630                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus3.data          107                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus4.data            1                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus5.inst            8                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus5.data            3                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus6.inst            8                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus6.data           11                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus7.inst            4                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus7.data            6                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::total         4971                       # number of ReadSharedReq misses
system.numa_caches_upward0.demand_misses::switch_cpus2.inst         3154                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus2.data         1185                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus3.inst          630                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus3.data          111                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus4.data            1                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus5.inst            8                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus5.data            3                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus6.inst            8                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus6.data           11                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus7.inst            4                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus7.data            7                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::total         5122                       # number of demand (read+write) misses
system.numa_caches_upward0.overall_misses::switch_cpus2.inst         3154                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus2.data         1185                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus3.inst          630                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus3.data          111                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus4.data            1                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus5.inst            8                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus5.data            3                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus6.inst            8                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus6.data           11                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus7.inst            4                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus7.data            7                       # number of overall misses
system.numa_caches_upward0.overall_misses::total         5122                       # number of overall misses
system.numa_caches_upward0.WritebackDirty_accesses::writebacks          592                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.WritebackDirty_accesses::total          592                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus2.data           17                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus3.data            3                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus4.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus5.data            3                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus6.data            1                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus7.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::total           28                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus2.data           77                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus3.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus4.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus5.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus6.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus7.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::total           82                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus2.data          148                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus3.data            4                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus7.data            1                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::total          153                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus2.inst         3157                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus2.data         1050                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus3.inst          636                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus3.data          110                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus4.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus5.inst            8                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus5.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus6.inst            9                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus6.data           12                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus7.inst           16                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus7.data            7                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::total         5009                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.demand_accesses::switch_cpus2.inst         3157                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus2.data         1198                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus3.inst          636                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus3.data          114                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus4.data            1                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus5.inst            8                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus5.data            3                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus6.inst            9                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus6.data           12                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus7.inst           16                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus7.data            8                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::total         5162                       # number of demand (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus2.inst         3157                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus2.data         1198                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus3.inst          636                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus3.data          114                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus4.data            1                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus5.inst            8                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus5.data            3                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus6.inst            9                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus6.data           12                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus7.inst           16                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus7.data            8                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::total         5162                       # number of overall (read+write) accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus2.data     0.986486                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus7.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::total     0.986928                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus2.inst     0.999050                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus2.data     0.989524                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus3.inst     0.990566                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus3.data     0.972727                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus4.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus5.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus5.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus6.inst     0.888889                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus6.data     0.916667                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus7.inst     0.250000                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus7.data     0.857143                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::total     0.992414                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus2.inst     0.999050                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus2.data     0.989149                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus3.inst     0.990566                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus3.data     0.973684                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus4.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus5.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus5.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus6.inst     0.888889                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus6.data     0.916667                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus7.inst     0.250000                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus7.data     0.875000                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::total     0.992251                       # miss rate for demand accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus2.inst     0.999050                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus2.data     0.989149                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus3.inst     0.990566                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus3.data     0.973684                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus4.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus5.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus5.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus6.inst     0.888889                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus6.data     0.916667                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus7.inst     0.250000                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus7.data     0.875000                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::total     0.992251                       # miss rate for overall accesses
system.numa_caches_upward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward0.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward0.writebacks::writebacks          579                       # number of writebacks
system.numa_caches_upward0.writebacks::total          579                       # number of writebacks
system.numa_caches_upward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward1.tags.replacements            0                       # number of replacements
system.numa_caches_upward1.tags.tagsinuse            0                       # Cycle average of tags in use
system.numa_caches_upward1.tags.total_refs            0                       # Total number of references to valid blocks.
system.numa_caches_upward1.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.numa_caches_upward1.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.numa_caches_upward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward1.tags.tag_accesses            0                       # Number of tag accesses
system.numa_caches_upward1.tags.data_accesses            0                       # Number of data accesses
system.numa_caches_upward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward1.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward2.tags.replacements            0                       # number of replacements
system.numa_caches_upward2.tags.tagsinuse            0                       # Cycle average of tags in use
system.numa_caches_upward2.tags.total_refs            0                       # Total number of references to valid blocks.
system.numa_caches_upward2.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.numa_caches_upward2.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.numa_caches_upward2.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward2.tags.tag_accesses            0                       # Number of tag accesses
system.numa_caches_upward2.tags.data_accesses            0                       # Number of data accesses
system.numa_caches_upward2.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward2.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward2.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward2.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward2.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward2.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward2.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward2.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward3.tags.replacements        31749                       # number of replacements
system.numa_caches_upward3.tags.tagsinuse    15.772864                       # Cycle average of tags in use
system.numa_caches_upward3.tags.total_refs           53                       # Total number of references to valid blocks.
system.numa_caches_upward3.tags.sampled_refs        31749                       # Sample count of references to valid blocks.
system.numa_caches_upward3.tags.avg_refs     0.001669                       # Average number of references to valid blocks.
system.numa_caches_upward3.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward3.tags.occ_blocks::writebacks    11.447422                       # Average occupied blocks per requestor
system.numa_caches_upward3.tags.occ_blocks::switch_cpus0.inst     0.121054                       # Average occupied blocks per requestor
system.numa_caches_upward3.tags.occ_blocks::switch_cpus0.data     0.281595                       # Average occupied blocks per requestor
system.numa_caches_upward3.tags.occ_blocks::switch_cpus1.inst     0.009112                       # Average occupied blocks per requestor
system.numa_caches_upward3.tags.occ_blocks::switch_cpus1.data     0.174226                       # Average occupied blocks per requestor
system.numa_caches_upward3.tags.occ_blocks::switch_cpus2.inst     1.725740                       # Average occupied blocks per requestor
system.numa_caches_upward3.tags.occ_blocks::switch_cpus2.data     1.983194                       # Average occupied blocks per requestor
system.numa_caches_upward3.tags.occ_blocks::switch_cpus3.data     0.030328                       # Average occupied blocks per requestor
system.numa_caches_upward3.tags.occ_blocks::switch_cpus5.data     0.000194                       # Average occupied blocks per requestor
system.numa_caches_upward3.tags.occ_percent::writebacks     0.715464                       # Average percentage of cache occupancy
system.numa_caches_upward3.tags.occ_percent::switch_cpus0.inst     0.007566                       # Average percentage of cache occupancy
system.numa_caches_upward3.tags.occ_percent::switch_cpus0.data     0.017600                       # Average percentage of cache occupancy
system.numa_caches_upward3.tags.occ_percent::switch_cpus1.inst     0.000570                       # Average percentage of cache occupancy
system.numa_caches_upward3.tags.occ_percent::switch_cpus1.data     0.010889                       # Average percentage of cache occupancy
system.numa_caches_upward3.tags.occ_percent::switch_cpus2.inst     0.107859                       # Average percentage of cache occupancy
system.numa_caches_upward3.tags.occ_percent::switch_cpus2.data     0.123950                       # Average percentage of cache occupancy
system.numa_caches_upward3.tags.occ_percent::switch_cpus3.data     0.001895                       # Average percentage of cache occupancy
system.numa_caches_upward3.tags.occ_percent::switch_cpus5.data     0.000012                       # Average percentage of cache occupancy
system.numa_caches_upward3.tags.occ_percent::total     0.985804                       # Average percentage of cache occupancy
system.numa_caches_upward3.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward3.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_upward3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward3.tags.tag_accesses       558207                       # Number of tag accesses
system.numa_caches_upward3.tags.data_accesses       558207                       # Number of data accesses
system.numa_caches_upward3.WritebackDirty_hits::writebacks        28192                       # number of WritebackDirty hits
system.numa_caches_upward3.WritebackDirty_hits::total        28192                       # number of WritebackDirty hits
system.numa_caches_upward3.ReadExReq_hits::switch_cpus2.data            2                       # number of ReadExReq hits
system.numa_caches_upward3.ReadExReq_hits::switch_cpus3.data            1                       # number of ReadExReq hits
system.numa_caches_upward3.ReadExReq_hits::total            3                       # number of ReadExReq hits
system.numa_caches_upward3.ReadSharedReq_hits::switch_cpus2.data            4                       # number of ReadSharedReq hits
system.numa_caches_upward3.ReadSharedReq_hits::total            4                       # number of ReadSharedReq hits
system.numa_caches_upward3.demand_hits::switch_cpus2.data            6                       # number of demand (read+write) hits
system.numa_caches_upward3.demand_hits::switch_cpus3.data            1                       # number of demand (read+write) hits
system.numa_caches_upward3.demand_hits::total            7                       # number of demand (read+write) hits
system.numa_caches_upward3.overall_hits::switch_cpus2.data            6                       # number of overall hits
system.numa_caches_upward3.overall_hits::switch_cpus3.data            1                       # number of overall hits
system.numa_caches_upward3.overall_hits::total            7                       # number of overall hits
system.numa_caches_upward3.UpgradeReq_misses::switch_cpus0.data           81                       # number of UpgradeReq misses
system.numa_caches_upward3.UpgradeReq_misses::switch_cpus1.data           19                       # number of UpgradeReq misses
system.numa_caches_upward3.UpgradeReq_misses::switch_cpus2.data           21                       # number of UpgradeReq misses
system.numa_caches_upward3.UpgradeReq_misses::switch_cpus3.data            3                       # number of UpgradeReq misses
system.numa_caches_upward3.UpgradeReq_misses::switch_cpus4.data            2                       # number of UpgradeReq misses
system.numa_caches_upward3.UpgradeReq_misses::switch_cpus5.data            2                       # number of UpgradeReq misses
system.numa_caches_upward3.UpgradeReq_misses::total          128                       # number of UpgradeReq misses
system.numa_caches_upward3.SCUpgradeReq_misses::switch_cpus0.data            7                       # number of SCUpgradeReq misses
system.numa_caches_upward3.SCUpgradeReq_misses::switch_cpus1.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward3.SCUpgradeReq_misses::switch_cpus2.data            9                       # number of SCUpgradeReq misses
system.numa_caches_upward3.SCUpgradeReq_misses::switch_cpus4.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward3.SCUpgradeReq_misses::switch_cpus5.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward3.SCUpgradeReq_misses::total           19                       # number of SCUpgradeReq misses
system.numa_caches_upward3.ReadExReq_misses::switch_cpus0.data         1878                       # number of ReadExReq misses
system.numa_caches_upward3.ReadExReq_misses::switch_cpus1.data          667                       # number of ReadExReq misses
system.numa_caches_upward3.ReadExReq_misses::switch_cpus2.data         7134                       # number of ReadExReq misses
system.numa_caches_upward3.ReadExReq_misses::switch_cpus3.data          157                       # number of ReadExReq misses
system.numa_caches_upward3.ReadExReq_misses::tsunami.ide        18176                       # number of ReadExReq misses
system.numa_caches_upward3.ReadExReq_misses::total        28012                       # number of ReadExReq misses
system.numa_caches_upward3.ReadSharedReq_misses::switch_cpus0.inst          206                       # number of ReadSharedReq misses
system.numa_caches_upward3.ReadSharedReq_misses::switch_cpus0.data         1098                       # number of ReadSharedReq misses
system.numa_caches_upward3.ReadSharedReq_misses::switch_cpus1.inst           14                       # number of ReadSharedReq misses
system.numa_caches_upward3.ReadSharedReq_misses::switch_cpus1.data          316                       # number of ReadSharedReq misses
system.numa_caches_upward3.ReadSharedReq_misses::switch_cpus2.inst          942                       # number of ReadSharedReq misses
system.numa_caches_upward3.ReadSharedReq_misses::switch_cpus2.data         1003                       # number of ReadSharedReq misses
system.numa_caches_upward3.ReadSharedReq_misses::switch_cpus3.data           34                       # number of ReadSharedReq misses
system.numa_caches_upward3.ReadSharedReq_misses::switch_cpus5.data            2                       # number of ReadSharedReq misses
system.numa_caches_upward3.ReadSharedReq_misses::total         3615                       # number of ReadSharedReq misses
system.numa_caches_upward3.demand_misses::switch_cpus0.inst          206                       # number of demand (read+write) misses
system.numa_caches_upward3.demand_misses::switch_cpus0.data         2976                       # number of demand (read+write) misses
system.numa_caches_upward3.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.numa_caches_upward3.demand_misses::switch_cpus1.data          983                       # number of demand (read+write) misses
system.numa_caches_upward3.demand_misses::switch_cpus2.inst          942                       # number of demand (read+write) misses
system.numa_caches_upward3.demand_misses::switch_cpus2.data         8137                       # number of demand (read+write) misses
system.numa_caches_upward3.demand_misses::switch_cpus3.data          191                       # number of demand (read+write) misses
system.numa_caches_upward3.demand_misses::switch_cpus5.data            2                       # number of demand (read+write) misses
system.numa_caches_upward3.demand_misses::tsunami.ide        18176                       # number of demand (read+write) misses
system.numa_caches_upward3.demand_misses::total        31627                       # number of demand (read+write) misses
system.numa_caches_upward3.overall_misses::switch_cpus0.inst          206                       # number of overall misses
system.numa_caches_upward3.overall_misses::switch_cpus0.data         2976                       # number of overall misses
system.numa_caches_upward3.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.numa_caches_upward3.overall_misses::switch_cpus1.data          983                       # number of overall misses
system.numa_caches_upward3.overall_misses::switch_cpus2.inst          942                       # number of overall misses
system.numa_caches_upward3.overall_misses::switch_cpus2.data         8137                       # number of overall misses
system.numa_caches_upward3.overall_misses::switch_cpus3.data          191                       # number of overall misses
system.numa_caches_upward3.overall_misses::switch_cpus5.data            2                       # number of overall misses
system.numa_caches_upward3.overall_misses::tsunami.ide        18176                       # number of overall misses
system.numa_caches_upward3.overall_misses::total        31627                       # number of overall misses
system.numa_caches_upward3.WritebackDirty_accesses::writebacks        28192                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward3.WritebackDirty_accesses::total        28192                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward3.UpgradeReq_accesses::switch_cpus0.data           81                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward3.UpgradeReq_accesses::switch_cpus1.data           19                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward3.UpgradeReq_accesses::switch_cpus2.data           21                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward3.UpgradeReq_accesses::switch_cpus3.data            3                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward3.UpgradeReq_accesses::switch_cpus4.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward3.UpgradeReq_accesses::switch_cpus5.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward3.UpgradeReq_accesses::total          128                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward3.SCUpgradeReq_accesses::switch_cpus0.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward3.SCUpgradeReq_accesses::switch_cpus1.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward3.SCUpgradeReq_accesses::switch_cpus2.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward3.SCUpgradeReq_accesses::switch_cpus4.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward3.SCUpgradeReq_accesses::switch_cpus5.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward3.SCUpgradeReq_accesses::total           19                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward3.ReadExReq_accesses::switch_cpus0.data         1878                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward3.ReadExReq_accesses::switch_cpus1.data          667                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward3.ReadExReq_accesses::switch_cpus2.data         7136                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward3.ReadExReq_accesses::switch_cpus3.data          158                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward3.ReadExReq_accesses::tsunami.ide        18176                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward3.ReadExReq_accesses::total        28015                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward3.ReadSharedReq_accesses::switch_cpus0.inst          206                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward3.ReadSharedReq_accesses::switch_cpus0.data         1098                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward3.ReadSharedReq_accesses::switch_cpus1.inst           14                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward3.ReadSharedReq_accesses::switch_cpus1.data          316                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward3.ReadSharedReq_accesses::switch_cpus2.inst          942                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward3.ReadSharedReq_accesses::switch_cpus2.data         1007                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward3.ReadSharedReq_accesses::switch_cpus3.data           34                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward3.ReadSharedReq_accesses::switch_cpus5.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward3.ReadSharedReq_accesses::total         3619                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward3.demand_accesses::switch_cpus0.inst          206                       # number of demand (read+write) accesses
system.numa_caches_upward3.demand_accesses::switch_cpus0.data         2976                       # number of demand (read+write) accesses
system.numa_caches_upward3.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.numa_caches_upward3.demand_accesses::switch_cpus1.data          983                       # number of demand (read+write) accesses
system.numa_caches_upward3.demand_accesses::switch_cpus2.inst          942                       # number of demand (read+write) accesses
system.numa_caches_upward3.demand_accesses::switch_cpus2.data         8143                       # number of demand (read+write) accesses
system.numa_caches_upward3.demand_accesses::switch_cpus3.data          192                       # number of demand (read+write) accesses
system.numa_caches_upward3.demand_accesses::switch_cpus5.data            2                       # number of demand (read+write) accesses
system.numa_caches_upward3.demand_accesses::tsunami.ide        18176                       # number of demand (read+write) accesses
system.numa_caches_upward3.demand_accesses::total        31634                       # number of demand (read+write) accesses
system.numa_caches_upward3.overall_accesses::switch_cpus0.inst          206                       # number of overall (read+write) accesses
system.numa_caches_upward3.overall_accesses::switch_cpus0.data         2976                       # number of overall (read+write) accesses
system.numa_caches_upward3.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.numa_caches_upward3.overall_accesses::switch_cpus1.data          983                       # number of overall (read+write) accesses
system.numa_caches_upward3.overall_accesses::switch_cpus2.inst          942                       # number of overall (read+write) accesses
system.numa_caches_upward3.overall_accesses::switch_cpus2.data         8143                       # number of overall (read+write) accesses
system.numa_caches_upward3.overall_accesses::switch_cpus3.data          192                       # number of overall (read+write) accesses
system.numa_caches_upward3.overall_accesses::switch_cpus5.data            2                       # number of overall (read+write) accesses
system.numa_caches_upward3.overall_accesses::tsunami.ide        18176                       # number of overall (read+write) accesses
system.numa_caches_upward3.overall_accesses::total        31634                       # number of overall (read+write) accesses
system.numa_caches_upward3.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward3.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward3.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward3.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward3.UpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward3.UpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward3.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward3.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward3.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward3.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward3.SCUpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward3.SCUpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward3.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward3.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward3.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward3.ReadExReq_miss_rate::switch_cpus2.data     0.999720                       # miss rate for ReadExReq accesses
system.numa_caches_upward3.ReadExReq_miss_rate::switch_cpus3.data     0.993671                       # miss rate for ReadExReq accesses
system.numa_caches_upward3.ReadExReq_miss_rate::tsunami.ide            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward3.ReadExReq_miss_rate::total     0.999893                       # miss rate for ReadExReq accesses
system.numa_caches_upward3.ReadSharedReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward3.ReadSharedReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward3.ReadSharedReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward3.ReadSharedReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward3.ReadSharedReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward3.ReadSharedReq_miss_rate::switch_cpus2.data     0.996028                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward3.ReadSharedReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward3.ReadSharedReq_miss_rate::switch_cpus5.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward3.ReadSharedReq_miss_rate::total     0.998895                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward3.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.numa_caches_upward3.demand_miss_rate::switch_cpus0.data            1                       # miss rate for demand accesses
system.numa_caches_upward3.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.numa_caches_upward3.demand_miss_rate::switch_cpus1.data            1                       # miss rate for demand accesses
system.numa_caches_upward3.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.numa_caches_upward3.demand_miss_rate::switch_cpus2.data     0.999263                       # miss rate for demand accesses
system.numa_caches_upward3.demand_miss_rate::switch_cpus3.data     0.994792                       # miss rate for demand accesses
system.numa_caches_upward3.demand_miss_rate::switch_cpus5.data            1                       # miss rate for demand accesses
system.numa_caches_upward3.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.numa_caches_upward3.demand_miss_rate::total     0.999779                       # miss rate for demand accesses
system.numa_caches_upward3.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.numa_caches_upward3.overall_miss_rate::switch_cpus0.data            1                       # miss rate for overall accesses
system.numa_caches_upward3.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.numa_caches_upward3.overall_miss_rate::switch_cpus1.data            1                       # miss rate for overall accesses
system.numa_caches_upward3.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.numa_caches_upward3.overall_miss_rate::switch_cpus2.data     0.999263                       # miss rate for overall accesses
system.numa_caches_upward3.overall_miss_rate::switch_cpus3.data     0.994792                       # miss rate for overall accesses
system.numa_caches_upward3.overall_miss_rate::switch_cpus5.data            1                       # miss rate for overall accesses
system.numa_caches_upward3.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.numa_caches_upward3.overall_miss_rate::total     0.999779                       # miss rate for overall accesses
system.numa_caches_upward3.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward3.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward3.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward3.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward3.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward3.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward3.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward3.writebacks::writebacks        28177                       # number of writebacks
system.numa_caches_upward3.writebacks::total        28177                       # number of writebacks
system.numa_caches_upward3.no_allocate_misses            0                       # Number of misses that were no-allocate
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits               63769                       # DTB read hits
system.switch_cpus0.dtb.read_misses               129                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses           18319                       # DTB read accesses
system.switch_cpus0.dtb.write_hits              45573                       # DTB write hits
system.switch_cpus0.dtb.write_misses               18                       # DTB write misses
system.switch_cpus0.dtb.write_acv                  10                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses          10411                       # DTB write accesses
system.switch_cpus0.dtb.data_hits              109342                       # DTB hits
system.switch_cpus0.dtb.data_misses               147                       # DTB misses
system.switch_cpus0.dtb.data_acv                   10                       # DTB access violations
system.switch_cpus0.dtb.data_accesses           28730                       # DTB accesses
system.switch_cpus0.itb.fetch_hits              97914                       # ITB hits
system.switch_cpus0.itb.fetch_misses              121                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses          98035                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                 1580053                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts             311367                       # Number of instructions committed
system.switch_cpus0.committedOps               311367                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses       300378                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses           342                       # Number of float alu accesses
system.switch_cpus0.num_func_calls              14363                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts        29317                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts              300378                       # number of integer instructions
system.switch_cpus0.num_fp_insts                  342                       # number of float instructions
system.switch_cpus0.num_int_register_reads       402869                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes       219655                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads          178                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs               109816                       # number of memory refs
system.switch_cpus0.num_load_insts              64170                       # Number of load instructions
system.switch_cpus0.num_store_insts             45646                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      1268410.406688                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      311642.593312                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.197236                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.802764                       # Percentage of idle cycles
system.switch_cpus0.Branches                    46559                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass         4278      1.37%      1.37% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu           187708     60.25%     61.63% # Class of executed instruction
system.switch_cpus0.op_class::IntMult             232      0.07%     61.70% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     61.70% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd             45      0.01%     61.72% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     61.72% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     61.72% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     61.72% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              3      0.00%     61.72% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     61.72% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     61.72% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     61.72% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     61.72% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     61.72% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     61.72% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     61.72% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     61.72% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     61.72% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     61.72% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     61.72% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     61.72% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     61.72% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     61.72% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     61.72% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     61.72% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     61.72% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     61.72% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     61.72% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     61.72% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     61.72% # Class of executed instruction
system.switch_cpus0.op_class::MemRead           66738     21.42%     83.14% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite          45929     14.74%     97.88% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess          6591      2.12%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total            311524                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits               26513                       # DTB read hits
system.switch_cpus1.dtb.read_misses               325                       # DTB read misses
system.switch_cpus1.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses            1841                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              16173                       # DTB write hits
system.switch_cpus1.dtb.write_misses               34                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   8                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses            894                       # DTB write accesses
system.switch_cpus1.dtb.data_hits               42686                       # DTB hits
system.switch_cpus1.dtb.data_misses               359                       # DTB misses
system.switch_cpus1.dtb.data_acv                   20                       # DTB access violations
system.switch_cpus1.dtb.data_accesses            2735                       # DTB accesses
system.switch_cpus1.itb.fetch_hits              23514                       # ITB hits
system.switch_cpus1.itb.fetch_misses              124                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses          23638                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                 1793538                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts             150499                       # Number of instructions committed
system.switch_cpus1.committedOps               150499                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses       144959                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses           239                       # Number of float alu accesses
system.switch_cpus1.num_func_calls               3172                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts        18059                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts              144959                       # number of integer instructions
system.switch_cpus1.num_fp_insts                  239                       # number of float instructions
system.switch_cpus1.num_int_register_reads       192476                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes       109310                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads          120                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          121                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs                43768                       # number of memory refs
system.switch_cpus1.num_load_insts              27382                       # Number of load instructions
system.switch_cpus1.num_store_insts             16386                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      1622140.219230                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      171397.780770                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.095564                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.904436                       # Percentage of idle cycles
system.switch_cpus1.Branches                    22426                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass         2790      1.85%      1.85% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu            96481     63.95%     65.80% # Class of executed instruction
system.switch_cpus1.op_class::IntMult             209      0.14%     65.93% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     65.93% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd             32      0.02%     65.96% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     65.96% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     65.96% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     65.96% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              3      0.00%     65.96% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     65.96% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     65.96% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     65.96% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     65.96% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     65.96% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     65.96% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     65.96% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     65.96% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     65.96% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     65.96% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     65.96% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     65.96% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     65.96% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     65.96% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     65.96% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     65.96% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     65.96% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     65.96% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     65.96% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     65.96% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     65.96% # Class of executed instruction
system.switch_cpus1.op_class::MemRead           28464     18.87%     84.82% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite          16408     10.88%     95.70% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess          6491      4.30%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            150878                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits              193047                       # DTB read hits
system.switch_cpus2.dtb.read_misses               445                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses           18389                       # DTB read accesses
system.switch_cpus2.dtb.write_hits             157639                       # DTB write hits
system.switch_cpus2.dtb.write_misses              168                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses          11826                       # DTB write accesses
system.switch_cpus2.dtb.data_hits              350686                       # DTB hits
system.switch_cpus2.dtb.data_misses               613                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses           30215                       # DTB accesses
system.switch_cpus2.itb.fetch_hits             143269                       # ITB hits
system.switch_cpus2.itb.fetch_misses              369                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses         143638                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles                 1991912                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts            1060294                       # Number of instructions committed
system.switch_cpus2.committedOps              1060294                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses      1017800                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses          2857                       # Number of float alu accesses
system.switch_cpus2.num_func_calls              35609                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts       105734                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts             1017800                       # number of integer instructions
system.switch_cpus2.num_fp_insts                 2857                       # number of float instructions
system.switch_cpus2.num_int_register_reads      1407184                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes       738128                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads         1254                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes         1278                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs               352873                       # number of memory refs
system.switch_cpus2.num_load_insts             194720                       # Number of load instructions
system.switch_cpus2.num_store_insts            158153                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      654065.988422                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      1337846.011578                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.671639                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.328361                       # Percentage of idle cycles
system.switch_cpus2.Branches                   152404                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass        19992      1.88%      1.88% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu           656408     61.87%     63.76% # Class of executed instruction
system.switch_cpus2.op_class::IntMult            2317      0.22%     63.98% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     63.98% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd            450      0.04%     64.02% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     64.02% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt             11      0.00%     64.02% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             2      0.00%     64.02% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              3      0.00%     64.02% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     64.02% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     64.02% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     64.02% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     64.02% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     64.02% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     64.02% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     64.02% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     64.02% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     64.02% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     64.02% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     64.02% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     64.02% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     64.02% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     64.02% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     64.02% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     64.02% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     64.02% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     64.02% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     64.02% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     64.02% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     64.02% # Class of executed instruction
system.switch_cpus2.op_class::MemRead          202177     19.06%     83.08% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite         158579     14.95%     98.02% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess         20968      1.98%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total           1060907                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits                3893                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 3                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses              19                       # DTB read accesses
system.switch_cpus3.dtb.write_hits               3483                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.data_hits                7376                       # DTB hits
system.switch_cpus3.dtb.data_misses                 3                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses              19                       # DTB accesses
system.switch_cpus3.itb.fetch_hits               1039                       # ITB hits
system.switch_cpus3.itb.fetch_misses                0                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses           1039                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles                 1793363                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts              21025                       # Number of instructions committed
system.switch_cpus3.committedOps                21025                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses        20349                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses           141                       # Number of float alu accesses
system.switch_cpus3.num_func_calls                914                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts         1989                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts               20349                       # number of integer instructions
system.switch_cpus3.num_fp_insts                  141                       # number of float instructions
system.switch_cpus3.num_int_register_reads        28200                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes        14454                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads           66                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes           68                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs                 7408                       # number of memory refs
system.switch_cpus3.num_load_insts               3913                       # Number of load instructions
system.switch_cpus3.num_store_insts              3495                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      1769502.946876                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      23860.053124                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.013305                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.986695                       # Percentage of idle cycles
system.switch_cpus3.Branches                     3160                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass          218      1.04%      1.04% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu            12857     61.14%     62.18% # Class of executed instruction
system.switch_cpus3.op_class::IntMult              48      0.23%     62.41% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     62.41% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd             11      0.05%     62.46% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     62.46% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     62.46% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     62.46% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     62.46% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     62.46% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     62.46% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     62.46% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     62.46% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     62.46% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     62.46% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     62.46% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     62.46% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     62.46% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus3.op_class::MemRead            4016     19.10%     81.56% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite           3499     16.64%     98.20% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess           379      1.80%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total             21028                       # Class of executed instruction
system.switch_cpus4.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus4.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus4.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus4.dtb.read_hits                 420                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_hits                245                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.data_hits                 665                       # DTB hits
system.switch_cpus4.dtb.data_misses                 0                       # DTB misses
system.switch_cpus4.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus4.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus4.itb.fetch_hits                301                       # ITB hits
system.switch_cpus4.itb.fetch_misses                0                       # ITB misses
system.switch_cpus4.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.itb.fetch_accesses            301                       # ITB accesses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.data_hits                   0                       # DTB hits
system.switch_cpus4.itb.data_misses                 0                       # DTB misses
system.switch_cpus4.itb.data_acv                    0                       # DTB access violations
system.switch_cpus4.itb.data_accesses               0                       # DTB accesses
system.switch_cpus4.numCycles                 1793281                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus4.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus4.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus4.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_good::kernel            0                      
system.switch_cpus4.kern.mode_good::user            0                      
system.switch_cpus4.kern.mode_good::idle            0                      
system.switch_cpus4.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus4.committedInsts               1894                       # Number of instructions committed
system.switch_cpus4.committedOps                 1894                       # Number of ops (including micro ops) committed
system.switch_cpus4.num_int_alu_accesses         1807                       # Number of integer alu accesses
system.switch_cpus4.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus4.num_func_calls                 78                       # number of times a function call or return occured
system.switch_cpus4.num_conditional_control_insts          136                       # number of instructions that are conditional controls
system.switch_cpus4.num_int_insts                1807                       # number of integer instructions
system.switch_cpus4.num_fp_insts                    0                       # number of float instructions
system.switch_cpus4.num_int_register_reads         2427                       # number of times the integer registers were read
system.switch_cpus4.num_int_register_writes         1411                       # number of times the integer registers were written
system.switch_cpus4.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus4.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus4.num_mem_refs                  667                       # number of memory refs
system.switch_cpus4.num_load_insts                420                       # Number of load instructions
system.switch_cpus4.num_store_insts               247                       # Number of store instructions
system.switch_cpus4.num_idle_cycles      1791133.670708                       # Number of idle cycles
system.switch_cpus4.num_busy_cycles       2147.329292                       # Number of busy cycles
system.switch_cpus4.not_idle_fraction        0.001197                       # Percentage of non-idle cycles
system.switch_cpus4.idle_fraction            0.998803                       # Percentage of idle cycles
system.switch_cpus4.Branches                      252                       # Number of branches fetched
system.switch_cpus4.op_class::No_OpClass            9      0.48%      0.48% # Class of executed instruction
system.switch_cpus4.op_class::IntAlu             1102     58.18%     58.66% # Class of executed instruction
system.switch_cpus4.op_class::IntMult               5      0.26%     58.92% # Class of executed instruction
system.switch_cpus4.op_class::IntDiv                0      0.00%     58.92% # Class of executed instruction
system.switch_cpus4.op_class::FloatAdd              0      0.00%     58.92% # Class of executed instruction
system.switch_cpus4.op_class::FloatCmp              0      0.00%     58.92% # Class of executed instruction
system.switch_cpus4.op_class::FloatCvt              0      0.00%     58.92% # Class of executed instruction
system.switch_cpus4.op_class::FloatMult             0      0.00%     58.92% # Class of executed instruction
system.switch_cpus4.op_class::FloatDiv              0      0.00%     58.92% # Class of executed instruction
system.switch_cpus4.op_class::FloatSqrt             0      0.00%     58.92% # Class of executed instruction
system.switch_cpus4.op_class::SimdAdd               0      0.00%     58.92% # Class of executed instruction
system.switch_cpus4.op_class::SimdAddAcc            0      0.00%     58.92% # Class of executed instruction
system.switch_cpus4.op_class::SimdAlu               0      0.00%     58.92% # Class of executed instruction
system.switch_cpus4.op_class::SimdCmp               0      0.00%     58.92% # Class of executed instruction
system.switch_cpus4.op_class::SimdCvt               0      0.00%     58.92% # Class of executed instruction
system.switch_cpus4.op_class::SimdMisc              0      0.00%     58.92% # Class of executed instruction
system.switch_cpus4.op_class::SimdMult              0      0.00%     58.92% # Class of executed instruction
system.switch_cpus4.op_class::SimdMultAcc            0      0.00%     58.92% # Class of executed instruction
system.switch_cpus4.op_class::SimdShift             0      0.00%     58.92% # Class of executed instruction
system.switch_cpus4.op_class::SimdShiftAcc            0      0.00%     58.92% # Class of executed instruction
system.switch_cpus4.op_class::SimdSqrt              0      0.00%     58.92% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAdd            0      0.00%     58.92% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAlu            0      0.00%     58.92% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCmp            0      0.00%     58.92% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCvt            0      0.00%     58.92% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatDiv            0      0.00%     58.92% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMisc            0      0.00%     58.92% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMult            0      0.00%     58.92% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMultAcc            0      0.00%     58.92% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatSqrt            0      0.00%     58.92% # Class of executed instruction
system.switch_cpus4.op_class::MemRead             437     23.07%     82.00% # Class of executed instruction
system.switch_cpus4.op_class::MemWrite            247     13.04%     95.04% # Class of executed instruction
system.switch_cpus4.op_class::IprAccess            94      4.96%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::total              1894                       # Class of executed instruction
system.switch_cpus5.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus5.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus5.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus5.dtb.read_hits                 456                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_hits                272                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.data_hits                 728                       # DTB hits
system.switch_cpus5.dtb.data_misses                 0                       # DTB misses
system.switch_cpus5.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus5.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus5.itb.fetch_hits                355                       # ITB hits
system.switch_cpus5.itb.fetch_misses                0                       # ITB misses
system.switch_cpus5.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.itb.fetch_accesses            355                       # ITB accesses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.data_hits                   0                       # DTB hits
system.switch_cpus5.itb.data_misses                 0                       # DTB misses
system.switch_cpus5.itb.data_acv                    0                       # DTB access violations
system.switch_cpus5.itb.data_accesses               0                       # DTB accesses
system.switch_cpus5.numCycles                 1793394                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus5.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus5.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus5.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_good::kernel            0                      
system.switch_cpus5.kern.mode_good::user            0                      
system.switch_cpus5.kern.mode_good::idle            0                      
system.switch_cpus5.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus5.committedInsts               2092                       # Number of instructions committed
system.switch_cpus5.committedOps                 2092                       # Number of ops (including micro ops) committed
system.switch_cpus5.num_int_alu_accesses         1988                       # Number of integer alu accesses
system.switch_cpus5.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus5.num_func_calls                 84                       # number of times a function call or return occured
system.switch_cpus5.num_conditional_control_insts          146                       # number of instructions that are conditional controls
system.switch_cpus5.num_int_insts                1988                       # number of integer instructions
system.switch_cpus5.num_fp_insts                    0                       # number of float instructions
system.switch_cpus5.num_int_register_reads         2681                       # number of times the integer registers were read
system.switch_cpus5.num_int_register_writes         1558                       # number of times the integer registers were written
system.switch_cpus5.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus5.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus5.num_mem_refs                  730                       # number of memory refs
system.switch_cpus5.num_load_insts                456                       # Number of load instructions
system.switch_cpus5.num_store_insts               274                       # Number of store instructions
system.switch_cpus5.num_idle_cycles      1791021.800731                       # Number of idle cycles
system.switch_cpus5.num_busy_cycles       2372.199269                       # Number of busy cycles
system.switch_cpus5.not_idle_fraction        0.001323                       # Percentage of non-idle cycles
system.switch_cpus5.idle_fraction            0.998677                       # Percentage of idle cycles
system.switch_cpus5.Branches                      276                       # Number of branches fetched
system.switch_cpus5.op_class::No_OpClass            9      0.43%      0.43% # Class of executed instruction
system.switch_cpus5.op_class::IntAlu             1210     57.84%     58.27% # Class of executed instruction
system.switch_cpus5.op_class::IntMult               5      0.24%     58.51% # Class of executed instruction
system.switch_cpus5.op_class::IntDiv                0      0.00%     58.51% # Class of executed instruction
system.switch_cpus5.op_class::FloatAdd              0      0.00%     58.51% # Class of executed instruction
system.switch_cpus5.op_class::FloatCmp              0      0.00%     58.51% # Class of executed instruction
system.switch_cpus5.op_class::FloatCvt              0      0.00%     58.51% # Class of executed instruction
system.switch_cpus5.op_class::FloatMult             0      0.00%     58.51% # Class of executed instruction
system.switch_cpus5.op_class::FloatDiv              0      0.00%     58.51% # Class of executed instruction
system.switch_cpus5.op_class::FloatSqrt             0      0.00%     58.51% # Class of executed instruction
system.switch_cpus5.op_class::SimdAdd               0      0.00%     58.51% # Class of executed instruction
system.switch_cpus5.op_class::SimdAddAcc            0      0.00%     58.51% # Class of executed instruction
system.switch_cpus5.op_class::SimdAlu               0      0.00%     58.51% # Class of executed instruction
system.switch_cpus5.op_class::SimdCmp               0      0.00%     58.51% # Class of executed instruction
system.switch_cpus5.op_class::SimdCvt               0      0.00%     58.51% # Class of executed instruction
system.switch_cpus5.op_class::SimdMisc              0      0.00%     58.51% # Class of executed instruction
system.switch_cpus5.op_class::SimdMult              0      0.00%     58.51% # Class of executed instruction
system.switch_cpus5.op_class::SimdMultAcc            0      0.00%     58.51% # Class of executed instruction
system.switch_cpus5.op_class::SimdShift             0      0.00%     58.51% # Class of executed instruction
system.switch_cpus5.op_class::SimdShiftAcc            0      0.00%     58.51% # Class of executed instruction
system.switch_cpus5.op_class::SimdSqrt              0      0.00%     58.51% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAdd            0      0.00%     58.51% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAlu            0      0.00%     58.51% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCmp            0      0.00%     58.51% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCvt            0      0.00%     58.51% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatDiv            0      0.00%     58.51% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMisc            0      0.00%     58.51% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMult            0      0.00%     58.51% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMultAcc            0      0.00%     58.51% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatSqrt            0      0.00%     58.51% # Class of executed instruction
system.switch_cpus5.op_class::MemRead             476     22.75%     81.26% # Class of executed instruction
system.switch_cpus5.op_class::MemWrite            274     13.10%     94.36% # Class of executed instruction
system.switch_cpus5.op_class::IprAccess           118      5.64%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::total              2092                       # Class of executed instruction
system.switch_cpus6.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus6.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus6.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus6.dtb.read_hits                 480                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_hits                283                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.data_hits                 763                       # DTB hits
system.switch_cpus6.dtb.data_misses                 0                       # DTB misses
system.switch_cpus6.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus6.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus6.itb.fetch_hits                373                       # ITB hits
system.switch_cpus6.itb.fetch_misses                0                       # ITB misses
system.switch_cpus6.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.itb.fetch_accesses            373                       # ITB accesses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.data_hits                   0                       # DTB hits
system.switch_cpus6.itb.data_misses                 0                       # DTB misses
system.switch_cpus6.itb.data_acv                    0                       # DTB access violations
system.switch_cpus6.itb.data_accesses               0                       # DTB accesses
system.switch_cpus6.numCycles                 1793402                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus6.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus6.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus6.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_good::kernel            0                      
system.switch_cpus6.kern.mode_good::user            0                      
system.switch_cpus6.kern.mode_good::idle            0                      
system.switch_cpus6.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus6.committedInsts               2185                       # Number of instructions committed
system.switch_cpus6.committedOps                 2185                       # Number of ops (including micro ops) committed
system.switch_cpus6.num_int_alu_accesses         2076                       # Number of integer alu accesses
system.switch_cpus6.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus6.num_func_calls                 88                       # number of times a function call or return occured
system.switch_cpus6.num_conditional_control_insts          155                       # number of instructions that are conditional controls
system.switch_cpus6.num_int_insts                2076                       # number of integer instructions
system.switch_cpus6.num_fp_insts                    0                       # number of float instructions
system.switch_cpus6.num_int_register_reads         2801                       # number of times the integer registers were read
system.switch_cpus6.num_int_register_writes         1626                       # number of times the integer registers were written
system.switch_cpus6.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus6.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus6.num_mem_refs                  765                       # number of memory refs
system.switch_cpus6.num_load_insts                480                       # Number of load instructions
system.switch_cpus6.num_store_insts               285                       # Number of store instructions
system.switch_cpus6.num_idle_cycles      1790924.232486                       # Number of idle cycles
system.switch_cpus6.num_busy_cycles       2477.767514                       # Number of busy cycles
system.switch_cpus6.not_idle_fraction        0.001382                       # Percentage of non-idle cycles
system.switch_cpus6.idle_fraction            0.998618                       # Percentage of idle cycles
system.switch_cpus6.Branches                      292                       # Number of branches fetched
system.switch_cpus6.op_class::No_OpClass            9      0.41%      0.41% # Class of executed instruction
system.switch_cpus6.op_class::IntAlu             1260     57.67%     58.08% # Class of executed instruction
system.switch_cpus6.op_class::IntMult               5      0.23%     58.31% # Class of executed instruction
system.switch_cpus6.op_class::IntDiv                0      0.00%     58.31% # Class of executed instruction
system.switch_cpus6.op_class::FloatAdd              0      0.00%     58.31% # Class of executed instruction
system.switch_cpus6.op_class::FloatCmp              0      0.00%     58.31% # Class of executed instruction
system.switch_cpus6.op_class::FloatCvt              0      0.00%     58.31% # Class of executed instruction
system.switch_cpus6.op_class::FloatMult             0      0.00%     58.31% # Class of executed instruction
system.switch_cpus6.op_class::FloatDiv              0      0.00%     58.31% # Class of executed instruction
system.switch_cpus6.op_class::FloatSqrt             0      0.00%     58.31% # Class of executed instruction
system.switch_cpus6.op_class::SimdAdd               0      0.00%     58.31% # Class of executed instruction
system.switch_cpus6.op_class::SimdAddAcc            0      0.00%     58.31% # Class of executed instruction
system.switch_cpus6.op_class::SimdAlu               0      0.00%     58.31% # Class of executed instruction
system.switch_cpus6.op_class::SimdCmp               0      0.00%     58.31% # Class of executed instruction
system.switch_cpus6.op_class::SimdCvt               0      0.00%     58.31% # Class of executed instruction
system.switch_cpus6.op_class::SimdMisc              0      0.00%     58.31% # Class of executed instruction
system.switch_cpus6.op_class::SimdMult              0      0.00%     58.31% # Class of executed instruction
system.switch_cpus6.op_class::SimdMultAcc            0      0.00%     58.31% # Class of executed instruction
system.switch_cpus6.op_class::SimdShift             0      0.00%     58.31% # Class of executed instruction
system.switch_cpus6.op_class::SimdShiftAcc            0      0.00%     58.31% # Class of executed instruction
system.switch_cpus6.op_class::SimdSqrt              0      0.00%     58.31% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAdd            0      0.00%     58.31% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAlu            0      0.00%     58.31% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCmp            0      0.00%     58.31% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCvt            0      0.00%     58.31% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatDiv            0      0.00%     58.31% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMisc            0      0.00%     58.31% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMult            0      0.00%     58.31% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMultAcc            0      0.00%     58.31% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatSqrt            0      0.00%     58.31% # Class of executed instruction
system.switch_cpus6.op_class::MemRead             500     22.88%     81.19% # Class of executed instruction
system.switch_cpus6.op_class::MemWrite            285     13.04%     94.23% # Class of executed instruction
system.switch_cpus6.op_class::IprAccess           126      5.77%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::total              2185                       # Class of executed instruction
system.switch_cpus7.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus7.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus7.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus7.dtb.read_hits                 435                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_hits                258                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.data_hits                 693                       # DTB hits
system.switch_cpus7.dtb.data_misses                 0                       # DTB misses
system.switch_cpus7.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus7.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus7.itb.fetch_hits                319                       # ITB hits
system.switch_cpus7.itb.fetch_misses                0                       # ITB misses
system.switch_cpus7.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.itb.fetch_accesses            319                       # ITB accesses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.data_hits                   0                       # DTB hits
system.switch_cpus7.itb.data_misses                 0                       # DTB misses
system.switch_cpus7.itb.data_acv                    0                       # DTB access violations
system.switch_cpus7.itb.data_accesses               0                       # DTB accesses
system.switch_cpus7.numCycles                 1792847                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus7.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus7.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus7.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_good::kernel            0                      
system.switch_cpus7.kern.mode_good::user            0                      
system.switch_cpus7.kern.mode_good::idle            0                      
system.switch_cpus7.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus7.committedInsts               1984                       # Number of instructions committed
system.switch_cpus7.committedOps                 1984                       # Number of ops (including micro ops) committed
system.switch_cpus7.num_int_alu_accesses         1889                       # Number of integer alu accesses
system.switch_cpus7.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus7.num_func_calls                 82                       # number of times a function call or return occured
system.switch_cpus7.num_conditional_control_insts          141                       # number of instructions that are conditional controls
system.switch_cpus7.num_int_insts                1889                       # number of integer instructions
system.switch_cpus7.num_fp_insts                    0                       # number of float instructions
system.switch_cpus7.num_int_register_reads         2538                       # number of times the integer registers were read
system.switch_cpus7.num_int_register_writes         1476                       # number of times the integer registers were written
system.switch_cpus7.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus7.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus7.num_mem_refs                  695                       # number of memory refs
system.switch_cpus7.num_load_insts                435                       # Number of load instructions
system.switch_cpus7.num_store_insts               260                       # Number of store instructions
system.switch_cpus7.num_idle_cycles      1790598.069428                       # Number of idle cycles
system.switch_cpus7.num_busy_cycles       2248.930572                       # Number of busy cycles
system.switch_cpus7.not_idle_fraction        0.001254                       # Percentage of non-idle cycles
system.switch_cpus7.idle_fraction            0.998746                       # Percentage of idle cycles
system.switch_cpus7.Branches                      264                       # Number of branches fetched
system.switch_cpus7.op_class::No_OpClass            9      0.45%      0.45% # Class of executed instruction
system.switch_cpus7.op_class::IntAlu             1153     58.11%     58.57% # Class of executed instruction
system.switch_cpus7.op_class::IntMult               5      0.25%     58.82% # Class of executed instruction
system.switch_cpus7.op_class::IntDiv                0      0.00%     58.82% # Class of executed instruction
system.switch_cpus7.op_class::FloatAdd              0      0.00%     58.82% # Class of executed instruction
system.switch_cpus7.op_class::FloatCmp              0      0.00%     58.82% # Class of executed instruction
system.switch_cpus7.op_class::FloatCvt              0      0.00%     58.82% # Class of executed instruction
system.switch_cpus7.op_class::FloatMult             0      0.00%     58.82% # Class of executed instruction
system.switch_cpus7.op_class::FloatDiv              0      0.00%     58.82% # Class of executed instruction
system.switch_cpus7.op_class::FloatSqrt             0      0.00%     58.82% # Class of executed instruction
system.switch_cpus7.op_class::SimdAdd               0      0.00%     58.82% # Class of executed instruction
system.switch_cpus7.op_class::SimdAddAcc            0      0.00%     58.82% # Class of executed instruction
system.switch_cpus7.op_class::SimdAlu               0      0.00%     58.82% # Class of executed instruction
system.switch_cpus7.op_class::SimdCmp               0      0.00%     58.82% # Class of executed instruction
system.switch_cpus7.op_class::SimdCvt               0      0.00%     58.82% # Class of executed instruction
system.switch_cpus7.op_class::SimdMisc              0      0.00%     58.82% # Class of executed instruction
system.switch_cpus7.op_class::SimdMult              0      0.00%     58.82% # Class of executed instruction
system.switch_cpus7.op_class::SimdMultAcc            0      0.00%     58.82% # Class of executed instruction
system.switch_cpus7.op_class::SimdShift             0      0.00%     58.82% # Class of executed instruction
system.switch_cpus7.op_class::SimdShiftAcc            0      0.00%     58.82% # Class of executed instruction
system.switch_cpus7.op_class::SimdSqrt              0      0.00%     58.82% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAdd            0      0.00%     58.82% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAlu            0      0.00%     58.82% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCmp            0      0.00%     58.82% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCvt            0      0.00%     58.82% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatDiv            0      0.00%     58.82% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMisc            0      0.00%     58.82% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMult            0      0.00%     58.82% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMultAcc            0      0.00%     58.82% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatSqrt            0      0.00%     58.82% # Class of executed instruction
system.switch_cpus7.op_class::MemRead             454     22.88%     81.70% # Class of executed instruction
system.switch_cpus7.op_class::MemWrite            261     13.16%     94.86% # Class of executed instruction
system.switch_cpus7.op_class::IprAccess           102      5.14%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::total              1984                       # Class of executed instruction
system.system_bus.trans_dist::ReadReq             182                       # Transaction distribution
system.system_bus.trans_dist::ReadResp           9122                       # Transaction distribution
system.system_bus.trans_dist::WriteReq            321                       # Transaction distribution
system.system_bus.trans_dist::WriteResp           321                       # Transaction distribution
system.system_bus.trans_dist::WritebackDirty        28784                       # Transaction distribution
system.system_bus.trans_dist::CleanEvict         5152                       # Transaction distribution
system.system_bus.trans_dist::UpgradeReq          364                       # Transaction distribution
system.system_bus.trans_dist::SCUpgradeReq          160                       # Transaction distribution
system.system_bus.trans_dist::UpgradeResp          408                       # Transaction distribution
system.system_bus.trans_dist::ReadExReq         28290                       # Transaction distribution
system.system_bus.trans_dist::ReadExResp        28250                       # Transaction distribution
system.system_bus.trans_dist::ReadSharedReq         8940                       # Transaction distribution
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::system.numa_caches_upward3.cpu_side        69500                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::total        69500                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side        14961                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward3.cpu_side        25600                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::total        40561                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward2.mem_side::system.numa_caches_upward0.cpu_side           60                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward2.mem_side::system.numa_caches_upward3.cpu_side           28                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward2.mem_side::total           88                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward3.mem_side::system.numa_caches_upward0.cpu_side          145                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward3.mem_side::total          145                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count::total             110294                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::system.numa_caches_upward3.cpu_side      2946560                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::total      2946560                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side       369348                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward3.cpu_side       902528                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::total      1271876                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward2.mem_side::system.numa_caches_upward0.cpu_side         1056                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward2.mem_side::system.numa_caches_upward3.cpu_side          448                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward2.mem_side::total         1504                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward3.mem_side::system.numa_caches_upward0.cpu_side         3552                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward3.mem_side::total         3552                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size::total             4223492                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.snoops                        46099                       # Total snoops (count)
system.system_bus.snoop_fanout::samples        120372                       # Request fanout histogram
system.system_bus.snoop_fanout::mean         3.380919                       # Request fanout histogram
system.system_bus.snoop_fanout::stdev        0.485615                       # Request fanout histogram
system.system_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::0                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::1                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::2                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::3               74520     61.91%     61.91% # Request fanout histogram
system.system_bus.snoop_fanout::4               45852     38.09%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::min_value            3                       # Request fanout histogram
system.system_bus.snoop_fanout::max_value            4                       # Request fanout histogram
system.system_bus.snoop_fanout::total          120372                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------
