INTSTYLE=ise
INFILE=D:\DOC\NH_2024_2025_HK_01\ICSL316764\SHIFT_REGISTER_8BIT\SHIFT_REG_8BIT_FPGA.ncd
OUTFILE=D:\DOC\NH_2024_2025_HK_01\ICSL316764\SHIFT_REGISTER_8BIT\SHIFT_REG_8BIT_FPGA.bit
FAMILY=Spartan3E
PART=xc3s500e-4fg320
WORKINGDIR=D:\DOC\NH_2024_2025_HK_01\ICSL316764\SHIFT_REGISTER_8BIT
LICENSE=WebPack
USER_INFO=212985438_0_0_172
