

================================================================
== Vitis HLS Report for 'writeOutcome'
================================================================
* Date:           Sun Oct  2 18:57:47 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        detector_solid
* Solution:       solution2 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  18.00 ns|  5.576 ns|     4.86 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       15|       15|  0.270 us|  0.270 us|   15|   15|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        8|        8|         1|          -|          -|     8|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%loop_index3 = alloca i32 1"   --->   Operation 9 'alloca' 'loop_index3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read_1 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read7"   --->   Operation 10 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read_2 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read6"   --->   Operation 11 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read_3 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read5"   --->   Operation 12 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read_4 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read4"   --->   Operation 13 'read' 'p_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read_5 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read3"   --->   Operation 14 'read' 'p_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read_6 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read2"   --->   Operation 15 'read' 'p_read_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read_7 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read1"   --->   Operation 16 'read' 'p_read_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read72 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read"   --->   Operation 17 'read' 'p_read72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%error_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %error"   --->   Operation 18 'read' 'error_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%uniId_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %uniId"   --->   Operation 19 'read' 'uniId_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%taskId_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %taskId"   --->   Operation 20 'read' 'taskId_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%checkId_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %checkId"   --->   Operation 21 'read' 'checkId_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%errorInTask1_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %errorInTask1"   --->   Operation 22 'read' 'errorInTask1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%errorInTask1_cast = zext i4 %errorInTask1_read"   --->   Operation 23 'zext' 'errorInTask1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %errorInTask, i64 666, i64 207, i64 1"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i288 %outcomeInRam, i64 666, i64 207, i64 1"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %errorInTask, void @empty_24, i32 0, i32 0, void @empty_5, i32 1, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %outcomeInRam, void @empty_24, i32 0, i32 0, void @empty_5, i32 1, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %toScheduler, void @empty_22, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i288 %outcomeInRam"   --->   Operation 29 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (2.32ns)   --->   "%outcome_AOV = alloca i64 1" [detector_solid/abs_solid_detector.cpp:504]   --->   Operation 30 'alloca' 'outcome_AOV' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln507 = store i4 0, i4 %loop_index3" [detector_solid/abs_solid_detector.cpp:507]   --->   Operation 31 'store' 'store_ln507' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln507 = br void %load-store-loop2" [detector_solid/abs_solid_detector.cpp:507]   --->   Operation 32 'br' 'br_ln507' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.62>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%loop_index3_load = load i4 %loop_index3"   --->   Operation 33 'load' 'loop_index3_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%loop_index3_cast = zext i4 %loop_index3_load"   --->   Operation 34 'zext' 'loop_index3_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.30ns)   --->   "%exitcond4 = icmp_eq  i4 %loop_index3_load, i4 8"   --->   Operation 35 'icmp' 'exitcond4' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 36 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.73ns)   --->   "%empty = add i4 %loop_index3_load, i4 1"   --->   Operation 37 'add' 'empty' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond4, void %load-store-loop2.split, void %memcpy-split1"   --->   Operation 38 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (2.30ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.8float.i4, i32 %p_read72, i32 %p_read_7, i32 %p_read_6, i32 %p_read_5, i32 %p_read_4, i32 %p_read_3, i32 %p_read_2, i32 %p_read_1, i4 %loop_index3_load"   --->   Operation 39 'mux' 'tmp' <Predicate = (!exitcond4)> <Delay = 2.30> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%outcome_AOV_addr_8 = getelementptr i32 %outcome_AOV, i64 0, i64 %loop_index3_cast"   --->   Operation 40 'getelementptr' 'outcome_AOV_addr_8' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (2.32ns)   --->   "%store_ln0 = store i32 %tmp, i3 %outcome_AOV_addr_8"   --->   Operation 41 'store' 'store_ln0' <Predicate = (!exitcond4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 %empty, i4 %loop_index3"   --->   Operation 42 'store' 'store_ln0' <Predicate = (!exitcond4)> <Delay = 1.58>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop2"   --->   Operation 43 'br' 'br_ln0' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%outcome_AOV_addr = getelementptr i32 %outcome_AOV, i64 0, i64 0"   --->   Operation 44 'getelementptr' 'outcome_AOV_addr' <Predicate = (exitcond4)> <Delay = 0.00>
ST_2 : Operation 45 [2/2] (2.32ns)   --->   "%outcome_AOV_load = load i3 %outcome_AOV_addr"   --->   Operation 45 'load' 'outcome_AOV_load' <Predicate = (exitcond4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%outcome_AOV_addr_1 = getelementptr i32 %outcome_AOV, i64 0, i64 1"   --->   Operation 46 'getelementptr' 'outcome_AOV_addr_1' <Predicate = (exitcond4)> <Delay = 0.00>
ST_2 : Operation 47 [2/2] (2.32ns)   --->   "%outcome_AOV_load_1 = load i3 %outcome_AOV_addr_1"   --->   Operation 47 'load' 'outcome_AOV_load_1' <Predicate = (exitcond4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 48 [1/2] (2.32ns)   --->   "%outcome_AOV_load = load i3 %outcome_AOV_addr"   --->   Operation 48 'load' 'outcome_AOV_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 49 [1/2] (2.32ns)   --->   "%outcome_AOV_load_1 = load i3 %outcome_AOV_addr_1"   --->   Operation 49 'load' 'outcome_AOV_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%outcome_AOV_addr_2 = getelementptr i32 %outcome_AOV, i64 0, i64 2"   --->   Operation 50 'getelementptr' 'outcome_AOV_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [2/2] (2.32ns)   --->   "%outcome_AOV_load_2 = load i3 %outcome_AOV_addr_2"   --->   Operation 51 'load' 'outcome_AOV_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%outcome_AOV_addr_3 = getelementptr i32 %outcome_AOV, i64 0, i64 3"   --->   Operation 52 'getelementptr' 'outcome_AOV_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [2/2] (2.32ns)   --->   "%outcome_AOV_load_3 = load i3 %outcome_AOV_addr_3"   --->   Operation 53 'load' 'outcome_AOV_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 54 [1/2] (2.32ns)   --->   "%outcome_AOV_load_2 = load i3 %outcome_AOV_addr_2"   --->   Operation 54 'load' 'outcome_AOV_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 55 [1/2] (2.32ns)   --->   "%outcome_AOV_load_3 = load i3 %outcome_AOV_addr_3"   --->   Operation 55 'load' 'outcome_AOV_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%outcome_AOV_addr_4 = getelementptr i32 %outcome_AOV, i64 0, i64 4"   --->   Operation 56 'getelementptr' 'outcome_AOV_addr_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [2/2] (2.32ns)   --->   "%outcome_AOV_load_4 = load i3 %outcome_AOV_addr_4"   --->   Operation 57 'load' 'outcome_AOV_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%outcome_AOV_addr_5 = getelementptr i32 %outcome_AOV, i64 0, i64 5"   --->   Operation 58 'getelementptr' 'outcome_AOV_addr_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [2/2] (2.32ns)   --->   "%outcome_AOV_load_5 = load i3 %outcome_AOV_addr_5"   --->   Operation 59 'load' 'outcome_AOV_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 5 <SV = 4> <Delay = 2.32>
ST_5 : Operation 60 [1/2] (2.32ns)   --->   "%outcome_AOV_load_4 = load i3 %outcome_AOV_addr_4"   --->   Operation 60 'load' 'outcome_AOV_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_5 : Operation 61 [1/2] (2.32ns)   --->   "%outcome_AOV_load_5 = load i3 %outcome_AOV_addr_5"   --->   Operation 61 'load' 'outcome_AOV_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%outcome_AOV_addr_6 = getelementptr i32 %outcome_AOV, i64 0, i64 6"   --->   Operation 62 'getelementptr' 'outcome_AOV_addr_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [2/2] (2.32ns)   --->   "%outcome_AOV_load_6 = load i3 %outcome_AOV_addr_6"   --->   Operation 63 'load' 'outcome_AOV_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%outcome_AOV_addr_7 = getelementptr i32 %outcome_AOV, i64 0, i64 7"   --->   Operation 64 'getelementptr' 'outcome_AOV_addr_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [2/2] (2.32ns)   --->   "%outcome_AOV_load_7 = load i3 %outcome_AOV_addr_7"   --->   Operation 65 'load' 'outcome_AOV_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 6 <SV = 5> <Delay = 5.57>
ST_6 : Operation 66 [1/2] (2.32ns)   --->   "%outcome_AOV_load_6 = load i3 %outcome_AOV_addr_6"   --->   Operation 66 'load' 'outcome_AOV_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_6 : Operation 67 [1/2] (2.32ns)   --->   "%outcome_AOV_load_7 = load i3 %outcome_AOV_addr_7"   --->   Operation 67 'load' 'outcome_AOV_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%outcomeInRam_addr = getelementptr i288 %outcomeInRam, i64 0, i64 0"   --->   Operation 68 'getelementptr' 'outcomeInRam_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%empty_54 = bitcast i32 %outcome_AOV_load"   --->   Operation 69 'bitcast' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%empty_55 = bitcast i32 %outcome_AOV_load_1"   --->   Operation 70 'bitcast' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%empty_56 = bitcast i32 %outcome_AOV_load_2"   --->   Operation 71 'bitcast' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%empty_57 = bitcast i32 %outcome_AOV_load_3"   --->   Operation 72 'bitcast' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%empty_58 = bitcast i32 %outcome_AOV_load_4"   --->   Operation 73 'bitcast' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%empty_59 = bitcast i32 %outcome_AOV_load_5"   --->   Operation 74 'bitcast' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%empty_60 = bitcast i32 %outcome_AOV_load_6"   --->   Operation 75 'bitcast' 'empty_60' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%empty_61 = bitcast i32 %outcome_AOV_load_7"   --->   Operation 76 'bitcast' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i288 @_ssdm_op_BitConcatenate.i288.i32.i32.i32.i32.i32.i32.i32.i32.i16.i8.i8, i32 %empty_61, i32 %empty_60, i32 %empty_59, i32 %empty_58, i32 %empty_57, i32 %empty_56, i32 %empty_55, i32 %empty_54, i16 %uniId_read, i8 0, i8 %checkId_read"   --->   Operation 77 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [2/2] (3.25ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.p0L_a9i32packedL, i4 %outcomeInRam_addr, i288 %tmp_s, i36 68719476733"   --->   Operation 78 'store' 'store_ln0' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 288> <Depth = 16> <RAM>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 79 [1/2] (3.25ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.p0L_a9i32packedL, i4 %outcomeInRam_addr, i288 %tmp_s, i36 68719476733"   --->   Operation 79 'store' 'store_ln0' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 288> <Depth = 16> <RAM>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln511 = br i1 %error_read, void %if.end, void %if.then" [detector_solid/abs_solid_detector.cpp:511]   --->   Operation 80 'br' 'br_ln511' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%errorInTask_addr = getelementptr i1 %errorInTask, i64 0, i64 %errorInTask1_cast" [detector_solid/abs_solid_detector.cpp:513]   --->   Operation 81 'getelementptr' 'errorInTask_addr' <Predicate = (error_read)> <Delay = 0.00>
ST_7 : Operation 82 [2/2] (2.32ns)   --->   "%store_ln513 = store i1 1, i4 %errorInTask_addr" [detector_solid/abs_solid_detector.cpp:513]   --->   Operation 82 'store' 'store_ln513' <Predicate = (error_read)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 1> <Depth = 16> <RAM>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %toScheduler, i8 %taskId_read" [/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 83 'write' 'write_ln174' <Predicate = (error_read)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 8 <SV = 7> <Delay = 2.32>
ST_8 : Operation 84 [1/2] (2.32ns)   --->   "%store_ln513 = store i1 1, i4 %errorInTask_addr" [detector_solid/abs_solid_detector.cpp:513]   --->   Operation 84 'store' 'store_ln513' <Predicate = (error_read)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 1> <Depth = 16> <RAM>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln515 = br void %if.end" [detector_solid/abs_solid_detector.cpp:515]   --->   Operation 85 'br' 'br_ln515' <Predicate = (error_read)> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%ret_ln516 = ret" [detector_solid/abs_solid_detector.cpp:516]   --->   Operation 86 'ret' 'ret_ln516' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ errorInTask]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ errorInTask1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ checkId]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ taskId]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ uniId]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ error]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ toScheduler]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outcomeInRam]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
loop_index3                (alloca                ) [ 011000000]
p_read_1                   (read                  ) [ 001000000]
p_read_2                   (read                  ) [ 001000000]
p_read_3                   (read                  ) [ 001000000]
p_read_4                   (read                  ) [ 001000000]
p_read_5                   (read                  ) [ 001000000]
p_read_6                   (read                  ) [ 001000000]
p_read_7                   (read                  ) [ 001000000]
p_read72                   (read                  ) [ 001000000]
error_read                 (read                  ) [ 001111111]
uniId_read                 (read                  ) [ 001111100]
taskId_read                (read                  ) [ 001111110]
checkId_read               (read                  ) [ 001111100]
errorInTask1_read          (read                  ) [ 000000000]
errorInTask1_cast          (zext                  ) [ 001111110]
specmemcore_ln0            (specmemcore           ) [ 000000000]
specmemcore_ln0            (specmemcore           ) [ 000000000]
specinterface_ln0          (specinterface         ) [ 000000000]
specinterface_ln0          (specinterface         ) [ 000000000]
specinterface_ln0          (specinterface         ) [ 000000000]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 000000000]
outcome_AOV                (alloca                ) [ 001111000]
store_ln507                (store                 ) [ 000000000]
br_ln507                   (br                    ) [ 000000000]
loop_index3_load           (load                  ) [ 000000000]
loop_index3_cast           (zext                  ) [ 000000000]
exitcond4                  (icmp                  ) [ 001000000]
speclooptripcount_ln0      (speclooptripcount     ) [ 000000000]
empty                      (add                   ) [ 000000000]
br_ln0                     (br                    ) [ 000000000]
tmp                        (mux                   ) [ 000000000]
outcome_AOV_addr_8         (getelementptr         ) [ 000000000]
store_ln0                  (store                 ) [ 000000000]
store_ln0                  (store                 ) [ 000000000]
br_ln0                     (br                    ) [ 000000000]
outcome_AOV_addr           (getelementptr         ) [ 000100000]
outcome_AOV_addr_1         (getelementptr         ) [ 000100000]
outcome_AOV_load           (load                  ) [ 000011100]
outcome_AOV_load_1         (load                  ) [ 000011100]
outcome_AOV_addr_2         (getelementptr         ) [ 000010000]
outcome_AOV_addr_3         (getelementptr         ) [ 000010000]
outcome_AOV_load_2         (load                  ) [ 000001100]
outcome_AOV_load_3         (load                  ) [ 000001100]
outcome_AOV_addr_4         (getelementptr         ) [ 000001000]
outcome_AOV_addr_5         (getelementptr         ) [ 000001000]
outcome_AOV_load_4         (load                  ) [ 000000100]
outcome_AOV_load_5         (load                  ) [ 000000100]
outcome_AOV_addr_6         (getelementptr         ) [ 000000100]
outcome_AOV_addr_7         (getelementptr         ) [ 000000100]
outcome_AOV_load_6         (load                  ) [ 000000000]
outcome_AOV_load_7         (load                  ) [ 000000000]
outcomeInRam_addr          (getelementptr         ) [ 000000010]
empty_54                   (bitcast               ) [ 000000000]
empty_55                   (bitcast               ) [ 000000000]
empty_56                   (bitcast               ) [ 000000000]
empty_57                   (bitcast               ) [ 000000000]
empty_58                   (bitcast               ) [ 000000000]
empty_59                   (bitcast               ) [ 000000000]
empty_60                   (bitcast               ) [ 000000000]
empty_61                   (bitcast               ) [ 000000000]
tmp_s                      (bitconcatenate        ) [ 000000010]
store_ln0                  (store                 ) [ 000000000]
br_ln511                   (br                    ) [ 000000000]
errorInTask_addr           (getelementptr         ) [ 000000001]
write_ln174                (write                 ) [ 000000000]
store_ln513                (store                 ) [ 000000000]
br_ln515                   (br                    ) [ 000000000]
ret_ln516                  (ret                   ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="errorInTask">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="errorInTask"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="errorInTask1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="errorInTask1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="checkId">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="checkId"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="taskId">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="taskId"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="uniId">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="uniId"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="error">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="error"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="toScheduler">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="toScheduler"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="outcomeInRam">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outcomeInRam"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_read">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_read1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_read2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="p_read3">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="p_read4">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read4"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="p_read5">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read5"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="p_read6">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read6"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="p_read7">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read7"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.8float.i4"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i288.i32.i32.i32.i32.i32.i32.i32.i32.i16.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.bram.p0L_a9i32packedL"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i8P128A"/></StgValue>
</bind>
</comp>

<comp id="106" class="1004" name="loop_index3_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="loop_index3/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="outcome_AOV_alloca_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="outcome_AOV/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="p_read_1_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="p_read_2_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_2/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="p_read_3_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_3/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="p_read_4_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_4/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="p_read_5_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_5/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="p_read_6_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_6/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="p_read_7_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="0"/>
<pin id="153" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_7/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="p_read72_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read72/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="error_read_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="error_read/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="uniId_read_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="16" slack="0"/>
<pin id="170" dir="0" index="1" bw="16" slack="0"/>
<pin id="171" dir="1" index="2" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="uniId_read/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="taskId_read_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="8" slack="0"/>
<pin id="176" dir="0" index="1" bw="8" slack="0"/>
<pin id="177" dir="1" index="2" bw="8" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="taskId_read/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="checkId_read_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="8" slack="0"/>
<pin id="182" dir="0" index="1" bw="8" slack="0"/>
<pin id="183" dir="1" index="2" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="checkId_read/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="errorInTask1_read_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="4" slack="0"/>
<pin id="188" dir="0" index="1" bw="4" slack="0"/>
<pin id="189" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="errorInTask1_read/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="write_ln174_write_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="0" slack="0"/>
<pin id="194" dir="0" index="1" bw="8" slack="0"/>
<pin id="195" dir="0" index="2" bw="8" slack="6"/>
<pin id="196" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/7 "/>
</bind>
</comp>

<comp id="199" class="1004" name="outcome_AOV_addr_8_gep_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="0" index="2" bw="4" slack="0"/>
<pin id="203" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outcome_AOV_addr_8/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="grp_access_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="3" slack="0"/>
<pin id="207" dir="0" index="1" bw="32" slack="0"/>
<pin id="208" dir="0" index="2" bw="0" slack="0"/>
<pin id="218" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="219" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="220" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="209" dir="1" index="3" bw="32" slack="0"/>
<pin id="221" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln0/2 outcome_AOV_load/2 outcome_AOV_load_1/2 outcome_AOV_load_2/3 outcome_AOV_load_3/3 outcome_AOV_load_4/4 outcome_AOV_load_5/4 outcome_AOV_load_6/5 outcome_AOV_load_7/5 "/>
</bind>
</comp>

<comp id="211" class="1004" name="outcome_AOV_addr_gep_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="0" index="2" bw="1" slack="0"/>
<pin id="215" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outcome_AOV_addr/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="outcome_AOV_addr_1_gep_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="0" index="2" bw="1" slack="0"/>
<pin id="227" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outcome_AOV_addr_1/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="outcome_AOV_addr_2_gep_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="0" index="2" bw="3" slack="0"/>
<pin id="235" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outcome_AOV_addr_2/3 "/>
</bind>
</comp>

<comp id="239" class="1004" name="outcome_AOV_addr_3_gep_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="0" index="2" bw="3" slack="0"/>
<pin id="243" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outcome_AOV_addr_3/3 "/>
</bind>
</comp>

<comp id="247" class="1004" name="outcome_AOV_addr_4_gep_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="0" index="2" bw="4" slack="0"/>
<pin id="251" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outcome_AOV_addr_4/4 "/>
</bind>
</comp>

<comp id="255" class="1004" name="outcome_AOV_addr_5_gep_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="0" index="2" bw="4" slack="0"/>
<pin id="259" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outcome_AOV_addr_5/4 "/>
</bind>
</comp>

<comp id="263" class="1004" name="outcome_AOV_addr_6_gep_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="0" index="2" bw="4" slack="0"/>
<pin id="267" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outcome_AOV_addr_6/5 "/>
</bind>
</comp>

<comp id="271" class="1004" name="outcome_AOV_addr_7_gep_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="0" index="2" bw="4" slack="0"/>
<pin id="275" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outcome_AOV_addr_7/5 "/>
</bind>
</comp>

<comp id="279" class="1004" name="outcomeInRam_addr_gep_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="288" slack="0"/>
<pin id="281" dir="0" index="1" bw="1" slack="0"/>
<pin id="282" dir="0" index="2" bw="1" slack="0"/>
<pin id="283" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outcomeInRam_addr/6 "/>
</bind>
</comp>

<comp id="287" class="1004" name="grp_access_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="4" slack="1"/>
<pin id="289" dir="0" index="1" bw="288" slack="0"/>
<pin id="290" dir="0" index="2" bw="36" slack="2147483647"/>
<pin id="291" dir="1" index="3" bw="288" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/6 "/>
</bind>
</comp>

<comp id="292" class="1004" name="errorInTask_addr_gep_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="0"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="0" index="2" bw="4" slack="6"/>
<pin id="296" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="errorInTask_addr/7 "/>
</bind>
</comp>

<comp id="299" class="1004" name="grp_access_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="4" slack="0"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="303" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln513/7 "/>
</bind>
</comp>

<comp id="306" class="1004" name="errorInTask1_cast_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="4" slack="0"/>
<pin id="308" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="errorInTask1_cast/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="store_ln507_store_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="0"/>
<pin id="312" dir="0" index="1" bw="4" slack="0"/>
<pin id="313" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln507/1 "/>
</bind>
</comp>

<comp id="315" class="1004" name="loop_index3_load_load_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="4" slack="1"/>
<pin id="317" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="loop_index3_load/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="loop_index3_cast_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="4" slack="0"/>
<pin id="320" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="loop_index3_cast/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="exitcond4_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="4" slack="0"/>
<pin id="325" dir="0" index="1" bw="4" slack="0"/>
<pin id="326" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="empty_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="4" slack="0"/>
<pin id="331" dir="0" index="1" bw="1" slack="0"/>
<pin id="332" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="tmp_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="0"/>
<pin id="337" dir="0" index="1" bw="32" slack="1"/>
<pin id="338" dir="0" index="2" bw="32" slack="1"/>
<pin id="339" dir="0" index="3" bw="32" slack="1"/>
<pin id="340" dir="0" index="4" bw="32" slack="1"/>
<pin id="341" dir="0" index="5" bw="32" slack="1"/>
<pin id="342" dir="0" index="6" bw="32" slack="1"/>
<pin id="343" dir="0" index="7" bw="32" slack="1"/>
<pin id="344" dir="0" index="8" bw="32" slack="1"/>
<pin id="345" dir="0" index="9" bw="4" slack="0"/>
<pin id="346" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="350" class="1004" name="store_ln0_store_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="4" slack="0"/>
<pin id="352" dir="0" index="1" bw="4" slack="1"/>
<pin id="353" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/2 "/>
</bind>
</comp>

<comp id="355" class="1004" name="empty_54_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="32" slack="3"/>
<pin id="357" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_54/6 "/>
</bind>
</comp>

<comp id="358" class="1004" name="empty_55_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="3"/>
<pin id="360" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_55/6 "/>
</bind>
</comp>

<comp id="361" class="1004" name="empty_56_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="32" slack="2"/>
<pin id="363" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_56/6 "/>
</bind>
</comp>

<comp id="364" class="1004" name="empty_57_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="2"/>
<pin id="366" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_57/6 "/>
</bind>
</comp>

<comp id="367" class="1004" name="empty_58_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="32" slack="1"/>
<pin id="369" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_58/6 "/>
</bind>
</comp>

<comp id="370" class="1004" name="empty_59_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="1"/>
<pin id="372" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_59/6 "/>
</bind>
</comp>

<comp id="373" class="1004" name="empty_60_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="32" slack="0"/>
<pin id="375" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_60/6 "/>
</bind>
</comp>

<comp id="377" class="1004" name="empty_61_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="32" slack="0"/>
<pin id="379" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_61/6 "/>
</bind>
</comp>

<comp id="381" class="1004" name="tmp_s_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="288" slack="0"/>
<pin id="383" dir="0" index="1" bw="32" slack="0"/>
<pin id="384" dir="0" index="2" bw="32" slack="0"/>
<pin id="385" dir="0" index="3" bw="32" slack="0"/>
<pin id="386" dir="0" index="4" bw="32" slack="0"/>
<pin id="387" dir="0" index="5" bw="32" slack="0"/>
<pin id="388" dir="0" index="6" bw="32" slack="0"/>
<pin id="389" dir="0" index="7" bw="32" slack="0"/>
<pin id="390" dir="0" index="8" bw="32" slack="0"/>
<pin id="391" dir="0" index="9" bw="16" slack="5"/>
<pin id="392" dir="0" index="10" bw="1" slack="0"/>
<pin id="393" dir="0" index="11" bw="8" slack="5"/>
<pin id="394" dir="1" index="12" bw="288" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/6 "/>
</bind>
</comp>

<comp id="406" class="1005" name="loop_index3_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="4" slack="0"/>
<pin id="408" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="loop_index3 "/>
</bind>
</comp>

<comp id="413" class="1005" name="p_read_1_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="32" slack="1"/>
<pin id="415" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read_1 "/>
</bind>
</comp>

<comp id="418" class="1005" name="p_read_2_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="32" slack="1"/>
<pin id="420" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read_2 "/>
</bind>
</comp>

<comp id="423" class="1005" name="p_read_3_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="32" slack="1"/>
<pin id="425" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read_3 "/>
</bind>
</comp>

<comp id="428" class="1005" name="p_read_4_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="32" slack="1"/>
<pin id="430" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read_4 "/>
</bind>
</comp>

<comp id="433" class="1005" name="p_read_5_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="32" slack="1"/>
<pin id="435" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read_5 "/>
</bind>
</comp>

<comp id="438" class="1005" name="p_read_6_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="32" slack="1"/>
<pin id="440" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read_6 "/>
</bind>
</comp>

<comp id="443" class="1005" name="p_read_7_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="32" slack="1"/>
<pin id="445" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read_7 "/>
</bind>
</comp>

<comp id="448" class="1005" name="p_read72_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="32" slack="1"/>
<pin id="450" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read72 "/>
</bind>
</comp>

<comp id="453" class="1005" name="error_read_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="1" slack="6"/>
<pin id="455" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="error_read "/>
</bind>
</comp>

<comp id="457" class="1005" name="uniId_read_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="16" slack="5"/>
<pin id="459" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="uniId_read "/>
</bind>
</comp>

<comp id="462" class="1005" name="taskId_read_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="8" slack="6"/>
<pin id="464" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="taskId_read "/>
</bind>
</comp>

<comp id="467" class="1005" name="checkId_read_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="8" slack="5"/>
<pin id="469" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="checkId_read "/>
</bind>
</comp>

<comp id="472" class="1005" name="errorInTask1_cast_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="64" slack="6"/>
<pin id="474" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opset="errorInTask1_cast "/>
</bind>
</comp>

<comp id="480" class="1005" name="outcome_AOV_addr_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="3" slack="1"/>
<pin id="482" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="outcome_AOV_addr "/>
</bind>
</comp>

<comp id="485" class="1005" name="outcome_AOV_addr_1_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="3" slack="1"/>
<pin id="487" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="outcome_AOV_addr_1 "/>
</bind>
</comp>

<comp id="490" class="1005" name="outcome_AOV_load_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="32" slack="3"/>
<pin id="492" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="outcome_AOV_load "/>
</bind>
</comp>

<comp id="495" class="1005" name="outcome_AOV_load_1_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="32" slack="3"/>
<pin id="497" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="outcome_AOV_load_1 "/>
</bind>
</comp>

<comp id="500" class="1005" name="outcome_AOV_addr_2_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="3" slack="1"/>
<pin id="502" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="outcome_AOV_addr_2 "/>
</bind>
</comp>

<comp id="505" class="1005" name="outcome_AOV_addr_3_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="3" slack="1"/>
<pin id="507" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="outcome_AOV_addr_3 "/>
</bind>
</comp>

<comp id="510" class="1005" name="outcome_AOV_load_2_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="32" slack="2"/>
<pin id="512" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="outcome_AOV_load_2 "/>
</bind>
</comp>

<comp id="515" class="1005" name="outcome_AOV_load_3_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="32" slack="2"/>
<pin id="517" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="outcome_AOV_load_3 "/>
</bind>
</comp>

<comp id="520" class="1005" name="outcome_AOV_addr_4_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="3" slack="1"/>
<pin id="522" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="outcome_AOV_addr_4 "/>
</bind>
</comp>

<comp id="525" class="1005" name="outcome_AOV_addr_5_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="3" slack="1"/>
<pin id="527" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="outcome_AOV_addr_5 "/>
</bind>
</comp>

<comp id="530" class="1005" name="outcome_AOV_load_4_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="32" slack="1"/>
<pin id="532" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="outcome_AOV_load_4 "/>
</bind>
</comp>

<comp id="535" class="1005" name="outcome_AOV_load_5_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="32" slack="1"/>
<pin id="537" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="outcome_AOV_load_5 "/>
</bind>
</comp>

<comp id="540" class="1005" name="outcome_AOV_addr_6_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="3" slack="1"/>
<pin id="542" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="outcome_AOV_addr_6 "/>
</bind>
</comp>

<comp id="545" class="1005" name="outcome_AOV_addr_7_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="3" slack="1"/>
<pin id="547" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="outcome_AOV_addr_7 "/>
</bind>
</comp>

<comp id="550" class="1005" name="outcomeInRam_addr_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="4" slack="1"/>
<pin id="552" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="outcomeInRam_addr "/>
</bind>
</comp>

<comp id="555" class="1005" name="tmp_s_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="288" slack="1"/>
<pin id="557" dir="1" index="1" bw="288" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="560" class="1005" name="errorInTask_addr_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="4" slack="1"/>
<pin id="562" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="errorInTask_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="109"><net_src comp="32" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="50" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="118"><net_src comp="34" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="30" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="34" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="28" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="34" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="26" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="34" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="24" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="34" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="22" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="34" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="20" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="34" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="18" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="34" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="16" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="36" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="10" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="38" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="8" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="40" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="6" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="40" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="4" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="42" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="2" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="197"><net_src comp="104" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="12" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="204"><net_src comp="80" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="210"><net_src comp="199" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="216"><net_src comp="80" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="217"><net_src comp="80" pin="0"/><net_sink comp="211" pin=2"/></net>

<net id="222"><net_src comp="211" pin="3"/><net_sink comp="205" pin=2"/></net>

<net id="228"><net_src comp="80" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="229"><net_src comp="50" pin="0"/><net_sink comp="223" pin=2"/></net>

<net id="230"><net_src comp="223" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="236"><net_src comp="80" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="237"><net_src comp="82" pin="0"/><net_sink comp="231" pin=2"/></net>

<net id="238"><net_src comp="231" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="244"><net_src comp="80" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="245"><net_src comp="84" pin="0"/><net_sink comp="239" pin=2"/></net>

<net id="246"><net_src comp="239" pin="3"/><net_sink comp="205" pin=2"/></net>

<net id="252"><net_src comp="80" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="253"><net_src comp="86" pin="0"/><net_sink comp="247" pin=2"/></net>

<net id="254"><net_src comp="247" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="260"><net_src comp="80" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="261"><net_src comp="88" pin="0"/><net_sink comp="255" pin=2"/></net>

<net id="262"><net_src comp="255" pin="3"/><net_sink comp="205" pin=2"/></net>

<net id="268"><net_src comp="80" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="269"><net_src comp="90" pin="0"/><net_sink comp="263" pin=2"/></net>

<net id="270"><net_src comp="263" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="276"><net_src comp="80" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="277"><net_src comp="92" pin="0"/><net_sink comp="271" pin=2"/></net>

<net id="278"><net_src comp="271" pin="3"/><net_sink comp="205" pin=2"/></net>

<net id="284"><net_src comp="14" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="285"><net_src comp="80" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="286"><net_src comp="80" pin="0"/><net_sink comp="279" pin=2"/></net>

<net id="297"><net_src comp="0" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="298"><net_src comp="80" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="304"><net_src comp="102" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="305"><net_src comp="292" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="309"><net_src comp="186" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="314"><net_src comp="68" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="321"><net_src comp="315" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="327"><net_src comp="315" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="70" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="333"><net_src comp="315" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="76" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="347"><net_src comp="78" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="348"><net_src comp="315" pin="1"/><net_sink comp="335" pin=9"/></net>

<net id="349"><net_src comp="335" pin="10"/><net_sink comp="205" pin=1"/></net>

<net id="354"><net_src comp="329" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="376"><net_src comp="205" pin="3"/><net_sink comp="373" pin=0"/></net>

<net id="380"><net_src comp="205" pin="7"/><net_sink comp="377" pin=0"/></net>

<net id="395"><net_src comp="94" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="396"><net_src comp="377" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="397"><net_src comp="373" pin="1"/><net_sink comp="381" pin=2"/></net>

<net id="398"><net_src comp="370" pin="1"/><net_sink comp="381" pin=3"/></net>

<net id="399"><net_src comp="367" pin="1"/><net_sink comp="381" pin=4"/></net>

<net id="400"><net_src comp="364" pin="1"/><net_sink comp="381" pin=5"/></net>

<net id="401"><net_src comp="361" pin="1"/><net_sink comp="381" pin=6"/></net>

<net id="402"><net_src comp="358" pin="1"/><net_sink comp="381" pin=7"/></net>

<net id="403"><net_src comp="355" pin="1"/><net_sink comp="381" pin=8"/></net>

<net id="404"><net_src comp="96" pin="0"/><net_sink comp="381" pin=10"/></net>

<net id="405"><net_src comp="381" pin="12"/><net_sink comp="287" pin=1"/></net>

<net id="409"><net_src comp="106" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="411"><net_src comp="406" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="412"><net_src comp="406" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="416"><net_src comp="114" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="335" pin=8"/></net>

<net id="421"><net_src comp="120" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="335" pin=7"/></net>

<net id="426"><net_src comp="126" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="335" pin=6"/></net>

<net id="431"><net_src comp="132" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="335" pin=5"/></net>

<net id="436"><net_src comp="138" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="335" pin=4"/></net>

<net id="441"><net_src comp="144" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="335" pin=3"/></net>

<net id="446"><net_src comp="150" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="335" pin=2"/></net>

<net id="451"><net_src comp="156" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="456"><net_src comp="162" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="460"><net_src comp="168" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="381" pin=9"/></net>

<net id="465"><net_src comp="174" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="470"><net_src comp="180" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="381" pin=11"/></net>

<net id="475"><net_src comp="306" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="292" pin=2"/></net>

<net id="483"><net_src comp="211" pin="3"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="488"><net_src comp="223" pin="3"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="493"><net_src comp="205" pin="7"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="498"><net_src comp="205" pin="3"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="503"><net_src comp="231" pin="3"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="508"><net_src comp="239" pin="3"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="513"><net_src comp="205" pin="3"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="518"><net_src comp="205" pin="7"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="523"><net_src comp="247" pin="3"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="528"><net_src comp="255" pin="3"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="533"><net_src comp="205" pin="3"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="538"><net_src comp="205" pin="7"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="543"><net_src comp="263" pin="3"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="548"><net_src comp="271" pin="3"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="553"><net_src comp="279" pin="3"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="558"><net_src comp="381" pin="12"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="563"><net_src comp="292" pin="3"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="299" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: errorInTask | {7 8 }
	Port: toScheduler | {7 }
	Port: outcomeInRam | {6 7 }
 - Input state : 
	Port: writeOutcome : errorInTask1 | {1 }
	Port: writeOutcome : checkId | {1 }
	Port: writeOutcome : taskId | {1 }
	Port: writeOutcome : uniId | {1 }
	Port: writeOutcome : error | {1 }
	Port: writeOutcome : p_read | {1 }
	Port: writeOutcome : p_read1 | {1 }
	Port: writeOutcome : p_read2 | {1 }
	Port: writeOutcome : p_read3 | {1 }
	Port: writeOutcome : p_read4 | {1 }
	Port: writeOutcome : p_read5 | {1 }
	Port: writeOutcome : p_read6 | {1 }
	Port: writeOutcome : p_read7 | {1 }
  - Chain level:
	State 1
		store_ln507 : 1
	State 2
		loop_index3_cast : 1
		exitcond4 : 1
		empty : 1
		br_ln0 : 2
		tmp : 1
		outcome_AOV_addr_8 : 2
		store_ln0 : 3
		store_ln0 : 2
		outcome_AOV_load : 1
		outcome_AOV_load_1 : 1
	State 3
		outcome_AOV_load_2 : 1
		outcome_AOV_load_3 : 1
	State 4
		outcome_AOV_load_4 : 1
		outcome_AOV_load_5 : 1
	State 5
		outcome_AOV_load_6 : 1
		outcome_AOV_load_7 : 1
	State 6
		empty_60 : 1
		empty_61 : 1
		tmp_s : 2
		store_ln0 : 3
	State 7
		store_ln513 : 1
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|    mux   |           tmp_fu_335          |    0    |    42   |
|----------|-------------------------------|---------|---------|
|    add   |          empty_fu_329         |    0    |    13   |
|----------|-------------------------------|---------|---------|
|   icmp   |        exitcond4_fu_323       |    0    |    9    |
|----------|-------------------------------|---------|---------|
|          |      p_read_1_read_fu_114     |    0    |    0    |
|          |      p_read_2_read_fu_120     |    0    |    0    |
|          |      p_read_3_read_fu_126     |    0    |    0    |
|          |      p_read_4_read_fu_132     |    0    |    0    |
|          |      p_read_5_read_fu_138     |    0    |    0    |
|          |      p_read_6_read_fu_144     |    0    |    0    |
|   read   |      p_read_7_read_fu_150     |    0    |    0    |
|          |      p_read72_read_fu_156     |    0    |    0    |
|          |     error_read_read_fu_162    |    0    |    0    |
|          |     uniId_read_read_fu_168    |    0    |    0    |
|          |    taskId_read_read_fu_174    |    0    |    0    |
|          |    checkId_read_read_fu_180   |    0    |    0    |
|          | errorInTask1_read_read_fu_186 |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   write  |    write_ln174_write_fu_192   |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   zext   |    errorInTask1_cast_fu_306   |    0    |    0    |
|          |    loop_index3_cast_fu_318    |    0    |    0    |
|----------|-------------------------------|---------|---------|
|bitconcatenate|          tmp_s_fu_381         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |    64   |
|----------|-------------------------------|---------|---------|

Memories:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+
|outcome_AOV|    0   |   64   |    4   |    0   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |   64   |    4   |    0   |
+-----------+--------+--------+--------+--------+

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|   checkId_read_reg_467   |    8   |
| errorInTask1_cast_reg_472|   64   |
| errorInTask_addr_reg_560 |    4   |
|    error_read_reg_453    |    1   |
|    loop_index3_reg_406   |    4   |
| outcomeInRam_addr_reg_550|    4   |
|outcome_AOV_addr_1_reg_485|    3   |
|outcome_AOV_addr_2_reg_500|    3   |
|outcome_AOV_addr_3_reg_505|    3   |
|outcome_AOV_addr_4_reg_520|    3   |
|outcome_AOV_addr_5_reg_525|    3   |
|outcome_AOV_addr_6_reg_540|    3   |
|outcome_AOV_addr_7_reg_545|    3   |
| outcome_AOV_addr_reg_480 |    3   |
|outcome_AOV_load_1_reg_495|   32   |
|outcome_AOV_load_2_reg_510|   32   |
|outcome_AOV_load_3_reg_515|   32   |
|outcome_AOV_load_4_reg_530|   32   |
|outcome_AOV_load_5_reg_535|   32   |
| outcome_AOV_load_reg_490 |   32   |
|     p_read72_reg_448     |   32   |
|     p_read_1_reg_413     |   32   |
|     p_read_2_reg_418     |   32   |
|     p_read_3_reg_423     |   32   |
|     p_read_4_reg_428     |   32   |
|     p_read_5_reg_433     |   32   |
|     p_read_6_reg_438     |   32   |
|     p_read_7_reg_443     |   32   |
|    taskId_read_reg_462   |    8   |
|       tmp_s_reg_555      |   288  |
|    uniId_read_reg_457    |   16   |
+--------------------------+--------+
|           Total          |   869  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_205 |  p0  |   9  |   3  |   27   ||    48   |
| grp_access_fu_205 |  p2  |   8  |   0  |    0   ||    42   |
| grp_access_fu_287 |  p1  |   2  |  288 |   576  ||    9    |
| grp_access_fu_299 |  p0  |   2  |   4  |    8   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   611  ||  7.9029 ||   108   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   64   |    -   |
|   Memory  |    0   |    -   |   64   |    4   |    0   |
|Multiplexer|    -   |    7   |    -   |   108  |    -   |
|  Register |    -   |    -   |   869  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |    7   |   933  |   176  |    0   |
+-----------+--------+--------+--------+--------+--------+
