/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [23:0] _00_;
  reg [23:0] _01_;
  reg [5:0] _02_;
  reg [4:0] _03_;
  wire [37:0] _04_;
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  always_ff @(negedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _01_ <= 24'h000000;
    else _01_ <= { _00_[23:4], celloutsig_1_12z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_9z };
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[64])
    if (!clkin_data[64]) _02_ <= 6'h00;
    else _02_ <= { in_data[33:30], celloutsig_0_7z, celloutsig_0_0z };
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[64])
    if (!clkin_data[64]) _03_ <= 5'h00;
    else _03_ <= { _02_[5:3], celloutsig_0_1z, celloutsig_0_5z };
  reg [16:0] _08_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _08_ <= 17'h00000;
    else _08_ <= { celloutsig_0_14z, celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_15z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_13z, _02_, celloutsig_0_7z, celloutsig_0_12z };
  assign out_data[16:0] = _08_;
  reg [37:0] _09_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _09_ <= 38'h0000000000;
    else _09_ <= { in_data[167:132], celloutsig_1_0z, celloutsig_1_0z };
  assign { _04_[37], _00_[23:4], _04_[16:0] } = _09_;
  assign celloutsig_0_1z = { in_data[32], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } >= { in_data[20:19], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_12z = { celloutsig_0_11z, _02_, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_6z } >= { celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_2z, _03_, celloutsig_0_5z, _03_, celloutsig_0_0z };
  assign celloutsig_0_13z = { in_data[75:53], celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_6z } >= { celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_12z, celloutsig_0_5z, _02_, celloutsig_0_0z, _03_, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_12z, _02_ };
  assign celloutsig_0_2z = in_data[85:76] >= { in_data[30:22], celloutsig_0_0z };
  assign celloutsig_0_0z = in_data[24:13] <= in_data[22:11];
  assign celloutsig_1_18z = { celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_14z, celloutsig_1_5z } <= { _01_[5], celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_5z };
  assign celloutsig_0_4z = { in_data[90:37], celloutsig_0_1z } <= { in_data[51:0], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_7z = { in_data[14:13], celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_0z } <= { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_6z };
  assign celloutsig_1_7z = { _00_[18:11], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_5z } <= in_data[115:103];
  assign celloutsig_1_10z = { celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_8z } <= { _04_[4], celloutsig_1_5z, celloutsig_1_4z };
  assign celloutsig_1_13z = { celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_5z } <= { in_data[169:168], celloutsig_1_2z, celloutsig_1_11z, celloutsig_1_5z };
  assign celloutsig_1_14z = { celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_13z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_11z } && _00_[20:14];
  assign celloutsig_0_5z = { celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z } && { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_0_6z = in_data[45:39] && { in_data[72:69], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_8z = { celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_3z } && { celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_5z };
  assign celloutsig_0_11z = { celloutsig_0_6z, _03_ } && { _02_[4:3], celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_0_14z = { in_data[68:67], celloutsig_0_12z, celloutsig_0_4z } && { _02_[4:2], celloutsig_0_7z };
  assign celloutsig_1_2z = in_data[147:145] && in_data[163:161];
  assign celloutsig_1_4z = _00_[14:5] && { _00_[5:4], _04_[16:9] };
  assign celloutsig_1_5z = { in_data[128:118], celloutsig_1_2z } && { _00_[13:6], celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_1_19z = { celloutsig_1_10z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_14z, celloutsig_1_13z } !== { celloutsig_1_18z, celloutsig_1_11z, celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_18z };
  assign celloutsig_1_0z = in_data[184:181] !== in_data[190:187];
  assign celloutsig_1_6z = _04_[12:5] !== { _04_[13:7], celloutsig_1_4z };
  assign celloutsig_0_3z = celloutsig_0_2z & in_data[68];
  assign celloutsig_0_15z = _02_[0] & _02_[2];
  assign celloutsig_1_3z = celloutsig_1_0z & celloutsig_1_2z;
  assign celloutsig_1_8z = in_data[114] & _04_[4];
  assign celloutsig_1_9z = celloutsig_1_0z & celloutsig_1_8z;
  assign celloutsig_1_11z = celloutsig_1_3z & celloutsig_1_5z;
  assign celloutsig_1_12z = celloutsig_1_8z & _00_[11];
  assign _00_[3:0] = { celloutsig_1_12z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_9z };
  assign _04_[36:17] = _00_[23:4];
  assign { out_data[128], out_data[96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_15z };
endmodule
