{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 24 14:22:11 2019 " "Info: Processing started: Thu Oct 24 14:22:11 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Combinational_Logic_Lab -c Combinational_Logic_Lab " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Combinational_Logic_Lab -c Combinational_Logic_Lab" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_21_dataflow.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux_21_dataflow.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_21_dataflow-behavioral " "Info: Found design unit 1: MUX_21_dataflow-behavioral" {  } { { "MUX_21_Dataflow.vhd" "" { Text "C:/temp/NewCourseData/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/MUX_21_Dataflow.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MUX_21_Dataflow " "Info: Found entity 1: MUX_21_Dataflow" {  } { { "MUX_21_Dataflow.vhd" "" { Text "C:/temp/NewCourseData/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/MUX_21_Dataflow.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Test " "Info: Found entity 1: Test" {  } { { "Test.bdf" "" { Schematic "C:/temp/NewCourseData/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/Test.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_21_generic_behavioral.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux_21_generic_behavioral.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_21_Generic_Behavioral-behavioral " "Info: Found design unit 1: MUX_21_Generic_Behavioral-behavioral" {  } { { "MUX_21_Generic_Behavioral.vhd" "" { Text "C:/temp/NewCourseData/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/MUX_21_Generic_Behavioral.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MUX_21_Generic_Behavioral " "Info: Found entity 1: MUX_21_Generic_Behavioral" {  } { { "MUX_21_Generic_Behavioral.vhd" "" { Text "C:/temp/NewCourseData/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/MUX_21_Generic_Behavioral.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4_generic_behavioral.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux_4_generic_behavioral.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_4_Generic_Behavioral-behavioral " "Info: Found design unit 1: MUX_4_Generic_Behavioral-behavioral" {  } { { "MUX_4_Generic_Behavioral.vhd" "" { Text "C:/temp/NewCourseData/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/MUX_4_Generic_Behavioral.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MUX_4_Generic_Behavioral " "Info: Found entity 1: MUX_4_Generic_Behavioral" {  } { { "MUX_4_Generic_Behavioral.vhd" "" { Text "C:/temp/NewCourseData/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/MUX_4_Generic_Behavioral.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder_1bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fulladder_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FullAdder_1bit-behavioral " "Info: Found design unit 1: FullAdder_1bit-behavioral" {  } { { "FullAdder_1bit.vhd" "" { Text "C:/temp/NewCourseData/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/FullAdder_1bit.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 FullAdder_1bit " "Info: Found entity 1: FullAdder_1bit" {  } { { "FullAdder_1bit.vhd" "" { Text "C:/temp/NewCourseData/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/FullAdder_1bit.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub_1bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file addsub_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AddSub_1bit-behavioral " "Info: Found design unit 1: AddSub_1bit-behavioral" {  } { { "AddSub_1bit.vhd" "" { Text "C:/temp/NewCourseData/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/AddSub_1bit.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 AddSub_1bit " "Info: Found entity 1: AddSub_1bit" {  } { { "AddSub_1bit.vhd" "" { Text "C:/temp/NewCourseData/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/AddSub_1bit.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub_nbit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file addsub_nbit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AddSub_nbit-behavioral " "Info: Found design unit 1: AddSub_nbit-behavioral" {  } { { "AddSub_nbit.vhd" "" { Text "C:/temp/NewCourseData/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/AddSub_nbit.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 AddSub_nbit " "Info: Found entity 1: AddSub_nbit" {  } { { "AddSub_nbit.vhd" "" { Text "C:/temp/NewCourseData/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/AddSub_nbit.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub_nbit_generic.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file addsub_nbit_generic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AddSub_nbit_Generic-behavioral " "Info: Found design unit 1: AddSub_nbit_Generic-behavioral" {  } { { "AddSub_nbit_Generic.vhd" "" { Text "C:/temp/NewCourseData/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/AddSub_nbit_Generic.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 AddSub_nbit_Generic " "Info: Found entity 1: AddSub_nbit_Generic" {  } { { "AddSub_nbit_Generic.vhd" "" { Text "C:/temp/NewCourseData/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/AddSub_nbit_Generic.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risingedgedetector.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file risingedgedetector.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RisingEdgeDetector " "Info: Found entity 1: RisingEdgeDetector" {  } { { "RisingEdgeDetector.bdf" "" { Schematic "C:/temp/NewCourseData/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/RisingEdgeDetector.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sr_latch.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sr_latch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SR_Latch-behavioral " "Info: Found design unit 1: SR_Latch-behavioral" {  } { { "SR_Latch.vhd" "" { Text "C:/temp/NewCourseData/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/SR_Latch.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SR_Latch " "Info: Found entity 1: SR_Latch" {  } { { "SR_Latch.vhd" "" { Text "C:/temp/NewCourseData/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/SR_Latch.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sr_latch_en.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sr_latch_en.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SR_Latch_EN-behavioral " "Info: Found design unit 1: SR_Latch_EN-behavioral" {  } { { "SR_Latch_EN.vhd" "" { Text "C:/temp/NewCourseData/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/SR_Latch_EN.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SR_Latch_EN " "Info: Found entity 1: SR_Latch_EN" {  } { { "SR_Latch_EN.vhd" "" { Text "C:/temp/NewCourseData/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/SR_Latch_EN.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sr_latch_en_behavioral.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sr_latch_en_behavioral.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SR_Latch_EN_Behavioral-behavioral " "Info: Found design unit 1: SR_Latch_EN_Behavioral-behavioral" {  } { { "SR_Latch_EN_Behavioral.vhd" "" { Text "C:/temp/NewCourseData/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/SR_Latch_EN_Behavioral.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SR_Latch_EN_Behavioral " "Info: Found entity 1: SR_Latch_EN_Behavioral" {  } { { "SR_Latch_EN_Behavioral.vhd" "" { Text "C:/temp/NewCourseData/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/SR_Latch_EN_Behavioral.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "SR_Latch_EN_Behavioral " "Info: Elaborating entity \"SR_Latch_EN_Behavioral\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "QN SR_Latch_EN_Behavioral.vhd(12) " "Warning (10541): VHDL Signal Declaration warning at SR_Latch_EN_Behavioral.vhd(12): used implicit default value for signal \"QN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "SR_Latch_EN_Behavioral.vhd" "" { Text "C:/temp/NewCourseData/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/SR_Latch_EN_Behavioral.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Q SR_Latch_EN_Behavioral.vhd(24) " "Warning (10631): VHDL Process Statement warning at SR_Latch_EN_Behavioral.vhd(24): inferring latch(es) for signal or variable \"Q\", which holds its previous value in one or more paths through the process" {  } { { "SR_Latch_EN_Behavioral.vhd" "" { Text "C:/temp/NewCourseData/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/SR_Latch_EN_Behavioral.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q SR_Latch_EN_Behavioral.vhd(24) " "Info (10041): Inferred latch for \"Q\" at SR_Latch_EN_Behavioral.vhd(24)" {  } { { "SR_Latch_EN_Behavioral.vhd" "" { Text "C:/temp/NewCourseData/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/SR_Latch_EN_Behavioral.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Q\$latch " "Warning: Latch Q\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA S " "Warning: Ports D and ENA on the latch are fed by the same signal S" {  } { { "SR_Latch_EN_Behavioral.vhd" "" { Text "C:/temp/NewCourseData/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/SR_Latch_EN_Behavioral.vhd" 11 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "SR_Latch_EN_Behavioral.vhd" "" { Text "C:/temp/NewCourseData/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/SR_Latch_EN_Behavioral.vhd" 24 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "QN GND " "Warning (13410): Pin \"QN\" is stuck at GND" {  } { { "SR_Latch_EN_Behavioral.vhd" "" { Text "C:/temp/NewCourseData/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/SR_Latch_EN_Behavioral.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "AddSub_nbit_Generic " "Warning: Ignored assignments for entity \"AddSub_nbit_Generic\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity AddSub_nbit_Generic -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity AddSub_nbit_Generic -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity AddSub_nbit_Generic -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity AddSub_nbit_Generic -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Combinational_Logic_Lab " "Warning: Ignored assignments for entity \"Combinational_Logic_Lab\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity Combinational_Logic_Lab -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity Combinational_Logic_Lab -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity Combinational_Logic_Lab -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity Combinational_Logic_Lab -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7 " "Info: Implemented 7 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Info: Implemented 2 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "2 " "Info: Implemented 2 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "249 " "Info: Peak virtual memory: 249 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 24 14:22:14 2019 " "Info: Processing ended: Thu Oct 24 14:22:14 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 24 14:22:15 2019 " "Info: Processing started: Thu Oct 24 14:22:15 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Combinational_Logic_Lab -c Combinational_Logic_Lab " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Combinational_Logic_Lab -c Combinational_Logic_Lab" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "Combinational_Logic_Lab EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design Combinational_Logic_Lab" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "c:/temp/quarus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/temp/quarus/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "c:/temp/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/NewCourseData/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/" 0 { } { { 0 { 0 ""} 0 13 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "5 5 " "Critical Warning: No exact pin location assignment(s) for 5 pins of 5 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q " "Info: Pin Q not assigned to an exact location on the device" {  } { { "c:/temp/quarus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/temp/quarus/quartus/bin/pin_planner.ppl" { Q } } } { "SR_Latch_EN_Behavioral.vhd" "" { Text "C:/temp/NewCourseData/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/SR_Latch_EN_Behavioral.vhd" 12 -1 0 } } { "c:/temp/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/NewCourseData/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/" 0 { } { { 0 { 0 ""} 0 4 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "QN " "Info: Pin QN not assigned to an exact location on the device" {  } { { "c:/temp/quarus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/temp/quarus/quartus/bin/pin_planner.ppl" { QN } } } { "SR_Latch_EN_Behavioral.vhd" "" { Text "C:/temp/NewCourseData/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/SR_Latch_EN_Behavioral.vhd" 12 -1 0 } } { "c:/temp/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { QN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/NewCourseData/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/" 0 { } { { 0 { 0 ""} 0 8 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S " "Info: Pin S not assigned to an exact location on the device" {  } { { "c:/temp/quarus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/temp/quarus/quartus/bin/pin_planner.ppl" { S } } } { "SR_Latch_EN_Behavioral.vhd" "" { Text "C:/temp/NewCourseData/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/SR_Latch_EN_Behavioral.vhd" 11 -1 0 } } { "c:/temp/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { S } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/NewCourseData/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/" 0 { } { { 0 { 0 ""} 0 5 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EN " "Info: Pin EN not assigned to an exact location on the device" {  } { { "c:/temp/quarus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/temp/quarus/quartus/bin/pin_planner.ppl" { EN } } } { "SR_Latch_EN_Behavioral.vhd" "" { Text "C:/temp/NewCourseData/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/SR_Latch_EN_Behavioral.vhd" 11 -1 0 } } { "c:/temp/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { EN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/NewCourseData/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/" 0 { } { { 0 { 0 ""} 0 7 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R " "Info: Pin R not assigned to an exact location on the device" {  } { { "c:/temp/quarus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/temp/quarus/quartus/bin/pin_planner.ppl" { R } } } { "SR_Latch_EN_Behavioral.vhd" "" { Text "C:/temp/NewCourseData/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/SR_Latch_EN_Behavioral.vhd" 11 -1 0 } } { "c:/temp/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { R } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/NewCourseData/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/" 0 { } { { 0 { 0 ""} 0 6 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "5 unused 3.3V 3 2 0 " "Info: Number of I/O pins in group: 5 (unused VREF, 3.3V VCCIO, 3 input, 2 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 40 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 44 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X13_Y0 X26_Y13 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X13_Y0 to location X26_Y13" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "2 " "Warning: Found 2 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q 0 " "Info: Pin \"Q\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "QN 0 " "Info: Pin \"QN\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "276 " "Info: Peak virtual memory: 276 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 24 14:22:19 2019 " "Info: Processing ended: Thu Oct 24 14:22:19 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 24 14:22:20 2019 " "Info: Processing started: Thu Oct 24 14:22:20 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Combinational_Logic_Lab -c Combinational_Logic_Lab " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off Combinational_Logic_Lab -c Combinational_Logic_Lab" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "240 " "Info: Peak virtual memory: 240 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 24 14:22:22 2019 " "Info: Processing ended: Thu Oct 24 14:22:22 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 24 14:22:23 2019 " "Info: Processing started: Thu Oct 24 14:22:23 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Combinational_Logic_Lab -c Combinational_Logic_Lab --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Combinational_Logic_Lab -c Combinational_Logic_Lab --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "Q\$latch " "Warning: Node \"Q\$latch\" is a latch" {  } { { "SR_Latch_EN_Behavioral.vhd" "" { Text "C:/temp/NewCourseData/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/SR_Latch_EN_Behavioral.vhd" 24 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "S " "Info: Assuming node \"S\" is a latch enable. Will not compute fmax for this pin." {  } { { "SR_Latch_EN_Behavioral.vhd" "" { Text "C:/temp/NewCourseData/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/SR_Latch_EN_Behavioral.vhd" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "R " "Info: Assuming node \"R\" is a latch enable. Will not compute fmax for this pin." {  } { { "SR_Latch_EN_Behavioral.vhd" "" { Text "C:/temp/NewCourseData/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/SR_Latch_EN_Behavioral.vhd" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "EN " "Info: Assuming node \"EN\" is a latch enable. Will not compute fmax for this pin." {  } { { "SR_Latch_EN_Behavioral.vhd" "" { Text "C:/temp/NewCourseData/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/SR_Latch_EN_Behavioral.vhd" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "Q~0 " "Info: Detected gated clock \"Q~0\" as buffer" {  } { { "SR_Latch_EN_Behavioral.vhd" "" { Text "C:/temp/NewCourseData/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/SR_Latch_EN_Behavioral.vhd" 12 -1 0 } } { "c:/temp/quarus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/temp/quarus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Q~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Q\$latch S S 3.308 ns register " "Info: tsu for register \"Q\$latch\" (data pin = \"S\", clock pin = \"S\") is 3.308 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.692 ns + Longest pin register " "Info: + Longest pin to register delay is 4.692 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.772 ns) 0.772 ns S 1 CLK PIN_AB10 2 " "Info: 1: + IC(0.000 ns) + CELL(0.772 ns) = 0.772 ns; Loc. = PIN_AB10; Fanout = 2; CLK Node = 'S'" {  } { { "c:/temp/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { S } "NODE_NAME" } } { "SR_Latch_EN_Behavioral.vhd" "" { Text "C:/temp/NewCourseData/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/SR_Latch_EN_Behavioral.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.766 ns) + CELL(0.154 ns) 4.692 ns Q\$latch 2 REG LCCOMB_X25_Y3_N26 1 " "Info: 2: + IC(3.766 ns) + CELL(0.154 ns) = 4.692 ns; Loc. = LCCOMB_X25_Y3_N26; Fanout = 1; REG Node = 'Q\$latch'" {  } { { "c:/temp/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "3.920 ns" { S Q$latch } "NODE_NAME" } } { "SR_Latch_EN_Behavioral.vhd" "" { Text "C:/temp/NewCourseData/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/SR_Latch_EN_Behavioral.vhd" 24 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.926 ns ( 19.74 % ) " "Info: Total cell delay = 0.926 ns ( 19.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.766 ns ( 80.26 % ) " "Info: Total interconnect delay = 3.766 ns ( 80.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/temp/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "4.692 ns" { S Q$latch } "NODE_NAME" } } { "c:/temp/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/temp/quarus/quartus/bin/Technology_Viewer.qrui" "4.692 ns" { S {} S~combout {} Q$latch {} } { 0.000ns 0.000ns 3.766ns } { 0.000ns 0.772ns 0.154ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.574 ns + " "Info: + Micro setup delay of destination is 0.574 ns" {  } { { "SR_Latch_EN_Behavioral.vhd" "" { Text "C:/temp/NewCourseData/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/SR_Latch_EN_Behavioral.vhd" 24 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "S destination 1.958 ns - Shortest register " "Info: - Shortest clock path from clock \"S\" to destination register is 1.958 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.772 ns) 0.772 ns S 1 CLK PIN_AB10 2 " "Info: 1: + IC(0.000 ns) + CELL(0.772 ns) = 0.772 ns; Loc. = PIN_AB10; Fanout = 2; CLK Node = 'S'" {  } { { "c:/temp/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { S } "NODE_NAME" } } { "SR_Latch_EN_Behavioral.vhd" "" { Text "C:/temp/NewCourseData/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/SR_Latch_EN_Behavioral.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.882 ns) + CELL(0.053 ns) 1.707 ns Q~0 2 COMB LCCOMB_X25_Y3_N20 1 " "Info: 2: + IC(0.882 ns) + CELL(0.053 ns) = 1.707 ns; Loc. = LCCOMB_X25_Y3_N20; Fanout = 1; COMB Node = 'Q~0'" {  } { { "c:/temp/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "0.935 ns" { S Q~0 } "NODE_NAME" } } { "SR_Latch_EN_Behavioral.vhd" "" { Text "C:/temp/NewCourseData/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/SR_Latch_EN_Behavioral.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.198 ns) + CELL(0.053 ns) 1.958 ns Q\$latch 3 REG LCCOMB_X25_Y3_N26 1 " "Info: 3: + IC(0.198 ns) + CELL(0.053 ns) = 1.958 ns; Loc. = LCCOMB_X25_Y3_N26; Fanout = 1; REG Node = 'Q\$latch'" {  } { { "c:/temp/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "0.251 ns" { Q~0 Q$latch } "NODE_NAME" } } { "SR_Latch_EN_Behavioral.vhd" "" { Text "C:/temp/NewCourseData/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/SR_Latch_EN_Behavioral.vhd" 24 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.878 ns ( 44.84 % ) " "Info: Total cell delay = 0.878 ns ( 44.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.080 ns ( 55.16 % ) " "Info: Total interconnect delay = 1.080 ns ( 55.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/temp/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "1.958 ns" { S Q~0 Q$latch } "NODE_NAME" } } { "c:/temp/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/temp/quarus/quartus/bin/Technology_Viewer.qrui" "1.958 ns" { S {} S~combout {} Q~0 {} Q$latch {} } { 0.000ns 0.000ns 0.882ns 0.198ns } { 0.000ns 0.772ns 0.053ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/temp/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "4.692 ns" { S Q$latch } "NODE_NAME" } } { "c:/temp/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/temp/quarus/quartus/bin/Technology_Viewer.qrui" "4.692 ns" { S {} S~combout {} Q$latch {} } { 0.000ns 0.000ns 3.766ns } { 0.000ns 0.772ns 0.154ns } "" } } { "c:/temp/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "1.958 ns" { S Q~0 Q$latch } "NODE_NAME" } } { "c:/temp/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/temp/quarus/quartus/bin/Technology_Viewer.qrui" "1.958 ns" { S {} S~combout {} Q~0 {} Q$latch {} } { 0.000ns 0.000ns 0.882ns 0.198ns } { 0.000ns 0.772ns 0.053ns 0.053ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "R Q Q\$latch 7.387 ns register " "Info: tco from clock \"R\" to destination pin \"Q\" through register \"Q\$latch\" is 7.387 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "R source 2.923 ns + Longest register " "Info: + Longest clock path from clock \"R\" to source register is 2.923 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.762 ns) 0.762 ns R 1 CLK PIN_D10 1 " "Info: 1: + IC(0.000 ns) + CELL(0.762 ns) = 0.762 ns; Loc. = PIN_D10; Fanout = 1; CLK Node = 'R'" {  } { { "c:/temp/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { R } "NODE_NAME" } } { "SR_Latch_EN_Behavioral.vhd" "" { Text "C:/temp/NewCourseData/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/SR_Latch_EN_Behavioral.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.756 ns) + CELL(0.154 ns) 2.672 ns Q~0 2 COMB LCCOMB_X25_Y3_N20 1 " "Info: 2: + IC(1.756 ns) + CELL(0.154 ns) = 2.672 ns; Loc. = LCCOMB_X25_Y3_N20; Fanout = 1; COMB Node = 'Q~0'" {  } { { "c:/temp/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "1.910 ns" { R Q~0 } "NODE_NAME" } } { "SR_Latch_EN_Behavioral.vhd" "" { Text "C:/temp/NewCourseData/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/SR_Latch_EN_Behavioral.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.198 ns) + CELL(0.053 ns) 2.923 ns Q\$latch 3 REG LCCOMB_X25_Y3_N26 1 " "Info: 3: + IC(0.198 ns) + CELL(0.053 ns) = 2.923 ns; Loc. = LCCOMB_X25_Y3_N26; Fanout = 1; REG Node = 'Q\$latch'" {  } { { "c:/temp/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "0.251 ns" { Q~0 Q$latch } "NODE_NAME" } } { "SR_Latch_EN_Behavioral.vhd" "" { Text "C:/temp/NewCourseData/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/SR_Latch_EN_Behavioral.vhd" 24 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.969 ns ( 33.15 % ) " "Info: Total cell delay = 0.969 ns ( 33.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.954 ns ( 66.85 % ) " "Info: Total interconnect delay = 1.954 ns ( 66.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/temp/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "2.923 ns" { R Q~0 Q$latch } "NODE_NAME" } } { "c:/temp/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/temp/quarus/quartus/bin/Technology_Viewer.qrui" "2.923 ns" { R {} R~combout {} Q~0 {} Q$latch {} } { 0.000ns 0.000ns 1.756ns 0.198ns } { 0.000ns 0.762ns 0.154ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "SR_Latch_EN_Behavioral.vhd" "" { Text "C:/temp/NewCourseData/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/SR_Latch_EN_Behavioral.vhd" 24 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.464 ns + Longest register pin " "Info: + Longest register to pin delay is 4.464 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Q\$latch 1 REG LCCOMB_X25_Y3_N26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X25_Y3_N26; Fanout = 1; REG Node = 'Q\$latch'" {  } { { "c:/temp/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q$latch } "NODE_NAME" } } { "SR_Latch_EN_Behavioral.vhd" "" { Text "C:/temp/NewCourseData/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/SR_Latch_EN_Behavioral.vhd" 24 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.320 ns) + CELL(2.144 ns) 4.464 ns Q 2 PIN PIN_L2 0 " "Info: 2: + IC(2.320 ns) + CELL(2.144 ns) = 4.464 ns; Loc. = PIN_L2; Fanout = 0; PIN Node = 'Q'" {  } { { "c:/temp/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "4.464 ns" { Q$latch Q } "NODE_NAME" } } { "SR_Latch_EN_Behavioral.vhd" "" { Text "C:/temp/NewCourseData/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/SR_Latch_EN_Behavioral.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.144 ns ( 48.03 % ) " "Info: Total cell delay = 2.144 ns ( 48.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.320 ns ( 51.97 % ) " "Info: Total interconnect delay = 2.320 ns ( 51.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/temp/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "4.464 ns" { Q$latch Q } "NODE_NAME" } } { "c:/temp/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/temp/quarus/quartus/bin/Technology_Viewer.qrui" "4.464 ns" { Q$latch {} Q {} } { 0.000ns 2.320ns } { 0.000ns 2.144ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/temp/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "2.923 ns" { R Q~0 Q$latch } "NODE_NAME" } } { "c:/temp/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/temp/quarus/quartus/bin/Technology_Viewer.qrui" "2.923 ns" { R {} R~combout {} Q~0 {} Q$latch {} } { 0.000ns 0.000ns 1.756ns 0.198ns } { 0.000ns 0.762ns 0.154ns 0.053ns } "" } } { "c:/temp/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "4.464 ns" { Q$latch Q } "NODE_NAME" } } { "c:/temp/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/temp/quarus/quartus/bin/Technology_Viewer.qrui" "4.464 ns" { Q$latch {} Q {} } { 0.000ns 2.320ns } { 0.000ns 2.144ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Q\$latch S R -1.769 ns register " "Info: th for register \"Q\$latch\" (data pin = \"S\", clock pin = \"R\") is -1.769 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "R destination 2.923 ns + Longest register " "Info: + Longest clock path from clock \"R\" to destination register is 2.923 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.762 ns) 0.762 ns R 1 CLK PIN_D10 1 " "Info: 1: + IC(0.000 ns) + CELL(0.762 ns) = 0.762 ns; Loc. = PIN_D10; Fanout = 1; CLK Node = 'R'" {  } { { "c:/temp/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { R } "NODE_NAME" } } { "SR_Latch_EN_Behavioral.vhd" "" { Text "C:/temp/NewCourseData/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/SR_Latch_EN_Behavioral.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.756 ns) + CELL(0.154 ns) 2.672 ns Q~0 2 COMB LCCOMB_X25_Y3_N20 1 " "Info: 2: + IC(1.756 ns) + CELL(0.154 ns) = 2.672 ns; Loc. = LCCOMB_X25_Y3_N20; Fanout = 1; COMB Node = 'Q~0'" {  } { { "c:/temp/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "1.910 ns" { R Q~0 } "NODE_NAME" } } { "SR_Latch_EN_Behavioral.vhd" "" { Text "C:/temp/NewCourseData/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/SR_Latch_EN_Behavioral.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.198 ns) + CELL(0.053 ns) 2.923 ns Q\$latch 3 REG LCCOMB_X25_Y3_N26 1 " "Info: 3: + IC(0.198 ns) + CELL(0.053 ns) = 2.923 ns; Loc. = LCCOMB_X25_Y3_N26; Fanout = 1; REG Node = 'Q\$latch'" {  } { { "c:/temp/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "0.251 ns" { Q~0 Q$latch } "NODE_NAME" } } { "SR_Latch_EN_Behavioral.vhd" "" { Text "C:/temp/NewCourseData/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/SR_Latch_EN_Behavioral.vhd" 24 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.969 ns ( 33.15 % ) " "Info: Total cell delay = 0.969 ns ( 33.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.954 ns ( 66.85 % ) " "Info: Total interconnect delay = 1.954 ns ( 66.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/temp/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "2.923 ns" { R Q~0 Q$latch } "NODE_NAME" } } { "c:/temp/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/temp/quarus/quartus/bin/Technology_Viewer.qrui" "2.923 ns" { R {} R~combout {} Q~0 {} Q$latch {} } { 0.000ns 0.000ns 1.756ns 0.198ns } { 0.000ns 0.762ns 0.154ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "SR_Latch_EN_Behavioral.vhd" "" { Text "C:/temp/NewCourseData/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/SR_Latch_EN_Behavioral.vhd" 24 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.692 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.692 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.772 ns) 0.772 ns S 1 CLK PIN_AB10 2 " "Info: 1: + IC(0.000 ns) + CELL(0.772 ns) = 0.772 ns; Loc. = PIN_AB10; Fanout = 2; CLK Node = 'S'" {  } { { "c:/temp/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { S } "NODE_NAME" } } { "SR_Latch_EN_Behavioral.vhd" "" { Text "C:/temp/NewCourseData/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/SR_Latch_EN_Behavioral.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.766 ns) + CELL(0.154 ns) 4.692 ns Q\$latch 2 REG LCCOMB_X25_Y3_N26 1 " "Info: 2: + IC(3.766 ns) + CELL(0.154 ns) = 4.692 ns; Loc. = LCCOMB_X25_Y3_N26; Fanout = 1; REG Node = 'Q\$latch'" {  } { { "c:/temp/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "3.920 ns" { S Q$latch } "NODE_NAME" } } { "SR_Latch_EN_Behavioral.vhd" "" { Text "C:/temp/NewCourseData/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/SR_Latch_EN_Behavioral.vhd" 24 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.926 ns ( 19.74 % ) " "Info: Total cell delay = 0.926 ns ( 19.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.766 ns ( 80.26 % ) " "Info: Total interconnect delay = 3.766 ns ( 80.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/temp/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "4.692 ns" { S Q$latch } "NODE_NAME" } } { "c:/temp/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/temp/quarus/quartus/bin/Technology_Viewer.qrui" "4.692 ns" { S {} S~combout {} Q$latch {} } { 0.000ns 0.000ns 3.766ns } { 0.000ns 0.772ns 0.154ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/temp/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "2.923 ns" { R Q~0 Q$latch } "NODE_NAME" } } { "c:/temp/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/temp/quarus/quartus/bin/Technology_Viewer.qrui" "2.923 ns" { R {} R~combout {} Q~0 {} Q$latch {} } { 0.000ns 0.000ns 1.756ns 0.198ns } { 0.000ns 0.762ns 0.154ns 0.053ns } "" } } { "c:/temp/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "4.692 ns" { S Q$latch } "NODE_NAME" } } { "c:/temp/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/temp/quarus/quartus/bin/Technology_Viewer.qrui" "4.692 ns" { S {} S~combout {} Q$latch {} } { 0.000ns 0.000ns 3.766ns } { 0.000ns 0.772ns 0.154ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "185 " "Info: Peak virtual memory: 185 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 24 14:22:23 2019 " "Info: Processing ended: Thu Oct 24 14:22:23 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 21 s " "Info: Quartus II Full Compilation was successful. 0 errors, 21 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
