<?xml version="1.0" encoding="utf-8"?><!DOCTYPE topic  PUBLIC '-//OASIS//DTD DITA Topic//EN'  'topic.dtd'><topic id="GUID_8C9B80C4-EE76-4AF0-8A58-86CB3AF64734"><title>VCCNPU</title><body><section id="SECTION_E9FC20CF-C641-4916-84FC-8E14B4ED3200" /><section id="SECTION_Power_Integrity_Processor_Power_Rails_8C9B80C4-EE76-4AF0-8A58-86CB3AF64734_E9FC20CF-C641-4916-84FC-8E14B4ED3200_Settings"><table id="TABLE_Power_Integrity_Processor_Power_Rails_8C9B80C4-EE76-4AF0-8A58-86CB3AF64734_E9FC20CF-C641-4916-84FC-8E14B4ED3200_Settings_1"><title>Reference Layout Design</title><tgroup cols="3"><thead><row><entry>Index</entry><entry>Design Note</entry><entry>Reference Design</entry></row></thead><tbody><row><entry><p>1</p></entry><entry><p>Design solid planes for a continuous current flow path from VR output to BGA.</p><p>Please see reference image as an example of feasible placement.</p></entry><entry><p>VCCNPU_T3_1</p></entry></row><row><entry><p>2</p></entry><entry><p>Adjacent solid ground to power planes for good return path.</p></entry><entry><p /></entry></row><row><entry><p>3</p></entry><entry><p>Sense pins routed as differential pair to VR. Avoid routing adjacent to noisy power plane and have adjacent solid ground plane for good return path.</p></entry><entry><p /></entry></row></tbody></tgroup></table><fig id="FIG_vccnpu_t3_1_1"><title>VCCNPU_T3_1</title><image href="FIG_vccnpu_t3_1_1.png" scalefit="yes" id="IMG_vccnpu_t3_1_1_png" /></fig><table id="TABLE_Power_Integrity_Processor_Power_Rails_8C9B80C4-EE76-4AF0-8A58-86CB3AF64734_E9FC20CF-C641-4916-84FC-8E14B4ED3200_Settings_2"><title>Notes</title><tgroup cols="1"><thead><row><entry>Note</entry></row></thead><tbody><row><entry><p>1. Smaller capacitors should be placed closest to the package. For example: Package -&gt; 0201 -&gt; 0402 -&gt; 0603 -&gt; Bulk -&gt; VR.</p></entry></row><row><entry><p>2. For bottom layer capacitor placement, place 0402, 0603 capacitors directly under the package and cannot be placed at the edge.</p></entry></row><row><entry><p>3. Capacitors recommendation based on VR solution with 150kHz VR bandwidth or 600kHz switching frequency, assuming BW=1/4 of Fsw.</p></entry></row><row><entry><p>4. Align capacitor pads along current flow path form VR to package. Make sure decoupling capacitors have power/ ground via pairs connected as close as possible to the capacitor's pads.</p></entry></row><row><entry><p>5. Use MLCC components with 6.3V voltage rating.</p></entry></row><row><entry><p>6. Please refer to acoustic noise mitigation technical advisory document #575216 for more details.</p></entry></row></tbody></tgroup></table><table id="TABLE_Power_Integrity_Processor_Power_Rails_8C9B80C4-EE76-4AF0-8A58-86CB3AF64734_E9FC20CF-C641-4916-84FC-8E14B4ED3200_Settings_3" scale="60"><title>Decoupling Solution And Filter Recommendation</title><tgroup cols="6"><thead><row valign="top"><entry outputclass="rotate90">Component Placement</entry><entry outputclass="rotate90">Form Factor</entry><entry outputclass="rotate90">Value</entry><entry outputclass="rotate90">Quantity</entry><entry outputclass="rotate90">Note</entry><entry outputclass="rotate90">Reference Design</entry></row></thead><tbody><row><entry><p>Primary side</p></entry><entry><p>0603</p></entry><entry><p>22 uF</p></entry><entry><p>4</p></entry><entry><p /></entry><entry><p>VCCNPU_T3_2</p></entry></row><row><entry><p>Secondary side</p></entry><entry><p>0402</p></entry><entry><p>10 uF</p></entry><entry><p>8</p></entry><entry><p /></entry><entry><p>VCCNPU_T3_3</p></entry></row><row><entry><p>Secondary side</p></entry><entry><p>0603</p></entry><entry><p>22 uF</p></entry><entry><p>8</p></entry><entry><p /></entry><entry><p>VCCNPU_T3_3</p></entry></row><row><entry><p>Secondary side</p></entry><entry><p>7343</p></entry><entry><p>220 uF</p></entry><entry><p>4</p></entry><entry><p>Recommended capacitor ESR=4.5mohm with 2V voltage rating</p></entry><entry><p>VCCNPU_T3_3</p></entry></row><row><entry><p>Secondary side</p></entry><entry><p>0603</p></entry><entry><p>Placeholder</p></entry><entry><p>1</p></entry><entry><p /></entry><entry><p>VCCNPU_T3_3</p></entry></row></tbody></tgroup></table><fig id="FIG_vccnpu_t3_2_1"><title>VCCNPU_T3_2</title><image href="FIG_vccnpu_t3_2_1.png" scalefit="yes" id="IMG_vccnpu_t3_2_1_png" /></fig><fig id="FIG_vccnpu_t3_3_1"><title>VCCNPU_T3_3</title><image href="FIG_vccnpu_t3_3_1.png" scalefit="yes" id="IMG_vccnpu_t3_3_1_png" /></fig></section></body></topic>