$date
	Tue Mar 03 12:21:34 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module jkff_tb $end
$var wire 1 ! o2 $end
$var wire 1 " o1 $end
$var reg 1 # I1 $end
$var reg 1 $ I2 $end
$var reg 1 % I3 $end
$scope module s1 $end
$var wire 1 % clk $end
$var wire 1 # j $end
$var wire 1 $ k $end
$var reg 1 " q $end
$var reg 1 ! qbar $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1%
1$
0#
0"
1!
$end
#10
0%
1#
#20
0!
1"
1%
0$
#30
