{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1607008568098 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607008568098 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 03 20:46:07 2020 " "Processing started: Thu Dec 03 20:46:07 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607008568098 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607008568098 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ArithmeticLogicalUnit -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ArithmeticLogicalUnit -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607008568098 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1607008570516 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1607008570516 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\" ALU.vhd(31) " "VHDL syntax error at ALU.vhd(31) near text \")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "ALU.vhd" "" { Text "C:/Users/aravi/Desktop/IITB/Courses/2020-21 Autumn/EE 224/Course Project/Part A/ALU.vhd" 31 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607008597936 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"component\";  expecting \";\", or an identifier (\"component\" is a reserved keyword), or \"entity\" ALU.vhd(42) " "VHDL syntax error at ALU.vhd(42) near text \"component\";  expecting \";\", or an identifier (\"component\" is a reserved keyword), or \"entity\"" {  } { { "ALU.vhd" "" { Text "C:/Users/aravi/Desktop/IITB/Courses/2020-21 Autumn/EE 224/Course Project/Part A/ALU.vhd" 42 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607008597936 ""}
{ "Error" "EVRFX_VHDL_ERROR_MISMATCH_ON_LABEL" "ALU ALU.vhd(123) " "VHDL syntax error at ALU.vhd(123): name used in construct must match previously specified name \"ALU\"" {  } { { "ALU.vhd" "" { Text "C:/Users/aravi/Desktop/IITB/Courses/2020-21 Autumn/EE 224/Course Project/Part A/ALU.vhd" 123 0 0 } }  } 0 10396 "VHDL syntax error at %2!s!: name used in construct must match previously specified name \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607008597944 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "ALU ALU.vhd(6) " "Ignored construct ALU at ALU.vhd(6) due to previous errors" {  } { { "ALU.vhd" "" { Text "C:/Users/aravi/Desktop/IITB/Courses/2020-21 Autumn/EE 224/Course Project/Part A/ALU.vhd" 6 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1607008597944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 0 0 " "Found 0 design units, including 0 entities, in source file alu.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607008597944 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\" ALU_2.vhd(31) " "VHDL syntax error at ALU_2.vhd(31) near text \")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "ALU_2.vhd" "" { Text "C:/Users/aravi/Desktop/IITB/Courses/2020-21 Autumn/EE 224/Course Project/Part A/ALU_2.vhd" 31 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607008597944 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"component\";  expecting \";\", or an identifier (\"component\" is a reserved keyword), or \"entity\" ALU_2.vhd(42) " "VHDL syntax error at ALU_2.vhd(42) near text \"component\";  expecting \";\", or an identifier (\"component\" is a reserved keyword), or \"entity\"" {  } { { "ALU_2.vhd" "" { Text "C:/Users/aravi/Desktop/IITB/Courses/2020-21 Autumn/EE 224/Course Project/Part A/ALU_2.vhd" 42 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607008597944 ""}
{ "Error" "EVRFX_VHDL_ERROR_MISMATCH_ON_LABEL" "ALU ALU_2.vhd(123) " "VHDL syntax error at ALU_2.vhd(123): name used in construct must match previously specified name \"ALU\"" {  } { { "ALU_2.vhd" "" { Text "C:/Users/aravi/Desktop/IITB/Courses/2020-21 Autumn/EE 224/Course Project/Part A/ALU_2.vhd" 123 0 0 } }  } 0 10396 "VHDL syntax error at %2!s!: name used in construct must match previously specified name \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607008597944 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "ALU ALU_2.vhd(6) " "Ignored construct ALU at ALU_2.vhd(6) due to previous errors" {  } { { "ALU_2.vhd" "" { Text "C:/Users/aravi/Desktop/IITB/Courses/2020-21 Autumn/EE 224/Course Project/Part A/ALU_2.vhd" 6 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1607008597944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_2.vhd 0 0 " "Found 0 design units, including 0 entities, in source file alu_2.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607008597944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp_xor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comp_xor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comp_xor-dataflow " "Found design unit 1: comp_xor-dataflow" {  } { { "comp_xor.vhd" "" { Text "C:/Users/aravi/Desktop/IITB/Courses/2020-21 Autumn/EE 224/Course Project/Part A/comp_xor.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607008597954 ""} { "Info" "ISGN_ENTITY_NAME" "1 comp_xor " "Found entity 1: comp_xor" {  } { { "comp_xor.vhd" "" { Text "C:/Users/aravi/Desktop/IITB/Courses/2020-21 Autumn/EE 224/Course Project/Part A/comp_xor.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607008597954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607008597954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp_nand.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comp_nand.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comp_nand-dataflow " "Found design unit 1: comp_nand-dataflow" {  } { { "comp_nand.vhd" "" { Text "C:/Users/aravi/Desktop/IITB/Courses/2020-21 Autumn/EE 224/Course Project/Part A/comp_nand.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607008597970 ""} { "Info" "ISGN_ENTITY_NAME" "1 comp_nand " "Found entity 1: comp_nand" {  } { { "comp_nand.vhd" "" { Text "C:/Users/aravi/Desktop/IITB/Courses/2020-21 Autumn/EE 224/Course Project/Part A/comp_nand.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607008597970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607008597970 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \"end\", or \"(\", or an identifier (\"if\" is a reserved keyword), or a concurrent statement mux.vhd(19) " "VHDL syntax error at mux.vhd(19) near text \"if\";  expecting \"end\", or \"(\", or an identifier (\"if\" is a reserved keyword), or a concurrent statement" {  } { { "mux.vhd" "" { Text "C:/Users/aravi/Desktop/IITB/Courses/2020-21 Autumn/EE 224/Course Project/Part A/mux.vhd" 19 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607008597970 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"else\";  expecting \"end\", or \"(\", or an identifier (\"else\" is a reserved keyword), or a concurrent statement mux.vhd(22) " "VHDL syntax error at mux.vhd(22) near text \"else\";  expecting \"end\", or \"(\", or an identifier (\"else\" is a reserved keyword), or a concurrent statement" {  } { { "mux.vhd" "" { Text "C:/Users/aravi/Desktop/IITB/Courses/2020-21 Autumn/EE 224/Course Project/Part A/mux.vhd" 22 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607008597970 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\" mux.vhd(24) " "VHDL syntax error at mux.vhd(24) near text \"if\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\"" {  } { { "mux.vhd" "" { Text "C:/Users/aravi/Desktop/IITB/Courses/2020-21 Autumn/EE 224/Course Project/Part A/mux.vhd" 24 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607008597970 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"else\";  expecting \"end\", or \"(\", or an identifier (\"else\" is a reserved keyword), or a concurrent statement mux.vhd(29) " "VHDL syntax error at mux.vhd(29) near text \"else\";  expecting \"end\", or \"(\", or an identifier (\"else\" is a reserved keyword), or a concurrent statement" {  } { { "mux.vhd" "" { Text "C:/Users/aravi/Desktop/IITB/Courses/2020-21 Autumn/EE 224/Course Project/Part A/mux.vhd" 29 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607008597970 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\" mux.vhd(31) " "VHDL syntax error at mux.vhd(31) near text \"if\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\"" {  } { { "mux.vhd" "" { Text "C:/Users/aravi/Desktop/IITB/Courses/2020-21 Autumn/EE 224/Course Project/Part A/mux.vhd" 31 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607008597970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 0 0 " "Found 0 design units, including 0 entities, in source file mux.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607008597970 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\" comp_sub.vhd(12) " "VHDL syntax error at comp_sub.vhd(12) near text \")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "comp_sub.vhd" "" { Text "C:/Users/aravi/Desktop/IITB/Courses/2020-21 Autumn/EE 224/Course Project/Part A/comp_sub.vhd" 12 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607008597985 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\" comp_sub.vhd(22) " "VHDL syntax error at comp_sub.vhd(22) near text \")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "comp_sub.vhd" "" { Text "C:/Users/aravi/Desktop/IITB/Courses/2020-21 Autumn/EE 224/Course Project/Part A/comp_sub.vhd" 22 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607008597985 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\" comp_sub.vhd(32) " "VHDL syntax error at comp_sub.vhd(32) near text \")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "comp_sub.vhd" "" { Text "C:/Users/aravi/Desktop/IITB/Courses/2020-21 Autumn/EE 224/Course Project/Part A/comp_sub.vhd" 32 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607008597985 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"begin\";  expecting an identifier (\"begin\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\" comp_sub.vhd(44) " "VHDL syntax error at comp_sub.vhd(44) near text \"begin\";  expecting an identifier (\"begin\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "comp_sub.vhd" "" { Text "C:/Users/aravi/Desktop/IITB/Courses/2020-21 Autumn/EE 224/Course Project/Part A/comp_sub.vhd" 44 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607008597985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp_sub.vhd 0 0 " "Found 0 design units, including 0 entities, in source file comp_sub.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607008597985 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\" comp_add.vhd(12) " "VHDL syntax error at comp_add.vhd(12) near text \")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "comp_add.vhd" "" { Text "C:/Users/aravi/Desktop/IITB/Courses/2020-21 Autumn/EE 224/Course Project/Part A/comp_add.vhd" 12 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607008597985 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\" comp_add.vhd(22) " "VHDL syntax error at comp_add.vhd(22) near text \")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "comp_add.vhd" "" { Text "C:/Users/aravi/Desktop/IITB/Courses/2020-21 Autumn/EE 224/Course Project/Part A/comp_add.vhd" 22 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607008597985 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\" comp_add.vhd(32) " "VHDL syntax error at comp_add.vhd(32) near text \")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "comp_add.vhd" "" { Text "C:/Users/aravi/Desktop/IITB/Courses/2020-21 Autumn/EE 224/Course Project/Part A/comp_add.vhd" 32 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607008597985 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"begin\";  expecting an identifier (\"begin\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\" comp_add.vhd(44) " "VHDL syntax error at comp_add.vhd(44) near text \"begin\";  expecting an identifier (\"begin\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "comp_add.vhd" "" { Text "C:/Users/aravi/Desktop/IITB/Courses/2020-21 Autumn/EE 224/Course Project/Part A/comp_add.vhd" 44 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607008597985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp_add.vhd 0 0 " "Found 0 design units, including 0 entities, in source file comp_add.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607008598001 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"and\";  expecting \";\" GPGG.vhd(18) " "VHDL syntax error at GPGG.vhd(18) near text \"and\";  expecting \";\"" {  } { { "GPGG.vhd" "" { Text "C:/Users/aravi/Desktop/IITB/Courses/2020-21 Autumn/EE 224/Course Project/Part A/GPGG.vhd" 18 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607008598001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpgg.vhd 0 0 " "Found 0 design units, including 0 entities, in source file gpgg.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607008598001 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"and\";  expecting \";\" GG.vhd(18) " "VHDL syntax error at GG.vhd(18) near text \"and\";  expecting \";\"" {  } { { "GG.vhd" "" { Text "C:/Users/aravi/Desktop/IITB/Courses/2020-21 Autumn/EE 224/Course Project/Part A/GG.vhd" 18 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607008598017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gg.vhd 0 0 " "Found 0 design units, including 0 entities, in source file gg.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607008598017 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \"end\", or \"(\", or an identifier (\"if\" is a reserved keyword), or a concurrent statement comp_zero.vhd(18) " "VHDL syntax error at comp_zero.vhd(18) near text \"if\";  expecting \"end\", or \"(\", or an identifier (\"if\" is a reserved keyword), or a concurrent statement" {  } { { "comp_zero.vhd" "" { Text "C:/Users/aravi/Desktop/IITB/Courses/2020-21 Autumn/EE 224/Course Project/Part A/comp_zero.vhd" 18 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607008598017 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"else\";  expecting \"end\", or \"(\", or an identifier (\"else\" is a reserved keyword), or a concurrent statement comp_zero.vhd(20) " "VHDL syntax error at comp_zero.vhd(20) near text \"else\";  expecting \"end\", or \"(\", or an identifier (\"else\" is a reserved keyword), or a concurrent statement" {  } { { "comp_zero.vhd" "" { Text "C:/Users/aravi/Desktop/IITB/Courses/2020-21 Autumn/EE 224/Course Project/Part A/comp_zero.vhd" 20 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607008598017 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\" comp_zero.vhd(22) " "VHDL syntax error at comp_zero.vhd(22) near text \"if\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\"" {  } { { "comp_zero.vhd" "" { Text "C:/Users/aravi/Desktop/IITB/Courses/2020-21 Autumn/EE 224/Course Project/Part A/comp_zero.vhd" 22 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607008598017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp_zero.vhd 0 0 " "Found 0 design units, including 0 entities, in source file comp_zero.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607008598017 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \"end\", or \"(\", or an identifier (\"if\" is a reserved keyword), or a concurrent statement mux2.vhd(19) " "VHDL syntax error at mux2.vhd(19) near text \"if\";  expecting \"end\", or \"(\", or an identifier (\"if\" is a reserved keyword), or a concurrent statement" {  } { { "mux2.vhd" "" { Text "C:/Users/aravi/Desktop/IITB/Courses/2020-21 Autumn/EE 224/Course Project/Part A/mux2.vhd" 19 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607008598017 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"else\";  expecting \"end\", or \"(\", or an identifier (\"else\" is a reserved keyword), or a concurrent statement mux2.vhd(22) " "VHDL syntax error at mux2.vhd(22) near text \"else\";  expecting \"end\", or \"(\", or an identifier (\"else\" is a reserved keyword), or a concurrent statement" {  } { { "mux2.vhd" "" { Text "C:/Users/aravi/Desktop/IITB/Courses/2020-21 Autumn/EE 224/Course Project/Part A/mux2.vhd" 22 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607008598017 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\" mux2.vhd(24) " "VHDL syntax error at mux2.vhd(24) near text \"if\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\"" {  } { { "mux2.vhd" "" { Text "C:/Users/aravi/Desktop/IITB/Courses/2020-21 Autumn/EE 224/Course Project/Part A/mux2.vhd" 24 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607008598017 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"else\";  expecting \"end\", or \"(\", or an identifier (\"else\" is a reserved keyword), or a concurrent statement mux2.vhd(29) " "VHDL syntax error at mux2.vhd(29) near text \"else\";  expecting \"end\", or \"(\", or an identifier (\"else\" is a reserved keyword), or a concurrent statement" {  } { { "mux2.vhd" "" { Text "C:/Users/aravi/Desktop/IITB/Courses/2020-21 Autumn/EE 224/Course Project/Part A/mux2.vhd" 29 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607008598017 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\" mux2.vhd(31) " "VHDL syntax error at mux2.vhd(31) near text \"if\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\"" {  } { { "mux2.vhd" "" { Text "C:/Users/aravi/Desktop/IITB/Courses/2020-21 Autumn/EE 224/Course Project/Part A/mux2.vhd" 31 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607008598017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.vhd 0 0 " "Found 0 design units, including 0 entities, in source file mux2.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607008598017 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 31 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 31 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4792 " "Peak virtual memory: 4792 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607008598302 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Dec 03 20:46:38 2020 " "Processing ended: Thu Dec 03 20:46:38 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607008598302 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607008598302 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607008598302 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1607008598302 ""}
