# Single-Cycle-MIPS-Processor
### The repository has the implementation of a 32-bit single cycle MIPS processor besed on Harvard architecture. The processor consists of: <br/>
- Datapath
- Control unit 
- Memories (Data memory and Instruction memory)
<br/>
<img src = "https:\\Users\Noura Medhat\Pictures\Screenshots\Single-Cycle MIPS Processor microarchitecture.png", title = "Single-Cycle MIPS Processor microarchitecture">

