digraph dcn_bw_update_from_pplib_fclks {  
"1000100" [label = "(METHOD,dcn_bw_update_from_pplib_fclks)" ]
"1000251" [label = "(METHOD_RETURN,void)" ]
"1000101" [label = "(PARAM,struct dc *dc)" ]
"1000102" [label = "(PARAM,struct dm_pp_clock_levels_with_voltage *fclks)" ]
"1000108" [label = "(ASSERT,ASSERT(fclks->num_levels))" ]
"1000112" [label = "(<operator>.assignment,vmin0p65_idx = 0)" ]
"1000115" [label = "(<operator>.assignment,vmid0p72_idx = fclks->num_levels > 2 ? fclks->num_levels - 3 : 0)" ]
"1000117" [label = "(<operator>.conditional,fclks->num_levels > 2 ? fclks->num_levels - 3 : 0)" ]
"1000118" [label = "(<operator>.greaterThan,fclks->num_levels > 2)" ]
"1000123" [label = "(<operator>.subtraction,fclks->num_levels - 3)" ]
"1000129" [label = "(<operator>.assignment,vnom0p8_idx = fclks->num_levels > 1 ? fclks->num_levels - 2 : 0)" ]
"1000131" [label = "(<operator>.conditional,fclks->num_levels > 1 ? fclks->num_levels - 2 : 0)" ]
"1000132" [label = "(<operator>.greaterThan,fclks->num_levels > 1)" ]
"1000137" [label = "(<operator>.subtraction,fclks->num_levels - 2)" ]
"1000143" [label = "(<operator>.assignment,vmax0p9_idx = fclks->num_levels > 0 ? fclks->num_levels - 1 : 0)" ]
"1000145" [label = "(<operator>.conditional,fclks->num_levels > 0 ? fclks->num_levels - 1 : 0)" ]
"1000146" [label = "(<operator>.greaterThan,fclks->num_levels > 0)" ]
"1000151" [label = "(<operator>.subtraction,fclks->num_levels - 1)" ]
"1000157" [label = "(<operator>.assignment,dc->dcn_soc->fabric_and_dram_bandwidth_vmin0p65 =\n\t\t32 * (fclks->data[vmin0p65_idx].clocks_in_khz / 1000.0) / 1000.0)" ]
"1000163" [label = "(<operator>.multiplication,32 * (fclks->data[vmin0p65_idx].clocks_in_khz / 1000.0) / 1000.0)" ]
"1000165" [label = "(<operator>.division,(fclks->data[vmin0p65_idx].clocks_in_khz / 1000.0) / 1000.0)" ]
"1000166" [label = "(<operator>.division,fclks->data[vmin0p65_idx].clocks_in_khz / 1000.0)" ]
"1000176" [label = "(<operator>.assignment,dc->dcn_soc->fabric_and_dram_bandwidth_vmid0p72 =\n\t\tdc->dcn_soc->number_of_channels *\n\t\t(fclks->data[vmid0p72_idx].clocks_in_khz / 1000.0)\n\t\t* ddr4_dram_factor_single_Channel / 1000.0)" ]
"1000182" [label = "(<operator>.multiplication,dc->dcn_soc->number_of_channels *\n\t\t(fclks->data[vmid0p72_idx].clocks_in_khz / 1000.0)\n\t\t* ddr4_dram_factor_single_Channel / 1000.0)" ]
"1000188" [label = "(<operator>.multiplication,(fclks->data[vmid0p72_idx].clocks_in_khz / 1000.0)\n\t\t* ddr4_dram_factor_single_Channel / 1000.0)" ]
"1000189" [label = "(<operator>.division,fclks->data[vmid0p72_idx].clocks_in_khz / 1000.0)" ]
"1000198" [label = "(<operator>.division,ddr4_dram_factor_single_Channel / 1000.0)" ]
"1000201" [label = "(<operator>.assignment,dc->dcn_soc->fabric_and_dram_bandwidth_vnom0p8 =\n\t\tdc->dcn_soc->number_of_channels *\n\t\t(fclks->data[vnom0p8_idx].clocks_in_khz / 1000.0)\n\t\t* ddr4_dram_factor_single_Channel / 1000.0)" ]
"1000207" [label = "(<operator>.multiplication,dc->dcn_soc->number_of_channels *\n\t\t(fclks->data[vnom0p8_idx].clocks_in_khz / 1000.0)\n\t\t* ddr4_dram_factor_single_Channel / 1000.0)" ]
"1000213" [label = "(<operator>.multiplication,(fclks->data[vnom0p8_idx].clocks_in_khz / 1000.0)\n\t\t* ddr4_dram_factor_single_Channel / 1000.0)" ]
"1000214" [label = "(<operator>.division,fclks->data[vnom0p8_idx].clocks_in_khz / 1000.0)" ]
"1000223" [label = "(<operator>.division,ddr4_dram_factor_single_Channel / 1000.0)" ]
"1000226" [label = "(<operator>.assignment,dc->dcn_soc->fabric_and_dram_bandwidth_vmax0p9 =\n\t\tdc->dcn_soc->number_of_channels *\n\t\t(fclks->data[vmax0p9_idx].clocks_in_khz / 1000.0)\n\t\t* ddr4_dram_factor_single_Channel / 1000.0)" ]
"1000232" [label = "(<operator>.multiplication,dc->dcn_soc->number_of_channels *\n\t\t(fclks->data[vmax0p9_idx].clocks_in_khz / 1000.0)\n\t\t* ddr4_dram_factor_single_Channel / 1000.0)" ]
"1000238" [label = "(<operator>.multiplication,(fclks->data[vmax0p9_idx].clocks_in_khz / 1000.0)\n\t\t* ddr4_dram_factor_single_Channel / 1000.0)" ]
"1000239" [label = "(<operator>.division,fclks->data[vmax0p9_idx].clocks_in_khz / 1000.0)" ]
"1000248" [label = "(<operator>.division,ddr4_dram_factor_single_Channel / 1000.0)" ]
"1000124" [label = "(<operator>.indirectFieldAccess,fclks->num_levels)" ]
"1000126" [label = "(FIELD_IDENTIFIER,num_levels,num_levels)" ]
"1000138" [label = "(<operator>.indirectFieldAccess,fclks->num_levels)" ]
"1000140" [label = "(FIELD_IDENTIFIER,num_levels,num_levels)" ]
"1000152" [label = "(<operator>.indirectFieldAccess,fclks->num_levels)" ]
"1000154" [label = "(FIELD_IDENTIFIER,num_levels,num_levels)" ]
  "1000129" -> "1000251"  [ label = "DDG: vnom0p8_idx"] 
  "1000108" -> "1000251"  [ label = "DDG: ASSERT(fclks->num_levels)"] 
  "1000189" -> "1000251"  [ label = "DDG: fclks->data[vmid0p72_idx].clocks_in_khz"] 
  "1000201" -> "1000251"  [ label = "DDG: dc->dcn_soc->number_of_channels *\n\t\t(fclks->data[vnom0p8_idx].clocks_in_khz / 1000.0)\n\t\t* ddr4_dram_factor_single_Channel / 1000.0"] 
  "1000117" -> "1000251"  [ label = "DDG: fclks->num_levels > 2"] 
  "1000226" -> "1000251"  [ label = "DDG: dc->dcn_soc->number_of_channels *\n\t\t(fclks->data[vmax0p9_idx].clocks_in_khz / 1000.0)\n\t\t* ddr4_dram_factor_single_Channel / 1000.0"] 
  "1000176" -> "1000251"  [ label = "DDG: dc->dcn_soc->number_of_channels *\n\t\t(fclks->data[vmid0p72_idx].clocks_in_khz / 1000.0)\n\t\t* ddr4_dram_factor_single_Channel / 1000.0"] 
  "1000182" -> "1000251"  [ label = "DDG: (fclks->data[vmid0p72_idx].clocks_in_khz / 1000.0)\n\t\t* ddr4_dram_factor_single_Channel / 1000.0"] 
  "1000238" -> "1000251"  [ label = "DDG: ddr4_dram_factor_single_Channel / 1000.0"] 
  "1000115" -> "1000251"  [ label = "DDG: fclks->num_levels > 2 ? fclks->num_levels - 3 : 0"] 
  "1000226" -> "1000251"  [ label = "DDG: dc->dcn_soc->fabric_and_dram_bandwidth_vmax0p9"] 
  "1000145" -> "1000251"  [ label = "DDG: fclks->num_levels - 1"] 
  "1000238" -> "1000251"  [ label = "DDG: fclks->data[vmax0p9_idx].clocks_in_khz / 1000.0"] 
  "1000232" -> "1000251"  [ label = "DDG: dc->dcn_soc->number_of_channels"] 
  "1000239" -> "1000251"  [ label = "DDG: fclks->data[vmax0p9_idx].clocks_in_khz"] 
  "1000232" -> "1000251"  [ label = "DDG: (fclks->data[vmax0p9_idx].clocks_in_khz / 1000.0)\n\t\t* ddr4_dram_factor_single_Channel / 1000.0"] 
  "1000213" -> "1000251"  [ label = "DDG: fclks->data[vnom0p8_idx].clocks_in_khz / 1000.0"] 
  "1000188" -> "1000251"  [ label = "DDG: fclks->data[vmid0p72_idx].clocks_in_khz / 1000.0"] 
  "1000117" -> "1000251"  [ label = "DDG: fclks->num_levels - 3"] 
  "1000131" -> "1000251"  [ label = "DDG: fclks->num_levels > 1"] 
  "1000165" -> "1000251"  [ label = "DDG: fclks->data[vmin0p65_idx].clocks_in_khz / 1000.0"] 
  "1000151" -> "1000251"  [ label = "DDG: fclks->num_levels"] 
  "1000157" -> "1000251"  [ label = "DDG: dc->dcn_soc->fabric_and_dram_bandwidth_vmin0p65"] 
  "1000143" -> "1000251"  [ label = "DDG: vmax0p9_idx"] 
  "1000166" -> "1000251"  [ label = "DDG: fclks->data[vmin0p65_idx].clocks_in_khz"] 
  "1000102" -> "1000251"  [ label = "DDG: fclks"] 
  "1000207" -> "1000251"  [ label = "DDG: (fclks->data[vnom0p8_idx].clocks_in_khz / 1000.0)\n\t\t* ddr4_dram_factor_single_Channel / 1000.0"] 
  "1000112" -> "1000251"  [ label = "DDG: vmin0p65_idx"] 
  "1000101" -> "1000251"  [ label = "DDG: dc"] 
  "1000143" -> "1000251"  [ label = "DDG: fclks->num_levels > 0 ? fclks->num_levels - 1 : 0"] 
  "1000214" -> "1000251"  [ label = "DDG: fclks->data[vnom0p8_idx].clocks_in_khz"] 
  "1000176" -> "1000251"  [ label = "DDG: dc->dcn_soc->fabric_and_dram_bandwidth_vmid0p72"] 
  "1000157" -> "1000251"  [ label = "DDG: 32 * (fclks->data[vmin0p65_idx].clocks_in_khz / 1000.0) / 1000.0"] 
  "1000145" -> "1000251"  [ label = "DDG: fclks->num_levels > 0"] 
  "1000146" -> "1000251"  [ label = "DDG: fclks->num_levels"] 
  "1000115" -> "1000251"  [ label = "DDG: vmid0p72_idx"] 
  "1000131" -> "1000251"  [ label = "DDG: fclks->num_levels - 2"] 
  "1000248" -> "1000251"  [ label = "DDG: ddr4_dram_factor_single_Channel"] 
  "1000163" -> "1000251"  [ label = "DDG: (fclks->data[vmin0p65_idx].clocks_in_khz / 1000.0) / 1000.0"] 
  "1000129" -> "1000251"  [ label = "DDG: fclks->num_levels > 1 ? fclks->num_levels - 2 : 0"] 
  "1000201" -> "1000251"  [ label = "DDG: dc->dcn_soc->fabric_and_dram_bandwidth_vnom0p8"] 
  "1000100" -> "1000101"  [ label = "DDG: "] 
  "1000100" -> "1000102"  [ label = "DDG: "] 
  "1000100" -> "1000112"  [ label = "DDG: "] 
  "1000123" -> "1000115"  [ label = "DDG: fclks->num_levels"] 
  "1000123" -> "1000115"  [ label = "DDG: 3"] 
  "1000100" -> "1000115"  [ label = "DDG: "] 
  "1000108" -> "1000118"  [ label = "DDG: fclks->num_levels"] 
  "1000100" -> "1000118"  [ label = "DDG: "] 
  "1000123" -> "1000117"  [ label = "DDG: fclks->num_levels"] 
  "1000123" -> "1000117"  [ label = "DDG: 3"] 
  "1000118" -> "1000123"  [ label = "DDG: fclks->num_levels"] 
  "1000100" -> "1000123"  [ label = "DDG: "] 
  "1000100" -> "1000117"  [ label = "DDG: "] 
  "1000137" -> "1000129"  [ label = "DDG: fclks->num_levels"] 
  "1000137" -> "1000129"  [ label = "DDG: 2"] 
  "1000100" -> "1000129"  [ label = "DDG: "] 
  "1000118" -> "1000132"  [ label = "DDG: fclks->num_levels"] 
  "1000123" -> "1000132"  [ label = "DDG: fclks->num_levels"] 
  "1000100" -> "1000132"  [ label = "DDG: "] 
  "1000137" -> "1000131"  [ label = "DDG: fclks->num_levels"] 
  "1000137" -> "1000131"  [ label = "DDG: 2"] 
  "1000132" -> "1000137"  [ label = "DDG: fclks->num_levels"] 
  "1000100" -> "1000137"  [ label = "DDG: "] 
  "1000100" -> "1000131"  [ label = "DDG: "] 
  "1000151" -> "1000143"  [ label = "DDG: fclks->num_levels"] 
  "1000151" -> "1000143"  [ label = "DDG: 1"] 
  "1000100" -> "1000143"  [ label = "DDG: "] 
  "1000132" -> "1000146"  [ label = "DDG: fclks->num_levels"] 
  "1000137" -> "1000146"  [ label = "DDG: fclks->num_levels"] 
  "1000100" -> "1000146"  [ label = "DDG: "] 
  "1000151" -> "1000145"  [ label = "DDG: fclks->num_levels"] 
  "1000151" -> "1000145"  [ label = "DDG: 1"] 
  "1000146" -> "1000151"  [ label = "DDG: fclks->num_levels"] 
  "1000100" -> "1000151"  [ label = "DDG: "] 
  "1000100" -> "1000145"  [ label = "DDG: "] 
  "1000163" -> "1000157"  [ label = "DDG: 32"] 
  "1000163" -> "1000157"  [ label = "DDG: (fclks->data[vmin0p65_idx].clocks_in_khz / 1000.0) / 1000.0"] 
  "1000100" -> "1000163"  [ label = "DDG: "] 
  "1000165" -> "1000163"  [ label = "DDG: fclks->data[vmin0p65_idx].clocks_in_khz / 1000.0"] 
  "1000165" -> "1000163"  [ label = "DDG: 1000.0"] 
  "1000166" -> "1000165"  [ label = "DDG: fclks->data[vmin0p65_idx].clocks_in_khz"] 
  "1000166" -> "1000165"  [ label = "DDG: 1000.0"] 
  "1000100" -> "1000166"  [ label = "DDG: "] 
  "1000100" -> "1000165"  [ label = "DDG: "] 
  "1000182" -> "1000176"  [ label = "DDG: dc->dcn_soc->number_of_channels"] 
  "1000182" -> "1000176"  [ label = "DDG: (fclks->data[vmid0p72_idx].clocks_in_khz / 1000.0)\n\t\t* ddr4_dram_factor_single_Channel / 1000.0"] 
  "1000188" -> "1000182"  [ label = "DDG: fclks->data[vmid0p72_idx].clocks_in_khz / 1000.0"] 
  "1000188" -> "1000182"  [ label = "DDG: ddr4_dram_factor_single_Channel / 1000.0"] 
  "1000189" -> "1000188"  [ label = "DDG: fclks->data[vmid0p72_idx].clocks_in_khz"] 
  "1000189" -> "1000188"  [ label = "DDG: 1000.0"] 
  "1000100" -> "1000189"  [ label = "DDG: "] 
  "1000198" -> "1000188"  [ label = "DDG: ddr4_dram_factor_single_Channel"] 
  "1000198" -> "1000188"  [ label = "DDG: 1000.0"] 
  "1000100" -> "1000198"  [ label = "DDG: "] 
  "1000207" -> "1000201"  [ label = "DDG: dc->dcn_soc->number_of_channels"] 
  "1000207" -> "1000201"  [ label = "DDG: (fclks->data[vnom0p8_idx].clocks_in_khz / 1000.0)\n\t\t* ddr4_dram_factor_single_Channel / 1000.0"] 
  "1000182" -> "1000207"  [ label = "DDG: dc->dcn_soc->number_of_channels"] 
  "1000213" -> "1000207"  [ label = "DDG: fclks->data[vnom0p8_idx].clocks_in_khz / 1000.0"] 
  "1000213" -> "1000207"  [ label = "DDG: ddr4_dram_factor_single_Channel / 1000.0"] 
  "1000214" -> "1000213"  [ label = "DDG: fclks->data[vnom0p8_idx].clocks_in_khz"] 
  "1000214" -> "1000213"  [ label = "DDG: 1000.0"] 
  "1000100" -> "1000214"  [ label = "DDG: "] 
  "1000223" -> "1000213"  [ label = "DDG: ddr4_dram_factor_single_Channel"] 
  "1000223" -> "1000213"  [ label = "DDG: 1000.0"] 
  "1000198" -> "1000223"  [ label = "DDG: ddr4_dram_factor_single_Channel"] 
  "1000100" -> "1000223"  [ label = "DDG: "] 
  "1000232" -> "1000226"  [ label = "DDG: dc->dcn_soc->number_of_channels"] 
  "1000232" -> "1000226"  [ label = "DDG: (fclks->data[vmax0p9_idx].clocks_in_khz / 1000.0)\n\t\t* ddr4_dram_factor_single_Channel / 1000.0"] 
  "1000207" -> "1000232"  [ label = "DDG: dc->dcn_soc->number_of_channels"] 
  "1000238" -> "1000232"  [ label = "DDG: fclks->data[vmax0p9_idx].clocks_in_khz / 1000.0"] 
  "1000238" -> "1000232"  [ label = "DDG: ddr4_dram_factor_single_Channel / 1000.0"] 
  "1000239" -> "1000238"  [ label = "DDG: fclks->data[vmax0p9_idx].clocks_in_khz"] 
  "1000239" -> "1000238"  [ label = "DDG: 1000.0"] 
  "1000100" -> "1000239"  [ label = "DDG: "] 
  "1000248" -> "1000238"  [ label = "DDG: ddr4_dram_factor_single_Channel"] 
  "1000248" -> "1000238"  [ label = "DDG: 1000.0"] 
  "1000223" -> "1000248"  [ label = "DDG: ddr4_dram_factor_single_Channel"] 
  "1000100" -> "1000248"  [ label = "DDG: "] 
  "1000118" -> "1000123"  [ label = "CDG: "] 
  "1000118" -> "1000124"  [ label = "CDG: "] 
  "1000118" -> "1000126"  [ label = "CDG: "] 
  "1000132" -> "1000137"  [ label = "CDG: "] 
  "1000132" -> "1000140"  [ label = "CDG: "] 
  "1000132" -> "1000138"  [ label = "CDG: "] 
  "1000146" -> "1000154"  [ label = "CDG: "] 
  "1000146" -> "1000151"  [ label = "CDG: "] 
  "1000146" -> "1000152"  [ label = "CDG: "] 
}
