Netlist_File: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2745/o_ddr_primitive_inst/results_dir/o_ddr_primitive_inst/run_1/synth_1_1/impl_1_1_1/packing/fabric_o_ddr_primitive_inst_post_synth.net Netlist_ID: SHA256:78743616428984a96ebd01ed6e016174c2749382e7c1dae54adcd5b7873f7dc9
Array size: 106 x 70 logic blocks

#block name	x	y	subblk	layer	block number
#----------	--	--	------	-----	------------
$abc$198$li0_li0	54	31	0	0	#0
out:out[0]	57	68	46	0	#1
out:out[1]	53	1	10	0	#2
out:$auto$rs_design_edit.cc:572:execute$465	54	1	62	0	#3
out:$auto$rs_design_edit.cc:572:execute$464	57	1	40	0	#4
out:$auto$rs_design_edit.cc:317:add_wire_btw_prims$468	44	1	28	0	#5
out:$auto$rs_design_edit.cc:572:execute$462	54	1	11	0	#6
out:$auto$rs_design_edit.cc:572:execute$461	71	1	15	0	#7
out:$auto$rs_design_edit.cc:572:execute$463	53	68	8	0	#8
out:$auto$rs_design_edit.cc:317:add_wire_btw_prims$469	52	68	39	0	#9
$iopadmap$data_input[0]	55	1	7	0	#10
$iopadmap$data_input[1]	63	1	16	0	#11
$auto$rs_design_edit.cc:317:add_wire_btw_prims$467	49	1	70	0	#12
$auto$rs_design_edit.cc:317:add_wire_btw_prims$466	53	68	56	0	#13
$auto$clkbufmap.cc:298:execute$451	54	1	22	0	#14
