Layer Pairs Export File for PCB: C:\Users\user\Documents\GitHub\QUANTUM\Incubation\Hardware\Time4CM4\Time4CM4_PCIeCarrier_PCB.PcbDoc
LayersSetName=Top_Bot_Plated_Thru_Holes|DrillFile=time4cm4_pciecarrier_pcb-roundholes-plated.txt|DrillLayers=gtl,g1,g2,g3,g4,gbl
LayersSetName=Top_Bot_Plated_Slot_Holes|DrillFile=time4cm4_pciecarrier_pcb-slotholes-plated.txt|DrillLayers=gtl,g1,g2,g3,g4,gbl
LayersSetName=Top_Bot_NonPlated_Thru_Holes|DrillFile=time4cm4_pciecarrier_pcb-roundholes-nonplated.txt|DrillLayers=gtl,g1,g2,g3,g4,gbl
