(module CSTCE (layer F.Cu) (tedit 0)
  (fp_text reference XT1 (at 0 -1.27) (layer F.SilkS) hide
    (effects (font (size 1.2065 1.2065) (thickness 0.1016)) (justify left bottom))
  )
  (fp_text value CSTCE (at 0 2.54) (layer F.Fab)
    (effects (font (size 1.2065 1.2065) (thickness 0.09652)) (justify left bottom))
  )
  (fp_line (start -1.6 -0.8) (end -1.6 0.8) (layer F.SilkS) (width 0.127))
  (fp_line (start -1.6 0.8) (end 1.6 0.8) (layer F.SilkS) (width 0.127))
  (fp_line (start 1.6 0.8) (end 1.6 -0.8) (layer F.SilkS) (width 0.127))
  (fp_line (start 1.6 -0.8) (end -1.6 -0.8) (layer F.SilkS) (width 0.127))
  (pad 1 smd rect (at -1.2 0 90) (size 1.6 0.6) (layers F.Cu F.Paste F.Mask)
    (solder_mask_margin 0.1016))
  (pad 2 smd rect (at 0 0 90) (size 1.6 0.6) (layers F.Cu F.Paste F.Mask)
    (solder_mask_margin 0.1016))
  (pad 3 smd rect (at 1.2 0 90) (size 1.6 0.6) (layers F.Cu F.Paste F.Mask)
    (solder_mask_margin 0.1016))
)
