Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\ise-vhdl\Lab_4\counter.vhd" into library work
Parsing entity <counter>.
Parsing architecture <Behavioral> of entity <counter>.
Parsing VHDL file "C:\ise-vhdl\Lab_4\seven_four.vhd" into library work
Parsing entity <seven_four>.
Parsing architecture <Behavioral> of entity <seven_four>.
Parsing VHDL file "C:\ise-vhdl\Lab_4\digital_clock.vhd" into library work
Parsing entity <digital_clock>.
Parsing architecture <Behavioral> of entity <digital_clock>.
Parsing VHDL file "C:\ise-vhdl\Lab_4\converter.vhd" into library work
Parsing entity <converter>.
Parsing architecture <Behavioral> of entity <converter>.
Parsing VHDL file "C:\ise-vhdl\Lab_4\top.vhd" into library work
Parsing entity <top>.
Parsing architecture <Behavioral> of entity <top>.
WARNING:HDLCompiler:946 - "C:\ise-vhdl\Lab_4\top.vhd" Line 60: Actual for formal port enable is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:\ise-vhdl\Lab_4\top.vhd" Line 61: Actual for formal port enable is neither a static name nor a globally static expression

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <top> (architecture <Behavioral>) from library <work>.

Elaborating entity <converter> (architecture <Behavioral>) from library <work>.

Elaborating entity <digital_clock> (architecture <Behavioral>) from library <work>.

Elaborating entity <counter> (architecture <Behavioral>) from library <work>.

Elaborating entity <seven_four> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "C:\ise-vhdl\Lab_4\seven_four.vhd" Line 156. Case statement is complete. others clause is never selected

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "C:\ise-vhdl\Lab_4\top.vhd".
INFO:Xst:3210 - "C:\ise-vhdl\Lab_4\top.vhd" line 61: Output port <enable_out> of the instance <min_10> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <top> synthesized.

Synthesizing Unit <converter>.
    Related source file is "C:\ise-vhdl\Lab_4\converter.vhd".
    Found 1-bit register for signal <clk_out>.
    Found 32-bit register for signal <counter>.
    Found 32-bit adder for signal <counter[31]_GND_5_o_add_3_OUT> created at line 23.
    Found 32-bit comparator greater for signal <GND_5_o_counter[31]_LessThan_1_o> created at line 19
    Found 32-bit comparator greater for signal <GND_5_o_counter[31]_LessThan_3_o> created at line 22
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <converter> synthesized.

Synthesizing Unit <digital_clock>.
    Related source file is "C:\ise-vhdl\Lab_4\digital_clock.vhd".
    Found 4-bit comparator equal for signal <upperlimit[3]_count[3]_equal_1_o> created at line 33
    Summary:
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <digital_clock> synthesized.

Synthesizing Unit <counter>.
    Related source file is "C:\ise-vhdl\Lab_4\counter.vhd".
    Found 4-bit register for signal <count>.
    Found 4-bit adder for signal <count[3]_GND_7_o_add_3_OUT> created at line 1241.
    Found 4-bit subtractor for signal <GND_7_o_GND_7_o_sub_7_OUT<3:0>> created at line 1308.
    Found 4-bit comparator equal for signal <count[3]_upperlimit[3]_equal_3_o> created at line 29
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <counter> synthesized.

Synthesizing Unit <seven_four>.
    Related source file is "C:\ise-vhdl\Lab_4\seven_four.vhd".
    Found 2-bit register for signal <sec>.
    Found 18-bit register for signal <counter>.
    Found 18-bit adder for signal <counter[17]_GND_18_o_add_4_OUT> created at line 135.
    Found 4x4-bit Read Only RAM for signal <sel>
    Found 7-bit 4-to-1 multiplexer for signal <segment> created at line 139.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <seven_four> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4x4-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 6
 18-bit adder                                          : 1
 32-bit adder                                          : 1
 4-bit addsub                                          : 4
# Registers                                            : 8
 1-bit register                                        : 1
 18-bit register                                       : 1
 2-bit register                                        : 1
 32-bit register                                       : 1
 4-bit register                                        : 4
# Comparators                                          : 10
 32-bit comparator greater                             : 2
 4-bit comparator equal                                : 8
# Multiplexers                                         : 25
 1-bit 2-to-1 multiplexer                              : 4
 4-bit 2-to-1 multiplexer                              : 20
 7-bit 4-to-1 multiplexer                              : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <converter>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <converter> synthesized (advanced).

Synthesizing (advanced) Unit <seven_four>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
INFO:Xst:3231 - The small RAM <Mram_sel> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <sec>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <sel>           |          |
    -----------------------------------------------------------------------
Unit <seven_four> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4x4-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 4
 4-bit addsub                                          : 4
# Counters                                             : 2
 18-bit up counter                                     : 1
 32-bit up counter                                     : 1
# Registers                                            : 19
 Flip-Flops                                            : 19
# Comparators                                          : 10
 32-bit comparator greater                             : 2
 4-bit comparator equal                                : 8
# Multiplexers                                         : 21
 4-bit 2-to-1 multiplexer                              : 20
 7-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <top> ...

Optimizing unit <seven_four> ...

Optimizing unit <counter> ...
WARNING:Xst:1293 - FF/Latch <sec_10/A1/count_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <min_10/A1/count_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 67
 Flip-Flops                                            : 67

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 293
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 48
#      LUT2                        : 14
#      LUT3                        : 37
#      LUT4                        : 16
#      LUT5                        : 37
#      LUT6                        : 18
#      MUXCY                       : 62
#      MUXF7                       : 7
#      VCC                         : 1
#      XORCY                       : 50
# FlipFlops/Latches                : 67
#      FD                          : 60
#      FDRE                        : 7
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 19
#      IBUF                        : 3
#      OBUF                        : 16

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              67  out of  126800     0%  
 Number of Slice LUTs:                  172  out of  63400     0%  
    Number used as Logic:               172  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    173
   Number with an unused Flip Flop:     106  out of    173    61%  
   Number with an unused LUT:             1  out of    173     0%  
   Number of fully used LUT-FF pairs:    66  out of    173    38%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                          20
 Number of bonded IOBs:                  20  out of    210     9%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 53    |
one_hz_converter/clk_out           | NONE(sec_1/A1/count_3) | 14    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.608ns (Maximum Frequency: 383.377MHz)
   Minimum input arrival time before clock: 2.096ns
   Maximum output required time after clock: 2.633ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.608ns (frequency: 383.377MHz)
  Total number of paths / destination ports: 4001 / 53
-------------------------------------------------------------------------
Delay:               2.608ns (Levels of Logic = 26)
  Source:            one_hz_converter/counter_0 (FF)
  Destination:       one_hz_converter/counter_23 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: one_hz_converter/counter_0 to one_hz_converter/counter_23
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.361   0.289  one_hz_converter/counter_0 (one_hz_converter/counter_0)
     INV:I->O              1   0.113   0.000  one_hz_converter/Mcount_counter_lut<0>_INV_0 (one_hz_converter/Mcount_counter_lut<0>)
     MUXCY:S->O            1   0.353   0.000  one_hz_converter/Mcount_counter_cy<0> (one_hz_converter/Mcount_counter_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  one_hz_converter/Mcount_counter_cy<1> (one_hz_converter/Mcount_counter_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  one_hz_converter/Mcount_counter_cy<2> (one_hz_converter/Mcount_counter_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  one_hz_converter/Mcount_counter_cy<3> (one_hz_converter/Mcount_counter_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  one_hz_converter/Mcount_counter_cy<4> (one_hz_converter/Mcount_counter_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  one_hz_converter/Mcount_counter_cy<5> (one_hz_converter/Mcount_counter_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  one_hz_converter/Mcount_counter_cy<6> (one_hz_converter/Mcount_counter_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  one_hz_converter/Mcount_counter_cy<7> (one_hz_converter/Mcount_counter_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  one_hz_converter/Mcount_counter_cy<8> (one_hz_converter/Mcount_counter_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  one_hz_converter/Mcount_counter_cy<9> (one_hz_converter/Mcount_counter_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  one_hz_converter/Mcount_counter_cy<10> (one_hz_converter/Mcount_counter_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  one_hz_converter/Mcount_counter_cy<11> (one_hz_converter/Mcount_counter_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  one_hz_converter/Mcount_counter_cy<12> (one_hz_converter/Mcount_counter_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  one_hz_converter/Mcount_counter_cy<13> (one_hz_converter/Mcount_counter_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  one_hz_converter/Mcount_counter_cy<14> (one_hz_converter/Mcount_counter_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  one_hz_converter/Mcount_counter_cy<15> (one_hz_converter/Mcount_counter_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  one_hz_converter/Mcount_counter_cy<16> (one_hz_converter/Mcount_counter_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  one_hz_converter/Mcount_counter_cy<17> (one_hz_converter/Mcount_counter_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  one_hz_converter/Mcount_counter_cy<18> (one_hz_converter/Mcount_counter_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  one_hz_converter/Mcount_counter_cy<19> (one_hz_converter/Mcount_counter_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  one_hz_converter/Mcount_counter_cy<20> (one_hz_converter/Mcount_counter_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  one_hz_converter/Mcount_counter_cy<21> (one_hz_converter/Mcount_counter_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  one_hz_converter/Mcount_counter_cy<22> (one_hz_converter/Mcount_counter_cy<22>)
     XORCY:CI->O           1   0.370   0.511  one_hz_converter/Mcount_counter_xor<23> (Result<23>)
     LUT3:I0->O            1   0.097   0.000  one_hz_converter/counter_23_rstpot (one_hz_converter/counter_23_rstpot)
     FD:D                      0.008          one_hz_converter/counter_23
    ----------------------------------------
    Total                      2.608ns (1.808ns logic, 0.800ns route)
                                       (69.3% logic, 30.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'one_hz_converter/clk_out'
  Clock period: 2.287ns (frequency: 437.178MHz)
  Total number of paths / destination ports: 241 / 24
-------------------------------------------------------------------------
Delay:               2.287ns (Levels of Logic = 4)
  Source:            sec_1/A1/count_3 (FF)
  Destination:       min_1/A1/count_3 (FF)
  Source Clock:      one_hz_converter/clk_out rising
  Destination Clock: one_hz_converter/clk_out rising

  Data Path: sec_1/A1/count_3 to min_1/A1/count_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            13   0.361   0.612  sec_1/A1/count_3 (sec_1/A1/count_3)
     LUT5:I1->O            4   0.097   0.309  sec_1/Mmux_enable_out11 (w6)
     LUT5:I4->O            2   0.097   0.299  w6_w8_AND_2_o1 (w6_w8_AND_2_o)
     LUT6:I5->O            4   0.097   0.309  min_1/A1/_n0038 (min_1/A1/_n0038)
     LUT4:I3->O            1   0.097   0.000  min_1/A1/count_3_rstpot (min_1/A1/count_3_rstpot)
     FD:D                      0.008          min_1/A1/count_3
    ----------------------------------------
    Total                      2.287ns (0.757ns logic, 1.530ns route)
                                       (33.1% logic, 66.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'one_hz_converter/clk_out'
  Total number of paths / destination ports: 114 / 28
-------------------------------------------------------------------------
Offset:              2.096ns (Levels of Logic = 5)
  Source:            up_down (PAD)
  Destination:       min_1/A1/count_3 (FF)
  Destination Clock: one_hz_converter/clk_out rising

  Data Path: up_down to min_1/A1/count_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            23   0.001   0.781  up_down_IBUF (up_down_IBUF)
     LUT5:I0->O            4   0.097   0.309  sec_1/Mmux_enable_out11 (w6)
     LUT5:I4->O            2   0.097   0.299  w6_w8_AND_2_o1 (w6_w8_AND_2_o)
     LUT6:I5->O            4   0.097   0.309  min_1/A1/_n0038 (min_1/A1/_n0038)
     LUT4:I3->O            1   0.097   0.000  min_1/A1/count_3_rstpot (min_1/A1/count_3_rstpot)
     FD:D                      0.008          min_1/A1/count_3
    ----------------------------------------
    Total                      2.096ns (0.397ns logic, 1.699ns route)
                                       (18.9% logic, 81.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 33 / 11
-------------------------------------------------------------------------
Offset:              2.152ns (Levels of Logic = 4)
  Source:            seven_segment/sec_1 (FF)
  Destination:       seg_out<3> (PAD)
  Source Clock:      clk rising

  Data Path: seven_segment/sec_1 to seg_out<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              13   0.361   0.739  seven_segment/sec_1 (seven_segment/sec_1)
     LUT5:I0->O            2   0.097   0.299  seven_segment/Mmux_segment34 (seven_segment/Mmux_segment33)
     LUT6:I5->O            1   0.097   0.000  seven_segment/Mmux_segment35_G (N22)
     MUXF7:I1->O           1   0.279   0.279  seven_segment/Mmux_segment35 (seg_out_3_OBUF)
     OBUF:I->O                 0.000          seg_out_3_OBUF (seg_out<3>)
    ----------------------------------------
    Total                      2.152ns (0.834ns logic, 1.318ns route)
                                       (38.8% logic, 61.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'one_hz_converter/clk_out'
  Total number of paths / destination ports: 110 / 7
-------------------------------------------------------------------------
Offset:              2.633ns (Levels of Logic = 5)
  Source:            sec_10/A1/count_2 (FF)
  Destination:       seg_out<3> (PAD)
  Source Clock:      one_hz_converter/clk_out rising

  Data Path: sec_10/A1/count_2 to seg_out<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            13   0.361   0.567  sec_10/A1/count_2 (sec_10/A1/count_2)
     LUT3:I0->O            1   0.097   0.556  seven_segment/Mmux_segment33 (seven_segment/Mmux_segment32)
     LUT5:I1->O            2   0.097   0.299  seven_segment/Mmux_segment34 (seven_segment/Mmux_segment33)
     LUT6:I5->O            1   0.097   0.000  seven_segment/Mmux_segment35_G (N22)
     MUXF7:I1->O           1   0.279   0.279  seven_segment/Mmux_segment35 (seg_out_3_OBUF)
     OBUF:I->O                 0.000          seg_out_3_OBUF (seg_out<3>)
    ----------------------------------------
    Total                      2.633ns (0.931ns logic, 1.702ns route)
                                       (35.4% logic, 64.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.608|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock one_hz_converter/clk_out
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
one_hz_converter/clk_out|    2.287|         |         |         |
------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 7.24 secs
 
--> 

Total memory usage is 4618940 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :    4 (   0 filtered)

