0.6
2017.3
Oct  4 2017
20:11:37
E:/Electrology Course/Vivado/EST2503/lab1_3_38decoder/lab1_3_38decoder.sim/sim_1/behav/xsim/glbl.v,1507081072,verilog,,,,glbl,,,,,,,,
E:/Electrology Course/Vivado/EST2503/lab1_3_38decoder/lab1_3_38decoder.srcs/sim_1/new/tb_decoder38.v,1665305919,verilog,,,,tb_decoder38,,,,,,,,
E:/Electrology Course/Vivado/EST2503/lab1_3_38decoder/lab1_3_38decoder.srcs/sources_1/new/decoder38.v,1665310760,verilog,,E:/Electrology Course/Vivado/EST2503/lab1_3_38decoder/lab1_3_38decoder.srcs/sim_1/new/tb_decoder38.v,,decoder38,,,,,,,,
