$date
	Sat Aug 19 20:47:28 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench_shiftregister $end
$var wire 8 ! data_out [7:0] $end
$var reg 1 " clk $end
$var reg 1 # data_in $end
$var reg 1 $ reset $end
$var reg 1 % shift_enable $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # data_in $end
$var wire 8 & data_out [7:0] $end
$var wire 1 $ reset $end
$var wire 1 % shift_enable $end
$var reg 8 ' stored_data [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx '
bx &
0%
1$
0#
x"
bx !
$end
#10
0$
#15
1%
#20
1#
#40
0#
0%
#60
1#
1$
#65
1%
#70
0$
#80
0%
0#
#100
