<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p396" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_396{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_396{left:110px;bottom:68px;letter-spacing:0.09px;}
#t3_396{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_396{left:69px;bottom:1084px;}
#t5_396{left:95px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t6_396{left:95px;bottom:1071px;letter-spacing:-0.17px;word-spacing:-0.46px;}
#t7_396{left:95px;bottom:1054px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#t8_396{left:69px;bottom:1028px;}
#t9_396{left:95px;bottom:1031px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ta_396{left:95px;bottom:1014px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tb_396{left:69px;bottom:991px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tc_396{left:69px;bottom:975px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#td_396{left:69px;bottom:958px;letter-spacing:-0.16px;}
#te_396{left:69px;bottom:935px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tf_396{left:69px;bottom:918px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tg_396{left:69px;bottom:901px;letter-spacing:-0.16px;word-spacing:-0.4px;}
#th_396{left:287px;bottom:908px;}
#ti_396{left:301px;bottom:901px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tj_396{left:69px;bottom:885px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tk_396{left:69px;bottom:862px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tl_396{left:69px;bottom:845px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tm_396{left:69px;bottom:828px;letter-spacing:-0.13px;}
#tn_396{left:69px;bottom:805px;letter-spacing:-0.15px;word-spacing:-0.93px;}
#to_396{left:69px;bottom:788px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tp_396{left:69px;bottom:207px;letter-spacing:0.16px;}
#tq_396{left:150px;bottom:207px;letter-spacing:0.2px;word-spacing:-0.03px;}
#tr_396{left:69px;bottom:183px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#ts_396{left:69px;bottom:166px;letter-spacing:-0.14px;word-spacing:-0.56px;}
#tt_396{left:69px;bottom:150px;letter-spacing:-0.17px;word-spacing:-0.46px;}
#tu_396{left:69px;bottom:133px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tv_396{left:230px;bottom:747px;letter-spacing:0.13px;word-spacing:-0.08px;}
#tw_396{left:320px;bottom:747px;letter-spacing:0.13px;word-spacing:-0.02px;}
#tx_396{left:112px;bottom:724px;letter-spacing:-0.14px;word-spacing:0.07px;}
#ty_396{left:368px;bottom:724px;letter-spacing:-0.12px;}
#tz_396{left:630px;bottom:724px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t10_396{left:124px;bottom:700px;letter-spacing:-0.14px;}
#t11_396{left:385px;bottom:700px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t12_396{left:650px;bottom:700px;letter-spacing:-0.15px;}
#t13_396{left:124px;bottom:675px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t14_396{left:385px;bottom:675px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t15_396{left:650px;bottom:675px;letter-spacing:-0.15px;}
#t16_396{left:126px;bottom:651px;letter-spacing:-0.14px;}
#t17_396{left:386px;bottom:651px;letter-spacing:-0.15px;}
#t18_396{left:651px;bottom:651px;letter-spacing:-0.14px;}
#t19_396{left:126px;bottom:626px;letter-spacing:-0.14px;}
#t1a_396{left:386px;bottom:626px;letter-spacing:-0.15px;}
#t1b_396{left:651px;bottom:626px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1c_396{left:125px;bottom:602px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1d_396{left:385px;bottom:602px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t1e_396{left:650px;bottom:602px;letter-spacing:-0.15px;}
#t1f_396{left:125px;bottom:577px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1g_396{left:385px;bottom:577px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t1h_396{left:650px;bottom:577px;letter-spacing:-0.14px;word-spacing:-0.01px;}
#t1i_396{left:116px;bottom:553px;letter-spacing:-0.14px;word-spacing:-0.01px;}
#t1j_396{left:382px;bottom:553px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t1k_396{left:647px;bottom:553px;letter-spacing:-0.15px;}
#t1l_396{left:121px;bottom:529px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1m_396{left:381px;bottom:529px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1n_396{left:646px;bottom:529px;letter-spacing:-0.15px;}
#t1o_396{left:121px;bottom:504px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1p_396{left:381px;bottom:504px;letter-spacing:-0.15px;}
#t1q_396{left:646px;bottom:504px;letter-spacing:-0.14px;}
#t1r_396{left:120px;bottom:480px;letter-spacing:-0.15px;}
#t1s_396{left:376px;bottom:480px;letter-spacing:-0.15px;}
#t1t_396{left:642px;bottom:480px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1u_396{left:233px;bottom:423px;letter-spacing:0.13px;word-spacing:-0.08px;}
#t1v_396{left:319px;bottom:423px;letter-spacing:0.13px;word-spacing:0.02px;}
#t1w_396{left:124px;bottom:400px;letter-spacing:-0.14px;}
#t1x_396{left:388px;bottom:400px;letter-spacing:-0.15px;}
#t1y_396{left:653px;bottom:400px;letter-spacing:-0.15px;}
#t1z_396{left:121px;bottom:376px;letter-spacing:-0.14px;}
#t20_396{left:388px;bottom:376px;letter-spacing:-0.15px;}
#t21_396{left:653px;bottom:376px;letter-spacing:-0.15px;}
#t22_396{left:125px;bottom:351px;letter-spacing:-0.14px;}
#t23_396{left:389px;bottom:351px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t24_396{left:654px;bottom:351px;letter-spacing:-0.15px;}
#t25_396{left:125px;bottom:327px;letter-spacing:-0.14px;}
#t26_396{left:389px;bottom:327px;letter-spacing:-0.15px;}
#t27_396{left:654px;bottom:327px;letter-spacing:-0.14px;}
#t28_396{left:125px;bottom:302px;letter-spacing:-0.15px;}
#t29_396{left:389px;bottom:302px;letter-spacing:-0.16px;word-spacing:-0.01px;}
#t2a_396{left:654px;bottom:302px;letter-spacing:-0.15px;}
#t2b_396{left:125px;bottom:278px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t2c_396{left:388px;bottom:278px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t2d_396{left:654px;bottom:278px;letter-spacing:-0.15px;}

.s1_396{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_396{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_396{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s4_396{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_396{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s6_396{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_396{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s8_396{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s9_396{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts396" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg396Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg396" style="-webkit-user-select: none;"><object width="935" height="1210" data="396/396.svg" type="image/svg+xml" id="pdf396" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_396" class="t s1_396">15-14 </span><span id="t2_396" class="t s1_396">Vol. 1 </span>
<span id="t3_396" class="t s2_396">PROGRAMMING WITH INTEL® AVX-512 </span>
<span id="t4_396" class="t s3_396">• </span><span id="t5_396" class="t s4_396">Explicitly-unaligned SIMD load and store instructions accessing 64 bytes or less of data from memory (e.g., </span>
<span id="t6_396" class="t s4_396">VMOVUPD, VMOVUPS, VMOVDQU, VMOVQ, VMOVD, etc.). These instructions do not require the memory </span>
<span id="t7_396" class="t s4_396">address to be aligned on a natural vector-length byte boundary. </span>
<span id="t8_396" class="t s3_396">• </span><span id="t9_396" class="t s4_396">Most arithmetic and data processing instructions encoded using EVEX support memory access semantics. </span>
<span id="ta_396" class="t s4_396">When these instructions access from memory, there are no alignment restrictions. </span>
<span id="tb_396" class="t s4_396">Software may see performance penalties when unaligned accesses cross cacheline boundaries or vector-length </span>
<span id="tc_396" class="t s4_396">naturally-aligned boundaries, so reasonable attempts to align commonly used data sets should continue to be </span>
<span id="td_396" class="t s4_396">pursued. </span>
<span id="te_396" class="t s4_396">Atomic memory operation in Intel 64 and IA-32 architecture is guaranteed only for a subset of memory operand </span>
<span id="tf_396" class="t s4_396">sizes and alignment scenarios. The guaranteed atomic operations are described in Section 9.1.1, “Guaranteed </span>
<span id="tg_396" class="t s4_396">Atomic Operations,” of the Intel </span>
<span id="th_396" class="t s5_396">® </span>
<span id="ti_396" class="t s4_396">64 and IA-32 Architectures Software Developer’s Manual, Volume 3A. Intel AVX </span>
<span id="tj_396" class="t s4_396">and FMA instructions do not introduce any new guaranteed atomic memory operations. </span>
<span id="tk_396" class="t s4_396">Intel AVX-512 instructions may generate an #AC(0) fault on misaligned 4 or 8-byte memory references in Ring-3 </span>
<span id="tl_396" class="t s4_396">when CR0.AM=1. 16, 32, and 64-byte memory references will not generate an #AC(0) fault. See Table 15-7 for </span>
<span id="tm_396" class="t s4_396">details. </span>
<span id="tn_396" class="t s4_396">Certain AVX-512 Foundation instructions always require 64-byte alignment (see the complete list of VEX and EVEX </span>
<span id="to_396" class="t s4_396">encoded instructions in Table 15-6). These instructions will #GP(0) if not aligned to 64-byte boundaries. </span>
<span id="tp_396" class="t s6_396">15.8 </span><span id="tq_396" class="t s6_396">SIMD FLOATING-POINT EXCEPTIONS </span>
<span id="tr_396" class="t s4_396">AVX-512 instructions can generate SIMD floating-point exceptions (#XM) if embedded “suppress all exceptions” </span>
<span id="ts_396" class="t s4_396">(SAE) in EVEX is not set. When SAE is not set, these instructions will respond to exception masks of MXCSR in the </span>
<span id="tt_396" class="t s4_396">same way as VEX-encoded AVX instructions. When CR4.OSXMMEXCPT=0, any unmasked FP exceptions generate </span>
<span id="tu_396" class="t s4_396">an Undefined Opcode exception (#UD). </span>
<span id="tv_396" class="t s7_396">Table 15-6. </span><span id="tw_396" class="t s7_396">SIMD Instructions Requiring Explicitly Aligned Memory </span>
<span id="tx_396" class="t s8_396">Require 16-byte alignment </span><span id="ty_396" class="t s8_396">Require 32-byte alignment </span><span id="tz_396" class="t s8_396">Require 64-byte alignment* </span>
<span id="t10_396" class="t s9_396">(V)MOVDQA xmm, m128 </span><span id="t11_396" class="t s9_396">VMOVDQA ymm, m256 </span><span id="t12_396" class="t s9_396">VMOVDQA zmm, m512 </span>
<span id="t13_396" class="t s9_396">(V)MOVDQA m128, xmm </span><span id="t14_396" class="t s9_396">VMOVDQA m256, ymm </span><span id="t15_396" class="t s9_396">VMOVDQA m512, zmm </span>
<span id="t16_396" class="t s9_396">(V)MOVAPS xmm, m128 </span><span id="t17_396" class="t s9_396">VMOVAPS ymm, m256 </span><span id="t18_396" class="t s9_396">VMOVAPS zmm, m512 </span>
<span id="t19_396" class="t s9_396">(V)MOVAPS m128, xmm </span><span id="t1a_396" class="t s9_396">VMOVAPS m256, ymm </span><span id="t1b_396" class="t s9_396">VMOVAPS m512, zmm </span>
<span id="t1c_396" class="t s9_396">(V)MOVAPD xmm, m128 </span><span id="t1d_396" class="t s9_396">VMOVAPD ymm, m256 </span><span id="t1e_396" class="t s9_396">VMOVAPD zmm, m512 </span>
<span id="t1f_396" class="t s9_396">(V)MOVAPD m128, xmm </span><span id="t1g_396" class="t s9_396">VMOVAPD m256, ymm </span><span id="t1h_396" class="t s9_396">VMOVAPD m512, zmm </span>
<span id="t1i_396" class="t s9_396">(V)MOVNTDQA xmm, m128 </span><span id="t1j_396" class="t s9_396">VMOVNTPS m256, ymm </span><span id="t1k_396" class="t s9_396">VMOVNTPS m512, zmm </span>
<span id="t1l_396" class="t s9_396">(V)MOVNTPS m128, xmm </span><span id="t1m_396" class="t s9_396">VMOVNTPD m256, ymm </span><span id="t1n_396" class="t s9_396">VMOVNTPD m512, zmm </span>
<span id="t1o_396" class="t s9_396">(V)MOVNTPD m128, xmm </span><span id="t1p_396" class="t s9_396">VMOVNTDQ m256, ymm </span><span id="t1q_396" class="t s9_396">VMOVNTDQ m512, zmm </span>
<span id="t1r_396" class="t s9_396">(V)MOVNTDQ m128, xmm </span><span id="t1s_396" class="t s9_396">VMOVNTDQA ymm, m256 </span><span id="t1t_396" class="t s9_396">VMOVNTDQA zmm, m512 </span>
<span id="t1u_396" class="t s7_396">Table 15-7. </span><span id="t1v_396" class="t s7_396">Instructions Not Requiring Explicit Memory Alignment </span>
<span id="t1w_396" class="t s9_396">(V)MOVDQU xmm, m128 </span><span id="t1x_396" class="t s9_396">VMOVDQU ymm, m256 </span><span id="t1y_396" class="t s9_396">VMOVDQU zmm, m512 </span>
<span id="t1z_396" class="t s9_396">(V)MOVDQU m128, m128 </span><span id="t20_396" class="t s9_396">VMOVDQU m256, ymm </span><span id="t21_396" class="t s9_396">VMOVDQU m512, zmm </span>
<span id="t22_396" class="t s9_396">(V)MOVUPS xmm, m128 </span><span id="t23_396" class="t s9_396">VMOVUPS ymm, m256 </span><span id="t24_396" class="t s9_396">VMOVUPS zmm, m512 </span>
<span id="t25_396" class="t s9_396">(V)MOVUPS m128, xmm </span><span id="t26_396" class="t s9_396">VMOVUPS m256, ymm </span><span id="t27_396" class="t s9_396">VMOVUPS m512, zmm </span>
<span id="t28_396" class="t s9_396">(V)MOVUPD xmm, m128 </span><span id="t29_396" class="t s9_396">VMOVUPD ymm, m256 </span><span id="t2a_396" class="t s9_396">VMOVUPD zmm, m512 </span>
<span id="t2b_396" class="t s9_396">(V)MOVUPD m128, xmm </span><span id="t2c_396" class="t s9_396">VMOVUPD m256, ymm </span><span id="t2d_396" class="t s9_396">VMOVUPD m512, zmm </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
