
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 256-bit Data Rate: 1600 MT/s

CPU 0 runs ../ipc1_public/spec_gcc_001.champsimtrace.xz
CPU 0 Bimodal branch predictor
Heartbeat CPU 0 instructions: 10000002 cycles: 4474086 heartbeat IPC: 2.23509 cumulative IPC: 2.23509 (Simulation time: 0 hr 0 min 10 sec) 
Heartbeat CPU 0 instructions: 20000000 cycles: 8965001 heartbeat IPC: 2.22672 cumulative IPC: 2.2309 (Simulation time: 0 hr 0 min 21 sec) 

Warmup complete CPU 0 instructions: 25000004 cycles: 11183610 (Simulation time: 0 hr 0 min 25 sec) 

Heartbeat CPU 0 instructions: 30000003 cycles: 16928169 heartbeat IPC: 1.25578 cumulative IPC: 0.870389 (Simulation time: 0 hr 0 min 32 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 28715868 heartbeat IPC: 0.848342 cumulative IPC: 0.855566 (Simulation time: 0 hr 0 min 45 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 40578948 heartbeat IPC: 0.842951 cumulative IPC: 0.850475 (Simulation time: 0 hr 0 min 58 sec) 
Finished CPU 0 instructions: 25000001 cycles: 29395340 cumulative IPC: 0.850475 (Simulation time: 0 hr 0 min 58 sec) 

CPU 0 Branch Prediction Accuracy: 91.5318% MPKI: 20.1868

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.850475 instructions: 25000001 cycles: 29395340
L1D TOTAL     ACCESS:    6923581  HIT:    6783674  MISS:     139907
L1D LOAD      ACCESS:    4251921  HIT:    4153469  MISS:      98452
L1D RFO       ACCESS:    2671660  HIT:    2630205  MISS:      41455
L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1I TOTAL     ACCESS:    5903680  HIT:    5728449  MISS:     175231
L1I LOAD      ACCESS:    5903680  HIT:    5728449  MISS:     175231
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC TOTAL     ACCESS:     567024  HIT:     528434  MISS:      38590
LLC LOAD      ACCESS:     273673  HIT:     255868  MISS:      17805
LLC RFO       ACCESS:      41453  HIT:      34223  MISS:       7230
LLC PREFETCH  ACCESS:     182664  HIT:     169110  MISS:      13554
LLC WRITEBACK ACCESS:      69234  HIT:      69233  MISS:          1
LLC PREFETCH  REQUESTED:     353266  ISSUED:     312777  USEFUL:      16134  USELESS:       7347
Major fault: 0 Minor fault: 5183

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS_CONGESTED:          0
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


------------------------------------

=== CPU 0 Total Stats ===
* CPU 0 Total Accesses: 273673
* CPU 0 Total Misses: 17805
* CPU 0 Total Prefetches: 13554
* CPU 0 Total Prefetch Hits: 8545
* CPU 0 Total Non-useful Prefetches: 2466
* CPU 0 Total Undecided Prefetches: 2543

=== CPU 0 ROI Stats ===
* CPU 0 ROI Accesses: 273673
* CPU 0 ROI Misses: 17805
* CPU 0 ROI Prefetches: 13554
* CPU 0 ROI Prefetch Hits: 8545
* CPU 0 ROI Non-useful Prefetches: 2466
* CPU 0 ROI Undecided Prefetches: 2543

