{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1601122213265 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1601122213271 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 26 20:10:12 2020 " "Processing started: Sat Sep 26 20:10:12 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1601122213271 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601122213271 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta my_clock -c my_clock " "Command: quartus_sta my_clock -c my_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601122213271 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1601122213393 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1601122214720 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601122214720 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601122214777 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601122214777 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "37 " "TimeQuest Timing Analyzer is analyzing 37 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1601122215607 ""}
{ "Info" "ISTA_SDC_FOUND" "my_clock.SDC " "Reading SDC File: 'my_clock.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601122215739 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "my_clock.sdc 15 altera_reserved_tck port or pin or register or keeper or net or combinational node or node " "Ignored filter at my_clock.sdc(15): altera_reserved_tck could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601122215755 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock my_clock.sdc 15 Argument <targets> is not an object ID " "Ignored create_clock at my_clock.sdc(15): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\} " "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\}" {  } { { "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601122215756 ""}  } { { "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601122215756 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "my_clock.sdc 16 altera_reserved_tdi port " "Ignored filter at my_clock.sdc(16): altera_reserved_tdi could not be matched with a port" {  } { { "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601122215756 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "my_clock.sdc 16 altera_reserved_tck clock " "Ignored filter at my_clock.sdc(16): altera_reserved_tck could not be matched with a clock" {  } { { "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601122215756 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay my_clock.sdc 16 Argument <targets> is an empty collection " "Ignored set_input_delay at my_clock.sdc(16): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\]" {  } { { "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601122215757 ""}  } { { "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601122215757 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay my_clock.sdc 16 Argument -clock is not an object ID " "Ignored set_input_delay at my_clock.sdc(16): Argument -clock is not an object ID" {  } { { "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601122215757 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "my_clock.sdc 17 altera_reserved_tms port " "Ignored filter at my_clock.sdc(17): altera_reserved_tms could not be matched with a port" {  } { { "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601122215757 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay my_clock.sdc 17 Argument <targets> is an empty collection " "Ignored set_input_delay at my_clock.sdc(17): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\]" {  } { { "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601122215757 ""}  } { { "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601122215757 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay my_clock.sdc 17 Argument -clock is not an object ID " "Ignored set_input_delay at my_clock.sdc(17): Argument -clock is not an object ID" {  } { { "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601122215757 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "my_clock.sdc 18 altera_reserved_tdo port " "Ignored filter at my_clock.sdc(18): altera_reserved_tdo could not be matched with a port" {  } { { "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601122215757 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay my_clock.sdc 18 Argument <targets> is an empty collection " "Ignored set_output_delay at my_clock.sdc(18): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\] " "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\]" {  } { { "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601122215758 ""}  } { { "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601122215758 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay my_clock.sdc 18 Argument -clock is not an object ID " "Ignored set_output_delay at my_clock.sdc(18): Argument -clock is not an object ID" {  } { { "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601122215758 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1601122215758 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "clock\|Add1~65\|sumout " "Node \"clock\|Add1~65\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215772 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[16\]~26\|datad " "Node \"clock\|count\[16\]~26\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215772 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[16\]~26\|combout " "Node \"clock\|count\[16\]~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215772 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add1~65\|datad " "Node \"clock\|Add1~65\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215772 ""}  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 39 -1 0 } } { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 33 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601122215772 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "clock\|Add1~25\|sumout " "Node \"clock\|Add1~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215773 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[15\]~30\|dataf " "Node \"clock\|count\[15\]~30\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215773 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[15\]~30\|combout " "Node \"clock\|count\[15\]~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215773 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add1~25\|dataa " "Node \"clock\|Add1~25\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215773 ""}  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 39 -1 0 } } { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 33 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601122215773 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "clock\|Add1~29\|datad " "Node \"clock\|Add1~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215773 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add1~29\|sumout " "Node \"clock\|Add1~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215773 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[14\]~34\|datae " "Node \"clock\|count\[14\]~34\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215773 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[14\]~34\|combout " "Node \"clock\|count\[14\]~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215773 ""}  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 39 -1 0 } } { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 33 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601122215773 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "clock\|Add1~33\|datac " "Node \"clock\|Add1~33\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215773 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add1~33\|sumout " "Node \"clock\|Add1~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215773 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[13\]~38\|dataf " "Node \"clock\|count\[13\]~38\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215773 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[13\]~38\|combout " "Node \"clock\|count\[13\]~38\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215773 ""}  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 39 -1 0 } } { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 33 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601122215773 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "clock\|Add1~37\|datad " "Node \"clock\|Add1~37\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215773 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add1~37\|sumout " "Node \"clock\|Add1~37\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215773 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[12\]~42\|dataf " "Node \"clock\|count\[12\]~42\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215773 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[12\]~42\|combout " "Node \"clock\|count\[12\]~42\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215773 ""}  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 39 -1 0 } } { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 33 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601122215773 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "clock\|Add1~53\|datad " "Node \"clock\|Add1~53\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215773 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add1~53\|sumout " "Node \"clock\|Add1~53\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215773 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[11\]~46\|dataf " "Node \"clock\|count\[11\]~46\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215773 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[11\]~46\|combout " "Node \"clock\|count\[11\]~46\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215773 ""}  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 39 -1 0 } } { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 33 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601122215773 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "clock\|Add1~57\|datab " "Node \"clock\|Add1~57\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215774 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add1~57\|sumout " "Node \"clock\|Add1~57\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215774 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[10\]~50\|dataf " "Node \"clock\|count\[10\]~50\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215774 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[10\]~50\|combout " "Node \"clock\|count\[10\]~50\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215774 ""}  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 39 -1 0 } } { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 33 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601122215774 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "clock\|Add1~61\|datad " "Node \"clock\|Add1~61\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215774 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add1~61\|sumout " "Node \"clock\|Add1~61\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215774 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[9\]~54\|dataf " "Node \"clock\|count\[9\]~54\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215774 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[9\]~54\|combout " "Node \"clock\|count\[9\]~54\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215774 ""}  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 39 -1 0 } } { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 33 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601122215774 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "clock\|Add1~41\|datac " "Node \"clock\|Add1~41\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215774 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add1~41\|sumout " "Node \"clock\|Add1~41\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215774 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[8\]~58\|dataf " "Node \"clock\|count\[8\]~58\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215774 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[8\]~58\|combout " "Node \"clock\|count\[8\]~58\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215774 ""}  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 39 -1 0 } } { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 33 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601122215774 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "clock\|Add1~45\|datad " "Node \"clock\|Add1~45\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215774 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add1~45\|sumout " "Node \"clock\|Add1~45\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215774 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[7\]~62\|dataf " "Node \"clock\|count\[7\]~62\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215774 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[7\]~62\|combout " "Node \"clock\|count\[7\]~62\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215774 ""}  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 39 -1 0 } } { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 33 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601122215774 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "clock\|Add1~49\|datad " "Node \"clock\|Add1~49\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215774 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add1~49\|sumout " "Node \"clock\|Add1~49\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215774 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[6\]~66\|dataf " "Node \"clock\|count\[6\]~66\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215774 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[6\]~66\|combout " "Node \"clock\|count\[6\]~66\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215774 ""}  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 39 -1 0 } } { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 33 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601122215774 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "clock\|Add1~17\|sumout " "Node \"clock\|Add1~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215775 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[5\]~18\|datad " "Node \"clock\|count\[5\]~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215775 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[5\]~18\|combout " "Node \"clock\|count\[5\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215775 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add1~17\|dataa " "Node \"clock\|Add1~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215775 ""}  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 39 -1 0 } } { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 33 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601122215775 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "clock\|Add1~21\|datac " "Node \"clock\|Add1~21\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215775 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add1~21\|sumout " "Node \"clock\|Add1~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215775 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[4\]~22\|datad " "Node \"clock\|count\[4\]~22\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215775 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[4\]~22\|combout " "Node \"clock\|count\[4\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215775 ""}  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 39 -1 0 } } { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 33 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601122215775 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "clock\|Add1~13\|sumout " "Node \"clock\|Add1~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215775 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[3\]~14\|dataf " "Node \"clock\|count\[3\]~14\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215775 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[3\]~14\|combout " "Node \"clock\|count\[3\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215775 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add1~13\|datac " "Node \"clock\|Add1~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215775 ""}  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 39 -1 0 } } { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 33 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601122215775 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "clock\|Add1~9\|sumout " "Node \"clock\|Add1~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215775 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[2\]~10\|datad " "Node \"clock\|count\[2\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215775 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[2\]~10\|combout " "Node \"clock\|count\[2\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215775 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add1~9\|datac " "Node \"clock\|Add1~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215775 ""}  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 39 -1 0 } } { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 33 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601122215775 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "clock\|Add1~5\|sumout " "Node \"clock\|Add1~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215775 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[1\]~6\|dataf " "Node \"clock\|count\[1\]~6\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215775 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[1\]~6\|combout " "Node \"clock\|count\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215775 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add1~5\|datad " "Node \"clock\|Add1~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215775 ""}  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 39 -1 0 } } { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 33 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601122215775 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "clock\|Add1~1\|sumout " "Node \"clock\|Add1~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215775 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[0\]~2\|datad " "Node \"clock\|count\[0\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215775 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[0\]~2\|combout " "Node \"clock\|count\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215775 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add1~1\|datab " "Node \"clock\|Add1~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215775 ""}  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 39 -1 0 } } { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 33 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601122215775 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cl\|count\[19\]~74\|combout " "Node \"cl\|count\[19\]~74\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215776 ""} { "Warning" "WSTA_SCC_NODE" "cl\|Add0~77\|datac " "Node \"cl\|Add0~77\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215776 ""} { "Warning" "WSTA_SCC_NODE" "cl\|Add0~77\|sumout " "Node \"cl\|Add0~77\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215776 ""} { "Warning" "WSTA_SCC_NODE" "cl\|count\[19\]~74\|dataf " "Node \"cl\|count\[19\]~74\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215776 ""}  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 16 -1 0 } } { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 17 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601122215776 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cl\|count\[18\]~78\|combout " "Node \"cl\|count\[18\]~78\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215776 ""} { "Warning" "WSTA_SCC_NODE" "cl\|Add0~73\|datab " "Node \"cl\|Add0~73\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215776 ""} { "Warning" "WSTA_SCC_NODE" "cl\|Add0~73\|sumout " "Node \"cl\|Add0~73\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215776 ""} { "Warning" "WSTA_SCC_NODE" "cl\|count\[18\]~78\|dataf " "Node \"cl\|count\[18\]~78\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215776 ""}  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 16 -1 0 } } { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 17 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601122215776 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cl\|count\[17\]~66\|combout " "Node \"cl\|count\[17\]~66\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215776 ""} { "Warning" "WSTA_SCC_NODE" "cl\|Add0~69\|datac " "Node \"cl\|Add0~69\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215776 ""} { "Warning" "WSTA_SCC_NODE" "cl\|Add0~69\|sumout " "Node \"cl\|Add0~69\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215776 ""} { "Warning" "WSTA_SCC_NODE" "cl\|count\[17\]~66\|dataf " "Node \"cl\|count\[17\]~66\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215776 ""}  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 16 -1 0 } } { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 17 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601122215776 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cl\|Add0~65\|datad " "Node \"cl\|Add0~65\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215776 ""} { "Warning" "WSTA_SCC_NODE" "cl\|Add0~65\|sumout " "Node \"cl\|Add0~65\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215776 ""} { "Warning" "WSTA_SCC_NODE" "cl\|count\[16\]~70\|dataf " "Node \"cl\|count\[16\]~70\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215776 ""} { "Warning" "WSTA_SCC_NODE" "cl\|count\[16\]~70\|combout " "Node \"cl\|count\[16\]~70\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215776 ""}  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 17 -1 0 } } { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 16 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601122215776 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cl\|count\[15\]~62\|combout " "Node \"cl\|count\[15\]~62\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215776 ""} { "Warning" "WSTA_SCC_NODE" "cl\|Add0~61\|datac " "Node \"cl\|Add0~61\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215776 ""} { "Warning" "WSTA_SCC_NODE" "cl\|Add0~61\|sumout " "Node \"cl\|Add0~61\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215776 ""} { "Warning" "WSTA_SCC_NODE" "cl\|count\[15\]~62\|dataf " "Node \"cl\|count\[15\]~62\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215776 ""}  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 16 -1 0 } } { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 17 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601122215776 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cl\|count\[14\]~58\|combout " "Node \"cl\|count\[14\]~58\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215777 ""} { "Warning" "WSTA_SCC_NODE" "cl\|Add0~57\|datac " "Node \"cl\|Add0~57\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215777 ""} { "Warning" "WSTA_SCC_NODE" "cl\|Add0~57\|sumout " "Node \"cl\|Add0~57\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215777 ""} { "Warning" "WSTA_SCC_NODE" "cl\|count\[14\]~58\|dataf " "Node \"cl\|count\[14\]~58\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215777 ""}  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 16 -1 0 } } { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 17 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601122215777 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cl\|count\[13\]~54\|combout " "Node \"cl\|count\[13\]~54\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215777 ""} { "Warning" "WSTA_SCC_NODE" "cl\|Add0~53\|datac " "Node \"cl\|Add0~53\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215777 ""} { "Warning" "WSTA_SCC_NODE" "cl\|Add0~53\|sumout " "Node \"cl\|Add0~53\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215777 ""} { "Warning" "WSTA_SCC_NODE" "cl\|count\[13\]~54\|dataf " "Node \"cl\|count\[13\]~54\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215777 ""}  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 16 -1 0 } } { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 17 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601122215777 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cl\|count\[12\]~50\|combout " "Node \"cl\|count\[12\]~50\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215777 ""} { "Warning" "WSTA_SCC_NODE" "cl\|Add0~49\|datad " "Node \"cl\|Add0~49\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215777 ""} { "Warning" "WSTA_SCC_NODE" "cl\|Add0~49\|sumout " "Node \"cl\|Add0~49\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215777 ""} { "Warning" "WSTA_SCC_NODE" "cl\|count\[12\]~50\|dataf " "Node \"cl\|count\[12\]~50\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215777 ""}  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 16 -1 0 } } { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 17 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601122215777 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cl\|count\[11\]~34\|combout " "Node \"cl\|count\[11\]~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215777 ""} { "Warning" "WSTA_SCC_NODE" "cl\|Add0~45\|datad " "Node \"cl\|Add0~45\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215777 ""} { "Warning" "WSTA_SCC_NODE" "cl\|Add0~45\|sumout " "Node \"cl\|Add0~45\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215777 ""} { "Warning" "WSTA_SCC_NODE" "cl\|count\[11\]~34\|dataf " "Node \"cl\|count\[11\]~34\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215777 ""}  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 16 -1 0 } } { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 17 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601122215777 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cl\|count\[10\]~38\|combout " "Node \"cl\|count\[10\]~38\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215777 ""} { "Warning" "WSTA_SCC_NODE" "cl\|Add0~41\|datad " "Node \"cl\|Add0~41\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215777 ""} { "Warning" "WSTA_SCC_NODE" "cl\|Add0~41\|sumout " "Node \"cl\|Add0~41\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215777 ""} { "Warning" "WSTA_SCC_NODE" "cl\|count\[10\]~38\|dataf " "Node \"cl\|count\[10\]~38\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215777 ""}  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 16 -1 0 } } { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 17 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601122215777 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cl\|count\[9\]~42\|combout " "Node \"cl\|count\[9\]~42\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215778 ""} { "Warning" "WSTA_SCC_NODE" "cl\|Add0~37\|datac " "Node \"cl\|Add0~37\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215778 ""} { "Warning" "WSTA_SCC_NODE" "cl\|Add0~37\|sumout " "Node \"cl\|Add0~37\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215778 ""} { "Warning" "WSTA_SCC_NODE" "cl\|count\[9\]~42\|dataf " "Node \"cl\|count\[9\]~42\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215778 ""}  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 16 -1 0 } } { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 17 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601122215778 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cl\|count\[8\]~46\|combout " "Node \"cl\|count\[8\]~46\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215778 ""} { "Warning" "WSTA_SCC_NODE" "cl\|Add0~33\|datac " "Node \"cl\|Add0~33\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215778 ""} { "Warning" "WSTA_SCC_NODE" "cl\|Add0~33\|sumout " "Node \"cl\|Add0~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215778 ""} { "Warning" "WSTA_SCC_NODE" "cl\|count\[8\]~46\|dataf " "Node \"cl\|count\[8\]~46\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215778 ""}  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 16 -1 0 } } { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 17 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601122215778 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cl\|count\[7\]~30\|combout " "Node \"cl\|count\[7\]~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215778 ""} { "Warning" "WSTA_SCC_NODE" "cl\|Add0~29\|datad " "Node \"cl\|Add0~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215778 ""} { "Warning" "WSTA_SCC_NODE" "cl\|Add0~29\|sumout " "Node \"cl\|Add0~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215778 ""} { "Warning" "WSTA_SCC_NODE" "cl\|count\[7\]~30\|dataf " "Node \"cl\|count\[7\]~30\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215778 ""}  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 16 -1 0 } } { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 17 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601122215778 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cl\|count\[6\]~26\|combout " "Node \"cl\|count\[6\]~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215778 ""} { "Warning" "WSTA_SCC_NODE" "cl\|Add0~25\|datad " "Node \"cl\|Add0~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215778 ""} { "Warning" "WSTA_SCC_NODE" "cl\|Add0~25\|sumout " "Node \"cl\|Add0~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215778 ""} { "Warning" "WSTA_SCC_NODE" "cl\|count\[6\]~26\|dataf " "Node \"cl\|count\[6\]~26\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215778 ""}  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 16 -1 0 } } { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 17 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601122215778 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cl\|count\[5\]~18\|combout " "Node \"cl\|count\[5\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215778 ""} { "Warning" "WSTA_SCC_NODE" "cl\|Add0~17\|datac " "Node \"cl\|Add0~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215778 ""} { "Warning" "WSTA_SCC_NODE" "cl\|Add0~17\|sumout " "Node \"cl\|Add0~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215778 ""} { "Warning" "WSTA_SCC_NODE" "cl\|count\[5\]~18\|dataf " "Node \"cl\|count\[5\]~18\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215778 ""}  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 16 -1 0 } } { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 17 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601122215778 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cl\|count\[4\]~22\|combout " "Node \"cl\|count\[4\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215778 ""} { "Warning" "WSTA_SCC_NODE" "cl\|Add0~21\|datad " "Node \"cl\|Add0~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215778 ""} { "Warning" "WSTA_SCC_NODE" "cl\|Add0~21\|sumout " "Node \"cl\|Add0~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215778 ""} { "Warning" "WSTA_SCC_NODE" "cl\|count\[4\]~22\|dataf " "Node \"cl\|count\[4\]~22\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215778 ""}  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 16 -1 0 } } { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 17 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601122215778 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cl\|count\[3\]~14\|combout " "Node \"cl\|count\[3\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215779 ""} { "Warning" "WSTA_SCC_NODE" "cl\|Add0~13\|datad " "Node \"cl\|Add0~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215779 ""} { "Warning" "WSTA_SCC_NODE" "cl\|Add0~13\|sumout " "Node \"cl\|Add0~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215779 ""} { "Warning" "WSTA_SCC_NODE" "cl\|count\[3\]~14\|dataf " "Node \"cl\|count\[3\]~14\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215779 ""}  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 16 -1 0 } } { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 17 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601122215779 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cl\|count\[2\]~10\|combout " "Node \"cl\|count\[2\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215779 ""} { "Warning" "WSTA_SCC_NODE" "cl\|Add0~9\|datad " "Node \"cl\|Add0~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215779 ""} { "Warning" "WSTA_SCC_NODE" "cl\|Add0~9\|sumout " "Node \"cl\|Add0~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215779 ""} { "Warning" "WSTA_SCC_NODE" "cl\|count\[2\]~10\|dataf " "Node \"cl\|count\[2\]~10\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215779 ""}  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 16 -1 0 } } { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 17 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601122215779 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cl\|count\[1\]~6\|combout " "Node \"cl\|count\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215779 ""} { "Warning" "WSTA_SCC_NODE" "cl\|Add0~5\|datad " "Node \"cl\|Add0~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215779 ""} { "Warning" "WSTA_SCC_NODE" "cl\|Add0~5\|sumout " "Node \"cl\|Add0~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215779 ""} { "Warning" "WSTA_SCC_NODE" "cl\|count\[1\]~6\|dataf " "Node \"cl\|count\[1\]~6\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215779 ""}  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 16 -1 0 } } { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 17 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601122215779 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cl\|count\[0\]~2\|combout " "Node \"cl\|count\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215779 ""} { "Warning" "WSTA_SCC_NODE" "cl\|Add0~1\|datac " "Node \"cl\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215779 ""} { "Warning" "WSTA_SCC_NODE" "cl\|Add0~1\|sumout " "Node \"cl\|Add0~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215779 ""} { "Warning" "WSTA_SCC_NODE" "cl\|count\[0\]~2\|dataf " "Node \"cl\|count\[0\]~2\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122215779 ""}  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 16 -1 0 } } { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 17 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601122215779 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[2\] " "Node: KEY\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CL:cl\|count\[3\]~_emulated KEY\[2\] " "Register CL:cl\|count\[3\]~_emulated is being clocked by KEY\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1601122215783 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1601122215783 "|my_clock|KEY[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch CL:cl\|count\[3\]~13 KEY\[0\] " "Latch CL:cl\|count\[3\]~13 is being clocked by KEY\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1601122215783 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1601122215783 "|my_clock|KEY[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Clock:clock\|clk_1s " "Node: Clock:clock\|clk_1s was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Clock:clock\|count\[6\]~_emulated Clock:clock\|clk_1s " "Register Clock:clock\|count\[6\]~_emulated is being clocked by Clock:clock\|clk_1s" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1601122215783 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1601122215783 "|my_clock|Clock:clock|clk_1s"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Timer:timer\|clk_1s " "Node: Timer:timer\|clk_1s was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Timer:timer\|count\[0\] Timer:timer\|clk_1s " "Register Timer:timer\|count\[0\] is being clocked by Timer:timer\|clk_1s" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1601122215783 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1601122215783 "|my_clock|Timer:timer|clk_1s"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601122215791 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1601122215793 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1601122215808 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.343 " "Worst-case setup slack is 14.343" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601122215865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601122215865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.343               0.000 CLOCK_50  " "   14.343               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601122215865 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601122215865 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.245 " "Worst-case hold slack is 0.245" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601122215875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601122215875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.245               0.000 CLOCK_50  " "    0.245               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601122215875 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601122215875 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601122215888 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601122215903 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.763 " "Worst-case minimum pulse width slack is 8.763" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601122215913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601122215913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.763               0.000 CLOCK_50  " "    8.763               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601122215913 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601122215913 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1601122215932 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601122215979 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601122218564 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[2\] " "Node: KEY\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CL:cl\|count\[3\]~_emulated KEY\[2\] " "Register CL:cl\|count\[3\]~_emulated is being clocked by KEY\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1601122218824 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1601122218824 "|my_clock|KEY[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch CL:cl\|count\[3\]~13 KEY\[0\] " "Latch CL:cl\|count\[3\]~13 is being clocked by KEY\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1601122218824 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1601122218824 "|my_clock|KEY[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Clock:clock\|clk_1s " "Node: Clock:clock\|clk_1s was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Clock:clock\|count\[6\]~_emulated Clock:clock\|clk_1s " "Register Clock:clock\|count\[6\]~_emulated is being clocked by Clock:clock\|clk_1s" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1601122218824 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1601122218824 "|my_clock|Clock:clock|clk_1s"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Timer:timer\|clk_1s " "Node: Timer:timer\|clk_1s was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Timer:timer\|count\[0\] Timer:timer\|clk_1s " "Register Timer:timer\|count\[0\] is being clocked by Timer:timer\|clk_1s" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1601122218824 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1601122218824 "|my_clock|Timer:timer|clk_1s"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601122218825 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.240 " "Worst-case setup slack is 14.240" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601122218844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601122218844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.240               0.000 CLOCK_50  " "   14.240               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601122218844 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601122218844 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.232 " "Worst-case hold slack is 0.232" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601122218852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601122218852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.232               0.000 CLOCK_50  " "    0.232               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601122218852 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601122218852 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601122218894 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601122218902 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.735 " "Worst-case minimum pulse width slack is 8.735" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601122218931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601122218931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.735               0.000 CLOCK_50  " "    8.735               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601122218931 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601122218931 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1601122218950 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601122219174 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601122221560 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[2\] " "Node: KEY\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CL:cl\|count\[3\]~_emulated KEY\[2\] " "Register CL:cl\|count\[3\]~_emulated is being clocked by KEY\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1601122221826 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1601122221826 "|my_clock|KEY[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch CL:cl\|count\[3\]~13 KEY\[0\] " "Latch CL:cl\|count\[3\]~13 is being clocked by KEY\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1601122221826 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1601122221826 "|my_clock|KEY[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Clock:clock\|clk_1s " "Node: Clock:clock\|clk_1s was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Clock:clock\|count\[6\]~_emulated Clock:clock\|clk_1s " "Register Clock:clock\|count\[6\]~_emulated is being clocked by Clock:clock\|clk_1s" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1601122221826 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1601122221826 "|my_clock|Clock:clock|clk_1s"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Timer:timer\|clk_1s " "Node: Timer:timer\|clk_1s was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Timer:timer\|count\[0\] Timer:timer\|clk_1s " "Register Timer:timer\|count\[0\] is being clocked by Timer:timer\|clk_1s" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1601122221826 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1601122221826 "|my_clock|Timer:timer|clk_1s"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601122221827 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 16.329 " "Worst-case setup slack is 16.329" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601122221839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601122221839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.329               0.000 CLOCK_50  " "   16.329               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601122221839 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601122221839 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.140 " "Worst-case hold slack is 0.140" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601122221847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601122221847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.140               0.000 CLOCK_50  " "    0.140               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601122221847 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601122221847 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601122221855 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601122221862 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.676 " "Worst-case minimum pulse width slack is 8.676" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601122221869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601122221869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.676               0.000 CLOCK_50  " "    8.676               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601122221869 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601122221869 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1601122221887 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[2\] " "Node: KEY\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CL:cl\|count\[3\]~_emulated KEY\[2\] " "Register CL:cl\|count\[3\]~_emulated is being clocked by KEY\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1601122222221 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1601122222221 "|my_clock|KEY[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch CL:cl\|count\[3\]~13 KEY\[0\] " "Latch CL:cl\|count\[3\]~13 is being clocked by KEY\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1601122222221 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1601122222221 "|my_clock|KEY[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Clock:clock\|clk_1s " "Node: Clock:clock\|clk_1s was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Clock:clock\|count\[6\]~_emulated Clock:clock\|clk_1s " "Register Clock:clock\|count\[6\]~_emulated is being clocked by Clock:clock\|clk_1s" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1601122222221 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1601122222221 "|my_clock|Clock:clock|clk_1s"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Timer:timer\|clk_1s " "Node: Timer:timer\|clk_1s was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Timer:timer\|count\[0\] Timer:timer\|clk_1s " "Register Timer:timer\|count\[0\] is being clocked by Timer:timer\|clk_1s" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1601122222222 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1601122222222 "|my_clock|Timer:timer|clk_1s"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601122222222 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 16.581 " "Worst-case setup slack is 16.581" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601122222233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601122222233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.581               0.000 CLOCK_50  " "   16.581               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601122222233 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601122222233 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.129 " "Worst-case hold slack is 0.129" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601122222241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601122222241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.129               0.000 CLOCK_50  " "    0.129               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601122222241 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601122222241 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601122222248 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601122222255 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.654 " "Worst-case minimum pulse width slack is 8.654" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601122222264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601122222264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.654               0.000 CLOCK_50  " "    8.654               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601122222264 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601122222264 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601122224733 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601122224822 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 215 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 215 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5181 " "Peak virtual memory: 5181 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1601122224996 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 26 20:10:24 2020 " "Processing ended: Sat Sep 26 20:10:24 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1601122224996 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1601122224996 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1601122224996 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601122224996 ""}
