# verilog-library

## Full Adder

![RTL_View](out\assets\adder_full_adder_RTL_view.png)

## Half Adder

![RTL_View](out\assets\adder_half_adder_RTL_view.png)
![Symbol](out\assets\adder_half_adder_symbol.png)
