{"Source Block": ["hdl/library/axi_ad9684/axi_ad9684_if.v@134:185@HdlStmIf", "    .up_drdata (delay_rdata[69:0]),\n    .delay_clk(delay_clk),\n    .delay_rst(delay_rst),\n    .delay_locked(delay_locked));\n\n  generate if (OR_STATUS == 1) begin\n\n    ad_serdes_in #(\n      .FPGA_TECHNOLOGY(FPGA_TECHNOLOGY),\n      .IODELAY_CTRL(0),\n      .IODELAY_GROUP(IO_DELAY_GROUP),\n      .DDR_OR_SDR_N(DDR_OR_SDR_N),\n      .DATA_WIDTH(1))\n    i_adc_or (\n      .rst(adc_rst),\n      .clk(adc_clk_in),\n      .div_clk(adc_div_clk),\n      .loaden(loaden_s),\n      .phase(phase_s),\n      .locked(1'b0),\n      .data_s0(adc_data_or_b_s[1]),\n      .data_s1(adc_data_or_a_s[1]),\n      .data_s2(adc_data_or_b_s[0]),\n      .data_s3(adc_data_or_a_s[0]),\n      .data_s4(),\n      .data_s5(),\n      .data_s6(),\n      .data_s7(),\n      .data_in_p(adc_data_or_p),\n      .data_in_n(adc_data_or_n),\n      .up_clk (up_clk),\n      .up_dld (delay_dload[14]),\n      .up_dwdata (delay_wdata[74:70]),\n      .up_drdata (delay_rdata[74:70]),\n      .delay_clk(delay_clk),\n      .delay_rst(delay_rst),\n      .delay_locked());\n\n    assign adc_or_a = adc_data_or_a_s[0] | adc_data_or_a_s[1];\n    assign adc_or_b = adc_data_or_b_s[0] | adc_data_or_b_s[1];\n\n  end else begin\n\n    assign adc_or_a = 1'b0;\n    assign adc_or_b = 1'b0;\n\n  end\n  endgenerate\n\n  // clock input buffers and MMCM_OR_BUFR_N\n\n  ad_serdes_clk #(\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[146, "      .DATA_WIDTH(1))\n"], [147, "    i_adc_or (\n"]], "Add": [[147, "      .DATA_WIDTH(1)\n"], [147, "    ) i_adc_or (\n"]]}}