Daikon version 5.7.2, released November 7, 2018; http://plse.cs.washington.edu/daikon.
Reading declaration files .(read 1 decls file)
Processing trace data; reading 286 dtrace files:

===========================================================================
..tick():::ENTER
tb_aclk == acw1_m_axi_arid
tb_aclk == acw1_m_axi_rdata
tb_aclk == acw1_m_axi_rresp
tb_aclk == acw1_m_axi_rlast
tb_aclk == acw1_m_axi_rvalid
tb_aclk == p2_s_axi_rdata
tb_aclk == p2_s_axi_rlast
tb_aclk == p2_s_axi_rvalid
tb1_s_axi_wstrb == tb2_s_axi_wstrb
acw1_m_axi_rready == p1_s_axi_arburst
shadow_p2_s_axi_rdata == shadow_acw1_m_axi_rdata
tb_aclk == 0
tb_aresetn one of { 0, 1 }
tb1_s_axi_awaddr one of { 0, 24, 88 }
tb1_s_axi_awvalid one of { 0, 1 }
tb1_s_axi_awready one of { 0, 1 }
tb1_s_axi_wdata one of { 16711680, 33488896, 4294967295L }
tb1_s_axi_wstrb == 15
tb1_s_axi_wvalid one of { 0, 1 }
tb1_s_axi_bvalid one of { 0, 1 }
tb2_s_axi_awaddr one of { 0, 24, 88 }
tb2_s_axi_awvalid one of { 0, 1 }
tb2_s_axi_awready one of { 0, 1 }
tb2_s_axi_wdata one of { 50266368, 50266624, 4294967295L }
tb2_s_axi_wvalid one of { 0, 1 }
tb2_s_axi_bvalid one of { 0, 1 }
tb1_HW_r_start one of { 0, 1 }
tb1_HW_w_start one of { 0, 1 }
tb2_HW_w_start one of { 0, 1 }
tb_HW_reset one of { 0, 1 }
tb1_HW_r_base_addr one of { 0, 16777216 }
tb2_HW_r_base_addr == 33554432
tb2_HW_w_base_addr one of { 16777216, 33554432 }
tb1_HW_r_done one of { 0, 1 }
tb2_HW_w_done one of { 0, 1 }
tb_i_config one of { 0, 1 }
tb_o_data one of { 65535, 4294901760L }
acw1_m_axi_awaddr >= 0
acw1_m_axi_awlen one of { 0, 8 }
acw1_m_axi_awsize one of { 0, 2 }
acw1_m_axi_awburst one of { 0, 1 }
acw1_m_axi_awcache one of { 0, 3 }
acw1_m_axi_awvalid one of { 0, 1 }
acw1_m_axi_awready one of { 0, 1 }
acw1_m_axi_wdata >= 0
acw1_m_axi_wstrb one of { 0, 15 }
acw1_m_axi_wlast one of { 0, 1 }
acw1_m_axi_wvalid one of { 0, 1 }
acw1_m_axi_wready one of { 0, 1 }
acw1_m_axi_bvalid one of { 0, 1 }
acw1_m_axi_araddr >= 0
acw1_m_axi_arlen one of { 0, 8 }
acw1_m_axi_arsize one of { 0, 2 }
acw1_m_axi_arburst one of { 0, 1 }
acw1_m_axi_arcache one of { 0, 3 }
acw1_m_axi_arvalid one of { 0, 1 }
acw1_m_axi_arready one of { 0, 1 }
acw1_m_axi_rready == 1
acw2_m_axi_awaddr >= 0
acw2_m_axi_awlen one of { 0, 8 }
acw2_m_axi_awsize one of { 0, 2 }
acw2_m_axi_awburst one of { 0, 1 }
acw2_m_axi_awcache one of { 0, 3 }
acw2_m_axi_awvalid one of { 0, 1 }
acw2_m_axi_awready one of { 0, 1 }
acw2_m_axi_wdata >= 0
acw2_m_axi_wstrb one of { 0, 15 }
acw2_m_axi_wlast one of { 0, 1 }
acw2_m_axi_wvalid one of { 0, 1 }
acw2_m_axi_wready one of { 0, 1 }
acw2_m_axi_bvalid one of { 0, 1 }
p1_s_axi_awvalid one of { 0, 1 }
p1_s_axi_awready one of { 0, 1 }
p1_s_axi_wdata >= 0
p1_s_axi_wstrb one of { 0, 15 }
p1_s_axi_wlast one of { 0, 1 }
p1_s_axi_wvalid one of { 0, 1 }
p1_s_axi_wready one of { 0, 1 }
p1_s_axi_bvalid one of { 0, 1 }
p1_s_axi_bready one of { 0, 1 }
p1_s_axi_araddr >= 0
p1_s_axi_arlen == 8
p1_s_axi_arsize == 2
p1_s_axi_arcache == 3
p1_s_axi_rready one of { 0, 1 }
p2_s_axi_awvalid one of { 0, 1 }
p2_s_axi_awready one of { 0, 1 }
p2_s_axi_wvalid one of { 0, 1 }
p2_s_axi_wready one of { 0, 1 }
p2_s_axi_bvalid one of { 0, 1 }
p2_s_axi_bready one of { 0, 1 }
p2_s_axi_arvalid one of { 0, 1 }
p2_s_axi_arready one of { 0, 1 }
p2_s_axi_rready one of { 0, 1 }
shadow_p2_s_axi_rdata == 0
shadow_p1_s_axi_wdata one of { 0, 4294967295L }
shadow_acw2_m_axi_wdata one of { 0, 4294967295L }
shadow_acw1_m_axi_wdata one of { 0, 4294967295L }
DERIVED_taint_reg_count one of { 0, 1, 2 }
DERIVED_taint_reg_delta one of { -1, 0, 1 }
tb_aclk <= tb_aresetn
tb_aclk <= tb1_s_axi_awaddr
tb_aclk <= tb1_s_axi_awvalid
tb_aclk <= tb1_s_axi_awready
tb_aclk < tb1_s_axi_wdata
tb_aclk <= tb1_s_axi_wvalid
tb_aclk <= tb1_s_axi_bvalid
tb_aclk <= tb2_s_axi_awaddr
tb_aclk <= tb2_s_axi_awvalid
tb_aclk <= tb2_s_axi_awready
tb_aclk < tb2_s_axi_wdata
tb_aclk <= tb2_s_axi_wvalid
tb_aclk <= tb2_s_axi_bvalid
tb_aclk <= tb1_HW_r_start
tb_aclk <= tb1_HW_w_start
tb_aclk <= tb2_HW_w_start
tb_aclk <= tb_HW_reset
tb_aclk <= tb1_HW_r_base_addr
tb_aclk < tb2_HW_w_base_addr
tb_aclk <= tb1_HW_r_done
tb_aclk <= tb2_HW_w_done
tb_aclk <= tb_i_config
tb_aclk < tb_o_data
tb_aclk <= acw1_m_axi_awaddr
tb_aclk <= acw1_m_axi_awlen
tb_aclk <= acw1_m_axi_awsize
tb_aclk <= acw1_m_axi_awburst
tb_aclk <= acw1_m_axi_awcache
tb_aclk <= acw1_m_axi_awvalid
tb_aclk <= acw1_m_axi_awready
tb_aclk <= acw1_m_axi_wdata
tb_aclk <= acw1_m_axi_wstrb
tb_aclk <= acw1_m_axi_wlast
tb_aclk <= acw1_m_axi_wvalid
tb_aclk <= acw1_m_axi_wready
tb_aclk <= acw1_m_axi_bvalid
tb_aclk <= acw1_m_axi_araddr
tb_aclk <= acw1_m_axi_arlen
tb_aclk <= acw1_m_axi_arsize
tb_aclk <= acw1_m_axi_arburst
tb_aclk <= acw1_m_axi_arcache
tb_aclk <= acw1_m_axi_arvalid
tb_aclk <= acw1_m_axi_arready
tb_aclk <= acw2_m_axi_awaddr
tb_aclk <= acw2_m_axi_awlen
tb_aclk <= acw2_m_axi_awsize
tb_aclk <= acw2_m_axi_awburst
tb_aclk <= acw2_m_axi_awcache
tb_aclk <= acw2_m_axi_awvalid
tb_aclk <= acw2_m_axi_awready
tb_aclk <= acw2_m_axi_wdata
tb_aclk <= acw2_m_axi_wstrb
tb_aclk <= acw2_m_axi_wlast
tb_aclk <= acw2_m_axi_wvalid
tb_aclk <= acw2_m_axi_wready
tb_aclk <= acw2_m_axi_bvalid
tb_aclk <= p1_s_axi_awvalid
tb_aclk <= p1_s_axi_awready
tb_aclk <= p1_s_axi_wdata
tb_aclk <= p1_s_axi_wstrb
tb_aclk <= p1_s_axi_wlast
tb_aclk <= p1_s_axi_wvalid
tb_aclk <= p1_s_axi_wready
tb_aclk <= p1_s_axi_bvalid
tb_aclk <= p1_s_axi_bready
tb_aclk <= p1_s_axi_araddr
tb_aclk <= p1_s_axi_rready
tb_aclk <= p2_s_axi_awvalid
tb_aclk <= p2_s_axi_awready
tb_aclk <= p2_s_axi_wvalid
tb_aclk <= p2_s_axi_wready
tb_aclk <= p2_s_axi_bvalid
tb_aclk <= p2_s_axi_bready
tb_aclk <= p2_s_axi_arvalid
tb_aclk <= p2_s_axi_arready
tb_aclk <= p2_s_axi_rready
tb_aresetn >= tb1_s_axi_awvalid
tb_aresetn >= tb1_s_axi_awready
tb_aresetn < tb1_s_axi_wdata
tb_aresetn < tb1_s_axi_wstrb
tb_aresetn >= tb1_s_axi_wvalid
tb_aresetn >= tb1_s_axi_bvalid
tb_aresetn >= tb2_s_axi_awvalid
tb_aresetn >= tb2_s_axi_awready
tb_aresetn < tb2_s_axi_wdata
tb_aresetn >= tb2_s_axi_wvalid
tb_aresetn >= tb2_s_axi_bvalid
tb_aresetn >= tb1_HW_r_start
tb_aresetn >= tb1_HW_w_start
tb_aresetn >= tb2_HW_w_start
tb_aresetn != tb_HW_reset
tb_aresetn < tb2_HW_r_base_addr
tb_aresetn < tb2_HW_w_base_addr
tb_aresetn >= tb_i_config
tb_aresetn < tb_o_data
tb_aresetn >= acw1_m_axi_awburst
tb_aresetn >= acw1_m_axi_awvalid
tb_aresetn >= acw1_m_axi_awready
tb_aresetn >= acw1_m_axi_wlast
tb_aresetn >= acw1_m_axi_wvalid
tb_aresetn >= acw1_m_axi_wready
tb_aresetn >= acw1_m_axi_bvalid
tb_aresetn >= acw1_m_axi_arburst
tb_aresetn >= acw1_m_axi_arvalid
tb_aresetn >= acw1_m_axi_arready
tb_aresetn <= acw1_m_axi_rready
tb_aresetn >= acw2_m_axi_awburst
tb_aresetn >= acw2_m_axi_awvalid
tb_aresetn >= acw2_m_axi_awready
tb_aresetn >= acw2_m_axi_wlast
tb_aresetn >= acw2_m_axi_wvalid
tb_aresetn >= acw2_m_axi_wready
tb_aresetn >= acw2_m_axi_bvalid
tb_aresetn >= p1_s_axi_awvalid
tb_aresetn >= p1_s_axi_awready
tb_aresetn != p1_s_axi_wdata
tb_aresetn != p1_s_axi_wstrb
tb_aresetn >= p1_s_axi_wlast
tb_aresetn >= p1_s_axi_wvalid
tb_aresetn >= p1_s_axi_wready
tb_aresetn >= p1_s_axi_bvalid
tb_aresetn >= p1_s_axi_bready
tb_aresetn != p1_s_axi_araddr
tb_aresetn < p1_s_axi_arlen
tb_aresetn < p1_s_axi_arsize
tb_aresetn < p1_s_axi_arcache
tb_aresetn >= p1_s_axi_rready
tb_aresetn >= p2_s_axi_awvalid
tb_aresetn >= p2_s_axi_awready
tb_aresetn >= p2_s_axi_wvalid
tb_aresetn >= p2_s_axi_wready
tb_aresetn >= p2_s_axi_bvalid
tb_aresetn >= p2_s_axi_bready
tb_aresetn >= p2_s_axi_arvalid
tb_aresetn >= p2_s_axi_arready
tb_aresetn >= p2_s_axi_rready
tb1_s_axi_awaddr < tb1_s_axi_wdata
tb1_s_axi_awaddr != tb1_s_axi_wstrb
tb1_s_axi_awaddr < tb2_s_axi_wdata
tb1_s_axi_awaddr < tb2_HW_r_base_addr
tb1_s_axi_awaddr < tb2_HW_w_base_addr
tb1_s_axi_awaddr < tb_o_data
tb1_s_axi_awaddr != acw1_m_axi_rready
tb1_s_axi_awaddr <= p1_s_axi_araddr
tb1_s_axi_awaddr != p1_s_axi_arlen
tb1_s_axi_awaddr != p1_s_axi_arsize
tb1_s_axi_awaddr != p1_s_axi_arcache
tb1_s_axi_awvalid >= tb1_s_axi_awready
tb1_s_axi_awvalid < tb1_s_axi_wdata
tb1_s_axi_awvalid < tb1_s_axi_wstrb
tb1_s_axi_awvalid >= tb1_s_axi_wvalid
tb1_s_axi_awvalid < tb2_s_axi_wdata
tb1_s_axi_awvalid < tb2_HW_r_base_addr
tb1_s_axi_awvalid < tb2_HW_w_base_addr
tb1_s_axi_awvalid < tb_o_data
tb1_s_axi_awvalid <= acw1_m_axi_rready
tb1_s_axi_awvalid <= p1_s_axi_araddr
tb1_s_axi_awvalid < p1_s_axi_arlen
tb1_s_axi_awvalid < p1_s_axi_arsize
tb1_s_axi_awvalid < p1_s_axi_arcache
tb1_s_axi_awready < tb1_s_axi_wdata
tb1_s_axi_awready < tb1_s_axi_wstrb
tb1_s_axi_awready <= tb1_s_axi_wvalid
tb1_s_axi_awready < tb2_s_axi_wdata
tb1_s_axi_awready < tb2_HW_r_base_addr
tb1_s_axi_awready < tb2_HW_w_base_addr
tb1_s_axi_awready < tb_o_data
tb1_s_axi_awready <= acw1_m_axi_rready
tb1_s_axi_awready <= p1_s_axi_araddr
tb1_s_axi_awready < p1_s_axi_arlen
tb1_s_axi_awready < p1_s_axi_arsize
tb1_s_axi_awready < p1_s_axi_arcache
tb1_s_axi_wdata > tb1_s_axi_wstrb
tb1_s_axi_wdata > tb1_s_axi_wvalid
tb1_s_axi_wdata > tb1_s_axi_bvalid
tb1_s_axi_wdata > tb2_s_axi_awaddr
tb1_s_axi_wdata > tb2_s_axi_awvalid
tb1_s_axi_wdata > tb2_s_axi_awready
tb1_s_axi_wdata > tb2_s_axi_wvalid
tb1_s_axi_wdata > tb2_s_axi_bvalid
tb1_s_axi_wdata > tb1_HW_r_start
tb1_s_axi_wdata > tb1_HW_w_start
tb1_s_axi_wdata > tb2_HW_w_start
tb1_s_axi_wdata > tb_HW_reset
tb1_s_axi_wdata > tb1_HW_r_base_addr
tb1_s_axi_wdata != tb2_HW_r_base_addr
tb1_s_axi_wdata != tb2_HW_w_base_addr
tb1_s_axi_wdata > tb1_HW_r_done
tb1_s_axi_wdata > tb2_HW_w_done
tb1_s_axi_wdata > tb_i_config
tb1_s_axi_wdata != tb_o_data
tb1_s_axi_wdata > acw1_m_axi_awaddr
tb1_s_axi_wdata > acw1_m_axi_awlen
tb1_s_axi_wdata > acw1_m_axi_awsize
tb1_s_axi_wdata > acw1_m_axi_awburst
tb1_s_axi_wdata > acw1_m_axi_awcache
tb1_s_axi_wdata > acw1_m_axi_awvalid
tb1_s_axi_wdata > acw1_m_axi_awready
tb1_s_axi_wdata > acw1_m_axi_wdata
tb1_s_axi_wdata > acw1_m_axi_wstrb
tb1_s_axi_wdata > acw1_m_axi_wlast
tb1_s_axi_wdata > acw1_m_axi_wvalid
tb1_s_axi_wdata > acw1_m_axi_wready
tb1_s_axi_wdata > acw1_m_axi_bvalid
tb1_s_axi_wdata > acw1_m_axi_araddr
tb1_s_axi_wdata > acw1_m_axi_arlen
tb1_s_axi_wdata > acw1_m_axi_arsize
tb1_s_axi_wdata > acw1_m_axi_arburst
tb1_s_axi_wdata > acw1_m_axi_arcache
tb1_s_axi_wdata > acw1_m_axi_arvalid
tb1_s_axi_wdata > acw1_m_axi_arready
tb1_s_axi_wdata > acw1_m_axi_rready
tb1_s_axi_wdata > acw2_m_axi_awaddr
tb1_s_axi_wdata > acw2_m_axi_awlen
tb1_s_axi_wdata > acw2_m_axi_awsize
tb1_s_axi_wdata > acw2_m_axi_awburst
tb1_s_axi_wdata > acw2_m_axi_awcache
tb1_s_axi_wdata > acw2_m_axi_awvalid
tb1_s_axi_wdata > acw2_m_axi_awready
tb1_s_axi_wdata > acw2_m_axi_wdata
tb1_s_axi_wdata > acw2_m_axi_wstrb
tb1_s_axi_wdata > acw2_m_axi_wlast
tb1_s_axi_wdata > acw2_m_axi_wvalid
tb1_s_axi_wdata > acw2_m_axi_wready
tb1_s_axi_wdata > acw2_m_axi_bvalid
tb1_s_axi_wdata > p1_s_axi_awvalid
tb1_s_axi_wdata > p1_s_axi_awready
tb1_s_axi_wdata > p1_s_axi_wdata
tb1_s_axi_wdata > p1_s_axi_wstrb
tb1_s_axi_wdata > p1_s_axi_wlast
tb1_s_axi_wdata > p1_s_axi_wvalid
tb1_s_axi_wdata > p1_s_axi_wready
tb1_s_axi_wdata > p1_s_axi_bvalid
tb1_s_axi_wdata > p1_s_axi_bready
tb1_s_axi_wdata > p1_s_axi_araddr
tb1_s_axi_wdata > p1_s_axi_arlen
tb1_s_axi_wdata > p1_s_axi_arsize
tb1_s_axi_wdata > p1_s_axi_arcache
tb1_s_axi_wdata > p1_s_axi_rready
tb1_s_axi_wdata > p2_s_axi_awvalid
tb1_s_axi_wdata > p2_s_axi_awready
tb1_s_axi_wdata > p2_s_axi_wvalid
tb1_s_axi_wdata > p2_s_axi_wready
tb1_s_axi_wdata > p2_s_axi_bvalid
tb1_s_axi_wdata > p2_s_axi_bready
tb1_s_axi_wdata > p2_s_axi_arvalid
tb1_s_axi_wdata > p2_s_axi_arready
tb1_s_axi_wdata > p2_s_axi_rready
tb1_s_axi_wstrb > tb1_s_axi_wvalid
tb1_s_axi_wstrb > tb1_s_axi_bvalid
tb1_s_axi_wstrb != tb2_s_axi_awaddr
tb1_s_axi_wstrb > tb2_s_axi_awvalid
tb1_s_axi_wstrb > tb2_s_axi_awready
tb1_s_axi_wstrb < tb2_s_axi_wdata
tb1_s_axi_wstrb > tb2_s_axi_wvalid
tb1_s_axi_wstrb > tb2_s_axi_bvalid
tb1_s_axi_wstrb > tb1_HW_r_start
tb1_s_axi_wstrb > tb1_HW_w_start
tb1_s_axi_wstrb > tb2_HW_w_start
tb1_s_axi_wstrb > tb_HW_reset
tb1_s_axi_wstrb != tb1_HW_r_base_addr
tb1_s_axi_wstrb < tb2_HW_w_base_addr
tb1_s_axi_wstrb > tb1_HW_r_done
tb1_s_axi_wstrb > tb2_HW_w_done
tb1_s_axi_wstrb > tb_i_config
tb1_s_axi_wstrb < tb_o_data
tb1_s_axi_wstrb != acw1_m_axi_awaddr
tb1_s_axi_wstrb > acw1_m_axi_awlen
tb1_s_axi_wstrb > acw1_m_axi_awsize
tb1_s_axi_wstrb > acw1_m_axi_awburst
tb1_s_axi_wstrb > acw1_m_axi_awcache
tb1_s_axi_wstrb > acw1_m_axi_awvalid
tb1_s_axi_wstrb > acw1_m_axi_awready
tb1_s_axi_wstrb != acw1_m_axi_wdata
tb1_s_axi_wstrb >= acw1_m_axi_wstrb
tb1_s_axi_wstrb > acw1_m_axi_wlast
tb1_s_axi_wstrb > acw1_m_axi_wvalid
tb1_s_axi_wstrb > acw1_m_axi_wready
tb1_s_axi_wstrb > acw1_m_axi_bvalid
tb1_s_axi_wstrb != acw1_m_axi_araddr
tb1_s_axi_wstrb > acw1_m_axi_arlen
tb1_s_axi_wstrb > acw1_m_axi_arsize
tb1_s_axi_wstrb > acw1_m_axi_arburst
tb1_s_axi_wstrb > acw1_m_axi_arcache
tb1_s_axi_wstrb > acw1_m_axi_arvalid
tb1_s_axi_wstrb > acw1_m_axi_arready
tb1_s_axi_wstrb != acw2_m_axi_awaddr
tb1_s_axi_wstrb > acw2_m_axi_awlen
tb1_s_axi_wstrb > acw2_m_axi_awsize
tb1_s_axi_wstrb > acw2_m_axi_awburst
tb1_s_axi_wstrb > acw2_m_axi_awcache
tb1_s_axi_wstrb > acw2_m_axi_awvalid
tb1_s_axi_wstrb > acw2_m_axi_awready
tb1_s_axi_wstrb != acw2_m_axi_wdata
tb1_s_axi_wstrb >= acw2_m_axi_wstrb
tb1_s_axi_wstrb > acw2_m_axi_wlast
tb1_s_axi_wstrb > acw2_m_axi_wvalid
tb1_s_axi_wstrb > acw2_m_axi_wready
tb1_s_axi_wstrb > acw2_m_axi_bvalid
tb1_s_axi_wstrb > p1_s_axi_awvalid
tb1_s_axi_wstrb > p1_s_axi_awready
tb1_s_axi_wstrb != p1_s_axi_wdata
tb1_s_axi_wstrb >= p1_s_axi_wstrb
tb1_s_axi_wstrb > p1_s_axi_wlast
tb1_s_axi_wstrb > p1_s_axi_wvalid
tb1_s_axi_wstrb > p1_s_axi_wready
tb1_s_axi_wstrb > p1_s_axi_bvalid
tb1_s_axi_wstrb > p1_s_axi_bready
tb1_s_axi_wstrb != p1_s_axi_araddr
tb1_s_axi_wstrb > p1_s_axi_rready
tb1_s_axi_wstrb > p2_s_axi_awvalid
tb1_s_axi_wstrb > p2_s_axi_awready
tb1_s_axi_wstrb > p2_s_axi_wvalid
tb1_s_axi_wstrb > p2_s_axi_wready
tb1_s_axi_wstrb > p2_s_axi_bvalid
tb1_s_axi_wstrb > p2_s_axi_bready
tb1_s_axi_wstrb > p2_s_axi_arvalid
tb1_s_axi_wstrb > p2_s_axi_arready
tb1_s_axi_wstrb > p2_s_axi_rready
tb1_s_axi_wvalid < tb2_s_axi_wdata
tb1_s_axi_wvalid < tb2_HW_r_base_addr
tb1_s_axi_wvalid < tb2_HW_w_base_addr
tb1_s_axi_wvalid < tb_o_data
tb1_s_axi_wvalid <= acw1_m_axi_rready
tb1_s_axi_wvalid <= p1_s_axi_araddr
tb1_s_axi_wvalid < p1_s_axi_arlen
tb1_s_axi_wvalid < p1_s_axi_arsize
tb1_s_axi_wvalid < p1_s_axi_arcache
tb1_s_axi_bvalid <= tb2_s_axi_awvalid
tb1_s_axi_bvalid < tb2_s_axi_wdata
tb1_s_axi_bvalid < tb2_HW_r_base_addr
tb1_s_axi_bvalid < tb2_HW_w_base_addr
tb1_s_axi_bvalid < tb_o_data
tb1_s_axi_bvalid <= acw1_m_axi_rready
tb1_s_axi_bvalid <= p1_s_axi_araddr
tb1_s_axi_bvalid < p1_s_axi_arlen
tb1_s_axi_bvalid < p1_s_axi_arsize
tb1_s_axi_bvalid < p1_s_axi_arcache
tb2_s_axi_awaddr < tb2_s_axi_wdata
tb2_s_axi_awaddr < tb2_HW_r_base_addr
tb2_s_axi_awaddr < tb2_HW_w_base_addr
tb2_s_axi_awaddr < tb_o_data
tb2_s_axi_awaddr != acw1_m_axi_rready
tb2_s_axi_awaddr <= p1_s_axi_araddr
tb2_s_axi_awaddr != p1_s_axi_arlen
tb2_s_axi_awaddr != p1_s_axi_arsize
tb2_s_axi_awaddr != p1_s_axi_arcache
tb2_s_axi_awvalid >= tb2_s_axi_awready
tb2_s_axi_awvalid < tb2_s_axi_wdata
tb2_s_axi_awvalid >= tb2_s_axi_wvalid
tb2_s_axi_awvalid < tb2_HW_r_base_addr
tb2_s_axi_awvalid < tb2_HW_w_base_addr
tb2_s_axi_awvalid < tb_o_data
tb2_s_axi_awvalid <= acw1_m_axi_rready
tb2_s_axi_awvalid <= p1_s_axi_araddr
tb2_s_axi_awvalid < p1_s_axi_arlen
tb2_s_axi_awvalid < p1_s_axi_arsize
tb2_s_axi_awvalid < p1_s_axi_arcache
tb2_s_axi_awready < tb2_s_axi_wdata
tb2_s_axi_awready <= tb2_s_axi_wvalid
tb2_s_axi_awready < tb2_HW_r_base_addr
tb2_s_axi_awready < tb2_HW_w_base_addr
tb2_s_axi_awready < tb_o_data
tb2_s_axi_awready <= acw1_m_axi_rready
tb2_s_axi_awready <= p1_s_axi_araddr
tb2_s_axi_awready < p1_s_axi_arlen
tb2_s_axi_awready < p1_s_axi_arsize
tb2_s_axi_awready < p1_s_axi_arcache
tb2_s_axi_wdata > tb2_s_axi_wvalid
tb2_s_axi_wdata > tb2_s_axi_bvalid
tb2_s_axi_wdata > tb1_HW_r_start
tb2_s_axi_wdata > tb1_HW_w_start
tb2_s_axi_wdata > tb2_HW_w_start
tb2_s_axi_wdata > tb_HW_reset
tb2_s_axi_wdata > tb1_HW_r_base_addr
tb2_s_axi_wdata > tb2_HW_r_base_addr
tb2_s_axi_wdata > tb2_HW_w_base_addr
tb2_s_axi_wdata > tb1_HW_r_done
tb2_s_axi_wdata > tb2_HW_w_done
tb2_s_axi_wdata > tb_i_config
tb2_s_axi_wdata != tb_o_data
tb2_s_axi_wdata > acw1_m_axi_awaddr
tb2_s_axi_wdata > acw1_m_axi_awlen
tb2_s_axi_wdata > acw1_m_axi_awsize
tb2_s_axi_wdata > acw1_m_axi_awburst
tb2_s_axi_wdata > acw1_m_axi_awcache
tb2_s_axi_wdata > acw1_m_axi_awvalid
tb2_s_axi_wdata > acw1_m_axi_awready
tb2_s_axi_wdata > acw1_m_axi_wdata
tb2_s_axi_wdata > acw1_m_axi_wstrb
tb2_s_axi_wdata > acw1_m_axi_wlast
tb2_s_axi_wdata > acw1_m_axi_wvalid
tb2_s_axi_wdata > acw1_m_axi_wready
tb2_s_axi_wdata > acw1_m_axi_bvalid
tb2_s_axi_wdata > acw1_m_axi_araddr
tb2_s_axi_wdata > acw1_m_axi_arlen
tb2_s_axi_wdata > acw1_m_axi_arsize
tb2_s_axi_wdata > acw1_m_axi_arburst
tb2_s_axi_wdata > acw1_m_axi_arcache
tb2_s_axi_wdata > acw1_m_axi_arvalid
tb2_s_axi_wdata > acw1_m_axi_arready
tb2_s_axi_wdata > acw1_m_axi_rready
tb2_s_axi_wdata > acw2_m_axi_awaddr
tb2_s_axi_wdata > acw2_m_axi_awlen
tb2_s_axi_wdata > acw2_m_axi_awsize
tb2_s_axi_wdata > acw2_m_axi_awburst
tb2_s_axi_wdata > acw2_m_axi_awcache
tb2_s_axi_wdata > acw2_m_axi_awvalid
tb2_s_axi_wdata > acw2_m_axi_awready
tb2_s_axi_wdata > acw2_m_axi_wdata
tb2_s_axi_wdata > acw2_m_axi_wstrb
tb2_s_axi_wdata > acw2_m_axi_wlast
tb2_s_axi_wdata > acw2_m_axi_wvalid
tb2_s_axi_wdata > acw2_m_axi_wready
tb2_s_axi_wdata > acw2_m_axi_bvalid
tb2_s_axi_wdata > p1_s_axi_awvalid
tb2_s_axi_wdata > p1_s_axi_awready
tb2_s_axi_wdata > p1_s_axi_wdata
tb2_s_axi_wdata > p1_s_axi_wstrb
tb2_s_axi_wdata > p1_s_axi_wlast
tb2_s_axi_wdata > p1_s_axi_wvalid
tb2_s_axi_wdata > p1_s_axi_wready
tb2_s_axi_wdata > p1_s_axi_bvalid
tb2_s_axi_wdata > p1_s_axi_bready
tb2_s_axi_wdata > p1_s_axi_araddr
tb2_s_axi_wdata > p1_s_axi_arlen
tb2_s_axi_wdata > p1_s_axi_arsize
tb2_s_axi_wdata > p1_s_axi_arcache
tb2_s_axi_wdata > p1_s_axi_rready
tb2_s_axi_wdata > p2_s_axi_awvalid
tb2_s_axi_wdata > p2_s_axi_awready
tb2_s_axi_wdata > p2_s_axi_wvalid
tb2_s_axi_wdata > p2_s_axi_wready
tb2_s_axi_wdata > p2_s_axi_bvalid
tb2_s_axi_wdata > p2_s_axi_bready
tb2_s_axi_wdata > p2_s_axi_arvalid
tb2_s_axi_wdata > p2_s_axi_arready
tb2_s_axi_wdata > p2_s_axi_rready
tb2_s_axi_wvalid < tb2_HW_r_base_addr
tb2_s_axi_wvalid < tb2_HW_w_base_addr
tb2_s_axi_wvalid < tb_o_data
tb2_s_axi_wvalid <= acw1_m_axi_rready
tb2_s_axi_wvalid <= p1_s_axi_araddr
tb2_s_axi_wvalid < p1_s_axi_arlen
tb2_s_axi_wvalid < p1_s_axi_arsize
tb2_s_axi_wvalid < p1_s_axi_arcache
tb2_s_axi_bvalid < tb2_HW_r_base_addr
tb2_s_axi_bvalid < tb2_HW_w_base_addr
tb2_s_axi_bvalid < tb_o_data
tb2_s_axi_bvalid <= acw1_m_axi_rready
tb2_s_axi_bvalid <= p1_s_axi_araddr
tb2_s_axi_bvalid < p1_s_axi_arlen
tb2_s_axi_bvalid < p1_s_axi_arsize
tb2_s_axi_bvalid < p1_s_axi_arcache
tb1_HW_r_start <= tb1_HW_r_base_addr
tb1_HW_r_start < tb2_HW_r_base_addr
tb1_HW_r_start < tb2_HW_w_base_addr
tb1_HW_r_start < tb_o_data
tb1_HW_r_start <= acw1_m_axi_rready
tb1_HW_r_start <= acw2_m_axi_awaddr
tb1_HW_r_start <= acw2_m_axi_awlen
tb1_HW_r_start <= acw2_m_axi_awsize
tb1_HW_r_start <= acw2_m_axi_awburst
tb1_HW_r_start <= acw2_m_axi_awcache
tb1_HW_r_start <= p1_s_axi_araddr
tb1_HW_r_start < p1_s_axi_arlen
tb1_HW_r_start < p1_s_axi_arsize
tb1_HW_r_start < p1_s_axi_arcache
tb1_HW_w_start < tb2_HW_r_base_addr
tb1_HW_w_start < tb2_HW_w_base_addr
tb1_HW_w_start <= tb2_HW_w_done
tb1_HW_w_start < tb_o_data
tb1_HW_w_start <= acw1_m_axi_araddr
tb1_HW_w_start <= acw1_m_axi_arlen
tb1_HW_w_start <= acw1_m_axi_arsize
tb1_HW_w_start <= acw1_m_axi_arburst
tb1_HW_w_start <= acw1_m_axi_arcache
tb1_HW_w_start <= acw1_m_axi_rready
tb1_HW_w_start <= acw2_m_axi_awaddr
tb1_HW_w_start <= acw2_m_axi_awlen
tb1_HW_w_start <= acw2_m_axi_awsize
tb1_HW_w_start <= acw2_m_axi_awburst
tb1_HW_w_start <= acw2_m_axi_awcache
tb1_HW_w_start >= p1_s_axi_bvalid
tb1_HW_w_start >= p1_s_axi_bready
tb1_HW_w_start != p1_s_axi_araddr
tb1_HW_w_start < p1_s_axi_arlen
tb1_HW_w_start < p1_s_axi_arsize
tb1_HW_w_start < p1_s_axi_arcache
tb1_HW_w_start >= p1_s_axi_rready
tb2_HW_w_start < tb2_HW_r_base_addr
tb2_HW_w_start < tb2_HW_w_base_addr
tb2_HW_w_start < tb_o_data
tb2_HW_w_start <= acw1_m_axi_rready
tb2_HW_w_start <= p1_s_axi_araddr
tb2_HW_w_start < p1_s_axi_arlen
tb2_HW_w_start < p1_s_axi_arsize
tb2_HW_w_start < p1_s_axi_arcache
tb_HW_reset < tb2_HW_r_base_addr
tb_HW_reset < tb2_HW_w_base_addr
tb_HW_reset < tb_o_data
tb_HW_reset <= acw1_m_axi_rready
tb_HW_reset <= p1_s_axi_wdata
tb_HW_reset <= p1_s_axi_wstrb
tb_HW_reset <= p1_s_axi_araddr
tb_HW_reset < p1_s_axi_arlen
tb_HW_reset < p1_s_axi_arsize
tb_HW_reset < p1_s_axi_arcache
tb1_HW_r_base_addr < tb2_HW_r_base_addr
tb1_HW_r_base_addr < tb2_HW_w_base_addr
tb1_HW_r_base_addr < tb_o_data
tb1_HW_r_base_addr != acw1_m_axi_rready
tb1_HW_r_base_addr <= acw2_m_axi_awaddr
tb1_HW_r_base_addr <= p1_s_axi_araddr
tb1_HW_r_base_addr != p1_s_axi_arlen
tb1_HW_r_base_addr != p1_s_axi_arsize
tb1_HW_r_base_addr != p1_s_axi_arcache
tb2_HW_r_base_addr >= tb2_HW_w_base_addr
tb2_HW_r_base_addr > tb1_HW_r_done
tb2_HW_r_base_addr > tb2_HW_w_done
tb2_HW_r_base_addr > tb_i_config
tb2_HW_r_base_addr != tb_o_data
tb2_HW_r_base_addr > acw1_m_axi_awaddr
tb2_HW_r_base_addr > acw1_m_axi_awlen
tb2_HW_r_base_addr > acw1_m_axi_awsize
tb2_HW_r_base_addr > acw1_m_axi_awburst
tb2_HW_r_base_addr > acw1_m_axi_awcache
tb2_HW_r_base_addr > acw1_m_axi_awvalid
tb2_HW_r_base_addr > acw1_m_axi_awready
tb2_HW_r_base_addr != acw1_m_axi_wdata
tb2_HW_r_base_addr > acw1_m_axi_wstrb
tb2_HW_r_base_addr > acw1_m_axi_wlast
tb2_HW_r_base_addr > acw1_m_axi_wvalid
tb2_HW_r_base_addr > acw1_m_axi_wready
tb2_HW_r_base_addr > acw1_m_axi_bvalid
tb2_HW_r_base_addr > acw1_m_axi_araddr
tb2_HW_r_base_addr > acw1_m_axi_arlen
tb2_HW_r_base_addr > acw1_m_axi_arsize
tb2_HW_r_base_addr > acw1_m_axi_arburst
tb2_HW_r_base_addr > acw1_m_axi_arcache
tb2_HW_r_base_addr > acw1_m_axi_arvalid
tb2_HW_r_base_addr > acw1_m_axi_arready
tb2_HW_r_base_addr > acw2_m_axi_awaddr
tb2_HW_r_base_addr > acw2_m_axi_awlen
tb2_HW_r_base_addr > acw2_m_axi_awsize
tb2_HW_r_base_addr > acw2_m_axi_awburst
tb2_HW_r_base_addr > acw2_m_axi_awcache
tb2_HW_r_base_addr > acw2_m_axi_awvalid
tb2_HW_r_base_addr > acw2_m_axi_awready
tb2_HW_r_base_addr != acw2_m_axi_wdata
tb2_HW_r_base_addr > acw2_m_axi_wstrb
tb2_HW_r_base_addr > acw2_m_axi_wlast
tb2_HW_r_base_addr > acw2_m_axi_wvalid
tb2_HW_r_base_addr > acw2_m_axi_wready
tb2_HW_r_base_addr > acw2_m_axi_bvalid
tb2_HW_r_base_addr > p1_s_axi_awvalid
tb2_HW_r_base_addr > p1_s_axi_awready
tb2_HW_r_base_addr != p1_s_axi_wdata
tb2_HW_r_base_addr > p1_s_axi_wstrb
tb2_HW_r_base_addr > p1_s_axi_wlast
tb2_HW_r_base_addr > p1_s_axi_wvalid
tb2_HW_r_base_addr > p1_s_axi_wready
tb2_HW_r_base_addr > p1_s_axi_bvalid
tb2_HW_r_base_addr > p1_s_axi_bready
tb2_HW_r_base_addr > p1_s_axi_araddr
tb2_HW_r_base_addr > p1_s_axi_rready
tb2_HW_r_base_addr > p2_s_axi_awvalid
tb2_HW_r_base_addr > p2_s_axi_awready
tb2_HW_r_base_addr > p2_s_axi_wvalid
tb2_HW_r_base_addr > p2_s_axi_wready
tb2_HW_r_base_addr > p2_s_axi_bvalid
tb2_HW_r_base_addr > p2_s_axi_bready
tb2_HW_r_base_addr > p2_s_axi_arvalid
tb2_HW_r_base_addr > p2_s_axi_arready
tb2_HW_r_base_addr > p2_s_axi_rready
tb2_HW_w_base_addr > tb1_HW_r_done
tb2_HW_w_base_addr > tb2_HW_w_done
tb2_HW_w_base_addr > tb_i_config
tb2_HW_w_base_addr != tb_o_data
tb2_HW_w_base_addr > acw1_m_axi_awaddr
tb2_HW_w_base_addr > acw1_m_axi_awlen
tb2_HW_w_base_addr > acw1_m_axi_awsize
tb2_HW_w_base_addr > acw1_m_axi_awburst
tb2_HW_w_base_addr > acw1_m_axi_awcache
tb2_HW_w_base_addr > acw1_m_axi_awvalid
tb2_HW_w_base_addr > acw1_m_axi_awready
tb2_HW_w_base_addr != acw1_m_axi_wdata
tb2_HW_w_base_addr > acw1_m_axi_wstrb
tb2_HW_w_base_addr > acw1_m_axi_wlast
tb2_HW_w_base_addr > acw1_m_axi_wvalid
tb2_HW_w_base_addr > acw1_m_axi_wready
tb2_HW_w_base_addr > acw1_m_axi_bvalid
tb2_HW_w_base_addr > acw1_m_axi_araddr
tb2_HW_w_base_addr > acw1_m_axi_arlen
tb2_HW_w_base_addr > acw1_m_axi_arsize
tb2_HW_w_base_addr > acw1_m_axi_arburst
tb2_HW_w_base_addr > acw1_m_axi_arcache
tb2_HW_w_base_addr > acw1_m_axi_arvalid
tb2_HW_w_base_addr > acw1_m_axi_arready
tb2_HW_w_base_addr > acw1_m_axi_rready
tb2_HW_w_base_addr > acw2_m_axi_awlen
tb2_HW_w_base_addr > acw2_m_axi_awsize
tb2_HW_w_base_addr > acw2_m_axi_awburst
tb2_HW_w_base_addr > acw2_m_axi_awcache
tb2_HW_w_base_addr > acw2_m_axi_awvalid
tb2_HW_w_base_addr > acw2_m_axi_awready
tb2_HW_w_base_addr != acw2_m_axi_wdata
tb2_HW_w_base_addr > acw2_m_axi_wstrb
tb2_HW_w_base_addr > acw2_m_axi_wlast
tb2_HW_w_base_addr > acw2_m_axi_wvalid
tb2_HW_w_base_addr > acw2_m_axi_wready
tb2_HW_w_base_addr > acw2_m_axi_bvalid
tb2_HW_w_base_addr > p1_s_axi_awvalid
tb2_HW_w_base_addr > p1_s_axi_awready
tb2_HW_w_base_addr != p1_s_axi_wdata
tb2_HW_w_base_addr > p1_s_axi_wstrb
tb2_HW_w_base_addr > p1_s_axi_wlast
tb2_HW_w_base_addr > p1_s_axi_wvalid
tb2_HW_w_base_addr > p1_s_axi_wready
tb2_HW_w_base_addr > p1_s_axi_bvalid
tb2_HW_w_base_addr > p1_s_axi_bready
tb2_HW_w_base_addr > p1_s_axi_arlen
tb2_HW_w_base_addr > p1_s_axi_arsize
tb2_HW_w_base_addr > p1_s_axi_arcache
tb2_HW_w_base_addr > p1_s_axi_rready
tb2_HW_w_base_addr > p2_s_axi_awvalid
tb2_HW_w_base_addr > p2_s_axi_awready
tb2_HW_w_base_addr > p2_s_axi_wvalid
tb2_HW_w_base_addr > p2_s_axi_wready
tb2_HW_w_base_addr > p2_s_axi_bvalid
tb2_HW_w_base_addr > p2_s_axi_bready
tb2_HW_w_base_addr > p2_s_axi_arvalid
tb2_HW_w_base_addr > p2_s_axi_arready
tb2_HW_w_base_addr > p2_s_axi_rready
tb1_HW_r_done <= tb2_HW_w_done
tb1_HW_r_done >= tb_i_config
tb1_HW_r_done < tb_o_data
tb1_HW_r_done <= acw1_m_axi_rready
tb1_HW_r_done <= p1_s_axi_wdata
tb1_HW_r_done <= p1_s_axi_wstrb
tb1_HW_r_done <= p1_s_axi_araddr
tb1_HW_r_done < p1_s_axi_arlen
tb1_HW_r_done < p1_s_axi_arsize
tb1_HW_r_done < p1_s_axi_arcache
tb2_HW_w_done >= tb_i_config
tb2_HW_w_done < tb_o_data
tb2_HW_w_done >= acw1_m_axi_awburst
tb2_HW_w_done >= acw1_m_axi_awvalid
tb2_HW_w_done >= acw1_m_axi_awready
tb2_HW_w_done >= acw1_m_axi_wlast
tb2_HW_w_done >= acw1_m_axi_wvalid
tb2_HW_w_done >= acw1_m_axi_wready
tb2_HW_w_done >= acw1_m_axi_bvalid
tb2_HW_w_done <= acw1_m_axi_rready
tb2_HW_w_done >= p1_s_axi_awvalid
tb2_HW_w_done >= p1_s_axi_awready
tb2_HW_w_done >= p1_s_axi_wvalid
tb2_HW_w_done >= p1_s_axi_wready
tb2_HW_w_done >= p1_s_axi_bvalid
tb2_HW_w_done >= p1_s_axi_bready
tb2_HW_w_done != p1_s_axi_araddr
tb2_HW_w_done < p1_s_axi_arlen
tb2_HW_w_done < p1_s_axi_arsize
tb2_HW_w_done < p1_s_axi_arcache
tb2_HW_w_done >= p1_s_axi_rready
tb_i_config < tb_o_data
tb_i_config <= acw1_m_axi_awaddr
tb_i_config <= acw1_m_axi_awlen
tb_i_config <= acw1_m_axi_awsize
tb_i_config <= acw1_m_axi_awburst
tb_i_config <= acw1_m_axi_awcache
tb_i_config <= acw1_m_axi_awvalid
tb_i_config <= acw1_m_axi_wdata
tb_i_config <= acw1_m_axi_wstrb
tb_i_config <= acw1_m_axi_wvalid
tb_i_config <= acw1_m_axi_wready
tb_i_config <= acw1_m_axi_araddr
tb_i_config <= acw1_m_axi_arlen
tb_i_config <= acw1_m_axi_arsize
tb_i_config <= acw1_m_axi_arburst
tb_i_config <= acw1_m_axi_arcache
tb_i_config <= acw1_m_axi_rready
tb_i_config <= acw2_m_axi_awaddr
tb_i_config <= acw2_m_axi_awlen
tb_i_config <= acw2_m_axi_awsize
tb_i_config <= acw2_m_axi_awburst
tb_i_config <= acw2_m_axi_awcache
tb_i_config <= p1_s_axi_wdata
tb_i_config <= p1_s_axi_wstrb
tb_i_config <= p1_s_axi_wvalid
tb_i_config <= p1_s_axi_wready
tb_i_config <= p1_s_axi_araddr
tb_i_config < p1_s_axi_arlen
tb_i_config < p1_s_axi_arsize
tb_i_config < p1_s_axi_arcache
tb_o_data > acw1_m_axi_awaddr
tb_o_data > acw1_m_axi_awlen
tb_o_data > acw1_m_axi_awsize
tb_o_data > acw1_m_axi_awburst
tb_o_data > acw1_m_axi_awcache
tb_o_data > acw1_m_axi_awvalid
tb_o_data > acw1_m_axi_awready
tb_o_data != acw1_m_axi_wdata
tb_o_data > acw1_m_axi_wstrb
tb_o_data > acw1_m_axi_wlast
tb_o_data > acw1_m_axi_wvalid
tb_o_data > acw1_m_axi_wready
tb_o_data > acw1_m_axi_bvalid
tb_o_data != acw1_m_axi_araddr
tb_o_data > acw1_m_axi_arlen
tb_o_data > acw1_m_axi_arsize
tb_o_data > acw1_m_axi_arburst
tb_o_data > acw1_m_axi_arcache
tb_o_data > acw1_m_axi_arvalid
tb_o_data > acw1_m_axi_arready
tb_o_data > acw1_m_axi_rready
tb_o_data != acw2_m_axi_awaddr
tb_o_data > acw2_m_axi_awlen
tb_o_data > acw2_m_axi_awsize
tb_o_data > acw2_m_axi_awburst
tb_o_data > acw2_m_axi_awcache
tb_o_data > acw2_m_axi_awvalid
tb_o_data > acw2_m_axi_awready
tb_o_data > acw2_m_axi_wdata
tb_o_data > acw2_m_axi_wstrb
tb_o_data > acw2_m_axi_wlast
tb_o_data > acw2_m_axi_wvalid
tb_o_data > acw2_m_axi_wready
tb_o_data > acw2_m_axi_bvalid
tb_o_data > p1_s_axi_awvalid
tb_o_data > p1_s_axi_awready
tb_o_data != p1_s_axi_wdata
tb_o_data > p1_s_axi_wstrb
tb_o_data > p1_s_axi_wlast
tb_o_data > p1_s_axi_wvalid
tb_o_data > p1_s_axi_wready
tb_o_data > p1_s_axi_bvalid
tb_o_data > p1_s_axi_bready
tb_o_data > p1_s_axi_araddr
tb_o_data > p1_s_axi_arlen
tb_o_data > p1_s_axi_arsize
tb_o_data > p1_s_axi_arcache
tb_o_data > p1_s_axi_rready
tb_o_data > p2_s_axi_awvalid
tb_o_data > p2_s_axi_awready
tb_o_data > p2_s_axi_wvalid
tb_o_data > p2_s_axi_wready
tb_o_data > p2_s_axi_bvalid
tb_o_data > p2_s_axi_bready
tb_o_data > p2_s_axi_arvalid
tb_o_data > p2_s_axi_arready
tb_o_data > p2_s_axi_rready
acw1_m_axi_awaddr <= acw1_m_axi_wdata
acw1_m_axi_awaddr >= acw1_m_axi_wlast
acw1_m_axi_awaddr >= acw1_m_axi_bvalid
acw1_m_axi_awaddr <= acw1_m_axi_araddr
acw1_m_axi_awaddr != acw1_m_axi_rready
acw1_m_axi_awaddr <= acw2_m_axi_awaddr
acw1_m_axi_awaddr >= p1_s_axi_awvalid
acw1_m_axi_awaddr >= p1_s_axi_awready
acw1_m_axi_awaddr >= p1_s_axi_wvalid
acw1_m_axi_awaddr >= p1_s_axi_wready
acw1_m_axi_awaddr >= p1_s_axi_bvalid
acw1_m_axi_awaddr >= p1_s_axi_bready
acw1_m_axi_awaddr != p1_s_axi_arlen
acw1_m_axi_awaddr != p1_s_axi_arsize
acw1_m_axi_awaddr % p1_s_axi_arsize == 0
acw1_m_axi_awaddr != p1_s_axi_arcache
acw1_m_axi_awaddr % p1_s_axi_arcache == 0
acw1_m_axi_awaddr >= p1_s_axi_rready
acw1_m_axi_awlen >= acw1_m_axi_awsize
acw1_m_axi_awlen >= acw1_m_axi_awburst
acw1_m_axi_awlen >= acw1_m_axi_awcache
acw1_m_axi_awlen >= acw1_m_axi_awvalid
acw1_m_axi_awlen >= acw1_m_axi_awready
acw1_m_axi_awlen <= acw1_m_axi_wstrb
acw1_m_axi_awlen >= acw1_m_axi_wlast
acw1_m_axi_awlen >= acw1_m_axi_wvalid
acw1_m_axi_awlen >= acw1_m_axi_wready
acw1_m_axi_awlen >= acw1_m_axi_bvalid
acw1_m_axi_awlen <= acw1_m_axi_araddr
acw1_m_axi_awlen <= acw1_m_axi_arlen
acw1_m_axi_awlen != acw1_m_axi_rready
acw1_m_axi_awlen <= acw2_m_axi_awaddr
acw1_m_axi_awlen <= acw2_m_axi_awlen
acw1_m_axi_awlen >= p1_s_axi_awvalid
acw1_m_axi_awlen >= p1_s_axi_awready
acw1_m_axi_awlen >= p1_s_axi_wvalid
acw1_m_axi_awlen >= p1_s_axi_wready
acw1_m_axi_awlen >= p1_s_axi_bvalid
acw1_m_axi_awlen >= p1_s_axi_bready
acw1_m_axi_awlen != p1_s_axi_araddr
acw1_m_axi_awlen <= p1_s_axi_arlen
acw1_m_axi_awlen != p1_s_axi_arsize
acw1_m_axi_awlen != p1_s_axi_arcache
acw1_m_axi_awlen >= p1_s_axi_rready
acw1_m_axi_awsize >= acw1_m_axi_awburst
acw1_m_axi_awsize <= acw1_m_axi_awcache
acw1_m_axi_awsize >= acw1_m_axi_awvalid
acw1_m_axi_awsize >= acw1_m_axi_awready
acw1_m_axi_awsize <= acw1_m_axi_wstrb
acw1_m_axi_awsize >= acw1_m_axi_wlast
acw1_m_axi_awsize >= acw1_m_axi_wvalid
acw1_m_axi_awsize >= acw1_m_axi_wready
acw1_m_axi_awsize >= acw1_m_axi_bvalid
acw1_m_axi_awsize <= acw1_m_axi_araddr
acw1_m_axi_awsize <= acw1_m_axi_arlen
acw1_m_axi_awsize <= acw1_m_axi_arsize
acw1_m_axi_awsize <= acw1_m_axi_arcache
acw1_m_axi_awsize != acw1_m_axi_rready
acw1_m_axi_awsize <= acw2_m_axi_awaddr
acw1_m_axi_awsize <= acw2_m_axi_awlen
acw1_m_axi_awsize <= acw2_m_axi_awsize
acw1_m_axi_awsize <= acw2_m_axi_awcache
acw1_m_axi_awsize >= p1_s_axi_awvalid
acw1_m_axi_awsize >= p1_s_axi_awready
acw1_m_axi_awsize >= p1_s_axi_wvalid
acw1_m_axi_awsize >= p1_s_axi_wready
acw1_m_axi_awsize >= p1_s_axi_bvalid
acw1_m_axi_awsize >= p1_s_axi_bready
acw1_m_axi_awsize != p1_s_axi_araddr
acw1_m_axi_awsize < p1_s_axi_arlen
acw1_m_axi_awsize <= p1_s_axi_arsize
acw1_m_axi_awsize < p1_s_axi_arcache
acw1_m_axi_awsize >= p1_s_axi_rready
acw1_m_axi_awburst <= acw1_m_axi_awcache
acw1_m_axi_awburst >= acw1_m_axi_awvalid
acw1_m_axi_awburst >= acw1_m_axi_awready
acw1_m_axi_awburst <= acw1_m_axi_wstrb
acw1_m_axi_awburst >= acw1_m_axi_wlast
acw1_m_axi_awburst >= acw1_m_axi_wvalid
acw1_m_axi_awburst >= acw1_m_axi_wready
acw1_m_axi_awburst >= acw1_m_axi_bvalid
acw1_m_axi_awburst <= acw1_m_axi_araddr
acw1_m_axi_awburst <= acw1_m_axi_arlen
acw1_m_axi_awburst <= acw1_m_axi_arsize
acw1_m_axi_awburst <= acw1_m_axi_arburst
acw1_m_axi_awburst <= acw1_m_axi_arcache
acw1_m_axi_awburst <= acw1_m_axi_rready
acw1_m_axi_awburst <= acw2_m_axi_awaddr
acw1_m_axi_awburst <= acw2_m_axi_awlen
acw1_m_axi_awburst <= acw2_m_axi_awsize
acw1_m_axi_awburst <= acw2_m_axi_awburst
acw1_m_axi_awburst <= acw2_m_axi_awcache
acw1_m_axi_awburst >= p1_s_axi_awvalid
acw1_m_axi_awburst >= p1_s_axi_awready
acw1_m_axi_awburst >= p1_s_axi_wvalid
acw1_m_axi_awburst >= p1_s_axi_wready
acw1_m_axi_awburst >= p1_s_axi_bvalid
acw1_m_axi_awburst >= p1_s_axi_bready
acw1_m_axi_awburst != p1_s_axi_araddr
acw1_m_axi_awburst < p1_s_axi_arlen
acw1_m_axi_awburst < p1_s_axi_arsize
acw1_m_axi_awburst < p1_s_axi_arcache
acw1_m_axi_awburst >= p1_s_axi_rready
acw1_m_axi_awcache >= acw1_m_axi_awvalid
acw1_m_axi_awcache >= acw1_m_axi_awready
acw1_m_axi_awcache <= acw1_m_axi_wstrb
acw1_m_axi_awcache >= acw1_m_axi_wlast
acw1_m_axi_awcache >= acw1_m_axi_wvalid
acw1_m_axi_awcache >= acw1_m_axi_wready
acw1_m_axi_awcache >= acw1_m_axi_bvalid
acw1_m_axi_awcache <= acw1_m_axi_araddr
acw1_m_axi_awcache <= acw1_m_axi_arlen
acw1_m_axi_awcache <= acw1_m_axi_arcache
acw1_m_axi_awcache != acw1_m_axi_rready
acw1_m_axi_awcache <= acw2_m_axi_awaddr
acw1_m_axi_awcache <= acw2_m_axi_awlen
acw1_m_axi_awcache <= acw2_m_axi_awcache
acw1_m_axi_awcache >= p1_s_axi_awvalid
acw1_m_axi_awcache >= p1_s_axi_awready
acw1_m_axi_awcache >= p1_s_axi_wvalid
acw1_m_axi_awcache >= p1_s_axi_wready
acw1_m_axi_awcache >= p1_s_axi_bvalid
acw1_m_axi_awcache >= p1_s_axi_bready
acw1_m_axi_awcache != p1_s_axi_araddr
acw1_m_axi_awcache < p1_s_axi_arlen
acw1_m_axi_awcache != p1_s_axi_arsize
acw1_m_axi_awcache <= p1_s_axi_arcache
acw1_m_axi_awcache >= p1_s_axi_rready
acw1_m_axi_awvalid >= acw1_m_axi_awready
acw1_m_axi_awvalid <= acw1_m_axi_wstrb
acw1_m_axi_awvalid >= acw1_m_axi_wlast
acw1_m_axi_awvalid >= acw1_m_axi_bvalid
acw1_m_axi_awvalid <= acw1_m_axi_araddr
acw1_m_axi_awvalid <= acw1_m_axi_arlen
acw1_m_axi_awvalid <= acw1_m_axi_arsize
acw1_m_axi_awvalid <= acw1_m_axi_arburst
acw1_m_axi_awvalid <= acw1_m_axi_arcache
acw1_m_axi_awvalid <= acw1_m_axi_rready
acw1_m_axi_awvalid <= acw2_m_axi_awaddr
acw1_m_axi_awvalid <= acw2_m_axi_awlen
acw1_m_axi_awvalid <= acw2_m_axi_awsize
acw1_m_axi_awvalid <= acw2_m_axi_awburst
acw1_m_axi_awvalid <= acw2_m_axi_awcache
acw1_m_axi_awvalid >= p1_s_axi_awvalid
acw1_m_axi_awvalid >= p1_s_axi_awready
acw1_m_axi_awvalid >= p1_s_axi_wvalid
acw1_m_axi_awvalid >= p1_s_axi_wready
acw1_m_axi_awvalid >= p1_s_axi_bvalid
acw1_m_axi_awvalid >= p1_s_axi_bready
acw1_m_axi_awvalid < p1_s_axi_arlen
acw1_m_axi_awvalid < p1_s_axi_arsize
acw1_m_axi_awvalid < p1_s_axi_arcache
acw1_m_axi_awvalid >= p1_s_axi_rready
acw1_m_axi_awready <= acw1_m_axi_wstrb
acw1_m_axi_awready <= acw1_m_axi_wvalid
acw1_m_axi_awready <= acw1_m_axi_araddr
acw1_m_axi_awready <= acw1_m_axi_arlen
acw1_m_axi_awready <= acw1_m_axi_arsize
acw1_m_axi_awready <= acw1_m_axi_arburst
acw1_m_axi_awready <= acw1_m_axi_arcache
acw1_m_axi_awready <= acw1_m_axi_rready
acw1_m_axi_awready <= acw2_m_axi_awaddr
acw1_m_axi_awready <= acw2_m_axi_awlen
acw1_m_axi_awready <= acw2_m_axi_awsize
acw1_m_axi_awready <= acw2_m_axi_awburst
acw1_m_axi_awready <= acw2_m_axi_awcache
acw1_m_axi_awready <= p1_s_axi_wstrb
acw1_m_axi_awready < p1_s_axi_arlen
acw1_m_axi_awready < p1_s_axi_arsize
acw1_m_axi_awready < p1_s_axi_arcache
acw1_m_axi_wdata >= acw1_m_axi_wlast
acw1_m_axi_wdata >= acw1_m_axi_bvalid
acw1_m_axi_wdata != acw1_m_axi_rready
acw1_m_axi_wdata >= p1_s_axi_awvalid
acw1_m_axi_wdata >= p1_s_axi_awready
acw1_m_axi_wdata >= p1_s_axi_wvalid
acw1_m_axi_wdata >= p1_s_axi_wready
acw1_m_axi_wdata >= p1_s_axi_bvalid
acw1_m_axi_wdata >= p1_s_axi_bready
acw1_m_axi_wdata != p1_s_axi_arlen
acw1_m_axi_wdata != p1_s_axi_arsize
acw1_m_axi_wdata != p1_s_axi_arcache
acw1_m_axi_wdata >= p1_s_axi_rready
acw1_m_axi_wstrb >= acw1_m_axi_wlast
acw1_m_axi_wstrb >= acw1_m_axi_wvalid
acw1_m_axi_wstrb >= acw1_m_axi_wready
acw1_m_axi_wstrb >= acw1_m_axi_bvalid
acw1_m_axi_wstrb <= acw1_m_axi_araddr
acw1_m_axi_wstrb != acw1_m_axi_rready
acw1_m_axi_wstrb <= acw2_m_axi_awaddr
acw1_m_axi_wstrb >= p1_s_axi_awvalid
acw1_m_axi_wstrb >= p1_s_axi_awready
acw1_m_axi_wstrb >= p1_s_axi_wvalid
acw1_m_axi_wstrb >= p1_s_axi_wready
acw1_m_axi_wstrb >= p1_s_axi_bvalid
acw1_m_axi_wstrb >= p1_s_axi_bready
acw1_m_axi_wstrb != p1_s_axi_araddr
acw1_m_axi_wstrb != p1_s_axi_arlen
acw1_m_axi_wstrb != p1_s_axi_arsize
acw1_m_axi_wstrb != p1_s_axi_arcache
acw1_m_axi_wstrb >= p1_s_axi_rready
acw1_m_axi_wlast <= acw1_m_axi_wvalid
acw1_m_axi_wlast <= acw1_m_axi_wready
acw1_m_axi_wlast <= acw1_m_axi_araddr
acw1_m_axi_wlast <= acw1_m_axi_arlen
acw1_m_axi_wlast <= acw1_m_axi_arsize
acw1_m_axi_wlast <= acw1_m_axi_arburst
acw1_m_axi_wlast <= acw1_m_axi_arcache
acw1_m_axi_wlast <= acw1_m_axi_rready
acw1_m_axi_wlast <= acw2_m_axi_awaddr
acw1_m_axi_wlast <= acw2_m_axi_awlen
acw1_m_axi_wlast <= acw2_m_axi_awsize
acw1_m_axi_wlast <= acw2_m_axi_awburst
acw1_m_axi_wlast <= acw2_m_axi_awcache
acw1_m_axi_wlast <= p1_s_axi_wdata
acw1_m_axi_wlast <= p1_s_axi_wstrb
acw1_m_axi_wlast <= p1_s_axi_wvalid
acw1_m_axi_wlast <= p1_s_axi_wready
acw1_m_axi_wlast < p1_s_axi_arlen
acw1_m_axi_wlast < p1_s_axi_arsize
acw1_m_axi_wlast < p1_s_axi_arcache
acw1_m_axi_wvalid >= acw1_m_axi_wready
acw1_m_axi_wvalid >= acw1_m_axi_bvalid
acw1_m_axi_wvalid <= acw1_m_axi_araddr
acw1_m_axi_wvalid <= acw1_m_axi_arlen
acw1_m_axi_wvalid <= acw1_m_axi_arsize
acw1_m_axi_wvalid <= acw1_m_axi_arburst
acw1_m_axi_wvalid <= acw1_m_axi_arcache
acw1_m_axi_wvalid <= acw1_m_axi_rready
acw1_m_axi_wvalid <= acw2_m_axi_awaddr
acw1_m_axi_wvalid <= acw2_m_axi_awlen
acw1_m_axi_wvalid <= acw2_m_axi_awsize
acw1_m_axi_wvalid <= acw2_m_axi_awburst
acw1_m_axi_wvalid <= acw2_m_axi_awcache
acw1_m_axi_wvalid >= p1_s_axi_awvalid
acw1_m_axi_wvalid >= p1_s_axi_awready
acw1_m_axi_wvalid <= p1_s_axi_wstrb
acw1_m_axi_wvalid >= p1_s_axi_wvalid
acw1_m_axi_wvalid >= p1_s_axi_wready
acw1_m_axi_wvalid >= p1_s_axi_bvalid
acw1_m_axi_wvalid >= p1_s_axi_bready
acw1_m_axi_wvalid != p1_s_axi_araddr
acw1_m_axi_wvalid < p1_s_axi_arlen
acw1_m_axi_wvalid < p1_s_axi_arsize
acw1_m_axi_wvalid < p1_s_axi_arcache
acw1_m_axi_wvalid >= p1_s_axi_rready
acw1_m_axi_wready <= acw1_m_axi_araddr
acw1_m_axi_wready <= acw1_m_axi_arlen
acw1_m_axi_wready <= acw1_m_axi_arsize
acw1_m_axi_wready <= acw1_m_axi_arburst
acw1_m_axi_wready <= acw1_m_axi_arcache
acw1_m_axi_wready <= acw1_m_axi_rready
acw1_m_axi_wready <= acw2_m_axi_awaddr
acw1_m_axi_wready <= acw2_m_axi_awlen
acw1_m_axi_wready <= acw2_m_axi_awsize
acw1_m_axi_wready <= acw2_m_axi_awburst
acw1_m_axi_wready <= acw2_m_axi_awcache
acw1_m_axi_wready <= p1_s_axi_wstrb
acw1_m_axi_wready < p1_s_axi_arlen
acw1_m_axi_wready < p1_s_axi_arsize
acw1_m_axi_wready < p1_s_axi_arcache
acw1_m_axi_bvalid <= acw1_m_axi_araddr
acw1_m_axi_bvalid <= acw1_m_axi_arlen
acw1_m_axi_bvalid <= acw1_m_axi_arsize
acw1_m_axi_bvalid <= acw1_m_axi_arburst
acw1_m_axi_bvalid <= acw1_m_axi_arcache
acw1_m_axi_bvalid <= acw1_m_axi_rready
acw1_m_axi_bvalid <= acw2_m_axi_awaddr
acw1_m_axi_bvalid <= acw2_m_axi_awlen
acw1_m_axi_bvalid <= acw2_m_axi_awsize
acw1_m_axi_bvalid <= acw2_m_axi_awburst
acw1_m_axi_bvalid <= acw2_m_axi_awcache
acw1_m_axi_bvalid <= p1_s_axi_wdata
acw1_m_axi_bvalid <= p1_s_axi_wstrb
acw1_m_axi_bvalid < p1_s_axi_arlen
acw1_m_axi_bvalid < p1_s_axi_arsize
acw1_m_axi_bvalid < p1_s_axi_arcache
acw1_m_axi_araddr >= acw1_m_axi_arlen
acw1_m_axi_araddr >= acw1_m_axi_arsize
acw1_m_axi_araddr >= acw1_m_axi_arburst
acw1_m_axi_araddr >= acw1_m_axi_arcache
acw1_m_axi_araddr >= acw1_m_axi_arvalid
acw1_m_axi_araddr >= acw1_m_axi_arready
acw1_m_axi_araddr != acw1_m_axi_rready
acw1_m_axi_araddr <= acw2_m_axi_awaddr
acw1_m_axi_araddr >= p1_s_axi_awvalid
acw1_m_axi_araddr >= p1_s_axi_awready
acw1_m_axi_araddr >= p1_s_axi_wvalid
acw1_m_axi_araddr >= p1_s_axi_wready
acw1_m_axi_araddr >= p1_s_axi_bvalid
acw1_m_axi_araddr >= p1_s_axi_bready
acw1_m_axi_araddr != p1_s_axi_arlen
acw1_m_axi_araddr != p1_s_axi_arsize
acw1_m_axi_araddr % p1_s_axi_arsize == 0
acw1_m_axi_araddr != p1_s_axi_arcache
acw1_m_axi_araddr >= p1_s_axi_rready
acw1_m_axi_araddr >= p2_s_axi_arvalid
acw1_m_axi_araddr >= p2_s_axi_arready
acw1_m_axi_araddr >= p2_s_axi_rready
acw1_m_axi_arlen >= acw1_m_axi_arsize
acw1_m_axi_arlen >= acw1_m_axi_arburst
acw1_m_axi_arlen >= acw1_m_axi_arcache
acw1_m_axi_arlen >= acw1_m_axi_arvalid
acw1_m_axi_arlen >= acw1_m_axi_arready
acw1_m_axi_arlen != acw1_m_axi_rready
acw1_m_axi_arlen <= acw2_m_axi_awaddr
acw1_m_axi_arlen <= acw2_m_axi_awlen
acw1_m_axi_arlen >= p1_s_axi_awvalid
acw1_m_axi_arlen >= p1_s_axi_awready
acw1_m_axi_arlen >= p1_s_axi_wvalid
acw1_m_axi_arlen >= p1_s_axi_wready
acw1_m_axi_arlen >= p1_s_axi_bvalid
acw1_m_axi_arlen >= p1_s_axi_bready
acw1_m_axi_arlen != p1_s_axi_araddr
acw1_m_axi_arlen <= p1_s_axi_arlen
acw1_m_axi_arlen != p1_s_axi_arsize
acw1_m_axi_arlen != p1_s_axi_arcache
acw1_m_axi_arlen >= p1_s_axi_rready
acw1_m_axi_arlen >= p2_s_axi_arvalid
acw1_m_axi_arlen >= p2_s_axi_arready
acw1_m_axi_arlen >= p2_s_axi_rready
acw1_m_axi_arsize >= acw1_m_axi_arburst
acw1_m_axi_arsize <= acw1_m_axi_arcache
acw1_m_axi_arsize >= acw1_m_axi_arvalid
acw1_m_axi_arsize >= acw1_m_axi_arready
acw1_m_axi_arsize != acw1_m_axi_rready
acw1_m_axi_arsize <= acw2_m_axi_awaddr
acw1_m_axi_arsize <= acw2_m_axi_awlen
acw1_m_axi_arsize <= acw2_m_axi_awsize
acw1_m_axi_arsize <= acw2_m_axi_awcache
acw1_m_axi_arsize >= p1_s_axi_awvalid
acw1_m_axi_arsize >= p1_s_axi_awready
acw1_m_axi_arsize >= p1_s_axi_wvalid
acw1_m_axi_arsize >= p1_s_axi_wready
acw1_m_axi_arsize >= p1_s_axi_bvalid
acw1_m_axi_arsize >= p1_s_axi_bready
acw1_m_axi_arsize != p1_s_axi_araddr
acw1_m_axi_arsize < p1_s_axi_arlen
acw1_m_axi_arsize <= p1_s_axi_arsize
acw1_m_axi_arsize < p1_s_axi_arcache
acw1_m_axi_arsize >= p1_s_axi_rready
acw1_m_axi_arsize >= p2_s_axi_arvalid
acw1_m_axi_arsize >= p2_s_axi_arready
acw1_m_axi_arsize >= p2_s_axi_rready
acw1_m_axi_arburst <= acw1_m_axi_arcache
acw1_m_axi_arburst >= acw1_m_axi_arvalid
acw1_m_axi_arburst >= acw1_m_axi_arready
acw1_m_axi_arburst <= acw1_m_axi_rready
acw1_m_axi_arburst <= acw2_m_axi_awaddr
acw1_m_axi_arburst <= acw2_m_axi_awlen
acw1_m_axi_arburst <= acw2_m_axi_awsize
acw1_m_axi_arburst <= acw2_m_axi_awburst
acw1_m_axi_arburst <= acw2_m_axi_awcache
acw1_m_axi_arburst >= p1_s_axi_awvalid
acw1_m_axi_arburst >= p1_s_axi_awready
acw1_m_axi_arburst >= p1_s_axi_wvalid
acw1_m_axi_arburst >= p1_s_axi_wready
acw1_m_axi_arburst >= p1_s_axi_bvalid
acw1_m_axi_arburst >= p1_s_axi_bready
acw1_m_axi_arburst != p1_s_axi_araddr
acw1_m_axi_arburst < p1_s_axi_arlen
acw1_m_axi_arburst < p1_s_axi_arsize
acw1_m_axi_arburst < p1_s_axi_arcache
acw1_m_axi_arburst >= p1_s_axi_rready
acw1_m_axi_arburst >= p2_s_axi_arvalid
acw1_m_axi_arburst >= p2_s_axi_arready
acw1_m_axi_arburst >= p2_s_axi_rready
acw1_m_axi_arcache >= acw1_m_axi_arvalid
acw1_m_axi_arcache >= acw1_m_axi_arready
acw1_m_axi_arcache != acw1_m_axi_rready
acw1_m_axi_arcache <= acw2_m_axi_awaddr
acw1_m_axi_arcache <= acw2_m_axi_awlen
acw1_m_axi_arcache <= acw2_m_axi_awcache
acw1_m_axi_arcache >= p1_s_axi_awvalid
acw1_m_axi_arcache >= p1_s_axi_awready
acw1_m_axi_arcache >= p1_s_axi_wvalid
acw1_m_axi_arcache >= p1_s_axi_wready
acw1_m_axi_arcache >= p1_s_axi_bvalid
acw1_m_axi_arcache >= p1_s_axi_bready
acw1_m_axi_arcache != p1_s_axi_araddr
acw1_m_axi_arcache < p1_s_axi_arlen
acw1_m_axi_arcache != p1_s_axi_arsize
acw1_m_axi_arcache <= p1_s_axi_arcache
acw1_m_axi_arcache >= p1_s_axi_rready
acw1_m_axi_arcache >= p2_s_axi_arvalid
acw1_m_axi_arcache >= p2_s_axi_arready
acw1_m_axi_arcache >= p2_s_axi_rready
acw1_m_axi_arvalid >= acw1_m_axi_arready
acw1_m_axi_arvalid <= acw1_m_axi_rready
acw1_m_axi_arvalid <= acw2_m_axi_awaddr
acw1_m_axi_arvalid <= acw2_m_axi_awlen
acw1_m_axi_arvalid <= acw2_m_axi_awsize
acw1_m_axi_arvalid <= acw2_m_axi_awburst
acw1_m_axi_arvalid <= acw2_m_axi_awcache
acw1_m_axi_arvalid != p1_s_axi_araddr
acw1_m_axi_arvalid < p1_s_axi_arlen
acw1_m_axi_arvalid < p1_s_axi_arsize
acw1_m_axi_arvalid < p1_s_axi_arcache
acw1_m_axi_arready <= acw1_m_axi_rready
acw1_m_axi_arready <= acw2_m_axi_awaddr
acw1_m_axi_arready <= acw2_m_axi_awlen
acw1_m_axi_arready <= acw2_m_axi_awsize
acw1_m_axi_arready <= acw2_m_axi_awburst
acw1_m_axi_arready <= acw2_m_axi_awcache
acw1_m_axi_arready <= p1_s_axi_araddr
acw1_m_axi_arready < p1_s_axi_arlen
acw1_m_axi_arready < p1_s_axi_arsize
acw1_m_axi_arready < p1_s_axi_arcache
acw1_m_axi_rready != acw2_m_axi_awaddr
acw1_m_axi_rready != acw2_m_axi_awlen
acw1_m_axi_rready != acw2_m_axi_awsize
acw1_m_axi_rready >= acw2_m_axi_awburst
acw1_m_axi_rready != acw2_m_axi_awcache
acw1_m_axi_rready >= acw2_m_axi_awvalid
acw1_m_axi_rready >= acw2_m_axi_awready
acw1_m_axi_rready != acw2_m_axi_wdata
acw1_m_axi_rready != acw2_m_axi_wstrb
acw1_m_axi_rready >= acw2_m_axi_wlast
acw1_m_axi_rready >= acw2_m_axi_wvalid
acw1_m_axi_rready >= acw2_m_axi_wready
acw1_m_axi_rready >= acw2_m_axi_bvalid
acw1_m_axi_rready >= p1_s_axi_awvalid
acw1_m_axi_rready >= p1_s_axi_awready
acw1_m_axi_rready != p1_s_axi_wdata
acw1_m_axi_rready != p1_s_axi_wstrb
acw1_m_axi_rready >= p1_s_axi_wlast
acw1_m_axi_rready >= p1_s_axi_wvalid
acw1_m_axi_rready >= p1_s_axi_wready
acw1_m_axi_rready >= p1_s_axi_bvalid
acw1_m_axi_rready >= p1_s_axi_bready
acw1_m_axi_rready != p1_s_axi_araddr
acw1_m_axi_rready >= p1_s_axi_rready
acw1_m_axi_rready >= p2_s_axi_awvalid
acw1_m_axi_rready >= p2_s_axi_awready
acw1_m_axi_rready >= p2_s_axi_wvalid
acw1_m_axi_rready >= p2_s_axi_wready
acw1_m_axi_rready >= p2_s_axi_bvalid
acw1_m_axi_rready >= p2_s_axi_bready
acw1_m_axi_rready >= p2_s_axi_arvalid
acw1_m_axi_rready >= p2_s_axi_arready
acw1_m_axi_rready >= p2_s_axi_rready
acw2_m_axi_awaddr >= acw2_m_axi_awlen
acw2_m_axi_awaddr >= acw2_m_axi_awsize
acw2_m_axi_awaddr >= acw2_m_axi_awburst
acw2_m_axi_awaddr >= acw2_m_axi_awcache
acw2_m_axi_awaddr >= acw2_m_axi_awvalid
acw2_m_axi_awaddr >= acw2_m_axi_awready
acw2_m_axi_awaddr >= acw2_m_axi_wstrb
acw2_m_axi_awaddr >= acw2_m_axi_wlast
acw2_m_axi_awaddr >= acw2_m_axi_wvalid
acw2_m_axi_awaddr >= acw2_m_axi_wready
acw2_m_axi_awaddr >= acw2_m_axi_bvalid
acw2_m_axi_awaddr >= p1_s_axi_awvalid
acw2_m_axi_awaddr >= p1_s_axi_awready
acw2_m_axi_awaddr >= p1_s_axi_wlast
acw2_m_axi_awaddr >= p1_s_axi_wvalid
acw2_m_axi_awaddr >= p1_s_axi_wready
acw2_m_axi_awaddr >= p1_s_axi_bvalid
acw2_m_axi_awaddr >= p1_s_axi_bready
acw2_m_axi_awaddr != p1_s_axi_arlen
acw2_m_axi_awaddr != p1_s_axi_arsize
acw2_m_axi_awaddr % p1_s_axi_arsize == 0
acw2_m_axi_awaddr != p1_s_axi_arcache
acw2_m_axi_awaddr >= p1_s_axi_rready
acw2_m_axi_awaddr >= p2_s_axi_awvalid
acw2_m_axi_awaddr >= p2_s_axi_awready
acw2_m_axi_awaddr >= p2_s_axi_wvalid
acw2_m_axi_awaddr >= p2_s_axi_wready
acw2_m_axi_awaddr >= p2_s_axi_bvalid
acw2_m_axi_awaddr >= p2_s_axi_bready
acw2_m_axi_awaddr >= p2_s_axi_arvalid
acw2_m_axi_awaddr >= p2_s_axi_arready
acw2_m_axi_awaddr >= p2_s_axi_rready
acw2_m_axi_awlen >= acw2_m_axi_awsize
acw2_m_axi_awlen >= acw2_m_axi_awburst
acw2_m_axi_awlen >= acw2_m_axi_awcache
acw2_m_axi_awlen >= acw2_m_axi_awvalid
acw2_m_axi_awlen >= acw2_m_axi_awready
acw2_m_axi_awlen >= acw2_m_axi_wlast
acw2_m_axi_awlen >= acw2_m_axi_wvalid
acw2_m_axi_awlen >= acw2_m_axi_wready
acw2_m_axi_awlen >= acw2_m_axi_bvalid
acw2_m_axi_awlen >= p1_s_axi_awvalid
acw2_m_axi_awlen >= p1_s_axi_awready
acw2_m_axi_awlen >= p1_s_axi_wlast
acw2_m_axi_awlen >= p1_s_axi_wvalid
acw2_m_axi_awlen >= p1_s_axi_wready
acw2_m_axi_awlen >= p1_s_axi_bvalid
acw2_m_axi_awlen >= p1_s_axi_bready
acw2_m_axi_awlen != p1_s_axi_araddr
acw2_m_axi_awlen <= p1_s_axi_arlen
acw2_m_axi_awlen != p1_s_axi_arsize
acw2_m_axi_awlen != p1_s_axi_arcache
acw2_m_axi_awlen >= p1_s_axi_rready
acw2_m_axi_awlen >= p2_s_axi_awvalid
acw2_m_axi_awlen >= p2_s_axi_awready
acw2_m_axi_awlen >= p2_s_axi_wvalid
acw2_m_axi_awlen >= p2_s_axi_wready
acw2_m_axi_awlen >= p2_s_axi_bvalid
acw2_m_axi_awlen >= p2_s_axi_bready
acw2_m_axi_awlen >= p2_s_axi_arvalid
acw2_m_axi_awlen >= p2_s_axi_arready
acw2_m_axi_awlen >= p2_s_axi_rready
acw2_m_axi_awsize >= acw2_m_axi_awburst
acw2_m_axi_awsize <= acw2_m_axi_awcache
acw2_m_axi_awsize >= acw2_m_axi_awvalid
acw2_m_axi_awsize >= acw2_m_axi_awready
acw2_m_axi_awsize >= acw2_m_axi_wlast
acw2_m_axi_awsize >= acw2_m_axi_wvalid
acw2_m_axi_awsize >= acw2_m_axi_wready
acw2_m_axi_awsize >= acw2_m_axi_bvalid
acw2_m_axi_awsize >= p1_s_axi_awvalid
acw2_m_axi_awsize >= p1_s_axi_awready
acw2_m_axi_awsize >= p1_s_axi_wlast
acw2_m_axi_awsize >= p1_s_axi_wvalid
acw2_m_axi_awsize >= p1_s_axi_wready
acw2_m_axi_awsize >= p1_s_axi_bvalid
acw2_m_axi_awsize >= p1_s_axi_bready
acw2_m_axi_awsize != p1_s_axi_araddr
acw2_m_axi_awsize < p1_s_axi_arlen
acw2_m_axi_awsize <= p1_s_axi_arsize
acw2_m_axi_awsize < p1_s_axi_arcache
acw2_m_axi_awsize >= p1_s_axi_rready
acw2_m_axi_awsize >= p2_s_axi_awvalid
acw2_m_axi_awsize >= p2_s_axi_awready
acw2_m_axi_awsize >= p2_s_axi_wvalid
acw2_m_axi_awsize >= p2_s_axi_wready
acw2_m_axi_awsize >= p2_s_axi_bvalid
acw2_m_axi_awsize >= p2_s_axi_bready
acw2_m_axi_awsize >= p2_s_axi_arvalid
acw2_m_axi_awsize >= p2_s_axi_arready
acw2_m_axi_awsize >= p2_s_axi_rready
acw2_m_axi_awburst <= acw2_m_axi_awcache
acw2_m_axi_awburst >= acw2_m_axi_awvalid
acw2_m_axi_awburst >= acw2_m_axi_awready
acw2_m_axi_awburst >= acw2_m_axi_wlast
acw2_m_axi_awburst >= acw2_m_axi_wvalid
acw2_m_axi_awburst >= acw2_m_axi_wready
acw2_m_axi_awburst >= acw2_m_axi_bvalid
acw2_m_axi_awburst >= p1_s_axi_awvalid
acw2_m_axi_awburst >= p1_s_axi_awready
acw2_m_axi_awburst >= p1_s_axi_wlast
acw2_m_axi_awburst >= p1_s_axi_wvalid
acw2_m_axi_awburst >= p1_s_axi_wready
acw2_m_axi_awburst >= p1_s_axi_bvalid
acw2_m_axi_awburst >= p1_s_axi_bready
acw2_m_axi_awburst != p1_s_axi_araddr
acw2_m_axi_awburst < p1_s_axi_arlen
acw2_m_axi_awburst < p1_s_axi_arsize
acw2_m_axi_awburst < p1_s_axi_arcache
acw2_m_axi_awburst >= p1_s_axi_rready
acw2_m_axi_awburst >= p2_s_axi_awvalid
acw2_m_axi_awburst >= p2_s_axi_awready
acw2_m_axi_awburst >= p2_s_axi_wvalid
acw2_m_axi_awburst >= p2_s_axi_wready
acw2_m_axi_awburst >= p2_s_axi_bvalid
acw2_m_axi_awburst >= p2_s_axi_bready
acw2_m_axi_awburst >= p2_s_axi_arvalid
acw2_m_axi_awburst >= p2_s_axi_arready
acw2_m_axi_awburst >= p2_s_axi_rready
acw2_m_axi_awcache >= acw2_m_axi_awvalid
acw2_m_axi_awcache >= acw2_m_axi_awready
acw2_m_axi_awcache >= acw2_m_axi_wlast
acw2_m_axi_awcache >= acw2_m_axi_wvalid
acw2_m_axi_awcache >= acw2_m_axi_wready
acw2_m_axi_awcache >= acw2_m_axi_bvalid
acw2_m_axi_awcache >= p1_s_axi_awvalid
acw2_m_axi_awcache >= p1_s_axi_awready
acw2_m_axi_awcache >= p1_s_axi_wlast
acw2_m_axi_awcache >= p1_s_axi_wvalid
acw2_m_axi_awcache >= p1_s_axi_wready
acw2_m_axi_awcache >= p1_s_axi_bvalid
acw2_m_axi_awcache >= p1_s_axi_bready
acw2_m_axi_awcache != p1_s_axi_araddr
acw2_m_axi_awcache < p1_s_axi_arlen
acw2_m_axi_awcache != p1_s_axi_arsize
acw2_m_axi_awcache <= p1_s_axi_arcache
acw2_m_axi_awcache >= p1_s_axi_rready
acw2_m_axi_awcache >= p2_s_axi_awvalid
acw2_m_axi_awcache >= p2_s_axi_awready
acw2_m_axi_awcache >= p2_s_axi_wvalid
acw2_m_axi_awcache >= p2_s_axi_wready
acw2_m_axi_awcache >= p2_s_axi_bvalid
acw2_m_axi_awcache >= p2_s_axi_bready
acw2_m_axi_awcache >= p2_s_axi_arvalid
acw2_m_axi_awcache >= p2_s_axi_arready
acw2_m_axi_awcache >= p2_s_axi_rready
acw2_m_axi_awvalid >= acw2_m_axi_awready
acw2_m_axi_awvalid <= acw2_m_axi_wstrb
acw2_m_axi_awvalid <= p1_s_axi_araddr
acw2_m_axi_awvalid < p1_s_axi_arlen
acw2_m_axi_awvalid < p1_s_axi_arsize
acw2_m_axi_awvalid < p1_s_axi_arcache
acw2_m_axi_awready <= acw2_m_axi_wstrb
acw2_m_axi_awready <= acw2_m_axi_wvalid
acw2_m_axi_awready <= p1_s_axi_wstrb
acw2_m_axi_awready <= p1_s_axi_araddr
acw2_m_axi_awready < p1_s_axi_arlen
acw2_m_axi_awready < p1_s_axi_arsize
acw2_m_axi_awready < p1_s_axi_arcache
acw2_m_axi_wdata >= acw2_m_axi_wlast
acw2_m_axi_wdata != p1_s_axi_arlen
acw2_m_axi_wdata != p1_s_axi_arsize
acw2_m_axi_wdata != p1_s_axi_arcache
acw2_m_axi_wdata >= p2_s_axi_awvalid
acw2_m_axi_wdata >= p2_s_axi_awready
acw2_m_axi_wstrb >= acw2_m_axi_wlast
acw2_m_axi_wstrb >= acw2_m_axi_wvalid
acw2_m_axi_wstrb >= acw2_m_axi_wready
acw2_m_axi_wstrb <= p1_s_axi_araddr
acw2_m_axi_wstrb != p1_s_axi_arlen
acw2_m_axi_wstrb != p1_s_axi_arsize
acw2_m_axi_wstrb != p1_s_axi_arcache
acw2_m_axi_wstrb >= p2_s_axi_awvalid
acw2_m_axi_wstrb >= p2_s_axi_awready
acw2_m_axi_wlast <= acw2_m_axi_wvalid
acw2_m_axi_wlast <= acw2_m_axi_wready
acw2_m_axi_wlast <= p1_s_axi_wdata
acw2_m_axi_wlast <= p1_s_axi_wstrb
acw2_m_axi_wlast <= p1_s_axi_araddr
acw2_m_axi_wlast < p1_s_axi_arlen
acw2_m_axi_wlast < p1_s_axi_arsize
acw2_m_axi_wlast < p1_s_axi_arcache
acw2_m_axi_wlast <= p2_s_axi_wvalid
acw2_m_axi_wlast <= p2_s_axi_wready
acw2_m_axi_wvalid >= acw2_m_axi_wready
acw2_m_axi_wvalid <= p1_s_axi_araddr
acw2_m_axi_wvalid < p1_s_axi_arlen
acw2_m_axi_wvalid < p1_s_axi_arsize
acw2_m_axi_wvalid < p1_s_axi_arcache
acw2_m_axi_wvalid >= p2_s_axi_awvalid
acw2_m_axi_wvalid >= p2_s_axi_awready
acw2_m_axi_wready <= p1_s_axi_wstrb
acw2_m_axi_wready <= p1_s_axi_araddr
acw2_m_axi_wready < p1_s_axi_arlen
acw2_m_axi_wready < p1_s_axi_arsize
acw2_m_axi_wready < p1_s_axi_arcache
acw2_m_axi_bvalid <= p1_s_axi_araddr
acw2_m_axi_bvalid < p1_s_axi_arlen
acw2_m_axi_bvalid < p1_s_axi_arsize
acw2_m_axi_bvalid < p1_s_axi_arcache
p1_s_axi_awvalid >= p1_s_axi_awready
p1_s_axi_awvalid <= p1_s_axi_wstrb
p1_s_axi_awvalid <= p1_s_axi_wvalid
p1_s_axi_awvalid < p1_s_axi_arlen
p1_s_axi_awvalid < p1_s_axi_arsize
p1_s_axi_awvalid < p1_s_axi_arcache
p1_s_axi_awready <= p1_s_axi_wstrb
p1_s_axi_awready <= p1_s_axi_wvalid
p1_s_axi_awready < p1_s_axi_arlen
p1_s_axi_awready < p1_s_axi_arsize
p1_s_axi_awready < p1_s_axi_arcache
p1_s_axi_wdata >= p1_s_axi_wlast
p1_s_axi_wdata >= p1_s_axi_bvalid
p1_s_axi_wdata >= p1_s_axi_bready
p1_s_axi_wdata != p1_s_axi_arlen
p1_s_axi_wdata != p1_s_axi_arsize
p1_s_axi_wdata != p1_s_axi_arcache
p1_s_axi_wdata >= p1_s_axi_rready
p1_s_axi_wstrb >= p1_s_axi_wlast
p1_s_axi_wstrb >= p1_s_axi_wvalid
p1_s_axi_wstrb >= p1_s_axi_wready
p1_s_axi_wstrb >= p1_s_axi_bvalid
p1_s_axi_wstrb >= p1_s_axi_bready
p1_s_axi_wstrb != p1_s_axi_araddr
p1_s_axi_wstrb != p1_s_axi_arlen
p1_s_axi_wstrb != p1_s_axi_arsize
p1_s_axi_wstrb != p1_s_axi_arcache
p1_s_axi_wstrb >= p1_s_axi_rready
p1_s_axi_wstrb >= p2_s_axi_awvalid
p1_s_axi_wstrb >= p2_s_axi_awready
p1_s_axi_wstrb >= p2_s_axi_wvalid
p1_s_axi_wstrb >= p2_s_axi_wready
p1_s_axi_wlast < p1_s_axi_arlen
p1_s_axi_wlast < p1_s_axi_arsize
p1_s_axi_wlast < p1_s_axi_arcache
p1_s_axi_wvalid >= p1_s_axi_wready
p1_s_axi_wvalid < p1_s_axi_arlen
p1_s_axi_wvalid < p1_s_axi_arsize
p1_s_axi_wvalid < p1_s_axi_arcache
p1_s_axi_wready < p1_s_axi_arlen
p1_s_axi_wready < p1_s_axi_arsize
p1_s_axi_wready < p1_s_axi_arcache
p1_s_axi_bvalid <= p1_s_axi_bready
p1_s_axi_bvalid < p1_s_axi_arlen
p1_s_axi_bvalid < p1_s_axi_arsize
p1_s_axi_bvalid < p1_s_axi_arcache
p1_s_axi_bready < p1_s_axi_arlen
p1_s_axi_bready < p1_s_axi_arsize
p1_s_axi_bready < p1_s_axi_arcache
p1_s_axi_araddr != p1_s_axi_arlen
p1_s_axi_araddr != p1_s_axi_arsize
p1_s_axi_araddr % p1_s_axi_arsize == 0
p1_s_axi_araddr != p1_s_axi_arcache
p1_s_axi_araddr >= p1_s_axi_rready
p1_s_axi_araddr >= p2_s_axi_awvalid
p1_s_axi_araddr >= p2_s_axi_awready
p1_s_axi_araddr >= p2_s_axi_wvalid
p1_s_axi_araddr >= p2_s_axi_wready
p1_s_axi_araddr >= p2_s_axi_bvalid
p1_s_axi_araddr >= p2_s_axi_bready
p1_s_axi_araddr >= p2_s_axi_arvalid
p1_s_axi_araddr >= p2_s_axi_arready
p1_s_axi_araddr >= p2_s_axi_rready
p1_s_axi_arlen > p1_s_axi_rready
p1_s_axi_arlen > p2_s_axi_awvalid
p1_s_axi_arlen > p2_s_axi_awready
p1_s_axi_arlen > p2_s_axi_wvalid
p1_s_axi_arlen > p2_s_axi_wready
p1_s_axi_arlen > p2_s_axi_bvalid
p1_s_axi_arlen > p2_s_axi_bready
p1_s_axi_arlen > p2_s_axi_arvalid
p1_s_axi_arlen > p2_s_axi_arready
p1_s_axi_arlen > p2_s_axi_rready
p1_s_axi_arsize > p1_s_axi_rready
p1_s_axi_arsize > p2_s_axi_awvalid
p1_s_axi_arsize > p2_s_axi_awready
p1_s_axi_arsize > p2_s_axi_wvalid
p1_s_axi_arsize > p2_s_axi_wready
p1_s_axi_arsize > p2_s_axi_bvalid
p1_s_axi_arsize > p2_s_axi_bready
p1_s_axi_arsize > p2_s_axi_arvalid
p1_s_axi_arsize > p2_s_axi_arready
p1_s_axi_arsize > p2_s_axi_rready
p1_s_axi_arcache > p1_s_axi_rready
p1_s_axi_arcache > p2_s_axi_awvalid
p1_s_axi_arcache > p2_s_axi_awready
p1_s_axi_arcache > p2_s_axi_wvalid
p1_s_axi_arcache > p2_s_axi_wready
p1_s_axi_arcache > p2_s_axi_bvalid
p1_s_axi_arcache > p2_s_axi_bready
p1_s_axi_arcache > p2_s_axi_arvalid
p1_s_axi_arcache > p2_s_axi_arready
p1_s_axi_arcache > p2_s_axi_rready
p2_s_axi_awvalid >= p2_s_axi_awready
p2_s_axi_awvalid <= p2_s_axi_wvalid
p2_s_axi_awready <= p2_s_axi_wvalid
p2_s_axi_wvalid >= p2_s_axi_wready
p2_s_axi_bvalid <= p2_s_axi_bready
p2_s_axi_arvalid >= p2_s_axi_arready
p2_s_axi_arvalid <= p2_s_axi_rready
p2_s_axi_arready <= p2_s_axi_rready
shadow_p2_s_axi_rdata <= shadow_p1_s_axi_wdata
shadow_p2_s_axi_rdata <= shadow_acw2_m_axi_wdata
shadow_p2_s_axi_rdata <= shadow_acw1_m_axi_wdata
DERIVED_taint_reg_count >= DERIVED_taint_reg_delta
DERIVED_taint_reg_count < DERIVED_vcd_timestamp
DERIVED_taint_reg_delta < DERIVED_vcd_timestamp
===========================================================================
..tick():::EXIT
tb_aclk == acw1_m_axi_arid
tb_aclk == acw1_m_axi_rdata
tb_aclk == acw1_m_axi_rresp
tb_aclk == acw1_m_axi_rlast
tb_aclk == acw1_m_axi_rvalid
tb_aclk == p2_s_axi_rlast
tb_aclk == orig(tb_aclk)
tb_aclk == orig(acw1_m_axi_arid)
tb_aclk == orig(acw1_m_axi_rdata)
tb_aclk == orig(acw1_m_axi_rresp)
tb_aclk == orig(acw1_m_axi_rlast)
tb_aclk == orig(acw1_m_axi_rvalid)
tb_aclk == orig(p2_s_axi_rdata)
tb_aclk == orig(p2_s_axi_rlast)
tb_aclk == orig(p2_s_axi_rvalid)
tb1_s_axi_wstrb == tb2_s_axi_wstrb
tb1_s_axi_wstrb == orig(tb1_s_axi_wstrb)
tb1_s_axi_wstrb == orig(tb2_s_axi_wstrb)
tb1_s_axi_bvalid == orig(tb1_s_axi_awready)
tb2_s_axi_bvalid == orig(tb2_s_axi_awready)
tb2_HW_r_base_addr == orig(tb2_HW_r_base_addr)
acw1_m_axi_bvalid == orig(p1_s_axi_bvalid)
acw1_m_axi_rready == p1_s_axi_arburst
acw1_m_axi_rready == orig(acw1_m_axi_rready)
acw1_m_axi_rready == orig(p1_s_axi_arburst)
acw2_m_axi_bvalid == orig(p2_s_axi_bvalid)
p1_s_axi_arlen == orig(p1_s_axi_arlen)
p1_s_axi_arsize == orig(p1_s_axi_arsize)
p1_s_axi_arcache == orig(p1_s_axi_arcache)
p2_s_axi_rvalid == orig(p2_s_axi_arready)
shadow_acw1_m_axi_rdata == orig(shadow_p2_s_axi_rdata)
shadow_acw1_m_axi_rdata == orig(shadow_acw1_m_axi_rdata)
tb_aclk == 0
tb_aresetn one of { 0, 1 }
tb1_s_axi_awaddr one of { 0, 24, 88 }
tb1_s_axi_awvalid one of { 0, 1 }
tb1_s_axi_awready one of { 0, 1 }
tb1_s_axi_wdata one of { 16711680, 33488896, 4294967295L }
tb1_s_axi_wstrb == 15
tb1_s_axi_wvalid one of { 0, 1 }
tb1_s_axi_bvalid one of { 0, 1 }
tb2_s_axi_awaddr one of { 0, 24, 88 }
tb2_s_axi_awvalid one of { 0, 1 }
tb2_s_axi_awready one of { 0, 1 }
tb2_s_axi_wdata one of { 50266368, 50266624, 4294967295L }
tb2_s_axi_wvalid one of { 0, 1 }
tb2_s_axi_bvalid one of { 0, 1 }
tb1_HW_r_start one of { 0, 1 }
tb1_HW_w_start one of { 0, 1 }
tb2_HW_w_start one of { 0, 1 }
tb_HW_reset one of { 0, 1 }
tb1_HW_r_base_addr one of { 0, 16777216 }
tb2_HW_r_base_addr == 33554432
tb2_HW_w_base_addr one of { 16777216, 33554432 }
tb1_HW_r_done one of { 0, 1 }
tb2_HW_w_done one of { 0, 1 }
tb_i_config one of { 0, 1 }
tb_o_data one of { 65535, 4294901760L }
acw1_m_axi_awaddr >= 0
acw1_m_axi_awlen one of { 0, 8 }
acw1_m_axi_awsize one of { 0, 2 }
acw1_m_axi_awburst one of { 0, 1 }
acw1_m_axi_awcache one of { 0, 3 }
acw1_m_axi_awvalid one of { 0, 1 }
acw1_m_axi_awready one of { 0, 1 }
acw1_m_axi_wdata >= 0
acw1_m_axi_wstrb one of { 0, 15 }
acw1_m_axi_wlast one of { 0, 1 }
acw1_m_axi_wvalid one of { 0, 1 }
acw1_m_axi_wready one of { 0, 1 }
acw1_m_axi_bvalid one of { 0, 1 }
acw1_m_axi_araddr >= 0
acw1_m_axi_arlen one of { 0, 8 }
acw1_m_axi_arsize one of { 0, 2 }
acw1_m_axi_arburst one of { 0, 1 }
acw1_m_axi_arcache one of { 0, 3 }
acw1_m_axi_arvalid one of { 0, 1 }
acw1_m_axi_arready one of { 0, 1 }
acw1_m_axi_rready == 1
acw2_m_axi_awaddr >= 0
acw2_m_axi_awlen one of { 0, 8 }
acw2_m_axi_awsize one of { 0, 2 }
acw2_m_axi_awburst one of { 0, 1 }
acw2_m_axi_awcache one of { 0, 3 }
acw2_m_axi_awvalid one of { 0, 1 }
acw2_m_axi_awready one of { 0, 1 }
acw2_m_axi_wdata >= 0
acw2_m_axi_wstrb one of { 0, 15 }
acw2_m_axi_wlast one of { 0, 1 }
acw2_m_axi_wvalid one of { 0, 1 }
acw2_m_axi_wready one of { 0, 1 }
acw2_m_axi_bvalid one of { 0, 1 }
p1_s_axi_awvalid one of { 0, 1 }
p1_s_axi_awready one of { 0, 1 }
p1_s_axi_wdata >= 0
p1_s_axi_wstrb one of { 0, 15 }
p1_s_axi_wlast one of { 0, 1 }
p1_s_axi_wvalid one of { 0, 1 }
p1_s_axi_wready one of { 0, 1 }
p1_s_axi_bvalid one of { 0, 1 }
p1_s_axi_bready one of { 0, 1 }
p1_s_axi_araddr >= 0
p1_s_axi_arlen == 8
p1_s_axi_arsize == 2
p1_s_axi_arcache == 3
p1_s_axi_rready one of { 0, 1 }
p2_s_axi_awvalid one of { 0, 1 }
p2_s_axi_awready one of { 0, 1 }
p2_s_axi_wvalid one of { 0, 1 }
p2_s_axi_wready one of { 0, 1 }
p2_s_axi_bvalid one of { 0, 1 }
p2_s_axi_bready one of { 0, 1 }
p2_s_axi_arvalid one of { 0, 1 }
p2_s_axi_arready one of { 0, 1 }
p2_s_axi_rdata one of { 0, 3490524077L }
p2_s_axi_rvalid one of { 0, 1 }
p2_s_axi_rready one of { 0, 1 }
shadow_p2_s_axi_rdata one of { 0, 4294967295L }
shadow_p1_s_axi_wdata one of { 0, 4294967295L }
shadow_acw2_m_axi_wdata one of { 0, 4294967295L }
shadow_acw1_m_axi_rdata == 0
shadow_acw1_m_axi_wdata one of { 0, 4294967295L }
DERIVED_taint_reg_count >= 0
DERIVED_taint_reg_delta one of { -1, 0, 1 }
tb_aclk <= tb_aresetn
tb_aclk <= tb1_s_axi_awaddr
tb_aclk <= tb1_s_axi_awvalid
tb_aclk <= tb1_s_axi_awready
tb_aclk < tb1_s_axi_wdata
tb_aclk <= tb1_s_axi_wvalid
tb_aclk <= tb1_s_axi_bvalid
tb_aclk <= tb2_s_axi_awaddr
tb_aclk <= tb2_s_axi_awvalid
tb_aclk <= tb2_s_axi_awready
tb_aclk < tb2_s_axi_wdata
tb_aclk <= tb2_s_axi_wvalid
tb_aclk <= tb2_s_axi_bvalid
tb_aclk <= tb1_HW_r_start
tb_aclk <= tb1_HW_w_start
tb_aclk <= tb2_HW_w_start
tb_aclk <= tb_HW_reset
tb_aclk <= tb1_HW_r_base_addr
tb_aclk < tb2_HW_w_base_addr
tb_aclk <= tb1_HW_r_done
tb_aclk <= tb2_HW_w_done
tb_aclk <= tb_i_config
tb_aclk < tb_o_data
tb_aclk <= acw1_m_axi_awaddr
tb_aclk <= acw1_m_axi_awlen
tb_aclk <= acw1_m_axi_awsize
tb_aclk <= acw1_m_axi_awburst
tb_aclk <= acw1_m_axi_awcache
tb_aclk <= acw1_m_axi_awvalid
tb_aclk <= acw1_m_axi_awready
tb_aclk <= acw1_m_axi_wdata
tb_aclk <= acw1_m_axi_wstrb
tb_aclk <= acw1_m_axi_wlast
tb_aclk <= acw1_m_axi_wvalid
tb_aclk <= acw1_m_axi_wready
tb_aclk <= acw1_m_axi_bvalid
tb_aclk <= acw1_m_axi_araddr
tb_aclk <= acw1_m_axi_arlen
tb_aclk <= acw1_m_axi_arsize
tb_aclk <= acw1_m_axi_arburst
tb_aclk <= acw1_m_axi_arcache
tb_aclk <= acw1_m_axi_arvalid
tb_aclk <= acw1_m_axi_arready
tb_aclk <= acw2_m_axi_awaddr
tb_aclk <= acw2_m_axi_awlen
tb_aclk <= acw2_m_axi_awsize
tb_aclk <= acw2_m_axi_awburst
tb_aclk <= acw2_m_axi_awcache
tb_aclk <= acw2_m_axi_awvalid
tb_aclk <= acw2_m_axi_awready
tb_aclk <= acw2_m_axi_wdata
tb_aclk <= acw2_m_axi_wstrb
tb_aclk <= acw2_m_axi_wlast
tb_aclk <= acw2_m_axi_wvalid
tb_aclk <= acw2_m_axi_wready
tb_aclk <= acw2_m_axi_bvalid
tb_aclk <= p1_s_axi_awvalid
tb_aclk <= p1_s_axi_awready
tb_aclk <= p1_s_axi_wdata
tb_aclk <= p1_s_axi_wstrb
tb_aclk <= p1_s_axi_wlast
tb_aclk <= p1_s_axi_wvalid
tb_aclk <= p1_s_axi_wready
tb_aclk <= p1_s_axi_bvalid
tb_aclk <= p1_s_axi_bready
tb_aclk <= p1_s_axi_araddr
tb_aclk <= p1_s_axi_rready
tb_aclk <= p2_s_axi_awvalid
tb_aclk <= p2_s_axi_awready
tb_aclk <= p2_s_axi_wvalid
tb_aclk <= p2_s_axi_wready
tb_aclk <= p2_s_axi_bvalid
tb_aclk <= p2_s_axi_bready
tb_aclk <= p2_s_axi_arvalid
tb_aclk <= p2_s_axi_arready
tb_aclk <= p2_s_axi_rdata
tb_aclk <= p2_s_axi_rvalid
tb_aclk <= p2_s_axi_rready
tb_aclk <= orig(tb_aresetn)
tb_aclk <= orig(tb1_s_axi_awaddr)
tb_aclk <= orig(tb1_s_axi_awvalid)
tb_aclk < orig(tb1_s_axi_wdata)
tb_aclk <= orig(tb1_s_axi_wvalid)
tb_aclk <= orig(tb1_s_axi_bvalid)
tb_aclk <= orig(tb2_s_axi_awaddr)
tb_aclk <= orig(tb2_s_axi_awvalid)
tb_aclk < orig(tb2_s_axi_wdata)
tb_aclk <= orig(tb2_s_axi_wvalid)
tb_aclk <= orig(tb2_s_axi_bvalid)
tb_aclk <= orig(tb1_HW_r_start)
tb_aclk <= orig(tb1_HW_w_start)
tb_aclk <= orig(tb2_HW_w_start)
tb_aclk <= orig(tb_HW_reset)
tb_aclk <= orig(tb1_HW_r_base_addr)
tb_aclk < orig(tb2_HW_w_base_addr)
tb_aclk <= orig(tb1_HW_r_done)
tb_aclk <= orig(tb2_HW_w_done)
tb_aclk <= orig(tb_i_config)
tb_aclk < orig(tb_o_data)
tb_aclk <= orig(acw1_m_axi_awaddr)
tb_aclk <= orig(acw1_m_axi_awlen)
tb_aclk <= orig(acw1_m_axi_awsize)
tb_aclk <= orig(acw1_m_axi_awburst)
tb_aclk <= orig(acw1_m_axi_awcache)
tb_aclk <= orig(acw1_m_axi_awvalid)
tb_aclk <= orig(acw1_m_axi_awready)
tb_aclk <= orig(acw1_m_axi_wdata)
tb_aclk <= orig(acw1_m_axi_wstrb)
tb_aclk <= orig(acw1_m_axi_wlast)
tb_aclk <= orig(acw1_m_axi_wvalid)
tb_aclk <= orig(acw1_m_axi_wready)
tb_aclk <= orig(acw1_m_axi_bvalid)
tb_aclk <= orig(acw1_m_axi_araddr)
tb_aclk <= orig(acw1_m_axi_arlen)
tb_aclk <= orig(acw1_m_axi_arsize)
tb_aclk <= orig(acw1_m_axi_arburst)
tb_aclk <= orig(acw1_m_axi_arcache)
tb_aclk <= orig(acw1_m_axi_arvalid)
tb_aclk <= orig(acw1_m_axi_arready)
tb_aclk <= orig(acw2_m_axi_awaddr)
tb_aclk <= orig(acw2_m_axi_awlen)
tb_aclk <= orig(acw2_m_axi_awsize)
tb_aclk <= orig(acw2_m_axi_awburst)
tb_aclk <= orig(acw2_m_axi_awcache)
tb_aclk <= orig(acw2_m_axi_awvalid)
tb_aclk <= orig(acw2_m_axi_awready)
tb_aclk <= orig(acw2_m_axi_wdata)
tb_aclk <= orig(acw2_m_axi_wstrb)
tb_aclk <= orig(acw2_m_axi_wlast)
tb_aclk <= orig(acw2_m_axi_wvalid)
tb_aclk <= orig(acw2_m_axi_wready)
tb_aclk <= orig(acw2_m_axi_bvalid)
tb_aclk <= orig(p1_s_axi_awvalid)
tb_aclk <= orig(p1_s_axi_awready)
tb_aclk <= orig(p1_s_axi_wdata)
tb_aclk <= orig(p1_s_axi_wstrb)
tb_aclk <= orig(p1_s_axi_wlast)
tb_aclk <= orig(p1_s_axi_wvalid)
tb_aclk <= orig(p1_s_axi_wready)
tb_aclk <= orig(p1_s_axi_bready)
tb_aclk <= orig(p1_s_axi_araddr)
tb_aclk <= orig(p1_s_axi_rready)
tb_aclk <= orig(p2_s_axi_awvalid)
tb_aclk <= orig(p2_s_axi_awready)
tb_aclk <= orig(p2_s_axi_wvalid)
tb_aclk <= orig(p2_s_axi_wready)
tb_aclk <= orig(p2_s_axi_bready)
tb_aclk <= orig(p2_s_axi_arvalid)
tb_aclk <= orig(p2_s_axi_rready)
tb_aresetn >= tb1_s_axi_awvalid
tb_aresetn >= tb1_s_axi_awready
tb_aresetn < tb1_s_axi_wdata
tb_aresetn < tb1_s_axi_wstrb
tb_aresetn >= tb1_s_axi_wvalid
tb_aresetn >= tb1_s_axi_bvalid
tb_aresetn >= tb2_s_axi_awvalid
tb_aresetn >= tb2_s_axi_awready
tb_aresetn < tb2_s_axi_wdata
tb_aresetn >= tb2_s_axi_wvalid
tb_aresetn >= tb2_s_axi_bvalid
tb_aresetn >= tb1_HW_r_start
tb_aresetn >= tb1_HW_w_start
tb_aresetn >= tb2_HW_w_start
tb_aresetn != tb_HW_reset
tb_aresetn < tb2_HW_r_base_addr
tb_aresetn < tb2_HW_w_base_addr
tb_aresetn >= tb_i_config
tb_aresetn < tb_o_data
tb_aresetn >= acw1_m_axi_awburst
tb_aresetn >= acw1_m_axi_awvalid
tb_aresetn >= acw1_m_axi_awready
tb_aresetn >= acw1_m_axi_wlast
tb_aresetn >= acw1_m_axi_wvalid
tb_aresetn >= acw1_m_axi_wready
tb_aresetn >= acw1_m_axi_bvalid
tb_aresetn >= acw1_m_axi_arburst
tb_aresetn >= acw1_m_axi_arvalid
tb_aresetn >= acw1_m_axi_arready
tb_aresetn <= acw1_m_axi_rready
tb_aresetn >= acw2_m_axi_awburst
tb_aresetn >= acw2_m_axi_awvalid
tb_aresetn >= acw2_m_axi_awready
tb_aresetn >= acw2_m_axi_wlast
tb_aresetn >= acw2_m_axi_wvalid
tb_aresetn >= acw2_m_axi_wready
tb_aresetn >= acw2_m_axi_bvalid
tb_aresetn >= p1_s_axi_awvalid
tb_aresetn >= p1_s_axi_awready
tb_aresetn != p1_s_axi_wdata
tb_aresetn != p1_s_axi_wstrb
tb_aresetn >= p1_s_axi_wlast
tb_aresetn >= p1_s_axi_wvalid
tb_aresetn >= p1_s_axi_wready
tb_aresetn >= p1_s_axi_bvalid
tb_aresetn >= p1_s_axi_bready
tb_aresetn != p1_s_axi_araddr
tb_aresetn < p1_s_axi_arlen
tb_aresetn < p1_s_axi_arsize
tb_aresetn < p1_s_axi_arcache
tb_aresetn >= p1_s_axi_rready
tb_aresetn >= p2_s_axi_awvalid
tb_aresetn >= p2_s_axi_awready
tb_aresetn >= p2_s_axi_wvalid
tb_aresetn >= p2_s_axi_wready
tb_aresetn >= p2_s_axi_bvalid
tb_aresetn >= p2_s_axi_bready
tb_aresetn >= p2_s_axi_arvalid
tb_aresetn >= p2_s_axi_arready
tb_aresetn >= p2_s_axi_rvalid
tb_aresetn >= p2_s_axi_rready
tb_aresetn >= orig(tb1_s_axi_awvalid)
tb_aresetn < orig(tb1_s_axi_wdata)
tb_aresetn >= orig(tb1_s_axi_wvalid)
tb_aresetn >= orig(tb1_s_axi_bvalid)
tb_aresetn >= orig(tb2_s_axi_awvalid)
tb_aresetn < orig(tb2_s_axi_wdata)
tb_aresetn >= orig(tb2_s_axi_wvalid)
tb_aresetn >= orig(tb2_s_axi_bvalid)
tb_aresetn >= orig(tb1_HW_r_start)
tb_aresetn >= orig(tb1_HW_w_start)
tb_aresetn >= orig(tb2_HW_w_start)
tb_aresetn < orig(tb2_HW_w_base_addr)
tb_aresetn >= orig(tb_i_config)
tb_aresetn < orig(tb_o_data)
tb_aresetn >= orig(acw1_m_axi_awvalid)
tb_aresetn >= orig(acw1_m_axi_awready)
tb_aresetn >= orig(acw1_m_axi_wlast)
tb_aresetn >= orig(acw1_m_axi_bvalid)
tb_aresetn >= orig(acw1_m_axi_arvalid)
tb_aresetn >= orig(acw1_m_axi_arready)
tb_aresetn >= orig(acw2_m_axi_awvalid)
tb_aresetn >= orig(acw2_m_axi_awready)
tb_aresetn >= orig(acw2_m_axi_wlast)
tb_aresetn >= orig(acw2_m_axi_wvalid)
tb_aresetn >= orig(acw2_m_axi_wready)
tb_aresetn >= orig(acw2_m_axi_bvalid)
tb_aresetn >= orig(p1_s_axi_awvalid)
tb_aresetn >= orig(p1_s_axi_awready)
tb_aresetn != orig(p1_s_axi_wdata)
tb_aresetn != orig(p1_s_axi_wstrb)
tb_aresetn >= orig(p1_s_axi_wlast)
tb_aresetn >= orig(p1_s_axi_wvalid)
tb_aresetn >= orig(p1_s_axi_wready)
tb_aresetn >= orig(p1_s_axi_bready)
tb_aresetn != orig(p1_s_axi_araddr)
tb_aresetn >= orig(p1_s_axi_rready)
tb_aresetn >= orig(p2_s_axi_awvalid)
tb_aresetn >= orig(p2_s_axi_awready)
tb_aresetn >= orig(p2_s_axi_wvalid)
tb_aresetn >= orig(p2_s_axi_wready)
tb_aresetn >= orig(p2_s_axi_bready)
tb_aresetn >= orig(p2_s_axi_arvalid)
tb_aresetn >= orig(p2_s_axi_rready)
tb1_s_axi_awaddr < tb1_s_axi_wdata
tb1_s_axi_awaddr != tb1_s_axi_wstrb
tb1_s_axi_awaddr < tb2_s_axi_wdata
tb1_s_axi_awaddr < tb2_HW_r_base_addr
tb1_s_axi_awaddr < tb2_HW_w_base_addr
tb1_s_axi_awaddr < tb_o_data
tb1_s_axi_awaddr != acw1_m_axi_rready
tb1_s_axi_awaddr <= p1_s_axi_araddr
tb1_s_axi_awaddr != p1_s_axi_arlen
tb1_s_axi_awaddr != p1_s_axi_arsize
tb1_s_axi_awaddr != p1_s_axi_arcache
tb1_s_axi_awaddr < orig(tb1_s_axi_wdata)
tb1_s_axi_awaddr < orig(tb2_s_axi_wdata)
tb1_s_axi_awaddr < orig(tb2_HW_w_base_addr)
tb1_s_axi_awaddr < orig(tb_o_data)
tb1_s_axi_awaddr <= orig(p1_s_axi_araddr)
tb1_s_axi_awvalid >= tb1_s_axi_awready
tb1_s_axi_awvalid < tb1_s_axi_wdata
tb1_s_axi_awvalid < tb1_s_axi_wstrb
tb1_s_axi_awvalid >= tb1_s_axi_wvalid
tb1_s_axi_awvalid < tb2_s_axi_wdata
tb1_s_axi_awvalid < tb2_HW_r_base_addr
tb1_s_axi_awvalid < tb2_HW_w_base_addr
tb1_s_axi_awvalid < tb_o_data
tb1_s_axi_awvalid <= acw1_m_axi_rready
tb1_s_axi_awvalid <= p1_s_axi_araddr
tb1_s_axi_awvalid < p1_s_axi_arlen
tb1_s_axi_awvalid < p1_s_axi_arsize
tb1_s_axi_awvalid < p1_s_axi_arcache
tb1_s_axi_awvalid <= orig(tb_aresetn)
tb1_s_axi_awvalid < orig(tb1_s_axi_wdata)
tb1_s_axi_awvalid < orig(tb2_s_axi_wdata)
tb1_s_axi_awvalid < orig(tb2_HW_w_base_addr)
tb1_s_axi_awvalid < orig(tb_o_data)
tb1_s_axi_awvalid <= orig(p1_s_axi_araddr)
tb1_s_axi_awready < tb1_s_axi_wdata
tb1_s_axi_awready < tb1_s_axi_wstrb
tb1_s_axi_awready <= tb1_s_axi_wvalid
tb1_s_axi_awready < tb2_s_axi_wdata
tb1_s_axi_awready < tb2_HW_r_base_addr
tb1_s_axi_awready < tb2_HW_w_base_addr
tb1_s_axi_awready < tb_o_data
tb1_s_axi_awready <= acw1_m_axi_rready
tb1_s_axi_awready <= p1_s_axi_araddr
tb1_s_axi_awready < p1_s_axi_arlen
tb1_s_axi_awready < p1_s_axi_arsize
tb1_s_axi_awready < p1_s_axi_arcache
tb1_s_axi_awready <= orig(tb_aresetn)
tb1_s_axi_awready <= orig(tb1_s_axi_awvalid)
tb1_s_axi_awready < orig(tb1_s_axi_wdata)
tb1_s_axi_awready <= orig(tb1_s_axi_wvalid)
tb1_s_axi_awready < orig(tb2_s_axi_wdata)
tb1_s_axi_awready < orig(tb2_HW_w_base_addr)
tb1_s_axi_awready < orig(tb_o_data)
tb1_s_axi_awready <= orig(p1_s_axi_araddr)
tb1_s_axi_wdata > tb1_s_axi_wstrb
tb1_s_axi_wdata > tb1_s_axi_wvalid
tb1_s_axi_wdata > tb1_s_axi_bvalid
tb1_s_axi_wdata > tb2_s_axi_awaddr
tb1_s_axi_wdata > tb2_s_axi_awvalid
tb1_s_axi_wdata > tb2_s_axi_awready
tb1_s_axi_wdata > tb2_s_axi_wvalid
tb1_s_axi_wdata > tb2_s_axi_bvalid
tb1_s_axi_wdata > tb1_HW_r_start
tb1_s_axi_wdata > tb1_HW_w_start
tb1_s_axi_wdata > tb2_HW_w_start
tb1_s_axi_wdata > tb_HW_reset
tb1_s_axi_wdata > tb1_HW_r_base_addr
tb1_s_axi_wdata != tb2_HW_r_base_addr
tb1_s_axi_wdata != tb2_HW_w_base_addr
tb1_s_axi_wdata > tb1_HW_r_done
tb1_s_axi_wdata > tb2_HW_w_done
tb1_s_axi_wdata > tb_i_config
tb1_s_axi_wdata != tb_o_data
tb1_s_axi_wdata > acw1_m_axi_awaddr
tb1_s_axi_wdata > acw1_m_axi_awlen
tb1_s_axi_wdata > acw1_m_axi_awsize
tb1_s_axi_wdata > acw1_m_axi_awburst
tb1_s_axi_wdata > acw1_m_axi_awcache
tb1_s_axi_wdata > acw1_m_axi_awvalid
tb1_s_axi_wdata > acw1_m_axi_awready
tb1_s_axi_wdata > acw1_m_axi_wdata
tb1_s_axi_wdata > acw1_m_axi_wstrb
tb1_s_axi_wdata > acw1_m_axi_wlast
tb1_s_axi_wdata > acw1_m_axi_wvalid
tb1_s_axi_wdata > acw1_m_axi_wready
tb1_s_axi_wdata > acw1_m_axi_bvalid
tb1_s_axi_wdata > acw1_m_axi_araddr
tb1_s_axi_wdata > acw1_m_axi_arlen
tb1_s_axi_wdata > acw1_m_axi_arsize
tb1_s_axi_wdata > acw1_m_axi_arburst
tb1_s_axi_wdata > acw1_m_axi_arcache
tb1_s_axi_wdata > acw1_m_axi_arvalid
tb1_s_axi_wdata > acw1_m_axi_arready
tb1_s_axi_wdata > acw1_m_axi_rready
tb1_s_axi_wdata > acw2_m_axi_awaddr
tb1_s_axi_wdata > acw2_m_axi_awlen
tb1_s_axi_wdata > acw2_m_axi_awsize
tb1_s_axi_wdata > acw2_m_axi_awburst
tb1_s_axi_wdata > acw2_m_axi_awcache
tb1_s_axi_wdata > acw2_m_axi_awvalid
tb1_s_axi_wdata > acw2_m_axi_awready
tb1_s_axi_wdata > acw2_m_axi_wdata
tb1_s_axi_wdata > acw2_m_axi_wstrb
tb1_s_axi_wdata > acw2_m_axi_wlast
tb1_s_axi_wdata > acw2_m_axi_wvalid
tb1_s_axi_wdata > acw2_m_axi_wready
tb1_s_axi_wdata > acw2_m_axi_bvalid
tb1_s_axi_wdata > p1_s_axi_awvalid
tb1_s_axi_wdata > p1_s_axi_awready
tb1_s_axi_wdata > p1_s_axi_wdata
tb1_s_axi_wdata > p1_s_axi_wstrb
tb1_s_axi_wdata > p1_s_axi_wlast
tb1_s_axi_wdata > p1_s_axi_wvalid
tb1_s_axi_wdata > p1_s_axi_wready
tb1_s_axi_wdata > p1_s_axi_bvalid
tb1_s_axi_wdata > p1_s_axi_bready
tb1_s_axi_wdata > p1_s_axi_araddr
tb1_s_axi_wdata > p1_s_axi_arlen
tb1_s_axi_wdata > p1_s_axi_arsize
tb1_s_axi_wdata > p1_s_axi_arcache
tb1_s_axi_wdata > p1_s_axi_rready
tb1_s_axi_wdata > p2_s_axi_awvalid
tb1_s_axi_wdata > p2_s_axi_awready
tb1_s_axi_wdata > p2_s_axi_wvalid
tb1_s_axi_wdata > p2_s_axi_wready
tb1_s_axi_wdata > p2_s_axi_bvalid
tb1_s_axi_wdata > p2_s_axi_bready
tb1_s_axi_wdata > p2_s_axi_arvalid
tb1_s_axi_wdata > p2_s_axi_arready
tb1_s_axi_wdata > p2_s_axi_rdata
tb1_s_axi_wdata > p2_s_axi_rvalid
tb1_s_axi_wdata > p2_s_axi_rready
tb1_s_axi_wdata > orig(tb_aresetn)
tb1_s_axi_wdata > orig(tb1_s_axi_awaddr)
tb1_s_axi_wdata > orig(tb1_s_axi_awvalid)
tb1_s_axi_wdata > orig(tb1_s_axi_wvalid)
tb1_s_axi_wdata > orig(tb1_s_axi_bvalid)
tb1_s_axi_wdata > orig(tb2_s_axi_awaddr)
tb1_s_axi_wdata > orig(tb2_s_axi_awvalid)
tb1_s_axi_wdata > orig(tb2_s_axi_wvalid)
tb1_s_axi_wdata > orig(tb2_s_axi_bvalid)
tb1_s_axi_wdata > orig(tb1_HW_r_start)
tb1_s_axi_wdata > orig(tb1_HW_w_start)
tb1_s_axi_wdata > orig(tb2_HW_w_start)
tb1_s_axi_wdata > orig(tb_HW_reset)
tb1_s_axi_wdata > orig(tb1_HW_r_base_addr)
tb1_s_axi_wdata != orig(tb2_HW_w_base_addr)
tb1_s_axi_wdata > orig(tb1_HW_r_done)
tb1_s_axi_wdata > orig(tb2_HW_w_done)
tb1_s_axi_wdata > orig(tb_i_config)
tb1_s_axi_wdata != orig(tb_o_data)
tb1_s_axi_wdata > orig(acw1_m_axi_awaddr)
tb1_s_axi_wdata > orig(acw1_m_axi_awlen)
tb1_s_axi_wdata > orig(acw1_m_axi_awsize)
tb1_s_axi_wdata > orig(acw1_m_axi_awburst)
tb1_s_axi_wdata > orig(acw1_m_axi_awcache)
tb1_s_axi_wdata > orig(acw1_m_axi_awvalid)
tb1_s_axi_wdata > orig(acw1_m_axi_awready)
tb1_s_axi_wdata > orig(acw1_m_axi_wdata)
tb1_s_axi_wdata > orig(acw1_m_axi_wstrb)
tb1_s_axi_wdata > orig(acw1_m_axi_wlast)
tb1_s_axi_wdata > orig(acw1_m_axi_wvalid)
tb1_s_axi_wdata > orig(acw1_m_axi_wready)
tb1_s_axi_wdata > orig(acw1_m_axi_bvalid)
tb1_s_axi_wdata > orig(acw1_m_axi_araddr)
tb1_s_axi_wdata > orig(acw1_m_axi_arlen)
tb1_s_axi_wdata > orig(acw1_m_axi_arsize)
tb1_s_axi_wdata > orig(acw1_m_axi_arburst)
tb1_s_axi_wdata > orig(acw1_m_axi_arcache)
tb1_s_axi_wdata > orig(acw1_m_axi_arvalid)
tb1_s_axi_wdata > orig(acw1_m_axi_arready)
tb1_s_axi_wdata > orig(acw2_m_axi_awaddr)
tb1_s_axi_wdata > orig(acw2_m_axi_awlen)
tb1_s_axi_wdata > orig(acw2_m_axi_awsize)
tb1_s_axi_wdata > orig(acw2_m_axi_awburst)
tb1_s_axi_wdata > orig(acw2_m_axi_awcache)
tb1_s_axi_wdata > orig(acw2_m_axi_awvalid)
tb1_s_axi_wdata > orig(acw2_m_axi_awready)
tb1_s_axi_wdata > orig(acw2_m_axi_wdata)
tb1_s_axi_wdata > orig(acw2_m_axi_wstrb)
tb1_s_axi_wdata > orig(acw2_m_axi_wlast)
tb1_s_axi_wdata > orig(acw2_m_axi_wvalid)
tb1_s_axi_wdata > orig(acw2_m_axi_wready)
tb1_s_axi_wdata > orig(acw2_m_axi_bvalid)
tb1_s_axi_wdata > orig(p1_s_axi_awvalid)
tb1_s_axi_wdata > orig(p1_s_axi_awready)
tb1_s_axi_wdata > orig(p1_s_axi_wdata)
tb1_s_axi_wdata > orig(p1_s_axi_wstrb)
tb1_s_axi_wdata > orig(p1_s_axi_wlast)
tb1_s_axi_wdata > orig(p1_s_axi_wvalid)
tb1_s_axi_wdata > orig(p1_s_axi_wready)
tb1_s_axi_wdata > orig(p1_s_axi_bready)
tb1_s_axi_wdata > orig(p1_s_axi_araddr)
tb1_s_axi_wdata > orig(p1_s_axi_rready)
tb1_s_axi_wdata > orig(p2_s_axi_awvalid)
tb1_s_axi_wdata > orig(p2_s_axi_awready)
tb1_s_axi_wdata > orig(p2_s_axi_wvalid)
tb1_s_axi_wdata > orig(p2_s_axi_wready)
tb1_s_axi_wdata > orig(p2_s_axi_bready)
tb1_s_axi_wdata > orig(p2_s_axi_arvalid)
tb1_s_axi_wdata > orig(p2_s_axi_rready)
tb1_s_axi_wstrb > tb1_s_axi_wvalid
tb1_s_axi_wstrb > tb1_s_axi_bvalid
tb1_s_axi_wstrb != tb2_s_axi_awaddr
tb1_s_axi_wstrb > tb2_s_axi_awvalid
tb1_s_axi_wstrb > tb2_s_axi_awready
tb1_s_axi_wstrb < tb2_s_axi_wdata
tb1_s_axi_wstrb > tb2_s_axi_wvalid
tb1_s_axi_wstrb > tb2_s_axi_bvalid
tb1_s_axi_wstrb > tb1_HW_r_start
tb1_s_axi_wstrb > tb1_HW_w_start
tb1_s_axi_wstrb > tb2_HW_w_start
tb1_s_axi_wstrb > tb_HW_reset
tb1_s_axi_wstrb != tb1_HW_r_base_addr
tb1_s_axi_wstrb < tb2_HW_w_base_addr
tb1_s_axi_wstrb > tb1_HW_r_done
tb1_s_axi_wstrb > tb2_HW_w_done
tb1_s_axi_wstrb > tb_i_config
tb1_s_axi_wstrb < tb_o_data
tb1_s_axi_wstrb != acw1_m_axi_awaddr
tb1_s_axi_wstrb > acw1_m_axi_awlen
tb1_s_axi_wstrb > acw1_m_axi_awsize
tb1_s_axi_wstrb > acw1_m_axi_awburst
tb1_s_axi_wstrb > acw1_m_axi_awcache
tb1_s_axi_wstrb > acw1_m_axi_awvalid
tb1_s_axi_wstrb > acw1_m_axi_awready
tb1_s_axi_wstrb != acw1_m_axi_wdata
tb1_s_axi_wstrb >= acw1_m_axi_wstrb
tb1_s_axi_wstrb > acw1_m_axi_wlast
tb1_s_axi_wstrb > acw1_m_axi_wvalid
tb1_s_axi_wstrb > acw1_m_axi_wready
tb1_s_axi_wstrb > acw1_m_axi_bvalid
tb1_s_axi_wstrb != acw1_m_axi_araddr
tb1_s_axi_wstrb > acw1_m_axi_arlen
tb1_s_axi_wstrb > acw1_m_axi_arsize
tb1_s_axi_wstrb > acw1_m_axi_arburst
tb1_s_axi_wstrb > acw1_m_axi_arcache
tb1_s_axi_wstrb > acw1_m_axi_arvalid
tb1_s_axi_wstrb > acw1_m_axi_arready
tb1_s_axi_wstrb != acw2_m_axi_awaddr
tb1_s_axi_wstrb > acw2_m_axi_awlen
tb1_s_axi_wstrb > acw2_m_axi_awsize
tb1_s_axi_wstrb > acw2_m_axi_awburst
tb1_s_axi_wstrb > acw2_m_axi_awcache
tb1_s_axi_wstrb > acw2_m_axi_awvalid
tb1_s_axi_wstrb > acw2_m_axi_awready
tb1_s_axi_wstrb != acw2_m_axi_wdata
tb1_s_axi_wstrb >= acw2_m_axi_wstrb
tb1_s_axi_wstrb > acw2_m_axi_wlast
tb1_s_axi_wstrb > acw2_m_axi_wvalid
tb1_s_axi_wstrb > acw2_m_axi_wready
tb1_s_axi_wstrb > acw2_m_axi_bvalid
tb1_s_axi_wstrb > p1_s_axi_awvalid
tb1_s_axi_wstrb > p1_s_axi_awready
tb1_s_axi_wstrb != p1_s_axi_wdata
tb1_s_axi_wstrb >= p1_s_axi_wstrb
tb1_s_axi_wstrb > p1_s_axi_wlast
tb1_s_axi_wstrb > p1_s_axi_wvalid
tb1_s_axi_wstrb > p1_s_axi_wready
tb1_s_axi_wstrb > p1_s_axi_bvalid
tb1_s_axi_wstrb > p1_s_axi_bready
tb1_s_axi_wstrb != p1_s_axi_araddr
tb1_s_axi_wstrb > p1_s_axi_rready
tb1_s_axi_wstrb > p2_s_axi_awvalid
tb1_s_axi_wstrb > p2_s_axi_awready
tb1_s_axi_wstrb > p2_s_axi_wvalid
tb1_s_axi_wstrb > p2_s_axi_wready
tb1_s_axi_wstrb > p2_s_axi_bvalid
tb1_s_axi_wstrb > p2_s_axi_bready
tb1_s_axi_wstrb > p2_s_axi_arvalid
tb1_s_axi_wstrb > p2_s_axi_arready
tb1_s_axi_wstrb != p2_s_axi_rdata
tb1_s_axi_wstrb > p2_s_axi_rvalid
tb1_s_axi_wstrb > p2_s_axi_rready
tb1_s_axi_wstrb > orig(tb_aresetn)
tb1_s_axi_wstrb != orig(tb1_s_axi_awaddr)
tb1_s_axi_wstrb > orig(tb1_s_axi_awvalid)
tb1_s_axi_wstrb < orig(tb1_s_axi_wdata)
tb1_s_axi_wstrb > orig(tb1_s_axi_wvalid)
tb1_s_axi_wstrb > orig(tb1_s_axi_bvalid)
tb1_s_axi_wstrb != orig(tb2_s_axi_awaddr)
tb1_s_axi_wstrb > orig(tb2_s_axi_awvalid)
tb1_s_axi_wstrb < orig(tb2_s_axi_wdata)
tb1_s_axi_wstrb > orig(tb2_s_axi_wvalid)
tb1_s_axi_wstrb > orig(tb2_s_axi_bvalid)
tb1_s_axi_wstrb > orig(tb1_HW_r_start)
tb1_s_axi_wstrb > orig(tb1_HW_w_start)
tb1_s_axi_wstrb > orig(tb2_HW_w_start)
tb1_s_axi_wstrb > orig(tb_HW_reset)
tb1_s_axi_wstrb != orig(tb1_HW_r_base_addr)
tb1_s_axi_wstrb < orig(tb2_HW_w_base_addr)
tb1_s_axi_wstrb > orig(tb1_HW_r_done)
tb1_s_axi_wstrb > orig(tb2_HW_w_done)
tb1_s_axi_wstrb > orig(tb_i_config)
tb1_s_axi_wstrb < orig(tb_o_data)
tb1_s_axi_wstrb != orig(acw1_m_axi_awaddr)
tb1_s_axi_wstrb > orig(acw1_m_axi_awlen)
tb1_s_axi_wstrb > orig(acw1_m_axi_awsize)
tb1_s_axi_wstrb > orig(acw1_m_axi_awburst)
tb1_s_axi_wstrb > orig(acw1_m_axi_awcache)
tb1_s_axi_wstrb > orig(acw1_m_axi_awvalid)
tb1_s_axi_wstrb > orig(acw1_m_axi_awready)
tb1_s_axi_wstrb != orig(acw1_m_axi_wdata)
tb1_s_axi_wstrb >= orig(acw1_m_axi_wstrb)
tb1_s_axi_wstrb > orig(acw1_m_axi_wlast)
tb1_s_axi_wstrb > orig(acw1_m_axi_wvalid)
tb1_s_axi_wstrb > orig(acw1_m_axi_wready)
tb1_s_axi_wstrb > orig(acw1_m_axi_bvalid)
tb1_s_axi_wstrb != orig(acw1_m_axi_araddr)
tb1_s_axi_wstrb > orig(acw1_m_axi_arlen)
tb1_s_axi_wstrb > orig(acw1_m_axi_arsize)
tb1_s_axi_wstrb > orig(acw1_m_axi_arburst)
tb1_s_axi_wstrb > orig(acw1_m_axi_arcache)
tb1_s_axi_wstrb > orig(acw1_m_axi_arvalid)
tb1_s_axi_wstrb > orig(acw1_m_axi_arready)
tb1_s_axi_wstrb != orig(acw2_m_axi_awaddr)
tb1_s_axi_wstrb > orig(acw2_m_axi_awlen)
tb1_s_axi_wstrb > orig(acw2_m_axi_awsize)
tb1_s_axi_wstrb > orig(acw2_m_axi_awburst)
tb1_s_axi_wstrb > orig(acw2_m_axi_awcache)
tb1_s_axi_wstrb > orig(acw2_m_axi_awvalid)
tb1_s_axi_wstrb > orig(acw2_m_axi_awready)
tb1_s_axi_wstrb != orig(acw2_m_axi_wdata)
tb1_s_axi_wstrb >= orig(acw2_m_axi_wstrb)
tb1_s_axi_wstrb > orig(acw2_m_axi_wlast)
tb1_s_axi_wstrb > orig(acw2_m_axi_wvalid)
tb1_s_axi_wstrb > orig(acw2_m_axi_wready)
tb1_s_axi_wstrb > orig(acw2_m_axi_bvalid)
tb1_s_axi_wstrb > orig(p1_s_axi_awvalid)
tb1_s_axi_wstrb > orig(p1_s_axi_awready)
tb1_s_axi_wstrb != orig(p1_s_axi_wdata)
tb1_s_axi_wstrb >= orig(p1_s_axi_wstrb)
tb1_s_axi_wstrb > orig(p1_s_axi_wlast)
tb1_s_axi_wstrb > orig(p1_s_axi_wvalid)
tb1_s_axi_wstrb > orig(p1_s_axi_wready)
tb1_s_axi_wstrb > orig(p1_s_axi_bready)
tb1_s_axi_wstrb != orig(p1_s_axi_araddr)
tb1_s_axi_wstrb > orig(p1_s_axi_rready)
tb1_s_axi_wstrb > orig(p2_s_axi_awvalid)
tb1_s_axi_wstrb > orig(p2_s_axi_awready)
tb1_s_axi_wstrb > orig(p2_s_axi_wvalid)
tb1_s_axi_wstrb > orig(p2_s_axi_wready)
tb1_s_axi_wstrb > orig(p2_s_axi_bready)
tb1_s_axi_wstrb > orig(p2_s_axi_arvalid)
tb1_s_axi_wstrb > orig(p2_s_axi_rready)
tb1_s_axi_wvalid < tb2_s_axi_wdata
tb1_s_axi_wvalid < tb2_HW_r_base_addr
tb1_s_axi_wvalid < tb2_HW_w_base_addr
tb1_s_axi_wvalid < tb_o_data
tb1_s_axi_wvalid <= acw1_m_axi_rready
tb1_s_axi_wvalid <= p1_s_axi_araddr
tb1_s_axi_wvalid < p1_s_axi_arlen
tb1_s_axi_wvalid < p1_s_axi_arsize
tb1_s_axi_wvalid < p1_s_axi_arcache
tb1_s_axi_wvalid <= orig(tb_aresetn)
tb1_s_axi_wvalid <= orig(tb1_s_axi_awvalid)
tb1_s_axi_wvalid < orig(tb1_s_axi_wdata)
tb1_s_axi_wvalid < orig(tb2_s_axi_wdata)
tb1_s_axi_wvalid < orig(tb2_HW_w_base_addr)
tb1_s_axi_wvalid < orig(tb_o_data)
tb1_s_axi_wvalid <= orig(p1_s_axi_araddr)
tb1_s_axi_bvalid <= tb2_s_axi_awvalid
tb1_s_axi_bvalid < tb2_s_axi_wdata
tb1_s_axi_bvalid < tb2_HW_r_base_addr
tb1_s_axi_bvalid < tb2_HW_w_base_addr
tb1_s_axi_bvalid < tb_o_data
tb1_s_axi_bvalid <= acw1_m_axi_rready
tb1_s_axi_bvalid <= p1_s_axi_araddr
tb1_s_axi_bvalid < p1_s_axi_arlen
tb1_s_axi_bvalid < p1_s_axi_arsize
tb1_s_axi_bvalid < p1_s_axi_arcache
tb1_s_axi_bvalid <= orig(tb_aresetn)
tb1_s_axi_bvalid <= orig(tb1_s_axi_awvalid)
tb1_s_axi_bvalid < orig(tb1_s_axi_wdata)
tb1_s_axi_bvalid <= orig(tb1_s_axi_wvalid)
tb1_s_axi_bvalid < orig(tb2_s_axi_wdata)
tb1_s_axi_bvalid < orig(tb2_HW_w_base_addr)
tb1_s_axi_bvalid < orig(tb_o_data)
tb1_s_axi_bvalid <= orig(p1_s_axi_araddr)
tb2_s_axi_awaddr < tb2_s_axi_wdata
tb2_s_axi_awaddr < tb2_HW_r_base_addr
tb2_s_axi_awaddr < tb2_HW_w_base_addr
tb2_s_axi_awaddr < tb_o_data
tb2_s_axi_awaddr != acw1_m_axi_rready
tb2_s_axi_awaddr <= p1_s_axi_araddr
tb2_s_axi_awaddr != p1_s_axi_arlen
tb2_s_axi_awaddr != p1_s_axi_arsize
tb2_s_axi_awaddr != p1_s_axi_arcache
tb2_s_axi_awaddr < orig(tb1_s_axi_wdata)
tb2_s_axi_awaddr < orig(tb2_s_axi_wdata)
tb2_s_axi_awaddr < orig(tb2_HW_w_base_addr)
tb2_s_axi_awaddr < orig(tb_o_data)
tb2_s_axi_awaddr <= orig(p1_s_axi_araddr)
tb2_s_axi_awvalid >= tb2_s_axi_awready
tb2_s_axi_awvalid < tb2_s_axi_wdata
tb2_s_axi_awvalid >= tb2_s_axi_wvalid
tb2_s_axi_awvalid < tb2_HW_r_base_addr
tb2_s_axi_awvalid < tb2_HW_w_base_addr
tb2_s_axi_awvalid < tb_o_data
tb2_s_axi_awvalid <= acw1_m_axi_rready
tb2_s_axi_awvalid <= p1_s_axi_araddr
tb2_s_axi_awvalid < p1_s_axi_arlen
tb2_s_axi_awvalid < p1_s_axi_arsize
tb2_s_axi_awvalid < p1_s_axi_arcache
tb2_s_axi_awvalid <= orig(tb_aresetn)
tb2_s_axi_awvalid < orig(tb1_s_axi_wdata)
tb2_s_axi_awvalid >= orig(tb1_s_axi_bvalid)
tb2_s_axi_awvalid < orig(tb2_s_axi_wdata)
tb2_s_axi_awvalid < orig(tb2_HW_w_base_addr)
tb2_s_axi_awvalid < orig(tb_o_data)
tb2_s_axi_awvalid <= orig(p1_s_axi_araddr)
tb2_s_axi_awready < tb2_s_axi_wdata
tb2_s_axi_awready <= tb2_s_axi_wvalid
tb2_s_axi_awready < tb2_HW_r_base_addr
tb2_s_axi_awready < tb2_HW_w_base_addr
tb2_s_axi_awready < tb_o_data
tb2_s_axi_awready <= acw1_m_axi_rready
tb2_s_axi_awready <= p1_s_axi_araddr
tb2_s_axi_awready < p1_s_axi_arlen
tb2_s_axi_awready < p1_s_axi_arsize
tb2_s_axi_awready < p1_s_axi_arcache
tb2_s_axi_awready <= orig(tb_aresetn)
tb2_s_axi_awready < orig(tb1_s_axi_wdata)
tb2_s_axi_awready <= orig(tb2_s_axi_awvalid)
tb2_s_axi_awready < orig(tb2_s_axi_wdata)
tb2_s_axi_awready <= orig(tb2_s_axi_wvalid)
tb2_s_axi_awready < orig(tb2_HW_w_base_addr)
tb2_s_axi_awready < orig(tb_o_data)
tb2_s_axi_awready <= orig(p1_s_axi_araddr)
tb2_s_axi_wdata > tb2_s_axi_wvalid
tb2_s_axi_wdata > tb2_s_axi_bvalid
tb2_s_axi_wdata > tb1_HW_r_start
tb2_s_axi_wdata > tb1_HW_w_start
tb2_s_axi_wdata > tb2_HW_w_start
tb2_s_axi_wdata > tb_HW_reset
tb2_s_axi_wdata > tb1_HW_r_base_addr
tb2_s_axi_wdata > tb2_HW_r_base_addr
tb2_s_axi_wdata > tb2_HW_w_base_addr
tb2_s_axi_wdata > tb1_HW_r_done
tb2_s_axi_wdata > tb2_HW_w_done
tb2_s_axi_wdata > tb_i_config
tb2_s_axi_wdata != tb_o_data
tb2_s_axi_wdata > acw1_m_axi_awaddr
tb2_s_axi_wdata > acw1_m_axi_awlen
tb2_s_axi_wdata > acw1_m_axi_awsize
tb2_s_axi_wdata > acw1_m_axi_awburst
tb2_s_axi_wdata > acw1_m_axi_awcache
tb2_s_axi_wdata > acw1_m_axi_awvalid
tb2_s_axi_wdata > acw1_m_axi_awready
tb2_s_axi_wdata > acw1_m_axi_wdata
tb2_s_axi_wdata > acw1_m_axi_wstrb
tb2_s_axi_wdata > acw1_m_axi_wlast
tb2_s_axi_wdata > acw1_m_axi_wvalid
tb2_s_axi_wdata > acw1_m_axi_wready
tb2_s_axi_wdata > acw1_m_axi_bvalid
tb2_s_axi_wdata > acw1_m_axi_araddr
tb2_s_axi_wdata > acw1_m_axi_arlen
tb2_s_axi_wdata > acw1_m_axi_arsize
tb2_s_axi_wdata > acw1_m_axi_arburst
tb2_s_axi_wdata > acw1_m_axi_arcache
tb2_s_axi_wdata > acw1_m_axi_arvalid
tb2_s_axi_wdata > acw1_m_axi_arready
tb2_s_axi_wdata > acw1_m_axi_rready
tb2_s_axi_wdata > acw2_m_axi_awaddr
tb2_s_axi_wdata > acw2_m_axi_awlen
tb2_s_axi_wdata > acw2_m_axi_awsize
tb2_s_axi_wdata > acw2_m_axi_awburst
tb2_s_axi_wdata > acw2_m_axi_awcache
tb2_s_axi_wdata > acw2_m_axi_awvalid
tb2_s_axi_wdata > acw2_m_axi_awready
tb2_s_axi_wdata > acw2_m_axi_wdata
tb2_s_axi_wdata > acw2_m_axi_wstrb
tb2_s_axi_wdata > acw2_m_axi_wlast
tb2_s_axi_wdata > acw2_m_axi_wvalid
tb2_s_axi_wdata > acw2_m_axi_wready
tb2_s_axi_wdata > acw2_m_axi_bvalid
tb2_s_axi_wdata > p1_s_axi_awvalid
tb2_s_axi_wdata > p1_s_axi_awready
tb2_s_axi_wdata > p1_s_axi_wdata
tb2_s_axi_wdata > p1_s_axi_wstrb
tb2_s_axi_wdata > p1_s_axi_wlast
tb2_s_axi_wdata > p1_s_axi_wvalid
tb2_s_axi_wdata > p1_s_axi_wready
tb2_s_axi_wdata > p1_s_axi_bvalid
tb2_s_axi_wdata > p1_s_axi_bready
tb2_s_axi_wdata > p1_s_axi_araddr
tb2_s_axi_wdata > p1_s_axi_arlen
tb2_s_axi_wdata > p1_s_axi_arsize
tb2_s_axi_wdata > p1_s_axi_arcache
tb2_s_axi_wdata > p1_s_axi_rready
tb2_s_axi_wdata > p2_s_axi_awvalid
tb2_s_axi_wdata > p2_s_axi_awready
tb2_s_axi_wdata > p2_s_axi_wvalid
tb2_s_axi_wdata > p2_s_axi_wready
tb2_s_axi_wdata > p2_s_axi_bvalid
tb2_s_axi_wdata > p2_s_axi_bready
tb2_s_axi_wdata > p2_s_axi_arvalid
tb2_s_axi_wdata > p2_s_axi_arready
tb2_s_axi_wdata > p2_s_axi_rdata
tb2_s_axi_wdata > p2_s_axi_rvalid
tb2_s_axi_wdata > p2_s_axi_rready
tb2_s_axi_wdata > orig(tb_aresetn)
tb2_s_axi_wdata > orig(tb1_s_axi_awaddr)
tb2_s_axi_wdata > orig(tb1_s_axi_awvalid)
tb2_s_axi_wdata > orig(tb1_s_axi_wvalid)
tb2_s_axi_wdata > orig(tb1_s_axi_bvalid)
tb2_s_axi_wdata > orig(tb2_s_axi_awaddr)
tb2_s_axi_wdata > orig(tb2_s_axi_awvalid)
tb2_s_axi_wdata > orig(tb2_s_axi_wvalid)
tb2_s_axi_wdata > orig(tb2_s_axi_bvalid)
tb2_s_axi_wdata > orig(tb1_HW_r_start)
tb2_s_axi_wdata > orig(tb1_HW_w_start)
tb2_s_axi_wdata > orig(tb2_HW_w_start)
tb2_s_axi_wdata > orig(tb_HW_reset)
tb2_s_axi_wdata > orig(tb1_HW_r_base_addr)
tb2_s_axi_wdata > orig(tb2_HW_w_base_addr)
tb2_s_axi_wdata > orig(tb1_HW_r_done)
tb2_s_axi_wdata > orig(tb2_HW_w_done)
tb2_s_axi_wdata > orig(tb_i_config)
tb2_s_axi_wdata != orig(tb_o_data)
tb2_s_axi_wdata > orig(acw1_m_axi_awaddr)
tb2_s_axi_wdata > orig(acw1_m_axi_awlen)
tb2_s_axi_wdata > orig(acw1_m_axi_awsize)
tb2_s_axi_wdata > orig(acw1_m_axi_awburst)
tb2_s_axi_wdata > orig(acw1_m_axi_awcache)
tb2_s_axi_wdata > orig(acw1_m_axi_awvalid)
tb2_s_axi_wdata > orig(acw1_m_axi_awready)
tb2_s_axi_wdata > orig(acw1_m_axi_wdata)
tb2_s_axi_wdata > orig(acw1_m_axi_wstrb)
tb2_s_axi_wdata > orig(acw1_m_axi_wlast)
tb2_s_axi_wdata > orig(acw1_m_axi_wvalid)
tb2_s_axi_wdata > orig(acw1_m_axi_wready)
tb2_s_axi_wdata > orig(acw1_m_axi_bvalid)
tb2_s_axi_wdata > orig(acw1_m_axi_araddr)
tb2_s_axi_wdata > orig(acw1_m_axi_arlen)
tb2_s_axi_wdata > orig(acw1_m_axi_arsize)
tb2_s_axi_wdata > orig(acw1_m_axi_arburst)
tb2_s_axi_wdata > orig(acw1_m_axi_arcache)
tb2_s_axi_wdata > orig(acw1_m_axi_arvalid)
tb2_s_axi_wdata > orig(acw1_m_axi_arready)
tb2_s_axi_wdata > orig(acw2_m_axi_awaddr)
tb2_s_axi_wdata > orig(acw2_m_axi_awlen)
tb2_s_axi_wdata > orig(acw2_m_axi_awsize)
tb2_s_axi_wdata > orig(acw2_m_axi_awburst)
tb2_s_axi_wdata > orig(acw2_m_axi_awcache)
tb2_s_axi_wdata > orig(acw2_m_axi_awvalid)
tb2_s_axi_wdata > orig(acw2_m_axi_awready)
tb2_s_axi_wdata > orig(acw2_m_axi_wdata)
tb2_s_axi_wdata > orig(acw2_m_axi_wstrb)
tb2_s_axi_wdata > orig(acw2_m_axi_wlast)
tb2_s_axi_wdata > orig(acw2_m_axi_wvalid)
tb2_s_axi_wdata > orig(acw2_m_axi_wready)
tb2_s_axi_wdata > orig(acw2_m_axi_bvalid)
tb2_s_axi_wdata > orig(p1_s_axi_awvalid)
tb2_s_axi_wdata > orig(p1_s_axi_awready)
tb2_s_axi_wdata > orig(p1_s_axi_wdata)
tb2_s_axi_wdata > orig(p1_s_axi_wstrb)
tb2_s_axi_wdata > orig(p1_s_axi_wlast)
tb2_s_axi_wdata > orig(p1_s_axi_wvalid)
tb2_s_axi_wdata > orig(p1_s_axi_wready)
tb2_s_axi_wdata > orig(p1_s_axi_bready)
tb2_s_axi_wdata > orig(p1_s_axi_araddr)
tb2_s_axi_wdata > orig(p1_s_axi_rready)
tb2_s_axi_wdata > orig(p2_s_axi_awvalid)
tb2_s_axi_wdata > orig(p2_s_axi_awready)
tb2_s_axi_wdata > orig(p2_s_axi_wvalid)
tb2_s_axi_wdata > orig(p2_s_axi_wready)
tb2_s_axi_wdata > orig(p2_s_axi_bready)
tb2_s_axi_wdata > orig(p2_s_axi_arvalid)
tb2_s_axi_wdata > orig(p2_s_axi_rready)
tb2_s_axi_wvalid < tb2_HW_r_base_addr
tb2_s_axi_wvalid < tb2_HW_w_base_addr
tb2_s_axi_wvalid < tb_o_data
tb2_s_axi_wvalid <= acw1_m_axi_rready
tb2_s_axi_wvalid <= p1_s_axi_araddr
tb2_s_axi_wvalid < p1_s_axi_arlen
tb2_s_axi_wvalid < p1_s_axi_arsize
tb2_s_axi_wvalid < p1_s_axi_arcache
tb2_s_axi_wvalid <= orig(tb_aresetn)
tb2_s_axi_wvalid < orig(tb1_s_axi_wdata)
tb2_s_axi_wvalid <= orig(tb2_s_axi_awvalid)
tb2_s_axi_wvalid < orig(tb2_s_axi_wdata)
tb2_s_axi_wvalid < orig(tb2_HW_w_base_addr)
tb2_s_axi_wvalid < orig(tb_o_data)
tb2_s_axi_wvalid <= orig(p1_s_axi_araddr)
tb2_s_axi_bvalid < tb2_HW_r_base_addr
tb2_s_axi_bvalid < tb2_HW_w_base_addr
tb2_s_axi_bvalid < tb_o_data
tb2_s_axi_bvalid <= acw1_m_axi_rready
tb2_s_axi_bvalid <= p1_s_axi_araddr
tb2_s_axi_bvalid < p1_s_axi_arlen
tb2_s_axi_bvalid < p1_s_axi_arsize
tb2_s_axi_bvalid < p1_s_axi_arcache
tb2_s_axi_bvalid <= orig(tb_aresetn)
tb2_s_axi_bvalid < orig(tb1_s_axi_wdata)
tb2_s_axi_bvalid <= orig(tb2_s_axi_awvalid)
tb2_s_axi_bvalid < orig(tb2_s_axi_wdata)
tb2_s_axi_bvalid <= orig(tb2_s_axi_wvalid)
tb2_s_axi_bvalid < orig(tb2_HW_w_base_addr)
tb2_s_axi_bvalid < orig(tb_o_data)
tb2_s_axi_bvalid <= orig(p1_s_axi_araddr)
tb1_HW_r_start <= tb1_HW_r_base_addr
tb1_HW_r_start < tb2_HW_r_base_addr
tb1_HW_r_start < tb2_HW_w_base_addr
tb1_HW_r_start < tb_o_data
tb1_HW_r_start <= acw1_m_axi_rready
tb1_HW_r_start <= acw2_m_axi_awaddr
tb1_HW_r_start <= acw2_m_axi_awlen
tb1_HW_r_start <= acw2_m_axi_awsize
tb1_HW_r_start <= acw2_m_axi_awburst
tb1_HW_r_start <= acw2_m_axi_awcache
tb1_HW_r_start <= p1_s_axi_araddr
tb1_HW_r_start < p1_s_axi_arlen
tb1_HW_r_start < p1_s_axi_arsize
tb1_HW_r_start < p1_s_axi_arcache
tb1_HW_r_start <= orig(tb_aresetn)
tb1_HW_r_start < orig(tb1_s_axi_wdata)
tb1_HW_r_start < orig(tb2_s_axi_wdata)
tb1_HW_r_start >= orig(tb1_HW_r_start)
tb1_HW_r_start < orig(tb2_HW_w_base_addr)
tb1_HW_r_start < orig(tb_o_data)
tb1_HW_r_start <= orig(acw2_m_axi_awaddr)
tb1_HW_r_start <= orig(acw2_m_axi_awlen)
tb1_HW_r_start <= orig(acw2_m_axi_awsize)
tb1_HW_r_start <= orig(acw2_m_axi_awburst)
tb1_HW_r_start <= orig(acw2_m_axi_awcache)
tb1_HW_r_start <= orig(p1_s_axi_araddr)
tb1_HW_w_start < tb2_HW_r_base_addr
tb1_HW_w_start < tb2_HW_w_base_addr
tb1_HW_w_start <= tb2_HW_w_done
tb1_HW_w_start < tb_o_data
tb1_HW_w_start <= acw1_m_axi_araddr
tb1_HW_w_start <= acw1_m_axi_arlen
tb1_HW_w_start <= acw1_m_axi_arsize
tb1_HW_w_start <= acw1_m_axi_arburst
tb1_HW_w_start <= acw1_m_axi_arcache
tb1_HW_w_start <= acw1_m_axi_rready
tb1_HW_w_start <= acw2_m_axi_awaddr
tb1_HW_w_start <= acw2_m_axi_awlen
tb1_HW_w_start <= acw2_m_axi_awsize
tb1_HW_w_start <= acw2_m_axi_awburst
tb1_HW_w_start <= acw2_m_axi_awcache
tb1_HW_w_start >= p1_s_axi_bvalid
tb1_HW_w_start != p1_s_axi_araddr
tb1_HW_w_start < p1_s_axi_arlen
tb1_HW_w_start < p1_s_axi_arsize
tb1_HW_w_start < p1_s_axi_arcache
tb1_HW_w_start >= p1_s_axi_rready
tb1_HW_w_start <= orig(tb_aresetn)
tb1_HW_w_start < orig(tb1_s_axi_wdata)
tb1_HW_w_start < orig(tb2_s_axi_wdata)
tb1_HW_w_start <= orig(tb1_HW_w_start)
tb1_HW_w_start < orig(tb2_HW_w_base_addr)
tb1_HW_w_start <= orig(tb2_HW_w_done)
tb1_HW_w_start < orig(tb_o_data)
tb1_HW_w_start <= orig(acw1_m_axi_araddr)
tb1_HW_w_start <= orig(acw1_m_axi_arlen)
tb1_HW_w_start <= orig(acw1_m_axi_arsize)
tb1_HW_w_start <= orig(acw1_m_axi_arburst)
tb1_HW_w_start <= orig(acw1_m_axi_arcache)
tb1_HW_w_start <= orig(acw2_m_axi_awaddr)
tb1_HW_w_start <= orig(acw2_m_axi_awlen)
tb1_HW_w_start <= orig(acw2_m_axi_awsize)
tb1_HW_w_start <= orig(acw2_m_axi_awburst)
tb1_HW_w_start <= orig(acw2_m_axi_awcache)
tb1_HW_w_start != orig(p1_s_axi_araddr)
tb1_HW_w_start >= orig(p1_s_axi_rready)
tb2_HW_w_start < tb2_HW_r_base_addr
tb2_HW_w_start < tb2_HW_w_base_addr
tb2_HW_w_start < tb_o_data
tb2_HW_w_start <= acw1_m_axi_rready
tb2_HW_w_start <= p1_s_axi_araddr
tb2_HW_w_start < p1_s_axi_arlen
tb2_HW_w_start < p1_s_axi_arsize
tb2_HW_w_start < p1_s_axi_arcache
tb2_HW_w_start <= orig(tb_aresetn)
tb2_HW_w_start < orig(tb1_s_axi_wdata)
tb2_HW_w_start < orig(tb2_s_axi_wdata)
tb2_HW_w_start < orig(tb2_HW_w_base_addr)
tb2_HW_w_start < orig(tb_o_data)
tb2_HW_w_start <= orig(p1_s_axi_araddr)
tb_HW_reset < tb2_HW_r_base_addr
tb_HW_reset < tb2_HW_w_base_addr
tb_HW_reset < tb_o_data
tb_HW_reset <= acw1_m_axi_rready
tb_HW_reset <= p1_s_axi_wdata
tb_HW_reset <= p1_s_axi_wstrb
tb_HW_reset <= p1_s_axi_araddr
tb_HW_reset < p1_s_axi_arlen
tb_HW_reset < p1_s_axi_arsize
tb_HW_reset < p1_s_axi_arcache
tb_HW_reset < orig(tb1_s_axi_wdata)
tb_HW_reset < orig(tb2_s_axi_wdata)
tb_HW_reset < orig(tb2_HW_w_base_addr)
tb_HW_reset < orig(tb_o_data)
tb_HW_reset <= orig(p1_s_axi_wdata)
tb_HW_reset <= orig(p1_s_axi_wstrb)
tb_HW_reset <= orig(p1_s_axi_araddr)
tb1_HW_r_base_addr < tb2_HW_r_base_addr
tb1_HW_r_base_addr < tb2_HW_w_base_addr
tb1_HW_r_base_addr < tb_o_data
tb1_HW_r_base_addr != acw1_m_axi_rready
tb1_HW_r_base_addr <= acw2_m_axi_awaddr
tb1_HW_r_base_addr <= p1_s_axi_araddr
tb1_HW_r_base_addr != p1_s_axi_arlen
tb1_HW_r_base_addr != p1_s_axi_arsize
tb1_HW_r_base_addr != p1_s_axi_arcache
tb1_HW_r_base_addr < orig(tb1_s_axi_wdata)
tb1_HW_r_base_addr < orig(tb2_s_axi_wdata)
tb1_HW_r_base_addr >= orig(tb1_HW_r_start)
tb1_HW_r_base_addr >= orig(tb1_HW_r_base_addr)
tb1_HW_r_base_addr <= orig(tb2_HW_w_base_addr)
tb1_HW_r_base_addr < orig(tb_o_data)
tb1_HW_r_base_addr <= orig(acw2_m_axi_awaddr)
tb1_HW_r_base_addr <= orig(p1_s_axi_araddr)
tb2_HW_r_base_addr >= tb2_HW_w_base_addr
tb2_HW_r_base_addr > tb1_HW_r_done
tb2_HW_r_base_addr > tb2_HW_w_done
tb2_HW_r_base_addr > tb_i_config
tb2_HW_r_base_addr != tb_o_data
tb2_HW_r_base_addr > acw1_m_axi_awaddr
tb2_HW_r_base_addr > acw1_m_axi_awlen
tb2_HW_r_base_addr > acw1_m_axi_awsize
tb2_HW_r_base_addr > acw1_m_axi_awburst
tb2_HW_r_base_addr > acw1_m_axi_awcache
tb2_HW_r_base_addr > acw1_m_axi_awvalid
tb2_HW_r_base_addr > acw1_m_axi_awready
tb2_HW_r_base_addr != acw1_m_axi_wdata
tb2_HW_r_base_addr > acw1_m_axi_wstrb
tb2_HW_r_base_addr > acw1_m_axi_wlast
tb2_HW_r_base_addr > acw1_m_axi_wvalid
tb2_HW_r_base_addr > acw1_m_axi_wready
tb2_HW_r_base_addr > acw1_m_axi_bvalid
tb2_HW_r_base_addr > acw1_m_axi_araddr
tb2_HW_r_base_addr > acw1_m_axi_arlen
tb2_HW_r_base_addr > acw1_m_axi_arsize
tb2_HW_r_base_addr > acw1_m_axi_arburst
tb2_HW_r_base_addr > acw1_m_axi_arcache
tb2_HW_r_base_addr > acw1_m_axi_arvalid
tb2_HW_r_base_addr > acw1_m_axi_arready
tb2_HW_r_base_addr > acw2_m_axi_awaddr
tb2_HW_r_base_addr > acw2_m_axi_awlen
tb2_HW_r_base_addr > acw2_m_axi_awsize
tb2_HW_r_base_addr > acw2_m_axi_awburst
tb2_HW_r_base_addr > acw2_m_axi_awcache
tb2_HW_r_base_addr > acw2_m_axi_awvalid
tb2_HW_r_base_addr > acw2_m_axi_awready
tb2_HW_r_base_addr != acw2_m_axi_wdata
tb2_HW_r_base_addr > acw2_m_axi_wstrb
tb2_HW_r_base_addr > acw2_m_axi_wlast
tb2_HW_r_base_addr > acw2_m_axi_wvalid
tb2_HW_r_base_addr > acw2_m_axi_wready
tb2_HW_r_base_addr > acw2_m_axi_bvalid
tb2_HW_r_base_addr > p1_s_axi_awvalid
tb2_HW_r_base_addr > p1_s_axi_awready
tb2_HW_r_base_addr != p1_s_axi_wdata
tb2_HW_r_base_addr > p1_s_axi_wstrb
tb2_HW_r_base_addr > p1_s_axi_wlast
tb2_HW_r_base_addr > p1_s_axi_wvalid
tb2_HW_r_base_addr > p1_s_axi_wready
tb2_HW_r_base_addr > p1_s_axi_bvalid
tb2_HW_r_base_addr > p1_s_axi_bready
tb2_HW_r_base_addr > p1_s_axi_araddr
tb2_HW_r_base_addr > p1_s_axi_rready
tb2_HW_r_base_addr > p2_s_axi_awvalid
tb2_HW_r_base_addr > p2_s_axi_awready
tb2_HW_r_base_addr > p2_s_axi_wvalid
tb2_HW_r_base_addr > p2_s_axi_wready
tb2_HW_r_base_addr > p2_s_axi_bvalid
tb2_HW_r_base_addr > p2_s_axi_bready
tb2_HW_r_base_addr > p2_s_axi_arvalid
tb2_HW_r_base_addr > p2_s_axi_arready
tb2_HW_r_base_addr != p2_s_axi_rdata
tb2_HW_r_base_addr > p2_s_axi_rvalid
tb2_HW_r_base_addr > p2_s_axi_rready
tb2_HW_r_base_addr > orig(tb_aresetn)
tb2_HW_r_base_addr > orig(tb1_s_axi_awaddr)
tb2_HW_r_base_addr > orig(tb1_s_axi_awvalid)
tb2_HW_r_base_addr != orig(tb1_s_axi_wdata)
tb2_HW_r_base_addr > orig(tb1_s_axi_wvalid)
tb2_HW_r_base_addr > orig(tb1_s_axi_bvalid)
tb2_HW_r_base_addr > orig(tb2_s_axi_awaddr)
tb2_HW_r_base_addr > orig(tb2_s_axi_awvalid)
tb2_HW_r_base_addr < orig(tb2_s_axi_wdata)
tb2_HW_r_base_addr > orig(tb2_s_axi_wvalid)
tb2_HW_r_base_addr > orig(tb2_s_axi_bvalid)
tb2_HW_r_base_addr > orig(tb1_HW_r_start)
tb2_HW_r_base_addr > orig(tb1_HW_w_start)
tb2_HW_r_base_addr > orig(tb2_HW_w_start)
tb2_HW_r_base_addr > orig(tb_HW_reset)
tb2_HW_r_base_addr > orig(tb1_HW_r_base_addr)
tb2_HW_r_base_addr >= orig(tb2_HW_w_base_addr)
tb2_HW_r_base_addr > orig(tb1_HW_r_done)
tb2_HW_r_base_addr > orig(tb2_HW_w_done)
tb2_HW_r_base_addr > orig(tb_i_config)
tb2_HW_r_base_addr != orig(tb_o_data)
tb2_HW_r_base_addr > orig(acw1_m_axi_awaddr)
tb2_HW_r_base_addr > orig(acw1_m_axi_awlen)
tb2_HW_r_base_addr > orig(acw1_m_axi_awsize)
tb2_HW_r_base_addr > orig(acw1_m_axi_awburst)
tb2_HW_r_base_addr > orig(acw1_m_axi_awcache)
tb2_HW_r_base_addr > orig(acw1_m_axi_awvalid)
tb2_HW_r_base_addr > orig(acw1_m_axi_awready)
tb2_HW_r_base_addr != orig(acw1_m_axi_wdata)
tb2_HW_r_base_addr > orig(acw1_m_axi_wstrb)
tb2_HW_r_base_addr > orig(acw1_m_axi_wlast)
tb2_HW_r_base_addr > orig(acw1_m_axi_wvalid)
tb2_HW_r_base_addr > orig(acw1_m_axi_wready)
tb2_HW_r_base_addr > orig(acw1_m_axi_bvalid)
tb2_HW_r_base_addr > orig(acw1_m_axi_araddr)
tb2_HW_r_base_addr > orig(acw1_m_axi_arlen)
tb2_HW_r_base_addr > orig(acw1_m_axi_arsize)
tb2_HW_r_base_addr > orig(acw1_m_axi_arburst)
tb2_HW_r_base_addr > orig(acw1_m_axi_arcache)
tb2_HW_r_base_addr > orig(acw1_m_axi_arvalid)
tb2_HW_r_base_addr > orig(acw1_m_axi_arready)
tb2_HW_r_base_addr > orig(acw2_m_axi_awaddr)
tb2_HW_r_base_addr > orig(acw2_m_axi_awlen)
tb2_HW_r_base_addr > orig(acw2_m_axi_awsize)
tb2_HW_r_base_addr > orig(acw2_m_axi_awburst)
tb2_HW_r_base_addr > orig(acw2_m_axi_awcache)
tb2_HW_r_base_addr > orig(acw2_m_axi_awvalid)
tb2_HW_r_base_addr > orig(acw2_m_axi_awready)
tb2_HW_r_base_addr != orig(acw2_m_axi_wdata)
tb2_HW_r_base_addr > orig(acw2_m_axi_wstrb)
tb2_HW_r_base_addr > orig(acw2_m_axi_wlast)
tb2_HW_r_base_addr > orig(acw2_m_axi_wvalid)
tb2_HW_r_base_addr > orig(acw2_m_axi_wready)
tb2_HW_r_base_addr > orig(acw2_m_axi_bvalid)
tb2_HW_r_base_addr > orig(p1_s_axi_awvalid)
tb2_HW_r_base_addr > orig(p1_s_axi_awready)
tb2_HW_r_base_addr != orig(p1_s_axi_wdata)
tb2_HW_r_base_addr > orig(p1_s_axi_wstrb)
tb2_HW_r_base_addr > orig(p1_s_axi_wlast)
tb2_HW_r_base_addr > orig(p1_s_axi_wvalid)
tb2_HW_r_base_addr > orig(p1_s_axi_wready)
tb2_HW_r_base_addr > orig(p1_s_axi_bready)
tb2_HW_r_base_addr > orig(p1_s_axi_araddr)
tb2_HW_r_base_addr > orig(p1_s_axi_rready)
tb2_HW_r_base_addr > orig(p2_s_axi_awvalid)
tb2_HW_r_base_addr > orig(p2_s_axi_awready)
tb2_HW_r_base_addr > orig(p2_s_axi_wvalid)
tb2_HW_r_base_addr > orig(p2_s_axi_wready)
tb2_HW_r_base_addr > orig(p2_s_axi_bready)
tb2_HW_r_base_addr > orig(p2_s_axi_arvalid)
tb2_HW_r_base_addr > orig(p2_s_axi_rready)
tb2_HW_w_base_addr > tb1_HW_r_done
tb2_HW_w_base_addr > tb2_HW_w_done
tb2_HW_w_base_addr > tb_i_config
tb2_HW_w_base_addr != tb_o_data
tb2_HW_w_base_addr > acw1_m_axi_awaddr
tb2_HW_w_base_addr > acw1_m_axi_awlen
tb2_HW_w_base_addr > acw1_m_axi_awsize
tb2_HW_w_base_addr > acw1_m_axi_awburst
tb2_HW_w_base_addr > acw1_m_axi_awcache
tb2_HW_w_base_addr > acw1_m_axi_awvalid
tb2_HW_w_base_addr > acw1_m_axi_awready
tb2_HW_w_base_addr != acw1_m_axi_wdata
tb2_HW_w_base_addr > acw1_m_axi_wstrb
tb2_HW_w_base_addr > acw1_m_axi_wlast
tb2_HW_w_base_addr > acw1_m_axi_wvalid
tb2_HW_w_base_addr > acw1_m_axi_wready
tb2_HW_w_base_addr > acw1_m_axi_bvalid
tb2_HW_w_base_addr > acw1_m_axi_araddr
tb2_HW_w_base_addr > acw1_m_axi_arlen
tb2_HW_w_base_addr > acw1_m_axi_arsize
tb2_HW_w_base_addr > acw1_m_axi_arburst
tb2_HW_w_base_addr > acw1_m_axi_arcache
tb2_HW_w_base_addr > acw1_m_axi_arvalid
tb2_HW_w_base_addr > acw1_m_axi_arready
tb2_HW_w_base_addr > acw1_m_axi_rready
tb2_HW_w_base_addr > acw2_m_axi_awlen
tb2_HW_w_base_addr > acw2_m_axi_awsize
tb2_HW_w_base_addr > acw2_m_axi_awburst
tb2_HW_w_base_addr > acw2_m_axi_awcache
tb2_HW_w_base_addr > acw2_m_axi_awvalid
tb2_HW_w_base_addr > acw2_m_axi_awready
tb2_HW_w_base_addr != acw2_m_axi_wdata
tb2_HW_w_base_addr > acw2_m_axi_wstrb
tb2_HW_w_base_addr > acw2_m_axi_wlast
tb2_HW_w_base_addr > acw2_m_axi_wvalid
tb2_HW_w_base_addr > acw2_m_axi_wready
tb2_HW_w_base_addr > acw2_m_axi_bvalid
tb2_HW_w_base_addr > p1_s_axi_awvalid
tb2_HW_w_base_addr > p1_s_axi_awready
tb2_HW_w_base_addr != p1_s_axi_wdata
tb2_HW_w_base_addr > p1_s_axi_wstrb
tb2_HW_w_base_addr > p1_s_axi_wlast
tb2_HW_w_base_addr > p1_s_axi_wvalid
tb2_HW_w_base_addr > p1_s_axi_wready
tb2_HW_w_base_addr > p1_s_axi_bvalid
tb2_HW_w_base_addr > p1_s_axi_bready
tb2_HW_w_base_addr > p1_s_axi_arlen
tb2_HW_w_base_addr > p1_s_axi_arsize
tb2_HW_w_base_addr > p1_s_axi_arcache
tb2_HW_w_base_addr > p1_s_axi_rready
tb2_HW_w_base_addr > p2_s_axi_awvalid
tb2_HW_w_base_addr > p2_s_axi_awready
tb2_HW_w_base_addr > p2_s_axi_wvalid
tb2_HW_w_base_addr > p2_s_axi_wready
tb2_HW_w_base_addr > p2_s_axi_bvalid
tb2_HW_w_base_addr > p2_s_axi_bready
tb2_HW_w_base_addr > p2_s_axi_arvalid
tb2_HW_w_base_addr > p2_s_axi_arready
tb2_HW_w_base_addr != p2_s_axi_rdata
tb2_HW_w_base_addr > p2_s_axi_rvalid
tb2_HW_w_base_addr > p2_s_axi_rready
tb2_HW_w_base_addr > orig(tb_aresetn)
tb2_HW_w_base_addr > orig(tb1_s_axi_awaddr)
tb2_HW_w_base_addr > orig(tb1_s_axi_awvalid)
tb2_HW_w_base_addr != orig(tb1_s_axi_wdata)
tb2_HW_w_base_addr > orig(tb1_s_axi_wvalid)
tb2_HW_w_base_addr > orig(tb1_s_axi_bvalid)
tb2_HW_w_base_addr > orig(tb2_s_axi_awaddr)
tb2_HW_w_base_addr > orig(tb2_s_axi_awvalid)
tb2_HW_w_base_addr < orig(tb2_s_axi_wdata)
tb2_HW_w_base_addr > orig(tb2_s_axi_wvalid)
tb2_HW_w_base_addr > orig(tb2_s_axi_bvalid)
tb2_HW_w_base_addr > orig(tb1_HW_r_start)
tb2_HW_w_base_addr > orig(tb1_HW_w_start)
tb2_HW_w_base_addr > orig(tb2_HW_w_start)
tb2_HW_w_base_addr > orig(tb_HW_reset)
tb2_HW_w_base_addr > orig(tb1_HW_r_base_addr)
tb2_HW_w_base_addr > orig(tb1_HW_r_done)
tb2_HW_w_base_addr > orig(tb2_HW_w_done)
tb2_HW_w_base_addr > orig(tb_i_config)
tb2_HW_w_base_addr != orig(tb_o_data)
tb2_HW_w_base_addr > orig(acw1_m_axi_awaddr)
tb2_HW_w_base_addr > orig(acw1_m_axi_awlen)
tb2_HW_w_base_addr > orig(acw1_m_axi_awsize)
tb2_HW_w_base_addr > orig(acw1_m_axi_awburst)
tb2_HW_w_base_addr > orig(acw1_m_axi_awcache)
tb2_HW_w_base_addr > orig(acw1_m_axi_awvalid)
tb2_HW_w_base_addr > orig(acw1_m_axi_awready)
tb2_HW_w_base_addr != orig(acw1_m_axi_wdata)
tb2_HW_w_base_addr > orig(acw1_m_axi_wstrb)
tb2_HW_w_base_addr > orig(acw1_m_axi_wlast)
tb2_HW_w_base_addr > orig(acw1_m_axi_wvalid)
tb2_HW_w_base_addr > orig(acw1_m_axi_wready)
tb2_HW_w_base_addr > orig(acw1_m_axi_bvalid)
tb2_HW_w_base_addr > orig(acw1_m_axi_araddr)
tb2_HW_w_base_addr > orig(acw1_m_axi_arlen)
tb2_HW_w_base_addr > orig(acw1_m_axi_arsize)
tb2_HW_w_base_addr > orig(acw1_m_axi_arburst)
tb2_HW_w_base_addr > orig(acw1_m_axi_arcache)
tb2_HW_w_base_addr > orig(acw1_m_axi_arvalid)
tb2_HW_w_base_addr > orig(acw1_m_axi_arready)
tb2_HW_w_base_addr > orig(acw2_m_axi_awlen)
tb2_HW_w_base_addr > orig(acw2_m_axi_awsize)
tb2_HW_w_base_addr > orig(acw2_m_axi_awburst)
tb2_HW_w_base_addr > orig(acw2_m_axi_awcache)
tb2_HW_w_base_addr > orig(acw2_m_axi_awvalid)
tb2_HW_w_base_addr > orig(acw2_m_axi_awready)
tb2_HW_w_base_addr != orig(acw2_m_axi_wdata)
tb2_HW_w_base_addr > orig(acw2_m_axi_wstrb)
tb2_HW_w_base_addr > orig(acw2_m_axi_wlast)
tb2_HW_w_base_addr > orig(acw2_m_axi_wvalid)
tb2_HW_w_base_addr > orig(acw2_m_axi_wready)
tb2_HW_w_base_addr > orig(acw2_m_axi_bvalid)
tb2_HW_w_base_addr > orig(p1_s_axi_awvalid)
tb2_HW_w_base_addr > orig(p1_s_axi_awready)
tb2_HW_w_base_addr != orig(p1_s_axi_wdata)
tb2_HW_w_base_addr > orig(p1_s_axi_wstrb)
tb2_HW_w_base_addr > orig(p1_s_axi_wlast)
tb2_HW_w_base_addr > orig(p1_s_axi_wvalid)
tb2_HW_w_base_addr > orig(p1_s_axi_wready)
tb2_HW_w_base_addr > orig(p1_s_axi_bready)
tb2_HW_w_base_addr > orig(p1_s_axi_rready)
tb2_HW_w_base_addr > orig(p2_s_axi_awvalid)
tb2_HW_w_base_addr > orig(p2_s_axi_awready)
tb2_HW_w_base_addr > orig(p2_s_axi_wvalid)
tb2_HW_w_base_addr > orig(p2_s_axi_wready)
tb2_HW_w_base_addr > orig(p2_s_axi_bready)
tb2_HW_w_base_addr > orig(p2_s_axi_arvalid)
tb2_HW_w_base_addr > orig(p2_s_axi_rready)
tb1_HW_r_done <= tb2_HW_w_done
tb1_HW_r_done >= tb_i_config
tb1_HW_r_done < tb_o_data
tb1_HW_r_done <= acw1_m_axi_rready
tb1_HW_r_done <= p1_s_axi_wdata
tb1_HW_r_done <= p1_s_axi_wstrb
tb1_HW_r_done <= p1_s_axi_araddr
tb1_HW_r_done < p1_s_axi_arlen
tb1_HW_r_done < p1_s_axi_arsize
tb1_HW_r_done < p1_s_axi_arcache
tb1_HW_r_done <= orig(tb_aresetn)
tb1_HW_r_done < orig(tb1_s_axi_wdata)
tb1_HW_r_done < orig(tb2_s_axi_wdata)
tb1_HW_r_done < orig(tb2_HW_w_base_addr)
tb1_HW_r_done <= orig(tb2_HW_w_done)
tb1_HW_r_done >= orig(tb_i_config)
tb1_HW_r_done < orig(tb_o_data)
tb1_HW_r_done <= orig(acw1_m_axi_awaddr)
tb1_HW_r_done <= orig(acw1_m_axi_awlen)
tb1_HW_r_done <= orig(acw1_m_axi_awsize)
tb1_HW_r_done <= orig(acw1_m_axi_awburst)
tb1_HW_r_done <= orig(acw1_m_axi_awcache)
tb1_HW_r_done <= orig(acw1_m_axi_wdata)
tb1_HW_r_done <= orig(acw1_m_axi_wstrb)
tb1_HW_r_done <= orig(acw1_m_axi_wvalid)
tb1_HW_r_done <= orig(acw1_m_axi_araddr)
tb1_HW_r_done <= orig(acw1_m_axi_arlen)
tb1_HW_r_done <= orig(acw1_m_axi_arsize)
tb1_HW_r_done <= orig(acw1_m_axi_arburst)
tb1_HW_r_done <= orig(acw1_m_axi_arcache)
tb1_HW_r_done <= orig(acw2_m_axi_awaddr)
tb1_HW_r_done <= orig(acw2_m_axi_awlen)
tb1_HW_r_done <= orig(acw2_m_axi_awsize)
tb1_HW_r_done <= orig(acw2_m_axi_awburst)
tb1_HW_r_done <= orig(acw2_m_axi_awcache)
tb1_HW_r_done <= orig(p1_s_axi_wdata)
tb1_HW_r_done <= orig(p1_s_axi_wstrb)
tb1_HW_r_done <= orig(p1_s_axi_araddr)
tb2_HW_w_done >= tb_i_config
tb2_HW_w_done < tb_o_data
tb2_HW_w_done >= acw1_m_axi_awburst
tb2_HW_w_done >= acw1_m_axi_awvalid
tb2_HW_w_done >= acw1_m_axi_awready
tb2_HW_w_done >= acw1_m_axi_wlast
tb2_HW_w_done >= acw1_m_axi_wvalid
tb2_HW_w_done >= acw1_m_axi_wready
tb2_HW_w_done >= acw1_m_axi_bvalid
tb2_HW_w_done <= acw1_m_axi_rready
tb2_HW_w_done >= p1_s_axi_awvalid
tb2_HW_w_done >= p1_s_axi_awready
tb2_HW_w_done >= p1_s_axi_wvalid
tb2_HW_w_done >= p1_s_axi_wready
tb2_HW_w_done >= p1_s_axi_bvalid
tb2_HW_w_done >= p1_s_axi_bready
tb2_HW_w_done != p1_s_axi_araddr
tb2_HW_w_done < p1_s_axi_arlen
tb2_HW_w_done < p1_s_axi_arsize
tb2_HW_w_done < p1_s_axi_arcache
tb2_HW_w_done >= p1_s_axi_rready
tb2_HW_w_done <= orig(tb_aresetn)
tb2_HW_w_done < orig(tb1_s_axi_wdata)
tb2_HW_w_done < orig(tb2_s_axi_wdata)
tb2_HW_w_done >= orig(tb1_HW_w_start)
tb2_HW_w_done < orig(tb2_HW_w_base_addr)
tb2_HW_w_done >= orig(tb_i_config)
tb2_HW_w_done < orig(tb_o_data)
tb2_HW_w_done >= orig(acw1_m_axi_awburst)
tb2_HW_w_done >= orig(acw1_m_axi_awvalid)
tb2_HW_w_done >= orig(acw1_m_axi_awready)
tb2_HW_w_done >= orig(acw1_m_axi_wlast)
tb2_HW_w_done >= orig(acw1_m_axi_wvalid)
tb2_HW_w_done >= orig(acw1_m_axi_wready)
tb2_HW_w_done >= orig(acw1_m_axi_bvalid)
tb2_HW_w_done <= orig(acw1_m_axi_araddr)
tb2_HW_w_done <= orig(acw1_m_axi_arlen)
tb2_HW_w_done <= orig(acw1_m_axi_arsize)
tb2_HW_w_done <= orig(acw1_m_axi_arburst)
tb2_HW_w_done <= orig(acw1_m_axi_arcache)
tb2_HW_w_done <= orig(acw2_m_axi_awaddr)
tb2_HW_w_done <= orig(acw2_m_axi_awlen)
tb2_HW_w_done <= orig(acw2_m_axi_awsize)
tb2_HW_w_done <= orig(acw2_m_axi_awburst)
tb2_HW_w_done <= orig(acw2_m_axi_awcache)
tb2_HW_w_done >= orig(p1_s_axi_awvalid)
tb2_HW_w_done >= orig(p1_s_axi_awready)
tb2_HW_w_done >= orig(p1_s_axi_wvalid)
tb2_HW_w_done >= orig(p1_s_axi_wready)
tb2_HW_w_done >= orig(p1_s_axi_bready)
tb2_HW_w_done != orig(p1_s_axi_araddr)
tb2_HW_w_done >= orig(p1_s_axi_rready)
tb_i_config < tb_o_data
tb_i_config <= acw1_m_axi_awaddr
tb_i_config <= acw1_m_axi_awlen
tb_i_config <= acw1_m_axi_awsize
tb_i_config <= acw1_m_axi_awburst
tb_i_config <= acw1_m_axi_awcache
tb_i_config <= acw1_m_axi_awvalid
tb_i_config <= acw1_m_axi_wdata
tb_i_config <= acw1_m_axi_wstrb
tb_i_config <= acw1_m_axi_wvalid
tb_i_config <= acw1_m_axi_araddr
tb_i_config <= acw1_m_axi_arlen
tb_i_config <= acw1_m_axi_arsize
tb_i_config <= acw1_m_axi_arburst
tb_i_config <= acw1_m_axi_arcache
tb_i_config <= acw1_m_axi_rready
tb_i_config <= acw2_m_axi_awaddr
tb_i_config <= acw2_m_axi_awlen
tb_i_config <= acw2_m_axi_awsize
tb_i_config <= acw2_m_axi_awburst
tb_i_config <= acw2_m_axi_awcache
tb_i_config <= p1_s_axi_wdata
tb_i_config <= p1_s_axi_wstrb
tb_i_config <= p1_s_axi_wvalid
tb_i_config <= p1_s_axi_wready
tb_i_config <= p1_s_axi_araddr
tb_i_config < p1_s_axi_arlen
tb_i_config < p1_s_axi_arsize
tb_i_config < p1_s_axi_arcache
tb_i_config <= orig(tb_aresetn)
tb_i_config < orig(tb1_s_axi_wdata)
tb_i_config < orig(tb2_s_axi_wdata)
tb_i_config < orig(tb2_HW_w_base_addr)
tb_i_config <= orig(tb1_HW_r_done)
tb_i_config <= orig(tb2_HW_w_done)
tb_i_config >= orig(tb_i_config)
tb_i_config < orig(tb_o_data)
tb_i_config <= orig(acw1_m_axi_awaddr)
tb_i_config <= orig(acw1_m_axi_awlen)
tb_i_config <= orig(acw1_m_axi_awsize)
tb_i_config <= orig(acw1_m_axi_awburst)
tb_i_config <= orig(acw1_m_axi_awcache)
tb_i_config <= orig(acw1_m_axi_awvalid)
tb_i_config <= orig(acw1_m_axi_wdata)
tb_i_config <= orig(acw1_m_axi_wstrb)
tb_i_config <= orig(acw1_m_axi_wvalid)
tb_i_config <= orig(acw1_m_axi_wready)
tb_i_config <= orig(acw1_m_axi_araddr)
tb_i_config <= orig(acw1_m_axi_arlen)
tb_i_config <= orig(acw1_m_axi_arsize)
tb_i_config <= orig(acw1_m_axi_arburst)
tb_i_config <= orig(acw1_m_axi_arcache)
tb_i_config <= orig(acw2_m_axi_awaddr)
tb_i_config <= orig(acw2_m_axi_awlen)
tb_i_config <= orig(acw2_m_axi_awsize)
tb_i_config <= orig(acw2_m_axi_awburst)
tb_i_config <= orig(acw2_m_axi_awcache)
tb_i_config <= orig(p1_s_axi_wdata)
tb_i_config <= orig(p1_s_axi_wstrb)
tb_i_config <= orig(p1_s_axi_wvalid)
tb_i_config <= orig(p1_s_axi_wready)
tb_i_config <= orig(p1_s_axi_araddr)
tb_o_data > acw1_m_axi_awaddr
tb_o_data > acw1_m_axi_awlen
tb_o_data > acw1_m_axi_awsize
tb_o_data > acw1_m_axi_awburst
tb_o_data > acw1_m_axi_awcache
tb_o_data > acw1_m_axi_awvalid
tb_o_data > acw1_m_axi_awready
tb_o_data != acw1_m_axi_wdata
tb_o_data > acw1_m_axi_wstrb
tb_o_data > acw1_m_axi_wlast
tb_o_data > acw1_m_axi_wvalid
tb_o_data > acw1_m_axi_wready
tb_o_data > acw1_m_axi_bvalid
tb_o_data != acw1_m_axi_araddr
tb_o_data > acw1_m_axi_arlen
tb_o_data > acw1_m_axi_arsize
tb_o_data > acw1_m_axi_arburst
tb_o_data > acw1_m_axi_arcache
tb_o_data > acw1_m_axi_arvalid
tb_o_data > acw1_m_axi_arready
tb_o_data > acw1_m_axi_rready
tb_o_data != acw2_m_axi_awaddr
tb_o_data > acw2_m_axi_awlen
tb_o_data > acw2_m_axi_awsize
tb_o_data > acw2_m_axi_awburst
tb_o_data > acw2_m_axi_awcache
tb_o_data > acw2_m_axi_awvalid
tb_o_data > acw2_m_axi_awready
tb_o_data > acw2_m_axi_wdata
tb_o_data > acw2_m_axi_wstrb
tb_o_data > acw2_m_axi_wlast
tb_o_data > acw2_m_axi_wvalid
tb_o_data > acw2_m_axi_wready
tb_o_data > acw2_m_axi_bvalid
tb_o_data > p1_s_axi_awvalid
tb_o_data > p1_s_axi_awready
tb_o_data != p1_s_axi_wdata
tb_o_data > p1_s_axi_wstrb
tb_o_data > p1_s_axi_wlast
tb_o_data > p1_s_axi_wvalid
tb_o_data > p1_s_axi_wready
tb_o_data > p1_s_axi_bvalid
tb_o_data > p1_s_axi_bready
tb_o_data > p1_s_axi_araddr
tb_o_data > p1_s_axi_arlen
tb_o_data > p1_s_axi_arsize
tb_o_data > p1_s_axi_arcache
tb_o_data > p1_s_axi_rready
tb_o_data > p2_s_axi_awvalid
tb_o_data > p2_s_axi_awready
tb_o_data > p2_s_axi_wvalid
tb_o_data > p2_s_axi_wready
tb_o_data > p2_s_axi_bvalid
tb_o_data > p2_s_axi_bready
tb_o_data > p2_s_axi_arvalid
tb_o_data > p2_s_axi_arready
tb_o_data > p2_s_axi_rdata
tb_o_data > p2_s_axi_rvalid
tb_o_data > p2_s_axi_rready
tb_o_data > orig(tb_aresetn)
tb_o_data > orig(tb1_s_axi_awaddr)
tb_o_data > orig(tb1_s_axi_awvalid)
tb_o_data != orig(tb1_s_axi_wdata)
tb_o_data > orig(tb1_s_axi_wvalid)
tb_o_data > orig(tb1_s_axi_bvalid)
tb_o_data > orig(tb2_s_axi_awaddr)
tb_o_data > orig(tb2_s_axi_awvalid)
tb_o_data != orig(tb2_s_axi_wdata)
tb_o_data > orig(tb2_s_axi_wvalid)
tb_o_data > orig(tb2_s_axi_bvalid)
tb_o_data > orig(tb1_HW_r_start)
tb_o_data > orig(tb1_HW_w_start)
tb_o_data > orig(tb2_HW_w_start)
tb_o_data > orig(tb_HW_reset)
tb_o_data > orig(tb1_HW_r_base_addr)
tb_o_data != orig(tb2_HW_w_base_addr)
tb_o_data > orig(tb1_HW_r_done)
tb_o_data > orig(tb2_HW_w_done)
tb_o_data > orig(tb_i_config)
tb_o_data > orig(acw1_m_axi_awaddr)
tb_o_data > orig(acw1_m_axi_awlen)
tb_o_data > orig(acw1_m_axi_awsize)
tb_o_data > orig(acw1_m_axi_awburst)
tb_o_data > orig(acw1_m_axi_awcache)
tb_o_data > orig(acw1_m_axi_awvalid)
tb_o_data > orig(acw1_m_axi_awready)
tb_o_data != orig(acw1_m_axi_wdata)
tb_o_data > orig(acw1_m_axi_wstrb)
tb_o_data > orig(acw1_m_axi_wlast)
tb_o_data > orig(acw1_m_axi_wvalid)
tb_o_data > orig(acw1_m_axi_wready)
tb_o_data > orig(acw1_m_axi_bvalid)
tb_o_data != orig(acw1_m_axi_araddr)
tb_o_data > orig(acw1_m_axi_arlen)
tb_o_data > orig(acw1_m_axi_arsize)
tb_o_data > orig(acw1_m_axi_arburst)
tb_o_data > orig(acw1_m_axi_arcache)
tb_o_data > orig(acw1_m_axi_arvalid)
tb_o_data > orig(acw1_m_axi_arready)
tb_o_data != orig(acw2_m_axi_awaddr)
tb_o_data > orig(acw2_m_axi_awlen)
tb_o_data > orig(acw2_m_axi_awsize)
tb_o_data > orig(acw2_m_axi_awburst)
tb_o_data > orig(acw2_m_axi_awcache)
tb_o_data > orig(acw2_m_axi_awvalid)
tb_o_data > orig(acw2_m_axi_awready)
tb_o_data > orig(acw2_m_axi_wdata)
tb_o_data > orig(acw2_m_axi_wstrb)
tb_o_data > orig(acw2_m_axi_wlast)
tb_o_data > orig(acw2_m_axi_wvalid)
tb_o_data > orig(acw2_m_axi_wready)
tb_o_data > orig(acw2_m_axi_bvalid)
tb_o_data > orig(p1_s_axi_awvalid)
tb_o_data > orig(p1_s_axi_awready)
tb_o_data != orig(p1_s_axi_wdata)
tb_o_data > orig(p1_s_axi_wstrb)
tb_o_data > orig(p1_s_axi_wlast)
tb_o_data > orig(p1_s_axi_wvalid)
tb_o_data > orig(p1_s_axi_wready)
tb_o_data > orig(p1_s_axi_bready)
tb_o_data > orig(p1_s_axi_araddr)
tb_o_data > orig(p1_s_axi_rready)
tb_o_data > orig(p2_s_axi_awvalid)
tb_o_data > orig(p2_s_axi_awready)
tb_o_data > orig(p2_s_axi_wvalid)
tb_o_data > orig(p2_s_axi_wready)
tb_o_data > orig(p2_s_axi_bready)
tb_o_data > orig(p2_s_axi_arvalid)
tb_o_data > orig(p2_s_axi_rready)
acw1_m_axi_awaddr <= acw1_m_axi_wdata
acw1_m_axi_awaddr >= acw1_m_axi_wlast
acw1_m_axi_awaddr >= acw1_m_axi_bvalid
acw1_m_axi_awaddr <= acw1_m_axi_araddr
acw1_m_axi_awaddr != acw1_m_axi_rready
acw1_m_axi_awaddr <= acw2_m_axi_awaddr
acw1_m_axi_awaddr >= p1_s_axi_awvalid
acw1_m_axi_awaddr >= p1_s_axi_awready
acw1_m_axi_awaddr >= p1_s_axi_wvalid
acw1_m_axi_awaddr >= p1_s_axi_wready
acw1_m_axi_awaddr >= p1_s_axi_bvalid
acw1_m_axi_awaddr >= p1_s_axi_bready
acw1_m_axi_awaddr != p1_s_axi_arlen
acw1_m_axi_awaddr != p1_s_axi_arsize
acw1_m_axi_awaddr % p1_s_axi_arsize == 0
acw1_m_axi_awaddr != p1_s_axi_arcache
acw1_m_axi_awaddr % p1_s_axi_arcache == 0
acw1_m_axi_awaddr >= p1_s_axi_rready
acw1_m_axi_awaddr < orig(tb1_s_axi_wdata)
acw1_m_axi_awaddr < orig(tb2_s_axi_wdata)
acw1_m_axi_awaddr < orig(tb2_HW_w_base_addr)
acw1_m_axi_awaddr >= orig(tb_i_config)
acw1_m_axi_awaddr < orig(tb_o_data)
acw1_m_axi_awaddr >= orig(acw1_m_axi_wlast)
acw1_m_axi_awaddr >= orig(acw1_m_axi_bvalid)
acw1_m_axi_awaddr <= orig(acw1_m_axi_araddr)
acw1_m_axi_awaddr <= orig(acw2_m_axi_awaddr)
acw1_m_axi_awaddr >= orig(p1_s_axi_awvalid)
acw1_m_axi_awaddr >= orig(p1_s_axi_awready)
acw1_m_axi_awaddr >= orig(p1_s_axi_wvalid)
acw1_m_axi_awaddr >= orig(p1_s_axi_wready)
acw1_m_axi_awaddr >= orig(p1_s_axi_bready)
acw1_m_axi_awaddr >= orig(p1_s_axi_rready)
acw1_m_axi_awlen >= acw1_m_axi_awsize
acw1_m_axi_awlen >= acw1_m_axi_awburst
acw1_m_axi_awlen >= acw1_m_axi_awcache
acw1_m_axi_awlen >= acw1_m_axi_awvalid
acw1_m_axi_awlen >= acw1_m_axi_awready
acw1_m_axi_awlen <= acw1_m_axi_wstrb
acw1_m_axi_awlen >= acw1_m_axi_wlast
acw1_m_axi_awlen >= acw1_m_axi_wvalid
acw1_m_axi_awlen >= acw1_m_axi_wready
acw1_m_axi_awlen >= acw1_m_axi_bvalid
acw1_m_axi_awlen <= acw1_m_axi_araddr
acw1_m_axi_awlen <= acw1_m_axi_arlen
acw1_m_axi_awlen != acw1_m_axi_rready
acw1_m_axi_awlen <= acw2_m_axi_awaddr
acw1_m_axi_awlen <= acw2_m_axi_awlen
acw1_m_axi_awlen >= p1_s_axi_awvalid
acw1_m_axi_awlen >= p1_s_axi_awready
acw1_m_axi_awlen >= p1_s_axi_wvalid
acw1_m_axi_awlen >= p1_s_axi_wready
acw1_m_axi_awlen >= p1_s_axi_bvalid
acw1_m_axi_awlen >= p1_s_axi_bready
acw1_m_axi_awlen != p1_s_axi_araddr
acw1_m_axi_awlen <= p1_s_axi_arlen
acw1_m_axi_awlen != p1_s_axi_arsize
acw1_m_axi_awlen != p1_s_axi_arcache
acw1_m_axi_awlen >= p1_s_axi_rready
acw1_m_axi_awlen < orig(tb1_s_axi_wdata)
acw1_m_axi_awlen < orig(tb2_s_axi_wdata)
acw1_m_axi_awlen < orig(tb2_HW_w_base_addr)
acw1_m_axi_awlen >= orig(tb_i_config)
acw1_m_axi_awlen < orig(tb_o_data)
acw1_m_axi_awlen >= orig(acw1_m_axi_awvalid)
acw1_m_axi_awlen >= orig(acw1_m_axi_awready)
acw1_m_axi_awlen >= orig(acw1_m_axi_wlast)
acw1_m_axi_awlen >= orig(acw1_m_axi_bvalid)
acw1_m_axi_awlen <= orig(acw1_m_axi_araddr)
acw1_m_axi_awlen <= orig(acw1_m_axi_arlen)
acw1_m_axi_awlen <= orig(acw2_m_axi_awaddr)
acw1_m_axi_awlen <= orig(acw2_m_axi_awlen)
acw1_m_axi_awlen >= orig(p1_s_axi_awvalid)
acw1_m_axi_awlen >= orig(p1_s_axi_awready)
acw1_m_axi_awlen >= orig(p1_s_axi_wvalid)
acw1_m_axi_awlen >= orig(p1_s_axi_wready)
acw1_m_axi_awlen >= orig(p1_s_axi_bready)
acw1_m_axi_awlen != orig(p1_s_axi_araddr)
acw1_m_axi_awlen >= orig(p1_s_axi_rready)
acw1_m_axi_awsize >= acw1_m_axi_awburst
acw1_m_axi_awsize <= acw1_m_axi_awcache
acw1_m_axi_awsize >= acw1_m_axi_awvalid
acw1_m_axi_awsize >= acw1_m_axi_awready
acw1_m_axi_awsize <= acw1_m_axi_wstrb
acw1_m_axi_awsize >= acw1_m_axi_wlast
acw1_m_axi_awsize >= acw1_m_axi_wvalid
acw1_m_axi_awsize >= acw1_m_axi_wready
acw1_m_axi_awsize >= acw1_m_axi_bvalid
acw1_m_axi_awsize <= acw1_m_axi_araddr
acw1_m_axi_awsize <= acw1_m_axi_arlen
acw1_m_axi_awsize <= acw1_m_axi_arsize
acw1_m_axi_awsize <= acw1_m_axi_arcache
acw1_m_axi_awsize != acw1_m_axi_rready
acw1_m_axi_awsize <= acw2_m_axi_awaddr
acw1_m_axi_awsize <= acw2_m_axi_awlen
acw1_m_axi_awsize <= acw2_m_axi_awsize
acw1_m_axi_awsize <= acw2_m_axi_awcache
acw1_m_axi_awsize >= p1_s_axi_awvalid
acw1_m_axi_awsize >= p1_s_axi_awready
acw1_m_axi_awsize >= p1_s_axi_wvalid
acw1_m_axi_awsize >= p1_s_axi_wready
acw1_m_axi_awsize >= p1_s_axi_bvalid
acw1_m_axi_awsize >= p1_s_axi_bready
acw1_m_axi_awsize != p1_s_axi_araddr
acw1_m_axi_awsize < p1_s_axi_arlen
acw1_m_axi_awsize <= p1_s_axi_arsize
acw1_m_axi_awsize < p1_s_axi_arcache
acw1_m_axi_awsize >= p1_s_axi_rready
acw1_m_axi_awsize < orig(tb1_s_axi_wdata)
acw1_m_axi_awsize < orig(tb2_s_axi_wdata)
acw1_m_axi_awsize < orig(tb2_HW_w_base_addr)
acw1_m_axi_awsize >= orig(tb_i_config)
acw1_m_axi_awsize < orig(tb_o_data)
acw1_m_axi_awsize >= orig(acw1_m_axi_awvalid)
acw1_m_axi_awsize >= orig(acw1_m_axi_awready)
acw1_m_axi_awsize >= orig(acw1_m_axi_wlast)
acw1_m_axi_awsize >= orig(acw1_m_axi_bvalid)
acw1_m_axi_awsize <= orig(acw1_m_axi_araddr)
acw1_m_axi_awsize <= orig(acw1_m_axi_arlen)
acw1_m_axi_awsize <= orig(acw1_m_axi_arsize)
acw1_m_axi_awsize <= orig(acw1_m_axi_arcache)
acw1_m_axi_awsize <= orig(acw2_m_axi_awaddr)
acw1_m_axi_awsize <= orig(acw2_m_axi_awlen)
acw1_m_axi_awsize <= orig(acw2_m_axi_awsize)
acw1_m_axi_awsize <= orig(acw2_m_axi_awcache)
acw1_m_axi_awsize >= orig(p1_s_axi_awvalid)
acw1_m_axi_awsize >= orig(p1_s_axi_awready)
acw1_m_axi_awsize >= orig(p1_s_axi_wvalid)
acw1_m_axi_awsize >= orig(p1_s_axi_wready)
acw1_m_axi_awsize >= orig(p1_s_axi_bready)
acw1_m_axi_awsize != orig(p1_s_axi_araddr)
acw1_m_axi_awsize >= orig(p1_s_axi_rready)
acw1_m_axi_awburst <= acw1_m_axi_awcache
acw1_m_axi_awburst >= acw1_m_axi_awvalid
acw1_m_axi_awburst >= acw1_m_axi_awready
acw1_m_axi_awburst <= acw1_m_axi_wstrb
acw1_m_axi_awburst >= acw1_m_axi_wlast
acw1_m_axi_awburst >= acw1_m_axi_wvalid
acw1_m_axi_awburst >= acw1_m_axi_wready
acw1_m_axi_awburst >= acw1_m_axi_bvalid
acw1_m_axi_awburst <= acw1_m_axi_araddr
acw1_m_axi_awburst <= acw1_m_axi_arlen
acw1_m_axi_awburst <= acw1_m_axi_arsize
acw1_m_axi_awburst <= acw1_m_axi_arburst
acw1_m_axi_awburst <= acw1_m_axi_arcache
acw1_m_axi_awburst <= acw1_m_axi_rready
acw1_m_axi_awburst <= acw2_m_axi_awaddr
acw1_m_axi_awburst <= acw2_m_axi_awlen
acw1_m_axi_awburst <= acw2_m_axi_awsize
acw1_m_axi_awburst <= acw2_m_axi_awburst
acw1_m_axi_awburst <= acw2_m_axi_awcache
acw1_m_axi_awburst >= p1_s_axi_awvalid
acw1_m_axi_awburst >= p1_s_axi_awready
acw1_m_axi_awburst >= p1_s_axi_wvalid
acw1_m_axi_awburst >= p1_s_axi_wready
acw1_m_axi_awburst >= p1_s_axi_bvalid
acw1_m_axi_awburst >= p1_s_axi_bready
acw1_m_axi_awburst != p1_s_axi_araddr
acw1_m_axi_awburst < p1_s_axi_arlen
acw1_m_axi_awburst < p1_s_axi_arsize
acw1_m_axi_awburst < p1_s_axi_arcache
acw1_m_axi_awburst >= p1_s_axi_rready
acw1_m_axi_awburst <= orig(tb_aresetn)
acw1_m_axi_awburst < orig(tb1_s_axi_wdata)
acw1_m_axi_awburst < orig(tb2_s_axi_wdata)
acw1_m_axi_awburst < orig(tb2_HW_w_base_addr)
acw1_m_axi_awburst <= orig(tb2_HW_w_done)
acw1_m_axi_awburst >= orig(tb_i_config)
acw1_m_axi_awburst < orig(tb_o_data)
acw1_m_axi_awburst >= orig(acw1_m_axi_awvalid)
acw1_m_axi_awburst >= orig(acw1_m_axi_awready)
acw1_m_axi_awburst >= orig(acw1_m_axi_wlast)
acw1_m_axi_awburst >= orig(acw1_m_axi_bvalid)
acw1_m_axi_awburst <= orig(acw1_m_axi_araddr)
acw1_m_axi_awburst <= orig(acw1_m_axi_arlen)
acw1_m_axi_awburst <= orig(acw1_m_axi_arsize)
acw1_m_axi_awburst <= orig(acw1_m_axi_arburst)
acw1_m_axi_awburst <= orig(acw1_m_axi_arcache)
acw1_m_axi_awburst <= orig(acw2_m_axi_awaddr)
acw1_m_axi_awburst <= orig(acw2_m_axi_awlen)
acw1_m_axi_awburst <= orig(acw2_m_axi_awsize)
acw1_m_axi_awburst <= orig(acw2_m_axi_awburst)
acw1_m_axi_awburst <= orig(acw2_m_axi_awcache)
acw1_m_axi_awburst >= orig(p1_s_axi_awvalid)
acw1_m_axi_awburst >= orig(p1_s_axi_awready)
acw1_m_axi_awburst >= orig(p1_s_axi_wvalid)
acw1_m_axi_awburst >= orig(p1_s_axi_wready)
acw1_m_axi_awburst >= orig(p1_s_axi_bready)
acw1_m_axi_awburst != orig(p1_s_axi_araddr)
acw1_m_axi_awburst >= orig(p1_s_axi_rready)
acw1_m_axi_awcache >= acw1_m_axi_awvalid
acw1_m_axi_awcache >= acw1_m_axi_awready
acw1_m_axi_awcache <= acw1_m_axi_wstrb
acw1_m_axi_awcache >= acw1_m_axi_wlast
acw1_m_axi_awcache >= acw1_m_axi_wvalid
acw1_m_axi_awcache >= acw1_m_axi_wready
acw1_m_axi_awcache >= acw1_m_axi_bvalid
acw1_m_axi_awcache <= acw1_m_axi_araddr
acw1_m_axi_awcache <= acw1_m_axi_arlen
acw1_m_axi_awcache <= acw1_m_axi_arcache
acw1_m_axi_awcache != acw1_m_axi_rready
acw1_m_axi_awcache <= acw2_m_axi_awaddr
acw1_m_axi_awcache <= acw2_m_axi_awlen
acw1_m_axi_awcache <= acw2_m_axi_awcache
acw1_m_axi_awcache >= p1_s_axi_awvalid
acw1_m_axi_awcache >= p1_s_axi_awready
acw1_m_axi_awcache >= p1_s_axi_wvalid
acw1_m_axi_awcache >= p1_s_axi_wready
acw1_m_axi_awcache >= p1_s_axi_bvalid
acw1_m_axi_awcache >= p1_s_axi_bready
acw1_m_axi_awcache != p1_s_axi_araddr
acw1_m_axi_awcache < p1_s_axi_arlen
acw1_m_axi_awcache != p1_s_axi_arsize
acw1_m_axi_awcache <= p1_s_axi_arcache
acw1_m_axi_awcache >= p1_s_axi_rready
acw1_m_axi_awcache < orig(tb1_s_axi_wdata)
acw1_m_axi_awcache < orig(tb2_s_axi_wdata)
acw1_m_axi_awcache < orig(tb2_HW_w_base_addr)
acw1_m_axi_awcache >= orig(tb_i_config)
acw1_m_axi_awcache < orig(tb_o_data)
acw1_m_axi_awcache >= orig(acw1_m_axi_awvalid)
acw1_m_axi_awcache >= orig(acw1_m_axi_awready)
acw1_m_axi_awcache >= orig(acw1_m_axi_wlast)
acw1_m_axi_awcache >= orig(acw1_m_axi_bvalid)
acw1_m_axi_awcache <= orig(acw1_m_axi_araddr)
acw1_m_axi_awcache <= orig(acw1_m_axi_arlen)
acw1_m_axi_awcache <= orig(acw1_m_axi_arcache)
acw1_m_axi_awcache <= orig(acw2_m_axi_awaddr)
acw1_m_axi_awcache <= orig(acw2_m_axi_awlen)
acw1_m_axi_awcache <= orig(acw2_m_axi_awcache)
acw1_m_axi_awcache >= orig(p1_s_axi_awvalid)
acw1_m_axi_awcache >= orig(p1_s_axi_awready)
acw1_m_axi_awcache >= orig(p1_s_axi_wvalid)
acw1_m_axi_awcache >= orig(p1_s_axi_wready)
acw1_m_axi_awcache >= orig(p1_s_axi_bready)
acw1_m_axi_awcache != orig(p1_s_axi_araddr)
acw1_m_axi_awcache >= orig(p1_s_axi_rready)
acw1_m_axi_awvalid >= acw1_m_axi_awready
acw1_m_axi_awvalid <= acw1_m_axi_wstrb
acw1_m_axi_awvalid >= acw1_m_axi_wlast
acw1_m_axi_awvalid >= acw1_m_axi_bvalid
acw1_m_axi_awvalid <= acw1_m_axi_araddr
acw1_m_axi_awvalid <= acw1_m_axi_arlen
acw1_m_axi_awvalid <= acw1_m_axi_arsize
acw1_m_axi_awvalid <= acw1_m_axi_arburst
acw1_m_axi_awvalid <= acw1_m_axi_arcache
acw1_m_axi_awvalid <= acw1_m_axi_rready
acw1_m_axi_awvalid <= acw2_m_axi_awaddr
acw1_m_axi_awvalid <= acw2_m_axi_awlen
acw1_m_axi_awvalid <= acw2_m_axi_awsize
acw1_m_axi_awvalid <= acw2_m_axi_awburst
acw1_m_axi_awvalid <= acw2_m_axi_awcache
acw1_m_axi_awvalid >= p1_s_axi_awvalid
acw1_m_axi_awvalid >= p1_s_axi_awready
acw1_m_axi_awvalid >= p1_s_axi_wvalid
acw1_m_axi_awvalid >= p1_s_axi_wready
acw1_m_axi_awvalid >= p1_s_axi_bvalid
acw1_m_axi_awvalid >= p1_s_axi_bready
acw1_m_axi_awvalid < p1_s_axi_arlen
acw1_m_axi_awvalid < p1_s_axi_arsize
acw1_m_axi_awvalid < p1_s_axi_arcache
acw1_m_axi_awvalid >= p1_s_axi_rready
acw1_m_axi_awvalid <= orig(tb_aresetn)
acw1_m_axi_awvalid < orig(tb1_s_axi_wdata)
acw1_m_axi_awvalid < orig(tb2_s_axi_wdata)
acw1_m_axi_awvalid < orig(tb2_HW_w_base_addr)
acw1_m_axi_awvalid <= orig(tb2_HW_w_done)
acw1_m_axi_awvalid >= orig(tb_i_config)
acw1_m_axi_awvalid < orig(tb_o_data)
acw1_m_axi_awvalid >= orig(acw1_m_axi_wlast)
acw1_m_axi_awvalid >= orig(acw1_m_axi_bvalid)
acw1_m_axi_awvalid <= orig(acw1_m_axi_araddr)
acw1_m_axi_awvalid <= orig(acw1_m_axi_arlen)
acw1_m_axi_awvalid <= orig(acw1_m_axi_arsize)
acw1_m_axi_awvalid <= orig(acw1_m_axi_arburst)
acw1_m_axi_awvalid <= orig(acw1_m_axi_arcache)
acw1_m_axi_awvalid <= orig(acw2_m_axi_awaddr)
acw1_m_axi_awvalid <= orig(acw2_m_axi_awlen)
acw1_m_axi_awvalid <= orig(acw2_m_axi_awsize)
acw1_m_axi_awvalid <= orig(acw2_m_axi_awburst)
acw1_m_axi_awvalid <= orig(acw2_m_axi_awcache)
acw1_m_axi_awvalid >= orig(p1_s_axi_awvalid)
acw1_m_axi_awvalid >= orig(p1_s_axi_awready)
acw1_m_axi_awvalid >= orig(p1_s_axi_wvalid)
acw1_m_axi_awvalid >= orig(p1_s_axi_wready)
acw1_m_axi_awvalid >= orig(p1_s_axi_bready)
acw1_m_axi_awvalid >= orig(p1_s_axi_rready)
acw1_m_axi_awready <= acw1_m_axi_wstrb
acw1_m_axi_awready <= acw1_m_axi_wvalid
acw1_m_axi_awready <= acw1_m_axi_araddr
acw1_m_axi_awready <= acw1_m_axi_arlen
acw1_m_axi_awready <= acw1_m_axi_arsize
acw1_m_axi_awready <= acw1_m_axi_arburst
acw1_m_axi_awready <= acw1_m_axi_arcache
acw1_m_axi_awready <= acw1_m_axi_rready
acw1_m_axi_awready <= acw2_m_axi_awaddr
acw1_m_axi_awready <= acw2_m_axi_awlen
acw1_m_axi_awready <= acw2_m_axi_awsize
acw1_m_axi_awready <= acw2_m_axi_awburst
acw1_m_axi_awready <= acw2_m_axi_awcache
acw1_m_axi_awready <= p1_s_axi_wstrb
acw1_m_axi_awready < p1_s_axi_arlen
acw1_m_axi_awready < p1_s_axi_arsize
acw1_m_axi_awready < p1_s_axi_arcache
acw1_m_axi_awready <= orig(tb_aresetn)
acw1_m_axi_awready < orig(tb1_s_axi_wdata)
acw1_m_axi_awready < orig(tb2_s_axi_wdata)
acw1_m_axi_awready < orig(tb2_HW_w_base_addr)
acw1_m_axi_awready <= orig(tb2_HW_w_done)
acw1_m_axi_awready < orig(tb_o_data)
acw1_m_axi_awready <= orig(acw1_m_axi_awlen)
acw1_m_axi_awready <= orig(acw1_m_axi_awsize)
acw1_m_axi_awready <= orig(acw1_m_axi_awburst)
acw1_m_axi_awready <= orig(acw1_m_axi_awcache)
acw1_m_axi_awready <= orig(acw1_m_axi_awvalid)
acw1_m_axi_awready <= orig(acw1_m_axi_wstrb)
acw1_m_axi_awready <= orig(acw1_m_axi_wvalid)
acw1_m_axi_awready <= orig(acw1_m_axi_araddr)
acw1_m_axi_awready <= orig(acw1_m_axi_arlen)
acw1_m_axi_awready <= orig(acw1_m_axi_arsize)
acw1_m_axi_awready <= orig(acw1_m_axi_arburst)
acw1_m_axi_awready <= orig(acw1_m_axi_arcache)
acw1_m_axi_awready <= orig(acw2_m_axi_awaddr)
acw1_m_axi_awready <= orig(acw2_m_axi_awlen)
acw1_m_axi_awready <= orig(acw2_m_axi_awsize)
acw1_m_axi_awready <= orig(acw2_m_axi_awburst)
acw1_m_axi_awready <= orig(acw2_m_axi_awcache)
acw1_m_axi_awready <= orig(p1_s_axi_wstrb)
acw1_m_axi_awready <= orig(p1_s_axi_araddr)
acw1_m_axi_wdata >= acw1_m_axi_wlast
acw1_m_axi_wdata >= acw1_m_axi_bvalid
acw1_m_axi_wdata != acw1_m_axi_rready
acw1_m_axi_wdata >= p1_s_axi_awvalid
acw1_m_axi_wdata >= p1_s_axi_awready
acw1_m_axi_wdata >= p1_s_axi_wvalid
acw1_m_axi_wdata >= p1_s_axi_wready
acw1_m_axi_wdata >= p1_s_axi_bvalid
acw1_m_axi_wdata >= p1_s_axi_bready
acw1_m_axi_wdata != p1_s_axi_arlen
acw1_m_axi_wdata != p1_s_axi_arsize
acw1_m_axi_wdata != p1_s_axi_arcache
acw1_m_axi_wdata >= p1_s_axi_rready
acw1_m_axi_wdata < orig(tb1_s_axi_wdata)
acw1_m_axi_wdata < orig(tb2_s_axi_wdata)
acw1_m_axi_wdata != orig(tb2_HW_w_base_addr)
acw1_m_axi_wdata >= orig(tb_i_config)
acw1_m_axi_wdata != orig(tb_o_data)
acw1_m_axi_wdata >= orig(acw1_m_axi_wlast)
acw1_m_axi_wdata >= orig(acw1_m_axi_bvalid)
acw1_m_axi_wdata >= orig(p1_s_axi_awvalid)
acw1_m_axi_wdata >= orig(p1_s_axi_awready)
acw1_m_axi_wdata >= orig(p1_s_axi_wvalid)
acw1_m_axi_wdata >= orig(p1_s_axi_wready)
acw1_m_axi_wdata >= orig(p1_s_axi_bready)
acw1_m_axi_wdata >= orig(p1_s_axi_rready)
acw1_m_axi_wstrb >= acw1_m_axi_wlast
acw1_m_axi_wstrb >= acw1_m_axi_wvalid
acw1_m_axi_wstrb >= acw1_m_axi_wready
acw1_m_axi_wstrb >= acw1_m_axi_bvalid
acw1_m_axi_wstrb <= acw1_m_axi_araddr
acw1_m_axi_wstrb != acw1_m_axi_rready
acw1_m_axi_wstrb <= acw2_m_axi_awaddr
acw1_m_axi_wstrb >= p1_s_axi_awvalid
acw1_m_axi_wstrb >= p1_s_axi_awready
acw1_m_axi_wstrb >= p1_s_axi_wvalid
acw1_m_axi_wstrb >= p1_s_axi_wready
acw1_m_axi_wstrb >= p1_s_axi_bvalid
acw1_m_axi_wstrb >= p1_s_axi_bready
acw1_m_axi_wstrb != p1_s_axi_araddr
acw1_m_axi_wstrb != p1_s_axi_arlen
acw1_m_axi_wstrb != p1_s_axi_arsize
acw1_m_axi_wstrb != p1_s_axi_arcache
acw1_m_axi_wstrb >= p1_s_axi_rready
acw1_m_axi_wstrb < orig(tb1_s_axi_wdata)
acw1_m_axi_wstrb < orig(tb2_s_axi_wdata)
acw1_m_axi_wstrb < orig(tb2_HW_w_base_addr)
acw1_m_axi_wstrb >= orig(tb_i_config)
acw1_m_axi_wstrb < orig(tb_o_data)
acw1_m_axi_wstrb >= orig(acw1_m_axi_awvalid)
acw1_m_axi_wstrb >= orig(acw1_m_axi_awready)
acw1_m_axi_wstrb >= orig(acw1_m_axi_wlast)
acw1_m_axi_wstrb >= orig(acw1_m_axi_bvalid)
acw1_m_axi_wstrb <= orig(acw1_m_axi_araddr)
acw1_m_axi_wstrb <= orig(acw2_m_axi_awaddr)
acw1_m_axi_wstrb >= orig(p1_s_axi_awvalid)
acw1_m_axi_wstrb >= orig(p1_s_axi_awready)
acw1_m_axi_wstrb >= orig(p1_s_axi_wvalid)
acw1_m_axi_wstrb >= orig(p1_s_axi_wready)
acw1_m_axi_wstrb >= orig(p1_s_axi_bready)
acw1_m_axi_wstrb != orig(p1_s_axi_araddr)
acw1_m_axi_wstrb >= orig(p1_s_axi_rready)
acw1_m_axi_wlast <= acw1_m_axi_wvalid
acw1_m_axi_wlast <= acw1_m_axi_wready
acw1_m_axi_wlast <= acw1_m_axi_araddr
acw1_m_axi_wlast <= acw1_m_axi_arlen
acw1_m_axi_wlast <= acw1_m_axi_arsize
acw1_m_axi_wlast <= acw1_m_axi_arburst
acw1_m_axi_wlast <= acw1_m_axi_arcache
acw1_m_axi_wlast <= acw1_m_axi_rready
acw1_m_axi_wlast <= acw2_m_axi_awaddr
acw1_m_axi_wlast <= acw2_m_axi_awlen
acw1_m_axi_wlast <= acw2_m_axi_awsize
acw1_m_axi_wlast <= acw2_m_axi_awburst
acw1_m_axi_wlast <= acw2_m_axi_awcache
acw1_m_axi_wlast <= p1_s_axi_wdata
acw1_m_axi_wlast <= p1_s_axi_wstrb
acw1_m_axi_wlast <= p1_s_axi_wvalid
acw1_m_axi_wlast <= p1_s_axi_wready
acw1_m_axi_wlast < p1_s_axi_arlen
acw1_m_axi_wlast < p1_s_axi_arsize
acw1_m_axi_wlast < p1_s_axi_arcache
acw1_m_axi_wlast <= orig(tb_aresetn)
acw1_m_axi_wlast < orig(tb1_s_axi_wdata)
acw1_m_axi_wlast < orig(tb2_s_axi_wdata)
acw1_m_axi_wlast < orig(tb2_HW_w_base_addr)
acw1_m_axi_wlast <= orig(tb2_HW_w_done)
acw1_m_axi_wlast < orig(tb_o_data)
acw1_m_axi_wlast <= orig(acw1_m_axi_awaddr)
acw1_m_axi_wlast <= orig(acw1_m_axi_awlen)
acw1_m_axi_wlast <= orig(acw1_m_axi_awsize)
acw1_m_axi_wlast <= orig(acw1_m_axi_awburst)
acw1_m_axi_wlast <= orig(acw1_m_axi_awcache)
acw1_m_axi_wlast <= orig(acw1_m_axi_awvalid)
acw1_m_axi_wlast <= orig(acw1_m_axi_wdata)
acw1_m_axi_wlast <= orig(acw1_m_axi_wstrb)
acw1_m_axi_wlast <= orig(acw1_m_axi_wvalid)
acw1_m_axi_wlast <= orig(acw1_m_axi_wready)
acw1_m_axi_wlast <= orig(acw1_m_axi_araddr)
acw1_m_axi_wlast <= orig(acw1_m_axi_arlen)
acw1_m_axi_wlast <= orig(acw1_m_axi_arsize)
acw1_m_axi_wlast <= orig(acw1_m_axi_arburst)
acw1_m_axi_wlast <= orig(acw1_m_axi_arcache)
acw1_m_axi_wlast <= orig(acw2_m_axi_awaddr)
acw1_m_axi_wlast <= orig(acw2_m_axi_awlen)
acw1_m_axi_wlast <= orig(acw2_m_axi_awsize)
acw1_m_axi_wlast <= orig(acw2_m_axi_awburst)
acw1_m_axi_wlast <= orig(acw2_m_axi_awcache)
acw1_m_axi_wlast <= orig(p1_s_axi_wdata)
acw1_m_axi_wlast <= orig(p1_s_axi_wstrb)
acw1_m_axi_wlast <= orig(p1_s_axi_wvalid)
acw1_m_axi_wlast <= orig(p1_s_axi_wready)
acw1_m_axi_wvalid >= acw1_m_axi_wready
acw1_m_axi_wvalid >= acw1_m_axi_bvalid
acw1_m_axi_wvalid <= acw1_m_axi_araddr
acw1_m_axi_wvalid <= acw1_m_axi_arlen
acw1_m_axi_wvalid <= acw1_m_axi_arsize
acw1_m_axi_wvalid <= acw1_m_axi_arburst
acw1_m_axi_wvalid <= acw1_m_axi_arcache
acw1_m_axi_wvalid <= acw1_m_axi_rready
acw1_m_axi_wvalid <= acw2_m_axi_awaddr
acw1_m_axi_wvalid <= acw2_m_axi_awlen
acw1_m_axi_wvalid <= acw2_m_axi_awsize
acw1_m_axi_wvalid <= acw2_m_axi_awburst
acw1_m_axi_wvalid <= acw2_m_axi_awcache
acw1_m_axi_wvalid >= p1_s_axi_awvalid
acw1_m_axi_wvalid >= p1_s_axi_awready
acw1_m_axi_wvalid <= p1_s_axi_wstrb
acw1_m_axi_wvalid >= p1_s_axi_wvalid
acw1_m_axi_wvalid >= p1_s_axi_wready
acw1_m_axi_wvalid >= p1_s_axi_bvalid
acw1_m_axi_wvalid >= p1_s_axi_bready
acw1_m_axi_wvalid != p1_s_axi_araddr
acw1_m_axi_wvalid < p1_s_axi_arlen
acw1_m_axi_wvalid < p1_s_axi_arsize
acw1_m_axi_wvalid < p1_s_axi_arcache
acw1_m_axi_wvalid >= p1_s_axi_rready
acw1_m_axi_wvalid <= orig(tb_aresetn)
acw1_m_axi_wvalid < orig(tb1_s_axi_wdata)
acw1_m_axi_wvalid < orig(tb2_s_axi_wdata)
acw1_m_axi_wvalid < orig(tb2_HW_w_base_addr)
acw1_m_axi_wvalid <= orig(tb2_HW_w_done)
acw1_m_axi_wvalid >= orig(tb_i_config)
acw1_m_axi_wvalid < orig(tb_o_data)
acw1_m_axi_wvalid <= orig(acw1_m_axi_awlen)
acw1_m_axi_wvalid <= orig(acw1_m_axi_awsize)
acw1_m_axi_wvalid <= orig(acw1_m_axi_awburst)
acw1_m_axi_wvalid <= orig(acw1_m_axi_awcache)
acw1_m_axi_wvalid >= orig(acw1_m_axi_awvalid)
acw1_m_axi_wvalid >= orig(acw1_m_axi_awready)
acw1_m_axi_wvalid <= orig(acw1_m_axi_wstrb)
acw1_m_axi_wvalid >= orig(acw1_m_axi_wlast)
acw1_m_axi_wvalid >= orig(acw1_m_axi_bvalid)
acw1_m_axi_wvalid <= orig(acw1_m_axi_araddr)
acw1_m_axi_wvalid <= orig(acw1_m_axi_arlen)
acw1_m_axi_wvalid <= orig(acw1_m_axi_arsize)
acw1_m_axi_wvalid <= orig(acw1_m_axi_arburst)
acw1_m_axi_wvalid <= orig(acw1_m_axi_arcache)
acw1_m_axi_wvalid <= orig(acw2_m_axi_awaddr)
acw1_m_axi_wvalid <= orig(acw2_m_axi_awlen)
acw1_m_axi_wvalid <= orig(acw2_m_axi_awsize)
acw1_m_axi_wvalid <= orig(acw2_m_axi_awburst)
acw1_m_axi_wvalid <= orig(acw2_m_axi_awcache)
acw1_m_axi_wvalid >= orig(p1_s_axi_awvalid)
acw1_m_axi_wvalid >= orig(p1_s_axi_awready)
acw1_m_axi_wvalid >= orig(p1_s_axi_wvalid)
acw1_m_axi_wvalid >= orig(p1_s_axi_wready)
acw1_m_axi_wvalid >= orig(p1_s_axi_bready)
acw1_m_axi_wvalid != orig(p1_s_axi_araddr)
acw1_m_axi_wvalid >= orig(p1_s_axi_rready)
acw1_m_axi_wready <= acw1_m_axi_araddr
acw1_m_axi_wready <= acw1_m_axi_arlen
acw1_m_axi_wready <= acw1_m_axi_arsize
acw1_m_axi_wready <= acw1_m_axi_arburst
acw1_m_axi_wready <= acw1_m_axi_arcache
acw1_m_axi_wready <= acw1_m_axi_rready
acw1_m_axi_wready <= acw2_m_axi_awaddr
acw1_m_axi_wready <= acw2_m_axi_awlen
acw1_m_axi_wready <= acw2_m_axi_awsize
acw1_m_axi_wready <= acw2_m_axi_awburst
acw1_m_axi_wready <= acw2_m_axi_awcache
acw1_m_axi_wready <= p1_s_axi_wstrb
acw1_m_axi_wready < p1_s_axi_arlen
acw1_m_axi_wready < p1_s_axi_arsize
acw1_m_axi_wready < p1_s_axi_arcache
acw1_m_axi_wready <= orig(tb_aresetn)
acw1_m_axi_wready < orig(tb1_s_axi_wdata)
acw1_m_axi_wready < orig(tb2_s_axi_wdata)
acw1_m_axi_wready < orig(tb2_HW_w_base_addr)
acw1_m_axi_wready <= orig(tb2_HW_w_done)
acw1_m_axi_wready < orig(tb_o_data)
acw1_m_axi_wready <= orig(acw1_m_axi_awlen)
acw1_m_axi_wready <= orig(acw1_m_axi_awsize)
acw1_m_axi_wready <= orig(acw1_m_axi_awburst)
acw1_m_axi_wready <= orig(acw1_m_axi_awcache)
acw1_m_axi_wready >= orig(acw1_m_axi_awready)
acw1_m_axi_wready <= orig(acw1_m_axi_wstrb)
acw1_m_axi_wready <= orig(acw1_m_axi_wvalid)
acw1_m_axi_wready <= orig(acw1_m_axi_araddr)
acw1_m_axi_wready <= orig(acw1_m_axi_arlen)
acw1_m_axi_wready <= orig(acw1_m_axi_arsize)
acw1_m_axi_wready <= orig(acw1_m_axi_arburst)
acw1_m_axi_wready <= orig(acw1_m_axi_arcache)
acw1_m_axi_wready <= orig(acw2_m_axi_awaddr)
acw1_m_axi_wready <= orig(acw2_m_axi_awlen)
acw1_m_axi_wready <= orig(acw2_m_axi_awsize)
acw1_m_axi_wready <= orig(acw2_m_axi_awburst)
acw1_m_axi_wready <= orig(acw2_m_axi_awcache)
acw1_m_axi_wready <= orig(p1_s_axi_wstrb)
acw1_m_axi_bvalid <= acw1_m_axi_araddr
acw1_m_axi_bvalid <= acw1_m_axi_arlen
acw1_m_axi_bvalid <= acw1_m_axi_arsize
acw1_m_axi_bvalid <= acw1_m_axi_arburst
acw1_m_axi_bvalid <= acw1_m_axi_arcache
acw1_m_axi_bvalid <= acw1_m_axi_rready
acw1_m_axi_bvalid <= acw2_m_axi_awaddr
acw1_m_axi_bvalid <= acw2_m_axi_awlen
acw1_m_axi_bvalid <= acw2_m_axi_awsize
acw1_m_axi_bvalid <= acw2_m_axi_awburst
acw1_m_axi_bvalid <= acw2_m_axi_awcache
acw1_m_axi_bvalid <= p1_s_axi_wdata
acw1_m_axi_bvalid <= p1_s_axi_wstrb
acw1_m_axi_bvalid < p1_s_axi_arlen
acw1_m_axi_bvalid < p1_s_axi_arsize
acw1_m_axi_bvalid < p1_s_axi_arcache
acw1_m_axi_bvalid <= orig(tb_aresetn)
acw1_m_axi_bvalid < orig(tb1_s_axi_wdata)
acw1_m_axi_bvalid < orig(tb2_s_axi_wdata)
acw1_m_axi_bvalid <= orig(tb1_HW_w_start)
acw1_m_axi_bvalid < orig(tb2_HW_w_base_addr)
acw1_m_axi_bvalid <= orig(tb2_HW_w_done)
acw1_m_axi_bvalid < orig(tb_o_data)
acw1_m_axi_bvalid <= orig(acw1_m_axi_awaddr)
acw1_m_axi_bvalid <= orig(acw1_m_axi_awlen)
acw1_m_axi_bvalid <= orig(acw1_m_axi_awsize)
acw1_m_axi_bvalid <= orig(acw1_m_axi_awburst)
acw1_m_axi_bvalid <= orig(acw1_m_axi_awcache)
acw1_m_axi_bvalid <= orig(acw1_m_axi_awvalid)
acw1_m_axi_bvalid <= orig(acw1_m_axi_wdata)
acw1_m_axi_bvalid <= orig(acw1_m_axi_wstrb)
acw1_m_axi_bvalid <= orig(acw1_m_axi_wvalid)
acw1_m_axi_bvalid <= orig(acw1_m_axi_araddr)
acw1_m_axi_bvalid <= orig(acw1_m_axi_arlen)
acw1_m_axi_bvalid <= orig(acw1_m_axi_arsize)
acw1_m_axi_bvalid <= orig(acw1_m_axi_arburst)
acw1_m_axi_bvalid <= orig(acw1_m_axi_arcache)
acw1_m_axi_bvalid <= orig(acw2_m_axi_awaddr)
acw1_m_axi_bvalid <= orig(acw2_m_axi_awlen)
acw1_m_axi_bvalid <= orig(acw2_m_axi_awsize)
acw1_m_axi_bvalid <= orig(acw2_m_axi_awburst)
acw1_m_axi_bvalid <= orig(acw2_m_axi_awcache)
acw1_m_axi_bvalid <= orig(p1_s_axi_wdata)
acw1_m_axi_bvalid <= orig(p1_s_axi_wstrb)
acw1_m_axi_bvalid <= orig(p1_s_axi_bready)
acw1_m_axi_araddr >= acw1_m_axi_arlen
acw1_m_axi_araddr >= acw1_m_axi_arsize
acw1_m_axi_araddr >= acw1_m_axi_arburst
acw1_m_axi_araddr >= acw1_m_axi_arcache
acw1_m_axi_araddr >= acw1_m_axi_arvalid
acw1_m_axi_araddr >= acw1_m_axi_arready
acw1_m_axi_araddr != acw1_m_axi_rready
acw1_m_axi_araddr <= acw2_m_axi_awaddr
acw1_m_axi_araddr >= p1_s_axi_awvalid
acw1_m_axi_araddr >= p1_s_axi_awready
acw1_m_axi_araddr >= p1_s_axi_wvalid
acw1_m_axi_araddr >= p1_s_axi_wready
acw1_m_axi_araddr >= p1_s_axi_bvalid
acw1_m_axi_araddr >= p1_s_axi_bready
acw1_m_axi_araddr != p1_s_axi_arlen
acw1_m_axi_araddr != p1_s_axi_arsize
acw1_m_axi_araddr % p1_s_axi_arsize == 0
acw1_m_axi_araddr != p1_s_axi_arcache
acw1_m_axi_araddr >= p1_s_axi_rready
acw1_m_axi_araddr >= p2_s_axi_arvalid
acw1_m_axi_araddr >= p2_s_axi_arready
acw1_m_axi_araddr >= p2_s_axi_rvalid
acw1_m_axi_araddr >= p2_s_axi_rready
acw1_m_axi_araddr < orig(tb1_s_axi_wdata)
acw1_m_axi_araddr < orig(tb2_s_axi_wdata)
acw1_m_axi_araddr >= orig(tb1_HW_w_start)
acw1_m_axi_araddr < orig(tb2_HW_w_base_addr)
acw1_m_axi_araddr >= orig(tb_i_config)
acw1_m_axi_araddr != orig(tb_o_data)
acw1_m_axi_araddr >= orig(acw1_m_axi_awvalid)
acw1_m_axi_araddr >= orig(acw1_m_axi_awready)
acw1_m_axi_araddr >= orig(acw1_m_axi_wlast)
acw1_m_axi_araddr >= orig(acw1_m_axi_bvalid)
acw1_m_axi_araddr >= orig(acw1_m_axi_arvalid)
acw1_m_axi_araddr >= orig(acw1_m_axi_arready)
acw1_m_axi_araddr <= orig(acw2_m_axi_awaddr)
acw1_m_axi_araddr >= orig(p1_s_axi_awvalid)
acw1_m_axi_araddr >= orig(p1_s_axi_awready)
acw1_m_axi_araddr >= orig(p1_s_axi_wvalid)
acw1_m_axi_araddr >= orig(p1_s_axi_wready)
acw1_m_axi_araddr >= orig(p1_s_axi_bready)
acw1_m_axi_araddr >= orig(p1_s_axi_rready)
acw1_m_axi_araddr >= orig(p2_s_axi_arvalid)
acw1_m_axi_araddr >= orig(p2_s_axi_rready)
acw1_m_axi_arlen >= acw1_m_axi_arsize
acw1_m_axi_arlen >= acw1_m_axi_arburst
acw1_m_axi_arlen >= acw1_m_axi_arcache
acw1_m_axi_arlen >= acw1_m_axi_arvalid
acw1_m_axi_arlen >= acw1_m_axi_arready
acw1_m_axi_arlen != acw1_m_axi_rready
acw1_m_axi_arlen <= acw2_m_axi_awaddr
acw1_m_axi_arlen <= acw2_m_axi_awlen
acw1_m_axi_arlen >= p1_s_axi_awvalid
acw1_m_axi_arlen >= p1_s_axi_awready
acw1_m_axi_arlen >= p1_s_axi_wvalid
acw1_m_axi_arlen >= p1_s_axi_wready
acw1_m_axi_arlen >= p1_s_axi_bvalid
acw1_m_axi_arlen >= p1_s_axi_bready
acw1_m_axi_arlen != p1_s_axi_araddr
acw1_m_axi_arlen <= p1_s_axi_arlen
acw1_m_axi_arlen != p1_s_axi_arsize
acw1_m_axi_arlen != p1_s_axi_arcache
acw1_m_axi_arlen >= p1_s_axi_rready
acw1_m_axi_arlen >= p2_s_axi_arvalid
acw1_m_axi_arlen >= p2_s_axi_arready
acw1_m_axi_arlen >= p2_s_axi_rvalid
acw1_m_axi_arlen >= p2_s_axi_rready
acw1_m_axi_arlen < orig(tb1_s_axi_wdata)
acw1_m_axi_arlen < orig(tb2_s_axi_wdata)
acw1_m_axi_arlen >= orig(tb1_HW_w_start)
acw1_m_axi_arlen < orig(tb2_HW_w_base_addr)
acw1_m_axi_arlen >= orig(tb_i_config)
acw1_m_axi_arlen < orig(tb_o_data)
acw1_m_axi_arlen >= orig(acw1_m_axi_awvalid)
acw1_m_axi_arlen >= orig(acw1_m_axi_awready)
acw1_m_axi_arlen >= orig(acw1_m_axi_wlast)
acw1_m_axi_arlen >= orig(acw1_m_axi_bvalid)
acw1_m_axi_arlen >= orig(acw1_m_axi_arvalid)
acw1_m_axi_arlen >= orig(acw1_m_axi_arready)
acw1_m_axi_arlen <= orig(acw2_m_axi_awaddr)
acw1_m_axi_arlen <= orig(acw2_m_axi_awlen)
acw1_m_axi_arlen >= orig(p1_s_axi_awvalid)
acw1_m_axi_arlen >= orig(p1_s_axi_awready)
acw1_m_axi_arlen >= orig(p1_s_axi_wvalid)
acw1_m_axi_arlen >= orig(p1_s_axi_wready)
acw1_m_axi_arlen >= orig(p1_s_axi_bready)
acw1_m_axi_arlen != orig(p1_s_axi_araddr)
acw1_m_axi_arlen >= orig(p1_s_axi_rready)
acw1_m_axi_arlen >= orig(p2_s_axi_arvalid)
acw1_m_axi_arlen >= orig(p2_s_axi_rready)
acw1_m_axi_arsize >= acw1_m_axi_arburst
acw1_m_axi_arsize <= acw1_m_axi_arcache
acw1_m_axi_arsize >= acw1_m_axi_arvalid
acw1_m_axi_arsize >= acw1_m_axi_arready
acw1_m_axi_arsize != acw1_m_axi_rready
acw1_m_axi_arsize <= acw2_m_axi_awaddr
acw1_m_axi_arsize <= acw2_m_axi_awlen
acw1_m_axi_arsize <= acw2_m_axi_awsize
acw1_m_axi_arsize <= acw2_m_axi_awcache
acw1_m_axi_arsize >= p1_s_axi_awvalid
acw1_m_axi_arsize >= p1_s_axi_awready
acw1_m_axi_arsize >= p1_s_axi_wvalid
acw1_m_axi_arsize >= p1_s_axi_wready
acw1_m_axi_arsize >= p1_s_axi_bvalid
acw1_m_axi_arsize >= p1_s_axi_bready
acw1_m_axi_arsize != p1_s_axi_araddr
acw1_m_axi_arsize < p1_s_axi_arlen
acw1_m_axi_arsize <= p1_s_axi_arsize
acw1_m_axi_arsize < p1_s_axi_arcache
acw1_m_axi_arsize >= p1_s_axi_rready
acw1_m_axi_arsize >= p2_s_axi_arvalid
acw1_m_axi_arsize >= p2_s_axi_arready
acw1_m_axi_arsize >= p2_s_axi_rvalid
acw1_m_axi_arsize >= p2_s_axi_rready
acw1_m_axi_arsize < orig(tb1_s_axi_wdata)
acw1_m_axi_arsize < orig(tb2_s_axi_wdata)
acw1_m_axi_arsize >= orig(tb1_HW_w_start)
acw1_m_axi_arsize < orig(tb2_HW_w_base_addr)
acw1_m_axi_arsize >= orig(tb_i_config)
acw1_m_axi_arsize < orig(tb_o_data)
acw1_m_axi_arsize >= orig(acw1_m_axi_awvalid)
acw1_m_axi_arsize >= orig(acw1_m_axi_awready)
acw1_m_axi_arsize >= orig(acw1_m_axi_wlast)
acw1_m_axi_arsize >= orig(acw1_m_axi_bvalid)
acw1_m_axi_arsize >= orig(acw1_m_axi_arvalid)
acw1_m_axi_arsize >= orig(acw1_m_axi_arready)
acw1_m_axi_arsize <= orig(acw2_m_axi_awaddr)
acw1_m_axi_arsize <= orig(acw2_m_axi_awlen)
acw1_m_axi_arsize <= orig(acw2_m_axi_awsize)
acw1_m_axi_arsize <= orig(acw2_m_axi_awcache)
acw1_m_axi_arsize >= orig(p1_s_axi_awvalid)
acw1_m_axi_arsize >= orig(p1_s_axi_awready)
acw1_m_axi_arsize >= orig(p1_s_axi_wvalid)
acw1_m_axi_arsize >= orig(p1_s_axi_wready)
acw1_m_axi_arsize >= orig(p1_s_axi_bready)
acw1_m_axi_arsize != orig(p1_s_axi_araddr)
acw1_m_axi_arsize >= orig(p1_s_axi_rready)
acw1_m_axi_arsize >= orig(p2_s_axi_arvalid)
acw1_m_axi_arsize >= orig(p2_s_axi_rready)
acw1_m_axi_arburst <= acw1_m_axi_arcache
acw1_m_axi_arburst >= acw1_m_axi_arvalid
acw1_m_axi_arburst >= acw1_m_axi_arready
acw1_m_axi_arburst <= acw1_m_axi_rready
acw1_m_axi_arburst <= acw2_m_axi_awaddr
acw1_m_axi_arburst <= acw2_m_axi_awlen
acw1_m_axi_arburst <= acw2_m_axi_awsize
acw1_m_axi_arburst <= acw2_m_axi_awburst
acw1_m_axi_arburst <= acw2_m_axi_awcache
acw1_m_axi_arburst >= p1_s_axi_awvalid
acw1_m_axi_arburst >= p1_s_axi_awready
acw1_m_axi_arburst >= p1_s_axi_wvalid
acw1_m_axi_arburst >= p1_s_axi_wready
acw1_m_axi_arburst >= p1_s_axi_bvalid
acw1_m_axi_arburst >= p1_s_axi_bready
acw1_m_axi_arburst != p1_s_axi_araddr
acw1_m_axi_arburst < p1_s_axi_arlen
acw1_m_axi_arburst < p1_s_axi_arsize
acw1_m_axi_arburst < p1_s_axi_arcache
acw1_m_axi_arburst >= p1_s_axi_rready
acw1_m_axi_arburst >= p2_s_axi_arvalid
acw1_m_axi_arburst >= p2_s_axi_arready
acw1_m_axi_arburst >= p2_s_axi_rvalid
acw1_m_axi_arburst >= p2_s_axi_rready
acw1_m_axi_arburst <= orig(tb_aresetn)
acw1_m_axi_arburst < orig(tb1_s_axi_wdata)
acw1_m_axi_arburst < orig(tb2_s_axi_wdata)
acw1_m_axi_arburst >= orig(tb1_HW_w_start)
acw1_m_axi_arburst < orig(tb2_HW_w_base_addr)
acw1_m_axi_arburst >= orig(tb_i_config)
acw1_m_axi_arburst < orig(tb_o_data)
acw1_m_axi_arburst >= orig(acw1_m_axi_awvalid)
acw1_m_axi_arburst >= orig(acw1_m_axi_awready)
acw1_m_axi_arburst >= orig(acw1_m_axi_wlast)
acw1_m_axi_arburst >= orig(acw1_m_axi_bvalid)
acw1_m_axi_arburst >= orig(acw1_m_axi_arvalid)
acw1_m_axi_arburst >= orig(acw1_m_axi_arready)
acw1_m_axi_arburst <= orig(acw2_m_axi_awaddr)
acw1_m_axi_arburst <= orig(acw2_m_axi_awlen)
acw1_m_axi_arburst <= orig(acw2_m_axi_awsize)
acw1_m_axi_arburst <= orig(acw2_m_axi_awburst)
acw1_m_axi_arburst <= orig(acw2_m_axi_awcache)
acw1_m_axi_arburst >= orig(p1_s_axi_awvalid)
acw1_m_axi_arburst >= orig(p1_s_axi_awready)
acw1_m_axi_arburst >= orig(p1_s_axi_wvalid)
acw1_m_axi_arburst >= orig(p1_s_axi_wready)
acw1_m_axi_arburst >= orig(p1_s_axi_bready)
acw1_m_axi_arburst != orig(p1_s_axi_araddr)
acw1_m_axi_arburst >= orig(p1_s_axi_rready)
acw1_m_axi_arburst >= orig(p2_s_axi_arvalid)
acw1_m_axi_arburst >= orig(p2_s_axi_rready)
acw1_m_axi_arcache >= acw1_m_axi_arvalid
acw1_m_axi_arcache >= acw1_m_axi_arready
acw1_m_axi_arcache != acw1_m_axi_rready
acw1_m_axi_arcache <= acw2_m_axi_awaddr
acw1_m_axi_arcache <= acw2_m_axi_awlen
acw1_m_axi_arcache <= acw2_m_axi_awcache
acw1_m_axi_arcache >= p1_s_axi_awvalid
acw1_m_axi_arcache >= p1_s_axi_awready
acw1_m_axi_arcache >= p1_s_axi_wvalid
acw1_m_axi_arcache >= p1_s_axi_wready
acw1_m_axi_arcache >= p1_s_axi_bvalid
acw1_m_axi_arcache >= p1_s_axi_bready
acw1_m_axi_arcache != p1_s_axi_araddr
acw1_m_axi_arcache < p1_s_axi_arlen
acw1_m_axi_arcache != p1_s_axi_arsize
acw1_m_axi_arcache <= p1_s_axi_arcache
acw1_m_axi_arcache >= p1_s_axi_rready
acw1_m_axi_arcache >= p2_s_axi_arvalid
acw1_m_axi_arcache >= p2_s_axi_arready
acw1_m_axi_arcache >= p2_s_axi_rvalid
acw1_m_axi_arcache >= p2_s_axi_rready
acw1_m_axi_arcache < orig(tb1_s_axi_wdata)
acw1_m_axi_arcache < orig(tb2_s_axi_wdata)
acw1_m_axi_arcache >= orig(tb1_HW_w_start)
acw1_m_axi_arcache < orig(tb2_HW_w_base_addr)
acw1_m_axi_arcache >= orig(tb_i_config)
acw1_m_axi_arcache < orig(tb_o_data)
acw1_m_axi_arcache >= orig(acw1_m_axi_awvalid)
acw1_m_axi_arcache >= orig(acw1_m_axi_awready)
acw1_m_axi_arcache >= orig(acw1_m_axi_wlast)
acw1_m_axi_arcache >= orig(acw1_m_axi_bvalid)
acw1_m_axi_arcache >= orig(acw1_m_axi_arvalid)
acw1_m_axi_arcache >= orig(acw1_m_axi_arready)
acw1_m_axi_arcache <= orig(acw2_m_axi_awaddr)
acw1_m_axi_arcache <= orig(acw2_m_axi_awlen)
acw1_m_axi_arcache <= orig(acw2_m_axi_awcache)
acw1_m_axi_arcache >= orig(p1_s_axi_awvalid)
acw1_m_axi_arcache >= orig(p1_s_axi_awready)
acw1_m_axi_arcache >= orig(p1_s_axi_wvalid)
acw1_m_axi_arcache >= orig(p1_s_axi_wready)
acw1_m_axi_arcache >= orig(p1_s_axi_bready)
acw1_m_axi_arcache != orig(p1_s_axi_araddr)
acw1_m_axi_arcache >= orig(p1_s_axi_rready)
acw1_m_axi_arcache >= orig(p2_s_axi_arvalid)
acw1_m_axi_arcache >= orig(p2_s_axi_rready)
acw1_m_axi_arvalid >= acw1_m_axi_arready
acw1_m_axi_arvalid <= acw1_m_axi_rready
acw1_m_axi_arvalid <= acw2_m_axi_awaddr
acw1_m_axi_arvalid <= acw2_m_axi_awlen
acw1_m_axi_arvalid <= acw2_m_axi_awsize
acw1_m_axi_arvalid <= acw2_m_axi_awburst
acw1_m_axi_arvalid <= acw2_m_axi_awcache
acw1_m_axi_arvalid != p1_s_axi_araddr
acw1_m_axi_arvalid < p1_s_axi_arlen
acw1_m_axi_arvalid < p1_s_axi_arsize
acw1_m_axi_arvalid < p1_s_axi_arcache
acw1_m_axi_arvalid <= orig(tb_aresetn)
acw1_m_axi_arvalid < orig(tb1_s_axi_wdata)
acw1_m_axi_arvalid < orig(tb2_s_axi_wdata)
acw1_m_axi_arvalid < orig(tb2_HW_w_base_addr)
acw1_m_axi_arvalid < orig(tb_o_data)
acw1_m_axi_arvalid <= orig(acw2_m_axi_awaddr)
acw1_m_axi_arvalid <= orig(acw2_m_axi_awlen)
acw1_m_axi_arvalid <= orig(acw2_m_axi_awsize)
acw1_m_axi_arvalid <= orig(acw2_m_axi_awburst)
acw1_m_axi_arvalid <= orig(acw2_m_axi_awcache)
acw1_m_axi_arvalid != orig(p1_s_axi_araddr)
acw1_m_axi_arready <= acw1_m_axi_rready
acw1_m_axi_arready <= acw2_m_axi_awaddr
acw1_m_axi_arready <= acw2_m_axi_awlen
acw1_m_axi_arready <= acw2_m_axi_awsize
acw1_m_axi_arready <= acw2_m_axi_awburst
acw1_m_axi_arready <= acw2_m_axi_awcache
acw1_m_axi_arready <= p1_s_axi_araddr
acw1_m_axi_arready < p1_s_axi_arlen
acw1_m_axi_arready < p1_s_axi_arsize
acw1_m_axi_arready < p1_s_axi_arcache
acw1_m_axi_arready <= orig(tb_aresetn)
acw1_m_axi_arready < orig(tb1_s_axi_wdata)
acw1_m_axi_arready < orig(tb2_s_axi_wdata)
acw1_m_axi_arready < orig(tb2_HW_w_base_addr)
acw1_m_axi_arready < orig(tb_o_data)
acw1_m_axi_arready <= orig(acw1_m_axi_araddr)
acw1_m_axi_arready <= orig(acw1_m_axi_arlen)
acw1_m_axi_arready <= orig(acw1_m_axi_arsize)
acw1_m_axi_arready <= orig(acw1_m_axi_arburst)
acw1_m_axi_arready <= orig(acw1_m_axi_arcache)
acw1_m_axi_arready <= orig(acw1_m_axi_arvalid)
acw1_m_axi_arready <= orig(acw2_m_axi_awaddr)
acw1_m_axi_arready <= orig(acw2_m_axi_awlen)
acw1_m_axi_arready <= orig(acw2_m_axi_awsize)
acw1_m_axi_arready <= orig(acw2_m_axi_awburst)
acw1_m_axi_arready <= orig(acw2_m_axi_awcache)
acw1_m_axi_rready != acw2_m_axi_awaddr
acw1_m_axi_rready != acw2_m_axi_awlen
acw1_m_axi_rready != acw2_m_axi_awsize
acw1_m_axi_rready >= acw2_m_axi_awburst
acw1_m_axi_rready != acw2_m_axi_awcache
acw1_m_axi_rready >= acw2_m_axi_awvalid
acw1_m_axi_rready >= acw2_m_axi_awready
acw1_m_axi_rready != acw2_m_axi_wdata
acw1_m_axi_rready != acw2_m_axi_wstrb
acw1_m_axi_rready >= acw2_m_axi_wlast
acw1_m_axi_rready >= acw2_m_axi_wvalid
acw1_m_axi_rready >= acw2_m_axi_wready
acw1_m_axi_rready >= acw2_m_axi_bvalid
acw1_m_axi_rready >= p1_s_axi_awvalid
acw1_m_axi_rready >= p1_s_axi_awready
acw1_m_axi_rready != p1_s_axi_wdata
acw1_m_axi_rready != p1_s_axi_wstrb
acw1_m_axi_rready >= p1_s_axi_wlast
acw1_m_axi_rready >= p1_s_axi_wvalid
acw1_m_axi_rready >= p1_s_axi_wready
acw1_m_axi_rready >= p1_s_axi_bvalid
acw1_m_axi_rready >= p1_s_axi_bready
acw1_m_axi_rready != p1_s_axi_araddr
acw1_m_axi_rready >= p1_s_axi_rready
acw1_m_axi_rready >= p2_s_axi_awvalid
acw1_m_axi_rready >= p2_s_axi_awready
acw1_m_axi_rready >= p2_s_axi_wvalid
acw1_m_axi_rready >= p2_s_axi_wready
acw1_m_axi_rready >= p2_s_axi_bvalid
acw1_m_axi_rready >= p2_s_axi_bready
acw1_m_axi_rready >= p2_s_axi_arvalid
acw1_m_axi_rready >= p2_s_axi_arready
acw1_m_axi_rready != p2_s_axi_rdata
acw1_m_axi_rready >= p2_s_axi_rvalid
acw1_m_axi_rready >= p2_s_axi_rready
acw1_m_axi_rready >= orig(tb_aresetn)
acw1_m_axi_rready != orig(tb1_s_axi_awaddr)
acw1_m_axi_rready >= orig(tb1_s_axi_awvalid)
acw1_m_axi_rready < orig(tb1_s_axi_wdata)
acw1_m_axi_rready >= orig(tb1_s_axi_wvalid)
acw1_m_axi_rready >= orig(tb1_s_axi_bvalid)
acw1_m_axi_rready != orig(tb2_s_axi_awaddr)
acw1_m_axi_rready >= orig(tb2_s_axi_awvalid)
acw1_m_axi_rready < orig(tb2_s_axi_wdata)
acw1_m_axi_rready >= orig(tb2_s_axi_wvalid)
acw1_m_axi_rready >= orig(tb2_s_axi_bvalid)
acw1_m_axi_rready >= orig(tb1_HW_r_start)
acw1_m_axi_rready >= orig(tb1_HW_w_start)
acw1_m_axi_rready >= orig(tb2_HW_w_start)
acw1_m_axi_rready >= orig(tb_HW_reset)
acw1_m_axi_rready != orig(tb1_HW_r_base_addr)
acw1_m_axi_rready < orig(tb2_HW_w_base_addr)
acw1_m_axi_rready >= orig(tb1_HW_r_done)
acw1_m_axi_rready >= orig(tb2_HW_w_done)
acw1_m_axi_rready >= orig(tb_i_config)
acw1_m_axi_rready < orig(tb_o_data)
acw1_m_axi_rready != orig(acw1_m_axi_awaddr)
acw1_m_axi_rready != orig(acw1_m_axi_awlen)
acw1_m_axi_rready != orig(acw1_m_axi_awsize)
acw1_m_axi_rready >= orig(acw1_m_axi_awburst)
acw1_m_axi_rready != orig(acw1_m_axi_awcache)
acw1_m_axi_rready >= orig(acw1_m_axi_awvalid)
acw1_m_axi_rready >= orig(acw1_m_axi_awready)
acw1_m_axi_rready != orig(acw1_m_axi_wdata)
acw1_m_axi_rready != orig(acw1_m_axi_wstrb)
acw1_m_axi_rready >= orig(acw1_m_axi_wlast)
acw1_m_axi_rready >= orig(acw1_m_axi_wvalid)
acw1_m_axi_rready >= orig(acw1_m_axi_wready)
acw1_m_axi_rready >= orig(acw1_m_axi_bvalid)
acw1_m_axi_rready != orig(acw1_m_axi_araddr)
acw1_m_axi_rready != orig(acw1_m_axi_arlen)
acw1_m_axi_rready != orig(acw1_m_axi_arsize)
acw1_m_axi_rready >= orig(acw1_m_axi_arburst)
acw1_m_axi_rready != orig(acw1_m_axi_arcache)
acw1_m_axi_rready >= orig(acw1_m_axi_arvalid)
acw1_m_axi_rready >= orig(acw1_m_axi_arready)
acw1_m_axi_rready != orig(acw2_m_axi_awaddr)
acw1_m_axi_rready != orig(acw2_m_axi_awlen)
acw1_m_axi_rready != orig(acw2_m_axi_awsize)
acw1_m_axi_rready >= orig(acw2_m_axi_awburst)
acw1_m_axi_rready != orig(acw2_m_axi_awcache)
acw1_m_axi_rready >= orig(acw2_m_axi_awvalid)
acw1_m_axi_rready >= orig(acw2_m_axi_awready)
acw1_m_axi_rready != orig(acw2_m_axi_wdata)
acw1_m_axi_rready != orig(acw2_m_axi_wstrb)
acw1_m_axi_rready >= orig(acw2_m_axi_wlast)
acw1_m_axi_rready >= orig(acw2_m_axi_wvalid)
acw1_m_axi_rready >= orig(acw2_m_axi_wready)
acw1_m_axi_rready >= orig(acw2_m_axi_bvalid)
acw1_m_axi_rready >= orig(p1_s_axi_awvalid)
acw1_m_axi_rready >= orig(p1_s_axi_awready)
acw1_m_axi_rready != orig(p1_s_axi_wdata)
acw1_m_axi_rready != orig(p1_s_axi_wstrb)
acw1_m_axi_rready >= orig(p1_s_axi_wlast)
acw1_m_axi_rready >= orig(p1_s_axi_wvalid)
acw1_m_axi_rready >= orig(p1_s_axi_wready)
acw1_m_axi_rready >= orig(p1_s_axi_bready)
acw1_m_axi_rready != orig(p1_s_axi_araddr)
acw1_m_axi_rready >= orig(p1_s_axi_rready)
acw1_m_axi_rready >= orig(p2_s_axi_awvalid)
acw1_m_axi_rready >= orig(p2_s_axi_awready)
acw1_m_axi_rready >= orig(p2_s_axi_wvalid)
acw1_m_axi_rready >= orig(p2_s_axi_wready)
acw1_m_axi_rready >= orig(p2_s_axi_bready)
acw1_m_axi_rready >= orig(p2_s_axi_arvalid)
acw1_m_axi_rready >= orig(p2_s_axi_rready)
acw2_m_axi_awaddr >= acw2_m_axi_awlen
acw2_m_axi_awaddr >= acw2_m_axi_awsize
acw2_m_axi_awaddr >= acw2_m_axi_awburst
acw2_m_axi_awaddr >= acw2_m_axi_awcache
acw2_m_axi_awaddr >= acw2_m_axi_awvalid
acw2_m_axi_awaddr >= acw2_m_axi_awready
acw2_m_axi_awaddr >= acw2_m_axi_wstrb
acw2_m_axi_awaddr >= acw2_m_axi_wlast
acw2_m_axi_awaddr >= acw2_m_axi_wvalid
acw2_m_axi_awaddr >= acw2_m_axi_wready
acw2_m_axi_awaddr >= acw2_m_axi_bvalid
acw2_m_axi_awaddr >= p1_s_axi_awvalid
acw2_m_axi_awaddr >= p1_s_axi_awready
acw2_m_axi_awaddr >= p1_s_axi_wlast
acw2_m_axi_awaddr >= p1_s_axi_wvalid
acw2_m_axi_awaddr >= p1_s_axi_wready
acw2_m_axi_awaddr >= p1_s_axi_bvalid
acw2_m_axi_awaddr >= p1_s_axi_bready
acw2_m_axi_awaddr != p1_s_axi_arlen
acw2_m_axi_awaddr != p1_s_axi_arsize
acw2_m_axi_awaddr % p1_s_axi_arsize == 0
acw2_m_axi_awaddr != p1_s_axi_arcache
acw2_m_axi_awaddr >= p1_s_axi_rready
acw2_m_axi_awaddr >= p2_s_axi_awvalid
acw2_m_axi_awaddr >= p2_s_axi_awready
acw2_m_axi_awaddr >= p2_s_axi_wvalid
acw2_m_axi_awaddr >= p2_s_axi_wready
acw2_m_axi_awaddr >= p2_s_axi_bvalid
acw2_m_axi_awaddr >= p2_s_axi_bready
acw2_m_axi_awaddr >= p2_s_axi_arvalid
acw2_m_axi_awaddr >= p2_s_axi_arready
acw2_m_axi_awaddr >= p2_s_axi_rvalid
acw2_m_axi_awaddr >= p2_s_axi_rready
acw2_m_axi_awaddr < orig(tb1_s_axi_wdata)
acw2_m_axi_awaddr < orig(tb2_s_axi_wdata)
acw2_m_axi_awaddr >= orig(tb1_HW_r_start)
acw2_m_axi_awaddr >= orig(tb1_HW_w_start)
acw2_m_axi_awaddr >= orig(tb1_HW_r_base_addr)
acw2_m_axi_awaddr >= orig(tb_i_config)
acw2_m_axi_awaddr != orig(tb_o_data)
acw2_m_axi_awaddr >= orig(acw1_m_axi_awvalid)
acw2_m_axi_awaddr >= orig(acw1_m_axi_awready)
acw2_m_axi_awaddr >= orig(acw1_m_axi_wlast)
acw2_m_axi_awaddr >= orig(acw1_m_axi_bvalid)
acw2_m_axi_awaddr >= orig(acw1_m_axi_arvalid)
acw2_m_axi_awaddr >= orig(acw1_m_axi_arready)
acw2_m_axi_awaddr >= orig(acw2_m_axi_awvalid)
acw2_m_axi_awaddr >= orig(acw2_m_axi_awready)
acw2_m_axi_awaddr >= orig(acw2_m_axi_wstrb)
acw2_m_axi_awaddr >= orig(acw2_m_axi_wlast)
acw2_m_axi_awaddr >= orig(acw2_m_axi_wvalid)
acw2_m_axi_awaddr >= orig(acw2_m_axi_wready)
acw2_m_axi_awaddr >= orig(acw2_m_axi_bvalid)
acw2_m_axi_awaddr >= orig(p1_s_axi_awvalid)
acw2_m_axi_awaddr >= orig(p1_s_axi_awready)
acw2_m_axi_awaddr >= orig(p1_s_axi_wlast)
acw2_m_axi_awaddr >= orig(p1_s_axi_wvalid)
acw2_m_axi_awaddr >= orig(p1_s_axi_wready)
acw2_m_axi_awaddr >= orig(p1_s_axi_bready)
acw2_m_axi_awaddr >= orig(p1_s_axi_rready)
acw2_m_axi_awaddr >= orig(p2_s_axi_awvalid)
acw2_m_axi_awaddr >= orig(p2_s_axi_awready)
acw2_m_axi_awaddr >= orig(p2_s_axi_wvalid)
acw2_m_axi_awaddr >= orig(p2_s_axi_wready)
acw2_m_axi_awaddr >= orig(p2_s_axi_bready)
acw2_m_axi_awaddr >= orig(p2_s_axi_arvalid)
acw2_m_axi_awaddr >= orig(p2_s_axi_rready)
acw2_m_axi_awlen >= acw2_m_axi_awsize
acw2_m_axi_awlen >= acw2_m_axi_awburst
acw2_m_axi_awlen >= acw2_m_axi_awcache
acw2_m_axi_awlen >= acw2_m_axi_awvalid
acw2_m_axi_awlen >= acw2_m_axi_awready
acw2_m_axi_awlen >= acw2_m_axi_wlast
acw2_m_axi_awlen >= acw2_m_axi_wvalid
acw2_m_axi_awlen >= acw2_m_axi_wready
acw2_m_axi_awlen >= acw2_m_axi_bvalid
acw2_m_axi_awlen >= p1_s_axi_awvalid
acw2_m_axi_awlen >= p1_s_axi_awready
acw2_m_axi_awlen >= p1_s_axi_wlast
acw2_m_axi_awlen >= p1_s_axi_wvalid
acw2_m_axi_awlen >= p1_s_axi_wready
acw2_m_axi_awlen >= p1_s_axi_bvalid
acw2_m_axi_awlen >= p1_s_axi_bready
acw2_m_axi_awlen != p1_s_axi_araddr
acw2_m_axi_awlen <= p1_s_axi_arlen
acw2_m_axi_awlen != p1_s_axi_arsize
acw2_m_axi_awlen != p1_s_axi_arcache
acw2_m_axi_awlen >= p1_s_axi_rready
acw2_m_axi_awlen >= p2_s_axi_awvalid
acw2_m_axi_awlen >= p2_s_axi_awready
acw2_m_axi_awlen >= p2_s_axi_wvalid
acw2_m_axi_awlen >= p2_s_axi_wready
acw2_m_axi_awlen >= p2_s_axi_bvalid
acw2_m_axi_awlen >= p2_s_axi_bready
acw2_m_axi_awlen >= p2_s_axi_arvalid
acw2_m_axi_awlen >= p2_s_axi_arready
acw2_m_axi_awlen >= p2_s_axi_rvalid
acw2_m_axi_awlen >= p2_s_axi_rready
acw2_m_axi_awlen < orig(tb1_s_axi_wdata)
acw2_m_axi_awlen < orig(tb2_s_axi_wdata)
acw2_m_axi_awlen >= orig(tb1_HW_r_start)
acw2_m_axi_awlen >= orig(tb1_HW_w_start)
acw2_m_axi_awlen < orig(tb2_HW_w_base_addr)
acw2_m_axi_awlen >= orig(tb_i_config)
acw2_m_axi_awlen < orig(tb_o_data)
acw2_m_axi_awlen >= orig(acw1_m_axi_awvalid)
acw2_m_axi_awlen >= orig(acw1_m_axi_awready)
acw2_m_axi_awlen >= orig(acw1_m_axi_wlast)
acw2_m_axi_awlen >= orig(acw1_m_axi_bvalid)
acw2_m_axi_awlen >= orig(acw1_m_axi_arvalid)
acw2_m_axi_awlen >= orig(acw1_m_axi_arready)
acw2_m_axi_awlen >= orig(acw2_m_axi_awvalid)
acw2_m_axi_awlen >= orig(acw2_m_axi_awready)
acw2_m_axi_awlen >= orig(acw2_m_axi_wlast)
acw2_m_axi_awlen >= orig(acw2_m_axi_wvalid)
acw2_m_axi_awlen >= orig(acw2_m_axi_wready)
acw2_m_axi_awlen >= orig(acw2_m_axi_bvalid)
acw2_m_axi_awlen >= orig(p1_s_axi_awvalid)
acw2_m_axi_awlen >= orig(p1_s_axi_awready)
acw2_m_axi_awlen >= orig(p1_s_axi_wlast)
acw2_m_axi_awlen >= orig(p1_s_axi_wvalid)
acw2_m_axi_awlen >= orig(p1_s_axi_wready)
acw2_m_axi_awlen >= orig(p1_s_axi_bready)
acw2_m_axi_awlen != orig(p1_s_axi_araddr)
acw2_m_axi_awlen >= orig(p1_s_axi_rready)
acw2_m_axi_awlen >= orig(p2_s_axi_awvalid)
acw2_m_axi_awlen >= orig(p2_s_axi_awready)
acw2_m_axi_awlen >= orig(p2_s_axi_wvalid)
acw2_m_axi_awlen >= orig(p2_s_axi_wready)
acw2_m_axi_awlen >= orig(p2_s_axi_bready)
acw2_m_axi_awlen >= orig(p2_s_axi_arvalid)
acw2_m_axi_awlen >= orig(p2_s_axi_rready)
acw2_m_axi_awsize >= acw2_m_axi_awburst
acw2_m_axi_awsize <= acw2_m_axi_awcache
acw2_m_axi_awsize >= acw2_m_axi_awvalid
acw2_m_axi_awsize >= acw2_m_axi_awready
acw2_m_axi_awsize >= acw2_m_axi_wlast
acw2_m_axi_awsize >= acw2_m_axi_wvalid
acw2_m_axi_awsize >= acw2_m_axi_wready
acw2_m_axi_awsize >= acw2_m_axi_bvalid
acw2_m_axi_awsize >= p1_s_axi_awvalid
acw2_m_axi_awsize >= p1_s_axi_awready
acw2_m_axi_awsize >= p1_s_axi_wlast
acw2_m_axi_awsize >= p1_s_axi_wvalid
acw2_m_axi_awsize >= p1_s_axi_wready
acw2_m_axi_awsize >= p1_s_axi_bvalid
acw2_m_axi_awsize >= p1_s_axi_bready
acw2_m_axi_awsize != p1_s_axi_araddr
acw2_m_axi_awsize < p1_s_axi_arlen
acw2_m_axi_awsize <= p1_s_axi_arsize
acw2_m_axi_awsize < p1_s_axi_arcache
acw2_m_axi_awsize >= p1_s_axi_rready
acw2_m_axi_awsize >= p2_s_axi_awvalid
acw2_m_axi_awsize >= p2_s_axi_awready
acw2_m_axi_awsize >= p2_s_axi_wvalid
acw2_m_axi_awsize >= p2_s_axi_wready
acw2_m_axi_awsize >= p2_s_axi_bvalid
acw2_m_axi_awsize >= p2_s_axi_bready
acw2_m_axi_awsize >= p2_s_axi_arvalid
acw2_m_axi_awsize >= p2_s_axi_arready
acw2_m_axi_awsize >= p2_s_axi_rvalid
acw2_m_axi_awsize >= p2_s_axi_rready
acw2_m_axi_awsize < orig(tb1_s_axi_wdata)
acw2_m_axi_awsize < orig(tb2_s_axi_wdata)
acw2_m_axi_awsize >= orig(tb1_HW_r_start)
acw2_m_axi_awsize >= orig(tb1_HW_w_start)
acw2_m_axi_awsize < orig(tb2_HW_w_base_addr)
acw2_m_axi_awsize >= orig(tb_i_config)
acw2_m_axi_awsize < orig(tb_o_data)
acw2_m_axi_awsize >= orig(acw1_m_axi_awvalid)
acw2_m_axi_awsize >= orig(acw1_m_axi_awready)
acw2_m_axi_awsize >= orig(acw1_m_axi_wlast)
acw2_m_axi_awsize >= orig(acw1_m_axi_bvalid)
acw2_m_axi_awsize >= orig(acw1_m_axi_arvalid)
acw2_m_axi_awsize >= orig(acw1_m_axi_arready)
acw2_m_axi_awsize >= orig(acw2_m_axi_awvalid)
acw2_m_axi_awsize >= orig(acw2_m_axi_awready)
acw2_m_axi_awsize >= orig(acw2_m_axi_wlast)
acw2_m_axi_awsize >= orig(acw2_m_axi_wvalid)
acw2_m_axi_awsize >= orig(acw2_m_axi_wready)
acw2_m_axi_awsize >= orig(acw2_m_axi_bvalid)
acw2_m_axi_awsize >= orig(p1_s_axi_awvalid)
acw2_m_axi_awsize >= orig(p1_s_axi_awready)
acw2_m_axi_awsize >= orig(p1_s_axi_wlast)
acw2_m_axi_awsize >= orig(p1_s_axi_wvalid)
acw2_m_axi_awsize >= orig(p1_s_axi_wready)
acw2_m_axi_awsize >= orig(p1_s_axi_bready)
acw2_m_axi_awsize != orig(p1_s_axi_araddr)
acw2_m_axi_awsize >= orig(p1_s_axi_rready)
acw2_m_axi_awsize >= orig(p2_s_axi_awvalid)
acw2_m_axi_awsize >= orig(p2_s_axi_awready)
acw2_m_axi_awsize >= orig(p2_s_axi_wvalid)
acw2_m_axi_awsize >= orig(p2_s_axi_wready)
acw2_m_axi_awsize >= orig(p2_s_axi_bready)
acw2_m_axi_awsize >= orig(p2_s_axi_arvalid)
acw2_m_axi_awsize >= orig(p2_s_axi_rready)
acw2_m_axi_awburst <= acw2_m_axi_awcache
acw2_m_axi_awburst >= acw2_m_axi_awvalid
acw2_m_axi_awburst >= acw2_m_axi_awready
acw2_m_axi_awburst >= acw2_m_axi_wlast
acw2_m_axi_awburst >= acw2_m_axi_wvalid
acw2_m_axi_awburst >= acw2_m_axi_wready
acw2_m_axi_awburst >= acw2_m_axi_bvalid
acw2_m_axi_awburst >= p1_s_axi_awvalid
acw2_m_axi_awburst >= p1_s_axi_awready
acw2_m_axi_awburst >= p1_s_axi_wlast
acw2_m_axi_awburst >= p1_s_axi_wvalid
acw2_m_axi_awburst >= p1_s_axi_wready
acw2_m_axi_awburst >= p1_s_axi_bvalid
acw2_m_axi_awburst >= p1_s_axi_bready
acw2_m_axi_awburst != p1_s_axi_araddr
acw2_m_axi_awburst < p1_s_axi_arlen
acw2_m_axi_awburst < p1_s_axi_arsize
acw2_m_axi_awburst < p1_s_axi_arcache
acw2_m_axi_awburst >= p1_s_axi_rready
acw2_m_axi_awburst >= p2_s_axi_awvalid
acw2_m_axi_awburst >= p2_s_axi_awready
acw2_m_axi_awburst >= p2_s_axi_wvalid
acw2_m_axi_awburst >= p2_s_axi_wready
acw2_m_axi_awburst >= p2_s_axi_bvalid
acw2_m_axi_awburst >= p2_s_axi_bready
acw2_m_axi_awburst >= p2_s_axi_arvalid
acw2_m_axi_awburst >= p2_s_axi_arready
acw2_m_axi_awburst >= p2_s_axi_rvalid
acw2_m_axi_awburst >= p2_s_axi_rready
acw2_m_axi_awburst <= orig(tb_aresetn)
acw2_m_axi_awburst < orig(tb1_s_axi_wdata)
acw2_m_axi_awburst < orig(tb2_s_axi_wdata)
acw2_m_axi_awburst >= orig(tb1_HW_r_start)
acw2_m_axi_awburst >= orig(tb1_HW_w_start)
acw2_m_axi_awburst < orig(tb2_HW_w_base_addr)
acw2_m_axi_awburst >= orig(tb_i_config)
acw2_m_axi_awburst < orig(tb_o_data)
acw2_m_axi_awburst >= orig(acw1_m_axi_awvalid)
acw2_m_axi_awburst >= orig(acw1_m_axi_awready)
acw2_m_axi_awburst >= orig(acw1_m_axi_wlast)
acw2_m_axi_awburst >= orig(acw1_m_axi_bvalid)
acw2_m_axi_awburst >= orig(acw1_m_axi_arvalid)
acw2_m_axi_awburst >= orig(acw1_m_axi_arready)
acw2_m_axi_awburst >= orig(acw2_m_axi_awvalid)
acw2_m_axi_awburst >= orig(acw2_m_axi_awready)
acw2_m_axi_awburst >= orig(acw2_m_axi_wlast)
acw2_m_axi_awburst >= orig(acw2_m_axi_wvalid)
acw2_m_axi_awburst >= orig(acw2_m_axi_wready)
acw2_m_axi_awburst >= orig(acw2_m_axi_bvalid)
acw2_m_axi_awburst >= orig(p1_s_axi_awvalid)
acw2_m_axi_awburst >= orig(p1_s_axi_awready)
acw2_m_axi_awburst >= orig(p1_s_axi_wlast)
acw2_m_axi_awburst >= orig(p1_s_axi_wvalid)
acw2_m_axi_awburst >= orig(p1_s_axi_wready)
acw2_m_axi_awburst >= orig(p1_s_axi_bready)
acw2_m_axi_awburst != orig(p1_s_axi_araddr)
acw2_m_axi_awburst >= orig(p1_s_axi_rready)
acw2_m_axi_awburst >= orig(p2_s_axi_awvalid)
acw2_m_axi_awburst >= orig(p2_s_axi_awready)
acw2_m_axi_awburst >= orig(p2_s_axi_wvalid)
acw2_m_axi_awburst >= orig(p2_s_axi_wready)
acw2_m_axi_awburst >= orig(p2_s_axi_bready)
acw2_m_axi_awburst >= orig(p2_s_axi_arvalid)
acw2_m_axi_awburst >= orig(p2_s_axi_rready)
acw2_m_axi_awcache >= acw2_m_axi_awvalid
acw2_m_axi_awcache >= acw2_m_axi_awready
acw2_m_axi_awcache >= acw2_m_axi_wlast
acw2_m_axi_awcache >= acw2_m_axi_wvalid
acw2_m_axi_awcache >= acw2_m_axi_wready
acw2_m_axi_awcache >= acw2_m_axi_bvalid
acw2_m_axi_awcache >= p1_s_axi_awvalid
acw2_m_axi_awcache >= p1_s_axi_awready
acw2_m_axi_awcache >= p1_s_axi_wlast
acw2_m_axi_awcache >= p1_s_axi_wvalid
acw2_m_axi_awcache >= p1_s_axi_wready
acw2_m_axi_awcache >= p1_s_axi_bvalid
acw2_m_axi_awcache >= p1_s_axi_bready
acw2_m_axi_awcache != p1_s_axi_araddr
acw2_m_axi_awcache < p1_s_axi_arlen
acw2_m_axi_awcache != p1_s_axi_arsize
acw2_m_axi_awcache <= p1_s_axi_arcache
acw2_m_axi_awcache >= p1_s_axi_rready
acw2_m_axi_awcache >= p2_s_axi_awvalid
acw2_m_axi_awcache >= p2_s_axi_awready
acw2_m_axi_awcache >= p2_s_axi_wvalid
acw2_m_axi_awcache >= p2_s_axi_wready
acw2_m_axi_awcache >= p2_s_axi_bvalid
acw2_m_axi_awcache >= p2_s_axi_bready
acw2_m_axi_awcache >= p2_s_axi_arvalid
acw2_m_axi_awcache >= p2_s_axi_arready
acw2_m_axi_awcache >= p2_s_axi_rvalid
acw2_m_axi_awcache >= p2_s_axi_rready
acw2_m_axi_awcache < orig(tb1_s_axi_wdata)
acw2_m_axi_awcache < orig(tb2_s_axi_wdata)
acw2_m_axi_awcache >= orig(tb1_HW_r_start)
acw2_m_axi_awcache >= orig(tb1_HW_w_start)
acw2_m_axi_awcache < orig(tb2_HW_w_base_addr)
acw2_m_axi_awcache >= orig(tb_i_config)
acw2_m_axi_awcache < orig(tb_o_data)
acw2_m_axi_awcache >= orig(acw1_m_axi_awvalid)
acw2_m_axi_awcache >= orig(acw1_m_axi_awready)
acw2_m_axi_awcache >= orig(acw1_m_axi_wlast)
acw2_m_axi_awcache >= orig(acw1_m_axi_bvalid)
acw2_m_axi_awcache >= orig(acw1_m_axi_arvalid)
acw2_m_axi_awcache >= orig(acw1_m_axi_arready)
acw2_m_axi_awcache >= orig(acw2_m_axi_awvalid)
acw2_m_axi_awcache >= orig(acw2_m_axi_awready)
acw2_m_axi_awcache >= orig(acw2_m_axi_wlast)
acw2_m_axi_awcache >= orig(acw2_m_axi_wvalid)
acw2_m_axi_awcache >= orig(acw2_m_axi_wready)
acw2_m_axi_awcache >= orig(acw2_m_axi_bvalid)
acw2_m_axi_awcache >= orig(p1_s_axi_awvalid)
acw2_m_axi_awcache >= orig(p1_s_axi_awready)
acw2_m_axi_awcache >= orig(p1_s_axi_wlast)
acw2_m_axi_awcache >= orig(p1_s_axi_wvalid)
acw2_m_axi_awcache >= orig(p1_s_axi_wready)
acw2_m_axi_awcache >= orig(p1_s_axi_bready)
acw2_m_axi_awcache != orig(p1_s_axi_araddr)
acw2_m_axi_awcache >= orig(p1_s_axi_rready)
acw2_m_axi_awcache >= orig(p2_s_axi_awvalid)
acw2_m_axi_awcache >= orig(p2_s_axi_awready)
acw2_m_axi_awcache >= orig(p2_s_axi_wvalid)
acw2_m_axi_awcache >= orig(p2_s_axi_wready)
acw2_m_axi_awcache >= orig(p2_s_axi_bready)
acw2_m_axi_awcache >= orig(p2_s_axi_arvalid)
acw2_m_axi_awcache >= orig(p2_s_axi_rready)
acw2_m_axi_awvalid >= acw2_m_axi_awready
acw2_m_axi_awvalid <= acw2_m_axi_wstrb
acw2_m_axi_awvalid <= p1_s_axi_araddr
acw2_m_axi_awvalid < p1_s_axi_arlen
acw2_m_axi_awvalid < p1_s_axi_arsize
acw2_m_axi_awvalid < p1_s_axi_arcache
acw2_m_axi_awvalid <= orig(tb_aresetn)
acw2_m_axi_awvalid < orig(tb1_s_axi_wdata)
acw2_m_axi_awvalid < orig(tb2_s_axi_wdata)
acw2_m_axi_awvalid < orig(tb2_HW_w_base_addr)
acw2_m_axi_awvalid < orig(tb_o_data)
acw2_m_axi_awvalid <= orig(p1_s_axi_araddr)
acw2_m_axi_awready <= acw2_m_axi_wstrb
acw2_m_axi_awready <= acw2_m_axi_wvalid
acw2_m_axi_awready <= p1_s_axi_wstrb
acw2_m_axi_awready <= p1_s_axi_araddr
acw2_m_axi_awready < p1_s_axi_arlen
acw2_m_axi_awready < p1_s_axi_arsize
acw2_m_axi_awready < p1_s_axi_arcache
acw2_m_axi_awready <= orig(tb_aresetn)
acw2_m_axi_awready < orig(tb1_s_axi_wdata)
acw2_m_axi_awready < orig(tb2_s_axi_wdata)
acw2_m_axi_awready < orig(tb2_HW_w_base_addr)
acw2_m_axi_awready < orig(tb_o_data)
acw2_m_axi_awready <= orig(acw2_m_axi_awaddr)
acw2_m_axi_awready <= orig(acw2_m_axi_awlen)
acw2_m_axi_awready <= orig(acw2_m_axi_awsize)
acw2_m_axi_awready <= orig(acw2_m_axi_awburst)
acw2_m_axi_awready <= orig(acw2_m_axi_awcache)
acw2_m_axi_awready <= orig(acw2_m_axi_awvalid)
acw2_m_axi_awready <= orig(acw2_m_axi_wstrb)
acw2_m_axi_awready <= orig(acw2_m_axi_wvalid)
acw2_m_axi_awready <= orig(p1_s_axi_araddr)
acw2_m_axi_wdata >= acw2_m_axi_wlast
acw2_m_axi_wdata != p1_s_axi_arlen
acw2_m_axi_wdata != p1_s_axi_arsize
acw2_m_axi_wdata != p1_s_axi_arcache
acw2_m_axi_wdata >= p2_s_axi_awvalid
acw2_m_axi_wdata >= p2_s_axi_awready
acw2_m_axi_wdata < orig(tb1_s_axi_wdata)
acw2_m_axi_wdata < orig(tb2_s_axi_wdata)
acw2_m_axi_wdata != orig(tb2_HW_w_base_addr)
acw2_m_axi_wdata < orig(tb_o_data)
acw2_m_axi_wdata >= orig(p2_s_axi_awvalid)
acw2_m_axi_wdata >= orig(p2_s_axi_awready)
acw2_m_axi_wstrb >= acw2_m_axi_wlast
acw2_m_axi_wstrb >= acw2_m_axi_wvalid
acw2_m_axi_wstrb >= acw2_m_axi_wready
acw2_m_axi_wstrb <= p1_s_axi_araddr
acw2_m_axi_wstrb != p1_s_axi_arlen
acw2_m_axi_wstrb != p1_s_axi_arsize
acw2_m_axi_wstrb != p1_s_axi_arcache
acw2_m_axi_wstrb >= p2_s_axi_awvalid
acw2_m_axi_wstrb >= p2_s_axi_awready
acw2_m_axi_wstrb < orig(tb1_s_axi_wdata)
acw2_m_axi_wstrb < orig(tb2_s_axi_wdata)
acw2_m_axi_wstrb < orig(tb2_HW_w_base_addr)
acw2_m_axi_wstrb < orig(tb_o_data)
acw2_m_axi_wstrb >= orig(acw2_m_axi_awvalid)
acw2_m_axi_wstrb >= orig(acw2_m_axi_awready)
acw2_m_axi_wstrb <= orig(p1_s_axi_araddr)
acw2_m_axi_wstrb >= orig(p2_s_axi_awvalid)
acw2_m_axi_wstrb >= orig(p2_s_axi_awready)
acw2_m_axi_wlast <= acw2_m_axi_wvalid
acw2_m_axi_wlast <= acw2_m_axi_wready
acw2_m_axi_wlast <= p1_s_axi_wdata
acw2_m_axi_wlast <= p1_s_axi_wstrb
acw2_m_axi_wlast <= p1_s_axi_araddr
acw2_m_axi_wlast < p1_s_axi_arlen
acw2_m_axi_wlast < p1_s_axi_arsize
acw2_m_axi_wlast < p1_s_axi_arcache
acw2_m_axi_wlast <= p2_s_axi_wvalid
acw2_m_axi_wlast <= p2_s_axi_wready
acw2_m_axi_wlast <= orig(tb_aresetn)
acw2_m_axi_wlast < orig(tb1_s_axi_wdata)
acw2_m_axi_wlast < orig(tb2_s_axi_wdata)
acw2_m_axi_wlast < orig(tb2_HW_w_base_addr)
acw2_m_axi_wlast < orig(tb_o_data)
acw2_m_axi_wlast <= orig(acw2_m_axi_awaddr)
acw2_m_axi_wlast <= orig(acw2_m_axi_awlen)
acw2_m_axi_wlast <= orig(acw2_m_axi_awsize)
acw2_m_axi_wlast <= orig(acw2_m_axi_awburst)
acw2_m_axi_wlast <= orig(acw2_m_axi_awcache)
acw2_m_axi_wlast <= orig(acw2_m_axi_wdata)
acw2_m_axi_wlast <= orig(acw2_m_axi_wstrb)
acw2_m_axi_wlast <= orig(acw2_m_axi_wvalid)
acw2_m_axi_wlast <= orig(acw2_m_axi_wready)
acw2_m_axi_wlast <= orig(p1_s_axi_wdata)
acw2_m_axi_wlast <= orig(p1_s_axi_wstrb)
acw2_m_axi_wlast <= orig(p1_s_axi_araddr)
acw2_m_axi_wlast <= orig(p2_s_axi_wvalid)
acw2_m_axi_wlast <= orig(p2_s_axi_wready)
acw2_m_axi_wvalid >= acw2_m_axi_wready
acw2_m_axi_wvalid <= p1_s_axi_araddr
acw2_m_axi_wvalid < p1_s_axi_arlen
acw2_m_axi_wvalid < p1_s_axi_arsize
acw2_m_axi_wvalid < p1_s_axi_arcache
acw2_m_axi_wvalid >= p2_s_axi_awvalid
acw2_m_axi_wvalid >= p2_s_axi_awready
acw2_m_axi_wvalid <= orig(tb_aresetn)
acw2_m_axi_wvalid < orig(tb1_s_axi_wdata)
acw2_m_axi_wvalid < orig(tb2_s_axi_wdata)
acw2_m_axi_wvalid < orig(tb2_HW_w_base_addr)
acw2_m_axi_wvalid < orig(tb_o_data)
acw2_m_axi_wvalid <= orig(acw2_m_axi_awaddr)
acw2_m_axi_wvalid <= orig(acw2_m_axi_awlen)
acw2_m_axi_wvalid <= orig(acw2_m_axi_awsize)
acw2_m_axi_wvalid <= orig(acw2_m_axi_awburst)
acw2_m_axi_wvalid <= orig(acw2_m_axi_awcache)
acw2_m_axi_wvalid >= orig(acw2_m_axi_awvalid)
acw2_m_axi_wvalid >= orig(acw2_m_axi_awready)
acw2_m_axi_wvalid <= orig(acw2_m_axi_wstrb)
acw2_m_axi_wvalid <= orig(p1_s_axi_araddr)
acw2_m_axi_wvalid >= orig(p2_s_axi_awvalid)
acw2_m_axi_wvalid >= orig(p2_s_axi_awready)
acw2_m_axi_wready <= p1_s_axi_wstrb
acw2_m_axi_wready <= p1_s_axi_araddr
acw2_m_axi_wready < p1_s_axi_arlen
acw2_m_axi_wready < p1_s_axi_arsize
acw2_m_axi_wready < p1_s_axi_arcache
acw2_m_axi_wready <= orig(tb_aresetn)
acw2_m_axi_wready < orig(tb1_s_axi_wdata)
acw2_m_axi_wready < orig(tb2_s_axi_wdata)
acw2_m_axi_wready < orig(tb2_HW_w_base_addr)
acw2_m_axi_wready < orig(tb_o_data)
acw2_m_axi_wready <= orig(acw2_m_axi_awaddr)
acw2_m_axi_wready <= orig(acw2_m_axi_awlen)
acw2_m_axi_wready <= orig(acw2_m_axi_awsize)
acw2_m_axi_wready <= orig(acw2_m_axi_awburst)
acw2_m_axi_wready <= orig(acw2_m_axi_awcache)
acw2_m_axi_wready >= orig(acw2_m_axi_awready)
acw2_m_axi_wready <= orig(acw2_m_axi_wstrb)
acw2_m_axi_wready <= orig(acw2_m_axi_wvalid)
acw2_m_axi_wready <= orig(p1_s_axi_wstrb)
acw2_m_axi_wready <= orig(p1_s_axi_araddr)
acw2_m_axi_bvalid <= p1_s_axi_araddr
acw2_m_axi_bvalid < p1_s_axi_arlen
acw2_m_axi_bvalid < p1_s_axi_arsize
acw2_m_axi_bvalid < p1_s_axi_arcache
acw2_m_axi_bvalid <= orig(tb_aresetn)
acw2_m_axi_bvalid < orig(tb1_s_axi_wdata)
acw2_m_axi_bvalid < orig(tb2_s_axi_wdata)
acw2_m_axi_bvalid < orig(tb2_HW_w_base_addr)
acw2_m_axi_bvalid < orig(tb_o_data)
acw2_m_axi_bvalid <= orig(acw2_m_axi_awaddr)
acw2_m_axi_bvalid <= orig(acw2_m_axi_awlen)
acw2_m_axi_bvalid <= orig(acw2_m_axi_awsize)
acw2_m_axi_bvalid <= orig(acw2_m_axi_awburst)
acw2_m_axi_bvalid <= orig(acw2_m_axi_awcache)
acw2_m_axi_bvalid <= orig(p1_s_axi_araddr)
acw2_m_axi_bvalid <= orig(p2_s_axi_bready)
p1_s_axi_awvalid >= p1_s_axi_awready
p1_s_axi_awvalid <= p1_s_axi_wstrb
p1_s_axi_awvalid <= p1_s_axi_wvalid
p1_s_axi_awvalid < p1_s_axi_arlen
p1_s_axi_awvalid < p1_s_axi_arsize
p1_s_axi_awvalid < p1_s_axi_arcache
p1_s_axi_awvalid <= orig(tb_aresetn)
p1_s_axi_awvalid < orig(tb1_s_axi_wdata)
p1_s_axi_awvalid < orig(tb2_s_axi_wdata)
p1_s_axi_awvalid < orig(tb2_HW_w_base_addr)
p1_s_axi_awvalid <= orig(tb2_HW_w_done)
p1_s_axi_awvalid < orig(tb_o_data)
p1_s_axi_awvalid <= orig(acw1_m_axi_awlen)
p1_s_axi_awvalid <= orig(acw1_m_axi_awsize)
p1_s_axi_awvalid <= orig(acw1_m_axi_awburst)
p1_s_axi_awvalid <= orig(acw1_m_axi_awcache)
p1_s_axi_awvalid <= orig(acw1_m_axi_wstrb)
p1_s_axi_awvalid <= orig(acw1_m_axi_wvalid)
p1_s_axi_awvalid <= orig(acw1_m_axi_wready)
p1_s_axi_awvalid <= orig(acw1_m_axi_araddr)
p1_s_axi_awvalid <= orig(acw1_m_axi_arlen)
p1_s_axi_awvalid <= orig(acw1_m_axi_arsize)
p1_s_axi_awvalid <= orig(acw1_m_axi_arburst)
p1_s_axi_awvalid <= orig(acw1_m_axi_arcache)
p1_s_axi_awvalid <= orig(acw2_m_axi_awaddr)
p1_s_axi_awvalid <= orig(acw2_m_axi_awlen)
p1_s_axi_awvalid <= orig(acw2_m_axi_awsize)
p1_s_axi_awvalid <= orig(acw2_m_axi_awburst)
p1_s_axi_awvalid <= orig(acw2_m_axi_awcache)
p1_s_axi_awvalid <= orig(p1_s_axi_wstrb)
p1_s_axi_awready <= p1_s_axi_wstrb
p1_s_axi_awready <= p1_s_axi_wvalid
p1_s_axi_awready < p1_s_axi_arlen
p1_s_axi_awready < p1_s_axi_arsize
p1_s_axi_awready < p1_s_axi_arcache
p1_s_axi_awready <= orig(tb_aresetn)
p1_s_axi_awready < orig(tb1_s_axi_wdata)
p1_s_axi_awready < orig(tb2_s_axi_wdata)
p1_s_axi_awready < orig(tb2_HW_w_base_addr)
p1_s_axi_awready <= orig(tb2_HW_w_done)
p1_s_axi_awready < orig(tb_o_data)
p1_s_axi_awready <= orig(acw1_m_axi_awaddr)
p1_s_axi_awready <= orig(acw1_m_axi_awlen)
p1_s_axi_awready <= orig(acw1_m_axi_awsize)
p1_s_axi_awready <= orig(acw1_m_axi_awburst)
p1_s_axi_awready <= orig(acw1_m_axi_awcache)
p1_s_axi_awready <= orig(acw1_m_axi_awvalid)
p1_s_axi_awready <= orig(acw1_m_axi_wdata)
p1_s_axi_awready <= orig(acw1_m_axi_wstrb)
p1_s_axi_awready <= orig(acw1_m_axi_wvalid)
p1_s_axi_awready <= orig(acw1_m_axi_wready)
p1_s_axi_awready <= orig(acw1_m_axi_araddr)
p1_s_axi_awready <= orig(acw1_m_axi_arlen)
p1_s_axi_awready <= orig(acw1_m_axi_arsize)
p1_s_axi_awready <= orig(acw1_m_axi_arburst)
p1_s_axi_awready <= orig(acw1_m_axi_arcache)
p1_s_axi_awready <= orig(acw2_m_axi_awaddr)
p1_s_axi_awready <= orig(acw2_m_axi_awlen)
p1_s_axi_awready <= orig(acw2_m_axi_awsize)
p1_s_axi_awready <= orig(acw2_m_axi_awburst)
p1_s_axi_awready <= orig(acw2_m_axi_awcache)
p1_s_axi_awready <= orig(p1_s_axi_awvalid)
p1_s_axi_awready <= orig(p1_s_axi_wstrb)
p1_s_axi_awready <= orig(p1_s_axi_wvalid)
p1_s_axi_wdata >= p1_s_axi_wlast
p1_s_axi_wdata >= p1_s_axi_bvalid
p1_s_axi_wdata >= p1_s_axi_bready
p1_s_axi_wdata != p1_s_axi_arlen
p1_s_axi_wdata != p1_s_axi_arsize
p1_s_axi_wdata != p1_s_axi_arcache
p1_s_axi_wdata >= p1_s_axi_rready
p1_s_axi_wdata != orig(tb_aresetn)
p1_s_axi_wdata < orig(tb1_s_axi_wdata)
p1_s_axi_wdata < orig(tb2_s_axi_wdata)
p1_s_axi_wdata >= orig(tb_HW_reset)
p1_s_axi_wdata != orig(tb2_HW_w_base_addr)
p1_s_axi_wdata >= orig(tb1_HW_r_done)
p1_s_axi_wdata >= orig(tb_i_config)
p1_s_axi_wdata != orig(tb_o_data)
p1_s_axi_wdata >= orig(acw1_m_axi_wlast)
p1_s_axi_wdata >= orig(acw1_m_axi_bvalid)
p1_s_axi_wdata >= orig(acw2_m_axi_wlast)
p1_s_axi_wdata >= orig(p1_s_axi_wready)
p1_s_axi_wdata >= orig(p1_s_axi_bready)
p1_s_axi_wdata >= orig(p1_s_axi_rready)
p1_s_axi_wstrb >= p1_s_axi_wlast
p1_s_axi_wstrb >= p1_s_axi_wvalid
p1_s_axi_wstrb >= p1_s_axi_wready
p1_s_axi_wstrb >= p1_s_axi_bvalid
p1_s_axi_wstrb >= p1_s_axi_bready
p1_s_axi_wstrb != p1_s_axi_araddr
p1_s_axi_wstrb != p1_s_axi_arlen
p1_s_axi_wstrb != p1_s_axi_arsize
p1_s_axi_wstrb != p1_s_axi_arcache
p1_s_axi_wstrb >= p1_s_axi_rready
p1_s_axi_wstrb >= p2_s_axi_awvalid
p1_s_axi_wstrb >= p2_s_axi_awready
p1_s_axi_wstrb >= p2_s_axi_wvalid
p1_s_axi_wstrb >= p2_s_axi_wready
p1_s_axi_wstrb != orig(tb_aresetn)
p1_s_axi_wstrb < orig(tb1_s_axi_wdata)
p1_s_axi_wstrb < orig(tb2_s_axi_wdata)
p1_s_axi_wstrb >= orig(tb_HW_reset)
p1_s_axi_wstrb < orig(tb2_HW_w_base_addr)
p1_s_axi_wstrb >= orig(tb1_HW_r_done)
p1_s_axi_wstrb >= orig(tb_i_config)
p1_s_axi_wstrb < orig(tb_o_data)
p1_s_axi_wstrb >= orig(acw1_m_axi_awlen)
p1_s_axi_wstrb >= orig(acw1_m_axi_awsize)
p1_s_axi_wstrb >= orig(acw1_m_axi_awburst)
p1_s_axi_wstrb >= orig(acw1_m_axi_awcache)
p1_s_axi_wstrb >= orig(acw1_m_axi_awvalid)
p1_s_axi_wstrb >= orig(acw1_m_axi_awready)
p1_s_axi_wstrb >= orig(acw1_m_axi_wstrb)
p1_s_axi_wstrb >= orig(acw1_m_axi_wlast)
p1_s_axi_wstrb >= orig(acw1_m_axi_wvalid)
p1_s_axi_wstrb >= orig(acw1_m_axi_wready)
p1_s_axi_wstrb >= orig(acw1_m_axi_bvalid)
p1_s_axi_wstrb >= orig(acw2_m_axi_awready)
p1_s_axi_wstrb >= orig(acw2_m_axi_wlast)
p1_s_axi_wstrb >= orig(acw2_m_axi_wready)
p1_s_axi_wstrb >= orig(p1_s_axi_awvalid)
p1_s_axi_wstrb >= orig(p1_s_axi_awready)
p1_s_axi_wstrb >= orig(p1_s_axi_wvalid)
p1_s_axi_wstrb >= orig(p1_s_axi_wready)
p1_s_axi_wstrb >= orig(p1_s_axi_bready)
p1_s_axi_wstrb != orig(p1_s_axi_araddr)
p1_s_axi_wstrb >= orig(p1_s_axi_rready)
p1_s_axi_wstrb >= orig(p2_s_axi_awvalid)
p1_s_axi_wstrb >= orig(p2_s_axi_awready)
p1_s_axi_wlast < p1_s_axi_arlen
p1_s_axi_wlast < p1_s_axi_arsize
p1_s_axi_wlast < p1_s_axi_arcache
p1_s_axi_wlast <= orig(tb_aresetn)
p1_s_axi_wlast < orig(tb1_s_axi_wdata)
p1_s_axi_wlast < orig(tb2_s_axi_wdata)
p1_s_axi_wlast < orig(tb2_HW_w_base_addr)
p1_s_axi_wlast < orig(tb_o_data)
p1_s_axi_wlast >= orig(acw1_m_axi_wlast)
p1_s_axi_wlast <= orig(acw2_m_axi_awaddr)
p1_s_axi_wlast <= orig(acw2_m_axi_awlen)
p1_s_axi_wlast <= orig(acw2_m_axi_awsize)
p1_s_axi_wlast <= orig(acw2_m_axi_awburst)
p1_s_axi_wlast <= orig(acw2_m_axi_awcache)
p1_s_axi_wlast >= orig(acw2_m_axi_wlast)
p1_s_axi_wlast <= orig(p1_s_axi_wdata)
p1_s_axi_wlast <= orig(p1_s_axi_wstrb)
p1_s_axi_wvalid >= p1_s_axi_wready
p1_s_axi_wvalid < p1_s_axi_arlen
p1_s_axi_wvalid < p1_s_axi_arsize
p1_s_axi_wvalid < p1_s_axi_arcache
p1_s_axi_wvalid <= orig(tb_aresetn)
p1_s_axi_wvalid < orig(tb1_s_axi_wdata)
p1_s_axi_wvalid < orig(tb2_s_axi_wdata)
p1_s_axi_wvalid < orig(tb2_HW_w_base_addr)
p1_s_axi_wvalid <= orig(tb2_HW_w_done)
p1_s_axi_wvalid >= orig(tb_i_config)
p1_s_axi_wvalid < orig(tb_o_data)
p1_s_axi_wvalid <= orig(acw1_m_axi_awlen)
p1_s_axi_wvalid <= orig(acw1_m_axi_awsize)
p1_s_axi_wvalid <= orig(acw1_m_axi_awburst)
p1_s_axi_wvalid <= orig(acw1_m_axi_awcache)
p1_s_axi_wvalid <= orig(acw1_m_axi_wstrb)
p1_s_axi_wvalid >= orig(acw1_m_axi_wlast)
p1_s_axi_wvalid <= orig(acw1_m_axi_wvalid)
p1_s_axi_wvalid <= orig(acw1_m_axi_araddr)
p1_s_axi_wvalid <= orig(acw1_m_axi_arlen)
p1_s_axi_wvalid <= orig(acw1_m_axi_arsize)
p1_s_axi_wvalid <= orig(acw1_m_axi_arburst)
p1_s_axi_wvalid <= orig(acw1_m_axi_arcache)
p1_s_axi_wvalid <= orig(acw2_m_axi_awaddr)
p1_s_axi_wvalid <= orig(acw2_m_axi_awlen)
p1_s_axi_wvalid <= orig(acw2_m_axi_awsize)
p1_s_axi_wvalid <= orig(acw2_m_axi_awburst)
p1_s_axi_wvalid <= orig(acw2_m_axi_awcache)
p1_s_axi_wvalid >= orig(p1_s_axi_awvalid)
p1_s_axi_wvalid >= orig(p1_s_axi_awready)
p1_s_axi_wvalid <= orig(p1_s_axi_wstrb)
p1_s_axi_wready < p1_s_axi_arlen
p1_s_axi_wready < p1_s_axi_arsize
p1_s_axi_wready < p1_s_axi_arcache
p1_s_axi_wready <= orig(tb_aresetn)
p1_s_axi_wready < orig(tb1_s_axi_wdata)
p1_s_axi_wready < orig(tb2_s_axi_wdata)
p1_s_axi_wready < orig(tb2_HW_w_base_addr)
p1_s_axi_wready <= orig(tb2_HW_w_done)
p1_s_axi_wready >= orig(tb_i_config)
p1_s_axi_wready < orig(tb_o_data)
p1_s_axi_wready <= orig(acw1_m_axi_awaddr)
p1_s_axi_wready <= orig(acw1_m_axi_awlen)
p1_s_axi_wready <= orig(acw1_m_axi_awsize)
p1_s_axi_wready <= orig(acw1_m_axi_awburst)
p1_s_axi_wready <= orig(acw1_m_axi_awcache)
p1_s_axi_wready <= orig(acw1_m_axi_awvalid)
p1_s_axi_wready <= orig(acw1_m_axi_wdata)
p1_s_axi_wready <= orig(acw1_m_axi_wstrb)
p1_s_axi_wready >= orig(acw1_m_axi_wlast)
p1_s_axi_wready <= orig(acw1_m_axi_wvalid)
p1_s_axi_wready <= orig(acw1_m_axi_araddr)
p1_s_axi_wready <= orig(acw1_m_axi_arlen)
p1_s_axi_wready <= orig(acw1_m_axi_arsize)
p1_s_axi_wready <= orig(acw1_m_axi_arburst)
p1_s_axi_wready <= orig(acw1_m_axi_arcache)
p1_s_axi_wready <= orig(acw2_m_axi_awaddr)
p1_s_axi_wready <= orig(acw2_m_axi_awlen)
p1_s_axi_wready <= orig(acw2_m_axi_awsize)
p1_s_axi_wready <= orig(acw2_m_axi_awburst)
p1_s_axi_wready <= orig(acw2_m_axi_awcache)
p1_s_axi_wready >= orig(p1_s_axi_awready)
p1_s_axi_wready <= orig(p1_s_axi_wstrb)
p1_s_axi_wready <= orig(p1_s_axi_wvalid)
p1_s_axi_bvalid <= p1_s_axi_bready
p1_s_axi_bvalid < p1_s_axi_arlen
p1_s_axi_bvalid < p1_s_axi_arsize
p1_s_axi_bvalid < p1_s_axi_arcache
p1_s_axi_bvalid <= orig(tb_aresetn)
p1_s_axi_bvalid < orig(tb1_s_axi_wdata)
p1_s_axi_bvalid < orig(tb2_s_axi_wdata)
p1_s_axi_bvalid <= orig(tb1_HW_w_start)
p1_s_axi_bvalid < orig(tb2_HW_w_base_addr)
p1_s_axi_bvalid <= orig(tb2_HW_w_done)
p1_s_axi_bvalid < orig(tb_o_data)
p1_s_axi_bvalid <= orig(acw1_m_axi_awaddr)
p1_s_axi_bvalid <= orig(acw1_m_axi_awlen)
p1_s_axi_bvalid <= orig(acw1_m_axi_awsize)
p1_s_axi_bvalid <= orig(acw1_m_axi_awburst)
p1_s_axi_bvalid <= orig(acw1_m_axi_awcache)
p1_s_axi_bvalid <= orig(acw1_m_axi_awvalid)
p1_s_axi_bvalid <= orig(acw1_m_axi_wdata)
p1_s_axi_bvalid <= orig(acw1_m_axi_wstrb)
p1_s_axi_bvalid <= orig(acw1_m_axi_wvalid)
p1_s_axi_bvalid <= orig(acw1_m_axi_araddr)
p1_s_axi_bvalid <= orig(acw1_m_axi_arlen)
p1_s_axi_bvalid <= orig(acw1_m_axi_arsize)
p1_s_axi_bvalid <= orig(acw1_m_axi_arburst)
p1_s_axi_bvalid <= orig(acw1_m_axi_arcache)
p1_s_axi_bvalid <= orig(acw2_m_axi_awaddr)
p1_s_axi_bvalid <= orig(acw2_m_axi_awlen)
p1_s_axi_bvalid <= orig(acw2_m_axi_awsize)
p1_s_axi_bvalid <= orig(acw2_m_axi_awburst)
p1_s_axi_bvalid <= orig(acw2_m_axi_awcache)
p1_s_axi_bvalid <= orig(p1_s_axi_wdata)
p1_s_axi_bvalid <= orig(p1_s_axi_wstrb)
p1_s_axi_bvalid <= orig(p1_s_axi_wlast)
p1_s_axi_bvalid <= orig(p1_s_axi_wvalid)
p1_s_axi_bvalid <= orig(p1_s_axi_wready)
p1_s_axi_bvalid <= orig(p1_s_axi_bready)
p1_s_axi_bready < p1_s_axi_arlen
p1_s_axi_bready < p1_s_axi_arsize
p1_s_axi_bready < p1_s_axi_arcache
p1_s_axi_bready <= orig(tb_aresetn)
p1_s_axi_bready < orig(tb1_s_axi_wdata)
p1_s_axi_bready < orig(tb2_s_axi_wdata)
p1_s_axi_bready < orig(tb2_HW_w_base_addr)
p1_s_axi_bready <= orig(tb2_HW_w_done)
p1_s_axi_bready < orig(tb_o_data)
p1_s_axi_bready <= orig(acw1_m_axi_awaddr)
p1_s_axi_bready <= orig(acw1_m_axi_awlen)
p1_s_axi_bready <= orig(acw1_m_axi_awsize)
p1_s_axi_bready <= orig(acw1_m_axi_awburst)
p1_s_axi_bready <= orig(acw1_m_axi_awcache)
p1_s_axi_bready <= orig(acw1_m_axi_awvalid)
p1_s_axi_bready <= orig(acw1_m_axi_wdata)
p1_s_axi_bready <= orig(acw1_m_axi_wstrb)
p1_s_axi_bready >= orig(acw1_m_axi_wlast)
p1_s_axi_bready <= orig(acw1_m_axi_wvalid)
p1_s_axi_bready <= orig(acw1_m_axi_araddr)
p1_s_axi_bready <= orig(acw1_m_axi_arlen)
p1_s_axi_bready <= orig(acw1_m_axi_arsize)
p1_s_axi_bready <= orig(acw1_m_axi_arburst)
p1_s_axi_bready <= orig(acw1_m_axi_arcache)
p1_s_axi_bready <= orig(acw2_m_axi_awaddr)
p1_s_axi_bready <= orig(acw2_m_axi_awlen)
p1_s_axi_bready <= orig(acw2_m_axi_awsize)
p1_s_axi_bready <= orig(acw2_m_axi_awburst)
p1_s_axi_bready <= orig(acw2_m_axi_awcache)
p1_s_axi_bready <= orig(p1_s_axi_wdata)
p1_s_axi_bready <= orig(p1_s_axi_wstrb)
p1_s_axi_bready <= orig(p1_s_axi_wvalid)
p1_s_axi_bready <= orig(p1_s_axi_wready)
p1_s_axi_araddr != p1_s_axi_arlen
p1_s_axi_araddr != p1_s_axi_arsize
p1_s_axi_araddr % p1_s_axi_arsize == 0
p1_s_axi_araddr != p1_s_axi_arcache
p1_s_axi_araddr >= p1_s_axi_rready
p1_s_axi_araddr >= p2_s_axi_awvalid
p1_s_axi_araddr >= p2_s_axi_awready
p1_s_axi_araddr >= p2_s_axi_wvalid
p1_s_axi_araddr >= p2_s_axi_wready
p1_s_axi_araddr >= p2_s_axi_bvalid
p1_s_axi_araddr >= p2_s_axi_bready
p1_s_axi_araddr >= p2_s_axi_arvalid
p1_s_axi_araddr >= p2_s_axi_arready
p1_s_axi_araddr >= p2_s_axi_rvalid
p1_s_axi_araddr >= p2_s_axi_rready
p1_s_axi_araddr != orig(tb_aresetn)
p1_s_axi_araddr >= orig(tb1_s_axi_awaddr)
p1_s_axi_araddr >= orig(tb1_s_axi_awvalid)
p1_s_axi_araddr < orig(tb1_s_axi_wdata)
p1_s_axi_araddr >= orig(tb1_s_axi_wvalid)
p1_s_axi_araddr >= orig(tb1_s_axi_bvalid)
p1_s_axi_araddr >= orig(tb2_s_axi_awaddr)
p1_s_axi_araddr >= orig(tb2_s_axi_awvalid)
p1_s_axi_araddr < orig(tb2_s_axi_wdata)
p1_s_axi_araddr >= orig(tb2_s_axi_wvalid)
p1_s_axi_araddr >= orig(tb2_s_axi_bvalid)
p1_s_axi_araddr >= orig(tb1_HW_r_start)
p1_s_axi_araddr != orig(tb1_HW_w_start)
p1_s_axi_araddr >= orig(tb2_HW_w_start)
p1_s_axi_araddr >= orig(tb_HW_reset)
p1_s_axi_araddr >= orig(tb1_HW_r_base_addr)
p1_s_axi_araddr >= orig(tb1_HW_r_done)
p1_s_axi_araddr != orig(tb2_HW_w_done)
p1_s_axi_araddr >= orig(tb_i_config)
p1_s_axi_araddr < orig(tb_o_data)
p1_s_axi_araddr != orig(acw1_m_axi_awlen)
p1_s_axi_araddr != orig(acw1_m_axi_awsize)
p1_s_axi_araddr != orig(acw1_m_axi_awburst)
p1_s_axi_araddr != orig(acw1_m_axi_awcache)
p1_s_axi_araddr != orig(acw1_m_axi_wstrb)
p1_s_axi_araddr != orig(acw1_m_axi_wvalid)
p1_s_axi_araddr != orig(acw1_m_axi_arlen)
p1_s_axi_araddr != orig(acw1_m_axi_arsize)
p1_s_axi_araddr != orig(acw1_m_axi_arburst)
p1_s_axi_araddr != orig(acw1_m_axi_arcache)
p1_s_axi_araddr != orig(acw1_m_axi_arvalid)
p1_s_axi_araddr >= orig(acw1_m_axi_arready)
p1_s_axi_araddr != orig(acw2_m_axi_awlen)
p1_s_axi_araddr != orig(acw2_m_axi_awsize)
p1_s_axi_araddr != orig(acw2_m_axi_awburst)
p1_s_axi_araddr != orig(acw2_m_axi_awcache)
p1_s_axi_araddr >= orig(acw2_m_axi_awvalid)
p1_s_axi_araddr >= orig(acw2_m_axi_awready)
p1_s_axi_araddr >= orig(acw2_m_axi_wstrb)
p1_s_axi_araddr >= orig(acw2_m_axi_wlast)
p1_s_axi_araddr >= orig(acw2_m_axi_wvalid)
p1_s_axi_araddr >= orig(acw2_m_axi_wready)
p1_s_axi_araddr >= orig(acw2_m_axi_bvalid)
p1_s_axi_araddr != orig(p1_s_axi_wstrb)
p1_s_axi_araddr >= orig(p1_s_axi_rready)
p1_s_axi_araddr >= orig(p2_s_axi_awvalid)
p1_s_axi_araddr >= orig(p2_s_axi_awready)
p1_s_axi_araddr >= orig(p2_s_axi_wvalid)
p1_s_axi_araddr >= orig(p2_s_axi_wready)
p1_s_axi_araddr >= orig(p2_s_axi_bready)
p1_s_axi_araddr >= orig(p2_s_axi_arvalid)
p1_s_axi_araddr >= orig(p2_s_axi_rready)
p1_s_axi_arlen > p1_s_axi_rready
p1_s_axi_arlen > p2_s_axi_awvalid
p1_s_axi_arlen > p2_s_axi_awready
p1_s_axi_arlen > p2_s_axi_wvalid
p1_s_axi_arlen > p2_s_axi_wready
p1_s_axi_arlen > p2_s_axi_bvalid
p1_s_axi_arlen > p2_s_axi_bready
p1_s_axi_arlen > p2_s_axi_arvalid
p1_s_axi_arlen > p2_s_axi_arready
p1_s_axi_arlen != p2_s_axi_rdata
p1_s_axi_arlen > p2_s_axi_rvalid
p1_s_axi_arlen > p2_s_axi_rready
p1_s_axi_arlen > orig(tb_aresetn)
p1_s_axi_arlen != orig(tb1_s_axi_awaddr)
p1_s_axi_arlen > orig(tb1_s_axi_awvalid)
p1_s_axi_arlen < orig(tb1_s_axi_wdata)
p1_s_axi_arlen > orig(tb1_s_axi_wvalid)
p1_s_axi_arlen > orig(tb1_s_axi_bvalid)
p1_s_axi_arlen != orig(tb2_s_axi_awaddr)
p1_s_axi_arlen > orig(tb2_s_axi_awvalid)
p1_s_axi_arlen < orig(tb2_s_axi_wdata)
p1_s_axi_arlen > orig(tb2_s_axi_wvalid)
p1_s_axi_arlen > orig(tb2_s_axi_bvalid)
p1_s_axi_arlen > orig(tb1_HW_r_start)
p1_s_axi_arlen > orig(tb1_HW_w_start)
p1_s_axi_arlen > orig(tb2_HW_w_start)
p1_s_axi_arlen > orig(tb_HW_reset)
p1_s_axi_arlen != orig(tb1_HW_r_base_addr)
p1_s_axi_arlen < orig(tb2_HW_w_base_addr)
p1_s_axi_arlen > orig(tb1_HW_r_done)
p1_s_axi_arlen > orig(tb2_HW_w_done)
p1_s_axi_arlen > orig(tb_i_config)
p1_s_axi_arlen < orig(tb_o_data)
p1_s_axi_arlen != orig(acw1_m_axi_awaddr)
p1_s_axi_arlen >= orig(acw1_m_axi_awlen)
p1_s_axi_arlen > orig(acw1_m_axi_awsize)
p1_s_axi_arlen > orig(acw1_m_axi_awburst)
p1_s_axi_arlen > orig(acw1_m_axi_awcache)
p1_s_axi_arlen > orig(acw1_m_axi_awvalid)
p1_s_axi_arlen > orig(acw1_m_axi_awready)
p1_s_axi_arlen != orig(acw1_m_axi_wdata)
p1_s_axi_arlen != orig(acw1_m_axi_wstrb)
p1_s_axi_arlen > orig(acw1_m_axi_wlast)
p1_s_axi_arlen > orig(acw1_m_axi_wvalid)
p1_s_axi_arlen > orig(acw1_m_axi_wready)
p1_s_axi_arlen > orig(acw1_m_axi_bvalid)
p1_s_axi_arlen != orig(acw1_m_axi_araddr)
p1_s_axi_arlen >= orig(acw1_m_axi_arlen)
p1_s_axi_arlen > orig(acw1_m_axi_arsize)
p1_s_axi_arlen > orig(acw1_m_axi_arburst)
p1_s_axi_arlen > orig(acw1_m_axi_arcache)
p1_s_axi_arlen > orig(acw1_m_axi_arvalid)
p1_s_axi_arlen > orig(acw1_m_axi_arready)
p1_s_axi_arlen != orig(acw2_m_axi_awaddr)
p1_s_axi_arlen >= orig(acw2_m_axi_awlen)
p1_s_axi_arlen > orig(acw2_m_axi_awsize)
p1_s_axi_arlen > orig(acw2_m_axi_awburst)
p1_s_axi_arlen > orig(acw2_m_axi_awcache)
p1_s_axi_arlen > orig(acw2_m_axi_awvalid)
p1_s_axi_arlen > orig(acw2_m_axi_awready)
p1_s_axi_arlen != orig(acw2_m_axi_wdata)
p1_s_axi_arlen != orig(acw2_m_axi_wstrb)
p1_s_axi_arlen > orig(acw2_m_axi_wlast)
p1_s_axi_arlen > orig(acw2_m_axi_wvalid)
p1_s_axi_arlen > orig(acw2_m_axi_wready)
p1_s_axi_arlen > orig(acw2_m_axi_bvalid)
p1_s_axi_arlen > orig(p1_s_axi_awvalid)
p1_s_axi_arlen > orig(p1_s_axi_awready)
p1_s_axi_arlen != orig(p1_s_axi_wdata)
p1_s_axi_arlen != orig(p1_s_axi_wstrb)
p1_s_axi_arlen > orig(p1_s_axi_wlast)
p1_s_axi_arlen > orig(p1_s_axi_wvalid)
p1_s_axi_arlen > orig(p1_s_axi_wready)
p1_s_axi_arlen > orig(p1_s_axi_bready)
p1_s_axi_arlen != orig(p1_s_axi_araddr)
p1_s_axi_arlen > orig(p1_s_axi_rready)
p1_s_axi_arlen > orig(p2_s_axi_awvalid)
p1_s_axi_arlen > orig(p2_s_axi_awready)
p1_s_axi_arlen > orig(p2_s_axi_wvalid)
p1_s_axi_arlen > orig(p2_s_axi_wready)
p1_s_axi_arlen > orig(p2_s_axi_bready)
p1_s_axi_arlen > orig(p2_s_axi_arvalid)
p1_s_axi_arlen > orig(p2_s_axi_rready)
p1_s_axi_arsize > p1_s_axi_rready
p1_s_axi_arsize > p2_s_axi_awvalid
p1_s_axi_arsize > p2_s_axi_awready
p1_s_axi_arsize > p2_s_axi_wvalid
p1_s_axi_arsize > p2_s_axi_wready
p1_s_axi_arsize > p2_s_axi_bvalid
p1_s_axi_arsize > p2_s_axi_bready
p1_s_axi_arsize > p2_s_axi_arvalid
p1_s_axi_arsize > p2_s_axi_arready
p1_s_axi_arsize != p2_s_axi_rdata
p1_s_axi_arsize > p2_s_axi_rvalid
p1_s_axi_arsize > p2_s_axi_rready
p1_s_axi_arsize > orig(tb_aresetn)
p1_s_axi_arsize != orig(tb1_s_axi_awaddr)
p1_s_axi_arsize > orig(tb1_s_axi_awvalid)
p1_s_axi_arsize < orig(tb1_s_axi_wdata)
p1_s_axi_arsize > orig(tb1_s_axi_wvalid)
p1_s_axi_arsize > orig(tb1_s_axi_bvalid)
p1_s_axi_arsize != orig(tb2_s_axi_awaddr)
p1_s_axi_arsize > orig(tb2_s_axi_awvalid)
p1_s_axi_arsize < orig(tb2_s_axi_wdata)
p1_s_axi_arsize > orig(tb2_s_axi_wvalid)
p1_s_axi_arsize > orig(tb2_s_axi_bvalid)
p1_s_axi_arsize > orig(tb1_HW_r_start)
p1_s_axi_arsize > orig(tb1_HW_w_start)
p1_s_axi_arsize > orig(tb2_HW_w_start)
p1_s_axi_arsize > orig(tb_HW_reset)
p1_s_axi_arsize != orig(tb1_HW_r_base_addr)
p1_s_axi_arsize < orig(tb2_HW_w_base_addr)
p1_s_axi_arsize > orig(tb1_HW_r_done)
p1_s_axi_arsize > orig(tb2_HW_w_done)
p1_s_axi_arsize > orig(tb_i_config)
p1_s_axi_arsize < orig(tb_o_data)
orig(acw1_m_axi_awaddr) % p1_s_axi_arsize == 0
p1_s_axi_arsize != orig(acw1_m_axi_awaddr)
p1_s_axi_arsize != orig(acw1_m_axi_awlen)
p1_s_axi_arsize >= orig(acw1_m_axi_awsize)
p1_s_axi_arsize > orig(acw1_m_axi_awburst)
p1_s_axi_arsize != orig(acw1_m_axi_awcache)
p1_s_axi_arsize > orig(acw1_m_axi_awvalid)
p1_s_axi_arsize > orig(acw1_m_axi_awready)
p1_s_axi_arsize != orig(acw1_m_axi_wdata)
p1_s_axi_arsize != orig(acw1_m_axi_wstrb)
p1_s_axi_arsize > orig(acw1_m_axi_wlast)
p1_s_axi_arsize > orig(acw1_m_axi_wvalid)
p1_s_axi_arsize > orig(acw1_m_axi_wready)
p1_s_axi_arsize > orig(acw1_m_axi_bvalid)
orig(acw1_m_axi_araddr) % p1_s_axi_arsize == 0
p1_s_axi_arsize != orig(acw1_m_axi_araddr)
p1_s_axi_arsize != orig(acw1_m_axi_arlen)
p1_s_axi_arsize >= orig(acw1_m_axi_arsize)
p1_s_axi_arsize > orig(acw1_m_axi_arburst)
p1_s_axi_arsize != orig(acw1_m_axi_arcache)
p1_s_axi_arsize > orig(acw1_m_axi_arvalid)
p1_s_axi_arsize > orig(acw1_m_axi_arready)
orig(acw2_m_axi_awaddr) % p1_s_axi_arsize == 0
p1_s_axi_arsize != orig(acw2_m_axi_awaddr)
p1_s_axi_arsize != orig(acw2_m_axi_awlen)
p1_s_axi_arsize >= orig(acw2_m_axi_awsize)
p1_s_axi_arsize > orig(acw2_m_axi_awburst)
p1_s_axi_arsize != orig(acw2_m_axi_awcache)
p1_s_axi_arsize > orig(acw2_m_axi_awvalid)
p1_s_axi_arsize > orig(acw2_m_axi_awready)
p1_s_axi_arsize != orig(acw2_m_axi_wdata)
p1_s_axi_arsize != orig(acw2_m_axi_wstrb)
p1_s_axi_arsize > orig(acw2_m_axi_wlast)
p1_s_axi_arsize > orig(acw2_m_axi_wvalid)
p1_s_axi_arsize > orig(acw2_m_axi_wready)
p1_s_axi_arsize > orig(acw2_m_axi_bvalid)
p1_s_axi_arsize > orig(p1_s_axi_awvalid)
p1_s_axi_arsize > orig(p1_s_axi_awready)
p1_s_axi_arsize != orig(p1_s_axi_wdata)
p1_s_axi_arsize != orig(p1_s_axi_wstrb)
p1_s_axi_arsize > orig(p1_s_axi_wlast)
p1_s_axi_arsize > orig(p1_s_axi_wvalid)
p1_s_axi_arsize > orig(p1_s_axi_wready)
p1_s_axi_arsize > orig(p1_s_axi_bready)
orig(p1_s_axi_araddr) % p1_s_axi_arsize == 0
p1_s_axi_arsize != orig(p1_s_axi_araddr)
p1_s_axi_arsize > orig(p1_s_axi_rready)
p1_s_axi_arsize > orig(p2_s_axi_awvalid)
p1_s_axi_arsize > orig(p2_s_axi_awready)
p1_s_axi_arsize > orig(p2_s_axi_wvalid)
p1_s_axi_arsize > orig(p2_s_axi_wready)
p1_s_axi_arsize > orig(p2_s_axi_bready)
p1_s_axi_arsize > orig(p2_s_axi_arvalid)
p1_s_axi_arsize > orig(p2_s_axi_rready)
p1_s_axi_arcache > p1_s_axi_rready
p1_s_axi_arcache > p2_s_axi_awvalid
p1_s_axi_arcache > p2_s_axi_awready
p1_s_axi_arcache > p2_s_axi_wvalid
p1_s_axi_arcache > p2_s_axi_wready
p1_s_axi_arcache > p2_s_axi_bvalid
p1_s_axi_arcache > p2_s_axi_bready
p1_s_axi_arcache > p2_s_axi_arvalid
p1_s_axi_arcache > p2_s_axi_arready
p1_s_axi_arcache != p2_s_axi_rdata
p1_s_axi_arcache > p2_s_axi_rvalid
p1_s_axi_arcache > p2_s_axi_rready
p1_s_axi_arcache > orig(tb_aresetn)
p1_s_axi_arcache != orig(tb1_s_axi_awaddr)
p1_s_axi_arcache > orig(tb1_s_axi_awvalid)
p1_s_axi_arcache < orig(tb1_s_axi_wdata)
p1_s_axi_arcache > orig(tb1_s_axi_wvalid)
p1_s_axi_arcache > orig(tb1_s_axi_bvalid)
p1_s_axi_arcache != orig(tb2_s_axi_awaddr)
p1_s_axi_arcache > orig(tb2_s_axi_awvalid)
p1_s_axi_arcache < orig(tb2_s_axi_wdata)
p1_s_axi_arcache > orig(tb2_s_axi_wvalid)
p1_s_axi_arcache > orig(tb2_s_axi_bvalid)
p1_s_axi_arcache > orig(tb1_HW_r_start)
p1_s_axi_arcache > orig(tb1_HW_w_start)
p1_s_axi_arcache > orig(tb2_HW_w_start)
p1_s_axi_arcache > orig(tb_HW_reset)
p1_s_axi_arcache != orig(tb1_HW_r_base_addr)
p1_s_axi_arcache < orig(tb2_HW_w_base_addr)
p1_s_axi_arcache > orig(tb1_HW_r_done)
p1_s_axi_arcache > orig(tb2_HW_w_done)
p1_s_axi_arcache > orig(tb_i_config)
p1_s_axi_arcache < orig(tb_o_data)
orig(acw1_m_axi_awaddr) % p1_s_axi_arcache == 0
p1_s_axi_arcache != orig(acw1_m_axi_awaddr)
p1_s_axi_arcache != orig(acw1_m_axi_awlen)
p1_s_axi_arcache > orig(acw1_m_axi_awsize)
p1_s_axi_arcache > orig(acw1_m_axi_awburst)
p1_s_axi_arcache >= orig(acw1_m_axi_awcache)
p1_s_axi_arcache > orig(acw1_m_axi_awvalid)
p1_s_axi_arcache > orig(acw1_m_axi_awready)
p1_s_axi_arcache != orig(acw1_m_axi_wdata)
p1_s_axi_arcache != orig(acw1_m_axi_wstrb)
p1_s_axi_arcache > orig(acw1_m_axi_wlast)
p1_s_axi_arcache > orig(acw1_m_axi_wvalid)
p1_s_axi_arcache > orig(acw1_m_axi_wready)
p1_s_axi_arcache > orig(acw1_m_axi_bvalid)
p1_s_axi_arcache != orig(acw1_m_axi_araddr)
p1_s_axi_arcache != orig(acw1_m_axi_arlen)
p1_s_axi_arcache > orig(acw1_m_axi_arsize)
p1_s_axi_arcache > orig(acw1_m_axi_arburst)
p1_s_axi_arcache >= orig(acw1_m_axi_arcache)
p1_s_axi_arcache > orig(acw1_m_axi_arvalid)
p1_s_axi_arcache > orig(acw1_m_axi_arready)
p1_s_axi_arcache != orig(acw2_m_axi_awaddr)
p1_s_axi_arcache != orig(acw2_m_axi_awlen)
p1_s_axi_arcache > orig(acw2_m_axi_awsize)
p1_s_axi_arcache > orig(acw2_m_axi_awburst)
p1_s_axi_arcache >= orig(acw2_m_axi_awcache)
p1_s_axi_arcache > orig(acw2_m_axi_awvalid)
p1_s_axi_arcache > orig(acw2_m_axi_awready)
p1_s_axi_arcache != orig(acw2_m_axi_wdata)
p1_s_axi_arcache != orig(acw2_m_axi_wstrb)
p1_s_axi_arcache > orig(acw2_m_axi_wlast)
p1_s_axi_arcache > orig(acw2_m_axi_wvalid)
p1_s_axi_arcache > orig(acw2_m_axi_wready)
p1_s_axi_arcache > orig(acw2_m_axi_bvalid)
p1_s_axi_arcache > orig(p1_s_axi_awvalid)
p1_s_axi_arcache > orig(p1_s_axi_awready)
p1_s_axi_arcache != orig(p1_s_axi_wdata)
p1_s_axi_arcache != orig(p1_s_axi_wstrb)
p1_s_axi_arcache > orig(p1_s_axi_wlast)
p1_s_axi_arcache > orig(p1_s_axi_wvalid)
p1_s_axi_arcache > orig(p1_s_axi_wready)
p1_s_axi_arcache > orig(p1_s_axi_bready)
p1_s_axi_arcache != orig(p1_s_axi_araddr)
p1_s_axi_arcache > orig(p1_s_axi_rready)
p1_s_axi_arcache > orig(p2_s_axi_awvalid)
p1_s_axi_arcache > orig(p2_s_axi_awready)
p1_s_axi_arcache > orig(p2_s_axi_wvalid)
p1_s_axi_arcache > orig(p2_s_axi_wready)
p1_s_axi_arcache > orig(p2_s_axi_bready)
p1_s_axi_arcache > orig(p2_s_axi_arvalid)
p1_s_axi_arcache > orig(p2_s_axi_rready)
p1_s_axi_rready <= orig(tb_aresetn)
p1_s_axi_rready < orig(tb1_s_axi_wdata)
p1_s_axi_rready < orig(tb2_s_axi_wdata)
p1_s_axi_rready <= orig(tb1_HW_w_start)
p1_s_axi_rready < orig(tb2_HW_w_base_addr)
p1_s_axi_rready <= orig(tb2_HW_w_done)
p1_s_axi_rready < orig(tb_o_data)
p1_s_axi_rready <= orig(acw1_m_axi_awaddr)
p1_s_axi_rready <= orig(acw1_m_axi_awlen)
p1_s_axi_rready <= orig(acw1_m_axi_awsize)
p1_s_axi_rready <= orig(acw1_m_axi_awburst)
p1_s_axi_rready <= orig(acw1_m_axi_awcache)
p1_s_axi_rready <= orig(acw1_m_axi_awvalid)
p1_s_axi_rready <= orig(acw1_m_axi_wdata)
p1_s_axi_rready <= orig(acw1_m_axi_wstrb)
p1_s_axi_rready <= orig(acw1_m_axi_wvalid)
p1_s_axi_rready <= orig(acw1_m_axi_araddr)
p1_s_axi_rready <= orig(acw1_m_axi_arlen)
p1_s_axi_rready <= orig(acw1_m_axi_arsize)
p1_s_axi_rready <= orig(acw1_m_axi_arburst)
p1_s_axi_rready <= orig(acw1_m_axi_arcache)
p1_s_axi_rready <= orig(acw1_m_axi_arvalid)
p1_s_axi_rready <= orig(acw1_m_axi_arready)
p1_s_axi_rready <= orig(acw2_m_axi_awaddr)
p1_s_axi_rready <= orig(acw2_m_axi_awlen)
p1_s_axi_rready <= orig(acw2_m_axi_awsize)
p1_s_axi_rready <= orig(acw2_m_axi_awburst)
p1_s_axi_rready <= orig(acw2_m_axi_awcache)
p1_s_axi_rready <= orig(p1_s_axi_wdata)
p1_s_axi_rready <= orig(p1_s_axi_wstrb)
p1_s_axi_rready <= orig(p1_s_axi_araddr)
p2_s_axi_awvalid >= p2_s_axi_awready
p2_s_axi_awvalid <= p2_s_axi_wvalid
p2_s_axi_awvalid <= orig(tb_aresetn)
p2_s_axi_awvalid < orig(tb1_s_axi_wdata)
p2_s_axi_awvalid < orig(tb2_s_axi_wdata)
p2_s_axi_awvalid < orig(tb2_HW_w_base_addr)
p2_s_axi_awvalid < orig(tb_o_data)
p2_s_axi_awvalid <= orig(acw2_m_axi_awaddr)
p2_s_axi_awvalid <= orig(acw2_m_axi_awlen)
p2_s_axi_awvalid <= orig(acw2_m_axi_awsize)
p2_s_axi_awvalid <= orig(acw2_m_axi_awburst)
p2_s_axi_awvalid <= orig(acw2_m_axi_awcache)
p2_s_axi_awvalid <= orig(acw2_m_axi_wstrb)
p2_s_axi_awvalid <= orig(acw2_m_axi_wvalid)
p2_s_axi_awvalid <= orig(acw2_m_axi_wready)
p2_s_axi_awvalid <= orig(p1_s_axi_wstrb)
p2_s_axi_awvalid <= orig(p1_s_axi_araddr)
p2_s_axi_awready <= p2_s_axi_wvalid
p2_s_axi_awready <= orig(tb_aresetn)
p2_s_axi_awready < orig(tb1_s_axi_wdata)
p2_s_axi_awready < orig(tb2_s_axi_wdata)
p2_s_axi_awready < orig(tb2_HW_w_base_addr)
p2_s_axi_awready < orig(tb_o_data)
p2_s_axi_awready <= orig(acw2_m_axi_awaddr)
p2_s_axi_awready <= orig(acw2_m_axi_awlen)
p2_s_axi_awready <= orig(acw2_m_axi_awsize)
p2_s_axi_awready <= orig(acw2_m_axi_awburst)
p2_s_axi_awready <= orig(acw2_m_axi_awcache)
p2_s_axi_awready <= orig(acw2_m_axi_wdata)
p2_s_axi_awready <= orig(acw2_m_axi_wstrb)
p2_s_axi_awready <= orig(acw2_m_axi_wvalid)
p2_s_axi_awready <= orig(acw2_m_axi_wready)
p2_s_axi_awready <= orig(p1_s_axi_wstrb)
p2_s_axi_awready <= orig(p1_s_axi_araddr)
p2_s_axi_awready <= orig(p2_s_axi_awvalid)
p2_s_axi_awready <= orig(p2_s_axi_wvalid)
p2_s_axi_wvalid >= p2_s_axi_wready
p2_s_axi_wvalid <= orig(tb_aresetn)
p2_s_axi_wvalid < orig(tb1_s_axi_wdata)
p2_s_axi_wvalid < orig(tb2_s_axi_wdata)
p2_s_axi_wvalid < orig(tb2_HW_w_base_addr)
p2_s_axi_wvalid < orig(tb_o_data)
p2_s_axi_wvalid <= orig(acw2_m_axi_awaddr)
p2_s_axi_wvalid <= orig(acw2_m_axi_awlen)
p2_s_axi_wvalid <= orig(acw2_m_axi_awsize)
p2_s_axi_wvalid <= orig(acw2_m_axi_awburst)
p2_s_axi_wvalid <= orig(acw2_m_axi_awcache)
p2_s_axi_wvalid <= orig(acw2_m_axi_wstrb)
p2_s_axi_wvalid >= orig(acw2_m_axi_wlast)
p2_s_axi_wvalid <= orig(acw2_m_axi_wvalid)
p2_s_axi_wvalid >= orig(acw2_m_axi_wready)
p2_s_axi_wvalid <= orig(p1_s_axi_wstrb)
p2_s_axi_wvalid <= orig(p1_s_axi_araddr)
p2_s_axi_wvalid >= orig(p2_s_axi_awvalid)
p2_s_axi_wvalid >= orig(p2_s_axi_awready)
p2_s_axi_wready <= orig(tb_aresetn)
p2_s_axi_wready < orig(tb1_s_axi_wdata)
p2_s_axi_wready < orig(tb2_s_axi_wdata)
p2_s_axi_wready < orig(tb2_HW_w_base_addr)
p2_s_axi_wready < orig(tb_o_data)
p2_s_axi_wready <= orig(acw2_m_axi_awaddr)
p2_s_axi_wready <= orig(acw2_m_axi_awlen)
p2_s_axi_wready <= orig(acw2_m_axi_awsize)
p2_s_axi_wready <= orig(acw2_m_axi_awburst)
p2_s_axi_wready <= orig(acw2_m_axi_awcache)
p2_s_axi_wready <= orig(acw2_m_axi_wdata)
p2_s_axi_wready <= orig(acw2_m_axi_wstrb)
p2_s_axi_wready >= orig(acw2_m_axi_wlast)
p2_s_axi_wready <= orig(acw2_m_axi_wvalid)
p2_s_axi_wready <= orig(p1_s_axi_wstrb)
p2_s_axi_wready <= orig(p1_s_axi_araddr)
p2_s_axi_wready >= orig(p2_s_axi_awready)
p2_s_axi_wready <= orig(p2_s_axi_wvalid)
p2_s_axi_bvalid <= p2_s_axi_bready
p2_s_axi_bvalid <= orig(tb_aresetn)
p2_s_axi_bvalid < orig(tb1_s_axi_wdata)
p2_s_axi_bvalid < orig(tb2_s_axi_wdata)
p2_s_axi_bvalid < orig(tb2_HW_w_base_addr)
p2_s_axi_bvalid < orig(tb_o_data)
p2_s_axi_bvalid <= orig(acw2_m_axi_awaddr)
p2_s_axi_bvalid <= orig(acw2_m_axi_awlen)
p2_s_axi_bvalid <= orig(acw2_m_axi_awsize)
p2_s_axi_bvalid <= orig(acw2_m_axi_awburst)
p2_s_axi_bvalid <= orig(acw2_m_axi_awcache)
p2_s_axi_bvalid <= orig(p1_s_axi_wdata)
p2_s_axi_bvalid <= orig(p1_s_axi_wstrb)
p2_s_axi_bvalid <= orig(p1_s_axi_wlast)
p2_s_axi_bvalid <= orig(p1_s_axi_araddr)
p2_s_axi_bvalid <= orig(p2_s_axi_wvalid)
p2_s_axi_bvalid <= orig(p2_s_axi_wready)
p2_s_axi_bvalid <= orig(p2_s_axi_bready)
p2_s_axi_bready <= orig(tb_aresetn)
p2_s_axi_bready < orig(tb1_s_axi_wdata)
p2_s_axi_bready < orig(tb2_s_axi_wdata)
p2_s_axi_bready < orig(tb2_HW_w_base_addr)
p2_s_axi_bready < orig(tb_o_data)
p2_s_axi_bready <= orig(acw2_m_axi_awaddr)
p2_s_axi_bready <= orig(acw2_m_axi_awlen)
p2_s_axi_bready <= orig(acw2_m_axi_awsize)
p2_s_axi_bready <= orig(acw2_m_axi_awburst)
p2_s_axi_bready <= orig(acw2_m_axi_awcache)
p2_s_axi_bready >= orig(acw2_m_axi_wlast)
p2_s_axi_bready <= orig(p1_s_axi_wdata)
p2_s_axi_bready <= orig(p1_s_axi_wstrb)
p2_s_axi_bready <= orig(p1_s_axi_araddr)
p2_s_axi_bready <= orig(p2_s_axi_wvalid)
p2_s_axi_bready <= orig(p2_s_axi_wready)
p2_s_axi_arvalid >= p2_s_axi_arready
p2_s_axi_arvalid <= p2_s_axi_rready
p2_s_axi_arvalid <= orig(tb_aresetn)
p2_s_axi_arvalid < orig(tb1_s_axi_wdata)
p2_s_axi_arvalid < orig(tb2_s_axi_wdata)
p2_s_axi_arvalid < orig(tb2_HW_w_base_addr)
p2_s_axi_arvalid < orig(tb_o_data)
p2_s_axi_arvalid <= orig(acw1_m_axi_araddr)
p2_s_axi_arvalid <= orig(acw1_m_axi_arlen)
p2_s_axi_arvalid <= orig(acw1_m_axi_arsize)
p2_s_axi_arvalid <= orig(acw1_m_axi_arburst)
p2_s_axi_arvalid <= orig(acw1_m_axi_arcache)
p2_s_axi_arvalid <= orig(acw2_m_axi_awaddr)
p2_s_axi_arvalid <= orig(acw2_m_axi_awlen)
p2_s_axi_arvalid <= orig(acw2_m_axi_awsize)
p2_s_axi_arvalid <= orig(acw2_m_axi_awburst)
p2_s_axi_arvalid <= orig(acw2_m_axi_awcache)
p2_s_axi_arvalid <= orig(p1_s_axi_araddr)
p2_s_axi_arvalid >= orig(p1_s_axi_rready)
p2_s_axi_arready <= p2_s_axi_rready
p2_s_axi_arready <= orig(tb_aresetn)
p2_s_axi_arready < orig(tb1_s_axi_wdata)
p2_s_axi_arready < orig(tb2_s_axi_wdata)
p2_s_axi_arready < orig(tb2_HW_w_base_addr)
p2_s_axi_arready < orig(tb_o_data)
p2_s_axi_arready <= orig(acw1_m_axi_araddr)
p2_s_axi_arready <= orig(acw1_m_axi_arlen)
p2_s_axi_arready <= orig(acw1_m_axi_arsize)
p2_s_axi_arready <= orig(acw1_m_axi_arburst)
p2_s_axi_arready <= orig(acw1_m_axi_arcache)
p2_s_axi_arready <= orig(acw2_m_axi_awaddr)
p2_s_axi_arready <= orig(acw2_m_axi_awlen)
p2_s_axi_arready <= orig(acw2_m_axi_awsize)
p2_s_axi_arready <= orig(acw2_m_axi_awburst)
p2_s_axi_arready <= orig(acw2_m_axi_awcache)
p2_s_axi_arready <= orig(p1_s_axi_araddr)
p2_s_axi_arready <= orig(p2_s_axi_arvalid)
p2_s_axi_arready <= orig(p2_s_axi_rready)
p2_s_axi_rdata < orig(tb1_s_axi_wdata)
p2_s_axi_rdata < orig(tb2_s_axi_wdata)
p2_s_axi_rdata != orig(tb2_HW_w_base_addr)
p2_s_axi_rdata < orig(tb_o_data)
p2_s_axi_rvalid <= p2_s_axi_rready
p2_s_axi_rvalid <= orig(tb_aresetn)
p2_s_axi_rvalid < orig(tb1_s_axi_wdata)
p2_s_axi_rvalid < orig(tb2_s_axi_wdata)
p2_s_axi_rvalid < orig(tb2_HW_w_base_addr)
p2_s_axi_rvalid < orig(tb_o_data)
p2_s_axi_rvalid <= orig(acw1_m_axi_araddr)
p2_s_axi_rvalid <= orig(acw1_m_axi_arlen)
p2_s_axi_rvalid <= orig(acw1_m_axi_arsize)
p2_s_axi_rvalid <= orig(acw1_m_axi_arburst)
p2_s_axi_rvalid <= orig(acw1_m_axi_arcache)
p2_s_axi_rvalid <= orig(acw2_m_axi_awaddr)
p2_s_axi_rvalid <= orig(acw2_m_axi_awlen)
p2_s_axi_rvalid <= orig(acw2_m_axi_awsize)
p2_s_axi_rvalid <= orig(acw2_m_axi_awburst)
p2_s_axi_rvalid <= orig(acw2_m_axi_awcache)
p2_s_axi_rvalid <= orig(p1_s_axi_araddr)
p2_s_axi_rvalid <= orig(p2_s_axi_arvalid)
p2_s_axi_rvalid <= orig(p2_s_axi_rready)
p2_s_axi_rready <= orig(tb_aresetn)
p2_s_axi_rready < orig(tb1_s_axi_wdata)
p2_s_axi_rready < orig(tb2_s_axi_wdata)
p2_s_axi_rready < orig(tb2_HW_w_base_addr)
p2_s_axi_rready < orig(tb_o_data)
p2_s_axi_rready <= orig(acw1_m_axi_araddr)
p2_s_axi_rready <= orig(acw1_m_axi_arlen)
p2_s_axi_rready <= orig(acw1_m_axi_arsize)
p2_s_axi_rready <= orig(acw1_m_axi_arburst)
p2_s_axi_rready <= orig(acw1_m_axi_arcache)
p2_s_axi_rready <= orig(acw2_m_axi_awaddr)
p2_s_axi_rready <= orig(acw2_m_axi_awlen)
p2_s_axi_rready <= orig(acw2_m_axi_awsize)
p2_s_axi_rready <= orig(acw2_m_axi_awburst)
p2_s_axi_rready <= orig(acw2_m_axi_awcache)
p2_s_axi_rready <= orig(p1_s_axi_araddr)
p2_s_axi_rready >= orig(p1_s_axi_rready)
p2_s_axi_rready >= orig(p2_s_axi_arvalid)
p2_s_axi_rready >= orig(p2_s_axi_rready)
shadow_p2_s_axi_rdata >= shadow_acw1_m_axi_rdata
shadow_p1_s_axi_wdata >= shadow_acw1_m_axi_rdata
shadow_acw2_m_axi_wdata >= shadow_acw1_m_axi_rdata
shadow_acw1_m_axi_rdata <= shadow_acw1_m_axi_wdata
shadow_acw1_m_axi_rdata <= orig(shadow_p1_s_axi_wdata)
shadow_acw1_m_axi_rdata <= orig(shadow_acw2_m_axi_wdata)
shadow_acw1_m_axi_rdata <= orig(shadow_acw1_m_axi_wdata)
DERIVED_taint_reg_count >= DERIVED_taint_reg_delta
DERIVED_taint_reg_count < DERIVED_vcd_timestamp
DERIVED_taint_reg_count >= orig(DERIVED_taint_reg_delta)
DERIVED_taint_reg_count < orig(DERIVED_vcd_timestamp)
DERIVED_taint_reg_delta < DERIVED_vcd_timestamp
DERIVED_taint_reg_delta < orig(DERIVED_vcd_timestamp)
DERIVED_vcd_timestamp > orig(DERIVED_taint_reg_count)
DERIVED_vcd_timestamp > orig(DERIVED_taint_reg_delta)
DERIVED_vcd_timestamp - orig(DERIVED_vcd_timestamp) - 1 == 0
DERIVED_taint_reg_count - DERIVED_taint_reg_delta - orig(DERIVED_taint_reg_count) == 0
Exiting Daikon.
