{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1739036471074 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1739036471079 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 08 14:41:10 2025 " "Processing started: Sat Feb 08 14:41:10 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1739036471079 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739036471079 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739036471079 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1739036471676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.v 1 1 " "Found 1 design units, including 1 entities, in source file ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739036480240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739036480240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoregistradores.v 1 1 " "Found 1 design units, including 1 entities, in source file bancoregistradores.v" { { "Info" "ISGN_ENTITY_NAME" "1 BancoRegistradores " "Found entity 1: BancoRegistradores" {  } { { "BancoRegistradores.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/BancoRegistradores.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739036480246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739036480246 ""}
{ "Warning" "WVRFX_VERI_OR_IN_EVENT_EXPRESSION" "dados_RAM.v(34) " "Verilog HDL Event Control warning at dados_RAM.v(34): event expression contains \"\|\" or \"\|\|\"" {  } { { "dados_RAM.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/dados_RAM.v" 34 0 0 } }  } 0 10263 "Verilog HDL Event Control warning at %1!s!: event expression contains \"\|\" or \"\|\|\"" 0 0 "Analysis & Synthesis" 0 -1 1739036480249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dados_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file dados_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 dados_RAM " "Found entity 1: dados_RAM" {  } { { "dados_RAM.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/dados_RAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739036480251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739036480251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instrucoes_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file instrucoes_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 instrucoes_RAM " "Found entity 1: instrucoes_RAM" {  } { { "instrucoes_RAM.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/instrucoes_RAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739036480256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739036480256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739036480261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739036480261 ""}
{ "Warning" "WVRFX_VERI_OR_IN_EVENT_EXPRESSION" "UC.v(26) " "Verilog HDL Event Control warning at UC.v(26): event expression contains \"\|\" or \"\|\|\"" {  } { { "UC.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/UC.v" 26 0 0 } }  } 0 10263 "Verilog HDL Event Control warning at %1!s!: event expression contains \"\|\" or \"\|\|\"" 0 0 "Analysis & Synthesis" 0 -1 1739036480265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uc.v 1 1 " "Found 1 design units, including 1 entities, in source file uc.v" { { "Info" "ISGN_ENTITY_NAME" "1 UC " "Found entity 1: UC" {  } { { "UC.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/UC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739036480268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739036480268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extensor_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file extensor_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 extensor_Bit " "Found entity 1: extensor_Bit" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739036480274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739036480274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle_ula.v 1 1 " "Found 1 design units, including 1 entities, in source file controle_ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 controle_ULA " "Found entity 1: controle_ULA" {  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/controle_ULA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739036480281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739036480281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_Mem " "Found entity 1: mux_Mem" {  } { { "mux_Mem.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/mux_Mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739036480286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739036480286 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "teste\[.v " "Can't analyze file -- file teste\[.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1739036480291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teste.v 1 1 " "Found 1 design units, including 1 entities, in source file teste.v" { { "Info" "ISGN_ENTITY_NAME" "1 teste " "Found entity 1: teste" {  } { { "teste.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739036480297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739036480297 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "teste.vhd " "Can't analyze file -- file teste.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1739036480302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "saidadados.v 1 1 " "Found 1 design units, including 1 entities, in source file saidadados.v" { { "Info" "ISGN_ENTITY_NAME" "1 saidaDados " "Found entity 1: saidaDados" {  } { { "saidaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/saidaDados.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739036480308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739036480308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "entradadados.v 1 1 " "Found 1 design units, including 1 entities, in source file entradadados.v" { { "Info" "ISGN_ENTITY_NAME" "1 entradaDados " "Found entity 1: entradaDados" {  } { { "entradaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/entradaDados.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739036480313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739036480313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file display7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 display7seg " "Found entity 1: display7seg" {  } { { "display7seg.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/display7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739036480318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739036480318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contato1.vhd 0 0 " "Found 0 design units, including 0 entities, in source file contato1.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739036480705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contato1.v 1 1 " "Found 1 design units, including 1 entities, in source file contato1.v" { { "Info" "ISGN_ENTITY_NAME" "1 contato1 " "Found entity 1: contato1" {  } { { "contato1.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/contato1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739036480711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739036480711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displaylcd.v 1 1 " "Found 1 design units, including 1 entities, in source file displaylcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Controller " "Found entity 1: LCD_Controller" {  } { { "displayLCD.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/displayLCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739036480717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739036480717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "Reset_Delay.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/Reset_Delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739036480723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739036480723 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "LCD_TEST.v(116) " "Verilog HDL warning at LCD_TEST.v(116): extended using \"x\" or \"z\"" {  } { { "LCD_TEST.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/LCD_TEST.v" 116 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1739036480726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_test.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_TEST " "Found entity 1: LCD_TEST" {  } { { "LCD_TEST.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/LCD_TEST.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739036480730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739036480730 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLOCK_50 teste.v(72) " "Verilog HDL Implicit Net warning at teste.v(72): created implicit net for \"CLOCK_50\"" {  } { { "teste.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v" 72 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739036480730 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "teste.v(76) " "Verilog HDL Instantiation warning at teste.v(76): instance has no name" {  } { { "teste.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v" 76 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1739036480735 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "saidaDados.v(24) " "Verilog HDL or VHDL warning at saidaDados.v(24): conditional expression evaluates to a constant" {  } { { "saidaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/saidaDados.v" 24 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1739036480735 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "teste " "Elaborating entity \"teste\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1739036481049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contato1 contato1:C1 " "Elaborating entity \"contato1\" for hierarchy \"contato1:C1\"" {  } { { "teste.v" "C1" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739036481056 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 contato1.v(19) " "Verilog HDL assignment warning at contato1.v(19): truncated value with size 32 to match size of target (28)" {  } { { "contato1.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/contato1.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1739036481056 "|teste|contato1:C1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay Reset_Delay:r0 " "Elaborating entity \"Reset_Delay\" for hierarchy \"Reset_Delay:r0\"" {  } { { "teste.v" "r0" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739036481060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:PC " "Elaborating entity \"PC\" for hierarchy \"PC:PC\"" {  } { { "teste.v" "PC" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739036481063 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "programaAtual PC.v(24) " "Verilog HDL or VHDL warning at PC.v(24): object \"programaAtual\" assigned a value but never read" {  } { { "PC.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/PC.v" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1739036481064 "|teste|PC:PC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "entradaDados entradaDados:comb_5 " "Elaborating entity \"entradaDados\" for hierarchy \"entradaDados:comb_5\"" {  } { { "teste.v" "comb_5" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739036481093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instrucoes_RAM instrucoes_RAM:INST " "Elaborating entity \"instrucoes_RAM\" for hierarchy \"instrucoes_RAM:INST\"" {  } { { "teste.v" "INST" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739036481096 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "65 0 999 instrucoes_RAM.v(14) " "Verilog HDL warning at instrucoes_RAM.v(14): number of words (65) in memory file does not match the number of elements in the address range \[0:999\]" {  } { { "instrucoes_RAM.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/instrucoes_RAM.v" 14 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1739036481097 "|teste|instrucoes_RAM:INST"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "20 1000 1999 instrucoes_RAM.v(15) " "Verilog HDL warning at instrucoes_RAM.v(15): number of words (20) in memory file does not match the number of elements in the address range \[1000:1999\]" {  } { { "instrucoes_RAM.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/instrucoes_RAM.v" 15 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1739036481097 "|teste|instrucoes_RAM:INST"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "20 2000 2999 instrucoes_RAM.v(16) " "Verilog HDL warning at instrucoes_RAM.v(16): number of words (20) in memory file does not match the number of elements in the address range \[2000:2999\]" {  } { { "instrucoes_RAM.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/instrucoes_RAM.v" 16 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1739036481097 "|teste|instrucoes_RAM:INST"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "75 3000 3999 instrucoes_RAM.v(17) " "Verilog HDL warning at instrucoes_RAM.v(17): number of words (75) in memory file does not match the number of elements in the address range \[3000:3999\]" {  } { { "instrucoes_RAM.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/instrucoes_RAM.v" 17 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1739036481097 "|teste|instrucoes_RAM:INST"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "16 4000 4999 instrucoes_RAM.v(18) " "Verilog HDL warning at instrucoes_RAM.v(18): number of words (16) in memory file does not match the number of elements in the address range \[4000:4999\]" {  } { { "instrucoes_RAM.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/instrucoes_RAM.v" 18 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1739036481097 "|teste|instrucoes_RAM:INST"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "inst_ram.data_a 0 instrucoes_RAM.v(10) " "Net \"inst_ram.data_a\" at instrucoes_RAM.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "instrucoes_RAM.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/instrucoes_RAM.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1739036481097 "|teste|instrucoes_RAM:INST"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "inst_ram.waddr_a 0 instrucoes_RAM.v(10) " "Net \"inst_ram.waddr_a\" at instrucoes_RAM.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "instrucoes_RAM.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/instrucoes_RAM.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1739036481097 "|teste|instrucoes_RAM:INST"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "inst_ram.we_a 0 instrucoes_RAM.v(10) " "Net \"inst_ram.we_a\" at instrucoes_RAM.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "instrucoes_RAM.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/instrucoes_RAM.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1739036481097 "|teste|instrucoes_RAM:INST"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UC UC:UC " "Elaborating entity \"UC\" for hierarchy \"UC:UC\"" {  } { { "teste.v" "UC" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739036481111 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "UC.v(47) " "Verilog HDL Case Statement warning at UC.v(47): incomplete case statement has no default case item" {  } { { "UC.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/UC.v" 47 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1739036481112 "|teste|UC:UC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BancoRegistradores BancoRegistradores:BR " "Elaborating entity \"BancoRegistradores\" for hierarchy \"BancoRegistradores:BR\"" {  } { { "teste.v" "BR" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739036481113 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "regs BancoRegistradores.v(13) " "Verilog HDL warning at BancoRegistradores.v(13): initial value for variable regs should be constant" {  } { { "BancoRegistradores.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/BancoRegistradores.v" 13 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1739036481118 "|teste|BancoRegistradores:BR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extensor_Bit extensor_Bit:BIT " "Elaborating entity \"extensor_Bit\" for hierarchy \"extensor_Bit:BIT\"" {  } { { "teste.v" "BIT" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739036481119 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "extensor_Bit.v(8) " "Verilog HDL Case Statement warning at extensor_Bit.v(8): incomplete case statement has no default case item" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1739036481120 "|teste|extensor_Bit:BIT"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "imediato extensor_Bit.v(8) " "Verilog HDL Always Construct warning at extensor_Bit.v(8): inferring latch(es) for variable \"imediato\", which holds its previous value in one or more paths through the always construct" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1739036481120 "|teste|extensor_Bit:BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediato\[0\] extensor_Bit.v(8) " "Inferred latch for \"imediato\[0\]\" at extensor_Bit.v(8)" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739036481120 "|teste|extensor_Bit:BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediato\[1\] extensor_Bit.v(8) " "Inferred latch for \"imediato\[1\]\" at extensor_Bit.v(8)" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739036481120 "|teste|extensor_Bit:BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediato\[2\] extensor_Bit.v(8) " "Inferred latch for \"imediato\[2\]\" at extensor_Bit.v(8)" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739036481120 "|teste|extensor_Bit:BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediato\[3\] extensor_Bit.v(8) " "Inferred latch for \"imediato\[3\]\" at extensor_Bit.v(8)" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739036481120 "|teste|extensor_Bit:BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediato\[4\] extensor_Bit.v(8) " "Inferred latch for \"imediato\[4\]\" at extensor_Bit.v(8)" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739036481120 "|teste|extensor_Bit:BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediato\[5\] extensor_Bit.v(8) " "Inferred latch for \"imediato\[5\]\" at extensor_Bit.v(8)" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739036481120 "|teste|extensor_Bit:BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediato\[6\] extensor_Bit.v(8) " "Inferred latch for \"imediato\[6\]\" at extensor_Bit.v(8)" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739036481120 "|teste|extensor_Bit:BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediato\[7\] extensor_Bit.v(8) " "Inferred latch for \"imediato\[7\]\" at extensor_Bit.v(8)" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739036481120 "|teste|extensor_Bit:BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediato\[8\] extensor_Bit.v(8) " "Inferred latch for \"imediato\[8\]\" at extensor_Bit.v(8)" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739036481120 "|teste|extensor_Bit:BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediato\[9\] extensor_Bit.v(8) " "Inferred latch for \"imediato\[9\]\" at extensor_Bit.v(8)" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739036481121 "|teste|extensor_Bit:BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediato\[10\] extensor_Bit.v(8) " "Inferred latch for \"imediato\[10\]\" at extensor_Bit.v(8)" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739036481121 "|teste|extensor_Bit:BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediato\[11\] extensor_Bit.v(8) " "Inferred latch for \"imediato\[11\]\" at extensor_Bit.v(8)" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739036481121 "|teste|extensor_Bit:BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediato\[12\] extensor_Bit.v(8) " "Inferred latch for \"imediato\[12\]\" at extensor_Bit.v(8)" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739036481121 "|teste|extensor_Bit:BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediato\[13\] extensor_Bit.v(8) " "Inferred latch for \"imediato\[13\]\" at extensor_Bit.v(8)" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739036481121 "|teste|extensor_Bit:BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediato\[14\] extensor_Bit.v(8) " "Inferred latch for \"imediato\[14\]\" at extensor_Bit.v(8)" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739036481121 "|teste|extensor_Bit:BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediato\[15\] extensor_Bit.v(8) " "Inferred latch for \"imediato\[15\]\" at extensor_Bit.v(8)" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739036481121 "|teste|extensor_Bit:BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediato\[16\] extensor_Bit.v(8) " "Inferred latch for \"imediato\[16\]\" at extensor_Bit.v(8)" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739036481121 "|teste|extensor_Bit:BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediato\[17\] extensor_Bit.v(8) " "Inferred latch for \"imediato\[17\]\" at extensor_Bit.v(8)" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739036481121 "|teste|extensor_Bit:BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediato\[18\] extensor_Bit.v(8) " "Inferred latch for \"imediato\[18\]\" at extensor_Bit.v(8)" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739036481121 "|teste|extensor_Bit:BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediato\[19\] extensor_Bit.v(8) " "Inferred latch for \"imediato\[19\]\" at extensor_Bit.v(8)" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739036481121 "|teste|extensor_Bit:BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediato\[20\] extensor_Bit.v(8) " "Inferred latch for \"imediato\[20\]\" at extensor_Bit.v(8)" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739036481121 "|teste|extensor_Bit:BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediato\[21\] extensor_Bit.v(8) " "Inferred latch for \"imediato\[21\]\" at extensor_Bit.v(8)" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739036481121 "|teste|extensor_Bit:BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediato\[22\] extensor_Bit.v(8) " "Inferred latch for \"imediato\[22\]\" at extensor_Bit.v(8)" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739036481121 "|teste|extensor_Bit:BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediato\[23\] extensor_Bit.v(8) " "Inferred latch for \"imediato\[23\]\" at extensor_Bit.v(8)" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739036481121 "|teste|extensor_Bit:BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediato\[24\] extensor_Bit.v(8) " "Inferred latch for \"imediato\[24\]\" at extensor_Bit.v(8)" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739036481121 "|teste|extensor_Bit:BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediato\[25\] extensor_Bit.v(8) " "Inferred latch for \"imediato\[25\]\" at extensor_Bit.v(8)" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739036481121 "|teste|extensor_Bit:BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediato\[26\] extensor_Bit.v(8) " "Inferred latch for \"imediato\[26\]\" at extensor_Bit.v(8)" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739036481121 "|teste|extensor_Bit:BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediato\[27\] extensor_Bit.v(8) " "Inferred latch for \"imediato\[27\]\" at extensor_Bit.v(8)" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739036481121 "|teste|extensor_Bit:BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediato\[28\] extensor_Bit.v(8) " "Inferred latch for \"imediato\[28\]\" at extensor_Bit.v(8)" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739036481121 "|teste|extensor_Bit:BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediato\[29\] extensor_Bit.v(8) " "Inferred latch for \"imediato\[29\]\" at extensor_Bit.v(8)" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739036481121 "|teste|extensor_Bit:BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediato\[30\] extensor_Bit.v(8) " "Inferred latch for \"imediato\[30\]\" at extensor_Bit.v(8)" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739036481121 "|teste|extensor_Bit:BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediato\[31\] extensor_Bit.v(8) " "Inferred latch for \"imediato\[31\]\" at extensor_Bit.v(8)" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739036481121 "|teste|extensor_Bit:BIT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controle_ULA controle_ULA:cULA " "Elaborating entity \"controle_ULA\" for hierarchy \"controle_ULA:cULA\"" {  } { { "teste.v" "cULA" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739036481123 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opULA controle_ULA.v(9) " "Verilog HDL Always Construct warning at controle_ULA.v(9): variable \"opULA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/controle_ULA.v" 9 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1739036481124 "|teste|controle_ULA:cULA"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instrucao controle_ULA.v(12) " "Verilog HDL Always Construct warning at controle_ULA.v(12): variable \"instrucao\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/controle_ULA.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1739036481124 "|teste|controle_ULA:cULA"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "controle_ULA.v(12) " "Verilog HDL Case Statement warning at controle_ULA.v(12): incomplete case statement has no default case item" {  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/controle_ULA.v" 12 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1739036481124 "|teste|controle_ULA:cULA"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "selec controle_ULA.v(8) " "Verilog HDL Always Construct warning at controle_ULA.v(8): inferring latch(es) for variable \"selec\", which holds its previous value in one or more paths through the always construct" {  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/controle_ULA.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1739036481124 "|teste|controle_ULA:cULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selec\[0\] controle_ULA.v(8) " "Inferred latch for \"selec\[0\]\" at controle_ULA.v(8)" {  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/controle_ULA.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739036481124 "|teste|controle_ULA:cULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selec\[1\] controle_ULA.v(8) " "Inferred latch for \"selec\[1\]\" at controle_ULA.v(8)" {  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/controle_ULA.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739036481124 "|teste|controle_ULA:cULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selec\[2\] controle_ULA.v(8) " "Inferred latch for \"selec\[2\]\" at controle_ULA.v(8)" {  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/controle_ULA.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739036481124 "|teste|controle_ULA:cULA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:ULA " "Elaborating entity \"ULA\" for hierarchy \"ULA:ULA\"" {  } { { "teste.v" "ULA" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739036481125 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "origULA ULA.v(11) " "Verilog HDL Always Construct warning at ULA.v(11): variable \"origULA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1739036481127 "|teste|ULA:ULA"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "origULA ULA.v(24) " "Verilog HDL Always Construct warning at ULA.v(24): variable \"origULA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1739036481127 "|teste|ULA:ULA"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ULA.v(25) " "Verilog HDL Case Statement warning at ULA.v(25): incomplete case statement has no default case item" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 25 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1739036481127 "|teste|ULA:ULA"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ULA.v(25) " "Verilog HDL Case Statement information at ULA.v(25): all case item expressions in this case statement are onehot" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 25 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1739036481127 "|teste|ULA:ULA"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "origULA ULA.v(31) " "Verilog HDL Always Construct warning at ULA.v(31): variable \"origULA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1739036481127 "|teste|ULA:ULA"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ULA.v(32) " "Verilog HDL Case Statement warning at ULA.v(32): incomplete case statement has no default case item" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 32 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1739036481127 "|teste|ULA:ULA"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ULA.v(32) " "Verilog HDL Case Statement information at ULA.v(32): all case item expressions in this case statement are onehot" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 32 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1739036481127 "|teste|ULA:ULA"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result ULA.v(9) " "Verilog HDL Always Construct warning at ULA.v(9): inferring latch(es) for variable \"result\", which holds its previous value in one or more paths through the always construct" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1739036481127 "|teste|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] ULA.v(31) " "Inferred latch for \"result\[0\]\" at ULA.v(31)" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739036481127 "|teste|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] ULA.v(31) " "Inferred latch for \"result\[1\]\" at ULA.v(31)" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739036481127 "|teste|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] ULA.v(31) " "Inferred latch for \"result\[2\]\" at ULA.v(31)" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739036481127 "|teste|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] ULA.v(31) " "Inferred latch for \"result\[3\]\" at ULA.v(31)" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739036481127 "|teste|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] ULA.v(31) " "Inferred latch for \"result\[4\]\" at ULA.v(31)" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739036481127 "|teste|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] ULA.v(31) " "Inferred latch for \"result\[5\]\" at ULA.v(31)" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739036481127 "|teste|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] ULA.v(31) " "Inferred latch for \"result\[6\]\" at ULA.v(31)" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739036481127 "|teste|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] ULA.v(31) " "Inferred latch for \"result\[7\]\" at ULA.v(31)" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739036481127 "|teste|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[8\] ULA.v(31) " "Inferred latch for \"result\[8\]\" at ULA.v(31)" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739036481127 "|teste|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[9\] ULA.v(31) " "Inferred latch for \"result\[9\]\" at ULA.v(31)" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739036481127 "|teste|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[10\] ULA.v(31) " "Inferred latch for \"result\[10\]\" at ULA.v(31)" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739036481128 "|teste|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[11\] ULA.v(31) " "Inferred latch for \"result\[11\]\" at ULA.v(31)" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739036481128 "|teste|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[12\] ULA.v(31) " "Inferred latch for \"result\[12\]\" at ULA.v(31)" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739036481128 "|teste|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[13\] ULA.v(31) " "Inferred latch for \"result\[13\]\" at ULA.v(31)" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739036481128 "|teste|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[14\] ULA.v(31) " "Inferred latch for \"result\[14\]\" at ULA.v(31)" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739036481128 "|teste|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[15\] ULA.v(31) " "Inferred latch for \"result\[15\]\" at ULA.v(31)" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739036481128 "|teste|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[16\] ULA.v(31) " "Inferred latch for \"result\[16\]\" at ULA.v(31)" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739036481128 "|teste|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[17\] ULA.v(31) " "Inferred latch for \"result\[17\]\" at ULA.v(31)" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739036481128 "|teste|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[18\] ULA.v(31) " "Inferred latch for \"result\[18\]\" at ULA.v(31)" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739036481128 "|teste|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[19\] ULA.v(31) " "Inferred latch for \"result\[19\]\" at ULA.v(31)" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739036481128 "|teste|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[20\] ULA.v(31) " "Inferred latch for \"result\[20\]\" at ULA.v(31)" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739036481128 "|teste|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[21\] ULA.v(31) " "Inferred latch for \"result\[21\]\" at ULA.v(31)" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739036481128 "|teste|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[22\] ULA.v(31) " "Inferred latch for \"result\[22\]\" at ULA.v(31)" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739036481128 "|teste|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[23\] ULA.v(31) " "Inferred latch for \"result\[23\]\" at ULA.v(31)" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739036481128 "|teste|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[24\] ULA.v(31) " "Inferred latch for \"result\[24\]\" at ULA.v(31)" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739036481128 "|teste|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[25\] ULA.v(31) " "Inferred latch for \"result\[25\]\" at ULA.v(31)" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739036481128 "|teste|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[26\] ULA.v(31) " "Inferred latch for \"result\[26\]\" at ULA.v(31)" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739036481128 "|teste|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[27\] ULA.v(31) " "Inferred latch for \"result\[27\]\" at ULA.v(31)" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739036481128 "|teste|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[28\] ULA.v(31) " "Inferred latch for \"result\[28\]\" at ULA.v(31)" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739036481128 "|teste|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[29\] ULA.v(31) " "Inferred latch for \"result\[29\]\" at ULA.v(31)" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739036481128 "|teste|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[30\] ULA.v(31) " "Inferred latch for \"result\[30\]\" at ULA.v(31)" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739036481128 "|teste|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[31\] ULA.v(31) " "Inferred latch for \"result\[31\]\" at ULA.v(31)" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739036481128 "|teste|ULA:ULA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dados_RAM dados_RAM:DADO " "Elaborating entity \"dados_RAM\" for hierarchy \"dados_RAM:DADO\"" {  } { { "teste.v" "DADO" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739036481129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_Mem mux_Mem:MUX " "Elaborating entity \"mux_Mem\" for hierarchy \"mux_Mem:MUX\"" {  } { { "teste.v" "MUX" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739036481133 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "saida mux_Mem.v(10) " "Verilog HDL Always Construct warning at mux_Mem.v(10): inferring latch(es) for variable \"saida\", which holds its previous value in one or more paths through the always construct" {  } { { "mux_Mem.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/mux_Mem.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1739036481134 "|teste|mux_Mem:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[0\] mux_Mem.v(11) " "Inferred latch for \"saida\[0\]\" at mux_Mem.v(11)" {  } { { "mux_Mem.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/mux_Mem.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739036481134 "|teste|mux_Mem:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[1\] mux_Mem.v(11) " "Inferred latch for \"saida\[1\]\" at mux_Mem.v(11)" {  } { { "mux_Mem.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/mux_Mem.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739036481134 "|teste|mux_Mem:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[2\] mux_Mem.v(11) " "Inferred latch for \"saida\[2\]\" at mux_Mem.v(11)" {  } { { "mux_Mem.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/mux_Mem.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739036481134 "|teste|mux_Mem:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[3\] mux_Mem.v(11) " "Inferred latch for \"saida\[3\]\" at mux_Mem.v(11)" {  } { { "mux_Mem.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/mux_Mem.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739036481134 "|teste|mux_Mem:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[4\] mux_Mem.v(11) " "Inferred latch for \"saida\[4\]\" at mux_Mem.v(11)" {  } { { "mux_Mem.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/mux_Mem.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739036481134 "|teste|mux_Mem:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[5\] mux_Mem.v(11) " "Inferred latch for \"saida\[5\]\" at mux_Mem.v(11)" {  } { { "mux_Mem.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/mux_Mem.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739036481134 "|teste|mux_Mem:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[6\] mux_Mem.v(11) " "Inferred latch for \"saida\[6\]\" at mux_Mem.v(11)" {  } { { "mux_Mem.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/mux_Mem.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739036481134 "|teste|mux_Mem:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[7\] mux_Mem.v(11) " "Inferred latch for \"saida\[7\]\" at mux_Mem.v(11)" {  } { { "mux_Mem.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/mux_Mem.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739036481134 "|teste|mux_Mem:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[8\] mux_Mem.v(11) " "Inferred latch for \"saida\[8\]\" at mux_Mem.v(11)" {  } { { "mux_Mem.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/mux_Mem.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739036481134 "|teste|mux_Mem:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[9\] mux_Mem.v(11) " "Inferred latch for \"saida\[9\]\" at mux_Mem.v(11)" {  } { { "mux_Mem.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/mux_Mem.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739036481134 "|teste|mux_Mem:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[10\] mux_Mem.v(11) " "Inferred latch for \"saida\[10\]\" at mux_Mem.v(11)" {  } { { "mux_Mem.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/mux_Mem.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739036481134 "|teste|mux_Mem:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[11\] mux_Mem.v(11) " "Inferred latch for \"saida\[11\]\" at mux_Mem.v(11)" {  } { { "mux_Mem.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/mux_Mem.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739036481134 "|teste|mux_Mem:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[12\] mux_Mem.v(11) " "Inferred latch for \"saida\[12\]\" at mux_Mem.v(11)" {  } { { "mux_Mem.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/mux_Mem.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739036481134 "|teste|mux_Mem:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[13\] mux_Mem.v(11) " "Inferred latch for \"saida\[13\]\" at mux_Mem.v(11)" {  } { { "mux_Mem.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/mux_Mem.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739036481134 "|teste|mux_Mem:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[14\] mux_Mem.v(11) " "Inferred latch for \"saida\[14\]\" at mux_Mem.v(11)" {  } { { "mux_Mem.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/mux_Mem.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739036481134 "|teste|mux_Mem:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[15\] mux_Mem.v(11) " "Inferred latch for \"saida\[15\]\" at mux_Mem.v(11)" {  } { { "mux_Mem.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/mux_Mem.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739036481134 "|teste|mux_Mem:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[16\] mux_Mem.v(11) " "Inferred latch for \"saida\[16\]\" at mux_Mem.v(11)" {  } { { "mux_Mem.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/mux_Mem.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739036481134 "|teste|mux_Mem:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[17\] mux_Mem.v(11) " "Inferred latch for \"saida\[17\]\" at mux_Mem.v(11)" {  } { { "mux_Mem.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/mux_Mem.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739036481134 "|teste|mux_Mem:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[18\] mux_Mem.v(11) " "Inferred latch for \"saida\[18\]\" at mux_Mem.v(11)" {  } { { "mux_Mem.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/mux_Mem.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739036481134 "|teste|mux_Mem:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[19\] mux_Mem.v(11) " "Inferred latch for \"saida\[19\]\" at mux_Mem.v(11)" {  } { { "mux_Mem.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/mux_Mem.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739036481134 "|teste|mux_Mem:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[20\] mux_Mem.v(11) " "Inferred latch for \"saida\[20\]\" at mux_Mem.v(11)" {  } { { "mux_Mem.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/mux_Mem.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739036481134 "|teste|mux_Mem:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[21\] mux_Mem.v(11) " "Inferred latch for \"saida\[21\]\" at mux_Mem.v(11)" {  } { { "mux_Mem.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/mux_Mem.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739036481134 "|teste|mux_Mem:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[22\] mux_Mem.v(11) " "Inferred latch for \"saida\[22\]\" at mux_Mem.v(11)" {  } { { "mux_Mem.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/mux_Mem.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739036481134 "|teste|mux_Mem:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[23\] mux_Mem.v(11) " "Inferred latch for \"saida\[23\]\" at mux_Mem.v(11)" {  } { { "mux_Mem.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/mux_Mem.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739036481134 "|teste|mux_Mem:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[24\] mux_Mem.v(11) " "Inferred latch for \"saida\[24\]\" at mux_Mem.v(11)" {  } { { "mux_Mem.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/mux_Mem.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739036481134 "|teste|mux_Mem:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[25\] mux_Mem.v(11) " "Inferred latch for \"saida\[25\]\" at mux_Mem.v(11)" {  } { { "mux_Mem.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/mux_Mem.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739036481134 "|teste|mux_Mem:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[26\] mux_Mem.v(11) " "Inferred latch for \"saida\[26\]\" at mux_Mem.v(11)" {  } { { "mux_Mem.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/mux_Mem.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739036481134 "|teste|mux_Mem:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[27\] mux_Mem.v(11) " "Inferred latch for \"saida\[27\]\" at mux_Mem.v(11)" {  } { { "mux_Mem.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/mux_Mem.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739036481134 "|teste|mux_Mem:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[28\] mux_Mem.v(11) " "Inferred latch for \"saida\[28\]\" at mux_Mem.v(11)" {  } { { "mux_Mem.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/mux_Mem.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739036481134 "|teste|mux_Mem:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[29\] mux_Mem.v(11) " "Inferred latch for \"saida\[29\]\" at mux_Mem.v(11)" {  } { { "mux_Mem.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/mux_Mem.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739036481134 "|teste|mux_Mem:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[30\] mux_Mem.v(11) " "Inferred latch for \"saida\[30\]\" at mux_Mem.v(11)" {  } { { "mux_Mem.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/mux_Mem.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739036481134 "|teste|mux_Mem:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[31\] mux_Mem.v(11) " "Inferred latch for \"saida\[31\]\" at mux_Mem.v(11)" {  } { { "mux_Mem.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/mux_Mem.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739036481134 "|teste|mux_Mem:MUX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "saidaDados saidaDados:SaidaDados " "Elaborating entity \"saidaDados\" for hierarchy \"saidaDados:SaidaDados\"" {  } { { "teste.v" "SaidaDados" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739036481136 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ultSegmentos saidaDados.v(12) " "Verilog HDL or VHDL warning at saidaDados.v(12): object \"ultSegmentos\" assigned a value but never read" {  } { { "saidaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/saidaDados.v" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1739036481145 "|teste|saidaDados:SaidaDados"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ultSegmentosPrograma saidaDados.v(13) " "Verilog HDL or VHDL warning at saidaDados.v(13): object \"ultSegmentosPrograma\" assigned a value but never read" {  } { { "saidaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/saidaDados.v" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1739036481145 "|teste|saidaDados:SaidaDados"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 saidaDados.v(44) " "Verilog HDL assignment warning at saidaDados.v(44): truncated value with size 33 to match size of target (32)" {  } { { "saidaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/saidaDados.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1739036481145 "|teste|saidaDados:SaidaDados"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 saidaDados.v(36) " "Verilog HDL assignment warning at saidaDados.v(36): truncated value with size 32 to match size of target (4)" {  } { { "saidaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/saidaDados.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1739036481145 "|teste|saidaDados:SaidaDados"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 saidaDados.v(37) " "Verilog HDL assignment warning at saidaDados.v(37): truncated value with size 32 to match size of target (4)" {  } { { "saidaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/saidaDados.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1739036481145 "|teste|saidaDados:SaidaDados"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 saidaDados.v(38) " "Verilog HDL assignment warning at saidaDados.v(38): truncated value with size 32 to match size of target (4)" {  } { { "saidaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/saidaDados.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1739036481145 "|teste|saidaDados:SaidaDados"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 saidaDados.v(39) " "Verilog HDL assignment warning at saidaDados.v(39): truncated value with size 32 to match size of target (4)" {  } { { "saidaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/saidaDados.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1739036481145 "|teste|saidaDados:SaidaDados"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 saidaDados.v(40) " "Verilog HDL assignment warning at saidaDados.v(40): truncated value with size 32 to match size of target (4)" {  } { { "saidaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/saidaDados.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1739036481145 "|teste|saidaDados:SaidaDados"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 saidaDados.v(41) " "Verilog HDL assignment warning at saidaDados.v(41): truncated value with size 32 to match size of target (4)" {  } { { "saidaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/saidaDados.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1739036481145 "|teste|saidaDados:SaidaDados"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 saidaDados.v(42) " "Verilog HDL assignment warning at saidaDados.v(42): truncated value with size 32 to match size of target (4)" {  } { { "saidaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/saidaDados.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1739036481145 "|teste|saidaDados:SaidaDados"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 saidaDados.v(43) " "Verilog HDL assignment warning at saidaDados.v(43): truncated value with size 32 to match size of target (4)" {  } { { "saidaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/saidaDados.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1739036481145 "|teste|saidaDados:SaidaDados"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 saidaDados.v(69) " "Verilog HDL assignment warning at saidaDados.v(69): truncated value with size 33 to match size of target (32)" {  } { { "saidaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/saidaDados.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1739036481145 "|teste|saidaDados:SaidaDados"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 saidaDados.v(61) " "Verilog HDL assignment warning at saidaDados.v(61): truncated value with size 32 to match size of target (4)" {  } { { "saidaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/saidaDados.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1739036481145 "|teste|saidaDados:SaidaDados"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 saidaDados.v(62) " "Verilog HDL assignment warning at saidaDados.v(62): truncated value with size 32 to match size of target (4)" {  } { { "saidaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/saidaDados.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1739036481145 "|teste|saidaDados:SaidaDados"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 saidaDados.v(63) " "Verilog HDL assignment warning at saidaDados.v(63): truncated value with size 32 to match size of target (4)" {  } { { "saidaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/saidaDados.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1739036481145 "|teste|saidaDados:SaidaDados"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 saidaDados.v(64) " "Verilog HDL assignment warning at saidaDados.v(64): truncated value with size 32 to match size of target (4)" {  } { { "saidaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/saidaDados.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1739036481145 "|teste|saidaDados:SaidaDados"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 saidaDados.v(65) " "Verilog HDL assignment warning at saidaDados.v(65): truncated value with size 32 to match size of target (4)" {  } { { "saidaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/saidaDados.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1739036481145 "|teste|saidaDados:SaidaDados"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 saidaDados.v(66) " "Verilog HDL assignment warning at saidaDados.v(66): truncated value with size 32 to match size of target (4)" {  } { { "saidaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/saidaDados.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1739036481145 "|teste|saidaDados:SaidaDados"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 saidaDados.v(67) " "Verilog HDL assignment warning at saidaDados.v(67): truncated value with size 32 to match size of target (4)" {  } { { "saidaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/saidaDados.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1739036481145 "|teste|saidaDados:SaidaDados"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 saidaDados.v(68) " "Verilog HDL assignment warning at saidaDados.v(68): truncated value with size 32 to match size of target (4)" {  } { { "saidaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/saidaDados.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1739036481145 "|teste|saidaDados:SaidaDados"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 saidaDados.v(87) " "Verilog HDL assignment warning at saidaDados.v(87): truncated value with size 33 to match size of target (32)" {  } { { "saidaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/saidaDados.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1739036481145 "|teste|saidaDados:SaidaDados"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 saidaDados.v(79) " "Verilog HDL assignment warning at saidaDados.v(79): truncated value with size 32 to match size of target (4)" {  } { { "saidaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/saidaDados.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1739036481145 "|teste|saidaDados:SaidaDados"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 saidaDados.v(80) " "Verilog HDL assignment warning at saidaDados.v(80): truncated value with size 32 to match size of target (4)" {  } { { "saidaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/saidaDados.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1739036481145 "|teste|saidaDados:SaidaDados"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 saidaDados.v(81) " "Verilog HDL assignment warning at saidaDados.v(81): truncated value with size 32 to match size of target (4)" {  } { { "saidaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/saidaDados.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1739036481145 "|teste|saidaDados:SaidaDados"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 saidaDados.v(82) " "Verilog HDL assignment warning at saidaDados.v(82): truncated value with size 32 to match size of target (4)" {  } { { "saidaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/saidaDados.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1739036481145 "|teste|saidaDados:SaidaDados"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 saidaDados.v(83) " "Verilog HDL assignment warning at saidaDados.v(83): truncated value with size 32 to match size of target (4)" {  } { { "saidaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/saidaDados.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1739036481145 "|teste|saidaDados:SaidaDados"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 saidaDados.v(84) " "Verilog HDL assignment warning at saidaDados.v(84): truncated value with size 32 to match size of target (4)" {  } { { "saidaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/saidaDados.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1739036481145 "|teste|saidaDados:SaidaDados"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 saidaDados.v(85) " "Verilog HDL assignment warning at saidaDados.v(85): truncated value with size 32 to match size of target (4)" {  } { { "saidaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/saidaDados.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1739036481145 "|teste|saidaDados:SaidaDados"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 saidaDados.v(86) " "Verilog HDL assignment warning at saidaDados.v(86): truncated value with size 32 to match size of target (4)" {  } { { "saidaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/saidaDados.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1739036481146 "|teste|saidaDados:SaidaDados"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 saidaDados.v(104) " "Verilog HDL assignment warning at saidaDados.v(104): truncated value with size 33 to match size of target (32)" {  } { { "saidaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/saidaDados.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1739036481146 "|teste|saidaDados:SaidaDados"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 saidaDados.v(96) " "Verilog HDL assignment warning at saidaDados.v(96): truncated value with size 32 to match size of target (4)" {  } { { "saidaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/saidaDados.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1739036481146 "|teste|saidaDados:SaidaDados"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 saidaDados.v(97) " "Verilog HDL assignment warning at saidaDados.v(97): truncated value with size 32 to match size of target (4)" {  } { { "saidaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/saidaDados.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1739036481146 "|teste|saidaDados:SaidaDados"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 saidaDados.v(98) " "Verilog HDL assignment warning at saidaDados.v(98): truncated value with size 32 to match size of target (4)" {  } { { "saidaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/saidaDados.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1739036481146 "|teste|saidaDados:SaidaDados"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 saidaDados.v(99) " "Verilog HDL assignment warning at saidaDados.v(99): truncated value with size 32 to match size of target (4)" {  } { { "saidaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/saidaDados.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1739036481146 "|teste|saidaDados:SaidaDados"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 saidaDados.v(100) " "Verilog HDL assignment warning at saidaDados.v(100): truncated value with size 32 to match size of target (4)" {  } { { "saidaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/saidaDados.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1739036481146 "|teste|saidaDados:SaidaDados"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 saidaDados.v(101) " "Verilog HDL assignment warning at saidaDados.v(101): truncated value with size 32 to match size of target (4)" {  } { { "saidaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/saidaDados.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1739036481146 "|teste|saidaDados:SaidaDados"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 saidaDados.v(102) " "Verilog HDL assignment warning at saidaDados.v(102): truncated value with size 32 to match size of target (4)" {  } { { "saidaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/saidaDados.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1739036481146 "|teste|saidaDados:SaidaDados"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 saidaDados.v(103) " "Verilog HDL assignment warning at saidaDados.v(103): truncated value with size 32 to match size of target (4)" {  } { { "saidaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/saidaDados.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1739036481146 "|teste|saidaDados:SaidaDados"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display7seg display7seg:Display " "Elaborating entity \"display7seg\" for hierarchy \"display7seg:Display\"" {  } { { "teste.v" "Display" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739036481148 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "display7seg.v(28) " "Verilog HDL Case Statement warning at display7seg.v(28): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "display7seg.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/display7seg.v" 28 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1739036481149 "|teste|display7seg:Display"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "display7seg.v(42) " "Verilog HDL Case Statement warning at display7seg.v(42): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "display7seg.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/display7seg.v" 42 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1739036481149 "|teste|display7seg:Display"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "display7seg.v(56) " "Verilog HDL Case Statement warning at display7seg.v(56): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "display7seg.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/display7seg.v" 56 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1739036481149 "|teste|display7seg:Display"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "display7seg.v(70) " "Verilog HDL Case Statement warning at display7seg.v(70): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "display7seg.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/display7seg.v" 70 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1739036481149 "|teste|display7seg:Display"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "display7seg.v(84) " "Verilog HDL Case Statement warning at display7seg.v(84): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "display7seg.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/display7seg.v" 84 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1739036481149 "|teste|display7seg:Display"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "display7seg.v(98) " "Verilog HDL Case Statement warning at display7seg.v(98): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "display7seg.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/display7seg.v" 98 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1739036481149 "|teste|display7seg:Display"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "display7seg.v(112) " "Verilog HDL Case Statement warning at display7seg.v(112): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "display7seg.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/display7seg.v" 112 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1739036481149 "|teste|display7seg:Display"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "display7seg.v(126) " "Verilog HDL Case Statement warning at display7seg.v(126): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "display7seg.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/display7seg.v" 126 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1739036481149 "|teste|display7seg:Display"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_TEST LCD_TEST:u1 " "Elaborating entity \"LCD_TEST\" for hierarchy \"LCD_TEST:u1\"" {  } { { "teste.v" "u1" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739036481152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Controller LCD_TEST:u1\|LCD_Controller:u0 " "Elaborating entity \"LCD_Controller\" for hierarchy \"LCD_TEST:u1\|LCD_Controller:u0\"" {  } { { "LCD_TEST.v" "u0" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/LCD_TEST.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739036481156 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CLOCK_50 " "Net \"CLOCK_50\" is missing source, defaulting to GND" {  } { { "teste.v" "CLOCK_50" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1739036481273 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1739036481273 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CLOCK_50 " "Net \"CLOCK_50\" is missing source, defaulting to GND" {  } { { "teste.v" "CLOCK_50" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1739036481273 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1739036481273 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "dados_RAM:DADO\|ram_rtl_0 " "Inferred dual-clock RAM node \"dados_RAM:DADO\|ram_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1739036482224 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "dados_RAM:DADO\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"dados_RAM:DADO\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739036484142 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739036484142 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739036484142 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 7000 " "Parameter NUMWORDS_A set to 7000" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739036484142 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739036484142 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 13 " "Parameter WIDTHAD_B set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739036484142 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 7000 " "Parameter NUMWORDS_B set to 7000" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739036484142 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739036484142 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739036484142 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739036484142 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739036484142 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739036484142 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739036484142 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739036484142 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1739036484142 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "instrucoes_RAM:INST\|inst_ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"instrucoes_RAM:INST\|inst_ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739036484142 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739036484142 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739036484142 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 7000 " "Parameter NUMWORDS_A set to 7000" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739036484142 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739036484142 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739036484142 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739036484142 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739036484142 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739036484142 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/CPU.ram0_instrucoes_RAM_436a63f4.hdl.mif " "Parameter INIT_FILE set to db/CPU.ram0_instrucoes_RAM_436a63f4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739036484142 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1739036484142 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1739036484142 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "dados_RAM:DADO\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"dados_RAM:DADO\|Mult0\"" {  } { { "dados_RAM.v" "Mult0" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/dados_RAM.v" 41 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1739036484145 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ULA:ULA\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ULA:ULA\|Mult0\"" {  } { { "ULA.v" "Mult0" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 16 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1739036484145 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ULA:ULA\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ULA:ULA\|Div0\"" {  } { { "ULA.v" "Div0" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 17 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1739036484145 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "PC:PC\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"PC:PC\|Mult0\"" {  } { { "PC.v" "Mult0" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/PC.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1739036484145 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1739036484145 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dados_RAM:DADO\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"dados_RAM:DADO\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739036484228 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dados_RAM:DADO\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"dados_RAM:DADO\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739036484228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739036484228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739036484228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 7000 " "Parameter \"NUMWORDS_A\" = \"7000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739036484228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739036484228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 13 " "Parameter \"WIDTHAD_B\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739036484228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 7000 " "Parameter \"NUMWORDS_B\" = \"7000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739036484228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739036484228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739036484228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739036484228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739036484228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739036484228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739036484228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739036484228 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1739036484228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m8d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m8d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m8d1 " "Found entity 1: altsyncram_m8d1" {  } { { "db/altsyncram_m8d1.tdf" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/altsyncram_m8d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739036484284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739036484284 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "instrucoes_RAM:INST\|altsyncram:inst_ram_rtl_0 " "Elaborated megafunction instantiation \"instrucoes_RAM:INST\|altsyncram:inst_ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739036484301 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "instrucoes_RAM:INST\|altsyncram:inst_ram_rtl_0 " "Instantiated megafunction \"instrucoes_RAM:INST\|altsyncram:inst_ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739036484301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739036484301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739036484301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 7000 " "Parameter \"NUMWORDS_A\" = \"7000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739036484301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739036484301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739036484301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739036484301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739036484301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739036484301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/CPU.ram0_instrucoes_RAM_436a63f4.hdl.mif " "Parameter \"INIT_FILE\" = \"db/CPU.ram0_instrucoes_RAM_436a63f4.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739036484301 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1739036484301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0c71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0c71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0c71 " "Found entity 1: altsyncram_0c71" {  } { { "db/altsyncram_0c71.tdf" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/altsyncram_0c71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739036484355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739036484355 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dados_RAM:DADO\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"dados_RAM:DADO\|lpm_mult:Mult0\"" {  } { { "dados_RAM.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/dados_RAM.v" 41 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739036484420 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dados_RAM:DADO\|lpm_mult:Mult0 " "Instantiated megafunction \"dados_RAM:DADO\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739036484420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739036484420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 42 " "Parameter \"LPM_WIDTHP\" = \"42\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739036484420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 42 " "Parameter \"LPM_WIDTHR\" = \"42\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739036484420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739036484420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739036484420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739036484420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739036484420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739036484420 ""}  } { { "dados_RAM.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/dados_RAM.v" 41 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1739036484420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_jgt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_jgt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_jgt " "Found entity 1: mult_jgt" {  } { { "db/mult_jgt.tdf" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/mult_jgt.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739036484470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739036484470 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ULA:ULA\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ULA:ULA\|lpm_mult:Mult0\"" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 16 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739036484485 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ULA:ULA\|lpm_mult:Mult0 " "Instantiated megafunction \"ULA:ULA\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739036484485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739036484485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739036484485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739036484485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739036484485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739036484485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739036484485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739036484485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739036484485 ""}  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 16 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1739036484485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/mult_7dt.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739036484535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739036484535 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ULA:ULA\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"ULA:ULA\|lpm_divide:Div0\"" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 17 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739036484586 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ULA:ULA\|lpm_divide:Div0 " "Instantiated megafunction \"ULA:ULA\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739036484588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739036484588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739036484588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739036484588 ""}  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 17 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1739036484588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hkm " "Found entity 1: lpm_divide_hkm" {  } { { "db/lpm_divide_hkm.tdf" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/lpm_divide_hkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739036484636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739036484636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739036484659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739036484659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/alt_u_div_6af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739036484738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739036484738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739036484814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739036484814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739036484869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739036484869 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PC:PC\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"PC:PC\|lpm_mult:Mult0\"" {  } { { "PC.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/PC.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739036484887 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PC:PC\|lpm_mult:Mult0 " "Instantiated megafunction \"PC:PC\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739036484887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739036484887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 43 " "Parameter \"LPM_WIDTHP\" = \"43\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739036484887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 43 " "Parameter \"LPM_WIDTHR\" = \"43\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739036484887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739036484887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739036484887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739036484887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739036484887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739036484887 ""}  } { { "PC.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/PC.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1739036484887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_i9t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_i9t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_i9t " "Found entity 1: mult_i9t" {  } { { "db/mult_i9t.tdf" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/mult_i9t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739036484938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739036484938 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ULA:ULA\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7 " "Synthesized away node \"ULA:ULA\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7\"" {  } { { "db/mult_7dt.tdf" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/mult_7dt.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 16 -1 0 } } { "teste.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1739036485076 "|teste|ULA:ULA|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ULA:ULA\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8 " "Synthesized away node \"ULA:ULA\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8\"" {  } { { "db/mult_7dt.tdf" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/mult_7dt.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 16 -1 0 } } { "teste.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1739036485076 "|teste|ULA:ULA|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1739036485076 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1739036485076 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1739036485595 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "169 " "Ignored 169 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "169 " "Ignored 169 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1739036485674 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1739036485674 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "LCD_DATA\[0\] GND pin " "The pin \"LCD_DATA\[0\]\" is fed by GND" {  } { { "teste.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v" 61 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1739036485688 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "LCD_DATA\[1\] GND pin " "The pin \"LCD_DATA\[1\]\" is fed by GND" {  } { { "teste.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v" 61 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1739036485688 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "LCD_DATA\[2\] GND pin " "The pin \"LCD_DATA\[2\]\" is fed by GND" {  } { { "teste.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v" 61 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1739036485688 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "LCD_DATA\[3\] GND pin " "The pin \"LCD_DATA\[3\]\" is fed by GND" {  } { { "teste.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v" 61 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1739036485688 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "LCD_DATA\[4\] GND pin " "The pin \"LCD_DATA\[4\]\" is fed by GND" {  } { { "teste.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v" 61 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1739036485688 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "LCD_DATA\[5\] GND pin " "The pin \"LCD_DATA\[5\]\" is fed by GND" {  } { { "teste.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v" 61 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1739036485688 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "LCD_DATA\[6\] GND pin " "The pin \"LCD_DATA\[6\]\" is fed by GND" {  } { { "teste.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v" 61 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1739036485688 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "LCD_DATA\[7\] GND pin " "The pin \"LCD_DATA\[7\]\" is fed by GND" {  } { { "teste.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v" 61 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1739036485688 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1739036485688 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "extensor_Bit:BIT\|imediato\[30\] extensor_Bit:BIT\|imediato\[31\] " "Duplicate LATCH primitive \"extensor_Bit:BIT\|imediato\[30\]\" merged with LATCH primitive \"extensor_Bit:BIT\|imediato\[31\]\"" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1739036485701 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "extensor_Bit:BIT\|imediato\[29\] extensor_Bit:BIT\|imediato\[31\] " "Duplicate LATCH primitive \"extensor_Bit:BIT\|imediato\[29\]\" merged with LATCH primitive \"extensor_Bit:BIT\|imediato\[31\]\"" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1739036485701 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "extensor_Bit:BIT\|imediato\[28\] extensor_Bit:BIT\|imediato\[31\] " "Duplicate LATCH primitive \"extensor_Bit:BIT\|imediato\[28\]\" merged with LATCH primitive \"extensor_Bit:BIT\|imediato\[31\]\"" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1739036485701 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "extensor_Bit:BIT\|imediato\[27\] extensor_Bit:BIT\|imediato\[31\] " "Duplicate LATCH primitive \"extensor_Bit:BIT\|imediato\[27\]\" merged with LATCH primitive \"extensor_Bit:BIT\|imediato\[31\]\"" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1739036485701 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "extensor_Bit:BIT\|imediato\[26\] extensor_Bit:BIT\|imediato\[31\] " "Duplicate LATCH primitive \"extensor_Bit:BIT\|imediato\[26\]\" merged with LATCH primitive \"extensor_Bit:BIT\|imediato\[31\]\"" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1739036485701 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "extensor_Bit:BIT\|imediato\[25\] extensor_Bit:BIT\|imediato\[31\] " "Duplicate LATCH primitive \"extensor_Bit:BIT\|imediato\[25\]\" merged with LATCH primitive \"extensor_Bit:BIT\|imediato\[31\]\"" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1739036485701 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1739036485701 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA\|result\[0\] " "Latch ULA:ULA\|result\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle_ULA:cULA\|selec\[1\] " "Ports D and ENA on the latch are fed by the same signal controle_ULA:cULA\|selec\[1\]" {  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/controle_ULA.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739036485705 ""}  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739036485705 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA\|result\[31\] " "Latch ULA:ULA\|result\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle_ULA:cULA\|selec\[1\] " "Ports D and ENA on the latch are fed by the same signal controle_ULA:cULA\|selec\[1\]" {  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/controle_ULA.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739036485705 ""}  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739036485705 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA\|result\[1\] " "Latch ULA:ULA\|result\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle_ULA:cULA\|selec\[1\] " "Ports D and ENA on the latch are fed by the same signal controle_ULA:cULA\|selec\[1\]" {  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/controle_ULA.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739036485705 ""}  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739036485705 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA\|result\[2\] " "Latch ULA:ULA\|result\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle_ULA:cULA\|selec\[1\] " "Ports D and ENA on the latch are fed by the same signal controle_ULA:cULA\|selec\[1\]" {  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/controle_ULA.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739036485705 ""}  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739036485705 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA\|result\[3\] " "Latch ULA:ULA\|result\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle_ULA:cULA\|selec\[1\] " "Ports D and ENA on the latch are fed by the same signal controle_ULA:cULA\|selec\[1\]" {  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/controle_ULA.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739036485705 ""}  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739036485705 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA\|result\[4\] " "Latch ULA:ULA\|result\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle_ULA:cULA\|selec\[1\] " "Ports D and ENA on the latch are fed by the same signal controle_ULA:cULA\|selec\[1\]" {  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/controle_ULA.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739036485705 ""}  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739036485705 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA\|result\[5\] " "Latch ULA:ULA\|result\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle_ULA:cULA\|selec\[1\] " "Ports D and ENA on the latch are fed by the same signal controle_ULA:cULA\|selec\[1\]" {  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/controle_ULA.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739036485705 ""}  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739036485705 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA\|result\[6\] " "Latch ULA:ULA\|result\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle_ULA:cULA\|selec\[1\] " "Ports D and ENA on the latch are fed by the same signal controle_ULA:cULA\|selec\[1\]" {  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/controle_ULA.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739036485705 ""}  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739036485705 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA\|result\[7\] " "Latch ULA:ULA\|result\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle_ULA:cULA\|selec\[1\] " "Ports D and ENA on the latch are fed by the same signal controle_ULA:cULA\|selec\[1\]" {  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/controle_ULA.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739036485706 ""}  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739036485706 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA\|result\[8\] " "Latch ULA:ULA\|result\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle_ULA:cULA\|selec\[1\] " "Ports D and ENA on the latch are fed by the same signal controle_ULA:cULA\|selec\[1\]" {  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/controle_ULA.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739036485706 ""}  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739036485706 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA\|result\[9\] " "Latch ULA:ULA\|result\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle_ULA:cULA\|selec\[1\] " "Ports D and ENA on the latch are fed by the same signal controle_ULA:cULA\|selec\[1\]" {  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/controle_ULA.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739036485706 ""}  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739036485706 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA\|result\[10\] " "Latch ULA:ULA\|result\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle_ULA:cULA\|selec\[1\] " "Ports D and ENA on the latch are fed by the same signal controle_ULA:cULA\|selec\[1\]" {  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/controle_ULA.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739036485706 ""}  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739036485706 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA\|result\[11\] " "Latch ULA:ULA\|result\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle_ULA:cULA\|selec\[1\] " "Ports D and ENA on the latch are fed by the same signal controle_ULA:cULA\|selec\[1\]" {  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/controle_ULA.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739036485706 ""}  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739036485706 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA\|result\[12\] " "Latch ULA:ULA\|result\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle_ULA:cULA\|selec\[1\] " "Ports D and ENA on the latch are fed by the same signal controle_ULA:cULA\|selec\[1\]" {  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/controle_ULA.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739036485706 ""}  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739036485706 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA\|result\[13\] " "Latch ULA:ULA\|result\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle_ULA:cULA\|selec\[1\] " "Ports D and ENA on the latch are fed by the same signal controle_ULA:cULA\|selec\[1\]" {  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/controle_ULA.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739036485706 ""}  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739036485706 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA\|result\[14\] " "Latch ULA:ULA\|result\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle_ULA:cULA\|selec\[1\] " "Ports D and ENA on the latch are fed by the same signal controle_ULA:cULA\|selec\[1\]" {  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/controle_ULA.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739036485706 ""}  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739036485706 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA\|result\[15\] " "Latch ULA:ULA\|result\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle_ULA:cULA\|selec\[1\] " "Ports D and ENA on the latch are fed by the same signal controle_ULA:cULA\|selec\[1\]" {  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/controle_ULA.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739036485706 ""}  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739036485706 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA\|result\[16\] " "Latch ULA:ULA\|result\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle_ULA:cULA\|selec\[1\] " "Ports D and ENA on the latch are fed by the same signal controle_ULA:cULA\|selec\[1\]" {  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/controle_ULA.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739036485706 ""}  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739036485706 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA\|result\[17\] " "Latch ULA:ULA\|result\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle_ULA:cULA\|selec\[1\] " "Ports D and ENA on the latch are fed by the same signal controle_ULA:cULA\|selec\[1\]" {  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/controle_ULA.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739036485706 ""}  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739036485706 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA\|result\[18\] " "Latch ULA:ULA\|result\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle_ULA:cULA\|selec\[1\] " "Ports D and ENA on the latch are fed by the same signal controle_ULA:cULA\|selec\[1\]" {  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/controle_ULA.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739036485706 ""}  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739036485706 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA\|result\[19\] " "Latch ULA:ULA\|result\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle_ULA:cULA\|selec\[1\] " "Ports D and ENA on the latch are fed by the same signal controle_ULA:cULA\|selec\[1\]" {  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/controle_ULA.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739036485706 ""}  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739036485706 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA\|result\[20\] " "Latch ULA:ULA\|result\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle_ULA:cULA\|selec\[1\] " "Ports D and ENA on the latch are fed by the same signal controle_ULA:cULA\|selec\[1\]" {  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/controle_ULA.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739036485706 ""}  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739036485706 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA\|result\[21\] " "Latch ULA:ULA\|result\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle_ULA:cULA\|selec\[1\] " "Ports D and ENA on the latch are fed by the same signal controle_ULA:cULA\|selec\[1\]" {  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/controle_ULA.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739036485706 ""}  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739036485706 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA\|result\[22\] " "Latch ULA:ULA\|result\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle_ULA:cULA\|selec\[1\] " "Ports D and ENA on the latch are fed by the same signal controle_ULA:cULA\|selec\[1\]" {  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/controle_ULA.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739036485706 ""}  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739036485706 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA\|result\[23\] " "Latch ULA:ULA\|result\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle_ULA:cULA\|selec\[1\] " "Ports D and ENA on the latch are fed by the same signal controle_ULA:cULA\|selec\[1\]" {  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/controle_ULA.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739036485706 ""}  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739036485706 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA\|result\[24\] " "Latch ULA:ULA\|result\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle_ULA:cULA\|selec\[1\] " "Ports D and ENA on the latch are fed by the same signal controle_ULA:cULA\|selec\[1\]" {  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/controle_ULA.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739036485707 ""}  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739036485707 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA\|result\[25\] " "Latch ULA:ULA\|result\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle_ULA:cULA\|selec\[1\] " "Ports D and ENA on the latch are fed by the same signal controle_ULA:cULA\|selec\[1\]" {  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/controle_ULA.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739036485707 ""}  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739036485707 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA\|result\[26\] " "Latch ULA:ULA\|result\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle_ULA:cULA\|selec\[1\] " "Ports D and ENA on the latch are fed by the same signal controle_ULA:cULA\|selec\[1\]" {  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/controle_ULA.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739036485707 ""}  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739036485707 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA\|result\[27\] " "Latch ULA:ULA\|result\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle_ULA:cULA\|selec\[1\] " "Ports D and ENA on the latch are fed by the same signal controle_ULA:cULA\|selec\[1\]" {  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/controle_ULA.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739036485707 ""}  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739036485707 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA\|result\[28\] " "Latch ULA:ULA\|result\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle_ULA:cULA\|selec\[1\] " "Ports D and ENA on the latch are fed by the same signal controle_ULA:cULA\|selec\[1\]" {  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/controle_ULA.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739036485707 ""}  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739036485707 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA\|result\[29\] " "Latch ULA:ULA\|result\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle_ULA:cULA\|selec\[1\] " "Ports D and ENA on the latch are fed by the same signal controle_ULA:cULA\|selec\[1\]" {  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/controle_ULA.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739036485707 ""}  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739036485707 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA\|result\[30\] " "Latch ULA:ULA\|result\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle_ULA:cULA\|selec\[1\] " "Ports D and ENA on the latch are fed by the same signal controle_ULA:cULA\|selec\[1\]" {  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/controle_ULA.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739036485707 ""}  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739036485707 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "extensor_Bit:BIT\|imediato\[0\] " "Latch extensor_Bit:BIT\|imediato\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entradaDados:comb_5\|sinal " "Ports D and ENA on the latch are fed by the same signal entradaDados:comb_5\|sinal" {  } { { "entradaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/entradaDados.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739036485707 ""}  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739036485707 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controle_ULA:cULA\|selec\[0\] " "Latch controle_ULA:cULA\|selec\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instrucoes_RAM:INST\|altsyncram:inst_ram_rtl_0\|altsyncram_0c71:auto_generated\|ram_block1a4 " "Ports D and ENA on the latch are fed by the same signal instrucoes_RAM:INST\|altsyncram:inst_ram_rtl_0\|altsyncram_0c71:auto_generated\|ram_block1a4" {  } { { "db/altsyncram_0c71.tdf" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/altsyncram_0c71.tdf" 118 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739036485707 ""}  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/controle_ULA.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739036485707 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controle_ULA:cULA\|selec\[1\] " "Latch controle_ULA:cULA\|selec\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instrucoes_RAM:INST\|altsyncram:inst_ram_rtl_0\|altsyncram_0c71:auto_generated\|ram_block1a4 " "Ports D and ENA on the latch are fed by the same signal instrucoes_RAM:INST\|altsyncram:inst_ram_rtl_0\|altsyncram_0c71:auto_generated\|ram_block1a4" {  } { { "db/altsyncram_0c71.tdf" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/altsyncram_0c71.tdf" 118 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739036485707 ""}  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/controle_ULA.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739036485707 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controle_ULA:cULA\|selec\[2\] " "Latch controle_ULA:cULA\|selec\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instrucoes_RAM:INST\|altsyncram:inst_ram_rtl_0\|altsyncram_0c71:auto_generated\|ram_block1a4 " "Ports D and ENA on the latch are fed by the same signal instrucoes_RAM:INST\|altsyncram:inst_ram_rtl_0\|altsyncram_0c71:auto_generated\|ram_block1a4" {  } { { "db/altsyncram_0c71.tdf" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/altsyncram_0c71.tdf" 118 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739036485707 ""}  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/controle_ULA.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739036485707 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "extensor_Bit:BIT\|imediato\[31\] " "Latch extensor_Bit:BIT\|imediato\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instrucoes_RAM:INST\|altsyncram:inst_ram_rtl_0\|altsyncram_0c71:auto_generated\|ram_block1a30 " "Ports D and ENA on the latch are fed by the same signal instrucoes_RAM:INST\|altsyncram:inst_ram_rtl_0\|altsyncram_0c71:auto_generated\|ram_block1a30" {  } { { "db/altsyncram_0c71.tdf" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/altsyncram_0c71.tdf" 664 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739036485707 ""}  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739036485707 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "extensor_Bit:BIT\|imediato\[24\] " "Latch extensor_Bit:BIT\|imediato\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instrucoes_RAM:INST\|altsyncram:inst_ram_rtl_0\|altsyncram_0c71:auto_generated\|ram_block1a30 " "Ports D and ENA on the latch are fed by the same signal instrucoes_RAM:INST\|altsyncram:inst_ram_rtl_0\|altsyncram_0c71:auto_generated\|ram_block1a30" {  } { { "db/altsyncram_0c71.tdf" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/altsyncram_0c71.tdf" 664 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739036485707 ""}  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739036485707 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "extensor_Bit:BIT\|imediato\[23\] " "Latch extensor_Bit:BIT\|imediato\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instrucoes_RAM:INST\|altsyncram:inst_ram_rtl_0\|altsyncram_0c71:auto_generated\|ram_block1a30 " "Ports D and ENA on the latch are fed by the same signal instrucoes_RAM:INST\|altsyncram:inst_ram_rtl_0\|altsyncram_0c71:auto_generated\|ram_block1a30" {  } { { "db/altsyncram_0c71.tdf" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/altsyncram_0c71.tdf" 664 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739036485707 ""}  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739036485707 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "extensor_Bit:BIT\|imediato\[22\] " "Latch extensor_Bit:BIT\|imediato\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instrucoes_RAM:INST\|altsyncram:inst_ram_rtl_0\|altsyncram_0c71:auto_generated\|ram_block1a30 " "Ports D and ENA on the latch are fed by the same signal instrucoes_RAM:INST\|altsyncram:inst_ram_rtl_0\|altsyncram_0c71:auto_generated\|ram_block1a30" {  } { { "db/altsyncram_0c71.tdf" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/altsyncram_0c71.tdf" 664 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739036485707 ""}  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739036485707 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "extensor_Bit:BIT\|imediato\[21\] " "Latch extensor_Bit:BIT\|imediato\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instrucoes_RAM:INST\|altsyncram:inst_ram_rtl_0\|altsyncram_0c71:auto_generated\|ram_block1a30 " "Ports D and ENA on the latch are fed by the same signal instrucoes_RAM:INST\|altsyncram:inst_ram_rtl_0\|altsyncram_0c71:auto_generated\|ram_block1a30" {  } { { "db/altsyncram_0c71.tdf" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/altsyncram_0c71.tdf" 664 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739036485707 ""}  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739036485707 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "extensor_Bit:BIT\|imediato\[20\] " "Latch extensor_Bit:BIT\|imediato\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instrucoes_RAM:INST\|altsyncram:inst_ram_rtl_0\|altsyncram_0c71:auto_generated\|ram_block1a30 " "Ports D and ENA on the latch are fed by the same signal instrucoes_RAM:INST\|altsyncram:inst_ram_rtl_0\|altsyncram_0c71:auto_generated\|ram_block1a30" {  } { { "db/altsyncram_0c71.tdf" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/altsyncram_0c71.tdf" 664 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739036485707 ""}  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739036485707 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "extensor_Bit:BIT\|imediato\[19\] " "Latch extensor_Bit:BIT\|imediato\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instrucoes_RAM:INST\|altsyncram:inst_ram_rtl_0\|altsyncram_0c71:auto_generated\|ram_block1a30 " "Ports D and ENA on the latch are fed by the same signal instrucoes_RAM:INST\|altsyncram:inst_ram_rtl_0\|altsyncram_0c71:auto_generated\|ram_block1a30" {  } { { "db/altsyncram_0c71.tdf" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/altsyncram_0c71.tdf" 664 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739036485707 ""}  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739036485707 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "extensor_Bit:BIT\|imediato\[18\] " "Latch extensor_Bit:BIT\|imediato\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instrucoes_RAM:INST\|altsyncram:inst_ram_rtl_0\|altsyncram_0c71:auto_generated\|ram_block1a30 " "Ports D and ENA on the latch are fed by the same signal instrucoes_RAM:INST\|altsyncram:inst_ram_rtl_0\|altsyncram_0c71:auto_generated\|ram_block1a30" {  } { { "db/altsyncram_0c71.tdf" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/altsyncram_0c71.tdf" 664 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739036485707 ""}  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739036485707 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "extensor_Bit:BIT\|imediato\[17\] " "Latch extensor_Bit:BIT\|imediato\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instrucoes_RAM:INST\|altsyncram:inst_ram_rtl_0\|altsyncram_0c71:auto_generated\|ram_block1a30 " "Ports D and ENA on the latch are fed by the same signal instrucoes_RAM:INST\|altsyncram:inst_ram_rtl_0\|altsyncram_0c71:auto_generated\|ram_block1a30" {  } { { "db/altsyncram_0c71.tdf" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/altsyncram_0c71.tdf" 664 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739036485707 ""}  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739036485707 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "extensor_Bit:BIT\|imediato\[16\] " "Latch extensor_Bit:BIT\|imediato\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entradaDados:comb_5\|sinal " "Ports D and ENA on the latch are fed by the same signal entradaDados:comb_5\|sinal" {  } { { "entradaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/entradaDados.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739036485707 ""}  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739036485707 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "extensor_Bit:BIT\|imediato\[15\] " "Latch extensor_Bit:BIT\|imediato\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entradaDados:comb_5\|sinal " "Ports D and ENA on the latch are fed by the same signal entradaDados:comb_5\|sinal" {  } { { "entradaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/entradaDados.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739036485707 ""}  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739036485707 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "extensor_Bit:BIT\|imediato\[14\] " "Latch extensor_Bit:BIT\|imediato\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entradaDados:comb_5\|sinal " "Ports D and ENA on the latch are fed by the same signal entradaDados:comb_5\|sinal" {  } { { "entradaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/entradaDados.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739036485707 ""}  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739036485707 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "extensor_Bit:BIT\|imediato\[13\] " "Latch extensor_Bit:BIT\|imediato\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entradaDados:comb_5\|sinal " "Ports D and ENA on the latch are fed by the same signal entradaDados:comb_5\|sinal" {  } { { "entradaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/entradaDados.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739036485707 ""}  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739036485707 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "extensor_Bit:BIT\|imediato\[12\] " "Latch extensor_Bit:BIT\|imediato\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entradaDados:comb_5\|sinal " "Ports D and ENA on the latch are fed by the same signal entradaDados:comb_5\|sinal" {  } { { "entradaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/entradaDados.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739036485707 ""}  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739036485707 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "extensor_Bit:BIT\|imediato\[11\] " "Latch extensor_Bit:BIT\|imediato\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entradaDados:comb_5\|sinal " "Ports D and ENA on the latch are fed by the same signal entradaDados:comb_5\|sinal" {  } { { "entradaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/entradaDados.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739036485708 ""}  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739036485708 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "extensor_Bit:BIT\|imediato\[10\] " "Latch extensor_Bit:BIT\|imediato\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entradaDados:comb_5\|sinal " "Ports D and ENA on the latch are fed by the same signal entradaDados:comb_5\|sinal" {  } { { "entradaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/entradaDados.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739036485708 ""}  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739036485708 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "extensor_Bit:BIT\|imediato\[9\] " "Latch extensor_Bit:BIT\|imediato\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entradaDados:comb_5\|sinal " "Ports D and ENA on the latch are fed by the same signal entradaDados:comb_5\|sinal" {  } { { "entradaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/entradaDados.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739036485708 ""}  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739036485708 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "extensor_Bit:BIT\|imediato\[8\] " "Latch extensor_Bit:BIT\|imediato\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entradaDados:comb_5\|sinal " "Ports D and ENA on the latch are fed by the same signal entradaDados:comb_5\|sinal" {  } { { "entradaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/entradaDados.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739036485708 ""}  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739036485708 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "extensor_Bit:BIT\|imediato\[7\] " "Latch extensor_Bit:BIT\|imediato\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entradaDados:comb_5\|sinal " "Ports D and ENA on the latch are fed by the same signal entradaDados:comb_5\|sinal" {  } { { "entradaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/entradaDados.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739036485708 ""}  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739036485708 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "extensor_Bit:BIT\|imediato\[6\] " "Latch extensor_Bit:BIT\|imediato\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entradaDados:comb_5\|sinal " "Ports D and ENA on the latch are fed by the same signal entradaDados:comb_5\|sinal" {  } { { "entradaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/entradaDados.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739036485708 ""}  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739036485708 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "extensor_Bit:BIT\|imediato\[5\] " "Latch extensor_Bit:BIT\|imediato\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entradaDados:comb_5\|sinal " "Ports D and ENA on the latch are fed by the same signal entradaDados:comb_5\|sinal" {  } { { "entradaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/entradaDados.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739036485708 ""}  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739036485708 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "extensor_Bit:BIT\|imediato\[4\] " "Latch extensor_Bit:BIT\|imediato\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entradaDados:comb_5\|sinal " "Ports D and ENA on the latch are fed by the same signal entradaDados:comb_5\|sinal" {  } { { "entradaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/entradaDados.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739036485708 ""}  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739036485708 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "extensor_Bit:BIT\|imediato\[3\] " "Latch extensor_Bit:BIT\|imediato\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entradaDados:comb_5\|sinal " "Ports D and ENA on the latch are fed by the same signal entradaDados:comb_5\|sinal" {  } { { "entradaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/entradaDados.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739036485708 ""}  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739036485708 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "extensor_Bit:BIT\|imediato\[2\] " "Latch extensor_Bit:BIT\|imediato\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entradaDados:comb_5\|sinal " "Ports D and ENA on the latch are fed by the same signal entradaDados:comb_5\|sinal" {  } { { "entradaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/entradaDados.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739036485708 ""}  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739036485708 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "extensor_Bit:BIT\|imediato\[1\] " "Latch extensor_Bit:BIT\|imediato\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entradaDados:comb_5\|sinal " "Ports D and ENA on the latch are fed by the same signal entradaDados:comb_5\|sinal" {  } { { "entradaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/entradaDados.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739036485708 ""}  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739036485708 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RS GND " "Pin \"LCD_RS\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739036490223 "|teste|LCD_RS"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739036490223 "|teste|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_EN GND " "Pin \"LCD_EN\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739036490223 "|teste|LCD_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "teste.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739036490223 "|teste|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON VCC " "Pin \"LCD_BLON\" is stuck at VCC" {  } { { "teste.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739036490223 "|teste|LCD_BLON"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1739036490223 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1739036490414 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "41 " "41 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1739036495884 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/output_files/CPU.map.smsg " "Generated suppressed messages file C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/output_files/CPU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739036496076 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1739036496519 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739036496519 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7417 " "Implemented 7417 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1739036496819 ""} { "Info" "ICUT_CUT_TM_OPINS" "65 " "Implemented 65 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1739036496819 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1739036496819 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7245 " "Implemented 7245 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1739036496819 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1739036496819 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "14 " "Implemented 14 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1739036496819 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1739036496819 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 225 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 225 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4905 " "Peak virtual memory: 4905 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1739036496850 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 08 14:41:36 2025 " "Processing ended: Sat Feb 08 14:41:36 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1739036496850 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1739036496850 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1739036496850 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1739036496850 ""}
