strict digraph "" {
	node [label="\N"];
	"23:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd7d2be58d0>",
		fillcolor=cadetblue,
		label="23:BS
next_state = IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd7d2be58d0>]",
		style=filled,
		typ=BlockingSubstitution];
	"Leaf_19:AL"	[def_var="['next_state']",
		label="Leaf_19:AL"];
	"23:BS" -> "Leaf_19:AL"	[cond="[]",
		lineno=None];
	"22:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fd7d2be5cd0>",
		fillcolor=springgreen,
		label="22:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"22:IF" -> "23:BS"	[cond="['cur_state', 'SAB']",
		label="(cur_state == SAB)",
		lineno=22];
	"25:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd7d2be5d50>",
		fillcolor=cadetblue,
		label="25:BS
next_state = SAB;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd7d2be5d50>]",
		style=filled,
		typ=BlockingSubstitution];
	"22:IF" -> "25:BS"	[cond="['cur_state', 'SAB']",
		label="!((cur_state == SAB))",
		lineno=22];
	"19:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fd7d2be5f90>",
		fillcolor=turquoise,
		label="19:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"20:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fd7d2be5fd0>",
		fillcolor=springgreen,
		label="20:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"19:BL" -> "20:IF"	[cond="[]",
		lineno=None];
	"25:BS" -> "Leaf_19:AL"	[cond="[]",
		lineno=None];
	"19:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7fd7d2bc5350>",
		clk_sens=False,
		fillcolor=gold,
		label="19:AL",
		sens="['a', 'b']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['a', 'cur_state', 'b', 'SAB']"];
	"19:AL" -> "19:BL"	[cond="[]",
		lineno=None];
	"20:IF" -> "22:IF"	[cond="['a', 'b']",
		label="!(((a == 1'b1) && (b == 1'b1)))",
		lineno=20];
	"21:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd7d2bc5050>",
		fillcolor=cadetblue,
		label="21:BS
next_state = SAB;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd7d2bc5050>]",
		style=filled,
		typ=BlockingSubstitution];
	"20:IF" -> "21:BS"	[cond="['a', 'b']",
		label="((a == 1'b1) && (b == 1'b1))",
		lineno=20];
	"21:BS" -> "Leaf_19:AL"	[cond="[]",
		lineno=None];
}
