{
  "creator": "Yosys 0.61 (git sha1 5ae48ee25f298f7b3c8c0de30bd2f85a94133031, clang++ 17.0.0 -fPIC -O3)",
  "modules": {
    "shift_shl_ext": {
      "attributes": {
        "hdlname": "shift_shl_ext",
        "top": "00000000000000000000000000000001",
        "src": "test_shift.sv:93.1-99.10"
      },
      "ports": {
        "a": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5 ]
        },
        "b": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9 ]
        },
        "out": {
          "direction": "output",
          "bits": [ 10, 11, 12, 13, 14, 15, 16, 17 ]
        }
      },
      "cells": {
        "$shl$test_shift.sv:98$29": {
          "hide_name": 1,
          "type": "$shl",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "test_shift.sv:98.18-98.24"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3, 4, 5 ],
            "B": [ 6, 7, 8, 9 ],
            "Y": [ 10, 11, 12, 13, 14, 15, 16, 17 ]
          }
        }
      },
      "netnames": {
        "a": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5 ],
          "attributes": {
            "src": "test_shift.sv:94.24-94.25"
          }
        },
        "b": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9 ],
          "attributes": {
            "src": "test_shift.sv:95.18-95.19"
          }
        },
        "out": {
          "hide_name": 0,
          "bits": [ 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "test_shift.sv:96.24-96.27"
          }
        }
      }
    }
  }
}
