Analysis & Synthesis report for Project
Fri Mar 24 17:42:09 2017
Quartus II 64-Bit Version 14.0.0 Build 200 06/17/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                             ;
+-----------------------------+--------------------------------------------+
; Analysis & Synthesis Status ; Failed - Fri Mar 24 17:42:09 2017          ;
; Quartus II 64-Bit Version   ; 14.0.0 Build 200 06/17/2014 SJ Web Edition ;
; Revision Name               ; Project                                    ;
; Top-level Entity Name       ; Project                                    ;
; Family                      ; Cyclone V                                  ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                  ;
; Total registers             ; N/A until Partition Merge                  ;
; Total pins                  ; N/A until Partition Merge                  ;
; Total virtual pins          ; N/A until Partition Merge                  ;
; Total block memory bits     ; N/A until Partition Merge                  ;
; Total PLLs                  ; N/A until Partition Merge                  ;
; Total DLLs                  ; N/A until Partition Merge                  ;
+-----------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; Project            ; Project            ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; Use smart compilation                                                           ; On                 ; Off                ;
; Restructure Multiplexers                                                        ; Off                ; Auto               ;
; Remove Redundant Logic Cells                                                    ; On                 ; Off                ;
; Optimization Technique                                                          ; Speed              ; Balanced           ;
; Pre-Mapping Resynthesis Optimization                                            ; On                 ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization                                                    ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 14.0.0 Build 200 06/17/2014 SJ Web Edition
    Info: Processing started: Fri Mar 24 17:42:08 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Project -c Project
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 2 entities, in source file project.v
    Info (12023): Found entity 1: Project
    Info (12023): Found entity 2: SXT
Info (12021): Found 1 design units, including 1 entities, in source file sevenseg.v
    Info (12023): Found entity 1: SevenSeg
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: Pll
Info (12021): Found 1 design units, including 1 entities, in source file pll/pll_0002.v
    Info (12023): Found entity 1: Pll_0002
Warning (10236): Verilog HDL Implicit Net warning at Project.v(109): created implicit net for "pcpred_F"
Warning (10236): Verilog HDL Implicit Net warning at Project.v(122): created implicit net for "inst_F"
Error (10161): Verilog HDL error at Project.v(215): object "dobranch_A" is not declared File: D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3_restored/Project.v Line: 215
Error (10161): Verilog HDL error at Project.v(215): object "brtarg_A" is not declared File: D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3_restored/Project.v Line: 215
Error (10161): Verilog HDL error at Project.v(216): object "isjump_A" is not declared File: D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3_restored/Project.v Line: 216
Error (10161): Verilog HDL error at Project.v(216): object "jmptarg_A" is not declared File: D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3_restored/Project.v Line: 216
Error (10161): Verilog HDL error at Project.v(217): object "pcplus_A" is not declared File: D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3_restored/Project.v Line: 217
Error (10161): Verilog HDL error at Project.v(218): object "pcpred_A" is not declared File: D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3_restored/Project.v Line: 218
Error (10161): Verilog HDL error at Project.v(219): object "isnop_A" is not declared File: D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3_restored/Project.v Line: 219
Error (10161): Verilog HDL error at Project.v(233): object "pcplus_A" is not declared File: D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3_restored/Project.v Line: 233
Error (10161): Verilog HDL error at Project.v(248): object "wrmem_M" is not declared File: D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3_restored/Project.v Line: 248
Error (10161): Verilog HDL error at Project.v(248): object "memaddr_M" is not declared File: D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3_restored/Project.v Line: 248
Error (10161): Verilog HDL error at Project.v(249): object "wmemval_M" is not declared File: D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3_restored/Project.v Line: 249
Error (10161): Verilog HDL error at Project.v(254): object "memaddr_M" is not declared File: D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3_restored/Project.v Line: 254
Error (10161): Verilog HDL error at Project.v(255): object "wrmem_M" is not declared File: D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3_restored/Project.v Line: 255
Error (10161): Verilog HDL error at Project.v(260): object "memaddr_M" is not declared File: D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3_restored/Project.v Line: 260
Error (10161): Verilog HDL error at Project.v(260): object "wmemval_M" is not declared File: D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3_restored/Project.v Line: 260
Error (10161): Verilog HDL error at Project.v(262): object "memaddr_M" is not declared File: D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3_restored/Project.v Line: 262
Error (10161): Verilog HDL error at Project.v(268): object "memaddr_M" is not declared File: D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3_restored/Project.v Line: 268
Error (10161): Verilog HDL error at Project.v(269): object "memaddr_M" is not declared File: D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3_restored/Project.v Line: 269
Error (10161): Verilog HDL error at Project.v(278): object "wrreg_M" is not declared File: D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3_restored/Project.v Line: 278
Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 19 errors, 3 warnings
    Error: Peak virtual memory: 592 megabytes
    Error: Processing ended: Fri Mar 24 17:42:09 2017
    Error: Elapsed time: 00:00:01
    Error: Total CPU time (on all processors): 00:00:01


