Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Oct 25 13:03:47 2021
| Host         : DESKTOP-LH83A4C running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TopLevel_control_sets_placed.rpt
| Design       : TopLevel
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    41 |
|    Minimum number of control sets                        |    41 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     6 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    41 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    41 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              96 |           36 |
| No           | No                    | Yes                    |              32 |            9 |
| No           | Yes                   | No                     |             490 |          173 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1088 |          553 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------+------------------+------------------+----------------+
|  Clock Signal  |             Enable Signal            | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+--------------------------------------+------------------+------------------+----------------+
|  Clk_IBUF_BUFG | RegFile/RegisterFile[14][31]_i_1_n_0 | Reset_IBUF       |               17 |             32 |
|  Clk_IBUF_BUFG | RegFile/RegisterFile[15][31]_i_1_n_0 | Reset_IBUF       |               16 |             32 |
|  Clk_IBUF_BUFG | RegFile/RegisterFile[22][31]_i_1_n_0 | Reset_IBUF       |               19 |             32 |
|  Clk_IBUF_BUFG | RegFile/RegisterFile[19][31]_i_1_n_0 | Reset_IBUF       |               15 |             32 |
|  Clk_IBUF_BUFG | RegFile/RegisterFile[24][31]_i_1_n_0 | Reset_IBUF       |               13 |             32 |
|  Clk_IBUF_BUFG | RegFile/RegisterFile[16][31]_i_1_n_0 | Reset_IBUF       |               15 |             32 |
|  Clk_IBUF_BUFG | RegFile/RegisterFile[21][31]_i_1_n_0 | Reset_IBUF       |               19 |             32 |
|  Clk_IBUF_BUFG | RegFile/RegisterFile[6][31]_i_1_n_0  | Reset_IBUF       |               18 |             32 |
|  Clk_IBUF_BUFG | RegFile/RegisterFile[5][31]_i_1_n_0  | Reset_IBUF       |               13 |             32 |
|  Clk_IBUF_BUFG | RegFile/RegisterFile[12][31]_i_1_n_0 | Reset_IBUF       |               14 |             32 |
|  Clk_IBUF_BUFG | RegFile/RegisterFile[29][31]_i_1_n_0 | Reset_IBUF       |               18 |             32 |
|  Clk_IBUF_BUFG | RegFile/RegisterFile[7][31]_i_1_n_0  | Reset_IBUF       |               20 |             32 |
|  Clk_IBUF_BUFG | RegFile/RegisterFile[25][31]_i_1_n_0 | Reset_IBUF       |               14 |             32 |
|  Clk_IBUF_BUFG | RegFile/RegisterFile[18][31]_i_1_n_0 | Reset_IBUF       |               14 |             32 |
|  Clk_IBUF_BUFG | RegFile/RegisterFile[23][31]_i_1_n_0 | Reset_IBUF       |               20 |             32 |
|  Clk_IBUF_BUFG | RegFile/RegisterFile                 | Reset_IBUF       |               21 |             32 |
|  Clk_IBUF_BUFG | RegFile/RegisterFile[28][31]_i_1_n_0 | Reset_IBUF       |               17 |             32 |
|  Clk_IBUF_BUFG | RegFile/RegisterFile[3][31]_i_1_n_0  | Reset_IBUF       |               15 |             32 |
|  Clk_IBUF_BUFG | RegFile/RegisterFile[4][31]_i_1_n_0  | Reset_IBUF       |               15 |             32 |
|  Clk_IBUF_BUFG | RegFile/RegisterFile[10][31]_i_1_n_0 | Reset_IBUF       |               11 |             32 |
|  Clk_IBUF_BUFG | RegFile/RegisterFile[17][31]_i_1_n_0 | Reset_IBUF       |               13 |             32 |
|  Clk_IBUF_BUFG | RegFile/RegisterFile[1][31]_i_1_n_0  | Reset_IBUF       |               18 |             32 |
|  Clk_IBUF_BUFG | RegFile/RegisterFile[30][31]_i_1_n_0 | Reset_IBUF       |               18 |             32 |
|  Clk_IBUF_BUFG | RegFile/RegisterFile[31][31]_i_1_n_0 | Reset_IBUF       |               18 |             32 |
|  Clk_IBUF_BUFG | RegFile/RegisterFile[2][31]_i_1_n_0  | Reset_IBUF       |               14 |             32 |
|  Clk_IBUF_BUFG | RegFile/RegisterFile[8][31]_i_1_n_0  | Reset_IBUF       |               20 |             32 |
|  Clk_IBUF_BUFG | RegFile/RegisterFile[9][31]_i_1_n_0  | Reset_IBUF       |               19 |             32 |
|  Clk_IBUF_BUFG | RegFile/RegisterFile[27][31]_i_1_n_0 | Reset_IBUF       |               14 |             32 |
|  Clk_IBUF_BUFG | RegFile/RegisterFile[11][31]_i_1_n_0 | Reset_IBUF       |               11 |             32 |
|  Clk_IBUF_BUFG | RegFile/RegisterFile[26][31]_i_1_n_0 | Reset_IBUF       |               20 |             32 |
|  Clk_IBUF_BUFG | RegFile/RegisterFile[20][31]_i_1_n_0 | Reset_IBUF       |               13 |             32 |
|  Clk_IBUF_BUFG | RegFile/RegisterFile[13][31]_i_1_n_0 | Reset_IBUF       |               18 |             32 |
|  Clk_IBUF_BUFG | HiLo/HiReg[31]_i_1_n_0               | Reset_IBUF       |               20 |             32 |
|  Clk_IBUF_BUFG | HiLo/LoReg[31]_i_1_n_0               | Reset_IBUF       |               13 |             32 |
| ~Clk_IBUF_BUFG |                                      |                  |               11 |             32 |
|  Clk_IBUF_BUFG |                                      |                  |               25 |             64 |
| ~Clk_IBUF_BUFG | Data/Memory_reg_0_255_0_0_i_2_n_0    |                  |               32 |            128 |
| ~Clk_IBUF_BUFG | Data/Memory_reg_512_767_0_0_i_1_n_0  |                  |               32 |            128 |
| ~Clk_IBUF_BUFG | Data/Memory_reg_256_511_0_0_i_1_n_0  |                  |               32 |            128 |
| ~Clk_IBUF_BUFG | Data/Memory_reg_768_1023_0_0_i_1_n_0 |                  |               32 |            128 |
|  Clk_IBUF_BUFG |                                      | Reset_IBUF       |              182 |            522 |
+----------------+--------------------------------------+------------------+------------------+----------------+


