
# Messages from "go new"

Creating project directory '\\icnas3.cc.ic.ac.uk\oh1015\MUSCA\Input Engine\ColourDetection\ColourDetection'. (PRJ-1)

# Messages from "go analyze"

Front End called with arguments: -- {\\icnas3.cc.ic.ac.uk\oh1015\MUSCA\Input Engine\ColourDetection\shift_class.h} {\\icnas3.cc.ic.ac.uk\oh1015\MUSCA\Input Engine\ColourDetection\blur.h} {\\icnas3.cc.ic.ac.uk\oh1015\MUSCA\Input Engine\ColourDetection\blur.cpp} (CIN-69)
Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
Pragma 'hls_design<top>' detected on routine 'mean_vga' (CIN-6)
Source file analysis completed (CIN-68)
Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
Completed transformation 'analyze' on solution 'solution.v1': elapsed time 1.59 seconds, memory usage 144228kB, peak memory usage 218860kB (SOL-9)
$PROJECT_HOME/shift_class.h(54): last line of file ends without a newline (CRD-1)
$PROJECT_HOME/blur.h(45): last line of file ends without a newline (CRD-1)
          detected during compilation of secondary translation unit "\\icnas3.cc.ic.ac.uk\oh1015\MUSCA\Input Engine\ColourDetection\blur.h"
$PROJECT_HOME/blur.h(45): last line of file ends without a newline (CRD-1)
          detected during compilation of secondary translation unit "\\icnas3.cc.ic.ac.uk\oh1015\MUSCA\Input Engine\ColourDetection\blur.cpp"
$PROJECT_HOME/shift_class.h(54): last line of file ends without a newline (CRD-1)
          detected during compilation of secondary translation unit "\\icnas3.cc.ic.ac.uk\oh1015\MUSCA\Input Engine\ColourDetection\blur.cpp"
$PROJECT_HOME/blur.cpp(109): last line of file ends without a newline (CRD-1)
          detected during compilation of secondary translation unit "\\icnas3.cc.ic.ac.uk\oh1015\MUSCA\Input Engine\ColourDetection\blur.cpp"
Branching solution 'solution.v1' at state 'analyze' (PRJ-2)

# Messages from "go compile"

Starting transformation 'compile' on solution 'solution.v1' (SOL-8)
Generating synthesis internal form... (CIN-3)
Found top design routine 'mean_vga' specified by directive (CIN-52)
Synthesizing routine 'mean_vga' (CIN-13)
Inlining routine 'mean_vga' (CIN-14)
Inlining member function 'shift_class<ac_int<150, false>, 5>::shift_class' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<150, false>, 5>::operator<<' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
Optimizing block '/mean_vga' ... (CIN-4)
Inout port 'vin' is only used as an input. (OPT-10)
Inout port 'vout' is only used as an output. (OPT-11)
Loop '/mean_vga/core/RESET' iterated at most 5 times. (LOOP-2)
Loop '/mean_vga/core/SHIFT' iterated at most 5 times. (LOOP-2)
Loop '/mean_vga/core/ACC1' iterated at most 5 times. (LOOP-2)
Loop '/mean_vga/core/ACC2' iterated at most 5 times. (LOOP-2)
Loop '/mean_vga/core/FRAME' iterated at most 1 times. (LOOP-2)
Detected constant initialization of array 'r', optimizing loop 'RESET' (LOOP-12)
Detected constant initialization of array 'g', optimizing loop 'RESET' (LOOP-12)
Detected constant initialization of array 'b', optimizing loop 'RESET' (LOOP-12)
Design 'mean_vga' was read (SOL-1)
Optimizing partition '/mean_vga': (Total ops = 421, Real ops = 80, Vars = 101) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 421, Real ops = 80, Vars = 99) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 421, Real ops = 80, Vars = 99) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 421, Real ops = 80, Vars = 101) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 421, Real ops = 80, Vars = 101) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 421, Real ops = 80, Vars = 99) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 378, Real ops = 77, Vars = 80) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 355, Real ops = 77, Vars = 79) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 355, Real ops = 77, Vars = 79) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 355, Real ops = 77, Vars = 81) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 355, Real ops = 77, Vars = 81) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 340, Real ops = 77, Vars = 115) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 353, Real ops = 74, Vars = 18) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 353, Real ops = 74, Vars = 20) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 353, Real ops = 74, Vars = 18) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 353, Real ops = 74, Vars = 20) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 353, Real ops = 74, Vars = 20) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 353, Real ops = 74, Vars = 18) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 338, Real ops = 71, Vars = 17) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 312, Real ops = 67, Vars = 16) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 312, Real ops = 67, Vars = 18) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 308, Real ops = 67, Vars = 19) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 308, Real ops = 67, Vars = 16) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 308, Real ops = 67, Vars = 18) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 308, Real ops = 67, Vars = 16) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 308, Real ops = 67, Vars = 18) (SOL-10)
Completed transformation 'compile' on solution 'mean_vga.v3': elapsed time 1.12 seconds, memory usage 165796kB, peak memory usage 218860kB (SOL-9)
Branching solution 'mean_vga.v4' at state 'compile' (PRJ-2)
Branching solution 'mean_vga.v5' at state 'compile' (PRJ-2)

# Messages from "go architect"

Starting transformation 'architect' on solution 'mean_vga.v5' (SOL-8)
Loop '/mean_vga/core/SHIFT' is being fully unrolled (5 times). (LOOP-7)
Loop '/mean_vga/core/ACC1' is being fully unrolled (5 times). (LOOP-7)
Loop '/mean_vga/core/ACC2' is being fully unrolled (5 times). (LOOP-7)
Loop '/mean_vga/core/main' is left rolled. (LOOP-4)
Optimizing partition '/mean_vga/core': (Total ops = 729, Real ops = 172, Vars = 16) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 522, Real ops = 117, Vars = 13) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 512, Real ops = 114, Vars = 12) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 512, Real ops = 114, Vars = 12) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 506, Real ops = 114, Vars = 84) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 317, Real ops = 54, Vars = 21) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 317, Real ops = 54, Vars = 26) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 317, Real ops = 54, Vars = 21) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 317, Real ops = 54, Vars = 26) (SOL-10)
I/O-Port inferred - resource 'vin:rsc' (from var: vin) mapped to 'mgc_ioport.mgc_in_wire' (size: 150). (MEM-2)
I/O-Port inferred - resource 'vout:rsc' (from var: vout) mapped to 'mgc_ioport.mgc_out_stdreg' (size: 30). (MEM-2)
Optimizing partition '/mean_vga': (Total ops = 319, Real ops = 54, Vars = 26) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 319, Real ops = 54, Vars = 21) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 318, Real ops = 54, Vars = 42) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 321, Real ops = 54, Vars = 43) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 258, Real ops = 42, Vars = 13) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 258, Real ops = 42, Vars = 13) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 258, Real ops = 42, Vars = 18) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 258, Real ops = 42, Vars = 13) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 258, Real ops = 42, Vars = 18) (SOL-10)
Design 'mean_vga' contains '162' real operations. (SOL-11)
Optimizing partition '/mean_vga/core': (Total ops = 353, Real ops = 42, Vars = 69) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 261, Real ops = 42, Vars = 16) (SOL-10)
Completed transformation 'architect' on solution 'mean_vga.v5': elapsed time 3.14 seconds, memory usage 167904kB, peak memory usage 218860kB (SOL-9)

# Messages from "go allocate"

Performing concurrent resource allocation and scheduling on '/mean_vga/core' (CRAAS-1)
Prescheduled LOOP 'main' (3 c-steps) (SCHD-7)
Prescheduled LOOP 'core:rlp' (0 c-steps) (SCHD-7)
Prescheduled SEQUENTIAL 'core' (total length 3 c-steps) (SCHD-8)
At least one feasible schedule exists. (CRAAS-9)
Resource allocation and scheduling done. (CRAAS-2)
Netlist written to file 'schedule.gnt' (NET-4)
Starting transformation 'allocate' on solution 'mean_vga.v5' (SOL-8)
Select qualified components for data operations ... (CRAAS-3)
Apply resource constraints on data operations ... (CRAAS-4)
Initial schedule of SEQUENTIAL 'core': Latency = 2, Area (Datapath, Register, Total) = 2243.78, 0.00, 2243.78 (CRAAS-11)
Optimized LOOP 'main': Latency = 2, Area (Datapath, Register, Total) = 2228.42, 0.00, 2228.42 (CRAAS-10)
Optimized LOOP 'main': Latency = 2, Area (Datapath, Register, Total) = 2226.38, 0.00, 2226.38 (CRAAS-10)
Final schedule of SEQUENTIAL 'core': Latency = 2, Area (Datapath, Register, Total) = 2226.38, 0.00, 2226.38 (CRAAS-12)
Completed transformation 'allocate' on solution 'mean_vga.v5': elapsed time 0.59 seconds, memory usage 168416kB, peak memory usage 218860kB (SOL-9)
