Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2017.4.1 (win64) Build 2117270 Tue Jan 30 15:32:00 MST 2018
| Date              : Thu Sep 20 12:28:52 2018
| Host              : hu-PC running 64-bit Service Pack 1  (build 7601)
| Command           : report_timing_summary -file timing_synth.log
| Design            : system_top
| Device            : xcku040-ffva1156
| Speed File        : -2  PRODUCTION 1.24 11-02-2017
| Temperature Grade : E
-------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 137 register/latch pins with no clock driven by root clock pin: dbg_hub/sl_iport0_o[1] (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 2 register/latch pins which need pulse_width check. (LOW)


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 156 pins that are not constrained for maximum delay. (HIGH)

 There are 13 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 54 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 59 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.740        0.000                      0               228660       -0.691    -1443.497                  32929               227513        0.021        0.000                       0                 87093  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                             Waveform(ns)           Period(ns)      Frequency(MHz)
-----                                                                             ------------           ----------      --------------
i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}         33.333          30.000          
i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}         33.333          30.000          
phy_clk                                                                           {0.000 0.800}          1.600           625.000         
  clk125_i                                                                        {0.000 4.000}          8.000           125.000         
  clk625_i                                                                        {0.000 0.800}          1.600           625.000         
    clk312_out                                                                    {0.000 1.600}          3.200           312.500         
    clk625_i_INTERNAL_DIVCLK                                                      {0.000 1.600}          3.200           312.500         
  clk_fb_i                                                                        {0.000 1.600}          3.200           312.500         
rx_div_clk                                                                        {0.000 4.000}          8.000           125.000         
  mmcm_clk_0_s                                                                    {0.000 4.000}          8.000           125.000         
  mmcm_clk_1_s                                                                    {0.000 3.000}          6.000           166.667         
  mmcm_clk_2_s                                                                    {0.000 1.000}          2.000           500.000         
  mmcm_fb_clk_s                                                                   {0.000 4.000}          8.000           125.000         
rx_os_div_clk                                                                     {0.000 4.000}          8.000           125.000         
  mmcm_clk_0_s_1                                                                  {0.000 4.000}          8.000           125.000         
  mmcm_clk_1_s_1                                                                  {0.000 3.000}          6.000           166.667         
  mmcm_clk_2_s_1                                                                  {0.000 1.000}          2.000           500.000         
  mmcm_fb_clk_s_1                                                                 {0.000 4.000}          8.000           125.000         
rx_ref_clk                                                                        {0.000 4.000}          8.000           125.000         
  qpll2ch_clk                                                                     {0.000 0.100}          0.200           5000.000        
    rx_out_clk_s                                                                  {0.000 2.000}          4.000           250.000         
    rx_out_clk_s_1                                                                {0.000 2.000}          4.000           250.000         
    tx_out_clk_s                                                                  {0.000 2.000}          4.000           250.000         
    tx_out_clk_s_1                                                                {0.000 2.000}          4.000           250.000         
    tx_out_clk_s_2                                                                {0.000 2.000}          4.000           250.000         
  qpll2ch_ref_clk                                                                 {0.000 4.000}          8.000           125.000         
sys_clk_p                                                                         {0.000 1.666}          3.332           300.120         
  mmcm_clkout0                                                                    {0.000 1.666}          3.332           300.120         
    pll_clk[0]                                                                    {0.000 0.208}          0.417           2400.960        
      pll_clk[0]_DIV                                                              {0.000 1.666}          3.332           300.120         
    pll_clk[1]                                                                    {0.000 0.208}          0.417           2400.960        
      pll_clk[1]_DIV                                                              {0.000 1.666}          3.332           300.120         
    pll_clk[2]                                                                    {0.000 0.208}          0.417           2400.960        
      pll_clk[2]_DIV                                                              {0.000 1.666}          3.332           300.120         
  mmcm_clkout1                                                                    {0.000 4.998}          9.996           100.040         
  mmcm_clkout2                                                                    {0.000 2.499}          4.998           200.080         
  mmcm_clkout3                                                                    {0.000 2.499}          4.998           200.080         
  mmcm_clkout4                                                                    {0.000 1.666}          3.332           300.120         
  mmcm_clkout5                                                                    {0.000 6.664}          13.328          75.030          
  mmcm_clkout6                                                                    {0.000 3.332}          6.664           150.060         
tx_div_clk                                                                        {0.000 4.000}          8.000           125.000         
  mmcm_clk_0_s_2                                                                  {0.000 4.000}          8.000           125.000         
  mmcm_clk_1_s_2                                                                  {0.000 3.000}          6.000           166.667         
  mmcm_clk_2_s_2                                                                  {0.000 1.000}          2.000           500.000         
  mmcm_fb_clk_s_2                                                                 {0.000 4.000}          8.000           125.000         
tx_ref_clk                                                                        {0.000 4.000}          8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK         15.212        0.000                      0                  247       -0.062       -6.677                    157                  247       16.108        0.000                       0                   260  
i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       14.959        0.000                      0                   52       -0.037       -0.042                      3                   52       16.391        0.000                       0                    47  
phy_clk                                                                                                                                                                                                                             0.108        0.000                       0                     1  
  clk125_i                                                                              3.301        0.000                      0                11021       -0.071     -140.237                   4254                11020        3.146        0.000                       0                  4657  
  clk625_i                                                                                                                                                                                                                          0.108        0.000                       0                     8  
    clk312_out                                                                          0.740        0.000                      0                  414       -0.073       -6.679                    239                  414        0.350        0.000                       0                   181  
  clk_fb_i                                                                                                                                                                                                                          1.821        0.000                       0                     3  
rx_div_clk                                                                                                                                                                                                                          2.000        0.000                       0                     2  
  mmcm_clk_0_s                                                                          6.070        0.000                      0                 7647       -0.263       -1.285                      9                 7647        0.136        0.000                       0                  3898  
  mmcm_clk_1_s                                                                                                                                                                                                                      4.621        0.000                       0                     2  
  mmcm_clk_2_s                                                                                                                                                                                                                      0.621        0.000                       0                     2  
  mmcm_fb_clk_s                                                                                                                                                                                                                     6.621        0.000                       0                     3  
rx_os_div_clk                                                                                                                                                                                                                       2.000        0.000                       0                     2  
  mmcm_clk_0_s_1                                                                        5.585        0.000                      0                 6433       -0.335     -124.966                   3578                 6433        0.135        0.000                       0                  3047  
  mmcm_clk_1_s_1                                                                                                                                                                                                                    4.621        0.000                       0                     2  
  mmcm_clk_2_s_1                                                                                                                                                                                                                    0.621        0.000                       0                     2  
  mmcm_fb_clk_s_1                                                                                                                                                                                                                   6.621        0.000                       0                     3  
    rx_out_clk_s                                                                                                                                                                                                                    2.621        0.000                       0                     1  
    rx_out_clk_s_1                                                                                                                                                                                                                  2.621        0.000                       0                     1  
    tx_out_clk_s                                                                                                                                                                                                                    2.621        0.000                       0                     1  
    tx_out_clk_s_1                                                                                                                                                                                                                  2.621        0.000                       0                     1  
    tx_out_clk_s_2                                                                                                                                                                                                                  2.621        0.000                       0                     1  
sys_clk_p                                                                               1.779        0.000                      0                   23       -0.045       -0.621                     16                   23        0.666        0.000                       0                    20  
  mmcm_clkout0                                                                          0.927        0.000                      0                39442       -0.037      -19.249                    539                39442        0.666        0.000                       0                 19343  
    pll_clk[0]                                                                                                                                                                                                                      0.021        0.000                       0                     9  
      pll_clk[0]_DIV                                                                                                                                                                                                                0.172        0.000                       0                    45  
    pll_clk[1]                                                                                                                                                                                                                      0.021        0.000                       0                     9  
      pll_clk[1]_DIV                                                                                                                                                                                                                0.172        0.000                       0                    40  
    pll_clk[2]                                                                                                                                                                                                                      0.021        0.000                       0                     5  
      pll_clk[2]_DIV                                                                                                                                                                                                                0.172        0.000                       0                    20  
  mmcm_clkout1                                                                          5.715        0.000                      0               107719        0.061        0.000                      0               107719        2.498        0.000                       0                 39893  
  mmcm_clkout2                                                                                                                                                                                                                      3.619        0.000                       0                     2  
  mmcm_clkout3                                                                          2.273        0.000                      0                 8122       -0.061      -77.958                   3235                 8092        1.645        0.000                       0                  2338  
  mmcm_clkout4                                                                                                                                                                                                                      1.953        0.000                       0                     2  
  mmcm_clkout5                                                                                                                                                                                                                     11.949        0.000                       0                     2  
  mmcm_clkout6                                                                          2.849        0.000                      0                 6738       -0.691      -86.784                   1954                 6298        0.418        0.000                       0                  2401  
tx_div_clk                                                                                                                                                                                                                          2.000        0.000                       0                     2  
  mmcm_clk_0_s_2                                                                        6.020        0.000                      0                29154       -0.465     -541.173                  16346                29154        0.135        0.000                       0                 10830  
  mmcm_clk_1_s_2                                                                                                                                                                                                                    4.621        0.000                       0                     2  
  mmcm_clk_2_s_2                                                                                                                                                                                                                    0.621        0.000                       0                     2  
  mmcm_fb_clk_s_2                                                                                                                                                                                                                   6.621        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                To Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                --------                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
mmcm_clkout1              clk125_i                        5.194        0.000                      0                  260                                                                        
clk625_i_INTERNAL_DIVCLK  clk312_out                      1.393        0.000                      0                   10        0.360        0.000                      0                   10  
mmcm_clkout1              mmcm_clk_0_s                    6.527        0.000                      0                   64                                                                        
mmcm_clkout3              mmcm_clk_0_s                    4.730        0.000                      0                    7                                                                        
mmcm_clkout1              mmcm_clk_0_s_1                  6.527        0.000                      0                   64                                                                        
mmcm_clkout3              mmcm_clk_0_s_1                  4.730        0.000                      0                    7                                                                        
                          mmcm_clkout0                    2.732        0.000                      0                   28                                                                        
mmcm_clkout1              mmcm_clkout0                    1.060        0.000                      0                 2643        0.007        0.000                      0                 2643  
mmcm_clkout6              mmcm_clkout0                    2.651        0.000                      0                  125                                                                        
mmcm_clkout0              pll_clk[0]_DIV                  1.060        0.000                      0                  384        0.625        0.000                      0                  384  
mmcm_clkout0              pll_clk[1]_DIV                  1.060        0.000                      0                  352        0.698        0.000                      0                  352  
mmcm_clkout0              pll_clk[2]_DIV                  1.060        0.000                      0                  176        0.698        0.000                      0                  176  
clk125_i                  mmcm_clkout1                    5.407        0.000                      0                   33                                                                        
mmcm_clk_0_s              mmcm_clkout1                    7.719        0.000                      0                   99                                                                        
mmcm_clk_0_s_1            mmcm_clkout1                    7.719        0.000                      0                   99                                                                        
mmcm_clkout0              mmcm_clkout1                    2.565        0.000                      0                 2354       -0.246     -160.542                   1649                 2354  
mmcm_clkout3              mmcm_clkout1                    3.522        0.000                      0                 1597       -0.441     -277.284                    950                 1578  
mmcm_clk_0_s_2            mmcm_clkout1                    9.728        0.000                      0                    2                                                                        
mmcm_clk_0_s              mmcm_clkout3                    7.704        0.000                      0                   10                                                                        
mmcm_clk_0_s_1            mmcm_clkout3                    7.704        0.000                      0                   10                                                                        
mmcm_clkout1              mmcm_clkout3                    1.779        0.000                      0                  957        0.106        0.000                      0                  399  
mmcm_clkout0              mmcm_clkout6                    4.732        0.000                      0                   35                                                                        
mmcm_clkout1              mmcm_clk_0_s_2                  7.021        0.000                      0                  157                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                        From Clock                                                                        To Clock                                                                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                        ----------                                                                        --------                                                                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                 clk125_i                                                                          clk125_i                                                                                6.950        0.000                      0                    2        0.114        0.000                      0                    2  
**async_default**                                                                 i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       15.624        0.000                      0                    1       16.848        0.000                      0                    1  
**async_default**                                                                 mmcm_clk_0_s                                                                      mmcm_clk_0_s                                                                            7.572        0.000                      0                  454        0.218        0.000                      0                  454  
**async_default**                                                                 mmcm_clk_0_s_1                                                                    mmcm_clk_0_s_1                                                                          7.185        0.000                      0                  258        0.107        0.000                      0                  258  
**async_default**                                                                 mmcm_clk_0_s_2                                                                    mmcm_clk_0_s_2                                                                          7.161        0.000                      0                  730        0.119        0.000                      0                  730  
**async_default**                                                                 mmcm_clkout1                                                                      mmcm_clkout1                                                                            9.423        0.000                      0                 7020        0.224        0.000                      0                 7020  
**async_default**                                                                 mmcm_clkout1                                                                      mmcm_clkout3                                                                            3.702        0.000                      0                    3        0.335        0.000                      0                    3  
**async_default**                                                                 mmcm_clkout3                                                                      mmcm_clkout3                                                                            3.908        0.000                      0                  120        0.057        0.000                      0                  120  
**default**                                                                       mmcm_clkout0                                                                                                                                                             11.732        0.000                      0                   10                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       15.212ns,  Total Violation        0.000ns
Hold  :          157  Failing Endpoints,  Worst Slack       -0.062ns,  Total Violation       -6.677ns
PW    :            0  Failing Endpoints,  Worst Slack       16.108ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.212ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        1.227ns  (logic 0.345ns (28.117%)  route 0.882ns (71.883%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.729ns = ( 21.396 - 16.667 ) 
    Source Clock Delay      (SCD):    4.999ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
                         BSCANE2                      0.000     0.000 r  i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, unplaced)         2.332     2.332    i_system_wrapper/system_i/sys_mb_debug/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
                         BUFGCE (Prop_BUFGCE_I_O)     0.083     2.415 r  i_system_wrapper/system_i/sys_mb_debug/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=259, unplaced)       2.584     4.999    i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
                         FDCE                                         r  i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.115     5.114 r  i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/Q
                         net (fo=4, unplaced)         0.337     5.451    i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/tdi_shifter_reg[0][5]
                         LUT6 (Prop_LUT6_I0_O)        0.190     5.641 r  i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, unplaced)         0.249     5.890    i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.040     5.930 r  i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, unplaced)         0.296     6.226    i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
                         FDRE                                         r  i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
                         BSCANE2                      0.000    16.667 f  i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, unplaced)         2.215    18.882    i_system_wrapper/system_i/sys_mb_debug/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
                         BUFGCE (Prop_BUFGCE_I_O)     0.075    18.957 f  i_system_wrapper/system_i/sys_mb_debug/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=259, unplaced)       2.439    21.396    i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
                         FDRE                                         r  i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.125    21.521    
                         clock uncertainty           -0.035    21.485    
                         FDRE (Setup_FDRE_C_CE)      -0.047    21.438    i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         21.438    
                         arrival time                          -6.226    
  -------------------------------------------------------------------
                         slack                                 15.212    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.062ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                            (rising edge-triggered cell FDPE clocked by i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_61/D
                            (rising edge-triggered cell SRL16E clocked by i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.049ns (24.170%)  route 0.154ns (75.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.507ns
    Source Clock Delay      (SCD):    2.297ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
                         BSCANE2                      0.000     0.000 r  i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, unplaced)         1.156     1.156    i_system_wrapper/system_i/sys_mb_debug/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     1.183 r  i_system_wrapper/system_i/sys_mb_debug/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=259, unplaced)       1.114     2.297    i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
                         FDPE                                         r  i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_FDPE_C_Q)         0.049     2.346 r  i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/Q
                         net (fo=1, unplaced)         0.154     2.500    i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[25]
                         SRL16E                                       r  i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_61/D
  -------------------------------------------------------------------    -------------------

                         (clock i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
                         BSCANE2                      0.000     0.000 r  i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, unplaced)         1.217     1.217    i_system_wrapper/system_i/sys_mb_debug/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     1.248 r  i_system_wrapper/system_i/sys_mb_debug/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=259, unplaced)       1.259     2.507    i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
                         SRL16E                                       r  i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_61/CLK
                         clock pessimism             -0.065     2.442    
                         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     2.562    i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_61
  -------------------------------------------------------------------
                         required time                         -2.562    
                         arrival time                           2.500    
  -------------------------------------------------------------------
                         slack                                 -0.062    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFGCE/I    n/a            1.379         33.333      31.954               i_system_wrapper/system_i/sys_mb_debug/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.558         16.667      16.108               i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.558         16.666      16.108               i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       14.959ns,  Total Violation        0.000ns
Hold  :            3  Failing Endpoints,  Worst Slack       -0.037ns,  Total Violation       -0.042ns
PW    :            0  Failing Endpoints,  Worst Slack       16.391ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.959ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        1.480ns  (logic 0.425ns (28.716%)  route 1.055ns (71.284%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.736ns = ( 38.069 - 33.333 ) 
    Source Clock Delay      (SCD):    5.006ns = ( 21.673 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
                         BSCANE2                      0.000    16.667 f  i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, unplaced)         2.339    19.006    i_system_wrapper/system_i/sys_mb_debug/U0/Dbg_Update_31__0
                         BUFGCE (Prop_BUFGCE_I_O)     0.083    19.089 f  i_system_wrapper/system_i/sys_mb_debug/U0/Dbg_Update_31_BUFG_inst/O
                         net (fo=45, unplaced)        2.584    21.673    i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
                         FDCE                                         r  i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.115    21.788 f  i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, unplaced)        0.195    21.983    i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_1
                         LUT3 (Prop_LUT3_I1_O)        0.138    22.121 f  i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=4, unplaced)         0.264    22.385    i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
                         LUT4 (Prop_LUT4_I0_O)        0.132    22.517 f  i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, unplaced)         0.267    22.784    i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]_0
                         LUT5 (Prop_LUT5_I0_O)        0.040    22.824 r  i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=10, unplaced)        0.329    23.153    i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
                         FDCE                                         r  i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
                         BSCANE2                      0.000    33.333 r  i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, unplaced)         2.222    35.555    i_system_wrapper/system_i/sys_mb_debug/U0/Dbg_Update_31__0
                         BUFGCE (Prop_BUFGCE_I_O)     0.075    35.630 r  i_system_wrapper/system_i/sys_mb_debug/U0/Dbg_Update_31_BUFG_inst/O
                         net (fo=45, unplaced)        2.439    38.069    i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
                         FDCE                                         r  i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              0.125    38.194    
                         clock uncertainty           -0.035    38.159    
                         FDCE (Setup_FDCE_C_CE)      -0.047    38.112    i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         38.112    
                         arrival time                         -23.153    
  -------------------------------------------------------------------
                         slack                                 14.959    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.037ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.079ns (48.055%)  route 0.085ns (51.945%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.511ns
    Source Clock Delay      (SCD):    2.301ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
                         BSCANE2                      0.000     0.000 r  i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, unplaced)         1.160     1.160    i_system_wrapper/system_i/sys_mb_debug/U0/Dbg_Update_31__0
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     1.187 r  i_system_wrapper/system_i/sys_mb_debug/U0/Dbg_Update_31_BUFG_inst/O
                         net (fo=45, unplaced)        1.114     2.301    i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
                         FDCE                                         r  i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.049     2.350 r  i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, unplaced)         0.073     2.423    i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
                         LUT3 (Prop_LUT3_I2_O)        0.030     2.453 r  i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, unplaced)         0.012     2.465    i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_38
                         FDCE                                         r  i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
                         BSCANE2                      0.000     0.000 r  i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, unplaced)         1.221     1.221    i_system_wrapper/system_i/sys_mb_debug/U0/Dbg_Update_31__0
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     1.252 r  i_system_wrapper/system_i/sys_mb_debug/U0/Dbg_Update_31_BUFG_inst/O
                         net (fo=45, unplaced)        1.259     2.511    i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
                         FDCE                                         r  i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.065     2.446    
                         FDCE (Hold_FDCE_C_D)         0.056     2.502    i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.502    
                         arrival time                           2.465    
  -------------------------------------------------------------------
                         slack                                 -0.037    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFGCE/I  n/a            1.379         33.333      31.954               i_system_wrapper/system_i/sys_mb_debug/U0/Dbg_Update_31_BUFG_inst/I
Low Pulse Width   Slow    FDCE/C    n/a            0.275         16.666      16.391               i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         16.666      16.391               i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C



---------------------------------------------------------------------------------------------------
From Clock:  phy_clk
  To Clock:  phy_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         phy_clk
Waveform(ns):       { 0.000 0.800 }
Period(ns):         1.600
Sources:            { phy_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     MMCME3_ADV/CLKIN1  n/a            1.071         1.600       0.529                i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/mmcme3_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME3_ADV/CLKIN1  n/a            0.692         0.800       0.108                i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/mmcme3_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME3_ADV/CLKIN1  n/a            0.692         0.800       0.108                i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/mmcme3_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk125_i
  To Clock:  clk125_i

Setup :            0  Failing Endpoints,  Worst Slack        3.301ns,  Total Violation        0.000ns
Hold  :         4254  Failing Endpoints,  Worst Slack       -0.071ns,  Total Violation     -140.237ns
PW    :            0  Failing Endpoints,  Worst Slack        3.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.301ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/sgmii_logic/clock_generation/clk_div1/reg3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/sgmii_logic/clock_generation/sgmii_clk_f_reg/D
                            (falling edge-triggered cell FDRE clocked by clk125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk125_i fall@4.000ns - clk125_i rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.247ns (44.828%)  route 0.304ns (55.172%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.999ns = ( 3.001 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.275ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_i rise edge)
                                                      0.000     0.000 r  
    P26                                               0.000     0.000 r  phy_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/I
    HRIODIFFINBUF_X0Y36  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.639     0.639 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.094     0.733    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/OUT
    P26                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.776 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.785     1.561    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_in
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.828    -3.267 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.325    -2.942    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_i
                         BUFGCE (Prop_BUFGCE_I_O)     0.083    -2.859 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf/O
                         net (fo=4655, unplaced)      2.584    -0.275    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/sgmii_logic/clock_generation/clk_div1/sync_rst1_reg
                         FDRE                                         r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/sgmii_logic/clock_generation/clk_div1/reg3_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.115    -0.160 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/sgmii_logic/clock_generation/clk_div1/reg3_reg/Q
                         net (fo=6, unplaced)         0.281     0.121    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/sgmii_logic/clock_generation/clk_div1/clk12_5
                         LUT5 (Prop_LUT5_I1_O)        0.132     0.253 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/sgmii_logic/clock_generation/clk_div1/sgmii_clk_f_i_1/O
                         net (fo=1, unplaced)         0.023     0.276    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/sgmii_logic/clock_generation/clk_div1_n_3
                         FDRE                                         r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/sgmii_logic/clock_generation/sgmii_clk_f_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_i fall edge)
                                                      4.000     4.000 f  
    P26                                               0.000     4.000 f  phy_clk_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/I
    HRIODIFFINBUF_X0Y36  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.273     4.273 f  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.059     4.332    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/OUT
    P26                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     4.364 f  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.708     5.072    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_in
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.867     0.205 f  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.282     0.487    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_i
                         BUFGCE (Prop_BUFGCE_I_O)     0.075     0.562 f  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf/O
                         net (fo=4655, unplaced)      2.439     3.001    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/sgmii_logic/clock_generation/sync_rst1_reg
                         FDRE                                         r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/sgmii_logic/clock_generation/sgmii_clk_f_reg/C  (IS_INVERTED)
                         clock pessimism              0.579     3.580    
                         clock uncertainty           -0.062     3.518    
                         FDRE (Setup_FDRE_C_D)        0.059     3.577    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/sgmii_logic/clock_generation/sgmii_clk_f_reg
  -------------------------------------------------------------------
                         required time                          3.577    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  3.301    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.071ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_10_to_1_ser8_i/gb0/write_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_10_to_1_ser8_i/gb0/loop2[0].ram_inst0/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_i rise@0.000ns - clk125_i rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.049ns (32.957%)  route 0.100ns (67.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.301ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    0.170ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_i rise edge)
                                                      0.000     0.000 r  
    P26                                               0.000     0.000 r  phy_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/I
    HRIODIFFINBUF_X0Y36  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.027     0.223    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/OUT
    P26                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.238 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.371     0.609    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_in
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.494    -1.885 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.128    -1.757    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_i
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -1.730 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf/O
                         net (fo=4655, unplaced)      1.114    -0.616    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_10_to_1_ser8_i/gb0/sync_rst1_reg
                         FDRE                                         r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_10_to_1_ser8_i/gb0/write_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049    -0.567 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_10_to_1_ser8_i/gb0/write_addr_reg[1]/Q
                         net (fo=20, unplaced)        0.100    -0.467    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_10_to_1_ser8_i/gb0/loop2[0].ram_inst0/ADDRD1
                         RAMS32                                       r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_10_to_1_ser8_i/gb0/loop2[0].ram_inst0/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk125_i rise edge)
                                                      0.000     0.000 r  
    P26                                               0.000     0.000 r  phy_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/I
    HRIODIFFINBUF_X0Y36  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.600     0.600 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.043     0.643    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/OUT
    P26                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.665 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.417     1.082    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_in
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.849    -1.767 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176    -1.591    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_i
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.560 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf/O
                         net (fo=4655, unplaced)      1.259    -0.301    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_10_to_1_ser8_i/gb0/loop2[0].ram_inst0/WCLK
                         RAMS32                                       r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_10_to_1_ser8_i/gb0/loop2[0].ram_inst0/RAMD/CLK
                         clock pessimism             -0.170    -0.471    
                         RAMS32 (Hold_RAMS32_CLK_ADR1)
                                                      0.075    -0.396    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_10_to_1_ser8_i/gb0/loop2[0].ram_inst0/RAMD
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.467    
  -------------------------------------------------------------------
                         slack                                 -0.071    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk125_i
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/mmcme3_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.709         8.000       6.291                i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.854         4.000       3.146                i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.854         4.000       3.146                i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK



---------------------------------------------------------------------------------------------------
From Clock:  clk625_i
  To Clock:  clk625_i

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk625_i
Waveform(ns):       { 0.000 0.800 }
Period(ns):         1.600
Sources:            { i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/mmcme3_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin        Reference Pin     Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     BUFGCE/I       n/a               1.379         1.600       0.221                            i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_buf/I
Low Pulse Width   Slow    ISERDESE3/CLK  n/a               0.617         0.800       0.183      BITSLICE_RX_TX_X1Y80  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/iserdes_m/CLK
High Pulse Width  Fast    ISERDESE3/CLK  n/a               0.617         0.800       0.183      BITSLICE_RX_TX_X1Y80  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/iserdes_m/CLK
Max Skew          Fast    OSERDESE3/CLK  OSERDESE3/CLKDIV  0.320         0.212       0.108      BITSLICE_RX_TX_X1Y75  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_10_to_1_ser8_i/oserdes_m/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk312_out
  To Clock:  clk312_out

Setup :            0  Failing Endpoints,  Worst Slack        0.740ns,  Total Violation        0.000ns
Hold  :          239  Failing Endpoints,  Worst Slack       -0.073ns,  Total Violation       -6.679ns
PW    :            0  Failing Endpoints,  Worst Slack        0.350ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.740ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/dc_inst/m_delay_val_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk312_out  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/dc_inst/s_delay_val_int_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk312_out  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk312_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk312_out rise@3.200ns - clk312_out rise@0.000ns)
  Data Path Delay:        2.323ns  (logic 0.744ns (32.028%)  route 1.579ns (67.972%))
  Logic Levels:           6  (CARRY8=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.703ns = ( 2.497 - 3.200 ) 
    Source Clock Delay      (SCD):    0.071ns
    Clock Pessimism Removal (CPR):    0.629ns
  Clock Uncertainty:      0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk312_out rise edge)
                                                      0.000     0.000 r  
    P26                                               0.000     0.000 r  phy_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/I
    HRIODIFFINBUF_X0Y36  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.639     0.639 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.094     0.733    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/OUT
    P26                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.776 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.785     1.561    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_in
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -4.828    -3.267 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/mmcme3_adv_inst/CLKOUT2
                         net (fo=2, unplaced)         0.325    -2.942    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_i
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.282    -2.660 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk312_buf/O
                         net (fo=181, unplaced)       2.731     0.071    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/dc_inst/CLK
                         FDRE                                         r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/dc_inst/m_delay_val_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.115     0.186 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/dc_inst/m_delay_val_int_reg[0]/Q
                         net (fo=20, unplaced)        0.308     0.494    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/dc_inst/m_delay_val_in[0]
                         LUT4 (Prop_LUT4_I0_O)        0.198     0.692 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/dc_inst/s_delay_val_int[6]_i_8/O
                         net (fo=1, unplaced)         0.294     0.986    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/dc_inst/s_delay_val_int[6]_i_8_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[3])
                                                      0.216     1.202 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/dc_inst/s_delay_val_int_reg[6]_i_4/CO[3]
                         net (fo=13, unplaced)        0.195     1.397    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/dc_inst/s_ovflw0
                         LUT5 (Prop_LUT5_I3_O)        0.095     1.492 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/dc_inst/s_delay_val_int[2]_i_3/O
                         net (fo=3, unplaced)         0.255     1.747    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/dc_inst/s_delay_val_int[2]_i_3_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.040     1.787 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/dc_inst/s_delay_val_int[4]_i_3/O
                         net (fo=3, unplaced)         0.255     2.042    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/dc_inst/s_delay_val_int[4]_i_3_n_0
                         LUT4 (Prop_LUT4_I0_O)        0.040     2.082 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/dc_inst/s_delay_val_int[5]_i_3/O
                         net (fo=1, unplaced)         0.249     2.331    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/dc_inst/s_delay_val_int[5]_i_3_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.040     2.371 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/dc_inst/s_delay_val_int[5]_i_1/O
                         net (fo=1, unplaced)         0.023     2.394    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/dc_inst/s_delay_val_int[5]_i_1_n_0
                         FDRE                                         r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/dc_inst/s_delay_val_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk312_out rise edge)
                                                      3.200     3.200 r  
    P26                                               0.000     3.200 r  phy_clk_p (IN)
                         net (fo=0)                   0.000     3.200    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/I
    HRIODIFFINBUF_X0Y36  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.273     3.473 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.059     3.532    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/OUT
    P26                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     3.564 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.708     4.272    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_in
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -4.867    -0.595 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/mmcme3_adv_inst/CLKOUT2
                         net (fo=2, unplaced)         0.282    -0.313    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_i
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.224    -0.089 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk312_buf/O
                         net (fo=181, unplaced)       2.586     2.497    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/dc_inst/CLK
                         FDRE                                         r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/dc_inst/s_delay_val_int_reg[5]/C
                         clock pessimism              0.629     3.126    
                         clock uncertainty           -0.051     3.075    
                         FDRE (Setup_FDRE_C_D)        0.059     3.134    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/dc_inst/s_delay_val_int_reg[5]
  -------------------------------------------------------------------
                         required time                          3.134    
                         arrival time                          -2.394    
  -------------------------------------------------------------------
                         slack                                  0.740    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.073ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/count_in_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk312_out  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/odelay_cal/CNTVALUEIN[8]
                            (rising edge-triggered cell ODELAYE3 clocked by clk312_out  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk312_out
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk312_out rise@0.000ns - clk312_out rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.104ns (19.463%)  route 0.430ns (80.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.071ns
    Source Clock Delay      (SCD):    -0.703ns
    Clock Pessimism Removal (CPR):    0.629ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk312_out rise edge)
                                                      0.000     0.000 r  
    P26                                               0.000     0.000 r  phy_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/I
    HRIODIFFINBUF_X0Y36  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.273     0.273 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.059     0.332    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/OUT
    P26                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.364 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.708     1.072    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_in
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -4.867    -3.795 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/mmcme3_adv_inst/CLKOUT2
                         net (fo=2, unplaced)         0.282    -3.513    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_i
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.224    -3.289 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk312_buf/O
                         net (fo=181, unplaced)       2.586    -0.703    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/CLK
                         FDRE                                         r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/count_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.104    -0.599 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/count_in_reg[8]/Q
                         net (fo=6, unplaced)         0.430    -0.168    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/count_in[8]
                         ODELAYE3                                     r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/odelay_cal/CNTVALUEIN[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk312_out rise edge)
                                                      0.000     0.000 r  
    P26                                               0.000     0.000 r  phy_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/I
    HRIODIFFINBUF_X0Y36  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.639     0.639 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.094     0.733    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/OUT
    P26                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.776 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.785     1.561    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_in
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -4.828    -3.267 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/mmcme3_adv_inst/CLKOUT2
                         net (fo=2, unplaced)         0.325    -2.942    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_i
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.282    -2.660 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk312_buf/O
                         net (fo=181, unplaced)       2.731     0.071    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/CLK
                         ODELAYE3                                     r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/odelay_cal/CLK
                         clock pessimism             -0.629    -0.558    
                         ODELAYE3 (Hold_ODELAYE3_CLK_CNTVALUEIN[8])
                                                      0.462    -0.096    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/odelay_cal
  -------------------------------------------------------------------
                         required time                          0.096    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                 -0.073    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk312_out
Waveform(ns):       { 0.000 1.600 }
Period(ns):         3.200
Sources:            { i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk312_buf/O }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     OSERDESE3/CLKDIV  n/a            2.740         3.200       0.460      BITSLICE_RX_TX_X1Y75  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_10_to_1_ser8_i/oserdes_m/CLKDIV
Low Pulse Width   Fast    IDELAYE3/CLK      n/a            1.233         1.600       0.367      BITSLICE_RX_TX_X1Y81  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/idelay_s/CLK
High Pulse Width  Slow    OSERDESE3/CLKDIV  n/a            1.233         1.600       0.367      BITSLICE_RX_TX_X1Y75  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_10_to_1_ser8_i/oserdes_m/CLKDIV
Max Skew          Slow    OSERDESE3/CLKDIV  OSERDESE3/CLK  1.040         0.690       0.350      BITSLICE_RX_TX_X1Y75  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_10_to_1_ser8_i/oserdes_m/CLKDIV



---------------------------------------------------------------------------------------------------
From Clock:  clk_fb_i
  To Clock:  clk_fb_i

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.821ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fb_i
Waveform(ns):       { 0.000 1.600 }
Period(ns):         3.200
Sources:            { i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/mmcme3_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFGCE/I  n/a            1.379         3.200       1.821                i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clkf_buf/I



---------------------------------------------------------------------------------------------------
From Clock:  rx_div_clk
  To Clock:  rx_div_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rx_div_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/i_gthe3_channel/RXOUTCLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG_GT/I          n/a            1.379         8.000       6.621                i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/i_rx_bufg/I
Low Pulse Width   Slow    MMCME3_ADV/CLKIN1  n/a            2.000         4.000       2.000                i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_mmcm_drp/i_mmcme3/CLKIN1
High Pulse Width  Slow    MMCME3_ADV/CLKIN1  n/a            2.000         4.000       2.000                i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_mmcm_drp/i_mmcme3/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clk_0_s
  To Clock:  mmcm_clk_0_s

Setup :            0  Failing Endpoints,  Worst Slack        6.070ns,  Total Violation        0.000ns
Hold  :            9  Failing Endpoints,  Worst Slack       -0.263ns,  Total Violation       -1.285ns
PW    :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.070ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9371_rx_jesd/rx/inst/gen_lane[0].i_lane/i_align_mux/in_data_d1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9371_rx_jesd/rx/inst/gen_lane[0].i_lane/i_elastic_buffer/mem_reg/WEBWE[0]
                            (rising edge-triggered cell RAMB18E2 clocked by mmcm_clk_0_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_clk_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mmcm_clk_0_s rise@8.000ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        1.628ns  (logic 0.385ns (23.649%)  route 1.243ns (76.351%))
  Logic Levels:           3  (LUT1=1 LUT6=2)
  Clock Path Skew:        0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.021ns = ( 11.021 - 8.000 ) 
    Source Clock Delay      (SCD):    3.626ns
    Clock Pessimism Removal (CPR):    0.945ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/i_gthe3_channel/RXOUTCLK
                         net (fo=2, unplaced)         0.082     0.082    i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/rx_out_clk_s
                         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=1, unplaced)         2.584     2.981    i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_mmcm_drp/clk
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.796     0.185 r  i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_mmcm_drp/i_mmcme3/CLKOUT0
                         net (fo=1, unplaced)         0.325     0.510    i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
                         BUFGCE (Prop_BUFGCE_I_O)     0.083     0.593 r  i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=3956, unplaced)      3.033     3.626    i_system_wrapper/system_i/axi_ad9371_rx_jesd/rx/inst/gen_lane[0].i_lane/i_align_mux/clk
                         FDRE                                         r  i_system_wrapper/system_i/axi_ad9371_rx_jesd/rx/inst/gen_lane[0].i_lane/i_align_mux/in_data_d1_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.115     3.741 r  i_system_wrapper/system_i/axi_ad9371_rx_jesd/rx/inst/gen_lane[0].i_lane/i_align_mux/in_data_d1_reg[14]/Q
                         net (fo=2, unplaced)         0.324     4.065    i_system_wrapper/system_i/axi_ad9371_rx_jesd/rx/inst/gen_lane[0].i_lane/i_align_mux/in_data_d1[14]
                         LUT6 (Prop_LUT6_I0_O)        0.190     4.255 r  i_system_wrapper/system_i/axi_ad9371_rx_jesd/rx/inst/gen_lane[0].i_lane/i_align_mux/ilas_config_data[6]_i_1__0/O
                         net (fo=5, unplaced)         0.269     4.524    i_system_wrapper/system_i/axi_ad9371_rx_jesd/rx/inst/gen_lane[0].i_lane/i_align_mux/data_aligned_s[6]
                         LUT6 (Prop_LUT6_I1_O)        0.040     4.564 f  i_system_wrapper/system_i/axi_ad9371_rx_jesd/rx/inst/gen_lane[0].i_lane/i_align_mux/state[14]_i_1/O
                         net (fo=25, unplaced)        0.303     4.867    i_system_wrapper/system_i/axi_ad9371_rx_jesd/rx/inst/gen_lane[0].i_lane/i_align_mux/SS[0]
                         LUT1 (Prop_LUT1_I0_O)        0.040     4.907 r  i_system_wrapper/system_i/axi_ad9371_rx_jesd/rx/inst/gen_lane[0].i_lane/i_align_mux/mem_reg_i_33/O
                         net (fo=4, unplaced)         0.347     5.254    i_system_wrapper/system_i/axi_ad9371_rx_jesd/rx/inst/gen_lane[0].i_lane/i_elastic_buffer/WEBWE[0]
                         RAMB18E2                                     r  i_system_wrapper/system_i/axi_ad9371_rx_jesd/rx/inst/gen_lane[0].i_lane/i_elastic_buffer/mem_reg/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      8.000     8.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     8.000 r  i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/i_gthe3_channel/RXOUTCLK
                         net (fo=2, unplaced)         0.046     8.046    i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/rx_out_clk_s
                         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     8.329 r  i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=1, unplaced)         2.439    10.768    i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_mmcm_drp/clk
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.992     7.776 r  i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_mmcm_drp/i_mmcme3/CLKOUT0
                         net (fo=1, unplaced)         0.282     8.058    i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
                         BUFGCE (Prop_BUFGCE_I_O)     0.075     8.133 r  i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=3956, unplaced)      2.888    11.021    i_system_wrapper/system_i/axi_ad9371_rx_jesd/rx/inst/gen_lane[0].i_lane/i_elastic_buffer/clk
                         RAMB18E2                                     r  i_system_wrapper/system_i/axi_ad9371_rx_jesd/rx/inst/gen_lane[0].i_lane/i_elastic_buffer/mem_reg/CLKBWRCLK
                         clock pessimism              0.945    11.966    
                         clock uncertainty           -0.053    11.913    
                         RAMB18E2 (Setup_RAMB18E2_CLKBWRCLK_WEBWE[0])
                                                     -0.589    11.324    i_system_wrapper/system_i/axi_ad9371_rx_jesd/rx/inst/gen_lane[0].i_lane/i_elastic_buffer/mem_reg
  -------------------------------------------------------------------
                         required time                         11.324    
                         arrival time                          -5.254    
  -------------------------------------------------------------------
                         slack                                  6.070    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.263ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_1/rx_rate_m2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_1/i_gthe3_channel/RXRATE[2]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by mmcm_clk_0_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_clk_0_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s rise@0.000ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.049ns (23.649%)  route 0.158ns (76.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.394ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/i_gthe3_channel/RXOUTCLK
                         net (fo=2, unplaced)         0.018     0.018    i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/rx_out_clk_s
                         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=1, unplaced)         1.114     1.232    i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_mmcm_drp/clk
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.466    -0.234 r  i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_mmcm_drp/i_mmcme3/CLKOUT0
                         net (fo=1, unplaced)         0.128    -0.106    i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.079 r  i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=3956, unplaced)      1.473     1.394    i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_1/rx_clk_1
                         FDRE                                         r  i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_1/rx_rate_m2_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     1.443 r  i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_1/rx_rate_m2_reg[2]/Q
                         net (fo=1, unplaced)         0.158     1.602    i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_1/rx_rate_m2[2]
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                                r  i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_1/i_gthe3_channel/RXRATE[2]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/i_gthe3_channel/RXOUTCLK
                         net (fo=2, unplaced)         0.035     0.035    i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/rx_out_clk_s
                         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=1, unplaced)         1.259     1.424    i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_mmcm_drp/clk
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.269     0.155 r  i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_mmcm_drp/i_mmcme3/CLKOUT0
                         net (fo=1, unplaced)         0.176     0.331    i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.362 r  i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=3956, unplaced)      1.676     2.038    i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_1/rx_clk_1
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                                r  i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_1/i_gthe3_channel/RXUSRCLK2
                         clock pessimism             -0.545     1.493    
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_RXUSRCLK2_RXRATE[2])
                                                      0.372     1.865    i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_1/i_gthe3_channel
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           1.602    
  -------------------------------------------------------------------
                         slack                                 -0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clk_0_s
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_mmcm_drp/i_mmcme3/CLKOUT0 }

Check Type        Corner  Lib Pin                 Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     FDRE/C                  n/a                      2.740         8.000       5.260      BITSLICE_RX_TX_X1Y166  i_system_wrapper/system_i/axi_ad9371_rx_jesd/rx/inst/i_lmfc/sysref_r_reg/C
Low Pulse Width   Slow    FDRE/C                  n/a                      1.233         4.000       2.767      BITSLICE_RX_TX_X1Y166  i_system_wrapper/system_i/axi_ad9371_rx_jesd/rx/inst/i_lmfc/sysref_r_reg/C
High Pulse Width  Slow    FDRE/C                  n/a                      1.233         4.000       2.767      BITSLICE_RX_TX_X1Y166  i_system_wrapper/system_i/axi_ad9371_rx_jesd/rx/inst/i_lmfc/sysref_r_reg/C
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK  GTHE3_CHANNEL/RXUSRCLK2  0.516         0.380       0.136      GTHE3_CHANNEL_X0Y18    i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_1/i_gthe3_channel/RXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clk_1_s
  To Clock:  mmcm_clk_1_s

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.621ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clk_1_s
Waveform(ns):       { 0.000 3.000 }
Period(ns):         6.000
Sources:            { i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_mmcm_drp/i_mmcme3/CLKOUT1 }

Check Type  Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFGCE/I  n/a            1.379         6.000       4.621                i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_mmcm_drp/i_clk_1_bufg/I



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clk_2_s
  To Clock:  mmcm_clk_2_s

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.621ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clk_2_s
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_mmcm_drp/i_mmcme3/CLKOUT2 }

Check Type  Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFGCE/I  n/a            1.379         2.000       0.621                i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_mmcm_drp/i_clk_2_bufg/I



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_fb_clk_s
  To Clock:  mmcm_fb_clk_s

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.621ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_fb_clk_s
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_mmcm_drp/i_mmcme3/CLKFBOUT }

Check Type  Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFGCE/I  n/a            1.379         8.000       6.621                i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_mmcm_drp/i_fb_clk_bufg/I



---------------------------------------------------------------------------------------------------
From Clock:  rx_os_div_clk
  To Clock:  rx_os_div_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rx_os_div_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_2/i_gthe3_channel/RXOUTCLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG_GT/I          n/a            1.379         8.000       6.621                i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_2/i_rx_bufg/I
Low Pulse Width   Slow    MMCME3_ADV/CLKIN1  n/a            2.000         4.000       2.000                i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_mmcm_drp/i_mmcm/CLKIN1
High Pulse Width  Slow    MMCME3_ADV/CLKIN1  n/a            2.000         4.000       2.000                i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_mmcm_drp/i_mmcm/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clk_0_s_1
  To Clock:  mmcm_clk_0_s_1

Setup :            0  Failing Endpoints,  Worst Slack        5.585ns,  Total Violation        0.000ns
Hold  :         3578  Failing Endpoints,  Worst Slack       -0.335ns,  Total Violation     -124.966ns
PW    :            0  Failing Endpoints,  Worst Slack        0.135ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.585ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9371_rx_os_jesd/rx/inst/gen_lane[0].i_lane/i_align_mux/in_data_d1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9371_rx_os_jesd/rx/inst/gen_lane[0].i_lane/i_elastic_buffer/mem_reg/WEBWE[0]
                            (rising edge-triggered cell RAMB18E2 clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mmcm_clk_0_s_1 rise@8.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        1.628ns  (logic 0.385ns (23.649%)  route 1.243ns (76.351%))
  Logic Levels:           3  (LUT1=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.150ns = ( 11.150 - 8.000 ) 
    Source Clock Delay      (SCD):    3.755ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_2/i_gthe3_channel/RXOUTCLK
                         net (fo=2, unplaced)         0.082     0.082    i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_2/rx_out_clk_s
                         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_2/i_rx_bufg/O
                         net (fo=1, unplaced)         2.584     2.981    i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_mmcm_drp/clk
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.796     0.185 r  i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, unplaced)         0.325     0.510    i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
                         BUFGCE (Prop_BUFGCE_I_O)     0.083     0.593 r  i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=3105, unplaced)      3.162     3.755    i_system_wrapper/system_i/axi_ad9371_rx_os_jesd/rx/inst/gen_lane[0].i_lane/i_align_mux/clk
                         FDRE                                         r  i_system_wrapper/system_i/axi_ad9371_rx_os_jesd/rx/inst/gen_lane[0].i_lane/i_align_mux/in_data_d1_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.115     3.870 r  i_system_wrapper/system_i/axi_ad9371_rx_os_jesd/rx/inst/gen_lane[0].i_lane/i_align_mux/in_data_d1_reg[14]/Q
                         net (fo=2, unplaced)         0.324     4.194    i_system_wrapper/system_i/axi_ad9371_rx_os_jesd/rx/inst/gen_lane[0].i_lane/i_align_mux/in_data_d1[14]
                         LUT6 (Prop_LUT6_I0_O)        0.190     4.384 r  i_system_wrapper/system_i/axi_ad9371_rx_os_jesd/rx/inst/gen_lane[0].i_lane/i_align_mux/ilas_config_data[6]_i_1__0/O
                         net (fo=5, unplaced)         0.269     4.653    i_system_wrapper/system_i/axi_ad9371_rx_os_jesd/rx/inst/gen_lane[0].i_lane/i_align_mux/data_aligned_s[6]
                         LUT6 (Prop_LUT6_I1_O)        0.040     4.693 f  i_system_wrapper/system_i/axi_ad9371_rx_os_jesd/rx/inst/gen_lane[0].i_lane/i_align_mux/state[14]_i_1/O
                         net (fo=25, unplaced)        0.303     4.996    i_system_wrapper/system_i/axi_ad9371_rx_os_jesd/rx/inst/gen_lane[0].i_lane/i_align_mux/SS[0]
                         LUT1 (Prop_LUT1_I0_O)        0.040     5.036 r  i_system_wrapper/system_i/axi_ad9371_rx_os_jesd/rx/inst/gen_lane[0].i_lane/i_align_mux/mem_reg_i_33/O
                         net (fo=4, unplaced)         0.347     5.383    i_system_wrapper/system_i/axi_ad9371_rx_os_jesd/rx/inst/gen_lane[0].i_lane/i_elastic_buffer/WEBWE[0]
                         RAMB18E2                                     r  i_system_wrapper/system_i/axi_ad9371_rx_os_jesd/rx/inst/gen_lane[0].i_lane/i_elastic_buffer/mem_reg/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      8.000     8.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     8.000 r  i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_2/i_gthe3_channel/RXOUTCLK
                         net (fo=2, unplaced)         0.046     8.046    i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_2/rx_out_clk_s
                         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     8.329 r  i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_2/i_rx_bufg/O
                         net (fo=1, unplaced)         2.439    10.768    i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_mmcm_drp/clk
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.992     7.776 r  i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, unplaced)         0.282     8.058    i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
                         BUFGCE (Prop_BUFGCE_I_O)     0.075     8.133 r  i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=3105, unplaced)      3.017    11.150    i_system_wrapper/system_i/axi_ad9371_rx_os_jesd/rx/inst/gen_lane[0].i_lane/i_elastic_buffer/clk
                         RAMB18E2                                     r  i_system_wrapper/system_i/axi_ad9371_rx_os_jesd/rx/inst/gen_lane[0].i_lane/i_elastic_buffer/mem_reg/CLKBWRCLK
                         clock pessimism              0.460    11.610    
                         clock uncertainty           -0.053    11.557    
                         RAMB18E2 (Setup_RAMB18E2_CLKBWRCLK_WEBWE[0])
                                                     -0.589    10.968    i_system_wrapper/system_i/axi_ad9371_rx_os_jesd/rx/inst/gen_lane[0].i_lane/i_elastic_buffer/mem_reg
  -------------------------------------------------------------------
                         required time                         10.968    
                         arrival time                          -5.383    
  -------------------------------------------------------------------
                         slack                                  5.585    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.335ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_2/rx_rate_m2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_2/i_gthe3_channel/RXRATE[2]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_1 rise@0.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.104ns (25.550%)  route 0.303ns (74.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.755ns
    Source Clock Delay      (SCD):    3.150ns
    Clock Pessimism Removal (CPR):    0.460ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_2/i_gthe3_channel/RXOUTCLK
                         net (fo=2, unplaced)         0.046     0.046    i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_2/rx_out_clk_s
                         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_2/i_rx_bufg/O
                         net (fo=1, unplaced)         2.439     2.768    i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_mmcm_drp/clk
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.992    -0.224 r  i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, unplaced)         0.282     0.058    i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
                         BUFGCE (Prop_BUFGCE_I_O)     0.075     0.133 r  i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=3105, unplaced)      3.017     3.150    i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_2/rx_clk_2
                         FDRE                                         r  i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_2/rx_rate_m2_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.104     3.254 r  i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_2/rx_rate_m2_reg[2]/Q
                         net (fo=1, unplaced)         0.303     3.557    i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_2/rx_rate_m2[2]
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                                r  i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_2/i_gthe3_channel/RXRATE[2]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_2/i_gthe3_channel/RXOUTCLK
                         net (fo=2, unplaced)         0.082     0.082    i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_2/rx_out_clk_s
                         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_2/i_rx_bufg/O
                         net (fo=1, unplaced)         2.584     2.981    i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_mmcm_drp/clk
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.796     0.185 r  i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, unplaced)         0.325     0.510    i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
                         BUFGCE (Prop_BUFGCE_I_O)     0.083     0.593 r  i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=3105, unplaced)      3.162     3.755    i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_2/rx_clk_2
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                                r  i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_2/i_gthe3_channel/RXUSRCLK2
                         clock pessimism             -0.460     3.295    
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_RXUSRCLK2_RXRATE[2])
                                                      0.597     3.892    i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_2/i_gthe3_channel
  -------------------------------------------------------------------
                         required time                         -3.892    
                         arrival time                           3.557    
  -------------------------------------------------------------------
                         slack                                 -0.335    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clk_0_s_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0 }

Check Type        Corner  Lib Pin                 Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK  n/a                      2.443         8.000       5.557      GTHE3_CHANNEL_X0Y16  i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_2/i_gthe3_channel/RXUSRCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/RXUSRCLK  n/a                      1.100         4.000       2.900      GTHE3_CHANNEL_X0Y16  i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_2/i_gthe3_channel/RXUSRCLK
High Pulse Width  Slow    GTHE3_CHANNEL/RXUSRCLK  n/a                      1.100         4.000       2.900      GTHE3_CHANNEL_X0Y16  i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_2/i_gthe3_channel/RXUSRCLK
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK  GTHE3_CHANNEL/RXUSRCLK2  0.516         0.381       0.135      GTHE3_CHANNEL_X0Y16  i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_2/i_gthe3_channel/RXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clk_1_s_1
  To Clock:  mmcm_clk_1_s_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.621ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clk_1_s_1
Waveform(ns):       { 0.000 3.000 }
Period(ns):         6.000
Sources:            { i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT1 }

Check Type  Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFGCE/I  n/a            1.379         6.000       4.621                i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_mmcm_drp/i_clk_1_bufg/I



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clk_2_s_1
  To Clock:  mmcm_clk_2_s_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.621ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clk_2_s_1
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT2 }

Check Type  Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFGCE/I  n/a            1.379         2.000       0.621                i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_mmcm_drp/i_clk_2_bufg/I



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_fb_clk_s_1
  To Clock:  mmcm_fb_clk_s_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.621ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_fb_clk_s_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_mmcm_drp/i_mmcm/CLKFBOUT }

Check Type  Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFGCE/I  n/a            1.379         8.000       6.621                i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_mmcm_drp/i_fb_clk_bufg/I



---------------------------------------------------------------------------------------------------
From Clock:  rx_out_clk_s
  To Clock:  rx_out_clk_s

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.621ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rx_out_clk_s
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_1/i_gthe3_channel/RXOUTCLK }

Check Type  Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG_GT/I  n/a            1.379         4.000       2.621                i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_1/i_rx_bufg/I



---------------------------------------------------------------------------------------------------
From Clock:  rx_out_clk_s_1
  To Clock:  rx_out_clk_s_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.621ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rx_out_clk_s_1
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_3/i_gthe3_channel/RXOUTCLK }

Check Type  Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG_GT/I  n/a            1.379         4.000       2.621                i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_3/i_rx_bufg/I



---------------------------------------------------------------------------------------------------
From Clock:  tx_out_clk_s
  To Clock:  tx_out_clk_s

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.621ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tx_out_clk_s
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_1/i_gthe3_channel/TXOUTCLK }

Check Type  Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG_GT/I  n/a            1.379         4.000       2.621                i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_1/i_tx_bufg/I



---------------------------------------------------------------------------------------------------
From Clock:  tx_out_clk_s_1
  To Clock:  tx_out_clk_s_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.621ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tx_out_clk_s_1
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_2/i_gthe3_channel/TXOUTCLK }

Check Type  Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG_GT/I  n/a            1.379         4.000       2.621                i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_2/i_tx_bufg/I



---------------------------------------------------------------------------------------------------
From Clock:  tx_out_clk_s_2
  To Clock:  tx_out_clk_s_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.621ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tx_out_clk_s_2
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_3/i_gthe3_channel/TXOUTCLK }

Check Type  Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG_GT/I  n/a            1.379         4.000       2.621                i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_3/i_tx_bufg/I



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_p
  To Clock:  sys_clk_p

Setup :            0  Failing Endpoints,  Worst Slack        1.779ns,  Total Violation        0.000ns
Hold  :           16  Failing Endpoints,  Worst Slack       -0.045ns,  Total Violation       -0.621ns
PW    :            0  Failing Endpoints,  Worst Slack        0.666ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.779ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (sys_clk_p rise@3.332ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.289ns  (logic 0.333ns (25.834%)  route 0.956ns (74.166%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.534ns = ( 6.866 - 3.332 ) 
    Source Clock Delay      (SCD):    3.970ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.090     0.632    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.671     1.303    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.083     1.386 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_inst/O
                         net (fo=17, unplaced)        2.584     3.970    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/sys_clk_in_bufg
                         FDRE                                         r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.115     4.085 f  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/Q
                         net (fo=7, unplaced)         0.173     4.258    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/counter_input_rst[0]
                         LUT2 (Prop_LUT2_I0_O)        0.138     4.396 f  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3/O
                         net (fo=3, unplaced)         0.255     4.651    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.040     4.691 f  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/input_rst_design_i_1/O
                         net (fo=4, unplaced)         0.262     4.953    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/input_rst_design_i_1_n_0
                         LUT2 (Prop_LUT2_I1_O)        0.040     4.993 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1/O
                         net (fo=4, unplaced)         0.266     5.259    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1_n_0
                         FDRE                                         r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      3.332     3.332 r  
    AK17                                              0.000     3.332 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     3.332    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     3.716 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.051     3.767    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.767 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.585     4.352    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.075     4.427 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_inst/O
                         net (fo=17, unplaced)        2.439     6.866    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/sys_clk_in_bufg
                         FDRE                                         r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
                         clock pessimism              0.290     7.157    
                         clock uncertainty           -0.035     7.122    
                         FDRE (Setup_FDRE_C_R)       -0.084     7.038    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]
  -------------------------------------------------------------------
                         required time                          7.038    
                         arrival time                          -5.259    
  -------------------------------------------------------------------
                         slack                                  1.779    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.045ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.064ns (41.068%)  route 0.092ns (58.932%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.143ns
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.028     0.273    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.325     0.598    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.625 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_inst/O
                         net (fo=17, unplaced)        1.114     1.739    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/sys_clk_in_bufg
                         FDRE                                         r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     1.788 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/Q
                         net (fo=4, unplaced)         0.080     1.868    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/counter_input_rst[6]
                         LUT6 (Prop_LUT6_I5_O)        0.015     1.883 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_2/O
                         net (fo=1, unplaced)         0.012     1.895    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_2_n_0
                         FDRE                                         r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.048     0.477    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.376     0.853    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.884 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_inst/O
                         net (fo=17, unplaced)        1.259     2.143    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/sys_clk_in_bufg
                         FDRE                                         r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/C
                         clock pessimism             -0.258     1.884    
                         FDRE (Hold_FDRE_C_D)         0.056     1.940    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                 -0.045    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_p
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.332
Sources:            { sys_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFGCE/I           n/a            1.379         3.332       1.953                i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/I
Low Pulse Width   Fast    MMCME3_ADV/CLKIN1  n/a            1.000         1.666       0.666                i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME3_ADV/CLKIN1  n/a            1.000         1.666       0.666                i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0
  To Clock:  mmcm_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.927ns,  Total Violation        0.000ns
Hold  :          539  Failing Endpoints,  Worst Slack       -0.037ns,  Total Violation      -19.249ns
PW    :            0  Failing Endpoints,  Worst Slack        0.666ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.927ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_c/win_group_cas_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_PAR_dly_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (mmcm_clkout0 rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.646ns  (logic 0.750ns (28.345%)  route 1.896ns (71.655%))
  Logic Levels:           7  (LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.119ns = ( 10.451 - 3.332 ) 
    Source Clock Delay      (SCD):    7.184ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.090     0.632    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.671     1.303    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.083     1.386 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.970    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     3.739 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.325     4.064    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.083     4.147 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=19341, unplaced)     3.037     7.184    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_c/input_rst_mmcm_reg
                         FDRE                                         r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_c/win_group_cas_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.115     7.299 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_c/win_group_cas_reg[0]/Q
                         net (fo=4, unplaced)         0.337     7.636    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_c/win_group_cas[0]
                         LUT6 (Prop_LUT6_I0_O)        0.190     7.826 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_c/winPort[3]_i_4/O
                         net (fo=2, unplaced)         0.158     7.984    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_c/u_ddr_mc_ctl/b2b_cas_not_allowed
                         LUT6 (Prop_LUT6_I1_O)        0.040     8.024 f  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_c/winPort[3]_i_1/O
                         net (fo=66, unplaced)        0.325     8.349    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_c/tranSentC
                         LUT3 (Prop_LUT3_I0_O)        0.040     8.389 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_c/mc_ADR7[13]_i_2/O
                         net (fo=60, unplaced)        0.323     8.712    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_c/mcal_ADR_dly_reg[0][125]
                         LUT5 (Prop_LUT5_I4_O)        0.095     8.807 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_c/mcal_ADR_dly[0][34]_i_2/O
                         net (fo=2, unplaced)         0.232     9.039    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_c/mc_ADR[4]
                         LUT6 (Prop_LUT6_I0_O)        0.190     9.229 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_c/mcal_PAR_dly[0][4]_i_6/O
                         net (fo=1, unplaced)         0.249     9.478    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_c/mcal_PAR_dly[0][4]_i_6_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.040     9.518 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_c/mcal_PAR_dly[0][4]_i_2/O
                         net (fo=2, unplaced)         0.249     9.767    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cmdCol_reg[9]
                         LUT6 (Prop_LUT6_I0_O)        0.040     9.807 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/mcal_PAR_dly[0][3]_i_1/O
                         net (fo=1, unplaced)         0.023     9.830    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal_n_831
                         FDRE                                         r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_PAR_dly_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.332     3.332 r  
    AK17                                              0.000     3.332 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     3.332    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     3.716 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.051     3.767    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.767 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.585     4.352    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.075     4.427 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     6.866    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.201 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.282     7.483    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.075     7.558 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=19341, unplaced)     2.892    10.451    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/input_rst_mmcm_reg
                         FDRE                                         r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_PAR_dly_reg[0][3]/C
                         clock pessimism              0.301    10.752    
                         clock uncertainty           -0.054    10.698    
                         FDRE (Setup_FDRE_C_D)        0.059    10.757    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_PAR_dly_reg[0][3]
  -------------------------------------------------------------------
                         required time                         10.757    
                         arrival time                          -9.830    
  -------------------------------------------------------------------
                         slack                                  0.927    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.037ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.app_rd_data_ns_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.049ns (27.927%)  route 0.126ns (72.073%))
  Logic Levels:           0  
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.683ns
    Source Clock Delay      (SCD):    3.560ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.028     0.273    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.325     0.598    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.625 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         1.114     1.739    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     2.009 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.128     2.137    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     2.164 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=19341, unplaced)     1.395     3.560    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/input_rst_mmcm_reg
                         FDRE                                         r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.app_rd_data_ns_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     3.609 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.app_rd_data_ns_reg[0]/Q
                         net (fo=1, unplaced)         0.126     3.735    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/in[0]
                         SRLC32E                                      r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.048     0.477    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.376     0.853    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.884 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         1.259     2.143    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.936 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     2.112    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     2.143 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=19341, unplaced)     1.540     3.683    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/input_rst_mmcm_reg
                         SRLC32E                                      r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
                         clock pessimism             -0.034     3.649    
                         SRLC32E (Hold_SRLC32E_CLK_D)
                                                      0.123     3.772    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32
  -------------------------------------------------------------------
                         required time                         -3.772    
                         arrival time                           3.735    
  -------------------------------------------------------------------
                         slack                                 -0.037    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clkout0
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.332
Sources:            { i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.709         3.332       1.623                i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/DDR_XSDB_BRAM/mem_inst/gen_mem[0].inst/mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    PLLE3_ADV/CLKIN     n/a            1.000         1.666       0.666                i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKIN
High Pulse Width  Fast    PLLE3_ADV/CLKIN     n/a            1.000         1.666       0.666                i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKIN



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[0]
  To Clock:  pll_clk[0]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[0]
Waveform(ns):       { 0.000 0.208 }
Period(ns):         0.417
Sources:            { i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY }

Check Type        Corner  Lib Pin                   Reference Pin             Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.395         0.417       0.021                i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030                i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030                i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -0.264      0.064                i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[0]_DIV
  To Clock:  pll_clk[0]_DIV

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[0]_DIV
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.332
Sources:            { i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT1[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT1[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] ... }

Check Type        Corner  Lib Pin                           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         3.332       0.172      BITSLICE_RX_TX_X0Y0  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y0  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y0  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[1]
  To Clock:  pll_clk[1]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[1]
Waveform(ns):       { 0.000 0.208 }
Period(ns):         0.417
Sources:            { i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY }

Check Type        Corner  Lib Pin                   Reference Pin             Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.395         0.417       0.021                i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030                i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030                i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -0.264      0.064                i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[1]_DIV
  To Clock:  pll_clk[1]_DIV

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[1]_DIV
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.332
Sources:            { i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] ... }

Check Type        Corner  Lib Pin                           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         3.332       0.172      BITSLICE_RX_TX_X0Y26  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y26  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y26  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[2]
  To Clock:  pll_clk[2]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[2]
Waveform(ns):       { 0.000 0.208 }
Period(ns):         0.417
Sources:            { i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY }

Check Type        Corner  Lib Pin                   Reference Pin             Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.395         0.417       0.021                i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030                i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030                i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -0.264      0.064                i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[2]_DIV
  To Clock:  pll_clk[2]_DIV

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[2]_DIV
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.332
Sources:            { i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] }

Check Type        Corner  Lib Pin                           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         3.332       0.172      BITSLICE_RX_TX_X0Y130  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y130  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y130  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout1
  To Clock:  mmcm_clkout1

Setup :            0  Failing Endpoints,  Worst Slack        5.715ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.498ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.715ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_Ultra_FPGA.native_Ultra/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by mmcm_clkout1  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/stream_addr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             mmcm_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.996ns  (mmcm_clkout1 rise@9.996ns - mmcm_clkout1 rise@0.000ns)
  Data Path Delay:        4.689ns  (logic 2.827ns (60.290%)  route 1.862ns (39.710%))
  Logic Levels:           11  (CARRY8=5 LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.164ns = ( 17.160 - 9.996 ) 
    Source Clock Delay      (SCD):    7.230ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout1 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.090     0.632    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.671     1.303    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.083     1.386 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.970    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     3.739 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.325     4.064    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout1
                         BUFGCE (Prop_BUFGCE_I_O)     0.083     4.147 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=39947, unplaced)     3.083     7.230    i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
                         RAMB36E2                                     r  i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_Ultra_FPGA.native_Ultra/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_DOUTADOUT[0])
                                                      1.351     8.581 r  i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_Ultra_FPGA.native_Ultra/DOUTADOUT[0]
                         net (fo=2, unplaced)         0.326     8.907    i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/D[4]
                         LUT6 (Prop_LUT6_I0_O)        0.191     9.098 r  i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_1__331/O
                         net (fo=1, unplaced)         0.000     9.098    i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_Extra_Carry.MUXCY_EXTRA_I/lopt_9
                         CARRY8 (Prop_CARRY8_S[3]_CO[7])
                                                      0.333     9.431 f  i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_Extra_Carry.MUXCY_EXTRA_I/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, unplaced)         0.000     9.431    i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[7].MUXCY_I/carry_chain_3
                         CARRY8 (Prop_CARRY8_CI_CO[2])
                                                      0.095     9.526 f  i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[7].MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/CO[2]
                         net (fo=7, unplaced)         0.239     9.765    i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[9].MUXCY_I/req_Addr_reg[0]
                         LUT3 (Prop_LUT3_I0_O)        0.095     9.860 r  i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[9].MUXCY_I/req_Addr[0]_i_1/O
                         net (fo=34, unplaced)        0.310    10.170    i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/valid_addr_strobe_q_reg_0[0]
                         LUT6 (Prop_LUT6_I5_O)        0.040    10.210 r  i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/extra_bits[0]_i_2/O
                         net (fo=6, unplaced)         0.271    10.481    i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/cache_req_raw
                         LUT4 (Prop_LUT4_I1_O)        0.040    10.521 r  i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Using_AXI.M_AXI_ARADDR_I[31]_i_4/O
                         net (fo=43, unplaced)        0.316    10.837    i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Using_AXI.M_AXI_ARADDR_I_reg[2]
                         LUT6 (Prop_LUT6_I0_O)        0.040    10.877 r  i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/extra_bits[0]_i_1/O
                         net (fo=67, unplaced)        0.326    11.203    i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/clear_stream_cache_fetch
                         LUT2 (Prop_LUT2_I0_O)        0.040    11.243 r  i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Using_FPGA.Native_I1_i_2__0/O
                         net (fo=1, unplaced)         0.033    11.276    i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/Addr_Handler[26].MUXCY_XOR_I/CI
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.388    11.664 r  i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/Addr_Handler[26].MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/CO[7]
                         net (fo=1, unplaced)         0.000    11.664    i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/Addr_Handler[18].MUXCY_XOR_I/Using_Virtual_Memory.instr_Tag_Addr_1_reg[19]
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.028    11.692 r  i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/Addr_Handler[18].MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/CO[7]
                         net (fo=1, unplaced)         0.000    11.692    i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/Addr_Handler[10].MUXCY_XOR_I/Using_Virtual_Memory.instr_Tag_Addr_1_reg[11]
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.186    11.878 r  i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/Addr_Handler[10].MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/O[7]
                         net (fo=1, unplaced)         0.041    11.919    i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/stream_addr_I[3]
                         FDRE                                         r  i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/stream_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout1 rise edge)
                                                      9.996     9.996 r  
    AK17                                              0.000     9.996 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     9.996    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    10.380 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.051    10.431    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.431 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.585    11.016    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.075    11.091 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439    13.530    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335    13.865 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.282    14.147    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout1
                         BUFGCE (Prop_BUFGCE_I_O)     0.075    14.222 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=39947, unplaced)     2.938    17.160    i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/Clk
                         FDRE                                         r  i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/stream_addr_reg[3]/C
                         clock pessimism              0.475    17.636    
                         clock uncertainty           -0.062    17.574    
                         FDRE (Setup_FDRE_C_D)        0.060    17.634    i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/stream_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         17.634    
                         arrival time                         -11.919    
  -------------------------------------------------------------------
                         slack                                  5.715    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/INFERRED_GEN.data_reg[15][0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            i_system_wrapper/system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/INFERRED_GEN.data_reg[14][0]_srl15/D
                            (rising edge-triggered cell SRL16E clocked by mmcm_clkout1  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             mmcm_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout1 rise@0.000ns - mmcm_clkout1 rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.049ns (30.896%)  route 0.110ns (69.104%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.783ns
    Source Clock Delay      (SCD):    3.660ns
    Clock Pessimism Removal (CPR):    0.145ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout1 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.028     0.273    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.325     0.598    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.625 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         1.114     1.739    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     2.009 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.128     2.137    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout1
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     2.164 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=39947, unplaced)     1.495     3.660    i_system_wrapper/system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/s_axi_aclk
                         FDRE                                         r  i_system_wrapper/system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/INFERRED_GEN.data_reg[15][0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     3.709 r  i_system_wrapper/system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/INFERRED_GEN.data_reg[15][0]/Q
                         net (fo=2, unplaced)         0.110     3.818    i_system_wrapper/system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/INFERRED_GEN.data_reg_n_0_[15][0]
                         SRL16E                                       r  i_system_wrapper/system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/INFERRED_GEN.data_reg[14][0]_srl15/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout1 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.048     0.477    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.376     0.853    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.884 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         1.259     2.143    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     1.936 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.176     2.112    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout1
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     2.143 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=39947, unplaced)     1.640     3.783    i_system_wrapper/system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/s_axi_aclk
                         SRL16E                                       r  i_system_wrapper/system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
                         clock pessimism             -0.145     3.638    
                         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     3.758    i_system_wrapper/system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/INFERRED_GEN.data_reg[14][0]_srl15
  -------------------------------------------------------------------
                         required time                         -3.758    
                         arrival time                           3.818    
  -------------------------------------------------------------------
                         slack                                  0.061    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clkout1
Waveform(ns):       { 0.000 4.998 }
Period(ns):         9.996
Sources:            { i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     MMCME3_ADV/DCLK  n/a            5.000         9.996       4.996                i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_mmcm_drp/i_mmcme3/DCLK
Low Pulse Width   Slow    MMCME3_ADV/DCLK  n/a            2.500         4.998       2.498                i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_mmcm_drp/i_mmcme3/DCLK
High Pulse Width  Fast    MMCME3_ADV/DCLK  n/a            2.500         4.998       2.498                i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_mmcm_drp/i_mmcme3/DCLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout2
  To Clock:  mmcm_clkout2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.619ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clkout2
Waveform(ns):       { 0.000 2.499 }
Period(ns):         4.998
Sources:            { i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFGCE/I  n/a            1.379         4.998       3.619                i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_2/I



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout3
  To Clock:  mmcm_clkout3

Setup :            0  Failing Endpoints,  Worst Slack        2.273ns,  Total Violation        0.000ns
Hold  :         3235  Failing Endpoints,  Worst Slack       -0.061ns,  Total Violation      -77.958ns
PW    :            0  Failing Endpoints,  Worst Slack        1.645ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.273ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout3  {rise@0.000ns fall@2.499ns period=4.998ns})
  Destination:            i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAME/I
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout3  {rise@0.000ns fall@2.499ns period=4.998ns})
  Path Group:             mmcm_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.998ns  (mmcm_clkout3 rise@4.998ns - mmcm_clkout3 rise@0.000ns)
  Data Path Delay:        2.474ns  (logic 0.705ns (28.496%)  route 1.769ns (71.504%))
  Logic Levels:           6  (CARRY8=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.665ns = ( 11.663 - 4.998 ) 
    Source Clock Delay      (SCD):    6.731ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout3 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.090     0.632    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.671     1.303    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.083     1.386 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.970    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT3)
                                                     -0.231     3.739 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.325     4.064    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout3
                         BUFGCE (Prop_BUFGCE_I_O)     0.083     4.147 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_3/O
                         net (fo=2336, unplaced)      2.584     6.731    i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/CLK
                         FDRE                                         r  i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[35]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.115     6.846 r  i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[35]/Q
                         net (fo=30, unplaced)        0.317     7.163    i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/Q[35]
                         LUT5 (Prop_LUT5_I1_O)        0.196     7.359 f  i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/sub_sized_wrap0_carry_i_1/O
                         net (fo=1, unplaced)         0.287     7.646    i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/DI[2]
                         CARRY8 (Prop_CARRY8_DI[2]_CO[3])
                                                      0.179     7.825 f  i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/sub_sized_wrap0_carry/CO[3]
                         net (fo=9, unplaced)         0.187     8.012    i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/CO[0]
                         LUT5 (Prop_LUT5_I2_O)        0.040     8.052 r  i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/dw_fifogen_ar_i_66/O
                         net (fo=2, unplaced)         0.249     8.301    i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/dw_fifogen_ar_i_66_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.040     8.341 r  i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/dw_fifogen_ar_i_56/O
                         net (fo=1, unplaced)         0.249     8.590    i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/dw_fifogen_ar_i_56_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.040     8.630 r  i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/dw_fifogen_ar_i_37/O
                         net (fo=5, unplaced)         0.267     8.897    i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/dw_fifogen_ar_i_37_n_0
                         LUT3 (Prop_LUT3_I1_O)        0.095     8.992 r  i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/dw_fifogen_ar_i_13/O
                         net (fo=2, unplaced)         0.213     9.205    i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/DIE0
                         RAMD32                                       r  i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAME/I
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout3 rise edge)
                                                      4.998     4.998 r  
    AK17                                              0.000     4.998 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     4.998    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.382 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.051     5.433    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.433 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.585     6.018    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.075     6.093 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     8.532    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT3)
                                                      0.335     8.867 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.282     9.149    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout3
                         BUFGCE (Prop_BUFGCE_I_O)     0.075     9.224 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_3/O
                         net (fo=2336, unplaced)      2.439    11.663    i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/WCLK
                         RAMD32                                       r  i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAME/CLK
                         clock pessimism             -0.080    11.584    
                         clock uncertainty           -0.057    11.527    
                         RAMD32 (Setup_RAMD32_CLK_I)
                                                     -0.049    11.478    i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAME
  -------------------------------------------------------------------
                         required time                         11.478    
                         arrival time                          -9.205    
  -------------------------------------------------------------------
                         slack                                  2.273    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.061ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9371_tx_dma/inst/i_request_arb/i_src_repack/data_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout3  {rise@0.000ns fall@2.499ns period=4.998ns})
  Destination:            i_system_wrapper/system_i/axi_ad9371_tx_dma/inst/i_request_arb/i_fifo/i_mem/m_ram_reg_0/DINBDIN[3]
                            (rising edge-triggered cell RAMB36E2 clocked by mmcm_clkout3  {rise@0.000ns fall@2.499ns period=4.998ns})
  Path Group:             mmcm_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout3 rise@0.000ns - mmcm_clkout3 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.049ns (43.374%)  route 0.064ns (56.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.402ns
    Source Clock Delay      (SCD):    3.278ns
    Clock Pessimism Removal (CPR):    -0.022ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout3 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.028     0.273    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.325     0.598    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.625 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         1.114     1.739    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT3)
                                                      0.270     2.009 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.128     2.137    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout3
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     2.164 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_3/O
                         net (fo=2336, unplaced)      1.114     3.278    i_system_wrapper/system_i/axi_ad9371_tx_dma/inst/i_request_arb/i_src_repack/m_src_axi_aclk
                         FDRE                                         r  i_system_wrapper/system_i/axi_ad9371_tx_dma/inst/i_request_arb/i_src_repack/data_reg[35]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     3.327 r  i_system_wrapper/system_i/axi_ad9371_tx_dma/inst/i_request_arb/i_src_repack/data_reg[35]/Q
                         net (fo=1, unplaced)         0.064     3.391    i_system_wrapper/system_i/axi_ad9371_tx_dma/inst/i_request_arb/i_fifo/i_mem/data_reg[127][35]
                         RAMB36E2                                     r  i_system_wrapper/system_i/axi_ad9371_tx_dma/inst/i_request_arb/i_fifo/i_mem/m_ram_reg_0/DINBDIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout3 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.048     0.477    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.376     0.853    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.884 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         1.259     2.143    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT3)
                                                     -0.207     1.936 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.176     2.112    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout3
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     2.143 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_3/O
                         net (fo=2336, unplaced)      1.259     3.402    i_system_wrapper/system_i/axi_ad9371_tx_dma/inst/i_request_arb/i_fifo/i_mem/m_src_axi_aclk
                         RAMB36E2                                     r  i_system_wrapper/system_i/axi_ad9371_tx_dma/inst/i_request_arb/i_fifo/i_mem/m_ram_reg_0/CLKBWRCLK
                         clock pessimism              0.022     3.423    
                         RAMB36E2 (Hold_RAMB36E2_CLKBWRCLK_DINBDIN[3])
                                                      0.029     3.452    i_system_wrapper/system_i/axi_ad9371_tx_dma/inst/i_request_arb/i_fifo/i_mem/m_ram_reg_0
  -------------------------------------------------------------------
                         required time                         -3.452    
                         arrival time                           3.391    
  -------------------------------------------------------------------
                         slack                                 -0.061    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clkout3
Waveform(ns):       { 0.000 2.499 }
Period(ns):         4.998
Sources:            { i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.709         4.998       3.289                i_system_wrapper/system_i/axi_ad9371_dacfifo/inst/i_mem_fifo/m_ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.854         2.499       1.645                i_system_wrapper/system_i/axi_ad9371_dacfifo/inst/i_mem_fifo/m_ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.854         2.499       1.645                i_system_wrapper/system_i/axi_ad9371_dacfifo/inst/i_mem_fifo/m_ram_reg_bram_0/CLKARDCLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout4
  To Clock:  mmcm_clkout4

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.953ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clkout4
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.332
Sources:            { i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT4 }

Check Type  Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFGCE/I  n/a            1.379         3.332       1.953                i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_4/I



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout5
  To Clock:  mmcm_clkout5

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       11.949ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clkout5
Waveform(ns):       { 0.000 6.664 }
Period(ns):         13.328
Sources:            { i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5 }

Check Type  Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFGCE/I  n/a            1.379         13.328      11.949               i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout6
  To Clock:  mmcm_clkout6

Setup :            0  Failing Endpoints,  Worst Slack        2.849ns,  Total Violation        0.000ns
Hold  :         1954  Failing Endpoints,  Worst Slack       -0.691ns,  Total Violation      -86.784ns
PW    :            0  Failing Endpoints,  Worst Slack        0.418ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.849ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_read_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.664ns  (mmcm_clkout6 rise@6.664ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        3.670ns  (logic 2.716ns (74.005%)  route 0.954ns (25.995%))
  Logic Levels:           1  (RIU_OR=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.665ns = ( 13.329 - 6.664 ) 
    Source Clock Delay      (SCD):    6.731ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.090     0.632    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.671     1.303    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.083     1.386 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.970    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.231     3.739 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, unplaced)         0.325     4.064    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout6
                         BUFGCE (Prop_BUFGCE_I_O)     0.083     4.147 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                         net (fo=2415, unplaced)      2.584     6.731    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/riu_clk
                         BITSLICE_CONTROL                             r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
  -------------------------------------------------------------------    -------------------
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_RIU_CLK_RIU_RD_DATA[0])
                                                      2.664     9.395 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_RD_DATA[0]
                         net (fo=1, unplaced)         0.351     9.746    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/u_xiphy_riuor/SYNC[0].sync_reg_reg[1][0]
                         RIU_OR (Prop_RIU_OR_RIU_RD_DATA_UPP[0]_RIU_RD_DATA[0])
                                                      0.052     9.798 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/u_xiphy_riuor/xiphy_riu_or/RIU_RD_DATA[0]
                         net (fo=1, unplaced)         0.603    10.401    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_rd_data[0]
                         FDRE                                         r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_read_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      6.664     6.664 r  
    AK17                                              0.000     6.664 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     6.664    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     7.048 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.051     7.099    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     7.099 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.585     7.684    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.075     7.759 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439    10.198    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.335    10.533 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, unplaced)         0.282    10.815    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout6
                         BUFGCE (Prop_BUFGCE_I_O)     0.075    10.890 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                         net (fo=2415, unplaced)      2.439    13.329    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
                         FDRE                                         r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_read_data_reg[0]/C
                         clock pessimism             -0.080    13.250    
                         clock uncertainty           -0.059    13.191    
                         FDRE (Setup_FDRE_C_D)        0.059    13.250    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_read_data_reg[0]
  -------------------------------------------------------------------
                         required time                         13.250    
                         arrival time                         -10.401    
  -------------------------------------------------------------------
                         slack                                  2.849    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.691ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_nibble_sel_low_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_NIBBLE_SEL
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.104ns (17.701%)  route 0.484ns (82.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.731ns
    Source Clock Delay      (SCD):    6.665ns
    Clock Pessimism Removal (CPR):    -0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.051     0.435    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.585     1.020    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.075     1.095 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     3.534    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.335     3.869 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, unplaced)         0.282     4.151    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout6
                         BUFGCE (Prop_BUFGCE_I_O)     0.075     4.226 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                         net (fo=2415, unplaced)      2.439     6.665    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
                         FDRE                                         r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_nibble_sel_low_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.104     6.769 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_nibble_sel_low_reg[0]/Q
                         net (fo=1, unplaced)         0.484     7.253    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/Q[0]
                         BITSLICE_CONTROL                             r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_NIBBLE_SEL
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.090     0.632    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.671     1.303    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.083     1.386 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.970    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.231     3.739 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, unplaced)         0.325     4.064    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout6
                         BUFGCE (Prop_BUFGCE_I_O)     0.083     4.147 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                         net (fo=2415, unplaced)      2.584     6.731    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/riu_clk
                         BITSLICE_CONTROL                             r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
                         clock pessimism              0.080     6.810    
                         BITSLICE_CONTROL (Hold_BITSLICE_CONTROL_RIU_CLK_RIU_NIBBLE_SEL)
                                                      1.134     7.944    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -7.944    
                         arrival time                           7.253    
  -------------------------------------------------------------------
                         slack                                 -0.691    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clkout6
Waveform(ns):       { 0.000 3.332 }
Period(ns):         6.664
Sources:            { i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6 }

Check Type        Corner  Lib Pin                   Reference Pin             Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a                       5.000         6.664       1.664                i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         3.332       1.082                i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         3.332       1.082                i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Max Skew          Fast    BITSLICE_CONTROL/RIU_CLK  BITSLICE_CONTROL/PLL_CLK  1.400         0.982       0.418                i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK



---------------------------------------------------------------------------------------------------
From Clock:  tx_div_clk
  To Clock:  tx_div_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tx_div_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/i_gthe3_channel/TXOUTCLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG_GT/I          n/a            1.379         8.000       6.621                i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/i_tx_bufg/I
Low Pulse Width   Slow    MMCME3_ADV/CLKIN1  n/a            2.000         4.000       2.000                i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/i_mmcme3/CLKIN1
High Pulse Width  Slow    MMCME3_ADV/CLKIN1  n/a            2.000         4.000       2.000                i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/i_mmcme3/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clk_0_s_2
  To Clock:  mmcm_clk_0_s_2

Setup :            0  Failing Endpoints,  Worst Slack        6.020ns,  Total Violation        0.000ns
Hold  :        16346  Failing Endpoints,  Worst Slack       -0.465ns,  Total Violation     -541.173ns
PW    :            0  Failing Endpoints,  Worst Slack        0.135ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.020ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9371_dacfifo/inst/dac_lastaddr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9371_dacfifo/inst/dac_raddr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_clk_0_s_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mmcm_clk_0_s_2 rise@8.000ns - mmcm_clk_0_s_2 rise@0.000ns)
  Data Path Delay:        1.698ns  (logic 0.632ns (37.220%)  route 1.066ns (62.780%))
  Logic Levels:           3  (CARRY8=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.144ns = ( 11.144 - 8.000 ) 
    Source Clock Delay      (SCD):    3.749ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/i_gthe3_channel/TXOUTCLK
                         net (fo=2, unplaced)         0.082     0.082    i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/tx_out_clk_s
                         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=1, unplaced)         2.584     2.981    i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/clk
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.796     0.185 r  i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/i_mmcme3/CLKOUT0
                         net (fo=1, unplaced)         0.325     0.510    i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
                         BUFGCE (Prop_BUFGCE_I_O)     0.083     0.593 r  i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=11308, unplaced)     3.156     3.749    i_system_wrapper/system_i/axi_ad9371_dacfifo/inst/dac_clk
                         FDRE                                         r  i_system_wrapper/system_i/axi_ad9371_dacfifo/inst/dac_lastaddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.115     3.864 f  i_system_wrapper/system_i/axi_ad9371_dacfifo/inst/dac_lastaddr_reg[0]/Q
                         net (fo=3, unplaced)         0.265     4.129    i_system_wrapper/system_i/axi_ad9371_dacfifo/inst/dac_lastaddr[0]
                         LUT4 (Prop_LUT4_I0_O)        0.198     4.327 f  i_system_wrapper/system_i/axi_ad9371_dacfifo/inst/dac_raddr[9]_i_12/O
                         net (fo=1, unplaced)         0.294     4.621    i_system_wrapper/system_i/axi_ad9371_dacfifo/inst/dac_raddr[9]_i_12_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[4])
                                                      0.279     4.900 f  i_system_wrapper/system_i/axi_ad9371_dacfifo/inst/dac_raddr_reg[9]_i_5/CO[4]
                         net (fo=1, unplaced)         0.221     5.121    i_system_wrapper/system_i/axi_ad9371_dacfifo/inst/dac_raddr_reg[9]_i_5_n_3
                         LUT6 (Prop_LUT6_I5_O)        0.040     5.161 r  i_system_wrapper/system_i/axi_ad9371_dacfifo/inst/dac_raddr[9]_i_1/O
                         net (fo=10, unplaced)        0.286     5.447    i_system_wrapper/system_i/axi_ad9371_dacfifo/inst/dac_raddr[9]_i_1_n_0
                         FDRE                                         r  i_system_wrapper/system_i/axi_ad9371_dacfifo/inst/dac_raddr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_2 rise edge)
                                                      8.000     8.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     8.000 r  i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/i_gthe3_channel/TXOUTCLK
                         net (fo=2, unplaced)         0.046     8.046    i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/tx_out_clk_s
                         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     8.329 r  i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=1, unplaced)         2.439    10.768    i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/clk
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.992     7.776 r  i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/i_mmcme3/CLKOUT0
                         net (fo=1, unplaced)         0.282     8.058    i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
                         BUFGCE (Prop_BUFGCE_I_O)     0.075     8.133 r  i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=11308, unplaced)     3.011    11.144    i_system_wrapper/system_i/axi_ad9371_dacfifo/inst/dac_clk
                         FDRE                                         r  i_system_wrapper/system_i/axi_ad9371_dacfifo/inst/dac_raddr_reg[0]/C
                         clock pessimism              0.460    11.604    
                         clock uncertainty           -0.053    11.551    
                         FDRE (Setup_FDRE_C_R)       -0.084    11.467    i_system_wrapper/system_i/axi_ad9371_dacfifo/inst/dac_raddr_reg[0]
  -------------------------------------------------------------------
                         required time                         11.467    
                         arrival time                          -5.447    
  -------------------------------------------------------------------
                         slack                                  6.020    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.465ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_2/tx_rate_m2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_2/i_gthe3_channel/TXRATE[1]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by mmcm_clk_0_s_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_clk_0_s_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_2 rise@0.000ns - mmcm_clk_0_s_2 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.104ns (22.550%)  route 0.357ns (77.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.152ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.756ns
    Source Clock Delay      (SCD):    3.144ns
    Clock Pessimism Removal (CPR):    0.460ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/i_gthe3_channel/TXOUTCLK
                         net (fo=2, unplaced)         0.046     0.046    i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/tx_out_clk_s
                         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=1, unplaced)         2.439     2.768    i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/clk
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.992    -0.224 r  i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/i_mmcme3/CLKOUT0
                         net (fo=1, unplaced)         0.282     0.058    i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
                         BUFGCE (Prop_BUFGCE_I_O)     0.075     0.133 r  i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=11308, unplaced)     3.011     3.144    i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_2/tx_clk_2
                         FDRE                                         r  i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_2/tx_rate_m2_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.104     3.248 r  i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_2/tx_rate_m2_reg[1]/Q
                         net (fo=1, unplaced)         0.357     3.605    i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_2/tx_rate_m2[1]
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                                r  i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_2/i_gthe3_channel/TXRATE[1]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/i_gthe3_channel/TXOUTCLK
                         net (fo=2, unplaced)         0.082     0.082    i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/tx_out_clk_s
                         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=1, unplaced)         2.584     2.981    i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/clk
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.796     0.185 r  i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/i_mmcme3/CLKOUT0
                         net (fo=1, unplaced)         0.325     0.510    i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
                         BUFGCE (Prop_BUFGCE_I_O)     0.083     0.593 r  i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=11308, unplaced)     3.163     3.756    i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_2/tx_clk_2
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                                r  i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_2/i_gthe3_channel/TXUSRCLK2
                         clock pessimism             -0.460     3.296    
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXRATE[1])
                                                      0.774     4.070    i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_2/i_gthe3_channel
  -------------------------------------------------------------------
                         required time                         -4.070    
                         arrival time                           3.605    
  -------------------------------------------------------------------
                         slack                                 -0.465    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clk_0_s_2
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/i_mmcme3/CLKOUT0 }

Check Type        Corner  Lib Pin                 Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE3_CHANNEL/TXUSRCLK  n/a                      2.443         8.000       5.557      GTHE3_CHANNEL_X0Y17  i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/i_gthe3_channel/TXUSRCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/TXUSRCLK  n/a                      1.100         4.000       2.900      GTHE3_CHANNEL_X0Y17  i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/i_gthe3_channel/TXUSRCLK
High Pulse Width  Slow    GTHE3_CHANNEL/TXUSRCLK  n/a                      1.100         4.000       2.900      GTHE3_CHANNEL_X0Y18  i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_1/i_gthe3_channel/TXUSRCLK
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.516         0.381       0.135      GTHE3_CHANNEL_X0Y16  i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_2/i_gthe3_channel/TXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clk_1_s_2
  To Clock:  mmcm_clk_1_s_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.621ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clk_1_s_2
Waveform(ns):       { 0.000 3.000 }
Period(ns):         6.000
Sources:            { i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/i_mmcme3/CLKOUT1 }

Check Type  Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFGCE/I  n/a            1.379         6.000       4.621                i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/i_clk_1_bufg/I



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clk_2_s_2
  To Clock:  mmcm_clk_2_s_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.621ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clk_2_s_2
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/i_mmcme3/CLKOUT2 }

Check Type  Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFGCE/I  n/a            1.379         2.000       0.621                i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/i_clk_2_bufg/I



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_fb_clk_s_2
  To Clock:  mmcm_fb_clk_s_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.621ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_fb_clk_s_2
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/i_mmcme3/CLKFBOUT }

Check Type  Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFGCE/I  n/a            1.379         8.000       6.621                i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/i_fb_clk_bufg/I



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout1
  To Clock:  clk125_i

Setup :            0  Failing Endpoints,  Worst Slack        5.194ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.194ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.865ns  (logic 0.308ns (35.607%)  route 0.557ns (64.393%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                         FDRE (Prop_FDRE_C_Q)         0.115     0.115 r  i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=155, unplaced)       0.351     0.466    i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[0].RAM64X1D_inst/DPRA0
                         RAMD64E (Prop_RAMD64E_RADR0_O)
                                                      0.193     0.659 r  i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[0].RAM64X1D_inst/DP/O
                         net (fo=1, unplaced)         0.206     0.865    i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[0].RAM64X1D_inst__0
                         FDRE                                         r  i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
                         FDRE (Setup_FDRE_C_D)        0.059     6.059    i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[0]
  -------------------------------------------------------------------
                         required time                          6.059    
                         arrival time                          -0.865    
  -------------------------------------------------------------------
                         slack                                  5.194    





---------------------------------------------------------------------------------------------------
From Clock:  clk625_i_INTERNAL_DIVCLK
  To Clock:  clk312_out

Setup :            0  Failing Endpoints,  Worst Slack        1.393ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.393ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/iserdes_m/INTERNAL_DIVCLK
                            (rising edge-triggered cell ISERDESE3 clocked by clk625_i_INTERNAL_DIVCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/dc_inst/mdataoutc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk312_out  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk312_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk312_out rise@3.200ns - clk625_i_INTERNAL_DIVCLK rise@0.000ns)
  Data Path Delay:        1.600ns  (logic 1.107ns (69.188%)  route 0.493ns (30.812%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.703ns = ( 2.497 - 3.200 ) 
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    1.167ns
  Clock Uncertainty:      0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk625_i_INTERNAL_DIVCLK rise edge)
                                                      0.000     0.000 r  
    P26                                               0.000     0.000 f  phy_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/I
    HRIODIFFINBUF_X0Y36  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.639     0.639 f  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.094     0.733    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/OUT
    P26                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.776 f  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.785     1.561    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_in
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -4.828    -3.267 f  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/mmcme3_adv_inst/CLKOUT2
                         net (fo=2, unplaced)         0.325    -2.942    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_i
                         BUFGCE (Prop_BUFGCE_I_O)     0.083    -2.859 f  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_buf/O
                         net (fo=6, unplaced)         2.597    -0.262    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/clk625_out
    BITSLICE_RX_TX_X1Y80 ISERDESE3 (Prop_ISERDES_BITSLICE_COMPONENT_RX_TX_CLK_INTERNAL_DIVCLK)
                                                      0.940     0.678 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/iserdes_m/INTERNAL_DIVCLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X1Y80 ISERDESE3 (Prop_ISERDES_BITSLICE_COMPONENT_RX_TX_INTERNAL_DIVCLK_Q[0])
                                                      0.975     1.653 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/iserdes_m/Q[0]
                         net (fo=2, unplaced)         0.470     2.123    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/dc_inst/D[0]
                         LUT5 (Prop_LUT5_I1_O)        0.132     2.255 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/dc_inst/mdataoutc[3]_i_1/O
                         net (fo=1, unplaced)         0.023     2.278    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/dc_inst/mdataoutc[3]_i_1_n_0
                         FDRE                                         r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/dc_inst/mdataoutc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk312_out rise edge)
                                                      3.200     3.200 r  
    P26                                               0.000     3.200 r  phy_clk_p (IN)
                         net (fo=0)                   0.000     3.200    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/I
    HRIODIFFINBUF_X0Y36  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.273     3.473 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.059     3.532    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/OUT
    P26                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     3.564 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.708     4.272    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_in
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -4.867    -0.595 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/mmcme3_adv_inst/CLKOUT2
                         net (fo=2, unplaced)         0.282    -0.313    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_i
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.224    -0.089 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk312_buf/O
                         net (fo=181, unplaced)       2.586     2.497    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/dc_inst/CLK
                         FDRE                                         r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/dc_inst/mdataoutc_reg[3]/C
                         clock pessimism              1.167     3.664    
                         clock uncertainty           -0.051     3.613    
                         FDRE (Setup_FDRE_C_D)        0.059     3.672    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/dc_inst/mdataoutc_reg[3]
  -------------------------------------------------------------------
                         required time                          3.672    
                         arrival time                          -2.278    
  -------------------------------------------------------------------
                         slack                                  1.393    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/iserdes_s/INTERNAL_DIVCLK
                            (rising edge-triggered cell ISERDESE3 clocked by clk625_i_INTERNAL_DIVCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/dc_inst/sdataouta_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk312_out  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk312_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk312_out rise@0.000ns - clk625_i_INTERNAL_DIVCLK rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.213ns (46.650%)  route 0.244ns (53.350%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.013ns
    Source Clock Delay      (SCD):    -0.146ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk625_i_INTERNAL_DIVCLK rise edge)
                                                      0.000     0.000 r  
    P26                                               0.000     0.000 f  phy_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/I
    HRIODIFFINBUF_X0Y36  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 f  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.027     0.223    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/OUT
    P26                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.238 f  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.371     0.609    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_in
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -2.494    -1.885 f  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/mmcme3_adv_inst/CLKOUT2
                         net (fo=2, unplaced)         0.128    -1.757    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_i
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -1.730 f  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_buf/O
                         net (fo=6, unplaced)         1.173    -0.557    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/clk625_out
    BITSLICE_RX_TX_X1Y81 ISERDESE3 (Prop_ISERDES_BITSLICE_COMPONENT_RX_TX_CLK_INTERNAL_DIVCLK)
                                                      0.411    -0.146 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/iserdes_s/INTERNAL_DIVCLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X1Y81 ISERDESE3 (Prop_ISERDES_BITSLICE_COMPONENT_RX_TX_INTERNAL_DIVCLK_Q[0])
                                                      0.198     0.052 f  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/iserdes_s/Q[0]
                         net (fo=2, unplaced)         0.232     0.284    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/dc_inst/reset_sync6[0]
                         LUT1 (Prop_LUT1_I0_O)        0.015     0.299 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/dc_inst/sdataouta[0]_i_1/O
                         net (fo=1, unplaced)         0.012     0.311    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/dc_inst/sdataouta[0]_i_1_n_0
                         FDRE                                         r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/dc_inst/sdataouta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk312_out rise edge)
                                                      0.000     0.000 r  
    P26                                               0.000     0.000 r  phy_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/I
    HRIODIFFINBUF_X0Y36  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.600     0.600 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.043     0.643    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/OUT
    P26                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.665 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.417     1.082    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_in
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -2.849    -1.767 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/mmcme3_adv_inst/CLKOUT2
                         net (fo=2, unplaced)         0.176    -1.591    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_i
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.121    -1.470 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk312_buf/O
                         net (fo=181, unplaced)       1.483     0.013    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/dc_inst/CLK
                         FDRE                                         r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/dc_inst/sdataouta_reg[0]/C
                         clock pessimism             -0.118    -0.105    
                         FDRE (Hold_FDRE_C_D)         0.056    -0.049    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/dc_inst/sdataouta_reg[0]
  -------------------------------------------------------------------
                         required time                          0.049    
                         arrival time                           0.311    
  -------------------------------------------------------------------
                         slack                                  0.360    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout1
  To Clock:  mmcm_clk_0_s

Setup :            0  Failing Endpoints,  Worst Slack        6.527ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.527ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9371_rx_dma/inst/i_request_arb/eot_mem_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            i_system_wrapper/system_i/axi_ad9371_rx_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_clk_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.532ns  (logic 0.425ns (27.742%)  route 1.107ns (72.258%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9371_rx_dma/inst/i_request_arb/eot_mem_reg[7]/C
                         FDRE (Prop_FDRE_C_Q)         0.115     0.115 r  i_system_wrapper/system_i/axi_ad9371_rx_dma/inst/i_request_arb/eot_mem_reg[7]/Q
                         net (fo=5, unplaced)         0.342     0.457    i_system_wrapper/system_i/axi_ad9371_rx_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/eot_mem[7]
                         LUT6 (Prop_LUT6_I0_O)        0.190     0.647 f  i_system_wrapper/system_i/axi_ad9371_rx_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/last_burst_length[3]_i_4/O
                         net (fo=3, unplaced)         0.255     0.902    i_system_wrapper/system_i/axi_ad9371_rx_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/last_burst_length[3]_i_4_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.040     0.942 r  i_system_wrapper/system_i/axi_ad9371_rx_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/active_i_2__0/O
                         net (fo=6, unplaced)         0.238     1.180    i_system_wrapper/system_i/axi_ad9371_rx_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/active_i_2__0_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.040     1.220 r  i_system_wrapper/system_i/axi_ad9371_rx_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/id[1]_i_1__0/O
                         net (fo=2, unplaced)         0.249     1.469    i_system_wrapper/system_i/axi_ad9371_rx_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/id_next[1]
                         LUT6 (Prop_LUT6_I5_O)        0.040     1.509 r  i_system_wrapper/system_i/axi_ad9371_rx_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_i_1__0/O
                         net (fo=1, unplaced)         0.023     1.532    i_system_wrapper/system_i/axi_ad9371_rx_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_i_1__0_n_0
                         FDRE                                         r  i_system_wrapper/system_i/axi_ad9371_rx_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
                         FDRE (Setup_FDRE_C_D)        0.059     8.059    i_system_wrapper/system_i/axi_ad9371_rx_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_reg
  -------------------------------------------------------------------
                         required time                          8.059    
                         arrival time                          -1.532    
  -------------------------------------------------------------------
                         slack                                  6.527    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout3
  To Clock:  mmcm_clk_0_s

Setup :            0  Failing Endpoints,  Worst Slack        4.730ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.730ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9371_rx_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout3  {rise@0.000ns fall@2.499ns period=4.998ns})
  Destination:            i_system_wrapper/system_i/axi_ad9371_rx_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_clk_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.998ns  (MaxDelay Path 4.998ns)
  Data Path Delay:        0.327ns  (logic 0.115ns (35.168%)  route 0.212ns (64.832%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.998ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9371_rx_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage0_reg[0]/C
                         FDRE (Prop_FDRE_C_Q)         0.115     0.115 r  i_system_wrapper/system_i/axi_ad9371_rx_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage0_reg[0]/Q
                         net (fo=1, unplaced)         0.212     0.327    i_system_wrapper/system_i/axi_ad9371_rx_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage0_reg_n_0_[0]
                         FDRE                                         r  i_system_wrapper/system_i/axi_ad9371_rx_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.998     4.998    
                         FDRE (Setup_FDRE_C_D)        0.059     5.057    i_system_wrapper/system_i/axi_ad9371_rx_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage1_reg[0]
  -------------------------------------------------------------------
                         required time                          5.057    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  4.730    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout1
  To Clock:  mmcm_clk_0_s_1

Setup :            0  Failing Endpoints,  Worst Slack        6.527ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.527ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9371_rx_os_dma/inst/i_request_arb/eot_mem_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            i_system_wrapper/system_i/axi_ad9371_rx_os_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.532ns  (logic 0.425ns (27.742%)  route 1.107ns (72.258%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9371_rx_os_dma/inst/i_request_arb/eot_mem_reg[7]/C
                         FDRE (Prop_FDRE_C_Q)         0.115     0.115 r  i_system_wrapper/system_i/axi_ad9371_rx_os_dma/inst/i_request_arb/eot_mem_reg[7]/Q
                         net (fo=5, unplaced)         0.342     0.457    i_system_wrapper/system_i/axi_ad9371_rx_os_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/eot_mem[7]
                         LUT6 (Prop_LUT6_I0_O)        0.190     0.647 f  i_system_wrapper/system_i/axi_ad9371_rx_os_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/last_burst_length[3]_i_4/O
                         net (fo=3, unplaced)         0.255     0.902    i_system_wrapper/system_i/axi_ad9371_rx_os_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/last_burst_length[3]_i_4_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.040     0.942 r  i_system_wrapper/system_i/axi_ad9371_rx_os_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/active_i_2__0/O
                         net (fo=6, unplaced)         0.238     1.180    i_system_wrapper/system_i/axi_ad9371_rx_os_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/active_i_2__0_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.040     1.220 r  i_system_wrapper/system_i/axi_ad9371_rx_os_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/id[1]_i_1__0/O
                         net (fo=2, unplaced)         0.249     1.469    i_system_wrapper/system_i/axi_ad9371_rx_os_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/id_next[1]
                         LUT6 (Prop_LUT6_I5_O)        0.040     1.509 r  i_system_wrapper/system_i/axi_ad9371_rx_os_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_i_1__0/O
                         net (fo=1, unplaced)         0.023     1.532    i_system_wrapper/system_i/axi_ad9371_rx_os_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_i_1__0_n_0
                         FDRE                                         r  i_system_wrapper/system_i/axi_ad9371_rx_os_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
                         FDRE (Setup_FDRE_C_D)        0.059     8.059    i_system_wrapper/system_i/axi_ad9371_rx_os_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_reg
  -------------------------------------------------------------------
                         required time                          8.059    
                         arrival time                          -1.532    
  -------------------------------------------------------------------
                         slack                                  6.527    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout3
  To Clock:  mmcm_clk_0_s_1

Setup :            0  Failing Endpoints,  Worst Slack        4.730ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.730ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9371_rx_os_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout3  {rise@0.000ns fall@2.499ns period=4.998ns})
  Destination:            i_system_wrapper/system_i/axi_ad9371_rx_os_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.998ns  (MaxDelay Path 4.998ns)
  Data Path Delay:        0.327ns  (logic 0.115ns (35.168%)  route 0.212ns (64.832%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.998ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9371_rx_os_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage0_reg[0]/C
                         FDRE (Prop_FDRE_C_Q)         0.115     0.115 r  i_system_wrapper/system_i/axi_ad9371_rx_os_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage0_reg[0]/Q
                         net (fo=1, unplaced)         0.212     0.327    i_system_wrapper/system_i/axi_ad9371_rx_os_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage0_reg_n_0_[0]
                         FDRE                                         r  i_system_wrapper/system_i/axi_ad9371_rx_os_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.998     4.998    
                         FDRE (Setup_FDRE_C_D)        0.059     5.057    i_system_wrapper/system_i/axi_ad9371_rx_os_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage1_reg[0]
  -------------------------------------------------------------------
                         required time                          5.057    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  4.730    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  mmcm_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        2.732ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.732ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[0].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.327ns  (logic 0.115ns (35.168%)  route 0.212ns (64.832%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[0]/C
                         FDRE (Prop_FDRE_C_Q)         0.115     0.115 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[0]/Q
                         net (fo=1, unplaced)         0.212     0.327    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/out[0]
                         FDRE                                         r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[0].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
                         FDRE (Setup_FDRE_C_D)        0.059     3.059    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[0].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.059    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  2.732    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout1
  To Clock:  mmcm_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        1.060ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.007ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.060ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/cnt_read_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (mmcm_clkout0 rise@3.332ns - mmcm_clkout1 rise@0.000ns)
  Data Path Delay:        2.170ns  (logic 0.566ns (26.083%)  route 1.604ns (73.917%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.119ns = ( 10.451 - 3.332 ) 
    Source Clock Delay      (SCD):    7.230ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout1 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.090     0.632    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.671     1.303    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.083     1.386 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.970    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     3.739 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.325     4.064    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout1
                         BUFGCE (Prop_BUFGCE_I_O)     0.083     4.147 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=39947, unplaced)     3.083     7.230    i_system_wrapper/system_i/axi_mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/input_rst_mmcm_reg
                         FDRE                                         r  i_system_wrapper/system_i/axi_mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[24]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.115     7.345 f  i_system_wrapper/system_i/axi_mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[24]/Q
                         net (fo=4, unplaced)         0.263     7.608    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/c0_ddr4_s_axi_awlen[3]
                         LUT3 (Prop_LUT3_I0_O)        0.155     7.763 f  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/axlen_cnt[3]_i_3__0/O
                         net (fo=6, unplaced)         0.271     8.034    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/axlen_int[3]
                         LUT5 (Prop_LUT5_I4_O)        0.040     8.074 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/memory_reg[7][3]_srl8_i_8/O
                         net (fo=1, unplaced)         0.230     8.304    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/memory_reg[7][3]_srl8_i_8_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.176     8.480 f  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/memory_reg[7][3]_srl8_i_3/O
                         net (fo=1, unplaced)         0.249     8.729    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/axi_mc_cmd_translator_0/incr_next_pending
                         LUT6 (Prop_LUT6_I1_O)        0.040     8.769 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/memory_reg[7][3]_srl8_i_1/O
                         net (fo=10, unplaced)        0.282     9.051    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/app_rdy_r_reg
                         LUT6 (Prop_LUT6_I0_O)        0.040     9.091 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/cnt_read[3]_i_1/O
                         net (fo=4, unplaced)         0.309     9.400    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/cnt_read[3]_i_1_n_0
                         FDSE                                         r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/cnt_read_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.332     3.332 r  
    AK17                                              0.000     3.332 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     3.332    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     3.716 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.051     3.767    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.767 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.585     4.352    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.075     4.427 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     6.866    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.201 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.282     7.483    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.075     7.558 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=19341, unplaced)     2.892    10.451    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/input_rst_mmcm_reg
                         FDSE                                         r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/cnt_read_reg[0]/C
                         clock pessimism              0.237    10.688    
                         clock uncertainty           -0.182    10.506    
                         FDSE (Setup_FDSE_C_CE)      -0.047    10.459    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/cnt_read_reg[0]
  -------------------------------------------------------------------
                         required time                         10.459    
                         arrival time                          -9.400    
  -------------------------------------------------------------------
                         slack                                  1.060    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.007ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_w_channel_0/wdf_mask_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout1 rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.064ns (41.731%)  route 0.089ns (58.268%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.683ns
    Source Clock Delay      (SCD):    3.660ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout1 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.028     0.273    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.325     0.598    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.625 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         1.114     1.739    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     2.009 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.128     2.137    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout1
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     2.164 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=39947, unplaced)     1.495     3.660    i_system_wrapper/system_i/axi_mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/input_rst_mmcm_reg
                         FDRE                                         r  i_system_wrapper/system_i/axi_mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     3.709 f  i_system_wrapper/system_i/axi_mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[1]/Q
                         net (fo=3, unplaced)         0.077     3.786    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_w_channel_0/c0_ddr4_s_axi_wstrb[0]
                         LUT1 (Prop_LUT1_I0_O)        0.015     3.801 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_w_channel_0/wdf_mask[0]_i_1/O
                         net (fo=1, unplaced)         0.012     3.813    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_w_channel_0/next_wdf_mask0__63[0]
                         FDRE                                         r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_w_channel_0/wdf_mask_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.048     0.477    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.376     0.853    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.884 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         1.259     2.143    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.936 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     2.112    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     2.143 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=19341, unplaced)     1.540     3.683    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_w_channel_0/input_rst_mmcm_reg
                         FDRE                                         r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_w_channel_0/wdf_mask_reg[0]/C
                         clock pessimism             -0.114     3.569    
                         clock uncertainty            0.182     3.750    
                         FDRE (Hold_FDRE_C_D)         0.056     3.806    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_w_channel_0/wdf_mask_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.806    
                         arrival time                           3.813    
  -------------------------------------------------------------------
                         slack                                  0.007    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout6
  To Clock:  mmcm_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        2.651ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.651ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[14].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.408ns  (logic 0.115ns (28.186%)  route 0.293ns (71.814%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[14]/C
                         FDRE (Prop_FDRE_C_Q)         0.115     0.115 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[14]/Q
                         net (fo=82, unplaced)        0.293     0.408    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_io_addr_sync/UNCONN_IN[14]
                         FDRE                                         r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[14].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
                         FDRE (Setup_FDRE_C_D)        0.059     3.059    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[14].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.059    
                         arrival time                          -0.408    
  -------------------------------------------------------------------
                         slack                                  2.651    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0
  To Clock:  pll_clk[0]_DIV

Setup :            0  Failing Endpoints,  Worst Slack        1.060ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.625ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.060ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_low/rdEn_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk[0]_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.115ns (23.958%)  route 0.365ns (76.042%))
  Logic Levels:           0  
  Clock Path Skew:        -1.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.004ns = ( 10.336 - 3.332 ) 
    Source Clock Delay      (SCD):    7.184ns
    Clock Pessimism Removal (CPR):    -0.863ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.090     0.632    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.671     1.303    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.083     1.386 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.970    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     3.739 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.325     4.064    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.083     4.147 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=19341, unplaced)     3.037     7.184    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_low/input_rst_mmcm_reg
                         FDRE                                         r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_low/rdEn_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.115     7.299 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_low/rdEn_reg[2]/Q
                         net (fo=1, unplaced)         0.365     7.664    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_low[2]
                         BITSLICE_CONTROL                             r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[2]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      3.332     3.332 f  
    AK17                                              0.000     3.332 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     3.332    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     3.716 f  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.051     3.767    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.767 f  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.585     4.352    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.075     4.427 f  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     6.866    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.201 f  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.282     7.483    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.075     7.558 f  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=19341, unplaced)     2.892    10.451    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                         PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.993     9.458 f  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, unplaced)         0.196     9.654    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.682    10.336 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.863     9.473    
                         clock uncertainty           -0.158     9.315    
                         BITSLICE_CONTROL (Setup_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_PHY_RDEN[2])
                                                     -0.591     8.724    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          8.724    
                         arrival time                          -7.664    
  -------------------------------------------------------------------
                         slack                                  1.060    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.625ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.104ns (19.779%)  route 0.422ns (80.221%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.995ns
    Source Clock Delay      (SCD):    7.119ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.051     0.435    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.585     1.020    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.075     1.095 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     3.534    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     3.869 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.282     4.151    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.075     4.226 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=19341, unplaced)     2.892     7.119    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk
                         FDRE                                         r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.104     7.223 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[0]/Q
                         net (fo=4, unplaced)         0.422     7.644    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/clb2phy_t_b_low[0]
                         BITSLICE_CONTROL                             r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[0]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      0.000     0.000 f  
    AK17                                              0.000     0.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 f  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.090     0.632    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 f  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.671     1.303    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.083     1.386 f  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.970    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     3.739 f  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.325     4.064    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.083     4.147 f  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=19341, unplaced)     3.037     7.184    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                         PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.224     5.960 f  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, unplaced)         0.234     6.194    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.801     6.995 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism              0.080     7.075    
                         clock uncertainty            0.158     7.232    
                         BITSLICE_CONTROL (Hold_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[0])
                                                     -0.213     7.019    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -7.019    
                         arrival time                           7.644    
  -------------------------------------------------------------------
                         slack                                  0.625    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0
  To Clock:  pll_clk[1]_DIV

Setup :            0  Failing Endpoints,  Worst Slack        1.060ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.698ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.060ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[2].u_ddr_mc_rd_en_low/rdEn_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk[1]_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.115ns (23.958%)  route 0.365ns (76.042%))
  Logic Levels:           0  
  Clock Path Skew:        -1.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.004ns = ( 10.336 - 3.332 ) 
    Source Clock Delay      (SCD):    7.184ns
    Clock Pessimism Removal (CPR):    -0.863ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.090     0.632    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.671     1.303    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.083     1.386 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.970    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     3.739 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.325     4.064    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.083     4.147 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=19341, unplaced)     3.037     7.184    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[2].u_ddr_mc_rd_en_low/input_rst_mmcm_reg
                         FDRE                                         r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[2].u_ddr_mc_rd_en_low/rdEn_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.115     7.299 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[2].u_ddr_mc_rd_en_low/rdEn_reg[2]/Q
                         net (fo=1, unplaced)         0.365     7.664    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_low[2]
                         BITSLICE_CONTROL                             r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[2]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      3.332     3.332 r  
    AK17                                              0.000     3.332 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     3.332    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     3.716 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.051     3.767    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.767 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.585     4.352    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.075     4.427 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     6.866    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.201 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.282     7.483    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.075     7.558 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=19341, unplaced)     2.892    10.451    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                         PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.993     9.458 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, unplaced)         0.196     9.654    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.682    10.336 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.863     9.473    
                         clock uncertainty           -0.158     9.315    
                         BITSLICE_CONTROL (Setup_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_PHY_RDEN[2])
                                                     -0.591     8.724    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          8.724    
                         arrival time                          -7.664    
  -------------------------------------------------------------------
                         slack                                  1.060    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.698ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[4]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.049ns (17.650%)  route 0.229ns (82.350%))
  Logic Levels:           0  
  Clock Path Skew:        -0.630ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.007ns
    Source Clock Delay      (SCD):    3.560ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.028     0.273    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.325     0.598    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.625 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         1.114     1.739    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     2.009 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.128     2.137    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     2.164 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=19341, unplaced)     1.395     3.560    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/input_rst_mmcm_reg
                         FDRE                                         r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     3.609 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[4]/Q
                         net (fo=1, unplaced)         0.229     3.837    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[4]
    BITSLICE_RX_TX_X0Y36 RXTX_BITSLICE                                r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[4]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      0.000     0.000 f  
    AK17                                              0.000     0.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 f  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.048     0.477    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 f  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.376     0.853    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.884 f  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         1.259     2.143    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.936 f  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     2.112    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     2.143 f  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=19341, unplaced)     1.540     3.683    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                         PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.274     2.409 f  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, unplaced)         0.158     2.567    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT3[26])
                                                      0.440     3.007 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]
                         net (fo=1, unplaced)         0.000     3.007    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT3[26]
    BITSLICE_RX_TX_X0Y36 RXTX_BITSLICE                                r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.078     2.929    
                         clock uncertainty            0.158     3.087    
    BITSLICE_RX_TX_X0Y36 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[4])
                                                      0.052     3.139    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -3.139    
                         arrival time                           3.837    
  -------------------------------------------------------------------
                         slack                                  0.698    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0
  To Clock:  pll_clk[2]_DIV

Setup :            0  Failing Endpoints,  Worst Slack        1.060ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.698ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.060ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_low/rdEn_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk[2]_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.115ns (23.958%)  route 0.365ns (76.042%))
  Logic Levels:           0  
  Clock Path Skew:        -1.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.004ns = ( 10.336 - 3.332 ) 
    Source Clock Delay      (SCD):    7.184ns
    Clock Pessimism Removal (CPR):    -0.863ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.090     0.632    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.671     1.303    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.083     1.386 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.970    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     3.739 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.325     4.064    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.083     4.147 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=19341, unplaced)     3.037     7.184    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_low/input_rst_mmcm_reg
                         FDRE                                         r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_low/rdEn_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.115     7.299 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_low/rdEn_reg[2]/Q
                         net (fo=1, unplaced)         0.365     7.664    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_low[2]
                         BITSLICE_CONTROL                             r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[2]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      3.332     3.332 r  
    AK17                                              0.000     3.332 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     3.332    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     3.716 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.051     3.767    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.767 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.585     4.352    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.075     4.427 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     6.866    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.201 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.282     7.483    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.075     7.558 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=19341, unplaced)     2.892    10.451    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                         PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.993     9.458 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=4, unplaced)         0.196     9.654    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.682    10.336 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.863     9.473    
                         clock uncertainty           -0.158     9.315    
                         BITSLICE_CONTROL (Setup_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_PHY_RDEN[2])
                                                     -0.591     8.724    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          8.724    
                         arrival time                          -7.664    
  -------------------------------------------------------------------
                         slack                                  1.060    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.698ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[3]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.049ns (17.650%)  route 0.229ns (82.350%))
  Logic Levels:           0  
  Clock Path Skew:        -0.630ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.007ns
    Source Clock Delay      (SCD):    3.560ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.028     0.273    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.325     0.598    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.625 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         1.114     1.739    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     2.009 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.128     2.137    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     2.164 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=19341, unplaced)     1.395     3.560    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/input_rst_mmcm_reg
                         FDRE                                         r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     3.609 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[3]/Q
                         net (fo=1, unplaced)         0.229     3.837    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[3]
    BITSLICE_RX_TX_X0Y134
                         RXTX_BITSLICE                                r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[3]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      0.000     0.000 f  
    AK17                                              0.000     0.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 f  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.048     0.477    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 f  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.376     0.853    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.884 f  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         1.259     2.143    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.936 f  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     2.112    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     2.143 f  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=19341, unplaced)     1.540     3.683    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                         PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.274     2.409 f  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=4, unplaced)         0.158     2.567    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT3[26])
                                                      0.440     3.007 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]
                         net (fo=1, unplaced)         0.000     3.007    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT3[26]
    BITSLICE_RX_TX_X0Y134
                         RXTX_BITSLICE                                r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.078     2.929    
                         clock uncertainty            0.158     3.087    
    BITSLICE_RX_TX_X0Y134
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[3])
                                                      0.052     3.139    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -3.139    
                         arrival time                           3.837    
  -------------------------------------------------------------------
                         slack                                  0.698    





---------------------------------------------------------------------------------------------------
From Clock:  clk125_i
  To Clock:  mmcm_clkout1

Setup :            0  Failing Endpoints,  Worst Slack        5.407ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.407ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             mmcm_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.652ns  (logic 0.305ns (46.779%)  route 0.347ns (53.221%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[32]/C
                         FDRE (Prop_FDRE_C_Q)         0.115     0.115 r  i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[32]/Q
                         net (fo=2, unplaced)         0.324     0.439    i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/stats_block.statistics_counters/rd_data_ref[32]
                         LUT6 (Prop_LUT6_I0_O)        0.190     0.629 r  i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/stats_block.statistics_counters/ip2bus_data[0]_i_1__2/O
                         net (fo=1, unplaced)         0.023     0.652    i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/stats_block.statistics_counters/ip2bus_data[0]_i_1__2_n_0
                         FDRE                                         r  i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
                         FDRE (Setup_FDRE_C_D)        0.059     6.059    i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[0]
  -------------------------------------------------------------------
                         required time                          6.059    
                         arrival time                          -0.652    
  -------------------------------------------------------------------
                         slack                                  5.407    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clk_0_s
  To Clock:  mmcm_clkout1

Setup :            0  Failing Endpoints,  Worst Slack        7.719ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.719ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9371_rx_dma/inst/i_request_arb/i_src_req_fifo/m_axis_raddr_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9371_rx_dma/inst/i_request_arb/i_src_req_fifo/i_raddr_sync/cdc_sync_stage1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             mmcm_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.340ns  (logic 0.115ns (33.824%)  route 0.225ns (66.176%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9371_rx_dma/inst/i_request_arb/i_src_req_fifo/m_axis_raddr_reg/C
                         FDRE (Prop_FDRE_C_Q)         0.115     0.115 r  i_system_wrapper/system_i/axi_ad9371_rx_dma/inst/i_request_arb/i_src_req_fifo/m_axis_raddr_reg/Q
                         net (fo=4, unplaced)         0.225     0.340    i_system_wrapper/system_i/axi_ad9371_rx_dma/inst/i_request_arb/i_src_req_fifo/i_raddr_sync/m_axis_raddr_reg
                         FDRE                                         r  i_system_wrapper/system_i/axi_ad9371_rx_dma/inst/i_request_arb/i_src_req_fifo/i_raddr_sync/cdc_sync_stage1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
                         FDRE (Setup_FDRE_C_D)        0.059     8.059    i_system_wrapper/system_i/axi_ad9371_rx_dma/inst/i_request_arb/i_src_req_fifo/i_raddr_sync/cdc_sync_stage1_reg[0]
  -------------------------------------------------------------------
                         required time                          8.059    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  7.719    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clk_0_s_1
  To Clock:  mmcm_clkout1

Setup :            0  Failing Endpoints,  Worst Slack        7.719ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.719ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9371_rx_os_dma/inst/i_request_arb/i_src_req_fifo/m_axis_raddr_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9371_rx_os_dma/inst/i_request_arb/i_src_req_fifo/i_raddr_sync/cdc_sync_stage1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             mmcm_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.340ns  (logic 0.115ns (33.824%)  route 0.225ns (66.176%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9371_rx_os_dma/inst/i_request_arb/i_src_req_fifo/m_axis_raddr_reg/C
                         FDRE (Prop_FDRE_C_Q)         0.115     0.115 r  i_system_wrapper/system_i/axi_ad9371_rx_os_dma/inst/i_request_arb/i_src_req_fifo/m_axis_raddr_reg/Q
                         net (fo=4, unplaced)         0.225     0.340    i_system_wrapper/system_i/axi_ad9371_rx_os_dma/inst/i_request_arb/i_src_req_fifo/i_raddr_sync/m_axis_raddr_reg
                         FDRE                                         r  i_system_wrapper/system_i/axi_ad9371_rx_os_dma/inst/i_request_arb/i_src_req_fifo/i_raddr_sync/cdc_sync_stage1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
                         FDRE (Setup_FDRE_C_D)        0.059     8.059    i_system_wrapper/system_i/axi_ad9371_rx_os_dma/inst/i_request_arb/i_src_req_fifo/i_raddr_sync/cdc_sync_stage1_reg[0]
  -------------------------------------------------------------------
                         required time                          8.059    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  7.719    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0
  To Clock:  mmcm_clkout1

Setup :            0  Failing Endpoints,  Worst Slack        2.565ns,  Total Violation        0.000ns
Hold  :         1649  Failing Endpoints,  Worst Slack       -0.246ns,  Total Violation     -160.542ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.565ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_w_channel_0/wready_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            i_system_wrapper/system_i/axi_mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             mmcm_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (mmcm_clkout1 rise@9.996ns - mmcm_clkout0 rise@6.664ns)
  Data Path Delay:        1.058ns  (logic 0.230ns (21.739%)  route 0.828ns (78.261%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.519ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.164ns = ( 17.160 - 9.996 ) 
    Source Clock Delay      (SCD):    7.184ns = ( 13.848 - 6.664 ) 
    Clock Pessimism Removal (CPR):    0.539ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      6.664     6.664 r  
    AK17                                              0.000     6.664 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     6.664    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     7.206 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.090     7.296    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     7.296 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.671     7.967    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.083     8.050 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584    10.634    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231    10.403 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.325    10.728    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.083    10.811 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=19341, unplaced)     3.037    13.848    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_w_channel_0/input_rst_mmcm_reg
                         FDRE                                         r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_w_channel_0/wready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.115    13.963 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_w_channel_0/wready_reg/Q
                         net (fo=2323, unplaced)      0.407    14.370    i_system_wrapper/system_i/axi_mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/m_axi_wready
                         LUT4 (Prop_LUT4_I1_O)        0.115    14.485 r  i_system_wrapper/system_i/axi_mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[576]_i_1/O
                         net (fo=577, unplaced)       0.421    14.906    i_system_wrapper/system_i/axi_mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload
                         FDRE                                         r  i_system_wrapper/system_i/axi_mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout1 rise edge)
                                                      9.996     9.996 r  
    AK17                                              0.000     9.996 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     9.996    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    10.380 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.051    10.431    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.431 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.585    11.016    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.075    11.091 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439    13.530    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335    13.865 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.282    14.147    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout1
                         BUFGCE (Prop_BUFGCE_I_O)     0.075    14.222 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=39947, unplaced)     2.938    17.160    i_system_wrapper/system_i/axi_mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/input_rst_mmcm_reg
                         FDRE                                         r  i_system_wrapper/system_i/axi_mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[0]/C
                         clock pessimism              0.539    17.700    
                         clock uncertainty           -0.182    17.518    
                         FDRE (Setup_FDRE_C_CE)      -0.047    17.471    i_system_wrapper/system_i/axi_mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[0]
  -------------------------------------------------------------------
                         required time                         17.471    
                         arrival time                         -14.906    
  -------------------------------------------------------------------
                         slack                                  2.565    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.246ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/trans_buf_out_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            i_system_wrapper/system_i/axi_mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             mmcm_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout1 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.150ns  (logic 0.064ns (42.557%)  route 0.086ns (57.443%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.783ns
    Source Clock Delay      (SCD):    3.560ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.028     0.273    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.325     0.598    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.625 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         1.114     1.739    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     2.009 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.128     2.137    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     2.164 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=19341, unplaced)     1.395     3.560    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/input_rst_mmcm_reg
                         FDRE                                         r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/trans_buf_out_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     3.609 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/trans_buf_out_r_reg[2]/Q
                         net (fo=2, unplaced)         0.074     3.683    i_system_wrapper/system_i/axi_mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/D[0]
                         LUT5 (Prop_LUT5_I4_O)        0.015     3.698 r  i_system_wrapper/system_i/axi_mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[0]_i_1__0/O
                         net (fo=1, unplaced)         0.012     3.710    i_system_wrapper/system_i/axi_mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[0]_i_1__0_n_0
                         FDRE                                         r  i_system_wrapper/system_i/axi_mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout1 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.048     0.477    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.376     0.853    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.884 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         1.259     2.143    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     1.936 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.176     2.112    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout1
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     2.143 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=39947, unplaced)     1.640     3.783    i_system_wrapper/system_i/axi_mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/input_rst_mmcm_reg
                         FDRE                                         r  i_system_wrapper/system_i/axi_mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[0]/C
                         clock pessimism             -0.065     3.718    
                         clock uncertainty            0.182     3.899    
                         FDRE (Hold_FDRE_C_D)         0.056     3.955    i_system_wrapper/system_i/axi_mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.955    
                         arrival time                           3.710    
  -------------------------------------------------------------------
                         slack                                 -0.246    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout3
  To Clock:  mmcm_clkout1

Setup :            0  Failing Endpoints,  Worst Slack        3.522ns,  Total Violation        0.000ns
Hold  :          950  Failing Endpoints,  Worst Slack       -0.441ns,  Total Violation     -277.284ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.522ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[66]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout3  {rise@0.000ns fall@2.499ns period=4.998ns})
  Destination:            i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.grant_hot_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             mmcm_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.998ns  (mmcm_clkout1 rise@9.996ns - mmcm_clkout3 rise@4.998ns)
  Data Path Delay:        1.576ns  (logic 0.330ns (20.939%)  route 1.246ns (79.061%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.164ns = ( 17.160 - 9.996 ) 
    Source Clock Delay      (SCD):    6.731ns = ( 11.729 - 4.998 ) 
    Clock Pessimism Removal (CPR):    -0.105ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout3 rise edge)
                                                      4.998     4.998 r  
    AK17                                              0.000     4.998 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     4.998    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     5.540 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.090     5.630    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.630 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.671     6.301    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.083     6.384 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     8.968    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT3)
                                                     -0.231     8.737 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.325     9.062    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout3
                         BUFGCE (Prop_BUFGCE_I_O)     0.083     9.145 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_3/O
                         net (fo=2336, unplaced)      2.584    11.729    i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/s_aclk
                         FDRE                                         r  i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[66]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.115    11.844 r  i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[66]/Q
                         net (fo=8, unplaced)         0.278    12.122    i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[8].gen_si_write.si_transactor_aw/s_axi_awaddr[0]
                         LUT6 (Prop_LUT6_I4_O)        0.040    12.162 r  i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[8].gen_si_write.si_transactor_aw/gen_arbiter.qual_reg[8]_i_3/O
                         net (fo=1, unplaced)         0.158    12.320    i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[8].gen_si_write.si_transactor_aw/st_aa_awvalid_qual[8]
                         LUT4 (Prop_LUT4_I0_O)        0.040    12.360 r  i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[8].gen_si_write.si_transactor_aw/gen_arbiter.qual_reg[8]_i_2/O
                         net (fo=2, unplaced)         0.249    12.609    i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/goreg_dm.dout_i_reg[66]_0
                         LUT4 (Prop_LUT4_I2_O)        0.095    12.704 r  i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.last_rr_hot[9]_i_4/O
                         net (fo=2, unplaced)         0.216    12.920    i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.last_rr_hot[9]_i_4_n_0
                         LUT5 (Prop_LUT5_I1_O)        0.040    12.960 r  i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.last_rr_hot[9]_i_1/O
                         net (fo=20, unplaced)        0.345    13.305    i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot
                         FDRE                                         r  i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.grant_hot_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout1 rise edge)
                                                      9.996     9.996 r  
    AK17                                              0.000     9.996 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     9.996    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    10.380 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.051    10.431    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.431 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.585    11.016    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.075    11.091 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439    13.530    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335    13.865 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.282    14.147    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout1
                         BUFGCE (Prop_BUFGCE_I_O)     0.075    14.222 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=39947, unplaced)     2.938    17.160    i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
                         FDRE                                         r  i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.grant_hot_reg[0]/C
                         clock pessimism             -0.105    17.056    
                         clock uncertainty           -0.182    16.874    
                         FDRE (Setup_FDRE_C_CE)      -0.047    16.827    i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.grant_hot_reg[0]
  -------------------------------------------------------------------
                         required time                         16.827    
                         arrival time                         -13.305    
  -------------------------------------------------------------------
                         slack                                  3.522    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.441ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/gen_clock_conv.gen_sync_conv.axic_sample_cycle_inst/gen_sample_cycle.sample_cycle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout3  {rise@0.000ns fall@2.499ns period=4.998ns})
  Destination:            i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/M_AXI_ARVALID_i_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             mmcm_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout1 rise@0.000ns - mmcm_clkout3 rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.064ns (42.003%)  route 0.088ns (57.997%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.783ns
    Source Clock Delay      (SCD):    3.278ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout3 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.028     0.273    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.325     0.598    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.625 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         1.114     1.739    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT3)
                                                      0.270     2.009 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.128     2.137    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout3
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     2.164 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_3/O
                         net (fo=2336, unplaced)      1.114     3.278    i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/gen_clock_conv.gen_sync_conv.axic_sample_cycle_inst/CLK
                         FDRE                                         r  i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/gen_clock_conv.gen_sync_conv.axic_sample_cycle_inst/gen_sample_cycle.sample_cycle_r_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     3.327 f  i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/gen_clock_conv.gen_sync_conv.axic_sample_cycle_inst/gen_sample_cycle.sample_cycle_r_reg/Q
                         net (fo=3, unplaced)         0.076     3.404    i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/sample_cycle
                         LUT6 (Prop_LUT6_I5_O)        0.015     3.419 r  i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/M_AXI_ARVALID_i_i_1/O
                         net (fo=1, unplaced)         0.012     3.431    i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/M_AXI_ARVALID_i_i_1_n_0
                         FDRE                                         r  i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/M_AXI_ARVALID_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout1 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.048     0.477    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.376     0.853    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.884 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         1.259     2.143    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     1.936 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.176     2.112    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout1
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     2.143 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=39947, unplaced)     1.640     3.783    i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/input_rst_mmcm_reg
                         FDRE                                         r  i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/M_AXI_ARVALID_i_reg/C
                         clock pessimism             -0.149     3.634    
                         clock uncertainty            0.182     3.815    
                         FDRE (Hold_FDRE_C_D)         0.056     3.871    i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/M_AXI_ARVALID_i_reg
  -------------------------------------------------------------------
                         required time                         -3.871    
                         arrival time                           3.431    
  -------------------------------------------------------------------
                         slack                                 -0.441    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clk_0_s_2
  To Clock:  mmcm_clkout1

Setup :            0  Failing Endpoints,  Worst Slack        9.728ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.728ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx_axi/inst/i_up_tx/i_cdc_status/cdc_hold_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx_axi/inst/i_up_tx/i_cdc_status/out_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             mmcm_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.996ns  (MaxDelay Path 9.996ns)
  Data Path Delay:        0.327ns  (logic 0.115ns (35.168%)  route 0.212ns (64.832%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.996ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx_axi/inst/i_up_tx/i_cdc_status/cdc_hold_reg[0]/C
                         FDRE (Prop_FDRE_C_Q)         0.115     0.115 r  i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx_axi/inst/i_up_tx/i_cdc_status/cdc_hold_reg[0]/Q
                         net (fo=1, unplaced)         0.212     0.327    i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx_axi/inst/i_up_tx/i_cdc_status/cdc_hold[0]
                         FDRE                                         r  i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx_axi/inst/i_up_tx/i_cdc_status/out_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.996     9.996    
                         FDRE (Setup_FDRE_C_D)        0.059    10.055    i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx_axi/inst/i_up_tx/i_cdc_status/out_data_reg[0]
  -------------------------------------------------------------------
                         required time                         10.055    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  9.728    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clk_0_s
  To Clock:  mmcm_clkout3

Setup :            0  Failing Endpoints,  Worst Slack        7.704ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.704ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9371_rx_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9371_rx_dma/inst/i_request_arb/i_sync_dest_request_id/cdc_sync_stage1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout3  {rise@0.000ns fall@2.499ns period=4.998ns})
  Path Group:             mmcm_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.355ns  (logic 0.115ns (32.394%)  route 0.240ns (67.606%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9371_rx_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[2]/C
                         FDRE (Prop_FDRE_C_Q)         0.115     0.115 r  i_system_wrapper/system_i/axi_ad9371_rx_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[2]/Q
                         net (fo=8, unplaced)         0.240     0.355    i_system_wrapper/system_i/axi_ad9371_rx_dma/inst/i_request_arb/i_sync_dest_request_id/id_reg[2][2]
                         FDRE                                         r  i_system_wrapper/system_i/axi_ad9371_rx_dma/inst/i_request_arb/i_sync_dest_request_id/cdc_sync_stage1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
                         FDRE (Setup_FDRE_C_D)        0.059     8.059    i_system_wrapper/system_i/axi_ad9371_rx_dma/inst/i_request_arb/i_sync_dest_request_id/cdc_sync_stage1_reg[2]
  -------------------------------------------------------------------
                         required time                          8.059    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  7.704    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clk_0_s_1
  To Clock:  mmcm_clkout3

Setup :            0  Failing Endpoints,  Worst Slack        7.704ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.704ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9371_rx_os_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9371_rx_os_dma/inst/i_request_arb/i_sync_dest_request_id/cdc_sync_stage1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout3  {rise@0.000ns fall@2.499ns period=4.998ns})
  Path Group:             mmcm_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.355ns  (logic 0.115ns (32.394%)  route 0.240ns (67.606%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9371_rx_os_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[2]/C
                         FDRE (Prop_FDRE_C_Q)         0.115     0.115 r  i_system_wrapper/system_i/axi_ad9371_rx_os_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[2]/Q
                         net (fo=8, unplaced)         0.240     0.355    i_system_wrapper/system_i/axi_ad9371_rx_os_dma/inst/i_request_arb/i_sync_dest_request_id/id_reg[2][2]
                         FDRE                                         r  i_system_wrapper/system_i/axi_ad9371_rx_os_dma/inst/i_request_arb/i_sync_dest_request_id/cdc_sync_stage1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
                         FDRE (Setup_FDRE_C_D)        0.059     8.059    i_system_wrapper/system_i/axi_ad9371_rx_os_dma/inst/i_request_arb/i_sync_dest_request_id/cdc_sync_stage1_reg[2]
  -------------------------------------------------------------------
                         required time                          8.059    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  7.704    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout1
  To Clock:  mmcm_clkout3

Setup :            0  Failing Endpoints,  Worst Slack        1.779ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.779ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/D
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout3  {rise@0.000ns fall@2.499ns period=4.998ns})
  Path Group:             mmcm_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.998ns  (mmcm_clkout3 rise@4.998ns - mmcm_clkout1 rise@0.000ns)
  Data Path Delay:        2.778ns  (logic 0.593ns (21.346%)  route 2.185ns (78.654%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.665ns = ( 11.663 - 4.998 ) 
    Source Clock Delay      (SCD):    7.230ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout1 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.090     0.632    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.671     1.303    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.083     1.386 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.970    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     3.739 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.325     4.064    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout1
                         BUFGCE (Prop_BUFGCE_I_O)     0.083     4.147 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=39947, unplaced)     3.083     7.230    i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/aclk
                         FDRE                                         r  i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.115     7.345 r  i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[3]/Q
                         net (fo=17, unplaced)        0.304     7.649    i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/storage_data1_reg[3]_0[3]
                         LUT4 (Prop_LUT4_I0_O)        0.198     7.847 r  i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/m_axi_wlast[0]_INST_0_i_3/O
                         net (fo=4, unplaced)         0.229     8.076    i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[3]_0
                         LUT6 (Prop_LUT6_I4_O)        0.040     8.116 r  i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[8]_INST_0_i_1/O
                         net (fo=2, unplaced)         0.249     8.365    i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[8]_INST_0_i_1_n_0
                         LUT2 (Prop_LUT2_I0_O)        0.040     8.405 r  i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[8]_INST_0/O
                         net (fo=8, unplaced)         0.277     8.682    i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/m_axi_wready
                         LUT3 (Prop_LUT3_I0_O)        0.040     8.722 r  i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_3/O
                         net (fo=10, unplaced)        0.282     9.004    i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_w_done
                         LUT6 (Prop_LUT6_I0_O)        0.040     9.044 r  i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_2/O
                         net (fo=11, unplaced)        0.285     9.329    i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axi_awready
                         LUT4 (Prop_LUT4_I2_O)        0.040     9.369 r  i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[4]_i_1/O
                         net (fo=12, unplaced)        0.287     9.656    i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]
                         LUT6 (Prop_LUT6_I1_O)        0.040     9.696 f  i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_i_3/O
                         net (fo=1, unplaced)         0.249     9.945    i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_fb_i_reg_1
                         LUT5 (Prop_LUT5_I2_O)        0.040     9.985 r  i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_fb_i_i_1/O
                         net (fo=2, unplaced)         0.023    10.008    i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0
                         FDPE                                         r  i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout3 rise edge)
                                                      4.998     4.998 r  
    AK17                                              0.000     4.998 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     4.998    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.382 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.051     5.433    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.433 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.585     6.018    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.075     6.093 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     8.532    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT3)
                                                      0.335     8.867 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.282     9.149    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout3
                         BUFGCE (Prop_BUFGCE_I_O)     0.075     9.224 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_3/O
                         net (fo=2336, unplaced)      2.439    11.663    i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/s_aclk
                         FDPE                                         r  i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.245    11.909    
                         clock uncertainty           -0.182    11.727    
                         FDPE (Setup_FDPE_C_D)        0.059    11.786    i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         11.786    
                         arrival time                         -10.008    
  -------------------------------------------------------------------
                         slack                                  1.779    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/gen_clock_conv.gen_sync_conv.axic_sample_cycle_inst/gen_sample_cycle.slow_aclk_div2_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/gen_clock_conv.gen_sync_conv.axic_sample_cycle_inst/gen_sample_cycle.posedge_finder_second_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout3  {rise@0.000ns fall@2.499ns period=4.998ns})
  Path Group:             mmcm_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout3 rise@0.000ns - mmcm_clkout1 rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.064ns (40.173%)  route 0.095ns (59.827%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.402ns
    Source Clock Delay      (SCD):    3.660ns
    Clock Pessimism Removal (CPR):    -0.074ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout1 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.028     0.273    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.325     0.598    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.625 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         1.114     1.739    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     2.009 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.128     2.137    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout1
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     2.164 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=39947, unplaced)     1.495     3.660    i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/gen_clock_conv.gen_sync_conv.axic_sample_cycle_inst/input_rst_mmcm_reg
                         FDRE                                         r  i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/gen_clock_conv.gen_sync_conv.axic_sample_cycle_inst/gen_sample_cycle.slow_aclk_div2_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     3.709 f  i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/gen_clock_conv.gen_sync_conv.axic_sample_cycle_inst/gen_sample_cycle.slow_aclk_div2_reg/Q
                         net (fo=5, unplaced)         0.083     3.792    i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/gen_clock_conv.gen_sync_conv.axic_sample_cycle_inst/slow_aclk_div2
                         LUT1 (Prop_LUT1_I0_O)        0.015     3.807 r  i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/gen_clock_conv.gen_sync_conv.axic_sample_cycle_inst/gen_sample_cycle.slow_aclk_div2_i_1/O
                         net (fo=2, unplaced)         0.012     3.819    i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/gen_clock_conv.gen_sync_conv.axic_sample_cycle_inst/slow_aclk_div20
                         FDRE                                         r  i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/gen_clock_conv.gen_sync_conv.axic_sample_cycle_inst/gen_sample_cycle.posedge_finder_second_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout3 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.048     0.477    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.376     0.853    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.884 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         1.259     2.143    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT3)
                                                     -0.207     1.936 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.176     2.112    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout3
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     2.143 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_3/O
                         net (fo=2336, unplaced)      1.259     3.402    i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/gen_clock_conv.gen_sync_conv.axic_sample_cycle_inst/CLK
                         FDRE                                         r  i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/gen_clock_conv.gen_sync_conv.axic_sample_cycle_inst/gen_sample_cycle.posedge_finder_second_reg/C
                         clock pessimism              0.074     3.475    
                         clock uncertainty            0.182     3.657    
                         FDRE (Hold_FDRE_C_D)         0.056     3.713    i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/gen_clock_conv.gen_sync_conv.axic_sample_cycle_inst/gen_sample_cycle.posedge_finder_second_reg
  -------------------------------------------------------------------
                         required time                         -3.713    
                         arrival time                           3.819    
  -------------------------------------------------------------------
                         slack                                  0.106    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0
  To Clock:  mmcm_clkout6

Setup :            0  Failing Endpoints,  Worst Slack        4.732ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.732ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[0].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.327ns  (logic 0.115ns (35.168%)  route 0.212ns (64.832%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[0]/C
                         FDRE (Prop_FDRE_C_Q)         0.115     0.115 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[0]/Q
                         net (fo=1, unplaced)         0.212     0.327    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_io_read_data_sync/io_read_data_reg[31][0]
                         FDRE                                         r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[0].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
                         FDRE (Setup_FDRE_C_D)        0.059     5.059    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[0].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.059    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  4.732    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout1
  To Clock:  mmcm_clk_0_s_2

Setup :            0  Failing Endpoints,  Worst Slack        7.021ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.021ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx_axi/inst/i_up_tx/up_cfg_ilas_data_bid_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx_axi/inst/i_up_tx/core_ilas_config_data_reg[120]/S
                            (rising edge-triggered cell FDSE clocked by mmcm_clk_0_s_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_clk_0_s_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.895ns  (logic 0.305ns (34.078%)  route 0.590ns (65.922%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx_axi/inst/i_up_tx/up_cfg_ilas_data_bid_reg[0]/C
                         FDRE (Prop_FDRE_C_Q)         0.115     0.115 r  i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx_axi/inst/i_up_tx/up_cfg_ilas_data_bid_reg[0]/Q
                         net (fo=2, unplaced)         0.324     0.439    i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx_axi/inst/i_up_tx/up_cfg_ilas_data[0][0]_2[8]
                         LUT6 (Prop_LUT6_I0_O)        0.190     0.629 r  i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx_axi/inst/i_up_tx/core_ilas_config_data[120]_i_1/O
                         net (fo=4, unplaced)         0.266     0.895    i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx_axi/inst/i_up_tx/core_ilas_config_data[120]_i_1_n_0
                         FDSE                                         r  i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx_axi/inst/i_up_tx/core_ilas_config_data_reg[120]/S
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
                         FDSE (Setup_FDSE_C_S)       -0.084     7.916    i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx_axi/inst/i_up_tx/core_ilas_config_data_reg[120]
  -------------------------------------------------------------------
                         required time                          7.916    
                         arrival time                          -0.895    
  -------------------------------------------------------------------
                         slack                                  7.021    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk125_i
  To Clock:  clk125_i

Setup :            0  Failing Endpoints,  Worst Slack        6.950ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.950ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/CONFIG_REG_WITH_AN.RESET_REG_reg/C
                            (rising edge-triggered cell FDRE clocked by clk125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/PRE
                            (recovery check against rising-edge clock clk125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_i rise@8.000ns - clk125_i rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.230ns (30.223%)  route 0.531ns (69.777%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.999ns = ( 7.001 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.275ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_i rise edge)
                                                      0.000     0.000 r  
    P26                                               0.000     0.000 r  phy_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/I
    HRIODIFFINBUF_X0Y36  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.639     0.639 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.094     0.733    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/OUT
    P26                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.776 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.785     1.561    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_in
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.828    -3.267 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.325    -2.942    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_i
                         BUFGCE (Prop_BUFGCE_I_O)     0.083    -2.859 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf/O
                         net (fo=4655, unplaced)      2.584    -0.275    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/userclk2
                         FDRE                                         r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/CONFIG_REG_WITH_AN.RESET_REG_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.115    -0.160 f  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/CONFIG_REG_WITH_AN.RESET_REG_reg/Q
                         net (fo=8, unplaced)         0.278     0.118    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/SOFT_RESET
                         LUT3 (Prop_LUT3_I0_O)        0.115     0.233 f  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MGT_RESET.RESET_INT_PIPE_i_1/O
                         net (fo=2, unplaced)         0.253     0.486    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/p_3_out
                         FDPE                                         f  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk125_i rise edge)
                                                      8.000     8.000 r  
    P26                                               0.000     8.000 r  phy_clk_p (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/I
    HRIODIFFINBUF_X0Y36  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.273     8.273 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.059     8.332    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/OUT
    P26                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     8.364 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.708     9.072    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_in
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.867     4.205 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.282     4.487    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_i
                         BUFGCE (Prop_BUFGCE_I_O)     0.075     4.562 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf/O
                         net (fo=4655, unplaced)      2.439     7.001    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/userclk2
                         FDPE                                         r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/C
                         clock pessimism              0.579     7.580    
                         clock uncertainty           -0.062     7.518    
                         FDPE (Recov_FDPE_C_PRE)     -0.082     7.436    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg
  -------------------------------------------------------------------
                         required time                          7.436    
                         arrival time                          -0.486    
  -------------------------------------------------------------------
                         slack                                  6.950    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by clk125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/PRE
                            (removal check against rising-edge clock clk125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_i rise@0.000ns - clk125_i rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.064ns (24.256%)  route 0.200ns (75.744%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.301ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    0.170ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_i rise edge)
                                                      0.000     0.000 r  
    P26                                               0.000     0.000 r  phy_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/I
    HRIODIFFINBUF_X0Y36  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.027     0.223    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/OUT
    P26                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.238 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.371     0.609    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_in
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.494    -1.885 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.128    -1.757    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_i
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -1.730 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf/O
                         net (fo=4655, unplaced)      1.114    -0.616    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/userclk2
                         FDPE                                         r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_FDPE_C_Q)         0.049    -0.567 f  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/Q
                         net (fo=1, unplaced)         0.074    -0.492    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/reset_out
                         LUT3 (Prop_LUT3_I2_O)        0.015    -0.477 f  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MGT_RESET.RESET_INT_PIPE_i_1/O
                         net (fo=2, unplaced)         0.125    -0.352    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/p_3_out
                         FDPE                                         f  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk125_i rise edge)
                                                      0.000     0.000 r  
    P26                                               0.000     0.000 r  phy_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/I
    HRIODIFFINBUF_X0Y36  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.600     0.600 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.043     0.643    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/OUT
    P26                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.665 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.417     1.082    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_in
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.849    -1.767 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176    -1.591    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_i
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.560 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf/O
                         net (fo=4655, unplaced)      1.259    -0.301    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/userclk2
                         FDPE                                         r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/C
                         clock pessimism             -0.170    -0.471    
                         FDPE (Remov_FDPE_C_PRE)      0.005    -0.466    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.114    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       15.624ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       16.848ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.624ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
                            (recovery check against rising-edge clock i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.780ns  (logic 0.230ns (29.487%)  route 0.550ns (70.513%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.736ns = ( 38.069 - 33.333 ) 
    Source Clock Delay      (SCD):    5.006ns = ( 21.673 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
                         BSCANE2                      0.000    16.667 f  i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, unplaced)         2.339    19.006    i_system_wrapper/system_i/sys_mb_debug/U0/Dbg_Update_31__0
                         BUFGCE (Prop_BUFGCE_I_O)     0.083    19.089 f  i_system_wrapper/system_i/sys_mb_debug/U0/Dbg_Update_31_BUFG_inst/O
                         net (fo=45, unplaced)        2.584    21.673    i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
                         FDCE                                         r  i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.115    21.788 r  i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, unplaced)        0.297    22.085    i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Q_1
                         LUT4 (Prop_LUT4_I1_O)        0.115    22.200 f  i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_i_2/O
                         net (fo=1, unplaced)         0.253    22.453    i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_i_2_n_0
                         FDCE                                         f  i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
                         BSCANE2                      0.000    33.333 r  i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, unplaced)         2.222    35.555    i_system_wrapper/system_i/sys_mb_debug/U0/Dbg_Update_31__0
                         BUFGCE (Prop_BUFGCE_I_O)     0.075    35.630 r  i_system_wrapper/system_i/sys_mb_debug/U0/Dbg_Update_31_BUFG_inst/O
                         net (fo=45, unplaced)        2.439    38.069    i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
                         FDCE                                         r  i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/C
                         clock pessimism              0.125    38.194    
                         clock uncertainty           -0.035    38.159    
                         FDCE (Recov_FDCE_C_CLR)     -0.082    38.077    i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg
  -------------------------------------------------------------------
                         required time                         38.077    
                         arrival time                         -22.452    
  -------------------------------------------------------------------
                         slack                                 15.624    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.848ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
                            (removal check against rising-edge clock i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -16.667ns  (i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.367ns  (logic 0.094ns (25.631%)  route 0.273ns (74.369%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.511ns
    Source Clock Delay      (SCD):    2.301ns = ( 18.967 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
                         BSCANE2                      0.000    16.667 f  i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, unplaced)         1.160    17.826    i_system_wrapper/system_i/sys_mb_debug/U0/Dbg_Update_31__0
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    17.853 f  i_system_wrapper/system_i/sys_mb_debug/U0/Dbg_Update_31_BUFG_inst/O
                         net (fo=45, unplaced)        1.114    18.967    i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
                         FDCE                                         r  i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.049    19.016 r  i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, unplaced)        0.147    19.164    i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Q_1
                         LUT4 (Prop_LUT4_I1_O)        0.045    19.209 f  i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_i_2/O
                         net (fo=1, unplaced)         0.125    19.334    i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_i_2_n_0
                         FDCE                                         f  i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
                         BSCANE2                      0.000     0.000 r  i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, unplaced)         1.221     1.221    i_system_wrapper/system_i/sys_mb_debug/U0/Dbg_Update_31__0
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     1.252 r  i_system_wrapper/system_i/sys_mb_debug/U0/Dbg_Update_31_BUFG_inst/O
                         net (fo=45, unplaced)        1.259     2.511    i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
                         FDCE                                         r  i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/C
                         clock pessimism             -0.065     2.446    
                         clock uncertainty            0.035     2.481    
                         FDCE (Remov_FDCE_C_CLR)      0.005     2.486    i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg
  -------------------------------------------------------------------
                         required time                         -2.486    
                         arrival time                          19.334    
  -------------------------------------------------------------------
                         slack                                 16.848    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mmcm_clk_0_s
  To Clock:  mmcm_clk_0_s

Setup :            0  Failing Endpoints,  Worst Slack        7.572ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.218ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.572ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[0]/CLR
                            (recovery check against rising-edge clock mmcm_clk_0_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            8.000ns  (mmcm_clk_0_s rise@8.000ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.064ns (22.067%)  route 0.226ns (77.933%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.394ns = ( 9.394 - 8.000 ) 
    Source Clock Delay      (SCD):    1.980ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/i_gthe3_channel/RXOUTCLK
                         net (fo=2, unplaced)         0.035     0.035    i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/rx_out_clk_s
                         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=1, unplaced)         1.259     1.424    i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_mmcm_drp/clk
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.269     0.155 r  i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_mmcm_drp/i_mmcme3/CLKOUT0
                         net (fo=1, unplaced)         0.176     0.331    i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.362 r  i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=3956, unplaced)      1.618     1.980    i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
                         FDRE                                         r  i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.064     2.044 f  i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=454, unplaced)       0.226     2.270    i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_rst
                         FDCE                                         f  i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      8.000     8.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     8.000 r  i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/i_gthe3_channel/RXOUTCLK
                         net (fo=2, unplaced)         0.018     8.018    i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/rx_out_clk_s
                         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     8.118 r  i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=1, unplaced)         1.114     9.232    i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_mmcm_drp/clk
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.466     7.766 r  i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_mmcm_drp/i_mmcme3/CLKOUT0
                         net (fo=1, unplaced)         0.128     7.894    i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     7.921 r  i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=3956, unplaced)      1.473     9.394    i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_clk
                         FDCE                                         r  i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
                         clock pessimism              0.545     9.939    
                         clock uncertainty           -0.053     9.886    
                         FDCE (Recov_FDCE_C_CLR)     -0.044     9.842    i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[0]
  -------------------------------------------------------------------
                         required time                          9.842    
                         arrival time                          -2.270    
  -------------------------------------------------------------------
                         slack                                  7.572    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[0]/CLR
                            (removal check against rising-edge clock mmcm_clk_0_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s rise@0.000ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.049ns (18.580%)  route 0.215ns (81.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.394ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/i_gthe3_channel/RXOUTCLK
                         net (fo=2, unplaced)         0.018     0.018    i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/rx_out_clk_s
                         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=1, unplaced)         1.114     1.232    i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_mmcm_drp/clk
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.466    -0.234 r  i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_mmcm_drp/i_mmcme3/CLKOUT0
                         net (fo=1, unplaced)         0.128    -0.106    i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.079 r  i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=3956, unplaced)      1.473     1.394    i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
                         FDRE                                         r  i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     1.443 f  i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=454, unplaced)       0.215     1.658    i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_rst
                         FDCE                                         f  i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/i_gthe3_channel/RXOUTCLK
                         net (fo=2, unplaced)         0.035     0.035    i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/rx_out_clk_s
                         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=1, unplaced)         1.259     1.424    i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_mmcm_drp/clk
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.269     0.155 r  i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_mmcm_drp/i_mmcme3/CLKOUT0
                         net (fo=1, unplaced)         0.176     0.331    i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.362 r  i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=3956, unplaced)      1.618     1.980    i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_clk
                         FDCE                                         r  i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
                         clock pessimism             -0.545     1.435    
                         FDCE (Remov_FDCE_C_CLR)      0.005     1.440    i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.440    
                         arrival time                           1.658    
  -------------------------------------------------------------------
                         slack                                  0.218    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mmcm_clk_0_s_1
  To Clock:  mmcm_clk_0_s_1

Setup :            0  Failing Endpoints,  Worst Slack        7.185ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.185ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_rx_os_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[0]/CLR
                            (recovery check against rising-edge clock mmcm_clk_0_s_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (mmcm_clk_0_s_1 rise@8.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.115ns (21.495%)  route 0.420ns (78.505%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.150ns = ( 11.150 - 8.000 ) 
    Source Clock Delay      (SCD):    3.755ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_2/i_gthe3_channel/RXOUTCLK
                         net (fo=2, unplaced)         0.082     0.082    i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_2/rx_out_clk_s
                         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_2/i_rx_bufg/O
                         net (fo=1, unplaced)         2.584     2.981    i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_mmcm_drp/clk
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.796     0.185 r  i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, unplaced)         0.325     0.510    i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
                         BUFGCE (Prop_BUFGCE_I_O)     0.083     0.593 r  i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=3105, unplaced)      3.162     3.755    i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_up_adc_common/i_core_rst_reg/clk
                         FDRE                                         r  i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.115     3.870 f  i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=258, unplaced)       0.420     4.290    i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_rx_os_channel_0/i_up_adc_channel/i_xfer_cntrl/d_rst
                         FDCE                                         f  i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_rx_os_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      8.000     8.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     8.000 r  i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_2/i_gthe3_channel/RXOUTCLK
                         net (fo=2, unplaced)         0.046     8.046    i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_2/rx_out_clk_s
                         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     8.329 r  i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_2/i_rx_bufg/O
                         net (fo=1, unplaced)         2.439    10.768    i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_mmcm_drp/clk
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.992     7.776 r  i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, unplaced)         0.282     8.058    i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
                         BUFGCE (Prop_BUFGCE_I_O)     0.075     8.133 r  i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=3105, unplaced)      3.017    11.150    i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_rx_os_channel_0/i_up_adc_channel/i_xfer_cntrl/d_clk
                         FDCE                                         r  i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_rx_os_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
                         clock pessimism              0.460    11.610    
                         clock uncertainty           -0.053    11.557    
                         FDCE (Recov_FDCE_C_CLR)     -0.082    11.475    i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_rx_os_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[0]
  -------------------------------------------------------------------
                         required time                         11.475    
                         arrival time                          -4.290    
  -------------------------------------------------------------------
                         slack                                  7.185    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_rx_os_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[0]/CLR
                            (removal check against rising-edge clock mmcm_clk_0_s_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_1 rise@0.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.049ns (19.045%)  route 0.208ns (80.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_2/i_gthe3_channel/RXOUTCLK
                         net (fo=2, unplaced)         0.018     0.018    i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_2/rx_out_clk_s
                         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_2/i_rx_bufg/O
                         net (fo=1, unplaced)         1.114     1.232    i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_mmcm_drp/clk
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.466    -0.234 r  i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, unplaced)         0.128    -0.106    i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.079 r  i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=3105, unplaced)      1.539     1.460    i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_up_adc_common/i_core_rst_reg/clk
                         FDRE                                         r  i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     1.509 f  i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=258, unplaced)       0.208     1.717    i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_rx_os_channel_0/i_up_adc_channel/i_xfer_cntrl/d_rst
                         FDCE                                         f  i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_rx_os_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_2/i_gthe3_channel/RXOUTCLK
                         net (fo=2, unplaced)         0.035     0.035    i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_2/rx_out_clk_s
                         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_2/i_rx_bufg/O
                         net (fo=1, unplaced)         1.259     1.424    i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_mmcm_drp/clk
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.269     0.155 r  i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, unplaced)         0.176     0.331    i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.362 r  i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=3105, unplaced)      1.684     2.046    i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_rx_os_channel_0/i_up_adc_channel/i_xfer_cntrl/d_clk
                         FDCE                                         r  i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_rx_os_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
                         clock pessimism             -0.441     1.605    
                         FDCE (Remov_FDCE_C_CLR)      0.005     1.610    i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_rx_os_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.107    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mmcm_clk_0_s_2
  To Clock:  mmcm_clk_0_s_2

Setup :            0  Failing Endpoints,  Worst Slack        7.161ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.161ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[0]/CLR
                            (recovery check against rising-edge clock mmcm_clk_0_s_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (mmcm_clk_0_s_2 rise@8.000ns - mmcm_clk_0_s_2 rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.115ns (20.572%)  route 0.444ns (79.428%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.144ns = ( 11.144 - 8.000 ) 
    Source Clock Delay      (SCD):    3.749ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/i_gthe3_channel/TXOUTCLK
                         net (fo=2, unplaced)         0.082     0.082    i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/tx_out_clk_s
                         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=1, unplaced)         2.584     2.981    i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/clk
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.796     0.185 r  i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/i_mmcme3/CLKOUT0
                         net (fo=1, unplaced)         0.325     0.510    i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
                         BUFGCE (Prop_BUFGCE_I_O)     0.083     0.593 r  i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=11308, unplaced)     3.156     3.749    i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
                         FDRE                                         r  i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.115     3.864 f  i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=730, unplaced)       0.444     4.308    i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_rst
                         FDCE                                         f  i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_2 rise edge)
                                                      8.000     8.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     8.000 r  i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/i_gthe3_channel/TXOUTCLK
                         net (fo=2, unplaced)         0.046     8.046    i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/tx_out_clk_s
                         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     8.329 r  i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=1, unplaced)         2.439    10.768    i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/clk
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.992     7.776 r  i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/i_mmcme3/CLKOUT0
                         net (fo=1, unplaced)         0.282     8.058    i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
                         BUFGCE (Prop_BUFGCE_I_O)     0.075     8.133 r  i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=11308, unplaced)     3.011    11.144    i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_clk
                         FDCE                                         r  i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
                         clock pessimism              0.460    11.604    
                         clock uncertainty           -0.053    11.551    
                         FDCE (Recov_FDCE_C_CLR)     -0.082    11.469    i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[0]
  -------------------------------------------------------------------
                         required time                         11.469    
                         arrival time                          -4.308    
  -------------------------------------------------------------------
                         slack                                  7.161    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[0]/CLR
                            (removal check against rising-edge clock mmcm_clk_0_s_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_2 rise@0.000ns - mmcm_clk_0_s_2 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.049ns (18.203%)  route 0.220ns (81.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/i_gthe3_channel/TXOUTCLK
                         net (fo=2, unplaced)         0.018     0.018    i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/tx_out_clk_s
                         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=1, unplaced)         1.114     1.232    i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/clk
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.466    -0.234 r  i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/i_mmcme3/CLKOUT0
                         net (fo=1, unplaced)         0.128    -0.106    i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.079 r  i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=11308, unplaced)     1.534     1.455    i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
                         FDRE                                         r  i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     1.504 f  i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=730, unplaced)       0.220     1.724    i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_rst
                         FDCE                                         f  i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/i_gthe3_channel/TXOUTCLK
                         net (fo=2, unplaced)         0.035     0.035    i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/tx_out_clk_s
                         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=1, unplaced)         1.259     1.424    i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/clk
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.269     0.155 r  i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/i_mmcme3/CLKOUT0
                         net (fo=1, unplaced)         0.176     0.331    i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.362 r  i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=11308, unplaced)     1.679     2.041    i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_clk
                         FDCE                                         r  i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
                         clock pessimism             -0.441     1.600    
                         FDCE (Remov_FDCE_C_CLR)      0.005     1.605    i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.119    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mmcm_clkout1
  To Clock:  mmcm_clkout1

Setup :            0  Failing Endpoints,  Worst Slack        9.423ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.224ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.423ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/up_rack_reg/CLR
                            (recovery check against rising-edge clock mmcm_clkout1  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.996ns  (mmcm_clkout1 rise@9.996ns - mmcm_clkout1 rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.155ns (18.474%)  route 0.684ns (81.526%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.164ns = ( 17.160 - 9.996 ) 
    Source Clock Delay      (SCD):    7.230ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout1 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.090     0.632    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.671     1.303    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.083     1.386 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.970    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     3.739 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.325     4.064    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout1
                         BUFGCE (Prop_BUFGCE_I_O)     0.083     4.147 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=39947, unplaced)     3.083     7.230    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
                         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.115     7.345 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=468, unplaced)       0.271     7.616    i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_up_dac_channel/s_axi_aresetn
                         LUT1 (Prop_LUT1_I0_O)        0.040     7.656 f  i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_axi_awready_int_i_1/O
                         net (fo=2680, unplaced)      0.413     8.069    i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/p_0_in
                         FDCE                                         f  i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/up_rack_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout1 rise edge)
                                                      9.996     9.996 r  
    AK17                                              0.000     9.996 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     9.996    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    10.380 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.051    10.431    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.431 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.585    11.016    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.075    11.091 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439    13.530    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335    13.865 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.282    14.147    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout1
                         BUFGCE (Prop_BUFGCE_I_O)     0.075    14.222 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=39947, unplaced)     2.938    17.160    i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/s_axi_aclk
                         FDCE                                         r  i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/up_rack_reg/C
                         clock pessimism              0.475    17.636    
                         clock uncertainty           -0.062    17.574    
                         FDCE (Recov_FDCE_C_CLR)     -0.082    17.492    i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/up_rack_reg
  -------------------------------------------------------------------
                         required time                         17.492    
                         arrival time                          -8.069    
  -------------------------------------------------------------------
                         slack                                  9.423    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout1  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock mmcm_clkout1  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout1 rise@0.000ns - mmcm_clkout1 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.049ns (23.649%)  route 0.158ns (76.351%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.783ns
    Source Clock Delay      (SCD):    3.660ns
    Clock Pessimism Removal (CPR):    0.145ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout1 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.028     0.273    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.325     0.598    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.625 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         1.114     1.739    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     2.009 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.128     2.137    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout1
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     2.164 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=39947, unplaced)     1.495     3.660    i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
                         FDPE                                         r  i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_FDPE_C_Q)         0.049     3.709 f  i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, unplaced)         0.158     3.867    i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/grstd1.grst_full.grst_f.rst_d2_reg
                         FDPE                                         f  i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout1 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.048     0.477    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.376     0.853    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.884 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         1.259     2.143    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     1.936 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.176     2.112    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout1
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     2.143 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=39947, unplaced)     1.640     3.783    i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
                         FDPE                                         r  i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.145     3.638    
                         FDPE (Remov_FDPE_C_PRE)      0.005     3.643    i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -3.643    
                         arrival time                           3.867    
  -------------------------------------------------------------------
                         slack                                  0.224    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mmcm_clkout1
  To Clock:  mmcm_clkout3

Setup :            0  Failing Endpoints,  Worst Slack        3.702ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.335ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.702ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/gen_clock_conv.gen_sync_conv.s_aresetn_r_reg/CLR
                            (recovery check against rising-edge clock mmcm_clkout3  {rise@0.000ns fall@2.499ns period=4.998ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.998ns  (mmcm_clkout3 rise@4.998ns - mmcm_clkout1 rise@0.000ns)
  Data Path Delay:        0.714ns  (logic 0.186ns (26.050%)  route 0.528ns (73.950%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.665ns = ( 11.663 - 4.998 ) 
    Source Clock Delay      (SCD):    7.230ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout1 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.090     0.632    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.671     1.303    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.083     1.386 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.970    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     3.739 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.325     4.064    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout1
                         BUFGCE (Prop_BUFGCE_I_O)     0.083     4.147 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=39947, unplaced)     3.083     7.230    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
                         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.115     7.345 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=468, unplaced)       0.269     7.614    i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/out
                         LUT2 (Prop_LUT2_I0_O)        0.071     7.685 f  i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/gen_clock_conv.gen_sync_conv.fast_aresetn_r_i_1/O
                         net (fo=3, unplaced)         0.259     7.944    i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/gen_clock_conv.gen_sync_conv.fast_aresetn_r_i_1_n_0
                         FDCE                                         f  i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/gen_clock_conv.gen_sync_conv.s_aresetn_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout3 rise edge)
                                                      4.998     4.998 r  
    AK17                                              0.000     4.998 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     4.998    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.382 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.051     5.433    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.433 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.585     6.018    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.075     6.093 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     8.532    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT3)
                                                      0.335     8.867 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.282     9.149    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout3
                         BUFGCE (Prop_BUFGCE_I_O)     0.075     9.224 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_3/O
                         net (fo=2336, unplaced)      2.439    11.663    i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/CLK
                         FDCE                                         r  i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/gen_clock_conv.gen_sync_conv.s_aresetn_r_reg/C
                         clock pessimism              0.245    11.909    
                         clock uncertainty           -0.182    11.727    
                         FDCE (Recov_FDCE_C_CLR)     -0.082    11.645    i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/gen_clock_conv.gen_sync_conv.s_aresetn_r_reg
  -------------------------------------------------------------------
                         required time                         11.645    
                         arrival time                          -7.944    
  -------------------------------------------------------------------
                         slack                                  3.702    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/gen_clock_conv.gen_sync_conv.s_aresetn_r_reg/CLR
                            (removal check against rising-edge clock mmcm_clkout3  {rise@0.000ns fall@2.499ns period=4.998ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout3 rise@0.000ns - mmcm_clkout1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.079ns (23.382%)  route 0.259ns (76.618%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.402ns
    Source Clock Delay      (SCD):    3.660ns
    Clock Pessimism Removal (CPR):    -0.074ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout1 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.028     0.273    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.325     0.598    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.625 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         1.114     1.739    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     2.009 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.128     2.137    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout1
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     2.164 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=39947, unplaced)     1.495     3.660    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
                         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     3.709 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=468, unplaced)       0.133     3.842    i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
                         LUT2 (Prop_LUT2_I0_O)        0.030     3.872 f  i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/gen_clock_conv.gen_sync_conv.s_aresetn_r_i_2/O
                         net (fo=1, unplaced)         0.125     3.998    i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/gen_clock_conv.gen_sync_conv.s_aresetn_r_i_2_n_0
                         FDCE                                         f  i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/gen_clock_conv.gen_sync_conv.s_aresetn_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout3 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.048     0.477    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.376     0.853    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.884 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         1.259     2.143    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT3)
                                                     -0.207     1.936 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.176     2.112    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout3
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     2.143 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_3/O
                         net (fo=2336, unplaced)      1.259     3.402    i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/out
                         FDCE                                         r  i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/gen_clock_conv.gen_sync_conv.s_aresetn_r_reg/C
                         clock pessimism              0.074     3.475    
                         clock uncertainty            0.182     3.657    
                         FDCE (Remov_FDCE_C_CLR)      0.005     3.662    i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/gen_clock_conv.gen_sync_conv.s_aresetn_r_reg
  -------------------------------------------------------------------
                         required time                         -3.662    
                         arrival time                           3.998    
  -------------------------------------------------------------------
                         slack                                  0.335    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mmcm_clkout3
  To Clock:  mmcm_clkout3

Setup :            0  Failing Endpoints,  Worst Slack        3.908ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.908ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout3  {rise@0.000ns fall@2.499ns period=4.998ns})
  Destination:            i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock mmcm_clkout3  {rise@0.000ns fall@2.499ns period=4.998ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.998ns  (mmcm_clkout3 rise@4.998ns - mmcm_clkout3 rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.230ns (28.536%)  route 0.576ns (71.464%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.665ns = ( 11.663 - 4.998 ) 
    Source Clock Delay      (SCD):    6.731ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout3 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.090     0.632    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.671     1.303    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.083     1.386 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.970    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT3)
                                                     -0.231     3.739 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.325     4.064    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout3
                         BUFGCE (Prop_BUFGCE_I_O)     0.083     4.147 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_3/O
                         net (fo=2336, unplaced)      2.584     6.731    i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
                         FDRE                                         r  i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.115     6.846 f  i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=4, unplaced)         0.263     7.109    i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/sckt_wr_rst_cc[0]
                         LUT3 (Prop_LUT3_I0_O)        0.115     7.224 f  i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, unplaced)        0.313     7.537    i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]
                         FDPE                                         f  i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout3 rise edge)
                                                      4.998     4.998 r  
    AK17                                              0.000     4.998 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     4.998    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.382 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.051     5.433    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.433 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.585     6.018    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.075     6.093 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     8.532    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT3)
                                                      0.335     8.867 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.282     9.149    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout3
                         BUFGCE (Prop_BUFGCE_I_O)     0.075     9.224 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_3/O
                         net (fo=2336, unplaced)      2.439    11.663    i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
                         FDPE                                         r  i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.080    11.584    
                         clock uncertainty           -0.057    11.527    
                         FDPE (Recov_FDPE_C_PRE)     -0.082    11.445    i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         11.445    
                         arrival time                          -7.537    
  -------------------------------------------------------------------
                         slack                                  3.908    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout3  {rise@0.000ns fall@2.499ns period=4.998ns})
  Destination:            i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock mmcm_clkout3  {rise@0.000ns fall@2.499ns period=4.998ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout3 rise@0.000ns - mmcm_clkout3 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.049ns (23.649%)  route 0.158ns (76.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.402ns
    Source Clock Delay      (SCD):    3.278ns
    Clock Pessimism Removal (CPR):    -0.022ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout3 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.028     0.273    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.325     0.598    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.625 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         1.114     1.739    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT3)
                                                      0.270     2.009 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.128     2.137    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout3
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     2.164 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_3/O
                         net (fo=2336, unplaced)      1.114     3.278    i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
                         FDPE                                         r  i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_FDPE_C_Q)         0.049     3.327 f  i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, unplaced)         0.158     3.486    i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/grstd1.grst_full.grst_f.rst_d2_reg
                         FDPE                                         f  i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout3 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.048     0.477    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.376     0.853    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.884 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         1.259     2.143    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT3)
                                                     -0.207     1.936 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.176     2.112    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout3
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     2.143 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_3/O
                         net (fo=2336, unplaced)      1.259     3.402    i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
                         FDPE                                         r  i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.022     3.423    
                         FDPE (Remov_FDPE_C_PRE)      0.005     3.428    i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -3.428    
                         arrival time                           3.486    
  -------------------------------------------------------------------
                         slack                                  0.057    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  mmcm_clkout0
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack       11.732ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.732ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[0].sync_reg_reg[0]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.327ns  (logic 0.115ns (35.168%)  route 0.212ns (64.832%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[0]/C
                         FDRE (Prop_FDRE_C_Q)         0.115     0.115 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[0]/Q
                         net (fo=1, unplaced)         0.212     0.327    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[0]
                         FDRE                                         r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[0].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.000    12.000    
                         FDRE (Setup_fdre_C_D)        0.059    12.059    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[0].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.059    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                 11.732    





