#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Sat Jun 22 23:58:46 2024
# Process ID: 203222
# Current directory: /home/nakashima/projects/zynq-7010/tutorial/rom/rom.runs/impl_1
# Command line: vivado -log rom_test.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source rom_test.tcl -notrace
# Log file: /home/nakashima/projects/zynq-7010/tutorial/rom/rom.runs/impl_1/rom_test.vdi
# Journal file: /home/nakashima/projects/zynq-7010/tutorial/rom/rom.runs/impl_1/vivado.jou
# Running On        :qian
# Platform          :Ubuntu
# Operating System  :Ubuntu 24.04 LTS
# Processor Detail  :Intel(R) Core(TM) i7-9750H CPU @ 2.60GHz
# CPU Frequency     :3799.656 MHz
# CPU Physical cores:6
# CPU Logical cores :12
# Host memory       :16648 MB
# Swap memory       :4294 MB
# Total Virtual     :20943 MB
# Available Virtual :11377 MB
#-----------------------------------------------------------
source rom_test.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1420.898 ; gain = 0.027 ; free physical = 3133 ; free virtual = 10464
Command: link_design -top rom_test -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Device 21-9227] Part: xc7z010clg400-1 does not have CEAM library.
INFO: [Project 1-454] Reading design checkpoint '/home/nakashima/projects/zynq-7010/tutorial/rom/rom.gen/sources_1/ip/ila_0/ila_0.dcp' for cell 'ila_m0'
INFO: [Project 1-454] Reading design checkpoint '/home/nakashima/projects/zynq-7010/tutorial/rom/rom.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'rom_ip_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1790.828 ; gain = 0.000 ; free physical = 2784 ; free virtual = 10115
INFO: [Netlist 29-17] Analyzing 57 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: ila_m0 UUID: 9b8d8d67-0c62-5bf8-9df0-dc3561fac626 
Parsing XDC File [/home/nakashima/projects/zynq-7010/tutorial/rom/rom.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'ila_m0/inst'
Finished Parsing XDC File [/home/nakashima/projects/zynq-7010/tutorial/rom/rom.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'ila_m0/inst'
Parsing XDC File [/home/nakashima/projects/zynq-7010/tutorial/rom/rom.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'ila_m0/inst'
Finished Parsing XDC File [/home/nakashima/projects/zynq-7010/tutorial/rom/rom.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'ila_m0/inst'
Parsing XDC File [/home/nakashima/projects/zynq-7010/tutorial/rom/rom.srcs/constrs_1/new/rom.xdc]
Finished Parsing XDC File [/home/nakashima/projects/zynq-7010/tutorial/rom/rom.srcs/constrs_1/new/rom.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 2 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2008.449 ; gain = 0.000 ; free physical = 2687 ; free virtual = 10018
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 36 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 36 instances

12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2008.449 ; gain = 587.551 ; free physical = 2687 ; free virtual = 10018
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.88 . Memory (MB): peak = 2101.199 ; gain = 92.750 ; free physical = 2657 ; free virtual = 9987

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 22b91a966

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2555.980 ; gain = 454.781 ; free physical = 2243 ; free virtual = 9574

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup

Phase 1.1.1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = f4b9471d02496900.
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2895.566 ; gain = 0.000 ; free physical = 1904 ; free virtual = 9239
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2895.566 ; gain = 0.000 ; free physical = 1911 ; free virtual = 9246
Phase 1.1.1 Generate And Synthesize Debug Cores | Checksum: 1abdad530

Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 2895.566 ; gain = 23.812 ; free physical = 1911 ; free virtual = 9246
Phase 1.1 Core Generation And Design Setup | Checksum: 1abdad530

Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 2895.566 ; gain = 23.812 ; free physical = 1911 ; free virtual = 9246

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1abdad530

Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 2895.566 ; gain = 23.812 ; free physical = 1911 ; free virtual = 9246
Phase 1 Initialization | Checksum: 1abdad530

Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 2895.566 ; gain = 23.812 ; free physical = 1911 ; free virtual = 9246

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1abdad530

Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 2895.566 ; gain = 23.812 ; free physical = 1911 ; free virtual = 9246

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1abdad530

Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 2895.566 ; gain = 23.812 ; free physical = 1911 ; free virtual = 9246
Phase 2 Timer Update And Timing Data Collection | Checksum: 1abdad530

Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 2895.566 ; gain = 23.812 ; free physical = 1911 ; free virtual = 9246

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 20a80d0cb

Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 2895.566 ; gain = 23.812 ; free physical = 1911 ; free virtual = 9246
Retarget | Checksum: 20a80d0cb
INFO: [Opt 31-389] Phase Retarget created 6 cells and removed 13 cells
INFO: [Opt 31-1021] In phase Retarget, 65 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 283845cd9

Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 2895.566 ; gain = 23.812 ; free physical = 1911 ; free virtual = 9246
Constant propagation | Checksum: 283845cd9
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 16 cells
INFO: [Opt 31-1021] In phase Constant propagation, 49 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
Phase 5 Sweep | Checksum: 1f3225e14

Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 2895.566 ; gain = 23.812 ; free physical = 1911 ; free virtual = 9246
Sweep | Checksum: 1f3225e14
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 52 cells
INFO: [Opt 31-1021] In phase Sweep, 870 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1f3225e14

Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 2895.566 ; gain = 23.812 ; free physical = 1915 ; free virtual = 9250
BUFG optimization | Checksum: 1f3225e14
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1f3225e14

Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 2895.566 ; gain = 23.812 ; free physical = 1915 ; free virtual = 9250
Shift Register Optimization | Checksum: 1f3225e14
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1f3225e14

Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 2895.566 ; gain = 23.812 ; free physical = 1915 ; free virtual = 9250
Post Processing Netlist | Checksum: 1f3225e14
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 57 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 220963364

Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 2895.566 ; gain = 23.812 ; free physical = 1915 ; free virtual = 9250

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2895.566 ; gain = 0.000 ; free physical = 1915 ; free virtual = 9250
Phase 9.2 Verifying Netlist Connectivity | Checksum: 220963364

Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 2895.566 ; gain = 23.812 ; free physical = 1915 ; free virtual = 9250
Phase 9 Finalization | Checksum: 220963364

Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 2895.566 ; gain = 23.812 ; free physical = 1915 ; free virtual = 9250
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               6  |              13  |                                             65  |
|  Constant propagation         |               0  |              16  |                                             49  |
|  Sweep                        |               0  |              52  |                                            870  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             57  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 220963364

Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 2895.566 ; gain = 23.812 ; free physical = 1915 ; free virtual = 9250

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 1 newly gated: 0 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: 2a5d95720

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3134.434 ; gain = 0.000 ; free physical = 1821 ; free virtual = 9156
Ending Power Optimization Task | Checksum: 2a5d95720

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.66 . Memory (MB): peak = 3134.434 ; gain = 238.867 ; free physical = 1821 ; free virtual = 9156

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2a5d95720

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3134.434 ; gain = 0.000 ; free physical = 1821 ; free virtual = 9156

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3134.434 ; gain = 0.000 ; free physical = 1821 ; free virtual = 9156
Ending Netlist Obfuscation Task | Checksum: 1bed26949

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3134.434 ; gain = 0.000 ; free physical = 1821 ; free virtual = 9156
INFO: [Common 17-83] Releasing license: Implementation
46 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:39 . Memory (MB): peak = 3134.434 ; gain = 1125.984 ; free physical = 1821 ; free virtual = 9156
INFO: [Vivado 12-24828] Executing command : report_drc -file rom_test_drc_opted.rpt -pb rom_test_drc_opted.pb -rpx rom_test_drc_opted.rpx
Command: report_drc -file rom_test_drc_opted.rpt -pb rom_test_drc_opted.pb -rpx rom_test_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/nakashima/projects/zynq-7010/tutorial/rom/rom.runs/impl_1/rom_test_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3134.434 ; gain = 0.000 ; free physical = 1812 ; free virtual = 9146
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3134.434 ; gain = 0.000 ; free physical = 1812 ; free virtual = 9146
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 3134.434 ; gain = 0.000 ; free physical = 1812 ; free virtual = 9146
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3134.434 ; gain = 0.000 ; free physical = 1812 ; free virtual = 9147
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3134.434 ; gain = 0.000 ; free physical = 1812 ; free virtual = 9147
Wrote Device Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3134.434 ; gain = 0.000 ; free physical = 1812 ; free virtual = 9148
Write Physdb Complete: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3134.434 ; gain = 0.000 ; free physical = 1812 ; free virtual = 9148
INFO: [Common 17-1381] The checkpoint '/home/nakashima/projects/zynq-7010/tutorial/rom/rom.runs/impl_1/rom_test_opt.dcp' has been generated.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 10 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3134.434 ; gain = 0.000 ; free physical = 1803 ; free virtual = 9138
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1b527ae2b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3134.434 ; gain = 0.000 ; free physical = 1803 ; free virtual = 9138
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3134.434 ; gain = 0.000 ; free physical = 1803 ; free virtual = 9138

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: c873befe

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3134.434 ; gain = 0.000 ; free physical = 1801 ; free virtual = 9137

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1a82fdd48

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.71 . Memory (MB): peak = 3134.434 ; gain = 0.000 ; free physical = 1788 ; free virtual = 9124

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1a82fdd48

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.71 . Memory (MB): peak = 3134.434 ; gain = 0.000 ; free physical = 1788 ; free virtual = 9124
Phase 1 Placer Initialization | Checksum: 1a82fdd48

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.72 . Memory (MB): peak = 3134.434 ; gain = 0.000 ; free physical = 1788 ; free virtual = 9124

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1c3bf3d8c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.86 . Memory (MB): peak = 3134.434 ; gain = 0.000 ; free physical = 1814 ; free virtual = 9150

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 174bfcf20

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.95 . Memory (MB): peak = 3134.434 ; gain = 0.000 ; free physical = 1819 ; free virtual = 9155

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 174bfcf20

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.95 . Memory (MB): peak = 3134.434 ; gain = 0.000 ; free physical = 1819 ; free virtual = 9155

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 165e2719a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 3134.434 ; gain = 0.000 ; free physical = 1854 ; free virtual = 9190

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 113 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 52 nets or LUTs. Breaked 0 LUT, combined 52 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3134.434 ; gain = 0.000 ; free physical = 1853 ; free virtual = 9189

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             52  |                    52  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             52  |                    52  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1eaf85cb1

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 3134.434 ; gain = 0.000 ; free physical = 1853 ; free virtual = 9189
Phase 2.4 Global Placement Core | Checksum: 137cc9330

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 3134.434 ; gain = 0.000 ; free physical = 1851 ; free virtual = 9187
Phase 2 Global Placement | Checksum: 137cc9330

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 3134.434 ; gain = 0.000 ; free physical = 1851 ; free virtual = 9187

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 15cfc4449

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 3134.434 ; gain = 0.000 ; free physical = 1851 ; free virtual = 9187

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 202d704c1

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 3134.434 ; gain = 0.000 ; free physical = 1846 ; free virtual = 9182

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2073d49a6

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 3134.434 ; gain = 0.000 ; free physical = 1846 ; free virtual = 9182

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 22bfe5478

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 3134.434 ; gain = 0.000 ; free physical = 1846 ; free virtual = 9182

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 2d8716a5e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 3134.434 ; gain = 0.000 ; free physical = 1845 ; free virtual = 9181

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 2172479a3

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 3134.434 ; gain = 0.000 ; free physical = 1845 ; free virtual = 9181

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1b59dba6b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 3134.434 ; gain = 0.000 ; free physical = 1845 ; free virtual = 9181
Phase 3 Detail Placement | Checksum: 1b59dba6b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 3134.434 ; gain = 0.000 ; free physical = 1845 ; free virtual = 9181

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: de2abb8b

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=13.812 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 444d12b2

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3134.434 ; gain = 0.000 ; free physical = 1844 ; free virtual = 9180
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: b93df385

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3134.434 ; gain = 0.000 ; free physical = 1844 ; free virtual = 9180
Phase 4.1.1.1 BUFG Insertion | Checksum: de2abb8b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 3134.434 ; gain = 0.000 ; free physical = 1844 ; free virtual = 9180

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=13.812. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1046a7884

Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 3134.434 ; gain = 0.000 ; free physical = 1844 ; free virtual = 9180

Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 3134.434 ; gain = 0.000 ; free physical = 1844 ; free virtual = 9180
Phase 4.1 Post Commit Optimization | Checksum: 1046a7884

Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 3134.434 ; gain = 0.000 ; free physical = 1844 ; free virtual = 9180

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1046a7884

Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 3134.434 ; gain = 0.000 ; free physical = 1844 ; free virtual = 9180

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1046a7884

Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 3134.434 ; gain = 0.000 ; free physical = 1844 ; free virtual = 9180
Phase 4.3 Placer Reporting | Checksum: 1046a7884

Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 3134.434 ; gain = 0.000 ; free physical = 1844 ; free virtual = 9180

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3134.434 ; gain = 0.000 ; free physical = 1844 ; free virtual = 9180

Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 3134.434 ; gain = 0.000 ; free physical = 1844 ; free virtual = 9180
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1bbbb6a3f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 3134.434 ; gain = 0.000 ; free physical = 1844 ; free virtual = 9180
Ending Placer Task | Checksum: 166e42a22

Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 3134.434 ; gain = 0.000 ; free physical = 1844 ; free virtual = 9180
82 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:07 . Memory (MB): peak = 3134.434 ; gain = 0.000 ; free physical = 1844 ; free virtual = 9180
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file rom_test_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3134.434 ; gain = 0.000 ; free physical = 1835 ; free virtual = 9171
INFO: [Vivado 12-24828] Executing command : report_utilization -file rom_test_utilization_placed.rpt -pb rom_test_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file rom_test_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.24 . Memory (MB): peak = 3134.434 ; gain = 0.000 ; free physical = 1830 ; free virtual = 9166
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3134.434 ; gain = 0.000 ; free physical = 1853 ; free virtual = 9189
Wrote PlaceDB: Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3134.434 ; gain = 0.000 ; free physical = 1832 ; free virtual = 9171
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3134.434 ; gain = 0.000 ; free physical = 1832 ; free virtual = 9171
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3134.434 ; gain = 0.000 ; free physical = 1832 ; free virtual = 9172
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3134.434 ; gain = 0.000 ; free physical = 1832 ; free virtual = 9172
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3134.434 ; gain = 0.000 ; free physical = 1830 ; free virtual = 9171
Write Physdb Complete: Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3134.434 ; gain = 0.000 ; free physical = 1830 ; free virtual = 9171
INFO: [Common 17-1381] The checkpoint '/home/nakashima/projects/zynq-7010/tutorial/rom/rom.runs/impl_1/rom_test_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3134.434 ; gain = 0.000 ; free physical = 1811 ; free virtual = 9149
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 13.812 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
93 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00 . Memory (MB): peak = 3134.434 ; gain = 0.000 ; free physical = 1811 ; free virtual = 9149
Wrote PlaceDB: Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3134.434 ; gain = 0.000 ; free physical = 1796 ; free virtual = 9137
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3134.434 ; gain = 0.000 ; free physical = 1796 ; free virtual = 9137
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3134.434 ; gain = 0.000 ; free physical = 1796 ; free virtual = 9137
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3134.434 ; gain = 0.000 ; free physical = 1796 ; free virtual = 9137
Wrote Device Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3134.434 ; gain = 0.000 ; free physical = 1796 ; free virtual = 9138
Write Physdb Complete: Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.2 . Memory (MB): peak = 3134.434 ; gain = 0.000 ; free physical = 1794 ; free virtual = 9136
INFO: [Common 17-1381] The checkpoint '/home/nakashima/projects/zynq-7010/tutorial/rom/rom.runs/impl_1/rom_test_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 39f00ccc ConstDB: 0 ShapeSum: c35bc62b RouteDB: 6998572b
Post Restoration Checksum: NetGraph: bf5d2c46 | NumContArr: 73b9f029 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2b86911a9

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 3134.434 ; gain = 0.000 ; free physical = 1710 ; free virtual = 9049

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2b86911a9

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 3134.434 ; gain = 0.000 ; free physical = 1710 ; free virtual = 9049

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2b86911a9

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 3134.434 ; gain = 0.000 ; free physical = 1710 ; free virtual = 9049
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 2beb3f00b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 3134.434 ; gain = 0.000 ; free physical = 1694 ; free virtual = 9033
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.847 | TNS=0.000  | WHS=-0.189 | THS=-66.683|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 226fcc108

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 3134.434 ; gain = 0.000 ; free physical = 1697 ; free virtual = 9036
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.847 | TNS=0.000  | WHS=-0.065 | THS=-1.613 |

Phase 2.4 Update Timing for Bus Skew | Checksum: 2bab3c7a5

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 3134.434 ; gain = 0.000 ; free physical = 1697 ; free virtual = 9036

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2558
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2558
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1ee5656be

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 3134.434 ; gain = 0.000 ; free physical = 1697 ; free virtual = 9036

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1ee5656be

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 3134.434 ; gain = 0.000 ; free physical = 1697 ; free virtual = 9036

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 200045810

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 3134.434 ; gain = 0.000 ; free physical = 1693 ; free virtual = 9032
Phase 4 Initial Routing | Checksum: 200045810

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 3134.434 ; gain = 0.000 ; free physical = 1693 ; free virtual = 9032

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 111
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.290 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 1d3a97b91

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 3134.434 ; gain = 0.000 ; free physical = 1693 ; free virtual = 9032

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.290 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 1e3e5b618

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.434 ; gain = 0.000 ; free physical = 1694 ; free virtual = 9033
Phase 5 Rip-up And Reroute | Checksum: 1e3e5b618

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.434 ; gain = 0.000 ; free physical = 1694 ; free virtual = 9033

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 1e3e5b618

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.434 ; gain = 0.000 ; free physical = 1694 ; free virtual = 9033

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 1e3e5b618

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.434 ; gain = 0.000 ; free physical = 1694 ; free virtual = 9033
Phase 6 Delay and Skew Optimization | Checksum: 1e3e5b618

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.434 ; gain = 0.000 ; free physical = 1694 ; free virtual = 9033

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.303 | TNS=0.000  | WHS=0.055  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 168db42b3

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.434 ; gain = 0.000 ; free physical = 1694 ; free virtual = 9033
Phase 7 Post Hold Fix | Checksum: 168db42b3

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.434 ; gain = 0.000 ; free physical = 1694 ; free virtual = 9033

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.696368 %
  Global Horizontal Routing Utilization  = 1.05767 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 168db42b3

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.434 ; gain = 0.000 ; free physical = 1694 ; free virtual = 9033

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 168db42b3

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.434 ; gain = 0.000 ; free physical = 1694 ; free virtual = 9033

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1a67414e2

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.434 ; gain = 0.000 ; free physical = 1694 ; free virtual = 9033

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 1a67414e2

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.434 ; gain = 0.000 ; free physical = 1694 ; free virtual = 9033

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=13.303 | TNS=0.000  | WHS=0.055  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 1a67414e2

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.434 ; gain = 0.000 ; free physical = 1694 ; free virtual = 9033
Total Elapsed time in route_design: 10.92 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 11747bf31

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.434 ; gain = 0.000 ; free physical = 1694 ; free virtual = 9033
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 11747bf31

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.434 ; gain = 0.000 ; free physical = 1694 ; free virtual = 9033

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
109 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 3134.434 ; gain = 0.000 ; free physical = 1694 ; free virtual = 9033
INFO: [Vivado 12-24828] Executing command : report_drc -file rom_test_drc_routed.rpt -pb rom_test_drc_routed.pb -rpx rom_test_drc_routed.rpx
Command: report_drc -file rom_test_drc_routed.rpt -pb rom_test_drc_routed.pb -rpx rom_test_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/nakashima/projects/zynq-7010/tutorial/rom/rom.runs/impl_1/rom_test_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file rom_test_methodology_drc_routed.rpt -pb rom_test_methodology_drc_routed.pb -rpx rom_test_methodology_drc_routed.rpx
Command: report_methodology -file rom_test_methodology_drc_routed.rpt -pb rom_test_methodology_drc_routed.pb -rpx rom_test_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/nakashima/projects/zynq-7010/tutorial/rom/rom.runs/impl_1/rom_test_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file rom_test_timing_summary_routed.rpt -pb rom_test_timing_summary_routed.pb -rpx rom_test_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file rom_test_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file rom_test_route_status.rpt -pb rom_test_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file rom_test_bus_skew_routed.rpt -pb rom_test_bus_skew_routed.pb -rpx rom_test_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file rom_test_power_routed.rpt -pb rom_test_power_summary_routed.pb -rpx rom_test_power_routed.rpx
Command: report_power -file rom_test_power_routed.rpt -pb rom_test_power_summary_routed.pb -rpx rom_test_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
129 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file rom_test_clock_utilization_routed.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3134.434 ; gain = 0.000 ; free physical = 1620 ; free virtual = 8963
Wrote PlaceDB: Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3134.434 ; gain = 0.000 ; free physical = 1612 ; free virtual = 8957
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3134.434 ; gain = 0.000 ; free physical = 1612 ; free virtual = 8957
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3134.434 ; gain = 0.000 ; free physical = 1612 ; free virtual = 8958
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3134.434 ; gain = 0.000 ; free physical = 1612 ; free virtual = 8958
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3134.434 ; gain = 0.000 ; free physical = 1612 ; free virtual = 8958
Write Physdb Complete: Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.27 . Memory (MB): peak = 3134.434 ; gain = 0.000 ; free physical = 1612 ; free virtual = 8958
INFO: [Common 17-1381] The checkpoint '/home/nakashima/projects/zynq-7010/tutorial/rom/rom.runs/impl_1/rom_test_routed.dcp' has been generated.
Command: write_bitstream -force rom_test.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O5=(A3*A1)+(A3*(~A1)*(~A2))+((~A3))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O5=(A3*A1)+(A3*(~A1)*(~A2))+((~A3))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A2))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 rom_ip_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin rom_ip_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5] (net: rom_ip_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]) which is driven by a register (rom_addr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 rom_ip_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin rom_ip_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6] (net: rom_ip_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]) which is driven by a register (rom_addr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 rom_ip_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin rom_ip_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7] (net: rom_ip_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]) which is driven by a register (rom_addr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 rom_ip_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin rom_ip_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8] (net: rom_ip_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]) which is driven by a register (rom_addr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 rom_ip_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin rom_ip_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9] (net: rom_ip_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]) which is driven by a register (rom_addr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 rom_ip_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin rom_ip_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5] (net: rom_ip_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]) which is driven by a register (rom_addr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 rom_ip_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin rom_ip_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6] (net: rom_ip_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]) which is driven by a register (rom_addr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 rom_ip_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin rom_ip_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7] (net: rom_ip_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]) which is driven by a register (rom_addr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 rom_ip_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin rom_ip_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8] (net: rom_ip_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]) which is driven by a register (rom_addr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 rom_ip_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin rom_ip_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9] (net: rom_ip_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]) which is driven by a register (rom_addr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC RTSTAT-10] No routable loads: 25 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TMS, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i... and (the first 15 of 23 listed).
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 15 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./rom_test.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
141 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 3354.008 ; gain = 219.574 ; free physical = 1360 ; free virtual = 8720
INFO: [Common 17-206] Exiting Vivado at Sun Jun 23 00:00:27 2024...
