Info (10281): Verilog HDL Declaration information at nios_system_mm_interconnect_1_router_003.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_mm_interconnect_1_router_003.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios_system_mm_interconnect_1_router_003.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_mm_interconnect_1_router_003.sv Line: 49
Info (10281): Verilog HDL Declaration information at nios_system_mm_interconnect_1_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_mm_interconnect_1_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios_system_mm_interconnect_1_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_mm_interconnect_1_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at nios_system_mm_interconnect_1_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_mm_interconnect_1_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios_system_mm_interconnect_1_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_mm_interconnect_1_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at nios_system_mm_interconnect_1_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_mm_interconnect_1_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios_system_mm_interconnect_1_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_mm_interconnect_1_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at ADDER.v(54): object "ADDER_Out" differs only in case from object "Adder_out" in the same scope File: /home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/ADDER.v Line: 54
