$date
	Sat Sep 05 17:41:18 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 4 ! q [3:0] $end
$var reg 1 " clk $end
$var reg 4 # d [3:0] $end
$var reg 1 $ rst $end
$scope module FF1 $end
$var wire 1 " clk $end
$var wire 4 % d [3:0] $end
$var wire 1 $ rst $end
$var reg 4 & q [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
b0 %
0$
b0 #
0"
bx !
$end
#1
b0 !
b0 &
1$
#2
0$
#5
1"
#10
0"
#13
b1 #
b1 %
#15
b1 !
b1 &
1"
#20
0"
#24
b101 #
b101 %
#25
b101 !
b101 &
1"
#30
0"
#35
1"
#39
b1111 #
b1111 %
#40
b0 !
b0 &
1$
0"
#41
0$
#45
b1111 !
b1111 &
1"
#50
0"
b1101 #
b1101 %
#55
b1101 !
b1101 &
1"
#59
b1001 #
b1001 %
#60
0"
#65
b1001 !
b1001 &
1"
#67
b111 #
b111 %
#70
0"
#75
b111 !
b111 &
1"
#80
0"
#85
1"
#90
0"
#95
1"
#100
0"
#105
1"
#110
0"
#115
1"
#120
0"
#125
1"
#130
0"
#135
1"
#140
0"
#145
1"
#150
0"
#155
1"
#160
0"
#165
1"
#167
