TimeQuest Timing Analyzer report for lab3
Sun Nov 06 19:31:55 2022
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk'
 13. Slow 1200mV 85C Model Setup: 'counter:systemCounter|enARdFF_2:bit1|int_q'
 14. Slow 1200mV 85C Model Setup: 'counter:systemCounter|enARdFF_2:bit2|int_q'
 15. Slow 1200mV 85C Model Setup: 'counter:systemCounter|enARdFF_2:bit0|int_q'
 16. Slow 1200mV 85C Model Hold: 'counter:systemCounter|enARdFF_2:bit0|int_q'
 17. Slow 1200mV 85C Model Hold: 'counter:systemCounter|enARdFF_2:bit1|int_q'
 18. Slow 1200mV 85C Model Hold: 'clk'
 19. Slow 1200mV 85C Model Hold: 'counter:systemCounter|enARdFF_2:bit2|int_q'
 20. Slow 1200mV 85C Model Recovery: 'counter:systemCounter|enARdFF_2:bit2|int_q'
 21. Slow 1200mV 85C Model Recovery: 'counter:systemCounter|enARdFF_2:bit1|int_q'
 22. Slow 1200mV 85C Model Recovery: 'counter:systemCounter|enARdFF_2:bit0|int_q'
 23. Slow 1200mV 85C Model Recovery: 'clk'
 24. Slow 1200mV 85C Model Removal: 'clk'
 25. Slow 1200mV 85C Model Removal: 'counter:systemCounter|enARdFF_2:bit0|int_q'
 26. Slow 1200mV 85C Model Removal: 'counter:systemCounter|enARdFF_2:bit1|int_q'
 27. Slow 1200mV 85C Model Removal: 'counter:systemCounter|enARdFF_2:bit2|int_q'
 28. Slow 1200mV 85C Model Minimum Pulse Width: 'clk'
 29. Slow 1200mV 85C Model Minimum Pulse Width: 'counter:systemCounter|enARdFF_2:bit0|int_q'
 30. Slow 1200mV 85C Model Minimum Pulse Width: 'counter:systemCounter|enARdFF_2:bit1|int_q'
 31. Slow 1200mV 85C Model Minimum Pulse Width: 'counter:systemCounter|enARdFF_2:bit2|int_q'
 32. Setup Times
 33. Hold Times
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Propagation Delay
 37. Minimum Propagation Delay
 38. Slow 1200mV 85C Model Metastability Report
 39. Slow 1200mV 0C Model Fmax Summary
 40. Slow 1200mV 0C Model Setup Summary
 41. Slow 1200mV 0C Model Hold Summary
 42. Slow 1200mV 0C Model Recovery Summary
 43. Slow 1200mV 0C Model Removal Summary
 44. Slow 1200mV 0C Model Minimum Pulse Width Summary
 45. Slow 1200mV 0C Model Setup: 'clk'
 46. Slow 1200mV 0C Model Setup: 'counter:systemCounter|enARdFF_2:bit1|int_q'
 47. Slow 1200mV 0C Model Setup: 'counter:systemCounter|enARdFF_2:bit2|int_q'
 48. Slow 1200mV 0C Model Setup: 'counter:systemCounter|enARdFF_2:bit0|int_q'
 49. Slow 1200mV 0C Model Hold: 'counter:systemCounter|enARdFF_2:bit1|int_q'
 50. Slow 1200mV 0C Model Hold: 'counter:systemCounter|enARdFF_2:bit0|int_q'
 51. Slow 1200mV 0C Model Hold: 'clk'
 52. Slow 1200mV 0C Model Hold: 'counter:systemCounter|enARdFF_2:bit2|int_q'
 53. Slow 1200mV 0C Model Recovery: 'counter:systemCounter|enARdFF_2:bit2|int_q'
 54. Slow 1200mV 0C Model Recovery: 'counter:systemCounter|enARdFF_2:bit1|int_q'
 55. Slow 1200mV 0C Model Recovery: 'counter:systemCounter|enARdFF_2:bit0|int_q'
 56. Slow 1200mV 0C Model Recovery: 'clk'
 57. Slow 1200mV 0C Model Removal: 'clk'
 58. Slow 1200mV 0C Model Removal: 'counter:systemCounter|enARdFF_2:bit0|int_q'
 59. Slow 1200mV 0C Model Removal: 'counter:systemCounter|enARdFF_2:bit1|int_q'
 60. Slow 1200mV 0C Model Removal: 'counter:systemCounter|enARdFF_2:bit2|int_q'
 61. Slow 1200mV 0C Model Minimum Pulse Width: 'clk'
 62. Slow 1200mV 0C Model Minimum Pulse Width: 'counter:systemCounter|enARdFF_2:bit0|int_q'
 63. Slow 1200mV 0C Model Minimum Pulse Width: 'counter:systemCounter|enARdFF_2:bit1|int_q'
 64. Slow 1200mV 0C Model Minimum Pulse Width: 'counter:systemCounter|enARdFF_2:bit2|int_q'
 65. Setup Times
 66. Hold Times
 67. Clock to Output Times
 68. Minimum Clock to Output Times
 69. Propagation Delay
 70. Minimum Propagation Delay
 71. Slow 1200mV 0C Model Metastability Report
 72. Fast 1200mV 0C Model Setup Summary
 73. Fast 1200mV 0C Model Hold Summary
 74. Fast 1200mV 0C Model Recovery Summary
 75. Fast 1200mV 0C Model Removal Summary
 76. Fast 1200mV 0C Model Minimum Pulse Width Summary
 77. Fast 1200mV 0C Model Setup: 'clk'
 78. Fast 1200mV 0C Model Setup: 'counter:systemCounter|enARdFF_2:bit1|int_q'
 79. Fast 1200mV 0C Model Setup: 'counter:systemCounter|enARdFF_2:bit0|int_q'
 80. Fast 1200mV 0C Model Setup: 'counter:systemCounter|enARdFF_2:bit2|int_q'
 81. Fast 1200mV 0C Model Hold: 'clk'
 82. Fast 1200mV 0C Model Hold: 'counter:systemCounter|enARdFF_2:bit0|int_q'
 83. Fast 1200mV 0C Model Hold: 'counter:systemCounter|enARdFF_2:bit1|int_q'
 84. Fast 1200mV 0C Model Hold: 'counter:systemCounter|enARdFF_2:bit2|int_q'
 85. Fast 1200mV 0C Model Recovery: 'counter:systemCounter|enARdFF_2:bit2|int_q'
 86. Fast 1200mV 0C Model Recovery: 'counter:systemCounter|enARdFF_2:bit1|int_q'
 87. Fast 1200mV 0C Model Recovery: 'counter:systemCounter|enARdFF_2:bit0|int_q'
 88. Fast 1200mV 0C Model Recovery: 'clk'
 89. Fast 1200mV 0C Model Removal: 'clk'
 90. Fast 1200mV 0C Model Removal: 'counter:systemCounter|enARdFF_2:bit0|int_q'
 91. Fast 1200mV 0C Model Removal: 'counter:systemCounter|enARdFF_2:bit1|int_q'
 92. Fast 1200mV 0C Model Removal: 'counter:systemCounter|enARdFF_2:bit2|int_q'
 93. Fast 1200mV 0C Model Minimum Pulse Width: 'clk'
 94. Fast 1200mV 0C Model Minimum Pulse Width: 'counter:systemCounter|enARdFF_2:bit0|int_q'
 95. Fast 1200mV 0C Model Minimum Pulse Width: 'counter:systemCounter|enARdFF_2:bit1|int_q'
 96. Fast 1200mV 0C Model Minimum Pulse Width: 'counter:systemCounter|enARdFF_2:bit2|int_q'
 97. Setup Times
 98. Hold Times
 99. Clock to Output Times
100. Minimum Clock to Output Times
101. Propagation Delay
102. Minimum Propagation Delay
103. Fast 1200mV 0C Model Metastability Report
104. Multicorner Timing Analysis Summary
105. Setup Times
106. Hold Times
107. Clock to Output Times
108. Minimum Clock to Output Times
109. Propagation Delay
110. Minimum Propagation Delay
111. Board Trace Model Assignments
112. Input Transition Times
113. Signal Integrity Metrics (Slow 1200mv 0c Model)
114. Signal Integrity Metrics (Slow 1200mv 85c Model)
115. Signal Integrity Metrics (Fast 1200mv 0c Model)
116. Setup Transfers
117. Hold Transfers
118. Recovery Transfers
119. Removal Transfers
120. Report TCCS
121. Report RSKM
122. Unconstrained Paths
123. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; lab3                                               ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE115F29C7                                      ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-12        ; < 0.1%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                 ;
+--------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------+
; Clock Name                                 ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                        ;
+--------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------+
; clk                                        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                                        ;
; counter:systemCounter|enARdFF_2:bit0|int_q ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { counter:systemCounter|enARdFF_2:bit0|int_q } ;
; counter:systemCounter|enARdFF_2:bit1|int_q ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { counter:systemCounter|enARdFF_2:bit1|int_q } ;
; counter:systemCounter|enARdFF_2:bit2|int_q ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { counter:systemCounter|enARdFF_2:bit2|int_q } ;
+--------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                         ;
+-------------+-----------------+--------------------------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                 ; Note                                                          ;
+-------------+-----------------+--------------------------------------------+---------------------------------------------------------------+
; 514.93 MHz  ; 250.0 MHz       ; clk                                        ; limit due to minimum period restriction (max I/O toggle rate) ;
; 1265.82 MHz ; 437.64 MHz      ; counter:systemCounter|enARdFF_2:bit2|int_q ; limit due to minimum period restriction (tmin)                ;
+-------------+-----------------+--------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                 ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; clk                                        ; -0.942 ; -2.095        ;
; counter:systemCounter|enARdFF_2:bit1|int_q ; 0.195  ; 0.000         ;
; counter:systemCounter|enARdFF_2:bit2|int_q ; 0.210  ; 0.000         ;
; counter:systemCounter|enARdFF_2:bit0|int_q ; 0.425  ; 0.000         ;
+--------------------------------------------+--------+---------------+


+---------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                  ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; counter:systemCounter|enARdFF_2:bit0|int_q ; -0.147 ; -0.147        ;
; counter:systemCounter|enARdFF_2:bit1|int_q ; -0.145 ; -0.145        ;
; clk                                        ; -0.078 ; -0.145        ;
; counter:systemCounter|enARdFF_2:bit2|int_q ; 0.445  ; 0.000         ;
+--------------------------------------------+--------+---------------+


+---------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                              ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; counter:systemCounter|enARdFF_2:bit2|int_q ; -4.559 ; -4.559        ;
; counter:systemCounter|enARdFF_2:bit1|int_q ; -4.275 ; -4.275        ;
; counter:systemCounter|enARdFF_2:bit0|int_q ; -4.094 ; -4.094        ;
; clk                                        ; -1.831 ; -1.831        ;
+--------------------------------------------+--------+---------------+


+---------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                               ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; clk                                        ; -1.927 ; -1.927        ;
; counter:systemCounter|enARdFF_2:bit0|int_q ; -0.073 ; -0.073        ;
; counter:systemCounter|enARdFF_2:bit1|int_q ; 0.084  ; 0.000         ;
; counter:systemCounter|enARdFF_2:bit2|int_q ; 0.380  ; 0.000         ;
+--------------------------------------------+--------+---------------+


+---------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                   ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; clk                                        ; -3.000 ; -8.140        ;
; counter:systemCounter|enARdFF_2:bit0|int_q ; -1.285 ; -1.285        ;
; counter:systemCounter|enARdFF_2:bit1|int_q ; -1.285 ; -1.285        ;
; counter:systemCounter|enARdFF_2:bit2|int_q ; -1.285 ; -1.285        ;
+--------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                   ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                    ; Launch Clock                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+
; -0.942 ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; clk                                        ; clk         ; 1.000        ; -0.081     ; 1.859      ;
; -0.902 ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; clk                                        ; clk         ; 1.000        ; -0.081     ; 1.819      ;
; -0.790 ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; clk                                        ; clk         ; 1.000        ; -0.081     ; 1.707      ;
; -0.773 ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; clk                                        ; clk         ; 1.000        ; -0.081     ; 1.690      ;
; -0.638 ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; clk                                        ; clk         ; 1.000        ; -0.081     ; 1.555      ;
; -0.622 ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; clk                                        ; clk         ; 1.000        ; -0.081     ; 1.539      ;
; -0.527 ; counter:systemCounter|enARdFF_2:bit1|int_q ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; counter:systemCounter|enARdFF_2:bit1|int_q ; clk         ; 0.500        ; 2.975      ; 4.232      ;
; -0.410 ; counter:systemCounter|enARdFF_2:bit0|int_q ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk         ; 0.500        ; 2.975      ; 4.115      ;
; -0.242 ; counter:systemCounter|enARdFF_2:bit1|int_q ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; counter:systemCounter|enARdFF_2:bit1|int_q ; clk         ; 0.500        ; 2.975      ; 3.947      ;
; -0.238 ; counter:systemCounter|enARdFF_2:bit3|int_q ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; 0.500        ; 1.926      ; 2.662      ;
; -0.233 ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; clk                                        ; clk         ; 1.000        ; -0.081     ; 1.150      ;
; -0.217 ; counter:systemCounter|enARdFF_2:bit1|int_q ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; counter:systemCounter|enARdFF_2:bit1|int_q ; clk         ; 0.500        ; 2.975      ; 3.922      ;
; -0.194 ; counter:systemCounter|enARdFF_2:bit3|int_q ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; 0.500        ; 1.926      ; 2.618      ;
; -0.186 ; counter:systemCounter|enARdFF_2:bit2|int_q ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; 0.500        ; 2.975      ; 3.891      ;
; -0.141 ; counter:systemCounter|enARdFF_2:bit2|int_q ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; 0.500        ; 2.975      ; 3.846      ;
; -0.125 ; counter:systemCounter|enARdFF_2:bit0|int_q ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk         ; 0.500        ; 2.975      ; 3.830      ;
; -0.100 ; counter:systemCounter|enARdFF_2:bit0|int_q ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk         ; 0.500        ; 2.975      ; 3.805      ;
; -0.048 ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; clk                                        ; clk         ; 1.000        ; -0.081     ; 0.965      ;
; -0.046 ; counter:systemCounter|enARdFF_2:bit3|int_q ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; 0.500        ; 1.926      ; 2.470      ;
; -0.009 ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk         ; 0.500        ; 2.975      ; 3.714      ;
; -0.005 ; counter:systemCounter|enARdFF_2:bit1|int_q ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; counter:systemCounter|enARdFF_2:bit1|int_q ; clk         ; 1.000        ; 2.975      ; 4.210      ;
; 0.007  ; counter:systemCounter|enARdFF_2:bit2|int_q ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; 0.500        ; 2.975      ; 3.698      ;
; 0.071  ; counter:systemCounter|enARdFF_2:bit0|int_q ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk         ; 1.000        ; 2.975      ; 4.134      ;
; 0.183  ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; clk                                        ; clk         ; 1.000        ; -0.081     ; 0.734      ;
; 0.254  ; counter:systemCounter|enARdFF_2:bit1|int_q ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; counter:systemCounter|enARdFF_2:bit1|int_q ; clk         ; 1.000        ; 2.975      ; 3.951      ;
; 0.290  ; counter:systemCounter|enARdFF_2:bit2|int_q ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; 1.000        ; 2.975      ; 3.915      ;
; 0.305  ; counter:systemCounter|enARdFF_2:bit1|int_q ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; counter:systemCounter|enARdFF_2:bit1|int_q ; clk         ; 1.000        ; 2.975      ; 3.900      ;
; 0.334  ; counter:systemCounter|enARdFF_2:bit2|int_q ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; 1.000        ; 2.975      ; 3.871      ;
; 0.356  ; counter:systemCounter|enARdFF_2:bit0|int_q ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk         ; 1.000        ; 2.975      ; 3.849      ;
; 0.381  ; counter:systemCounter|enARdFF_2:bit0|int_q ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk         ; 1.000        ; 2.975      ; 3.824      ;
; 0.482  ; counter:systemCounter|enARdFF_2:bit2|int_q ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; 1.000        ; 2.975      ; 3.723      ;
; 0.537  ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk         ; 1.000        ; 2.975      ; 3.668      ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'counter:systemCounter|enARdFF_2:bit1|int_q'                                                                                                                                                          ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                    ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.195 ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; 0.500        ; 1.272      ; 1.827      ;
; 0.671 ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; 1.000        ; 1.272      ; 1.851      ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'counter:systemCounter|enARdFF_2:bit2|int_q'                                                                                                                                                          ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                    ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.210 ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; 1.000        ; -0.043     ; 0.765      ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'counter:systemCounter|enARdFF_2:bit0|int_q'                                                                                                                                                          ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                    ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.425 ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; 0.500        ; 1.244      ; 1.569      ;
; 0.850 ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; 1.000        ; 1.244      ; 1.644      ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'counter:systemCounter|enARdFF_2:bit0|int_q'                                                                                                                                                            ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                    ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; -0.147 ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; 0.000        ; 1.316      ; 1.587      ;
; 0.279  ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; -0.500       ; 1.316      ; 1.513      ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'counter:systemCounter|enARdFF_2:bit1|int_q'                                                                                                                                                            ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                    ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; -0.145 ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; 0.000        ; 1.345      ; 1.618      ;
; 0.299  ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; -0.500       ; 1.345      ; 1.562      ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                    ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                    ; Launch Clock                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+
; -0.078 ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk         ; 0.000        ; 3.088      ; 3.448      ;
; -0.067 ; counter:systemCounter|enARdFF_2:bit2|int_q ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; 0.000        ; 3.088      ; 3.459      ;
; 0.045  ; counter:systemCounter|enARdFF_2:bit2|int_q ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; 0.000        ; 3.088      ; 3.571      ;
; 0.053  ; counter:systemCounter|enARdFF_2:bit0|int_q ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk         ; 0.000        ; 3.088      ; 3.579      ;
; 0.062  ; counter:systemCounter|enARdFF_2:bit0|int_q ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk         ; 0.000        ; 3.088      ; 3.588      ;
; 0.108  ; counter:systemCounter|enARdFF_2:bit1|int_q ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; counter:systemCounter|enARdFF_2:bit1|int_q ; clk         ; 0.000        ; 3.088      ; 3.634      ;
; 0.117  ; counter:systemCounter|enARdFF_2:bit1|int_q ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; counter:systemCounter|enARdFF_2:bit1|int_q ; clk         ; 0.000        ; 3.088      ; 3.643      ;
; 0.151  ; counter:systemCounter|enARdFF_2:bit2|int_q ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; 0.000        ; 3.088      ; 3.677      ;
; 0.289  ; counter:systemCounter|enARdFF_2:bit0|int_q ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk         ; 0.000        ; 3.088      ; 3.815      ;
; 0.344  ; counter:systemCounter|enARdFF_2:bit1|int_q ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; counter:systemCounter|enARdFF_2:bit1|int_q ; clk         ; 0.000        ; 3.088      ; 3.870      ;
; 0.402  ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; clk                                        ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; clk                                        ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.411  ; counter:systemCounter|enARdFF_2:bit3|int_q ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; -0.500       ; 2.100      ; 2.217      ;
; 0.446  ; counter:systemCounter|enARdFF_2:bit2|int_q ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; -0.500       ; 3.088      ; 3.472      ;
; 0.472  ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk         ; -0.500       ; 3.088      ; 3.498      ;
; 0.523  ; counter:systemCounter|enARdFF_2:bit3|int_q ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; -0.500       ; 2.100      ; 2.329      ;
; 0.526  ; counter:systemCounter|enARdFF_2:bit0|int_q ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk         ; -0.500       ; 3.088      ; 3.552      ;
; 0.535  ; counter:systemCounter|enARdFF_2:bit0|int_q ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk         ; -0.500       ; 3.088      ; 3.561      ;
; 0.558  ; counter:systemCounter|enARdFF_2:bit2|int_q ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; -0.500       ; 3.088      ; 3.584      ;
; 0.562  ; counter:systemCounter|enARdFF_2:bit1|int_q ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; counter:systemCounter|enARdFF_2:bit1|int_q ; clk         ; -0.500       ; 3.088      ; 3.588      ;
; 0.571  ; counter:systemCounter|enARdFF_2:bit1|int_q ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; counter:systemCounter|enARdFF_2:bit1|int_q ; clk         ; -0.500       ; 3.088      ; 3.597      ;
; 0.617  ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; clk                                        ; clk         ; 0.000        ; 0.081      ; 0.884      ;
; 0.629  ; counter:systemCounter|enARdFF_2:bit3|int_q ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; -0.500       ; 2.100      ; 2.435      ;
; 0.664  ; counter:systemCounter|enARdFF_2:bit2|int_q ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; -0.500       ; 3.088      ; 3.690      ;
; 0.709  ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; clk                                        ; clk         ; 0.000        ; 0.081      ; 0.976      ;
; 0.762  ; counter:systemCounter|enARdFF_2:bit0|int_q ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk         ; -0.500       ; 3.088      ; 3.788      ;
; 0.798  ; counter:systemCounter|enARdFF_2:bit1|int_q ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; counter:systemCounter|enARdFF_2:bit1|int_q ; clk         ; -0.500       ; 3.088      ; 3.824      ;
; 0.809  ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; clk                                        ; clk         ; 0.000        ; 0.081      ; 1.076      ;
; 0.926  ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; clk                                        ; clk         ; 0.000        ; 0.081      ; 1.193      ;
; 0.952  ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; clk                                        ; clk         ; 0.000        ; 0.081      ; 1.219      ;
; 1.020  ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; clk                                        ; clk         ; 0.000        ; 0.081      ; 1.287      ;
; 1.130  ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; clk                                        ; clk         ; 0.000        ; 0.081      ; 1.397      ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'counter:systemCounter|enARdFF_2:bit2|int_q'                                                                                                                                                           ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                    ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.445 ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; 0.000        ; 0.043      ; 0.674      ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'counter:systemCounter|enARdFF_2:bit2|int_q'                                                                                                                                                        ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                    ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; -4.559 ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; counter:systemCounter|enARdFF_2:bit3|int_q ; clk                                        ; counter:systemCounter|enARdFF_2:bit2|int_q ; 0.500        ; -2.100     ; 2.957      ;
; -4.439 ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; counter:systemCounter|enARdFF_2:bit3|int_q ; clk                                        ; counter:systemCounter|enARdFF_2:bit2|int_q ; 0.500        ; -2.100     ; 2.837      ;
; -4.252 ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; counter:systemCounter|enARdFF_2:bit3|int_q ; clk                                        ; counter:systemCounter|enARdFF_2:bit2|int_q ; 0.500        ; -2.100     ; 2.650      ;
; -2.033 ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; 1.000        ; -0.043     ; 3.008      ;
; -1.352 ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; 0.500        ; 0.988      ; 3.090      ;
; -0.943 ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; 1.000        ; 0.988      ; 3.181      ;
; -0.786 ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; 0.500        ; 0.988      ; 2.524      ;
; -0.381 ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; 1.000        ; 0.988      ; 2.619      ;
; -0.137 ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; 0.500        ; 0.988      ; 1.875      ;
; 0.297  ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; 1.000        ; 0.988      ; 1.941      ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'counter:systemCounter|enARdFF_2:bit1|int_q'                                                                                                                                                        ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                    ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; -4.275 ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk                                        ; counter:systemCounter|enARdFF_2:bit1|int_q ; 0.500        ; -1.816     ; 2.957      ;
; -4.155 ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk                                        ; counter:systemCounter|enARdFF_2:bit1|int_q ; 0.500        ; -1.816     ; 2.837      ;
; -3.968 ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk                                        ; counter:systemCounter|enARdFF_2:bit1|int_q ; 0.500        ; -1.816     ; 2.650      ;
; -1.767 ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; 1.000        ; 0.223      ; 3.008      ;
; -1.068 ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; 0.500        ; 1.272      ; 3.090      ;
; -0.659 ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; 1.000        ; 1.272      ; 3.181      ;
; -0.502 ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; 0.500        ; 1.272      ; 2.524      ;
; -0.097 ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; 1.000        ; 1.272      ; 2.619      ;
; 0.147  ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; 0.500        ; 1.272      ; 1.875      ;
; 0.581  ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; 1.000        ; 1.272      ; 1.941      ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'counter:systemCounter|enARdFF_2:bit0|int_q'                                                                                                                                                        ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                    ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; -4.094 ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; counter:systemCounter|enARdFF_2:bit1|int_q ; clk                                        ; counter:systemCounter|enARdFF_2:bit0|int_q ; 0.500        ; -1.844     ; 2.748      ;
; -3.989 ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; counter:systemCounter|enARdFF_2:bit1|int_q ; clk                                        ; counter:systemCounter|enARdFF_2:bit0|int_q ; 0.500        ; -1.844     ; 2.643      ;
; -3.787 ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; counter:systemCounter|enARdFF_2:bit1|int_q ; clk                                        ; counter:systemCounter|enARdFF_2:bit0|int_q ; 0.500        ; -1.844     ; 2.441      ;
; -1.586 ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; 1.000        ; 0.195      ; 2.799      ;
; -0.893 ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; 0.500        ; 1.244      ; 2.887      ;
; -0.493 ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; 1.000        ; 1.244      ; 2.987      ;
; -0.336 ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; 0.500        ; 1.244      ; 2.330      ;
; 0.069  ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; 1.000        ; 1.244      ; 2.425      ;
; 0.319  ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; 0.500        ; 1.244      ; 1.675      ;
; 0.762  ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; 1.000        ; 1.244      ; 1.732      ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'clk'                                                                                                                                                                ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                    ; Launch Clock                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+
; -1.831 ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk                                        ; clk         ; 1.000        ; -0.081     ; 2.748      ;
; -1.726 ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk                                        ; clk         ; 1.000        ; -0.081     ; 2.643      ;
; -1.524 ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk                                        ; clk         ; 1.000        ; -0.081     ; 2.441      ;
; -0.375 ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; 0.500        ; 1.926      ; 2.799      ;
; 0.718  ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; 0.500        ; 2.975      ; 2.987      ;
; 1.280  ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; clk         ; 0.500        ; 2.975      ; 2.425      ;
; 1.318  ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; 1.000        ; 2.975      ; 2.887      ;
; 1.875  ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; clk         ; 1.000        ; 2.975      ; 2.330      ;
; 1.973  ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk         ; 0.500        ; 2.975      ; 1.732      ;
; 2.530  ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk         ; 1.000        ; 2.975      ; 1.675      ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'clk'                                                                                                                                                                 ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                    ; Launch Clock                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+
; -1.927 ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk         ; 0.000        ; 3.088      ; 1.599      ;
; -1.365 ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk         ; -0.500       ; 3.088      ; 1.661      ;
; -1.323 ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; clk         ; 0.000        ; 3.088      ; 2.203      ;
; -0.767 ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; clk         ; -0.500       ; 3.088      ; 2.259      ;
; -0.762 ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; 0.000        ; 3.088      ; 2.764      ;
; -0.201 ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; -0.500       ; 3.088      ; 2.825      ;
; 0.818  ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; -0.500       ; 2.100      ; 2.624      ;
; 1.964  ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk                                        ; clk         ; 0.000        ; 0.081      ; 2.231      ;
; 2.041  ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk                                        ; clk         ; 0.000        ; 0.081      ; 2.308      ;
; 2.271  ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk                                        ; clk         ; 0.000        ; 0.081      ; 2.538      ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'counter:systemCounter|enARdFF_2:bit0|int_q'                                                                                                                                                         ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                    ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; -0.073 ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; 0.000        ; 1.316      ; 1.661      ;
; 0.365  ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; -0.500       ; 1.316      ; 1.599      ;
; 0.525  ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; 0.000        ; 1.316      ; 2.259      ;
; 0.969  ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; -0.500       ; 1.316      ; 2.203      ;
; 1.091  ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; 0.000        ; 1.316      ; 2.825      ;
; 1.530  ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; -0.500       ; 1.316      ; 2.764      ;
; 2.110  ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; 0.000        ; 0.328      ; 2.624      ;
; 4.184  ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; counter:systemCounter|enARdFF_2:bit1|int_q ; clk                                        ; counter:systemCounter|enARdFF_2:bit0|int_q ; -0.500       ; -1.659     ; 2.231      ;
; 4.261  ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; counter:systemCounter|enARdFF_2:bit1|int_q ; clk                                        ; counter:systemCounter|enARdFF_2:bit0|int_q ; -0.500       ; -1.659     ; 2.308      ;
; 4.491  ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; counter:systemCounter|enARdFF_2:bit1|int_q ; clk                                        ; counter:systemCounter|enARdFF_2:bit0|int_q ; -0.500       ; -1.659     ; 2.538      ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'counter:systemCounter|enARdFF_2:bit1|int_q'                                                                                                                                                        ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                    ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.084 ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; 0.000        ; 1.345      ; 1.847      ;
; 0.528 ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; -0.500       ; 1.345      ; 1.791      ;
; 0.696 ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; 0.000        ; 1.345      ; 2.459      ;
; 1.140 ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; -0.500       ; 1.345      ; 2.403      ;
; 1.262 ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; 0.000        ; 1.345      ; 3.025      ;
; 1.691 ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; -0.500       ; 1.345      ; 2.954      ;
; 2.272 ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; 0.000        ; 0.357      ; 2.815      ;
; 4.341 ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk                                        ; counter:systemCounter|enARdFF_2:bit1|int_q ; -0.500       ; -1.630     ; 2.417      ;
; 4.432 ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk                                        ; counter:systemCounter|enARdFF_2:bit1|int_q ; -0.500       ; -1.630     ; 2.508      ;
; 4.648 ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk                                        ; counter:systemCounter|enARdFF_2:bit1|int_q ; -0.500       ; -1.630     ; 2.724      ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'counter:systemCounter|enARdFF_2:bit2|int_q'                                                                                                                                                        ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                    ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.380 ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; 0.000        ; 1.049      ; 1.847      ;
; 0.824 ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; -0.500       ; 1.049      ; 1.791      ;
; 0.992 ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; 0.000        ; 1.049      ; 2.459      ;
; 1.436 ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; -0.500       ; 1.049      ; 2.403      ;
; 1.558 ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; 0.000        ; 1.049      ; 3.025      ;
; 1.987 ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; -0.500       ; 1.049      ; 2.954      ;
; 2.586 ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; 0.000        ; 0.043      ; 2.815      ;
; 4.637 ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; counter:systemCounter|enARdFF_2:bit3|int_q ; clk                                        ; counter:systemCounter|enARdFF_2:bit2|int_q ; -0.500       ; -1.926     ; 2.417      ;
; 4.728 ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; counter:systemCounter|enARdFF_2:bit3|int_q ; clk                                        ; counter:systemCounter|enARdFF_2:bit2|int_q ; -0.500       ; -1.926     ; 2.508      ;
; 4.944 ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; counter:systemCounter|enARdFF_2:bit3|int_q ; clk                                        ; counter:systemCounter|enARdFF_2:bit2|int_q ; -0.500       ; -1.926     ; 2.724      ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk'                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                     ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk   ; Rise       ; counter:systemCounter|enARdFF_2:bit0|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk   ; Rise       ; lab3:fsmCont|enARdFF_2:Y0|int_q            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk   ; Rise       ; lab3:fsmCont|enARdFF_2:Y1|int_q            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk   ; Rise       ; lab3:fsmCont|enARdFF_2:Y2|int_q            ;
; 0.259  ; 0.447        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; counter:systemCounter|enARdFF_2:bit0|int_q ;
; 0.259  ; 0.447        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; lab3:fsmCont|enARdFF_2:Y0|int_q            ;
; 0.259  ; 0.447        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; lab3:fsmCont|enARdFF_2:Y1|int_q            ;
; 0.259  ; 0.447        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; lab3:fsmCont|enARdFF_2:Y2|int_q            ;
; 0.333  ; 0.553        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; counter:systemCounter|enARdFF_2:bit0|int_q ;
; 0.333  ; 0.553        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; lab3:fsmCont|enARdFF_2:Y0|int_q            ;
; 0.333  ; 0.553        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; lab3:fsmCont|enARdFF_2:Y1|int_q            ;
; 0.333  ; 0.553        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; lab3:fsmCont|enARdFF_2:Y2|int_q            ;
; 0.394  ; 0.394        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                ;
; 0.408  ; 0.408        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                  ;
; 0.408  ; 0.408        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|outclk                    ;
; 0.411  ; 0.411        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; fsmCont|Y0|int_q|clk                       ;
; 0.411  ; 0.411        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; fsmCont|Y1|int_q|clk                       ;
; 0.411  ; 0.411        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; fsmCont|Y2|int_q|clk                       ;
; 0.411  ; 0.411        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; systemCounter|bit0|int_q|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                ;
; 0.588  ; 0.588        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; fsmCont|Y0|int_q|clk                       ;
; 0.588  ; 0.588        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; fsmCont|Y1|int_q|clk                       ;
; 0.588  ; 0.588        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; fsmCont|Y2|int_q|clk                       ;
; 0.588  ; 0.588        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; systemCounter|bit0|int_q|clk               ;
; 0.592  ; 0.592        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                  ;
; 0.592  ; 0.592        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|outclk                    ;
; 0.606  ; 0.606        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'counter:systemCounter|enARdFF_2:bit0|int_q'                                                                          ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+--------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                      ; Clock Edge ; Target                                     ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+--------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter:systemCounter|enARdFF_2:bit0|int_q ; Fall       ; counter:systemCounter|enARdFF_2:bit1|int_q ;
; 0.273  ; 0.493        ; 0.220          ; High Pulse Width ; counter:systemCounter|enARdFF_2:bit0|int_q ; Fall       ; counter:systemCounter|enARdFF_2:bit1|int_q ;
; 0.316  ; 0.504        ; 0.188          ; Low Pulse Width  ; counter:systemCounter|enARdFF_2:bit0|int_q ; Fall       ; counter:systemCounter|enARdFF_2:bit1|int_q ;
; 0.480  ; 0.480        ; 0.000          ; Low Pulse Width  ; counter:systemCounter|enARdFF_2:bit0|int_q ; Rise       ; systemCounter|bit1|int_q|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter:systemCounter|enARdFF_2:bit0|int_q ; Rise       ; systemCounter|bit0|int_q|q                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter:systemCounter|enARdFF_2:bit0|int_q ; Rise       ; systemCounter|bit0|int_q|q                 ;
; 0.519  ; 0.519        ; 0.000          ; High Pulse Width ; counter:systemCounter|enARdFF_2:bit0|int_q ; Rise       ; systemCounter|bit1|int_q|clk               ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'counter:systemCounter|enARdFF_2:bit1|int_q'                                                                          ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+--------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                      ; Clock Edge ; Target                                     ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+--------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter:systemCounter|enARdFF_2:bit1|int_q ; Fall       ; counter:systemCounter|enARdFF_2:bit2|int_q ;
; 0.263  ; 0.483        ; 0.220          ; High Pulse Width ; counter:systemCounter|enARdFF_2:bit1|int_q ; Fall       ; counter:systemCounter|enARdFF_2:bit2|int_q ;
; 0.326  ; 0.514        ; 0.188          ; Low Pulse Width  ; counter:systemCounter|enARdFF_2:bit1|int_q ; Fall       ; counter:systemCounter|enARdFF_2:bit2|int_q ;
; 0.470  ; 0.470        ; 0.000          ; Low Pulse Width  ; counter:systemCounter|enARdFF_2:bit1|int_q ; Rise       ; systemCounter|bit2|int_q|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter:systemCounter|enARdFF_2:bit1|int_q ; Rise       ; systemCounter|bit1|int_q|q                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter:systemCounter|enARdFF_2:bit1|int_q ; Rise       ; systemCounter|bit1|int_q|q                 ;
; 0.529  ; 0.529        ; 0.000          ; High Pulse Width ; counter:systemCounter|enARdFF_2:bit1|int_q ; Rise       ; systemCounter|bit2|int_q|clk               ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'counter:systemCounter|enARdFF_2:bit2|int_q'                                                                          ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+--------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                      ; Clock Edge ; Target                                     ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+--------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter:systemCounter|enARdFF_2:bit2|int_q ; Fall       ; counter:systemCounter|enARdFF_2:bit3|int_q ;
; 0.205  ; 0.425        ; 0.220          ; High Pulse Width ; counter:systemCounter|enARdFF_2:bit2|int_q ; Fall       ; counter:systemCounter|enARdFF_2:bit3|int_q ;
; 0.387  ; 0.575        ; 0.188          ; Low Pulse Width  ; counter:systemCounter|enARdFF_2:bit2|int_q ; Fall       ; counter:systemCounter|enARdFF_2:bit3|int_q ;
; 0.409  ; 0.409        ; 0.000          ; Low Pulse Width  ; counter:systemCounter|enARdFF_2:bit2|int_q ; Rise       ; systemCounter|bit3|int_q|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter:systemCounter|enARdFF_2:bit2|int_q ; Rise       ; systemCounter|bit2|int_q|q                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter:systemCounter|enARdFF_2:bit2|int_q ; Rise       ; systemCounter|bit2|int_q|q                 ;
; 0.587  ; 0.587        ; 0.000          ; High Pulse Width ; counter:systemCounter|enARdFF_2:bit2|int_q ; Rise       ; systemCounter|bit3|int_q|clk               ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+--------------------------------------------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; carSig        ; clk        ; 2.182 ; 2.512 ; Rise       ; clk             ;
; setWeight[*]  ; clk        ; 4.593 ; 4.892 ; Rise       ; clk             ;
;  setWeight[0] ; clk        ; 4.593 ; 4.892 ; Rise       ; clk             ;
;  setWeight[1] ; clk        ; 4.161 ; 4.516 ; Rise       ; clk             ;
;  setWeight[2] ; clk        ; 3.220 ; 3.533 ; Rise       ; clk             ;
;  setWeight[3] ; clk        ; 3.236 ; 3.543 ; Rise       ; clk             ;
+---------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; carSig        ; clk        ; -1.367 ; -1.698 ; Rise       ; clk             ;
; setWeight[*]  ; clk        ; -2.379 ; -2.689 ; Rise       ; clk             ;
;  setWeight[0] ; clk        ; -3.625 ; -3.953 ; Rise       ; clk             ;
;  setWeight[1] ; clk        ; -3.197 ; -3.461 ; Rise       ; clk             ;
;  setWeight[2] ; clk        ; -2.386 ; -2.689 ; Rise       ; clk             ;
;  setWeight[3] ; clk        ; -2.379 ; -2.748 ; Rise       ; clk             ;
+---------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                      ;
+---------------------+--------------------------------------------+-------+-------+------------+--------------------------------------------+
; Data Port           ; Clock Port                                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference                            ;
+---------------------+--------------------------------------------+-------+-------+------------+--------------------------------------------+
; mainStreetLight[*]  ; clk                                        ; 9.091 ; 8.874 ; Rise       ; clk                                        ;
;  mainStreetLight[0] ; clk                                        ; 8.478 ; 8.308 ; Rise       ; clk                                        ;
;  mainStreetLight[1] ; clk                                        ; 9.091 ; 8.874 ; Rise       ; clk                                        ;
;  mainStreetLight[2] ; clk                                        ; 8.570 ; 8.585 ; Rise       ; clk                                        ;
; shouldReset         ; clk                                        ; 8.372 ; 8.516 ; Rise       ; clk                                        ;
; sideStreetLight[*]  ; clk                                        ; 8.827 ; 8.797 ; Rise       ; clk                                        ;
;  sideStreetLight[0] ; clk                                        ; 8.569 ; 8.585 ; Rise       ; clk                                        ;
;  sideStreetLight[1] ; clk                                        ; 8.827 ; 8.797 ; Rise       ; clk                                        ;
;  sideStreetLight[2] ; clk                                        ; 8.638 ; 8.655 ; Rise       ; clk                                        ;
; state[*]            ; clk                                        ; 7.480 ; 7.469 ; Rise       ; clk                                        ;
;  state[0]           ; clk                                        ; 7.293 ; 7.224 ; Rise       ; clk                                        ;
;  state[1]           ; clk                                        ; 7.306 ; 7.234 ; Rise       ; clk                                        ;
;  state[2]           ; clk                                        ; 7.480 ; 7.469 ; Rise       ; clk                                        ;
; countVal[*]         ; counter:systemCounter|enARdFF_2:bit0|int_q ; 3.982 ;       ; Rise       ; counter:systemCounter|enARdFF_2:bit0|int_q ;
;  countVal[0]        ; counter:systemCounter|enARdFF_2:bit0|int_q ; 3.982 ;       ; Rise       ; counter:systemCounter|enARdFF_2:bit0|int_q ;
; shouldReset         ; counter:systemCounter|enARdFF_2:bit0|int_q ; 3.990 ; 4.114 ; Rise       ; counter:systemCounter|enARdFF_2:bit0|int_q ;
; countVal[*]         ; counter:systemCounter|enARdFF_2:bit0|int_q ;       ; 3.914 ; Fall       ; counter:systemCounter|enARdFF_2:bit0|int_q ;
;  countVal[0]        ; counter:systemCounter|enARdFF_2:bit0|int_q ;       ; 3.914 ; Fall       ; counter:systemCounter|enARdFF_2:bit0|int_q ;
; shouldReset         ; counter:systemCounter|enARdFF_2:bit0|int_q ; 4.047 ; 4.180 ; Fall       ; counter:systemCounter|enARdFF_2:bit0|int_q ;
; countVal[*]         ; counter:systemCounter|enARdFF_2:bit1|int_q ; 4.026 ;       ; Rise       ; counter:systemCounter|enARdFF_2:bit1|int_q ;
;  countVal[1]        ; counter:systemCounter|enARdFF_2:bit1|int_q ; 4.026 ;       ; Rise       ; counter:systemCounter|enARdFF_2:bit1|int_q ;
; shouldReset         ; counter:systemCounter|enARdFF_2:bit1|int_q ; 4.645 ; 4.743 ; Rise       ; counter:systemCounter|enARdFF_2:bit1|int_q ;
; countVal[*]         ; counter:systemCounter|enARdFF_2:bit1|int_q ;       ; 3.944 ; Fall       ; counter:systemCounter|enARdFF_2:bit1|int_q ;
;  countVal[1]        ; counter:systemCounter|enARdFF_2:bit1|int_q ;       ; 3.944 ; Fall       ; counter:systemCounter|enARdFF_2:bit1|int_q ;
; shouldReset         ; counter:systemCounter|enARdFF_2:bit1|int_q ; 4.740 ; 4.802 ; Fall       ; counter:systemCounter|enARdFF_2:bit1|int_q ;
; countVal[*]         ; counter:systemCounter|enARdFF_2:bit2|int_q ; 3.740 ;       ; Rise       ; counter:systemCounter|enARdFF_2:bit2|int_q ;
;  countVal[2]        ; counter:systemCounter|enARdFF_2:bit2|int_q ; 3.740 ;       ; Rise       ; counter:systemCounter|enARdFF_2:bit2|int_q ;
; shouldReset         ; counter:systemCounter|enARdFF_2:bit2|int_q ; 5.202 ; 5.329 ; Rise       ; counter:systemCounter|enARdFF_2:bit2|int_q ;
; countVal[*]         ; counter:systemCounter|enARdFF_2:bit2|int_q ; 5.025 ; 4.954 ; Fall       ; counter:systemCounter|enARdFF_2:bit2|int_q ;
;  countVal[2]        ; counter:systemCounter|enARdFF_2:bit2|int_q ;       ; 3.668 ; Fall       ; counter:systemCounter|enARdFF_2:bit2|int_q ;
;  countVal[3]        ; counter:systemCounter|enARdFF_2:bit2|int_q ; 5.025 ; 4.954 ; Fall       ; counter:systemCounter|enARdFF_2:bit2|int_q ;
; shouldReset         ; counter:systemCounter|enARdFF_2:bit2|int_q ; 6.393 ; 6.528 ; Fall       ; counter:systemCounter|enARdFF_2:bit2|int_q ;
+---------------------+--------------------------------------------+-------+-------+------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                              ;
+---------------------+--------------------------------------------+-------+-------+------------+--------------------------------------------+
; Data Port           ; Clock Port                                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference                            ;
+---------------------+--------------------------------------------+-------+-------+------------+--------------------------------------------+
; mainStreetLight[*]  ; clk                                        ; 7.935 ; 7.850 ; Rise       ; clk                                        ;
;  mainStreetLight[0] ; clk                                        ; 7.970 ; 7.850 ; Rise       ; clk                                        ;
;  mainStreetLight[1] ; clk                                        ; 8.388 ; 8.273 ; Rise       ; clk                                        ;
;  mainStreetLight[2] ; clk                                        ; 7.935 ; 7.853 ; Rise       ; clk                                        ;
; shouldReset         ; clk                                        ; 7.687 ; 7.850 ; Rise       ; clk                                        ;
; sideStreetLight[*]  ; clk                                        ; 7.958 ; 7.838 ; Rise       ; clk                                        ;
;  sideStreetLight[0] ; clk                                        ; 7.958 ; 7.838 ; Rise       ; clk                                        ;
;  sideStreetLight[1] ; clk                                        ; 8.229 ; 8.082 ; Rise       ; clk                                        ;
;  sideStreetLight[2] ; clk                                        ; 8.065 ; 8.204 ; Rise       ; clk                                        ;
; state[*]            ; clk                                        ; 7.048 ; 6.979 ; Rise       ; clk                                        ;
;  state[0]           ; clk                                        ; 7.048 ; 6.979 ; Rise       ; clk                                        ;
;  state[1]           ; clk                                        ; 7.059 ; 6.988 ; Rise       ; clk                                        ;
;  state[2]           ; clk                                        ; 7.228 ; 7.215 ; Rise       ; clk                                        ;
; countVal[*]         ; counter:systemCounter|enARdFF_2:bit0|int_q ; 3.851 ;       ; Rise       ; counter:systemCounter|enARdFF_2:bit0|int_q ;
;  countVal[0]        ; counter:systemCounter|enARdFF_2:bit0|int_q ; 3.851 ;       ; Rise       ; counter:systemCounter|enARdFF_2:bit0|int_q ;
; shouldReset         ; counter:systemCounter|enARdFF_2:bit0|int_q ; 3.854 ; 3.975 ; Rise       ; counter:systemCounter|enARdFF_2:bit0|int_q ;
; countVal[*]         ; counter:systemCounter|enARdFF_2:bit0|int_q ;       ; 3.784 ; Fall       ; counter:systemCounter|enARdFF_2:bit0|int_q ;
;  countVal[0]        ; counter:systemCounter|enARdFF_2:bit0|int_q ;       ; 3.784 ; Fall       ; counter:systemCounter|enARdFF_2:bit0|int_q ;
; shouldReset         ; counter:systemCounter|enARdFF_2:bit0|int_q ; 3.910 ; 4.039 ; Fall       ; counter:systemCounter|enARdFF_2:bit0|int_q ;
; countVal[*]         ; counter:systemCounter|enARdFF_2:bit1|int_q ; 3.892 ;       ; Rise       ; counter:systemCounter|enARdFF_2:bit1|int_q ;
;  countVal[1]        ; counter:systemCounter|enARdFF_2:bit1|int_q ; 3.892 ;       ; Rise       ; counter:systemCounter|enARdFF_2:bit1|int_q ;
; shouldReset         ; counter:systemCounter|enARdFF_2:bit1|int_q ; 4.485 ; 4.579 ; Rise       ; counter:systemCounter|enARdFF_2:bit1|int_q ;
; countVal[*]         ; counter:systemCounter|enARdFF_2:bit1|int_q ;       ; 3.812 ; Fall       ; counter:systemCounter|enARdFF_2:bit1|int_q ;
;  countVal[1]        ; counter:systemCounter|enARdFF_2:bit1|int_q ;       ; 3.812 ; Fall       ; counter:systemCounter|enARdFF_2:bit1|int_q ;
; shouldReset         ; counter:systemCounter|enARdFF_2:bit1|int_q ; 4.575 ; 4.635 ; Fall       ; counter:systemCounter|enARdFF_2:bit1|int_q ;
; countVal[*]         ; counter:systemCounter|enARdFF_2:bit2|int_q ; 3.617 ;       ; Rise       ; counter:systemCounter|enARdFF_2:bit2|int_q ;
;  countVal[2]        ; counter:systemCounter|enARdFF_2:bit2|int_q ; 3.617 ;       ; Rise       ; counter:systemCounter|enARdFF_2:bit2|int_q ;
; shouldReset         ; counter:systemCounter|enARdFF_2:bit2|int_q ; 5.017 ; 5.140 ; Rise       ; counter:systemCounter|enARdFF_2:bit2|int_q ;
; countVal[*]         ; counter:systemCounter|enARdFF_2:bit2|int_q ; 4.840 ; 3.545 ; Fall       ; counter:systemCounter|enARdFF_2:bit2|int_q ;
;  countVal[2]        ; counter:systemCounter|enARdFF_2:bit2|int_q ;       ; 3.545 ; Fall       ; counter:systemCounter|enARdFF_2:bit2|int_q ;
;  countVal[3]        ; counter:systemCounter|enARdFF_2:bit2|int_q ; 4.840 ; 4.770 ; Fall       ; counter:systemCounter|enARdFF_2:bit2|int_q ;
; shouldReset         ; counter:systemCounter|enARdFF_2:bit2|int_q ; 5.114 ; 5.201 ; Fall       ; counter:systemCounter|enARdFF_2:bit2|int_q ;
+---------------------+--------------------------------------------+-------+-------+------------+--------------------------------------------+


+----------------------------------------------------------------+
; Propagation Delay                                              ;
+--------------+-------------+--------+--------+--------+--------+
; Input Port   ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+--------------+-------------+--------+--------+--------+--------+
; carSig       ; shouldReset ;        ; 8.721  ; 8.994  ;        ;
; setWeight[0] ; shouldReset ; 10.316 ; 10.427 ; 10.701 ; 10.739 ;
; setWeight[0] ; sum[0]      ;        ; 6.943  ; 7.211  ;        ;
; setWeight[0] ; sum[1]      ; 7.552  ; 7.450  ; 7.914  ; 7.803  ;
; setWeight[0] ; sum[2]      ; 9.414  ; 9.390  ; 9.773  ; 9.740  ;
; setWeight[0] ; sum[3]      ; 8.608  ; 8.500  ; 8.993  ; 8.798  ;
; setWeight[1] ; shouldReset ; 10.124 ; 10.195 ; 10.429 ; 10.536 ;
; setWeight[1] ; sum[1]      ; 7.585  ; 7.464  ; 7.910  ; 7.871  ;
; setWeight[1] ; sum[2]      ; 9.621  ; 9.637  ; 9.978  ; 9.924  ;
; setWeight[1] ; sum[3]      ; 8.416  ; 8.268  ; 8.721  ; 8.609  ;
; setWeight[2] ; shouldReset ; 9.918  ; 9.998  ; 10.227 ; 10.363 ;
; setWeight[2] ; sum[2]      ; 9.477  ; 9.437  ; 9.786  ; 9.814  ;
; setWeight[2] ; sum[3]      ; 8.035  ; 7.886  ; 8.372  ; 8.214  ;
; setWeight[3] ; shouldReset ; 10.145 ; 10.196 ; 10.441 ; 10.576 ;
; setWeight[3] ; sum[3]      ; 8.437  ; 8.269  ; 8.733  ; 8.649  ;
+--------------+-------------+--------+--------+--------+--------+


+-------------------------------------------------------------+
; Minimum Propagation Delay                                   ;
+--------------+-------------+-------+-------+-------+--------+
; Input Port   ; Output Port ; RR    ; RF    ; FR    ; FF     ;
+--------------+-------------+-------+-------+-------+--------+
; carSig       ; shouldReset ;       ; 8.338 ; 8.594 ;        ;
; setWeight[0] ; shouldReset ; 7.935 ; 8.079 ; 8.294 ; 8.381  ;
; setWeight[0] ; sum[0]      ;       ; 6.706 ; 6.968 ;        ;
; setWeight[0] ; sum[1]      ; 7.293 ; 7.193 ; 7.646 ; 7.538  ;
; setWeight[0] ; sum[2]      ; 9.133 ; 9.112 ; 9.483 ; 9.454  ;
; setWeight[0] ; sum[3]      ; 8.307 ; 8.201 ; 8.683 ; 8.493  ;
; setWeight[1] ; shouldReset ; 8.393 ; 8.451 ; 8.690 ; 8.794  ;
; setWeight[1] ; sum[1]      ; 7.294 ; 7.180 ; 7.617 ; 7.552  ;
; setWeight[1] ; sum[2]      ; 9.332 ; 9.341 ; 9.680 ; 9.626  ;
; setWeight[1] ; sum[3]      ; 8.124 ; 7.980 ; 8.423 ; 8.313  ;
; setWeight[2] ; shouldReset ; 9.278 ; 9.414 ; 9.600 ; 9.744  ;
; setWeight[2] ; sum[2]      ; 9.137 ; 9.150 ; 9.495 ; 9.430  ;
; setWeight[2] ; sum[3]      ; 7.757 ; 7.611 ; 8.087 ; 7.933  ;
; setWeight[3] ; shouldReset ; 9.648 ; 9.725 ; 9.923 ; 10.092 ;
; setWeight[3] ; sum[3]      ; 8.068 ; 7.981 ; 8.435 ; 8.256  ;
+--------------+-------------+-------+-------+-------+--------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                          ;
+-------------+-----------------+--------------------------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                 ; Note                                                          ;
+-------------+-----------------+--------------------------------------------+---------------------------------------------------------------+
; 575.04 MHz  ; 250.0 MHz       ; clk                                        ; limit due to minimum period restriction (max I/O toggle rate) ;
; 1422.48 MHz ; 437.64 MHz      ; counter:systemCounter|enARdFF_2:bit2|int_q ; limit due to minimum period restriction (tmin)                ;
+-------------+-----------------+--------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                  ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; clk                                        ; -0.739 ; -1.645        ;
; counter:systemCounter|enARdFF_2:bit1|int_q ; 0.222  ; 0.000         ;
; counter:systemCounter|enARdFF_2:bit2|int_q ; 0.297  ; 0.000         ;
; counter:systemCounter|enARdFF_2:bit0|int_q ; 0.418  ; 0.000         ;
+--------------------------------------------+--------+---------------+


+---------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                   ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; counter:systemCounter|enARdFF_2:bit1|int_q ; -0.124 ; -0.124        ;
; counter:systemCounter|enARdFF_2:bit0|int_q ; -0.102 ; -0.102        ;
; clk                                        ; -0.041 ; -0.077        ;
; counter:systemCounter|enARdFF_2:bit2|int_q ; 0.398  ; 0.000         ;
+--------------------------------------------+--------+---------------+


+---------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                               ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; counter:systemCounter|enARdFF_2:bit2|int_q ; -4.110 ; -4.110        ;
; counter:systemCounter|enARdFF_2:bit1|int_q ; -3.860 ; -3.860        ;
; counter:systemCounter|enARdFF_2:bit0|int_q ; -3.679 ; -3.679        ;
; clk                                        ; -1.558 ; -1.558        ;
+--------------------------------------------+--------+---------------+


+---------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; clk                                        ; -1.756 ; -1.756        ;
; counter:systemCounter|enARdFF_2:bit0|int_q ; -0.060 ; -0.060        ;
; counter:systemCounter|enARdFF_2:bit1|int_q ; 0.075  ; 0.000         ;
; counter:systemCounter|enARdFF_2:bit2|int_q ; 0.336  ; 0.000         ;
+--------------------------------------------+--------+---------------+


+---------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                    ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; clk                                        ; -3.000 ; -8.140        ;
; counter:systemCounter|enARdFF_2:bit0|int_q ; -1.285 ; -1.285        ;
; counter:systemCounter|enARdFF_2:bit1|int_q ; -1.285 ; -1.285        ;
; counter:systemCounter|enARdFF_2:bit2|int_q ; -1.285 ; -1.285        ;
+--------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                    ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                    ; Launch Clock                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+
; -0.739 ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; clk                                        ; clk         ; 1.000        ; -0.072     ; 1.666      ;
; -0.706 ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; clk                                        ; clk         ; 1.000        ; -0.072     ; 1.633      ;
; -0.606 ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; clk                                        ; clk         ; 1.000        ; -0.072     ; 1.533      ;
; -0.591 ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; clk                                        ; clk         ; 1.000        ; -0.072     ; 1.518      ;
; -0.468 ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; clk                                        ; clk         ; 1.000        ; -0.072     ; 1.395      ;
; -0.457 ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; clk                                        ; clk         ; 1.000        ; -0.072     ; 1.384      ;
; -0.429 ; counter:systemCounter|enARdFF_2:bit1|int_q ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; counter:systemCounter|enARdFF_2:bit1|int_q ; clk         ; 0.500        ; 2.705      ; 3.846      ;
; -0.323 ; counter:systemCounter|enARdFF_2:bit0|int_q ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk         ; 0.500        ; 2.705      ; 3.740      ;
; -0.200 ; counter:systemCounter|enARdFF_2:bit1|int_q ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; counter:systemCounter|enARdFF_2:bit1|int_q ; clk         ; 0.500        ; 2.705      ; 3.617      ;
; -0.189 ; counter:systemCounter|enARdFF_2:bit3|int_q ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; 0.500        ; 1.763      ; 2.451      ;
; -0.164 ; counter:systemCounter|enARdFF_2:bit1|int_q ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; counter:systemCounter|enARdFF_2:bit1|int_q ; clk         ; 0.500        ; 2.705      ; 3.581      ;
; -0.152 ; counter:systemCounter|enARdFF_2:bit3|int_q ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; 0.500        ; 1.763      ; 2.414      ;
; -0.136 ; counter:systemCounter|enARdFF_2:bit2|int_q ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; 0.500        ; 2.705      ; 3.553      ;
; -0.112 ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; clk                                        ; clk         ; 1.000        ; -0.072     ; 1.039      ;
; -0.099 ; counter:systemCounter|enARdFF_2:bit2|int_q ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; 0.500        ; 2.705      ; 3.516      ;
; -0.094 ; counter:systemCounter|enARdFF_2:bit0|int_q ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk         ; 0.500        ; 2.705      ; 3.511      ;
; -0.058 ; counter:systemCounter|enARdFF_2:bit0|int_q ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk         ; 0.500        ; 2.705      ; 3.475      ;
; -0.025 ; counter:systemCounter|enARdFF_2:bit3|int_q ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; 0.500        ; 1.763      ; 2.287      ;
; 0.023  ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk         ; 0.500        ; 2.705      ; 3.394      ;
; 0.027  ; counter:systemCounter|enARdFF_2:bit1|int_q ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; counter:systemCounter|enARdFF_2:bit1|int_q ; clk         ; 1.000        ; 2.705      ; 3.890      ;
; 0.028  ; counter:systemCounter|enARdFF_2:bit2|int_q ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; 0.500        ; 2.705      ; 3.389      ;
; 0.066  ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; clk                                        ; clk         ; 1.000        ; -0.072     ; 0.861      ;
; 0.085  ; counter:systemCounter|enARdFF_2:bit0|int_q ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk         ; 1.000        ; 2.705      ; 3.832      ;
; 0.256  ; counter:systemCounter|enARdFF_2:bit1|int_q ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; counter:systemCounter|enARdFF_2:bit1|int_q ; clk         ; 1.000        ; 2.705      ; 3.661      ;
; 0.264  ; counter:systemCounter|enARdFF_2:bit2|int_q ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; 1.000        ; 2.705      ; 3.653      ;
; 0.268  ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; clk                                        ; clk         ; 1.000        ; -0.072     ; 0.659      ;
; 0.292  ; counter:systemCounter|enARdFF_2:bit1|int_q ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; counter:systemCounter|enARdFF_2:bit1|int_q ; clk         ; 1.000        ; 2.705      ; 3.625      ;
; 0.301  ; counter:systemCounter|enARdFF_2:bit2|int_q ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; 1.000        ; 2.705      ; 3.616      ;
; 0.314  ; counter:systemCounter|enARdFF_2:bit0|int_q ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk         ; 1.000        ; 2.705      ; 3.603      ;
; 0.350  ; counter:systemCounter|enARdFF_2:bit0|int_q ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk         ; 1.000        ; 2.705      ; 3.567      ;
; 0.428  ; counter:systemCounter|enARdFF_2:bit2|int_q ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; 1.000        ; 2.705      ; 3.489      ;
; 0.554  ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk         ; 1.000        ; 2.705      ; 3.363      ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'counter:systemCounter|enARdFF_2:bit1|int_q'                                                                                                                                                           ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                    ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.222 ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; 0.500        ; 1.137      ; 1.647      ;
; 0.690 ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; 1.000        ; 1.137      ; 1.679      ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'counter:systemCounter|enARdFF_2:bit2|int_q'                                                                                                                                                           ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                    ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.297 ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; 1.000        ; -0.039     ; 0.683      ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'counter:systemCounter|enARdFF_2:bit0|int_q'                                                                                                                                                           ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                    ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.418 ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; 0.500        ; 1.112      ; 1.426      ;
; 0.832 ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; 1.000        ; 1.112      ; 1.512      ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'counter:systemCounter|enARdFF_2:bit1|int_q'                                                                                                                                                             ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                    ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; -0.124 ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; 0.000        ; 1.203      ; 1.463      ;
; 0.326  ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; -0.500       ; 1.203      ; 1.413      ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'counter:systemCounter|enARdFF_2:bit0|int_q'                                                                                                                                                             ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                    ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; -0.102 ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; 0.000        ; 1.177      ; 1.459      ;
; 0.315  ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; -0.500       ; 1.177      ; 1.376      ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                     ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                    ; Launch Clock                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+
; -0.041 ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk         ; 0.000        ; 2.805      ; 3.168      ;
; -0.036 ; counter:systemCounter|enARdFF_2:bit2|int_q ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; 0.000        ; 2.805      ; 3.173      ;
; 0.054  ; counter:systemCounter|enARdFF_2:bit2|int_q ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; 0.000        ; 2.805      ; 3.263      ;
; 0.054  ; counter:systemCounter|enARdFF_2:bit0|int_q ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk         ; 0.000        ; 2.805      ; 3.263      ;
; 0.057  ; counter:systemCounter|enARdFF_2:bit0|int_q ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk         ; 0.000        ; 2.805      ; 3.266      ;
; 0.094  ; counter:systemCounter|enARdFF_2:bit1|int_q ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; counter:systemCounter|enARdFF_2:bit1|int_q ; clk         ; 0.000        ; 2.805      ; 3.303      ;
; 0.097  ; counter:systemCounter|enARdFF_2:bit1|int_q ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; counter:systemCounter|enARdFF_2:bit1|int_q ; clk         ; 0.000        ; 2.805      ; 3.306      ;
; 0.150  ; counter:systemCounter|enARdFF_2:bit2|int_q ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; 0.000        ; 2.805      ; 3.359      ;
; 0.282  ; counter:systemCounter|enARdFF_2:bit0|int_q ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk         ; 0.000        ; 2.805      ; 3.491      ;
; 0.322  ; counter:systemCounter|enARdFF_2:bit1|int_q ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; counter:systemCounter|enARdFF_2:bit1|int_q ; clk         ; 0.000        ; 2.805      ; 3.531      ;
; 0.354  ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; clk                                        ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; clk                                        ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.399  ; counter:systemCounter|enARdFF_2:bit3|int_q ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; -0.500       ; 1.918      ; 2.008      ;
; 0.400  ; counter:systemCounter|enARdFF_2:bit2|int_q ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; -0.500       ; 2.805      ; 3.109      ;
; 0.459  ; counter:systemCounter|enARdFF_2:bit0|int_q ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk         ; -0.500       ; 2.805      ; 3.168      ;
; 0.462  ; counter:systemCounter|enARdFF_2:bit0|int_q ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk         ; -0.500       ; 2.805      ; 3.171      ;
; 0.487  ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk         ; -0.500       ; 2.805      ; 3.196      ;
; 0.489  ; counter:systemCounter|enARdFF_2:bit3|int_q ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; -0.500       ; 1.918      ; 2.098      ;
; 0.490  ; counter:systemCounter|enARdFF_2:bit2|int_q ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; -0.500       ; 2.805      ; 3.199      ;
; 0.493  ; counter:systemCounter|enARdFF_2:bit1|int_q ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; counter:systemCounter|enARdFF_2:bit1|int_q ; clk         ; -0.500       ; 2.805      ; 3.202      ;
; 0.496  ; counter:systemCounter|enARdFF_2:bit1|int_q ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; counter:systemCounter|enARdFF_2:bit1|int_q ; clk         ; -0.500       ; 2.805      ; 3.205      ;
; 0.571  ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; clk                                        ; clk         ; 0.000        ; 0.072      ; 0.814      ;
; 0.585  ; counter:systemCounter|enARdFF_2:bit3|int_q ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; -0.500       ; 1.918      ; 2.194      ;
; 0.586  ; counter:systemCounter|enARdFF_2:bit2|int_q ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; -0.500       ; 2.805      ; 3.295      ;
; 0.649  ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; clk                                        ; clk         ; 0.000        ; 0.072      ; 0.892      ;
; 0.687  ; counter:systemCounter|enARdFF_2:bit0|int_q ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk         ; -0.500       ; 2.805      ; 3.396      ;
; 0.721  ; counter:systemCounter|enARdFF_2:bit1|int_q ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; counter:systemCounter|enARdFF_2:bit1|int_q ; clk         ; -0.500       ; 2.805      ; 3.430      ;
; 0.730  ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; clk                                        ; clk         ; 0.000        ; 0.072      ; 0.973      ;
; 0.835  ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; clk                                        ; clk         ; 0.000        ; 0.072      ; 1.078      ;
; 0.877  ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; clk                                        ; clk         ; 0.000        ; 0.072      ; 1.120      ;
; 0.930  ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; clk                                        ; clk         ; 0.000        ; 0.072      ; 1.173      ;
; 1.025  ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; clk                                        ; clk         ; 0.000        ; 0.072      ; 1.268      ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'counter:systemCounter|enARdFF_2:bit2|int_q'                                                                                                                                                            ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                    ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.398 ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; 0.000        ; 0.039      ; 0.608      ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'counter:systemCounter|enARdFF_2:bit2|int_q'                                                                                                                                                         ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                    ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; -4.110 ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; counter:systemCounter|enARdFF_2:bit3|int_q ; clk                                        ; counter:systemCounter|enARdFF_2:bit2|int_q ; 0.500        ; -1.918     ; 2.691      ;
; -3.969 ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; counter:systemCounter|enARdFF_2:bit3|int_q ; clk                                        ; counter:systemCounter|enARdFF_2:bit2|int_q ; 0.500        ; -1.918     ; 2.550      ;
; -3.837 ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; counter:systemCounter|enARdFF_2:bit3|int_q ; clk                                        ; counter:systemCounter|enARdFF_2:bit2|int_q ; 0.500        ; -1.918     ; 2.418      ;
; -1.785 ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; 1.000        ; -0.039     ; 2.765      ;
; -1.229 ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; 0.500        ; 0.887      ; 2.848      ;
; -0.782 ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; 1.000        ; 0.887      ; 2.901      ;
; -0.677 ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; 0.500        ; 0.887      ; 2.296      ;
; -0.243 ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; 1.000        ; 0.887      ; 2.362      ;
; -0.099 ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; 0.500        ; 0.887      ; 1.718      ;
; 0.349  ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; 1.000        ; 0.887      ; 1.770      ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'counter:systemCounter|enARdFF_2:bit1|int_q'                                                                                                                                                         ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                    ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; -3.860 ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk                                        ; counter:systemCounter|enARdFF_2:bit1|int_q ; 0.500        ; -1.668     ; 2.691      ;
; -3.719 ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk                                        ; counter:systemCounter|enARdFF_2:bit1|int_q ; 0.500        ; -1.668     ; 2.550      ;
; -3.587 ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk                                        ; counter:systemCounter|enARdFF_2:bit1|int_q ; 0.500        ; -1.668     ; 2.418      ;
; -1.551 ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; 1.000        ; 0.195      ; 2.765      ;
; -0.979 ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; 0.500        ; 1.137      ; 2.848      ;
; -0.532 ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; 1.000        ; 1.137      ; 2.901      ;
; -0.427 ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; 0.500        ; 1.137      ; 2.296      ;
; 0.007  ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; 1.000        ; 1.137      ; 2.362      ;
; 0.151  ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; 0.500        ; 1.137      ; 1.718      ;
; 0.599  ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; 1.000        ; 1.137      ; 1.770      ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'counter:systemCounter|enARdFF_2:bit0|int_q'                                                                                                                                                         ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                    ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; -3.679 ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; counter:systemCounter|enARdFF_2:bit1|int_q ; clk                                        ; counter:systemCounter|enARdFF_2:bit0|int_q ; 0.500        ; -1.693     ; 2.485      ;
; -3.576 ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; counter:systemCounter|enARdFF_2:bit1|int_q ; clk                                        ; counter:systemCounter|enARdFF_2:bit0|int_q ; 0.500        ; -1.693     ; 2.382      ;
; -3.406 ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; counter:systemCounter|enARdFF_2:bit1|int_q ; clk                                        ; counter:systemCounter|enARdFF_2:bit0|int_q ; 0.500        ; -1.693     ; 2.212      ;
; -1.370 ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; 1.000        ; 0.170      ; 2.559      ;
; -0.798 ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; 0.500        ; 1.112      ; 2.642      ;
; -0.351 ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; 1.000        ; 1.112      ; 2.695      ;
; -0.269 ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; 0.500        ; 1.112      ; 2.113      ;
; 0.150  ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; 1.000        ; 1.112      ; 2.194      ;
; 0.325  ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; 0.500        ; 1.112      ; 1.519      ;
; 0.778  ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; 1.000        ; 1.112      ; 1.566      ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'clk'                                                                                                                                                                 ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                    ; Launch Clock                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+
; -1.558 ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk                                        ; clk         ; 1.000        ; -0.072     ; 2.485      ;
; -1.455 ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk                                        ; clk         ; 1.000        ; -0.072     ; 2.382      ;
; -1.285 ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk                                        ; clk         ; 1.000        ; -0.072     ; 2.212      ;
; -0.297 ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; 0.500        ; 1.763      ; 2.559      ;
; 0.722  ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; 0.500        ; 2.705      ; 2.695      ;
; 1.223  ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; clk         ; 0.500        ; 2.705      ; 2.194      ;
; 1.275  ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; 1.000        ; 2.705      ; 2.642      ;
; 1.804  ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; clk         ; 1.000        ; 2.705      ; 2.113      ;
; 1.851  ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk         ; 0.500        ; 2.705      ; 1.566      ;
; 2.398  ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk         ; 1.000        ; 2.705      ; 1.519      ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'clk'                                                                                                                                                                  ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                    ; Launch Clock                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+
; -1.756 ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk         ; 0.000        ; 2.805      ; 1.453      ;
; -1.208 ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk         ; -0.500       ; 2.805      ; 1.501      ;
; -1.204 ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; clk         ; 0.000        ; 2.805      ; 2.005      ;
; -0.712 ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; 0.000        ; 2.805      ; 2.497      ;
; -0.657 ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; clk         ; -0.500       ; 2.805      ; 2.052      ;
; -0.129 ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; -0.500       ; 2.805      ; 2.580      ;
; 0.760  ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; -0.500       ; 1.918      ; 2.369      ;
; 1.771  ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk                                        ; clk         ; 0.000        ; 0.072      ; 2.014      ;
; 1.855  ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk                                        ; clk         ; 0.000        ; 0.072      ; 2.098      ;
; 2.053  ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk                                        ; clk         ; 0.000        ; 0.072      ; 2.296      ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'counter:systemCounter|enARdFF_2:bit0|int_q'                                                                                                                                                          ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                    ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; -0.060 ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; 0.000        ; 1.177      ; 1.501      ;
; 0.392  ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; -0.500       ; 1.177      ; 1.453      ;
; 0.491  ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; 0.000        ; 1.177      ; 2.052      ;
; 0.944  ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; -0.500       ; 1.177      ; 2.005      ;
; 1.019  ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; 0.000        ; 1.177      ; 2.580      ;
; 1.436  ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; -0.500       ; 1.177      ; 2.497      ;
; 1.908  ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; 0.000        ; 0.290      ; 2.369      ;
; 3.851  ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; counter:systemCounter|enARdFF_2:bit1|int_q ; clk                                        ; counter:systemCounter|enARdFF_2:bit0|int_q ; -0.500       ; -1.528     ; 2.014      ;
; 3.935  ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; counter:systemCounter|enARdFF_2:bit1|int_q ; clk                                        ; counter:systemCounter|enARdFF_2:bit0|int_q ; -0.500       ; -1.528     ; 2.098      ;
; 4.133  ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; counter:systemCounter|enARdFF_2:bit1|int_q ; clk                                        ; counter:systemCounter|enARdFF_2:bit0|int_q ; -0.500       ; -1.528     ; 2.296      ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'counter:systemCounter|enARdFF_2:bit1|int_q'                                                                                                                                                         ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                    ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.075 ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; 0.000        ; 1.203      ; 1.662      ;
; 0.530 ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; -0.500       ; 1.203      ; 1.617      ;
; 0.662 ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; 0.000        ; 1.203      ; 2.249      ;
; 1.100 ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; -0.500       ; 1.203      ; 2.187      ;
; 1.154 ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; 0.000        ; 1.203      ; 2.741      ;
; 1.571 ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; -0.500       ; 1.203      ; 2.658      ;
; 2.043 ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; 0.000        ; 0.316      ; 2.530      ;
; 3.986 ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk                                        ; counter:systemCounter|enARdFF_2:bit1|int_q ; -0.500       ; -1.502     ; 2.175      ;
; 4.106 ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk                                        ; counter:systemCounter|enARdFF_2:bit1|int_q ; -0.500       ; -1.502     ; 2.295      ;
; 4.268 ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk                                        ; counter:systemCounter|enARdFF_2:bit1|int_q ; -0.500       ; -1.502     ; 2.457      ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'counter:systemCounter|enARdFF_2:bit2|int_q'                                                                                                                                                         ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                    ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.336 ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; 0.000        ; 0.942      ; 1.662      ;
; 0.791 ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; -0.500       ; 0.942      ; 1.617      ;
; 0.923 ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; 0.000        ; 0.942      ; 2.249      ;
; 1.361 ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; -0.500       ; 0.942      ; 2.187      ;
; 1.415 ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; 0.000        ; 0.942      ; 2.741      ;
; 1.832 ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; -0.500       ; 0.942      ; 2.658      ;
; 2.320 ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; 0.000        ; 0.039      ; 2.530      ;
; 4.247 ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; counter:systemCounter|enARdFF_2:bit3|int_q ; clk                                        ; counter:systemCounter|enARdFF_2:bit2|int_q ; -0.500       ; -1.763     ; 2.175      ;
; 4.367 ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; counter:systemCounter|enARdFF_2:bit3|int_q ; clk                                        ; counter:systemCounter|enARdFF_2:bit2|int_q ; -0.500       ; -1.763     ; 2.295      ;
; 4.529 ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; counter:systemCounter|enARdFF_2:bit3|int_q ; clk                                        ; counter:systemCounter|enARdFF_2:bit2|int_q ; -0.500       ; -1.763     ; 2.457      ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                     ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk   ; Rise       ; counter:systemCounter|enARdFF_2:bit0|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk   ; Rise       ; lab3:fsmCont|enARdFF_2:Y0|int_q            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk   ; Rise       ; lab3:fsmCont|enARdFF_2:Y1|int_q            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk   ; Rise       ; lab3:fsmCont|enARdFF_2:Y2|int_q            ;
; 0.279  ; 0.465        ; 0.186          ; Low Pulse Width  ; clk   ; Rise       ; counter:systemCounter|enARdFF_2:bit0|int_q ;
; 0.279  ; 0.465        ; 0.186          ; Low Pulse Width  ; clk   ; Rise       ; lab3:fsmCont|enARdFF_2:Y0|int_q            ;
; 0.279  ; 0.465        ; 0.186          ; Low Pulse Width  ; clk   ; Rise       ; lab3:fsmCont|enARdFF_2:Y1|int_q            ;
; 0.279  ; 0.465        ; 0.186          ; Low Pulse Width  ; clk   ; Rise       ; lab3:fsmCont|enARdFF_2:Y2|int_q            ;
; 0.315  ; 0.533        ; 0.218          ; High Pulse Width ; clk   ; Rise       ; counter:systemCounter|enARdFF_2:bit0|int_q ;
; 0.315  ; 0.533        ; 0.218          ; High Pulse Width ; clk   ; Rise       ; lab3:fsmCont|enARdFF_2:Y0|int_q            ;
; 0.315  ; 0.533        ; 0.218          ; High Pulse Width ; clk   ; Rise       ; lab3:fsmCont|enARdFF_2:Y1|int_q            ;
; 0.315  ; 0.533        ; 0.218          ; High Pulse Width ; clk   ; Rise       ; lab3:fsmCont|enARdFF_2:Y2|int_q            ;
; 0.416  ; 0.416        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                ;
; 0.422  ; 0.422        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                  ;
; 0.422  ; 0.422        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|outclk                    ;
; 0.427  ; 0.427        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; fsmCont|Y0|int_q|clk                       ;
; 0.427  ; 0.427        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; fsmCont|Y1|int_q|clk                       ;
; 0.427  ; 0.427        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; fsmCont|Y2|int_q|clk                       ;
; 0.427  ; 0.427        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; systemCounter|bit0|int_q|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                ;
; 0.573  ; 0.573        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; fsmCont|Y0|int_q|clk                       ;
; 0.573  ; 0.573        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; fsmCont|Y1|int_q|clk                       ;
; 0.573  ; 0.573        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; fsmCont|Y2|int_q|clk                       ;
; 0.573  ; 0.573        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; systemCounter|bit0|int_q|clk               ;
; 0.578  ; 0.578        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                  ;
; 0.578  ; 0.578        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|outclk                    ;
; 0.584  ; 0.584        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'counter:systemCounter|enARdFF_2:bit0|int_q'                                                                           ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+--------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                      ; Clock Edge ; Target                                     ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+--------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter:systemCounter|enARdFF_2:bit0|int_q ; Fall       ; counter:systemCounter|enARdFF_2:bit1|int_q ;
; 0.268  ; 0.454        ; 0.186          ; Low Pulse Width  ; counter:systemCounter|enARdFF_2:bit0|int_q ; Fall       ; counter:systemCounter|enARdFF_2:bit1|int_q ;
; 0.327  ; 0.545        ; 0.218          ; High Pulse Width ; counter:systemCounter|enARdFF_2:bit0|int_q ; Fall       ; counter:systemCounter|enARdFF_2:bit1|int_q ;
; 0.482  ; 0.482        ; 0.000          ; High Pulse Width ; counter:systemCounter|enARdFF_2:bit0|int_q ; Rise       ; systemCounter|bit1|int_q|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter:systemCounter|enARdFF_2:bit0|int_q ; Rise       ; systemCounter|bit0|int_q|q                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter:systemCounter|enARdFF_2:bit0|int_q ; Rise       ; systemCounter|bit0|int_q|q                 ;
; 0.518  ; 0.518        ; 0.000          ; Low Pulse Width  ; counter:systemCounter|enARdFF_2:bit0|int_q ; Rise       ; systemCounter|bit1|int_q|clk               ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'counter:systemCounter|enARdFF_2:bit1|int_q'                                                                           ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+--------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                      ; Clock Edge ; Target                                     ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+--------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter:systemCounter|enARdFF_2:bit1|int_q ; Fall       ; counter:systemCounter|enARdFF_2:bit2|int_q ;
; 0.282  ; 0.468        ; 0.186          ; Low Pulse Width  ; counter:systemCounter|enARdFF_2:bit1|int_q ; Fall       ; counter:systemCounter|enARdFF_2:bit2|int_q ;
; 0.313  ; 0.531        ; 0.218          ; High Pulse Width ; counter:systemCounter|enARdFF_2:bit1|int_q ; Fall       ; counter:systemCounter|enARdFF_2:bit2|int_q ;
; 0.496  ; 0.496        ; 0.000          ; High Pulse Width ; counter:systemCounter|enARdFF_2:bit1|int_q ; Rise       ; systemCounter|bit2|int_q|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter:systemCounter|enARdFF_2:bit1|int_q ; Rise       ; systemCounter|bit1|int_q|q                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter:systemCounter|enARdFF_2:bit1|int_q ; Rise       ; systemCounter|bit1|int_q|q                 ;
; 0.504  ; 0.504        ; 0.000          ; Low Pulse Width  ; counter:systemCounter|enARdFF_2:bit1|int_q ; Rise       ; systemCounter|bit2|int_q|clk               ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'counter:systemCounter|enARdFF_2:bit2|int_q'                                                                           ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+--------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                      ; Clock Edge ; Target                                     ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+--------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter:systemCounter|enARdFF_2:bit2|int_q ; Fall       ; counter:systemCounter|enARdFF_2:bit3|int_q ;
; 0.233  ; 0.451        ; 0.218          ; High Pulse Width ; counter:systemCounter|enARdFF_2:bit2|int_q ; Fall       ; counter:systemCounter|enARdFF_2:bit3|int_q ;
; 0.361  ; 0.547        ; 0.186          ; Low Pulse Width  ; counter:systemCounter|enARdFF_2:bit2|int_q ; Fall       ; counter:systemCounter|enARdFF_2:bit3|int_q ;
; 0.423  ; 0.423        ; 0.000          ; Low Pulse Width  ; counter:systemCounter|enARdFF_2:bit2|int_q ; Rise       ; systemCounter|bit3|int_q|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter:systemCounter|enARdFF_2:bit2|int_q ; Rise       ; systemCounter|bit2|int_q|q                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter:systemCounter|enARdFF_2:bit2|int_q ; Rise       ; systemCounter|bit2|int_q|q                 ;
; 0.574  ; 0.574        ; 0.000          ; High Pulse Width ; counter:systemCounter|enARdFF_2:bit2|int_q ; Rise       ; systemCounter|bit3|int_q|clk               ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+--------------------------------------------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; carSig        ; clk        ; 1.887 ; 2.121 ; Rise       ; clk             ;
; setWeight[*]  ; clk        ; 4.157 ; 4.305 ; Rise       ; clk             ;
;  setWeight[0] ; clk        ; 4.157 ; 4.305 ; Rise       ; clk             ;
;  setWeight[1] ; clk        ; 3.741 ; 3.963 ; Rise       ; clk             ;
;  setWeight[2] ; clk        ; 2.882 ; 3.084 ; Rise       ; clk             ;
;  setWeight[3] ; clk        ; 2.897 ; 3.086 ; Rise       ; clk             ;
+---------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; carSig        ; clk        ; -1.177 ; -1.385 ; Rise       ; clk             ;
; setWeight[*]  ; clk        ; -2.070 ; -2.265 ; Rise       ; clk             ;
;  setWeight[0] ; clk        ; -3.224 ; -3.400 ; Rise       ; clk             ;
;  setWeight[1] ; clk        ; -2.814 ; -2.960 ; Rise       ; clk             ;
;  setWeight[2] ; clk        ; -2.074 ; -2.265 ; Rise       ; clk             ;
;  setWeight[3] ; clk        ; -2.070 ; -2.322 ; Rise       ; clk             ;
+---------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                      ;
+---------------------+--------------------------------------------+-------+-------+------------+--------------------------------------------+
; Data Port           ; Clock Port                                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference                            ;
+---------------------+--------------------------------------------+-------+-------+------------+--------------------------------------------+
; mainStreetLight[*]  ; clk                                        ; 8.197 ; 8.031 ; Rise       ; clk                                        ;
;  mainStreetLight[0] ; clk                                        ; 7.628 ; 7.529 ; Rise       ; clk                                        ;
;  mainStreetLight[1] ; clk                                        ; 8.197 ; 8.031 ; Rise       ; clk                                        ;
;  mainStreetLight[2] ; clk                                        ; 7.780 ; 7.700 ; Rise       ; clk                                        ;
; shouldReset         ; clk                                        ; 7.531 ; 7.688 ; Rise       ; clk                                        ;
; sideStreetLight[*]  ; clk                                        ; 8.032 ; 7.890 ; Rise       ; clk                                        ;
;  sideStreetLight[0] ; clk                                        ; 7.782 ; 7.701 ; Rise       ; clk                                        ;
;  sideStreetLight[1] ; clk                                        ; 8.032 ; 7.890 ; Rise       ; clk                                        ;
;  sideStreetLight[2] ; clk                                        ; 7.755 ; 7.877 ; Rise       ; clk                                        ;
; state[*]            ; clk                                        ; 6.764 ; 6.712 ; Rise       ; clk                                        ;
;  state[0]           ; clk                                        ; 6.601 ; 6.485 ; Rise       ; clk                                        ;
;  state[1]           ; clk                                        ; 6.610 ; 6.494 ; Rise       ; clk                                        ;
;  state[2]           ; clk                                        ; 6.764 ; 6.712 ; Rise       ; clk                                        ;
; countVal[*]         ; counter:systemCounter|enARdFF_2:bit0|int_q ; 3.590 ;       ; Rise       ; counter:systemCounter|enARdFF_2:bit0|int_q ;
;  countVal[0]        ; counter:systemCounter|enARdFF_2:bit0|int_q ; 3.590 ;       ; Rise       ; counter:systemCounter|enARdFF_2:bit0|int_q ;
; shouldReset         ; counter:systemCounter|enARdFF_2:bit0|int_q ; 3.555 ; 3.697 ; Rise       ; counter:systemCounter|enARdFF_2:bit0|int_q ;
; countVal[*]         ; counter:systemCounter|enARdFF_2:bit0|int_q ;       ; 3.481 ; Fall       ; counter:systemCounter|enARdFF_2:bit0|int_q ;
;  countVal[0]        ; counter:systemCounter|enARdFF_2:bit0|int_q ;       ; 3.481 ; Fall       ; counter:systemCounter|enARdFF_2:bit0|int_q ;
; shouldReset         ; counter:systemCounter|enARdFF_2:bit0|int_q ; 3.602 ; 3.749 ; Fall       ; counter:systemCounter|enARdFF_2:bit0|int_q ;
; countVal[*]         ; counter:systemCounter|enARdFF_2:bit1|int_q ; 3.611 ;       ; Rise       ; counter:systemCounter|enARdFF_2:bit1|int_q ;
;  countVal[1]        ; counter:systemCounter|enARdFF_2:bit1|int_q ; 3.611 ;       ; Rise       ; counter:systemCounter|enARdFF_2:bit1|int_q ;
; shouldReset         ; counter:systemCounter|enARdFF_2:bit1|int_q ; 4.149 ; 4.275 ; Rise       ; counter:systemCounter|enARdFF_2:bit1|int_q ;
; countVal[*]         ; counter:systemCounter|enARdFF_2:bit1|int_q ;       ; 3.504 ; Fall       ; counter:systemCounter|enARdFF_2:bit1|int_q ;
;  countVal[1]        ; counter:systemCounter|enARdFF_2:bit1|int_q ;       ; 3.504 ; Fall       ; counter:systemCounter|enARdFF_2:bit1|int_q ;
; shouldReset         ; counter:systemCounter|enARdFF_2:bit1|int_q ; 4.230 ; 4.323 ; Fall       ; counter:systemCounter|enARdFF_2:bit1|int_q ;
; countVal[*]         ; counter:systemCounter|enARdFF_2:bit2|int_q ; 3.351 ;       ; Rise       ; counter:systemCounter|enARdFF_2:bit2|int_q ;
;  countVal[2]        ; counter:systemCounter|enARdFF_2:bit2|int_q ; 3.351 ;       ; Rise       ; counter:systemCounter|enARdFF_2:bit2|int_q ;
; shouldReset         ; counter:systemCounter|enARdFF_2:bit2|int_q ; 4.643 ; 4.827 ; Rise       ; counter:systemCounter|enARdFF_2:bit2|int_q ;
; countVal[*]         ; counter:systemCounter|enARdFF_2:bit2|int_q ; 4.510 ; 4.419 ; Fall       ; counter:systemCounter|enARdFF_2:bit2|int_q ;
;  countVal[2]        ; counter:systemCounter|enARdFF_2:bit2|int_q ;       ; 3.258 ; Fall       ; counter:systemCounter|enARdFF_2:bit2|int_q ;
;  countVal[3]        ; counter:systemCounter|enARdFF_2:bit2|int_q ; 4.510 ; 4.419 ; Fall       ; counter:systemCounter|enARdFF_2:bit2|int_q ;
; shouldReset         ; counter:systemCounter|enARdFF_2:bit2|int_q ; 5.711 ; 5.899 ; Fall       ; counter:systemCounter|enARdFF_2:bit2|int_q ;
+---------------------+--------------------------------------------+-------+-------+------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                              ;
+---------------------+--------------------------------------------+-------+-------+------------+--------------------------------------------+
; Data Port           ; Clock Port                                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference                            ;
+---------------------+--------------------------------------------+-------+-------+------------+--------------------------------------------+
; mainStreetLight[*]  ; clk                                        ; 7.155 ; 7.032 ; Rise       ; clk                                        ;
;  mainStreetLight[0] ; clk                                        ; 7.155 ; 7.108 ; Rise       ; clk                                        ;
;  mainStreetLight[1] ; clk                                        ; 7.622 ; 7.408 ; Rise       ; clk                                        ;
;  mainStreetLight[2] ; clk                                        ; 7.201 ; 7.032 ; Rise       ; clk                                        ;
; shouldReset         ; clk                                        ; 6.893 ; 7.073 ; Rise       ; clk                                        ;
; sideStreetLight[*]  ; clk                                        ; 7.144 ; 7.096 ; Rise       ; clk                                        ;
;  sideStreetLight[0] ; clk                                        ; 7.144 ; 7.096 ; Rise       ; clk                                        ;
;  sideStreetLight[1] ; clk                                        ; 7.404 ; 7.315 ; Rise       ; clk                                        ;
;  sideStreetLight[2] ; clk                                        ; 7.303 ; 7.383 ; Rise       ; clk                                        ;
; state[*]            ; clk                                        ; 6.363 ; 6.251 ; Rise       ; clk                                        ;
;  state[0]           ; clk                                        ; 6.363 ; 6.251 ; Rise       ; clk                                        ;
;  state[1]           ; clk                                        ; 6.370 ; 6.258 ; Rise       ; clk                                        ;
;  state[2]           ; clk                                        ; 6.519 ; 6.469 ; Rise       ; clk                                        ;
; countVal[*]         ; counter:systemCounter|enARdFF_2:bit0|int_q ; 3.453 ;       ; Rise       ; counter:systemCounter|enARdFF_2:bit0|int_q ;
;  countVal[0]        ; counter:systemCounter|enARdFF_2:bit0|int_q ; 3.453 ;       ; Rise       ; counter:systemCounter|enARdFF_2:bit0|int_q ;
; shouldReset         ; counter:systemCounter|enARdFF_2:bit0|int_q ; 3.417 ; 3.555 ; Rise       ; counter:systemCounter|enARdFF_2:bit0|int_q ;
; countVal[*]         ; counter:systemCounter|enARdFF_2:bit0|int_q ;       ; 3.347 ; Fall       ; counter:systemCounter|enARdFF_2:bit0|int_q ;
;  countVal[0]        ; counter:systemCounter|enARdFF_2:bit0|int_q ;       ; 3.347 ; Fall       ; counter:systemCounter|enARdFF_2:bit0|int_q ;
; shouldReset         ; counter:systemCounter|enARdFF_2:bit0|int_q ; 3.462 ; 3.605 ; Fall       ; counter:systemCounter|enARdFF_2:bit0|int_q ;
; countVal[*]         ; counter:systemCounter|enARdFF_2:bit1|int_q ; 3.473 ;       ; Rise       ; counter:systemCounter|enARdFF_2:bit1|int_q ;
;  countVal[1]        ; counter:systemCounter|enARdFF_2:bit1|int_q ; 3.473 ;       ; Rise       ; counter:systemCounter|enARdFF_2:bit1|int_q ;
; shouldReset         ; counter:systemCounter|enARdFF_2:bit1|int_q ; 3.987 ; 4.107 ; Rise       ; counter:systemCounter|enARdFF_2:bit1|int_q ;
; countVal[*]         ; counter:systemCounter|enARdFF_2:bit1|int_q ;       ; 3.369 ; Fall       ; counter:systemCounter|enARdFF_2:bit1|int_q ;
;  countVal[1]        ; counter:systemCounter|enARdFF_2:bit1|int_q ;       ; 3.369 ; Fall       ; counter:systemCounter|enARdFF_2:bit1|int_q ;
; shouldReset         ; counter:systemCounter|enARdFF_2:bit1|int_q ; 4.064 ; 4.154 ; Fall       ; counter:systemCounter|enARdFF_2:bit1|int_q ;
; countVal[*]         ; counter:systemCounter|enARdFF_2:bit2|int_q ; 3.221 ;       ; Rise       ; counter:systemCounter|enARdFF_2:bit2|int_q ;
;  countVal[2]        ; counter:systemCounter|enARdFF_2:bit2|int_q ; 3.221 ;       ; Rise       ; counter:systemCounter|enARdFF_2:bit2|int_q ;
; shouldReset         ; counter:systemCounter|enARdFF_2:bit2|int_q ; 4.458 ; 4.636 ; Rise       ; counter:systemCounter|enARdFF_2:bit2|int_q ;
; countVal[*]         ; counter:systemCounter|enARdFF_2:bit2|int_q ; 4.326 ; 3.131 ; Fall       ; counter:systemCounter|enARdFF_2:bit2|int_q ;
;  countVal[2]        ; counter:systemCounter|enARdFF_2:bit2|int_q ;       ; 3.131 ; Fall       ; counter:systemCounter|enARdFF_2:bit2|int_q ;
;  countVal[3]        ; counter:systemCounter|enARdFF_2:bit2|int_q ; 4.326 ; 4.237 ; Fall       ; counter:systemCounter|enARdFF_2:bit2|int_q ;
; shouldReset         ; counter:systemCounter|enARdFF_2:bit2|int_q ; 4.541 ; 4.688 ; Fall       ; counter:systemCounter|enARdFF_2:bit2|int_q ;
+---------------------+--------------------------------------------+-------+-------+------------+--------------------------------------------+


+------------------------------------------------------------+
; Propagation Delay                                          ;
+--------------+-------------+-------+-------+-------+-------+
; Input Port   ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+--------------+-------------+-------+-------+-------+-------+
; carSig       ; shouldReset ;       ; 7.806 ; 7.935 ;       ;
; setWeight[0] ; shouldReset ; 9.258 ; 9.373 ; 9.500 ; 9.599 ;
; setWeight[0] ; sum[0]      ;       ; 6.153 ; 6.334 ;       ;
; setWeight[0] ; sum[1]      ; 6.732 ; 6.623 ; 6.985 ; 6.871 ;
; setWeight[0] ; sum[2]      ; 8.394 ; 8.309 ; 8.622 ; 8.532 ;
; setWeight[0] ; sum[3]      ; 7.719 ; 7.583 ; 7.961 ; 7.751 ;
; setWeight[1] ; shouldReset ; 9.081 ; 9.180 ; 9.270 ; 9.382 ;
; setWeight[1] ; sum[1]      ; 6.760 ; 6.634 ; 6.979 ; 6.932 ;
; setWeight[1] ; sum[2]      ; 8.586 ; 8.536 ; 8.806 ; 8.698 ;
; setWeight[1] ; sum[3]      ; 7.542 ; 7.370 ; 7.731 ; 7.592 ;
; setWeight[2] ; shouldReset ; 8.864 ; 9.003 ; 9.059 ; 9.218 ;
; setWeight[2] ; sum[2]      ; 8.434 ; 8.336 ; 8.629 ; 8.598 ;
; setWeight[2] ; sum[3]      ; 7.174 ; 7.001 ; 7.411 ; 7.233 ;
; setWeight[3] ; shouldReset ; 9.083 ; 9.182 ; 9.271 ; 9.411 ;
; setWeight[3] ; sum[3]      ; 7.544 ; 7.354 ; 7.732 ; 7.621 ;
+--------------+-------------+-------+-------+-------+-------+


+------------------------------------------------------------+
; Minimum Propagation Delay                                  ;
+--------------+-------------+-------+-------+-------+-------+
; Input Port   ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+--------------+-------------+-------+-------+-------+-------+
; carSig       ; shouldReset ;       ; 7.446 ; 7.563 ;       ;
; setWeight[0] ; shouldReset ; 7.073 ; 7.228 ; 7.293 ; 7.395 ;
; setWeight[0] ; sum[0]      ;       ; 5.930 ; 6.105 ;       ;
; setWeight[0] ; sum[1]      ; 6.487 ; 6.381 ; 6.731 ; 6.620 ;
; setWeight[0] ; sum[2]      ; 8.130 ; 8.050 ; 8.350 ; 8.265 ;
; setWeight[0] ; sum[3]      ; 7.436 ; 7.305 ; 7.670 ; 7.467 ;
; setWeight[1] ; shouldReset ; 7.486 ; 7.567 ; 7.653 ; 7.779 ;
; setWeight[1] ; sum[1]      ; 6.483 ; 6.373 ; 6.703 ; 6.635 ;
; setWeight[1] ; sum[2]      ; 8.314 ; 8.259 ; 8.528 ; 8.421 ;
; setWeight[1] ; sum[3]      ; 7.266 ; 7.101 ; 7.451 ; 7.316 ;
; setWeight[2] ; shouldReset ; 8.230 ; 8.454 ; 8.454 ; 8.678 ;
; setWeight[2] ; sum[2]      ; 8.118 ; 8.068 ; 8.358 ; 8.243 ;
; setWeight[2] ; sum[3]      ; 6.914 ; 6.746 ; 7.143 ; 6.970 ;
; setWeight[3] ; shouldReset ; 8.571 ; 8.748 ; 8.741 ; 8.965 ;
; setWeight[3] ; sum[3]      ; 7.198 ; 7.087 ; 7.452 ; 7.257 ;
+--------------+-------------+-------+-------+-------+-------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                 ;
+--------------------------------------------+-------+---------------+
; Clock                                      ; Slack ; End Point TNS ;
+--------------------------------------------+-------+---------------+
; clk                                        ; 0.045 ; 0.000         ;
; counter:systemCounter|enARdFF_2:bit1|int_q ; 0.391 ; 0.000         ;
; counter:systemCounter|enARdFF_2:bit0|int_q ; 0.515 ; 0.000         ;
; counter:systemCounter|enARdFF_2:bit2|int_q ; 0.624 ; 0.000         ;
+--------------------------------------------+-------+---------------+


+---------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                   ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; clk                                        ; -0.245 ; -0.900        ;
; counter:systemCounter|enARdFF_2:bit0|int_q ; -0.146 ; -0.146        ;
; counter:systemCounter|enARdFF_2:bit1|int_q ; -0.113 ; -0.113        ;
; counter:systemCounter|enARdFF_2:bit2|int_q ; 0.206  ; 0.000         ;
+--------------------------------------------+--------+---------------+


+---------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                               ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; counter:systemCounter|enARdFF_2:bit2|int_q ; -2.095 ; -2.095        ;
; counter:systemCounter|enARdFF_2:bit1|int_q ; -1.946 ; -1.946        ;
; counter:systemCounter|enARdFF_2:bit0|int_q ; -1.858 ; -1.858        ;
; clk                                        ; -0.373 ; -0.373        ;
+--------------------------------------------+--------+---------------+


+---------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; clk                                        ; -1.104 ; -1.104        ;
; counter:systemCounter|enARdFF_2:bit0|int_q ; -0.057 ; -0.057        ;
; counter:systemCounter|enARdFF_2:bit1|int_q ; 0.012  ; 0.000         ;
; counter:systemCounter|enARdFF_2:bit2|int_q ; 0.167  ; 0.000         ;
+--------------------------------------------+--------+---------------+


+---------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                    ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; clk                                        ; -3.000 ; -7.244        ;
; counter:systemCounter|enARdFF_2:bit0|int_q ; -1.000 ; -1.000        ;
; counter:systemCounter|enARdFF_2:bit1|int_q ; -1.000 ; -1.000        ;
; counter:systemCounter|enARdFF_2:bit2|int_q ; -1.000 ; -1.000        ;
+--------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                                   ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                    ; Launch Clock                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+
; 0.045 ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; clk                                        ; clk         ; 1.000        ; -0.041     ; 0.901      ;
; 0.074 ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; clk                                        ; clk         ; 1.000        ; -0.041     ; 0.872      ;
; 0.087 ; counter:systemCounter|enARdFF_2:bit1|int_q ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; counter:systemCounter|enARdFF_2:bit1|int_q ; clk         ; 0.500        ; 1.596      ; 2.101      ;
; 0.124 ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; clk                                        ; clk         ; 1.000        ; -0.041     ; 0.822      ;
; 0.139 ; counter:systemCounter|enARdFF_2:bit0|int_q ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk         ; 0.500        ; 1.596      ; 2.049      ;
; 0.140 ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; clk                                        ; clk         ; 1.000        ; -0.041     ; 0.806      ;
; 0.192 ; counter:systemCounter|enARdFF_2:bit1|int_q ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; counter:systemCounter|enARdFF_2:bit1|int_q ; clk         ; 0.500        ; 1.596      ; 1.996      ;
; 0.197 ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; clk                                        ; clk         ; 1.000        ; -0.041     ; 0.749      ;
; 0.201 ; counter:systemCounter|enARdFF_2:bit2|int_q ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; 0.500        ; 1.596      ; 1.987      ;
; 0.212 ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; clk                                        ; clk         ; 1.000        ; -0.041     ; 0.734      ;
; 0.227 ; counter:systemCounter|enARdFF_2:bit1|int_q ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; counter:systemCounter|enARdFF_2:bit1|int_q ; clk         ; 0.500        ; 1.596      ; 1.961      ;
; 0.230 ; counter:systemCounter|enARdFF_2:bit2|int_q ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; 0.500        ; 1.596      ; 1.958      ;
; 0.244 ; counter:systemCounter|enARdFF_2:bit0|int_q ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk         ; 0.500        ; 1.596      ; 1.944      ;
; 0.257 ; counter:systemCounter|enARdFF_2:bit3|int_q ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; 0.500        ; 1.065      ; 1.295      ;
; 0.279 ; counter:systemCounter|enARdFF_2:bit0|int_q ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk         ; 0.500        ; 1.596      ; 1.909      ;
; 0.286 ; counter:systemCounter|enARdFF_2:bit3|int_q ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; 0.500        ; 1.065      ; 1.266      ;
; 0.290 ; counter:systemCounter|enARdFF_2:bit2|int_q ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; 0.500        ; 1.596      ; 1.898      ;
; 0.346 ; counter:systemCounter|enARdFF_2:bit3|int_q ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; 0.500        ; 1.065      ; 1.206      ;
; 0.398 ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; clk                                        ; clk         ; 1.000        ; -0.041     ; 0.548      ;
; 0.411 ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk         ; 0.500        ; 1.596      ; 1.777      ;
; 0.480 ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; clk                                        ; clk         ; 1.000        ; -0.041     ; 0.466      ;
; 0.596 ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; clk                                        ; clk         ; 1.000        ; -0.041     ; 0.350      ;
; 0.652 ; counter:systemCounter|enARdFF_2:bit1|int_q ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; counter:systemCounter|enARdFF_2:bit1|int_q ; clk         ; 1.000        ; 1.596      ; 2.036      ;
; 0.717 ; counter:systemCounter|enARdFF_2:bit0|int_q ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk         ; 1.000        ; 1.596      ; 1.971      ;
; 0.757 ; counter:systemCounter|enARdFF_2:bit1|int_q ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; counter:systemCounter|enARdFF_2:bit1|int_q ; clk         ; 1.000        ; 1.596      ; 1.931      ;
; 0.792 ; counter:systemCounter|enARdFF_2:bit1|int_q ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; counter:systemCounter|enARdFF_2:bit1|int_q ; clk         ; 1.000        ; 1.596      ; 1.896      ;
; 0.822 ; counter:systemCounter|enARdFF_2:bit0|int_q ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk         ; 1.000        ; 1.596      ; 1.866      ;
; 0.831 ; counter:systemCounter|enARdFF_2:bit2|int_q ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; 1.000        ; 1.596      ; 1.857      ;
; 0.857 ; counter:systemCounter|enARdFF_2:bit0|int_q ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk         ; 1.000        ; 1.596      ; 1.831      ;
; 0.860 ; counter:systemCounter|enARdFF_2:bit2|int_q ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; 1.000        ; 1.596      ; 1.828      ;
; 0.920 ; counter:systemCounter|enARdFF_2:bit2|int_q ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; 1.000        ; 1.596      ; 1.768      ;
; 0.933 ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk         ; 1.000        ; 1.596      ; 1.755      ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'counter:systemCounter|enARdFF_2:bit1|int_q'                                                                                                                                                           ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                    ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.391 ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; 0.500        ; 0.647      ; 0.868      ;
; 0.884 ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; 1.000        ; 0.647      ; 0.875      ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'counter:systemCounter|enARdFF_2:bit0|int_q'                                                                                                                                                           ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                    ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.515 ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; 0.500        ; 0.631      ; 0.728      ;
; 1.003 ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; 1.000        ; 0.631      ; 0.740      ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'counter:systemCounter|enARdFF_2:bit2|int_q'                                                                                                                                                           ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                    ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.624 ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; 1.000        ; -0.024     ; 0.359      ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                     ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                    ; Launch Clock                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+
; -0.245 ; counter:systemCounter|enARdFF_2:bit2|int_q ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; 0.000        ; 1.657      ; 1.621      ;
; -0.236 ; counter:systemCounter|enARdFF_2:bit0|int_q ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk         ; 0.000        ; 1.657      ; 1.630      ;
; -0.218 ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk         ; 0.000        ; 1.657      ; 1.648      ;
; -0.214 ; counter:systemCounter|enARdFF_2:bit1|int_q ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; counter:systemCounter|enARdFF_2:bit1|int_q ; clk         ; 0.000        ; 1.657      ; 1.652      ;
; -0.210 ; counter:systemCounter|enARdFF_2:bit0|int_q ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk         ; 0.000        ; 1.657      ; 1.656      ;
; -0.201 ; counter:systemCounter|enARdFF_2:bit2|int_q ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; 0.000        ; 1.657      ; 1.665      ;
; -0.188 ; counter:systemCounter|enARdFF_2:bit1|int_q ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; counter:systemCounter|enARdFF_2:bit1|int_q ; clk         ; 0.000        ; 1.657      ; 1.678      ;
; -0.171 ; counter:systemCounter|enARdFF_2:bit2|int_q ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; 0.000        ; 1.657      ; 1.695      ;
; -0.082 ; counter:systemCounter|enARdFF_2:bit0|int_q ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk         ; 0.000        ; 1.657      ; 1.784      ;
; -0.060 ; counter:systemCounter|enARdFF_2:bit1|int_q ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; counter:systemCounter|enARdFF_2:bit1|int_q ; clk         ; 0.000        ; 1.657      ; 1.806      ;
; 0.182  ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; clk                                        ; clk         ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; clk                                        ; clk         ; 0.000        ; 0.041      ; 0.307      ;
; 0.271  ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; clk                                        ; clk         ; 0.000        ; 0.041      ; 0.396      ;
; 0.273  ; counter:systemCounter|enARdFF_2:bit3|int_q ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; -0.500       ; 1.159      ; 1.036      ;
; 0.302  ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk         ; -0.500       ; 1.657      ; 1.668      ;
; 0.317  ; counter:systemCounter|enARdFF_2:bit3|int_q ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; -0.500       ; 1.159      ; 1.080      ;
; 0.325  ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; clk                                        ; clk         ; 0.000        ; 0.041      ; 0.450      ;
; 0.345  ; counter:systemCounter|enARdFF_2:bit0|int_q ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk         ; -0.500       ; 1.657      ; 1.711      ;
; 0.347  ; counter:systemCounter|enARdFF_2:bit3|int_q ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; -0.500       ; 1.159      ; 1.110      ;
; 0.360  ; counter:systemCounter|enARdFF_2:bit2|int_q ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; -0.500       ; 1.657      ; 1.726      ;
; 0.367  ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; clk                                        ; clk         ; 0.000        ; 0.041      ; 0.492      ;
; 0.371  ; counter:systemCounter|enARdFF_2:bit0|int_q ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk         ; -0.500       ; 1.657      ; 1.737      ;
; 0.381  ; counter:systemCounter|enARdFF_2:bit1|int_q ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; counter:systemCounter|enARdFF_2:bit1|int_q ; clk         ; -0.500       ; 1.657      ; 1.747      ;
; 0.404  ; counter:systemCounter|enARdFF_2:bit2|int_q ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; -0.500       ; 1.657      ; 1.770      ;
; 0.407  ; counter:systemCounter|enARdFF_2:bit1|int_q ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; counter:systemCounter|enARdFF_2:bit1|int_q ; clk         ; -0.500       ; 1.657      ; 1.773      ;
; 0.421  ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; clk                                        ; clk         ; 0.000        ; 0.041      ; 0.546      ;
; 0.432  ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; clk                                        ; clk         ; 0.000        ; 0.041      ; 0.557      ;
; 0.434  ; counter:systemCounter|enARdFF_2:bit2|int_q ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; -0.500       ; 1.657      ; 1.800      ;
; 0.469  ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; clk                                        ; clk         ; 0.000        ; 0.041      ; 0.594      ;
; 0.499  ; counter:systemCounter|enARdFF_2:bit0|int_q ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk         ; -0.500       ; 1.657      ; 1.865      ;
; 0.534  ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; clk                                        ; clk         ; 0.000        ; 0.041      ; 0.659      ;
; 0.535  ; counter:systemCounter|enARdFF_2:bit1|int_q ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; counter:systemCounter|enARdFF_2:bit1|int_q ; clk         ; -0.500       ; 1.657      ; 1.901      ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'counter:systemCounter|enARdFF_2:bit0|int_q'                                                                                                                                                             ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                    ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; -0.146 ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; 0.000        ; 0.670      ; 0.713      ;
; 0.343  ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; -0.500       ; 0.670      ; 0.702      ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'counter:systemCounter|enARdFF_2:bit1|int_q'                                                                                                                                                             ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                    ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; -0.113 ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; 0.000        ; 0.686      ; 0.762      ;
; 0.364  ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; -0.500       ; 0.686      ; 0.739      ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'counter:systemCounter|enARdFF_2:bit2|int_q'                                                                                                                                                            ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                    ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.206 ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; 0.000        ; 0.024      ; 0.314      ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'counter:systemCounter|enARdFF_2:bit2|int_q'                                                                                                                                                         ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                    ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; -2.095 ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; counter:systemCounter|enARdFF_2:bit3|int_q ; clk                                        ; counter:systemCounter|enARdFF_2:bit2|int_q ; 0.500        ; -1.159     ; 1.423      ;
; -2.061 ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; counter:systemCounter|enARdFF_2:bit3|int_q ; clk                                        ; counter:systemCounter|enARdFF_2:bit2|int_q ; 0.500        ; -1.159     ; 1.389      ;
; -1.947 ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; counter:systemCounter|enARdFF_2:bit3|int_q ; clk                                        ; counter:systemCounter|enARdFF_2:bit2|int_q ; 0.500        ; -1.159     ; 1.275      ;
; -0.487 ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; 1.000        ; -0.024     ; 1.470      ;
; -0.395 ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; 0.500        ; 0.498      ; 1.505      ;
; -0.115 ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; 0.500        ; 0.498      ; 1.225      ;
; 0.053  ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; 1.000        ; 0.498      ; 1.557      ;
; 0.196  ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; 0.500        ; 0.498      ; 0.914      ;
; 0.333  ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; 1.000        ; 0.498      ; 1.277      ;
; 0.662  ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; 1.000        ; 0.498      ; 0.948      ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'counter:systemCounter|enARdFF_2:bit1|int_q'                                                                                                                                                         ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                    ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; -1.946 ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk                                        ; counter:systemCounter|enARdFF_2:bit1|int_q ; 0.500        ; -1.010     ; 1.423      ;
; -1.912 ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk                                        ; counter:systemCounter|enARdFF_2:bit1|int_q ; 0.500        ; -1.010     ; 1.389      ;
; -1.798 ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk                                        ; counter:systemCounter|enARdFF_2:bit1|int_q ; 0.500        ; -1.010     ; 1.275      ;
; -0.347 ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; 1.000        ; 0.116      ; 1.470      ;
; -0.246 ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; 0.500        ; 0.647      ; 1.505      ;
; 0.034  ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; 0.500        ; 0.647      ; 1.225      ;
; 0.202  ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; 1.000        ; 0.647      ; 1.557      ;
; 0.345  ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; 0.500        ; 0.647      ; 0.914      ;
; 0.482  ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; 1.000        ; 0.647      ; 1.277      ;
; 0.811  ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; 1.000        ; 0.647      ; 0.948      ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'counter:systemCounter|enARdFF_2:bit0|int_q'                                                                                                                                                         ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                    ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; -1.858 ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; counter:systemCounter|enARdFF_2:bit1|int_q ; clk                                        ; counter:systemCounter|enARdFF_2:bit0|int_q ; 0.500        ; -1.026     ; 1.319      ;
; -1.823 ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; counter:systemCounter|enARdFF_2:bit1|int_q ; clk                                        ; counter:systemCounter|enARdFF_2:bit0|int_q ; 0.500        ; -1.026     ; 1.284      ;
; -1.709 ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; counter:systemCounter|enARdFF_2:bit1|int_q ; clk                                        ; counter:systemCounter|enARdFF_2:bit0|int_q ; 0.500        ; -1.026     ; 1.170      ;
; -0.258 ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; 1.000        ; 0.100      ; 1.365      ;
; -0.157 ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; 0.500        ; 0.631      ; 1.400      ;
; 0.123  ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; 0.500        ; 0.631      ; 1.120      ;
; 0.291  ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; 1.000        ; 0.631      ; 1.452      ;
; 0.434  ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; 0.500        ; 0.631      ; 0.809      ;
; 0.571  ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; 1.000        ; 0.631      ; 1.172      ;
; 0.900  ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; 1.000        ; 0.631      ; 0.843      ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'clk'                                                                                                                                                                 ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                    ; Launch Clock                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+
; -0.373 ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk                                        ; clk         ; 1.000        ; -0.041     ; 1.319      ;
; -0.338 ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk                                        ; clk         ; 1.000        ; -0.041     ; 1.284      ;
; -0.224 ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk                                        ; clk         ; 1.000        ; -0.041     ; 1.170      ;
; 0.187  ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; 0.500        ; 1.065      ; 1.365      ;
; 0.736  ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; 0.500        ; 1.596      ; 1.452      ;
; 1.016  ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; clk         ; 0.500        ; 1.596      ; 1.172      ;
; 1.288  ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; 1.000        ; 1.596      ; 1.400      ;
; 1.345  ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk         ; 0.500        ; 1.596      ; 0.843      ;
; 1.568  ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; clk         ; 1.000        ; 1.596      ; 1.120      ;
; 1.879  ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk         ; 1.000        ; 1.596      ; 0.809      ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'clk'                                                                                                                                                                  ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                    ; Launch Clock                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+
; -1.104 ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk         ; 0.000        ; 1.657      ; 0.762      ;
; -0.825 ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; clk         ; 0.000        ; 1.657      ; 1.041      ;
; -0.581 ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; 0.000        ; 1.657      ; 1.285      ;
; -0.564 ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk         ; -0.500       ; 1.657      ; 0.802      ;
; -0.294 ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; clk         ; -0.500       ; 1.657      ; 1.072      ;
; -0.050 ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; -0.500       ; 1.657      ; 1.316      ;
; 0.453  ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; -0.500       ; 1.159      ; 1.216      ;
; 0.951  ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk                                        ; clk         ; 0.000        ; 0.041      ; 1.076      ;
; 0.968  ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk                                        ; clk         ; 0.000        ; 0.041      ; 1.093      ;
; 1.092  ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk                                        ; clk         ; 0.000        ; 0.041      ; 1.217      ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'counter:systemCounter|enARdFF_2:bit0|int_q'                                                                                                                                                          ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                    ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; -0.057 ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; 0.000        ; 0.670      ; 0.802      ;
; 0.213  ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; 0.000        ; 0.670      ; 1.072      ;
; 0.403  ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; -0.500       ; 0.670      ; 0.762      ;
; 0.457  ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; 0.000        ; 0.670      ; 1.316      ;
; 0.682  ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; -0.500       ; 0.670      ; 1.041      ;
; 0.926  ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; -0.500       ; 0.670      ; 1.285      ;
; 0.960  ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; 0.000        ; 0.172      ; 1.216      ;
; 2.398  ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; counter:systemCounter|enARdFF_2:bit1|int_q ; clk                                        ; counter:systemCounter|enARdFF_2:bit0|int_q ; -0.500       ; -0.926     ; 1.076      ;
; 2.415  ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; counter:systemCounter|enARdFF_2:bit1|int_q ; clk                                        ; counter:systemCounter|enARdFF_2:bit0|int_q ; -0.500       ; -0.926     ; 1.093      ;
; 2.539  ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; counter:systemCounter|enARdFF_2:bit1|int_q ; clk                                        ; counter:systemCounter|enARdFF_2:bit0|int_q ; -0.500       ; -0.926     ; 1.217      ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'counter:systemCounter|enARdFF_2:bit1|int_q'                                                                                                                                                         ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                    ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.012 ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; 0.000        ; 0.686      ; 0.887      ;
; 0.282 ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; 0.000        ; 0.686      ; 1.157      ;
; 0.472 ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; -0.500       ; 0.686      ; 0.847      ;
; 0.526 ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; 0.000        ; 0.686      ; 1.401      ;
; 0.751 ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; -0.500       ; 0.686      ; 1.126      ;
; 0.995 ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; -0.500       ; 0.686      ; 1.370      ;
; 1.029 ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; 0.000        ; 0.188      ; 1.301      ;
; 2.472 ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk                                        ; counter:systemCounter|enARdFF_2:bit1|int_q ; -0.500       ; -0.910     ; 1.166      ;
; 2.484 ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk                                        ; counter:systemCounter|enARdFF_2:bit1|int_q ; -0.500       ; -0.910     ; 1.178      ;
; 2.622 ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk                                        ; counter:systemCounter|enARdFF_2:bit1|int_q ; -0.500       ; -0.910     ; 1.316      ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'counter:systemCounter|enARdFF_2:bit2|int_q'                                                                                                                                                         ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                    ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.167 ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; 0.000        ; 0.531      ; 0.887      ;
; 0.437 ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; 0.000        ; 0.531      ; 1.157      ;
; 0.627 ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; -0.500       ; 0.531      ; 0.847      ;
; 0.681 ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; 0.000        ; 0.531      ; 1.401      ;
; 0.906 ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; -0.500       ; 0.531      ; 1.126      ;
; 1.150 ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; -0.500       ; 0.531      ; 1.370      ;
; 1.193 ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; 0.000        ; 0.024      ; 1.301      ;
; 2.627 ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; counter:systemCounter|enARdFF_2:bit3|int_q ; clk                                        ; counter:systemCounter|enARdFF_2:bit2|int_q ; -0.500       ; -1.065     ; 1.166      ;
; 2.639 ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; counter:systemCounter|enARdFF_2:bit3|int_q ; clk                                        ; counter:systemCounter|enARdFF_2:bit2|int_q ; -0.500       ; -1.065     ; 1.178      ;
; 2.777 ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; counter:systemCounter|enARdFF_2:bit3|int_q ; clk                                        ; counter:systemCounter|enARdFF_2:bit2|int_q ; -0.500       ; -1.065     ; 1.316      ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                     ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; counter:systemCounter|enARdFF_2:bit0|int_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; lab3:fsmCont|enARdFF_2:Y0|int_q            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; lab3:fsmCont|enARdFF_2:Y1|int_q            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; lab3:fsmCont|enARdFF_2:Y2|int_q            ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; counter:systemCounter|enARdFF_2:bit0|int_q ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; lab3:fsmCont|enARdFF_2:Y0|int_q            ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; lab3:fsmCont|enARdFF_2:Y1|int_q            ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; lab3:fsmCont|enARdFF_2:Y2|int_q            ;
; 0.119  ; 0.119        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; fsmCont|Y0|int_q|clk                       ;
; 0.119  ; 0.119        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; fsmCont|Y1|int_q|clk                       ;
; 0.119  ; 0.119        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; fsmCont|Y2|int_q|clk                       ;
; 0.119  ; 0.119        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; systemCounter|bit0|int_q|clk               ;
; 0.120  ; 0.120        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                ;
; 0.133  ; 0.133        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                  ;
; 0.133  ; 0.133        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|outclk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                ;
; 0.658  ; 0.874        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; counter:systemCounter|enARdFF_2:bit0|int_q ;
; 0.658  ; 0.874        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; lab3:fsmCont|enARdFF_2:Y0|int_q            ;
; 0.658  ; 0.874        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; lab3:fsmCont|enARdFF_2:Y1|int_q            ;
; 0.658  ; 0.874        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; lab3:fsmCont|enARdFF_2:Y2|int_q            ;
; 0.866  ; 0.866        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                  ;
; 0.866  ; 0.866        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|outclk                    ;
; 0.880  ; 0.880        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                ;
; 0.880  ; 0.880        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; fsmCont|Y0|int_q|clk                       ;
; 0.880  ; 0.880        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; fsmCont|Y1|int_q|clk                       ;
; 0.880  ; 0.880        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; fsmCont|Y2|int_q|clk                       ;
; 0.880  ; 0.880        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; systemCounter|bit0|int_q|clk               ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'counter:systemCounter|enARdFF_2:bit0|int_q'                                                                           ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+--------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                      ; Clock Edge ; Target                                     ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+--------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; counter:systemCounter|enARdFF_2:bit0|int_q ; Fall       ; counter:systemCounter|enARdFF_2:bit1|int_q ;
; 0.232  ; 0.448        ; 0.216          ; High Pulse Width ; counter:systemCounter|enARdFF_2:bit0|int_q ; Fall       ; counter:systemCounter|enARdFF_2:bit1|int_q ;
; 0.367  ; 0.551        ; 0.184          ; Low Pulse Width  ; counter:systemCounter|enARdFF_2:bit0|int_q ; Fall       ; counter:systemCounter|enARdFF_2:bit1|int_q ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; counter:systemCounter|enARdFF_2:bit0|int_q ; Rise       ; systemCounter|bit1|int_q|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter:systemCounter|enARdFF_2:bit0|int_q ; Rise       ; systemCounter|bit0|int_q|q                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter:systemCounter|enARdFF_2:bit0|int_q ; Rise       ; systemCounter|bit0|int_q|q                 ;
; 0.545  ; 0.545        ; 0.000          ; High Pulse Width ; counter:systemCounter|enARdFF_2:bit0|int_q ; Rise       ; systemCounter|bit1|int_q|clk               ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'counter:systemCounter|enARdFF_2:bit1|int_q'                                                                           ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+--------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                      ; Clock Edge ; Target                                     ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+--------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; counter:systemCounter|enARdFF_2:bit1|int_q ; Fall       ; counter:systemCounter|enARdFF_2:bit2|int_q ;
; 0.224  ; 0.440        ; 0.216          ; High Pulse Width ; counter:systemCounter|enARdFF_2:bit1|int_q ; Fall       ; counter:systemCounter|enARdFF_2:bit2|int_q ;
; 0.375  ; 0.559        ; 0.184          ; Low Pulse Width  ; counter:systemCounter|enARdFF_2:bit1|int_q ; Fall       ; counter:systemCounter|enARdFF_2:bit2|int_q ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; counter:systemCounter|enARdFF_2:bit1|int_q ; Rise       ; systemCounter|bit2|int_q|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter:systemCounter|enARdFF_2:bit1|int_q ; Rise       ; systemCounter|bit1|int_q|q                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter:systemCounter|enARdFF_2:bit1|int_q ; Rise       ; systemCounter|bit1|int_q|q                 ;
; 0.553  ; 0.553        ; 0.000          ; High Pulse Width ; counter:systemCounter|enARdFF_2:bit1|int_q ; Rise       ; systemCounter|bit2|int_q|clk               ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'counter:systemCounter|enARdFF_2:bit2|int_q'                                                                           ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+--------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                      ; Clock Edge ; Target                                     ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+--------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; counter:systemCounter|enARdFF_2:bit2|int_q ; Fall       ; counter:systemCounter|enARdFF_2:bit3|int_q ;
; 0.229  ; 0.445        ; 0.216          ; High Pulse Width ; counter:systemCounter|enARdFF_2:bit2|int_q ; Fall       ; counter:systemCounter|enARdFF_2:bit3|int_q ;
; 0.370  ; 0.554        ; 0.184          ; Low Pulse Width  ; counter:systemCounter|enARdFF_2:bit2|int_q ; Fall       ; counter:systemCounter|enARdFF_2:bit3|int_q ;
; 0.450  ; 0.450        ; 0.000          ; Low Pulse Width  ; counter:systemCounter|enARdFF_2:bit2|int_q ; Rise       ; systemCounter|bit3|int_q|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter:systemCounter|enARdFF_2:bit2|int_q ; Rise       ; systemCounter|bit2|int_q|q                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter:systemCounter|enARdFF_2:bit2|int_q ; Rise       ; systemCounter|bit2|int_q|q                 ;
; 0.548  ; 0.548        ; 0.000          ; High Pulse Width ; counter:systemCounter|enARdFF_2:bit2|int_q ; Rise       ; systemCounter|bit3|int_q|clk               ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+--------------------------------------------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; carSig        ; clk        ; 1.005 ; 1.561 ; Rise       ; clk             ;
; setWeight[*]  ; clk        ; 2.200 ; 2.831 ; Rise       ; clk             ;
;  setWeight[0] ; clk        ; 2.200 ; 2.831 ; Rise       ; clk             ;
;  setWeight[1] ; clk        ; 2.016 ; 2.588 ; Rise       ; clk             ;
;  setWeight[2] ; clk        ; 1.505 ; 2.092 ; Rise       ; clk             ;
;  setWeight[3] ; clk        ; 1.517 ; 2.111 ; Rise       ; clk             ;
+---------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; carSig        ; clk        ; -0.589 ; -1.180 ; Rise       ; clk             ;
; setWeight[*]  ; clk        ; -1.054 ; -1.655 ; Rise       ; clk             ;
;  setWeight[0] ; clk        ; -1.655 ; -2.257 ; Rise       ; clk             ;
;  setWeight[1] ; clk        ; -1.435 ; -2.038 ; Rise       ; clk             ;
;  setWeight[2] ; clk        ; -1.054 ; -1.659 ; Rise       ; clk             ;
;  setWeight[3] ; clk        ; -1.094 ; -1.655 ; Rise       ; clk             ;
+---------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                      ;
+---------------------+--------------------------------------------+-------+-------+------------+--------------------------------------------+
; Data Port           ; Clock Port                                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference                            ;
+---------------------+--------------------------------------------+-------+-------+------------+--------------------------------------------+
; mainStreetLight[*]  ; clk                                        ; 4.809 ; 4.699 ; Rise       ; clk                                        ;
;  mainStreetLight[0] ; clk                                        ; 4.506 ; 4.399 ; Rise       ; clk                                        ;
;  mainStreetLight[1] ; clk                                        ; 4.809 ; 4.699 ; Rise       ; clk                                        ;
;  mainStreetLight[2] ; clk                                        ; 4.462 ; 4.635 ; Rise       ; clk                                        ;
; shouldReset         ; clk                                        ; 4.447 ; 4.436 ; Rise       ; clk                                        ;
; sideStreetLight[*]  ; clk                                        ; 4.676 ; 4.758 ; Rise       ; clk                                        ;
;  sideStreetLight[0] ; clk                                        ; 4.467 ; 4.639 ; Rise       ; clk                                        ;
;  sideStreetLight[1] ; clk                                        ; 4.581 ; 4.758 ; Rise       ; clk                                        ;
;  sideStreetLight[2] ; clk                                        ; 4.676 ; 4.522 ; Rise       ; clk                                        ;
; state[*]            ; clk                                        ; 3.970 ; 4.069 ; Rise       ; clk                                        ;
;  state[0]           ; clk                                        ; 3.843 ; 3.909 ; Rise       ; clk                                        ;
;  state[1]           ; clk                                        ; 3.845 ; 3.911 ; Rise       ; clk                                        ;
;  state[2]           ; clk                                        ; 3.970 ; 4.069 ; Rise       ; clk                                        ;
; countVal[*]         ; counter:systemCounter|enARdFF_2:bit0|int_q ; 2.109 ;       ; Rise       ; counter:systemCounter|enARdFF_2:bit0|int_q ;
;  countVal[0]        ; counter:systemCounter|enARdFF_2:bit0|int_q ; 2.109 ;       ; Rise       ; counter:systemCounter|enARdFF_2:bit0|int_q ;
; shouldReset         ; counter:systemCounter|enARdFF_2:bit0|int_q ; 2.176 ; 2.149 ; Rise       ; counter:systemCounter|enARdFF_2:bit0|int_q ;
; countVal[*]         ; counter:systemCounter|enARdFF_2:bit0|int_q ;       ; 2.171 ; Fall       ; counter:systemCounter|enARdFF_2:bit0|int_q ;
;  countVal[0]        ; counter:systemCounter|enARdFF_2:bit0|int_q ;       ; 2.171 ; Fall       ; counter:systemCounter|enARdFF_2:bit0|int_q ;
; shouldReset         ; counter:systemCounter|enARdFF_2:bit0|int_q ; 2.210 ; 2.190 ; Fall       ; counter:systemCounter|enARdFF_2:bit0|int_q ;
; countVal[*]         ; counter:systemCounter|enARdFF_2:bit1|int_q ; 2.107 ;       ; Rise       ; counter:systemCounter|enARdFF_2:bit1|int_q ;
;  countVal[1]        ; counter:systemCounter|enARdFF_2:bit1|int_q ; 2.107 ;       ; Rise       ; counter:systemCounter|enARdFF_2:bit1|int_q ;
; shouldReset         ; counter:systemCounter|enARdFF_2:bit1|int_q ; 2.487 ; 2.438 ; Rise       ; counter:systemCounter|enARdFF_2:bit1|int_q ;
; countVal[*]         ; counter:systemCounter|enARdFF_2:bit1|int_q ;       ; 2.168 ; Fall       ; counter:systemCounter|enARdFF_2:bit1|int_q ;
;  countVal[1]        ; counter:systemCounter|enARdFF_2:bit1|int_q ;       ; 2.168 ; Fall       ; counter:systemCounter|enARdFF_2:bit1|int_q ;
; shouldReset         ; counter:systemCounter|enARdFF_2:bit1|int_q ; 2.539 ; 2.471 ; Fall       ; counter:systemCounter|enARdFF_2:bit1|int_q ;
; countVal[*]         ; counter:systemCounter|enARdFF_2:bit2|int_q ; 1.962 ;       ; Rise       ; counter:systemCounter|enARdFF_2:bit2|int_q ;
;  countVal[2]        ; counter:systemCounter|enARdFF_2:bit2|int_q ; 1.962 ;       ; Rise       ; counter:systemCounter|enARdFF_2:bit2|int_q ;
; shouldReset         ; counter:systemCounter|enARdFF_2:bit2|int_q ; 2.767 ; 2.692 ; Rise       ; counter:systemCounter|enARdFF_2:bit2|int_q ;
; countVal[*]         ; counter:systemCounter|enARdFF_2:bit2|int_q ; 2.601 ; 2.651 ; Fall       ; counter:systemCounter|enARdFF_2:bit2|int_q ;
;  countVal[2]        ; counter:systemCounter|enARdFF_2:bit2|int_q ;       ; 2.011 ; Fall       ; counter:systemCounter|enARdFF_2:bit2|int_q ;
;  countVal[3]        ; counter:systemCounter|enARdFF_2:bit2|int_q ; 2.601 ; 2.651 ; Fall       ; counter:systemCounter|enARdFF_2:bit2|int_q ;
; shouldReset         ; counter:systemCounter|enARdFF_2:bit2|int_q ; 3.368 ; 3.297 ; Fall       ; counter:systemCounter|enARdFF_2:bit2|int_q ;
+---------------------+--------------------------------------------+-------+-------+------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                              ;
+---------------------+--------------------------------------------+-------+-------+------------+--------------------------------------------+
; Data Port           ; Clock Port                                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference                            ;
+---------------------+--------------------------------------------+-------+-------+------------+--------------------------------------------+
; mainStreetLight[*]  ; clk                                        ; 4.140 ; 4.165 ; Rise       ; clk                                        ;
;  mainStreetLight[0] ; clk                                        ; 4.251 ; 4.165 ; Rise       ; clk                                        ;
;  mainStreetLight[1] ; clk                                        ; 4.354 ; 4.425 ; Rise       ; clk                                        ;
;  mainStreetLight[2] ; clk                                        ; 4.140 ; 4.261 ; Rise       ; clk                                        ;
; shouldReset         ; clk                                        ; 4.114 ; 4.101 ; Rise       ; clk                                        ;
; sideStreetLight[*]  ; clk                                        ; 4.252 ; 4.163 ; Rise       ; clk                                        ;
;  sideStreetLight[0] ; clk                                        ; 4.252 ; 4.163 ; Rise       ; clk                                        ;
;  sideStreetLight[1] ; clk                                        ; 4.304 ; 4.301 ; Rise       ; clk                                        ;
;  sideStreetLight[2] ; clk                                        ; 4.292 ; 4.355 ; Rise       ; clk                                        ;
; state[*]            ; clk                                        ; 3.717 ; 3.781 ; Rise       ; clk                                        ;
;  state[0]           ; clk                                        ; 3.717 ; 3.781 ; Rise       ; clk                                        ;
;  state[1]           ; clk                                        ; 3.719 ; 3.782 ; Rise       ; clk                                        ;
;  state[2]           ; clk                                        ; 3.840 ; 3.935 ; Rise       ; clk                                        ;
; countVal[*]         ; counter:systemCounter|enARdFF_2:bit0|int_q ; 2.045 ;       ; Rise       ; counter:systemCounter|enARdFF_2:bit0|int_q ;
;  countVal[0]        ; counter:systemCounter|enARdFF_2:bit0|int_q ; 2.045 ;       ; Rise       ; counter:systemCounter|enARdFF_2:bit0|int_q ;
; shouldReset         ; counter:systemCounter|enARdFF_2:bit0|int_q ; 2.109 ; 2.081 ; Rise       ; counter:systemCounter|enARdFF_2:bit0|int_q ;
; countVal[*]         ; counter:systemCounter|enARdFF_2:bit0|int_q ;       ; 2.104 ; Fall       ; counter:systemCounter|enARdFF_2:bit0|int_q ;
;  countVal[0]        ; counter:systemCounter|enARdFF_2:bit0|int_q ;       ; 2.104 ; Fall       ; counter:systemCounter|enARdFF_2:bit0|int_q ;
; shouldReset         ; counter:systemCounter|enARdFF_2:bit0|int_q ; 2.142 ; 2.121 ; Fall       ; counter:systemCounter|enARdFF_2:bit0|int_q ;
; countVal[*]         ; counter:systemCounter|enARdFF_2:bit1|int_q ; 2.042 ;       ; Rise       ; counter:systemCounter|enARdFF_2:bit1|int_q ;
;  countVal[1]        ; counter:systemCounter|enARdFF_2:bit1|int_q ; 2.042 ;       ; Rise       ; counter:systemCounter|enARdFF_2:bit1|int_q ;
; shouldReset         ; counter:systemCounter|enARdFF_2:bit1|int_q ; 2.408 ; 2.360 ; Rise       ; counter:systemCounter|enARdFF_2:bit1|int_q ;
; countVal[*]         ; counter:systemCounter|enARdFF_2:bit1|int_q ;       ; 2.100 ; Fall       ; counter:systemCounter|enARdFF_2:bit1|int_q ;
;  countVal[1]        ; counter:systemCounter|enARdFF_2:bit1|int_q ;       ; 2.100 ; Fall       ; counter:systemCounter|enARdFF_2:bit1|int_q ;
; shouldReset         ; counter:systemCounter|enARdFF_2:bit1|int_q ; 2.458 ; 2.391 ; Fall       ; counter:systemCounter|enARdFF_2:bit1|int_q ;
; countVal[*]         ; counter:systemCounter|enARdFF_2:bit2|int_q ; 1.901 ;       ; Rise       ; counter:systemCounter|enARdFF_2:bit2|int_q ;
;  countVal[2]        ; counter:systemCounter|enARdFF_2:bit2|int_q ; 1.901 ;       ; Rise       ; counter:systemCounter|enARdFF_2:bit2|int_q ;
; shouldReset         ; counter:systemCounter|enARdFF_2:bit2|int_q ; 2.676 ; 2.604 ; Rise       ; counter:systemCounter|enARdFF_2:bit2|int_q ;
; countVal[*]         ; counter:systemCounter|enARdFF_2:bit2|int_q ; 2.508 ; 1.949 ; Fall       ; counter:systemCounter|enARdFF_2:bit2|int_q ;
;  countVal[2]        ; counter:systemCounter|enARdFF_2:bit2|int_q ;       ; 1.949 ; Fall       ; counter:systemCounter|enARdFF_2:bit2|int_q ;
;  countVal[3]        ; counter:systemCounter|enARdFF_2:bit2|int_q ; 2.508 ; 2.555 ; Fall       ; counter:systemCounter|enARdFF_2:bit2|int_q ;
; shouldReset         ; counter:systemCounter|enARdFF_2:bit2|int_q ; 2.727 ; 2.635 ; Fall       ; counter:systemCounter|enARdFF_2:bit2|int_q ;
+---------------------+--------------------------------------------+-------+-------+------------+--------------------------------------------+


+------------------------------------------------------------+
; Propagation Delay                                          ;
+--------------+-------------+-------+-------+-------+-------+
; Input Port   ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+--------------+-------------+-------+-------+-------+-------+
; carSig       ; shouldReset ;       ; 4.477 ; 5.124 ;       ;
; setWeight[0] ; shouldReset ; 5.346 ; 5.298 ; 5.943 ; 5.876 ;
; setWeight[0] ; sum[0]      ;       ; 3.635 ; 4.203 ;       ;
; setWeight[0] ; sum[1]      ; 3.934 ; 3.955 ; 4.523 ; 4.537 ;
; setWeight[0] ; sum[2]      ; 5.088 ; 5.176 ; 5.690 ; 5.771 ;
; setWeight[0] ; sum[3]      ; 4.425 ; 4.483 ; 5.052 ; 5.061 ;
; setWeight[1] ; shouldReset ; 5.236 ; 5.188 ; 5.826 ; 5.778 ;
; setWeight[1] ; sum[1]      ; 3.953 ; 3.961 ; 4.511 ; 4.552 ;
; setWeight[1] ; sum[2]      ; 5.175 ; 5.279 ; 5.791 ; 5.854 ;
; setWeight[1] ; sum[3]      ; 4.334 ; 4.373 ; 4.905 ; 4.963 ;
; setWeight[2] ; shouldReset ; 5.123 ; 5.062 ; 5.732 ; 5.671 ;
; setWeight[2] ; sum[2]      ; 5.101 ; 5.176 ; 5.680 ; 5.785 ;
; setWeight[2] ; sum[3]      ; 4.151 ; 4.193 ; 4.719 ; 4.754 ;
; setWeight[3] ; shouldReset ; 5.235 ; 5.187 ; 5.839 ; 5.791 ;
; setWeight[3] ; sum[3]      ; 4.343 ; 4.372 ; 4.914 ; 4.976 ;
+--------------+-------------+-------+-------+-------+-------+


+------------------------------------------------------------+
; Minimum Propagation Delay                                  ;
+--------------+-------------+-------+-------+-------+-------+
; Input Port   ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+--------------+-------------+-------+-------+-------+-------+
; carSig       ; shouldReset ;       ; 4.290 ; 4.921 ;       ;
; setWeight[0] ; shouldReset ; 4.193 ; 4.184 ; 4.796 ; 4.759 ;
; setWeight[0] ; sum[0]      ;       ; 3.516 ; 4.076 ;       ;
; setWeight[0] ; sum[1]      ; 3.803 ; 3.825 ; 4.384 ; 4.399 ;
; setWeight[0] ; sum[2]      ; 4.948 ; 5.035 ; 5.541 ; 5.621 ;
; setWeight[0] ; sum[3]      ; 4.277 ; 4.332 ; 4.894 ; 4.902 ;
; setWeight[1] ; shouldReset ; 4.404 ; 4.344 ; 4.984 ; 4.943 ;
; setWeight[1] ; sum[1]      ; 3.810 ; 3.816 ; 4.358 ; 4.390 ;
; setWeight[1] ; sum[2]      ; 5.032 ; 5.129 ; 5.639 ; 5.699 ;
; setWeight[1] ; sum[3]      ; 4.190 ; 4.227 ; 4.753 ; 4.809 ;
; setWeight[2] ; shouldReset ; 4.863 ; 4.749 ; 5.424 ; 5.310 ;
; setWeight[2] ; sum[2]      ; 4.933 ; 5.031 ; 5.532 ; 5.586 ;
; setWeight[2] ; sum[3]      ; 4.013 ; 4.054 ; 4.574 ; 4.608 ;
; setWeight[3] ; shouldReset ; 5.014 ; 4.900 ; 5.593 ; 5.499 ;
; setWeight[3] ; sum[3]      ; 4.164 ; 4.227 ; 4.763 ; 4.777 ;
+--------------+-------------+-------+-------+-------+-------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                      ;
+---------------------------------------------+--------+--------+----------+---------+---------------------+
; Clock                                       ; Setup  ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------+--------+--------+----------+---------+---------------------+
; Worst-case Slack                            ; -0.942 ; -0.245 ; -4.559   ; -1.927  ; -3.000              ;
;  clk                                        ; -0.942 ; -0.245 ; -1.831   ; -1.927  ; -3.000              ;
;  counter:systemCounter|enARdFF_2:bit0|int_q ; 0.418  ; -0.147 ; -4.094   ; -0.073  ; -1.285              ;
;  counter:systemCounter|enARdFF_2:bit1|int_q ; 0.195  ; -0.145 ; -4.275   ; 0.012   ; -1.285              ;
;  counter:systemCounter|enARdFF_2:bit2|int_q ; 0.210  ; 0.206  ; -4.559   ; 0.167   ; -1.285              ;
; Design-wide TNS                             ; -2.095 ; -1.159 ; -14.759  ; -2.0    ; -11.995             ;
;  clk                                        ; -2.095 ; -0.900 ; -1.831   ; -1.927  ; -8.140              ;
;  counter:systemCounter|enARdFF_2:bit0|int_q ; 0.000  ; -0.147 ; -4.094   ; -0.073  ; -1.285              ;
;  counter:systemCounter|enARdFF_2:bit1|int_q ; 0.000  ; -0.145 ; -4.275   ; 0.000   ; -1.285              ;
;  counter:systemCounter|enARdFF_2:bit2|int_q ; 0.000  ; 0.000  ; -4.559   ; 0.000   ; -1.285              ;
+---------------------------------------------+--------+--------+----------+---------+---------------------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; carSig        ; clk        ; 2.182 ; 2.512 ; Rise       ; clk             ;
; setWeight[*]  ; clk        ; 4.593 ; 4.892 ; Rise       ; clk             ;
;  setWeight[0] ; clk        ; 4.593 ; 4.892 ; Rise       ; clk             ;
;  setWeight[1] ; clk        ; 4.161 ; 4.516 ; Rise       ; clk             ;
;  setWeight[2] ; clk        ; 3.220 ; 3.533 ; Rise       ; clk             ;
;  setWeight[3] ; clk        ; 3.236 ; 3.543 ; Rise       ; clk             ;
+---------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; carSig        ; clk        ; -0.589 ; -1.180 ; Rise       ; clk             ;
; setWeight[*]  ; clk        ; -1.054 ; -1.655 ; Rise       ; clk             ;
;  setWeight[0] ; clk        ; -1.655 ; -2.257 ; Rise       ; clk             ;
;  setWeight[1] ; clk        ; -1.435 ; -2.038 ; Rise       ; clk             ;
;  setWeight[2] ; clk        ; -1.054 ; -1.659 ; Rise       ; clk             ;
;  setWeight[3] ; clk        ; -1.094 ; -1.655 ; Rise       ; clk             ;
+---------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                      ;
+---------------------+--------------------------------------------+-------+-------+------------+--------------------------------------------+
; Data Port           ; Clock Port                                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference                            ;
+---------------------+--------------------------------------------+-------+-------+------------+--------------------------------------------+
; mainStreetLight[*]  ; clk                                        ; 9.091 ; 8.874 ; Rise       ; clk                                        ;
;  mainStreetLight[0] ; clk                                        ; 8.478 ; 8.308 ; Rise       ; clk                                        ;
;  mainStreetLight[1] ; clk                                        ; 9.091 ; 8.874 ; Rise       ; clk                                        ;
;  mainStreetLight[2] ; clk                                        ; 8.570 ; 8.585 ; Rise       ; clk                                        ;
; shouldReset         ; clk                                        ; 8.372 ; 8.516 ; Rise       ; clk                                        ;
; sideStreetLight[*]  ; clk                                        ; 8.827 ; 8.797 ; Rise       ; clk                                        ;
;  sideStreetLight[0] ; clk                                        ; 8.569 ; 8.585 ; Rise       ; clk                                        ;
;  sideStreetLight[1] ; clk                                        ; 8.827 ; 8.797 ; Rise       ; clk                                        ;
;  sideStreetLight[2] ; clk                                        ; 8.638 ; 8.655 ; Rise       ; clk                                        ;
; state[*]            ; clk                                        ; 7.480 ; 7.469 ; Rise       ; clk                                        ;
;  state[0]           ; clk                                        ; 7.293 ; 7.224 ; Rise       ; clk                                        ;
;  state[1]           ; clk                                        ; 7.306 ; 7.234 ; Rise       ; clk                                        ;
;  state[2]           ; clk                                        ; 7.480 ; 7.469 ; Rise       ; clk                                        ;
; countVal[*]         ; counter:systemCounter|enARdFF_2:bit0|int_q ; 3.982 ;       ; Rise       ; counter:systemCounter|enARdFF_2:bit0|int_q ;
;  countVal[0]        ; counter:systemCounter|enARdFF_2:bit0|int_q ; 3.982 ;       ; Rise       ; counter:systemCounter|enARdFF_2:bit0|int_q ;
; shouldReset         ; counter:systemCounter|enARdFF_2:bit0|int_q ; 3.990 ; 4.114 ; Rise       ; counter:systemCounter|enARdFF_2:bit0|int_q ;
; countVal[*]         ; counter:systemCounter|enARdFF_2:bit0|int_q ;       ; 3.914 ; Fall       ; counter:systemCounter|enARdFF_2:bit0|int_q ;
;  countVal[0]        ; counter:systemCounter|enARdFF_2:bit0|int_q ;       ; 3.914 ; Fall       ; counter:systemCounter|enARdFF_2:bit0|int_q ;
; shouldReset         ; counter:systemCounter|enARdFF_2:bit0|int_q ; 4.047 ; 4.180 ; Fall       ; counter:systemCounter|enARdFF_2:bit0|int_q ;
; countVal[*]         ; counter:systemCounter|enARdFF_2:bit1|int_q ; 4.026 ;       ; Rise       ; counter:systemCounter|enARdFF_2:bit1|int_q ;
;  countVal[1]        ; counter:systemCounter|enARdFF_2:bit1|int_q ; 4.026 ;       ; Rise       ; counter:systemCounter|enARdFF_2:bit1|int_q ;
; shouldReset         ; counter:systemCounter|enARdFF_2:bit1|int_q ; 4.645 ; 4.743 ; Rise       ; counter:systemCounter|enARdFF_2:bit1|int_q ;
; countVal[*]         ; counter:systemCounter|enARdFF_2:bit1|int_q ;       ; 3.944 ; Fall       ; counter:systemCounter|enARdFF_2:bit1|int_q ;
;  countVal[1]        ; counter:systemCounter|enARdFF_2:bit1|int_q ;       ; 3.944 ; Fall       ; counter:systemCounter|enARdFF_2:bit1|int_q ;
; shouldReset         ; counter:systemCounter|enARdFF_2:bit1|int_q ; 4.740 ; 4.802 ; Fall       ; counter:systemCounter|enARdFF_2:bit1|int_q ;
; countVal[*]         ; counter:systemCounter|enARdFF_2:bit2|int_q ; 3.740 ;       ; Rise       ; counter:systemCounter|enARdFF_2:bit2|int_q ;
;  countVal[2]        ; counter:systemCounter|enARdFF_2:bit2|int_q ; 3.740 ;       ; Rise       ; counter:systemCounter|enARdFF_2:bit2|int_q ;
; shouldReset         ; counter:systemCounter|enARdFF_2:bit2|int_q ; 5.202 ; 5.329 ; Rise       ; counter:systemCounter|enARdFF_2:bit2|int_q ;
; countVal[*]         ; counter:systemCounter|enARdFF_2:bit2|int_q ; 5.025 ; 4.954 ; Fall       ; counter:systemCounter|enARdFF_2:bit2|int_q ;
;  countVal[2]        ; counter:systemCounter|enARdFF_2:bit2|int_q ;       ; 3.668 ; Fall       ; counter:systemCounter|enARdFF_2:bit2|int_q ;
;  countVal[3]        ; counter:systemCounter|enARdFF_2:bit2|int_q ; 5.025 ; 4.954 ; Fall       ; counter:systemCounter|enARdFF_2:bit2|int_q ;
; shouldReset         ; counter:systemCounter|enARdFF_2:bit2|int_q ; 6.393 ; 6.528 ; Fall       ; counter:systemCounter|enARdFF_2:bit2|int_q ;
+---------------------+--------------------------------------------+-------+-------+------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                              ;
+---------------------+--------------------------------------------+-------+-------+------------+--------------------------------------------+
; Data Port           ; Clock Port                                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference                            ;
+---------------------+--------------------------------------------+-------+-------+------------+--------------------------------------------+
; mainStreetLight[*]  ; clk                                        ; 4.140 ; 4.165 ; Rise       ; clk                                        ;
;  mainStreetLight[0] ; clk                                        ; 4.251 ; 4.165 ; Rise       ; clk                                        ;
;  mainStreetLight[1] ; clk                                        ; 4.354 ; 4.425 ; Rise       ; clk                                        ;
;  mainStreetLight[2] ; clk                                        ; 4.140 ; 4.261 ; Rise       ; clk                                        ;
; shouldReset         ; clk                                        ; 4.114 ; 4.101 ; Rise       ; clk                                        ;
; sideStreetLight[*]  ; clk                                        ; 4.252 ; 4.163 ; Rise       ; clk                                        ;
;  sideStreetLight[0] ; clk                                        ; 4.252 ; 4.163 ; Rise       ; clk                                        ;
;  sideStreetLight[1] ; clk                                        ; 4.304 ; 4.301 ; Rise       ; clk                                        ;
;  sideStreetLight[2] ; clk                                        ; 4.292 ; 4.355 ; Rise       ; clk                                        ;
; state[*]            ; clk                                        ; 3.717 ; 3.781 ; Rise       ; clk                                        ;
;  state[0]           ; clk                                        ; 3.717 ; 3.781 ; Rise       ; clk                                        ;
;  state[1]           ; clk                                        ; 3.719 ; 3.782 ; Rise       ; clk                                        ;
;  state[2]           ; clk                                        ; 3.840 ; 3.935 ; Rise       ; clk                                        ;
; countVal[*]         ; counter:systemCounter|enARdFF_2:bit0|int_q ; 2.045 ;       ; Rise       ; counter:systemCounter|enARdFF_2:bit0|int_q ;
;  countVal[0]        ; counter:systemCounter|enARdFF_2:bit0|int_q ; 2.045 ;       ; Rise       ; counter:systemCounter|enARdFF_2:bit0|int_q ;
; shouldReset         ; counter:systemCounter|enARdFF_2:bit0|int_q ; 2.109 ; 2.081 ; Rise       ; counter:systemCounter|enARdFF_2:bit0|int_q ;
; countVal[*]         ; counter:systemCounter|enARdFF_2:bit0|int_q ;       ; 2.104 ; Fall       ; counter:systemCounter|enARdFF_2:bit0|int_q ;
;  countVal[0]        ; counter:systemCounter|enARdFF_2:bit0|int_q ;       ; 2.104 ; Fall       ; counter:systemCounter|enARdFF_2:bit0|int_q ;
; shouldReset         ; counter:systemCounter|enARdFF_2:bit0|int_q ; 2.142 ; 2.121 ; Fall       ; counter:systemCounter|enARdFF_2:bit0|int_q ;
; countVal[*]         ; counter:systemCounter|enARdFF_2:bit1|int_q ; 2.042 ;       ; Rise       ; counter:systemCounter|enARdFF_2:bit1|int_q ;
;  countVal[1]        ; counter:systemCounter|enARdFF_2:bit1|int_q ; 2.042 ;       ; Rise       ; counter:systemCounter|enARdFF_2:bit1|int_q ;
; shouldReset         ; counter:systemCounter|enARdFF_2:bit1|int_q ; 2.408 ; 2.360 ; Rise       ; counter:systemCounter|enARdFF_2:bit1|int_q ;
; countVal[*]         ; counter:systemCounter|enARdFF_2:bit1|int_q ;       ; 2.100 ; Fall       ; counter:systemCounter|enARdFF_2:bit1|int_q ;
;  countVal[1]        ; counter:systemCounter|enARdFF_2:bit1|int_q ;       ; 2.100 ; Fall       ; counter:systemCounter|enARdFF_2:bit1|int_q ;
; shouldReset         ; counter:systemCounter|enARdFF_2:bit1|int_q ; 2.458 ; 2.391 ; Fall       ; counter:systemCounter|enARdFF_2:bit1|int_q ;
; countVal[*]         ; counter:systemCounter|enARdFF_2:bit2|int_q ; 1.901 ;       ; Rise       ; counter:systemCounter|enARdFF_2:bit2|int_q ;
;  countVal[2]        ; counter:systemCounter|enARdFF_2:bit2|int_q ; 1.901 ;       ; Rise       ; counter:systemCounter|enARdFF_2:bit2|int_q ;
; shouldReset         ; counter:systemCounter|enARdFF_2:bit2|int_q ; 2.676 ; 2.604 ; Rise       ; counter:systemCounter|enARdFF_2:bit2|int_q ;
; countVal[*]         ; counter:systemCounter|enARdFF_2:bit2|int_q ; 2.508 ; 1.949 ; Fall       ; counter:systemCounter|enARdFF_2:bit2|int_q ;
;  countVal[2]        ; counter:systemCounter|enARdFF_2:bit2|int_q ;       ; 1.949 ; Fall       ; counter:systemCounter|enARdFF_2:bit2|int_q ;
;  countVal[3]        ; counter:systemCounter|enARdFF_2:bit2|int_q ; 2.508 ; 2.555 ; Fall       ; counter:systemCounter|enARdFF_2:bit2|int_q ;
; shouldReset         ; counter:systemCounter|enARdFF_2:bit2|int_q ; 2.727 ; 2.635 ; Fall       ; counter:systemCounter|enARdFF_2:bit2|int_q ;
+---------------------+--------------------------------------------+-------+-------+------------+--------------------------------------------+


+----------------------------------------------------------------+
; Propagation Delay                                              ;
+--------------+-------------+--------+--------+--------+--------+
; Input Port   ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+--------------+-------------+--------+--------+--------+--------+
; carSig       ; shouldReset ;        ; 8.721  ; 8.994  ;        ;
; setWeight[0] ; shouldReset ; 10.316 ; 10.427 ; 10.701 ; 10.739 ;
; setWeight[0] ; sum[0]      ;        ; 6.943  ; 7.211  ;        ;
; setWeight[0] ; sum[1]      ; 7.552  ; 7.450  ; 7.914  ; 7.803  ;
; setWeight[0] ; sum[2]      ; 9.414  ; 9.390  ; 9.773  ; 9.740  ;
; setWeight[0] ; sum[3]      ; 8.608  ; 8.500  ; 8.993  ; 8.798  ;
; setWeight[1] ; shouldReset ; 10.124 ; 10.195 ; 10.429 ; 10.536 ;
; setWeight[1] ; sum[1]      ; 7.585  ; 7.464  ; 7.910  ; 7.871  ;
; setWeight[1] ; sum[2]      ; 9.621  ; 9.637  ; 9.978  ; 9.924  ;
; setWeight[1] ; sum[3]      ; 8.416  ; 8.268  ; 8.721  ; 8.609  ;
; setWeight[2] ; shouldReset ; 9.918  ; 9.998  ; 10.227 ; 10.363 ;
; setWeight[2] ; sum[2]      ; 9.477  ; 9.437  ; 9.786  ; 9.814  ;
; setWeight[2] ; sum[3]      ; 8.035  ; 7.886  ; 8.372  ; 8.214  ;
; setWeight[3] ; shouldReset ; 10.145 ; 10.196 ; 10.441 ; 10.576 ;
; setWeight[3] ; sum[3]      ; 8.437  ; 8.269  ; 8.733  ; 8.649  ;
+--------------+-------------+--------+--------+--------+--------+


+------------------------------------------------------------+
; Minimum Propagation Delay                                  ;
+--------------+-------------+-------+-------+-------+-------+
; Input Port   ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+--------------+-------------+-------+-------+-------+-------+
; carSig       ; shouldReset ;       ; 4.290 ; 4.921 ;       ;
; setWeight[0] ; shouldReset ; 4.193 ; 4.184 ; 4.796 ; 4.759 ;
; setWeight[0] ; sum[0]      ;       ; 3.516 ; 4.076 ;       ;
; setWeight[0] ; sum[1]      ; 3.803 ; 3.825 ; 4.384 ; 4.399 ;
; setWeight[0] ; sum[2]      ; 4.948 ; 5.035 ; 5.541 ; 5.621 ;
; setWeight[0] ; sum[3]      ; 4.277 ; 4.332 ; 4.894 ; 4.902 ;
; setWeight[1] ; shouldReset ; 4.404 ; 4.344 ; 4.984 ; 4.943 ;
; setWeight[1] ; sum[1]      ; 3.810 ; 3.816 ; 4.358 ; 4.390 ;
; setWeight[1] ; sum[2]      ; 5.032 ; 5.129 ; 5.639 ; 5.699 ;
; setWeight[1] ; sum[3]      ; 4.190 ; 4.227 ; 4.753 ; 4.809 ;
; setWeight[2] ; shouldReset ; 4.863 ; 4.749 ; 5.424 ; 5.310 ;
; setWeight[2] ; sum[2]      ; 4.933 ; 5.031 ; 5.532 ; 5.586 ;
; setWeight[2] ; sum[3]      ; 4.013 ; 4.054 ; 4.574 ; 4.608 ;
; setWeight[3] ; shouldReset ; 5.014 ; 4.900 ; 5.593 ; 5.499 ;
; setWeight[3] ; sum[3]      ; 4.164 ; 4.227 ; 4.763 ; 4.777 ;
+--------------+-------------+-------+-------+-------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+--------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; mainStreetLight[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mainStreetLight[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mainStreetLight[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sideStreetLight[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sideStreetLight[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sideStreetLight[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; state[0]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; state[1]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; state[2]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; shouldReset        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; countVal[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; countVal[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; countVal[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; countVal[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sum[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sum[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sum[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sum[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+--------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; carSig                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; setWeight[0]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; setWeight[1]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; setWeight[2]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; setWeight[3]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; reset                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; mainStreetLight[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; mainStreetLight[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; mainStreetLight[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; sideStreetLight[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; sideStreetLight[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; sideStreetLight[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; state[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; state[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; state[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; shouldReset        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; countVal[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; countVal[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; countVal[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; countVal[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; sum[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; sum[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; sum[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; sum[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; mainStreetLight[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; mainStreetLight[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; mainStreetLight[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; sideStreetLight[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; sideStreetLight[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; sideStreetLight[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; state[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; state[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; state[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; shouldReset        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; countVal[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; countVal[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; countVal[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; countVal[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; sum[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; sum[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; sum[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; sum[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; mainStreetLight[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; mainStreetLight[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; mainStreetLight[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sideStreetLight[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sideStreetLight[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sideStreetLight[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; state[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; state[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; state[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; shouldReset        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; countVal[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; countVal[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; countVal[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; countVal[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sum[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sum[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sum[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; sum[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                     ;
+--------------------------------------------+--------------------------------------------+----------+----------+----------+----------+
; From Clock                                 ; To Clock                                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------+--------------------------------------------+----------+----------+----------+----------+
; clk                                        ; clk                                        ; 16       ; 0        ; 0        ; 0        ;
; counter:systemCounter|enARdFF_2:bit0|int_q ; clk                                        ; 4        ; 4        ; 0        ; 0        ;
; counter:systemCounter|enARdFF_2:bit1|int_q ; clk                                        ; 3        ; 3        ; 0        ; 0        ;
; counter:systemCounter|enARdFF_2:bit2|int_q ; clk                                        ; 3        ; 6        ; 0        ; 0        ;
; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; 0        ; 0        ; 1        ; 1        ;
; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; 0        ; 0        ; 1        ; 1        ;
; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; 0        ; 0        ; 0        ; 1        ;
+--------------------------------------------+--------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                      ;
+--------------------------------------------+--------------------------------------------+----------+----------+----------+----------+
; From Clock                                 ; To Clock                                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------+--------------------------------------------+----------+----------+----------+----------+
; clk                                        ; clk                                        ; 16       ; 0        ; 0        ; 0        ;
; counter:systemCounter|enARdFF_2:bit0|int_q ; clk                                        ; 4        ; 4        ; 0        ; 0        ;
; counter:systemCounter|enARdFF_2:bit1|int_q ; clk                                        ; 3        ; 3        ; 0        ; 0        ;
; counter:systemCounter|enARdFF_2:bit2|int_q ; clk                                        ; 3        ; 6        ; 0        ; 0        ;
; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; 0        ; 0        ; 1        ; 1        ;
; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; 0        ; 0        ; 1        ; 1        ;
; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; 0        ; 0        ; 0        ; 1        ;
+--------------------------------------------+--------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                  ;
+--------------------------------------------+--------------------------------------------+----------+----------+----------+----------+
; From Clock                                 ; To Clock                                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------+--------------------------------------------+----------+----------+----------+----------+
; clk                                        ; clk                                        ; 3        ; 0        ; 0        ; 0        ;
; counter:systemCounter|enARdFF_2:bit0|int_q ; clk                                        ; 1        ; 1        ; 0        ; 0        ;
; counter:systemCounter|enARdFF_2:bit1|int_q ; clk                                        ; 1        ; 1        ; 0        ; 0        ;
; counter:systemCounter|enARdFF_2:bit2|int_q ; clk                                        ; 1        ; 2        ; 0        ; 0        ;
; clk                                        ; counter:systemCounter|enARdFF_2:bit0|int_q ; 0        ; 0        ; 3        ; 0        ;
; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; 0        ; 0        ; 1        ; 1        ;
; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; 0        ; 0        ; 1        ; 1        ;
; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; 0        ; 0        ; 1        ; 2        ;
; clk                                        ; counter:systemCounter|enARdFF_2:bit1|int_q ; 0        ; 0        ; 3        ; 0        ;
; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; 0        ; 0        ; 1        ; 1        ;
; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; 0        ; 0        ; 1        ; 1        ;
; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; 0        ; 0        ; 1        ; 2        ;
; clk                                        ; counter:systemCounter|enARdFF_2:bit2|int_q ; 0        ; 0        ; 3        ; 0        ;
; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; 0        ; 0        ; 1        ; 1        ;
; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; 0        ; 0        ; 1        ; 1        ;
; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; 0        ; 0        ; 1        ; 2        ;
+--------------------------------------------+--------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                   ;
+--------------------------------------------+--------------------------------------------+----------+----------+----------+----------+
; From Clock                                 ; To Clock                                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------+--------------------------------------------+----------+----------+----------+----------+
; clk                                        ; clk                                        ; 3        ; 0        ; 0        ; 0        ;
; counter:systemCounter|enARdFF_2:bit0|int_q ; clk                                        ; 1        ; 1        ; 0        ; 0        ;
; counter:systemCounter|enARdFF_2:bit1|int_q ; clk                                        ; 1        ; 1        ; 0        ; 0        ;
; counter:systemCounter|enARdFF_2:bit2|int_q ; clk                                        ; 1        ; 2        ; 0        ; 0        ;
; clk                                        ; counter:systemCounter|enARdFF_2:bit0|int_q ; 0        ; 0        ; 3        ; 0        ;
; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; 0        ; 0        ; 1        ; 1        ;
; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; 0        ; 0        ; 1        ; 1        ;
; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; 0        ; 0        ; 1        ; 2        ;
; clk                                        ; counter:systemCounter|enARdFF_2:bit1|int_q ; 0        ; 0        ; 3        ; 0        ;
; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; 0        ; 0        ; 1        ; 1        ;
; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; 0        ; 0        ; 1        ; 1        ;
; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; 0        ; 0        ; 1        ; 2        ;
; clk                                        ; counter:systemCounter|enARdFF_2:bit2|int_q ; 0        ; 0        ; 3        ; 0        ;
; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; 0        ; 0        ; 1        ; 1        ;
; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; 0        ; 0        ; 1        ; 1        ;
; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; 0        ; 0        ; 1        ; 2        ;
+--------------------------------------------+--------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 6     ; 6    ;
; Unconstrained Input Port Paths  ; 52    ; 52   ;
; Unconstrained Output Ports      ; 18    ; 18   ;
; Unconstrained Output Port Paths ; 45    ; 45   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Sun Nov 06 19:31:52 2022
Info: Command: quartus_sta lab3 -c lab3
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'lab3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
    Info (332105): create_clock -period 1.000 -name counter:systemCounter|enARdFF_2:bit2|int_q counter:systemCounter|enARdFF_2:bit2|int_q
    Info (332105): create_clock -period 1.000 -name counter:systemCounter|enARdFF_2:bit1|int_q counter:systemCounter|enARdFF_2:bit1|int_q
    Info (332105): create_clock -period 1.000 -name counter:systemCounter|enARdFF_2:bit0|int_q counter:systemCounter|enARdFF_2:bit0|int_q
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.942
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.942              -2.095 clk 
    Info (332119):     0.195               0.000 counter:systemCounter|enARdFF_2:bit1|int_q 
    Info (332119):     0.210               0.000 counter:systemCounter|enARdFF_2:bit2|int_q 
    Info (332119):     0.425               0.000 counter:systemCounter|enARdFF_2:bit0|int_q 
Info (332146): Worst-case hold slack is -0.147
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.147              -0.147 counter:systemCounter|enARdFF_2:bit0|int_q 
    Info (332119):    -0.145              -0.145 counter:systemCounter|enARdFF_2:bit1|int_q 
    Info (332119):    -0.078              -0.145 clk 
    Info (332119):     0.445               0.000 counter:systemCounter|enARdFF_2:bit2|int_q 
Info (332146): Worst-case recovery slack is -4.559
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.559              -4.559 counter:systemCounter|enARdFF_2:bit2|int_q 
    Info (332119):    -4.275              -4.275 counter:systemCounter|enARdFF_2:bit1|int_q 
    Info (332119):    -4.094              -4.094 counter:systemCounter|enARdFF_2:bit0|int_q 
    Info (332119):    -1.831              -1.831 clk 
Info (332146): Worst-case removal slack is -1.927
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.927              -1.927 clk 
    Info (332119):    -0.073              -0.073 counter:systemCounter|enARdFF_2:bit0|int_q 
    Info (332119):     0.084               0.000 counter:systemCounter|enARdFF_2:bit1|int_q 
    Info (332119):     0.380               0.000 counter:systemCounter|enARdFF_2:bit2|int_q 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -8.140 clk 
    Info (332119):    -1.285              -1.285 counter:systemCounter|enARdFF_2:bit0|int_q 
    Info (332119):    -1.285              -1.285 counter:systemCounter|enARdFF_2:bit1|int_q 
    Info (332119):    -1.285              -1.285 counter:systemCounter|enARdFF_2:bit2|int_q 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.739
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.739              -1.645 clk 
    Info (332119):     0.222               0.000 counter:systemCounter|enARdFF_2:bit1|int_q 
    Info (332119):     0.297               0.000 counter:systemCounter|enARdFF_2:bit2|int_q 
    Info (332119):     0.418               0.000 counter:systemCounter|enARdFF_2:bit0|int_q 
Info (332146): Worst-case hold slack is -0.124
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.124              -0.124 counter:systemCounter|enARdFF_2:bit1|int_q 
    Info (332119):    -0.102              -0.102 counter:systemCounter|enARdFF_2:bit0|int_q 
    Info (332119):    -0.041              -0.077 clk 
    Info (332119):     0.398               0.000 counter:systemCounter|enARdFF_2:bit2|int_q 
Info (332146): Worst-case recovery slack is -4.110
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.110              -4.110 counter:systemCounter|enARdFF_2:bit2|int_q 
    Info (332119):    -3.860              -3.860 counter:systemCounter|enARdFF_2:bit1|int_q 
    Info (332119):    -3.679              -3.679 counter:systemCounter|enARdFF_2:bit0|int_q 
    Info (332119):    -1.558              -1.558 clk 
Info (332146): Worst-case removal slack is -1.756
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.756              -1.756 clk 
    Info (332119):    -0.060              -0.060 counter:systemCounter|enARdFF_2:bit0|int_q 
    Info (332119):     0.075               0.000 counter:systemCounter|enARdFF_2:bit1|int_q 
    Info (332119):     0.336               0.000 counter:systemCounter|enARdFF_2:bit2|int_q 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -8.140 clk 
    Info (332119):    -1.285              -1.285 counter:systemCounter|enARdFF_2:bit0|int_q 
    Info (332119):    -1.285              -1.285 counter:systemCounter|enARdFF_2:bit1|int_q 
    Info (332119):    -1.285              -1.285 counter:systemCounter|enARdFF_2:bit2|int_q 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 0.045
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.045               0.000 clk 
    Info (332119):     0.391               0.000 counter:systemCounter|enARdFF_2:bit1|int_q 
    Info (332119):     0.515               0.000 counter:systemCounter|enARdFF_2:bit0|int_q 
    Info (332119):     0.624               0.000 counter:systemCounter|enARdFF_2:bit2|int_q 
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case hold slack is -0.245
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.245              -0.900 clk 
    Info (332119):    -0.146              -0.146 counter:systemCounter|enARdFF_2:bit0|int_q 
    Info (332119):    -0.113              -0.113 counter:systemCounter|enARdFF_2:bit1|int_q 
    Info (332119):     0.206               0.000 counter:systemCounter|enARdFF_2:bit2|int_q 
Info (332146): Worst-case recovery slack is -2.095
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.095              -2.095 counter:systemCounter|enARdFF_2:bit2|int_q 
    Info (332119):    -1.946              -1.946 counter:systemCounter|enARdFF_2:bit1|int_q 
    Info (332119):    -1.858              -1.858 counter:systemCounter|enARdFF_2:bit0|int_q 
    Info (332119):    -0.373              -0.373 clk 
Info (332146): Worst-case removal slack is -1.104
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.104              -1.104 clk 
    Info (332119):    -0.057              -0.057 counter:systemCounter|enARdFF_2:bit0|int_q 
    Info (332119):     0.012               0.000 counter:systemCounter|enARdFF_2:bit1|int_q 
    Info (332119):     0.167               0.000 counter:systemCounter|enARdFF_2:bit2|int_q 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -7.244 clk 
    Info (332119):    -1.000              -1.000 counter:systemCounter|enARdFF_2:bit0|int_q 
    Info (332119):    -1.000              -1.000 counter:systemCounter|enARdFF_2:bit1|int_q 
    Info (332119):    -1.000              -1.000 counter:systemCounter|enARdFF_2:bit2|int_q 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4808 megabytes
    Info: Processing ended: Sun Nov 06 19:31:55 2022
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


