$comment
	File created using the following command:
		vcd file Versao1.msim.vcd -direction
$end
$date
	Thu Oct 30 19:04:36 2025
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module Divisor_vlg_vec_tst $end
$var reg 8 ! A [7:0] $end
$var reg 8 " B [7:0] $end
$var wire 1 # Div0 $end
$var wire 1 $ Resto [7] $end
$var wire 1 % Resto [6] $end
$var wire 1 & Resto [5] $end
$var wire 1 ' Resto [4] $end
$var wire 1 ( Resto [3] $end
$var wire 1 ) Resto [2] $end
$var wire 1 * Resto [1] $end
$var wire 1 + Resto [0] $end
$var wire 1 , S [7] $end
$var wire 1 - S [6] $end
$var wire 1 . S [5] $end
$var wire 1 / S [4] $end
$var wire 1 0 S [3] $end
$var wire 1 1 S [2] $end
$var wire 1 2 S [1] $end
$var wire 1 3 S [0] $end

$scope module i1 $end
$var wire 1 4 gnd $end
$var wire 1 5 vcc $end
$var wire 1 6 unknown $end
$var tri1 1 7 devclrn $end
$var tri1 1 8 devpor $end
$var tri1 1 9 devoe $end
$var wire 1 : ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 ; ~QUARTUS_CREATED_UNVM~~busy $end
$var wire 1 < ~QUARTUS_CREATED_ADC1~~eoc $end
$var wire 1 = ~QUARTUS_CREATED_ADC2~~eoc $end
$var wire 1 > S[0]~output_o $end
$var wire 1 ? S[1]~output_o $end
$var wire 1 @ S[2]~output_o $end
$var wire 1 A S[3]~output_o $end
$var wire 1 B S[4]~output_o $end
$var wire 1 C S[5]~output_o $end
$var wire 1 D S[6]~output_o $end
$var wire 1 E S[7]~output_o $end
$var wire 1 F Resto[0]~output_o $end
$var wire 1 G Resto[1]~output_o $end
$var wire 1 H Resto[2]~output_o $end
$var wire 1 I Resto[3]~output_o $end
$var wire 1 J Resto[4]~output_o $end
$var wire 1 K Resto[5]~output_o $end
$var wire 1 L Resto[6]~output_o $end
$var wire 1 M Resto[7]~output_o $end
$var wire 1 N Div0~output_o $end
$var wire 1 O B[5]~input_o $end
$var wire 1 P A[7]~input_o $end
$var wire 1 Q A[5]~input_o $end
$var wire 1 R A[6]~input_o $end
$var wire 1 S B[0]~input_o $end
$var wire 1 T B[1]~input_o $end
$var wire 1 U sub1|U1|Or1~2_combout $end
$var wire 1 V sub0|U7|Or1~0_combout $end
$var wire 1 W B[2]~input_o $end
$var wire 1 X B[6]~input_o $end
$var wire 1 Y B[7]~input_o $end
$var wire 1 Z B[3]~input_o $end
$var wire 1 [ sub0|U7|Or1~1_combout $end
$var wire 1 \ B[4]~input_o $end
$var wire 1 ] sub0|U7|Or1~combout $end
$var wire 1 ^ sub1|U1|Or1~3_combout $end
$var wire 1 _ sub0|U7|Or1~2_combout $end
$var wire 1 ` sub1|U7|Or1~0_combout $end
$var wire 1 a Decisao1|mux_bit0|S~0_combout $end
$var wire 1 b sub2|U1|Or1~0_combout $end
$var wire 1 c Decisao0|mux_bit0|S~2_combout $end
$var wire 1 d sub1|U0|And0~combout $end
$var wire 1 e Decisao1|mux_bit1|S~0_combout $end
$var wire 1 f sub2|U2|Or1~0_combout $end
$var wire 1 g sub2|U5|Or1~combout $end
$var wire 1 h sub2|U7|Or1~0_combout $end
$var wire 1 i sub2|U3|Or1~0_combout $end
$var wire 1 j sub2|U3|Or1~1_combout $end
$var wire 1 k sub2|U7|Or1~combout $end
$var wire 1 l Decisao2|mux_bit2|S~0_combout $end
$var wire 1 m sub2|U0|And0~combout $end
$var wire 1 n Decisao2|mux_bit1|S~0_combout $end
$var wire 1 o Decisao2|mux_bit0|S~0_combout $end
$var wire 1 p A[4]~input_o $end
$var wire 1 q sub3|U1|Or1~0_combout $end
$var wire 1 r sub3|U2|Or1~0_combout $end
$var wire 1 s sub3|U3|Or1~0_combout $end
$var wire 1 t Decisao2|mux_bit3|S~0_combout $end
$var wire 1 u sub3|U5|Or1~2_combout $end
$var wire 1 v sub3|U7|Or1~3_combout $end
$var wire 1 w sub3|U4|Or1~0_combout $end
$var wire 1 x Decisao3|mux_bit5|S~2_combout $end
$var wire 1 y sub3|U1|Xor0~0_combout $end
$var wire 1 z Decisao3|mux_bit1|S~0_combout $end
$var wire 1 { A[3]~input_o $end
$var wire 1 | Decisao3|mux_bit0|S~0_combout $end
$var wire 1 } sub4|U1|Or1~0_combout $end
$var wire 1 ~ sub4|U2|Or1~0_combout $end
$var wire 1 !! sub3|U7|Or1~2_combout $end
$var wire 1 "! Decisao3|mux_bit2|S~0_combout $end
$var wire 1 #! sub4|U3|Or1~0_combout $end
$var wire 1 $! Decisao3|mux_bit3|S~0_combout $end
$var wire 1 %! sub4|U4|Or1~0_combout $end
$var wire 1 &! Decisao3|mux_bit4|S~0_combout $end
$var wire 1 '! sub4|U5|Or1~0_combout $end
$var wire 1 (! sub4|U6|Or1~0_combout $end
$var wire 1 )! Decisao3|mux_bit6|S~2_combout $end
$var wire 1 *! sub4|U7|Or1~0_combout $end
$var wire 1 +! Decisao4|mux_bit4|S~0_combout $end
$var wire 1 ,! Decisao4|mux_bit5|S~0_combout $end
$var wire 1 -! Decisao4|mux_bit2|S~0_combout $end
$var wire 1 .! sub4|U0|And0~combout $end
$var wire 1 /! Decisao4|mux_bit1|S~0_combout $end
$var wire 1 0! Decisao4|mux_bit0|S~0_combout $end
$var wire 1 1! A[2]~input_o $end
$var wire 1 2! sub5|U1|Or1~0_combout $end
$var wire 1 3! sub5|U2|Or1~0_combout $end
$var wire 1 4! sub5|U3|Or1~0_combout $end
$var wire 1 5! Decisao4|mux_bit3|S~0_combout $end
$var wire 1 6! sub5|U4|Or1~0_combout $end
$var wire 1 7! sub5|U5|Or1~0_combout $end
$var wire 1 8! sub5|U6|Or1~0_combout $end
$var wire 1 9! Decisao4|mux_bit6|S~0_combout $end
$var wire 1 :! sub5|U7|Or1~0_combout $end
$var wire 1 ;! Decisao5|mux_bit5|S~0_combout $end
$var wire 1 <! Decisao5|mux_bit2|S~0_combout $end
$var wire 1 =! sub6|U2|Or1~0_combout $end
$var wire 1 >! A[1]~input_o $end
$var wire 1 ?! sub6|U2|Or1~1_combout $end
$var wire 1 @! sub5|U0|And0~combout $end
$var wire 1 A! Decisao5|mux_bit1|S~0_combout $end
$var wire 1 B! sub6|U2|Or1~2_combout $end
$var wire 1 C! sub6|U3|Or1~0_combout $end
$var wire 1 D! Decisao5|mux_bit3|S~0_combout $end
$var wire 1 E! sub6|U4|Or1~0_combout $end
$var wire 1 F! Decisao5|mux_bit4|S~0_combout $end
$var wire 1 G! sub6|U5|Or1~0_combout $end
$var wire 1 H! sub6|U6|Or1~0_combout $end
$var wire 1 I! Decisao5|mux_bit6|S~0_combout $end
$var wire 1 J! sub6|U7|Or1~0_combout $end
$var wire 1 K! Decisao6|mux_bit6|S~0_combout $end
$var wire 1 L! Decisao6|mux_bit5|S~0_combout $end
$var wire 1 M! Decisao6|mux_bit4|S~0_combout $end
$var wire 1 N! Decisao6|mux_bit3|S~0_combout $end
$var wire 1 O! Decisao5|mux_bit0|S~0_combout $end
$var wire 1 P! sub6|U0|And0~combout $end
$var wire 1 Q! Decisao6|mux_bit1|S~0_combout $end
$var wire 1 R! Decisao6|mux_bit0|S~0_combout $end
$var wire 1 S! A[0]~input_o $end
$var wire 1 T! sub7|U1|Or1~0_combout $end
$var wire 1 U! sub7|U2|Or1~0_combout $end
$var wire 1 V! sub6|U1|Or1~0_combout $end
$var wire 1 W! Decisao6|mux_bit2|S~0_combout $end
$var wire 1 X! sub7|U3|Or1~0_combout $end
$var wire 1 Y! sub7|U4|Or1~0_combout $end
$var wire 1 Z! sub7|U5|Or1~0_combout $end
$var wire 1 [! sub7|U6|Or1~0_combout $end
$var wire 1 \! sub7|U7|Or1~0_combout $end
$var wire 1 ]! sub1|U7|Or1~1_combout $end
$var wire 1 ^! Decisao7|mux_bit0|S~0_combout $end
$var wire 1 _! sub7|U0|And0~combout $end
$var wire 1 `! Decisao7|mux_bit1|S~0_combout $end
$var wire 1 a! Decisao7|mux_bit2|S~0_combout $end
$var wire 1 b! Decisao7|mux_bit3|S~0_combout $end
$var wire 1 c! Decisao7|mux_bit4|S~0_combout $end
$var wire 1 d! Decisao7|mux_bit5|S~0_combout $end
$var wire 1 e! Decisao7|mux_bit6|S~0_combout $end
$var wire 1 f! Decisao7|mux_bit7|S~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b101 !
b10 "
1#
1+
0*
0)
0(
0'
0&
0%
0$
03
12
01
00
0/
0.
0-
0,
04
15
x6
17
18
19
0:
z;
z<
z=
0>
1?
0@
0A
0B
0C
0D
0E
1F
0G
0H
0I
0J
0K
0L
0M
1N
0O
0P
0Q
0R
0S
1T
1U
1V
0W
0X
0Y
0Z
1[
0\
1]
1^
1_
0`
0a
1b
0c
0d
0e
1f
1g
1h
0i
1j
1k
0l
0m
0n
0o
0p
1q
1r
1s
0t
1u
1v
1w
0x
1y
0z
0{
0|
1}
1~
1!!
0"!
1#!
0$!
1%!
0&!
1'!
1(!
0)!
1*!
0+!
0,!
0-!
0.!
0/!
00!
11!
12!
13!
14!
05!
16!
17!
18!
09!
1:!
0;!
0<!
1=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
1O!
0P!
0Q!
0R!
1S!
1T!
1U!
0V!
0W!
1X!
1Y!
1Z!
1[!
1\!
1]!
1^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
$end
#1000000
