
Warning-[DEBUG_DEP] Option will be deprecated
  The option '-debug_pp' will be deprecated in a future release.  Please use 
  '-debug_acc+pp+dmptf -debug_region+cell+encrypt' instead.

Command: vcs -f cpu.include +v2k -R -sverilog -full64 -debug_pp -timescale=1ns/10ps \
-l cpu.log
                         Chronologic VCS (TM)
       Version S-2021.09-SP1_Full64 -- Mon May 23 11:31:30 2022

                    Copyright (c) 1991 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Parsing design file 'mux3x4_4.sv'
Parsing design file 'mux3x16_16.sv'
Parsing design file 'mux4x16_16.sv'
Parsing design file 'mux4x4_4.sv'
Parsing design file 'mux5x16_16.sv'
Parsing design file 'full_adder.sv'
Parsing design file 'shifter.sv'
Parsing design file 'adder.sv'
Parsing design file 'fullAdder.sv'
Parsing design file 'alu.sv'
Parsing design file 'cpuControl.sv'
Parsing design file 'pipelineReg.sv'
Parsing design file 'register.sv'
Parsing design file 'register_2.sv'
Parsing design file 'register_3.sv'
Parsing design file 'register_4.sv'
Parsing design file 'register_5.sv'
Parsing design file 'regfile.sv'
Parsing design file 'datamem.sv'
Parsing design file 'instructmem.sv'
Parsing design file 'rippleCarryAdder.sv'
Parsing design file 'forwardingUnit.sv'
Parsing design file 'D_FF.sv'
Parsing design file 'a_phase4.sv'
Parsing design file 'cpu.sv'
Parsing design file '../fpu/fp_add.sv'
Parsing design file '../fpu/fp_mul.sv'
Parsing design file '../fpu/div.sv'
Parsing design file '../fpu/fpu.sv'
Parsing design file '../fpu/fp_div.sv'
Parsing design file 'cpuStim.sv'
Top Level Modules:
       mux3x16_16
       register_2
       register_3
       register_4
       register_5
       cpuStim
TimeScale is 1 ps / 1 ps

Warning-[IWNF] Implicit wire has no fanin
cpu.sv, 100
  Implicit wire 'regWriteAdderE' does not have any driver, please make sure 
  this is intended.


Warning-[PCWM-W] Port connection width mismatch
cpu.sv, 100
"forwardingUnit forward( .RA1 (reg1Addr),  .RA2 (reg2Addr),  .WA3W (regWriteAdderE),  .RegWriteW (RegWriteE),  .Forward1 (Forward1),  .Forward2 (Forward2));"
  The following 1-bit expression is connected to 4-bit port "WA3W" of module 
  "forwardingUnit", instance "forward".
  Expression: regWriteAdderE
  Instantiated module defined at: "forwardingUnit.sv", 1
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
cpu.sv, 209
"pipelineReg #(3) FPUWrAddrReg( .D (instrE[2:0]),  .Q (FPUWrAddr),  .en (1'b1),  .clear (1'b0),  .clk (clk));"
  The following 4-bit expression is connected to 3-bit port "Q" of module 
  "pipelineReg", instance "FPUWrAddrReg".
  Expression: FPUWrAddr
  Instantiated module defined at: "pipelineReg.sv", 1
  Use +lint=PCWM for more details.

Starting vcs inline pass...

17 modules and 0 UDP read.
recompiling module cpuStim
	However, due to incremental compilation, only 1 module needs to be compiled. 
make[2]: Entering directory `/home/projects/ee478.2022spr/hoppii/BarelyFLOATing/Core/csrc' \

rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared  -Bsymbolic --no-relax  -o .//../simv.daidir//_cuarc0.so objs/amcQw_d.o \

rm -f _cuarc0.so
if [ -x ../simv ]; then chmod a-x ../simv; fi
g++  -o ../simv      -rdynamic  -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir \
-Wl,-rpath=/home/lab.apps/vlsiapps_new//vcs/current/linux64/lib -L/home/lab.apps/vlsiapps_new//vcs/current/linux64/lib \
-Wl,-rpath-link=./  /usr/lib64/libnuma.so.1     _27137_archive_1.so _prev_archive_1.so \
_cuarc0.so  SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o \
rmar_llvm_0_0.o           -lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile \
-luclinative /home/lab.apps/vlsiapps_new//vcs/current/linux64/lib/vcs_tls.o   -Wl,-whole-archive \
-lvcsucli    -Wl,-no-whole-archive          /home/lab.apps/vlsiapps_new//vcs/current/linux64/lib/vcs_save_restore_new.o \
-ldl  -lc -lm -lpthread -ldl 
../simv up to date
make[2]: Leaving directory `/home/projects/ee478.2022spr/hoppii/BarelyFLOATing/Core/csrc' \

Command: /home/projects/ee478.2022spr/hoppii/BarelyFLOATing/Core/./simv +v2k -a cpu.log
Chronologic VCS simulator copyright 1991-2021
Contains Synopsys proprietary information.
Compiler version S-2021.09-SP1_Full64; Runtime version S-2021.09-SP1_Full64;  May 23 11:31 2022
VCD+ Writer S-2021.09-SP1_Full64 Copyright (c) 1991-2021 by Synopsys Inc.
Running benchmark: ../tests/fpuTest.arm
 305.00 ns Test Done
$finish called from file "cpuStim.sv", line 61.
$finish at simulation time  305.00 ns
           V C S   S i m u l a t i o n   R e p o r t 
Time: 305000 ps
CPU Time:      0.290 seconds;       Data structure size:   0.3Mb
Mon May 23 11:31:33 2022
CPU time: .466 seconds to compile + .386 seconds to elab + .375 seconds to link + .338 seconds in simulation
