
---------- Begin Simulation Statistics ----------
final_tick                                85062448500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 267926                       # Simulator instruction rate (inst/s)
host_mem_usage                                 684084                       # Number of bytes of host memory used
host_op_rate                                   268452                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   373.24                       # Real time elapsed on the host
host_tick_rate                              227904091                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100196369                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.085062                       # Number of seconds simulated
sim_ticks                                 85062448500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.618140                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2095619                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2103652                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81391                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3728115                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                293                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             998                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              705                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4478232                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65357                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          168                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100196369                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.701249                       # CPI: cycles per instruction
system.cpu.discardedOps                        190823                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42610568                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43403315                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11001630                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        37482751                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.587803                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        170124897                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531437     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693580     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950614     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196369                       # Class of committed instruction
system.cpu.tickCycles                       132642146                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       148778                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        305970                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          168                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            8                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       708543                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2561                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1417837                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2569                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  85062448500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              52823                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       107242                       # Transaction distribution
system.membus.trans_dist::CleanEvict            41518                       # Transaction distribution
system.membus.trans_dist::ReadExReq            104387                       # Transaction distribution
system.membus.trans_dist::ReadExResp           104386                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         52823                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       463179                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 463179                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     33849728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                33849728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            157210                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  157210    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              157210                       # Request fanout histogram
system.membus.respLayer1.occupancy         1476810750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          1200584500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.4                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  85062448500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            420060                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       760198                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          304                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           99185                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           289234                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          289233                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           542                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       419518                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1388                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2125742                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2127130                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       108288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    174298496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              174406784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          151144                       # Total snoops (count)
system.tol2bus.snoopTraffic                  13726976                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           860438                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003190                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.056557                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 857701     99.68%     99.68% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2729      0.32%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      8      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             860438                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2015438500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1771879995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1355000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  85062448500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  119                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               551960                       # number of demand (read+write) hits
system.l2.demand_hits::total                   552079                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 119                       # number of overall hits
system.l2.overall_hits::.cpu.data              551960                       # number of overall hits
system.l2.overall_hits::total                  552079                       # number of overall hits
system.l2.demand_misses::.cpu.inst                423                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             156792                       # number of demand (read+write) misses
system.l2.demand_misses::total                 157215                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               423                       # number of overall misses
system.l2.overall_misses::.cpu.data            156792                       # number of overall misses
system.l2.overall_misses::total                157215                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     36570500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  14659662500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      14696233000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     36570500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  14659662500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     14696233000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              542                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           708752                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               709294                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             542                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          708752                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              709294                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.780443                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.221223                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.221650                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.780443                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.221223                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.221650                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 86455.082742                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 93497.515817                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 93478.567567                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 86455.082742                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 93497.515817                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 93478.567567                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              107242                       # number of writebacks
system.l2.writebacks::total                    107242                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           423                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        156787                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            157210                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          423                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       156787                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           157210                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     32340500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  13091453000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  13123793500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     32340500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  13091453000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  13123793500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.780443                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.221216                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.221643                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.780443                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.221216                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.221643                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 76455.082742                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 83498.332132                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 83479.381083                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 76455.082742                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 83498.332132                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83479.381083                       # average overall mshr miss latency
system.l2.replacements                         151144                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       652956                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           652956                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       652956                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       652956                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          291                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              291                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          291                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          291                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          185                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           185                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            184847                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                184847                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          104387                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              104387                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   9935778500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    9935778500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        289234                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            289234                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.360908                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.360908                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 95182.144328                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 95182.144328                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       104387                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         104387                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   8891918500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   8891918500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.360908                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.360908                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 85182.240126                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 85182.240126                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            119                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                119                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          423                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              423                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     36570500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     36570500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          542                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            542                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.780443                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.780443                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 86455.082742                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86455.082742                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          423                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          423                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     32340500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     32340500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.780443                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.780443                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 76455.082742                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76455.082742                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        367113                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            367113                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        52405                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           52405                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   4723884000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   4723884000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       419518                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        419518                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.124917                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.124917                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 90141.856693                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 90141.856693                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        52400                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        52400                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   4199534500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4199534500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.124905                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.124905                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 80143.788168                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80143.788168                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  85062448500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8012.556763                       # Cycle average of tags in use
system.l2.tags.total_refs                     1417478                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    159336                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.896157                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     82000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      43.975771                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        29.894896                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7938.686097                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.005368                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003649                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.969078                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.978095                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          107                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          181                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2204                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5029                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          671                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2994674                       # Number of tag accesses
system.l2.tags.data_accesses                  2994674                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  85062448500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          54144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       20068608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           20122752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        54144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         54144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     13726976                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        13726976                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             423                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          156786                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              157209                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       107242                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             107242                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            636521                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         235927937                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             236564458                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       636521                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           636521                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      161375275                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            161375275                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      161375275                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           636521                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        235927937                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            397939732                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    214474.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       846.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    312667.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006043600500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        12688                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        12689                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              582436                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             202006                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      157210                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     107242                       # Number of write requests accepted
system.mem_ctrls.readBursts                    314420                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   214484                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    907                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    10                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             20321                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             19550                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             20144                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             20256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             21002                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             20236                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             18977                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             19171                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             19568                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             19460                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            18378                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            17860                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            19268                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            20080                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            19116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            20126                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             13864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             13186                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             13710                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             14006                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             14962                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             14174                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             12970                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             12952                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             13414                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             13460                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            12334                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            11876                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            13002                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            13774                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            12850                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            13914                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.74                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   6620139500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1567565000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             12498508250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     21116.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                39866.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   241157                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  157468                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.92                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.42                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                314420                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               214484                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  133845                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  134576                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   22917                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   22162                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4967                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   9520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   9938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  12155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  12872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  12834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  12833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  12838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  13423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  14567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  14522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  13380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  13086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  13078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  12756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  12711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  12706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       129324                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    261.266030                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   178.573004                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   297.321610                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         6819      5.27%      5.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        91721     70.92%     76.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9051      7.00%     83.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2261      1.75%     84.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1546      1.20%     86.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1447      1.12%     87.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          843      0.65%     87.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          827      0.64%     88.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        14809     11.45%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       129324                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        12689                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.707463                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.060036                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     43.370375                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         12477     98.33%     98.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255          167      1.32%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           32      0.25%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            5      0.04%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            2      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         12689                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        12688                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.901088                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.861486                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.180918                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             7559     59.58%     59.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              117      0.92%     60.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4332     34.14%     94.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              123      0.97%     95.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              517      4.07%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               27      0.21%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               12      0.09%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         12688                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               20064832                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   58048                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                13724672                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                20122880                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             13726976                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       235.88                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       161.35                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    236.57                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    161.38                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.10                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.84                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.26                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   85062415000                       # Total gap between requests
system.mem_ctrls.avgGap                     321655.40                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        54144                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     20010688                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     13724672                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 636520.591104310821                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 235247025.601432114840                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 161348188.795670509338                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          846                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       313574                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       214484                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     27518000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  12470990250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2004189853250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     32527.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     39770.49                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9344239.45                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.50                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            446221440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            237145755                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1098531840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          546137280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6714327360.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      20019229920                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      15805681440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        44867275035                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        527.462774                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  40860668500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2840240000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  41361540000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            477230460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            253627440                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1139950980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          573255180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6714327360.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      20296584510                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      15572119680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        45027095610                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        529.341636                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  40253943500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2840240000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  41968265000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     85062448500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  85062448500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      8050659                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8050659                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      8050659                       # number of overall hits
system.cpu.icache.overall_hits::total         8050659                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          542                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            542                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          542                       # number of overall misses
system.cpu.icache.overall_misses::total           542                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     39267000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     39267000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     39267000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     39267000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      8051201                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8051201                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      8051201                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8051201                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000067                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000067                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000067                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000067                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 72448.339483                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 72448.339483                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 72448.339483                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 72448.339483                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          304                       # number of writebacks
system.cpu.icache.writebacks::total               304                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          542                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          542                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          542                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          542                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     38725000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     38725000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     38725000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     38725000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000067                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000067                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000067                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000067                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 71448.339483                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 71448.339483                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 71448.339483                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 71448.339483                       # average overall mshr miss latency
system.cpu.icache.replacements                    304                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      8050659                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8050659                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          542                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           542                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     39267000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     39267000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      8051201                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8051201                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000067                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000067                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 72448.339483                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 72448.339483                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          542                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          542                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     38725000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     38725000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000067                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000067                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 71448.339483                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 71448.339483                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  85062448500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           205.255921                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8051201                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               542                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          14854.614391                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   205.255921                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.801781                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.801781                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          238                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           52                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          186                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.929688                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          16102944                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         16102944                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  85062448500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  85062448500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  85062448500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51319678                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51319678                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51320242                       # number of overall hits
system.cpu.dcache.overall_hits::total        51320242                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       740416                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         740416                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       748270                       # number of overall misses
system.cpu.dcache.overall_misses::total        748270                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  24359462000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  24359462000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  24359462000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  24359462000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52060094                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52060094                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52068512                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52068512                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014222                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014222                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014371                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014371                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 32899.696927                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 32899.696927                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 32554.374758                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 32554.374758                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       652956                       # number of writebacks
system.cpu.dcache.writebacks::total            652956                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        35619                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        35619                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        35619                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        35619                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       704797                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       704797                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       708752                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       708752                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  21182140000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  21182140000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  21553882000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  21553882000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.013538                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013538                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013612                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013612                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 30054.242569                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 30054.242569                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 30411.035172                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 30411.035172                       # average overall mshr miss latency
system.cpu.dcache.replacements                 708239                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40691891                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40691891                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       418124                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        418124                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   9445637000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   9445637000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41110015                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41110015                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010171                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010171                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 22590.516211                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 22590.516211                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2561                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2561                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       415563                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       415563                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   8867246000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   8867246000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010109                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010109                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 21337.910257                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 21337.910257                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10627787                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10627787                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       322292                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       322292                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  14913825000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  14913825000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950079                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950079                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.029433                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.029433                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 46274.263711                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 46274.263711                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        33058                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        33058                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       289234                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       289234                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  12314894000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  12314894000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.026414                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026414                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 42577.615356                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 42577.615356                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          564                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           564                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7854                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7854                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8418                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8418                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.933001                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.933001                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         3955                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         3955                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    371742000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    371742000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.469827                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.469827                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 93992.920354                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 93992.920354                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  85062448500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           504.452863                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52029069                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            708751                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             73.409518                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            186500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   504.452863                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.985259                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.985259                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          193                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          213                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          104                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104845927                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104845927                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  85062448500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  85062448500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
