#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Nov 13 09:39:43 2019
# Process ID: 28900
# Current directory: F:/ZYNQ/FPGA_Design/ZYNQ_7020/ip_ram
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22600 F:\ZYNQ\FPGA_Design\ZYNQ_7020\ip_ram\ip_ram.xpr
# Log file: F:/ZYNQ/FPGA_Design/ZYNQ_7020/ip_ram/vivado.log
# Journal file: F:/ZYNQ/FPGA_Design/ZYNQ_7020/ip_ram\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/ZYNQ/FPGA_Design/ZYNQ_7020/ip_ram/ip_ram.xpr
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {F:/ZYNQ/FPGA_Design/ZYNQ_7020/ip_ram/ip_ram.runs/impl_1/ip_ram.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {F:/ZYNQ/FPGA_Design/ZYNQ_7020/ip_ram/ip_ram.runs/impl_1/ip_ram.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {F:/ZYNQ/FPGA_Design/ZYNQ_7020/ip_ram/ip_ram.runs/impl_1/ip_ram.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ram_rw/your_instance_name"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ram_rw/your_instance_name"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ram_rw/your_instance_name"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ram_rw/your_instance_name"}]]
save_wave_config {F:/ZYNQ/FPGA_Design/ZYNQ_7020/ip_ram/ip_ram.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
