
luz_temp_STM32F103C8T6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008fb8  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003cc  080090c4  080090c4  000190c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009490  08009490  00020130  2**0
                  CONTENTS
  4 .ARM          00000000  08009490  08009490  00020130  2**0
                  CONTENTS
  5 .preinit_array 00000000  08009490  08009490  00020130  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009490  08009490  00019490  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009494  08009494  00019494  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000130  20000000  08009498  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000288  20000130  080095c8  00020130  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200003b8  080095c8  000203b8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020130  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016ac8  00000000  00000000  00020159  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004246  00000000  00000000  00036c21  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001680  00000000  00000000  0003ae68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001468  00000000  00000000  0003c4e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000054a3  00000000  00000000  0003d950  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001b735  00000000  00000000  00042df3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0007e43c  00000000  00000000  0005e528  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000dc964  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005ee8  00000000  00000000  000dc9b4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000130 	.word	0x20000130
 8000128:	00000000 	.word	0x00000000
 800012c:	080090ac 	.word	0x080090ac

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000134 	.word	0x20000134
 8000148:	080090ac 	.word	0x080090ac

0800014c <__aeabi_fmul>:
 800014c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000150:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000154:	bf1e      	ittt	ne
 8000156:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800015a:	ea92 0f0c 	teqne	r2, ip
 800015e:	ea93 0f0c 	teqne	r3, ip
 8000162:	d06f      	beq.n	8000244 <__aeabi_fmul+0xf8>
 8000164:	441a      	add	r2, r3
 8000166:	ea80 0c01 	eor.w	ip, r0, r1
 800016a:	0240      	lsls	r0, r0, #9
 800016c:	bf18      	it	ne
 800016e:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000172:	d01e      	beq.n	80001b2 <__aeabi_fmul+0x66>
 8000174:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000178:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 800017c:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000180:	fba0 3101 	umull	r3, r1, r0, r1
 8000184:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000188:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 800018c:	bf3e      	ittt	cc
 800018e:	0049      	lslcc	r1, r1, #1
 8000190:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000194:	005b      	lslcc	r3, r3, #1
 8000196:	ea40 0001 	orr.w	r0, r0, r1
 800019a:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 800019e:	2afd      	cmp	r2, #253	; 0xfd
 80001a0:	d81d      	bhi.n	80001de <__aeabi_fmul+0x92>
 80001a2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80001a6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80001aa:	bf08      	it	eq
 80001ac:	f020 0001 	biceq.w	r0, r0, #1
 80001b0:	4770      	bx	lr
 80001b2:	f090 0f00 	teq	r0, #0
 80001b6:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 80001ba:	bf08      	it	eq
 80001bc:	0249      	lsleq	r1, r1, #9
 80001be:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80001c2:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80001c6:	3a7f      	subs	r2, #127	; 0x7f
 80001c8:	bfc2      	ittt	gt
 80001ca:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 80001ce:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80001d2:	4770      	bxgt	lr
 80001d4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80001d8:	f04f 0300 	mov.w	r3, #0
 80001dc:	3a01      	subs	r2, #1
 80001de:	dc5d      	bgt.n	800029c <__aeabi_fmul+0x150>
 80001e0:	f112 0f19 	cmn.w	r2, #25
 80001e4:	bfdc      	itt	le
 80001e6:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 80001ea:	4770      	bxle	lr
 80001ec:	f1c2 0200 	rsb	r2, r2, #0
 80001f0:	0041      	lsls	r1, r0, #1
 80001f2:	fa21 f102 	lsr.w	r1, r1, r2
 80001f6:	f1c2 0220 	rsb	r2, r2, #32
 80001fa:	fa00 fc02 	lsl.w	ip, r0, r2
 80001fe:	ea5f 0031 	movs.w	r0, r1, rrx
 8000202:	f140 0000 	adc.w	r0, r0, #0
 8000206:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 800020a:	bf08      	it	eq
 800020c:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000210:	4770      	bx	lr
 8000212:	f092 0f00 	teq	r2, #0
 8000216:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 800021a:	bf02      	ittt	eq
 800021c:	0040      	lsleq	r0, r0, #1
 800021e:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000222:	3a01      	subeq	r2, #1
 8000224:	d0f9      	beq.n	800021a <__aeabi_fmul+0xce>
 8000226:	ea40 000c 	orr.w	r0, r0, ip
 800022a:	f093 0f00 	teq	r3, #0
 800022e:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000232:	bf02      	ittt	eq
 8000234:	0049      	lsleq	r1, r1, #1
 8000236:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 800023a:	3b01      	subeq	r3, #1
 800023c:	d0f9      	beq.n	8000232 <__aeabi_fmul+0xe6>
 800023e:	ea41 010c 	orr.w	r1, r1, ip
 8000242:	e78f      	b.n	8000164 <__aeabi_fmul+0x18>
 8000244:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000248:	ea92 0f0c 	teq	r2, ip
 800024c:	bf18      	it	ne
 800024e:	ea93 0f0c 	teqne	r3, ip
 8000252:	d00a      	beq.n	800026a <__aeabi_fmul+0x11e>
 8000254:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000258:	bf18      	it	ne
 800025a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800025e:	d1d8      	bne.n	8000212 <__aeabi_fmul+0xc6>
 8000260:	ea80 0001 	eor.w	r0, r0, r1
 8000264:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000268:	4770      	bx	lr
 800026a:	f090 0f00 	teq	r0, #0
 800026e:	bf17      	itett	ne
 8000270:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000274:	4608      	moveq	r0, r1
 8000276:	f091 0f00 	teqne	r1, #0
 800027a:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 800027e:	d014      	beq.n	80002aa <__aeabi_fmul+0x15e>
 8000280:	ea92 0f0c 	teq	r2, ip
 8000284:	d101      	bne.n	800028a <__aeabi_fmul+0x13e>
 8000286:	0242      	lsls	r2, r0, #9
 8000288:	d10f      	bne.n	80002aa <__aeabi_fmul+0x15e>
 800028a:	ea93 0f0c 	teq	r3, ip
 800028e:	d103      	bne.n	8000298 <__aeabi_fmul+0x14c>
 8000290:	024b      	lsls	r3, r1, #9
 8000292:	bf18      	it	ne
 8000294:	4608      	movne	r0, r1
 8000296:	d108      	bne.n	80002aa <__aeabi_fmul+0x15e>
 8000298:	ea80 0001 	eor.w	r0, r0, r1
 800029c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80002a0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80002a4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80002a8:	4770      	bx	lr
 80002aa:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80002ae:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 80002b2:	4770      	bx	lr

080002b4 <__aeabi_frsub>:
 80002b4:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 80002b8:	e002      	b.n	80002c0 <__addsf3>
 80002ba:	bf00      	nop

080002bc <__aeabi_fsub>:
 80002bc:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

080002c0 <__addsf3>:
 80002c0:	0042      	lsls	r2, r0, #1
 80002c2:	bf1f      	itttt	ne
 80002c4:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 80002c8:	ea92 0f03 	teqne	r2, r3
 80002cc:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 80002d0:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80002d4:	d06a      	beq.n	80003ac <__addsf3+0xec>
 80002d6:	ea4f 6212 	mov.w	r2, r2, lsr #24
 80002da:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 80002de:	bfc1      	itttt	gt
 80002e0:	18d2      	addgt	r2, r2, r3
 80002e2:	4041      	eorgt	r1, r0
 80002e4:	4048      	eorgt	r0, r1
 80002e6:	4041      	eorgt	r1, r0
 80002e8:	bfb8      	it	lt
 80002ea:	425b      	neglt	r3, r3
 80002ec:	2b19      	cmp	r3, #25
 80002ee:	bf88      	it	hi
 80002f0:	4770      	bxhi	lr
 80002f2:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 80002f6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80002fa:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 80002fe:	bf18      	it	ne
 8000300:	4240      	negne	r0, r0
 8000302:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000306:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 800030a:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 800030e:	bf18      	it	ne
 8000310:	4249      	negne	r1, r1
 8000312:	ea92 0f03 	teq	r2, r3
 8000316:	d03f      	beq.n	8000398 <__addsf3+0xd8>
 8000318:	f1a2 0201 	sub.w	r2, r2, #1
 800031c:	fa41 fc03 	asr.w	ip, r1, r3
 8000320:	eb10 000c 	adds.w	r0, r0, ip
 8000324:	f1c3 0320 	rsb	r3, r3, #32
 8000328:	fa01 f103 	lsl.w	r1, r1, r3
 800032c:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000330:	d502      	bpl.n	8000338 <__addsf3+0x78>
 8000332:	4249      	negs	r1, r1
 8000334:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000338:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 800033c:	d313      	bcc.n	8000366 <__addsf3+0xa6>
 800033e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000342:	d306      	bcc.n	8000352 <__addsf3+0x92>
 8000344:	0840      	lsrs	r0, r0, #1
 8000346:	ea4f 0131 	mov.w	r1, r1, rrx
 800034a:	f102 0201 	add.w	r2, r2, #1
 800034e:	2afe      	cmp	r2, #254	; 0xfe
 8000350:	d251      	bcs.n	80003f6 <__addsf3+0x136>
 8000352:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000356:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 800035a:	bf08      	it	eq
 800035c:	f020 0001 	biceq.w	r0, r0, #1
 8000360:	ea40 0003 	orr.w	r0, r0, r3
 8000364:	4770      	bx	lr
 8000366:	0049      	lsls	r1, r1, #1
 8000368:	eb40 0000 	adc.w	r0, r0, r0
 800036c:	3a01      	subs	r2, #1
 800036e:	bf28      	it	cs
 8000370:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000374:	d2ed      	bcs.n	8000352 <__addsf3+0x92>
 8000376:	fab0 fc80 	clz	ip, r0
 800037a:	f1ac 0c08 	sub.w	ip, ip, #8
 800037e:	ebb2 020c 	subs.w	r2, r2, ip
 8000382:	fa00 f00c 	lsl.w	r0, r0, ip
 8000386:	bfaa      	itet	ge
 8000388:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 800038c:	4252      	neglt	r2, r2
 800038e:	4318      	orrge	r0, r3
 8000390:	bfbc      	itt	lt
 8000392:	40d0      	lsrlt	r0, r2
 8000394:	4318      	orrlt	r0, r3
 8000396:	4770      	bx	lr
 8000398:	f092 0f00 	teq	r2, #0
 800039c:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 80003a0:	bf06      	itte	eq
 80003a2:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 80003a6:	3201      	addeq	r2, #1
 80003a8:	3b01      	subne	r3, #1
 80003aa:	e7b5      	b.n	8000318 <__addsf3+0x58>
 80003ac:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80003b0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80003b4:	bf18      	it	ne
 80003b6:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80003ba:	d021      	beq.n	8000400 <__addsf3+0x140>
 80003bc:	ea92 0f03 	teq	r2, r3
 80003c0:	d004      	beq.n	80003cc <__addsf3+0x10c>
 80003c2:	f092 0f00 	teq	r2, #0
 80003c6:	bf08      	it	eq
 80003c8:	4608      	moveq	r0, r1
 80003ca:	4770      	bx	lr
 80003cc:	ea90 0f01 	teq	r0, r1
 80003d0:	bf1c      	itt	ne
 80003d2:	2000      	movne	r0, #0
 80003d4:	4770      	bxne	lr
 80003d6:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 80003da:	d104      	bne.n	80003e6 <__addsf3+0x126>
 80003dc:	0040      	lsls	r0, r0, #1
 80003de:	bf28      	it	cs
 80003e0:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 80003e4:	4770      	bx	lr
 80003e6:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 80003ea:	bf3c      	itt	cc
 80003ec:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 80003f0:	4770      	bxcc	lr
 80003f2:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80003f6:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 80003fa:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80003fe:	4770      	bx	lr
 8000400:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000404:	bf16      	itet	ne
 8000406:	4608      	movne	r0, r1
 8000408:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 800040c:	4601      	movne	r1, r0
 800040e:	0242      	lsls	r2, r0, #9
 8000410:	bf06      	itte	eq
 8000412:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000416:	ea90 0f01 	teqeq	r0, r1
 800041a:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 800041e:	4770      	bx	lr

08000420 <__aeabi_ui2f>:
 8000420:	f04f 0300 	mov.w	r3, #0
 8000424:	e004      	b.n	8000430 <__aeabi_i2f+0x8>
 8000426:	bf00      	nop

08000428 <__aeabi_i2f>:
 8000428:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 800042c:	bf48      	it	mi
 800042e:	4240      	negmi	r0, r0
 8000430:	ea5f 0c00 	movs.w	ip, r0
 8000434:	bf08      	it	eq
 8000436:	4770      	bxeq	lr
 8000438:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 800043c:	4601      	mov	r1, r0
 800043e:	f04f 0000 	mov.w	r0, #0
 8000442:	e01c      	b.n	800047e <__aeabi_l2f+0x2a>

08000444 <__aeabi_ul2f>:
 8000444:	ea50 0201 	orrs.w	r2, r0, r1
 8000448:	bf08      	it	eq
 800044a:	4770      	bxeq	lr
 800044c:	f04f 0300 	mov.w	r3, #0
 8000450:	e00a      	b.n	8000468 <__aeabi_l2f+0x14>
 8000452:	bf00      	nop

08000454 <__aeabi_l2f>:
 8000454:	ea50 0201 	orrs.w	r2, r0, r1
 8000458:	bf08      	it	eq
 800045a:	4770      	bxeq	lr
 800045c:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000460:	d502      	bpl.n	8000468 <__aeabi_l2f+0x14>
 8000462:	4240      	negs	r0, r0
 8000464:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000468:	ea5f 0c01 	movs.w	ip, r1
 800046c:	bf02      	ittt	eq
 800046e:	4684      	moveq	ip, r0
 8000470:	4601      	moveq	r1, r0
 8000472:	2000      	moveq	r0, #0
 8000474:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000478:	bf08      	it	eq
 800047a:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 800047e:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000482:	fabc f28c 	clz	r2, ip
 8000486:	3a08      	subs	r2, #8
 8000488:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 800048c:	db10      	blt.n	80004b0 <__aeabi_l2f+0x5c>
 800048e:	fa01 fc02 	lsl.w	ip, r1, r2
 8000492:	4463      	add	r3, ip
 8000494:	fa00 fc02 	lsl.w	ip, r0, r2
 8000498:	f1c2 0220 	rsb	r2, r2, #32
 800049c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80004a0:	fa20 f202 	lsr.w	r2, r0, r2
 80004a4:	eb43 0002 	adc.w	r0, r3, r2
 80004a8:	bf08      	it	eq
 80004aa:	f020 0001 	biceq.w	r0, r0, #1
 80004ae:	4770      	bx	lr
 80004b0:	f102 0220 	add.w	r2, r2, #32
 80004b4:	fa01 fc02 	lsl.w	ip, r1, r2
 80004b8:	f1c2 0220 	rsb	r2, r2, #32
 80004bc:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 80004c0:	fa21 f202 	lsr.w	r2, r1, r2
 80004c4:	eb43 0002 	adc.w	r0, r3, r2
 80004c8:	bf08      	it	eq
 80004ca:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 80004ce:	4770      	bx	lr

080004d0 <__aeabi_f2iz>:
 80004d0:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80004d4:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 80004d8:	d30f      	bcc.n	80004fa <__aeabi_f2iz+0x2a>
 80004da:	f04f 039e 	mov.w	r3, #158	; 0x9e
 80004de:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80004e2:	d90d      	bls.n	8000500 <__aeabi_f2iz+0x30>
 80004e4:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80004e8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80004ec:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 80004f0:	fa23 f002 	lsr.w	r0, r3, r2
 80004f4:	bf18      	it	ne
 80004f6:	4240      	negne	r0, r0
 80004f8:	4770      	bx	lr
 80004fa:	f04f 0000 	mov.w	r0, #0
 80004fe:	4770      	bx	lr
 8000500:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000504:	d101      	bne.n	800050a <__aeabi_f2iz+0x3a>
 8000506:	0242      	lsls	r2, r0, #9
 8000508:	d105      	bne.n	8000516 <__aeabi_f2iz+0x46>
 800050a:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 800050e:	bf08      	it	eq
 8000510:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000514:	4770      	bx	lr
 8000516:	f04f 0000 	mov.w	r0, #0
 800051a:	4770      	bx	lr

0800051c <goToOutput>:
#define lineDown() 		HAL_GPIO_WritePin(sensor->DHT_Port, sensor->DHT_Pin, GPIO_PIN_RESET)
#define lineUp()		HAL_GPIO_WritePin(sensor->DHT_Port, sensor->DHT_Pin, GPIO_PIN_SET)
#define getLine()		(HAL_GPIO_ReadPin(sensor->DHT_Port, sensor->DHT_Pin) == GPIO_PIN_SET)
#define Delay(d)		HAL_Delay(d)

static void goToOutput(DHT_sensor *sensor) {
 800051c:	b580      	push	{r7, lr}
 800051e:	b086      	sub	sp, #24
 8000520:	af00      	add	r7, sp, #0
 8000522:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000524:	f107 0308 	add.w	r3, r7, #8
 8000528:	2200      	movs	r2, #0
 800052a:	601a      	str	r2, [r3, #0]
 800052c:	605a      	str	r2, [r3, #4]
 800052e:	609a      	str	r2, [r3, #8]
 8000530:	60da      	str	r2, [r3, #12]

  //По умолчанию на линии высокий уровень
  lineUp();
 8000532:	687b      	ldr	r3, [r7, #4]
 8000534:	6818      	ldr	r0, [r3, #0]
 8000536:	687b      	ldr	r3, [r7, #4]
 8000538:	889b      	ldrh	r3, [r3, #4]
 800053a:	2201      	movs	r2, #1
 800053c:	4619      	mov	r1, r3
 800053e:	f004 fa20 	bl	8004982 <HAL_GPIO_WritePin>

  //Настройка порта на выход 
  GPIO_InitStruct.Pin = sensor->DHT_Pin;
 8000542:	687b      	ldr	r3, [r7, #4]
 8000544:	889b      	ldrh	r3, [r3, #4]
 8000546:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD; 	//Открытый сток
 8000548:	2311      	movs	r3, #17
 800054a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = sensor->pullUp;		//Подтяжка к питанию
 800054c:	687b      	ldr	r3, [r7, #4]
 800054e:	79db      	ldrb	r3, [r3, #7]
 8000550:	613b      	str	r3, [r7, #16]

  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH; //Высокая скорость работы порта
 8000552:	2303      	movs	r3, #3
 8000554:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(sensor->DHT_Port, &GPIO_InitStruct);
 8000556:	687b      	ldr	r3, [r7, #4]
 8000558:	681b      	ldr	r3, [r3, #0]
 800055a:	f107 0208 	add.w	r2, r7, #8
 800055e:	4611      	mov	r1, r2
 8000560:	4618      	mov	r0, r3
 8000562:	f004 f873 	bl	800464c <HAL_GPIO_Init>
}
 8000566:	bf00      	nop
 8000568:	3718      	adds	r7, #24
 800056a:	46bd      	mov	sp, r7
 800056c:	bd80      	pop	{r7, pc}

0800056e <goToInput>:

static void goToInput(DHT_sensor *sensor) {
 800056e:	b580      	push	{r7, lr}
 8000570:	b086      	sub	sp, #24
 8000572:	af00      	add	r7, sp, #0
 8000574:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000576:	f107 0308 	add.w	r3, r7, #8
 800057a:	2200      	movs	r2, #0
 800057c:	601a      	str	r2, [r3, #0]
 800057e:	605a      	str	r2, [r3, #4]
 8000580:	609a      	str	r2, [r3, #8]
 8000582:	60da      	str	r2, [r3, #12]

  //Настройка порта на вход 
  GPIO_InitStruct.Pin = sensor->DHT_Pin;
 8000584:	687b      	ldr	r3, [r7, #4]
 8000586:	889b      	ldrh	r3, [r3, #4]
 8000588:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800058a:	2300      	movs	r3, #0
 800058c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = sensor->pullUp;		//Подтяжка к питанию
 800058e:	687b      	ldr	r3, [r7, #4]
 8000590:	79db      	ldrb	r3, [r3, #7]
 8000592:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(sensor->DHT_Port, &GPIO_InitStruct);
 8000594:	687b      	ldr	r3, [r7, #4]
 8000596:	681b      	ldr	r3, [r3, #0]
 8000598:	f107 0208 	add.w	r2, r7, #8
 800059c:	4611      	mov	r1, r2
 800059e:	4618      	mov	r0, r3
 80005a0:	f004 f854 	bl	800464c <HAL_GPIO_Init>
}
 80005a4:	bf00      	nop
 80005a6:	3718      	adds	r7, #24
 80005a8:	46bd      	mov	sp, r7
 80005aa:	bd80      	pop	{r7, pc}

080005ac <DHT_getData>:

DHT_data DHT_getData(DHT_sensor *sensor) {
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b08a      	sub	sp, #40	; 0x28
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	6078      	str	r0, [r7, #4]
 80005b4:	6039      	str	r1, [r7, #0]
	DHT_data data = {-128.0f, -128.0f};
 80005b6:	4a76      	ldr	r2, [pc, #472]	; (8000790 <DHT_getData+0x1e4>)
 80005b8:	f107 0314 	add.w	r3, r7, #20
 80005bc:	e892 0003 	ldmia.w	r2, {r0, r1}
 80005c0:	e883 0003 	stmia.w	r3, {r0, r1}
	
	#if DHT_POLLING_CONTROL == 1
	/* Ограничение по частоте опроса датчика */
	//Определение интервала опроса в зависимости от датчика
	uint16_t pollingInterval;
	if (sensor->type == DHT11) {
 80005c4:	683b      	ldr	r3, [r7, #0]
 80005c6:	799b      	ldrb	r3, [r3, #6]
 80005c8:	2b00      	cmp	r3, #0
 80005ca:	d103      	bne.n	80005d4 <DHT_getData+0x28>
		pollingInterval = DHT_POLLING_INTERVAL_DHT11;
 80005cc:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 80005d0:	84fb      	strh	r3, [r7, #38]	; 0x26
 80005d2:	e002      	b.n	80005da <DHT_getData+0x2e>
	} else {
		pollingInterval = DHT_POLLING_INTERVAL_DHT22;
 80005d4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80005d8:	84fb      	strh	r3, [r7, #38]	; 0x26
	}

	//Если интервал маленький, то возврат последнего удачного значения
	if ((HAL_GetTick() - sensor->lastPollingTime < pollingInterval) && sensor->lastPollingTime != 0) {
 80005da:	f003 fb6f 	bl	8003cbc <HAL_GetTick>
 80005de:	4602      	mov	r2, r0
 80005e0:	683b      	ldr	r3, [r7, #0]
 80005e2:	689b      	ldr	r3, [r3, #8]
 80005e4:	1ad2      	subs	r2, r2, r3
 80005e6:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80005e8:	429a      	cmp	r2, r3
 80005ea:	d212      	bcs.n	8000612 <DHT_getData+0x66>
 80005ec:	683b      	ldr	r3, [r7, #0]
 80005ee:	689b      	ldr	r3, [r3, #8]
 80005f0:	2b00      	cmp	r3, #0
 80005f2:	d00e      	beq.n	8000612 <DHT_getData+0x66>
		data.hum = sensor->lastHum;
 80005f4:	683b      	ldr	r3, [r7, #0]
 80005f6:	691b      	ldr	r3, [r3, #16]
 80005f8:	617b      	str	r3, [r7, #20]
		data.temp = sensor->lastTemp;
 80005fa:	683b      	ldr	r3, [r7, #0]
 80005fc:	68db      	ldr	r3, [r3, #12]
 80005fe:	61bb      	str	r3, [r7, #24]
		return data;
 8000600:	687b      	ldr	r3, [r7, #4]
 8000602:	461a      	mov	r2, r3
 8000604:	f107 0314 	add.w	r3, r7, #20
 8000608:	e893 0003 	ldmia.w	r3, {r0, r1}
 800060c:	e882 0003 	stmia.w	r2, {r0, r1}
 8000610:	e166      	b.n	80008e0 <DHT_getData+0x334>
	}
	sensor->lastPollingTime = HAL_GetTick()+1;
 8000612:	f003 fb53 	bl	8003cbc <HAL_GetTick>
 8000616:	4603      	mov	r3, r0
 8000618:	1c5a      	adds	r2, r3, #1
 800061a:	683b      	ldr	r3, [r7, #0]
 800061c:	609a      	str	r2, [r3, #8]
	#endif

	/* Запрос данных у датчика */
	//Перевод пина "на выход"
	goToOutput(sensor);
 800061e:	6838      	ldr	r0, [r7, #0]
 8000620:	f7ff ff7c 	bl	800051c <goToOutput>
	//Опускание линии данных на 18 мс
	lineDown();
 8000624:	683b      	ldr	r3, [r7, #0]
 8000626:	6818      	ldr	r0, [r3, #0]
 8000628:	683b      	ldr	r3, [r7, #0]
 800062a:	889b      	ldrh	r3, [r3, #4]
 800062c:	2200      	movs	r2, #0
 800062e:	4619      	mov	r1, r3
 8000630:	f004 f9a7 	bl	8004982 <HAL_GPIO_WritePin>
	Delay(18);
 8000634:	2012      	movs	r0, #18
 8000636:	f003 fb4b 	bl	8003cd0 <HAL_Delay>
	//Подъём линии, перевод порта "на вход"
	lineUp();
 800063a:	683b      	ldr	r3, [r7, #0]
 800063c:	6818      	ldr	r0, [r3, #0]
 800063e:	683b      	ldr	r3, [r7, #0]
 8000640:	889b      	ldrh	r3, [r3, #4]
 8000642:	2201      	movs	r2, #1
 8000644:	4619      	mov	r1, r3
 8000646:	f004 f99c 	bl	8004982 <HAL_GPIO_WritePin>
	goToInput(sensor);
 800064a:	6838      	ldr	r0, [r7, #0]
 800064c:	f7ff ff8f 	bl	800056e <goToInput>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000650:	b672      	cpsid	i
}
 8000652:	bf00      	nop
	#ifdef DHT_IRQ_CONTROL
	//Выключение прерываний, чтобы ничто не мешало обработке данных
	__disable_irq();
	#endif
	/* Ожидание ответа от датчика */
	uint16_t timeout = 0;
 8000654:	2300      	movs	r3, #0
 8000656:	84bb      	strh	r3, [r7, #36]	; 0x24
	//Ожидание спада
	while(getLine()) {
 8000658:	e01a      	b.n	8000690 <DHT_getData+0xe4>
		timeout++;
 800065a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800065c:	3301      	adds	r3, #1
 800065e:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (timeout > DHT_TIMEOUT) {
 8000660:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8000662:	f242 7210 	movw	r2, #10000	; 0x2710
 8000666:	4293      	cmp	r3, r2
 8000668:	d912      	bls.n	8000690 <DHT_getData+0xe4>
  __ASM volatile ("cpsie i" : : : "memory");
 800066a:	b662      	cpsie	i
}
 800066c:	bf00      	nop
			__enable_irq();
			#endif
			//Если датчик не отозвался, значит его точно нет
			//Обнуление последнего удачного значения, чтобы
			//не получать фантомные значения
			sensor->lastHum = -128.0f;
 800066e:	683b      	ldr	r3, [r7, #0]
 8000670:	f04f 4243 	mov.w	r2, #3271557120	; 0xc3000000
 8000674:	611a      	str	r2, [r3, #16]
			sensor->lastTemp = -128.0f;
 8000676:	683b      	ldr	r3, [r7, #0]
 8000678:	f04f 4243 	mov.w	r2, #3271557120	; 0xc3000000
 800067c:	60da      	str	r2, [r3, #12]

			return data;
 800067e:	687b      	ldr	r3, [r7, #4]
 8000680:	461a      	mov	r2, r3
 8000682:	f107 0314 	add.w	r3, r7, #20
 8000686:	e893 0003 	ldmia.w	r3, {r0, r1}
 800068a:	e882 0003 	stmia.w	r2, {r0, r1}
 800068e:	e127      	b.n	80008e0 <DHT_getData+0x334>
	while(getLine()) {
 8000690:	683b      	ldr	r3, [r7, #0]
 8000692:	681a      	ldr	r2, [r3, #0]
 8000694:	683b      	ldr	r3, [r7, #0]
 8000696:	889b      	ldrh	r3, [r3, #4]
 8000698:	4619      	mov	r1, r3
 800069a:	4610      	mov	r0, r2
 800069c:	f004 f95a 	bl	8004954 <HAL_GPIO_ReadPin>
 80006a0:	4603      	mov	r3, r0
 80006a2:	2b01      	cmp	r3, #1
 80006a4:	d0d9      	beq.n	800065a <DHT_getData+0xae>
		}
	}
	timeout = 0;
 80006a6:	2300      	movs	r3, #0
 80006a8:	84bb      	strh	r3, [r7, #36]	; 0x24
	//Ожидание подъёма
	while(!getLine()) {
 80006aa:	e01a      	b.n	80006e2 <DHT_getData+0x136>
		timeout++;
 80006ac:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80006ae:	3301      	adds	r3, #1
 80006b0:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (timeout > DHT_TIMEOUT) {
 80006b2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80006b4:	f242 7210 	movw	r2, #10000	; 0x2710
 80006b8:	4293      	cmp	r3, r2
 80006ba:	d912      	bls.n	80006e2 <DHT_getData+0x136>
  __ASM volatile ("cpsie i" : : : "memory");
 80006bc:	b662      	cpsie	i
}
 80006be:	bf00      	nop
			__enable_irq();
			#endif
			//Если датчик не отозвался, значит его точно нет
			//Обнуление последнего удачного значения, чтобы
			//не получать фантомные значения
			sensor->lastHum = -128.0f;
 80006c0:	683b      	ldr	r3, [r7, #0]
 80006c2:	f04f 4243 	mov.w	r2, #3271557120	; 0xc3000000
 80006c6:	611a      	str	r2, [r3, #16]
			sensor->lastTemp = -128.0f;
 80006c8:	683b      	ldr	r3, [r7, #0]
 80006ca:	f04f 4243 	mov.w	r2, #3271557120	; 0xc3000000
 80006ce:	60da      	str	r2, [r3, #12]

			return data;
 80006d0:	687b      	ldr	r3, [r7, #4]
 80006d2:	461a      	mov	r2, r3
 80006d4:	f107 0314 	add.w	r3, r7, #20
 80006d8:	e893 0003 	ldmia.w	r3, {r0, r1}
 80006dc:	e882 0003 	stmia.w	r2, {r0, r1}
 80006e0:	e0fe      	b.n	80008e0 <DHT_getData+0x334>
	while(!getLine()) {
 80006e2:	683b      	ldr	r3, [r7, #0]
 80006e4:	681a      	ldr	r2, [r3, #0]
 80006e6:	683b      	ldr	r3, [r7, #0]
 80006e8:	889b      	ldrh	r3, [r3, #4]
 80006ea:	4619      	mov	r1, r3
 80006ec:	4610      	mov	r0, r2
 80006ee:	f004 f931 	bl	8004954 <HAL_GPIO_ReadPin>
 80006f2:	4603      	mov	r3, r0
 80006f4:	2b01      	cmp	r3, #1
 80006f6:	d1d9      	bne.n	80006ac <DHT_getData+0x100>
		}
	}
	timeout = 0;
 80006f8:	2300      	movs	r3, #0
 80006fa:	84bb      	strh	r3, [r7, #36]	; 0x24
	//Ожидание спада
	while(getLine()) {
 80006fc:	e012      	b.n	8000724 <DHT_getData+0x178>
		timeout++;
 80006fe:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8000700:	3301      	adds	r3, #1
 8000702:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (timeout > DHT_TIMEOUT) {
 8000704:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8000706:	f242 7210 	movw	r2, #10000	; 0x2710
 800070a:	4293      	cmp	r3, r2
 800070c:	d90a      	bls.n	8000724 <DHT_getData+0x178>
  __ASM volatile ("cpsie i" : : : "memory");
 800070e:	b662      	cpsie	i
}
 8000710:	bf00      	nop
			#ifdef DHT_IRQ_CONTROL
			__enable_irq();
			#endif
			return data;
 8000712:	687b      	ldr	r3, [r7, #4]
 8000714:	461a      	mov	r2, r3
 8000716:	f107 0314 	add.w	r3, r7, #20
 800071a:	e893 0003 	ldmia.w	r3, {r0, r1}
 800071e:	e882 0003 	stmia.w	r2, {r0, r1}
 8000722:	e0dd      	b.n	80008e0 <DHT_getData+0x334>
	while(getLine()) {
 8000724:	683b      	ldr	r3, [r7, #0]
 8000726:	681a      	ldr	r2, [r3, #0]
 8000728:	683b      	ldr	r3, [r7, #0]
 800072a:	889b      	ldrh	r3, [r3, #4]
 800072c:	4619      	mov	r1, r3
 800072e:	4610      	mov	r0, r2
 8000730:	f004 f910 	bl	8004954 <HAL_GPIO_ReadPin>
 8000734:	4603      	mov	r3, r0
 8000736:	2b01      	cmp	r3, #1
 8000738:	d0e1      	beq.n	80006fe <DHT_getData+0x152>
		}
	}
	
	/* Чтение ответа от датчика */
	uint8_t rawData[5] = {0,0,0,0,0};
 800073a:	4a16      	ldr	r2, [pc, #88]	; (8000794 <DHT_getData+0x1e8>)
 800073c:	f107 030c 	add.w	r3, r7, #12
 8000740:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000744:	6018      	str	r0, [r3, #0]
 8000746:	3304      	adds	r3, #4
 8000748:	7019      	strb	r1, [r3, #0]
	for(uint8_t a = 0; a < 5; a++) {
 800074a:	2300      	movs	r3, #0
 800074c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8000750:	e05d      	b.n	800080e <DHT_getData+0x262>
		for(uint8_t b = 7; b != 255; b--) {
 8000752:	2307      	movs	r3, #7
 8000754:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8000758:	e050      	b.n	80007fc <DHT_getData+0x250>
			uint16_t hT = 0, lT = 0;
 800075a:	2300      	movs	r3, #0
 800075c:	843b      	strh	r3, [r7, #32]
 800075e:	2300      	movs	r3, #0
 8000760:	83fb      	strh	r3, [r7, #30]
			//Пока линия в низком уровне, инкремент переменной lT
			while(!getLine() && lT != 65535) lT++;
 8000762:	e002      	b.n	800076a <DHT_getData+0x1be>
 8000764:	8bfb      	ldrh	r3, [r7, #30]
 8000766:	3301      	adds	r3, #1
 8000768:	83fb      	strh	r3, [r7, #30]
 800076a:	683b      	ldr	r3, [r7, #0]
 800076c:	681a      	ldr	r2, [r3, #0]
 800076e:	683b      	ldr	r3, [r7, #0]
 8000770:	889b      	ldrh	r3, [r3, #4]
 8000772:	4619      	mov	r1, r3
 8000774:	4610      	mov	r0, r2
 8000776:	f004 f8ed 	bl	8004954 <HAL_GPIO_ReadPin>
 800077a:	4603      	mov	r3, r0
 800077c:	2b01      	cmp	r3, #1
 800077e:	d004      	beq.n	800078a <DHT_getData+0x1de>
 8000780:	8bfb      	ldrh	r3, [r7, #30]
 8000782:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000786:	4293      	cmp	r3, r2
 8000788:	d1ec      	bne.n	8000764 <DHT_getData+0x1b8>
			//Пока линия в высоком уровне, инкремент переменной hT
			timeout = 0;
 800078a:	2300      	movs	r3, #0
 800078c:	84bb      	strh	r3, [r7, #36]	; 0x24
			while(getLine()&& hT != 65535) hT++;
 800078e:	e006      	b.n	800079e <DHT_getData+0x1f2>
 8000790:	080090c4 	.word	0x080090c4
 8000794:	080090cc 	.word	0x080090cc
 8000798:	8c3b      	ldrh	r3, [r7, #32]
 800079a:	3301      	adds	r3, #1
 800079c:	843b      	strh	r3, [r7, #32]
 800079e:	683b      	ldr	r3, [r7, #0]
 80007a0:	681a      	ldr	r2, [r3, #0]
 80007a2:	683b      	ldr	r3, [r7, #0]
 80007a4:	889b      	ldrh	r3, [r3, #4]
 80007a6:	4619      	mov	r1, r3
 80007a8:	4610      	mov	r0, r2
 80007aa:	f004 f8d3 	bl	8004954 <HAL_GPIO_ReadPin>
 80007ae:	4603      	mov	r3, r0
 80007b0:	2b01      	cmp	r3, #1
 80007b2:	d104      	bne.n	80007be <DHT_getData+0x212>
 80007b4:	8c3b      	ldrh	r3, [r7, #32]
 80007b6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80007ba:	4293      	cmp	r3, r2
 80007bc:	d1ec      	bne.n	8000798 <DHT_getData+0x1ec>
			//Если hT больше lT, то пришла единица
			if(hT > lT) rawData[a] |= (1<<b);
 80007be:	8c3a      	ldrh	r2, [r7, #32]
 80007c0:	8bfb      	ldrh	r3, [r7, #30]
 80007c2:	429a      	cmp	r2, r3
 80007c4:	d915      	bls.n	80007f2 <DHT_getData+0x246>
 80007c6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80007ca:	3328      	adds	r3, #40	; 0x28
 80007cc:	443b      	add	r3, r7
 80007ce:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 80007d2:	b25a      	sxtb	r2, r3
 80007d4:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 80007d8:	2101      	movs	r1, #1
 80007da:	fa01 f303 	lsl.w	r3, r1, r3
 80007de:	b25b      	sxtb	r3, r3
 80007e0:	4313      	orrs	r3, r2
 80007e2:	b25a      	sxtb	r2, r3
 80007e4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80007e8:	b2d2      	uxtb	r2, r2
 80007ea:	3328      	adds	r3, #40	; 0x28
 80007ec:	443b      	add	r3, r7
 80007ee:	f803 2c1c 	strb.w	r2, [r3, #-28]
		for(uint8_t b = 7; b != 255; b--) {
 80007f2:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 80007f6:	3b01      	subs	r3, #1
 80007f8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80007fc:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8000800:	2bff      	cmp	r3, #255	; 0xff
 8000802:	d1aa      	bne.n	800075a <DHT_getData+0x1ae>
	for(uint8_t a = 0; a < 5; a++) {
 8000804:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8000808:	3301      	adds	r3, #1
 800080a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800080e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8000812:	2b04      	cmp	r3, #4
 8000814:	d99d      	bls.n	8000752 <DHT_getData+0x1a6>
  __ASM volatile ("cpsie i" : : : "memory");
 8000816:	b662      	cpsie	i
}
 8000818:	bf00      	nop
	//Включение прерываний после приёма данных
	__enable_irq();
    #endif

	/* Проверка целостности данных */
	if((uint8_t)(rawData[0] + rawData[1] + rawData[2] + rawData[3]) == rawData[4]) {
 800081a:	7b3a      	ldrb	r2, [r7, #12]
 800081c:	7b7b      	ldrb	r3, [r7, #13]
 800081e:	4413      	add	r3, r2
 8000820:	b2da      	uxtb	r2, r3
 8000822:	7bbb      	ldrb	r3, [r7, #14]
 8000824:	4413      	add	r3, r2
 8000826:	b2da      	uxtb	r2, r3
 8000828:	7bfb      	ldrb	r3, [r7, #15]
 800082a:	4413      	add	r3, r2
 800082c:	b2da      	uxtb	r2, r3
 800082e:	7c3b      	ldrb	r3, [r7, #16]
 8000830:	429a      	cmp	r2, r3
 8000832:	d147      	bne.n	80008c4 <DHT_getData+0x318>
		//Если контрольная сумма совпадает, то конвертация и возврат полученных значений
		if (sensor->type == DHT22) {
 8000834:	683b      	ldr	r3, [r7, #0]
 8000836:	799b      	ldrb	r3, [r3, #6]
 8000838:	2b01      	cmp	r3, #1
 800083a:	d133      	bne.n	80008a4 <DHT_getData+0x2f8>
			data.hum = (float)(((uint16_t)rawData[0]<<8) | rawData[1])*0.1f;
 800083c:	7b3b      	ldrb	r3, [r7, #12]
 800083e:	021b      	lsls	r3, r3, #8
 8000840:	7b7a      	ldrb	r2, [r7, #13]
 8000842:	4313      	orrs	r3, r2
 8000844:	4618      	mov	r0, r3
 8000846:	f7ff fdef 	bl	8000428 <__aeabi_i2f>
 800084a:	4603      	mov	r3, r0
 800084c:	4926      	ldr	r1, [pc, #152]	; (80008e8 <DHT_getData+0x33c>)
 800084e:	4618      	mov	r0, r3
 8000850:	f7ff fc7c 	bl	800014c <__aeabi_fmul>
 8000854:	4603      	mov	r3, r0
 8000856:	617b      	str	r3, [r7, #20]
			//Проверка на отрицательность температуры
			if(!(rawData[2] & (1<<7))) {
 8000858:	7bbb      	ldrb	r3, [r7, #14]
 800085a:	b25b      	sxtb	r3, r3
 800085c:	2b00      	cmp	r3, #0
 800085e:	db0e      	blt.n	800087e <DHT_getData+0x2d2>
				data.temp = (float)(((uint16_t)rawData[2]<<8) | rawData[3])*0.1f;
 8000860:	7bbb      	ldrb	r3, [r7, #14]
 8000862:	021b      	lsls	r3, r3, #8
 8000864:	7bfa      	ldrb	r2, [r7, #15]
 8000866:	4313      	orrs	r3, r2
 8000868:	4618      	mov	r0, r3
 800086a:	f7ff fddd 	bl	8000428 <__aeabi_i2f>
 800086e:	4603      	mov	r3, r0
 8000870:	491d      	ldr	r1, [pc, #116]	; (80008e8 <DHT_getData+0x33c>)
 8000872:	4618      	mov	r0, r3
 8000874:	f7ff fc6a 	bl	800014c <__aeabi_fmul>
 8000878:	4603      	mov	r3, r0
 800087a:	61bb      	str	r3, [r7, #24]
 800087c:	e012      	b.n	80008a4 <DHT_getData+0x2f8>
			}	else {
				rawData[2] &= ~(1<<7);
 800087e:	7bbb      	ldrb	r3, [r7, #14]
 8000880:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000884:	b2db      	uxtb	r3, r3
 8000886:	73bb      	strb	r3, [r7, #14]
				data.temp = (float)(((uint16_t)rawData[2]<<8) | rawData[3])*-0.1f;
 8000888:	7bbb      	ldrb	r3, [r7, #14]
 800088a:	021b      	lsls	r3, r3, #8
 800088c:	7bfa      	ldrb	r2, [r7, #15]
 800088e:	4313      	orrs	r3, r2
 8000890:	4618      	mov	r0, r3
 8000892:	f7ff fdc9 	bl	8000428 <__aeabi_i2f>
 8000896:	4603      	mov	r3, r0
 8000898:	4914      	ldr	r1, [pc, #80]	; (80008ec <DHT_getData+0x340>)
 800089a:	4618      	mov	r0, r3
 800089c:	f7ff fc56 	bl	800014c <__aeabi_fmul>
 80008a0:	4603      	mov	r3, r0
 80008a2:	61bb      	str	r3, [r7, #24]
			}
		}
		if (sensor->type == DHT11) {
 80008a4:	683b      	ldr	r3, [r7, #0]
 80008a6:	799b      	ldrb	r3, [r3, #6]
 80008a8:	2b00      	cmp	r3, #0
 80008aa:	d10b      	bne.n	80008c4 <DHT_getData+0x318>
			data.hum = (float)rawData[0];
 80008ac:	7b3b      	ldrb	r3, [r7, #12]
 80008ae:	4618      	mov	r0, r3
 80008b0:	f7ff fdb6 	bl	8000420 <__aeabi_ui2f>
 80008b4:	4603      	mov	r3, r0
 80008b6:	617b      	str	r3, [r7, #20]
			data.temp = (float)rawData[2];
 80008b8:	7bbb      	ldrb	r3, [r7, #14]
 80008ba:	4618      	mov	r0, r3
 80008bc:	f7ff fdb0 	bl	8000420 <__aeabi_ui2f>
 80008c0:	4603      	mov	r3, r0
 80008c2:	61bb      	str	r3, [r7, #24]
		}
	}
	
	#if DHT_POLLING_CONTROL == 1
	sensor->lastHum = data.hum;
 80008c4:	697a      	ldr	r2, [r7, #20]
 80008c6:	683b      	ldr	r3, [r7, #0]
 80008c8:	611a      	str	r2, [r3, #16]
	sensor->lastTemp = data.temp;
 80008ca:	69ba      	ldr	r2, [r7, #24]
 80008cc:	683b      	ldr	r3, [r7, #0]
 80008ce:	60da      	str	r2, [r3, #12]
	#endif

	return data;	
 80008d0:	687b      	ldr	r3, [r7, #4]
 80008d2:	461a      	mov	r2, r3
 80008d4:	f107 0314 	add.w	r3, r7, #20
 80008d8:	e893 0003 	ldmia.w	r3, {r0, r1}
 80008dc:	e882 0003 	stmia.w	r2, {r0, r1}
}
 80008e0:	6878      	ldr	r0, [r7, #4]
 80008e2:	3728      	adds	r7, #40	; 0x28
 80008e4:	46bd      	mov	sp, r7
 80008e6:	bd80      	pop	{r7, pc}
 80008e8:	3dcccccd 	.word	0x3dcccccd
 80008ec:	bdcccccd 	.word	0xbdcccccd

080008f0 <init_botonera>:

static uint8_t read_input, last_input, fall_input, rise_input;
static uint8_t write_output = 0xFF;


void init_botonera (I2C_HandleTypeDef* i2c_handler, uint8_t i2c_address){
 80008f0:	b580      	push	{r7, lr}
 80008f2:	b084      	sub	sp, #16
 80008f4:	af02      	add	r7, sp, #8
 80008f6:	6078      	str	r0, [r7, #4]
 80008f8:	460b      	mov	r3, r1
 80008fa:	70fb      	strb	r3, [r7, #3]

	pcf8574_init(i2c_handler, i2c_address);
 80008fc:	78fb      	ldrb	r3, [r7, #3]
 80008fe:	4619      	mov	r1, r3
 8000900:	6878      	ldr	r0, [r7, #4]
 8000902:	f000 f8d9 	bl	8000ab8 <pcf8574_init>

	//lectura inicial
	flag_sinBotones = HAL_I2C_Master_Receive(i2c_handler, i2c_address << 1, &read_input, 1, 100);
 8000906:	78fb      	ldrb	r3, [r7, #3]
 8000908:	b29b      	uxth	r3, r3
 800090a:	005b      	lsls	r3, r3, #1
 800090c:	b299      	uxth	r1, r3
 800090e:	2364      	movs	r3, #100	; 0x64
 8000910:	9300      	str	r3, [sp, #0]
 8000912:	2301      	movs	r3, #1
 8000914:	4a09      	ldr	r2, [pc, #36]	; (800093c <init_botonera+0x4c>)
 8000916:	6878      	ldr	r0, [r7, #4]
 8000918:	f004 fa7e 	bl	8004e18 <HAL_I2C_Master_Receive>
 800091c:	4603      	mov	r3, r0
 800091e:	461a      	mov	r2, r3
 8000920:	4b07      	ldr	r3, [pc, #28]	; (8000940 <init_botonera+0x50>)
 8000922:	701a      	strb	r2, [r3, #0]
	last_input = read_input;
 8000924:	4b05      	ldr	r3, [pc, #20]	; (800093c <init_botonera+0x4c>)
 8000926:	781a      	ldrb	r2, [r3, #0]
 8000928:	4b06      	ldr	r3, [pc, #24]	; (8000944 <init_botonera+0x54>)
 800092a:	701a      	strb	r2, [r3, #0]

	pcf8574_writePort(0xFF); //weak pullup para todos los pines
 800092c:	20ff      	movs	r0, #255	; 0xff
 800092e:	f000 f8f3 	bl	8000b18 <pcf8574_writePort>
} //fin init_botonera()
 8000932:	bf00      	nop
 8000934:	3708      	adds	r7, #8
 8000936:	46bd      	mov	sp, r7
 8000938:	bd80      	pop	{r7, pc}
 800093a:	bf00      	nop
 800093c:	2000014c 	.word	0x2000014c
 8000940:	20000000 	.word	0x20000000
 8000944:	2000014d 	.word	0x2000014d

08000948 <lecturaTeclas>:


void lecturaTeclas(void){
 8000948:	b580      	push	{r7, lr}
 800094a:	af00      	add	r7, sp, #0
	if (flag_sinBotones != HAL_OK) return;
 800094c:	4b06      	ldr	r3, [pc, #24]	; (8000968 <lecturaTeclas+0x20>)
 800094e:	781b      	ldrb	r3, [r3, #0]
 8000950:	2b00      	cmp	r3, #0
 8000952:	d106      	bne.n	8000962 <lecturaTeclas+0x1a>
	read_input = pcf8574_readPort();
 8000954:	f000 f8c8 	bl	8000ae8 <pcf8574_readPort>
 8000958:	4603      	mov	r3, r0
 800095a:	461a      	mov	r2, r3
 800095c:	4b03      	ldr	r3, [pc, #12]	; (800096c <lecturaTeclas+0x24>)
 800095e:	701a      	strb	r2, [r3, #0]
 8000960:	e000      	b.n	8000964 <lecturaTeclas+0x1c>
	if (flag_sinBotones != HAL_OK) return;
 8000962:	bf00      	nop
} //fin lecturaTeclas()
 8000964:	bd80      	pop	{r7, pc}
 8000966:	bf00      	nop
 8000968:	20000000 	.word	0x20000000
 800096c:	2000014c 	.word	0x2000014c

08000970 <update_teclas>:

void update_teclas (void){
 8000970:	b480      	push	{r7}
 8000972:	af00      	add	r7, sp, #0

	fall_input = last_input & ~read_input;
 8000974:	4b10      	ldr	r3, [pc, #64]	; (80009b8 <update_teclas+0x48>)
 8000976:	781b      	ldrb	r3, [r3, #0]
 8000978:	b25b      	sxtb	r3, r3
 800097a:	43db      	mvns	r3, r3
 800097c:	b25a      	sxtb	r2, r3
 800097e:	4b0f      	ldr	r3, [pc, #60]	; (80009bc <update_teclas+0x4c>)
 8000980:	781b      	ldrb	r3, [r3, #0]
 8000982:	b25b      	sxtb	r3, r3
 8000984:	4013      	ands	r3, r2
 8000986:	b25b      	sxtb	r3, r3
 8000988:	b2da      	uxtb	r2, r3
 800098a:	4b0d      	ldr	r3, [pc, #52]	; (80009c0 <update_teclas+0x50>)
 800098c:	701a      	strb	r2, [r3, #0]
	rise_input = ~last_input & read_input;
 800098e:	4b0b      	ldr	r3, [pc, #44]	; (80009bc <update_teclas+0x4c>)
 8000990:	781b      	ldrb	r3, [r3, #0]
 8000992:	b25b      	sxtb	r3, r3
 8000994:	43db      	mvns	r3, r3
 8000996:	b25a      	sxtb	r2, r3
 8000998:	4b07      	ldr	r3, [pc, #28]	; (80009b8 <update_teclas+0x48>)
 800099a:	781b      	ldrb	r3, [r3, #0]
 800099c:	b25b      	sxtb	r3, r3
 800099e:	4013      	ands	r3, r2
 80009a0:	b25b      	sxtb	r3, r3
 80009a2:	b2da      	uxtb	r2, r3
 80009a4:	4b07      	ldr	r3, [pc, #28]	; (80009c4 <update_teclas+0x54>)
 80009a6:	701a      	strb	r2, [r3, #0]

	last_input = read_input;
 80009a8:	4b03      	ldr	r3, [pc, #12]	; (80009b8 <update_teclas+0x48>)
 80009aa:	781a      	ldrb	r2, [r3, #0]
 80009ac:	4b03      	ldr	r3, [pc, #12]	; (80009bc <update_teclas+0x4c>)
 80009ae:	701a      	strb	r2, [r3, #0]

} //fin update_teclas()
 80009b0:	bf00      	nop
 80009b2:	46bd      	mov	sp, r7
 80009b4:	bc80      	pop	{r7}
 80009b6:	4770      	bx	lr
 80009b8:	2000014c 	.word	0x2000014c
 80009bc:	2000014d 	.word	0x2000014d
 80009c0:	2000014e 	.word	0x2000014e
 80009c4:	2000014f 	.word	0x2000014f

080009c8 <getStatBoton>:


T_INPUT getStatBoton (T_POS_INPUT b){
 80009c8:	b480      	push	{r7}
 80009ca:	b083      	sub	sp, #12
 80009cc:	af00      	add	r7, sp, #0
 80009ce:	4603      	mov	r3, r0
 80009d0:	71fb      	strb	r3, [r7, #7]

	if (flag_sinBotones != 0) return HIGH_L;
 80009d2:	4b18      	ldr	r3, [pc, #96]	; (8000a34 <getStatBoton+0x6c>)
 80009d4:	781b      	ldrb	r3, [r3, #0]
 80009d6:	2b00      	cmp	r3, #0
 80009d8:	d001      	beq.n	80009de <getStatBoton+0x16>
 80009da:	2301      	movs	r3, #1
 80009dc:	e024      	b.n	8000a28 <getStatBoton+0x60>

	if ( (fall_input & (1 << b)) != 0)
 80009de:	4b16      	ldr	r3, [pc, #88]	; (8000a38 <getStatBoton+0x70>)
 80009e0:	781b      	ldrb	r3, [r3, #0]
 80009e2:	461a      	mov	r2, r3
 80009e4:	79fb      	ldrb	r3, [r7, #7]
 80009e6:	fa42 f303 	asr.w	r3, r2, r3
 80009ea:	f003 0301 	and.w	r3, r3, #1
 80009ee:	2b00      	cmp	r3, #0
 80009f0:	d001      	beq.n	80009f6 <getStatBoton+0x2e>
		return FALL;
 80009f2:	2302      	movs	r3, #2
 80009f4:	e018      	b.n	8000a28 <getStatBoton+0x60>

	if ( (rise_input & (1 << b)) != 0)
 80009f6:	4b11      	ldr	r3, [pc, #68]	; (8000a3c <getStatBoton+0x74>)
 80009f8:	781b      	ldrb	r3, [r3, #0]
 80009fa:	461a      	mov	r2, r3
 80009fc:	79fb      	ldrb	r3, [r7, #7]
 80009fe:	fa42 f303 	asr.w	r3, r2, r3
 8000a02:	f003 0301 	and.w	r3, r3, #1
 8000a06:	2b00      	cmp	r3, #0
 8000a08:	d001      	beq.n	8000a0e <getStatBoton+0x46>
		return RISE;
 8000a0a:	2303      	movs	r3, #3
 8000a0c:	e00c      	b.n	8000a28 <getStatBoton+0x60>

	if ( (read_input & (1 << b)) != 0)
 8000a0e:	4b0c      	ldr	r3, [pc, #48]	; (8000a40 <getStatBoton+0x78>)
 8000a10:	781b      	ldrb	r3, [r3, #0]
 8000a12:	461a      	mov	r2, r3
 8000a14:	79fb      	ldrb	r3, [r7, #7]
 8000a16:	fa42 f303 	asr.w	r3, r2, r3
 8000a1a:	f003 0301 	and.w	r3, r3, #1
 8000a1e:	2b00      	cmp	r3, #0
 8000a20:	d001      	beq.n	8000a26 <getStatBoton+0x5e>
		return HIGH_L;
 8000a22:	2301      	movs	r3, #1
 8000a24:	e000      	b.n	8000a28 <getStatBoton+0x60>

	return LOW_L;
 8000a26:	2300      	movs	r3, #0
} //fin getStatBoton()
 8000a28:	4618      	mov	r0, r3
 8000a2a:	370c      	adds	r7, #12
 8000a2c:	46bd      	mov	sp, r7
 8000a2e:	bc80      	pop	{r7}
 8000a30:	4770      	bx	lr
 8000a32:	bf00      	nop
 8000a34:	20000000 	.word	0x20000000
 8000a38:	2000014e 	.word	0x2000014e
 8000a3c:	2000014f 	.word	0x2000014f
 8000a40:	2000014c 	.word	0x2000014c

08000a44 <setOutput>:
uint8_t detectaAlgunBoton (void){
	return 0;
} //fin detectaAgunBoton()


void setOutput (T_POS_OUTPUT s, uint8_t val){
 8000a44:	b480      	push	{r7}
 8000a46:	b083      	sub	sp, #12
 8000a48:	af00      	add	r7, sp, #0
 8000a4a:	4603      	mov	r3, r0
 8000a4c:	460a      	mov	r2, r1
 8000a4e:	71fb      	strb	r3, [r7, #7]
 8000a50:	4613      	mov	r3, r2
 8000a52:	71bb      	strb	r3, [r7, #6]

	if (val != 0){
 8000a54:	79bb      	ldrb	r3, [r7, #6]
 8000a56:	2b00      	cmp	r3, #0
 8000a58:	d00c      	beq.n	8000a74 <setOutput+0x30>
		write_output |= (uint8_t)(1 << (s + 6));
 8000a5a:	79fb      	ldrb	r3, [r7, #7]
 8000a5c:	3306      	adds	r3, #6
 8000a5e:	2201      	movs	r2, #1
 8000a60:	fa02 f303 	lsl.w	r3, r2, r3
 8000a64:	b2da      	uxtb	r2, r3
 8000a66:	4b0d      	ldr	r3, [pc, #52]	; (8000a9c <setOutput+0x58>)
 8000a68:	781b      	ldrb	r3, [r3, #0]
 8000a6a:	4313      	orrs	r3, r2
 8000a6c:	b2da      	uxtb	r2, r3
 8000a6e:	4b0b      	ldr	r3, [pc, #44]	; (8000a9c <setOutput+0x58>)
 8000a70:	701a      	strb	r2, [r3, #0]
		return;
 8000a72:	e00f      	b.n	8000a94 <setOutput+0x50>
	}else{
		write_output &= ~( (uint8_t)(1 << (s + 6)) );
 8000a74:	79fb      	ldrb	r3, [r7, #7]
 8000a76:	3306      	adds	r3, #6
 8000a78:	2201      	movs	r2, #1
 8000a7a:	fa02 f303 	lsl.w	r3, r2, r3
 8000a7e:	b25b      	sxtb	r3, r3
 8000a80:	43db      	mvns	r3, r3
 8000a82:	b25a      	sxtb	r2, r3
 8000a84:	4b05      	ldr	r3, [pc, #20]	; (8000a9c <setOutput+0x58>)
 8000a86:	781b      	ldrb	r3, [r3, #0]
 8000a88:	b25b      	sxtb	r3, r3
 8000a8a:	4013      	ands	r3, r2
 8000a8c:	b25b      	sxtb	r3, r3
 8000a8e:	b2da      	uxtb	r2, r3
 8000a90:	4b02      	ldr	r3, [pc, #8]	; (8000a9c <setOutput+0x58>)
 8000a92:	701a      	strb	r2, [r3, #0]
	} //fin if val

} //fin setOutput()
 8000a94:	370c      	adds	r7, #12
 8000a96:	46bd      	mov	sp, r7
 8000a98:	bc80      	pop	{r7}
 8000a9a:	4770      	bx	lr
 8000a9c:	20000001 	.word	0x20000001

08000aa0 <update_outputs>:

void update_outputs (void){
 8000aa0:	b580      	push	{r7, lr}
 8000aa2:	af00      	add	r7, sp, #0

	pcf8574_writePort(write_output);
 8000aa4:	4b03      	ldr	r3, [pc, #12]	; (8000ab4 <update_outputs+0x14>)
 8000aa6:	781b      	ldrb	r3, [r3, #0]
 8000aa8:	4618      	mov	r0, r3
 8000aaa:	f000 f835 	bl	8000b18 <pcf8574_writePort>

}
 8000aae:	bf00      	nop
 8000ab0:	bd80      	pop	{r7, pc}
 8000ab2:	bf00      	nop
 8000ab4:	20000001 	.word	0x20000001

08000ab8 <pcf8574_init>:
#include "PCF8574_lfs.h"

static I2C_HandleTypeDef* i2c_handler;  // change your handler here accordingly
uint8_t addressPCF8574; //(0x20)<<1 // change this according to ur setup

void pcf8574_init (I2C_HandleTypeDef* hi2c, uint8_t i2c_address){
 8000ab8:	b480      	push	{r7}
 8000aba:	b083      	sub	sp, #12
 8000abc:	af00      	add	r7, sp, #0
 8000abe:	6078      	str	r0, [r7, #4]
 8000ac0:	460b      	mov	r3, r1
 8000ac2:	70fb      	strb	r3, [r7, #3]
	i2c_handler = hi2c; //set the i2c handler struct.
 8000ac4:	4a06      	ldr	r2, [pc, #24]	; (8000ae0 <pcf8574_init+0x28>)
 8000ac6:	687b      	ldr	r3, [r7, #4]
 8000ac8:	6013      	str	r3, [r2, #0]
	addressPCF8574 = (i2c_address << 1); //set the lcd i2c address (left alignment).
 8000aca:	78fb      	ldrb	r3, [r7, #3]
 8000acc:	005b      	lsls	r3, r3, #1
 8000ace:	b2da      	uxtb	r2, r3
 8000ad0:	4b04      	ldr	r3, [pc, #16]	; (8000ae4 <pcf8574_init+0x2c>)
 8000ad2:	701a      	strb	r2, [r3, #0]
} //fin pcf8574_init()
 8000ad4:	bf00      	nop
 8000ad6:	370c      	adds	r7, #12
 8000ad8:	46bd      	mov	sp, r7
 8000ada:	bc80      	pop	{r7}
 8000adc:	4770      	bx	lr
 8000ade:	bf00      	nop
 8000ae0:	20000150 	.word	0x20000150
 8000ae4:	20000154 	.word	0x20000154

08000ae8 <pcf8574_readPort>:

uint8_t pcf8574_readPort (void){
 8000ae8:	b580      	push	{r7, lr}
 8000aea:	b084      	sub	sp, #16
 8000aec:	af02      	add	r7, sp, #8
	uint8_t reg;
	HAL_I2C_Master_Receive(i2c_handler, addressPCF8574, &reg, 1, 100);
 8000aee:	4b08      	ldr	r3, [pc, #32]	; (8000b10 <pcf8574_readPort+0x28>)
 8000af0:	6818      	ldr	r0, [r3, #0]
 8000af2:	4b08      	ldr	r3, [pc, #32]	; (8000b14 <pcf8574_readPort+0x2c>)
 8000af4:	781b      	ldrb	r3, [r3, #0]
 8000af6:	b299      	uxth	r1, r3
 8000af8:	1dfa      	adds	r2, r7, #7
 8000afa:	2364      	movs	r3, #100	; 0x64
 8000afc:	9300      	str	r3, [sp, #0]
 8000afe:	2301      	movs	r3, #1
 8000b00:	f004 f98a 	bl	8004e18 <HAL_I2C_Master_Receive>
	return reg;
 8000b04:	79fb      	ldrb	r3, [r7, #7]
} //fin pcf8574_readInputs()
 8000b06:	4618      	mov	r0, r3
 8000b08:	3708      	adds	r7, #8
 8000b0a:	46bd      	mov	sp, r7
 8000b0c:	bd80      	pop	{r7, pc}
 8000b0e:	bf00      	nop
 8000b10:	20000150 	.word	0x20000150
 8000b14:	20000154 	.word	0x20000154

08000b18 <pcf8574_writePort>:

void pcf8574_writePort (uint8_t reg){
 8000b18:	b580      	push	{r7, lr}
 8000b1a:	b084      	sub	sp, #16
 8000b1c:	af02      	add	r7, sp, #8
 8000b1e:	4603      	mov	r3, r0
 8000b20:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Master_Transmit(i2c_handler, addressPCF8574, &reg, 1, 100);
 8000b22:	4b07      	ldr	r3, [pc, #28]	; (8000b40 <pcf8574_writePort+0x28>)
 8000b24:	6818      	ldr	r0, [r3, #0]
 8000b26:	4b07      	ldr	r3, [pc, #28]	; (8000b44 <pcf8574_writePort+0x2c>)
 8000b28:	781b      	ldrb	r3, [r3, #0]
 8000b2a:	b299      	uxth	r1, r3
 8000b2c:	1dfa      	adds	r2, r7, #7
 8000b2e:	2364      	movs	r3, #100	; 0x64
 8000b30:	9300      	str	r3, [sp, #0]
 8000b32:	2301      	movs	r3, #1
 8000b34:	f004 f872 	bl	8004c1c <HAL_I2C_Master_Transmit>
} //fin pcf8574_writeOutputs
 8000b38:	bf00      	nop
 8000b3a:	3708      	adds	r7, #8
 8000b3c:	46bd      	mov	sp, r7
 8000b3e:	bd80      	pop	{r7, pc}
 8000b40:	20000150 	.word	0x20000150
 8000b44:	20000154 	.word	0x20000154

08000b48 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
ADC_HandleTypeDef hadc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	b084      	sub	sp, #16
 8000b4c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000b4e:	1d3b      	adds	r3, r7, #4
 8000b50:	2200      	movs	r2, #0
 8000b52:	601a      	str	r2, [r3, #0]
 8000b54:	605a      	str	r2, [r3, #4]
 8000b56:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000b58:	4b18      	ldr	r3, [pc, #96]	; (8000bbc <MX_ADC1_Init+0x74>)
 8000b5a:	4a19      	ldr	r2, [pc, #100]	; (8000bc0 <MX_ADC1_Init+0x78>)
 8000b5c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000b5e:	4b17      	ldr	r3, [pc, #92]	; (8000bbc <MX_ADC1_Init+0x74>)
 8000b60:	2200      	movs	r2, #0
 8000b62:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000b64:	4b15      	ldr	r3, [pc, #84]	; (8000bbc <MX_ADC1_Init+0x74>)
 8000b66:	2201      	movs	r2, #1
 8000b68:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000b6a:	4b14      	ldr	r3, [pc, #80]	; (8000bbc <MX_ADC1_Init+0x74>)
 8000b6c:	2200      	movs	r2, #0
 8000b6e:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000b70:	4b12      	ldr	r3, [pc, #72]	; (8000bbc <MX_ADC1_Init+0x74>)
 8000b72:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8000b76:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000b78:	4b10      	ldr	r3, [pc, #64]	; (8000bbc <MX_ADC1_Init+0x74>)
 8000b7a:	2200      	movs	r2, #0
 8000b7c:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8000b7e:	4b0f      	ldr	r3, [pc, #60]	; (8000bbc <MX_ADC1_Init+0x74>)
 8000b80:	2201      	movs	r2, #1
 8000b82:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000b84:	480d      	ldr	r0, [pc, #52]	; (8000bbc <MX_ADC1_Init+0x74>)
 8000b86:	f003 f8c7 	bl	8003d18 <HAL_ADC_Init>
 8000b8a:	4603      	mov	r3, r0
 8000b8c:	2b00      	cmp	r3, #0
 8000b8e:	d001      	beq.n	8000b94 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8000b90:	f000 fe6e 	bl	8001870 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000b94:	2300      	movs	r3, #0
 8000b96:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000b98:	2301      	movs	r3, #1
 8000b9a:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000b9c:	2300      	movs	r3, #0
 8000b9e:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000ba0:	1d3b      	adds	r3, r7, #4
 8000ba2:	4619      	mov	r1, r3
 8000ba4:	4805      	ldr	r0, [pc, #20]	; (8000bbc <MX_ADC1_Init+0x74>)
 8000ba6:	f003 fa49 	bl	800403c <HAL_ADC_ConfigChannel>
 8000baa:	4603      	mov	r3, r0
 8000bac:	2b00      	cmp	r3, #0
 8000bae:	d001      	beq.n	8000bb4 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8000bb0:	f000 fe5e 	bl	8001870 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000bb4:	bf00      	nop
 8000bb6:	3710      	adds	r7, #16
 8000bb8:	46bd      	mov	sp, r7
 8000bba:	bd80      	pop	{r7, pc}
 8000bbc:	20000158 	.word	0x20000158
 8000bc0:	40012400 	.word	0x40012400

08000bc4 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8000bc4:	b580      	push	{r7, lr}
 8000bc6:	b084      	sub	sp, #16
 8000bc8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000bca:	1d3b      	adds	r3, r7, #4
 8000bcc:	2200      	movs	r2, #0
 8000bce:	601a      	str	r2, [r3, #0]
 8000bd0:	605a      	str	r2, [r3, #4]
 8000bd2:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8000bd4:	4b18      	ldr	r3, [pc, #96]	; (8000c38 <MX_ADC2_Init+0x74>)
 8000bd6:	4a19      	ldr	r2, [pc, #100]	; (8000c3c <MX_ADC2_Init+0x78>)
 8000bd8:	601a      	str	r2, [r3, #0]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000bda:	4b17      	ldr	r3, [pc, #92]	; (8000c38 <MX_ADC2_Init+0x74>)
 8000bdc:	2200      	movs	r2, #0
 8000bde:	609a      	str	r2, [r3, #8]
  hadc2.Init.ContinuousConvMode = ENABLE;
 8000be0:	4b15      	ldr	r3, [pc, #84]	; (8000c38 <MX_ADC2_Init+0x74>)
 8000be2:	2201      	movs	r2, #1
 8000be4:	731a      	strb	r2, [r3, #12]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8000be6:	4b14      	ldr	r3, [pc, #80]	; (8000c38 <MX_ADC2_Init+0x74>)
 8000be8:	2200      	movs	r2, #0
 8000bea:	751a      	strb	r2, [r3, #20]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000bec:	4b12      	ldr	r3, [pc, #72]	; (8000c38 <MX_ADC2_Init+0x74>)
 8000bee:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8000bf2:	61da      	str	r2, [r3, #28]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000bf4:	4b10      	ldr	r3, [pc, #64]	; (8000c38 <MX_ADC2_Init+0x74>)
 8000bf6:	2200      	movs	r2, #0
 8000bf8:	605a      	str	r2, [r3, #4]
  hadc2.Init.NbrOfConversion = 1;
 8000bfa:	4b0f      	ldr	r3, [pc, #60]	; (8000c38 <MX_ADC2_Init+0x74>)
 8000bfc:	2201      	movs	r2, #1
 8000bfe:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000c00:	480d      	ldr	r0, [pc, #52]	; (8000c38 <MX_ADC2_Init+0x74>)
 8000c02:	f003 f889 	bl	8003d18 <HAL_ADC_Init>
 8000c06:	4603      	mov	r3, r0
 8000c08:	2b00      	cmp	r3, #0
 8000c0a:	d001      	beq.n	8000c10 <MX_ADC2_Init+0x4c>
  {
    Error_Handler();
 8000c0c:	f000 fe30 	bl	8001870 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000c10:	2301      	movs	r3, #1
 8000c12:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000c14:	2301      	movs	r3, #1
 8000c16:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000c18:	2300      	movs	r3, #0
 8000c1a:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000c1c:	1d3b      	adds	r3, r7, #4
 8000c1e:	4619      	mov	r1, r3
 8000c20:	4805      	ldr	r0, [pc, #20]	; (8000c38 <MX_ADC2_Init+0x74>)
 8000c22:	f003 fa0b 	bl	800403c <HAL_ADC_ConfigChannel>
 8000c26:	4603      	mov	r3, r0
 8000c28:	2b00      	cmp	r3, #0
 8000c2a:	d001      	beq.n	8000c30 <MX_ADC2_Init+0x6c>
  {
    Error_Handler();
 8000c2c:	f000 fe20 	bl	8001870 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8000c30:	bf00      	nop
 8000c32:	3710      	adds	r7, #16
 8000c34:	46bd      	mov	sp, r7
 8000c36:	bd80      	pop	{r7, pc}
 8000c38:	20000188 	.word	0x20000188
 8000c3c:	40012800 	.word	0x40012800

08000c40 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000c40:	b580      	push	{r7, lr}
 8000c42:	b08a      	sub	sp, #40	; 0x28
 8000c44:	af00      	add	r7, sp, #0
 8000c46:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c48:	f107 0318 	add.w	r3, r7, #24
 8000c4c:	2200      	movs	r2, #0
 8000c4e:	601a      	str	r2, [r3, #0]
 8000c50:	605a      	str	r2, [r3, #4]
 8000c52:	609a      	str	r2, [r3, #8]
 8000c54:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	681b      	ldr	r3, [r3, #0]
 8000c5a:	4a28      	ldr	r2, [pc, #160]	; (8000cfc <HAL_ADC_MspInit+0xbc>)
 8000c5c:	4293      	cmp	r3, r2
 8000c5e:	d122      	bne.n	8000ca6 <HAL_ADC_MspInit+0x66>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000c60:	4b27      	ldr	r3, [pc, #156]	; (8000d00 <HAL_ADC_MspInit+0xc0>)
 8000c62:	699b      	ldr	r3, [r3, #24]
 8000c64:	4a26      	ldr	r2, [pc, #152]	; (8000d00 <HAL_ADC_MspInit+0xc0>)
 8000c66:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000c6a:	6193      	str	r3, [r2, #24]
 8000c6c:	4b24      	ldr	r3, [pc, #144]	; (8000d00 <HAL_ADC_MspInit+0xc0>)
 8000c6e:	699b      	ldr	r3, [r3, #24]
 8000c70:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000c74:	617b      	str	r3, [r7, #20]
 8000c76:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c78:	4b21      	ldr	r3, [pc, #132]	; (8000d00 <HAL_ADC_MspInit+0xc0>)
 8000c7a:	699b      	ldr	r3, [r3, #24]
 8000c7c:	4a20      	ldr	r2, [pc, #128]	; (8000d00 <HAL_ADC_MspInit+0xc0>)
 8000c7e:	f043 0304 	orr.w	r3, r3, #4
 8000c82:	6193      	str	r3, [r2, #24]
 8000c84:	4b1e      	ldr	r3, [pc, #120]	; (8000d00 <HAL_ADC_MspInit+0xc0>)
 8000c86:	699b      	ldr	r3, [r3, #24]
 8000c88:	f003 0304 	and.w	r3, r3, #4
 8000c8c:	613b      	str	r3, [r7, #16]
 8000c8e:	693b      	ldr	r3, [r7, #16]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000c90:	2301      	movs	r3, #1
 8000c92:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000c94:	2303      	movs	r3, #3
 8000c96:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c98:	f107 0318 	add.w	r3, r7, #24
 8000c9c:	4619      	mov	r1, r3
 8000c9e:	4819      	ldr	r0, [pc, #100]	; (8000d04 <HAL_ADC_MspInit+0xc4>)
 8000ca0:	f003 fcd4 	bl	800464c <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 8000ca4:	e026      	b.n	8000cf4 <HAL_ADC_MspInit+0xb4>
  else if(adcHandle->Instance==ADC2)
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	681b      	ldr	r3, [r3, #0]
 8000caa:	4a17      	ldr	r2, [pc, #92]	; (8000d08 <HAL_ADC_MspInit+0xc8>)
 8000cac:	4293      	cmp	r3, r2
 8000cae:	d121      	bne.n	8000cf4 <HAL_ADC_MspInit+0xb4>
    __HAL_RCC_ADC2_CLK_ENABLE();
 8000cb0:	4b13      	ldr	r3, [pc, #76]	; (8000d00 <HAL_ADC_MspInit+0xc0>)
 8000cb2:	699b      	ldr	r3, [r3, #24]
 8000cb4:	4a12      	ldr	r2, [pc, #72]	; (8000d00 <HAL_ADC_MspInit+0xc0>)
 8000cb6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000cba:	6193      	str	r3, [r2, #24]
 8000cbc:	4b10      	ldr	r3, [pc, #64]	; (8000d00 <HAL_ADC_MspInit+0xc0>)
 8000cbe:	699b      	ldr	r3, [r3, #24]
 8000cc0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000cc4:	60fb      	str	r3, [r7, #12]
 8000cc6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cc8:	4b0d      	ldr	r3, [pc, #52]	; (8000d00 <HAL_ADC_MspInit+0xc0>)
 8000cca:	699b      	ldr	r3, [r3, #24]
 8000ccc:	4a0c      	ldr	r2, [pc, #48]	; (8000d00 <HAL_ADC_MspInit+0xc0>)
 8000cce:	f043 0304 	orr.w	r3, r3, #4
 8000cd2:	6193      	str	r3, [r2, #24]
 8000cd4:	4b0a      	ldr	r3, [pc, #40]	; (8000d00 <HAL_ADC_MspInit+0xc0>)
 8000cd6:	699b      	ldr	r3, [r3, #24]
 8000cd8:	f003 0304 	and.w	r3, r3, #4
 8000cdc:	60bb      	str	r3, [r7, #8]
 8000cde:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000ce0:	2302      	movs	r3, #2
 8000ce2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000ce4:	2303      	movs	r3, #3
 8000ce6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ce8:	f107 0318 	add.w	r3, r7, #24
 8000cec:	4619      	mov	r1, r3
 8000cee:	4805      	ldr	r0, [pc, #20]	; (8000d04 <HAL_ADC_MspInit+0xc4>)
 8000cf0:	f003 fcac 	bl	800464c <HAL_GPIO_Init>
}
 8000cf4:	bf00      	nop
 8000cf6:	3728      	adds	r7, #40	; 0x28
 8000cf8:	46bd      	mov	sp, r7
 8000cfa:	bd80      	pop	{r7, pc}
 8000cfc:	40012400 	.word	0x40012400
 8000d00:	40021000 	.word	0x40021000
 8000d04:	40010800 	.word	0x40010800
 8000d08:	40012800 	.word	0x40012800

08000d0c <init_sensores>:
//variables externas
extern I2C_HandleTypeDef hi2c1;
extern uint8_t max_periodoTest; //49; //24;


void init_sensores (ADC_HandleTypeDef* handler_adc){
 8000d0c:	b580      	push	{r7, lr}
 8000d0e:	b086      	sub	sp, #24
 8000d10:	af04      	add	r7, sp, #16
 8000d12:	6078      	str	r0, [r7, #4]
	hadc = handler_adc;
 8000d14:	4a18      	ldr	r2, [pc, #96]	; (8000d78 <init_sensores+0x6c>)
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	6013      	str	r3, [r2, #0]

	HAL_I2C_Mem_Read(&hi2c1, 0x50<<1, OFFSET_MODO_AUTO, I2C_MEMADD_SIZE_16BIT, &modoAuto, 1, 100);
 8000d1a:	2364      	movs	r3, #100	; 0x64
 8000d1c:	9302      	str	r3, [sp, #8]
 8000d1e:	2301      	movs	r3, #1
 8000d20:	9301      	str	r3, [sp, #4]
 8000d22:	4b16      	ldr	r3, [pc, #88]	; (8000d7c <init_sensores+0x70>)
 8000d24:	9300      	str	r3, [sp, #0]
 8000d26:	2310      	movs	r3, #16
 8000d28:	2205      	movs	r2, #5
 8000d2a:	21a0      	movs	r1, #160	; 0xa0
 8000d2c:	4814      	ldr	r0, [pc, #80]	; (8000d80 <init_sensores+0x74>)
 8000d2e:	f004 fba1 	bl	8005474 <HAL_I2C_Mem_Read>
	setOutput(OUT_MODO, !modoAuto); //LOGICA NEGATIVA
 8000d32:	4b12      	ldr	r3, [pc, #72]	; (8000d7c <init_sensores+0x70>)
 8000d34:	781b      	ldrb	r3, [r3, #0]
 8000d36:	2b00      	cmp	r3, #0
 8000d38:	bf0c      	ite	eq
 8000d3a:	2301      	moveq	r3, #1
 8000d3c:	2300      	movne	r3, #0
 8000d3e:	b2db      	uxtb	r3, r3
 8000d40:	4619      	mov	r1, r3
 8000d42:	2001      	movs	r0, #1
 8000d44:	f7ff fe7e 	bl	8000a44 <setOutput>

	HAL_I2C_Mem_Read(&hi2c1, 0x50<<1, OFFSET_ESTADO_LUZ, I2C_MEMADD_SIZE_16BIT, &estadoRele, 1, 100);
 8000d48:	2364      	movs	r3, #100	; 0x64
 8000d4a:	9302      	str	r3, [sp, #8]
 8000d4c:	2301      	movs	r3, #1
 8000d4e:	9301      	str	r3, [sp, #4]
 8000d50:	4b0c      	ldr	r3, [pc, #48]	; (8000d84 <init_sensores+0x78>)
 8000d52:	9300      	str	r3, [sp, #0]
 8000d54:	2310      	movs	r3, #16
 8000d56:	2204      	movs	r2, #4
 8000d58:	21a0      	movs	r1, #160	; 0xa0
 8000d5a:	4809      	ldr	r0, [pc, #36]	; (8000d80 <init_sensores+0x74>)
 8000d5c:	f004 fb8a 	bl	8005474 <HAL_I2C_Mem_Read>
	HAL_GPIO_WritePin(OUT_rele_GPIO_Port, OUT_rele_Pin, estadoRele); //LOGICA POSITIVA
 8000d60:	4b08      	ldr	r3, [pc, #32]	; (8000d84 <init_sensores+0x78>)
 8000d62:	781b      	ldrb	r3, [r3, #0]
 8000d64:	461a      	mov	r2, r3
 8000d66:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000d6a:	4807      	ldr	r0, [pc, #28]	; (8000d88 <init_sensores+0x7c>)
 8000d6c:	f003 fe09 	bl	8004982 <HAL_GPIO_WritePin>
} //fin init_sensores()
 8000d70:	bf00      	nop
 8000d72:	3708      	adds	r7, #8
 8000d74:	46bd      	mov	sp, r7
 8000d76:	bd80      	pop	{r7, pc}
 8000d78:	200001bc 	.word	0x200001bc
 8000d7c:	2000000c 	.word	0x2000000c
 8000d80:	200001e0 	.word	0x200001e0
 8000d84:	200001c0 	.word	0x200001c0
 8000d88:	40010c00 	.word	0x40010c00

08000d8c <update_DHT>:


void update_DHT (void){
 8000d8c:	b590      	push	{r4, r7, lr}
 8000d8e:	b083      	sub	sp, #12
 8000d90:	af00      	add	r7, sp, #0
	datosDHT = DHT_getData(&sensorDHT);
 8000d92:	4c08      	ldr	r4, [pc, #32]	; (8000db4 <update_DHT+0x28>)
 8000d94:	463b      	mov	r3, r7
 8000d96:	4908      	ldr	r1, [pc, #32]	; (8000db8 <update_DHT+0x2c>)
 8000d98:	4618      	mov	r0, r3
 8000d9a:	f7ff fc07 	bl	80005ac <DHT_getData>
 8000d9e:	4622      	mov	r2, r4
 8000da0:	463b      	mov	r3, r7
 8000da2:	e893 0003 	ldmia.w	r3, {r0, r1}
 8000da6:	e882 0003 	stmia.w	r2, {r0, r1}
} //fin update_temp()
 8000daa:	bf00      	nop
 8000dac:	370c      	adds	r7, #12
 8000dae:	46bd      	mov	sp, r7
 8000db0:	bd90      	pop	{r4, r7, pc}
 8000db2:	bf00      	nop
 8000db4:	200001c4 	.word	0x200001c4
 8000db8:	20000010 	.word	0x20000010

08000dbc <get_datosDHT>:


DHT_data get_datosDHT (void){
 8000dbc:	b480      	push	{r7}
 8000dbe:	b083      	sub	sp, #12
 8000dc0:	af00      	add	r7, sp, #0
 8000dc2:	6078      	str	r0, [r7, #4]
	return datosDHT;
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	4a05      	ldr	r2, [pc, #20]	; (8000ddc <get_datosDHT+0x20>)
 8000dc8:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000dcc:	e883 0003 	stmia.w	r3, {r0, r1}
} //fin get_datosDHT()
 8000dd0:	6878      	ldr	r0, [r7, #4]
 8000dd2:	370c      	adds	r7, #12
 8000dd4:	46bd      	mov	sp, r7
 8000dd6:	bc80      	pop	{r7}
 8000dd8:	4770      	bx	lr
 8000dda:	bf00      	nop
 8000ddc:	200001c4 	.word	0x200001c4

08000de0 <update_ldr>:


void update_ldr (void){
 8000de0:	b580      	push	{r7, lr}
 8000de2:	af00      	add	r7, sp, #0
	lecturaLDR = HAL_ADC_GetValue(hadc);
 8000de4:	4b06      	ldr	r3, [pc, #24]	; (8000e00 <update_ldr+0x20>)
 8000de6:	681b      	ldr	r3, [r3, #0]
 8000de8:	4618      	mov	r0, r3
 8000dea:	f003 f91b 	bl	8004024 <HAL_ADC_GetValue>
 8000dee:	4603      	mov	r3, r0
 8000df0:	4a04      	ldr	r2, [pc, #16]	; (8000e04 <update_ldr+0x24>)
 8000df2:	6013      	str	r3, [r2, #0]
	flag_LDR = 1;
 8000df4:	4b04      	ldr	r3, [pc, #16]	; (8000e08 <update_ldr+0x28>)
 8000df6:	2201      	movs	r2, #1
 8000df8:	701a      	strb	r2, [r3, #0]
} //fin if update_ldr()
 8000dfa:	bf00      	nop
 8000dfc:	bd80      	pop	{r7, pc}
 8000dfe:	bf00      	nop
 8000e00:	200001bc 	.word	0x200001bc
 8000e04:	200001b8 	.word	0x200001b8
 8000e08:	200001cc 	.word	0x200001cc

08000e0c <get_ldr>:


uint32_t get_ldr (void){
 8000e0c:	b480      	push	{r7}
 8000e0e:	af00      	add	r7, sp, #0
	return lecturaLDR;
 8000e10:	4b02      	ldr	r3, [pc, #8]	; (8000e1c <get_ldr+0x10>)
 8000e12:	681b      	ldr	r3, [r3, #0]
} //fin get_ldr()
 8000e14:	4618      	mov	r0, r3
 8000e16:	46bd      	mov	sp, r7
 8000e18:	bc80      	pop	{r7}
 8000e1a:	4770      	bx	lr
 8000e1c:	200001b8 	.word	0x200001b8

08000e20 <get_umbralLDR>:


uint32_t get_umbralLDR (uint8_t u){
 8000e20:	b480      	push	{r7}
 8000e22:	b083      	sub	sp, #12
 8000e24:	af00      	add	r7, sp, #0
 8000e26:	4603      	mov	r3, r0
 8000e28:	71fb      	strb	r3, [r7, #7]
	if (u != 0) return umbralMaxLDR;
 8000e2a:	79fb      	ldrb	r3, [r7, #7]
 8000e2c:	2b00      	cmp	r3, #0
 8000e2e:	d002      	beq.n	8000e36 <get_umbralLDR+0x16>
 8000e30:	4b04      	ldr	r3, [pc, #16]	; (8000e44 <get_umbralLDR+0x24>)
 8000e32:	681b      	ldr	r3, [r3, #0]
 8000e34:	e001      	b.n	8000e3a <get_umbralLDR+0x1a>
	return umbralMinLDR;
 8000e36:	4b04      	ldr	r3, [pc, #16]	; (8000e48 <get_umbralLDR+0x28>)
 8000e38:	681b      	ldr	r3, [r3, #0]
} //fin get_umbralLDR
 8000e3a:	4618      	mov	r0, r3
 8000e3c:	370c      	adds	r7, #12
 8000e3e:	46bd      	mov	sp, r7
 8000e40:	bc80      	pop	{r7}
 8000e42:	4770      	bx	lr
 8000e44:	20000004 	.word	0x20000004
 8000e48:	20000008 	.word	0x20000008

08000e4c <set_umbralLDR>:


void set_umbralLDR (uint8_t u, uint32_t val){
 8000e4c:	b480      	push	{r7}
 8000e4e:	b083      	sub	sp, #12
 8000e50:	af00      	add	r7, sp, #0
 8000e52:	4603      	mov	r3, r0
 8000e54:	6039      	str	r1, [r7, #0]
 8000e56:	71fb      	strb	r3, [r7, #7]
	if (u != 0){
 8000e58:	79fb      	ldrb	r3, [r7, #7]
 8000e5a:	2b00      	cmp	r3, #0
 8000e5c:	d003      	beq.n	8000e66 <set_umbralLDR+0x1a>
		umbralMaxLDR = val;
 8000e5e:	4a05      	ldr	r2, [pc, #20]	; (8000e74 <set_umbralLDR+0x28>)
 8000e60:	683b      	ldr	r3, [r7, #0]
 8000e62:	6013      	str	r3, [r2, #0]
		return;
 8000e64:	e002      	b.n	8000e6c <set_umbralLDR+0x20>
	}

	umbralMinLDR = val;
 8000e66:	4a04      	ldr	r2, [pc, #16]	; (8000e78 <set_umbralLDR+0x2c>)
 8000e68:	683b      	ldr	r3, [r7, #0]
 8000e6a:	6013      	str	r3, [r2, #0]
} //fin set_umbralLDR
 8000e6c:	370c      	adds	r7, #12
 8000e6e:	46bd      	mov	sp, r7
 8000e70:	bc80      	pop	{r7}
 8000e72:	4770      	bx	lr
 8000e74:	20000004 	.word	0x20000004
 8000e78:	20000008 	.word	0x20000008

08000e7c <set_modoLuz>:


void set_modoLuz (uint8_t val){
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	b086      	sub	sp, #24
 8000e80:	af04      	add	r7, sp, #16
 8000e82:	4603      	mov	r3, r0
 8000e84:	71fb      	strb	r3, [r7, #7]
	modoAuto = val;
 8000e86:	4a0f      	ldr	r2, [pc, #60]	; (8000ec4 <set_modoLuz+0x48>)
 8000e88:	79fb      	ldrb	r3, [r7, #7]
 8000e8a:	7013      	strb	r3, [r2, #0]
	setOutput(OUT_MODO, !modoAuto); //LOGICA NEGATIVA
 8000e8c:	4b0d      	ldr	r3, [pc, #52]	; (8000ec4 <set_modoLuz+0x48>)
 8000e8e:	781b      	ldrb	r3, [r3, #0]
 8000e90:	2b00      	cmp	r3, #0
 8000e92:	bf0c      	ite	eq
 8000e94:	2301      	moveq	r3, #1
 8000e96:	2300      	movne	r3, #0
 8000e98:	b2db      	uxtb	r3, r3
 8000e9a:	4619      	mov	r1, r3
 8000e9c:	2001      	movs	r0, #1
 8000e9e:	f7ff fdd1 	bl	8000a44 <setOutput>
	HAL_I2C_Mem_Write(&hi2c1, 0x50<<1, OFFSET_MODO_AUTO, I2C_MEMADD_SIZE_16BIT, &modoAuto, 1, 100);
 8000ea2:	2364      	movs	r3, #100	; 0x64
 8000ea4:	9302      	str	r3, [sp, #8]
 8000ea6:	2301      	movs	r3, #1
 8000ea8:	9301      	str	r3, [sp, #4]
 8000eaa:	4b06      	ldr	r3, [pc, #24]	; (8000ec4 <set_modoLuz+0x48>)
 8000eac:	9300      	str	r3, [sp, #0]
 8000eae:	2310      	movs	r3, #16
 8000eb0:	2205      	movs	r2, #5
 8000eb2:	21a0      	movs	r1, #160	; 0xa0
 8000eb4:	4804      	ldr	r0, [pc, #16]	; (8000ec8 <set_modoLuz+0x4c>)
 8000eb6:	f004 f9e3 	bl	8005280 <HAL_I2C_Mem_Write>
} //fin set_modoLuz()
 8000eba:	bf00      	nop
 8000ebc:	3708      	adds	r7, #8
 8000ebe:	46bd      	mov	sp, r7
 8000ec0:	bd80      	pop	{r7, pc}
 8000ec2:	bf00      	nop
 8000ec4:	2000000c 	.word	0x2000000c
 8000ec8:	200001e0 	.word	0x200001e0

08000ecc <get_modoLuz>:


uint8_t get_modoLuz (void){
 8000ecc:	b480      	push	{r7}
 8000ece:	af00      	add	r7, sp, #0
	return modoAuto;
 8000ed0:	4b02      	ldr	r3, [pc, #8]	; (8000edc <get_modoLuz+0x10>)
 8000ed2:	781b      	ldrb	r3, [r3, #0]
} //fin get_modoLuz()
 8000ed4:	4618      	mov	r0, r3
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	bc80      	pop	{r7}
 8000eda:	4770      	bx	lr
 8000edc:	2000000c 	.word	0x2000000c

08000ee0 <check_luzAuto>:

void check_luzAuto (void){
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	b084      	sub	sp, #16
 8000ee4:	af04      	add	r7, sp, #16
	switch (modoAuto) {
 8000ee6:	4b67      	ldr	r3, [pc, #412]	; (8001084 <check_luzAuto+0x1a4>)
 8000ee8:	781b      	ldrb	r3, [r3, #0]
 8000eea:	2b00      	cmp	r3, #0
 8000eec:	d002      	beq.n	8000ef4 <check_luzAuto+0x14>
 8000eee:	2b01      	cmp	r3, #1
 8000ef0:	d03c      	beq.n	8000f6c <check_luzAuto+0x8c>
			} //fin switch estadoRele
#endif
			flag_LDR = 0;
		break;
		default:
		break;
 8000ef2:	e0c4      	b.n	800107e <check_luzAuto+0x19e>
			if (getStatBoton(IN_MODO) == FALL){
 8000ef4:	2005      	movs	r0, #5
 8000ef6:	f7ff fd67 	bl	80009c8 <getStatBoton>
 8000efa:	4603      	mov	r3, r0
 8000efc:	2b02      	cmp	r3, #2
 8000efe:	d105      	bne.n	8000f0c <check_luzAuto+0x2c>
				set_modoLuz(1);
 8000f00:	2001      	movs	r0, #1
 8000f02:	f7ff ffbb 	bl	8000e7c <set_modoLuz>
				refresh_infoModo();
 8000f06:	f002 fb27 	bl	8003558 <refresh_infoModo>
				break;
 8000f0a:	e0b8      	b.n	800107e <check_luzAuto+0x19e>
			if (getStatBoton(IN_LUZ) == FALL){
 8000f0c:	2004      	movs	r0, #4
 8000f0e:	f7ff fd5b 	bl	80009c8 <getStatBoton>
 8000f12:	4603      	mov	r3, r0
 8000f14:	2b02      	cmp	r3, #2
 8000f16:	f040 80b1 	bne.w	800107c <check_luzAuto+0x19c>
				estadoRele = !estadoRele;
 8000f1a:	4b5b      	ldr	r3, [pc, #364]	; (8001088 <check_luzAuto+0x1a8>)
 8000f1c:	781b      	ldrb	r3, [r3, #0]
 8000f1e:	2b00      	cmp	r3, #0
 8000f20:	bf0c      	ite	eq
 8000f22:	2301      	moveq	r3, #1
 8000f24:	2300      	movne	r3, #0
 8000f26:	b2db      	uxtb	r3, r3
 8000f28:	461a      	mov	r2, r3
 8000f2a:	4b57      	ldr	r3, [pc, #348]	; (8001088 <check_luzAuto+0x1a8>)
 8000f2c:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_WritePin(OUT_rele_GPIO_Port, OUT_rele_Pin, estadoRele); //LOGICA POSITIVA
 8000f2e:	4b56      	ldr	r3, [pc, #344]	; (8001088 <check_luzAuto+0x1a8>)
 8000f30:	781b      	ldrb	r3, [r3, #0]
 8000f32:	461a      	mov	r2, r3
 8000f34:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000f38:	4854      	ldr	r0, [pc, #336]	; (800108c <check_luzAuto+0x1ac>)
 8000f3a:	f003 fd22 	bl	8004982 <HAL_GPIO_WritePin>
				if (!timeout_saveLuzMan){ //graba el estado en manual solo si pasaron 5 segundos del último cambio
 8000f3e:	4b54      	ldr	r3, [pc, #336]	; (8001090 <check_luzAuto+0x1b0>)
 8000f40:	881b      	ldrh	r3, [r3, #0]
 8000f42:	2b00      	cmp	r3, #0
 8000f44:	d10f      	bne.n	8000f66 <check_luzAuto+0x86>
					HAL_I2C_Mem_Write(&hi2c1, 0x50<<1, OFFSET_ESTADO_LUZ, I2C_MEMADD_SIZE_16BIT, &estadoRele, 1, 100);
 8000f46:	2364      	movs	r3, #100	; 0x64
 8000f48:	9302      	str	r3, [sp, #8]
 8000f4a:	2301      	movs	r3, #1
 8000f4c:	9301      	str	r3, [sp, #4]
 8000f4e:	4b4e      	ldr	r3, [pc, #312]	; (8001088 <check_luzAuto+0x1a8>)
 8000f50:	9300      	str	r3, [sp, #0]
 8000f52:	2310      	movs	r3, #16
 8000f54:	2204      	movs	r2, #4
 8000f56:	21a0      	movs	r1, #160	; 0xa0
 8000f58:	484e      	ldr	r0, [pc, #312]	; (8001094 <check_luzAuto+0x1b4>)
 8000f5a:	f004 f991 	bl	8005280 <HAL_I2C_Mem_Write>
					timeout_saveLuzMan = MAX_SAVELUZMAN;
 8000f5e:	4b4c      	ldr	r3, [pc, #304]	; (8001090 <check_luzAuto+0x1b0>)
 8000f60:	f241 3288 	movw	r2, #5000	; 0x1388
 8000f64:	801a      	strh	r2, [r3, #0]
				refresh_infoModo();
 8000f66:	f002 faf7 	bl	8003558 <refresh_infoModo>
		break;
 8000f6a:	e087      	b.n	800107c <check_luzAuto+0x19c>
			if (getStatBoton(IN_MODO) == FALL){
 8000f6c:	2005      	movs	r0, #5
 8000f6e:	f7ff fd2b 	bl	80009c8 <getStatBoton>
 8000f72:	4603      	mov	r3, r0
 8000f74:	2b02      	cmp	r3, #2
 8000f76:	d105      	bne.n	8000f84 <check_luzAuto+0xa4>
				set_modoLuz(0);
 8000f78:	2000      	movs	r0, #0
 8000f7a:	f7ff ff7f 	bl	8000e7c <set_modoLuz>
				refresh_infoModo();
 8000f7e:	f002 faeb 	bl	8003558 <refresh_infoModo>
				break;
 8000f82:	e07c      	b.n	800107e <check_luzAuto+0x19e>
			switch (estadoRele){ //LOGICA POSITIVA
 8000f84:	4b40      	ldr	r3, [pc, #256]	; (8001088 <check_luzAuto+0x1a8>)
 8000f86:	781b      	ldrb	r3, [r3, #0]
 8000f88:	2b00      	cmp	r3, #0
 8000f8a:	d002      	beq.n	8000f92 <check_luzAuto+0xb2>
 8000f8c:	2b01      	cmp	r3, #1
 8000f8e:	d035      	beq.n	8000ffc <check_luzAuto+0x11c>
				break;
 8000f90:	e070      	b.n	8001074 <check_luzAuto+0x194>
					if (!flag_LDR) break;
 8000f92:	4b41      	ldr	r3, [pc, #260]	; (8001098 <check_luzAuto+0x1b8>)
 8000f94:	781b      	ldrb	r3, [r3, #0]
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d065      	beq.n	8001066 <check_luzAuto+0x186>
					if (lecturaLDR < umbralMinLDR){ //si es de noche
 8000f9a:	4b40      	ldr	r3, [pc, #256]	; (800109c <check_luzAuto+0x1bc>)
 8000f9c:	681a      	ldr	r2, [r3, #0]
 8000f9e:	4b40      	ldr	r3, [pc, #256]	; (80010a0 <check_luzAuto+0x1c0>)
 8000fa0:	681b      	ldr	r3, [r3, #0]
 8000fa2:	429a      	cmp	r2, r3
 8000fa4:	d206      	bcs.n	8000fb4 <check_luzAuto+0xd4>
						acum_umbral++;
 8000fa6:	4b3f      	ldr	r3, [pc, #252]	; (80010a4 <check_luzAuto+0x1c4>)
 8000fa8:	781b      	ldrb	r3, [r3, #0]
 8000faa:	3301      	adds	r3, #1
 8000fac:	b2da      	uxtb	r2, r3
 8000fae:	4b3d      	ldr	r3, [pc, #244]	; (80010a4 <check_luzAuto+0x1c4>)
 8000fb0:	701a      	strb	r2, [r3, #0]
 8000fb2:	e002      	b.n	8000fba <check_luzAuto+0xda>
						acum_umbral = 0;
 8000fb4:	4b3b      	ldr	r3, [pc, #236]	; (80010a4 <check_luzAuto+0x1c4>)
 8000fb6:	2200      	movs	r2, #0
 8000fb8:	701a      	strb	r2, [r3, #0]
					if (acum_umbral > 2){ //3 segundos por debajo del umbral
 8000fba:	4b3a      	ldr	r3, [pc, #232]	; (80010a4 <check_luzAuto+0x1c4>)
 8000fbc:	781b      	ldrb	r3, [r3, #0]
 8000fbe:	2b02      	cmp	r3, #2
 8000fc0:	d953      	bls.n	800106a <check_luzAuto+0x18a>
						estadoRele = 1;
 8000fc2:	4b31      	ldr	r3, [pc, #196]	; (8001088 <check_luzAuto+0x1a8>)
 8000fc4:	2201      	movs	r2, #1
 8000fc6:	701a      	strb	r2, [r3, #0]
						HAL_GPIO_WritePin(OUT_rele_GPIO_Port, OUT_rele_Pin, estadoRele); //LOGICA POSITIVA
 8000fc8:	4b2f      	ldr	r3, [pc, #188]	; (8001088 <check_luzAuto+0x1a8>)
 8000fca:	781b      	ldrb	r3, [r3, #0]
 8000fcc:	461a      	mov	r2, r3
 8000fce:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000fd2:	482e      	ldr	r0, [pc, #184]	; (800108c <check_luzAuto+0x1ac>)
 8000fd4:	f003 fcd5 	bl	8004982 <HAL_GPIO_WritePin>
						HAL_I2C_Mem_Write(&hi2c1, 0x50<<1, OFFSET_ESTADO_LUZ, I2C_MEMADD_SIZE_16BIT, &estadoRele, 1, 100);
 8000fd8:	2364      	movs	r3, #100	; 0x64
 8000fda:	9302      	str	r3, [sp, #8]
 8000fdc:	2301      	movs	r3, #1
 8000fde:	9301      	str	r3, [sp, #4]
 8000fe0:	4b29      	ldr	r3, [pc, #164]	; (8001088 <check_luzAuto+0x1a8>)
 8000fe2:	9300      	str	r3, [sp, #0]
 8000fe4:	2310      	movs	r3, #16
 8000fe6:	2204      	movs	r2, #4
 8000fe8:	21a0      	movs	r1, #160	; 0xa0
 8000fea:	482a      	ldr	r0, [pc, #168]	; (8001094 <check_luzAuto+0x1b4>)
 8000fec:	f004 f948 	bl	8005280 <HAL_I2C_Mem_Write>
						refresh_infoModo();
 8000ff0:	f002 fab2 	bl	8003558 <refresh_infoModo>
						acum_umbral = 0;
 8000ff4:	4b2b      	ldr	r3, [pc, #172]	; (80010a4 <check_luzAuto+0x1c4>)
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	701a      	strb	r2, [r3, #0]
						break;
 8000ffa:	e03b      	b.n	8001074 <check_luzAuto+0x194>
					if (!flag_LDR) break;
 8000ffc:	4b26      	ldr	r3, [pc, #152]	; (8001098 <check_luzAuto+0x1b8>)
 8000ffe:	781b      	ldrb	r3, [r3, #0]
 8001000:	2b00      	cmp	r3, #0
 8001002:	d034      	beq.n	800106e <check_luzAuto+0x18e>
					if (lecturaLDR > umbralMaxLDR){ //si es de día
 8001004:	4b25      	ldr	r3, [pc, #148]	; (800109c <check_luzAuto+0x1bc>)
 8001006:	681a      	ldr	r2, [r3, #0]
 8001008:	4b27      	ldr	r3, [pc, #156]	; (80010a8 <check_luzAuto+0x1c8>)
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	429a      	cmp	r2, r3
 800100e:	d906      	bls.n	800101e <check_luzAuto+0x13e>
						acum_umbral++;
 8001010:	4b24      	ldr	r3, [pc, #144]	; (80010a4 <check_luzAuto+0x1c4>)
 8001012:	781b      	ldrb	r3, [r3, #0]
 8001014:	3301      	adds	r3, #1
 8001016:	b2da      	uxtb	r2, r3
 8001018:	4b22      	ldr	r3, [pc, #136]	; (80010a4 <check_luzAuto+0x1c4>)
 800101a:	701a      	strb	r2, [r3, #0]
 800101c:	e002      	b.n	8001024 <check_luzAuto+0x144>
						acum_umbral = 0;
 800101e:	4b21      	ldr	r3, [pc, #132]	; (80010a4 <check_luzAuto+0x1c4>)
 8001020:	2200      	movs	r2, #0
 8001022:	701a      	strb	r2, [r3, #0]
					if (acum_umbral > 2){ //3 segundos por encima del umbral
 8001024:	4b1f      	ldr	r3, [pc, #124]	; (80010a4 <check_luzAuto+0x1c4>)
 8001026:	781b      	ldrb	r3, [r3, #0]
 8001028:	2b02      	cmp	r3, #2
 800102a:	d922      	bls.n	8001072 <check_luzAuto+0x192>
						estadoRele = 0;
 800102c:	4b16      	ldr	r3, [pc, #88]	; (8001088 <check_luzAuto+0x1a8>)
 800102e:	2200      	movs	r2, #0
 8001030:	701a      	strb	r2, [r3, #0]
						HAL_GPIO_WritePin(OUT_rele_GPIO_Port, OUT_rele_Pin, estadoRele); //LOGICA POSITIVA
 8001032:	4b15      	ldr	r3, [pc, #84]	; (8001088 <check_luzAuto+0x1a8>)
 8001034:	781b      	ldrb	r3, [r3, #0]
 8001036:	461a      	mov	r2, r3
 8001038:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800103c:	4813      	ldr	r0, [pc, #76]	; (800108c <check_luzAuto+0x1ac>)
 800103e:	f003 fca0 	bl	8004982 <HAL_GPIO_WritePin>
						HAL_I2C_Mem_Write(&hi2c1, 0x50<<1, OFFSET_ESTADO_LUZ, I2C_MEMADD_SIZE_16BIT, &estadoRele, 1, 100);
 8001042:	2364      	movs	r3, #100	; 0x64
 8001044:	9302      	str	r3, [sp, #8]
 8001046:	2301      	movs	r3, #1
 8001048:	9301      	str	r3, [sp, #4]
 800104a:	4b0f      	ldr	r3, [pc, #60]	; (8001088 <check_luzAuto+0x1a8>)
 800104c:	9300      	str	r3, [sp, #0]
 800104e:	2310      	movs	r3, #16
 8001050:	2204      	movs	r2, #4
 8001052:	21a0      	movs	r1, #160	; 0xa0
 8001054:	480f      	ldr	r0, [pc, #60]	; (8001094 <check_luzAuto+0x1b4>)
 8001056:	f004 f913 	bl	8005280 <HAL_I2C_Mem_Write>
						refresh_infoModo();
 800105a:	f002 fa7d 	bl	8003558 <refresh_infoModo>
						acum_umbral = 0;
 800105e:	4b11      	ldr	r3, [pc, #68]	; (80010a4 <check_luzAuto+0x1c4>)
 8001060:	2200      	movs	r2, #0
 8001062:	701a      	strb	r2, [r3, #0]
						break;
 8001064:	e006      	b.n	8001074 <check_luzAuto+0x194>
					if (!flag_LDR) break;
 8001066:	bf00      	nop
 8001068:	e004      	b.n	8001074 <check_luzAuto+0x194>
				break;
 800106a:	bf00      	nop
 800106c:	e002      	b.n	8001074 <check_luzAuto+0x194>
					if (!flag_LDR) break;
 800106e:	bf00      	nop
 8001070:	e000      	b.n	8001074 <check_luzAuto+0x194>
				break;
 8001072:	bf00      	nop
			flag_LDR = 0;
 8001074:	4b08      	ldr	r3, [pc, #32]	; (8001098 <check_luzAuto+0x1b8>)
 8001076:	2200      	movs	r2, #0
 8001078:	701a      	strb	r2, [r3, #0]
		break;
 800107a:	e000      	b.n	800107e <check_luzAuto+0x19e>
		break;
 800107c:	bf00      	nop
	} //fin switch modoAuto
} //fin check_luzAuto()
 800107e:	bf00      	nop
 8001080:	46bd      	mov	sp, r7
 8001082:	bd80      	pop	{r7, pc}
 8001084:	2000000c 	.word	0x2000000c
 8001088:	200001c0 	.word	0x200001c0
 800108c:	40010c00 	.word	0x40010c00
 8001090:	20000024 	.word	0x20000024
 8001094:	200001e0 	.word	0x200001e0
 8001098:	200001cc 	.word	0x200001cc
 800109c:	200001b8 	.word	0x200001b8
 80010a0:	20000008 	.word	0x20000008
 80010a4:	200001cd 	.word	0x200001cd
 80010a8:	20000004 	.word	0x20000004

080010ac <getStat_rele>:


uint8_t getStat_rele (void){
 80010ac:	b480      	push	{r7}
 80010ae:	af00      	add	r7, sp, #0
	return estadoRele;
 80010b0:	4b02      	ldr	r3, [pc, #8]	; (80010bc <getStat_rele+0x10>)
 80010b2:	781b      	ldrb	r3, [r3, #0]
} //fin get_rele()
 80010b4:	4618      	mov	r0, r3
 80010b6:	46bd      	mov	sp, r7
 80010b8:	bc80      	pop	{r7}
 80010ba:	4770      	bx	lr
 80010bc:	200001c0 	.word	0x200001c0

080010c0 <timeoutTestAuto>:


void timeoutTestAuto (void){
 80010c0:	b480      	push	{r7}
 80010c2:	af00      	add	r7, sp, #0
	timeout_auto++;
 80010c4:	4b04      	ldr	r3, [pc, #16]	; (80010d8 <timeoutTestAuto+0x18>)
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	3301      	adds	r3, #1
 80010ca:	4a03      	ldr	r2, [pc, #12]	; (80010d8 <timeoutTestAuto+0x18>)
 80010cc:	6013      	str	r3, [r2, #0]
} //fin timeoutTestAuto()
 80010ce:	bf00      	nop
 80010d0:	46bd      	mov	sp, r7
 80010d2:	bc80      	pop	{r7}
 80010d4:	4770      	bx	lr
 80010d6:	bf00      	nop
 80010d8:	200001d0 	.word	0x200001d0

080010dc <start_regHora>:

void timeoutGrabaLuzMan (void){
	if (timeout_saveLuzMan != 0) timeout_saveLuzMan--;
} //fin timeoutGrabaLuzMan()

void start_regHora (void){
 80010dc:	b580      	push	{r7, lr}
 80010de:	af00      	add	r7, sp, #0
	flag_regHora = 1;
 80010e0:	4b05      	ldr	r3, [pc, #20]	; (80010f8 <start_regHora+0x1c>)
 80010e2:	2201      	movs	r2, #1
 80010e4:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, 0);
 80010e6:	2200      	movs	r2, #0
 80010e8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80010ec:	4803      	ldr	r0, [pc, #12]	; (80010fc <start_regHora+0x20>)
 80010ee:	f003 fc48 	bl	8004982 <HAL_GPIO_WritePin>
} //fin start_regHora()
 80010f2:	bf00      	nop
 80010f4:	bd80      	pop	{r7, pc}
 80010f6:	bf00      	nop
 80010f8:	200001d4 	.word	0x200001d4
 80010fc:	40011000 	.word	0x40011000

08001100 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	b088      	sub	sp, #32
 8001104:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001106:	f107 0310 	add.w	r3, r7, #16
 800110a:	2200      	movs	r2, #0
 800110c:	601a      	str	r2, [r3, #0]
 800110e:	605a      	str	r2, [r3, #4]
 8001110:	609a      	str	r2, [r3, #8]
 8001112:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001114:	4b2e      	ldr	r3, [pc, #184]	; (80011d0 <MX_GPIO_Init+0xd0>)
 8001116:	699b      	ldr	r3, [r3, #24]
 8001118:	4a2d      	ldr	r2, [pc, #180]	; (80011d0 <MX_GPIO_Init+0xd0>)
 800111a:	f043 0310 	orr.w	r3, r3, #16
 800111e:	6193      	str	r3, [r2, #24]
 8001120:	4b2b      	ldr	r3, [pc, #172]	; (80011d0 <MX_GPIO_Init+0xd0>)
 8001122:	699b      	ldr	r3, [r3, #24]
 8001124:	f003 0310 	and.w	r3, r3, #16
 8001128:	60fb      	str	r3, [r7, #12]
 800112a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800112c:	4b28      	ldr	r3, [pc, #160]	; (80011d0 <MX_GPIO_Init+0xd0>)
 800112e:	699b      	ldr	r3, [r3, #24]
 8001130:	4a27      	ldr	r2, [pc, #156]	; (80011d0 <MX_GPIO_Init+0xd0>)
 8001132:	f043 0320 	orr.w	r3, r3, #32
 8001136:	6193      	str	r3, [r2, #24]
 8001138:	4b25      	ldr	r3, [pc, #148]	; (80011d0 <MX_GPIO_Init+0xd0>)
 800113a:	699b      	ldr	r3, [r3, #24]
 800113c:	f003 0320 	and.w	r3, r3, #32
 8001140:	60bb      	str	r3, [r7, #8]
 8001142:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001144:	4b22      	ldr	r3, [pc, #136]	; (80011d0 <MX_GPIO_Init+0xd0>)
 8001146:	699b      	ldr	r3, [r3, #24]
 8001148:	4a21      	ldr	r2, [pc, #132]	; (80011d0 <MX_GPIO_Init+0xd0>)
 800114a:	f043 0304 	orr.w	r3, r3, #4
 800114e:	6193      	str	r3, [r2, #24]
 8001150:	4b1f      	ldr	r3, [pc, #124]	; (80011d0 <MX_GPIO_Init+0xd0>)
 8001152:	699b      	ldr	r3, [r3, #24]
 8001154:	f003 0304 	and.w	r3, r3, #4
 8001158:	607b      	str	r3, [r7, #4]
 800115a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800115c:	4b1c      	ldr	r3, [pc, #112]	; (80011d0 <MX_GPIO_Init+0xd0>)
 800115e:	699b      	ldr	r3, [r3, #24]
 8001160:	4a1b      	ldr	r2, [pc, #108]	; (80011d0 <MX_GPIO_Init+0xd0>)
 8001162:	f043 0308 	orr.w	r3, r3, #8
 8001166:	6193      	str	r3, [r2, #24]
 8001168:	4b19      	ldr	r3, [pc, #100]	; (80011d0 <MX_GPIO_Init+0xd0>)
 800116a:	699b      	ldr	r3, [r3, #24]
 800116c:	f003 0308 	and.w	r3, r3, #8
 8001170:	603b      	str	r3, [r7, #0]
 8001172:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001174:	2200      	movs	r2, #0
 8001176:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800117a:	4816      	ldr	r0, [pc, #88]	; (80011d4 <MX_GPIO_Init+0xd4>)
 800117c:	f003 fc01 	bl	8004982 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OUT_rele_GPIO_Port, OUT_rele_Pin, GPIO_PIN_RESET);
 8001180:	2200      	movs	r2, #0
 8001182:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001186:	4814      	ldr	r0, [pc, #80]	; (80011d8 <MX_GPIO_Init+0xd8>)
 8001188:	f003 fbfb 	bl	8004982 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 800118c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001190:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001192:	2301      	movs	r3, #1
 8001194:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001196:	2300      	movs	r3, #0
 8001198:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800119a:	2302      	movs	r3, #2
 800119c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800119e:	f107 0310 	add.w	r3, r7, #16
 80011a2:	4619      	mov	r1, r3
 80011a4:	480b      	ldr	r0, [pc, #44]	; (80011d4 <MX_GPIO_Init+0xd4>)
 80011a6:	f003 fa51 	bl	800464c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OUT_rele_Pin;
 80011aa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80011ae:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011b0:	2301      	movs	r3, #1
 80011b2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011b4:	2300      	movs	r3, #0
 80011b6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011b8:	2302      	movs	r3, #2
 80011ba:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(OUT_rele_GPIO_Port, &GPIO_InitStruct);
 80011bc:	f107 0310 	add.w	r3, r7, #16
 80011c0:	4619      	mov	r1, r3
 80011c2:	4805      	ldr	r0, [pc, #20]	; (80011d8 <MX_GPIO_Init+0xd8>)
 80011c4:	f003 fa42 	bl	800464c <HAL_GPIO_Init>

}
 80011c8:	bf00      	nop
 80011ca:	3720      	adds	r7, #32
 80011cc:	46bd      	mov	sp, r7
 80011ce:	bd80      	pop	{r7, pc}
 80011d0:	40021000 	.word	0x40021000
 80011d4:	40011000 	.word	0x40011000
 80011d8:	40010c00 	.word	0x40010c00

080011dc <update_horaFecha>:
#include "hora_tablero.h"

RTC_TimeTypeDef hora;
RTC_DateTypeDef aux_fecha;

void update_horaFecha (void){
 80011dc:	b580      	push	{r7, lr}
 80011de:	af00      	add	r7, sp, #0
	 //segun el proyecto "MAQUINA_MD":
	  HAL_RTC_GetTime(&hrtc, &hora, RTC_FORMAT_BIN);
 80011e0:	2200      	movs	r2, #0
 80011e2:	4905      	ldr	r1, [pc, #20]	; (80011f8 <update_horaFecha+0x1c>)
 80011e4:	4805      	ldr	r0, [pc, #20]	; (80011fc <update_horaFecha+0x20>)
 80011e6:	f005 fee7 	bl	8006fb8 <HAL_RTC_GetTime>
	  HAL_RTC_GetDate(&hrtc, &aux_fecha, RTC_FORMAT_BIN);
 80011ea:	2200      	movs	r2, #0
 80011ec:	4904      	ldr	r1, [pc, #16]	; (8001200 <update_horaFecha+0x24>)
 80011ee:	4803      	ldr	r0, [pc, #12]	; (80011fc <update_horaFecha+0x20>)
 80011f0:	f006 f870 	bl	80072d4 <HAL_RTC_GetDate>
}
 80011f4:	bf00      	nop
 80011f6:	bd80      	pop	{r7, pc}
 80011f8:	200001d8 	.word	0x200001d8
 80011fc:	200002b4 	.word	0x200002b4
 8001200:	200001dc 	.word	0x200001dc

08001204 <get_hora>:

void set_fecha (void){
	__NOP();
}

RTC_TimeTypeDef get_hora (void){
 8001204:	b480      	push	{r7}
 8001206:	b083      	sub	sp, #12
 8001208:	af00      	add	r7, sp, #0
	return hora;
 800120a:	4a0b      	ldr	r2, [pc, #44]	; (8001238 <get_hora+0x34>)
 800120c:	1d3b      	adds	r3, r7, #4
 800120e:	6812      	ldr	r2, [r2, #0]
 8001210:	4611      	mov	r1, r2
 8001212:	8019      	strh	r1, [r3, #0]
 8001214:	3302      	adds	r3, #2
 8001216:	0c12      	lsrs	r2, r2, #16
 8001218:	701a      	strb	r2, [r3, #0]
 800121a:	2300      	movs	r3, #0
 800121c:	793a      	ldrb	r2, [r7, #4]
 800121e:	f362 0307 	bfi	r3, r2, #0, #8
 8001222:	797a      	ldrb	r2, [r7, #5]
 8001224:	f362 230f 	bfi	r3, r2, #8, #8
 8001228:	79ba      	ldrb	r2, [r7, #6]
 800122a:	f362 4317 	bfi	r3, r2, #16, #8
}
 800122e:	4618      	mov	r0, r3
 8001230:	370c      	adds	r7, #12
 8001232:	46bd      	mov	sp, r7
 8001234:	bc80      	pop	{r7}
 8001236:	4770      	bx	lr
 8001238:	200001d8 	.word	0x200001d8

0800123c <get_fecha>:

RTC_DateTypeDef get_fecha (void){
 800123c:	b480      	push	{r7}
 800123e:	b083      	sub	sp, #12
 8001240:	af00      	add	r7, sp, #0
	return aux_fecha;
 8001242:	4b0a      	ldr	r3, [pc, #40]	; (800126c <get_fecha+0x30>)
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	607b      	str	r3, [r7, #4]
 8001248:	2300      	movs	r3, #0
 800124a:	793a      	ldrb	r2, [r7, #4]
 800124c:	f362 0307 	bfi	r3, r2, #0, #8
 8001250:	797a      	ldrb	r2, [r7, #5]
 8001252:	f362 230f 	bfi	r3, r2, #8, #8
 8001256:	79ba      	ldrb	r2, [r7, #6]
 8001258:	f362 4317 	bfi	r3, r2, #16, #8
 800125c:	79fa      	ldrb	r2, [r7, #7]
 800125e:	f362 631f 	bfi	r3, r2, #24, #8
}
 8001262:	4618      	mov	r0, r3
 8001264:	370c      	adds	r7, #12
 8001266:	46bd      	mov	sp, r7
 8001268:	bc80      	pop	{r7}
 800126a:	4770      	bx	lr
 800126c:	200001dc 	.word	0x200001dc

08001270 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001274:	4b12      	ldr	r3, [pc, #72]	; (80012c0 <MX_I2C1_Init+0x50>)
 8001276:	4a13      	ldr	r2, [pc, #76]	; (80012c4 <MX_I2C1_Init+0x54>)
 8001278:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 800127a:	4b11      	ldr	r3, [pc, #68]	; (80012c0 <MX_I2C1_Init+0x50>)
 800127c:	4a12      	ldr	r2, [pc, #72]	; (80012c8 <MX_I2C1_Init+0x58>)
 800127e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001280:	4b0f      	ldr	r3, [pc, #60]	; (80012c0 <MX_I2C1_Init+0x50>)
 8001282:	2200      	movs	r2, #0
 8001284:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001286:	4b0e      	ldr	r3, [pc, #56]	; (80012c0 <MX_I2C1_Init+0x50>)
 8001288:	2200      	movs	r2, #0
 800128a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800128c:	4b0c      	ldr	r3, [pc, #48]	; (80012c0 <MX_I2C1_Init+0x50>)
 800128e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001292:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001294:	4b0a      	ldr	r3, [pc, #40]	; (80012c0 <MX_I2C1_Init+0x50>)
 8001296:	2200      	movs	r2, #0
 8001298:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800129a:	4b09      	ldr	r3, [pc, #36]	; (80012c0 <MX_I2C1_Init+0x50>)
 800129c:	2200      	movs	r2, #0
 800129e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80012a0:	4b07      	ldr	r3, [pc, #28]	; (80012c0 <MX_I2C1_Init+0x50>)
 80012a2:	2200      	movs	r2, #0
 80012a4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80012a6:	4b06      	ldr	r3, [pc, #24]	; (80012c0 <MX_I2C1_Init+0x50>)
 80012a8:	2200      	movs	r2, #0
 80012aa:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80012ac:	4804      	ldr	r0, [pc, #16]	; (80012c0 <MX_I2C1_Init+0x50>)
 80012ae:	f003 fb81 	bl	80049b4 <HAL_I2C_Init>
 80012b2:	4603      	mov	r3, r0
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	d001      	beq.n	80012bc <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80012b8:	f000 fada 	bl	8001870 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80012bc:	bf00      	nop
 80012be:	bd80      	pop	{r7, pc}
 80012c0:	200001e0 	.word	0x200001e0
 80012c4:	40005400 	.word	0x40005400
 80012c8:	00061a80 	.word	0x00061a80

080012cc <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b088      	sub	sp, #32
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012d4:	f107 0310 	add.w	r3, r7, #16
 80012d8:	2200      	movs	r2, #0
 80012da:	601a      	str	r2, [r3, #0]
 80012dc:	605a      	str	r2, [r3, #4]
 80012de:	609a      	str	r2, [r3, #8]
 80012e0:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	4a15      	ldr	r2, [pc, #84]	; (800133c <HAL_I2C_MspInit+0x70>)
 80012e8:	4293      	cmp	r3, r2
 80012ea:	d123      	bne.n	8001334 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80012ec:	4b14      	ldr	r3, [pc, #80]	; (8001340 <HAL_I2C_MspInit+0x74>)
 80012ee:	699b      	ldr	r3, [r3, #24]
 80012f0:	4a13      	ldr	r2, [pc, #76]	; (8001340 <HAL_I2C_MspInit+0x74>)
 80012f2:	f043 0308 	orr.w	r3, r3, #8
 80012f6:	6193      	str	r3, [r2, #24]
 80012f8:	4b11      	ldr	r3, [pc, #68]	; (8001340 <HAL_I2C_MspInit+0x74>)
 80012fa:	699b      	ldr	r3, [r3, #24]
 80012fc:	f003 0308 	and.w	r3, r3, #8
 8001300:	60fb      	str	r3, [r7, #12]
 8001302:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001304:	23c0      	movs	r3, #192	; 0xc0
 8001306:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001308:	2312      	movs	r3, #18
 800130a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800130c:	2303      	movs	r3, #3
 800130e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001310:	f107 0310 	add.w	r3, r7, #16
 8001314:	4619      	mov	r1, r3
 8001316:	480b      	ldr	r0, [pc, #44]	; (8001344 <HAL_I2C_MspInit+0x78>)
 8001318:	f003 f998 	bl	800464c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800131c:	4b08      	ldr	r3, [pc, #32]	; (8001340 <HAL_I2C_MspInit+0x74>)
 800131e:	69db      	ldr	r3, [r3, #28]
 8001320:	4a07      	ldr	r2, [pc, #28]	; (8001340 <HAL_I2C_MspInit+0x74>)
 8001322:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001326:	61d3      	str	r3, [r2, #28]
 8001328:	4b05      	ldr	r3, [pc, #20]	; (8001340 <HAL_I2C_MspInit+0x74>)
 800132a:	69db      	ldr	r3, [r3, #28]
 800132c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001330:	60bb      	str	r3, [r7, #8]
 8001332:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001334:	bf00      	nop
 8001336:	3720      	adds	r7, #32
 8001338:	46bd      	mov	sp, r7
 800133a:	bd80      	pop	{r7, pc}
 800133c:	40005400 	.word	0x40005400
 8001340:	40021000 	.word	0x40021000
 8001344:	40010c00 	.word	0x40010c00

08001348 <MX_IWDG_Init>:

IWDG_HandleTypeDef hiwdg;

/* IWDG init function */
void MX_IWDG_Init(void)
{
 8001348:	b580      	push	{r7, lr}
 800134a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN IWDG_Init 0 */
	if (!falseStart){
 800134c:	4b0d      	ldr	r3, [pc, #52]	; (8001384 <MX_IWDG_Init+0x3c>)
 800134e:	781b      	ldrb	r3, [r3, #0]
 8001350:	2b00      	cmp	r3, #0
 8001352:	d103      	bne.n	800135c <MX_IWDG_Init+0x14>
		falseStart = 1;
 8001354:	4b0b      	ldr	r3, [pc, #44]	; (8001384 <MX_IWDG_Init+0x3c>)
 8001356:	2201      	movs	r2, #1
 8001358:	701a      	strb	r2, [r3, #0]
		return;
 800135a:	e011      	b.n	8001380 <MX_IWDG_Init+0x38>
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 800135c:	4b0a      	ldr	r3, [pc, #40]	; (8001388 <MX_IWDG_Init+0x40>)
 800135e:	4a0b      	ldr	r2, [pc, #44]	; (800138c <MX_IWDG_Init+0x44>)
 8001360:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_16;
 8001362:	4b09      	ldr	r3, [pc, #36]	; (8001388 <MX_IWDG_Init+0x40>)
 8001364:	2202      	movs	r2, #2
 8001366:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Reload = 4095;
 8001368:	4b07      	ldr	r3, [pc, #28]	; (8001388 <MX_IWDG_Init+0x40>)
 800136a:	f640 72ff 	movw	r2, #4095	; 0xfff
 800136e:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 8001370:	4805      	ldr	r0, [pc, #20]	; (8001388 <MX_IWDG_Init+0x40>)
 8001372:	f004 ff1d 	bl	80061b0 <HAL_IWDG_Init>
 8001376:	4603      	mov	r3, r0
 8001378:	2b00      	cmp	r3, #0
 800137a:	d001      	beq.n	8001380 <MX_IWDG_Init+0x38>
  {
    Error_Handler();
 800137c:	f000 fa78 	bl	8001870 <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 8001380:	bd80      	pop	{r7, pc}
 8001382:	bf00      	nop
 8001384:	20000234 	.word	0x20000234
 8001388:	20000238 	.word	0x20000238
 800138c:	40003000 	.word	0x40003000

08001390 <lcd_send_cmd>:

I2C_HandleTypeDef* i2c_handler;  // change your handler here accordingly
uint8_t SLAVE_ADDRESS_LCD; //(0x3F)<<1 // change this according to ur setup

void lcd_send_cmd (char cmd)
{
 8001390:	b580      	push	{r7, lr}
 8001392:	b086      	sub	sp, #24
 8001394:	af02      	add	r7, sp, #8
 8001396:	4603      	mov	r3, r0
 8001398:	71fb      	strb	r3, [r7, #7]
  char data_u, data_l;
	uint8_t data_t[4];
	data_u = (cmd&0xf0);
 800139a:	79fb      	ldrb	r3, [r7, #7]
 800139c:	f023 030f 	bic.w	r3, r3, #15
 80013a0:	73fb      	strb	r3, [r7, #15]
	data_l = ((cmd<<4)&0xf0);
 80013a2:	79fb      	ldrb	r3, [r7, #7]
 80013a4:	011b      	lsls	r3, r3, #4
 80013a6:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0C;  //en=1, rs=0
 80013a8:	7bfb      	ldrb	r3, [r7, #15]
 80013aa:	f043 030c 	orr.w	r3, r3, #12
 80013ae:	b2db      	uxtb	r3, r3
 80013b0:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x08;  //en=0, rs=0
 80013b2:	7bfb      	ldrb	r3, [r7, #15]
 80013b4:	f043 0308 	orr.w	r3, r3, #8
 80013b8:	b2db      	uxtb	r3, r3
 80013ba:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0C;  //en=1, rs=0
 80013bc:	7bbb      	ldrb	r3, [r7, #14]
 80013be:	f043 030c 	orr.w	r3, r3, #12
 80013c2:	b2db      	uxtb	r3, r3
 80013c4:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x08;  //en=0, rs=0
 80013c6:	7bbb      	ldrb	r3, [r7, #14]
 80013c8:	f043 0308 	orr.w	r3, r3, #8
 80013cc:	b2db      	uxtb	r3, r3
 80013ce:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (i2c_handler, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 80013d0:	4b07      	ldr	r3, [pc, #28]	; (80013f0 <lcd_send_cmd+0x60>)
 80013d2:	6818      	ldr	r0, [r3, #0]
 80013d4:	4b07      	ldr	r3, [pc, #28]	; (80013f4 <lcd_send_cmd+0x64>)
 80013d6:	781b      	ldrb	r3, [r3, #0]
 80013d8:	b299      	uxth	r1, r3
 80013da:	f107 0208 	add.w	r2, r7, #8
 80013de:	2364      	movs	r3, #100	; 0x64
 80013e0:	9300      	str	r3, [sp, #0]
 80013e2:	2304      	movs	r3, #4
 80013e4:	f003 fc1a 	bl	8004c1c <HAL_I2C_Master_Transmit>
}
 80013e8:	bf00      	nop
 80013ea:	3710      	adds	r7, #16
 80013ec:	46bd      	mov	sp, r7
 80013ee:	bd80      	pop	{r7, pc}
 80013f0:	20000244 	.word	0x20000244
 80013f4:	20000248 	.word	0x20000248

080013f8 <lcd_send_data>:

void lcd_send_data (char data)
{
 80013f8:	b580      	push	{r7, lr}
 80013fa:	b086      	sub	sp, #24
 80013fc:	af02      	add	r7, sp, #8
 80013fe:	4603      	mov	r3, r0
 8001400:	71fb      	strb	r3, [r7, #7]
	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (data&0xf0);
 8001402:	79fb      	ldrb	r3, [r7, #7]
 8001404:	f023 030f 	bic.w	r3, r3, #15
 8001408:	73fb      	strb	r3, [r7, #15]
	data_l = ((data<<4)&0xf0);
 800140a:	79fb      	ldrb	r3, [r7, #7]
 800140c:	011b      	lsls	r3, r3, #4
 800140e:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0D;  //en=1, rs=0
 8001410:	7bfb      	ldrb	r3, [r7, #15]
 8001412:	f043 030d 	orr.w	r3, r3, #13
 8001416:	b2db      	uxtb	r3, r3
 8001418:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x09;  //en=0, rs=0
 800141a:	7bfb      	ldrb	r3, [r7, #15]
 800141c:	f043 0309 	orr.w	r3, r3, #9
 8001420:	b2db      	uxtb	r3, r3
 8001422:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0D;  //en=1, rs=0
 8001424:	7bbb      	ldrb	r3, [r7, #14]
 8001426:	f043 030d 	orr.w	r3, r3, #13
 800142a:	b2db      	uxtb	r3, r3
 800142c:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x09;  //en=0, rs=0
 800142e:	7bbb      	ldrb	r3, [r7, #14]
 8001430:	f043 0309 	orr.w	r3, r3, #9
 8001434:	b2db      	uxtb	r3, r3
 8001436:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (i2c_handler, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8001438:	4b07      	ldr	r3, [pc, #28]	; (8001458 <lcd_send_data+0x60>)
 800143a:	6818      	ldr	r0, [r3, #0]
 800143c:	4b07      	ldr	r3, [pc, #28]	; (800145c <lcd_send_data+0x64>)
 800143e:	781b      	ldrb	r3, [r3, #0]
 8001440:	b299      	uxth	r1, r3
 8001442:	f107 0208 	add.w	r2, r7, #8
 8001446:	2364      	movs	r3, #100	; 0x64
 8001448:	9300      	str	r3, [sp, #0]
 800144a:	2304      	movs	r3, #4
 800144c:	f003 fbe6 	bl	8004c1c <HAL_I2C_Master_Transmit>
}
 8001450:	bf00      	nop
 8001452:	3710      	adds	r7, #16
 8001454:	46bd      	mov	sp, r7
 8001456:	bd80      	pop	{r7, pc}
 8001458:	20000244 	.word	0x20000244
 800145c:	20000248 	.word	0x20000248

08001460 <lcd_clear>:

void lcd_clear (void)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	b082      	sub	sp, #8
 8001464:	af00      	add	r7, sp, #0
	lcd_send_cmd (0x80);
 8001466:	2080      	movs	r0, #128	; 0x80
 8001468:	f7ff ff92 	bl	8001390 <lcd_send_cmd>
	for (int i=0; i<80; i++)
 800146c:	2300      	movs	r3, #0
 800146e:	607b      	str	r3, [r7, #4]
 8001470:	e005      	b.n	800147e <lcd_clear+0x1e>
	{
		lcd_send_data (' ');
 8001472:	2020      	movs	r0, #32
 8001474:	f7ff ffc0 	bl	80013f8 <lcd_send_data>
	for (int i=0; i<80; i++)
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	3301      	adds	r3, #1
 800147c:	607b      	str	r3, [r7, #4]
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	2b4f      	cmp	r3, #79	; 0x4f
 8001482:	ddf6      	ble.n	8001472 <lcd_clear+0x12>
	}
}
 8001484:	bf00      	nop
 8001486:	bf00      	nop
 8001488:	3708      	adds	r7, #8
 800148a:	46bd      	mov	sp, r7
 800148c:	bd80      	pop	{r7, pc}
	...

08001490 <lcd_put_cur>:

void lcd_put_cur(int x, int y)
{
 8001490:	b580      	push	{r7, lr}
 8001492:	b082      	sub	sp, #8
 8001494:	af00      	add	r7, sp, #0
 8001496:	6078      	str	r0, [r7, #4]
 8001498:	6039      	str	r1, [r7, #0]
    switch (y){
 800149a:	683b      	ldr	r3, [r7, #0]
 800149c:	2b03      	cmp	r3, #3
 800149e:	d82b      	bhi.n	80014f8 <lcd_put_cur+0x68>
 80014a0:	a201      	add	r2, pc, #4	; (adr r2, 80014a8 <lcd_put_cur+0x18>)
 80014a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80014a6:	bf00      	nop
 80014a8:	080014b9 	.word	0x080014b9
 80014ac:	080014c9 	.word	0x080014c9
 80014b0:	080014d9 	.word	0x080014d9
 80014b4:	080014e9 	.word	0x080014e9
    	case 0:
    		lcd_send_cmd(LCD_DDRAM_ADDRESS + LCD_START_LINE1 + x);
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	b2db      	uxtb	r3, r3
 80014bc:	3b80      	subs	r3, #128	; 0x80
 80014be:	b2db      	uxtb	r3, r3
 80014c0:	4618      	mov	r0, r3
 80014c2:	f7ff ff65 	bl	8001390 <lcd_send_cmd>
    	break;
 80014c6:	e017      	b.n	80014f8 <lcd_put_cur+0x68>
    	case 1:
    		lcd_send_cmd(LCD_DDRAM_ADDRESS + LCD_START_LINE2 + x);
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	b2db      	uxtb	r3, r3
 80014cc:	3b40      	subs	r3, #64	; 0x40
 80014ce:	b2db      	uxtb	r3, r3
 80014d0:	4618      	mov	r0, r3
 80014d2:	f7ff ff5d 	bl	8001390 <lcd_send_cmd>
    	break;
 80014d6:	e00f      	b.n	80014f8 <lcd_put_cur+0x68>
    	case 2:
    		lcd_send_cmd(LCD_DDRAM_ADDRESS + LCD_START_LINE3 + x);
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	b2db      	uxtb	r3, r3
 80014dc:	3b6c      	subs	r3, #108	; 0x6c
 80014de:	b2db      	uxtb	r3, r3
 80014e0:	4618      	mov	r0, r3
 80014e2:	f7ff ff55 	bl	8001390 <lcd_send_cmd>
    	break;
 80014e6:	e007      	b.n	80014f8 <lcd_put_cur+0x68>
    	case 3:
    		lcd_send_cmd(LCD_DDRAM_ADDRESS + LCD_START_LINE4 + x);
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	b2db      	uxtb	r3, r3
 80014ec:	3b2c      	subs	r3, #44	; 0x2c
 80014ee:	b2db      	uxtb	r3, r3
 80014f0:	4618      	mov	r0, r3
 80014f2:	f7ff ff4d 	bl	8001390 <lcd_send_cmd>
    	break;
 80014f6:	bf00      	nop
    }
}
 80014f8:	bf00      	nop
 80014fa:	3708      	adds	r7, #8
 80014fc:	46bd      	mov	sp, r7
 80014fe:	bd80      	pop	{r7, pc}

08001500 <lcd_init>:


void lcd_init (I2C_HandleTypeDef* hi2c, uint8_t i2c_address)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	b082      	sub	sp, #8
 8001504:	af00      	add	r7, sp, #0
 8001506:	6078      	str	r0, [r7, #4]
 8001508:	460b      	mov	r3, r1
 800150a:	70fb      	strb	r3, [r7, #3]
	i2c_handler = hi2c; //set the i2c handler struct.
 800150c:	4a22      	ldr	r2, [pc, #136]	; (8001598 <lcd_init+0x98>)
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	6013      	str	r3, [r2, #0]
	SLAVE_ADDRESS_LCD = (i2c_address << 1); //set the lcd i2c address (left alignment).
 8001512:	78fb      	ldrb	r3, [r7, #3]
 8001514:	005b      	lsls	r3, r3, #1
 8001516:	b2da      	uxtb	r2, r3
 8001518:	4b20      	ldr	r3, [pc, #128]	; (800159c <lcd_init+0x9c>)
 800151a:	701a      	strb	r2, [r3, #0]

	// 4 bit initialisation
	HAL_Delay(50);  // wait for >40ms
 800151c:	2032      	movs	r0, #50	; 0x32
 800151e:	f002 fbd7 	bl	8003cd0 <HAL_Delay>
	lcd_send_cmd (0x30);
 8001522:	2030      	movs	r0, #48	; 0x30
 8001524:	f7ff ff34 	bl	8001390 <lcd_send_cmd>
	HAL_Delay(5);  // wait for >4.1ms
 8001528:	2005      	movs	r0, #5
 800152a:	f002 fbd1 	bl	8003cd0 <HAL_Delay>
	lcd_send_cmd (0x30);
 800152e:	2030      	movs	r0, #48	; 0x30
 8001530:	f7ff ff2e 	bl	8001390 <lcd_send_cmd>
	HAL_Delay(1);  // wait for >100us
 8001534:	2001      	movs	r0, #1
 8001536:	f002 fbcb 	bl	8003cd0 <HAL_Delay>
	lcd_send_cmd (0x30);
 800153a:	2030      	movs	r0, #48	; 0x30
 800153c:	f7ff ff28 	bl	8001390 <lcd_send_cmd>
	HAL_Delay(10);
 8001540:	200a      	movs	r0, #10
 8001542:	f002 fbc5 	bl	8003cd0 <HAL_Delay>
	lcd_send_cmd (0x20);  // 4bit mode
 8001546:	2020      	movs	r0, #32
 8001548:	f7ff ff22 	bl	8001390 <lcd_send_cmd>
	HAL_Delay(10);
 800154c:	200a      	movs	r0, #10
 800154e:	f002 fbbf 	bl	8003cd0 <HAL_Delay>

  // dislay initialisation
	lcd_send_cmd (0x28); // Function set --> DL=0 (4 bit mode), N = 1 (2 line display) F = 0 (5x8 characters)
 8001552:	2028      	movs	r0, #40	; 0x28
 8001554:	f7ff ff1c 	bl	8001390 <lcd_send_cmd>
	HAL_Delay(1);
 8001558:	2001      	movs	r0, #1
 800155a:	f002 fbb9 	bl	8003cd0 <HAL_Delay>
	lcd_send_cmd (0x08); //Display on/off control --> D=0,C=0, B=0  ---> display off
 800155e:	2008      	movs	r0, #8
 8001560:	f7ff ff16 	bl	8001390 <lcd_send_cmd>
	HAL_Delay(1);
 8001564:	2001      	movs	r0, #1
 8001566:	f002 fbb3 	bl	8003cd0 <HAL_Delay>
	lcd_send_cmd (0x01);  // clear display
 800156a:	2001      	movs	r0, #1
 800156c:	f7ff ff10 	bl	8001390 <lcd_send_cmd>
	HAL_Delay(1);
 8001570:	2001      	movs	r0, #1
 8001572:	f002 fbad 	bl	8003cd0 <HAL_Delay>
	HAL_Delay(1);
 8001576:	2001      	movs	r0, #1
 8001578:	f002 fbaa 	bl	8003cd0 <HAL_Delay>
	lcd_send_cmd (0x06); //Entry mode set --> I/D = 1 (increment cursor) & S = 0 (no shift)
 800157c:	2006      	movs	r0, #6
 800157e:	f7ff ff07 	bl	8001390 <lcd_send_cmd>
	HAL_Delay(1);
 8001582:	2001      	movs	r0, #1
 8001584:	f002 fba4 	bl	8003cd0 <HAL_Delay>
	lcd_send_cmd (0x0C); //Display on/off control --> D = 1, C and B = 0. (Cursor and blink, last two bits)
 8001588:	200c      	movs	r0, #12
 800158a:	f7ff ff01 	bl	8001390 <lcd_send_cmd>
}
 800158e:	bf00      	nop
 8001590:	3708      	adds	r7, #8
 8001592:	46bd      	mov	sp, r7
 8001594:	bd80      	pop	{r7, pc}
 8001596:	bf00      	nop
 8001598:	20000244 	.word	0x20000244
 800159c:	20000248 	.word	0x20000248

080015a0 <lcd_send_string>:

void lcd_send_string (char *str)
{
 80015a0:	b580      	push	{r7, lr}
 80015a2:	b082      	sub	sp, #8
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	6078      	str	r0, [r7, #4]
	while (*str) lcd_send_data (*str++);
 80015a8:	e006      	b.n	80015b8 <lcd_send_string+0x18>
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	1c5a      	adds	r2, r3, #1
 80015ae:	607a      	str	r2, [r7, #4]
 80015b0:	781b      	ldrb	r3, [r3, #0]
 80015b2:	4618      	mov	r0, r3
 80015b4:	f7ff ff20 	bl	80013f8 <lcd_send_data>
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	781b      	ldrb	r3, [r3, #0]
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d1f4      	bne.n	80015aa <lcd_send_string+0xa>
}
 80015c0:	bf00      	nop
 80015c2:	bf00      	nop
 80015c4:	3708      	adds	r7, #8
 80015c6:	46bd      	mov	sp, r7
 80015c8:	bd80      	pop	{r7, pc}

080015ca <lcd_CustomChar_create>:


void lcd_CustomChar_create(uint8_t location, uint8_t charmap[]) {
 80015ca:	b580      	push	{r7, lr}
 80015cc:	b084      	sub	sp, #16
 80015ce:	af00      	add	r7, sp, #0
 80015d0:	4603      	mov	r3, r0
 80015d2:	6039      	str	r1, [r7, #0]
 80015d4:	71fb      	strb	r3, [r7, #7]
	location <<= 3;
 80015d6:	79fb      	ldrb	r3, [r7, #7]
 80015d8:	00db      	lsls	r3, r3, #3
 80015da:	71fb      	strb	r3, [r7, #7]

	lcd_send_cmd (0x40 | (location & 0x38) );
 80015dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015e0:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80015e4:	b25b      	sxtb	r3, r3
 80015e6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80015ea:	b25b      	sxtb	r3, r3
 80015ec:	b2db      	uxtb	r3, r3
 80015ee:	4618      	mov	r0, r3
 80015f0:	f7ff fece 	bl	8001390 <lcd_send_cmd>
	for (int i=0; i<8; i++) {
 80015f4:	2300      	movs	r3, #0
 80015f6:	60fb      	str	r3, [r7, #12]
 80015f8:	e009      	b.n	800160e <lcd_CustomChar_create+0x44>
		lcd_send_data(charmap[i]);
 80015fa:	68fb      	ldr	r3, [r7, #12]
 80015fc:	683a      	ldr	r2, [r7, #0]
 80015fe:	4413      	add	r3, r2
 8001600:	781b      	ldrb	r3, [r3, #0]
 8001602:	4618      	mov	r0, r3
 8001604:	f7ff fef8 	bl	80013f8 <lcd_send_data>
	for (int i=0; i<8; i++) {
 8001608:	68fb      	ldr	r3, [r7, #12]
 800160a:	3301      	adds	r3, #1
 800160c:	60fb      	str	r3, [r7, #12]
 800160e:	68fb      	ldr	r3, [r7, #12]
 8001610:	2b07      	cmp	r3, #7
 8001612:	ddf2      	ble.n	80015fa <lcd_CustomChar_create+0x30>
	}
} //fin lcd_CustomChar_create ()
 8001614:	bf00      	nop
 8001616:	bf00      	nop
 8001618:	3710      	adds	r7, #16
 800161a:	46bd      	mov	sp, r7
 800161c:	bd80      	pop	{r7, pc}
	...

08001620 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001620:	b580      	push	{r7, lr}
 8001622:	b084      	sub	sp, #16
 8001624:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001626:	f002 faf1 	bl	8003c0c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800162a:	f000 f8ab 	bl	8001784 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800162e:	f7ff fd67 	bl	8001100 <MX_GPIO_Init>
  MX_ADC1_Init();
 8001632:	f7ff fa89 	bl	8000b48 <MX_ADC1_Init>
  MX_ADC2_Init();
 8001636:	f7ff fac5 	bl	8000bc4 <MX_ADC2_Init>
  MX_I2C1_Init();
 800163a:	f7ff fe19 	bl	8001270 <MX_I2C1_Init>
  MX_SPI1_Init();
 800163e:	f002 f877 	bl	8003730 <MX_SPI1_Init>
  MX_TIM2_Init();
 8001642:	f002 f9cd 	bl	80039e0 <MX_TIM2_Init>
  MX_USART1_UART_Init();
 8001646:	f002 fa3d 	bl	8003ac4 <MX_USART1_UART_Init>
  MX_IWDG_Init();
 800164a:	f7ff fe7d 	bl	8001348 <MX_IWDG_Init>
  MX_RTC_Init();
 800164e:	f002 f801 	bl	8003654 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */
  HAL_Delay(150);
 8001652:	2096      	movs	r0, #150	; 0x96
 8001654:	f002 fb3c 	bl	8003cd0 <HAL_Delay>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, 1);
 8001658:	2201      	movs	r2, #1
 800165a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800165e:	4840      	ldr	r0, [pc, #256]	; (8001760 <main+0x140>)
 8001660:	f003 f98f 	bl	8004982 <HAL_GPIO_WritePin>
  HAL_TIM_Base_Start_IT(&htim2);
 8001664:	483f      	ldr	r0, [pc, #252]	; (8001764 <main+0x144>)
 8001666:	f006 f9b7 	bl	80079d8 <HAL_TIM_Base_Start_IT>
  HAL_ADC_Start(&hadc1);
 800166a:	483f      	ldr	r0, [pc, #252]	; (8001768 <main+0x148>)
 800166c:	f002 fc2c 	bl	8003ec8 <HAL_ADC_Start>
////	  HAL_GPIO_TogglePin(OUT_rele_GPIO_Port, OUT_rele_Pin);
//	  HAL_Delay(500);
//	  __HAL_IWDG_RELOAD_COUNTER(&hiwdg);
//  }

  HAL_I2C_Mem_Read(&hi2c1, 0x50<<1, OFFSET_RESETS, I2C_MEMADD_SIZE_16BIT, &resets, 1, 100);
 8001670:	2364      	movs	r3, #100	; 0x64
 8001672:	9302      	str	r3, [sp, #8]
 8001674:	2301      	movs	r3, #1
 8001676:	9301      	str	r3, [sp, #4]
 8001678:	4b3c      	ldr	r3, [pc, #240]	; (800176c <main+0x14c>)
 800167a:	9300      	str	r3, [sp, #0]
 800167c:	2310      	movs	r3, #16
 800167e:	2203      	movs	r2, #3
 8001680:	21a0      	movs	r1, #160	; 0xa0
 8001682:	483b      	ldr	r0, [pc, #236]	; (8001770 <main+0x150>)
 8001684:	f003 fef6 	bl	8005474 <HAL_I2C_Mem_Read>
  resets++;
 8001688:	4b38      	ldr	r3, [pc, #224]	; (800176c <main+0x14c>)
 800168a:	781b      	ldrb	r3, [r3, #0]
 800168c:	3301      	adds	r3, #1
 800168e:	b2da      	uxtb	r2, r3
 8001690:	4b36      	ldr	r3, [pc, #216]	; (800176c <main+0x14c>)
 8001692:	701a      	strb	r2, [r3, #0]
  HAL_I2C_Mem_Write(&hi2c1, 0x50<<1, OFFSET_RESETS, I2C_MEMADD_SIZE_16BIT, &resets, 1, 100);
 8001694:	2364      	movs	r3, #100	; 0x64
 8001696:	9302      	str	r3, [sp, #8]
 8001698:	2301      	movs	r3, #1
 800169a:	9301      	str	r3, [sp, #4]
 800169c:	4b33      	ldr	r3, [pc, #204]	; (800176c <main+0x14c>)
 800169e:	9300      	str	r3, [sp, #0]
 80016a0:	2310      	movs	r3, #16
 80016a2:	2203      	movs	r2, #3
 80016a4:	21a0      	movs	r1, #160	; 0xa0
 80016a6:	4832      	ldr	r0, [pc, #200]	; (8001770 <main+0x150>)
 80016a8:	f003 fdea 	bl	8005280 <HAL_I2C_Mem_Write>
#ifndef IWD_OFF
  MX_IWDG_Init();
 80016ac:	f7ff fe4c 	bl	8001348 <MX_IWDG_Init>
  __HAL_IWDG_RELOAD_COUNTER(&hiwdg);
 80016b0:	4b30      	ldr	r3, [pc, #192]	; (8001774 <main+0x154>)
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 80016b8:	601a      	str	r2, [r3, #0]
#endif
  lcd_init(&hi2c1, 0x27);
 80016ba:	2127      	movs	r1, #39	; 0x27
 80016bc:	482c      	ldr	r0, [pc, #176]	; (8001770 <main+0x150>)
 80016be:	f7ff ff1f 	bl	8001500 <lcd_init>
//  lcd_send_string("holis");
  init_botonera(&hi2c1, 0x20);
 80016c2:	2120      	movs	r1, #32
 80016c4:	482a      	ldr	r0, [pc, #168]	; (8001770 <main+0x150>)
 80016c6:	f7ff f913 	bl	80008f0 <init_botonera>
  init_sensores(&hadc1);
 80016ca:	4827      	ldr	r0, [pc, #156]	; (8001768 <main+0x148>)
 80016cc:	f7ff fb1e 	bl	8000d0c <init_sensores>
  start_menu(0);
 80016d0:	2000      	movs	r0, #0
 80016d2:	f000 f8d3 	bl	800187c <start_menu>
#ifndef IWD_OFF
  __HAL_IWDG_RELOAD_COUNTER(&hiwdg);
 80016d6:	4b27      	ldr	r3, [pc, #156]	; (8001774 <main+0x154>)
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 80016de:	601a      	str	r2, [r3, #0]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if (flag_tim2 != 0){
 80016e0:	4b25      	ldr	r3, [pc, #148]	; (8001778 <main+0x158>)
 80016e2:	781b      	ldrb	r3, [r3, #0]
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d02e      	beq.n	8001746 <main+0x126>

		  if (periodo_IOport != 0){
 80016e8:	4b24      	ldr	r3, [pc, #144]	; (800177c <main+0x15c>)
 80016ea:	781b      	ldrb	r3, [r3, #0]
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d006      	beq.n	80016fe <main+0xde>
			  periodo_IOport--;
 80016f0:	4b22      	ldr	r3, [pc, #136]	; (800177c <main+0x15c>)
 80016f2:	781b      	ldrb	r3, [r3, #0]
 80016f4:	3b01      	subs	r3, #1
 80016f6:	b2da      	uxtb	r2, r3
 80016f8:	4b20      	ldr	r3, [pc, #128]	; (800177c <main+0x15c>)
 80016fa:	701a      	strb	r2, [r3, #0]
 80016fc:	e006      	b.n	800170c <main+0xec>
		  }else{
			  lecturaTeclas(); //cada 20 ms.
 80016fe:	f7ff f923 	bl	8000948 <lecturaTeclas>
			  update_outputs(); //cada 20 ms.
 8001702:	f7ff f9cd 	bl	8000aa0 <update_outputs>
			  periodo_IOport = 1;
 8001706:	4b1d      	ldr	r3, [pc, #116]	; (800177c <main+0x15c>)
 8001708:	2201      	movs	r2, #1
 800170a:	701a      	strb	r2, [r3, #0]
		  } //fin if periodo_IOport

		  if (periodo_temp != 0){
 800170c:	4b1c      	ldr	r3, [pc, #112]	; (8001780 <main+0x160>)
 800170e:	781b      	ldrb	r3, [r3, #0]
 8001710:	2b00      	cmp	r3, #0
 8001712:	d006      	beq.n	8001722 <main+0x102>
			  periodo_temp--;
 8001714:	4b1a      	ldr	r3, [pc, #104]	; (8001780 <main+0x160>)
 8001716:	781b      	ldrb	r3, [r3, #0]
 8001718:	3b01      	subs	r3, #1
 800171a:	b2da      	uxtb	r2, r3
 800171c:	4b18      	ldr	r3, [pc, #96]	; (8001780 <main+0x160>)
 800171e:	701a      	strb	r2, [r3, #0]
 8001720:	e008      	b.n	8001734 <main+0x114>
		  }else{
			  update_DHT();
 8001722:	f7ff fb33 	bl	8000d8c <update_DHT>
			  update_ldr();
 8001726:	f7ff fb5b 	bl	8000de0 <update_ldr>
			  refresh_infoDHT();
 800172a:	f001 ff09 	bl	8003540 <refresh_infoDHT>
			  periodo_temp = 99;
 800172e:	4b14      	ldr	r3, [pc, #80]	; (8001780 <main+0x160>)
 8001730:	2263      	movs	r2, #99	; 0x63
 8001732:	701a      	strb	r2, [r3, #0]
//			  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, varTest);
////			  HAL_GPIO_WritePin(OUT_rele_GPIO_Port, OUT_rele_Pin, varTest);
//			  periodo_test = max_periodoTest; //cada 250 ms o 500 ms
//		  }

		  timeoutMenu();
 8001734:	f000 f8d2 	bl	80018dc <timeoutMenu>
		  check_duracionPulsadores();
 8001738:	f000 f8de 	bl	80018f8 <check_duracionPulsadores>
		  timeoutTestAuto();
 800173c:	f7ff fcc0 	bl	80010c0 <timeoutTestAuto>


		  flag_tim2 = 0;
 8001740:	4b0d      	ldr	r3, [pc, #52]	; (8001778 <main+0x158>)
 8001742:	2200      	movs	r2, #0
 8001744:	701a      	strb	r2, [r3, #0]
	  } //fin if flag_tim2

	  check_menu();
 8001746:	f000 f8bf 	bl	80018c8 <check_menu>
	  check_luzAuto();
 800174a:	f7ff fbc9 	bl	8000ee0 <check_luzAuto>
	  update_teclas();
 800174e:	f7ff f90f 	bl	8000970 <update_teclas>
#ifndef IWD_OFF
	  __HAL_IWDG_RELOAD_COUNTER(&hiwdg);
 8001752:	4b08      	ldr	r3, [pc, #32]	; (8001774 <main+0x154>)
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 800175a:	601a      	str	r2, [r3, #0]
	  if (flag_tim2 != 0){
 800175c:	e7c0      	b.n	80016e0 <main+0xc0>
 800175e:	bf00      	nop
 8001760:	40011000 	.word	0x40011000
 8001764:	20000324 	.word	0x20000324
 8001768:	20000158 	.word	0x20000158
 800176c:	2000024a 	.word	0x2000024a
 8001770:	200001e0 	.word	0x200001e0
 8001774:	20000238 	.word	0x20000238
 8001778:	20000249 	.word	0x20000249
 800177c:	20000026 	.word	0x20000026
 8001780:	20000027 	.word	0x20000027

08001784 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	b094      	sub	sp, #80	; 0x50
 8001788:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800178a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800178e:	2228      	movs	r2, #40	; 0x28
 8001790:	2100      	movs	r1, #0
 8001792:	4618      	mov	r0, r3
 8001794:	f007 f808 	bl	80087a8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001798:	f107 0314 	add.w	r3, r7, #20
 800179c:	2200      	movs	r2, #0
 800179e:	601a      	str	r2, [r3, #0]
 80017a0:	605a      	str	r2, [r3, #4]
 80017a2:	609a      	str	r2, [r3, #8]
 80017a4:	60da      	str	r2, [r3, #12]
 80017a6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80017a8:	1d3b      	adds	r3, r7, #4
 80017aa:	2200      	movs	r2, #0
 80017ac:	601a      	str	r2, [r3, #0]
 80017ae:	605a      	str	r2, [r3, #4]
 80017b0:	609a      	str	r2, [r3, #8]
 80017b2:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE
 80017b4:	230d      	movs	r3, #13
 80017b6:	62bb      	str	r3, [r7, #40]	; 0x28
                              |RCC_OSCILLATORTYPE_LSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80017b8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80017bc:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80017be:	2300      	movs	r3, #0
 80017c0:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80017c2:	2301      	movs	r3, #1
 80017c4:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80017c6:	2301      	movs	r3, #1
 80017c8:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80017ca:	2301      	movs	r3, #1
 80017cc:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80017ce:	2302      	movs	r3, #2
 80017d0:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80017d2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80017d6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80017d8:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80017dc:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80017de:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80017e2:	4618      	mov	r0, r3
 80017e4:	f004 fd2a 	bl	800623c <HAL_RCC_OscConfig>
 80017e8:	4603      	mov	r3, r0
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d001      	beq.n	80017f2 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80017ee:	f000 f83f 	bl	8001870 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80017f2:	230f      	movs	r3, #15
 80017f4:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80017f6:	2302      	movs	r3, #2
 80017f8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80017fa:	2300      	movs	r3, #0
 80017fc:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80017fe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001802:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001804:	2300      	movs	r3, #0
 8001806:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001808:	f107 0314 	add.w	r3, r7, #20
 800180c:	2102      	movs	r1, #2
 800180e:	4618      	mov	r0, r3
 8001810:	f004 ff96 	bl	8006740 <HAL_RCC_ClockConfig>
 8001814:	4603      	mov	r3, r0
 8001816:	2b00      	cmp	r3, #0
 8001818:	d001      	beq.n	800181e <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800181a:	f000 f829 	bl	8001870 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_ADC;
 800181e:	2303      	movs	r3, #3
 8001820:	607b      	str	r3, [r7, #4]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8001822:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001826:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8001828:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800182c:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800182e:	1d3b      	adds	r3, r7, #4
 8001830:	4618      	mov	r0, r3
 8001832:	f005 f91d 	bl	8006a70 <HAL_RCCEx_PeriphCLKConfig>
 8001836:	4603      	mov	r3, r0
 8001838:	2b00      	cmp	r3, #0
 800183a:	d001      	beq.n	8001840 <SystemClock_Config+0xbc>
  {
    Error_Handler();
 800183c:	f000 f818 	bl	8001870 <Error_Handler>
  }
}
 8001840:	bf00      	nop
 8001842:	3750      	adds	r7, #80	; 0x50
 8001844:	46bd      	mov	sp, r7
 8001846:	bd80      	pop	{r7, pc}

08001848 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8001848:	b480      	push	{r7}
 800184a:	b083      	sub	sp, #12
 800184c:	af00      	add	r7, sp, #0
 800184e:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM2){
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001858:	d102      	bne.n	8001860 <HAL_TIM_PeriodElapsedCallback+0x18>
		flag_tim2 = 1;
 800185a:	4b04      	ldr	r3, [pc, #16]	; (800186c <HAL_TIM_PeriodElapsedCallback+0x24>)
 800185c:	2201      	movs	r2, #1
 800185e:	701a      	strb	r2, [r3, #0]
	}
} //fin HAL_TIM_PeriodElapsedCallback()
 8001860:	bf00      	nop
 8001862:	370c      	adds	r7, #12
 8001864:	46bd      	mov	sp, r7
 8001866:	bc80      	pop	{r7}
 8001868:	4770      	bx	lr
 800186a:	bf00      	nop
 800186c:	20000249 	.word	0x20000249

08001870 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001870:	b480      	push	{r7}
 8001872:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001874:	b672      	cpsid	i
}
 8001876:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001878:	e7fe      	b.n	8001878 <Error_Handler+0x8>
	...

0800187c <start_menu>:
};

/////////////////////////////////////////
//         FUNCIONES PUBLICAS          //
/////////////////////////////////////////
void start_menu (uint8_t service){
 800187c:	b580      	push	{r7, lr}
 800187e:	b082      	sub	sp, #8
 8001880:	af00      	add	r7, sp, #0
 8001882:	4603      	mov	r3, r0
 8001884:	71fb      	strb	r3, [r7, #7]
	lcd_CustomChar_create(0, arriba);
 8001886:	490b      	ldr	r1, [pc, #44]	; (80018b4 <start_menu+0x38>)
 8001888:	2000      	movs	r0, #0
 800188a:	f7ff fe9e 	bl	80015ca <lcd_CustomChar_create>
	lcd_CustomChar_create(1, abajo);
 800188e:	490a      	ldr	r1, [pc, #40]	; (80018b8 <start_menu+0x3c>)
 8001890:	2001      	movs	r0, #1
 8001892:	f7ff fe9a 	bl	80015ca <lcd_CustomChar_create>
	lcd_CustomChar_create(2, grados);
 8001896:	4909      	ldr	r1, [pc, #36]	; (80018bc <start_menu+0x40>)
 8001898:	2002      	movs	r0, #2
 800189a:	f7ff fe96 	bl	80015ca <lcd_CustomChar_create>
	menuActual = &menu[MENU_INFO];
 800189e:	4b08      	ldr	r3, [pc, #32]	; (80018c0 <start_menu+0x44>)
 80018a0:	4a08      	ldr	r2, [pc, #32]	; (80018c4 <start_menu+0x48>)
 80018a2:	601a      	str	r2, [r3, #0]
	menuActual->inicia_menu();
 80018a4:	4b06      	ldr	r3, [pc, #24]	; (80018c0 <start_menu+0x44>)
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	689b      	ldr	r3, [r3, #8]
 80018aa:	4798      	blx	r3
} //fin start_menu()
 80018ac:	bf00      	nop
 80018ae:	3708      	adds	r7, #8
 80018b0:	46bd      	mov	sp, r7
 80018b2:	bd80      	pop	{r7, pc}
 80018b4:	20000028 	.word	0x20000028
 80018b8:	20000030 	.word	0x20000030
 80018bc:	20000038 	.word	0x20000038
 80018c0:	2000024c 	.word	0x2000024c
 80018c4:	20000050 	.word	0x20000050

080018c8 <check_menu>:


void check_menu (void){
 80018c8:	b580      	push	{r7, lr}
 80018ca:	af00      	add	r7, sp, #0
	menuActual->accion();
 80018cc:	4b02      	ldr	r3, [pc, #8]	; (80018d8 <check_menu+0x10>)
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	68db      	ldr	r3, [r3, #12]
 80018d2:	4798      	blx	r3
} //fin check_menu()
 80018d4:	bf00      	nop
 80018d6:	bd80      	pop	{r7, pc}
 80018d8:	2000024c 	.word	0x2000024c

080018dc <timeoutMenu>:


void timeoutMenu (void){
 80018dc:	b480      	push	{r7}
 80018de:	af00      	add	r7, sp, #0
	timeOut_pantalla++;
 80018e0:	4b04      	ldr	r3, [pc, #16]	; (80018f4 <timeoutMenu+0x18>)
 80018e2:	881b      	ldrh	r3, [r3, #0]
 80018e4:	3301      	adds	r3, #1
 80018e6:	b29a      	uxth	r2, r3
 80018e8:	4b02      	ldr	r3, [pc, #8]	; (80018f4 <timeoutMenu+0x18>)
 80018ea:	801a      	strh	r2, [r3, #0]
} //fin timeoutMenu()
 80018ec:	bf00      	nop
 80018ee:	46bd      	mov	sp, r7
 80018f0:	bc80      	pop	{r7}
 80018f2:	4770      	bx	lr
 80018f4:	20000282 	.word	0x20000282

080018f8 <check_duracionPulsadores>:


void check_duracionPulsadores (void){
 80018f8:	b480      	push	{r7}
 80018fa:	af00      	add	r7, sp, #0
	holdBoton++;
 80018fc:	4b07      	ldr	r3, [pc, #28]	; (800191c <check_duracionPulsadores+0x24>)
 80018fe:	781b      	ldrb	r3, [r3, #0]
 8001900:	3301      	adds	r3, #1
 8001902:	b2da      	uxtb	r2, r3
 8001904:	4b05      	ldr	r3, [pc, #20]	; (800191c <check_duracionPulsadores+0x24>)
 8001906:	701a      	strb	r2, [r3, #0]
	repitePulso++;
 8001908:	4b05      	ldr	r3, [pc, #20]	; (8001920 <check_duracionPulsadores+0x28>)
 800190a:	781b      	ldrb	r3, [r3, #0]
 800190c:	3301      	adds	r3, #1
 800190e:	b2da      	uxtb	r2, r3
 8001910:	4b03      	ldr	r3, [pc, #12]	; (8001920 <check_duracionPulsadores+0x28>)
 8001912:	701a      	strb	r2, [r3, #0]
} //fin duracionPulsadores()
 8001914:	bf00      	nop
 8001916:	46bd      	mov	sp, r7
 8001918:	bc80      	pop	{r7}
 800191a:	4770      	bx	lr
 800191c:	200002b0 	.word	0x200002b0
 8001920:	200002b2 	.word	0x200002b2

08001924 <init_Info>:

/////////////////////////////////////////
//          INICIALIZADORES            //
/////////////////////////////////////////

void init_Info (void){
 8001924:	b590      	push	{r4, r7, lr}
 8001926:	b083      	sub	sp, #12
 8001928:	af00      	add	r7, sp, #0

	sensorDHT = get_datosDHT();
 800192a:	4c34      	ldr	r4, [pc, #208]	; (80019fc <init_Info+0xd8>)
 800192c:	463b      	mov	r3, r7
 800192e:	4618      	mov	r0, r3
 8001930:	f7ff fa44 	bl	8000dbc <get_datosDHT>
 8001934:	4622      	mov	r2, r4
 8001936:	463b      	mov	r3, r7
 8001938:	e893 0003 	ldmia.w	r3, {r0, r1}
 800193c:	e882 0003 	stmia.w	r2, {r0, r1}
	temperatura = sensorDHT.temp;
 8001940:	4b2e      	ldr	r3, [pc, #184]	; (80019fc <init_Info+0xd8>)
 8001942:	685b      	ldr	r3, [r3, #4]
 8001944:	4618      	mov	r0, r3
 8001946:	f7fe fdc3 	bl	80004d0 <__aeabi_f2iz>
 800194a:	4603      	mov	r3, r0
 800194c:	b25a      	sxtb	r2, r3
 800194e:	4b2c      	ldr	r3, [pc, #176]	; (8001a00 <init_Info+0xdc>)
 8001950:	701a      	strb	r2, [r3, #0]
	humedad = sensorDHT.hum;
 8001952:	4b2a      	ldr	r3, [pc, #168]	; (80019fc <init_Info+0xd8>)
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	4618      	mov	r0, r3
 8001958:	f7fe fdba 	bl	80004d0 <__aeabi_f2iz>
 800195c:	4603      	mov	r3, r0
 800195e:	b25a      	sxtb	r2, r3
 8001960:	4b28      	ldr	r3, [pc, #160]	; (8001a04 <init_Info+0xe0>)
 8001962:	701a      	strb	r2, [r3, #0]
//	temperatura = 27;
//	humedad = 75;

	lcd_clear();
 8001964:	f7ff fd7c 	bl	8001460 <lcd_clear>
	lcd_put_cur(0, 0);
 8001968:	2100      	movs	r1, #0
 800196a:	2000      	movs	r0, #0
 800196c:	f7ff fd90 	bl	8001490 <lcd_put_cur>
	sprintf(texto, "Temp: %02d C", temperatura);
 8001970:	4b23      	ldr	r3, [pc, #140]	; (8001a00 <init_Info+0xdc>)
 8001972:	f993 3000 	ldrsb.w	r3, [r3]
 8001976:	461a      	mov	r2, r3
 8001978:	4923      	ldr	r1, [pc, #140]	; (8001a08 <init_Info+0xe4>)
 800197a:	4824      	ldr	r0, [pc, #144]	; (8001a0c <init_Info+0xe8>)
 800197c:	f006 ff1c 	bl	80087b8 <siprintf>
	lcd_send_string(texto);
 8001980:	4822      	ldr	r0, [pc, #136]	; (8001a0c <init_Info+0xe8>)
 8001982:	f7ff fe0d 	bl	80015a0 <lcd_send_string>
	lcd_put_cur(8, 0);
 8001986:	2100      	movs	r1, #0
 8001988:	2008      	movs	r0, #8
 800198a:	f7ff fd81 	bl	8001490 <lcd_put_cur>
	lcd_send_customChar(2); //grados
 800198e:	2002      	movs	r0, #2
 8001990:	f7ff fd32 	bl	80013f8 <lcd_send_data>
	lcd_put_cur(0, 1);
 8001994:	2101      	movs	r1, #1
 8001996:	2000      	movs	r0, #0
 8001998:	f7ff fd7a 	bl	8001490 <lcd_put_cur>
	sprintf(texto, "Humedad: %02d%%", humedad);
 800199c:	4b19      	ldr	r3, [pc, #100]	; (8001a04 <init_Info+0xe0>)
 800199e:	f993 3000 	ldrsb.w	r3, [r3]
 80019a2:	461a      	mov	r2, r3
 80019a4:	491a      	ldr	r1, [pc, #104]	; (8001a10 <init_Info+0xec>)
 80019a6:	4819      	ldr	r0, [pc, #100]	; (8001a0c <init_Info+0xe8>)
 80019a8:	f006 ff06 	bl	80087b8 <siprintf>
	lcd_send_string(texto);
 80019ac:	4817      	ldr	r0, [pc, #92]	; (8001a0c <init_Info+0xe8>)
 80019ae:	f7ff fdf7 	bl	80015a0 <lcd_send_string>
	lcd_put_cur(0, 2);
 80019b2:	2102      	movs	r1, #2
 80019b4:	2000      	movs	r0, #0
 80019b6:	f7ff fd6b 	bl	8001490 <lcd_put_cur>
	lcd_send_string("Luz: ");
 80019ba:	4816      	ldr	r0, [pc, #88]	; (8001a14 <init_Info+0xf0>)
 80019bc:	f7ff fdf0 	bl	80015a0 <lcd_send_string>
	lcd_send_string( (getStat_rele() != 0) ? "APAGADA" : "PRENDIDA");
 80019c0:	f7ff fb74 	bl	80010ac <getStat_rele>
 80019c4:	4603      	mov	r3, r0
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d001      	beq.n	80019ce <init_Info+0xaa>
 80019ca:	4b13      	ldr	r3, [pc, #76]	; (8001a18 <init_Info+0xf4>)
 80019cc:	e000      	b.n	80019d0 <init_Info+0xac>
 80019ce:	4b13      	ldr	r3, [pc, #76]	; (8001a1c <init_Info+0xf8>)
 80019d0:	4618      	mov	r0, r3
 80019d2:	f7ff fde5 	bl	80015a0 <lcd_send_string>
	lcd_put_cur(0, 3);
 80019d6:	2103      	movs	r1, #3
 80019d8:	2000      	movs	r0, #0
 80019da:	f7ff fd59 	bl	8001490 <lcd_put_cur>
	lcd_send_string((get_modoLuz() != 0) ? "AUTOMATICO" : "MANUAL");
 80019de:	f7ff fa75 	bl	8000ecc <get_modoLuz>
 80019e2:	4603      	mov	r3, r0
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d001      	beq.n	80019ec <init_Info+0xc8>
 80019e8:	4b0d      	ldr	r3, [pc, #52]	; (8001a20 <init_Info+0xfc>)
 80019ea:	e000      	b.n	80019ee <init_Info+0xca>
 80019ec:	4b0d      	ldr	r3, [pc, #52]	; (8001a24 <init_Info+0x100>)
 80019ee:	4618      	mov	r0, r3
 80019f0:	f7ff fdd6 	bl	80015a0 <lcd_send_string>
} //fin init_Info()
 80019f4:	bf00      	nop
 80019f6:	370c      	adds	r7, #12
 80019f8:	46bd      	mov	sp, r7
 80019fa:	bd90      	pop	{r4, r7, pc}
 80019fc:	20000284 	.word	0x20000284
 8001a00:	2000028c 	.word	0x2000028c
 8001a04:	2000028d 	.word	0x2000028d
 8001a08:	080090d4 	.word	0x080090d4
 8001a0c:	20000250 	.word	0x20000250
 8001a10:	080090e4 	.word	0x080090e4
 8001a14:	080090f4 	.word	0x080090f4
 8001a18:	080090fc 	.word	0x080090fc
 8001a1c:	08009104 	.word	0x08009104
 8001a20:	08009110 	.word	0x08009110
 8001a24:	0800911c 	.word	0x0800911c

08001a28 <init_Seleccion>:


void init_Seleccion (void){
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	af00      	add	r7, sp, #0
	lcd_clear();
 8001a2c:	f7ff fd18 	bl	8001460 <lcd_clear>
	lcd_put_cur(7, 0);
 8001a30:	2100      	movs	r1, #0
 8001a32:	2007      	movs	r0, #7
 8001a34:	f7ff fd2c 	bl	8001490 <lcd_put_cur>
	lcd_send_string("MENU");
 8001a38:	4826      	ldr	r0, [pc, #152]	; (8001ad4 <init_Seleccion+0xac>)
 8001a3a:	f7ff fdb1 	bl	80015a0 <lcd_send_string>
	lcd_put_cur(2, 2);
 8001a3e:	2102      	movs	r1, #2
 8001a40:	2002      	movs	r0, #2
 8001a42:	f7ff fd25 	bl	8001490 <lcd_put_cur>
	lcd_send_data(0x7F); //<-
 8001a46:	207f      	movs	r0, #127	; 0x7f
 8001a48:	f7ff fcd6 	bl	80013f8 <lcd_send_data>
	switch (cursor){
 8001a4c:	4b22      	ldr	r3, [pc, #136]	; (8001ad8 <init_Seleccion+0xb0>)
 8001a4e:	781b      	ldrb	r3, [r3, #0]
 8001a50:	2b04      	cmp	r3, #4
 8001a52:	d834      	bhi.n	8001abe <init_Seleccion+0x96>
 8001a54:	a201      	add	r2, pc, #4	; (adr r2, 8001a5c <init_Seleccion+0x34>)
 8001a56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a5a:	bf00      	nop
 8001a5c:	08001a71 	.word	0x08001a71
 8001a60:	08001a81 	.word	0x08001a81
 8001a64:	08001a91 	.word	0x08001a91
 8001a68:	08001aa1 	.word	0x08001aa1
 8001a6c:	08001ab1 	.word	0x08001ab1
		case 0:
			lcd_put_cur(4, 2);
 8001a70:	2102      	movs	r1, #2
 8001a72:	2004      	movs	r0, #4
 8001a74:	f7ff fd0c 	bl	8001490 <lcd_put_cur>
			lcd_send_string("MODO DE LUZ");
 8001a78:	4818      	ldr	r0, [pc, #96]	; (8001adc <init_Seleccion+0xb4>)
 8001a7a:	f7ff fd91 	bl	80015a0 <lcd_send_string>
		break;
 8001a7e:	e01f      	b.n	8001ac0 <init_Seleccion+0x98>
		case 1:
			lcd_put_cur(5, 2);
 8001a80:	2102      	movs	r1, #2
 8001a82:	2005      	movs	r0, #5
 8001a84:	f7ff fd04 	bl	8001490 <lcd_put_cur>
			lcd_send_string("UMBRAL DIA");
 8001a88:	4815      	ldr	r0, [pc, #84]	; (8001ae0 <init_Seleccion+0xb8>)
 8001a8a:	f7ff fd89 	bl	80015a0 <lcd_send_string>
		break;
 8001a8e:	e017      	b.n	8001ac0 <init_Seleccion+0x98>
		case 2:
			lcd_put_cur(4, 2);
 8001a90:	2102      	movs	r1, #2
 8001a92:	2004      	movs	r0, #4
 8001a94:	f7ff fcfc 	bl	8001490 <lcd_put_cur>
			lcd_send_string("UMBRAL NOCHE");
 8001a98:	4812      	ldr	r0, [pc, #72]	; (8001ae4 <init_Seleccion+0xbc>)
 8001a9a:	f7ff fd81 	bl	80015a0 <lcd_send_string>
		break;
 8001a9e:	e00f      	b.n	8001ac0 <init_Seleccion+0x98>
		case 3:
			lcd_put_cur(4, 2);
 8001aa0:	2102      	movs	r1, #2
 8001aa2:	2004      	movs	r0, #4
 8001aa4:	f7ff fcf4 	bl	8001490 <lcd_put_cur>
			lcd_send_string("HORA Y FECHA");
 8001aa8:	480f      	ldr	r0, [pc, #60]	; (8001ae8 <init_Seleccion+0xc0>)
 8001aaa:	f7ff fd79 	bl	80015a0 <lcd_send_string>
		break;
 8001aae:	e007      	b.n	8001ac0 <init_Seleccion+0x98>
		case 4:
			lcd_put_cur(7, 2);
 8001ab0:	2102      	movs	r1, #2
 8001ab2:	2007      	movs	r0, #7
 8001ab4:	f7ff fcec 	bl	8001490 <lcd_put_cur>
			lcd_send_string("DEBUG");
 8001ab8:	480c      	ldr	r0, [pc, #48]	; (8001aec <init_Seleccion+0xc4>)
 8001aba:	f7ff fd71 	bl	80015a0 <lcd_send_string>
		default:
		break;
 8001abe:	bf00      	nop
	} //fin switch cursor
	lcd_put_cur(17, 2);
 8001ac0:	2102      	movs	r1, #2
 8001ac2:	2011      	movs	r0, #17
 8001ac4:	f7ff fce4 	bl	8001490 <lcd_put_cur>
	lcd_send_data(0x7E); //->
 8001ac8:	207e      	movs	r0, #126	; 0x7e
 8001aca:	f7ff fc95 	bl	80013f8 <lcd_send_data>
} //fin init_Seleccion()
 8001ace:	bf00      	nop
 8001ad0:	bd80      	pop	{r7, pc}
 8001ad2:	bf00      	nop
 8001ad4:	08009124 	.word	0x08009124
 8001ad8:	20000290 	.word	0x20000290
 8001adc:	0800912c 	.word	0x0800912c
 8001ae0:	08009138 	.word	0x08009138
 8001ae4:	08009144 	.word	0x08009144
 8001ae8:	08009154 	.word	0x08009154
 8001aec:	08009164 	.word	0x08009164

08001af0 <init_ModoLuz>:


void init_ModoLuz (void){
 8001af0:	b580      	push	{r7, lr}
 8001af2:	af00      	add	r7, sp, #0
	lcd_clear();
 8001af4:	f7ff fcb4 	bl	8001460 <lcd_clear>
	lcd_put_cur(0, 0);
 8001af8:	2100      	movs	r1, #0
 8001afa:	2000      	movs	r0, #0
 8001afc:	f7ff fcc8 	bl	8001490 <lcd_put_cur>
	lcd_send_string("MODO LUZ AUTOMATICA");
 8001b00:	4815      	ldr	r0, [pc, #84]	; (8001b58 <init_ModoLuz+0x68>)
 8001b02:	f7ff fd4d 	bl	80015a0 <lcd_send_string>
	lcd_put_cur(4, 2);
 8001b06:	2102      	movs	r1, #2
 8001b08:	2004      	movs	r0, #4
 8001b0a:	f7ff fcc1 	bl	8001490 <lcd_put_cur>
	lcd_send_data(0x7F); //<-
 8001b0e:	207f      	movs	r0, #127	; 0x7f
 8001b10:	f7ff fc72 	bl	80013f8 <lcd_send_data>
	lcd_put_cur(9, 2);
 8001b14:	2102      	movs	r1, #2
 8001b16:	2009      	movs	r0, #9
 8001b18:	f7ff fcba 	bl	8001490 <lcd_put_cur>
	modoLuz = get_modoLuz();
 8001b1c:	f7ff f9d6 	bl	8000ecc <get_modoLuz>
 8001b20:	4603      	mov	r3, r0
 8001b22:	461a      	mov	r2, r3
 8001b24:	4b0d      	ldr	r3, [pc, #52]	; (8001b5c <init_ModoLuz+0x6c>)
 8001b26:	701a      	strb	r2, [r3, #0]
	switch (modoLuz) {
 8001b28:	4b0c      	ldr	r3, [pc, #48]	; (8001b5c <init_ModoLuz+0x6c>)
 8001b2a:	781b      	ldrb	r3, [r3, #0]
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	d002      	beq.n	8001b36 <init_ModoLuz+0x46>
 8001b30:	2b01      	cmp	r3, #1
 8001b32:	d004      	beq.n	8001b3e <init_ModoLuz+0x4e>
		break;
		case 1:
			lcd_send_string("ON");
		break;
		default:
		break;
 8001b34:	e007      	b.n	8001b46 <init_ModoLuz+0x56>
			lcd_send_string("OFF");
 8001b36:	480a      	ldr	r0, [pc, #40]	; (8001b60 <init_ModoLuz+0x70>)
 8001b38:	f7ff fd32 	bl	80015a0 <lcd_send_string>
		break;
 8001b3c:	e003      	b.n	8001b46 <init_ModoLuz+0x56>
			lcd_send_string("ON");
 8001b3e:	4809      	ldr	r0, [pc, #36]	; (8001b64 <init_ModoLuz+0x74>)
 8001b40:	f7ff fd2e 	bl	80015a0 <lcd_send_string>
		break;
 8001b44:	bf00      	nop
	} //fin switch modoLuz
	lcd_put_cur(15, 2);
 8001b46:	2102      	movs	r1, #2
 8001b48:	200f      	movs	r0, #15
 8001b4a:	f7ff fca1 	bl	8001490 <lcd_put_cur>
	lcd_send_data(0x7E); //->
 8001b4e:	207e      	movs	r0, #126	; 0x7e
 8001b50:	f7ff fc52 	bl	80013f8 <lcd_send_data>
} //fin init_ModoLuz()
 8001b54:	bf00      	nop
 8001b56:	bd80      	pop	{r7, pc}
 8001b58:	0800916c 	.word	0x0800916c
 8001b5c:	20000291 	.word	0x20000291
 8001b60:	08009180 	.word	0x08009180
 8001b64:	08009184 	.word	0x08009184

08001b68 <init_LdrPrende>:


void init_LdrPrende (void){
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	b082      	sub	sp, #8
 8001b6c:	af02      	add	r7, sp, #8
	lcd_clear();
 8001b6e:	f7ff fc77 	bl	8001460 <lcd_clear>
	lcd_put_cur(0, 0);
 8001b72:	2100      	movs	r1, #0
 8001b74:	2000      	movs	r0, #0
 8001b76:	f7ff fc8b 	bl	8001490 <lcd_put_cur>
	lcd_send_string("    UMBRAL NOCHE    ");
 8001b7a:	4821      	ldr	r0, [pc, #132]	; (8001c00 <init_LdrPrende+0x98>)
 8001b7c:	f7ff fd10 	bl	80015a0 <lcd_send_string>
	valorUmbral = get_umbralLDR(0);
 8001b80:	2000      	movs	r0, #0
 8001b82:	f7ff f94d 	bl	8000e20 <get_umbralLDR>
 8001b86:	4603      	mov	r3, r0
 8001b88:	4a1e      	ldr	r2, [pc, #120]	; (8001c04 <init_LdrPrende+0x9c>)
 8001b8a:	6013      	str	r3, [r2, #0]
	lcd_put_cur(0, 1);
 8001b8c:	2101      	movs	r1, #1
 8001b8e:	2000      	movs	r0, #0
 8001b90:	f7ff fc7e 	bl	8001490 <lcd_put_cur>
	sprintf(texto, "VALOR GRABADO: %04lu", valorUmbral);
 8001b94:	4b1b      	ldr	r3, [pc, #108]	; (8001c04 <init_LdrPrende+0x9c>)
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	461a      	mov	r2, r3
 8001b9a:	491b      	ldr	r1, [pc, #108]	; (8001c08 <init_LdrPrende+0xa0>)
 8001b9c:	481b      	ldr	r0, [pc, #108]	; (8001c0c <init_LdrPrende+0xa4>)
 8001b9e:	f006 fe0b 	bl	80087b8 <siprintf>
	lcd_send_string(texto);
 8001ba2:	481a      	ldr	r0, [pc, #104]	; (8001c0c <init_LdrPrende+0xa4>)
 8001ba4:	f7ff fcfc 	bl	80015a0 <lcd_send_string>
	lcd_put_cur(0, 2);
 8001ba8:	2102      	movs	r1, #2
 8001baa:	2000      	movs	r0, #0
 8001bac:	f7ff fc70 	bl	8001490 <lcd_put_cur>
	sprintf(texto, "VALOR ACTUAL: %04lu", get_ldr());
 8001bb0:	f7ff f92c 	bl	8000e0c <get_ldr>
 8001bb4:	4603      	mov	r3, r0
 8001bb6:	461a      	mov	r2, r3
 8001bb8:	4915      	ldr	r1, [pc, #84]	; (8001c10 <init_LdrPrende+0xa8>)
 8001bba:	4814      	ldr	r0, [pc, #80]	; (8001c0c <init_LdrPrende+0xa4>)
 8001bbc:	f006 fdfc 	bl	80087b8 <siprintf>
	lcd_send_string(texto);
 8001bc0:	4812      	ldr	r0, [pc, #72]	; (8001c0c <init_LdrPrende+0xa4>)
 8001bc2:	f7ff fced 	bl	80015a0 <lcd_send_string>
	lcd_put_cur(0, 3);
 8001bc6:	2103      	movs	r1, #3
 8001bc8:	2000      	movs	r0, #0
 8001bca:	f7ff fc61 	bl	8001490 <lcd_put_cur>
	lcd_send_string("VALOR NUEVO: ");
 8001bce:	4811      	ldr	r0, [pc, #68]	; (8001c14 <init_LdrPrende+0xac>)
 8001bd0:	f7ff fce6 	bl	80015a0 <lcd_send_string>
	sprintf(texto, "%c%04lu%c", 0x7F, valorUmbral, 0x7E);
 8001bd4:	4b0b      	ldr	r3, [pc, #44]	; (8001c04 <init_LdrPrende+0x9c>)
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	227e      	movs	r2, #126	; 0x7e
 8001bda:	9200      	str	r2, [sp, #0]
 8001bdc:	227f      	movs	r2, #127	; 0x7f
 8001bde:	490e      	ldr	r1, [pc, #56]	; (8001c18 <init_LdrPrende+0xb0>)
 8001be0:	480a      	ldr	r0, [pc, #40]	; (8001c0c <init_LdrPrende+0xa4>)
 8001be2:	f006 fde9 	bl	80087b8 <siprintf>
	lcd_send_string(texto);
 8001be6:	4809      	ldr	r0, [pc, #36]	; (8001c0c <init_LdrPrende+0xa4>)
 8001be8:	f7ff fcda 	bl	80015a0 <lcd_send_string>
	pantallaUmbral = 0;
 8001bec:	4b0b      	ldr	r3, [pc, #44]	; (8001c1c <init_LdrPrende+0xb4>)
 8001bee:	2200      	movs	r2, #0
 8001bf0:	701a      	strb	r2, [r3, #0]
	timeOut_pantalla = 0;
 8001bf2:	4b0b      	ldr	r3, [pc, #44]	; (8001c20 <init_LdrPrende+0xb8>)
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	801a      	strh	r2, [r3, #0]
} //fin init_LdrPrende()
 8001bf8:	bf00      	nop
 8001bfa:	46bd      	mov	sp, r7
 8001bfc:	bd80      	pop	{r7, pc}
 8001bfe:	bf00      	nop
 8001c00:	08009188 	.word	0x08009188
 8001c04:	20000294 	.word	0x20000294
 8001c08:	080091a0 	.word	0x080091a0
 8001c0c:	20000250 	.word	0x20000250
 8001c10:	080091b8 	.word	0x080091b8
 8001c14:	080091cc 	.word	0x080091cc
 8001c18:	080091dc 	.word	0x080091dc
 8001c1c:	20000292 	.word	0x20000292
 8001c20:	20000282 	.word	0x20000282

08001c24 <init_LdrApaga>:


void init_LdrApaga (void){
 8001c24:	b580      	push	{r7, lr}
 8001c26:	b082      	sub	sp, #8
 8001c28:	af02      	add	r7, sp, #8
	lcd_clear();
 8001c2a:	f7ff fc19 	bl	8001460 <lcd_clear>
	lcd_put_cur(0, 0);
 8001c2e:	2100      	movs	r1, #0
 8001c30:	2000      	movs	r0, #0
 8001c32:	f7ff fc2d 	bl	8001490 <lcd_put_cur>
	lcd_send_string("     UMBRAL DIA     ");
 8001c36:	4821      	ldr	r0, [pc, #132]	; (8001cbc <init_LdrApaga+0x98>)
 8001c38:	f7ff fcb2 	bl	80015a0 <lcd_send_string>
	valorUmbral = get_umbralLDR(1);
 8001c3c:	2001      	movs	r0, #1
 8001c3e:	f7ff f8ef 	bl	8000e20 <get_umbralLDR>
 8001c42:	4603      	mov	r3, r0
 8001c44:	4a1e      	ldr	r2, [pc, #120]	; (8001cc0 <init_LdrApaga+0x9c>)
 8001c46:	6013      	str	r3, [r2, #0]
	lcd_put_cur(0, 1);
 8001c48:	2101      	movs	r1, #1
 8001c4a:	2000      	movs	r0, #0
 8001c4c:	f7ff fc20 	bl	8001490 <lcd_put_cur>
	sprintf(texto, "VALOR GRABADO: %04lu", valorUmbral);
 8001c50:	4b1b      	ldr	r3, [pc, #108]	; (8001cc0 <init_LdrApaga+0x9c>)
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	461a      	mov	r2, r3
 8001c56:	491b      	ldr	r1, [pc, #108]	; (8001cc4 <init_LdrApaga+0xa0>)
 8001c58:	481b      	ldr	r0, [pc, #108]	; (8001cc8 <init_LdrApaga+0xa4>)
 8001c5a:	f006 fdad 	bl	80087b8 <siprintf>
	lcd_send_string(texto);
 8001c5e:	481a      	ldr	r0, [pc, #104]	; (8001cc8 <init_LdrApaga+0xa4>)
 8001c60:	f7ff fc9e 	bl	80015a0 <lcd_send_string>
	lcd_put_cur(0, 2);
 8001c64:	2102      	movs	r1, #2
 8001c66:	2000      	movs	r0, #0
 8001c68:	f7ff fc12 	bl	8001490 <lcd_put_cur>
	sprintf(texto, "VALOR ACTUAL: %04lu", get_ldr());
 8001c6c:	f7ff f8ce 	bl	8000e0c <get_ldr>
 8001c70:	4603      	mov	r3, r0
 8001c72:	461a      	mov	r2, r3
 8001c74:	4915      	ldr	r1, [pc, #84]	; (8001ccc <init_LdrApaga+0xa8>)
 8001c76:	4814      	ldr	r0, [pc, #80]	; (8001cc8 <init_LdrApaga+0xa4>)
 8001c78:	f006 fd9e 	bl	80087b8 <siprintf>
	lcd_send_string(texto);
 8001c7c:	4812      	ldr	r0, [pc, #72]	; (8001cc8 <init_LdrApaga+0xa4>)
 8001c7e:	f7ff fc8f 	bl	80015a0 <lcd_send_string>
	lcd_put_cur(0, 3);
 8001c82:	2103      	movs	r1, #3
 8001c84:	2000      	movs	r0, #0
 8001c86:	f7ff fc03 	bl	8001490 <lcd_put_cur>
	lcd_send_string("VALOR NUEVO: ");
 8001c8a:	4811      	ldr	r0, [pc, #68]	; (8001cd0 <init_LdrApaga+0xac>)
 8001c8c:	f7ff fc88 	bl	80015a0 <lcd_send_string>
	sprintf(texto, "%c%04lu%c", 0x7F, valorUmbral, 0x7E);
 8001c90:	4b0b      	ldr	r3, [pc, #44]	; (8001cc0 <init_LdrApaga+0x9c>)
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	227e      	movs	r2, #126	; 0x7e
 8001c96:	9200      	str	r2, [sp, #0]
 8001c98:	227f      	movs	r2, #127	; 0x7f
 8001c9a:	490e      	ldr	r1, [pc, #56]	; (8001cd4 <init_LdrApaga+0xb0>)
 8001c9c:	480a      	ldr	r0, [pc, #40]	; (8001cc8 <init_LdrApaga+0xa4>)
 8001c9e:	f006 fd8b 	bl	80087b8 <siprintf>
	lcd_send_string(texto);
 8001ca2:	4809      	ldr	r0, [pc, #36]	; (8001cc8 <init_LdrApaga+0xa4>)
 8001ca4:	f7ff fc7c 	bl	80015a0 <lcd_send_string>
	pantallaUmbral = 0;
 8001ca8:	4b0b      	ldr	r3, [pc, #44]	; (8001cd8 <init_LdrApaga+0xb4>)
 8001caa:	2200      	movs	r2, #0
 8001cac:	701a      	strb	r2, [r3, #0]
	timeOut_pantalla = 0;
 8001cae:	4b0b      	ldr	r3, [pc, #44]	; (8001cdc <init_LdrApaga+0xb8>)
 8001cb0:	2200      	movs	r2, #0
 8001cb2:	801a      	strh	r2, [r3, #0]
} //fin init_LdrApaga()
 8001cb4:	bf00      	nop
 8001cb6:	46bd      	mov	sp, r7
 8001cb8:	bd80      	pop	{r7, pc}
 8001cba:	bf00      	nop
 8001cbc:	080091e8 	.word	0x080091e8
 8001cc0:	20000294 	.word	0x20000294
 8001cc4:	080091a0 	.word	0x080091a0
 8001cc8:	20000250 	.word	0x20000250
 8001ccc:	080091b8 	.word	0x080091b8
 8001cd0:	080091cc 	.word	0x080091cc
 8001cd4:	080091dc 	.word	0x080091dc
 8001cd8:	20000292 	.word	0x20000292
 8001cdc:	20000282 	.word	0x20000282

08001ce0 <init_setHora>:


void init_setHora (void){
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	b082      	sub	sp, #8
 8001ce4:	af02      	add	r7, sp, #8
	lcd_clear();
 8001ce6:	f7ff fbbb 	bl	8001460 <lcd_clear>
	lcd_put_cur(0, 0);
 8001cea:	2100      	movs	r1, #0
 8001cec:	2000      	movs	r0, #0
 8001cee:	f7ff fbcf 	bl	8001490 <lcd_put_cur>
	lcd_send_string("AJUSTE HORA Y FECHA:");
 8001cf2:	482c      	ldr	r0, [pc, #176]	; (8001da4 <init_setHora+0xc4>)
 8001cf4:	f7ff fc54 	bl	80015a0 <lcd_send_string>
	update_horaFecha();
 8001cf8:	f7ff fa70 	bl	80011dc <update_horaFecha>
	muestraHora = get_hora();
 8001cfc:	f7ff fa82 	bl	8001204 <get_hora>
 8001d00:	4602      	mov	r2, r0
 8001d02:	4b29      	ldr	r3, [pc, #164]	; (8001da8 <init_setHora+0xc8>)
 8001d04:	4611      	mov	r1, r2
 8001d06:	7019      	strb	r1, [r3, #0]
 8001d08:	f3c2 2107 	ubfx	r1, r2, #8, #8
 8001d0c:	7059      	strb	r1, [r3, #1]
 8001d0e:	f3c2 4207 	ubfx	r2, r2, #16, #8
 8001d12:	709a      	strb	r2, [r3, #2]
	muestraFecha = get_fecha();
 8001d14:	f7ff fa92 	bl	800123c <get_fecha>
 8001d18:	4603      	mov	r3, r0
 8001d1a:	4a24      	ldr	r2, [pc, #144]	; (8001dac <init_setHora+0xcc>)
 8001d1c:	6013      	str	r3, [r2, #0]
	sprintf(texto, "%02d:%02d:%02d", muestraHora.Hours, muestraHora.Minutes, muestraHora.Seconds);
 8001d1e:	4b22      	ldr	r3, [pc, #136]	; (8001da8 <init_setHora+0xc8>)
 8001d20:	781b      	ldrb	r3, [r3, #0]
 8001d22:	461a      	mov	r2, r3
 8001d24:	4b20      	ldr	r3, [pc, #128]	; (8001da8 <init_setHora+0xc8>)
 8001d26:	785b      	ldrb	r3, [r3, #1]
 8001d28:	4619      	mov	r1, r3
 8001d2a:	4b1f      	ldr	r3, [pc, #124]	; (8001da8 <init_setHora+0xc8>)
 8001d2c:	789b      	ldrb	r3, [r3, #2]
 8001d2e:	9300      	str	r3, [sp, #0]
 8001d30:	460b      	mov	r3, r1
 8001d32:	491f      	ldr	r1, [pc, #124]	; (8001db0 <init_setHora+0xd0>)
 8001d34:	481f      	ldr	r0, [pc, #124]	; (8001db4 <init_setHora+0xd4>)
 8001d36:	f006 fd3f 	bl	80087b8 <siprintf>
	lcd_put_cur(0, 2);
 8001d3a:	2102      	movs	r1, #2
 8001d3c:	2000      	movs	r0, #0
 8001d3e:	f7ff fba7 	bl	8001490 <lcd_put_cur>
	lcd_send_string(texto);
 8001d42:	481c      	ldr	r0, [pc, #112]	; (8001db4 <init_setHora+0xd4>)
 8001d44:	f7ff fc2c 	bl	80015a0 <lcd_send_string>
	sprintf(texto, "%02d/%02d/%02d", muestraFecha.Date, muestraFecha.Month, muestraFecha.Year);
 8001d48:	4b18      	ldr	r3, [pc, #96]	; (8001dac <init_setHora+0xcc>)
 8001d4a:	789b      	ldrb	r3, [r3, #2]
 8001d4c:	461a      	mov	r2, r3
 8001d4e:	4b17      	ldr	r3, [pc, #92]	; (8001dac <init_setHora+0xcc>)
 8001d50:	785b      	ldrb	r3, [r3, #1]
 8001d52:	4619      	mov	r1, r3
 8001d54:	4b15      	ldr	r3, [pc, #84]	; (8001dac <init_setHora+0xcc>)
 8001d56:	78db      	ldrb	r3, [r3, #3]
 8001d58:	9300      	str	r3, [sp, #0]
 8001d5a:	460b      	mov	r3, r1
 8001d5c:	4916      	ldr	r1, [pc, #88]	; (8001db8 <init_setHora+0xd8>)
 8001d5e:	4815      	ldr	r0, [pc, #84]	; (8001db4 <init_setHora+0xd4>)
 8001d60:	f006 fd2a 	bl	80087b8 <siprintf>
	lcd_put_cur(12, 2);
 8001d64:	2102      	movs	r1, #2
 8001d66:	200c      	movs	r0, #12
 8001d68:	f7ff fb92 	bl	8001490 <lcd_put_cur>
	lcd_send_string(texto);
 8001d6c:	4811      	ldr	r0, [pc, #68]	; (8001db4 <init_setHora+0xd4>)
 8001d6e:	f7ff fc17 	bl	80015a0 <lcd_send_string>
	lcd_put_cur(9, 3);
 8001d72:	2103      	movs	r1, #3
 8001d74:	2009      	movs	r0, #9
 8001d76:	f7ff fb8b 	bl	8001490 <lcd_put_cur>
	lcd_send_string("OK");
 8001d7a:	4810      	ldr	r0, [pc, #64]	; (8001dbc <init_setHora+0xdc>)
 8001d7c:	f7ff fc10 	bl	80015a0 <lcd_send_string>

	cursor_fechaHora = 0;
 8001d80:	4b0f      	ldr	r3, [pc, #60]	; (8001dc0 <init_setHora+0xe0>)
 8001d82:	2200      	movs	r2, #0
 8001d84:	701a      	strb	r2, [r3, #0]
//	lcd_put_cur(cursor_fechaHora, 1);
//	lcd_send_customChar(3); //arriba
//	lcd_put_cur(cursor_fechaHora, 3);
//	lcd_send_customChar(4); //abajo
	lcd_put_cur(cursor_fechaHora, 2);
 8001d86:	4b0e      	ldr	r3, [pc, #56]	; (8001dc0 <init_setHora+0xe0>)
 8001d88:	781b      	ldrb	r3, [r3, #0]
 8001d8a:	2102      	movs	r1, #2
 8001d8c:	4618      	mov	r0, r3
 8001d8e:	f7ff fb7f 	bl	8001490 <lcd_put_cur>
	lcd_blinkCursOn;
 8001d92:	200d      	movs	r0, #13
 8001d94:	f7ff fafc 	bl	8001390 <lcd_send_cmd>

	pant_horaFecha = PANT_HORA_FECHA;
 8001d98:	4b0a      	ldr	r3, [pc, #40]	; (8001dc4 <init_setHora+0xe4>)
 8001d9a:	2200      	movs	r2, #0
 8001d9c:	701a      	strb	r2, [r3, #0]
} //init_setHora()
 8001d9e:	bf00      	nop
 8001da0:	46bd      	mov	sp, r7
 8001da2:	bd80      	pop	{r7, pc}
 8001da4:	08009200 	.word	0x08009200
 8001da8:	20000298 	.word	0x20000298
 8001dac:	2000029c 	.word	0x2000029c
 8001db0:	08009218 	.word	0x08009218
 8001db4:	20000250 	.word	0x20000250
 8001db8:	08009228 	.word	0x08009228
 8001dbc:	08009238 	.word	0x08009238
 8001dc0:	200002a0 	.word	0x200002a0
 8001dc4:	200002a1 	.word	0x200002a1

08001dc8 <init_debug>:


void init_debug (void){
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	b084      	sub	sp, #16
 8001dcc:	af04      	add	r7, sp, #16
	lcd_clear();
 8001dce:	f7ff fb47 	bl	8001460 <lcd_clear>
	lcd_put_cur(7, 0);
 8001dd2:	2100      	movs	r1, #0
 8001dd4:	2007      	movs	r0, #7
 8001dd6:	f7ff fb5b 	bl	8001490 <lcd_put_cur>
	lcd_send_string("DEBUG");
 8001dda:	4828      	ldr	r0, [pc, #160]	; (8001e7c <init_debug+0xb4>)
 8001ddc:	f7ff fbe0 	bl	80015a0 <lcd_send_string>
	lcd_put_cur(1, 2);
 8001de0:	2102      	movs	r1, #2
 8001de2:	2001      	movs	r0, #1
 8001de4:	f7ff fb54 	bl	8001490 <lcd_put_cur>
	lcd_send_data(0x7F); //<-
 8001de8:	207f      	movs	r0, #127	; 0x7f
 8001dea:	f7ff fb05 	bl	80013f8 <lcd_send_data>
	validaLectura = HAL_I2C_Mem_Read(&hi2c1, 0x50<<1, OFFSET_RESETS, I2C_MEMADD_SIZE_16BIT, &cuentaResets, 1, 100);
 8001dee:	2364      	movs	r3, #100	; 0x64
 8001df0:	9302      	str	r3, [sp, #8]
 8001df2:	2301      	movs	r3, #1
 8001df4:	9301      	str	r3, [sp, #4]
 8001df6:	4b22      	ldr	r3, [pc, #136]	; (8001e80 <init_debug+0xb8>)
 8001df8:	9300      	str	r3, [sp, #0]
 8001dfa:	2310      	movs	r3, #16
 8001dfc:	2203      	movs	r2, #3
 8001dfe:	21a0      	movs	r1, #160	; 0xa0
 8001e00:	4820      	ldr	r0, [pc, #128]	; (8001e84 <init_debug+0xbc>)
 8001e02:	f003 fb37 	bl	8005474 <HAL_I2C_Mem_Read>
 8001e06:	4603      	mov	r3, r0
 8001e08:	461a      	mov	r2, r3
 8001e0a:	4b1f      	ldr	r3, [pc, #124]	; (8001e88 <init_debug+0xc0>)
 8001e0c:	701a      	strb	r2, [r3, #0]
	switch (cursor_debug) {
 8001e0e:	4b1f      	ldr	r3, [pc, #124]	; (8001e8c <init_debug+0xc4>)
 8001e10:	781b      	ldrb	r3, [r3, #0]
 8001e12:	2b03      	cmp	r3, #3
 8001e14:	d828      	bhi.n	8001e68 <init_debug+0xa0>
 8001e16:	a201      	add	r2, pc, #4	; (adr r2, 8001e1c <init_debug+0x54>)
 8001e18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e1c:	08001e2d 	.word	0x08001e2d
 8001e20:	08001e53 	.word	0x08001e53
 8001e24:	08001e5b 	.word	0x08001e5b
 8001e28:	08001e63 	.word	0x08001e63
		case 0:
			if (validaLectura != HAL_OK){
 8001e2c:	4b16      	ldr	r3, [pc, #88]	; (8001e88 <init_debug+0xc0>)
 8001e2e:	781b      	ldrb	r3, [r3, #0]
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d003      	beq.n	8001e3c <init_debug+0x74>
				lcd_send_string("  LOG RESET --  ");
 8001e34:	4816      	ldr	r0, [pc, #88]	; (8001e90 <init_debug+0xc8>)
 8001e36:	f7ff fbb3 	bl	80015a0 <lcd_send_string>
			}else{
				sprintf(texto, "  LOG RESET %02d  ", cuentaResets);
				lcd_send_string(texto);
			}
		break;
 8001e3a:	e016      	b.n	8001e6a <init_debug+0xa2>
				sprintf(texto, "  LOG RESET %02d  ", cuentaResets);
 8001e3c:	4b10      	ldr	r3, [pc, #64]	; (8001e80 <init_debug+0xb8>)
 8001e3e:	781b      	ldrb	r3, [r3, #0]
 8001e40:	461a      	mov	r2, r3
 8001e42:	4914      	ldr	r1, [pc, #80]	; (8001e94 <init_debug+0xcc>)
 8001e44:	4814      	ldr	r0, [pc, #80]	; (8001e98 <init_debug+0xd0>)
 8001e46:	f006 fcb7 	bl	80087b8 <siprintf>
				lcd_send_string(texto);
 8001e4a:	4813      	ldr	r0, [pc, #76]	; (8001e98 <init_debug+0xd0>)
 8001e4c:	f7ff fba8 	bl	80015a0 <lcd_send_string>
		break;
 8001e50:	e00b      	b.n	8001e6a <init_debug+0xa2>
		case 1:
			lcd_send_string("  CLEAR RESETS  ");
 8001e52:	4812      	ldr	r0, [pc, #72]	; (8001e9c <init_debug+0xd4>)
 8001e54:	f7ff fba4 	bl	80015a0 <lcd_send_string>
		break;
 8001e58:	e007      	b.n	8001e6a <init_debug+0xa2>
		case 2:
			lcd_send_string("  REG HORA OFF  ");
 8001e5a:	4811      	ldr	r0, [pc, #68]	; (8001ea0 <init_debug+0xd8>)
 8001e5c:	f7ff fba0 	bl	80015a0 <lcd_send_string>
		break;
 8001e60:	e003      	b.n	8001e6a <init_debug+0xa2>
		case 3:
			lcd_send_string("TIEMPO ENCENDIDO");
 8001e62:	4810      	ldr	r0, [pc, #64]	; (8001ea4 <init_debug+0xdc>)
 8001e64:	f7ff fb9c 	bl	80015a0 <lcd_send_string>
		default:
		break;
 8001e68:	bf00      	nop
	} //fin switch modoLuz
	lcd_send_data(0x7E); //->
 8001e6a:	207e      	movs	r0, #126	; 0x7e
 8001e6c:	f7ff fac4 	bl	80013f8 <lcd_send_data>
	pantDebug = PANT_DEBUG;
 8001e70:	4b0d      	ldr	r3, [pc, #52]	; (8001ea8 <init_debug+0xe0>)
 8001e72:	2200      	movs	r2, #0
 8001e74:	701a      	strb	r2, [r3, #0]
} //fin init_debug()
 8001e76:	bf00      	nop
 8001e78:	46bd      	mov	sp, r7
 8001e7a:	bd80      	pop	{r7, pc}
 8001e7c:	08009164 	.word	0x08009164
 8001e80:	200002a4 	.word	0x200002a4
 8001e84:	200001e0 	.word	0x200001e0
 8001e88:	200002a6 	.word	0x200002a6
 8001e8c:	200002a3 	.word	0x200002a3
 8001e90:	0800923c 	.word	0x0800923c
 8001e94:	08009250 	.word	0x08009250
 8001e98:	20000250 	.word	0x20000250
 8001e9c:	08009264 	.word	0x08009264
 8001ea0:	08009278 	.word	0x08009278
 8001ea4:	0800928c 	.word	0x0800928c
 8001ea8:	200002a5 	.word	0x200002a5

08001eac <acc_Info>:

/////////////////////////////////////////
//            ACCIONES                 //
/////////////////////////////////////////

void acc_Info (void){
 8001eac:	b590      	push	{r4, r7, lr}
 8001eae:	b083      	sub	sp, #12
 8001eb0:	af00      	add	r7, sp, #0

	if (flag_infoDHT != 0){
 8001eb2:	4b53      	ldr	r3, [pc, #332]	; (8002000 <acc_Info+0x154>)
 8001eb4:	781b      	ldrb	r3, [r3, #0]
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d06c      	beq.n	8001f94 <acc_Info+0xe8>
		sensorDHT = get_datosDHT();
 8001eba:	4c52      	ldr	r4, [pc, #328]	; (8002004 <acc_Info+0x158>)
 8001ebc:	463b      	mov	r3, r7
 8001ebe:	4618      	mov	r0, r3
 8001ec0:	f7fe ff7c 	bl	8000dbc <get_datosDHT>
 8001ec4:	4622      	mov	r2, r4
 8001ec6:	463b      	mov	r3, r7
 8001ec8:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001ecc:	e882 0003 	stmia.w	r2, {r0, r1}
		temperatura = sensorDHT.temp;
 8001ed0:	4b4c      	ldr	r3, [pc, #304]	; (8002004 <acc_Info+0x158>)
 8001ed2:	685b      	ldr	r3, [r3, #4]
 8001ed4:	4618      	mov	r0, r3
 8001ed6:	f7fe fafb 	bl	80004d0 <__aeabi_f2iz>
 8001eda:	4603      	mov	r3, r0
 8001edc:	b25a      	sxtb	r2, r3
 8001ede:	4b4a      	ldr	r3, [pc, #296]	; (8002008 <acc_Info+0x15c>)
 8001ee0:	701a      	strb	r2, [r3, #0]
		humedad = sensorDHT.hum;
 8001ee2:	4b48      	ldr	r3, [pc, #288]	; (8002004 <acc_Info+0x158>)
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	4618      	mov	r0, r3
 8001ee8:	f7fe faf2 	bl	80004d0 <__aeabi_f2iz>
 8001eec:	4603      	mov	r3, r0
 8001eee:	b25a      	sxtb	r2, r3
 8001ef0:	4b46      	ldr	r3, [pc, #280]	; (800200c <acc_Info+0x160>)
 8001ef2:	701a      	strb	r2, [r3, #0]
//		temperatura = 27;
//		humedad = 75;

		lcd_put_cur(6, 0);
 8001ef4:	2100      	movs	r1, #0
 8001ef6:	2006      	movs	r0, #6
 8001ef8:	f7ff faca 	bl	8001490 <lcd_put_cur>
		sprintf(texto, "%02d  ", temperatura);
 8001efc:	4b42      	ldr	r3, [pc, #264]	; (8002008 <acc_Info+0x15c>)
 8001efe:	f993 3000 	ldrsb.w	r3, [r3]
 8001f02:	461a      	mov	r2, r3
 8001f04:	4942      	ldr	r1, [pc, #264]	; (8002010 <acc_Info+0x164>)
 8001f06:	4843      	ldr	r0, [pc, #268]	; (8002014 <acc_Info+0x168>)
 8001f08:	f006 fc56 	bl	80087b8 <siprintf>
		lcd_send_string(texto);
 8001f0c:	4841      	ldr	r0, [pc, #260]	; (8002014 <acc_Info+0x168>)
 8001f0e:	f7ff fb47 	bl	80015a0 <lcd_send_string>
		lcd_put_cur(8, 0);
 8001f12:	2100      	movs	r1, #0
 8001f14:	2008      	movs	r0, #8
 8001f16:	f7ff fabb 	bl	8001490 <lcd_put_cur>
		lcd_send_customChar(2); //grados
 8001f1a:	2002      	movs	r0, #2
 8001f1c:	f7ff fa6c 	bl	80013f8 <lcd_send_data>
		lcd_put_cur(9, 0);
 8001f20:	2100      	movs	r1, #0
 8001f22:	2009      	movs	r0, #9
 8001f24:	f7ff fab4 	bl	8001490 <lcd_put_cur>
		lcd_send_string("C");
 8001f28:	483b      	ldr	r0, [pc, #236]	; (8002018 <acc_Info+0x16c>)
 8001f2a:	f7ff fb39 	bl	80015a0 <lcd_send_string>

		lcd_put_cur(9, 1);
 8001f2e:	2101      	movs	r1, #1
 8001f30:	2009      	movs	r0, #9
 8001f32:	f7ff faad 	bl	8001490 <lcd_put_cur>
		sprintf(texto, "%02d%%  ", humedad);
 8001f36:	4b35      	ldr	r3, [pc, #212]	; (800200c <acc_Info+0x160>)
 8001f38:	f993 3000 	ldrsb.w	r3, [r3]
 8001f3c:	461a      	mov	r2, r3
 8001f3e:	4937      	ldr	r1, [pc, #220]	; (800201c <acc_Info+0x170>)
 8001f40:	4834      	ldr	r0, [pc, #208]	; (8002014 <acc_Info+0x168>)
 8001f42:	f006 fc39 	bl	80087b8 <siprintf>
		lcd_send_string(texto);
 8001f46:	4833      	ldr	r0, [pc, #204]	; (8002014 <acc_Info+0x168>)
 8001f48:	f7ff fb2a 	bl	80015a0 <lcd_send_string>

		lcd_put_cur(5, 2);
 8001f4c:	2102      	movs	r1, #2
 8001f4e:	2005      	movs	r0, #5
 8001f50:	f7ff fa9e 	bl	8001490 <lcd_put_cur>
		lcd_send_string( (getStat_rele() != 0) ? "APAGADA " : "PRENDIDA");
 8001f54:	f7ff f8aa 	bl	80010ac <getStat_rele>
 8001f58:	4603      	mov	r3, r0
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d001      	beq.n	8001f62 <acc_Info+0xb6>
 8001f5e:	4b30      	ldr	r3, [pc, #192]	; (8002020 <acc_Info+0x174>)
 8001f60:	e000      	b.n	8001f64 <acc_Info+0xb8>
 8001f62:	4b30      	ldr	r3, [pc, #192]	; (8002024 <acc_Info+0x178>)
 8001f64:	4618      	mov	r0, r3
 8001f66:	f7ff fb1b 	bl	80015a0 <lcd_send_string>
		lcd_put_cur(0, 3);
 8001f6a:	2103      	movs	r1, #3
 8001f6c:	2000      	movs	r0, #0
 8001f6e:	f7ff fa8f 	bl	8001490 <lcd_put_cur>
		lcd_send_string((get_modoLuz() != 0) ? "AUTOMATICO" : "MANUAL    ");
 8001f72:	f7fe ffab 	bl	8000ecc <get_modoLuz>
 8001f76:	4603      	mov	r3, r0
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d001      	beq.n	8001f80 <acc_Info+0xd4>
 8001f7c:	4b2a      	ldr	r3, [pc, #168]	; (8002028 <acc_Info+0x17c>)
 8001f7e:	e000      	b.n	8001f82 <acc_Info+0xd6>
 8001f80:	4b2a      	ldr	r3, [pc, #168]	; (800202c <acc_Info+0x180>)
 8001f82:	4618      	mov	r0, r3
 8001f84:	f7ff fb0c 	bl	80015a0 <lcd_send_string>

		flag_infoDHT = 0;
 8001f88:	4b1d      	ldr	r3, [pc, #116]	; (8002000 <acc_Info+0x154>)
 8001f8a:	2200      	movs	r2, #0
 8001f8c:	701a      	strb	r2, [r3, #0]
		flag_infoModo = 0;
 8001f8e:	4b28      	ldr	r3, [pc, #160]	; (8002030 <acc_Info+0x184>)
 8001f90:	2200      	movs	r2, #0
 8001f92:	701a      	strb	r2, [r3, #0]
	} //fin if flag_infoDHT

	if (flag_infoModo != 0){
 8001f94:	4b26      	ldr	r3, [pc, #152]	; (8002030 <acc_Info+0x184>)
 8001f96:	781b      	ldrb	r3, [r3, #0]
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d020      	beq.n	8001fde <acc_Info+0x132>
		lcd_put_cur(5, 2);
 8001f9c:	2102      	movs	r1, #2
 8001f9e:	2005      	movs	r0, #5
 8001fa0:	f7ff fa76 	bl	8001490 <lcd_put_cur>
		lcd_send_string( (getStat_rele() != 0) ? "APAGADA " : "PRENDIDA");
 8001fa4:	f7ff f882 	bl	80010ac <getStat_rele>
 8001fa8:	4603      	mov	r3, r0
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d001      	beq.n	8001fb2 <acc_Info+0x106>
 8001fae:	4b1c      	ldr	r3, [pc, #112]	; (8002020 <acc_Info+0x174>)
 8001fb0:	e000      	b.n	8001fb4 <acc_Info+0x108>
 8001fb2:	4b1c      	ldr	r3, [pc, #112]	; (8002024 <acc_Info+0x178>)
 8001fb4:	4618      	mov	r0, r3
 8001fb6:	f7ff faf3 	bl	80015a0 <lcd_send_string>
		lcd_put_cur(0, 3);
 8001fba:	2103      	movs	r1, #3
 8001fbc:	2000      	movs	r0, #0
 8001fbe:	f7ff fa67 	bl	8001490 <lcd_put_cur>
		lcd_send_string((get_modoLuz() != 0) ? "AUTOMATICO" : "MANUAL    ");
 8001fc2:	f7fe ff83 	bl	8000ecc <get_modoLuz>
 8001fc6:	4603      	mov	r3, r0
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d001      	beq.n	8001fd0 <acc_Info+0x124>
 8001fcc:	4b16      	ldr	r3, [pc, #88]	; (8002028 <acc_Info+0x17c>)
 8001fce:	e000      	b.n	8001fd2 <acc_Info+0x126>
 8001fd0:	4b16      	ldr	r3, [pc, #88]	; (800202c <acc_Info+0x180>)
 8001fd2:	4618      	mov	r0, r3
 8001fd4:	f7ff fae4 	bl	80015a0 <lcd_send_string>

		flag_infoModo = 0;
 8001fd8:	4b15      	ldr	r3, [pc, #84]	; (8002030 <acc_Info+0x184>)
 8001fda:	2200      	movs	r2, #0
 8001fdc:	701a      	strb	r2, [r3, #0]
	}

	if (getStatBoton(IN_OK) == FALL){
 8001fde:	2003      	movs	r0, #3
 8001fe0:	f7fe fcf2 	bl	80009c8 <getStatBoton>
 8001fe4:	4603      	mov	r3, r0
 8001fe6:	2b02      	cmp	r3, #2
 8001fe8:	d106      	bne.n	8001ff8 <acc_Info+0x14c>
		menuActual = &menu[MENU_SELECCION];
 8001fea:	4b12      	ldr	r3, [pc, #72]	; (8002034 <acc_Info+0x188>)
 8001fec:	4a12      	ldr	r2, [pc, #72]	; (8002038 <acc_Info+0x18c>)
 8001fee:	601a      	str	r2, [r3, #0]
		menuActual->inicia_menu();
 8001ff0:	4b10      	ldr	r3, [pc, #64]	; (8002034 <acc_Info+0x188>)
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	689b      	ldr	r3, [r3, #8]
 8001ff6:	4798      	blx	r3
	} //fin if IN_OK
} //fin acc_Info()
 8001ff8:	bf00      	nop
 8001ffa:	370c      	adds	r7, #12
 8001ffc:	46bd      	mov	sp, r7
 8001ffe:	bd90      	pop	{r4, r7, pc}
 8002000:	2000028e 	.word	0x2000028e
 8002004:	20000284 	.word	0x20000284
 8002008:	2000028c 	.word	0x2000028c
 800200c:	2000028d 	.word	0x2000028d
 8002010:	080092a0 	.word	0x080092a0
 8002014:	20000250 	.word	0x20000250
 8002018:	080092a8 	.word	0x080092a8
 800201c:	080092ac 	.word	0x080092ac
 8002020:	080092b8 	.word	0x080092b8
 8002024:	08009104 	.word	0x08009104
 8002028:	08009110 	.word	0x08009110
 800202c:	080092c4 	.word	0x080092c4
 8002030:	2000028f 	.word	0x2000028f
 8002034:	2000024c 	.word	0x2000024c
 8002038:	20000060 	.word	0x20000060

0800203c <acc_Seleccion>:


void acc_Seleccion (void){
 800203c:	b580      	push	{r7, lr}
 800203e:	af00      	add	r7, sp, #0

	if (getStatBoton(IN_BACK) == FALL){
 8002040:	2002      	movs	r0, #2
 8002042:	f7fe fcc1 	bl	80009c8 <getStatBoton>
 8002046:	4603      	mov	r3, r0
 8002048:	2b02      	cmp	r3, #2
 800204a:	d106      	bne.n	800205a <acc_Seleccion+0x1e>
		menuActual = &menu[MENU_INFO];
 800204c:	4b5b      	ldr	r3, [pc, #364]	; (80021bc <acc_Seleccion+0x180>)
 800204e:	4a5c      	ldr	r2, [pc, #368]	; (80021c0 <acc_Seleccion+0x184>)
 8002050:	601a      	str	r2, [r3, #0]
		menuActual->inicia_menu();
 8002052:	4b5a      	ldr	r3, [pc, #360]	; (80021bc <acc_Seleccion+0x180>)
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	689b      	ldr	r3, [r3, #8]
 8002058:	4798      	blx	r3
	} //fin if IN_BACK

	if (getStatBoton(IN_LEFT) == FALL){
 800205a:	2000      	movs	r0, #0
 800205c:	f7fe fcb4 	bl	80009c8 <getStatBoton>
 8002060:	4603      	mov	r3, r0
 8002062:	2b02      	cmp	r3, #2
 8002064:	d136      	bne.n	80020d4 <acc_Seleccion+0x98>
		cursor--;
 8002066:	4b57      	ldr	r3, [pc, #348]	; (80021c4 <acc_Seleccion+0x188>)
 8002068:	781b      	ldrb	r3, [r3, #0]
 800206a:	3b01      	subs	r3, #1
 800206c:	b2da      	uxtb	r2, r3
 800206e:	4b55      	ldr	r3, [pc, #340]	; (80021c4 <acc_Seleccion+0x188>)
 8002070:	701a      	strb	r2, [r3, #0]
		if (cursor > 4) cursor = 4;
 8002072:	4b54      	ldr	r3, [pc, #336]	; (80021c4 <acc_Seleccion+0x188>)
 8002074:	781b      	ldrb	r3, [r3, #0]
 8002076:	2b04      	cmp	r3, #4
 8002078:	d902      	bls.n	8002080 <acc_Seleccion+0x44>
 800207a:	4b52      	ldr	r3, [pc, #328]	; (80021c4 <acc_Seleccion+0x188>)
 800207c:	2204      	movs	r2, #4
 800207e:	701a      	strb	r2, [r3, #0]

		lcd_put_cur(3, 2);
 8002080:	2102      	movs	r1, #2
 8002082:	2003      	movs	r0, #3
 8002084:	f7ff fa04 	bl	8001490 <lcd_put_cur>
		switch (cursor){
 8002088:	4b4e      	ldr	r3, [pc, #312]	; (80021c4 <acc_Seleccion+0x188>)
 800208a:	781b      	ldrb	r3, [r3, #0]
 800208c:	2b04      	cmp	r3, #4
 800208e:	d823      	bhi.n	80020d8 <acc_Seleccion+0x9c>
 8002090:	a201      	add	r2, pc, #4	; (adr r2, 8002098 <acc_Seleccion+0x5c>)
 8002092:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002096:	bf00      	nop
 8002098:	080020ad 	.word	0x080020ad
 800209c:	080020b5 	.word	0x080020b5
 80020a0:	080020bd 	.word	0x080020bd
 80020a4:	080020c5 	.word	0x080020c5
 80020a8:	080020cd 	.word	0x080020cd
			case 0:
				lcd_send_string(" MODO DE LUZ  ");
 80020ac:	4846      	ldr	r0, [pc, #280]	; (80021c8 <acc_Seleccion+0x18c>)
 80020ae:	f7ff fa77 	bl	80015a0 <lcd_send_string>
			break;
 80020b2:	e012      	b.n	80020da <acc_Seleccion+0x9e>
			case 1:
				lcd_send_string("  UMBRAL DIA  ");
 80020b4:	4845      	ldr	r0, [pc, #276]	; (80021cc <acc_Seleccion+0x190>)
 80020b6:	f7ff fa73 	bl	80015a0 <lcd_send_string>
			break;
 80020ba:	e00e      	b.n	80020da <acc_Seleccion+0x9e>
			case 2:
				lcd_send_string(" UMBRAL NOCHE ");
 80020bc:	4844      	ldr	r0, [pc, #272]	; (80021d0 <acc_Seleccion+0x194>)
 80020be:	f7ff fa6f 	bl	80015a0 <lcd_send_string>
			break;
 80020c2:	e00a      	b.n	80020da <acc_Seleccion+0x9e>
			case 3:
				lcd_send_string(" HORA Y FECHA ");
 80020c4:	4843      	ldr	r0, [pc, #268]	; (80021d4 <acc_Seleccion+0x198>)
 80020c6:	f7ff fa6b 	bl	80015a0 <lcd_send_string>
			break;
 80020ca:	e006      	b.n	80020da <acc_Seleccion+0x9e>
			case 4:
				lcd_send_string("    DEBUG     ");
 80020cc:	4842      	ldr	r0, [pc, #264]	; (80021d8 <acc_Seleccion+0x19c>)
 80020ce:	f7ff fa67 	bl	80015a0 <lcd_send_string>
			break;
 80020d2:	e002      	b.n	80020da <acc_Seleccion+0x9e>
			default:
			break;
		} //fin switch cursor
	} //fin if IN_LEFT
 80020d4:	bf00      	nop
 80020d6:	e000      	b.n	80020da <acc_Seleccion+0x9e>
			break;
 80020d8:	bf00      	nop

	if (getStatBoton(IN_RIGHT) == FALL){
 80020da:	2001      	movs	r0, #1
 80020dc:	f7fe fc74 	bl	80009c8 <getStatBoton>
 80020e0:	4603      	mov	r3, r0
 80020e2:	2b02      	cmp	r3, #2
 80020e4:	d136      	bne.n	8002154 <acc_Seleccion+0x118>
		cursor++;
 80020e6:	4b37      	ldr	r3, [pc, #220]	; (80021c4 <acc_Seleccion+0x188>)
 80020e8:	781b      	ldrb	r3, [r3, #0]
 80020ea:	3301      	adds	r3, #1
 80020ec:	b2da      	uxtb	r2, r3
 80020ee:	4b35      	ldr	r3, [pc, #212]	; (80021c4 <acc_Seleccion+0x188>)
 80020f0:	701a      	strb	r2, [r3, #0]
		if (cursor > 4) cursor = 0;
 80020f2:	4b34      	ldr	r3, [pc, #208]	; (80021c4 <acc_Seleccion+0x188>)
 80020f4:	781b      	ldrb	r3, [r3, #0]
 80020f6:	2b04      	cmp	r3, #4
 80020f8:	d902      	bls.n	8002100 <acc_Seleccion+0xc4>
 80020fa:	4b32      	ldr	r3, [pc, #200]	; (80021c4 <acc_Seleccion+0x188>)
 80020fc:	2200      	movs	r2, #0
 80020fe:	701a      	strb	r2, [r3, #0]

		lcd_put_cur(3, 2);
 8002100:	2102      	movs	r1, #2
 8002102:	2003      	movs	r0, #3
 8002104:	f7ff f9c4 	bl	8001490 <lcd_put_cur>
		switch (cursor){
 8002108:	4b2e      	ldr	r3, [pc, #184]	; (80021c4 <acc_Seleccion+0x188>)
 800210a:	781b      	ldrb	r3, [r3, #0]
 800210c:	2b04      	cmp	r3, #4
 800210e:	d823      	bhi.n	8002158 <acc_Seleccion+0x11c>
 8002110:	a201      	add	r2, pc, #4	; (adr r2, 8002118 <acc_Seleccion+0xdc>)
 8002112:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002116:	bf00      	nop
 8002118:	0800212d 	.word	0x0800212d
 800211c:	08002135 	.word	0x08002135
 8002120:	0800213d 	.word	0x0800213d
 8002124:	08002145 	.word	0x08002145
 8002128:	0800214d 	.word	0x0800214d
			case 0:
				lcd_send_string(" MODO DE LUZ  ");
 800212c:	4826      	ldr	r0, [pc, #152]	; (80021c8 <acc_Seleccion+0x18c>)
 800212e:	f7ff fa37 	bl	80015a0 <lcd_send_string>
			break;
 8002132:	e012      	b.n	800215a <acc_Seleccion+0x11e>
			case 1:
				lcd_send_string("  UMBRAL DIA  ");
 8002134:	4825      	ldr	r0, [pc, #148]	; (80021cc <acc_Seleccion+0x190>)
 8002136:	f7ff fa33 	bl	80015a0 <lcd_send_string>
			break;
 800213a:	e00e      	b.n	800215a <acc_Seleccion+0x11e>
			case 2:
				lcd_send_string(" UMBRAL NOCHE ");
 800213c:	4824      	ldr	r0, [pc, #144]	; (80021d0 <acc_Seleccion+0x194>)
 800213e:	f7ff fa2f 	bl	80015a0 <lcd_send_string>
			break;
 8002142:	e00a      	b.n	800215a <acc_Seleccion+0x11e>
			case 3:
				lcd_send_string(" HORA Y FECHA ");
 8002144:	4823      	ldr	r0, [pc, #140]	; (80021d4 <acc_Seleccion+0x198>)
 8002146:	f7ff fa2b 	bl	80015a0 <lcd_send_string>
			break;
 800214a:	e006      	b.n	800215a <acc_Seleccion+0x11e>
			case 4:
				lcd_send_string("    DEBUG     ");
 800214c:	4822      	ldr	r0, [pc, #136]	; (80021d8 <acc_Seleccion+0x19c>)
 800214e:	f7ff fa27 	bl	80015a0 <lcd_send_string>
			break;
 8002152:	e002      	b.n	800215a <acc_Seleccion+0x11e>
			default:
			break;
		} //fin switch cursor
	} //fin if IN_RIGHT
 8002154:	bf00      	nop
 8002156:	e000      	b.n	800215a <acc_Seleccion+0x11e>
			break;
 8002158:	bf00      	nop

	if (getStatBoton(IN_OK) == FALL){
 800215a:	2003      	movs	r0, #3
 800215c:	f7fe fc34 	bl	80009c8 <getStatBoton>
 8002160:	4603      	mov	r3, r0
 8002162:	2b02      	cmp	r3, #2
 8002164:	d128      	bne.n	80021b8 <acc_Seleccion+0x17c>
		switch (cursor){
 8002166:	4b17      	ldr	r3, [pc, #92]	; (80021c4 <acc_Seleccion+0x188>)
 8002168:	781b      	ldrb	r3, [r3, #0]
 800216a:	2b04      	cmp	r3, #4
 800216c:	d81f      	bhi.n	80021ae <acc_Seleccion+0x172>
 800216e:	a201      	add	r2, pc, #4	; (adr r2, 8002174 <acc_Seleccion+0x138>)
 8002170:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002174:	08002189 	.word	0x08002189
 8002178:	08002191 	.word	0x08002191
 800217c:	08002199 	.word	0x08002199
 8002180:	080021a1 	.word	0x080021a1
 8002184:	080021a9 	.word	0x080021a9
			case 0:
				menuActual = &menu[MENU_MODO_LUZ];
 8002188:	4b0c      	ldr	r3, [pc, #48]	; (80021bc <acc_Seleccion+0x180>)
 800218a:	4a14      	ldr	r2, [pc, #80]	; (80021dc <acc_Seleccion+0x1a0>)
 800218c:	601a      	str	r2, [r3, #0]
			break;
 800218e:	e00f      	b.n	80021b0 <acc_Seleccion+0x174>
			case 1:
				menuActual = &menu[MENU_LDR_APAGA];
 8002190:	4b0a      	ldr	r3, [pc, #40]	; (80021bc <acc_Seleccion+0x180>)
 8002192:	4a13      	ldr	r2, [pc, #76]	; (80021e0 <acc_Seleccion+0x1a4>)
 8002194:	601a      	str	r2, [r3, #0]
			break;
 8002196:	e00b      	b.n	80021b0 <acc_Seleccion+0x174>
			case 2:
				menuActual = &menu[MENU_LDR_PRENDE];
 8002198:	4b08      	ldr	r3, [pc, #32]	; (80021bc <acc_Seleccion+0x180>)
 800219a:	4a12      	ldr	r2, [pc, #72]	; (80021e4 <acc_Seleccion+0x1a8>)
 800219c:	601a      	str	r2, [r3, #0]
			break;
 800219e:	e007      	b.n	80021b0 <acc_Seleccion+0x174>
			case 3:
				menuActual = &menu[MENU_SET_HORA];
 80021a0:	4b06      	ldr	r3, [pc, #24]	; (80021bc <acc_Seleccion+0x180>)
 80021a2:	4a11      	ldr	r2, [pc, #68]	; (80021e8 <acc_Seleccion+0x1ac>)
 80021a4:	601a      	str	r2, [r3, #0]
			break;
 80021a6:	e003      	b.n	80021b0 <acc_Seleccion+0x174>
			case 4:
				menuActual = &menu[MENU_DEBUG];
 80021a8:	4b04      	ldr	r3, [pc, #16]	; (80021bc <acc_Seleccion+0x180>)
 80021aa:	4a10      	ldr	r2, [pc, #64]	; (80021ec <acc_Seleccion+0x1b0>)
 80021ac:	601a      	str	r2, [r3, #0]
			default:
			break;
 80021ae:	bf00      	nop
		} //fin switch cursor
		menuActual->inicia_menu();
 80021b0:	4b02      	ldr	r3, [pc, #8]	; (80021bc <acc_Seleccion+0x180>)
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	689b      	ldr	r3, [r3, #8]
 80021b6:	4798      	blx	r3
	} //fin if IN_OK

} //fin acc_Seleccion()
 80021b8:	bf00      	nop
 80021ba:	bd80      	pop	{r7, pc}
 80021bc:	2000024c 	.word	0x2000024c
 80021c0:	20000050 	.word	0x20000050
 80021c4:	20000290 	.word	0x20000290
 80021c8:	080092d0 	.word	0x080092d0
 80021cc:	080092e0 	.word	0x080092e0
 80021d0:	080092f0 	.word	0x080092f0
 80021d4:	08009300 	.word	0x08009300
 80021d8:	08009310 	.word	0x08009310
 80021dc:	20000070 	.word	0x20000070
 80021e0:	20000090 	.word	0x20000090
 80021e4:	20000080 	.word	0x20000080
 80021e8:	200000a0 	.word	0x200000a0
 80021ec:	200000b0 	.word	0x200000b0

080021f0 <acc_ModoLuz>:


void acc_ModoLuz (void){
 80021f0:	b580      	push	{r7, lr}
 80021f2:	af00      	add	r7, sp, #0
	if (getStatBoton(IN_BACK) == FALL){
 80021f4:	2002      	movs	r0, #2
 80021f6:	f7fe fbe7 	bl	80009c8 <getStatBoton>
 80021fa:	4603      	mov	r3, r0
 80021fc:	2b02      	cmp	r3, #2
 80021fe:	d106      	bne.n	800220e <acc_ModoLuz+0x1e>
		menuActual = &menu[MENU_SELECCION];
 8002200:	4b32      	ldr	r3, [pc, #200]	; (80022cc <acc_ModoLuz+0xdc>)
 8002202:	4a33      	ldr	r2, [pc, #204]	; (80022d0 <acc_ModoLuz+0xe0>)
 8002204:	601a      	str	r2, [r3, #0]
		menuActual->inicia_menu();
 8002206:	4b31      	ldr	r3, [pc, #196]	; (80022cc <acc_ModoLuz+0xdc>)
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	689b      	ldr	r3, [r3, #8]
 800220c:	4798      	blx	r3
	} //fin if IN_BACK

	if (getStatBoton(IN_LEFT) == FALL){
 800220e:	2000      	movs	r0, #0
 8002210:	f7fe fbda 	bl	80009c8 <getStatBoton>
 8002214:	4603      	mov	r3, r0
 8002216:	2b02      	cmp	r3, #2
 8002218:	d11d      	bne.n	8002256 <acc_ModoLuz+0x66>
		if (modoLuz != 0){
 800221a:	4b2e      	ldr	r3, [pc, #184]	; (80022d4 <acc_ModoLuz+0xe4>)
 800221c:	781b      	ldrb	r3, [r3, #0]
 800221e:	2b00      	cmp	r3, #0
 8002220:	d003      	beq.n	800222a <acc_ModoLuz+0x3a>
			modoLuz = 0;
 8002222:	4b2c      	ldr	r3, [pc, #176]	; (80022d4 <acc_ModoLuz+0xe4>)
 8002224:	2200      	movs	r2, #0
 8002226:	701a      	strb	r2, [r3, #0]
 8002228:	e002      	b.n	8002230 <acc_ModoLuz+0x40>
		}else{
			modoLuz = 1;
 800222a:	4b2a      	ldr	r3, [pc, #168]	; (80022d4 <acc_ModoLuz+0xe4>)
 800222c:	2201      	movs	r2, #1
 800222e:	701a      	strb	r2, [r3, #0]
		}

		lcd_put_cur(9, 2);
 8002230:	2102      	movs	r1, #2
 8002232:	2009      	movs	r0, #9
 8002234:	f7ff f92c 	bl	8001490 <lcd_put_cur>
		switch (modoLuz) {
 8002238:	4b26      	ldr	r3, [pc, #152]	; (80022d4 <acc_ModoLuz+0xe4>)
 800223a:	781b      	ldrb	r3, [r3, #0]
 800223c:	2b00      	cmp	r3, #0
 800223e:	d002      	beq.n	8002246 <acc_ModoLuz+0x56>
 8002240:	2b01      	cmp	r3, #1
 8002242:	d004      	beq.n	800224e <acc_ModoLuz+0x5e>
			break;
			case 1:
				lcd_send_string("ON ");
			break;
			default:
			break;
 8002244:	e008      	b.n	8002258 <acc_ModoLuz+0x68>
				lcd_send_string("OFF");
 8002246:	4824      	ldr	r0, [pc, #144]	; (80022d8 <acc_ModoLuz+0xe8>)
 8002248:	f7ff f9aa 	bl	80015a0 <lcd_send_string>
			break;
 800224c:	e004      	b.n	8002258 <acc_ModoLuz+0x68>
				lcd_send_string("ON ");
 800224e:	4823      	ldr	r0, [pc, #140]	; (80022dc <acc_ModoLuz+0xec>)
 8002250:	f7ff f9a6 	bl	80015a0 <lcd_send_string>
			break;
 8002254:	e000      	b.n	8002258 <acc_ModoLuz+0x68>
		} //fin switch modoLuz
	} //fin if IN_LEFT
 8002256:	bf00      	nop

	if (getStatBoton(IN_RIGHT) == FALL){
 8002258:	2001      	movs	r0, #1
 800225a:	f7fe fbb5 	bl	80009c8 <getStatBoton>
 800225e:	4603      	mov	r3, r0
 8002260:	2b02      	cmp	r3, #2
 8002262:	d11d      	bne.n	80022a0 <acc_ModoLuz+0xb0>
		if (modoLuz != 0){
 8002264:	4b1b      	ldr	r3, [pc, #108]	; (80022d4 <acc_ModoLuz+0xe4>)
 8002266:	781b      	ldrb	r3, [r3, #0]
 8002268:	2b00      	cmp	r3, #0
 800226a:	d003      	beq.n	8002274 <acc_ModoLuz+0x84>
			modoLuz = 0;
 800226c:	4b19      	ldr	r3, [pc, #100]	; (80022d4 <acc_ModoLuz+0xe4>)
 800226e:	2200      	movs	r2, #0
 8002270:	701a      	strb	r2, [r3, #0]
 8002272:	e002      	b.n	800227a <acc_ModoLuz+0x8a>
		}else{
			modoLuz = 1;
 8002274:	4b17      	ldr	r3, [pc, #92]	; (80022d4 <acc_ModoLuz+0xe4>)
 8002276:	2201      	movs	r2, #1
 8002278:	701a      	strb	r2, [r3, #0]
		}

		lcd_put_cur(9, 2);
 800227a:	2102      	movs	r1, #2
 800227c:	2009      	movs	r0, #9
 800227e:	f7ff f907 	bl	8001490 <lcd_put_cur>
		switch (modoLuz) {
 8002282:	4b14      	ldr	r3, [pc, #80]	; (80022d4 <acc_ModoLuz+0xe4>)
 8002284:	781b      	ldrb	r3, [r3, #0]
 8002286:	2b00      	cmp	r3, #0
 8002288:	d002      	beq.n	8002290 <acc_ModoLuz+0xa0>
 800228a:	2b01      	cmp	r3, #1
 800228c:	d004      	beq.n	8002298 <acc_ModoLuz+0xa8>
			break;
			case 1:
				lcd_send_string("ON ");
			break;
			default:
			break;
 800228e:	e008      	b.n	80022a2 <acc_ModoLuz+0xb2>
				lcd_send_string("OFF");
 8002290:	4811      	ldr	r0, [pc, #68]	; (80022d8 <acc_ModoLuz+0xe8>)
 8002292:	f7ff f985 	bl	80015a0 <lcd_send_string>
			break;
 8002296:	e004      	b.n	80022a2 <acc_ModoLuz+0xb2>
				lcd_send_string("ON ");
 8002298:	4810      	ldr	r0, [pc, #64]	; (80022dc <acc_ModoLuz+0xec>)
 800229a:	f7ff f981 	bl	80015a0 <lcd_send_string>
			break;
 800229e:	e000      	b.n	80022a2 <acc_ModoLuz+0xb2>
		} //fin switch modoLuz
	} //fin if IN_RIGHT
 80022a0:	bf00      	nop

	if (getStatBoton(IN_OK) == FALL){
 80022a2:	2003      	movs	r0, #3
 80022a4:	f7fe fb90 	bl	80009c8 <getStatBoton>
 80022a8:	4603      	mov	r3, r0
 80022aa:	2b02      	cmp	r3, #2
 80022ac:	d10b      	bne.n	80022c6 <acc_ModoLuz+0xd6>
//		if (modoLuz != 0){
//			setOutput(OUT_MODO, 0); //logica negativa
//		}else{
//			setOutput(OUT_MODO, 1); //logica negativa
//		}
		set_modoLuz(modoLuz);
 80022ae:	4b09      	ldr	r3, [pc, #36]	; (80022d4 <acc_ModoLuz+0xe4>)
 80022b0:	781b      	ldrb	r3, [r3, #0]
 80022b2:	4618      	mov	r0, r3
 80022b4:	f7fe fde2 	bl	8000e7c <set_modoLuz>

		menuActual = &menu[MENU_SELECCION];
 80022b8:	4b04      	ldr	r3, [pc, #16]	; (80022cc <acc_ModoLuz+0xdc>)
 80022ba:	4a05      	ldr	r2, [pc, #20]	; (80022d0 <acc_ModoLuz+0xe0>)
 80022bc:	601a      	str	r2, [r3, #0]
		menuActual->inicia_menu();
 80022be:	4b03      	ldr	r3, [pc, #12]	; (80022cc <acc_ModoLuz+0xdc>)
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	689b      	ldr	r3, [r3, #8]
 80022c4:	4798      	blx	r3
	} //fin if IN_OK
} //fin acc_ModoLuz()
 80022c6:	bf00      	nop
 80022c8:	bd80      	pop	{r7, pc}
 80022ca:	bf00      	nop
 80022cc:	2000024c 	.word	0x2000024c
 80022d0:	20000060 	.word	0x20000060
 80022d4:	20000291 	.word	0x20000291
 80022d8:	08009180 	.word	0x08009180
 80022dc:	08009320 	.word	0x08009320

080022e0 <acc_LdrPrende>:


void acc_LdrPrende (void){
 80022e0:	b580      	push	{r7, lr}
 80022e2:	af00      	add	r7, sp, #0
	switch (pantallaUmbral){
 80022e4:	4b96      	ldr	r3, [pc, #600]	; (8002540 <acc_LdrPrende+0x260>)
 80022e6:	781b      	ldrb	r3, [r3, #0]
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d003      	beq.n	80022f4 <acc_LdrPrende+0x14>
 80022ec:	2b01      	cmp	r3, #1
 80022ee:	f000 8107 	beq.w	8002500 <acc_LdrPrende+0x220>
				menuActual = &menu[MENU_SELECCION];
				menuActual->inicia_menu();
			} //fin if IN_BACK
		break;
		default:
		break;
 80022f2:	e122      	b.n	800253a <acc_LdrPrende+0x25a>
			if (getStatBoton(IN_BACK) == FALL){
 80022f4:	2002      	movs	r0, #2
 80022f6:	f7fe fb67 	bl	80009c8 <getStatBoton>
 80022fa:	4603      	mov	r3, r0
 80022fc:	2b02      	cmp	r3, #2
 80022fe:	d107      	bne.n	8002310 <acc_LdrPrende+0x30>
				menuActual = &menu[MENU_SELECCION];
 8002300:	4b90      	ldr	r3, [pc, #576]	; (8002544 <acc_LdrPrende+0x264>)
 8002302:	4a91      	ldr	r2, [pc, #580]	; (8002548 <acc_LdrPrende+0x268>)
 8002304:	601a      	str	r2, [r3, #0]
				menuActual->inicia_menu();
 8002306:	4b8f      	ldr	r3, [pc, #572]	; (8002544 <acc_LdrPrende+0x264>)
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	689b      	ldr	r3, [r3, #8]
 800230c:	4798      	blx	r3
				break;
 800230e:	e114      	b.n	800253a <acc_LdrPrende+0x25a>
			switch (getStatBoton(IN_LEFT)) {
 8002310:	2000      	movs	r0, #0
 8002312:	f7fe fb59 	bl	80009c8 <getStatBoton>
 8002316:	4603      	mov	r3, r0
 8002318:	2b03      	cmp	r3, #3
 800231a:	d056      	beq.n	80023ca <acc_LdrPrende+0xea>
 800231c:	2b03      	cmp	r3, #3
 800231e:	dc58      	bgt.n	80023d2 <acc_LdrPrende+0xf2>
 8002320:	2b00      	cmp	r3, #0
 8002322:	d022      	beq.n	800236a <acc_LdrPrende+0x8a>
 8002324:	2b02      	cmp	r3, #2
 8002326:	d154      	bne.n	80023d2 <acc_LdrPrende+0xf2>
					valorUmbral--;
 8002328:	4b88      	ldr	r3, [pc, #544]	; (800254c <acc_LdrPrende+0x26c>)
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	3b01      	subs	r3, #1
 800232e:	4a87      	ldr	r2, [pc, #540]	; (800254c <acc_LdrPrende+0x26c>)
 8002330:	6013      	str	r3, [r2, #0]
					if (valorUmbral > 3000) valorUmbral = 3000;
 8002332:	4b86      	ldr	r3, [pc, #536]	; (800254c <acc_LdrPrende+0x26c>)
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	f640 32b8 	movw	r2, #3000	; 0xbb8
 800233a:	4293      	cmp	r3, r2
 800233c:	d903      	bls.n	8002346 <acc_LdrPrende+0x66>
 800233e:	4b83      	ldr	r3, [pc, #524]	; (800254c <acc_LdrPrende+0x26c>)
 8002340:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8002344:	601a      	str	r2, [r3, #0]
					lcd_put_cur(14, 3);
 8002346:	2103      	movs	r1, #3
 8002348:	200e      	movs	r0, #14
 800234a:	f7ff f8a1 	bl	8001490 <lcd_put_cur>
					sprintf(texto, "%04lu", valorUmbral);
 800234e:	4b7f      	ldr	r3, [pc, #508]	; (800254c <acc_LdrPrende+0x26c>)
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	461a      	mov	r2, r3
 8002354:	497e      	ldr	r1, [pc, #504]	; (8002550 <acc_LdrPrende+0x270>)
 8002356:	487f      	ldr	r0, [pc, #508]	; (8002554 <acc_LdrPrende+0x274>)
 8002358:	f006 fa2e 	bl	80087b8 <siprintf>
					lcd_send_string(texto);
 800235c:	487d      	ldr	r0, [pc, #500]	; (8002554 <acc_LdrPrende+0x274>)
 800235e:	f7ff f91f 	bl	80015a0 <lcd_send_string>
					holdBoton = 0;
 8002362:	4b7d      	ldr	r3, [pc, #500]	; (8002558 <acc_LdrPrende+0x278>)
 8002364:	2200      	movs	r2, #0
 8002366:	701a      	strb	r2, [r3, #0]
				break;
 8002368:	e036      	b.n	80023d8 <acc_LdrPrende+0xf8>
					if (holdBoton > 150){ //en 10*ms.
 800236a:	4b7b      	ldr	r3, [pc, #492]	; (8002558 <acc_LdrPrende+0x278>)
 800236c:	781b      	ldrb	r3, [r3, #0]
 800236e:	2b96      	cmp	r3, #150	; 0x96
 8002370:	d902      	bls.n	8002378 <acc_LdrPrende+0x98>
						flag_holdBoton = 1;
 8002372:	4b7a      	ldr	r3, [pc, #488]	; (800255c <acc_LdrPrende+0x27c>)
 8002374:	2201      	movs	r2, #1
 8002376:	701a      	strb	r2, [r3, #0]
					if (flag_holdBoton != 0){
 8002378:	4b78      	ldr	r3, [pc, #480]	; (800255c <acc_LdrPrende+0x27c>)
 800237a:	781b      	ldrb	r3, [r3, #0]
 800237c:	2b00      	cmp	r3, #0
 800237e:	d02a      	beq.n	80023d6 <acc_LdrPrende+0xf6>
						if (repitePulso > 24){ //en 10*ms.
 8002380:	4b77      	ldr	r3, [pc, #476]	; (8002560 <acc_LdrPrende+0x280>)
 8002382:	781b      	ldrb	r3, [r3, #0]
 8002384:	2b18      	cmp	r3, #24
 8002386:	d926      	bls.n	80023d6 <acc_LdrPrende+0xf6>
							valorUmbral -= 10;
 8002388:	4b70      	ldr	r3, [pc, #448]	; (800254c <acc_LdrPrende+0x26c>)
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	3b0a      	subs	r3, #10
 800238e:	4a6f      	ldr	r2, [pc, #444]	; (800254c <acc_LdrPrende+0x26c>)
 8002390:	6013      	str	r3, [r2, #0]
							if (valorUmbral > 3000) valorUmbral = 3000;
 8002392:	4b6e      	ldr	r3, [pc, #440]	; (800254c <acc_LdrPrende+0x26c>)
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	f640 32b8 	movw	r2, #3000	; 0xbb8
 800239a:	4293      	cmp	r3, r2
 800239c:	d903      	bls.n	80023a6 <acc_LdrPrende+0xc6>
 800239e:	4b6b      	ldr	r3, [pc, #428]	; (800254c <acc_LdrPrende+0x26c>)
 80023a0:	f640 32b8 	movw	r2, #3000	; 0xbb8
 80023a4:	601a      	str	r2, [r3, #0]
							lcd_put_cur(14, 3);
 80023a6:	2103      	movs	r1, #3
 80023a8:	200e      	movs	r0, #14
 80023aa:	f7ff f871 	bl	8001490 <lcd_put_cur>
							sprintf(texto, "%04lu", valorUmbral);
 80023ae:	4b67      	ldr	r3, [pc, #412]	; (800254c <acc_LdrPrende+0x26c>)
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	461a      	mov	r2, r3
 80023b4:	4966      	ldr	r1, [pc, #408]	; (8002550 <acc_LdrPrende+0x270>)
 80023b6:	4867      	ldr	r0, [pc, #412]	; (8002554 <acc_LdrPrende+0x274>)
 80023b8:	f006 f9fe 	bl	80087b8 <siprintf>
							lcd_send_string(texto);
 80023bc:	4865      	ldr	r0, [pc, #404]	; (8002554 <acc_LdrPrende+0x274>)
 80023be:	f7ff f8ef 	bl	80015a0 <lcd_send_string>
							repitePulso = 0;
 80023c2:	4b67      	ldr	r3, [pc, #412]	; (8002560 <acc_LdrPrende+0x280>)
 80023c4:	2200      	movs	r2, #0
 80023c6:	701a      	strb	r2, [r3, #0]
				break;
 80023c8:	e005      	b.n	80023d6 <acc_LdrPrende+0xf6>
					flag_holdBoton = 0;
 80023ca:	4b64      	ldr	r3, [pc, #400]	; (800255c <acc_LdrPrende+0x27c>)
 80023cc:	2200      	movs	r2, #0
 80023ce:	701a      	strb	r2, [r3, #0]
				break;
 80023d0:	e002      	b.n	80023d8 <acc_LdrPrende+0xf8>
				break;
 80023d2:	bf00      	nop
 80023d4:	e000      	b.n	80023d8 <acc_LdrPrende+0xf8>
				break;
 80023d6:	bf00      	nop
			switch (getStatBoton(IN_RIGHT)) {
 80023d8:	2001      	movs	r0, #1
 80023da:	f7fe faf5 	bl	80009c8 <getStatBoton>
 80023de:	4603      	mov	r3, r0
 80023e0:	2b03      	cmp	r3, #3
 80023e2:	d054      	beq.n	800248e <acc_LdrPrende+0x1ae>
 80023e4:	2b03      	cmp	r3, #3
 80023e6:	dc56      	bgt.n	8002496 <acc_LdrPrende+0x1b6>
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d021      	beq.n	8002430 <acc_LdrPrende+0x150>
 80023ec:	2b02      	cmp	r3, #2
 80023ee:	d152      	bne.n	8002496 <acc_LdrPrende+0x1b6>
					valorUmbral++;
 80023f0:	4b56      	ldr	r3, [pc, #344]	; (800254c <acc_LdrPrende+0x26c>)
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	3301      	adds	r3, #1
 80023f6:	4a55      	ldr	r2, [pc, #340]	; (800254c <acc_LdrPrende+0x26c>)
 80023f8:	6013      	str	r3, [r2, #0]
					if (valorUmbral > 3000) valorUmbral = 0;
 80023fa:	4b54      	ldr	r3, [pc, #336]	; (800254c <acc_LdrPrende+0x26c>)
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8002402:	4293      	cmp	r3, r2
 8002404:	d902      	bls.n	800240c <acc_LdrPrende+0x12c>
 8002406:	4b51      	ldr	r3, [pc, #324]	; (800254c <acc_LdrPrende+0x26c>)
 8002408:	2200      	movs	r2, #0
 800240a:	601a      	str	r2, [r3, #0]
					lcd_put_cur(14, 3);
 800240c:	2103      	movs	r1, #3
 800240e:	200e      	movs	r0, #14
 8002410:	f7ff f83e 	bl	8001490 <lcd_put_cur>
					sprintf(texto, "%04lu", valorUmbral);
 8002414:	4b4d      	ldr	r3, [pc, #308]	; (800254c <acc_LdrPrende+0x26c>)
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	461a      	mov	r2, r3
 800241a:	494d      	ldr	r1, [pc, #308]	; (8002550 <acc_LdrPrende+0x270>)
 800241c:	484d      	ldr	r0, [pc, #308]	; (8002554 <acc_LdrPrende+0x274>)
 800241e:	f006 f9cb 	bl	80087b8 <siprintf>
					lcd_send_string(texto);
 8002422:	484c      	ldr	r0, [pc, #304]	; (8002554 <acc_LdrPrende+0x274>)
 8002424:	f7ff f8bc 	bl	80015a0 <lcd_send_string>
					holdBoton = 0;
 8002428:	4b4b      	ldr	r3, [pc, #300]	; (8002558 <acc_LdrPrende+0x278>)
 800242a:	2200      	movs	r2, #0
 800242c:	701a      	strb	r2, [r3, #0]
				break;
 800242e:	e035      	b.n	800249c <acc_LdrPrende+0x1bc>
					if (holdBoton > 150){ //en 10*ms.
 8002430:	4b49      	ldr	r3, [pc, #292]	; (8002558 <acc_LdrPrende+0x278>)
 8002432:	781b      	ldrb	r3, [r3, #0]
 8002434:	2b96      	cmp	r3, #150	; 0x96
 8002436:	d902      	bls.n	800243e <acc_LdrPrende+0x15e>
						flag_holdBoton = 1;
 8002438:	4b48      	ldr	r3, [pc, #288]	; (800255c <acc_LdrPrende+0x27c>)
 800243a:	2201      	movs	r2, #1
 800243c:	701a      	strb	r2, [r3, #0]
					if (flag_holdBoton != 0){
 800243e:	4b47      	ldr	r3, [pc, #284]	; (800255c <acc_LdrPrende+0x27c>)
 8002440:	781b      	ldrb	r3, [r3, #0]
 8002442:	2b00      	cmp	r3, #0
 8002444:	d029      	beq.n	800249a <acc_LdrPrende+0x1ba>
						if (repitePulso > 24){ //en 10*ms.
 8002446:	4b46      	ldr	r3, [pc, #280]	; (8002560 <acc_LdrPrende+0x280>)
 8002448:	781b      	ldrb	r3, [r3, #0]
 800244a:	2b18      	cmp	r3, #24
 800244c:	d925      	bls.n	800249a <acc_LdrPrende+0x1ba>
							valorUmbral += 10;
 800244e:	4b3f      	ldr	r3, [pc, #252]	; (800254c <acc_LdrPrende+0x26c>)
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	330a      	adds	r3, #10
 8002454:	4a3d      	ldr	r2, [pc, #244]	; (800254c <acc_LdrPrende+0x26c>)
 8002456:	6013      	str	r3, [r2, #0]
							if (valorUmbral > 3000) valorUmbral = 0;
 8002458:	4b3c      	ldr	r3, [pc, #240]	; (800254c <acc_LdrPrende+0x26c>)
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8002460:	4293      	cmp	r3, r2
 8002462:	d902      	bls.n	800246a <acc_LdrPrende+0x18a>
 8002464:	4b39      	ldr	r3, [pc, #228]	; (800254c <acc_LdrPrende+0x26c>)
 8002466:	2200      	movs	r2, #0
 8002468:	601a      	str	r2, [r3, #0]
							lcd_put_cur(14, 3);
 800246a:	2103      	movs	r1, #3
 800246c:	200e      	movs	r0, #14
 800246e:	f7ff f80f 	bl	8001490 <lcd_put_cur>
							sprintf(texto, "%04lu", valorUmbral);
 8002472:	4b36      	ldr	r3, [pc, #216]	; (800254c <acc_LdrPrende+0x26c>)
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	461a      	mov	r2, r3
 8002478:	4935      	ldr	r1, [pc, #212]	; (8002550 <acc_LdrPrende+0x270>)
 800247a:	4836      	ldr	r0, [pc, #216]	; (8002554 <acc_LdrPrende+0x274>)
 800247c:	f006 f99c 	bl	80087b8 <siprintf>
							lcd_send_string(texto);
 8002480:	4834      	ldr	r0, [pc, #208]	; (8002554 <acc_LdrPrende+0x274>)
 8002482:	f7ff f88d 	bl	80015a0 <lcd_send_string>
							repitePulso = 0;
 8002486:	4b36      	ldr	r3, [pc, #216]	; (8002560 <acc_LdrPrende+0x280>)
 8002488:	2200      	movs	r2, #0
 800248a:	701a      	strb	r2, [r3, #0]
				break;
 800248c:	e005      	b.n	800249a <acc_LdrPrende+0x1ba>
					flag_holdBoton = 0;
 800248e:	4b33      	ldr	r3, [pc, #204]	; (800255c <acc_LdrPrende+0x27c>)
 8002490:	2200      	movs	r2, #0
 8002492:	701a      	strb	r2, [r3, #0]
				break;
 8002494:	e002      	b.n	800249c <acc_LdrPrende+0x1bc>
				break;
 8002496:	bf00      	nop
 8002498:	e000      	b.n	800249c <acc_LdrPrende+0x1bc>
				break;
 800249a:	bf00      	nop
			if (timeOut_pantalla > 99){ // un segundo paso
 800249c:	4b31      	ldr	r3, [pc, #196]	; (8002564 <acc_LdrPrende+0x284>)
 800249e:	881b      	ldrh	r3, [r3, #0]
 80024a0:	2b63      	cmp	r3, #99	; 0x63
 80024a2:	d911      	bls.n	80024c8 <acc_LdrPrende+0x1e8>
				lcd_put_cur(14, 2);
 80024a4:	2102      	movs	r1, #2
 80024a6:	200e      	movs	r0, #14
 80024a8:	f7fe fff2 	bl	8001490 <lcd_put_cur>
				sprintf(texto, "%04lu", get_ldr());
 80024ac:	f7fe fcae 	bl	8000e0c <get_ldr>
 80024b0:	4603      	mov	r3, r0
 80024b2:	461a      	mov	r2, r3
 80024b4:	4926      	ldr	r1, [pc, #152]	; (8002550 <acc_LdrPrende+0x270>)
 80024b6:	4827      	ldr	r0, [pc, #156]	; (8002554 <acc_LdrPrende+0x274>)
 80024b8:	f006 f97e 	bl	80087b8 <siprintf>
				lcd_send_string(texto);
 80024bc:	4825      	ldr	r0, [pc, #148]	; (8002554 <acc_LdrPrende+0x274>)
 80024be:	f7ff f86f 	bl	80015a0 <lcd_send_string>
				timeOut_pantalla = 0;
 80024c2:	4b28      	ldr	r3, [pc, #160]	; (8002564 <acc_LdrPrende+0x284>)
 80024c4:	2200      	movs	r2, #0
 80024c6:	801a      	strh	r2, [r3, #0]
			if (getStatBoton(IN_OK) == FALL){
 80024c8:	2003      	movs	r0, #3
 80024ca:	f7fe fa7d 	bl	80009c8 <getStatBoton>
 80024ce:	4603      	mov	r3, r0
 80024d0:	2b02      	cmp	r3, #2
 80024d2:	d12f      	bne.n	8002534 <acc_LdrPrende+0x254>
				set_umbralLDR(0, valorUmbral);
 80024d4:	4b1d      	ldr	r3, [pc, #116]	; (800254c <acc_LdrPrende+0x26c>)
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	4619      	mov	r1, r3
 80024da:	2000      	movs	r0, #0
 80024dc:	f7fe fcb6 	bl	8000e4c <set_umbralLDR>
				lcd_clear();
 80024e0:	f7fe ffbe 	bl	8001460 <lcd_clear>
				lcd_put_cur(0, 1);
 80024e4:	2101      	movs	r1, #1
 80024e6:	2000      	movs	r0, #0
 80024e8:	f7fe ffd2 	bl	8001490 <lcd_put_cur>
				lcd_send_string("UMBRAL NOCHE GRABADO");
 80024ec:	481e      	ldr	r0, [pc, #120]	; (8002568 <acc_LdrPrende+0x288>)
 80024ee:	f7ff f857 	bl	80015a0 <lcd_send_string>
				pantallaUmbral = 1;
 80024f2:	4b13      	ldr	r3, [pc, #76]	; (8002540 <acc_LdrPrende+0x260>)
 80024f4:	2201      	movs	r2, #1
 80024f6:	701a      	strb	r2, [r3, #0]
				timeOut_pantalla = 0;
 80024f8:	4b1a      	ldr	r3, [pc, #104]	; (8002564 <acc_LdrPrende+0x284>)
 80024fa:	2200      	movs	r2, #0
 80024fc:	801a      	strh	r2, [r3, #0]
				break;
 80024fe:	e01c      	b.n	800253a <acc_LdrPrende+0x25a>
			if (timeOut_pantalla > 349){ // 3,5 segundos pasaron
 8002500:	4b18      	ldr	r3, [pc, #96]	; (8002564 <acc_LdrPrende+0x284>)
 8002502:	881b      	ldrh	r3, [r3, #0]
 8002504:	f5b3 7faf 	cmp.w	r3, #350	; 0x15e
 8002508:	d306      	bcc.n	8002518 <acc_LdrPrende+0x238>
				menuActual = &menu[MENU_SELECCION];
 800250a:	4b0e      	ldr	r3, [pc, #56]	; (8002544 <acc_LdrPrende+0x264>)
 800250c:	4a0e      	ldr	r2, [pc, #56]	; (8002548 <acc_LdrPrende+0x268>)
 800250e:	601a      	str	r2, [r3, #0]
				menuActual->inicia_menu();
 8002510:	4b0c      	ldr	r3, [pc, #48]	; (8002544 <acc_LdrPrende+0x264>)
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	689b      	ldr	r3, [r3, #8]
 8002516:	4798      	blx	r3
			if (getStatBoton(IN_BACK) == FALL){
 8002518:	2002      	movs	r0, #2
 800251a:	f7fe fa55 	bl	80009c8 <getStatBoton>
 800251e:	4603      	mov	r3, r0
 8002520:	2b02      	cmp	r3, #2
 8002522:	d109      	bne.n	8002538 <acc_LdrPrende+0x258>
				menuActual = &menu[MENU_SELECCION];
 8002524:	4b07      	ldr	r3, [pc, #28]	; (8002544 <acc_LdrPrende+0x264>)
 8002526:	4a08      	ldr	r2, [pc, #32]	; (8002548 <acc_LdrPrende+0x268>)
 8002528:	601a      	str	r2, [r3, #0]
				menuActual->inicia_menu();
 800252a:	4b06      	ldr	r3, [pc, #24]	; (8002544 <acc_LdrPrende+0x264>)
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	689b      	ldr	r3, [r3, #8]
 8002530:	4798      	blx	r3
		break;
 8002532:	e001      	b.n	8002538 <acc_LdrPrende+0x258>
		break;
 8002534:	bf00      	nop
 8002536:	e000      	b.n	800253a <acc_LdrPrende+0x25a>
		break;
 8002538:	bf00      	nop
	} //fin switch pantallaUmbral
} //fin acc_LdrPrende()
 800253a:	bf00      	nop
 800253c:	bd80      	pop	{r7, pc}
 800253e:	bf00      	nop
 8002540:	20000292 	.word	0x20000292
 8002544:	2000024c 	.word	0x2000024c
 8002548:	20000060 	.word	0x20000060
 800254c:	20000294 	.word	0x20000294
 8002550:	08009324 	.word	0x08009324
 8002554:	20000250 	.word	0x20000250
 8002558:	200002b0 	.word	0x200002b0
 800255c:	200002b1 	.word	0x200002b1
 8002560:	200002b2 	.word	0x200002b2
 8002564:	20000282 	.word	0x20000282
 8002568:	0800932c 	.word	0x0800932c

0800256c <acc_LdrApaga>:


void acc_LdrApaga (void){
 800256c:	b580      	push	{r7, lr}
 800256e:	af00      	add	r7, sp, #0
	switch (pantallaUmbral){
 8002570:	4b96      	ldr	r3, [pc, #600]	; (80027cc <acc_LdrApaga+0x260>)
 8002572:	781b      	ldrb	r3, [r3, #0]
 8002574:	2b00      	cmp	r3, #0
 8002576:	d003      	beq.n	8002580 <acc_LdrApaga+0x14>
 8002578:	2b01      	cmp	r3, #1
 800257a:	f000 8107 	beq.w	800278c <acc_LdrApaga+0x220>
				menuActual = &menu[MENU_SELECCION];
				menuActual->inicia_menu();
			} //fin if IN_BACK
		break;
		default:
		break;
 800257e:	e122      	b.n	80027c6 <acc_LdrApaga+0x25a>
			if (getStatBoton(IN_BACK) == FALL){
 8002580:	2002      	movs	r0, #2
 8002582:	f7fe fa21 	bl	80009c8 <getStatBoton>
 8002586:	4603      	mov	r3, r0
 8002588:	2b02      	cmp	r3, #2
 800258a:	d107      	bne.n	800259c <acc_LdrApaga+0x30>
				menuActual = &menu[MENU_SELECCION];
 800258c:	4b90      	ldr	r3, [pc, #576]	; (80027d0 <acc_LdrApaga+0x264>)
 800258e:	4a91      	ldr	r2, [pc, #580]	; (80027d4 <acc_LdrApaga+0x268>)
 8002590:	601a      	str	r2, [r3, #0]
				menuActual->inicia_menu();
 8002592:	4b8f      	ldr	r3, [pc, #572]	; (80027d0 <acc_LdrApaga+0x264>)
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	689b      	ldr	r3, [r3, #8]
 8002598:	4798      	blx	r3
				break;
 800259a:	e114      	b.n	80027c6 <acc_LdrApaga+0x25a>
			switch (getStatBoton(IN_LEFT)) {
 800259c:	2000      	movs	r0, #0
 800259e:	f7fe fa13 	bl	80009c8 <getStatBoton>
 80025a2:	4603      	mov	r3, r0
 80025a4:	2b03      	cmp	r3, #3
 80025a6:	d056      	beq.n	8002656 <acc_LdrApaga+0xea>
 80025a8:	2b03      	cmp	r3, #3
 80025aa:	dc58      	bgt.n	800265e <acc_LdrApaga+0xf2>
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d022      	beq.n	80025f6 <acc_LdrApaga+0x8a>
 80025b0:	2b02      	cmp	r3, #2
 80025b2:	d154      	bne.n	800265e <acc_LdrApaga+0xf2>
					valorUmbral--;
 80025b4:	4b88      	ldr	r3, [pc, #544]	; (80027d8 <acc_LdrApaga+0x26c>)
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	3b01      	subs	r3, #1
 80025ba:	4a87      	ldr	r2, [pc, #540]	; (80027d8 <acc_LdrApaga+0x26c>)
 80025bc:	6013      	str	r3, [r2, #0]
					if (valorUmbral > 3000) valorUmbral = 3000;
 80025be:	4b86      	ldr	r3, [pc, #536]	; (80027d8 <acc_LdrApaga+0x26c>)
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	f640 32b8 	movw	r2, #3000	; 0xbb8
 80025c6:	4293      	cmp	r3, r2
 80025c8:	d903      	bls.n	80025d2 <acc_LdrApaga+0x66>
 80025ca:	4b83      	ldr	r3, [pc, #524]	; (80027d8 <acc_LdrApaga+0x26c>)
 80025cc:	f640 32b8 	movw	r2, #3000	; 0xbb8
 80025d0:	601a      	str	r2, [r3, #0]
					lcd_put_cur(14, 3);
 80025d2:	2103      	movs	r1, #3
 80025d4:	200e      	movs	r0, #14
 80025d6:	f7fe ff5b 	bl	8001490 <lcd_put_cur>
					sprintf(texto, "%04lu", valorUmbral);
 80025da:	4b7f      	ldr	r3, [pc, #508]	; (80027d8 <acc_LdrApaga+0x26c>)
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	461a      	mov	r2, r3
 80025e0:	497e      	ldr	r1, [pc, #504]	; (80027dc <acc_LdrApaga+0x270>)
 80025e2:	487f      	ldr	r0, [pc, #508]	; (80027e0 <acc_LdrApaga+0x274>)
 80025e4:	f006 f8e8 	bl	80087b8 <siprintf>
					lcd_send_string(texto);
 80025e8:	487d      	ldr	r0, [pc, #500]	; (80027e0 <acc_LdrApaga+0x274>)
 80025ea:	f7fe ffd9 	bl	80015a0 <lcd_send_string>
					holdBoton = 0;
 80025ee:	4b7d      	ldr	r3, [pc, #500]	; (80027e4 <acc_LdrApaga+0x278>)
 80025f0:	2200      	movs	r2, #0
 80025f2:	701a      	strb	r2, [r3, #0]
				break;
 80025f4:	e036      	b.n	8002664 <acc_LdrApaga+0xf8>
					if (holdBoton > 150){ //en 10*ms.
 80025f6:	4b7b      	ldr	r3, [pc, #492]	; (80027e4 <acc_LdrApaga+0x278>)
 80025f8:	781b      	ldrb	r3, [r3, #0]
 80025fa:	2b96      	cmp	r3, #150	; 0x96
 80025fc:	d902      	bls.n	8002604 <acc_LdrApaga+0x98>
						flag_holdBoton = 1;
 80025fe:	4b7a      	ldr	r3, [pc, #488]	; (80027e8 <acc_LdrApaga+0x27c>)
 8002600:	2201      	movs	r2, #1
 8002602:	701a      	strb	r2, [r3, #0]
					if (flag_holdBoton != 0){
 8002604:	4b78      	ldr	r3, [pc, #480]	; (80027e8 <acc_LdrApaga+0x27c>)
 8002606:	781b      	ldrb	r3, [r3, #0]
 8002608:	2b00      	cmp	r3, #0
 800260a:	d02a      	beq.n	8002662 <acc_LdrApaga+0xf6>
						if (repitePulso > 24){ //en 10*ms.
 800260c:	4b77      	ldr	r3, [pc, #476]	; (80027ec <acc_LdrApaga+0x280>)
 800260e:	781b      	ldrb	r3, [r3, #0]
 8002610:	2b18      	cmp	r3, #24
 8002612:	d926      	bls.n	8002662 <acc_LdrApaga+0xf6>
							valorUmbral -= 10;
 8002614:	4b70      	ldr	r3, [pc, #448]	; (80027d8 <acc_LdrApaga+0x26c>)
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	3b0a      	subs	r3, #10
 800261a:	4a6f      	ldr	r2, [pc, #444]	; (80027d8 <acc_LdrApaga+0x26c>)
 800261c:	6013      	str	r3, [r2, #0]
							if (valorUmbral > 3000) valorUmbral = 3000;
 800261e:	4b6e      	ldr	r3, [pc, #440]	; (80027d8 <acc_LdrApaga+0x26c>)
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8002626:	4293      	cmp	r3, r2
 8002628:	d903      	bls.n	8002632 <acc_LdrApaga+0xc6>
 800262a:	4b6b      	ldr	r3, [pc, #428]	; (80027d8 <acc_LdrApaga+0x26c>)
 800262c:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8002630:	601a      	str	r2, [r3, #0]
							lcd_put_cur(14, 3);
 8002632:	2103      	movs	r1, #3
 8002634:	200e      	movs	r0, #14
 8002636:	f7fe ff2b 	bl	8001490 <lcd_put_cur>
							sprintf(texto, "%04lu", valorUmbral);
 800263a:	4b67      	ldr	r3, [pc, #412]	; (80027d8 <acc_LdrApaga+0x26c>)
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	461a      	mov	r2, r3
 8002640:	4966      	ldr	r1, [pc, #408]	; (80027dc <acc_LdrApaga+0x270>)
 8002642:	4867      	ldr	r0, [pc, #412]	; (80027e0 <acc_LdrApaga+0x274>)
 8002644:	f006 f8b8 	bl	80087b8 <siprintf>
							lcd_send_string(texto);
 8002648:	4865      	ldr	r0, [pc, #404]	; (80027e0 <acc_LdrApaga+0x274>)
 800264a:	f7fe ffa9 	bl	80015a0 <lcd_send_string>
							repitePulso = 0;
 800264e:	4b67      	ldr	r3, [pc, #412]	; (80027ec <acc_LdrApaga+0x280>)
 8002650:	2200      	movs	r2, #0
 8002652:	701a      	strb	r2, [r3, #0]
				break;
 8002654:	e005      	b.n	8002662 <acc_LdrApaga+0xf6>
					flag_holdBoton = 0;
 8002656:	4b64      	ldr	r3, [pc, #400]	; (80027e8 <acc_LdrApaga+0x27c>)
 8002658:	2200      	movs	r2, #0
 800265a:	701a      	strb	r2, [r3, #0]
				break;
 800265c:	e002      	b.n	8002664 <acc_LdrApaga+0xf8>
				break;
 800265e:	bf00      	nop
 8002660:	e000      	b.n	8002664 <acc_LdrApaga+0xf8>
				break;
 8002662:	bf00      	nop
			switch (getStatBoton(IN_RIGHT)) {
 8002664:	2001      	movs	r0, #1
 8002666:	f7fe f9af 	bl	80009c8 <getStatBoton>
 800266a:	4603      	mov	r3, r0
 800266c:	2b03      	cmp	r3, #3
 800266e:	d054      	beq.n	800271a <acc_LdrApaga+0x1ae>
 8002670:	2b03      	cmp	r3, #3
 8002672:	dc56      	bgt.n	8002722 <acc_LdrApaga+0x1b6>
 8002674:	2b00      	cmp	r3, #0
 8002676:	d021      	beq.n	80026bc <acc_LdrApaga+0x150>
 8002678:	2b02      	cmp	r3, #2
 800267a:	d152      	bne.n	8002722 <acc_LdrApaga+0x1b6>
					valorUmbral++;
 800267c:	4b56      	ldr	r3, [pc, #344]	; (80027d8 <acc_LdrApaga+0x26c>)
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	3301      	adds	r3, #1
 8002682:	4a55      	ldr	r2, [pc, #340]	; (80027d8 <acc_LdrApaga+0x26c>)
 8002684:	6013      	str	r3, [r2, #0]
					if (valorUmbral > 3000) valorUmbral = 0;
 8002686:	4b54      	ldr	r3, [pc, #336]	; (80027d8 <acc_LdrApaga+0x26c>)
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	f640 32b8 	movw	r2, #3000	; 0xbb8
 800268e:	4293      	cmp	r3, r2
 8002690:	d902      	bls.n	8002698 <acc_LdrApaga+0x12c>
 8002692:	4b51      	ldr	r3, [pc, #324]	; (80027d8 <acc_LdrApaga+0x26c>)
 8002694:	2200      	movs	r2, #0
 8002696:	601a      	str	r2, [r3, #0]
					lcd_put_cur(14, 3);
 8002698:	2103      	movs	r1, #3
 800269a:	200e      	movs	r0, #14
 800269c:	f7fe fef8 	bl	8001490 <lcd_put_cur>
					sprintf(texto, "%04lu", valorUmbral);
 80026a0:	4b4d      	ldr	r3, [pc, #308]	; (80027d8 <acc_LdrApaga+0x26c>)
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	461a      	mov	r2, r3
 80026a6:	494d      	ldr	r1, [pc, #308]	; (80027dc <acc_LdrApaga+0x270>)
 80026a8:	484d      	ldr	r0, [pc, #308]	; (80027e0 <acc_LdrApaga+0x274>)
 80026aa:	f006 f885 	bl	80087b8 <siprintf>
					lcd_send_string(texto);
 80026ae:	484c      	ldr	r0, [pc, #304]	; (80027e0 <acc_LdrApaga+0x274>)
 80026b0:	f7fe ff76 	bl	80015a0 <lcd_send_string>
					holdBoton = 0;
 80026b4:	4b4b      	ldr	r3, [pc, #300]	; (80027e4 <acc_LdrApaga+0x278>)
 80026b6:	2200      	movs	r2, #0
 80026b8:	701a      	strb	r2, [r3, #0]
				break;
 80026ba:	e035      	b.n	8002728 <acc_LdrApaga+0x1bc>
					if (holdBoton > 150){ //en 10*ms.
 80026bc:	4b49      	ldr	r3, [pc, #292]	; (80027e4 <acc_LdrApaga+0x278>)
 80026be:	781b      	ldrb	r3, [r3, #0]
 80026c0:	2b96      	cmp	r3, #150	; 0x96
 80026c2:	d902      	bls.n	80026ca <acc_LdrApaga+0x15e>
						flag_holdBoton = 1;
 80026c4:	4b48      	ldr	r3, [pc, #288]	; (80027e8 <acc_LdrApaga+0x27c>)
 80026c6:	2201      	movs	r2, #1
 80026c8:	701a      	strb	r2, [r3, #0]
					if (flag_holdBoton != 0){
 80026ca:	4b47      	ldr	r3, [pc, #284]	; (80027e8 <acc_LdrApaga+0x27c>)
 80026cc:	781b      	ldrb	r3, [r3, #0]
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d029      	beq.n	8002726 <acc_LdrApaga+0x1ba>
						if (repitePulso > 24){ //en 10*ms.
 80026d2:	4b46      	ldr	r3, [pc, #280]	; (80027ec <acc_LdrApaga+0x280>)
 80026d4:	781b      	ldrb	r3, [r3, #0]
 80026d6:	2b18      	cmp	r3, #24
 80026d8:	d925      	bls.n	8002726 <acc_LdrApaga+0x1ba>
							valorUmbral += 10;
 80026da:	4b3f      	ldr	r3, [pc, #252]	; (80027d8 <acc_LdrApaga+0x26c>)
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	330a      	adds	r3, #10
 80026e0:	4a3d      	ldr	r2, [pc, #244]	; (80027d8 <acc_LdrApaga+0x26c>)
 80026e2:	6013      	str	r3, [r2, #0]
							if (valorUmbral > 3000) valorUmbral = 0;
 80026e4:	4b3c      	ldr	r3, [pc, #240]	; (80027d8 <acc_LdrApaga+0x26c>)
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	f640 32b8 	movw	r2, #3000	; 0xbb8
 80026ec:	4293      	cmp	r3, r2
 80026ee:	d902      	bls.n	80026f6 <acc_LdrApaga+0x18a>
 80026f0:	4b39      	ldr	r3, [pc, #228]	; (80027d8 <acc_LdrApaga+0x26c>)
 80026f2:	2200      	movs	r2, #0
 80026f4:	601a      	str	r2, [r3, #0]
							lcd_put_cur(14, 3);
 80026f6:	2103      	movs	r1, #3
 80026f8:	200e      	movs	r0, #14
 80026fa:	f7fe fec9 	bl	8001490 <lcd_put_cur>
							sprintf(texto, "%04lu", valorUmbral);
 80026fe:	4b36      	ldr	r3, [pc, #216]	; (80027d8 <acc_LdrApaga+0x26c>)
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	461a      	mov	r2, r3
 8002704:	4935      	ldr	r1, [pc, #212]	; (80027dc <acc_LdrApaga+0x270>)
 8002706:	4836      	ldr	r0, [pc, #216]	; (80027e0 <acc_LdrApaga+0x274>)
 8002708:	f006 f856 	bl	80087b8 <siprintf>
							lcd_send_string(texto);
 800270c:	4834      	ldr	r0, [pc, #208]	; (80027e0 <acc_LdrApaga+0x274>)
 800270e:	f7fe ff47 	bl	80015a0 <lcd_send_string>
							repitePulso = 0;
 8002712:	4b36      	ldr	r3, [pc, #216]	; (80027ec <acc_LdrApaga+0x280>)
 8002714:	2200      	movs	r2, #0
 8002716:	701a      	strb	r2, [r3, #0]
				break;
 8002718:	e005      	b.n	8002726 <acc_LdrApaga+0x1ba>
					flag_holdBoton = 0;
 800271a:	4b33      	ldr	r3, [pc, #204]	; (80027e8 <acc_LdrApaga+0x27c>)
 800271c:	2200      	movs	r2, #0
 800271e:	701a      	strb	r2, [r3, #0]
				break;
 8002720:	e002      	b.n	8002728 <acc_LdrApaga+0x1bc>
				break;
 8002722:	bf00      	nop
 8002724:	e000      	b.n	8002728 <acc_LdrApaga+0x1bc>
				break;
 8002726:	bf00      	nop
			if (timeOut_pantalla > 99){ // un segundo paso
 8002728:	4b31      	ldr	r3, [pc, #196]	; (80027f0 <acc_LdrApaga+0x284>)
 800272a:	881b      	ldrh	r3, [r3, #0]
 800272c:	2b63      	cmp	r3, #99	; 0x63
 800272e:	d911      	bls.n	8002754 <acc_LdrApaga+0x1e8>
				lcd_put_cur(14, 2);
 8002730:	2102      	movs	r1, #2
 8002732:	200e      	movs	r0, #14
 8002734:	f7fe feac 	bl	8001490 <lcd_put_cur>
				sprintf(texto, "%04lu", get_ldr());
 8002738:	f7fe fb68 	bl	8000e0c <get_ldr>
 800273c:	4603      	mov	r3, r0
 800273e:	461a      	mov	r2, r3
 8002740:	4926      	ldr	r1, [pc, #152]	; (80027dc <acc_LdrApaga+0x270>)
 8002742:	4827      	ldr	r0, [pc, #156]	; (80027e0 <acc_LdrApaga+0x274>)
 8002744:	f006 f838 	bl	80087b8 <siprintf>
				lcd_send_string(texto);
 8002748:	4825      	ldr	r0, [pc, #148]	; (80027e0 <acc_LdrApaga+0x274>)
 800274a:	f7fe ff29 	bl	80015a0 <lcd_send_string>
				timeOut_pantalla = 0;
 800274e:	4b28      	ldr	r3, [pc, #160]	; (80027f0 <acc_LdrApaga+0x284>)
 8002750:	2200      	movs	r2, #0
 8002752:	801a      	strh	r2, [r3, #0]
			if (getStatBoton(IN_OK) == FALL){
 8002754:	2003      	movs	r0, #3
 8002756:	f7fe f937 	bl	80009c8 <getStatBoton>
 800275a:	4603      	mov	r3, r0
 800275c:	2b02      	cmp	r3, #2
 800275e:	d12f      	bne.n	80027c0 <acc_LdrApaga+0x254>
				set_umbralLDR(1, valorUmbral);
 8002760:	4b1d      	ldr	r3, [pc, #116]	; (80027d8 <acc_LdrApaga+0x26c>)
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	4619      	mov	r1, r3
 8002766:	2001      	movs	r0, #1
 8002768:	f7fe fb70 	bl	8000e4c <set_umbralLDR>
				lcd_clear();
 800276c:	f7fe fe78 	bl	8001460 <lcd_clear>
				lcd_put_cur(0, 1);
 8002770:	2101      	movs	r1, #1
 8002772:	2000      	movs	r0, #0
 8002774:	f7fe fe8c 	bl	8001490 <lcd_put_cur>
				lcd_send_string("UMBRAL DIA GRABADO");
 8002778:	481e      	ldr	r0, [pc, #120]	; (80027f4 <acc_LdrApaga+0x288>)
 800277a:	f7fe ff11 	bl	80015a0 <lcd_send_string>
				pantallaUmbral = 1;
 800277e:	4b13      	ldr	r3, [pc, #76]	; (80027cc <acc_LdrApaga+0x260>)
 8002780:	2201      	movs	r2, #1
 8002782:	701a      	strb	r2, [r3, #0]
				timeOut_pantalla = 0;
 8002784:	4b1a      	ldr	r3, [pc, #104]	; (80027f0 <acc_LdrApaga+0x284>)
 8002786:	2200      	movs	r2, #0
 8002788:	801a      	strh	r2, [r3, #0]
				break;
 800278a:	e01c      	b.n	80027c6 <acc_LdrApaga+0x25a>
			if (timeOut_pantalla > 349){ // 3,5 segundos pasaron
 800278c:	4b18      	ldr	r3, [pc, #96]	; (80027f0 <acc_LdrApaga+0x284>)
 800278e:	881b      	ldrh	r3, [r3, #0]
 8002790:	f5b3 7faf 	cmp.w	r3, #350	; 0x15e
 8002794:	d306      	bcc.n	80027a4 <acc_LdrApaga+0x238>
				menuActual = &menu[MENU_SELECCION];
 8002796:	4b0e      	ldr	r3, [pc, #56]	; (80027d0 <acc_LdrApaga+0x264>)
 8002798:	4a0e      	ldr	r2, [pc, #56]	; (80027d4 <acc_LdrApaga+0x268>)
 800279a:	601a      	str	r2, [r3, #0]
				menuActual->inicia_menu();
 800279c:	4b0c      	ldr	r3, [pc, #48]	; (80027d0 <acc_LdrApaga+0x264>)
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	689b      	ldr	r3, [r3, #8]
 80027a2:	4798      	blx	r3
			if (getStatBoton(IN_BACK) == FALL){
 80027a4:	2002      	movs	r0, #2
 80027a6:	f7fe f90f 	bl	80009c8 <getStatBoton>
 80027aa:	4603      	mov	r3, r0
 80027ac:	2b02      	cmp	r3, #2
 80027ae:	d109      	bne.n	80027c4 <acc_LdrApaga+0x258>
				menuActual = &menu[MENU_SELECCION];
 80027b0:	4b07      	ldr	r3, [pc, #28]	; (80027d0 <acc_LdrApaga+0x264>)
 80027b2:	4a08      	ldr	r2, [pc, #32]	; (80027d4 <acc_LdrApaga+0x268>)
 80027b4:	601a      	str	r2, [r3, #0]
				menuActual->inicia_menu();
 80027b6:	4b06      	ldr	r3, [pc, #24]	; (80027d0 <acc_LdrApaga+0x264>)
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	689b      	ldr	r3, [r3, #8]
 80027bc:	4798      	blx	r3
		break;
 80027be:	e001      	b.n	80027c4 <acc_LdrApaga+0x258>
		break;
 80027c0:	bf00      	nop
 80027c2:	e000      	b.n	80027c6 <acc_LdrApaga+0x25a>
		break;
 80027c4:	bf00      	nop
	} //fin switch pantallaUmbral
} //fin acc_LdrApaga()
 80027c6:	bf00      	nop
 80027c8:	bd80      	pop	{r7, pc}
 80027ca:	bf00      	nop
 80027cc:	20000292 	.word	0x20000292
 80027d0:	2000024c 	.word	0x2000024c
 80027d4:	20000060 	.word	0x20000060
 80027d8:	20000294 	.word	0x20000294
 80027dc:	08009324 	.word	0x08009324
 80027e0:	20000250 	.word	0x20000250
 80027e4:	200002b0 	.word	0x200002b0
 80027e8:	200002b1 	.word	0x200002b1
 80027ec:	200002b2 	.word	0x200002b2
 80027f0:	20000282 	.word	0x20000282
 80027f4:	08009344 	.word	0x08009344

080027f8 <acc_setHora>:


void acc_setHora (void){
 80027f8:	b580      	push	{r7, lr}
 80027fa:	af00      	add	r7, sp, #0

	switch (pant_horaFecha){
 80027fc:	4bba      	ldr	r3, [pc, #744]	; (8002ae8 <acc_setHora+0x2f0>)
 80027fe:	781b      	ldrb	r3, [r3, #0]
 8002800:	2b03      	cmp	r3, #3
 8002802:	f200 8400 	bhi.w	8003006 <acc_setHora+0x80e>
 8002806:	a201      	add	r2, pc, #4	; (adr r2, 800280c <acc_setHora+0x14>)
 8002808:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800280c:	0800281d 	.word	0x0800281d
 8002810:	08002f5f 	.word	0x08002f5f
 8002814:	08002fb1 	.word	0x08002fb1
 8002818:	08002fe7 	.word	0x08002fe7
		case PANT_HORA_FECHA:

			if (getStatBoton(IN_BACK) == FALL){
 800281c:	2002      	movs	r0, #2
 800281e:	f7fe f8d3 	bl	80009c8 <getStatBoton>
 8002822:	4603      	mov	r3, r0
 8002824:	2b02      	cmp	r3, #2
 8002826:	d10a      	bne.n	800283e <acc_setHora+0x46>
				lcd_blinkCursOff;
 8002828:	200c      	movs	r0, #12
 800282a:	f7fe fdb1 	bl	8001390 <lcd_send_cmd>
				menuActual = &menu[MENU_SELECCION];
 800282e:	4baf      	ldr	r3, [pc, #700]	; (8002aec <acc_setHora+0x2f4>)
 8002830:	4aaf      	ldr	r2, [pc, #700]	; (8002af0 <acc_setHora+0x2f8>)
 8002832:	601a      	str	r2, [r3, #0]
				menuActual->inicia_menu();
 8002834:	4bad      	ldr	r3, [pc, #692]	; (8002aec <acc_setHora+0x2f4>)
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	689b      	ldr	r3, [r3, #8]
 800283a:	4798      	blx	r3
				return;
 800283c:	e3ea      	b.n	8003014 <acc_setHora+0x81c>
			}

			if (getStatBoton(IN_RIGHT) == FALL){
 800283e:	2001      	movs	r0, #1
 8002840:	f7fe f8c2 	bl	80009c8 <getStatBoton>
 8002844:	4603      	mov	r3, r0
 8002846:	2b02      	cmp	r3, #2
 8002848:	d160      	bne.n	800290c <acc_setHora+0x114>
//				lcd_put_cur(cursor_fechaHora, 1);
//				lcd_send_string(" ");
//				lcd_put_cur(cursor_fechaHora, 3);
//				lcd_send_string(" ");

				switch (cursor_fechaHora) {
 800284a:	4baa      	ldr	r3, [pc, #680]	; (8002af4 <acc_setHora+0x2fc>)
 800284c:	781b      	ldrb	r3, [r3, #0]
 800284e:	2b14      	cmp	r3, #20
 8002850:	d84c      	bhi.n	80028ec <acc_setHora+0xf4>
 8002852:	a201      	add	r2, pc, #4	; (adr r2, 8002858 <acc_setHora+0x60>)
 8002854:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002858:	080028ad 	.word	0x080028ad
 800285c:	080028bb 	.word	0x080028bb
 8002860:	080028ed 	.word	0x080028ed
 8002864:	080028ad 	.word	0x080028ad
 8002868:	080028bb 	.word	0x080028bb
 800286c:	080028ed 	.word	0x080028ed
 8002870:	080028ad 	.word	0x080028ad
 8002874:	080028d7 	.word	0x080028d7
 8002878:	080028ed 	.word	0x080028ed
 800287c:	080028c9 	.word	0x080028c9
 8002880:	080028ed 	.word	0x080028ed
 8002884:	080028ed 	.word	0x080028ed
 8002888:	080028ad 	.word	0x080028ad
 800288c:	080028bb 	.word	0x080028bb
 8002890:	080028ed 	.word	0x080028ed
 8002894:	080028ad 	.word	0x080028ad
 8002898:	080028bb 	.word	0x080028bb
 800289c:	080028ed 	.word	0x080028ed
 80028a0:	080028ad 	.word	0x080028ad
 80028a4:	080028ad 	.word	0x080028ad
 80028a8:	080028e5 	.word	0x080028e5
					case 6:
					case 12:
					case 15:
					case 18:
					case 19:
						cursor_fechaHora++;
 80028ac:	4b91      	ldr	r3, [pc, #580]	; (8002af4 <acc_setHora+0x2fc>)
 80028ae:	781b      	ldrb	r3, [r3, #0]
 80028b0:	3301      	adds	r3, #1
 80028b2:	b2da      	uxtb	r2, r3
 80028b4:	4b8f      	ldr	r3, [pc, #572]	; (8002af4 <acc_setHora+0x2fc>)
 80028b6:	701a      	strb	r2, [r3, #0]
					break;
 80028b8:	e019      	b.n	80028ee <acc_setHora+0xf6>
					case 1:
					case 4:
					case 13:
					case 16:
						cursor_fechaHora += 2;
 80028ba:	4b8e      	ldr	r3, [pc, #568]	; (8002af4 <acc_setHora+0x2fc>)
 80028bc:	781b      	ldrb	r3, [r3, #0]
 80028be:	3302      	adds	r3, #2
 80028c0:	b2da      	uxtb	r2, r3
 80028c2:	4b8c      	ldr	r3, [pc, #560]	; (8002af4 <acc_setHora+0x2fc>)
 80028c4:	701a      	strb	r2, [r3, #0]
					break;
 80028c6:	e012      	b.n	80028ee <acc_setHora+0xf6>
					case 9:
						cursor_fechaHora += 3;
 80028c8:	4b8a      	ldr	r3, [pc, #552]	; (8002af4 <acc_setHora+0x2fc>)
 80028ca:	781b      	ldrb	r3, [r3, #0]
 80028cc:	3303      	adds	r3, #3
 80028ce:	b2da      	uxtb	r2, r3
 80028d0:	4b88      	ldr	r3, [pc, #544]	; (8002af4 <acc_setHora+0x2fc>)
 80028d2:	701a      	strb	r2, [r3, #0]
					break;
 80028d4:	e00b      	b.n	80028ee <acc_setHora+0xf6>
					case 7:
						cursor_fechaHora += 5;
 80028d6:	4b87      	ldr	r3, [pc, #540]	; (8002af4 <acc_setHora+0x2fc>)
 80028d8:	781b      	ldrb	r3, [r3, #0]
 80028da:	3305      	adds	r3, #5
 80028dc:	b2da      	uxtb	r2, r3
 80028de:	4b85      	ldr	r3, [pc, #532]	; (8002af4 <acc_setHora+0x2fc>)
 80028e0:	701a      	strb	r2, [r3, #0]
					break;
 80028e2:	e004      	b.n	80028ee <acc_setHora+0xf6>
					case 20:
						cursor_fechaHora = 0;
 80028e4:	4b83      	ldr	r3, [pc, #524]	; (8002af4 <acc_setHora+0x2fc>)
 80028e6:	2200      	movs	r2, #0
 80028e8:	701a      	strb	r2, [r3, #0]
					break;
 80028ea:	e000      	b.n	80028ee <acc_setHora+0xf6>
					default:
					break;
 80028ec:	bf00      	nop
				} //fin switch cursor_fechaHora

				if (cursor_fechaHora != 20){
 80028ee:	4b81      	ldr	r3, [pc, #516]	; (8002af4 <acc_setHora+0x2fc>)
 80028f0:	781b      	ldrb	r3, [r3, #0]
 80028f2:	2b14      	cmp	r3, #20
 80028f4:	d006      	beq.n	8002904 <acc_setHora+0x10c>
					lcd_put_cur(cursor_fechaHora, 2);
 80028f6:	4b7f      	ldr	r3, [pc, #508]	; (8002af4 <acc_setHora+0x2fc>)
 80028f8:	781b      	ldrb	r3, [r3, #0]
 80028fa:	2102      	movs	r1, #2
 80028fc:	4618      	mov	r0, r3
 80028fe:	f7fe fdc7 	bl	8001490 <lcd_put_cur>
 8002902:	e003      	b.n	800290c <acc_setHora+0x114>
				}else{
					lcd_put_cur(9, 3);
 8002904:	2103      	movs	r1, #3
 8002906:	2009      	movs	r0, #9
 8002908:	f7fe fdc2 	bl	8001490 <lcd_put_cur>
				} //fin if (cursor_fechaHora != 20)

			} //fin if IN_RIGHT

			if (getStatBoton(IN_LEFT) == FALL){
 800290c:	2000      	movs	r0, #0
 800290e:	f7fe f85b 	bl	80009c8 <getStatBoton>
 8002912:	4603      	mov	r3, r0
 8002914:	2b02      	cmp	r3, #2
 8002916:	d15a      	bne.n	80029ce <acc_setHora+0x1d6>

				switch (cursor_fechaHora) {
 8002918:	4b76      	ldr	r3, [pc, #472]	; (8002af4 <acc_setHora+0x2fc>)
 800291a:	781b      	ldrb	r3, [r3, #0]
 800291c:	2b14      	cmp	r3, #20
 800291e:	d846      	bhi.n	80029ae <acc_setHora+0x1b6>
 8002920:	a201      	add	r2, pc, #4	; (adr r2, 8002928 <acc_setHora+0x130>)
 8002922:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002926:	bf00      	nop
 8002928:	0800297d 	.word	0x0800297d
 800292c:	08002993 	.word	0x08002993
 8002930:	080029af 	.word	0x080029af
 8002934:	08002985 	.word	0x08002985
 8002938:	08002993 	.word	0x08002993
 800293c:	080029af 	.word	0x080029af
 8002940:	08002985 	.word	0x08002985
 8002944:	08002993 	.word	0x08002993
 8002948:	080029af 	.word	0x080029af
 800294c:	08002985 	.word	0x08002985
 8002950:	080029af 	.word	0x080029af
 8002954:	080029af 	.word	0x080029af
 8002958:	080029a1 	.word	0x080029a1
 800295c:	08002993 	.word	0x08002993
 8002960:	080029af 	.word	0x080029af
 8002964:	08002985 	.word	0x08002985
 8002968:	08002993 	.word	0x08002993
 800296c:	080029af 	.word	0x080029af
 8002970:	08002985 	.word	0x08002985
 8002974:	08002993 	.word	0x08002993
 8002978:	08002993 	.word	0x08002993
					case 0:
						cursor_fechaHora = 20;
 800297c:	4b5d      	ldr	r3, [pc, #372]	; (8002af4 <acc_setHora+0x2fc>)
 800297e:	2214      	movs	r2, #20
 8002980:	701a      	strb	r2, [r3, #0]
					break;
 8002982:	e015      	b.n	80029b0 <acc_setHora+0x1b8>
					case 3:
					case 6:
					case 9:
					case 15:
					case 18:
						cursor_fechaHora -= 2;
 8002984:	4b5b      	ldr	r3, [pc, #364]	; (8002af4 <acc_setHora+0x2fc>)
 8002986:	781b      	ldrb	r3, [r3, #0]
 8002988:	3b02      	subs	r3, #2
 800298a:	b2da      	uxtb	r2, r3
 800298c:	4b59      	ldr	r3, [pc, #356]	; (8002af4 <acc_setHora+0x2fc>)
 800298e:	701a      	strb	r2, [r3, #0]
					break;
 8002990:	e00e      	b.n	80029b0 <acc_setHora+0x1b8>
					case 7:
					case 13:
					case 16:
					case 19:
					case 20:
						cursor_fechaHora--;
 8002992:	4b58      	ldr	r3, [pc, #352]	; (8002af4 <acc_setHora+0x2fc>)
 8002994:	781b      	ldrb	r3, [r3, #0]
 8002996:	3b01      	subs	r3, #1
 8002998:	b2da      	uxtb	r2, r3
 800299a:	4b56      	ldr	r3, [pc, #344]	; (8002af4 <acc_setHora+0x2fc>)
 800299c:	701a      	strb	r2, [r3, #0]
					break;
 800299e:	e007      	b.n	80029b0 <acc_setHora+0x1b8>
					case 12:
						cursor_fechaHora -= 5;
 80029a0:	4b54      	ldr	r3, [pc, #336]	; (8002af4 <acc_setHora+0x2fc>)
 80029a2:	781b      	ldrb	r3, [r3, #0]
 80029a4:	3b05      	subs	r3, #5
 80029a6:	b2da      	uxtb	r2, r3
 80029a8:	4b52      	ldr	r3, [pc, #328]	; (8002af4 <acc_setHora+0x2fc>)
 80029aa:	701a      	strb	r2, [r3, #0]
					break;
 80029ac:	e000      	b.n	80029b0 <acc_setHora+0x1b8>
					default:
					break;
 80029ae:	bf00      	nop
				} //fin switch cursor_fechaHora

				if (cursor_fechaHora != 20){
 80029b0:	4b50      	ldr	r3, [pc, #320]	; (8002af4 <acc_setHora+0x2fc>)
 80029b2:	781b      	ldrb	r3, [r3, #0]
 80029b4:	2b14      	cmp	r3, #20
 80029b6:	d006      	beq.n	80029c6 <acc_setHora+0x1ce>
					lcd_put_cur(cursor_fechaHora, 2);
 80029b8:	4b4e      	ldr	r3, [pc, #312]	; (8002af4 <acc_setHora+0x2fc>)
 80029ba:	781b      	ldrb	r3, [r3, #0]
 80029bc:	2102      	movs	r1, #2
 80029be:	4618      	mov	r0, r3
 80029c0:	f7fe fd66 	bl	8001490 <lcd_put_cur>
 80029c4:	e003      	b.n	80029ce <acc_setHora+0x1d6>
				}else{
					lcd_put_cur(9, 3);
 80029c6:	2103      	movs	r1, #3
 80029c8:	2009      	movs	r0, #9
 80029ca:	f7fe fd61 	bl	8001490 <lcd_put_cur>
				} //fin if (cursor_fechaHora != 20)

			} //fin if IN_LEFT

			if (getStatBoton(IN_OK) == FALL){
 80029ce:	2003      	movs	r0, #3
 80029d0:	f7fd fffa 	bl	80009c8 <getStatBoton>
 80029d4:	4603      	mov	r3, r0
 80029d6:	2b02      	cmp	r3, #2
 80029d8:	f040 82bd 	bne.w	8002f56 <acc_setHora+0x75e>
				switch (cursor_fechaHora) {
 80029dc:	4b45      	ldr	r3, [pc, #276]	; (8002af4 <acc_setHora+0x2fc>)
 80029de:	781b      	ldrb	r3, [r3, #0]
 80029e0:	2b14      	cmp	r3, #20
 80029e2:	f200 82ba 	bhi.w	8002f5a <acc_setHora+0x762>
 80029e6:	a201      	add	r2, pc, #4	; (adr r2, 80029ec <acc_setHora+0x1f4>)
 80029e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80029ec:	08002a41 	.word	0x08002a41
 80029f0:	08002a9f 	.word	0x08002a9f
 80029f4:	08002f5b 	.word	0x08002f5b
 80029f8:	08002b09 	.word	0x08002b09
 80029fc:	08002b67 	.word	0x08002b67
 8002a00:	08002f5b 	.word	0x08002f5b
 8002a04:	08002bb1 	.word	0x08002bb1
 8002a08:	08002c0f 	.word	0x08002c0f
 8002a0c:	08002f5b 	.word	0x08002f5b
 8002a10:	08002f5b 	.word	0x08002f5b
 8002a14:	08002f5b 	.word	0x08002f5b
 8002a18:	08002f5b 	.word	0x08002f5b
 8002a1c:	08002c59 	.word	0x08002c59
 8002a20:	08002ccb 	.word	0x08002ccb
 8002a24:	08002f5b 	.word	0x08002f5b
 8002a28:	08002d15 	.word	0x08002d15
 8002a2c:	08002da1 	.word	0x08002da1
 8002a30:	08002f5b 	.word	0x08002f5b
 8002a34:	08002deb 	.word	0x08002deb
 8002a38:	08002e37 	.word	0x08002e37
 8002a3c:	08002e85 	.word	0x08002e85
					case 0:
						muestraHora.Hours += 10;
 8002a40:	4b2d      	ldr	r3, [pc, #180]	; (8002af8 <acc_setHora+0x300>)
 8002a42:	781b      	ldrb	r3, [r3, #0]
 8002a44:	330a      	adds	r3, #10
 8002a46:	b2da      	uxtb	r2, r3
 8002a48:	4b2b      	ldr	r3, [pc, #172]	; (8002af8 <acc_setHora+0x300>)
 8002a4a:	701a      	strb	r2, [r3, #0]
						if (muestraHora.Hours > 23) muestraHora.Hours %= 10;
 8002a4c:	4b2a      	ldr	r3, [pc, #168]	; (8002af8 <acc_setHora+0x300>)
 8002a4e:	781b      	ldrb	r3, [r3, #0]
 8002a50:	2b17      	cmp	r3, #23
 8002a52:	d90d      	bls.n	8002a70 <acc_setHora+0x278>
 8002a54:	4b28      	ldr	r3, [pc, #160]	; (8002af8 <acc_setHora+0x300>)
 8002a56:	781a      	ldrb	r2, [r3, #0]
 8002a58:	4b28      	ldr	r3, [pc, #160]	; (8002afc <acc_setHora+0x304>)
 8002a5a:	fba3 1302 	umull	r1, r3, r3, r2
 8002a5e:	08d9      	lsrs	r1, r3, #3
 8002a60:	460b      	mov	r3, r1
 8002a62:	009b      	lsls	r3, r3, #2
 8002a64:	440b      	add	r3, r1
 8002a66:	005b      	lsls	r3, r3, #1
 8002a68:	1ad3      	subs	r3, r2, r3
 8002a6a:	b2da      	uxtb	r2, r3
 8002a6c:	4b22      	ldr	r3, [pc, #136]	; (8002af8 <acc_setHora+0x300>)
 8002a6e:	701a      	strb	r2, [r3, #0]

						lcd_put_cur(cursor_fechaHora, 2);
 8002a70:	4b20      	ldr	r3, [pc, #128]	; (8002af4 <acc_setHora+0x2fc>)
 8002a72:	781b      	ldrb	r3, [r3, #0]
 8002a74:	2102      	movs	r1, #2
 8002a76:	4618      	mov	r0, r3
 8002a78:	f7fe fd0a 	bl	8001490 <lcd_put_cur>
						sprintf(texto, "%02d", muestraHora.Hours);
 8002a7c:	4b1e      	ldr	r3, [pc, #120]	; (8002af8 <acc_setHora+0x300>)
 8002a7e:	781b      	ldrb	r3, [r3, #0]
 8002a80:	461a      	mov	r2, r3
 8002a82:	491f      	ldr	r1, [pc, #124]	; (8002b00 <acc_setHora+0x308>)
 8002a84:	481f      	ldr	r0, [pc, #124]	; (8002b04 <acc_setHora+0x30c>)
 8002a86:	f005 fe97 	bl	80087b8 <siprintf>
						lcd_send_string(texto);
 8002a8a:	481e      	ldr	r0, [pc, #120]	; (8002b04 <acc_setHora+0x30c>)
 8002a8c:	f7fe fd88 	bl	80015a0 <lcd_send_string>
						lcd_put_cur(cursor_fechaHora, 2);
 8002a90:	4b18      	ldr	r3, [pc, #96]	; (8002af4 <acc_setHora+0x2fc>)
 8002a92:	781b      	ldrb	r3, [r3, #0]
 8002a94:	2102      	movs	r1, #2
 8002a96:	4618      	mov	r0, r3
 8002a98:	f7fe fcfa 	bl	8001490 <lcd_put_cur>
					break;
 8002a9c:	e25e      	b.n	8002f5c <acc_setHora+0x764>
					case 1:
						muestraHora.Hours++;
 8002a9e:	4b16      	ldr	r3, [pc, #88]	; (8002af8 <acc_setHora+0x300>)
 8002aa0:	781b      	ldrb	r3, [r3, #0]
 8002aa2:	3301      	adds	r3, #1
 8002aa4:	b2da      	uxtb	r2, r3
 8002aa6:	4b14      	ldr	r3, [pc, #80]	; (8002af8 <acc_setHora+0x300>)
 8002aa8:	701a      	strb	r2, [r3, #0]
						if (muestraHora.Hours > 23) muestraHora.Hours = 0;
 8002aaa:	4b13      	ldr	r3, [pc, #76]	; (8002af8 <acc_setHora+0x300>)
 8002aac:	781b      	ldrb	r3, [r3, #0]
 8002aae:	2b17      	cmp	r3, #23
 8002ab0:	d902      	bls.n	8002ab8 <acc_setHora+0x2c0>
 8002ab2:	4b11      	ldr	r3, [pc, #68]	; (8002af8 <acc_setHora+0x300>)
 8002ab4:	2200      	movs	r2, #0
 8002ab6:	701a      	strb	r2, [r3, #0]

						lcd_put_cur(cursor_fechaHora-1, 2);
 8002ab8:	4b0e      	ldr	r3, [pc, #56]	; (8002af4 <acc_setHora+0x2fc>)
 8002aba:	781b      	ldrb	r3, [r3, #0]
 8002abc:	3b01      	subs	r3, #1
 8002abe:	2102      	movs	r1, #2
 8002ac0:	4618      	mov	r0, r3
 8002ac2:	f7fe fce5 	bl	8001490 <lcd_put_cur>
						sprintf(texto, "%02d", muestraHora.Hours);
 8002ac6:	4b0c      	ldr	r3, [pc, #48]	; (8002af8 <acc_setHora+0x300>)
 8002ac8:	781b      	ldrb	r3, [r3, #0]
 8002aca:	461a      	mov	r2, r3
 8002acc:	490c      	ldr	r1, [pc, #48]	; (8002b00 <acc_setHora+0x308>)
 8002ace:	480d      	ldr	r0, [pc, #52]	; (8002b04 <acc_setHora+0x30c>)
 8002ad0:	f005 fe72 	bl	80087b8 <siprintf>
						lcd_send_string(texto);
 8002ad4:	480b      	ldr	r0, [pc, #44]	; (8002b04 <acc_setHora+0x30c>)
 8002ad6:	f7fe fd63 	bl	80015a0 <lcd_send_string>
						lcd_put_cur(cursor_fechaHora, 2);
 8002ada:	4b06      	ldr	r3, [pc, #24]	; (8002af4 <acc_setHora+0x2fc>)
 8002adc:	781b      	ldrb	r3, [r3, #0]
 8002ade:	2102      	movs	r1, #2
 8002ae0:	4618      	mov	r0, r3
 8002ae2:	f7fe fcd5 	bl	8001490 <lcd_put_cur>
					break;
 8002ae6:	e239      	b.n	8002f5c <acc_setHora+0x764>
 8002ae8:	200002a1 	.word	0x200002a1
 8002aec:	2000024c 	.word	0x2000024c
 8002af0:	20000060 	.word	0x20000060
 8002af4:	200002a0 	.word	0x200002a0
 8002af8:	20000298 	.word	0x20000298
 8002afc:	cccccccd 	.word	0xcccccccd
 8002b00:	08009358 	.word	0x08009358
 8002b04:	20000250 	.word	0x20000250
					case 3:
						muestraHora.Minutes += 10;
 8002b08:	4b9f      	ldr	r3, [pc, #636]	; (8002d88 <acc_setHora+0x590>)
 8002b0a:	785b      	ldrb	r3, [r3, #1]
 8002b0c:	330a      	adds	r3, #10
 8002b0e:	b2da      	uxtb	r2, r3
 8002b10:	4b9d      	ldr	r3, [pc, #628]	; (8002d88 <acc_setHora+0x590>)
 8002b12:	705a      	strb	r2, [r3, #1]
						if (muestraHora.Minutes > 59) muestraHora.Minutes %= 10;
 8002b14:	4b9c      	ldr	r3, [pc, #624]	; (8002d88 <acc_setHora+0x590>)
 8002b16:	785b      	ldrb	r3, [r3, #1]
 8002b18:	2b3b      	cmp	r3, #59	; 0x3b
 8002b1a:	d90d      	bls.n	8002b38 <acc_setHora+0x340>
 8002b1c:	4b9a      	ldr	r3, [pc, #616]	; (8002d88 <acc_setHora+0x590>)
 8002b1e:	785a      	ldrb	r2, [r3, #1]
 8002b20:	4b9a      	ldr	r3, [pc, #616]	; (8002d8c <acc_setHora+0x594>)
 8002b22:	fba3 1302 	umull	r1, r3, r3, r2
 8002b26:	08d9      	lsrs	r1, r3, #3
 8002b28:	460b      	mov	r3, r1
 8002b2a:	009b      	lsls	r3, r3, #2
 8002b2c:	440b      	add	r3, r1
 8002b2e:	005b      	lsls	r3, r3, #1
 8002b30:	1ad3      	subs	r3, r2, r3
 8002b32:	b2da      	uxtb	r2, r3
 8002b34:	4b94      	ldr	r3, [pc, #592]	; (8002d88 <acc_setHora+0x590>)
 8002b36:	705a      	strb	r2, [r3, #1]

						lcd_put_cur(cursor_fechaHora, 2);
 8002b38:	4b95      	ldr	r3, [pc, #596]	; (8002d90 <acc_setHora+0x598>)
 8002b3a:	781b      	ldrb	r3, [r3, #0]
 8002b3c:	2102      	movs	r1, #2
 8002b3e:	4618      	mov	r0, r3
 8002b40:	f7fe fca6 	bl	8001490 <lcd_put_cur>
						sprintf(texto, "%02d", muestraHora.Minutes);
 8002b44:	4b90      	ldr	r3, [pc, #576]	; (8002d88 <acc_setHora+0x590>)
 8002b46:	785b      	ldrb	r3, [r3, #1]
 8002b48:	461a      	mov	r2, r3
 8002b4a:	4992      	ldr	r1, [pc, #584]	; (8002d94 <acc_setHora+0x59c>)
 8002b4c:	4892      	ldr	r0, [pc, #584]	; (8002d98 <acc_setHora+0x5a0>)
 8002b4e:	f005 fe33 	bl	80087b8 <siprintf>
						lcd_send_string(texto);
 8002b52:	4891      	ldr	r0, [pc, #580]	; (8002d98 <acc_setHora+0x5a0>)
 8002b54:	f7fe fd24 	bl	80015a0 <lcd_send_string>
						lcd_put_cur(cursor_fechaHora, 2);
 8002b58:	4b8d      	ldr	r3, [pc, #564]	; (8002d90 <acc_setHora+0x598>)
 8002b5a:	781b      	ldrb	r3, [r3, #0]
 8002b5c:	2102      	movs	r1, #2
 8002b5e:	4618      	mov	r0, r3
 8002b60:	f7fe fc96 	bl	8001490 <lcd_put_cur>
					break;
 8002b64:	e1fa      	b.n	8002f5c <acc_setHora+0x764>
					case 4:
						muestraHora.Minutes++;
 8002b66:	4b88      	ldr	r3, [pc, #544]	; (8002d88 <acc_setHora+0x590>)
 8002b68:	785b      	ldrb	r3, [r3, #1]
 8002b6a:	3301      	adds	r3, #1
 8002b6c:	b2da      	uxtb	r2, r3
 8002b6e:	4b86      	ldr	r3, [pc, #536]	; (8002d88 <acc_setHora+0x590>)
 8002b70:	705a      	strb	r2, [r3, #1]
						if (muestraHora.Minutes > 59) muestraHora.Minutes = 0;
 8002b72:	4b85      	ldr	r3, [pc, #532]	; (8002d88 <acc_setHora+0x590>)
 8002b74:	785b      	ldrb	r3, [r3, #1]
 8002b76:	2b3b      	cmp	r3, #59	; 0x3b
 8002b78:	d902      	bls.n	8002b80 <acc_setHora+0x388>
 8002b7a:	4b83      	ldr	r3, [pc, #524]	; (8002d88 <acc_setHora+0x590>)
 8002b7c:	2200      	movs	r2, #0
 8002b7e:	705a      	strb	r2, [r3, #1]

						lcd_put_cur(cursor_fechaHora-1, 2);
 8002b80:	4b83      	ldr	r3, [pc, #524]	; (8002d90 <acc_setHora+0x598>)
 8002b82:	781b      	ldrb	r3, [r3, #0]
 8002b84:	3b01      	subs	r3, #1
 8002b86:	2102      	movs	r1, #2
 8002b88:	4618      	mov	r0, r3
 8002b8a:	f7fe fc81 	bl	8001490 <lcd_put_cur>
						sprintf(texto, "%02d", muestraHora.Minutes);
 8002b8e:	4b7e      	ldr	r3, [pc, #504]	; (8002d88 <acc_setHora+0x590>)
 8002b90:	785b      	ldrb	r3, [r3, #1]
 8002b92:	461a      	mov	r2, r3
 8002b94:	497f      	ldr	r1, [pc, #508]	; (8002d94 <acc_setHora+0x59c>)
 8002b96:	4880      	ldr	r0, [pc, #512]	; (8002d98 <acc_setHora+0x5a0>)
 8002b98:	f005 fe0e 	bl	80087b8 <siprintf>
						lcd_send_string(texto);
 8002b9c:	487e      	ldr	r0, [pc, #504]	; (8002d98 <acc_setHora+0x5a0>)
 8002b9e:	f7fe fcff 	bl	80015a0 <lcd_send_string>
						lcd_put_cur(cursor_fechaHora, 2);
 8002ba2:	4b7b      	ldr	r3, [pc, #492]	; (8002d90 <acc_setHora+0x598>)
 8002ba4:	781b      	ldrb	r3, [r3, #0]
 8002ba6:	2102      	movs	r1, #2
 8002ba8:	4618      	mov	r0, r3
 8002baa:	f7fe fc71 	bl	8001490 <lcd_put_cur>
					break;
 8002bae:	e1d5      	b.n	8002f5c <acc_setHora+0x764>
					case 6:
						muestraHora.Seconds += 10;
 8002bb0:	4b75      	ldr	r3, [pc, #468]	; (8002d88 <acc_setHora+0x590>)
 8002bb2:	789b      	ldrb	r3, [r3, #2]
 8002bb4:	330a      	adds	r3, #10
 8002bb6:	b2da      	uxtb	r2, r3
 8002bb8:	4b73      	ldr	r3, [pc, #460]	; (8002d88 <acc_setHora+0x590>)
 8002bba:	709a      	strb	r2, [r3, #2]
						if (muestraHora.Seconds > 59) muestraHora.Seconds %= 10;
 8002bbc:	4b72      	ldr	r3, [pc, #456]	; (8002d88 <acc_setHora+0x590>)
 8002bbe:	789b      	ldrb	r3, [r3, #2]
 8002bc0:	2b3b      	cmp	r3, #59	; 0x3b
 8002bc2:	d90d      	bls.n	8002be0 <acc_setHora+0x3e8>
 8002bc4:	4b70      	ldr	r3, [pc, #448]	; (8002d88 <acc_setHora+0x590>)
 8002bc6:	789a      	ldrb	r2, [r3, #2]
 8002bc8:	4b70      	ldr	r3, [pc, #448]	; (8002d8c <acc_setHora+0x594>)
 8002bca:	fba3 1302 	umull	r1, r3, r3, r2
 8002bce:	08d9      	lsrs	r1, r3, #3
 8002bd0:	460b      	mov	r3, r1
 8002bd2:	009b      	lsls	r3, r3, #2
 8002bd4:	440b      	add	r3, r1
 8002bd6:	005b      	lsls	r3, r3, #1
 8002bd8:	1ad3      	subs	r3, r2, r3
 8002bda:	b2da      	uxtb	r2, r3
 8002bdc:	4b6a      	ldr	r3, [pc, #424]	; (8002d88 <acc_setHora+0x590>)
 8002bde:	709a      	strb	r2, [r3, #2]

						lcd_put_cur(cursor_fechaHora, 2);
 8002be0:	4b6b      	ldr	r3, [pc, #428]	; (8002d90 <acc_setHora+0x598>)
 8002be2:	781b      	ldrb	r3, [r3, #0]
 8002be4:	2102      	movs	r1, #2
 8002be6:	4618      	mov	r0, r3
 8002be8:	f7fe fc52 	bl	8001490 <lcd_put_cur>
						sprintf(texto, "%02d", muestraHora.Seconds);
 8002bec:	4b66      	ldr	r3, [pc, #408]	; (8002d88 <acc_setHora+0x590>)
 8002bee:	789b      	ldrb	r3, [r3, #2]
 8002bf0:	461a      	mov	r2, r3
 8002bf2:	4968      	ldr	r1, [pc, #416]	; (8002d94 <acc_setHora+0x59c>)
 8002bf4:	4868      	ldr	r0, [pc, #416]	; (8002d98 <acc_setHora+0x5a0>)
 8002bf6:	f005 fddf 	bl	80087b8 <siprintf>
						lcd_send_string(texto);
 8002bfa:	4867      	ldr	r0, [pc, #412]	; (8002d98 <acc_setHora+0x5a0>)
 8002bfc:	f7fe fcd0 	bl	80015a0 <lcd_send_string>
						lcd_put_cur(cursor_fechaHora, 2);
 8002c00:	4b63      	ldr	r3, [pc, #396]	; (8002d90 <acc_setHora+0x598>)
 8002c02:	781b      	ldrb	r3, [r3, #0]
 8002c04:	2102      	movs	r1, #2
 8002c06:	4618      	mov	r0, r3
 8002c08:	f7fe fc42 	bl	8001490 <lcd_put_cur>
					break;
 8002c0c:	e1a6      	b.n	8002f5c <acc_setHora+0x764>
					case 7:
						muestraHora.Seconds++;
 8002c0e:	4b5e      	ldr	r3, [pc, #376]	; (8002d88 <acc_setHora+0x590>)
 8002c10:	789b      	ldrb	r3, [r3, #2]
 8002c12:	3301      	adds	r3, #1
 8002c14:	b2da      	uxtb	r2, r3
 8002c16:	4b5c      	ldr	r3, [pc, #368]	; (8002d88 <acc_setHora+0x590>)
 8002c18:	709a      	strb	r2, [r3, #2]
						if (muestraHora.Seconds > 59) muestraHora.Seconds = 0;
 8002c1a:	4b5b      	ldr	r3, [pc, #364]	; (8002d88 <acc_setHora+0x590>)
 8002c1c:	789b      	ldrb	r3, [r3, #2]
 8002c1e:	2b3b      	cmp	r3, #59	; 0x3b
 8002c20:	d902      	bls.n	8002c28 <acc_setHora+0x430>
 8002c22:	4b59      	ldr	r3, [pc, #356]	; (8002d88 <acc_setHora+0x590>)
 8002c24:	2200      	movs	r2, #0
 8002c26:	709a      	strb	r2, [r3, #2]

						lcd_put_cur(cursor_fechaHora-1, 2);
 8002c28:	4b59      	ldr	r3, [pc, #356]	; (8002d90 <acc_setHora+0x598>)
 8002c2a:	781b      	ldrb	r3, [r3, #0]
 8002c2c:	3b01      	subs	r3, #1
 8002c2e:	2102      	movs	r1, #2
 8002c30:	4618      	mov	r0, r3
 8002c32:	f7fe fc2d 	bl	8001490 <lcd_put_cur>
						sprintf(texto, "%02d", muestraHora.Seconds);
 8002c36:	4b54      	ldr	r3, [pc, #336]	; (8002d88 <acc_setHora+0x590>)
 8002c38:	789b      	ldrb	r3, [r3, #2]
 8002c3a:	461a      	mov	r2, r3
 8002c3c:	4955      	ldr	r1, [pc, #340]	; (8002d94 <acc_setHora+0x59c>)
 8002c3e:	4856      	ldr	r0, [pc, #344]	; (8002d98 <acc_setHora+0x5a0>)
 8002c40:	f005 fdba 	bl	80087b8 <siprintf>
						lcd_send_string(texto);
 8002c44:	4854      	ldr	r0, [pc, #336]	; (8002d98 <acc_setHora+0x5a0>)
 8002c46:	f7fe fcab 	bl	80015a0 <lcd_send_string>
						lcd_put_cur(cursor_fechaHora, 2);
 8002c4a:	4b51      	ldr	r3, [pc, #324]	; (8002d90 <acc_setHora+0x598>)
 8002c4c:	781b      	ldrb	r3, [r3, #0]
 8002c4e:	2102      	movs	r1, #2
 8002c50:	4618      	mov	r0, r3
 8002c52:	f7fe fc1d 	bl	8001490 <lcd_put_cur>
					break;
 8002c56:	e181      	b.n	8002f5c <acc_setHora+0x764>
					case 12:
						muestraFecha.Date += 10;
 8002c58:	4b50      	ldr	r3, [pc, #320]	; (8002d9c <acc_setHora+0x5a4>)
 8002c5a:	789b      	ldrb	r3, [r3, #2]
 8002c5c:	330a      	adds	r3, #10
 8002c5e:	b2da      	uxtb	r2, r3
 8002c60:	4b4e      	ldr	r3, [pc, #312]	; (8002d9c <acc_setHora+0x5a4>)
 8002c62:	709a      	strb	r2, [r3, #2]
						if (muestraFecha.Date > 31) muestraFecha.Date %= 10;
 8002c64:	4b4d      	ldr	r3, [pc, #308]	; (8002d9c <acc_setHora+0x5a4>)
 8002c66:	789b      	ldrb	r3, [r3, #2]
 8002c68:	2b1f      	cmp	r3, #31
 8002c6a:	d90d      	bls.n	8002c88 <acc_setHora+0x490>
 8002c6c:	4b4b      	ldr	r3, [pc, #300]	; (8002d9c <acc_setHora+0x5a4>)
 8002c6e:	789a      	ldrb	r2, [r3, #2]
 8002c70:	4b46      	ldr	r3, [pc, #280]	; (8002d8c <acc_setHora+0x594>)
 8002c72:	fba3 1302 	umull	r1, r3, r3, r2
 8002c76:	08d9      	lsrs	r1, r3, #3
 8002c78:	460b      	mov	r3, r1
 8002c7a:	009b      	lsls	r3, r3, #2
 8002c7c:	440b      	add	r3, r1
 8002c7e:	005b      	lsls	r3, r3, #1
 8002c80:	1ad3      	subs	r3, r2, r3
 8002c82:	b2da      	uxtb	r2, r3
 8002c84:	4b45      	ldr	r3, [pc, #276]	; (8002d9c <acc_setHora+0x5a4>)
 8002c86:	709a      	strb	r2, [r3, #2]
						if (!muestraFecha.Date) muestraFecha.Date++;
 8002c88:	4b44      	ldr	r3, [pc, #272]	; (8002d9c <acc_setHora+0x5a4>)
 8002c8a:	789b      	ldrb	r3, [r3, #2]
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d105      	bne.n	8002c9c <acc_setHora+0x4a4>
 8002c90:	4b42      	ldr	r3, [pc, #264]	; (8002d9c <acc_setHora+0x5a4>)
 8002c92:	789b      	ldrb	r3, [r3, #2]
 8002c94:	3301      	adds	r3, #1
 8002c96:	b2da      	uxtb	r2, r3
 8002c98:	4b40      	ldr	r3, [pc, #256]	; (8002d9c <acc_setHora+0x5a4>)
 8002c9a:	709a      	strb	r2, [r3, #2]

						lcd_put_cur(cursor_fechaHora, 2);
 8002c9c:	4b3c      	ldr	r3, [pc, #240]	; (8002d90 <acc_setHora+0x598>)
 8002c9e:	781b      	ldrb	r3, [r3, #0]
 8002ca0:	2102      	movs	r1, #2
 8002ca2:	4618      	mov	r0, r3
 8002ca4:	f7fe fbf4 	bl	8001490 <lcd_put_cur>
						sprintf(texto, "%02d", muestraFecha.Date);
 8002ca8:	4b3c      	ldr	r3, [pc, #240]	; (8002d9c <acc_setHora+0x5a4>)
 8002caa:	789b      	ldrb	r3, [r3, #2]
 8002cac:	461a      	mov	r2, r3
 8002cae:	4939      	ldr	r1, [pc, #228]	; (8002d94 <acc_setHora+0x59c>)
 8002cb0:	4839      	ldr	r0, [pc, #228]	; (8002d98 <acc_setHora+0x5a0>)
 8002cb2:	f005 fd81 	bl	80087b8 <siprintf>
						lcd_send_string(texto);
 8002cb6:	4838      	ldr	r0, [pc, #224]	; (8002d98 <acc_setHora+0x5a0>)
 8002cb8:	f7fe fc72 	bl	80015a0 <lcd_send_string>
						lcd_put_cur(cursor_fechaHora, 2);
 8002cbc:	4b34      	ldr	r3, [pc, #208]	; (8002d90 <acc_setHora+0x598>)
 8002cbe:	781b      	ldrb	r3, [r3, #0]
 8002cc0:	2102      	movs	r1, #2
 8002cc2:	4618      	mov	r0, r3
 8002cc4:	f7fe fbe4 	bl	8001490 <lcd_put_cur>
					break;
 8002cc8:	e148      	b.n	8002f5c <acc_setHora+0x764>
					case 13:
						muestraFecha.Date++;
 8002cca:	4b34      	ldr	r3, [pc, #208]	; (8002d9c <acc_setHora+0x5a4>)
 8002ccc:	789b      	ldrb	r3, [r3, #2]
 8002cce:	3301      	adds	r3, #1
 8002cd0:	b2da      	uxtb	r2, r3
 8002cd2:	4b32      	ldr	r3, [pc, #200]	; (8002d9c <acc_setHora+0x5a4>)
 8002cd4:	709a      	strb	r2, [r3, #2]
						if (muestraFecha.Date > 31) muestraFecha.Date = 1;
 8002cd6:	4b31      	ldr	r3, [pc, #196]	; (8002d9c <acc_setHora+0x5a4>)
 8002cd8:	789b      	ldrb	r3, [r3, #2]
 8002cda:	2b1f      	cmp	r3, #31
 8002cdc:	d902      	bls.n	8002ce4 <acc_setHora+0x4ec>
 8002cde:	4b2f      	ldr	r3, [pc, #188]	; (8002d9c <acc_setHora+0x5a4>)
 8002ce0:	2201      	movs	r2, #1
 8002ce2:	709a      	strb	r2, [r3, #2]

						lcd_put_cur(cursor_fechaHora-1, 2);
 8002ce4:	4b2a      	ldr	r3, [pc, #168]	; (8002d90 <acc_setHora+0x598>)
 8002ce6:	781b      	ldrb	r3, [r3, #0]
 8002ce8:	3b01      	subs	r3, #1
 8002cea:	2102      	movs	r1, #2
 8002cec:	4618      	mov	r0, r3
 8002cee:	f7fe fbcf 	bl	8001490 <lcd_put_cur>
						sprintf(texto, "%02d", muestraFecha.Date);
 8002cf2:	4b2a      	ldr	r3, [pc, #168]	; (8002d9c <acc_setHora+0x5a4>)
 8002cf4:	789b      	ldrb	r3, [r3, #2]
 8002cf6:	461a      	mov	r2, r3
 8002cf8:	4926      	ldr	r1, [pc, #152]	; (8002d94 <acc_setHora+0x59c>)
 8002cfa:	4827      	ldr	r0, [pc, #156]	; (8002d98 <acc_setHora+0x5a0>)
 8002cfc:	f005 fd5c 	bl	80087b8 <siprintf>
						lcd_send_string(texto);
 8002d00:	4825      	ldr	r0, [pc, #148]	; (8002d98 <acc_setHora+0x5a0>)
 8002d02:	f7fe fc4d 	bl	80015a0 <lcd_send_string>
						lcd_put_cur(cursor_fechaHora, 2);
 8002d06:	4b22      	ldr	r3, [pc, #136]	; (8002d90 <acc_setHora+0x598>)
 8002d08:	781b      	ldrb	r3, [r3, #0]
 8002d0a:	2102      	movs	r1, #2
 8002d0c:	4618      	mov	r0, r3
 8002d0e:	f7fe fbbf 	bl	8001490 <lcd_put_cur>
					break;
 8002d12:	e123      	b.n	8002f5c <acc_setHora+0x764>
					case 15:
						muestraFecha.Month += 10;
 8002d14:	4b21      	ldr	r3, [pc, #132]	; (8002d9c <acc_setHora+0x5a4>)
 8002d16:	785b      	ldrb	r3, [r3, #1]
 8002d18:	330a      	adds	r3, #10
 8002d1a:	b2da      	uxtb	r2, r3
 8002d1c:	4b1f      	ldr	r3, [pc, #124]	; (8002d9c <acc_setHora+0x5a4>)
 8002d1e:	705a      	strb	r2, [r3, #1]
						if (muestraFecha.Month > 12) muestraFecha.Month %= 10;
 8002d20:	4b1e      	ldr	r3, [pc, #120]	; (8002d9c <acc_setHora+0x5a4>)
 8002d22:	785b      	ldrb	r3, [r3, #1]
 8002d24:	2b0c      	cmp	r3, #12
 8002d26:	d90d      	bls.n	8002d44 <acc_setHora+0x54c>
 8002d28:	4b1c      	ldr	r3, [pc, #112]	; (8002d9c <acc_setHora+0x5a4>)
 8002d2a:	785a      	ldrb	r2, [r3, #1]
 8002d2c:	4b17      	ldr	r3, [pc, #92]	; (8002d8c <acc_setHora+0x594>)
 8002d2e:	fba3 1302 	umull	r1, r3, r3, r2
 8002d32:	08d9      	lsrs	r1, r3, #3
 8002d34:	460b      	mov	r3, r1
 8002d36:	009b      	lsls	r3, r3, #2
 8002d38:	440b      	add	r3, r1
 8002d3a:	005b      	lsls	r3, r3, #1
 8002d3c:	1ad3      	subs	r3, r2, r3
 8002d3e:	b2da      	uxtb	r2, r3
 8002d40:	4b16      	ldr	r3, [pc, #88]	; (8002d9c <acc_setHora+0x5a4>)
 8002d42:	705a      	strb	r2, [r3, #1]
						if (!muestraFecha.Month) muestraFecha.Month++;
 8002d44:	4b15      	ldr	r3, [pc, #84]	; (8002d9c <acc_setHora+0x5a4>)
 8002d46:	785b      	ldrb	r3, [r3, #1]
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d105      	bne.n	8002d58 <acc_setHora+0x560>
 8002d4c:	4b13      	ldr	r3, [pc, #76]	; (8002d9c <acc_setHora+0x5a4>)
 8002d4e:	785b      	ldrb	r3, [r3, #1]
 8002d50:	3301      	adds	r3, #1
 8002d52:	b2da      	uxtb	r2, r3
 8002d54:	4b11      	ldr	r3, [pc, #68]	; (8002d9c <acc_setHora+0x5a4>)
 8002d56:	705a      	strb	r2, [r3, #1]

						lcd_put_cur(cursor_fechaHora, 2);
 8002d58:	4b0d      	ldr	r3, [pc, #52]	; (8002d90 <acc_setHora+0x598>)
 8002d5a:	781b      	ldrb	r3, [r3, #0]
 8002d5c:	2102      	movs	r1, #2
 8002d5e:	4618      	mov	r0, r3
 8002d60:	f7fe fb96 	bl	8001490 <lcd_put_cur>
						sprintf(texto, "%02d", muestraFecha.Month);
 8002d64:	4b0d      	ldr	r3, [pc, #52]	; (8002d9c <acc_setHora+0x5a4>)
 8002d66:	785b      	ldrb	r3, [r3, #1]
 8002d68:	461a      	mov	r2, r3
 8002d6a:	490a      	ldr	r1, [pc, #40]	; (8002d94 <acc_setHora+0x59c>)
 8002d6c:	480a      	ldr	r0, [pc, #40]	; (8002d98 <acc_setHora+0x5a0>)
 8002d6e:	f005 fd23 	bl	80087b8 <siprintf>
						lcd_send_string(texto);
 8002d72:	4809      	ldr	r0, [pc, #36]	; (8002d98 <acc_setHora+0x5a0>)
 8002d74:	f7fe fc14 	bl	80015a0 <lcd_send_string>
						lcd_put_cur(cursor_fechaHora, 2);
 8002d78:	4b05      	ldr	r3, [pc, #20]	; (8002d90 <acc_setHora+0x598>)
 8002d7a:	781b      	ldrb	r3, [r3, #0]
 8002d7c:	2102      	movs	r1, #2
 8002d7e:	4618      	mov	r0, r3
 8002d80:	f7fe fb86 	bl	8001490 <lcd_put_cur>
					break;
 8002d84:	e0ea      	b.n	8002f5c <acc_setHora+0x764>
 8002d86:	bf00      	nop
 8002d88:	20000298 	.word	0x20000298
 8002d8c:	cccccccd 	.word	0xcccccccd
 8002d90:	200002a0 	.word	0x200002a0
 8002d94:	08009358 	.word	0x08009358
 8002d98:	20000250 	.word	0x20000250
 8002d9c:	2000029c 	.word	0x2000029c
					case 16:
						muestraFecha.Month++;
 8002da0:	4b9d      	ldr	r3, [pc, #628]	; (8003018 <acc_setHora+0x820>)
 8002da2:	785b      	ldrb	r3, [r3, #1]
 8002da4:	3301      	adds	r3, #1
 8002da6:	b2da      	uxtb	r2, r3
 8002da8:	4b9b      	ldr	r3, [pc, #620]	; (8003018 <acc_setHora+0x820>)
 8002daa:	705a      	strb	r2, [r3, #1]
						if (muestraFecha.Month > 12) muestraFecha.Month = 1;
 8002dac:	4b9a      	ldr	r3, [pc, #616]	; (8003018 <acc_setHora+0x820>)
 8002dae:	785b      	ldrb	r3, [r3, #1]
 8002db0:	2b0c      	cmp	r3, #12
 8002db2:	d902      	bls.n	8002dba <acc_setHora+0x5c2>
 8002db4:	4b98      	ldr	r3, [pc, #608]	; (8003018 <acc_setHora+0x820>)
 8002db6:	2201      	movs	r2, #1
 8002db8:	705a      	strb	r2, [r3, #1]

						lcd_put_cur(cursor_fechaHora-1, 2);
 8002dba:	4b98      	ldr	r3, [pc, #608]	; (800301c <acc_setHora+0x824>)
 8002dbc:	781b      	ldrb	r3, [r3, #0]
 8002dbe:	3b01      	subs	r3, #1
 8002dc0:	2102      	movs	r1, #2
 8002dc2:	4618      	mov	r0, r3
 8002dc4:	f7fe fb64 	bl	8001490 <lcd_put_cur>
						sprintf(texto, "%02d", muestraFecha.Month);
 8002dc8:	4b93      	ldr	r3, [pc, #588]	; (8003018 <acc_setHora+0x820>)
 8002dca:	785b      	ldrb	r3, [r3, #1]
 8002dcc:	461a      	mov	r2, r3
 8002dce:	4994      	ldr	r1, [pc, #592]	; (8003020 <acc_setHora+0x828>)
 8002dd0:	4894      	ldr	r0, [pc, #592]	; (8003024 <acc_setHora+0x82c>)
 8002dd2:	f005 fcf1 	bl	80087b8 <siprintf>
						lcd_send_string(texto);
 8002dd6:	4893      	ldr	r0, [pc, #588]	; (8003024 <acc_setHora+0x82c>)
 8002dd8:	f7fe fbe2 	bl	80015a0 <lcd_send_string>
						lcd_put_cur(cursor_fechaHora, 2);
 8002ddc:	4b8f      	ldr	r3, [pc, #572]	; (800301c <acc_setHora+0x824>)
 8002dde:	781b      	ldrb	r3, [r3, #0]
 8002de0:	2102      	movs	r1, #2
 8002de2:	4618      	mov	r0, r3
 8002de4:	f7fe fb54 	bl	8001490 <lcd_put_cur>
					break;
 8002de8:	e0b8      	b.n	8002f5c <acc_setHora+0x764>
					case 18:
						muestraFecha.Year += 10;
 8002dea:	4b8b      	ldr	r3, [pc, #556]	; (8003018 <acc_setHora+0x820>)
 8002dec:	78db      	ldrb	r3, [r3, #3]
 8002dee:	330a      	adds	r3, #10
 8002df0:	b2da      	uxtb	r2, r3
 8002df2:	4b89      	ldr	r3, [pc, #548]	; (8003018 <acc_setHora+0x820>)
 8002df4:	70da      	strb	r2, [r3, #3]
						if (muestraFecha.Year > 2099) muestraFecha.Year = 2000;

						lcd_put_cur(cursor_fechaHora, 2);
 8002df6:	4b89      	ldr	r3, [pc, #548]	; (800301c <acc_setHora+0x824>)
 8002df8:	781b      	ldrb	r3, [r3, #0]
 8002dfa:	2102      	movs	r1, #2
 8002dfc:	4618      	mov	r0, r3
 8002dfe:	f7fe fb47 	bl	8001490 <lcd_put_cur>
						sprintf(texto, "%02d", muestraFecha.Year%100);
 8002e02:	4b85      	ldr	r3, [pc, #532]	; (8003018 <acc_setHora+0x820>)
 8002e04:	78db      	ldrb	r3, [r3, #3]
 8002e06:	4a88      	ldr	r2, [pc, #544]	; (8003028 <acc_setHora+0x830>)
 8002e08:	fba2 1203 	umull	r1, r2, r2, r3
 8002e0c:	0952      	lsrs	r2, r2, #5
 8002e0e:	2164      	movs	r1, #100	; 0x64
 8002e10:	fb01 f202 	mul.w	r2, r1, r2
 8002e14:	1a9b      	subs	r3, r3, r2
 8002e16:	b2db      	uxtb	r3, r3
 8002e18:	461a      	mov	r2, r3
 8002e1a:	4981      	ldr	r1, [pc, #516]	; (8003020 <acc_setHora+0x828>)
 8002e1c:	4881      	ldr	r0, [pc, #516]	; (8003024 <acc_setHora+0x82c>)
 8002e1e:	f005 fccb 	bl	80087b8 <siprintf>
						lcd_send_string(texto);
 8002e22:	4880      	ldr	r0, [pc, #512]	; (8003024 <acc_setHora+0x82c>)
 8002e24:	f7fe fbbc 	bl	80015a0 <lcd_send_string>
						lcd_put_cur(cursor_fechaHora, 2);
 8002e28:	4b7c      	ldr	r3, [pc, #496]	; (800301c <acc_setHora+0x824>)
 8002e2a:	781b      	ldrb	r3, [r3, #0]
 8002e2c:	2102      	movs	r1, #2
 8002e2e:	4618      	mov	r0, r3
 8002e30:	f7fe fb2e 	bl	8001490 <lcd_put_cur>
					break;
 8002e34:	e092      	b.n	8002f5c <acc_setHora+0x764>
					case 19:
						muestraFecha.Year++;
 8002e36:	4b78      	ldr	r3, [pc, #480]	; (8003018 <acc_setHora+0x820>)
 8002e38:	78db      	ldrb	r3, [r3, #3]
 8002e3a:	3301      	adds	r3, #1
 8002e3c:	b2da      	uxtb	r2, r3
 8002e3e:	4b76      	ldr	r3, [pc, #472]	; (8003018 <acc_setHora+0x820>)
 8002e40:	70da      	strb	r2, [r3, #3]
						if (muestraFecha.Year > 2099) muestraFecha.Year = 2000;

						lcd_put_cur(cursor_fechaHora-1, 2);
 8002e42:	4b76      	ldr	r3, [pc, #472]	; (800301c <acc_setHora+0x824>)
 8002e44:	781b      	ldrb	r3, [r3, #0]
 8002e46:	3b01      	subs	r3, #1
 8002e48:	2102      	movs	r1, #2
 8002e4a:	4618      	mov	r0, r3
 8002e4c:	f7fe fb20 	bl	8001490 <lcd_put_cur>
						sprintf(texto, "%02d", muestraFecha.Year%100);
 8002e50:	4b71      	ldr	r3, [pc, #452]	; (8003018 <acc_setHora+0x820>)
 8002e52:	78db      	ldrb	r3, [r3, #3]
 8002e54:	4a74      	ldr	r2, [pc, #464]	; (8003028 <acc_setHora+0x830>)
 8002e56:	fba2 1203 	umull	r1, r2, r2, r3
 8002e5a:	0952      	lsrs	r2, r2, #5
 8002e5c:	2164      	movs	r1, #100	; 0x64
 8002e5e:	fb01 f202 	mul.w	r2, r1, r2
 8002e62:	1a9b      	subs	r3, r3, r2
 8002e64:	b2db      	uxtb	r3, r3
 8002e66:	461a      	mov	r2, r3
 8002e68:	496d      	ldr	r1, [pc, #436]	; (8003020 <acc_setHora+0x828>)
 8002e6a:	486e      	ldr	r0, [pc, #440]	; (8003024 <acc_setHora+0x82c>)
 8002e6c:	f005 fca4 	bl	80087b8 <siprintf>
						lcd_send_string(texto);
 8002e70:	486c      	ldr	r0, [pc, #432]	; (8003024 <acc_setHora+0x82c>)
 8002e72:	f7fe fb95 	bl	80015a0 <lcd_send_string>
						lcd_put_cur(cursor_fechaHora, 2);
 8002e76:	4b69      	ldr	r3, [pc, #420]	; (800301c <acc_setHora+0x824>)
 8002e78:	781b      	ldrb	r3, [r3, #0]
 8002e7a:	2102      	movs	r1, #2
 8002e7c:	4618      	mov	r0, r3
 8002e7e:	f7fe fb07 	bl	8001490 <lcd_put_cur>
					break;
 8002e82:	e06b      	b.n	8002f5c <acc_setHora+0x764>
					case 20:
						lcd_blinkCursOff;
 8002e84:	200c      	movs	r0, #12
 8002e86:	f7fe fa83 	bl	8001390 <lcd_send_cmd>
						if ( (muestraFecha.Year % 4 == 0 && muestraFecha.Year % 100 != 0) || (muestraFecha.Year % 400 == 0) ){
 8002e8a:	4b63      	ldr	r3, [pc, #396]	; (8003018 <acc_setHora+0x820>)
 8002e8c:	78db      	ldrb	r3, [r3, #3]
 8002e8e:	f003 0303 	and.w	r3, r3, #3
 8002e92:	b2db      	uxtb	r3, r3
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d10c      	bne.n	8002eb2 <acc_setHora+0x6ba>
 8002e98:	4b5f      	ldr	r3, [pc, #380]	; (8003018 <acc_setHora+0x820>)
 8002e9a:	78db      	ldrb	r3, [r3, #3]
 8002e9c:	4a62      	ldr	r2, [pc, #392]	; (8003028 <acc_setHora+0x830>)
 8002e9e:	fba2 1203 	umull	r1, r2, r2, r3
 8002ea2:	0952      	lsrs	r2, r2, #5
 8002ea4:	2164      	movs	r1, #100	; 0x64
 8002ea6:	fb01 f202 	mul.w	r2, r1, r2
 8002eaa:	1a9b      	subs	r3, r3, r2
 8002eac:	b2db      	uxtb	r3, r3
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d10f      	bne.n	8002ed2 <acc_setHora+0x6da>
 8002eb2:	4b59      	ldr	r3, [pc, #356]	; (8003018 <acc_setHora+0x820>)
 8002eb4:	78db      	ldrb	r3, [r3, #3]
 8002eb6:	461a      	mov	r2, r3
 8002eb8:	4b5b      	ldr	r3, [pc, #364]	; (8003028 <acc_setHora+0x830>)
 8002eba:	fb83 1302 	smull	r1, r3, r3, r2
 8002ebe:	11d9      	asrs	r1, r3, #7
 8002ec0:	17d3      	asrs	r3, r2, #31
 8002ec2:	1acb      	subs	r3, r1, r3
 8002ec4:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8002ec8:	fb01 f303 	mul.w	r3, r1, r3
 8002ecc:	1ad3      	subs	r3, r2, r3
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d103      	bne.n	8002eda <acc_setHora+0x6e2>
							diasPorMes[2] = 29;
 8002ed2:	4b56      	ldr	r3, [pc, #344]	; (800302c <acc_setHora+0x834>)
 8002ed4:	221d      	movs	r2, #29
 8002ed6:	709a      	strb	r2, [r3, #2]
 8002ed8:	e002      	b.n	8002ee0 <acc_setHora+0x6e8>
						}else{
							diasPorMes[2] = 28;
 8002eda:	4b54      	ldr	r3, [pc, #336]	; (800302c <acc_setHora+0x834>)
 8002edc:	221c      	movs	r2, #28
 8002ede:	709a      	strb	r2, [r3, #2]
						}

						if (muestraFecha.Date > diasPorMes[muestraFecha.Month]){
 8002ee0:	4b4d      	ldr	r3, [pc, #308]	; (8003018 <acc_setHora+0x820>)
 8002ee2:	789a      	ldrb	r2, [r3, #2]
 8002ee4:	4b4c      	ldr	r3, [pc, #304]	; (8003018 <acc_setHora+0x820>)
 8002ee6:	785b      	ldrb	r3, [r3, #1]
 8002ee8:	4619      	mov	r1, r3
 8002eea:	4b50      	ldr	r3, [pc, #320]	; (800302c <acc_setHora+0x834>)
 8002eec:	5c5b      	ldrb	r3, [r3, r1]
 8002eee:	429a      	cmp	r2, r3
 8002ef0:	d90e      	bls.n	8002f10 <acc_setHora+0x718>
							lcd_clear();
 8002ef2:	f7fe fab5 	bl	8001460 <lcd_clear>
							lcd_put_cur(3, 1);
 8002ef6:	2101      	movs	r1, #1
 8002ef8:	2003      	movs	r0, #3
 8002efa:	f7fe fac9 	bl	8001490 <lcd_put_cur>
							lcd_send_string("FECHA INVALIDA");
 8002efe:	484c      	ldr	r0, [pc, #304]	; (8003030 <acc_setHora+0x838>)
 8002f00:	f7fe fb4e 	bl	80015a0 <lcd_send_string>
							timeOut_pantalla = 0;
 8002f04:	4b4b      	ldr	r3, [pc, #300]	; (8003034 <acc_setHora+0x83c>)
 8002f06:	2200      	movs	r2, #0
 8002f08:	801a      	strh	r2, [r3, #0]
							pant_horaFecha = PANT_ERROR_H_F;
 8002f0a:	4b4b      	ldr	r3, [pc, #300]	; (8003038 <acc_setHora+0x840>)
 8002f0c:	2203      	movs	r2, #3
 8002f0e:	701a      	strb	r2, [r3, #0]
						} //fin if (muestraFecha.Date > diasPorMes[muestraFecha.Month])

						diaSemana = calculaDiaSemana(muestraFecha.Year, muestraFecha.Month, muestraFecha.Date);
 8002f10:	4b41      	ldr	r3, [pc, #260]	; (8003018 <acc_setHora+0x820>)
 8002f12:	78db      	ldrb	r3, [r3, #3]
 8002f14:	4618      	mov	r0, r3
 8002f16:	4b40      	ldr	r3, [pc, #256]	; (8003018 <acc_setHora+0x820>)
 8002f18:	785b      	ldrb	r3, [r3, #1]
 8002f1a:	4619      	mov	r1, r3
 8002f1c:	4b3e      	ldr	r3, [pc, #248]	; (8003018 <acc_setHora+0x820>)
 8002f1e:	789b      	ldrb	r3, [r3, #2]
 8002f20:	461a      	mov	r2, r3
 8002f22:	f000 fb25 	bl	8003570 <calculaDiaSemana>
 8002f26:	4603      	mov	r3, r0
 8002f28:	461a      	mov	r2, r3
 8002f2a:	4b44      	ldr	r3, [pc, #272]	; (800303c <acc_setHora+0x844>)
 8002f2c:	701a      	strb	r2, [r3, #0]

						lcd_clear();
 8002f2e:	f7fe fa97 	bl	8001460 <lcd_clear>
						lcd_put_cur(0, 0);
 8002f32:	2100      	movs	r1, #0
 8002f34:	2000      	movs	r0, #0
 8002f36:	f7fe faab 	bl	8001490 <lcd_put_cur>
						lcd_send_string("CONF. HORA Y FECHA?");
 8002f3a:	4841      	ldr	r0, [pc, #260]	; (8003040 <acc_setHora+0x848>)
 8002f3c:	f7fe fb30 	bl	80015a0 <lcd_send_string>
						lcd_put_cur(0, 2);
 8002f40:	2102      	movs	r1, #2
 8002f42:	2000      	movs	r0, #0
 8002f44:	f7fe faa4 	bl	8001490 <lcd_put_cur>
						lcd_send_string("ATRAS:NO  ACEPTAR:SI");
 8002f48:	483e      	ldr	r0, [pc, #248]	; (8003044 <acc_setHora+0x84c>)
 8002f4a:	f7fe fb29 	bl	80015a0 <lcd_send_string>

						pant_horaFecha = PANT_CONFIR_H_F;
 8002f4e:	4b3a      	ldr	r3, [pc, #232]	; (8003038 <acc_setHora+0x840>)
 8002f50:	2201      	movs	r2, #1
 8002f52:	701a      	strb	r2, [r3, #0]

					break;
 8002f54:	e002      	b.n	8002f5c <acc_setHora+0x764>
					default:
					break;
				} //fin switch cursor_fechaHora
			} //fin if IN_UP
 8002f56:	bf00      	nop
 8002f58:	e05c      	b.n	8003014 <acc_setHora+0x81c>
					break;
 8002f5a:	bf00      	nop

		break;
 8002f5c:	e05a      	b.n	8003014 <acc_setHora+0x81c>
		case PANT_CONFIR_H_F:
			if (getStatBoton(IN_BACK) == FALL){
 8002f5e:	2002      	movs	r0, #2
 8002f60:	f7fd fd32 	bl	80009c8 <getStatBoton>
 8002f64:	4603      	mov	r3, r0
 8002f66:	2b02      	cmp	r3, #2
 8002f68:	d102      	bne.n	8002f70 <acc_setHora+0x778>
				init_setHora();
 8002f6a:	f7fe feb9 	bl	8001ce0 <init_setHora>
				return;
 8002f6e:	e051      	b.n	8003014 <acc_setHora+0x81c>
			} //fin if IN_BACK

			if (getStatBoton(IN_OK) == FALL){
 8002f70:	2003      	movs	r0, #3
 8002f72:	f7fd fd29 	bl	80009c8 <getStatBoton>
 8002f76:	4603      	mov	r3, r0
 8002f78:	2b02      	cmp	r3, #2
 8002f7a:	d146      	bne.n	800300a <acc_setHora+0x812>
				HAL_RTC_SetTime(&hrtc, &muestraHora, RTC_FORMAT_BIN);
 8002f7c:	2200      	movs	r2, #0
 8002f7e:	4932      	ldr	r1, [pc, #200]	; (8003048 <acc_setHora+0x850>)
 8002f80:	4832      	ldr	r0, [pc, #200]	; (800304c <acc_setHora+0x854>)
 8002f82:	f003 ff81 	bl	8006e88 <HAL_RTC_SetTime>
				HAL_RTC_SetDate(&hrtc, &muestraFecha, RTC_FORMAT_BIN);
 8002f86:	2200      	movs	r2, #0
 8002f88:	4923      	ldr	r1, [pc, #140]	; (8003018 <acc_setHora+0x820>)
 8002f8a:	4830      	ldr	r0, [pc, #192]	; (800304c <acc_setHora+0x854>)
 8002f8c:	f004 f8ec 	bl	8007168 <HAL_RTC_SetDate>
				lcd_clear();
 8002f90:	f7fe fa66 	bl	8001460 <lcd_clear>
				lcd_put_cur(3, 1);
 8002f94:	2101      	movs	r1, #1
 8002f96:	2003      	movs	r0, #3
 8002f98:	f7fe fa7a 	bl	8001490 <lcd_put_cur>
				lcd_send_string("AJUSTE GRABADO.");
 8002f9c:	482c      	ldr	r0, [pc, #176]	; (8003050 <acc_setHora+0x858>)
 8002f9e:	f7fe faff 	bl	80015a0 <lcd_send_string>
				pant_horaFecha = PANT_GRABADO_H_F;
 8002fa2:	4b25      	ldr	r3, [pc, #148]	; (8003038 <acc_setHora+0x840>)
 8002fa4:	2202      	movs	r2, #2
 8002fa6:	701a      	strb	r2, [r3, #0]
				timeOut_pantalla = 0;
 8002fa8:	4b22      	ldr	r3, [pc, #136]	; (8003034 <acc_setHora+0x83c>)
 8002faa:	2200      	movs	r2, #0
 8002fac:	801a      	strh	r2, [r3, #0]
				break;
 8002fae:	e031      	b.n	8003014 <acc_setHora+0x81c>
			} //fin if IN_OK
		break;
		case PANT_GRABADO_H_F:
			if (timeOut_pantalla > 349){ // 3.5 segundos pasaron
 8002fb0:	4b20      	ldr	r3, [pc, #128]	; (8003034 <acc_setHora+0x83c>)
 8002fb2:	881b      	ldrh	r3, [r3, #0]
 8002fb4:	f5b3 7faf 	cmp.w	r3, #350	; 0x15e
 8002fb8:	d307      	bcc.n	8002fca <acc_setHora+0x7d2>
				menuActual = &menu[MENU_SELECCION];
 8002fba:	4b26      	ldr	r3, [pc, #152]	; (8003054 <acc_setHora+0x85c>)
 8002fbc:	4a26      	ldr	r2, [pc, #152]	; (8003058 <acc_setHora+0x860>)
 8002fbe:	601a      	str	r2, [r3, #0]
				menuActual->inicia_menu();
 8002fc0:	4b24      	ldr	r3, [pc, #144]	; (8003054 <acc_setHora+0x85c>)
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	689b      	ldr	r3, [r3, #8]
 8002fc6:	4798      	blx	r3
				break;
 8002fc8:	e024      	b.n	8003014 <acc_setHora+0x81c>
			} //fin if timeOut...

			if (getStatBoton(IN_BACK) == FALL){
 8002fca:	2002      	movs	r0, #2
 8002fcc:	f7fd fcfc 	bl	80009c8 <getStatBoton>
 8002fd0:	4603      	mov	r3, r0
 8002fd2:	2b02      	cmp	r3, #2
 8002fd4:	d11b      	bne.n	800300e <acc_setHora+0x816>
				menuActual = &menu[MENU_SELECCION];
 8002fd6:	4b1f      	ldr	r3, [pc, #124]	; (8003054 <acc_setHora+0x85c>)
 8002fd8:	4a1f      	ldr	r2, [pc, #124]	; (8003058 <acc_setHora+0x860>)
 8002fda:	601a      	str	r2, [r3, #0]
				menuActual->inicia_menu();
 8002fdc:	4b1d      	ldr	r3, [pc, #116]	; (8003054 <acc_setHora+0x85c>)
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	689b      	ldr	r3, [r3, #8]
 8002fe2:	4798      	blx	r3
			} //fin if IN_BACK

		break;
 8002fe4:	e013      	b.n	800300e <acc_setHora+0x816>
		case PANT_ERROR_H_F:
			if (timeOut_pantalla > 249){ // 2.5 segundos pasaron
 8002fe6:	4b13      	ldr	r3, [pc, #76]	; (8003034 <acc_setHora+0x83c>)
 8002fe8:	881b      	ldrh	r3, [r3, #0]
 8002fea:	2bf9      	cmp	r3, #249	; 0xf9
 8002fec:	d902      	bls.n	8002ff4 <acc_setHora+0x7fc>
				init_setHora();
 8002fee:	f7fe fe77 	bl	8001ce0 <init_setHora>
				break;
 8002ff2:	e00f      	b.n	8003014 <acc_setHora+0x81c>
			} //fin if timeOut...

			if (getStatBoton(IN_BACK) == FALL){
 8002ff4:	2002      	movs	r0, #2
 8002ff6:	f7fd fce7 	bl	80009c8 <getStatBoton>
 8002ffa:	4603      	mov	r3, r0
 8002ffc:	2b02      	cmp	r3, #2
 8002ffe:	d108      	bne.n	8003012 <acc_setHora+0x81a>
				init_setHora();
 8003000:	f7fe fe6e 	bl	8001ce0 <init_setHora>
				break;
 8003004:	e006      	b.n	8003014 <acc_setHora+0x81c>
			} //fin if IN_BACK

		break;
		default:
		break;
 8003006:	bf00      	nop
 8003008:	e004      	b.n	8003014 <acc_setHora+0x81c>
		break;
 800300a:	bf00      	nop
 800300c:	e002      	b.n	8003014 <acc_setHora+0x81c>
		break;
 800300e:	bf00      	nop
 8003010:	e000      	b.n	8003014 <acc_setHora+0x81c>
		break;
 8003012:	bf00      	nop
	} //fin switch pant_horaFecha

} //acc_setHora()
 8003014:	bd80      	pop	{r7, pc}
 8003016:	bf00      	nop
 8003018:	2000029c 	.word	0x2000029c
 800301c:	200002a0 	.word	0x200002a0
 8003020:	08009358 	.word	0x08009358
 8003024:	20000250 	.word	0x20000250
 8003028:	51eb851f 	.word	0x51eb851f
 800302c:	20000040 	.word	0x20000040
 8003030:	08009360 	.word	0x08009360
 8003034:	20000282 	.word	0x20000282
 8003038:	200002a1 	.word	0x200002a1
 800303c:	200002a2 	.word	0x200002a2
 8003040:	08009370 	.word	0x08009370
 8003044:	08009384 	.word	0x08009384
 8003048:	20000298 	.word	0x20000298
 800304c:	200002b4 	.word	0x200002b4
 8003050:	0800939c 	.word	0x0800939c
 8003054:	2000024c 	.word	0x2000024c
 8003058:	20000060 	.word	0x20000060

0800305c <acc_debug>:


void acc_debug (void){
 800305c:	b590      	push	{r4, r7, lr}
 800305e:	b085      	sub	sp, #20
 8003060:	af04      	add	r7, sp, #16

	switch (pantDebug){
 8003062:	4bab      	ldr	r3, [pc, #684]	; (8003310 <acc_debug+0x2b4>)
 8003064:	781b      	ldrb	r3, [r3, #0]
 8003066:	2b04      	cmp	r3, #4
 8003068:	f200 8245 	bhi.w	80034f6 <acc_debug+0x49a>
 800306c:	a201      	add	r2, pc, #4	; (adr r2, 8003074 <acc_debug+0x18>)
 800306e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003072:	bf00      	nop
 8003074:	08003089 	.word	0x08003089
 8003078:	080034c5 	.word	0x080034c5
 800307c:	080034e5 	.word	0x080034e5
 8003080:	08003449 	.word	0x08003449
 8003084:	080034a5 	.word	0x080034a5
		case PANT_DEBUG:
			if (getStatBoton(IN_BACK) == FALL){
 8003088:	2002      	movs	r0, #2
 800308a:	f7fd fc9d 	bl	80009c8 <getStatBoton>
 800308e:	4603      	mov	r3, r0
 8003090:	2b02      	cmp	r3, #2
 8003092:	d106      	bne.n	80030a2 <acc_debug+0x46>
				menuActual = &menu[MENU_INFO];
 8003094:	4b9f      	ldr	r3, [pc, #636]	; (8003314 <acc_debug+0x2b8>)
 8003096:	4aa0      	ldr	r2, [pc, #640]	; (8003318 <acc_debug+0x2bc>)
 8003098:	601a      	str	r2, [r3, #0]
				menuActual->inicia_menu();
 800309a:	4b9e      	ldr	r3, [pc, #632]	; (8003314 <acc_debug+0x2b8>)
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	689b      	ldr	r3, [r3, #8]
 80030a0:	4798      	blx	r3
			} //fin if IN_BACK

			if (getStatBoton(IN_LEFT) == FALL){
 80030a2:	2000      	movs	r0, #0
 80030a4:	f7fd fc90 	bl	80009c8 <getStatBoton>
 80030a8:	4603      	mov	r3, r0
 80030aa:	2b02      	cmp	r3, #2
 80030ac:	d14f      	bne.n	800314e <acc_debug+0xf2>
				cursor_debug--;
 80030ae:	4b9b      	ldr	r3, [pc, #620]	; (800331c <acc_debug+0x2c0>)
 80030b0:	781b      	ldrb	r3, [r3, #0]
 80030b2:	3b01      	subs	r3, #1
 80030b4:	b2da      	uxtb	r2, r3
 80030b6:	4b99      	ldr	r3, [pc, #612]	; (800331c <acc_debug+0x2c0>)
 80030b8:	701a      	strb	r2, [r3, #0]
				if (cursor_debug > 3){
 80030ba:	4b98      	ldr	r3, [pc, #608]	; (800331c <acc_debug+0x2c0>)
 80030bc:	781b      	ldrb	r3, [r3, #0]
 80030be:	2b03      	cmp	r3, #3
 80030c0:	d902      	bls.n	80030c8 <acc_debug+0x6c>
					cursor_debug = 3;
 80030c2:	4b96      	ldr	r3, [pc, #600]	; (800331c <acc_debug+0x2c0>)
 80030c4:	2203      	movs	r2, #3
 80030c6:	701a      	strb	r2, [r3, #0]
				}
				lcd_put_cur(2, 2);
 80030c8:	2102      	movs	r1, #2
 80030ca:	2002      	movs	r0, #2
 80030cc:	f7fe f9e0 	bl	8001490 <lcd_put_cur>
				switch (cursor_debug) {
 80030d0:	4b92      	ldr	r3, [pc, #584]	; (800331c <acc_debug+0x2c0>)
 80030d2:	781b      	ldrb	r3, [r3, #0]
 80030d4:	2b03      	cmp	r3, #3
 80030d6:	d83c      	bhi.n	8003152 <acc_debug+0xf6>
 80030d8:	a201      	add	r2, pc, #4	; (adr r2, 80030e0 <acc_debug+0x84>)
 80030da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030de:	bf00      	nop
 80030e0:	080030f1 	.word	0x080030f1
 80030e4:	08003137 	.word	0x08003137
 80030e8:	0800313f 	.word	0x0800313f
 80030ec:	08003147 	.word	0x08003147
					case 0:
						validaLectura = HAL_I2C_Mem_Read(&hi2c1, 0x50<<1, OFFSET_RESETS, I2C_MEMADD_SIZE_16BIT, &cuentaResets, 1, 100);
 80030f0:	2364      	movs	r3, #100	; 0x64
 80030f2:	9302      	str	r3, [sp, #8]
 80030f4:	2301      	movs	r3, #1
 80030f6:	9301      	str	r3, [sp, #4]
 80030f8:	4b89      	ldr	r3, [pc, #548]	; (8003320 <acc_debug+0x2c4>)
 80030fa:	9300      	str	r3, [sp, #0]
 80030fc:	2310      	movs	r3, #16
 80030fe:	2203      	movs	r2, #3
 8003100:	21a0      	movs	r1, #160	; 0xa0
 8003102:	4888      	ldr	r0, [pc, #544]	; (8003324 <acc_debug+0x2c8>)
 8003104:	f002 f9b6 	bl	8005474 <HAL_I2C_Mem_Read>
 8003108:	4603      	mov	r3, r0
 800310a:	461a      	mov	r2, r3
 800310c:	4b86      	ldr	r3, [pc, #536]	; (8003328 <acc_debug+0x2cc>)
 800310e:	701a      	strb	r2, [r3, #0]
						if (validaLectura != HAL_OK){
 8003110:	4b85      	ldr	r3, [pc, #532]	; (8003328 <acc_debug+0x2cc>)
 8003112:	781b      	ldrb	r3, [r3, #0]
 8003114:	2b00      	cmp	r3, #0
 8003116:	d003      	beq.n	8003120 <acc_debug+0xc4>
							lcd_send_string("  LOG RESET --  ");
 8003118:	4884      	ldr	r0, [pc, #528]	; (800332c <acc_debug+0x2d0>)
 800311a:	f7fe fa41 	bl	80015a0 <lcd_send_string>
						}else{
							sprintf(texto, "  LOG RESET %02d  ", cuentaResets);
							lcd_send_string(texto);
						}
					break;
 800311e:	e019      	b.n	8003154 <acc_debug+0xf8>
							sprintf(texto, "  LOG RESET %02d  ", cuentaResets);
 8003120:	4b7f      	ldr	r3, [pc, #508]	; (8003320 <acc_debug+0x2c4>)
 8003122:	781b      	ldrb	r3, [r3, #0]
 8003124:	461a      	mov	r2, r3
 8003126:	4982      	ldr	r1, [pc, #520]	; (8003330 <acc_debug+0x2d4>)
 8003128:	4882      	ldr	r0, [pc, #520]	; (8003334 <acc_debug+0x2d8>)
 800312a:	f005 fb45 	bl	80087b8 <siprintf>
							lcd_send_string(texto);
 800312e:	4881      	ldr	r0, [pc, #516]	; (8003334 <acc_debug+0x2d8>)
 8003130:	f7fe fa36 	bl	80015a0 <lcd_send_string>
					break;
 8003134:	e00e      	b.n	8003154 <acc_debug+0xf8>
					case 1:
						lcd_send_string("  CLEAR RESETS  ");
 8003136:	4880      	ldr	r0, [pc, #512]	; (8003338 <acc_debug+0x2dc>)
 8003138:	f7fe fa32 	bl	80015a0 <lcd_send_string>
					break;
 800313c:	e00a      	b.n	8003154 <acc_debug+0xf8>
					case 2:
						lcd_send_string("  REG HORA OFF  ");
 800313e:	487f      	ldr	r0, [pc, #508]	; (800333c <acc_debug+0x2e0>)
 8003140:	f7fe fa2e 	bl	80015a0 <lcd_send_string>
					break;
 8003144:	e006      	b.n	8003154 <acc_debug+0xf8>
					case 3:
						lcd_send_string("TIEMPO ENCENDIDO");
 8003146:	487e      	ldr	r0, [pc, #504]	; (8003340 <acc_debug+0x2e4>)
 8003148:	f7fe fa2a 	bl	80015a0 <lcd_send_string>
					break;
 800314c:	e002      	b.n	8003154 <acc_debug+0xf8>
					default:
					break;
				} //fin switch modoLuz
			} //fin if LEFT
 800314e:	bf00      	nop
 8003150:	e000      	b.n	8003154 <acc_debug+0xf8>
					break;
 8003152:	bf00      	nop

			if (getStatBoton(IN_RIGHT) == FALL){
 8003154:	2001      	movs	r0, #1
 8003156:	f7fd fc37 	bl	80009c8 <getStatBoton>
 800315a:	4603      	mov	r3, r0
 800315c:	2b02      	cmp	r3, #2
 800315e:	d14e      	bne.n	80031fe <acc_debug+0x1a2>
				cursor_debug++;
 8003160:	4b6e      	ldr	r3, [pc, #440]	; (800331c <acc_debug+0x2c0>)
 8003162:	781b      	ldrb	r3, [r3, #0]
 8003164:	3301      	adds	r3, #1
 8003166:	b2da      	uxtb	r2, r3
 8003168:	4b6c      	ldr	r3, [pc, #432]	; (800331c <acc_debug+0x2c0>)
 800316a:	701a      	strb	r2, [r3, #0]
				if (cursor_debug > 3){
 800316c:	4b6b      	ldr	r3, [pc, #428]	; (800331c <acc_debug+0x2c0>)
 800316e:	781b      	ldrb	r3, [r3, #0]
 8003170:	2b03      	cmp	r3, #3
 8003172:	d902      	bls.n	800317a <acc_debug+0x11e>
					cursor_debug = 0;
 8003174:	4b69      	ldr	r3, [pc, #420]	; (800331c <acc_debug+0x2c0>)
 8003176:	2200      	movs	r2, #0
 8003178:	701a      	strb	r2, [r3, #0]
				}
				lcd_put_cur(2, 2);
 800317a:	2102      	movs	r1, #2
 800317c:	2002      	movs	r0, #2
 800317e:	f7fe f987 	bl	8001490 <lcd_put_cur>
				switch (cursor_debug) {
 8003182:	4b66      	ldr	r3, [pc, #408]	; (800331c <acc_debug+0x2c0>)
 8003184:	781b      	ldrb	r3, [r3, #0]
 8003186:	2b03      	cmp	r3, #3
 8003188:	d83b      	bhi.n	8003202 <acc_debug+0x1a6>
 800318a:	a201      	add	r2, pc, #4	; (adr r2, 8003190 <acc_debug+0x134>)
 800318c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003190:	080031a1 	.word	0x080031a1
 8003194:	080031e7 	.word	0x080031e7
 8003198:	080031ef 	.word	0x080031ef
 800319c:	080031f7 	.word	0x080031f7
					case 0:
						validaLectura = HAL_I2C_Mem_Read(&hi2c1, 0x50<<1, OFFSET_RESETS, I2C_MEMADD_SIZE_16BIT, &cuentaResets, 1, 100);
 80031a0:	2364      	movs	r3, #100	; 0x64
 80031a2:	9302      	str	r3, [sp, #8]
 80031a4:	2301      	movs	r3, #1
 80031a6:	9301      	str	r3, [sp, #4]
 80031a8:	4b5d      	ldr	r3, [pc, #372]	; (8003320 <acc_debug+0x2c4>)
 80031aa:	9300      	str	r3, [sp, #0]
 80031ac:	2310      	movs	r3, #16
 80031ae:	2203      	movs	r2, #3
 80031b0:	21a0      	movs	r1, #160	; 0xa0
 80031b2:	485c      	ldr	r0, [pc, #368]	; (8003324 <acc_debug+0x2c8>)
 80031b4:	f002 f95e 	bl	8005474 <HAL_I2C_Mem_Read>
 80031b8:	4603      	mov	r3, r0
 80031ba:	461a      	mov	r2, r3
 80031bc:	4b5a      	ldr	r3, [pc, #360]	; (8003328 <acc_debug+0x2cc>)
 80031be:	701a      	strb	r2, [r3, #0]
						if (validaLectura != HAL_OK){
 80031c0:	4b59      	ldr	r3, [pc, #356]	; (8003328 <acc_debug+0x2cc>)
 80031c2:	781b      	ldrb	r3, [r3, #0]
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d003      	beq.n	80031d0 <acc_debug+0x174>
							lcd_send_string("  LOG RESET --  ");
 80031c8:	4858      	ldr	r0, [pc, #352]	; (800332c <acc_debug+0x2d0>)
 80031ca:	f7fe f9e9 	bl	80015a0 <lcd_send_string>
						}else{
							sprintf(texto, "  LOG RESET %02d  ", cuentaResets);
							lcd_send_string(texto);
						}
					break;
 80031ce:	e019      	b.n	8003204 <acc_debug+0x1a8>
							sprintf(texto, "  LOG RESET %02d  ", cuentaResets);
 80031d0:	4b53      	ldr	r3, [pc, #332]	; (8003320 <acc_debug+0x2c4>)
 80031d2:	781b      	ldrb	r3, [r3, #0]
 80031d4:	461a      	mov	r2, r3
 80031d6:	4956      	ldr	r1, [pc, #344]	; (8003330 <acc_debug+0x2d4>)
 80031d8:	4856      	ldr	r0, [pc, #344]	; (8003334 <acc_debug+0x2d8>)
 80031da:	f005 faed 	bl	80087b8 <siprintf>
							lcd_send_string(texto);
 80031de:	4855      	ldr	r0, [pc, #340]	; (8003334 <acc_debug+0x2d8>)
 80031e0:	f7fe f9de 	bl	80015a0 <lcd_send_string>
					break;
 80031e4:	e00e      	b.n	8003204 <acc_debug+0x1a8>
					case 1:
						lcd_send_string("  CLEAR RESETS  ");
 80031e6:	4854      	ldr	r0, [pc, #336]	; (8003338 <acc_debug+0x2dc>)
 80031e8:	f7fe f9da 	bl	80015a0 <lcd_send_string>
					break;
 80031ec:	e00a      	b.n	8003204 <acc_debug+0x1a8>
					case 2:
						lcd_send_string("  REG HORA OFF  ");
 80031ee:	4853      	ldr	r0, [pc, #332]	; (800333c <acc_debug+0x2e0>)
 80031f0:	f7fe f9d6 	bl	80015a0 <lcd_send_string>
					break;
 80031f4:	e006      	b.n	8003204 <acc_debug+0x1a8>
					case 3:
						lcd_send_string("TIEMPO ENCENDIDO");
 80031f6:	4852      	ldr	r0, [pc, #328]	; (8003340 <acc_debug+0x2e4>)
 80031f8:	f7fe f9d2 	bl	80015a0 <lcd_send_string>
					break;
 80031fc:	e002      	b.n	8003204 <acc_debug+0x1a8>
					default:
					break;
				} //fin switch modoLuz
			} //fin if RIGHT
 80031fe:	bf00      	nop
 8003200:	e000      	b.n	8003204 <acc_debug+0x1a8>
					break;
 8003202:	bf00      	nop

			if (getStatBoton(IN_OK) == FALL){
 8003204:	2003      	movs	r0, #3
 8003206:	f7fd fbdf 	bl	80009c8 <getStatBoton>
 800320a:	4603      	mov	r3, r0
 800320c:	2b02      	cmp	r3, #2
 800320e:	f040 8117 	bne.w	8003440 <acc_debug+0x3e4>
				switch (cursor_debug){
 8003212:	4b42      	ldr	r3, [pc, #264]	; (800331c <acc_debug+0x2c0>)
 8003214:	781b      	ldrb	r3, [r3, #0]
 8003216:	2b03      	cmp	r3, #3
 8003218:	f000 80a0 	beq.w	800335c <acc_debug+0x300>
 800321c:	2b03      	cmp	r3, #3
 800321e:	f300 8111 	bgt.w	8003444 <acc_debug+0x3e8>
 8003222:	2b01      	cmp	r3, #1
 8003224:	d002      	beq.n	800322c <acc_debug+0x1d0>
 8003226:	2b02      	cmp	r3, #2
 8003228:	d014      	beq.n	8003254 <acc_debug+0x1f8>
						sprintf(texto, "OFF %02d%02d%02d %02d:%02d", muestraFechaOff.Date, muestraFechaOff.Month, muestraFechaOff.Year, muestraHoraOff.Hours, muestraHoraOff.Minutes);
						lcd_send_string(texto);

						pantDebug = PANT_TIEMPO_VIVO;
					default:
					break;
 800322a:	e10b      	b.n	8003444 <acc_debug+0x3e8>
						lcd_clear();
 800322c:	f7fe f918 	bl	8001460 <lcd_clear>
						lcd_put_cur(0, 0);
 8003230:	2100      	movs	r1, #0
 8003232:	2000      	movs	r0, #0
 8003234:	f7fe f92c 	bl	8001490 <lcd_put_cur>
						lcd_send_string("BORRAR LOG RESET?");
 8003238:	4842      	ldr	r0, [pc, #264]	; (8003344 <acc_debug+0x2e8>)
 800323a:	f7fe f9b1 	bl	80015a0 <lcd_send_string>
						lcd_put_cur(0, 2);
 800323e:	2102      	movs	r1, #2
 8003240:	2000      	movs	r0, #0
 8003242:	f7fe f925 	bl	8001490 <lcd_put_cur>
						lcd_send_string("ATRAS:NO  ACEPTAR:SI");
 8003246:	4840      	ldr	r0, [pc, #256]	; (8003348 <acc_debug+0x2ec>)
 8003248:	f7fe f9aa 	bl	80015a0 <lcd_send_string>
						pantDebug = PANT_BORRAR_RESETS;
 800324c:	4b30      	ldr	r3, [pc, #192]	; (8003310 <acc_debug+0x2b4>)
 800324e:	2203      	movs	r2, #3
 8003250:	701a      	strb	r2, [r3, #0]
					break;
 8003252:	e0f8      	b.n	8003446 <acc_debug+0x3ea>
						start_regHora();
 8003254:	f7fd ff42 	bl	80010dc <start_regHora>
						lcd_clear();
 8003258:	f7fe f902 	bl	8001460 <lcd_clear>
						lcd_put_cur(0, 1);
 800325c:	2101      	movs	r1, #1
 800325e:	2000      	movs	r0, #0
 8003260:	f7fe f916 	bl	8001490 <lcd_put_cur>
						lcd_send_string("INICIA REG. HORA OFF");
 8003264:	4839      	ldr	r0, [pc, #228]	; (800334c <acc_debug+0x2f0>)
 8003266:	f7fe f99b 	bl	80015a0 <lcd_send_string>
						update_horaFecha();
 800326a:	f7fd ffb7 	bl	80011dc <update_horaFecha>
						muestraHora = get_hora();
 800326e:	f7fd ffc9 	bl	8001204 <get_hora>
 8003272:	4602      	mov	r2, r0
 8003274:	4b36      	ldr	r3, [pc, #216]	; (8003350 <acc_debug+0x2f4>)
 8003276:	4611      	mov	r1, r2
 8003278:	7019      	strb	r1, [r3, #0]
 800327a:	f3c2 2107 	ubfx	r1, r2, #8, #8
 800327e:	7059      	strb	r1, [r3, #1]
 8003280:	f3c2 4207 	ubfx	r2, r2, #16, #8
 8003284:	709a      	strb	r2, [r3, #2]
						HAL_I2C_Mem_Write(&hi2c1, 0x50<<1, OFFSET_HORA_ON, I2C_MEMADD_SIZE_16BIT, (uint8_t*)&muestraHora, 3, 100);
 8003286:	2364      	movs	r3, #100	; 0x64
 8003288:	9302      	str	r3, [sp, #8]
 800328a:	2303      	movs	r3, #3
 800328c:	9301      	str	r3, [sp, #4]
 800328e:	4b30      	ldr	r3, [pc, #192]	; (8003350 <acc_debug+0x2f4>)
 8003290:	9300      	str	r3, [sp, #0]
 8003292:	2310      	movs	r3, #16
 8003294:	2215      	movs	r2, #21
 8003296:	21a0      	movs	r1, #160	; 0xa0
 8003298:	4822      	ldr	r0, [pc, #136]	; (8003324 <acc_debug+0x2c8>)
 800329a:	f001 fff1 	bl	8005280 <HAL_I2C_Mem_Write>
						HAL_Delay(10);
 800329e:	200a      	movs	r0, #10
 80032a0:	f000 fd16 	bl	8003cd0 <HAL_Delay>
						muestraFecha = get_fecha();
 80032a4:	f7fd ffca 	bl	800123c <get_fecha>
 80032a8:	4603      	mov	r3, r0
 80032aa:	4a2a      	ldr	r2, [pc, #168]	; (8003354 <acc_debug+0x2f8>)
 80032ac:	6013      	str	r3, [r2, #0]
						HAL_I2C_Mem_Write(&hi2c1, 0x50<<1, OFFSET_FECHA_ON, I2C_MEMADD_SIZE_16BIT, (uint8_t*)&muestraFecha, 4, 100);
 80032ae:	2364      	movs	r3, #100	; 0x64
 80032b0:	9302      	str	r3, [sp, #8]
 80032b2:	2304      	movs	r3, #4
 80032b4:	9301      	str	r3, [sp, #4]
 80032b6:	4b27      	ldr	r3, [pc, #156]	; (8003354 <acc_debug+0x2f8>)
 80032b8:	9300      	str	r3, [sp, #0]
 80032ba:	2310      	movs	r3, #16
 80032bc:	2218      	movs	r2, #24
 80032be:	21a0      	movs	r1, #160	; 0xa0
 80032c0:	4818      	ldr	r0, [pc, #96]	; (8003324 <acc_debug+0x2c8>)
 80032c2:	f001 ffdd 	bl	8005280 <HAL_I2C_Mem_Write>
						HAL_Delay(10);
 80032c6:	200a      	movs	r0, #10
 80032c8:	f000 fd02 	bl	8003cd0 <HAL_Delay>
						HAL_I2C_Mem_Write(&hi2c1, 0x50<<1, OFFSET_HORA_OFF, I2C_MEMADD_SIZE_16BIT, (uint8_t*)&muestraHora, 3, 100);
 80032cc:	2364      	movs	r3, #100	; 0x64
 80032ce:	9302      	str	r3, [sp, #8]
 80032d0:	2303      	movs	r3, #3
 80032d2:	9301      	str	r3, [sp, #4]
 80032d4:	4b1e      	ldr	r3, [pc, #120]	; (8003350 <acc_debug+0x2f4>)
 80032d6:	9300      	str	r3, [sp, #0]
 80032d8:	2310      	movs	r3, #16
 80032da:	220e      	movs	r2, #14
 80032dc:	21a0      	movs	r1, #160	; 0xa0
 80032de:	4811      	ldr	r0, [pc, #68]	; (8003324 <acc_debug+0x2c8>)
 80032e0:	f001 ffce 	bl	8005280 <HAL_I2C_Mem_Write>
						HAL_Delay(10);
 80032e4:	200a      	movs	r0, #10
 80032e6:	f000 fcf3 	bl	8003cd0 <HAL_Delay>
						HAL_I2C_Mem_Write(&hi2c1, 0x50<<1, OFFSET_FECHA_OFF, I2C_MEMADD_SIZE_16BIT, (uint8_t*)&muestraFecha, 4, 100);
 80032ea:	2364      	movs	r3, #100	; 0x64
 80032ec:	9302      	str	r3, [sp, #8]
 80032ee:	2304      	movs	r3, #4
 80032f0:	9301      	str	r3, [sp, #4]
 80032f2:	4b18      	ldr	r3, [pc, #96]	; (8003354 <acc_debug+0x2f8>)
 80032f4:	9300      	str	r3, [sp, #0]
 80032f6:	2310      	movs	r3, #16
 80032f8:	2211      	movs	r2, #17
 80032fa:	21a0      	movs	r1, #160	; 0xa0
 80032fc:	4809      	ldr	r0, [pc, #36]	; (8003324 <acc_debug+0x2c8>)
 80032fe:	f001 ffbf 	bl	8005280 <HAL_I2C_Mem_Write>
						pantDebug = PANT_REG_OFF;
 8003302:	4b03      	ldr	r3, [pc, #12]	; (8003310 <acc_debug+0x2b4>)
 8003304:	2201      	movs	r2, #1
 8003306:	701a      	strb	r2, [r3, #0]
						timeOut_pantalla = 0;
 8003308:	4b13      	ldr	r3, [pc, #76]	; (8003358 <acc_debug+0x2fc>)
 800330a:	2200      	movs	r2, #0
 800330c:	801a      	strh	r2, [r3, #0]
					break;
 800330e:	e09a      	b.n	8003446 <acc_debug+0x3ea>
 8003310:	200002a5 	.word	0x200002a5
 8003314:	2000024c 	.word	0x2000024c
 8003318:	20000050 	.word	0x20000050
 800331c:	200002a3 	.word	0x200002a3
 8003320:	200002a4 	.word	0x200002a4
 8003324:	200001e0 	.word	0x200001e0
 8003328:	200002a6 	.word	0x200002a6
 800332c:	0800923c 	.word	0x0800923c
 8003330:	08009250 	.word	0x08009250
 8003334:	20000250 	.word	0x20000250
 8003338:	08009264 	.word	0x08009264
 800333c:	08009278 	.word	0x08009278
 8003340:	0800928c 	.word	0x0800928c
 8003344:	080093ac 	.word	0x080093ac
 8003348:	08009384 	.word	0x08009384
 800334c:	080093c0 	.word	0x080093c0
 8003350:	20000298 	.word	0x20000298
 8003354:	2000029c 	.word	0x2000029c
 8003358:	20000282 	.word	0x20000282
						HAL_I2C_Mem_Read(&hi2c1, 0x50<<1, OFFSET_HORA_ON, I2C_MEMADD_SIZE_16BIT, (uint8_t*)&muestraHora, 3, 100);
 800335c:	2364      	movs	r3, #100	; 0x64
 800335e:	9302      	str	r3, [sp, #8]
 8003360:	2303      	movs	r3, #3
 8003362:	9301      	str	r3, [sp, #4]
 8003364:	4b6a      	ldr	r3, [pc, #424]	; (8003510 <acc_debug+0x4b4>)
 8003366:	9300      	str	r3, [sp, #0]
 8003368:	2310      	movs	r3, #16
 800336a:	2215      	movs	r2, #21
 800336c:	21a0      	movs	r1, #160	; 0xa0
 800336e:	4869      	ldr	r0, [pc, #420]	; (8003514 <acc_debug+0x4b8>)
 8003370:	f002 f880 	bl	8005474 <HAL_I2C_Mem_Read>
						HAL_I2C_Mem_Read(&hi2c1, 0x50<<1, OFFSET_FECHA_ON, I2C_MEMADD_SIZE_16BIT, (uint8_t*)&muestraFecha, 4, 100);
 8003374:	2364      	movs	r3, #100	; 0x64
 8003376:	9302      	str	r3, [sp, #8]
 8003378:	2304      	movs	r3, #4
 800337a:	9301      	str	r3, [sp, #4]
 800337c:	4b66      	ldr	r3, [pc, #408]	; (8003518 <acc_debug+0x4bc>)
 800337e:	9300      	str	r3, [sp, #0]
 8003380:	2310      	movs	r3, #16
 8003382:	2218      	movs	r2, #24
 8003384:	21a0      	movs	r1, #160	; 0xa0
 8003386:	4863      	ldr	r0, [pc, #396]	; (8003514 <acc_debug+0x4b8>)
 8003388:	f002 f874 	bl	8005474 <HAL_I2C_Mem_Read>
						HAL_I2C_Mem_Read(&hi2c1, 0x50<<1, OFFSET_HORA_OFF, I2C_MEMADD_SIZE_16BIT, (uint8_t*)&muestraHoraOff, 3, 100);
 800338c:	2364      	movs	r3, #100	; 0x64
 800338e:	9302      	str	r3, [sp, #8]
 8003390:	2303      	movs	r3, #3
 8003392:	9301      	str	r3, [sp, #4]
 8003394:	4b61      	ldr	r3, [pc, #388]	; (800351c <acc_debug+0x4c0>)
 8003396:	9300      	str	r3, [sp, #0]
 8003398:	2310      	movs	r3, #16
 800339a:	220e      	movs	r2, #14
 800339c:	21a0      	movs	r1, #160	; 0xa0
 800339e:	485d      	ldr	r0, [pc, #372]	; (8003514 <acc_debug+0x4b8>)
 80033a0:	f002 f868 	bl	8005474 <HAL_I2C_Mem_Read>
						HAL_I2C_Mem_Read(&hi2c1, 0x50<<1, OFFSET_FECHA_OFF, I2C_MEMADD_SIZE_16BIT, (uint8_t*)&muestraFechaOff, 4, 100);
 80033a4:	2364      	movs	r3, #100	; 0x64
 80033a6:	9302      	str	r3, [sp, #8]
 80033a8:	2304      	movs	r3, #4
 80033aa:	9301      	str	r3, [sp, #4]
 80033ac:	4b5c      	ldr	r3, [pc, #368]	; (8003520 <acc_debug+0x4c4>)
 80033ae:	9300      	str	r3, [sp, #0]
 80033b0:	2310      	movs	r3, #16
 80033b2:	2211      	movs	r2, #17
 80033b4:	21a0      	movs	r1, #160	; 0xa0
 80033b6:	4857      	ldr	r0, [pc, #348]	; (8003514 <acc_debug+0x4b8>)
 80033b8:	f002 f85c 	bl	8005474 <HAL_I2C_Mem_Read>
						lcd_clear();
 80033bc:	f7fe f850 	bl	8001460 <lcd_clear>
						lcd_put_cur(2, 1);
 80033c0:	2101      	movs	r1, #1
 80033c2:	2002      	movs	r0, #2
 80033c4:	f7fe f864 	bl	8001490 <lcd_put_cur>
						sprintf(texto, "ON  %02d%02d%02d %02d:%02d", muestraFecha.Date, muestraFecha.Month, muestraFecha.Year, muestraHora.Hours, muestraHora.Minutes);
 80033c8:	4b53      	ldr	r3, [pc, #332]	; (8003518 <acc_debug+0x4bc>)
 80033ca:	789b      	ldrb	r3, [r3, #2]
 80033cc:	4618      	mov	r0, r3
 80033ce:	4b52      	ldr	r3, [pc, #328]	; (8003518 <acc_debug+0x4bc>)
 80033d0:	785b      	ldrb	r3, [r3, #1]
 80033d2:	461c      	mov	r4, r3
 80033d4:	4b50      	ldr	r3, [pc, #320]	; (8003518 <acc_debug+0x4bc>)
 80033d6:	78db      	ldrb	r3, [r3, #3]
 80033d8:	461a      	mov	r2, r3
 80033da:	4b4d      	ldr	r3, [pc, #308]	; (8003510 <acc_debug+0x4b4>)
 80033dc:	781b      	ldrb	r3, [r3, #0]
 80033de:	4619      	mov	r1, r3
 80033e0:	4b4b      	ldr	r3, [pc, #300]	; (8003510 <acc_debug+0x4b4>)
 80033e2:	785b      	ldrb	r3, [r3, #1]
 80033e4:	9302      	str	r3, [sp, #8]
 80033e6:	9101      	str	r1, [sp, #4]
 80033e8:	9200      	str	r2, [sp, #0]
 80033ea:	4623      	mov	r3, r4
 80033ec:	4602      	mov	r2, r0
 80033ee:	494d      	ldr	r1, [pc, #308]	; (8003524 <acc_debug+0x4c8>)
 80033f0:	484d      	ldr	r0, [pc, #308]	; (8003528 <acc_debug+0x4cc>)
 80033f2:	f005 f9e1 	bl	80087b8 <siprintf>
						lcd_send_string(texto);
 80033f6:	484c      	ldr	r0, [pc, #304]	; (8003528 <acc_debug+0x4cc>)
 80033f8:	f7fe f8d2 	bl	80015a0 <lcd_send_string>
						lcd_put_cur(2, 2);
 80033fc:	2102      	movs	r1, #2
 80033fe:	2002      	movs	r0, #2
 8003400:	f7fe f846 	bl	8001490 <lcd_put_cur>
						sprintf(texto, "OFF %02d%02d%02d %02d:%02d", muestraFechaOff.Date, muestraFechaOff.Month, muestraFechaOff.Year, muestraHoraOff.Hours, muestraHoraOff.Minutes);
 8003404:	4b46      	ldr	r3, [pc, #280]	; (8003520 <acc_debug+0x4c4>)
 8003406:	789b      	ldrb	r3, [r3, #2]
 8003408:	4618      	mov	r0, r3
 800340a:	4b45      	ldr	r3, [pc, #276]	; (8003520 <acc_debug+0x4c4>)
 800340c:	785b      	ldrb	r3, [r3, #1]
 800340e:	461c      	mov	r4, r3
 8003410:	4b43      	ldr	r3, [pc, #268]	; (8003520 <acc_debug+0x4c4>)
 8003412:	78db      	ldrb	r3, [r3, #3]
 8003414:	461a      	mov	r2, r3
 8003416:	4b41      	ldr	r3, [pc, #260]	; (800351c <acc_debug+0x4c0>)
 8003418:	781b      	ldrb	r3, [r3, #0]
 800341a:	4619      	mov	r1, r3
 800341c:	4b3f      	ldr	r3, [pc, #252]	; (800351c <acc_debug+0x4c0>)
 800341e:	785b      	ldrb	r3, [r3, #1]
 8003420:	9302      	str	r3, [sp, #8]
 8003422:	9101      	str	r1, [sp, #4]
 8003424:	9200      	str	r2, [sp, #0]
 8003426:	4623      	mov	r3, r4
 8003428:	4602      	mov	r2, r0
 800342a:	4940      	ldr	r1, [pc, #256]	; (800352c <acc_debug+0x4d0>)
 800342c:	483e      	ldr	r0, [pc, #248]	; (8003528 <acc_debug+0x4cc>)
 800342e:	f005 f9c3 	bl	80087b8 <siprintf>
						lcd_send_string(texto);
 8003432:	483d      	ldr	r0, [pc, #244]	; (8003528 <acc_debug+0x4cc>)
 8003434:	f7fe f8b4 	bl	80015a0 <lcd_send_string>
						pantDebug = PANT_TIEMPO_VIVO;
 8003438:	4b3d      	ldr	r3, [pc, #244]	; (8003530 <acc_debug+0x4d4>)
 800343a:	2202      	movs	r2, #2
 800343c:	701a      	strb	r2, [r3, #0]
					break;
 800343e:	e001      	b.n	8003444 <acc_debug+0x3e8>
				} //fin switch cursor_debug
			} //fin if OK
 8003440:	bf00      	nop
 8003442:	e061      	b.n	8003508 <acc_debug+0x4ac>
					break;
 8003444:	bf00      	nop
		break;
 8003446:	e05f      	b.n	8003508 <acc_debug+0x4ac>
		case PANT_BORRAR_RESETS:
			if (getStatBoton(IN_BACK) == FALL){
 8003448:	2002      	movs	r0, #2
 800344a:	f7fd fabd 	bl	80009c8 <getStatBoton>
 800344e:	4603      	mov	r3, r0
 8003450:	2b02      	cmp	r3, #2
 8003452:	d102      	bne.n	800345a <acc_debug+0x3fe>
				init_debug();
 8003454:	f7fe fcb8 	bl	8001dc8 <init_debug>
				break;
 8003458:	e056      	b.n	8003508 <acc_debug+0x4ac>
			} //fin if BACK

			if (getStatBoton(IN_OK) == FALL){
 800345a:	2003      	movs	r0, #3
 800345c:	f7fd fab4 	bl	80009c8 <getStatBoton>
 8003460:	4603      	mov	r3, r0
 8003462:	2b02      	cmp	r3, #2
 8003464:	d149      	bne.n	80034fa <acc_debug+0x49e>
				lcd_clear();
 8003466:	f7fd fffb 	bl	8001460 <lcd_clear>
				lcd_put_cur(1, 1);
 800346a:	2101      	movs	r1, #1
 800346c:	2001      	movs	r0, #1
 800346e:	f7fe f80f 	bl	8001490 <lcd_put_cur>
				lcd_send_string("LOG RESET BORRADO");
 8003472:	4830      	ldr	r0, [pc, #192]	; (8003534 <acc_debug+0x4d8>)
 8003474:	f7fe f894 	bl	80015a0 <lcd_send_string>
				cuentaResets = 0;
 8003478:	4b2f      	ldr	r3, [pc, #188]	; (8003538 <acc_debug+0x4dc>)
 800347a:	2200      	movs	r2, #0
 800347c:	701a      	strb	r2, [r3, #0]
				HAL_I2C_Mem_Write(&hi2c1, 0x50<<1, OFFSET_RESETS, I2C_MEMADD_SIZE_16BIT, &cuentaResets, 1, 100);
 800347e:	2364      	movs	r3, #100	; 0x64
 8003480:	9302      	str	r3, [sp, #8]
 8003482:	2301      	movs	r3, #1
 8003484:	9301      	str	r3, [sp, #4]
 8003486:	4b2c      	ldr	r3, [pc, #176]	; (8003538 <acc_debug+0x4dc>)
 8003488:	9300      	str	r3, [sp, #0]
 800348a:	2310      	movs	r3, #16
 800348c:	2203      	movs	r2, #3
 800348e:	21a0      	movs	r1, #160	; 0xa0
 8003490:	4820      	ldr	r0, [pc, #128]	; (8003514 <acc_debug+0x4b8>)
 8003492:	f001 fef5 	bl	8005280 <HAL_I2C_Mem_Write>
				pantDebug = PANT_RESET_BORRADOS;
 8003496:	4b26      	ldr	r3, [pc, #152]	; (8003530 <acc_debug+0x4d4>)
 8003498:	2204      	movs	r2, #4
 800349a:	701a      	strb	r2, [r3, #0]
				timeOut_pantalla = 0;
 800349c:	4b27      	ldr	r3, [pc, #156]	; (800353c <acc_debug+0x4e0>)
 800349e:	2200      	movs	r2, #0
 80034a0:	801a      	strh	r2, [r3, #0]
				break;
 80034a2:	e031      	b.n	8003508 <acc_debug+0x4ac>
			} //fin if OK
		break;
		case PANT_RESET_BORRADOS:
			if (getStatBoton(IN_BACK) == FALL){
 80034a4:	2002      	movs	r0, #2
 80034a6:	f7fd fa8f 	bl	80009c8 <getStatBoton>
 80034aa:	4603      	mov	r3, r0
 80034ac:	2b02      	cmp	r3, #2
 80034ae:	d102      	bne.n	80034b6 <acc_debug+0x45a>
				init_debug();
 80034b0:	f7fe fc8a 	bl	8001dc8 <init_debug>
				break;
 80034b4:	e028      	b.n	8003508 <acc_debug+0x4ac>
			} //fin if BACK

			if (timeOut_pantalla > 249){ // 2.5 segundos pasaron
 80034b6:	4b21      	ldr	r3, [pc, #132]	; (800353c <acc_debug+0x4e0>)
 80034b8:	881b      	ldrh	r3, [r3, #0]
 80034ba:	2bf9      	cmp	r3, #249	; 0xf9
 80034bc:	d91f      	bls.n	80034fe <acc_debug+0x4a2>
				init_debug();
 80034be:	f7fe fc83 	bl	8001dc8 <init_debug>
				break;
 80034c2:	e021      	b.n	8003508 <acc_debug+0x4ac>
			} //fin if timeOut_pantalla
		break;
		case PANT_REG_OFF:
			if (getStatBoton(IN_BACK) == FALL){
 80034c4:	2002      	movs	r0, #2
 80034c6:	f7fd fa7f 	bl	80009c8 <getStatBoton>
 80034ca:	4603      	mov	r3, r0
 80034cc:	2b02      	cmp	r3, #2
 80034ce:	d102      	bne.n	80034d6 <acc_debug+0x47a>
				init_debug();
 80034d0:	f7fe fc7a 	bl	8001dc8 <init_debug>
				break;
 80034d4:	e018      	b.n	8003508 <acc_debug+0x4ac>
			} //fin if BACK

			if (timeOut_pantalla > 249){ // 2.5 segundos pasaron
 80034d6:	4b19      	ldr	r3, [pc, #100]	; (800353c <acc_debug+0x4e0>)
 80034d8:	881b      	ldrh	r3, [r3, #0]
 80034da:	2bf9      	cmp	r3, #249	; 0xf9
 80034dc:	d911      	bls.n	8003502 <acc_debug+0x4a6>
				init_debug();
 80034de:	f7fe fc73 	bl	8001dc8 <init_debug>
				break;
 80034e2:	e011      	b.n	8003508 <acc_debug+0x4ac>
			} //fin if timeOut_pantalla
		break;
		case PANT_TIEMPO_VIVO:
			if (getStatBoton(IN_BACK) == FALL){
 80034e4:	2002      	movs	r0, #2
 80034e6:	f7fd fa6f 	bl	80009c8 <getStatBoton>
 80034ea:	4603      	mov	r3, r0
 80034ec:	2b02      	cmp	r3, #2
 80034ee:	d10a      	bne.n	8003506 <acc_debug+0x4aa>
				init_debug();
 80034f0:	f7fe fc6a 	bl	8001dc8 <init_debug>
				break;
 80034f4:	e008      	b.n	8003508 <acc_debug+0x4ac>
			} //fin if BACK
		break;
		default:
		break;
 80034f6:	bf00      	nop
 80034f8:	e006      	b.n	8003508 <acc_debug+0x4ac>
		break;
 80034fa:	bf00      	nop
 80034fc:	e004      	b.n	8003508 <acc_debug+0x4ac>
		break;
 80034fe:	bf00      	nop
 8003500:	e002      	b.n	8003508 <acc_debug+0x4ac>
		break;
 8003502:	bf00      	nop
 8003504:	e000      	b.n	8003508 <acc_debug+0x4ac>
		break;
 8003506:	bf00      	nop
	} //fin switch pantDebug

} //fin acc_debug()
 8003508:	bf00      	nop
 800350a:	3704      	adds	r7, #4
 800350c:	46bd      	mov	sp, r7
 800350e:	bd90      	pop	{r4, r7, pc}
 8003510:	20000298 	.word	0x20000298
 8003514:	200001e0 	.word	0x200001e0
 8003518:	2000029c 	.word	0x2000029c
 800351c:	200002a8 	.word	0x200002a8
 8003520:	200002ac 	.word	0x200002ac
 8003524:	080093d8 	.word	0x080093d8
 8003528:	20000250 	.word	0x20000250
 800352c:	080093f4 	.word	0x080093f4
 8003530:	200002a5 	.word	0x200002a5
 8003534:	08009410 	.word	0x08009410
 8003538:	200002a4 	.word	0x200002a4
 800353c:	20000282 	.word	0x20000282

08003540 <refresh_infoDHT>:


void refresh_infoDHT (void){
 8003540:	b480      	push	{r7}
 8003542:	af00      	add	r7, sp, #0
	flag_infoDHT = 1;
 8003544:	4b03      	ldr	r3, [pc, #12]	; (8003554 <refresh_infoDHT+0x14>)
 8003546:	2201      	movs	r2, #1
 8003548:	701a      	strb	r2, [r3, #0]
} //fin refresh_infoDHT()
 800354a:	bf00      	nop
 800354c:	46bd      	mov	sp, r7
 800354e:	bc80      	pop	{r7}
 8003550:	4770      	bx	lr
 8003552:	bf00      	nop
 8003554:	2000028e 	.word	0x2000028e

08003558 <refresh_infoModo>:


void refresh_infoModo (void){
 8003558:	b480      	push	{r7}
 800355a:	af00      	add	r7, sp, #0
	flag_infoModo = 1;
 800355c:	4b03      	ldr	r3, [pc, #12]	; (800356c <refresh_infoModo+0x14>)
 800355e:	2201      	movs	r2, #1
 8003560:	701a      	strb	r2, [r3, #0]
} //fin refresh_infoModo
 8003562:	bf00      	nop
 8003564:	46bd      	mov	sp, r7
 8003566:	bc80      	pop	{r7}
 8003568:	4770      	bx	lr
 800356a:	bf00      	nop
 800356c:	2000028f 	.word	0x2000028f

08003570 <calculaDiaSemana>:


uint8_t calculaDiaSemana (int year, int month, int day) {
 8003570:	b480      	push	{r7}
 8003572:	b089      	sub	sp, #36	; 0x24
 8003574:	af00      	add	r7, sp, #0
 8003576:	60f8      	str	r0, [r7, #12]
 8003578:	60b9      	str	r1, [r7, #8]
 800357a:	607a      	str	r2, [r7, #4]
    if (month < 3) {
 800357c:	68bb      	ldr	r3, [r7, #8]
 800357e:	2b02      	cmp	r3, #2
 8003580:	dc05      	bgt.n	800358e <calculaDiaSemana+0x1e>
        month += 12;
 8003582:	68bb      	ldr	r3, [r7, #8]
 8003584:	330c      	adds	r3, #12
 8003586:	60bb      	str	r3, [r7, #8]
        year--;
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	3b01      	subs	r3, #1
 800358c:	60fb      	str	r3, [r7, #12]
    }

    int k = year % 100;
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	4a2d      	ldr	r2, [pc, #180]	; (8003648 <calculaDiaSemana+0xd8>)
 8003592:	fb82 1203 	smull	r1, r2, r2, r3
 8003596:	1151      	asrs	r1, r2, #5
 8003598:	17da      	asrs	r2, r3, #31
 800359a:	1a8a      	subs	r2, r1, r2
 800359c:	2164      	movs	r1, #100	; 0x64
 800359e:	fb01 f202 	mul.w	r2, r1, r2
 80035a2:	1a9b      	subs	r3, r3, r2
 80035a4:	61bb      	str	r3, [r7, #24]
    int j = year / 100;
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	4a27      	ldr	r2, [pc, #156]	; (8003648 <calculaDiaSemana+0xd8>)
 80035aa:	fb82 1203 	smull	r1, r2, r2, r3
 80035ae:	1152      	asrs	r2, r2, #5
 80035b0:	17db      	asrs	r3, r3, #31
 80035b2:	1ad3      	subs	r3, r2, r3
 80035b4:	617b      	str	r3, [r7, #20]

    int h = (day + 13 * (month + 1) / 5 + k + k / 4 + j / 4 + 5 * j) % 7;
 80035b6:	68bb      	ldr	r3, [r7, #8]
 80035b8:	1c5a      	adds	r2, r3, #1
 80035ba:	4613      	mov	r3, r2
 80035bc:	005b      	lsls	r3, r3, #1
 80035be:	4413      	add	r3, r2
 80035c0:	009b      	lsls	r3, r3, #2
 80035c2:	4413      	add	r3, r2
 80035c4:	4a21      	ldr	r2, [pc, #132]	; (800364c <calculaDiaSemana+0xdc>)
 80035c6:	fb82 1203 	smull	r1, r2, r2, r3
 80035ca:	1052      	asrs	r2, r2, #1
 80035cc:	17db      	asrs	r3, r3, #31
 80035ce:	1ad2      	subs	r2, r2, r3
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	441a      	add	r2, r3
 80035d4:	69bb      	ldr	r3, [r7, #24]
 80035d6:	441a      	add	r2, r3
 80035d8:	69bb      	ldr	r3, [r7, #24]
 80035da:	2b00      	cmp	r3, #0
 80035dc:	da00      	bge.n	80035e0 <calculaDiaSemana+0x70>
 80035de:	3303      	adds	r3, #3
 80035e0:	109b      	asrs	r3, r3, #2
 80035e2:	441a      	add	r2, r3
 80035e4:	697b      	ldr	r3, [r7, #20]
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	da00      	bge.n	80035ec <calculaDiaSemana+0x7c>
 80035ea:	3303      	adds	r3, #3
 80035ec:	109b      	asrs	r3, r3, #2
 80035ee:	18d1      	adds	r1, r2, r3
 80035f0:	697a      	ldr	r2, [r7, #20]
 80035f2:	4613      	mov	r3, r2
 80035f4:	009b      	lsls	r3, r3, #2
 80035f6:	4413      	add	r3, r2
 80035f8:	18ca      	adds	r2, r1, r3
 80035fa:	4b15      	ldr	r3, [pc, #84]	; (8003650 <calculaDiaSemana+0xe0>)
 80035fc:	fb83 1302 	smull	r1, r3, r3, r2
 8003600:	4413      	add	r3, r2
 8003602:	1099      	asrs	r1, r3, #2
 8003604:	17d3      	asrs	r3, r2, #31
 8003606:	1ac9      	subs	r1, r1, r3
 8003608:	460b      	mov	r3, r1
 800360a:	00db      	lsls	r3, r3, #3
 800360c:	1a5b      	subs	r3, r3, r1
 800360e:	1ad3      	subs	r3, r2, r3
 8003610:	613b      	str	r3, [r7, #16]

    // Ajustamos el resultado para que el domingo sea el día 7.
	uint8_t d = (h + 6) % 7;
 8003612:	693b      	ldr	r3, [r7, #16]
 8003614:	1d9a      	adds	r2, r3, #6
 8003616:	4b0e      	ldr	r3, [pc, #56]	; (8003650 <calculaDiaSemana+0xe0>)
 8003618:	fb83 1302 	smull	r1, r3, r3, r2
 800361c:	4413      	add	r3, r2
 800361e:	1099      	asrs	r1, r3, #2
 8003620:	17d3      	asrs	r3, r2, #31
 8003622:	1ac9      	subs	r1, r1, r3
 8003624:	460b      	mov	r3, r1
 8003626:	00db      	lsls	r3, r3, #3
 8003628:	1a5b      	subs	r3, r3, r1
 800362a:	1ad1      	subs	r1, r2, r3
 800362c:	460b      	mov	r3, r1
 800362e:	77fb      	strb	r3, [r7, #31]

	if (!d) d = 7;
 8003630:	7ffb      	ldrb	r3, [r7, #31]
 8003632:	2b00      	cmp	r3, #0
 8003634:	d101      	bne.n	800363a <calculaDiaSemana+0xca>
 8003636:	2307      	movs	r3, #7
 8003638:	77fb      	strb	r3, [r7, #31]

	return d;
 800363a:	7ffb      	ldrb	r3, [r7, #31]

} //fin calculoDiaSemana()
 800363c:	4618      	mov	r0, r3
 800363e:	3724      	adds	r7, #36	; 0x24
 8003640:	46bd      	mov	sp, r7
 8003642:	bc80      	pop	{r7}
 8003644:	4770      	bx	lr
 8003646:	bf00      	nop
 8003648:	51eb851f 	.word	0x51eb851f
 800364c:	66666667 	.word	0x66666667
 8003650:	92492493 	.word	0x92492493

08003654 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8003654:	b580      	push	{r7, lr}
 8003656:	b082      	sub	sp, #8
 8003658:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 800365a:	1d3b      	adds	r3, r7, #4
 800365c:	2100      	movs	r1, #0
 800365e:	460a      	mov	r2, r1
 8003660:	801a      	strh	r2, [r3, #0]
 8003662:	460a      	mov	r2, r1
 8003664:	709a      	strb	r2, [r3, #2]
  RTC_DateTypeDef DateToUpdate = {0};
 8003666:	2300      	movs	r3, #0
 8003668:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 800366a:	4b1d      	ldr	r3, [pc, #116]	; (80036e0 <MX_RTC_Init+0x8c>)
 800366c:	4a1d      	ldr	r2, [pc, #116]	; (80036e4 <MX_RTC_Init+0x90>)
 800366e:	601a      	str	r2, [r3, #0]
  hrtc.Init.AsynchPrediv = RTC_AUTO_1_SECOND;
 8003670:	4b1b      	ldr	r3, [pc, #108]	; (80036e0 <MX_RTC_Init+0x8c>)
 8003672:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003676:	605a      	str	r2, [r3, #4]
  hrtc.Init.OutPut = RTC_OUTPUTSOURCE_NONE;
 8003678:	4b19      	ldr	r3, [pc, #100]	; (80036e0 <MX_RTC_Init+0x8c>)
 800367a:	2200      	movs	r2, #0
 800367c:	609a      	str	r2, [r3, #8]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800367e:	4818      	ldr	r0, [pc, #96]	; (80036e0 <MX_RTC_Init+0x8c>)
 8003680:	f003 fb6c 	bl	8006d5c <HAL_RTC_Init>
 8003684:	4603      	mov	r3, r0
 8003686:	2b00      	cmp	r3, #0
 8003688:	d001      	beq.n	800368e <MX_RTC_Init+0x3a>
  {
    Error_Handler();
 800368a:	f7fe f8f1 	bl	8001870 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 800368e:	2300      	movs	r3, #0
 8003690:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 8003692:	2300      	movs	r3, #0
 8003694:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 8003696:	2300      	movs	r3, #0
 8003698:	71bb      	strb	r3, [r7, #6]

  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 800369a:	1d3b      	adds	r3, r7, #4
 800369c:	2201      	movs	r2, #1
 800369e:	4619      	mov	r1, r3
 80036a0:	480f      	ldr	r0, [pc, #60]	; (80036e0 <MX_RTC_Init+0x8c>)
 80036a2:	f003 fbf1 	bl	8006e88 <HAL_RTC_SetTime>
 80036a6:	4603      	mov	r3, r0
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d001      	beq.n	80036b0 <MX_RTC_Init+0x5c>
  {
    Error_Handler();
 80036ac:	f7fe f8e0 	bl	8001870 <Error_Handler>
  }
  DateToUpdate.WeekDay = RTC_WEEKDAY_MONDAY;
 80036b0:	2301      	movs	r3, #1
 80036b2:	703b      	strb	r3, [r7, #0]
  DateToUpdate.Month = RTC_MONTH_JANUARY;
 80036b4:	2301      	movs	r3, #1
 80036b6:	707b      	strb	r3, [r7, #1]
  DateToUpdate.Date = 0x1;
 80036b8:	2301      	movs	r3, #1
 80036ba:	70bb      	strb	r3, [r7, #2]
  DateToUpdate.Year = 0x0;
 80036bc:	2300      	movs	r3, #0
 80036be:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &DateToUpdate, RTC_FORMAT_BCD) != HAL_OK)
 80036c0:	463b      	mov	r3, r7
 80036c2:	2201      	movs	r2, #1
 80036c4:	4619      	mov	r1, r3
 80036c6:	4806      	ldr	r0, [pc, #24]	; (80036e0 <MX_RTC_Init+0x8c>)
 80036c8:	f003 fd4e 	bl	8007168 <HAL_RTC_SetDate>
 80036cc:	4603      	mov	r3, r0
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d001      	beq.n	80036d6 <MX_RTC_Init+0x82>
  {
    Error_Handler();
 80036d2:	f7fe f8cd 	bl	8001870 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80036d6:	bf00      	nop
 80036d8:	3708      	adds	r7, #8
 80036da:	46bd      	mov	sp, r7
 80036dc:	bd80      	pop	{r7, pc}
 80036de:	bf00      	nop
 80036e0:	200002b4 	.word	0x200002b4
 80036e4:	40002800 	.word	0x40002800

080036e8 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 80036e8:	b580      	push	{r7, lr}
 80036ea:	b084      	sub	sp, #16
 80036ec:	af00      	add	r7, sp, #0
 80036ee:	6078      	str	r0, [r7, #4]

  if(rtcHandle->Instance==RTC)
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	4a0b      	ldr	r2, [pc, #44]	; (8003724 <HAL_RTC_MspInit+0x3c>)
 80036f6:	4293      	cmp	r3, r2
 80036f8:	d110      	bne.n	800371c <HAL_RTC_MspInit+0x34>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    HAL_PWR_EnableBkUpAccess();
 80036fa:	f002 fd93 	bl	8006224 <HAL_PWR_EnableBkUpAccess>
    /* Enable BKP CLK enable for backup registers */
    __HAL_RCC_BKP_CLK_ENABLE();
 80036fe:	4b0a      	ldr	r3, [pc, #40]	; (8003728 <HAL_RTC_MspInit+0x40>)
 8003700:	69db      	ldr	r3, [r3, #28]
 8003702:	4a09      	ldr	r2, [pc, #36]	; (8003728 <HAL_RTC_MspInit+0x40>)
 8003704:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8003708:	61d3      	str	r3, [r2, #28]
 800370a:	4b07      	ldr	r3, [pc, #28]	; (8003728 <HAL_RTC_MspInit+0x40>)
 800370c:	69db      	ldr	r3, [r3, #28]
 800370e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003712:	60fb      	str	r3, [r7, #12]
 8003714:	68fb      	ldr	r3, [r7, #12]
    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8003716:	4b05      	ldr	r3, [pc, #20]	; (800372c <HAL_RTC_MspInit+0x44>)
 8003718:	2201      	movs	r2, #1
 800371a:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 800371c:	bf00      	nop
 800371e:	3710      	adds	r7, #16
 8003720:	46bd      	mov	sp, r7
 8003722:	bd80      	pop	{r7, pc}
 8003724:	40002800 	.word	0x40002800
 8003728:	40021000 	.word	0x40021000
 800372c:	4242043c 	.word	0x4242043c

08003730 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8003730:	b580      	push	{r7, lr}
 8003732:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8003734:	4b17      	ldr	r3, [pc, #92]	; (8003794 <MX_SPI1_Init+0x64>)
 8003736:	4a18      	ldr	r2, [pc, #96]	; (8003798 <MX_SPI1_Init+0x68>)
 8003738:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800373a:	4b16      	ldr	r3, [pc, #88]	; (8003794 <MX_SPI1_Init+0x64>)
 800373c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8003740:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8003742:	4b14      	ldr	r3, [pc, #80]	; (8003794 <MX_SPI1_Init+0x64>)
 8003744:	2200      	movs	r2, #0
 8003746:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8003748:	4b12      	ldr	r3, [pc, #72]	; (8003794 <MX_SPI1_Init+0x64>)
 800374a:	2200      	movs	r2, #0
 800374c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800374e:	4b11      	ldr	r3, [pc, #68]	; (8003794 <MX_SPI1_Init+0x64>)
 8003750:	2200      	movs	r2, #0
 8003752:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003754:	4b0f      	ldr	r3, [pc, #60]	; (8003794 <MX_SPI1_Init+0x64>)
 8003756:	2200      	movs	r2, #0
 8003758:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800375a:	4b0e      	ldr	r3, [pc, #56]	; (8003794 <MX_SPI1_Init+0x64>)
 800375c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003760:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8003762:	4b0c      	ldr	r3, [pc, #48]	; (8003794 <MX_SPI1_Init+0x64>)
 8003764:	2230      	movs	r2, #48	; 0x30
 8003766:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003768:	4b0a      	ldr	r3, [pc, #40]	; (8003794 <MX_SPI1_Init+0x64>)
 800376a:	2200      	movs	r2, #0
 800376c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800376e:	4b09      	ldr	r3, [pc, #36]	; (8003794 <MX_SPI1_Init+0x64>)
 8003770:	2200      	movs	r2, #0
 8003772:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003774:	4b07      	ldr	r3, [pc, #28]	; (8003794 <MX_SPI1_Init+0x64>)
 8003776:	2200      	movs	r2, #0
 8003778:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 800377a:	4b06      	ldr	r3, [pc, #24]	; (8003794 <MX_SPI1_Init+0x64>)
 800377c:	220a      	movs	r2, #10
 800377e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8003780:	4804      	ldr	r0, [pc, #16]	; (8003794 <MX_SPI1_Init+0x64>)
 8003782:	f004 f89d 	bl	80078c0 <HAL_SPI_Init>
 8003786:	4603      	mov	r3, r0
 8003788:	2b00      	cmp	r3, #0
 800378a:	d001      	beq.n	8003790 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 800378c:	f7fe f870 	bl	8001870 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8003790:	bf00      	nop
 8003792:	bd80      	pop	{r7, pc}
 8003794:	200002c8 	.word	0x200002c8
 8003798:	40013000 	.word	0x40013000

0800379c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800379c:	b580      	push	{r7, lr}
 800379e:	b088      	sub	sp, #32
 80037a0:	af00      	add	r7, sp, #0
 80037a2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80037a4:	f107 0310 	add.w	r3, r7, #16
 80037a8:	2200      	movs	r2, #0
 80037aa:	601a      	str	r2, [r3, #0]
 80037ac:	605a      	str	r2, [r3, #4]
 80037ae:	609a      	str	r2, [r3, #8]
 80037b0:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI1)
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	4a1b      	ldr	r2, [pc, #108]	; (8003824 <HAL_SPI_MspInit+0x88>)
 80037b8:	4293      	cmp	r3, r2
 80037ba:	d12f      	bne.n	800381c <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80037bc:	4b1a      	ldr	r3, [pc, #104]	; (8003828 <HAL_SPI_MspInit+0x8c>)
 80037be:	699b      	ldr	r3, [r3, #24]
 80037c0:	4a19      	ldr	r2, [pc, #100]	; (8003828 <HAL_SPI_MspInit+0x8c>)
 80037c2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80037c6:	6193      	str	r3, [r2, #24]
 80037c8:	4b17      	ldr	r3, [pc, #92]	; (8003828 <HAL_SPI_MspInit+0x8c>)
 80037ca:	699b      	ldr	r3, [r3, #24]
 80037cc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80037d0:	60fb      	str	r3, [r7, #12]
 80037d2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80037d4:	4b14      	ldr	r3, [pc, #80]	; (8003828 <HAL_SPI_MspInit+0x8c>)
 80037d6:	699b      	ldr	r3, [r3, #24]
 80037d8:	4a13      	ldr	r2, [pc, #76]	; (8003828 <HAL_SPI_MspInit+0x8c>)
 80037da:	f043 0304 	orr.w	r3, r3, #4
 80037de:	6193      	str	r3, [r2, #24]
 80037e0:	4b11      	ldr	r3, [pc, #68]	; (8003828 <HAL_SPI_MspInit+0x8c>)
 80037e2:	699b      	ldr	r3, [r3, #24]
 80037e4:	f003 0304 	and.w	r3, r3, #4
 80037e8:	60bb      	str	r3, [r7, #8]
 80037ea:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 80037ec:	23a0      	movs	r3, #160	; 0xa0
 80037ee:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80037f0:	2302      	movs	r3, #2
 80037f2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80037f4:	2303      	movs	r3, #3
 80037f6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80037f8:	f107 0310 	add.w	r3, r7, #16
 80037fc:	4619      	mov	r1, r3
 80037fe:	480b      	ldr	r0, [pc, #44]	; (800382c <HAL_SPI_MspInit+0x90>)
 8003800:	f000 ff24 	bl	800464c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8003804:	2340      	movs	r3, #64	; 0x40
 8003806:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003808:	2300      	movs	r3, #0
 800380a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800380c:	2300      	movs	r3, #0
 800380e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003810:	f107 0310 	add.w	r3, r7, #16
 8003814:	4619      	mov	r1, r3
 8003816:	4805      	ldr	r0, [pc, #20]	; (800382c <HAL_SPI_MspInit+0x90>)
 8003818:	f000 ff18 	bl	800464c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 800381c:	bf00      	nop
 800381e:	3720      	adds	r7, #32
 8003820:	46bd      	mov	sp, r7
 8003822:	bd80      	pop	{r7, pc}
 8003824:	40013000 	.word	0x40013000
 8003828:	40021000 	.word	0x40021000
 800382c:	40010800 	.word	0x40010800

08003830 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003830:	b480      	push	{r7}
 8003832:	b085      	sub	sp, #20
 8003834:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8003836:	4b15      	ldr	r3, [pc, #84]	; (800388c <HAL_MspInit+0x5c>)
 8003838:	699b      	ldr	r3, [r3, #24]
 800383a:	4a14      	ldr	r2, [pc, #80]	; (800388c <HAL_MspInit+0x5c>)
 800383c:	f043 0301 	orr.w	r3, r3, #1
 8003840:	6193      	str	r3, [r2, #24]
 8003842:	4b12      	ldr	r3, [pc, #72]	; (800388c <HAL_MspInit+0x5c>)
 8003844:	699b      	ldr	r3, [r3, #24]
 8003846:	f003 0301 	and.w	r3, r3, #1
 800384a:	60bb      	str	r3, [r7, #8]
 800384c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800384e:	4b0f      	ldr	r3, [pc, #60]	; (800388c <HAL_MspInit+0x5c>)
 8003850:	69db      	ldr	r3, [r3, #28]
 8003852:	4a0e      	ldr	r2, [pc, #56]	; (800388c <HAL_MspInit+0x5c>)
 8003854:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003858:	61d3      	str	r3, [r2, #28]
 800385a:	4b0c      	ldr	r3, [pc, #48]	; (800388c <HAL_MspInit+0x5c>)
 800385c:	69db      	ldr	r3, [r3, #28]
 800385e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003862:	607b      	str	r3, [r7, #4]
 8003864:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8003866:	4b0a      	ldr	r3, [pc, #40]	; (8003890 <HAL_MspInit+0x60>)
 8003868:	685b      	ldr	r3, [r3, #4]
 800386a:	60fb      	str	r3, [r7, #12]
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8003872:	60fb      	str	r3, [r7, #12]
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800387a:	60fb      	str	r3, [r7, #12]
 800387c:	4a04      	ldr	r2, [pc, #16]	; (8003890 <HAL_MspInit+0x60>)
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003882:	bf00      	nop
 8003884:	3714      	adds	r7, #20
 8003886:	46bd      	mov	sp, r7
 8003888:	bc80      	pop	{r7}
 800388a:	4770      	bx	lr
 800388c:	40021000 	.word	0x40021000
 8003890:	40010000 	.word	0x40010000

08003894 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003894:	b480      	push	{r7}
 8003896:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003898:	e7fe      	b.n	8003898 <NMI_Handler+0x4>

0800389a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800389a:	b480      	push	{r7}
 800389c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800389e:	e7fe      	b.n	800389e <HardFault_Handler+0x4>

080038a0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80038a0:	b480      	push	{r7}
 80038a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80038a4:	e7fe      	b.n	80038a4 <MemManage_Handler+0x4>

080038a6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80038a6:	b480      	push	{r7}
 80038a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80038aa:	e7fe      	b.n	80038aa <BusFault_Handler+0x4>

080038ac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80038ac:	b480      	push	{r7}
 80038ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80038b0:	e7fe      	b.n	80038b0 <UsageFault_Handler+0x4>

080038b2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80038b2:	b480      	push	{r7}
 80038b4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80038b6:	bf00      	nop
 80038b8:	46bd      	mov	sp, r7
 80038ba:	bc80      	pop	{r7}
 80038bc:	4770      	bx	lr

080038be <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80038be:	b480      	push	{r7}
 80038c0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80038c2:	bf00      	nop
 80038c4:	46bd      	mov	sp, r7
 80038c6:	bc80      	pop	{r7}
 80038c8:	4770      	bx	lr

080038ca <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80038ca:	b480      	push	{r7}
 80038cc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80038ce:	bf00      	nop
 80038d0:	46bd      	mov	sp, r7
 80038d2:	bc80      	pop	{r7}
 80038d4:	4770      	bx	lr

080038d6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80038d6:	b580      	push	{r7, lr}
 80038d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80038da:	f000 f9dd 	bl	8003c98 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80038de:	bf00      	nop
 80038e0:	bd80      	pop	{r7, pc}
	...

080038e4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80038e4:	b580      	push	{r7, lr}
 80038e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80038e8:	4802      	ldr	r0, [pc, #8]	; (80038f4 <TIM2_IRQHandler+0x10>)
 80038ea:	f004 f898 	bl	8007a1e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80038ee:	bf00      	nop
 80038f0:	bd80      	pop	{r7, pc}
 80038f2:	bf00      	nop
 80038f4:	20000324 	.word	0x20000324

080038f8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80038f8:	b580      	push	{r7, lr}
 80038fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80038fc:	4802      	ldr	r0, [pc, #8]	; (8003908 <USART1_IRQHandler+0x10>)
 80038fe:	f004 fc1b 	bl	8008138 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8003902:	bf00      	nop
 8003904:	bd80      	pop	{r7, pc}
 8003906:	bf00      	nop
 8003908:	20000364 	.word	0x20000364

0800390c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800390c:	b580      	push	{r7, lr}
 800390e:	b086      	sub	sp, #24
 8003910:	af00      	add	r7, sp, #0
 8003912:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003914:	4a14      	ldr	r2, [pc, #80]	; (8003968 <_sbrk+0x5c>)
 8003916:	4b15      	ldr	r3, [pc, #84]	; (800396c <_sbrk+0x60>)
 8003918:	1ad3      	subs	r3, r2, r3
 800391a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800391c:	697b      	ldr	r3, [r7, #20]
 800391e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003920:	4b13      	ldr	r3, [pc, #76]	; (8003970 <_sbrk+0x64>)
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	2b00      	cmp	r3, #0
 8003926:	d102      	bne.n	800392e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003928:	4b11      	ldr	r3, [pc, #68]	; (8003970 <_sbrk+0x64>)
 800392a:	4a12      	ldr	r2, [pc, #72]	; (8003974 <_sbrk+0x68>)
 800392c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800392e:	4b10      	ldr	r3, [pc, #64]	; (8003970 <_sbrk+0x64>)
 8003930:	681a      	ldr	r2, [r3, #0]
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	4413      	add	r3, r2
 8003936:	693a      	ldr	r2, [r7, #16]
 8003938:	429a      	cmp	r2, r3
 800393a:	d207      	bcs.n	800394c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800393c:	f004 ff0a 	bl	8008754 <__errno>
 8003940:	4603      	mov	r3, r0
 8003942:	220c      	movs	r2, #12
 8003944:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003946:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800394a:	e009      	b.n	8003960 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800394c:	4b08      	ldr	r3, [pc, #32]	; (8003970 <_sbrk+0x64>)
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003952:	4b07      	ldr	r3, [pc, #28]	; (8003970 <_sbrk+0x64>)
 8003954:	681a      	ldr	r2, [r3, #0]
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	4413      	add	r3, r2
 800395a:	4a05      	ldr	r2, [pc, #20]	; (8003970 <_sbrk+0x64>)
 800395c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800395e:	68fb      	ldr	r3, [r7, #12]
}
 8003960:	4618      	mov	r0, r3
 8003962:	3718      	adds	r7, #24
 8003964:	46bd      	mov	sp, r7
 8003966:	bd80      	pop	{r7, pc}
 8003968:	20005000 	.word	0x20005000
 800396c:	00000400 	.word	0x00000400
 8003970:	20000320 	.word	0x20000320
 8003974:	200003b8 	.word	0x200003b8

08003978 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8003978:	b480      	push	{r7}
 800397a:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 800397c:	4b15      	ldr	r3, [pc, #84]	; (80039d4 <SystemInit+0x5c>)
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	4a14      	ldr	r2, [pc, #80]	; (80039d4 <SystemInit+0x5c>)
 8003982:	f043 0301 	orr.w	r3, r3, #1
 8003986:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8003988:	4b12      	ldr	r3, [pc, #72]	; (80039d4 <SystemInit+0x5c>)
 800398a:	685a      	ldr	r2, [r3, #4]
 800398c:	4911      	ldr	r1, [pc, #68]	; (80039d4 <SystemInit+0x5c>)
 800398e:	4b12      	ldr	r3, [pc, #72]	; (80039d8 <SystemInit+0x60>)
 8003990:	4013      	ands	r3, r2
 8003992:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8003994:	4b0f      	ldr	r3, [pc, #60]	; (80039d4 <SystemInit+0x5c>)
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	4a0e      	ldr	r2, [pc, #56]	; (80039d4 <SystemInit+0x5c>)
 800399a:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800399e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80039a2:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80039a4:	4b0b      	ldr	r3, [pc, #44]	; (80039d4 <SystemInit+0x5c>)
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	4a0a      	ldr	r2, [pc, #40]	; (80039d4 <SystemInit+0x5c>)
 80039aa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80039ae:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 80039b0:	4b08      	ldr	r3, [pc, #32]	; (80039d4 <SystemInit+0x5c>)
 80039b2:	685b      	ldr	r3, [r3, #4]
 80039b4:	4a07      	ldr	r2, [pc, #28]	; (80039d4 <SystemInit+0x5c>)
 80039b6:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 80039ba:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 80039bc:	4b05      	ldr	r3, [pc, #20]	; (80039d4 <SystemInit+0x5c>)
 80039be:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 80039c2:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 80039c4:	4b05      	ldr	r3, [pc, #20]	; (80039dc <SystemInit+0x64>)
 80039c6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80039ca:	609a      	str	r2, [r3, #8]
#endif 
}
 80039cc:	bf00      	nop
 80039ce:	46bd      	mov	sp, r7
 80039d0:	bc80      	pop	{r7}
 80039d2:	4770      	bx	lr
 80039d4:	40021000 	.word	0x40021000
 80039d8:	f8ff0000 	.word	0xf8ff0000
 80039dc:	e000ed00 	.word	0xe000ed00

080039e0 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80039e0:	b580      	push	{r7, lr}
 80039e2:	b086      	sub	sp, #24
 80039e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80039e6:	f107 0308 	add.w	r3, r7, #8
 80039ea:	2200      	movs	r2, #0
 80039ec:	601a      	str	r2, [r3, #0]
 80039ee:	605a      	str	r2, [r3, #4]
 80039f0:	609a      	str	r2, [r3, #8]
 80039f2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80039f4:	463b      	mov	r3, r7
 80039f6:	2200      	movs	r2, #0
 80039f8:	601a      	str	r2, [r3, #0]
 80039fa:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80039fc:	4b1e      	ldr	r3, [pc, #120]	; (8003a78 <MX_TIM2_Init+0x98>)
 80039fe:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003a02:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 720-1;
 8003a04:	4b1c      	ldr	r3, [pc, #112]	; (8003a78 <MX_TIM2_Init+0x98>)
 8003a06:	f240 22cf 	movw	r2, #719	; 0x2cf
 8003a0a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003a0c:	4b1a      	ldr	r3, [pc, #104]	; (8003a78 <MX_TIM2_Init+0x98>)
 8003a0e:	2200      	movs	r2, #0
 8003a10:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000-1;
 8003a12:	4b19      	ldr	r3, [pc, #100]	; (8003a78 <MX_TIM2_Init+0x98>)
 8003a14:	f240 32e7 	movw	r2, #999	; 0x3e7
 8003a18:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003a1a:	4b17      	ldr	r3, [pc, #92]	; (8003a78 <MX_TIM2_Init+0x98>)
 8003a1c:	2200      	movs	r2, #0
 8003a1e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003a20:	4b15      	ldr	r3, [pc, #84]	; (8003a78 <MX_TIM2_Init+0x98>)
 8003a22:	2200      	movs	r2, #0
 8003a24:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8003a26:	4814      	ldr	r0, [pc, #80]	; (8003a78 <MX_TIM2_Init+0x98>)
 8003a28:	f003 ffab 	bl	8007982 <HAL_TIM_Base_Init>
 8003a2c:	4603      	mov	r3, r0
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d001      	beq.n	8003a36 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8003a32:	f7fd ff1d 	bl	8001870 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003a36:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003a3a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8003a3c:	f107 0308 	add.w	r3, r7, #8
 8003a40:	4619      	mov	r1, r3
 8003a42:	480d      	ldr	r0, [pc, #52]	; (8003a78 <MX_TIM2_Init+0x98>)
 8003a44:	f004 f8f3 	bl	8007c2e <HAL_TIM_ConfigClockSource>
 8003a48:	4603      	mov	r3, r0
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d001      	beq.n	8003a52 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8003a4e:	f7fd ff0f 	bl	8001870 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003a52:	2300      	movs	r3, #0
 8003a54:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003a56:	2300      	movs	r3, #0
 8003a58:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003a5a:	463b      	mov	r3, r7
 8003a5c:	4619      	mov	r1, r3
 8003a5e:	4806      	ldr	r0, [pc, #24]	; (8003a78 <MX_TIM2_Init+0x98>)
 8003a60:	f004 fac6 	bl	8007ff0 <HAL_TIMEx_MasterConfigSynchronization>
 8003a64:	4603      	mov	r3, r0
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d001      	beq.n	8003a6e <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8003a6a:	f7fd ff01 	bl	8001870 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8003a6e:	bf00      	nop
 8003a70:	3718      	adds	r7, #24
 8003a72:	46bd      	mov	sp, r7
 8003a74:	bd80      	pop	{r7, pc}
 8003a76:	bf00      	nop
 8003a78:	20000324 	.word	0x20000324

08003a7c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8003a7c:	b580      	push	{r7, lr}
 8003a7e:	b084      	sub	sp, #16
 8003a80:	af00      	add	r7, sp, #0
 8003a82:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003a8c:	d113      	bne.n	8003ab6 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003a8e:	4b0c      	ldr	r3, [pc, #48]	; (8003ac0 <HAL_TIM_Base_MspInit+0x44>)
 8003a90:	69db      	ldr	r3, [r3, #28]
 8003a92:	4a0b      	ldr	r2, [pc, #44]	; (8003ac0 <HAL_TIM_Base_MspInit+0x44>)
 8003a94:	f043 0301 	orr.w	r3, r3, #1
 8003a98:	61d3      	str	r3, [r2, #28]
 8003a9a:	4b09      	ldr	r3, [pc, #36]	; (8003ac0 <HAL_TIM_Base_MspInit+0x44>)
 8003a9c:	69db      	ldr	r3, [r3, #28]
 8003a9e:	f003 0301 	and.w	r3, r3, #1
 8003aa2:	60fb      	str	r3, [r7, #12]
 8003aa4:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8003aa6:	2200      	movs	r2, #0
 8003aa8:	2100      	movs	r1, #0
 8003aaa:	201c      	movs	r0, #28
 8003aac:	f000 fd21 	bl	80044f2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8003ab0:	201c      	movs	r0, #28
 8003ab2:	f000 fd3a 	bl	800452a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8003ab6:	bf00      	nop
 8003ab8:	3710      	adds	r7, #16
 8003aba:	46bd      	mov	sp, r7
 8003abc:	bd80      	pop	{r7, pc}
 8003abe:	bf00      	nop
 8003ac0:	40021000 	.word	0x40021000

08003ac4 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8003ac4:	b580      	push	{r7, lr}
 8003ac6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003ac8:	4b11      	ldr	r3, [pc, #68]	; (8003b10 <MX_USART1_UART_Init+0x4c>)
 8003aca:	4a12      	ldr	r2, [pc, #72]	; (8003b14 <MX_USART1_UART_Init+0x50>)
 8003acc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8003ace:	4b10      	ldr	r3, [pc, #64]	; (8003b10 <MX_USART1_UART_Init+0x4c>)
 8003ad0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003ad4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003ad6:	4b0e      	ldr	r3, [pc, #56]	; (8003b10 <MX_USART1_UART_Init+0x4c>)
 8003ad8:	2200      	movs	r2, #0
 8003ada:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003adc:	4b0c      	ldr	r3, [pc, #48]	; (8003b10 <MX_USART1_UART_Init+0x4c>)
 8003ade:	2200      	movs	r2, #0
 8003ae0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003ae2:	4b0b      	ldr	r3, [pc, #44]	; (8003b10 <MX_USART1_UART_Init+0x4c>)
 8003ae4:	2200      	movs	r2, #0
 8003ae6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003ae8:	4b09      	ldr	r3, [pc, #36]	; (8003b10 <MX_USART1_UART_Init+0x4c>)
 8003aea:	220c      	movs	r2, #12
 8003aec:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003aee:	4b08      	ldr	r3, [pc, #32]	; (8003b10 <MX_USART1_UART_Init+0x4c>)
 8003af0:	2200      	movs	r2, #0
 8003af2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003af4:	4b06      	ldr	r3, [pc, #24]	; (8003b10 <MX_USART1_UART_Init+0x4c>)
 8003af6:	2200      	movs	r2, #0
 8003af8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003afa:	4805      	ldr	r0, [pc, #20]	; (8003b10 <MX_USART1_UART_Init+0x4c>)
 8003afc:	f004 face 	bl	800809c <HAL_UART_Init>
 8003b00:	4603      	mov	r3, r0
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d001      	beq.n	8003b0a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8003b06:	f7fd feb3 	bl	8001870 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8003b0a:	bf00      	nop
 8003b0c:	bd80      	pop	{r7, pc}
 8003b0e:	bf00      	nop
 8003b10:	20000364 	.word	0x20000364
 8003b14:	40013800 	.word	0x40013800

08003b18 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003b18:	b580      	push	{r7, lr}
 8003b1a:	b088      	sub	sp, #32
 8003b1c:	af00      	add	r7, sp, #0
 8003b1e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b20:	f107 0310 	add.w	r3, r7, #16
 8003b24:	2200      	movs	r2, #0
 8003b26:	601a      	str	r2, [r3, #0]
 8003b28:	605a      	str	r2, [r3, #4]
 8003b2a:	609a      	str	r2, [r3, #8]
 8003b2c:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	4a20      	ldr	r2, [pc, #128]	; (8003bb4 <HAL_UART_MspInit+0x9c>)
 8003b34:	4293      	cmp	r3, r2
 8003b36:	d139      	bne.n	8003bac <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003b38:	4b1f      	ldr	r3, [pc, #124]	; (8003bb8 <HAL_UART_MspInit+0xa0>)
 8003b3a:	699b      	ldr	r3, [r3, #24]
 8003b3c:	4a1e      	ldr	r2, [pc, #120]	; (8003bb8 <HAL_UART_MspInit+0xa0>)
 8003b3e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003b42:	6193      	str	r3, [r2, #24]
 8003b44:	4b1c      	ldr	r3, [pc, #112]	; (8003bb8 <HAL_UART_MspInit+0xa0>)
 8003b46:	699b      	ldr	r3, [r3, #24]
 8003b48:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003b4c:	60fb      	str	r3, [r7, #12]
 8003b4e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003b50:	4b19      	ldr	r3, [pc, #100]	; (8003bb8 <HAL_UART_MspInit+0xa0>)
 8003b52:	699b      	ldr	r3, [r3, #24]
 8003b54:	4a18      	ldr	r2, [pc, #96]	; (8003bb8 <HAL_UART_MspInit+0xa0>)
 8003b56:	f043 0304 	orr.w	r3, r3, #4
 8003b5a:	6193      	str	r3, [r2, #24]
 8003b5c:	4b16      	ldr	r3, [pc, #88]	; (8003bb8 <HAL_UART_MspInit+0xa0>)
 8003b5e:	699b      	ldr	r3, [r3, #24]
 8003b60:	f003 0304 	and.w	r3, r3, #4
 8003b64:	60bb      	str	r3, [r7, #8]
 8003b66:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8003b68:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003b6c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b6e:	2302      	movs	r3, #2
 8003b70:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003b72:	2303      	movs	r3, #3
 8003b74:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003b76:	f107 0310 	add.w	r3, r7, #16
 8003b7a:	4619      	mov	r1, r3
 8003b7c:	480f      	ldr	r0, [pc, #60]	; (8003bbc <HAL_UART_MspInit+0xa4>)
 8003b7e:	f000 fd65 	bl	800464c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8003b82:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003b86:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003b88:	2300      	movs	r3, #0
 8003b8a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b8c:	2300      	movs	r3, #0
 8003b8e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003b90:	f107 0310 	add.w	r3, r7, #16
 8003b94:	4619      	mov	r1, r3
 8003b96:	4809      	ldr	r0, [pc, #36]	; (8003bbc <HAL_UART_MspInit+0xa4>)
 8003b98:	f000 fd58 	bl	800464c <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8003b9c:	2200      	movs	r2, #0
 8003b9e:	2100      	movs	r1, #0
 8003ba0:	2025      	movs	r0, #37	; 0x25
 8003ba2:	f000 fca6 	bl	80044f2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8003ba6:	2025      	movs	r0, #37	; 0x25
 8003ba8:	f000 fcbf 	bl	800452a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8003bac:	bf00      	nop
 8003bae:	3720      	adds	r7, #32
 8003bb0:	46bd      	mov	sp, r7
 8003bb2:	bd80      	pop	{r7, pc}
 8003bb4:	40013800 	.word	0x40013800
 8003bb8:	40021000 	.word	0x40021000
 8003bbc:	40010800 	.word	0x40010800

08003bc0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8003bc0:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8003bc2:	e003      	b.n	8003bcc <LoopCopyDataInit>

08003bc4 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8003bc4:	4b0b      	ldr	r3, [pc, #44]	; (8003bf4 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8003bc6:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8003bc8:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8003bca:	3104      	adds	r1, #4

08003bcc <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8003bcc:	480a      	ldr	r0, [pc, #40]	; (8003bf8 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8003bce:	4b0b      	ldr	r3, [pc, #44]	; (8003bfc <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8003bd0:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8003bd2:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8003bd4:	d3f6      	bcc.n	8003bc4 <CopyDataInit>
  ldr r2, =_sbss
 8003bd6:	4a0a      	ldr	r2, [pc, #40]	; (8003c00 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8003bd8:	e002      	b.n	8003be0 <LoopFillZerobss>

08003bda <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8003bda:	2300      	movs	r3, #0
  str r3, [r2], #4
 8003bdc:	f842 3b04 	str.w	r3, [r2], #4

08003be0 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8003be0:	4b08      	ldr	r3, [pc, #32]	; (8003c04 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8003be2:	429a      	cmp	r2, r3
  bcc FillZerobss
 8003be4:	d3f9      	bcc.n	8003bda <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8003be6:	f7ff fec7 	bl	8003978 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003bea:	f004 fdb9 	bl	8008760 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8003bee:	f7fd fd17 	bl	8001620 <main>
  bx lr
 8003bf2:	4770      	bx	lr
  ldr r3, =_sidata
 8003bf4:	08009498 	.word	0x08009498
  ldr r0, =_sdata
 8003bf8:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8003bfc:	20000130 	.word	0x20000130
  ldr r2, =_sbss
 8003c00:	20000130 	.word	0x20000130
  ldr r3, = _ebss
 8003c04:	200003b8 	.word	0x200003b8

08003c08 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003c08:	e7fe      	b.n	8003c08 <ADC1_2_IRQHandler>
	...

08003c0c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003c0c:	b580      	push	{r7, lr}
 8003c0e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003c10:	4b08      	ldr	r3, [pc, #32]	; (8003c34 <HAL_Init+0x28>)
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	4a07      	ldr	r2, [pc, #28]	; (8003c34 <HAL_Init+0x28>)
 8003c16:	f043 0310 	orr.w	r3, r3, #16
 8003c1a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003c1c:	2003      	movs	r0, #3
 8003c1e:	f000 fc5d 	bl	80044dc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003c22:	200f      	movs	r0, #15
 8003c24:	f000 f808 	bl	8003c38 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003c28:	f7ff fe02 	bl	8003830 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003c2c:	2300      	movs	r3, #0
}
 8003c2e:	4618      	mov	r0, r3
 8003c30:	bd80      	pop	{r7, pc}
 8003c32:	bf00      	nop
 8003c34:	40022000 	.word	0x40022000

08003c38 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003c38:	b580      	push	{r7, lr}
 8003c3a:	b082      	sub	sp, #8
 8003c3c:	af00      	add	r7, sp, #0
 8003c3e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003c40:	4b12      	ldr	r3, [pc, #72]	; (8003c8c <HAL_InitTick+0x54>)
 8003c42:	681a      	ldr	r2, [r3, #0]
 8003c44:	4b12      	ldr	r3, [pc, #72]	; (8003c90 <HAL_InitTick+0x58>)
 8003c46:	781b      	ldrb	r3, [r3, #0]
 8003c48:	4619      	mov	r1, r3
 8003c4a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003c4e:	fbb3 f3f1 	udiv	r3, r3, r1
 8003c52:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c56:	4618      	mov	r0, r3
 8003c58:	f000 fc75 	bl	8004546 <HAL_SYSTICK_Config>
 8003c5c:	4603      	mov	r3, r0
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d001      	beq.n	8003c66 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003c62:	2301      	movs	r3, #1
 8003c64:	e00e      	b.n	8003c84 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	2b0f      	cmp	r3, #15
 8003c6a:	d80a      	bhi.n	8003c82 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003c6c:	2200      	movs	r2, #0
 8003c6e:	6879      	ldr	r1, [r7, #4]
 8003c70:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003c74:	f000 fc3d 	bl	80044f2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003c78:	4a06      	ldr	r2, [pc, #24]	; (8003c94 <HAL_InitTick+0x5c>)
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003c7e:	2300      	movs	r3, #0
 8003c80:	e000      	b.n	8003c84 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003c82:	2301      	movs	r3, #1
}
 8003c84:	4618      	mov	r0, r3
 8003c86:	3708      	adds	r7, #8
 8003c88:	46bd      	mov	sp, r7
 8003c8a:	bd80      	pop	{r7, pc}
 8003c8c:	200000c0 	.word	0x200000c0
 8003c90:	200000c8 	.word	0x200000c8
 8003c94:	200000c4 	.word	0x200000c4

08003c98 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003c98:	b480      	push	{r7}
 8003c9a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003c9c:	4b05      	ldr	r3, [pc, #20]	; (8003cb4 <HAL_IncTick+0x1c>)
 8003c9e:	781b      	ldrb	r3, [r3, #0]
 8003ca0:	461a      	mov	r2, r3
 8003ca2:	4b05      	ldr	r3, [pc, #20]	; (8003cb8 <HAL_IncTick+0x20>)
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	4413      	add	r3, r2
 8003ca8:	4a03      	ldr	r2, [pc, #12]	; (8003cb8 <HAL_IncTick+0x20>)
 8003caa:	6013      	str	r3, [r2, #0]
}
 8003cac:	bf00      	nop
 8003cae:	46bd      	mov	sp, r7
 8003cb0:	bc80      	pop	{r7}
 8003cb2:	4770      	bx	lr
 8003cb4:	200000c8 	.word	0x200000c8
 8003cb8:	200003a4 	.word	0x200003a4

08003cbc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003cbc:	b480      	push	{r7}
 8003cbe:	af00      	add	r7, sp, #0
  return uwTick;
 8003cc0:	4b02      	ldr	r3, [pc, #8]	; (8003ccc <HAL_GetTick+0x10>)
 8003cc2:	681b      	ldr	r3, [r3, #0]
}
 8003cc4:	4618      	mov	r0, r3
 8003cc6:	46bd      	mov	sp, r7
 8003cc8:	bc80      	pop	{r7}
 8003cca:	4770      	bx	lr
 8003ccc:	200003a4 	.word	0x200003a4

08003cd0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003cd0:	b580      	push	{r7, lr}
 8003cd2:	b084      	sub	sp, #16
 8003cd4:	af00      	add	r7, sp, #0
 8003cd6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003cd8:	f7ff fff0 	bl	8003cbc <HAL_GetTick>
 8003cdc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003ce8:	d005      	beq.n	8003cf6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003cea:	4b0a      	ldr	r3, [pc, #40]	; (8003d14 <HAL_Delay+0x44>)
 8003cec:	781b      	ldrb	r3, [r3, #0]
 8003cee:	461a      	mov	r2, r3
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	4413      	add	r3, r2
 8003cf4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003cf6:	bf00      	nop
 8003cf8:	f7ff ffe0 	bl	8003cbc <HAL_GetTick>
 8003cfc:	4602      	mov	r2, r0
 8003cfe:	68bb      	ldr	r3, [r7, #8]
 8003d00:	1ad3      	subs	r3, r2, r3
 8003d02:	68fa      	ldr	r2, [r7, #12]
 8003d04:	429a      	cmp	r2, r3
 8003d06:	d8f7      	bhi.n	8003cf8 <HAL_Delay+0x28>
  {
  }
}
 8003d08:	bf00      	nop
 8003d0a:	bf00      	nop
 8003d0c:	3710      	adds	r7, #16
 8003d0e:	46bd      	mov	sp, r7
 8003d10:	bd80      	pop	{r7, pc}
 8003d12:	bf00      	nop
 8003d14:	200000c8 	.word	0x200000c8

08003d18 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003d18:	b580      	push	{r7, lr}
 8003d1a:	b086      	sub	sp, #24
 8003d1c:	af00      	add	r7, sp, #0
 8003d1e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003d20:	2300      	movs	r3, #0
 8003d22:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8003d24:	2300      	movs	r3, #0
 8003d26:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8003d28:	2300      	movs	r3, #0
 8003d2a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8003d2c:	2300      	movs	r3, #0
 8003d2e:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d101      	bne.n	8003d3a <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8003d36:	2301      	movs	r3, #1
 8003d38:	e0be      	b.n	8003eb8 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	689b      	ldr	r3, [r3, #8]
 8003d3e:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d109      	bne.n	8003d5c <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	2200      	movs	r2, #0
 8003d4c:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	2200      	movs	r2, #0
 8003d52:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003d56:	6878      	ldr	r0, [r7, #4]
 8003d58:	f7fc ff72 	bl	8000c40 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8003d5c:	6878      	ldr	r0, [r7, #4]
 8003d5e:	f000 fab7 	bl	80042d0 <ADC_ConversionStop_Disable>
 8003d62:	4603      	mov	r3, r0
 8003d64:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d6a:	f003 0310 	and.w	r3, r3, #16
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	f040 8099 	bne.w	8003ea6 <HAL_ADC_Init+0x18e>
 8003d74:	7dfb      	ldrb	r3, [r7, #23]
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	f040 8095 	bne.w	8003ea6 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d80:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003d84:	f023 0302 	bic.w	r3, r3, #2
 8003d88:	f043 0202 	orr.w	r2, r3, #2
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8003d98:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	7b1b      	ldrb	r3, [r3, #12]
 8003d9e:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8003da0:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8003da2:	68ba      	ldr	r2, [r7, #8]
 8003da4:	4313      	orrs	r3, r2
 8003da6:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	689b      	ldr	r3, [r3, #8]
 8003dac:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003db0:	d003      	beq.n	8003dba <HAL_ADC_Init+0xa2>
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	689b      	ldr	r3, [r3, #8]
 8003db6:	2b01      	cmp	r3, #1
 8003db8:	d102      	bne.n	8003dc0 <HAL_ADC_Init+0xa8>
 8003dba:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003dbe:	e000      	b.n	8003dc2 <HAL_ADC_Init+0xaa>
 8003dc0:	2300      	movs	r3, #0
 8003dc2:	693a      	ldr	r2, [r7, #16]
 8003dc4:	4313      	orrs	r3, r2
 8003dc6:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	7d1b      	ldrb	r3, [r3, #20]
 8003dcc:	2b01      	cmp	r3, #1
 8003dce:	d119      	bne.n	8003e04 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	7b1b      	ldrb	r3, [r3, #12]
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d109      	bne.n	8003dec <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	699b      	ldr	r3, [r3, #24]
 8003ddc:	3b01      	subs	r3, #1
 8003dde:	035a      	lsls	r2, r3, #13
 8003de0:	693b      	ldr	r3, [r7, #16]
 8003de2:	4313      	orrs	r3, r2
 8003de4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003de8:	613b      	str	r3, [r7, #16]
 8003dea:	e00b      	b.n	8003e04 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003df0:	f043 0220 	orr.w	r2, r3, #32
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003dfc:	f043 0201 	orr.w	r2, r3, #1
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	685b      	ldr	r3, [r3, #4]
 8003e0a:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	693a      	ldr	r2, [r7, #16]
 8003e14:	430a      	orrs	r2, r1
 8003e16:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	689a      	ldr	r2, [r3, #8]
 8003e1e:	4b28      	ldr	r3, [pc, #160]	; (8003ec0 <HAL_ADC_Init+0x1a8>)
 8003e20:	4013      	ands	r3, r2
 8003e22:	687a      	ldr	r2, [r7, #4]
 8003e24:	6812      	ldr	r2, [r2, #0]
 8003e26:	68b9      	ldr	r1, [r7, #8]
 8003e28:	430b      	orrs	r3, r1
 8003e2a:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	689b      	ldr	r3, [r3, #8]
 8003e30:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003e34:	d003      	beq.n	8003e3e <HAL_ADC_Init+0x126>
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	689b      	ldr	r3, [r3, #8]
 8003e3a:	2b01      	cmp	r3, #1
 8003e3c:	d104      	bne.n	8003e48 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	691b      	ldr	r3, [r3, #16]
 8003e42:	3b01      	subs	r3, #1
 8003e44:	051b      	lsls	r3, r3, #20
 8003e46:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e4e:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	68fa      	ldr	r2, [r7, #12]
 8003e58:	430a      	orrs	r2, r1
 8003e5a:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	689a      	ldr	r2, [r3, #8]
 8003e62:	4b18      	ldr	r3, [pc, #96]	; (8003ec4 <HAL_ADC_Init+0x1ac>)
 8003e64:	4013      	ands	r3, r2
 8003e66:	68ba      	ldr	r2, [r7, #8]
 8003e68:	429a      	cmp	r2, r3
 8003e6a:	d10b      	bne.n	8003e84 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	2200      	movs	r2, #0
 8003e70:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e76:	f023 0303 	bic.w	r3, r3, #3
 8003e7a:	f043 0201 	orr.w	r2, r3, #1
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003e82:	e018      	b.n	8003eb6 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e88:	f023 0312 	bic.w	r3, r3, #18
 8003e8c:	f043 0210 	orr.w	r2, r3, #16
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e98:	f043 0201 	orr.w	r2, r3, #1
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8003ea0:	2301      	movs	r3, #1
 8003ea2:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003ea4:	e007      	b.n	8003eb6 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003eaa:	f043 0210 	orr.w	r2, r3, #16
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8003eb2:	2301      	movs	r3, #1
 8003eb4:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8003eb6:	7dfb      	ldrb	r3, [r7, #23]
}
 8003eb8:	4618      	mov	r0, r3
 8003eba:	3718      	adds	r7, #24
 8003ebc:	46bd      	mov	sp, r7
 8003ebe:	bd80      	pop	{r7, pc}
 8003ec0:	ffe1f7fd 	.word	0xffe1f7fd
 8003ec4:	ff1f0efe 	.word	0xff1f0efe

08003ec8 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8003ec8:	b580      	push	{r7, lr}
 8003eca:	b084      	sub	sp, #16
 8003ecc:	af00      	add	r7, sp, #0
 8003ece:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003ed0:	2300      	movs	r3, #0
 8003ed2:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003eda:	2b01      	cmp	r3, #1
 8003edc:	d101      	bne.n	8003ee2 <HAL_ADC_Start+0x1a>
 8003ede:	2302      	movs	r3, #2
 8003ee0:	e098      	b.n	8004014 <HAL_ADC_Start+0x14c>
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	2201      	movs	r2, #1
 8003ee6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8003eea:	6878      	ldr	r0, [r7, #4]
 8003eec:	f000 f99e 	bl	800422c <ADC_Enable>
 8003ef0:	4603      	mov	r3, r0
 8003ef2:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8003ef4:	7bfb      	ldrb	r3, [r7, #15]
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	f040 8087 	bne.w	800400a <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f00:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003f04:	f023 0301 	bic.w	r3, r3, #1
 8003f08:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	4a41      	ldr	r2, [pc, #260]	; (800401c <HAL_ADC_Start+0x154>)
 8003f16:	4293      	cmp	r3, r2
 8003f18:	d105      	bne.n	8003f26 <HAL_ADC_Start+0x5e>
 8003f1a:	4b41      	ldr	r3, [pc, #260]	; (8004020 <HAL_ADC_Start+0x158>)
 8003f1c:	685b      	ldr	r3, [r3, #4]
 8003f1e:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d115      	bne.n	8003f52 <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f2a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	685b      	ldr	r3, [r3, #4]
 8003f38:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d026      	beq.n	8003f8e <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f44:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003f48:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003f50:	e01d      	b.n	8003f8e <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f56:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	4a2f      	ldr	r2, [pc, #188]	; (8004020 <HAL_ADC_Start+0x158>)
 8003f64:	4293      	cmp	r3, r2
 8003f66:	d004      	beq.n	8003f72 <HAL_ADC_Start+0xaa>
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	4a2b      	ldr	r2, [pc, #172]	; (800401c <HAL_ADC_Start+0x154>)
 8003f6e:	4293      	cmp	r3, r2
 8003f70:	d10d      	bne.n	8003f8e <HAL_ADC_Start+0xc6>
 8003f72:	4b2b      	ldr	r3, [pc, #172]	; (8004020 <HAL_ADC_Start+0x158>)
 8003f74:	685b      	ldr	r3, [r3, #4]
 8003f76:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d007      	beq.n	8003f8e <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f82:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003f86:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f92:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d006      	beq.n	8003fa8 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f9e:	f023 0206 	bic.w	r2, r3, #6
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	62da      	str	r2, [r3, #44]	; 0x2c
 8003fa6:	e002      	b.n	8003fae <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	2200      	movs	r2, #0
 8003fac:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	2200      	movs	r2, #0
 8003fb2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	f06f 0202 	mvn.w	r2, #2
 8003fbe:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	689b      	ldr	r3, [r3, #8]
 8003fc6:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8003fca:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8003fce:	d113      	bne.n	8003ff8 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8003fd4:	4a11      	ldr	r2, [pc, #68]	; (800401c <HAL_ADC_Start+0x154>)
 8003fd6:	4293      	cmp	r3, r2
 8003fd8:	d105      	bne.n	8003fe6 <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8003fda:	4b11      	ldr	r3, [pc, #68]	; (8004020 <HAL_ADC_Start+0x158>)
 8003fdc:	685b      	ldr	r3, [r3, #4]
 8003fde:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d108      	bne.n	8003ff8 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	689a      	ldr	r2, [r3, #8]
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8003ff4:	609a      	str	r2, [r3, #8]
 8003ff6:	e00c      	b.n	8004012 <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	689a      	ldr	r2, [r3, #8]
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8004006:	609a      	str	r2, [r3, #8]
 8004008:	e003      	b.n	8004012 <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	2200      	movs	r2, #0
 800400e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 8004012:	7bfb      	ldrb	r3, [r7, #15]
}
 8004014:	4618      	mov	r0, r3
 8004016:	3710      	adds	r7, #16
 8004018:	46bd      	mov	sp, r7
 800401a:	bd80      	pop	{r7, pc}
 800401c:	40012800 	.word	0x40012800
 8004020:	40012400 	.word	0x40012400

08004024 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8004024:	b480      	push	{r7}
 8004026:	b083      	sub	sp, #12
 8004028:	af00      	add	r7, sp, #0
 800402a:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8004032:	4618      	mov	r0, r3
 8004034:	370c      	adds	r7, #12
 8004036:	46bd      	mov	sp, r7
 8004038:	bc80      	pop	{r7}
 800403a:	4770      	bx	lr

0800403c <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 800403c:	b480      	push	{r7}
 800403e:	b085      	sub	sp, #20
 8004040:	af00      	add	r7, sp, #0
 8004042:	6078      	str	r0, [r7, #4]
 8004044:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004046:	2300      	movs	r3, #0
 8004048:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 800404a:	2300      	movs	r3, #0
 800404c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004054:	2b01      	cmp	r3, #1
 8004056:	d101      	bne.n	800405c <HAL_ADC_ConfigChannel+0x20>
 8004058:	2302      	movs	r3, #2
 800405a:	e0dc      	b.n	8004216 <HAL_ADC_ConfigChannel+0x1da>
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	2201      	movs	r2, #1
 8004060:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8004064:	683b      	ldr	r3, [r7, #0]
 8004066:	685b      	ldr	r3, [r3, #4]
 8004068:	2b06      	cmp	r3, #6
 800406a:	d81c      	bhi.n	80040a6 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8004072:	683b      	ldr	r3, [r7, #0]
 8004074:	685a      	ldr	r2, [r3, #4]
 8004076:	4613      	mov	r3, r2
 8004078:	009b      	lsls	r3, r3, #2
 800407a:	4413      	add	r3, r2
 800407c:	3b05      	subs	r3, #5
 800407e:	221f      	movs	r2, #31
 8004080:	fa02 f303 	lsl.w	r3, r2, r3
 8004084:	43db      	mvns	r3, r3
 8004086:	4019      	ands	r1, r3
 8004088:	683b      	ldr	r3, [r7, #0]
 800408a:	6818      	ldr	r0, [r3, #0]
 800408c:	683b      	ldr	r3, [r7, #0]
 800408e:	685a      	ldr	r2, [r3, #4]
 8004090:	4613      	mov	r3, r2
 8004092:	009b      	lsls	r3, r3, #2
 8004094:	4413      	add	r3, r2
 8004096:	3b05      	subs	r3, #5
 8004098:	fa00 f203 	lsl.w	r2, r0, r3
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	430a      	orrs	r2, r1
 80040a2:	635a      	str	r2, [r3, #52]	; 0x34
 80040a4:	e03c      	b.n	8004120 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80040a6:	683b      	ldr	r3, [r7, #0]
 80040a8:	685b      	ldr	r3, [r3, #4]
 80040aa:	2b0c      	cmp	r3, #12
 80040ac:	d81c      	bhi.n	80040e8 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80040b4:	683b      	ldr	r3, [r7, #0]
 80040b6:	685a      	ldr	r2, [r3, #4]
 80040b8:	4613      	mov	r3, r2
 80040ba:	009b      	lsls	r3, r3, #2
 80040bc:	4413      	add	r3, r2
 80040be:	3b23      	subs	r3, #35	; 0x23
 80040c0:	221f      	movs	r2, #31
 80040c2:	fa02 f303 	lsl.w	r3, r2, r3
 80040c6:	43db      	mvns	r3, r3
 80040c8:	4019      	ands	r1, r3
 80040ca:	683b      	ldr	r3, [r7, #0]
 80040cc:	6818      	ldr	r0, [r3, #0]
 80040ce:	683b      	ldr	r3, [r7, #0]
 80040d0:	685a      	ldr	r2, [r3, #4]
 80040d2:	4613      	mov	r3, r2
 80040d4:	009b      	lsls	r3, r3, #2
 80040d6:	4413      	add	r3, r2
 80040d8:	3b23      	subs	r3, #35	; 0x23
 80040da:	fa00 f203 	lsl.w	r2, r0, r3
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	430a      	orrs	r2, r1
 80040e4:	631a      	str	r2, [r3, #48]	; 0x30
 80040e6:	e01b      	b.n	8004120 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80040ee:	683b      	ldr	r3, [r7, #0]
 80040f0:	685a      	ldr	r2, [r3, #4]
 80040f2:	4613      	mov	r3, r2
 80040f4:	009b      	lsls	r3, r3, #2
 80040f6:	4413      	add	r3, r2
 80040f8:	3b41      	subs	r3, #65	; 0x41
 80040fa:	221f      	movs	r2, #31
 80040fc:	fa02 f303 	lsl.w	r3, r2, r3
 8004100:	43db      	mvns	r3, r3
 8004102:	4019      	ands	r1, r3
 8004104:	683b      	ldr	r3, [r7, #0]
 8004106:	6818      	ldr	r0, [r3, #0]
 8004108:	683b      	ldr	r3, [r7, #0]
 800410a:	685a      	ldr	r2, [r3, #4]
 800410c:	4613      	mov	r3, r2
 800410e:	009b      	lsls	r3, r3, #2
 8004110:	4413      	add	r3, r2
 8004112:	3b41      	subs	r3, #65	; 0x41
 8004114:	fa00 f203 	lsl.w	r2, r0, r3
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	430a      	orrs	r2, r1
 800411e:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8004120:	683b      	ldr	r3, [r7, #0]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	2b09      	cmp	r3, #9
 8004126:	d91c      	bls.n	8004162 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	68d9      	ldr	r1, [r3, #12]
 800412e:	683b      	ldr	r3, [r7, #0]
 8004130:	681a      	ldr	r2, [r3, #0]
 8004132:	4613      	mov	r3, r2
 8004134:	005b      	lsls	r3, r3, #1
 8004136:	4413      	add	r3, r2
 8004138:	3b1e      	subs	r3, #30
 800413a:	2207      	movs	r2, #7
 800413c:	fa02 f303 	lsl.w	r3, r2, r3
 8004140:	43db      	mvns	r3, r3
 8004142:	4019      	ands	r1, r3
 8004144:	683b      	ldr	r3, [r7, #0]
 8004146:	6898      	ldr	r0, [r3, #8]
 8004148:	683b      	ldr	r3, [r7, #0]
 800414a:	681a      	ldr	r2, [r3, #0]
 800414c:	4613      	mov	r3, r2
 800414e:	005b      	lsls	r3, r3, #1
 8004150:	4413      	add	r3, r2
 8004152:	3b1e      	subs	r3, #30
 8004154:	fa00 f203 	lsl.w	r2, r0, r3
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	430a      	orrs	r2, r1
 800415e:	60da      	str	r2, [r3, #12]
 8004160:	e019      	b.n	8004196 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	6919      	ldr	r1, [r3, #16]
 8004168:	683b      	ldr	r3, [r7, #0]
 800416a:	681a      	ldr	r2, [r3, #0]
 800416c:	4613      	mov	r3, r2
 800416e:	005b      	lsls	r3, r3, #1
 8004170:	4413      	add	r3, r2
 8004172:	2207      	movs	r2, #7
 8004174:	fa02 f303 	lsl.w	r3, r2, r3
 8004178:	43db      	mvns	r3, r3
 800417a:	4019      	ands	r1, r3
 800417c:	683b      	ldr	r3, [r7, #0]
 800417e:	6898      	ldr	r0, [r3, #8]
 8004180:	683b      	ldr	r3, [r7, #0]
 8004182:	681a      	ldr	r2, [r3, #0]
 8004184:	4613      	mov	r3, r2
 8004186:	005b      	lsls	r3, r3, #1
 8004188:	4413      	add	r3, r2
 800418a:	fa00 f203 	lsl.w	r2, r0, r3
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	430a      	orrs	r2, r1
 8004194:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8004196:	683b      	ldr	r3, [r7, #0]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	2b10      	cmp	r3, #16
 800419c:	d003      	beq.n	80041a6 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 800419e:	683b      	ldr	r3, [r7, #0]
 80041a0:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80041a2:	2b11      	cmp	r3, #17
 80041a4:	d132      	bne.n	800420c <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	4a1d      	ldr	r2, [pc, #116]	; (8004220 <HAL_ADC_ConfigChannel+0x1e4>)
 80041ac:	4293      	cmp	r3, r2
 80041ae:	d125      	bne.n	80041fc <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	689b      	ldr	r3, [r3, #8]
 80041b6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d126      	bne.n	800420c <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	689a      	ldr	r2, [r3, #8]
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80041cc:	609a      	str	r2, [r3, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80041ce:	683b      	ldr	r3, [r7, #0]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	2b10      	cmp	r3, #16
 80041d4:	d11a      	bne.n	800420c <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80041d6:	4b13      	ldr	r3, [pc, #76]	; (8004224 <HAL_ADC_ConfigChannel+0x1e8>)
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	4a13      	ldr	r2, [pc, #76]	; (8004228 <HAL_ADC_ConfigChannel+0x1ec>)
 80041dc:	fba2 2303 	umull	r2, r3, r2, r3
 80041e0:	0c9a      	lsrs	r2, r3, #18
 80041e2:	4613      	mov	r3, r2
 80041e4:	009b      	lsls	r3, r3, #2
 80041e6:	4413      	add	r3, r2
 80041e8:	005b      	lsls	r3, r3, #1
 80041ea:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80041ec:	e002      	b.n	80041f4 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 80041ee:	68bb      	ldr	r3, [r7, #8]
 80041f0:	3b01      	subs	r3, #1
 80041f2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80041f4:	68bb      	ldr	r3, [r7, #8]
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d1f9      	bne.n	80041ee <HAL_ADC_ConfigChannel+0x1b2>
 80041fa:	e007      	b.n	800420c <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004200:	f043 0220 	orr.w	r2, r3, #32
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8004208:	2301      	movs	r3, #1
 800420a:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	2200      	movs	r2, #0
 8004210:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8004214:	7bfb      	ldrb	r3, [r7, #15]
}
 8004216:	4618      	mov	r0, r3
 8004218:	3714      	adds	r7, #20
 800421a:	46bd      	mov	sp, r7
 800421c:	bc80      	pop	{r7}
 800421e:	4770      	bx	lr
 8004220:	40012400 	.word	0x40012400
 8004224:	200000c0 	.word	0x200000c0
 8004228:	431bde83 	.word	0x431bde83

0800422c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 800422c:	b580      	push	{r7, lr}
 800422e:	b084      	sub	sp, #16
 8004230:	af00      	add	r7, sp, #0
 8004232:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004234:	2300      	movs	r3, #0
 8004236:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8004238:	2300      	movs	r3, #0
 800423a:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	689b      	ldr	r3, [r3, #8]
 8004242:	f003 0301 	and.w	r3, r3, #1
 8004246:	2b01      	cmp	r3, #1
 8004248:	d039      	beq.n	80042be <ADC_Enable+0x92>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	689a      	ldr	r2, [r3, #8]
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	f042 0201 	orr.w	r2, r2, #1
 8004258:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800425a:	4b1b      	ldr	r3, [pc, #108]	; (80042c8 <ADC_Enable+0x9c>)
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	4a1b      	ldr	r2, [pc, #108]	; (80042cc <ADC_Enable+0xa0>)
 8004260:	fba2 2303 	umull	r2, r3, r2, r3
 8004264:	0c9b      	lsrs	r3, r3, #18
 8004266:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8004268:	e002      	b.n	8004270 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 800426a:	68bb      	ldr	r3, [r7, #8]
 800426c:	3b01      	subs	r3, #1
 800426e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8004270:	68bb      	ldr	r3, [r7, #8]
 8004272:	2b00      	cmp	r3, #0
 8004274:	d1f9      	bne.n	800426a <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8004276:	f7ff fd21 	bl	8003cbc <HAL_GetTick>
 800427a:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 800427c:	e018      	b.n	80042b0 <ADC_Enable+0x84>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800427e:	f7ff fd1d 	bl	8003cbc <HAL_GetTick>
 8004282:	4602      	mov	r2, r0
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	1ad3      	subs	r3, r2, r3
 8004288:	2b02      	cmp	r3, #2
 800428a:	d911      	bls.n	80042b0 <ADC_Enable+0x84>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004290:	f043 0210 	orr.w	r2, r3, #16
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	629a      	str	r2, [r3, #40]	; 0x28
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800429c:	f043 0201 	orr.w	r2, r3, #1
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	2200      	movs	r2, #0
 80042a8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
        return HAL_ERROR;
 80042ac:	2301      	movs	r3, #1
 80042ae:	e007      	b.n	80042c0 <ADC_Enable+0x94>
    while(ADC_IS_ENABLE(hadc) == RESET)
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	689b      	ldr	r3, [r3, #8]
 80042b6:	f003 0301 	and.w	r3, r3, #1
 80042ba:	2b01      	cmp	r3, #1
 80042bc:	d1df      	bne.n	800427e <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80042be:	2300      	movs	r3, #0
}
 80042c0:	4618      	mov	r0, r3
 80042c2:	3710      	adds	r7, #16
 80042c4:	46bd      	mov	sp, r7
 80042c6:	bd80      	pop	{r7, pc}
 80042c8:	200000c0 	.word	0x200000c0
 80042cc:	431bde83 	.word	0x431bde83

080042d0 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80042d0:	b580      	push	{r7, lr}
 80042d2:	b084      	sub	sp, #16
 80042d4:	af00      	add	r7, sp, #0
 80042d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80042d8:	2300      	movs	r3, #0
 80042da:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	689b      	ldr	r3, [r3, #8]
 80042e2:	f003 0301 	and.w	r3, r3, #1
 80042e6:	2b01      	cmp	r3, #1
 80042e8:	d127      	bne.n	800433a <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	689a      	ldr	r2, [r3, #8]
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	f022 0201 	bic.w	r2, r2, #1
 80042f8:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 80042fa:	f7ff fcdf 	bl	8003cbc <HAL_GetTick>
 80042fe:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8004300:	e014      	b.n	800432c <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8004302:	f7ff fcdb 	bl	8003cbc <HAL_GetTick>
 8004306:	4602      	mov	r2, r0
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	1ad3      	subs	r3, r2, r3
 800430c:	2b02      	cmp	r3, #2
 800430e:	d90d      	bls.n	800432c <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004314:	f043 0210 	orr.w	r2, r3, #16
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004320:	f043 0201 	orr.w	r2, r3, #1
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	62da      	str	r2, [r3, #44]	; 0x2c
        
        return HAL_ERROR;
 8004328:	2301      	movs	r3, #1
 800432a:	e007      	b.n	800433c <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	689b      	ldr	r3, [r3, #8]
 8004332:	f003 0301 	and.w	r3, r3, #1
 8004336:	2b01      	cmp	r3, #1
 8004338:	d0e3      	beq.n	8004302 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 800433a:	2300      	movs	r3, #0
}
 800433c:	4618      	mov	r0, r3
 800433e:	3710      	adds	r7, #16
 8004340:	46bd      	mov	sp, r7
 8004342:	bd80      	pop	{r7, pc}

08004344 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004344:	b480      	push	{r7}
 8004346:	b085      	sub	sp, #20
 8004348:	af00      	add	r7, sp, #0
 800434a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	f003 0307 	and.w	r3, r3, #7
 8004352:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004354:	4b0c      	ldr	r3, [pc, #48]	; (8004388 <__NVIC_SetPriorityGrouping+0x44>)
 8004356:	68db      	ldr	r3, [r3, #12]
 8004358:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800435a:	68ba      	ldr	r2, [r7, #8]
 800435c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004360:	4013      	ands	r3, r2
 8004362:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004368:	68bb      	ldr	r3, [r7, #8]
 800436a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800436c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004370:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004374:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004376:	4a04      	ldr	r2, [pc, #16]	; (8004388 <__NVIC_SetPriorityGrouping+0x44>)
 8004378:	68bb      	ldr	r3, [r7, #8]
 800437a:	60d3      	str	r3, [r2, #12]
}
 800437c:	bf00      	nop
 800437e:	3714      	adds	r7, #20
 8004380:	46bd      	mov	sp, r7
 8004382:	bc80      	pop	{r7}
 8004384:	4770      	bx	lr
 8004386:	bf00      	nop
 8004388:	e000ed00 	.word	0xe000ed00

0800438c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800438c:	b480      	push	{r7}
 800438e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004390:	4b04      	ldr	r3, [pc, #16]	; (80043a4 <__NVIC_GetPriorityGrouping+0x18>)
 8004392:	68db      	ldr	r3, [r3, #12]
 8004394:	0a1b      	lsrs	r3, r3, #8
 8004396:	f003 0307 	and.w	r3, r3, #7
}
 800439a:	4618      	mov	r0, r3
 800439c:	46bd      	mov	sp, r7
 800439e:	bc80      	pop	{r7}
 80043a0:	4770      	bx	lr
 80043a2:	bf00      	nop
 80043a4:	e000ed00 	.word	0xe000ed00

080043a8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80043a8:	b480      	push	{r7}
 80043aa:	b083      	sub	sp, #12
 80043ac:	af00      	add	r7, sp, #0
 80043ae:	4603      	mov	r3, r0
 80043b0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80043b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	db0b      	blt.n	80043d2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80043ba:	79fb      	ldrb	r3, [r7, #7]
 80043bc:	f003 021f 	and.w	r2, r3, #31
 80043c0:	4906      	ldr	r1, [pc, #24]	; (80043dc <__NVIC_EnableIRQ+0x34>)
 80043c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80043c6:	095b      	lsrs	r3, r3, #5
 80043c8:	2001      	movs	r0, #1
 80043ca:	fa00 f202 	lsl.w	r2, r0, r2
 80043ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80043d2:	bf00      	nop
 80043d4:	370c      	adds	r7, #12
 80043d6:	46bd      	mov	sp, r7
 80043d8:	bc80      	pop	{r7}
 80043da:	4770      	bx	lr
 80043dc:	e000e100 	.word	0xe000e100

080043e0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80043e0:	b480      	push	{r7}
 80043e2:	b083      	sub	sp, #12
 80043e4:	af00      	add	r7, sp, #0
 80043e6:	4603      	mov	r3, r0
 80043e8:	6039      	str	r1, [r7, #0]
 80043ea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80043ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	db0a      	blt.n	800440a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80043f4:	683b      	ldr	r3, [r7, #0]
 80043f6:	b2da      	uxtb	r2, r3
 80043f8:	490c      	ldr	r1, [pc, #48]	; (800442c <__NVIC_SetPriority+0x4c>)
 80043fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80043fe:	0112      	lsls	r2, r2, #4
 8004400:	b2d2      	uxtb	r2, r2
 8004402:	440b      	add	r3, r1
 8004404:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004408:	e00a      	b.n	8004420 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800440a:	683b      	ldr	r3, [r7, #0]
 800440c:	b2da      	uxtb	r2, r3
 800440e:	4908      	ldr	r1, [pc, #32]	; (8004430 <__NVIC_SetPriority+0x50>)
 8004410:	79fb      	ldrb	r3, [r7, #7]
 8004412:	f003 030f 	and.w	r3, r3, #15
 8004416:	3b04      	subs	r3, #4
 8004418:	0112      	lsls	r2, r2, #4
 800441a:	b2d2      	uxtb	r2, r2
 800441c:	440b      	add	r3, r1
 800441e:	761a      	strb	r2, [r3, #24]
}
 8004420:	bf00      	nop
 8004422:	370c      	adds	r7, #12
 8004424:	46bd      	mov	sp, r7
 8004426:	bc80      	pop	{r7}
 8004428:	4770      	bx	lr
 800442a:	bf00      	nop
 800442c:	e000e100 	.word	0xe000e100
 8004430:	e000ed00 	.word	0xe000ed00

08004434 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004434:	b480      	push	{r7}
 8004436:	b089      	sub	sp, #36	; 0x24
 8004438:	af00      	add	r7, sp, #0
 800443a:	60f8      	str	r0, [r7, #12]
 800443c:	60b9      	str	r1, [r7, #8]
 800443e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	f003 0307 	and.w	r3, r3, #7
 8004446:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004448:	69fb      	ldr	r3, [r7, #28]
 800444a:	f1c3 0307 	rsb	r3, r3, #7
 800444e:	2b04      	cmp	r3, #4
 8004450:	bf28      	it	cs
 8004452:	2304      	movcs	r3, #4
 8004454:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004456:	69fb      	ldr	r3, [r7, #28]
 8004458:	3304      	adds	r3, #4
 800445a:	2b06      	cmp	r3, #6
 800445c:	d902      	bls.n	8004464 <NVIC_EncodePriority+0x30>
 800445e:	69fb      	ldr	r3, [r7, #28]
 8004460:	3b03      	subs	r3, #3
 8004462:	e000      	b.n	8004466 <NVIC_EncodePriority+0x32>
 8004464:	2300      	movs	r3, #0
 8004466:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004468:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800446c:	69bb      	ldr	r3, [r7, #24]
 800446e:	fa02 f303 	lsl.w	r3, r2, r3
 8004472:	43da      	mvns	r2, r3
 8004474:	68bb      	ldr	r3, [r7, #8]
 8004476:	401a      	ands	r2, r3
 8004478:	697b      	ldr	r3, [r7, #20]
 800447a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800447c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8004480:	697b      	ldr	r3, [r7, #20]
 8004482:	fa01 f303 	lsl.w	r3, r1, r3
 8004486:	43d9      	mvns	r1, r3
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800448c:	4313      	orrs	r3, r2
         );
}
 800448e:	4618      	mov	r0, r3
 8004490:	3724      	adds	r7, #36	; 0x24
 8004492:	46bd      	mov	sp, r7
 8004494:	bc80      	pop	{r7}
 8004496:	4770      	bx	lr

08004498 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004498:	b580      	push	{r7, lr}
 800449a:	b082      	sub	sp, #8
 800449c:	af00      	add	r7, sp, #0
 800449e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	3b01      	subs	r3, #1
 80044a4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80044a8:	d301      	bcc.n	80044ae <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80044aa:	2301      	movs	r3, #1
 80044ac:	e00f      	b.n	80044ce <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80044ae:	4a0a      	ldr	r2, [pc, #40]	; (80044d8 <SysTick_Config+0x40>)
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	3b01      	subs	r3, #1
 80044b4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80044b6:	210f      	movs	r1, #15
 80044b8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80044bc:	f7ff ff90 	bl	80043e0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80044c0:	4b05      	ldr	r3, [pc, #20]	; (80044d8 <SysTick_Config+0x40>)
 80044c2:	2200      	movs	r2, #0
 80044c4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80044c6:	4b04      	ldr	r3, [pc, #16]	; (80044d8 <SysTick_Config+0x40>)
 80044c8:	2207      	movs	r2, #7
 80044ca:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80044cc:	2300      	movs	r3, #0
}
 80044ce:	4618      	mov	r0, r3
 80044d0:	3708      	adds	r7, #8
 80044d2:	46bd      	mov	sp, r7
 80044d4:	bd80      	pop	{r7, pc}
 80044d6:	bf00      	nop
 80044d8:	e000e010 	.word	0xe000e010

080044dc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80044dc:	b580      	push	{r7, lr}
 80044de:	b082      	sub	sp, #8
 80044e0:	af00      	add	r7, sp, #0
 80044e2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80044e4:	6878      	ldr	r0, [r7, #4]
 80044e6:	f7ff ff2d 	bl	8004344 <__NVIC_SetPriorityGrouping>
}
 80044ea:	bf00      	nop
 80044ec:	3708      	adds	r7, #8
 80044ee:	46bd      	mov	sp, r7
 80044f0:	bd80      	pop	{r7, pc}

080044f2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80044f2:	b580      	push	{r7, lr}
 80044f4:	b086      	sub	sp, #24
 80044f6:	af00      	add	r7, sp, #0
 80044f8:	4603      	mov	r3, r0
 80044fa:	60b9      	str	r1, [r7, #8]
 80044fc:	607a      	str	r2, [r7, #4]
 80044fe:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004500:	2300      	movs	r3, #0
 8004502:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004504:	f7ff ff42 	bl	800438c <__NVIC_GetPriorityGrouping>
 8004508:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800450a:	687a      	ldr	r2, [r7, #4]
 800450c:	68b9      	ldr	r1, [r7, #8]
 800450e:	6978      	ldr	r0, [r7, #20]
 8004510:	f7ff ff90 	bl	8004434 <NVIC_EncodePriority>
 8004514:	4602      	mov	r2, r0
 8004516:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800451a:	4611      	mov	r1, r2
 800451c:	4618      	mov	r0, r3
 800451e:	f7ff ff5f 	bl	80043e0 <__NVIC_SetPriority>
}
 8004522:	bf00      	nop
 8004524:	3718      	adds	r7, #24
 8004526:	46bd      	mov	sp, r7
 8004528:	bd80      	pop	{r7, pc}

0800452a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800452a:	b580      	push	{r7, lr}
 800452c:	b082      	sub	sp, #8
 800452e:	af00      	add	r7, sp, #0
 8004530:	4603      	mov	r3, r0
 8004532:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004534:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004538:	4618      	mov	r0, r3
 800453a:	f7ff ff35 	bl	80043a8 <__NVIC_EnableIRQ>
}
 800453e:	bf00      	nop
 8004540:	3708      	adds	r7, #8
 8004542:	46bd      	mov	sp, r7
 8004544:	bd80      	pop	{r7, pc}

08004546 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004546:	b580      	push	{r7, lr}
 8004548:	b082      	sub	sp, #8
 800454a:	af00      	add	r7, sp, #0
 800454c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800454e:	6878      	ldr	r0, [r7, #4]
 8004550:	f7ff ffa2 	bl	8004498 <SysTick_Config>
 8004554:	4603      	mov	r3, r0
}
 8004556:	4618      	mov	r0, r3
 8004558:	3708      	adds	r7, #8
 800455a:	46bd      	mov	sp, r7
 800455c:	bd80      	pop	{r7, pc}
	...

08004560 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8004560:	b580      	push	{r7, lr}
 8004562:	b084      	sub	sp, #16
 8004564:	af00      	add	r7, sp, #0
 8004566:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004568:	2300      	movs	r3, #0
 800456a:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004572:	2b02      	cmp	r3, #2
 8004574:	d005      	beq.n	8004582 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	2204      	movs	r2, #4
 800457a:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 800457c:	2301      	movs	r3, #1
 800457e:	73fb      	strb	r3, [r7, #15]
 8004580:	e051      	b.n	8004626 <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	681a      	ldr	r2, [r3, #0]
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	f022 020e 	bic.w	r2, r2, #14
 8004590:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	681a      	ldr	r2, [r3, #0]
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	f022 0201 	bic.w	r2, r2, #1
 80045a0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	4a22      	ldr	r2, [pc, #136]	; (8004630 <HAL_DMA_Abort_IT+0xd0>)
 80045a8:	4293      	cmp	r3, r2
 80045aa:	d029      	beq.n	8004600 <HAL_DMA_Abort_IT+0xa0>
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	4a20      	ldr	r2, [pc, #128]	; (8004634 <HAL_DMA_Abort_IT+0xd4>)
 80045b2:	4293      	cmp	r3, r2
 80045b4:	d022      	beq.n	80045fc <HAL_DMA_Abort_IT+0x9c>
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	4a1f      	ldr	r2, [pc, #124]	; (8004638 <HAL_DMA_Abort_IT+0xd8>)
 80045bc:	4293      	cmp	r3, r2
 80045be:	d01a      	beq.n	80045f6 <HAL_DMA_Abort_IT+0x96>
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	4a1d      	ldr	r2, [pc, #116]	; (800463c <HAL_DMA_Abort_IT+0xdc>)
 80045c6:	4293      	cmp	r3, r2
 80045c8:	d012      	beq.n	80045f0 <HAL_DMA_Abort_IT+0x90>
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	4a1c      	ldr	r2, [pc, #112]	; (8004640 <HAL_DMA_Abort_IT+0xe0>)
 80045d0:	4293      	cmp	r3, r2
 80045d2:	d00a      	beq.n	80045ea <HAL_DMA_Abort_IT+0x8a>
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	4a1a      	ldr	r2, [pc, #104]	; (8004644 <HAL_DMA_Abort_IT+0xe4>)
 80045da:	4293      	cmp	r3, r2
 80045dc:	d102      	bne.n	80045e4 <HAL_DMA_Abort_IT+0x84>
 80045de:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80045e2:	e00e      	b.n	8004602 <HAL_DMA_Abort_IT+0xa2>
 80045e4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80045e8:	e00b      	b.n	8004602 <HAL_DMA_Abort_IT+0xa2>
 80045ea:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80045ee:	e008      	b.n	8004602 <HAL_DMA_Abort_IT+0xa2>
 80045f0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80045f4:	e005      	b.n	8004602 <HAL_DMA_Abort_IT+0xa2>
 80045f6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80045fa:	e002      	b.n	8004602 <HAL_DMA_Abort_IT+0xa2>
 80045fc:	2310      	movs	r3, #16
 80045fe:	e000      	b.n	8004602 <HAL_DMA_Abort_IT+0xa2>
 8004600:	2301      	movs	r3, #1
 8004602:	4a11      	ldr	r2, [pc, #68]	; (8004648 <HAL_DMA_Abort_IT+0xe8>)
 8004604:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	2201      	movs	r2, #1
 800460a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	2200      	movs	r2, #0
 8004612:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800461a:	2b00      	cmp	r3, #0
 800461c:	d003      	beq.n	8004626 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004622:	6878      	ldr	r0, [r7, #4]
 8004624:	4798      	blx	r3
    } 
  }
  return status;
 8004626:	7bfb      	ldrb	r3, [r7, #15]
}
 8004628:	4618      	mov	r0, r3
 800462a:	3710      	adds	r7, #16
 800462c:	46bd      	mov	sp, r7
 800462e:	bd80      	pop	{r7, pc}
 8004630:	40020008 	.word	0x40020008
 8004634:	4002001c 	.word	0x4002001c
 8004638:	40020030 	.word	0x40020030
 800463c:	40020044 	.word	0x40020044
 8004640:	40020058 	.word	0x40020058
 8004644:	4002006c 	.word	0x4002006c
 8004648:	40020000 	.word	0x40020000

0800464c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800464c:	b480      	push	{r7}
 800464e:	b08b      	sub	sp, #44	; 0x2c
 8004650:	af00      	add	r7, sp, #0
 8004652:	6078      	str	r0, [r7, #4]
 8004654:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004656:	2300      	movs	r3, #0
 8004658:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800465a:	2300      	movs	r3, #0
 800465c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800465e:	e169      	b.n	8004934 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8004660:	2201      	movs	r2, #1
 8004662:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004664:	fa02 f303 	lsl.w	r3, r2, r3
 8004668:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800466a:	683b      	ldr	r3, [r7, #0]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	69fa      	ldr	r2, [r7, #28]
 8004670:	4013      	ands	r3, r2
 8004672:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8004674:	69ba      	ldr	r2, [r7, #24]
 8004676:	69fb      	ldr	r3, [r7, #28]
 8004678:	429a      	cmp	r2, r3
 800467a:	f040 8158 	bne.w	800492e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800467e:	683b      	ldr	r3, [r7, #0]
 8004680:	685b      	ldr	r3, [r3, #4]
 8004682:	4a9a      	ldr	r2, [pc, #616]	; (80048ec <HAL_GPIO_Init+0x2a0>)
 8004684:	4293      	cmp	r3, r2
 8004686:	d05e      	beq.n	8004746 <HAL_GPIO_Init+0xfa>
 8004688:	4a98      	ldr	r2, [pc, #608]	; (80048ec <HAL_GPIO_Init+0x2a0>)
 800468a:	4293      	cmp	r3, r2
 800468c:	d875      	bhi.n	800477a <HAL_GPIO_Init+0x12e>
 800468e:	4a98      	ldr	r2, [pc, #608]	; (80048f0 <HAL_GPIO_Init+0x2a4>)
 8004690:	4293      	cmp	r3, r2
 8004692:	d058      	beq.n	8004746 <HAL_GPIO_Init+0xfa>
 8004694:	4a96      	ldr	r2, [pc, #600]	; (80048f0 <HAL_GPIO_Init+0x2a4>)
 8004696:	4293      	cmp	r3, r2
 8004698:	d86f      	bhi.n	800477a <HAL_GPIO_Init+0x12e>
 800469a:	4a96      	ldr	r2, [pc, #600]	; (80048f4 <HAL_GPIO_Init+0x2a8>)
 800469c:	4293      	cmp	r3, r2
 800469e:	d052      	beq.n	8004746 <HAL_GPIO_Init+0xfa>
 80046a0:	4a94      	ldr	r2, [pc, #592]	; (80048f4 <HAL_GPIO_Init+0x2a8>)
 80046a2:	4293      	cmp	r3, r2
 80046a4:	d869      	bhi.n	800477a <HAL_GPIO_Init+0x12e>
 80046a6:	4a94      	ldr	r2, [pc, #592]	; (80048f8 <HAL_GPIO_Init+0x2ac>)
 80046a8:	4293      	cmp	r3, r2
 80046aa:	d04c      	beq.n	8004746 <HAL_GPIO_Init+0xfa>
 80046ac:	4a92      	ldr	r2, [pc, #584]	; (80048f8 <HAL_GPIO_Init+0x2ac>)
 80046ae:	4293      	cmp	r3, r2
 80046b0:	d863      	bhi.n	800477a <HAL_GPIO_Init+0x12e>
 80046b2:	4a92      	ldr	r2, [pc, #584]	; (80048fc <HAL_GPIO_Init+0x2b0>)
 80046b4:	4293      	cmp	r3, r2
 80046b6:	d046      	beq.n	8004746 <HAL_GPIO_Init+0xfa>
 80046b8:	4a90      	ldr	r2, [pc, #576]	; (80048fc <HAL_GPIO_Init+0x2b0>)
 80046ba:	4293      	cmp	r3, r2
 80046bc:	d85d      	bhi.n	800477a <HAL_GPIO_Init+0x12e>
 80046be:	2b12      	cmp	r3, #18
 80046c0:	d82a      	bhi.n	8004718 <HAL_GPIO_Init+0xcc>
 80046c2:	2b12      	cmp	r3, #18
 80046c4:	d859      	bhi.n	800477a <HAL_GPIO_Init+0x12e>
 80046c6:	a201      	add	r2, pc, #4	; (adr r2, 80046cc <HAL_GPIO_Init+0x80>)
 80046c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046cc:	08004747 	.word	0x08004747
 80046d0:	08004721 	.word	0x08004721
 80046d4:	08004733 	.word	0x08004733
 80046d8:	08004775 	.word	0x08004775
 80046dc:	0800477b 	.word	0x0800477b
 80046e0:	0800477b 	.word	0x0800477b
 80046e4:	0800477b 	.word	0x0800477b
 80046e8:	0800477b 	.word	0x0800477b
 80046ec:	0800477b 	.word	0x0800477b
 80046f0:	0800477b 	.word	0x0800477b
 80046f4:	0800477b 	.word	0x0800477b
 80046f8:	0800477b 	.word	0x0800477b
 80046fc:	0800477b 	.word	0x0800477b
 8004700:	0800477b 	.word	0x0800477b
 8004704:	0800477b 	.word	0x0800477b
 8004708:	0800477b 	.word	0x0800477b
 800470c:	0800477b 	.word	0x0800477b
 8004710:	08004729 	.word	0x08004729
 8004714:	0800473d 	.word	0x0800473d
 8004718:	4a79      	ldr	r2, [pc, #484]	; (8004900 <HAL_GPIO_Init+0x2b4>)
 800471a:	4293      	cmp	r3, r2
 800471c:	d013      	beq.n	8004746 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800471e:	e02c      	b.n	800477a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8004720:	683b      	ldr	r3, [r7, #0]
 8004722:	68db      	ldr	r3, [r3, #12]
 8004724:	623b      	str	r3, [r7, #32]
          break;
 8004726:	e029      	b.n	800477c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8004728:	683b      	ldr	r3, [r7, #0]
 800472a:	68db      	ldr	r3, [r3, #12]
 800472c:	3304      	adds	r3, #4
 800472e:	623b      	str	r3, [r7, #32]
          break;
 8004730:	e024      	b.n	800477c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8004732:	683b      	ldr	r3, [r7, #0]
 8004734:	68db      	ldr	r3, [r3, #12]
 8004736:	3308      	adds	r3, #8
 8004738:	623b      	str	r3, [r7, #32]
          break;
 800473a:	e01f      	b.n	800477c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800473c:	683b      	ldr	r3, [r7, #0]
 800473e:	68db      	ldr	r3, [r3, #12]
 8004740:	330c      	adds	r3, #12
 8004742:	623b      	str	r3, [r7, #32]
          break;
 8004744:	e01a      	b.n	800477c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8004746:	683b      	ldr	r3, [r7, #0]
 8004748:	689b      	ldr	r3, [r3, #8]
 800474a:	2b00      	cmp	r3, #0
 800474c:	d102      	bne.n	8004754 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800474e:	2304      	movs	r3, #4
 8004750:	623b      	str	r3, [r7, #32]
          break;
 8004752:	e013      	b.n	800477c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8004754:	683b      	ldr	r3, [r7, #0]
 8004756:	689b      	ldr	r3, [r3, #8]
 8004758:	2b01      	cmp	r3, #1
 800475a:	d105      	bne.n	8004768 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800475c:	2308      	movs	r3, #8
 800475e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	69fa      	ldr	r2, [r7, #28]
 8004764:	611a      	str	r2, [r3, #16]
          break;
 8004766:	e009      	b.n	800477c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004768:	2308      	movs	r3, #8
 800476a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	69fa      	ldr	r2, [r7, #28]
 8004770:	615a      	str	r2, [r3, #20]
          break;
 8004772:	e003      	b.n	800477c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8004774:	2300      	movs	r3, #0
 8004776:	623b      	str	r3, [r7, #32]
          break;
 8004778:	e000      	b.n	800477c <HAL_GPIO_Init+0x130>
          break;
 800477a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800477c:	69bb      	ldr	r3, [r7, #24]
 800477e:	2bff      	cmp	r3, #255	; 0xff
 8004780:	d801      	bhi.n	8004786 <HAL_GPIO_Init+0x13a>
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	e001      	b.n	800478a <HAL_GPIO_Init+0x13e>
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	3304      	adds	r3, #4
 800478a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800478c:	69bb      	ldr	r3, [r7, #24]
 800478e:	2bff      	cmp	r3, #255	; 0xff
 8004790:	d802      	bhi.n	8004798 <HAL_GPIO_Init+0x14c>
 8004792:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004794:	009b      	lsls	r3, r3, #2
 8004796:	e002      	b.n	800479e <HAL_GPIO_Init+0x152>
 8004798:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800479a:	3b08      	subs	r3, #8
 800479c:	009b      	lsls	r3, r3, #2
 800479e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80047a0:	697b      	ldr	r3, [r7, #20]
 80047a2:	681a      	ldr	r2, [r3, #0]
 80047a4:	210f      	movs	r1, #15
 80047a6:	693b      	ldr	r3, [r7, #16]
 80047a8:	fa01 f303 	lsl.w	r3, r1, r3
 80047ac:	43db      	mvns	r3, r3
 80047ae:	401a      	ands	r2, r3
 80047b0:	6a39      	ldr	r1, [r7, #32]
 80047b2:	693b      	ldr	r3, [r7, #16]
 80047b4:	fa01 f303 	lsl.w	r3, r1, r3
 80047b8:	431a      	orrs	r2, r3
 80047ba:	697b      	ldr	r3, [r7, #20]
 80047bc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80047be:	683b      	ldr	r3, [r7, #0]
 80047c0:	685b      	ldr	r3, [r3, #4]
 80047c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	f000 80b1 	beq.w	800492e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80047cc:	4b4d      	ldr	r3, [pc, #308]	; (8004904 <HAL_GPIO_Init+0x2b8>)
 80047ce:	699b      	ldr	r3, [r3, #24]
 80047d0:	4a4c      	ldr	r2, [pc, #304]	; (8004904 <HAL_GPIO_Init+0x2b8>)
 80047d2:	f043 0301 	orr.w	r3, r3, #1
 80047d6:	6193      	str	r3, [r2, #24]
 80047d8:	4b4a      	ldr	r3, [pc, #296]	; (8004904 <HAL_GPIO_Init+0x2b8>)
 80047da:	699b      	ldr	r3, [r3, #24]
 80047dc:	f003 0301 	and.w	r3, r3, #1
 80047e0:	60bb      	str	r3, [r7, #8]
 80047e2:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80047e4:	4a48      	ldr	r2, [pc, #288]	; (8004908 <HAL_GPIO_Init+0x2bc>)
 80047e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047e8:	089b      	lsrs	r3, r3, #2
 80047ea:	3302      	adds	r3, #2
 80047ec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80047f0:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80047f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047f4:	f003 0303 	and.w	r3, r3, #3
 80047f8:	009b      	lsls	r3, r3, #2
 80047fa:	220f      	movs	r2, #15
 80047fc:	fa02 f303 	lsl.w	r3, r2, r3
 8004800:	43db      	mvns	r3, r3
 8004802:	68fa      	ldr	r2, [r7, #12]
 8004804:	4013      	ands	r3, r2
 8004806:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	4a40      	ldr	r2, [pc, #256]	; (800490c <HAL_GPIO_Init+0x2c0>)
 800480c:	4293      	cmp	r3, r2
 800480e:	d013      	beq.n	8004838 <HAL_GPIO_Init+0x1ec>
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	4a3f      	ldr	r2, [pc, #252]	; (8004910 <HAL_GPIO_Init+0x2c4>)
 8004814:	4293      	cmp	r3, r2
 8004816:	d00d      	beq.n	8004834 <HAL_GPIO_Init+0x1e8>
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	4a3e      	ldr	r2, [pc, #248]	; (8004914 <HAL_GPIO_Init+0x2c8>)
 800481c:	4293      	cmp	r3, r2
 800481e:	d007      	beq.n	8004830 <HAL_GPIO_Init+0x1e4>
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	4a3d      	ldr	r2, [pc, #244]	; (8004918 <HAL_GPIO_Init+0x2cc>)
 8004824:	4293      	cmp	r3, r2
 8004826:	d101      	bne.n	800482c <HAL_GPIO_Init+0x1e0>
 8004828:	2303      	movs	r3, #3
 800482a:	e006      	b.n	800483a <HAL_GPIO_Init+0x1ee>
 800482c:	2304      	movs	r3, #4
 800482e:	e004      	b.n	800483a <HAL_GPIO_Init+0x1ee>
 8004830:	2302      	movs	r3, #2
 8004832:	e002      	b.n	800483a <HAL_GPIO_Init+0x1ee>
 8004834:	2301      	movs	r3, #1
 8004836:	e000      	b.n	800483a <HAL_GPIO_Init+0x1ee>
 8004838:	2300      	movs	r3, #0
 800483a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800483c:	f002 0203 	and.w	r2, r2, #3
 8004840:	0092      	lsls	r2, r2, #2
 8004842:	4093      	lsls	r3, r2
 8004844:	68fa      	ldr	r2, [r7, #12]
 8004846:	4313      	orrs	r3, r2
 8004848:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800484a:	492f      	ldr	r1, [pc, #188]	; (8004908 <HAL_GPIO_Init+0x2bc>)
 800484c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800484e:	089b      	lsrs	r3, r3, #2
 8004850:	3302      	adds	r3, #2
 8004852:	68fa      	ldr	r2, [r7, #12]
 8004854:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004858:	683b      	ldr	r3, [r7, #0]
 800485a:	685b      	ldr	r3, [r3, #4]
 800485c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004860:	2b00      	cmp	r3, #0
 8004862:	d006      	beq.n	8004872 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8004864:	4b2d      	ldr	r3, [pc, #180]	; (800491c <HAL_GPIO_Init+0x2d0>)
 8004866:	681a      	ldr	r2, [r3, #0]
 8004868:	492c      	ldr	r1, [pc, #176]	; (800491c <HAL_GPIO_Init+0x2d0>)
 800486a:	69bb      	ldr	r3, [r7, #24]
 800486c:	4313      	orrs	r3, r2
 800486e:	600b      	str	r3, [r1, #0]
 8004870:	e006      	b.n	8004880 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8004872:	4b2a      	ldr	r3, [pc, #168]	; (800491c <HAL_GPIO_Init+0x2d0>)
 8004874:	681a      	ldr	r2, [r3, #0]
 8004876:	69bb      	ldr	r3, [r7, #24]
 8004878:	43db      	mvns	r3, r3
 800487a:	4928      	ldr	r1, [pc, #160]	; (800491c <HAL_GPIO_Init+0x2d0>)
 800487c:	4013      	ands	r3, r2
 800487e:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004880:	683b      	ldr	r3, [r7, #0]
 8004882:	685b      	ldr	r3, [r3, #4]
 8004884:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004888:	2b00      	cmp	r3, #0
 800488a:	d006      	beq.n	800489a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800488c:	4b23      	ldr	r3, [pc, #140]	; (800491c <HAL_GPIO_Init+0x2d0>)
 800488e:	685a      	ldr	r2, [r3, #4]
 8004890:	4922      	ldr	r1, [pc, #136]	; (800491c <HAL_GPIO_Init+0x2d0>)
 8004892:	69bb      	ldr	r3, [r7, #24]
 8004894:	4313      	orrs	r3, r2
 8004896:	604b      	str	r3, [r1, #4]
 8004898:	e006      	b.n	80048a8 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800489a:	4b20      	ldr	r3, [pc, #128]	; (800491c <HAL_GPIO_Init+0x2d0>)
 800489c:	685a      	ldr	r2, [r3, #4]
 800489e:	69bb      	ldr	r3, [r7, #24]
 80048a0:	43db      	mvns	r3, r3
 80048a2:	491e      	ldr	r1, [pc, #120]	; (800491c <HAL_GPIO_Init+0x2d0>)
 80048a4:	4013      	ands	r3, r2
 80048a6:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80048a8:	683b      	ldr	r3, [r7, #0]
 80048aa:	685b      	ldr	r3, [r3, #4]
 80048ac:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d006      	beq.n	80048c2 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80048b4:	4b19      	ldr	r3, [pc, #100]	; (800491c <HAL_GPIO_Init+0x2d0>)
 80048b6:	689a      	ldr	r2, [r3, #8]
 80048b8:	4918      	ldr	r1, [pc, #96]	; (800491c <HAL_GPIO_Init+0x2d0>)
 80048ba:	69bb      	ldr	r3, [r7, #24]
 80048bc:	4313      	orrs	r3, r2
 80048be:	608b      	str	r3, [r1, #8]
 80048c0:	e006      	b.n	80048d0 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80048c2:	4b16      	ldr	r3, [pc, #88]	; (800491c <HAL_GPIO_Init+0x2d0>)
 80048c4:	689a      	ldr	r2, [r3, #8]
 80048c6:	69bb      	ldr	r3, [r7, #24]
 80048c8:	43db      	mvns	r3, r3
 80048ca:	4914      	ldr	r1, [pc, #80]	; (800491c <HAL_GPIO_Init+0x2d0>)
 80048cc:	4013      	ands	r3, r2
 80048ce:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80048d0:	683b      	ldr	r3, [r7, #0]
 80048d2:	685b      	ldr	r3, [r3, #4]
 80048d4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d021      	beq.n	8004920 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80048dc:	4b0f      	ldr	r3, [pc, #60]	; (800491c <HAL_GPIO_Init+0x2d0>)
 80048de:	68da      	ldr	r2, [r3, #12]
 80048e0:	490e      	ldr	r1, [pc, #56]	; (800491c <HAL_GPIO_Init+0x2d0>)
 80048e2:	69bb      	ldr	r3, [r7, #24]
 80048e4:	4313      	orrs	r3, r2
 80048e6:	60cb      	str	r3, [r1, #12]
 80048e8:	e021      	b.n	800492e <HAL_GPIO_Init+0x2e2>
 80048ea:	bf00      	nop
 80048ec:	10320000 	.word	0x10320000
 80048f0:	10310000 	.word	0x10310000
 80048f4:	10220000 	.word	0x10220000
 80048f8:	10210000 	.word	0x10210000
 80048fc:	10120000 	.word	0x10120000
 8004900:	10110000 	.word	0x10110000
 8004904:	40021000 	.word	0x40021000
 8004908:	40010000 	.word	0x40010000
 800490c:	40010800 	.word	0x40010800
 8004910:	40010c00 	.word	0x40010c00
 8004914:	40011000 	.word	0x40011000
 8004918:	40011400 	.word	0x40011400
 800491c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8004920:	4b0b      	ldr	r3, [pc, #44]	; (8004950 <HAL_GPIO_Init+0x304>)
 8004922:	68da      	ldr	r2, [r3, #12]
 8004924:	69bb      	ldr	r3, [r7, #24]
 8004926:	43db      	mvns	r3, r3
 8004928:	4909      	ldr	r1, [pc, #36]	; (8004950 <HAL_GPIO_Init+0x304>)
 800492a:	4013      	ands	r3, r2
 800492c:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 800492e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004930:	3301      	adds	r3, #1
 8004932:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004934:	683b      	ldr	r3, [r7, #0]
 8004936:	681a      	ldr	r2, [r3, #0]
 8004938:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800493a:	fa22 f303 	lsr.w	r3, r2, r3
 800493e:	2b00      	cmp	r3, #0
 8004940:	f47f ae8e 	bne.w	8004660 <HAL_GPIO_Init+0x14>
  }
}
 8004944:	bf00      	nop
 8004946:	bf00      	nop
 8004948:	372c      	adds	r7, #44	; 0x2c
 800494a:	46bd      	mov	sp, r7
 800494c:	bc80      	pop	{r7}
 800494e:	4770      	bx	lr
 8004950:	40010400 	.word	0x40010400

08004954 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004954:	b480      	push	{r7}
 8004956:	b085      	sub	sp, #20
 8004958:	af00      	add	r7, sp, #0
 800495a:	6078      	str	r0, [r7, #4]
 800495c:	460b      	mov	r3, r1
 800495e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	689a      	ldr	r2, [r3, #8]
 8004964:	887b      	ldrh	r3, [r7, #2]
 8004966:	4013      	ands	r3, r2
 8004968:	2b00      	cmp	r3, #0
 800496a:	d002      	beq.n	8004972 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800496c:	2301      	movs	r3, #1
 800496e:	73fb      	strb	r3, [r7, #15]
 8004970:	e001      	b.n	8004976 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004972:	2300      	movs	r3, #0
 8004974:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004976:	7bfb      	ldrb	r3, [r7, #15]
}
 8004978:	4618      	mov	r0, r3
 800497a:	3714      	adds	r7, #20
 800497c:	46bd      	mov	sp, r7
 800497e:	bc80      	pop	{r7}
 8004980:	4770      	bx	lr

08004982 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004982:	b480      	push	{r7}
 8004984:	b083      	sub	sp, #12
 8004986:	af00      	add	r7, sp, #0
 8004988:	6078      	str	r0, [r7, #4]
 800498a:	460b      	mov	r3, r1
 800498c:	807b      	strh	r3, [r7, #2]
 800498e:	4613      	mov	r3, r2
 8004990:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004992:	787b      	ldrb	r3, [r7, #1]
 8004994:	2b00      	cmp	r3, #0
 8004996:	d003      	beq.n	80049a0 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004998:	887a      	ldrh	r2, [r7, #2]
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800499e:	e003      	b.n	80049a8 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80049a0:	887b      	ldrh	r3, [r7, #2]
 80049a2:	041a      	lsls	r2, r3, #16
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	611a      	str	r2, [r3, #16]
}
 80049a8:	bf00      	nop
 80049aa:	370c      	adds	r7, #12
 80049ac:	46bd      	mov	sp, r7
 80049ae:	bc80      	pop	{r7}
 80049b0:	4770      	bx	lr
	...

080049b4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80049b4:	b580      	push	{r7, lr}
 80049b6:	b084      	sub	sp, #16
 80049b8:	af00      	add	r7, sp, #0
 80049ba:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d101      	bne.n	80049c6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80049c2:	2301      	movs	r3, #1
 80049c4:	e11b      	b.n	8004bfe <HAL_I2C_Init+0x24a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80049cc:	b2db      	uxtb	r3, r3
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d106      	bne.n	80049e0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	2200      	movs	r2, #0
 80049d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80049da:	6878      	ldr	r0, [r7, #4]
 80049dc:	f7fc fc76 	bl	80012cc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	2224      	movs	r2, #36	; 0x24
 80049e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	681a      	ldr	r2, [r3, #0]
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	f022 0201 	bic.w	r2, r2, #1
 80049f6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80049f8:	f001 fff4 	bl	80069e4 <HAL_RCC_GetPCLK1Freq>
 80049fc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	685b      	ldr	r3, [r3, #4]
 8004a02:	4a81      	ldr	r2, [pc, #516]	; (8004c08 <HAL_I2C_Init+0x254>)
 8004a04:	4293      	cmp	r3, r2
 8004a06:	d807      	bhi.n	8004a18 <HAL_I2C_Init+0x64>
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	4a80      	ldr	r2, [pc, #512]	; (8004c0c <HAL_I2C_Init+0x258>)
 8004a0c:	4293      	cmp	r3, r2
 8004a0e:	bf94      	ite	ls
 8004a10:	2301      	movls	r3, #1
 8004a12:	2300      	movhi	r3, #0
 8004a14:	b2db      	uxtb	r3, r3
 8004a16:	e006      	b.n	8004a26 <HAL_I2C_Init+0x72>
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	4a7d      	ldr	r2, [pc, #500]	; (8004c10 <HAL_I2C_Init+0x25c>)
 8004a1c:	4293      	cmp	r3, r2
 8004a1e:	bf94      	ite	ls
 8004a20:	2301      	movls	r3, #1
 8004a22:	2300      	movhi	r3, #0
 8004a24:	b2db      	uxtb	r3, r3
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d001      	beq.n	8004a2e <HAL_I2C_Init+0x7a>
  {
    return HAL_ERROR;
 8004a2a:	2301      	movs	r3, #1
 8004a2c:	e0e7      	b.n	8004bfe <HAL_I2C_Init+0x24a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	4a78      	ldr	r2, [pc, #480]	; (8004c14 <HAL_I2C_Init+0x260>)
 8004a32:	fba2 2303 	umull	r2, r3, r2, r3
 8004a36:	0c9b      	lsrs	r3, r3, #18
 8004a38:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	685b      	ldr	r3, [r3, #4]
 8004a40:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	68ba      	ldr	r2, [r7, #8]
 8004a4a:	430a      	orrs	r2, r1
 8004a4c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	6a1b      	ldr	r3, [r3, #32]
 8004a54:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	685b      	ldr	r3, [r3, #4]
 8004a5c:	4a6a      	ldr	r2, [pc, #424]	; (8004c08 <HAL_I2C_Init+0x254>)
 8004a5e:	4293      	cmp	r3, r2
 8004a60:	d802      	bhi.n	8004a68 <HAL_I2C_Init+0xb4>
 8004a62:	68bb      	ldr	r3, [r7, #8]
 8004a64:	3301      	adds	r3, #1
 8004a66:	e009      	b.n	8004a7c <HAL_I2C_Init+0xc8>
 8004a68:	68bb      	ldr	r3, [r7, #8]
 8004a6a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8004a6e:	fb02 f303 	mul.w	r3, r2, r3
 8004a72:	4a69      	ldr	r2, [pc, #420]	; (8004c18 <HAL_I2C_Init+0x264>)
 8004a74:	fba2 2303 	umull	r2, r3, r2, r3
 8004a78:	099b      	lsrs	r3, r3, #6
 8004a7a:	3301      	adds	r3, #1
 8004a7c:	687a      	ldr	r2, [r7, #4]
 8004a7e:	6812      	ldr	r2, [r2, #0]
 8004a80:	430b      	orrs	r3, r1
 8004a82:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	69db      	ldr	r3, [r3, #28]
 8004a8a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8004a8e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	685b      	ldr	r3, [r3, #4]
 8004a96:	495c      	ldr	r1, [pc, #368]	; (8004c08 <HAL_I2C_Init+0x254>)
 8004a98:	428b      	cmp	r3, r1
 8004a9a:	d819      	bhi.n	8004ad0 <HAL_I2C_Init+0x11c>
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	1e59      	subs	r1, r3, #1
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	685b      	ldr	r3, [r3, #4]
 8004aa4:	005b      	lsls	r3, r3, #1
 8004aa6:	fbb1 f3f3 	udiv	r3, r1, r3
 8004aaa:	1c59      	adds	r1, r3, #1
 8004aac:	f640 73fc 	movw	r3, #4092	; 0xffc
 8004ab0:	400b      	ands	r3, r1
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d00a      	beq.n	8004acc <HAL_I2C_Init+0x118>
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	1e59      	subs	r1, r3, #1
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	685b      	ldr	r3, [r3, #4]
 8004abe:	005b      	lsls	r3, r3, #1
 8004ac0:	fbb1 f3f3 	udiv	r3, r1, r3
 8004ac4:	3301      	adds	r3, #1
 8004ac6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004aca:	e051      	b.n	8004b70 <HAL_I2C_Init+0x1bc>
 8004acc:	2304      	movs	r3, #4
 8004ace:	e04f      	b.n	8004b70 <HAL_I2C_Init+0x1bc>
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	689b      	ldr	r3, [r3, #8]
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d111      	bne.n	8004afc <HAL_I2C_Init+0x148>
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	1e58      	subs	r0, r3, #1
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	6859      	ldr	r1, [r3, #4]
 8004ae0:	460b      	mov	r3, r1
 8004ae2:	005b      	lsls	r3, r3, #1
 8004ae4:	440b      	add	r3, r1
 8004ae6:	fbb0 f3f3 	udiv	r3, r0, r3
 8004aea:	3301      	adds	r3, #1
 8004aec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	bf0c      	ite	eq
 8004af4:	2301      	moveq	r3, #1
 8004af6:	2300      	movne	r3, #0
 8004af8:	b2db      	uxtb	r3, r3
 8004afa:	e012      	b.n	8004b22 <HAL_I2C_Init+0x16e>
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	1e58      	subs	r0, r3, #1
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	6859      	ldr	r1, [r3, #4]
 8004b04:	460b      	mov	r3, r1
 8004b06:	009b      	lsls	r3, r3, #2
 8004b08:	440b      	add	r3, r1
 8004b0a:	0099      	lsls	r1, r3, #2
 8004b0c:	440b      	add	r3, r1
 8004b0e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004b12:	3301      	adds	r3, #1
 8004b14:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	bf0c      	ite	eq
 8004b1c:	2301      	moveq	r3, #1
 8004b1e:	2300      	movne	r3, #0
 8004b20:	b2db      	uxtb	r3, r3
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d001      	beq.n	8004b2a <HAL_I2C_Init+0x176>
 8004b26:	2301      	movs	r3, #1
 8004b28:	e022      	b.n	8004b70 <HAL_I2C_Init+0x1bc>
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	689b      	ldr	r3, [r3, #8]
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d10e      	bne.n	8004b50 <HAL_I2C_Init+0x19c>
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	1e58      	subs	r0, r3, #1
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	6859      	ldr	r1, [r3, #4]
 8004b3a:	460b      	mov	r3, r1
 8004b3c:	005b      	lsls	r3, r3, #1
 8004b3e:	440b      	add	r3, r1
 8004b40:	fbb0 f3f3 	udiv	r3, r0, r3
 8004b44:	3301      	adds	r3, #1
 8004b46:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004b4a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004b4e:	e00f      	b.n	8004b70 <HAL_I2C_Init+0x1bc>
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	1e58      	subs	r0, r3, #1
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	6859      	ldr	r1, [r3, #4]
 8004b58:	460b      	mov	r3, r1
 8004b5a:	009b      	lsls	r3, r3, #2
 8004b5c:	440b      	add	r3, r1
 8004b5e:	0099      	lsls	r1, r3, #2
 8004b60:	440b      	add	r3, r1
 8004b62:	fbb0 f3f3 	udiv	r3, r0, r3
 8004b66:	3301      	adds	r3, #1
 8004b68:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004b6c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004b70:	6879      	ldr	r1, [r7, #4]
 8004b72:	6809      	ldr	r1, [r1, #0]
 8004b74:	4313      	orrs	r3, r2
 8004b76:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	69da      	ldr	r2, [r3, #28]
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	6a1b      	ldr	r3, [r3, #32]
 8004b8a:	431a      	orrs	r2, r3
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	430a      	orrs	r2, r1
 8004b92:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	689b      	ldr	r3, [r3, #8]
 8004b9a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8004b9e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004ba2:	687a      	ldr	r2, [r7, #4]
 8004ba4:	6911      	ldr	r1, [r2, #16]
 8004ba6:	687a      	ldr	r2, [r7, #4]
 8004ba8:	68d2      	ldr	r2, [r2, #12]
 8004baa:	4311      	orrs	r1, r2
 8004bac:	687a      	ldr	r2, [r7, #4]
 8004bae:	6812      	ldr	r2, [r2, #0]
 8004bb0:	430b      	orrs	r3, r1
 8004bb2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	68db      	ldr	r3, [r3, #12]
 8004bba:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	695a      	ldr	r2, [r3, #20]
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	699b      	ldr	r3, [r3, #24]
 8004bc6:	431a      	orrs	r2, r3
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	430a      	orrs	r2, r1
 8004bce:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	681a      	ldr	r2, [r3, #0]
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	f042 0201 	orr.w	r2, r2, #1
 8004bde:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	2200      	movs	r2, #0
 8004be4:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	2220      	movs	r2, #32
 8004bea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	2200      	movs	r2, #0
 8004bf2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	2200      	movs	r2, #0
 8004bf8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004bfc:	2300      	movs	r3, #0
}
 8004bfe:	4618      	mov	r0, r3
 8004c00:	3710      	adds	r7, #16
 8004c02:	46bd      	mov	sp, r7
 8004c04:	bd80      	pop	{r7, pc}
 8004c06:	bf00      	nop
 8004c08:	000186a0 	.word	0x000186a0
 8004c0c:	001e847f 	.word	0x001e847f
 8004c10:	003d08ff 	.word	0x003d08ff
 8004c14:	431bde83 	.word	0x431bde83
 8004c18:	10624dd3 	.word	0x10624dd3

08004c1c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004c1c:	b580      	push	{r7, lr}
 8004c1e:	b088      	sub	sp, #32
 8004c20:	af02      	add	r7, sp, #8
 8004c22:	60f8      	str	r0, [r7, #12]
 8004c24:	607a      	str	r2, [r7, #4]
 8004c26:	461a      	mov	r2, r3
 8004c28:	460b      	mov	r3, r1
 8004c2a:	817b      	strh	r3, [r7, #10]
 8004c2c:	4613      	mov	r3, r2
 8004c2e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004c30:	f7ff f844 	bl	8003cbc <HAL_GetTick>
 8004c34:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004c3c:	b2db      	uxtb	r3, r3
 8004c3e:	2b20      	cmp	r3, #32
 8004c40:	f040 80e0 	bne.w	8004e04 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004c44:	697b      	ldr	r3, [r7, #20]
 8004c46:	9300      	str	r3, [sp, #0]
 8004c48:	2319      	movs	r3, #25
 8004c4a:	2201      	movs	r2, #1
 8004c4c:	4970      	ldr	r1, [pc, #448]	; (8004e10 <HAL_I2C_Master_Transmit+0x1f4>)
 8004c4e:	68f8      	ldr	r0, [r7, #12]
 8004c50:	f001 f8d2 	bl	8005df8 <I2C_WaitOnFlagUntilTimeout>
 8004c54:	4603      	mov	r3, r0
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d001      	beq.n	8004c5e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8004c5a:	2302      	movs	r3, #2
 8004c5c:	e0d3      	b.n	8004e06 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004c64:	2b01      	cmp	r3, #1
 8004c66:	d101      	bne.n	8004c6c <HAL_I2C_Master_Transmit+0x50>
 8004c68:	2302      	movs	r3, #2
 8004c6a:	e0cc      	b.n	8004e06 <HAL_I2C_Master_Transmit+0x1ea>
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	2201      	movs	r2, #1
 8004c70:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	f003 0301 	and.w	r3, r3, #1
 8004c7e:	2b01      	cmp	r3, #1
 8004c80:	d007      	beq.n	8004c92 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	681a      	ldr	r2, [r3, #0]
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	f042 0201 	orr.w	r2, r2, #1
 8004c90:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	681a      	ldr	r2, [r3, #0]
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004ca0:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	2221      	movs	r2, #33	; 0x21
 8004ca6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	2210      	movs	r2, #16
 8004cae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	2200      	movs	r2, #0
 8004cb6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	687a      	ldr	r2, [r7, #4]
 8004cbc:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	893a      	ldrh	r2, [r7, #8]
 8004cc2:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004cc8:	b29a      	uxth	r2, r3
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	4a50      	ldr	r2, [pc, #320]	; (8004e14 <HAL_I2C_Master_Transmit+0x1f8>)
 8004cd2:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004cd4:	8979      	ldrh	r1, [r7, #10]
 8004cd6:	697b      	ldr	r3, [r7, #20]
 8004cd8:	6a3a      	ldr	r2, [r7, #32]
 8004cda:	68f8      	ldr	r0, [r7, #12]
 8004cdc:	f000 fe06 	bl	80058ec <I2C_MasterRequestWrite>
 8004ce0:	4603      	mov	r3, r0
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d001      	beq.n	8004cea <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8004ce6:	2301      	movs	r3, #1
 8004ce8:	e08d      	b.n	8004e06 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004cea:	2300      	movs	r3, #0
 8004cec:	613b      	str	r3, [r7, #16]
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	695b      	ldr	r3, [r3, #20]
 8004cf4:	613b      	str	r3, [r7, #16]
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	699b      	ldr	r3, [r3, #24]
 8004cfc:	613b      	str	r3, [r7, #16]
 8004cfe:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8004d00:	e066      	b.n	8004dd0 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004d02:	697a      	ldr	r2, [r7, #20]
 8004d04:	6a39      	ldr	r1, [r7, #32]
 8004d06:	68f8      	ldr	r0, [r7, #12]
 8004d08:	f001 f94c 	bl	8005fa4 <I2C_WaitOnTXEFlagUntilTimeout>
 8004d0c:	4603      	mov	r3, r0
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d00d      	beq.n	8004d2e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d16:	2b04      	cmp	r3, #4
 8004d18:	d107      	bne.n	8004d2a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	681a      	ldr	r2, [r3, #0]
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004d28:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004d2a:	2301      	movs	r3, #1
 8004d2c:	e06b      	b.n	8004e06 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d32:	781a      	ldrb	r2, [r3, #0]
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d3e:	1c5a      	adds	r2, r3, #1
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d48:	b29b      	uxth	r3, r3
 8004d4a:	3b01      	subs	r3, #1
 8004d4c:	b29a      	uxth	r2, r3
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004d56:	3b01      	subs	r3, #1
 8004d58:	b29a      	uxth	r2, r3
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	695b      	ldr	r3, [r3, #20]
 8004d64:	f003 0304 	and.w	r3, r3, #4
 8004d68:	2b04      	cmp	r3, #4
 8004d6a:	d11b      	bne.n	8004da4 <HAL_I2C_Master_Transmit+0x188>
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d017      	beq.n	8004da4 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d78:	781a      	ldrb	r2, [r3, #0]
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d84:	1c5a      	adds	r2, r3, #1
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d8e:	b29b      	uxth	r3, r3
 8004d90:	3b01      	subs	r3, #1
 8004d92:	b29a      	uxth	r2, r3
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004d9c:	3b01      	subs	r3, #1
 8004d9e:	b29a      	uxth	r2, r3
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004da4:	697a      	ldr	r2, [r7, #20]
 8004da6:	6a39      	ldr	r1, [r7, #32]
 8004da8:	68f8      	ldr	r0, [r7, #12]
 8004daa:	f001 f93c 	bl	8006026 <I2C_WaitOnBTFFlagUntilTimeout>
 8004dae:	4603      	mov	r3, r0
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d00d      	beq.n	8004dd0 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004db8:	2b04      	cmp	r3, #4
 8004dba:	d107      	bne.n	8004dcc <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	681a      	ldr	r2, [r3, #0]
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004dca:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004dcc:	2301      	movs	r3, #1
 8004dce:	e01a      	b.n	8004e06 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d194      	bne.n	8004d02 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	681a      	ldr	r2, [r3, #0]
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004de6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	2220      	movs	r2, #32
 8004dec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	2200      	movs	r2, #0
 8004df4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	2200      	movs	r2, #0
 8004dfc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004e00:	2300      	movs	r3, #0
 8004e02:	e000      	b.n	8004e06 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8004e04:	2302      	movs	r3, #2
  }
}
 8004e06:	4618      	mov	r0, r3
 8004e08:	3718      	adds	r7, #24
 8004e0a:	46bd      	mov	sp, r7
 8004e0c:	bd80      	pop	{r7, pc}
 8004e0e:	bf00      	nop
 8004e10:	00100002 	.word	0x00100002
 8004e14:	ffff0000 	.word	0xffff0000

08004e18 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004e18:	b580      	push	{r7, lr}
 8004e1a:	b08c      	sub	sp, #48	; 0x30
 8004e1c:	af02      	add	r7, sp, #8
 8004e1e:	60f8      	str	r0, [r7, #12]
 8004e20:	607a      	str	r2, [r7, #4]
 8004e22:	461a      	mov	r2, r3
 8004e24:	460b      	mov	r3, r1
 8004e26:	817b      	strh	r3, [r7, #10]
 8004e28:	4613      	mov	r3, r2
 8004e2a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004e2c:	f7fe ff46 	bl	8003cbc <HAL_GetTick>
 8004e30:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004e38:	b2db      	uxtb	r3, r3
 8004e3a:	2b20      	cmp	r3, #32
 8004e3c:	f040 8219 	bne.w	8005272 <HAL_I2C_Master_Receive+0x45a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004e40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e42:	9300      	str	r3, [sp, #0]
 8004e44:	2319      	movs	r3, #25
 8004e46:	2201      	movs	r2, #1
 8004e48:	497f      	ldr	r1, [pc, #508]	; (8005048 <HAL_I2C_Master_Receive+0x230>)
 8004e4a:	68f8      	ldr	r0, [r7, #12]
 8004e4c:	f000 ffd4 	bl	8005df8 <I2C_WaitOnFlagUntilTimeout>
 8004e50:	4603      	mov	r3, r0
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d001      	beq.n	8004e5a <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8004e56:	2302      	movs	r3, #2
 8004e58:	e20c      	b.n	8005274 <HAL_I2C_Master_Receive+0x45c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004e60:	2b01      	cmp	r3, #1
 8004e62:	d101      	bne.n	8004e68 <HAL_I2C_Master_Receive+0x50>
 8004e64:	2302      	movs	r3, #2
 8004e66:	e205      	b.n	8005274 <HAL_I2C_Master_Receive+0x45c>
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	2201      	movs	r2, #1
 8004e6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	f003 0301 	and.w	r3, r3, #1
 8004e7a:	2b01      	cmp	r3, #1
 8004e7c:	d007      	beq.n	8004e8e <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	681a      	ldr	r2, [r3, #0]
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	f042 0201 	orr.w	r2, r2, #1
 8004e8c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	681a      	ldr	r2, [r3, #0]
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004e9c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	2222      	movs	r2, #34	; 0x22
 8004ea2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	2210      	movs	r2, #16
 8004eaa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	2200      	movs	r2, #0
 8004eb2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	687a      	ldr	r2, [r7, #4]
 8004eb8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	893a      	ldrh	r2, [r7, #8]
 8004ebe:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004ec4:	b29a      	uxth	r2, r3
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	4a5f      	ldr	r2, [pc, #380]	; (800504c <HAL_I2C_Master_Receive+0x234>)
 8004ece:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004ed0:	8979      	ldrh	r1, [r7, #10]
 8004ed2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ed4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004ed6:	68f8      	ldr	r0, [r7, #12]
 8004ed8:	f000 fd7e 	bl	80059d8 <I2C_MasterRequestRead>
 8004edc:	4603      	mov	r3, r0
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d001      	beq.n	8004ee6 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8004ee2:	2301      	movs	r3, #1
 8004ee4:	e1c6      	b.n	8005274 <HAL_I2C_Master_Receive+0x45c>
    }

    if (hi2c->XferSize == 0U)
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d113      	bne.n	8004f16 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004eee:	2300      	movs	r3, #0
 8004ef0:	623b      	str	r3, [r7, #32]
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	695b      	ldr	r3, [r3, #20]
 8004ef8:	623b      	str	r3, [r7, #32]
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	699b      	ldr	r3, [r3, #24]
 8004f00:	623b      	str	r3, [r7, #32]
 8004f02:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	681a      	ldr	r2, [r3, #0]
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004f12:	601a      	str	r2, [r3, #0]
 8004f14:	e19a      	b.n	800524c <HAL_I2C_Master_Receive+0x434>
    }
    else if (hi2c->XferSize == 1U)
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f1a:	2b01      	cmp	r3, #1
 8004f1c:	d11e      	bne.n	8004f5c <HAL_I2C_Master_Receive+0x144>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	681a      	ldr	r2, [r3, #0]
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004f2c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8004f2e:	b672      	cpsid	i
}
 8004f30:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004f32:	2300      	movs	r3, #0
 8004f34:	61fb      	str	r3, [r7, #28]
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	695b      	ldr	r3, [r3, #20]
 8004f3c:	61fb      	str	r3, [r7, #28]
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	699b      	ldr	r3, [r3, #24]
 8004f44:	61fb      	str	r3, [r7, #28]
 8004f46:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	681a      	ldr	r2, [r3, #0]
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004f56:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8004f58:	b662      	cpsie	i
}
 8004f5a:	e035      	b.n	8004fc8 <HAL_I2C_Master_Receive+0x1b0>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f60:	2b02      	cmp	r3, #2
 8004f62:	d11e      	bne.n	8004fa2 <HAL_I2C_Master_Receive+0x18a>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	681a      	ldr	r2, [r3, #0]
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004f72:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8004f74:	b672      	cpsid	i
}
 8004f76:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004f78:	2300      	movs	r3, #0
 8004f7a:	61bb      	str	r3, [r7, #24]
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	695b      	ldr	r3, [r3, #20]
 8004f82:	61bb      	str	r3, [r7, #24]
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	699b      	ldr	r3, [r3, #24]
 8004f8a:	61bb      	str	r3, [r7, #24]
 8004f8c:	69bb      	ldr	r3, [r7, #24]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	681a      	ldr	r2, [r3, #0]
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004f9c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8004f9e:	b662      	cpsie	i
}
 8004fa0:	e012      	b.n	8004fc8 <HAL_I2C_Master_Receive+0x1b0>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	681a      	ldr	r2, [r3, #0]
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004fb0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004fb2:	2300      	movs	r3, #0
 8004fb4:	617b      	str	r3, [r7, #20]
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	695b      	ldr	r3, [r3, #20]
 8004fbc:	617b      	str	r3, [r7, #20]
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	699b      	ldr	r3, [r3, #24]
 8004fc4:	617b      	str	r3, [r7, #20]
 8004fc6:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8004fc8:	e140      	b.n	800524c <HAL_I2C_Master_Receive+0x434>
    {
      if (hi2c->XferSize <= 3U)
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004fce:	2b03      	cmp	r3, #3
 8004fd0:	f200 80f9 	bhi.w	80051c6 <HAL_I2C_Master_Receive+0x3ae>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004fd8:	2b01      	cmp	r3, #1
 8004fda:	d123      	bne.n	8005024 <HAL_I2C_Master_Receive+0x20c>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004fdc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004fde:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004fe0:	68f8      	ldr	r0, [r7, #12]
 8004fe2:	f001 f861 	bl	80060a8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004fe6:	4603      	mov	r3, r0
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d001      	beq.n	8004ff0 <HAL_I2C_Master_Receive+0x1d8>
          {
            return HAL_ERROR;
 8004fec:	2301      	movs	r3, #1
 8004fee:	e141      	b.n	8005274 <HAL_I2C_Master_Receive+0x45c>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	691a      	ldr	r2, [r3, #16]
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ffa:	b2d2      	uxtb	r2, r2
 8004ffc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005002:	1c5a      	adds	r2, r3, #1
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800500c:	3b01      	subs	r3, #1
 800500e:	b29a      	uxth	r2, r3
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005018:	b29b      	uxth	r3, r3
 800501a:	3b01      	subs	r3, #1
 800501c:	b29a      	uxth	r2, r3
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005022:	e113      	b.n	800524c <HAL_I2C_Master_Receive+0x434>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005028:	2b02      	cmp	r3, #2
 800502a:	d152      	bne.n	80050d2 <HAL_I2C_Master_Receive+0x2ba>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800502c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800502e:	9300      	str	r3, [sp, #0]
 8005030:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005032:	2200      	movs	r2, #0
 8005034:	4906      	ldr	r1, [pc, #24]	; (8005050 <HAL_I2C_Master_Receive+0x238>)
 8005036:	68f8      	ldr	r0, [r7, #12]
 8005038:	f000 fede 	bl	8005df8 <I2C_WaitOnFlagUntilTimeout>
 800503c:	4603      	mov	r3, r0
 800503e:	2b00      	cmp	r3, #0
 8005040:	d008      	beq.n	8005054 <HAL_I2C_Master_Receive+0x23c>
          {
            return HAL_ERROR;
 8005042:	2301      	movs	r3, #1
 8005044:	e116      	b.n	8005274 <HAL_I2C_Master_Receive+0x45c>
 8005046:	bf00      	nop
 8005048:	00100002 	.word	0x00100002
 800504c:	ffff0000 	.word	0xffff0000
 8005050:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8005054:	b672      	cpsid	i
}
 8005056:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	681a      	ldr	r2, [r3, #0]
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005066:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	691a      	ldr	r2, [r3, #16]
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005072:	b2d2      	uxtb	r2, r2
 8005074:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800507a:	1c5a      	adds	r2, r3, #1
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005084:	3b01      	subs	r3, #1
 8005086:	b29a      	uxth	r2, r3
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005090:	b29b      	uxth	r3, r3
 8005092:	3b01      	subs	r3, #1
 8005094:	b29a      	uxth	r2, r3
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 800509a:	b662      	cpsie	i
}
 800509c:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	691a      	ldr	r2, [r3, #16]
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050a8:	b2d2      	uxtb	r2, r2
 80050aa:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050b0:	1c5a      	adds	r2, r3, #1
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80050ba:	3b01      	subs	r3, #1
 80050bc:	b29a      	uxth	r2, r3
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80050c6:	b29b      	uxth	r3, r3
 80050c8:	3b01      	subs	r3, #1
 80050ca:	b29a      	uxth	r2, r3
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	855a      	strh	r2, [r3, #42]	; 0x2a
 80050d0:	e0bc      	b.n	800524c <HAL_I2C_Master_Receive+0x434>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80050d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050d4:	9300      	str	r3, [sp, #0]
 80050d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80050d8:	2200      	movs	r2, #0
 80050da:	4968      	ldr	r1, [pc, #416]	; (800527c <HAL_I2C_Master_Receive+0x464>)
 80050dc:	68f8      	ldr	r0, [r7, #12]
 80050de:	f000 fe8b 	bl	8005df8 <I2C_WaitOnFlagUntilTimeout>
 80050e2:	4603      	mov	r3, r0
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d001      	beq.n	80050ec <HAL_I2C_Master_Receive+0x2d4>
          {
            return HAL_ERROR;
 80050e8:	2301      	movs	r3, #1
 80050ea:	e0c3      	b.n	8005274 <HAL_I2C_Master_Receive+0x45c>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	681a      	ldr	r2, [r3, #0]
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80050fa:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80050fc:	b672      	cpsid	i
}
 80050fe:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	691a      	ldr	r2, [r3, #16]
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800510a:	b2d2      	uxtb	r2, r2
 800510c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005112:	1c5a      	adds	r2, r3, #1
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800511c:	3b01      	subs	r3, #1
 800511e:	b29a      	uxth	r2, r3
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005128:	b29b      	uxth	r3, r3
 800512a:	3b01      	subs	r3, #1
 800512c:	b29a      	uxth	r2, r3
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005132:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005134:	9300      	str	r3, [sp, #0]
 8005136:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005138:	2200      	movs	r2, #0
 800513a:	4950      	ldr	r1, [pc, #320]	; (800527c <HAL_I2C_Master_Receive+0x464>)
 800513c:	68f8      	ldr	r0, [r7, #12]
 800513e:	f000 fe5b 	bl	8005df8 <I2C_WaitOnFlagUntilTimeout>
 8005142:	4603      	mov	r3, r0
 8005144:	2b00      	cmp	r3, #0
 8005146:	d001      	beq.n	800514c <HAL_I2C_Master_Receive+0x334>
          {
            return HAL_ERROR;
 8005148:	2301      	movs	r3, #1
 800514a:	e093      	b.n	8005274 <HAL_I2C_Master_Receive+0x45c>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	681a      	ldr	r2, [r3, #0]
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800515a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	691a      	ldr	r2, [r3, #16]
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005166:	b2d2      	uxtb	r2, r2
 8005168:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800516e:	1c5a      	adds	r2, r3, #1
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005178:	3b01      	subs	r3, #1
 800517a:	b29a      	uxth	r2, r3
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005184:	b29b      	uxth	r3, r3
 8005186:	3b01      	subs	r3, #1
 8005188:	b29a      	uxth	r2, r3
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 800518e:	b662      	cpsie	i
}
 8005190:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	691a      	ldr	r2, [r3, #16]
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800519c:	b2d2      	uxtb	r2, r2
 800519e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051a4:	1c5a      	adds	r2, r3, #1
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80051ae:	3b01      	subs	r3, #1
 80051b0:	b29a      	uxth	r2, r3
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80051ba:	b29b      	uxth	r3, r3
 80051bc:	3b01      	subs	r3, #1
 80051be:	b29a      	uxth	r2, r3
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	855a      	strh	r2, [r3, #42]	; 0x2a
 80051c4:	e042      	b.n	800524c <HAL_I2C_Master_Receive+0x434>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80051c6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80051c8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80051ca:	68f8      	ldr	r0, [r7, #12]
 80051cc:	f000 ff6c 	bl	80060a8 <I2C_WaitOnRXNEFlagUntilTimeout>
 80051d0:	4603      	mov	r3, r0
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d001      	beq.n	80051da <HAL_I2C_Master_Receive+0x3c2>
        {
          return HAL_ERROR;
 80051d6:	2301      	movs	r3, #1
 80051d8:	e04c      	b.n	8005274 <HAL_I2C_Master_Receive+0x45c>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	691a      	ldr	r2, [r3, #16]
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051e4:	b2d2      	uxtb	r2, r2
 80051e6:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051ec:	1c5a      	adds	r2, r3, #1
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80051f6:	3b01      	subs	r3, #1
 80051f8:	b29a      	uxth	r2, r3
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005202:	b29b      	uxth	r3, r3
 8005204:	3b01      	subs	r3, #1
 8005206:	b29a      	uxth	r2, r3
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	695b      	ldr	r3, [r3, #20]
 8005212:	f003 0304 	and.w	r3, r3, #4
 8005216:	2b04      	cmp	r3, #4
 8005218:	d118      	bne.n	800524c <HAL_I2C_Master_Receive+0x434>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	691a      	ldr	r2, [r3, #16]
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005224:	b2d2      	uxtb	r2, r2
 8005226:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800522c:	1c5a      	adds	r2, r3, #1
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005236:	3b01      	subs	r3, #1
 8005238:	b29a      	uxth	r2, r3
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005242:	b29b      	uxth	r3, r3
 8005244:	3b01      	subs	r3, #1
 8005246:	b29a      	uxth	r2, r3
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005250:	2b00      	cmp	r3, #0
 8005252:	f47f aeba 	bne.w	8004fca <HAL_I2C_Master_Receive+0x1b2>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	2220      	movs	r2, #32
 800525a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	2200      	movs	r2, #0
 8005262:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	2200      	movs	r2, #0
 800526a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800526e:	2300      	movs	r3, #0
 8005270:	e000      	b.n	8005274 <HAL_I2C_Master_Receive+0x45c>
  }
  else
  {
    return HAL_BUSY;
 8005272:	2302      	movs	r3, #2
  }
}
 8005274:	4618      	mov	r0, r3
 8005276:	3728      	adds	r7, #40	; 0x28
 8005278:	46bd      	mov	sp, r7
 800527a:	bd80      	pop	{r7, pc}
 800527c:	00010004 	.word	0x00010004

08005280 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005280:	b580      	push	{r7, lr}
 8005282:	b088      	sub	sp, #32
 8005284:	af02      	add	r7, sp, #8
 8005286:	60f8      	str	r0, [r7, #12]
 8005288:	4608      	mov	r0, r1
 800528a:	4611      	mov	r1, r2
 800528c:	461a      	mov	r2, r3
 800528e:	4603      	mov	r3, r0
 8005290:	817b      	strh	r3, [r7, #10]
 8005292:	460b      	mov	r3, r1
 8005294:	813b      	strh	r3, [r7, #8]
 8005296:	4613      	mov	r3, r2
 8005298:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800529a:	f7fe fd0f 	bl	8003cbc <HAL_GetTick>
 800529e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80052a6:	b2db      	uxtb	r3, r3
 80052a8:	2b20      	cmp	r3, #32
 80052aa:	f040 80d9 	bne.w	8005460 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80052ae:	697b      	ldr	r3, [r7, #20]
 80052b0:	9300      	str	r3, [sp, #0]
 80052b2:	2319      	movs	r3, #25
 80052b4:	2201      	movs	r2, #1
 80052b6:	496d      	ldr	r1, [pc, #436]	; (800546c <HAL_I2C_Mem_Write+0x1ec>)
 80052b8:	68f8      	ldr	r0, [r7, #12]
 80052ba:	f000 fd9d 	bl	8005df8 <I2C_WaitOnFlagUntilTimeout>
 80052be:	4603      	mov	r3, r0
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	d001      	beq.n	80052c8 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80052c4:	2302      	movs	r3, #2
 80052c6:	e0cc      	b.n	8005462 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80052ce:	2b01      	cmp	r3, #1
 80052d0:	d101      	bne.n	80052d6 <HAL_I2C_Mem_Write+0x56>
 80052d2:	2302      	movs	r3, #2
 80052d4:	e0c5      	b.n	8005462 <HAL_I2C_Mem_Write+0x1e2>
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	2201      	movs	r2, #1
 80052da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	f003 0301 	and.w	r3, r3, #1
 80052e8:	2b01      	cmp	r3, #1
 80052ea:	d007      	beq.n	80052fc <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	681a      	ldr	r2, [r3, #0]
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	f042 0201 	orr.w	r2, r2, #1
 80052fa:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	681a      	ldr	r2, [r3, #0]
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800530a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	2221      	movs	r2, #33	; 0x21
 8005310:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	2240      	movs	r2, #64	; 0x40
 8005318:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	2200      	movs	r2, #0
 8005320:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	6a3a      	ldr	r2, [r7, #32]
 8005326:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800532c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005332:	b29a      	uxth	r2, r3
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	4a4d      	ldr	r2, [pc, #308]	; (8005470 <HAL_I2C_Mem_Write+0x1f0>)
 800533c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800533e:	88f8      	ldrh	r0, [r7, #6]
 8005340:	893a      	ldrh	r2, [r7, #8]
 8005342:	8979      	ldrh	r1, [r7, #10]
 8005344:	697b      	ldr	r3, [r7, #20]
 8005346:	9301      	str	r3, [sp, #4]
 8005348:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800534a:	9300      	str	r3, [sp, #0]
 800534c:	4603      	mov	r3, r0
 800534e:	68f8      	ldr	r0, [r7, #12]
 8005350:	f000 fbf8 	bl	8005b44 <I2C_RequestMemoryWrite>
 8005354:	4603      	mov	r3, r0
 8005356:	2b00      	cmp	r3, #0
 8005358:	d052      	beq.n	8005400 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800535a:	2301      	movs	r3, #1
 800535c:	e081      	b.n	8005462 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800535e:	697a      	ldr	r2, [r7, #20]
 8005360:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005362:	68f8      	ldr	r0, [r7, #12]
 8005364:	f000 fe1e 	bl	8005fa4 <I2C_WaitOnTXEFlagUntilTimeout>
 8005368:	4603      	mov	r3, r0
 800536a:	2b00      	cmp	r3, #0
 800536c:	d00d      	beq.n	800538a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005372:	2b04      	cmp	r3, #4
 8005374:	d107      	bne.n	8005386 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	681a      	ldr	r2, [r3, #0]
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005384:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005386:	2301      	movs	r3, #1
 8005388:	e06b      	b.n	8005462 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800538e:	781a      	ldrb	r2, [r3, #0]
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800539a:	1c5a      	adds	r2, r3, #1
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80053a4:	3b01      	subs	r3, #1
 80053a6:	b29a      	uxth	r2, r3
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80053b0:	b29b      	uxth	r3, r3
 80053b2:	3b01      	subs	r3, #1
 80053b4:	b29a      	uxth	r2, r3
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	695b      	ldr	r3, [r3, #20]
 80053c0:	f003 0304 	and.w	r3, r3, #4
 80053c4:	2b04      	cmp	r3, #4
 80053c6:	d11b      	bne.n	8005400 <HAL_I2C_Mem_Write+0x180>
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	d017      	beq.n	8005400 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053d4:	781a      	ldrb	r2, [r3, #0]
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053e0:	1c5a      	adds	r2, r3, #1
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80053ea:	3b01      	subs	r3, #1
 80053ec:	b29a      	uxth	r2, r3
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80053f6:	b29b      	uxth	r3, r3
 80053f8:	3b01      	subs	r3, #1
 80053fa:	b29a      	uxth	r2, r3
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005404:	2b00      	cmp	r3, #0
 8005406:	d1aa      	bne.n	800535e <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005408:	697a      	ldr	r2, [r7, #20]
 800540a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800540c:	68f8      	ldr	r0, [r7, #12]
 800540e:	f000 fe0a 	bl	8006026 <I2C_WaitOnBTFFlagUntilTimeout>
 8005412:	4603      	mov	r3, r0
 8005414:	2b00      	cmp	r3, #0
 8005416:	d00d      	beq.n	8005434 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800541c:	2b04      	cmp	r3, #4
 800541e:	d107      	bne.n	8005430 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	681a      	ldr	r2, [r3, #0]
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800542e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005430:	2301      	movs	r3, #1
 8005432:	e016      	b.n	8005462 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	681a      	ldr	r2, [r3, #0]
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005442:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	2220      	movs	r2, #32
 8005448:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	2200      	movs	r2, #0
 8005450:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	2200      	movs	r2, #0
 8005458:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800545c:	2300      	movs	r3, #0
 800545e:	e000      	b.n	8005462 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8005460:	2302      	movs	r3, #2
  }
}
 8005462:	4618      	mov	r0, r3
 8005464:	3718      	adds	r7, #24
 8005466:	46bd      	mov	sp, r7
 8005468:	bd80      	pop	{r7, pc}
 800546a:	bf00      	nop
 800546c:	00100002 	.word	0x00100002
 8005470:	ffff0000 	.word	0xffff0000

08005474 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005474:	b580      	push	{r7, lr}
 8005476:	b08c      	sub	sp, #48	; 0x30
 8005478:	af02      	add	r7, sp, #8
 800547a:	60f8      	str	r0, [r7, #12]
 800547c:	4608      	mov	r0, r1
 800547e:	4611      	mov	r1, r2
 8005480:	461a      	mov	r2, r3
 8005482:	4603      	mov	r3, r0
 8005484:	817b      	strh	r3, [r7, #10]
 8005486:	460b      	mov	r3, r1
 8005488:	813b      	strh	r3, [r7, #8]
 800548a:	4613      	mov	r3, r2
 800548c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800548e:	f7fe fc15 	bl	8003cbc <HAL_GetTick>
 8005492:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800549a:	b2db      	uxtb	r3, r3
 800549c:	2b20      	cmp	r3, #32
 800549e:	f040 821e 	bne.w	80058de <HAL_I2C_Mem_Read+0x46a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80054a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054a4:	9300      	str	r3, [sp, #0]
 80054a6:	2319      	movs	r3, #25
 80054a8:	2201      	movs	r2, #1
 80054aa:	4982      	ldr	r1, [pc, #520]	; (80056b4 <HAL_I2C_Mem_Read+0x240>)
 80054ac:	68f8      	ldr	r0, [r7, #12]
 80054ae:	f000 fca3 	bl	8005df8 <I2C_WaitOnFlagUntilTimeout>
 80054b2:	4603      	mov	r3, r0
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	d001      	beq.n	80054bc <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 80054b8:	2302      	movs	r3, #2
 80054ba:	e211      	b.n	80058e0 <HAL_I2C_Mem_Read+0x46c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80054c2:	2b01      	cmp	r3, #1
 80054c4:	d101      	bne.n	80054ca <HAL_I2C_Mem_Read+0x56>
 80054c6:	2302      	movs	r3, #2
 80054c8:	e20a      	b.n	80058e0 <HAL_I2C_Mem_Read+0x46c>
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	2201      	movs	r2, #1
 80054ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	f003 0301 	and.w	r3, r3, #1
 80054dc:	2b01      	cmp	r3, #1
 80054de:	d007      	beq.n	80054f0 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	681a      	ldr	r2, [r3, #0]
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	f042 0201 	orr.w	r2, r2, #1
 80054ee:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	681a      	ldr	r2, [r3, #0]
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80054fe:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	2222      	movs	r2, #34	; 0x22
 8005504:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	2240      	movs	r2, #64	; 0x40
 800550c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	2200      	movs	r2, #0
 8005514:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800551a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8005520:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005526:	b29a      	uxth	r2, r3
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	4a62      	ldr	r2, [pc, #392]	; (80056b8 <HAL_I2C_Mem_Read+0x244>)
 8005530:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005532:	88f8      	ldrh	r0, [r7, #6]
 8005534:	893a      	ldrh	r2, [r7, #8]
 8005536:	8979      	ldrh	r1, [r7, #10]
 8005538:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800553a:	9301      	str	r3, [sp, #4]
 800553c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800553e:	9300      	str	r3, [sp, #0]
 8005540:	4603      	mov	r3, r0
 8005542:	68f8      	ldr	r0, [r7, #12]
 8005544:	f000 fb88 	bl	8005c58 <I2C_RequestMemoryRead>
 8005548:	4603      	mov	r3, r0
 800554a:	2b00      	cmp	r3, #0
 800554c:	d001      	beq.n	8005552 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 800554e:	2301      	movs	r3, #1
 8005550:	e1c6      	b.n	80058e0 <HAL_I2C_Mem_Read+0x46c>
    }

    if (hi2c->XferSize == 0U)
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005556:	2b00      	cmp	r3, #0
 8005558:	d113      	bne.n	8005582 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800555a:	2300      	movs	r3, #0
 800555c:	623b      	str	r3, [r7, #32]
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	695b      	ldr	r3, [r3, #20]
 8005564:	623b      	str	r3, [r7, #32]
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	699b      	ldr	r3, [r3, #24]
 800556c:	623b      	str	r3, [r7, #32]
 800556e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	681a      	ldr	r2, [r3, #0]
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800557e:	601a      	str	r2, [r3, #0]
 8005580:	e19a      	b.n	80058b8 <HAL_I2C_Mem_Read+0x444>
    }
    else if (hi2c->XferSize == 1U)
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005586:	2b01      	cmp	r3, #1
 8005588:	d11e      	bne.n	80055c8 <HAL_I2C_Mem_Read+0x154>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	681a      	ldr	r2, [r3, #0]
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005598:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800559a:	b672      	cpsid	i
}
 800559c:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800559e:	2300      	movs	r3, #0
 80055a0:	61fb      	str	r3, [r7, #28]
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	695b      	ldr	r3, [r3, #20]
 80055a8:	61fb      	str	r3, [r7, #28]
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	699b      	ldr	r3, [r3, #24]
 80055b0:	61fb      	str	r3, [r7, #28]
 80055b2:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	681a      	ldr	r2, [r3, #0]
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80055c2:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80055c4:	b662      	cpsie	i
}
 80055c6:	e035      	b.n	8005634 <HAL_I2C_Mem_Read+0x1c0>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80055cc:	2b02      	cmp	r3, #2
 80055ce:	d11e      	bne.n	800560e <HAL_I2C_Mem_Read+0x19a>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	681a      	ldr	r2, [r3, #0]
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80055de:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80055e0:	b672      	cpsid	i
}
 80055e2:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80055e4:	2300      	movs	r3, #0
 80055e6:	61bb      	str	r3, [r7, #24]
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	695b      	ldr	r3, [r3, #20]
 80055ee:	61bb      	str	r3, [r7, #24]
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	699b      	ldr	r3, [r3, #24]
 80055f6:	61bb      	str	r3, [r7, #24]
 80055f8:	69bb      	ldr	r3, [r7, #24]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	681a      	ldr	r2, [r3, #0]
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005608:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800560a:	b662      	cpsie	i
}
 800560c:	e012      	b.n	8005634 <HAL_I2C_Mem_Read+0x1c0>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	681a      	ldr	r2, [r3, #0]
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800561c:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800561e:	2300      	movs	r3, #0
 8005620:	617b      	str	r3, [r7, #20]
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	695b      	ldr	r3, [r3, #20]
 8005628:	617b      	str	r3, [r7, #20]
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	699b      	ldr	r3, [r3, #24]
 8005630:	617b      	str	r3, [r7, #20]
 8005632:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8005634:	e140      	b.n	80058b8 <HAL_I2C_Mem_Read+0x444>
    {
      if (hi2c->XferSize <= 3U)
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800563a:	2b03      	cmp	r3, #3
 800563c:	f200 80f9 	bhi.w	8005832 <HAL_I2C_Mem_Read+0x3be>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005644:	2b01      	cmp	r3, #1
 8005646:	d123      	bne.n	8005690 <HAL_I2C_Mem_Read+0x21c>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005648:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800564a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800564c:	68f8      	ldr	r0, [r7, #12]
 800564e:	f000 fd2b 	bl	80060a8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005652:	4603      	mov	r3, r0
 8005654:	2b00      	cmp	r3, #0
 8005656:	d001      	beq.n	800565c <HAL_I2C_Mem_Read+0x1e8>
          {
            return HAL_ERROR;
 8005658:	2301      	movs	r3, #1
 800565a:	e141      	b.n	80058e0 <HAL_I2C_Mem_Read+0x46c>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	691a      	ldr	r2, [r3, #16]
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005666:	b2d2      	uxtb	r2, r2
 8005668:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800566e:	1c5a      	adds	r2, r3, #1
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005678:	3b01      	subs	r3, #1
 800567a:	b29a      	uxth	r2, r3
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005684:	b29b      	uxth	r3, r3
 8005686:	3b01      	subs	r3, #1
 8005688:	b29a      	uxth	r2, r3
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	855a      	strh	r2, [r3, #42]	; 0x2a
 800568e:	e113      	b.n	80058b8 <HAL_I2C_Mem_Read+0x444>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005694:	2b02      	cmp	r3, #2
 8005696:	d152      	bne.n	800573e <HAL_I2C_Mem_Read+0x2ca>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005698:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800569a:	9300      	str	r3, [sp, #0]
 800569c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800569e:	2200      	movs	r2, #0
 80056a0:	4906      	ldr	r1, [pc, #24]	; (80056bc <HAL_I2C_Mem_Read+0x248>)
 80056a2:	68f8      	ldr	r0, [r7, #12]
 80056a4:	f000 fba8 	bl	8005df8 <I2C_WaitOnFlagUntilTimeout>
 80056a8:	4603      	mov	r3, r0
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d008      	beq.n	80056c0 <HAL_I2C_Mem_Read+0x24c>
          {
            return HAL_ERROR;
 80056ae:	2301      	movs	r3, #1
 80056b0:	e116      	b.n	80058e0 <HAL_I2C_Mem_Read+0x46c>
 80056b2:	bf00      	nop
 80056b4:	00100002 	.word	0x00100002
 80056b8:	ffff0000 	.word	0xffff0000
 80056bc:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 80056c0:	b672      	cpsid	i
}
 80056c2:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	681a      	ldr	r2, [r3, #0]
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80056d2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	691a      	ldr	r2, [r3, #16]
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056de:	b2d2      	uxtb	r2, r2
 80056e0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056e6:	1c5a      	adds	r2, r3, #1
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80056f0:	3b01      	subs	r3, #1
 80056f2:	b29a      	uxth	r2, r3
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80056fc:	b29b      	uxth	r3, r3
 80056fe:	3b01      	subs	r3, #1
 8005700:	b29a      	uxth	r2, r3
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8005706:	b662      	cpsie	i
}
 8005708:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	691a      	ldr	r2, [r3, #16]
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005714:	b2d2      	uxtb	r2, r2
 8005716:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800571c:	1c5a      	adds	r2, r3, #1
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005726:	3b01      	subs	r3, #1
 8005728:	b29a      	uxth	r2, r3
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005732:	b29b      	uxth	r3, r3
 8005734:	3b01      	subs	r3, #1
 8005736:	b29a      	uxth	r2, r3
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800573c:	e0bc      	b.n	80058b8 <HAL_I2C_Mem_Read+0x444>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800573e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005740:	9300      	str	r3, [sp, #0]
 8005742:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005744:	2200      	movs	r2, #0
 8005746:	4968      	ldr	r1, [pc, #416]	; (80058e8 <HAL_I2C_Mem_Read+0x474>)
 8005748:	68f8      	ldr	r0, [r7, #12]
 800574a:	f000 fb55 	bl	8005df8 <I2C_WaitOnFlagUntilTimeout>
 800574e:	4603      	mov	r3, r0
 8005750:	2b00      	cmp	r3, #0
 8005752:	d001      	beq.n	8005758 <HAL_I2C_Mem_Read+0x2e4>
          {
            return HAL_ERROR;
 8005754:	2301      	movs	r3, #1
 8005756:	e0c3      	b.n	80058e0 <HAL_I2C_Mem_Read+0x46c>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	681a      	ldr	r2, [r3, #0]
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005766:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8005768:	b672      	cpsid	i
}
 800576a:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	691a      	ldr	r2, [r3, #16]
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005776:	b2d2      	uxtb	r2, r2
 8005778:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800577e:	1c5a      	adds	r2, r3, #1
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005788:	3b01      	subs	r3, #1
 800578a:	b29a      	uxth	r2, r3
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005794:	b29b      	uxth	r3, r3
 8005796:	3b01      	subs	r3, #1
 8005798:	b29a      	uxth	r2, r3
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800579e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057a0:	9300      	str	r3, [sp, #0]
 80057a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80057a4:	2200      	movs	r2, #0
 80057a6:	4950      	ldr	r1, [pc, #320]	; (80058e8 <HAL_I2C_Mem_Read+0x474>)
 80057a8:	68f8      	ldr	r0, [r7, #12]
 80057aa:	f000 fb25 	bl	8005df8 <I2C_WaitOnFlagUntilTimeout>
 80057ae:	4603      	mov	r3, r0
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d001      	beq.n	80057b8 <HAL_I2C_Mem_Read+0x344>
          {
            return HAL_ERROR;
 80057b4:	2301      	movs	r3, #1
 80057b6:	e093      	b.n	80058e0 <HAL_I2C_Mem_Read+0x46c>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	681a      	ldr	r2, [r3, #0]
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80057c6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	691a      	ldr	r2, [r3, #16]
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057d2:	b2d2      	uxtb	r2, r2
 80057d4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057da:	1c5a      	adds	r2, r3, #1
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80057e4:	3b01      	subs	r3, #1
 80057e6:	b29a      	uxth	r2, r3
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80057f0:	b29b      	uxth	r3, r3
 80057f2:	3b01      	subs	r3, #1
 80057f4:	b29a      	uxth	r2, r3
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80057fa:	b662      	cpsie	i
}
 80057fc:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	691a      	ldr	r2, [r3, #16]
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005808:	b2d2      	uxtb	r2, r2
 800580a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005810:	1c5a      	adds	r2, r3, #1
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800581a:	3b01      	subs	r3, #1
 800581c:	b29a      	uxth	r2, r3
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005826:	b29b      	uxth	r3, r3
 8005828:	3b01      	subs	r3, #1
 800582a:	b29a      	uxth	r2, r3
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005830:	e042      	b.n	80058b8 <HAL_I2C_Mem_Read+0x444>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005832:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005834:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005836:	68f8      	ldr	r0, [r7, #12]
 8005838:	f000 fc36 	bl	80060a8 <I2C_WaitOnRXNEFlagUntilTimeout>
 800583c:	4603      	mov	r3, r0
 800583e:	2b00      	cmp	r3, #0
 8005840:	d001      	beq.n	8005846 <HAL_I2C_Mem_Read+0x3d2>
        {
          return HAL_ERROR;
 8005842:	2301      	movs	r3, #1
 8005844:	e04c      	b.n	80058e0 <HAL_I2C_Mem_Read+0x46c>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	691a      	ldr	r2, [r3, #16]
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005850:	b2d2      	uxtb	r2, r2
 8005852:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005858:	1c5a      	adds	r2, r3, #1
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005862:	3b01      	subs	r3, #1
 8005864:	b29a      	uxth	r2, r3
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800586e:	b29b      	uxth	r3, r3
 8005870:	3b01      	subs	r3, #1
 8005872:	b29a      	uxth	r2, r3
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	695b      	ldr	r3, [r3, #20]
 800587e:	f003 0304 	and.w	r3, r3, #4
 8005882:	2b04      	cmp	r3, #4
 8005884:	d118      	bne.n	80058b8 <HAL_I2C_Mem_Read+0x444>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	691a      	ldr	r2, [r3, #16]
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005890:	b2d2      	uxtb	r2, r2
 8005892:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005898:	1c5a      	adds	r2, r3, #1
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80058a2:	3b01      	subs	r3, #1
 80058a4:	b29a      	uxth	r2, r3
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80058ae:	b29b      	uxth	r3, r3
 80058b0:	3b01      	subs	r3, #1
 80058b2:	b29a      	uxth	r2, r3
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80058bc:	2b00      	cmp	r3, #0
 80058be:	f47f aeba 	bne.w	8005636 <HAL_I2C_Mem_Read+0x1c2>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	2220      	movs	r2, #32
 80058c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	2200      	movs	r2, #0
 80058ce:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	2200      	movs	r2, #0
 80058d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80058da:	2300      	movs	r3, #0
 80058dc:	e000      	b.n	80058e0 <HAL_I2C_Mem_Read+0x46c>
  }
  else
  {
    return HAL_BUSY;
 80058de:	2302      	movs	r3, #2
  }
}
 80058e0:	4618      	mov	r0, r3
 80058e2:	3728      	adds	r7, #40	; 0x28
 80058e4:	46bd      	mov	sp, r7
 80058e6:	bd80      	pop	{r7, pc}
 80058e8:	00010004 	.word	0x00010004

080058ec <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80058ec:	b580      	push	{r7, lr}
 80058ee:	b088      	sub	sp, #32
 80058f0:	af02      	add	r7, sp, #8
 80058f2:	60f8      	str	r0, [r7, #12]
 80058f4:	607a      	str	r2, [r7, #4]
 80058f6:	603b      	str	r3, [r7, #0]
 80058f8:	460b      	mov	r3, r1
 80058fa:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005900:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8005902:	697b      	ldr	r3, [r7, #20]
 8005904:	2b08      	cmp	r3, #8
 8005906:	d006      	beq.n	8005916 <I2C_MasterRequestWrite+0x2a>
 8005908:	697b      	ldr	r3, [r7, #20]
 800590a:	2b01      	cmp	r3, #1
 800590c:	d003      	beq.n	8005916 <I2C_MasterRequestWrite+0x2a>
 800590e:	697b      	ldr	r3, [r7, #20]
 8005910:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005914:	d108      	bne.n	8005928 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	681a      	ldr	r2, [r3, #0]
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005924:	601a      	str	r2, [r3, #0]
 8005926:	e00b      	b.n	8005940 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800592c:	2b12      	cmp	r3, #18
 800592e:	d107      	bne.n	8005940 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	681a      	ldr	r2, [r3, #0]
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800593e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005940:	683b      	ldr	r3, [r7, #0]
 8005942:	9300      	str	r3, [sp, #0]
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	2200      	movs	r2, #0
 8005948:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800594c:	68f8      	ldr	r0, [r7, #12]
 800594e:	f000 fa53 	bl	8005df8 <I2C_WaitOnFlagUntilTimeout>
 8005952:	4603      	mov	r3, r0
 8005954:	2b00      	cmp	r3, #0
 8005956:	d001      	beq.n	800595c <I2C_MasterRequestWrite+0x70>
  {
    return HAL_ERROR;
 8005958:	2301      	movs	r3, #1
 800595a:	e035      	b.n	80059c8 <I2C_MasterRequestWrite+0xdc>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	691b      	ldr	r3, [r3, #16]
 8005960:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005964:	d108      	bne.n	8005978 <I2C_MasterRequestWrite+0x8c>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005966:	897b      	ldrh	r3, [r7, #10]
 8005968:	b2db      	uxtb	r3, r3
 800596a:	461a      	mov	r2, r3
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005974:	611a      	str	r2, [r3, #16]
 8005976:	e01b      	b.n	80059b0 <I2C_MasterRequestWrite+0xc4>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8005978:	897b      	ldrh	r3, [r7, #10]
 800597a:	11db      	asrs	r3, r3, #7
 800597c:	b2db      	uxtb	r3, r3
 800597e:	f003 0306 	and.w	r3, r3, #6
 8005982:	b2db      	uxtb	r3, r3
 8005984:	f063 030f 	orn	r3, r3, #15
 8005988:	b2da      	uxtb	r2, r3
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8005990:	683b      	ldr	r3, [r7, #0]
 8005992:	687a      	ldr	r2, [r7, #4]
 8005994:	490e      	ldr	r1, [pc, #56]	; (80059d0 <I2C_MasterRequestWrite+0xe4>)
 8005996:	68f8      	ldr	r0, [r7, #12]
 8005998:	f000 fa85 	bl	8005ea6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800599c:	4603      	mov	r3, r0
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d001      	beq.n	80059a6 <I2C_MasterRequestWrite+0xba>
    {
      return HAL_ERROR;
 80059a2:	2301      	movs	r3, #1
 80059a4:	e010      	b.n	80059c8 <I2C_MasterRequestWrite+0xdc>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80059a6:	897b      	ldrh	r3, [r7, #10]
 80059a8:	b2da      	uxtb	r2, r3
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80059b0:	683b      	ldr	r3, [r7, #0]
 80059b2:	687a      	ldr	r2, [r7, #4]
 80059b4:	4907      	ldr	r1, [pc, #28]	; (80059d4 <I2C_MasterRequestWrite+0xe8>)
 80059b6:	68f8      	ldr	r0, [r7, #12]
 80059b8:	f000 fa75 	bl	8005ea6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80059bc:	4603      	mov	r3, r0
 80059be:	2b00      	cmp	r3, #0
 80059c0:	d001      	beq.n	80059c6 <I2C_MasterRequestWrite+0xda>
  {
    return HAL_ERROR;
 80059c2:	2301      	movs	r3, #1
 80059c4:	e000      	b.n	80059c8 <I2C_MasterRequestWrite+0xdc>
  }

  return HAL_OK;
 80059c6:	2300      	movs	r3, #0
}
 80059c8:	4618      	mov	r0, r3
 80059ca:	3718      	adds	r7, #24
 80059cc:	46bd      	mov	sp, r7
 80059ce:	bd80      	pop	{r7, pc}
 80059d0:	00010008 	.word	0x00010008
 80059d4:	00010002 	.word	0x00010002

080059d8 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80059d8:	b580      	push	{r7, lr}
 80059da:	b088      	sub	sp, #32
 80059dc:	af02      	add	r7, sp, #8
 80059de:	60f8      	str	r0, [r7, #12]
 80059e0:	607a      	str	r2, [r7, #4]
 80059e2:	603b      	str	r3, [r7, #0]
 80059e4:	460b      	mov	r3, r1
 80059e6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059ec:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	681a      	ldr	r2, [r3, #0]
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80059fc:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80059fe:	697b      	ldr	r3, [r7, #20]
 8005a00:	2b08      	cmp	r3, #8
 8005a02:	d006      	beq.n	8005a12 <I2C_MasterRequestRead+0x3a>
 8005a04:	697b      	ldr	r3, [r7, #20]
 8005a06:	2b01      	cmp	r3, #1
 8005a08:	d003      	beq.n	8005a12 <I2C_MasterRequestRead+0x3a>
 8005a0a:	697b      	ldr	r3, [r7, #20]
 8005a0c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005a10:	d108      	bne.n	8005a24 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	681a      	ldr	r2, [r3, #0]
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005a20:	601a      	str	r2, [r3, #0]
 8005a22:	e00b      	b.n	8005a3c <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a28:	2b11      	cmp	r3, #17
 8005a2a:	d107      	bne.n	8005a3c <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	681a      	ldr	r2, [r3, #0]
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005a3a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005a3c:	683b      	ldr	r3, [r7, #0]
 8005a3e:	9300      	str	r3, [sp, #0]
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	2200      	movs	r2, #0
 8005a44:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005a48:	68f8      	ldr	r0, [r7, #12]
 8005a4a:	f000 f9d5 	bl	8005df8 <I2C_WaitOnFlagUntilTimeout>
 8005a4e:	4603      	mov	r3, r0
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d001      	beq.n	8005a58 <I2C_MasterRequestRead+0x80>
  {
    return HAL_ERROR;
 8005a54:	2301      	movs	r3, #1
 8005a56:	e06d      	b.n	8005b34 <I2C_MasterRequestRead+0x15c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	691b      	ldr	r3, [r3, #16]
 8005a5c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005a60:	d108      	bne.n	8005a74 <I2C_MasterRequestRead+0x9c>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8005a62:	897b      	ldrh	r3, [r7, #10]
 8005a64:	b2db      	uxtb	r3, r3
 8005a66:	f043 0301 	orr.w	r3, r3, #1
 8005a6a:	b2da      	uxtb	r2, r3
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	611a      	str	r2, [r3, #16]
 8005a72:	e053      	b.n	8005b1c <I2C_MasterRequestRead+0x144>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8005a74:	897b      	ldrh	r3, [r7, #10]
 8005a76:	11db      	asrs	r3, r3, #7
 8005a78:	b2db      	uxtb	r3, r3
 8005a7a:	f003 0306 	and.w	r3, r3, #6
 8005a7e:	b2db      	uxtb	r3, r3
 8005a80:	f063 030f 	orn	r3, r3, #15
 8005a84:	b2da      	uxtb	r2, r3
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8005a8c:	683b      	ldr	r3, [r7, #0]
 8005a8e:	687a      	ldr	r2, [r7, #4]
 8005a90:	492a      	ldr	r1, [pc, #168]	; (8005b3c <I2C_MasterRequestRead+0x164>)
 8005a92:	68f8      	ldr	r0, [r7, #12]
 8005a94:	f000 fa07 	bl	8005ea6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005a98:	4603      	mov	r3, r0
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d001      	beq.n	8005aa2 <I2C_MasterRequestRead+0xca>
    {
      return HAL_ERROR;
 8005a9e:	2301      	movs	r3, #1
 8005aa0:	e048      	b.n	8005b34 <I2C_MasterRequestRead+0x15c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8005aa2:	897b      	ldrh	r3, [r7, #10]
 8005aa4:	b2da      	uxtb	r2, r3
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005aac:	683b      	ldr	r3, [r7, #0]
 8005aae:	687a      	ldr	r2, [r7, #4]
 8005ab0:	4923      	ldr	r1, [pc, #140]	; (8005b40 <I2C_MasterRequestRead+0x168>)
 8005ab2:	68f8      	ldr	r0, [r7, #12]
 8005ab4:	f000 f9f7 	bl	8005ea6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005ab8:	4603      	mov	r3, r0
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d001      	beq.n	8005ac2 <I2C_MasterRequestRead+0xea>
    {
      return HAL_ERROR;
 8005abe:	2301      	movs	r3, #1
 8005ac0:	e038      	b.n	8005b34 <I2C_MasterRequestRead+0x15c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005ac2:	2300      	movs	r3, #0
 8005ac4:	613b      	str	r3, [r7, #16]
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	695b      	ldr	r3, [r3, #20]
 8005acc:	613b      	str	r3, [r7, #16]
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	699b      	ldr	r3, [r3, #24]
 8005ad4:	613b      	str	r3, [r7, #16]
 8005ad6:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	681a      	ldr	r2, [r3, #0]
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005ae6:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005ae8:	683b      	ldr	r3, [r7, #0]
 8005aea:	9300      	str	r3, [sp, #0]
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	2200      	movs	r2, #0
 8005af0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005af4:	68f8      	ldr	r0, [r7, #12]
 8005af6:	f000 f97f 	bl	8005df8 <I2C_WaitOnFlagUntilTimeout>
 8005afa:	4603      	mov	r3, r0
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	d001      	beq.n	8005b04 <I2C_MasterRequestRead+0x12c>
    {
      return HAL_ERROR;
 8005b00:	2301      	movs	r3, #1
 8005b02:	e017      	b.n	8005b34 <I2C_MasterRequestRead+0x15c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8005b04:	897b      	ldrh	r3, [r7, #10]
 8005b06:	11db      	asrs	r3, r3, #7
 8005b08:	b2db      	uxtb	r3, r3
 8005b0a:	f003 0306 	and.w	r3, r3, #6
 8005b0e:	b2db      	uxtb	r3, r3
 8005b10:	f063 030e 	orn	r3, r3, #14
 8005b14:	b2da      	uxtb	r2, r3
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005b1c:	683b      	ldr	r3, [r7, #0]
 8005b1e:	687a      	ldr	r2, [r7, #4]
 8005b20:	4907      	ldr	r1, [pc, #28]	; (8005b40 <I2C_MasterRequestRead+0x168>)
 8005b22:	68f8      	ldr	r0, [r7, #12]
 8005b24:	f000 f9bf 	bl	8005ea6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005b28:	4603      	mov	r3, r0
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d001      	beq.n	8005b32 <I2C_MasterRequestRead+0x15a>
  {
    return HAL_ERROR;
 8005b2e:	2301      	movs	r3, #1
 8005b30:	e000      	b.n	8005b34 <I2C_MasterRequestRead+0x15c>
  }

  return HAL_OK;
 8005b32:	2300      	movs	r3, #0
}
 8005b34:	4618      	mov	r0, r3
 8005b36:	3718      	adds	r7, #24
 8005b38:	46bd      	mov	sp, r7
 8005b3a:	bd80      	pop	{r7, pc}
 8005b3c:	00010008 	.word	0x00010008
 8005b40:	00010002 	.word	0x00010002

08005b44 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005b44:	b580      	push	{r7, lr}
 8005b46:	b088      	sub	sp, #32
 8005b48:	af02      	add	r7, sp, #8
 8005b4a:	60f8      	str	r0, [r7, #12]
 8005b4c:	4608      	mov	r0, r1
 8005b4e:	4611      	mov	r1, r2
 8005b50:	461a      	mov	r2, r3
 8005b52:	4603      	mov	r3, r0
 8005b54:	817b      	strh	r3, [r7, #10]
 8005b56:	460b      	mov	r3, r1
 8005b58:	813b      	strh	r3, [r7, #8]
 8005b5a:	4613      	mov	r3, r2
 8005b5c:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	681a      	ldr	r2, [r3, #0]
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005b6c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005b6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b70:	9300      	str	r3, [sp, #0]
 8005b72:	6a3b      	ldr	r3, [r7, #32]
 8005b74:	2200      	movs	r2, #0
 8005b76:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005b7a:	68f8      	ldr	r0, [r7, #12]
 8005b7c:	f000 f93c 	bl	8005df8 <I2C_WaitOnFlagUntilTimeout>
 8005b80:	4603      	mov	r3, r0
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d001      	beq.n	8005b8a <I2C_RequestMemoryWrite+0x46>
  {
    return HAL_ERROR;
 8005b86:	2301      	movs	r3, #1
 8005b88:	e05f      	b.n	8005c4a <I2C_RequestMemoryWrite+0x106>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005b8a:	897b      	ldrh	r3, [r7, #10]
 8005b8c:	b2db      	uxtb	r3, r3
 8005b8e:	461a      	mov	r2, r3
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005b98:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005b9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b9c:	6a3a      	ldr	r2, [r7, #32]
 8005b9e:	492d      	ldr	r1, [pc, #180]	; (8005c54 <I2C_RequestMemoryWrite+0x110>)
 8005ba0:	68f8      	ldr	r0, [r7, #12]
 8005ba2:	f000 f980 	bl	8005ea6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005ba6:	4603      	mov	r3, r0
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	d001      	beq.n	8005bb0 <I2C_RequestMemoryWrite+0x6c>
  {
    return HAL_ERROR;
 8005bac:	2301      	movs	r3, #1
 8005bae:	e04c      	b.n	8005c4a <I2C_RequestMemoryWrite+0x106>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005bb0:	2300      	movs	r3, #0
 8005bb2:	617b      	str	r3, [r7, #20]
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	695b      	ldr	r3, [r3, #20]
 8005bba:	617b      	str	r3, [r7, #20]
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	699b      	ldr	r3, [r3, #24]
 8005bc2:	617b      	str	r3, [r7, #20]
 8005bc4:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005bc6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005bc8:	6a39      	ldr	r1, [r7, #32]
 8005bca:	68f8      	ldr	r0, [r7, #12]
 8005bcc:	f000 f9ea 	bl	8005fa4 <I2C_WaitOnTXEFlagUntilTimeout>
 8005bd0:	4603      	mov	r3, r0
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d00d      	beq.n	8005bf2 <I2C_RequestMemoryWrite+0xae>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bda:	2b04      	cmp	r3, #4
 8005bdc:	d107      	bne.n	8005bee <I2C_RequestMemoryWrite+0xaa>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	681a      	ldr	r2, [r3, #0]
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005bec:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005bee:	2301      	movs	r3, #1
 8005bf0:	e02b      	b.n	8005c4a <I2C_RequestMemoryWrite+0x106>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005bf2:	88fb      	ldrh	r3, [r7, #6]
 8005bf4:	2b01      	cmp	r3, #1
 8005bf6:	d105      	bne.n	8005c04 <I2C_RequestMemoryWrite+0xc0>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005bf8:	893b      	ldrh	r3, [r7, #8]
 8005bfa:	b2da      	uxtb	r2, r3
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	611a      	str	r2, [r3, #16]
 8005c02:	e021      	b.n	8005c48 <I2C_RequestMemoryWrite+0x104>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005c04:	893b      	ldrh	r3, [r7, #8]
 8005c06:	0a1b      	lsrs	r3, r3, #8
 8005c08:	b29b      	uxth	r3, r3
 8005c0a:	b2da      	uxtb	r2, r3
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005c12:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005c14:	6a39      	ldr	r1, [r7, #32]
 8005c16:	68f8      	ldr	r0, [r7, #12]
 8005c18:	f000 f9c4 	bl	8005fa4 <I2C_WaitOnTXEFlagUntilTimeout>
 8005c1c:	4603      	mov	r3, r0
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d00d      	beq.n	8005c3e <I2C_RequestMemoryWrite+0xfa>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c26:	2b04      	cmp	r3, #4
 8005c28:	d107      	bne.n	8005c3a <I2C_RequestMemoryWrite+0xf6>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	681a      	ldr	r2, [r3, #0]
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005c38:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005c3a:	2301      	movs	r3, #1
 8005c3c:	e005      	b.n	8005c4a <I2C_RequestMemoryWrite+0x106>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005c3e:	893b      	ldrh	r3, [r7, #8]
 8005c40:	b2da      	uxtb	r2, r3
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8005c48:	2300      	movs	r3, #0
}
 8005c4a:	4618      	mov	r0, r3
 8005c4c:	3718      	adds	r7, #24
 8005c4e:	46bd      	mov	sp, r7
 8005c50:	bd80      	pop	{r7, pc}
 8005c52:	bf00      	nop
 8005c54:	00010002 	.word	0x00010002

08005c58 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005c58:	b580      	push	{r7, lr}
 8005c5a:	b088      	sub	sp, #32
 8005c5c:	af02      	add	r7, sp, #8
 8005c5e:	60f8      	str	r0, [r7, #12]
 8005c60:	4608      	mov	r0, r1
 8005c62:	4611      	mov	r1, r2
 8005c64:	461a      	mov	r2, r3
 8005c66:	4603      	mov	r3, r0
 8005c68:	817b      	strh	r3, [r7, #10]
 8005c6a:	460b      	mov	r3, r1
 8005c6c:	813b      	strh	r3, [r7, #8]
 8005c6e:	4613      	mov	r3, r2
 8005c70:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	681a      	ldr	r2, [r3, #0]
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005c80:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	681a      	ldr	r2, [r3, #0]
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005c90:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005c92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c94:	9300      	str	r3, [sp, #0]
 8005c96:	6a3b      	ldr	r3, [r7, #32]
 8005c98:	2200      	movs	r2, #0
 8005c9a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005c9e:	68f8      	ldr	r0, [r7, #12]
 8005ca0:	f000 f8aa 	bl	8005df8 <I2C_WaitOnFlagUntilTimeout>
 8005ca4:	4603      	mov	r3, r0
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d001      	beq.n	8005cae <I2C_RequestMemoryRead+0x56>
  {
    return HAL_ERROR;
 8005caa:	2301      	movs	r3, #1
 8005cac:	e09e      	b.n	8005dec <I2C_RequestMemoryRead+0x194>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005cae:	897b      	ldrh	r3, [r7, #10]
 8005cb0:	b2db      	uxtb	r3, r3
 8005cb2:	461a      	mov	r2, r3
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005cbc:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005cbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cc0:	6a3a      	ldr	r2, [r7, #32]
 8005cc2:	494c      	ldr	r1, [pc, #304]	; (8005df4 <I2C_RequestMemoryRead+0x19c>)
 8005cc4:	68f8      	ldr	r0, [r7, #12]
 8005cc6:	f000 f8ee 	bl	8005ea6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005cca:	4603      	mov	r3, r0
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d001      	beq.n	8005cd4 <I2C_RequestMemoryRead+0x7c>
  {
    return HAL_ERROR;
 8005cd0:	2301      	movs	r3, #1
 8005cd2:	e08b      	b.n	8005dec <I2C_RequestMemoryRead+0x194>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005cd4:	2300      	movs	r3, #0
 8005cd6:	617b      	str	r3, [r7, #20]
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	695b      	ldr	r3, [r3, #20]
 8005cde:	617b      	str	r3, [r7, #20]
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	699b      	ldr	r3, [r3, #24]
 8005ce6:	617b      	str	r3, [r7, #20]
 8005ce8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005cea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005cec:	6a39      	ldr	r1, [r7, #32]
 8005cee:	68f8      	ldr	r0, [r7, #12]
 8005cf0:	f000 f958 	bl	8005fa4 <I2C_WaitOnTXEFlagUntilTimeout>
 8005cf4:	4603      	mov	r3, r0
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	d00d      	beq.n	8005d16 <I2C_RequestMemoryRead+0xbe>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cfe:	2b04      	cmp	r3, #4
 8005d00:	d107      	bne.n	8005d12 <I2C_RequestMemoryRead+0xba>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	681a      	ldr	r2, [r3, #0]
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005d10:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005d12:	2301      	movs	r3, #1
 8005d14:	e06a      	b.n	8005dec <I2C_RequestMemoryRead+0x194>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005d16:	88fb      	ldrh	r3, [r7, #6]
 8005d18:	2b01      	cmp	r3, #1
 8005d1a:	d105      	bne.n	8005d28 <I2C_RequestMemoryRead+0xd0>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005d1c:	893b      	ldrh	r3, [r7, #8]
 8005d1e:	b2da      	uxtb	r2, r3
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	611a      	str	r2, [r3, #16]
 8005d26:	e021      	b.n	8005d6c <I2C_RequestMemoryRead+0x114>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005d28:	893b      	ldrh	r3, [r7, #8]
 8005d2a:	0a1b      	lsrs	r3, r3, #8
 8005d2c:	b29b      	uxth	r3, r3
 8005d2e:	b2da      	uxtb	r2, r3
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005d36:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005d38:	6a39      	ldr	r1, [r7, #32]
 8005d3a:	68f8      	ldr	r0, [r7, #12]
 8005d3c:	f000 f932 	bl	8005fa4 <I2C_WaitOnTXEFlagUntilTimeout>
 8005d40:	4603      	mov	r3, r0
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	d00d      	beq.n	8005d62 <I2C_RequestMemoryRead+0x10a>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d4a:	2b04      	cmp	r3, #4
 8005d4c:	d107      	bne.n	8005d5e <I2C_RequestMemoryRead+0x106>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	681a      	ldr	r2, [r3, #0]
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005d5c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005d5e:	2301      	movs	r3, #1
 8005d60:	e044      	b.n	8005dec <I2C_RequestMemoryRead+0x194>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005d62:	893b      	ldrh	r3, [r7, #8]
 8005d64:	b2da      	uxtb	r2, r3
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005d6c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005d6e:	6a39      	ldr	r1, [r7, #32]
 8005d70:	68f8      	ldr	r0, [r7, #12]
 8005d72:	f000 f917 	bl	8005fa4 <I2C_WaitOnTXEFlagUntilTimeout>
 8005d76:	4603      	mov	r3, r0
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	d00d      	beq.n	8005d98 <I2C_RequestMemoryRead+0x140>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d80:	2b04      	cmp	r3, #4
 8005d82:	d107      	bne.n	8005d94 <I2C_RequestMemoryRead+0x13c>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	681a      	ldr	r2, [r3, #0]
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005d92:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005d94:	2301      	movs	r3, #1
 8005d96:	e029      	b.n	8005dec <I2C_RequestMemoryRead+0x194>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	681a      	ldr	r2, [r3, #0]
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005da6:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005da8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005daa:	9300      	str	r3, [sp, #0]
 8005dac:	6a3b      	ldr	r3, [r7, #32]
 8005dae:	2200      	movs	r2, #0
 8005db0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005db4:	68f8      	ldr	r0, [r7, #12]
 8005db6:	f000 f81f 	bl	8005df8 <I2C_WaitOnFlagUntilTimeout>
 8005dba:	4603      	mov	r3, r0
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	d001      	beq.n	8005dc4 <I2C_RequestMemoryRead+0x16c>
  {
    return HAL_ERROR;
 8005dc0:	2301      	movs	r3, #1
 8005dc2:	e013      	b.n	8005dec <I2C_RequestMemoryRead+0x194>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8005dc4:	897b      	ldrh	r3, [r7, #10]
 8005dc6:	b2db      	uxtb	r3, r3
 8005dc8:	f043 0301 	orr.w	r3, r3, #1
 8005dcc:	b2da      	uxtb	r2, r3
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005dd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005dd6:	6a3a      	ldr	r2, [r7, #32]
 8005dd8:	4906      	ldr	r1, [pc, #24]	; (8005df4 <I2C_RequestMemoryRead+0x19c>)
 8005dda:	68f8      	ldr	r0, [r7, #12]
 8005ddc:	f000 f863 	bl	8005ea6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005de0:	4603      	mov	r3, r0
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d001      	beq.n	8005dea <I2C_RequestMemoryRead+0x192>
  {
    return HAL_ERROR;
 8005de6:	2301      	movs	r3, #1
 8005de8:	e000      	b.n	8005dec <I2C_RequestMemoryRead+0x194>
  }

  return HAL_OK;
 8005dea:	2300      	movs	r3, #0
}
 8005dec:	4618      	mov	r0, r3
 8005dee:	3718      	adds	r7, #24
 8005df0:	46bd      	mov	sp, r7
 8005df2:	bd80      	pop	{r7, pc}
 8005df4:	00010002 	.word	0x00010002

08005df8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005df8:	b580      	push	{r7, lr}
 8005dfa:	b084      	sub	sp, #16
 8005dfc:	af00      	add	r7, sp, #0
 8005dfe:	60f8      	str	r0, [r7, #12]
 8005e00:	60b9      	str	r1, [r7, #8]
 8005e02:	603b      	str	r3, [r7, #0]
 8005e04:	4613      	mov	r3, r2
 8005e06:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005e08:	e025      	b.n	8005e56 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005e0a:	683b      	ldr	r3, [r7, #0]
 8005e0c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005e10:	d021      	beq.n	8005e56 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005e12:	f7fd ff53 	bl	8003cbc <HAL_GetTick>
 8005e16:	4602      	mov	r2, r0
 8005e18:	69bb      	ldr	r3, [r7, #24]
 8005e1a:	1ad3      	subs	r3, r2, r3
 8005e1c:	683a      	ldr	r2, [r7, #0]
 8005e1e:	429a      	cmp	r2, r3
 8005e20:	d302      	bcc.n	8005e28 <I2C_WaitOnFlagUntilTimeout+0x30>
 8005e22:	683b      	ldr	r3, [r7, #0]
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	d116      	bne.n	8005e56 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	2200      	movs	r2, #0
 8005e2c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	2220      	movs	r2, #32
 8005e32:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	2200      	movs	r2, #0
 8005e3a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e42:	f043 0220 	orr.w	r2, r3, #32
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	2200      	movs	r2, #0
 8005e4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005e52:	2301      	movs	r3, #1
 8005e54:	e023      	b.n	8005e9e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005e56:	68bb      	ldr	r3, [r7, #8]
 8005e58:	0c1b      	lsrs	r3, r3, #16
 8005e5a:	b2db      	uxtb	r3, r3
 8005e5c:	2b01      	cmp	r3, #1
 8005e5e:	d10d      	bne.n	8005e7c <I2C_WaitOnFlagUntilTimeout+0x84>
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	695b      	ldr	r3, [r3, #20]
 8005e66:	43da      	mvns	r2, r3
 8005e68:	68bb      	ldr	r3, [r7, #8]
 8005e6a:	4013      	ands	r3, r2
 8005e6c:	b29b      	uxth	r3, r3
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	bf0c      	ite	eq
 8005e72:	2301      	moveq	r3, #1
 8005e74:	2300      	movne	r3, #0
 8005e76:	b2db      	uxtb	r3, r3
 8005e78:	461a      	mov	r2, r3
 8005e7a:	e00c      	b.n	8005e96 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	699b      	ldr	r3, [r3, #24]
 8005e82:	43da      	mvns	r2, r3
 8005e84:	68bb      	ldr	r3, [r7, #8]
 8005e86:	4013      	ands	r3, r2
 8005e88:	b29b      	uxth	r3, r3
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	bf0c      	ite	eq
 8005e8e:	2301      	moveq	r3, #1
 8005e90:	2300      	movne	r3, #0
 8005e92:	b2db      	uxtb	r3, r3
 8005e94:	461a      	mov	r2, r3
 8005e96:	79fb      	ldrb	r3, [r7, #7]
 8005e98:	429a      	cmp	r2, r3
 8005e9a:	d0b6      	beq.n	8005e0a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005e9c:	2300      	movs	r3, #0
}
 8005e9e:	4618      	mov	r0, r3
 8005ea0:	3710      	adds	r7, #16
 8005ea2:	46bd      	mov	sp, r7
 8005ea4:	bd80      	pop	{r7, pc}

08005ea6 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8005ea6:	b580      	push	{r7, lr}
 8005ea8:	b084      	sub	sp, #16
 8005eaa:	af00      	add	r7, sp, #0
 8005eac:	60f8      	str	r0, [r7, #12]
 8005eae:	60b9      	str	r1, [r7, #8]
 8005eb0:	607a      	str	r2, [r7, #4]
 8005eb2:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005eb4:	e051      	b.n	8005f5a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	695b      	ldr	r3, [r3, #20]
 8005ebc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005ec0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005ec4:	d123      	bne.n	8005f0e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	681a      	ldr	r2, [r3, #0]
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005ed4:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005ede:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	2200      	movs	r2, #0
 8005ee4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	2220      	movs	r2, #32
 8005eea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	2200      	movs	r2, #0
 8005ef2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005efa:	f043 0204 	orr.w	r2, r3, #4
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	2200      	movs	r2, #0
 8005f06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005f0a:	2301      	movs	r3, #1
 8005f0c:	e046      	b.n	8005f9c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005f14:	d021      	beq.n	8005f5a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005f16:	f7fd fed1 	bl	8003cbc <HAL_GetTick>
 8005f1a:	4602      	mov	r2, r0
 8005f1c:	683b      	ldr	r3, [r7, #0]
 8005f1e:	1ad3      	subs	r3, r2, r3
 8005f20:	687a      	ldr	r2, [r7, #4]
 8005f22:	429a      	cmp	r2, r3
 8005f24:	d302      	bcc.n	8005f2c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d116      	bne.n	8005f5a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	2200      	movs	r2, #0
 8005f30:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	2220      	movs	r2, #32
 8005f36:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	2200      	movs	r2, #0
 8005f3e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f46:	f043 0220 	orr.w	r2, r3, #32
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	2200      	movs	r2, #0
 8005f52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005f56:	2301      	movs	r3, #1
 8005f58:	e020      	b.n	8005f9c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005f5a:	68bb      	ldr	r3, [r7, #8]
 8005f5c:	0c1b      	lsrs	r3, r3, #16
 8005f5e:	b2db      	uxtb	r3, r3
 8005f60:	2b01      	cmp	r3, #1
 8005f62:	d10c      	bne.n	8005f7e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	695b      	ldr	r3, [r3, #20]
 8005f6a:	43da      	mvns	r2, r3
 8005f6c:	68bb      	ldr	r3, [r7, #8]
 8005f6e:	4013      	ands	r3, r2
 8005f70:	b29b      	uxth	r3, r3
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	bf14      	ite	ne
 8005f76:	2301      	movne	r3, #1
 8005f78:	2300      	moveq	r3, #0
 8005f7a:	b2db      	uxtb	r3, r3
 8005f7c:	e00b      	b.n	8005f96 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	699b      	ldr	r3, [r3, #24]
 8005f84:	43da      	mvns	r2, r3
 8005f86:	68bb      	ldr	r3, [r7, #8]
 8005f88:	4013      	ands	r3, r2
 8005f8a:	b29b      	uxth	r3, r3
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	bf14      	ite	ne
 8005f90:	2301      	movne	r3, #1
 8005f92:	2300      	moveq	r3, #0
 8005f94:	b2db      	uxtb	r3, r3
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d18d      	bne.n	8005eb6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8005f9a:	2300      	movs	r3, #0
}
 8005f9c:	4618      	mov	r0, r3
 8005f9e:	3710      	adds	r7, #16
 8005fa0:	46bd      	mov	sp, r7
 8005fa2:	bd80      	pop	{r7, pc}

08005fa4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005fa4:	b580      	push	{r7, lr}
 8005fa6:	b084      	sub	sp, #16
 8005fa8:	af00      	add	r7, sp, #0
 8005faa:	60f8      	str	r0, [r7, #12]
 8005fac:	60b9      	str	r1, [r7, #8]
 8005fae:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005fb0:	e02d      	b.n	800600e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005fb2:	68f8      	ldr	r0, [r7, #12]
 8005fb4:	f000 f8ce 	bl	8006154 <I2C_IsAcknowledgeFailed>
 8005fb8:	4603      	mov	r3, r0
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	d001      	beq.n	8005fc2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005fbe:	2301      	movs	r3, #1
 8005fc0:	e02d      	b.n	800601e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005fc2:	68bb      	ldr	r3, [r7, #8]
 8005fc4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005fc8:	d021      	beq.n	800600e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005fca:	f7fd fe77 	bl	8003cbc <HAL_GetTick>
 8005fce:	4602      	mov	r2, r0
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	1ad3      	subs	r3, r2, r3
 8005fd4:	68ba      	ldr	r2, [r7, #8]
 8005fd6:	429a      	cmp	r2, r3
 8005fd8:	d302      	bcc.n	8005fe0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005fda:	68bb      	ldr	r3, [r7, #8]
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	d116      	bne.n	800600e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	2200      	movs	r2, #0
 8005fe4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	2220      	movs	r2, #32
 8005fea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	2200      	movs	r2, #0
 8005ff2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ffa:	f043 0220 	orr.w	r2, r3, #32
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	2200      	movs	r2, #0
 8006006:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800600a:	2301      	movs	r3, #1
 800600c:	e007      	b.n	800601e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	695b      	ldr	r3, [r3, #20]
 8006014:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006018:	2b80      	cmp	r3, #128	; 0x80
 800601a:	d1ca      	bne.n	8005fb2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800601c:	2300      	movs	r3, #0
}
 800601e:	4618      	mov	r0, r3
 8006020:	3710      	adds	r7, #16
 8006022:	46bd      	mov	sp, r7
 8006024:	bd80      	pop	{r7, pc}

08006026 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006026:	b580      	push	{r7, lr}
 8006028:	b084      	sub	sp, #16
 800602a:	af00      	add	r7, sp, #0
 800602c:	60f8      	str	r0, [r7, #12]
 800602e:	60b9      	str	r1, [r7, #8]
 8006030:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006032:	e02d      	b.n	8006090 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006034:	68f8      	ldr	r0, [r7, #12]
 8006036:	f000 f88d 	bl	8006154 <I2C_IsAcknowledgeFailed>
 800603a:	4603      	mov	r3, r0
 800603c:	2b00      	cmp	r3, #0
 800603e:	d001      	beq.n	8006044 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006040:	2301      	movs	r3, #1
 8006042:	e02d      	b.n	80060a0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006044:	68bb      	ldr	r3, [r7, #8]
 8006046:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800604a:	d021      	beq.n	8006090 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800604c:	f7fd fe36 	bl	8003cbc <HAL_GetTick>
 8006050:	4602      	mov	r2, r0
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	1ad3      	subs	r3, r2, r3
 8006056:	68ba      	ldr	r2, [r7, #8]
 8006058:	429a      	cmp	r2, r3
 800605a:	d302      	bcc.n	8006062 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800605c:	68bb      	ldr	r3, [r7, #8]
 800605e:	2b00      	cmp	r3, #0
 8006060:	d116      	bne.n	8006090 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	2200      	movs	r2, #0
 8006066:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	2220      	movs	r2, #32
 800606c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	2200      	movs	r2, #0
 8006074:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800607c:	f043 0220 	orr.w	r2, r3, #32
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	2200      	movs	r2, #0
 8006088:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800608c:	2301      	movs	r3, #1
 800608e:	e007      	b.n	80060a0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	695b      	ldr	r3, [r3, #20]
 8006096:	f003 0304 	and.w	r3, r3, #4
 800609a:	2b04      	cmp	r3, #4
 800609c:	d1ca      	bne.n	8006034 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800609e:	2300      	movs	r3, #0
}
 80060a0:	4618      	mov	r0, r3
 80060a2:	3710      	adds	r7, #16
 80060a4:	46bd      	mov	sp, r7
 80060a6:	bd80      	pop	{r7, pc}

080060a8 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80060a8:	b580      	push	{r7, lr}
 80060aa:	b084      	sub	sp, #16
 80060ac:	af00      	add	r7, sp, #0
 80060ae:	60f8      	str	r0, [r7, #12]
 80060b0:	60b9      	str	r1, [r7, #8]
 80060b2:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80060b4:	e042      	b.n	800613c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	695b      	ldr	r3, [r3, #20]
 80060bc:	f003 0310 	and.w	r3, r3, #16
 80060c0:	2b10      	cmp	r3, #16
 80060c2:	d119      	bne.n	80060f8 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	f06f 0210 	mvn.w	r2, #16
 80060cc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	2200      	movs	r2, #0
 80060d2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	2220      	movs	r2, #32
 80060d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	2200      	movs	r2, #0
 80060e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	2200      	movs	r2, #0
 80060f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80060f4:	2301      	movs	r3, #1
 80060f6:	e029      	b.n	800614c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80060f8:	f7fd fde0 	bl	8003cbc <HAL_GetTick>
 80060fc:	4602      	mov	r2, r0
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	1ad3      	subs	r3, r2, r3
 8006102:	68ba      	ldr	r2, [r7, #8]
 8006104:	429a      	cmp	r2, r3
 8006106:	d302      	bcc.n	800610e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8006108:	68bb      	ldr	r3, [r7, #8]
 800610a:	2b00      	cmp	r3, #0
 800610c:	d116      	bne.n	800613c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	2200      	movs	r2, #0
 8006112:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	2220      	movs	r2, #32
 8006118:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	2200      	movs	r2, #0
 8006120:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006128:	f043 0220 	orr.w	r2, r3, #32
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	2200      	movs	r2, #0
 8006134:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8006138:	2301      	movs	r3, #1
 800613a:	e007      	b.n	800614c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	695b      	ldr	r3, [r3, #20]
 8006142:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006146:	2b40      	cmp	r3, #64	; 0x40
 8006148:	d1b5      	bne.n	80060b6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800614a:	2300      	movs	r3, #0
}
 800614c:	4618      	mov	r0, r3
 800614e:	3710      	adds	r7, #16
 8006150:	46bd      	mov	sp, r7
 8006152:	bd80      	pop	{r7, pc}

08006154 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8006154:	b480      	push	{r7}
 8006156:	b083      	sub	sp, #12
 8006158:	af00      	add	r7, sp, #0
 800615a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	695b      	ldr	r3, [r3, #20]
 8006162:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006166:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800616a:	d11b      	bne.n	80061a4 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006174:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	2200      	movs	r2, #0
 800617a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	2220      	movs	r2, #32
 8006180:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	2200      	movs	r2, #0
 8006188:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006190:	f043 0204 	orr.w	r2, r3, #4
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	2200      	movs	r2, #0
 800619c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80061a0:	2301      	movs	r3, #1
 80061a2:	e000      	b.n	80061a6 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80061a4:	2300      	movs	r3, #0
}
 80061a6:	4618      	mov	r0, r3
 80061a8:	370c      	adds	r7, #12
 80061aa:	46bd      	mov	sp, r7
 80061ac:	bc80      	pop	{r7}
 80061ae:	4770      	bx	lr

080061b0 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 80061b0:	b580      	push	{r7, lr}
 80061b2:	b084      	sub	sp, #16
 80061b4:	af00      	add	r7, sp, #0
 80061b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d101      	bne.n	80061c2 <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 80061be:	2301      	movs	r3, #1
 80061c0:	e02b      	b.n	800621a <HAL_IWDG_Init+0x6a>
  assert_param(IS_IWDG_ALL_INSTANCE(hiwdg->Instance));
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));

  /* Enable IWDG. LSI is turned on automaticaly */
  __HAL_IWDG_START(hiwdg);
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	f64c 42cc 	movw	r2, #52428	; 0xcccc
 80061ca:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR and IWDG_RLR registers by writing 0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	f245 5255 	movw	r2, #21845	; 0x5555
 80061d4:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	687a      	ldr	r2, [r7, #4]
 80061dc:	6852      	ldr	r2, [r2, #4]
 80061de:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	687a      	ldr	r2, [r7, #4]
 80061e6:	6892      	ldr	r2, [r2, #8]
 80061e8:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 80061ea:	f7fd fd67 	bl	8003cbc <HAL_GetTick>
 80061ee:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while (hiwdg->Instance->SR != RESET)
 80061f0:	e008      	b.n	8006204 <HAL_IWDG_Init+0x54>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 80061f2:	f7fd fd63 	bl	8003cbc <HAL_GetTick>
 80061f6:	4602      	mov	r2, r0
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	1ad3      	subs	r3, r2, r3
 80061fc:	2b30      	cmp	r3, #48	; 0x30
 80061fe:	d901      	bls.n	8006204 <HAL_IWDG_Init+0x54>
    {
      return HAL_TIMEOUT;
 8006200:	2303      	movs	r3, #3
 8006202:	e00a      	b.n	800621a <HAL_IWDG_Init+0x6a>
  while (hiwdg->Instance->SR != RESET)
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	68db      	ldr	r3, [r3, #12]
 800620a:	2b00      	cmp	r3, #0
 800620c:	d1f1      	bne.n	80061f2 <HAL_IWDG_Init+0x42>
    }
  }

  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8006216:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8006218:	2300      	movs	r3, #0
}
 800621a:	4618      	mov	r0, r3
 800621c:	3710      	adds	r7, #16
 800621e:	46bd      	mov	sp, r7
 8006220:	bd80      	pop	{r7, pc}
	...

08006224 <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 128 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8006224:	b480      	push	{r7}
 8006226:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 8006228:	4b03      	ldr	r3, [pc, #12]	; (8006238 <HAL_PWR_EnableBkUpAccess+0x14>)
 800622a:	2201      	movs	r2, #1
 800622c:	601a      	str	r2, [r3, #0]
}
 800622e:	bf00      	nop
 8006230:	46bd      	mov	sp, r7
 8006232:	bc80      	pop	{r7}
 8006234:	4770      	bx	lr
 8006236:	bf00      	nop
 8006238:	420e0020 	.word	0x420e0020

0800623c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800623c:	b580      	push	{r7, lr}
 800623e:	b086      	sub	sp, #24
 8006240:	af00      	add	r7, sp, #0
 8006242:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	2b00      	cmp	r3, #0
 8006248:	d101      	bne.n	800624e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800624a:	2301      	movs	r3, #1
 800624c:	e272      	b.n	8006734 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	f003 0301 	and.w	r3, r3, #1
 8006256:	2b00      	cmp	r3, #0
 8006258:	f000 8087 	beq.w	800636a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800625c:	4b92      	ldr	r3, [pc, #584]	; (80064a8 <HAL_RCC_OscConfig+0x26c>)
 800625e:	685b      	ldr	r3, [r3, #4]
 8006260:	f003 030c 	and.w	r3, r3, #12
 8006264:	2b04      	cmp	r3, #4
 8006266:	d00c      	beq.n	8006282 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8006268:	4b8f      	ldr	r3, [pc, #572]	; (80064a8 <HAL_RCC_OscConfig+0x26c>)
 800626a:	685b      	ldr	r3, [r3, #4]
 800626c:	f003 030c 	and.w	r3, r3, #12
 8006270:	2b08      	cmp	r3, #8
 8006272:	d112      	bne.n	800629a <HAL_RCC_OscConfig+0x5e>
 8006274:	4b8c      	ldr	r3, [pc, #560]	; (80064a8 <HAL_RCC_OscConfig+0x26c>)
 8006276:	685b      	ldr	r3, [r3, #4]
 8006278:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800627c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006280:	d10b      	bne.n	800629a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006282:	4b89      	ldr	r3, [pc, #548]	; (80064a8 <HAL_RCC_OscConfig+0x26c>)
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800628a:	2b00      	cmp	r3, #0
 800628c:	d06c      	beq.n	8006368 <HAL_RCC_OscConfig+0x12c>
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	685b      	ldr	r3, [r3, #4]
 8006292:	2b00      	cmp	r3, #0
 8006294:	d168      	bne.n	8006368 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8006296:	2301      	movs	r3, #1
 8006298:	e24c      	b.n	8006734 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	685b      	ldr	r3, [r3, #4]
 800629e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80062a2:	d106      	bne.n	80062b2 <HAL_RCC_OscConfig+0x76>
 80062a4:	4b80      	ldr	r3, [pc, #512]	; (80064a8 <HAL_RCC_OscConfig+0x26c>)
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	4a7f      	ldr	r2, [pc, #508]	; (80064a8 <HAL_RCC_OscConfig+0x26c>)
 80062aa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80062ae:	6013      	str	r3, [r2, #0]
 80062b0:	e02e      	b.n	8006310 <HAL_RCC_OscConfig+0xd4>
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	685b      	ldr	r3, [r3, #4]
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d10c      	bne.n	80062d4 <HAL_RCC_OscConfig+0x98>
 80062ba:	4b7b      	ldr	r3, [pc, #492]	; (80064a8 <HAL_RCC_OscConfig+0x26c>)
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	4a7a      	ldr	r2, [pc, #488]	; (80064a8 <HAL_RCC_OscConfig+0x26c>)
 80062c0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80062c4:	6013      	str	r3, [r2, #0]
 80062c6:	4b78      	ldr	r3, [pc, #480]	; (80064a8 <HAL_RCC_OscConfig+0x26c>)
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	4a77      	ldr	r2, [pc, #476]	; (80064a8 <HAL_RCC_OscConfig+0x26c>)
 80062cc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80062d0:	6013      	str	r3, [r2, #0]
 80062d2:	e01d      	b.n	8006310 <HAL_RCC_OscConfig+0xd4>
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	685b      	ldr	r3, [r3, #4]
 80062d8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80062dc:	d10c      	bne.n	80062f8 <HAL_RCC_OscConfig+0xbc>
 80062de:	4b72      	ldr	r3, [pc, #456]	; (80064a8 <HAL_RCC_OscConfig+0x26c>)
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	4a71      	ldr	r2, [pc, #452]	; (80064a8 <HAL_RCC_OscConfig+0x26c>)
 80062e4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80062e8:	6013      	str	r3, [r2, #0]
 80062ea:	4b6f      	ldr	r3, [pc, #444]	; (80064a8 <HAL_RCC_OscConfig+0x26c>)
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	4a6e      	ldr	r2, [pc, #440]	; (80064a8 <HAL_RCC_OscConfig+0x26c>)
 80062f0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80062f4:	6013      	str	r3, [r2, #0]
 80062f6:	e00b      	b.n	8006310 <HAL_RCC_OscConfig+0xd4>
 80062f8:	4b6b      	ldr	r3, [pc, #428]	; (80064a8 <HAL_RCC_OscConfig+0x26c>)
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	4a6a      	ldr	r2, [pc, #424]	; (80064a8 <HAL_RCC_OscConfig+0x26c>)
 80062fe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006302:	6013      	str	r3, [r2, #0]
 8006304:	4b68      	ldr	r3, [pc, #416]	; (80064a8 <HAL_RCC_OscConfig+0x26c>)
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	4a67      	ldr	r2, [pc, #412]	; (80064a8 <HAL_RCC_OscConfig+0x26c>)
 800630a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800630e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	685b      	ldr	r3, [r3, #4]
 8006314:	2b00      	cmp	r3, #0
 8006316:	d013      	beq.n	8006340 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006318:	f7fd fcd0 	bl	8003cbc <HAL_GetTick>
 800631c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800631e:	e008      	b.n	8006332 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006320:	f7fd fccc 	bl	8003cbc <HAL_GetTick>
 8006324:	4602      	mov	r2, r0
 8006326:	693b      	ldr	r3, [r7, #16]
 8006328:	1ad3      	subs	r3, r2, r3
 800632a:	2b64      	cmp	r3, #100	; 0x64
 800632c:	d901      	bls.n	8006332 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800632e:	2303      	movs	r3, #3
 8006330:	e200      	b.n	8006734 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006332:	4b5d      	ldr	r3, [pc, #372]	; (80064a8 <HAL_RCC_OscConfig+0x26c>)
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800633a:	2b00      	cmp	r3, #0
 800633c:	d0f0      	beq.n	8006320 <HAL_RCC_OscConfig+0xe4>
 800633e:	e014      	b.n	800636a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006340:	f7fd fcbc 	bl	8003cbc <HAL_GetTick>
 8006344:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006346:	e008      	b.n	800635a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006348:	f7fd fcb8 	bl	8003cbc <HAL_GetTick>
 800634c:	4602      	mov	r2, r0
 800634e:	693b      	ldr	r3, [r7, #16]
 8006350:	1ad3      	subs	r3, r2, r3
 8006352:	2b64      	cmp	r3, #100	; 0x64
 8006354:	d901      	bls.n	800635a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8006356:	2303      	movs	r3, #3
 8006358:	e1ec      	b.n	8006734 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800635a:	4b53      	ldr	r3, [pc, #332]	; (80064a8 <HAL_RCC_OscConfig+0x26c>)
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006362:	2b00      	cmp	r3, #0
 8006364:	d1f0      	bne.n	8006348 <HAL_RCC_OscConfig+0x10c>
 8006366:	e000      	b.n	800636a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006368:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	f003 0302 	and.w	r3, r3, #2
 8006372:	2b00      	cmp	r3, #0
 8006374:	d063      	beq.n	800643e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8006376:	4b4c      	ldr	r3, [pc, #304]	; (80064a8 <HAL_RCC_OscConfig+0x26c>)
 8006378:	685b      	ldr	r3, [r3, #4]
 800637a:	f003 030c 	and.w	r3, r3, #12
 800637e:	2b00      	cmp	r3, #0
 8006380:	d00b      	beq.n	800639a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8006382:	4b49      	ldr	r3, [pc, #292]	; (80064a8 <HAL_RCC_OscConfig+0x26c>)
 8006384:	685b      	ldr	r3, [r3, #4]
 8006386:	f003 030c 	and.w	r3, r3, #12
 800638a:	2b08      	cmp	r3, #8
 800638c:	d11c      	bne.n	80063c8 <HAL_RCC_OscConfig+0x18c>
 800638e:	4b46      	ldr	r3, [pc, #280]	; (80064a8 <HAL_RCC_OscConfig+0x26c>)
 8006390:	685b      	ldr	r3, [r3, #4]
 8006392:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006396:	2b00      	cmp	r3, #0
 8006398:	d116      	bne.n	80063c8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800639a:	4b43      	ldr	r3, [pc, #268]	; (80064a8 <HAL_RCC_OscConfig+0x26c>)
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	f003 0302 	and.w	r3, r3, #2
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	d005      	beq.n	80063b2 <HAL_RCC_OscConfig+0x176>
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	691b      	ldr	r3, [r3, #16]
 80063aa:	2b01      	cmp	r3, #1
 80063ac:	d001      	beq.n	80063b2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80063ae:	2301      	movs	r3, #1
 80063b0:	e1c0      	b.n	8006734 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80063b2:	4b3d      	ldr	r3, [pc, #244]	; (80064a8 <HAL_RCC_OscConfig+0x26c>)
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	695b      	ldr	r3, [r3, #20]
 80063be:	00db      	lsls	r3, r3, #3
 80063c0:	4939      	ldr	r1, [pc, #228]	; (80064a8 <HAL_RCC_OscConfig+0x26c>)
 80063c2:	4313      	orrs	r3, r2
 80063c4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80063c6:	e03a      	b.n	800643e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	691b      	ldr	r3, [r3, #16]
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d020      	beq.n	8006412 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80063d0:	4b36      	ldr	r3, [pc, #216]	; (80064ac <HAL_RCC_OscConfig+0x270>)
 80063d2:	2201      	movs	r2, #1
 80063d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80063d6:	f7fd fc71 	bl	8003cbc <HAL_GetTick>
 80063da:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80063dc:	e008      	b.n	80063f0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80063de:	f7fd fc6d 	bl	8003cbc <HAL_GetTick>
 80063e2:	4602      	mov	r2, r0
 80063e4:	693b      	ldr	r3, [r7, #16]
 80063e6:	1ad3      	subs	r3, r2, r3
 80063e8:	2b02      	cmp	r3, #2
 80063ea:	d901      	bls.n	80063f0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80063ec:	2303      	movs	r3, #3
 80063ee:	e1a1      	b.n	8006734 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80063f0:	4b2d      	ldr	r3, [pc, #180]	; (80064a8 <HAL_RCC_OscConfig+0x26c>)
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	f003 0302 	and.w	r3, r3, #2
 80063f8:	2b00      	cmp	r3, #0
 80063fa:	d0f0      	beq.n	80063de <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80063fc:	4b2a      	ldr	r3, [pc, #168]	; (80064a8 <HAL_RCC_OscConfig+0x26c>)
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	695b      	ldr	r3, [r3, #20]
 8006408:	00db      	lsls	r3, r3, #3
 800640a:	4927      	ldr	r1, [pc, #156]	; (80064a8 <HAL_RCC_OscConfig+0x26c>)
 800640c:	4313      	orrs	r3, r2
 800640e:	600b      	str	r3, [r1, #0]
 8006410:	e015      	b.n	800643e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006412:	4b26      	ldr	r3, [pc, #152]	; (80064ac <HAL_RCC_OscConfig+0x270>)
 8006414:	2200      	movs	r2, #0
 8006416:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006418:	f7fd fc50 	bl	8003cbc <HAL_GetTick>
 800641c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800641e:	e008      	b.n	8006432 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006420:	f7fd fc4c 	bl	8003cbc <HAL_GetTick>
 8006424:	4602      	mov	r2, r0
 8006426:	693b      	ldr	r3, [r7, #16]
 8006428:	1ad3      	subs	r3, r2, r3
 800642a:	2b02      	cmp	r3, #2
 800642c:	d901      	bls.n	8006432 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800642e:	2303      	movs	r3, #3
 8006430:	e180      	b.n	8006734 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006432:	4b1d      	ldr	r3, [pc, #116]	; (80064a8 <HAL_RCC_OscConfig+0x26c>)
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	f003 0302 	and.w	r3, r3, #2
 800643a:	2b00      	cmp	r3, #0
 800643c:	d1f0      	bne.n	8006420 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	f003 0308 	and.w	r3, r3, #8
 8006446:	2b00      	cmp	r3, #0
 8006448:	d03a      	beq.n	80064c0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	699b      	ldr	r3, [r3, #24]
 800644e:	2b00      	cmp	r3, #0
 8006450:	d019      	beq.n	8006486 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006452:	4b17      	ldr	r3, [pc, #92]	; (80064b0 <HAL_RCC_OscConfig+0x274>)
 8006454:	2201      	movs	r2, #1
 8006456:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006458:	f7fd fc30 	bl	8003cbc <HAL_GetTick>
 800645c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800645e:	e008      	b.n	8006472 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006460:	f7fd fc2c 	bl	8003cbc <HAL_GetTick>
 8006464:	4602      	mov	r2, r0
 8006466:	693b      	ldr	r3, [r7, #16]
 8006468:	1ad3      	subs	r3, r2, r3
 800646a:	2b02      	cmp	r3, #2
 800646c:	d901      	bls.n	8006472 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800646e:	2303      	movs	r3, #3
 8006470:	e160      	b.n	8006734 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006472:	4b0d      	ldr	r3, [pc, #52]	; (80064a8 <HAL_RCC_OscConfig+0x26c>)
 8006474:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006476:	f003 0302 	and.w	r3, r3, #2
 800647a:	2b00      	cmp	r3, #0
 800647c:	d0f0      	beq.n	8006460 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800647e:	2001      	movs	r0, #1
 8006480:	f000 fad8 	bl	8006a34 <RCC_Delay>
 8006484:	e01c      	b.n	80064c0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006486:	4b0a      	ldr	r3, [pc, #40]	; (80064b0 <HAL_RCC_OscConfig+0x274>)
 8006488:	2200      	movs	r2, #0
 800648a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800648c:	f7fd fc16 	bl	8003cbc <HAL_GetTick>
 8006490:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006492:	e00f      	b.n	80064b4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006494:	f7fd fc12 	bl	8003cbc <HAL_GetTick>
 8006498:	4602      	mov	r2, r0
 800649a:	693b      	ldr	r3, [r7, #16]
 800649c:	1ad3      	subs	r3, r2, r3
 800649e:	2b02      	cmp	r3, #2
 80064a0:	d908      	bls.n	80064b4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80064a2:	2303      	movs	r3, #3
 80064a4:	e146      	b.n	8006734 <HAL_RCC_OscConfig+0x4f8>
 80064a6:	bf00      	nop
 80064a8:	40021000 	.word	0x40021000
 80064ac:	42420000 	.word	0x42420000
 80064b0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80064b4:	4b92      	ldr	r3, [pc, #584]	; (8006700 <HAL_RCC_OscConfig+0x4c4>)
 80064b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064b8:	f003 0302 	and.w	r3, r3, #2
 80064bc:	2b00      	cmp	r3, #0
 80064be:	d1e9      	bne.n	8006494 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	f003 0304 	and.w	r3, r3, #4
 80064c8:	2b00      	cmp	r3, #0
 80064ca:	f000 80a6 	beq.w	800661a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80064ce:	2300      	movs	r3, #0
 80064d0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80064d2:	4b8b      	ldr	r3, [pc, #556]	; (8006700 <HAL_RCC_OscConfig+0x4c4>)
 80064d4:	69db      	ldr	r3, [r3, #28]
 80064d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d10d      	bne.n	80064fa <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80064de:	4b88      	ldr	r3, [pc, #544]	; (8006700 <HAL_RCC_OscConfig+0x4c4>)
 80064e0:	69db      	ldr	r3, [r3, #28]
 80064e2:	4a87      	ldr	r2, [pc, #540]	; (8006700 <HAL_RCC_OscConfig+0x4c4>)
 80064e4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80064e8:	61d3      	str	r3, [r2, #28]
 80064ea:	4b85      	ldr	r3, [pc, #532]	; (8006700 <HAL_RCC_OscConfig+0x4c4>)
 80064ec:	69db      	ldr	r3, [r3, #28]
 80064ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80064f2:	60bb      	str	r3, [r7, #8]
 80064f4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80064f6:	2301      	movs	r3, #1
 80064f8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80064fa:	4b82      	ldr	r3, [pc, #520]	; (8006704 <HAL_RCC_OscConfig+0x4c8>)
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006502:	2b00      	cmp	r3, #0
 8006504:	d118      	bne.n	8006538 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006506:	4b7f      	ldr	r3, [pc, #508]	; (8006704 <HAL_RCC_OscConfig+0x4c8>)
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	4a7e      	ldr	r2, [pc, #504]	; (8006704 <HAL_RCC_OscConfig+0x4c8>)
 800650c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006510:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006512:	f7fd fbd3 	bl	8003cbc <HAL_GetTick>
 8006516:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006518:	e008      	b.n	800652c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800651a:	f7fd fbcf 	bl	8003cbc <HAL_GetTick>
 800651e:	4602      	mov	r2, r0
 8006520:	693b      	ldr	r3, [r7, #16]
 8006522:	1ad3      	subs	r3, r2, r3
 8006524:	2b64      	cmp	r3, #100	; 0x64
 8006526:	d901      	bls.n	800652c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8006528:	2303      	movs	r3, #3
 800652a:	e103      	b.n	8006734 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800652c:	4b75      	ldr	r3, [pc, #468]	; (8006704 <HAL_RCC_OscConfig+0x4c8>)
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006534:	2b00      	cmp	r3, #0
 8006536:	d0f0      	beq.n	800651a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	68db      	ldr	r3, [r3, #12]
 800653c:	2b01      	cmp	r3, #1
 800653e:	d106      	bne.n	800654e <HAL_RCC_OscConfig+0x312>
 8006540:	4b6f      	ldr	r3, [pc, #444]	; (8006700 <HAL_RCC_OscConfig+0x4c4>)
 8006542:	6a1b      	ldr	r3, [r3, #32]
 8006544:	4a6e      	ldr	r2, [pc, #440]	; (8006700 <HAL_RCC_OscConfig+0x4c4>)
 8006546:	f043 0301 	orr.w	r3, r3, #1
 800654a:	6213      	str	r3, [r2, #32]
 800654c:	e02d      	b.n	80065aa <HAL_RCC_OscConfig+0x36e>
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	68db      	ldr	r3, [r3, #12]
 8006552:	2b00      	cmp	r3, #0
 8006554:	d10c      	bne.n	8006570 <HAL_RCC_OscConfig+0x334>
 8006556:	4b6a      	ldr	r3, [pc, #424]	; (8006700 <HAL_RCC_OscConfig+0x4c4>)
 8006558:	6a1b      	ldr	r3, [r3, #32]
 800655a:	4a69      	ldr	r2, [pc, #420]	; (8006700 <HAL_RCC_OscConfig+0x4c4>)
 800655c:	f023 0301 	bic.w	r3, r3, #1
 8006560:	6213      	str	r3, [r2, #32]
 8006562:	4b67      	ldr	r3, [pc, #412]	; (8006700 <HAL_RCC_OscConfig+0x4c4>)
 8006564:	6a1b      	ldr	r3, [r3, #32]
 8006566:	4a66      	ldr	r2, [pc, #408]	; (8006700 <HAL_RCC_OscConfig+0x4c4>)
 8006568:	f023 0304 	bic.w	r3, r3, #4
 800656c:	6213      	str	r3, [r2, #32]
 800656e:	e01c      	b.n	80065aa <HAL_RCC_OscConfig+0x36e>
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	68db      	ldr	r3, [r3, #12]
 8006574:	2b05      	cmp	r3, #5
 8006576:	d10c      	bne.n	8006592 <HAL_RCC_OscConfig+0x356>
 8006578:	4b61      	ldr	r3, [pc, #388]	; (8006700 <HAL_RCC_OscConfig+0x4c4>)
 800657a:	6a1b      	ldr	r3, [r3, #32]
 800657c:	4a60      	ldr	r2, [pc, #384]	; (8006700 <HAL_RCC_OscConfig+0x4c4>)
 800657e:	f043 0304 	orr.w	r3, r3, #4
 8006582:	6213      	str	r3, [r2, #32]
 8006584:	4b5e      	ldr	r3, [pc, #376]	; (8006700 <HAL_RCC_OscConfig+0x4c4>)
 8006586:	6a1b      	ldr	r3, [r3, #32]
 8006588:	4a5d      	ldr	r2, [pc, #372]	; (8006700 <HAL_RCC_OscConfig+0x4c4>)
 800658a:	f043 0301 	orr.w	r3, r3, #1
 800658e:	6213      	str	r3, [r2, #32]
 8006590:	e00b      	b.n	80065aa <HAL_RCC_OscConfig+0x36e>
 8006592:	4b5b      	ldr	r3, [pc, #364]	; (8006700 <HAL_RCC_OscConfig+0x4c4>)
 8006594:	6a1b      	ldr	r3, [r3, #32]
 8006596:	4a5a      	ldr	r2, [pc, #360]	; (8006700 <HAL_RCC_OscConfig+0x4c4>)
 8006598:	f023 0301 	bic.w	r3, r3, #1
 800659c:	6213      	str	r3, [r2, #32]
 800659e:	4b58      	ldr	r3, [pc, #352]	; (8006700 <HAL_RCC_OscConfig+0x4c4>)
 80065a0:	6a1b      	ldr	r3, [r3, #32]
 80065a2:	4a57      	ldr	r2, [pc, #348]	; (8006700 <HAL_RCC_OscConfig+0x4c4>)
 80065a4:	f023 0304 	bic.w	r3, r3, #4
 80065a8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	68db      	ldr	r3, [r3, #12]
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d015      	beq.n	80065de <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80065b2:	f7fd fb83 	bl	8003cbc <HAL_GetTick>
 80065b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80065b8:	e00a      	b.n	80065d0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80065ba:	f7fd fb7f 	bl	8003cbc <HAL_GetTick>
 80065be:	4602      	mov	r2, r0
 80065c0:	693b      	ldr	r3, [r7, #16]
 80065c2:	1ad3      	subs	r3, r2, r3
 80065c4:	f241 3288 	movw	r2, #5000	; 0x1388
 80065c8:	4293      	cmp	r3, r2
 80065ca:	d901      	bls.n	80065d0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80065cc:	2303      	movs	r3, #3
 80065ce:	e0b1      	b.n	8006734 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80065d0:	4b4b      	ldr	r3, [pc, #300]	; (8006700 <HAL_RCC_OscConfig+0x4c4>)
 80065d2:	6a1b      	ldr	r3, [r3, #32]
 80065d4:	f003 0302 	and.w	r3, r3, #2
 80065d8:	2b00      	cmp	r3, #0
 80065da:	d0ee      	beq.n	80065ba <HAL_RCC_OscConfig+0x37e>
 80065dc:	e014      	b.n	8006608 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80065de:	f7fd fb6d 	bl	8003cbc <HAL_GetTick>
 80065e2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80065e4:	e00a      	b.n	80065fc <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80065e6:	f7fd fb69 	bl	8003cbc <HAL_GetTick>
 80065ea:	4602      	mov	r2, r0
 80065ec:	693b      	ldr	r3, [r7, #16]
 80065ee:	1ad3      	subs	r3, r2, r3
 80065f0:	f241 3288 	movw	r2, #5000	; 0x1388
 80065f4:	4293      	cmp	r3, r2
 80065f6:	d901      	bls.n	80065fc <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80065f8:	2303      	movs	r3, #3
 80065fa:	e09b      	b.n	8006734 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80065fc:	4b40      	ldr	r3, [pc, #256]	; (8006700 <HAL_RCC_OscConfig+0x4c4>)
 80065fe:	6a1b      	ldr	r3, [r3, #32]
 8006600:	f003 0302 	and.w	r3, r3, #2
 8006604:	2b00      	cmp	r3, #0
 8006606:	d1ee      	bne.n	80065e6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8006608:	7dfb      	ldrb	r3, [r7, #23]
 800660a:	2b01      	cmp	r3, #1
 800660c:	d105      	bne.n	800661a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800660e:	4b3c      	ldr	r3, [pc, #240]	; (8006700 <HAL_RCC_OscConfig+0x4c4>)
 8006610:	69db      	ldr	r3, [r3, #28]
 8006612:	4a3b      	ldr	r2, [pc, #236]	; (8006700 <HAL_RCC_OscConfig+0x4c4>)
 8006614:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006618:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	69db      	ldr	r3, [r3, #28]
 800661e:	2b00      	cmp	r3, #0
 8006620:	f000 8087 	beq.w	8006732 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006624:	4b36      	ldr	r3, [pc, #216]	; (8006700 <HAL_RCC_OscConfig+0x4c4>)
 8006626:	685b      	ldr	r3, [r3, #4]
 8006628:	f003 030c 	and.w	r3, r3, #12
 800662c:	2b08      	cmp	r3, #8
 800662e:	d061      	beq.n	80066f4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	69db      	ldr	r3, [r3, #28]
 8006634:	2b02      	cmp	r3, #2
 8006636:	d146      	bne.n	80066c6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006638:	4b33      	ldr	r3, [pc, #204]	; (8006708 <HAL_RCC_OscConfig+0x4cc>)
 800663a:	2200      	movs	r2, #0
 800663c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800663e:	f7fd fb3d 	bl	8003cbc <HAL_GetTick>
 8006642:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006644:	e008      	b.n	8006658 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006646:	f7fd fb39 	bl	8003cbc <HAL_GetTick>
 800664a:	4602      	mov	r2, r0
 800664c:	693b      	ldr	r3, [r7, #16]
 800664e:	1ad3      	subs	r3, r2, r3
 8006650:	2b02      	cmp	r3, #2
 8006652:	d901      	bls.n	8006658 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8006654:	2303      	movs	r3, #3
 8006656:	e06d      	b.n	8006734 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006658:	4b29      	ldr	r3, [pc, #164]	; (8006700 <HAL_RCC_OscConfig+0x4c4>)
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006660:	2b00      	cmp	r3, #0
 8006662:	d1f0      	bne.n	8006646 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	6a1b      	ldr	r3, [r3, #32]
 8006668:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800666c:	d108      	bne.n	8006680 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800666e:	4b24      	ldr	r3, [pc, #144]	; (8006700 <HAL_RCC_OscConfig+0x4c4>)
 8006670:	685b      	ldr	r3, [r3, #4]
 8006672:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	689b      	ldr	r3, [r3, #8]
 800667a:	4921      	ldr	r1, [pc, #132]	; (8006700 <HAL_RCC_OscConfig+0x4c4>)
 800667c:	4313      	orrs	r3, r2
 800667e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006680:	4b1f      	ldr	r3, [pc, #124]	; (8006700 <HAL_RCC_OscConfig+0x4c4>)
 8006682:	685b      	ldr	r3, [r3, #4]
 8006684:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	6a19      	ldr	r1, [r3, #32]
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006690:	430b      	orrs	r3, r1
 8006692:	491b      	ldr	r1, [pc, #108]	; (8006700 <HAL_RCC_OscConfig+0x4c4>)
 8006694:	4313      	orrs	r3, r2
 8006696:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006698:	4b1b      	ldr	r3, [pc, #108]	; (8006708 <HAL_RCC_OscConfig+0x4cc>)
 800669a:	2201      	movs	r2, #1
 800669c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800669e:	f7fd fb0d 	bl	8003cbc <HAL_GetTick>
 80066a2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80066a4:	e008      	b.n	80066b8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80066a6:	f7fd fb09 	bl	8003cbc <HAL_GetTick>
 80066aa:	4602      	mov	r2, r0
 80066ac:	693b      	ldr	r3, [r7, #16]
 80066ae:	1ad3      	subs	r3, r2, r3
 80066b0:	2b02      	cmp	r3, #2
 80066b2:	d901      	bls.n	80066b8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80066b4:	2303      	movs	r3, #3
 80066b6:	e03d      	b.n	8006734 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80066b8:	4b11      	ldr	r3, [pc, #68]	; (8006700 <HAL_RCC_OscConfig+0x4c4>)
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80066c0:	2b00      	cmp	r3, #0
 80066c2:	d0f0      	beq.n	80066a6 <HAL_RCC_OscConfig+0x46a>
 80066c4:	e035      	b.n	8006732 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80066c6:	4b10      	ldr	r3, [pc, #64]	; (8006708 <HAL_RCC_OscConfig+0x4cc>)
 80066c8:	2200      	movs	r2, #0
 80066ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80066cc:	f7fd faf6 	bl	8003cbc <HAL_GetTick>
 80066d0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80066d2:	e008      	b.n	80066e6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80066d4:	f7fd faf2 	bl	8003cbc <HAL_GetTick>
 80066d8:	4602      	mov	r2, r0
 80066da:	693b      	ldr	r3, [r7, #16]
 80066dc:	1ad3      	subs	r3, r2, r3
 80066de:	2b02      	cmp	r3, #2
 80066e0:	d901      	bls.n	80066e6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80066e2:	2303      	movs	r3, #3
 80066e4:	e026      	b.n	8006734 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80066e6:	4b06      	ldr	r3, [pc, #24]	; (8006700 <HAL_RCC_OscConfig+0x4c4>)
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80066ee:	2b00      	cmp	r3, #0
 80066f0:	d1f0      	bne.n	80066d4 <HAL_RCC_OscConfig+0x498>
 80066f2:	e01e      	b.n	8006732 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	69db      	ldr	r3, [r3, #28]
 80066f8:	2b01      	cmp	r3, #1
 80066fa:	d107      	bne.n	800670c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80066fc:	2301      	movs	r3, #1
 80066fe:	e019      	b.n	8006734 <HAL_RCC_OscConfig+0x4f8>
 8006700:	40021000 	.word	0x40021000
 8006704:	40007000 	.word	0x40007000
 8006708:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800670c:	4b0b      	ldr	r3, [pc, #44]	; (800673c <HAL_RCC_OscConfig+0x500>)
 800670e:	685b      	ldr	r3, [r3, #4]
 8006710:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	6a1b      	ldr	r3, [r3, #32]
 800671c:	429a      	cmp	r2, r3
 800671e:	d106      	bne.n	800672e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800672a:	429a      	cmp	r2, r3
 800672c:	d001      	beq.n	8006732 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800672e:	2301      	movs	r3, #1
 8006730:	e000      	b.n	8006734 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8006732:	2300      	movs	r3, #0
}
 8006734:	4618      	mov	r0, r3
 8006736:	3718      	adds	r7, #24
 8006738:	46bd      	mov	sp, r7
 800673a:	bd80      	pop	{r7, pc}
 800673c:	40021000 	.word	0x40021000

08006740 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006740:	b580      	push	{r7, lr}
 8006742:	b084      	sub	sp, #16
 8006744:	af00      	add	r7, sp, #0
 8006746:	6078      	str	r0, [r7, #4]
 8006748:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	2b00      	cmp	r3, #0
 800674e:	d101      	bne.n	8006754 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006750:	2301      	movs	r3, #1
 8006752:	e0d0      	b.n	80068f6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006754:	4b6a      	ldr	r3, [pc, #424]	; (8006900 <HAL_RCC_ClockConfig+0x1c0>)
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	f003 0307 	and.w	r3, r3, #7
 800675c:	683a      	ldr	r2, [r7, #0]
 800675e:	429a      	cmp	r2, r3
 8006760:	d910      	bls.n	8006784 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006762:	4b67      	ldr	r3, [pc, #412]	; (8006900 <HAL_RCC_ClockConfig+0x1c0>)
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	f023 0207 	bic.w	r2, r3, #7
 800676a:	4965      	ldr	r1, [pc, #404]	; (8006900 <HAL_RCC_ClockConfig+0x1c0>)
 800676c:	683b      	ldr	r3, [r7, #0]
 800676e:	4313      	orrs	r3, r2
 8006770:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006772:	4b63      	ldr	r3, [pc, #396]	; (8006900 <HAL_RCC_ClockConfig+0x1c0>)
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	f003 0307 	and.w	r3, r3, #7
 800677a:	683a      	ldr	r2, [r7, #0]
 800677c:	429a      	cmp	r2, r3
 800677e:	d001      	beq.n	8006784 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8006780:	2301      	movs	r3, #1
 8006782:	e0b8      	b.n	80068f6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	f003 0302 	and.w	r3, r3, #2
 800678c:	2b00      	cmp	r3, #0
 800678e:	d020      	beq.n	80067d2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	f003 0304 	and.w	r3, r3, #4
 8006798:	2b00      	cmp	r3, #0
 800679a:	d005      	beq.n	80067a8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800679c:	4b59      	ldr	r3, [pc, #356]	; (8006904 <HAL_RCC_ClockConfig+0x1c4>)
 800679e:	685b      	ldr	r3, [r3, #4]
 80067a0:	4a58      	ldr	r2, [pc, #352]	; (8006904 <HAL_RCC_ClockConfig+0x1c4>)
 80067a2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80067a6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	f003 0308 	and.w	r3, r3, #8
 80067b0:	2b00      	cmp	r3, #0
 80067b2:	d005      	beq.n	80067c0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80067b4:	4b53      	ldr	r3, [pc, #332]	; (8006904 <HAL_RCC_ClockConfig+0x1c4>)
 80067b6:	685b      	ldr	r3, [r3, #4]
 80067b8:	4a52      	ldr	r2, [pc, #328]	; (8006904 <HAL_RCC_ClockConfig+0x1c4>)
 80067ba:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80067be:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80067c0:	4b50      	ldr	r3, [pc, #320]	; (8006904 <HAL_RCC_ClockConfig+0x1c4>)
 80067c2:	685b      	ldr	r3, [r3, #4]
 80067c4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	689b      	ldr	r3, [r3, #8]
 80067cc:	494d      	ldr	r1, [pc, #308]	; (8006904 <HAL_RCC_ClockConfig+0x1c4>)
 80067ce:	4313      	orrs	r3, r2
 80067d0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	f003 0301 	and.w	r3, r3, #1
 80067da:	2b00      	cmp	r3, #0
 80067dc:	d040      	beq.n	8006860 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	685b      	ldr	r3, [r3, #4]
 80067e2:	2b01      	cmp	r3, #1
 80067e4:	d107      	bne.n	80067f6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80067e6:	4b47      	ldr	r3, [pc, #284]	; (8006904 <HAL_RCC_ClockConfig+0x1c4>)
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80067ee:	2b00      	cmp	r3, #0
 80067f0:	d115      	bne.n	800681e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80067f2:	2301      	movs	r3, #1
 80067f4:	e07f      	b.n	80068f6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	685b      	ldr	r3, [r3, #4]
 80067fa:	2b02      	cmp	r3, #2
 80067fc:	d107      	bne.n	800680e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80067fe:	4b41      	ldr	r3, [pc, #260]	; (8006904 <HAL_RCC_ClockConfig+0x1c4>)
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006806:	2b00      	cmp	r3, #0
 8006808:	d109      	bne.n	800681e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800680a:	2301      	movs	r3, #1
 800680c:	e073      	b.n	80068f6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800680e:	4b3d      	ldr	r3, [pc, #244]	; (8006904 <HAL_RCC_ClockConfig+0x1c4>)
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	f003 0302 	and.w	r3, r3, #2
 8006816:	2b00      	cmp	r3, #0
 8006818:	d101      	bne.n	800681e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800681a:	2301      	movs	r3, #1
 800681c:	e06b      	b.n	80068f6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800681e:	4b39      	ldr	r3, [pc, #228]	; (8006904 <HAL_RCC_ClockConfig+0x1c4>)
 8006820:	685b      	ldr	r3, [r3, #4]
 8006822:	f023 0203 	bic.w	r2, r3, #3
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	685b      	ldr	r3, [r3, #4]
 800682a:	4936      	ldr	r1, [pc, #216]	; (8006904 <HAL_RCC_ClockConfig+0x1c4>)
 800682c:	4313      	orrs	r3, r2
 800682e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006830:	f7fd fa44 	bl	8003cbc <HAL_GetTick>
 8006834:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006836:	e00a      	b.n	800684e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006838:	f7fd fa40 	bl	8003cbc <HAL_GetTick>
 800683c:	4602      	mov	r2, r0
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	1ad3      	subs	r3, r2, r3
 8006842:	f241 3288 	movw	r2, #5000	; 0x1388
 8006846:	4293      	cmp	r3, r2
 8006848:	d901      	bls.n	800684e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800684a:	2303      	movs	r3, #3
 800684c:	e053      	b.n	80068f6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800684e:	4b2d      	ldr	r3, [pc, #180]	; (8006904 <HAL_RCC_ClockConfig+0x1c4>)
 8006850:	685b      	ldr	r3, [r3, #4]
 8006852:	f003 020c 	and.w	r2, r3, #12
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	685b      	ldr	r3, [r3, #4]
 800685a:	009b      	lsls	r3, r3, #2
 800685c:	429a      	cmp	r2, r3
 800685e:	d1eb      	bne.n	8006838 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006860:	4b27      	ldr	r3, [pc, #156]	; (8006900 <HAL_RCC_ClockConfig+0x1c0>)
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	f003 0307 	and.w	r3, r3, #7
 8006868:	683a      	ldr	r2, [r7, #0]
 800686a:	429a      	cmp	r2, r3
 800686c:	d210      	bcs.n	8006890 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800686e:	4b24      	ldr	r3, [pc, #144]	; (8006900 <HAL_RCC_ClockConfig+0x1c0>)
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	f023 0207 	bic.w	r2, r3, #7
 8006876:	4922      	ldr	r1, [pc, #136]	; (8006900 <HAL_RCC_ClockConfig+0x1c0>)
 8006878:	683b      	ldr	r3, [r7, #0]
 800687a:	4313      	orrs	r3, r2
 800687c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800687e:	4b20      	ldr	r3, [pc, #128]	; (8006900 <HAL_RCC_ClockConfig+0x1c0>)
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	f003 0307 	and.w	r3, r3, #7
 8006886:	683a      	ldr	r2, [r7, #0]
 8006888:	429a      	cmp	r2, r3
 800688a:	d001      	beq.n	8006890 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800688c:	2301      	movs	r3, #1
 800688e:	e032      	b.n	80068f6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	f003 0304 	and.w	r3, r3, #4
 8006898:	2b00      	cmp	r3, #0
 800689a:	d008      	beq.n	80068ae <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800689c:	4b19      	ldr	r3, [pc, #100]	; (8006904 <HAL_RCC_ClockConfig+0x1c4>)
 800689e:	685b      	ldr	r3, [r3, #4]
 80068a0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	68db      	ldr	r3, [r3, #12]
 80068a8:	4916      	ldr	r1, [pc, #88]	; (8006904 <HAL_RCC_ClockConfig+0x1c4>)
 80068aa:	4313      	orrs	r3, r2
 80068ac:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	f003 0308 	and.w	r3, r3, #8
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	d009      	beq.n	80068ce <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80068ba:	4b12      	ldr	r3, [pc, #72]	; (8006904 <HAL_RCC_ClockConfig+0x1c4>)
 80068bc:	685b      	ldr	r3, [r3, #4]
 80068be:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	691b      	ldr	r3, [r3, #16]
 80068c6:	00db      	lsls	r3, r3, #3
 80068c8:	490e      	ldr	r1, [pc, #56]	; (8006904 <HAL_RCC_ClockConfig+0x1c4>)
 80068ca:	4313      	orrs	r3, r2
 80068cc:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80068ce:	f000 f821 	bl	8006914 <HAL_RCC_GetSysClockFreq>
 80068d2:	4602      	mov	r2, r0
 80068d4:	4b0b      	ldr	r3, [pc, #44]	; (8006904 <HAL_RCC_ClockConfig+0x1c4>)
 80068d6:	685b      	ldr	r3, [r3, #4]
 80068d8:	091b      	lsrs	r3, r3, #4
 80068da:	f003 030f 	and.w	r3, r3, #15
 80068de:	490a      	ldr	r1, [pc, #40]	; (8006908 <HAL_RCC_ClockConfig+0x1c8>)
 80068e0:	5ccb      	ldrb	r3, [r1, r3]
 80068e2:	fa22 f303 	lsr.w	r3, r2, r3
 80068e6:	4a09      	ldr	r2, [pc, #36]	; (800690c <HAL_RCC_ClockConfig+0x1cc>)
 80068e8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80068ea:	4b09      	ldr	r3, [pc, #36]	; (8006910 <HAL_RCC_ClockConfig+0x1d0>)
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	4618      	mov	r0, r3
 80068f0:	f7fd f9a2 	bl	8003c38 <HAL_InitTick>

  return HAL_OK;
 80068f4:	2300      	movs	r3, #0
}
 80068f6:	4618      	mov	r0, r3
 80068f8:	3710      	adds	r7, #16
 80068fa:	46bd      	mov	sp, r7
 80068fc:	bd80      	pop	{r7, pc}
 80068fe:	bf00      	nop
 8006900:	40022000 	.word	0x40022000
 8006904:	40021000 	.word	0x40021000
 8006908:	08009444 	.word	0x08009444
 800690c:	200000c0 	.word	0x200000c0
 8006910:	200000c4 	.word	0x200000c4

08006914 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006914:	b490      	push	{r4, r7}
 8006916:	b08a      	sub	sp, #40	; 0x28
 8006918:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800691a:	4b29      	ldr	r3, [pc, #164]	; (80069c0 <HAL_RCC_GetSysClockFreq+0xac>)
 800691c:	1d3c      	adds	r4, r7, #4
 800691e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8006920:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8006924:	f240 2301 	movw	r3, #513	; 0x201
 8006928:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800692a:	2300      	movs	r3, #0
 800692c:	61fb      	str	r3, [r7, #28]
 800692e:	2300      	movs	r3, #0
 8006930:	61bb      	str	r3, [r7, #24]
 8006932:	2300      	movs	r3, #0
 8006934:	627b      	str	r3, [r7, #36]	; 0x24
 8006936:	2300      	movs	r3, #0
 8006938:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800693a:	2300      	movs	r3, #0
 800693c:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800693e:	4b21      	ldr	r3, [pc, #132]	; (80069c4 <HAL_RCC_GetSysClockFreq+0xb0>)
 8006940:	685b      	ldr	r3, [r3, #4]
 8006942:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8006944:	69fb      	ldr	r3, [r7, #28]
 8006946:	f003 030c 	and.w	r3, r3, #12
 800694a:	2b04      	cmp	r3, #4
 800694c:	d002      	beq.n	8006954 <HAL_RCC_GetSysClockFreq+0x40>
 800694e:	2b08      	cmp	r3, #8
 8006950:	d003      	beq.n	800695a <HAL_RCC_GetSysClockFreq+0x46>
 8006952:	e02b      	b.n	80069ac <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8006954:	4b1c      	ldr	r3, [pc, #112]	; (80069c8 <HAL_RCC_GetSysClockFreq+0xb4>)
 8006956:	623b      	str	r3, [r7, #32]
      break;
 8006958:	e02b      	b.n	80069b2 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800695a:	69fb      	ldr	r3, [r7, #28]
 800695c:	0c9b      	lsrs	r3, r3, #18
 800695e:	f003 030f 	and.w	r3, r3, #15
 8006962:	3328      	adds	r3, #40	; 0x28
 8006964:	443b      	add	r3, r7
 8006966:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 800696a:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800696c:	69fb      	ldr	r3, [r7, #28]
 800696e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006972:	2b00      	cmp	r3, #0
 8006974:	d012      	beq.n	800699c <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8006976:	4b13      	ldr	r3, [pc, #76]	; (80069c4 <HAL_RCC_GetSysClockFreq+0xb0>)
 8006978:	685b      	ldr	r3, [r3, #4]
 800697a:	0c5b      	lsrs	r3, r3, #17
 800697c:	f003 0301 	and.w	r3, r3, #1
 8006980:	3328      	adds	r3, #40	; 0x28
 8006982:	443b      	add	r3, r7
 8006984:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8006988:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800698a:	697b      	ldr	r3, [r7, #20]
 800698c:	4a0e      	ldr	r2, [pc, #56]	; (80069c8 <HAL_RCC_GetSysClockFreq+0xb4>)
 800698e:	fb03 f202 	mul.w	r2, r3, r2
 8006992:	69bb      	ldr	r3, [r7, #24]
 8006994:	fbb2 f3f3 	udiv	r3, r2, r3
 8006998:	627b      	str	r3, [r7, #36]	; 0x24
 800699a:	e004      	b.n	80069a6 <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800699c:	697b      	ldr	r3, [r7, #20]
 800699e:	4a0b      	ldr	r2, [pc, #44]	; (80069cc <HAL_RCC_GetSysClockFreq+0xb8>)
 80069a0:	fb02 f303 	mul.w	r3, r2, r3
 80069a4:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80069a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069a8:	623b      	str	r3, [r7, #32]
      break;
 80069aa:	e002      	b.n	80069b2 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80069ac:	4b06      	ldr	r3, [pc, #24]	; (80069c8 <HAL_RCC_GetSysClockFreq+0xb4>)
 80069ae:	623b      	str	r3, [r7, #32]
      break;
 80069b0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80069b2:	6a3b      	ldr	r3, [r7, #32]
}
 80069b4:	4618      	mov	r0, r3
 80069b6:	3728      	adds	r7, #40	; 0x28
 80069b8:	46bd      	mov	sp, r7
 80069ba:	bc90      	pop	{r4, r7}
 80069bc:	4770      	bx	lr
 80069be:	bf00      	nop
 80069c0:	08009424 	.word	0x08009424
 80069c4:	40021000 	.word	0x40021000
 80069c8:	007a1200 	.word	0x007a1200
 80069cc:	003d0900 	.word	0x003d0900

080069d0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80069d0:	b480      	push	{r7}
 80069d2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80069d4:	4b02      	ldr	r3, [pc, #8]	; (80069e0 <HAL_RCC_GetHCLKFreq+0x10>)
 80069d6:	681b      	ldr	r3, [r3, #0]
}
 80069d8:	4618      	mov	r0, r3
 80069da:	46bd      	mov	sp, r7
 80069dc:	bc80      	pop	{r7}
 80069de:	4770      	bx	lr
 80069e0:	200000c0 	.word	0x200000c0

080069e4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80069e4:	b580      	push	{r7, lr}
 80069e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80069e8:	f7ff fff2 	bl	80069d0 <HAL_RCC_GetHCLKFreq>
 80069ec:	4602      	mov	r2, r0
 80069ee:	4b05      	ldr	r3, [pc, #20]	; (8006a04 <HAL_RCC_GetPCLK1Freq+0x20>)
 80069f0:	685b      	ldr	r3, [r3, #4]
 80069f2:	0a1b      	lsrs	r3, r3, #8
 80069f4:	f003 0307 	and.w	r3, r3, #7
 80069f8:	4903      	ldr	r1, [pc, #12]	; (8006a08 <HAL_RCC_GetPCLK1Freq+0x24>)
 80069fa:	5ccb      	ldrb	r3, [r1, r3]
 80069fc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006a00:	4618      	mov	r0, r3
 8006a02:	bd80      	pop	{r7, pc}
 8006a04:	40021000 	.word	0x40021000
 8006a08:	08009454 	.word	0x08009454

08006a0c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006a0c:	b580      	push	{r7, lr}
 8006a0e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8006a10:	f7ff ffde 	bl	80069d0 <HAL_RCC_GetHCLKFreq>
 8006a14:	4602      	mov	r2, r0
 8006a16:	4b05      	ldr	r3, [pc, #20]	; (8006a2c <HAL_RCC_GetPCLK2Freq+0x20>)
 8006a18:	685b      	ldr	r3, [r3, #4]
 8006a1a:	0adb      	lsrs	r3, r3, #11
 8006a1c:	f003 0307 	and.w	r3, r3, #7
 8006a20:	4903      	ldr	r1, [pc, #12]	; (8006a30 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006a22:	5ccb      	ldrb	r3, [r1, r3]
 8006a24:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006a28:	4618      	mov	r0, r3
 8006a2a:	bd80      	pop	{r7, pc}
 8006a2c:	40021000 	.word	0x40021000
 8006a30:	08009454 	.word	0x08009454

08006a34 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8006a34:	b480      	push	{r7}
 8006a36:	b085      	sub	sp, #20
 8006a38:	af00      	add	r7, sp, #0
 8006a3a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8006a3c:	4b0a      	ldr	r3, [pc, #40]	; (8006a68 <RCC_Delay+0x34>)
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	4a0a      	ldr	r2, [pc, #40]	; (8006a6c <RCC_Delay+0x38>)
 8006a42:	fba2 2303 	umull	r2, r3, r2, r3
 8006a46:	0a5b      	lsrs	r3, r3, #9
 8006a48:	687a      	ldr	r2, [r7, #4]
 8006a4a:	fb02 f303 	mul.w	r3, r2, r3
 8006a4e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8006a50:	bf00      	nop
  }
  while (Delay --);
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	1e5a      	subs	r2, r3, #1
 8006a56:	60fa      	str	r2, [r7, #12]
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	d1f9      	bne.n	8006a50 <RCC_Delay+0x1c>
}
 8006a5c:	bf00      	nop
 8006a5e:	bf00      	nop
 8006a60:	3714      	adds	r7, #20
 8006a62:	46bd      	mov	sp, r7
 8006a64:	bc80      	pop	{r7}
 8006a66:	4770      	bx	lr
 8006a68:	200000c0 	.word	0x200000c0
 8006a6c:	10624dd3 	.word	0x10624dd3

08006a70 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006a70:	b580      	push	{r7, lr}
 8006a72:	b086      	sub	sp, #24
 8006a74:	af00      	add	r7, sp, #0
 8006a76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8006a78:	2300      	movs	r3, #0
 8006a7a:	613b      	str	r3, [r7, #16]
 8006a7c:	2300      	movs	r3, #0
 8006a7e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	f003 0301 	and.w	r3, r3, #1
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	d07d      	beq.n	8006b88 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 8006a8c:	2300      	movs	r3, #0
 8006a8e:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006a90:	4b4f      	ldr	r3, [pc, #316]	; (8006bd0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006a92:	69db      	ldr	r3, [r3, #28]
 8006a94:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006a98:	2b00      	cmp	r3, #0
 8006a9a:	d10d      	bne.n	8006ab8 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006a9c:	4b4c      	ldr	r3, [pc, #304]	; (8006bd0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006a9e:	69db      	ldr	r3, [r3, #28]
 8006aa0:	4a4b      	ldr	r2, [pc, #300]	; (8006bd0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006aa2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006aa6:	61d3      	str	r3, [r2, #28]
 8006aa8:	4b49      	ldr	r3, [pc, #292]	; (8006bd0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006aaa:	69db      	ldr	r3, [r3, #28]
 8006aac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006ab0:	60bb      	str	r3, [r7, #8]
 8006ab2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006ab4:	2301      	movs	r3, #1
 8006ab6:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006ab8:	4b46      	ldr	r3, [pc, #280]	; (8006bd4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006ac0:	2b00      	cmp	r3, #0
 8006ac2:	d118      	bne.n	8006af6 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006ac4:	4b43      	ldr	r3, [pc, #268]	; (8006bd4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	4a42      	ldr	r2, [pc, #264]	; (8006bd4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8006aca:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006ace:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006ad0:	f7fd f8f4 	bl	8003cbc <HAL_GetTick>
 8006ad4:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006ad6:	e008      	b.n	8006aea <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006ad8:	f7fd f8f0 	bl	8003cbc <HAL_GetTick>
 8006adc:	4602      	mov	r2, r0
 8006ade:	693b      	ldr	r3, [r7, #16]
 8006ae0:	1ad3      	subs	r3, r2, r3
 8006ae2:	2b64      	cmp	r3, #100	; 0x64
 8006ae4:	d901      	bls.n	8006aea <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8006ae6:	2303      	movs	r3, #3
 8006ae8:	e06d      	b.n	8006bc6 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006aea:	4b3a      	ldr	r3, [pc, #232]	; (8006bd4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	d0f0      	beq.n	8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006af6:	4b36      	ldr	r3, [pc, #216]	; (8006bd0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006af8:	6a1b      	ldr	r3, [r3, #32]
 8006afa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006afe:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	2b00      	cmp	r3, #0
 8006b04:	d02e      	beq.n	8006b64 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	685b      	ldr	r3, [r3, #4]
 8006b0a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006b0e:	68fa      	ldr	r2, [r7, #12]
 8006b10:	429a      	cmp	r2, r3
 8006b12:	d027      	beq.n	8006b64 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006b14:	4b2e      	ldr	r3, [pc, #184]	; (8006bd0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006b16:	6a1b      	ldr	r3, [r3, #32]
 8006b18:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006b1c:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006b1e:	4b2e      	ldr	r3, [pc, #184]	; (8006bd8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8006b20:	2201      	movs	r2, #1
 8006b22:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006b24:	4b2c      	ldr	r3, [pc, #176]	; (8006bd8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8006b26:	2200      	movs	r2, #0
 8006b28:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8006b2a:	4a29      	ldr	r2, [pc, #164]	; (8006bd0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	f003 0301 	and.w	r3, r3, #1
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	d014      	beq.n	8006b64 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006b3a:	f7fd f8bf 	bl	8003cbc <HAL_GetTick>
 8006b3e:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006b40:	e00a      	b.n	8006b58 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006b42:	f7fd f8bb 	bl	8003cbc <HAL_GetTick>
 8006b46:	4602      	mov	r2, r0
 8006b48:	693b      	ldr	r3, [r7, #16]
 8006b4a:	1ad3      	subs	r3, r2, r3
 8006b4c:	f241 3288 	movw	r2, #5000	; 0x1388
 8006b50:	4293      	cmp	r3, r2
 8006b52:	d901      	bls.n	8006b58 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8006b54:	2303      	movs	r3, #3
 8006b56:	e036      	b.n	8006bc6 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006b58:	4b1d      	ldr	r3, [pc, #116]	; (8006bd0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006b5a:	6a1b      	ldr	r3, [r3, #32]
 8006b5c:	f003 0302 	and.w	r3, r3, #2
 8006b60:	2b00      	cmp	r3, #0
 8006b62:	d0ee      	beq.n	8006b42 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006b64:	4b1a      	ldr	r3, [pc, #104]	; (8006bd0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006b66:	6a1b      	ldr	r3, [r3, #32]
 8006b68:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	685b      	ldr	r3, [r3, #4]
 8006b70:	4917      	ldr	r1, [pc, #92]	; (8006bd0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006b72:	4313      	orrs	r3, r2
 8006b74:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8006b76:	7dfb      	ldrb	r3, [r7, #23]
 8006b78:	2b01      	cmp	r3, #1
 8006b7a:	d105      	bne.n	8006b88 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006b7c:	4b14      	ldr	r3, [pc, #80]	; (8006bd0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006b7e:	69db      	ldr	r3, [r3, #28]
 8006b80:	4a13      	ldr	r2, [pc, #76]	; (8006bd0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006b82:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006b86:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	f003 0302 	and.w	r3, r3, #2
 8006b90:	2b00      	cmp	r3, #0
 8006b92:	d008      	beq.n	8006ba6 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006b94:	4b0e      	ldr	r3, [pc, #56]	; (8006bd0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006b96:	685b      	ldr	r3, [r3, #4]
 8006b98:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	689b      	ldr	r3, [r3, #8]
 8006ba0:	490b      	ldr	r1, [pc, #44]	; (8006bd0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006ba2:	4313      	orrs	r3, r2
 8006ba4:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	f003 0310 	and.w	r3, r3, #16
 8006bae:	2b00      	cmp	r3, #0
 8006bb0:	d008      	beq.n	8006bc4 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006bb2:	4b07      	ldr	r3, [pc, #28]	; (8006bd0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006bb4:	685b      	ldr	r3, [r3, #4]
 8006bb6:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	68db      	ldr	r3, [r3, #12]
 8006bbe:	4904      	ldr	r1, [pc, #16]	; (8006bd0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006bc0:	4313      	orrs	r3, r2
 8006bc2:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8006bc4:	2300      	movs	r3, #0
}
 8006bc6:	4618      	mov	r0, r3
 8006bc8:	3718      	adds	r7, #24
 8006bca:	46bd      	mov	sp, r7
 8006bcc:	bd80      	pop	{r7, pc}
 8006bce:	bf00      	nop
 8006bd0:	40021000 	.word	0x40021000
 8006bd4:	40007000 	.word	0x40007000
 8006bd8:	42420440 	.word	0x42420440

08006bdc <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8006bdc:	b590      	push	{r4, r7, lr}
 8006bde:	b08d      	sub	sp, #52	; 0x34
 8006be0:	af00      	add	r7, sp, #0
 8006be2:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8006be4:	4b58      	ldr	r3, [pc, #352]	; (8006d48 <HAL_RCCEx_GetPeriphCLKFreq+0x16c>)
 8006be6:	f107 040c 	add.w	r4, r7, #12
 8006bea:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8006bec:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8006bf0:	f240 2301 	movw	r3, #513	; 0x201
 8006bf4:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8006bf6:	2300      	movs	r3, #0
 8006bf8:	627b      	str	r3, [r7, #36]	; 0x24
 8006bfa:	2300      	movs	r3, #0
 8006bfc:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006bfe:	2300      	movs	r3, #0
 8006c00:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8006c02:	2300      	movs	r3, #0
 8006c04:	61fb      	str	r3, [r7, #28]
 8006c06:	2300      	movs	r3, #0
 8006c08:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	2b10      	cmp	r3, #16
 8006c0e:	d00a      	beq.n	8006c26 <HAL_RCCEx_GetPeriphCLKFreq+0x4a>
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	2b10      	cmp	r3, #16
 8006c14:	f200 808e 	bhi.w	8006d34 <HAL_RCCEx_GetPeriphCLKFreq+0x158>
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	2b01      	cmp	r3, #1
 8006c1c:	d049      	beq.n	8006cb2 <HAL_RCCEx_GetPeriphCLKFreq+0xd6>
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	2b02      	cmp	r3, #2
 8006c22:	d079      	beq.n	8006d18 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8006c24:	e086      	b.n	8006d34 <HAL_RCCEx_GetPeriphCLKFreq+0x158>
      temp_reg = RCC->CFGR;
 8006c26:	4b49      	ldr	r3, [pc, #292]	; (8006d4c <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8006c28:	685b      	ldr	r3, [r3, #4]
 8006c2a:	61fb      	str	r3, [r7, #28]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8006c2c:	4b47      	ldr	r3, [pc, #284]	; (8006d4c <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006c34:	2b00      	cmp	r3, #0
 8006c36:	d07f      	beq.n	8006d38 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8006c38:	69fb      	ldr	r3, [r7, #28]
 8006c3a:	0c9b      	lsrs	r3, r3, #18
 8006c3c:	f003 030f 	and.w	r3, r3, #15
 8006c40:	3330      	adds	r3, #48	; 0x30
 8006c42:	443b      	add	r3, r7
 8006c44:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8006c48:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8006c4a:	69fb      	ldr	r3, [r7, #28]
 8006c4c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006c50:	2b00      	cmp	r3, #0
 8006c52:	d017      	beq.n	8006c84 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8006c54:	4b3d      	ldr	r3, [pc, #244]	; (8006d4c <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8006c56:	685b      	ldr	r3, [r3, #4]
 8006c58:	0c5b      	lsrs	r3, r3, #17
 8006c5a:	f003 0301 	and.w	r3, r3, #1
 8006c5e:	3330      	adds	r3, #48	; 0x30
 8006c60:	443b      	add	r3, r7
 8006c62:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8006c66:	627b      	str	r3, [r7, #36]	; 0x24
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8006c68:	69fb      	ldr	r3, [r7, #28]
 8006c6a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d00d      	beq.n	8006c8e <HAL_RCCEx_GetPeriphCLKFreq+0xb2>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8006c72:	4a37      	ldr	r2, [pc, #220]	; (8006d50 <HAL_RCCEx_GetPeriphCLKFreq+0x174>)
 8006c74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c76:	fbb2 f2f3 	udiv	r2, r2, r3
 8006c7a:	6a3b      	ldr	r3, [r7, #32]
 8006c7c:	fb02 f303 	mul.w	r3, r2, r3
 8006c80:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006c82:	e004      	b.n	8006c8e <HAL_RCCEx_GetPeriphCLKFreq+0xb2>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8006c84:	6a3b      	ldr	r3, [r7, #32]
 8006c86:	4a33      	ldr	r2, [pc, #204]	; (8006d54 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8006c88:	fb02 f303 	mul.w	r3, r2, r3
 8006c8c:	62fb      	str	r3, [r7, #44]	; 0x2c
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8006c8e:	4b2f      	ldr	r3, [pc, #188]	; (8006d4c <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8006c90:	685b      	ldr	r3, [r3, #4]
 8006c92:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006c96:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006c9a:	d102      	bne.n	8006ca2 <HAL_RCCEx_GetPeriphCLKFreq+0xc6>
          frequency = pllclk;
 8006c9c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006c9e:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8006ca0:	e04a      	b.n	8006d38 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
          frequency = (pllclk * 2) / 3;
 8006ca2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006ca4:	005b      	lsls	r3, r3, #1
 8006ca6:	4a2c      	ldr	r2, [pc, #176]	; (8006d58 <HAL_RCCEx_GetPeriphCLKFreq+0x17c>)
 8006ca8:	fba2 2303 	umull	r2, r3, r2, r3
 8006cac:	085b      	lsrs	r3, r3, #1
 8006cae:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8006cb0:	e042      	b.n	8006d38 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
      temp_reg = RCC->BDCR;
 8006cb2:	4b26      	ldr	r3, [pc, #152]	; (8006d4c <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8006cb4:	6a1b      	ldr	r3, [r3, #32]
 8006cb6:	61fb      	str	r3, [r7, #28]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8006cb8:	69fb      	ldr	r3, [r7, #28]
 8006cba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006cbe:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006cc2:	d108      	bne.n	8006cd6 <HAL_RCCEx_GetPeriphCLKFreq+0xfa>
 8006cc4:	69fb      	ldr	r3, [r7, #28]
 8006cc6:	f003 0302 	and.w	r3, r3, #2
 8006cca:	2b00      	cmp	r3, #0
 8006ccc:	d003      	beq.n	8006cd6 <HAL_RCCEx_GetPeriphCLKFreq+0xfa>
        frequency = LSE_VALUE;
 8006cce:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006cd2:	62bb      	str	r3, [r7, #40]	; 0x28
 8006cd4:	e01f      	b.n	8006d16 <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8006cd6:	69fb      	ldr	r3, [r7, #28]
 8006cd8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006cdc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006ce0:	d109      	bne.n	8006cf6 <HAL_RCCEx_GetPeriphCLKFreq+0x11a>
 8006ce2:	4b1a      	ldr	r3, [pc, #104]	; (8006d4c <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8006ce4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ce6:	f003 0302 	and.w	r3, r3, #2
 8006cea:	2b00      	cmp	r3, #0
 8006cec:	d003      	beq.n	8006cf6 <HAL_RCCEx_GetPeriphCLKFreq+0x11a>
        frequency = LSI_VALUE;
 8006cee:	f649 4340 	movw	r3, #40000	; 0x9c40
 8006cf2:	62bb      	str	r3, [r7, #40]	; 0x28
 8006cf4:	e00f      	b.n	8006d16 <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8006cf6:	69fb      	ldr	r3, [r7, #28]
 8006cf8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006cfc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006d00:	d11c      	bne.n	8006d3c <HAL_RCCEx_GetPeriphCLKFreq+0x160>
 8006d02:	4b12      	ldr	r3, [pc, #72]	; (8006d4c <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	d016      	beq.n	8006d3c <HAL_RCCEx_GetPeriphCLKFreq+0x160>
        frequency = HSE_VALUE / 128U;
 8006d0e:	f24f 4324 	movw	r3, #62500	; 0xf424
 8006d12:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8006d14:	e012      	b.n	8006d3c <HAL_RCCEx_GetPeriphCLKFreq+0x160>
 8006d16:	e011      	b.n	8006d3c <HAL_RCCEx_GetPeriphCLKFreq+0x160>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8006d18:	f7ff fe78 	bl	8006a0c <HAL_RCC_GetPCLK2Freq>
 8006d1c:	4602      	mov	r2, r0
 8006d1e:	4b0b      	ldr	r3, [pc, #44]	; (8006d4c <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8006d20:	685b      	ldr	r3, [r3, #4]
 8006d22:	0b9b      	lsrs	r3, r3, #14
 8006d24:	f003 0303 	and.w	r3, r3, #3
 8006d28:	3301      	adds	r3, #1
 8006d2a:	005b      	lsls	r3, r3, #1
 8006d2c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006d30:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8006d32:	e004      	b.n	8006d3e <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      break;
 8006d34:	bf00      	nop
 8006d36:	e002      	b.n	8006d3e <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      break;
 8006d38:	bf00      	nop
 8006d3a:	e000      	b.n	8006d3e <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      break;
 8006d3c:	bf00      	nop
    }
  }
  return (frequency);
 8006d3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 8006d40:	4618      	mov	r0, r3
 8006d42:	3734      	adds	r7, #52	; 0x34
 8006d44:	46bd      	mov	sp, r7
 8006d46:	bd90      	pop	{r4, r7, pc}
 8006d48:	08009434 	.word	0x08009434
 8006d4c:	40021000 	.word	0x40021000
 8006d50:	007a1200 	.word	0x007a1200
 8006d54:	003d0900 	.word	0x003d0900
 8006d58:	aaaaaaab 	.word	0xaaaaaaab

08006d5c <HAL_RTC_Init>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8006d5c:	b580      	push	{r7, lr}
 8006d5e:	b084      	sub	sp, #16
 8006d60:	af00      	add	r7, sp, #0
 8006d62:	6078      	str	r0, [r7, #4]
  uint32_t prescaler = 0U;
 8006d64:	2300      	movs	r3, #0
 8006d66:	60fb      	str	r3, [r7, #12]
  /* Check input parameters */
  if (hrtc == NULL)
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	2b00      	cmp	r3, #0
 8006d6c:	d101      	bne.n	8006d72 <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8006d6e:	2301      	movs	r3, #1
 8006d70:	e084      	b.n	8006e7c <HAL_RTC_Init+0x120>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	7c5b      	ldrb	r3, [r3, #17]
 8006d76:	b2db      	uxtb	r3, r3
 8006d78:	2b00      	cmp	r3, #0
 8006d7a:	d105      	bne.n	8006d88 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	2200      	movs	r2, #0
 8006d80:	741a      	strb	r2, [r3, #16]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8006d82:	6878      	ldr	r0, [r7, #4]
 8006d84:	f7fc fcb0 	bl	80036e8 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	2202      	movs	r2, #2
 8006d8c:	745a      	strb	r2, [r3, #17]

  /* Waiting for synchro */
  if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8006d8e:	6878      	ldr	r0, [r7, #4]
 8006d90:	f000 faf4 	bl	800737c <HAL_RTC_WaitForSynchro>
 8006d94:	4603      	mov	r3, r0
 8006d96:	2b00      	cmp	r3, #0
 8006d98:	d004      	beq.n	8006da4 <HAL_RTC_Init+0x48>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	2204      	movs	r2, #4
 8006d9e:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 8006da0:	2301      	movs	r3, #1
 8006da2:	e06b      	b.n	8006e7c <HAL_RTC_Init+0x120>
  }

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8006da4:	6878      	ldr	r0, [r7, #4]
 8006da6:	f000 fbad 	bl	8007504 <RTC_EnterInitMode>
 8006daa:	4603      	mov	r3, r0
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	d004      	beq.n	8006dba <HAL_RTC_Init+0x5e>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	2204      	movs	r2, #4
 8006db4:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 8006db6:	2301      	movs	r3, #1
 8006db8:	e060      	b.n	8006e7c <HAL_RTC_Init+0x120>
  }
  else
  {
    /* Clear Flags Bits */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_OW | RTC_FLAG_ALRAF | RTC_FLAG_SEC));
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	685a      	ldr	r2, [r3, #4]
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	f022 0207 	bic.w	r2, r2, #7
 8006dc8:	605a      	str	r2, [r3, #4]

    if (hrtc->Init.OutPut != RTC_OUTPUTSOURCE_NONE)
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	689b      	ldr	r3, [r3, #8]
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	d005      	beq.n	8006dde <HAL_RTC_Init+0x82>
    {
      /* Disable the selected Tamper pin */
      CLEAR_BIT(BKP->CR, BKP_CR_TPE);
 8006dd2:	4b2c      	ldr	r3, [pc, #176]	; (8006e84 <HAL_RTC_Init+0x128>)
 8006dd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006dd6:	4a2b      	ldr	r2, [pc, #172]	; (8006e84 <HAL_RTC_Init+0x128>)
 8006dd8:	f023 0301 	bic.w	r3, r3, #1
 8006ddc:	6313      	str	r3, [r2, #48]	; 0x30
    }

    /* Set the signal which will be routed to RTC Tamper pin*/
    MODIFY_REG(BKP->RTCCR, (BKP_RTCCR_CCO | BKP_RTCCR_ASOE | BKP_RTCCR_ASOS), hrtc->Init.OutPut);
 8006dde:	4b29      	ldr	r3, [pc, #164]	; (8006e84 <HAL_RTC_Init+0x128>)
 8006de0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006de2:	f423 7260 	bic.w	r2, r3, #896	; 0x380
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	689b      	ldr	r3, [r3, #8]
 8006dea:	4926      	ldr	r1, [pc, #152]	; (8006e84 <HAL_RTC_Init+0x128>)
 8006dec:	4313      	orrs	r3, r2
 8006dee:	62cb      	str	r3, [r1, #44]	; 0x2c

    if (hrtc->Init.AsynchPrediv != RTC_AUTO_1_SECOND)
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	685b      	ldr	r3, [r3, #4]
 8006df4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006df8:	d003      	beq.n	8006e02 <HAL_RTC_Init+0xa6>
    {
      /* RTC Prescaler provided directly by end-user*/
      prescaler = hrtc->Init.AsynchPrediv;
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	685b      	ldr	r3, [r3, #4]
 8006dfe:	60fb      	str	r3, [r7, #12]
 8006e00:	e00e      	b.n	8006e20 <HAL_RTC_Init+0xc4>
    }
    else
    {
      /* RTC Prescaler will be automatically calculated to get 1 second timebase */
      /* Get the RTCCLK frequency */
      prescaler = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_RTC);
 8006e02:	2001      	movs	r0, #1
 8006e04:	f7ff feea 	bl	8006bdc <HAL_RCCEx_GetPeriphCLKFreq>
 8006e08:	60f8      	str	r0, [r7, #12]

      /* Check that RTC clock is enabled*/
      if (prescaler == 0U)
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	2b00      	cmp	r3, #0
 8006e0e:	d104      	bne.n	8006e1a <HAL_RTC_Init+0xbe>
      {
        /* Should not happen. Frequency is not available*/
        hrtc->State = HAL_RTC_STATE_ERROR;
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	2204      	movs	r2, #4
 8006e14:	745a      	strb	r2, [r3, #17]
        return HAL_ERROR;
 8006e16:	2301      	movs	r3, #1
 8006e18:	e030      	b.n	8006e7c <HAL_RTC_Init+0x120>
      }
      else
      {
        /* RTC period = RTCCLK/(RTC_PR + 1) */
        prescaler = prescaler - 1U;
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	3b01      	subs	r3, #1
 8006e1e:	60fb      	str	r3, [r7, #12]
      }
    }

    /* Configure the RTC_PRLH / RTC_PRLL */
    MODIFY_REG(hrtc->Instance->PRLH, RTC_PRLH_PRL, (prescaler >> 16U));
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	689b      	ldr	r3, [r3, #8]
 8006e26:	f023 010f 	bic.w	r1, r3, #15
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	0c1a      	lsrs	r2, r3, #16
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	430a      	orrs	r2, r1
 8006e34:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hrtc->Instance->PRLL, RTC_PRLL_PRL, (prescaler & RTC_PRLL_PRL));
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	68db      	ldr	r3, [r3, #12]
 8006e3c:	0c1b      	lsrs	r3, r3, #16
 8006e3e:	041b      	lsls	r3, r3, #16
 8006e40:	68fa      	ldr	r2, [r7, #12]
 8006e42:	b291      	uxth	r1, r2
 8006e44:	687a      	ldr	r2, [r7, #4]
 8006e46:	6812      	ldr	r2, [r2, #0]
 8006e48:	430b      	orrs	r3, r1
 8006e4a:	60d3      	str	r3, [r2, #12]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8006e4c:	6878      	ldr	r0, [r7, #4]
 8006e4e:	f000 fb81 	bl	8007554 <RTC_ExitInitMode>
 8006e52:	4603      	mov	r3, r0
 8006e54:	2b00      	cmp	r3, #0
 8006e56:	d004      	beq.n	8006e62 <HAL_RTC_Init+0x106>
    {
      hrtc->State = HAL_RTC_STATE_ERROR;
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	2204      	movs	r2, #4
 8006e5c:	745a      	strb	r2, [r3, #17]

      return HAL_ERROR;
 8006e5e:	2301      	movs	r3, #1
 8006e60:	e00c      	b.n	8006e7c <HAL_RTC_Init+0x120>
    }

    /* Initialize date to 1st of January 2000 */
    hrtc->DateToUpdate.Year = 0x00U;
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	2200      	movs	r2, #0
 8006e66:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_MONTH_JANUARY;
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	2201      	movs	r2, #1
 8006e6c:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date = 0x01U;
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	2201      	movs	r2, #1
 8006e72:	739a      	strb	r2, [r3, #14]

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	2201      	movs	r2, #1
 8006e78:	745a      	strb	r2, [r3, #17]

    return HAL_OK;
 8006e7a:	2300      	movs	r3, #0
  }
}
 8006e7c:	4618      	mov	r0, r3
 8006e7e:	3710      	adds	r7, #16
 8006e80:	46bd      	mov	sp, r7
 8006e82:	bd80      	pop	{r7, pc}
 8006e84:	40006c00 	.word	0x40006c00

08006e88 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8006e88:	b590      	push	{r4, r7, lr}
 8006e8a:	b087      	sub	sp, #28
 8006e8c:	af00      	add	r7, sp, #0
 8006e8e:	60f8      	str	r0, [r7, #12]
 8006e90:	60b9      	str	r1, [r7, #8]
 8006e92:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U;
 8006e94:	2300      	movs	r3, #0
 8006e96:	617b      	str	r3, [r7, #20]
 8006e98:	2300      	movs	r3, #0
 8006e9a:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	d002      	beq.n	8006ea8 <HAL_RTC_SetTime+0x20>
 8006ea2:	68bb      	ldr	r3, [r7, #8]
 8006ea4:	2b00      	cmp	r3, #0
 8006ea6:	d101      	bne.n	8006eac <HAL_RTC_SetTime+0x24>
  {
    return HAL_ERROR;
 8006ea8:	2301      	movs	r3, #1
 8006eaa:	e080      	b.n	8006fae <HAL_RTC_SetTime+0x126>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	7c1b      	ldrb	r3, [r3, #16]
 8006eb0:	2b01      	cmp	r3, #1
 8006eb2:	d101      	bne.n	8006eb8 <HAL_RTC_SetTime+0x30>
 8006eb4:	2302      	movs	r3, #2
 8006eb6:	e07a      	b.n	8006fae <HAL_RTC_SetTime+0x126>
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	2201      	movs	r2, #1
 8006ebc:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	2202      	movs	r2, #2
 8006ec2:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	d113      	bne.n	8006ef2 <HAL_RTC_SetTime+0x6a>
  {
    assert_param(IS_RTC_HOUR24(sTime->Hours));
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8006eca:	68bb      	ldr	r3, [r7, #8]
 8006ecc:	781b      	ldrb	r3, [r3, #0]
 8006ece:	461a      	mov	r2, r3
 8006ed0:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8006ed4:	fb03 f202 	mul.w	r2, r3, r2
                              ((uint32_t)sTime->Minutes * 60U) + \
 8006ed8:	68bb      	ldr	r3, [r7, #8]
 8006eda:	785b      	ldrb	r3, [r3, #1]
 8006edc:	4619      	mov	r1, r3
 8006ede:	460b      	mov	r3, r1
 8006ee0:	011b      	lsls	r3, r3, #4
 8006ee2:	1a5b      	subs	r3, r3, r1
 8006ee4:	009b      	lsls	r3, r3, #2
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8006ee6:	4413      	add	r3, r2
                              ((uint32_t)sTime->Seconds));
 8006ee8:	68ba      	ldr	r2, [r7, #8]
 8006eea:	7892      	ldrb	r2, [r2, #2]
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8006eec:	4413      	add	r3, r2
 8006eee:	617b      	str	r3, [r7, #20]
 8006ef0:	e01e      	b.n	8006f30 <HAL_RTC_SetTime+0xa8>
  {
    assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));

    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8006ef2:	68bb      	ldr	r3, [r7, #8]
 8006ef4:	781b      	ldrb	r3, [r3, #0]
 8006ef6:	4618      	mov	r0, r3
 8006ef8:	f000 fb71 	bl	80075de <RTC_Bcd2ToByte>
 8006efc:	4603      	mov	r3, r0
 8006efe:	461a      	mov	r2, r3
 8006f00:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8006f04:	fb03 f402 	mul.w	r4, r3, r2
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Minutes)) * 60U) + \
 8006f08:	68bb      	ldr	r3, [r7, #8]
 8006f0a:	785b      	ldrb	r3, [r3, #1]
 8006f0c:	4618      	mov	r0, r3
 8006f0e:	f000 fb66 	bl	80075de <RTC_Bcd2ToByte>
 8006f12:	4603      	mov	r3, r0
 8006f14:	461a      	mov	r2, r3
 8006f16:	4613      	mov	r3, r2
 8006f18:	011b      	lsls	r3, r3, #4
 8006f1a:	1a9b      	subs	r3, r3, r2
 8006f1c:	009b      	lsls	r3, r3, #2
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8006f1e:	441c      	add	r4, r3
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Seconds))));
 8006f20:	68bb      	ldr	r3, [r7, #8]
 8006f22:	789b      	ldrb	r3, [r3, #2]
 8006f24:	4618      	mov	r0, r3
 8006f26:	f000 fb5a 	bl	80075de <RTC_Bcd2ToByte>
 8006f2a:	4603      	mov	r3, r0
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8006f2c:	4423      	add	r3, r4
 8006f2e:	617b      	str	r3, [r7, #20]
  }

  /* Write time counter in RTC registers */
  if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8006f30:	6979      	ldr	r1, [r7, #20]
 8006f32:	68f8      	ldr	r0, [r7, #12]
 8006f34:	f000 fa7f 	bl	8007436 <RTC_WriteTimeCounter>
 8006f38:	4603      	mov	r3, r0
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	d007      	beq.n	8006f4e <HAL_RTC_SetTime+0xc6>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8006f3e:	68fb      	ldr	r3, [r7, #12]
 8006f40:	2204      	movs	r2, #4
 8006f42:	745a      	strb	r2, [r3, #17]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	2200      	movs	r2, #0
 8006f48:	741a      	strb	r2, [r3, #16]

    return HAL_ERROR;
 8006f4a:	2301      	movs	r3, #1
 8006f4c:	e02f      	b.n	8006fae <HAL_RTC_SetTime+0x126>
  }
  else
  {
    /* Clear Second and overflow flags */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_SEC | RTC_FLAG_OW));
 8006f4e:	68fb      	ldr	r3, [r7, #12]
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	685a      	ldr	r2, [r3, #4]
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	f022 0205 	bic.w	r2, r2, #5
 8006f5c:	605a      	str	r2, [r3, #4]

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8006f5e:	68f8      	ldr	r0, [r7, #12]
 8006f60:	f000 fa90 	bl	8007484 <RTC_ReadAlarmCounter>
 8006f64:	6138      	str	r0, [r7, #16]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8006f66:	693b      	ldr	r3, [r7, #16]
 8006f68:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006f6c:	d018      	beq.n	8006fa0 <HAL_RTC_SetTime+0x118>
    {
      if (counter_alarm < counter_time)
 8006f6e:	693a      	ldr	r2, [r7, #16]
 8006f70:	697b      	ldr	r3, [r7, #20]
 8006f72:	429a      	cmp	r2, r3
 8006f74:	d214      	bcs.n	8006fa0 <HAL_RTC_SetTime+0x118>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 8006f76:	693b      	ldr	r3, [r7, #16]
 8006f78:	f503 33a8 	add.w	r3, r3, #86016	; 0x15000
 8006f7c:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8006f80:	613b      	str	r3, [r7, #16]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8006f82:	6939      	ldr	r1, [r7, #16]
 8006f84:	68f8      	ldr	r0, [r7, #12]
 8006f86:	f000 fa96 	bl	80074b6 <RTC_WriteAlarmCounter>
 8006f8a:	4603      	mov	r3, r0
 8006f8c:	2b00      	cmp	r3, #0
 8006f8e:	d007      	beq.n	8006fa0 <HAL_RTC_SetTime+0x118>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 8006f90:	68fb      	ldr	r3, [r7, #12]
 8006f92:	2204      	movs	r2, #4
 8006f94:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	2200      	movs	r2, #0
 8006f9a:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 8006f9c:	2301      	movs	r3, #1
 8006f9e:	e006      	b.n	8006fae <HAL_RTC_SetTime+0x126>
        }
      }
    }

    hrtc->State = HAL_RTC_STATE_READY;
 8006fa0:	68fb      	ldr	r3, [r7, #12]
 8006fa2:	2201      	movs	r2, #1
 8006fa4:	745a      	strb	r2, [r3, #17]

    __HAL_UNLOCK(hrtc);
 8006fa6:	68fb      	ldr	r3, [r7, #12]
 8006fa8:	2200      	movs	r2, #0
 8006faa:	741a      	strb	r2, [r3, #16]

    return HAL_OK;
 8006fac:	2300      	movs	r3, #0
  }
}
 8006fae:	4618      	mov	r0, r3
 8006fb0:	371c      	adds	r7, #28
 8006fb2:	46bd      	mov	sp, r7
 8006fb4:	bd90      	pop	{r4, r7, pc}
	...

08006fb8 <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8006fb8:	b580      	push	{r7, lr}
 8006fba:	b088      	sub	sp, #32
 8006fbc:	af00      	add	r7, sp, #0
 8006fbe:	60f8      	str	r0, [r7, #12]
 8006fc0:	60b9      	str	r1, [r7, #8]
 8006fc2:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, days_elapsed = 0U, hours = 0U;
 8006fc4:	2300      	movs	r3, #0
 8006fc6:	61bb      	str	r3, [r7, #24]
 8006fc8:	2300      	movs	r3, #0
 8006fca:	61fb      	str	r3, [r7, #28]
 8006fcc:	2300      	movs	r3, #0
 8006fce:	617b      	str	r3, [r7, #20]
 8006fd0:	2300      	movs	r3, #0
 8006fd2:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	2b00      	cmp	r3, #0
 8006fd8:	d002      	beq.n	8006fe0 <HAL_RTC_GetTime+0x28>
 8006fda:	68bb      	ldr	r3, [r7, #8]
 8006fdc:	2b00      	cmp	r3, #0
 8006fde:	d101      	bne.n	8006fe4 <HAL_RTC_GetTime+0x2c>
  {
    return HAL_ERROR;
 8006fe0:	2301      	movs	r3, #1
 8006fe2:	e0b5      	b.n	8007150 <HAL_RTC_GetTime+0x198>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Check if counter overflow occurred */
  if (__HAL_RTC_OVERFLOW_GET_FLAG(hrtc, RTC_FLAG_OW))
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	685b      	ldr	r3, [r3, #4]
 8006fea:	f003 0304 	and.w	r3, r3, #4
 8006fee:	2b00      	cmp	r3, #0
 8006ff0:	d001      	beq.n	8006ff6 <HAL_RTC_GetTime+0x3e>
  {
    return HAL_ERROR;
 8006ff2:	2301      	movs	r3, #1
 8006ff4:	e0ac      	b.n	8007150 <HAL_RTC_GetTime+0x198>
  }

  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 8006ff6:	68f8      	ldr	r0, [r7, #12]
 8006ff8:	f000 f9ed 	bl	80073d6 <RTC_ReadTimeCounter>
 8006ffc:	61b8      	str	r0, [r7, #24]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 8006ffe:	69bb      	ldr	r3, [r7, #24]
 8007000:	4a55      	ldr	r2, [pc, #340]	; (8007158 <HAL_RTC_GetTime+0x1a0>)
 8007002:	fba2 2303 	umull	r2, r3, r2, r3
 8007006:	0adb      	lsrs	r3, r3, #11
 8007008:	613b      	str	r3, [r7, #16]
  sTime->Minutes  = (uint8_t)((counter_time % 3600U) / 60U);
 800700a:	69ba      	ldr	r2, [r7, #24]
 800700c:	4b52      	ldr	r3, [pc, #328]	; (8007158 <HAL_RTC_GetTime+0x1a0>)
 800700e:	fba3 1302 	umull	r1, r3, r3, r2
 8007012:	0adb      	lsrs	r3, r3, #11
 8007014:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8007018:	fb01 f303 	mul.w	r3, r1, r3
 800701c:	1ad3      	subs	r3, r2, r3
 800701e:	4a4f      	ldr	r2, [pc, #316]	; (800715c <HAL_RTC_GetTime+0x1a4>)
 8007020:	fba2 2303 	umull	r2, r3, r2, r3
 8007024:	095b      	lsrs	r3, r3, #5
 8007026:	b2da      	uxtb	r2, r3
 8007028:	68bb      	ldr	r3, [r7, #8]
 800702a:	705a      	strb	r2, [r3, #1]
  sTime->Seconds  = (uint8_t)((counter_time % 3600U) % 60U);
 800702c:	69bb      	ldr	r3, [r7, #24]
 800702e:	4a4a      	ldr	r2, [pc, #296]	; (8007158 <HAL_RTC_GetTime+0x1a0>)
 8007030:	fba2 1203 	umull	r1, r2, r2, r3
 8007034:	0ad2      	lsrs	r2, r2, #11
 8007036:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 800703a:	fb01 f202 	mul.w	r2, r1, r2
 800703e:	1a9a      	subs	r2, r3, r2
 8007040:	4b46      	ldr	r3, [pc, #280]	; (800715c <HAL_RTC_GetTime+0x1a4>)
 8007042:	fba3 1302 	umull	r1, r3, r3, r2
 8007046:	0959      	lsrs	r1, r3, #5
 8007048:	460b      	mov	r3, r1
 800704a:	011b      	lsls	r3, r3, #4
 800704c:	1a5b      	subs	r3, r3, r1
 800704e:	009b      	lsls	r3, r3, #2
 8007050:	1ad1      	subs	r1, r2, r3
 8007052:	b2ca      	uxtb	r2, r1
 8007054:	68bb      	ldr	r3, [r7, #8]
 8007056:	709a      	strb	r2, [r3, #2]

  if (hours >= 24U)
 8007058:	693b      	ldr	r3, [r7, #16]
 800705a:	2b17      	cmp	r3, #23
 800705c:	d955      	bls.n	800710a <HAL_RTC_GetTime+0x152>
  {
    /* Get number of days elapsed from last calculation */
    days_elapsed = (hours / 24U);
 800705e:	693b      	ldr	r3, [r7, #16]
 8007060:	4a3f      	ldr	r2, [pc, #252]	; (8007160 <HAL_RTC_GetTime+0x1a8>)
 8007062:	fba2 2303 	umull	r2, r3, r2, r3
 8007066:	091b      	lsrs	r3, r3, #4
 8007068:	617b      	str	r3, [r7, #20]

    /* Set Hours in RTC_TimeTypeDef structure*/
    sTime->Hours = (hours % 24U);
 800706a:	6939      	ldr	r1, [r7, #16]
 800706c:	4b3c      	ldr	r3, [pc, #240]	; (8007160 <HAL_RTC_GetTime+0x1a8>)
 800706e:	fba3 2301 	umull	r2, r3, r3, r1
 8007072:	091a      	lsrs	r2, r3, #4
 8007074:	4613      	mov	r3, r2
 8007076:	005b      	lsls	r3, r3, #1
 8007078:	4413      	add	r3, r2
 800707a:	00db      	lsls	r3, r3, #3
 800707c:	1aca      	subs	r2, r1, r3
 800707e:	b2d2      	uxtb	r2, r2
 8007080:	68bb      	ldr	r3, [r7, #8]
 8007082:	701a      	strb	r2, [r3, #0]

    /* Read Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8007084:	68f8      	ldr	r0, [r7, #12]
 8007086:	f000 f9fd 	bl	8007484 <RTC_ReadAlarmCounter>
 800708a:	61f8      	str	r0, [r7, #28]

    /* Calculate remaining time to reach alarm (only if set and not yet expired)*/
    if ((counter_alarm != RTC_ALARM_RESETVALUE) && (counter_alarm > counter_time))
 800708c:	69fb      	ldr	r3, [r7, #28]
 800708e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007092:	d008      	beq.n	80070a6 <HAL_RTC_GetTime+0xee>
 8007094:	69fa      	ldr	r2, [r7, #28]
 8007096:	69bb      	ldr	r3, [r7, #24]
 8007098:	429a      	cmp	r2, r3
 800709a:	d904      	bls.n	80070a6 <HAL_RTC_GetTime+0xee>
    {
      counter_alarm -= counter_time;
 800709c:	69fa      	ldr	r2, [r7, #28]
 800709e:	69bb      	ldr	r3, [r7, #24]
 80070a0:	1ad3      	subs	r3, r2, r3
 80070a2:	61fb      	str	r3, [r7, #28]
 80070a4:	e002      	b.n	80070ac <HAL_RTC_GetTime+0xf4>
    }
    else
    {
      /* In case of counter_alarm < counter_time */
      /* Alarm expiration already occurred but alarm not deactivated */
      counter_alarm = RTC_ALARM_RESETVALUE;
 80070a6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80070aa:	61fb      	str	r3, [r7, #28]
    }

    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= (days_elapsed * 24U * 3600U);
 80070ac:	697b      	ldr	r3, [r7, #20]
 80070ae:	4a2d      	ldr	r2, [pc, #180]	; (8007164 <HAL_RTC_GetTime+0x1ac>)
 80070b0:	fb02 f303 	mul.w	r3, r2, r3
 80070b4:	69ba      	ldr	r2, [r7, #24]
 80070b6:	1ad3      	subs	r3, r2, r3
 80070b8:	61bb      	str	r3, [r7, #24]

    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 80070ba:	69b9      	ldr	r1, [r7, #24]
 80070bc:	68f8      	ldr	r0, [r7, #12]
 80070be:	f000 f9ba 	bl	8007436 <RTC_WriteTimeCounter>
 80070c2:	4603      	mov	r3, r0
 80070c4:	2b00      	cmp	r3, #0
 80070c6:	d001      	beq.n	80070cc <HAL_RTC_GetTime+0x114>
    {
      return HAL_ERROR;
 80070c8:	2301      	movs	r3, #1
 80070ca:	e041      	b.n	8007150 <HAL_RTC_GetTime+0x198>
    }

    /* Set updated alarm to be set */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 80070cc:	69fb      	ldr	r3, [r7, #28]
 80070ce:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80070d2:	d00c      	beq.n	80070ee <HAL_RTC_GetTime+0x136>
    {
      counter_alarm += counter_time;
 80070d4:	69fa      	ldr	r2, [r7, #28]
 80070d6:	69bb      	ldr	r3, [r7, #24]
 80070d8:	4413      	add	r3, r2
 80070da:	61fb      	str	r3, [r7, #28]

      /* Write time counter in RTC registers */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 80070dc:	69f9      	ldr	r1, [r7, #28]
 80070de:	68f8      	ldr	r0, [r7, #12]
 80070e0:	f000 f9e9 	bl	80074b6 <RTC_WriteAlarmCounter>
 80070e4:	4603      	mov	r3, r0
 80070e6:	2b00      	cmp	r3, #0
 80070e8:	d00a      	beq.n	8007100 <HAL_RTC_GetTime+0x148>
      {
        return HAL_ERROR;
 80070ea:	2301      	movs	r3, #1
 80070ec:	e030      	b.n	8007150 <HAL_RTC_GetTime+0x198>
      }
    }
    else
    {
      /* Alarm already occurred. Set it to reset values to avoid unexpected expiration */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 80070ee:	69f9      	ldr	r1, [r7, #28]
 80070f0:	68f8      	ldr	r0, [r7, #12]
 80070f2:	f000 f9e0 	bl	80074b6 <RTC_WriteAlarmCounter>
 80070f6:	4603      	mov	r3, r0
 80070f8:	2b00      	cmp	r3, #0
 80070fa:	d001      	beq.n	8007100 <HAL_RTC_GetTime+0x148>
      {
        return HAL_ERROR;
 80070fc:	2301      	movs	r3, #1
 80070fe:	e027      	b.n	8007150 <HAL_RTC_GetTime+0x198>
      }
    }

    /* Update date */
    RTC_DateUpdate(hrtc, days_elapsed);
 8007100:	6979      	ldr	r1, [r7, #20]
 8007102:	68f8      	ldr	r0, [r7, #12]
 8007104:	f000 fa88 	bl	8007618 <RTC_DateUpdate>
 8007108:	e003      	b.n	8007112 <HAL_RTC_GetTime+0x15a>
  }
  else
  {
    sTime->Hours = hours;
 800710a:	693b      	ldr	r3, [r7, #16]
 800710c:	b2da      	uxtb	r2, r3
 800710e:	68bb      	ldr	r3, [r7, #8]
 8007110:	701a      	strb	r2, [r3, #0]
  }

  /* Check the input parameters format */
  if (Format != RTC_FORMAT_BIN)
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	2b00      	cmp	r3, #0
 8007116:	d01a      	beq.n	800714e <HAL_RTC_GetTime+0x196>
  {
    /* Convert the time structure parameters to BCD format */
    sTime->Hours    = (uint8_t)RTC_ByteToBcd2(sTime->Hours);
 8007118:	68bb      	ldr	r3, [r7, #8]
 800711a:	781b      	ldrb	r3, [r3, #0]
 800711c:	4618      	mov	r0, r3
 800711e:	f000 fa41 	bl	80075a4 <RTC_ByteToBcd2>
 8007122:	4603      	mov	r3, r0
 8007124:	461a      	mov	r2, r3
 8007126:	68bb      	ldr	r3, [r7, #8]
 8007128:	701a      	strb	r2, [r3, #0]
    sTime->Minutes  = (uint8_t)RTC_ByteToBcd2(sTime->Minutes);
 800712a:	68bb      	ldr	r3, [r7, #8]
 800712c:	785b      	ldrb	r3, [r3, #1]
 800712e:	4618      	mov	r0, r3
 8007130:	f000 fa38 	bl	80075a4 <RTC_ByteToBcd2>
 8007134:	4603      	mov	r3, r0
 8007136:	461a      	mov	r2, r3
 8007138:	68bb      	ldr	r3, [r7, #8]
 800713a:	705a      	strb	r2, [r3, #1]
    sTime->Seconds  = (uint8_t)RTC_ByteToBcd2(sTime->Seconds);
 800713c:	68bb      	ldr	r3, [r7, #8]
 800713e:	789b      	ldrb	r3, [r3, #2]
 8007140:	4618      	mov	r0, r3
 8007142:	f000 fa2f 	bl	80075a4 <RTC_ByteToBcd2>
 8007146:	4603      	mov	r3, r0
 8007148:	461a      	mov	r2, r3
 800714a:	68bb      	ldr	r3, [r7, #8]
 800714c:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 800714e:	2300      	movs	r3, #0
}
 8007150:	4618      	mov	r0, r3
 8007152:	3720      	adds	r7, #32
 8007154:	46bd      	mov	sp, r7
 8007156:	bd80      	pop	{r7, pc}
 8007158:	91a2b3c5 	.word	0x91a2b3c5
 800715c:	88888889 	.word	0x88888889
 8007160:	aaaaaaab 	.word	0xaaaaaaab
 8007164:	00015180 	.word	0x00015180

08007168 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8007168:	b580      	push	{r7, lr}
 800716a:	b088      	sub	sp, #32
 800716c:	af00      	add	r7, sp, #0
 800716e:	60f8      	str	r0, [r7, #12]
 8007170:	60b9      	str	r1, [r7, #8]
 8007172:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, hours = 0U;
 8007174:	2300      	movs	r3, #0
 8007176:	61fb      	str	r3, [r7, #28]
 8007178:	2300      	movs	r3, #0
 800717a:	61bb      	str	r3, [r7, #24]
 800717c:	2300      	movs	r3, #0
 800717e:	617b      	str	r3, [r7, #20]

  /* Check input parameters */
  if ((hrtc == NULL) || (sDate == NULL))
 8007180:	68fb      	ldr	r3, [r7, #12]
 8007182:	2b00      	cmp	r3, #0
 8007184:	d002      	beq.n	800718c <HAL_RTC_SetDate+0x24>
 8007186:	68bb      	ldr	r3, [r7, #8]
 8007188:	2b00      	cmp	r3, #0
 800718a:	d101      	bne.n	8007190 <HAL_RTC_SetDate+0x28>
  {
    return HAL_ERROR;
 800718c:	2301      	movs	r3, #1
 800718e:	e097      	b.n	80072c0 <HAL_RTC_SetDate+0x158>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8007190:	68fb      	ldr	r3, [r7, #12]
 8007192:	7c1b      	ldrb	r3, [r3, #16]
 8007194:	2b01      	cmp	r3, #1
 8007196:	d101      	bne.n	800719c <HAL_RTC_SetDate+0x34>
 8007198:	2302      	movs	r3, #2
 800719a:	e091      	b.n	80072c0 <HAL_RTC_SetDate+0x158>
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	2201      	movs	r2, #1
 80071a0:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80071a2:	68fb      	ldr	r3, [r7, #12]
 80071a4:	2202      	movs	r2, #2
 80071a6:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	d10c      	bne.n	80071c8 <HAL_RTC_SetDate+0x60>
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = sDate->Year;
 80071ae:	68bb      	ldr	r3, [r7, #8]
 80071b0:	78da      	ldrb	r2, [r3, #3]
 80071b2:	68fb      	ldr	r3, [r7, #12]
 80071b4:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = sDate->Month;
 80071b6:	68bb      	ldr	r3, [r7, #8]
 80071b8:	785a      	ldrb	r2, [r3, #1]
 80071ba:	68fb      	ldr	r3, [r7, #12]
 80071bc:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = sDate->Date;
 80071be:	68bb      	ldr	r3, [r7, #8]
 80071c0:	789a      	ldrb	r2, [r3, #2]
 80071c2:	68fb      	ldr	r3, [r7, #12]
 80071c4:	739a      	strb	r2, [r3, #14]
 80071c6:	e01a      	b.n	80071fe <HAL_RTC_SetDate+0x96>
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = RTC_Bcd2ToByte(sDate->Year);
 80071c8:	68bb      	ldr	r3, [r7, #8]
 80071ca:	78db      	ldrb	r3, [r3, #3]
 80071cc:	4618      	mov	r0, r3
 80071ce:	f000 fa06 	bl	80075de <RTC_Bcd2ToByte>
 80071d2:	4603      	mov	r3, r0
 80071d4:	461a      	mov	r2, r3
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_Bcd2ToByte(sDate->Month);
 80071da:	68bb      	ldr	r3, [r7, #8]
 80071dc:	785b      	ldrb	r3, [r3, #1]
 80071de:	4618      	mov	r0, r3
 80071e0:	f000 f9fd 	bl	80075de <RTC_Bcd2ToByte>
 80071e4:	4603      	mov	r3, r0
 80071e6:	461a      	mov	r2, r3
 80071e8:	68fb      	ldr	r3, [r7, #12]
 80071ea:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = RTC_Bcd2ToByte(sDate->Date);
 80071ec:	68bb      	ldr	r3, [r7, #8]
 80071ee:	789b      	ldrb	r3, [r3, #2]
 80071f0:	4618      	mov	r0, r3
 80071f2:	f000 f9f4 	bl	80075de <RTC_Bcd2ToByte>
 80071f6:	4603      	mov	r3, r0
 80071f8:	461a      	mov	r2, r3
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	739a      	strb	r2, [r3, #14]
  }

  /* WeekDay set by user can be ignored because automatically calculated */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(hrtc->DateToUpdate.Year, hrtc->DateToUpdate.Month, hrtc->DateToUpdate.Date);
 80071fe:	68fb      	ldr	r3, [r7, #12]
 8007200:	7bdb      	ldrb	r3, [r3, #15]
 8007202:	4618      	mov	r0, r3
 8007204:	68fb      	ldr	r3, [r7, #12]
 8007206:	7b59      	ldrb	r1, [r3, #13]
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	7b9b      	ldrb	r3, [r3, #14]
 800720c:	461a      	mov	r2, r3
 800720e:	f000 fadf 	bl	80077d0 <RTC_WeekDayNum>
 8007212:	4603      	mov	r3, r0
 8007214:	461a      	mov	r2, r3
 8007216:	68fb      	ldr	r3, [r7, #12]
 8007218:	731a      	strb	r2, [r3, #12]
  sDate->WeekDay = hrtc->DateToUpdate.WeekDay;
 800721a:	68fb      	ldr	r3, [r7, #12]
 800721c:	7b1a      	ldrb	r2, [r3, #12]
 800721e:	68bb      	ldr	r3, [r7, #8]
 8007220:	701a      	strb	r2, [r3, #0]

  /* Reset time to be aligned on the same day */
  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 8007222:	68f8      	ldr	r0, [r7, #12]
 8007224:	f000 f8d7 	bl	80073d6 <RTC_ReadTimeCounter>
 8007228:	61f8      	str	r0, [r7, #28]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 800722a:	69fb      	ldr	r3, [r7, #28]
 800722c:	4a26      	ldr	r2, [pc, #152]	; (80072c8 <HAL_RTC_SetDate+0x160>)
 800722e:	fba2 2303 	umull	r2, r3, r2, r3
 8007232:	0adb      	lsrs	r3, r3, #11
 8007234:	617b      	str	r3, [r7, #20]
  if (hours > 24U)
 8007236:	697b      	ldr	r3, [r7, #20]
 8007238:	2b18      	cmp	r3, #24
 800723a:	d93a      	bls.n	80072b2 <HAL_RTC_SetDate+0x14a>
  {
    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= ((hours / 24U) * 24U * 3600U);
 800723c:	697b      	ldr	r3, [r7, #20]
 800723e:	4a23      	ldr	r2, [pc, #140]	; (80072cc <HAL_RTC_SetDate+0x164>)
 8007240:	fba2 2303 	umull	r2, r3, r2, r3
 8007244:	091b      	lsrs	r3, r3, #4
 8007246:	4a22      	ldr	r2, [pc, #136]	; (80072d0 <HAL_RTC_SetDate+0x168>)
 8007248:	fb02 f303 	mul.w	r3, r2, r3
 800724c:	69fa      	ldr	r2, [r7, #28]
 800724e:	1ad3      	subs	r3, r2, r3
 8007250:	61fb      	str	r3, [r7, #28]
    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8007252:	69f9      	ldr	r1, [r7, #28]
 8007254:	68f8      	ldr	r0, [r7, #12]
 8007256:	f000 f8ee 	bl	8007436 <RTC_WriteTimeCounter>
 800725a:	4603      	mov	r3, r0
 800725c:	2b00      	cmp	r3, #0
 800725e:	d007      	beq.n	8007270 <HAL_RTC_SetDate+0x108>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8007260:	68fb      	ldr	r3, [r7, #12]
 8007262:	2204      	movs	r2, #4
 8007264:	745a      	strb	r2, [r3, #17]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 8007266:	68fb      	ldr	r3, [r7, #12]
 8007268:	2200      	movs	r2, #0
 800726a:	741a      	strb	r2, [r3, #16]

      return HAL_ERROR;
 800726c:	2301      	movs	r3, #1
 800726e:	e027      	b.n	80072c0 <HAL_RTC_SetDate+0x158>
    }

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8007270:	68f8      	ldr	r0, [r7, #12]
 8007272:	f000 f907 	bl	8007484 <RTC_ReadAlarmCounter>
 8007276:	61b8      	str	r0, [r7, #24]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8007278:	69bb      	ldr	r3, [r7, #24]
 800727a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800727e:	d018      	beq.n	80072b2 <HAL_RTC_SetDate+0x14a>
    {
      if (counter_alarm < counter_time)
 8007280:	69ba      	ldr	r2, [r7, #24]
 8007282:	69fb      	ldr	r3, [r7, #28]
 8007284:	429a      	cmp	r2, r3
 8007286:	d214      	bcs.n	80072b2 <HAL_RTC_SetDate+0x14a>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 8007288:	69bb      	ldr	r3, [r7, #24]
 800728a:	f503 33a8 	add.w	r3, r3, #86016	; 0x15000
 800728e:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8007292:	61bb      	str	r3, [r7, #24]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8007294:	69b9      	ldr	r1, [r7, #24]
 8007296:	68f8      	ldr	r0, [r7, #12]
 8007298:	f000 f90d 	bl	80074b6 <RTC_WriteAlarmCounter>
 800729c:	4603      	mov	r3, r0
 800729e:	2b00      	cmp	r3, #0
 80072a0:	d007      	beq.n	80072b2 <HAL_RTC_SetDate+0x14a>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 80072a2:	68fb      	ldr	r3, [r7, #12]
 80072a4:	2204      	movs	r2, #4
 80072a6:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	2200      	movs	r2, #0
 80072ac:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 80072ae:	2301      	movs	r3, #1
 80072b0:	e006      	b.n	80072c0 <HAL_RTC_SetDate+0x158>
    }


  }

  hrtc->State = HAL_RTC_STATE_READY ;
 80072b2:	68fb      	ldr	r3, [r7, #12]
 80072b4:	2201      	movs	r2, #1
 80072b6:	745a      	strb	r2, [r3, #17]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80072b8:	68fb      	ldr	r3, [r7, #12]
 80072ba:	2200      	movs	r2, #0
 80072bc:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 80072be:	2300      	movs	r3, #0
}
 80072c0:	4618      	mov	r0, r3
 80072c2:	3720      	adds	r7, #32
 80072c4:	46bd      	mov	sp, r7
 80072c6:	bd80      	pop	{r7, pc}
 80072c8:	91a2b3c5 	.word	0x91a2b3c5
 80072cc:	aaaaaaab 	.word	0xaaaaaaab
 80072d0:	00015180 	.word	0x00015180

080072d4 <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN:  Binary data format
  *            @arg RTC_FORMAT_BCD:  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80072d4:	b580      	push	{r7, lr}
 80072d6:	b086      	sub	sp, #24
 80072d8:	af00      	add	r7, sp, #0
 80072da:	60f8      	str	r0, [r7, #12]
 80072dc:	60b9      	str	r1, [r7, #8]
 80072de:	607a      	str	r2, [r7, #4]
  RTC_TimeTypeDef stime = {0U};
 80072e0:	f107 0314 	add.w	r3, r7, #20
 80072e4:	2100      	movs	r1, #0
 80072e6:	460a      	mov	r2, r1
 80072e8:	801a      	strh	r2, [r3, #0]
 80072ea:	460a      	mov	r2, r1
 80072ec:	709a      	strb	r2, [r3, #2]

  /* Check input parameters */
  if ((hrtc == NULL) || (sDate == NULL))
 80072ee:	68fb      	ldr	r3, [r7, #12]
 80072f0:	2b00      	cmp	r3, #0
 80072f2:	d002      	beq.n	80072fa <HAL_RTC_GetDate+0x26>
 80072f4:	68bb      	ldr	r3, [r7, #8]
 80072f6:	2b00      	cmp	r3, #0
 80072f8:	d101      	bne.n	80072fe <HAL_RTC_GetDate+0x2a>
  {
    return HAL_ERROR;
 80072fa:	2301      	movs	r3, #1
 80072fc:	e03a      	b.n	8007374 <HAL_RTC_GetDate+0xa0>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Call HAL_RTC_GetTime function to update date if counter higher than 24 hours */
  if (HAL_RTC_GetTime(hrtc, &stime, RTC_FORMAT_BIN) != HAL_OK)
 80072fe:	f107 0314 	add.w	r3, r7, #20
 8007302:	2200      	movs	r2, #0
 8007304:	4619      	mov	r1, r3
 8007306:	68f8      	ldr	r0, [r7, #12]
 8007308:	f7ff fe56 	bl	8006fb8 <HAL_RTC_GetTime>
 800730c:	4603      	mov	r3, r0
 800730e:	2b00      	cmp	r3, #0
 8007310:	d001      	beq.n	8007316 <HAL_RTC_GetDate+0x42>
  {
    return HAL_ERROR;
 8007312:	2301      	movs	r3, #1
 8007314:	e02e      	b.n	8007374 <HAL_RTC_GetDate+0xa0>
  }

  /* Fill the structure fields with the read parameters */
  sDate->WeekDay  = hrtc->DateToUpdate.WeekDay;
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	7b1a      	ldrb	r2, [r3, #12]
 800731a:	68bb      	ldr	r3, [r7, #8]
 800731c:	701a      	strb	r2, [r3, #0]
  sDate->Year     = hrtc->DateToUpdate.Year;
 800731e:	68fb      	ldr	r3, [r7, #12]
 8007320:	7bda      	ldrb	r2, [r3, #15]
 8007322:	68bb      	ldr	r3, [r7, #8]
 8007324:	70da      	strb	r2, [r3, #3]
  sDate->Month    = hrtc->DateToUpdate.Month;
 8007326:	68fb      	ldr	r3, [r7, #12]
 8007328:	7b5a      	ldrb	r2, [r3, #13]
 800732a:	68bb      	ldr	r3, [r7, #8]
 800732c:	705a      	strb	r2, [r3, #1]
  sDate->Date     = hrtc->DateToUpdate.Date;
 800732e:	68fb      	ldr	r3, [r7, #12]
 8007330:	7b9a      	ldrb	r2, [r3, #14]
 8007332:	68bb      	ldr	r3, [r7, #8]
 8007334:	709a      	strb	r2, [r3, #2]

  /* Check the input parameters format */
  if (Format != RTC_FORMAT_BIN)
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	2b00      	cmp	r3, #0
 800733a:	d01a      	beq.n	8007372 <HAL_RTC_GetDate+0x9e>
  {
    /* Convert the date structure parameters to BCD format */
    sDate->Year   = (uint8_t)RTC_ByteToBcd2(sDate->Year);
 800733c:	68bb      	ldr	r3, [r7, #8]
 800733e:	78db      	ldrb	r3, [r3, #3]
 8007340:	4618      	mov	r0, r3
 8007342:	f000 f92f 	bl	80075a4 <RTC_ByteToBcd2>
 8007346:	4603      	mov	r3, r0
 8007348:	461a      	mov	r2, r3
 800734a:	68bb      	ldr	r3, [r7, #8]
 800734c:	70da      	strb	r2, [r3, #3]
    sDate->Month  = (uint8_t)RTC_ByteToBcd2(sDate->Month);
 800734e:	68bb      	ldr	r3, [r7, #8]
 8007350:	785b      	ldrb	r3, [r3, #1]
 8007352:	4618      	mov	r0, r3
 8007354:	f000 f926 	bl	80075a4 <RTC_ByteToBcd2>
 8007358:	4603      	mov	r3, r0
 800735a:	461a      	mov	r2, r3
 800735c:	68bb      	ldr	r3, [r7, #8]
 800735e:	705a      	strb	r2, [r3, #1]
    sDate->Date   = (uint8_t)RTC_ByteToBcd2(sDate->Date);
 8007360:	68bb      	ldr	r3, [r7, #8]
 8007362:	789b      	ldrb	r3, [r3, #2]
 8007364:	4618      	mov	r0, r3
 8007366:	f000 f91d 	bl	80075a4 <RTC_ByteToBcd2>
 800736a:	4603      	mov	r3, r0
 800736c:	461a      	mov	r2, r3
 800736e:	68bb      	ldr	r3, [r7, #8]
 8007370:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8007372:	2300      	movs	r3, #0
}
 8007374:	4618      	mov	r0, r3
 8007376:	3718      	adds	r7, #24
 8007378:	46bd      	mov	sp, r7
 800737a:	bd80      	pop	{r7, pc}

0800737c <HAL_RTC_WaitForSynchro>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800737c:	b580      	push	{r7, lr}
 800737e:	b084      	sub	sp, #16
 8007380:	af00      	add	r7, sp, #0
 8007382:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007384:	2300      	movs	r3, #0
 8007386:	60fb      	str	r3, [r7, #12]

  /* Check input parameters */
  if (hrtc == NULL)
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	2b00      	cmp	r3, #0
 800738c:	d101      	bne.n	8007392 <HAL_RTC_WaitForSynchro+0x16>
  {
    return HAL_ERROR;
 800738e:	2301      	movs	r3, #1
 8007390:	e01d      	b.n	80073ce <HAL_RTC_WaitForSynchro+0x52>
  }

  /* Clear RSF flag */
  CLEAR_BIT(hrtc->Instance->CRL, RTC_FLAG_RSF);
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	685a      	ldr	r2, [r3, #4]
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	f022 0208 	bic.w	r2, r2, #8
 80073a0:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 80073a2:	f7fc fc8b 	bl	8003cbc <HAL_GetTick>
 80073a6:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 80073a8:	e009      	b.n	80073be <HAL_RTC_WaitForSynchro+0x42>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 80073aa:	f7fc fc87 	bl	8003cbc <HAL_GetTick>
 80073ae:	4602      	mov	r2, r0
 80073b0:	68fb      	ldr	r3, [r7, #12]
 80073b2:	1ad3      	subs	r3, r2, r3
 80073b4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80073b8:	d901      	bls.n	80073be <HAL_RTC_WaitForSynchro+0x42>
    {
      return HAL_TIMEOUT;
 80073ba:	2303      	movs	r3, #3
 80073bc:	e007      	b.n	80073ce <HAL_RTC_WaitForSynchro+0x52>
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	685b      	ldr	r3, [r3, #4]
 80073c4:	f003 0308 	and.w	r3, r3, #8
 80073c8:	2b00      	cmp	r3, #0
 80073ca:	d0ee      	beq.n	80073aa <HAL_RTC_WaitForSynchro+0x2e>
    }
  }

  return HAL_OK;
 80073cc:	2300      	movs	r3, #0
}
 80073ce:	4618      	mov	r0, r3
 80073d0:	3710      	adds	r7, #16
 80073d2:	46bd      	mov	sp, r7
 80073d4:	bd80      	pop	{r7, pc}

080073d6 <RTC_ReadTimeCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadTimeCounter(RTC_HandleTypeDef *hrtc)
{
 80073d6:	b480      	push	{r7}
 80073d8:	b087      	sub	sp, #28
 80073da:	af00      	add	r7, sp, #0
 80073dc:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, high2 = 0U, low = 0U;
 80073de:	2300      	movs	r3, #0
 80073e0:	827b      	strh	r3, [r7, #18]
 80073e2:	2300      	movs	r3, #0
 80073e4:	823b      	strh	r3, [r7, #16]
 80073e6:	2300      	movs	r3, #0
 80073e8:	81fb      	strh	r3, [r7, #14]
  uint32_t timecounter = 0U;
 80073ea:	2300      	movs	r3, #0
 80073ec:	617b      	str	r3, [r7, #20]

  high1 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	699b      	ldr	r3, [r3, #24]
 80073f4:	827b      	strh	r3, [r7, #18]
  low   = READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT);
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	69db      	ldr	r3, [r3, #28]
 80073fc:	81fb      	strh	r3, [r7, #14]
  high2 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	699b      	ldr	r3, [r3, #24]
 8007404:	823b      	strh	r3, [r7, #16]

  if (high1 != high2)
 8007406:	8a7a      	ldrh	r2, [r7, #18]
 8007408:	8a3b      	ldrh	r3, [r7, #16]
 800740a:	429a      	cmp	r2, r3
 800740c:	d008      	beq.n	8007420 <RTC_ReadTimeCounter+0x4a>
  {
    /* In this case the counter roll over during reading of CNTL and CNTH registers,
       read again CNTL register then return the counter value */
    timecounter = (((uint32_t) high2 << 16U) | READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT));
 800740e:	8a3b      	ldrh	r3, [r7, #16]
 8007410:	041a      	lsls	r2, r3, #16
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	69db      	ldr	r3, [r3, #28]
 8007418:	b29b      	uxth	r3, r3
 800741a:	4313      	orrs	r3, r2
 800741c:	617b      	str	r3, [r7, #20]
 800741e:	e004      	b.n	800742a <RTC_ReadTimeCounter+0x54>
  }
  else
  {
    /* No counter roll over during reading of CNTL and CNTH registers, counter
       value is equal to first value of CNTL and CNTH */
    timecounter = (((uint32_t) high1 << 16U) | low);
 8007420:	8a7b      	ldrh	r3, [r7, #18]
 8007422:	041a      	lsls	r2, r3, #16
 8007424:	89fb      	ldrh	r3, [r7, #14]
 8007426:	4313      	orrs	r3, r2
 8007428:	617b      	str	r3, [r7, #20]
  }

  return timecounter;
 800742a:	697b      	ldr	r3, [r7, #20]
}
 800742c:	4618      	mov	r0, r3
 800742e:	371c      	adds	r7, #28
 8007430:	46bd      	mov	sp, r7
 8007432:	bc80      	pop	{r7}
 8007434:	4770      	bx	lr

08007436 <RTC_WriteTimeCounter>:
  *                the configuration information for RTC.
  * @param  TimeCounter: Counter to write in RTC_CNT registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteTimeCounter(RTC_HandleTypeDef *hrtc, uint32_t TimeCounter)
{
 8007436:	b580      	push	{r7, lr}
 8007438:	b084      	sub	sp, #16
 800743a:	af00      	add	r7, sp, #0
 800743c:	6078      	str	r0, [r7, #4]
 800743e:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007440:	2300      	movs	r3, #0
 8007442:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8007444:	6878      	ldr	r0, [r7, #4]
 8007446:	f000 f85d 	bl	8007504 <RTC_EnterInitMode>
 800744a:	4603      	mov	r3, r0
 800744c:	2b00      	cmp	r3, #0
 800744e:	d002      	beq.n	8007456 <RTC_WriteTimeCounter+0x20>
  {
    status = HAL_ERROR;
 8007450:	2301      	movs	r3, #1
 8007452:	73fb      	strb	r3, [r7, #15]
 8007454:	e011      	b.n	800747a <RTC_WriteTimeCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->CNTH, (TimeCounter >> 16U));
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	683a      	ldr	r2, [r7, #0]
 800745c:	0c12      	lsrs	r2, r2, #16
 800745e:	619a      	str	r2, [r3, #24]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->CNTL, (TimeCounter & RTC_CNTL_RTC_CNT));
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	683a      	ldr	r2, [r7, #0]
 8007466:	b292      	uxth	r2, r2
 8007468:	61da      	str	r2, [r3, #28]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 800746a:	6878      	ldr	r0, [r7, #4]
 800746c:	f000 f872 	bl	8007554 <RTC_ExitInitMode>
 8007470:	4603      	mov	r3, r0
 8007472:	2b00      	cmp	r3, #0
 8007474:	d001      	beq.n	800747a <RTC_WriteTimeCounter+0x44>
    {
      status = HAL_ERROR;
 8007476:	2301      	movs	r3, #1
 8007478:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 800747a:	7bfb      	ldrb	r3, [r7, #15]
}
 800747c:	4618      	mov	r0, r3
 800747e:	3710      	adds	r7, #16
 8007480:	46bd      	mov	sp, r7
 8007482:	bd80      	pop	{r7, pc}

08007484 <RTC_ReadAlarmCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadAlarmCounter(RTC_HandleTypeDef *hrtc)
{
 8007484:	b480      	push	{r7}
 8007486:	b085      	sub	sp, #20
 8007488:	af00      	add	r7, sp, #0
 800748a:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, low = 0U;
 800748c:	2300      	movs	r3, #0
 800748e:	81fb      	strh	r3, [r7, #14]
 8007490:	2300      	movs	r3, #0
 8007492:	81bb      	strh	r3, [r7, #12]

  high1 = READ_REG(hrtc->Instance->ALRH & RTC_CNTH_RTC_CNT);
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	6a1b      	ldr	r3, [r3, #32]
 800749a:	81fb      	strh	r3, [r7, #14]
  low   = READ_REG(hrtc->Instance->ALRL & RTC_CNTL_RTC_CNT);
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074a2:	81bb      	strh	r3, [r7, #12]

  return (((uint32_t) high1 << 16U) | low);
 80074a4:	89fb      	ldrh	r3, [r7, #14]
 80074a6:	041a      	lsls	r2, r3, #16
 80074a8:	89bb      	ldrh	r3, [r7, #12]
 80074aa:	4313      	orrs	r3, r2
}
 80074ac:	4618      	mov	r0, r3
 80074ae:	3714      	adds	r7, #20
 80074b0:	46bd      	mov	sp, r7
 80074b2:	bc80      	pop	{r7}
 80074b4:	4770      	bx	lr

080074b6 <RTC_WriteAlarmCounter>:
  *                the configuration information for RTC.
  * @param  AlarmCounter: Counter to write in RTC_ALR registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteAlarmCounter(RTC_HandleTypeDef *hrtc, uint32_t AlarmCounter)
{
 80074b6:	b580      	push	{r7, lr}
 80074b8:	b084      	sub	sp, #16
 80074ba:	af00      	add	r7, sp, #0
 80074bc:	6078      	str	r0, [r7, #4]
 80074be:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80074c0:	2300      	movs	r3, #0
 80074c2:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 80074c4:	6878      	ldr	r0, [r7, #4]
 80074c6:	f000 f81d 	bl	8007504 <RTC_EnterInitMode>
 80074ca:	4603      	mov	r3, r0
 80074cc:	2b00      	cmp	r3, #0
 80074ce:	d002      	beq.n	80074d6 <RTC_WriteAlarmCounter+0x20>
  {
    status = HAL_ERROR;
 80074d0:	2301      	movs	r3, #1
 80074d2:	73fb      	strb	r3, [r7, #15]
 80074d4:	e011      	b.n	80074fa <RTC_WriteAlarmCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->ALRH, (AlarmCounter >> 16U));
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	683a      	ldr	r2, [r7, #0]
 80074dc:	0c12      	lsrs	r2, r2, #16
 80074de:	621a      	str	r2, [r3, #32]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->ALRL, (AlarmCounter & RTC_ALRL_RTC_ALR));
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	683a      	ldr	r2, [r7, #0]
 80074e6:	b292      	uxth	r2, r2
 80074e8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 80074ea:	6878      	ldr	r0, [r7, #4]
 80074ec:	f000 f832 	bl	8007554 <RTC_ExitInitMode>
 80074f0:	4603      	mov	r3, r0
 80074f2:	2b00      	cmp	r3, #0
 80074f4:	d001      	beq.n	80074fa <RTC_WriteAlarmCounter+0x44>
    {
      status = HAL_ERROR;
 80074f6:	2301      	movs	r3, #1
 80074f8:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 80074fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80074fc:	4618      	mov	r0, r3
 80074fe:	3710      	adds	r7, #16
 8007500:	46bd      	mov	sp, r7
 8007502:	bd80      	pop	{r7, pc}

08007504 <RTC_EnterInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8007504:	b580      	push	{r7, lr}
 8007506:	b084      	sub	sp, #16
 8007508:	af00      	add	r7, sp, #0
 800750a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800750c:	2300      	movs	r3, #0
 800750e:	60fb      	str	r3, [r7, #12]

  tickstart = HAL_GetTick();
 8007510:	f7fc fbd4 	bl	8003cbc <HAL_GetTick>
 8007514:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8007516:	e009      	b.n	800752c <RTC_EnterInitMode+0x28>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8007518:	f7fc fbd0 	bl	8003cbc <HAL_GetTick>
 800751c:	4602      	mov	r2, r0
 800751e:	68fb      	ldr	r3, [r7, #12]
 8007520:	1ad3      	subs	r3, r2, r3
 8007522:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007526:	d901      	bls.n	800752c <RTC_EnterInitMode+0x28>
    {
      return HAL_TIMEOUT;
 8007528:	2303      	movs	r3, #3
 800752a:	e00f      	b.n	800754c <RTC_EnterInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	685b      	ldr	r3, [r3, #4]
 8007532:	f003 0320 	and.w	r3, r3, #32
 8007536:	2b00      	cmp	r3, #0
 8007538:	d0ee      	beq.n	8007518 <RTC_EnterInitMode+0x14>
    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	685a      	ldr	r2, [r3, #4]
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	f042 0210 	orr.w	r2, r2, #16
 8007548:	605a      	str	r2, [r3, #4]


  return HAL_OK;
 800754a:	2300      	movs	r3, #0
}
 800754c:	4618      	mov	r0, r3
 800754e:	3710      	adds	r7, #16
 8007550:	46bd      	mov	sp, r7
 8007552:	bd80      	pop	{r7, pc}

08007554 <RTC_ExitInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8007554:	b580      	push	{r7, lr}
 8007556:	b084      	sub	sp, #16
 8007558:	af00      	add	r7, sp, #0
 800755a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800755c:	2300      	movs	r3, #0
 800755e:	60fb      	str	r3, [r7, #12]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	685a      	ldr	r2, [r3, #4]
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	f022 0210 	bic.w	r2, r2, #16
 800756e:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 8007570:	f7fc fba4 	bl	8003cbc <HAL_GetTick>
 8007574:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8007576:	e009      	b.n	800758c <RTC_ExitInitMode+0x38>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8007578:	f7fc fba0 	bl	8003cbc <HAL_GetTick>
 800757c:	4602      	mov	r2, r0
 800757e:	68fb      	ldr	r3, [r7, #12]
 8007580:	1ad3      	subs	r3, r2, r3
 8007582:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007586:	d901      	bls.n	800758c <RTC_ExitInitMode+0x38>
    {
      return HAL_TIMEOUT;
 8007588:	2303      	movs	r3, #3
 800758a:	e007      	b.n	800759c <RTC_ExitInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	685b      	ldr	r3, [r3, #4]
 8007592:	f003 0320 	and.w	r3, r3, #32
 8007596:	2b00      	cmp	r3, #0
 8007598:	d0ee      	beq.n	8007578 <RTC_ExitInitMode+0x24>
    }
  }

  return HAL_OK;
 800759a:	2300      	movs	r3, #0
}
 800759c:	4618      	mov	r0, r3
 800759e:	3710      	adds	r7, #16
 80075a0:	46bd      	mov	sp, r7
 80075a2:	bd80      	pop	{r7, pc}

080075a4 <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value: Byte to be converted
  * @retval Converted byte
  */
static uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 80075a4:	b480      	push	{r7}
 80075a6:	b085      	sub	sp, #20
 80075a8:	af00      	add	r7, sp, #0
 80075aa:	4603      	mov	r3, r0
 80075ac:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 80075ae:	2300      	movs	r3, #0
 80075b0:	60fb      	str	r3, [r7, #12]

  while (Value >= 10U)
 80075b2:	e005      	b.n	80075c0 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 80075b4:	68fb      	ldr	r3, [r7, #12]
 80075b6:	3301      	adds	r3, #1
 80075b8:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 80075ba:	79fb      	ldrb	r3, [r7, #7]
 80075bc:	3b0a      	subs	r3, #10
 80075be:	71fb      	strb	r3, [r7, #7]
  while (Value >= 10U)
 80075c0:	79fb      	ldrb	r3, [r7, #7]
 80075c2:	2b09      	cmp	r3, #9
 80075c4:	d8f6      	bhi.n	80075b4 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | Value);
 80075c6:	68fb      	ldr	r3, [r7, #12]
 80075c8:	b2db      	uxtb	r3, r3
 80075ca:	011b      	lsls	r3, r3, #4
 80075cc:	b2da      	uxtb	r2, r3
 80075ce:	79fb      	ldrb	r3, [r7, #7]
 80075d0:	4313      	orrs	r3, r2
 80075d2:	b2db      	uxtb	r3, r3
}
 80075d4:	4618      	mov	r0, r3
 80075d6:	3714      	adds	r7, #20
 80075d8:	46bd      	mov	sp, r7
 80075da:	bc80      	pop	{r7}
 80075dc:	4770      	bx	lr

080075de <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value: BCD value to be converted
  * @retval Converted word
  */
static uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 80075de:	b480      	push	{r7}
 80075e0:	b085      	sub	sp, #20
 80075e2:	af00      	add	r7, sp, #0
 80075e4:	4603      	mov	r3, r0
 80075e6:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 80075e8:	2300      	movs	r3, #0
 80075ea:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10U;
 80075ec:	79fb      	ldrb	r3, [r7, #7]
 80075ee:	091b      	lsrs	r3, r3, #4
 80075f0:	b2db      	uxtb	r3, r3
 80075f2:	461a      	mov	r2, r3
 80075f4:	4613      	mov	r3, r2
 80075f6:	009b      	lsls	r3, r3, #2
 80075f8:	4413      	add	r3, r2
 80075fa:	005b      	lsls	r3, r3, #1
 80075fc:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 80075fe:	79fb      	ldrb	r3, [r7, #7]
 8007600:	f003 030f 	and.w	r3, r3, #15
 8007604:	b2da      	uxtb	r2, r3
 8007606:	68fb      	ldr	r3, [r7, #12]
 8007608:	b2db      	uxtb	r3, r3
 800760a:	4413      	add	r3, r2
 800760c:	b2db      	uxtb	r3, r3
}
 800760e:	4618      	mov	r0, r3
 8007610:	3714      	adds	r7, #20
 8007612:	46bd      	mov	sp, r7
 8007614:	bc80      	pop	{r7}
 8007616:	4770      	bx	lr

08007618 <RTC_DateUpdate>:
  *                the configuration information for RTC.
  * @param  DayElapsed: Number of days elapsed from last date update
  * @retval None
  */
static void RTC_DateUpdate(RTC_HandleTypeDef *hrtc, uint32_t DayElapsed)
{
 8007618:	b580      	push	{r7, lr}
 800761a:	b086      	sub	sp, #24
 800761c:	af00      	add	r7, sp, #0
 800761e:	6078      	str	r0, [r7, #4]
 8007620:	6039      	str	r1, [r7, #0]
  uint32_t year = 0U, month = 0U, day = 0U;
 8007622:	2300      	movs	r3, #0
 8007624:	617b      	str	r3, [r7, #20]
 8007626:	2300      	movs	r3, #0
 8007628:	613b      	str	r3, [r7, #16]
 800762a:	2300      	movs	r3, #0
 800762c:	60fb      	str	r3, [r7, #12]
  uint32_t loop = 0U;
 800762e:	2300      	movs	r3, #0
 8007630:	60bb      	str	r3, [r7, #8]

  /* Get the current year*/
  year = hrtc->DateToUpdate.Year;
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	7bdb      	ldrb	r3, [r3, #15]
 8007636:	617b      	str	r3, [r7, #20]

  /* Get the current month and day */
  month = hrtc->DateToUpdate.Month;
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	7b5b      	ldrb	r3, [r3, #13]
 800763c:	613b      	str	r3, [r7, #16]
  day = hrtc->DateToUpdate.Date;
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	7b9b      	ldrb	r3, [r3, #14]
 8007642:	60fb      	str	r3, [r7, #12]

  for (loop = 0U; loop < DayElapsed; loop++)
 8007644:	2300      	movs	r3, #0
 8007646:	60bb      	str	r3, [r7, #8]
 8007648:	e06f      	b.n	800772a <RTC_DateUpdate+0x112>
  {
    if ((month == 1U) || (month == 3U) || (month == 5U) || (month == 7U) || \
 800764a:	693b      	ldr	r3, [r7, #16]
 800764c:	2b01      	cmp	r3, #1
 800764e:	d011      	beq.n	8007674 <RTC_DateUpdate+0x5c>
 8007650:	693b      	ldr	r3, [r7, #16]
 8007652:	2b03      	cmp	r3, #3
 8007654:	d00e      	beq.n	8007674 <RTC_DateUpdate+0x5c>
 8007656:	693b      	ldr	r3, [r7, #16]
 8007658:	2b05      	cmp	r3, #5
 800765a:	d00b      	beq.n	8007674 <RTC_DateUpdate+0x5c>
 800765c:	693b      	ldr	r3, [r7, #16]
 800765e:	2b07      	cmp	r3, #7
 8007660:	d008      	beq.n	8007674 <RTC_DateUpdate+0x5c>
 8007662:	693b      	ldr	r3, [r7, #16]
 8007664:	2b08      	cmp	r3, #8
 8007666:	d005      	beq.n	8007674 <RTC_DateUpdate+0x5c>
        (month == 8U) || (month == 10U) || (month == 12U))
 8007668:	693b      	ldr	r3, [r7, #16]
 800766a:	2b0a      	cmp	r3, #10
 800766c:	d002      	beq.n	8007674 <RTC_DateUpdate+0x5c>
 800766e:	693b      	ldr	r3, [r7, #16]
 8007670:	2b0c      	cmp	r3, #12
 8007672:	d117      	bne.n	80076a4 <RTC_DateUpdate+0x8c>
    {
      if (day < 31U)
 8007674:	68fb      	ldr	r3, [r7, #12]
 8007676:	2b1e      	cmp	r3, #30
 8007678:	d803      	bhi.n	8007682 <RTC_DateUpdate+0x6a>
      {
        day++;
 800767a:	68fb      	ldr	r3, [r7, #12]
 800767c:	3301      	adds	r3, #1
 800767e:	60fb      	str	r3, [r7, #12]
      if (day < 31U)
 8007680:	e050      	b.n	8007724 <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 31 */
      else
      {
        if (month != 12U)
 8007682:	693b      	ldr	r3, [r7, #16]
 8007684:	2b0c      	cmp	r3, #12
 8007686:	d005      	beq.n	8007694 <RTC_DateUpdate+0x7c>
        {
          month++;
 8007688:	693b      	ldr	r3, [r7, #16]
 800768a:	3301      	adds	r3, #1
 800768c:	613b      	str	r3, [r7, #16]
          day = 1U;
 800768e:	2301      	movs	r3, #1
 8007690:	60fb      	str	r3, [r7, #12]
      if (day < 31U)
 8007692:	e047      	b.n	8007724 <RTC_DateUpdate+0x10c>
        }
        /* Date structure member: day = 31 & month =12 */
        else
        {
          month = 1U;
 8007694:	2301      	movs	r3, #1
 8007696:	613b      	str	r3, [r7, #16]
          day = 1U;
 8007698:	2301      	movs	r3, #1
 800769a:	60fb      	str	r3, [r7, #12]
          year++;
 800769c:	697b      	ldr	r3, [r7, #20]
 800769e:	3301      	adds	r3, #1
 80076a0:	617b      	str	r3, [r7, #20]
      if (day < 31U)
 80076a2:	e03f      	b.n	8007724 <RTC_DateUpdate+0x10c>
        }
      }
    }
    else if ((month == 4U) || (month == 6U) || (month == 9U) || (month == 11U))
 80076a4:	693b      	ldr	r3, [r7, #16]
 80076a6:	2b04      	cmp	r3, #4
 80076a8:	d008      	beq.n	80076bc <RTC_DateUpdate+0xa4>
 80076aa:	693b      	ldr	r3, [r7, #16]
 80076ac:	2b06      	cmp	r3, #6
 80076ae:	d005      	beq.n	80076bc <RTC_DateUpdate+0xa4>
 80076b0:	693b      	ldr	r3, [r7, #16]
 80076b2:	2b09      	cmp	r3, #9
 80076b4:	d002      	beq.n	80076bc <RTC_DateUpdate+0xa4>
 80076b6:	693b      	ldr	r3, [r7, #16]
 80076b8:	2b0b      	cmp	r3, #11
 80076ba:	d10c      	bne.n	80076d6 <RTC_DateUpdate+0xbe>
    {
      if (day < 30U)
 80076bc:	68fb      	ldr	r3, [r7, #12]
 80076be:	2b1d      	cmp	r3, #29
 80076c0:	d803      	bhi.n	80076ca <RTC_DateUpdate+0xb2>
      {
        day++;
 80076c2:	68fb      	ldr	r3, [r7, #12]
 80076c4:	3301      	adds	r3, #1
 80076c6:	60fb      	str	r3, [r7, #12]
      if (day < 30U)
 80076c8:	e02c      	b.n	8007724 <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 30 */
      else
      {
        month++;
 80076ca:	693b      	ldr	r3, [r7, #16]
 80076cc:	3301      	adds	r3, #1
 80076ce:	613b      	str	r3, [r7, #16]
        day = 1U;
 80076d0:	2301      	movs	r3, #1
 80076d2:	60fb      	str	r3, [r7, #12]
      if (day < 30U)
 80076d4:	e026      	b.n	8007724 <RTC_DateUpdate+0x10c>
      }
    }
    else if (month == 2U)
 80076d6:	693b      	ldr	r3, [r7, #16]
 80076d8:	2b02      	cmp	r3, #2
 80076da:	d123      	bne.n	8007724 <RTC_DateUpdate+0x10c>
    {
      if (day < 28U)
 80076dc:	68fb      	ldr	r3, [r7, #12]
 80076de:	2b1b      	cmp	r3, #27
 80076e0:	d803      	bhi.n	80076ea <RTC_DateUpdate+0xd2>
      {
        day++;
 80076e2:	68fb      	ldr	r3, [r7, #12]
 80076e4:	3301      	adds	r3, #1
 80076e6:	60fb      	str	r3, [r7, #12]
 80076e8:	e01c      	b.n	8007724 <RTC_DateUpdate+0x10c>
      }
      else if (day == 28U)
 80076ea:	68fb      	ldr	r3, [r7, #12]
 80076ec:	2b1c      	cmp	r3, #28
 80076ee:	d111      	bne.n	8007714 <RTC_DateUpdate+0xfc>
      {
        /* Leap year */
        if (RTC_IsLeapYear(year))
 80076f0:	697b      	ldr	r3, [r7, #20]
 80076f2:	b29b      	uxth	r3, r3
 80076f4:	4618      	mov	r0, r3
 80076f6:	f000 f839 	bl	800776c <RTC_IsLeapYear>
 80076fa:	4603      	mov	r3, r0
 80076fc:	2b00      	cmp	r3, #0
 80076fe:	d003      	beq.n	8007708 <RTC_DateUpdate+0xf0>
        {
          day++;
 8007700:	68fb      	ldr	r3, [r7, #12]
 8007702:	3301      	adds	r3, #1
 8007704:	60fb      	str	r3, [r7, #12]
 8007706:	e00d      	b.n	8007724 <RTC_DateUpdate+0x10c>
        }
        else
        {
          month++;
 8007708:	693b      	ldr	r3, [r7, #16]
 800770a:	3301      	adds	r3, #1
 800770c:	613b      	str	r3, [r7, #16]
          day = 1U;
 800770e:	2301      	movs	r3, #1
 8007710:	60fb      	str	r3, [r7, #12]
 8007712:	e007      	b.n	8007724 <RTC_DateUpdate+0x10c>
        }
      }
      else if (day == 29U)
 8007714:	68fb      	ldr	r3, [r7, #12]
 8007716:	2b1d      	cmp	r3, #29
 8007718:	d104      	bne.n	8007724 <RTC_DateUpdate+0x10c>
      {
        month++;
 800771a:	693b      	ldr	r3, [r7, #16]
 800771c:	3301      	adds	r3, #1
 800771e:	613b      	str	r3, [r7, #16]
        day = 1U;
 8007720:	2301      	movs	r3, #1
 8007722:	60fb      	str	r3, [r7, #12]
  for (loop = 0U; loop < DayElapsed; loop++)
 8007724:	68bb      	ldr	r3, [r7, #8]
 8007726:	3301      	adds	r3, #1
 8007728:	60bb      	str	r3, [r7, #8]
 800772a:	68ba      	ldr	r2, [r7, #8]
 800772c:	683b      	ldr	r3, [r7, #0]
 800772e:	429a      	cmp	r2, r3
 8007730:	d38b      	bcc.n	800764a <RTC_DateUpdate+0x32>
      }
    }
  }

  /* Update year */
  hrtc->DateToUpdate.Year = year;
 8007732:	697b      	ldr	r3, [r7, #20]
 8007734:	b2da      	uxtb	r2, r3
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	73da      	strb	r2, [r3, #15]

  /* Update day and month */
  hrtc->DateToUpdate.Month = month;
 800773a:	693b      	ldr	r3, [r7, #16]
 800773c:	b2da      	uxtb	r2, r3
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	735a      	strb	r2, [r3, #13]
  hrtc->DateToUpdate.Date = day;
 8007742:	68fb      	ldr	r3, [r7, #12]
 8007744:	b2da      	uxtb	r2, r3
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	739a      	strb	r2, [r3, #14]

  /* Update day of the week */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(year, month, day);
 800774a:	693b      	ldr	r3, [r7, #16]
 800774c:	b2db      	uxtb	r3, r3
 800774e:	68fa      	ldr	r2, [r7, #12]
 8007750:	b2d2      	uxtb	r2, r2
 8007752:	4619      	mov	r1, r3
 8007754:	6978      	ldr	r0, [r7, #20]
 8007756:	f000 f83b 	bl	80077d0 <RTC_WeekDayNum>
 800775a:	4603      	mov	r3, r0
 800775c:	461a      	mov	r2, r3
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	731a      	strb	r2, [r3, #12]
}
 8007762:	bf00      	nop
 8007764:	3718      	adds	r7, #24
 8007766:	46bd      	mov	sp, r7
 8007768:	bd80      	pop	{r7, pc}
	...

0800776c <RTC_IsLeapYear>:
  * @param  nYear  year to check
  * @retval 1: leap year
  *         0: not leap year
  */
static uint8_t RTC_IsLeapYear(uint16_t nYear)
{
 800776c:	b480      	push	{r7}
 800776e:	b083      	sub	sp, #12
 8007770:	af00      	add	r7, sp, #0
 8007772:	4603      	mov	r3, r0
 8007774:	80fb      	strh	r3, [r7, #6]
  if ((nYear % 4U) != 0U)
 8007776:	88fb      	ldrh	r3, [r7, #6]
 8007778:	f003 0303 	and.w	r3, r3, #3
 800777c:	b29b      	uxth	r3, r3
 800777e:	2b00      	cmp	r3, #0
 8007780:	d001      	beq.n	8007786 <RTC_IsLeapYear+0x1a>
  {
    return 0U;
 8007782:	2300      	movs	r3, #0
 8007784:	e01d      	b.n	80077c2 <RTC_IsLeapYear+0x56>
  }

  if ((nYear % 100U) != 0U)
 8007786:	88fb      	ldrh	r3, [r7, #6]
 8007788:	4a10      	ldr	r2, [pc, #64]	; (80077cc <RTC_IsLeapYear+0x60>)
 800778a:	fba2 1203 	umull	r1, r2, r2, r3
 800778e:	0952      	lsrs	r2, r2, #5
 8007790:	2164      	movs	r1, #100	; 0x64
 8007792:	fb01 f202 	mul.w	r2, r1, r2
 8007796:	1a9b      	subs	r3, r3, r2
 8007798:	b29b      	uxth	r3, r3
 800779a:	2b00      	cmp	r3, #0
 800779c:	d001      	beq.n	80077a2 <RTC_IsLeapYear+0x36>
  {
    return 1U;
 800779e:	2301      	movs	r3, #1
 80077a0:	e00f      	b.n	80077c2 <RTC_IsLeapYear+0x56>
  }

  if ((nYear % 400U) == 0U)
 80077a2:	88fb      	ldrh	r3, [r7, #6]
 80077a4:	4a09      	ldr	r2, [pc, #36]	; (80077cc <RTC_IsLeapYear+0x60>)
 80077a6:	fba2 1203 	umull	r1, r2, r2, r3
 80077aa:	09d2      	lsrs	r2, r2, #7
 80077ac:	f44f 71c8 	mov.w	r1, #400	; 0x190
 80077b0:	fb01 f202 	mul.w	r2, r1, r2
 80077b4:	1a9b      	subs	r3, r3, r2
 80077b6:	b29b      	uxth	r3, r3
 80077b8:	2b00      	cmp	r3, #0
 80077ba:	d101      	bne.n	80077c0 <RTC_IsLeapYear+0x54>
  {
    return 1U;
 80077bc:	2301      	movs	r3, #1
 80077be:	e000      	b.n	80077c2 <RTC_IsLeapYear+0x56>
  }
  else
  {
    return 0U;
 80077c0:	2300      	movs	r3, #0
  }
}
 80077c2:	4618      	mov	r0, r3
 80077c4:	370c      	adds	r7, #12
 80077c6:	46bd      	mov	sp, r7
 80077c8:	bc80      	pop	{r7}
 80077ca:	4770      	bx	lr
 80077cc:	51eb851f 	.word	0x51eb851f

080077d0 <RTC_WeekDayNum>:
  *         @arg RTC_WEEKDAY_FRIDAY
  *         @arg RTC_WEEKDAY_SATURDAY
  *         @arg RTC_WEEKDAY_SUNDAY
  */
static uint8_t RTC_WeekDayNum(uint32_t nYear, uint8_t nMonth, uint8_t nDay)
{
 80077d0:	b480      	push	{r7}
 80077d2:	b085      	sub	sp, #20
 80077d4:	af00      	add	r7, sp, #0
 80077d6:	6078      	str	r0, [r7, #4]
 80077d8:	460b      	mov	r3, r1
 80077da:	70fb      	strb	r3, [r7, #3]
 80077dc:	4613      	mov	r3, r2
 80077de:	70bb      	strb	r3, [r7, #2]
  uint32_t year = 0U, weekday = 0U;
 80077e0:	2300      	movs	r3, #0
 80077e2:	60bb      	str	r3, [r7, #8]
 80077e4:	2300      	movs	r3, #0
 80077e6:	60fb      	str	r3, [r7, #12]

  year = 2000U + nYear;
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 80077ee:	60bb      	str	r3, [r7, #8]

  if (nMonth < 3U)
 80077f0:	78fb      	ldrb	r3, [r7, #3]
 80077f2:	2b02      	cmp	r3, #2
 80077f4:	d82d      	bhi.n	8007852 <RTC_WeekDayNum+0x82>
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [(year-1)/4] - [(year-1)/100] + [(year-1)/400] } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + ((year - 1U) / 4U) - ((year - 1U) / 100U) + ((year - 1U) / 400U)) % 7U;
 80077f6:	78fa      	ldrb	r2, [r7, #3]
 80077f8:	4613      	mov	r3, r2
 80077fa:	005b      	lsls	r3, r3, #1
 80077fc:	4413      	add	r3, r2
 80077fe:	00db      	lsls	r3, r3, #3
 8007800:	1a9b      	subs	r3, r3, r2
 8007802:	4a2c      	ldr	r2, [pc, #176]	; (80078b4 <RTC_WeekDayNum+0xe4>)
 8007804:	fba2 2303 	umull	r2, r3, r2, r3
 8007808:	085a      	lsrs	r2, r3, #1
 800780a:	78bb      	ldrb	r3, [r7, #2]
 800780c:	441a      	add	r2, r3
 800780e:	68bb      	ldr	r3, [r7, #8]
 8007810:	441a      	add	r2, r3
 8007812:	68bb      	ldr	r3, [r7, #8]
 8007814:	3b01      	subs	r3, #1
 8007816:	089b      	lsrs	r3, r3, #2
 8007818:	441a      	add	r2, r3
 800781a:	68bb      	ldr	r3, [r7, #8]
 800781c:	3b01      	subs	r3, #1
 800781e:	4926      	ldr	r1, [pc, #152]	; (80078b8 <RTC_WeekDayNum+0xe8>)
 8007820:	fba1 1303 	umull	r1, r3, r1, r3
 8007824:	095b      	lsrs	r3, r3, #5
 8007826:	1ad2      	subs	r2, r2, r3
 8007828:	68bb      	ldr	r3, [r7, #8]
 800782a:	3b01      	subs	r3, #1
 800782c:	4922      	ldr	r1, [pc, #136]	; (80078b8 <RTC_WeekDayNum+0xe8>)
 800782e:	fba1 1303 	umull	r1, r3, r1, r3
 8007832:	09db      	lsrs	r3, r3, #7
 8007834:	4413      	add	r3, r2
 8007836:	1d1a      	adds	r2, r3, #4
 8007838:	4b20      	ldr	r3, [pc, #128]	; (80078bc <RTC_WeekDayNum+0xec>)
 800783a:	fba3 1302 	umull	r1, r3, r3, r2
 800783e:	1ad1      	subs	r1, r2, r3
 8007840:	0849      	lsrs	r1, r1, #1
 8007842:	440b      	add	r3, r1
 8007844:	0899      	lsrs	r1, r3, #2
 8007846:	460b      	mov	r3, r1
 8007848:	00db      	lsls	r3, r3, #3
 800784a:	1a5b      	subs	r3, r3, r1
 800784c:	1ad3      	subs	r3, r2, r3
 800784e:	60fb      	str	r3, [r7, #12]
 8007850:	e029      	b.n	80078a6 <RTC_WeekDayNum+0xd6>
  }
  else
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [year/4] - [year/100] + [year/400] - 2 } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + (year / 4U) - (year / 100U) + (year / 400U) - 2U) % 7U;
 8007852:	78fa      	ldrb	r2, [r7, #3]
 8007854:	4613      	mov	r3, r2
 8007856:	005b      	lsls	r3, r3, #1
 8007858:	4413      	add	r3, r2
 800785a:	00db      	lsls	r3, r3, #3
 800785c:	1a9b      	subs	r3, r3, r2
 800785e:	4a15      	ldr	r2, [pc, #84]	; (80078b4 <RTC_WeekDayNum+0xe4>)
 8007860:	fba2 2303 	umull	r2, r3, r2, r3
 8007864:	085a      	lsrs	r2, r3, #1
 8007866:	78bb      	ldrb	r3, [r7, #2]
 8007868:	441a      	add	r2, r3
 800786a:	68bb      	ldr	r3, [r7, #8]
 800786c:	441a      	add	r2, r3
 800786e:	68bb      	ldr	r3, [r7, #8]
 8007870:	089b      	lsrs	r3, r3, #2
 8007872:	441a      	add	r2, r3
 8007874:	68bb      	ldr	r3, [r7, #8]
 8007876:	4910      	ldr	r1, [pc, #64]	; (80078b8 <RTC_WeekDayNum+0xe8>)
 8007878:	fba1 1303 	umull	r1, r3, r1, r3
 800787c:	095b      	lsrs	r3, r3, #5
 800787e:	1ad2      	subs	r2, r2, r3
 8007880:	68bb      	ldr	r3, [r7, #8]
 8007882:	490d      	ldr	r1, [pc, #52]	; (80078b8 <RTC_WeekDayNum+0xe8>)
 8007884:	fba1 1303 	umull	r1, r3, r1, r3
 8007888:	09db      	lsrs	r3, r3, #7
 800788a:	4413      	add	r3, r2
 800788c:	1c9a      	adds	r2, r3, #2
 800788e:	4b0b      	ldr	r3, [pc, #44]	; (80078bc <RTC_WeekDayNum+0xec>)
 8007890:	fba3 1302 	umull	r1, r3, r3, r2
 8007894:	1ad1      	subs	r1, r2, r3
 8007896:	0849      	lsrs	r1, r1, #1
 8007898:	440b      	add	r3, r1
 800789a:	0899      	lsrs	r1, r3, #2
 800789c:	460b      	mov	r3, r1
 800789e:	00db      	lsls	r3, r3, #3
 80078a0:	1a5b      	subs	r3, r3, r1
 80078a2:	1ad3      	subs	r3, r2, r3
 80078a4:	60fb      	str	r3, [r7, #12]
  }

  return (uint8_t)weekday;
 80078a6:	68fb      	ldr	r3, [r7, #12]
 80078a8:	b2db      	uxtb	r3, r3
}
 80078aa:	4618      	mov	r0, r3
 80078ac:	3714      	adds	r7, #20
 80078ae:	46bd      	mov	sp, r7
 80078b0:	bc80      	pop	{r7}
 80078b2:	4770      	bx	lr
 80078b4:	38e38e39 	.word	0x38e38e39
 80078b8:	51eb851f 	.word	0x51eb851f
 80078bc:	24924925 	.word	0x24924925

080078c0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80078c0:	b580      	push	{r7, lr}
 80078c2:	b082      	sub	sp, #8
 80078c4:	af00      	add	r7, sp, #0
 80078c6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	2b00      	cmp	r3, #0
 80078cc:	d101      	bne.n	80078d2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80078ce:	2301      	movs	r3, #1
 80078d0:	e053      	b.n	800797a <HAL_SPI_Init+0xba>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	2200      	movs	r2, #0
 80078d6:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80078de:	b2db      	uxtb	r3, r3
 80078e0:	2b00      	cmp	r3, #0
 80078e2:	d106      	bne.n	80078f2 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	2200      	movs	r2, #0
 80078e8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80078ec:	6878      	ldr	r0, [r7, #4]
 80078ee:	f7fb ff55 	bl	800379c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	2202      	movs	r2, #2
 80078f6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	681a      	ldr	r2, [r3, #0]
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007908:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	685a      	ldr	r2, [r3, #4]
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	689b      	ldr	r3, [r3, #8]
 8007912:	431a      	orrs	r2, r3
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	68db      	ldr	r3, [r3, #12]
 8007918:	431a      	orrs	r2, r3
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	691b      	ldr	r3, [r3, #16]
 800791e:	431a      	orrs	r2, r3
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	695b      	ldr	r3, [r3, #20]
 8007924:	431a      	orrs	r2, r3
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	699b      	ldr	r3, [r3, #24]
 800792a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800792e:	431a      	orrs	r2, r3
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	69db      	ldr	r3, [r3, #28]
 8007934:	431a      	orrs	r2, r3
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	6a1b      	ldr	r3, [r3, #32]
 800793a:	ea42 0103 	orr.w	r1, r2, r3
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	681b      	ldr	r3, [r3, #0]
 8007946:	430a      	orrs	r2, r1
 8007948:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	699b      	ldr	r3, [r3, #24]
 800794e:	0c1a      	lsrs	r2, r3, #16
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	681b      	ldr	r3, [r3, #0]
 8007954:	f002 0204 	and.w	r2, r2, #4
 8007958:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	681b      	ldr	r3, [r3, #0]
 800795e:	69da      	ldr	r2, [r3, #28]
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	681b      	ldr	r3, [r3, #0]
 8007964:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007968:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	2200      	movs	r2, #0
 800796e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	2201      	movs	r2, #1
 8007974:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8007978:	2300      	movs	r3, #0
}
 800797a:	4618      	mov	r0, r3
 800797c:	3708      	adds	r7, #8
 800797e:	46bd      	mov	sp, r7
 8007980:	bd80      	pop	{r7, pc}

08007982 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007982:	b580      	push	{r7, lr}
 8007984:	b082      	sub	sp, #8
 8007986:	af00      	add	r7, sp, #0
 8007988:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	2b00      	cmp	r3, #0
 800798e:	d101      	bne.n	8007994 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007990:	2301      	movs	r3, #1
 8007992:	e01d      	b.n	80079d0 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800799a:	b2db      	uxtb	r3, r3
 800799c:	2b00      	cmp	r3, #0
 800799e:	d106      	bne.n	80079ae <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	2200      	movs	r2, #0
 80079a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80079a8:	6878      	ldr	r0, [r7, #4]
 80079aa:	f7fc f867 	bl	8003a7c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	2202      	movs	r2, #2
 80079b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	681a      	ldr	r2, [r3, #0]
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	3304      	adds	r3, #4
 80079be:	4619      	mov	r1, r3
 80079c0:	4610      	mov	r0, r2
 80079c2:	f000 fa1d 	bl	8007e00 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	2201      	movs	r2, #1
 80079ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80079ce:	2300      	movs	r3, #0
}
 80079d0:	4618      	mov	r0, r3
 80079d2:	3708      	adds	r7, #8
 80079d4:	46bd      	mov	sp, r7
 80079d6:	bd80      	pop	{r7, pc}

080079d8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80079d8:	b480      	push	{r7}
 80079da:	b085      	sub	sp, #20
 80079dc:	af00      	add	r7, sp, #0
 80079de:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	681b      	ldr	r3, [r3, #0]
 80079e4:	68da      	ldr	r2, [r3, #12]
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	f042 0201 	orr.w	r2, r2, #1
 80079ee:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	689b      	ldr	r3, [r3, #8]
 80079f6:	f003 0307 	and.w	r3, r3, #7
 80079fa:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80079fc:	68fb      	ldr	r3, [r7, #12]
 80079fe:	2b06      	cmp	r3, #6
 8007a00:	d007      	beq.n	8007a12 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	681a      	ldr	r2, [r3, #0]
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	f042 0201 	orr.w	r2, r2, #1
 8007a10:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007a12:	2300      	movs	r3, #0
}
 8007a14:	4618      	mov	r0, r3
 8007a16:	3714      	adds	r7, #20
 8007a18:	46bd      	mov	sp, r7
 8007a1a:	bc80      	pop	{r7}
 8007a1c:	4770      	bx	lr

08007a1e <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007a1e:	b580      	push	{r7, lr}
 8007a20:	b082      	sub	sp, #8
 8007a22:	af00      	add	r7, sp, #0
 8007a24:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	691b      	ldr	r3, [r3, #16]
 8007a2c:	f003 0302 	and.w	r3, r3, #2
 8007a30:	2b02      	cmp	r3, #2
 8007a32:	d122      	bne.n	8007a7a <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	68db      	ldr	r3, [r3, #12]
 8007a3a:	f003 0302 	and.w	r3, r3, #2
 8007a3e:	2b02      	cmp	r3, #2
 8007a40:	d11b      	bne.n	8007a7a <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	f06f 0202 	mvn.w	r2, #2
 8007a4a:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	2201      	movs	r2, #1
 8007a50:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	681b      	ldr	r3, [r3, #0]
 8007a56:	699b      	ldr	r3, [r3, #24]
 8007a58:	f003 0303 	and.w	r3, r3, #3
 8007a5c:	2b00      	cmp	r3, #0
 8007a5e:	d003      	beq.n	8007a68 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007a60:	6878      	ldr	r0, [r7, #4]
 8007a62:	f000 f9b1 	bl	8007dc8 <HAL_TIM_IC_CaptureCallback>
 8007a66:	e005      	b.n	8007a74 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007a68:	6878      	ldr	r0, [r7, #4]
 8007a6a:	f000 f9a4 	bl	8007db6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007a6e:	6878      	ldr	r0, [r7, #4]
 8007a70:	f000 f9b3 	bl	8007dda <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	2200      	movs	r2, #0
 8007a78:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	691b      	ldr	r3, [r3, #16]
 8007a80:	f003 0304 	and.w	r3, r3, #4
 8007a84:	2b04      	cmp	r3, #4
 8007a86:	d122      	bne.n	8007ace <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	68db      	ldr	r3, [r3, #12]
 8007a8e:	f003 0304 	and.w	r3, r3, #4
 8007a92:	2b04      	cmp	r3, #4
 8007a94:	d11b      	bne.n	8007ace <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	f06f 0204 	mvn.w	r2, #4
 8007a9e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	2202      	movs	r2, #2
 8007aa4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	699b      	ldr	r3, [r3, #24]
 8007aac:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007ab0:	2b00      	cmp	r3, #0
 8007ab2:	d003      	beq.n	8007abc <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007ab4:	6878      	ldr	r0, [r7, #4]
 8007ab6:	f000 f987 	bl	8007dc8 <HAL_TIM_IC_CaptureCallback>
 8007aba:	e005      	b.n	8007ac8 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007abc:	6878      	ldr	r0, [r7, #4]
 8007abe:	f000 f97a 	bl	8007db6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007ac2:	6878      	ldr	r0, [r7, #4]
 8007ac4:	f000 f989 	bl	8007dda <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	2200      	movs	r2, #0
 8007acc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	691b      	ldr	r3, [r3, #16]
 8007ad4:	f003 0308 	and.w	r3, r3, #8
 8007ad8:	2b08      	cmp	r3, #8
 8007ada:	d122      	bne.n	8007b22 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	68db      	ldr	r3, [r3, #12]
 8007ae2:	f003 0308 	and.w	r3, r3, #8
 8007ae6:	2b08      	cmp	r3, #8
 8007ae8:	d11b      	bne.n	8007b22 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	f06f 0208 	mvn.w	r2, #8
 8007af2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	2204      	movs	r2, #4
 8007af8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	681b      	ldr	r3, [r3, #0]
 8007afe:	69db      	ldr	r3, [r3, #28]
 8007b00:	f003 0303 	and.w	r3, r3, #3
 8007b04:	2b00      	cmp	r3, #0
 8007b06:	d003      	beq.n	8007b10 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007b08:	6878      	ldr	r0, [r7, #4]
 8007b0a:	f000 f95d 	bl	8007dc8 <HAL_TIM_IC_CaptureCallback>
 8007b0e:	e005      	b.n	8007b1c <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007b10:	6878      	ldr	r0, [r7, #4]
 8007b12:	f000 f950 	bl	8007db6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007b16:	6878      	ldr	r0, [r7, #4]
 8007b18:	f000 f95f 	bl	8007dda <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	2200      	movs	r2, #0
 8007b20:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	681b      	ldr	r3, [r3, #0]
 8007b26:	691b      	ldr	r3, [r3, #16]
 8007b28:	f003 0310 	and.w	r3, r3, #16
 8007b2c:	2b10      	cmp	r3, #16
 8007b2e:	d122      	bne.n	8007b76 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	681b      	ldr	r3, [r3, #0]
 8007b34:	68db      	ldr	r3, [r3, #12]
 8007b36:	f003 0310 	and.w	r3, r3, #16
 8007b3a:	2b10      	cmp	r3, #16
 8007b3c:	d11b      	bne.n	8007b76 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	681b      	ldr	r3, [r3, #0]
 8007b42:	f06f 0210 	mvn.w	r2, #16
 8007b46:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	2208      	movs	r2, #8
 8007b4c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	69db      	ldr	r3, [r3, #28]
 8007b54:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007b58:	2b00      	cmp	r3, #0
 8007b5a:	d003      	beq.n	8007b64 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007b5c:	6878      	ldr	r0, [r7, #4]
 8007b5e:	f000 f933 	bl	8007dc8 <HAL_TIM_IC_CaptureCallback>
 8007b62:	e005      	b.n	8007b70 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007b64:	6878      	ldr	r0, [r7, #4]
 8007b66:	f000 f926 	bl	8007db6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007b6a:	6878      	ldr	r0, [r7, #4]
 8007b6c:	f000 f935 	bl	8007dda <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	2200      	movs	r2, #0
 8007b74:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	691b      	ldr	r3, [r3, #16]
 8007b7c:	f003 0301 	and.w	r3, r3, #1
 8007b80:	2b01      	cmp	r3, #1
 8007b82:	d10e      	bne.n	8007ba2 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	68db      	ldr	r3, [r3, #12]
 8007b8a:	f003 0301 	and.w	r3, r3, #1
 8007b8e:	2b01      	cmp	r3, #1
 8007b90:	d107      	bne.n	8007ba2 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	681b      	ldr	r3, [r3, #0]
 8007b96:	f06f 0201 	mvn.w	r2, #1
 8007b9a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007b9c:	6878      	ldr	r0, [r7, #4]
 8007b9e:	f7f9 fe53 	bl	8001848 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	691b      	ldr	r3, [r3, #16]
 8007ba8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007bac:	2b80      	cmp	r3, #128	; 0x80
 8007bae:	d10e      	bne.n	8007bce <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	68db      	ldr	r3, [r3, #12]
 8007bb6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007bba:	2b80      	cmp	r3, #128	; 0x80
 8007bbc:	d107      	bne.n	8007bce <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8007bc6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007bc8:	6878      	ldr	r0, [r7, #4]
 8007bca:	f000 fa5e 	bl	800808a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	691b      	ldr	r3, [r3, #16]
 8007bd4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007bd8:	2b40      	cmp	r3, #64	; 0x40
 8007bda:	d10e      	bne.n	8007bfa <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	68db      	ldr	r3, [r3, #12]
 8007be2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007be6:	2b40      	cmp	r3, #64	; 0x40
 8007be8:	d107      	bne.n	8007bfa <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007bf2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007bf4:	6878      	ldr	r0, [r7, #4]
 8007bf6:	f000 f8f9 	bl	8007dec <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	691b      	ldr	r3, [r3, #16]
 8007c00:	f003 0320 	and.w	r3, r3, #32
 8007c04:	2b20      	cmp	r3, #32
 8007c06:	d10e      	bne.n	8007c26 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	68db      	ldr	r3, [r3, #12]
 8007c0e:	f003 0320 	and.w	r3, r3, #32
 8007c12:	2b20      	cmp	r3, #32
 8007c14:	d107      	bne.n	8007c26 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	681b      	ldr	r3, [r3, #0]
 8007c1a:	f06f 0220 	mvn.w	r2, #32
 8007c1e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007c20:	6878      	ldr	r0, [r7, #4]
 8007c22:	f000 fa29 	bl	8008078 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007c26:	bf00      	nop
 8007c28:	3708      	adds	r7, #8
 8007c2a:	46bd      	mov	sp, r7
 8007c2c:	bd80      	pop	{r7, pc}

08007c2e <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007c2e:	b580      	push	{r7, lr}
 8007c30:	b084      	sub	sp, #16
 8007c32:	af00      	add	r7, sp, #0
 8007c34:	6078      	str	r0, [r7, #4]
 8007c36:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007c3e:	2b01      	cmp	r3, #1
 8007c40:	d101      	bne.n	8007c46 <HAL_TIM_ConfigClockSource+0x18>
 8007c42:	2302      	movs	r3, #2
 8007c44:	e0b3      	b.n	8007dae <HAL_TIM_ConfigClockSource+0x180>
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	2201      	movs	r2, #1
 8007c4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	2202      	movs	r2, #2
 8007c52:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	689b      	ldr	r3, [r3, #8]
 8007c5c:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007c5e:	68fb      	ldr	r3, [r7, #12]
 8007c60:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8007c64:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007c66:	68fb      	ldr	r3, [r7, #12]
 8007c68:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007c6c:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	68fa      	ldr	r2, [r7, #12]
 8007c74:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007c76:	683b      	ldr	r3, [r7, #0]
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007c7e:	d03e      	beq.n	8007cfe <HAL_TIM_ConfigClockSource+0xd0>
 8007c80:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007c84:	f200 8087 	bhi.w	8007d96 <HAL_TIM_ConfigClockSource+0x168>
 8007c88:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007c8c:	f000 8085 	beq.w	8007d9a <HAL_TIM_ConfigClockSource+0x16c>
 8007c90:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007c94:	d87f      	bhi.n	8007d96 <HAL_TIM_ConfigClockSource+0x168>
 8007c96:	2b70      	cmp	r3, #112	; 0x70
 8007c98:	d01a      	beq.n	8007cd0 <HAL_TIM_ConfigClockSource+0xa2>
 8007c9a:	2b70      	cmp	r3, #112	; 0x70
 8007c9c:	d87b      	bhi.n	8007d96 <HAL_TIM_ConfigClockSource+0x168>
 8007c9e:	2b60      	cmp	r3, #96	; 0x60
 8007ca0:	d050      	beq.n	8007d44 <HAL_TIM_ConfigClockSource+0x116>
 8007ca2:	2b60      	cmp	r3, #96	; 0x60
 8007ca4:	d877      	bhi.n	8007d96 <HAL_TIM_ConfigClockSource+0x168>
 8007ca6:	2b50      	cmp	r3, #80	; 0x50
 8007ca8:	d03c      	beq.n	8007d24 <HAL_TIM_ConfigClockSource+0xf6>
 8007caa:	2b50      	cmp	r3, #80	; 0x50
 8007cac:	d873      	bhi.n	8007d96 <HAL_TIM_ConfigClockSource+0x168>
 8007cae:	2b40      	cmp	r3, #64	; 0x40
 8007cb0:	d058      	beq.n	8007d64 <HAL_TIM_ConfigClockSource+0x136>
 8007cb2:	2b40      	cmp	r3, #64	; 0x40
 8007cb4:	d86f      	bhi.n	8007d96 <HAL_TIM_ConfigClockSource+0x168>
 8007cb6:	2b30      	cmp	r3, #48	; 0x30
 8007cb8:	d064      	beq.n	8007d84 <HAL_TIM_ConfigClockSource+0x156>
 8007cba:	2b30      	cmp	r3, #48	; 0x30
 8007cbc:	d86b      	bhi.n	8007d96 <HAL_TIM_ConfigClockSource+0x168>
 8007cbe:	2b20      	cmp	r3, #32
 8007cc0:	d060      	beq.n	8007d84 <HAL_TIM_ConfigClockSource+0x156>
 8007cc2:	2b20      	cmp	r3, #32
 8007cc4:	d867      	bhi.n	8007d96 <HAL_TIM_ConfigClockSource+0x168>
 8007cc6:	2b00      	cmp	r3, #0
 8007cc8:	d05c      	beq.n	8007d84 <HAL_TIM_ConfigClockSource+0x156>
 8007cca:	2b10      	cmp	r3, #16
 8007ccc:	d05a      	beq.n	8007d84 <HAL_TIM_ConfigClockSource+0x156>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8007cce:	e062      	b.n	8007d96 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	6818      	ldr	r0, [r3, #0]
 8007cd4:	683b      	ldr	r3, [r7, #0]
 8007cd6:	6899      	ldr	r1, [r3, #8]
 8007cd8:	683b      	ldr	r3, [r7, #0]
 8007cda:	685a      	ldr	r2, [r3, #4]
 8007cdc:	683b      	ldr	r3, [r7, #0]
 8007cde:	68db      	ldr	r3, [r3, #12]
 8007ce0:	f000 f967 	bl	8007fb2 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	681b      	ldr	r3, [r3, #0]
 8007ce8:	689b      	ldr	r3, [r3, #8]
 8007cea:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007cec:	68fb      	ldr	r3, [r7, #12]
 8007cee:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8007cf2:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	68fa      	ldr	r2, [r7, #12]
 8007cfa:	609a      	str	r2, [r3, #8]
      break;
 8007cfc:	e04e      	b.n	8007d9c <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	6818      	ldr	r0, [r3, #0]
 8007d02:	683b      	ldr	r3, [r7, #0]
 8007d04:	6899      	ldr	r1, [r3, #8]
 8007d06:	683b      	ldr	r3, [r7, #0]
 8007d08:	685a      	ldr	r2, [r3, #4]
 8007d0a:	683b      	ldr	r3, [r7, #0]
 8007d0c:	68db      	ldr	r3, [r3, #12]
 8007d0e:	f000 f950 	bl	8007fb2 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	689a      	ldr	r2, [r3, #8]
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007d20:	609a      	str	r2, [r3, #8]
      break;
 8007d22:	e03b      	b.n	8007d9c <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	6818      	ldr	r0, [r3, #0]
 8007d28:	683b      	ldr	r3, [r7, #0]
 8007d2a:	6859      	ldr	r1, [r3, #4]
 8007d2c:	683b      	ldr	r3, [r7, #0]
 8007d2e:	68db      	ldr	r3, [r3, #12]
 8007d30:	461a      	mov	r2, r3
 8007d32:	f000 f8c7 	bl	8007ec4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	2150      	movs	r1, #80	; 0x50
 8007d3c:	4618      	mov	r0, r3
 8007d3e:	f000 f91e 	bl	8007f7e <TIM_ITRx_SetConfig>
      break;
 8007d42:	e02b      	b.n	8007d9c <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	6818      	ldr	r0, [r3, #0]
 8007d48:	683b      	ldr	r3, [r7, #0]
 8007d4a:	6859      	ldr	r1, [r3, #4]
 8007d4c:	683b      	ldr	r3, [r7, #0]
 8007d4e:	68db      	ldr	r3, [r3, #12]
 8007d50:	461a      	mov	r2, r3
 8007d52:	f000 f8e5 	bl	8007f20 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	2160      	movs	r1, #96	; 0x60
 8007d5c:	4618      	mov	r0, r3
 8007d5e:	f000 f90e 	bl	8007f7e <TIM_ITRx_SetConfig>
      break;
 8007d62:	e01b      	b.n	8007d9c <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	6818      	ldr	r0, [r3, #0]
 8007d68:	683b      	ldr	r3, [r7, #0]
 8007d6a:	6859      	ldr	r1, [r3, #4]
 8007d6c:	683b      	ldr	r3, [r7, #0]
 8007d6e:	68db      	ldr	r3, [r3, #12]
 8007d70:	461a      	mov	r2, r3
 8007d72:	f000 f8a7 	bl	8007ec4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	681b      	ldr	r3, [r3, #0]
 8007d7a:	2140      	movs	r1, #64	; 0x40
 8007d7c:	4618      	mov	r0, r3
 8007d7e:	f000 f8fe 	bl	8007f7e <TIM_ITRx_SetConfig>
      break;
 8007d82:	e00b      	b.n	8007d9c <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	681a      	ldr	r2, [r3, #0]
 8007d88:	683b      	ldr	r3, [r7, #0]
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	4619      	mov	r1, r3
 8007d8e:	4610      	mov	r0, r2
 8007d90:	f000 f8f5 	bl	8007f7e <TIM_ITRx_SetConfig>
      break;
 8007d94:	e002      	b.n	8007d9c <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8007d96:	bf00      	nop
 8007d98:	e000      	b.n	8007d9c <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8007d9a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	2201      	movs	r2, #1
 8007da0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	2200      	movs	r2, #0
 8007da8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007dac:	2300      	movs	r3, #0
}
 8007dae:	4618      	mov	r0, r3
 8007db0:	3710      	adds	r7, #16
 8007db2:	46bd      	mov	sp, r7
 8007db4:	bd80      	pop	{r7, pc}

08007db6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007db6:	b480      	push	{r7}
 8007db8:	b083      	sub	sp, #12
 8007dba:	af00      	add	r7, sp, #0
 8007dbc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007dbe:	bf00      	nop
 8007dc0:	370c      	adds	r7, #12
 8007dc2:	46bd      	mov	sp, r7
 8007dc4:	bc80      	pop	{r7}
 8007dc6:	4770      	bx	lr

08007dc8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007dc8:	b480      	push	{r7}
 8007dca:	b083      	sub	sp, #12
 8007dcc:	af00      	add	r7, sp, #0
 8007dce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007dd0:	bf00      	nop
 8007dd2:	370c      	adds	r7, #12
 8007dd4:	46bd      	mov	sp, r7
 8007dd6:	bc80      	pop	{r7}
 8007dd8:	4770      	bx	lr

08007dda <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007dda:	b480      	push	{r7}
 8007ddc:	b083      	sub	sp, #12
 8007dde:	af00      	add	r7, sp, #0
 8007de0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007de2:	bf00      	nop
 8007de4:	370c      	adds	r7, #12
 8007de6:	46bd      	mov	sp, r7
 8007de8:	bc80      	pop	{r7}
 8007dea:	4770      	bx	lr

08007dec <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007dec:	b480      	push	{r7}
 8007dee:	b083      	sub	sp, #12
 8007df0:	af00      	add	r7, sp, #0
 8007df2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007df4:	bf00      	nop
 8007df6:	370c      	adds	r7, #12
 8007df8:	46bd      	mov	sp, r7
 8007dfa:	bc80      	pop	{r7}
 8007dfc:	4770      	bx	lr
	...

08007e00 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007e00:	b480      	push	{r7}
 8007e02:	b085      	sub	sp, #20
 8007e04:	af00      	add	r7, sp, #0
 8007e06:	6078      	str	r0, [r7, #4]
 8007e08:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	681b      	ldr	r3, [r3, #0]
 8007e0e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	4a29      	ldr	r2, [pc, #164]	; (8007eb8 <TIM_Base_SetConfig+0xb8>)
 8007e14:	4293      	cmp	r3, r2
 8007e16:	d00b      	beq.n	8007e30 <TIM_Base_SetConfig+0x30>
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007e1e:	d007      	beq.n	8007e30 <TIM_Base_SetConfig+0x30>
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	4a26      	ldr	r2, [pc, #152]	; (8007ebc <TIM_Base_SetConfig+0xbc>)
 8007e24:	4293      	cmp	r3, r2
 8007e26:	d003      	beq.n	8007e30 <TIM_Base_SetConfig+0x30>
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	4a25      	ldr	r2, [pc, #148]	; (8007ec0 <TIM_Base_SetConfig+0xc0>)
 8007e2c:	4293      	cmp	r3, r2
 8007e2e:	d108      	bne.n	8007e42 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007e30:	68fb      	ldr	r3, [r7, #12]
 8007e32:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007e36:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007e38:	683b      	ldr	r3, [r7, #0]
 8007e3a:	685b      	ldr	r3, [r3, #4]
 8007e3c:	68fa      	ldr	r2, [r7, #12]
 8007e3e:	4313      	orrs	r3, r2
 8007e40:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	4a1c      	ldr	r2, [pc, #112]	; (8007eb8 <TIM_Base_SetConfig+0xb8>)
 8007e46:	4293      	cmp	r3, r2
 8007e48:	d00b      	beq.n	8007e62 <TIM_Base_SetConfig+0x62>
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007e50:	d007      	beq.n	8007e62 <TIM_Base_SetConfig+0x62>
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	4a19      	ldr	r2, [pc, #100]	; (8007ebc <TIM_Base_SetConfig+0xbc>)
 8007e56:	4293      	cmp	r3, r2
 8007e58:	d003      	beq.n	8007e62 <TIM_Base_SetConfig+0x62>
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	4a18      	ldr	r2, [pc, #96]	; (8007ec0 <TIM_Base_SetConfig+0xc0>)
 8007e5e:	4293      	cmp	r3, r2
 8007e60:	d108      	bne.n	8007e74 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007e62:	68fb      	ldr	r3, [r7, #12]
 8007e64:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007e68:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007e6a:	683b      	ldr	r3, [r7, #0]
 8007e6c:	68db      	ldr	r3, [r3, #12]
 8007e6e:	68fa      	ldr	r2, [r7, #12]
 8007e70:	4313      	orrs	r3, r2
 8007e72:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007e74:	68fb      	ldr	r3, [r7, #12]
 8007e76:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007e7a:	683b      	ldr	r3, [r7, #0]
 8007e7c:	695b      	ldr	r3, [r3, #20]
 8007e7e:	4313      	orrs	r3, r2
 8007e80:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	68fa      	ldr	r2, [r7, #12]
 8007e86:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007e88:	683b      	ldr	r3, [r7, #0]
 8007e8a:	689a      	ldr	r2, [r3, #8]
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007e90:	683b      	ldr	r3, [r7, #0]
 8007e92:	681a      	ldr	r2, [r3, #0]
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	4a07      	ldr	r2, [pc, #28]	; (8007eb8 <TIM_Base_SetConfig+0xb8>)
 8007e9c:	4293      	cmp	r3, r2
 8007e9e:	d103      	bne.n	8007ea8 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007ea0:	683b      	ldr	r3, [r7, #0]
 8007ea2:	691a      	ldr	r2, [r3, #16]
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	2201      	movs	r2, #1
 8007eac:	615a      	str	r2, [r3, #20]
}
 8007eae:	bf00      	nop
 8007eb0:	3714      	adds	r7, #20
 8007eb2:	46bd      	mov	sp, r7
 8007eb4:	bc80      	pop	{r7}
 8007eb6:	4770      	bx	lr
 8007eb8:	40012c00 	.word	0x40012c00
 8007ebc:	40000400 	.word	0x40000400
 8007ec0:	40000800 	.word	0x40000800

08007ec4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007ec4:	b480      	push	{r7}
 8007ec6:	b087      	sub	sp, #28
 8007ec8:	af00      	add	r7, sp, #0
 8007eca:	60f8      	str	r0, [r7, #12]
 8007ecc:	60b9      	str	r1, [r7, #8]
 8007ece:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007ed0:	68fb      	ldr	r3, [r7, #12]
 8007ed2:	6a1b      	ldr	r3, [r3, #32]
 8007ed4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007ed6:	68fb      	ldr	r3, [r7, #12]
 8007ed8:	6a1b      	ldr	r3, [r3, #32]
 8007eda:	f023 0201 	bic.w	r2, r3, #1
 8007ede:	68fb      	ldr	r3, [r7, #12]
 8007ee0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007ee2:	68fb      	ldr	r3, [r7, #12]
 8007ee4:	699b      	ldr	r3, [r3, #24]
 8007ee6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007ee8:	693b      	ldr	r3, [r7, #16]
 8007eea:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007eee:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	011b      	lsls	r3, r3, #4
 8007ef4:	693a      	ldr	r2, [r7, #16]
 8007ef6:	4313      	orrs	r3, r2
 8007ef8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007efa:	697b      	ldr	r3, [r7, #20]
 8007efc:	f023 030a 	bic.w	r3, r3, #10
 8007f00:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007f02:	697a      	ldr	r2, [r7, #20]
 8007f04:	68bb      	ldr	r3, [r7, #8]
 8007f06:	4313      	orrs	r3, r2
 8007f08:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007f0a:	68fb      	ldr	r3, [r7, #12]
 8007f0c:	693a      	ldr	r2, [r7, #16]
 8007f0e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007f10:	68fb      	ldr	r3, [r7, #12]
 8007f12:	697a      	ldr	r2, [r7, #20]
 8007f14:	621a      	str	r2, [r3, #32]
}
 8007f16:	bf00      	nop
 8007f18:	371c      	adds	r7, #28
 8007f1a:	46bd      	mov	sp, r7
 8007f1c:	bc80      	pop	{r7}
 8007f1e:	4770      	bx	lr

08007f20 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007f20:	b480      	push	{r7}
 8007f22:	b087      	sub	sp, #28
 8007f24:	af00      	add	r7, sp, #0
 8007f26:	60f8      	str	r0, [r7, #12]
 8007f28:	60b9      	str	r1, [r7, #8]
 8007f2a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007f2c:	68fb      	ldr	r3, [r7, #12]
 8007f2e:	6a1b      	ldr	r3, [r3, #32]
 8007f30:	f023 0210 	bic.w	r2, r3, #16
 8007f34:	68fb      	ldr	r3, [r7, #12]
 8007f36:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007f38:	68fb      	ldr	r3, [r7, #12]
 8007f3a:	699b      	ldr	r3, [r3, #24]
 8007f3c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007f3e:	68fb      	ldr	r3, [r7, #12]
 8007f40:	6a1b      	ldr	r3, [r3, #32]
 8007f42:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007f44:	697b      	ldr	r3, [r7, #20]
 8007f46:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007f4a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	031b      	lsls	r3, r3, #12
 8007f50:	697a      	ldr	r2, [r7, #20]
 8007f52:	4313      	orrs	r3, r2
 8007f54:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007f56:	693b      	ldr	r3, [r7, #16]
 8007f58:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007f5c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007f5e:	68bb      	ldr	r3, [r7, #8]
 8007f60:	011b      	lsls	r3, r3, #4
 8007f62:	693a      	ldr	r2, [r7, #16]
 8007f64:	4313      	orrs	r3, r2
 8007f66:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007f68:	68fb      	ldr	r3, [r7, #12]
 8007f6a:	697a      	ldr	r2, [r7, #20]
 8007f6c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007f6e:	68fb      	ldr	r3, [r7, #12]
 8007f70:	693a      	ldr	r2, [r7, #16]
 8007f72:	621a      	str	r2, [r3, #32]
}
 8007f74:	bf00      	nop
 8007f76:	371c      	adds	r7, #28
 8007f78:	46bd      	mov	sp, r7
 8007f7a:	bc80      	pop	{r7}
 8007f7c:	4770      	bx	lr

08007f7e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007f7e:	b480      	push	{r7}
 8007f80:	b085      	sub	sp, #20
 8007f82:	af00      	add	r7, sp, #0
 8007f84:	6078      	str	r0, [r7, #4]
 8007f86:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	689b      	ldr	r3, [r3, #8]
 8007f8c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007f8e:	68fb      	ldr	r3, [r7, #12]
 8007f90:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007f94:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007f96:	683a      	ldr	r2, [r7, #0]
 8007f98:	68fb      	ldr	r3, [r7, #12]
 8007f9a:	4313      	orrs	r3, r2
 8007f9c:	f043 0307 	orr.w	r3, r3, #7
 8007fa0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	68fa      	ldr	r2, [r7, #12]
 8007fa6:	609a      	str	r2, [r3, #8]
}
 8007fa8:	bf00      	nop
 8007faa:	3714      	adds	r7, #20
 8007fac:	46bd      	mov	sp, r7
 8007fae:	bc80      	pop	{r7}
 8007fb0:	4770      	bx	lr

08007fb2 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007fb2:	b480      	push	{r7}
 8007fb4:	b087      	sub	sp, #28
 8007fb6:	af00      	add	r7, sp, #0
 8007fb8:	60f8      	str	r0, [r7, #12]
 8007fba:	60b9      	str	r1, [r7, #8]
 8007fbc:	607a      	str	r2, [r7, #4]
 8007fbe:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007fc0:	68fb      	ldr	r3, [r7, #12]
 8007fc2:	689b      	ldr	r3, [r3, #8]
 8007fc4:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007fc6:	697b      	ldr	r3, [r7, #20]
 8007fc8:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007fcc:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007fce:	683b      	ldr	r3, [r7, #0]
 8007fd0:	021a      	lsls	r2, r3, #8
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	431a      	orrs	r2, r3
 8007fd6:	68bb      	ldr	r3, [r7, #8]
 8007fd8:	4313      	orrs	r3, r2
 8007fda:	697a      	ldr	r2, [r7, #20]
 8007fdc:	4313      	orrs	r3, r2
 8007fde:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007fe0:	68fb      	ldr	r3, [r7, #12]
 8007fe2:	697a      	ldr	r2, [r7, #20]
 8007fe4:	609a      	str	r2, [r3, #8]
}
 8007fe6:	bf00      	nop
 8007fe8:	371c      	adds	r7, #28
 8007fea:	46bd      	mov	sp, r7
 8007fec:	bc80      	pop	{r7}
 8007fee:	4770      	bx	lr

08007ff0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007ff0:	b480      	push	{r7}
 8007ff2:	b085      	sub	sp, #20
 8007ff4:	af00      	add	r7, sp, #0
 8007ff6:	6078      	str	r0, [r7, #4]
 8007ff8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008000:	2b01      	cmp	r3, #1
 8008002:	d101      	bne.n	8008008 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008004:	2302      	movs	r3, #2
 8008006:	e032      	b.n	800806e <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	2201      	movs	r2, #1
 800800c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	2202      	movs	r2, #2
 8008014:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	685b      	ldr	r3, [r3, #4]
 800801e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	681b      	ldr	r3, [r3, #0]
 8008024:	689b      	ldr	r3, [r3, #8]
 8008026:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008028:	68fb      	ldr	r3, [r7, #12]
 800802a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800802e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008030:	683b      	ldr	r3, [r7, #0]
 8008032:	681b      	ldr	r3, [r3, #0]
 8008034:	68fa      	ldr	r2, [r7, #12]
 8008036:	4313      	orrs	r3, r2
 8008038:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 800803a:	68bb      	ldr	r3, [r7, #8]
 800803c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008040:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008042:	683b      	ldr	r3, [r7, #0]
 8008044:	685b      	ldr	r3, [r3, #4]
 8008046:	68ba      	ldr	r2, [r7, #8]
 8008048:	4313      	orrs	r3, r2
 800804a:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	681b      	ldr	r3, [r3, #0]
 8008050:	68fa      	ldr	r2, [r7, #12]
 8008052:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	68ba      	ldr	r2, [r7, #8]
 800805a:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	2201      	movs	r2, #1
 8008060:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	2200      	movs	r2, #0
 8008068:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800806c:	2300      	movs	r3, #0
}
 800806e:	4618      	mov	r0, r3
 8008070:	3714      	adds	r7, #20
 8008072:	46bd      	mov	sp, r7
 8008074:	bc80      	pop	{r7}
 8008076:	4770      	bx	lr

08008078 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008078:	b480      	push	{r7}
 800807a:	b083      	sub	sp, #12
 800807c:	af00      	add	r7, sp, #0
 800807e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008080:	bf00      	nop
 8008082:	370c      	adds	r7, #12
 8008084:	46bd      	mov	sp, r7
 8008086:	bc80      	pop	{r7}
 8008088:	4770      	bx	lr

0800808a <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800808a:	b480      	push	{r7}
 800808c:	b083      	sub	sp, #12
 800808e:	af00      	add	r7, sp, #0
 8008090:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008092:	bf00      	nop
 8008094:	370c      	adds	r7, #12
 8008096:	46bd      	mov	sp, r7
 8008098:	bc80      	pop	{r7}
 800809a:	4770      	bx	lr

0800809c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800809c:	b580      	push	{r7, lr}
 800809e:	b082      	sub	sp, #8
 80080a0:	af00      	add	r7, sp, #0
 80080a2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	2b00      	cmp	r3, #0
 80080a8:	d101      	bne.n	80080ae <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80080aa:	2301      	movs	r3, #1
 80080ac:	e03f      	b.n	800812e <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80080b4:	b2db      	uxtb	r3, r3
 80080b6:	2b00      	cmp	r3, #0
 80080b8:	d106      	bne.n	80080c8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	2200      	movs	r2, #0
 80080be:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80080c2:	6878      	ldr	r0, [r7, #4]
 80080c4:	f7fb fd28 	bl	8003b18 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	2224      	movs	r2, #36	; 0x24
 80080cc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	681b      	ldr	r3, [r3, #0]
 80080d4:	68da      	ldr	r2, [r3, #12]
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80080de:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80080e0:	6878      	ldr	r0, [r7, #4]
 80080e2:	f000 fa5d 	bl	80085a0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	681b      	ldr	r3, [r3, #0]
 80080ea:	691a      	ldr	r2, [r3, #16]
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80080f4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	681b      	ldr	r3, [r3, #0]
 80080fa:	695a      	ldr	r2, [r3, #20]
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8008104:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	681b      	ldr	r3, [r3, #0]
 800810a:	68da      	ldr	r2, [r3, #12]
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008114:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	2200      	movs	r2, #0
 800811a:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	2220      	movs	r2, #32
 8008120:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	2220      	movs	r2, #32
 8008128:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 800812c:	2300      	movs	r3, #0
}
 800812e:	4618      	mov	r0, r3
 8008130:	3708      	adds	r7, #8
 8008132:	46bd      	mov	sp, r7
 8008134:	bd80      	pop	{r7, pc}
	...

08008138 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008138:	b580      	push	{r7, lr}
 800813a:	b088      	sub	sp, #32
 800813c:	af00      	add	r7, sp, #0
 800813e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	681b      	ldr	r3, [r3, #0]
 8008144:	681b      	ldr	r3, [r3, #0]
 8008146:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	68db      	ldr	r3, [r3, #12]
 800814e:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	695b      	ldr	r3, [r3, #20]
 8008156:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8008158:	2300      	movs	r3, #0
 800815a:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 800815c:	2300      	movs	r3, #0
 800815e:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8008160:	69fb      	ldr	r3, [r7, #28]
 8008162:	f003 030f 	and.w	r3, r3, #15
 8008166:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8008168:	693b      	ldr	r3, [r7, #16]
 800816a:	2b00      	cmp	r3, #0
 800816c:	d10d      	bne.n	800818a <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800816e:	69fb      	ldr	r3, [r7, #28]
 8008170:	f003 0320 	and.w	r3, r3, #32
 8008174:	2b00      	cmp	r3, #0
 8008176:	d008      	beq.n	800818a <HAL_UART_IRQHandler+0x52>
 8008178:	69bb      	ldr	r3, [r7, #24]
 800817a:	f003 0320 	and.w	r3, r3, #32
 800817e:	2b00      	cmp	r3, #0
 8008180:	d003      	beq.n	800818a <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8008182:	6878      	ldr	r0, [r7, #4]
 8008184:	f000 f98b 	bl	800849e <UART_Receive_IT>
      return;
 8008188:	e0cb      	b.n	8008322 <HAL_UART_IRQHandler+0x1ea>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800818a:	693b      	ldr	r3, [r7, #16]
 800818c:	2b00      	cmp	r3, #0
 800818e:	f000 80ab 	beq.w	80082e8 <HAL_UART_IRQHandler+0x1b0>
 8008192:	697b      	ldr	r3, [r7, #20]
 8008194:	f003 0301 	and.w	r3, r3, #1
 8008198:	2b00      	cmp	r3, #0
 800819a:	d105      	bne.n	80081a8 <HAL_UART_IRQHandler+0x70>
 800819c:	69bb      	ldr	r3, [r7, #24]
 800819e:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80081a2:	2b00      	cmp	r3, #0
 80081a4:	f000 80a0 	beq.w	80082e8 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80081a8:	69fb      	ldr	r3, [r7, #28]
 80081aa:	f003 0301 	and.w	r3, r3, #1
 80081ae:	2b00      	cmp	r3, #0
 80081b0:	d00a      	beq.n	80081c8 <HAL_UART_IRQHandler+0x90>
 80081b2:	69bb      	ldr	r3, [r7, #24]
 80081b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80081b8:	2b00      	cmp	r3, #0
 80081ba:	d005      	beq.n	80081c8 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80081c0:	f043 0201 	orr.w	r2, r3, #1
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80081c8:	69fb      	ldr	r3, [r7, #28]
 80081ca:	f003 0304 	and.w	r3, r3, #4
 80081ce:	2b00      	cmp	r3, #0
 80081d0:	d00a      	beq.n	80081e8 <HAL_UART_IRQHandler+0xb0>
 80081d2:	697b      	ldr	r3, [r7, #20]
 80081d4:	f003 0301 	and.w	r3, r3, #1
 80081d8:	2b00      	cmp	r3, #0
 80081da:	d005      	beq.n	80081e8 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80081e0:	f043 0202 	orr.w	r2, r3, #2
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80081e8:	69fb      	ldr	r3, [r7, #28]
 80081ea:	f003 0302 	and.w	r3, r3, #2
 80081ee:	2b00      	cmp	r3, #0
 80081f0:	d00a      	beq.n	8008208 <HAL_UART_IRQHandler+0xd0>
 80081f2:	697b      	ldr	r3, [r7, #20]
 80081f4:	f003 0301 	and.w	r3, r3, #1
 80081f8:	2b00      	cmp	r3, #0
 80081fa:	d005      	beq.n	8008208 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008200:	f043 0204 	orr.w	r2, r3, #4
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008208:	69fb      	ldr	r3, [r7, #28]
 800820a:	f003 0308 	and.w	r3, r3, #8
 800820e:	2b00      	cmp	r3, #0
 8008210:	d00a      	beq.n	8008228 <HAL_UART_IRQHandler+0xf0>
 8008212:	697b      	ldr	r3, [r7, #20]
 8008214:	f003 0301 	and.w	r3, r3, #1
 8008218:	2b00      	cmp	r3, #0
 800821a:	d005      	beq.n	8008228 <HAL_UART_IRQHandler+0xf0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008220:	f043 0208 	orr.w	r2, r3, #8
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800822c:	2b00      	cmp	r3, #0
 800822e:	d077      	beq.n	8008320 <HAL_UART_IRQHandler+0x1e8>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008230:	69fb      	ldr	r3, [r7, #28]
 8008232:	f003 0320 	and.w	r3, r3, #32
 8008236:	2b00      	cmp	r3, #0
 8008238:	d007      	beq.n	800824a <HAL_UART_IRQHandler+0x112>
 800823a:	69bb      	ldr	r3, [r7, #24]
 800823c:	f003 0320 	and.w	r3, r3, #32
 8008240:	2b00      	cmp	r3, #0
 8008242:	d002      	beq.n	800824a <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 8008244:	6878      	ldr	r0, [r7, #4]
 8008246:	f000 f92a 	bl	800849e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	681b      	ldr	r3, [r3, #0]
 800824e:	695b      	ldr	r3, [r3, #20]
 8008250:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008254:	2b00      	cmp	r3, #0
 8008256:	bf14      	ite	ne
 8008258:	2301      	movne	r3, #1
 800825a:	2300      	moveq	r3, #0
 800825c:	b2db      	uxtb	r3, r3
 800825e:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008264:	f003 0308 	and.w	r3, r3, #8
 8008268:	2b00      	cmp	r3, #0
 800826a:	d102      	bne.n	8008272 <HAL_UART_IRQHandler+0x13a>
 800826c:	68fb      	ldr	r3, [r7, #12]
 800826e:	2b00      	cmp	r3, #0
 8008270:	d031      	beq.n	80082d6 <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008272:	6878      	ldr	r0, [r7, #4]
 8008274:	f000 f875 	bl	8008362 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	681b      	ldr	r3, [r3, #0]
 800827c:	695b      	ldr	r3, [r3, #20]
 800827e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008282:	2b00      	cmp	r3, #0
 8008284:	d023      	beq.n	80082ce <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	695a      	ldr	r2, [r3, #20]
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	681b      	ldr	r3, [r3, #0]
 8008290:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008294:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800829a:	2b00      	cmp	r3, #0
 800829c:	d013      	beq.n	80082c6 <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80082a2:	4a21      	ldr	r2, [pc, #132]	; (8008328 <HAL_UART_IRQHandler+0x1f0>)
 80082a4:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80082aa:	4618      	mov	r0, r3
 80082ac:	f7fc f958 	bl	8004560 <HAL_DMA_Abort_IT>
 80082b0:	4603      	mov	r3, r0
 80082b2:	2b00      	cmp	r3, #0
 80082b4:	d016      	beq.n	80082e4 <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80082ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80082bc:	687a      	ldr	r2, [r7, #4]
 80082be:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80082c0:	4610      	mov	r0, r2
 80082c2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80082c4:	e00e      	b.n	80082e4 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80082c6:	6878      	ldr	r0, [r7, #4]
 80082c8:	f000 f842 	bl	8008350 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80082cc:	e00a      	b.n	80082e4 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80082ce:	6878      	ldr	r0, [r7, #4]
 80082d0:	f000 f83e 	bl	8008350 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80082d4:	e006      	b.n	80082e4 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80082d6:	6878      	ldr	r0, [r7, #4]
 80082d8:	f000 f83a 	bl	8008350 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	2200      	movs	r2, #0
 80082e0:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 80082e2:	e01d      	b.n	8008320 <HAL_UART_IRQHandler+0x1e8>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80082e4:	bf00      	nop
    return;
 80082e6:	e01b      	b.n	8008320 <HAL_UART_IRQHandler+0x1e8>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80082e8:	69fb      	ldr	r3, [r7, #28]
 80082ea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80082ee:	2b00      	cmp	r3, #0
 80082f0:	d008      	beq.n	8008304 <HAL_UART_IRQHandler+0x1cc>
 80082f2:	69bb      	ldr	r3, [r7, #24]
 80082f4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80082f8:	2b00      	cmp	r3, #0
 80082fa:	d003      	beq.n	8008304 <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 80082fc:	6878      	ldr	r0, [r7, #4]
 80082fe:	f000 f861 	bl	80083c4 <UART_Transmit_IT>
    return;
 8008302:	e00e      	b.n	8008322 <HAL_UART_IRQHandler+0x1ea>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8008304:	69fb      	ldr	r3, [r7, #28]
 8008306:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800830a:	2b00      	cmp	r3, #0
 800830c:	d009      	beq.n	8008322 <HAL_UART_IRQHandler+0x1ea>
 800830e:	69bb      	ldr	r3, [r7, #24]
 8008310:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008314:	2b00      	cmp	r3, #0
 8008316:	d004      	beq.n	8008322 <HAL_UART_IRQHandler+0x1ea>
  {
    UART_EndTransmit_IT(huart);
 8008318:	6878      	ldr	r0, [r7, #4]
 800831a:	f000 f8a8 	bl	800846e <UART_EndTransmit_IT>
    return;
 800831e:	e000      	b.n	8008322 <HAL_UART_IRQHandler+0x1ea>
    return;
 8008320:	bf00      	nop
  }
}
 8008322:	3720      	adds	r7, #32
 8008324:	46bd      	mov	sp, r7
 8008326:	bd80      	pop	{r7, pc}
 8008328:	0800839d 	.word	0x0800839d

0800832c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800832c:	b480      	push	{r7}
 800832e:	b083      	sub	sp, #12
 8008330:	af00      	add	r7, sp, #0
 8008332:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8008334:	bf00      	nop
 8008336:	370c      	adds	r7, #12
 8008338:	46bd      	mov	sp, r7
 800833a:	bc80      	pop	{r7}
 800833c:	4770      	bx	lr

0800833e <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800833e:	b480      	push	{r7}
 8008340:	b083      	sub	sp, #12
 8008342:	af00      	add	r7, sp, #0
 8008344:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8008346:	bf00      	nop
 8008348:	370c      	adds	r7, #12
 800834a:	46bd      	mov	sp, r7
 800834c:	bc80      	pop	{r7}
 800834e:	4770      	bx	lr

08008350 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008350:	b480      	push	{r7}
 8008352:	b083      	sub	sp, #12
 8008354:	af00      	add	r7, sp, #0
 8008356:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8008358:	bf00      	nop
 800835a:	370c      	adds	r7, #12
 800835c:	46bd      	mov	sp, r7
 800835e:	bc80      	pop	{r7}
 8008360:	4770      	bx	lr

08008362 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008362:	b480      	push	{r7}
 8008364:	b083      	sub	sp, #12
 8008366:	af00      	add	r7, sp, #0
 8008368:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	681b      	ldr	r3, [r3, #0]
 800836e:	68da      	ldr	r2, [r3, #12]
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	681b      	ldr	r3, [r3, #0]
 8008374:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8008378:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	681b      	ldr	r3, [r3, #0]
 800837e:	695a      	ldr	r2, [r3, #20]
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	f022 0201 	bic.w	r2, r2, #1
 8008388:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	2220      	movs	r2, #32
 800838e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8008392:	bf00      	nop
 8008394:	370c      	adds	r7, #12
 8008396:	46bd      	mov	sp, r7
 8008398:	bc80      	pop	{r7}
 800839a:	4770      	bx	lr

0800839c <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800839c:	b580      	push	{r7, lr}
 800839e:	b084      	sub	sp, #16
 80083a0:	af00      	add	r7, sp, #0
 80083a2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80083a8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80083aa:	68fb      	ldr	r3, [r7, #12]
 80083ac:	2200      	movs	r2, #0
 80083ae:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80083b0:	68fb      	ldr	r3, [r7, #12]
 80083b2:	2200      	movs	r2, #0
 80083b4:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80083b6:	68f8      	ldr	r0, [r7, #12]
 80083b8:	f7ff ffca 	bl	8008350 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80083bc:	bf00      	nop
 80083be:	3710      	adds	r7, #16
 80083c0:	46bd      	mov	sp, r7
 80083c2:	bd80      	pop	{r7, pc}

080083c4 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80083c4:	b480      	push	{r7}
 80083c6:	b085      	sub	sp, #20
 80083c8:	af00      	add	r7, sp, #0
 80083ca:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80083d2:	b2db      	uxtb	r3, r3
 80083d4:	2b21      	cmp	r3, #33	; 0x21
 80083d6:	d144      	bne.n	8008462 <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	689b      	ldr	r3, [r3, #8]
 80083dc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80083e0:	d11a      	bne.n	8008418 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	6a1b      	ldr	r3, [r3, #32]
 80083e6:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80083e8:	68fb      	ldr	r3, [r7, #12]
 80083ea:	881b      	ldrh	r3, [r3, #0]
 80083ec:	461a      	mov	r2, r3
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	681b      	ldr	r3, [r3, #0]
 80083f2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80083f6:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	691b      	ldr	r3, [r3, #16]
 80083fc:	2b00      	cmp	r3, #0
 80083fe:	d105      	bne.n	800840c <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	6a1b      	ldr	r3, [r3, #32]
 8008404:	1c9a      	adds	r2, r3, #2
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	621a      	str	r2, [r3, #32]
 800840a:	e00e      	b.n	800842a <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	6a1b      	ldr	r3, [r3, #32]
 8008410:	1c5a      	adds	r2, r3, #1
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	621a      	str	r2, [r3, #32]
 8008416:	e008      	b.n	800842a <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	6a1b      	ldr	r3, [r3, #32]
 800841c:	1c59      	adds	r1, r3, #1
 800841e:	687a      	ldr	r2, [r7, #4]
 8008420:	6211      	str	r1, [r2, #32]
 8008422:	781a      	ldrb	r2, [r3, #0]
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800842e:	b29b      	uxth	r3, r3
 8008430:	3b01      	subs	r3, #1
 8008432:	b29b      	uxth	r3, r3
 8008434:	687a      	ldr	r2, [r7, #4]
 8008436:	4619      	mov	r1, r3
 8008438:	84d1      	strh	r1, [r2, #38]	; 0x26
 800843a:	2b00      	cmp	r3, #0
 800843c:	d10f      	bne.n	800845e <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	681b      	ldr	r3, [r3, #0]
 8008442:	68da      	ldr	r2, [r3, #12]
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	681b      	ldr	r3, [r3, #0]
 8008448:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800844c:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	681b      	ldr	r3, [r3, #0]
 8008452:	68da      	ldr	r2, [r3, #12]
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	681b      	ldr	r3, [r3, #0]
 8008458:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800845c:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800845e:	2300      	movs	r3, #0
 8008460:	e000      	b.n	8008464 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8008462:	2302      	movs	r3, #2
  }
}
 8008464:	4618      	mov	r0, r3
 8008466:	3714      	adds	r7, #20
 8008468:	46bd      	mov	sp, r7
 800846a:	bc80      	pop	{r7}
 800846c:	4770      	bx	lr

0800846e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800846e:	b580      	push	{r7, lr}
 8008470:	b082      	sub	sp, #8
 8008472:	af00      	add	r7, sp, #0
 8008474:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	681b      	ldr	r3, [r3, #0]
 800847a:	68da      	ldr	r2, [r3, #12]
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008484:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	2220      	movs	r2, #32
 800848a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800848e:	6878      	ldr	r0, [r7, #4]
 8008490:	f7ff ff4c 	bl	800832c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8008494:	2300      	movs	r3, #0
}
 8008496:	4618      	mov	r0, r3
 8008498:	3708      	adds	r7, #8
 800849a:	46bd      	mov	sp, r7
 800849c:	bd80      	pop	{r7, pc}

0800849e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800849e:	b580      	push	{r7, lr}
 80084a0:	b084      	sub	sp, #16
 80084a2:	af00      	add	r7, sp, #0
 80084a4:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80084ac:	b2db      	uxtb	r3, r3
 80084ae:	2b22      	cmp	r3, #34	; 0x22
 80084b0:	d171      	bne.n	8008596 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	689b      	ldr	r3, [r3, #8]
 80084b6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80084ba:	d123      	bne.n	8008504 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80084c0:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	691b      	ldr	r3, [r3, #16]
 80084c6:	2b00      	cmp	r3, #0
 80084c8:	d10e      	bne.n	80084e8 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	681b      	ldr	r3, [r3, #0]
 80084ce:	685b      	ldr	r3, [r3, #4]
 80084d0:	b29b      	uxth	r3, r3
 80084d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80084d6:	b29a      	uxth	r2, r3
 80084d8:	68fb      	ldr	r3, [r7, #12]
 80084da:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80084e0:	1c9a      	adds	r2, r3, #2
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	629a      	str	r2, [r3, #40]	; 0x28
 80084e6:	e029      	b.n	800853c <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	681b      	ldr	r3, [r3, #0]
 80084ec:	685b      	ldr	r3, [r3, #4]
 80084ee:	b29b      	uxth	r3, r3
 80084f0:	b2db      	uxtb	r3, r3
 80084f2:	b29a      	uxth	r2, r3
 80084f4:	68fb      	ldr	r3, [r7, #12]
 80084f6:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80084fc:	1c5a      	adds	r2, r3, #1
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	629a      	str	r2, [r3, #40]	; 0x28
 8008502:	e01b      	b.n	800853c <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	691b      	ldr	r3, [r3, #16]
 8008508:	2b00      	cmp	r3, #0
 800850a:	d10a      	bne.n	8008522 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	681b      	ldr	r3, [r3, #0]
 8008510:	6858      	ldr	r0, [r3, #4]
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008516:	1c59      	adds	r1, r3, #1
 8008518:	687a      	ldr	r2, [r7, #4]
 800851a:	6291      	str	r1, [r2, #40]	; 0x28
 800851c:	b2c2      	uxtb	r2, r0
 800851e:	701a      	strb	r2, [r3, #0]
 8008520:	e00c      	b.n	800853c <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	681b      	ldr	r3, [r3, #0]
 8008526:	685b      	ldr	r3, [r3, #4]
 8008528:	b2da      	uxtb	r2, r3
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800852e:	1c58      	adds	r0, r3, #1
 8008530:	6879      	ldr	r1, [r7, #4]
 8008532:	6288      	str	r0, [r1, #40]	; 0x28
 8008534:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8008538:	b2d2      	uxtb	r2, r2
 800853a:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008540:	b29b      	uxth	r3, r3
 8008542:	3b01      	subs	r3, #1
 8008544:	b29b      	uxth	r3, r3
 8008546:	687a      	ldr	r2, [r7, #4]
 8008548:	4619      	mov	r1, r3
 800854a:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800854c:	2b00      	cmp	r3, #0
 800854e:	d120      	bne.n	8008592 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	681b      	ldr	r3, [r3, #0]
 8008554:	68da      	ldr	r2, [r3, #12]
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	681b      	ldr	r3, [r3, #0]
 800855a:	f022 0220 	bic.w	r2, r2, #32
 800855e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	681b      	ldr	r3, [r3, #0]
 8008564:	68da      	ldr	r2, [r3, #12]
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	681b      	ldr	r3, [r3, #0]
 800856a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800856e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	681b      	ldr	r3, [r3, #0]
 8008574:	695a      	ldr	r2, [r3, #20]
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	681b      	ldr	r3, [r3, #0]
 800857a:	f022 0201 	bic.w	r2, r2, #1
 800857e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	2220      	movs	r2, #32
 8008584:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8008588:	6878      	ldr	r0, [r7, #4]
 800858a:	f7ff fed8 	bl	800833e <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 800858e:	2300      	movs	r3, #0
 8008590:	e002      	b.n	8008598 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8008592:	2300      	movs	r3, #0
 8008594:	e000      	b.n	8008598 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8008596:	2302      	movs	r3, #2
  }
}
 8008598:	4618      	mov	r0, r3
 800859a:	3710      	adds	r7, #16
 800859c:	46bd      	mov	sp, r7
 800859e:	bd80      	pop	{r7, pc}

080085a0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80085a0:	b580      	push	{r7, lr}
 80085a2:	b084      	sub	sp, #16
 80085a4:	af00      	add	r7, sp, #0
 80085a6:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	681b      	ldr	r3, [r3, #0]
 80085ac:	691b      	ldr	r3, [r3, #16]
 80085ae:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	68da      	ldr	r2, [r3, #12]
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	681b      	ldr	r3, [r3, #0]
 80085ba:	430a      	orrs	r2, r1
 80085bc:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	689a      	ldr	r2, [r3, #8]
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	691b      	ldr	r3, [r3, #16]
 80085c6:	431a      	orrs	r2, r3
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	695b      	ldr	r3, [r3, #20]
 80085cc:	4313      	orrs	r3, r2
 80085ce:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	681b      	ldr	r3, [r3, #0]
 80085d4:	68db      	ldr	r3, [r3, #12]
 80085d6:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80085da:	f023 030c 	bic.w	r3, r3, #12
 80085de:	687a      	ldr	r2, [r7, #4]
 80085e0:	6812      	ldr	r2, [r2, #0]
 80085e2:	68f9      	ldr	r1, [r7, #12]
 80085e4:	430b      	orrs	r3, r1
 80085e6:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	681b      	ldr	r3, [r3, #0]
 80085ec:	695b      	ldr	r3, [r3, #20]
 80085ee:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	699a      	ldr	r2, [r3, #24]
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	681b      	ldr	r3, [r3, #0]
 80085fa:	430a      	orrs	r2, r1
 80085fc:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	681b      	ldr	r3, [r3, #0]
 8008602:	4a52      	ldr	r2, [pc, #328]	; (800874c <UART_SetConfig+0x1ac>)
 8008604:	4293      	cmp	r3, r2
 8008606:	d14e      	bne.n	80086a6 <UART_SetConfig+0x106>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8008608:	f7fe fa00 	bl	8006a0c <HAL_RCC_GetPCLK2Freq>
 800860c:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800860e:	68ba      	ldr	r2, [r7, #8]
 8008610:	4613      	mov	r3, r2
 8008612:	009b      	lsls	r3, r3, #2
 8008614:	4413      	add	r3, r2
 8008616:	009a      	lsls	r2, r3, #2
 8008618:	441a      	add	r2, r3
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	685b      	ldr	r3, [r3, #4]
 800861e:	009b      	lsls	r3, r3, #2
 8008620:	fbb2 f3f3 	udiv	r3, r2, r3
 8008624:	4a4a      	ldr	r2, [pc, #296]	; (8008750 <UART_SetConfig+0x1b0>)
 8008626:	fba2 2303 	umull	r2, r3, r2, r3
 800862a:	095b      	lsrs	r3, r3, #5
 800862c:	0119      	lsls	r1, r3, #4
 800862e:	68ba      	ldr	r2, [r7, #8]
 8008630:	4613      	mov	r3, r2
 8008632:	009b      	lsls	r3, r3, #2
 8008634:	4413      	add	r3, r2
 8008636:	009a      	lsls	r2, r3, #2
 8008638:	441a      	add	r2, r3
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	685b      	ldr	r3, [r3, #4]
 800863e:	009b      	lsls	r3, r3, #2
 8008640:	fbb2 f2f3 	udiv	r2, r2, r3
 8008644:	4b42      	ldr	r3, [pc, #264]	; (8008750 <UART_SetConfig+0x1b0>)
 8008646:	fba3 0302 	umull	r0, r3, r3, r2
 800864a:	095b      	lsrs	r3, r3, #5
 800864c:	2064      	movs	r0, #100	; 0x64
 800864e:	fb00 f303 	mul.w	r3, r0, r3
 8008652:	1ad3      	subs	r3, r2, r3
 8008654:	011b      	lsls	r3, r3, #4
 8008656:	3332      	adds	r3, #50	; 0x32
 8008658:	4a3d      	ldr	r2, [pc, #244]	; (8008750 <UART_SetConfig+0x1b0>)
 800865a:	fba2 2303 	umull	r2, r3, r2, r3
 800865e:	095b      	lsrs	r3, r3, #5
 8008660:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008664:	4419      	add	r1, r3
 8008666:	68ba      	ldr	r2, [r7, #8]
 8008668:	4613      	mov	r3, r2
 800866a:	009b      	lsls	r3, r3, #2
 800866c:	4413      	add	r3, r2
 800866e:	009a      	lsls	r2, r3, #2
 8008670:	441a      	add	r2, r3
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	685b      	ldr	r3, [r3, #4]
 8008676:	009b      	lsls	r3, r3, #2
 8008678:	fbb2 f2f3 	udiv	r2, r2, r3
 800867c:	4b34      	ldr	r3, [pc, #208]	; (8008750 <UART_SetConfig+0x1b0>)
 800867e:	fba3 0302 	umull	r0, r3, r3, r2
 8008682:	095b      	lsrs	r3, r3, #5
 8008684:	2064      	movs	r0, #100	; 0x64
 8008686:	fb00 f303 	mul.w	r3, r0, r3
 800868a:	1ad3      	subs	r3, r2, r3
 800868c:	011b      	lsls	r3, r3, #4
 800868e:	3332      	adds	r3, #50	; 0x32
 8008690:	4a2f      	ldr	r2, [pc, #188]	; (8008750 <UART_SetConfig+0x1b0>)
 8008692:	fba2 2303 	umull	r2, r3, r2, r3
 8008696:	095b      	lsrs	r3, r3, #5
 8008698:	f003 020f 	and.w	r2, r3, #15
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	681b      	ldr	r3, [r3, #0]
 80086a0:	440a      	add	r2, r1
 80086a2:	609a      	str	r2, [r3, #8]
  {
    pclk = HAL_RCC_GetPCLK1Freq();
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 80086a4:	e04d      	b.n	8008742 <UART_SetConfig+0x1a2>
    pclk = HAL_RCC_GetPCLK1Freq();
 80086a6:	f7fe f99d 	bl	80069e4 <HAL_RCC_GetPCLK1Freq>
 80086aa:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80086ac:	68ba      	ldr	r2, [r7, #8]
 80086ae:	4613      	mov	r3, r2
 80086b0:	009b      	lsls	r3, r3, #2
 80086b2:	4413      	add	r3, r2
 80086b4:	009a      	lsls	r2, r3, #2
 80086b6:	441a      	add	r2, r3
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	685b      	ldr	r3, [r3, #4]
 80086bc:	009b      	lsls	r3, r3, #2
 80086be:	fbb2 f3f3 	udiv	r3, r2, r3
 80086c2:	4a23      	ldr	r2, [pc, #140]	; (8008750 <UART_SetConfig+0x1b0>)
 80086c4:	fba2 2303 	umull	r2, r3, r2, r3
 80086c8:	095b      	lsrs	r3, r3, #5
 80086ca:	0119      	lsls	r1, r3, #4
 80086cc:	68ba      	ldr	r2, [r7, #8]
 80086ce:	4613      	mov	r3, r2
 80086d0:	009b      	lsls	r3, r3, #2
 80086d2:	4413      	add	r3, r2
 80086d4:	009a      	lsls	r2, r3, #2
 80086d6:	441a      	add	r2, r3
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	685b      	ldr	r3, [r3, #4]
 80086dc:	009b      	lsls	r3, r3, #2
 80086de:	fbb2 f2f3 	udiv	r2, r2, r3
 80086e2:	4b1b      	ldr	r3, [pc, #108]	; (8008750 <UART_SetConfig+0x1b0>)
 80086e4:	fba3 0302 	umull	r0, r3, r3, r2
 80086e8:	095b      	lsrs	r3, r3, #5
 80086ea:	2064      	movs	r0, #100	; 0x64
 80086ec:	fb00 f303 	mul.w	r3, r0, r3
 80086f0:	1ad3      	subs	r3, r2, r3
 80086f2:	011b      	lsls	r3, r3, #4
 80086f4:	3332      	adds	r3, #50	; 0x32
 80086f6:	4a16      	ldr	r2, [pc, #88]	; (8008750 <UART_SetConfig+0x1b0>)
 80086f8:	fba2 2303 	umull	r2, r3, r2, r3
 80086fc:	095b      	lsrs	r3, r3, #5
 80086fe:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008702:	4419      	add	r1, r3
 8008704:	68ba      	ldr	r2, [r7, #8]
 8008706:	4613      	mov	r3, r2
 8008708:	009b      	lsls	r3, r3, #2
 800870a:	4413      	add	r3, r2
 800870c:	009a      	lsls	r2, r3, #2
 800870e:	441a      	add	r2, r3
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	685b      	ldr	r3, [r3, #4]
 8008714:	009b      	lsls	r3, r3, #2
 8008716:	fbb2 f2f3 	udiv	r2, r2, r3
 800871a:	4b0d      	ldr	r3, [pc, #52]	; (8008750 <UART_SetConfig+0x1b0>)
 800871c:	fba3 0302 	umull	r0, r3, r3, r2
 8008720:	095b      	lsrs	r3, r3, #5
 8008722:	2064      	movs	r0, #100	; 0x64
 8008724:	fb00 f303 	mul.w	r3, r0, r3
 8008728:	1ad3      	subs	r3, r2, r3
 800872a:	011b      	lsls	r3, r3, #4
 800872c:	3332      	adds	r3, #50	; 0x32
 800872e:	4a08      	ldr	r2, [pc, #32]	; (8008750 <UART_SetConfig+0x1b0>)
 8008730:	fba2 2303 	umull	r2, r3, r2, r3
 8008734:	095b      	lsrs	r3, r3, #5
 8008736:	f003 020f 	and.w	r2, r3, #15
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	681b      	ldr	r3, [r3, #0]
 800873e:	440a      	add	r2, r1
 8008740:	609a      	str	r2, [r3, #8]
}
 8008742:	bf00      	nop
 8008744:	3710      	adds	r7, #16
 8008746:	46bd      	mov	sp, r7
 8008748:	bd80      	pop	{r7, pc}
 800874a:	bf00      	nop
 800874c:	40013800 	.word	0x40013800
 8008750:	51eb851f 	.word	0x51eb851f

08008754 <__errno>:
 8008754:	4b01      	ldr	r3, [pc, #4]	; (800875c <__errno+0x8>)
 8008756:	6818      	ldr	r0, [r3, #0]
 8008758:	4770      	bx	lr
 800875a:	bf00      	nop
 800875c:	200000cc 	.word	0x200000cc

08008760 <__libc_init_array>:
 8008760:	b570      	push	{r4, r5, r6, lr}
 8008762:	2600      	movs	r6, #0
 8008764:	4d0c      	ldr	r5, [pc, #48]	; (8008798 <__libc_init_array+0x38>)
 8008766:	4c0d      	ldr	r4, [pc, #52]	; (800879c <__libc_init_array+0x3c>)
 8008768:	1b64      	subs	r4, r4, r5
 800876a:	10a4      	asrs	r4, r4, #2
 800876c:	42a6      	cmp	r6, r4
 800876e:	d109      	bne.n	8008784 <__libc_init_array+0x24>
 8008770:	f000 fc9c 	bl	80090ac <_init>
 8008774:	2600      	movs	r6, #0
 8008776:	4d0a      	ldr	r5, [pc, #40]	; (80087a0 <__libc_init_array+0x40>)
 8008778:	4c0a      	ldr	r4, [pc, #40]	; (80087a4 <__libc_init_array+0x44>)
 800877a:	1b64      	subs	r4, r4, r5
 800877c:	10a4      	asrs	r4, r4, #2
 800877e:	42a6      	cmp	r6, r4
 8008780:	d105      	bne.n	800878e <__libc_init_array+0x2e>
 8008782:	bd70      	pop	{r4, r5, r6, pc}
 8008784:	f855 3b04 	ldr.w	r3, [r5], #4
 8008788:	4798      	blx	r3
 800878a:	3601      	adds	r6, #1
 800878c:	e7ee      	b.n	800876c <__libc_init_array+0xc>
 800878e:	f855 3b04 	ldr.w	r3, [r5], #4
 8008792:	4798      	blx	r3
 8008794:	3601      	adds	r6, #1
 8008796:	e7f2      	b.n	800877e <__libc_init_array+0x1e>
 8008798:	08009490 	.word	0x08009490
 800879c:	08009490 	.word	0x08009490
 80087a0:	08009490 	.word	0x08009490
 80087a4:	08009494 	.word	0x08009494

080087a8 <memset>:
 80087a8:	4603      	mov	r3, r0
 80087aa:	4402      	add	r2, r0
 80087ac:	4293      	cmp	r3, r2
 80087ae:	d100      	bne.n	80087b2 <memset+0xa>
 80087b0:	4770      	bx	lr
 80087b2:	f803 1b01 	strb.w	r1, [r3], #1
 80087b6:	e7f9      	b.n	80087ac <memset+0x4>

080087b8 <siprintf>:
 80087b8:	b40e      	push	{r1, r2, r3}
 80087ba:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80087be:	b500      	push	{lr}
 80087c0:	b09c      	sub	sp, #112	; 0x70
 80087c2:	ab1d      	add	r3, sp, #116	; 0x74
 80087c4:	9002      	str	r0, [sp, #8]
 80087c6:	9006      	str	r0, [sp, #24]
 80087c8:	9107      	str	r1, [sp, #28]
 80087ca:	9104      	str	r1, [sp, #16]
 80087cc:	4808      	ldr	r0, [pc, #32]	; (80087f0 <siprintf+0x38>)
 80087ce:	4909      	ldr	r1, [pc, #36]	; (80087f4 <siprintf+0x3c>)
 80087d0:	f853 2b04 	ldr.w	r2, [r3], #4
 80087d4:	9105      	str	r1, [sp, #20]
 80087d6:	6800      	ldr	r0, [r0, #0]
 80087d8:	a902      	add	r1, sp, #8
 80087da:	9301      	str	r3, [sp, #4]
 80087dc:	f000 f868 	bl	80088b0 <_svfiprintf_r>
 80087e0:	2200      	movs	r2, #0
 80087e2:	9b02      	ldr	r3, [sp, #8]
 80087e4:	701a      	strb	r2, [r3, #0]
 80087e6:	b01c      	add	sp, #112	; 0x70
 80087e8:	f85d eb04 	ldr.w	lr, [sp], #4
 80087ec:	b003      	add	sp, #12
 80087ee:	4770      	bx	lr
 80087f0:	200000cc 	.word	0x200000cc
 80087f4:	ffff0208 	.word	0xffff0208

080087f8 <__ssputs_r>:
 80087f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80087fc:	688e      	ldr	r6, [r1, #8]
 80087fe:	4682      	mov	sl, r0
 8008800:	429e      	cmp	r6, r3
 8008802:	460c      	mov	r4, r1
 8008804:	4690      	mov	r8, r2
 8008806:	461f      	mov	r7, r3
 8008808:	d838      	bhi.n	800887c <__ssputs_r+0x84>
 800880a:	898a      	ldrh	r2, [r1, #12]
 800880c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008810:	d032      	beq.n	8008878 <__ssputs_r+0x80>
 8008812:	6825      	ldr	r5, [r4, #0]
 8008814:	6909      	ldr	r1, [r1, #16]
 8008816:	3301      	adds	r3, #1
 8008818:	eba5 0901 	sub.w	r9, r5, r1
 800881c:	6965      	ldr	r5, [r4, #20]
 800881e:	444b      	add	r3, r9
 8008820:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008824:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008828:	106d      	asrs	r5, r5, #1
 800882a:	429d      	cmp	r5, r3
 800882c:	bf38      	it	cc
 800882e:	461d      	movcc	r5, r3
 8008830:	0553      	lsls	r3, r2, #21
 8008832:	d531      	bpl.n	8008898 <__ssputs_r+0xa0>
 8008834:	4629      	mov	r1, r5
 8008836:	f000 fb6f 	bl	8008f18 <_malloc_r>
 800883a:	4606      	mov	r6, r0
 800883c:	b950      	cbnz	r0, 8008854 <__ssputs_r+0x5c>
 800883e:	230c      	movs	r3, #12
 8008840:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008844:	f8ca 3000 	str.w	r3, [sl]
 8008848:	89a3      	ldrh	r3, [r4, #12]
 800884a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800884e:	81a3      	strh	r3, [r4, #12]
 8008850:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008854:	464a      	mov	r2, r9
 8008856:	6921      	ldr	r1, [r4, #16]
 8008858:	f000 face 	bl	8008df8 <memcpy>
 800885c:	89a3      	ldrh	r3, [r4, #12]
 800885e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008862:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008866:	81a3      	strh	r3, [r4, #12]
 8008868:	6126      	str	r6, [r4, #16]
 800886a:	444e      	add	r6, r9
 800886c:	6026      	str	r6, [r4, #0]
 800886e:	463e      	mov	r6, r7
 8008870:	6165      	str	r5, [r4, #20]
 8008872:	eba5 0509 	sub.w	r5, r5, r9
 8008876:	60a5      	str	r5, [r4, #8]
 8008878:	42be      	cmp	r6, r7
 800887a:	d900      	bls.n	800887e <__ssputs_r+0x86>
 800887c:	463e      	mov	r6, r7
 800887e:	4632      	mov	r2, r6
 8008880:	4641      	mov	r1, r8
 8008882:	6820      	ldr	r0, [r4, #0]
 8008884:	f000 fac6 	bl	8008e14 <memmove>
 8008888:	68a3      	ldr	r3, [r4, #8]
 800888a:	2000      	movs	r0, #0
 800888c:	1b9b      	subs	r3, r3, r6
 800888e:	60a3      	str	r3, [r4, #8]
 8008890:	6823      	ldr	r3, [r4, #0]
 8008892:	4433      	add	r3, r6
 8008894:	6023      	str	r3, [r4, #0]
 8008896:	e7db      	b.n	8008850 <__ssputs_r+0x58>
 8008898:	462a      	mov	r2, r5
 800889a:	f000 fbb1 	bl	8009000 <_realloc_r>
 800889e:	4606      	mov	r6, r0
 80088a0:	2800      	cmp	r0, #0
 80088a2:	d1e1      	bne.n	8008868 <__ssputs_r+0x70>
 80088a4:	4650      	mov	r0, sl
 80088a6:	6921      	ldr	r1, [r4, #16]
 80088a8:	f000 face 	bl	8008e48 <_free_r>
 80088ac:	e7c7      	b.n	800883e <__ssputs_r+0x46>
	...

080088b0 <_svfiprintf_r>:
 80088b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80088b4:	4698      	mov	r8, r3
 80088b6:	898b      	ldrh	r3, [r1, #12]
 80088b8:	4607      	mov	r7, r0
 80088ba:	061b      	lsls	r3, r3, #24
 80088bc:	460d      	mov	r5, r1
 80088be:	4614      	mov	r4, r2
 80088c0:	b09d      	sub	sp, #116	; 0x74
 80088c2:	d50e      	bpl.n	80088e2 <_svfiprintf_r+0x32>
 80088c4:	690b      	ldr	r3, [r1, #16]
 80088c6:	b963      	cbnz	r3, 80088e2 <_svfiprintf_r+0x32>
 80088c8:	2140      	movs	r1, #64	; 0x40
 80088ca:	f000 fb25 	bl	8008f18 <_malloc_r>
 80088ce:	6028      	str	r0, [r5, #0]
 80088d0:	6128      	str	r0, [r5, #16]
 80088d2:	b920      	cbnz	r0, 80088de <_svfiprintf_r+0x2e>
 80088d4:	230c      	movs	r3, #12
 80088d6:	603b      	str	r3, [r7, #0]
 80088d8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80088dc:	e0d1      	b.n	8008a82 <_svfiprintf_r+0x1d2>
 80088de:	2340      	movs	r3, #64	; 0x40
 80088e0:	616b      	str	r3, [r5, #20]
 80088e2:	2300      	movs	r3, #0
 80088e4:	9309      	str	r3, [sp, #36]	; 0x24
 80088e6:	2320      	movs	r3, #32
 80088e8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80088ec:	2330      	movs	r3, #48	; 0x30
 80088ee:	f04f 0901 	mov.w	r9, #1
 80088f2:	f8cd 800c 	str.w	r8, [sp, #12]
 80088f6:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8008a9c <_svfiprintf_r+0x1ec>
 80088fa:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80088fe:	4623      	mov	r3, r4
 8008900:	469a      	mov	sl, r3
 8008902:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008906:	b10a      	cbz	r2, 800890c <_svfiprintf_r+0x5c>
 8008908:	2a25      	cmp	r2, #37	; 0x25
 800890a:	d1f9      	bne.n	8008900 <_svfiprintf_r+0x50>
 800890c:	ebba 0b04 	subs.w	fp, sl, r4
 8008910:	d00b      	beq.n	800892a <_svfiprintf_r+0x7a>
 8008912:	465b      	mov	r3, fp
 8008914:	4622      	mov	r2, r4
 8008916:	4629      	mov	r1, r5
 8008918:	4638      	mov	r0, r7
 800891a:	f7ff ff6d 	bl	80087f8 <__ssputs_r>
 800891e:	3001      	adds	r0, #1
 8008920:	f000 80aa 	beq.w	8008a78 <_svfiprintf_r+0x1c8>
 8008924:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008926:	445a      	add	r2, fp
 8008928:	9209      	str	r2, [sp, #36]	; 0x24
 800892a:	f89a 3000 	ldrb.w	r3, [sl]
 800892e:	2b00      	cmp	r3, #0
 8008930:	f000 80a2 	beq.w	8008a78 <_svfiprintf_r+0x1c8>
 8008934:	2300      	movs	r3, #0
 8008936:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800893a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800893e:	f10a 0a01 	add.w	sl, sl, #1
 8008942:	9304      	str	r3, [sp, #16]
 8008944:	9307      	str	r3, [sp, #28]
 8008946:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800894a:	931a      	str	r3, [sp, #104]	; 0x68
 800894c:	4654      	mov	r4, sl
 800894e:	2205      	movs	r2, #5
 8008950:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008954:	4851      	ldr	r0, [pc, #324]	; (8008a9c <_svfiprintf_r+0x1ec>)
 8008956:	f000 fa41 	bl	8008ddc <memchr>
 800895a:	9a04      	ldr	r2, [sp, #16]
 800895c:	b9d8      	cbnz	r0, 8008996 <_svfiprintf_r+0xe6>
 800895e:	06d0      	lsls	r0, r2, #27
 8008960:	bf44      	itt	mi
 8008962:	2320      	movmi	r3, #32
 8008964:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008968:	0711      	lsls	r1, r2, #28
 800896a:	bf44      	itt	mi
 800896c:	232b      	movmi	r3, #43	; 0x2b
 800896e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008972:	f89a 3000 	ldrb.w	r3, [sl]
 8008976:	2b2a      	cmp	r3, #42	; 0x2a
 8008978:	d015      	beq.n	80089a6 <_svfiprintf_r+0xf6>
 800897a:	4654      	mov	r4, sl
 800897c:	2000      	movs	r0, #0
 800897e:	f04f 0c0a 	mov.w	ip, #10
 8008982:	9a07      	ldr	r2, [sp, #28]
 8008984:	4621      	mov	r1, r4
 8008986:	f811 3b01 	ldrb.w	r3, [r1], #1
 800898a:	3b30      	subs	r3, #48	; 0x30
 800898c:	2b09      	cmp	r3, #9
 800898e:	d94e      	bls.n	8008a2e <_svfiprintf_r+0x17e>
 8008990:	b1b0      	cbz	r0, 80089c0 <_svfiprintf_r+0x110>
 8008992:	9207      	str	r2, [sp, #28]
 8008994:	e014      	b.n	80089c0 <_svfiprintf_r+0x110>
 8008996:	eba0 0308 	sub.w	r3, r0, r8
 800899a:	fa09 f303 	lsl.w	r3, r9, r3
 800899e:	4313      	orrs	r3, r2
 80089a0:	46a2      	mov	sl, r4
 80089a2:	9304      	str	r3, [sp, #16]
 80089a4:	e7d2      	b.n	800894c <_svfiprintf_r+0x9c>
 80089a6:	9b03      	ldr	r3, [sp, #12]
 80089a8:	1d19      	adds	r1, r3, #4
 80089aa:	681b      	ldr	r3, [r3, #0]
 80089ac:	9103      	str	r1, [sp, #12]
 80089ae:	2b00      	cmp	r3, #0
 80089b0:	bfbb      	ittet	lt
 80089b2:	425b      	neglt	r3, r3
 80089b4:	f042 0202 	orrlt.w	r2, r2, #2
 80089b8:	9307      	strge	r3, [sp, #28]
 80089ba:	9307      	strlt	r3, [sp, #28]
 80089bc:	bfb8      	it	lt
 80089be:	9204      	strlt	r2, [sp, #16]
 80089c0:	7823      	ldrb	r3, [r4, #0]
 80089c2:	2b2e      	cmp	r3, #46	; 0x2e
 80089c4:	d10c      	bne.n	80089e0 <_svfiprintf_r+0x130>
 80089c6:	7863      	ldrb	r3, [r4, #1]
 80089c8:	2b2a      	cmp	r3, #42	; 0x2a
 80089ca:	d135      	bne.n	8008a38 <_svfiprintf_r+0x188>
 80089cc:	9b03      	ldr	r3, [sp, #12]
 80089ce:	3402      	adds	r4, #2
 80089d0:	1d1a      	adds	r2, r3, #4
 80089d2:	681b      	ldr	r3, [r3, #0]
 80089d4:	9203      	str	r2, [sp, #12]
 80089d6:	2b00      	cmp	r3, #0
 80089d8:	bfb8      	it	lt
 80089da:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80089de:	9305      	str	r3, [sp, #20]
 80089e0:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 8008aa0 <_svfiprintf_r+0x1f0>
 80089e4:	2203      	movs	r2, #3
 80089e6:	4650      	mov	r0, sl
 80089e8:	7821      	ldrb	r1, [r4, #0]
 80089ea:	f000 f9f7 	bl	8008ddc <memchr>
 80089ee:	b140      	cbz	r0, 8008a02 <_svfiprintf_r+0x152>
 80089f0:	2340      	movs	r3, #64	; 0x40
 80089f2:	eba0 000a 	sub.w	r0, r0, sl
 80089f6:	fa03 f000 	lsl.w	r0, r3, r0
 80089fa:	9b04      	ldr	r3, [sp, #16]
 80089fc:	3401      	adds	r4, #1
 80089fe:	4303      	orrs	r3, r0
 8008a00:	9304      	str	r3, [sp, #16]
 8008a02:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008a06:	2206      	movs	r2, #6
 8008a08:	4826      	ldr	r0, [pc, #152]	; (8008aa4 <_svfiprintf_r+0x1f4>)
 8008a0a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008a0e:	f000 f9e5 	bl	8008ddc <memchr>
 8008a12:	2800      	cmp	r0, #0
 8008a14:	d038      	beq.n	8008a88 <_svfiprintf_r+0x1d8>
 8008a16:	4b24      	ldr	r3, [pc, #144]	; (8008aa8 <_svfiprintf_r+0x1f8>)
 8008a18:	bb1b      	cbnz	r3, 8008a62 <_svfiprintf_r+0x1b2>
 8008a1a:	9b03      	ldr	r3, [sp, #12]
 8008a1c:	3307      	adds	r3, #7
 8008a1e:	f023 0307 	bic.w	r3, r3, #7
 8008a22:	3308      	adds	r3, #8
 8008a24:	9303      	str	r3, [sp, #12]
 8008a26:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008a28:	4433      	add	r3, r6
 8008a2a:	9309      	str	r3, [sp, #36]	; 0x24
 8008a2c:	e767      	b.n	80088fe <_svfiprintf_r+0x4e>
 8008a2e:	460c      	mov	r4, r1
 8008a30:	2001      	movs	r0, #1
 8008a32:	fb0c 3202 	mla	r2, ip, r2, r3
 8008a36:	e7a5      	b.n	8008984 <_svfiprintf_r+0xd4>
 8008a38:	2300      	movs	r3, #0
 8008a3a:	f04f 0c0a 	mov.w	ip, #10
 8008a3e:	4619      	mov	r1, r3
 8008a40:	3401      	adds	r4, #1
 8008a42:	9305      	str	r3, [sp, #20]
 8008a44:	4620      	mov	r0, r4
 8008a46:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008a4a:	3a30      	subs	r2, #48	; 0x30
 8008a4c:	2a09      	cmp	r2, #9
 8008a4e:	d903      	bls.n	8008a58 <_svfiprintf_r+0x1a8>
 8008a50:	2b00      	cmp	r3, #0
 8008a52:	d0c5      	beq.n	80089e0 <_svfiprintf_r+0x130>
 8008a54:	9105      	str	r1, [sp, #20]
 8008a56:	e7c3      	b.n	80089e0 <_svfiprintf_r+0x130>
 8008a58:	4604      	mov	r4, r0
 8008a5a:	2301      	movs	r3, #1
 8008a5c:	fb0c 2101 	mla	r1, ip, r1, r2
 8008a60:	e7f0      	b.n	8008a44 <_svfiprintf_r+0x194>
 8008a62:	ab03      	add	r3, sp, #12
 8008a64:	9300      	str	r3, [sp, #0]
 8008a66:	462a      	mov	r2, r5
 8008a68:	4638      	mov	r0, r7
 8008a6a:	4b10      	ldr	r3, [pc, #64]	; (8008aac <_svfiprintf_r+0x1fc>)
 8008a6c:	a904      	add	r1, sp, #16
 8008a6e:	f3af 8000 	nop.w
 8008a72:	1c42      	adds	r2, r0, #1
 8008a74:	4606      	mov	r6, r0
 8008a76:	d1d6      	bne.n	8008a26 <_svfiprintf_r+0x176>
 8008a78:	89ab      	ldrh	r3, [r5, #12]
 8008a7a:	065b      	lsls	r3, r3, #25
 8008a7c:	f53f af2c 	bmi.w	80088d8 <_svfiprintf_r+0x28>
 8008a80:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008a82:	b01d      	add	sp, #116	; 0x74
 8008a84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a88:	ab03      	add	r3, sp, #12
 8008a8a:	9300      	str	r3, [sp, #0]
 8008a8c:	462a      	mov	r2, r5
 8008a8e:	4638      	mov	r0, r7
 8008a90:	4b06      	ldr	r3, [pc, #24]	; (8008aac <_svfiprintf_r+0x1fc>)
 8008a92:	a904      	add	r1, sp, #16
 8008a94:	f000 f87c 	bl	8008b90 <_printf_i>
 8008a98:	e7eb      	b.n	8008a72 <_svfiprintf_r+0x1c2>
 8008a9a:	bf00      	nop
 8008a9c:	0800945c 	.word	0x0800945c
 8008aa0:	08009462 	.word	0x08009462
 8008aa4:	08009466 	.word	0x08009466
 8008aa8:	00000000 	.word	0x00000000
 8008aac:	080087f9 	.word	0x080087f9

08008ab0 <_printf_common>:
 8008ab0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008ab4:	4616      	mov	r6, r2
 8008ab6:	4699      	mov	r9, r3
 8008ab8:	688a      	ldr	r2, [r1, #8]
 8008aba:	690b      	ldr	r3, [r1, #16]
 8008abc:	4607      	mov	r7, r0
 8008abe:	4293      	cmp	r3, r2
 8008ac0:	bfb8      	it	lt
 8008ac2:	4613      	movlt	r3, r2
 8008ac4:	6033      	str	r3, [r6, #0]
 8008ac6:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008aca:	460c      	mov	r4, r1
 8008acc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008ad0:	b10a      	cbz	r2, 8008ad6 <_printf_common+0x26>
 8008ad2:	3301      	adds	r3, #1
 8008ad4:	6033      	str	r3, [r6, #0]
 8008ad6:	6823      	ldr	r3, [r4, #0]
 8008ad8:	0699      	lsls	r1, r3, #26
 8008ada:	bf42      	ittt	mi
 8008adc:	6833      	ldrmi	r3, [r6, #0]
 8008ade:	3302      	addmi	r3, #2
 8008ae0:	6033      	strmi	r3, [r6, #0]
 8008ae2:	6825      	ldr	r5, [r4, #0]
 8008ae4:	f015 0506 	ands.w	r5, r5, #6
 8008ae8:	d106      	bne.n	8008af8 <_printf_common+0x48>
 8008aea:	f104 0a19 	add.w	sl, r4, #25
 8008aee:	68e3      	ldr	r3, [r4, #12]
 8008af0:	6832      	ldr	r2, [r6, #0]
 8008af2:	1a9b      	subs	r3, r3, r2
 8008af4:	42ab      	cmp	r3, r5
 8008af6:	dc28      	bgt.n	8008b4a <_printf_common+0x9a>
 8008af8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008afc:	1e13      	subs	r3, r2, #0
 8008afe:	6822      	ldr	r2, [r4, #0]
 8008b00:	bf18      	it	ne
 8008b02:	2301      	movne	r3, #1
 8008b04:	0692      	lsls	r2, r2, #26
 8008b06:	d42d      	bmi.n	8008b64 <_printf_common+0xb4>
 8008b08:	4649      	mov	r1, r9
 8008b0a:	4638      	mov	r0, r7
 8008b0c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008b10:	47c0      	blx	r8
 8008b12:	3001      	adds	r0, #1
 8008b14:	d020      	beq.n	8008b58 <_printf_common+0xa8>
 8008b16:	6823      	ldr	r3, [r4, #0]
 8008b18:	68e5      	ldr	r5, [r4, #12]
 8008b1a:	f003 0306 	and.w	r3, r3, #6
 8008b1e:	2b04      	cmp	r3, #4
 8008b20:	bf18      	it	ne
 8008b22:	2500      	movne	r5, #0
 8008b24:	6832      	ldr	r2, [r6, #0]
 8008b26:	f04f 0600 	mov.w	r6, #0
 8008b2a:	68a3      	ldr	r3, [r4, #8]
 8008b2c:	bf08      	it	eq
 8008b2e:	1aad      	subeq	r5, r5, r2
 8008b30:	6922      	ldr	r2, [r4, #16]
 8008b32:	bf08      	it	eq
 8008b34:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008b38:	4293      	cmp	r3, r2
 8008b3a:	bfc4      	itt	gt
 8008b3c:	1a9b      	subgt	r3, r3, r2
 8008b3e:	18ed      	addgt	r5, r5, r3
 8008b40:	341a      	adds	r4, #26
 8008b42:	42b5      	cmp	r5, r6
 8008b44:	d11a      	bne.n	8008b7c <_printf_common+0xcc>
 8008b46:	2000      	movs	r0, #0
 8008b48:	e008      	b.n	8008b5c <_printf_common+0xac>
 8008b4a:	2301      	movs	r3, #1
 8008b4c:	4652      	mov	r2, sl
 8008b4e:	4649      	mov	r1, r9
 8008b50:	4638      	mov	r0, r7
 8008b52:	47c0      	blx	r8
 8008b54:	3001      	adds	r0, #1
 8008b56:	d103      	bne.n	8008b60 <_printf_common+0xb0>
 8008b58:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008b5c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008b60:	3501      	adds	r5, #1
 8008b62:	e7c4      	b.n	8008aee <_printf_common+0x3e>
 8008b64:	2030      	movs	r0, #48	; 0x30
 8008b66:	18e1      	adds	r1, r4, r3
 8008b68:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008b6c:	1c5a      	adds	r2, r3, #1
 8008b6e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008b72:	4422      	add	r2, r4
 8008b74:	3302      	adds	r3, #2
 8008b76:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008b7a:	e7c5      	b.n	8008b08 <_printf_common+0x58>
 8008b7c:	2301      	movs	r3, #1
 8008b7e:	4622      	mov	r2, r4
 8008b80:	4649      	mov	r1, r9
 8008b82:	4638      	mov	r0, r7
 8008b84:	47c0      	blx	r8
 8008b86:	3001      	adds	r0, #1
 8008b88:	d0e6      	beq.n	8008b58 <_printf_common+0xa8>
 8008b8a:	3601      	adds	r6, #1
 8008b8c:	e7d9      	b.n	8008b42 <_printf_common+0x92>
	...

08008b90 <_printf_i>:
 8008b90:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008b94:	7e0f      	ldrb	r7, [r1, #24]
 8008b96:	4691      	mov	r9, r2
 8008b98:	2f78      	cmp	r7, #120	; 0x78
 8008b9a:	4680      	mov	r8, r0
 8008b9c:	460c      	mov	r4, r1
 8008b9e:	469a      	mov	sl, r3
 8008ba0:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008ba2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8008ba6:	d807      	bhi.n	8008bb8 <_printf_i+0x28>
 8008ba8:	2f62      	cmp	r7, #98	; 0x62
 8008baa:	d80a      	bhi.n	8008bc2 <_printf_i+0x32>
 8008bac:	2f00      	cmp	r7, #0
 8008bae:	f000 80d9 	beq.w	8008d64 <_printf_i+0x1d4>
 8008bb2:	2f58      	cmp	r7, #88	; 0x58
 8008bb4:	f000 80a4 	beq.w	8008d00 <_printf_i+0x170>
 8008bb8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008bbc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008bc0:	e03a      	b.n	8008c38 <_printf_i+0xa8>
 8008bc2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8008bc6:	2b15      	cmp	r3, #21
 8008bc8:	d8f6      	bhi.n	8008bb8 <_printf_i+0x28>
 8008bca:	a101      	add	r1, pc, #4	; (adr r1, 8008bd0 <_printf_i+0x40>)
 8008bcc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008bd0:	08008c29 	.word	0x08008c29
 8008bd4:	08008c3d 	.word	0x08008c3d
 8008bd8:	08008bb9 	.word	0x08008bb9
 8008bdc:	08008bb9 	.word	0x08008bb9
 8008be0:	08008bb9 	.word	0x08008bb9
 8008be4:	08008bb9 	.word	0x08008bb9
 8008be8:	08008c3d 	.word	0x08008c3d
 8008bec:	08008bb9 	.word	0x08008bb9
 8008bf0:	08008bb9 	.word	0x08008bb9
 8008bf4:	08008bb9 	.word	0x08008bb9
 8008bf8:	08008bb9 	.word	0x08008bb9
 8008bfc:	08008d4b 	.word	0x08008d4b
 8008c00:	08008c6d 	.word	0x08008c6d
 8008c04:	08008d2d 	.word	0x08008d2d
 8008c08:	08008bb9 	.word	0x08008bb9
 8008c0c:	08008bb9 	.word	0x08008bb9
 8008c10:	08008d6d 	.word	0x08008d6d
 8008c14:	08008bb9 	.word	0x08008bb9
 8008c18:	08008c6d 	.word	0x08008c6d
 8008c1c:	08008bb9 	.word	0x08008bb9
 8008c20:	08008bb9 	.word	0x08008bb9
 8008c24:	08008d35 	.word	0x08008d35
 8008c28:	682b      	ldr	r3, [r5, #0]
 8008c2a:	1d1a      	adds	r2, r3, #4
 8008c2c:	681b      	ldr	r3, [r3, #0]
 8008c2e:	602a      	str	r2, [r5, #0]
 8008c30:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008c34:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008c38:	2301      	movs	r3, #1
 8008c3a:	e0a4      	b.n	8008d86 <_printf_i+0x1f6>
 8008c3c:	6820      	ldr	r0, [r4, #0]
 8008c3e:	6829      	ldr	r1, [r5, #0]
 8008c40:	0606      	lsls	r6, r0, #24
 8008c42:	f101 0304 	add.w	r3, r1, #4
 8008c46:	d50a      	bpl.n	8008c5e <_printf_i+0xce>
 8008c48:	680e      	ldr	r6, [r1, #0]
 8008c4a:	602b      	str	r3, [r5, #0]
 8008c4c:	2e00      	cmp	r6, #0
 8008c4e:	da03      	bge.n	8008c58 <_printf_i+0xc8>
 8008c50:	232d      	movs	r3, #45	; 0x2d
 8008c52:	4276      	negs	r6, r6
 8008c54:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008c58:	230a      	movs	r3, #10
 8008c5a:	485e      	ldr	r0, [pc, #376]	; (8008dd4 <_printf_i+0x244>)
 8008c5c:	e019      	b.n	8008c92 <_printf_i+0x102>
 8008c5e:	680e      	ldr	r6, [r1, #0]
 8008c60:	f010 0f40 	tst.w	r0, #64	; 0x40
 8008c64:	602b      	str	r3, [r5, #0]
 8008c66:	bf18      	it	ne
 8008c68:	b236      	sxthne	r6, r6
 8008c6a:	e7ef      	b.n	8008c4c <_printf_i+0xbc>
 8008c6c:	682b      	ldr	r3, [r5, #0]
 8008c6e:	6820      	ldr	r0, [r4, #0]
 8008c70:	1d19      	adds	r1, r3, #4
 8008c72:	6029      	str	r1, [r5, #0]
 8008c74:	0601      	lsls	r1, r0, #24
 8008c76:	d501      	bpl.n	8008c7c <_printf_i+0xec>
 8008c78:	681e      	ldr	r6, [r3, #0]
 8008c7a:	e002      	b.n	8008c82 <_printf_i+0xf2>
 8008c7c:	0646      	lsls	r6, r0, #25
 8008c7e:	d5fb      	bpl.n	8008c78 <_printf_i+0xe8>
 8008c80:	881e      	ldrh	r6, [r3, #0]
 8008c82:	2f6f      	cmp	r7, #111	; 0x6f
 8008c84:	bf0c      	ite	eq
 8008c86:	2308      	moveq	r3, #8
 8008c88:	230a      	movne	r3, #10
 8008c8a:	4852      	ldr	r0, [pc, #328]	; (8008dd4 <_printf_i+0x244>)
 8008c8c:	2100      	movs	r1, #0
 8008c8e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008c92:	6865      	ldr	r5, [r4, #4]
 8008c94:	2d00      	cmp	r5, #0
 8008c96:	bfa8      	it	ge
 8008c98:	6821      	ldrge	r1, [r4, #0]
 8008c9a:	60a5      	str	r5, [r4, #8]
 8008c9c:	bfa4      	itt	ge
 8008c9e:	f021 0104 	bicge.w	r1, r1, #4
 8008ca2:	6021      	strge	r1, [r4, #0]
 8008ca4:	b90e      	cbnz	r6, 8008caa <_printf_i+0x11a>
 8008ca6:	2d00      	cmp	r5, #0
 8008ca8:	d04d      	beq.n	8008d46 <_printf_i+0x1b6>
 8008caa:	4615      	mov	r5, r2
 8008cac:	fbb6 f1f3 	udiv	r1, r6, r3
 8008cb0:	fb03 6711 	mls	r7, r3, r1, r6
 8008cb4:	5dc7      	ldrb	r7, [r0, r7]
 8008cb6:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8008cba:	4637      	mov	r7, r6
 8008cbc:	42bb      	cmp	r3, r7
 8008cbe:	460e      	mov	r6, r1
 8008cc0:	d9f4      	bls.n	8008cac <_printf_i+0x11c>
 8008cc2:	2b08      	cmp	r3, #8
 8008cc4:	d10b      	bne.n	8008cde <_printf_i+0x14e>
 8008cc6:	6823      	ldr	r3, [r4, #0]
 8008cc8:	07de      	lsls	r6, r3, #31
 8008cca:	d508      	bpl.n	8008cde <_printf_i+0x14e>
 8008ccc:	6923      	ldr	r3, [r4, #16]
 8008cce:	6861      	ldr	r1, [r4, #4]
 8008cd0:	4299      	cmp	r1, r3
 8008cd2:	bfde      	ittt	le
 8008cd4:	2330      	movle	r3, #48	; 0x30
 8008cd6:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008cda:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8008cde:	1b52      	subs	r2, r2, r5
 8008ce0:	6122      	str	r2, [r4, #16]
 8008ce2:	464b      	mov	r3, r9
 8008ce4:	4621      	mov	r1, r4
 8008ce6:	4640      	mov	r0, r8
 8008ce8:	f8cd a000 	str.w	sl, [sp]
 8008cec:	aa03      	add	r2, sp, #12
 8008cee:	f7ff fedf 	bl	8008ab0 <_printf_common>
 8008cf2:	3001      	adds	r0, #1
 8008cf4:	d14c      	bne.n	8008d90 <_printf_i+0x200>
 8008cf6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008cfa:	b004      	add	sp, #16
 8008cfc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008d00:	4834      	ldr	r0, [pc, #208]	; (8008dd4 <_printf_i+0x244>)
 8008d02:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8008d06:	6829      	ldr	r1, [r5, #0]
 8008d08:	6823      	ldr	r3, [r4, #0]
 8008d0a:	f851 6b04 	ldr.w	r6, [r1], #4
 8008d0e:	6029      	str	r1, [r5, #0]
 8008d10:	061d      	lsls	r5, r3, #24
 8008d12:	d514      	bpl.n	8008d3e <_printf_i+0x1ae>
 8008d14:	07df      	lsls	r7, r3, #31
 8008d16:	bf44      	itt	mi
 8008d18:	f043 0320 	orrmi.w	r3, r3, #32
 8008d1c:	6023      	strmi	r3, [r4, #0]
 8008d1e:	b91e      	cbnz	r6, 8008d28 <_printf_i+0x198>
 8008d20:	6823      	ldr	r3, [r4, #0]
 8008d22:	f023 0320 	bic.w	r3, r3, #32
 8008d26:	6023      	str	r3, [r4, #0]
 8008d28:	2310      	movs	r3, #16
 8008d2a:	e7af      	b.n	8008c8c <_printf_i+0xfc>
 8008d2c:	6823      	ldr	r3, [r4, #0]
 8008d2e:	f043 0320 	orr.w	r3, r3, #32
 8008d32:	6023      	str	r3, [r4, #0]
 8008d34:	2378      	movs	r3, #120	; 0x78
 8008d36:	4828      	ldr	r0, [pc, #160]	; (8008dd8 <_printf_i+0x248>)
 8008d38:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008d3c:	e7e3      	b.n	8008d06 <_printf_i+0x176>
 8008d3e:	0659      	lsls	r1, r3, #25
 8008d40:	bf48      	it	mi
 8008d42:	b2b6      	uxthmi	r6, r6
 8008d44:	e7e6      	b.n	8008d14 <_printf_i+0x184>
 8008d46:	4615      	mov	r5, r2
 8008d48:	e7bb      	b.n	8008cc2 <_printf_i+0x132>
 8008d4a:	682b      	ldr	r3, [r5, #0]
 8008d4c:	6826      	ldr	r6, [r4, #0]
 8008d4e:	1d18      	adds	r0, r3, #4
 8008d50:	6961      	ldr	r1, [r4, #20]
 8008d52:	6028      	str	r0, [r5, #0]
 8008d54:	0635      	lsls	r5, r6, #24
 8008d56:	681b      	ldr	r3, [r3, #0]
 8008d58:	d501      	bpl.n	8008d5e <_printf_i+0x1ce>
 8008d5a:	6019      	str	r1, [r3, #0]
 8008d5c:	e002      	b.n	8008d64 <_printf_i+0x1d4>
 8008d5e:	0670      	lsls	r0, r6, #25
 8008d60:	d5fb      	bpl.n	8008d5a <_printf_i+0x1ca>
 8008d62:	8019      	strh	r1, [r3, #0]
 8008d64:	2300      	movs	r3, #0
 8008d66:	4615      	mov	r5, r2
 8008d68:	6123      	str	r3, [r4, #16]
 8008d6a:	e7ba      	b.n	8008ce2 <_printf_i+0x152>
 8008d6c:	682b      	ldr	r3, [r5, #0]
 8008d6e:	2100      	movs	r1, #0
 8008d70:	1d1a      	adds	r2, r3, #4
 8008d72:	602a      	str	r2, [r5, #0]
 8008d74:	681d      	ldr	r5, [r3, #0]
 8008d76:	6862      	ldr	r2, [r4, #4]
 8008d78:	4628      	mov	r0, r5
 8008d7a:	f000 f82f 	bl	8008ddc <memchr>
 8008d7e:	b108      	cbz	r0, 8008d84 <_printf_i+0x1f4>
 8008d80:	1b40      	subs	r0, r0, r5
 8008d82:	6060      	str	r0, [r4, #4]
 8008d84:	6863      	ldr	r3, [r4, #4]
 8008d86:	6123      	str	r3, [r4, #16]
 8008d88:	2300      	movs	r3, #0
 8008d8a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008d8e:	e7a8      	b.n	8008ce2 <_printf_i+0x152>
 8008d90:	462a      	mov	r2, r5
 8008d92:	4649      	mov	r1, r9
 8008d94:	4640      	mov	r0, r8
 8008d96:	6923      	ldr	r3, [r4, #16]
 8008d98:	47d0      	blx	sl
 8008d9a:	3001      	adds	r0, #1
 8008d9c:	d0ab      	beq.n	8008cf6 <_printf_i+0x166>
 8008d9e:	6823      	ldr	r3, [r4, #0]
 8008da0:	079b      	lsls	r3, r3, #30
 8008da2:	d413      	bmi.n	8008dcc <_printf_i+0x23c>
 8008da4:	68e0      	ldr	r0, [r4, #12]
 8008da6:	9b03      	ldr	r3, [sp, #12]
 8008da8:	4298      	cmp	r0, r3
 8008daa:	bfb8      	it	lt
 8008dac:	4618      	movlt	r0, r3
 8008dae:	e7a4      	b.n	8008cfa <_printf_i+0x16a>
 8008db0:	2301      	movs	r3, #1
 8008db2:	4632      	mov	r2, r6
 8008db4:	4649      	mov	r1, r9
 8008db6:	4640      	mov	r0, r8
 8008db8:	47d0      	blx	sl
 8008dba:	3001      	adds	r0, #1
 8008dbc:	d09b      	beq.n	8008cf6 <_printf_i+0x166>
 8008dbe:	3501      	adds	r5, #1
 8008dc0:	68e3      	ldr	r3, [r4, #12]
 8008dc2:	9903      	ldr	r1, [sp, #12]
 8008dc4:	1a5b      	subs	r3, r3, r1
 8008dc6:	42ab      	cmp	r3, r5
 8008dc8:	dcf2      	bgt.n	8008db0 <_printf_i+0x220>
 8008dca:	e7eb      	b.n	8008da4 <_printf_i+0x214>
 8008dcc:	2500      	movs	r5, #0
 8008dce:	f104 0619 	add.w	r6, r4, #25
 8008dd2:	e7f5      	b.n	8008dc0 <_printf_i+0x230>
 8008dd4:	0800946d 	.word	0x0800946d
 8008dd8:	0800947e 	.word	0x0800947e

08008ddc <memchr>:
 8008ddc:	4603      	mov	r3, r0
 8008dde:	b510      	push	{r4, lr}
 8008de0:	b2c9      	uxtb	r1, r1
 8008de2:	4402      	add	r2, r0
 8008de4:	4293      	cmp	r3, r2
 8008de6:	4618      	mov	r0, r3
 8008de8:	d101      	bne.n	8008dee <memchr+0x12>
 8008dea:	2000      	movs	r0, #0
 8008dec:	e003      	b.n	8008df6 <memchr+0x1a>
 8008dee:	7804      	ldrb	r4, [r0, #0]
 8008df0:	3301      	adds	r3, #1
 8008df2:	428c      	cmp	r4, r1
 8008df4:	d1f6      	bne.n	8008de4 <memchr+0x8>
 8008df6:	bd10      	pop	{r4, pc}

08008df8 <memcpy>:
 8008df8:	440a      	add	r2, r1
 8008dfa:	4291      	cmp	r1, r2
 8008dfc:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8008e00:	d100      	bne.n	8008e04 <memcpy+0xc>
 8008e02:	4770      	bx	lr
 8008e04:	b510      	push	{r4, lr}
 8008e06:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008e0a:	4291      	cmp	r1, r2
 8008e0c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008e10:	d1f9      	bne.n	8008e06 <memcpy+0xe>
 8008e12:	bd10      	pop	{r4, pc}

08008e14 <memmove>:
 8008e14:	4288      	cmp	r0, r1
 8008e16:	b510      	push	{r4, lr}
 8008e18:	eb01 0402 	add.w	r4, r1, r2
 8008e1c:	d902      	bls.n	8008e24 <memmove+0x10>
 8008e1e:	4284      	cmp	r4, r0
 8008e20:	4623      	mov	r3, r4
 8008e22:	d807      	bhi.n	8008e34 <memmove+0x20>
 8008e24:	1e43      	subs	r3, r0, #1
 8008e26:	42a1      	cmp	r1, r4
 8008e28:	d008      	beq.n	8008e3c <memmove+0x28>
 8008e2a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008e2e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008e32:	e7f8      	b.n	8008e26 <memmove+0x12>
 8008e34:	4601      	mov	r1, r0
 8008e36:	4402      	add	r2, r0
 8008e38:	428a      	cmp	r2, r1
 8008e3a:	d100      	bne.n	8008e3e <memmove+0x2a>
 8008e3c:	bd10      	pop	{r4, pc}
 8008e3e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008e42:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008e46:	e7f7      	b.n	8008e38 <memmove+0x24>

08008e48 <_free_r>:
 8008e48:	b538      	push	{r3, r4, r5, lr}
 8008e4a:	4605      	mov	r5, r0
 8008e4c:	2900      	cmp	r1, #0
 8008e4e:	d040      	beq.n	8008ed2 <_free_r+0x8a>
 8008e50:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008e54:	1f0c      	subs	r4, r1, #4
 8008e56:	2b00      	cmp	r3, #0
 8008e58:	bfb8      	it	lt
 8008e5a:	18e4      	addlt	r4, r4, r3
 8008e5c:	f000 f910 	bl	8009080 <__malloc_lock>
 8008e60:	4a1c      	ldr	r2, [pc, #112]	; (8008ed4 <_free_r+0x8c>)
 8008e62:	6813      	ldr	r3, [r2, #0]
 8008e64:	b933      	cbnz	r3, 8008e74 <_free_r+0x2c>
 8008e66:	6063      	str	r3, [r4, #4]
 8008e68:	6014      	str	r4, [r2, #0]
 8008e6a:	4628      	mov	r0, r5
 8008e6c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008e70:	f000 b90c 	b.w	800908c <__malloc_unlock>
 8008e74:	42a3      	cmp	r3, r4
 8008e76:	d908      	bls.n	8008e8a <_free_r+0x42>
 8008e78:	6820      	ldr	r0, [r4, #0]
 8008e7a:	1821      	adds	r1, r4, r0
 8008e7c:	428b      	cmp	r3, r1
 8008e7e:	bf01      	itttt	eq
 8008e80:	6819      	ldreq	r1, [r3, #0]
 8008e82:	685b      	ldreq	r3, [r3, #4]
 8008e84:	1809      	addeq	r1, r1, r0
 8008e86:	6021      	streq	r1, [r4, #0]
 8008e88:	e7ed      	b.n	8008e66 <_free_r+0x1e>
 8008e8a:	461a      	mov	r2, r3
 8008e8c:	685b      	ldr	r3, [r3, #4]
 8008e8e:	b10b      	cbz	r3, 8008e94 <_free_r+0x4c>
 8008e90:	42a3      	cmp	r3, r4
 8008e92:	d9fa      	bls.n	8008e8a <_free_r+0x42>
 8008e94:	6811      	ldr	r1, [r2, #0]
 8008e96:	1850      	adds	r0, r2, r1
 8008e98:	42a0      	cmp	r0, r4
 8008e9a:	d10b      	bne.n	8008eb4 <_free_r+0x6c>
 8008e9c:	6820      	ldr	r0, [r4, #0]
 8008e9e:	4401      	add	r1, r0
 8008ea0:	1850      	adds	r0, r2, r1
 8008ea2:	4283      	cmp	r3, r0
 8008ea4:	6011      	str	r1, [r2, #0]
 8008ea6:	d1e0      	bne.n	8008e6a <_free_r+0x22>
 8008ea8:	6818      	ldr	r0, [r3, #0]
 8008eaa:	685b      	ldr	r3, [r3, #4]
 8008eac:	4401      	add	r1, r0
 8008eae:	6011      	str	r1, [r2, #0]
 8008eb0:	6053      	str	r3, [r2, #4]
 8008eb2:	e7da      	b.n	8008e6a <_free_r+0x22>
 8008eb4:	d902      	bls.n	8008ebc <_free_r+0x74>
 8008eb6:	230c      	movs	r3, #12
 8008eb8:	602b      	str	r3, [r5, #0]
 8008eba:	e7d6      	b.n	8008e6a <_free_r+0x22>
 8008ebc:	6820      	ldr	r0, [r4, #0]
 8008ebe:	1821      	adds	r1, r4, r0
 8008ec0:	428b      	cmp	r3, r1
 8008ec2:	bf01      	itttt	eq
 8008ec4:	6819      	ldreq	r1, [r3, #0]
 8008ec6:	685b      	ldreq	r3, [r3, #4]
 8008ec8:	1809      	addeq	r1, r1, r0
 8008eca:	6021      	streq	r1, [r4, #0]
 8008ecc:	6063      	str	r3, [r4, #4]
 8008ece:	6054      	str	r4, [r2, #4]
 8008ed0:	e7cb      	b.n	8008e6a <_free_r+0x22>
 8008ed2:	bd38      	pop	{r3, r4, r5, pc}
 8008ed4:	200003a8 	.word	0x200003a8

08008ed8 <sbrk_aligned>:
 8008ed8:	b570      	push	{r4, r5, r6, lr}
 8008eda:	4e0e      	ldr	r6, [pc, #56]	; (8008f14 <sbrk_aligned+0x3c>)
 8008edc:	460c      	mov	r4, r1
 8008ede:	6831      	ldr	r1, [r6, #0]
 8008ee0:	4605      	mov	r5, r0
 8008ee2:	b911      	cbnz	r1, 8008eea <sbrk_aligned+0x12>
 8008ee4:	f000 f8bc 	bl	8009060 <_sbrk_r>
 8008ee8:	6030      	str	r0, [r6, #0]
 8008eea:	4621      	mov	r1, r4
 8008eec:	4628      	mov	r0, r5
 8008eee:	f000 f8b7 	bl	8009060 <_sbrk_r>
 8008ef2:	1c43      	adds	r3, r0, #1
 8008ef4:	d00a      	beq.n	8008f0c <sbrk_aligned+0x34>
 8008ef6:	1cc4      	adds	r4, r0, #3
 8008ef8:	f024 0403 	bic.w	r4, r4, #3
 8008efc:	42a0      	cmp	r0, r4
 8008efe:	d007      	beq.n	8008f10 <sbrk_aligned+0x38>
 8008f00:	1a21      	subs	r1, r4, r0
 8008f02:	4628      	mov	r0, r5
 8008f04:	f000 f8ac 	bl	8009060 <_sbrk_r>
 8008f08:	3001      	adds	r0, #1
 8008f0a:	d101      	bne.n	8008f10 <sbrk_aligned+0x38>
 8008f0c:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8008f10:	4620      	mov	r0, r4
 8008f12:	bd70      	pop	{r4, r5, r6, pc}
 8008f14:	200003ac 	.word	0x200003ac

08008f18 <_malloc_r>:
 8008f18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008f1c:	1ccd      	adds	r5, r1, #3
 8008f1e:	f025 0503 	bic.w	r5, r5, #3
 8008f22:	3508      	adds	r5, #8
 8008f24:	2d0c      	cmp	r5, #12
 8008f26:	bf38      	it	cc
 8008f28:	250c      	movcc	r5, #12
 8008f2a:	2d00      	cmp	r5, #0
 8008f2c:	4607      	mov	r7, r0
 8008f2e:	db01      	blt.n	8008f34 <_malloc_r+0x1c>
 8008f30:	42a9      	cmp	r1, r5
 8008f32:	d905      	bls.n	8008f40 <_malloc_r+0x28>
 8008f34:	230c      	movs	r3, #12
 8008f36:	2600      	movs	r6, #0
 8008f38:	603b      	str	r3, [r7, #0]
 8008f3a:	4630      	mov	r0, r6
 8008f3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008f40:	4e2e      	ldr	r6, [pc, #184]	; (8008ffc <_malloc_r+0xe4>)
 8008f42:	f000 f89d 	bl	8009080 <__malloc_lock>
 8008f46:	6833      	ldr	r3, [r6, #0]
 8008f48:	461c      	mov	r4, r3
 8008f4a:	bb34      	cbnz	r4, 8008f9a <_malloc_r+0x82>
 8008f4c:	4629      	mov	r1, r5
 8008f4e:	4638      	mov	r0, r7
 8008f50:	f7ff ffc2 	bl	8008ed8 <sbrk_aligned>
 8008f54:	1c43      	adds	r3, r0, #1
 8008f56:	4604      	mov	r4, r0
 8008f58:	d14d      	bne.n	8008ff6 <_malloc_r+0xde>
 8008f5a:	6834      	ldr	r4, [r6, #0]
 8008f5c:	4626      	mov	r6, r4
 8008f5e:	2e00      	cmp	r6, #0
 8008f60:	d140      	bne.n	8008fe4 <_malloc_r+0xcc>
 8008f62:	6823      	ldr	r3, [r4, #0]
 8008f64:	4631      	mov	r1, r6
 8008f66:	4638      	mov	r0, r7
 8008f68:	eb04 0803 	add.w	r8, r4, r3
 8008f6c:	f000 f878 	bl	8009060 <_sbrk_r>
 8008f70:	4580      	cmp	r8, r0
 8008f72:	d13a      	bne.n	8008fea <_malloc_r+0xd2>
 8008f74:	6821      	ldr	r1, [r4, #0]
 8008f76:	3503      	adds	r5, #3
 8008f78:	1a6d      	subs	r5, r5, r1
 8008f7a:	f025 0503 	bic.w	r5, r5, #3
 8008f7e:	3508      	adds	r5, #8
 8008f80:	2d0c      	cmp	r5, #12
 8008f82:	bf38      	it	cc
 8008f84:	250c      	movcc	r5, #12
 8008f86:	4638      	mov	r0, r7
 8008f88:	4629      	mov	r1, r5
 8008f8a:	f7ff ffa5 	bl	8008ed8 <sbrk_aligned>
 8008f8e:	3001      	adds	r0, #1
 8008f90:	d02b      	beq.n	8008fea <_malloc_r+0xd2>
 8008f92:	6823      	ldr	r3, [r4, #0]
 8008f94:	442b      	add	r3, r5
 8008f96:	6023      	str	r3, [r4, #0]
 8008f98:	e00e      	b.n	8008fb8 <_malloc_r+0xa0>
 8008f9a:	6822      	ldr	r2, [r4, #0]
 8008f9c:	1b52      	subs	r2, r2, r5
 8008f9e:	d41e      	bmi.n	8008fde <_malloc_r+0xc6>
 8008fa0:	2a0b      	cmp	r2, #11
 8008fa2:	d916      	bls.n	8008fd2 <_malloc_r+0xba>
 8008fa4:	1961      	adds	r1, r4, r5
 8008fa6:	42a3      	cmp	r3, r4
 8008fa8:	6025      	str	r5, [r4, #0]
 8008faa:	bf18      	it	ne
 8008fac:	6059      	strne	r1, [r3, #4]
 8008fae:	6863      	ldr	r3, [r4, #4]
 8008fb0:	bf08      	it	eq
 8008fb2:	6031      	streq	r1, [r6, #0]
 8008fb4:	5162      	str	r2, [r4, r5]
 8008fb6:	604b      	str	r3, [r1, #4]
 8008fb8:	4638      	mov	r0, r7
 8008fba:	f104 060b 	add.w	r6, r4, #11
 8008fbe:	f000 f865 	bl	800908c <__malloc_unlock>
 8008fc2:	f026 0607 	bic.w	r6, r6, #7
 8008fc6:	1d23      	adds	r3, r4, #4
 8008fc8:	1af2      	subs	r2, r6, r3
 8008fca:	d0b6      	beq.n	8008f3a <_malloc_r+0x22>
 8008fcc:	1b9b      	subs	r3, r3, r6
 8008fce:	50a3      	str	r3, [r4, r2]
 8008fd0:	e7b3      	b.n	8008f3a <_malloc_r+0x22>
 8008fd2:	6862      	ldr	r2, [r4, #4]
 8008fd4:	42a3      	cmp	r3, r4
 8008fd6:	bf0c      	ite	eq
 8008fd8:	6032      	streq	r2, [r6, #0]
 8008fda:	605a      	strne	r2, [r3, #4]
 8008fdc:	e7ec      	b.n	8008fb8 <_malloc_r+0xa0>
 8008fde:	4623      	mov	r3, r4
 8008fe0:	6864      	ldr	r4, [r4, #4]
 8008fe2:	e7b2      	b.n	8008f4a <_malloc_r+0x32>
 8008fe4:	4634      	mov	r4, r6
 8008fe6:	6876      	ldr	r6, [r6, #4]
 8008fe8:	e7b9      	b.n	8008f5e <_malloc_r+0x46>
 8008fea:	230c      	movs	r3, #12
 8008fec:	4638      	mov	r0, r7
 8008fee:	603b      	str	r3, [r7, #0]
 8008ff0:	f000 f84c 	bl	800908c <__malloc_unlock>
 8008ff4:	e7a1      	b.n	8008f3a <_malloc_r+0x22>
 8008ff6:	6025      	str	r5, [r4, #0]
 8008ff8:	e7de      	b.n	8008fb8 <_malloc_r+0xa0>
 8008ffa:	bf00      	nop
 8008ffc:	200003a8 	.word	0x200003a8

08009000 <_realloc_r>:
 8009000:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009004:	4680      	mov	r8, r0
 8009006:	4614      	mov	r4, r2
 8009008:	460e      	mov	r6, r1
 800900a:	b921      	cbnz	r1, 8009016 <_realloc_r+0x16>
 800900c:	4611      	mov	r1, r2
 800900e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009012:	f7ff bf81 	b.w	8008f18 <_malloc_r>
 8009016:	b92a      	cbnz	r2, 8009024 <_realloc_r+0x24>
 8009018:	f7ff ff16 	bl	8008e48 <_free_r>
 800901c:	4625      	mov	r5, r4
 800901e:	4628      	mov	r0, r5
 8009020:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009024:	f000 f838 	bl	8009098 <_malloc_usable_size_r>
 8009028:	4284      	cmp	r4, r0
 800902a:	4607      	mov	r7, r0
 800902c:	d802      	bhi.n	8009034 <_realloc_r+0x34>
 800902e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009032:	d812      	bhi.n	800905a <_realloc_r+0x5a>
 8009034:	4621      	mov	r1, r4
 8009036:	4640      	mov	r0, r8
 8009038:	f7ff ff6e 	bl	8008f18 <_malloc_r>
 800903c:	4605      	mov	r5, r0
 800903e:	2800      	cmp	r0, #0
 8009040:	d0ed      	beq.n	800901e <_realloc_r+0x1e>
 8009042:	42bc      	cmp	r4, r7
 8009044:	4622      	mov	r2, r4
 8009046:	4631      	mov	r1, r6
 8009048:	bf28      	it	cs
 800904a:	463a      	movcs	r2, r7
 800904c:	f7ff fed4 	bl	8008df8 <memcpy>
 8009050:	4631      	mov	r1, r6
 8009052:	4640      	mov	r0, r8
 8009054:	f7ff fef8 	bl	8008e48 <_free_r>
 8009058:	e7e1      	b.n	800901e <_realloc_r+0x1e>
 800905a:	4635      	mov	r5, r6
 800905c:	e7df      	b.n	800901e <_realloc_r+0x1e>
	...

08009060 <_sbrk_r>:
 8009060:	b538      	push	{r3, r4, r5, lr}
 8009062:	2300      	movs	r3, #0
 8009064:	4d05      	ldr	r5, [pc, #20]	; (800907c <_sbrk_r+0x1c>)
 8009066:	4604      	mov	r4, r0
 8009068:	4608      	mov	r0, r1
 800906a:	602b      	str	r3, [r5, #0]
 800906c:	f7fa fc4e 	bl	800390c <_sbrk>
 8009070:	1c43      	adds	r3, r0, #1
 8009072:	d102      	bne.n	800907a <_sbrk_r+0x1a>
 8009074:	682b      	ldr	r3, [r5, #0]
 8009076:	b103      	cbz	r3, 800907a <_sbrk_r+0x1a>
 8009078:	6023      	str	r3, [r4, #0]
 800907a:	bd38      	pop	{r3, r4, r5, pc}
 800907c:	200003b0 	.word	0x200003b0

08009080 <__malloc_lock>:
 8009080:	4801      	ldr	r0, [pc, #4]	; (8009088 <__malloc_lock+0x8>)
 8009082:	f000 b811 	b.w	80090a8 <__retarget_lock_acquire_recursive>
 8009086:	bf00      	nop
 8009088:	200003b4 	.word	0x200003b4

0800908c <__malloc_unlock>:
 800908c:	4801      	ldr	r0, [pc, #4]	; (8009094 <__malloc_unlock+0x8>)
 800908e:	f000 b80c 	b.w	80090aa <__retarget_lock_release_recursive>
 8009092:	bf00      	nop
 8009094:	200003b4 	.word	0x200003b4

08009098 <_malloc_usable_size_r>:
 8009098:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800909c:	1f18      	subs	r0, r3, #4
 800909e:	2b00      	cmp	r3, #0
 80090a0:	bfbc      	itt	lt
 80090a2:	580b      	ldrlt	r3, [r1, r0]
 80090a4:	18c0      	addlt	r0, r0, r3
 80090a6:	4770      	bx	lr

080090a8 <__retarget_lock_acquire_recursive>:
 80090a8:	4770      	bx	lr

080090aa <__retarget_lock_release_recursive>:
 80090aa:	4770      	bx	lr

080090ac <_init>:
 80090ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80090ae:	bf00      	nop
 80090b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80090b2:	bc08      	pop	{r3}
 80090b4:	469e      	mov	lr, r3
 80090b6:	4770      	bx	lr

080090b8 <_fini>:
 80090b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80090ba:	bf00      	nop
 80090bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80090be:	bc08      	pop	{r3}
 80090c0:	469e      	mov	lr, r3
 80090c2:	4770      	bx	lr
