{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1576825104236 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1576825104236 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 20 14:58:24 2019 " "Processing started: Fri Dec 20 14:58:24 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1576825104236 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1576825104236 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1576825104236 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1576825105702 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "keyMatrix.v(31) " "Verilog HDL information at keyMatrix.v(31): always construct contains both blocking and non-blocking assignments" {  } { { "../keyMatrix/keyMatrix.v" "" { Text "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/keyMatrix/keyMatrix.v" 31 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1576825105882 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "keyMatrix.v(67) " "Verilog HDL information at keyMatrix.v(67): always construct contains both blocking and non-blocking assignments" {  } { { "../keyMatrix/keyMatrix.v" "" { Text "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/keyMatrix/keyMatrix.v" 67 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1576825105882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/projects/2018011501eda2/chargephone1/keymatrix/keymatrix.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.0sp1/projects/2018011501eda2/chargephone1/keymatrix/keymatrix.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyMatrix " "Found entity 1: keyMatrix" {  } { { "../keyMatrix/keyMatrix.v" "" { Text "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/keyMatrix/keyMatrix.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576825105892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576825105892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/projects/2018011501eda2/chargephone1/showall/showall.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.0sp1/projects/2018011501eda2/chargephone1/showall/showall.v" { { "Info" "ISGN_ENTITY_NAME" "1 showall " "Found entity 1: showall" {  } { { "../showall/showall.v" "" { Text "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/showall/showall.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576825105912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576825105912 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DigChoose.v(11) " "Verilog HDL information at DigChoose.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "../DigChoose/DigChoose.v" "" { Text "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/DigChoose/DigChoose.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1576825105942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/projects/2018011501eda2/chargephone1/digchoose/digchoose.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.0sp1/projects/2018011501eda2/chargephone1/digchoose/digchoose.v" { { "Info" "ISGN_ENTITY_NAME" "1 DigChoose " "Found entity 1: DigChoose" {  } { { "../DigChoose/DigChoose.v" "" { Text "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/DigChoose/DigChoose.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576825105952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576825105952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/projects/2018011501eda2/chargephone1/show/show.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.0sp1/projects/2018011501eda2/chargephone1/show/show.v" { { "Info" "ISGN_ENTITY_NAME" "1 show " "Found entity 1: show" {  } { { "../show/show.v" "" { Text "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/show/show.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576825105962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576825105962 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "mechine.v(33) " "Verilog HDL information at mechine.v(33): always construct contains both blocking and non-blocking assignments" {  } { { "../mechine/mechine.v" "" { Text "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/mechine/mechine.v" 33 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1576825105982 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "mechine.v(344) " "Verilog HDL syntax warning at mechine.v(344): extra block comment delimiter characters /* within block comment" {  } { { "../mechine/mechine.v" "" { Text "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/mechine/mechine.v" 344 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1576825105982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/projects/2018011501eda2/chargephone1/mechine/mechine.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.0sp1/projects/2018011501eda2/chargephone1/mechine/mechine.v" { { "Info" "ISGN_ENTITY_NAME" "1 mechine " "Found entity 1: mechine" {  } { { "../mechine/mechine.v" "" { Text "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/mechine/mechine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576825105992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576825105992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/projects/2018011501eda2/chargephone1/freq/freq_test.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.0sp1/projects/2018011501eda2/chargephone1/freq/freq_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 freq_test " "Found entity 1: freq_test" {  } { { "../freq/freq_test.v" "" { Text "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/freq/freq_test.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576825106002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576825106002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/projects/2018011501eda2/chargephone1/freq/freq.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.0sp1/projects/2018011501eda2/chargephone1/freq/freq.v" { { "Info" "ISGN_ENTITY_NAME" "1 freq " "Found entity 1: freq" {  } { { "../freq/freq.v" "" { Text "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/freq/freq.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576825106022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576825106022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.bdf 1 1 " "Found 1 design units, including 1 entities, in source file main.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.bdf" "" { Schematic "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/main/main.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576825106072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576825106072 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1576825106772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "showall showall:inst5 " "Elaborating entity \"showall\" for hierarchy \"showall:inst5\"" {  } { { "main.bdf" "inst5" { Schematic "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/main/main.bdf" { { 136 912 1096 248 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576825106812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DigChoose showall:inst5\|DigChoose:dc " "Elaborating entity \"DigChoose\" for hierarchy \"showall:inst5\|DigChoose:dc\"" {  } { { "../showall/showall.v" "dc" { Text "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/showall/showall.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576825106822 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DigChoose.v(24) " "Verilog HDL assignment warning at DigChoose.v(24): truncated value with size 32 to match size of target (4)" {  } { { "../DigChoose/DigChoose.v" "" { Text "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/DigChoose/DigChoose.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576825106832 "|main|showall:inst5|DigChoose:dc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DigChoose.v(29) " "Verilog HDL assignment warning at DigChoose.v(29): truncated value with size 32 to match size of target (4)" {  } { { "../DigChoose/DigChoose.v" "" { Text "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/DigChoose/DigChoose.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576825106832 "|main|showall:inst5|DigChoose:dc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DigChoose.v(34) " "Verilog HDL assignment warning at DigChoose.v(34): truncated value with size 32 to match size of target (4)" {  } { { "../DigChoose/DigChoose.v" "" { Text "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/DigChoose/DigChoose.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576825106832 "|main|showall:inst5|DigChoose:dc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DigChoose.v(39) " "Verilog HDL assignment warning at DigChoose.v(39): truncated value with size 32 to match size of target (4)" {  } { { "../DigChoose/DigChoose.v" "" { Text "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/DigChoose/DigChoose.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576825106832 "|main|showall:inst5|DigChoose:dc"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "DigChoose.v(20) " "Verilog HDL Case Statement information at DigChoose.v(20): all case item expressions in this case statement are onehot" {  } { { "../DigChoose/DigChoose.v" "" { Text "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/DigChoose/DigChoose.v" 20 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1576825106832 "|main|showall:inst5|DigChoose:dc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "show showall:inst5\|show:sh " "Elaborating entity \"show\" for hierarchy \"showall:inst5\|show:sh\"" {  } { { "../showall/showall.v" "sh" { Text "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/showall/showall.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576825106832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq freq:inst " "Elaborating entity \"freq\" for hierarchy \"freq:inst\"" {  } { { "main.bdf" "inst" { Schematic "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/main/main.bdf" { { 96 208 360 176 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576825106852 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 freq.v(15) " "Verilog HDL assignment warning at freq.v(15): truncated value with size 32 to match size of target (13)" {  } { { "../freq/freq.v" "" { Text "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/freq/freq.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576825106872 "|main|freq:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mechine mechine:inst1 " "Elaborating entity \"mechine\" for hierarchy \"mechine:inst1\"" {  } { { "main.bdf" "inst1" { Schematic "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/main/main.bdf" { { 152 696 888 296 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576825106872 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mechine.v(100) " "Verilog HDL assignment warning at mechine.v(100): truncated value with size 32 to match size of target (8)" {  } { { "../mechine/mechine.v" "" { Text "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/mechine/mechine.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576825106902 "|main|mechine:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mechine.v(109) " "Verilog HDL assignment warning at mechine.v(109): truncated value with size 32 to match size of target (8)" {  } { { "../mechine/mechine.v" "" { Text "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/mechine/mechine.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576825106902 "|main|mechine:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 mechine.v(117) " "Verilog HDL assignment warning at mechine.v(117): truncated value with size 32 to match size of target (18)" {  } { { "../mechine/mechine.v" "" { Text "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/mechine/mechine.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576825106902 "|main|mechine:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 mechine.v(120) " "Verilog HDL assignment warning at mechine.v(120): truncated value with size 32 to match size of target (18)" {  } { { "../mechine/mechine.v" "" { Text "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/mechine/mechine.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576825106902 "|main|mechine:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 mechine.v(135) " "Verilog HDL assignment warning at mechine.v(135): truncated value with size 32 to match size of target (15)" {  } { { "../mechine/mechine.v" "" { Text "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/mechine/mechine.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576825106902 "|main|mechine:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mechine.v(141) " "Verilog HDL assignment warning at mechine.v(141): truncated value with size 32 to match size of target (8)" {  } { { "../mechine/mechine.v" "" { Text "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/mechine/mechine.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576825106902 "|main|mechine:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyMatrix keyMatrix:inst7 " "Elaborating entity \"keyMatrix\" for hierarchy \"keyMatrix:inst7\"" {  } { { "main.bdf" "inst7" { Schematic "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/main/main.bdf" { { 152 480 648 296 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576825107052 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 keyMatrix.v(45) " "Verilog HDL assignment warning at keyMatrix.v(45): truncated value with size 32 to match size of target (2)" {  } { { "../keyMatrix/keyMatrix.v" "" { Text "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/keyMatrix/keyMatrix.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576825107072 "|main|keyMatrix:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 keyMatrix.v(54) " "Verilog HDL assignment warning at keyMatrix.v(54): truncated value with size 32 to match size of target (14)" {  } { { "../keyMatrix/keyMatrix.v" "" { Text "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/keyMatrix/keyMatrix.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576825107072 "|main|keyMatrix:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 keyMatrix.v(57) " "Verilog HDL assignment warning at keyMatrix.v(57): truncated value with size 32 to match size of target (14)" {  } { { "../keyMatrix/keyMatrix.v" "" { Text "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/keyMatrix/keyMatrix.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576825107072 "|main|keyMatrix:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 keyMatrix.v(80) " "Verilog HDL assignment warning at keyMatrix.v(80): truncated value with size 32 to match size of target (5)" {  } { { "../keyMatrix/keyMatrix.v" "" { Text "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/keyMatrix/keyMatrix.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576825107072 "|main|keyMatrix:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 keyMatrix.v(81) " "Verilog HDL assignment warning at keyMatrix.v(81): truncated value with size 32 to match size of target (5)" {  } { { "../keyMatrix/keyMatrix.v" "" { Text "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/keyMatrix/keyMatrix.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576825107082 "|main|keyMatrix:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 keyMatrix.v(82) " "Verilog HDL assignment warning at keyMatrix.v(82): truncated value with size 32 to match size of target (5)" {  } { { "../keyMatrix/keyMatrix.v" "" { Text "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/keyMatrix/keyMatrix.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576825107082 "|main|keyMatrix:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 keyMatrix.v(83) " "Verilog HDL assignment warning at keyMatrix.v(83): truncated value with size 32 to match size of target (5)" {  } { { "../keyMatrix/keyMatrix.v" "" { Text "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/keyMatrix/keyMatrix.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576825107082 "|main|keyMatrix:inst7"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mechine:inst1\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mechine:inst1\|Mod0\"" {  } { { "../mechine/mechine.v" "Mod0" { Text "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/mechine/mechine.v" 100 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576825107892 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "showall:inst5\|DigChoose:dc\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"showall:inst5\|DigChoose:dc\|Mod0\"" {  } { { "../DigChoose/DigChoose.v" "Mod0" { Text "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/DigChoose/DigChoose.v" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576825107892 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "showall:inst5\|DigChoose:dc\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"showall:inst5\|DigChoose:dc\|Div0\"" {  } { { "../DigChoose/DigChoose.v" "Div0" { Text "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/DigChoose/DigChoose.v" 29 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576825107892 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "showall:inst5\|DigChoose:dc\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"showall:inst5\|DigChoose:dc\|Mod1\"" {  } { { "../DigChoose/DigChoose.v" "Mod1" { Text "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/DigChoose/DigChoose.v" 34 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576825107892 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "showall:inst5\|DigChoose:dc\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"showall:inst5\|DigChoose:dc\|Div1\"" {  } { { "../DigChoose/DigChoose.v" "Div1" { Text "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/DigChoose/DigChoose.v" 39 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576825107892 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1576825107892 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mechine:inst1\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"mechine:inst1\|lpm_divide:Mod0\"" {  } { { "../mechine/mechine.v" "" { Text "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/mechine/mechine.v" 100 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576825108032 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mechine:inst1\|lpm_divide:Mod0 " "Instantiated megafunction \"mechine:inst1\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 13 " "Parameter \"LPM_WIDTHN\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576825108032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576825108032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576825108032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576825108032 ""}  } { { "../mechine/mechine.v" "" { Text "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/mechine/mechine.v" 100 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1576825108032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_j6m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_j6m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_j6m " "Found entity 1: lpm_divide_j6m" {  } { { "db/lpm_divide_j6m.tdf" "" { Text "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/main/db/lpm_divide_j6m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576825108202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576825108202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_qlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_qlh " "Found entity 1: sign_div_unsign_qlh" {  } { { "db/sign_div_unsign_qlh.tdf" "" { Text "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/main/db/sign_div_unsign_qlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576825108252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576825108252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_m2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_m2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_m2f " "Found entity 1: alt_u_div_m2f" {  } { { "db/alt_u_div_m2f.tdf" "" { Text "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/main/db/alt_u_div_m2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576825108291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576825108291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/main/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576825108421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576825108421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/main/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576825108511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576825108511 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "showall:inst5\|DigChoose:dc\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"showall:inst5\|DigChoose:dc\|lpm_divide:Mod0\"" {  } { { "../DigChoose/DigChoose.v" "" { Text "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/DigChoose/DigChoose.v" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576825108581 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "showall:inst5\|DigChoose:dc\|lpm_divide:Mod0 " "Instantiated megafunction \"showall:inst5\|DigChoose:dc\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576825108581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576825108581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576825108581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576825108581 ""}  } { { "../DigChoose/DigChoose.v" "" { Text "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/DigChoose/DigChoose.v" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1576825108581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_45m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_45m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_45m " "Found entity 1: lpm_divide_45m" {  } { { "db/lpm_divide_45m.tdf" "" { Text "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/main/db/lpm_divide_45m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576825108661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576825108661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/main/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576825108691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576825108691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ove.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ove.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ove " "Found entity 1: alt_u_div_ove" {  } { { "db/alt_u_div_ove.tdf" "" { Text "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/main/db/alt_u_div_ove.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576825108721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576825108721 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "showall:inst5\|DigChoose:dc\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"showall:inst5\|DigChoose:dc\|lpm_divide:Div0\"" {  } { { "../DigChoose/DigChoose.v" "" { Text "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/DigChoose/DigChoose.v" 29 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576825108782 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "showall:inst5\|DigChoose:dc\|lpm_divide:Div0 " "Instantiated megafunction \"showall:inst5\|DigChoose:dc\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576825108782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576825108782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576825108782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576825108782 ""}  } { { "../DigChoose/DigChoose.v" "" { Text "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/DigChoose/DigChoose.v" 29 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1576825108782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_1dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_1dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_1dm " "Found entity 1: lpm_divide_1dm" {  } { { "db/lpm_divide_1dm.tdf" "" { Text "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/main/db/lpm_divide_1dm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576825108921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576825108921 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1576825109581 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/main/output_files/main.map.smsg " "Generated suppressed messages file C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/main/output_files/main.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1576825111071 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1576825111661 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576825111661 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "683 " "Implemented 683 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1576825111891 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1576825111891 ""} { "Info" "ICUT_CUT_TM_LCELLS" "663 " "Implemented 663 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1576825111891 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1576825111891 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4635 " "Peak virtual memory: 4635 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1576825112031 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 20 14:58:32 2019 " "Processing ended: Fri Dec 20 14:58:32 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1576825112031 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1576825112031 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1576825112031 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1576825112031 ""}
