<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-omap1 › irq.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>irq.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * linux/arch/arm/mach-omap1/irq.c</span>
<span class="cm"> *</span>
<span class="cm"> * Interrupt handler for all OMAP boards</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2004 Nokia Corporation</span>
<span class="cm"> * Written by Tony Lindgren &lt;tony@atomide.com&gt;</span>
<span class="cm"> * Major cleanups by Juha Yrjölä &lt;juha.yrjola@nokia.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * Completely re-written to support various OMAP chips with bank specific</span>
<span class="cm"> * interrupt handlers.</span>
<span class="cm"> *</span>
<span class="cm"> * Some snippets of the code taken from the older OMAP interrupt handler</span>
<span class="cm"> * Copyright (C) 2001 RidgeRun, Inc. Greg Lonnon &lt;glonnon@ridgerun.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * GPIO interrupt handler moved to gpio.c by Juha Yrjola</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify it</span>
<span class="cm"> * under the terms of the GNU General Public License as published by the</span>
<span class="cm"> * Free Software Foundation; either version 2 of the License, or (at your</span>
<span class="cm"> * option) any later version.</span>
<span class="cm"> *</span>
<span class="cm"> * THIS SOFTWARE IS PROVIDED ``AS IS&#39;&#39; AND ANY EXPRESS OR IMPLIED</span>
<span class="cm"> * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF</span>
<span class="cm"> * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN</span>
<span class="cm"> * NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,</span>
<span class="cm"> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT</span>
<span class="cm"> * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF</span>
<span class="cm"> * USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON</span>
<span class="cm"> * ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span>
<span class="cm"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF</span>
<span class="cm"> * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the  GNU General Public License along</span>
<span class="cm"> * with this program; if not, write  to the Free Software Foundation, Inc.,</span>
<span class="cm"> * 675 Mass Ave, Cambridge, MA 02139, USA.</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/gpio.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/sched.h&gt;</span>
<span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>

<span class="cp">#include &lt;asm/irq.h&gt;</span>
<span class="cp">#include &lt;asm/mach/irq.h&gt;</span>

<span class="cp">#include &lt;plat/cpu.h&gt;</span>

<span class="cp">#include &lt;mach/hardware.h&gt;</span>

<span class="cp">#include &quot;common.h&quot;</span>

<span class="cp">#define IRQ_BANK(irq) ((irq) &gt;&gt; 5)</span>
<span class="cp">#define IRQ_BIT(irq)  ((irq) &amp; 0x1f)</span>

<span class="k">struct</span> <span class="n">omap_irq_bank</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">base_reg</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">trigger_map</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">wake_enable</span><span class="p">;</span>
<span class="p">};</span>

<span class="n">u32</span> <span class="n">omap_irq_flags</span><span class="p">;</span>
<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq_bank_count</span><span class="p">;</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">omap_irq_bank</span> <span class="o">*</span><span class="n">irq_banks</span><span class="p">;</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="nf">irq_bank_readl</span><span class="p">(</span><span class="kt">int</span> <span class="n">bank</span><span class="p">,</span> <span class="kt">int</span> <span class="n">offset</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">omap_readl</span><span class="p">(</span><span class="n">irq_banks</span><span class="p">[</span><span class="n">bank</span><span class="p">].</span><span class="n">base_reg</span> <span class="o">+</span> <span class="n">offset</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">irq_bank_writel</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">value</span><span class="p">,</span> <span class="kt">int</span> <span class="n">bank</span><span class="p">,</span> <span class="kt">int</span> <span class="n">offset</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">omap_writel</span><span class="p">(</span><span class="n">value</span><span class="p">,</span> <span class="n">irq_banks</span><span class="p">[</span><span class="n">bank</span><span class="p">].</span><span class="n">base_reg</span> <span class="o">+</span> <span class="n">offset</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">omap_ack_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">&gt;</span> <span class="mi">31</span><span class="p">)</span>
		<span class="n">omap_writel</span><span class="p">(</span><span class="mh">0x1</span><span class="p">,</span> <span class="n">OMAP_IH2_BASE</span> <span class="o">+</span> <span class="n">IRQ_CONTROL_REG_OFFSET</span><span class="p">);</span>

	<span class="n">omap_writel</span><span class="p">(</span><span class="mh">0x1</span><span class="p">,</span> <span class="n">OMAP_IH1_BASE</span> <span class="o">+</span> <span class="n">IRQ_CONTROL_REG_OFFSET</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">omap_mask_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">bank</span> <span class="o">=</span> <span class="n">IRQ_BANK</span><span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">l</span><span class="p">;</span>

	<span class="n">l</span> <span class="o">=</span> <span class="n">omap_readl</span><span class="p">(</span><span class="n">irq_banks</span><span class="p">[</span><span class="n">bank</span><span class="p">].</span><span class="n">base_reg</span> <span class="o">+</span> <span class="n">IRQ_MIR_REG_OFFSET</span><span class="p">);</span>
	<span class="n">l</span> <span class="o">|=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_BIT</span><span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">);</span>
	<span class="n">omap_writel</span><span class="p">(</span><span class="n">l</span><span class="p">,</span> <span class="n">irq_banks</span><span class="p">[</span><span class="n">bank</span><span class="p">].</span><span class="n">base_reg</span> <span class="o">+</span> <span class="n">IRQ_MIR_REG_OFFSET</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">omap_unmask_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">bank</span> <span class="o">=</span> <span class="n">IRQ_BANK</span><span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">l</span><span class="p">;</span>

	<span class="n">l</span> <span class="o">=</span> <span class="n">omap_readl</span><span class="p">(</span><span class="n">irq_banks</span><span class="p">[</span><span class="n">bank</span><span class="p">].</span><span class="n">base_reg</span> <span class="o">+</span> <span class="n">IRQ_MIR_REG_OFFSET</span><span class="p">);</span>
	<span class="n">l</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_BIT</span><span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">));</span>
	<span class="n">omap_writel</span><span class="p">(</span><span class="n">l</span><span class="p">,</span> <span class="n">irq_banks</span><span class="p">[</span><span class="n">bank</span><span class="p">].</span><span class="n">base_reg</span> <span class="o">+</span> <span class="n">IRQ_MIR_REG_OFFSET</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">omap_mask_ack_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">omap_mask_irq</span><span class="p">(</span><span class="n">d</span><span class="p">);</span>
	<span class="n">omap_ack_irq</span><span class="p">(</span><span class="n">d</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">omap_wake_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">enable</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">bank</span> <span class="o">=</span> <span class="n">IRQ_BANK</span><span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">enable</span><span class="p">)</span>
		<span class="n">irq_banks</span><span class="p">[</span><span class="n">bank</span><span class="p">].</span><span class="n">wake_enable</span> <span class="o">|=</span> <span class="n">IRQ_BIT</span><span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">irq_banks</span><span class="p">[</span><span class="n">bank</span><span class="p">].</span><span class="n">wake_enable</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">IRQ_BIT</span><span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>


<span class="cm">/*</span>
<span class="cm"> * Allows tuning the IRQ type and priority</span>
<span class="cm"> *</span>
<span class="cm"> * NOTE: There is currently no OMAP fiq handler for Linux. Read the</span>
<span class="cm"> *	 mailing list threads on FIQ handlers if you are planning to</span>
<span class="cm"> *	 add a FIQ handler for OMAP.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">omap_irq_set_cfg</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">int</span> <span class="n">fiq</span><span class="p">,</span> <span class="kt">int</span> <span class="n">priority</span><span class="p">,</span> <span class="kt">int</span> <span class="n">trigger</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">signed</span> <span class="kt">int</span> <span class="n">bank</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">val</span><span class="p">,</span> <span class="n">offset</span><span class="p">;</span>

	<span class="n">bank</span> <span class="o">=</span> <span class="n">IRQ_BANK</span><span class="p">(</span><span class="n">irq</span><span class="p">);</span>
	<span class="cm">/* FIQ is only available on bank 0 interrupts */</span>
	<span class="n">fiq</span> <span class="o">=</span> <span class="n">bank</span> <span class="o">?</span> <span class="mi">0</span> <span class="o">:</span> <span class="p">(</span><span class="n">fiq</span> <span class="o">&amp;</span> <span class="mh">0x1</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">=</span> <span class="n">fiq</span> <span class="o">|</span> <span class="p">((</span><span class="n">priority</span> <span class="o">&amp;</span> <span class="mh">0x1f</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">)</span> <span class="o">|</span> <span class="p">((</span><span class="n">trigger</span> <span class="o">&amp;</span> <span class="mh">0x1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">offset</span> <span class="o">=</span> <span class="n">IRQ_ILR0_REG_OFFSET</span> <span class="o">+</span> <span class="n">IRQ_BIT</span><span class="p">(</span><span class="n">irq</span><span class="p">)</span> <span class="o">*</span> <span class="mh">0x4</span><span class="p">;</span>
	<span class="n">irq_bank_writel</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">bank</span><span class="p">,</span> <span class="n">offset</span><span class="p">);</span>
<span class="p">}</span>

<span class="cp">#if defined (CONFIG_ARCH_OMAP730) || defined (CONFIG_ARCH_OMAP850)</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">omap_irq_bank</span> <span class="n">omap7xx_irq_banks</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">base_reg</span> <span class="o">=</span> <span class="n">OMAP_IH1_BASE</span><span class="p">,</span>		<span class="p">.</span><span class="n">trigger_map</span> <span class="o">=</span> <span class="mh">0xb3f8e22f</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">base_reg</span> <span class="o">=</span> <span class="n">OMAP_IH2_BASE</span><span class="p">,</span>		<span class="p">.</span><span class="n">trigger_map</span> <span class="o">=</span> <span class="mh">0xfdb9c1f2</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">base_reg</span> <span class="o">=</span> <span class="n">OMAP_IH2_BASE</span> <span class="o">+</span> <span class="mh">0x100</span><span class="p">,</span>	<span class="p">.</span><span class="n">trigger_map</span> <span class="o">=</span> <span class="mh">0x800040f3</span> <span class="p">},</span>
<span class="p">};</span>
<span class="cp">#endif</span>

<span class="cp">#ifdef CONFIG_ARCH_OMAP15XX</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">omap_irq_bank</span> <span class="n">omap1510_irq_banks</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">base_reg</span> <span class="o">=</span> <span class="n">OMAP_IH1_BASE</span><span class="p">,</span>		<span class="p">.</span><span class="n">trigger_map</span> <span class="o">=</span> <span class="mh">0xb3febfff</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">base_reg</span> <span class="o">=</span> <span class="n">OMAP_IH2_BASE</span><span class="p">,</span>		<span class="p">.</span><span class="n">trigger_map</span> <span class="o">=</span> <span class="mh">0xffbfffed</span> <span class="p">},</span>
<span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">omap_irq_bank</span> <span class="n">omap310_irq_banks</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">base_reg</span> <span class="o">=</span> <span class="n">OMAP_IH1_BASE</span><span class="p">,</span>		<span class="p">.</span><span class="n">trigger_map</span> <span class="o">=</span> <span class="mh">0xb3faefc3</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">base_reg</span> <span class="o">=</span> <span class="n">OMAP_IH2_BASE</span><span class="p">,</span>		<span class="p">.</span><span class="n">trigger_map</span> <span class="o">=</span> <span class="mh">0x65b3c061</span> <span class="p">},</span>
<span class="p">};</span>
<span class="cp">#endif</span>

<span class="cp">#if defined(CONFIG_ARCH_OMAP16XX)</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">omap_irq_bank</span> <span class="n">omap1610_irq_banks</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">base_reg</span> <span class="o">=</span> <span class="n">OMAP_IH1_BASE</span><span class="p">,</span>		<span class="p">.</span><span class="n">trigger_map</span> <span class="o">=</span> <span class="mh">0xb3fefe8f</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">base_reg</span> <span class="o">=</span> <span class="n">OMAP_IH2_BASE</span><span class="p">,</span>		<span class="p">.</span><span class="n">trigger_map</span> <span class="o">=</span> <span class="mh">0xfdb7c1fd</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">base_reg</span> <span class="o">=</span> <span class="n">OMAP_IH2_BASE</span> <span class="o">+</span> <span class="mh">0x100</span><span class="p">,</span>	<span class="p">.</span><span class="n">trigger_map</span> <span class="o">=</span> <span class="mh">0xffffb7ff</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">base_reg</span> <span class="o">=</span> <span class="n">OMAP_IH2_BASE</span> <span class="o">+</span> <span class="mh">0x200</span><span class="p">,</span>	<span class="p">.</span><span class="n">trigger_map</span> <span class="o">=</span> <span class="mh">0xffffffff</span> <span class="p">},</span>
<span class="p">};</span>
<span class="cp">#endif</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irq_chip</span> <span class="n">omap_irq_chip</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;MPU&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_ack</span>	<span class="o">=</span> <span class="n">omap_mask_ack_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_mask</span>	<span class="o">=</span> <span class="n">omap_mask_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_unmask</span>	<span class="o">=</span> <span class="n">omap_unmask_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_set_wake</span>	<span class="o">=</span> <span class="n">omap_wake_irq</span><span class="p">,</span>
<span class="p">};</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">omap1_init_irq</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">j</span><span class="p">;</span>

<span class="cp">#if defined(CONFIG_ARCH_OMAP730) || defined(CONFIG_ARCH_OMAP850)</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cpu_is_omap7xx</span><span class="p">())</span> <span class="p">{</span>
		<span class="n">omap_irq_flags</span> <span class="o">=</span> <span class="n">INT_7XX_IH2_IRQ</span><span class="p">;</span>
		<span class="n">irq_banks</span> <span class="o">=</span> <span class="n">omap7xx_irq_banks</span><span class="p">;</span>
		<span class="n">irq_bank_count</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">omap7xx_irq_banks</span><span class="p">);</span>
	<span class="p">}</span>
<span class="cp">#endif</span>
<span class="cp">#ifdef CONFIG_ARCH_OMAP15XX</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cpu_is_omap1510</span><span class="p">())</span> <span class="p">{</span>
		<span class="n">omap_irq_flags</span> <span class="o">=</span> <span class="n">INT_1510_IH2_IRQ</span><span class="p">;</span>
		<span class="n">irq_banks</span> <span class="o">=</span> <span class="n">omap1510_irq_banks</span><span class="p">;</span>
		<span class="n">irq_bank_count</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">omap1510_irq_banks</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cpu_is_omap310</span><span class="p">())</span> <span class="p">{</span>
		<span class="n">omap_irq_flags</span> <span class="o">=</span> <span class="n">INT_1510_IH2_IRQ</span><span class="p">;</span>
		<span class="n">irq_banks</span> <span class="o">=</span> <span class="n">omap310_irq_banks</span><span class="p">;</span>
		<span class="n">irq_bank_count</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">omap310_irq_banks</span><span class="p">);</span>
	<span class="p">}</span>
<span class="cp">#endif</span>
<span class="cp">#if defined(CONFIG_ARCH_OMAP16XX)</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cpu_is_omap16xx</span><span class="p">())</span> <span class="p">{</span>
		<span class="n">omap_irq_flags</span> <span class="o">=</span> <span class="n">INT_1510_IH2_IRQ</span><span class="p">;</span>
		<span class="n">irq_banks</span> <span class="o">=</span> <span class="n">omap1610_irq_banks</span><span class="p">;</span>
		<span class="n">irq_bank_count</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">omap1610_irq_banks</span><span class="p">);</span>
	<span class="p">}</span>
<span class="cp">#endif</span>
	<span class="n">printk</span><span class="p">(</span><span class="s">&quot;Total of %i interrupts in %i interrupt banks</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
	       <span class="n">irq_bank_count</span> <span class="o">*</span> <span class="mi">32</span><span class="p">,</span> <span class="n">irq_bank_count</span><span class="p">);</span>

	<span class="cm">/* Mask and clear all interrupts */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">irq_bank_count</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">irq_bank_writel</span><span class="p">(</span><span class="o">~</span><span class="mh">0x0</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="n">IRQ_MIR_REG_OFFSET</span><span class="p">);</span>
		<span class="n">irq_bank_writel</span><span class="p">(</span><span class="mh">0x0</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="n">IRQ_ITR_REG_OFFSET</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* Clear any pending interrupts */</span>
	<span class="n">irq_bank_writel</span><span class="p">(</span><span class="mh">0x03</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">IRQ_CONTROL_REG_OFFSET</span><span class="p">);</span>
	<span class="n">irq_bank_writel</span><span class="p">(</span><span class="mh">0x03</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">IRQ_CONTROL_REG_OFFSET</span><span class="p">);</span>

	<span class="cm">/* Enable interrupts in global mask */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cpu_is_omap7xx</span><span class="p">())</span>
		<span class="n">irq_bank_writel</span><span class="p">(</span><span class="mh">0x0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">IRQ_GMR_REG_OFFSET</span><span class="p">);</span>

	<span class="cm">/* Install the interrupt handlers for each bank */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">irq_bank_count</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">j</span> <span class="o">=</span> <span class="n">i</span> <span class="o">*</span> <span class="mi">32</span><span class="p">;</span> <span class="n">j</span> <span class="o">&lt;</span> <span class="p">(</span><span class="n">i</span> <span class="o">+</span> <span class="mi">1</span><span class="p">)</span> <span class="o">*</span> <span class="mi">32</span><span class="p">;</span> <span class="n">j</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="kt">int</span> <span class="n">irq_trigger</span><span class="p">;</span>

			<span class="n">irq_trigger</span> <span class="o">=</span> <span class="n">irq_banks</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">trigger_map</span> <span class="o">&gt;&gt;</span> <span class="n">IRQ_BIT</span><span class="p">(</span><span class="n">j</span><span class="p">);</span>
			<span class="n">omap_irq_set_cfg</span><span class="p">(</span><span class="n">j</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">irq_trigger</span><span class="p">);</span>

			<span class="n">irq_set_chip_and_handler</span><span class="p">(</span><span class="n">j</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">omap_irq_chip</span><span class="p">,</span>
						 <span class="n">handle_level_irq</span><span class="p">);</span>
			<span class="n">set_irq_flags</span><span class="p">(</span><span class="n">j</span><span class="p">,</span> <span class="n">IRQF_VALID</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="cm">/* Unmask level 2 handler */</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">cpu_is_omap7xx</span><span class="p">())</span>
		<span class="n">omap_unmask_irq</span><span class="p">(</span><span class="n">irq_get_irq_data</span><span class="p">(</span><span class="n">INT_7XX_IH2_IRQ</span><span class="p">));</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">cpu_is_omap15xx</span><span class="p">())</span>
		<span class="n">omap_unmask_irq</span><span class="p">(</span><span class="n">irq_get_irq_data</span><span class="p">(</span><span class="n">INT_1510_IH2_IRQ</span><span class="p">));</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">cpu_is_omap16xx</span><span class="p">())</span>
		<span class="n">omap_unmask_irq</span><span class="p">(</span><span class="n">irq_get_irq_data</span><span class="p">(</span><span class="n">INT_1610_IH2_IRQ</span><span class="p">));</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
