{"Source Block": ["verilog-ethernet/rtl/arp_eth_rx_64.v@119:129@HdlIdDef", "reg input_eth_payload_tready_reg = 0, input_eth_payload_tready_next;\n\nreg output_frame_valid_reg = 0, output_frame_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\nreg [15:0] output_eth_type_reg = 0;\nreg [15:0] output_arp_htype_reg = 0;\nreg [15:0] output_arp_ptype_reg = 0;\nreg [7:0]  output_arp_hlen_reg = 0;\nreg [7:0]  output_arp_plen_reg = 0;\nreg [15:0] output_arp_oper_reg = 0;\n"], "Clone Blocks": [["verilog-ethernet/rtl/arp_eth_rx_64.v@117:127", "\nreg input_eth_hdr_ready_reg = 0, input_eth_hdr_ready_next;\nreg input_eth_payload_tready_reg = 0, input_eth_payload_tready_next;\n\nreg output_frame_valid_reg = 0, output_frame_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\nreg [15:0] output_eth_type_reg = 0;\nreg [15:0] output_arp_htype_reg = 0;\nreg [15:0] output_arp_ptype_reg = 0;\nreg [7:0]  output_arp_hlen_reg = 0;\n"], ["verilog-ethernet/rtl/arp_eth_rx.v@140:150", "\nreg input_eth_hdr_ready_reg = 0, input_eth_hdr_ready_next;\nreg input_eth_payload_tready_reg = 0, input_eth_payload_tready_next;\n\nreg output_frame_valid_reg = 0, output_frame_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\nreg [15:0] output_eth_type_reg = 0;\nreg [15:0] output_arp_htype_reg = 0;\nreg [15:0] output_arp_ptype_reg = 0;\nreg [7:0]  output_arp_hlen_reg = 0;\n"], ["verilog-ethernet/rtl/arp_eth_rx.v@146:156", "reg [47:0] output_eth_src_mac_reg = 0;\nreg [15:0] output_eth_type_reg = 0;\nreg [15:0] output_arp_htype_reg = 0;\nreg [15:0] output_arp_ptype_reg = 0;\nreg [7:0]  output_arp_hlen_reg = 0;\nreg [7:0]  output_arp_plen_reg = 0;\nreg [15:0] output_arp_oper_reg = 0;\nreg [47:0] output_arp_sha_reg = 0;\nreg [31:0] output_arp_spa_reg = 0;\nreg [47:0] output_arp_tha_reg = 0;\nreg [31:0] output_arp_tpa_reg = 0;\n"], ["verilog-ethernet/rtl/arp_eth_rx_64.v@116:126", "reg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg input_eth_hdr_ready_reg = 0, input_eth_hdr_ready_next;\nreg input_eth_payload_tready_reg = 0, input_eth_payload_tready_next;\n\nreg output_frame_valid_reg = 0, output_frame_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\nreg [15:0] output_eth_type_reg = 0;\nreg [15:0] output_arp_htype_reg = 0;\nreg [15:0] output_arp_ptype_reg = 0;\n"], ["verilog-ethernet/rtl/arp_eth_rx.v@143:153", "\nreg output_frame_valid_reg = 0, output_frame_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\nreg [15:0] output_eth_type_reg = 0;\nreg [15:0] output_arp_htype_reg = 0;\nreg [15:0] output_arp_ptype_reg = 0;\nreg [7:0]  output_arp_hlen_reg = 0;\nreg [7:0]  output_arp_plen_reg = 0;\nreg [15:0] output_arp_oper_reg = 0;\nreg [47:0] output_arp_sha_reg = 0;\n"], ["verilog-ethernet/rtl/arp_eth_rx.v@142:152", "reg input_eth_payload_tready_reg = 0, input_eth_payload_tready_next;\n\nreg output_frame_valid_reg = 0, output_frame_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\nreg [15:0] output_eth_type_reg = 0;\nreg [15:0] output_arp_htype_reg = 0;\nreg [15:0] output_arp_ptype_reg = 0;\nreg [7:0]  output_arp_hlen_reg = 0;\nreg [7:0]  output_arp_plen_reg = 0;\nreg [15:0] output_arp_oper_reg = 0;\n"], ["verilog-ethernet/rtl/arp_eth_rx_64.v@122:132", "reg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\nreg [15:0] output_eth_type_reg = 0;\nreg [15:0] output_arp_htype_reg = 0;\nreg [15:0] output_arp_ptype_reg = 0;\nreg [7:0]  output_arp_hlen_reg = 0;\nreg [7:0]  output_arp_plen_reg = 0;\nreg [15:0] output_arp_oper_reg = 0;\nreg [47:0] output_arp_sha_reg = 0;\nreg [31:0] output_arp_spa_reg = 0;\nreg [47:0] output_arp_tha_reg = 0;\n"], ["verilog-ethernet/rtl/arp_eth_rx_64.v@123:133", "reg [47:0] output_eth_src_mac_reg = 0;\nreg [15:0] output_eth_type_reg = 0;\nreg [15:0] output_arp_htype_reg = 0;\nreg [15:0] output_arp_ptype_reg = 0;\nreg [7:0]  output_arp_hlen_reg = 0;\nreg [7:0]  output_arp_plen_reg = 0;\nreg [15:0] output_arp_oper_reg = 0;\nreg [47:0] output_arp_sha_reg = 0;\nreg [31:0] output_arp_spa_reg = 0;\nreg [47:0] output_arp_tha_reg = 0;\nreg [31:0] output_arp_tpa_reg = 0;\n"], ["verilog-ethernet/rtl/arp_eth_rx.v@144:154", "reg output_frame_valid_reg = 0, output_frame_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\nreg [15:0] output_eth_type_reg = 0;\nreg [15:0] output_arp_htype_reg = 0;\nreg [15:0] output_arp_ptype_reg = 0;\nreg [7:0]  output_arp_hlen_reg = 0;\nreg [7:0]  output_arp_plen_reg = 0;\nreg [15:0] output_arp_oper_reg = 0;\nreg [47:0] output_arp_sha_reg = 0;\nreg [31:0] output_arp_spa_reg = 0;\n"], ["verilog-ethernet/rtl/arp_eth_rx_64.v@116:126", "reg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg input_eth_hdr_ready_reg = 0, input_eth_hdr_ready_next;\nreg input_eth_payload_tready_reg = 0, input_eth_payload_tready_next;\n\nreg output_frame_valid_reg = 0, output_frame_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\nreg [15:0] output_eth_type_reg = 0;\nreg [15:0] output_arp_htype_reg = 0;\nreg [15:0] output_arp_ptype_reg = 0;\n"], ["verilog-ethernet/rtl/arp_eth_rx_64.v@121:131", "reg output_frame_valid_reg = 0, output_frame_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\nreg [15:0] output_eth_type_reg = 0;\nreg [15:0] output_arp_htype_reg = 0;\nreg [15:0] output_arp_ptype_reg = 0;\nreg [7:0]  output_arp_hlen_reg = 0;\nreg [7:0]  output_arp_plen_reg = 0;\nreg [15:0] output_arp_oper_reg = 0;\nreg [47:0] output_arp_sha_reg = 0;\nreg [31:0] output_arp_spa_reg = 0;\n"], ["verilog-ethernet/rtl/arp_eth_rx.v@139:149", "reg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg input_eth_hdr_ready_reg = 0, input_eth_hdr_ready_next;\nreg input_eth_payload_tready_reg = 0, input_eth_payload_tready_next;\n\nreg output_frame_valid_reg = 0, output_frame_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\nreg [15:0] output_eth_type_reg = 0;\nreg [15:0] output_arp_htype_reg = 0;\nreg [15:0] output_arp_ptype_reg = 0;\n"], ["verilog-ethernet/rtl/arp_eth_rx.v@139:149", "reg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg input_eth_hdr_ready_reg = 0, input_eth_hdr_ready_next;\nreg input_eth_payload_tready_reg = 0, input_eth_payload_tready_next;\n\nreg output_frame_valid_reg = 0, output_frame_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\nreg [15:0] output_eth_type_reg = 0;\nreg [15:0] output_arp_htype_reg = 0;\nreg [15:0] output_arp_ptype_reg = 0;\n"], ["verilog-ethernet/rtl/arp_eth_rx_64.v@118:128", "reg input_eth_hdr_ready_reg = 0, input_eth_hdr_ready_next;\nreg input_eth_payload_tready_reg = 0, input_eth_payload_tready_next;\n\nreg output_frame_valid_reg = 0, output_frame_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\nreg [15:0] output_eth_type_reg = 0;\nreg [15:0] output_arp_htype_reg = 0;\nreg [15:0] output_arp_ptype_reg = 0;\nreg [7:0]  output_arp_hlen_reg = 0;\nreg [7:0]  output_arp_plen_reg = 0;\n"], ["verilog-ethernet/rtl/arp_eth_rx_64.v@120:130", "\nreg output_frame_valid_reg = 0, output_frame_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\nreg [15:0] output_eth_type_reg = 0;\nreg [15:0] output_arp_htype_reg = 0;\nreg [15:0] output_arp_ptype_reg = 0;\nreg [7:0]  output_arp_hlen_reg = 0;\nreg [7:0]  output_arp_plen_reg = 0;\nreg [15:0] output_arp_oper_reg = 0;\nreg [47:0] output_arp_sha_reg = 0;\n"], ["verilog-ethernet/rtl/arp_eth_rx.v@145:155", "reg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\nreg [15:0] output_eth_type_reg = 0;\nreg [15:0] output_arp_htype_reg = 0;\nreg [15:0] output_arp_ptype_reg = 0;\nreg [7:0]  output_arp_hlen_reg = 0;\nreg [7:0]  output_arp_plen_reg = 0;\nreg [15:0] output_arp_oper_reg = 0;\nreg [47:0] output_arp_sha_reg = 0;\nreg [31:0] output_arp_spa_reg = 0;\nreg [47:0] output_arp_tha_reg = 0;\n"], ["verilog-ethernet/rtl/arp_eth_rx.v@141:151", "reg input_eth_hdr_ready_reg = 0, input_eth_hdr_ready_next;\nreg input_eth_payload_tready_reg = 0, input_eth_payload_tready_next;\n\nreg output_frame_valid_reg = 0, output_frame_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\nreg [15:0] output_eth_type_reg = 0;\nreg [15:0] output_arp_htype_reg = 0;\nreg [15:0] output_arp_ptype_reg = 0;\nreg [7:0]  output_arp_hlen_reg = 0;\nreg [7:0]  output_arp_plen_reg = 0;\n"]], "Diff Content": {"Delete": [[124, "reg [15:0] output_eth_type_reg = 0;\n"]], "Add": []}}