 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : CONV
Version: U-2022.12
Date   : Thu Feb  8 23:34:13 2024
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: idata[3] (input port clocked by clk)
  Endpoint: psum_reg_reg[39]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CONV               tsmc13_wl10           slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    5.00       5.50 r
  idata[3] (in)                                           0.01       5.51 r
  U980/Y (NOR2BX4)                                        0.82       6.34 r
  mult_121/a[3] (CONV_DW_mult_tc_2)                       0.00       6.34 r
  mult_121/U829/Y (XNOR2X4)                               0.82       7.15 r
  mult_121/U1047/Y (NAND2X4)                              0.62       7.77 f
  mult_121/U1046/Y (OAI22XL)                              0.83       8.60 r
  mult_121/U407/S (CMPR22X4)                              0.36       8.96 f
  mult_121/U406/S (ADDFHX4)                               0.38       9.34 f
  mult_121/U302/Y (NOR2X8)                                0.16       9.50 r
  mult_121/U299/Y (OAI21X4)                               0.10       9.60 f
  mult_121/U1056/Y (AOI21X2)                              0.19       9.79 r
  mult_121/U1248/Y (CLKINVX6)                             0.09       9.88 f
  mult_121/U294/CO (ADDFXL)                               0.49      10.37 f
  mult_121/U1219/CO (ADDFHX2)                             0.29      10.66 f
  mult_121/U1218/CO (ADDFHX4)                             0.21      10.87 f
  mult_121/U1060/CO (ADDFX2)                              0.34      11.21 f
  mult_121/U1059/CO (ADDFX2)                              0.37      11.57 f
  mult_121/U1061/CO (ADDFHX2)                             0.25      11.82 f
  mult_121/U1217/CO (ADDFHX2)                             0.25      12.07 f
  mult_121/U1216/CO (ADDFHX4)                             0.21      12.28 f
  mult_121/U1213/CO (ADDFHX4)                             0.20      12.49 f
  mult_121/U1220/CO (ADDFHX4)                             0.24      12.73 f
  mult_121/U1215/Y (CLKINVX8)                             0.06      12.79 r
  mult_121/U279/Y (OAI21X4)                               0.12      12.91 f
  mult_121/U1214/Y (CLKINVX8)                             0.09      13.00 r
  mult_121/U271/Y (CLKXOR2X8)                             0.21      13.21 f
  mult_121/product[17] (CONV_DW_mult_tc_2)                0.00      13.21 f
  add_122/A[17] (CONV_DW01_add_8)                         0.00      13.21 f
  add_122/U1_17/CO (ADDFHX4)                              0.32      13.53 f
  add_122/U1_18/CO (ADDFHX4)                              0.20      13.73 f
  add_122/U1_19/CO (ADDFHX4)                              0.20      13.93 f
  add_122/U1_20/CO (ADDFHX4)                              0.20      14.14 f
  add_122/U1_21/CO (ADDFHX4)                              0.20      14.34 f
  add_122/U1_22/CO (ADDFHX4)                              0.20      14.54 f
  add_122/U1_23/CO (ADDFHX4)                              0.20      14.75 f
  add_122/U1_24/CO (ADDFHX4)                              0.20      14.95 f
  add_122/U1_25/CO (ADDFHX4)                              0.20      15.15 f
  add_122/U1_26/CO (ADDFHX4)                              0.20      15.36 f
  add_122/U1_27/CO (ADDFHX4)                              0.20      15.56 f
  add_122/U1_28/CO (ADDFHX4)                              0.20      15.77 f
  add_122/U1_29/CO (ADDFHX4)                              0.20      15.97 f
  add_122/U1_30/CO (ADDFHX4)                              0.20      16.17 f
  add_122/U1_31/CO (ADDFHX4)                              0.20      16.38 f
  add_122/U1_32/CO (ADDFHX4)                              0.20      16.58 f
  add_122/U1_33/CO (ADDFHX4)                              0.20      16.78 f
  add_122/U1_34/CO (ADDFHX4)                              0.20      16.99 f
  add_122/U1_35/CO (ADDFHX4)                              0.20      17.19 f
  add_122/U1_36/CO (ADDFHX4)                              0.20      17.39 f
  add_122/U1_37/CO (ADDFHX4)                              0.20      17.60 f
  add_122/U1_38/CO (ADDFHX4)                              0.21      17.80 f
  add_122/U1_39/Y (XOR3X4)                                0.23      18.03 r
  add_122/SUM[39] (CONV_DW01_add_8)                       0.00      18.03 r
  U978/Y (NOR2BX4)                                        0.14      18.17 r
  U981/Y (MX2X2)                                          0.20      18.37 r
  psum_reg_reg[39]/D (DFFRX4)                             0.00      18.37 r
  data arrival time                                                 18.37

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.50      20.50
  clock uncertainty                                      -0.10      20.40
  psum_reg_reg[39]/CK (DFFRX4)                            0.00      20.40 r
  library setup time                                     -0.17      20.23
  data required time                                                20.23
  --------------------------------------------------------------------------
  data required time                                                20.23
  data arrival time                                                -18.37
  --------------------------------------------------------------------------
  slack (MET)                                                        1.86


1
