Release 11.2 Map L.46 (nt)
Xilinx Mapping Report File for Design 'crc_top'

Design Information
------------------
Command Line   : map -ise synth.ise -intstyle ise -p xc5vlx30-ff324-2 -w
-logic_opt on -ol std -t 1 -register_duplication off -global_opt off -mt off -cm
area -detail -ir off -pr off -lc off -power off -o crc_top_map.ncd crc_top.ngd
crc_top.pcf 
Target Device  : xc5vlx30
Target Package : ff324
Target Speed   : -2
Mapper Version : virtex5 -- $Revision: 1.51.18.1 $
Mapped Date    : Fri Aug 07 16:40:58 2009

Design Summary
--------------
Number of errors:      0
Number of warnings:    0
Slice Logic Utilization:
  Number of Slice Registers:                    74 out of  19,200    1%
    Number used as Flip Flops:                  74
  Number of Slice LUTs:                        385 out of  19,200    2%
    Number used as logic:                      385 out of  19,200    2%
      Number using O6 output only:             385

Slice Logic Distribution:
  Number of occupied Slices:                   168 out of   4,800    3%
  Number of LUT Flip Flop pairs used:          385
    Number with an unused Flip Flop:           311 out of     385   80%
    Number with an unused LUT:                   0 out of     385    0%
    Number of fully used LUT-FF pairs:          74 out of     385   19%
    Number of unique control sets:               1
    Number of slice register sites lost
      to control set restrictions:               2 out of  19,200    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                       112 out of     220   50%

Specific Feature Utilization:
  Number of BUFG/BUFGCTRLs:                      1 out of      32    3%
    Number used as BUFGs:                        1

Average Fanout of Non-Clock Nets:                4.93

Peak Memory Usage:  315 MB
Total REAL time to MAP completion:  26 secs 
Total CPU time to MAP completion:   25 secs 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Modular Design Summary
Section 11 - Timing Report
Section 12 - Configuration String Information
Section 13 - Control Set Information
Section 14 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------

Section 3 - Informational
-------------------------
INFO:MapLib:562 - No environment variables are currently set.
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.
INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
   0.000 to 85.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 0.950 Volts. (default - Range: 0.950 to
   1.050 Volts)
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
INFO:Pack:1650 - Map created a placed design.

Section 4 - Removed Logic Summary
---------------------------------

Section 5 - Removed Logic
-------------------------

Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| clk                                | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| crc32_data_in<0>                   | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| crc32_data_in<1>                   | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| crc32_data_in<2>                   | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| crc32_data_in<3>                   | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| crc32_data_in<4>                   | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| crc32_data_in<5>                   | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| crc32_data_in<6>                   | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| crc32_data_in<7>                   | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| crc32_data_in<8>                   | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| crc32_data_in<9>                   | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| crc32_data_in<10>                  | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| crc32_data_in<11>                  | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| crc32_data_in<12>                  | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| crc32_data_in<13>                  | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| crc32_data_in<14>                  | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| crc32_data_in<15>                  | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| crc32_data_in<16>                  | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| crc32_data_in<17>                  | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| crc32_data_in<18>                  | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| crc32_data_in<19>                  | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| crc32_data_in<20>                  | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| crc32_data_in<21>                  | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| crc32_data_in<22>                  | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| crc32_data_in<23>                  | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| crc32_data_in<24>                  | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| crc32_data_in<25>                  | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| crc32_data_in<26>                  | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| crc32_data_in<27>                  | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| crc32_data_in<28>                  | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| crc32_data_in<29>                  | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| crc32_data_in<30>                  | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| crc32_data_in<31>                  | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| crc32_method1<0>                   | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| crc32_method1<1>                   | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| crc32_method1<2>                   | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| crc32_method1<3>                   | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| crc32_method1<4>                   | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| crc32_method1<5>                   | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| crc32_method1<6>                   | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| crc32_method1<7>                   | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| crc32_method1<8>                   | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| crc32_method1<9>                   | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| crc32_method1<10>                  | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| crc32_method1<11>                  | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| crc32_method1<12>                  | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| crc32_method1<13>                  | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| crc32_method1<14>                  | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| crc32_method1<15>                  | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| crc32_method1<16>                  | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| crc32_method1<17>                  | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| crc32_method1<18>                  | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| crc32_method1<19>                  | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| crc32_method1<20>                  | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| crc32_method1<21>                  | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| crc32_method1<22>                  | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| crc32_method1<23>                  | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| crc32_method1<24>                  | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| crc32_method1<25>                  | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| crc32_method1<26>                  | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| crc32_method1<27>                  | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| crc32_method1<28>                  | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| crc32_method1<29>                  | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| crc32_method1<30>                  | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| crc32_method1<31>                  | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| crc32_method2<0>                   | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| crc32_method2<1>                   | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| crc32_method2<2>                   | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| crc32_method2<3>                   | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| crc32_method2<4>                   | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| crc32_method2<5>                   | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| crc32_method2<6>                   | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| crc32_method2<7>                   | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| crc32_method2<8>                   | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| crc32_method2<9>                   | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| crc32_method2<10>                  | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| crc32_method2<11>                  | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| crc32_method2<12>                  | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| crc32_method2<13>                  | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| crc32_method2<14>                  | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| crc32_method2<15>                  | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| crc32_method2<16>                  | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| crc32_method2<17>                  | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| crc32_method2<18>                  | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| crc32_method2<19>                  | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| crc32_method2<20>                  | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| crc32_method2<21>                  | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| crc32_method2<22>                  | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| crc32_method2<23>                  | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| crc32_method2<24>                  | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| crc32_method2<25>                  | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| crc32_method2<26>                  | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| crc32_method2<27>                  | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| crc32_method2<28>                  | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| crc32_method2<29>                  | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| crc32_method2<30>                  | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| crc32_method2<31>                  | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| crc5_data_in<0>                    | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| crc5_data_in<1>                    | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| crc5_data_in<2>                    | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| crc5_data_in<3>                    | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| crc5_method1<0>                    | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| crc5_method1<1>                    | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| crc5_method1<2>                    | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| crc5_method1<3>                    | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| crc5_method1<4>                    | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| crc5_method2<0>                    | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| crc5_method2<1>                    | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| crc5_method2<2>                    | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| crc5_method2<3>                    | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| crc5_method2<4>                    | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| rst                                | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Modular Design Summary
-----------------------------------
Modular Design not used for this design.

Section 11 - Timing Report
--------------------------
A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Command Line Tools User Guide "TRACE" chapter.

Section 12 - Configuration String Details
-----------------------------------------

Section 13 - Control Set Information
------------------------------------
+----------------------------------------------------------------------------------------------+
| Clock Signal | Reset Signal | Set Signal | Enable Signal | Slice Load Count | Bel Load Count |
+----------------------------------------------------------------------------------------------+
| clk_BUFGP    | rst_IBUF     |            |               | 36               | 74             |
+----------------------------------------------------------------------------------------------+

Section 14 - Utilization by Hierarchy
-------------------------------------
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module             | Partition | Slices*       | Slice Reg     | LUTs          | LUTRAM        | BRAM/FIFO | DSP48E  | BUFG  | BUFIO | BUFR  | DCM   | PLL   | Full Hierarchical Name  |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| crc_top/           |           | 0/168         | 0/74          | 0/385         | 0/0           | 0/0       | 0/0     | 1/1   | 0/0   | 0/0   | 0/0   | 0/0   | crc_top                 |
| +crc_32_method1    |           | 71/71         | 32/32         | 161/161       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | crc_top/crc_32_method1  |
| +crc_32_method2    |           | 93/93         | 32/32         | 214/214       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | crc_top/crc_32_method2  |
| +crc_5_method1     |           | 2/2           | 5/5           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | crc_top/crc_5_method1   |
| +crc_5_method2     |           | 2/2           | 5/5           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | crc_top/crc_5_method2   |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

* Slices can be packed with basic elements from multiple hierarchies.
  Therefore, a slice will be counted in every hierarchical module
  that each of its packed basic elements belong to.
** For each column, there are two numbers reported <A>/<B>.
   <A> is the number of elements that belong to that specific hierarchical module.
   <B> is the total number of elements from that hierarchical module and any lower level
   hierarchical modules below.
*** The LUTRAM column counts all LUTs used as memory including RAM, ROM, and shift registers.
