# Moore FSM Sequence Detector

This project implements a **Moore Finite State Machine** in Verilog to detect a specific bit sequence "1011".

## 🧪 Features
- FSM modeled using Moore architecture
- Fully synthesizable Verilog code
- Testbench with simulation waveforms
- Designed using Xilinx Vivado

## 📁 Files
- `sequence_detector.v`: Moore FSM design
- `tb_sequence_detector.v`: Testbench

## 🛠 Tools Used
- Vivado 2025.1
- Icarus Verilog
- GTKWave 
