$date
	Fri Apr 28 17:25:41 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module gpr_tb $end
$var wire 32 ! data_out_B [31:0] $end
$var wire 32 " data_out_A [31:0] $end
$var reg 5 # addrA [4:0] $end
$var reg 5 $ addrB [4:0] $end
$var reg 5 % addrC [4:0] $end
$var reg 1 & clk $end
$var reg 32 ' data_in_C [31:0] $end
$var reg 1 ( write_enable $end
$scope module UUT $end
$var wire 5 ) addrA [4:0] $end
$var wire 5 * addrB [4:0] $end
$var wire 5 + addrC [4:0] $end
$var wire 1 & clk $end
$var wire 32 , data_in_C [31:0] $end
$var wire 1 ( write_enable $end
$var reg 32 - data_out_A [31:0] $end
$var reg 32 . data_out_B [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11111100000000111111000000 .
b0 -
b11101101000 ,
b0 +
b1 *
b0 )
1(
b11101101000 '
0&
b0 %
b1 $
b0 #
b0 "
b11111100000000111111000000 !
$end
#5
1&
#10
0&
#15
1&
#20
0&
#22
b10000100000 '
b10000100000 ,
b1 %
b1 +
#25
b10000100000 !
b10000100000 .
1&
#30
0&
#35
1&
#40
0&
#42
b0 '
b0 ,
0(
#45
1&
#50
0&
#55
1&
#60
0&
#62
b10000001000000000000 "
b10000001000000000000 -
b1001 #
b1001 )
#65
1&
#70
0&
#75
1&
#80
0&
#82
