* CÃ³digo NIOS Tutorial Lab2

#+BEGIN_SRC vhdl
 
    component unsaved is
        port (
            clk_clk       : in  std_logic                    := 'X';             -- clk
            chaves_export : in  std_logic_vector(3 downto 0) := (others => 'X'); -- export
            fases_export  : out std_logic_vector(3 downto 0);                    -- export
            reset_reset_n : in  std_logic                    := 'X'              -- reset_n
        );
    end component unsaved;

    u0 : component unsaved
        port map (
            clk_clk       => CONNECTED_TO_clk_clk,       --    clk.clk
            chaves_export => CONNECTED_TO_chaves_export, -- chaves.export
            fases_export  => CONNECTED_TO_fases_export,  --  fases.export
            reset_reset_n => CONNECTED_TO_reset_reset_n  --  reset.reset_n
        );

#+END_SRC
        
