;redcode
;assert 1
	SPL 0, <-2
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @121, 103
	SUB 201, 106
	SUB 201, 106
	SUB 200, @0
	SUB @2, -1
	SUB @2, -1
	SUB @127, 106
	ADD @20, @10
	SUB @126, 100
	ADD @20, @10
	SUB <113, 105
	SUB <113, 105
	JMZ 113, <105
	SUB @127, 106
	SLT -201, <-20
	SUB @127, 100
	JMZ @121, 673
	MOV <208, <20
	DJN -33, #-39
	DJN -33, #-39
	SLT 102, 220
	SLT 102, 220
	SUB @121, 103
	SUB 12, @10
	SUB @127, 100
	SUB -33, @-39
	SPL 113, <105
	ADD @20, @10
	ADD @20, @10
	ADD @20, @10
	ADD @20, @10
	MOV -7, <-620
	JMN -7, @-20
	MOV -7, <-620
	MOV -7, <-620
	SUB @121, 103
	JMN @12, #200
	SUB @121, 103
	SUB @127, 100
	JMN @12, #200
	JMN @12, #200
	SUB @828, 36
	ADD @20, @10
	ADD @20, @10
	ADD 270, 1
	CMP -7, <-420
	MOV -1, <-20
	MOV -1, <-20
