/* SPDX-License-Identifier: GPL-2.0+ */
/* SPDX-FileCopyrightText: Alexander Shiyan <shc_work@mail.ru> */

/dts-v1/;
/plugin/;

#include <arm64/freescale/imx8mm-pinfunc.h>

&ecspi1 {
	status = "disabled";
};

&ecspi2 {
	status = "disabled";
};

&sai2 {
	status = "disabled";
};

&iomuxc {
	pinctrl-0 = <&pinctrl_esp32 &pinctrl_gpios &pinctrl_test>;

	pinctrl_test: test-grp {
		fsl,pins = <
			MX8MM_IOMUXC_ECSPI1_SCLK_GPIO5_IO6	0x19	/* ECSPI1_SCLK */
			MX8MM_IOMUXC_ECSPI1_MOSI_GPIO5_IO7	0x19	/* ESCPI1_MOSI */
			MX8MM_IOMUXC_ECSPI1_MISO_GPIO5_IO8	0x19	/* ESCPI1_MISO */
			MX8MM_IOMUXC_ECSPI1_SS0_GPIO5_IO9	0x19	/* ESCPI1_CS0 */
			MX8MM_IOMUXC_ECSPI2_SCLK_GPIO5_IO10	0x19	/* ESCPI2_SCLK */
			MX8MM_IOMUXC_ECSPI2_MOSI_GPIO5_IO11	0x19	/* ESCPI2_MOSI */
			MX8MM_IOMUXC_ECSPI2_MISO_GPIO5_IO12	0x19	/* ESCPI2_MISO */
			MX8MM_IOMUXC_ECSPI2_SS0_GPIO5_IO13	0x19	/* ESCPI2_CS0 */
			MX8MM_IOMUXC_SAI2_MCLK_GPIO4_IO27	0x19	/* SAI2_MCLK */
			MX8MM_IOMUXC_SAI2_RXC_GPIO4_IO22	0x19	/* SAI2_RXC */
			MX8MM_IOMUXC_SAI2_RXD0_GPIO4_IO23	0x19	/* SAI2_RXD */
			MX8MM_IOMUXC_SAI2_RXFS_GPIO4_IO21	0x19	/* SAI2_RXFS */
			MX8MM_IOMUXC_SAI2_TXC_GPIO4_IO25	0x19	/* SAI2_TXC */
			MX8MM_IOMUXC_SAI2_TXD0_GPIO4_IO26	0x19	/* SAI2_TXD */
			MX8MM_IOMUXC_SAI2_TXFS_GPIO4_IO24	0x19	/* SAI2_TXFS */
		>;
	};
};
