<!-- HTML header for doxygen 1.8.12-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>XeThru Embedded Platform - XEP: src/hal/x4m0x_s70/libraries/libchip/include/samv71/instance/instance_tc0.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
  <div id="top"><!-- do not remove this div, it is closed by doxygen! -->
    <!-- Platform title -->
    <div class="page-title-bar container-fluid">
      <div id="projectalign" class="row">
        <div id="projectname" class="col-sm-12">XeThru Embedded Platform - XEP
          &#160;<span id="projectnumber">3.4.7</span>
        </div>
        <div id="projectbrief" class="col-sm-12">Embedded platform for XeThru firmware products</div>
      </div>
    </div>
    <div class="topbar">
      <div class="container">
        <div id="titlearea">
          <div class="xethru-logo">
            <img src="xethru-logo_220x55HD.png" alt="Novelda XeThru web site" id="logo-image" />
          </div>
        </div>
        <!-- end header part -->
        <!-- Generated by Doxygen 1.8.12 -->
        <!--BEGIN MAIN-NAV AND SEARCHENGINE-->
        <div id="main-nav"></div>
        <!--END MAIN-NAV AND SEARCHENGINE-->
      </div>
    </div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.xhtml">src</a></li><li class="navelem"><a class="el" href="dir_4ce6a7f885e2866a554ba9e7335035f1.xhtml">hal</a></li><li class="navelem"><a class="el" href="dir_9dc4d255e566c48428ae1788dff8c9e9.xhtml">x4m0x_s70</a></li><li class="navelem"><a class="el" href="dir_75c70effab526b28e035b6c6a3220eb7.xhtml">libraries</a></li><li class="navelem"><a class="el" href="dir_a75a6fe80fd9120ba7dd67a0b33a7bc9.xhtml">libchip</a></li><li class="navelem"><a class="el" href="dir_66d505d01f5149f3674faaa78d4997d4.xhtml">include</a></li><li class="navelem"><a class="el" href="dir_0d89778b8b998febf86480dc70bc2ffa.xhtml">samv71</a></li><li class="navelem"><a class="el" href="dir_d22541a70a8d2d4e4b4c043ec4961df3.xhtml">instance</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">instance_tc0.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="samv71_2instance_2instance__tc0_8h.xhtml">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/* ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">/*                  Atmel Microcontroller Software Support                      */</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">/*                       SAM Software Package License                           */</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">/* ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">/* Copyright (c) 2015, Atmel Corporation                                        */</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">/*                                                                              */</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">/* All rights reserved.                                                         */</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">/*                                                                              */</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">/* Redistribution and use in source and binary forms, with or without           */</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">/* modification, are permitted provided that the following condition is met:    */</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">/*                                                                              */</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">/* - Redistributions of source code must retain the above copyright notice,     */</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">/* this list of conditions and the disclaimer below.                            */</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">/*                                                                              */</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">/* Atmel&#39;s name may not be used to endorse or promote products derived from     */</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">/* this software without specific prior written permission.                     */</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">/*                                                                              */</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">/* DISCLAIMER:  THIS SOFTWARE IS PROVIDED BY ATMEL &quot;AS IS&quot; AND ANY EXPRESS OR   */</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">/* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF */</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">/* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE   */</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">/* DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT,      */</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">/* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT */</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">/* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,  */</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">/* OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF    */</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">/* LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING         */</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">/* NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, */</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">/* EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.                           */</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">/* ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#ifndef _SAMV71_TC0_INSTANCE_</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#define _SAMV71_TC0_INSTANCE_</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">/* ========== Register definition for TC0 peripheral ========== */</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#if (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">  #define REG_TC0_CCR0                   (0x4000C000U) </span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">  #define REG_TC0_CMR0                   (0x4000C004U) </span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">  #define REG_TC0_SMMR0                  (0x4000C008U) </span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">  #define REG_TC0_RAB0                   (0x4000C00CU) </span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">  #define REG_TC0_CV0                    (0x4000C010U) </span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">  #define REG_TC0_RA0                    (0x4000C014U) </span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">  #define REG_TC0_RB0                    (0x4000C018U) </span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">  #define REG_TC0_RC0                    (0x4000C01CU) </span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">  #define REG_TC0_SR0                    (0x4000C020U) </span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">  #define REG_TC0_IER0                   (0x4000C024U) </span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">  #define REG_TC0_IDR0                   (0x4000C028U) </span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">  #define REG_TC0_IMR0                   (0x4000C02CU) </span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">  #define REG_TC0_EMR0                   (0x4000C030U) </span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">  #define REG_TC0_CCR1                   (0x4000C040U) </span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">  #define REG_TC0_CMR1                   (0x4000C044U) </span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">  #define REG_TC0_SMMR1                  (0x4000C048U) </span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">  #define REG_TC0_RAB1                   (0x4000C04CU) </span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">  #define REG_TC0_CV1                    (0x4000C050U) </span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">  #define REG_TC0_RA1                    (0x4000C054U) </span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">  #define REG_TC0_RB1                    (0x4000C058U) </span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">  #define REG_TC0_RC1                    (0x4000C05CU) </span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">  #define REG_TC0_SR1                    (0x4000C060U) </span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">  #define REG_TC0_IER1                   (0x4000C064U) </span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">  #define REG_TC0_IDR1                   (0x4000C068U) </span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">  #define REG_TC0_IMR1                   (0x4000C06CU) </span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">  #define REG_TC0_EMR1                   (0x4000C070U) </span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">  #define REG_TC0_CCR2                   (0x4000C080U) </span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">  #define REG_TC0_CMR2                   (0x4000C084U) </span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">  #define REG_TC0_SMMR2                  (0x4000C088U) </span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">  #define REG_TC0_RAB2                   (0x4000C08CU) </span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">  #define REG_TC0_CV2                    (0x4000C090U) </span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">  #define REG_TC0_RA2                    (0x4000C094U) </span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">  #define REG_TC0_RB2                    (0x4000C098U) </span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">  #define REG_TC0_RC2                    (0x4000C09CU) </span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">  #define REG_TC0_SR2                    (0x4000C0A0U) </span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">  #define REG_TC0_IER2                   (0x4000C0A4U) </span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">  #define REG_TC0_IDR2                   (0x4000C0A8U) </span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">  #define REG_TC0_IMR2                   (0x4000C0ACU) </span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">  #define REG_TC0_EMR2                   (0x4000C0B0U) </span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">  #define REG_TC0_BCR                    (0x4000C0C0U) </span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">  #define REG_TC0_BMR                    (0x4000C0C4U) </span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">  #define REG_TC0_QIER                   (0x4000C0C8U) </span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">  #define REG_TC0_QIDR                   (0x4000C0CCU) </span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor">  #define REG_TC0_QIMR                   (0x4000C0D0U) </span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor">  #define REG_TC0_QISR                   (0x4000C0D4U) </span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">  #define REG_TC0_FMR                    (0x4000C0D8U) </span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">  #define REG_TC0_WPMR                   (0x4000C0E4U) </span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">  #define REG_TC0_VER                    (0x4000C0FCU) </span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="samv71_2instance_2instance__tc0_8h.xhtml#afd77da2a7fe53873029d604f2bce750f">   84</a></span>&#160;<span class="preprocessor">  #define REG_TC0_CCR0  (*(__O  uint32_t*)0x4000C000U) </span></div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="samv71_2instance_2instance__tc0_8h.xhtml#a6097c49c51989e4006fea9db06c77d43">   85</a></span>&#160;<span class="preprocessor">  #define REG_TC0_CMR0  (*(__IO uint32_t*)0x4000C004U) </span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="samv71_2instance_2instance__tc0_8h.xhtml#aff547360bdb413f6448c20bb17e29a72">   86</a></span>&#160;<span class="preprocessor">  #define REG_TC0_SMMR0 (*(__IO uint32_t*)0x4000C008U) </span></div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="samv71_2instance_2instance__tc0_8h.xhtml#aebc9954e248e9c816a46981c1a9edbc7">   87</a></span>&#160;<span class="preprocessor">  #define REG_TC0_RAB0  (*(__I  uint32_t*)0x4000C00CU) </span></div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="samv71_2instance_2instance__tc0_8h.xhtml#aba93fe0a91746d0ec97e6c1679d301ae">   88</a></span>&#160;<span class="preprocessor">  #define REG_TC0_CV0   (*(__I  uint32_t*)0x4000C010U) </span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="samv71_2instance_2instance__tc0_8h.xhtml#afd0383e08e1f5bc43aa4552caf14fb6d">   89</a></span>&#160;<span class="preprocessor">  #define REG_TC0_RA0   (*(__IO uint32_t*)0x4000C014U) </span></div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="samv71_2instance_2instance__tc0_8h.xhtml#a2e91f2a08eeec3c0c50925efb9f36287">   90</a></span>&#160;<span class="preprocessor">  #define REG_TC0_RB0   (*(__IO uint32_t*)0x4000C018U) </span></div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="samv71_2instance_2instance__tc0_8h.xhtml#ad705c1a1bd6a595d6499e018b32d5872">   91</a></span>&#160;<span class="preprocessor">  #define REG_TC0_RC0   (*(__IO uint32_t*)0x4000C01CU) </span></div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="samv71_2instance_2instance__tc0_8h.xhtml#a3525b72ad9cd473c4ad5284755af937a">   92</a></span>&#160;<span class="preprocessor">  #define REG_TC0_SR0   (*(__I  uint32_t*)0x4000C020U) </span></div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="samv71_2instance_2instance__tc0_8h.xhtml#a87df9a1ef7999299d3447e7d47db2840">   93</a></span>&#160;<span class="preprocessor">  #define REG_TC0_IER0  (*(__O  uint32_t*)0x4000C024U) </span></div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="samv71_2instance_2instance__tc0_8h.xhtml#a4b658605e9b79b26189054daecf64d34">   94</a></span>&#160;<span class="preprocessor">  #define REG_TC0_IDR0  (*(__O  uint32_t*)0x4000C028U) </span></div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="samv71_2instance_2instance__tc0_8h.xhtml#a32c790cdec966a9844b6812eb5e4a70d">   95</a></span>&#160;<span class="preprocessor">  #define REG_TC0_IMR0  (*(__I  uint32_t*)0x4000C02CU) </span></div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="samv71_2instance_2instance__tc0_8h.xhtml#ab9746992827703e394042d6cebf98897">   96</a></span>&#160;<span class="preprocessor">  #define REG_TC0_EMR0  (*(__IO uint32_t*)0x4000C030U) </span></div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="samv71_2instance_2instance__tc0_8h.xhtml#a570541fc30f4a018a21c43b635f25aed">   97</a></span>&#160;<span class="preprocessor">  #define REG_TC0_CCR1  (*(__O  uint32_t*)0x4000C040U) </span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="samv71_2instance_2instance__tc0_8h.xhtml#a90c7936ccd72c85a08b753e5933f7371">   98</a></span>&#160;<span class="preprocessor">  #define REG_TC0_CMR1  (*(__IO uint32_t*)0x4000C044U) </span></div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="samv71_2instance_2instance__tc0_8h.xhtml#a6dba3854aab3e8b393c5fe1eff5a67bd">   99</a></span>&#160;<span class="preprocessor">  #define REG_TC0_SMMR1 (*(__IO uint32_t*)0x4000C048U) </span></div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="samv71_2instance_2instance__tc0_8h.xhtml#a779a8bf15a4b0b4b61da7bb0b9e8990a">  100</a></span>&#160;<span class="preprocessor">  #define REG_TC0_RAB1  (*(__I  uint32_t*)0x4000C04CU) </span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="samv71_2instance_2instance__tc0_8h.xhtml#a2ba2a9ac7c0692e915bf376caf4d8df0">  101</a></span>&#160;<span class="preprocessor">  #define REG_TC0_CV1   (*(__I  uint32_t*)0x4000C050U) </span></div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="samv71_2instance_2instance__tc0_8h.xhtml#abd01690a3873f91858f3383753bddd3a">  102</a></span>&#160;<span class="preprocessor">  #define REG_TC0_RA1   (*(__IO uint32_t*)0x4000C054U) </span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="samv71_2instance_2instance__tc0_8h.xhtml#a5074b14e0bb997bb4461cb1af7137137">  103</a></span>&#160;<span class="preprocessor">  #define REG_TC0_RB1   (*(__IO uint32_t*)0x4000C058U) </span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="samv71_2instance_2instance__tc0_8h.xhtml#a1553cce384fdcc7c77807dc08190f3a0">  104</a></span>&#160;<span class="preprocessor">  #define REG_TC0_RC1   (*(__IO uint32_t*)0x4000C05CU) </span></div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="samv71_2instance_2instance__tc0_8h.xhtml#ab30834e48b04d22ce3572c8ffd64ab58">  105</a></span>&#160;<span class="preprocessor">  #define REG_TC0_SR1   (*(__I  uint32_t*)0x4000C060U) </span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="samv71_2instance_2instance__tc0_8h.xhtml#acbfe2cf8ce8b47ee0878f08c39407d89">  106</a></span>&#160;<span class="preprocessor">  #define REG_TC0_IER1  (*(__O  uint32_t*)0x4000C064U) </span></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="samv71_2instance_2instance__tc0_8h.xhtml#a9ff1121136dbff5ad2183eee1962c59f">  107</a></span>&#160;<span class="preprocessor">  #define REG_TC0_IDR1  (*(__O  uint32_t*)0x4000C068U) </span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="samv71_2instance_2instance__tc0_8h.xhtml#a10a5a1a6ab961618f78bf6310efebc56">  108</a></span>&#160;<span class="preprocessor">  #define REG_TC0_IMR1  (*(__I  uint32_t*)0x4000C06CU) </span></div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="samv71_2instance_2instance__tc0_8h.xhtml#aa021fc1f7ba0ad5a789178d991b94aac">  109</a></span>&#160;<span class="preprocessor">  #define REG_TC0_EMR1  (*(__IO uint32_t*)0x4000C070U) </span></div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="samv71_2instance_2instance__tc0_8h.xhtml#a20ac375d4bbd9ccbd7dfba8b92e8abf3">  110</a></span>&#160;<span class="preprocessor">  #define REG_TC0_CCR2  (*(__O  uint32_t*)0x4000C080U) </span></div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="samv71_2instance_2instance__tc0_8h.xhtml#a395faad4889d75ac19567ecbea27b99b">  111</a></span>&#160;<span class="preprocessor">  #define REG_TC0_CMR2  (*(__IO uint32_t*)0x4000C084U) </span></div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="samv71_2instance_2instance__tc0_8h.xhtml#a2cca920e670c39a8cce9cfffacbe4d4b">  112</a></span>&#160;<span class="preprocessor">  #define REG_TC0_SMMR2 (*(__IO uint32_t*)0x4000C088U) </span></div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="samv71_2instance_2instance__tc0_8h.xhtml#ab8f2f913e7a2e446a1423fe4811b976c">  113</a></span>&#160;<span class="preprocessor">  #define REG_TC0_RAB2  (*(__I  uint32_t*)0x4000C08CU) </span></div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="samv71_2instance_2instance__tc0_8h.xhtml#a23bd9b928da08edc64a5525eb350730a">  114</a></span>&#160;<span class="preprocessor">  #define REG_TC0_CV2   (*(__I  uint32_t*)0x4000C090U) </span></div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="samv71_2instance_2instance__tc0_8h.xhtml#a469cbc924a77485694872c178b8c32c3">  115</a></span>&#160;<span class="preprocessor">  #define REG_TC0_RA2   (*(__IO uint32_t*)0x4000C094U) </span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="samv71_2instance_2instance__tc0_8h.xhtml#ab78067296969a5d0d7c02cf287873890">  116</a></span>&#160;<span class="preprocessor">  #define REG_TC0_RB2   (*(__IO uint32_t*)0x4000C098U) </span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="samv71_2instance_2instance__tc0_8h.xhtml#a3abfcdfcc1430b84a83dd3b57cb91040">  117</a></span>&#160;<span class="preprocessor">  #define REG_TC0_RC2   (*(__IO uint32_t*)0x4000C09CU) </span></div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="samv71_2instance_2instance__tc0_8h.xhtml#a1556c20cf09830000cd9efca327850bf">  118</a></span>&#160;<span class="preprocessor">  #define REG_TC0_SR2   (*(__I  uint32_t*)0x4000C0A0U) </span></div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="samv71_2instance_2instance__tc0_8h.xhtml#a77a933171746e6d262f68b559379619a">  119</a></span>&#160;<span class="preprocessor">  #define REG_TC0_IER2  (*(__O  uint32_t*)0x4000C0A4U) </span></div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="samv71_2instance_2instance__tc0_8h.xhtml#a2f779a5cd4b66111d5b096438173a3d0">  120</a></span>&#160;<span class="preprocessor">  #define REG_TC0_IDR2  (*(__O  uint32_t*)0x4000C0A8U) </span></div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="samv71_2instance_2instance__tc0_8h.xhtml#a75f2d365547ede943662ed5a001cede3">  121</a></span>&#160;<span class="preprocessor">  #define REG_TC0_IMR2  (*(__I  uint32_t*)0x4000C0ACU) </span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="samv71_2instance_2instance__tc0_8h.xhtml#a69fcb4ca2c7b992697485a791c434a79">  122</a></span>&#160;<span class="preprocessor">  #define REG_TC0_EMR2  (*(__IO uint32_t*)0x4000C0B0U) </span></div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="samv71_2instance_2instance__tc0_8h.xhtml#af096caa1d4bec9dbcd766f11cf6c0e8b">  123</a></span>&#160;<span class="preprocessor">  #define REG_TC0_BCR   (*(__O  uint32_t*)0x4000C0C0U) </span></div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="samv71_2instance_2instance__tc0_8h.xhtml#a3fb353a6df3727703a168f2dbca0f58a">  124</a></span>&#160;<span class="preprocessor">  #define REG_TC0_BMR   (*(__IO uint32_t*)0x4000C0C4U) </span></div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="samv71_2instance_2instance__tc0_8h.xhtml#ab1482a6684e5b8530e81b1499ad1b2af">  125</a></span>&#160;<span class="preprocessor">  #define REG_TC0_QIER  (*(__O  uint32_t*)0x4000C0C8U) </span></div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="samv71_2instance_2instance__tc0_8h.xhtml#ade4323ff3d675a18d5615b89174b9b1c">  126</a></span>&#160;<span class="preprocessor">  #define REG_TC0_QIDR  (*(__O  uint32_t*)0x4000C0CCU) </span></div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="samv71_2instance_2instance__tc0_8h.xhtml#a17f9786b735b3ff7264846b0e39af535">  127</a></span>&#160;<span class="preprocessor">  #define REG_TC0_QIMR  (*(__I  uint32_t*)0x4000C0D0U) </span></div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="samv71_2instance_2instance__tc0_8h.xhtml#a0c77fd250529ce211a9fb42e99dcea36">  128</a></span>&#160;<span class="preprocessor">  #define REG_TC0_QISR  (*(__I  uint32_t*)0x4000C0D4U) </span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="samv71_2instance_2instance__tc0_8h.xhtml#ae4c25a74458622a09c16a172769fd301">  129</a></span>&#160;<span class="preprocessor">  #define REG_TC0_FMR   (*(__IO uint32_t*)0x4000C0D8U) </span></div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="samv71_2instance_2instance__tc0_8h.xhtml#a6c2c432a4595a3c53a8c8f8003bf50cd">  130</a></span>&#160;<span class="preprocessor">  #define REG_TC0_WPMR  (*(__IO uint32_t*)0x4000C0E4U) </span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="samv71_2instance_2instance__tc0_8h.xhtml#a920429f0ad917410cf0d6c32719568de">  131</a></span>&#160;<span class="preprocessor">  #define REG_TC0_VER   (*(__I  uint32_t*)0x4000C0FCU) </span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* _SAMV71_TC0_INSTANCE_ */</span><span class="preprocessor"></span></div></div><!-- fragment --></div><!-- contents -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<hr class="footer"/>
 <address class="footer">
 Copyright &copy; 2016 Novelda AS - <a href="http://www.xethru.com">www.xehtru.com</a><br />
 <small>
  Generated by &#160;<a href="http://www.doxygen.org/index.html">
  <img class="footer" src="doxygen.png" alt="doxygen"/>
  </a> 1.8.12
 </small>
 </address>
</body>
</html>
