# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../../../../../../Downloads/CS 21 Lab 10 SystemVerilog Files/alu.sv" \
"../../../../CS21_Lab10_voltin.srcs/sources_1/new/alu_testbench.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
