// Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
// Date        : Sun Dec 10 20:12:53 2017
// Host        : LAPTOP-BBTT6KDL running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode synth_stub -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ calculator_12_decimal_counter_0_0_stub.v
// Design      : calculator_12_decimal_counter_0_0
// Purpose     : Stub declaration of top-level module interface
// Device      : xc7a35tcpg236-1
// --------------------------------------------------------------------------------

// This empty module with port declaration file causes synthesis tools to infer a black box for IP.
// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion.
// Please paste the declaration into a Verilog source file or add the file as an additional source.
(* X_CORE_INFO = "decimal_counter,Vivado 2017.2" *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix(CP1_n, CP2_n, R0_1, R0_2, R9_1, R9_2, Qa, Qb, Qc, Qd)
/* synthesis syn_black_box black_box_pad_pin="CP1_n,CP2_n,R0_1,R0_2,R9_1,R9_2,Qa,Qb,Qc,Qd" */;
  input CP1_n;
  input CP2_n;
  input R0_1;
  input R0_2;
  input R9_1;
  input R9_2;
  output Qa;
  output Qb;
  output Qc;
  output Qd;
endmodule
