// Seed: 956023041
module module_0;
  wire id_1;
  wire id_2;
endmodule
module module_1 (
    id_1
);
  output wire id_1;
  wire id_2 = id_2;
  module_0();
endmodule
module module_2 (
    input tri0 id_0,
    output wand id_1,
    output tri0 id_2,
    output wor id_3,
    input wire id_4,
    output supply0 id_5,
    input wand id_6,
    output uwire id_7,
    input wand id_8,
    output supply0 id_9,
    input supply0 id_10,
    input supply0 id_11,
    output supply1 id_12,
    input tri1 id_13,
    output tri id_14
    , id_20,
    output wor id_15,
    output uwire id_16,
    input tri id_17,
    input uwire id_18
    , id_21
);
  assign id_2 = 1'b0;
  module_0();
endmodule
