

================================================================
== Vivado HLS Report for 'mixer'
================================================================
* Date:           Sat Oct  5 07:11:45 2019

* Version:        2019.1.3 (Build 2642998 on Wed Sep 04 10:25:22 MDT 2019)
* Project:        duc_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   2.71|     2.519|        0.34|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    6|    1|    6|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 7 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.41>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%Din_read = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %Din) nounwind" [mixer.c:22]   --->   Operation 8 'read' 'Din_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%freq_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %freq) nounwind" [mixer.c:22]   --->   Operation 9 'read' 'freq_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i_1_load = load i3* @i_1, align 1" [mixer.c:37]   --->   Operation 10 'load' 'i_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.71ns)   --->   "%inc = add i3 %i_1_load, 1" [mixer.c:37]   --->   Operation 11 'add' 'inc' <Predicate = true> <Delay = 0.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_3 = call i2 @_ssdm_op_PartSelect.i2.i3.i32.i32(i3 %i_1_load, i32 1, i32 2)" [mixer.c:38]   --->   Operation 12 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.39ns)   --->   "%valid_in = icmp eq i2 %tmp_3, 0" [mixer.c:38]   --->   Operation 13 'icmp' 'valid_in' <Predicate = true> <Delay = 0.39> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%init_1_load = load i1* @init_1, align 1" [mixer.c:39]   --->   Operation 14 'load' 'init_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.29ns)   --->   "%freq_dds = select i1 %init_1_load, i16 0, i16 %freq_read" [mixer.c:39]   --->   Operation 15 'select' 'freq_dds' <Predicate = true> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%ch_1_load = load i1* @ch_1, align 1" [mixer.c:45]   --->   Operation 16 'load' 'ch_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.14ns)   --->   "%and_ln45 = and i1 %ch_1_load, %valid_in" [mixer.c:45]   --->   Operation 17 'and' 'and_ln45' <Predicate = true> <Delay = 0.14> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%index_load = load i4* @index, align 1" [mixer.c:46]   --->   Operation 18 'load' 'index_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "br i1 %and_ln45, label %1, label %2" [mixer.c:45]   --->   Operation 19 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "br i1 %valid_in, label %3, label %._crit_edge" [mixer.c:48]   --->   Operation 20 'br' <Predicate = (!and_ln45)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%acc_load = load i16* @acc, align 2" [dds.c:12->mixer.c:49]   --->   Operation 21 'load' 'acc_load' <Predicate = (!and_ln45 & valid_in)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.12ns)   --->   "%add_ln12 = add i16 %acc_load, %freq_dds" [dds.c:12->mixer.c:49]   --->   Operation 22 'add' 'add_ln12' <Predicate = (!and_ln45 & valid_in)> <Delay = 1.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "store i16 %add_ln12, i16* @acc, align 2" [dds.c:12->mixer.c:49]   --->   Operation 23 'store' <Predicate = (!and_ln45 & valid_in)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%phase1 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %add_ln12, i32 11, i32 15)" [dds.c:24->mixer.c:49]   --->   Operation 24 'partselect' 'phase1' <Predicate = (!and_ln45 & valid_in)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i4 %index_load to i64" [mixer.c:46]   --->   Operation 25 'zext' 'zext_ln46' <Predicate = (and_ln45)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%DI_cache_addr = getelementptr inbounds [16 x i18]* @DI_cache, i64 0, i64 %zext_ln46" [mixer.c:46]   --->   Operation 26 'getelementptr' 'DI_cache_addr' <Predicate = (and_ln45)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.73ns)   --->   "store i18 %Din_read, i18* %DI_cache_addr, align 4" [mixer.c:46]   --->   Operation 27 'store' <Predicate = (and_ln45)> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 16> <RAM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "br label %5" [mixer.c:47]   --->   Operation 28 'br' <Predicate = (and_ln45)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.12>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i5 %phase1 to i64" [dds.c:26->mixer.c:49]   --->   Operation 29 'zext' 'zext_ln26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%dds_table_addr = getelementptr inbounds [32 x i16]* @dds_table, i64 0, i64 %zext_ln26" [dds.c:26->mixer.c:49]   --->   Operation 30 'getelementptr' 'dds_table_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [2/2] (1.29ns)   --->   "%sine = load i16* %dds_table_addr, align 2" [dds.c:26->mixer.c:49]   --->   Operation 31 'load' 'sine' <Predicate = true> <Delay = 1.29> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_2 : Operation 32 [1/1] (0.82ns)   --->   "%phase2 = sub i5 8, %phase1" [dds.c:32->mixer.c:49]   --->   Operation 32 'sub' 'phase2' <Predicate = true> <Delay = 0.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i5 %phase2 to i64" [dds.c:33->mixer.c:49]   --->   Operation 33 'zext' 'zext_ln33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%dds_table_addr_1 = getelementptr inbounds [32 x i16]* @dds_table, i64 0, i64 %zext_ln33" [dds.c:33->mixer.c:49]   --->   Operation 34 'getelementptr' 'dds_table_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [2/2] (1.29ns)   --->   "%cosine = load i16* %dds_table_addr_1, align 2" [dds.c:33->mixer.c:49]   --->   Operation 35 'load' 'cosine' <Predicate = true> <Delay = 1.29> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>

State 3 <SV = 2> <Delay = 1.29>
ST_3 : Operation 36 [1/2] (1.29ns)   --->   "%sine = load i16* %dds_table_addr, align 2" [dds.c:26->mixer.c:49]   --->   Operation 36 'load' 'sine' <Predicate = true> <Delay = 1.29> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_3 : Operation 37 [1/2] (1.29ns)   --->   "%cosine = load i16* %dds_table_addr_1, align 2" [dds.c:33->mixer.c:49]   --->   Operation 37 'load' 'cosine' <Predicate = true> <Delay = 1.29> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>

State 4 <SV = 3> <Delay = 2.51>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i4 %index_load to i64" [mixer.c:50]   --->   Operation 38 'zext' 'zext_ln50' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%DI_cache_addr_1 = getelementptr inbounds [16 x i18]* @DI_cache, i64 0, i64 %zext_ln50" [mixer.c:50]   --->   Operation 39 'getelementptr' 'DI_cache_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [2/2] (0.73ns)   --->   "%Din_re = load i18* %DI_cache_addr_1, align 4" [mixer.c:50]   --->   Operation 40 'load' 'Din_re' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 16> <RAM>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln7 = sext i16 %sine to i17" [mixer.c:7->mixer.c:58]   --->   Operation 41 'sext' 'sext_ln7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln7_1 = sext i16 %cosine to i17" [mixer.c:7->mixer.c:58]   --->   Operation 42 'sext' 'sext_ln7_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns) (grouped into DSP with root node mul_ln4)   --->   "%tmp_4 = sub i17 %sext_ln7, %sext_ln7_1" [mixer.c:7->mixer.c:58]   --->   Operation 43 'sub' 'tmp_4' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 1> <II = 1> <Delay = 2.20> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln4 = sext i18 %Din_read to i32" [mixer.c:4->mixer.c:59]   --->   Operation 44 'sext' 'sext_ln4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns) (grouped into DSP with root node mul_ln4)   --->   "%sext_ln4_1 = sext i17 %tmp_4 to i32" [mixer.c:4->mixer.c:59]   --->   Operation 45 'sext' 'sext_ln4_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [2/2] (2.51ns) (root node of the DSP)   --->   "%mul_ln4 = mul i32 %sext_ln4_1, %sext_ln4" [mixer.c:4->mixer.c:59]   --->   Operation 46 'mul' 'mul_ln4' <Predicate = true> <Delay = 2.51> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 1> <II = 1> <Delay = 2.20> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 2.14>
ST_5 : Operation 47 [1/2] (0.73ns)   --->   "%Din_re = load i18* %DI_cache_addr_1, align 4" [mixer.c:50]   --->   Operation 47 'load' 'Din_re' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 16> <RAM>
ST_5 : Operation 48 [1/2] (0.00ns) (root node of the DSP)   --->   "%mul_ln4 = mul i32 %sext_ln4_1, %sext_ln4" [mixer.c:4->mixer.c:59]   --->   Operation 48 'mul' 'mul_ln4' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 1> <II = 1> <Delay = 2.20> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln7_2 = sext i18 %Din_re to i19" [mixer.c:7->mixer.c:59]   --->   Operation 49 'sext' 'sext_ln7_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln7_3 = sext i18 %Din_read to i19" [mixer.c:7->mixer.c:59]   --->   Operation 50 'sext' 'sext_ln7_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns) (grouped into DSP with root node add_ln59)   --->   "%tmp = sub i19 %sext_ln7_2, %sext_ln7_3" [mixer.c:7->mixer.c:59]   --->   Operation 51 'sub' 'tmp' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 1> <II = 1> <Delay = 2.20> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln7_4 = sext i16 %sine to i32" [mac.c:7->mixer.c:8->mixer.c:59]   --->   Operation 52 'sext' 'sext_ln7_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns) (grouped into DSP with root node add_ln59)   --->   "%sext_ln7_5 = sext i19 %tmp to i32" [mac.c:7->mixer.c:8->mixer.c:59]   --->   Operation 53 'sext' 'sext_ln7_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [2/2] (1.41ns) (grouped into DSP with root node add_ln59)   --->   "%m = mul i32 %sext_ln7_5, %sext_ln7_4" [mac.c:7->mixer.c:8->mixer.c:59]   --->   Operation 54 'mul' 'm' <Predicate = true> <Delay = 1.41> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 1> <II = 1> <Delay = 2.20> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 55 [1/1] (0.00ns) (grouped into DSP with root node add_ln60)   --->   "%tmp_5 = add i19 %sext_ln7_2, %sext_ln7_3" [mixer.c:16->mixer.c:60]   --->   Operation 55 'add' 'tmp_5' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 1> <II = 1> <Delay = 2.20> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln18 = sext i16 %cosine to i32" [mixer.c:18->mixer.c:60]   --->   Operation 56 'sext' 'sext_ln18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns) (grouped into DSP with root node add_ln60)   --->   "%sext_ln18_1 = sext i19 %tmp_5 to i32" [mixer.c:18->mixer.c:60]   --->   Operation 57 'sext' 'sext_ln18_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [2/2] (1.41ns) (grouped into DSP with root node add_ln60)   --->   "%mul_ln18 = mul i32 %sext_ln18_1, %sext_ln18" [mixer.c:18->mixer.c:60]   --->   Operation 58 'mul' 'mul_ln18' <Predicate = true> <Delay = 1.41> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 1> <II = 1> <Delay = 2.20> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 2.20>
ST_6 : Operation 59 [1/2] (0.00ns) (grouped into DSP with root node add_ln59)   --->   "%m = mul i32 %sext_ln7_5, %sext_ln7_4" [mac.c:7->mixer.c:8->mixer.c:59]   --->   Operation 59 'mul' 'm' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 1> <II = 1> <Delay = 2.20> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 60 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln59 = add i32 %m, %mul_ln4" [mixer.c:59]   --->   Operation 60 'add' 'add_ln59' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 1> <II = 1> <Delay = 2.20> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 61 [1/2] (0.00ns) (grouped into DSP with root node add_ln60)   --->   "%mul_ln18 = mul i32 %sext_ln18_1, %sext_ln18" [mixer.c:18->mixer.c:60]   --->   Operation 61 'mul' 'mul_ln18' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 1> <II = 1> <Delay = 2.20> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 62 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60 = add i32 %mul_ln18, %mul_ln4" [mixer.c:60]   --->   Operation 62 'add' 'add_ln60' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 1> <II = 1> <Delay = 2.20> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 0.90>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %add_ln59, i32 14, i32 31)" [mixer.c:59]   --->   Operation 63 'partselect' 'trunc_ln' <Predicate = (!and_ln45 & valid_in)> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i18P(i18* %Dout_I, i18 %trunc_ln) nounwind" [mixer.c:59]   --->   Operation 64 'write' <Predicate = (!and_ln45 & valid_in)> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln1 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %add_ln60, i32 14, i32 31)" [mixer.c:60]   --->   Operation 65 'partselect' 'trunc_ln1' <Predicate = (!and_ln45 & valid_in)> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i18P(i18* %Dout_Q, i18 %trunc_ln1) nounwind" [mixer.c:60]   --->   Operation 66 'write' <Predicate = (!and_ln45 & valid_in)> <Delay = 0.00>
ST_7 : Operation 67 [1/1] (0.72ns)   --->   "%icmp_ln62 = icmp eq i4 %index_load, -1" [mixer.c:62]   --->   Operation 67 'icmp' 'icmp_ln62' <Predicate = (!and_ln45 & valid_in)> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "br i1 %icmp_ln62, label %4, label %._crit_edge2" [mixer.c:62]   --->   Operation 68 'br' <Predicate = (!and_ln45 & valid_in)> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "store i1 false, i1* @init_1, align 1" [mixer.c:64]   --->   Operation 69 'store' <Predicate = (!and_ln45 & valid_in & icmp_ln62)> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "br label %._crit_edge2" [mixer.c:65]   --->   Operation 70 'br' <Predicate = (!and_ln45 & valid_in & icmp_ln62)> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "br label %._crit_edge" [mixer.c:66]   --->   Operation 71 'br' <Predicate = (!and_ln45 & valid_in)> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "br label %5"   --->   Operation 72 'br' <Predicate = (!and_ln45)> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.72ns)   --->   "%icmp_ln68 = icmp eq i4 %index_load, -1" [mixer.c:68]   --->   Operation 73 'icmp' 'icmp_ln68' <Predicate = true> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "br i1 %icmp_ln68, label %6, label %._crit_edge3" [mixer.c:68]   --->   Operation 74 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.14ns)   --->   "%xor_ln68 = xor i1 %ch_1_load, true" [mixer.c:68]   --->   Operation 75 'xor' 'xor_ln68' <Predicate = (icmp_ln68)> <Delay = 0.14> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "store i1 %xor_ln68, i1* @ch_1, align 1" [mixer.c:68]   --->   Operation 76 'store' <Predicate = (icmp_ln68)> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "br label %._crit_edge3" [mixer.c:68]   --->   Operation 77 'br' <Predicate = (icmp_ln68)> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "br i1 %valid_in, label %7, label %._crit_edge4" [mixer.c:69]   --->   Operation 78 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.80ns)   --->   "%add_ln69 = add i4 %index_load, 1" [mixer.c:69]   --->   Operation 79 'add' 'add_ln69' <Predicate = (valid_in)> <Delay = 0.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "store i4 %add_ln69, i4* @index, align 1" [mixer.c:69]   --->   Operation 80 'store' <Predicate = (valid_in)> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "br label %._crit_edge4" [mixer.c:69]   --->   Operation 81 'br' <Predicate = (valid_in)> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.56ns)   --->   "%icmp_ln70 = icmp eq i3 %i_1_load, -3" [mixer.c:70]   --->   Operation 82 'icmp' 'icmp_ln70' <Predicate = true> <Delay = 0.56> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 83 [1/1] (0.34ns)   --->   "%inc_1 = select i1 %icmp_ln70, i3 0, i3 %inc" [mixer.c:70]   --->   Operation 83 'select' 'inc_1' <Predicate = true> <Delay = 0.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "store i3 %inc_1, i3* @i_1, align 1" [mixer.c:70]   --->   Operation 84 'store' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "ret void" [mixer.c:71]   --->   Operation 85 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 2.71ns, clock uncertainty: 0.339ns.

 <State 1>: 1.42ns
The critical path consists of the following:
	wire read on port 'freq' (mixer.c:22) [13]  (0 ns)
	'select' operation ('freq', mixer.c:39) [19]  (0.294 ns)
	'add' operation ('add_ln12', dds.c:12->mixer.c:49) [28]  (1.12 ns)

 <State 2>: 2.12ns
The critical path consists of the following:
	'sub' operation ('phase2', dds.c:32->mixer.c:49) [34]  (0.825 ns)
	'getelementptr' operation ('dds_table_addr_1', dds.c:33->mixer.c:49) [36]  (0 ns)
	'load' operation ('cosine', dds.c:33->mixer.c:49) on array 'dds_table' [37]  (1.3 ns)

 <State 3>: 1.3ns
The critical path consists of the following:
	'load' operation ('sine', dds.c:26->mixer.c:49) on array 'dds_table' [33]  (1.3 ns)

 <State 4>: 2.52ns
The critical path consists of the following:
	'sub' operation of DSP[46] ('tmp', mixer.c:7->mixer.c:58) [43]  (0 ns)
	'mul' operation of DSP[46] ('mul_ln4', mixer.c:4->mixer.c:59) [46]  (2.52 ns)

 <State 5>: 2.14ns
The critical path consists of the following:
	'load' operation ('Din_re', mixer.c:50) on array 'DI_cache' [40]  (0.73 ns)
	'sub' operation of DSP[53] ('tmp', mixer.c:7->mixer.c:59) [49]  (0 ns)
	'mul' operation of DSP[53] ('m', mac.c:7->mixer.c:8->mixer.c:59) [52]  (1.41 ns)

 <State 6>: 2.21ns
The critical path consists of the following:
	'mul' operation of DSP[53] ('m', mac.c:7->mixer.c:8->mixer.c:59) [52]  (0 ns)
	'add' operation of DSP[53] ('add_ln59', mixer.c:59) [53]  (2.21 ns)

 <State 7>: 0.906ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln70', mixer.c:70) [91]  (0.561 ns)
	'select' operation ('inc', mixer.c:70) [92]  (0.345 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
