static inline T_1 int F_1 ( struct V_1 * V_2 )\r\n{\r\nint V_3 = 0 ;\r\nif ( F_2 () && ! F_3 ( V_2 ) ) {\r\nF_4 () ;\r\nif ( F_5 () && F_6 ( V_2 , 0 ) )\r\nV_3 = 1 ;\r\nF_7 () ;\r\n}\r\nreturn V_3 ;\r\n}\r\nstatic void T_1 F_8 ( unsigned long V_4 ,\r\nstruct V_5 * V_6 ,\r\nstruct V_1 * V_2 )\r\n{\r\nif ( ( unsigned long ) V_4 < V_7 ) {\r\nF_9 ( V_8 L_1\r\nL_2 ) ;\r\n} else {\r\nF_9 ( V_8 L_3\r\nL_4 , ( unsigned long ) V_4 ) ;\r\n}\r\nF_9 ( V_8 L_5 ,\r\n( V_6 -> V_9 ?\r\nF_10 ( V_6 -> V_9 -> V_10 ) :\r\nF_10 ( V_6 -> V_11 -> V_10 ) ) ) ;\r\nF_9 ( V_8 L_6 ,\r\n( V_6 -> V_9 ? ( unsigned long ) V_6 -> V_9 -> V_12 :\r\n( unsigned long ) V_6 -> V_11 -> V_12 ) ) ;\r\nF_11 ( L_7 , V_2 ) ;\r\n}\r\nstatic void T_1 F_12 ( struct V_1 * V_2 , unsigned long V_13 )\r\n{\r\nF_9 ( V_14 L_8 ,\r\nV_2 -> V_15 ) ;\r\nF_9 ( V_14 L_9 , V_2 -> V_16 [ 15 ] ) ;\r\nF_9 ( L_10 , ( void * ) V_2 -> V_16 [ 15 ] ) ;\r\nF_9 ( V_14 L_11 , V_13 ) ;\r\nF_13 () ;\r\nF_8 ( V_2 -> V_15 , V_17 , V_2 ) ;\r\n}\r\nstatic unsigned int F_14 ( unsigned long V_15 )\r\n{\r\nT_2 * V_18 = F_15 ( V_17 -> V_9 , V_15 ) ;\r\nT_3 * V_19 ;\r\nT_4 * V_20 ;\r\nT_5 * V_21 , V_22 ;\r\nunsigned long V_23 ;\r\nT_6 V_24 = 0 ;\r\nif ( F_16 ( * V_18 ) || F_17 ( F_18 ( * V_18 ) ) )\r\ngoto V_25;\r\nV_19 = F_19 ( V_18 , V_15 ) ;\r\nif ( F_20 ( * V_19 ) || F_17 ( F_21 ( * V_19 ) ) )\r\ngoto V_25;\r\nF_22 () ;\r\nV_20 = F_23 ( V_19 , V_15 ) ;\r\nif ( F_24 ( * V_20 ) || F_17 ( F_25 ( * V_20 ) ) )\r\ngoto V_26;\r\n#ifdef F_26\r\nif ( F_27 ( * V_20 ) ) {\r\nif ( F_28 ( * V_20 ) )\r\ngoto V_26;\r\nV_23 = F_29 ( * V_20 ) << V_27 ;\r\nV_23 += V_15 & ~ V_28 ;\r\n__asm__ __volatile__("lduwa [%1] %2, %0"\r\n: "=r" (insn)\r\n: "r" (pa), "i" (ASI_PHYS_USE_EC));\r\n} else\r\n#endif\r\n{\r\nV_21 = F_30 ( V_20 , V_15 ) ;\r\nV_22 = * V_21 ;\r\nif ( F_31 ( V_22 ) ) {\r\nV_23 = ( F_32 ( V_22 ) << V_27 ) ;\r\nV_23 += ( V_15 & ~ V_29 ) ;\r\n__asm__ __volatile__("lduwa [%1] %2, %0"\r\n: "=r" (insn)\r\n: "r" (pa), "i" (ASI_PHYS_USE_EC));\r\n}\r\nF_33 ( V_21 ) ;\r\n}\r\nV_26:\r\nF_34 () ;\r\nV_25:\r\nreturn V_24 ;\r\n}\r\nstatic inline void\r\nF_35 ( struct V_1 * V_2 , int V_30 , int V_31 ,\r\nunsigned long V_4 , struct V_5 * V_6 )\r\n{\r\nif ( ! F_36 ( V_6 , V_30 ) )\r\nreturn;\r\nif ( ! F_37 () )\r\nreturn;\r\nF_9 ( L_12 ,\r\nF_38 ( V_6 ) > 1 ? V_32 : V_33 ,\r\nV_6 -> V_34 , F_38 ( V_6 ) , V_4 ,\r\n( void * ) V_2 -> V_15 , ( void * ) V_2 -> V_16 [ V_35 ] ,\r\n( void * ) V_2 -> V_16 [ V_36 ] , V_31 ) ;\r\nF_39 ( V_37 L_13 , V_2 -> V_15 ) ;\r\nF_9 ( V_37 L_14 ) ;\r\n}\r\nstatic void F_40 ( int V_31 , int V_30 , struct V_1 * V_2 ,\r\nunsigned long V_38 , unsigned int V_24 ,\r\nint V_39 )\r\n{\r\nunsigned long V_40 ;\r\nT_7 V_41 ;\r\nV_41 . V_42 = V_31 ;\r\nV_41 . V_43 = V_30 ;\r\nV_41 . V_44 = 0 ;\r\nif ( V_39 & V_45 ) {\r\nV_40 = V_2 -> V_15 ;\r\n} else {\r\nif ( V_24 )\r\nV_40 = F_41 ( V_2 , V_24 , 0 ) ;\r\nelse\r\nV_40 = V_38 ;\r\n}\r\nV_41 . V_46 = ( void V_47 * ) V_40 ;\r\nV_41 . V_48 = 0 ;\r\nif ( F_17 ( V_49 ) )\r\nF_35 ( V_2 , V_30 , V_31 , V_40 , V_17 ) ;\r\nF_42 ( V_30 , & V_41 , V_17 ) ;\r\n}\r\nstatic unsigned int F_43 ( struct V_1 * V_2 , unsigned int V_24 )\r\n{\r\nif ( ! V_24 ) {\r\nif ( ! V_2 -> V_15 || ( V_2 -> V_15 & 0x3 ) )\r\nreturn 0 ;\r\nif ( V_2 -> V_50 & V_51 ) {\r\nV_24 = * ( unsigned int * ) V_2 -> V_15 ;\r\n} else {\r\nV_24 = F_14 ( V_2 -> V_15 ) ;\r\n}\r\n}\r\nreturn V_24 ;\r\n}\r\nstatic void T_1 F_44 ( struct V_1 * V_2 , int V_42 ,\r\nint V_39 , unsigned int V_24 ,\r\nunsigned long V_4 )\r\n{\r\nunsigned char V_52 = V_53 ;\r\nif ( ( ! V_24 ) && ( V_2 -> V_50 & V_51 ) )\r\ngoto V_54;\r\nif ( ! ( V_39 & ( V_55 | V_45 ) ) &&\r\n( V_24 & 0xc0800000 ) == 0xc0800000 ) {\r\nif ( V_24 & 0x2000 )\r\nV_52 = ( V_2 -> V_50 >> 24 ) ;\r\nelse\r\nV_52 = ( V_24 >> 5 ) ;\r\nif ( ( V_52 & 0xf2 ) == 0x82 ) {\r\nif ( V_24 & 0x1000000 ) {\r\nF_45 ( V_24 , V_2 ) ;\r\n} else {\r\nF_46 ( V_24 , V_2 ) ;\r\n}\r\nreturn;\r\n}\r\n}\r\nif ( V_2 -> V_50 & V_51 ) {\r\nconst struct V_56 * V_57 ;\r\nV_57 = F_47 ( V_2 -> V_15 ) ;\r\nif ( V_57 ) {\r\nV_2 -> V_15 = V_57 -> V_58 ;\r\nV_2 -> V_59 = V_2 -> V_15 + 4 ;\r\nreturn;\r\n}\r\n} else {\r\nF_40 ( V_42 , V_60 , V_2 , V_4 , V_24 , V_39 ) ;\r\nreturn;\r\n}\r\nV_54:\r\nF_8 ( V_4 , V_17 , V_2 ) ;\r\n}\r\nstatic void T_8 T_1 F_48 ( struct V_1 * V_2 )\r\n{\r\nstatic int V_61 ;\r\nif ( V_61 ++ < 10 )\r\nF_9 ( V_62 L_15\r\nL_16 ,\r\nV_17 -> V_34 , V_17 -> V_63 ,\r\nV_2 -> V_15 ) ;\r\nF_49 ( V_2 ) ;\r\n}\r\nT_9 void T_1 F_50 ( struct V_1 * V_2 )\r\n{\r\nenum V_64 V_65 = F_51 () ;\r\nstruct V_66 * V_9 = V_17 -> V_9 ;\r\nstruct V_67 * V_68 ;\r\nunsigned int V_24 = 0 ;\r\nint V_42 , V_39 , V_69 ;\r\nunsigned long V_4 , V_70 ;\r\nunsigned int V_71 = V_72 | V_73 ;\r\nV_39 = F_52 () ;\r\nif ( F_1 ( V_2 ) )\r\ngoto V_74;\r\nV_42 = V_75 ;\r\nV_4 = F_53 () -> V_76 ;\r\nif ( ( V_39 & V_45 ) &&\r\n( V_39 & V_77 ) )\r\nF_54 () ;\r\nif ( F_55 ( V_78 ) ) {\r\nif ( ! ( V_2 -> V_50 & V_51 ) ) {\r\nif ( F_17 ( ( V_2 -> V_15 >> 32 ) != 0 ) ) {\r\nF_48 ( V_2 ) ;\r\ngoto V_79;\r\n}\r\n}\r\nif ( F_17 ( ( V_4 >> 32 ) != 0 ) )\r\ngoto V_79;\r\n}\r\nif ( V_2 -> V_50 & V_51 ) {\r\nunsigned long V_15 = V_2 -> V_15 ;\r\nif ( ( V_15 >= V_80 && V_15 < ( unsigned long ) V_81 ) ||\r\n( V_15 >= V_82 && V_15 < V_83 ) ) {\r\n} else {\r\nF_12 ( V_2 , V_4 ) ;\r\ngoto V_74;\r\n}\r\n} else\r\nV_71 |= V_84 ;\r\nif ( F_56 () || ! V_9 )\r\ngoto V_79;\r\nF_57 ( V_85 , 1 , V_2 , V_4 ) ;\r\nif ( ! F_58 ( & V_9 -> V_86 ) ) {\r\nif ( ( V_2 -> V_50 & V_51 ) &&\r\n! F_47 ( V_2 -> V_15 ) ) {\r\nV_24 = F_43 ( V_2 , V_24 ) ;\r\ngoto V_87;\r\n}\r\nV_88:\r\nF_59 ( & V_9 -> V_86 ) ;\r\n}\r\nif ( V_39 & V_89 )\r\ngoto V_90;\r\nV_68 = F_60 ( V_9 , V_4 ) ;\r\nif ( ! V_68 )\r\ngoto V_91;\r\nif ( ( ( V_39 &\r\n( V_77 | V_55 | V_92 ) ) == V_77 ) &&\r\n( V_68 -> V_93 & V_94 ) != 0 ) {\r\nV_24 = F_43 ( V_2 , 0 ) ;\r\nif ( ! V_24 )\r\ngoto V_95;\r\nif ( ( V_24 & 0xc0200000 ) == 0xc0200000 &&\r\n( V_24 & 0x01780000 ) != 0x01680000 ) {\r\nV_39 |= V_55 ;\r\n}\r\n}\r\nV_95:\r\nif ( V_68 -> V_96 <= V_4 )\r\ngoto V_97;\r\nif ( ! ( V_68 -> V_93 & V_98 ) )\r\ngoto V_91;\r\nif ( ! ( V_39 & V_55 ) ) {\r\nV_24 = F_43 ( V_2 , V_24 ) ;\r\nif ( ( V_24 & 0xc0800000 ) == 0xc0800000 ) {\r\nunsigned char V_52 ;\r\nif ( V_24 & 0x2000 )\r\nV_52 = ( V_2 -> V_50 >> 24 ) ;\r\nelse\r\nV_52 = ( V_24 >> 5 ) ;\r\nif ( ( V_52 & 0xf2 ) == 0x82 )\r\ngoto V_91;\r\n}\r\n}\r\nif ( F_61 ( V_68 , V_4 ) )\r\ngoto V_91;\r\nV_97:\r\nV_42 = V_99 ;\r\nif ( ( V_39 & V_45 ) && ! ( V_68 -> V_93 & V_100 ) ) {\r\nF_62 ( V_4 != V_2 -> V_15 ) ;\r\nF_62 ( V_2 -> V_50 & V_51 ) ;\r\ngoto V_91;\r\n}\r\nif ( V_39 & V_55 ) {\r\nif ( ! ( V_68 -> V_93 & V_94 ) )\r\ngoto V_91;\r\nif ( V_101 == V_102 &&\r\n( V_68 -> V_93 & V_100 ) != 0 &&\r\nV_68 -> V_103 != NULL )\r\nF_63 ( V_39 |\r\nV_104 ) ;\r\nV_71 |= V_105 ;\r\n} else {\r\nif ( ! ( V_68 -> V_93 & ( V_106 | V_100 ) ) )\r\ngoto V_91;\r\n}\r\nV_69 = F_64 ( V_9 , V_68 , V_4 , V_71 ) ;\r\nif ( ( V_69 & V_107 ) && F_65 ( V_17 ) )\r\ngoto V_74;\r\nif ( F_17 ( V_69 & V_108 ) ) {\r\nif ( V_69 & V_109 )\r\ngoto V_110;\r\nelse if ( V_69 & V_111 )\r\ngoto V_91;\r\nelse if ( V_69 & V_112 )\r\ngoto V_90;\r\nF_54 () ;\r\n}\r\nif ( V_71 & V_72 ) {\r\nif ( V_69 & V_113 ) {\r\nV_17 -> V_114 ++ ;\r\nF_57 ( V_115 ,\r\n1 , V_2 , V_4 ) ;\r\n} else {\r\nV_17 -> V_116 ++ ;\r\nF_57 ( V_117 ,\r\n1 , V_2 , V_4 ) ;\r\n}\r\nif ( V_69 & V_107 ) {\r\nV_71 &= ~ V_72 ;\r\nV_71 |= V_118 ;\r\ngoto V_88;\r\n}\r\n}\r\nF_66 ( & V_9 -> V_86 ) ;\r\nV_70 = F_67 ( V_9 ) ;\r\n#if F_68 ( V_119 ) || F_68 ( F_26 )\r\nV_70 -= ( V_9 -> V_10 . V_120 * ( V_121 / V_7 ) ) ;\r\n#endif\r\nif ( F_17 ( V_70 >\r\nV_9 -> V_10 . V_122 [ V_123 ] . V_124 ) )\r\nF_69 ( V_9 , V_123 , V_70 ) ;\r\n#if F_68 ( V_119 ) || F_68 ( F_26 )\r\nV_70 = V_9 -> V_10 . V_120 ;\r\nif ( F_17 ( V_70 >\r\nV_9 -> V_10 . V_122 [ V_125 ] . V_124 ) ) {\r\nif ( V_9 -> V_10 . V_122 [ V_125 ] . V_126 )\r\nF_69 ( V_9 , V_125 , V_70 ) ;\r\nelse\r\nF_70 ( V_2 ) ;\r\n}\r\n#endif\r\nV_74:\r\nF_71 ( V_65 ) ;\r\nreturn;\r\nV_91:\r\nV_24 = F_43 ( V_2 , V_24 ) ;\r\nF_66 ( & V_9 -> V_86 ) ;\r\nV_87:\r\nF_44 ( V_2 , V_42 , V_39 , V_24 , V_4 ) ;\r\ngoto V_74;\r\nV_110:\r\nV_24 = F_43 ( V_2 , V_24 ) ;\r\nF_66 ( & V_9 -> V_86 ) ;\r\nif ( ! ( V_2 -> V_50 & V_51 ) ) {\r\nF_72 () ;\r\ngoto V_74;\r\n}\r\ngoto V_87;\r\nV_79:\r\nV_24 = F_43 ( V_2 , 0 ) ;\r\ngoto V_87;\r\nV_90:\r\nV_24 = F_43 ( V_2 , V_24 ) ;\r\nF_66 ( & V_9 -> V_86 ) ;\r\nF_40 ( V_127 , V_128 , V_2 , V_4 , V_24 , V_39 ) ;\r\nif ( V_2 -> V_50 & V_51 )\r\ngoto V_87;\r\n}
