read -sv run_verilog_mid/adder_32b_10_75_676bc2e13201230bfa4d71d169f8f792.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_10_75_676bc2e13201230bfa4d71d169f8f792_yosys.v
