-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2016.1
-- Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Sobel_vxSobel3x3_tile_grad_y is
port (
    src_V_pixel_0_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_0_empty_n : IN STD_LOGIC;
    src_V_pixel_0_read : OUT STD_LOGIC;
    src_V_pixel_1_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_1_empty_n : IN STD_LOGIC;
    src_V_pixel_1_read : OUT STD_LOGIC;
    src_V_pixel_2_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_2_empty_n : IN STD_LOGIC;
    src_V_pixel_2_read : OUT STD_LOGIC;
    src_V_pixel_3_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_3_empty_n : IN STD_LOGIC;
    src_V_pixel_3_read : OUT STD_LOGIC;
    src_V_pixel_4_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_4_empty_n : IN STD_LOGIC;
    src_V_pixel_4_read : OUT STD_LOGIC;
    src_V_pixel_5_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_5_empty_n : IN STD_LOGIC;
    src_V_pixel_5_read : OUT STD_LOGIC;
    src_V_pixel_6_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_6_empty_n : IN STD_LOGIC;
    src_V_pixel_6_read : OUT STD_LOGIC;
    src_V_pixel_7_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_7_empty_n : IN STD_LOGIC;
    src_V_pixel_7_read : OUT STD_LOGIC;
    src_V_pixel_8_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_8_empty_n : IN STD_LOGIC;
    src_V_pixel_8_read : OUT STD_LOGIC;
    src_V_pixel_9_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_9_empty_n : IN STD_LOGIC;
    src_V_pixel_9_read : OUT STD_LOGIC;
    src_V_pixel_10_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_10_empty_n : IN STD_LOGIC;
    src_V_pixel_10_read : OUT STD_LOGIC;
    src_V_pixel_11_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_11_empty_n : IN STD_LOGIC;
    src_V_pixel_11_read : OUT STD_LOGIC;
    src_V_pixel_12_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_12_empty_n : IN STD_LOGIC;
    src_V_pixel_12_read : OUT STD_LOGIC;
    src_V_pixel_13_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_13_empty_n : IN STD_LOGIC;
    src_V_pixel_13_read : OUT STD_LOGIC;
    src_V_pixel_14_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_14_empty_n : IN STD_LOGIC;
    src_V_pixel_14_read : OUT STD_LOGIC;
    src_V_pixel_15_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_15_empty_n : IN STD_LOGIC;
    src_V_pixel_15_read : OUT STD_LOGIC;
    src_V_pixel_16_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_16_empty_n : IN STD_LOGIC;
    src_V_pixel_16_read : OUT STD_LOGIC;
    src_V_pixel_17_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_17_empty_n : IN STD_LOGIC;
    src_V_pixel_17_read : OUT STD_LOGIC;
    src_V_pixel_18_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_18_empty_n : IN STD_LOGIC;
    src_V_pixel_18_read : OUT STD_LOGIC;
    src_V_pixel_19_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_19_empty_n : IN STD_LOGIC;
    src_V_pixel_19_read : OUT STD_LOGIC;
    src_V_pixel_20_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_20_empty_n : IN STD_LOGIC;
    src_V_pixel_20_read : OUT STD_LOGIC;
    src_V_pixel_21_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_21_empty_n : IN STD_LOGIC;
    src_V_pixel_21_read : OUT STD_LOGIC;
    src_V_pixel_22_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_22_empty_n : IN STD_LOGIC;
    src_V_pixel_22_read : OUT STD_LOGIC;
    src_V_pixel_23_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_23_empty_n : IN STD_LOGIC;
    src_V_pixel_23_read : OUT STD_LOGIC;
    src_V_pixel_24_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_24_empty_n : IN STD_LOGIC;
    src_V_pixel_24_read : OUT STD_LOGIC;
    src_V_pixel_25_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_25_empty_n : IN STD_LOGIC;
    src_V_pixel_25_read : OUT STD_LOGIC;
    src_V_pixel_26_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_26_empty_n : IN STD_LOGIC;
    src_V_pixel_26_read : OUT STD_LOGIC;
    src_V_pixel_27_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_27_empty_n : IN STD_LOGIC;
    src_V_pixel_27_read : OUT STD_LOGIC;
    src_V_pixel_28_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_28_empty_n : IN STD_LOGIC;
    src_V_pixel_28_read : OUT STD_LOGIC;
    src_V_pixel_29_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_29_empty_n : IN STD_LOGIC;
    src_V_pixel_29_read : OUT STD_LOGIC;
    src_V_pixel_30_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_30_empty_n : IN STD_LOGIC;
    src_V_pixel_30_read : OUT STD_LOGIC;
    src_V_pixel_31_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_31_empty_n : IN STD_LOGIC;
    src_V_pixel_31_read : OUT STD_LOGIC;
    src_V_pixel_32_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_32_empty_n : IN STD_LOGIC;
    src_V_pixel_32_read : OUT STD_LOGIC;
    src_V_pixel_33_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_33_empty_n : IN STD_LOGIC;
    src_V_pixel_33_read : OUT STD_LOGIC;
    src_V_pixel_34_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_34_empty_n : IN STD_LOGIC;
    src_V_pixel_34_read : OUT STD_LOGIC;
    src_V_pixel_35_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_35_empty_n : IN STD_LOGIC;
    src_V_pixel_35_read : OUT STD_LOGIC;
    src_V_pixel_36_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_36_empty_n : IN STD_LOGIC;
    src_V_pixel_36_read : OUT STD_LOGIC;
    src_V_pixel_37_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_37_empty_n : IN STD_LOGIC;
    src_V_pixel_37_read : OUT STD_LOGIC;
    src_V_pixel_38_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_38_empty_n : IN STD_LOGIC;
    src_V_pixel_38_read : OUT STD_LOGIC;
    src_V_pixel_39_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_39_empty_n : IN STD_LOGIC;
    src_V_pixel_39_read : OUT STD_LOGIC;
    src_V_pixel_40_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_40_empty_n : IN STD_LOGIC;
    src_V_pixel_40_read : OUT STD_LOGIC;
    src_V_pixel_41_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_41_empty_n : IN STD_LOGIC;
    src_V_pixel_41_read : OUT STD_LOGIC;
    src_V_pixel_42_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_42_empty_n : IN STD_LOGIC;
    src_V_pixel_42_read : OUT STD_LOGIC;
    src_V_pixel_43_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_43_empty_n : IN STD_LOGIC;
    src_V_pixel_43_read : OUT STD_LOGIC;
    grad_y_V_pixel_0_s_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_0_s_full_n : IN STD_LOGIC;
    grad_y_V_pixel_0_s_write : OUT STD_LOGIC;
    grad_y_V_pixel_1_s_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_1_s_full_n : IN STD_LOGIC;
    grad_y_V_pixel_1_s_write : OUT STD_LOGIC;
    grad_y_V_pixel_2_s_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_2_s_full_n : IN STD_LOGIC;
    grad_y_V_pixel_2_s_write : OUT STD_LOGIC;
    grad_y_V_pixel_3_s_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_3_s_full_n : IN STD_LOGIC;
    grad_y_V_pixel_3_s_write : OUT STD_LOGIC;
    grad_y_V_pixel_4_s_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_4_s_full_n : IN STD_LOGIC;
    grad_y_V_pixel_4_s_write : OUT STD_LOGIC;
    grad_y_V_pixel_5_s_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_5_s_full_n : IN STD_LOGIC;
    grad_y_V_pixel_5_s_write : OUT STD_LOGIC;
    grad_y_V_pixel_6_s_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_6_s_full_n : IN STD_LOGIC;
    grad_y_V_pixel_6_s_write : OUT STD_LOGIC;
    grad_y_V_pixel_7_s_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_7_s_full_n : IN STD_LOGIC;
    grad_y_V_pixel_7_s_write : OUT STD_LOGIC;
    grad_y_V_pixel_8_s_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_8_s_full_n : IN STD_LOGIC;
    grad_y_V_pixel_8_s_write : OUT STD_LOGIC;
    grad_y_V_pixel_9_s_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_9_s_full_n : IN STD_LOGIC;
    grad_y_V_pixel_9_s_write : OUT STD_LOGIC;
    grad_y_V_pixel_10_s_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_10_s_full_n : IN STD_LOGIC;
    grad_y_V_pixel_10_s_write : OUT STD_LOGIC;
    grad_y_V_pixel_11_s_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_11_s_full_n : IN STD_LOGIC;
    grad_y_V_pixel_11_s_write : OUT STD_LOGIC;
    grad_y_V_pixel_12_s_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_12_s_full_n : IN STD_LOGIC;
    grad_y_V_pixel_12_s_write : OUT STD_LOGIC;
    grad_y_V_pixel_13_s_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_13_s_full_n : IN STD_LOGIC;
    grad_y_V_pixel_13_s_write : OUT STD_LOGIC;
    grad_y_V_pixel_14_s_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_14_s_full_n : IN STD_LOGIC;
    grad_y_V_pixel_14_s_write : OUT STD_LOGIC;
    grad_y_V_pixel_15_s_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_15_s_full_n : IN STD_LOGIC;
    grad_y_V_pixel_15_s_write : OUT STD_LOGIC;
    grad_y_V_pixel_16_s_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_16_s_full_n : IN STD_LOGIC;
    grad_y_V_pixel_16_s_write : OUT STD_LOGIC;
    grad_y_V_pixel_17_s_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_17_s_full_n : IN STD_LOGIC;
    grad_y_V_pixel_17_s_write : OUT STD_LOGIC;
    grad_y_V_pixel_18_s_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_18_s_full_n : IN STD_LOGIC;
    grad_y_V_pixel_18_s_write : OUT STD_LOGIC;
    grad_y_V_pixel_19_s_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_19_s_full_n : IN STD_LOGIC;
    grad_y_V_pixel_19_s_write : OUT STD_LOGIC;
    grad_y_V_pixel_20_s_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_20_s_full_n : IN STD_LOGIC;
    grad_y_V_pixel_20_s_write : OUT STD_LOGIC;
    grad_y_V_pixel_21_s_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_21_s_full_n : IN STD_LOGIC;
    grad_y_V_pixel_21_s_write : OUT STD_LOGIC;
    grad_y_V_pixel_22_s_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_22_s_full_n : IN STD_LOGIC;
    grad_y_V_pixel_22_s_write : OUT STD_LOGIC;
    grad_y_V_pixel_23_s_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_23_s_full_n : IN STD_LOGIC;
    grad_y_V_pixel_23_s_write : OUT STD_LOGIC;
    grad_y_V_pixel_24_s_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_24_s_full_n : IN STD_LOGIC;
    grad_y_V_pixel_24_s_write : OUT STD_LOGIC;
    grad_y_V_pixel_25_s_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_25_s_full_n : IN STD_LOGIC;
    grad_y_V_pixel_25_s_write : OUT STD_LOGIC;
    grad_y_V_pixel_26_s_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_26_s_full_n : IN STD_LOGIC;
    grad_y_V_pixel_26_s_write : OUT STD_LOGIC;
    grad_y_V_pixel_27_s_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_27_s_full_n : IN STD_LOGIC;
    grad_y_V_pixel_27_s_write : OUT STD_LOGIC;
    grad_y_V_pixel_28_s_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_28_s_full_n : IN STD_LOGIC;
    grad_y_V_pixel_28_s_write : OUT STD_LOGIC;
    grad_y_V_pixel_29_s_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_29_s_full_n : IN STD_LOGIC;
    grad_y_V_pixel_29_s_write : OUT STD_LOGIC;
    grad_y_V_pixel_30_s_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_30_s_full_n : IN STD_LOGIC;
    grad_y_V_pixel_30_s_write : OUT STD_LOGIC;
    grad_y_V_pixel_31_s_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_31_s_full_n : IN STD_LOGIC;
    grad_y_V_pixel_31_s_write : OUT STD_LOGIC;
    grad_y_V_pixel_32_s_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_32_s_full_n : IN STD_LOGIC;
    grad_y_V_pixel_32_s_write : OUT STD_LOGIC;
    grad_y_V_pixel_33_s_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_33_s_full_n : IN STD_LOGIC;
    grad_y_V_pixel_33_s_write : OUT STD_LOGIC;
    grad_y_V_pixel_34_s_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_34_s_full_n : IN STD_LOGIC;
    grad_y_V_pixel_34_s_write : OUT STD_LOGIC;
    grad_y_V_pixel_35_s_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_35_s_full_n : IN STD_LOGIC;
    grad_y_V_pixel_35_s_write : OUT STD_LOGIC;
    grad_y_V_pixel_36_s_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_36_s_full_n : IN STD_LOGIC;
    grad_y_V_pixel_36_s_write : OUT STD_LOGIC;
    grad_y_V_pixel_37_s_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_37_s_full_n : IN STD_LOGIC;
    grad_y_V_pixel_37_s_write : OUT STD_LOGIC;
    grad_y_V_pixel_38_s_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_38_s_full_n : IN STD_LOGIC;
    grad_y_V_pixel_38_s_write : OUT STD_LOGIC;
    grad_y_V_pixel_39_s_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_39_s_full_n : IN STD_LOGIC;
    grad_y_V_pixel_39_s_write : OUT STD_LOGIC;
    grad_y_V_pixel_40_s_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_40_s_full_n : IN STD_LOGIC;
    grad_y_V_pixel_40_s_write : OUT STD_LOGIC;
    grad_y_V_pixel_41_s_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_41_s_full_n : IN STD_LOGIC;
    grad_y_V_pixel_41_s_write : OUT STD_LOGIC;
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC );
end;


architecture behav of Sobel_vxSobel3x3_tile_grad_y is 
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_true : BOOLEAN := true;

    signal Sobel_upstrm2downstrm_input_array_U0_ap_start : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array_U0_ap_done : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array_U0_ap_continue : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array_U0_ap_idle : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array_U0_ap_ready : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array_U0_src_V_pixel_0_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array_U0_src_V_pixel_1_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array_U0_src_V_pixel_2_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array_U0_src_V_pixel_3_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array_U0_src_V_pixel_4_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array_U0_src_V_pixel_5_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array_U0_src_V_pixel_6_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array_U0_src_V_pixel_7_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array_U0_src_V_pixel_8_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array_U0_src_V_pixel_9_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array_U0_src_V_pixel_10_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array_U0_src_V_pixel_11_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array_U0_src_V_pixel_12_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array_U0_src_V_pixel_13_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array_U0_src_V_pixel_14_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array_U0_src_V_pixel_15_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array_U0_src_V_pixel_16_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array_U0_src_V_pixel_17_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array_U0_src_V_pixel_18_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array_U0_src_V_pixel_19_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array_U0_src_V_pixel_20_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array_U0_src_V_pixel_21_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array_U0_src_V_pixel_22_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array_U0_src_V_pixel_23_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array_U0_src_V_pixel_24_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array_U0_src_V_pixel_25_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array_U0_src_V_pixel_26_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array_U0_src_V_pixel_27_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array_U0_src_V_pixel_28_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array_U0_src_V_pixel_29_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array_U0_src_V_pixel_30_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array_U0_src_V_pixel_31_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array_U0_src_V_pixel_32_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array_U0_src_V_pixel_33_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array_U0_src_V_pixel_34_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array_U0_src_V_pixel_35_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array_U0_src_V_pixel_36_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array_U0_src_V_pixel_37_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array_U0_src_V_pixel_38_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array_U0_src_V_pixel_39_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array_U0_src_V_pixel_40_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array_U0_src_V_pixel_41_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array_U0_src_V_pixel_42_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array_U0_src_V_pixel_43_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_0_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_0_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_1_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_1_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_2_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_2_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_3_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_3_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_4_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_4_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_5_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_5_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_6_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_6_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_7_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_7_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_8_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_8_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_9_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_9_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_10_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_10_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_11_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_11_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_12_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_12_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_13_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_13_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_14_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_14_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_15_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_15_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_16_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_16_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_17_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_17_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_18_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_18_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_19_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_19_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_20_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_20_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_21_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_21_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_22_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_22_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_23_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_23_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_24_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_24_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_25_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_25_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_26_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_26_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_27_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_27_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_28_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_28_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_29_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_29_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_30_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_30_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_31_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_31_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_32_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_32_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_33_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_33_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_34_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_34_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_35_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_35_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_36_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_36_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_37_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_37_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_38_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_38_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_39_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_39_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_40_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_40_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_41_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_41_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_42_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_42_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_43_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_43_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm_U0_ap_start : STD_LOGIC := '0';
    signal Sobel_conv3x3_tile_strm_U0_ap_done : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm_U0_ap_continue : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm_U0_ap_idle : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm_U0_ap_ready : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm_U0_src_V_pixel_0_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm_U0_src_V_pixel_1_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm_U0_src_V_pixel_2_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm_U0_src_V_pixel_3_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm_U0_src_V_pixel_4_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm_U0_src_V_pixel_5_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm_U0_src_V_pixel_6_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm_U0_src_V_pixel_7_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm_U0_src_V_pixel_8_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm_U0_src_V_pixel_9_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm_U0_src_V_pixel_10_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm_U0_src_V_pixel_11_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm_U0_src_V_pixel_12_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm_U0_src_V_pixel_13_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm_U0_src_V_pixel_14_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm_U0_src_V_pixel_15_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm_U0_src_V_pixel_16_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm_U0_src_V_pixel_17_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm_U0_src_V_pixel_18_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm_U0_src_V_pixel_19_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm_U0_src_V_pixel_20_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm_U0_src_V_pixel_21_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm_U0_src_V_pixel_22_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm_U0_src_V_pixel_23_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm_U0_src_V_pixel_24_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm_U0_src_V_pixel_25_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm_U0_src_V_pixel_26_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm_U0_src_V_pixel_27_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm_U0_src_V_pixel_28_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm_U0_src_V_pixel_29_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm_U0_src_V_pixel_30_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm_U0_src_V_pixel_31_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm_U0_src_V_pixel_32_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm_U0_src_V_pixel_33_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm_U0_src_V_pixel_34_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm_U0_src_V_pixel_35_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm_U0_src_V_pixel_36_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm_U0_src_V_pixel_37_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm_U0_src_V_pixel_38_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm_U0_src_V_pixel_39_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm_U0_src_V_pixel_40_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm_U0_src_V_pixel_41_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm_U0_src_V_pixel_42_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm_U0_src_V_pixel_43_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm_U0_dst_V_pixel_0_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm_U0_dst_V_pixel_0_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm_U0_dst_V_pixel_1_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm_U0_dst_V_pixel_1_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm_U0_dst_V_pixel_2_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm_U0_dst_V_pixel_2_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm_U0_dst_V_pixel_3_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm_U0_dst_V_pixel_3_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm_U0_dst_V_pixel_4_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm_U0_dst_V_pixel_4_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm_U0_dst_V_pixel_5_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm_U0_dst_V_pixel_5_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm_U0_dst_V_pixel_6_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm_U0_dst_V_pixel_6_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm_U0_dst_V_pixel_7_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm_U0_dst_V_pixel_7_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm_U0_dst_V_pixel_8_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm_U0_dst_V_pixel_8_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm_U0_dst_V_pixel_9_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm_U0_dst_V_pixel_9_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm_U0_dst_V_pixel_10_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm_U0_dst_V_pixel_10_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm_U0_dst_V_pixel_11_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm_U0_dst_V_pixel_11_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm_U0_dst_V_pixel_12_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm_U0_dst_V_pixel_12_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm_U0_dst_V_pixel_13_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm_U0_dst_V_pixel_13_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm_U0_dst_V_pixel_14_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm_U0_dst_V_pixel_14_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm_U0_dst_V_pixel_15_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm_U0_dst_V_pixel_15_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm_U0_dst_V_pixel_16_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm_U0_dst_V_pixel_16_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm_U0_dst_V_pixel_17_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm_U0_dst_V_pixel_17_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm_U0_dst_V_pixel_18_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm_U0_dst_V_pixel_18_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm_U0_dst_V_pixel_19_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm_U0_dst_V_pixel_19_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm_U0_dst_V_pixel_20_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm_U0_dst_V_pixel_20_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm_U0_dst_V_pixel_21_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm_U0_dst_V_pixel_21_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm_U0_dst_V_pixel_22_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm_U0_dst_V_pixel_22_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm_U0_dst_V_pixel_23_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm_U0_dst_V_pixel_23_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm_U0_dst_V_pixel_24_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm_U0_dst_V_pixel_24_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm_U0_dst_V_pixel_25_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm_U0_dst_V_pixel_25_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm_U0_dst_V_pixel_26_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm_U0_dst_V_pixel_26_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm_U0_dst_V_pixel_27_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm_U0_dst_V_pixel_27_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm_U0_dst_V_pixel_28_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm_U0_dst_V_pixel_28_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm_U0_dst_V_pixel_29_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm_U0_dst_V_pixel_29_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm_U0_dst_V_pixel_30_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm_U0_dst_V_pixel_30_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm_U0_dst_V_pixel_31_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm_U0_dst_V_pixel_31_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm_U0_dst_V_pixel_32_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm_U0_dst_V_pixel_32_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm_U0_dst_V_pixel_33_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm_U0_dst_V_pixel_33_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm_U0_dst_V_pixel_34_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm_U0_dst_V_pixel_34_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm_U0_dst_V_pixel_35_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm_U0_dst_V_pixel_35_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm_U0_dst_V_pixel_36_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm_U0_dst_V_pixel_36_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm_U0_dst_V_pixel_37_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm_U0_dst_V_pixel_37_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm_U0_dst_V_pixel_38_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm_U0_dst_V_pixel_38_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm_U0_dst_V_pixel_39_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm_U0_dst_V_pixel_39_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm_U0_dst_V_pixel_40_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm_U0_dst_V_pixel_40_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm_U0_dst_V_pixel_41_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm_U0_dst_V_pixel_41_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array_U0_ap_start : STD_LOGIC := '0';
    signal Sobel_downstrm2upstrm_output_array_U0_ap_done : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array_U0_ap_continue : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array_U0_ap_idle : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array_U0_ap_ready : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array_U0_src_V_pixel_0_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array_U0_src_V_pixel_1_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array_U0_src_V_pixel_2_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array_U0_src_V_pixel_3_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array_U0_src_V_pixel_4_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array_U0_src_V_pixel_5_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array_U0_src_V_pixel_6_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array_U0_src_V_pixel_7_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array_U0_src_V_pixel_8_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array_U0_src_V_pixel_9_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array_U0_src_V_pixel_10_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array_U0_src_V_pixel_11_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array_U0_src_V_pixel_12_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array_U0_src_V_pixel_13_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array_U0_src_V_pixel_14_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array_U0_src_V_pixel_15_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array_U0_src_V_pixel_16_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array_U0_src_V_pixel_17_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array_U0_src_V_pixel_18_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array_U0_src_V_pixel_19_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array_U0_src_V_pixel_20_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array_U0_src_V_pixel_21_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array_U0_src_V_pixel_22_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array_U0_src_V_pixel_23_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array_U0_src_V_pixel_24_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array_U0_src_V_pixel_25_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array_U0_src_V_pixel_26_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array_U0_src_V_pixel_27_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array_U0_src_V_pixel_28_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array_U0_src_V_pixel_29_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array_U0_src_V_pixel_30_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array_U0_src_V_pixel_31_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array_U0_src_V_pixel_32_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array_U0_src_V_pixel_33_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array_U0_src_V_pixel_34_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array_U0_src_V_pixel_35_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array_U0_src_V_pixel_36_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array_U0_src_V_pixel_37_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array_U0_src_V_pixel_38_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array_U0_src_V_pixel_39_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array_U0_src_V_pixel_40_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array_U0_src_V_pixel_41_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_0_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_0_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_1_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_1_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_2_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_2_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_3_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_3_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_4_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_4_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_5_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_5_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_6_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_6_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_7_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_7_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_8_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_8_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_9_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_9_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_10_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_10_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_11_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_11_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_12_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_12_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_13_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_13_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_14_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_14_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_15_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_15_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_16_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_16_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_17_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_17_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_18_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_18_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_19_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_19_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_20_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_20_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_21_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_21_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_22_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_22_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_23_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_23_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_24_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_24_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_25_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_25_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_26_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_26_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_27_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_27_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_28_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_28_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_29_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_29_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_30_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_30_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_31_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_31_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_32_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_32_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_33_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_33_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_34_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_34_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_35_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_35_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_36_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_36_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_37_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_37_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_38_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_38_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_39_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_39_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_40_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_40_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_41_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_41_write : STD_LOGIC;
    signal ap_sig_hs_continue : STD_LOGIC;
    signal strm_in_V_pixel_0_full_n : STD_LOGIC;
    signal strm_in_V_pixel_0_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_0_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_1_full_n : STD_LOGIC;
    signal strm_in_V_pixel_1_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_1_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_2_full_n : STD_LOGIC;
    signal strm_in_V_pixel_2_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_2_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_3_full_n : STD_LOGIC;
    signal strm_in_V_pixel_3_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_3_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_4_full_n : STD_LOGIC;
    signal strm_in_V_pixel_4_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_4_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_5_full_n : STD_LOGIC;
    signal strm_in_V_pixel_5_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_5_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_6_full_n : STD_LOGIC;
    signal strm_in_V_pixel_6_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_6_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_7_full_n : STD_LOGIC;
    signal strm_in_V_pixel_7_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_7_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_8_full_n : STD_LOGIC;
    signal strm_in_V_pixel_8_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_8_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_9_full_n : STD_LOGIC;
    signal strm_in_V_pixel_9_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_9_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_10_full_n : STD_LOGIC;
    signal strm_in_V_pixel_10_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_10_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_11_full_n : STD_LOGIC;
    signal strm_in_V_pixel_11_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_11_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_12_full_n : STD_LOGIC;
    signal strm_in_V_pixel_12_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_12_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_13_full_n : STD_LOGIC;
    signal strm_in_V_pixel_13_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_13_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_14_full_n : STD_LOGIC;
    signal strm_in_V_pixel_14_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_14_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_15_full_n : STD_LOGIC;
    signal strm_in_V_pixel_15_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_15_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_16_full_n : STD_LOGIC;
    signal strm_in_V_pixel_16_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_16_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_17_full_n : STD_LOGIC;
    signal strm_in_V_pixel_17_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_17_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_18_full_n : STD_LOGIC;
    signal strm_in_V_pixel_18_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_18_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_19_full_n : STD_LOGIC;
    signal strm_in_V_pixel_19_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_19_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_20_full_n : STD_LOGIC;
    signal strm_in_V_pixel_20_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_20_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_21_full_n : STD_LOGIC;
    signal strm_in_V_pixel_21_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_21_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_22_full_n : STD_LOGIC;
    signal strm_in_V_pixel_22_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_22_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_23_full_n : STD_LOGIC;
    signal strm_in_V_pixel_23_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_23_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_24_full_n : STD_LOGIC;
    signal strm_in_V_pixel_24_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_24_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_25_full_n : STD_LOGIC;
    signal strm_in_V_pixel_25_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_25_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_26_full_n : STD_LOGIC;
    signal strm_in_V_pixel_26_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_26_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_27_full_n : STD_LOGIC;
    signal strm_in_V_pixel_27_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_27_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_28_full_n : STD_LOGIC;
    signal strm_in_V_pixel_28_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_28_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_29_full_n : STD_LOGIC;
    signal strm_in_V_pixel_29_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_29_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_30_full_n : STD_LOGIC;
    signal strm_in_V_pixel_30_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_30_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_31_full_n : STD_LOGIC;
    signal strm_in_V_pixel_31_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_31_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_32_full_n : STD_LOGIC;
    signal strm_in_V_pixel_32_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_32_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_33_full_n : STD_LOGIC;
    signal strm_in_V_pixel_33_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_33_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_34_full_n : STD_LOGIC;
    signal strm_in_V_pixel_34_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_34_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_35_full_n : STD_LOGIC;
    signal strm_in_V_pixel_35_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_35_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_36_full_n : STD_LOGIC;
    signal strm_in_V_pixel_36_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_36_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_37_full_n : STD_LOGIC;
    signal strm_in_V_pixel_37_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_37_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_38_full_n : STD_LOGIC;
    signal strm_in_V_pixel_38_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_38_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_39_full_n : STD_LOGIC;
    signal strm_in_V_pixel_39_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_39_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_40_full_n : STD_LOGIC;
    signal strm_in_V_pixel_40_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_40_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_41_full_n : STD_LOGIC;
    signal strm_in_V_pixel_41_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_41_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_42_full_n : STD_LOGIC;
    signal strm_in_V_pixel_42_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_42_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_43_full_n : STD_LOGIC;
    signal strm_in_V_pixel_43_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_43_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_0_full_n : STD_LOGIC;
    signal strm_out_V_pixel_0_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_0_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_1_full_n : STD_LOGIC;
    signal strm_out_V_pixel_1_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_1_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_2_full_n : STD_LOGIC;
    signal strm_out_V_pixel_2_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_2_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_3_full_n : STD_LOGIC;
    signal strm_out_V_pixel_3_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_3_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_4_full_n : STD_LOGIC;
    signal strm_out_V_pixel_4_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_4_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_5_full_n : STD_LOGIC;
    signal strm_out_V_pixel_5_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_5_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_6_full_n : STD_LOGIC;
    signal strm_out_V_pixel_6_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_6_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_7_full_n : STD_LOGIC;
    signal strm_out_V_pixel_7_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_7_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_8_full_n : STD_LOGIC;
    signal strm_out_V_pixel_8_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_8_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_9_full_n : STD_LOGIC;
    signal strm_out_V_pixel_9_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_9_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_10_full_n : STD_LOGIC;
    signal strm_out_V_pixel_10_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_10_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_11_full_n : STD_LOGIC;
    signal strm_out_V_pixel_11_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_11_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_12_full_n : STD_LOGIC;
    signal strm_out_V_pixel_12_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_12_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_13_full_n : STD_LOGIC;
    signal strm_out_V_pixel_13_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_13_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_14_full_n : STD_LOGIC;
    signal strm_out_V_pixel_14_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_14_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_15_full_n : STD_LOGIC;
    signal strm_out_V_pixel_15_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_15_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_16_full_n : STD_LOGIC;
    signal strm_out_V_pixel_16_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_16_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_17_full_n : STD_LOGIC;
    signal strm_out_V_pixel_17_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_17_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_18_full_n : STD_LOGIC;
    signal strm_out_V_pixel_18_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_18_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_19_full_n : STD_LOGIC;
    signal strm_out_V_pixel_19_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_19_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_20_full_n : STD_LOGIC;
    signal strm_out_V_pixel_20_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_20_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_21_full_n : STD_LOGIC;
    signal strm_out_V_pixel_21_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_21_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_22_full_n : STD_LOGIC;
    signal strm_out_V_pixel_22_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_22_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_23_full_n : STD_LOGIC;
    signal strm_out_V_pixel_23_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_23_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_24_full_n : STD_LOGIC;
    signal strm_out_V_pixel_24_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_24_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_25_full_n : STD_LOGIC;
    signal strm_out_V_pixel_25_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_25_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_26_full_n : STD_LOGIC;
    signal strm_out_V_pixel_26_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_26_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_27_full_n : STD_LOGIC;
    signal strm_out_V_pixel_27_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_27_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_28_full_n : STD_LOGIC;
    signal strm_out_V_pixel_28_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_28_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_29_full_n : STD_LOGIC;
    signal strm_out_V_pixel_29_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_29_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_30_full_n : STD_LOGIC;
    signal strm_out_V_pixel_30_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_30_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_31_full_n : STD_LOGIC;
    signal strm_out_V_pixel_31_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_31_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_32_full_n : STD_LOGIC;
    signal strm_out_V_pixel_32_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_32_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_33_full_n : STD_LOGIC;
    signal strm_out_V_pixel_33_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_33_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_34_full_n : STD_LOGIC;
    signal strm_out_V_pixel_34_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_34_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_35_full_n : STD_LOGIC;
    signal strm_out_V_pixel_35_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_35_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_36_full_n : STD_LOGIC;
    signal strm_out_V_pixel_36_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_36_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_37_full_n : STD_LOGIC;
    signal strm_out_V_pixel_37_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_37_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_38_full_n : STD_LOGIC;
    signal strm_out_V_pixel_38_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_38_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_39_full_n : STD_LOGIC;
    signal strm_out_V_pixel_39_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_39_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_40_full_n : STD_LOGIC;
    signal strm_out_V_pixel_40_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_40_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_41_full_n : STD_LOGIC;
    signal strm_out_V_pixel_41_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_41_empty_n : STD_LOGIC;
    signal ap_sig_hs_done : STD_LOGIC;
    signal ap_sig_hs_ready : STD_LOGIC;

    component Sobel_upstrm2downstrm_input_array IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        src_V_pixel_0_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_0_empty_n : IN STD_LOGIC;
        src_V_pixel_0_read : OUT STD_LOGIC;
        src_V_pixel_1_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_1_empty_n : IN STD_LOGIC;
        src_V_pixel_1_read : OUT STD_LOGIC;
        src_V_pixel_2_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_2_empty_n : IN STD_LOGIC;
        src_V_pixel_2_read : OUT STD_LOGIC;
        src_V_pixel_3_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_3_empty_n : IN STD_LOGIC;
        src_V_pixel_3_read : OUT STD_LOGIC;
        src_V_pixel_4_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_4_empty_n : IN STD_LOGIC;
        src_V_pixel_4_read : OUT STD_LOGIC;
        src_V_pixel_5_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_5_empty_n : IN STD_LOGIC;
        src_V_pixel_5_read : OUT STD_LOGIC;
        src_V_pixel_6_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_6_empty_n : IN STD_LOGIC;
        src_V_pixel_6_read : OUT STD_LOGIC;
        src_V_pixel_7_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_7_empty_n : IN STD_LOGIC;
        src_V_pixel_7_read : OUT STD_LOGIC;
        src_V_pixel_8_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_8_empty_n : IN STD_LOGIC;
        src_V_pixel_8_read : OUT STD_LOGIC;
        src_V_pixel_9_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_9_empty_n : IN STD_LOGIC;
        src_V_pixel_9_read : OUT STD_LOGIC;
        src_V_pixel_10_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_10_empty_n : IN STD_LOGIC;
        src_V_pixel_10_read : OUT STD_LOGIC;
        src_V_pixel_11_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_11_empty_n : IN STD_LOGIC;
        src_V_pixel_11_read : OUT STD_LOGIC;
        src_V_pixel_12_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_12_empty_n : IN STD_LOGIC;
        src_V_pixel_12_read : OUT STD_LOGIC;
        src_V_pixel_13_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_13_empty_n : IN STD_LOGIC;
        src_V_pixel_13_read : OUT STD_LOGIC;
        src_V_pixel_14_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_14_empty_n : IN STD_LOGIC;
        src_V_pixel_14_read : OUT STD_LOGIC;
        src_V_pixel_15_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_15_empty_n : IN STD_LOGIC;
        src_V_pixel_15_read : OUT STD_LOGIC;
        src_V_pixel_16_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_16_empty_n : IN STD_LOGIC;
        src_V_pixel_16_read : OUT STD_LOGIC;
        src_V_pixel_17_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_17_empty_n : IN STD_LOGIC;
        src_V_pixel_17_read : OUT STD_LOGIC;
        src_V_pixel_18_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_18_empty_n : IN STD_LOGIC;
        src_V_pixel_18_read : OUT STD_LOGIC;
        src_V_pixel_19_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_19_empty_n : IN STD_LOGIC;
        src_V_pixel_19_read : OUT STD_LOGIC;
        src_V_pixel_20_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_20_empty_n : IN STD_LOGIC;
        src_V_pixel_20_read : OUT STD_LOGIC;
        src_V_pixel_21_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_21_empty_n : IN STD_LOGIC;
        src_V_pixel_21_read : OUT STD_LOGIC;
        src_V_pixel_22_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_22_empty_n : IN STD_LOGIC;
        src_V_pixel_22_read : OUT STD_LOGIC;
        src_V_pixel_23_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_23_empty_n : IN STD_LOGIC;
        src_V_pixel_23_read : OUT STD_LOGIC;
        src_V_pixel_24_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_24_empty_n : IN STD_LOGIC;
        src_V_pixel_24_read : OUT STD_LOGIC;
        src_V_pixel_25_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_25_empty_n : IN STD_LOGIC;
        src_V_pixel_25_read : OUT STD_LOGIC;
        src_V_pixel_26_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_26_empty_n : IN STD_LOGIC;
        src_V_pixel_26_read : OUT STD_LOGIC;
        src_V_pixel_27_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_27_empty_n : IN STD_LOGIC;
        src_V_pixel_27_read : OUT STD_LOGIC;
        src_V_pixel_28_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_28_empty_n : IN STD_LOGIC;
        src_V_pixel_28_read : OUT STD_LOGIC;
        src_V_pixel_29_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_29_empty_n : IN STD_LOGIC;
        src_V_pixel_29_read : OUT STD_LOGIC;
        src_V_pixel_30_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_30_empty_n : IN STD_LOGIC;
        src_V_pixel_30_read : OUT STD_LOGIC;
        src_V_pixel_31_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_31_empty_n : IN STD_LOGIC;
        src_V_pixel_31_read : OUT STD_LOGIC;
        src_V_pixel_32_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_32_empty_n : IN STD_LOGIC;
        src_V_pixel_32_read : OUT STD_LOGIC;
        src_V_pixel_33_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_33_empty_n : IN STD_LOGIC;
        src_V_pixel_33_read : OUT STD_LOGIC;
        src_V_pixel_34_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_34_empty_n : IN STD_LOGIC;
        src_V_pixel_34_read : OUT STD_LOGIC;
        src_V_pixel_35_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_35_empty_n : IN STD_LOGIC;
        src_V_pixel_35_read : OUT STD_LOGIC;
        src_V_pixel_36_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_36_empty_n : IN STD_LOGIC;
        src_V_pixel_36_read : OUT STD_LOGIC;
        src_V_pixel_37_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_37_empty_n : IN STD_LOGIC;
        src_V_pixel_37_read : OUT STD_LOGIC;
        src_V_pixel_38_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_38_empty_n : IN STD_LOGIC;
        src_V_pixel_38_read : OUT STD_LOGIC;
        src_V_pixel_39_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_39_empty_n : IN STD_LOGIC;
        src_V_pixel_39_read : OUT STD_LOGIC;
        src_V_pixel_40_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_40_empty_n : IN STD_LOGIC;
        src_V_pixel_40_read : OUT STD_LOGIC;
        src_V_pixel_41_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_41_empty_n : IN STD_LOGIC;
        src_V_pixel_41_read : OUT STD_LOGIC;
        src_V_pixel_42_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_42_empty_n : IN STD_LOGIC;
        src_V_pixel_42_read : OUT STD_LOGIC;
        src_V_pixel_43_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_43_empty_n : IN STD_LOGIC;
        src_V_pixel_43_read : OUT STD_LOGIC;
        dst_V_pixel_0_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_0_full_n : IN STD_LOGIC;
        dst_V_pixel_0_write : OUT STD_LOGIC;
        dst_V_pixel_1_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_1_full_n : IN STD_LOGIC;
        dst_V_pixel_1_write : OUT STD_LOGIC;
        dst_V_pixel_2_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_2_full_n : IN STD_LOGIC;
        dst_V_pixel_2_write : OUT STD_LOGIC;
        dst_V_pixel_3_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_3_full_n : IN STD_LOGIC;
        dst_V_pixel_3_write : OUT STD_LOGIC;
        dst_V_pixel_4_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_4_full_n : IN STD_LOGIC;
        dst_V_pixel_4_write : OUT STD_LOGIC;
        dst_V_pixel_5_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_5_full_n : IN STD_LOGIC;
        dst_V_pixel_5_write : OUT STD_LOGIC;
        dst_V_pixel_6_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_6_full_n : IN STD_LOGIC;
        dst_V_pixel_6_write : OUT STD_LOGIC;
        dst_V_pixel_7_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_7_full_n : IN STD_LOGIC;
        dst_V_pixel_7_write : OUT STD_LOGIC;
        dst_V_pixel_8_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_8_full_n : IN STD_LOGIC;
        dst_V_pixel_8_write : OUT STD_LOGIC;
        dst_V_pixel_9_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_9_full_n : IN STD_LOGIC;
        dst_V_pixel_9_write : OUT STD_LOGIC;
        dst_V_pixel_10_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_10_full_n : IN STD_LOGIC;
        dst_V_pixel_10_write : OUT STD_LOGIC;
        dst_V_pixel_11_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_11_full_n : IN STD_LOGIC;
        dst_V_pixel_11_write : OUT STD_LOGIC;
        dst_V_pixel_12_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_12_full_n : IN STD_LOGIC;
        dst_V_pixel_12_write : OUT STD_LOGIC;
        dst_V_pixel_13_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_13_full_n : IN STD_LOGIC;
        dst_V_pixel_13_write : OUT STD_LOGIC;
        dst_V_pixel_14_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_14_full_n : IN STD_LOGIC;
        dst_V_pixel_14_write : OUT STD_LOGIC;
        dst_V_pixel_15_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_15_full_n : IN STD_LOGIC;
        dst_V_pixel_15_write : OUT STD_LOGIC;
        dst_V_pixel_16_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_16_full_n : IN STD_LOGIC;
        dst_V_pixel_16_write : OUT STD_LOGIC;
        dst_V_pixel_17_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_17_full_n : IN STD_LOGIC;
        dst_V_pixel_17_write : OUT STD_LOGIC;
        dst_V_pixel_18_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_18_full_n : IN STD_LOGIC;
        dst_V_pixel_18_write : OUT STD_LOGIC;
        dst_V_pixel_19_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_19_full_n : IN STD_LOGIC;
        dst_V_pixel_19_write : OUT STD_LOGIC;
        dst_V_pixel_20_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_20_full_n : IN STD_LOGIC;
        dst_V_pixel_20_write : OUT STD_LOGIC;
        dst_V_pixel_21_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_21_full_n : IN STD_LOGIC;
        dst_V_pixel_21_write : OUT STD_LOGIC;
        dst_V_pixel_22_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_22_full_n : IN STD_LOGIC;
        dst_V_pixel_22_write : OUT STD_LOGIC;
        dst_V_pixel_23_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_23_full_n : IN STD_LOGIC;
        dst_V_pixel_23_write : OUT STD_LOGIC;
        dst_V_pixel_24_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_24_full_n : IN STD_LOGIC;
        dst_V_pixel_24_write : OUT STD_LOGIC;
        dst_V_pixel_25_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_25_full_n : IN STD_LOGIC;
        dst_V_pixel_25_write : OUT STD_LOGIC;
        dst_V_pixel_26_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_26_full_n : IN STD_LOGIC;
        dst_V_pixel_26_write : OUT STD_LOGIC;
        dst_V_pixel_27_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_27_full_n : IN STD_LOGIC;
        dst_V_pixel_27_write : OUT STD_LOGIC;
        dst_V_pixel_28_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_28_full_n : IN STD_LOGIC;
        dst_V_pixel_28_write : OUT STD_LOGIC;
        dst_V_pixel_29_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_29_full_n : IN STD_LOGIC;
        dst_V_pixel_29_write : OUT STD_LOGIC;
        dst_V_pixel_30_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_30_full_n : IN STD_LOGIC;
        dst_V_pixel_30_write : OUT STD_LOGIC;
        dst_V_pixel_31_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_31_full_n : IN STD_LOGIC;
        dst_V_pixel_31_write : OUT STD_LOGIC;
        dst_V_pixel_32_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_32_full_n : IN STD_LOGIC;
        dst_V_pixel_32_write : OUT STD_LOGIC;
        dst_V_pixel_33_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_33_full_n : IN STD_LOGIC;
        dst_V_pixel_33_write : OUT STD_LOGIC;
        dst_V_pixel_34_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_34_full_n : IN STD_LOGIC;
        dst_V_pixel_34_write : OUT STD_LOGIC;
        dst_V_pixel_35_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_35_full_n : IN STD_LOGIC;
        dst_V_pixel_35_write : OUT STD_LOGIC;
        dst_V_pixel_36_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_36_full_n : IN STD_LOGIC;
        dst_V_pixel_36_write : OUT STD_LOGIC;
        dst_V_pixel_37_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_37_full_n : IN STD_LOGIC;
        dst_V_pixel_37_write : OUT STD_LOGIC;
        dst_V_pixel_38_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_38_full_n : IN STD_LOGIC;
        dst_V_pixel_38_write : OUT STD_LOGIC;
        dst_V_pixel_39_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_39_full_n : IN STD_LOGIC;
        dst_V_pixel_39_write : OUT STD_LOGIC;
        dst_V_pixel_40_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_40_full_n : IN STD_LOGIC;
        dst_V_pixel_40_write : OUT STD_LOGIC;
        dst_V_pixel_41_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_41_full_n : IN STD_LOGIC;
        dst_V_pixel_41_write : OUT STD_LOGIC;
        dst_V_pixel_42_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_42_full_n : IN STD_LOGIC;
        dst_V_pixel_42_write : OUT STD_LOGIC;
        dst_V_pixel_43_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_43_full_n : IN STD_LOGIC;
        dst_V_pixel_43_write : OUT STD_LOGIC );
    end component;


    component Sobel_conv3x3_tile_strm IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        src_V_pixel_0_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_0_empty_n : IN STD_LOGIC;
        src_V_pixel_0_read : OUT STD_LOGIC;
        src_V_pixel_1_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_1_empty_n : IN STD_LOGIC;
        src_V_pixel_1_read : OUT STD_LOGIC;
        src_V_pixel_2_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_2_empty_n : IN STD_LOGIC;
        src_V_pixel_2_read : OUT STD_LOGIC;
        src_V_pixel_3_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_3_empty_n : IN STD_LOGIC;
        src_V_pixel_3_read : OUT STD_LOGIC;
        src_V_pixel_4_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_4_empty_n : IN STD_LOGIC;
        src_V_pixel_4_read : OUT STD_LOGIC;
        src_V_pixel_5_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_5_empty_n : IN STD_LOGIC;
        src_V_pixel_5_read : OUT STD_LOGIC;
        src_V_pixel_6_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_6_empty_n : IN STD_LOGIC;
        src_V_pixel_6_read : OUT STD_LOGIC;
        src_V_pixel_7_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_7_empty_n : IN STD_LOGIC;
        src_V_pixel_7_read : OUT STD_LOGIC;
        src_V_pixel_8_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_8_empty_n : IN STD_LOGIC;
        src_V_pixel_8_read : OUT STD_LOGIC;
        src_V_pixel_9_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_9_empty_n : IN STD_LOGIC;
        src_V_pixel_9_read : OUT STD_LOGIC;
        src_V_pixel_10_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_10_empty_n : IN STD_LOGIC;
        src_V_pixel_10_read : OUT STD_LOGIC;
        src_V_pixel_11_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_11_empty_n : IN STD_LOGIC;
        src_V_pixel_11_read : OUT STD_LOGIC;
        src_V_pixel_12_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_12_empty_n : IN STD_LOGIC;
        src_V_pixel_12_read : OUT STD_LOGIC;
        src_V_pixel_13_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_13_empty_n : IN STD_LOGIC;
        src_V_pixel_13_read : OUT STD_LOGIC;
        src_V_pixel_14_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_14_empty_n : IN STD_LOGIC;
        src_V_pixel_14_read : OUT STD_LOGIC;
        src_V_pixel_15_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_15_empty_n : IN STD_LOGIC;
        src_V_pixel_15_read : OUT STD_LOGIC;
        src_V_pixel_16_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_16_empty_n : IN STD_LOGIC;
        src_V_pixel_16_read : OUT STD_LOGIC;
        src_V_pixel_17_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_17_empty_n : IN STD_LOGIC;
        src_V_pixel_17_read : OUT STD_LOGIC;
        src_V_pixel_18_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_18_empty_n : IN STD_LOGIC;
        src_V_pixel_18_read : OUT STD_LOGIC;
        src_V_pixel_19_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_19_empty_n : IN STD_LOGIC;
        src_V_pixel_19_read : OUT STD_LOGIC;
        src_V_pixel_20_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_20_empty_n : IN STD_LOGIC;
        src_V_pixel_20_read : OUT STD_LOGIC;
        src_V_pixel_21_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_21_empty_n : IN STD_LOGIC;
        src_V_pixel_21_read : OUT STD_LOGIC;
        src_V_pixel_22_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_22_empty_n : IN STD_LOGIC;
        src_V_pixel_22_read : OUT STD_LOGIC;
        src_V_pixel_23_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_23_empty_n : IN STD_LOGIC;
        src_V_pixel_23_read : OUT STD_LOGIC;
        src_V_pixel_24_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_24_empty_n : IN STD_LOGIC;
        src_V_pixel_24_read : OUT STD_LOGIC;
        src_V_pixel_25_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_25_empty_n : IN STD_LOGIC;
        src_V_pixel_25_read : OUT STD_LOGIC;
        src_V_pixel_26_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_26_empty_n : IN STD_LOGIC;
        src_V_pixel_26_read : OUT STD_LOGIC;
        src_V_pixel_27_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_27_empty_n : IN STD_LOGIC;
        src_V_pixel_27_read : OUT STD_LOGIC;
        src_V_pixel_28_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_28_empty_n : IN STD_LOGIC;
        src_V_pixel_28_read : OUT STD_LOGIC;
        src_V_pixel_29_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_29_empty_n : IN STD_LOGIC;
        src_V_pixel_29_read : OUT STD_LOGIC;
        src_V_pixel_30_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_30_empty_n : IN STD_LOGIC;
        src_V_pixel_30_read : OUT STD_LOGIC;
        src_V_pixel_31_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_31_empty_n : IN STD_LOGIC;
        src_V_pixel_31_read : OUT STD_LOGIC;
        src_V_pixel_32_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_32_empty_n : IN STD_LOGIC;
        src_V_pixel_32_read : OUT STD_LOGIC;
        src_V_pixel_33_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_33_empty_n : IN STD_LOGIC;
        src_V_pixel_33_read : OUT STD_LOGIC;
        src_V_pixel_34_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_34_empty_n : IN STD_LOGIC;
        src_V_pixel_34_read : OUT STD_LOGIC;
        src_V_pixel_35_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_35_empty_n : IN STD_LOGIC;
        src_V_pixel_35_read : OUT STD_LOGIC;
        src_V_pixel_36_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_36_empty_n : IN STD_LOGIC;
        src_V_pixel_36_read : OUT STD_LOGIC;
        src_V_pixel_37_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_37_empty_n : IN STD_LOGIC;
        src_V_pixel_37_read : OUT STD_LOGIC;
        src_V_pixel_38_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_38_empty_n : IN STD_LOGIC;
        src_V_pixel_38_read : OUT STD_LOGIC;
        src_V_pixel_39_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_39_empty_n : IN STD_LOGIC;
        src_V_pixel_39_read : OUT STD_LOGIC;
        src_V_pixel_40_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_40_empty_n : IN STD_LOGIC;
        src_V_pixel_40_read : OUT STD_LOGIC;
        src_V_pixel_41_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_41_empty_n : IN STD_LOGIC;
        src_V_pixel_41_read : OUT STD_LOGIC;
        src_V_pixel_42_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_42_empty_n : IN STD_LOGIC;
        src_V_pixel_42_read : OUT STD_LOGIC;
        src_V_pixel_43_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_43_empty_n : IN STD_LOGIC;
        src_V_pixel_43_read : OUT STD_LOGIC;
        dst_V_pixel_0_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_0_full_n : IN STD_LOGIC;
        dst_V_pixel_0_write : OUT STD_LOGIC;
        dst_V_pixel_1_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_1_full_n : IN STD_LOGIC;
        dst_V_pixel_1_write : OUT STD_LOGIC;
        dst_V_pixel_2_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_2_full_n : IN STD_LOGIC;
        dst_V_pixel_2_write : OUT STD_LOGIC;
        dst_V_pixel_3_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_3_full_n : IN STD_LOGIC;
        dst_V_pixel_3_write : OUT STD_LOGIC;
        dst_V_pixel_4_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_4_full_n : IN STD_LOGIC;
        dst_V_pixel_4_write : OUT STD_LOGIC;
        dst_V_pixel_5_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_5_full_n : IN STD_LOGIC;
        dst_V_pixel_5_write : OUT STD_LOGIC;
        dst_V_pixel_6_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_6_full_n : IN STD_LOGIC;
        dst_V_pixel_6_write : OUT STD_LOGIC;
        dst_V_pixel_7_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_7_full_n : IN STD_LOGIC;
        dst_V_pixel_7_write : OUT STD_LOGIC;
        dst_V_pixel_8_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_8_full_n : IN STD_LOGIC;
        dst_V_pixel_8_write : OUT STD_LOGIC;
        dst_V_pixel_9_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_9_full_n : IN STD_LOGIC;
        dst_V_pixel_9_write : OUT STD_LOGIC;
        dst_V_pixel_10_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_10_full_n : IN STD_LOGIC;
        dst_V_pixel_10_write : OUT STD_LOGIC;
        dst_V_pixel_11_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_11_full_n : IN STD_LOGIC;
        dst_V_pixel_11_write : OUT STD_LOGIC;
        dst_V_pixel_12_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_12_full_n : IN STD_LOGIC;
        dst_V_pixel_12_write : OUT STD_LOGIC;
        dst_V_pixel_13_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_13_full_n : IN STD_LOGIC;
        dst_V_pixel_13_write : OUT STD_LOGIC;
        dst_V_pixel_14_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_14_full_n : IN STD_LOGIC;
        dst_V_pixel_14_write : OUT STD_LOGIC;
        dst_V_pixel_15_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_15_full_n : IN STD_LOGIC;
        dst_V_pixel_15_write : OUT STD_LOGIC;
        dst_V_pixel_16_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_16_full_n : IN STD_LOGIC;
        dst_V_pixel_16_write : OUT STD_LOGIC;
        dst_V_pixel_17_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_17_full_n : IN STD_LOGIC;
        dst_V_pixel_17_write : OUT STD_LOGIC;
        dst_V_pixel_18_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_18_full_n : IN STD_LOGIC;
        dst_V_pixel_18_write : OUT STD_LOGIC;
        dst_V_pixel_19_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_19_full_n : IN STD_LOGIC;
        dst_V_pixel_19_write : OUT STD_LOGIC;
        dst_V_pixel_20_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_20_full_n : IN STD_LOGIC;
        dst_V_pixel_20_write : OUT STD_LOGIC;
        dst_V_pixel_21_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_21_full_n : IN STD_LOGIC;
        dst_V_pixel_21_write : OUT STD_LOGIC;
        dst_V_pixel_22_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_22_full_n : IN STD_LOGIC;
        dst_V_pixel_22_write : OUT STD_LOGIC;
        dst_V_pixel_23_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_23_full_n : IN STD_LOGIC;
        dst_V_pixel_23_write : OUT STD_LOGIC;
        dst_V_pixel_24_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_24_full_n : IN STD_LOGIC;
        dst_V_pixel_24_write : OUT STD_LOGIC;
        dst_V_pixel_25_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_25_full_n : IN STD_LOGIC;
        dst_V_pixel_25_write : OUT STD_LOGIC;
        dst_V_pixel_26_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_26_full_n : IN STD_LOGIC;
        dst_V_pixel_26_write : OUT STD_LOGIC;
        dst_V_pixel_27_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_27_full_n : IN STD_LOGIC;
        dst_V_pixel_27_write : OUT STD_LOGIC;
        dst_V_pixel_28_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_28_full_n : IN STD_LOGIC;
        dst_V_pixel_28_write : OUT STD_LOGIC;
        dst_V_pixel_29_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_29_full_n : IN STD_LOGIC;
        dst_V_pixel_29_write : OUT STD_LOGIC;
        dst_V_pixel_30_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_30_full_n : IN STD_LOGIC;
        dst_V_pixel_30_write : OUT STD_LOGIC;
        dst_V_pixel_31_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_31_full_n : IN STD_LOGIC;
        dst_V_pixel_31_write : OUT STD_LOGIC;
        dst_V_pixel_32_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_32_full_n : IN STD_LOGIC;
        dst_V_pixel_32_write : OUT STD_LOGIC;
        dst_V_pixel_33_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_33_full_n : IN STD_LOGIC;
        dst_V_pixel_33_write : OUT STD_LOGIC;
        dst_V_pixel_34_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_34_full_n : IN STD_LOGIC;
        dst_V_pixel_34_write : OUT STD_LOGIC;
        dst_V_pixel_35_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_35_full_n : IN STD_LOGIC;
        dst_V_pixel_35_write : OUT STD_LOGIC;
        dst_V_pixel_36_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_36_full_n : IN STD_LOGIC;
        dst_V_pixel_36_write : OUT STD_LOGIC;
        dst_V_pixel_37_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_37_full_n : IN STD_LOGIC;
        dst_V_pixel_37_write : OUT STD_LOGIC;
        dst_V_pixel_38_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_38_full_n : IN STD_LOGIC;
        dst_V_pixel_38_write : OUT STD_LOGIC;
        dst_V_pixel_39_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_39_full_n : IN STD_LOGIC;
        dst_V_pixel_39_write : OUT STD_LOGIC;
        dst_V_pixel_40_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_40_full_n : IN STD_LOGIC;
        dst_V_pixel_40_write : OUT STD_LOGIC;
        dst_V_pixel_41_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_41_full_n : IN STD_LOGIC;
        dst_V_pixel_41_write : OUT STD_LOGIC );
    end component;


    component Sobel_downstrm2upstrm_output_array IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        src_V_pixel_0_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_0_empty_n : IN STD_LOGIC;
        src_V_pixel_0_read : OUT STD_LOGIC;
        src_V_pixel_1_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_1_empty_n : IN STD_LOGIC;
        src_V_pixel_1_read : OUT STD_LOGIC;
        src_V_pixel_2_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_2_empty_n : IN STD_LOGIC;
        src_V_pixel_2_read : OUT STD_LOGIC;
        src_V_pixel_3_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_3_empty_n : IN STD_LOGIC;
        src_V_pixel_3_read : OUT STD_LOGIC;
        src_V_pixel_4_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_4_empty_n : IN STD_LOGIC;
        src_V_pixel_4_read : OUT STD_LOGIC;
        src_V_pixel_5_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_5_empty_n : IN STD_LOGIC;
        src_V_pixel_5_read : OUT STD_LOGIC;
        src_V_pixel_6_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_6_empty_n : IN STD_LOGIC;
        src_V_pixel_6_read : OUT STD_LOGIC;
        src_V_pixel_7_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_7_empty_n : IN STD_LOGIC;
        src_V_pixel_7_read : OUT STD_LOGIC;
        src_V_pixel_8_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_8_empty_n : IN STD_LOGIC;
        src_V_pixel_8_read : OUT STD_LOGIC;
        src_V_pixel_9_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_9_empty_n : IN STD_LOGIC;
        src_V_pixel_9_read : OUT STD_LOGIC;
        src_V_pixel_10_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_10_empty_n : IN STD_LOGIC;
        src_V_pixel_10_read : OUT STD_LOGIC;
        src_V_pixel_11_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_11_empty_n : IN STD_LOGIC;
        src_V_pixel_11_read : OUT STD_LOGIC;
        src_V_pixel_12_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_12_empty_n : IN STD_LOGIC;
        src_V_pixel_12_read : OUT STD_LOGIC;
        src_V_pixel_13_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_13_empty_n : IN STD_LOGIC;
        src_V_pixel_13_read : OUT STD_LOGIC;
        src_V_pixel_14_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_14_empty_n : IN STD_LOGIC;
        src_V_pixel_14_read : OUT STD_LOGIC;
        src_V_pixel_15_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_15_empty_n : IN STD_LOGIC;
        src_V_pixel_15_read : OUT STD_LOGIC;
        src_V_pixel_16_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_16_empty_n : IN STD_LOGIC;
        src_V_pixel_16_read : OUT STD_LOGIC;
        src_V_pixel_17_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_17_empty_n : IN STD_LOGIC;
        src_V_pixel_17_read : OUT STD_LOGIC;
        src_V_pixel_18_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_18_empty_n : IN STD_LOGIC;
        src_V_pixel_18_read : OUT STD_LOGIC;
        src_V_pixel_19_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_19_empty_n : IN STD_LOGIC;
        src_V_pixel_19_read : OUT STD_LOGIC;
        src_V_pixel_20_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_20_empty_n : IN STD_LOGIC;
        src_V_pixel_20_read : OUT STD_LOGIC;
        src_V_pixel_21_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_21_empty_n : IN STD_LOGIC;
        src_V_pixel_21_read : OUT STD_LOGIC;
        src_V_pixel_22_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_22_empty_n : IN STD_LOGIC;
        src_V_pixel_22_read : OUT STD_LOGIC;
        src_V_pixel_23_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_23_empty_n : IN STD_LOGIC;
        src_V_pixel_23_read : OUT STD_LOGIC;
        src_V_pixel_24_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_24_empty_n : IN STD_LOGIC;
        src_V_pixel_24_read : OUT STD_LOGIC;
        src_V_pixel_25_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_25_empty_n : IN STD_LOGIC;
        src_V_pixel_25_read : OUT STD_LOGIC;
        src_V_pixel_26_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_26_empty_n : IN STD_LOGIC;
        src_V_pixel_26_read : OUT STD_LOGIC;
        src_V_pixel_27_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_27_empty_n : IN STD_LOGIC;
        src_V_pixel_27_read : OUT STD_LOGIC;
        src_V_pixel_28_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_28_empty_n : IN STD_LOGIC;
        src_V_pixel_28_read : OUT STD_LOGIC;
        src_V_pixel_29_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_29_empty_n : IN STD_LOGIC;
        src_V_pixel_29_read : OUT STD_LOGIC;
        src_V_pixel_30_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_30_empty_n : IN STD_LOGIC;
        src_V_pixel_30_read : OUT STD_LOGIC;
        src_V_pixel_31_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_31_empty_n : IN STD_LOGIC;
        src_V_pixel_31_read : OUT STD_LOGIC;
        src_V_pixel_32_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_32_empty_n : IN STD_LOGIC;
        src_V_pixel_32_read : OUT STD_LOGIC;
        src_V_pixel_33_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_33_empty_n : IN STD_LOGIC;
        src_V_pixel_33_read : OUT STD_LOGIC;
        src_V_pixel_34_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_34_empty_n : IN STD_LOGIC;
        src_V_pixel_34_read : OUT STD_LOGIC;
        src_V_pixel_35_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_35_empty_n : IN STD_LOGIC;
        src_V_pixel_35_read : OUT STD_LOGIC;
        src_V_pixel_36_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_36_empty_n : IN STD_LOGIC;
        src_V_pixel_36_read : OUT STD_LOGIC;
        src_V_pixel_37_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_37_empty_n : IN STD_LOGIC;
        src_V_pixel_37_read : OUT STD_LOGIC;
        src_V_pixel_38_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_38_empty_n : IN STD_LOGIC;
        src_V_pixel_38_read : OUT STD_LOGIC;
        src_V_pixel_39_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_39_empty_n : IN STD_LOGIC;
        src_V_pixel_39_read : OUT STD_LOGIC;
        src_V_pixel_40_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_40_empty_n : IN STD_LOGIC;
        src_V_pixel_40_read : OUT STD_LOGIC;
        src_V_pixel_41_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_41_empty_n : IN STD_LOGIC;
        src_V_pixel_41_read : OUT STD_LOGIC;
        dst_V_pixel_0_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_0_full_n : IN STD_LOGIC;
        dst_V_pixel_0_write : OUT STD_LOGIC;
        dst_V_pixel_1_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_1_full_n : IN STD_LOGIC;
        dst_V_pixel_1_write : OUT STD_LOGIC;
        dst_V_pixel_2_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_2_full_n : IN STD_LOGIC;
        dst_V_pixel_2_write : OUT STD_LOGIC;
        dst_V_pixel_3_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_3_full_n : IN STD_LOGIC;
        dst_V_pixel_3_write : OUT STD_LOGIC;
        dst_V_pixel_4_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_4_full_n : IN STD_LOGIC;
        dst_V_pixel_4_write : OUT STD_LOGIC;
        dst_V_pixel_5_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_5_full_n : IN STD_LOGIC;
        dst_V_pixel_5_write : OUT STD_LOGIC;
        dst_V_pixel_6_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_6_full_n : IN STD_LOGIC;
        dst_V_pixel_6_write : OUT STD_LOGIC;
        dst_V_pixel_7_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_7_full_n : IN STD_LOGIC;
        dst_V_pixel_7_write : OUT STD_LOGIC;
        dst_V_pixel_8_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_8_full_n : IN STD_LOGIC;
        dst_V_pixel_8_write : OUT STD_LOGIC;
        dst_V_pixel_9_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_9_full_n : IN STD_LOGIC;
        dst_V_pixel_9_write : OUT STD_LOGIC;
        dst_V_pixel_10_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_10_full_n : IN STD_LOGIC;
        dst_V_pixel_10_write : OUT STD_LOGIC;
        dst_V_pixel_11_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_11_full_n : IN STD_LOGIC;
        dst_V_pixel_11_write : OUT STD_LOGIC;
        dst_V_pixel_12_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_12_full_n : IN STD_LOGIC;
        dst_V_pixel_12_write : OUT STD_LOGIC;
        dst_V_pixel_13_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_13_full_n : IN STD_LOGIC;
        dst_V_pixel_13_write : OUT STD_LOGIC;
        dst_V_pixel_14_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_14_full_n : IN STD_LOGIC;
        dst_V_pixel_14_write : OUT STD_LOGIC;
        dst_V_pixel_15_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_15_full_n : IN STD_LOGIC;
        dst_V_pixel_15_write : OUT STD_LOGIC;
        dst_V_pixel_16_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_16_full_n : IN STD_LOGIC;
        dst_V_pixel_16_write : OUT STD_LOGIC;
        dst_V_pixel_17_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_17_full_n : IN STD_LOGIC;
        dst_V_pixel_17_write : OUT STD_LOGIC;
        dst_V_pixel_18_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_18_full_n : IN STD_LOGIC;
        dst_V_pixel_18_write : OUT STD_LOGIC;
        dst_V_pixel_19_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_19_full_n : IN STD_LOGIC;
        dst_V_pixel_19_write : OUT STD_LOGIC;
        dst_V_pixel_20_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_20_full_n : IN STD_LOGIC;
        dst_V_pixel_20_write : OUT STD_LOGIC;
        dst_V_pixel_21_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_21_full_n : IN STD_LOGIC;
        dst_V_pixel_21_write : OUT STD_LOGIC;
        dst_V_pixel_22_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_22_full_n : IN STD_LOGIC;
        dst_V_pixel_22_write : OUT STD_LOGIC;
        dst_V_pixel_23_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_23_full_n : IN STD_LOGIC;
        dst_V_pixel_23_write : OUT STD_LOGIC;
        dst_V_pixel_24_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_24_full_n : IN STD_LOGIC;
        dst_V_pixel_24_write : OUT STD_LOGIC;
        dst_V_pixel_25_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_25_full_n : IN STD_LOGIC;
        dst_V_pixel_25_write : OUT STD_LOGIC;
        dst_V_pixel_26_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_26_full_n : IN STD_LOGIC;
        dst_V_pixel_26_write : OUT STD_LOGIC;
        dst_V_pixel_27_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_27_full_n : IN STD_LOGIC;
        dst_V_pixel_27_write : OUT STD_LOGIC;
        dst_V_pixel_28_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_28_full_n : IN STD_LOGIC;
        dst_V_pixel_28_write : OUT STD_LOGIC;
        dst_V_pixel_29_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_29_full_n : IN STD_LOGIC;
        dst_V_pixel_29_write : OUT STD_LOGIC;
        dst_V_pixel_30_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_30_full_n : IN STD_LOGIC;
        dst_V_pixel_30_write : OUT STD_LOGIC;
        dst_V_pixel_31_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_31_full_n : IN STD_LOGIC;
        dst_V_pixel_31_write : OUT STD_LOGIC;
        dst_V_pixel_32_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_32_full_n : IN STD_LOGIC;
        dst_V_pixel_32_write : OUT STD_LOGIC;
        dst_V_pixel_33_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_33_full_n : IN STD_LOGIC;
        dst_V_pixel_33_write : OUT STD_LOGIC;
        dst_V_pixel_34_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_34_full_n : IN STD_LOGIC;
        dst_V_pixel_34_write : OUT STD_LOGIC;
        dst_V_pixel_35_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_35_full_n : IN STD_LOGIC;
        dst_V_pixel_35_write : OUT STD_LOGIC;
        dst_V_pixel_36_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_36_full_n : IN STD_LOGIC;
        dst_V_pixel_36_write : OUT STD_LOGIC;
        dst_V_pixel_37_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_37_full_n : IN STD_LOGIC;
        dst_V_pixel_37_write : OUT STD_LOGIC;
        dst_V_pixel_38_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_38_full_n : IN STD_LOGIC;
        dst_V_pixel_38_write : OUT STD_LOGIC;
        dst_V_pixel_39_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_39_full_n : IN STD_LOGIC;
        dst_V_pixel_39_write : OUT STD_LOGIC;
        dst_V_pixel_40_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_40_full_n : IN STD_LOGIC;
        dst_V_pixel_40_write : OUT STD_LOGIC;
        dst_V_pixel_41_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_41_full_n : IN STD_LOGIC;
        dst_V_pixel_41_write : OUT STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_in_V_pixel_0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_in_V_pixel_1 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_in_V_pixel_2 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_in_V_pixel_3 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_in_V_pixel_4 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_in_V_pixel_5 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_in_V_pixel_6 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_in_V_pixel_7 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_in_V_pixel_8 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_in_V_pixel_9 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_in_V_pixel_10 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_in_V_pixel_11 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_in_V_pixel_12 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_in_V_pixel_13 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_in_V_pixel_14 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_in_V_pixel_15 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_in_V_pixel_16 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_in_V_pixel_17 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_in_V_pixel_18 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_in_V_pixel_19 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_in_V_pixel_20 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_in_V_pixel_21 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_in_V_pixel_22 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_in_V_pixel_23 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_in_V_pixel_24 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_in_V_pixel_25 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_in_V_pixel_26 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_in_V_pixel_27 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_in_V_pixel_28 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_in_V_pixel_29 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_in_V_pixel_30 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_in_V_pixel_31 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_in_V_pixel_32 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_in_V_pixel_33 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_in_V_pixel_34 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_in_V_pixel_35 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_in_V_pixel_36 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_in_V_pixel_37 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_in_V_pixel_38 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_in_V_pixel_39 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_in_V_pixel_40 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_in_V_pixel_41 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_in_V_pixel_42 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_in_V_pixel_43 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_out_V_pixel_0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_out_V_pixel_1 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_out_V_pixel_2 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_out_V_pixel_3 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_out_V_pixel_4 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_out_V_pixel_5 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_out_V_pixel_6 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_out_V_pixel_7 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_out_V_pixel_8 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_out_V_pixel_9 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_out_V_pixel_10 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_out_V_pixel_11 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_out_V_pixel_12 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_out_V_pixel_13 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_out_V_pixel_14 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_out_V_pixel_15 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_out_V_pixel_16 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_out_V_pixel_17 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_out_V_pixel_18 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_out_V_pixel_19 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_out_V_pixel_20 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_out_V_pixel_21 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_out_V_pixel_22 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_out_V_pixel_23 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_out_V_pixel_24 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_out_V_pixel_25 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_out_V_pixel_26 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_out_V_pixel_27 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_out_V_pixel_28 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_out_V_pixel_29 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_out_V_pixel_30 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_out_V_pixel_31 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_out_V_pixel_32 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_out_V_pixel_33 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_out_V_pixel_34 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_out_V_pixel_35 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_out_V_pixel_36 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_out_V_pixel_37 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_out_V_pixel_38 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_out_V_pixel_39 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_out_V_pixel_40 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_out_V_pixel_41 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;



begin
    Sobel_upstrm2downstrm_input_array_U0 : component Sobel_upstrm2downstrm_input_array
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => Sobel_upstrm2downstrm_input_array_U0_ap_start,
        ap_done => Sobel_upstrm2downstrm_input_array_U0_ap_done,
        ap_continue => Sobel_upstrm2downstrm_input_array_U0_ap_continue,
        ap_idle => Sobel_upstrm2downstrm_input_array_U0_ap_idle,
        ap_ready => Sobel_upstrm2downstrm_input_array_U0_ap_ready,
        src_V_pixel_0_dout => src_V_pixel_0_dout,
        src_V_pixel_0_empty_n => src_V_pixel_0_empty_n,
        src_V_pixel_0_read => Sobel_upstrm2downstrm_input_array_U0_src_V_pixel_0_read,
        src_V_pixel_1_dout => src_V_pixel_1_dout,
        src_V_pixel_1_empty_n => src_V_pixel_1_empty_n,
        src_V_pixel_1_read => Sobel_upstrm2downstrm_input_array_U0_src_V_pixel_1_read,
        src_V_pixel_2_dout => src_V_pixel_2_dout,
        src_V_pixel_2_empty_n => src_V_pixel_2_empty_n,
        src_V_pixel_2_read => Sobel_upstrm2downstrm_input_array_U0_src_V_pixel_2_read,
        src_V_pixel_3_dout => src_V_pixel_3_dout,
        src_V_pixel_3_empty_n => src_V_pixel_3_empty_n,
        src_V_pixel_3_read => Sobel_upstrm2downstrm_input_array_U0_src_V_pixel_3_read,
        src_V_pixel_4_dout => src_V_pixel_4_dout,
        src_V_pixel_4_empty_n => src_V_pixel_4_empty_n,
        src_V_pixel_4_read => Sobel_upstrm2downstrm_input_array_U0_src_V_pixel_4_read,
        src_V_pixel_5_dout => src_V_pixel_5_dout,
        src_V_pixel_5_empty_n => src_V_pixel_5_empty_n,
        src_V_pixel_5_read => Sobel_upstrm2downstrm_input_array_U0_src_V_pixel_5_read,
        src_V_pixel_6_dout => src_V_pixel_6_dout,
        src_V_pixel_6_empty_n => src_V_pixel_6_empty_n,
        src_V_pixel_6_read => Sobel_upstrm2downstrm_input_array_U0_src_V_pixel_6_read,
        src_V_pixel_7_dout => src_V_pixel_7_dout,
        src_V_pixel_7_empty_n => src_V_pixel_7_empty_n,
        src_V_pixel_7_read => Sobel_upstrm2downstrm_input_array_U0_src_V_pixel_7_read,
        src_V_pixel_8_dout => src_V_pixel_8_dout,
        src_V_pixel_8_empty_n => src_V_pixel_8_empty_n,
        src_V_pixel_8_read => Sobel_upstrm2downstrm_input_array_U0_src_V_pixel_8_read,
        src_V_pixel_9_dout => src_V_pixel_9_dout,
        src_V_pixel_9_empty_n => src_V_pixel_9_empty_n,
        src_V_pixel_9_read => Sobel_upstrm2downstrm_input_array_U0_src_V_pixel_9_read,
        src_V_pixel_10_dout => src_V_pixel_10_dout,
        src_V_pixel_10_empty_n => src_V_pixel_10_empty_n,
        src_V_pixel_10_read => Sobel_upstrm2downstrm_input_array_U0_src_V_pixel_10_read,
        src_V_pixel_11_dout => src_V_pixel_11_dout,
        src_V_pixel_11_empty_n => src_V_pixel_11_empty_n,
        src_V_pixel_11_read => Sobel_upstrm2downstrm_input_array_U0_src_V_pixel_11_read,
        src_V_pixel_12_dout => src_V_pixel_12_dout,
        src_V_pixel_12_empty_n => src_V_pixel_12_empty_n,
        src_V_pixel_12_read => Sobel_upstrm2downstrm_input_array_U0_src_V_pixel_12_read,
        src_V_pixel_13_dout => src_V_pixel_13_dout,
        src_V_pixel_13_empty_n => src_V_pixel_13_empty_n,
        src_V_pixel_13_read => Sobel_upstrm2downstrm_input_array_U0_src_V_pixel_13_read,
        src_V_pixel_14_dout => src_V_pixel_14_dout,
        src_V_pixel_14_empty_n => src_V_pixel_14_empty_n,
        src_V_pixel_14_read => Sobel_upstrm2downstrm_input_array_U0_src_V_pixel_14_read,
        src_V_pixel_15_dout => src_V_pixel_15_dout,
        src_V_pixel_15_empty_n => src_V_pixel_15_empty_n,
        src_V_pixel_15_read => Sobel_upstrm2downstrm_input_array_U0_src_V_pixel_15_read,
        src_V_pixel_16_dout => src_V_pixel_16_dout,
        src_V_pixel_16_empty_n => src_V_pixel_16_empty_n,
        src_V_pixel_16_read => Sobel_upstrm2downstrm_input_array_U0_src_V_pixel_16_read,
        src_V_pixel_17_dout => src_V_pixel_17_dout,
        src_V_pixel_17_empty_n => src_V_pixel_17_empty_n,
        src_V_pixel_17_read => Sobel_upstrm2downstrm_input_array_U0_src_V_pixel_17_read,
        src_V_pixel_18_dout => src_V_pixel_18_dout,
        src_V_pixel_18_empty_n => src_V_pixel_18_empty_n,
        src_V_pixel_18_read => Sobel_upstrm2downstrm_input_array_U0_src_V_pixel_18_read,
        src_V_pixel_19_dout => src_V_pixel_19_dout,
        src_V_pixel_19_empty_n => src_V_pixel_19_empty_n,
        src_V_pixel_19_read => Sobel_upstrm2downstrm_input_array_U0_src_V_pixel_19_read,
        src_V_pixel_20_dout => src_V_pixel_20_dout,
        src_V_pixel_20_empty_n => src_V_pixel_20_empty_n,
        src_V_pixel_20_read => Sobel_upstrm2downstrm_input_array_U0_src_V_pixel_20_read,
        src_V_pixel_21_dout => src_V_pixel_21_dout,
        src_V_pixel_21_empty_n => src_V_pixel_21_empty_n,
        src_V_pixel_21_read => Sobel_upstrm2downstrm_input_array_U0_src_V_pixel_21_read,
        src_V_pixel_22_dout => src_V_pixel_22_dout,
        src_V_pixel_22_empty_n => src_V_pixel_22_empty_n,
        src_V_pixel_22_read => Sobel_upstrm2downstrm_input_array_U0_src_V_pixel_22_read,
        src_V_pixel_23_dout => src_V_pixel_23_dout,
        src_V_pixel_23_empty_n => src_V_pixel_23_empty_n,
        src_V_pixel_23_read => Sobel_upstrm2downstrm_input_array_U0_src_V_pixel_23_read,
        src_V_pixel_24_dout => src_V_pixel_24_dout,
        src_V_pixel_24_empty_n => src_V_pixel_24_empty_n,
        src_V_pixel_24_read => Sobel_upstrm2downstrm_input_array_U0_src_V_pixel_24_read,
        src_V_pixel_25_dout => src_V_pixel_25_dout,
        src_V_pixel_25_empty_n => src_V_pixel_25_empty_n,
        src_V_pixel_25_read => Sobel_upstrm2downstrm_input_array_U0_src_V_pixel_25_read,
        src_V_pixel_26_dout => src_V_pixel_26_dout,
        src_V_pixel_26_empty_n => src_V_pixel_26_empty_n,
        src_V_pixel_26_read => Sobel_upstrm2downstrm_input_array_U0_src_V_pixel_26_read,
        src_V_pixel_27_dout => src_V_pixel_27_dout,
        src_V_pixel_27_empty_n => src_V_pixel_27_empty_n,
        src_V_pixel_27_read => Sobel_upstrm2downstrm_input_array_U0_src_V_pixel_27_read,
        src_V_pixel_28_dout => src_V_pixel_28_dout,
        src_V_pixel_28_empty_n => src_V_pixel_28_empty_n,
        src_V_pixel_28_read => Sobel_upstrm2downstrm_input_array_U0_src_V_pixel_28_read,
        src_V_pixel_29_dout => src_V_pixel_29_dout,
        src_V_pixel_29_empty_n => src_V_pixel_29_empty_n,
        src_V_pixel_29_read => Sobel_upstrm2downstrm_input_array_U0_src_V_pixel_29_read,
        src_V_pixel_30_dout => src_V_pixel_30_dout,
        src_V_pixel_30_empty_n => src_V_pixel_30_empty_n,
        src_V_pixel_30_read => Sobel_upstrm2downstrm_input_array_U0_src_V_pixel_30_read,
        src_V_pixel_31_dout => src_V_pixel_31_dout,
        src_V_pixel_31_empty_n => src_V_pixel_31_empty_n,
        src_V_pixel_31_read => Sobel_upstrm2downstrm_input_array_U0_src_V_pixel_31_read,
        src_V_pixel_32_dout => src_V_pixel_32_dout,
        src_V_pixel_32_empty_n => src_V_pixel_32_empty_n,
        src_V_pixel_32_read => Sobel_upstrm2downstrm_input_array_U0_src_V_pixel_32_read,
        src_V_pixel_33_dout => src_V_pixel_33_dout,
        src_V_pixel_33_empty_n => src_V_pixel_33_empty_n,
        src_V_pixel_33_read => Sobel_upstrm2downstrm_input_array_U0_src_V_pixel_33_read,
        src_V_pixel_34_dout => src_V_pixel_34_dout,
        src_V_pixel_34_empty_n => src_V_pixel_34_empty_n,
        src_V_pixel_34_read => Sobel_upstrm2downstrm_input_array_U0_src_V_pixel_34_read,
        src_V_pixel_35_dout => src_V_pixel_35_dout,
        src_V_pixel_35_empty_n => src_V_pixel_35_empty_n,
        src_V_pixel_35_read => Sobel_upstrm2downstrm_input_array_U0_src_V_pixel_35_read,
        src_V_pixel_36_dout => src_V_pixel_36_dout,
        src_V_pixel_36_empty_n => src_V_pixel_36_empty_n,
        src_V_pixel_36_read => Sobel_upstrm2downstrm_input_array_U0_src_V_pixel_36_read,
        src_V_pixel_37_dout => src_V_pixel_37_dout,
        src_V_pixel_37_empty_n => src_V_pixel_37_empty_n,
        src_V_pixel_37_read => Sobel_upstrm2downstrm_input_array_U0_src_V_pixel_37_read,
        src_V_pixel_38_dout => src_V_pixel_38_dout,
        src_V_pixel_38_empty_n => src_V_pixel_38_empty_n,
        src_V_pixel_38_read => Sobel_upstrm2downstrm_input_array_U0_src_V_pixel_38_read,
        src_V_pixel_39_dout => src_V_pixel_39_dout,
        src_V_pixel_39_empty_n => src_V_pixel_39_empty_n,
        src_V_pixel_39_read => Sobel_upstrm2downstrm_input_array_U0_src_V_pixel_39_read,
        src_V_pixel_40_dout => src_V_pixel_40_dout,
        src_V_pixel_40_empty_n => src_V_pixel_40_empty_n,
        src_V_pixel_40_read => Sobel_upstrm2downstrm_input_array_U0_src_V_pixel_40_read,
        src_V_pixel_41_dout => src_V_pixel_41_dout,
        src_V_pixel_41_empty_n => src_V_pixel_41_empty_n,
        src_V_pixel_41_read => Sobel_upstrm2downstrm_input_array_U0_src_V_pixel_41_read,
        src_V_pixel_42_dout => src_V_pixel_42_dout,
        src_V_pixel_42_empty_n => src_V_pixel_42_empty_n,
        src_V_pixel_42_read => Sobel_upstrm2downstrm_input_array_U0_src_V_pixel_42_read,
        src_V_pixel_43_dout => src_V_pixel_43_dout,
        src_V_pixel_43_empty_n => src_V_pixel_43_empty_n,
        src_V_pixel_43_read => Sobel_upstrm2downstrm_input_array_U0_src_V_pixel_43_read,
        dst_V_pixel_0_din => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_0_din,
        dst_V_pixel_0_full_n => strm_in_V_pixel_0_full_n,
        dst_V_pixel_0_write => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_0_write,
        dst_V_pixel_1_din => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_1_din,
        dst_V_pixel_1_full_n => strm_in_V_pixel_1_full_n,
        dst_V_pixel_1_write => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_1_write,
        dst_V_pixel_2_din => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_2_din,
        dst_V_pixel_2_full_n => strm_in_V_pixel_2_full_n,
        dst_V_pixel_2_write => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_2_write,
        dst_V_pixel_3_din => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_3_din,
        dst_V_pixel_3_full_n => strm_in_V_pixel_3_full_n,
        dst_V_pixel_3_write => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_3_write,
        dst_V_pixel_4_din => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_4_din,
        dst_V_pixel_4_full_n => strm_in_V_pixel_4_full_n,
        dst_V_pixel_4_write => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_4_write,
        dst_V_pixel_5_din => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_5_din,
        dst_V_pixel_5_full_n => strm_in_V_pixel_5_full_n,
        dst_V_pixel_5_write => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_5_write,
        dst_V_pixel_6_din => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_6_din,
        dst_V_pixel_6_full_n => strm_in_V_pixel_6_full_n,
        dst_V_pixel_6_write => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_6_write,
        dst_V_pixel_7_din => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_7_din,
        dst_V_pixel_7_full_n => strm_in_V_pixel_7_full_n,
        dst_V_pixel_7_write => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_7_write,
        dst_V_pixel_8_din => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_8_din,
        dst_V_pixel_8_full_n => strm_in_V_pixel_8_full_n,
        dst_V_pixel_8_write => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_8_write,
        dst_V_pixel_9_din => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_9_din,
        dst_V_pixel_9_full_n => strm_in_V_pixel_9_full_n,
        dst_V_pixel_9_write => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_9_write,
        dst_V_pixel_10_din => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_10_din,
        dst_V_pixel_10_full_n => strm_in_V_pixel_10_full_n,
        dst_V_pixel_10_write => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_10_write,
        dst_V_pixel_11_din => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_11_din,
        dst_V_pixel_11_full_n => strm_in_V_pixel_11_full_n,
        dst_V_pixel_11_write => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_11_write,
        dst_V_pixel_12_din => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_12_din,
        dst_V_pixel_12_full_n => strm_in_V_pixel_12_full_n,
        dst_V_pixel_12_write => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_12_write,
        dst_V_pixel_13_din => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_13_din,
        dst_V_pixel_13_full_n => strm_in_V_pixel_13_full_n,
        dst_V_pixel_13_write => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_13_write,
        dst_V_pixel_14_din => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_14_din,
        dst_V_pixel_14_full_n => strm_in_V_pixel_14_full_n,
        dst_V_pixel_14_write => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_14_write,
        dst_V_pixel_15_din => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_15_din,
        dst_V_pixel_15_full_n => strm_in_V_pixel_15_full_n,
        dst_V_pixel_15_write => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_15_write,
        dst_V_pixel_16_din => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_16_din,
        dst_V_pixel_16_full_n => strm_in_V_pixel_16_full_n,
        dst_V_pixel_16_write => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_16_write,
        dst_V_pixel_17_din => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_17_din,
        dst_V_pixel_17_full_n => strm_in_V_pixel_17_full_n,
        dst_V_pixel_17_write => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_17_write,
        dst_V_pixel_18_din => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_18_din,
        dst_V_pixel_18_full_n => strm_in_V_pixel_18_full_n,
        dst_V_pixel_18_write => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_18_write,
        dst_V_pixel_19_din => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_19_din,
        dst_V_pixel_19_full_n => strm_in_V_pixel_19_full_n,
        dst_V_pixel_19_write => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_19_write,
        dst_V_pixel_20_din => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_20_din,
        dst_V_pixel_20_full_n => strm_in_V_pixel_20_full_n,
        dst_V_pixel_20_write => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_20_write,
        dst_V_pixel_21_din => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_21_din,
        dst_V_pixel_21_full_n => strm_in_V_pixel_21_full_n,
        dst_V_pixel_21_write => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_21_write,
        dst_V_pixel_22_din => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_22_din,
        dst_V_pixel_22_full_n => strm_in_V_pixel_22_full_n,
        dst_V_pixel_22_write => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_22_write,
        dst_V_pixel_23_din => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_23_din,
        dst_V_pixel_23_full_n => strm_in_V_pixel_23_full_n,
        dst_V_pixel_23_write => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_23_write,
        dst_V_pixel_24_din => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_24_din,
        dst_V_pixel_24_full_n => strm_in_V_pixel_24_full_n,
        dst_V_pixel_24_write => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_24_write,
        dst_V_pixel_25_din => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_25_din,
        dst_V_pixel_25_full_n => strm_in_V_pixel_25_full_n,
        dst_V_pixel_25_write => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_25_write,
        dst_V_pixel_26_din => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_26_din,
        dst_V_pixel_26_full_n => strm_in_V_pixel_26_full_n,
        dst_V_pixel_26_write => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_26_write,
        dst_V_pixel_27_din => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_27_din,
        dst_V_pixel_27_full_n => strm_in_V_pixel_27_full_n,
        dst_V_pixel_27_write => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_27_write,
        dst_V_pixel_28_din => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_28_din,
        dst_V_pixel_28_full_n => strm_in_V_pixel_28_full_n,
        dst_V_pixel_28_write => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_28_write,
        dst_V_pixel_29_din => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_29_din,
        dst_V_pixel_29_full_n => strm_in_V_pixel_29_full_n,
        dst_V_pixel_29_write => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_29_write,
        dst_V_pixel_30_din => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_30_din,
        dst_V_pixel_30_full_n => strm_in_V_pixel_30_full_n,
        dst_V_pixel_30_write => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_30_write,
        dst_V_pixel_31_din => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_31_din,
        dst_V_pixel_31_full_n => strm_in_V_pixel_31_full_n,
        dst_V_pixel_31_write => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_31_write,
        dst_V_pixel_32_din => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_32_din,
        dst_V_pixel_32_full_n => strm_in_V_pixel_32_full_n,
        dst_V_pixel_32_write => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_32_write,
        dst_V_pixel_33_din => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_33_din,
        dst_V_pixel_33_full_n => strm_in_V_pixel_33_full_n,
        dst_V_pixel_33_write => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_33_write,
        dst_V_pixel_34_din => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_34_din,
        dst_V_pixel_34_full_n => strm_in_V_pixel_34_full_n,
        dst_V_pixel_34_write => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_34_write,
        dst_V_pixel_35_din => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_35_din,
        dst_V_pixel_35_full_n => strm_in_V_pixel_35_full_n,
        dst_V_pixel_35_write => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_35_write,
        dst_V_pixel_36_din => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_36_din,
        dst_V_pixel_36_full_n => strm_in_V_pixel_36_full_n,
        dst_V_pixel_36_write => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_36_write,
        dst_V_pixel_37_din => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_37_din,
        dst_V_pixel_37_full_n => strm_in_V_pixel_37_full_n,
        dst_V_pixel_37_write => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_37_write,
        dst_V_pixel_38_din => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_38_din,
        dst_V_pixel_38_full_n => strm_in_V_pixel_38_full_n,
        dst_V_pixel_38_write => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_38_write,
        dst_V_pixel_39_din => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_39_din,
        dst_V_pixel_39_full_n => strm_in_V_pixel_39_full_n,
        dst_V_pixel_39_write => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_39_write,
        dst_V_pixel_40_din => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_40_din,
        dst_V_pixel_40_full_n => strm_in_V_pixel_40_full_n,
        dst_V_pixel_40_write => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_40_write,
        dst_V_pixel_41_din => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_41_din,
        dst_V_pixel_41_full_n => strm_in_V_pixel_41_full_n,
        dst_V_pixel_41_write => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_41_write,
        dst_V_pixel_42_din => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_42_din,
        dst_V_pixel_42_full_n => strm_in_V_pixel_42_full_n,
        dst_V_pixel_42_write => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_42_write,
        dst_V_pixel_43_din => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_43_din,
        dst_V_pixel_43_full_n => strm_in_V_pixel_43_full_n,
        dst_V_pixel_43_write => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_43_write);

    Sobel_conv3x3_tile_strm_U0 : component Sobel_conv3x3_tile_strm
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => Sobel_conv3x3_tile_strm_U0_ap_start,
        ap_done => Sobel_conv3x3_tile_strm_U0_ap_done,
        ap_continue => Sobel_conv3x3_tile_strm_U0_ap_continue,
        ap_idle => Sobel_conv3x3_tile_strm_U0_ap_idle,
        ap_ready => Sobel_conv3x3_tile_strm_U0_ap_ready,
        src_V_pixel_0_dout => strm_in_V_pixel_0_dout,
        src_V_pixel_0_empty_n => strm_in_V_pixel_0_empty_n,
        src_V_pixel_0_read => Sobel_conv3x3_tile_strm_U0_src_V_pixel_0_read,
        src_V_pixel_1_dout => strm_in_V_pixel_1_dout,
        src_V_pixel_1_empty_n => strm_in_V_pixel_1_empty_n,
        src_V_pixel_1_read => Sobel_conv3x3_tile_strm_U0_src_V_pixel_1_read,
        src_V_pixel_2_dout => strm_in_V_pixel_2_dout,
        src_V_pixel_2_empty_n => strm_in_V_pixel_2_empty_n,
        src_V_pixel_2_read => Sobel_conv3x3_tile_strm_U0_src_V_pixel_2_read,
        src_V_pixel_3_dout => strm_in_V_pixel_3_dout,
        src_V_pixel_3_empty_n => strm_in_V_pixel_3_empty_n,
        src_V_pixel_3_read => Sobel_conv3x3_tile_strm_U0_src_V_pixel_3_read,
        src_V_pixel_4_dout => strm_in_V_pixel_4_dout,
        src_V_pixel_4_empty_n => strm_in_V_pixel_4_empty_n,
        src_V_pixel_4_read => Sobel_conv3x3_tile_strm_U0_src_V_pixel_4_read,
        src_V_pixel_5_dout => strm_in_V_pixel_5_dout,
        src_V_pixel_5_empty_n => strm_in_V_pixel_5_empty_n,
        src_V_pixel_5_read => Sobel_conv3x3_tile_strm_U0_src_V_pixel_5_read,
        src_V_pixel_6_dout => strm_in_V_pixel_6_dout,
        src_V_pixel_6_empty_n => strm_in_V_pixel_6_empty_n,
        src_V_pixel_6_read => Sobel_conv3x3_tile_strm_U0_src_V_pixel_6_read,
        src_V_pixel_7_dout => strm_in_V_pixel_7_dout,
        src_V_pixel_7_empty_n => strm_in_V_pixel_7_empty_n,
        src_V_pixel_7_read => Sobel_conv3x3_tile_strm_U0_src_V_pixel_7_read,
        src_V_pixel_8_dout => strm_in_V_pixel_8_dout,
        src_V_pixel_8_empty_n => strm_in_V_pixel_8_empty_n,
        src_V_pixel_8_read => Sobel_conv3x3_tile_strm_U0_src_V_pixel_8_read,
        src_V_pixel_9_dout => strm_in_V_pixel_9_dout,
        src_V_pixel_9_empty_n => strm_in_V_pixel_9_empty_n,
        src_V_pixel_9_read => Sobel_conv3x3_tile_strm_U0_src_V_pixel_9_read,
        src_V_pixel_10_dout => strm_in_V_pixel_10_dout,
        src_V_pixel_10_empty_n => strm_in_V_pixel_10_empty_n,
        src_V_pixel_10_read => Sobel_conv3x3_tile_strm_U0_src_V_pixel_10_read,
        src_V_pixel_11_dout => strm_in_V_pixel_11_dout,
        src_V_pixel_11_empty_n => strm_in_V_pixel_11_empty_n,
        src_V_pixel_11_read => Sobel_conv3x3_tile_strm_U0_src_V_pixel_11_read,
        src_V_pixel_12_dout => strm_in_V_pixel_12_dout,
        src_V_pixel_12_empty_n => strm_in_V_pixel_12_empty_n,
        src_V_pixel_12_read => Sobel_conv3x3_tile_strm_U0_src_V_pixel_12_read,
        src_V_pixel_13_dout => strm_in_V_pixel_13_dout,
        src_V_pixel_13_empty_n => strm_in_V_pixel_13_empty_n,
        src_V_pixel_13_read => Sobel_conv3x3_tile_strm_U0_src_V_pixel_13_read,
        src_V_pixel_14_dout => strm_in_V_pixel_14_dout,
        src_V_pixel_14_empty_n => strm_in_V_pixel_14_empty_n,
        src_V_pixel_14_read => Sobel_conv3x3_tile_strm_U0_src_V_pixel_14_read,
        src_V_pixel_15_dout => strm_in_V_pixel_15_dout,
        src_V_pixel_15_empty_n => strm_in_V_pixel_15_empty_n,
        src_V_pixel_15_read => Sobel_conv3x3_tile_strm_U0_src_V_pixel_15_read,
        src_V_pixel_16_dout => strm_in_V_pixel_16_dout,
        src_V_pixel_16_empty_n => strm_in_V_pixel_16_empty_n,
        src_V_pixel_16_read => Sobel_conv3x3_tile_strm_U0_src_V_pixel_16_read,
        src_V_pixel_17_dout => strm_in_V_pixel_17_dout,
        src_V_pixel_17_empty_n => strm_in_V_pixel_17_empty_n,
        src_V_pixel_17_read => Sobel_conv3x3_tile_strm_U0_src_V_pixel_17_read,
        src_V_pixel_18_dout => strm_in_V_pixel_18_dout,
        src_V_pixel_18_empty_n => strm_in_V_pixel_18_empty_n,
        src_V_pixel_18_read => Sobel_conv3x3_tile_strm_U0_src_V_pixel_18_read,
        src_V_pixel_19_dout => strm_in_V_pixel_19_dout,
        src_V_pixel_19_empty_n => strm_in_V_pixel_19_empty_n,
        src_V_pixel_19_read => Sobel_conv3x3_tile_strm_U0_src_V_pixel_19_read,
        src_V_pixel_20_dout => strm_in_V_pixel_20_dout,
        src_V_pixel_20_empty_n => strm_in_V_pixel_20_empty_n,
        src_V_pixel_20_read => Sobel_conv3x3_tile_strm_U0_src_V_pixel_20_read,
        src_V_pixel_21_dout => strm_in_V_pixel_21_dout,
        src_V_pixel_21_empty_n => strm_in_V_pixel_21_empty_n,
        src_V_pixel_21_read => Sobel_conv3x3_tile_strm_U0_src_V_pixel_21_read,
        src_V_pixel_22_dout => strm_in_V_pixel_22_dout,
        src_V_pixel_22_empty_n => strm_in_V_pixel_22_empty_n,
        src_V_pixel_22_read => Sobel_conv3x3_tile_strm_U0_src_V_pixel_22_read,
        src_V_pixel_23_dout => strm_in_V_pixel_23_dout,
        src_V_pixel_23_empty_n => strm_in_V_pixel_23_empty_n,
        src_V_pixel_23_read => Sobel_conv3x3_tile_strm_U0_src_V_pixel_23_read,
        src_V_pixel_24_dout => strm_in_V_pixel_24_dout,
        src_V_pixel_24_empty_n => strm_in_V_pixel_24_empty_n,
        src_V_pixel_24_read => Sobel_conv3x3_tile_strm_U0_src_V_pixel_24_read,
        src_V_pixel_25_dout => strm_in_V_pixel_25_dout,
        src_V_pixel_25_empty_n => strm_in_V_pixel_25_empty_n,
        src_V_pixel_25_read => Sobel_conv3x3_tile_strm_U0_src_V_pixel_25_read,
        src_V_pixel_26_dout => strm_in_V_pixel_26_dout,
        src_V_pixel_26_empty_n => strm_in_V_pixel_26_empty_n,
        src_V_pixel_26_read => Sobel_conv3x3_tile_strm_U0_src_V_pixel_26_read,
        src_V_pixel_27_dout => strm_in_V_pixel_27_dout,
        src_V_pixel_27_empty_n => strm_in_V_pixel_27_empty_n,
        src_V_pixel_27_read => Sobel_conv3x3_tile_strm_U0_src_V_pixel_27_read,
        src_V_pixel_28_dout => strm_in_V_pixel_28_dout,
        src_V_pixel_28_empty_n => strm_in_V_pixel_28_empty_n,
        src_V_pixel_28_read => Sobel_conv3x3_tile_strm_U0_src_V_pixel_28_read,
        src_V_pixel_29_dout => strm_in_V_pixel_29_dout,
        src_V_pixel_29_empty_n => strm_in_V_pixel_29_empty_n,
        src_V_pixel_29_read => Sobel_conv3x3_tile_strm_U0_src_V_pixel_29_read,
        src_V_pixel_30_dout => strm_in_V_pixel_30_dout,
        src_V_pixel_30_empty_n => strm_in_V_pixel_30_empty_n,
        src_V_pixel_30_read => Sobel_conv3x3_tile_strm_U0_src_V_pixel_30_read,
        src_V_pixel_31_dout => strm_in_V_pixel_31_dout,
        src_V_pixel_31_empty_n => strm_in_V_pixel_31_empty_n,
        src_V_pixel_31_read => Sobel_conv3x3_tile_strm_U0_src_V_pixel_31_read,
        src_V_pixel_32_dout => strm_in_V_pixel_32_dout,
        src_V_pixel_32_empty_n => strm_in_V_pixel_32_empty_n,
        src_V_pixel_32_read => Sobel_conv3x3_tile_strm_U0_src_V_pixel_32_read,
        src_V_pixel_33_dout => strm_in_V_pixel_33_dout,
        src_V_pixel_33_empty_n => strm_in_V_pixel_33_empty_n,
        src_V_pixel_33_read => Sobel_conv3x3_tile_strm_U0_src_V_pixel_33_read,
        src_V_pixel_34_dout => strm_in_V_pixel_34_dout,
        src_V_pixel_34_empty_n => strm_in_V_pixel_34_empty_n,
        src_V_pixel_34_read => Sobel_conv3x3_tile_strm_U0_src_V_pixel_34_read,
        src_V_pixel_35_dout => strm_in_V_pixel_35_dout,
        src_V_pixel_35_empty_n => strm_in_V_pixel_35_empty_n,
        src_V_pixel_35_read => Sobel_conv3x3_tile_strm_U0_src_V_pixel_35_read,
        src_V_pixel_36_dout => strm_in_V_pixel_36_dout,
        src_V_pixel_36_empty_n => strm_in_V_pixel_36_empty_n,
        src_V_pixel_36_read => Sobel_conv3x3_tile_strm_U0_src_V_pixel_36_read,
        src_V_pixel_37_dout => strm_in_V_pixel_37_dout,
        src_V_pixel_37_empty_n => strm_in_V_pixel_37_empty_n,
        src_V_pixel_37_read => Sobel_conv3x3_tile_strm_U0_src_V_pixel_37_read,
        src_V_pixel_38_dout => strm_in_V_pixel_38_dout,
        src_V_pixel_38_empty_n => strm_in_V_pixel_38_empty_n,
        src_V_pixel_38_read => Sobel_conv3x3_tile_strm_U0_src_V_pixel_38_read,
        src_V_pixel_39_dout => strm_in_V_pixel_39_dout,
        src_V_pixel_39_empty_n => strm_in_V_pixel_39_empty_n,
        src_V_pixel_39_read => Sobel_conv3x3_tile_strm_U0_src_V_pixel_39_read,
        src_V_pixel_40_dout => strm_in_V_pixel_40_dout,
        src_V_pixel_40_empty_n => strm_in_V_pixel_40_empty_n,
        src_V_pixel_40_read => Sobel_conv3x3_tile_strm_U0_src_V_pixel_40_read,
        src_V_pixel_41_dout => strm_in_V_pixel_41_dout,
        src_V_pixel_41_empty_n => strm_in_V_pixel_41_empty_n,
        src_V_pixel_41_read => Sobel_conv3x3_tile_strm_U0_src_V_pixel_41_read,
        src_V_pixel_42_dout => strm_in_V_pixel_42_dout,
        src_V_pixel_42_empty_n => strm_in_V_pixel_42_empty_n,
        src_V_pixel_42_read => Sobel_conv3x3_tile_strm_U0_src_V_pixel_42_read,
        src_V_pixel_43_dout => strm_in_V_pixel_43_dout,
        src_V_pixel_43_empty_n => strm_in_V_pixel_43_empty_n,
        src_V_pixel_43_read => Sobel_conv3x3_tile_strm_U0_src_V_pixel_43_read,
        dst_V_pixel_0_din => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_0_din,
        dst_V_pixel_0_full_n => strm_out_V_pixel_0_full_n,
        dst_V_pixel_0_write => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_0_write,
        dst_V_pixel_1_din => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_1_din,
        dst_V_pixel_1_full_n => strm_out_V_pixel_1_full_n,
        dst_V_pixel_1_write => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_1_write,
        dst_V_pixel_2_din => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_2_din,
        dst_V_pixel_2_full_n => strm_out_V_pixel_2_full_n,
        dst_V_pixel_2_write => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_2_write,
        dst_V_pixel_3_din => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_3_din,
        dst_V_pixel_3_full_n => strm_out_V_pixel_3_full_n,
        dst_V_pixel_3_write => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_3_write,
        dst_V_pixel_4_din => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_4_din,
        dst_V_pixel_4_full_n => strm_out_V_pixel_4_full_n,
        dst_V_pixel_4_write => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_4_write,
        dst_V_pixel_5_din => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_5_din,
        dst_V_pixel_5_full_n => strm_out_V_pixel_5_full_n,
        dst_V_pixel_5_write => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_5_write,
        dst_V_pixel_6_din => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_6_din,
        dst_V_pixel_6_full_n => strm_out_V_pixel_6_full_n,
        dst_V_pixel_6_write => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_6_write,
        dst_V_pixel_7_din => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_7_din,
        dst_V_pixel_7_full_n => strm_out_V_pixel_7_full_n,
        dst_V_pixel_7_write => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_7_write,
        dst_V_pixel_8_din => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_8_din,
        dst_V_pixel_8_full_n => strm_out_V_pixel_8_full_n,
        dst_V_pixel_8_write => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_8_write,
        dst_V_pixel_9_din => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_9_din,
        dst_V_pixel_9_full_n => strm_out_V_pixel_9_full_n,
        dst_V_pixel_9_write => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_9_write,
        dst_V_pixel_10_din => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_10_din,
        dst_V_pixel_10_full_n => strm_out_V_pixel_10_full_n,
        dst_V_pixel_10_write => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_10_write,
        dst_V_pixel_11_din => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_11_din,
        dst_V_pixel_11_full_n => strm_out_V_pixel_11_full_n,
        dst_V_pixel_11_write => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_11_write,
        dst_V_pixel_12_din => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_12_din,
        dst_V_pixel_12_full_n => strm_out_V_pixel_12_full_n,
        dst_V_pixel_12_write => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_12_write,
        dst_V_pixel_13_din => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_13_din,
        dst_V_pixel_13_full_n => strm_out_V_pixel_13_full_n,
        dst_V_pixel_13_write => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_13_write,
        dst_V_pixel_14_din => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_14_din,
        dst_V_pixel_14_full_n => strm_out_V_pixel_14_full_n,
        dst_V_pixel_14_write => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_14_write,
        dst_V_pixel_15_din => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_15_din,
        dst_V_pixel_15_full_n => strm_out_V_pixel_15_full_n,
        dst_V_pixel_15_write => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_15_write,
        dst_V_pixel_16_din => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_16_din,
        dst_V_pixel_16_full_n => strm_out_V_pixel_16_full_n,
        dst_V_pixel_16_write => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_16_write,
        dst_V_pixel_17_din => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_17_din,
        dst_V_pixel_17_full_n => strm_out_V_pixel_17_full_n,
        dst_V_pixel_17_write => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_17_write,
        dst_V_pixel_18_din => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_18_din,
        dst_V_pixel_18_full_n => strm_out_V_pixel_18_full_n,
        dst_V_pixel_18_write => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_18_write,
        dst_V_pixel_19_din => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_19_din,
        dst_V_pixel_19_full_n => strm_out_V_pixel_19_full_n,
        dst_V_pixel_19_write => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_19_write,
        dst_V_pixel_20_din => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_20_din,
        dst_V_pixel_20_full_n => strm_out_V_pixel_20_full_n,
        dst_V_pixel_20_write => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_20_write,
        dst_V_pixel_21_din => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_21_din,
        dst_V_pixel_21_full_n => strm_out_V_pixel_21_full_n,
        dst_V_pixel_21_write => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_21_write,
        dst_V_pixel_22_din => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_22_din,
        dst_V_pixel_22_full_n => strm_out_V_pixel_22_full_n,
        dst_V_pixel_22_write => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_22_write,
        dst_V_pixel_23_din => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_23_din,
        dst_V_pixel_23_full_n => strm_out_V_pixel_23_full_n,
        dst_V_pixel_23_write => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_23_write,
        dst_V_pixel_24_din => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_24_din,
        dst_V_pixel_24_full_n => strm_out_V_pixel_24_full_n,
        dst_V_pixel_24_write => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_24_write,
        dst_V_pixel_25_din => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_25_din,
        dst_V_pixel_25_full_n => strm_out_V_pixel_25_full_n,
        dst_V_pixel_25_write => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_25_write,
        dst_V_pixel_26_din => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_26_din,
        dst_V_pixel_26_full_n => strm_out_V_pixel_26_full_n,
        dst_V_pixel_26_write => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_26_write,
        dst_V_pixel_27_din => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_27_din,
        dst_V_pixel_27_full_n => strm_out_V_pixel_27_full_n,
        dst_V_pixel_27_write => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_27_write,
        dst_V_pixel_28_din => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_28_din,
        dst_V_pixel_28_full_n => strm_out_V_pixel_28_full_n,
        dst_V_pixel_28_write => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_28_write,
        dst_V_pixel_29_din => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_29_din,
        dst_V_pixel_29_full_n => strm_out_V_pixel_29_full_n,
        dst_V_pixel_29_write => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_29_write,
        dst_V_pixel_30_din => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_30_din,
        dst_V_pixel_30_full_n => strm_out_V_pixel_30_full_n,
        dst_V_pixel_30_write => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_30_write,
        dst_V_pixel_31_din => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_31_din,
        dst_V_pixel_31_full_n => strm_out_V_pixel_31_full_n,
        dst_V_pixel_31_write => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_31_write,
        dst_V_pixel_32_din => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_32_din,
        dst_V_pixel_32_full_n => strm_out_V_pixel_32_full_n,
        dst_V_pixel_32_write => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_32_write,
        dst_V_pixel_33_din => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_33_din,
        dst_V_pixel_33_full_n => strm_out_V_pixel_33_full_n,
        dst_V_pixel_33_write => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_33_write,
        dst_V_pixel_34_din => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_34_din,
        dst_V_pixel_34_full_n => strm_out_V_pixel_34_full_n,
        dst_V_pixel_34_write => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_34_write,
        dst_V_pixel_35_din => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_35_din,
        dst_V_pixel_35_full_n => strm_out_V_pixel_35_full_n,
        dst_V_pixel_35_write => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_35_write,
        dst_V_pixel_36_din => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_36_din,
        dst_V_pixel_36_full_n => strm_out_V_pixel_36_full_n,
        dst_V_pixel_36_write => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_36_write,
        dst_V_pixel_37_din => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_37_din,
        dst_V_pixel_37_full_n => strm_out_V_pixel_37_full_n,
        dst_V_pixel_37_write => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_37_write,
        dst_V_pixel_38_din => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_38_din,
        dst_V_pixel_38_full_n => strm_out_V_pixel_38_full_n,
        dst_V_pixel_38_write => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_38_write,
        dst_V_pixel_39_din => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_39_din,
        dst_V_pixel_39_full_n => strm_out_V_pixel_39_full_n,
        dst_V_pixel_39_write => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_39_write,
        dst_V_pixel_40_din => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_40_din,
        dst_V_pixel_40_full_n => strm_out_V_pixel_40_full_n,
        dst_V_pixel_40_write => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_40_write,
        dst_V_pixel_41_din => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_41_din,
        dst_V_pixel_41_full_n => strm_out_V_pixel_41_full_n,
        dst_V_pixel_41_write => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_41_write);

    Sobel_downstrm2upstrm_output_array_U0 : component Sobel_downstrm2upstrm_output_array
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => Sobel_downstrm2upstrm_output_array_U0_ap_start,
        ap_done => Sobel_downstrm2upstrm_output_array_U0_ap_done,
        ap_continue => Sobel_downstrm2upstrm_output_array_U0_ap_continue,
        ap_idle => Sobel_downstrm2upstrm_output_array_U0_ap_idle,
        ap_ready => Sobel_downstrm2upstrm_output_array_U0_ap_ready,
        src_V_pixel_0_dout => strm_out_V_pixel_0_dout,
        src_V_pixel_0_empty_n => strm_out_V_pixel_0_empty_n,
        src_V_pixel_0_read => Sobel_downstrm2upstrm_output_array_U0_src_V_pixel_0_read,
        src_V_pixel_1_dout => strm_out_V_pixel_1_dout,
        src_V_pixel_1_empty_n => strm_out_V_pixel_1_empty_n,
        src_V_pixel_1_read => Sobel_downstrm2upstrm_output_array_U0_src_V_pixel_1_read,
        src_V_pixel_2_dout => strm_out_V_pixel_2_dout,
        src_V_pixel_2_empty_n => strm_out_V_pixel_2_empty_n,
        src_V_pixel_2_read => Sobel_downstrm2upstrm_output_array_U0_src_V_pixel_2_read,
        src_V_pixel_3_dout => strm_out_V_pixel_3_dout,
        src_V_pixel_3_empty_n => strm_out_V_pixel_3_empty_n,
        src_V_pixel_3_read => Sobel_downstrm2upstrm_output_array_U0_src_V_pixel_3_read,
        src_V_pixel_4_dout => strm_out_V_pixel_4_dout,
        src_V_pixel_4_empty_n => strm_out_V_pixel_4_empty_n,
        src_V_pixel_4_read => Sobel_downstrm2upstrm_output_array_U0_src_V_pixel_4_read,
        src_V_pixel_5_dout => strm_out_V_pixel_5_dout,
        src_V_pixel_5_empty_n => strm_out_V_pixel_5_empty_n,
        src_V_pixel_5_read => Sobel_downstrm2upstrm_output_array_U0_src_V_pixel_5_read,
        src_V_pixel_6_dout => strm_out_V_pixel_6_dout,
        src_V_pixel_6_empty_n => strm_out_V_pixel_6_empty_n,
        src_V_pixel_6_read => Sobel_downstrm2upstrm_output_array_U0_src_V_pixel_6_read,
        src_V_pixel_7_dout => strm_out_V_pixel_7_dout,
        src_V_pixel_7_empty_n => strm_out_V_pixel_7_empty_n,
        src_V_pixel_7_read => Sobel_downstrm2upstrm_output_array_U0_src_V_pixel_7_read,
        src_V_pixel_8_dout => strm_out_V_pixel_8_dout,
        src_V_pixel_8_empty_n => strm_out_V_pixel_8_empty_n,
        src_V_pixel_8_read => Sobel_downstrm2upstrm_output_array_U0_src_V_pixel_8_read,
        src_V_pixel_9_dout => strm_out_V_pixel_9_dout,
        src_V_pixel_9_empty_n => strm_out_V_pixel_9_empty_n,
        src_V_pixel_9_read => Sobel_downstrm2upstrm_output_array_U0_src_V_pixel_9_read,
        src_V_pixel_10_dout => strm_out_V_pixel_10_dout,
        src_V_pixel_10_empty_n => strm_out_V_pixel_10_empty_n,
        src_V_pixel_10_read => Sobel_downstrm2upstrm_output_array_U0_src_V_pixel_10_read,
        src_V_pixel_11_dout => strm_out_V_pixel_11_dout,
        src_V_pixel_11_empty_n => strm_out_V_pixel_11_empty_n,
        src_V_pixel_11_read => Sobel_downstrm2upstrm_output_array_U0_src_V_pixel_11_read,
        src_V_pixel_12_dout => strm_out_V_pixel_12_dout,
        src_V_pixel_12_empty_n => strm_out_V_pixel_12_empty_n,
        src_V_pixel_12_read => Sobel_downstrm2upstrm_output_array_U0_src_V_pixel_12_read,
        src_V_pixel_13_dout => strm_out_V_pixel_13_dout,
        src_V_pixel_13_empty_n => strm_out_V_pixel_13_empty_n,
        src_V_pixel_13_read => Sobel_downstrm2upstrm_output_array_U0_src_V_pixel_13_read,
        src_V_pixel_14_dout => strm_out_V_pixel_14_dout,
        src_V_pixel_14_empty_n => strm_out_V_pixel_14_empty_n,
        src_V_pixel_14_read => Sobel_downstrm2upstrm_output_array_U0_src_V_pixel_14_read,
        src_V_pixel_15_dout => strm_out_V_pixel_15_dout,
        src_V_pixel_15_empty_n => strm_out_V_pixel_15_empty_n,
        src_V_pixel_15_read => Sobel_downstrm2upstrm_output_array_U0_src_V_pixel_15_read,
        src_V_pixel_16_dout => strm_out_V_pixel_16_dout,
        src_V_pixel_16_empty_n => strm_out_V_pixel_16_empty_n,
        src_V_pixel_16_read => Sobel_downstrm2upstrm_output_array_U0_src_V_pixel_16_read,
        src_V_pixel_17_dout => strm_out_V_pixel_17_dout,
        src_V_pixel_17_empty_n => strm_out_V_pixel_17_empty_n,
        src_V_pixel_17_read => Sobel_downstrm2upstrm_output_array_U0_src_V_pixel_17_read,
        src_V_pixel_18_dout => strm_out_V_pixel_18_dout,
        src_V_pixel_18_empty_n => strm_out_V_pixel_18_empty_n,
        src_V_pixel_18_read => Sobel_downstrm2upstrm_output_array_U0_src_V_pixel_18_read,
        src_V_pixel_19_dout => strm_out_V_pixel_19_dout,
        src_V_pixel_19_empty_n => strm_out_V_pixel_19_empty_n,
        src_V_pixel_19_read => Sobel_downstrm2upstrm_output_array_U0_src_V_pixel_19_read,
        src_V_pixel_20_dout => strm_out_V_pixel_20_dout,
        src_V_pixel_20_empty_n => strm_out_V_pixel_20_empty_n,
        src_V_pixel_20_read => Sobel_downstrm2upstrm_output_array_U0_src_V_pixel_20_read,
        src_V_pixel_21_dout => strm_out_V_pixel_21_dout,
        src_V_pixel_21_empty_n => strm_out_V_pixel_21_empty_n,
        src_V_pixel_21_read => Sobel_downstrm2upstrm_output_array_U0_src_V_pixel_21_read,
        src_V_pixel_22_dout => strm_out_V_pixel_22_dout,
        src_V_pixel_22_empty_n => strm_out_V_pixel_22_empty_n,
        src_V_pixel_22_read => Sobel_downstrm2upstrm_output_array_U0_src_V_pixel_22_read,
        src_V_pixel_23_dout => strm_out_V_pixel_23_dout,
        src_V_pixel_23_empty_n => strm_out_V_pixel_23_empty_n,
        src_V_pixel_23_read => Sobel_downstrm2upstrm_output_array_U0_src_V_pixel_23_read,
        src_V_pixel_24_dout => strm_out_V_pixel_24_dout,
        src_V_pixel_24_empty_n => strm_out_V_pixel_24_empty_n,
        src_V_pixel_24_read => Sobel_downstrm2upstrm_output_array_U0_src_V_pixel_24_read,
        src_V_pixel_25_dout => strm_out_V_pixel_25_dout,
        src_V_pixel_25_empty_n => strm_out_V_pixel_25_empty_n,
        src_V_pixel_25_read => Sobel_downstrm2upstrm_output_array_U0_src_V_pixel_25_read,
        src_V_pixel_26_dout => strm_out_V_pixel_26_dout,
        src_V_pixel_26_empty_n => strm_out_V_pixel_26_empty_n,
        src_V_pixel_26_read => Sobel_downstrm2upstrm_output_array_U0_src_V_pixel_26_read,
        src_V_pixel_27_dout => strm_out_V_pixel_27_dout,
        src_V_pixel_27_empty_n => strm_out_V_pixel_27_empty_n,
        src_V_pixel_27_read => Sobel_downstrm2upstrm_output_array_U0_src_V_pixel_27_read,
        src_V_pixel_28_dout => strm_out_V_pixel_28_dout,
        src_V_pixel_28_empty_n => strm_out_V_pixel_28_empty_n,
        src_V_pixel_28_read => Sobel_downstrm2upstrm_output_array_U0_src_V_pixel_28_read,
        src_V_pixel_29_dout => strm_out_V_pixel_29_dout,
        src_V_pixel_29_empty_n => strm_out_V_pixel_29_empty_n,
        src_V_pixel_29_read => Sobel_downstrm2upstrm_output_array_U0_src_V_pixel_29_read,
        src_V_pixel_30_dout => strm_out_V_pixel_30_dout,
        src_V_pixel_30_empty_n => strm_out_V_pixel_30_empty_n,
        src_V_pixel_30_read => Sobel_downstrm2upstrm_output_array_U0_src_V_pixel_30_read,
        src_V_pixel_31_dout => strm_out_V_pixel_31_dout,
        src_V_pixel_31_empty_n => strm_out_V_pixel_31_empty_n,
        src_V_pixel_31_read => Sobel_downstrm2upstrm_output_array_U0_src_V_pixel_31_read,
        src_V_pixel_32_dout => strm_out_V_pixel_32_dout,
        src_V_pixel_32_empty_n => strm_out_V_pixel_32_empty_n,
        src_V_pixel_32_read => Sobel_downstrm2upstrm_output_array_U0_src_V_pixel_32_read,
        src_V_pixel_33_dout => strm_out_V_pixel_33_dout,
        src_V_pixel_33_empty_n => strm_out_V_pixel_33_empty_n,
        src_V_pixel_33_read => Sobel_downstrm2upstrm_output_array_U0_src_V_pixel_33_read,
        src_V_pixel_34_dout => strm_out_V_pixel_34_dout,
        src_V_pixel_34_empty_n => strm_out_V_pixel_34_empty_n,
        src_V_pixel_34_read => Sobel_downstrm2upstrm_output_array_U0_src_V_pixel_34_read,
        src_V_pixel_35_dout => strm_out_V_pixel_35_dout,
        src_V_pixel_35_empty_n => strm_out_V_pixel_35_empty_n,
        src_V_pixel_35_read => Sobel_downstrm2upstrm_output_array_U0_src_V_pixel_35_read,
        src_V_pixel_36_dout => strm_out_V_pixel_36_dout,
        src_V_pixel_36_empty_n => strm_out_V_pixel_36_empty_n,
        src_V_pixel_36_read => Sobel_downstrm2upstrm_output_array_U0_src_V_pixel_36_read,
        src_V_pixel_37_dout => strm_out_V_pixel_37_dout,
        src_V_pixel_37_empty_n => strm_out_V_pixel_37_empty_n,
        src_V_pixel_37_read => Sobel_downstrm2upstrm_output_array_U0_src_V_pixel_37_read,
        src_V_pixel_38_dout => strm_out_V_pixel_38_dout,
        src_V_pixel_38_empty_n => strm_out_V_pixel_38_empty_n,
        src_V_pixel_38_read => Sobel_downstrm2upstrm_output_array_U0_src_V_pixel_38_read,
        src_V_pixel_39_dout => strm_out_V_pixel_39_dout,
        src_V_pixel_39_empty_n => strm_out_V_pixel_39_empty_n,
        src_V_pixel_39_read => Sobel_downstrm2upstrm_output_array_U0_src_V_pixel_39_read,
        src_V_pixel_40_dout => strm_out_V_pixel_40_dout,
        src_V_pixel_40_empty_n => strm_out_V_pixel_40_empty_n,
        src_V_pixel_40_read => Sobel_downstrm2upstrm_output_array_U0_src_V_pixel_40_read,
        src_V_pixel_41_dout => strm_out_V_pixel_41_dout,
        src_V_pixel_41_empty_n => strm_out_V_pixel_41_empty_n,
        src_V_pixel_41_read => Sobel_downstrm2upstrm_output_array_U0_src_V_pixel_41_read,
        dst_V_pixel_0_din => Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_0_din,
        dst_V_pixel_0_full_n => grad_y_V_pixel_0_s_full_n,
        dst_V_pixel_0_write => Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_0_write,
        dst_V_pixel_1_din => Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_1_din,
        dst_V_pixel_1_full_n => grad_y_V_pixel_1_s_full_n,
        dst_V_pixel_1_write => Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_1_write,
        dst_V_pixel_2_din => Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_2_din,
        dst_V_pixel_2_full_n => grad_y_V_pixel_2_s_full_n,
        dst_V_pixel_2_write => Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_2_write,
        dst_V_pixel_3_din => Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_3_din,
        dst_V_pixel_3_full_n => grad_y_V_pixel_3_s_full_n,
        dst_V_pixel_3_write => Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_3_write,
        dst_V_pixel_4_din => Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_4_din,
        dst_V_pixel_4_full_n => grad_y_V_pixel_4_s_full_n,
        dst_V_pixel_4_write => Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_4_write,
        dst_V_pixel_5_din => Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_5_din,
        dst_V_pixel_5_full_n => grad_y_V_pixel_5_s_full_n,
        dst_V_pixel_5_write => Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_5_write,
        dst_V_pixel_6_din => Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_6_din,
        dst_V_pixel_6_full_n => grad_y_V_pixel_6_s_full_n,
        dst_V_pixel_6_write => Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_6_write,
        dst_V_pixel_7_din => Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_7_din,
        dst_V_pixel_7_full_n => grad_y_V_pixel_7_s_full_n,
        dst_V_pixel_7_write => Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_7_write,
        dst_V_pixel_8_din => Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_8_din,
        dst_V_pixel_8_full_n => grad_y_V_pixel_8_s_full_n,
        dst_V_pixel_8_write => Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_8_write,
        dst_V_pixel_9_din => Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_9_din,
        dst_V_pixel_9_full_n => grad_y_V_pixel_9_s_full_n,
        dst_V_pixel_9_write => Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_9_write,
        dst_V_pixel_10_din => Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_10_din,
        dst_V_pixel_10_full_n => grad_y_V_pixel_10_s_full_n,
        dst_V_pixel_10_write => Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_10_write,
        dst_V_pixel_11_din => Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_11_din,
        dst_V_pixel_11_full_n => grad_y_V_pixel_11_s_full_n,
        dst_V_pixel_11_write => Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_11_write,
        dst_V_pixel_12_din => Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_12_din,
        dst_V_pixel_12_full_n => grad_y_V_pixel_12_s_full_n,
        dst_V_pixel_12_write => Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_12_write,
        dst_V_pixel_13_din => Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_13_din,
        dst_V_pixel_13_full_n => grad_y_V_pixel_13_s_full_n,
        dst_V_pixel_13_write => Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_13_write,
        dst_V_pixel_14_din => Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_14_din,
        dst_V_pixel_14_full_n => grad_y_V_pixel_14_s_full_n,
        dst_V_pixel_14_write => Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_14_write,
        dst_V_pixel_15_din => Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_15_din,
        dst_V_pixel_15_full_n => grad_y_V_pixel_15_s_full_n,
        dst_V_pixel_15_write => Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_15_write,
        dst_V_pixel_16_din => Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_16_din,
        dst_V_pixel_16_full_n => grad_y_V_pixel_16_s_full_n,
        dst_V_pixel_16_write => Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_16_write,
        dst_V_pixel_17_din => Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_17_din,
        dst_V_pixel_17_full_n => grad_y_V_pixel_17_s_full_n,
        dst_V_pixel_17_write => Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_17_write,
        dst_V_pixel_18_din => Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_18_din,
        dst_V_pixel_18_full_n => grad_y_V_pixel_18_s_full_n,
        dst_V_pixel_18_write => Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_18_write,
        dst_V_pixel_19_din => Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_19_din,
        dst_V_pixel_19_full_n => grad_y_V_pixel_19_s_full_n,
        dst_V_pixel_19_write => Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_19_write,
        dst_V_pixel_20_din => Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_20_din,
        dst_V_pixel_20_full_n => grad_y_V_pixel_20_s_full_n,
        dst_V_pixel_20_write => Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_20_write,
        dst_V_pixel_21_din => Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_21_din,
        dst_V_pixel_21_full_n => grad_y_V_pixel_21_s_full_n,
        dst_V_pixel_21_write => Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_21_write,
        dst_V_pixel_22_din => Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_22_din,
        dst_V_pixel_22_full_n => grad_y_V_pixel_22_s_full_n,
        dst_V_pixel_22_write => Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_22_write,
        dst_V_pixel_23_din => Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_23_din,
        dst_V_pixel_23_full_n => grad_y_V_pixel_23_s_full_n,
        dst_V_pixel_23_write => Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_23_write,
        dst_V_pixel_24_din => Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_24_din,
        dst_V_pixel_24_full_n => grad_y_V_pixel_24_s_full_n,
        dst_V_pixel_24_write => Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_24_write,
        dst_V_pixel_25_din => Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_25_din,
        dst_V_pixel_25_full_n => grad_y_V_pixel_25_s_full_n,
        dst_V_pixel_25_write => Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_25_write,
        dst_V_pixel_26_din => Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_26_din,
        dst_V_pixel_26_full_n => grad_y_V_pixel_26_s_full_n,
        dst_V_pixel_26_write => Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_26_write,
        dst_V_pixel_27_din => Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_27_din,
        dst_V_pixel_27_full_n => grad_y_V_pixel_27_s_full_n,
        dst_V_pixel_27_write => Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_27_write,
        dst_V_pixel_28_din => Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_28_din,
        dst_V_pixel_28_full_n => grad_y_V_pixel_28_s_full_n,
        dst_V_pixel_28_write => Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_28_write,
        dst_V_pixel_29_din => Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_29_din,
        dst_V_pixel_29_full_n => grad_y_V_pixel_29_s_full_n,
        dst_V_pixel_29_write => Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_29_write,
        dst_V_pixel_30_din => Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_30_din,
        dst_V_pixel_30_full_n => grad_y_V_pixel_30_s_full_n,
        dst_V_pixel_30_write => Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_30_write,
        dst_V_pixel_31_din => Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_31_din,
        dst_V_pixel_31_full_n => grad_y_V_pixel_31_s_full_n,
        dst_V_pixel_31_write => Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_31_write,
        dst_V_pixel_32_din => Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_32_din,
        dst_V_pixel_32_full_n => grad_y_V_pixel_32_s_full_n,
        dst_V_pixel_32_write => Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_32_write,
        dst_V_pixel_33_din => Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_33_din,
        dst_V_pixel_33_full_n => grad_y_V_pixel_33_s_full_n,
        dst_V_pixel_33_write => Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_33_write,
        dst_V_pixel_34_din => Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_34_din,
        dst_V_pixel_34_full_n => grad_y_V_pixel_34_s_full_n,
        dst_V_pixel_34_write => Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_34_write,
        dst_V_pixel_35_din => Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_35_din,
        dst_V_pixel_35_full_n => grad_y_V_pixel_35_s_full_n,
        dst_V_pixel_35_write => Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_35_write,
        dst_V_pixel_36_din => Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_36_din,
        dst_V_pixel_36_full_n => grad_y_V_pixel_36_s_full_n,
        dst_V_pixel_36_write => Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_36_write,
        dst_V_pixel_37_din => Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_37_din,
        dst_V_pixel_37_full_n => grad_y_V_pixel_37_s_full_n,
        dst_V_pixel_37_write => Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_37_write,
        dst_V_pixel_38_din => Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_38_din,
        dst_V_pixel_38_full_n => grad_y_V_pixel_38_s_full_n,
        dst_V_pixel_38_write => Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_38_write,
        dst_V_pixel_39_din => Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_39_din,
        dst_V_pixel_39_full_n => grad_y_V_pixel_39_s_full_n,
        dst_V_pixel_39_write => Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_39_write,
        dst_V_pixel_40_din => Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_40_din,
        dst_V_pixel_40_full_n => grad_y_V_pixel_40_s_full_n,
        dst_V_pixel_40_write => Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_40_write,
        dst_V_pixel_41_din => Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_41_din,
        dst_V_pixel_41_full_n => grad_y_V_pixel_41_s_full_n,
        dst_V_pixel_41_write => Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_41_write);

    strm_in_V_pixel_0_U : component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_in_V_pixel_0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_0_din,
        if_full_n => strm_in_V_pixel_0_full_n,
        if_write => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_0_write,
        if_dout => strm_in_V_pixel_0_dout,
        if_empty_n => strm_in_V_pixel_0_empty_n,
        if_read => Sobel_conv3x3_tile_strm_U0_src_V_pixel_0_read);

    strm_in_V_pixel_1_U : component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_in_V_pixel_1
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_1_din,
        if_full_n => strm_in_V_pixel_1_full_n,
        if_write => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_1_write,
        if_dout => strm_in_V_pixel_1_dout,
        if_empty_n => strm_in_V_pixel_1_empty_n,
        if_read => Sobel_conv3x3_tile_strm_U0_src_V_pixel_1_read);

    strm_in_V_pixel_2_U : component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_in_V_pixel_2
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_2_din,
        if_full_n => strm_in_V_pixel_2_full_n,
        if_write => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_2_write,
        if_dout => strm_in_V_pixel_2_dout,
        if_empty_n => strm_in_V_pixel_2_empty_n,
        if_read => Sobel_conv3x3_tile_strm_U0_src_V_pixel_2_read);

    strm_in_V_pixel_3_U : component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_in_V_pixel_3
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_3_din,
        if_full_n => strm_in_V_pixel_3_full_n,
        if_write => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_3_write,
        if_dout => strm_in_V_pixel_3_dout,
        if_empty_n => strm_in_V_pixel_3_empty_n,
        if_read => Sobel_conv3x3_tile_strm_U0_src_V_pixel_3_read);

    strm_in_V_pixel_4_U : component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_in_V_pixel_4
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_4_din,
        if_full_n => strm_in_V_pixel_4_full_n,
        if_write => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_4_write,
        if_dout => strm_in_V_pixel_4_dout,
        if_empty_n => strm_in_V_pixel_4_empty_n,
        if_read => Sobel_conv3x3_tile_strm_U0_src_V_pixel_4_read);

    strm_in_V_pixel_5_U : component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_in_V_pixel_5
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_5_din,
        if_full_n => strm_in_V_pixel_5_full_n,
        if_write => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_5_write,
        if_dout => strm_in_V_pixel_5_dout,
        if_empty_n => strm_in_V_pixel_5_empty_n,
        if_read => Sobel_conv3x3_tile_strm_U0_src_V_pixel_5_read);

    strm_in_V_pixel_6_U : component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_in_V_pixel_6
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_6_din,
        if_full_n => strm_in_V_pixel_6_full_n,
        if_write => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_6_write,
        if_dout => strm_in_V_pixel_6_dout,
        if_empty_n => strm_in_V_pixel_6_empty_n,
        if_read => Sobel_conv3x3_tile_strm_U0_src_V_pixel_6_read);

    strm_in_V_pixel_7_U : component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_in_V_pixel_7
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_7_din,
        if_full_n => strm_in_V_pixel_7_full_n,
        if_write => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_7_write,
        if_dout => strm_in_V_pixel_7_dout,
        if_empty_n => strm_in_V_pixel_7_empty_n,
        if_read => Sobel_conv3x3_tile_strm_U0_src_V_pixel_7_read);

    strm_in_V_pixel_8_U : component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_in_V_pixel_8
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_8_din,
        if_full_n => strm_in_V_pixel_8_full_n,
        if_write => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_8_write,
        if_dout => strm_in_V_pixel_8_dout,
        if_empty_n => strm_in_V_pixel_8_empty_n,
        if_read => Sobel_conv3x3_tile_strm_U0_src_V_pixel_8_read);

    strm_in_V_pixel_9_U : component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_in_V_pixel_9
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_9_din,
        if_full_n => strm_in_V_pixel_9_full_n,
        if_write => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_9_write,
        if_dout => strm_in_V_pixel_9_dout,
        if_empty_n => strm_in_V_pixel_9_empty_n,
        if_read => Sobel_conv3x3_tile_strm_U0_src_V_pixel_9_read);

    strm_in_V_pixel_10_U : component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_in_V_pixel_10
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_10_din,
        if_full_n => strm_in_V_pixel_10_full_n,
        if_write => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_10_write,
        if_dout => strm_in_V_pixel_10_dout,
        if_empty_n => strm_in_V_pixel_10_empty_n,
        if_read => Sobel_conv3x3_tile_strm_U0_src_V_pixel_10_read);

    strm_in_V_pixel_11_U : component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_in_V_pixel_11
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_11_din,
        if_full_n => strm_in_V_pixel_11_full_n,
        if_write => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_11_write,
        if_dout => strm_in_V_pixel_11_dout,
        if_empty_n => strm_in_V_pixel_11_empty_n,
        if_read => Sobel_conv3x3_tile_strm_U0_src_V_pixel_11_read);

    strm_in_V_pixel_12_U : component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_in_V_pixel_12
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_12_din,
        if_full_n => strm_in_V_pixel_12_full_n,
        if_write => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_12_write,
        if_dout => strm_in_V_pixel_12_dout,
        if_empty_n => strm_in_V_pixel_12_empty_n,
        if_read => Sobel_conv3x3_tile_strm_U0_src_V_pixel_12_read);

    strm_in_V_pixel_13_U : component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_in_V_pixel_13
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_13_din,
        if_full_n => strm_in_V_pixel_13_full_n,
        if_write => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_13_write,
        if_dout => strm_in_V_pixel_13_dout,
        if_empty_n => strm_in_V_pixel_13_empty_n,
        if_read => Sobel_conv3x3_tile_strm_U0_src_V_pixel_13_read);

    strm_in_V_pixel_14_U : component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_in_V_pixel_14
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_14_din,
        if_full_n => strm_in_V_pixel_14_full_n,
        if_write => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_14_write,
        if_dout => strm_in_V_pixel_14_dout,
        if_empty_n => strm_in_V_pixel_14_empty_n,
        if_read => Sobel_conv3x3_tile_strm_U0_src_V_pixel_14_read);

    strm_in_V_pixel_15_U : component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_in_V_pixel_15
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_15_din,
        if_full_n => strm_in_V_pixel_15_full_n,
        if_write => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_15_write,
        if_dout => strm_in_V_pixel_15_dout,
        if_empty_n => strm_in_V_pixel_15_empty_n,
        if_read => Sobel_conv3x3_tile_strm_U0_src_V_pixel_15_read);

    strm_in_V_pixel_16_U : component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_in_V_pixel_16
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_16_din,
        if_full_n => strm_in_V_pixel_16_full_n,
        if_write => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_16_write,
        if_dout => strm_in_V_pixel_16_dout,
        if_empty_n => strm_in_V_pixel_16_empty_n,
        if_read => Sobel_conv3x3_tile_strm_U0_src_V_pixel_16_read);

    strm_in_V_pixel_17_U : component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_in_V_pixel_17
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_17_din,
        if_full_n => strm_in_V_pixel_17_full_n,
        if_write => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_17_write,
        if_dout => strm_in_V_pixel_17_dout,
        if_empty_n => strm_in_V_pixel_17_empty_n,
        if_read => Sobel_conv3x3_tile_strm_U0_src_V_pixel_17_read);

    strm_in_V_pixel_18_U : component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_in_V_pixel_18
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_18_din,
        if_full_n => strm_in_V_pixel_18_full_n,
        if_write => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_18_write,
        if_dout => strm_in_V_pixel_18_dout,
        if_empty_n => strm_in_V_pixel_18_empty_n,
        if_read => Sobel_conv3x3_tile_strm_U0_src_V_pixel_18_read);

    strm_in_V_pixel_19_U : component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_in_V_pixel_19
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_19_din,
        if_full_n => strm_in_V_pixel_19_full_n,
        if_write => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_19_write,
        if_dout => strm_in_V_pixel_19_dout,
        if_empty_n => strm_in_V_pixel_19_empty_n,
        if_read => Sobel_conv3x3_tile_strm_U0_src_V_pixel_19_read);

    strm_in_V_pixel_20_U : component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_in_V_pixel_20
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_20_din,
        if_full_n => strm_in_V_pixel_20_full_n,
        if_write => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_20_write,
        if_dout => strm_in_V_pixel_20_dout,
        if_empty_n => strm_in_V_pixel_20_empty_n,
        if_read => Sobel_conv3x3_tile_strm_U0_src_V_pixel_20_read);

    strm_in_V_pixel_21_U : component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_in_V_pixel_21
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_21_din,
        if_full_n => strm_in_V_pixel_21_full_n,
        if_write => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_21_write,
        if_dout => strm_in_V_pixel_21_dout,
        if_empty_n => strm_in_V_pixel_21_empty_n,
        if_read => Sobel_conv3x3_tile_strm_U0_src_V_pixel_21_read);

    strm_in_V_pixel_22_U : component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_in_V_pixel_22
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_22_din,
        if_full_n => strm_in_V_pixel_22_full_n,
        if_write => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_22_write,
        if_dout => strm_in_V_pixel_22_dout,
        if_empty_n => strm_in_V_pixel_22_empty_n,
        if_read => Sobel_conv3x3_tile_strm_U0_src_V_pixel_22_read);

    strm_in_V_pixel_23_U : component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_in_V_pixel_23
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_23_din,
        if_full_n => strm_in_V_pixel_23_full_n,
        if_write => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_23_write,
        if_dout => strm_in_V_pixel_23_dout,
        if_empty_n => strm_in_V_pixel_23_empty_n,
        if_read => Sobel_conv3x3_tile_strm_U0_src_V_pixel_23_read);

    strm_in_V_pixel_24_U : component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_in_V_pixel_24
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_24_din,
        if_full_n => strm_in_V_pixel_24_full_n,
        if_write => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_24_write,
        if_dout => strm_in_V_pixel_24_dout,
        if_empty_n => strm_in_V_pixel_24_empty_n,
        if_read => Sobel_conv3x3_tile_strm_U0_src_V_pixel_24_read);

    strm_in_V_pixel_25_U : component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_in_V_pixel_25
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_25_din,
        if_full_n => strm_in_V_pixel_25_full_n,
        if_write => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_25_write,
        if_dout => strm_in_V_pixel_25_dout,
        if_empty_n => strm_in_V_pixel_25_empty_n,
        if_read => Sobel_conv3x3_tile_strm_U0_src_V_pixel_25_read);

    strm_in_V_pixel_26_U : component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_in_V_pixel_26
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_26_din,
        if_full_n => strm_in_V_pixel_26_full_n,
        if_write => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_26_write,
        if_dout => strm_in_V_pixel_26_dout,
        if_empty_n => strm_in_V_pixel_26_empty_n,
        if_read => Sobel_conv3x3_tile_strm_U0_src_V_pixel_26_read);

    strm_in_V_pixel_27_U : component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_in_V_pixel_27
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_27_din,
        if_full_n => strm_in_V_pixel_27_full_n,
        if_write => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_27_write,
        if_dout => strm_in_V_pixel_27_dout,
        if_empty_n => strm_in_V_pixel_27_empty_n,
        if_read => Sobel_conv3x3_tile_strm_U0_src_V_pixel_27_read);

    strm_in_V_pixel_28_U : component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_in_V_pixel_28
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_28_din,
        if_full_n => strm_in_V_pixel_28_full_n,
        if_write => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_28_write,
        if_dout => strm_in_V_pixel_28_dout,
        if_empty_n => strm_in_V_pixel_28_empty_n,
        if_read => Sobel_conv3x3_tile_strm_U0_src_V_pixel_28_read);

    strm_in_V_pixel_29_U : component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_in_V_pixel_29
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_29_din,
        if_full_n => strm_in_V_pixel_29_full_n,
        if_write => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_29_write,
        if_dout => strm_in_V_pixel_29_dout,
        if_empty_n => strm_in_V_pixel_29_empty_n,
        if_read => Sobel_conv3x3_tile_strm_U0_src_V_pixel_29_read);

    strm_in_V_pixel_30_U : component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_in_V_pixel_30
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_30_din,
        if_full_n => strm_in_V_pixel_30_full_n,
        if_write => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_30_write,
        if_dout => strm_in_V_pixel_30_dout,
        if_empty_n => strm_in_V_pixel_30_empty_n,
        if_read => Sobel_conv3x3_tile_strm_U0_src_V_pixel_30_read);

    strm_in_V_pixel_31_U : component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_in_V_pixel_31
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_31_din,
        if_full_n => strm_in_V_pixel_31_full_n,
        if_write => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_31_write,
        if_dout => strm_in_V_pixel_31_dout,
        if_empty_n => strm_in_V_pixel_31_empty_n,
        if_read => Sobel_conv3x3_tile_strm_U0_src_V_pixel_31_read);

    strm_in_V_pixel_32_U : component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_in_V_pixel_32
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_32_din,
        if_full_n => strm_in_V_pixel_32_full_n,
        if_write => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_32_write,
        if_dout => strm_in_V_pixel_32_dout,
        if_empty_n => strm_in_V_pixel_32_empty_n,
        if_read => Sobel_conv3x3_tile_strm_U0_src_V_pixel_32_read);

    strm_in_V_pixel_33_U : component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_in_V_pixel_33
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_33_din,
        if_full_n => strm_in_V_pixel_33_full_n,
        if_write => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_33_write,
        if_dout => strm_in_V_pixel_33_dout,
        if_empty_n => strm_in_V_pixel_33_empty_n,
        if_read => Sobel_conv3x3_tile_strm_U0_src_V_pixel_33_read);

    strm_in_V_pixel_34_U : component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_in_V_pixel_34
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_34_din,
        if_full_n => strm_in_V_pixel_34_full_n,
        if_write => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_34_write,
        if_dout => strm_in_V_pixel_34_dout,
        if_empty_n => strm_in_V_pixel_34_empty_n,
        if_read => Sobel_conv3x3_tile_strm_U0_src_V_pixel_34_read);

    strm_in_V_pixel_35_U : component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_in_V_pixel_35
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_35_din,
        if_full_n => strm_in_V_pixel_35_full_n,
        if_write => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_35_write,
        if_dout => strm_in_V_pixel_35_dout,
        if_empty_n => strm_in_V_pixel_35_empty_n,
        if_read => Sobel_conv3x3_tile_strm_U0_src_V_pixel_35_read);

    strm_in_V_pixel_36_U : component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_in_V_pixel_36
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_36_din,
        if_full_n => strm_in_V_pixel_36_full_n,
        if_write => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_36_write,
        if_dout => strm_in_V_pixel_36_dout,
        if_empty_n => strm_in_V_pixel_36_empty_n,
        if_read => Sobel_conv3x3_tile_strm_U0_src_V_pixel_36_read);

    strm_in_V_pixel_37_U : component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_in_V_pixel_37
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_37_din,
        if_full_n => strm_in_V_pixel_37_full_n,
        if_write => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_37_write,
        if_dout => strm_in_V_pixel_37_dout,
        if_empty_n => strm_in_V_pixel_37_empty_n,
        if_read => Sobel_conv3x3_tile_strm_U0_src_V_pixel_37_read);

    strm_in_V_pixel_38_U : component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_in_V_pixel_38
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_38_din,
        if_full_n => strm_in_V_pixel_38_full_n,
        if_write => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_38_write,
        if_dout => strm_in_V_pixel_38_dout,
        if_empty_n => strm_in_V_pixel_38_empty_n,
        if_read => Sobel_conv3x3_tile_strm_U0_src_V_pixel_38_read);

    strm_in_V_pixel_39_U : component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_in_V_pixel_39
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_39_din,
        if_full_n => strm_in_V_pixel_39_full_n,
        if_write => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_39_write,
        if_dout => strm_in_V_pixel_39_dout,
        if_empty_n => strm_in_V_pixel_39_empty_n,
        if_read => Sobel_conv3x3_tile_strm_U0_src_V_pixel_39_read);

    strm_in_V_pixel_40_U : component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_in_V_pixel_40
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_40_din,
        if_full_n => strm_in_V_pixel_40_full_n,
        if_write => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_40_write,
        if_dout => strm_in_V_pixel_40_dout,
        if_empty_n => strm_in_V_pixel_40_empty_n,
        if_read => Sobel_conv3x3_tile_strm_U0_src_V_pixel_40_read);

    strm_in_V_pixel_41_U : component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_in_V_pixel_41
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_41_din,
        if_full_n => strm_in_V_pixel_41_full_n,
        if_write => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_41_write,
        if_dout => strm_in_V_pixel_41_dout,
        if_empty_n => strm_in_V_pixel_41_empty_n,
        if_read => Sobel_conv3x3_tile_strm_U0_src_V_pixel_41_read);

    strm_in_V_pixel_42_U : component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_in_V_pixel_42
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_42_din,
        if_full_n => strm_in_V_pixel_42_full_n,
        if_write => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_42_write,
        if_dout => strm_in_V_pixel_42_dout,
        if_empty_n => strm_in_V_pixel_42_empty_n,
        if_read => Sobel_conv3x3_tile_strm_U0_src_V_pixel_42_read);

    strm_in_V_pixel_43_U : component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_in_V_pixel_43
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_43_din,
        if_full_n => strm_in_V_pixel_43_full_n,
        if_write => Sobel_upstrm2downstrm_input_array_U0_dst_V_pixel_43_write,
        if_dout => strm_in_V_pixel_43_dout,
        if_empty_n => strm_in_V_pixel_43_empty_n,
        if_read => Sobel_conv3x3_tile_strm_U0_src_V_pixel_43_read);

    strm_out_V_pixel_0_U : component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_out_V_pixel_0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_0_din,
        if_full_n => strm_out_V_pixel_0_full_n,
        if_write => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_0_write,
        if_dout => strm_out_V_pixel_0_dout,
        if_empty_n => strm_out_V_pixel_0_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array_U0_src_V_pixel_0_read);

    strm_out_V_pixel_1_U : component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_out_V_pixel_1
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_1_din,
        if_full_n => strm_out_V_pixel_1_full_n,
        if_write => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_1_write,
        if_dout => strm_out_V_pixel_1_dout,
        if_empty_n => strm_out_V_pixel_1_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array_U0_src_V_pixel_1_read);

    strm_out_V_pixel_2_U : component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_out_V_pixel_2
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_2_din,
        if_full_n => strm_out_V_pixel_2_full_n,
        if_write => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_2_write,
        if_dout => strm_out_V_pixel_2_dout,
        if_empty_n => strm_out_V_pixel_2_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array_U0_src_V_pixel_2_read);

    strm_out_V_pixel_3_U : component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_out_V_pixel_3
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_3_din,
        if_full_n => strm_out_V_pixel_3_full_n,
        if_write => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_3_write,
        if_dout => strm_out_V_pixel_3_dout,
        if_empty_n => strm_out_V_pixel_3_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array_U0_src_V_pixel_3_read);

    strm_out_V_pixel_4_U : component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_out_V_pixel_4
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_4_din,
        if_full_n => strm_out_V_pixel_4_full_n,
        if_write => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_4_write,
        if_dout => strm_out_V_pixel_4_dout,
        if_empty_n => strm_out_V_pixel_4_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array_U0_src_V_pixel_4_read);

    strm_out_V_pixel_5_U : component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_out_V_pixel_5
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_5_din,
        if_full_n => strm_out_V_pixel_5_full_n,
        if_write => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_5_write,
        if_dout => strm_out_V_pixel_5_dout,
        if_empty_n => strm_out_V_pixel_5_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array_U0_src_V_pixel_5_read);

    strm_out_V_pixel_6_U : component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_out_V_pixel_6
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_6_din,
        if_full_n => strm_out_V_pixel_6_full_n,
        if_write => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_6_write,
        if_dout => strm_out_V_pixel_6_dout,
        if_empty_n => strm_out_V_pixel_6_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array_U0_src_V_pixel_6_read);

    strm_out_V_pixel_7_U : component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_out_V_pixel_7
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_7_din,
        if_full_n => strm_out_V_pixel_7_full_n,
        if_write => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_7_write,
        if_dout => strm_out_V_pixel_7_dout,
        if_empty_n => strm_out_V_pixel_7_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array_U0_src_V_pixel_7_read);

    strm_out_V_pixel_8_U : component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_out_V_pixel_8
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_8_din,
        if_full_n => strm_out_V_pixel_8_full_n,
        if_write => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_8_write,
        if_dout => strm_out_V_pixel_8_dout,
        if_empty_n => strm_out_V_pixel_8_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array_U0_src_V_pixel_8_read);

    strm_out_V_pixel_9_U : component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_out_V_pixel_9
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_9_din,
        if_full_n => strm_out_V_pixel_9_full_n,
        if_write => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_9_write,
        if_dout => strm_out_V_pixel_9_dout,
        if_empty_n => strm_out_V_pixel_9_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array_U0_src_V_pixel_9_read);

    strm_out_V_pixel_10_U : component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_out_V_pixel_10
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_10_din,
        if_full_n => strm_out_V_pixel_10_full_n,
        if_write => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_10_write,
        if_dout => strm_out_V_pixel_10_dout,
        if_empty_n => strm_out_V_pixel_10_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array_U0_src_V_pixel_10_read);

    strm_out_V_pixel_11_U : component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_out_V_pixel_11
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_11_din,
        if_full_n => strm_out_V_pixel_11_full_n,
        if_write => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_11_write,
        if_dout => strm_out_V_pixel_11_dout,
        if_empty_n => strm_out_V_pixel_11_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array_U0_src_V_pixel_11_read);

    strm_out_V_pixel_12_U : component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_out_V_pixel_12
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_12_din,
        if_full_n => strm_out_V_pixel_12_full_n,
        if_write => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_12_write,
        if_dout => strm_out_V_pixel_12_dout,
        if_empty_n => strm_out_V_pixel_12_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array_U0_src_V_pixel_12_read);

    strm_out_V_pixel_13_U : component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_out_V_pixel_13
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_13_din,
        if_full_n => strm_out_V_pixel_13_full_n,
        if_write => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_13_write,
        if_dout => strm_out_V_pixel_13_dout,
        if_empty_n => strm_out_V_pixel_13_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array_U0_src_V_pixel_13_read);

    strm_out_V_pixel_14_U : component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_out_V_pixel_14
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_14_din,
        if_full_n => strm_out_V_pixel_14_full_n,
        if_write => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_14_write,
        if_dout => strm_out_V_pixel_14_dout,
        if_empty_n => strm_out_V_pixel_14_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array_U0_src_V_pixel_14_read);

    strm_out_V_pixel_15_U : component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_out_V_pixel_15
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_15_din,
        if_full_n => strm_out_V_pixel_15_full_n,
        if_write => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_15_write,
        if_dout => strm_out_V_pixel_15_dout,
        if_empty_n => strm_out_V_pixel_15_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array_U0_src_V_pixel_15_read);

    strm_out_V_pixel_16_U : component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_out_V_pixel_16
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_16_din,
        if_full_n => strm_out_V_pixel_16_full_n,
        if_write => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_16_write,
        if_dout => strm_out_V_pixel_16_dout,
        if_empty_n => strm_out_V_pixel_16_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array_U0_src_V_pixel_16_read);

    strm_out_V_pixel_17_U : component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_out_V_pixel_17
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_17_din,
        if_full_n => strm_out_V_pixel_17_full_n,
        if_write => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_17_write,
        if_dout => strm_out_V_pixel_17_dout,
        if_empty_n => strm_out_V_pixel_17_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array_U0_src_V_pixel_17_read);

    strm_out_V_pixel_18_U : component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_out_V_pixel_18
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_18_din,
        if_full_n => strm_out_V_pixel_18_full_n,
        if_write => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_18_write,
        if_dout => strm_out_V_pixel_18_dout,
        if_empty_n => strm_out_V_pixel_18_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array_U0_src_V_pixel_18_read);

    strm_out_V_pixel_19_U : component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_out_V_pixel_19
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_19_din,
        if_full_n => strm_out_V_pixel_19_full_n,
        if_write => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_19_write,
        if_dout => strm_out_V_pixel_19_dout,
        if_empty_n => strm_out_V_pixel_19_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array_U0_src_V_pixel_19_read);

    strm_out_V_pixel_20_U : component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_out_V_pixel_20
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_20_din,
        if_full_n => strm_out_V_pixel_20_full_n,
        if_write => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_20_write,
        if_dout => strm_out_V_pixel_20_dout,
        if_empty_n => strm_out_V_pixel_20_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array_U0_src_V_pixel_20_read);

    strm_out_V_pixel_21_U : component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_out_V_pixel_21
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_21_din,
        if_full_n => strm_out_V_pixel_21_full_n,
        if_write => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_21_write,
        if_dout => strm_out_V_pixel_21_dout,
        if_empty_n => strm_out_V_pixel_21_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array_U0_src_V_pixel_21_read);

    strm_out_V_pixel_22_U : component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_out_V_pixel_22
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_22_din,
        if_full_n => strm_out_V_pixel_22_full_n,
        if_write => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_22_write,
        if_dout => strm_out_V_pixel_22_dout,
        if_empty_n => strm_out_V_pixel_22_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array_U0_src_V_pixel_22_read);

    strm_out_V_pixel_23_U : component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_out_V_pixel_23
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_23_din,
        if_full_n => strm_out_V_pixel_23_full_n,
        if_write => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_23_write,
        if_dout => strm_out_V_pixel_23_dout,
        if_empty_n => strm_out_V_pixel_23_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array_U0_src_V_pixel_23_read);

    strm_out_V_pixel_24_U : component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_out_V_pixel_24
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_24_din,
        if_full_n => strm_out_V_pixel_24_full_n,
        if_write => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_24_write,
        if_dout => strm_out_V_pixel_24_dout,
        if_empty_n => strm_out_V_pixel_24_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array_U0_src_V_pixel_24_read);

    strm_out_V_pixel_25_U : component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_out_V_pixel_25
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_25_din,
        if_full_n => strm_out_V_pixel_25_full_n,
        if_write => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_25_write,
        if_dout => strm_out_V_pixel_25_dout,
        if_empty_n => strm_out_V_pixel_25_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array_U0_src_V_pixel_25_read);

    strm_out_V_pixel_26_U : component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_out_V_pixel_26
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_26_din,
        if_full_n => strm_out_V_pixel_26_full_n,
        if_write => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_26_write,
        if_dout => strm_out_V_pixel_26_dout,
        if_empty_n => strm_out_V_pixel_26_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array_U0_src_V_pixel_26_read);

    strm_out_V_pixel_27_U : component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_out_V_pixel_27
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_27_din,
        if_full_n => strm_out_V_pixel_27_full_n,
        if_write => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_27_write,
        if_dout => strm_out_V_pixel_27_dout,
        if_empty_n => strm_out_V_pixel_27_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array_U0_src_V_pixel_27_read);

    strm_out_V_pixel_28_U : component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_out_V_pixel_28
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_28_din,
        if_full_n => strm_out_V_pixel_28_full_n,
        if_write => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_28_write,
        if_dout => strm_out_V_pixel_28_dout,
        if_empty_n => strm_out_V_pixel_28_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array_U0_src_V_pixel_28_read);

    strm_out_V_pixel_29_U : component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_out_V_pixel_29
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_29_din,
        if_full_n => strm_out_V_pixel_29_full_n,
        if_write => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_29_write,
        if_dout => strm_out_V_pixel_29_dout,
        if_empty_n => strm_out_V_pixel_29_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array_U0_src_V_pixel_29_read);

    strm_out_V_pixel_30_U : component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_out_V_pixel_30
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_30_din,
        if_full_n => strm_out_V_pixel_30_full_n,
        if_write => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_30_write,
        if_dout => strm_out_V_pixel_30_dout,
        if_empty_n => strm_out_V_pixel_30_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array_U0_src_V_pixel_30_read);

    strm_out_V_pixel_31_U : component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_out_V_pixel_31
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_31_din,
        if_full_n => strm_out_V_pixel_31_full_n,
        if_write => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_31_write,
        if_dout => strm_out_V_pixel_31_dout,
        if_empty_n => strm_out_V_pixel_31_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array_U0_src_V_pixel_31_read);

    strm_out_V_pixel_32_U : component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_out_V_pixel_32
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_32_din,
        if_full_n => strm_out_V_pixel_32_full_n,
        if_write => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_32_write,
        if_dout => strm_out_V_pixel_32_dout,
        if_empty_n => strm_out_V_pixel_32_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array_U0_src_V_pixel_32_read);

    strm_out_V_pixel_33_U : component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_out_V_pixel_33
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_33_din,
        if_full_n => strm_out_V_pixel_33_full_n,
        if_write => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_33_write,
        if_dout => strm_out_V_pixel_33_dout,
        if_empty_n => strm_out_V_pixel_33_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array_U0_src_V_pixel_33_read);

    strm_out_V_pixel_34_U : component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_out_V_pixel_34
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_34_din,
        if_full_n => strm_out_V_pixel_34_full_n,
        if_write => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_34_write,
        if_dout => strm_out_V_pixel_34_dout,
        if_empty_n => strm_out_V_pixel_34_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array_U0_src_V_pixel_34_read);

    strm_out_V_pixel_35_U : component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_out_V_pixel_35
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_35_din,
        if_full_n => strm_out_V_pixel_35_full_n,
        if_write => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_35_write,
        if_dout => strm_out_V_pixel_35_dout,
        if_empty_n => strm_out_V_pixel_35_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array_U0_src_V_pixel_35_read);

    strm_out_V_pixel_36_U : component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_out_V_pixel_36
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_36_din,
        if_full_n => strm_out_V_pixel_36_full_n,
        if_write => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_36_write,
        if_dout => strm_out_V_pixel_36_dout,
        if_empty_n => strm_out_V_pixel_36_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array_U0_src_V_pixel_36_read);

    strm_out_V_pixel_37_U : component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_out_V_pixel_37
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_37_din,
        if_full_n => strm_out_V_pixel_37_full_n,
        if_write => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_37_write,
        if_dout => strm_out_V_pixel_37_dout,
        if_empty_n => strm_out_V_pixel_37_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array_U0_src_V_pixel_37_read);

    strm_out_V_pixel_38_U : component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_out_V_pixel_38
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_38_din,
        if_full_n => strm_out_V_pixel_38_full_n,
        if_write => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_38_write,
        if_dout => strm_out_V_pixel_38_dout,
        if_empty_n => strm_out_V_pixel_38_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array_U0_src_V_pixel_38_read);

    strm_out_V_pixel_39_U : component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_out_V_pixel_39
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_39_din,
        if_full_n => strm_out_V_pixel_39_full_n,
        if_write => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_39_write,
        if_dout => strm_out_V_pixel_39_dout,
        if_empty_n => strm_out_V_pixel_39_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array_U0_src_V_pixel_39_read);

    strm_out_V_pixel_40_U : component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_out_V_pixel_40
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_40_din,
        if_full_n => strm_out_V_pixel_40_full_n,
        if_write => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_40_write,
        if_dout => strm_out_V_pixel_40_dout,
        if_empty_n => strm_out_V_pixel_40_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array_U0_src_V_pixel_40_read);

    strm_out_V_pixel_41_U : component FIFO_Sobel_vxSobel3x3_tile_grad_y_strm_out_V_pixel_41
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_41_din,
        if_full_n => strm_out_V_pixel_41_full_n,
        if_write => Sobel_conv3x3_tile_strm_U0_dst_V_pixel_41_write,
        if_dout => strm_out_V_pixel_41_dout,
        if_empty_n => strm_out_V_pixel_41_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array_U0_src_V_pixel_41_read);





    Sobel_conv3x3_tile_strm_U0_ap_start_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                Sobel_conv3x3_tile_strm_U0_ap_start <= ap_const_logic_0;
            else
                Sobel_conv3x3_tile_strm_U0_ap_start <= ap_const_logic_1;
            end if;
        end if;
    end process;


    Sobel_downstrm2upstrm_output_array_U0_ap_start_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                Sobel_downstrm2upstrm_output_array_U0_ap_start <= ap_const_logic_0;
            else
                Sobel_downstrm2upstrm_output_array_U0_ap_start <= ap_const_logic_1;
            end if;
        end if;
    end process;

    Sobel_conv3x3_tile_strm_U0_ap_continue <= ap_const_logic_1;
    Sobel_downstrm2upstrm_output_array_U0_ap_continue <= ap_continue;
    Sobel_upstrm2downstrm_input_array_U0_ap_continue <= ap_const_logic_1;
    Sobel_upstrm2downstrm_input_array_U0_ap_start <= ap_start;
    ap_done <= ap_sig_hs_done;

    ap_idle_assign_proc : process(Sobel_upstrm2downstrm_input_array_U0_ap_idle, Sobel_conv3x3_tile_strm_U0_ap_idle, Sobel_downstrm2upstrm_output_array_U0_ap_idle)
    begin
        if (((Sobel_upstrm2downstrm_input_array_U0_ap_idle = ap_const_logic_1) and (ap_const_logic_1 = Sobel_conv3x3_tile_strm_U0_ap_idle) and (ap_const_logic_1 = Sobel_downstrm2upstrm_output_array_U0_ap_idle))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_ready <= Sobel_upstrm2downstrm_input_array_U0_ap_ready;
    ap_sig_hs_continue <= ap_continue;

    ap_sig_hs_done_assign_proc : process(Sobel_downstrm2upstrm_output_array_U0_ap_done)
    begin
        if ((ap_const_logic_1 = Sobel_downstrm2upstrm_output_array_U0_ap_done)) then 
            ap_sig_hs_done <= ap_const_logic_1;
        else 
            ap_sig_hs_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_sig_hs_ready <= Sobel_upstrm2downstrm_input_array_U0_ap_ready;
    grad_y_V_pixel_0_s_din <= Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_0_din;
    grad_y_V_pixel_0_s_write <= Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_0_write;
    grad_y_V_pixel_10_s_din <= Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_10_din;
    grad_y_V_pixel_10_s_write <= Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_10_write;
    grad_y_V_pixel_11_s_din <= Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_11_din;
    grad_y_V_pixel_11_s_write <= Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_11_write;
    grad_y_V_pixel_12_s_din <= Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_12_din;
    grad_y_V_pixel_12_s_write <= Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_12_write;
    grad_y_V_pixel_13_s_din <= Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_13_din;
    grad_y_V_pixel_13_s_write <= Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_13_write;
    grad_y_V_pixel_14_s_din <= Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_14_din;
    grad_y_V_pixel_14_s_write <= Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_14_write;
    grad_y_V_pixel_15_s_din <= Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_15_din;
    grad_y_V_pixel_15_s_write <= Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_15_write;
    grad_y_V_pixel_16_s_din <= Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_16_din;
    grad_y_V_pixel_16_s_write <= Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_16_write;
    grad_y_V_pixel_17_s_din <= Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_17_din;
    grad_y_V_pixel_17_s_write <= Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_17_write;
    grad_y_V_pixel_18_s_din <= Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_18_din;
    grad_y_V_pixel_18_s_write <= Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_18_write;
    grad_y_V_pixel_19_s_din <= Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_19_din;
    grad_y_V_pixel_19_s_write <= Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_19_write;
    grad_y_V_pixel_1_s_din <= Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_1_din;
    grad_y_V_pixel_1_s_write <= Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_1_write;
    grad_y_V_pixel_20_s_din <= Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_20_din;
    grad_y_V_pixel_20_s_write <= Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_20_write;
    grad_y_V_pixel_21_s_din <= Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_21_din;
    grad_y_V_pixel_21_s_write <= Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_21_write;
    grad_y_V_pixel_22_s_din <= Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_22_din;
    grad_y_V_pixel_22_s_write <= Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_22_write;
    grad_y_V_pixel_23_s_din <= Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_23_din;
    grad_y_V_pixel_23_s_write <= Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_23_write;
    grad_y_V_pixel_24_s_din <= Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_24_din;
    grad_y_V_pixel_24_s_write <= Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_24_write;
    grad_y_V_pixel_25_s_din <= Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_25_din;
    grad_y_V_pixel_25_s_write <= Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_25_write;
    grad_y_V_pixel_26_s_din <= Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_26_din;
    grad_y_V_pixel_26_s_write <= Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_26_write;
    grad_y_V_pixel_27_s_din <= Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_27_din;
    grad_y_V_pixel_27_s_write <= Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_27_write;
    grad_y_V_pixel_28_s_din <= Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_28_din;
    grad_y_V_pixel_28_s_write <= Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_28_write;
    grad_y_V_pixel_29_s_din <= Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_29_din;
    grad_y_V_pixel_29_s_write <= Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_29_write;
    grad_y_V_pixel_2_s_din <= Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_2_din;
    grad_y_V_pixel_2_s_write <= Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_2_write;
    grad_y_V_pixel_30_s_din <= Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_30_din;
    grad_y_V_pixel_30_s_write <= Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_30_write;
    grad_y_V_pixel_31_s_din <= Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_31_din;
    grad_y_V_pixel_31_s_write <= Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_31_write;
    grad_y_V_pixel_32_s_din <= Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_32_din;
    grad_y_V_pixel_32_s_write <= Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_32_write;
    grad_y_V_pixel_33_s_din <= Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_33_din;
    grad_y_V_pixel_33_s_write <= Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_33_write;
    grad_y_V_pixel_34_s_din <= Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_34_din;
    grad_y_V_pixel_34_s_write <= Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_34_write;
    grad_y_V_pixel_35_s_din <= Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_35_din;
    grad_y_V_pixel_35_s_write <= Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_35_write;
    grad_y_V_pixel_36_s_din <= Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_36_din;
    grad_y_V_pixel_36_s_write <= Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_36_write;
    grad_y_V_pixel_37_s_din <= Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_37_din;
    grad_y_V_pixel_37_s_write <= Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_37_write;
    grad_y_V_pixel_38_s_din <= Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_38_din;
    grad_y_V_pixel_38_s_write <= Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_38_write;
    grad_y_V_pixel_39_s_din <= Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_39_din;
    grad_y_V_pixel_39_s_write <= Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_39_write;
    grad_y_V_pixel_3_s_din <= Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_3_din;
    grad_y_V_pixel_3_s_write <= Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_3_write;
    grad_y_V_pixel_40_s_din <= Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_40_din;
    grad_y_V_pixel_40_s_write <= Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_40_write;
    grad_y_V_pixel_41_s_din <= Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_41_din;
    grad_y_V_pixel_41_s_write <= Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_41_write;
    grad_y_V_pixel_4_s_din <= Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_4_din;
    grad_y_V_pixel_4_s_write <= Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_4_write;
    grad_y_V_pixel_5_s_din <= Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_5_din;
    grad_y_V_pixel_5_s_write <= Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_5_write;
    grad_y_V_pixel_6_s_din <= Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_6_din;
    grad_y_V_pixel_6_s_write <= Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_6_write;
    grad_y_V_pixel_7_s_din <= Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_7_din;
    grad_y_V_pixel_7_s_write <= Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_7_write;
    grad_y_V_pixel_8_s_din <= Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_8_din;
    grad_y_V_pixel_8_s_write <= Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_8_write;
    grad_y_V_pixel_9_s_din <= Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_9_din;
    grad_y_V_pixel_9_s_write <= Sobel_downstrm2upstrm_output_array_U0_dst_V_pixel_9_write;
    src_V_pixel_0_read <= Sobel_upstrm2downstrm_input_array_U0_src_V_pixel_0_read;
    src_V_pixel_10_read <= Sobel_upstrm2downstrm_input_array_U0_src_V_pixel_10_read;
    src_V_pixel_11_read <= Sobel_upstrm2downstrm_input_array_U0_src_V_pixel_11_read;
    src_V_pixel_12_read <= Sobel_upstrm2downstrm_input_array_U0_src_V_pixel_12_read;
    src_V_pixel_13_read <= Sobel_upstrm2downstrm_input_array_U0_src_V_pixel_13_read;
    src_V_pixel_14_read <= Sobel_upstrm2downstrm_input_array_U0_src_V_pixel_14_read;
    src_V_pixel_15_read <= Sobel_upstrm2downstrm_input_array_U0_src_V_pixel_15_read;
    src_V_pixel_16_read <= Sobel_upstrm2downstrm_input_array_U0_src_V_pixel_16_read;
    src_V_pixel_17_read <= Sobel_upstrm2downstrm_input_array_U0_src_V_pixel_17_read;
    src_V_pixel_18_read <= Sobel_upstrm2downstrm_input_array_U0_src_V_pixel_18_read;
    src_V_pixel_19_read <= Sobel_upstrm2downstrm_input_array_U0_src_V_pixel_19_read;
    src_V_pixel_1_read <= Sobel_upstrm2downstrm_input_array_U0_src_V_pixel_1_read;
    src_V_pixel_20_read <= Sobel_upstrm2downstrm_input_array_U0_src_V_pixel_20_read;
    src_V_pixel_21_read <= Sobel_upstrm2downstrm_input_array_U0_src_V_pixel_21_read;
    src_V_pixel_22_read <= Sobel_upstrm2downstrm_input_array_U0_src_V_pixel_22_read;
    src_V_pixel_23_read <= Sobel_upstrm2downstrm_input_array_U0_src_V_pixel_23_read;
    src_V_pixel_24_read <= Sobel_upstrm2downstrm_input_array_U0_src_V_pixel_24_read;
    src_V_pixel_25_read <= Sobel_upstrm2downstrm_input_array_U0_src_V_pixel_25_read;
    src_V_pixel_26_read <= Sobel_upstrm2downstrm_input_array_U0_src_V_pixel_26_read;
    src_V_pixel_27_read <= Sobel_upstrm2downstrm_input_array_U0_src_V_pixel_27_read;
    src_V_pixel_28_read <= Sobel_upstrm2downstrm_input_array_U0_src_V_pixel_28_read;
    src_V_pixel_29_read <= Sobel_upstrm2downstrm_input_array_U0_src_V_pixel_29_read;
    src_V_pixel_2_read <= Sobel_upstrm2downstrm_input_array_U0_src_V_pixel_2_read;
    src_V_pixel_30_read <= Sobel_upstrm2downstrm_input_array_U0_src_V_pixel_30_read;
    src_V_pixel_31_read <= Sobel_upstrm2downstrm_input_array_U0_src_V_pixel_31_read;
    src_V_pixel_32_read <= Sobel_upstrm2downstrm_input_array_U0_src_V_pixel_32_read;
    src_V_pixel_33_read <= Sobel_upstrm2downstrm_input_array_U0_src_V_pixel_33_read;
    src_V_pixel_34_read <= Sobel_upstrm2downstrm_input_array_U0_src_V_pixel_34_read;
    src_V_pixel_35_read <= Sobel_upstrm2downstrm_input_array_U0_src_V_pixel_35_read;
    src_V_pixel_36_read <= Sobel_upstrm2downstrm_input_array_U0_src_V_pixel_36_read;
    src_V_pixel_37_read <= Sobel_upstrm2downstrm_input_array_U0_src_V_pixel_37_read;
    src_V_pixel_38_read <= Sobel_upstrm2downstrm_input_array_U0_src_V_pixel_38_read;
    src_V_pixel_39_read <= Sobel_upstrm2downstrm_input_array_U0_src_V_pixel_39_read;
    src_V_pixel_3_read <= Sobel_upstrm2downstrm_input_array_U0_src_V_pixel_3_read;
    src_V_pixel_40_read <= Sobel_upstrm2downstrm_input_array_U0_src_V_pixel_40_read;
    src_V_pixel_41_read <= Sobel_upstrm2downstrm_input_array_U0_src_V_pixel_41_read;
    src_V_pixel_42_read <= Sobel_upstrm2downstrm_input_array_U0_src_V_pixel_42_read;
    src_V_pixel_43_read <= Sobel_upstrm2downstrm_input_array_U0_src_V_pixel_43_read;
    src_V_pixel_4_read <= Sobel_upstrm2downstrm_input_array_U0_src_V_pixel_4_read;
    src_V_pixel_5_read <= Sobel_upstrm2downstrm_input_array_U0_src_V_pixel_5_read;
    src_V_pixel_6_read <= Sobel_upstrm2downstrm_input_array_U0_src_V_pixel_6_read;
    src_V_pixel_7_read <= Sobel_upstrm2downstrm_input_array_U0_src_V_pixel_7_read;
    src_V_pixel_8_read <= Sobel_upstrm2downstrm_input_array_U0_src_V_pixel_8_read;
    src_V_pixel_9_read <= Sobel_upstrm2downstrm_input_array_U0_src_V_pixel_9_read;
end behav;
