<Results/membwl/dimm4/check.sh/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 16dc
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):     4.43 --||-- Mem Ch  0: Reads (MB/s):     4.38 --|
|--            Writes(MB/s):     4.13 --||--            Writes(MB/s):     4.26 --|
|-- Mem Ch  1: Reads (MB/s):     0.48 --||-- Mem Ch  1: Reads (MB/s):     0.41 --|
|--            Writes(MB/s):     0.17 --||--            Writes(MB/s):     0.29 --|
|-- Mem Ch  2: Reads (MB/s):     4.39 --||-- Mem Ch  2: Reads (MB/s):     4.36 --|
|--            Writes(MB/s):     4.13 --||--            Writes(MB/s):     4.25 --|
|-- Mem Ch  3: Reads (MB/s):     0.49 --||-- Mem Ch  3: Reads (MB/s):     0.40 --|
|--            Writes(MB/s):     0.16 --||--            Writes(MB/s):     0.28 --|
|-- NODE 0 Mem Read (MB/s) :     9.80 --||-- NODE 1 Mem Read (MB/s) :     9.55 --|
|-- NODE 0 Mem Write(MB/s) :     8.60 --||-- NODE 1 Mem Write(MB/s) :     9.09 --|
|-- NODE 0 P. Write (T/s):     124312 --||-- NODE 1 P. Write (T/s):     124312 --|
|-- NODE 0 Memory (MB/s):       18.39 --||-- NODE 1 Memory (MB/s):       18.64 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):         19.35                --|
            |--                System Write Throughput(MB/s):         17.69                --|
            |--               System Memory Throughput(MB/s):         37.03                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 17b1
Program exited with status 0
Cleaning up
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    9084          84    1322 K   203 K     12      12     180  
 1       0          12     761 K   153 K    252       0       0  
-----------------------------------------------------------------------
 *    9084          96    2084 K   356 K    264      12     180  

 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.99        Core1: 28.85        
Core2: 26.79        Core3: 36.70        
Core4: 27.08        Core5: 28.62        
Core6: 25.94        Core7: 26.93        
Core8: 25.77        Core9: 26.62        
Core10: 27.77        Core11: 28.17        
Core12: 26.57        Core13: 27.56        
Core14: 28.60        Core15: 29.01        
Core16: 29.29        Core17: 29.47        
Core18: 28.64        Core19: 29.79        
Core20: 27.72        Core21: 28.84        
Core22: 26.61        Core23: 29.46        
Core24: 29.02        Core25: 27.93        
Core26: 29.55        Core27: 24.43        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.68
Socket1: 28.61
DDR read Latency(ns)
Socket0: 3671845.69
Socket1: 6447576.52


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.48        Core1: 29.83        
Core2: 28.50        Core3: 29.80        
Core4: 29.13        Core5: 27.81        
Core6: 28.35        Core7: 28.60        
Core8: 27.35        Core9: 27.79        
Core10: 28.32        Core11: 29.38        
Core12: 26.92        Core13: 29.62        
Core14: 30.23        Core15: 29.31        
Core16: 27.51        Core17: 30.12        
Core18: 29.66        Core19: 29.07        
Core20: 28.96        Core21: 28.72        
Core22: 26.55        Core23: 30.45        
Core24: 28.15        Core25: 28.16        
Core26: 28.00        Core27: 26.76        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.91
Socket1: 28.82
DDR read Latency(ns)
Socket0: 4612536.84
Socket1: 8252233.41
irq_total: 66.2652430535634
cpu_total: 0.11
cpu_0: 0.40
cpu_1: 0.07
cpu_2: 0.20
cpu_3: 0.07
cpu_4: 0.13
cpu_5: 0.07
cpu_6: 0.13
cpu_7: 0.07
cpu_8: 0.07
cpu_9: 0.07
cpu_10: 0.07
cpu_11: 0.07
cpu_12: 0.13
cpu_13: 0.13
cpu_14: 0.07
cpu_15: 0.07
cpu_16: 0.20
cpu_17: 0.07
cpu_18: 0.07
cpu_19: 0.07
cpu_20: 0.07
cpu_21: 0.07
cpu_22: 0.07
cpu_23: 0.07
cpu_24: 0.07
cpu_25: 0.07
cpu_26: 0.13
cpu_27: 0.40
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 0
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 0
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 0
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 0
enp130s0f0_tx_bytes_phy: 4
enp130s0f1_tx_bytes_phy: 4
enp4s0f0_tx_bytes_phy: 4
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 12
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 0
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 0
enp130s0f0_tx_bytes: 4
enp130s0f1_tx_bytes: 4
enp4s0f0_tx_bytes: 4
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 12


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.56        Core1: 27.18        
Core2: 16.38        Core3: 30.43        
Core4: 18.63        Core5: 28.11        
Core6: 19.93        Core7: 22.12        
Core8: 29.02        Core9: 20.78        
Core10: 29.11        Core11: 25.25        
Core12: 26.90        Core13: 31.39        
Core14: 28.35        Core15: 30.82        
Core16: 30.39        Core17: 20.77        
Core18: 30.54        Core19: 30.93        
Core20: 29.23        Core21: 27.85        
Core22: 25.38        Core23: 31.59        
Core24: 28.60        Core25: 28.95        
Core26: 28.10        Core27: 27.37        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.24
Socket1: 25.10
DDR read Latency(ns)
Socket0: 3099860.84
Socket1: 2715340.13


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.59        Core1: 28.77        
Core2: 28.53        Core3: 29.77        
Core4: 29.62        Core5: 26.16        
Core6: 26.75        Core7: 29.18        
Core8: 29.23        Core9: 30.86        
Core10: 27.91        Core11: 28.63        
Core12: 28.79        Core13: 30.51        
Core14: 28.47        Core15: 29.20        
Core16: 29.40        Core17: 29.41        
Core18: 30.01        Core19: 29.62        
Core20: 28.85        Core21: 28.06        
Core22: 27.95        Core23: 31.54        
Core24: 29.88        Core25: 29.12        
Core26: 28.66        Core27: 26.91        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.22
Socket1: 29.08
DDR read Latency(ns)
Socket0: 4308851.75
Socket1: 8796292.84


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.84        Core1: 27.99        
Core2: 29.65        Core3: 29.32        
Core4: 29.94        Core5: 31.32        
Core6: 28.48        Core7: 28.84        
Core8: 29.74        Core9: 27.63        
Core10: 28.38        Core11: 27.21        
Core12: 28.37        Core13: 32.88        
Core14: 28.61        Core15: 30.95        
Core16: 29.92        Core17: 31.75        
Core18: 29.89        Core19: 30.71        
Core20: 28.89        Core21: 31.28        
Core22: 26.68        Core23: 29.95        
Core24: 29.06        Core25: 29.85        
Core26: 28.97        Core27: 27.58        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.08
Socket1: 29.64
DDR read Latency(ns)
Socket0: 4319991.51
Socket1: 8351769.52


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.29        Core1: 26.25        
Core2: 27.63        Core3: 27.93        
Core4: 27.19        Core5: 28.94        
Core6: 28.10        Core7: 28.13        
Core8: 29.36        Core9: 29.73        
Core10: 28.09        Core11: 29.93        
Core12: 27.59        Core13: 28.12        
Core14: 27.47        Core15: 28.71        
Core16: 28.54        Core17: 30.38        
Core18: 28.50        Core19: 30.47        
Core20: 28.54        Core21: 28.73        
Core22: 28.70        Core23: 30.73        
Core24: 29.16        Core25: 29.74        
Core26: 28.45        Core27: 26.47        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.42
Socket1: 28.72
DDR read Latency(ns)
Socket0: 4135889.10
Socket1: 6169568.12
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every 
-1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6480
Program exited with status 0
----------------------------------------------------------------------------------------------
Cleaning upTime elapsed: 6003 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14408014334; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14408016242; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7204086560; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7204086560; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7204087010; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7204087010; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7204086830; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7204086830; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7204086534; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7204086534; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6003410843; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4008387; Consumed Joules: 244.65; Watts: 40.76; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 2267202; Consumed DRAM Joules: 34.69; DRAM Watts: 5.78
S1P0; QPIClocks: 14408046514; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14408048710; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7204104763; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7204104763; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7204104883; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7204104883; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7204104940; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7204104940; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7204105023; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7204105023; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6003463656; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 3881771; Consumed Joules: 236.92; Watts: 39.47; Thermal headroom below TjMax: 59
S1; Consumed DRAM energy units: 2314633; Consumed DRAM Joules: 35.41; DRAM Watts: 5.90
----------------------------------------------------------------------------------------------

 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1a21
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.35   0.00    0.60      24 K    123 K    0.81    0.20    0.00    0.01     8904        0        1     71
   1    1     0.00   0.52   0.00    0.60      15 K     47 K    0.68    0.20    0.00    0.01      784        1        1     68
   2    0     0.00   0.27   0.00    0.60    4056       22 K    0.82    0.14    0.00    0.02     2408        0        0     69
   3    1     0.00   0.32   0.00    0.60    3848       28 K    0.87    0.17    0.00    0.01     2688        1        0     68
   4    0     0.00   0.30   0.00    0.60    5696       31 K    0.82    0.14    0.00    0.01     1568        0        0     70
   5    1     0.00   0.32   0.00    0.60    3440       26 K    0.87    0.17    0.00    0.01      168        0        0     68
   6    0     0.00   0.31   0.00    0.60    3230       20 K    0.84    0.14    0.00    0.01      280        0        0     70
   7    1     0.00   0.30   0.00    0.60    7159       32 K    0.78    0.13    0.00    0.01      616        0        0     67
   8    0     0.00   0.29   0.00    0.60    3694       19 K    0.81    0.16    0.00    0.02      448        0        0     68
   9    1     0.00   0.32   0.00    0.60    7042       30 K    0.77    0.15    0.00    0.01      616        0        0     66
  10    0     0.00   0.26   0.00    0.60    4438       18 K    0.77    0.14    0.00    0.02      112        0        0     68
  11    1     0.00   0.30   0.00    0.60    5999       30 K    0.80    0.16    0.00    0.01      280        0        0     66
  12    0     0.00   0.26   0.00    0.60    3410       14 K    0.76    0.14    0.00    0.01      224        0        0     69
  13    1     0.00   0.28   0.00    0.60    4595       27 K    0.83    0.17    0.00    0.01      112        0        0     66
  14    0     0.00   0.62   0.00    0.60      68 K     93 K    0.26    0.26    0.01    0.02     4648        0        4     69
  15    1     0.00   0.29   0.00    0.60    4025       26 K    0.85    0.16    0.00    0.01     1568        0        0     66
  16    0     0.00   0.29   0.00    0.60    3121       16 K    0.81    0.15    0.00    0.01      168        0        0     70
  17    1     0.00   0.30   0.00    0.60    3193       28 K    0.89    0.17    0.00    0.01      168        0        0     67
  18    0     0.00   0.27   0.00    0.60    3794       17 K    0.78    0.13    0.00    0.02      112        0        1     69
  19    1     0.00   0.28   0.00    0.60    4800       29 K    0.84    0.17    0.00    0.01       56        0        0     68
  20    0     0.00   0.27   0.00    0.60    3235       18 K    0.82    0.13    0.00    0.02      616        0        1     70
  21    1     0.00   0.32   0.00    0.60    4524       28 K    0.84    0.17    0.00    0.01      224        0        0     68
  22    0     0.00   0.27   0.00    0.60    2788       15 K    0.83    0.14    0.00    0.01      448        0        0     70
  23    1     0.00   0.30   0.00    0.60    6883       34 K    0.80    0.14    0.00    0.01      112        0        0     69
  24    0     0.00   0.26   0.00    0.60    2444       14 K    0.83    0.15    0.00    0.01      224        0        0     71
  25    1     0.00   0.30   0.00    0.60    3414       27 K    0.87    0.16    0.00    0.01      840        0        0     67
  26    0     0.00   0.30   0.00    0.60    3317       17 K    0.81    0.13    0.00    0.01     1848        0        0     70
  27    1     0.00   0.36   0.00    0.64    5838       31 K    0.82    0.16    0.00    0.01     4256        0        0     67
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.33   0.00    0.60     135 K    444 K    0.69    0.19    0.00    0.01    22008        0        7     62
 SKT    1     0.00   0.33   0.00    0.60      80 K    430 K    0.81    0.16    0.00    0.01    12488        2        0     59
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.00   0.33   0.00    0.60     215 K    874 K    0.75    0.17    0.00    0.01     N/A     N/A     N/A      N/A

 Instructions retired:   63 M ; Active cycles:  194 M ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 0.11 %

 C1 core residency: 1.86 %; C3 core residency: 0.08 %; C6 core residency: 97.94 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.33 => corresponds to 8.20 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.00 => corresponds to 0.01 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     5093 K   5060 K   |    0%     0%   
 SKT    1     6506 K   6416 K   |    0%     0%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   23 M
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.05     0.04     203.29      29.00         115.01
 SKT   1     0.05     0.04     197.78      29.80         130.62
---------------------------------------------------------------------------------------------------------------
       *     0.10     0.09     401.07      58.80         120.44
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/check.sh/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1af4
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):     4.45 --||-- Mem Ch  0: Reads (MB/s):     4.22 --|
|--            Writes(MB/s):     4.10 --||--            Writes(MB/s):     4.16 --|
|-- Mem Ch  1: Reads (MB/s):     0.48 --||-- Mem Ch  1: Reads (MB/s):     0.24 --|
|--            Writes(MB/s):     0.13 --||--            Writes(MB/s):     0.18 --|
|-- Mem Ch  2: Reads (MB/s):     4.42 --||-- Mem Ch  2: Reads (MB/s):     4.19 --|
|--            Writes(MB/s):     4.10 --||--            Writes(MB/s):     4.15 --|
|-- Mem Ch  3: Reads (MB/s):     0.47 --||-- Mem Ch  3: Reads (MB/s):     0.21 --|
|--            Writes(MB/s):     0.12 --||--            Writes(MB/s):     0.17 --|
|-- NODE 0 Mem Read (MB/s) :     9.82 --||-- NODE 1 Mem Read (MB/s) :     8.87 --|
|-- NODE 0 Mem Write(MB/s) :     8.45 --||-- NODE 1 Mem Write(MB/s) :     8.66 --|
|-- NODE 0 P. Write (T/s):     124328 --||-- NODE 1 P. Write (T/s):     124328 --|
|-- NODE 0 Memory (MB/s):       18.27 --||-- NODE 1 Memory (MB/s):       17.53 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):         18.69                --|
            |--                System Write Throughput(MB/s):         17.12                --|
            |--               System Memory Throughput(MB/s):         35.80                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1bc9
Program exited with status 0
Cleaning up
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8100          12     722 K   185 K    276       0     108  
 1     492          12     795 K   133 K    252       0       0  
-----------------------------------------------------------------------
 *    8592          24    1518 K   318 K    528       0     108  

 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.10        Core1: 26.59        
Core2: 27.63        Core3: 31.69        
Core4: 26.50        Core5: 30.47        
Core6: 30.62        Core7: 27.76        
Core8: 28.50        Core9: 28.78        
Core10: 25.16        Core11: 27.85        
Core12: 27.82        Core13: 29.29        
Core14: 27.21        Core15: 32.89        
Core16: 31.39        Core17: 29.40        
Core18: 31.03        Core19: 29.98        
Core20: 32.57        Core21: 30.63        
Core22: 32.98        Core23: 29.73        
Core24: 30.56        Core25: 29.47        
Core26: 31.78        Core27: 26.50        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.94
Socket1: 29.19
DDR read Latency(ns)
Socket0: 3566561.83
Socket1: 5907169.75


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.05        Core1: 25.51        
Core2: 25.65        Core3: 30.39        
Core4: 28.79        Core5: 31.61        
Core6: 28.50        Core7: 28.00        
Core8: 26.67        Core9: 28.69        
Core10: 26.70        Core11: 28.47        
Core12: 28.28        Core13: 29.65        
Core14: 27.19        Core15: 32.00        
Core16: 27.90        Core17: 28.14        
Core18: 30.54        Core19: 31.23        
Core20: 29.89        Core21: 29.91        
Core22: 29.16        Core23: 29.57        
Core24: 29.17        Core25: 28.48        
Core26: 29.10        Core27: 26.64        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.68
Socket1: 29.04
DDR read Latency(ns)
Socket0: 4512652.68
Socket1: 8085480.56
irq_total: 65.9241870667711
cpu_total: 0.09
cpu_0: 0.33
cpu_1: 0.13
cpu_2: 0.20
cpu_3: 0.07
cpu_4: 0.13
cpu_5: 0.07
cpu_6: 0.07
cpu_7: 0.07
cpu_8: 0.07
cpu_9: 0.07
cpu_10: 0.07
cpu_11: 0.00
cpu_12: 0.07
cpu_13: 0.07
cpu_14: 0.07
cpu_15: 0.07
cpu_16: 0.07
cpu_17: 0.07
cpu_18: 0.07
cpu_19: 0.13
cpu_20: 0.07
cpu_21: 0.07
cpu_22: 0.07
cpu_23: 0.07
cpu_24: 0.07
cpu_25: 0.07
cpu_26: 0.13
cpu_27: 0.27
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 0
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 0
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 4
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 4
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 0
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 0
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 4
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 4
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 0
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 0


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.30        Core1: 23.45        
Core2: 12.76        Core3: 22.19        
Core4: 27.28        Core5: 25.25        
Core6: 29.03        Core7: 28.29        
Core8: 26.24        Core9: 29.08        
Core10: 28.11        Core11: 28.61        
Core12: 28.34        Core13: 30.83        
Core14: 29.32        Core15: 29.62        
Core16: 29.74        Core17: 28.57        
Core18: 29.12        Core19: 21.06        
Core20: 32.05        Core21: 26.44        
Core22: 30.25        Core23: 21.06        
Core24: 31.80        Core25: 29.94        
Core26: 28.60        Core27: 20.70        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.80
Socket1: 24.14
DDR read Latency(ns)
Socket0: 2113369.25
Socket1: 5116666.24


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.95        Core1: 25.73        
Core2: 27.53        Core3: 29.99        
Core4: 31.75        Core5: 32.39        
Core6: 28.12        Core7: 30.44        
Core8: 25.28        Core9: 32.68        
Core10: 28.85        Core11: 32.79        
Core12: 28.98        Core13: 32.55        
Core14: 30.44        Core15: 31.60        
Core16: 29.41        Core17: 29.53        
Core18: 30.07        Core19: 29.01        
Core20: 31.20        Core21: 29.51        
Core22: 29.38        Core23: 26.59        
Core24: 30.71        Core25: 28.77        
Core26: 27.73        Core27: 28.45        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.48
Socket1: 29.94
DDR read Latency(ns)
Socket0: 4349916.69
Socket1: 8203603.09


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.64        Core1: 27.08        
Core2: 28.33        Core3: 28.93        
Core4: 29.34        Core5: 29.67        
Core6: 26.24        Core7: 31.54        
Core8: 28.92        Core9: 28.52        
Core10: 28.83        Core11: 31.02        
Core12: 29.41        Core13: 32.01        
Core14: 28.22        Core15: 32.08        
Core16: 28.88        Core17: 29.21        
Core18: 32.13        Core19: 30.14        
Core20: 32.14        Core21: 30.74        
Core22: 31.14        Core23: 30.33        
Core24: 31.09        Core25: 29.54        
Core26: 29.49        Core27: 26.33        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.74
Socket1: 29.56
DDR read Latency(ns)
Socket0: 4366745.03
Socket1: 8415402.88


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.79        Core1: 26.93        
Core2: 30.14        Core3: 29.76        
Core4: 28.37        Core5: 27.58        
Core6: 27.17        Core7: 28.65        
Core8: 28.38        Core9: 30.31        
Core10: 26.62        Core11: 29.19        
Core12: 28.28        Core13: 30.48        
Core14: 27.98        Core15: 29.55        
Core16: 28.02        Core17: 27.84        
Core18: 29.22        Core19: 28.56        
Core20: 30.02        Core21: 29.68        
Core22: 29.48        Core23: 28.93        
Core24: 29.05        Core25: 29.74        
Core26: 30.72        Core27: 26.64        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.50
Socket1: 28.75
DDR read Latency(ns)
Socket0: 4353542.24
Socket1: 6898323.64
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 
0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7528
Program exited with status 0
----------------------------------------------------------------------------------------------
Cleaning up
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14410102974; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14410105754; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205119097; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205119097; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7205122132; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7205122132; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205124976; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205124976; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7205127588; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7205127588; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004310396; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 3982896; Consumed Joules: 243.10; Watts: 40.49; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 2271615; Consumed DRAM Joules: 34.76; DRAM Watts: 5.79
S1P0; QPIClocks: 14410202994; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14410205202; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205183050; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205183050; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7205183127; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7205183127; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205183132; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205183132; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7205183195; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7205183195; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004358548; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 3866199; Consumed Joules: 235.97; Watts: 39.30; Thermal headroom below TjMax: 59
S1; Consumed DRAM energy units: 2312505; Consumed DRAM Joules: 35.38; DRAM Watts: 5.89
----------------------------------------------------------------------------------------------
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1e39
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.29   0.00    0.60      27 K    158 K    0.83    0.18    0.00    0.01    11760        1        0     70
   1    1     0.00   0.31   0.00    0.60    4600       28 K    0.84    0.14    0.00    0.02      672        0        0     68
   2    0     0.00   0.54   0.00    0.60      68 K     99 K    0.32    0.26    0.01    0.02     8904        2        4     69
   3    1     0.00   0.29   0.00    0.60    3327       25 K    0.87    0.16    0.00    0.01     1120        0        0     68
   4    0     0.00   0.32   0.00    0.60    3501       33 K    0.90    0.16    0.00    0.01     2184        0        1     70
   5    1     0.00   0.29   0.00    0.60    3222       24 K    0.87    0.15    0.00    0.02      392        0        0     68
   6    0     0.00   0.31   0.00    0.60    3445       21 K    0.84    0.15    0.00    0.01      336        0        0     69
   7    1     0.00   0.31   0.00    0.60    6592       28 K    0.77    0.14    0.00    0.01      448        0        0     67
   8    0     0.00   0.33   0.00    0.60    3040       22 K    0.86    0.18    0.00    0.01      616        0        0     68
   9    1     0.00   0.29   0.00    0.60    6140       26 K    0.77    0.14    0.00    0.01      504        0        0     66
  10    0     0.00   0.30   0.00    0.60    2736       22 K    0.88    0.16    0.00    0.01      168        0        0     68
  11    1     0.00   0.31   0.00    0.60    6476       26 K    0.75    0.15    0.00    0.01      336        0        0     66
  12    0     0.00   0.35   0.00    0.60    3287       21 K    0.85    0.18    0.00    0.01      168        0        0     69
  13    1     0.00   0.30   0.00    0.60    6034       27 K    0.78    0.16    0.00    0.01      224        0        0     66
  14    0     0.00   0.31   0.00    0.60    3564       20 K    0.83    0.16    0.00    0.01      336        0        0     70
  15    1     0.00   0.30   0.00    0.60    3355       25 K    0.87    0.15    0.00    0.01      336        0        0     66
  16    0     0.00   0.29   0.00    0.60    4880       23 K    0.79    0.16    0.00    0.01      336        0        0     70
  17    1     0.00   0.28   0.00    0.60    3948       25 K    0.84    0.16    0.00    0.02      112        0        0     67
  18    0     0.00   0.30   0.00    0.60    3556       22 K    0.84    0.16    0.00    0.01      224        0        0     70
  19    1     0.00   0.30   0.00    0.60    3873       26 K    0.85    0.17    0.00    0.01      168        0        1     68
  20    0     0.00   0.28   0.00    0.60    3556       23 K    0.85    0.15    0.00    0.01       56        0        0     70
  21    1     0.00   0.29   0.00    0.60    2859       24 K    0.88    0.16    0.00    0.01      112        0        0     68
  22    0     0.00   0.28   0.00    0.60    2480       19 K    0.87    0.15    0.00    0.01        0        0        0     70
  23    1     0.00   0.29   0.00    0.60    5530       28 K    0.81    0.15    0.00    0.01      336        0        0     69
  24    0     0.00   0.29   0.00    0.60    2969       20 K    0.86    0.15    0.00    0.01      112        0        0     71
  25    1     0.00   0.30   0.00    0.60    2830       26 K    0.89    0.14    0.00    0.01      896        0        0     67
  26    0     0.00   0.29   0.00    0.60    2933       17 K    0.84    0.13    0.00    0.01      952        0        0     70
  27    1     0.00   0.52   0.00    0.65      16 K     44 K    0.62    0.22    0.00    0.01     4816        1        1     68
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.32   0.00    0.60     135 K    527 K    0.74    0.19    0.00    0.01    26152        3        5     62
 SKT    1     0.00   0.32   0.00    0.60      75 K    388 K    0.81    0.16    0.00    0.01    10472        1        2     59
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.00   0.32   0.00    0.60     211 K    916 K    0.77    0.17    0.00    0.01     N/A     N/A     N/A      N/A

 Instructions retired:   66 M ; Active cycles:  207 M ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 0.12 %

 C1 core residency: 2.10 %; C3 core residency: 0.03 %; C6 core residency: 97.74 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.32 => corresponds to 8.00 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.00 => corresponds to 0.01 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     5788 K   5703 K   |    0%     0%   
 SKT    1     6520 K   6500 K   |    0%     0%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   24 M
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.05     0.04     203.34      29.02         120.73
 SKT   1     0.05     0.04     195.98      29.63         129.31
---------------------------------------------------------------------------------------------------------------
       *     0.10     0.09     399.32      58.65         123.39
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/check.sh/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1f0c
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):     4.41 --||-- Mem Ch  0: Reads (MB/s):     4.32 --|
|--            Writes(MB/s):     4.08 --||--            Writes(MB/s):     4.15 --|
|-- Mem Ch  1: Reads (MB/s):     0.45 --||-- Mem Ch  1: Reads (MB/s):     0.37 --|
|--            Writes(MB/s):     0.12 --||--            Writes(MB/s):     0.17 --|
|-- Mem Ch  2: Reads (MB/s):     4.37 --||-- Mem Ch  2: Reads (MB/s):     4.31 --|
|--            Writes(MB/s):     4.08 --||--            Writes(MB/s):     4.14 --|
|-- Mem Ch  3: Reads (MB/s):     0.45 --||-- Mem Ch  3: Reads (MB/s):     0.36 --|
|--            Writes(MB/s):     0.11 --||--            Writes(MB/s):     0.17 --|
|-- NODE 0 Mem Read (MB/s) :     9.68 --||-- NODE 1 Mem Read (MB/s) :     9.37 --|
|-- NODE 0 Mem Write(MB/s) :     8.39 --||-- NODE 1 Mem Write(MB/s) :     8.63 --|
|-- NODE 0 P. Write (T/s):     124314 --||-- NODE 1 P. Write (T/s):     124315 --|
|-- NODE 0 Memory (MB/s):       18.07 --||-- NODE 1 Memory (MB/s):       17.99 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):         19.05                --|
            |--                System Write Throughput(MB/s):         17.02                --|
            |--               System Memory Throughput(MB/s):         36.07                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1fe1
Program exited with status 0
Cleaning up
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8592           0     548 K   169 K    504       0     288  
 1     984          12     837 K   147 K      0       0       0  
-----------------------------------------------------------------------
 *    9576          12    1385 K   317 K    504       0     288  

 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.91        Core1: 26.48        
Core2: 26.25        Core3: 29.74        
Core4: 26.95        Core5: 28.48        
Core6: 28.58        Core7: 27.09        
Core8: 25.50        Core9: 25.56        
Core10: 27.78        Core11: 25.95        
Core12: 26.64        Core13: 25.93        
Core14: 28.78        Core15: 28.30        
Core16: 29.01        Core17: 27.22        
Core18: 29.54        Core19: 28.31        
Core20: 31.00        Core21: 29.58        
Core22: 27.03        Core23: 29.98        
Core24: 29.35        Core25: 29.78        
Core26: 28.47        Core27: 25.42        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.15
Socket1: 27.43
DDR read Latency(ns)
Socket0: 4052048.53
Socket1: 6124340.56


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.02        Core1: 28.99        
Core2: 24.89        Core3: 29.15        
Core4: 26.24        Core5: 28.12        
Core6: 27.89        Core7: 27.74        
Core8: 26.65        Core9: 26.10        
Core10: 28.76        Core11: 26.37        
Core12: 27.35        Core13: 27.53        
Core14: 29.13        Core15: 27.50        
Core16: 30.35        Core17: 28.85        
Core18: 29.88        Core19: 29.87        
Core20: 31.85        Core21: 29.96        
Core22: 29.14        Core23: 27.34        
Core24: 26.36        Core25: 27.99        
Core26: 24.90        Core27: 25.71        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.61
Socket1: 27.84
DDR read Latency(ns)
Socket0: 4719415.84
Socket1: 9057385.86
irq_total: 66.0582124549561
cpu_total: 0.09
cpu_0: 0.33
cpu_1: 0.07
cpu_2: 0.20
cpu_3: 0.07
cpu_4: 0.07
cpu_5: 0.07
cpu_6: 0.07
cpu_7: 0.07
cpu_8: 0.07
cpu_9: 0.07
cpu_10: 0.07
cpu_11: 0.07
cpu_12: 0.00
cpu_13: 0.07
cpu_14: 0.07
cpu_15: 0.07
cpu_16: 0.07
cpu_17: 0.07
cpu_18: 0.07
cpu_19: 0.13
cpu_20: 0.07
cpu_21: 0.07
cpu_22: 0.00
cpu_23: 0.07
cpu_24: 0.07
cpu_25: 0.07
cpu_26: 0.13
cpu_27: 0.33
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 0
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 0
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 0
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 0
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 0
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 0
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 0
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 0


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.51        Core1: 26.54        
Core2: 15.80        Core3: 28.63        
Core4: 27.88        Core5: 28.74        
Core6: 27.88        Core7: 27.65        
Core8: 27.28        Core9: 29.67        
Core10: 27.48        Core11: 20.61        
Core12: 29.48        Core13: 27.15        
Core14: 29.91        Core15: 28.68        
Core16: 31.12        Core17: 27.29        
Core18: 29.78        Core19: 21.18        
Core20: 31.79        Core21: 25.27        
Core22: 28.18        Core23: 19.99        
Core24: 29.53        Core25: 24.79        
Core26: 26.40        Core27: 27.27        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.09
Socket1: 23.86
DDR read Latency(ns)
Socket0: 3361574.06
Socket1: 2366747.91


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.58        Core1: 27.34        
Core2: 24.04        Core3: 28.48        
Core4: 24.72        Core5: 28.13        
Core6: 27.87        Core7: 26.57        
Core8: 25.35        Core9: 27.47        
Core10: 27.36        Core11: 24.93        
Core12: 27.74        Core13: 27.58        
Core14: 30.19        Core15: 28.19        
Core16: 28.95        Core17: 27.01        
Core18: 30.89        Core19: 29.51        
Core20: 33.04        Core21: 29.72        
Core22: 27.93        Core23: 28.18        
Core24: 28.75        Core25: 29.47        
Core26: 25.78        Core27: 26.85        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.55
Socket1: 27.73
DDR read Latency(ns)
Socket0: 5053417.04
Socket1: 9161584.19


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.31        Core1: 29.46        
Core2: 26.37        Core3: 27.12        
Core4: 27.43        Core5: 29.55        
Core6: 26.40        Core7: 27.32        
Core8: 25.88        Core9: 27.03        
Core10: 26.70        Core11: 26.65        
Core12: 28.15        Core13: 27.84        
Core14: 28.23        Core15: 27.96        
Core16: 28.10        Core17: 27.44        
Core18: 29.53        Core19: 29.42        
Core20: 32.25        Core21: 31.97        
Core22: 29.68        Core23: 28.35        
Core24: 27.26        Core25: 29.15        
Core26: 29.22        Core27: 25.12        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.96
Socket1: 28.01
DDR read Latency(ns)
Socket0: 4887978.88
Socket1: 9083903.95


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.33        Core1: 25.27        
Core2: 24.78        Core3: 28.05        
Core4: 26.39        Core5: 29.50        
Core6: 27.81        Core7: 27.30        
Core8: 26.01        Core9: 26.60        
Core10: 27.94        Core11: 25.09        
Core12: 27.56        Core13: 27.19        
Core14: 28.55        Core15: 27.61        
Core16: 29.83        Core17: 27.12        
Core18: 29.44        Core19: 29.21        
Core20: 29.76        Core21: 29.44        
Core22: 29.73        Core23: 27.84        
Core24: 28.33        Core25: 27.95        
Core26: 26.37        Core27: 26.46        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.82
Socket1: 27.39
DDR read Latency(ns)
Socket0: 4496784.83
Socket1: 7470268.40
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 
0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 8576
Program exited with status 0
----------------------------------------------------------------------------------------------
Cleaning upTime elapsed: 6003 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14408901838; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14408904198; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7204524038; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7204524038; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7204525640; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7204525640; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7204527151; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7204527151; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7204528342; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7204528342; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6003811099; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 3981177; Consumed Joules: 242.99; Watts: 40.48; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 2277658; Consumed DRAM Joules: 34.85; DRAM Watts: 5.81
S1P0; QPIClocks: 14409006942; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14409008758; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7204584649; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7204584649; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7204584569; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7204584569; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7204584630; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7204584630; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7204584393; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7204584393; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6003855978; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 3866397; Consumed Joules: 235.99; Watts: 39.31; Thermal headroom below TjMax: 60
S1; Consumed DRAM energy units: 2323378; Consumed DRAM Joules: 35.55; DRAM Watts: 5.92
----------------------------------------------------------------------------------------------

 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2251
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.32   0.00    0.60      22 K    131 K    0.83    0.20    0.00    0.01     9744        1        0     70
   1    1     0.00   0.30   0.00    0.60    3297       22 K    0.85    0.15    0.00    0.01      784        0        0     68
   2    0     0.00   0.26   0.00    0.60    3728       24 K    0.85    0.15    0.00    0.01     4816        0        0     68
   3    1     0.00   0.58   0.00    0.60      13 K     32 K    0.58    0.22    0.00    0.01      952        1        0     68
   4    0     0.00   0.28   0.00    0.60    2907       26 K    0.89    0.15    0.00    0.01      672        0        0     70
   5    1     0.00   0.27   0.00    0.60    3121       17 K    0.82    0.13    0.00    0.02      392        0        0     68
   6    0     0.00   0.30   0.00    0.60    4248       20 K    0.79    0.15    0.00    0.01     1288        0        0     69
   7    1     0.00   0.26   0.00    0.60    3914       16 K    0.76    0.13    0.00    0.02      280        1        0     67
   8    0     0.00   0.28   0.00    0.60    3545       17 K    0.79    0.14    0.00    0.02     1960        0        0     68
   9    1     0.00   0.31   0.00    0.60    6862       26 K    0.74    0.17    0.00    0.01      280        0        0     66
  10    0     0.00   0.30   0.00    0.60    3964       25 K    0.85    0.18    0.00    0.01      840        0        0     68
  11    1     0.00   0.31   0.00    0.60    6261       27 K    0.77    0.17    0.00    0.01      168        0        0     66
  12    0     0.00   0.28   0.00    0.60    4043       21 K    0.81    0.14    0.00    0.02      224        0        0     70
  13    1     0.00   0.30   0.00    0.60    3226       21 K    0.85    0.17    0.00    0.01     1736        0        0     66
  14    0     0.00   0.28   0.00    0.60    4299       21 K    0.80    0.16    0.00    0.01     1736        0        0     70
  15    1     0.00   0.39   0.00    0.60    5406       27 K    0.80    0.30    0.00    0.01      280        0        0     66
  16    0     0.00   0.29   0.00    0.60    4386       21 K    0.80    0.14    0.00    0.02      112        0        0     70
  17    1     0.00   0.42   0.00    0.60    5945       29 K    0.80    0.27    0.00    0.01       56        0        0     67
  18    0     0.00   0.27   0.00    0.60    2604       17 K    0.85    0.14    0.00    0.01      280        0        0     70
  19    1     0.00   0.31   0.00    0.60    3887       23 K    0.84    0.19    0.00    0.01      784        1        0     68
  20    0     0.00   0.27   0.00    0.60    3251       18 K    0.83    0.14    0.00    0.01       56        0        0     70
  21    1     0.00   0.29   0.00    0.60    3487       22 K    0.84    0.16    0.00    0.01      168        0        0     68
  22    0     0.00   0.27   0.00    0.60    2737       17 K    0.84    0.14    0.00    0.02        0        0        0     70
  23    1     0.00   0.34   0.00    0.60    6318       28 K    0.78    0.22    0.00    0.01      728        0        0     69
  24    0     0.00   0.25   0.00    0.60    2617       14 K    0.82    0.14    0.00    0.01       56        0        0     71
  25    1     0.00   0.42   0.00    0.60    5785       26 K    0.78    0.31    0.00    0.01      224        0        0     67
  26    0     0.00   0.65   0.00    0.60      37 K     61 K    0.38    0.21    0.01    0.01     4032        1        2     70
  27    1     0.00   0.39   0.00    0.60    5402       22 K    0.76    0.23    0.00    0.01     4872        0        0     68
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.32   0.00    0.60     103 K    440 K    0.77    0.17    0.00    0.01    25816        2        2     62
 SKT    1     0.00   0.36   0.00    0.60      76 K    344 K    0.78    0.21    0.00    0.01    11704        3        0     59
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.00   0.34   0.00    0.60     180 K    784 K    0.77    0.19    0.00    0.01     N/A     N/A     N/A      N/A

 Instructions retired:   64 M ; Active cycles:  191 M ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 0.11 %

 C1 core residency: 6.85 %; C3 core residency: 0.03 %; C6 core residency: 93.00 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.34 => corresponds to 8.43 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.00 => corresponds to 0.01 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     4091 K   3933 K   |    0%     0%   
 SKT    1     4265 K   4297 K   |    0%     0%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   16 M
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.05     0.04     204.63      29.25         122.37
 SKT   1     0.05     0.04     200.22      29.67         133.26
---------------------------------------------------------------------------------------------------------------
       *     0.10     0.08     404.85      58.92         126.53
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/check.sh/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2324
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):     4.44 --||-- Mem Ch  0: Reads (MB/s):     4.29 --|
|--            Writes(MB/s):     4.14 --||--            Writes(MB/s):     4.19 --|
|-- Mem Ch  1: Reads (MB/s):     0.51 --||-- Mem Ch  1: Reads (MB/s):     0.32 --|
|--            Writes(MB/s):     0.17 --||--            Writes(MB/s):     0.22 --|
|-- Mem Ch  2: Reads (MB/s):     4.39 --||-- Mem Ch  2: Reads (MB/s):     4.28 --|
|--            Writes(MB/s):     4.13 --||--            Writes(MB/s):     4.18 --|
|-- Mem Ch  3: Reads (MB/s):     0.47 --||-- Mem Ch  3: Reads (MB/s):     0.29 --|
|--            Writes(MB/s):     0.16 --||--            Writes(MB/s):     0.20 --|
|-- NODE 0 Mem Read (MB/s) :     9.79 --||-- NODE 1 Mem Read (MB/s) :     9.18 --|
|-- NODE 0 Mem Write(MB/s) :     8.61 --||-- NODE 1 Mem Write(MB/s) :     8.79 --|
|-- NODE 0 P. Write (T/s):     124322 --||-- NODE 1 P. Write (T/s):     124324 --|
|-- NODE 0 Memory (MB/s):       18.40 --||-- NODE 1 Memory (MB/s):       17.97 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):         18.98                --|
            |--                System Write Throughput(MB/s):         17.40                --|
            |--               System Memory Throughput(MB/s):         36.37                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 23f9
Program exited with status 0
Cleaning up
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8580          24     688 K   239 K    264      72     144  
 1     492          12     763 K   135 K    252     408       0  
-----------------------------------------------------------------------
 *    9072          36    1451 K   374 K    516     480     144  

 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
Trying to use Linux perf events...

 This utility measures Latency information

Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.56        Core1: 27.92        
Core2: 27.35        Core3: 25.65        
Core4: 28.33        Core5: 28.93        
Core6: 26.96        Core7: 29.44        
Core8: 31.22        Core9: 27.79        
Core10: 27.26        Core11: 26.79        
Core12: 28.10        Core13: 28.50        
Core14: 25.94        Core15: 28.73        
Core16: 27.41        Core17: 27.44        
Core18: 30.85        Core19: 26.78        
Core20: 28.98        Core21: 27.50        
Core22: 28.20        Core23: 29.23        
Core24: 31.46        Core25: 27.29        
Core26: 30.74        Core27: 24.24        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.17
Socket1: 27.33
DDR read Latency(ns)
Socket0: 3595834.56
Socket1: 7800762.23


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.47        Core1: 27.69        
Core2: 28.46        Core3: 25.94        
Core4: 27.41        Core5: 28.10        
Core6: 28.34        Core7: 28.01        
Core8: 29.67        Core9: 28.31        
Core10: 28.05        Core11: 28.55        
Core12: 27.72        Core13: 30.47        
Core14: 29.04        Core15: 28.23        
Core16: 27.24        Core17: 28.13        
Core18: 29.29        Core19: 29.30        
Core20: 31.03        Core21: 28.89        
Core22: 27.94        Core23: 29.89        
Core24: 29.42        Core25: 29.47        
Core26: 28.70        Core27: 29.03        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.93
Socket1: 28.51
DDR read Latency(ns)
Socket0: 4371267.61
Socket1: 8470124.16
irq_total: 66.0681505091139
cpu_total: 0.10
cpu_0: 0.33
cpu_1: 0.07
cpu_2: 0.13
cpu_3: 0.07
cpu_4: 0.13
cpu_5: 0.07
cpu_6: 0.13
cpu_7: 0.07
cpu_8: 0.07
cpu_9: 0.07
cpu_10: 0.07
cpu_11: 0.07
cpu_12: 0.07
cpu_13: 0.07
cpu_14: 0.07
cpu_15: 0.13
cpu_16: 0.07
cpu_17: 0.07
cpu_18: 0.07
cpu_19: 0.13
cpu_20: 0.07
cpu_21: 0.07
cpu_22: 0.07
cpu_23: 0.07
cpu_24: 0.07
cpu_25: 0.07
cpu_26: 0.13
cpu_27: 0.33
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 0
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 0
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 0
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 0
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 0
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 0
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 0
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 0


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.23        Core1: 28.85        
Core2: 11.46        Core3: 29.01        
Core4: 27.00        Core5: 29.11        
Core6: 17.15        Core7: 29.94        
Core8: 29.93        Core9: 28.88        
Core10: 28.65        Core11: 29.61        
Core12: 30.42        Core13: 30.17        
Core14: 29.53        Core15: 30.47        
Core16: 28.70        Core17: 28.82        
Core18: 29.94        Core19: 29.75        
Core20: 29.24        Core21: 30.73        
Core22: 27.94        Core23: 21.38        
Core24: 30.55        Core25: 28.06        
Core26: 30.11        Core27: 27.67        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.11
Socket1: 26.99
DDR read Latency(ns)
Socket0: 2489630.04
Socket1: 5496232.99


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.96        Core1: 28.90        
Core2: 26.60        Core3: 27.86        
Core4: 30.10        Core5: 29.14        
Core6: 29.44        Core7: 29.50        
Core8: 26.80        Core9: 32.56        
Core10: 27.71        Core11: 28.89        
Core12: 29.07        Core13: 30.21        
Core14: 31.39        Core15: 31.10        
Core16: 27.86        Core17: 28.00        
Core18: 31.01        Core19: 29.72        
Core20: 30.36        Core21: 28.49        
Core22: 28.27        Core23: 31.48        
Core24: 28.72        Core25: 29.80        
Core26: 29.64        Core27: 28.05        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.35
Socket1: 29.45
DDR read Latency(ns)
Socket0: 4002409.33
Socket1: 8248250.63


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.58        Core1: 31.15        
Core2: 29.88        Core3: 26.52        
Core4: 30.95        Core5: 29.40        
Core6: 30.54        Core7: 29.63        
Core8: 27.90        Core9: 27.79        
Core10: 28.46        Core11: 27.39        
Core12: 28.88        Core13: 29.83        
Core14: 28.91        Core15: 29.20        
Core16: 29.61        Core17: 28.29        
Core18: 31.75        Core19: 29.74        
Core20: 29.38        Core21: 30.82        
Core22: 29.08        Core23: 30.32        
Core24: 30.25        Core25: 30.25        
Core26: 30.61        Core27: 27.79        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.73
Socket1: 28.98
DDR read Latency(ns)
Socket0: 4217321.35
Socket1: 8285391.41


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.06        Core1: 28.98        
Core2: 28.32        Core3: 29.04        
Core4: 30.71        Core5: 28.29        
Core6: 29.57        Core7: 28.83        
Core8: 25.99        Core9: 28.54        
Core10: 28.93        Core11: 27.71        
Core12: 28.66        Core13: 28.44        
Core14: 28.98        Core15: 27.74        
Core16: 28.99        Core17: 27.57        
Core18: 28.39        Core19: 26.58        
Core20: 28.32        Core21: 28.24        
Core22: 28.52        Core23: 28.34        
Core24: 28.29        Core25: 29.79        
Core26: 27.87        Core27: 28.03        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.16
Socket1: 28.31
DDR read Latency(ns)
Socket0: 4267605.21
Socket1: 7441394.25
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 
0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 9624
Program exited with status 0
----------------------------------------------------------------------------------------------
Cleaning up
Time elapsed: 6003 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14408634686; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14408637142; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7204386990; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7204386990; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7204389664; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7204389664; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7204391880; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7204391880; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7204393885; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7204393885; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6003698032; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 3993654; Consumed Joules: 243.75; Watts: 40.61; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 2278035; Consumed DRAM Joules: 34.85; DRAM Watts: 5.81
S1P0; QPIClocks: 14408734818; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14408736682; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7204448258; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7204448258; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7204448342; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7204448342; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7204448555; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7204448555; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7204448624; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7204448624; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6003747539; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 3855448; Consumed Joules: 235.32; Watts: 39.20; Thermal headroom below TjMax: 59
S1; Consumed DRAM energy units: 2314540; Consumed DRAM Joules: 35.41; DRAM Watts: 5.90
----------------------------------------------------------------------------------------------
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2669
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.32   0.00    0.60      22 K    151 K    0.85    0.19    0.00    0.01    10864        0        0     70
   1    1     0.00   0.33   0.00    0.60    8882       37 K    0.76    0.26    0.00    0.01     1008        0        0     68
   2    0     0.00   0.26   0.00    0.60    2135       19 K    0.89    0.15    0.00    0.01     5152        0        0     69
   3    1     0.00   0.53   0.00    0.60      11 K     37 K    0.68    0.23    0.00    0.01     1008        0        1     68
   4    0     0.00   0.31   0.00    0.60    3613       36 K    0.90    0.16    0.00    0.01     3136        0        1     70
   5    1     0.00   0.29   0.00    0.60    4065       22 K    0.82    0.14    0.00    0.01      672        0        0     68
   6    0     0.00   0.58   0.00    0.60    7100       35 K    0.80    0.27    0.00    0.01      616        0        0     70
   7    1     0.00   0.31   0.00    0.60    4899       25 K    0.81    0.14    0.00    0.01      280        0        0     67
   8    0     0.00   0.46   0.00    0.60    5334       28 K    0.81    0.23    0.00    0.01      336        0        0     69
   9    1     0.00   0.29   0.00    0.60    5384       23 K    0.77    0.14    0.00    0.02      168        0        0     66
  10    0     0.00   0.31   0.00    0.60    6025       30 K    0.80    0.19    0.00    0.01      616        0        0     69
  11    1     0.00   0.28   0.00    0.60    5287       21 K    0.75    0.14    0.00    0.02      224        0        0     66
  12    0     0.00   0.35   0.00    0.60    5631       26 K    0.79    0.23    0.00    0.01      280        0        0     70
  13    1     0.00   0.28   0.00    0.60    4267       21 K    0.80    0.15    0.00    0.01      672        0        0     67
  14    0     0.00   0.62   0.00    0.60      28 K     52 K    0.46    0.19    0.01    0.01     1400        0        2     70
  15    1     0.00   0.29   0.00    0.60    4324       21 K    0.79    0.14    0.00    0.02      392        0        0     66
  16    0     0.00   0.31   0.00    0.60    4677       22 K    0.80    0.18    0.00    0.01       56        0        0     70
  17    1     0.00   0.25   0.00    0.60    2425       16 K    0.85    0.15    0.00    0.01       56        0        0     67
  18    0     0.00   0.48   0.00    0.60    4087       25 K    0.84    0.25    0.00    0.01      168        0        0     70
  19    1     0.00   0.34   0.00    0.60    3679       17 K    0.79    0.18    0.00    0.01      112        0        1     67
  20    0     0.00   0.47   0.00    0.60    2967       24 K    0.88    0.25    0.00    0.01      280        0        0     70
  21    1     0.00   0.29   0.00    0.60    3864       21 K    0.82    0.14    0.00    0.01      112        0        0     68
  22    0     0.00   0.36   0.00    0.60    3204       19 K    0.84    0.18    0.00    0.01       56        0        0     71
  23    1     0.00   0.29   0.00    0.60    4163       23 K    0.83    0.15    0.00    0.01      672        0        0     69
  24    0     0.00   0.30   0.00    0.60    2347       20 K    0.89    0.16    0.00    0.01      112        0        0     71
  25    1     0.00   0.29   0.00    0.60    6250       25 K    0.75    0.13    0.00    0.01       56        0        0     68
  26    0     0.00   0.31   0.00    0.60    4278       25 K    0.83    0.15    0.00    0.01     1176        0        0     70
  27    1     0.00   0.30   0.00    0.61    6745       28 K    0.76    0.14    0.00    0.01     5880        0        0     68
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.38   0.00    0.60     101 K    519 K    0.80    0.20    0.00    0.01    24248        0        3     62
 SKT    1     0.00   0.32   0.00    0.60      76 K    343 K    0.78    0.17    0.00    0.01    11312        0        2     59
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.00   0.36   0.00    0.60     177 K    862 K    0.79    0.19    0.00    0.01     N/A     N/A     N/A      N/A

 Instructions retired:   74 M ; Active cycles:  208 M ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 0.12 %

 C1 core residency: 4.11 %; C3 core residency: 0.02 %; C6 core residency: 95.74 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.36 => corresponds to 8.92 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.00 => corresponds to 0.01 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     4638 K   4560 K   |    0%     0%   
 SKT    1     4696 K   4685 K   |    0%     0%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   18 M
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.05     0.04     204.22      29.06         120.55
 SKT   1     0.05     0.04     197.72      29.54         127.14
---------------------------------------------------------------------------------------------------------------
       *     0.09     0.08     401.93      58.60         123.28
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/check.sh/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2741
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):     4.38 --||-- Mem Ch  0: Reads (MB/s):     4.21 --|
|--            Writes(MB/s):     4.11 --||--            Writes(MB/s):     4.11 --|
|-- Mem Ch  1: Reads (MB/s):     0.44 --||-- Mem Ch  1: Reads (MB/s):     0.23 --|
|--            Writes(MB/s):     0.14 --||--            Writes(MB/s):     0.13 --|
|-- Mem Ch  2: Reads (MB/s):     4.32 --||-- Mem Ch  2: Reads (MB/s):     4.16 --|
|--            Writes(MB/s):     4.10 --||--            Writes(MB/s):     4.09 --|
|-- Mem Ch  3: Reads (MB/s):     0.41 --||-- Mem Ch  3: Reads (MB/s):     0.22 --|
|--            Writes(MB/s):     0.13 --||--            Writes(MB/s):     0.12 --|
|-- NODE 0 Mem Read (MB/s) :     9.56 --||-- NODE 1 Mem Read (MB/s) :     8.81 --|
|-- NODE 0 Mem Write(MB/s) :     8.49 --||-- NODE 1 Mem Write(MB/s) :     8.46 --|
|-- NODE 0 P. Write (T/s):     124328 --||-- NODE 1 P. Write (T/s):     124330 --|
|-- NODE 0 Memory (MB/s):       18.05 --||-- NODE 1 Memory (MB/s):       17.27 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):         18.37                --|
            |--                System Write Throughput(MB/s):         16.95                --|
            |--               System Memory Throughput(MB/s):         35.32                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2816
Program exited with status 0
Cleaning up
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8628         132     909 K   248 K     36       0     180  
 1       0          12     572 K   166 K    252       0       0  
-----------------------------------------------------------------------
 *    8628         144    1481 K   415 K    288       0     180  

 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.66        Core1: 27.43        
Core2: 28.31        Core3: 27.85        
Core4: 26.30        Core5: 27.99        
Core6: 29.58        Core7: 27.61        
Core8: 31.08        Core9: 27.34        
Core10: 27.90        Core11: 29.67        
Core12: 28.42        Core13: 27.18        
Core14: 28.51        Core15: 31.16        
Core16: 27.20        Core17: 29.23        
Core18: 32.49        Core19: 28.11        
Core20: 30.54        Core21: 29.01        
Core22: 30.91        Core23: 32.11        
Core24: 32.45        Core25: 29.58        
Core26: 29.92        Core27: 23.02        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.04
Socket1: 28.11
DDR read Latency(ns)
Socket0: 3464832.05
Socket1: 6170265.20


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.62        Core1: 25.82        
Core2: 29.55        Core3: 28.03        
Core4: 26.88        Core5: 28.56        
Core6: 28.94        Core7: 28.28        
Core8: 30.52        Core9: 28.48        
Core10: 28.53        Core11: 28.28        
Core12: 29.98        Core13: 30.58        
Core14: 29.26        Core15: 28.32        
Core16: 28.26        Core17: 29.15        
Core18: 30.61        Core19: 28.49        
Core20: 30.72        Core21: 27.69        
Core22: 29.34        Core23: 30.62        
Core24: 30.70        Core25: 28.15        
Core26: 27.32        Core27: 27.52        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.33
Socket1: 28.37
DDR read Latency(ns)
Socket0: 4766782.85
Socket1: 8993724.10
irq_total: 66.061187060823
cpu_total: 0.09
cpu_0: 0.33
cpu_1: 0.07
cpu_2: 0.20
cpu_3: 0.07
cpu_4: 0.13
cpu_5: 0.07
cpu_6: 0.07
cpu_7: 0.07
cpu_8: 0.07
cpu_9: 0.07
cpu_10: 0.07
cpu_11: 0.07
cpu_12: 0.07
cpu_13: 0.07
cpu_14: 0.00
cpu_15: 0.07
cpu_16: 0.07
cpu_17: 0.07
cpu_18: 0.07
cpu_19: 0.07
cpu_20: 0.00
cpu_21: 0.07
cpu_22: 0.07
cpu_23: 0.07
cpu_24: 0.07
cpu_25: 0.07
cpu_26: 0.13
cpu_27: 0.33
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 0
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 0
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 0
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 0
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 0
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 0
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 0
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 0


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 17.72        Core1: 26.97        
Core2: 11.86        Core3: 28.91        
Core4: 25.01        Core5: 29.91        
Core6: 16.78        Core7: 28.60        
Core8: 30.94        Core9: 29.80        
Core10: 27.70        Core11: 27.21        
Core12: 28.11        Core13: 22.10        
Core14: 28.82        Core15: 21.61        
Core16: 27.16        Core17: 26.38        
Core18: 31.44        Core19: 27.99        
Core20: 31.98        Core21: 27.08        
Core22: 31.06        Core23: 30.52        
Core24: 28.99        Core25: 28.67        
Core26: 27.84        Core27: 26.96        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.62
Socket1: 26.05
DDR read Latency(ns)
Socket0: 2585183.76
Socket1: 5902155.33


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.33        Core1: 27.90        
Core2: 29.37        Core3: 27.66        
Core4: 28.10        Core5: 30.55        
Core6: 28.25        Core7: 29.30        
Core8: 29.17        Core9: 30.11        
Core10: 29.80        Core11: 28.81        
Core12: 29.94        Core13: 30.40        
Core14: 28.75        Core15: 29.67        
Core16: 29.29        Core17: 27.88        
Core18: 31.03        Core19: 28.82        
Core20: 32.08        Core21: 28.20        
Core22: 30.57        Core23: 30.81        
Core24: 28.39        Core25: 30.10        
Core26: 27.88        Core27: 27.70        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.42
Socket1: 29.07
DDR read Latency(ns)
Socket0: 4626479.14
Socket1: 8386142.30


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.18        Core1: 26.48        
Core2: 28.23        Core3: 28.80        
Core4: 26.36        Core5: 29.79        
Core6: 28.51        Core7: 28.81        
Core8: 31.60        Core9: 29.23        
Core10: 28.65        Core11: 28.34        
Core12: 28.36        Core13: 28.57        
Core14: 27.57        Core15: 31.16        
Core16: 29.08        Core17: 28.20        
Core18: 30.82        Core19: 29.15        
Core20: 31.52        Core21: 27.34        
Core22: 28.71        Core23: 30.19        
Core24: 28.49        Core25: 28.87        
Core26: 28.39        Core27: 26.76        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.43
Socket1: 28.49
DDR read Latency(ns)
Socket0: 4516662.02
Socket1: 7851246.69


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.11        Core1: 25.62        
Core2: 29.11        Core3: 28.04        
Core4: 26.67        Core5: 27.49        
Core6: 27.43        Core7: 29.58        
Core8: 29.57        Core9: 27.96        
Core10: 29.36        Core11: 29.46        
Core12: 31.10        Core13: 28.67        
Core14: 29.22        Core15: 28.83        
Core16: 28.51        Core17: 26.68        
Core18: 31.62        Core19: 28.39        
Core20: 28.87        Core21: 28.42        
Core22: 29.07        Core23: 29.92        
Core24: 28.86        Core25: 27.93        
Core26: 30.18        Core27: 27.99        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.61
Socket1: 28.14
DDR read Latency(ns)
Socket0: 4350620.49
Socket1: 7454870.00
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0

PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 10677
Program exited with status 0
----------------------------------------------------------------------------------------------
Cleaning upTime elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14409075350; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14409077030; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7204619601; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7204619601; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7204619199; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7204619199; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7204618667; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7204618667; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7204617732; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7204617732; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6003875001; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4001188; Consumed Joules: 244.21; Watts: 40.68; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 2279405; Consumed DRAM Joules: 34.87; DRAM Watts: 5.81
S1P0; QPIClocks: 14409159318; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14409161082; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7204659980; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7204659980; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7204660124; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7204660124; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7204660303; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7204660303; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7204660418; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7204660418; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6003922959; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 3855003; Consumed Joules: 235.29; Watts: 39.19; Thermal headroom below TjMax: 59
S1; Consumed DRAM energy units: 2316246; Consumed DRAM Joules: 35.44; DRAM Watts: 5.90
----------------------------------------------------------------------------------------------

 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2a86
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.32   0.00    0.60      24 K    153 K    0.84    0.18    0.00    0.01     9352        0        1     70
   1    1     0.00   0.53   0.00    0.60      14 K     39 K    0.64    0.21    0.00    0.01      560        2        0     68
   2    0     0.00   0.30   0.00    0.60      48 K     82 K    0.41    0.27    0.02    0.03     4424        3        2     69
   3    1     0.00   0.30   0.00    0.60    2989       20 K    0.85    0.16    0.00    0.01      224        0        0     68
   4    0     0.00   0.31   0.00    0.60    4497       30 K    0.85    0.15    0.00    0.01     3136        0        1     70
   5    1     0.00   0.30   0.00    0.60    4089       22 K    0.81    0.16    0.00    0.01      392        0        0     68
   6    0     0.00   0.28   0.00    0.60    3806       20 K    0.82    0.14    0.00    0.01      224        0        0     69
   7    1     0.00   0.31   0.00    0.60    4082       25 K    0.84    0.15    0.00    0.01       56        0        0     67
   8    0     0.00   0.27   0.00    0.61    4902       18 K    0.74    0.13    0.00    0.02     1288        0        0     69
   9    1     0.00   0.39   0.00    0.60      72 K    102 K    0.30    0.29    0.02    0.03    10640        1        6     66
  10    0     0.00   0.30   0.00    0.60    3780       25 K    0.85    0.16    0.00    0.01      224        0        0     68
  11    1     0.00   0.29   0.00    0.60    6439       26 K    0.76    0.15    0.00    0.01      168        0        0     66
  12    0     0.00   0.27   0.00    0.60    3731       21 K    0.83    0.14    0.00    0.02      168        0        0     70
  13    1     0.00   0.30   0.00    0.60    4752       25 K    0.81    0.16    0.00    0.01      392        0        0     67
  14    0     0.00   0.31   0.00    0.60    2464       23 K    0.89    0.18    0.00    0.01      336        0        0     70
  15    1     0.00   0.29   0.00    0.60    3343       22 K    0.85    0.15    0.00    0.01      224        0        0     66
  16    0     0.00   0.32   0.00    0.60    3085       23 K    0.87    0.21    0.00    0.01      112        0        0     70
  17    1     0.00   0.31   0.00    0.60    5936       27 K    0.78    0.17    0.00    0.01       56        0        0     68
  18    0     0.00   0.69   0.00    0.60      23 K     44 K    0.48    0.17    0.01    0.01     1680        0        1     70
  19    1     0.00   0.31   0.00    0.60    3819       25 K    0.85    0.18    0.00    0.01      112        1        0     68
  20    0     0.00   0.29   0.00    0.60    4029       23 K    0.83    0.14    0.00    0.01      224        0        0     70
  21    1     0.00   0.30   0.00    0.60    6690       31 K    0.79    0.17    0.00    0.01      280        0        0     68
  22    0     0.00   0.28   0.00    0.60    3052       24 K    0.88    0.15    0.00    0.01       56        0        0     71
  23    1     0.00   0.29   0.00    0.60    5444       26 K    0.79    0.14    0.00    0.01      168        1        0     69
  24    0     0.00   0.28   0.00    0.60    3386       21 K    0.84    0.14    0.00    0.01      168        0        0     71
  25    1     0.00   0.30   0.00    0.60    3662       20 K    0.82    0.14    0.00    0.01      112        0        0     68
  26    0     0.00   0.27   0.00    0.60    4706       18 K    0.75    0.12    0.00    0.01     2240        0        0     70
  27    1     0.00   0.30   0.00    0.61    5257       24 K    0.78    0.15    0.00    0.01     5656        0        1     67
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.32   0.00    0.60     138 K    531 K    0.74    0.18    0.00    0.01    23632        3        5     62
 SKT    1     0.00   0.33   0.00    0.60     143 K    440 K    0.67    0.20    0.00    0.01    19040        5        4     59
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.00   0.32   0.00    0.60     281 K    972 K    0.71    0.19    0.00    0.01     N/A     N/A     N/A      N/A

 Instructions retired:   67 M ; Active cycles:  208 M ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 0.12 %

 C1 core residency: 3.30 %; C3 core residency: 0.04 %; C6 core residency: 96.53 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.32 => corresponds to 8.12 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.00 => corresponds to 0.01 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     8970 K   8739 K   |    0%     0%   
 SKT    1     7282 K   7441 K   |    0%     0%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   32 M
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.05     0.05     203.70      29.00         121.72
 SKT   1     0.05     0.05     197.15      29.59         127.83
---------------------------------------------------------------------------------------------------------------
       *     0.10     0.09     400.85      58.59         124.88
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/check.sh/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2b59
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):     4.47 --||-- Mem Ch  0: Reads (MB/s):     4.23 --|
|--            Writes(MB/s):     4.09 --||--            Writes(MB/s):     4.14 --|
|-- Mem Ch  1: Reads (MB/s):     0.50 --||-- Mem Ch  1: Reads (MB/s):     0.26 --|
|--            Writes(MB/s):     0.13 --||--            Writes(MB/s):     0.16 --|
|-- Mem Ch  2: Reads (MB/s):     4.42 --||-- Mem Ch  2: Reads (MB/s):     4.20 --|
|--            Writes(MB/s):     4.09 --||--            Writes(MB/s):     4.13 --|
|-- Mem Ch  3: Reads (MB/s):     0.50 --||-- Mem Ch  3: Reads (MB/s):     0.25 --|
|--            Writes(MB/s):     0.13 --||--            Writes(MB/s):     0.15 --|
|-- NODE 0 Mem Read (MB/s) :     9.88 --||-- NODE 1 Mem Read (MB/s) :     8.95 --|
|-- NODE 0 Mem Write(MB/s) :     8.44 --||-- NODE 1 Mem Write(MB/s) :     8.58 --|
|-- NODE 0 P. Write (T/s):     124312 --||-- NODE 1 P. Write (T/s):     124312 --|
|-- NODE 0 Memory (MB/s):       18.32 --||-- NODE 1 Memory (MB/s):       17.53 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):         18.83                --|
            |--                System Write Throughput(MB/s):         17.02                --|
            |--               System Memory Throughput(MB/s):         35.85                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2c2e
Program exited with status 0
Cleaning up
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8796          12     928 K   263 K     36       0     252  
 1     492           0     674 K   134 K    252       0       0  
-----------------------------------------------------------------------
 *    9288          12    1603 K   397 K    288       0     252  

 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.41        Core1: 30.53        
Core2: 29.03        Core3: 28.52        
Core4: 28.21        Core5: 32.12        
Core6: 26.76        Core7: 28.16        
Core8: 27.92        Core9: 27.24        
Core10: 28.92        Core11: 30.05        
Core12: 29.67        Core13: 31.96        
Core14: 29.03        Core15: 31.94        
Core16: 29.15        Core17: 30.62        
Core18: 29.72        Core19: 28.61        
Core20: 29.75        Core21: 31.28        
Core22: 31.15        Core23: 30.63        
Core24: 29.24        Core25: 29.87        
Core26: 29.40        Core27: 24.18        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.92
Socket1: 29.37
DDR read Latency(ns)
Socket0: 3606862.10
Socket1: 5695285.74


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.14        Core1: 27.25        
Core2: 30.02        Core3: 26.45        
Core4: 26.31        Core5: 30.49        
Core6: 27.64        Core7: 28.30        
Core8: 29.93        Core9: 29.81        
Core10: 26.50        Core11: 29.55        
Core12: 27.38        Core13: 28.30        
Core14: 26.70        Core15: 29.76        
Core16: 27.09        Core17: 28.29        
Core18: 29.48        Core19: 29.26        
Core20: 28.22        Core21: 31.60        
Core22: 27.92        Core23: 29.32        
Core24: 29.33        Core25: 29.11        
Core26: 27.42        Core27: 28.19        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.87
Socket1: 28.86
DDR read Latency(ns)
Socket0: 4799047.72
Socket1: 7758512.57
irq_total: 65.8616680694892
cpu_total: 0.09
cpu_0: 0.33
cpu_1: 0.07
cpu_2: 0.20
cpu_3: 0.07
cpu_4: 0.07
cpu_5: 0.07
cpu_6: 0.07
cpu_7: 0.07
cpu_8: 0.07
cpu_9: 0.07
cpu_10: 0.07
cpu_11: 0.07
cpu_12: 0.07
cpu_13: 0.07
cpu_14: 0.07
cpu_15: 0.07
cpu_16: 0.07
cpu_17: 0.07
cpu_18: 0.07
cpu_19: 0.07
cpu_20: 0.07
cpu_21: 0.13
cpu_22: 0.07
cpu_23: 0.07
cpu_24: 0.07
cpu_25: 0.07
cpu_26: 0.07
cpu_27: 0.33
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 0
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 0
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 0
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 0
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 0
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 0
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 0
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 0


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.71        Core1: 27.58        
Core2: 11.54        Core3: 27.75        
Core4: 21.56        Core5: 32.06        
Core6: 19.53        Core7: 30.86        
Core8: 29.32        Core9: 29.52        
Core10: 26.66        Core11: 32.02        
Core12: 27.58        Core13: 29.92        
Core14: 27.24        Core15: 30.68        
Core16: 25.14        Core17: 29.60        
Core18: 28.69        Core19: 22.49        
Core20: 28.49        Core21: 23.17        
Core22: 28.99        Core23: 26.25        
Core24: 28.23        Core25: 29.32        
Core26: 27.82        Core27: 26.52        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.79
Socket1: 26.77
DDR read Latency(ns)
Socket0: 2798916.62
Socket1: 5159521.67


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.05        Core1: 31.15        
Core2: 28.05        Core3: 28.72        
Core4: 26.97        Core5: 31.19        
Core6: 27.42        Core7: 29.77        
Core8: 28.26        Core9: 30.47        
Core10: 26.68        Core11: 27.42        
Core12: 29.33        Core13: 30.95        
Core14: 28.73        Core15: 32.01        
Core16: 26.50        Core17: 30.76        
Core18: 29.62        Core19: 27.67        
Core20: 30.41        Core21: 30.97        
Core22: 28.62        Core23: 28.85        
Core24: 27.20        Core25: 28.39        
Core26: 29.68        Core27: 29.01        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.15
Socket1: 29.76
DDR read Latency(ns)
Socket0: 4687976.34
Socket1: 7627091.18


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.32        Core1: 28.60        
Core2: 28.83        Core3: 27.81        
Core4: 28.61        Core5: 31.40        
Core6: 26.97        Core7: 29.38        
Core8: 30.80        Core9: 29.64        
Core10: 27.42        Core11: 28.12        
Core12: 28.15        Core13: 29.77        
Core14: 28.52        Core15: 31.06        
Core16: 28.32        Core17: 28.25        
Core18: 28.71        Core19: 29.16        
Core20: 28.49        Core21: 31.61        
Core22: 27.97        Core23: 29.72        
Core24: 29.39        Core25: 30.10        
Core26: 28.26        Core27: 25.38        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.13
Socket1: 29.05
DDR read Latency(ns)
Socket0: 4919308.63
Socket1: 7824686.41


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.96        Core1: 27.91        
Core2: 30.82        Core3: 30.11        
Core4: 29.31        Core5: 30.55        
Core6: 26.67        Core7: 26.70        
Core8: 30.99        Core9: 29.70        
Core10: 28.86        Core11: 28.26        
Core12: 27.25        Core13: 28.22        
Core14: 29.28        Core15: 29.09        
Core16: 28.67        Core17: 31.02        
Core18: 27.76        Core19: 28.37        
Core20: 29.39        Core21: 30.26        
Core22: 28.19        Core23: 30.10        
Core24: 30.61        Core25: 30.34        
Core26: 29.20        Core27: 25.86        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.77
Socket1: 28.95
DDR read Latency(ns)
Socket0: 4814910.79
Socket1: 6823691.32
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0

Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 11725
Program exited with status 0
----------------------------------------------------------------------------------------------
Cleaning up
Time elapsed: 6003 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14409190866; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14409193958; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7204656812; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7204656812; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7204661659; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7204661659; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7204666252; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7204666252; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7204670435; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7204670435; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6003935434; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 3998821; Consumed Joules: 244.07; Watts: 40.66; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 2272684; Consumed DRAM Joules: 34.77; DRAM Watts: 5.79
S1P0; QPIClocks: 14409303502; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14409305670; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7204734432; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7204734432; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7204734445; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7204734445; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7204734215; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7204734215; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7204734295; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7204734295; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6003985446; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 3853786; Consumed Joules: 235.22; Watts: 39.18; Thermal headroom below TjMax: 60
S1; Consumed DRAM energy units: 2312722; Consumed DRAM Joules: 35.38; DRAM Watts: 5.89
----------------------------------------------------------------------------------------------
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2e9e
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.31   0.00    0.60      24 K    156 K    0.84    0.18    0.00    0.01    10136        0        1     71
   1    1     0.00   0.56   0.00    0.60      13 K     38 K    0.64    0.24    0.00    0.01     1848        2        0     68
   2    0     0.00   0.27   0.00    0.60    2633       29 K    0.91    0.15    0.00    0.01     2800        0        0     68
   3    1     0.00   0.58   0.00    0.60    5660       31 K    0.82    0.23    0.00    0.01      504        0        1     68
   4    0     0.00   0.30   0.00    0.60    2222       26 K    0.92    0.16    0.00    0.01      784        0        0     70
   5    1     0.00   0.29   0.00    0.60    4784       24 K    0.80    0.13    0.00    0.01      896        0        0     69
   6    0     0.00   0.31   0.00    0.60    3720       30 K    0.88    0.15    0.00    0.01     2800        0        0     69
   7    1     0.00   0.29   0.00    0.60    4826       27 K    0.82    0.16    0.00    0.01      448        0        0     67
   8    0     0.00   0.31   0.00    0.60    5634       26 K    0.79    0.16    0.00    0.01     1344        0        0     68
   9    1     0.00   0.29   0.00    0.60    5711       26 K    0.78    0.14    0.00    0.02     2800        0        1     66
  10    0     0.00   0.30   0.00    0.60    4470       31 K    0.86    0.17    0.00    0.01      280        0        0     68
  11    1     0.00   0.27   0.00    0.60    5315       23 K    0.77    0.13    0.00    0.02      224        0        0     66
  12    0     0.00   0.29   0.00    0.60    3517       24 K    0.86    0.17    0.00    0.01      112        0        0     70
  13    1     0.00   0.31   0.00    0.60      12 K     36 K    0.65    0.53    0.01    0.02     2016        1        1     67
  14    0     0.00   0.30   0.00    0.60    2945       24 K    0.88    0.18    0.00    0.01      168        0        0     70
  15    1     0.00   0.27   0.00    0.60    3143       20 K    0.85    0.14    0.00    0.01      168        0        0     66
  16    0     0.00   0.28   0.00    0.60    3175       24 K    0.87    0.16    0.00    0.01      112        0        0     70
  17    1     0.00   0.30   0.00    0.60    4054       22 K    0.82    0.15    0.00    0.01      560        0        0     67
  18    0     0.00   0.28   0.00    0.60    2204       24 K    0.91    0.16    0.00    0.01      392        1        0     70
  19    1     0.00   0.32   0.00    0.60    3532       21 K    0.84    0.17    0.00    0.01      168        0        0     67
  20    0     0.00   0.28   0.00    0.60    2390       22 K    0.89    0.15    0.00    0.01       56        0        0     70
  21    1     0.00   0.31   0.00    0.60    3837       21 K    0.82    0.16    0.00    0.01      672        0        1     68
  22    0     0.00   0.26   0.00    0.60    1551       18 K    0.92    0.15    0.00    0.01      336        0        0     70
  23    1     0.00   0.32   0.00    0.60    4408       22 K    0.80    0.15    0.00    0.01     2576        0        0     69
  24    0     0.00   0.28   0.00    0.60    3054       22 K    0.86    0.14    0.00    0.01      280        0        0     71
  25    1     0.00   0.29   0.00    0.60    2974       22 K    0.87    0.14    0.00    0.01      224        1        0     68
  26    0     0.00   0.30   0.00    0.60    4514       21 K    0.79    0.13    0.00    0.01     2184        0        1     70
  27    1     0.00   0.31   0.00    0.61    5724       23 K    0.76    0.14    0.00    0.01     2912        0        1     68
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.30   0.00    0.60      66 K    483 K    0.86    0.17    0.00    0.01    21784        1        2     62
 SKT    1     0.00   0.35   0.00    0.60      80 K    361 K    0.78    0.23    0.00    0.01    16016        4        4     59
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.00   0.32   0.00    0.60     147 K    845 K    0.83    0.19    0.00    0.01     N/A     N/A     N/A      N/A

 Instructions retired:   65 M ; Active cycles:  207 M ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 0.12 %

 C1 core residency: 3.33 %; C3 core residency: 0.04 %; C6 core residency: 96.51 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.32 => corresponds to 7.92 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.00 => corresponds to 0.01 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     4191 K   4080 K   |    0%     0%   
 SKT    1     4301 K   4345 K   |    0%     0%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   16 M
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.05     0.04     203.55      29.07         125.83
 SKT   1     0.04     0.04     197.94      29.66         126.61
---------------------------------------------------------------------------------------------------------------
       *     0.09     0.08     401.49      58.73         126.27
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/check.sh/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2f71
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):     4.35 --||-- Mem Ch  0: Reads (MB/s):     4.19 --|
|--            Writes(MB/s):     4.08 --||--            Writes(MB/s):     4.11 --|
|-- Mem Ch  1: Reads (MB/s):     0.38 --||-- Mem Ch  1: Reads (MB/s):     0.24 --|
|--            Writes(MB/s):     0.10 --||--            Writes(MB/s):     0.14 --|
|-- Mem Ch  2: Reads (MB/s):     4.31 --||-- Mem Ch  2: Reads (MB/s):     4.17 --|
|--            Writes(MB/s):     4.08 --||--            Writes(MB/s):     4.10 --|
|-- Mem Ch  3: Reads (MB/s):     0.37 --||-- Mem Ch  3: Reads (MB/s):     0.22 --|
|--            Writes(MB/s):     0.10 --||--            Writes(MB/s):     0.13 --|
|-- NODE 0 Mem Read (MB/s) :     9.39 --||-- NODE 1 Mem Read (MB/s) :     8.83 --|
|-- NODE 0 Mem Write(MB/s) :     8.36 --||-- NODE 1 Mem Write(MB/s) :     8.47 --|
|-- NODE 0 P. Write (T/s):     124333 --||-- NODE 1 P. Write (T/s):     124334 --|
|-- NODE 0 Memory (MB/s):       17.75 --||-- NODE 1 Memory (MB/s):       17.30 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):         18.22                --|
            |--                System Write Throughput(MB/s):         16.82                --|
            |--               System Memory Throughput(MB/s):         35.05                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3046
Program exited with status 0
Cleaning up
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8280          24     761 K   225 K    264       0     216  
 1     984          12     950 K   133 K    252       0       0  
-----------------------------------------------------------------------
 *    9264          36    1711 K   359 K    516       0     216  

 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.41        Core1: 30.55        
Core2: 28.85        Core3: 28.23        
Core4: 27.24        Core5: 28.97        
Core6: 29.23        Core7: 28.79        
Core8: 26.08        Core9: 29.71        
Core10: 28.80        Core11: 27.57        
Core12: 28.18        Core13: 26.27        
Core14: 30.64        Core15: 31.11        
Core16: 27.49        Core17: 31.22        
Core18: 28.64        Core19: 32.87        
Core20: 29.34        Core21: 32.41        
Core22: 30.58        Core23: 30.41        
Core24: 30.60        Core25: 33.67        
Core26: 31.12        Core27: 26.45        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.68
Socket1: 29.62
DDR read Latency(ns)
Socket0: 4388400.40
Socket1: 5715829.91


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.30        Core1: 28.16        
Core2: 26.87        Core3: 25.61        
Core4: 27.19        Core5: 29.22        
Core6: 28.89        Core7: 28.98        
Core8: 27.23        Core9: 29.62        
Core10: 28.05        Core11: 29.57        
Core12: 30.35        Core13: 27.29        
Core14: 24.95        Core15: 28.04        
Core16: 26.71        Core17: 28.22        
Core18: 25.80        Core19: 29.04        
Core20: 27.95        Core21: 28.64        
Core22: 29.35        Core23: 30.24        
Core24: 29.58        Core25: 31.12        
Core26: 28.15        Core27: 28.48        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.66
Socket1: 28.70
DDR read Latency(ns)
Socket0: 5533823.02
Socket1: 7203014.50
irq_total: 65.918420168748
cpu_total: 0.08
cpu_0: 0.33
cpu_1: 0.07
cpu_2: 0.20
cpu_3: 0.07
cpu_4: 0.07
cpu_5: 0.07
cpu_6: 0.07
cpu_7: 0.07
cpu_8: 0.07
cpu_9: 0.07
cpu_10: 0.07
cpu_11: 0.07
cpu_12: 0.00
cpu_13: 0.07
cpu_14: 0.07
cpu_15: 0.07
cpu_16: 0.00
cpu_17: 0.07
cpu_18: 0.07
cpu_19: 0.07
cpu_20: 0.00
cpu_21: 0.07
cpu_22: 0.07
cpu_23: 0.07
cpu_24: 0.00
cpu_25: 0.07
cpu_26: 0.07
cpu_27: 0.27
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 0
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 4
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 4
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 0
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 0
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 0
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 0
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 0
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 4
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 4


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.41        Core1: 29.00        
Core2: 11.85        Core3: 29.67        
Core4: 20.76        Core5: 30.68        
Core6: 18.98        Core7: 27.70        
Core8: 19.52        Core9: 28.51        
Core10: 27.48        Core11: 27.94        
Core12: 31.46        Core13: 21.33        
Core14: 26.51        Core15: 29.94        
Core16: 28.29        Core17: 27.30        
Core18: 26.98        Core19: 31.29        
Core20: 28.88        Core21: 28.52        
Core22: 28.06        Core23: 31.41        
Core24: 31.07        Core25: 30.98        
Core26: 29.05        Core27: 27.45        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.50
Socket1: 27.62
DDR read Latency(ns)
Socket0: 3473328.01
Socket1: 5153709.30


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.03        Core1: 27.89        
Core2: 28.95        Core3: 28.29        
Core4: 28.55        Core5: 31.75        
Core6: 29.22        Core7: 28.99        
Core8: 27.30        Core9: 30.26        
Core10: 29.70        Core11: 29.27        
Core12: 29.58        Core13: 26.52        
Core14: 27.84        Core15: 28.99        
Core16: 26.53        Core17: 27.60        
Core18: 27.35        Core19: 29.54        
Core20: 29.31        Core21: 30.41        
Core22: 26.53        Core23: 30.59        
Core24: 30.58        Core25: 29.42        
Core26: 29.30        Core27: 26.28        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.92
Socket1: 28.85
DDR read Latency(ns)
Socket0: 5335007.30
Socket1: 6948697.38


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.80        Core1: 29.37        
Core2: 27.13        Core3: 29.10        
Core4: 26.20        Core5: 31.28        
Core6: 31.00        Core7: 28.17        
Core8: 29.70        Core9: 30.09        
Core10: 29.91        Core11: 26.03        
Core12: 29.36        Core13: 28.28        
Core14: 26.12        Core15: 29.11        
Core16: 27.73        Core17: 27.86        
Core18: 27.56        Core19: 29.41        
Core20: 29.56        Core21: 28.91        
Core22: 28.72        Core23: 31.69        
Core24: 30.29        Core25: 29.77        
Core26: 28.72        Core27: 29.60        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.27
Socket1: 29.11
DDR read Latency(ns)
Socket0: 5869148.73
Socket1: 7146056.65


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.26        Core1: 27.02        
Core2: 27.39        Core3: 28.71        
Core4: 25.58        Core5: 29.16        
Core6: 28.02        Core7: 27.97        
Core8: 28.33        Core9: 29.82        
Core10: 26.40        Core11: 27.09        
Core12: 28.86        Core13: 26.08        
Core14: 26.26        Core15: 27.83        
Core16: 27.33        Core17: 27.65        
Core18: 27.32        Core19: 29.07        
Core20: 28.14        Core21: 28.98        
Core22: 27.11        Core23: 28.81        
Core24: 28.67        Core25: 28.65        
Core26: 29.85        Core27: 28.55        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.84
Socket1: 28.19
DDR read Latency(ns)
Socket0: 6221565.17
Socket1: 6229568.29
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0

Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 12773
Program exited with status 0
----------------------------------------------------------------------------------------------
Cleaning upTime elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14410848858; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14410851942; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205485009; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205485009; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7205489845; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7205489845; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205494284; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205494284; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7205498647; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7205498647; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004625905; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4000528; Consumed Joules: 244.17; Watts: 40.66; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 2281151; Consumed DRAM Joules: 34.90; DRAM Watts: 5.81
S1P0; QPIClocks: 14410962882; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14410965058; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205563226; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205563226; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7205563238; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7205563238; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205563344; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205563344; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7205563387; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7205563387; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004677415; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 3863973; Consumed Joules: 235.84; Watts: 39.27; Thermal headroom below TjMax: 60
S1; Consumed DRAM energy units: 2311718; Consumed DRAM Joules: 35.37; DRAM Watts: 5.89
----------------------------------------------------------------------------------------------

 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 32b6
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.32   0.00    0.60      17 K    121 K    0.86    0.19    0.00    0.01    10192        0        1     70
   1    1     0.00   0.29   0.00    0.60    4295       25 K    0.83    0.15    0.00    0.01     1344        0        0     68
   2    0     0.00   0.27   0.00    0.60    3603       24 K    0.85    0.15    0.00    0.01     3136        1        0     69
   3    1     0.00   0.29   0.00    0.61    2379       18 K    0.87    0.16    0.00    0.01      280        0        0     69
   4    0     0.00   0.31   0.00    0.60    2132       27 K    0.92    0.16    0.00    0.01      616        0        1     70
   5    1     0.00   0.27   0.00    0.60    2045       18 K    0.89    0.14    0.00    0.01      504        0        0     69
   6    0     0.00   0.27   0.00    0.60    3915       22 K    0.83    0.13    0.00    0.01     1456        0        0     69
   7    1     0.00   0.29   0.00    0.60    5007       25 K    0.80    0.13    0.00    0.01      504        0        0     67
   8    0     0.00   0.30   0.00    0.60    4923       18 K    0.73    0.14    0.00    0.02      504        0        0     69
   9    1     0.00   0.33   0.00    0.60    6046       25 K    0.76    0.17    0.00    0.01      616        0        0     66
  10    0     0.00   0.58   0.00    0.60      25 K     45 K    0.45    0.19    0.01    0.01     3192        2        1     68
  11    1     0.00   0.36   0.00    0.60    7456       26 K    0.72    0.18    0.00    0.01      280        0        0     66
  12    0     0.00   0.27   0.00    0.60    2716       16 K    0.83    0.15    0.00    0.01       56        0        0     70
  13    1     0.00   0.35   0.00    0.60    4716       28 K    0.83    0.19    0.00    0.01      280        0        0     67
  14    0     0.00   0.28   0.00    0.60    1740       14 K    0.88    0.16    0.00    0.01      840        0        0     70
  15    1     0.00   0.35   0.00    0.61    4392       27 K    0.84    0.23    0.00    0.01      112        0        0     66
  16    0     0.00   0.68   0.00    0.60      18 K     41 K    0.55    0.28    0.00    0.01     1512        0        1     70
  17    1     0.00   0.39   0.00    0.60    4237       26 K    0.84    0.26    0.00    0.01      336        0        0     67
  18    0     0.00   0.26   0.00    0.60    2592       16 K    0.84    0.14    0.00    0.02      112        0        0     70
  19    1     0.00   0.35   0.00    0.60    2561       23 K    0.89    0.21    0.00    0.01     3864        0        0     68
  20    0     0.00   0.29   0.00    0.60    2573       19 K    0.87    0.14    0.00    0.01      504        0        0     70
  21    1     0.00   0.32   0.00    0.60    4466       25 K    0.83    0.19    0.00    0.01      840        0        0     68
  22    0     0.00   0.27   0.00    0.60    2051       16 K    0.88    0.15    0.00    0.01      224        0        0     71
  23    1     0.00   0.31   0.00    0.60    3248       21 K    0.85    0.15    0.00    0.01     1400        0        0     69
  24    0     0.00   0.29   0.00    0.60    2750       19 K    0.86    0.14    0.00    0.01       56        0        0     71
  25    1     0.00   0.33   0.00    0.60    2988       20 K    0.85    0.16    0.00    0.01      112        0        0     68
  26    0     0.00   0.30   0.00    0.60    5049       22 K    0.77    0.13    0.00    0.02     2464        0        0     70
  27    1     0.00   0.31   0.00    0.61    6000       24 K    0.75    0.13    0.00    0.02     2632        0        0     67
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.34   0.00    0.60      94 K    426 K    0.78    0.18    0.00    0.01    24864        3        3     62
 SKT    1     0.00   0.33   0.00    0.60      59 K    337 K    0.82    0.18    0.00    0.01    13104        0        0     60
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.00   0.33   0.00    0.60     154 K    763 K    0.80    0.18    0.00    0.01     N/A     N/A     N/A      N/A

 Instructions retired:   62 M ; Active cycles:  185 M ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 0.11 %

 C1 core residency: 4.19 %; C3 core residency: 0.03 %; C6 core residency: 95.67 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.33 => corresponds to 8.37 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.00 => corresponds to 0.01 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     4183 K   3914 K   |    0%     0%   
 SKT    1     4323 K   4483 K   |    0%     0%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   16 M
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.05     0.04     203.49      29.11         123.39
 SKT   1     0.05     0.04     198.22      29.49         134.27
---------------------------------------------------------------------------------------------------------------
       *     0.09     0.08     401.71      58.60         127.54
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/check.sh/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3389
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):     4.41 --||-- Mem Ch  0: Reads (MB/s):     4.19 --|
|--            Writes(MB/s):     4.10 --||--            Writes(MB/s):     4.11 --|
|-- Mem Ch  1: Reads (MB/s):     0.42 --||-- Mem Ch  1: Reads (MB/s):     0.25 --|
|--            Writes(MB/s):     0.13 --||--            Writes(MB/s):     0.14 --|
|-- Mem Ch  2: Reads (MB/s):     4.36 --||-- Mem Ch  2: Reads (MB/s):     4.19 --|
|--            Writes(MB/s):     4.10 --||--            Writes(MB/s):     4.10 --|
|-- Mem Ch  3: Reads (MB/s):     0.41 --||-- Mem Ch  3: Reads (MB/s):     0.21 --|
|--            Writes(MB/s):     0.13 --||--            Writes(MB/s):     0.13 --|
|-- NODE 0 Mem Read (MB/s) :     9.59 --||-- NODE 1 Mem Read (MB/s) :     8.85 --|
|-- NODE 0 Mem Write(MB/s) :     8.46 --||-- NODE 1 Mem Write(MB/s) :     8.48 --|
|-- NODE 0 P. Write (T/s):     124315 --||-- NODE 1 P. Write (T/s):     124316 --|
|-- NODE 0 Memory (MB/s):       18.05 --||-- NODE 1 Memory (MB/s):       17.33 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):         18.44                --|
            |--                System Write Throughput(MB/s):         16.94                --|
            |--               System Memory Throughput(MB/s):         35.38                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 345e
Program exited with status 0
Cleaning up
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      12 K        48     698 K   284 K    288       0     180  
 1     492          12     833 K   142 K      0       0       0  
-----------------------------------------------------------------------
 *      13 K        60    1532 K   427 K    288       0     180  

 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers

 This utility measures Latency information

Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.05        Core1: 26.68        
Core2: 27.58        Core3: 36.58        
Core4: 25.35        Core5: 32.02        
Core6: 27.86        Core7: 28.30        
Core8: 24.87        Core9: 29.00        
Core10: 27.00        Core11: 29.09        
Core12: 30.19        Core13: 30.92        
Core14: 29.71        Core15: 30.67        
Core16: 28.63        Core17: 27.73        
Core18: 28.91        Core19: 29.09        
Core20: 28.21        Core21: 29.26        
Core22: 29.09        Core23: 29.04        
Core24: 30.02        Core25: 29.54        
Core26: 30.96        Core27: 26.43        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.21
Socket1: 29.56
DDR read Latency(ns)
Socket0: 4118426.80
Socket1: 6094171.67


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.52        Core1: 25.69        
Core2: 27.25        Core3: 30.99        
Core4: 25.55        Core5: 30.82        
Core6: 28.49        Core7: 28.61        
Core8: 25.87        Core9: 28.84        
Core10: 26.28        Core11: 27.01        
Core12: 29.64        Core13: 30.34        
Core14: 27.73        Core15: 31.77        
Core16: 28.05        Core17: 30.40        
Core18: 33.53        Core19: 28.72        
Core20: 27.82        Core21: 27.87        
Core22: 27.89        Core23: 26.42        
Core24: 29.88        Core25: 32.15        
Core26: 26.78        Core27: 30.07        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.48
Socket1: 29.37
DDR read Latency(ns)
Socket0: 4959145.55
Socket1: 8470788.38
irq_total: 66.0545749777267
cpu_total: 0.08
cpu_0: 0.33
cpu_1: 0.07
cpu_2: 0.13
cpu_3: 0.07
cpu_4: 0.07
cpu_5: 0.07
cpu_6: 0.07
cpu_7: 0.07
cpu_8: 0.07
cpu_9: 0.07
cpu_10: 0.07
cpu_11: 0.07
cpu_12: 0.07
cpu_13: 0.07
cpu_14: 0.07
cpu_15: 0.07
cpu_16: 0.07
cpu_17: 0.07
cpu_18: 0.07
cpu_19: 0.07
cpu_20: 0.07
cpu_21: 0.07
cpu_22: 0.00
cpu_23: 0.07
cpu_24: 0.07
cpu_25: 0.07
cpu_26: 0.13
cpu_27: 0.27
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 0
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 0
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 0
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 0
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 0
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 0
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 0
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 0


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.09        Core1: 26.73        
Core2: 13.38        Core3: 29.29        
Core4: 19.32        Core5: 30.82        
Core6: 26.92        Core7: 28.29        
Core8: 25.01        Core9: 22.12        
Core10: 26.36        Core11: 29.39        
Core12: 28.46        Core13: 21.62        
Core14: 28.50        Core15: 27.46        
Core16: 28.44        Core17: 21.90        
Core18: 30.88        Core19: 26.97        
Core20: 29.00        Core21: 28.38        
Core22: 29.59        Core23: 27.14        
Core24: 30.15        Core25: 31.28        
Core26: 28.20        Core27: 28.13        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.16
Socket1: 25.39
DDR read Latency(ns)
Socket0: 2383865.31
Socket1: 5348315.29


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.91        Core1: 26.14        
Core2: 26.90        Core3: 29.49        
Core4: 28.61        Core5: 29.54        
Core6: 27.64        Core7: 28.56        
Core8: 26.45        Core9: 27.64        
Core10: 26.51        Core11: 25.84        
Core12: 29.04        Core13: 31.31        
Core14: 28.41        Core15: 31.03        
Core16: 27.87        Core17: 30.44        
Core18: 29.99        Core19: 29.19        
Core20: 28.03        Core21: 28.74        
Core22: 30.43        Core23: 26.77        
Core24: 28.77        Core25: 31.04        
Core26: 26.32        Core27: 26.73        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.37
Socket1: 28.70
DDR read Latency(ns)
Socket0: 5735940.86
Socket1: 8553806.05


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.79        Core1: 25.37        
Core2: 28.31        Core3: 31.47        
Core4: 27.03        Core5: 32.18        
Core6: 26.80        Core7: 26.68        
Core8: 28.83        Core9: 28.61        
Core10: 29.25        Core11: 25.74        
Core12: 28.90        Core13: 33.97        
Core14: 28.37        Core15: 31.74        
Core16: 29.99        Core17: 29.23        
Core18: 32.05        Core19: 30.32        
Core20: 29.84        Core21: 30.45        
Core22: 29.07        Core23: 27.23        
Core24: 30.64        Core25: 33.28        
Core26: 26.50        Core27: 27.06        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.25
Socket1: 29.35
DDR read Latency(ns)
Socket0: 5064091.87
Socket1: 8391172.10


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.87        Core1: 28.02        
Core2: 28.10        Core3: 30.52        
Core4: 27.59        Core5: 29.70        
Core6: 27.09        Core7: 28.84        
Core8: 26.18        Core9: 29.03        
Core10: 27.84        Core11: 28.87        
Core12: 27.92        Core13: 28.24        
Core14: 29.21        Core15: 31.18        
Core16: 28.21        Core17: 27.99        
Core18: 28.06        Core19: 27.84        
Core20: 28.93        Core21: 28.34        
Core22: 27.36        Core23: 27.30        
Core24: 28.35        Core25: 29.25        
Core26: 28.16        Core27: 26.90        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.92
Socket1: 28.64
DDR read Latency(ns)
Socket0: 5019955.88
Socket1: 7086479.64
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0

PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 13821
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6003 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14409287090; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14409289954; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7204703592; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7204703592; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7204708591; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7204708591; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7204713413; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7204713413; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7204717742; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7204717742; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6003973779; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 3996963; Consumed Joules: 243.96; Watts: 40.64; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 2279228; Consumed DRAM Joules: 34.87; DRAM Watts: 5.81
S1P0; QPIClocks: 14409396234; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14409397930; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7204778278; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7204778278; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7204778365; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7204778365; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7204778464; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7204778464; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7204778534; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7204778534; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004021972; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 3866532; Consumed Joules: 235.99; Watts: 39.31; Thermal headroom below TjMax: 59
S1; Consumed DRAM energy units: 2314773; Consumed DRAM Joules: 35.42; DRAM Watts: 5.90
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 36ce
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.34   0.00    0.60      21 K    124 K    0.83    0.20    0.00    0.01    11536        0        2     70
   1    1     0.00   0.31   0.00    0.60    3174       28 K    0.89    0.15    0.00    0.01     1456        0        0     68
   2    0     0.00   0.27   0.00    0.60    2841       22 K    0.87    0.14    0.00    0.01     2408        0        0     69
   3    1     0.00   0.31   0.00    0.60    2545       27 K    0.91    0.18    0.00    0.01      280        0        0     68
   4    0     0.00   0.64   0.00    0.60      16 K     42 K    0.62    0.28    0.00    0.01     1624        1        1     70
   5    1     0.00   0.34   0.00    0.60    3382       28 K    0.88    0.18    0.00    0.01      616        0        0     68
   6    0     0.00   0.32   0.00    0.60    3751       29 K    0.87    0.15    0.00    0.01     2632        0        1     69
   7    1     0.00   0.34   0.00    0.60    5447       26 K    0.79    0.15    0.00    0.01      448        1        0     67
   8    0     0.00   0.28   0.00    0.60    3746       19 K    0.80    0.14    0.00    0.01      280        0        0     68
   9    1     0.00   0.36   0.00    0.60    4985       28 K    0.82    0.19    0.00    0.01     1624        0        0     66
  10    0     0.00   0.29   0.00    0.60    3260       21 K    0.85    0.16    0.00    0.01      952        0        0     68
  11    1     0.00   0.32   0.00    0.60    6792       30 K    0.78    0.18    0.00    0.01      168        0        0     66
  12    0     0.00   0.62   0.00    0.60      23 K     40 K    0.42    0.19    0.01    0.01     2296        1        1     70
  13    1     0.00   0.31   0.00    0.60    3888       27 K    0.86    0.17    0.00    0.01      224        0        0     66
  14    0     0.00   0.27   0.00    0.60    3365       16 K    0.80    0.14    0.00    0.01      224        0        0     70
  15    1     0.00   0.30   0.00    0.60    2905       27 K    0.90    0.16    0.00    0.01      112        0        0     66
  16    0     0.00   0.28   0.00    0.60    2466       15 K    0.84    0.15    0.00    0.01      280        0        0     70
  17    1     0.00   0.29   0.00    0.60    3527       27 K    0.87    0.16    0.00    0.01      448        0        1     67
  18    0     0.00   0.27   0.00    0.60    2534       16 K    0.85    0.14    0.00    0.01      112        0        0     70
  19    1     0.00   0.28   0.00    0.60    3745       27 K    0.86    0.15    0.00    0.01     1512        1        0     68
  20    0     0.00   0.27   0.00    0.60    2670       17 K    0.85    0.12    0.00    0.02      168        0        1     70
  21    1     0.00   0.30   0.00    0.60    4630       30 K    0.85    0.16    0.00    0.01      504        0        0     68
  22    0     0.00   0.27   0.00    0.60    2318       16 K    0.86    0.14    0.00    0.01      448        0        0     71
  23    1     0.00   0.31   0.00    0.60    4335       29 K    0.85    0.14    0.00    0.01     1344        0        0     69
  24    0     0.00   0.27   0.00    0.60    2630       16 K    0.84    0.13    0.00    0.01       56        0        0     71
  25    1     0.00   0.33   0.00    0.60    4285       28 K    0.85    0.15    0.00    0.01      112        0        0     68
  26    0     0.00   0.29   0.00    0.60    2404       16 K    0.86    0.14    0.00    0.01     2520        0        0     70
  27    1     0.00   0.35   0.00    0.60    4400       27 K    0.84    0.18    0.00    0.01     2856        0        0     67
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.35   0.00    0.60      92 K    416 K    0.78    0.18    0.00    0.01    25536        2        6     62
 SKT    1     0.00   0.32   0.00    0.60      58 K    394 K    0.85    0.16    0.00    0.01    11704        2        0     60
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.00   0.33   0.00    0.60     151 K    810 K    0.81    0.17    0.00    0.01     N/A     N/A     N/A      N/A

 Instructions retired:   63 M ; Active cycles:  190 M ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 0.11 %

 C1 core residency: 2.43 %; C3 core residency: 0.03 %; C6 core residency: 97.42 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.33 => corresponds to 8.31 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.00 => corresponds to 0.01 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     4298 K   4198 K   |    0%     0%   
 SKT    1     4390 K   4394 K   |    0%     0%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   17 M
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.05     0.04     203.46      29.06         122.96
 SKT   1     0.04     0.04     197.04      29.45         134.11
---------------------------------------------------------------------------------------------------------------
       *     0.09     0.08     400.50      58.51         126.88
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/check.sh/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 37a1
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):     4.47 --||-- Mem Ch  0: Reads (MB/s):     4.22 --|
|--            Writes(MB/s):     4.09 --||--            Writes(MB/s):     4.20 --|
|-- Mem Ch  1: Reads (MB/s):     0.49 --||-- Mem Ch  1: Reads (MB/s):     0.26 --|
|--            Writes(MB/s):     0.12 --||--            Writes(MB/s):     0.22 --|
|-- Mem Ch  2: Reads (MB/s):     4.43 --||-- Mem Ch  2: Reads (MB/s):     4.19 --|
|--            Writes(MB/s):     4.09 --||--            Writes(MB/s):     4.18 --|
|-- Mem Ch  3: Reads (MB/s):     0.48 --||-- Mem Ch  3: Reads (MB/s):     0.22 --|
|--            Writes(MB/s):     0.11 --||--            Writes(MB/s):     0.20 --|
|-- NODE 0 Mem Read (MB/s) :     9.87 --||-- NODE 1 Mem Read (MB/s) :     8.90 --|
|-- NODE 0 Mem Write(MB/s) :     8.42 --||-- NODE 1 Mem Write(MB/s) :     8.80 --|
|-- NODE 0 P. Write (T/s):     124320 --||-- NODE 1 P. Write (T/s):     124321 --|
|-- NODE 0 Memory (MB/s):       18.28 --||-- NODE 1 Memory (MB/s):       17.70 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):         18.76                --|
            |--                System Write Throughput(MB/s):         17.22                --|
            |--               System Memory Throughput(MB/s):         35.98                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3876
Program exited with status 0
Cleaning up
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      14 K        36     732 K   311 K     48       0     216  
 1       0          12     793 K   134 K    252       0       0  
-----------------------------------------------------------------------
 *      14 K        48    1525 K   445 K    300       0     216  

 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers

 This utility measures Latency information

Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.40        Core1: 29.28        
Core2: 27.24        Core3: 33.34        
Core4: 26.28        Core5: 29.96        
Core6: 27.88        Core7: 28.78        
Core8: 28.39        Core9: 28.46        
Core10: 29.07        Core11: 32.92        
Core12: 27.90        Core13: 31.68        
Core14: 28.41        Core15: 34.80        
Core16: 27.30        Core17: 31.37        
Core18: 31.49        Core19: 30.51        
Core20: 31.81        Core21: 32.81        
Core22: 30.23        Core23: 29.88        
Core24: 29.53        Core25: 31.88        
Core26: 29.08        Core27: 27.20        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.46
Socket1: 30.52
DDR read Latency(ns)
Socket0: 3994506.96
Socket1: 5997459.99


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.69        Core1: 26.50        
Core2: 28.77        Core3: 26.60        
Core4: 26.21        Core5: 30.35        
Core6: 27.97        Core7: 29.92        
Core8: 30.07        Core9: 29.01        
Core10: 29.77        Core11: 29.56        
Core12: 28.63        Core13: 30.89        
Core14: 27.92        Core15: 32.40        
Core16: 26.65        Core17: 29.80        
Core18: 28.49        Core19: 30.11        
Core20: 31.12        Core21: 31.25        
Core22: 28.81        Core23: 28.68        
Core24: 27.65        Core25: 28.04        
Core26: 27.35        Core27: 26.21        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.97
Socket1: 29.03
DDR read Latency(ns)
Socket0: 5008008.96
Socket1: 7227512.82
irq_total: 66.0560552736606
cpu_total: 0.09
cpu_0: 0.33
cpu_1: 0.07
cpu_2: 0.20
cpu_3: 0.07
cpu_4: 0.07
cpu_5: 0.07
cpu_6: 0.07
cpu_7: 0.07
cpu_8: 0.07
cpu_9: 0.13
cpu_10: 0.07
cpu_11: 0.00
cpu_12: 0.07
cpu_13: 0.07
cpu_14: 0.07
cpu_15: 0.07
cpu_16: 0.07
cpu_17: 0.13
cpu_18: 0.07
cpu_19: 0.07
cpu_20: 0.07
cpu_21: 0.07
cpu_22: 0.07
cpu_23: 0.07
cpu_24: 0.07
cpu_25: 0.07
cpu_26: 0.13
cpu_27: 0.33
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 0
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 0
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 0
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 0
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 0
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 0
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 0
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 0


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.37        Core1: 25.51        
Core2: 12.07        Core3: 26.26        
Core4: 26.44        Core5: 31.15        
Core6: 18.47        Core7: 29.34        
Core8: 18.15        Core9: 22.00        
Core10: 20.78        Core11: 29.50        
Core12: 25.61        Core13: 30.41        
Core14: 21.01        Core15: 29.96        
Core16: 19.22        Core17: 29.19        
Core18: 19.58        Core19: 30.05        
Core20: 19.92        Core21: 30.88        
Core22: 19.62        Core23: 29.52        
Core24: 27.73        Core25: 29.60        
Core26: 30.25        Core27: 27.80        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.69
Socket1: 27.52
DDR read Latency(ns)
Socket0: 2711508.13
Socket1: 5654102.22


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.65        Core1: 29.61        
Core2: 28.56        Core3: 27.96        
Core4: 27.18        Core5: 30.55        
Core6: 28.20        Core7: 29.72        
Core8: 28.55        Core9: 28.13        
Core10: 27.11        Core11: 30.38        
Core12: 28.85        Core13: 31.06        
Core14: 29.75        Core15: 29.58        
Core16: 24.71        Core17: 26.35        
Core18: 28.50        Core19: 29.98        
Core20: 32.52        Core21: 30.37        
Core22: 30.95        Core23: 28.66        
Core24: 29.49        Core25: 29.09        
Core26: 29.98        Core27: 27.13        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.01
Socket1: 29.11
DDR read Latency(ns)
Socket0: 4986413.34
Socket1: 7250949.34


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.75        Core1: 29.67        
Core2: 27.57        Core3: 28.08        
Core4: 25.45        Core5: 29.94        
Core6: 26.49        Core7: 29.41        
Core8: 29.55        Core9: 29.07        
Core10: 28.56        Core11: 28.71        
Core12: 30.43        Core13: 30.03        
Core14: 28.02        Core15: 29.04        
Core16: 28.26        Core17: 29.61        
Core18: 29.31        Core19: 28.97        
Core20: 28.95        Core21: 30.45        
Core22: 29.05        Core23: 28.62        
Core24: 27.80        Core25: 29.11        
Core26: 28.28        Core27: 27.88        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.89
Socket1: 29.13
DDR read Latency(ns)
Socket0: 5257224.37
Socket1: 7337493.25


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.39        Core1: 28.71        
Core2: 27.72        Core3: 26.13        
Core4: 25.55        Core5: 28.96        
Core6: 28.95        Core7: 28.91        
Core8: 29.19        Core9: 29.10        
Core10: 28.79        Core11: 30.42        
Core12: 29.64        Core13: 26.91        
Core14: 28.95        Core15: 29.94        
Core16: 27.71        Core17: 27.30        
Core18: 27.91        Core19: 29.90        
Core20: 31.37        Core21: 30.51        
Core22: 30.03        Core23: 28.47        
Core24: 29.91        Core25: 29.96        
Core26: 27.44        Core27: 26.93        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.32
Socket1: 28.61
DDR read Latency(ns)
Socket0: 4991215.80
Socket1: 6775827.52
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0

PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 14874
Program exited with status 0
----------------------------------------------------------------------------------------------
Cleaning upTime elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14410454290; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14410456470; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205300642; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205300642; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7205302428; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7205302428; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205303812; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205303812; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7205304924; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7205304924; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004453714; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4003480; Consumed Joules: 244.35; Watts: 40.69; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 2277183; Consumed DRAM Joules: 34.84; DRAM Watts: 5.80
S1P0; QPIClocks: 14410548454; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14410550354; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205355138; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205355138; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7205355277; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7205355277; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205355390; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205355390; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7205355500; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7205355500; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004501264; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 3866656; Consumed Joules: 236.00; Watts: 39.30; Thermal headroom below TjMax: 60
S1; Consumed DRAM energy units: 2311223; Consumed DRAM Joules: 35.36; DRAM Watts: 5.89
----------------------------------------------------------------------------------------------

 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3aeb
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.30   0.00    0.60      25 K    150 K    0.83    0.18    0.00    0.01     8680        2        0     70
   1    1     0.00   0.28   0.00    0.60    4020       27 K    0.85    0.15    0.00    0.01      392        0        0     68
   2    0     0.00   0.27   0.00    0.60    3227       25 K    0.88    0.14    0.00    0.01     2352        0        1     69
   3    1     0.00   0.28   0.00    0.60    2588       21 K    0.88    0.16    0.00    0.01      784        0        0     68
   4    0     0.00   0.33   0.00    0.60    2260       29 K    0.92    0.16    0.00    0.01      560        0        1     70
   5    1     0.00   0.29   0.00    0.60    3089       21 K    0.86    0.15    0.00    0.01      672        0        0     69
   6    0     0.00   0.30   0.00    0.60    2646       21 K    0.88    0.14    0.00    0.01      840        0        1     70
   7    1     0.00   0.30   0.00    0.60    4406       23 K    0.81    0.16    0.00    0.01      224        0        0     67
   8    0     0.00   0.28   0.00    0.60    4458       23 K    0.81    0.14    0.00    0.01      504        1        0     69
   9    1     0.00   0.28   0.00    0.60    3576       24 K    0.85    0.14    0.00    0.01      448        0        0     66
  10    0     0.00   0.29   0.00    0.60    2563       20 K    0.87    0.16    0.00    0.01      168        0        0     68
  11    1     0.00   0.29   0.00    0.60    6511       25 K    0.74    0.16    0.00    0.01      112        0        0     66
  12    0     0.00   0.27   0.00    0.60    4191       15 K    0.73    0.14    0.00    0.01      616        0        0     70
  13    1     0.00   0.32   0.00    0.60    4865       25 K    0.81    0.21    0.00    0.01      448        0        0     67
  14    0     0.00   0.29   0.00    0.60    1952       14 K    0.87    0.17    0.00    0.01     2856        1        0     70
  15    1     0.00   0.39   0.00    0.60    5145       26 K    0.80    0.25    0.00    0.01      112        0        0     66
  16    0     0.00   0.26   0.00    0.60    2302       16 K    0.86    0.15    0.00    0.02     3080        0        1     70
  17    1     0.00   0.33   0.00    0.60    3539       25 K    0.86    0.23    0.00    0.01     2296        0        0     67
  18    0     0.00   0.27   0.00    0.60    2505       17 K    0.85    0.14    0.00    0.01      168        0        0     70
  19    1     0.00   0.27   0.00    0.60    3454       18 K    0.81    0.16    0.00    0.01      224        0        0     68
  20    0     0.00   0.61   0.00    0.60      65 K     91 K    0.29    0.23    0.01    0.02     5152        1        4     70
  21    1     0.00   0.27   0.00    0.60    5618       25 K    0.78    0.15    0.00    0.02      392        0        0     68
  22    0     0.00   0.30   0.00    0.60    5246       29 K    0.82    0.17    0.00    0.01      280        0        0     71
  23    1     0.00   0.29   0.00    0.60    3315       20 K    0.84    0.16    0.00    0.01      280        0        0     69
  24    0     0.00   0.28   0.00    0.60    2025       21 K    0.90    0.15    0.00    0.01      280        0        0     71
  25    1     0.00   0.28   0.00    0.60    3169       21 K    0.85    0.16    0.00    0.01      280        0        0     68
  26    0     0.00   0.36   0.00    0.60    3693       21 K    0.83    0.16    0.00    0.01     2352        0        1     70
  27    1     0.00   0.56   0.00    0.60      16 K     36 K    0.54    0.23    0.00    0.01     4480        2        0     67
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.32   0.00    0.60     127 K    500 K    0.75    0.18    0.00    0.01    27888        5        7     61
 SKT    1     0.00   0.32   0.00    0.60      70 K    344 K    0.80    0.18    0.00    0.01    11144        2        0     59
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.00   0.32   0.00    0.60     197 K    844 K    0.77    0.18    0.00    0.01     N/A     N/A     N/A      N/A

 Instructions retired:   63 M ; Active cycles:  199 M ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 0.12 %

 C1 core residency: 2.99 %; C3 core residency: 0.02 %; C6 core residency: 96.86 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.32 => corresponds to 8.02 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.00 => corresponds to 0.01 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     5112 K   4841 K   |    0%     0%   
 SKT    1     6187 K   6375 K   |    0%     0%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   22 M
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.05     0.04     203.81      29.06         120.78
 SKT   1     0.05     0.04     196.59      29.49         130.05
---------------------------------------------------------------------------------------------------------------
       *     0.10     0.09     400.40      58.54         123.56
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/check.sh/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3bc1
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):     4.38 --||-- Mem Ch  0: Reads (MB/s):     4.20 --|
|--            Writes(MB/s):     4.13 --||--            Writes(MB/s):     4.11 --|
|-- Mem Ch  1: Reads (MB/s):     0.40 --||-- Mem Ch  1: Reads (MB/s):     0.26 --|
|--            Writes(MB/s):     0.15 --||--            Writes(MB/s):     0.14 --|
|-- Mem Ch  2: Reads (MB/s):     4.36 --||-- Mem Ch  2: Reads (MB/s):     4.19 --|
|--            Writes(MB/s):     4.12 --||--            Writes(MB/s):     4.10 --|
|-- Mem Ch  3: Reads (MB/s):     0.40 --||-- Mem Ch  3: Reads (MB/s):     0.22 --|
|--            Writes(MB/s):     0.15 --||--            Writes(MB/s):     0.12 --|
|-- NODE 0 Mem Read (MB/s) :     9.54 --||-- NODE 1 Mem Read (MB/s) :     8.86 --|
|-- NODE 0 Mem Write(MB/s) :     8.55 --||-- NODE 1 Mem Write(MB/s) :     8.48 --|
|-- NODE 0 P. Write (T/s):     124312 --||-- NODE 1 P. Write (T/s):     124314 --|
|-- NODE 0 Memory (MB/s):       18.09 --||-- NODE 1 Memory (MB/s):       17.34 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):         18.40                --|
            |--                System Write Throughput(MB/s):         17.03                --|
            |--               System Memory Throughput(MB/s):         35.43                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3c96
Program exited with status 0
Cleaning up
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      12 K        36     698 K   193 K    264       0      72  
 1     492          12     755 K   144 K    252       0       0  
-----------------------------------------------------------------------
 *      12 K        48    1454 K   337 K    516       0      72  

 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.92        Core1: 25.74        
Core2: 27.67        Core3: 29.71        
Core4: 28.17        Core5: 28.28        
Core6: 28.25        Core7: 27.02        
Core8: 27.18        Core9: 27.26        
Core10: 29.60        Core11: 27.69        
Core12: 27.73        Core13: 29.15        
Core14: 27.91        Core15: 29.71        
Core16: 28.44        Core17: 29.10        
Core18: 27.49        Core19: 27.82        
Core20: 28.24        Core21: 28.21        
Core22: 28.11        Core23: 29.58        
Core24: 29.91        Core25: 26.57        
Core26: 29.24        Core27: 24.87        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.87
Socket1: 27.76
DDR read Latency(ns)
Socket0: 3915509.88
Socket1: 6353491.35


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.44        Core1: 24.93        
Core2: 27.34        Core3: 29.12        
Core4: 29.02        Core5: 31.03        
Core6: 26.20        Core7: 29.20        
Core8: 27.84        Core9: 28.41        
Core10: 27.94        Core11: 31.34        
Core12: 28.80        Core13: 31.53        
Core14: 28.78        Core15: 30.02        
Core16: 27.67        Core17: 29.41        
Core18: 26.94        Core19: 28.58        
Core20: 29.13        Core21: 28.26        
Core22: 28.49        Core23: 30.29        
Core24: 28.29        Core25: 27.51        
Core26: 28.09        Core27: 28.12        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.82
Socket1: 29.11
DDR read Latency(ns)
Socket0: 4896947.66
Socket1: 7520024.09
irq_total: 65.8543166511614
cpu_total: 0.08
cpu_0: 0.33
cpu_1: 0.07
cpu_2: 0.20
cpu_3: 0.07
cpu_4: 0.07
cpu_5: 0.07
cpu_6: 0.07
cpu_7: 0.07
cpu_8: 0.13
cpu_9: 0.07
cpu_10: 0.00
cpu_11: 0.07
cpu_12: 0.07
cpu_13: 0.07
cpu_14: 0.07
cpu_15: 0.00
cpu_16: 0.07
cpu_17: 0.00
cpu_18: 0.07
cpu_19: 0.07
cpu_20: 0.07
cpu_21: 0.07
cpu_22: 0.07
cpu_23: 0.07
cpu_24: 0.07
cpu_25: 0.00
cpu_26: 0.07
cpu_27: 0.33
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 0
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 0
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 0
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 0
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 0
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 0
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 0
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 0


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.45        Core1: 24.12        
Core2: 13.18        Core3: 21.66        
Core4: 27.08        Core5: 26.41        
Core6: 30.11        Core7: 29.91        
Core8: 29.67        Core9: 29.55        
Core10: 30.29        Core11: 30.97        
Core12: 29.14        Core13: 29.09        
Core14: 30.14        Core15: 30.42        
Core16: 27.82        Core17: 29.43        
Core18: 26.48        Core19: 28.71        
Core20: 29.24        Core21: 30.15        
Core22: 26.85        Core23: 20.94        
Core24: 28.35        Core25: 21.50        
Core26: 26.22        Core27: 22.10        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.30
Socket1: 24.52
DDR read Latency(ns)
Socket0: 2171959.32
Socket1: 5140933.40


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.31        Core1: 26.93        
Core2: 27.93        Core3: 28.65        
Core4: 31.41        Core5: 27.02        
Core6: 29.92        Core7: 29.52        
Core8: 28.08        Core9: 28.73        
Core10: 28.38        Core11: 30.31        
Core12: 27.60        Core13: 29.47        
Core14: 28.90        Core15: 29.63        
Core16: 28.47        Core17: 30.76        
Core18: 26.53        Core19: 28.51        
Core20: 31.15        Core21: 29.74        
Core22: 27.80        Core23: 29.72        
Core24: 27.83        Core25: 27.53        
Core26: 28.10        Core27: 26.52        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.97
Socket1: 28.65
DDR read Latency(ns)
Socket0: 4915250.86
Socket1: 8021443.16


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.15        Core1: 25.69        
Core2: 26.62        Core3: 28.09        
Core4: 31.64        Core5: 31.69        
Core6: 29.99        Core7: 30.85        
Core8: 30.63        Core9: 27.95        
Core10: 28.94        Core11: 32.98        
Core12: 29.72        Core13: 31.78        
Core14: 27.38        Core15: 32.13        
Core16: 32.69        Core17: 29.85        
Core18: 29.58        Core19: 28.58        
Core20: 35.14        Core21: 29.23        
Core22: 35.23        Core23: 29.70        
Core24: 26.87        Core25: 29.03        
Core26: 28.66        Core27: 28.12        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.05
Socket1: 29.48
DDR read Latency(ns)
Socket0: 4809165.35
Socket1: 6799585.73


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.82        Core1: 26.80        
Core2: 27.65        Core3: 27.39        
Core4: 30.05        Core5: 27.97        
Core6: 27.40        Core7: 29.06        
Core8: 27.29        Core9: 29.98        
Core10: 29.47        Core11: 28.39        
Core12: 28.83        Core13: 28.90        
Core14: 28.97        Core15: 29.76        
Core16: 28.33        Core17: 26.39        
Core18: 29.44        Core19: 27.38        
Core20: 30.18        Core21: 28.62        
Core22: 29.25        Core23: 30.18        
Core24: 28.64        Core25: 26.58        
Core26: 27.40        Core27: 26.44        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.26
Socket1: 28.03
DDR read Latency(ns)
Socket0: 4729730.54
Socket1: 7141618.66
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0

Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 15925
Program exited with status 0
----------------------------------------------------------------------------------------------
Cleaning upTime elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14409876750; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14409879738; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7204998585; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7204998585; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7205003398; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7205003398; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205008088; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205008088; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7205012555; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7205012555; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004218320; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4002815; Consumed Joules: 244.31; Watts: 40.69; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 2282643; Consumed DRAM Joules: 34.92; DRAM Watts: 5.82
S1P0; QPIClocks: 14409982122; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14409983822; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205071920; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205071920; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7205071954; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7205071954; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205071969; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205071969; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7205071980; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7205071980; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004267032; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 3861146; Consumed Joules: 235.67; Watts: 39.25; Thermal headroom below TjMax: 60
S1; Consumed DRAM energy units: 2312443; Consumed DRAM Joules: 35.38; DRAM Watts: 5.89
----------------------------------------------------------------------------------------------

 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3f06
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.32   0.00    0.60      24 K    145 K    0.83    0.19    0.00    0.01     8904        0        1     70
   1    1     0.00   0.29   0.00    0.60    3043       25 K    0.88    0.15    0.00    0.01      336        0        1     68
   2    0     0.00   0.33   0.00    0.60      13 K     42 K    0.67    0.23    0.00    0.01     2352        0        1     69
   3    1     0.00   0.30   0.00    0.60    3485       24 K    0.86    0.17    0.00    0.01      336        0        0     68
   4    0     0.00   0.31   0.00    0.60    3013       30 K    0.90    0.14    0.00    0.01      336        0        0     70
   5    1     0.00   0.33   0.00    0.60    4609       25 K    0.82    0.20    0.00    0.01      840        0        0     68
   6    0     0.00   0.28   0.00    0.60    2980       21 K    0.86    0.14    0.00    0.01     2240        1        0     69
   7    1     0.00   0.59   0.00    0.60      29 K     56 K    0.48    0.17    0.01    0.01     2520        0        2     67
   8    0     0.00   0.27   0.00    0.60    3597       19 K    0.81    0.15    0.00    0.01      280        0        0     69
   9    1     0.00   0.28   0.00    0.60    4701       28 K    0.83    0.15    0.00    0.01      336        0        0     66
  10    0     0.00   0.29   0.00    0.60    3377       20 K    0.84    0.16    0.00    0.01      224        0        0     68
  11    1     0.00   0.29   0.00    0.60    5866       24 K    0.76    0.17    0.00    0.01        0        0        0     66
  12    0     0.00   0.28   0.00    0.60    3940       17 K    0.78    0.16    0.00    0.01      168        0        0     69
  13    1     0.00   0.31   0.00    0.60    3542       22 K    0.85    0.16    0.00    0.01      336        0        0     67
  14    0     0.00   0.27   0.00    0.60    2109       13 K    0.85    0.16    0.00    0.01      784        0        0     70
  15    1     0.00   0.32   0.00    0.60    4024       24 K    0.84    0.16    0.00    0.01      224        0        0     66
  16    0     0.00   0.29   0.00    0.60    3906       21 K    0.82    0.16    0.00    0.01      392        0        0     70
  17    1     0.00   0.33   0.00    0.60    3922       23 K    0.83    0.17    0.00    0.01     1064        0        0     67
  18    0     0.00   0.28   0.00    0.60    4129       22 K    0.82    0.15    0.00    0.01     3304        0        0     70
  19    1     0.00   0.28   0.00    0.60    2566       20 K    0.88    0.15    0.00    0.01        0        0        0     68
  20    0     0.00   0.27   0.00    0.60    2814       19 K    0.86    0.14    0.00    0.01      168        0        0     70
  21    1     0.00   0.29   0.00    0.60    5792       22 K    0.74    0.12    0.00    0.02      280        0        0     68
  22    0     0.00   0.26   0.00    0.60    4811       18 K    0.73    0.13    0.00    0.02       56        0        0     71
  23    1     0.00   0.26   0.00    0.60    3289       18 K    0.82    0.15    0.00    0.01      224        0        0     69
  24    0     0.00   0.59   0.00    0.60      24 K     37 K    0.35    0.18    0.01    0.01     1120        1        0     71
  25    1     0.00   0.31   0.00    0.60    3507       23 K    0.85    0.17    0.00    0.01      672        0        1     68
  26    0     0.00   0.30   0.00    0.60    3986       24 K    0.84    0.13    0.00    0.01     3360        0        0     70
  27    1     0.00   0.30   0.00    0.60    6986       28 K    0.76    0.15    0.00    0.01     4312        0        0     67
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.32   0.00    0.60     102 K    455 K    0.78    0.17    0.00    0.01    23688        2        1     61
 SKT    1     0.00   0.33   0.00    0.60      84 K    370 K    0.77    0.16    0.00    0.01    11480        0        4     60
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.00   0.32   0.00    0.60     186 K    825 K    0.77    0.17    0.00    0.01     N/A     N/A     N/A      N/A

 Instructions retired:   63 M ; Active cycles:  197 M ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 0.12 %

 C1 core residency: 2.72 %; C3 core residency: 0.03 %; C6 core residency: 97.13 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.32 => corresponds to 8.04 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.00 => corresponds to 0.01 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     5523 K   5229 K   |    0%     0%   
 SKT    1     4616 K   4809 K   |    0%     0%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   20 M
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.05     0.04     203.54      29.12         122.85
 SKT   1     0.05     0.04     197.41      29.53         125.98
---------------------------------------------------------------------------------------------------------------
       *     0.09     0.08     400.96      58.65         124.38
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
