#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Thu Sep  9 16:20:52 2021
# Process ID: 19364
# Current directory: C:/Users/andrew_clinkenbeard1/Box/SOC/mysseg/mysseg.runs/synth_1
# Command line: vivado.exe -log ssegmain.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ssegmain.tcl
# Log file: C:/Users/andrew_clinkenbeard1/Box/SOC/mysseg/mysseg.runs/synth_1/ssegmain.vds
# Journal file: C:/Users/andrew_clinkenbeard1/Box/SOC/mysseg/mysseg.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source ssegmain.tcl -notrace
Command: synth_design -top ssegmain -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15300
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1328.758 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ssegmain' [C:/Users/andrew_clinkenbeard1/Box/SOC/mysseg/mysseg.srcs/sources_1/new/ssegmain.sv:23]
INFO: [Synth 8-6157] synthesizing module 'ssegdriver' [C:/Users/andrew_clinkenbeard1/Box/SOC/mysseg/mysseg.srcs/sources_1/new/ssegdriver.sv:23]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/andrew_clinkenbeard1/Box/SOC/mysseg/mysseg.srcs/sources_1/new/counter.sv:23]
	Parameter N bound to: 18 - type: integer 
	Parameter M bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter' (1#1) [C:/Users/andrew_clinkenbeard1/Box/SOC/mysseg/mysseg.srcs/sources_1/new/counter.sv:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin C:/Users/andrew_clinkenbeard1/Box/SOC/mysseg/mysseg.srcs/sources_1/new/ssegdriver.sv-23.7 with 1st driver pin 'VCC' [C:/Users/andrew_clinkenbeard1/Box/SOC/mysseg/mysseg.srcs/sources_1/new/ssegdriver.sv:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin C:/Users/andrew_clinkenbeard1/Box/SOC/mysseg/mysseg.srcs/sources_1/new/ssegdriver.sv-23.7 with 2nd driver pin 'GND' [C:/Users/andrew_clinkenbeard1/Box/SOC/mysseg/mysseg.srcs/sources_1/new/ssegdriver.sv:23]
CRITICAL WARNING: [Synth 8-6858] multi-driven net C:/Users/andrew_clinkenbeard1/Box/SOC/mysseg/mysseg.srcs/sources_1/new/ssegdriver.sv-23.7 is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/andrew_clinkenbeard1/Box/SOC/mysseg/mysseg.srcs/sources_1/new/ssegdriver.sv:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin C:/Users/andrew_clinkenbeard1/Box/SOC/mysseg/mysseg.srcs/sources_1/new/ssegdriver.sv-23.7 with 1st driver pin 'VCC' [C:/Users/andrew_clinkenbeard1/Box/SOC/mysseg/mysseg.srcs/sources_1/new/ssegdriver.sv:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin C:/Users/andrew_clinkenbeard1/Box/SOC/mysseg/mysseg.srcs/sources_1/new/ssegdriver.sv-23.7 with 2nd driver pin 'GND' [C:/Users/andrew_clinkenbeard1/Box/SOC/mysseg/mysseg.srcs/sources_1/new/ssegdriver.sv:23]
CRITICAL WARNING: [Synth 8-6858] multi-driven net C:/Users/andrew_clinkenbeard1/Box/SOC/mysseg/mysseg.srcs/sources_1/new/ssegdriver.sv-23.7 is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/andrew_clinkenbeard1/Box/SOC/mysseg/mysseg.srcs/sources_1/new/ssegdriver.sv:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin C:/Users/andrew_clinkenbeard1/Box/SOC/mysseg/mysseg.srcs/sources_1/new/ssegdriver.sv-23.7 with 1st driver pin 'VCC' [C:/Users/andrew_clinkenbeard1/Box/SOC/mysseg/mysseg.srcs/sources_1/new/ssegdriver.sv:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin C:/Users/andrew_clinkenbeard1/Box/SOC/mysseg/mysseg.srcs/sources_1/new/ssegdriver.sv-23.7 with 2nd driver pin 'GND' [C:/Users/andrew_clinkenbeard1/Box/SOC/mysseg/mysseg.srcs/sources_1/new/ssegdriver.sv:23]
CRITICAL WARNING: [Synth 8-6858] multi-driven net C:/Users/andrew_clinkenbeard1/Box/SOC/mysseg/mysseg.srcs/sources_1/new/ssegdriver.sv-23.7 is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/andrew_clinkenbeard1/Box/SOC/mysseg/mysseg.srcs/sources_1/new/ssegdriver.sv:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin C:/Users/andrew_clinkenbeard1/Box/SOC/mysseg/mysseg.srcs/sources_1/new/ssegdriver.sv-23.7 with 1st driver pin 'VCC' [C:/Users/andrew_clinkenbeard1/Box/SOC/mysseg/mysseg.srcs/sources_1/new/ssegdriver.sv:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin C:/Users/andrew_clinkenbeard1/Box/SOC/mysseg/mysseg.srcs/sources_1/new/ssegdriver.sv-23.7 with 2nd driver pin 'GND' [C:/Users/andrew_clinkenbeard1/Box/SOC/mysseg/mysseg.srcs/sources_1/new/ssegdriver.sv:23]
CRITICAL WARNING: [Synth 8-6858] multi-driven net C:/Users/andrew_clinkenbeard1/Box/SOC/mysseg/mysseg.srcs/sources_1/new/ssegdriver.sv-23.7 is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/andrew_clinkenbeard1/Box/SOC/mysseg/mysseg.srcs/sources_1/new/ssegdriver.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'ssegdriver' (2#1) [C:/Users/andrew_clinkenbeard1/Box/SOC/mysseg/mysseg.srcs/sources_1/new/ssegdriver.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Patterns' [C:/Users/andrew_clinkenbeard1/Box/SOC/mysseg/mysseg.srcs/sources_1/new/Patterns.sv:23]
INFO: [Synth 8-6157] synthesizing module 'counter__parameterized0' [C:/Users/andrew_clinkenbeard1/Box/SOC/mysseg/mysseg.srcs/sources_1/new/counter.sv:23]
	Parameter N bound to: 28 - type: integer 
	Parameter M bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter__parameterized0' (2#1) [C:/Users/andrew_clinkenbeard1/Box/SOC/mysseg/mysseg.srcs/sources_1/new/counter.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Patterns' (3#1) [C:/Users/andrew_clinkenbeard1/Box/SOC/mysseg/mysseg.srcs/sources_1/new/Patterns.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'ssegmain' (4#1) [C:/Users/andrew_clinkenbeard1/Box/SOC/mysseg/mysseg.srcs/sources_1/new/ssegmain.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1328.758 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1328.758 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1328.758 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1328.758 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/andrew_clinkenbeard1/Box/SOC/nexys4_sv_vanilla.xpr/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc]
Finished Parsing XDC File [C:/Users/andrew_clinkenbeard1/Box/SOC/nexys4_sv_vanilla.xpr/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/andrew_clinkenbeard1/Box/SOC/nexys4_sv_vanilla.xpr/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ssegmain_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ssegmain_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1334.742 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1334.742 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1334.742 ; gain = 5.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1334.742 ; gain = 5.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1334.742 ; gain = 5.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1334.742 ; gain = 5.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input    8 Bit        Muxes := 1     
	   8 Input    8 Bit        Muxes := 4     
	   4 Input    4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1334.742 ; gain = 5.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1334.742 ; gain = 5.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1334.742 ; gain = 5.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1340.848 ; gain = 12.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1346.598 ; gain = 17.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1346.598 ; gain = 17.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1346.598 ; gain = 17.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1346.598 ; gain = 17.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1346.598 ; gain = 17.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1346.598 ; gain = 17.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    12|
|3     |LUT1   |     2|
|4     |LUT2   |     4|
|5     |LUT5   |     3|
|6     |FDRE   |    46|
|7     |IBUF   |     1|
|8     |OBUF   |    16|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1346.598 ; gain = 17.840
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 1346.598 ; gain = 11.855
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1346.598 ; gain = 17.840
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1358.648 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1373.742 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: d1219cdb
INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 0 Warnings, 12 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1373.742 ; gain = 44.984
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/andrew_clinkenbeard1/Box/SOC/mysseg/mysseg.runs/synth_1/ssegmain.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ssegmain_utilization_synth.rpt -pb ssegmain_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Sep  9 16:21:25 2021...
