<dec f='llvm/llvm/include/llvm/CodeGen/RegisterPressure.h' l='178' type='void llvm::RegisterOperands::collect(const llvm::MachineInstr &amp; MI, const llvm::TargetRegisterInfo &amp; TRI, const llvm::MachineRegisterInfo &amp; MRI, bool TrackLaneMasks, bool IgnoreDead)'/>
<doc f='llvm/llvm/include/llvm/CodeGen/RegisterPressure.h' l='176'>/// Analyze the given instruction \p MI and fill in the Uses, Defs and
  /// DeadDefs list based on the MachineOperand flags.</doc>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='1400' u='c' c='_ZN4llvm17ScheduleDAGMILive10scheduleMIEPNS_5SUnitEb'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='1434' u='c' c='_ZN4llvm17ScheduleDAGMILive10scheduleMIEPNS_5SUnitEb'/>
<def f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='552' ll='561' type='void llvm::RegisterOperands::collect(const llvm::MachineInstr &amp; MI, const llvm::TargetRegisterInfo &amp; TRI, const llvm::MachineRegisterInfo &amp; MRI, bool TrackLaneMasks, bool IgnoreDead)'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='867' u='c' c='_ZN4llvm18RegPressureTracker6recedeEPNS_15SmallVectorImplINS_16RegisterMaskPairEEE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='933' u='c' c='_ZN4llvm18RegPressureTracker7advanceEv'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='1034' u='c' c='_ZN4llvm18RegPressureTracker18bumpUpwardPressureEPKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='1275' u='c' c='_ZN4llvm18RegPressureTracker20bumpDownwardPressureEPKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='789' u='c' c='_ZN4llvm17ScheduleDAGInstrs15buildSchedGraphEPNS_9AAResultsEPNS_18RegPressureTrackerEPNS_13PressureDiffsEPNS_13LiveIntervalsEb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNIterativeScheduler.cpp' l='396' u='c' c='_ZN4llvm21GCNIterativeScheduler14scheduleRegionERNS0_6RegionEOT_RKNS_14GCNRegPressureE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNSchedStrategy.cpp' l='394' u='c' c='_ZN4llvm20GCNScheduleDAGMILive8scheduleEv'/>
