<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
<title>EDMA3 Driver: EDMA3 Driver Error Codes</title>
<link href="tabs.css" rel="stylesheet" type="text/css">
<link href="doxygen.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.5.9 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>EDMA3 Driver Error Codes<br>
<small>
[<a class="el" href="group__Edma3DrvMain.html">EDMA3 Driver Interface Definition</a>]</small>
</h1>Usage of EDMA3 Driver.  
<a href="#_details">More...</a>
<p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Edma3DrvErrorCode.html#g1c61cf487147fe68e224d1c123a8b9a0">EDMA3_DRV_E_BASE</a>&nbsp;&nbsp;&nbsp;(-128)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Edma3DrvErrorCode.html#g2108add0c34a15aae6431e3770ab42dd">EDMA3_DRV_E_OBJ_NOT_DELETED</a>&nbsp;&nbsp;&nbsp;(EDMA3_DRV_E_BASE)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Edma3DrvErrorCode.html#g571264a50142765bf93790095a628262">EDMA3_DRV_E_OBJ_NOT_CLOSED</a>&nbsp;&nbsp;&nbsp;(EDMA3_DRV_E_BASE-1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Edma3DrvErrorCode.html#gaa89161057219a701a298204ac3cd827">EDMA3_DRV_E_OBJ_NOT_OPENED</a>&nbsp;&nbsp;&nbsp;(EDMA3_DRV_E_BASE-2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Edma3DrvErrorCode.html#g7e5b89ad3e356f24adf2ce48a550d96c">EDMA3_DRV_E_RM_CLOSE_FAIL</a>&nbsp;&nbsp;&nbsp;(EDMA3_DRV_E_BASE-3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Edma3DrvErrorCode.html#g962a29d0b4af2e62ecf27bab146ad1c5">EDMA3_DRV_E_DMA_CHANNEL_UNAVAIL</a>&nbsp;&nbsp;&nbsp;(EDMA3_DRV_E_BASE-4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Edma3DrvErrorCode.html#g2d8b8e068288390cb892d66f8634e4e9">EDMA3_DRV_E_QDMA_CHANNEL_UNAVAIL</a>&nbsp;&nbsp;&nbsp;(EDMA3_DRV_E_BASE-5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Edma3DrvErrorCode.html#g6dca1e3db587cd849bec8d25cc7949c3">EDMA3_DRV_E_PARAM_SET_UNAVAIL</a>&nbsp;&nbsp;&nbsp;(EDMA3_DRV_E_BASE-6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Edma3DrvErrorCode.html#ga2d5c5345b0d44d9d3f066168f25cc0a">EDMA3_DRV_E_TCC_UNAVAIL</a>&nbsp;&nbsp;&nbsp;(EDMA3_DRV_E_BASE-7)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Edma3DrvErrorCode.html#g3a23afbe20784bfbb37df06110d6df47">EDMA3_DRV_E_TCC_REGISTER_FAIL</a>&nbsp;&nbsp;&nbsp;(EDMA3_DRV_E_BASE-8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Edma3DrvErrorCode.html#g64926c19c48a9ff8467aa202c466708d">EDMA3_DRV_E_CH_PARAM_BIND_FAIL</a>&nbsp;&nbsp;&nbsp;(EDMA3_DRV_E_BASE-9)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Edma3DrvErrorCode.html#g6b09cbce9ece5d6b43a0921a8e1cb475">EDMA3_DRV_E_ADDRESS_NOT_ALIGNED</a>&nbsp;&nbsp;&nbsp;(EDMA3_DRV_E_BASE-10)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Edma3DrvErrorCode.html#g6a52829f2849eae65a02e52fbefc65f4">EDMA3_DRV_E_INVALID_PARAM</a>&nbsp;&nbsp;&nbsp;(EDMA3_DRV_E_BASE-11)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Edma3DrvErrorCode.html#gd8e918ccf5e108e48762ce6d07abc3bd">EDMA3_DRV_E_INVALID_STATE</a>&nbsp;&nbsp;&nbsp;(EDMA3_DRV_E_BASE-12)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Edma3DrvErrorCode.html#g0592531d6026c0f66b68b8df995ce42a">EDMA3_DRV_E_INST_ALREADY_EXISTS</a>&nbsp;&nbsp;&nbsp;(EDMA3_DRV_E_BASE-13)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Edma3DrvErrorCode.html#g5efab7f94c820d6b7f15d9e974629fde">EDMA3_DRV_E_FIFO_WIDTH_NOT_SUPPORTED</a>&nbsp;&nbsp;&nbsp;(EDMA3_DRV_E_BASE-14)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Edma3DrvErrorCode.html#g71414464e3ad2e83a022c11d61b5160d">EDMA3_DRV_E_SEMAPHORE</a>&nbsp;&nbsp;&nbsp;(EDMA3_DRV_E_BASE-15)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Edma3DrvErrorCode.html#g8bb0d23bee588175080a0e5ee8bb037c">EDMA3_DRV_E_INST_NOT_OPENED</a>&nbsp;&nbsp;&nbsp;(EDMA3_DRV_E_BASE-16)</td></tr>

</table>
<hr><a name="_details"></a><h2>Detailed Description</h2>
Usage of EDMA3 Driver. 
<p>
<ol type=1>
<li>Create EDMA3 Driver Object (one for each EDMA3 hardware instance)<ul>
<li>EDMA3_DRV_Result result = EDMA3_DRV_SOK;</li><li>unsigned int edma3HwInstanceId = 0;</li><li><a class="el" href="structEDMA3__DRV__GblConfigParams.html" title="Init-time Configuration structure for EDMA3 controller, to provide Global SoC specific...">EDMA3_DRV_GblConfigParams</a> *gblCfgParams = NULL;</li><li>Init-time Configuration structure for EDMA3 controller, to provide Global SoC specific Information. This could be NULL also. In that case, static configuration will be taken.</li><li>result = EDMA3_DRV_create (edma3HwInstanceId, gblCfgParams, NULL);</li></ul>
</li></ol>
<p>
<ol type=1>
<li>Open EDMA3 driver Instance<ul>
<li>Steps<ul>
<li><a class="el" href="structEDMA3__DRV__InitConfig.html" title="Used to Initialize the EDMA3 Driver Instance.">EDMA3_DRV_InitConfig</a> initCfg;</li><li>EDMA3_DRV_Handle hEdma = NULL;</li><li>EDMA3_OS_SemAttrs semAttrs = {EDMA3_OS_SEMTYPE_FIFO, NULL};</li><li>EDMA3_DRV_Result edmaResult; -To get the error code while opening driver instance</li></ul>
</li></ul>
</li></ol>
<p>
<ol type=1>
<li>initCfg.regionId = One of the possible regions available for eg, (EDMA3_RM_RegionId)0 or (EDMA3_RM_RegionId)1 etc, for different masters.</li></ol>
<p>
<ol type=1>
<li>initCfg.isMaster = TRUE/FALSE (Whether this EDMA3 DRV instance is Master or not. The EDMA3 Shadow Region tied to the Master DRV Instance will ONLY receive the EDMA3 interrupts (error or completion), if enabled).</li></ol>
<p>
<ol type=1>
<li>initCfg.drvSemHandle = EDMA3 DRV Instance specific semaphore handle. It should be provided by the user for proper sharing of resources.<ul>
<li>edma3Result = edma3OsSemCreate(1, &amp;semAttrs, &amp;initCfg.drvSemHandle);</li></ul>
</li></ol>
<p>
<ol type=1>
<li>initCfg.drvInstInitConfig = Init-time Region Specific Configuration Structure. It can be provided by the user at run-time. If not provided by the user, this info would be taken from the platform specific config file, if it exists.</li></ol>
<p>
<ol type=1>
<li>initCfg.drvInstInitConfig-&gt;ownDmaChannels[] = The bitmap(s) which indicate the DMA channels owned by this instance of the EDMA3 Driver<br>
 E.g. A '1' at bit position 24 indicates that this instance of the EDMA3 Driver owns DMA Channel Id 24<br>
 Later when a request is made based on a particular Channel Id, the EDMA3 Driver will check first if it owns that channel. If it doesnot own it, EDMA3 Driver returns error.</li><li>initCfg.drvInstInitConfig-&gt;ownQdmaChannels[] = The bitmap(s) which indicate the QDMA channels owned by this instance of the EDMA3 Driver <br>
</li><li>initCfg.drvInstInitConfig-&gt;ownPaRAMSets[] = The bitmap(s) which indicate the PaRAM Sets owned by this instance of the EDMA3 Driver <br>
</li><li>initCfg.drvInstInitConfig-&gt;ownTccs[] = The bitmap(s) which indicate the TCCs owned by this instance of the EDMA3 Driver <br>
</li></ol>
<p>
<ol type=1>
<li>initCfg.drvInstInitConfig-&gt;resvdDmaChannels[] = The bitmap(s) which indicate the DMA channels reserved by this instance of the EDMA3 Driver <br>
 E.g. A '1' at bit position 24 indicates that this instance of the EDMA3 Driver reserves Channel Id 24<br>
 These channels are reserved and may be mapped to HW events, these are not given to 'EDMA3_DRV_DMA_CHANNEL_ANY' requests.<br>
</li><li>initCfg.drvInstInitConfig-&gt;resvdQdmaChannels[] = The bitmap(s) which indicate the QDMA channels reserved by this instance of the EDMA3 Driver <br>
 E.g. A '1' at bit position 1 indicates that this instance of the EDMA3 Driver reserves QDMA Channel Id 1<br>
 These channels are reserved for some specific purpose, these are not given to 'EDMA3_DRV_QDMA_CHANNEL_ANY' request<br>
</li><li>initCfg.drvInstInitConfig-&gt;resvdPaRAMSets[] = PaRAM Sets which are reserved by this Region;</li><li>initCfg.drvInstInitConfig-&gt;resvdTccs[] = TCCs which are reserved by this Region;</li></ol>
<p>
<ol type=1>
<li>initCfg.gblerrCb = Instance wide callback function to catch non-channel specific errors;</li><li>initCfg.gblerrData = Application data to be passed back to the callback function;</li></ol>
<p>
<ol type=1>
<li>hEdma = EDMA3_DRV_open(edma3HwInstanceId, &amp;initCfg, &amp;edmaResult);</li></ol>
<p>
<ol type=1>
<li>EDMA3 driver APIs<ul>
<li>EDMA3_RM_ResDesc resObj;</li><li>EDMA3_DRV_Result result;</li><li>unsigned int ch1Id = 0;</li><li>unsigned int ch2Id = 0;</li><li>unsigned int tcc1 = 0;</li><li>unsigned int tcc2 = 0;</li><li>unsigned int qCh1Id = 0;</li><li>unsigned int qTcc1 = 0;</li><li>unsigned int qCh2Id = 0;</li><li>unsigned int qTcc2 = 0;</li><li>unsigned int paRAMId;</li><li>int srcbidx = 0;</li><li>int desbidx = 0;</li><li>int srccidx = 0;</li><li>int descidx = 0;</li><li>unsigned int acnt = 0;</li><li>unsigned int bcnt = 0;</li><li>unsigned int ccnt = 0;</li><li>unsigned int bcntreload = 0;</li><li>EDMA3_DRV_SyncType synctype;</li><li>EDMA3_RM_TccCallback tccCb;</li><li>void *cbData;</li><li></li><li>Use Case 1: Memory to memory transfer on any available</li><li>DMA Channel<br>
<br>
<ul>
<li>tcc1 = EDMA3_DRV_TCC_ANY;</li><li>ch1Id = EDMA3_DRV_DMA_CHANNEL_ANY;</li><li>result = EDMA3_DRV_requestChannel (hEdma, &amp;ch1Id, &amp;tcc1, (EDMA3_RM_EventQueue)0, &amp;callback1, NULL);</li></ul>
</li></ul>
</li></ol>
<p>
<ul>
<li>result = EDMA3_DRV_setSrcParams (hEdma, ch1Id, (unsigned int)(srcBuff1), EDMA3_DRV_ADDR_MODE_INCR, EDMA3_DRV_W8BIT);</li><li>result = EDMA3_DRV_setDestParams (hEdma, ch1Id, (unsigned int)(dstBuff1), EDMA3_DRV_ADDR_MODE_INCR, EDMA3_DRV_W8BIT);</li></ul>
<p>
<ul>
<li>Set EDMA transfer parameters (aCnt, bCnt, cCnt, bCntReload, SyncType) acnt = 256; bcnt = 1; ccnt = 1, bcntreload = 0; synctype = EDMA3_DRV_SYNC_A;</li><li>result = EDMA3_DRV_setTransferParams (hEdma, ch1Id, acnt, bcnt, ccnt, bcntreload, synctype);</li></ul>
<p>
<ul>
<li>Set srcbidx and srccidx to the appropriate values</li><li>srcbidx = acnt; srccidx = acnt;</li><li>result = EDMA3_DRV_setSrcIndex (hEdma, ch1Id, srcbidx, srccidx);</li></ul>
<p>
<ul>
<li>Set desbidx and descidx to the appropriate values</li><li>desbidx = acnt; descidx = acnt;</li><li>result = EDMA3_DRV_setDestIndex (hEdma, ch1Id, desbidx, descidx);</li></ul>
<p>
<ul>
<li>Enable the final completion interrupt.</li><li>result = EDMA3_DRV_setOptField (hEdma, ch1Id, EDMA3_DRV_OPT_FIELD_TCINTEN, 1);</li></ul>
<p>
<ul>
<li>Enable the transfer</li><li>result = EDMA3_DRV_enableTransfer (hEdma, ch1Id, EDMA3_DRV_TRIG_MODE_MANUAL);</li></ul>
<p>
<ul>
<li>Use Case 2: Linked memory to memory transfer on any available</li><li>DMA Channel<br>
<br>
<ul>
<li>Perform steps as for Use Case 1 for the Master logical channel ch1Id for configuration. DONOT enable the transfer for ch1Id.</li><li>Configure link channel, ch2Id.</li><li>tcc2 = EDMA3_DRV_TCC_ANY;</li><li>ch2Id = EDMA3_DRV_LINK_CHANNEL;</li><li>result = EDMA3_DRV_requestChannel (hEdma, &amp;ch2Id, &amp;tcc2, (EDMA3_RM_EventQueue)0, &amp;callback2, NULL);</li></ul>
</li></ul>
<p>
<ul>
<li>result = EDMA3_DRV_setSrcParams (hEdma, ch2Id, (unsigned int)(srcBuff2), EDMA3_DRV_ADDR_MODE_INCR, EDMA3_DRV_W8BIT);</li><li>result = EDMA3_DRV_setDestParams (hEdma, ch2Id,( unsigned int)(dstBuff2), EDMA3_DRV_ADDR_MODE_INCR, EDMA3_DRV_W8BIT);</li></ul>
<p>
<ul>
<li>result = EDMA3_DRV_setSrcIndex (hEdma, ch2Id, srcbidx, srccidx);</li><li>result = EDMA3_DRV_setDestIndex (hEdma, ch2Id, desbidx, descidx);</li></ul>
<p>
<ul>
<li>result = EDMA3_DRV_setTransferParams (hEdma, ch2Id, acnt, bcnt, ccnt, bcntreload, synctype);</li></ul>
<p>
<ul>
<li>Link both the channels</li><li>result = EDMA3_DRV_linkChannel (hEdma, ch1Id, ch2Id);</li></ul>
<p>
<ul>
<li>Enable the final completion interrupts on both the channels</li><li>result = EDMA3_DRV_setOptField (hEdma, ch1Id, EDMA3_DRV_OPT_FIELD_TCINTEN, 1);</li><li>result = EDMA3_DRV_setOptField (hEdma, ch2Id, EDMA3_DRV_OPT_FIELD_TCINTEN, 1);</li></ul>
<p>
<ul>
<li>Enable the transfer on channel 1.</li><li>result = EDMA3_DRV_enableTransfer (hEdma, ch1Id, EDMA3_DRV_TRIG_MODE_MANUAL);</li><li>Wait for the completion interrupt on Ch1 and then enable the transfer again for the LINK channel, to provide the required sync event.</li><li>result = EDMA3_DRV_enableTransfer (hEdma, ch1Id, EDMA3_DRV_TRIG_MODE_MANUAL);</li></ul>
<p>
<ul>
<li>Note: Enabling of transfers on channel 1 (for master and link channel) is required as many number of times as the sync events are required. For ASync mode, number of sync events=(bcnt * ccnt) and for ABSync mode, number of sync events = ccnt.</li></ul>
<p>
<ul>
<li>Use Case 3: Memory to memory transfer on any available</li><li>QDMA Channel<br>
<br>
<ul>
<li>qTcc1 = EDMA3_DRV_TCC_ANY;</li><li>qCh1Id = EDMA3_DRV_QDMA_CHANNEL_ANY;</li></ul>
</li></ul>
<p>
<ul>
<li>result = EDMA3_DRV_requestChannel (hEdma, &amp;qCh1Id, &amp;qTcc1, (EDMA3_RM_EventQueue)0, &amp;callback1, NULL);</li></ul>
<p>
<ul>
<li>Set the QDMA trigger word.</li><li>result = EDMA3_DRV_setQdmaTrigWord (hEdma, qCh1Id, EDMA3_RM_QDMA_TRIG_DST);</li><li>Note: DONOT write the destination address (trigger word) before completing the configuration as it will trigger the transfer. Also, DONOT use <a class="el" href="group__Edma3DrvTransferSetupType.html#gb4be03dc87dc50975c5ea870944dcee4" title="DMA Destination parameters setup.">EDMA3_DRV_setDestParams()</a> to set the destination address as it also sets other parameters. Use <a class="el" href="group__Edma3DrvTransferSetupOpt.html#g83bcb5bc4e319fd6e78466ab5df5c0ac" title="Set a particular PaRAM set entry of the specified PaRAM set.">EDMA3_DRV_setPaRAMEntry()</a> to set the destination address</li></ul>
<p>
<ul>
<li>result = EDMA3_DRV_setSrcParams (hEdma, qCh1Id, (unsigned int)(srcBuff1), EDMA3_DRV_ADDR_MODE_INCR, EDMA3_DRV_W8BIT);</li></ul>
<p>
<ul>
<li>Set QDMA transfer parameters (aCnt, bCnt, cCnt, bCntReload, SyncType) acnt = 256; bcnt = 1; ccnt = 1, bcntreload = 0; synctype = EDMA3_DRV_SYNC_A;</li><li>result = EDMA3_DRV_setTransferParams (hEdma, qCh1Id, acnt, bcnt, ccnt, bcntreload, synctype);</li></ul>
<p>
<ul>
<li>srcbidx = acnt; srccidx = acnt; desbidx = acnt; descidx = acnt;</li><li>result = EDMA3_DRV_setSrcIndex (hEdma, qCh1Id, srcbidx, srccidx);</li><li>result = EDMA3_DRV_setDestIndex (hEdma, qCh1Id, desbidx, descidx);</li></ul>
<p>
<ul>
<li>Enable the final completion interrupt.</li><li>result = EDMA3_DRV_setOptField (hEdma, qCh1Id, EDMA3_DRV_OPT_FIELD_TCINTEN, 1);</li></ul>
<p>
<ul>
<li>Set the Destination Addressing Mode as Increment</li><li>result = EDMA3_DRV_setOptField (hEdma, qCh1Id, EDMA3_DRV_OPT_FIELD_DAM, EDMA3_DRV_ADDR_MODE_INCR);</li></ul>
<p>
<ul>
<li>Trigger the QDMA channel by writing the destination address</li><li>result = EDMA3_DRV_setPaRAMEntry (hEdma, qCh1Id, EDMA3_DRV_PARAM_ENTRY_DST, (unsigned int)(dstBuff1));</li></ul>
<p>
<ul>
<li></li><li>Use Case 4: Linked memory to memory transfer on any available</li><li>QDMA Channel<br>
<br>
<ul>
<li>Setup for any QDMA Channel</li><li>qTcc1 = EDMA3_DRV_TCC_ANY;</li><li>qCh1Id = EDMA3_DRV_QDMA_CHANNEL_ANY;</li><li>result = EDMA3_DRV_requestChannel (hEdma, &amp;qCh1Id, &amp;qTcc1, (EDMA3_RM_EventQueue)0, &amp;callback1, NULL);</li></ul>
</li></ul>
<p>
<ul>
<li>Setup for Channel 2</li><li>qCh2Id = EDMA3_DRV_LINK_CHANNEL;</li><li>qTcc2 = EDMA3_DRV_TCC_ANY;</li><li>result = EDMA3_DRV_requestChannel (hEdma, &amp;qCh2Id, &amp;qTcc2, (EDMA3_RM_EventQueue)0, &amp;callback2, NULL);</li></ul>
<p>
<ul>
<li>result = EDMA3_DRV_setSrcParams (hEdma, qCh2Id, (unsigned int)(srcBuff2), EDMA3_DRV_ADDR_MODE_INCR, EDMA3_DRV_W8BIT);</li><li>result = EDMA3_DRV_setDestParams(hEdma, qCh2Id, (unsigned int)(dstBuff2), EDMA3_DRV_ADDR_MODE_INCR, EDMA3_DRV_W8BIT);</li></ul>
<p>
<ul>
<li>acnt = 256; bcnt = 1; ccnt = 1, bcntreload = 0; synctype = EDMA3_DRV_SYNC_A;</li><li>result = EDMA3_DRV_setTransferParams (hEdma, qCh2Id, acnt, bcnt, ccnt, BRCnt, EDMA3_DRV_SYNC_A);</li></ul>
<p>
<ul>
<li>srcbidx = acnt; srccidx = acnt; desbidx = acnt; descidx = acnt;</li><li>result = EDMA3_DRV_setSrcIndex (hEdma, qCh2Id, srcbidx, srccidx);</li><li>result = EDMA3_DRV_setDestIndex (hEdma, qCh2Id, desbidx, descidx);</li></ul>
<p>
<ul>
<li>result = EDMA3_DRV_setOptField (hEdma, qCh2Id, EDMA3_DRV_OPT_FIELD_TCINTEN, 1);</li></ul>
<p>
<ul>
<li>Make the PaRAM Set associated with qCh2Id as Static</li><li>result = EDMA3_DRV_setOptField (hEdma, qCh2Id, EDMA3_DRV_OPT_FIELD_STATIC, 1u);</li></ul>
<p>
<ul>
<li>Link both the channels</li><li>result = EDMA3_DRV_linkChannel (hEdma,qCh1Id,qCh2Id);</li></ul>
<p>
<ul>
<li>Set the QDMA trigger word.</li><li>result = EDMA3_DRV_setQdmaTrigWord (hEdma, qCh1Id, EDMA3_DRV_QDMA_TRIG_DST);</li><li>Note: DONOT write the destination address (trigger word) before completing the configuration as it'll trigger the transfer. Also, DONOT use EDMA3_DRV_setDestParams () function to set the destination address as it also sets other parameters. Use <a class="el" href="group__Edma3DrvTransferSetupOpt.html#g83bcb5bc4e319fd6e78466ab5df5c0ac" title="Set a particular PaRAM set entry of the specified PaRAM set.">EDMA3_DRV_setPaRAMEntry()</a> to set the dest address.</li></ul>
<p>
<ul>
<li>result = EDMA3_DRV_setSrcParams (hEdma, qCh1Id, (unsigned int)(srcBuff1), EDMA3_DRV_ADDR_MODE_INCR, EDMA3_DRV_W8BIT);</li></ul>
<p>
<ul>
<li>Set QDMA transfer parameters (aCnt, bCnt, cCnt, bCntReload, SyncType) acnt = 256; bcnt = 1; ccnt = 1, bcntreload = 0; synctype = EDMA3_DRV_SYNC_A;</li><li>result = EDMA3_DRV_setTransferParams (hEdma, qCh1Id, acnt, bcnt, ccnt, bcntreload, synctype);</li></ul>
<p>
<ul>
<li>srcbidx = acnt; srccidx = acnt; desbidx = acnt; descidx = acnt;</li><li>result = EDMA3_DRV_setSrcIndex (hEdma, qCh1Id, srcbidx, srccidx);</li><li>result = EDMA3_DRV_setDestIndex (hEdma, qCh1Id, desbidx, descidx);</li></ul>
<p>
<ul>
<li>result = EDMA3_DRV_setOptField (hEdma, qCh1Id, EDMA3_DRV_OPT_FIELD_TCINTEN, 1);</li></ul>
<p>
<ul>
<li>Set the Destination Addressing Mode as Increment</li><li>result = EDMA3_DRV_setOptField (hEdma, qCh1Id, EDMA3_DRV_OPT_FIELD_DAM, EDMA3_DRV_ADDR_MODE_INCR);</li></ul>
<p>
<ul>
<li>Trigger the QDMA channel by writing the destination address</li><li>result = EDMA3_DRV_setPaRAMEntry (hEdma, qCh1Id, EDMA3_DRV_PARAM_ENTRY_DST, (unsigned int)(dstBuff1));</li></ul>
<p>
Error Codes returned by the EDMA3 Driver <hr><h2>Define Documentation</h2>
<a class="anchor" name="g6b09cbce9ece5d6b43a0921a8e1cb475"></a><!-- doxytag: member="edma3_drv.h::EDMA3_DRV_E_ADDRESS_NOT_ALIGNED" ref="g6b09cbce9ece5d6b43a0921a8e1cb475" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EDMA3_DRV_E_ADDRESS_NOT_ALIGNED&nbsp;&nbsp;&nbsp;(EDMA3_DRV_E_BASE-10)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The address of the memory location passed as argument is not properly aligned. It should be 32 bytes aligned. 
<p>Referenced by <a class="el" href="edma3__drv__basic_8c_source.html#l01468">EDMA3_DRV_setDestParams()</a>, and <a class="el" href="edma3__drv__basic_8c_source.html#l01308">EDMA3_DRV_setSrcParams()</a>.</p>

</div>
</div><p>
<a class="anchor" name="g1c61cf487147fe68e224d1c123a8b9a0"></a><!-- doxytag: member="edma3_drv.h::EDMA3_DRV_E_BASE" ref="g1c61cf487147fe68e224d1c123a8b9a0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EDMA3_DRV_E_BASE&nbsp;&nbsp;&nbsp;(-128)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
EDMA3 Driver Error Codes Base define 
</div>
</div><p>
<a class="anchor" name="g64926c19c48a9ff8467aa202c466708d"></a><!-- doxytag: member="edma3_drv.h::EDMA3_DRV_E_CH_PARAM_BIND_FAIL" ref="g64926c19c48a9ff8467aa202c466708d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EDMA3_DRV_E_CH_PARAM_BIND_FAIL&nbsp;&nbsp;&nbsp;(EDMA3_DRV_E_BASE-9)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The binding of Channel and PaRAM Set failed 
<p>Referenced by <a class="el" href="edma3__drv__basic_8c_source.html#l00272">EDMA3_DRV_requestChannel()</a>.</p>

</div>
</div><p>
<a class="anchor" name="g962a29d0b4af2e62ecf27bab146ad1c5"></a><!-- doxytag: member="edma3_drv.h::EDMA3_DRV_E_DMA_CHANNEL_UNAVAIL" ref="g962a29d0b4af2e62ecf27bab146ad1c5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EDMA3_DRV_E_DMA_CHANNEL_UNAVAIL&nbsp;&nbsp;&nbsp;(EDMA3_DRV_E_BASE-4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The requested DMA Channel not available 
<p>Referenced by <a class="el" href="edma3__drv__basic_8c_source.html#l00272">EDMA3_DRV_requestChannel()</a>.</p>

</div>
</div><p>
<a class="anchor" name="g5efab7f94c820d6b7f15d9e974629fde"></a><!-- doxytag: member="edma3_drv.h::EDMA3_DRV_E_FIFO_WIDTH_NOT_SUPPORTED" ref="g5efab7f94c820d6b7f15d9e974629fde" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EDMA3_DRV_E_FIFO_WIDTH_NOT_SUPPORTED&nbsp;&nbsp;&nbsp;(EDMA3_DRV_E_BASE-14)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
FIFO width not supported by the requested TC 
<p>Referenced by <a class="el" href="edma3__drv__basic_8c_source.html#l01468">EDMA3_DRV_setDestParams()</a>, and <a class="el" href="edma3__drv__basic_8c_source.html#l01308">EDMA3_DRV_setSrcParams()</a>.</p>

</div>
</div><p>
<a class="anchor" name="g0592531d6026c0f66b68b8df995ce42a"></a><!-- doxytag: member="edma3_drv.h::EDMA3_DRV_E_INST_ALREADY_EXISTS" ref="g0592531d6026c0f66b68b8df995ce42a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EDMA3_DRV_E_INST_ALREADY_EXISTS&nbsp;&nbsp;&nbsp;(EDMA3_DRV_E_BASE-13)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
EDMA3 Driver instance already exists for the specified region 
<p>Referenced by <a class="el" href="edma3__drv__init_8c_source.html#l00410">EDMA3_DRV_open()</a>.</p>

</div>
</div><p>
<a class="anchor" name="g8bb0d23bee588175080a0e5ee8bb037c"></a><!-- doxytag: member="edma3_drv.h::EDMA3_DRV_E_INST_NOT_OPENED" ref="g8bb0d23bee588175080a0e5ee8bb037c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EDMA3_DRV_E_INST_NOT_OPENED&nbsp;&nbsp;&nbsp;(EDMA3_DRV_E_BASE-16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
EDMA3 Driver Instance does not exist, it is not opened yet 
<p>Referenced by <a class="el" href="edma3__drv__adv_8c_source.html#l02354">EDMA3_DRV_getInstHandle()</a>.</p>

</div>
</div><p>
<a class="anchor" name="g6a52829f2849eae65a02e52fbefc65f4"></a><!-- doxytag: member="edma3_drv.h::EDMA3_DRV_E_INVALID_PARAM" ref="g6a52829f2849eae65a02e52fbefc65f4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EDMA3_DRV_E_INVALID_PARAM&nbsp;&nbsp;&nbsp;(EDMA3_DRV_E_BASE-11)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Invalid Parameter passed to API 
<p>Referenced by <a class="el" href="edma3__drv__adv_8c_source.html#l00385">EDMA3_DRV_chainChannel()</a>, <a class="el" href="edma3__drv__adv_8c_source.html#l02012">EDMA3_DRV_checkAndClearTcc()</a>, <a class="el" href="edma3__drv__basic_8c_source.html#l00897">EDMA3_DRV_clearErrorBits()</a>, <a class="el" href="edma3__drv__init_8c_source.html#l00561">EDMA3_DRV_close()</a>, <a class="el" href="edma3__drv__init_8c_source.html#l00179">EDMA3_DRV_create()</a>, <a class="el" href="edma3__drv__init_8c_source.html#l00315">EDMA3_DRV_delete()</a>, <a class="el" href="edma3__drv__basic_8c_source.html#l02402">EDMA3_DRV_disableLogicalChannel()</a>, <a class="el" href="edma3__drv__basic_8c_source.html#l02219">EDMA3_DRV_disableTransfer()</a>, <a class="el" href="edma3__drv__basic_8c_source.html#l02053">EDMA3_DRV_enableTransfer()</a>, <a class="el" href="edma3__drv__basic_8c_source.html#l00718">EDMA3_DRV_freeChannel()</a>, <a class="el" href="edma3__drv__adv_8c_source.html#l01800">EDMA3_DRV_getCCRegister()</a>, <a class="el" href="edma3__drv__adv_8c_source.html#l02354">EDMA3_DRV_getInstHandle()</a>, <a class="el" href="edma3__drv__adv_8c_source.html#l01616">EDMA3_DRV_getMapChToEvtQ()</a>, <a class="el" href="edma3__drv__basic_8c_source.html#l01172">EDMA3_DRV_getOptField()</a>, <a class="el" href="edma3__drv__adv_8c_source.html#l00774">EDMA3_DRV_getPaRAM()</a>, <a class="el" href="edma3__drv__adv_8c_source.html#l00946">EDMA3_DRV_getPaRAMEntry()</a>, <a class="el" href="edma3__drv__adv_8c_source.html#l01225">EDMA3_DRV_getPaRAMField()</a>, <a class="el" href="edma3__drv__adv_8c_source.html#l02144">EDMA3_DRV_getPaRAMPhyAddr()</a>, <a class="el" href="edma3__drv__adv_8c_source.html#l02225">EDMA3_DRV_Ioctl()</a>, <a class="el" href="edma3__drv__adv_8c_source.html#l00169">EDMA3_DRV_linkChannel()</a>, <a class="el" href="edma3__drv__adv_8c_source.html#l01487">EDMA3_DRV_mapChToEvtQ()</a>, <a class="el" href="edma3__drv__init_8c_source.html#l00410">EDMA3_DRV_open()</a>, <a class="el" href="edma3__drv__basic_8c_source.html#l00272">EDMA3_DRV_requestChannel()</a>, <a class="el" href="edma3__drv__adv_8c_source.html#l01711">EDMA3_DRV_setCCRegister()</a>, <a class="el" href="edma3__drv__basic_8c_source.html#l01764">EDMA3_DRV_setDestIndex()</a>, <a class="el" href="edma3__drv__basic_8c_source.html#l01468">EDMA3_DRV_setDestParams()</a>, <a class="el" href="edma3__drv__adv_8c_source.html#l01379">EDMA3_DRV_setEvtQPriority()</a>, <a class="el" href="edma3__drv__basic_8c_source.html#l01020">EDMA3_DRV_setOptField()</a>, <a class="el" href="edma3__drv__adv_8c_source.html#l00693">EDMA3_DRV_setPaRAM()</a>, <a class="el" href="edma3__drv__adv_8c_source.html#l00864">EDMA3_DRV_setPaRAMEntry()</a>, <a class="el" href="edma3__drv__adv_8c_source.html#l01038">EDMA3_DRV_setPaRAMField()</a>, <a class="el" href="edma3__drv__adv_8c_source.html#l00612">EDMA3_DRV_setQdmaTrigWord()</a>, <a class="el" href="edma3__drv__basic_8c_source.html#l01634">EDMA3_DRV_setSrcIndex()</a>, <a class="el" href="edma3__drv__basic_8c_source.html#l01308">EDMA3_DRV_setSrcParams()</a>, <a class="el" href="edma3__drv__basic_8c_source.html#l01920">EDMA3_DRV_setTransferParams()</a>, <a class="el" href="edma3__drv__adv_8c_source.html#l00521">EDMA3_DRV_unchainChannel()</a>, <a class="el" href="edma3__drv__adv_8c_source.html#l00286">EDMA3_DRV_unlinkChannel()</a>, and <a class="el" href="edma3__drv__adv_8c_source.html#l01882">EDMA3_DRV_waitAndClearTcc()</a>.</p>

</div>
</div><p>
<a class="anchor" name="gd8e918ccf5e108e48762ce6d07abc3bd"></a><!-- doxytag: member="edma3_drv.h::EDMA3_DRV_E_INVALID_STATE" ref="gd8e918ccf5e108e48762ce6d07abc3bd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EDMA3_DRV_E_INVALID_STATE&nbsp;&nbsp;&nbsp;(EDMA3_DRV_E_BASE-12)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Invalid State of EDMA3 HW Obj 
<p>Referenced by <a class="el" href="edma3__drv__init_8c_source.html#l00315">EDMA3_DRV_delete()</a>, and <a class="el" href="edma3__drv__init_8c_source.html#l00410">EDMA3_DRV_open()</a>.</p>

</div>
</div><p>
<a class="anchor" name="g571264a50142765bf93790095a628262"></a><!-- doxytag: member="edma3_drv.h::EDMA3_DRV_E_OBJ_NOT_CLOSED" ref="g571264a50142765bf93790095a628262" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EDMA3_DRV_E_OBJ_NOT_CLOSED&nbsp;&nbsp;&nbsp;(EDMA3_DRV_E_BASE-1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
EDMA3 Driver Object Not Closed yet. So it cannot be deleted. 
<p>Referenced by <a class="el" href="edma3__drv__init_8c_source.html#l00315">EDMA3_DRV_delete()</a>.</p>

</div>
</div><p>
<a class="anchor" name="g2108add0c34a15aae6431e3770ab42dd"></a><!-- doxytag: member="edma3_drv.h::EDMA3_DRV_E_OBJ_NOT_DELETED" ref="g2108add0c34a15aae6431e3770ab42dd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EDMA3_DRV_E_OBJ_NOT_DELETED&nbsp;&nbsp;&nbsp;(EDMA3_DRV_E_BASE)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
EDMA3 Driver Object Not Deleted yet. So it cannot be created. 
<p>Referenced by <a class="el" href="edma3__drv__init_8c_source.html#l00179">EDMA3_DRV_create()</a>.</p>

</div>
</div><p>
<a class="anchor" name="gaa89161057219a701a298204ac3cd827"></a><!-- doxytag: member="edma3_drv.h::EDMA3_DRV_E_OBJ_NOT_OPENED" ref="gaa89161057219a701a298204ac3cd827" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EDMA3_DRV_E_OBJ_NOT_OPENED&nbsp;&nbsp;&nbsp;(EDMA3_DRV_E_BASE-2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
EDMA3 Driver Object Not Opened yet So it cannot be closed. 
<p>Referenced by <a class="el" href="edma3__drv__init_8c_source.html#l00561">EDMA3_DRV_close()</a>.</p>

</div>
</div><p>
<a class="anchor" name="g6dca1e3db587cd849bec8d25cc7949c3"></a><!-- doxytag: member="edma3_drv.h::EDMA3_DRV_E_PARAM_SET_UNAVAIL" ref="g6dca1e3db587cd849bec8d25cc7949c3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EDMA3_DRV_E_PARAM_SET_UNAVAIL&nbsp;&nbsp;&nbsp;(EDMA3_DRV_E_BASE-6)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The requested PaRAM Set not available 
</div>
</div><p>
<a class="anchor" name="g2d8b8e068288390cb892d66f8634e4e9"></a><!-- doxytag: member="edma3_drv.h::EDMA3_DRV_E_QDMA_CHANNEL_UNAVAIL" ref="g2d8b8e068288390cb892d66f8634e4e9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EDMA3_DRV_E_QDMA_CHANNEL_UNAVAIL&nbsp;&nbsp;&nbsp;(EDMA3_DRV_E_BASE-5)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The requested QDMA Channel not available 
<p>Referenced by <a class="el" href="edma3__drv__basic_8c_source.html#l00272">EDMA3_DRV_requestChannel()</a>.</p>

</div>
</div><p>
<a class="anchor" name="g7e5b89ad3e356f24adf2ce48a550d96c"></a><!-- doxytag: member="edma3_drv.h::EDMA3_DRV_E_RM_CLOSE_FAIL" ref="g7e5b89ad3e356f24adf2ce48a550d96c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EDMA3_DRV_E_RM_CLOSE_FAIL&nbsp;&nbsp;&nbsp;(EDMA3_DRV_E_BASE-3)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
While closing EDMA3 Driver, Resource Manager Close Failed. 
<p>Referenced by <a class="el" href="edma3__drv__init_8c_source.html#l00561">EDMA3_DRV_close()</a>.</p>

</div>
</div><p>
<a class="anchor" name="g71414464e3ad2e83a022c11d61b5160d"></a><!-- doxytag: member="edma3_drv.h::EDMA3_DRV_E_SEMAPHORE" ref="g71414464e3ad2e83a022c11d61b5160d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EDMA3_DRV_E_SEMAPHORE&nbsp;&nbsp;&nbsp;(EDMA3_DRV_E_BASE-15)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Semaphore related error 
</div>
</div><p>
<a class="anchor" name="g3a23afbe20784bfbb37df06110d6df47"></a><!-- doxytag: member="edma3_drv.h::EDMA3_DRV_E_TCC_REGISTER_FAIL" ref="g3a23afbe20784bfbb37df06110d6df47" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EDMA3_DRV_E_TCC_REGISTER_FAIL&nbsp;&nbsp;&nbsp;(EDMA3_DRV_E_BASE-8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The registration of TCC failed 
<p>Referenced by <a class="el" href="edma3__drv__basic_8c_source.html#l00272">EDMA3_DRV_requestChannel()</a>.</p>

</div>
</div><p>
<a class="anchor" name="ga2d5c5345b0d44d9d3f066168f25cc0a"></a><!-- doxytag: member="edma3_drv.h::EDMA3_DRV_E_TCC_UNAVAIL" ref="ga2d5c5345b0d44d9d3f066168f25cc0a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EDMA3_DRV_E_TCC_UNAVAIL&nbsp;&nbsp;&nbsp;(EDMA3_DRV_E_BASE-7)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The requested TCC not available 
<p>Referenced by <a class="el" href="edma3__drv__basic_8c_source.html#l00272">EDMA3_DRV_requestChannel()</a>.</p>

</div>
</div><p>
</div>
<hr size="1"><address style="text-align: right;"><small>Generated on Tue Jul 7 19:18:47 2009 for EDMA3 Driver by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.5.9 </small></address>
</body>
</html>
