$date
	Sun Jul  6 22:47:37 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module BCD_tb $end
$scope module uut $end
$var wire 1 ! clk $end
$var wire 5 " num [4:0] $end
$var reg 4 # BCD [3:0] $end
$var reg 1 $ algo $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
bx #
b1111 "
0!
$end
#5000
1$
b101 #
1!
#10000
0!
#15000
0$
b1 #
1!
#20000
0!
#25000
1$
b101 #
1!
#30000
0!
#35000
0$
b1 #
1!
#40000
0!
#45000
1$
b101 #
1!
#50000
0!
