// Seed: 4021358116
module module_0 (
    input wor  id_0,
    input wand id_1,
    input tri  id_2
);
  assign id_4[1] = id_0;
endmodule
module module_1 (
    input wor id_0,
    input supply0 id_1,
    output logic id_2,
    input tri0 id_3,
    input tri1 id_4,
    output tri0 id_5,
    output wire id_6,
    input wire id_7,
    output wor id_8
);
  wire id_10;
  module_0(
      id_1, id_0, id_4
  );
  wire id_11, id_12;
  wire id_13;
  reg  id_14 = 1;
  always #1 id_2 <= id_14;
endmodule
