reg_siso,/,D:/RTL_FPGA/SD2/VERILOG/aula5-reg_lr/reg_siso_N.v
reg_siso_M,/,D:/RTL_FPGA/SD2/VERILOG/aula5-reg_lr/reg_siso_M.v
