Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Mar 30 12:13:14 2023
| Host         : WK142 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file GPIO_demo_control_sets_placed.rpt
| Design       : GPIO_demo
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    13 |
|    Minimum number of control sets                        |    13 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    27 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    13 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     2 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              15 |           11 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              96 |           26 |
| Yes          | No                    | No                     |              14 |            7 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              72 |           23 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------+-------------------------------+-----------------------------------------------+------------------+----------------+--------------+
|       Clock Signal      |         Enable Signal         |                Set/Reset Signal               | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------+-------------------------------+-----------------------------------------------+------------------+----------------+--------------+
|  inst_clk/inst/clk_out1 |                               | sendStr[7][0]                                 |                2 |              6 |         3.00 |
|  inst_clk/inst/clk_out1 |                               | RGB_Core1/windowcount[5]_i_1_n_0              |                2 |              6 |         3.00 |
|  inst_clk/inst/clk_out1 | uartData                      |                                               |                5 |              7 |         1.40 |
|  inst_clk/inst/clk_out1 | uartSend                      |                                               |                2 |              7 |         3.50 |
|  inst_clk/inst/clk_out1 | RGB_Core1/valcount[8]_i_2_n_0 | RGB_Core1/valcount                            |                6 |              9 |         1.50 |
|  inst_clk/inst/clk_out1 |                               | Inst_UART_TX_CTRL/bitTmr[0]_i_1_n_0           |                4 |             14 |         3.50 |
|  inst_clk/inst/clk_out1 |                               |                                               |               11 |             15 |         1.36 |
|  inst_clk/inst/clk_out1 |                               | Inst_btn_debounce/sig_cntrs_ary[0][0]_i_1_n_0 |                4 |             16 |         4.00 |
|  inst_clk/inst/clk_out1 |                               | Inst_btn_debounce/sig_cntrs_ary[1][0]_i_1_n_0 |                4 |             16 |         4.00 |
|  inst_clk/inst/clk_out1 |                               | reset_cntr0                                   |                5 |             18 |         3.60 |
|  inst_clk/inst/clk_out1 |                               | RGB_Core1/deltacount[0]_i_1_n_0               |                5 |             20 |         4.00 |
|  inst_clk/inst/clk_out1 | uartData                      | strIndex0                                     |                8 |             31 |         3.88 |
|  inst_clk/inst/clk_out1 | Inst_UART_TX_CTRL/txBit       | Inst_UART_TX_CTRL/READY                       |                9 |             32 |         3.56 |
+-------------------------+-------------------------------+-----------------------------------------------+------------------+----------------+--------------+


