{"Source Block": ["oh/src/common/hdl/oh_clockdiv.v@75:91@HdlStmProcess", "       \n   //###########################################\n   //# CLKOUT0\n   //###########################################\n\n   always @ (posedge clk or negedge nreset)\n     if(!nreset)\n       clkout0_reg <= 1'b0;      \n     else if(clkrise0)\n       clkout0_reg <= 1'b1;\n     else if(clkfall0)\n       clkout0_reg <= 1'b0;\n\n   //bypass divider on \"divide by 1\"\n   //TODO: Fix clock glitch!\n   assign clkout0 = (clkdiv[7:0]==8'd0) ? clk :        // bypass\n\t\t                          clkout0_reg; // all others\n"], "Clone Blocks": [], "Diff Content": {"Delete": [], "Add": [[86, "   assign clk0_sel[1] =  (clkdiv[7:0]==8'd0);   // not implemented\n"], [86, "   assign clk0_sel[0] = ~(clkdiv[7:0]==8'd0);\n"]]}}