<!-- HTML header for doxygen 1.8.12-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>XeThru Embedded Platform - XEP: src/hal/x4m0x_s70/libraries/libchip/include/cmsis/CMSIS/Include/core_sc000.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
  <div id="top"><!-- do not remove this div, it is closed by doxygen! -->
    <!-- Platform title -->
    <div class="page-title-bar container-fluid">
      <div id="projectalign" class="row">
        <div id="projectname" class="col-sm-12">XeThru Embedded Platform - XEP
          &#160;<span id="projectnumber">3.4.7</span>
        </div>
        <div id="projectbrief" class="col-sm-12">Embedded platform for XeThru firmware products</div>
      </div>
    </div>
    <div class="topbar">
      <div class="container">
        <div id="titlearea">
          <div class="xethru-logo">
            <img src="xethru-logo_220x55HD.png" alt="Novelda XeThru web site" id="logo-image" />
          </div>
        </div>
        <!-- end header part -->
        <!-- Generated by Doxygen 1.8.12 -->
        <!--BEGIN MAIN-NAV AND SEARCHENGINE-->
        <div id="main-nav"></div>
        <!--END MAIN-NAV AND SEARCHENGINE-->
      </div>
    </div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.xhtml">src</a></li><li class="navelem"><a class="el" href="dir_4ce6a7f885e2866a554ba9e7335035f1.xhtml">hal</a></li><li class="navelem"><a class="el" href="dir_9dc4d255e566c48428ae1788dff8c9e9.xhtml">x4m0x_s70</a></li><li class="navelem"><a class="el" href="dir_75c70effab526b28e035b6c6a3220eb7.xhtml">libraries</a></li><li class="navelem"><a class="el" href="dir_a75a6fe80fd9120ba7dd67a0b33a7bc9.xhtml">libchip</a></li><li class="navelem"><a class="el" href="dir_66d505d01f5149f3674faaa78d4997d4.xhtml">include</a></li><li class="navelem"><a class="el" href="dir_74e208acb2b5db593baf5455224ab674.xhtml">cmsis</a></li><li class="navelem"><a class="el" href="dir_fd2588db4c2c5affdf1bbcee370aa10f.xhtml">CMSIS</a></li><li class="navelem"><a class="el" href="dir_b736d58476c43830a264712b5920737c.xhtml">Include</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">core_sc000.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="core__sc000_8h.xhtml">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/**************************************************************************/</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">/* Copyright (c) 2009 - 2015 ARM LIMITED</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">   All rights reserved.</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">   Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">   modification, are permitted provided that the following conditions are met:</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">   - Redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">     notice, this list of conditions and the following disclaimer.</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">   - Redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">     notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">     documentation and/or other materials provided with the distribution.</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">   - Neither the name of ARM nor the names of its contributors may be used</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">     to endorse or promote products derived from this software without</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">     specific prior written permission.</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">   *</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">   THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">   AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">   IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">   ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">   LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">   CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">   SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">   INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">   CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">   ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">   POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">   ---------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#if   defined ( __ICCARM__ )</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor"> #pragma system_include         </span><span class="comment">/* treat file as system include file for MISRA check */</span><span class="preprocessor"></span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#elif (__ARMCC_VERSION &gt;= 6010050)</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">  #pragma clang system_header   </span><span class="comment">/* treat file as system include file */</span><span class="preprocessor"></span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#ifndef __CORE_SC000_H_GENERIC</span></div><div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="core__sc000_8h.xhtml#a8d4bcdd595ecb80166aaf288c1b37345">   42</a></span>&#160;<span class="preprocessor">#define __CORE_SC000_H_GENERIC</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160; <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment"> *                 CMSIS definitions</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">/*  CMSIS SC000 definitions */</span></div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="core__sc000_8h.xhtml#a9cca46bbd181abedd1cd6e84ef0b3cf4">   72</a></span>&#160;<span class="preprocessor">#define __SC000_CMSIS_VERSION_MAIN  (0x04U)                                    </span></div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="core__sc000_8h.xhtml#af4db9bbe5ff5726d8a8c388e52d5685d">   73</a></span>&#160;<span class="preprocessor">#define __SC000_CMSIS_VERSION_SUB   (0x14U)                                    </span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="core__sc000_8h.xhtml#a794ed22b926ab39924705178f2441270">   74</a></span>&#160;<span class="preprocessor">#define __SC000_CMSIS_VERSION       ((__SC000_CMSIS_VERSION_MAIN &lt;&lt; 16U) | \</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">                                      __SC000_CMSIS_VERSION_SUB           )    </span></div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="core__sc000_8h.xhtml#aeaaf66c86e5ae02a0e1fe542cb7f4d8c">   77</a></span>&#160;<span class="preprocessor">#define __CORTEX_SC                 (000U)                                     </span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#if   defined ( __CC_ARM )</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">  #define __ASM            __asm                                      </span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">  #define __INLINE         __inline                                   </span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">  #define __STATIC_INLINE  static __inline</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">#elif defined ( __GNUC__ )</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">  #define __ASM            __asm                                      </span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor">  #define __INLINE         inline                                     </span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">  #define __STATIC_INLINE  static inline</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor">#elif defined ( __ICCARM__ )</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">  #define __ASM            __asm                                      </span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">  #define __INLINE         inline                                     </span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor">  #define __STATIC_INLINE  static inline</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">#elif defined ( __TMS470__ )</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">  #define __ASM            __asm                                      </span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor">  #define __STATIC_INLINE  static inline</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor">#elif defined ( __TASKING__ )</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">  #define __ASM            __asm                                      </span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor">  #define __INLINE         inline                                     </span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor">  #define __STATIC_INLINE  static inline</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">#elif defined ( __CSMC__ )</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor">  #define __packed</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor">  #define __ASM            _asm                                      </span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">  #define __INLINE         inline                                    </span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">  #define __STATIC_INLINE  static inline</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor">#elif (__ARMCC_VERSION &gt;= 6010050)</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">  #define __ASM            __asm                                      </span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">  #define __INLINE         __inline                                   </span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor">  #define __STATIC_INLINE  static __inline</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">  #error Unknown compiler</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;</div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="core__sc000_8h.xhtml#aa167d0f532a7c2b2e3a6395db2fa0776">  122</a></span>&#160;<span class="preprocessor">#define __FPU_USED       0U</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">#if defined ( __CC_ARM )</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">  #if defined __TARGET_FPU_VFP</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor">    #error &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor">  #endif</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor">#elif defined ( __GNUC__ )</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">  #if defined (__VFP_FP__) &amp;&amp; !defined(__SOFTFP__)</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor">    #error &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">  #endif</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">#elif defined ( __ICCARM__ )</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">  #if defined __ARMVFP__</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">    #error &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor">  #endif</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor">#elif defined ( __TMS470__ )</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor">  #if defined __TI_VFP_SUPPORT__</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor">    #error &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">  #endif</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor">#elif defined ( __TASKING__ )</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">  #if defined __FPU_VFP__</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor">    #error &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor">  #endif</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor">#elif defined ( __CSMC__ )</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor">  #if ( __CSMC__ &amp; 0x400U)</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor">    #error &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">  #endif</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">#elif (__ARMCC_VERSION &gt;= 6010050)</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor">  #if defined __ARM_PCS_VFP</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor">    #error &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor">  #endif</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="core__cm_instr_8h.xhtml">core_cmInstr.h</a>&quot;</span>                <span class="comment">/* Core Instruction Access */</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="core__cm_func_8h.xhtml">core_cmFunc.h</a>&quot;</span>                 <span class="comment">/* Core Function Access */</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;}</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __CORE_SC000_H_GENERIC */</span><span class="preprocessor"></span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor">#ifndef __CMSIS_GENERIC</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor">#ifndef __CORE_SC000_H_DEPENDANT</span></div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="core__sc000_8h.xhtml#abc438394ed790c96e51ecad0759f6b25">  173</a></span>&#160;<span class="preprocessor">#define __CORE_SC000_H_DEPENDANT</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160; <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="comment">/* check device defines and use defaults */</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor">#if defined __CHECK_DEVICE_DEFINES</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor">  #ifndef __SC000_REV</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor">    #define __SC000_REV             0x0000U</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor">    #warning &quot;__SC000_REV not defined in device header file; using default!&quot;</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor">  #endif</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor">  #ifndef __MPU_PRESENT</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor">    #define __MPU_PRESENT             0U</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor">    #warning &quot;__MPU_PRESENT not defined in device header file; using default!&quot;</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor">  #endif</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor">  #ifndef __NVIC_PRIO_BITS</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor">    #define __NVIC_PRIO_BITS          2U</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor">    #warning &quot;__NVIC_PRIO_BITS not defined in device header file; using default!&quot;</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor">  #endif</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor">  #ifndef __Vendor_SysTickConfig</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor">    #define __Vendor_SysTickConfig    0U</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor">    #warning &quot;__Vendor_SysTickConfig not defined in device header file; using default!&quot;</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor">  #endif</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="comment">/* IO definitions (access restrictions to peripheral registers) */</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor">  #define   __I     volatile             </span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="core__sc000_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">  213</a></span>&#160;<span class="preprocessor">  #define   __I     volatile const       </span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="core__sc000_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">  215</a></span>&#160;<span class="preprocessor">#define     __O     volatile             </span></div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="core__sc000_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">  216</a></span>&#160;<span class="preprocessor">#define     __IO    volatile             </span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor"></span><span class="comment">/* following defines should be used for structure members */</span><span class="preprocessor"></span></div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="core__sc000_8h.xhtml#a4cc1649793116d7c2d8afce7a4ffce43">  219</a></span>&#160;<span class="preprocessor">#define     __IM     volatile const      </span></div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="core__sc000_8h.xhtml#a0ea2009ed8fd9ef35b48708280fdb758">  220</a></span>&#160;<span class="preprocessor">#define     __OM     volatile            </span></div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="core__sc000_8h.xhtml#ab6caba5853a60a17e8e04499b52bf691">  221</a></span>&#160;<span class="preprocessor">#define     __IOM    volatile            </span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor"></span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="comment"> *                 Register Abstraction</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="comment">  Core Register contain:</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="comment">  - Core Register</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="comment">  - Core NVIC Register</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="comment">  - Core SCB Register</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="comment">  - Core SysTick Register</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="comment">  - Core MPU Register</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="comment"> ******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;{</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;  <span class="keyword">struct</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;  {</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;    uint32_t _reserved0:28;              </div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;    uint32_t V:1;                        </div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;    uint32_t C:1;                        </div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;    uint32_t Z:1;                        </div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;    uint32_t N:1;                        </div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;  } b;                                   </div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;  uint32_t w;                            </div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;} <a class="code" href="union_a_p_s_r___type.xhtml">APSR_Type</a>;</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="comment">/* APSR Register Definitions */</span></div><div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.xhtml#gac469528d210043c7bd3f12f0e6824766">  262</a></span>&#160;<span class="preprocessor">#define APSR_N_Pos                         31U                                            </span></div><div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.xhtml#gadbc2cf55a026f661b53fadfcf822cef1">  263</a></span>&#160;<span class="preprocessor">#define APSR_N_Msk                         (1UL &lt;&lt; APSR_N_Pos)                            </span></div><div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.xhtml#ga3661286d108b1aca308d7445685eae3a">  265</a></span>&#160;<span class="preprocessor">#define APSR_Z_Pos                         30U                                            </span></div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.xhtml#ga1deb4d1aa72bb83d1f79329406f15711">  266</a></span>&#160;<span class="preprocessor">#define APSR_Z_Msk                         (1UL &lt;&lt; APSR_Z_Pos)                            </span></div><div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.xhtml#ga6cf72aa6f09a168f9e5beda1a4a887b9">  268</a></span>&#160;<span class="preprocessor">#define APSR_C_Pos                         29U                                            </span></div><div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.xhtml#ga6d47803fbad455bc10bd1ce59f2f335d">  269</a></span>&#160;<span class="preprocessor">#define APSR_C_Msk                         (1UL &lt;&lt; APSR_C_Pos)                            </span></div><div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.xhtml#gac62830f67679ccd11658c4172c3e6ea7">  271</a></span>&#160;<span class="preprocessor">#define APSR_V_Pos                         28U                                            </span></div><div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.xhtml#ga33305d6701356bff6890b315fe8b5489">  272</a></span>&#160;<span class="preprocessor">#define APSR_V_Msk                         (1UL &lt;&lt; APSR_V_Pos)                            </span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="preprocessor">typedef union</span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;{</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;  <span class="keyword">struct</span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;  {</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;    uint32_t ISR:9;                      </div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;    uint32_t _reserved0:23;              </div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;  } b;                                   </div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;  uint32_t w;                            </div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;} <a class="code" href="union_i_p_s_r___type.xhtml">IPSR_Type</a>;</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="comment">/* IPSR Register Definitions */</span></div><div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.xhtml#ga0e34027584d02c43811ae908a5ca9adf">  288</a></span>&#160;<span class="preprocessor">#define IPSR_ISR_Pos                        0U                                            </span></div><div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.xhtml#gaf013a4579a64d1f21f56ea9f1b33ab56">  289</a></span>&#160;<span class="preprocessor">#define IPSR_ISR_Msk                       (0x1FFUL </span><span class="comment">/*&lt;&lt; IPSR_ISR_Pos*/</span><span class="preprocessor">)                  </span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="preprocessor">typedef union</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;{</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;  <span class="keyword">struct</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;  {</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;    uint32_t ISR:9;                      </div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;    uint32_t _reserved0:15;              </div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;    uint32_t T:1;                        </div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;    uint32_t _reserved1:3;               </div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;    uint32_t V:1;                        </div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;    uint32_t C:1;                        </div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;    uint32_t Z:1;                        </div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;    uint32_t N:1;                        </div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;  } b;                                   </div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;  uint32_t w;                            </div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;} <a class="code" href="unionx_p_s_r___type.xhtml">xPSR_Type</a>;</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="comment">/* xPSR Register Definitions */</span></div><div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.xhtml#ga031eb1b8ebcdb3d602d0b9f2ec82a7ae">  311</a></span>&#160;<span class="preprocessor">#define xPSR_N_Pos                         31U                                            </span></div><div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.xhtml#gaf600f4ff41b62cf2f3b0a59b6d2e93d6">  312</a></span>&#160;<span class="preprocessor">#define xPSR_N_Msk                         (1UL &lt;&lt; xPSR_N_Pos)                            </span></div><div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.xhtml#ga5869dd608eea73c80f0567d781d2230b">  314</a></span>&#160;<span class="preprocessor">#define xPSR_Z_Pos                         30U                                            </span></div><div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.xhtml#ga907599209fba99f579778e662021c4f2">  315</a></span>&#160;<span class="preprocessor">#define xPSR_Z_Msk                         (1UL &lt;&lt; xPSR_Z_Pos)                            </span></div><div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.xhtml#ga14adb79b91f6634b351a1b57394e2db6">  317</a></span>&#160;<span class="preprocessor">#define xPSR_C_Pos                         29U                                            </span></div><div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.xhtml#ga21e2497255d380f956ca0f48d11d0775">  318</a></span>&#160;<span class="preprocessor">#define xPSR_C_Msk                         (1UL &lt;&lt; xPSR_C_Pos)                            </span></div><div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.xhtml#gae0cfbb394490db402623d97e6a979e00">  320</a></span>&#160;<span class="preprocessor">#define xPSR_V_Pos                         28U                                            </span></div><div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.xhtml#gab07f94ed3b6ee695f5af719dc27995c2">  321</a></span>&#160;<span class="preprocessor">#define xPSR_V_Msk                         (1UL &lt;&lt; xPSR_V_Pos)                            </span></div><div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.xhtml#ga98d801da9a49cda944f52aeae104dd38">  323</a></span>&#160;<span class="preprocessor">#define xPSR_T_Pos                         24U                                            </span></div><div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.xhtml#ga30ae2111816e82d47636a8d4577eb6ee">  324</a></span>&#160;<span class="preprocessor">#define xPSR_T_Msk                         (1UL &lt;&lt; xPSR_T_Pos)                            </span></div><div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.xhtml#ga21bff245fb1aef9683f693d9d7bb2233">  326</a></span>&#160;<span class="preprocessor">#define xPSR_ISR_Pos                        0U                                            </span></div><div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.xhtml#gadf8eed87e0081dfe1ef1c78a0ea91afd">  327</a></span>&#160;<span class="preprocessor">#define xPSR_ISR_Msk                       (0x1FFUL </span><span class="comment">/*&lt;&lt; xPSR_ISR_Pos*/</span><span class="preprocessor">)                  </span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="preprocessor">typedef union</span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;{</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;  <span class="keyword">struct</span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;  {</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;    uint32_t _reserved0:1;               </div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;    uint32_t SPSEL:1;                    </div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;    uint32_t _reserved1:30;              </div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;  } b;                                   </div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;  uint32_t w;                            </div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;} <a class="code" href="union_c_o_n_t_r_o_l___type.xhtml">CONTROL_Type</a>;</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="comment">/* CONTROL Register Definitions */</span></div><div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.xhtml#ga07eafc53e609895342c6a530e9d01310">  344</a></span>&#160;<span class="preprocessor">#define CONTROL_SPSEL_Pos                   1U                                            </span></div><div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.xhtml#ga70b29840969b06909da21369b0b05b53">  345</a></span>&#160;<span class="preprocessor">#define CONTROL_SPSEL_Msk                  (1UL &lt;&lt; CONTROL_SPSEL_Pos)                     </span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="preprocessor"></span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="preprocessor">typedef struct</span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;{</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;  <a class="code" href="core__sc000_8h.xhtml#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ISER[1U];               </div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;        uint32_t RESERVED0[31U];</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;  <a class="code" href="core__sc000_8h.xhtml#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ICER[1U];               </div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;        uint32_t RSERVED1[31U];</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;  <a class="code" href="core__sc000_8h.xhtml#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ISPR[1U];               </div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;        uint32_t RESERVED2[31U];</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;  <a class="code" href="core__sc000_8h.xhtml#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ICPR[1U];               </div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;        uint32_t RESERVED3[31U];</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;        uint32_t RESERVED4[64U];</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;  <a class="code" href="core__sc000_8h.xhtml#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IP[8U];                 </div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;}  <a class="code" href="struct_n_v_i_c___type.xhtml">NVIC_Type</a>;</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;{</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;  <a class="code" href="core__sc000_8h.xhtml#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t CPUID;                  </div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;  <a class="code" href="core__sc000_8h.xhtml#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ICSR;                   </div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;  <a class="code" href="core__sc000_8h.xhtml#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t VTOR;                   </div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;  <a class="code" href="core__sc000_8h.xhtml#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t AIRCR;                  </div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;  <a class="code" href="core__sc000_8h.xhtml#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SCR;                    </div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;  <a class="code" href="core__sc000_8h.xhtml#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CCR;                    </div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;        uint32_t RESERVED0[1U];</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;  <a class="code" href="core__sc000_8h.xhtml#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SHP[2U];                </div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;  <a class="code" href="core__sc000_8h.xhtml#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SHCSR;                  </div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;        uint32_t RESERVED1[154U];</div><div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="struct_s_c_b___type.xhtml#a82273352d2e8c7a28a7b7cbdfc3d6a75">  395</a></span>&#160;  <a class="code" href="core__sc000_8h.xhtml#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="struct_s_c_b___type.xhtml#a82273352d2e8c7a28a7b7cbdfc3d6a75">SFCR</a>;                   </div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;} <a class="code" href="struct_s_c_b___type.xhtml">SCB_Type</a>;</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="comment">/* SCB CPUID Register Definitions */</span></div><div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.xhtml#ga58686b88f94f789d4e6f429fe1ff58cf">  399</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_IMPLEMENTER_Pos          24U                                            </span></div><div class="line"><a name="l00400"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.xhtml#ga0932b31faafd47656a03ced75a31d99b">  400</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL &lt;&lt; SCB_CPUID_IMPLEMENTER_Pos)          </span></div><div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.xhtml#ga104462bd0815391b4044a70bd15d3a71">  402</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_VARIANT_Pos              20U                                            </span></div><div class="line"><a name="l00403"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.xhtml#gad358dfbd04300afc1824329d128b99e8">  403</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_VARIANT_Msk              (0xFUL &lt;&lt; SCB_CPUID_VARIANT_Pos)               </span></div><div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.xhtml#gaf8b3236b08fb8e840efb682645fb0e98">  405</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_ARCHITECTURE_Pos         16U                                            </span></div><div class="line"><a name="l00406"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.xhtml#gafae4a1f27a927338ae9dc51a0e146213">  406</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL &lt;&lt; SCB_CPUID_ARCHITECTURE_Pos)          </span></div><div class="line"><a name="l00408"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.xhtml#ga705f68eaa9afb042ca2407dc4e4629ac">  408</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_PARTNO_Pos                4U                                            </span></div><div class="line"><a name="l00409"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.xhtml#ga98e581423ca016680c238c469aba546d">  409</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_PARTNO_Msk               (0xFFFUL &lt;&lt; SCB_CPUID_PARTNO_Pos)              </span></div><div class="line"><a name="l00411"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.xhtml#ga3c3d9071e574de11fb27ba57034838b1">  411</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_REVISION_Pos              0U                                            </span></div><div class="line"><a name="l00412"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.xhtml#ga2ec0448b6483f77e7f5d08b4b81d85df">  412</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_REVISION_Msk             (0xFUL </span><span class="comment">/*&lt;&lt; SCB_CPUID_REVISION_Pos*/</span><span class="preprocessor">)          </span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="preprocessor"></span><span class="comment">/* SCB Interrupt Control State Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00415"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.xhtml#ga750d4b52624a46d71356db4ea769573b">  415</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_NMIPENDSET_Pos            31U                                            </span></div><div class="line"><a name="l00416"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.xhtml#ga340e3f79e9c3607dee9f2c048b6b22e8">  416</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_NMIPENDSET_Msk            (1UL &lt;&lt; SCB_ICSR_NMIPENDSET_Pos)               </span></div><div class="line"><a name="l00418"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.xhtml#gab5ded23d2ab1d5ff7cc7ce746205e9fe">  418</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSVSET_Pos             28U                                            </span></div><div class="line"><a name="l00419"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.xhtml#ga1e40d93efb402763c8c00ddcc56724ff">  419</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSVSET_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSVSET_Pos)                </span></div><div class="line"><a name="l00421"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.xhtml#gae218d9022288f89faf57187c4d542ecd">  421</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSVCLR_Pos             27U                                            </span></div><div class="line"><a name="l00422"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.xhtml#ga4a901ace381d3c1c74ac82b22fae2e1e">  422</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSVCLR_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSVCLR_Pos)                </span></div><div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.xhtml#ga9dbb3358c6167c9c3f85661b90fb2794">  424</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSTSET_Pos             26U                                            </span></div><div class="line"><a name="l00425"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.xhtml#ga7325b61ea0ec323ef2d5c893b112e546">  425</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSTSET_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSTSET_Pos)                </span></div><div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.xhtml#gadbe25e4b333ece1341beb1a740168fdc">  427</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSTCLR_Pos             25U                                            </span></div><div class="line"><a name="l00428"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.xhtml#gab241827d2a793269d8cd99b9b28c2157">  428</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSTCLR_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSTCLR_Pos)                </span></div><div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.xhtml#ga11cb5b1f9ce167b81f31787a77e575df">  430</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_ISRPREEMPT_Pos            23U                                            </span></div><div class="line"><a name="l00431"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.xhtml#gaa966600396290808d596fe96e92ca2b5">  431</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_ISRPREEMPT_Msk            (1UL &lt;&lt; SCB_ICSR_ISRPREEMPT_Pos)               </span></div><div class="line"><a name="l00433"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.xhtml#ga10749d92b9b744094b845c2eb46d4319">  433</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_ISRPENDING_Pos            22U                                            </span></div><div class="line"><a name="l00434"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.xhtml#ga056d74fd538e5d36d3be1f28d399c877">  434</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_ISRPENDING_Msk            (1UL &lt;&lt; SCB_ICSR_ISRPENDING_Pos)               </span></div><div class="line"><a name="l00436"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.xhtml#gada60c92bf88d6fd21a8f49efa4a127b8">  436</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_VECTPENDING_Pos           12U                                            </span></div><div class="line"><a name="l00437"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.xhtml#gacb6992e7c7ddc27a370f62878a21ef72">  437</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL &lt;&lt; SCB_ICSR_VECTPENDING_Pos)          </span></div><div class="line"><a name="l00439"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.xhtml#gae4f602c7c5c895d5fb687b71b0979fc3">  439</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_VECTACTIVE_Pos             0U                                            </span></div><div class="line"><a name="l00440"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.xhtml#ga5533791a4ecf1b9301c883047b3e8396">  440</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL </span><span class="comment">/*&lt;&lt; SCB_ICSR_VECTACTIVE_Pos*/</span><span class="preprocessor">)       </span></div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="preprocessor"></span><span class="comment">/* SCB Interrupt Control State Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.xhtml#gac6a55451ddd38bffcff5a211d29cea78">  443</a></span>&#160;<span class="preprocessor">#define SCB_VTOR_TBLOFF_Pos                 7U                                            </span></div><div class="line"><a name="l00444"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.xhtml#ga75e395ed74042923e8c93edf50f0996c">  444</a></span>&#160;<span class="preprocessor">#define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL &lt;&lt; SCB_VTOR_TBLOFF_Pos)           </span></div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="preprocessor"></span><span class="comment">/* SCB Application Interrupt and Reset Control Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00447"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.xhtml#gaaa27c0ba600bf82c3da08c748845b640">  447</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTKEY_Pos              16U                                            </span></div><div class="line"><a name="l00448"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.xhtml#ga90c7cf0c490e7ae55f9503a7fda1dd22">  448</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL &lt;&lt; SCB_AIRCR_VECTKEY_Pos)            </span></div><div class="line"><a name="l00450"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.xhtml#gaec404750ff5ca07f499a3c06b62051ef">  450</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            </span></div><div class="line"><a name="l00451"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.xhtml#gabacedaefeefc73d666bbe59ece904493">  451</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL &lt;&lt; SCB_AIRCR_VECTKEYSTAT_Pos)        </span></div><div class="line"><a name="l00453"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.xhtml#gad31dec98fbc0d33ace63cb1f1a927923">  453</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_ENDIANESS_Pos            15U                                            </span></div><div class="line"><a name="l00454"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.xhtml#ga2f571f93d3d4a6eac9a3040756d3d951">  454</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_ENDIANESS_Msk            (1UL &lt;&lt; SCB_AIRCR_ENDIANESS_Pos)               </span></div><div class="line"><a name="l00456"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.xhtml#gaffb2737eca1eac0fc1c282a76a40953c">  456</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            </span></div><div class="line"><a name="l00457"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.xhtml#gaae1181119559a5bd36e62afa373fa720">  457</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_SYSRESETREQ_Msk          (1UL &lt;&lt; SCB_AIRCR_SYSRESETREQ_Pos)             </span></div><div class="line"><a name="l00459"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.xhtml#gaa30a12e892bb696e61626d71359a9029">  459</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            </span></div><div class="line"><a name="l00460"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.xhtml#ga212c5ab1c1c82c807d30d2307aa8d218">  460</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL &lt;&lt; SCB_AIRCR_VECTCLRACTIVE_Pos)           </span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="preprocessor"></span><span class="comment">/* SCB System Control Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00463"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.xhtml#ga3bddcec40aeaf3d3a998446100fa0e44">  463</a></span>&#160;<span class="preprocessor">#define SCB_SCR_SEVONPEND_Pos               4U                                            </span></div><div class="line"><a name="l00464"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.xhtml#gafb98656644a14342e467505f69a997c9">  464</a></span>&#160;<span class="preprocessor">#define SCB_SCR_SEVONPEND_Msk              (1UL &lt;&lt; SCB_SCR_SEVONPEND_Pos)                 </span></div><div class="line"><a name="l00466"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.xhtml#gab304f6258ec03bd9a6e7a360515c3cfe">  466</a></span>&#160;<span class="preprocessor">#define SCB_SCR_SLEEPDEEP_Pos               2U                                            </span></div><div class="line"><a name="l00467"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.xhtml#ga77c06a69c63f4b3f6ec1032e911e18e7">  467</a></span>&#160;<span class="preprocessor">#define SCB_SCR_SLEEPDEEP_Msk              (1UL &lt;&lt; SCB_SCR_SLEEPDEEP_Pos)                 </span></div><div class="line"><a name="l00469"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.xhtml#ga3680a15114d7fdc1e25043b881308fe9">  469</a></span>&#160;<span class="preprocessor">#define SCB_SCR_SLEEPONEXIT_Pos             1U                                            </span></div><div class="line"><a name="l00470"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.xhtml#ga50a243e317b9a70781b02758d45b05ee">  470</a></span>&#160;<span class="preprocessor">#define SCB_SCR_SLEEPONEXIT_Msk            (1UL &lt;&lt; SCB_SCR_SLEEPONEXIT_Pos)               </span></div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="preprocessor"></span><span class="comment">/* SCB Configuration Control Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00473"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.xhtml#gac2d20a250960a432cc74da59d20e2f86">  473</a></span>&#160;<span class="preprocessor">#define SCB_CCR_STKALIGN_Pos                9U                                            </span></div><div class="line"><a name="l00474"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.xhtml#ga33cf22d3d46af158a03aad25ddea1bcb">  474</a></span>&#160;<span class="preprocessor">#define SCB_CCR_STKALIGN_Msk               (1UL &lt;&lt; SCB_CCR_STKALIGN_Pos)                  </span></div><div class="line"><a name="l00476"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.xhtml#gac4e4928b864ea10fc24dbbc57d976229">  476</a></span>&#160;<span class="preprocessor">#define SCB_CCR_UNALIGN_TRP_Pos             3U                                            </span></div><div class="line"><a name="l00477"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.xhtml#ga68c96ad594af70c007923979085c99e0">  477</a></span>&#160;<span class="preprocessor">#define SCB_CCR_UNALIGN_TRP_Msk            (1UL &lt;&lt; SCB_CCR_UNALIGN_TRP_Pos)               </span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="preprocessor"></span><span class="comment">/* SCB System Handler Control and State Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00480"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.xhtml#ga2f93ec9b243f94cdd3e94b8f0bf43641">  480</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            </span></div><div class="line"><a name="l00481"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.xhtml#ga6095a7acfbad66f52822b1392be88652">  481</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_SVCALLPENDED_Msk         (1UL &lt;&lt; SCB_SHCSR_SVCALLPENDED_Pos)            </span></div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="preprocessor"></span></div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="preprocessor">typedef struct</span></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;{</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;        uint32_t RESERVED0[2U];</div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;  <a class="code" href="core__sc000_8h.xhtml#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ACTLR;                  </div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;} <a class="code" href="struct_s_cn_s_c_b___type.xhtml">SCnSCB_Type</a>;</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;</div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="comment">/* Auxiliary Control Register Definitions */</span></div><div class="line"><a name="l00501"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_cn_s_c_b.xhtml#gaaa3e79f5ead4a32c0ea742b2a9ffc0cd">  501</a></span>&#160;<span class="preprocessor">#define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         </span></div><div class="line"><a name="l00502"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_cn_s_c_b.xhtml#ga2a2818f0489ad10b6ea2964e899d4cbc">  502</a></span>&#160;<span class="preprocessor">#define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL </span><span class="comment">/*&lt;&lt; SCnSCB_ACTLR_DISMCYCINT_Pos*/</span><span class="preprocessor">)    </span></div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="preprocessor"></span></div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="preprocessor">typedef struct</span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;{</div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;  <a class="code" href="core__sc000_8h.xhtml#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CTRL;                   </div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;  <a class="code" href="core__sc000_8h.xhtml#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t LOAD;                   </div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;  <a class="code" href="core__sc000_8h.xhtml#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t VAL;                    </div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;  <a class="code" href="core__sc000_8h.xhtml#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t CALIB;                  </div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;} <a class="code" href="struct_sys_tick___type.xhtml">SysTick_Type</a>;</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="comment">/* SysTick Control / Status Register Definitions */</span></div><div class="line"><a name="l00524"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.xhtml#gadbb65d4a815759649db41df216ed4d60">  524</a></span>&#160;<span class="preprocessor">#define SysTick_CTRL_COUNTFLAG_Pos         16U                                            </span></div><div class="line"><a name="l00525"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.xhtml#ga1bf3033ecccf200f59baefe15dbb367c">  525</a></span>&#160;<span class="preprocessor">#define SysTick_CTRL_COUNTFLAG_Msk         (1UL &lt;&lt; SysTick_CTRL_COUNTFLAG_Pos)            </span></div><div class="line"><a name="l00527"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.xhtml#ga24fbc69a5f0b78d67fda2300257baff1">  527</a></span>&#160;<span class="preprocessor">#define SysTick_CTRL_CLKSOURCE_Pos          2U                                            </span></div><div class="line"><a name="l00528"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.xhtml#gaa41d06039797423a46596bd313d57373">  528</a></span>&#160;<span class="preprocessor">#define SysTick_CTRL_CLKSOURCE_Msk         (1UL &lt;&lt; SysTick_CTRL_CLKSOURCE_Pos)            </span></div><div class="line"><a name="l00530"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.xhtml#ga88f45bbb89ce8df3cd2b2613c7b48214">  530</a></span>&#160;<span class="preprocessor">#define SysTick_CTRL_TICKINT_Pos            1U                                            </span></div><div class="line"><a name="l00531"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.xhtml#ga95bb984266ca764024836a870238a027">  531</a></span>&#160;<span class="preprocessor">#define SysTick_CTRL_TICKINT_Msk           (1UL &lt;&lt; SysTick_CTRL_TICKINT_Pos)              </span></div><div class="line"><a name="l00533"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.xhtml#ga0b48cc1e36d92a92e4bf632890314810">  533</a></span>&#160;<span class="preprocessor">#define SysTick_CTRL_ENABLE_Pos             0U                                            </span></div><div class="line"><a name="l00534"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.xhtml#ga16c9fee0ed0235524bdeb38af328fd1f">  534</a></span>&#160;<span class="preprocessor">#define SysTick_CTRL_ENABLE_Msk            (1UL </span><span class="comment">/*&lt;&lt; SysTick_CTRL_ENABLE_Pos*/</span><span class="preprocessor">)           </span></div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="preprocessor"></span><span class="comment">/* SysTick Reload Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00537"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.xhtml#gaf44d10df359dc5bf5752b0894ae3bad2">  537</a></span>&#160;<span class="preprocessor">#define SysTick_LOAD_RELOAD_Pos             0U                                            </span></div><div class="line"><a name="l00538"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.xhtml#ga265912a7962f0e1abd170336e579b1b1">  538</a></span>&#160;<span class="preprocessor">#define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL </span><span class="comment">/*&lt;&lt; SysTick_LOAD_RELOAD_Pos*/</span><span class="preprocessor">)    </span></div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="preprocessor"></span><span class="comment">/* SysTick Current Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00541"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.xhtml#ga3208104c3b019b5de35ae8c21d5c34dd">  541</a></span>&#160;<span class="preprocessor">#define SysTick_VAL_CURRENT_Pos             0U                                            </span></div><div class="line"><a name="l00542"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.xhtml#gafc77b56d568930b49a2474debc75ab45">  542</a></span>&#160;<span class="preprocessor">#define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL </span><span class="comment">/*&lt;&lt; SysTick_VAL_CURRENT_Pos*/</span><span class="preprocessor">)    </span></div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="preprocessor"></span><span class="comment">/* SysTick Calibration Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00545"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.xhtml#ga534dbe414e7a46a6ce4c1eca1fbff409">  545</a></span>&#160;<span class="preprocessor">#define SysTick_CALIB_NOREF_Pos            31U                                            </span></div><div class="line"><a name="l00546"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.xhtml#ga3af0d891fdd99bcc8d8912d37830edb6">  546</a></span>&#160;<span class="preprocessor">#define SysTick_CALIB_NOREF_Msk            (1UL &lt;&lt; SysTick_CALIB_NOREF_Pos)               </span></div><div class="line"><a name="l00548"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.xhtml#gadd0c9cd6641b9f6a0c618e7982954860">  548</a></span>&#160;<span class="preprocessor">#define SysTick_CALIB_SKEW_Pos             30U                                            </span></div><div class="line"><a name="l00549"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.xhtml#ga8a6a85a87334776f33d77fd147587431">  549</a></span>&#160;<span class="preprocessor">#define SysTick_CALIB_SKEW_Msk             (1UL &lt;&lt; SysTick_CALIB_SKEW_Pos)                </span></div><div class="line"><a name="l00551"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.xhtml#gacae558f6e75a0bed5d826f606d8e695e">  551</a></span>&#160;<span class="preprocessor">#define SysTick_CALIB_TENMS_Pos             0U                                            </span></div><div class="line"><a name="l00552"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.xhtml#gaf1e68865c5aece2ad58971225bd3e95e">  552</a></span>&#160;<span class="preprocessor">#define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL </span><span class="comment">/*&lt;&lt; SysTick_CALIB_TENMS_Pos*/</span><span class="preprocessor">)    </span></div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="preprocessor"></span></div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="preprocessor">#if (__MPU_PRESENT == 1U)</span></div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;{</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;  <a class="code" href="core__sc000_8h.xhtml#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t TYPE;                   </div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;  <a class="code" href="core__sc000_8h.xhtml#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CTRL;                   </div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;  <a class="code" href="core__sc000_8h.xhtml#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RNR;                    </div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;  <a class="code" href="core__sc000_8h.xhtml#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RBAR;                   </div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;  <a class="code" href="core__sc000_8h.xhtml#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RASR;                   </div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;} MPU_Type;</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="comment">/* MPU Type Register */</span></div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="preprocessor">#define MPU_TYPE_IREGION_Pos               16U                                            </span></div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="preprocessor">#define MPU_TYPE_IREGION_Msk               (0xFFUL &lt;&lt; MPU_TYPE_IREGION_Pos)               </span></div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="preprocessor">#define MPU_TYPE_DREGION_Pos                8U                                            </span></div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="preprocessor">#define MPU_TYPE_DREGION_Msk               (0xFFUL &lt;&lt; MPU_TYPE_DREGION_Pos)               </span></div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="preprocessor">#define MPU_TYPE_SEPARATE_Pos               0U                                            </span></div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="preprocessor">#define MPU_TYPE_SEPARATE_Msk              (1UL </span><span class="comment">/*&lt;&lt; MPU_TYPE_SEPARATE_Pos*/</span><span class="preprocessor">)             </span></div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="preprocessor"></span><span class="comment">/* MPU Control Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="preprocessor">#define MPU_CTRL_PRIVDEFENA_Pos             2U                                            </span></div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="preprocessor">#define MPU_CTRL_PRIVDEFENA_Msk            (1UL &lt;&lt; MPU_CTRL_PRIVDEFENA_Pos)               </span></div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="preprocessor">#define MPU_CTRL_HFNMIENA_Pos               1U                                            </span></div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="preprocessor">#define MPU_CTRL_HFNMIENA_Msk              (1UL &lt;&lt; MPU_CTRL_HFNMIENA_Pos)                 </span></div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="preprocessor">#define MPU_CTRL_ENABLE_Pos                 0U                                            </span></div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="preprocessor">#define MPU_CTRL_ENABLE_Msk                (1UL </span><span class="comment">/*&lt;&lt; MPU_CTRL_ENABLE_Pos*/</span><span class="preprocessor">)               </span></div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="preprocessor"></span><span class="comment">/* MPU Region Number Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="preprocessor">#define MPU_RNR_REGION_Pos                  0U                                            </span></div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="preprocessor">#define MPU_RNR_REGION_Msk                 (0xFFUL </span><span class="comment">/*&lt;&lt; MPU_RNR_REGION_Pos*/</span><span class="preprocessor">)             </span></div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="preprocessor"></span><span class="comment">/* MPU Region Base Address Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="preprocessor">#define MPU_RBAR_ADDR_Pos                   8U                                            </span></div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="preprocessor">#define MPU_RBAR_ADDR_Msk                  (0xFFFFFFUL &lt;&lt; MPU_RBAR_ADDR_Pos)              </span></div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="preprocessor">#define MPU_RBAR_VALID_Pos                  4U                                            </span></div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="preprocessor">#define MPU_RBAR_VALID_Msk                 (1UL &lt;&lt; MPU_RBAR_VALID_Pos)                    </span></div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="preprocessor">#define MPU_RBAR_REGION_Pos                 0U                                            </span></div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="preprocessor">#define MPU_RBAR_REGION_Msk                (0xFUL </span><span class="comment">/*&lt;&lt; MPU_RBAR_REGION_Pos*/</span><span class="preprocessor">)             </span></div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="preprocessor"></span><span class="comment">/* MPU Region Attribute and Size Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="preprocessor">#define MPU_RASR_ATTRS_Pos                 16U                                            </span></div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="preprocessor">#define MPU_RASR_ATTRS_Msk                 (0xFFFFUL &lt;&lt; MPU_RASR_ATTRS_Pos)               </span></div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;<span class="preprocessor">#define MPU_RASR_XN_Pos                    28U                                            </span></div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="preprocessor">#define MPU_RASR_XN_Msk                    (1UL &lt;&lt; MPU_RASR_XN_Pos)                       </span></div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;<span class="preprocessor">#define MPU_RASR_AP_Pos                    24U                                            </span></div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="preprocessor">#define MPU_RASR_AP_Msk                    (0x7UL &lt;&lt; MPU_RASR_AP_Pos)                     </span></div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="preprocessor">#define MPU_RASR_TEX_Pos                   19U                                            </span></div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="preprocessor">#define MPU_RASR_TEX_Msk                   (0x7UL &lt;&lt; MPU_RASR_TEX_Pos)                    </span></div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="preprocessor">#define MPU_RASR_S_Pos                     18U                                            </span></div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="preprocessor">#define MPU_RASR_S_Msk                     (1UL &lt;&lt; MPU_RASR_S_Pos)                        </span></div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="preprocessor">#define MPU_RASR_C_Pos                     17U                                            </span></div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="preprocessor">#define MPU_RASR_C_Msk                     (1UL &lt;&lt; MPU_RASR_C_Pos)                        </span></div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="preprocessor">#define MPU_RASR_B_Pos                     16U                                            </span></div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="preprocessor">#define MPU_RASR_B_Msk                     (1UL &lt;&lt; MPU_RASR_B_Pos)                        </span></div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;<span class="preprocessor">#define MPU_RASR_SRD_Pos                    8U                                            </span></div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;<span class="preprocessor">#define MPU_RASR_SRD_Msk                   (0xFFUL &lt;&lt; MPU_RASR_SRD_Pos)                   </span></div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;<span class="preprocessor">#define MPU_RASR_SIZE_Pos                   1U                                            </span></div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="preprocessor">#define MPU_RASR_SIZE_Msk                  (0x1FUL &lt;&lt; MPU_RASR_SIZE_Pos)                  </span></div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="preprocessor">#define MPU_RASR_ENABLE_Pos                 0U                                            </span></div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;<span class="preprocessor">#define MPU_RASR_ENABLE_Msk                (1UL </span><span class="comment">/*&lt;&lt; MPU_RASR_ENABLE_Pos*/</span><span class="preprocessor">)               </span></div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;<span class="preprocessor"></span></div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;</div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;</div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;</div><div class="line"><a name="l00666"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__bitfield.xhtml#ga286e3b913dbd236c7f48ea70c8821f4e">  666</a></span>&#160;<span class="preprocessor">#define _VAL2FLD(field, value)    ((value &lt;&lt; field ## _Pos) &amp; field ## _Msk)</span></div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;</div><div class="line"><a name="l00675"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__bitfield.xhtml#ga139b6e261c981f014f386927ca4a8444">  675</a></span>&#160;<span class="preprocessor">#define _FLD2VAL(field, value)    ((value &amp; field ## _Msk) &gt;&gt; field ## _Pos)</span></div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;</div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;<span class="comment">/* Memory mapping of SC000 Hardware */</span></div><div class="line"><a name="l00687"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__base.xhtml#ga3c14ed93192c8d9143322bbf77ebf770">  687</a></span>&#160;<span class="preprocessor">#define SCS_BASE            (0xE000E000UL)                            </span></div><div class="line"><a name="l00688"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__base.xhtml#ga58effaac0b93006b756d33209e814646">  688</a></span>&#160;<span class="preprocessor">#define SysTick_BASE        (SCS_BASE +  0x0010UL)                    </span></div><div class="line"><a name="l00689"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__base.xhtml#gaa0288691785a5f868238e0468b39523d">  689</a></span>&#160;<span class="preprocessor">#define NVIC_BASE           (SCS_BASE +  0x0100UL)                    </span></div><div class="line"><a name="l00690"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__base.xhtml#gad55a7ddb8d4b2398b0c1cfec76c0d9fd">  690</a></span>&#160;<span class="preprocessor">#define SCB_BASE            (SCS_BASE +  0x0D00UL)                    </span></div><div class="line"><a name="l00692"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__base.xhtml#ga9fe0cd2eef83a8adad94490d9ecca63f">  692</a></span>&#160;<span class="preprocessor">#define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   </span></div><div class="line"><a name="l00693"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__base.xhtml#gaaaf6477c2bde2f00f99e3c2fd1060b01">  693</a></span>&#160;<span class="preprocessor">#define SCB                 ((SCB_Type       *)     SCB_BASE      )   </span></div><div class="line"><a name="l00694"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__base.xhtml#gacd96c53beeaff8f603fcda425eb295de">  694</a></span>&#160;<span class="preprocessor">#define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   </span></div><div class="line"><a name="l00695"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__base.xhtml#gac8e97e8ce56ae9f57da1363a937f8a17">  695</a></span>&#160;<span class="preprocessor">#define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   </span></div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;<span class="preprocessor">#if (__MPU_PRESENT == 1U)</span></div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="preprocessor">  #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    </span></div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;<span class="preprocessor">  #define MPU               ((MPU_Type       *)     MPU_BASE      )   </span></div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;</div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;<span class="comment"> *                Hardware Abstraction Layer</span></div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;<span class="comment">  Core Function Interface contains:</span></div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;<span class="comment">  - Core NVIC Functions</span></div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;<span class="comment">  - Core SysTick Functions</span></div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;<span class="comment">  - Core Register Access Functions</span></div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;<span class="comment">/* ##########################   NVIC functions  #################################### */</span></div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="comment">/* Interrupt Priorities are WORD accessible only under ARMv6M                   */</span></div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;<span class="comment">/* The following MACROS handle generation of the register offset and byte masks */</span></div><div class="line"><a name="l00727"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core___n_v_i_c_functions.xhtml#ga53c75b28823441c6153269f0ecbed878">  727</a></span>&#160;<span class="preprocessor">#define _BIT_SHIFT(IRQn)         (  ((((uint32_t)(int32_t)(IRQn))         )      &amp;  0x03UL) * 8UL)</span></div><div class="line"><a name="l00728"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core___n_v_i_c_functions.xhtml#gaee4f7eb5d7e770ad51489dbceabb1755">  728</a></span>&#160;<span class="preprocessor">#define _SHP_IDX(IRQn)           ( (((((uint32_t)(int32_t)(IRQn)) &amp; 0x0FUL)-8UL) &gt;&gt;    2UL)      )</span></div><div class="line"><a name="l00729"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core___n_v_i_c_functions.xhtml#ga370ec4b1751a6a889d849747df3763a9">  729</a></span>&#160;<span class="preprocessor">#define _IP_IDX(IRQn)            (   (((uint32_t)(int32_t)(IRQn))                &gt;&gt;    2UL)      )</span></div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;</div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;</div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.xhtml#ga3349f2e3580d7ce22d6530b7294e5921">NVIC_EnableIRQ</a>(<a class="code" href="group___s_a_m_e70_j19__cmsis.xhtml#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a> <a class="code" href="group___s_a_m_e70_j19__cmsis.xhtml#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>)</div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;{</div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;  <a class="code" href="group___c_m_s_i_s__core__base.xhtml#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ISER[0U] = (uint32_t)(1UL &lt;&lt; (((uint32_t)(int32_t)IRQn) &amp; 0x1FUL));</div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;}</div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;</div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;</div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.xhtml#ga260fba04ac8346855c57f091d4ee1e71">NVIC_DisableIRQ</a>(<a class="code" href="group___s_a_m_e70_j19__cmsis.xhtml#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a> <a class="code" href="group___s_a_m_e70_j19__cmsis.xhtml#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>)</div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;{</div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;  <a class="code" href="group___c_m_s_i_s__core__base.xhtml#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ICER[0U] = (uint32_t)(1UL &lt;&lt; (((uint32_t)(int32_t)IRQn) &amp; 0x1FUL));</div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;}</div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;</div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;</div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.xhtml#gafec8042db64c0f8ed432b6c8386a05d8">NVIC_GetPendingIRQ</a>(<a class="code" href="group___s_a_m_e70_j19__cmsis.xhtml#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a> IRQn)</div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;{</div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;  <span class="keywordflow">return</span>((uint32_t)(((<a class="code" href="group___c_m_s_i_s__core__base.xhtml#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ISPR[0U] &amp; (1UL &lt;&lt; (((uint32_t)(int32_t)IRQn) &amp; 0x1FUL))) != 0UL) ? 1UL : 0UL));</div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;}</div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;</div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;</div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.xhtml#ga3ecf446519da33e1690deffbf5be505f">NVIC_SetPendingIRQ</a>(<a class="code" href="group___s_a_m_e70_j19__cmsis.xhtml#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a> IRQn)</div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;{</div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;  <a class="code" href="group___c_m_s_i_s__core__base.xhtml#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ISPR[0U] = (uint32_t)(1UL &lt;&lt; (((uint32_t)(int32_t)IRQn) &amp; 0x1FUL));</div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;}</div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;</div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;</div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.xhtml#ga332e10ef9605dc6eb10b9e14511930f8">NVIC_ClearPendingIRQ</a>(<a class="code" href="group___s_a_m_e70_j19__cmsis.xhtml#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a> IRQn)</div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;{</div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;  <a class="code" href="group___c_m_s_i_s__core__base.xhtml#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ICPR[0U] = (uint32_t)(1UL &lt;&lt; (((uint32_t)(int32_t)IRQn) &amp; 0x1FUL));</div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;}</div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;</div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;</div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.xhtml#ga2305cbd44aaad792e3a4e538bdaf14f9">NVIC_SetPriority</a>(<a class="code" href="group___s_a_m_e70_j19__cmsis.xhtml#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a> IRQn, uint32_t priority)</div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;{</div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;  <span class="keywordflow">if</span> ((int32_t)(IRQn) &lt; 0)</div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;  {</div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;    <a class="code" href="group___c_m_s_i_s__core__base.xhtml#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;SHP[<a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.xhtml#gaee4f7eb5d7e770ad51489dbceabb1755">_SHP_IDX</a>(IRQn)] = ((uint32_t)(<a class="code" href="group___c_m_s_i_s__core__base.xhtml#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;SHP[<a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.xhtml#gaee4f7eb5d7e770ad51489dbceabb1755">_SHP_IDX</a>(IRQn)] &amp; ~(0xFFUL &lt;&lt; <a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.xhtml#ga53c75b28823441c6153269f0ecbed878">_BIT_SHIFT</a>(IRQn))) |</div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;       (((priority &lt;&lt; (8U - <a class="code" href="group___s_a_m_e70_j19__cmsis.xhtml#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) &amp; (uint32_t)0xFFUL) &lt;&lt; <a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.xhtml#ga53c75b28823441c6153269f0ecbed878">_BIT_SHIFT</a>(IRQn)));</div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;  }</div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;  {</div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;    <a class="code" href="group___c_m_s_i_s__core__base.xhtml#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;IP[<a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.xhtml#ga370ec4b1751a6a889d849747df3763a9">_IP_IDX</a>(IRQn)]  = ((uint32_t)(<a class="code" href="group___c_m_s_i_s__core__base.xhtml#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;IP[<a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.xhtml#ga370ec4b1751a6a889d849747df3763a9">_IP_IDX</a>(IRQn)]  &amp; ~(0xFFUL &lt;&lt; <a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.xhtml#ga53c75b28823441c6153269f0ecbed878">_BIT_SHIFT</a>(IRQn))) |</div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;       (((priority &lt;&lt; (8U - <a class="code" href="group___s_a_m_e70_j19__cmsis.xhtml#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) &amp; (uint32_t)0xFFUL) &lt;&lt; <a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.xhtml#ga53c75b28823441c6153269f0ecbed878">_BIT_SHIFT</a>(IRQn)));</div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;  }</div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;}</div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;</div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;</div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.xhtml#ga1cbaf8e6abd4aa4885828e7f24fcfeb4">NVIC_GetPriority</a>(<a class="code" href="group___s_a_m_e70_j19__cmsis.xhtml#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a> IRQn)</div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;{</div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;</div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;  <span class="keywordflow">if</span> ((int32_t)(IRQn) &lt; 0)</div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;  {</div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;    <span class="keywordflow">return</span>((uint32_t)(((<a class="code" href="group___c_m_s_i_s__core__base.xhtml#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;SHP[<a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.xhtml#gaee4f7eb5d7e770ad51489dbceabb1755">_SHP_IDX</a>(IRQn)] &gt;&gt; <a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.xhtml#ga53c75b28823441c6153269f0ecbed878">_BIT_SHIFT</a>(IRQn) ) &amp; (uint32_t)0xFFUL) &gt;&gt; (8U - <a class="code" href="group___s_a_m_e70_j19__cmsis.xhtml#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)));</div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;  }</div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;  {</div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;    <span class="keywordflow">return</span>((uint32_t)(((<a class="code" href="group___c_m_s_i_s__core__base.xhtml#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;IP[ <a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.xhtml#ga370ec4b1751a6a889d849747df3763a9">_IP_IDX</a>(IRQn)] &gt;&gt; <a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.xhtml#ga53c75b28823441c6153269f0ecbed878">_BIT_SHIFT</a>(IRQn) ) &amp; (uint32_t)0xFFUL) &gt;&gt; (8U - <a class="code" href="group___s_a_m_e70_j19__cmsis.xhtml#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)));</div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;  }</div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;}</div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;</div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;</div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.xhtml#ga1143dec48d60a3d6f238c4798a87759c">NVIC_SystemReset</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;{</div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;  <a class="code" href="group___c_m_s_i_s___core___instruction_interface.xhtml#ga5c7a006f5ba5778972ac9516733a0cc4">__DSB</a>();                                                          <span class="comment">/* Ensure all outstanding memory accesses included</span></div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;<span class="comment">                                                                       buffered write are completed before reset */</span></div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;  <a class="code" href="group___c_m_s_i_s__core__base.xhtml#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR  = ((0x5FAUL &lt;&lt; <a class="code" href="group___c_m_s_i_s___s_c_b.xhtml#gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</a>) |</div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;                 <a class="code" href="group___c_m_s_i_s___s_c_b.xhtml#gaae1181119559a5bd36e62afa373fa720">SCB_AIRCR_SYSRESETREQ_Msk</a>);</div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;  <a class="code" href="group___c_m_s_i_s___core___instruction_interface.xhtml#ga5c7a006f5ba5778972ac9516733a0cc4">__DSB</a>();                                                          <span class="comment">/* Ensure completion of memory access */</span></div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;</div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;  <span class="keywordflow">for</span>(;;)                                                           <span class="comment">/* wait until reset */</span></div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;  {</div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;    <a class="code" href="group___c_m_s_i_s___core___instruction_interface.xhtml#ga8bb1a07c32b865536006f46d4097fdc0">__NOP</a>();</div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;  }</div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;}</div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;</div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;<span class="comment">/* ##################################    SysTick function  ############################################ */</span></div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;<span class="preprocessor">#if (__Vendor_SysTickConfig == 0U)</span></div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;</div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___c_m_s_i_s___core___sys_tick_functions.xhtml#gae4e8f0238527c69f522029b93c8e5b78">SysTick_Config</a>(uint32_t ticks)</div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;{</div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;  <span class="keywordflow">if</span> ((ticks - 1UL) &gt; <a class="code" href="group___c_m_s_i_s___sys_tick.xhtml#ga265912a7962f0e1abd170336e579b1b1">SysTick_LOAD_RELOAD_Msk</a>)</div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;  {</div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;    <span class="keywordflow">return</span> (1UL);                                                   <span class="comment">/* Reload value impossible */</span></div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;  }</div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;</div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;  <a class="code" href="group___c_m_s_i_s__core__base.xhtml#gacd96c53beeaff8f603fcda425eb295de">SysTick</a>-&gt;LOAD  = (uint32_t)(ticks - 1UL);                         <span class="comment">/* set reload register */</span></div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;  <a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.xhtml#ga2305cbd44aaad792e3a4e538bdaf14f9">NVIC_SetPriority</a> (<a class="code" href="group___s_a_m_v71_q21__cmsis.xhtml#gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a>, (1UL &lt;&lt; <a class="code" href="group___s_a_m_e70_j19__cmsis.xhtml#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>) - 1UL); <span class="comment">/* set Priority for Systick Interrupt */</span></div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;  <a class="code" href="group___c_m_s_i_s__core__base.xhtml#gacd96c53beeaff8f603fcda425eb295de">SysTick</a>-&gt;VAL   = 0UL;                                             <span class="comment">/* Load the SysTick Counter Value */</span></div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;  <a class="code" href="group___c_m_s_i_s__core__base.xhtml#gacd96c53beeaff8f603fcda425eb295de">SysTick</a>-&gt;CTRL  = <a class="code" href="group___c_m_s_i_s___sys_tick.xhtml#gaa41d06039797423a46596bd313d57373">SysTick_CTRL_CLKSOURCE_Msk</a> |</div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;                   <a class="code" href="group___c_m_s_i_s___sys_tick.xhtml#ga95bb984266ca764024836a870238a027">SysTick_CTRL_TICKINT_Msk</a>   |</div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;                   <a class="code" href="group___c_m_s_i_s___sys_tick.xhtml#ga16c9fee0ed0235524bdeb38af328fd1f">SysTick_CTRL_ENABLE_Msk</a>;                         <span class="comment">/* Enable SysTick IRQ and SysTick Timer */</span></div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;  <span class="keywordflow">return</span> (0UL);                                                     <span class="comment">/* Function successful */</span></div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;}</div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;</div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;</div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;}</div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;</div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __CORE_SC000_H_DEPENDANT */</span><span class="preprocessor"></span></div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;</div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __CMSIS_GENERIC */</span><span class="preprocessor"></span></div><div class="ttc" id="group___s_a_m_e70_j19__cmsis_xhtml_ga666eb0caeb12ec0e281415592ae89083"><div class="ttname"><a href="group___s_a_m_e70_j19__cmsis.xhtml#ga666eb0caeb12ec0e281415592ae89083">IRQn</a></div><div class="ttdeci">IRQn</div><div class="ttdoc">&lt; Interrupt Number Definition </div><div class="ttdef"><b>Definition:</b> same70j19.h:57</div></div>
<div class="ttc" id="core__cm_instr_8h_xhtml"><div class="ttname"><a href="core__cm_instr_8h.xhtml">core_cmInstr.h</a></div><div class="ttdoc">CMSIS Cortex-M Core Instruction Access Header File. </div></div>
<div class="ttc" id="group___c_m_s_i_s___s_c_b_xhtml_gaaa27c0ba600bf82c3da08c748845b640"><div class="ttname"><a href="group___c_m_s_i_s___s_c_b.xhtml#gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</a></div><div class="ttdeci">#define SCB_AIRCR_VECTKEY_Pos</div><div class="ttdef"><b>Definition:</b> core_sc000.h:447</div></div>
<div class="ttc" id="group___c_m_s_i_s___s_c_b_xhtml_gaae1181119559a5bd36e62afa373fa720"><div class="ttname"><a href="group___c_m_s_i_s___s_c_b.xhtml#gaae1181119559a5bd36e62afa373fa720">SCB_AIRCR_SYSRESETREQ_Msk</a></div><div class="ttdeci">#define SCB_AIRCR_SYSRESETREQ_Msk</div><div class="ttdef"><b>Definition:</b> core_sc000.h:457</div></div>
<div class="ttc" id="group___c_m_s_i_s___sys_tick_xhtml_ga95bb984266ca764024836a870238a027"><div class="ttname"><a href="group___c_m_s_i_s___sys_tick.xhtml#ga95bb984266ca764024836a870238a027">SysTick_CTRL_TICKINT_Msk</a></div><div class="ttdeci">#define SysTick_CTRL_TICKINT_Msk</div><div class="ttdef"><b>Definition:</b> core_sc000.h:531</div></div>
<div class="ttc" id="struct_sys_tick___type_xhtml"><div class="ttname"><a href="struct_sys_tick___type.xhtml">SysTick_Type</a></div><div class="ttdoc">Structure type to access the System Timer (SysTick). </div><div class="ttdef"><b>Definition:</b> core_cm0.h:482</div></div>
<div class="ttc" id="struct_s_cn_s_c_b___type_xhtml"><div class="ttname"><a href="struct_s_cn_s_c_b___type.xhtml">SCnSCB_Type</a></div><div class="ttdoc">Structure type to access the System Control and ID Register not in the SCB. </div><div class="ttdef"><b>Definition:</b> core_cm3.h:629</div></div>
<div class="ttc" id="group___c_m_s_i_s___core___n_v_i_c_functions_xhtml_ga1cbaf8e6abd4aa4885828e7f24fcfeb4"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.xhtml#ga1cbaf8e6abd4aa4885828e7f24fcfeb4">NVIC_GetPriority</a></div><div class="ttdeci">__STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)</div><div class="ttdoc">Get Interrupt Priority. </div><div class="ttdef"><b>Definition:</b> core_cm0.h:707</div></div>
<div class="ttc" id="group___s_a_m_e70_j19__cmsis_xhtml_gae3fe3587d5100c787e02102ce3944460"><div class="ttname"><a href="group___s_a_m_e70_j19__cmsis.xhtml#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a></div><div class="ttdeci">#define __NVIC_PRIO_BITS</div><div class="ttdoc">SAME70J19 uses 3 Bits for the Priority Levels. </div><div class="ttdef"><b>Definition:</b> same70j19.h:276</div></div>
<div class="ttc" id="union_c_o_n_t_r_o_l___type_xhtml"><div class="ttname"><a href="union_c_o_n_t_r_o_l___type.xhtml">CONTROL_Type</a></div><div class="ttdoc">Union type to access the Control Registers (CONTROL). </div><div class="ttdef"><b>Definition:</b> core_cm0.h:326</div></div>
<div class="ttc" id="group___c_m_s_i_s___core___n_v_i_c_functions_xhtml_gafec8042db64c0f8ed432b6c8386a05d8"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.xhtml#gafec8042db64c0f8ed432b6c8386a05d8">NVIC_GetPendingIRQ</a></div><div class="ttdeci">__STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)</div><div class="ttdoc">Get Pending Interrupt. </div><div class="ttdef"><b>Definition:</b> core_cm0.h:642</div></div>
<div class="ttc" id="group___c_m_s_i_s___core___n_v_i_c_functions_xhtml_ga2305cbd44aaad792e3a4e538bdaf14f9"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.xhtml#ga2305cbd44aaad792e3a4e538bdaf14f9">NVIC_SetPriority</a></div><div class="ttdeci">__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)</div><div class="ttdoc">Set Interrupt Priority. </div><div class="ttdef"><b>Definition:</b> core_cm0.h:681</div></div>
<div class="ttc" id="group___s_a_m_e70_j19__cmsis_xhtml_gac3af4a32370fb28c4ade8bf2add80251"><div class="ttname"><a href="group___s_a_m_e70_j19__cmsis.xhtml#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a></div><div class="ttdeci">enum IRQn IRQn_Type</div><div class="ttdoc">&lt; Interrupt Number Definition </div></div>
<div class="ttc" id="struct_s_c_b___type_xhtml_a82273352d2e8c7a28a7b7cbdfc3d6a75"><div class="ttname"><a href="struct_s_c_b___type.xhtml#a82273352d2e8c7a28a7b7cbdfc3d6a75">SCB_Type::SFCR</a></div><div class="ttdeci">__IOM uint32_t SFCR</div><div class="ttdef"><b>Definition:</b> core_sc000.h:395</div></div>
<div class="ttc" id="group___c_m_s_i_s___core___instruction_interface_xhtml_ga8bb1a07c32b865536006f46d4097fdc0"><div class="ttname"><a href="group___c_m_s_i_s___core___instruction_interface.xhtml#ga8bb1a07c32b865536006f46d4097fdc0">__NOP</a></div><div class="ttdeci">__STATIC_INLINE void __NOP(void)</div><div class="ttdoc">No Operation. </div><div class="ttdef"><b>Definition:</b> cmsis_gcc.h:381</div></div>
<div class="ttc" id="group___c_m_s_i_s__core__base_xhtml_gacd96c53beeaff8f603fcda425eb295de"><div class="ttname"><a href="group___c_m_s_i_s__core__base.xhtml#gacd96c53beeaff8f603fcda425eb295de">SysTick</a></div><div class="ttdeci">#define SysTick</div><div class="ttdef"><b>Definition:</b> core_sc000.h:694</div></div>
<div class="ttc" id="core__sc000_8h_xhtml_ab6caba5853a60a17e8e04499b52bf691"><div class="ttname"><a href="core__sc000_8h.xhtml#ab6caba5853a60a17e8e04499b52bf691">__IOM</a></div><div class="ttdeci">#define __IOM</div><div class="ttdef"><b>Definition:</b> core_sc000.h:221</div></div>
<div class="ttc" id="unionx_p_s_r___type_xhtml"><div class="ttname"><a href="unionx_p_s_r___type.xhtml">xPSR_Type</a></div><div class="ttdoc">Union type to access the Special-Purpose Program Status Registers (xPSR). </div><div class="ttdef"><b>Definition:</b> core_cm0.h:288</div></div>
<div class="ttc" id="group___c_m_s_i_s___core___n_v_i_c_functions_xhtml_gaee4f7eb5d7e770ad51489dbceabb1755"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.xhtml#gaee4f7eb5d7e770ad51489dbceabb1755">_SHP_IDX</a></div><div class="ttdeci">#define _SHP_IDX(IRQn)</div><div class="ttdef"><b>Definition:</b> core_sc000.h:728</div></div>
<div class="ttc" id="group___c_m_s_i_s___core___n_v_i_c_functions_xhtml_ga53c75b28823441c6153269f0ecbed878"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.xhtml#ga53c75b28823441c6153269f0ecbed878">_BIT_SHIFT</a></div><div class="ttdeci">#define _BIT_SHIFT(IRQn)</div><div class="ttdef"><b>Definition:</b> core_sc000.h:727</div></div>
<div class="ttc" id="group___c_m_s_i_s___core___n_v_i_c_functions_xhtml_ga3349f2e3580d7ce22d6530b7294e5921"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.xhtml#ga3349f2e3580d7ce22d6530b7294e5921">NVIC_EnableIRQ</a></div><div class="ttdeci">__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)</div><div class="ttdoc">Enable External Interrupt. </div><div class="ttdef"><b>Definition:</b> core_cm0.h:614</div></div>
<div class="ttc" id="group___c_m_s_i_s__core__base_xhtml_gaaaf6477c2bde2f00f99e3c2fd1060b01"><div class="ttname"><a href="group___c_m_s_i_s__core__base.xhtml#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a></div><div class="ttdeci">#define SCB</div><div class="ttdef"><b>Definition:</b> core_sc000.h:693</div></div>
<div class="ttc" id="group___c_m_s_i_s___sys_tick_xhtml_gaa41d06039797423a46596bd313d57373"><div class="ttname"><a href="group___c_m_s_i_s___sys_tick.xhtml#gaa41d06039797423a46596bd313d57373">SysTick_CTRL_CLKSOURCE_Msk</a></div><div class="ttdeci">#define SysTick_CTRL_CLKSOURCE_Msk</div><div class="ttdef"><b>Definition:</b> core_sc000.h:528</div></div>
<div class="ttc" id="group___c_m_s_i_s___core___n_v_i_c_functions_xhtml_ga260fba04ac8346855c57f091d4ee1e71"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.xhtml#ga260fba04ac8346855c57f091d4ee1e71">NVIC_DisableIRQ</a></div><div class="ttdeci">__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)</div><div class="ttdoc">Disable External Interrupt. </div><div class="ttdef"><b>Definition:</b> core_cm0.h:626</div></div>
<div class="ttc" id="group___c_m_s_i_s___sys_tick_xhtml_ga265912a7962f0e1abd170336e579b1b1"><div class="ttname"><a href="group___c_m_s_i_s___sys_tick.xhtml#ga265912a7962f0e1abd170336e579b1b1">SysTick_LOAD_RELOAD_Msk</a></div><div class="ttdeci">#define SysTick_LOAD_RELOAD_Msk</div><div class="ttdef"><b>Definition:</b> core_sc000.h:538</div></div>
<div class="ttc" id="group___c_m_s_i_s___sys_tick_xhtml_ga16c9fee0ed0235524bdeb38af328fd1f"><div class="ttname"><a href="group___c_m_s_i_s___sys_tick.xhtml#ga16c9fee0ed0235524bdeb38af328fd1f">SysTick_CTRL_ENABLE_Msk</a></div><div class="ttdeci">#define SysTick_CTRL_ENABLE_Msk</div><div class="ttdef"><b>Definition:</b> core_sc000.h:534</div></div>
<div class="ttc" id="group___c_m_s_i_s___core___n_v_i_c_functions_xhtml_ga370ec4b1751a6a889d849747df3763a9"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.xhtml#ga370ec4b1751a6a889d849747df3763a9">_IP_IDX</a></div><div class="ttdeci">#define _IP_IDX(IRQn)</div><div class="ttdef"><b>Definition:</b> core_sc000.h:729</div></div>
<div class="ttc" id="group___c_m_s_i_s___core___n_v_i_c_functions_xhtml_ga3ecf446519da33e1690deffbf5be505f"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.xhtml#ga3ecf446519da33e1690deffbf5be505f">NVIC_SetPendingIRQ</a></div><div class="ttdeci">__STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)</div><div class="ttdoc">Set Pending Interrupt. </div><div class="ttdef"><b>Definition:</b> core_cm0.h:654</div></div>
<div class="ttc" id="group___c_m_s_i_s__core__base_xhtml_gac8e97e8ce56ae9f57da1363a937f8a17"><div class="ttname"><a href="group___c_m_s_i_s__core__base.xhtml#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a></div><div class="ttdeci">#define NVIC</div><div class="ttdef"><b>Definition:</b> core_sc000.h:695</div></div>
<div class="ttc" id="union_i_p_s_r___type_xhtml"><div class="ttname"><a href="union_i_p_s_r___type.xhtml">IPSR_Type</a></div><div class="ttdoc">Union type to access the Interrupt Program Status Register (IPSR). </div><div class="ttdef"><b>Definition:</b> core_cm0.h:271</div></div>
<div class="ttc" id="union_a_p_s_r___type_xhtml"><div class="ttname"><a href="union_a_p_s_r___type.xhtml">APSR_Type</a></div><div class="ttdoc">Union type to access the Application Program Status Register (APSR). </div><div class="ttdef"><b>Definition:</b> core_cm0.h:242</div></div>
<div class="ttc" id="struct_n_v_i_c___type_xhtml"><div class="ttname"><a href="struct_n_v_i_c___type.xhtml">NVIC_Type</a></div><div class="ttdoc">Structure type to access the Nested Vectored Interrupt Controller (NVIC). </div><div class="ttdef"><b>Definition:</b> core_cm0.h:352</div></div>
<div class="ttc" id="core__sc000_8h_xhtml_a4cc1649793116d7c2d8afce7a4ffce43"><div class="ttname"><a href="core__sc000_8h.xhtml#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a></div><div class="ttdeci">#define __IM</div><div class="ttdef"><b>Definition:</b> core_sc000.h:219</div></div>
<div class="ttc" id="struct_s_c_b___type_xhtml"><div class="ttname"><a href="struct_s_c_b___type.xhtml">SCB_Type</a></div><div class="ttdoc">Structure type to access the System Control Block (SCB). </div><div class="ttdef"><b>Definition:</b> core_cm0.h:377</div></div>
<div class="ttc" id="group___c_m_s_i_s___core___sys_tick_functions_xhtml_gae4e8f0238527c69f522029b93c8e5b78"><div class="ttname"><a href="group___c_m_s_i_s___core___sys_tick_functions.xhtml#gae4e8f0238527c69f522029b93c8e5b78">SysTick_Config</a></div><div class="ttdeci">__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)</div><div class="ttdoc">System Tick Configuration. </div><div class="ttdef"><b>Definition:</b> core_cm0.h:767</div></div>
<div class="ttc" id="core__cm_func_8h_xhtml"><div class="ttname"><a href="core__cm_func_8h.xhtml">core_cmFunc.h</a></div><div class="ttdoc">CMSIS Cortex-M Core Function Access Header File. </div></div>
<div class="ttc" id="group___c_m_s_i_s___core___n_v_i_c_functions_xhtml_ga332e10ef9605dc6eb10b9e14511930f8"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.xhtml#ga332e10ef9605dc6eb10b9e14511930f8">NVIC_ClearPendingIRQ</a></div><div class="ttdeci">__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)</div><div class="ttdoc">Clear Pending Interrupt. </div><div class="ttdef"><b>Definition:</b> core_cm0.h:666</div></div>
<div class="ttc" id="group___s_a_m_v71_q21__cmsis_xhtml_gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7"><div class="ttname"><a href="group___s_a_m_v71_q21__cmsis.xhtml#gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a></div><div class="ttdoc">15 Cortex-M7 System Tick Interrupt </div><div class="ttdef"><b>Definition:</b> same70j19.h:68</div></div>
<div class="ttc" id="group___c_m_s_i_s___core___n_v_i_c_functions_xhtml_ga1143dec48d60a3d6f238c4798a87759c"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.xhtml#ga1143dec48d60a3d6f238c4798a87759c">NVIC_SystemReset</a></div><div class="ttdeci">__STATIC_INLINE void NVIC_SystemReset(void)</div><div class="ttdoc">System Reset. </div><div class="ttdef"><b>Definition:</b> core_cm0.h:725</div></div>
<div class="ttc" id="group___c_m_s_i_s___core___instruction_interface_xhtml_ga5c7a006f5ba5778972ac9516733a0cc4"><div class="ttname"><a href="group___c_m_s_i_s___core___instruction_interface.xhtml#ga5c7a006f5ba5778972ac9516733a0cc4">__DSB</a></div><div class="ttdeci">__STATIC_INLINE void __DSB(void)</div><div class="ttdoc">Data Synchronization Barrier. </div><div class="ttdef"><b>Definition:</b> cmsis_gcc.h:436</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<hr class="footer"/>
 <address class="footer">
 Copyright &copy; 2016 Novelda AS - <a href="http://www.xethru.com">www.xehtru.com</a><br />
 <small>
  Generated by &#160;<a href="http://www.doxygen.org/index.html">
  <img class="footer" src="doxygen.png" alt="doxygen"/>
  </a> 1.8.12
 </small>
 </address>
</body>
</html>
