irun(64): 15.20-p001: (c) Copyright 1995-2016 Cadence Design Systems, Inc.
TOOL:	irun(64)	15.20-p001: Started on Aug 21, 2018 at 03:06:32 IST
irun
	train_test_classify.v
file: train_test_classify.v
wire	start_core_img;
    	             |
ncvlog: *W,ILLPDX (train_test_classify.v,32|18): Multiple declarations for a port not allowed in module with ANSI list of port declarations (port 'start_core_img') [12.3.4(IEEE-2001)].
wire	valid_all;
    	        |
ncvlog: *W,ILLPDX (train_test_classify.v,34|13): Multiple declarations for a port not allowed in module with ANSI list of port declarations (port 'valid_all') [12.3.4(IEEE-2001)].
	module worklib.train_test_classify:v
		errors: 0, warnings: 2
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
		Caching library 'worklib' ....... Done
		.IM_HEI(IM_HEI)) pre_core(
		                        |
ncelab: *E,CUVMUR (./train_test_classify.v,66|26): instance 'train_test_classify.pre_core' of design unit 'pre_core' is unresolved in 'worklib.train_test_classify:v'.
		.PRES(PRES),.PMIN(PMIN),.WMAX(WMAX),.WMIN(WMIN)) core (
		                                                    |
ncelab: *E,CUVMUR (./train_test_classify.v,89|54): instance 'train_test_classify.core' of design unit 'core' is unresolved in 'worklib.train_test_classify:v'.
		.PRES(PRES),.PMIN(PMIN),.WMAX(WMAX),.WMIN(WMIN)) post_core (
		                                                         |
ncelab: *E,CUVMUR (./train_test_classify.v,106|59): instance 'train_test_classify.post_core' of design unit 'post_core' is unresolved in 'worklib.train_test_classify:v'.
irun: *E,ELBERR: Error during elaboration (status 1), exiting.
TOOL:	irun(64)	15.20-p001: Exiting on Aug 21, 2018 at 03:06:33 IST  (total: 00:00:01)
