# x86_64

[TOC]



## Res
ğŸ“‚ https://learn.microsoft.com/en-us/windows-hardware/drivers/debugger/annotated-x64-disassembly
Annotated x64 Disassembly, Windows Documentation/Windows Drivers/Windows Debugging Tools/


### Related Topics
â†— [x86_64 ASM (x64 ASM)](../../../../../../ğŸ‘©â€ğŸ’»%20Programming%20Methodology%20and%20Languages/ASM%20(Assembly%20Languages)/x86%20ISA%20Based%20ASM/x86_64%20ASM%20(x64%20ASM)/x86_64%20ASM%20(x64%20ASM).md)



## Intro



## ğŸ¯ x86_64 Register
> â†— [ASM /FAQ /ğŸ‘‰ How many registers actually are there in a x64 CPU?](../../../../../../ğŸ‘©â€ğŸ’»%20Programming%20Methodology%20and%20Languages/ASM%20(Assembly%20Languages)/FAQ.md#ğŸ‘‰%20How%20many%20registers%20actually%20are%20there%20in%20a%20x64%20CPU?)

x64 extends x86's 8 general-purpose registers to be 64-bit, and adds 8 new 64-bit registers. The 64-bit registers have names beginning with "r". For example, the 64-bit extension ofÂ **eax**Â is calledÂ **rax**. The new registers are namedÂ **r8**Â throughÂ **r15**.

The lower 32 bits, 16 bits, and 8 bits of each register are directly addressable in operands. This includes registers, likeÂ **esi**, whose lower 8 bits weren't previously addressable. The following table specifies the assembly-language names for the lower portions of 64-bit registers.

![](../../../../../../../../Assets/Pics/registers.png)

Operations that output to a 32-bit subregister are automatically zero-extended to the entire 64-bit register. Operations that output to 8-bit or 16-bit subregisters aren't zero-extended (this is compatible x86 behavior).

The high 8 bits ofÂ **ax**,Â **bx**,Â **cx**, andÂ **dx**Â are still addressable asÂ **ah**,Â **bh**,Â **ch**,Â **dh**Â but can't be used with all types of operands.

The instruction pointerÂ **eip**Â andÂ **flags**Â register have been extended to 64 bits (**rip**Â andÂ **rflags**, respectively).

The x64 processor also provides several sets of floating-point registers:
- Eight 80-bit x87 registers.
- Eight 64-bit MMX registers. (These registers overlap with the x87 registers.)
- The original set of eight 128-bit SSE registers is increased to sixteen.



## ğŸ¯ x86_64 Calling Conventions
Unlike the x86, the C/C++ compiler only supports one calling convention on x64. This calling convention takes advantage of the increased number of registers available on x64:
- The first four integer or pointer parameters are passed in theÂ **rcx**,Â **rdx**,Â **r8**, andÂ **r9**Â registers.
- The first four floating-point parameters are passed in the first four SSE registers,Â **xmm0**-**xmm3**.
- The caller reserves space on the stack for arguments passed in registers. The called function can use this space to spill the contents of registers to the stack.
- Any additional arguments are passed on the stack.
- An integer or pointer return value is returned in theÂ **rax**Â register, while a floating-point return value is returned inÂ **xmm0**.
- **rax**,Â **rcx**,Â **rdx**,Â **r8**-**r11**Â are volatile.
- **rbx**,Â **rbp**,Â **rdi**,Â **rsi**,Â **r12**-**r15**Â are nonvolatile.

The calling convention for C++ is similar. TheÂ **this**Â pointer is passed as an implicit first parameter. The next three parameters are passed in remaining registers, while the rest are passed on the stack.



## ğŸ¯ x86_64 Addressing Modes
The addressing modes in 64-bit mode are similar but not identical to x86.
- Instructions that refer to 64-bit registers are automatically performed with 64-bit precision. For example,Â **mov rax, [rbx]**Â moves 8 bytes beginning atÂ **rbx**Â intoÂ **rax**.
- A special form of theÂ **mov**Â instruction has been added for 64-bit immediate constants or constant addresses. For all other instructions, immediate constants or constant addresses are still 32 bits.
- x64 provides a newÂ **rip**-relative addressing mode. Instructions that refer to a single constant address are encoded as offsets fromÂ **rip**. For example, theÂ **mov rax, [**_addr_**]**Â instruction moves 8 bytes beginning atÂ _addr_Â +Â **rip**Â toÂ **rax**.

Instructions, such asÂ **jmp**,Â **call**,Â **push**, andÂ **pop**, that implicitly refer to the instruction pointer and the stack pointer treat them as 64 bits registers on x64.



## Ref
[ğŸ‘ x64 Architecture | Windows Documentation]: https://learn.microsoft.com/en-us/windows-hardware/drivers/debugger/x64-architecture

[ğŸ‘ CPU Registers x86-64]: https://wiki.osdev.org/CPU_Registers_x86-64

Very specific x86_64 registers manual

[x86 Assembly/X86 Architecture]: https://en.wikibooks.org/wiki/X86_Assembly/X86_Architecture

[x86_64 register cheat sheet]: https://math.hws.edu/eck/cs220/f22/registers.html
![](../../../../../../../../Assets/Pics/Screenshot%202023-10-17%20at%2011.12.11AM.png)

[x86 64 Register and Instruction Quick Start | Open Source Seneca]: https://wiki.cdot.senecacollege.ca/wiki/X86_64_Register_and_Instruction_Quick_Start