\hypertarget{struct_e_x_t_i___type_def}{}\section{E\+X\+T\+I\+\_\+\+Type\+Def Struct Reference}
\label{struct_e_x_t_i___type_def}\index{E\+X\+T\+I\+\_\+\+Type\+Def@{E\+X\+T\+I\+\_\+\+Type\+Def}}


External Interrupt/\+Event Controller.  




{\ttfamily \#include $<$stm32f4xx.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_e_x_t_i___type_def_ae845b86e973b4bf8a33c447c261633f6}{I\+MR}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_e_x_t_i___type_def_a6034c7458d8e6030f6dacecf0f1a3a89}{E\+MR}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_e_x_t_i___type_def_a0d952a17455687d6e9053730d028fa1d}{R\+T\+SR}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_e_x_t_i___type_def_aa0f7c828c46ae6f6bc9f66f11720bbe6}{F\+T\+SR}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_e_x_t_i___type_def_a9eae93b6cc13d4d25e12f2224e2369c9}{S\+W\+I\+ER}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_e_x_t_i___type_def_af8d25514079514d38c104402f46470af}{PR}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
External Interrupt/\+Event Controller. 

Definition at line 562 of file stm32f4xx.\+h.



\subsection{Field Documentation}
\mbox{\Hypertarget{struct_e_x_t_i___type_def_a6034c7458d8e6030f6dacecf0f1a3a89}\label{struct_e_x_t_i___type_def_a6034c7458d8e6030f6dacecf0f1a3a89}} 
\index{E\+X\+T\+I\+\_\+\+Type\+Def@{E\+X\+T\+I\+\_\+\+Type\+Def}!E\+MR@{E\+MR}}
\index{E\+MR@{E\+MR}!E\+X\+T\+I\+\_\+\+Type\+Def@{E\+X\+T\+I\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{E\+MR}{EMR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t E\+MR}

E\+X\+TI Event mask register, Address offset\+: 0x04 

Definition at line 565 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_e_x_t_i___type_def_aa0f7c828c46ae6f6bc9f66f11720bbe6}\label{struct_e_x_t_i___type_def_aa0f7c828c46ae6f6bc9f66f11720bbe6}} 
\index{E\+X\+T\+I\+\_\+\+Type\+Def@{E\+X\+T\+I\+\_\+\+Type\+Def}!F\+T\+SR@{F\+T\+SR}}
\index{F\+T\+SR@{F\+T\+SR}!E\+X\+T\+I\+\_\+\+Type\+Def@{E\+X\+T\+I\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{F\+T\+SR}{FTSR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t F\+T\+SR}

E\+X\+TI Falling trigger selection register, Address offset\+: 0x0C 

Definition at line 567 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_e_x_t_i___type_def_ae845b86e973b4bf8a33c447c261633f6}\label{struct_e_x_t_i___type_def_ae845b86e973b4bf8a33c447c261633f6}} 
\index{E\+X\+T\+I\+\_\+\+Type\+Def@{E\+X\+T\+I\+\_\+\+Type\+Def}!I\+MR@{I\+MR}}
\index{I\+MR@{I\+MR}!E\+X\+T\+I\+\_\+\+Type\+Def@{E\+X\+T\+I\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{I\+MR}{IMR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t I\+MR}

E\+X\+TI Interrupt mask register, Address offset\+: 0x00 

Definition at line 564 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_e_x_t_i___type_def_af8d25514079514d38c104402f46470af}\label{struct_e_x_t_i___type_def_af8d25514079514d38c104402f46470af}} 
\index{E\+X\+T\+I\+\_\+\+Type\+Def@{E\+X\+T\+I\+\_\+\+Type\+Def}!PR@{PR}}
\index{PR@{PR}!E\+X\+T\+I\+\_\+\+Type\+Def@{E\+X\+T\+I\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{PR}{PR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t PR}

E\+X\+TI Pending register, Address offset\+: 0x14 

Definition at line 569 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_e_x_t_i___type_def_a0d952a17455687d6e9053730d028fa1d}\label{struct_e_x_t_i___type_def_a0d952a17455687d6e9053730d028fa1d}} 
\index{E\+X\+T\+I\+\_\+\+Type\+Def@{E\+X\+T\+I\+\_\+\+Type\+Def}!R\+T\+SR@{R\+T\+SR}}
\index{R\+T\+SR@{R\+T\+SR}!E\+X\+T\+I\+\_\+\+Type\+Def@{E\+X\+T\+I\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{R\+T\+SR}{RTSR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t R\+T\+SR}

E\+X\+TI Rising trigger selection register, Address offset\+: 0x08 

Definition at line 566 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_e_x_t_i___type_def_a9eae93b6cc13d4d25e12f2224e2369c9}\label{struct_e_x_t_i___type_def_a9eae93b6cc13d4d25e12f2224e2369c9}} 
\index{E\+X\+T\+I\+\_\+\+Type\+Def@{E\+X\+T\+I\+\_\+\+Type\+Def}!S\+W\+I\+ER@{S\+W\+I\+ER}}
\index{S\+W\+I\+ER@{S\+W\+I\+ER}!E\+X\+T\+I\+\_\+\+Type\+Def@{E\+X\+T\+I\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{S\+W\+I\+ER}{SWIER}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t S\+W\+I\+ER}

E\+X\+TI Software interrupt event register, Address offset\+: 0x10 

Definition at line 568 of file stm32f4xx.\+h.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+Wilma/\+Documents/\+Git\+Hub/\+S\+D\+\_\+\+H\+U\+\_\+3/\+V\+E\+S\+O\+F\+T\+O\+N-\/16/cmsis\+\_\+boot/\hyperlink{stm32f4xx_8h}{stm32f4xx.\+h}\end{DoxyCompactItemize}
