
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -878.07

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -0.73

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.73

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[666]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3588.53    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  2.40    1.97    2.41 ^ gen_regfile_ff.register_file_i.rf_reg_q[666]$_DFFE_PN0P_/RN (DFFR_X1)
                                  2.41   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ gen_regfile_ff.register_file_i.rf_reg_q[666]$_DFFE_PN0P_/CK (DFFR_X1)
                          3.19    3.19   library removal time
                                  3.19   data required time
-----------------------------------------------------------------------------
                                  3.19   data required time
                                 -2.41   data arrival time
-----------------------------------------------------------------------------
                                 -0.78   slack (VIOLATED)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.13    0.01    0.05    1.15 ^ core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.15 ^ _29919_/A2 (AND2_X1)
                                  1.15   data arrival time

                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                          0.00    1.10   clock reconvergence pessimism
                                  1.10 v _29919_/A1 (AND2_X1)
                          0.00    1.10   clock gating hold time
                                  1.10   data required time
-----------------------------------------------------------------------------
                                  1.10   data required time
                                 -1.15   data arrival time
-----------------------------------------------------------------------------
                                  0.05   slack (MET)


Startpoint: load_store_unit_i.data_we_q$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: id_stage_i.controller_i.store_err_q$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/CK (DFFR_X1)
     2    2.91    0.01    0.07    0.07 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/QN (DFFR_X1)
                                         _01159_ (net)
                  0.01    0.00    0.07 ^ _20134_/A1 (NOR3_X1)
     2    4.05    0.01    0.01    0.08 v _20134_/ZN (NOR3_X1)
                                         id_stage_i.controller_i.store_err_d (net)
                  0.01    0.00    0.08 v id_stage_i.controller_i.store_err_q$_DFF_PN0_/D (DFFR_X1)
                                  0.08   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ id_stage_i.controller_i.store_err_q$_DFF_PN0_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.08   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[666]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3588.53    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  2.40    1.97    2.41 ^ gen_regfile_ff.register_file_i.rf_reg_q[666]$_DFFE_PN0P_/RN (DFFR_X1)
                                  2.41   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[666]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.52    1.68   library recovery time
                                  1.68   data required time
-----------------------------------------------------------------------------
                                  1.68   data required time
                                 -2.41   data arrival time
-----------------------------------------------------------------------------
                                 -0.73   slack (VIOLATED)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.05    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[701]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/CK (DFF_X1)
     1    4.78    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[0] (net)
                  0.01    0.00    0.09 ^ _16524_/A (BUF_X4)
     9   25.15    0.02    0.03    0.13 ^ _16524_/Z (BUF_X4)
                                         _10708_ (net)
                  0.02    0.00    0.13 ^ _16525_/A (BUF_X4)
    10   45.30    0.03    0.04    0.17 ^ _16525_/Z (BUF_X4)
                                         _10709_ (net)
                  0.03    0.00    0.17 ^ _16526_/A (BUF_X2)
    10   39.75    0.05    0.07    0.24 ^ _16526_/Z (BUF_X2)
                                         _10710_ (net)
                  0.05    0.00    0.24 ^ _16527_/A (BUF_X2)
    19   57.93    0.07    0.09    0.34 ^ _16527_/Z (BUF_X2)
                                         _10711_ (net)
                  0.07    0.01    0.34 ^ _18242_/A (BUF_X2)
    10   21.08    0.03    0.05    0.39 ^ _18242_/Z (BUF_X2)
                                         _12359_ (net)
                  0.03    0.00    0.39 ^ _18263_/A (BUF_X2)
    10   39.70    0.05    0.07    0.46 ^ _18263_/Z (BUF_X2)
                                         _12380_ (net)
                  0.05    0.00    0.46 ^ _18264_/A (BUF_X2)
    10   29.77    0.04    0.06    0.52 ^ _18264_/Z (BUF_X2)
                                         _12381_ (net)
                  0.04    0.00    0.53 ^ _18461_/S (MUX2_X1)
     1    3.36    0.01    0.07    0.59 v _18461_/Z (MUX2_X1)
                                         _12570_ (net)
                  0.01    0.00    0.59 v _18462_/B (MUX2_X1)
     1    0.97    0.01    0.06    0.65 v _18462_/Z (MUX2_X1)
                                         _12571_ (net)
                  0.01    0.00    0.65 v _18470_/A (MUX2_X1)
     1    4.90    0.01    0.07    0.71 v _18470_/Z (MUX2_X1)
                                         _12579_ (net)
                  0.01    0.00    0.72 v _18471_/B1 (AOI21_X1)
     8   37.75    0.18    0.20    0.91 ^ _18471_/ZN (AOI21_X1)
                                         _12580_ (net)
                  0.18    0.02    0.93 ^ _20600_/A (MUX2_X1)
     7   19.71    0.05    0.10    1.04 ^ _20600_/Z (MUX2_X1)
                                         _03909_ (net)
                  0.05    0.00    1.04 ^ _20998_/A (BUF_X1)
    10   24.37    0.06    0.08    1.12 ^ _20998_/Z (BUF_X1)
                                         _04142_ (net)
                  0.06    0.00    1.12 ^ _21067_/A2 (NAND2_X1)
     1    3.57    0.02    0.03    1.15 v _21067_/ZN (NAND2_X1)
                                         _15009_ (net)
                  0.02    0.00    1.15 v _30197_/B (FA_X1)
     1    4.62    0.02    0.13    1.28 ^ _30197_/S (FA_X1)
                                         _15012_ (net)
                  0.02    0.00    1.28 ^ _30199_/A (FA_X1)
     1    3.89    0.02    0.09    1.37 v _30199_/S (FA_X1)
                                         _15020_ (net)
                  0.02    0.00    1.37 v _30202_/B (FA_X1)
     1    5.23    0.02    0.13    1.50 ^ _30202_/S (FA_X1)
                                         _15031_ (net)
                  0.02    0.00    1.50 ^ _30207_/A (FA_X1)
     1    4.09    0.02    0.09    1.60 v _30207_/S (FA_X1)
                                         _15049_ (net)
                  0.02    0.00    1.60 v _30211_/A (FA_X1)
     1    4.37    0.02    0.12    1.72 ^ _30211_/S (FA_X1)
                                         _15064_ (net)
                  0.02    0.00    1.72 ^ _30212_/A (FA_X1)
     1    1.80    0.01    0.09    1.81 v _30212_/S (FA_X1)
                                         _15067_ (net)
                  0.01    0.00    1.81 v _21502_/A (INV_X1)
     1    3.55    0.01    0.02    1.83 ^ _21502_/ZN (INV_X1)
                                         _16138_ (net)
                  0.01    0.00    1.83 ^ _30538_/A (HA_X1)
     1    1.48    0.02    0.05    1.87 ^ _30538_/S (HA_X1)
                                         _16141_ (net)
                  0.02    0.00    1.87 ^ _23588_/A (BUF_X1)
     5    8.99    0.02    0.04    1.92 ^ _23588_/Z (BUF_X1)
                                         _06098_ (net)
                  0.02    0.00    1.92 ^ _23632_/A2 (NAND3_X1)
     1    1.68    0.02    0.02    1.94 v _23632_/ZN (NAND3_X1)
                                         _06140_ (net)
                  0.02    0.00    1.94 v _23633_/A3 (NOR3_X1)
     2    4.69    0.05    0.08    2.02 ^ _23633_/ZN (NOR3_X1)
                                         _06141_ (net)
                  0.05    0.00    2.02 ^ _23682_/A2 (NOR2_X1)
     1    3.36    0.01    0.02    2.03 v _23682_/ZN (NOR2_X1)
                                         _06188_ (net)
                  0.01    0.00    2.03 v _23683_/B2 (AOI21_X2)
     5   13.99    0.04    0.06    2.09 ^ _23683_/ZN (AOI21_X2)
                                         _06189_ (net)
                  0.04    0.00    2.10 ^ _23908_/A3 (AND4_X1)
     2    3.74    0.02    0.07    2.17 ^ _23908_/ZN (AND4_X1)
                                         _06405_ (net)
                  0.02    0.00    2.17 ^ _23912_/A2 (NOR3_X1)
     1    2.54    0.01    0.01    2.18 v _23912_/ZN (NOR3_X1)
                                         _06409_ (net)
                  0.01    0.00    2.18 v _23913_/B (XOR2_X1)
     1    3.47    0.03    0.04    2.22 ^ _23913_/Z (XOR2_X1)
                                         _06410_ (net)
                  0.03    0.00    2.22 ^ _23914_/B (MUX2_X1)
     2    5.76    0.02    0.05    2.28 ^ _23914_/Z (MUX2_X1)
                                         _06411_ (net)
                  0.02    0.00    2.28 ^ _23915_/A2 (NAND2_X1)
     1    3.81    0.02    0.02    2.30 v _23915_/ZN (NAND2_X1)
                                         _06412_ (net)
                  0.02    0.00    2.30 v _23924_/B2 (AOI221_X1)
     1    4.59    0.06    0.10    2.40 ^ _23924_/ZN (AOI221_X1)
                                         _06421_ (net)
                  0.06    0.00    2.40 ^ _23925_/B1 (AOI21_X1)
     4   13.26    0.03    0.06    2.46 v _23925_/ZN (AOI21_X1)
                                         _06422_ (net)
                  0.03    0.00    2.46 v _24289_/A (BUF_X1)
    10   17.09    0.02    0.06    2.52 v _24289_/Z (BUF_X1)
                                         _06679_ (net)
                  0.02    0.00    2.52 v _25166_/B (MUX2_X1)
     1    1.35    0.01    0.06    2.58 v _25166_/Z (MUX2_X1)
                                         _01948_ (net)
                  0.01    0.00    2.58 v gen_regfile_ff.register_file_i.rf_reg_q[701]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.58   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[701]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.58   data arrival time
-----------------------------------------------------------------------------
                                 -0.42   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[666]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3588.53    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  2.40    1.97    2.41 ^ gen_regfile_ff.register_file_i.rf_reg_q[666]$_DFFE_PN0P_/RN (DFFR_X1)
                                  2.41   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[666]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.52    1.68   library recovery time
                                  1.68   data required time
-----------------------------------------------------------------------------
                                  1.68   data required time
                                 -2.41   data arrival time
-----------------------------------------------------------------------------
                                 -0.73   slack (VIOLATED)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.05    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[701]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/CK (DFF_X1)
     1    4.78    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[0] (net)
                  0.01    0.00    0.09 ^ _16524_/A (BUF_X4)
     9   25.15    0.02    0.03    0.13 ^ _16524_/Z (BUF_X4)
                                         _10708_ (net)
                  0.02    0.00    0.13 ^ _16525_/A (BUF_X4)
    10   45.30    0.03    0.04    0.17 ^ _16525_/Z (BUF_X4)
                                         _10709_ (net)
                  0.03    0.00    0.17 ^ _16526_/A (BUF_X2)
    10   39.75    0.05    0.07    0.24 ^ _16526_/Z (BUF_X2)
                                         _10710_ (net)
                  0.05    0.00    0.24 ^ _16527_/A (BUF_X2)
    19   57.93    0.07    0.09    0.34 ^ _16527_/Z (BUF_X2)
                                         _10711_ (net)
                  0.07    0.01    0.34 ^ _18242_/A (BUF_X2)
    10   21.08    0.03    0.05    0.39 ^ _18242_/Z (BUF_X2)
                                         _12359_ (net)
                  0.03    0.00    0.39 ^ _18263_/A (BUF_X2)
    10   39.70    0.05    0.07    0.46 ^ _18263_/Z (BUF_X2)
                                         _12380_ (net)
                  0.05    0.00    0.46 ^ _18264_/A (BUF_X2)
    10   29.77    0.04    0.06    0.52 ^ _18264_/Z (BUF_X2)
                                         _12381_ (net)
                  0.04    0.00    0.53 ^ _18461_/S (MUX2_X1)
     1    3.36    0.01    0.07    0.59 v _18461_/Z (MUX2_X1)
                                         _12570_ (net)
                  0.01    0.00    0.59 v _18462_/B (MUX2_X1)
     1    0.97    0.01    0.06    0.65 v _18462_/Z (MUX2_X1)
                                         _12571_ (net)
                  0.01    0.00    0.65 v _18470_/A (MUX2_X1)
     1    4.90    0.01    0.07    0.71 v _18470_/Z (MUX2_X1)
                                         _12579_ (net)
                  0.01    0.00    0.72 v _18471_/B1 (AOI21_X1)
     8   37.75    0.18    0.20    0.91 ^ _18471_/ZN (AOI21_X1)
                                         _12580_ (net)
                  0.18    0.02    0.93 ^ _20600_/A (MUX2_X1)
     7   19.71    0.05    0.10    1.04 ^ _20600_/Z (MUX2_X1)
                                         _03909_ (net)
                  0.05    0.00    1.04 ^ _20998_/A (BUF_X1)
    10   24.37    0.06    0.08    1.12 ^ _20998_/Z (BUF_X1)
                                         _04142_ (net)
                  0.06    0.00    1.12 ^ _21067_/A2 (NAND2_X1)
     1    3.57    0.02    0.03    1.15 v _21067_/ZN (NAND2_X1)
                                         _15009_ (net)
                  0.02    0.00    1.15 v _30197_/B (FA_X1)
     1    4.62    0.02    0.13    1.28 ^ _30197_/S (FA_X1)
                                         _15012_ (net)
                  0.02    0.00    1.28 ^ _30199_/A (FA_X1)
     1    3.89    0.02    0.09    1.37 v _30199_/S (FA_X1)
                                         _15020_ (net)
                  0.02    0.00    1.37 v _30202_/B (FA_X1)
     1    5.23    0.02    0.13    1.50 ^ _30202_/S (FA_X1)
                                         _15031_ (net)
                  0.02    0.00    1.50 ^ _30207_/A (FA_X1)
     1    4.09    0.02    0.09    1.60 v _30207_/S (FA_X1)
                                         _15049_ (net)
                  0.02    0.00    1.60 v _30211_/A (FA_X1)
     1    4.37    0.02    0.12    1.72 ^ _30211_/S (FA_X1)
                                         _15064_ (net)
                  0.02    0.00    1.72 ^ _30212_/A (FA_X1)
     1    1.80    0.01    0.09    1.81 v _30212_/S (FA_X1)
                                         _15067_ (net)
                  0.01    0.00    1.81 v _21502_/A (INV_X1)
     1    3.55    0.01    0.02    1.83 ^ _21502_/ZN (INV_X1)
                                         _16138_ (net)
                  0.01    0.00    1.83 ^ _30538_/A (HA_X1)
     1    1.48    0.02    0.05    1.87 ^ _30538_/S (HA_X1)
                                         _16141_ (net)
                  0.02    0.00    1.87 ^ _23588_/A (BUF_X1)
     5    8.99    0.02    0.04    1.92 ^ _23588_/Z (BUF_X1)
                                         _06098_ (net)
                  0.02    0.00    1.92 ^ _23632_/A2 (NAND3_X1)
     1    1.68    0.02    0.02    1.94 v _23632_/ZN (NAND3_X1)
                                         _06140_ (net)
                  0.02    0.00    1.94 v _23633_/A3 (NOR3_X1)
     2    4.69    0.05    0.08    2.02 ^ _23633_/ZN (NOR3_X1)
                                         _06141_ (net)
                  0.05    0.00    2.02 ^ _23682_/A2 (NOR2_X1)
     1    3.36    0.01    0.02    2.03 v _23682_/ZN (NOR2_X1)
                                         _06188_ (net)
                  0.01    0.00    2.03 v _23683_/B2 (AOI21_X2)
     5   13.99    0.04    0.06    2.09 ^ _23683_/ZN (AOI21_X2)
                                         _06189_ (net)
                  0.04    0.00    2.10 ^ _23908_/A3 (AND4_X1)
     2    3.74    0.02    0.07    2.17 ^ _23908_/ZN (AND4_X1)
                                         _06405_ (net)
                  0.02    0.00    2.17 ^ _23912_/A2 (NOR3_X1)
     1    2.54    0.01    0.01    2.18 v _23912_/ZN (NOR3_X1)
                                         _06409_ (net)
                  0.01    0.00    2.18 v _23913_/B (XOR2_X1)
     1    3.47    0.03    0.04    2.22 ^ _23913_/Z (XOR2_X1)
                                         _06410_ (net)
                  0.03    0.00    2.22 ^ _23914_/B (MUX2_X1)
     2    5.76    0.02    0.05    2.28 ^ _23914_/Z (MUX2_X1)
                                         _06411_ (net)
                  0.02    0.00    2.28 ^ _23915_/A2 (NAND2_X1)
     1    3.81    0.02    0.02    2.30 v _23915_/ZN (NAND2_X1)
                                         _06412_ (net)
                  0.02    0.00    2.30 v _23924_/B2 (AOI221_X1)
     1    4.59    0.06    0.10    2.40 ^ _23924_/ZN (AOI221_X1)
                                         _06421_ (net)
                  0.06    0.00    2.40 ^ _23925_/B1 (AOI21_X1)
     4   13.26    0.03    0.06    2.46 v _23925_/ZN (AOI21_X1)
                                         _06422_ (net)
                  0.03    0.00    2.46 v _24289_/A (BUF_X1)
    10   17.09    0.02    0.06    2.52 v _24289_/Z (BUF_X1)
                                         _06679_ (net)
                  0.02    0.00    2.52 v _25166_/B (MUX2_X1)
     1    1.35    0.01    0.06    2.58 v _25166_/Z (MUX2_X1)
                                         _01948_ (net)
                  0.01    0.00    2.58 v gen_regfile_ff.register_file_i.rf_reg_q[701]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.58   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[701]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.58   data arrival time
-----------------------------------------------------------------------------
                                 -0.42   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max slew

Pin                                    Limit    Slew   Slack
------------------------------------------------------------
_20440_/ZN                              0.20    0.28   -0.08 (VIOLATED)
_22911_/ZN                              0.20    0.21   -0.01 (VIOLATED)
_27512_/ZN                              0.20    0.21   -0.01 (VIOLATED)
_24776_/ZN                              0.20    0.21   -0.01 (VIOLATED)
_20328_/ZN                              0.20    0.20   -0.00 (VIOLATED)
_22344_/ZN                              0.20    0.20   -0.00 (VIOLATED)
_27522_/ZN                              0.20    0.20   -0.00 (VIOLATED)
_22217_/ZN                              0.20    0.20   -0.00 (VIOLATED)
_22284_/ZN                              0.20    0.20   -0.00 (VIOLATED)
_27504_/ZN                              0.20    0.20   -0.00 (VIOLATED)

max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_27512_/ZN                             23.23   41.49  -18.26 (VIOLATED)
_20440_/ZN                             10.47   28.12  -17.65 (VIOLATED)
_22344_/ZN                             23.23   40.37  -17.14 (VIOLATED)
_27522_/ZN                             23.23   40.35  -17.11 (VIOLATED)
_22217_/ZN                             23.23   40.29  -17.06 (VIOLATED)
_22284_/ZN                             23.23   40.22  -16.99 (VIOLATED)
_27504_/ZN                             23.23   39.76  -16.53 (VIOLATED)
_17048_/Z                              25.33   40.63  -15.30 (VIOLATED)
_18977_/ZN                             26.02   41.17  -15.15 (VIOLATED)
_22176_/ZN                             23.23   37.83  -14.60 (VIOLATED)
_22133_/ZN                             23.23   37.20  -13.97 (VIOLATED)
_19183_/ZN                             26.70   40.30  -13.59 (VIOLATED)
_22089_/ZN                             23.23   36.35  -13.12 (VIOLATED)
_19731_/ZN                             26.02   38.80  -12.79 (VIOLATED)
_18417_/ZN                             26.02   38.66  -12.64 (VIOLATED)
_18471_/ZN                             25.33   37.75  -12.42 (VIOLATED)
_24776_/ZN                             16.02   28.28  -12.26 (VIOLATED)
_20328_/ZN                             16.02   27.85  -11.82 (VIOLATED)
_18303_/ZN                             25.33   37.09  -11.76 (VIOLATED)
_19370_/ZN                             26.02   37.67  -11.65 (VIOLATED)
_19924_/ZN                             25.33   36.65  -11.32 (VIOLATED)
_18358_/ZN                             25.33   36.38  -11.05 (VIOLATED)
_20319_/Z                              25.33   36.32  -10.99 (VIOLATED)
_22052_/ZN                             23.23   33.80  -10.57 (VIOLATED)
_22073_/ZN                             23.23   33.78  -10.55 (VIOLATED)
_19553_/ZN                             26.02   36.36  -10.35 (VIOLATED)
_19384_/ZN                             26.70   36.64   -9.94 (VIOLATED)
_19863_/ZN                             25.33   35.14   -9.81 (VIOLATED)
_22911_/ZN                             10.47   19.94   -9.47 (VIOLATED)
_20318_/Z                              25.33   34.38   -9.05 (VIOLATED)
_18215_/ZN                             26.02   35.05   -9.04 (VIOLATED)
_20890_/ZN                             16.02   24.99   -8.97 (VIOLATED)
_17534_/ZN                             13.81   22.15   -8.34 (VIOLATED)
_25831_/ZN                             10.47   18.32   -7.85 (VIOLATED)
_19965_/ZN                             25.33   33.05   -7.72 (VIOLATED)
_18615_/ZN                             28.99   36.36   -7.37 (VIOLATED)
_22301_/ZN                             10.47   17.71   -7.24 (VIOLATED)
_23322_/ZN                             10.47   17.63   -7.15 (VIOLATED)
_19781_/ZN                             25.33   32.44   -7.11 (VIOLATED)
_18429_/ZN                             26.02   32.73   -6.72 (VIOLATED)
_20147_/ZN                             10.47   16.84   -6.37 (VIOLATED)
_18028_/ZN                             26.02   32.15   -6.13 (VIOLATED)
_17872_/ZN                             25.33   30.89   -5.56 (VIOLATED)
_22360_/ZN                             10.47   15.99   -5.52 (VIOLATED)
_19421_/ZN                             25.33   30.78   -5.45 (VIOLATED)
_22363_/ZN                             26.05   31.34   -5.28 (VIOLATED)
_20352_/ZN                             16.02   21.16   -5.14 (VIOLATED)
_23513_/ZN                             13.81   18.78   -4.97 (VIOLATED)
_18225_/ZN                             26.02   30.91   -4.90 (VIOLATED)
_18603_/ZN                             26.02   30.88   -4.86 (VIOLATED)
_18055_/ZN                             28.99   33.33   -4.33 (VIOLATED)
_19681_/ZN                             25.33   29.45   -4.12 (VIOLATED)
_22195_/ZN                             16.02   20.07   -4.05 (VIOLATED)
_27336_/ZN                             25.33   29.23   -3.90 (VIOLATED)
_21844_/ZN                             10.47   14.31   -3.84 (VIOLATED)
_22831_/ZN                             10.47   13.46   -2.99 (VIOLATED)
_20148_/ZN                             10.47   13.42   -2.95 (VIOLATED)
_27150_/ZN                             26.05   28.65   -2.59 (VIOLATED)
_22883_/ZN                             16.02   18.49   -2.47 (VIOLATED)
_22868_/ZN                             10.47   12.84   -2.37 (VIOLATED)
_27740_/ZN                             10.47   12.78   -2.31 (VIOLATED)
_17917_/ZN                             25.33   27.34   -2.01 (VIOLATED)
_17229_/ZN                             16.02   18.03   -2.00 (VIOLATED)
_17829_/ZN                             26.05   27.55   -1.49 (VIOLATED)
_23367_/ZN                             16.02   17.27   -1.25 (VIOLATED)
_19639_/ZN                             26.05   27.26   -1.20 (VIOLATED)
_27230_/ZN                             25.33   26.43   -1.10 (VIOLATED)
_21836_/ZN                             10.47   11.18   -0.71 (VIOLATED)
_28321_/ZN                             16.02   16.65   -0.63 (VIOLATED)
_22366_/ZN                             16.02   16.50   -0.48 (VIOLATED)
_17619_/ZN                             16.02   16.29   -0.27 (VIOLATED)


==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
-0.0828724056482315

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
-0.4174

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
-18.259319305419922

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
23.23150062561035

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.7860

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 10

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 71

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 2284

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 1658

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[701]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/CK (DFF_X1)
   0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/Q (DFF_X1)
   0.03    0.13 ^ _16524_/Z (BUF_X4)
   0.04    0.17 ^ _16525_/Z (BUF_X4)
   0.07    0.24 ^ _16526_/Z (BUF_X2)
   0.09    0.34 ^ _16527_/Z (BUF_X2)
   0.06    0.39 ^ _18242_/Z (BUF_X2)
   0.07    0.46 ^ _18263_/Z (BUF_X2)
   0.06    0.52 ^ _18264_/Z (BUF_X2)
   0.07    0.59 v _18461_/Z (MUX2_X1)
   0.06    0.65 v _18462_/Z (MUX2_X1)
   0.07    0.71 v _18470_/Z (MUX2_X1)
   0.20    0.91 ^ _18471_/ZN (AOI21_X1)
   0.12    1.04 ^ _20600_/Z (MUX2_X1)
   0.09    1.12 ^ _20998_/Z (BUF_X1)
   0.03    1.15 v _21067_/ZN (NAND2_X1)
   0.13    1.28 ^ _30197_/S (FA_X1)
   0.09    1.37 v _30199_/S (FA_X1)
   0.13    1.50 ^ _30202_/S (FA_X1)
   0.09    1.60 v _30207_/S (FA_X1)
   0.12    1.72 ^ _30211_/S (FA_X1)
   0.09    1.81 v _30212_/S (FA_X1)
   0.02    1.83 ^ _21502_/ZN (INV_X1)
   0.05    1.87 ^ _30538_/S (HA_X1)
   0.04    1.92 ^ _23588_/Z (BUF_X1)
   0.02    1.94 v _23632_/ZN (NAND3_X1)
   0.08    2.02 ^ _23633_/ZN (NOR3_X1)
   0.02    2.03 v _23682_/ZN (NOR2_X1)
   0.06    2.09 ^ _23683_/ZN (AOI21_X2)
   0.07    2.17 ^ _23908_/ZN (AND4_X1)
   0.01    2.18 v _23912_/ZN (NOR3_X1)
   0.04    2.22 ^ _23913_/Z (XOR2_X1)
   0.05    2.28 ^ _23914_/Z (MUX2_X1)
   0.02    2.30 v _23915_/ZN (NAND2_X1)
   0.10    2.40 ^ _23924_/ZN (AOI221_X1)
   0.06    2.46 v _23925_/ZN (AOI21_X1)
   0.06    2.52 v _24289_/Z (BUF_X1)
   0.06    2.58 v _25166_/Z (MUX2_X1)
   0.00    2.58 v gen_regfile_ff.register_file_i.rf_reg_q[701]$_DFFE_PN0P_/D (DFFR_X1)
           2.58   data arrival time

   2.20    2.20   clock core_clock (rise edge)
   0.00    2.20   clock network delay (ideal)
   0.00    2.20   clock reconvergence pessimism
           2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[701]$_DFFE_PN0P_/CK (DFFR_X1)
  -0.04    2.16   library setup time
           2.16   data required time
---------------------------------------------------------
           2.16   data required time
          -2.58   data arrival time
---------------------------------------------------------
          -0.42   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: load_store_unit_i.data_we_q$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: id_stage_i.controller_i.store_err_q$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/CK (DFFR_X1)
   0.07    0.07 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/QN (DFFR_X1)
   0.01    0.08 v _20134_/ZN (NOR3_X1)
   0.00    0.08 v id_stage_i.controller_i.store_err_q$_DFF_PN0_/D (DFFR_X1)
           0.08   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ id_stage_i.controller_i.store_err_q$_DFF_PN0_/CK (DFFR_X1)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.08   data arrival time
---------------------------------------------------------
           0.08   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
2.4071

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-0.7281

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-30.248016

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.16e-02   1.51e-03   1.56e-04   1.33e-02  16.6%
Combinational          2.99e-02   3.57e-02   4.29e-04   6.61e-02  82.9%
Clock                  1.63e-06   3.75e-04   2.97e-08   3.76e-04   0.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.15e-02   3.76e-02   5.85e-04   7.97e-02 100.0%
                          52.1%      47.2%       0.7%
