/opt/intelFPGA/18.0/modelsim_ase/bin/vlib /home/feilong/Storages/fpga/000_vivado_sim_linux32/jesd204_v7_2_3
/opt/intelFPGA/18.0/modelsim_ase/bin/vmap jesd204_v7_2_3 /home/feilong/Storages/fpga/000_vivado_sim_linux32/jesd204_v7_2_3
/opt/intelFPGA/18.0/modelsim_ase/bin/vlog  -32 +incdir+/home/feilong/.cxl.ip/incl -work jesd204_v7_2_3 -f /home/feilong/Storages/fpga/000_vivado_sim_linux32/jesd204_v7_2_3/.cxl.verilog.jesd204_v7_2_3.jesd204_v7_2_3.lin64.cmf
