Output for test 107: br
Assembly:

.orig x3000

; cc = z
lea r7, z
ldw r0 r7 #0

brp bad
brn bad
brnp bad

; cc = n
lea r7, n
ldw r0 r7 #0

brp bad
brz bad
brzp bad

; cc = p
lea r7, p
ldw r0 r7 #0

brn bad
brz bad
brnz bad

br BRANCH0

bad add r1 r1 #1 ; Code should never get here
halt

BRANCH0 lea r7, z
ldw r0 r7 #0

brz BRANCH1
add r1 r1 #1 ; Code should never get here
halt

BRANCH1 brnz BRANCH2
add r1 r1 #1 ; Code should never get here
halt

BRANCH2 brzp BRANCH3
add r1 r1 #1 ; Code should never get here
halt

BRANCH3 lea r7, p
ldw r0 r7 #0

brp BRANCH4
add r1 r1 #1 ; Code should never get here
halt

BRANCH4 brzp BRANCH5
add r1 r1 #1 ; Code should never get here
halt

BRANCH5 brnp BRANCH6
add r1 r1 #1 ; Code should never get here
halt

BRANCH6 lea r7, n
ldw r0 r7 #0

brn BRANCH7
add r1 r1 #1 ; Code should never get here
halt

BRANCH7 brnz BRANCH8
add r1 r1 #1 ; Code should never get here
halt

BRANCH8 brnp BRANCH9
add r1 r1 #1 ; Code should never get here
halt

BRANCH9 brnzp good
add r1 r1 #1 ; Code should never get here
halt

good add r2 r2 #1
halt

z .fill #0
n .fill #-1
p .fill #1

.end

; R1 = 0x0000
; R2 = 0x0001

START SIMULATOR OUTPUT

LC-3b Simulator

Loading Control Store from file: ucode

Read 59 words from program into memory.

LC-3b-SIM> 
Simulating...

CYCLE_COUNT = 0
in MEM_stage
in AGEX_stage, Valid = 0
-------------in eval_shf----------------
PS.AGEX_IR = 0x0000
bit5 = 0, bit4 = 0, imm4 = 0x0000
PS.AGEX_SR1 = 0x0000
performing left shift
result = 0x0000
in DE_stage
PS.DE_IR = 0x0000
PS.DE_IR(15:11) = 0
CONTROL_STORE_ADDRESS = 0
de_br_stall = 1
v_de_br_stall = 0
sr2id = PS.DE_IR(2:0)
sr1id = 0, sr2id = 0
Loading AGEX
loaded value 0x0000 from REGS[0] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[0] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x3002
NEW_PS.DE_V = 0
ir = 0xfeed
NEW_PS.DE_IR = 0xfeed

CYCLE_COUNT = 1
in MEM_stage
in AGEX_stage, Valid = 0
----------in eval_agexaddr----------
addr2mux_out = 0
output = 0
-------------in eval_shf----------------
PS.AGEX_IR = 0x0000
bit5 = 0, bit4 = 0, imm4 = 0x0000
PS.AGEX_SR1 = 0x0000
performing left shift
result = 0x0000
in DE_stage
PS.DE_IR = 0xfeed
PS.DE_IR(15:11) = 31
CONTROL_STORE_ADDRESS = 63
de_br_stall = 1
v_de_br_stall = 0
sr2id = PS.DE_IR(11:9)
sr1id = 3, sr2id = 7
Loading AGEX
loaded value 0x0000 from REGS[3] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[7] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x3002
NEW_PS.DE_V = 1
ir = 0xee37
NEW_PS.DE_IR = 0xee37
loading new pc

CYCLE_COUNT = 2
in MEM_stage
in AGEX_stage, Valid = 0
-------------in eval_shf----------------
PS.AGEX_IR = 0xfeed
bit5 = 1, bit4 = 0, imm4 = 0x000d
PS.AGEX_SR1 = 0x0000
performing left shift
result = 0x0000
in DE_stage
PS.DE_IR = 0xee37
PS.DE_IR(15:11) = 29
CONTROL_STORE_ADDRESS = 59
de_br_stall = 0
v_de_br_stall = 0
sr2id = PS.DE_IR(11:9)
sr1id = 0, sr2id = 7
Loading AGEX
loaded value 0x0000 from REGS[0] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[7] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x3004
NEW_PS.DE_V = 1
ir = 0x61c0
NEW_PS.DE_IR = 0x61c0
loading new pc

CYCLE_COUNT = 3
in MEM_stage
in AGEX_stage, Valid = 1
----------in eval_agexaddr----------
addr2mux_out = 6e
output = 3070
-------------in eval_shf----------------
PS.AGEX_IR = 0xee37
bit5 = 1, bit4 = 1, imm4 = 0x0007
PS.AGEX_SR1 = 0x0000
performing right shift
result = 0x0000
in DE_stage
PS.DE_IR = 0x61c0
PS.DE_IR(15:11) = 12
CONTROL_STORE_ADDRESS = 24
de_br_stall = 0
v_de_br_stall = 0
sr2id = PS.DE_IR(11:9)
sr1id = 7, sr2id = 0
Loading AGEX
loaded value 0x0000 from REGS[7] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[0] into NEW_PS.AGEX_SR2
in FETCH_stage

CYCLE_COUNT = 4
in MEM_stage
in AGEX_stage, Valid = 0
----------in eval_agexaddr----------
addr2mux_out = 0
output = 0
-------------in eval_shf----------------
PS.AGEX_IR = 0x61c0
bit5 = 0, bit4 = 0, imm4 = 0x0000
PS.AGEX_SR1 = 0x0000
performing left shift
result = 0x0000
in DE_stage
PS.DE_IR = 0x61c0
PS.DE_IR(15:11) = 12
CONTROL_STORE_ADDRESS = 24
de_br_stall = 0
v_de_br_stall = 0
sr2id = PS.DE_IR(11:9)
sr1id = 7, sr2id = 0
Loading AGEX
loaded value 0x0000 from REGS[7] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[0] into NEW_PS.AGEX_SR2
in FETCH_stage

CYCLE_COUNT = 5
in MEM_stage
in AGEX_stage, Valid = 0
----------in eval_agexaddr----------
addr2mux_out = 0
output = 0
-------------in eval_shf----------------
PS.AGEX_IR = 0x61c0
bit5 = 0, bit4 = 0, imm4 = 0x0000
PS.AGEX_SR1 = 0x0000
performing left shift
result = 0x0000
in DE_stage
PS.DE_IR = 0x61c0
PS.DE_IR(15:11) = 12
CONTROL_STORE_ADDRESS = 24
de_br_stall = 0
v_de_br_stall = 0
sr2id = PS.DE_IR(11:9)
sr1id = 7, sr2id = 0
Loading AGEX
loaded value 0x0000 from REGS[7] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[0] into NEW_PS.AGEX_SR2
Loading value 0x3070 into REGS[7]
in FETCH_stage

CYCLE_COUNT = 6
in MEM_stage
in AGEX_stage, Valid = 0
----------in eval_agexaddr----------
addr2mux_out = 0
output = 0
-------------in eval_shf----------------
PS.AGEX_IR = 0x61c0
bit5 = 0, bit4 = 0, imm4 = 0x0000
PS.AGEX_SR1 = 0x0000
performing left shift
result = 0x0000
in DE_stage
PS.DE_IR = 0x61c0
PS.DE_IR(15:11) = 12
CONTROL_STORE_ADDRESS = 24
de_br_stall = 0
v_de_br_stall = 0
sr2id = PS.DE_IR(11:9)
sr1id = 7, sr2id = 0
Loading AGEX
loaded value 0x3070 from REGS[7] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[0] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x3006
NEW_PS.DE_V = 1
ir = 0x020d
NEW_PS.DE_IR = 0x020d
loading new pc

CYCLE_COUNT = 7
in MEM_stage
in AGEX_stage, Valid = 1
----------in eval_agexaddr----------
addr2mux_out = 0
output = 3070
-------------in eval_shf----------------
PS.AGEX_IR = 0x61c0
bit5 = 0, bit4 = 0, imm4 = 0x0000
PS.AGEX_SR1 = 0x3070
performing left shift
result = 0x3070
in DE_stage
PS.DE_IR = 0x020d
PS.DE_IR(15:11) = 0
CONTROL_STORE_ADDRESS = 0
de_br_stall = 1
v_de_br_stall = 1
sr2id = PS.DE_IR(2:0)
sr1id = 0, sr2id = 5
Loading AGEX
loaded value 0x0000 from REGS[0] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[5] into NEW_PS.AGEX_SR2
in FETCH_stage

CYCLE_COUNT = 8
in MEM_stage
making cache access
in AGEX_stage, Valid = 0
----------in eval_agexaddr----------
addr2mux_out = 1a
output = 3020
-------------in eval_shf----------------
PS.AGEX_IR = 0x020d
bit5 = 0, bit4 = 0, imm4 = 0x000d
PS.AGEX_SR1 = 0x0000
performing left shift
result = 0x0000
in DE_stage
PS.DE_IR = 0x020d
PS.DE_IR(15:11) = 0
CONTROL_STORE_ADDRESS = 0
de_br_stall = 1
v_de_br_stall = 1
sr2id = PS.DE_IR(2:0)
sr1id = 0, sr2id = 5
Loading AGEX
loaded value 0x0000 from REGS[0] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[5] into NEW_PS.AGEX_SR2
in FETCH_stage

CYCLE_COUNT = 9
in MEM_stage
in AGEX_stage, Valid = 0
----------in eval_agexaddr----------
addr2mux_out = 1a
output = 3020
-------------in eval_shf----------------
PS.AGEX_IR = 0x020d
bit5 = 0, bit4 = 0, imm4 = 0x000d
PS.AGEX_SR1 = 0x0000
performing left shift
result = 0x0000
in DE_stage
PS.DE_IR = 0x020d
PS.DE_IR(15:11) = 0
CONTROL_STORE_ADDRESS = 0
de_br_stall = 1
v_de_br_stall = 1
sr2id = PS.DE_IR(2:0)
sr1id = 0, sr2id = 5
Loading AGEX
loaded value 0x0000 from REGS[0] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[5] into NEW_PS.AGEX_SR2
Loading value 0x0000 into REGS[0]
loaded new condition codes, N = 0, Z = 1, P = 0
in FETCH_stage

CYCLE_COUNT = 10
in MEM_stage
in AGEX_stage, Valid = 0
----------in eval_agexaddr----------
addr2mux_out = 1a
output = 3020
-------------in eval_shf----------------
PS.AGEX_IR = 0x020d
bit5 = 0, bit4 = 0, imm4 = 0x000d
PS.AGEX_SR1 = 0x0000
performing left shift
result = 0x0000
in DE_stage
PS.DE_IR = 0x020d
PS.DE_IR(15:11) = 0
CONTROL_STORE_ADDRESS = 0
de_br_stall = 1
v_de_br_stall = 1
sr2id = PS.DE_IR(2:0)
sr1id = 0, sr2id = 5
Loading AGEX
loaded value 0x0000 from REGS[0] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[5] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x3008
NEW_PS.DE_V = 0
ir = 0x080c
NEW_PS.DE_IR = 0x080c

CYCLE_COUNT = 11
in MEM_stage
in AGEX_stage, Valid = 1
----------in eval_agexaddr----------
addr2mux_out = 1a
output = 3020
-------------in eval_shf----------------
PS.AGEX_IR = 0x020d
bit5 = 0, bit4 = 0, imm4 = 0x000d
PS.AGEX_SR1 = 0x0000
performing left shift
result = 0x0000
in DE_stage
PS.DE_IR = 0x080c
PS.DE_IR(15:11) = 1
CONTROL_STORE_ADDRESS = 2
de_br_stall = 1
v_de_br_stall = 0
sr2id = PS.DE_IR(2:0)
sr1id = 0, sr2id = 4
Loading AGEX
loaded value 0x0000 from REGS[0] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[4] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x3008
NEW_PS.DE_V = 0
ir = 0x080c
NEW_PS.DE_IR = 0x080c

CYCLE_COUNT = 12
in MEM_stage
cc = 2, nzp = 1
in AGEX_stage, Valid = 0
----------in eval_agexaddr----------
addr2mux_out = 18
output = 3020
-------------in eval_shf----------------
PS.AGEX_IR = 0x080c
bit5 = 0, bit4 = 0, imm4 = 0x000c
PS.AGEX_SR1 = 0x0000
performing left shift
result = 0x0000
in DE_stage
PS.DE_IR = 0x080c
PS.DE_IR(15:11) = 1
CONTROL_STORE_ADDRESS = 2
de_br_stall = 1
v_de_br_stall = 0
sr2id = PS.DE_IR(2:0)
sr1id = 0, sr2id = 4
Loading AGEX
loaded value 0x0000 from REGS[0] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[4] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x3008
NEW_PS.DE_V = 0
ir = 0x080c
NEW_PS.DE_IR = 0x080c
v_mem_br_stall = 1, mem_pcmux = 0

CYCLE_COUNT = 13
in MEM_stage
in AGEX_stage, Valid = 0
----------in eval_agexaddr----------
addr2mux_out = 18
output = 3020
-------------in eval_shf----------------
PS.AGEX_IR = 0x080c
bit5 = 0, bit4 = 0, imm4 = 0x000c
PS.AGEX_SR1 = 0x0000
performing left shift
result = 0x0000
in DE_stage
PS.DE_IR = 0x080c
PS.DE_IR(15:11) = 1
CONTROL_STORE_ADDRESS = 2
de_br_stall = 1
v_de_br_stall = 0
sr2id = PS.DE_IR(2:0)
sr1id = 0, sr2id = 4
Loading AGEX
loaded value 0x0000 from REGS[0] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[4] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x3008
NEW_PS.DE_V = 0
ir = 0xfeed
NEW_PS.DE_IR = 0xfeed

CYCLE_COUNT = 14
in MEM_stage
in AGEX_stage, Valid = 0
----------in eval_agexaddr----------
addr2mux_out = 18
output = 3020
-------------in eval_shf----------------
PS.AGEX_IR = 0x080c
bit5 = 0, bit4 = 0, imm4 = 0x000c
PS.AGEX_SR1 = 0x0000
performing left shift
result = 0x0000
in DE_stage
PS.DE_IR = 0xfeed
PS.DE_IR(15:11) = 31
CONTROL_STORE_ADDRESS = 63
de_br_stall = 1
v_de_br_stall = 0
sr2id = PS.DE_IR(11:9)
sr1id = 3, sr2id = 7
Loading AGEX
loaded value 0x0000 from REGS[3] into NEW_PS.AGEX_SR1
loaded value 0x3070 from REGS[7] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x3008
NEW_PS.DE_V = 1
ir = 0x080c
NEW_PS.DE_IR = 0x080c
loading new pc

CYCLE_COUNT = 15
in MEM_stage
in AGEX_stage, Valid = 0
-------------in eval_shf----------------
PS.AGEX_IR = 0xfeed
bit5 = 1, bit4 = 0, imm4 = 0x000d
PS.AGEX_SR1 = 0x0000
performing left shift
result = 0x0000
in DE_stage
PS.DE_IR = 0x080c
PS.DE_IR(15:11) = 1
CONTROL_STORE_ADDRESS = 2
de_br_stall = 1
v_de_br_stall = 1
sr2id = PS.DE_IR(2:0)
sr1id = 0, sr2id = 4
Loading AGEX
loaded value 0x0000 from REGS[0] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[4] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x300a
NEW_PS.DE_V = 0
ir = 0x0a0b
NEW_PS.DE_IR = 0x0a0b

CYCLE_COUNT = 16
in MEM_stage
in AGEX_stage, Valid = 1
----------in eval_agexaddr----------
addr2mux_out = 18
output = 3020
-------------in eval_shf----------------
PS.AGEX_IR = 0x080c
bit5 = 0, bit4 = 0, imm4 = 0x000c
PS.AGEX_SR1 = 0x0000
performing left shift
result = 0x0000
in DE_stage
PS.DE_IR = 0x0a0b
PS.DE_IR(15:11) = 1
CONTROL_STORE_ADDRESS = 2
de_br_stall = 1
v_de_br_stall = 0
sr2id = PS.DE_IR(2:0)
sr1id = 0, sr2id = 3
Loading AGEX
loaded value 0x0000 from REGS[0] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[3] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x300a
NEW_PS.DE_V = 0
ir = 0x0a0b
NEW_PS.DE_IR = 0x0a0b

CYCLE_COUNT = 17
in MEM_stage
cc = 2, nzp = 4
in AGEX_stage, Valid = 0
----------in eval_agexaddr----------
addr2mux_out = 16
output = 3020
-------------in eval_shf----------------
PS.AGEX_IR = 0x0a0b
bit5 = 0, bit4 = 0, imm4 = 0x000b
PS.AGEX_SR1 = 0x0000
performing left shift
result = 0x0000
in DE_stage
PS.DE_IR = 0x0a0b
PS.DE_IR(15:11) = 1
CONTROL_STORE_ADDRESS = 2
de_br_stall = 1
v_de_br_stall = 0
sr2id = PS.DE_IR(2:0)
sr1id = 0, sr2id = 3
Loading AGEX
loaded value 0x0000 from REGS[0] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[3] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x300a
NEW_PS.DE_V = 0
ir = 0x0a0b
NEW_PS.DE_IR = 0x0a0b
v_mem_br_stall = 1, mem_pcmux = 0

CYCLE_COUNT = 18
in MEM_stage
in AGEX_stage, Valid = 0
----------in eval_agexaddr----------
addr2mux_out = 16
output = 3020
-------------in eval_shf----------------
PS.AGEX_IR = 0x0a0b
bit5 = 0, bit4 = 0, imm4 = 0x000b
PS.AGEX_SR1 = 0x0000
performing left shift
result = 0x0000
in DE_stage
PS.DE_IR = 0x0a0b
PS.DE_IR(15:11) = 1
CONTROL_STORE_ADDRESS = 2
de_br_stall = 1
v_de_br_stall = 0
sr2id = PS.DE_IR(2:0)
sr1id = 0, sr2id = 3
Loading AGEX
loaded value 0x0000 from REGS[0] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[3] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x300a
NEW_PS.DE_V = 1
ir = 0x0a0b
NEW_PS.DE_IR = 0x0a0b
loading new pc

CYCLE_COUNT = 19
in MEM_stage
in AGEX_stage, Valid = 0
----------in eval_agexaddr----------
addr2mux_out = 16
output = 3020
-------------in eval_shf----------------
PS.AGEX_IR = 0x0a0b
bit5 = 0, bit4 = 0, imm4 = 0x000b
PS.AGEX_SR1 = 0x0000
performing left shift
result = 0x0000
in DE_stage
PS.DE_IR = 0x0a0b
PS.DE_IR(15:11) = 1
CONTROL_STORE_ADDRESS = 2
de_br_stall = 1
v_de_br_stall = 1
sr2id = PS.DE_IR(2:0)
sr1id = 0, sr2id = 3
Loading AGEX
loaded value 0x0000 from REGS[0] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[3] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x300c
NEW_PS.DE_V = 0
ir = 0xee33
NEW_PS.DE_IR = 0xee33

CYCLE_COUNT = 20
in MEM_stage
in AGEX_stage, Valid = 1
----------in eval_agexaddr----------
addr2mux_out = 16
output = 3020
-------------in eval_shf----------------
PS.AGEX_IR = 0x0a0b
bit5 = 0, bit4 = 0, imm4 = 0x000b
PS.AGEX_SR1 = 0x0000
performing left shift
result = 0x0000
in DE_stage
PS.DE_IR = 0xee33
PS.DE_IR(15:11) = 29
CONTROL_STORE_ADDRESS = 59
de_br_stall = 0
v_de_br_stall = 0
sr2id = PS.DE_IR(11:9)
sr1id = 0, sr2id = 7
Loading AGEX
loaded value 0x0000 from REGS[0] into NEW_PS.AGEX_SR1
loaded value 0x3070 from REGS[7] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x300c
NEW_PS.DE_V = 0
ir = 0xee33
NEW_PS.DE_IR = 0xee33

CYCLE_COUNT = 21
in MEM_stage
cc = 2, nzp = 5
in AGEX_stage, Valid = 0
----------in eval_agexaddr----------
addr2mux_out = 66
output = 3072
-------------in eval_shf----------------
PS.AGEX_IR = 0xee33
bit5 = 1, bit4 = 1, imm4 = 0x0003
PS.AGEX_SR1 = 0x0000
performing right shift
result = 0x0000
in DE_stage
PS.DE_IR = 0xee33
PS.DE_IR(15:11) = 29
CONTROL_STORE_ADDRESS = 59
de_br_stall = 0
v_de_br_stall = 0
sr2id = PS.DE_IR(11:9)
sr1id = 0, sr2id = 7
Loading AGEX
loaded value 0x0000 from REGS[0] into NEW_PS.AGEX_SR1
loaded value 0x3070 from REGS[7] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x300c
NEW_PS.DE_V = 0
ir = 0xee33
NEW_PS.DE_IR = 0xee33
v_mem_br_stall = 1, mem_pcmux = 0

CYCLE_COUNT = 22
in MEM_stage
in AGEX_stage, Valid = 0
----------in eval_agexaddr----------
addr2mux_out = 66
output = 3072
-------------in eval_shf----------------
PS.AGEX_IR = 0xee33
bit5 = 1, bit4 = 1, imm4 = 0x0003
PS.AGEX_SR1 = 0x0000
performing right shift
result = 0x0000
in DE_stage
PS.DE_IR = 0xee33
PS.DE_IR(15:11) = 29
CONTROL_STORE_ADDRESS = 59
de_br_stall = 0
v_de_br_stall = 0
sr2id = PS.DE_IR(11:9)
sr1id = 0, sr2id = 7
Loading AGEX
loaded value 0x0000 from REGS[0] into NEW_PS.AGEX_SR1
loaded value 0x3070 from REGS[7] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x300c
NEW_PS.DE_V = 1
ir = 0xee33
NEW_PS.DE_IR = 0xee33
loading new pc

CYCLE_COUNT = 23
in MEM_stage
in AGEX_stage, Valid = 0
----------in eval_agexaddr----------
addr2mux_out = 66
output = 3072
-------------in eval_shf----------------
PS.AGEX_IR = 0xee33
bit5 = 1, bit4 = 1, imm4 = 0x0003
PS.AGEX_SR1 = 0x0000
performing right shift
result = 0x0000
in DE_stage
PS.DE_IR = 0xee33
PS.DE_IR(15:11) = 29
CONTROL_STORE_ADDRESS = 59
de_br_stall = 0
v_de_br_stall = 0
sr2id = PS.DE_IR(11:9)
sr1id = 0, sr2id = 7
Loading AGEX
loaded value 0x0000 from REGS[0] into NEW_PS.AGEX_SR1
loaded value 0x3070 from REGS[7] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x300e
NEW_PS.DE_V = 1
ir = 0x61c0
NEW_PS.DE_IR = 0x61c0
loading new pc

CYCLE_COUNT = 24
in MEM_stage
in AGEX_stage, Valid = 1
----------in eval_agexaddr----------
addr2mux_out = 66
output = 3072
-------------in eval_shf----------------
PS.AGEX_IR = 0xee33
bit5 = 1, bit4 = 1, imm4 = 0x0003
PS.AGEX_SR1 = 0x0000
performing right shift
result = 0x0000
in DE_stage
PS.DE_IR = 0x61c0
PS.DE_IR(15:11) = 12
CONTROL_STORE_ADDRESS = 24
de_br_stall = 0
v_de_br_stall = 0
sr2id = PS.DE_IR(11:9)
sr1id = 7, sr2id = 0
Loading AGEX
loaded value 0x3070 from REGS[7] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[0] into NEW_PS.AGEX_SR2
in FETCH_stage

CYCLE_COUNT = 25
in MEM_stage
in AGEX_stage, Valid = 0
----------in eval_agexaddr----------
addr2mux_out = 0
output = 3070
-------------in eval_shf----------------
PS.AGEX_IR = 0x61c0
bit5 = 0, bit4 = 0, imm4 = 0x0000
PS.AGEX_SR1 = 0x3070
performing left shift
result = 0x3070
in DE_stage
PS.DE_IR = 0x61c0
PS.DE_IR(15:11) = 12
CONTROL_STORE_ADDRESS = 24
de_br_stall = 0
v_de_br_stall = 0
sr2id = PS.DE_IR(11:9)
sr1id = 7, sr2id = 0
Loading AGEX
loaded value 0x3070 from REGS[7] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[0] into NEW_PS.AGEX_SR2
in FETCH_stage

CYCLE_COUNT = 26
in MEM_stage
in AGEX_stage, Valid = 0
----------in eval_agexaddr----------
addr2mux_out = 0
output = 3070
-------------in eval_shf----------------
PS.AGEX_IR = 0x61c0
bit5 = 0, bit4 = 0, imm4 = 0x0000
PS.AGEX_SR1 = 0x3070
performing left shift
result = 0x3070
in DE_stage
PS.DE_IR = 0x61c0
PS.DE_IR(15:11) = 12
CONTROL_STORE_ADDRESS = 24
de_br_stall = 0
v_de_br_stall = 0
sr2id = PS.DE_IR(11:9)
sr1id = 7, sr2id = 0
Loading AGEX
loaded value 0x3070 from REGS[7] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[0] into NEW_PS.AGEX_SR2
Loading value 0x3072 into REGS[7]
in FETCH_stage

CYCLE_COUNT = 27
in MEM_stage
in AGEX_stage, Valid = 0
----------in eval_agexaddr----------
addr2mux_out = 0
output = 3070
-------------in eval_shf----------------
PS.AGEX_IR = 0x61c0
bit5 = 0, bit4 = 0, imm4 = 0x0000
PS.AGEX_SR1 = 0x3070
performing left shift
result = 0x3070
in DE_stage
PS.DE_IR = 0x61c0
PS.DE_IR(15:11) = 12
CONTROL_STORE_ADDRESS = 24
de_br_stall = 0
v_de_br_stall = 0
sr2id = PS.DE_IR(11:9)
sr1id = 7, sr2id = 0
Loading AGEX
loaded value 0x3072 from REGS[7] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[0] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x3010
NEW_PS.DE_V = 1
ir = 0x0208
NEW_PS.DE_IR = 0x0208
loading new pc

CYCLE_COUNT = 28
in MEM_stage
in AGEX_stage, Valid = 1
----------in eval_agexaddr----------
addr2mux_out = 0
output = 3072
-------------in eval_shf----------------
PS.AGEX_IR = 0x61c0
bit5 = 0, bit4 = 0, imm4 = 0x0000
PS.AGEX_SR1 = 0x3072
performing left shift
result = 0x3072
in DE_stage
PS.DE_IR = 0x0208
PS.DE_IR(15:11) = 0
CONTROL_STORE_ADDRESS = 0
de_br_stall = 1
v_de_br_stall = 1
sr2id = PS.DE_IR(2:0)
sr1id = 0, sr2id = 0
Loading AGEX
loaded value 0x0000 from REGS[0] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[0] into NEW_PS.AGEX_SR2
in FETCH_stage

CYCLE_COUNT = 29
in MEM_stage
making cache access
in AGEX_stage, Valid = 0
----------in eval_agexaddr----------
addr2mux_out = 10
output = 3020
-------------in eval_shf----------------
PS.AGEX_IR = 0x0208
bit5 = 0, bit4 = 0, imm4 = 0x0008
PS.AGEX_SR1 = 0x0000
performing left shift
result = 0x0000
in DE_stage
PS.DE_IR = 0x0208
PS.DE_IR(15:11) = 0
CONTROL_STORE_ADDRESS = 0
de_br_stall = 1
v_de_br_stall = 1
sr2id = PS.DE_IR(2:0)
sr1id = 0, sr2id = 0
Loading AGEX
loaded value 0x0000 from REGS[0] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[0] into NEW_PS.AGEX_SR2
in FETCH_stage

CYCLE_COUNT = 30
in MEM_stage
in AGEX_stage, Valid = 0
----------in eval_agexaddr----------
addr2mux_out = 10
output = 3020
-------------in eval_shf----------------
PS.AGEX_IR = 0x0208
bit5 = 0, bit4 = 0, imm4 = 0x0008
PS.AGEX_SR1 = 0x0000
performing left shift
result = 0x0000
in DE_stage
PS.DE_IR = 0x0208
PS.DE_IR(15:11) = 0
CONTROL_STORE_ADDRESS = 0
de_br_stall = 1
v_de_br_stall = 1
sr2id = PS.DE_IR(2:0)
sr1id = 0, sr2id = 0
Loading AGEX
loaded value 0x0000 from REGS[0] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[0] into NEW_PS.AGEX_SR2
Loading value 0xffff into REGS[0]
loaded new condition codes, N = 1, Z = 0, P = 0
in FETCH_stage

CYCLE_COUNT = 31
in MEM_stage
in AGEX_stage, Valid = 0
----------in eval_agexaddr----------
addr2mux_out = 10
output = 3020
-------------in eval_shf----------------
PS.AGEX_IR = 0x0208
bit5 = 0, bit4 = 0, imm4 = 0x0008
PS.AGEX_SR1 = 0x0000
performing left shift
result = 0x0000
in DE_stage
PS.DE_IR = 0x0208
PS.DE_IR(15:11) = 0
CONTROL_STORE_ADDRESS = 0
de_br_stall = 1
v_de_br_stall = 1
sr2id = PS.DE_IR(2:0)
sr1id = 0, sr2id = 0
Loading AGEX
loaded value 0xffff from REGS[0] into NEW_PS.AGEX_SR1
loaded value 0xffff from REGS[0] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x3012
NEW_PS.DE_V = 0
ir = 0x0407
NEW_PS.DE_IR = 0x0407

CYCLE_COUNT = 32
in MEM_stage
in AGEX_stage, Valid = 1
----------in eval_agexaddr----------
addr2mux_out = 10
output = 3020
-------------in eval_shf----------------
PS.AGEX_IR = 0x0208
bit5 = 0, bit4 = 0, imm4 = 0x0008
PS.AGEX_SR1 = 0xffff
performing left shift
result = 0xff00
in DE_stage
PS.DE_IR = 0x0407
PS.DE_IR(15:11) = 0
CONTROL_STORE_ADDRESS = 0
de_br_stall = 1
v_de_br_stall = 0
sr2id = PS.DE_IR(2:0)
sr1id = 0, sr2id = 7
Loading AGEX
loaded value 0xffff from REGS[0] into NEW_PS.AGEX_SR1
loaded value 0x3072 from REGS[7] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x3012
NEW_PS.DE_V = 0
ir = 0x0407
NEW_PS.DE_IR = 0x0407

CYCLE_COUNT = 33
in MEM_stage
cc = 4, nzp = 1
in AGEX_stage, Valid = 0
----------in eval_agexaddr----------
addr2mux_out = e
output = 3020
-------------in eval_shf----------------
PS.AGEX_IR = 0x0407
bit5 = 0, bit4 = 0, imm4 = 0x0007
PS.AGEX_SR1 = 0xffff
performing left shift
result = 0xff80
in DE_stage
PS.DE_IR = 0x0407
PS.DE_IR(15:11) = 0
CONTROL_STORE_ADDRESS = 0
de_br_stall = 1
v_de_br_stall = 0
sr2id = PS.DE_IR(2:0)
sr1id = 0, sr2id = 7
Loading AGEX
loaded value 0xffff from REGS[0] into NEW_PS.AGEX_SR1
loaded value 0x3072 from REGS[7] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x3012
NEW_PS.DE_V = 0
ir = 0x0407
NEW_PS.DE_IR = 0x0407
v_mem_br_stall = 1, mem_pcmux = 0

CYCLE_COUNT = 34
in MEM_stage
in AGEX_stage, Valid = 0
----------in eval_agexaddr----------
addr2mux_out = e
output = 3020
-------------in eval_shf----------------
PS.AGEX_IR = 0x0407
bit5 = 0, bit4 = 0, imm4 = 0x0007
PS.AGEX_SR1 = 0xffff
performing left shift
result = 0xff80
in DE_stage
PS.DE_IR = 0x0407
PS.DE_IR(15:11) = 0
CONTROL_STORE_ADDRESS = 0
de_br_stall = 1
v_de_br_stall = 0
sr2id = PS.DE_IR(2:0)
sr1id = 0, sr2id = 7
Loading AGEX
loaded value 0xffff from REGS[0] into NEW_PS.AGEX_SR1
loaded value 0x3072 from REGS[7] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x3012
NEW_PS.DE_V = 1
ir = 0x0407
NEW_PS.DE_IR = 0x0407
loading new pc

CYCLE_COUNT = 35
in MEM_stage
in AGEX_stage, Valid = 0
----------in eval_agexaddr----------
addr2mux_out = e
output = 3020
-------------in eval_shf----------------
PS.AGEX_IR = 0x0407
bit5 = 0, bit4 = 0, imm4 = 0x0007
PS.AGEX_SR1 = 0xffff
performing left shift
result = 0xff80
in DE_stage
PS.DE_IR = 0x0407
PS.DE_IR(15:11) = 0
CONTROL_STORE_ADDRESS = 0
de_br_stall = 1
v_de_br_stall = 1
sr2id = PS.DE_IR(2:0)
sr1id = 0, sr2id = 7
Loading AGEX
loaded value 0xffff from REGS[0] into NEW_PS.AGEX_SR1
loaded value 0x3072 from REGS[7] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x3014
NEW_PS.DE_V = 0
ir = 0x0606
NEW_PS.DE_IR = 0x0606

CYCLE_COUNT = 36
in MEM_stage
in AGEX_stage, Valid = 1
----------in eval_agexaddr----------
addr2mux_out = e
output = 3020
-------------in eval_shf----------------
PS.AGEX_IR = 0x0407
bit5 = 0, bit4 = 0, imm4 = 0x0007
PS.AGEX_SR1 = 0xffff
performing left shift
result = 0xff80
in DE_stage
PS.DE_IR = 0x0606
PS.DE_IR(15:11) = 0
CONTROL_STORE_ADDRESS = 0
de_br_stall = 1
v_de_br_stall = 0
sr2id = PS.DE_IR(2:0)
sr1id = 0, sr2id = 6
Loading AGEX
loaded value 0xffff from REGS[0] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[6] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x3014
NEW_PS.DE_V = 0
ir = 0x0606
NEW_PS.DE_IR = 0x0606

CYCLE_COUNT = 37
in MEM_stage
cc = 4, nzp = 2
in AGEX_stage, Valid = 0
----------in eval_agexaddr----------
addr2mux_out = c
output = 3020
-------------in eval_shf----------------
PS.AGEX_IR = 0x0606
bit5 = 0, bit4 = 0, imm4 = 0x0006
PS.AGEX_SR1 = 0xffff
performing left shift
result = 0xffc0
in DE_stage
PS.DE_IR = 0x0606
PS.DE_IR(15:11) = 0
CONTROL_STORE_ADDRESS = 0
de_br_stall = 1
v_de_br_stall = 0
sr2id = PS.DE_IR(2:0)
sr1id = 0, sr2id = 6
Loading AGEX
loaded value 0xffff from REGS[0] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[6] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x3014
NEW_PS.DE_V = 0
ir = 0x0606
NEW_PS.DE_IR = 0x0606
v_mem_br_stall = 1, mem_pcmux = 0

CYCLE_COUNT = 38
in MEM_stage
in AGEX_stage, Valid = 0
----------in eval_agexaddr----------
addr2mux_out = c
output = 3020
-------------in eval_shf----------------
PS.AGEX_IR = 0x0606
bit5 = 0, bit4 = 0, imm4 = 0x0006
PS.AGEX_SR1 = 0xffff
performing left shift
result = 0xffc0
in DE_stage
PS.DE_IR = 0x0606
PS.DE_IR(15:11) = 0
CONTROL_STORE_ADDRESS = 0
de_br_stall = 1
v_de_br_stall = 0
sr2id = PS.DE_IR(2:0)
sr1id = 0, sr2id = 6
Loading AGEX
loaded value 0xffff from REGS[0] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[6] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x3014
NEW_PS.DE_V = 1
ir = 0x0606
NEW_PS.DE_IR = 0x0606
loading new pc

CYCLE_COUNT = 39
in MEM_stage
in AGEX_stage, Valid = 0
----------in eval_agexaddr----------
addr2mux_out = c
output = 3020
-------------in eval_shf----------------
PS.AGEX_IR = 0x0606
bit5 = 0, bit4 = 0, imm4 = 0x0006
PS.AGEX_SR1 = 0xffff
performing left shift
result = 0xffc0
in DE_stage
PS.DE_IR = 0x0606
PS.DE_IR(15:11) = 0
CONTROL_STORE_ADDRESS = 0
de_br_stall = 1
v_de_br_stall = 1
sr2id = PS.DE_IR(2:0)
sr1id = 0, sr2id = 6
Loading AGEX
loaded value 0xffff from REGS[0] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[6] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x3016
NEW_PS.DE_V = 0
ir = 0xfeed
NEW_PS.DE_IR = 0xfeed

CYCLE_COUNT = 40
in MEM_stage
in AGEX_stage, Valid = 1
----------in eval_agexaddr----------
addr2mux_out = c
output = 3020
-------------in eval_shf----------------
PS.AGEX_IR = 0x0606
bit5 = 0, bit4 = 0, imm4 = 0x0006
PS.AGEX_SR1 = 0xffff
performing left shift
result = 0xffc0
in DE_stage
PS.DE_IR = 0xfeed
PS.DE_IR(15:11) = 31
CONTROL_STORE_ADDRESS = 63
de_br_stall = 1
v_de_br_stall = 0
sr2id = PS.DE_IR(11:9)
sr1id = 3, sr2id = 7
Loading AGEX
loaded value 0x0000 from REGS[3] into NEW_PS.AGEX_SR1
loaded value 0x3072 from REGS[7] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x3016
NEW_PS.DE_V = 0
ir = 0xee2f
NEW_PS.DE_IR = 0xee2f

CYCLE_COUNT = 41
in MEM_stage
cc = 4, nzp = 3
in AGEX_stage, Valid = 0
-------------in eval_shf----------------
PS.AGEX_IR = 0xfeed
bit5 = 1, bit4 = 0, imm4 = 0x000d
PS.AGEX_SR1 = 0x0000
performing left shift
result = 0x0000
in DE_stage
PS.DE_IR = 0xee2f
PS.DE_IR(15:11) = 29
CONTROL_STORE_ADDRESS = 59
de_br_stall = 0
v_de_br_stall = 0
sr2id = PS.DE_IR(11:9)
sr1id = 0, sr2id = 7
Loading AGEX
loaded value 0xffff from REGS[0] into NEW_PS.AGEX_SR1
loaded value 0x3072 from REGS[7] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x3016
NEW_PS.DE_V = 0
ir = 0xee2f
NEW_PS.DE_IR = 0xee2f
v_mem_br_stall = 1, mem_pcmux = 0

CYCLE_COUNT = 42
in MEM_stage
in AGEX_stage, Valid = 0
----------in eval_agexaddr----------
addr2mux_out = 5e
output = 3074
-------------in eval_shf----------------
PS.AGEX_IR = 0xee2f
bit5 = 1, bit4 = 0, imm4 = 0x000f
PS.AGEX_SR1 = 0xffff
performing left shift
result = 0x8000
in DE_stage
PS.DE_IR = 0xee2f
PS.DE_IR(15:11) = 29
CONTROL_STORE_ADDRESS = 59
de_br_stall = 0
v_de_br_stall = 0
sr2id = PS.DE_IR(11:9)
sr1id = 0, sr2id = 7
Loading AGEX
loaded value 0xffff from REGS[0] into NEW_PS.AGEX_SR1
loaded value 0x3072 from REGS[7] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x3016
NEW_PS.DE_V = 1
ir = 0xee2f
NEW_PS.DE_IR = 0xee2f
loading new pc

CYCLE_COUNT = 43
in MEM_stage
in AGEX_stage, Valid = 0
----------in eval_agexaddr----------
addr2mux_out = 5e
output = 3074
-------------in eval_shf----------------
PS.AGEX_IR = 0xee2f
bit5 = 1, bit4 = 0, imm4 = 0x000f
PS.AGEX_SR1 = 0xffff
performing left shift
result = 0x8000
in DE_stage
PS.DE_IR = 0xee2f
PS.DE_IR(15:11) = 29
CONTROL_STORE_ADDRESS = 59
de_br_stall = 0
v_de_br_stall = 0
sr2id = PS.DE_IR(11:9)
sr1id = 0, sr2id = 7
Loading AGEX
loaded value 0xffff from REGS[0] into NEW_PS.AGEX_SR1
loaded value 0x3072 from REGS[7] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x3018
NEW_PS.DE_V = 1
ir = 0x61c0
NEW_PS.DE_IR = 0x61c0
loading new pc

CYCLE_COUNT = 44
in MEM_stage
in AGEX_stage, Valid = 1
----------in eval_agexaddr----------
addr2mux_out = 5e
output = 3074
-------------in eval_shf----------------
PS.AGEX_IR = 0xee2f
bit5 = 1, bit4 = 0, imm4 = 0x000f
PS.AGEX_SR1 = 0xffff
performing left shift
result = 0x8000
in DE_stage
PS.DE_IR = 0x61c0
PS.DE_IR(15:11) = 12
CONTROL_STORE_ADDRESS = 24
de_br_stall = 0
v_de_br_stall = 0
sr2id = PS.DE_IR(11:9)
sr1id = 7, sr2id = 0
Loading AGEX
loaded value 0x3072 from REGS[7] into NEW_PS.AGEX_SR1
loaded value 0xffff from REGS[0] into NEW_PS.AGEX_SR2
in FETCH_stage

CYCLE_COUNT = 45
in MEM_stage
in AGEX_stage, Valid = 0
----------in eval_agexaddr----------
addr2mux_out = 0
output = 3072
-------------in eval_shf----------------
PS.AGEX_IR = 0x61c0
bit5 = 0, bit4 = 0, imm4 = 0x0000
PS.AGEX_SR1 = 0x3072
performing left shift
result = 0x3072
in DE_stage
PS.DE_IR = 0x61c0
PS.DE_IR(15:11) = 12
CONTROL_STORE_ADDRESS = 24
de_br_stall = 0
v_de_br_stall = 0
sr2id = PS.DE_IR(11:9)
sr1id = 7, sr2id = 0
Loading AGEX
loaded value 0x3072 from REGS[7] into NEW_PS.AGEX_SR1
loaded value 0xffff from REGS[0] into NEW_PS.AGEX_SR2
in FETCH_stage

CYCLE_COUNT = 46
in MEM_stage
in AGEX_stage, Valid = 0
----------in eval_agexaddr----------
addr2mux_out = 0
output = 3072
-------------in eval_shf----------------
PS.AGEX_IR = 0x61c0
bit5 = 0, bit4 = 0, imm4 = 0x0000
PS.AGEX_SR1 = 0x3072
performing left shift
result = 0x3072
in DE_stage
PS.DE_IR = 0x61c0
PS.DE_IR(15:11) = 12
CONTROL_STORE_ADDRESS = 24
de_br_stall = 0
v_de_br_stall = 0
sr2id = PS.DE_IR(11:9)
sr1id = 7, sr2id = 0
Loading AGEX
loaded value 0x3072 from REGS[7] into NEW_PS.AGEX_SR1
loaded value 0xffff from REGS[0] into NEW_PS.AGEX_SR2
Loading value 0x3074 into REGS[7]
in FETCH_stage

CYCLE_COUNT = 47
in MEM_stage
in AGEX_stage, Valid = 0
----------in eval_agexaddr----------
addr2mux_out = 0
output = 3072
-------------in eval_shf----------------
PS.AGEX_IR = 0x61c0
bit5 = 0, bit4 = 0, imm4 = 0x0000
PS.AGEX_SR1 = 0x3072
performing left shift
result = 0x3072
in DE_stage
PS.DE_IR = 0x61c0
PS.DE_IR(15:11) = 12
CONTROL_STORE_ADDRESS = 24
de_br_stall = 0
v_de_br_stall = 0
sr2id = PS.DE_IR(11:9)
sr1id = 7, sr2id = 0
Loading AGEX
loaded value 0x3074 from REGS[7] into NEW_PS.AGEX_SR1
loaded value 0xffff from REGS[0] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x301a
NEW_PS.DE_V = 1
ir = 0x0803
NEW_PS.DE_IR = 0x0803
loading new pc

CYCLE_COUNT = 48
in MEM_stage
in AGEX_stage, Valid = 1
----------in eval_agexaddr----------
addr2mux_out = 0
output = 3074
-------------in eval_shf----------------
PS.AGEX_IR = 0x61c0
bit5 = 0, bit4 = 0, imm4 = 0x0000
PS.AGEX_SR1 = 0x3074
performing left shift
result = 0x3074
in DE_stage
PS.DE_IR = 0x0803
PS.DE_IR(15:11) = 1
CONTROL_STORE_ADDRESS = 2
de_br_stall = 1
v_de_br_stall = 1
sr2id = PS.DE_IR(2:0)
sr1id = 0, sr2id = 3
Loading AGEX
loaded value 0xffff from REGS[0] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[3] into NEW_PS.AGEX_SR2
in FETCH_stage

CYCLE_COUNT = 49
in MEM_stage
making cache access
in AGEX_stage, Valid = 0
----------in eval_agexaddr----------
addr2mux_out = 6
output = 3020
-------------in eval_shf----------------
PS.AGEX_IR = 0x0803
bit5 = 0, bit4 = 0, imm4 = 0x0003
PS.AGEX_SR1 = 0xffff
performing left shift
result = 0xfff8
in DE_stage
PS.DE_IR = 0x0803
PS.DE_IR(15:11) = 1
CONTROL_STORE_ADDRESS = 2
de_br_stall = 1
v_de_br_stall = 1
sr2id = PS.DE_IR(2:0)
sr1id = 0, sr2id = 3
Loading AGEX
loaded value 0xffff from REGS[0] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[3] into NEW_PS.AGEX_SR2
in FETCH_stage

CYCLE_COUNT = 50
in MEM_stage
in AGEX_stage, Valid = 0
----------in eval_agexaddr----------
addr2mux_out = 6
output = 3020
-------------in eval_shf----------------
PS.AGEX_IR = 0x0803
bit5 = 0, bit4 = 0, imm4 = 0x0003
PS.AGEX_SR1 = 0xffff
performing left shift
result = 0xfff8
in DE_stage
PS.DE_IR = 0x0803
PS.DE_IR(15:11) = 1
CONTROL_STORE_ADDRESS = 2
de_br_stall = 1
v_de_br_stall = 1
sr2id = PS.DE_IR(2:0)
sr1id = 0, sr2id = 3
Loading AGEX
loaded value 0xffff from REGS[0] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[3] into NEW_PS.AGEX_SR2
Loading value 0x0001 into REGS[0]
loaded new condition codes, N = 0, Z = 0, P = 1
in FETCH_stage

CYCLE_COUNT = 51
in MEM_stage
in AGEX_stage, Valid = 0
----------in eval_agexaddr----------
addr2mux_out = 6
output = 3020
-------------in eval_shf----------------
PS.AGEX_IR = 0x0803
bit5 = 0, bit4 = 0, imm4 = 0x0003
PS.AGEX_SR1 = 0xffff
performing left shift
result = 0xfff8
in DE_stage
PS.DE_IR = 0x0803
PS.DE_IR(15:11) = 1
CONTROL_STORE_ADDRESS = 2
de_br_stall = 1
v_de_br_stall = 1
sr2id = PS.DE_IR(2:0)
sr1id = 0, sr2id = 3
Loading AGEX
loaded value 0x0001 from REGS[0] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[3] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x301c
NEW_PS.DE_V = 0
ir = 0x0402
NEW_PS.DE_IR = 0x0402

CYCLE_COUNT = 52
in MEM_stage
in AGEX_stage, Valid = 1
----------in eval_agexaddr----------
addr2mux_out = 6
output = 3020
-------------in eval_shf----------------
PS.AGEX_IR = 0x0803
bit5 = 0, bit4 = 0, imm4 = 0x0003
PS.AGEX_SR1 = 0x0001
performing left shift
result = 0x0008
in DE_stage
PS.DE_IR = 0x0402
PS.DE_IR(15:11) = 0
CONTROL_STORE_ADDRESS = 0
de_br_stall = 1
v_de_br_stall = 0
sr2id = PS.DE_IR(2:0)
sr1id = 0, sr2id = 2
Loading AGEX
loaded value 0x0001 from REGS[0] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[2] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x301c
NEW_PS.DE_V = 0
ir = 0xfeed
NEW_PS.DE_IR = 0xfeed

CYCLE_COUNT = 53
in MEM_stage
cc = 1, nzp = 4
in AGEX_stage, Valid = 0
----------in eval_agexaddr----------
addr2mux_out = 4
output = 3020
-------------in eval_shf----------------
PS.AGEX_IR = 0x0402
bit5 = 0, bit4 = 0, imm4 = 0x0002
PS.AGEX_SR1 = 0x0001
performing left shift
result = 0x0004
in DE_stage
PS.DE_IR = 0xfeed
PS.DE_IR(15:11) = 31
CONTROL_STORE_ADDRESS = 63
de_br_stall = 1
v_de_br_stall = 0
sr2id = PS.DE_IR(11:9)
sr1id = 3, sr2id = 7
Loading AGEX
loaded value 0x0000 from REGS[3] into NEW_PS.AGEX_SR1
loaded value 0x3074 from REGS[7] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x301c
NEW_PS.DE_V = 0
ir = 0x0402
NEW_PS.DE_IR = 0x0402
v_mem_br_stall = 1, mem_pcmux = 0

CYCLE_COUNT = 54
in MEM_stage
in AGEX_stage, Valid = 0
-------------in eval_shf----------------
PS.AGEX_IR = 0xfeed
bit5 = 1, bit4 = 0, imm4 = 0x000d
PS.AGEX_SR1 = 0x0000
performing left shift
result = 0x0000
in DE_stage
PS.DE_IR = 0x0402
PS.DE_IR(15:11) = 0
CONTROL_STORE_ADDRESS = 0
de_br_stall = 1
v_de_br_stall = 0
sr2id = PS.DE_IR(2:0)
sr1id = 0, sr2id = 2
Loading AGEX
loaded value 0x0001 from REGS[0] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[2] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x301c
NEW_PS.DE_V = 1
ir = 0x0402
NEW_PS.DE_IR = 0x0402
loading new pc

CYCLE_COUNT = 55
in MEM_stage
in AGEX_stage, Valid = 0
----------in eval_agexaddr----------
addr2mux_out = 4
output = 3020
-------------in eval_shf----------------
PS.AGEX_IR = 0x0402
bit5 = 0, bit4 = 0, imm4 = 0x0002
PS.AGEX_SR1 = 0x0001
performing left shift
result = 0x0004
in DE_stage
PS.DE_IR = 0x0402
PS.DE_IR(15:11) = 0
CONTROL_STORE_ADDRESS = 0
de_br_stall = 1
v_de_br_stall = 1
sr2id = PS.DE_IR(2:0)
sr1id = 0, sr2id = 2
Loading AGEX
loaded value 0x0001 from REGS[0] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[2] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x301e
NEW_PS.DE_V = 0
ir = 0x0c01
NEW_PS.DE_IR = 0x0c01

CYCLE_COUNT = 56
in MEM_stage
in AGEX_stage, Valid = 1
----------in eval_agexaddr----------
addr2mux_out = 4
output = 3020
-------------in eval_shf----------------
PS.AGEX_IR = 0x0402
bit5 = 0, bit4 = 0, imm4 = 0x0002
PS.AGEX_SR1 = 0x0001
performing left shift
result = 0x0004
in DE_stage
PS.DE_IR = 0x0c01
PS.DE_IR(15:11) = 1
CONTROL_STORE_ADDRESS = 2
de_br_stall = 1
v_de_br_stall = 0
sr2id = PS.DE_IR(2:0)
sr1id = 0, sr2id = 1
Loading AGEX
loaded value 0x0001 from REGS[0] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[1] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x301e
NEW_PS.DE_V = 0
ir = 0x0c01
NEW_PS.DE_IR = 0x0c01

CYCLE_COUNT = 57
in MEM_stage
cc = 1, nzp = 2
in AGEX_stage, Valid = 0
----------in eval_agexaddr----------
addr2mux_out = 2
output = 3020
-------------in eval_shf----------------
PS.AGEX_IR = 0x0c01
bit5 = 0, bit4 = 0, imm4 = 0x0001
PS.AGEX_SR1 = 0x0001
performing left shift
result = 0x0002
in DE_stage
PS.DE_IR = 0x0c01
PS.DE_IR(15:11) = 1
CONTROL_STORE_ADDRESS = 2
de_br_stall = 1
v_de_br_stall = 0
sr2id = PS.DE_IR(2:0)
sr1id = 0, sr2id = 1
Loading AGEX
loaded value 0x0001 from REGS[0] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[1] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x301e
NEW_PS.DE_V = 0
ir = 0x0c01
NEW_PS.DE_IR = 0x0c01
v_mem_br_stall = 1, mem_pcmux = 0

CYCLE_COUNT = 58
in MEM_stage
in AGEX_stage, Valid = 0
----------in eval_agexaddr----------
addr2mux_out = 2
output = 3020
-------------in eval_shf----------------
PS.AGEX_IR = 0x0c01
bit5 = 0, bit4 = 0, imm4 = 0x0001
PS.AGEX_SR1 = 0x0001
performing left shift
result = 0x0002
in DE_stage
PS.DE_IR = 0x0c01
PS.DE_IR(15:11) = 1
CONTROL_STORE_ADDRESS = 2
de_br_stall = 1
v_de_br_stall = 0
sr2id = PS.DE_IR(2:0)
sr1id = 0, sr2id = 1
Loading AGEX
loaded value 0x0001 from REGS[0] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[1] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x301e
NEW_PS.DE_V = 1
ir = 0x0c01
NEW_PS.DE_IR = 0x0c01
loading new pc

CYCLE_COUNT = 59
in MEM_stage
in AGEX_stage, Valid = 0
----------in eval_agexaddr----------
addr2mux_out = 2
output = 3020
-------------in eval_shf----------------
PS.AGEX_IR = 0x0c01
bit5 = 0, bit4 = 0, imm4 = 0x0001
PS.AGEX_SR1 = 0x0001
performing left shift
result = 0x0002
in DE_stage
PS.DE_IR = 0x0c01
PS.DE_IR(15:11) = 1
CONTROL_STORE_ADDRESS = 2
de_br_stall = 1
v_de_br_stall = 1
sr2id = PS.DE_IR(2:0)
sr1id = 0, sr2id = 1
Loading AGEX
loaded value 0x0001 from REGS[0] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[1] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x3020
NEW_PS.DE_V = 0
ir = 0x0e02
NEW_PS.DE_IR = 0x0e02

CYCLE_COUNT = 60
in MEM_stage
in AGEX_stage, Valid = 1
----------in eval_agexaddr----------
addr2mux_out = 2
output = 3020
-------------in eval_shf----------------
PS.AGEX_IR = 0x0c01
bit5 = 0, bit4 = 0, imm4 = 0x0001
PS.AGEX_SR1 = 0x0001
performing left shift
result = 0x0002
in DE_stage
PS.DE_IR = 0x0e02
PS.DE_IR(15:11) = 1
CONTROL_STORE_ADDRESS = 2
de_br_stall = 1
v_de_br_stall = 0
sr2id = PS.DE_IR(2:0)
sr1id = 0, sr2id = 2
Loading AGEX
loaded value 0x0001 from REGS[0] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[2] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x3020
NEW_PS.DE_V = 0
ir = 0x0e02
NEW_PS.DE_IR = 0x0e02

CYCLE_COUNT = 61
in MEM_stage
cc = 1, nzp = 6
in AGEX_stage, Valid = 0
----------in eval_agexaddr----------
addr2mux_out = 4
output = 3024
-------------in eval_shf----------------
PS.AGEX_IR = 0x0e02
bit5 = 0, bit4 = 0, imm4 = 0x0002
PS.AGEX_SR1 = 0x0001
performing left shift
result = 0x0004
in DE_stage
PS.DE_IR = 0x0e02
PS.DE_IR(15:11) = 1
CONTROL_STORE_ADDRESS = 2
de_br_stall = 1
v_de_br_stall = 0
sr2id = PS.DE_IR(2:0)
sr1id = 0, sr2id = 2
Loading AGEX
loaded value 0x0001 from REGS[0] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[2] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x3020
NEW_PS.DE_V = 0
ir = 0x0e02
NEW_PS.DE_IR = 0x0e02
v_mem_br_stall = 1, mem_pcmux = 0

CYCLE_COUNT = 62
in MEM_stage
in AGEX_stage, Valid = 0
----------in eval_agexaddr----------
addr2mux_out = 4
output = 3024
-------------in eval_shf----------------
PS.AGEX_IR = 0x0e02
bit5 = 0, bit4 = 0, imm4 = 0x0002
PS.AGEX_SR1 = 0x0001
performing left shift
result = 0x0004
in DE_stage
PS.DE_IR = 0x0e02
PS.DE_IR(15:11) = 1
CONTROL_STORE_ADDRESS = 2
de_br_stall = 1
v_de_br_stall = 0
sr2id = PS.DE_IR(2:0)
sr1id = 0, sr2id = 2
Loading AGEX
loaded value 0x0001 from REGS[0] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[2] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x3020
NEW_PS.DE_V = 1
ir = 0x0e02
NEW_PS.DE_IR = 0x0e02
loading new pc

CYCLE_COUNT = 63
in MEM_stage
in AGEX_stage, Valid = 0
----------in eval_agexaddr----------
addr2mux_out = 4
output = 3024
-------------in eval_shf----------------
PS.AGEX_IR = 0x0e02
bit5 = 0, bit4 = 0, imm4 = 0x0002
PS.AGEX_SR1 = 0x0001
performing left shift
result = 0x0004
in DE_stage
PS.DE_IR = 0x0e02
PS.DE_IR(15:11) = 1
CONTROL_STORE_ADDRESS = 2
de_br_stall = 1
v_de_br_stall = 1
sr2id = PS.DE_IR(2:0)
sr1id = 0, sr2id = 2
Loading AGEX
loaded value 0x0001 from REGS[0] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[2] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x3022
NEW_PS.DE_V = 0
ir = 0x1261
NEW_PS.DE_IR = 0x1261

CYCLE_COUNT = 64
in MEM_stage
in AGEX_stage, Valid = 1
----------in eval_agexaddr----------
addr2mux_out = 4
output = 3024
-------------in eval_shf----------------
PS.AGEX_IR = 0x0e02
bit5 = 0, bit4 = 0, imm4 = 0x0002
PS.AGEX_SR1 = 0x0001
performing left shift
result = 0x0004
in DE_stage
PS.DE_IR = 0x1261
PS.DE_IR(15:11) = 2
CONTROL_STORE_ADDRESS = 5
de_br_stall = 0
v_de_br_stall = 0
sr2id = PS.DE_IR(2:0)
sr1id = 1, sr2id = 1
Loading AGEX
loaded value 0x0000 from REGS[1] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[1] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x3022
NEW_PS.DE_V = 0
ir = 0x1261
NEW_PS.DE_IR = 0x1261

CYCLE_COUNT = 65
in MEM_stage
cc = 1, nzp = 7
!!!!!!!!!!conditional branch is going to be taken!!!!!!!!!!
in AGEX_stage, Valid = 0
in eval_alu
a = 0x0000, b = 0x0001
in DE_stage
PS.DE_IR = 0x1261
PS.DE_IR(15:11) = 2
CONTROL_STORE_ADDRESS = 5
de_br_stall = 0
v_de_br_stall = 0
sr2id = PS.DE_IR(2:0)
sr1id = 1, sr2id = 1
Loading AGEX
loaded value 0x0000 from REGS[1] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[1] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x3022
NEW_PS.DE_V = 0
ir = 0xfeed
NEW_PS.DE_IR = 0xfeed
v_mem_br_stall = 1, mem_pcmux = 1
loading new pc

CYCLE_COUNT = 66
in MEM_stage
in AGEX_stage, Valid = 0
in eval_alu
a = 0x0000, b = 0x0001
in DE_stage
PS.DE_IR = 0xfeed
PS.DE_IR(15:11) = 31
CONTROL_STORE_ADDRESS = 63
de_br_stall = 1
v_de_br_stall = 0
sr2id = PS.DE_IR(11:9)
sr1id = 3, sr2id = 7
Loading AGEX
loaded value 0x0000 from REGS[3] into NEW_PS.AGEX_SR1
loaded value 0x3074 from REGS[7] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x3026
NEW_PS.DE_V = 1
ir = 0xee25
NEW_PS.DE_IR = 0xee25
loading new pc

CYCLE_COUNT = 67
in MEM_stage
in AGEX_stage, Valid = 0
-------------in eval_shf----------------
PS.AGEX_IR = 0xfeed
bit5 = 1, bit4 = 0, imm4 = 0x000d
PS.AGEX_SR1 = 0x0000
performing left shift
result = 0x0000
in DE_stage
PS.DE_IR = 0xee25
PS.DE_IR(15:11) = 29
CONTROL_STORE_ADDRESS = 59
de_br_stall = 0
v_de_br_stall = 0
sr2id = PS.DE_IR(11:9)
sr1id = 0, sr2id = 7
Loading AGEX
loaded value 0x0001 from REGS[0] into NEW_PS.AGEX_SR1
loaded value 0x3074 from REGS[7] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x3028
NEW_PS.DE_V = 1
ir = 0x61c0
NEW_PS.DE_IR = 0x61c0
loading new pc

CYCLE_COUNT = 68
in MEM_stage
in AGEX_stage, Valid = 1
----------in eval_agexaddr----------
addr2mux_out = 4a
output = 3070
-------------in eval_shf----------------
PS.AGEX_IR = 0xee25
bit5 = 1, bit4 = 0, imm4 = 0x0005
PS.AGEX_SR1 = 0x0001
performing left shift
result = 0x0020
in DE_stage
PS.DE_IR = 0x61c0
PS.DE_IR(15:11) = 12
CONTROL_STORE_ADDRESS = 24
de_br_stall = 0
v_de_br_stall = 0
sr2id = PS.DE_IR(11:9)
sr1id = 7, sr2id = 0
Loading AGEX
loaded value 0x3074 from REGS[7] into NEW_PS.AGEX_SR1
loaded value 0x0001 from REGS[0] into NEW_PS.AGEX_SR2
in FETCH_stage

CYCLE_COUNT = 69
in MEM_stage
in AGEX_stage, Valid = 0
----------in eval_agexaddr----------
addr2mux_out = 0
output = 3074
-------------in eval_shf----------------
PS.AGEX_IR = 0x61c0
bit5 = 0, bit4 = 0, imm4 = 0x0000
PS.AGEX_SR1 = 0x3074
performing left shift
result = 0x3074
in DE_stage
PS.DE_IR = 0x61c0
PS.DE_IR(15:11) = 12
CONTROL_STORE_ADDRESS = 24
de_br_stall = 0
v_de_br_stall = 0
sr2id = PS.DE_IR(11:9)
sr1id = 7, sr2id = 0
Loading AGEX
loaded value 0x3074 from REGS[7] into NEW_PS.AGEX_SR1
loaded value 0x0001 from REGS[0] into NEW_PS.AGEX_SR2
in FETCH_stage

CYCLE_COUNT = 70
in MEM_stage
in AGEX_stage, Valid = 0
----------in eval_agexaddr----------
addr2mux_out = 0
output = 3074
-------------in eval_shf----------------
PS.AGEX_IR = 0x61c0
bit5 = 0, bit4 = 0, imm4 = 0x0000
PS.AGEX_SR1 = 0x3074
performing left shift
result = 0x3074
in DE_stage
PS.DE_IR = 0x61c0
PS.DE_IR(15:11) = 12
CONTROL_STORE_ADDRESS = 24
de_br_stall = 0
v_de_br_stall = 0
sr2id = PS.DE_IR(11:9)
sr1id = 7, sr2id = 0
Loading AGEX
loaded value 0x3074 from REGS[7] into NEW_PS.AGEX_SR1
loaded value 0x0001 from REGS[0] into NEW_PS.AGEX_SR2
Loading value 0x3070 into REGS[7]
in FETCH_stage

CYCLE_COUNT = 71
in MEM_stage
in AGEX_stage, Valid = 0
----------in eval_agexaddr----------
addr2mux_out = 0
output = 3074
-------------in eval_shf----------------
PS.AGEX_IR = 0x61c0
bit5 = 0, bit4 = 0, imm4 = 0x0000
PS.AGEX_SR1 = 0x3074
performing left shift
result = 0x3074
in DE_stage
PS.DE_IR = 0x61c0
PS.DE_IR(15:11) = 12
CONTROL_STORE_ADDRESS = 24
de_br_stall = 0
v_de_br_stall = 0
sr2id = PS.DE_IR(11:9)
sr1id = 7, sr2id = 0
Loading AGEX
loaded value 0x3070 from REGS[7] into NEW_PS.AGEX_SR1
loaded value 0x0001 from REGS[0] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x302a
NEW_PS.DE_V = 1
ir = 0x0402
NEW_PS.DE_IR = 0x0402
loading new pc

CYCLE_COUNT = 72
in MEM_stage
in AGEX_stage, Valid = 1
----------in eval_agexaddr----------
addr2mux_out = 0
output = 3070
-------------in eval_shf----------------
PS.AGEX_IR = 0x61c0
bit5 = 0, bit4 = 0, imm4 = 0x0000
PS.AGEX_SR1 = 0x3070
performing left shift
result = 0x3070
in DE_stage
PS.DE_IR = 0x0402
PS.DE_IR(15:11) = 0
CONTROL_STORE_ADDRESS = 0
de_br_stall = 1
v_de_br_stall = 1
sr2id = PS.DE_IR(2:0)
sr1id = 0, sr2id = 2
Loading AGEX
loaded value 0x0001 from REGS[0] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[2] into NEW_PS.AGEX_SR2
in FETCH_stage

CYCLE_COUNT = 73
in MEM_stage
making cache access
in AGEX_stage, Valid = 0
----------in eval_agexaddr----------
addr2mux_out = 4
output = 302e
-------------in eval_shf----------------
PS.AGEX_IR = 0x0402
bit5 = 0, bit4 = 0, imm4 = 0x0002
PS.AGEX_SR1 = 0x0001
performing left shift
result = 0x0004
in DE_stage
PS.DE_IR = 0x0402
PS.DE_IR(15:11) = 0
CONTROL_STORE_ADDRESS = 0
de_br_stall = 1
v_de_br_stall = 1
sr2id = PS.DE_IR(2:0)
sr1id = 0, sr2id = 2
Loading AGEX
loaded value 0x0001 from REGS[0] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[2] into NEW_PS.AGEX_SR2
in FETCH_stage

CYCLE_COUNT = 74
in MEM_stage
in AGEX_stage, Valid = 0
----------in eval_agexaddr----------
addr2mux_out = 4
output = 302e
-------------in eval_shf----------------
PS.AGEX_IR = 0x0402
bit5 = 0, bit4 = 0, imm4 = 0x0002
PS.AGEX_SR1 = 0x0001
performing left shift
result = 0x0004
in DE_stage
PS.DE_IR = 0x0402
PS.DE_IR(15:11) = 0
CONTROL_STORE_ADDRESS = 0
de_br_stall = 1
v_de_br_stall = 1
sr2id = PS.DE_IR(2:0)
sr1id = 0, sr2id = 2
Loading AGEX
loaded value 0x0001 from REGS[0] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[2] into NEW_PS.AGEX_SR2
Loading value 0x0000 into REGS[0]
loaded new condition codes, N = 0, Z = 1, P = 0
in FETCH_stage

CYCLE_COUNT = 75
in MEM_stage
in AGEX_stage, Valid = 0
----------in eval_agexaddr----------
addr2mux_out = 4
output = 302e
-------------in eval_shf----------------
PS.AGEX_IR = 0x0402
bit5 = 0, bit4 = 0, imm4 = 0x0002
PS.AGEX_SR1 = 0x0001
performing left shift
result = 0x0004
in DE_stage
PS.DE_IR = 0x0402
PS.DE_IR(15:11) = 0
CONTROL_STORE_ADDRESS = 0
de_br_stall = 1
v_de_br_stall = 1
sr2id = PS.DE_IR(2:0)
sr1id = 0, sr2id = 2
Loading AGEX
loaded value 0x0000 from REGS[0] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[2] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x302c
NEW_PS.DE_V = 0
ir = 0x1261
NEW_PS.DE_IR = 0x1261

CYCLE_COUNT = 76
in MEM_stage
in AGEX_stage, Valid = 1
----------in eval_agexaddr----------
addr2mux_out = 4
output = 302e
-------------in eval_shf----------------
PS.AGEX_IR = 0x0402
bit5 = 0, bit4 = 0, imm4 = 0x0002
PS.AGEX_SR1 = 0x0000
performing left shift
result = 0x0000
in DE_stage
PS.DE_IR = 0x1261
PS.DE_IR(15:11) = 2
CONTROL_STORE_ADDRESS = 5
de_br_stall = 0
v_de_br_stall = 0
sr2id = PS.DE_IR(2:0)
sr1id = 1, sr2id = 1
Loading AGEX
loaded value 0x0000 from REGS[1] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[1] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x302c
NEW_PS.DE_V = 0
ir = 0x1261
NEW_PS.DE_IR = 0x1261

CYCLE_COUNT = 77
in MEM_stage
cc = 2, nzp = 2
!!!!!!!!!!conditional branch is going to be taken!!!!!!!!!!
in AGEX_stage, Valid = 0
in eval_alu
a = 0x0000, b = 0x0001
in DE_stage
PS.DE_IR = 0x1261
PS.DE_IR(15:11) = 2
CONTROL_STORE_ADDRESS = 5
de_br_stall = 0
v_de_br_stall = 0
sr2id = PS.DE_IR(2:0)
sr1id = 1, sr2id = 1
Loading AGEX
loaded value 0x0000 from REGS[1] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[1] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x302c
NEW_PS.DE_V = 0
ir = 0x1261
NEW_PS.DE_IR = 0x1261
v_mem_br_stall = 1, mem_pcmux = 1
loading new pc

CYCLE_COUNT = 78
in MEM_stage
in AGEX_stage, Valid = 0
in eval_alu
a = 0x0000, b = 0x0001
in DE_stage
PS.DE_IR = 0x1261
PS.DE_IR(15:11) = 2
CONTROL_STORE_ADDRESS = 5
de_br_stall = 0
v_de_br_stall = 0
sr2id = PS.DE_IR(2:0)
sr1id = 1, sr2id = 1
Loading AGEX
loaded value 0x0000 from REGS[1] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[1] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x3030
NEW_PS.DE_V = 0
ir = 0xfeed
NEW_PS.DE_IR = 0xfeed

CYCLE_COUNT = 79
in MEM_stage
in AGEX_stage, Valid = 0
in eval_alu
a = 0x0000, b = 0x0001
in DE_stage
PS.DE_IR = 0xfeed
PS.DE_IR(15:11) = 31
CONTROL_STORE_ADDRESS = 63
de_br_stall = 1
v_de_br_stall = 0
sr2id = PS.DE_IR(11:9)
sr1id = 3, sr2id = 7
Loading AGEX
loaded value 0x0000 from REGS[3] into NEW_PS.AGEX_SR1
loaded value 0x3070 from REGS[7] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x3030
NEW_PS.DE_V = 1
ir = 0x0c02
NEW_PS.DE_IR = 0x0c02
loading new pc

CYCLE_COUNT = 80
in MEM_stage
in AGEX_stage, Valid = 0
-------------in eval_shf----------------
PS.AGEX_IR = 0xfeed
bit5 = 1, bit4 = 0, imm4 = 0x000d
PS.AGEX_SR1 = 0x0000
performing left shift
result = 0x0000
in DE_stage
PS.DE_IR = 0x0c02
PS.DE_IR(15:11) = 1
CONTROL_STORE_ADDRESS = 2
de_br_stall = 1
v_de_br_stall = 1
sr2id = PS.DE_IR(2:0)
sr1id = 0, sr2id = 2
Loading AGEX
loaded value 0x0000 from REGS[0] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[2] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x3032
NEW_PS.DE_V = 0
ir = 0x1261
NEW_PS.DE_IR = 0x1261

CYCLE_COUNT = 81
in MEM_stage
in AGEX_stage, Valid = 1
----------in eval_agexaddr----------
addr2mux_out = 4
output = 3034
-------------in eval_shf----------------
PS.AGEX_IR = 0x0c02
bit5 = 0, bit4 = 0, imm4 = 0x0002
PS.AGEX_SR1 = 0x0000
performing left shift
result = 0x0000
in DE_stage
PS.DE_IR = 0x1261
PS.DE_IR(15:11) = 2
CONTROL_STORE_ADDRESS = 5
de_br_stall = 0
v_de_br_stall = 0
sr2id = PS.DE_IR(2:0)
sr1id = 1, sr2id = 1
Loading AGEX
loaded value 0x0000 from REGS[1] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[1] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x3032
NEW_PS.DE_V = 0
ir = 0x1261
NEW_PS.DE_IR = 0x1261

CYCLE_COUNT = 82
in MEM_stage
cc = 2, nzp = 6
!!!!!!!!!!conditional branch is going to be taken!!!!!!!!!!
in AGEX_stage, Valid = 0
in eval_alu
a = 0x0000, b = 0x0001
in DE_stage
PS.DE_IR = 0x1261
PS.DE_IR(15:11) = 2
CONTROL_STORE_ADDRESS = 5
de_br_stall = 0
v_de_br_stall = 0
sr2id = PS.DE_IR(2:0)
sr1id = 1, sr2id = 1
Loading AGEX
loaded value 0x0000 from REGS[1] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[1] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x3032
NEW_PS.DE_V = 0
ir = 0x1261
NEW_PS.DE_IR = 0x1261
v_mem_br_stall = 1, mem_pcmux = 1
loading new pc

CYCLE_COUNT = 83
in MEM_stage
in AGEX_stage, Valid = 0
in eval_alu
a = 0x0000, b = 0x0001
in DE_stage
PS.DE_IR = 0x1261
PS.DE_IR(15:11) = 2
CONTROL_STORE_ADDRESS = 5
de_br_stall = 0
v_de_br_stall = 0
sr2id = PS.DE_IR(2:0)
sr1id = 1, sr2id = 1
Loading AGEX
loaded value 0x0000 from REGS[1] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[1] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x3036
NEW_PS.DE_V = 1
ir = 0x0602
NEW_PS.DE_IR = 0x0602
loading new pc

CYCLE_COUNT = 84
in MEM_stage
in AGEX_stage, Valid = 0
in eval_alu
a = 0x0000, b = 0x0001
in DE_stage
PS.DE_IR = 0x0602
PS.DE_IR(15:11) = 0
CONTROL_STORE_ADDRESS = 0
de_br_stall = 1
v_de_br_stall = 1
sr2id = PS.DE_IR(2:0)
sr1id = 0, sr2id = 2
Loading AGEX
loaded value 0x0000 from REGS[0] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[2] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x3038
NEW_PS.DE_V = 0
ir = 0x1261
NEW_PS.DE_IR = 0x1261

CYCLE_COUNT = 85
in MEM_stage
in AGEX_stage, Valid = 1
----------in eval_agexaddr----------
addr2mux_out = 4
output = 303a
-------------in eval_shf----------------
PS.AGEX_IR = 0x0602
bit5 = 0, bit4 = 0, imm4 = 0x0002
PS.AGEX_SR1 = 0x0000
performing left shift
result = 0x0000
in DE_stage
PS.DE_IR = 0x1261
PS.DE_IR(15:11) = 2
CONTROL_STORE_ADDRESS = 5
de_br_stall = 0
v_de_br_stall = 0
sr2id = PS.DE_IR(2:0)
sr1id = 1, sr2id = 1
Loading AGEX
loaded value 0x0000 from REGS[1] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[1] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x3038
NEW_PS.DE_V = 0
ir = 0x1261
NEW_PS.DE_IR = 0x1261

CYCLE_COUNT = 86
in MEM_stage
cc = 2, nzp = 3
!!!!!!!!!!conditional branch is going to be taken!!!!!!!!!!
in AGEX_stage, Valid = 0
in eval_alu
a = 0x0000, b = 0x0001
in DE_stage
PS.DE_IR = 0x1261
PS.DE_IR(15:11) = 2
CONTROL_STORE_ADDRESS = 5
de_br_stall = 0
v_de_br_stall = 0
sr2id = PS.DE_IR(2:0)
sr1id = 1, sr2id = 1
Loading AGEX
loaded value 0x0000 from REGS[1] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[1] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x3038
NEW_PS.DE_V = 0
ir = 0x1261
NEW_PS.DE_IR = 0x1261
v_mem_br_stall = 1, mem_pcmux = 1
loading new pc

CYCLE_COUNT = 87
in MEM_stage
in AGEX_stage, Valid = 0
in eval_alu
a = 0x0000, b = 0x0001
in DE_stage
PS.DE_IR = 0x1261
PS.DE_IR(15:11) = 2
CONTROL_STORE_ADDRESS = 5
de_br_stall = 0
v_de_br_stall = 0
sr2id = PS.DE_IR(2:0)
sr1id = 1, sr2id = 1
Loading AGEX
loaded value 0x0000 from REGS[1] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[1] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x303c
NEW_PS.DE_V = 1
ir = 0xee1c
NEW_PS.DE_IR = 0xee1c
loading new pc

CYCLE_COUNT = 88
in MEM_stage
in AGEX_stage, Valid = 0
in eval_alu
a = 0x0000, b = 0x0001
in DE_stage
PS.DE_IR = 0xee1c
PS.DE_IR(15:11) = 29
CONTROL_STORE_ADDRESS = 58
de_br_stall = 0
v_de_br_stall = 0
sr2id = PS.DE_IR(11:9)
sr1id = 0, sr2id = 7
Loading AGEX
loaded value 0x0000 from REGS[0] into NEW_PS.AGEX_SR1
loaded value 0x3070 from REGS[7] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x303e
NEW_PS.DE_V = 1
ir = 0x61c0
NEW_PS.DE_IR = 0x61c0
loading new pc

CYCLE_COUNT = 89
in MEM_stage
in AGEX_stage, Valid = 1
----------in eval_agexaddr----------
addr2mux_out = 38
output = 3074
-------------in eval_shf----------------
PS.AGEX_IR = 0xee1c
bit5 = 0, bit4 = 1, imm4 = 0x000c
PS.AGEX_SR1 = 0x0000
performing right shift
zeroing out high bits
result = 0x0000
in DE_stage
PS.DE_IR = 0x61c0
PS.DE_IR(15:11) = 12
CONTROL_STORE_ADDRESS = 24
de_br_stall = 0
v_de_br_stall = 0
sr2id = PS.DE_IR(11:9)
sr1id = 7, sr2id = 0
Loading AGEX
loaded value 0x3070 from REGS[7] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[0] into NEW_PS.AGEX_SR2
in FETCH_stage

CYCLE_COUNT = 90
in MEM_stage
in AGEX_stage, Valid = 0
----------in eval_agexaddr----------
addr2mux_out = 0
output = 3070
-------------in eval_shf----------------
PS.AGEX_IR = 0x61c0
bit5 = 0, bit4 = 0, imm4 = 0x0000
PS.AGEX_SR1 = 0x3070
performing left shift
result = 0x3070
in DE_stage
PS.DE_IR = 0x61c0
PS.DE_IR(15:11) = 12
CONTROL_STORE_ADDRESS = 24
de_br_stall = 0
v_de_br_stall = 0
sr2id = PS.DE_IR(11:9)
sr1id = 7, sr2id = 0
Loading AGEX
loaded value 0x3070 from REGS[7] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[0] into NEW_PS.AGEX_SR2
in FETCH_stage

CYCLE_COUNT = 91
in MEM_stage
in AGEX_stage, Valid = 0
----------in eval_agexaddr----------
addr2mux_out = 0
output = 3070
-------------in eval_shf----------------
PS.AGEX_IR = 0x61c0
bit5 = 0, bit4 = 0, imm4 = 0x0000
PS.AGEX_SR1 = 0x3070
performing left shift
result = 0x3070
in DE_stage
PS.DE_IR = 0x61c0
PS.DE_IR(15:11) = 12
CONTROL_STORE_ADDRESS = 24
de_br_stall = 0
v_de_br_stall = 0
sr2id = PS.DE_IR(11:9)
sr1id = 7, sr2id = 0
Loading AGEX
loaded value 0x3070 from REGS[7] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[0] into NEW_PS.AGEX_SR2
Loading value 0x3074 into REGS[7]
in FETCH_stage

CYCLE_COUNT = 92
in MEM_stage
in AGEX_stage, Valid = 0
----------in eval_agexaddr----------
addr2mux_out = 0
output = 3070
-------------in eval_shf----------------
PS.AGEX_IR = 0x61c0
bit5 = 0, bit4 = 0, imm4 = 0x0000
PS.AGEX_SR1 = 0x3070
performing left shift
result = 0x3070
in DE_stage
PS.DE_IR = 0x61c0
PS.DE_IR(15:11) = 12
CONTROL_STORE_ADDRESS = 24
de_br_stall = 0
v_de_br_stall = 0
sr2id = PS.DE_IR(11:9)
sr1id = 7, sr2id = 0
Loading AGEX
loaded value 0x3074 from REGS[7] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[0] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x3040
NEW_PS.DE_V = 1
ir = 0x0202
NEW_PS.DE_IR = 0x0202
loading new pc

CYCLE_COUNT = 93
in MEM_stage
in AGEX_stage, Valid = 1
----------in eval_agexaddr----------
addr2mux_out = 0
output = 3074
-------------in eval_shf----------------
PS.AGEX_IR = 0x61c0
bit5 = 0, bit4 = 0, imm4 = 0x0000
PS.AGEX_SR1 = 0x3074
performing left shift
result = 0x3074
in DE_stage
PS.DE_IR = 0x0202
PS.DE_IR(15:11) = 0
CONTROL_STORE_ADDRESS = 0
de_br_stall = 1
v_de_br_stall = 1
sr2id = PS.DE_IR(2:0)
sr1id = 0, sr2id = 2
Loading AGEX
loaded value 0x0000 from REGS[0] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[2] into NEW_PS.AGEX_SR2
in FETCH_stage

CYCLE_COUNT = 94
in MEM_stage
making cache access
in AGEX_stage, Valid = 0
----------in eval_agexaddr----------
addr2mux_out = 4
output = 3044
-------------in eval_shf----------------
PS.AGEX_IR = 0x0202
bit5 = 0, bit4 = 0, imm4 = 0x0002
PS.AGEX_SR1 = 0x0000
performing left shift
result = 0x0000
in DE_stage
PS.DE_IR = 0x0202
PS.DE_IR(15:11) = 0
CONTROL_STORE_ADDRESS = 0
de_br_stall = 1
v_de_br_stall = 1
sr2id = PS.DE_IR(2:0)
sr1id = 0, sr2id = 2
Loading AGEX
loaded value 0x0000 from REGS[0] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[2] into NEW_PS.AGEX_SR2
in FETCH_stage

CYCLE_COUNT = 95
in MEM_stage
in AGEX_stage, Valid = 0
----------in eval_agexaddr----------
addr2mux_out = 4
output = 3044
-------------in eval_shf----------------
PS.AGEX_IR = 0x0202
bit5 = 0, bit4 = 0, imm4 = 0x0002
PS.AGEX_SR1 = 0x0000
performing left shift
result = 0x0000
in DE_stage
PS.DE_IR = 0x0202
PS.DE_IR(15:11) = 0
CONTROL_STORE_ADDRESS = 0
de_br_stall = 1
v_de_br_stall = 1
sr2id = PS.DE_IR(2:0)
sr1id = 0, sr2id = 2
Loading AGEX
loaded value 0x0000 from REGS[0] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[2] into NEW_PS.AGEX_SR2
Loading value 0x0001 into REGS[0]
loaded new condition codes, N = 0, Z = 0, P = 1
in FETCH_stage

CYCLE_COUNT = 96
in MEM_stage
in AGEX_stage, Valid = 0
----------in eval_agexaddr----------
addr2mux_out = 4
output = 3044
-------------in eval_shf----------------
PS.AGEX_IR = 0x0202
bit5 = 0, bit4 = 0, imm4 = 0x0002
PS.AGEX_SR1 = 0x0000
performing left shift
result = 0x0000
in DE_stage
PS.DE_IR = 0x0202
PS.DE_IR(15:11) = 0
CONTROL_STORE_ADDRESS = 0
de_br_stall = 1
v_de_br_stall = 1
sr2id = PS.DE_IR(2:0)
sr1id = 0, sr2id = 2
Loading AGEX
loaded value 0x0001 from REGS[0] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[2] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x3042
NEW_PS.DE_V = 0
ir = 0x1261
NEW_PS.DE_IR = 0x1261

CYCLE_COUNT = 97
in MEM_stage
in AGEX_stage, Valid = 1
----------in eval_agexaddr----------
addr2mux_out = 4
output = 3044
-------------in eval_shf----------------
PS.AGEX_IR = 0x0202
bit5 = 0, bit4 = 0, imm4 = 0x0002
PS.AGEX_SR1 = 0x0001
performing left shift
result = 0x0004
in DE_stage
PS.DE_IR = 0x1261
PS.DE_IR(15:11) = 2
CONTROL_STORE_ADDRESS = 5
de_br_stall = 0
v_de_br_stall = 0
sr2id = PS.DE_IR(2:0)
sr1id = 1, sr2id = 1
Loading AGEX
loaded value 0x0000 from REGS[1] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[1] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x3042
NEW_PS.DE_V = 0
ir = 0x1261
NEW_PS.DE_IR = 0x1261

CYCLE_COUNT = 98
in MEM_stage
cc = 1, nzp = 1
!!!!!!!!!!conditional branch is going to be taken!!!!!!!!!!
in AGEX_stage, Valid = 0
in eval_alu
a = 0x0000, b = 0x0001
in DE_stage
PS.DE_IR = 0x1261
PS.DE_IR(15:11) = 2
CONTROL_STORE_ADDRESS = 5
de_br_stall = 0
v_de_br_stall = 0
sr2id = PS.DE_IR(2:0)
sr1id = 1, sr2id = 1
Loading AGEX
loaded value 0x0000 from REGS[1] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[1] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x3042
NEW_PS.DE_V = 0
ir = 0x1261
NEW_PS.DE_IR = 0x1261
v_mem_br_stall = 1, mem_pcmux = 1
loading new pc

CYCLE_COUNT = 99
in MEM_stage
in AGEX_stage, Valid = 0
in eval_alu
a = 0x0000, b = 0x0001
in DE_stage
PS.DE_IR = 0x1261
PS.DE_IR(15:11) = 2
CONTROL_STORE_ADDRESS = 5
de_br_stall = 0
v_de_br_stall = 0
sr2id = PS.DE_IR(2:0)
sr1id = 1, sr2id = 1
Loading AGEX
loaded value 0x0000 from REGS[1] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[1] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x3046
NEW_PS.DE_V = 1
ir = 0x0602
NEW_PS.DE_IR = 0x0602
loading new pc

CYCLE_COUNT = 100
in MEM_stage
in AGEX_stage, Valid = 0
in eval_alu
a = 0x0000, b = 0x0001
in DE_stage
PS.DE_IR = 0x0602
PS.DE_IR(15:11) = 0
CONTROL_STORE_ADDRESS = 0
de_br_stall = 1
v_de_br_stall = 1
sr2id = PS.DE_IR(2:0)
sr1id = 0, sr2id = 2
Loading AGEX
loaded value 0x0001 from REGS[0] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[2] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x3048
NEW_PS.DE_V = 0
ir = 0x1261
NEW_PS.DE_IR = 0x1261

CYCLE_COUNT = 101
in MEM_stage
in AGEX_stage, Valid = 1
----------in eval_agexaddr----------
addr2mux_out = 4
output = 304a
-------------in eval_shf----------------
PS.AGEX_IR = 0x0602
bit5 = 0, bit4 = 0, imm4 = 0x0002
PS.AGEX_SR1 = 0x0001
performing left shift
result = 0x0004
in DE_stage
PS.DE_IR = 0x1261
PS.DE_IR(15:11) = 2
CONTROL_STORE_ADDRESS = 5
de_br_stall = 0
v_de_br_stall = 0
sr2id = PS.DE_IR(2:0)
sr1id = 1, sr2id = 1
Loading AGEX
loaded value 0x0000 from REGS[1] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[1] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x3048
NEW_PS.DE_V = 0
ir = 0x1261
NEW_PS.DE_IR = 0x1261

CYCLE_COUNT = 102
in MEM_stage
cc = 1, nzp = 3
!!!!!!!!!!conditional branch is going to be taken!!!!!!!!!!
in AGEX_stage, Valid = 0
in eval_alu
a = 0x0000, b = 0x0001
in DE_stage
PS.DE_IR = 0x1261
PS.DE_IR(15:11) = 2
CONTROL_STORE_ADDRESS = 5
de_br_stall = 0
v_de_br_stall = 0
sr2id = PS.DE_IR(2:0)
sr1id = 1, sr2id = 1
Loading AGEX
loaded value 0x0000 from REGS[1] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[1] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x3048
NEW_PS.DE_V = 0
ir = 0x1261
NEW_PS.DE_IR = 0x1261
v_mem_br_stall = 1, mem_pcmux = 1
loading new pc

CYCLE_COUNT = 103
in MEM_stage
in AGEX_stage, Valid = 0
in eval_alu
a = 0x0000, b = 0x0001
in DE_stage
PS.DE_IR = 0x1261
PS.DE_IR(15:11) = 2
CONTROL_STORE_ADDRESS = 5
de_br_stall = 0
v_de_br_stall = 0
sr2id = PS.DE_IR(2:0)
sr1id = 1, sr2id = 1
Loading AGEX
loaded value 0x0000 from REGS[1] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[1] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x304c
NEW_PS.DE_V = 1
ir = 0x0a02
NEW_PS.DE_IR = 0x0a02
loading new pc

CYCLE_COUNT = 104
in MEM_stage
in AGEX_stage, Valid = 0
in eval_alu
a = 0x0000, b = 0x0001
in DE_stage
PS.DE_IR = 0x0a02
PS.DE_IR(15:11) = 1
CONTROL_STORE_ADDRESS = 2
de_br_stall = 1
v_de_br_stall = 1
sr2id = PS.DE_IR(2:0)
sr1id = 0, sr2id = 2
Loading AGEX
loaded value 0x0001 from REGS[0] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[2] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x304e
NEW_PS.DE_V = 0
ir = 0xfeed
NEW_PS.DE_IR = 0xfeed

CYCLE_COUNT = 105
in MEM_stage
in AGEX_stage, Valid = 1
----------in eval_agexaddr----------
addr2mux_out = 4
output = 3050
-------------in eval_shf----------------
PS.AGEX_IR = 0x0a02
bit5 = 0, bit4 = 0, imm4 = 0x0002
PS.AGEX_SR1 = 0x0001
performing left shift
result = 0x0004
in DE_stage
PS.DE_IR = 0xfeed
PS.DE_IR(15:11) = 31
CONTROL_STORE_ADDRESS = 63
de_br_stall = 1
v_de_br_stall = 0
sr2id = PS.DE_IR(11:9)
sr1id = 3, sr2id = 7
Loading AGEX
loaded value 0x0000 from REGS[3] into NEW_PS.AGEX_SR1
loaded value 0x3074 from REGS[7] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x304e
NEW_PS.DE_V = 0
ir = 0x1261
NEW_PS.DE_IR = 0x1261

CYCLE_COUNT = 106
in MEM_stage
cc = 1, nzp = 5
!!!!!!!!!!conditional branch is going to be taken!!!!!!!!!!
in AGEX_stage, Valid = 0
-------------in eval_shf----------------
PS.AGEX_IR = 0xfeed
bit5 = 1, bit4 = 0, imm4 = 0x000d
PS.AGEX_SR1 = 0x0000
performing left shift
result = 0x0000
in DE_stage
PS.DE_IR = 0x1261
PS.DE_IR(15:11) = 2
CONTROL_STORE_ADDRESS = 5
de_br_stall = 0
v_de_br_stall = 0
sr2id = PS.DE_IR(2:0)
sr1id = 1, sr2id = 1
Loading AGEX
loaded value 0x0000 from REGS[1] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[1] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x304e
NEW_PS.DE_V = 0
ir = 0x1261
NEW_PS.DE_IR = 0x1261
v_mem_br_stall = 1, mem_pcmux = 1
loading new pc

CYCLE_COUNT = 107
in MEM_stage
in AGEX_stage, Valid = 0
in eval_alu
a = 0x0000, b = 0x0001
in DE_stage
PS.DE_IR = 0x1261
PS.DE_IR(15:11) = 2
CONTROL_STORE_ADDRESS = 5
de_br_stall = 0
v_de_br_stall = 0
sr2id = PS.DE_IR(2:0)
sr1id = 1, sr2id = 1
Loading AGEX
loaded value 0x0000 from REGS[1] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[1] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x3052
NEW_PS.DE_V = 1
ir = 0xee10
NEW_PS.DE_IR = 0xee10
loading new pc

CYCLE_COUNT = 108
in MEM_stage
in AGEX_stage, Valid = 0
in eval_alu
a = 0x0000, b = 0x0001
in DE_stage
PS.DE_IR = 0xee10
PS.DE_IR(15:11) = 29
CONTROL_STORE_ADDRESS = 58
de_br_stall = 0
v_de_br_stall = 0
sr2id = PS.DE_IR(11:9)
sr1id = 0, sr2id = 7
Loading AGEX
loaded value 0x0001 from REGS[0] into NEW_PS.AGEX_SR1
loaded value 0x3074 from REGS[7] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x3054
NEW_PS.DE_V = 1
ir = 0x61c0
NEW_PS.DE_IR = 0x61c0
loading new pc

CYCLE_COUNT = 109
in MEM_stage
in AGEX_stage, Valid = 1
----------in eval_agexaddr----------
addr2mux_out = 20
output = 3072
-------------in eval_shf----------------
PS.AGEX_IR = 0xee10
bit5 = 0, bit4 = 1, imm4 = 0x0000
PS.AGEX_SR1 = 0x0001
performing right shift
zeroing out high bits
result = 0x0001
in DE_stage
PS.DE_IR = 0x61c0
PS.DE_IR(15:11) = 12
CONTROL_STORE_ADDRESS = 24
de_br_stall = 0
v_de_br_stall = 0
sr2id = PS.DE_IR(11:9)
sr1id = 7, sr2id = 0
Loading AGEX
loaded value 0x3074 from REGS[7] into NEW_PS.AGEX_SR1
loaded value 0x0001 from REGS[0] into NEW_PS.AGEX_SR2
in FETCH_stage

CYCLE_COUNT = 110
in MEM_stage
in AGEX_stage, Valid = 0
----------in eval_agexaddr----------
addr2mux_out = 0
output = 3074
-------------in eval_shf----------------
PS.AGEX_IR = 0x61c0
bit5 = 0, bit4 = 0, imm4 = 0x0000
PS.AGEX_SR1 = 0x3074
performing left shift
result = 0x3074
in DE_stage
PS.DE_IR = 0x61c0
PS.DE_IR(15:11) = 12
CONTROL_STORE_ADDRESS = 24
de_br_stall = 0
v_de_br_stall = 0
sr2id = PS.DE_IR(11:9)
sr1id = 7, sr2id = 0
Loading AGEX
loaded value 0x3074 from REGS[7] into NEW_PS.AGEX_SR1
loaded value 0x0001 from REGS[0] into NEW_PS.AGEX_SR2
in FETCH_stage

CYCLE_COUNT = 111
in MEM_stage
in AGEX_stage, Valid = 0
----------in eval_agexaddr----------
addr2mux_out = 0
output = 3074
-------------in eval_shf----------------
PS.AGEX_IR = 0x61c0
bit5 = 0, bit4 = 0, imm4 = 0x0000
PS.AGEX_SR1 = 0x3074
performing left shift
result = 0x3074
in DE_stage
PS.DE_IR = 0x61c0
PS.DE_IR(15:11) = 12
CONTROL_STORE_ADDRESS = 24
de_br_stall = 0
v_de_br_stall = 0
sr2id = PS.DE_IR(11:9)
sr1id = 7, sr2id = 0
Loading AGEX
loaded value 0x3074 from REGS[7] into NEW_PS.AGEX_SR1
loaded value 0x0001 from REGS[0] into NEW_PS.AGEX_SR2
Loading value 0x3072 into REGS[7]
in FETCH_stage

CYCLE_COUNT = 112
in MEM_stage
in AGEX_stage, Valid = 0
----------in eval_agexaddr----------
addr2mux_out = 0
output = 3074
-------------in eval_shf----------------
PS.AGEX_IR = 0x61c0
bit5 = 0, bit4 = 0, imm4 = 0x0000
PS.AGEX_SR1 = 0x3074
performing left shift
result = 0x3074
in DE_stage
PS.DE_IR = 0x61c0
PS.DE_IR(15:11) = 12
CONTROL_STORE_ADDRESS = 24
de_br_stall = 0
v_de_br_stall = 0
sr2id = PS.DE_IR(11:9)
sr1id = 7, sr2id = 0
Loading AGEX
loaded value 0x3072 from REGS[7] into NEW_PS.AGEX_SR1
loaded value 0x0001 from REGS[0] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x3056
NEW_PS.DE_V = 1
ir = 0x0802
NEW_PS.DE_IR = 0x0802
loading new pc

CYCLE_COUNT = 113
in MEM_stage
in AGEX_stage, Valid = 1
----------in eval_agexaddr----------
addr2mux_out = 0
output = 3072
-------------in eval_shf----------------
PS.AGEX_IR = 0x61c0
bit5 = 0, bit4 = 0, imm4 = 0x0000
PS.AGEX_SR1 = 0x3072
performing left shift
result = 0x3072
in DE_stage
PS.DE_IR = 0x0802
PS.DE_IR(15:11) = 1
CONTROL_STORE_ADDRESS = 2
de_br_stall = 1
v_de_br_stall = 1
sr2id = PS.DE_IR(2:0)
sr1id = 0, sr2id = 2
Loading AGEX
loaded value 0x0001 from REGS[0] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[2] into NEW_PS.AGEX_SR2
in FETCH_stage

CYCLE_COUNT = 114
in MEM_stage
making cache access
in AGEX_stage, Valid = 0
----------in eval_agexaddr----------
addr2mux_out = 4
output = 305a
-------------in eval_shf----------------
PS.AGEX_IR = 0x0802
bit5 = 0, bit4 = 0, imm4 = 0x0002
PS.AGEX_SR1 = 0x0001
performing left shift
result = 0x0004
in DE_stage
PS.DE_IR = 0x0802
PS.DE_IR(15:11) = 1
CONTROL_STORE_ADDRESS = 2
de_br_stall = 1
v_de_br_stall = 1
sr2id = PS.DE_IR(2:0)
sr1id = 0, sr2id = 2
Loading AGEX
loaded value 0x0001 from REGS[0] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[2] into NEW_PS.AGEX_SR2
in FETCH_stage

CYCLE_COUNT = 115
in MEM_stage
in AGEX_stage, Valid = 0
----------in eval_agexaddr----------
addr2mux_out = 4
output = 305a
-------------in eval_shf----------------
PS.AGEX_IR = 0x0802
bit5 = 0, bit4 = 0, imm4 = 0x0002
PS.AGEX_SR1 = 0x0001
performing left shift
result = 0x0004
in DE_stage
PS.DE_IR = 0x0802
PS.DE_IR(15:11) = 1
CONTROL_STORE_ADDRESS = 2
de_br_stall = 1
v_de_br_stall = 1
sr2id = PS.DE_IR(2:0)
sr1id = 0, sr2id = 2
Loading AGEX
loaded value 0x0001 from REGS[0] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[2] into NEW_PS.AGEX_SR2
Loading value 0xffff into REGS[0]
loaded new condition codes, N = 1, Z = 0, P = 0
in FETCH_stage

CYCLE_COUNT = 116
in MEM_stage
in AGEX_stage, Valid = 0
----------in eval_agexaddr----------
addr2mux_out = 4
output = 305a
-------------in eval_shf----------------
PS.AGEX_IR = 0x0802
bit5 = 0, bit4 = 0, imm4 = 0x0002
PS.AGEX_SR1 = 0x0001
performing left shift
result = 0x0004
in DE_stage
PS.DE_IR = 0x0802
PS.DE_IR(15:11) = 1
CONTROL_STORE_ADDRESS = 2
de_br_stall = 1
v_de_br_stall = 1
sr2id = PS.DE_IR(2:0)
sr1id = 0, sr2id = 2
Loading AGEX
loaded value 0xffff from REGS[0] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[2] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x3058
NEW_PS.DE_V = 0
ir = 0x1261
NEW_PS.DE_IR = 0x1261

CYCLE_COUNT = 117
in MEM_stage
in AGEX_stage, Valid = 1
----------in eval_agexaddr----------
addr2mux_out = 4
output = 305a
-------------in eval_shf----------------
PS.AGEX_IR = 0x0802
bit5 = 0, bit4 = 0, imm4 = 0x0002
PS.AGEX_SR1 = 0xffff
performing left shift
result = 0xfffc
in DE_stage
PS.DE_IR = 0x1261
PS.DE_IR(15:11) = 2
CONTROL_STORE_ADDRESS = 5
de_br_stall = 0
v_de_br_stall = 0
sr2id = PS.DE_IR(2:0)
sr1id = 1, sr2id = 1
Loading AGEX
loaded value 0x0000 from REGS[1] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[1] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x3058
NEW_PS.DE_V = 0
ir = 0xfeed
NEW_PS.DE_IR = 0xfeed

CYCLE_COUNT = 118
in MEM_stage
cc = 4, nzp = 4
!!!!!!!!!!conditional branch is going to be taken!!!!!!!!!!
in AGEX_stage, Valid = 0
in eval_alu
a = 0x0000, b = 0x0001
in DE_stage
PS.DE_IR = 0xfeed
PS.DE_IR(15:11) = 31
CONTROL_STORE_ADDRESS = 63
de_br_stall = 1
v_de_br_stall = 0
sr2id = PS.DE_IR(11:9)
sr1id = 3, sr2id = 7
Loading AGEX
loaded value 0x0000 from REGS[3] into NEW_PS.AGEX_SR1
loaded value 0x3072 from REGS[7] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x3058
NEW_PS.DE_V = 0
ir = 0x1261
NEW_PS.DE_IR = 0x1261
v_mem_br_stall = 1, mem_pcmux = 1
loading new pc

CYCLE_COUNT = 119
in MEM_stage
in AGEX_stage, Valid = 0
-------------in eval_shf----------------
PS.AGEX_IR = 0xfeed
bit5 = 1, bit4 = 0, imm4 = 0x000d
PS.AGEX_SR1 = 0x0000
performing left shift
result = 0x0000
in DE_stage
PS.DE_IR = 0x1261
PS.DE_IR(15:11) = 2
CONTROL_STORE_ADDRESS = 5
de_br_stall = 0
v_de_br_stall = 0
sr2id = PS.DE_IR(2:0)
sr1id = 1, sr2id = 1
Loading AGEX
loaded value 0x0000 from REGS[1] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[1] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x305c
NEW_PS.DE_V = 1
ir = 0x0c02
NEW_PS.DE_IR = 0x0c02
loading new pc

CYCLE_COUNT = 120
in MEM_stage
in AGEX_stage, Valid = 0
in eval_alu
a = 0x0000, b = 0x0001
in DE_stage
PS.DE_IR = 0x0c02
PS.DE_IR(15:11) = 1
CONTROL_STORE_ADDRESS = 2
de_br_stall = 1
v_de_br_stall = 1
sr2id = PS.DE_IR(2:0)
sr1id = 0, sr2id = 2
Loading AGEX
loaded value 0xffff from REGS[0] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[2] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x305e
NEW_PS.DE_V = 0
ir = 0x1261
NEW_PS.DE_IR = 0x1261

CYCLE_COUNT = 121
in MEM_stage
in AGEX_stage, Valid = 1
----------in eval_agexaddr----------
addr2mux_out = 4
output = 3060
-------------in eval_shf----------------
PS.AGEX_IR = 0x0c02
bit5 = 0, bit4 = 0, imm4 = 0x0002
PS.AGEX_SR1 = 0xffff
performing left shift
result = 0xfffc
in DE_stage
PS.DE_IR = 0x1261
PS.DE_IR(15:11) = 2
CONTROL_STORE_ADDRESS = 5
de_br_stall = 0
v_de_br_stall = 0
sr2id = PS.DE_IR(2:0)
sr1id = 1, sr2id = 1
Loading AGEX
loaded value 0x0000 from REGS[1] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[1] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x305e
NEW_PS.DE_V = 0
ir = 0x1261
NEW_PS.DE_IR = 0x1261

CYCLE_COUNT = 122
in MEM_stage
cc = 4, nzp = 6
!!!!!!!!!!conditional branch is going to be taken!!!!!!!!!!
in AGEX_stage, Valid = 0
in eval_alu
a = 0x0000, b = 0x0001
in DE_stage
PS.DE_IR = 0x1261
PS.DE_IR(15:11) = 2
CONTROL_STORE_ADDRESS = 5
de_br_stall = 0
v_de_br_stall = 0
sr2id = PS.DE_IR(2:0)
sr1id = 1, sr2id = 1
Loading AGEX
loaded value 0x0000 from REGS[1] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[1] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x305e
NEW_PS.DE_V = 0
ir = 0x1261
NEW_PS.DE_IR = 0x1261
v_mem_br_stall = 1, mem_pcmux = 1
loading new pc

CYCLE_COUNT = 123
in MEM_stage
in AGEX_stage, Valid = 0
in eval_alu
a = 0x0000, b = 0x0001
in DE_stage
PS.DE_IR = 0x1261
PS.DE_IR(15:11) = 2
CONTROL_STORE_ADDRESS = 5
de_br_stall = 0
v_de_br_stall = 0
sr2id = PS.DE_IR(2:0)
sr1id = 1, sr2id = 1
Loading AGEX
loaded value 0x0000 from REGS[1] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[1] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x3062
NEW_PS.DE_V = 1
ir = 0x0a02
NEW_PS.DE_IR = 0x0a02
loading new pc

CYCLE_COUNT = 124
in MEM_stage
in AGEX_stage, Valid = 0
in eval_alu
a = 0x0000, b = 0x0001
in DE_stage
PS.DE_IR = 0x0a02
PS.DE_IR(15:11) = 1
CONTROL_STORE_ADDRESS = 2
de_br_stall = 1
v_de_br_stall = 1
sr2id = PS.DE_IR(2:0)
sr1id = 0, sr2id = 2
Loading AGEX
loaded value 0xffff from REGS[0] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[2] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x3064
NEW_PS.DE_V = 0
ir = 0x1261
NEW_PS.DE_IR = 0x1261

CYCLE_COUNT = 125
in MEM_stage
in AGEX_stage, Valid = 1
----------in eval_agexaddr----------
addr2mux_out = 4
output = 3066
-------------in eval_shf----------------
PS.AGEX_IR = 0x0a02
bit5 = 0, bit4 = 0, imm4 = 0x0002
PS.AGEX_SR1 = 0xffff
performing left shift
result = 0xfffc
in DE_stage
PS.DE_IR = 0x1261
PS.DE_IR(15:11) = 2
CONTROL_STORE_ADDRESS = 5
de_br_stall = 0
v_de_br_stall = 0
sr2id = PS.DE_IR(2:0)
sr1id = 1, sr2id = 1
Loading AGEX
loaded value 0x0000 from REGS[1] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[1] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x3064
NEW_PS.DE_V = 0
ir = 0x1261
NEW_PS.DE_IR = 0x1261

CYCLE_COUNT = 126
in MEM_stage
cc = 4, nzp = 5
!!!!!!!!!!conditional branch is going to be taken!!!!!!!!!!
in AGEX_stage, Valid = 0
in eval_alu
a = 0x0000, b = 0x0001
in DE_stage
PS.DE_IR = 0x1261
PS.DE_IR(15:11) = 2
CONTROL_STORE_ADDRESS = 5
de_br_stall = 0
v_de_br_stall = 0
sr2id = PS.DE_IR(2:0)
sr1id = 1, sr2id = 1
Loading AGEX
loaded value 0x0000 from REGS[1] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[1] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x3064
NEW_PS.DE_V = 0
ir = 0x1261
NEW_PS.DE_IR = 0x1261
v_mem_br_stall = 1, mem_pcmux = 1
loading new pc

CYCLE_COUNT = 127
in MEM_stage
in AGEX_stage, Valid = 0
in eval_alu
a = 0x0000, b = 0x0001
in DE_stage
PS.DE_IR = 0x1261
PS.DE_IR(15:11) = 2
CONTROL_STORE_ADDRESS = 5
de_br_stall = 0
v_de_br_stall = 0
sr2id = PS.DE_IR(2:0)
sr1id = 1, sr2id = 1
Loading AGEX
loaded value 0x0000 from REGS[1] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[1] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x3068
NEW_PS.DE_V = 1
ir = 0x0e02
NEW_PS.DE_IR = 0x0e02
loading new pc

CYCLE_COUNT = 128
in MEM_stage
in AGEX_stage, Valid = 0
in eval_alu
a = 0x0000, b = 0x0001
in DE_stage
PS.DE_IR = 0x0e02
PS.DE_IR(15:11) = 1
CONTROL_STORE_ADDRESS = 2
de_br_stall = 1
v_de_br_stall = 1
sr2id = PS.DE_IR(2:0)
sr1id = 0, sr2id = 2
Loading AGEX
loaded value 0xffff from REGS[0] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[2] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x306a
NEW_PS.DE_V = 0
ir = 0x1261
NEW_PS.DE_IR = 0x1261

CYCLE_COUNT = 129
in MEM_stage
in AGEX_stage, Valid = 1
----------in eval_agexaddr----------
addr2mux_out = 4
output = 306c
-------------in eval_shf----------------
PS.AGEX_IR = 0x0e02
bit5 = 0, bit4 = 0, imm4 = 0x0002
PS.AGEX_SR1 = 0xffff
performing left shift
result = 0xfffc
in DE_stage
PS.DE_IR = 0x1261
PS.DE_IR(15:11) = 2
CONTROL_STORE_ADDRESS = 5
de_br_stall = 0
v_de_br_stall = 0
sr2id = PS.DE_IR(2:0)
sr1id = 1, sr2id = 1
Loading AGEX
loaded value 0x0000 from REGS[1] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[1] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x306a
NEW_PS.DE_V = 0
ir = 0x1261
NEW_PS.DE_IR = 0x1261

CYCLE_COUNT = 130
in MEM_stage
cc = 4, nzp = 7
!!!!!!!!!!conditional branch is going to be taken!!!!!!!!!!
in AGEX_stage, Valid = 0
in eval_alu
a = 0x0000, b = 0x0001
in DE_stage
PS.DE_IR = 0x1261
PS.DE_IR(15:11) = 2
CONTROL_STORE_ADDRESS = 5
de_br_stall = 0
v_de_br_stall = 0
sr2id = PS.DE_IR(2:0)
sr1id = 1, sr2id = 1
Loading AGEX
loaded value 0x0000 from REGS[1] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[1] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x306a
NEW_PS.DE_V = 0
ir = 0xfeed
NEW_PS.DE_IR = 0xfeed
v_mem_br_stall = 1, mem_pcmux = 1
loading new pc

CYCLE_COUNT = 131
in MEM_stage
in AGEX_stage, Valid = 0
in eval_alu
a = 0x0000, b = 0x0001
in DE_stage
PS.DE_IR = 0xfeed
PS.DE_IR(15:11) = 31
CONTROL_STORE_ADDRESS = 63
de_br_stall = 1
v_de_br_stall = 0
sr2id = PS.DE_IR(11:9)
sr1id = 3, sr2id = 7
Loading AGEX
loaded value 0x0000 from REGS[3] into NEW_PS.AGEX_SR1
loaded value 0x3072 from REGS[7] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x306e
NEW_PS.DE_V = 1
ir = 0x14a1
NEW_PS.DE_IR = 0x14a1
loading new pc

CYCLE_COUNT = 132
in MEM_stage
in AGEX_stage, Valid = 0
-------------in eval_shf----------------
PS.AGEX_IR = 0xfeed
bit5 = 1, bit4 = 0, imm4 = 0x000d
PS.AGEX_SR1 = 0x0000
performing left shift
result = 0x0000
in DE_stage
PS.DE_IR = 0x14a1
PS.DE_IR(15:11) = 2
CONTROL_STORE_ADDRESS = 5
de_br_stall = 0
v_de_br_stall = 0
sr2id = PS.DE_IR(2:0)
sr1id = 2, sr2id = 1
Loading AGEX
loaded value 0x0000 from REGS[2] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[1] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x3070
NEW_PS.DE_V = 1
ir = 0xf025
NEW_PS.DE_IR = 0xf025
loading new pc

CYCLE_COUNT = 133
in MEM_stage
in AGEX_stage, Valid = 1
in eval_alu
a = 0x0000, b = 0x0001
in DE_stage
PS.DE_IR = 0xf025
PS.DE_IR(15:11) = 30
CONTROL_STORE_ADDRESS = 61
de_br_stall = 1
v_de_br_stall = 1
sr2id = PS.DE_IR(11:9)
sr1id = 0, sr2id = 0
Loading AGEX
loaded value 0xffff from REGS[0] into NEW_PS.AGEX_SR1
loaded value 0xffff from REGS[0] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x3072
NEW_PS.DE_V = 0
ir = 0x0000
NEW_PS.DE_IR = 0x0000

CYCLE_COUNT = 134
in MEM_stage
in AGEX_stage, Valid = 1
-------------in eval_shf----------------
PS.AGEX_IR = 0xf025
bit5 = 1, bit4 = 0, imm4 = 0x0005
PS.AGEX_SR1 = 0xffff
performing left shift
result = 0xffe0
in DE_stage
PS.DE_IR = 0x0000
PS.DE_IR(15:11) = 0
CONTROL_STORE_ADDRESS = 0
de_br_stall = 1
v_de_br_stall = 0
sr2id = PS.DE_IR(2:0)
sr1id = 0, sr2id = 0
Loading AGEX
loaded value 0xffff from REGS[0] into NEW_PS.AGEX_SR1
loaded value 0xffff from REGS[0] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x3072
NEW_PS.DE_V = 0
ir = 0x0000
NEW_PS.DE_IR = 0x0000

CYCLE_COUNT = 135
in MEM_stage
making cache access
!!!!!!!!!!trap is going to be taken!!!!!!!!!!
in AGEX_stage, Valid = 0
in DE_stage
PS.DE_IR = 0x0000
PS.DE_IR(15:11) = 0
CONTROL_STORE_ADDRESS = 0
de_br_stall = 1
v_de_br_stall = 0
sr2id = PS.DE_IR(2:0)
sr1id = 0, sr2id = 0
Loading value 0x0001 into REGS[2]
loaded new condition codes, N = 0, Z = 0, P = 1
in FETCH_stage
v_mem_br_stall = 1, mem_pcmux = 2

CYCLE_COUNT = 136
in MEM_stage
making cache access
!!!!!!!!!!trap is going to be taken!!!!!!!!!!
in AGEX_stage, Valid = 0
----------in eval_agexaddr----------
addr2mux_out = 0
output = 3072
-------------in eval_shf----------------
PS.AGEX_IR = 0x0000
bit5 = 0, bit4 = 0, imm4 = 0x0000
PS.AGEX_SR1 = 0xffff
performing left shift
result = 0xffff
in DE_stage
PS.DE_IR = 0x0000
PS.DE_IR(15:11) = 0
CONTROL_STORE_ADDRESS = 0
de_br_stall = 1
v_de_br_stall = 0
sr2id = PS.DE_IR(2:0)
sr1id = 0, sr2id = 0
Loading AGEX
loaded value 0xffff from REGS[0] into NEW_PS.AGEX_SR1
loaded value 0xffff from REGS[0] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x3072
NEW_PS.DE_V = 0
ir = 0x0000
NEW_PS.DE_IR = 0x0000
v_mem_br_stall = 1, mem_pcmux = 2
loading new pc

CYCLE_COUNT = 137
in MEM_stage
in AGEX_stage, Valid = 0
----------in eval_agexaddr----------
addr2mux_out = 0
output = 3072
-------------in eval_shf----------------
PS.AGEX_IR = 0x0000
bit5 = 0, bit4 = 0, imm4 = 0x0000
PS.AGEX_SR1 = 0xffff
performing left shift
result = 0xffff
in DE_stage
PS.DE_IR = 0x0000
PS.DE_IR(15:11) = 0
CONTROL_STORE_ADDRESS = 0
de_br_stall = 1
v_de_br_stall = 0
sr2id = PS.DE_IR(2:0)
sr1id = 0, sr2id = 0
Loading AGEX
loaded value 0xffff from REGS[0] into NEW_PS.AGEX_SR1
loaded value 0xffff from REGS[0] into NEW_PS.AGEX_SR2
Loading value 0x3070 into REGS[7]
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x0002
NEW_PS.DE_V = 1
ir = 0x0000
NEW_PS.DE_IR = 0x0000
loading new pc

Simulator halted

LC-3b-SIM> 

Current architectural state :
-------------------------------------
Cycle Count : 138
PC          : 0x0002
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0xffff
1: 0x0000
2: 0x0001
3: 0x0000
4: 0x0000
5: 0x0000
6: 0x0000
7: 0x3070

LC-3b-SIM> 
Bye.
