

================================================================
== Vitis HLS Report for 'nn_fpga_top'
================================================================
* Date:           Tue Nov 25 01:19:44 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        final_nn_fpga_tanh
* Solution:       hls (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.279 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    52590|    58350|  0.526 ms|  0.584 ms|  52591|  58351|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------+------------------------------------------------------+---------+---------+-----------+----------+-----+-----+------------------------------------------------+
        |                                                                 |                                                      |  Latency (cycles) |  Latency (absolute)  |  Interval |                    Pipeline                    |
        |                             Instance                            |                        Module                        |   min   |   max   |    min    |    max   | min | max |                      Type                      |
        +-----------------------------------------------------------------+------------------------------------------------------+---------+---------+-----------+----------+-----+-----+------------------------------------------------+
        |grp_nn_fpga_top_Pipeline_VITIS_LOOP_63_1_fu_157                  |nn_fpga_top_Pipeline_VITIS_LOOP_63_1                  |      786|      786|   7.860 us|  7.860 us|  785|  785|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_fu_165  |nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2  |      647|      647|   6.470 us|  6.470 us|  641|  641|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_nn_fpga_top_Pipeline_VITIS_LOOP_32_2_fu_175                  |nn_fpga_top_Pipeline_VITIS_LOOP_32_2                  |      789|      789|   7.890 us|  7.890 us|  785|  785|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_my_tanh_fu_184                                               |my_tanh                                               |        5|       95|  50.000 ns|  0.950 us|    5|   95|                                              no|
        |grp_nn_fpga_top_Pipeline_VITIS_LOOP_77_2_fu_196                  |nn_fpga_top_Pipeline_VITIS_LOOP_77_2                  |       12|       12|   0.120 us|  0.120 us|   10|   10|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +-----------------------------------------------------------------+------------------------------------------------------+---------+---------+-----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        +-------------------+---------+---------+-----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration |  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency  |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+-----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_29_1  |    51136|    56896|  799 ~ 889|          -|          -|    64|        no|
        +-------------------+---------+---------+-----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|     75|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |       43|  39|   6469|   7789|    -|
|Memory           |        2|   -|     21|      8|    0|
|Multiplexer      |        -|   -|      0|    167|    -|
|Register         |        -|   -|    126|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |       45|  39|   6616|   8039|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |       45|  43|     15|     38|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------------+------------------------------------------------------+---------+----+------+------+-----+
    |                             Instance                            |                        Module                        | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-----------------------------------------------------------------+------------------------------------------------------+---------+----+------+------+-----+
    |mul_4ns_11ns_13_1_1_U56                                          |mul_4ns_11ns_13_1_1                                   |        0|   0|     0|     6|    0|
    |grp_my_tanh_fu_184                                               |my_tanh                                               |        5|  37|  6019|  7063|    0|
    |grp_nn_fpga_top_Pipeline_VITIS_LOOP_32_2_fu_175                  |nn_fpga_top_Pipeline_VITIS_LOOP_32_2                  |       32|   1|   100|   145|    0|
    |grp_nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_fu_165  |nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2  |        1|   1|   266|   330|    0|
    |grp_nn_fpga_top_Pipeline_VITIS_LOOP_63_1_fu_157                  |nn_fpga_top_Pipeline_VITIS_LOOP_63_1                  |        5|   0|    23|    92|    0|
    |grp_nn_fpga_top_Pipeline_VITIS_LOOP_77_2_fu_196                  |nn_fpga_top_Pipeline_VITIS_LOOP_77_2                  |        0|   0|    61|   153|    0|
    +-----------------------------------------------------------------+------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                            |                                                      |       43|  39|  6469|  7789|    0|
    +-----------------------------------------------------------------+------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |  Memory  |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |B1_U      |B1_ROM_AUTO_1R        |        0|   5|   5|    0|    64|    5|     1|          320|
    |h1_U      |h1_RAM_AUTO_1R1W      |        1|   0|   0|    0|    64|   16|     1|         1024|
    |image_U   |image_RAM_AUTO_1R1W   |        1|   0|   0|    0|   784|   10|     1|         7840|
    |output_U  |output_RAM_AUTO_1R1W  |        0|  16|   3|    0|    10|   16|     1|          160|
    +----------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total     |                      |        2|  21|   8|    0|   922|   47|     4|         9344|
    +----------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |acc_fu_267_p2         |         +|   0|  0|  23|          16|          16|
    |add_ln29_1_fu_229_p2  |         +|   0|  0|  23|          16|          10|
    |add_ln29_fu_241_p2    |         +|   0|  0|  14|           7|           1|
    |icmp_ln29_fu_235_p2   |      icmp|   0|  0|  15|           7|           8|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  75|          46|          35|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |ap_NS_fsm        |  61|         15|    1|         15|
    |h1_address0      |   9|          2|    6|         12|
    |h1_ce0           |   9|          2|    1|          2|
    |i_1_fu_82        |   9|          2|    7|         14|
    |image_address0   |  13|          3|   10|         30|
    |image_ce0        |  13|          3|    1|          3|
    |image_we0        |   9|          2|    1|          2|
    |output_address0  |  13|          3|    4|         12|
    |output_ce0       |  13|          3|    1|          3|
    |output_we0       |   9|          2|    1|          2|
    |phi_mul_fu_78    |   9|          2|   16|         32|
    +-----------------+----+-----------+-----+-----------+
    |Total            | 167|         39|   49|        127|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                     Name                                     | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------------------+----+----+-----+-----------+
    |B1_load_reg_332                                                               |   5|   0|    5|          0|
    |acc_reg_337                                                                   |  16|   0|   16|          0|
    |ap_CS_fsm                                                                     |  14|   0|   14|          0|
    |grp_my_tanh_fu_184_ap_start_reg                                               |   1|   0|    1|          0|
    |grp_nn_fpga_top_Pipeline_VITIS_LOOP_32_2_fu_175_ap_start_reg                  |   1|   0|    1|          0|
    |grp_nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_fu_165_ap_start_reg  |   1|   0|    1|          0|
    |grp_nn_fpga_top_Pipeline_VITIS_LOOP_63_1_fu_157_ap_start_reg                  |   1|   0|    1|          0|
    |grp_nn_fpga_top_Pipeline_VITIS_LOOP_77_2_fu_196_ap_start_reg                  |   1|   0|    1|          0|
    |i_1_fu_82                                                                     |   7|   0|    7|          0|
    |i_reg_314                                                                     |   7|   0|    7|          0|
    |max_idx_loc_fu_86                                                             |   4|   0|    4|          0|
    |max_val_reg_347                                                               |  16|   0|   16|          0|
    |mul_ln63_reg_304                                                              |  13|   0|   13|          0|
    |phi_mul_fu_78                                                                 |  16|   0|   16|          0|
    |phi_mul_load_reg_309                                                          |  16|   0|   16|          0|
    |zext_ln29_reg_322                                                             |   7|   0|   64|         57|
    +------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                         | 126|   0|  183|         57|
    +------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+--------------+--------------+--------------+
| RTL Ports | Dir | Bits|   Protocol   | Source Object|    C Type    |
+-----------+-----+-----+--------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_none|   nn_fpga_top|  return value|
|ap_rst     |   in|    1|  ap_ctrl_none|   nn_fpga_top|  return value|
|image_idx  |   in|    4|       ap_none|     image_idx|        scalar|
|led_out    |  out|    4|       ap_none|       led_out|       pointer|
+-----------+-----+-----+--------------+--------------+--------------+

