Martin Alt , Christian Ferdinand , Florian Martin , Reinhard Wilhelm, Cache Behavior Prediction by Abstract Interpretation, Proceedings of the Third International Symposium on Static Analysis, p.52-66, September 24-26, 1996
J. V. Busquets-Mataix , J. J. Serrano , R. Ors , P. Gil , A. Wellings, Adding instruction cache effect to schedulability analysis of preemptive real-time systems, Proceedings of the 2nd IEEE Real-Time Technology and Applications Symposium (RTAS '96), p.204, June 10-12, 1996
Andreas Ermedahl , Friedhelm Stappert , Jakob Engblom, Clustered calculation of worst-case execution times, Proceedings of the 2003 international conference on Compilers, architecture and synthesis for embedded systems, October 30-November 01, 2003, San Jose, California, USA[doi>10.1145/951710.951720]
Christian Ferdinand , Reinhold Heckmann , Marc Langenbach , Florian Martin , Michael Schmidt , Henrik Theiling , Stephan Thesing , Reinhard Wilhelm, Reliable and Precise WCET Determination for a Real-Life Processor, Proceedings of the First International Workshop on Embedded Software, p.469-485, October 08-10, 2001
John L. Hennessy , David A. Patterson, Computer architecture (2nd ed.): a quantitative approach, Morgan Kaufmann Publishers Inc., San Francisco, CA, 1996
Joseph, M. and Pandya, P. 1986. Finding response times in a real-time system. BCS Computer Journal 29, 5 (Oct.), 390--395.
Kirk, D. 1989. SMART (Strategic Memory Allocation for Real-Time) cache design. In Proceedings of IEEE 10th Real-Time System Symposium. 229--237.
Chang-Gun Lee , J. Hahn , Sang Lyul Min , R. Ha , Seongsoo Hong , Chang Yun Park , Minsuk Lee , Chong Sang Kim, Analysis of cache-related preemption delay in fixed-priority preemptive scheduling, Proceedings of the 17th IEEE Real-Time Systems Symposium, p.264, December 04-06, 1996
Chang-Gun Lee , Joosun Hahn , Yang-Min Seo , Sang Lyul Min , Rhan Ha , Seongsoo Hong , Chang Yun Park , Minsuk Lee , Chong Sang Kim, Enhanced analysis of cache-related preemption delay in fixed-priority preemptive scheduling, Proceedings of the 18th IEEE Real-Time Systems Symposium, p.187, December 03-05, 1997
Chunho Lee , Miodrag Potkonjak , William H. Mangione-Smith, MediaBench: a tool for evaluating and synthesizing multimedia and communicatons systems, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.330-335, December 01-03, 1997, Research Triangle Park, North Carolina, USA
Chang-Gun Lee , Joosun Hahn , Yang-Min Seo , Sang Lyul Min , Rhan Ha , Seongsoo Hong , Chang Yun Park , Minsuk Lee , Chong Sang Kim, Analysis of Cache-Related Preemption Delay in Fixed-Priority Preemptive Scheduling, IEEE Transactions on Computers, v.47 n.6, p.700-713, June 1998[doi>10.1109/12.689649]
Lehoczky, J., Sha, L., and Ding, Y. 1989. The rate monotonic scheduling algorithm:exact characterization and average case behavior. In Proc. IEEE 10th Real-Time System Symposium. 166--171.
Yau-Tsun Steven Li , Sharad Malik , Benjamin Ehrenberg, Performance Analysis of Real-Time Embeded Software, Kluwer Academic Publishers, Norwell, MA, 1998
Y.-T. S. Li , S. Malik , A. Wolfe, Efficient microarchitecture modeling and path analysis for real-time software, Proceedings of the 16th IEEE Real-Time Systems Symposium, p.298, December 05-07, 1995
Yau-Tsun Steven Li , Sharad Malik , Andrew Wolfe, Performance estimation of embedded software with instruction cache modeling, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.4 n.3, p.257-279, July 1999[doi>10.1145/315773.315778]
Jochen Liedtke , Hermann Haertig , Michael Hohmuth, OS-Controlled Cache Predictability for Real-Time Systems, Proceedings of the 3rd IEEE Real-Time Technology and Applications Symposium (RTAS '97), p.213, June 09-11, 1997
C. L. Liu , James W. Layland, Scheduling Algorithms for Multiprogramming in a Hard-Real-Time Environment, Journal of the ACM (JACM), v.20 n.1, p.46-61, Jan. 1973[doi>10.1145/321738.321743]
Thomas Lundqvist , Per Stenström, An Integrated Path and Timing Analysis Method based on Cycle-Level Symbolic Execution, Real-Time Systems, v.17 n.2-3, p.183-207, Nov. 1999[doi>10.1023/A:1008138407139]
MediaBench. Available HTTP://cares.icsl.ucla.edu/MediaBench/.
Mentor Graphics. Hardware/Software Co-Verification: Seamless. Mentor Graphics, Avaliable HTTP: http://www.mentor.com/seamless/.
Mentor Graphics. Mentor Graphics, XRAY® Debugger. Mentor Graphics, Avaliable HTTP: http://www.mentor.com/xray/.
Frank Mueller, Compiler support for software-based cache partitioning, Proceedings of the ACM SIGPLAN 1995 workshop on Languages, compilers, & tools for real-time systems, p.125-133, November 1995, La Jolla, California, USA[doi>10.1145/216636.216677]
Hemendra Singh Negi , Tulika Mitra , Abhik Roychoudhury, Accurate estimation of cache-related preemption delay, Proceedings of the 1st IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, October 01-03, 2003, Newport Beach, CA, USA[doi>10.1145/944645.944698]
Suh, G., Rudolph, L., and Devadas, S. 2001. Dynamic cache partitioning for simultaneous multithreading systems. In Proceedings of the IASTED International Conference on Parallel and Distributed Computing and Systems. 116--127.
Sun, D., Blough, D., and Mooney, V. 2002. Atalanta: A new multiprocessor RTOS kernel for system-on-a-chip applications. Tech. Rep. GIT-CC-02-19, Georgia Institute of Technology. (Ap.).
Yudong Tan , Vincent J. Mooney, III, Cache design and timing analysis for preemptive multi-tasking real-time uniprocessor systems, Georgia Institute of Technology, Atlanta, GA, 2005
Tan, Y., and Mooney, V. 2004a. Integrate inter- and intra- cache eviction anlaysis for preemptive multi-tasking real-time systems. In Proceedings of the 8th International Workshop on Software and Compilers for Embedded Systems (SCOPES'04). 200--206.
Yudong Tan , Vincent J. Mooney III, Timing Analysis for Preemptive Multi-Tasking Real-Time Systems with Caches, Proceedings of the conference on Design, automation and test in Europe, p.21034, February 16-20, 2004
Henrik Theiling , Christian Ferdinand , Reinhard Wilhelm, Fast and Precise WCET Prediction by Separated Cache andPath Analyses, Real-Time Systems, v.18 n.2/3, p.157-179, May 2000[doi>10.1023/A:1008141130870]
K. W. Tindell , A. Burns , A. J. Wellings, An extendible approach for analyzing fixed priority hard real-time tasks, Real-Time Systems, v.6 n.2, p.133-151, March 1994[doi>10.1007/BF01088593]
Hiroyuki Tomiyama , Nikil D. Dutt, Program path analysis to bound cache-related preemption delay in preemptive real-time systems, Proceedings of the eighth international workshop on Hardware/software codesign, p.67-71, May 2000, San Diego, California, USA[doi>10.1145/334012.334025]
Randall T. White , Frank Mueller , Chris Healy , David Whalley , Marion Harmon, Timing Analysis for Data and Wrap-Around Fill Caches, Real-Time Systems, v.17 n.2-3, p.209-233, Nov. 1999[doi>10.1023/A:1008190423977]
Fabian Wolf, Behavioral Intervals in Embedded Software: Timing and Power Analysis of Embedded Real-Time Software Processes, Kluwer Academic Publishers, Norwell, MA, 2002
Fabian Wolf , Rolf Ernst , Wei Ye, Path clustering in software timing analysis, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.9 n.6, p.773-782, 12/1/2001[doi>10.1109/92.974891]
Fabian Wolf , Jan Staschulat , Rolf Ernst, Associative caches in formal software timing analysis, Proceedings of the 39th annual Design Automation Conference, June 10-14, 2002, New Orleans, Louisiana, USA[doi>10.1145/513918.514076]
Wolf, F., Staschulat, J., and Ernst, R. 2002b. Hybrid cache analysis in running time verification of embedded software. Design Automation for Embedded Systems 7, 3 (Oct.), 271--295.
