{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1496665598603 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition " "Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1496665598623 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 05 13:26:38 2017 " "Processing started: Mon Jun 05 13:26:38 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1496665598623 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496665598623 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AudioSynth -c AudioSynth " "Command: quartus_map --read_settings_files=on --write_settings_files=off AudioSynth -c AudioSynth" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496665598623 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1496665599202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX2_1-Behavioral " "Found design unit 1: MUX2_1-Behavioral" {  } { { "Mux2_1.vhd" "" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/PROJETO/Mux2_1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496665609160 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX2_1 " "Found entity 1: MUX2_1" {  } { { "Mux2_1.vhd" "" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/PROJETO/Mux2_1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496665609160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496665609160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "volumecontroller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file volumecontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VolumeController-Behavioral " "Found design unit 1: VolumeController-Behavioral" {  } { { "VolumeController.vhd" "" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/PROJETO/VolumeController.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496665609162 ""} { "Info" "ISGN_ENTITY_NAME" "1 VolumeController " "Found entity 1: VolumeController" {  } { { "VolumeController.vhd" "" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/PROJETO/VolumeController.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496665609162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496665609162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin7segdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin7segdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin7SegDecoder-Behavioral " "Found design unit 1: Bin7SegDecoder-Behavioral" {  } { { "Bin7SegDecoder.vhd" "" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/PROJETO/Bin7SegDecoder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496665609165 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin7SegDecoder " "Found entity 1: Bin7SegDecoder" {  } { { "Bin7SegDecoder.vhd" "" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/PROJETO/Bin7SegDecoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496665609165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496665609165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "common_vhdl_code/ps2_controller.vhd 4 2 " "Found 4 design units, including 2 entities, in source file common_vhdl_code/ps2_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2_controller-v1 " "Found design unit 1: ps2_controller-v1" {  } { { "../common_vhdl_code/ps2_controller.vhd" "" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/PROJETO/common_vhdl_code/ps2_controller.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496665609181 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 low_level_ps2_controller-v1 " "Found design unit 2: low_level_ps2_controller-v1" {  } { { "../common_vhdl_code/ps2_controller.vhd" "" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/PROJETO/common_vhdl_code/ps2_controller.vhd" 320 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496665609181 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2_controller " "Found entity 1: ps2_controller" {  } { { "../common_vhdl_code/ps2_controller.vhd" "" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/PROJETO/common_vhdl_code/ps2_controller.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496665609181 ""} { "Info" "ISGN_ENTITY_NAME" "2 low_level_ps2_controller " "Found entity 2: low_level_ps2_controller" {  } { { "../common_vhdl_code/ps2_controller.vhd" "" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/PROJETO/common_vhdl_code/ps2_controller.vhd" 299 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496665609181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496665609181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "common_vhdl_code/clock_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file common_vhdl_code/clock_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_generator-cyclone4e " "Found design unit 1: clock_generator-cyclone4e" {  } { { "../common_vhdl_code/clock_generator.vhd" "" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/PROJETO/common_vhdl_code/clock_generator.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496665609184 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_generator " "Found entity 1: clock_generator" {  } { { "../common_vhdl_code/clock_generator.vhd" "" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/PROJETO/common_vhdl_code/clock_generator.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496665609184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496665609184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_controller.vhd 6 3 " "Found 6 design units, including 3 entities, in source file audio_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 audio_io-v1 " "Found design unit 1: audio_io-v1" {  } { { "audio_controller.vhd" "" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/PROJETO/audio_controller.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496665609187 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 audio_controller-v1 " "Found design unit 2: audio_controller-v1" {  } { { "audio_controller.vhd" "" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/PROJETO/audio_controller.vhd" 175 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496665609187 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 audio_i2c_controller-v1 " "Found design unit 3: audio_i2c_controller-v1" {  } { { "audio_controller.vhd" "" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/PROJETO/audio_controller.vhd" 369 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496665609187 ""} { "Info" "ISGN_ENTITY_NAME" "1 audio_io " "Found entity 1: audio_io" {  } { { "audio_controller.vhd" "" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/PROJETO/audio_controller.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496665609187 ""} { "Info" "ISGN_ENTITY_NAME" "2 audio_controller " "Found entity 2: audio_controller" {  } { { "audio_controller.vhd" "" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/PROJETO/audio_controller.vhd" 150 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496665609187 ""} { "Info" "ISGN_ENTITY_NAME" "3 audio_i2c_controller " "Found entity 3: audio_i2c_controller" {  } { { "audio_controller.vhd" "" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/PROJETO/audio_controller.vhd" 351 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496665609187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496665609187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sound_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sound_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sound_rom-v1 " "Found design unit 1: sound_rom-v1" {  } { { "sound_rom.vhd" "" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/PROJETO/sound_rom.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496665609211 ""} { "Info" "ISGN_ENTITY_NAME" "1 sound_rom " "Found entity 1: sound_rom" {  } { { "sound_rom.vhd" "" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/PROJETO/sound_rom.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496665609211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496665609211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiosynth.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audiosynth.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AudioSynth-Shell " "Found design unit 1: AudioSynth-Shell" {  } { { "AudioSynth.vhd" "" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/PROJETO/AudioSynth.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496665609214 ""} { "Info" "ISGN_ENTITY_NAME" "1 AudioSynth " "Found entity 1: AudioSynth" {  } { { "AudioSynth.vhd" "" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/PROJETO/AudioSynth.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496665609214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496665609214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "schematics.bdf 1 1 " "Found 1 design units, including 1 entities, in source file schematics.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Schematics " "Found entity 1: Schematics" {  } { { "Schematics.bdf" "" { Schematic "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/PROJETO/Schematics.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496665609255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496665609255 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "AudioSynth " "Elaborating entity \"AudioSynth\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1496665609477 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_sound AudioSynth.vhd(36) " "Verilog HDL or VHDL warning at AudioSynth.vhd(36): object \"s_sound\" assigned a value but never read" {  } { { "AudioSynth.vhd" "" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/PROJETO/AudioSynth.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1496665609489 "|AudioSynth"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "sound_rom sound_rom:rom A:v1 " "Elaborating entity \"sound_rom\" using architecture \"A:v1\" for hierarchy \"sound_rom:rom\"" {  } { { "AudioSynth.vhd" "rom" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/PROJETO/AudioSynth.vhd" 47 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496665609524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "audio_io audio_io:aio A:v1 " "Elaborating entity \"audio_io\" using architecture \"A:v1\" for hierarchy \"audio_io:aio\"" {  } { { "AudioSynth.vhd" "aio" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/PROJETO/AudioSynth.vhd" 54 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496665609992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "clock_generator audio_io:aio\|clock_generator:c A:cyclone4e " "Elaborating entity \"clock_generator\" using architecture \"A:cyclone4e\" for hierarchy \"audio_io:aio\|clock_generator:c\"" {  } { { "audio_controller.vhd" "c" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/PROJETO/audio_controller.vhd" 80 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496665610010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll audio_io:aio\|clock_generator:c\|altpll:PLL " "Elaborating entity \"altpll\" for hierarchy \"audio_io:aio\|clock_generator:c\|altpll:PLL\"" {  } { { "../common_vhdl_code/clock_generator.vhd" "PLL" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/PROJETO/common_vhdl_code/clock_generator.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496665610256 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_io:aio\|clock_generator:c\|altpll:PLL " "Elaborated megafunction instantiation \"audio_io:aio\|clock_generator:c\|altpll:PLL\"" {  } { { "../common_vhdl_code/clock_generator.vhd" "" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/PROJETO/common_vhdl_code/clock_generator.vhd" 127 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496665610258 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_io:aio\|clock_generator:c\|altpll:PLL " "Instantiated megafunction \"audio_io:aio\|clock_generator:c\|altpll:PLL\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496665610259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 50000000 " "Parameter \"clk0_divide_by\" = \"50000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496665610259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496665610259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 12288000 " "Parameter \"clk0_multiply_by\" = \"12288000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496665610259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496665610259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496665610259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496665610259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496665610259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=clock_auto " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=clock_auto\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496665610259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496665610259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496665610259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496665610259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496665610259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496665610259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496665610259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496665610259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496665610259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496665610259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496665610259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496665610259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496665610259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496665610259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496665610259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496665610259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496665610259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496665610259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496665610259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496665610259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496665610259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496665610259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496665610259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496665610259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496665610259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496665610259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496665610259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496665610259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496665610259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496665610259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496665610259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496665610259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496665610259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496665610259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496665610259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496665610259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496665610259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496665610259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496665610259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496665610259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496665610259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496665610259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496665610259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496665610259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496665610259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496665610259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496665610259 ""}  } { { "../common_vhdl_code/clock_generator.vhd" "" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/PROJETO/common_vhdl_code/clock_generator.vhd" 127 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1496665610259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clock_auto_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clock_auto_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_auto_altpll " "Found entity 1: clock_auto_altpll" {  } { { "db/clock_auto_altpll.v" "" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/PROJETO/db/clock_auto_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496665610345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496665610345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_auto_altpll audio_io:aio\|clock_generator:c\|altpll:PLL\|clock_auto_altpll:auto_generated " "Elaborating entity \"clock_auto_altpll\" for hierarchy \"audio_io:aio\|clock_generator:c\|altpll:PLL\|clock_auto_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496665610346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "audio_controller audio_controller:ac A:v1 " "Elaborating entity \"audio_controller\" using architecture \"A:v1\" for hierarchy \"audio_controller:ac\"" {  } { { "AudioSynth.vhd" "ac" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/PROJETO/AudioSynth.vhd" 85 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496665610360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "audio_i2c_controller audio_controller:ac\|audio_i2c_controller:i2c A:v1 " "Elaborating entity \"audio_i2c_controller\" using architecture \"A:v1\" for hierarchy \"audio_controller:ac\|audio_i2c_controller:i2c\"" {  } { { "audio_controller.vhd" "i2c" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/PROJETO/audio_controller.vhd" 212 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496665610371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ps2_controller ps2_controller:ps2 A:v1 " "Elaborating entity \"ps2_controller\" using architecture \"A:v1\" for hierarchy \"ps2_controller:ps2\"" {  } { { "AudioSynth.vhd" "ps2" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/PROJETO/AudioSynth.vhd" 103 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496665610379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "low_level_ps2_controller ps2_controller:ps2\|low_level_ps2_controller:ll A:v1 " "Elaborating entity \"low_level_ps2_controller\" using architecture \"A:v1\" for hierarchy \"ps2_controller:ps2\|low_level_ps2_controller:ll\"" {  } { { "../common_vhdl_code/ps2_controller.vhd" "ll" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/PROJETO/common_vhdl_code/ps2_controller.vhd" 111 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496665610405 ""}
{ "Info" "IVRFX_VHDL_ASSERT_ALWAYS_OCCURS_INFO" "\"Sampling period = 124 clock cycles\" ps2_controller.vhd(361) " "VHDL Assertion Statement at ps2_controller.vhd(361): assertion is false - report \"Sampling period = 124 clock cycles\" (NOTE)" {  } { { "../common_vhdl_code/ps2_controller.vhd" "" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/PROJETO/common_vhdl_code/ps2_controller.vhd" 361 0 0 } }  } 0 10544 "VHDL Assertion Statement at %2!s!: assertion is false - report %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1496665610419 "|AudioSynth|ps2_controller:ps2|low_level_ps2_controller:ll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Bin7SegDecoder Bin7SegDecoder:Display1 A:behavioral " "Elaborating entity \"Bin7SegDecoder\" using architecture \"A:behavioral\" for hierarchy \"Bin7SegDecoder:Display1\"" {  } { { "AudioSynth.vhd" "Display1" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/PROJETO/AudioSynth.vhd" 320 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496665610420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "MUX2_1 MUX2_1:Display0 A:behavioral " "Elaborating entity \"MUX2_1\" using architecture \"A:behavioral\" for hierarchy \"MUX2_1:Display0\"" {  } { { "AudioSynth.vhd" "Display0" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/PROJETO/AudioSynth.vhd" 324 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496665610430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "VolumeController VolumeController:vol A:behavioral " "Elaborating entity \"VolumeController\" using architecture \"A:behavioral\" for hierarchy \"VolumeController:vol\"" {  } { { "AudioSynth.vhd" "vol" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/PROJETO/AudioSynth.vhd" 345 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496665610434 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|AudioSynth\|ps2_controller:ps2\|state " "State machine \"\|AudioSynth\|ps2_controller:ps2\|state\" will be implemented as a safe state machine." {  } { { "../common_vhdl_code/ps2_controller.vhd" "" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/PROJETO/common_vhdl_code/ps2_controller.vhd" 106 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1496665613299 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|AudioSynth\|ps2_controller:ps2\|low_level_ps2_controller:ll\|state " "State machine \"\|AudioSynth\|ps2_controller:ps2\|low_level_ps2_controller:ll\|state\" will be implemented as a safe state machine." {  } { { "../common_vhdl_code/ps2_controller.vhd" "" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/PROJETO/common_vhdl_code/ps2_controller.vhd" 348 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1496665613300 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|AudioSynth\|audio_controller:ac\|audio_i2c_controller:i2c\|state " "State machine \"\|AudioSynth\|audio_controller:ac\|audio_i2c_controller:i2c\|state\" will be implemented as a safe state machine." {  } { { "audio_controller.vhd" "" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/PROJETO/audio_controller.vhd" 401 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1496665613301 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "sound_rom:rom\|Mux15_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"sound_rom:rom\|Mux15_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1496665613366 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1496665613366 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1496665613366 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16384 " "Parameter NUMWORDS_A set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1496665613366 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1496665613366 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1496665613366 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE AudioSynth.AudioSynth0.rtl.mif " "Parameter INIT_FILE set to AudioSynth.AudioSynth0.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1496665613366 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1496665613366 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1496665613366 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sound_rom:rom\|altsyncram:Mux15_rtl_0 " "Elaborated megafunction instantiation \"sound_rom:rom\|altsyncram:Mux15_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496665613472 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sound_rom:rom\|altsyncram:Mux15_rtl_0 " "Instantiated megafunction \"sound_rom:rom\|altsyncram:Mux15_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496665613472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496665613472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 14 " "Parameter \"WIDTHAD_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496665613472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16384 " "Parameter \"NUMWORDS_A\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496665613472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496665613472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496665613472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE AudioSynth.AudioSynth0.rtl.mif " "Parameter \"INIT_FILE\" = \"AudioSynth.AudioSynth0.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496665613472 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1496665613472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cf01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cf01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cf01 " "Found entity 1: altsyncram_cf01" {  } { { "db/altsyncram_cf01.tdf" "" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/PROJETO/db/altsyncram_cf01.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496665613545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496665613545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_c8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_c8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_c8a " "Found entity 1: decode_c8a" {  } { { "db/decode_c8a.tdf" "" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/PROJETO/db/decode_c8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496665613624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496665613624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_iob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_iob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_iob " "Found entity 1: mux_iob" {  } { { "db/mux_iob.tdf" "" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/PROJETO/db/mux_iob.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496665613671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496665613671 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] VCC " "Pin \"HEX0\[0\]\" is stuck at VCC" {  } { { "AudioSynth.vhd" "" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/PROJETO/AudioSynth.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1496665614721 "|AudioSynth|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] VCC " "Pin \"HEX0\[1\]\" is stuck at VCC" {  } { { "AudioSynth.vhd" "" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/PROJETO/AudioSynth.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1496665614721 "|AudioSynth|HEX0[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1496665614721 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1496665614838 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "50 " "50 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1496665615766 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1496665616054 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496665616054 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "aud_adcdat " "No output dependent on input pin \"aud_adcdat\"" {  } { { "AudioSynth.vhd" "" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/PROJETO/AudioSynth.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496665616165 "|AudioSynth|aud_adcdat"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1496665616165 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "663 " "Implemented 663 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1496665616166 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1496665616166 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "4 " "Implemented 4 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1496665616166 ""} { "Info" "ICUT_CUT_TM_LCELLS" "606 " "Implemented 606 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1496665616166 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1496665616166 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1496665616166 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1496665616166 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "884 " "Peak virtual memory: 884 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1496665616193 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 05 13:26:56 2017 " "Processing ended: Mon Jun 05 13:26:56 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1496665616193 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1496665616193 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1496665616193 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1496665616193 ""}
