{
  "channeldata": {
    "activate.d": false,
    "binary_prefix": true,
    "deactivate.d": false,
    "description": null,
    "dev_url": null,
    "doc_source_url": null,
    "doc_url": null,
    "home": "http://iverilog.icarus.com/home",
    "icon_hash": null,
    "icon_url": null,
    "identifiers": null,
    "keywords": null,
    "license": "GPL-2.0",
    "post_link": false,
    "pre_link": false,
    "pre_unlink": false,
    "recipe_origin": null,
    "run_exports": {},
    "source_git_url": null,
    "source_url": "https://github.com/steveicarus/iverilog/archive/v10_1.tar.gz",
    "subdirs": [
      "linux-64"
    ],
    "summary": "Icarus Verilog is intended to compile ALL of the Verilog HDL as described in the IEEE-1364 standard.",
    "tags": null,
    "text_prefix": true,
    "timestamp": 1531345350,
    "version": "10.1"
  },
  "channeldata_version": 1,
  "feedstock": null,
  "labels": [
    "main",
    "cf202003",
    "cf201901"
  ],
  "package": "iverilog-10.1-h1b1dcc2_3.tar.bz2",
  "repodata": {
    "build": "h1b1dcc2_3",
    "build_number": 3,
    "depends": [
      "libgcc-ng >=4.9",
      "libstdcxx-ng >=4.9"
    ],
    "license": "GPL-2.0",
    "md5": "b1803fbfdc269df9ccc8a1be16eeaec5",
    "name": "iverilog",
    "sha256": "34fafd5d0c6d7f1f7c872fcab5b7100d0a43534ab92c3f1155ee293c71f1fc33",
    "size": 3056747,
    "subdir": "linux-64",
    "timestamp": 1531345350487,
    "version": "10.1"
  },
  "repodata_version": 1,
  "subdir": "linux-64",
  "url": "https://conda.anaconda.org/conda-forge/linux-64/iverilog-10.1-h1b1dcc2_3.tar.bz2"
}