0: data (?, 512, 512, 3)
1: bn_data (?, 512, 512, 3)
2: zero_padding2d_1 (?, 518, 518, 3)
3: conv0 (?, 256, 256, 64)
4: bn0 (?, 256, 256, 64)
5: relu0 (?, 256, 256, 64)
6: zero_padding2d_2 (?, 258, 258, 64)
7: pooling0 (?, 128, 128, 64)
8: stage1_unit1_bn1 (?, 128, 128, 64)
9: stage1_unit1_relu1 (?, 128, 128, 64)
10: stage1_unit1_conv1 (?, 128, 128, 64)
11: stage1_unit1_bn2 (?, 128, 128, 64)
12: stage1_unit1_relu2 (?, 128, 128, 64)
13: zero_padding2d_3 (?, 130, 130, 64)
14: stage1_unit1_conv2 (?, 128, 128, 64)
15: stage1_unit1_bn3 (?, 128, 128, 64)
16: stage1_unit1_relu3 (?, 128, 128, 64)
17: stage1_unit1_conv3 (?, 128, 128, 256)
18: stage1_unit1_sc (?, 128, 128, 256)
19: add_1 (?, 128, 128, 256)
20: stage1_unit2_bn1 (?, 128, 128, 256)
21: stage1_unit2_relu1 (?, 128, 128, 256)
22: stage1_unit2_conv1 (?, 128, 128, 64)
23: stage1_unit2_bn2 (?, 128, 128, 64)
24: stage1_unit2_relu2 (?, 128, 128, 64)
25: zero_padding2d_4 (?, 130, 130, 64)
26: stage1_unit2_conv2 (?, 128, 128, 64)
27: stage1_unit2_bn3 (?, 128, 128, 64)
28: stage1_unit2_relu3 (?, 128, 128, 64)
29: stage1_unit2_conv3 (?, 128, 128, 256)
30: add_2 (?, 128, 128, 256)
31: stage1_unit3_bn1 (?, 128, 128, 256)
32: stage1_unit3_relu1 (?, 128, 128, 256)
33: stage1_unit3_conv1 (?, 128, 128, 64)
34: stage1_unit3_bn2 (?, 128, 128, 64)
35: stage1_unit3_relu2 (?, 128, 128, 64)
36: zero_padding2d_5 (?, 130, 130, 64)
37: stage1_unit3_conv2 (?, 128, 128, 64)
38: stage1_unit3_bn3 (?, 128, 128, 64)
39: stage1_unit3_relu3 (?, 128, 128, 64)
40: stage1_unit3_conv3 (?, 128, 128, 256)
41: add_3 (?, 128, 128, 256)
42: stage2_unit1_bn1 (?, 128, 128, 256)
43: stage2_unit1_relu1 (?, 128, 128, 256)
44: stage2_unit1_conv1 (?, 128, 128, 128)
45: stage2_unit1_bn2 (?, 128, 128, 128)
46: stage2_unit1_relu2 (?, 128, 128, 128)
47: zero_padding2d_6 (?, 130, 130, 128)
48: stage2_unit1_conv2 (?, 64, 64, 128)
49: stage2_unit1_bn3 (?, 64, 64, 128)
50: stage2_unit1_relu3 (?, 64, 64, 128)
51: stage2_unit1_conv3 (?, 64, 64, 512)
52: stage2_unit1_sc (?, 64, 64, 512)
53: add_4 (?, 64, 64, 512)
54: stage2_unit2_bn1 (?, 64, 64, 512)
55: stage2_unit2_relu1 (?, 64, 64, 512)
56: stage2_unit2_conv1 (?, 64, 64, 128)
57: stage2_unit2_bn2 (?, 64, 64, 128)
58: stage2_unit2_relu2 (?, 64, 64, 128)
59: zero_padding2d_7 (?, 66, 66, 128)
60: stage2_unit2_conv2 (?, 64, 64, 128)
61: stage2_unit2_bn3 (?, 64, 64, 128)
62: stage2_unit2_relu3 (?, 64, 64, 128)
63: stage2_unit2_conv3 (?, 64, 64, 512)
64: add_5 (?, 64, 64, 512)
65: stage2_unit3_bn1 (?, 64, 64, 512)
66: stage2_unit3_relu1 (?, 64, 64, 512)
67: stage2_unit3_conv1 (?, 64, 64, 128)
68: stage2_unit3_bn2 (?, 64, 64, 128)
69: stage2_unit3_relu2 (?, 64, 64, 128)
70: zero_padding2d_8 (?, 66, 66, 128)
71: stage2_unit3_conv2 (?, 64, 64, 128)
72: stage2_unit3_bn3 (?, 64, 64, 128)
73: stage2_unit3_relu3 (?, 64, 64, 128)
74: stage2_unit3_conv3 (?, 64, 64, 512)
75: add_6 (?, 64, 64, 512)
76: stage2_unit4_bn1 (?, 64, 64, 512)
77: stage2_unit4_relu1 (?, 64, 64, 512)
78: stage2_unit4_conv1 (?, 64, 64, 128)
79: stage2_unit4_bn2 (?, 64, 64, 128)
80: stage2_unit4_relu2 (?, 64, 64, 128)
81: zero_padding2d_9 (?, 66, 66, 128)
82: stage2_unit4_conv2 (?, 64, 64, 128)
83: stage2_unit4_bn3 (?, 64, 64, 128)
84: stage2_unit4_relu3 (?, 64, 64, 128)
85: stage2_unit4_conv3 (?, 64, 64, 512)
86: add_7 (?, 64, 64, 512)
87: stage3_unit1_bn1 (?, 64, 64, 512)
88: stage3_unit1_relu1 (?, 64, 64, 512)
89: stage3_unit1_conv1 (?, 64, 64, 256)
90: stage3_unit1_bn2 (?, 64, 64, 256)
91: stage3_unit1_relu2 (?, 64, 64, 256)
92: zero_padding2d_10 (?, 66, 66, 256)
93: stage3_unit1_conv2 (?, 32, 32, 256)
94: stage3_unit1_bn3 (?, 32, 32, 256)
95: stage3_unit1_relu3 (?, 32, 32, 256)
96: stage3_unit1_conv3 (?, 32, 32, 1024)
97: stage3_unit1_sc (?, 32, 32, 1024)
98: add_8 (?, 32, 32, 1024)
99: stage3_unit2_bn1 (?, 32, 32, 1024)
100: stage3_unit2_relu1 (?, 32, 32, 1024)
101: stage3_unit2_conv1 (?, 32, 32, 256)
102: stage3_unit2_bn2 (?, 32, 32, 256)
103: stage3_unit2_relu2 (?, 32, 32, 256)
104: zero_padding2d_11 (?, 34, 34, 256)
105: stage3_unit2_conv2 (?, 32, 32, 256)
106: stage3_unit2_bn3 (?, 32, 32, 256)
107: stage3_unit2_relu3 (?, 32, 32, 256)
108: stage3_unit2_conv3 (?, 32, 32, 1024)
109: add_9 (?, 32, 32, 1024)
110: stage3_unit3_bn1 (?, 32, 32, 1024)
111: stage3_unit3_relu1 (?, 32, 32, 1024)
112: stage3_unit3_conv1 (?, 32, 32, 256)
113: stage3_unit3_bn2 (?, 32, 32, 256)
114: stage3_unit3_relu2 (?, 32, 32, 256)
115: zero_padding2d_12 (?, 34, 34, 256)
116: stage3_unit3_conv2 (?, 32, 32, 256)
117: stage3_unit3_bn3 (?, 32, 32, 256)
118: stage3_unit3_relu3 (?, 32, 32, 256)
119: stage3_unit3_conv3 (?, 32, 32, 1024)
120: add_10 (?, 32, 32, 1024)
121: stage3_unit4_bn1 (?, 32, 32, 1024)
122: stage3_unit4_relu1 (?, 32, 32, 1024)
123: stage3_unit4_conv1 (?, 32, 32, 256)
124: stage3_unit4_bn2 (?, 32, 32, 256)
125: stage3_unit4_relu2 (?, 32, 32, 256)
126: zero_padding2d_13 (?, 34, 34, 256)
127: stage3_unit4_conv2 (?, 32, 32, 256)
128: stage3_unit4_bn3 (?, 32, 32, 256)
129: stage3_unit4_relu3 (?, 32, 32, 256)
130: stage3_unit4_conv3 (?, 32, 32, 1024)
131: add_11 (?, 32, 32, 1024)
132: stage3_unit5_bn1 (?, 32, 32, 1024)
133: stage3_unit5_relu1 (?, 32, 32, 1024)
134: stage3_unit5_conv1 (?, 32, 32, 256)
135: stage3_unit5_bn2 (?, 32, 32, 256)
136: stage3_unit5_relu2 (?, 32, 32, 256)
137: zero_padding2d_14 (?, 34, 34, 256)
138: stage3_unit5_conv2 (?, 32, 32, 256)
139: stage3_unit5_bn3 (?, 32, 32, 256)
140: stage3_unit5_relu3 (?, 32, 32, 256)
141: stage3_unit5_conv3 (?, 32, 32, 1024)
142: add_12 (?, 32, 32, 1024)
143: stage3_unit6_bn1 (?, 32, 32, 1024)
144: stage3_unit6_relu1 (?, 32, 32, 1024)
145: stage3_unit6_conv1 (?, 32, 32, 256)
146: stage3_unit6_bn2 (?, 32, 32, 256)
147: stage3_unit6_relu2 (?, 32, 32, 256)
148: zero_padding2d_15 (?, 34, 34, 256)
149: stage3_unit6_conv2 (?, 32, 32, 256)
150: stage3_unit6_bn3 (?, 32, 32, 256)
151: stage3_unit6_relu3 (?, 32, 32, 256)
152: stage3_unit6_conv3 (?, 32, 32, 1024)
153: add_13 (?, 32, 32, 1024)
154: stage3_unit7_bn1 (?, 32, 32, 1024)
155: stage3_unit7_relu1 (?, 32, 32, 1024)
156: stage3_unit7_conv1 (?, 32, 32, 256)
157: stage3_unit7_bn2 (?, 32, 32, 256)
158: stage3_unit7_relu2 (?, 32, 32, 256)
159: zero_padding2d_16 (?, 34, 34, 256)
160: stage3_unit7_conv2 (?, 32, 32, 256)
161: stage3_unit7_bn3 (?, 32, 32, 256)
162: stage3_unit7_relu3 (?, 32, 32, 256)
163: stage3_unit7_conv3 (?, 32, 32, 1024)
164: add_14 (?, 32, 32, 1024)
165: stage3_unit8_bn1 (?, 32, 32, 1024)
166: stage3_unit8_relu1 (?, 32, 32, 1024)
167: stage3_unit8_conv1 (?, 32, 32, 256)
168: stage3_unit8_bn2 (?, 32, 32, 256)
169: stage3_unit8_relu2 (?, 32, 32, 256)
170: zero_padding2d_17 (?, 34, 34, 256)
171: stage3_unit8_conv2 (?, 32, 32, 256)
172: stage3_unit8_bn3 (?, 32, 32, 256)
173: stage3_unit8_relu3 (?, 32, 32, 256)
174: stage3_unit8_conv3 (?, 32, 32, 1024)
175: add_15 (?, 32, 32, 1024)
176: stage3_unit9_bn1 (?, 32, 32, 1024)
177: stage3_unit9_relu1 (?, 32, 32, 1024)
178: stage3_unit9_conv1 (?, 32, 32, 256)
179: stage3_unit9_bn2 (?, 32, 32, 256)
180: stage3_unit9_relu2 (?, 32, 32, 256)
181: zero_padding2d_18 (?, 34, 34, 256)
182: stage3_unit9_conv2 (?, 32, 32, 256)
183: stage3_unit9_bn3 (?, 32, 32, 256)
184: stage3_unit9_relu3 (?, 32, 32, 256)
185: stage3_unit9_conv3 (?, 32, 32, 1024)
186: add_16 (?, 32, 32, 1024)
187: stage3_unit10_bn1 (?, 32, 32, 1024)
188: stage3_unit10_relu1 (?, 32, 32, 1024)
189: stage3_unit10_conv1 (?, 32, 32, 256)
190: stage3_unit10_bn2 (?, 32, 32, 256)
191: stage3_unit10_relu2 (?, 32, 32, 256)
192: zero_padding2d_19 (?, 34, 34, 256)
193: stage3_unit10_conv2 (?, 32, 32, 256)
194: stage3_unit10_bn3 (?, 32, 32, 256)
195: stage3_unit10_relu3 (?, 32, 32, 256)
196: stage3_unit10_conv3 (?, 32, 32, 1024)
197: add_17 (?, 32, 32, 1024)
198: stage3_unit11_bn1 (?, 32, 32, 1024)
199: stage3_unit11_relu1 (?, 32, 32, 1024)
200: stage3_unit11_conv1 (?, 32, 32, 256)
201: stage3_unit11_bn2 (?, 32, 32, 256)
202: stage3_unit11_relu2 (?, 32, 32, 256)
203: zero_padding2d_20 (?, 34, 34, 256)
204: stage3_unit11_conv2 (?, 32, 32, 256)
205: stage3_unit11_bn3 (?, 32, 32, 256)
206: stage3_unit11_relu3 (?, 32, 32, 256)
207: stage3_unit11_conv3 (?, 32, 32, 1024)
208: add_18 (?, 32, 32, 1024)
209: stage3_unit12_bn1 (?, 32, 32, 1024)
210: stage3_unit12_relu1 (?, 32, 32, 1024)
211: stage3_unit12_conv1 (?, 32, 32, 256)
212: stage3_unit12_bn2 (?, 32, 32, 256)
213: stage3_unit12_relu2 (?, 32, 32, 256)
214: zero_padding2d_21 (?, 34, 34, 256)
215: stage3_unit12_conv2 (?, 32, 32, 256)
216: stage3_unit12_bn3 (?, 32, 32, 256)
217: stage3_unit12_relu3 (?, 32, 32, 256)
218: stage3_unit12_conv3 (?, 32, 32, 1024)
219: add_19 (?, 32, 32, 1024)
220: stage3_unit13_bn1 (?, 32, 32, 1024)
221: stage3_unit13_relu1 (?, 32, 32, 1024)
222: stage3_unit13_conv1 (?, 32, 32, 256)
223: stage3_unit13_bn2 (?, 32, 32, 256)
224: stage3_unit13_relu2 (?, 32, 32, 256)
225: zero_padding2d_22 (?, 34, 34, 256)
226: stage3_unit13_conv2 (?, 32, 32, 256)
227: stage3_unit13_bn3 (?, 32, 32, 256)
228: stage3_unit13_relu3 (?, 32, 32, 256)
229: stage3_unit13_conv3 (?, 32, 32, 1024)
230: add_20 (?, 32, 32, 1024)
231: stage3_unit14_bn1 (?, 32, 32, 1024)
232: stage3_unit14_relu1 (?, 32, 32, 1024)
233: stage3_unit14_conv1 (?, 32, 32, 256)
234: stage3_unit14_bn2 (?, 32, 32, 256)
235: stage3_unit14_relu2 (?, 32, 32, 256)
236: zero_padding2d_23 (?, 34, 34, 256)
237: stage3_unit14_conv2 (?, 32, 32, 256)
238: stage3_unit14_bn3 (?, 32, 32, 256)
239: stage3_unit14_relu3 (?, 32, 32, 256)
240: stage3_unit14_conv3 (?, 32, 32, 1024)
241: add_21 (?, 32, 32, 1024)
242: stage3_unit15_bn1 (?, 32, 32, 1024)
243: stage3_unit15_relu1 (?, 32, 32, 1024)
244: stage3_unit15_conv1 (?, 32, 32, 256)
245: stage3_unit15_bn2 (?, 32, 32, 256)
246: stage3_unit15_relu2 (?, 32, 32, 256)
247: zero_padding2d_24 (?, 34, 34, 256)
248: stage3_unit15_conv2 (?, 32, 32, 256)
249: stage3_unit15_bn3 (?, 32, 32, 256)
250: stage3_unit15_relu3 (?, 32, 32, 256)
251: stage3_unit15_conv3 (?, 32, 32, 1024)
252: add_22 (?, 32, 32, 1024)
253: stage3_unit16_bn1 (?, 32, 32, 1024)
254: stage3_unit16_relu1 (?, 32, 32, 1024)
255: stage3_unit16_conv1 (?, 32, 32, 256)
256: stage3_unit16_bn2 (?, 32, 32, 256)
257: stage3_unit16_relu2 (?, 32, 32, 256)
258: zero_padding2d_25 (?, 34, 34, 256)
259: stage3_unit16_conv2 (?, 32, 32, 256)
260: stage3_unit16_bn3 (?, 32, 32, 256)
261: stage3_unit16_relu3 (?, 32, 32, 256)
262: stage3_unit16_conv3 (?, 32, 32, 1024)
263: add_23 (?, 32, 32, 1024)
264: stage3_unit17_bn1 (?, 32, 32, 1024)
265: stage3_unit17_relu1 (?, 32, 32, 1024)
266: stage3_unit17_conv1 (?, 32, 32, 256)
267: stage3_unit17_bn2 (?, 32, 32, 256)
268: stage3_unit17_relu2 (?, 32, 32, 256)
269: zero_padding2d_26 (?, 34, 34, 256)
270: stage3_unit17_conv2 (?, 32, 32, 256)
271: stage3_unit17_bn3 (?, 32, 32, 256)
272: stage3_unit17_relu3 (?, 32, 32, 256)
273: stage3_unit17_conv3 (?, 32, 32, 1024)
274: add_24 (?, 32, 32, 1024)
275: stage3_unit18_bn1 (?, 32, 32, 1024)
276: stage3_unit18_relu1 (?, 32, 32, 1024)
277: stage3_unit18_conv1 (?, 32, 32, 256)
278: stage3_unit18_bn2 (?, 32, 32, 256)
279: stage3_unit18_relu2 (?, 32, 32, 256)
280: zero_padding2d_27 (?, 34, 34, 256)
281: stage3_unit18_conv2 (?, 32, 32, 256)
282: stage3_unit18_bn3 (?, 32, 32, 256)
283: stage3_unit18_relu3 (?, 32, 32, 256)
284: stage3_unit18_conv3 (?, 32, 32, 1024)
285: add_25 (?, 32, 32, 1024)
286: stage3_unit19_bn1 (?, 32, 32, 1024)
287: stage3_unit19_relu1 (?, 32, 32, 1024)
288: stage3_unit19_conv1 (?, 32, 32, 256)
289: stage3_unit19_bn2 (?, 32, 32, 256)
290: stage3_unit19_relu2 (?, 32, 32, 256)
291: zero_padding2d_28 (?, 34, 34, 256)
292: stage3_unit19_conv2 (?, 32, 32, 256)
293: stage3_unit19_bn3 (?, 32, 32, 256)
294: stage3_unit19_relu3 (?, 32, 32, 256)
295: stage3_unit19_conv3 (?, 32, 32, 1024)
296: add_26 (?, 32, 32, 1024)
297: stage3_unit20_bn1 (?, 32, 32, 1024)
298: stage3_unit20_relu1 (?, 32, 32, 1024)
299: stage3_unit20_conv1 (?, 32, 32, 256)
300: stage3_unit20_bn2 (?, 32, 32, 256)
301: stage3_unit20_relu2 (?, 32, 32, 256)
302: zero_padding2d_29 (?, 34, 34, 256)
303: stage3_unit20_conv2 (?, 32, 32, 256)
304: stage3_unit20_bn3 (?, 32, 32, 256)
305: stage3_unit20_relu3 (?, 32, 32, 256)
306: stage3_unit20_conv3 (?, 32, 32, 1024)
307: add_27 (?, 32, 32, 1024)
308: stage3_unit21_bn1 (?, 32, 32, 1024)
309: stage3_unit21_relu1 (?, 32, 32, 1024)
310: stage3_unit21_conv1 (?, 32, 32, 256)
311: stage3_unit21_bn2 (?, 32, 32, 256)
312: stage3_unit21_relu2 (?, 32, 32, 256)
313: zero_padding2d_30 (?, 34, 34, 256)
314: stage3_unit21_conv2 (?, 32, 32, 256)
315: stage3_unit21_bn3 (?, 32, 32, 256)
316: stage3_unit21_relu3 (?, 32, 32, 256)
317: stage3_unit21_conv3 (?, 32, 32, 1024)
318: add_28 (?, 32, 32, 1024)
319: stage3_unit22_bn1 (?, 32, 32, 1024)
320: stage3_unit22_relu1 (?, 32, 32, 1024)
321: stage3_unit22_conv1 (?, 32, 32, 256)
322: stage3_unit22_bn2 (?, 32, 32, 256)
323: stage3_unit22_relu2 (?, 32, 32, 256)
324: zero_padding2d_31 (?, 34, 34, 256)
325: stage3_unit22_conv2 (?, 32, 32, 256)
326: stage3_unit22_bn3 (?, 32, 32, 256)
327: stage3_unit22_relu3 (?, 32, 32, 256)
328: stage3_unit22_conv3 (?, 32, 32, 1024)
329: add_29 (?, 32, 32, 1024)
330: stage3_unit23_bn1 (?, 32, 32, 1024)
331: stage3_unit23_relu1 (?, 32, 32, 1024)
332: stage3_unit23_conv1 (?, 32, 32, 256)
333: stage3_unit23_bn2 (?, 32, 32, 256)
334: stage3_unit23_relu2 (?, 32, 32, 256)
335: zero_padding2d_32 (?, 34, 34, 256)
336: stage3_unit23_conv2 (?, 32, 32, 256)
337: stage3_unit23_bn3 (?, 32, 32, 256)
338: stage3_unit23_relu3 (?, 32, 32, 256)
339: stage3_unit23_conv3 (?, 32, 32, 1024)
340: add_30 (?, 32, 32, 1024)
341: stage4_unit1_bn1 (?, 32, 32, 1024)
342: stage4_unit1_relu1 (?, 32, 32, 1024)
343: stage4_unit1_conv1 (?, 32, 32, 512)
344: stage4_unit1_bn2 (?, 32, 32, 512)
345: stage4_unit1_relu2 (?, 32, 32, 512)
346: zero_padding2d_33 (?, 34, 34, 512)
347: stage4_unit1_conv2 (?, 16, 16, 512)
348: stage4_unit1_bn3 (?, 16, 16, 512)
349: stage4_unit1_relu3 (?, 16, 16, 512)
350: stage4_unit1_conv3 (?, 16, 16, 2048)
351: stage4_unit1_sc (?, 16, 16, 2048)
352: add_31 (?, 16, 16, 2048)
353: stage4_unit2_bn1 (?, 16, 16, 2048)
354: stage4_unit2_relu1 (?, 16, 16, 2048)
355: stage4_unit2_conv1 (?, 16, 16, 512)
356: stage4_unit2_bn2 (?, 16, 16, 512)
357: stage4_unit2_relu2 (?, 16, 16, 512)
358: zero_padding2d_34 (?, 18, 18, 512)
359: stage4_unit2_conv2 (?, 16, 16, 512)
360: stage4_unit2_bn3 (?, 16, 16, 512)
361: stage4_unit2_relu3 (?, 16, 16, 512)
362: stage4_unit2_conv3 (?, 16, 16, 2048)
363: add_32 (?, 16, 16, 2048)
364: stage4_unit3_bn1 (?, 16, 16, 2048)
365: stage4_unit3_relu1 (?, 16, 16, 2048)
366: stage4_unit3_conv1 (?, 16, 16, 512)
367: stage4_unit3_bn2 (?, 16, 16, 512)
368: stage4_unit3_relu2 (?, 16, 16, 512)
369: zero_padding2d_35 (?, 18, 18, 512)
370: stage4_unit3_conv2 (?, 16, 16, 512)
371: stage4_unit3_bn3 (?, 16, 16, 512)
372: stage4_unit3_relu3 (?, 16, 16, 512)
373: stage4_unit3_conv3 (?, 16, 16, 2048)
374: add_33 (?, 16, 16, 2048)
375: bn1 (?, 16, 16, 2048)
376: relu1 (?, 16, 16, 2048)
