Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: PruebaServo.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "PruebaServo.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "PruebaServo"
Output Format                      : NGC
Target Device                      : xc6slx9-2-csg225

---- Source Options
Top Module Name                    : PruebaServo
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\saulc\Documents\DispLogicosISE\Tarea1\Catrina\PruebaServo.v" into library work
Parsing module <PruebaServo>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <PruebaServo>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <PruebaServo>.
    Related source file is "C:\Users\saulc\Documents\DispLogicosISE\Tarea1\Catrina\PruebaServo.v".
    Found 21-bit register for signal <cont_rebotes>.
    Found 1-bit register for signal <boton_pres>.
    Found 17-bit register for signal <angulo>.
    Found 3-bit register for signal <pos>.
    Found 1-bit register for signal <PWM>.
    Found 20-bit register for signal <cont_PWM>.
    Found 1-bit register for signal <sampled_boton>.
    Found 21-bit adder for signal <cont_rebotes[20]_GND_1_o_add_3_OUT> created at line 22.
    Found 3-bit adder for signal <pos[2]_GND_1_o_add_10_OUT> created at line 37.
    Found 20-bit adder for signal <cont_PWM[19]_GND_1_o_add_15_OUT> created at line 47.
    Found 1-bit comparator not equal for signal <sampled_boton_boton_equal_3_o> created at line 20
    Found 17-bit comparator equal for signal <cont_PWM[16]_angulo[16]_equal_14_o> created at line 41
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  64 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <PruebaServo> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 20-bit adder                                          : 1
 21-bit adder                                          : 1
 3-bit adder                                           : 1
# Registers                                            : 7
 1-bit register                                        : 3
 17-bit register                                       : 1
 20-bit register                                       : 1
 21-bit register                                       : 1
 3-bit register                                        : 1
# Comparators                                          : 2
 1-bit comparator not equal                            : 1
 17-bit comparator equal                               : 1
# Multiplexers                                         : 2
 17-bit 2-to-1 multiplexer                             : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <PruebaServo>.
The following registers are absorbed into counter <cont_rebotes>: 1 register on signal <cont_rebotes>.
The following registers are absorbed into counter <cont_PWM>: 1 register on signal <cont_PWM>.
The following registers are absorbed into counter <pos>: 1 register on signal <pos>.
Unit <PruebaServo> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 3
 20-bit up counter                                     : 1
 21-bit up counter                                     : 1
 3-bit up counter                                      : 1
# Registers                                            : 20
 Flip-Flops                                            : 20
# Comparators                                          : 2
 1-bit comparator not equal                            : 1
 17-bit comparator equal                               : 1
# Multiplexers                                         : 2
 17-bit 2-to-1 multiplexer                             : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <angulo_0> has a constant value of 1 in block <PruebaServo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <angulo_1> has a constant value of 1 in block <PruebaServo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <angulo_11> has a constant value of 0 in block <PruebaServo>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <angulo_5> in Unit <PruebaServo> is equivalent to the following FF/Latch, which will be removed : <angulo_13> 
INFO:Xst:2261 - The FF/Latch <angulo_7> in Unit <PruebaServo> is equivalent to the following FF/Latch, which will be removed : <angulo_16> 

Optimizing unit <PruebaServo> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block PruebaServo, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 59
 Flip-Flops                                            : 59

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : PruebaServo.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 206
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 39
#      LUT2                        : 28
#      LUT3                        : 11
#      LUT4                        : 3
#      LUT6                        : 33
#      MUXCY                       : 46
#      VCC                         : 1
#      XORCY                       : 41
# FlipFlops/Latches                : 59
#      FD                          : 47
#      FDE                         : 12
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 2
#      IBUF                        : 1
#      OBUF                        : 1

Device utilization summary:
---------------------------

Selected Device : 6slx9csg225-2 


Slice Logic Utilization: 
 Number of Slice Registers:              59  out of  11440     0%  
 Number of Slice LUTs:                  117  out of   5720     2%  
    Number used as Logic:               117  out of   5720     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    119
   Number with an unused Flip Flop:      60  out of    119    50%  
   Number with an unused LUT:             2  out of    119     1%  
   Number of fully used LUT-FF pairs:    57  out of    119    47%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                           3
 Number of bonded IOBs:                   3  out of    160     1%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 56    |
boton_pres                         | NONE(pos_0)            | 3     |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 4.621ns (Maximum Frequency: 216.403MHz)
   Minimum input arrival time before clock: 2.486ns
   Maximum output required time after clock: 4.162ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'boton_pres'
  Clock period: 2.661ns (frequency: 375.799MHz)
  Total number of paths / destination ports: 6 / 3
-------------------------------------------------------------------------
Delay:               2.661ns (Levels of Logic = 1)
  Source:            pos_0 (FF)
  Destination:       pos_0 (FF)
  Source Clock:      boton_pres rising
  Destination Clock: boton_pres rising

  Data Path: pos_0 to pos_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              14   0.525   1.126  pos_0 (pos_0)
     INV:I->O              1   0.255   0.681  Mcount_pos_xor<0>11_INV_0 (Result<0>)
     FD:D                      0.074          pos_0
    ----------------------------------------
    Total                      2.661ns (0.854ns logic, 1.807ns route)
                                       (32.1% logic, 67.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.621ns (frequency: 216.403MHz)
  Total number of paths / destination ports: 1995 / 43
-------------------------------------------------------------------------
Delay:               4.621ns (Levels of Logic = 3)
  Source:            cont_PWM_18 (FF)
  Destination:       cont_PWM_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: cont_PWM_18 to cont_PWM_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.525   1.221  cont_PWM_18 (cont_PWM_18)
     LUT6:I0->O            4   0.254   0.804  cont_PWM[19]_PWR_1_o_equal_15_o<19>1 (cont_PWM[19]_PWR_1_o_equal_15_o<19>)
     LUT3:I2->O           18   0.254   1.235  cont_PWM_0_rstpot_SW0 (N9)
     LUT6:I5->O            1   0.254   0.000  cont_PWM_0_rstpot (cont_PWM_0_rstpot)
     FD:D                      0.074          cont_PWM_0
    ----------------------------------------
    Total                      4.621ns (1.361ns logic, 3.260ns route)
                                       (29.5% logic, 70.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              2.486ns (Levels of Logic = 2)
  Source:            boton (PAD)
  Destination:       boton_pres (FF)
  Destination Clock: clk rising

  Data Path: boton to boton_pres
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.328   0.834  boton_IBUF (boton_IBUF)
     LUT4:I2->O            1   0.250   0.000  boton_pres_rstpot (boton_pres_rstpot)
     FD:D                      0.074          boton_pres
    ----------------------------------------
    Total                      2.486ns (1.652ns logic, 0.834ns route)
                                       (66.5% logic, 33.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.162ns (Levels of Logic = 1)
  Source:            PWM (FF)
  Destination:       PWM (PAD)
  Source Clock:      clk rising

  Data Path: PWM to PWM
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.525   0.725  PWM (PWM_OBUF)
     OBUF:I->O                 2.912          PWM_OBUF (PWM)
    ----------------------------------------
    Total                      4.162ns (3.437ns logic, 0.725ns route)
                                       (82.6% logic, 17.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock boton_pres
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
boton_pres     |    2.661|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
boton_pres     |    3.485|         |         |         |
clk            |    4.621|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.46 secs
 
--> 

Total memory usage is 4486252 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    3 (   0 filtered)

