
*** Running vivado
    with args -log booth_multiplier.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source booth_multiplier.tcl -notrace


****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source booth_multiplier.tcl -notrace
Command: link_design -top booth_multiplier -part xc7vx485tffg1157-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2383.402 ; gain = 0.000 ; free physical = 14976 ; free virtual = 39110
INFO: [Netlist 29-17] Analyzing 48 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/tjfriedl/Desktop/cpre_487/lab3/cpre487-587-lab3-main/hw/staged_mac/hdl/zedboard.xdc]
Finished Parsing XDC File [/home/tjfriedl/Desktop/cpre_487/lab3/cpre487-587-lab3-main/hw/staged_mac/hdl/zedboard.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2462.148 ; gain = 0.000 ; free physical = 14851 ; free virtual = 38985
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2466.117 ; gain = 86.898 ; free physical = 14851 ; free virtual = 38984
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-1540] The version limit for your license is '2023.09' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.81 . Memory (MB): peak = 2641.277 ; gain = 167.156 ; free physical = 14842 ; free virtual = 38976

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 438af506

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3112.184 ; gain = 470.906 ; free physical = 14322 ; free virtual = 38456

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 18811507

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3285.121 ; gain = 0.000 ; free physical = 14183 ; free virtual = 38317
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 2 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 18811507

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3285.121 ; gain = 0.000 ; free physical = 14183 ; free virtual = 38317
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: b73dda11

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3285.121 ; gain = 0.000 ; free physical = 14183 ; free virtual = 38317
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: b73dda11

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3285.121 ; gain = 0.000 ; free physical = 14183 ; free virtual = 38317
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: b73dda11

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3285.121 ; gain = 0.000 ; free physical = 14183 ; free virtual = 38317
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: b73dda11

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3285.121 ; gain = 0.000 ; free physical = 14183 ; free virtual = 38317
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               2  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3285.121 ; gain = 0.000 ; free physical = 14183 ; free virtual = 38317
Ending Logic Optimization Task | Checksum: ccc2c98e

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3285.121 ; gain = 0.000 ; free physical = 14183 ; free virtual = 38317

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: ccc2c98e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3285.121 ; gain = 0.000 ; free physical = 14183 ; free virtual = 38316

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: ccc2c98e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3285.121 ; gain = 0.000 ; free physical = 14183 ; free virtual = 38316

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3285.121 ; gain = 0.000 ; free physical = 14183 ; free virtual = 38316
Ending Netlist Obfuscation Task | Checksum: ccc2c98e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3285.121 ; gain = 0.000 ; free physical = 14183 ; free virtual = 38316
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3285.121 ; gain = 819.004 ; free physical = 14183 ; free virtual = 38316
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/tjfriedl/Desktop/cpre_487/lab3/cpre487-587-lab3-main/hw/487_final_project/487_final_project.runs/impl_1/booth_multiplier_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file booth_multiplier_drc_opted.rpt -pb booth_multiplier_drc_opted.pb -rpx booth_multiplier_drc_opted.rpx
Command: report_drc -file booth_multiplier_drc_opted.rpt -pb booth_multiplier_drc_opted.pb -rpx booth_multiplier_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/remote/Xilinx/2020.1/Vivado/2020.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/tjfriedl/Desktop/cpre_487/lab3/cpre487-587-lab3-main/hw/487_final_project/487_final_project.runs/impl_1/booth_multiplier_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-1540] The version limit for your license is '2023.09' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3372.934 ; gain = 0.000 ; free physical = 14160 ; free virtual = 38294
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: b6c4b67d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3372.934 ; gain = 0.000 ; free physical = 14160 ; free virtual = 38294
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3372.934 ; gain = 0.000 ; free physical = 14160 ; free virtual = 38294

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 163e2a57f

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3372.934 ; gain = 0.000 ; free physical = 14129 ; free virtual = 38263

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 21adc088c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.42 . Memory (MB): peak = 3379.961 ; gain = 7.027 ; free physical = 14142 ; free virtual = 38275

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 21adc088c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.43 . Memory (MB): peak = 3379.961 ; gain = 7.027 ; free physical = 14142 ; free virtual = 38275
Phase 1 Placer Initialization | Checksum: 21adc088c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.43 . Memory (MB): peak = 3379.961 ; gain = 7.027 ; free physical = 14139 ; free virtual = 38273

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1e5b68f26

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.45 . Memory (MB): peak = 3379.961 ; gain = 7.027 ; free physical = 14128 ; free virtual = 38262

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 8 LUTNM shape to break, 33 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 8, two critical 0, total 8, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 13 nets or cells. Created 8 new cells, deleted 5 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3387.965 ; gain = 0.000 ; free physical = 14071 ; free virtual = 38205

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            8  |              5  |                    13  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            8  |              5  |                    13  |           0  |           8  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1396a03b7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3387.965 ; gain = 15.031 ; free physical = 14071 ; free virtual = 38205
Phase 2.2 Global Placement Core | Checksum: 1a6c35775

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3387.965 ; gain = 15.031 ; free physical = 14067 ; free virtual = 38201
Phase 2 Global Placement | Checksum: 1a6c35775

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3387.965 ; gain = 15.031 ; free physical = 14069 ; free virtual = 38203

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: ee39cb1d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3387.965 ; gain = 15.031 ; free physical = 14070 ; free virtual = 38204

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1bb13302e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3387.965 ; gain = 15.031 ; free physical = 14066 ; free virtual = 38200

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 152c95e0b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3387.965 ; gain = 15.031 ; free physical = 14065 ; free virtual = 38199

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: ed21e11b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3387.965 ; gain = 15.031 ; free physical = 14065 ; free virtual = 38199

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 15e19fa3e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3387.965 ; gain = 15.031 ; free physical = 14064 ; free virtual = 38198

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 7aaf6fe1

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3387.965 ; gain = 15.031 ; free physical = 14057 ; free virtual = 38191

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 16c3ac4e8

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3387.965 ; gain = 15.031 ; free physical = 14057 ; free virtual = 38191

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 16094b99f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3387.965 ; gain = 15.031 ; free physical = 14057 ; free virtual = 38191
Phase 3 Detail Placement | Checksum: 16094b99f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3387.965 ; gain = 15.031 ; free physical = 14057 ; free virtual = 38191

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2960f5465

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.339 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1b8f0771e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3410.758 ; gain = 0.000 ; free physical = 14051 ; free virtual = 38185
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1cdaf610e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3410.758 ; gain = 0.000 ; free physical = 14051 ; free virtual = 38185
Phase 4.1.1.1 BUFG Insertion | Checksum: 2960f5465

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3410.758 ; gain = 37.824 ; free physical = 14051 ; free virtual = 38185
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.564. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 14c7269d1

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3410.758 ; gain = 37.824 ; free physical = 14052 ; free virtual = 38186
Phase 4.1 Post Commit Optimization | Checksum: 14c7269d1

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3410.758 ; gain = 37.824 ; free physical = 14052 ; free virtual = 38186

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 14c7269d1

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3410.758 ; gain = 37.824 ; free physical = 14063 ; free virtual = 38197

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 14c7269d1

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3410.758 ; gain = 37.824 ; free physical = 14063 ; free virtual = 38197

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3410.758 ; gain = 0.000 ; free physical = 14063 ; free virtual = 38197
Phase 4.4 Final Placement Cleanup | Checksum: 12aa7466c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3410.758 ; gain = 37.824 ; free physical = 14063 ; free virtual = 38197
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 12aa7466c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3410.758 ; gain = 37.824 ; free physical = 14063 ; free virtual = 38197
Ending Placer Task | Checksum: 1232e7b3f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3410.758 ; gain = 37.824 ; free physical = 14063 ; free virtual = 38197
INFO: [Common 17-83] Releasing license: Implementation
67 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3418.762 ; gain = 0.000 ; free physical = 14134 ; free virtual = 38271
INFO: [Common 17-1381] The checkpoint '/home/tjfriedl/Desktop/cpre_487/lab3/cpre487-587-lab3-main/hw/487_final_project/487_final_project.runs/impl_1/booth_multiplier_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file booth_multiplier_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3418.762 ; gain = 0.000 ; free physical = 14111 ; free virtual = 38245
INFO: [runtcl-4] Executing : report_utilization -file booth_multiplier_utilization_placed.rpt -pb booth_multiplier_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file booth_multiplier_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3418.762 ; gain = 0.000 ; free physical = 14136 ; free virtual = 38271
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-1540] The version limit for your license is '2023.09' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
77 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3418.762 ; gain = 0.000 ; free physical = 14095 ; free virtual = 38233
INFO: [Common 17-1381] The checkpoint '/home/tjfriedl/Desktop/cpre_487/lab3/cpre487-587-lab3-main/hw/487_final_project/487_final_project.runs/impl_1/booth_multiplier_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-1540] The version limit for your license is '2023.09' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 806540ff ConstDB: 0 ShapeSum: a2c93a40 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1b2093a9b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 3761.191 ; gain = 263.949 ; free physical = 13748 ; free virtual = 37884
Post Restoration Checksum: NetGraph: f3b2861f NumContArr: be56b47c Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1b2093a9b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 3761.191 ; gain = 263.949 ; free physical = 13749 ; free virtual = 37884

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1b2093a9b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 3800.266 ; gain = 303.023 ; free physical = 13691 ; free virtual = 37826

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1b2093a9b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 3800.266 ; gain = 303.023 ; free physical = 13691 ; free virtual = 37826
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 122ff7037

Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 3856.977 ; gain = 359.734 ; free physical = 13681 ; free virtual = 37817
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.884  | TNS=0.000  | WHS=-0.093 | THS=-1.145 |

Phase 2 Router Initialization | Checksum: 175e0c93f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 3856.977 ; gain = 359.734 ; free physical = 13680 ; free virtual = 37815

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 389
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 389
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 10cad7136

Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 3857.980 ; gain = 360.738 ; free physical = 13668 ; free virtual = 37803

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 228
 Number of Nodes with overlaps = 107
 Number of Nodes with overlaps = 39
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.959  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 101623d23

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 3857.980 ; gain = 360.738 ; free physical = 13666 ; free virtual = 37802
Phase 4 Rip-up And Reroute | Checksum: 101623d23

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 3857.980 ; gain = 360.738 ; free physical = 13666 ; free virtual = 37802

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 101623d23

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 3857.980 ; gain = 360.738 ; free physical = 13666 ; free virtual = 37802

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 101623d23

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 3857.980 ; gain = 360.738 ; free physical = 13666 ; free virtual = 37802
Phase 5 Delay and Skew Optimization | Checksum: 101623d23

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 3857.980 ; gain = 360.738 ; free physical = 13666 ; free virtual = 37802

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1b8447bbc

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 3857.980 ; gain = 360.738 ; free physical = 13666 ; free virtual = 37801
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.049  | TNS=0.000  | WHS=0.147  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1b8447bbc

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 3857.980 ; gain = 360.738 ; free physical = 13666 ; free virtual = 37801
Phase 6 Post Hold Fix | Checksum: 1b8447bbc

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 3857.980 ; gain = 360.738 ; free physical = 13666 ; free virtual = 37801

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0158973 %
  Global Horizontal Routing Utilization  = 0.0223219 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1a6562988

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 3857.980 ; gain = 360.738 ; free physical = 13663 ; free virtual = 37798

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1a6562988

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 3857.980 ; gain = 360.738 ; free physical = 13662 ; free virtual = 37797

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1b57c4418

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 3857.980 ; gain = 360.738 ; free physical = 13663 ; free virtual = 37799

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.049  | TNS=0.000  | WHS=0.147  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1b57c4418

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 3857.980 ; gain = 360.738 ; free physical = 13666 ; free virtual = 37801
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 3857.980 ; gain = 360.738 ; free physical = 13742 ; free virtual = 37878

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
92 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 3857.980 ; gain = 439.219 ; free physical = 13742 ; free virtual = 37878
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3865.984 ; gain = 0.000 ; free physical = 13736 ; free virtual = 37874
INFO: [Common 17-1381] The checkpoint '/home/tjfriedl/Desktop/cpre_487/lab3/cpre487-587-lab3-main/hw/487_final_project/487_final_project.runs/impl_1/booth_multiplier_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file booth_multiplier_drc_routed.rpt -pb booth_multiplier_drc_routed.pb -rpx booth_multiplier_drc_routed.rpx
Command: report_drc -file booth_multiplier_drc_routed.rpt -pb booth_multiplier_drc_routed.pb -rpx booth_multiplier_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/tjfriedl/Desktop/cpre_487/lab3/cpre487-587-lab3-main/hw/487_final_project/487_final_project.runs/impl_1/booth_multiplier_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file booth_multiplier_methodology_drc_routed.rpt -pb booth_multiplier_methodology_drc_routed.pb -rpx booth_multiplier_methodology_drc_routed.rpx
Command: report_methodology -file booth_multiplier_methodology_drc_routed.rpt -pb booth_multiplier_methodology_drc_routed.pb -rpx booth_multiplier_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/tjfriedl/Desktop/cpre_487/lab3/cpre487-587-lab3-main/hw/487_final_project/487_final_project.runs/impl_1/booth_multiplier_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file booth_multiplier_power_routed.rpt -pb booth_multiplier_power_summary_routed.pb -rpx booth_multiplier_power_routed.rpx
Command: report_power -file booth_multiplier_power_routed.rpt -pb booth_multiplier_power_summary_routed.pb -rpx booth_multiplier_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
104 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file booth_multiplier_route_status.rpt -pb booth_multiplier_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file booth_multiplier_timing_summary_routed.rpt -pb booth_multiplier_timing_summary_routed.pb -rpx booth_multiplier_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file booth_multiplier_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file booth_multiplier_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file booth_multiplier_bus_skew_routed.rpt -pb booth_multiplier_bus_skew_routed.pb -rpx booth_multiplier_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon Dec 11 15:03:18 2023...
