Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sun Nov 10 19:54:04 2024
| Host         : laptop running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -file logs/timing_summary.txt
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     96.260        0.000                      0                  129        0.173        0.000                      0                  129        3.000        0.000                       0                    79  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock            Waveform(ns)         Period(ns)      Frequency(MHz)
-----            ------------         ----------      --------------
sys_clk_pin      {0.000 5.000}        10.000          100.000         
  clk_10m_unbuf  {0.000 50.000}       100.000         10.000          
  feedback       {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                        3.000        0.000                       0                     1  
  clk_10m_unbuf       96.260        0.000                      0                  129        0.173        0.000                      0                  129       49.500        0.000                       0                    76  
  feedback                                                                                                                                                         8.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock_1m_inst/MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clock_1m_inst/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock_1m_inst/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock_1m_inst/MMCME2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_10m_unbuf
  To Clock:  clk_10m_unbuf

Setup :            0  Failing Endpoints,  Worst Slack       96.260ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.260ns  (required time - arrival time)
  Source:                 debounce_inst1/r_Count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_10m_unbuf  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debounce_inst1/r_Count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_10m_unbuf  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10m_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10m_unbuf rise@100.000ns - clk_10m_unbuf rise@0.000ns)
  Data Path Delay:        3.110ns  (logic 0.766ns (24.627%)  route 2.344ns (75.373%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.802ns = ( 105.802 - 100.000 ) 
    Source Clock Delay      (SCD):    6.149ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10m_unbuf rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clock_1m_inst/clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.779 r  clock_1m_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.441    clock_1m_inst/clk_10m_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  clock_1m_inst/bufg_clk/O
                         net (fo=74, routed)          1.612     6.149    debounce_inst1/clk_10m
    SLICE_X64Y78         FDRE                                         r  debounce_inst1/r_Count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDRE (Prop_fdre_C_Q)         0.518     6.667 r  debounce_inst1/r_Count_reg[12]/Q
                         net (fo=3, routed)           0.963     7.630    debounce_inst1/r_Count_reg[12]
    SLICE_X65Y75         LUT5 (Prop_lut5_I2_O)        0.124     7.754 r  debounce_inst1/r_Count[0]_i_3__0/O
                         net (fo=1, routed)           0.405     8.160    debounce_inst1/r_Count[0]_i_3__0_n_0
    SLICE_X65Y76         LUT6 (Prop_lut6_I0_O)        0.124     8.284 r  debounce_inst1/r_Count[0]_i_1__0/O
                         net (fo=14, routed)          0.975     9.259    debounce_inst1/p_0_in
    SLICE_X64Y78         FDRE                                         r  debounce_inst1/r_Count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10m_unbuf rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   102.550    clock_1m_inst/clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   102.633 r  clock_1m_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581   104.214    clock_1m_inst/clk_10m_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   104.305 r  clock_1m_inst/bufg_clk/O
                         net (fo=74, routed)          1.497   105.802    debounce_inst1/clk_10m
    SLICE_X64Y78         FDRE                                         r  debounce_inst1/r_Count_reg[12]/C
                         clock pessimism              0.347   106.149    
                         clock uncertainty           -0.106   106.043    
    SLICE_X64Y78         FDRE (Setup_fdre_C_R)       -0.524   105.519    debounce_inst1/r_Count_reg[12]
  -------------------------------------------------------------------
                         required time                        105.519    
                         arrival time                          -9.259    
  -------------------------------------------------------------------
                         slack                                 96.260    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 debounce_inst3/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_10m_unbuf  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keypad_inst/Q1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_10m_unbuf  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10m_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10m_unbuf rise@0.000ns - clk_10m_unbuf rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.167%)  route 0.124ns (46.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.367ns
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10m_unbuf rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clock_1m_inst/clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  clock_1m_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.203    clock_1m_inst/clk_10m_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  clock_1m_inst/bufg_clk/O
                         net (fo=74, routed)          0.590     1.818    debounce_inst3/clk_10m
    SLICE_X65Y87         FDRE                                         r  debounce_inst3/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y87         FDRE (Prop_fdre_C_Q)         0.141     1.959 r  debounce_inst3/r_State_reg/Q
                         net (fo=3, routed)           0.124     2.083    keypad_inst/D[3]
    SLICE_X65Y88         FDRE                                         r  keypad_inst/Q1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10m_unbuf rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clock_1m_inst/clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.947 r  clock_1m_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.477    clock_1m_inst/clk_10m_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  clock_1m_inst/bufg_clk/O
                         net (fo=74, routed)          0.861     2.367    keypad_inst/clk_10m
    SLICE_X65Y88         FDRE                                         r  keypad_inst/Q1_reg[3]/C
                         clock pessimism             -0.532     1.835    
    SLICE_X65Y88         FDRE (Hold_fdre_C_D)         0.075     1.910    keypad_inst/Q1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           2.083    
  -------------------------------------------------------------------
                         slack                                  0.173    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_10m_unbuf
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clock_1m_inst/MMCME2_BASE_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    clock_1m_inst/bufg_clk/I
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  clock_1m_inst/MMCME2_BASE_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X32Y2      clock_1m_inst/clk_10m_locked_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X32Y2      clock_1m_inst/clk_10m_locked_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  feedback
  To Clock:  feedback

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         feedback
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_1m_inst/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock_1m_inst/MMCME2_BASE_inst/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clock_1m_inst/MMCME2_BASE_inst/CLKFBIN



