# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab_9_10.srcs/sources_1/imports/sources_1/new/Add_Sub_Unit.vhd" \
"../../../../Lab_9_10.srcs/sources_1/imports/sources_1/imports/new/FA.vhd" \
"../../../../Lab_9_10.srcs/sources_1/imports/sources_1/imports/new/HA.vhd" \
"../../../../Lab_9_10.srcs/sources_1/imports/sources_1/imports/new/RCA.vhd" \
"../../../../Lab_9_10.srcs/sim_1/imports/Lab10/Lab10.sim/TB_Add_Sub.vhd" \

# Do not sort compile order
nosort
