============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.13-s033_1
  Generated on:           May 02 2020  08:12:57 pm
  Module:                 mtm_Alu
    Operating conditions: worst 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (1215 ps) Setup Check with Pin u_mtm_Alu_core/data_crc_reg[2]/CLK->D
           View: WC_av
          Group: clk1
     Startpoint: (R) u_mtm_Alu_deserializer/data_A_reg[1]/CLK
          Clock: (R) clk1
       Endpoint: (R) u_mtm_Alu_core/data_crc_reg[2]/D
          Clock: (R) clk1

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-     223                  
       Uncertainty:-     300                  
     Required Time:=   19477                  
      Launch Clock:-       0                  
         Data Path:-   18261                  
             Slack:=    1215                  

#------------------------------------------------------------------------------------------------------------------------------
#                    Timing Point                      Flags     Arc     Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                                     (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------------------
  u_mtm_Alu_deserializer/data_A_reg[1]/CLK             -       -         R     (arrival)          300    -     0     -       0 
  u_mtm_Alu_deserializer/data_A_reg[1]/Q               -       CLK->Q    F     UCL_DFF              4 47.0   507   585     585 
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g979/AUS  -       EIN->AUS  R     UCL_INV2             2 26.1   244   172     757 
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g958/AUS  -       EIN1->AUS F     UCL_NAND2_WIDEN      1 18.8   278   156     913 
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g940/AUS  -       EIN0->AUS R     UCL_NAND2_2          1 18.8   197   153    1066 
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g939/AUS  -       EIN1->AUS F     UCL_NAND2_2          2 32.9   202   138    1204 
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g937/AUS  -       EIN1->AUS R     UCL_NAND2_2          1 18.8   211   121    1324 
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g936/AUS  -       EIN1->AUS F     UCL_NAND2_2          2 32.9   204   140    1464 
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g934/AUS  -       EIN1->AUS R     UCL_NAND2_2          1 18.8   254   121    1586 
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g933/AUS  -       EIN1->AUS F     UCL_NAND2_2          2 32.9   232   147    1733 
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g931/AUS  -       EIN1->AUS R     UCL_NAND2_2          1 18.8   254   127    1860 
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g930/AUS  -       EIN1->AUS F     UCL_NAND2_2          2 32.9   232   147    2006 
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g928/AUS  -       EIN1->AUS R     UCL_NAND2_2          1 18.8   254   127    2133 
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g927/AUS  -       EIN1->AUS F     UCL_NAND2_2          2 32.9   232   147    2280 
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g925/AUS  -       EIN1->AUS R     UCL_NAND2_2          1 18.8   254   127    2407 
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g924/AUS  -       EIN1->AUS F     UCL_NAND2_2          2 28.0   215   137    2544 
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g922/AUS  -       EIN1->AUS F     UCL_AON2B_2          1 18.0   251   240    2784 
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g920/COUT -       CIN->COUT F     UCL_FA               1 18.0   284   430    3214 
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g919/COUT -       CIN->COUT F     UCL_FA               1 18.0   284   438    3652 
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g918/COUT -       CIN->COUT F     UCL_FA               1 18.0   284   438    4090 
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g917/COUT -       CIN->COUT F     UCL_FA               1 18.0   284   438    4528 
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g916/COUT -       CIN->COUT F     UCL_FA               1 18.0   284   438    4966 
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g915/COUT -       CIN->COUT F     UCL_FA               1 18.0   284   438    5404 
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g914/COUT -       CIN->COUT F     UCL_FA               1 18.0   284   438    5842 
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g913/COUT -       CIN->COUT F     UCL_FA               1 18.0   284   438    6280 
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g912/COUT -       CIN->COUT F     UCL_FA               1 18.0   284   438    6718 
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g911/COUT -       CIN->COUT F     UCL_FA               1 18.0   284   438    7157 
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g910/COUT -       CIN->COUT F     UCL_FA               1 18.0   284   438    7595 
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g909/COUT -       CIN->COUT F     UCL_FA               1 18.0   284   438    8033 
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g908/COUT -       CIN->COUT F     UCL_FA               1 18.0   284   438    8471 
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g907/COUT -       CIN->COUT F     UCL_FA               1 18.0   284   438    8909 
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g906/COUT -       CIN->COUT F     UCL_FA               1 18.0   284   438    9347 
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g905/COUT -       CIN->COUT F     UCL_FA               1 18.0   284   438    9785 
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g904/COUT -       CIN->COUT F     UCL_FA               1 18.0   284   438   10223 
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g903/COUT -       CIN->COUT F     UCL_FA               1 18.0   284   438   10661 
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g902/COUT -       CIN->COUT F     UCL_FA               1 18.0   284   438   11100 
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g901/COUT -       CIN->COUT F     UCL_FA               1 18.0   284   438   11538 
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g900/COUT -       CIN->COUT F     UCL_FA               1 18.0   284   438   11976 
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g899/COUT -       CIN->COUT F     UCL_FA               1 18.0   284   438   12414 
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g898/COUT -       CIN->COUT F     UCL_FA               2 27.2   365   492   12906 
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g896/AUS  -       EIN0->AUS F     UCL_XOR              3 37.6   809   560   13467 
  u_mtm_Alu_core/g7584/AUS                             -       EIN1->AUS F     UCL_XOR              2 25.5   634   516   13983 
  u_mtm_Alu_core/g7460/AUS                             -       EIN3->AUS R     UCL_OAI22            1 12.9   532   301   14284 
  u_mtm_Alu_core/g7407/AUS                             -       EIN1->AUS F     UCL_MUX2             2 27.7   644   409   14694 
  u_mtm_Alu_core/g7318/AUS                             -       EIN0->AUS F     UCL_XOR              1 18.5   509   448   15141 
  u_mtm_Alu_core/g7302/AUS                             -       EIN0->AUS F     UCL_XOR              2 32.1   722   537   15678 
  u_mtm_Alu_core/g7294/AUS                             -       EIN0->AUS F     UCL_XOR              1 18.5   508   456   16134 
  u_mtm_Alu_core/g7288/AUS                             -       EIN0->AUS F     UCL_XOR              2 32.6   729   540   16674 
  u_mtm_Alu_core/g7283/AUS                             -       EIN0->AUS F     UCL_XOR              1 18.5   508   457   17132 
  u_mtm_Alu_core/g7278/AUS                             -       EIN0->AUS F     UCL_XOR              1 18.5   510   432   17564 
  u_mtm_Alu_core/g7254/AUS                             -       EIN0->AUS F     UCL_XOR              1 13.6   434   394   17957 
  u_mtm_Alu_core/g7252/AUS                             -       EIN1->AUS R     UCL_NOR3             1 13.2   577   304   18261 
  u_mtm_Alu_core/data_crc_reg[2]/D                     <<<     -         R     UCL_DFF              1    -     -     0   18261 
#------------------------------------------------------------------------------------------------------------------------------

