C:/Users/monca/Documents/Politecnico/ISA/LAB/ISA_2021_Group21_Labs/LAB3/src/register_file.vhd {0 {vcom -work work -2002 -explicit -stats=none C:/Users/monca/Documents/Politecnico/ISA/LAB/ISA_2021_Group21_Labs/LAB3/src/register_file.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity register_file
-- Compiling architecture arch of register_file
** Error: C:/Users/monca/Documents/Politecnico/ISA/LAB/ISA_2021_Group21_Labs/LAB3/src/register_file.vhd(37): near "=": syntax error
** Error: C:/Users/monca/Documents/Politecnico/ISA/LAB/ISA_2021_Group21_Labs/LAB3/src/register_file.vhd(41): near "if": (vcom-1576) expecting PROCESS.

} {9.0 11.0} {}}
