// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="output_FB_dul,hls_ip_2018_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xczu9eg-ffvb1156-2-i,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=1.325750,HLS_SYN_LAT=65556,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=232,HLS_SYN_LUT=332,HLS_VERSION=2018_2}" *)

module output_FB_dul (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        Input_1_V_V,
        Input_1_V_V_ap_vld,
        Input_1_V_V_ap_ack,
        Input_2_V_V,
        Input_2_V_V_ap_vld,
        Input_2_V_V_ap_ack,
        Output_1_V_V,
        Output_1_V_V_ap_vld,
        Output_1_V_V_ap_ack
);

parameter    ap_ST_fsm_state1 = 15'd1;
parameter    ap_ST_fsm_state2 = 15'd2;
parameter    ap_ST_fsm_state3 = 15'd4;
parameter    ap_ST_fsm_state4 = 15'd8;
parameter    ap_ST_fsm_state5 = 15'd16;
parameter    ap_ST_fsm_state6 = 15'd32;
parameter    ap_ST_fsm_state7 = 15'd64;
parameter    ap_ST_fsm_state8 = 15'd128;
parameter    ap_ST_fsm_state9 = 15'd256;
parameter    ap_ST_fsm_state10 = 15'd512;
parameter    ap_ST_fsm_state11 = 15'd1024;
parameter    ap_ST_fsm_state12 = 15'd2048;
parameter    ap_ST_fsm_state13 = 15'd4096;
parameter    ap_ST_fsm_state14 = 15'd8192;
parameter    ap_ST_fsm_state15 = 15'd16384;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] Input_1_V_V;
input   Input_1_V_V_ap_vld;
output   Input_1_V_V_ap_ack;
input  [31:0] Input_2_V_V;
input   Input_2_V_V_ap_vld;
output   Input_2_V_V_ap_ack;
output  [31:0] Output_1_V_V;
output   Output_1_V_V_ap_vld;
input   Output_1_V_V_ap_ack;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg Input_1_V_V_ap_ack;
reg Input_2_V_V_ap_ack;
reg[31:0] Output_1_V_V;
reg Output_1_V_V_ap_vld;

(* fsm_encoding = "none" *) reg   [14:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    Input_1_V_V_blk_n;
wire    ap_CS_fsm_state6;
wire   [0:0] tmp_6_fu_180_p3;
wire   [0:0] icmp_fu_198_p2;
wire    ap_CS_fsm_state7;
reg   [0:0] tmp_6_reg_392;
reg   [0:0] icmp_reg_396;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state11;
wire   [0:0] exitcond_flatten_fu_262_p2;
wire   [0:0] icmp7_fu_300_p2;
wire    ap_CS_fsm_state12;
reg   [0:0] exitcond_flatten_reg_435;
reg   [0:0] icmp7_reg_449;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state14;
reg    Input_2_V_V_blk_n;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
reg    Output_1_V_V_blk_n;
wire    ap_CS_fsm_state5;
wire   [0:0] exitcond1_fu_168_p2;
wire   [7:0] tmp_1_fu_143_p1;
reg   [7:0] tmp_1_reg_363;
reg    ap_block_state1;
wire   [7:0] tmp_2_fu_147_p1;
reg   [7:0] tmp_2_reg_368;
wire   [7:0] tmp_3_fu_151_p1;
reg   [7:0] tmp_3_reg_373;
wire   [31:0] p_Result_s_fu_159_p5;
reg   [31:0] p_Result_s_reg_378;
reg    ap_sig_ioackin_Output_1_V_V_ap_ack;
reg    ap_block_state5_io;
wire   [4:0] j_1_fu_174_p2;
reg    ap_predicate_op52_read_state6;
reg    ap_predicate_op54_read_state6;
reg    ap_block_state6;
wire   [7:0] tmp_12_fu_204_p1;
reg   [7:0] tmp_12_reg_400;
wire   [7:0] tmp_8_fu_208_p1;
reg   [7:0] tmp_8_reg_405;
wire   [7:0] tmp_13_fu_212_p1;
reg   [7:0] tmp_13_reg_410;
reg    ap_predicate_op56_read_state7;
reg    ap_predicate_op58_read_state7;
reg    ap_block_state7;
wire   [7:0] tmp_9_fu_216_p1;
reg   [7:0] tmp_9_reg_415;
wire   [7:0] tmp_14_fu_220_p1;
reg   [7:0] tmp_14_reg_420;
reg    ap_predicate_op60_read_state8;
reg    ap_predicate_op62_read_state8;
reg    ap_block_state8;
wire   [7:0] tmp_10_fu_224_p1;
reg   [7:0] tmp_10_reg_425;
wire   [8:0] j_V_fu_256_p2;
reg    ap_predicate_op64_read_state9;
reg    ap_predicate_op69_read_state9;
reg    ap_block_state9;
reg    ap_block_state9_io;
reg    ap_predicate_op92_read_state11;
reg    ap_predicate_op94_read_state11;
reg    ap_block_state11;
wire   [13:0] indvar_flatten_next_fu_268_p2;
reg   [13:0] indvar_flatten_next_reg_439;
wire   [8:0] p_1_mid2_fu_282_p3;
reg   [8:0] p_1_mid2_reg_444;
wire   [7:0] tmp_22_fu_306_p1;
reg   [7:0] tmp_22_reg_453;
wire   [7:0] tmp_18_fu_310_p1;
reg   [7:0] tmp_18_reg_458;
wire   [7:0] tmp_23_fu_314_p1;
reg   [7:0] tmp_23_reg_463;
reg    ap_predicate_op96_read_state12;
reg    ap_predicate_op98_read_state12;
reg    ap_block_state12;
wire   [7:0] tmp_19_fu_318_p1;
reg   [7:0] tmp_19_reg_468;
wire   [7:0] tmp_24_fu_322_p1;
reg   [7:0] tmp_24_reg_473;
reg    ap_predicate_op100_read_state13;
reg    ap_predicate_op102_read_state13;
reg    ap_block_state13;
wire   [7:0] tmp_20_fu_326_p1;
reg   [7:0] tmp_20_reg_478;
wire   [8:0] j_V_1_fu_358_p2;
reg    ap_predicate_op104_read_state14;
reg    ap_predicate_op109_read_state14;
reg    ap_block_state14;
reg    ap_block_state14_io;
reg   [4:0] j_reg_98;
reg   [8:0] p_s_reg_109;
reg   [13:0] indvar_flatten_reg_121;
wire    ap_CS_fsm_state10;
reg   [8:0] p_1_reg_132;
wire   [31:0] p_Result_2_fu_232_p5;
wire   [31:0] p_Result_1_fu_246_p5;
wire   [31:0] p_Result_4_fu_334_p5;
wire   [31:0] p_Result_3_fu_348_p5;
reg    ap_reg_ioackin_Output_1_V_V_ap_ack;
wire   [7:0] tmp_4_fu_155_p1;
wire   [1:0] tmp_7_fu_188_p4;
wire   [7:0] tmp_15_fu_228_p1;
wire   [7:0] tmp_11_fu_242_p1;
wire   [0:0] tmp_16_fu_274_p3;
wire   [1:0] tmp_17_fu_290_p4;
wire   [7:0] tmp_25_fu_330_p1;
wire   [7:0] tmp_21_fu_344_p1;
wire    ap_CS_fsm_state15;
reg   [14:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 15'd1;
#0 ap_reg_ioackin_Output_1_V_V_ap_ack = 1'b0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_Output_1_V_V_ap_ack <= 1'b0;
    end else begin
        if (((~((1'b1 == ap_block_state9_io) | ((ap_predicate_op64_read_state9 == 1'b1) & (1'b0 == Input_1_V_V_ap_vld)) | ((ap_predicate_op69_read_state9 == 1'b1) & (1'b0 == Input_2_V_V_ap_vld))) & (ap_predicate_op69_read_state9 == 1'b1) & (1'b1 == ap_CS_fsm_state9)) | (~((1'b1 == ap_block_state9_io) | ((ap_predicate_op64_read_state9 == 1'b1) & (1'b0 == Input_1_V_V_ap_vld)) | ((ap_predicate_op69_read_state9 == 1'b1) & (1'b0 == Input_2_V_V_ap_vld))) & (ap_predicate_op64_read_state9 == 1'b1) & (1'b1 == ap_CS_fsm_state9)) | ((1'b0 == ap_block_state5_io) & (1'b1 == ap_CS_fsm_state5) & (exitcond1_fu_168_p2 == 1'd1)) | ((exitcond1_fu_168_p2 == 1'd0) & (1'b0 == ap_block_state5_io) & (1'b1 == ap_CS_fsm_state5)) | (~((1'b1 == ap_block_state14_io) | ((ap_predicate_op104_read_state14 == 1'b1) & (1'b0 == Input_1_V_V_ap_vld)) | ((ap_predicate_op109_read_state14 == 1'b1) & (1'b0 == Input_2_V_V_ap_vld))) & (ap_predicate_op109_read_state14 == 1'b1) & (1'b1 == ap_CS_fsm_state14)) | (~((1'b1 == ap_block_state14_io) | ((ap_predicate_op104_read_state14 == 1'b1) & (1'b0 == Input_1_V_V_ap_vld)) | ((ap_predicate_op109_read_state14 == 1'b1) & (1'b0 == Input_2_V_V_ap_vld))) & (ap_predicate_op104_read_state14 == 1'b1) & (1'b1 == ap_CS_fsm_state14)))) begin
            ap_reg_ioackin_Output_1_V_V_ap_ack <= 1'b0;
        end else if (((~(((ap_predicate_op64_read_state9 == 1'b1) & (1'b0 == Input_1_V_V_ap_vld)) | ((ap_predicate_op69_read_state9 == 1'b1) & (1'b0 == Input_2_V_V_ap_vld))) & (ap_predicate_op69_read_state9 == 1'b1) & (1'b1 == ap_CS_fsm_state9) & (1'b1 == Output_1_V_V_ap_ack)) | (~(((ap_predicate_op64_read_state9 == 1'b1) & (1'b0 == Input_1_V_V_ap_vld)) | ((ap_predicate_op69_read_state9 == 1'b1) & (1'b0 == Input_2_V_V_ap_vld))) & (ap_predicate_op64_read_state9 == 1'b1) & (1'b1 == ap_CS_fsm_state9) & (1'b1 == Output_1_V_V_ap_ack)) | ((1'b1 == Output_1_V_V_ap_ack) & (1'b1 == ap_CS_fsm_state5) & (exitcond1_fu_168_p2 == 1'd1)) | ((exitcond1_fu_168_p2 == 1'd0) & (1'b1 == Output_1_V_V_ap_ack) & (1'b1 == ap_CS_fsm_state5)) | (~(((ap_predicate_op104_read_state14 == 1'b1) & (1'b0 == Input_1_V_V_ap_vld)) | ((ap_predicate_op109_read_state14 == 1'b1) & (1'b0 == Input_2_V_V_ap_vld))) & (ap_predicate_op109_read_state14 == 1'b1) & (1'b1 == Output_1_V_V_ap_ack) & (1'b1 == ap_CS_fsm_state14)) | (~(((ap_predicate_op104_read_state14 == 1'b1) & (1'b0 == Input_1_V_V_ap_vld)) | ((ap_predicate_op109_read_state14 == 1'b1) & (1'b0 == Input_2_V_V_ap_vld))) & (ap_predicate_op104_read_state14 == 1'b1) & (1'b1 == Output_1_V_V_ap_ack) & (1'b1 == ap_CS_fsm_state14)))) begin
            ap_reg_ioackin_Output_1_V_V_ap_ack <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        indvar_flatten_reg_121 <= 14'd0;
    end else if ((~((1'b1 == ap_block_state14_io) | ((ap_predicate_op104_read_state14 == 1'b1) & (1'b0 == Input_1_V_V_ap_vld)) | ((ap_predicate_op109_read_state14 == 1'b1) & (1'b0 == Input_2_V_V_ap_vld))) & (exitcond_flatten_reg_435 == 1'd0) & (1'b1 == ap_CS_fsm_state14))) begin
        indvar_flatten_reg_121 <= indvar_flatten_next_reg_439;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_fu_168_p2 == 1'd0) & (1'b0 == ap_block_state5_io) & (1'b1 == ap_CS_fsm_state5))) begin
        j_reg_98 <= j_1_fu_174_p2;
    end else if (((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state4))) begin
        j_reg_98 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        p_1_reg_132 <= 9'd0;
    end else if ((~((1'b1 == ap_block_state14_io) | ((ap_predicate_op104_read_state14 == 1'b1) & (1'b0 == Input_1_V_V_ap_vld)) | ((ap_predicate_op109_read_state14 == 1'b1) & (1'b0 == Input_2_V_V_ap_vld))) & (exitcond_flatten_reg_435 == 1'd0) & (1'b1 == ap_CS_fsm_state14))) begin
        p_1_reg_132 <= j_V_1_fu_358_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state9_io) | ((ap_predicate_op64_read_state9 == 1'b1) & (1'b0 == Input_1_V_V_ap_vld)) | ((ap_predicate_op69_read_state9 == 1'b1) & (1'b0 == Input_2_V_V_ap_vld))) & (tmp_6_reg_392 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        p_s_reg_109 <= j_V_fu_256_p2;
    end else if (((1'b0 == ap_block_state5_io) & (1'b1 == ap_CS_fsm_state5) & (exitcond1_fu_168_p2 == 1'd1))) begin
        p_s_reg_109 <= 9'd4;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((ap_predicate_op92_read_state11 == 1'b1) & (1'b0 == Input_1_V_V_ap_vld)) | ((ap_predicate_op94_read_state11 == 1'b1) & (1'b0 == Input_2_V_V_ap_vld))) & (1'b1 == ap_CS_fsm_state11))) begin
        exitcond_flatten_reg_435 <= exitcond_flatten_fu_262_p2;
        indvar_flatten_next_reg_439 <= indvar_flatten_next_fu_268_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((ap_predicate_op92_read_state11 == 1'b1) & (1'b0 == Input_1_V_V_ap_vld)) | ((ap_predicate_op94_read_state11 == 1'b1) & (1'b0 == Input_2_V_V_ap_vld))) & (exitcond_flatten_fu_262_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        icmp7_reg_449 <= icmp7_fu_300_p2;
        p_1_mid2_reg_444 <= p_1_mid2_fu_282_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((ap_predicate_op52_read_state6 == 1'b1) & (1'b0 == Input_1_V_V_ap_vld)) | ((ap_predicate_op54_read_state6 == 1'b1) & (1'b0 == Input_2_V_V_ap_vld))) & (tmp_6_fu_180_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        icmp_reg_396 <= icmp_fu_198_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state4))) begin
        p_Result_s_reg_378 <= p_Result_s_fu_159_p5;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((ap_predicate_op60_read_state8 == 1'b1) & (1'b0 == Input_1_V_V_ap_vld)) | ((ap_predicate_op62_read_state8 == 1'b1) & (1'b0 == Input_2_V_V_ap_vld))) & (ap_predicate_op62_read_state8 == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        tmp_10_reg_425 <= tmp_10_fu_224_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((ap_predicate_op52_read_state6 == 1'b1) & (1'b0 == Input_1_V_V_ap_vld)) | ((ap_predicate_op54_read_state6 == 1'b1) & (1'b0 == Input_2_V_V_ap_vld))) & (ap_predicate_op52_read_state6 == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        tmp_12_reg_400 <= tmp_12_fu_204_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((ap_predicate_op56_read_state7 == 1'b1) & (1'b0 == Input_1_V_V_ap_vld)) | ((ap_predicate_op58_read_state7 == 1'b1) & (1'b0 == Input_2_V_V_ap_vld))) & (ap_predicate_op56_read_state7 == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
        tmp_13_reg_410 <= tmp_13_fu_212_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((ap_predicate_op60_read_state8 == 1'b1) & (1'b0 == Input_1_V_V_ap_vld)) | ((ap_predicate_op62_read_state8 == 1'b1) & (1'b0 == Input_2_V_V_ap_vld))) & (ap_predicate_op60_read_state8 == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        tmp_14_reg_420 <= tmp_14_fu_220_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((ap_predicate_op92_read_state11 == 1'b1) & (1'b0 == Input_1_V_V_ap_vld)) | ((ap_predicate_op94_read_state11 == 1'b1) & (1'b0 == Input_2_V_V_ap_vld))) & (ap_predicate_op94_read_state11 == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
        tmp_18_reg_458 <= tmp_18_fu_310_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((ap_predicate_op96_read_state12 == 1'b1) & (1'b0 == Input_1_V_V_ap_vld)) | ((ap_predicate_op98_read_state12 == 1'b1) & (1'b0 == Input_2_V_V_ap_vld))) & (ap_predicate_op98_read_state12 == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_19_reg_468 <= tmp_19_fu_318_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b0 == Input_2_V_V_ap_vld) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        tmp_1_reg_363 <= tmp_1_fu_143_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((ap_predicate_op100_read_state13 == 1'b1) & (1'b0 == Input_1_V_V_ap_vld)) | ((ap_predicate_op102_read_state13 == 1'b1) & (1'b0 == Input_2_V_V_ap_vld))) & (ap_predicate_op102_read_state13 == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
        tmp_20_reg_478 <= tmp_20_fu_326_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((ap_predicate_op92_read_state11 == 1'b1) & (1'b0 == Input_1_V_V_ap_vld)) | ((ap_predicate_op94_read_state11 == 1'b1) & (1'b0 == Input_2_V_V_ap_vld))) & (ap_predicate_op92_read_state11 == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
        tmp_22_reg_453 <= tmp_22_fu_306_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((ap_predicate_op96_read_state12 == 1'b1) & (1'b0 == Input_1_V_V_ap_vld)) | ((ap_predicate_op98_read_state12 == 1'b1) & (1'b0 == Input_2_V_V_ap_vld))) & (ap_predicate_op96_read_state12 == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_23_reg_463 <= tmp_23_fu_314_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((ap_predicate_op100_read_state13 == 1'b1) & (1'b0 == Input_1_V_V_ap_vld)) | ((ap_predicate_op102_read_state13 == 1'b1) & (1'b0 == Input_2_V_V_ap_vld))) & (ap_predicate_op100_read_state13 == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
        tmp_24_reg_473 <= tmp_24_fu_322_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state2))) begin
        tmp_2_reg_368 <= tmp_2_fu_147_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state3))) begin
        tmp_3_reg_373 <= tmp_3_fu_151_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((ap_predicate_op52_read_state6 == 1'b1) & (1'b0 == Input_1_V_V_ap_vld)) | ((ap_predicate_op54_read_state6 == 1'b1) & (1'b0 == Input_2_V_V_ap_vld))) & (1'b1 == ap_CS_fsm_state6))) begin
        tmp_6_reg_392 <= p_s_reg_109[32'd8];
    end
end

always @ (posedge ap_clk) begin
    if ((~(((ap_predicate_op52_read_state6 == 1'b1) & (1'b0 == Input_1_V_V_ap_vld)) | ((ap_predicate_op54_read_state6 == 1'b1) & (1'b0 == Input_2_V_V_ap_vld))) & (ap_predicate_op54_read_state6 == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        tmp_8_reg_405 <= tmp_8_fu_208_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((ap_predicate_op56_read_state7 == 1'b1) & (1'b0 == Input_1_V_V_ap_vld)) | ((ap_predicate_op58_read_state7 == 1'b1) & (1'b0 == Input_2_V_V_ap_vld))) & (ap_predicate_op58_read_state7 == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
        tmp_9_reg_415 <= tmp_9_fu_216_p1;
    end
end

always @ (*) begin
    if (((~(((ap_predicate_op96_read_state12 == 1'b1) & (1'b0 == Input_1_V_V_ap_vld)) | ((ap_predicate_op98_read_state12 == 1'b1) & (1'b0 == Input_2_V_V_ap_vld))) & (ap_predicate_op96_read_state12 == 1'b1) & (1'b1 == ap_CS_fsm_state12)) | (~(((ap_predicate_op92_read_state11 == 1'b1) & (1'b0 == Input_1_V_V_ap_vld)) | ((ap_predicate_op94_read_state11 == 1'b1) & (1'b0 == Input_2_V_V_ap_vld))) & (ap_predicate_op92_read_state11 == 1'b1) & (1'b1 == ap_CS_fsm_state11)) | (~((1'b1 == ap_block_state9_io) | ((ap_predicate_op64_read_state9 == 1'b1) & (1'b0 == Input_1_V_V_ap_vld)) | ((ap_predicate_op69_read_state9 == 1'b1) & (1'b0 == Input_2_V_V_ap_vld))) & (ap_predicate_op64_read_state9 == 1'b1) & (1'b1 == ap_CS_fsm_state9)) | (~(((ap_predicate_op60_read_state8 == 1'b1) & (1'b0 == Input_1_V_V_ap_vld)) | ((ap_predicate_op62_read_state8 == 1'b1) & (1'b0 == Input_2_V_V_ap_vld))) & (ap_predicate_op60_read_state8 == 1'b1) & (1'b1 == ap_CS_fsm_state8)) | (~(((ap_predicate_op56_read_state7 == 1'b1) & (1'b0 == Input_1_V_V_ap_vld)) | ((ap_predicate_op58_read_state7 == 1'b1) & (1'b0 == Input_2_V_V_ap_vld))) & (ap_predicate_op56_read_state7 == 1'b1) & (1'b1 == ap_CS_fsm_state7)) | (~(((ap_predicate_op52_read_state6 == 1'b1) & (1'b0 == Input_1_V_V_ap_vld)) | ((ap_predicate_op54_read_state6 == 1'b1) & (1'b0 == Input_2_V_V_ap_vld))) & (ap_predicate_op52_read_state6 == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | (~((1'b1 == ap_block_state14_io) | ((ap_predicate_op104_read_state14 == 1'b1) & (1'b0 == Input_1_V_V_ap_vld)) | ((ap_predicate_op109_read_state14 == 1'b1) & (1'b0 == Input_2_V_V_ap_vld))) & (ap_predicate_op104_read_state14 == 1'b1) & (1'b1 == ap_CS_fsm_state14)) | (~(((ap_predicate_op100_read_state13 == 1'b1) & (1'b0 == Input_1_V_V_ap_vld)) | ((ap_predicate_op102_read_state13 == 1'b1) & (1'b0 == Input_2_V_V_ap_vld))) & (ap_predicate_op100_read_state13 == 1'b1) & (1'b1 == ap_CS_fsm_state13)))) begin
        Input_1_V_V_ap_ack = 1'b1;
    end else begin
        Input_1_V_V_ap_ack = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp7_reg_449 == 1'd0) & (exitcond_flatten_reg_435 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((icmp7_fu_300_p2 == 1'd0) & (exitcond_flatten_fu_262_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11)) | ((icmp_reg_396 == 1'd0) & (tmp_6_reg_392 == 1'd0) & (1'b1 == ap_CS_fsm_state9)) | ((icmp_reg_396 == 1'd0) & (tmp_6_reg_392 == 1'd0) & (1'b1 == ap_CS_fsm_state8)) | ((icmp_reg_396 == 1'd0) & (tmp_6_reg_392 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((icmp_fu_198_p2 == 1'd0) & (tmp_6_fu_180_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((icmp7_reg_449 == 1'd0) & (exitcond_flatten_reg_435 == 1'd0) & (1'b1 == ap_CS_fsm_state14)) | ((icmp7_reg_449 == 1'd0) & (exitcond_flatten_reg_435 == 1'd0) & (1'b1 == ap_CS_fsm_state13)))) begin
        Input_1_V_V_blk_n = Input_1_V_V_ap_vld;
    end else begin
        Input_1_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~(((ap_predicate_op96_read_state12 == 1'b1) & (1'b0 == Input_1_V_V_ap_vld)) | ((ap_predicate_op98_read_state12 == 1'b1) & (1'b0 == Input_2_V_V_ap_vld))) & (ap_predicate_op98_read_state12 == 1'b1) & (1'b1 == ap_CS_fsm_state12)) | (~(((ap_predicate_op92_read_state11 == 1'b1) & (1'b0 == Input_1_V_V_ap_vld)) | ((ap_predicate_op94_read_state11 == 1'b1) & (1'b0 == Input_2_V_V_ap_vld))) & (ap_predicate_op94_read_state11 == 1'b1) & (1'b1 == ap_CS_fsm_state11)) | (~((1'b1 == ap_block_state9_io) | ((ap_predicate_op64_read_state9 == 1'b1) & (1'b0 == Input_1_V_V_ap_vld)) | ((ap_predicate_op69_read_state9 == 1'b1) & (1'b0 == Input_2_V_V_ap_vld))) & (ap_predicate_op69_read_state9 == 1'b1) & (1'b1 == ap_CS_fsm_state9)) | (~(((ap_predicate_op60_read_state8 == 1'b1) & (1'b0 == Input_1_V_V_ap_vld)) | ((ap_predicate_op62_read_state8 == 1'b1) & (1'b0 == Input_2_V_V_ap_vld))) & (ap_predicate_op62_read_state8 == 1'b1) & (1'b1 == ap_CS_fsm_state8)) | (~(((ap_predicate_op56_read_state7 == 1'b1) & (1'b0 == Input_1_V_V_ap_vld)) | ((ap_predicate_op58_read_state7 == 1'b1) & (1'b0 == Input_2_V_V_ap_vld))) & (ap_predicate_op58_read_state7 == 1'b1) & (1'b1 == ap_CS_fsm_state7)) | (~(((ap_predicate_op52_read_state6 == 1'b1) & (1'b0 == Input_1_V_V_ap_vld)) | ((ap_predicate_op54_read_state6 == 1'b1) & (1'b0 == Input_2_V_V_ap_vld))) & (ap_predicate_op54_read_state6 == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | (~((1'b0 == Input_2_V_V_ap_vld) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state4)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state3)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state2)) | (~((1'b1 == ap_block_state14_io) | ((ap_predicate_op104_read_state14 == 1'b1) & (1'b0 == Input_1_V_V_ap_vld)) | ((ap_predicate_op109_read_state14 == 1'b1) & (1'b0 == Input_2_V_V_ap_vld))) & (ap_predicate_op109_read_state14 == 1'b1) & (1'b1 == ap_CS_fsm_state14)) | (~(((ap_predicate_op100_read_state13 == 1'b1) & (1'b0 == Input_1_V_V_ap_vld)) | ((ap_predicate_op102_read_state13 == 1'b1) & (1'b0 == Input_2_V_V_ap_vld))) & (ap_predicate_op102_read_state13 == 1'b1) & (1'b1 == ap_CS_fsm_state13)))) begin
        Input_2_V_V_ap_ack = 1'b1;
    end else begin
        Input_2_V_V_ap_ack = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((exitcond_flatten_reg_435 == 1'd0) & (1'b1 == ap_CS_fsm_state12) & (icmp7_reg_449 == 1'd1)) | ((icmp7_fu_300_p2 == 1'd1) & (exitcond_flatten_fu_262_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11)) | ((icmp_reg_396 == 1'd1) & (tmp_6_reg_392 == 1'd0) & (1'b1 == ap_CS_fsm_state9)) | ((icmp_reg_396 == 1'd1) & (tmp_6_reg_392 == 1'd0) & (1'b1 == ap_CS_fsm_state8)) | ((icmp_reg_396 == 1'd1) & (tmp_6_reg_392 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((icmp_fu_198_p2 == 1'd1) & (tmp_6_fu_180_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)) | ((exitcond_flatten_reg_435 == 1'd0) & (1'b1 == ap_CS_fsm_state14) & (icmp7_reg_449 == 1'd1)) | ((exitcond_flatten_reg_435 == 1'd0) & (1'b1 == ap_CS_fsm_state13) & (icmp7_reg_449 == 1'd1)))) begin
        Input_2_V_V_blk_n = Input_2_V_V_ap_vld;
    end else begin
        Input_2_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~(((ap_predicate_op104_read_state14 == 1'b1) & (1'b0 == Input_1_V_V_ap_vld)) | ((ap_predicate_op109_read_state14 == 1'b1) & (1'b0 == Input_2_V_V_ap_vld))) & (ap_predicate_op109_read_state14 == 1'b1) & (1'b1 == ap_CS_fsm_state14))) begin
        Output_1_V_V = p_Result_3_fu_348_p5;
    end else if ((~(((ap_predicate_op104_read_state14 == 1'b1) & (1'b0 == Input_1_V_V_ap_vld)) | ((ap_predicate_op109_read_state14 == 1'b1) & (1'b0 == Input_2_V_V_ap_vld))) & (ap_predicate_op104_read_state14 == 1'b1) & (1'b1 == ap_CS_fsm_state14))) begin
        Output_1_V_V = p_Result_4_fu_334_p5;
    end else if ((~(((ap_predicate_op64_read_state9 == 1'b1) & (1'b0 == Input_1_V_V_ap_vld)) | ((ap_predicate_op69_read_state9 == 1'b1) & (1'b0 == Input_2_V_V_ap_vld))) & (ap_predicate_op69_read_state9 == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
        Output_1_V_V = p_Result_1_fu_246_p5;
    end else if ((~(((ap_predicate_op64_read_state9 == 1'b1) & (1'b0 == Input_1_V_V_ap_vld)) | ((ap_predicate_op69_read_state9 == 1'b1) & (1'b0 == Input_2_V_V_ap_vld))) & (ap_predicate_op64_read_state9 == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
        Output_1_V_V = p_Result_2_fu_232_p5;
    end else if (((1'b1 == ap_CS_fsm_state5) & (exitcond1_fu_168_p2 == 1'd1))) begin
        Output_1_V_V = p_Result_s_reg_378;
    end else if (((exitcond1_fu_168_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        Output_1_V_V = 32'd16400;
    end else begin
        Output_1_V_V = 'bx;
    end
end

always @ (*) begin
    if (((~(((ap_predicate_op64_read_state9 == 1'b1) & (1'b0 == Input_1_V_V_ap_vld)) | ((ap_predicate_op69_read_state9 == 1'b1) & (1'b0 == Input_2_V_V_ap_vld))) & (ap_predicate_op69_read_state9 == 1'b1) & (ap_reg_ioackin_Output_1_V_V_ap_ack == 1'b0) & (1'b1 == ap_CS_fsm_state9)) | (~(((ap_predicate_op64_read_state9 == 1'b1) & (1'b0 == Input_1_V_V_ap_vld)) | ((ap_predicate_op69_read_state9 == 1'b1) & (1'b0 == Input_2_V_V_ap_vld))) & (ap_predicate_op64_read_state9 == 1'b1) & (ap_reg_ioackin_Output_1_V_V_ap_ack == 1'b0) & (1'b1 == ap_CS_fsm_state9)) | ((ap_reg_ioackin_Output_1_V_V_ap_ack == 1'b0) & (1'b1 == ap_CS_fsm_state5) & (exitcond1_fu_168_p2 == 1'd1)) | ((exitcond1_fu_168_p2 == 1'd0) & (ap_reg_ioackin_Output_1_V_V_ap_ack == 1'b0) & (1'b1 == ap_CS_fsm_state5)) | (~(((ap_predicate_op104_read_state14 == 1'b1) & (1'b0 == Input_1_V_V_ap_vld)) | ((ap_predicate_op109_read_state14 == 1'b1) & (1'b0 == Input_2_V_V_ap_vld))) & (ap_predicate_op109_read_state14 == 1'b1) & (ap_reg_ioackin_Output_1_V_V_ap_ack == 1'b0) & (1'b1 == ap_CS_fsm_state14)) | (~(((ap_predicate_op104_read_state14 == 1'b1) & (1'b0 == Input_1_V_V_ap_vld)) | ((ap_predicate_op109_read_state14 == 1'b1) & (1'b0 == Input_2_V_V_ap_vld))) & (ap_predicate_op104_read_state14 == 1'b1) & (ap_reg_ioackin_Output_1_V_V_ap_ack == 1'b0) & (1'b1 == ap_CS_fsm_state14)))) begin
        Output_1_V_V_ap_vld = 1'b1;
    end else begin
        Output_1_V_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_reg_396 == 1'd1) & (tmp_6_reg_392 == 1'd0) & (1'b1 == ap_CS_fsm_state9)) | ((icmp_reg_396 == 1'd0) & (tmp_6_reg_392 == 1'd0) & (1'b1 == ap_CS_fsm_state9)) | ((1'b1 == ap_CS_fsm_state5) & (exitcond1_fu_168_p2 == 1'd1)) | ((exitcond1_fu_168_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((exitcond_flatten_reg_435 == 1'd0) & (1'b1 == ap_CS_fsm_state14) & (icmp7_reg_449 == 1'd1)) | ((icmp7_reg_449 == 1'd0) & (exitcond_flatten_reg_435 == 1'd0) & (1'b1 == ap_CS_fsm_state14)))) begin
        Output_1_V_V_blk_n = Output_1_V_V_ap_ack;
    end else begin
        Output_1_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((ap_reg_ioackin_Output_1_V_V_ap_ack == 1'b0)) begin
        ap_sig_ioackin_Output_1_V_V_ap_ack = Output_1_V_V_ap_ack;
    end else begin
        ap_sig_ioackin_Output_1_V_V_ap_ack = 1'b1;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((1'b0 == Input_2_V_V_ap_vld) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((1'b0 == ap_block_state5_io) & (1'b1 == ap_CS_fsm_state5) & (exitcond1_fu_168_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else if (((exitcond1_fu_168_p2 == 1'd0) & (1'b0 == ap_block_state5_io) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            if ((~(((ap_predicate_op52_read_state6 == 1'b1) & (1'b0 == Input_1_V_V_ap_vld)) | ((ap_predicate_op54_read_state6 == 1'b1) & (1'b0 == Input_2_V_V_ap_vld))) & (tmp_6_fu_180_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else if ((~(((ap_predicate_op52_read_state6 == 1'b1) & (1'b0 == Input_1_V_V_ap_vld)) | ((ap_predicate_op54_read_state6 == 1'b1) & (1'b0 == Input_2_V_V_ap_vld))) & (tmp_6_fu_180_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            if ((~(((ap_predicate_op56_read_state7 == 1'b1) & (1'b0 == Input_1_V_V_ap_vld)) | ((ap_predicate_op58_read_state7 == 1'b1) & (1'b0 == Input_2_V_V_ap_vld))) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            if ((~(((ap_predicate_op60_read_state8 == 1'b1) & (1'b0 == Input_1_V_V_ap_vld)) | ((ap_predicate_op62_read_state8 == 1'b1) & (1'b0 == Input_2_V_V_ap_vld))) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            if ((~((1'b1 == ap_block_state9_io) | ((ap_predicate_op64_read_state9 == 1'b1) & (1'b0 == Input_1_V_V_ap_vld)) | ((ap_predicate_op69_read_state9 == 1'b1) & (1'b0 == Input_2_V_V_ap_vld))) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            if ((~(((ap_predicate_op92_read_state11 == 1'b1) & (1'b0 == Input_1_V_V_ap_vld)) | ((ap_predicate_op94_read_state11 == 1'b1) & (1'b0 == Input_2_V_V_ap_vld))) & (exitcond_flatten_fu_262_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else if ((~(((ap_predicate_op92_read_state11 == 1'b1) & (1'b0 == Input_1_V_V_ap_vld)) | ((ap_predicate_op94_read_state11 == 1'b1) & (1'b0 == Input_2_V_V_ap_vld))) & (exitcond_flatten_fu_262_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            if ((~(((ap_predicate_op96_read_state12 == 1'b1) & (1'b0 == Input_1_V_V_ap_vld)) | ((ap_predicate_op98_read_state12 == 1'b1) & (1'b0 == Input_2_V_V_ap_vld))) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            if ((~(((ap_predicate_op100_read_state13 == 1'b1) & (1'b0 == Input_1_V_V_ap_vld)) | ((ap_predicate_op102_read_state13 == 1'b1) & (1'b0 == Input_2_V_V_ap_vld))) & (1'b1 == ap_CS_fsm_state13))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state14 : begin
            if ((~((1'b1 == ap_block_state14_io) | ((ap_predicate_op104_read_state14 == 1'b1) & (1'b0 == Input_1_V_V_ap_vld)) | ((ap_predicate_op109_read_state14 == 1'b1) & (1'b0 == Input_2_V_V_ap_vld))) & (1'b1 == ap_CS_fsm_state14))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state1 = ((1'b0 == Input_2_V_V_ap_vld) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state11 = (((ap_predicate_op92_read_state11 == 1'b1) & (1'b0 == Input_1_V_V_ap_vld)) | ((ap_predicate_op94_read_state11 == 1'b1) & (1'b0 == Input_2_V_V_ap_vld)));
end

always @ (*) begin
    ap_block_state12 = (((ap_predicate_op96_read_state12 == 1'b1) & (1'b0 == Input_1_V_V_ap_vld)) | ((ap_predicate_op98_read_state12 == 1'b1) & (1'b0 == Input_2_V_V_ap_vld)));
end

always @ (*) begin
    ap_block_state13 = (((ap_predicate_op100_read_state13 == 1'b1) & (1'b0 == Input_1_V_V_ap_vld)) | ((ap_predicate_op102_read_state13 == 1'b1) & (1'b0 == Input_2_V_V_ap_vld)));
end

always @ (*) begin
    ap_block_state14 = (((ap_predicate_op104_read_state14 == 1'b1) & (1'b0 == Input_1_V_V_ap_vld)) | ((ap_predicate_op109_read_state14 == 1'b1) & (1'b0 == Input_2_V_V_ap_vld)));
end

always @ (*) begin
    ap_block_state14_io = (((ap_predicate_op109_read_state14 == 1'b1) & (ap_sig_ioackin_Output_1_V_V_ap_ack == 1'b0)) | ((ap_predicate_op104_read_state14 == 1'b1) & (ap_sig_ioackin_Output_1_V_V_ap_ack == 1'b0)));
end

always @ (*) begin
    ap_block_state5_io = (((ap_sig_ioackin_Output_1_V_V_ap_ack == 1'b0) & (exitcond1_fu_168_p2 == 1'd1)) | ((exitcond1_fu_168_p2 == 1'd0) & (ap_sig_ioackin_Output_1_V_V_ap_ack == 1'b0)));
end

always @ (*) begin
    ap_block_state6 = (((ap_predicate_op52_read_state6 == 1'b1) & (1'b0 == Input_1_V_V_ap_vld)) | ((ap_predicate_op54_read_state6 == 1'b1) & (1'b0 == Input_2_V_V_ap_vld)));
end

always @ (*) begin
    ap_block_state7 = (((ap_predicate_op56_read_state7 == 1'b1) & (1'b0 == Input_1_V_V_ap_vld)) | ((ap_predicate_op58_read_state7 == 1'b1) & (1'b0 == Input_2_V_V_ap_vld)));
end

always @ (*) begin
    ap_block_state8 = (((ap_predicate_op60_read_state8 == 1'b1) & (1'b0 == Input_1_V_V_ap_vld)) | ((ap_predicate_op62_read_state8 == 1'b1) & (1'b0 == Input_2_V_V_ap_vld)));
end

always @ (*) begin
    ap_block_state9 = (((ap_predicate_op64_read_state9 == 1'b1) & (1'b0 == Input_1_V_V_ap_vld)) | ((ap_predicate_op69_read_state9 == 1'b1) & (1'b0 == Input_2_V_V_ap_vld)));
end

always @ (*) begin
    ap_block_state9_io = (((ap_predicate_op69_read_state9 == 1'b1) & (ap_sig_ioackin_Output_1_V_V_ap_ack == 1'b0)) | ((ap_predicate_op64_read_state9 == 1'b1) & (ap_sig_ioackin_Output_1_V_V_ap_ack == 1'b0)));
end

always @ (*) begin
    ap_predicate_op100_read_state13 = ((icmp7_reg_449 == 1'd0) & (exitcond_flatten_reg_435 == 1'd0));
end

always @ (*) begin
    ap_predicate_op102_read_state13 = ((exitcond_flatten_reg_435 == 1'd0) & (icmp7_reg_449 == 1'd1));
end

always @ (*) begin
    ap_predicate_op104_read_state14 = ((icmp7_reg_449 == 1'd0) & (exitcond_flatten_reg_435 == 1'd0));
end

always @ (*) begin
    ap_predicate_op109_read_state14 = ((exitcond_flatten_reg_435 == 1'd0) & (icmp7_reg_449 == 1'd1));
end

always @ (*) begin
    ap_predicate_op52_read_state6 = ((icmp_fu_198_p2 == 1'd0) & (tmp_6_fu_180_p3 == 1'd0));
end

always @ (*) begin
    ap_predicate_op54_read_state6 = ((icmp_fu_198_p2 == 1'd1) & (tmp_6_fu_180_p3 == 1'd0));
end

always @ (*) begin
    ap_predicate_op56_read_state7 = ((icmp_reg_396 == 1'd0) & (tmp_6_reg_392 == 1'd0));
end

always @ (*) begin
    ap_predicate_op58_read_state7 = ((icmp_reg_396 == 1'd1) & (tmp_6_reg_392 == 1'd0));
end

always @ (*) begin
    ap_predicate_op60_read_state8 = ((icmp_reg_396 == 1'd0) & (tmp_6_reg_392 == 1'd0));
end

always @ (*) begin
    ap_predicate_op62_read_state8 = ((icmp_reg_396 == 1'd1) & (tmp_6_reg_392 == 1'd0));
end

always @ (*) begin
    ap_predicate_op64_read_state9 = ((icmp_reg_396 == 1'd0) & (tmp_6_reg_392 == 1'd0));
end

always @ (*) begin
    ap_predicate_op69_read_state9 = ((icmp_reg_396 == 1'd1) & (tmp_6_reg_392 == 1'd0));
end

always @ (*) begin
    ap_predicate_op92_read_state11 = ((icmp7_fu_300_p2 == 1'd0) & (exitcond_flatten_fu_262_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op94_read_state11 = ((icmp7_fu_300_p2 == 1'd1) & (exitcond_flatten_fu_262_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op96_read_state12 = ((icmp7_reg_449 == 1'd0) & (exitcond_flatten_reg_435 == 1'd0));
end

always @ (*) begin
    ap_predicate_op98_read_state12 = ((exitcond_flatten_reg_435 == 1'd0) & (icmp7_reg_449 == 1'd1));
end

assign exitcond1_fu_168_p2 = ((j_reg_98 == 5'd16) ? 1'b1 : 1'b0);

assign exitcond_flatten_fu_262_p2 = ((indvar_flatten_reg_121 == 14'd16320) ? 1'b1 : 1'b0);

assign icmp7_fu_300_p2 = ((tmp_17_fu_290_p4 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_fu_198_p2 = ((tmp_7_fu_188_p4 == 2'd0) ? 1'b1 : 1'b0);

assign indvar_flatten_next_fu_268_p2 = (indvar_flatten_reg_121 + 14'd1);

assign j_1_fu_174_p2 = (j_reg_98 + 5'd1);

assign j_V_1_fu_358_p2 = (p_1_mid2_reg_444 + 9'd4);

assign j_V_fu_256_p2 = (p_s_reg_109 + 9'd4);

assign p_1_mid2_fu_282_p3 = ((tmp_16_fu_274_p3[0:0] === 1'b1) ? 9'd0 : p_1_reg_132);

assign p_Result_1_fu_246_p5 = {{{{tmp_11_fu_242_p1}, {tmp_10_reg_425}}, {tmp_9_reg_415}}, {tmp_8_reg_405}};

assign p_Result_2_fu_232_p5 = {{{{tmp_15_fu_228_p1}, {tmp_14_reg_420}}, {tmp_13_reg_410}}, {tmp_12_reg_400}};

assign p_Result_3_fu_348_p5 = {{{{tmp_21_fu_344_p1}, {tmp_20_reg_478}}, {tmp_19_reg_468}}, {tmp_18_reg_458}};

assign p_Result_4_fu_334_p5 = {{{{tmp_25_fu_330_p1}, {tmp_24_reg_473}}, {tmp_23_reg_463}}, {tmp_22_reg_453}};

assign p_Result_s_fu_159_p5 = {{{{tmp_4_fu_155_p1}, {tmp_3_reg_373}}, {tmp_2_reg_368}}, {tmp_1_reg_363}};

assign tmp_10_fu_224_p1 = Input_2_V_V[7:0];

assign tmp_11_fu_242_p1 = Input_2_V_V[7:0];

assign tmp_12_fu_204_p1 = Input_1_V_V[7:0];

assign tmp_13_fu_212_p1 = Input_1_V_V[7:0];

assign tmp_14_fu_220_p1 = Input_1_V_V[7:0];

assign tmp_15_fu_228_p1 = Input_1_V_V[7:0];

assign tmp_16_fu_274_p3 = p_1_reg_132[32'd8];

assign tmp_17_fu_290_p4 = {{p_1_mid2_fu_282_p3[8:7]}};

assign tmp_18_fu_310_p1 = Input_2_V_V[7:0];

assign tmp_19_fu_318_p1 = Input_2_V_V[7:0];

assign tmp_1_fu_143_p1 = Input_2_V_V[7:0];

assign tmp_20_fu_326_p1 = Input_2_V_V[7:0];

assign tmp_21_fu_344_p1 = Input_2_V_V[7:0];

assign tmp_22_fu_306_p1 = Input_1_V_V[7:0];

assign tmp_23_fu_314_p1 = Input_1_V_V[7:0];

assign tmp_24_fu_322_p1 = Input_1_V_V[7:0];

assign tmp_25_fu_330_p1 = Input_1_V_V[7:0];

assign tmp_2_fu_147_p1 = Input_2_V_V[7:0];

assign tmp_3_fu_151_p1 = Input_2_V_V[7:0];

assign tmp_4_fu_155_p1 = Input_2_V_V[7:0];

assign tmp_6_fu_180_p3 = p_s_reg_109[32'd8];

assign tmp_7_fu_188_p4 = {{p_s_reg_109[8:7]}};

assign tmp_8_fu_208_p1 = Input_2_V_V[7:0];

assign tmp_9_fu_216_p1 = Input_2_V_V[7:0];

endmodule //output_FB_dul
