{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"1.0",
   "Default View_TopLeft":"-220,-224",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port pcie_refclk -pg 1 -lvl 0 -x 0 -y 210 -defaultsOSRD
preplace port pcie_mgt -pg 1 -lvl 0 -x 0 -y 190 -defaultsOSRD -left
preplace port qsfp0_clk -pg 1 -lvl 7 -x 1900 -y 290 -defaultsOSRD -right
preplace port qsfp0_gt -pg 1 -lvl 7 -x 1900 -y 270 -defaultsOSRD
preplace port qsfp1_gt -pg 1 -lvl 7 -x 1900 -y 60 -defaultsOSRD
preplace port qsfp1_clk -pg 1 -lvl 7 -x 1900 -y 80 -defaultsOSRD -right
preplace port port-id_qsfp1_up -pg 1 -lvl 7 -x 1900 -y 140 -defaultsOSRD
preplace port port-id_qsfp0_up -pg 1 -lvl 7 -x 1900 -y 310 -defaultsOSRD
preplace inst pcie -pg 1 -lvl 1 -x 160 -y 190 -swap {36 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 64 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 0 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96} -defaultsOSRD -pinDir M_AXI_B right -pinY M_AXI_B 60R -pinDir S_AXI_LITE right -pinY S_AXI_LITE 80R -pinDir pcie_mgt left -pinY pcie_mgt 0L -pinDir pcie_refclk left -pinY pcie_refclk 20L -pinDir S_AXI_B right -pinY S_AXI_B 0R -pinDir led_pcie_link_up right -pinY led_pcie_link_up 100R -pinDir axi_aclk right -pinY axi_aclk 120R -pinBusDir axi_aresetn right -pinBusY axi_aresetn 140R
preplace inst eth_0 -pg 1 -lvl 6 -x 1750 -y 270 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 23 21 22 24} -defaultsOSRD -pinDir qsfp_gt right -pinY qsfp_gt 0R -pinDir qsfp_clk right -pinY qsfp_clk 20R -pinDir axis_tx left -pinY axis_tx 0L -pinDir axis_rx left -pinY axis_rx 20L -pinDir sys_resetn left -pinY sys_resetn 200L -pinDir stream_clk left -pinY stream_clk 140L -pinDir stream_resetn left -pinY stream_resetn 180L -pinDir aligned right -pinY aligned 40R
preplace inst eth_1 -pg 1 -lvl 6 -x 1750 -y 60 -swap {0 1 2 3 4 12 6 7 8 9 10 11 5 13 14 15 16 17 18 19 20 23 21 22 24} -defaultsOSRD -pinDir qsfp_gt right -pinY qsfp_gt 0R -pinDir axis_tx left -pinY axis_tx 20L -pinDir axis_rx left -pinY axis_rx 0L -pinDir qsfp_clk right -pinY qsfp_clk 20R -pinDir sys_resetn left -pinY sys_resetn 80L -pinDir stream_clk left -pinY stream_clk 40L -pinDir stream_resetn left -pinY stream_resetn 60L -pinDir aligned right -pinY aligned 80R
preplace inst cmac_cdc -pg 1 -lvl 5 -x 1390 -y 60 -swap {42 1 2 3 4 5 6 28 8 9 10 11 12 13 0 15 16 17 18 19 20 7 22 23 24 25 26 27 14 29 30 31 32 33 34 35 36 37 38 39 40 41 21 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 63 65 58 59 61 60 62 64} -defaultsOSRD -pinDir cmac0_rx right -pinY cmac0_rx 230R -pinDir cmac0_tx right -pinY cmac0_tx 210R -pinDir cmac1_rx right -pinY cmac1_rx 0R -pinDir cmac1_tx right -pinY cmac1_tx 20R -pinDir user0_rx right -pinY user0_rx 40R -pinDir user0_tx left -pinY user0_tx 130L -pinDir user1_rx right -pinY user1_rx 60R -pinDir user1_tx left -pinY user1_tx 270L -pinDir user_clk left -pinY user_clk 370L -pinDir user_resetn left -pinY user_resetn 390L -pinDir cmac0_clk right -pinY cmac0_clk 350R -pinDir cmac0_resetn right -pinY cmac0_resetn 390R -pinDir cmac1_clk right -pinY cmac1_clk 250R -pinDir cmac1_resetn right -pinY cmac1_resetn 270R -pinDir cmac0_aligned right -pinY cmac0_aligned 310R -pinDir cmac1_aligned right -pinY cmac1_aligned 290R -pinDir user0_aligned right -pinY user0_aligned 330R -pinDir user1_aligned right -pinY user1_aligned 370R
preplace inst smartconnect -pg 1 -lvl 2 -x 480 -y 250 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 104 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 38 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 144 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 164 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 124 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 0L -pinDir S01_AXI left -pinY S01_AXI 40L -pinDir M00_AXI right -pinY M00_AXI 0R -pinDir M01_AXI left -pinY M01_AXI 20L -pinDir M02_AXI right -pinY M02_AXI 40R -pinDir M03_AXI right -pinY M03_AXI 60R -pinDir M04_AXI right -pinY M04_AXI 20R -pinDir aclk left -pinY aclk 60L -pinDir aresetn left -pinY aresetn 80L
preplace inst rdmx_xmit_0 -pg 1 -lvl 4 -x 1090 -y 190 -defaultsOSRD -pinDir AXIS_TX right -pinY AXIS_TX 0R -pinDir S_AXI left -pinY S_AXI 0L -pinDir clk left -pinY clk 20L -pinDir resetn left -pinY resetn 40L -pinDir packet_data_fifo_full right -pinY packet_data_fifo_full 20R
preplace inst rdmx_xmit_1 -pg 1 -lvl 4 -x 1090 -y 330 -defaultsOSRD -pinDir AXIS_TX right -pinY AXIS_TX 0R -pinDir S_AXI left -pinY S_AXI 0L -pinDir clk left -pinY clk 20L -pinDir resetn left -pinY resetn 40L -pinDir packet_data_fifo_full right -pinY packet_data_fifo_full 20R
preplace inst mindy -pg 1 -lvl 3 -x 770 -y 190 -swap {20 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 78 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 0 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 98 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 40 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189} -defaultsOSRD -pinDir S_AXI_FC left -pinY S_AXI_FC 60L -pinDir S_AXI_DF left -pinY S_AXI_DF 100L -pinDir TO_PCI_BRIDGE left -pinY TO_PCI_BRIDGE 0L -pinDir S_AXI_PP left -pinY S_AXI_PP 120L -pinDir S_AXI_RS left -pinY S_AXI_RS 80L -pinDir TO_RDMX_0 right -pinY TO_RDMX_0 0R -pinDir TO_RDMX_1 right -pinY TO_RDMX_1 140R -pinDir clk left -pinY clk 140L -pinDir resetn left -pinY resetn 160L
preplace inst pcie_ila -pg 1 -lvl 2 -x 480 -y 70 -defaultsOSRD -pinDir SLOT_0_AXI left -pinY SLOT_0_AXI 0L -pinDir clk left -pinY clk 20L -pinDir resetn left -pinY resetn 40L
preplace netloc eth_0_stat_rx_aligned_0 1 5 2 1620 210 1880
preplace netloc eth_0_stream_clk 1 5 1 N 410
preplace netloc eth_0_stream_resetn 1 5 1 N 450
preplace netloc eth_1_stat_rx_aligned_0 1 5 2 1580J 190 1880J
preplace netloc eth_1_stream_clk 1 5 1 1540 100n
preplace netloc eth_1_stream_resetn 1 5 1 1560 120n
preplace netloc source_200Mhz_clk 1 1 4 320 170 620 130 920 430 N
preplace netloc source_200Mhz_resetn 1 1 5 340 390 620 400 940 450 1240 510 1600J
preplace netloc cmac_cdc_cmac0_tx 1 5 1 N 270
preplace netloc cmac_cdc_cmac1_tx 1 5 1 N 80
preplace netloc cmac_usplus_0_gt_serial_port 1 6 1 NJ 270
preplace netloc eth_0_axis_rx 1 5 1 N 290
preplace netloc eth_1_axis_rx 1 5 1 N 60
preplace netloc eth_1_qsfp_gt 1 6 1 NJ 60
preplace netloc gt_ref_clk_0_1 1 6 1 NJ 290
preplace netloc gt_ref_clk_0_2 1 6 1 NJ 80
preplace netloc mindy_TO_RDMX_0 1 3 1 N 190
preplace netloc mindy_TO_RDMX_1 1 3 1 N 330
preplace netloc pcie_refclk_1 1 0 1 NJ 210
preplace netloc rdmx_xmit_0_AXIS_TX 1 4 1 N 190
preplace netloc rdmx_xmit_1_AXIS_TX 1 4 1 N 330
preplace netloc smartconnect_0_M01_AXI 1 1 1 N 270
preplace netloc smartconnect_M00_AXI1 1 2 1 N 250
preplace netloc smartconnect_M02_AXI 1 2 1 N 290
preplace netloc smartconnect_M03_AXI 1 2 1 N 310
preplace netloc smartconnect_M04_AXI 1 2 1 N 270
preplace netloc xdma_0_M_AXI_B 1 1 1 N 250
preplace netloc xdma_0_pcie_mgt 1 0 1 NJ 190
preplace netloc AXI_PCIE 1 1 2 300 190 NJ
levelinfo -pg 1 0 160 480 770 1090 1390 1750 1900
pagesize -pg 1 -db -bbox -sgen -130 0 2020 520
",
   "No Loops_ScaleFactor":"0.612045",
   "No Loops_TopLeft":"-126,-368",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port port-id_clk -pg 1 -lvl 0 -x -10 -y 60 -defaultsOSRD
preplace port port-id_resetn -pg 1 -lvl 0 -x -10 -y 80 -defaultsOSRD
preplace inst packet_gen -pg 1 -lvl 1 -x 190 -y 100 -defaultsOSRD
preplace netloc clk_1 1 0 1 N 60
preplace netloc resetn_1 1 0 1 N 80
levelinfo -pg 1 -10 190 380
pagesize -pg 1 -db -bbox -sgen -110 0 380 200
"
}
{
   "da_axi4_cnt":"2"
}
