

================================================================
== Vivado HLS Report for 'p_hls_fptosi_double_s'
================================================================
* Date:           Sat May 15 13:19:37 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        imageprosseing
* Solution:       scalefactorpipe
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.948|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    776|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|      9|    -|
|Register         |        -|      -|      66|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      66|    785|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+-----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+-----+------------+------------+
    |add_ln502_fu_88_p2    |     +    |      0|  0|   12|          11|          12|
    |result_V_1_fu_174_p2  |     -    |      0|  0|   39|           1|          32|
    |sub_ln1311_fu_102_p2  |     -    |      0|  0|   13|          10|          11|
    |r_V_fu_132_p2         |   lshr   |      0|  0|  162|          54|          54|
    |p_Val2_5_fu_166_p3    |  select  |      0|  0|   32|           1|          32|
    |p_Val2_6_fu_179_p3    |  select  |      0|  0|   32|           1|          32|
    |ush_fu_112_p3         |  select  |      0|  0|   12|           1|          12|
    |r_V_1_fu_138_p2       |    shl   |      0|  0|  474|         137|         137|
    +----------------------+----------+-------+---+-----+------------+------------+
    |Total                 |          |      0|  0|  776|         216|         322|
    +----------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_return  |   9|          2|   32|         64|
    +-----------+----+-----------+-----+-----------+
    |Total      |   9|          2|   32|         64|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |ap_ce_reg           |   1|   0|    1|          0|
    |ap_return_int_reg   |  32|   0|   32|          0|
    |p_Result_s_reg_185  |   1|   0|    1|          0|
    |p_Val2_5_reg_190    |  32|   0|   32|          0|
    +--------------------+----+----+-----+-----------+
    |Total               |  66|   0|   66|          0|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+----------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------+-----+-----+------------+----------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | __hls_fptosi_double_ | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | __hls_fptosi_double_ | return value |
|ap_return  | out |   32| ap_ctrl_hs | __hls_fptosi_double_ | return value |
|ap_ce      |  in |    1| ap_ctrl_hs | __hls_fptosi_double_ | return value |
|x          |  in |   64|   ap_none  |           x          |    scalar    |
+-----------+-----+-----+------------+----------------------+--------------+

