
Queue_Messsage.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003710  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000088  080038a0  080038a0  000048a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003928  08003928  00005088  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08003928  08003928  00004928  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003930  08003930  00005088  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003930  08003930  00004930  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003934  08003934  00004934  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000088  20000000  08003938  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00005088  2**0
                  CONTENTS
 10 .bss          00004abc  20000088  20000088  00005088  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20004b44  20004b44  00005088  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00005088  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000afc4  00000000  00000000  000050b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001ba0  00000000  00000000  0001007c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000a08  00000000  00000000  00011c20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000796  00000000  00000000  00012628  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00002b29  00000000  00000000  00012dbe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000a03f  00000000  00000000  000158e7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000beaef  00000000  00000000  0001f926  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000de415  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00002d7c  00000000  00000000  000de458  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006c  00000000  00000000  000e11d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000088 	.word	0x20000088
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08003888 	.word	0x08003888

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000008c 	.word	0x2000008c
 80001cc:	08003888 	.word	0x08003888

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <main>:
#define GPIOAEN   (1U<<0)
#define clock     16000000U
#define baud_rate 115200U

int main(void)
{
 8000270:	b580      	push	{r7, lr}
 8000272:	af00      	add	r7, sp, #0
	uart_tx_init();
 8000274:	f000 f8a6 	bl	80003c4 <uart_tx_init>
	FreeRTOS_init();
 8000278:	f000 f880 	bl	800037c <FreeRTOS_init>
	return 0;
 800027c:	2300      	movs	r3, #0
}
 800027e:	4618      	mov	r0, r3
 8000280:	bd80      	pop	{r7, pc}
	...

08000284 <Task1>:

void Task1( void * pvParameters)
{
 8000284:	b580      	push	{r7, lr}
 8000286:	b08a      	sub	sp, #40	@ 0x28
 8000288:	af00      	add	r7, sp, #0
 800028a:	6078      	str	r0, [r7, #4]
	uint8_t Txbuff[30];
	myQueue = xQueueCreate(Queuesize,sizeof(Txbuff));
 800028c:	4b1a      	ldr	r3, [pc, #104]	@ (80002f8 <Task1+0x74>)
 800028e:	681b      	ldr	r3, [r3, #0]
 8000290:	2200      	movs	r2, #0
 8000292:	211e      	movs	r1, #30
 8000294:	4618      	mov	r0, r3
 8000296:	f000 fb78 	bl	800098a <xQueueGenericCreate>
 800029a:	4603      	mov	r3, r0
 800029c:	4a17      	ldr	r2, [pc, #92]	@ (80002fc <Task1+0x78>)
 800029e:	6013      	str	r3, [r2, #0]
	sprintf(Txbuff,"Queue Number 1");
 80002a0:	f107 0308 	add.w	r3, r7, #8
 80002a4:	4916      	ldr	r1, [pc, #88]	@ (8000300 <Task1+0x7c>)
 80002a6:	4618      	mov	r0, r3
 80002a8:	f002 fe4e 	bl	8002f48 <siprintf>
	xQueueSend(myQueue,( void * )Txbuff,( TickType_t ) 0 );
 80002ac:	4b13      	ldr	r3, [pc, #76]	@ (80002fc <Task1+0x78>)
 80002ae:	6818      	ldr	r0, [r3, #0]
 80002b0:	f107 0108 	add.w	r1, r7, #8
 80002b4:	2300      	movs	r3, #0
 80002b6:	2200      	movs	r2, #0
 80002b8:	f000 fbc6 	bl	8000a48 <xQueueGenericSend>
	sprintf(Txbuff,"Queue Number 2");
 80002bc:	f107 0308 	add.w	r3, r7, #8
 80002c0:	4910      	ldr	r1, [pc, #64]	@ (8000304 <Task1+0x80>)
 80002c2:	4618      	mov	r0, r3
 80002c4:	f002 fe40 	bl	8002f48 <siprintf>
	xQueueSend(myQueue,( void * )Txbuff,( TickType_t ) 0 );
 80002c8:	4b0c      	ldr	r3, [pc, #48]	@ (80002fc <Task1+0x78>)
 80002ca:	6818      	ldr	r0, [r3, #0]
 80002cc:	f107 0108 	add.w	r1, r7, #8
 80002d0:	2300      	movs	r3, #0
 80002d2:	2200      	movs	r2, #0
 80002d4:	f000 fbb8 	bl	8000a48 <xQueueGenericSend>
	sprintf(Txbuff,"Queue Number 3");
 80002d8:	f107 0308 	add.w	r3, r7, #8
 80002dc:	490a      	ldr	r1, [pc, #40]	@ (8000308 <Task1+0x84>)
 80002de:	4618      	mov	r0, r3
 80002e0:	f002 fe32 	bl	8002f48 <siprintf>
	xQueueSend(myQueue,( void * )Txbuff,( TickType_t ) 0 );
 80002e4:	4b05      	ldr	r3, [pc, #20]	@ (80002fc <Task1+0x78>)
 80002e6:	6818      	ldr	r0, [r3, #0]
 80002e8:	f107 0108 	add.w	r1, r7, #8
 80002ec:	2300      	movs	r3, #0
 80002ee:	2200      	movs	r2, #0
 80002f0:	f000 fbaa 	bl	8000a48 <xQueueGenericSend>
	for(;;)
 80002f4:	bf00      	nop
 80002f6:	e7fd      	b.n	80002f4 <Task1+0x70>
 80002f8:	20000028 	.word	0x20000028
 80002fc:	200000a4 	.word	0x200000a4
 8000300:	080038a0 	.word	0x080038a0
 8000304:	080038b0 	.word	0x080038b0
 8000308:	080038c0 	.word	0x080038c0

0800030c <Task2>:

	}
}

void Task2( void * pvParameters)
{
 800030c:	b580      	push	{r7, lr}
 800030e:	b08a      	sub	sp, #40	@ 0x28
 8000310:	af00      	add	r7, sp, #0
 8000312:	6078      	str	r0, [r7, #4]
	uint8_t Rxbuff[30];
	for(;;)
	{
		if(myQueue!=0)
 8000314:	4b15      	ldr	r3, [pc, #84]	@ (800036c <Task2+0x60>)
 8000316:	681b      	ldr	r3, [r3, #0]
 8000318:	2b00      	cmp	r3, #0
 800031a:	d0fb      	beq.n	8000314 <Task2+0x8>
		{
			if(uxQueueMessagesWaiting(myQueue)!=0)
 800031c:	4b13      	ldr	r3, [pc, #76]	@ (800036c <Task2+0x60>)
 800031e:	681b      	ldr	r3, [r3, #0]
 8000320:	4618      	mov	r0, r3
 8000322:	f000 fe13 	bl	8000f4c <uxQueueMessagesWaiting>
 8000326:	4603      	mov	r3, r0
 8000328:	2b00      	cmp	r3, #0
 800032a:	d016      	beq.n	800035a <Task2+0x4e>
			{
			if(xQueueReceive(myQueue,( void *)Rxbuff,(TickType_t)5))
 800032c:	4b0f      	ldr	r3, [pc, #60]	@ (800036c <Task2+0x60>)
 800032e:	681b      	ldr	r3, [r3, #0]
 8000330:	f107 0108 	add.w	r1, r7, #8
 8000334:	2205      	movs	r2, #5
 8000336:	4618      	mov	r0, r3
 8000338:	f000 fd26 	bl	8000d88 <xQueueReceive>
 800033c:	4603      	mov	r3, r0
 800033e:	2b00      	cmp	r3, #0
 8000340:	d0e8      	beq.n	8000314 <Task2+0x8>
			{
				uart_write(Recv_msg);
 8000342:	480b      	ldr	r0, [pc, #44]	@ (8000370 <Task2+0x64>)
 8000344:	f000 f87e 	bl	8000444 <uart_write>
				uart_write(Rxbuff);
 8000348:	f107 0308 	add.w	r3, r7, #8
 800034c:	4618      	mov	r0, r3
 800034e:	f000 f879 	bl	8000444 <uart_write>
				uart_write(newline);
 8000352:	4808      	ldr	r0, [pc, #32]	@ (8000374 <Task2+0x68>)
 8000354:	f000 f876 	bl	8000444 <uart_write>
 8000358:	e7dc      	b.n	8000314 <Task2+0x8>
			}
			}
			else
			{
				uart_write(empty_msg);
 800035a:	4807      	ldr	r0, [pc, #28]	@ (8000378 <Task2+0x6c>)
 800035c:	f000 f872 	bl	8000444 <uart_write>
				break;
 8000360:	bf00      	nop
			}
		}
	}
}
 8000362:	bf00      	nop
 8000364:	3728      	adds	r7, #40	@ 0x28
 8000366:	46bd      	mov	sp, r7
 8000368:	bd80      	pop	{r7, pc}
 800036a:	bf00      	nop
 800036c:	200000a4 	.word	0x200000a4
 8000370:	20000010 	.word	0x20000010
 8000374:	20000024 	.word	0x20000024
 8000378:	20000000 	.word	0x20000000

0800037c <FreeRTOS_init>:

void FreeRTOS_init()
{
 800037c:	b580      	push	{r7, lr}
 800037e:	b082      	sub	sp, #8
 8000380:	af02      	add	r7, sp, #8
	xTaskCreate(Task1,"Task1",128,NULL,1,NULL);
 8000382:	2300      	movs	r3, #0
 8000384:	9301      	str	r3, [sp, #4]
 8000386:	2301      	movs	r3, #1
 8000388:	9300      	str	r3, [sp, #0]
 800038a:	2300      	movs	r3, #0
 800038c:	2280      	movs	r2, #128	@ 0x80
 800038e:	4909      	ldr	r1, [pc, #36]	@ (80003b4 <FreeRTOS_init+0x38>)
 8000390:	4809      	ldr	r0, [pc, #36]	@ (80003b8 <FreeRTOS_init+0x3c>)
 8000392:	f000 ffc9 	bl	8001328 <xTaskCreate>
	xTaskCreate(Task2,"Task2",128,NULL,1,NULL);
 8000396:	2300      	movs	r3, #0
 8000398:	9301      	str	r3, [sp, #4]
 800039a:	2301      	movs	r3, #1
 800039c:	9300      	str	r3, [sp, #0]
 800039e:	2300      	movs	r3, #0
 80003a0:	2280      	movs	r2, #128	@ 0x80
 80003a2:	4906      	ldr	r1, [pc, #24]	@ (80003bc <FreeRTOS_init+0x40>)
 80003a4:	4806      	ldr	r0, [pc, #24]	@ (80003c0 <FreeRTOS_init+0x44>)
 80003a6:	f000 ffbf 	bl	8001328 <xTaskCreate>
	vTaskStartScheduler();
 80003aa:	f001 f903 	bl	80015b4 <vTaskStartScheduler>
}
 80003ae:	bf00      	nop
 80003b0:	46bd      	mov	sp, r7
 80003b2:	bd80      	pop	{r7, pc}
 80003b4:	080038d0 	.word	0x080038d0
 80003b8:	08000285 	.word	0x08000285
 80003bc:	080038d8 	.word	0x080038d8
 80003c0:	0800030d 	.word	0x0800030d

080003c4 <uart_tx_init>:

void uart_tx_init(void)
{
 80003c4:	b480      	push	{r7}
 80003c6:	af00      	add	r7, sp, #0
    RCC->AHB1ENR |= GPIOAEN;
 80003c8:	4b1b      	ldr	r3, [pc, #108]	@ (8000438 <uart_tx_init+0x74>)
 80003ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80003cc:	4a1a      	ldr	r2, [pc, #104]	@ (8000438 <uart_tx_init+0x74>)
 80003ce:	f043 0301 	orr.w	r3, r3, #1
 80003d2:	6313      	str	r3, [r2, #48]	@ 0x30

    // PA2 alternate function AF7
    GPIOA->MODER &= ~(3U << (2*2));
 80003d4:	4b19      	ldr	r3, [pc, #100]	@ (800043c <uart_tx_init+0x78>)
 80003d6:	681b      	ldr	r3, [r3, #0]
 80003d8:	4a18      	ldr	r2, [pc, #96]	@ (800043c <uart_tx_init+0x78>)
 80003da:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80003de:	6013      	str	r3, [r2, #0]
    GPIOA->MODER |=  (2U << (2*2));
 80003e0:	4b16      	ldr	r3, [pc, #88]	@ (800043c <uart_tx_init+0x78>)
 80003e2:	681b      	ldr	r3, [r3, #0]
 80003e4:	4a15      	ldr	r2, [pc, #84]	@ (800043c <uart_tx_init+0x78>)
 80003e6:	f043 0320 	orr.w	r3, r3, #32
 80003ea:	6013      	str	r3, [r2, #0]
    GPIOA->AFR[0] &= ~(0xF << (4*2));
 80003ec:	4b13      	ldr	r3, [pc, #76]	@ (800043c <uart_tx_init+0x78>)
 80003ee:	6a1b      	ldr	r3, [r3, #32]
 80003f0:	4a12      	ldr	r2, [pc, #72]	@ (800043c <uart_tx_init+0x78>)
 80003f2:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80003f6:	6213      	str	r3, [r2, #32]
    GPIOA->AFR[0] |=  (7   << (4*2));
 80003f8:	4b10      	ldr	r3, [pc, #64]	@ (800043c <uart_tx_init+0x78>)
 80003fa:	6a1b      	ldr	r3, [r3, #32]
 80003fc:	4a0f      	ldr	r2, [pc, #60]	@ (800043c <uart_tx_init+0x78>)
 80003fe:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8000402:	6213      	str	r3, [r2, #32]

    RCC->APB1ENR |= (1U<<17);
 8000404:	4b0c      	ldr	r3, [pc, #48]	@ (8000438 <uart_tx_init+0x74>)
 8000406:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000408:	4a0b      	ldr	r2, [pc, #44]	@ (8000438 <uart_tx_init+0x74>)
 800040a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800040e:	6413      	str	r3, [r2, #64]	@ 0x40

    USART2->BRR = (clock + (baud_rate/2U))/baud_rate;
 8000410:	4b0b      	ldr	r3, [pc, #44]	@ (8000440 <uart_tx_init+0x7c>)
 8000412:	228b      	movs	r2, #139	@ 0x8b
 8000414:	609a      	str	r2, [r3, #8]
    USART2->CR1 |= (1U<<3);   // TE
 8000416:	4b0a      	ldr	r3, [pc, #40]	@ (8000440 <uart_tx_init+0x7c>)
 8000418:	68db      	ldr	r3, [r3, #12]
 800041a:	4a09      	ldr	r2, [pc, #36]	@ (8000440 <uart_tx_init+0x7c>)
 800041c:	f043 0308 	orr.w	r3, r3, #8
 8000420:	60d3      	str	r3, [r2, #12]
    USART2->CR1 |= (1U<<13);  // UE
 8000422:	4b07      	ldr	r3, [pc, #28]	@ (8000440 <uart_tx_init+0x7c>)
 8000424:	68db      	ldr	r3, [r3, #12]
 8000426:	4a06      	ldr	r2, [pc, #24]	@ (8000440 <uart_tx_init+0x7c>)
 8000428:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800042c:	60d3      	str	r3, [r2, #12]
}
 800042e:	bf00      	nop
 8000430:	46bd      	mov	sp, r7
 8000432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000436:	4770      	bx	lr
 8000438:	40023800 	.word	0x40023800
 800043c:	40020000 	.word	0x40020000
 8000440:	40004400 	.word	0x40004400

08000444 <uart_write>:

void uart_write(uint8_t *ch)
{
 8000444:	b480      	push	{r7}
 8000446:	b085      	sub	sp, #20
 8000448:	af00      	add	r7, sp, #0
 800044a:	6078      	str	r0, [r7, #4]
    int i=0;
 800044c:	2300      	movs	r3, #0
 800044e:	60fb      	str	r3, [r7, #12]
    while(ch[i] != '\0')
 8000450:	e00f      	b.n	8000472 <uart_write+0x2e>
    {
        while(!(USART2->SR & (1U<<7))){};
 8000452:	bf00      	nop
 8000454:	4b0d      	ldr	r3, [pc, #52]	@ (800048c <uart_write+0x48>)
 8000456:	681b      	ldr	r3, [r3, #0]
 8000458:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800045c:	2b00      	cmp	r3, #0
 800045e:	d0f9      	beq.n	8000454 <uart_write+0x10>
        USART2->DR = (ch[i] & 0xFF);
 8000460:	68fb      	ldr	r3, [r7, #12]
 8000462:	687a      	ldr	r2, [r7, #4]
 8000464:	4413      	add	r3, r2
 8000466:	781a      	ldrb	r2, [r3, #0]
 8000468:	4b08      	ldr	r3, [pc, #32]	@ (800048c <uart_write+0x48>)
 800046a:	605a      	str	r2, [r3, #4]
        i++;
 800046c:	68fb      	ldr	r3, [r7, #12]
 800046e:	3301      	adds	r3, #1
 8000470:	60fb      	str	r3, [r7, #12]
    while(ch[i] != '\0')
 8000472:	68fb      	ldr	r3, [r7, #12]
 8000474:	687a      	ldr	r2, [r7, #4]
 8000476:	4413      	add	r3, r2
 8000478:	781b      	ldrb	r3, [r3, #0]
 800047a:	2b00      	cmp	r3, #0
 800047c:	d1e9      	bne.n	8000452 <uart_write+0xe>
    }
}
 800047e:	bf00      	nop
 8000480:	bf00      	nop
 8000482:	3714      	adds	r7, #20
 8000484:	46bd      	mov	sp, r7
 8000486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800048a:	4770      	bx	lr
 800048c:	40004400 	.word	0x40004400

08000490 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000490:	b480      	push	{r7}
 8000492:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000494:	bf00      	nop
 8000496:	e7fd      	b.n	8000494 <NMI_Handler+0x4>

08000498 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000498:	b480      	push	{r7}
 800049a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800049c:	bf00      	nop
 800049e:	e7fd      	b.n	800049c <HardFault_Handler+0x4>

080004a0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80004a0:	b480      	push	{r7}
 80004a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80004a4:	bf00      	nop
 80004a6:	e7fd      	b.n	80004a4 <MemManage_Handler+0x4>

080004a8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80004a8:	b480      	push	{r7}
 80004aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80004ac:	bf00      	nop
 80004ae:	e7fd      	b.n	80004ac <BusFault_Handler+0x4>

080004b0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80004b0:	b480      	push	{r7}
 80004b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80004b4:	bf00      	nop
 80004b6:	e7fd      	b.n	80004b4 <UsageFault_Handler+0x4>

080004b8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80004b8:	b480      	push	{r7}
 80004ba:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80004bc:	bf00      	nop
 80004be:	46bd      	mov	sp, r7
 80004c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004c4:	4770      	bx	lr

080004c6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80004c6:	b580      	push	{r7, lr}
 80004c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80004ca:	f000 f87b 	bl	80005c4 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 80004ce:	f001 fcbf 	bl	8001e50 <xTaskGetSchedulerState>
 80004d2:	4603      	mov	r3, r0
 80004d4:	2b01      	cmp	r3, #1
 80004d6:	d001      	beq.n	80004dc <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 80004d8:	f002 fab6 	bl	8002a48 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80004dc:	bf00      	nop
 80004de:	bd80      	pop	{r7, pc}

080004e0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80004e0:	b580      	push	{r7, lr}
 80004e2:	b086      	sub	sp, #24
 80004e4:	af00      	add	r7, sp, #0
 80004e6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80004e8:	4a14      	ldr	r2, [pc, #80]	@ (800053c <_sbrk+0x5c>)
 80004ea:	4b15      	ldr	r3, [pc, #84]	@ (8000540 <_sbrk+0x60>)
 80004ec:	1ad3      	subs	r3, r2, r3
 80004ee:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80004f0:	697b      	ldr	r3, [r7, #20]
 80004f2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80004f4:	4b13      	ldr	r3, [pc, #76]	@ (8000544 <_sbrk+0x64>)
 80004f6:	681b      	ldr	r3, [r3, #0]
 80004f8:	2b00      	cmp	r3, #0
 80004fa:	d102      	bne.n	8000502 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80004fc:	4b11      	ldr	r3, [pc, #68]	@ (8000544 <_sbrk+0x64>)
 80004fe:	4a12      	ldr	r2, [pc, #72]	@ (8000548 <_sbrk+0x68>)
 8000500:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000502:	4b10      	ldr	r3, [pc, #64]	@ (8000544 <_sbrk+0x64>)
 8000504:	681a      	ldr	r2, [r3, #0]
 8000506:	687b      	ldr	r3, [r7, #4]
 8000508:	4413      	add	r3, r2
 800050a:	693a      	ldr	r2, [r7, #16]
 800050c:	429a      	cmp	r2, r3
 800050e:	d207      	bcs.n	8000520 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000510:	f002 fd44 	bl	8002f9c <__errno>
 8000514:	4603      	mov	r3, r0
 8000516:	220c      	movs	r2, #12
 8000518:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800051a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800051e:	e009      	b.n	8000534 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000520:	4b08      	ldr	r3, [pc, #32]	@ (8000544 <_sbrk+0x64>)
 8000522:	681b      	ldr	r3, [r3, #0]
 8000524:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000526:	4b07      	ldr	r3, [pc, #28]	@ (8000544 <_sbrk+0x64>)
 8000528:	681a      	ldr	r2, [r3, #0]
 800052a:	687b      	ldr	r3, [r7, #4]
 800052c:	4413      	add	r3, r2
 800052e:	4a05      	ldr	r2, [pc, #20]	@ (8000544 <_sbrk+0x64>)
 8000530:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000532:	68fb      	ldr	r3, [r7, #12]
}
 8000534:	4618      	mov	r0, r3
 8000536:	3718      	adds	r7, #24
 8000538:	46bd      	mov	sp, r7
 800053a:	bd80      	pop	{r7, pc}
 800053c:	20020000 	.word	0x20020000
 8000540:	00000400 	.word	0x00000400
 8000544:	200000a8 	.word	0x200000a8
 8000548:	20004b48 	.word	0x20004b48

0800054c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800054c:	b480      	push	{r7}
 800054e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000550:	4b06      	ldr	r3, [pc, #24]	@ (800056c <SystemInit+0x20>)
 8000552:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000556:	4a05      	ldr	r2, [pc, #20]	@ (800056c <SystemInit+0x20>)
 8000558:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800055c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000560:	bf00      	nop
 8000562:	46bd      	mov	sp, r7
 8000564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000568:	4770      	bx	lr
 800056a:	bf00      	nop
 800056c:	e000ed00 	.word	0xe000ed00

08000570 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000570:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80005a8 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000574:	f7ff ffea 	bl	800054c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000578:	480c      	ldr	r0, [pc, #48]	@ (80005ac <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800057a:	490d      	ldr	r1, [pc, #52]	@ (80005b0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800057c:	4a0d      	ldr	r2, [pc, #52]	@ (80005b4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800057e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000580:	e002      	b.n	8000588 <LoopCopyDataInit>

08000582 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000582:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000584:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000586:	3304      	adds	r3, #4

08000588 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000588:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800058a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800058c:	d3f9      	bcc.n	8000582 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800058e:	4a0a      	ldr	r2, [pc, #40]	@ (80005b8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000590:	4c0a      	ldr	r4, [pc, #40]	@ (80005bc <LoopFillZerobss+0x22>)
  movs r3, #0
 8000592:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000594:	e001      	b.n	800059a <LoopFillZerobss>

08000596 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000596:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000598:	3204      	adds	r2, #4

0800059a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800059a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800059c:	d3fb      	bcc.n	8000596 <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 800059e:	f002 fd03 	bl	8002fa8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80005a2:	f7ff fe65 	bl	8000270 <main>
  bx  lr    
 80005a6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80005a8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80005ac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80005b0:	20000088 	.word	0x20000088
  ldr r2, =_sidata
 80005b4:	08003938 	.word	0x08003938
  ldr r2, =_sbss
 80005b8:	20000088 	.word	0x20000088
  ldr r4, =_ebss
 80005bc:	20004b44 	.word	0x20004b44

080005c0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80005c0:	e7fe      	b.n	80005c0 <ADC_IRQHandler>
	...

080005c4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80005c4:	b480      	push	{r7}
 80005c6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80005c8:	4b06      	ldr	r3, [pc, #24]	@ (80005e4 <HAL_IncTick+0x20>)
 80005ca:	781b      	ldrb	r3, [r3, #0]
 80005cc:	461a      	mov	r2, r3
 80005ce:	4b06      	ldr	r3, [pc, #24]	@ (80005e8 <HAL_IncTick+0x24>)
 80005d0:	681b      	ldr	r3, [r3, #0]
 80005d2:	4413      	add	r3, r2
 80005d4:	4a04      	ldr	r2, [pc, #16]	@ (80005e8 <HAL_IncTick+0x24>)
 80005d6:	6013      	str	r3, [r2, #0]
}
 80005d8:	bf00      	nop
 80005da:	46bd      	mov	sp, r7
 80005dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005e0:	4770      	bx	lr
 80005e2:	bf00      	nop
 80005e4:	20000030 	.word	0x20000030
 80005e8:	200000ac 	.word	0x200000ac

080005ec <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80005ec:	b480      	push	{r7}
 80005ee:	b085      	sub	sp, #20
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	60f8      	str	r0, [r7, #12]
 80005f4:	60b9      	str	r1, [r7, #8]
 80005f6:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80005f8:	68fb      	ldr	r3, [r7, #12]
 80005fa:	4a07      	ldr	r2, [pc, #28]	@ (8000618 <vApplicationGetIdleTaskMemory+0x2c>)
 80005fc:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80005fe:	68bb      	ldr	r3, [r7, #8]
 8000600:	4a06      	ldr	r2, [pc, #24]	@ (800061c <vApplicationGetIdleTaskMemory+0x30>)
 8000602:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8000604:	687b      	ldr	r3, [r7, #4]
 8000606:	2280      	movs	r2, #128	@ 0x80
 8000608:	601a      	str	r2, [r3, #0]
}
 800060a:	bf00      	nop
 800060c:	3714      	adds	r7, #20
 800060e:	46bd      	mov	sp, r7
 8000610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000614:	4770      	bx	lr
 8000616:	bf00      	nop
 8000618:	200000b0 	.word	0x200000b0
 800061c:	2000010c 	.word	0x2000010c

08000620 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8000620:	b480      	push	{r7}
 8000622:	b085      	sub	sp, #20
 8000624:	af00      	add	r7, sp, #0
 8000626:	60f8      	str	r0, [r7, #12]
 8000628:	60b9      	str	r1, [r7, #8]
 800062a:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800062c:	68fb      	ldr	r3, [r7, #12]
 800062e:	4a07      	ldr	r2, [pc, #28]	@ (800064c <vApplicationGetTimerTaskMemory+0x2c>)
 8000630:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8000632:	68bb      	ldr	r3, [r7, #8]
 8000634:	4a06      	ldr	r2, [pc, #24]	@ (8000650 <vApplicationGetTimerTaskMemory+0x30>)
 8000636:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8000638:	687b      	ldr	r3, [r7, #4]
 800063a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800063e:	601a      	str	r2, [r3, #0]
}
 8000640:	bf00      	nop
 8000642:	3714      	adds	r7, #20
 8000644:	46bd      	mov	sp, r7
 8000646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800064a:	4770      	bx	lr
 800064c:	2000030c 	.word	0x2000030c
 8000650:	20000368 	.word	0x20000368

08000654 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8000654:	b480      	push	{r7}
 8000656:	b083      	sub	sp, #12
 8000658:	af00      	add	r7, sp, #0
 800065a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800065c:	687b      	ldr	r3, [r7, #4]
 800065e:	f103 0208 	add.w	r2, r3, #8
 8000662:	687b      	ldr	r3, [r7, #4]
 8000664:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8000666:	687b      	ldr	r3, [r7, #4]
 8000668:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800066c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800066e:	687b      	ldr	r3, [r7, #4]
 8000670:	f103 0208 	add.w	r2, r3, #8
 8000674:	687b      	ldr	r3, [r7, #4]
 8000676:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8000678:	687b      	ldr	r3, [r7, #4]
 800067a:	f103 0208 	add.w	r2, r3, #8
 800067e:	687b      	ldr	r3, [r7, #4]
 8000680:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8000682:	687b      	ldr	r3, [r7, #4]
 8000684:	2200      	movs	r2, #0
 8000686:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8000688:	bf00      	nop
 800068a:	370c      	adds	r7, #12
 800068c:	46bd      	mov	sp, r7
 800068e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000692:	4770      	bx	lr

08000694 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8000694:	b480      	push	{r7}
 8000696:	b083      	sub	sp, #12
 8000698:	af00      	add	r7, sp, #0
 800069a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800069c:	687b      	ldr	r3, [r7, #4]
 800069e:	2200      	movs	r2, #0
 80006a0:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80006a2:	bf00      	nop
 80006a4:	370c      	adds	r7, #12
 80006a6:	46bd      	mov	sp, r7
 80006a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ac:	4770      	bx	lr

080006ae <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80006ae:	b480      	push	{r7}
 80006b0:	b085      	sub	sp, #20
 80006b2:	af00      	add	r7, sp, #0
 80006b4:	6078      	str	r0, [r7, #4]
 80006b6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80006b8:	687b      	ldr	r3, [r7, #4]
 80006ba:	685b      	ldr	r3, [r3, #4]
 80006bc:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80006be:	683b      	ldr	r3, [r7, #0]
 80006c0:	68fa      	ldr	r2, [r7, #12]
 80006c2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80006c4:	68fb      	ldr	r3, [r7, #12]
 80006c6:	689a      	ldr	r2, [r3, #8]
 80006c8:	683b      	ldr	r3, [r7, #0]
 80006ca:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80006cc:	68fb      	ldr	r3, [r7, #12]
 80006ce:	689b      	ldr	r3, [r3, #8]
 80006d0:	683a      	ldr	r2, [r7, #0]
 80006d2:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80006d4:	68fb      	ldr	r3, [r7, #12]
 80006d6:	683a      	ldr	r2, [r7, #0]
 80006d8:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80006da:	683b      	ldr	r3, [r7, #0]
 80006dc:	687a      	ldr	r2, [r7, #4]
 80006de:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80006e0:	687b      	ldr	r3, [r7, #4]
 80006e2:	681b      	ldr	r3, [r3, #0]
 80006e4:	1c5a      	adds	r2, r3, #1
 80006e6:	687b      	ldr	r3, [r7, #4]
 80006e8:	601a      	str	r2, [r3, #0]
}
 80006ea:	bf00      	nop
 80006ec:	3714      	adds	r7, #20
 80006ee:	46bd      	mov	sp, r7
 80006f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006f4:	4770      	bx	lr

080006f6 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80006f6:	b480      	push	{r7}
 80006f8:	b085      	sub	sp, #20
 80006fa:	af00      	add	r7, sp, #0
 80006fc:	6078      	str	r0, [r7, #4]
 80006fe:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8000700:	683b      	ldr	r3, [r7, #0]
 8000702:	681b      	ldr	r3, [r3, #0]
 8000704:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8000706:	68bb      	ldr	r3, [r7, #8]
 8000708:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800070c:	d103      	bne.n	8000716 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800070e:	687b      	ldr	r3, [r7, #4]
 8000710:	691b      	ldr	r3, [r3, #16]
 8000712:	60fb      	str	r3, [r7, #12]
 8000714:	e00c      	b.n	8000730 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8000716:	687b      	ldr	r3, [r7, #4]
 8000718:	3308      	adds	r3, #8
 800071a:	60fb      	str	r3, [r7, #12]
 800071c:	e002      	b.n	8000724 <vListInsert+0x2e>
 800071e:	68fb      	ldr	r3, [r7, #12]
 8000720:	685b      	ldr	r3, [r3, #4]
 8000722:	60fb      	str	r3, [r7, #12]
 8000724:	68fb      	ldr	r3, [r7, #12]
 8000726:	685b      	ldr	r3, [r3, #4]
 8000728:	681b      	ldr	r3, [r3, #0]
 800072a:	68ba      	ldr	r2, [r7, #8]
 800072c:	429a      	cmp	r2, r3
 800072e:	d2f6      	bcs.n	800071e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8000730:	68fb      	ldr	r3, [r7, #12]
 8000732:	685a      	ldr	r2, [r3, #4]
 8000734:	683b      	ldr	r3, [r7, #0]
 8000736:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8000738:	683b      	ldr	r3, [r7, #0]
 800073a:	685b      	ldr	r3, [r3, #4]
 800073c:	683a      	ldr	r2, [r7, #0]
 800073e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8000740:	683b      	ldr	r3, [r7, #0]
 8000742:	68fa      	ldr	r2, [r7, #12]
 8000744:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8000746:	68fb      	ldr	r3, [r7, #12]
 8000748:	683a      	ldr	r2, [r7, #0]
 800074a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800074c:	683b      	ldr	r3, [r7, #0]
 800074e:	687a      	ldr	r2, [r7, #4]
 8000750:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8000752:	687b      	ldr	r3, [r7, #4]
 8000754:	681b      	ldr	r3, [r3, #0]
 8000756:	1c5a      	adds	r2, r3, #1
 8000758:	687b      	ldr	r3, [r7, #4]
 800075a:	601a      	str	r2, [r3, #0]
}
 800075c:	bf00      	nop
 800075e:	3714      	adds	r7, #20
 8000760:	46bd      	mov	sp, r7
 8000762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000766:	4770      	bx	lr

08000768 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8000768:	b480      	push	{r7}
 800076a:	b085      	sub	sp, #20
 800076c:	af00      	add	r7, sp, #0
 800076e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8000770:	687b      	ldr	r3, [r7, #4]
 8000772:	691b      	ldr	r3, [r3, #16]
 8000774:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8000776:	687b      	ldr	r3, [r7, #4]
 8000778:	685b      	ldr	r3, [r3, #4]
 800077a:	687a      	ldr	r2, [r7, #4]
 800077c:	6892      	ldr	r2, [r2, #8]
 800077e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8000780:	687b      	ldr	r3, [r7, #4]
 8000782:	689b      	ldr	r3, [r3, #8]
 8000784:	687a      	ldr	r2, [r7, #4]
 8000786:	6852      	ldr	r2, [r2, #4]
 8000788:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800078a:	68fb      	ldr	r3, [r7, #12]
 800078c:	685b      	ldr	r3, [r3, #4]
 800078e:	687a      	ldr	r2, [r7, #4]
 8000790:	429a      	cmp	r2, r3
 8000792:	d103      	bne.n	800079c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8000794:	687b      	ldr	r3, [r7, #4]
 8000796:	689a      	ldr	r2, [r3, #8]
 8000798:	68fb      	ldr	r3, [r7, #12]
 800079a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800079c:	687b      	ldr	r3, [r7, #4]
 800079e:	2200      	movs	r2, #0
 80007a0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80007a2:	68fb      	ldr	r3, [r7, #12]
 80007a4:	681b      	ldr	r3, [r3, #0]
 80007a6:	1e5a      	subs	r2, r3, #1
 80007a8:	68fb      	ldr	r3, [r7, #12]
 80007aa:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80007ac:	68fb      	ldr	r3, [r7, #12]
 80007ae:	681b      	ldr	r3, [r3, #0]
}
 80007b0:	4618      	mov	r0, r3
 80007b2:	3714      	adds	r7, #20
 80007b4:	46bd      	mov	sp, r7
 80007b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ba:	4770      	bx	lr

080007bc <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80007bc:	b580      	push	{r7, lr}
 80007be:	b084      	sub	sp, #16
 80007c0:	af00      	add	r7, sp, #0
 80007c2:	6078      	str	r0, [r7, #4]
 80007c4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80007c6:	687b      	ldr	r3, [r7, #4]
 80007c8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80007ca:	68fb      	ldr	r3, [r7, #12]
 80007cc:	2b00      	cmp	r3, #0
 80007ce:	d10b      	bne.n	80007e8 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80007d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80007d4:	f383 8811 	msr	BASEPRI, r3
 80007d8:	f3bf 8f6f 	isb	sy
 80007dc:	f3bf 8f4f 	dsb	sy
 80007e0:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80007e2:	bf00      	nop
 80007e4:	bf00      	nop
 80007e6:	e7fd      	b.n	80007e4 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80007e8:	f002 f89e 	bl	8002928 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80007ec:	68fb      	ldr	r3, [r7, #12]
 80007ee:	681a      	ldr	r2, [r3, #0]
 80007f0:	68fb      	ldr	r3, [r7, #12]
 80007f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80007f4:	68f9      	ldr	r1, [r7, #12]
 80007f6:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80007f8:	fb01 f303 	mul.w	r3, r1, r3
 80007fc:	441a      	add	r2, r3
 80007fe:	68fb      	ldr	r3, [r7, #12]
 8000800:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8000802:	68fb      	ldr	r3, [r7, #12]
 8000804:	2200      	movs	r2, #0
 8000806:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8000808:	68fb      	ldr	r3, [r7, #12]
 800080a:	681a      	ldr	r2, [r3, #0]
 800080c:	68fb      	ldr	r3, [r7, #12]
 800080e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8000810:	68fb      	ldr	r3, [r7, #12]
 8000812:	681a      	ldr	r2, [r3, #0]
 8000814:	68fb      	ldr	r3, [r7, #12]
 8000816:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000818:	3b01      	subs	r3, #1
 800081a:	68f9      	ldr	r1, [r7, #12]
 800081c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800081e:	fb01 f303 	mul.w	r3, r1, r3
 8000822:	441a      	add	r2, r3
 8000824:	68fb      	ldr	r3, [r7, #12]
 8000826:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8000828:	68fb      	ldr	r3, [r7, #12]
 800082a:	22ff      	movs	r2, #255	@ 0xff
 800082c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8000830:	68fb      	ldr	r3, [r7, #12]
 8000832:	22ff      	movs	r2, #255	@ 0xff
 8000834:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8000838:	683b      	ldr	r3, [r7, #0]
 800083a:	2b00      	cmp	r3, #0
 800083c:	d114      	bne.n	8000868 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800083e:	68fb      	ldr	r3, [r7, #12]
 8000840:	691b      	ldr	r3, [r3, #16]
 8000842:	2b00      	cmp	r3, #0
 8000844:	d01a      	beq.n	800087c <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8000846:	68fb      	ldr	r3, [r7, #12]
 8000848:	3310      	adds	r3, #16
 800084a:	4618      	mov	r0, r3
 800084c:	f001 f940 	bl	8001ad0 <xTaskRemoveFromEventList>
 8000850:	4603      	mov	r3, r0
 8000852:	2b00      	cmp	r3, #0
 8000854:	d012      	beq.n	800087c <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8000856:	4b0d      	ldr	r3, [pc, #52]	@ (800088c <xQueueGenericReset+0xd0>)
 8000858:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800085c:	601a      	str	r2, [r3, #0]
 800085e:	f3bf 8f4f 	dsb	sy
 8000862:	f3bf 8f6f 	isb	sy
 8000866:	e009      	b.n	800087c <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8000868:	68fb      	ldr	r3, [r7, #12]
 800086a:	3310      	adds	r3, #16
 800086c:	4618      	mov	r0, r3
 800086e:	f7ff fef1 	bl	8000654 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8000872:	68fb      	ldr	r3, [r7, #12]
 8000874:	3324      	adds	r3, #36	@ 0x24
 8000876:	4618      	mov	r0, r3
 8000878:	f7ff feec 	bl	8000654 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800087c:	f002 f886 	bl	800298c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8000880:	2301      	movs	r3, #1
}
 8000882:	4618      	mov	r0, r3
 8000884:	3710      	adds	r7, #16
 8000886:	46bd      	mov	sp, r7
 8000888:	bd80      	pop	{r7, pc}
 800088a:	bf00      	nop
 800088c:	e000ed04 	.word	0xe000ed04

08000890 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8000890:	b580      	push	{r7, lr}
 8000892:	b08e      	sub	sp, #56	@ 0x38
 8000894:	af02      	add	r7, sp, #8
 8000896:	60f8      	str	r0, [r7, #12]
 8000898:	60b9      	str	r1, [r7, #8]
 800089a:	607a      	str	r2, [r7, #4]
 800089c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800089e:	68fb      	ldr	r3, [r7, #12]
 80008a0:	2b00      	cmp	r3, #0
 80008a2:	d10b      	bne.n	80008bc <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 80008a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80008a8:	f383 8811 	msr	BASEPRI, r3
 80008ac:	f3bf 8f6f 	isb	sy
 80008b0:	f3bf 8f4f 	dsb	sy
 80008b4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80008b6:	bf00      	nop
 80008b8:	bf00      	nop
 80008ba:	e7fd      	b.n	80008b8 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80008bc:	683b      	ldr	r3, [r7, #0]
 80008be:	2b00      	cmp	r3, #0
 80008c0:	d10b      	bne.n	80008da <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 80008c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80008c6:	f383 8811 	msr	BASEPRI, r3
 80008ca:	f3bf 8f6f 	isb	sy
 80008ce:	f3bf 8f4f 	dsb	sy
 80008d2:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80008d4:	bf00      	nop
 80008d6:	bf00      	nop
 80008d8:	e7fd      	b.n	80008d6 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80008da:	687b      	ldr	r3, [r7, #4]
 80008dc:	2b00      	cmp	r3, #0
 80008de:	d002      	beq.n	80008e6 <xQueueGenericCreateStatic+0x56>
 80008e0:	68bb      	ldr	r3, [r7, #8]
 80008e2:	2b00      	cmp	r3, #0
 80008e4:	d001      	beq.n	80008ea <xQueueGenericCreateStatic+0x5a>
 80008e6:	2301      	movs	r3, #1
 80008e8:	e000      	b.n	80008ec <xQueueGenericCreateStatic+0x5c>
 80008ea:	2300      	movs	r3, #0
 80008ec:	2b00      	cmp	r3, #0
 80008ee:	d10b      	bne.n	8000908 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 80008f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80008f4:	f383 8811 	msr	BASEPRI, r3
 80008f8:	f3bf 8f6f 	isb	sy
 80008fc:	f3bf 8f4f 	dsb	sy
 8000900:	623b      	str	r3, [r7, #32]
}
 8000902:	bf00      	nop
 8000904:	bf00      	nop
 8000906:	e7fd      	b.n	8000904 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8000908:	687b      	ldr	r3, [r7, #4]
 800090a:	2b00      	cmp	r3, #0
 800090c:	d102      	bne.n	8000914 <xQueueGenericCreateStatic+0x84>
 800090e:	68bb      	ldr	r3, [r7, #8]
 8000910:	2b00      	cmp	r3, #0
 8000912:	d101      	bne.n	8000918 <xQueueGenericCreateStatic+0x88>
 8000914:	2301      	movs	r3, #1
 8000916:	e000      	b.n	800091a <xQueueGenericCreateStatic+0x8a>
 8000918:	2300      	movs	r3, #0
 800091a:	2b00      	cmp	r3, #0
 800091c:	d10b      	bne.n	8000936 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800091e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000922:	f383 8811 	msr	BASEPRI, r3
 8000926:	f3bf 8f6f 	isb	sy
 800092a:	f3bf 8f4f 	dsb	sy
 800092e:	61fb      	str	r3, [r7, #28]
}
 8000930:	bf00      	nop
 8000932:	bf00      	nop
 8000934:	e7fd      	b.n	8000932 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8000936:	2350      	movs	r3, #80	@ 0x50
 8000938:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800093a:	697b      	ldr	r3, [r7, #20]
 800093c:	2b50      	cmp	r3, #80	@ 0x50
 800093e:	d00b      	beq.n	8000958 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8000940:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000944:	f383 8811 	msr	BASEPRI, r3
 8000948:	f3bf 8f6f 	isb	sy
 800094c:	f3bf 8f4f 	dsb	sy
 8000950:	61bb      	str	r3, [r7, #24]
}
 8000952:	bf00      	nop
 8000954:	bf00      	nop
 8000956:	e7fd      	b.n	8000954 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8000958:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800095a:	683b      	ldr	r3, [r7, #0]
 800095c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800095e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000960:	2b00      	cmp	r3, #0
 8000962:	d00d      	beq.n	8000980 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8000964:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000966:	2201      	movs	r2, #1
 8000968:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800096c:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8000970:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000972:	9300      	str	r3, [sp, #0]
 8000974:	4613      	mov	r3, r2
 8000976:	687a      	ldr	r2, [r7, #4]
 8000978:	68b9      	ldr	r1, [r7, #8]
 800097a:	68f8      	ldr	r0, [r7, #12]
 800097c:	f000 f840 	bl	8000a00 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8000980:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8000982:	4618      	mov	r0, r3
 8000984:	3730      	adds	r7, #48	@ 0x30
 8000986:	46bd      	mov	sp, r7
 8000988:	bd80      	pop	{r7, pc}

0800098a <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800098a:	b580      	push	{r7, lr}
 800098c:	b08a      	sub	sp, #40	@ 0x28
 800098e:	af02      	add	r7, sp, #8
 8000990:	60f8      	str	r0, [r7, #12]
 8000992:	60b9      	str	r1, [r7, #8]
 8000994:	4613      	mov	r3, r2
 8000996:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8000998:	68fb      	ldr	r3, [r7, #12]
 800099a:	2b00      	cmp	r3, #0
 800099c:	d10b      	bne.n	80009b6 <xQueueGenericCreate+0x2c>
	__asm volatile
 800099e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80009a2:	f383 8811 	msr	BASEPRI, r3
 80009a6:	f3bf 8f6f 	isb	sy
 80009aa:	f3bf 8f4f 	dsb	sy
 80009ae:	613b      	str	r3, [r7, #16]
}
 80009b0:	bf00      	nop
 80009b2:	bf00      	nop
 80009b4:	e7fd      	b.n	80009b2 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80009b6:	68fb      	ldr	r3, [r7, #12]
 80009b8:	68ba      	ldr	r2, [r7, #8]
 80009ba:	fb02 f303 	mul.w	r3, r2, r3
 80009be:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80009c0:	69fb      	ldr	r3, [r7, #28]
 80009c2:	3350      	adds	r3, #80	@ 0x50
 80009c4:	4618      	mov	r0, r3
 80009c6:	f002 f8d1 	bl	8002b6c <pvPortMalloc>
 80009ca:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80009cc:	69bb      	ldr	r3, [r7, #24]
 80009ce:	2b00      	cmp	r3, #0
 80009d0:	d011      	beq.n	80009f6 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80009d2:	69bb      	ldr	r3, [r7, #24]
 80009d4:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80009d6:	697b      	ldr	r3, [r7, #20]
 80009d8:	3350      	adds	r3, #80	@ 0x50
 80009da:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80009dc:	69bb      	ldr	r3, [r7, #24]
 80009de:	2200      	movs	r2, #0
 80009e0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80009e4:	79fa      	ldrb	r2, [r7, #7]
 80009e6:	69bb      	ldr	r3, [r7, #24]
 80009e8:	9300      	str	r3, [sp, #0]
 80009ea:	4613      	mov	r3, r2
 80009ec:	697a      	ldr	r2, [r7, #20]
 80009ee:	68b9      	ldr	r1, [r7, #8]
 80009f0:	68f8      	ldr	r0, [r7, #12]
 80009f2:	f000 f805 	bl	8000a00 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80009f6:	69bb      	ldr	r3, [r7, #24]
	}
 80009f8:	4618      	mov	r0, r3
 80009fa:	3720      	adds	r7, #32
 80009fc:	46bd      	mov	sp, r7
 80009fe:	bd80      	pop	{r7, pc}

08000a00 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8000a00:	b580      	push	{r7, lr}
 8000a02:	b084      	sub	sp, #16
 8000a04:	af00      	add	r7, sp, #0
 8000a06:	60f8      	str	r0, [r7, #12]
 8000a08:	60b9      	str	r1, [r7, #8]
 8000a0a:	607a      	str	r2, [r7, #4]
 8000a0c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8000a0e:	68bb      	ldr	r3, [r7, #8]
 8000a10:	2b00      	cmp	r3, #0
 8000a12:	d103      	bne.n	8000a1c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8000a14:	69bb      	ldr	r3, [r7, #24]
 8000a16:	69ba      	ldr	r2, [r7, #24]
 8000a18:	601a      	str	r2, [r3, #0]
 8000a1a:	e002      	b.n	8000a22 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8000a1c:	69bb      	ldr	r3, [r7, #24]
 8000a1e:	687a      	ldr	r2, [r7, #4]
 8000a20:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8000a22:	69bb      	ldr	r3, [r7, #24]
 8000a24:	68fa      	ldr	r2, [r7, #12]
 8000a26:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8000a28:	69bb      	ldr	r3, [r7, #24]
 8000a2a:	68ba      	ldr	r2, [r7, #8]
 8000a2c:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8000a2e:	2101      	movs	r1, #1
 8000a30:	69b8      	ldr	r0, [r7, #24]
 8000a32:	f7ff fec3 	bl	80007bc <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8000a36:	69bb      	ldr	r3, [r7, #24]
 8000a38:	78fa      	ldrb	r2, [r7, #3]
 8000a3a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8000a3e:	bf00      	nop
 8000a40:	3710      	adds	r7, #16
 8000a42:	46bd      	mov	sp, r7
 8000a44:	bd80      	pop	{r7, pc}
	...

08000a48 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8000a48:	b580      	push	{r7, lr}
 8000a4a:	b08e      	sub	sp, #56	@ 0x38
 8000a4c:	af00      	add	r7, sp, #0
 8000a4e:	60f8      	str	r0, [r7, #12]
 8000a50:	60b9      	str	r1, [r7, #8]
 8000a52:	607a      	str	r2, [r7, #4]
 8000a54:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8000a56:	2300      	movs	r3, #0
 8000a58:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8000a5a:	68fb      	ldr	r3, [r7, #12]
 8000a5c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8000a5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000a60:	2b00      	cmp	r3, #0
 8000a62:	d10b      	bne.n	8000a7c <xQueueGenericSend+0x34>
	__asm volatile
 8000a64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000a68:	f383 8811 	msr	BASEPRI, r3
 8000a6c:	f3bf 8f6f 	isb	sy
 8000a70:	f3bf 8f4f 	dsb	sy
 8000a74:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8000a76:	bf00      	nop
 8000a78:	bf00      	nop
 8000a7a:	e7fd      	b.n	8000a78 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8000a7c:	68bb      	ldr	r3, [r7, #8]
 8000a7e:	2b00      	cmp	r3, #0
 8000a80:	d103      	bne.n	8000a8a <xQueueGenericSend+0x42>
 8000a82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000a84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a86:	2b00      	cmp	r3, #0
 8000a88:	d101      	bne.n	8000a8e <xQueueGenericSend+0x46>
 8000a8a:	2301      	movs	r3, #1
 8000a8c:	e000      	b.n	8000a90 <xQueueGenericSend+0x48>
 8000a8e:	2300      	movs	r3, #0
 8000a90:	2b00      	cmp	r3, #0
 8000a92:	d10b      	bne.n	8000aac <xQueueGenericSend+0x64>
	__asm volatile
 8000a94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000a98:	f383 8811 	msr	BASEPRI, r3
 8000a9c:	f3bf 8f6f 	isb	sy
 8000aa0:	f3bf 8f4f 	dsb	sy
 8000aa4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8000aa6:	bf00      	nop
 8000aa8:	bf00      	nop
 8000aaa:	e7fd      	b.n	8000aa8 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8000aac:	683b      	ldr	r3, [r7, #0]
 8000aae:	2b02      	cmp	r3, #2
 8000ab0:	d103      	bne.n	8000aba <xQueueGenericSend+0x72>
 8000ab2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000ab4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000ab6:	2b01      	cmp	r3, #1
 8000ab8:	d101      	bne.n	8000abe <xQueueGenericSend+0x76>
 8000aba:	2301      	movs	r3, #1
 8000abc:	e000      	b.n	8000ac0 <xQueueGenericSend+0x78>
 8000abe:	2300      	movs	r3, #0
 8000ac0:	2b00      	cmp	r3, #0
 8000ac2:	d10b      	bne.n	8000adc <xQueueGenericSend+0x94>
	__asm volatile
 8000ac4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000ac8:	f383 8811 	msr	BASEPRI, r3
 8000acc:	f3bf 8f6f 	isb	sy
 8000ad0:	f3bf 8f4f 	dsb	sy
 8000ad4:	623b      	str	r3, [r7, #32]
}
 8000ad6:	bf00      	nop
 8000ad8:	bf00      	nop
 8000ada:	e7fd      	b.n	8000ad8 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8000adc:	f001 f9b8 	bl	8001e50 <xTaskGetSchedulerState>
 8000ae0:	4603      	mov	r3, r0
 8000ae2:	2b00      	cmp	r3, #0
 8000ae4:	d102      	bne.n	8000aec <xQueueGenericSend+0xa4>
 8000ae6:	687b      	ldr	r3, [r7, #4]
 8000ae8:	2b00      	cmp	r3, #0
 8000aea:	d101      	bne.n	8000af0 <xQueueGenericSend+0xa8>
 8000aec:	2301      	movs	r3, #1
 8000aee:	e000      	b.n	8000af2 <xQueueGenericSend+0xaa>
 8000af0:	2300      	movs	r3, #0
 8000af2:	2b00      	cmp	r3, #0
 8000af4:	d10b      	bne.n	8000b0e <xQueueGenericSend+0xc6>
	__asm volatile
 8000af6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000afa:	f383 8811 	msr	BASEPRI, r3
 8000afe:	f3bf 8f6f 	isb	sy
 8000b02:	f3bf 8f4f 	dsb	sy
 8000b06:	61fb      	str	r3, [r7, #28]
}
 8000b08:	bf00      	nop
 8000b0a:	bf00      	nop
 8000b0c:	e7fd      	b.n	8000b0a <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8000b0e:	f001 ff0b 	bl	8002928 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8000b12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000b14:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000b16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000b18:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000b1a:	429a      	cmp	r2, r3
 8000b1c:	d302      	bcc.n	8000b24 <xQueueGenericSend+0xdc>
 8000b1e:	683b      	ldr	r3, [r7, #0]
 8000b20:	2b02      	cmp	r3, #2
 8000b22:	d129      	bne.n	8000b78 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8000b24:	683a      	ldr	r2, [r7, #0]
 8000b26:	68b9      	ldr	r1, [r7, #8]
 8000b28:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8000b2a:	f000 fa2e 	bl	8000f8a <prvCopyDataToQueue>
 8000b2e:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8000b30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000b32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000b34:	2b00      	cmp	r3, #0
 8000b36:	d010      	beq.n	8000b5a <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8000b38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000b3a:	3324      	adds	r3, #36	@ 0x24
 8000b3c:	4618      	mov	r0, r3
 8000b3e:	f000 ffc7 	bl	8001ad0 <xTaskRemoveFromEventList>
 8000b42:	4603      	mov	r3, r0
 8000b44:	2b00      	cmp	r3, #0
 8000b46:	d013      	beq.n	8000b70 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8000b48:	4b3f      	ldr	r3, [pc, #252]	@ (8000c48 <xQueueGenericSend+0x200>)
 8000b4a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000b4e:	601a      	str	r2, [r3, #0]
 8000b50:	f3bf 8f4f 	dsb	sy
 8000b54:	f3bf 8f6f 	isb	sy
 8000b58:	e00a      	b.n	8000b70 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8000b5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000b5c:	2b00      	cmp	r3, #0
 8000b5e:	d007      	beq.n	8000b70 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8000b60:	4b39      	ldr	r3, [pc, #228]	@ (8000c48 <xQueueGenericSend+0x200>)
 8000b62:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000b66:	601a      	str	r2, [r3, #0]
 8000b68:	f3bf 8f4f 	dsb	sy
 8000b6c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8000b70:	f001 ff0c 	bl	800298c <vPortExitCritical>
				return pdPASS;
 8000b74:	2301      	movs	r3, #1
 8000b76:	e063      	b.n	8000c40 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8000b78:	687b      	ldr	r3, [r7, #4]
 8000b7a:	2b00      	cmp	r3, #0
 8000b7c:	d103      	bne.n	8000b86 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8000b7e:	f001 ff05 	bl	800298c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8000b82:	2300      	movs	r3, #0
 8000b84:	e05c      	b.n	8000c40 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8000b86:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000b88:	2b00      	cmp	r3, #0
 8000b8a:	d106      	bne.n	8000b9a <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8000b8c:	f107 0314 	add.w	r3, r7, #20
 8000b90:	4618      	mov	r0, r3
 8000b92:	f001 f801 	bl	8001b98 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8000b96:	2301      	movs	r3, #1
 8000b98:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8000b9a:	f001 fef7 	bl	800298c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8000b9e:	f000 fd71 	bl	8001684 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8000ba2:	f001 fec1 	bl	8002928 <vPortEnterCritical>
 8000ba6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000ba8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8000bac:	b25b      	sxtb	r3, r3
 8000bae:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8000bb2:	d103      	bne.n	8000bbc <xQueueGenericSend+0x174>
 8000bb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000bb6:	2200      	movs	r2, #0
 8000bb8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8000bbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000bbe:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8000bc2:	b25b      	sxtb	r3, r3
 8000bc4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8000bc8:	d103      	bne.n	8000bd2 <xQueueGenericSend+0x18a>
 8000bca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000bcc:	2200      	movs	r2, #0
 8000bce:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8000bd2:	f001 fedb 	bl	800298c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8000bd6:	1d3a      	adds	r2, r7, #4
 8000bd8:	f107 0314 	add.w	r3, r7, #20
 8000bdc:	4611      	mov	r1, r2
 8000bde:	4618      	mov	r0, r3
 8000be0:	f000 fff0 	bl	8001bc4 <xTaskCheckForTimeOut>
 8000be4:	4603      	mov	r3, r0
 8000be6:	2b00      	cmp	r3, #0
 8000be8:	d124      	bne.n	8000c34 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8000bea:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8000bec:	f000 fac5 	bl	800117a <prvIsQueueFull>
 8000bf0:	4603      	mov	r3, r0
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	d018      	beq.n	8000c28 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8000bf6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000bf8:	3310      	adds	r3, #16
 8000bfa:	687a      	ldr	r2, [r7, #4]
 8000bfc:	4611      	mov	r1, r2
 8000bfe:	4618      	mov	r0, r3
 8000c00:	f000 ff14 	bl	8001a2c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8000c04:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8000c06:	f000 fa50 	bl	80010aa <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8000c0a:	f000 fd49 	bl	80016a0 <xTaskResumeAll>
 8000c0e:	4603      	mov	r3, r0
 8000c10:	2b00      	cmp	r3, #0
 8000c12:	f47f af7c 	bne.w	8000b0e <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8000c16:	4b0c      	ldr	r3, [pc, #48]	@ (8000c48 <xQueueGenericSend+0x200>)
 8000c18:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000c1c:	601a      	str	r2, [r3, #0]
 8000c1e:	f3bf 8f4f 	dsb	sy
 8000c22:	f3bf 8f6f 	isb	sy
 8000c26:	e772      	b.n	8000b0e <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8000c28:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8000c2a:	f000 fa3e 	bl	80010aa <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8000c2e:	f000 fd37 	bl	80016a0 <xTaskResumeAll>
 8000c32:	e76c      	b.n	8000b0e <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8000c34:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8000c36:	f000 fa38 	bl	80010aa <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8000c3a:	f000 fd31 	bl	80016a0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8000c3e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8000c40:	4618      	mov	r0, r3
 8000c42:	3738      	adds	r7, #56	@ 0x38
 8000c44:	46bd      	mov	sp, r7
 8000c46:	bd80      	pop	{r7, pc}
 8000c48:	e000ed04 	.word	0xe000ed04

08000c4c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	b090      	sub	sp, #64	@ 0x40
 8000c50:	af00      	add	r7, sp, #0
 8000c52:	60f8      	str	r0, [r7, #12]
 8000c54:	60b9      	str	r1, [r7, #8]
 8000c56:	607a      	str	r2, [r7, #4]
 8000c58:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8000c5a:	68fb      	ldr	r3, [r7, #12]
 8000c5c:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8000c5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000c60:	2b00      	cmp	r3, #0
 8000c62:	d10b      	bne.n	8000c7c <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8000c64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000c68:	f383 8811 	msr	BASEPRI, r3
 8000c6c:	f3bf 8f6f 	isb	sy
 8000c70:	f3bf 8f4f 	dsb	sy
 8000c74:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8000c76:	bf00      	nop
 8000c78:	bf00      	nop
 8000c7a:	e7fd      	b.n	8000c78 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8000c7c:	68bb      	ldr	r3, [r7, #8]
 8000c7e:	2b00      	cmp	r3, #0
 8000c80:	d103      	bne.n	8000c8a <xQueueGenericSendFromISR+0x3e>
 8000c82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000c84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c86:	2b00      	cmp	r3, #0
 8000c88:	d101      	bne.n	8000c8e <xQueueGenericSendFromISR+0x42>
 8000c8a:	2301      	movs	r3, #1
 8000c8c:	e000      	b.n	8000c90 <xQueueGenericSendFromISR+0x44>
 8000c8e:	2300      	movs	r3, #0
 8000c90:	2b00      	cmp	r3, #0
 8000c92:	d10b      	bne.n	8000cac <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8000c94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000c98:	f383 8811 	msr	BASEPRI, r3
 8000c9c:	f3bf 8f6f 	isb	sy
 8000ca0:	f3bf 8f4f 	dsb	sy
 8000ca4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8000ca6:	bf00      	nop
 8000ca8:	bf00      	nop
 8000caa:	e7fd      	b.n	8000ca8 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8000cac:	683b      	ldr	r3, [r7, #0]
 8000cae:	2b02      	cmp	r3, #2
 8000cb0:	d103      	bne.n	8000cba <xQueueGenericSendFromISR+0x6e>
 8000cb2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000cb4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000cb6:	2b01      	cmp	r3, #1
 8000cb8:	d101      	bne.n	8000cbe <xQueueGenericSendFromISR+0x72>
 8000cba:	2301      	movs	r3, #1
 8000cbc:	e000      	b.n	8000cc0 <xQueueGenericSendFromISR+0x74>
 8000cbe:	2300      	movs	r3, #0
 8000cc0:	2b00      	cmp	r3, #0
 8000cc2:	d10b      	bne.n	8000cdc <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8000cc4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000cc8:	f383 8811 	msr	BASEPRI, r3
 8000ccc:	f3bf 8f6f 	isb	sy
 8000cd0:	f3bf 8f4f 	dsb	sy
 8000cd4:	623b      	str	r3, [r7, #32]
}
 8000cd6:	bf00      	nop
 8000cd8:	bf00      	nop
 8000cda:	e7fd      	b.n	8000cd8 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8000cdc:	f001 ff04 	bl	8002ae8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8000ce0:	f3ef 8211 	mrs	r2, BASEPRI
 8000ce4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000ce8:	f383 8811 	msr	BASEPRI, r3
 8000cec:	f3bf 8f6f 	isb	sy
 8000cf0:	f3bf 8f4f 	dsb	sy
 8000cf4:	61fa      	str	r2, [r7, #28]
 8000cf6:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8000cf8:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8000cfa:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8000cfc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000cfe:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000d00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000d02:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000d04:	429a      	cmp	r2, r3
 8000d06:	d302      	bcc.n	8000d0e <xQueueGenericSendFromISR+0xc2>
 8000d08:	683b      	ldr	r3, [r7, #0]
 8000d0a:	2b02      	cmp	r3, #2
 8000d0c:	d12f      	bne.n	8000d6e <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8000d0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000d10:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8000d14:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8000d18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000d1a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000d1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8000d1e:	683a      	ldr	r2, [r7, #0]
 8000d20:	68b9      	ldr	r1, [r7, #8]
 8000d22:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8000d24:	f000 f931 	bl	8000f8a <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8000d28:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8000d2c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8000d30:	d112      	bne.n	8000d58 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8000d32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000d34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000d36:	2b00      	cmp	r3, #0
 8000d38:	d016      	beq.n	8000d68 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8000d3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000d3c:	3324      	adds	r3, #36	@ 0x24
 8000d3e:	4618      	mov	r0, r3
 8000d40:	f000 fec6 	bl	8001ad0 <xTaskRemoveFromEventList>
 8000d44:	4603      	mov	r3, r0
 8000d46:	2b00      	cmp	r3, #0
 8000d48:	d00e      	beq.n	8000d68 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	2b00      	cmp	r3, #0
 8000d4e:	d00b      	beq.n	8000d68 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	2201      	movs	r2, #1
 8000d54:	601a      	str	r2, [r3, #0]
 8000d56:	e007      	b.n	8000d68 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8000d58:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000d5c:	3301      	adds	r3, #1
 8000d5e:	b2db      	uxtb	r3, r3
 8000d60:	b25a      	sxtb	r2, r3
 8000d62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000d64:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8000d68:	2301      	movs	r3, #1
 8000d6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8000d6c:	e001      	b.n	8000d72 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8000d6e:	2300      	movs	r3, #0
 8000d70:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000d72:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000d74:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8000d76:	697b      	ldr	r3, [r7, #20]
 8000d78:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8000d7c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8000d7e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8000d80:	4618      	mov	r0, r3
 8000d82:	3740      	adds	r7, #64	@ 0x40
 8000d84:	46bd      	mov	sp, r7
 8000d86:	bd80      	pop	{r7, pc}

08000d88 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8000d88:	b580      	push	{r7, lr}
 8000d8a:	b08c      	sub	sp, #48	@ 0x30
 8000d8c:	af00      	add	r7, sp, #0
 8000d8e:	60f8      	str	r0, [r7, #12]
 8000d90:	60b9      	str	r1, [r7, #8]
 8000d92:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8000d94:	2300      	movs	r3, #0
 8000d96:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8000d98:	68fb      	ldr	r3, [r7, #12]
 8000d9a:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8000d9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000d9e:	2b00      	cmp	r3, #0
 8000da0:	d10b      	bne.n	8000dba <xQueueReceive+0x32>
	__asm volatile
 8000da2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000da6:	f383 8811 	msr	BASEPRI, r3
 8000daa:	f3bf 8f6f 	isb	sy
 8000dae:	f3bf 8f4f 	dsb	sy
 8000db2:	623b      	str	r3, [r7, #32]
}
 8000db4:	bf00      	nop
 8000db6:	bf00      	nop
 8000db8:	e7fd      	b.n	8000db6 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8000dba:	68bb      	ldr	r3, [r7, #8]
 8000dbc:	2b00      	cmp	r3, #0
 8000dbe:	d103      	bne.n	8000dc8 <xQueueReceive+0x40>
 8000dc0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000dc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000dc4:	2b00      	cmp	r3, #0
 8000dc6:	d101      	bne.n	8000dcc <xQueueReceive+0x44>
 8000dc8:	2301      	movs	r3, #1
 8000dca:	e000      	b.n	8000dce <xQueueReceive+0x46>
 8000dcc:	2300      	movs	r3, #0
 8000dce:	2b00      	cmp	r3, #0
 8000dd0:	d10b      	bne.n	8000dea <xQueueReceive+0x62>
	__asm volatile
 8000dd2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000dd6:	f383 8811 	msr	BASEPRI, r3
 8000dda:	f3bf 8f6f 	isb	sy
 8000dde:	f3bf 8f4f 	dsb	sy
 8000de2:	61fb      	str	r3, [r7, #28]
}
 8000de4:	bf00      	nop
 8000de6:	bf00      	nop
 8000de8:	e7fd      	b.n	8000de6 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8000dea:	f001 f831 	bl	8001e50 <xTaskGetSchedulerState>
 8000dee:	4603      	mov	r3, r0
 8000df0:	2b00      	cmp	r3, #0
 8000df2:	d102      	bne.n	8000dfa <xQueueReceive+0x72>
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	2b00      	cmp	r3, #0
 8000df8:	d101      	bne.n	8000dfe <xQueueReceive+0x76>
 8000dfa:	2301      	movs	r3, #1
 8000dfc:	e000      	b.n	8000e00 <xQueueReceive+0x78>
 8000dfe:	2300      	movs	r3, #0
 8000e00:	2b00      	cmp	r3, #0
 8000e02:	d10b      	bne.n	8000e1c <xQueueReceive+0x94>
	__asm volatile
 8000e04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000e08:	f383 8811 	msr	BASEPRI, r3
 8000e0c:	f3bf 8f6f 	isb	sy
 8000e10:	f3bf 8f4f 	dsb	sy
 8000e14:	61bb      	str	r3, [r7, #24]
}
 8000e16:	bf00      	nop
 8000e18:	bf00      	nop
 8000e1a:	e7fd      	b.n	8000e18 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8000e1c:	f001 fd84 	bl	8002928 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8000e20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000e22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000e24:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8000e26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e28:	2b00      	cmp	r3, #0
 8000e2a:	d01f      	beq.n	8000e6c <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8000e2c:	68b9      	ldr	r1, [r7, #8]
 8000e2e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8000e30:	f000 f915 	bl	800105e <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8000e34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e36:	1e5a      	subs	r2, r3, #1
 8000e38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000e3a:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8000e3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000e3e:	691b      	ldr	r3, [r3, #16]
 8000e40:	2b00      	cmp	r3, #0
 8000e42:	d00f      	beq.n	8000e64 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8000e44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000e46:	3310      	adds	r3, #16
 8000e48:	4618      	mov	r0, r3
 8000e4a:	f000 fe41 	bl	8001ad0 <xTaskRemoveFromEventList>
 8000e4e:	4603      	mov	r3, r0
 8000e50:	2b00      	cmp	r3, #0
 8000e52:	d007      	beq.n	8000e64 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8000e54:	4b3c      	ldr	r3, [pc, #240]	@ (8000f48 <xQueueReceive+0x1c0>)
 8000e56:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000e5a:	601a      	str	r2, [r3, #0]
 8000e5c:	f3bf 8f4f 	dsb	sy
 8000e60:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8000e64:	f001 fd92 	bl	800298c <vPortExitCritical>
				return pdPASS;
 8000e68:	2301      	movs	r3, #1
 8000e6a:	e069      	b.n	8000f40 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	2b00      	cmp	r3, #0
 8000e70:	d103      	bne.n	8000e7a <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8000e72:	f001 fd8b 	bl	800298c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8000e76:	2300      	movs	r3, #0
 8000e78:	e062      	b.n	8000f40 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8000e7a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000e7c:	2b00      	cmp	r3, #0
 8000e7e:	d106      	bne.n	8000e8e <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8000e80:	f107 0310 	add.w	r3, r7, #16
 8000e84:	4618      	mov	r0, r3
 8000e86:	f000 fe87 	bl	8001b98 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8000e8a:	2301      	movs	r3, #1
 8000e8c:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8000e8e:	f001 fd7d 	bl	800298c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8000e92:	f000 fbf7 	bl	8001684 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8000e96:	f001 fd47 	bl	8002928 <vPortEnterCritical>
 8000e9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000e9c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8000ea0:	b25b      	sxtb	r3, r3
 8000ea2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8000ea6:	d103      	bne.n	8000eb0 <xQueueReceive+0x128>
 8000ea8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000eaa:	2200      	movs	r2, #0
 8000eac:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8000eb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000eb2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8000eb6:	b25b      	sxtb	r3, r3
 8000eb8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8000ebc:	d103      	bne.n	8000ec6 <xQueueReceive+0x13e>
 8000ebe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000ec0:	2200      	movs	r2, #0
 8000ec2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8000ec6:	f001 fd61 	bl	800298c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8000eca:	1d3a      	adds	r2, r7, #4
 8000ecc:	f107 0310 	add.w	r3, r7, #16
 8000ed0:	4611      	mov	r1, r2
 8000ed2:	4618      	mov	r0, r3
 8000ed4:	f000 fe76 	bl	8001bc4 <xTaskCheckForTimeOut>
 8000ed8:	4603      	mov	r3, r0
 8000eda:	2b00      	cmp	r3, #0
 8000edc:	d123      	bne.n	8000f26 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8000ede:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8000ee0:	f000 f935 	bl	800114e <prvIsQueueEmpty>
 8000ee4:	4603      	mov	r3, r0
 8000ee6:	2b00      	cmp	r3, #0
 8000ee8:	d017      	beq.n	8000f1a <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8000eea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000eec:	3324      	adds	r3, #36	@ 0x24
 8000eee:	687a      	ldr	r2, [r7, #4]
 8000ef0:	4611      	mov	r1, r2
 8000ef2:	4618      	mov	r0, r3
 8000ef4:	f000 fd9a 	bl	8001a2c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8000ef8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8000efa:	f000 f8d6 	bl	80010aa <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8000efe:	f000 fbcf 	bl	80016a0 <xTaskResumeAll>
 8000f02:	4603      	mov	r3, r0
 8000f04:	2b00      	cmp	r3, #0
 8000f06:	d189      	bne.n	8000e1c <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8000f08:	4b0f      	ldr	r3, [pc, #60]	@ (8000f48 <xQueueReceive+0x1c0>)
 8000f0a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000f0e:	601a      	str	r2, [r3, #0]
 8000f10:	f3bf 8f4f 	dsb	sy
 8000f14:	f3bf 8f6f 	isb	sy
 8000f18:	e780      	b.n	8000e1c <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8000f1a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8000f1c:	f000 f8c5 	bl	80010aa <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8000f20:	f000 fbbe 	bl	80016a0 <xTaskResumeAll>
 8000f24:	e77a      	b.n	8000e1c <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8000f26:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8000f28:	f000 f8bf 	bl	80010aa <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8000f2c:	f000 fbb8 	bl	80016a0 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8000f30:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8000f32:	f000 f90c 	bl	800114e <prvIsQueueEmpty>
 8000f36:	4603      	mov	r3, r0
 8000f38:	2b00      	cmp	r3, #0
 8000f3a:	f43f af6f 	beq.w	8000e1c <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8000f3e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8000f40:	4618      	mov	r0, r3
 8000f42:	3730      	adds	r7, #48	@ 0x30
 8000f44:	46bd      	mov	sp, r7
 8000f46:	bd80      	pop	{r7, pc}
 8000f48:	e000ed04 	.word	0xe000ed04

08000f4c <uxQueueMessagesWaiting>:
	return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	b084      	sub	sp, #16
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	2b00      	cmp	r3, #0
 8000f58:	d10b      	bne.n	8000f72 <uxQueueMessagesWaiting+0x26>
	__asm volatile
 8000f5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000f5e:	f383 8811 	msr	BASEPRI, r3
 8000f62:	f3bf 8f6f 	isb	sy
 8000f66:	f3bf 8f4f 	dsb	sy
 8000f6a:	60bb      	str	r3, [r7, #8]
}
 8000f6c:	bf00      	nop
 8000f6e:	bf00      	nop
 8000f70:	e7fd      	b.n	8000f6e <uxQueueMessagesWaiting+0x22>

	taskENTER_CRITICAL();
 8000f72:	f001 fcd9 	bl	8002928 <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000f7a:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
 8000f7c:	f001 fd06 	bl	800298c <vPortExitCritical>

	return uxReturn;
 8000f80:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 8000f82:	4618      	mov	r0, r3
 8000f84:	3710      	adds	r7, #16
 8000f86:	46bd      	mov	sp, r7
 8000f88:	bd80      	pop	{r7, pc}

08000f8a <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8000f8a:	b580      	push	{r7, lr}
 8000f8c:	b086      	sub	sp, #24
 8000f8e:	af00      	add	r7, sp, #0
 8000f90:	60f8      	str	r0, [r7, #12]
 8000f92:	60b9      	str	r1, [r7, #8]
 8000f94:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8000f96:	2300      	movs	r3, #0
 8000f98:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8000f9a:	68fb      	ldr	r3, [r7, #12]
 8000f9c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000f9e:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8000fa0:	68fb      	ldr	r3, [r7, #12]
 8000fa2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fa4:	2b00      	cmp	r3, #0
 8000fa6:	d10d      	bne.n	8000fc4 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8000fa8:	68fb      	ldr	r3, [r7, #12]
 8000faa:	681b      	ldr	r3, [r3, #0]
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	d14d      	bne.n	800104c <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8000fb0:	68fb      	ldr	r3, [r7, #12]
 8000fb2:	689b      	ldr	r3, [r3, #8]
 8000fb4:	4618      	mov	r0, r3
 8000fb6:	f000 ff69 	bl	8001e8c <xTaskPriorityDisinherit>
 8000fba:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8000fbc:	68fb      	ldr	r3, [r7, #12]
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	609a      	str	r2, [r3, #8]
 8000fc2:	e043      	b.n	800104c <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	d119      	bne.n	8000ffe <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8000fca:	68fb      	ldr	r3, [r7, #12]
 8000fcc:	6858      	ldr	r0, [r3, #4]
 8000fce:	68fb      	ldr	r3, [r7, #12]
 8000fd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fd2:	461a      	mov	r2, r3
 8000fd4:	68b9      	ldr	r1, [r7, #8]
 8000fd6:	f002 f80d 	bl	8002ff4 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8000fda:	68fb      	ldr	r3, [r7, #12]
 8000fdc:	685a      	ldr	r2, [r3, #4]
 8000fde:	68fb      	ldr	r3, [r7, #12]
 8000fe0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fe2:	441a      	add	r2, r3
 8000fe4:	68fb      	ldr	r3, [r7, #12]
 8000fe6:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8000fe8:	68fb      	ldr	r3, [r7, #12]
 8000fea:	685a      	ldr	r2, [r3, #4]
 8000fec:	68fb      	ldr	r3, [r7, #12]
 8000fee:	689b      	ldr	r3, [r3, #8]
 8000ff0:	429a      	cmp	r2, r3
 8000ff2:	d32b      	bcc.n	800104c <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8000ff4:	68fb      	ldr	r3, [r7, #12]
 8000ff6:	681a      	ldr	r2, [r3, #0]
 8000ff8:	68fb      	ldr	r3, [r7, #12]
 8000ffa:	605a      	str	r2, [r3, #4]
 8000ffc:	e026      	b.n	800104c <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8000ffe:	68fb      	ldr	r3, [r7, #12]
 8001000:	68d8      	ldr	r0, [r3, #12]
 8001002:	68fb      	ldr	r3, [r7, #12]
 8001004:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001006:	461a      	mov	r2, r3
 8001008:	68b9      	ldr	r1, [r7, #8]
 800100a:	f001 fff3 	bl	8002ff4 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800100e:	68fb      	ldr	r3, [r7, #12]
 8001010:	68da      	ldr	r2, [r3, #12]
 8001012:	68fb      	ldr	r3, [r7, #12]
 8001014:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001016:	425b      	negs	r3, r3
 8001018:	441a      	add	r2, r3
 800101a:	68fb      	ldr	r3, [r7, #12]
 800101c:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800101e:	68fb      	ldr	r3, [r7, #12]
 8001020:	68da      	ldr	r2, [r3, #12]
 8001022:	68fb      	ldr	r3, [r7, #12]
 8001024:	681b      	ldr	r3, [r3, #0]
 8001026:	429a      	cmp	r2, r3
 8001028:	d207      	bcs.n	800103a <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800102a:	68fb      	ldr	r3, [r7, #12]
 800102c:	689a      	ldr	r2, [r3, #8]
 800102e:	68fb      	ldr	r3, [r7, #12]
 8001030:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001032:	425b      	negs	r3, r3
 8001034:	441a      	add	r2, r3
 8001036:	68fb      	ldr	r3, [r7, #12]
 8001038:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	2b02      	cmp	r3, #2
 800103e:	d105      	bne.n	800104c <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8001040:	693b      	ldr	r3, [r7, #16]
 8001042:	2b00      	cmp	r3, #0
 8001044:	d002      	beq.n	800104c <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8001046:	693b      	ldr	r3, [r7, #16]
 8001048:	3b01      	subs	r3, #1
 800104a:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800104c:	693b      	ldr	r3, [r7, #16]
 800104e:	1c5a      	adds	r2, r3, #1
 8001050:	68fb      	ldr	r3, [r7, #12]
 8001052:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8001054:	697b      	ldr	r3, [r7, #20]
}
 8001056:	4618      	mov	r0, r3
 8001058:	3718      	adds	r7, #24
 800105a:	46bd      	mov	sp, r7
 800105c:	bd80      	pop	{r7, pc}

0800105e <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800105e:	b580      	push	{r7, lr}
 8001060:	b082      	sub	sp, #8
 8001062:	af00      	add	r7, sp, #0
 8001064:	6078      	str	r0, [r7, #4]
 8001066:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800106c:	2b00      	cmp	r3, #0
 800106e:	d018      	beq.n	80010a2 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	68da      	ldr	r2, [r3, #12]
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001078:	441a      	add	r2, r3
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	68da      	ldr	r2, [r3, #12]
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	689b      	ldr	r3, [r3, #8]
 8001086:	429a      	cmp	r2, r3
 8001088:	d303      	bcc.n	8001092 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	681a      	ldr	r2, [r3, #0]
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	68d9      	ldr	r1, [r3, #12]
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800109a:	461a      	mov	r2, r3
 800109c:	6838      	ldr	r0, [r7, #0]
 800109e:	f001 ffa9 	bl	8002ff4 <memcpy>
	}
}
 80010a2:	bf00      	nop
 80010a4:	3708      	adds	r7, #8
 80010a6:	46bd      	mov	sp, r7
 80010a8:	bd80      	pop	{r7, pc}

080010aa <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80010aa:	b580      	push	{r7, lr}
 80010ac:	b084      	sub	sp, #16
 80010ae:	af00      	add	r7, sp, #0
 80010b0:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80010b2:	f001 fc39 	bl	8002928 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80010bc:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80010be:	e011      	b.n	80010e4 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	d012      	beq.n	80010ee <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	3324      	adds	r3, #36	@ 0x24
 80010cc:	4618      	mov	r0, r3
 80010ce:	f000 fcff 	bl	8001ad0 <xTaskRemoveFromEventList>
 80010d2:	4603      	mov	r3, r0
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	d001      	beq.n	80010dc <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80010d8:	f000 fdd8 	bl	8001c8c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80010dc:	7bfb      	ldrb	r3, [r7, #15]
 80010de:	3b01      	subs	r3, #1
 80010e0:	b2db      	uxtb	r3, r3
 80010e2:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80010e4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80010e8:	2b00      	cmp	r3, #0
 80010ea:	dce9      	bgt.n	80010c0 <prvUnlockQueue+0x16>
 80010ec:	e000      	b.n	80010f0 <prvUnlockQueue+0x46>
					break;
 80010ee:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	22ff      	movs	r2, #255	@ 0xff
 80010f4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80010f8:	f001 fc48 	bl	800298c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80010fc:	f001 fc14 	bl	8002928 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8001106:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8001108:	e011      	b.n	800112e <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	691b      	ldr	r3, [r3, #16]
 800110e:	2b00      	cmp	r3, #0
 8001110:	d012      	beq.n	8001138 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	3310      	adds	r3, #16
 8001116:	4618      	mov	r0, r3
 8001118:	f000 fcda 	bl	8001ad0 <xTaskRemoveFromEventList>
 800111c:	4603      	mov	r3, r0
 800111e:	2b00      	cmp	r3, #0
 8001120:	d001      	beq.n	8001126 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8001122:	f000 fdb3 	bl	8001c8c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8001126:	7bbb      	ldrb	r3, [r7, #14]
 8001128:	3b01      	subs	r3, #1
 800112a:	b2db      	uxtb	r3, r3
 800112c:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800112e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001132:	2b00      	cmp	r3, #0
 8001134:	dce9      	bgt.n	800110a <prvUnlockQueue+0x60>
 8001136:	e000      	b.n	800113a <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8001138:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	22ff      	movs	r2, #255	@ 0xff
 800113e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8001142:	f001 fc23 	bl	800298c <vPortExitCritical>
}
 8001146:	bf00      	nop
 8001148:	3710      	adds	r7, #16
 800114a:	46bd      	mov	sp, r7
 800114c:	bd80      	pop	{r7, pc}

0800114e <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800114e:	b580      	push	{r7, lr}
 8001150:	b084      	sub	sp, #16
 8001152:	af00      	add	r7, sp, #0
 8001154:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8001156:	f001 fbe7 	bl	8002928 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800115e:	2b00      	cmp	r3, #0
 8001160:	d102      	bne.n	8001168 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8001162:	2301      	movs	r3, #1
 8001164:	60fb      	str	r3, [r7, #12]
 8001166:	e001      	b.n	800116c <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8001168:	2300      	movs	r3, #0
 800116a:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800116c:	f001 fc0e 	bl	800298c <vPortExitCritical>

	return xReturn;
 8001170:	68fb      	ldr	r3, [r7, #12]
}
 8001172:	4618      	mov	r0, r3
 8001174:	3710      	adds	r7, #16
 8001176:	46bd      	mov	sp, r7
 8001178:	bd80      	pop	{r7, pc}

0800117a <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800117a:	b580      	push	{r7, lr}
 800117c:	b084      	sub	sp, #16
 800117e:	af00      	add	r7, sp, #0
 8001180:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8001182:	f001 fbd1 	bl	8002928 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800118e:	429a      	cmp	r2, r3
 8001190:	d102      	bne.n	8001198 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8001192:	2301      	movs	r3, #1
 8001194:	60fb      	str	r3, [r7, #12]
 8001196:	e001      	b.n	800119c <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8001198:	2300      	movs	r3, #0
 800119a:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800119c:	f001 fbf6 	bl	800298c <vPortExitCritical>

	return xReturn;
 80011a0:	68fb      	ldr	r3, [r7, #12]
}
 80011a2:	4618      	mov	r0, r3
 80011a4:	3710      	adds	r7, #16
 80011a6:	46bd      	mov	sp, r7
 80011a8:	bd80      	pop	{r7, pc}
	...

080011ac <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80011ac:	b480      	push	{r7}
 80011ae:	b085      	sub	sp, #20
 80011b0:	af00      	add	r7, sp, #0
 80011b2:	6078      	str	r0, [r7, #4]
 80011b4:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80011b6:	2300      	movs	r3, #0
 80011b8:	60fb      	str	r3, [r7, #12]
 80011ba:	e014      	b.n	80011e6 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80011bc:	4a0f      	ldr	r2, [pc, #60]	@ (80011fc <vQueueAddToRegistry+0x50>)
 80011be:	68fb      	ldr	r3, [r7, #12]
 80011c0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80011c4:	2b00      	cmp	r3, #0
 80011c6:	d10b      	bne.n	80011e0 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80011c8:	490c      	ldr	r1, [pc, #48]	@ (80011fc <vQueueAddToRegistry+0x50>)
 80011ca:	68fb      	ldr	r3, [r7, #12]
 80011cc:	683a      	ldr	r2, [r7, #0]
 80011ce:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80011d2:	4a0a      	ldr	r2, [pc, #40]	@ (80011fc <vQueueAddToRegistry+0x50>)
 80011d4:	68fb      	ldr	r3, [r7, #12]
 80011d6:	00db      	lsls	r3, r3, #3
 80011d8:	4413      	add	r3, r2
 80011da:	687a      	ldr	r2, [r7, #4]
 80011dc:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80011de:	e006      	b.n	80011ee <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80011e0:	68fb      	ldr	r3, [r7, #12]
 80011e2:	3301      	adds	r3, #1
 80011e4:	60fb      	str	r3, [r7, #12]
 80011e6:	68fb      	ldr	r3, [r7, #12]
 80011e8:	2b07      	cmp	r3, #7
 80011ea:	d9e7      	bls.n	80011bc <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80011ec:	bf00      	nop
 80011ee:	bf00      	nop
 80011f0:	3714      	adds	r7, #20
 80011f2:	46bd      	mov	sp, r7
 80011f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f8:	4770      	bx	lr
 80011fa:	bf00      	nop
 80011fc:	20000768 	.word	0x20000768

08001200 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8001200:	b580      	push	{r7, lr}
 8001202:	b086      	sub	sp, #24
 8001204:	af00      	add	r7, sp, #0
 8001206:	60f8      	str	r0, [r7, #12]
 8001208:	60b9      	str	r1, [r7, #8]
 800120a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800120c:	68fb      	ldr	r3, [r7, #12]
 800120e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8001210:	f001 fb8a 	bl	8002928 <vPortEnterCritical>
 8001214:	697b      	ldr	r3, [r7, #20]
 8001216:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800121a:	b25b      	sxtb	r3, r3
 800121c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001220:	d103      	bne.n	800122a <vQueueWaitForMessageRestricted+0x2a>
 8001222:	697b      	ldr	r3, [r7, #20]
 8001224:	2200      	movs	r2, #0
 8001226:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800122a:	697b      	ldr	r3, [r7, #20]
 800122c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8001230:	b25b      	sxtb	r3, r3
 8001232:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001236:	d103      	bne.n	8001240 <vQueueWaitForMessageRestricted+0x40>
 8001238:	697b      	ldr	r3, [r7, #20]
 800123a:	2200      	movs	r2, #0
 800123c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8001240:	f001 fba4 	bl	800298c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8001244:	697b      	ldr	r3, [r7, #20]
 8001246:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001248:	2b00      	cmp	r3, #0
 800124a:	d106      	bne.n	800125a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800124c:	697b      	ldr	r3, [r7, #20]
 800124e:	3324      	adds	r3, #36	@ 0x24
 8001250:	687a      	ldr	r2, [r7, #4]
 8001252:	68b9      	ldr	r1, [r7, #8]
 8001254:	4618      	mov	r0, r3
 8001256:	f000 fc0f 	bl	8001a78 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800125a:	6978      	ldr	r0, [r7, #20]
 800125c:	f7ff ff25 	bl	80010aa <prvUnlockQueue>
	}
 8001260:	bf00      	nop
 8001262:	3718      	adds	r7, #24
 8001264:	46bd      	mov	sp, r7
 8001266:	bd80      	pop	{r7, pc}

08001268 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8001268:	b580      	push	{r7, lr}
 800126a:	b08e      	sub	sp, #56	@ 0x38
 800126c:	af04      	add	r7, sp, #16
 800126e:	60f8      	str	r0, [r7, #12]
 8001270:	60b9      	str	r1, [r7, #8]
 8001272:	607a      	str	r2, [r7, #4]
 8001274:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8001276:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001278:	2b00      	cmp	r3, #0
 800127a:	d10b      	bne.n	8001294 <xTaskCreateStatic+0x2c>
	__asm volatile
 800127c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001280:	f383 8811 	msr	BASEPRI, r3
 8001284:	f3bf 8f6f 	isb	sy
 8001288:	f3bf 8f4f 	dsb	sy
 800128c:	623b      	str	r3, [r7, #32]
}
 800128e:	bf00      	nop
 8001290:	bf00      	nop
 8001292:	e7fd      	b.n	8001290 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8001294:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001296:	2b00      	cmp	r3, #0
 8001298:	d10b      	bne.n	80012b2 <xTaskCreateStatic+0x4a>
	__asm volatile
 800129a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800129e:	f383 8811 	msr	BASEPRI, r3
 80012a2:	f3bf 8f6f 	isb	sy
 80012a6:	f3bf 8f4f 	dsb	sy
 80012aa:	61fb      	str	r3, [r7, #28]
}
 80012ac:	bf00      	nop
 80012ae:	bf00      	nop
 80012b0:	e7fd      	b.n	80012ae <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80012b2:	235c      	movs	r3, #92	@ 0x5c
 80012b4:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80012b6:	693b      	ldr	r3, [r7, #16]
 80012b8:	2b5c      	cmp	r3, #92	@ 0x5c
 80012ba:	d00b      	beq.n	80012d4 <xTaskCreateStatic+0x6c>
	__asm volatile
 80012bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80012c0:	f383 8811 	msr	BASEPRI, r3
 80012c4:	f3bf 8f6f 	isb	sy
 80012c8:	f3bf 8f4f 	dsb	sy
 80012cc:	61bb      	str	r3, [r7, #24]
}
 80012ce:	bf00      	nop
 80012d0:	bf00      	nop
 80012d2:	e7fd      	b.n	80012d0 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80012d4:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80012d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d01e      	beq.n	800131a <xTaskCreateStatic+0xb2>
 80012dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d01b      	beq.n	800131a <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80012e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80012e4:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80012e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80012e8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80012ea:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80012ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80012ee:	2202      	movs	r2, #2
 80012f0:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80012f4:	2300      	movs	r3, #0
 80012f6:	9303      	str	r3, [sp, #12]
 80012f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80012fa:	9302      	str	r3, [sp, #8]
 80012fc:	f107 0314 	add.w	r3, r7, #20
 8001300:	9301      	str	r3, [sp, #4]
 8001302:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001304:	9300      	str	r3, [sp, #0]
 8001306:	683b      	ldr	r3, [r7, #0]
 8001308:	687a      	ldr	r2, [r7, #4]
 800130a:	68b9      	ldr	r1, [r7, #8]
 800130c:	68f8      	ldr	r0, [r7, #12]
 800130e:	f000 f850 	bl	80013b2 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8001312:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8001314:	f000 f8de 	bl	80014d4 <prvAddNewTaskToReadyList>
 8001318:	e001      	b.n	800131e <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800131a:	2300      	movs	r3, #0
 800131c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800131e:	697b      	ldr	r3, [r7, #20]
	}
 8001320:	4618      	mov	r0, r3
 8001322:	3728      	adds	r7, #40	@ 0x28
 8001324:	46bd      	mov	sp, r7
 8001326:	bd80      	pop	{r7, pc}

08001328 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8001328:	b580      	push	{r7, lr}
 800132a:	b08c      	sub	sp, #48	@ 0x30
 800132c:	af04      	add	r7, sp, #16
 800132e:	60f8      	str	r0, [r7, #12]
 8001330:	60b9      	str	r1, [r7, #8]
 8001332:	603b      	str	r3, [r7, #0]
 8001334:	4613      	mov	r3, r2
 8001336:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8001338:	88fb      	ldrh	r3, [r7, #6]
 800133a:	009b      	lsls	r3, r3, #2
 800133c:	4618      	mov	r0, r3
 800133e:	f001 fc15 	bl	8002b6c <pvPortMalloc>
 8001342:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8001344:	697b      	ldr	r3, [r7, #20]
 8001346:	2b00      	cmp	r3, #0
 8001348:	d00e      	beq.n	8001368 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800134a:	205c      	movs	r0, #92	@ 0x5c
 800134c:	f001 fc0e 	bl	8002b6c <pvPortMalloc>
 8001350:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8001352:	69fb      	ldr	r3, [r7, #28]
 8001354:	2b00      	cmp	r3, #0
 8001356:	d003      	beq.n	8001360 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8001358:	69fb      	ldr	r3, [r7, #28]
 800135a:	697a      	ldr	r2, [r7, #20]
 800135c:	631a      	str	r2, [r3, #48]	@ 0x30
 800135e:	e005      	b.n	800136c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8001360:	6978      	ldr	r0, [r7, #20]
 8001362:	f001 fcd1 	bl	8002d08 <vPortFree>
 8001366:	e001      	b.n	800136c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8001368:	2300      	movs	r3, #0
 800136a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800136c:	69fb      	ldr	r3, [r7, #28]
 800136e:	2b00      	cmp	r3, #0
 8001370:	d017      	beq.n	80013a2 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8001372:	69fb      	ldr	r3, [r7, #28]
 8001374:	2200      	movs	r2, #0
 8001376:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800137a:	88fa      	ldrh	r2, [r7, #6]
 800137c:	2300      	movs	r3, #0
 800137e:	9303      	str	r3, [sp, #12]
 8001380:	69fb      	ldr	r3, [r7, #28]
 8001382:	9302      	str	r3, [sp, #8]
 8001384:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001386:	9301      	str	r3, [sp, #4]
 8001388:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800138a:	9300      	str	r3, [sp, #0]
 800138c:	683b      	ldr	r3, [r7, #0]
 800138e:	68b9      	ldr	r1, [r7, #8]
 8001390:	68f8      	ldr	r0, [r7, #12]
 8001392:	f000 f80e 	bl	80013b2 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8001396:	69f8      	ldr	r0, [r7, #28]
 8001398:	f000 f89c 	bl	80014d4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800139c:	2301      	movs	r3, #1
 800139e:	61bb      	str	r3, [r7, #24]
 80013a0:	e002      	b.n	80013a8 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80013a2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80013a6:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80013a8:	69bb      	ldr	r3, [r7, #24]
	}
 80013aa:	4618      	mov	r0, r3
 80013ac:	3720      	adds	r7, #32
 80013ae:	46bd      	mov	sp, r7
 80013b0:	bd80      	pop	{r7, pc}

080013b2 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80013b2:	b580      	push	{r7, lr}
 80013b4:	b088      	sub	sp, #32
 80013b6:	af00      	add	r7, sp, #0
 80013b8:	60f8      	str	r0, [r7, #12]
 80013ba:	60b9      	str	r1, [r7, #8]
 80013bc:	607a      	str	r2, [r7, #4]
 80013be:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80013c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80013c2:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	009b      	lsls	r3, r3, #2
 80013c8:	461a      	mov	r2, r3
 80013ca:	21a5      	movs	r1, #165	@ 0xa5
 80013cc:	f001 fdde 	bl	8002f8c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80013d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80013d2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80013da:	3b01      	subs	r3, #1
 80013dc:	009b      	lsls	r3, r3, #2
 80013de:	4413      	add	r3, r2
 80013e0:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80013e2:	69bb      	ldr	r3, [r7, #24]
 80013e4:	f023 0307 	bic.w	r3, r3, #7
 80013e8:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80013ea:	69bb      	ldr	r3, [r7, #24]
 80013ec:	f003 0307 	and.w	r3, r3, #7
 80013f0:	2b00      	cmp	r3, #0
 80013f2:	d00b      	beq.n	800140c <prvInitialiseNewTask+0x5a>
	__asm volatile
 80013f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80013f8:	f383 8811 	msr	BASEPRI, r3
 80013fc:	f3bf 8f6f 	isb	sy
 8001400:	f3bf 8f4f 	dsb	sy
 8001404:	617b      	str	r3, [r7, #20]
}
 8001406:	bf00      	nop
 8001408:	bf00      	nop
 800140a:	e7fd      	b.n	8001408 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800140c:	68bb      	ldr	r3, [r7, #8]
 800140e:	2b00      	cmp	r3, #0
 8001410:	d01f      	beq.n	8001452 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8001412:	2300      	movs	r3, #0
 8001414:	61fb      	str	r3, [r7, #28]
 8001416:	e012      	b.n	800143e <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8001418:	68ba      	ldr	r2, [r7, #8]
 800141a:	69fb      	ldr	r3, [r7, #28]
 800141c:	4413      	add	r3, r2
 800141e:	7819      	ldrb	r1, [r3, #0]
 8001420:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001422:	69fb      	ldr	r3, [r7, #28]
 8001424:	4413      	add	r3, r2
 8001426:	3334      	adds	r3, #52	@ 0x34
 8001428:	460a      	mov	r2, r1
 800142a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800142c:	68ba      	ldr	r2, [r7, #8]
 800142e:	69fb      	ldr	r3, [r7, #28]
 8001430:	4413      	add	r3, r2
 8001432:	781b      	ldrb	r3, [r3, #0]
 8001434:	2b00      	cmp	r3, #0
 8001436:	d006      	beq.n	8001446 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8001438:	69fb      	ldr	r3, [r7, #28]
 800143a:	3301      	adds	r3, #1
 800143c:	61fb      	str	r3, [r7, #28]
 800143e:	69fb      	ldr	r3, [r7, #28]
 8001440:	2b0f      	cmp	r3, #15
 8001442:	d9e9      	bls.n	8001418 <prvInitialiseNewTask+0x66>
 8001444:	e000      	b.n	8001448 <prvInitialiseNewTask+0x96>
			{
				break;
 8001446:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8001448:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800144a:	2200      	movs	r2, #0
 800144c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8001450:	e003      	b.n	800145a <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8001452:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001454:	2200      	movs	r2, #0
 8001456:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800145a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800145c:	2b37      	cmp	r3, #55	@ 0x37
 800145e:	d901      	bls.n	8001464 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8001460:	2337      	movs	r3, #55	@ 0x37
 8001462:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8001464:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001466:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001468:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800146a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800146c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800146e:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8001470:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001472:	2200      	movs	r2, #0
 8001474:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8001476:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001478:	3304      	adds	r3, #4
 800147a:	4618      	mov	r0, r3
 800147c:	f7ff f90a 	bl	8000694 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8001480:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001482:	3318      	adds	r3, #24
 8001484:	4618      	mov	r0, r3
 8001486:	f7ff f905 	bl	8000694 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800148a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800148c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800148e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001490:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001492:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8001496:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001498:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800149a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800149c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800149e:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80014a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80014a2:	2200      	movs	r2, #0
 80014a4:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80014a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80014a8:	2200      	movs	r2, #0
 80014aa:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80014ae:	683a      	ldr	r2, [r7, #0]
 80014b0:	68f9      	ldr	r1, [r7, #12]
 80014b2:	69b8      	ldr	r0, [r7, #24]
 80014b4:	f001 f908 	bl	80026c8 <pxPortInitialiseStack>
 80014b8:	4602      	mov	r2, r0
 80014ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80014bc:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80014be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d002      	beq.n	80014ca <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80014c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80014c6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80014c8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80014ca:	bf00      	nop
 80014cc:	3720      	adds	r7, #32
 80014ce:	46bd      	mov	sp, r7
 80014d0:	bd80      	pop	{r7, pc}
	...

080014d4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80014d4:	b580      	push	{r7, lr}
 80014d6:	b082      	sub	sp, #8
 80014d8:	af00      	add	r7, sp, #0
 80014da:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80014dc:	f001 fa24 	bl	8002928 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80014e0:	4b2d      	ldr	r3, [pc, #180]	@ (8001598 <prvAddNewTaskToReadyList+0xc4>)
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	3301      	adds	r3, #1
 80014e6:	4a2c      	ldr	r2, [pc, #176]	@ (8001598 <prvAddNewTaskToReadyList+0xc4>)
 80014e8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80014ea:	4b2c      	ldr	r3, [pc, #176]	@ (800159c <prvAddNewTaskToReadyList+0xc8>)
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d109      	bne.n	8001506 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80014f2:	4a2a      	ldr	r2, [pc, #168]	@ (800159c <prvAddNewTaskToReadyList+0xc8>)
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80014f8:	4b27      	ldr	r3, [pc, #156]	@ (8001598 <prvAddNewTaskToReadyList+0xc4>)
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	2b01      	cmp	r3, #1
 80014fe:	d110      	bne.n	8001522 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8001500:	f000 fbe8 	bl	8001cd4 <prvInitialiseTaskLists>
 8001504:	e00d      	b.n	8001522 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8001506:	4b26      	ldr	r3, [pc, #152]	@ (80015a0 <prvAddNewTaskToReadyList+0xcc>)
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	2b00      	cmp	r3, #0
 800150c:	d109      	bne.n	8001522 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800150e:	4b23      	ldr	r3, [pc, #140]	@ (800159c <prvAddNewTaskToReadyList+0xc8>)
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001518:	429a      	cmp	r2, r3
 800151a:	d802      	bhi.n	8001522 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800151c:	4a1f      	ldr	r2, [pc, #124]	@ (800159c <prvAddNewTaskToReadyList+0xc8>)
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8001522:	4b20      	ldr	r3, [pc, #128]	@ (80015a4 <prvAddNewTaskToReadyList+0xd0>)
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	3301      	adds	r3, #1
 8001528:	4a1e      	ldr	r2, [pc, #120]	@ (80015a4 <prvAddNewTaskToReadyList+0xd0>)
 800152a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800152c:	4b1d      	ldr	r3, [pc, #116]	@ (80015a4 <prvAddNewTaskToReadyList+0xd0>)
 800152e:	681a      	ldr	r2, [r3, #0]
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001538:	4b1b      	ldr	r3, [pc, #108]	@ (80015a8 <prvAddNewTaskToReadyList+0xd4>)
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	429a      	cmp	r2, r3
 800153e:	d903      	bls.n	8001548 <prvAddNewTaskToReadyList+0x74>
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001544:	4a18      	ldr	r2, [pc, #96]	@ (80015a8 <prvAddNewTaskToReadyList+0xd4>)
 8001546:	6013      	str	r3, [r2, #0]
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800154c:	4613      	mov	r3, r2
 800154e:	009b      	lsls	r3, r3, #2
 8001550:	4413      	add	r3, r2
 8001552:	009b      	lsls	r3, r3, #2
 8001554:	4a15      	ldr	r2, [pc, #84]	@ (80015ac <prvAddNewTaskToReadyList+0xd8>)
 8001556:	441a      	add	r2, r3
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	3304      	adds	r3, #4
 800155c:	4619      	mov	r1, r3
 800155e:	4610      	mov	r0, r2
 8001560:	f7ff f8a5 	bl	80006ae <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8001564:	f001 fa12 	bl	800298c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8001568:	4b0d      	ldr	r3, [pc, #52]	@ (80015a0 <prvAddNewTaskToReadyList+0xcc>)
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	2b00      	cmp	r3, #0
 800156e:	d00e      	beq.n	800158e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8001570:	4b0a      	ldr	r3, [pc, #40]	@ (800159c <prvAddNewTaskToReadyList+0xc8>)
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800157a:	429a      	cmp	r2, r3
 800157c:	d207      	bcs.n	800158e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800157e:	4b0c      	ldr	r3, [pc, #48]	@ (80015b0 <prvAddNewTaskToReadyList+0xdc>)
 8001580:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001584:	601a      	str	r2, [r3, #0]
 8001586:	f3bf 8f4f 	dsb	sy
 800158a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800158e:	bf00      	nop
 8001590:	3708      	adds	r7, #8
 8001592:	46bd      	mov	sp, r7
 8001594:	bd80      	pop	{r7, pc}
 8001596:	bf00      	nop
 8001598:	20000c7c 	.word	0x20000c7c
 800159c:	200007a8 	.word	0x200007a8
 80015a0:	20000c88 	.word	0x20000c88
 80015a4:	20000c98 	.word	0x20000c98
 80015a8:	20000c84 	.word	0x20000c84
 80015ac:	200007ac 	.word	0x200007ac
 80015b0:	e000ed04 	.word	0xe000ed04

080015b4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80015b4:	b580      	push	{r7, lr}
 80015b6:	b08a      	sub	sp, #40	@ 0x28
 80015b8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80015ba:	2300      	movs	r3, #0
 80015bc:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80015be:	2300      	movs	r3, #0
 80015c0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80015c2:	463a      	mov	r2, r7
 80015c4:	1d39      	adds	r1, r7, #4
 80015c6:	f107 0308 	add.w	r3, r7, #8
 80015ca:	4618      	mov	r0, r3
 80015cc:	f7ff f80e 	bl	80005ec <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80015d0:	6839      	ldr	r1, [r7, #0]
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	68ba      	ldr	r2, [r7, #8]
 80015d6:	9202      	str	r2, [sp, #8]
 80015d8:	9301      	str	r3, [sp, #4]
 80015da:	2300      	movs	r3, #0
 80015dc:	9300      	str	r3, [sp, #0]
 80015de:	2300      	movs	r3, #0
 80015e0:	460a      	mov	r2, r1
 80015e2:	4922      	ldr	r1, [pc, #136]	@ (800166c <vTaskStartScheduler+0xb8>)
 80015e4:	4822      	ldr	r0, [pc, #136]	@ (8001670 <vTaskStartScheduler+0xbc>)
 80015e6:	f7ff fe3f 	bl	8001268 <xTaskCreateStatic>
 80015ea:	4603      	mov	r3, r0
 80015ec:	4a21      	ldr	r2, [pc, #132]	@ (8001674 <vTaskStartScheduler+0xc0>)
 80015ee:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80015f0:	4b20      	ldr	r3, [pc, #128]	@ (8001674 <vTaskStartScheduler+0xc0>)
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d002      	beq.n	80015fe <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80015f8:	2301      	movs	r3, #1
 80015fa:	617b      	str	r3, [r7, #20]
 80015fc:	e001      	b.n	8001602 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80015fe:	2300      	movs	r3, #0
 8001600:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8001602:	697b      	ldr	r3, [r7, #20]
 8001604:	2b01      	cmp	r3, #1
 8001606:	d102      	bne.n	800160e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8001608:	f000 fd04 	bl	8002014 <xTimerCreateTimerTask>
 800160c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800160e:	697b      	ldr	r3, [r7, #20]
 8001610:	2b01      	cmp	r3, #1
 8001612:	d116      	bne.n	8001642 <vTaskStartScheduler+0x8e>
	__asm volatile
 8001614:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001618:	f383 8811 	msr	BASEPRI, r3
 800161c:	f3bf 8f6f 	isb	sy
 8001620:	f3bf 8f4f 	dsb	sy
 8001624:	613b      	str	r3, [r7, #16]
}
 8001626:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8001628:	4b13      	ldr	r3, [pc, #76]	@ (8001678 <vTaskStartScheduler+0xc4>)
 800162a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800162e:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8001630:	4b12      	ldr	r3, [pc, #72]	@ (800167c <vTaskStartScheduler+0xc8>)
 8001632:	2201      	movs	r2, #1
 8001634:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8001636:	4b12      	ldr	r3, [pc, #72]	@ (8001680 <vTaskStartScheduler+0xcc>)
 8001638:	2200      	movs	r2, #0
 800163a:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800163c:	f001 f8d0 	bl	80027e0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8001640:	e00f      	b.n	8001662 <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8001642:	697b      	ldr	r3, [r7, #20]
 8001644:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001648:	d10b      	bne.n	8001662 <vTaskStartScheduler+0xae>
	__asm volatile
 800164a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800164e:	f383 8811 	msr	BASEPRI, r3
 8001652:	f3bf 8f6f 	isb	sy
 8001656:	f3bf 8f4f 	dsb	sy
 800165a:	60fb      	str	r3, [r7, #12]
}
 800165c:	bf00      	nop
 800165e:	bf00      	nop
 8001660:	e7fd      	b.n	800165e <vTaskStartScheduler+0xaa>
}
 8001662:	bf00      	nop
 8001664:	3718      	adds	r7, #24
 8001666:	46bd      	mov	sp, r7
 8001668:	bd80      	pop	{r7, pc}
 800166a:	bf00      	nop
 800166c:	080038e0 	.word	0x080038e0
 8001670:	08001ca5 	.word	0x08001ca5
 8001674:	20000ca0 	.word	0x20000ca0
 8001678:	20000c9c 	.word	0x20000c9c
 800167c:	20000c88 	.word	0x20000c88
 8001680:	20000c80 	.word	0x20000c80

08001684 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8001684:	b480      	push	{r7}
 8001686:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8001688:	4b04      	ldr	r3, [pc, #16]	@ (800169c <vTaskSuspendAll+0x18>)
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	3301      	adds	r3, #1
 800168e:	4a03      	ldr	r2, [pc, #12]	@ (800169c <vTaskSuspendAll+0x18>)
 8001690:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8001692:	bf00      	nop
 8001694:	46bd      	mov	sp, r7
 8001696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800169a:	4770      	bx	lr
 800169c:	20000ca4 	.word	0x20000ca4

080016a0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80016a0:	b580      	push	{r7, lr}
 80016a2:	b084      	sub	sp, #16
 80016a4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80016a6:	2300      	movs	r3, #0
 80016a8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80016aa:	2300      	movs	r3, #0
 80016ac:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80016ae:	4b42      	ldr	r3, [pc, #264]	@ (80017b8 <xTaskResumeAll+0x118>)
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d10b      	bne.n	80016ce <xTaskResumeAll+0x2e>
	__asm volatile
 80016b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80016ba:	f383 8811 	msr	BASEPRI, r3
 80016be:	f3bf 8f6f 	isb	sy
 80016c2:	f3bf 8f4f 	dsb	sy
 80016c6:	603b      	str	r3, [r7, #0]
}
 80016c8:	bf00      	nop
 80016ca:	bf00      	nop
 80016cc:	e7fd      	b.n	80016ca <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80016ce:	f001 f92b 	bl	8002928 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80016d2:	4b39      	ldr	r3, [pc, #228]	@ (80017b8 <xTaskResumeAll+0x118>)
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	3b01      	subs	r3, #1
 80016d8:	4a37      	ldr	r2, [pc, #220]	@ (80017b8 <xTaskResumeAll+0x118>)
 80016da:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80016dc:	4b36      	ldr	r3, [pc, #216]	@ (80017b8 <xTaskResumeAll+0x118>)
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d162      	bne.n	80017aa <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80016e4:	4b35      	ldr	r3, [pc, #212]	@ (80017bc <xTaskResumeAll+0x11c>)
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d05e      	beq.n	80017aa <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80016ec:	e02f      	b.n	800174e <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80016ee:	4b34      	ldr	r3, [pc, #208]	@ (80017c0 <xTaskResumeAll+0x120>)
 80016f0:	68db      	ldr	r3, [r3, #12]
 80016f2:	68db      	ldr	r3, [r3, #12]
 80016f4:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80016f6:	68fb      	ldr	r3, [r7, #12]
 80016f8:	3318      	adds	r3, #24
 80016fa:	4618      	mov	r0, r3
 80016fc:	f7ff f834 	bl	8000768 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8001700:	68fb      	ldr	r3, [r7, #12]
 8001702:	3304      	adds	r3, #4
 8001704:	4618      	mov	r0, r3
 8001706:	f7ff f82f 	bl	8000768 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800170a:	68fb      	ldr	r3, [r7, #12]
 800170c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800170e:	4b2d      	ldr	r3, [pc, #180]	@ (80017c4 <xTaskResumeAll+0x124>)
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	429a      	cmp	r2, r3
 8001714:	d903      	bls.n	800171e <xTaskResumeAll+0x7e>
 8001716:	68fb      	ldr	r3, [r7, #12]
 8001718:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800171a:	4a2a      	ldr	r2, [pc, #168]	@ (80017c4 <xTaskResumeAll+0x124>)
 800171c:	6013      	str	r3, [r2, #0]
 800171e:	68fb      	ldr	r3, [r7, #12]
 8001720:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001722:	4613      	mov	r3, r2
 8001724:	009b      	lsls	r3, r3, #2
 8001726:	4413      	add	r3, r2
 8001728:	009b      	lsls	r3, r3, #2
 800172a:	4a27      	ldr	r2, [pc, #156]	@ (80017c8 <xTaskResumeAll+0x128>)
 800172c:	441a      	add	r2, r3
 800172e:	68fb      	ldr	r3, [r7, #12]
 8001730:	3304      	adds	r3, #4
 8001732:	4619      	mov	r1, r3
 8001734:	4610      	mov	r0, r2
 8001736:	f7fe ffba 	bl	80006ae <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800173a:	68fb      	ldr	r3, [r7, #12]
 800173c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800173e:	4b23      	ldr	r3, [pc, #140]	@ (80017cc <xTaskResumeAll+0x12c>)
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001744:	429a      	cmp	r2, r3
 8001746:	d302      	bcc.n	800174e <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8001748:	4b21      	ldr	r3, [pc, #132]	@ (80017d0 <xTaskResumeAll+0x130>)
 800174a:	2201      	movs	r2, #1
 800174c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800174e:	4b1c      	ldr	r3, [pc, #112]	@ (80017c0 <xTaskResumeAll+0x120>)
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	2b00      	cmp	r3, #0
 8001754:	d1cb      	bne.n	80016ee <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8001756:	68fb      	ldr	r3, [r7, #12]
 8001758:	2b00      	cmp	r3, #0
 800175a:	d001      	beq.n	8001760 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800175c:	f000 fb58 	bl	8001e10 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8001760:	4b1c      	ldr	r3, [pc, #112]	@ (80017d4 <xTaskResumeAll+0x134>)
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	2b00      	cmp	r3, #0
 800176a:	d010      	beq.n	800178e <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800176c:	f000 f846 	bl	80017fc <xTaskIncrementTick>
 8001770:	4603      	mov	r3, r0
 8001772:	2b00      	cmp	r3, #0
 8001774:	d002      	beq.n	800177c <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8001776:	4b16      	ldr	r3, [pc, #88]	@ (80017d0 <xTaskResumeAll+0x130>)
 8001778:	2201      	movs	r2, #1
 800177a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	3b01      	subs	r3, #1
 8001780:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	2b00      	cmp	r3, #0
 8001786:	d1f1      	bne.n	800176c <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8001788:	4b12      	ldr	r3, [pc, #72]	@ (80017d4 <xTaskResumeAll+0x134>)
 800178a:	2200      	movs	r2, #0
 800178c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800178e:	4b10      	ldr	r3, [pc, #64]	@ (80017d0 <xTaskResumeAll+0x130>)
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	2b00      	cmp	r3, #0
 8001794:	d009      	beq.n	80017aa <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8001796:	2301      	movs	r3, #1
 8001798:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800179a:	4b0f      	ldr	r3, [pc, #60]	@ (80017d8 <xTaskResumeAll+0x138>)
 800179c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80017a0:	601a      	str	r2, [r3, #0]
 80017a2:	f3bf 8f4f 	dsb	sy
 80017a6:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80017aa:	f001 f8ef 	bl	800298c <vPortExitCritical>

	return xAlreadyYielded;
 80017ae:	68bb      	ldr	r3, [r7, #8]
}
 80017b0:	4618      	mov	r0, r3
 80017b2:	3710      	adds	r7, #16
 80017b4:	46bd      	mov	sp, r7
 80017b6:	bd80      	pop	{r7, pc}
 80017b8:	20000ca4 	.word	0x20000ca4
 80017bc:	20000c7c 	.word	0x20000c7c
 80017c0:	20000c3c 	.word	0x20000c3c
 80017c4:	20000c84 	.word	0x20000c84
 80017c8:	200007ac 	.word	0x200007ac
 80017cc:	200007a8 	.word	0x200007a8
 80017d0:	20000c90 	.word	0x20000c90
 80017d4:	20000c8c 	.word	0x20000c8c
 80017d8:	e000ed04 	.word	0xe000ed04

080017dc <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80017dc:	b480      	push	{r7}
 80017de:	b083      	sub	sp, #12
 80017e0:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80017e2:	4b05      	ldr	r3, [pc, #20]	@ (80017f8 <xTaskGetTickCount+0x1c>)
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80017e8:	687b      	ldr	r3, [r7, #4]
}
 80017ea:	4618      	mov	r0, r3
 80017ec:	370c      	adds	r7, #12
 80017ee:	46bd      	mov	sp, r7
 80017f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f4:	4770      	bx	lr
 80017f6:	bf00      	nop
 80017f8:	20000c80 	.word	0x20000c80

080017fc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80017fc:	b580      	push	{r7, lr}
 80017fe:	b086      	sub	sp, #24
 8001800:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8001802:	2300      	movs	r3, #0
 8001804:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8001806:	4b4f      	ldr	r3, [pc, #316]	@ (8001944 <xTaskIncrementTick+0x148>)
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	2b00      	cmp	r3, #0
 800180c:	f040 8090 	bne.w	8001930 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8001810:	4b4d      	ldr	r3, [pc, #308]	@ (8001948 <xTaskIncrementTick+0x14c>)
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	3301      	adds	r3, #1
 8001816:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8001818:	4a4b      	ldr	r2, [pc, #300]	@ (8001948 <xTaskIncrementTick+0x14c>)
 800181a:	693b      	ldr	r3, [r7, #16]
 800181c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800181e:	693b      	ldr	r3, [r7, #16]
 8001820:	2b00      	cmp	r3, #0
 8001822:	d121      	bne.n	8001868 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8001824:	4b49      	ldr	r3, [pc, #292]	@ (800194c <xTaskIncrementTick+0x150>)
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	2b00      	cmp	r3, #0
 800182c:	d00b      	beq.n	8001846 <xTaskIncrementTick+0x4a>
	__asm volatile
 800182e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001832:	f383 8811 	msr	BASEPRI, r3
 8001836:	f3bf 8f6f 	isb	sy
 800183a:	f3bf 8f4f 	dsb	sy
 800183e:	603b      	str	r3, [r7, #0]
}
 8001840:	bf00      	nop
 8001842:	bf00      	nop
 8001844:	e7fd      	b.n	8001842 <xTaskIncrementTick+0x46>
 8001846:	4b41      	ldr	r3, [pc, #260]	@ (800194c <xTaskIncrementTick+0x150>)
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	60fb      	str	r3, [r7, #12]
 800184c:	4b40      	ldr	r3, [pc, #256]	@ (8001950 <xTaskIncrementTick+0x154>)
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	4a3e      	ldr	r2, [pc, #248]	@ (800194c <xTaskIncrementTick+0x150>)
 8001852:	6013      	str	r3, [r2, #0]
 8001854:	4a3e      	ldr	r2, [pc, #248]	@ (8001950 <xTaskIncrementTick+0x154>)
 8001856:	68fb      	ldr	r3, [r7, #12]
 8001858:	6013      	str	r3, [r2, #0]
 800185a:	4b3e      	ldr	r3, [pc, #248]	@ (8001954 <xTaskIncrementTick+0x158>)
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	3301      	adds	r3, #1
 8001860:	4a3c      	ldr	r2, [pc, #240]	@ (8001954 <xTaskIncrementTick+0x158>)
 8001862:	6013      	str	r3, [r2, #0]
 8001864:	f000 fad4 	bl	8001e10 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8001868:	4b3b      	ldr	r3, [pc, #236]	@ (8001958 <xTaskIncrementTick+0x15c>)
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	693a      	ldr	r2, [r7, #16]
 800186e:	429a      	cmp	r2, r3
 8001870:	d349      	bcc.n	8001906 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8001872:	4b36      	ldr	r3, [pc, #216]	@ (800194c <xTaskIncrementTick+0x150>)
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	2b00      	cmp	r3, #0
 800187a:	d104      	bne.n	8001886 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800187c:	4b36      	ldr	r3, [pc, #216]	@ (8001958 <xTaskIncrementTick+0x15c>)
 800187e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001882:	601a      	str	r2, [r3, #0]
					break;
 8001884:	e03f      	b.n	8001906 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8001886:	4b31      	ldr	r3, [pc, #196]	@ (800194c <xTaskIncrementTick+0x150>)
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	68db      	ldr	r3, [r3, #12]
 800188c:	68db      	ldr	r3, [r3, #12]
 800188e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8001890:	68bb      	ldr	r3, [r7, #8]
 8001892:	685b      	ldr	r3, [r3, #4]
 8001894:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8001896:	693a      	ldr	r2, [r7, #16]
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	429a      	cmp	r2, r3
 800189c:	d203      	bcs.n	80018a6 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800189e:	4a2e      	ldr	r2, [pc, #184]	@ (8001958 <xTaskIncrementTick+0x15c>)
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80018a4:	e02f      	b.n	8001906 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80018a6:	68bb      	ldr	r3, [r7, #8]
 80018a8:	3304      	adds	r3, #4
 80018aa:	4618      	mov	r0, r3
 80018ac:	f7fe ff5c 	bl	8000768 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80018b0:	68bb      	ldr	r3, [r7, #8]
 80018b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d004      	beq.n	80018c2 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80018b8:	68bb      	ldr	r3, [r7, #8]
 80018ba:	3318      	adds	r3, #24
 80018bc:	4618      	mov	r0, r3
 80018be:	f7fe ff53 	bl	8000768 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80018c2:	68bb      	ldr	r3, [r7, #8]
 80018c4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80018c6:	4b25      	ldr	r3, [pc, #148]	@ (800195c <xTaskIncrementTick+0x160>)
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	429a      	cmp	r2, r3
 80018cc:	d903      	bls.n	80018d6 <xTaskIncrementTick+0xda>
 80018ce:	68bb      	ldr	r3, [r7, #8]
 80018d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80018d2:	4a22      	ldr	r2, [pc, #136]	@ (800195c <xTaskIncrementTick+0x160>)
 80018d4:	6013      	str	r3, [r2, #0]
 80018d6:	68bb      	ldr	r3, [r7, #8]
 80018d8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80018da:	4613      	mov	r3, r2
 80018dc:	009b      	lsls	r3, r3, #2
 80018de:	4413      	add	r3, r2
 80018e0:	009b      	lsls	r3, r3, #2
 80018e2:	4a1f      	ldr	r2, [pc, #124]	@ (8001960 <xTaskIncrementTick+0x164>)
 80018e4:	441a      	add	r2, r3
 80018e6:	68bb      	ldr	r3, [r7, #8]
 80018e8:	3304      	adds	r3, #4
 80018ea:	4619      	mov	r1, r3
 80018ec:	4610      	mov	r0, r2
 80018ee:	f7fe fede 	bl	80006ae <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80018f2:	68bb      	ldr	r3, [r7, #8]
 80018f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80018f6:	4b1b      	ldr	r3, [pc, #108]	@ (8001964 <xTaskIncrementTick+0x168>)
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80018fc:	429a      	cmp	r2, r3
 80018fe:	d3b8      	bcc.n	8001872 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8001900:	2301      	movs	r3, #1
 8001902:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8001904:	e7b5      	b.n	8001872 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8001906:	4b17      	ldr	r3, [pc, #92]	@ (8001964 <xTaskIncrementTick+0x168>)
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800190c:	4914      	ldr	r1, [pc, #80]	@ (8001960 <xTaskIncrementTick+0x164>)
 800190e:	4613      	mov	r3, r2
 8001910:	009b      	lsls	r3, r3, #2
 8001912:	4413      	add	r3, r2
 8001914:	009b      	lsls	r3, r3, #2
 8001916:	440b      	add	r3, r1
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	2b01      	cmp	r3, #1
 800191c:	d901      	bls.n	8001922 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800191e:	2301      	movs	r3, #1
 8001920:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8001922:	4b11      	ldr	r3, [pc, #68]	@ (8001968 <xTaskIncrementTick+0x16c>)
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	2b00      	cmp	r3, #0
 8001928:	d007      	beq.n	800193a <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800192a:	2301      	movs	r3, #1
 800192c:	617b      	str	r3, [r7, #20]
 800192e:	e004      	b.n	800193a <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8001930:	4b0e      	ldr	r3, [pc, #56]	@ (800196c <xTaskIncrementTick+0x170>)
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	3301      	adds	r3, #1
 8001936:	4a0d      	ldr	r2, [pc, #52]	@ (800196c <xTaskIncrementTick+0x170>)
 8001938:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800193a:	697b      	ldr	r3, [r7, #20]
}
 800193c:	4618      	mov	r0, r3
 800193e:	3718      	adds	r7, #24
 8001940:	46bd      	mov	sp, r7
 8001942:	bd80      	pop	{r7, pc}
 8001944:	20000ca4 	.word	0x20000ca4
 8001948:	20000c80 	.word	0x20000c80
 800194c:	20000c34 	.word	0x20000c34
 8001950:	20000c38 	.word	0x20000c38
 8001954:	20000c94 	.word	0x20000c94
 8001958:	20000c9c 	.word	0x20000c9c
 800195c:	20000c84 	.word	0x20000c84
 8001960:	200007ac 	.word	0x200007ac
 8001964:	200007a8 	.word	0x200007a8
 8001968:	20000c90 	.word	0x20000c90
 800196c:	20000c8c 	.word	0x20000c8c

08001970 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8001970:	b480      	push	{r7}
 8001972:	b085      	sub	sp, #20
 8001974:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8001976:	4b28      	ldr	r3, [pc, #160]	@ (8001a18 <vTaskSwitchContext+0xa8>)
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	2b00      	cmp	r3, #0
 800197c:	d003      	beq.n	8001986 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800197e:	4b27      	ldr	r3, [pc, #156]	@ (8001a1c <vTaskSwitchContext+0xac>)
 8001980:	2201      	movs	r2, #1
 8001982:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8001984:	e042      	b.n	8001a0c <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 8001986:	4b25      	ldr	r3, [pc, #148]	@ (8001a1c <vTaskSwitchContext+0xac>)
 8001988:	2200      	movs	r2, #0
 800198a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800198c:	4b24      	ldr	r3, [pc, #144]	@ (8001a20 <vTaskSwitchContext+0xb0>)
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	60fb      	str	r3, [r7, #12]
 8001992:	e011      	b.n	80019b8 <vTaskSwitchContext+0x48>
 8001994:	68fb      	ldr	r3, [r7, #12]
 8001996:	2b00      	cmp	r3, #0
 8001998:	d10b      	bne.n	80019b2 <vTaskSwitchContext+0x42>
	__asm volatile
 800199a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800199e:	f383 8811 	msr	BASEPRI, r3
 80019a2:	f3bf 8f6f 	isb	sy
 80019a6:	f3bf 8f4f 	dsb	sy
 80019aa:	607b      	str	r3, [r7, #4]
}
 80019ac:	bf00      	nop
 80019ae:	bf00      	nop
 80019b0:	e7fd      	b.n	80019ae <vTaskSwitchContext+0x3e>
 80019b2:	68fb      	ldr	r3, [r7, #12]
 80019b4:	3b01      	subs	r3, #1
 80019b6:	60fb      	str	r3, [r7, #12]
 80019b8:	491a      	ldr	r1, [pc, #104]	@ (8001a24 <vTaskSwitchContext+0xb4>)
 80019ba:	68fa      	ldr	r2, [r7, #12]
 80019bc:	4613      	mov	r3, r2
 80019be:	009b      	lsls	r3, r3, #2
 80019c0:	4413      	add	r3, r2
 80019c2:	009b      	lsls	r3, r3, #2
 80019c4:	440b      	add	r3, r1
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	d0e3      	beq.n	8001994 <vTaskSwitchContext+0x24>
 80019cc:	68fa      	ldr	r2, [r7, #12]
 80019ce:	4613      	mov	r3, r2
 80019d0:	009b      	lsls	r3, r3, #2
 80019d2:	4413      	add	r3, r2
 80019d4:	009b      	lsls	r3, r3, #2
 80019d6:	4a13      	ldr	r2, [pc, #76]	@ (8001a24 <vTaskSwitchContext+0xb4>)
 80019d8:	4413      	add	r3, r2
 80019da:	60bb      	str	r3, [r7, #8]
 80019dc:	68bb      	ldr	r3, [r7, #8]
 80019de:	685b      	ldr	r3, [r3, #4]
 80019e0:	685a      	ldr	r2, [r3, #4]
 80019e2:	68bb      	ldr	r3, [r7, #8]
 80019e4:	605a      	str	r2, [r3, #4]
 80019e6:	68bb      	ldr	r3, [r7, #8]
 80019e8:	685a      	ldr	r2, [r3, #4]
 80019ea:	68bb      	ldr	r3, [r7, #8]
 80019ec:	3308      	adds	r3, #8
 80019ee:	429a      	cmp	r2, r3
 80019f0:	d104      	bne.n	80019fc <vTaskSwitchContext+0x8c>
 80019f2:	68bb      	ldr	r3, [r7, #8]
 80019f4:	685b      	ldr	r3, [r3, #4]
 80019f6:	685a      	ldr	r2, [r3, #4]
 80019f8:	68bb      	ldr	r3, [r7, #8]
 80019fa:	605a      	str	r2, [r3, #4]
 80019fc:	68bb      	ldr	r3, [r7, #8]
 80019fe:	685b      	ldr	r3, [r3, #4]
 8001a00:	68db      	ldr	r3, [r3, #12]
 8001a02:	4a09      	ldr	r2, [pc, #36]	@ (8001a28 <vTaskSwitchContext+0xb8>)
 8001a04:	6013      	str	r3, [r2, #0]
 8001a06:	4a06      	ldr	r2, [pc, #24]	@ (8001a20 <vTaskSwitchContext+0xb0>)
 8001a08:	68fb      	ldr	r3, [r7, #12]
 8001a0a:	6013      	str	r3, [r2, #0]
}
 8001a0c:	bf00      	nop
 8001a0e:	3714      	adds	r7, #20
 8001a10:	46bd      	mov	sp, r7
 8001a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a16:	4770      	bx	lr
 8001a18:	20000ca4 	.word	0x20000ca4
 8001a1c:	20000c90 	.word	0x20000c90
 8001a20:	20000c84 	.word	0x20000c84
 8001a24:	200007ac 	.word	0x200007ac
 8001a28:	200007a8 	.word	0x200007a8

08001a2c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	b084      	sub	sp, #16
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	6078      	str	r0, [r7, #4]
 8001a34:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d10b      	bne.n	8001a54 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8001a3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001a40:	f383 8811 	msr	BASEPRI, r3
 8001a44:	f3bf 8f6f 	isb	sy
 8001a48:	f3bf 8f4f 	dsb	sy
 8001a4c:	60fb      	str	r3, [r7, #12]
}
 8001a4e:	bf00      	nop
 8001a50:	bf00      	nop
 8001a52:	e7fd      	b.n	8001a50 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8001a54:	4b07      	ldr	r3, [pc, #28]	@ (8001a74 <vTaskPlaceOnEventList+0x48>)
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	3318      	adds	r3, #24
 8001a5a:	4619      	mov	r1, r3
 8001a5c:	6878      	ldr	r0, [r7, #4]
 8001a5e:	f7fe fe4a 	bl	80006f6 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8001a62:	2101      	movs	r1, #1
 8001a64:	6838      	ldr	r0, [r7, #0]
 8001a66:	f000 fa81 	bl	8001f6c <prvAddCurrentTaskToDelayedList>
}
 8001a6a:	bf00      	nop
 8001a6c:	3710      	adds	r7, #16
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	bd80      	pop	{r7, pc}
 8001a72:	bf00      	nop
 8001a74:	200007a8 	.word	0x200007a8

08001a78 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	b086      	sub	sp, #24
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	60f8      	str	r0, [r7, #12]
 8001a80:	60b9      	str	r1, [r7, #8]
 8001a82:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8001a84:	68fb      	ldr	r3, [r7, #12]
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d10b      	bne.n	8001aa2 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8001a8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001a8e:	f383 8811 	msr	BASEPRI, r3
 8001a92:	f3bf 8f6f 	isb	sy
 8001a96:	f3bf 8f4f 	dsb	sy
 8001a9a:	617b      	str	r3, [r7, #20]
}
 8001a9c:	bf00      	nop
 8001a9e:	bf00      	nop
 8001aa0:	e7fd      	b.n	8001a9e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8001aa2:	4b0a      	ldr	r3, [pc, #40]	@ (8001acc <vTaskPlaceOnEventListRestricted+0x54>)
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	3318      	adds	r3, #24
 8001aa8:	4619      	mov	r1, r3
 8001aaa:	68f8      	ldr	r0, [r7, #12]
 8001aac:	f7fe fdff 	bl	80006ae <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d002      	beq.n	8001abc <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8001ab6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001aba:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8001abc:	6879      	ldr	r1, [r7, #4]
 8001abe:	68b8      	ldr	r0, [r7, #8]
 8001ac0:	f000 fa54 	bl	8001f6c <prvAddCurrentTaskToDelayedList>
	}
 8001ac4:	bf00      	nop
 8001ac6:	3718      	adds	r7, #24
 8001ac8:	46bd      	mov	sp, r7
 8001aca:	bd80      	pop	{r7, pc}
 8001acc:	200007a8 	.word	0x200007a8

08001ad0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	b086      	sub	sp, #24
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	68db      	ldr	r3, [r3, #12]
 8001adc:	68db      	ldr	r3, [r3, #12]
 8001ade:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8001ae0:	693b      	ldr	r3, [r7, #16]
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d10b      	bne.n	8001afe <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8001ae6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001aea:	f383 8811 	msr	BASEPRI, r3
 8001aee:	f3bf 8f6f 	isb	sy
 8001af2:	f3bf 8f4f 	dsb	sy
 8001af6:	60fb      	str	r3, [r7, #12]
}
 8001af8:	bf00      	nop
 8001afa:	bf00      	nop
 8001afc:	e7fd      	b.n	8001afa <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8001afe:	693b      	ldr	r3, [r7, #16]
 8001b00:	3318      	adds	r3, #24
 8001b02:	4618      	mov	r0, r3
 8001b04:	f7fe fe30 	bl	8000768 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8001b08:	4b1d      	ldr	r3, [pc, #116]	@ (8001b80 <xTaskRemoveFromEventList+0xb0>)
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d11d      	bne.n	8001b4c <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8001b10:	693b      	ldr	r3, [r7, #16]
 8001b12:	3304      	adds	r3, #4
 8001b14:	4618      	mov	r0, r3
 8001b16:	f7fe fe27 	bl	8000768 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8001b1a:	693b      	ldr	r3, [r7, #16]
 8001b1c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001b1e:	4b19      	ldr	r3, [pc, #100]	@ (8001b84 <xTaskRemoveFromEventList+0xb4>)
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	429a      	cmp	r2, r3
 8001b24:	d903      	bls.n	8001b2e <xTaskRemoveFromEventList+0x5e>
 8001b26:	693b      	ldr	r3, [r7, #16]
 8001b28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b2a:	4a16      	ldr	r2, [pc, #88]	@ (8001b84 <xTaskRemoveFromEventList+0xb4>)
 8001b2c:	6013      	str	r3, [r2, #0]
 8001b2e:	693b      	ldr	r3, [r7, #16]
 8001b30:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001b32:	4613      	mov	r3, r2
 8001b34:	009b      	lsls	r3, r3, #2
 8001b36:	4413      	add	r3, r2
 8001b38:	009b      	lsls	r3, r3, #2
 8001b3a:	4a13      	ldr	r2, [pc, #76]	@ (8001b88 <xTaskRemoveFromEventList+0xb8>)
 8001b3c:	441a      	add	r2, r3
 8001b3e:	693b      	ldr	r3, [r7, #16]
 8001b40:	3304      	adds	r3, #4
 8001b42:	4619      	mov	r1, r3
 8001b44:	4610      	mov	r0, r2
 8001b46:	f7fe fdb2 	bl	80006ae <vListInsertEnd>
 8001b4a:	e005      	b.n	8001b58 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8001b4c:	693b      	ldr	r3, [r7, #16]
 8001b4e:	3318      	adds	r3, #24
 8001b50:	4619      	mov	r1, r3
 8001b52:	480e      	ldr	r0, [pc, #56]	@ (8001b8c <xTaskRemoveFromEventList+0xbc>)
 8001b54:	f7fe fdab 	bl	80006ae <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8001b58:	693b      	ldr	r3, [r7, #16]
 8001b5a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001b5c:	4b0c      	ldr	r3, [pc, #48]	@ (8001b90 <xTaskRemoveFromEventList+0xc0>)
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b62:	429a      	cmp	r2, r3
 8001b64:	d905      	bls.n	8001b72 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8001b66:	2301      	movs	r3, #1
 8001b68:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8001b6a:	4b0a      	ldr	r3, [pc, #40]	@ (8001b94 <xTaskRemoveFromEventList+0xc4>)
 8001b6c:	2201      	movs	r2, #1
 8001b6e:	601a      	str	r2, [r3, #0]
 8001b70:	e001      	b.n	8001b76 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8001b72:	2300      	movs	r3, #0
 8001b74:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8001b76:	697b      	ldr	r3, [r7, #20]
}
 8001b78:	4618      	mov	r0, r3
 8001b7a:	3718      	adds	r7, #24
 8001b7c:	46bd      	mov	sp, r7
 8001b7e:	bd80      	pop	{r7, pc}
 8001b80:	20000ca4 	.word	0x20000ca4
 8001b84:	20000c84 	.word	0x20000c84
 8001b88:	200007ac 	.word	0x200007ac
 8001b8c:	20000c3c 	.word	0x20000c3c
 8001b90:	200007a8 	.word	0x200007a8
 8001b94:	20000c90 	.word	0x20000c90

08001b98 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8001b98:	b480      	push	{r7}
 8001b9a:	b083      	sub	sp, #12
 8001b9c:	af00      	add	r7, sp, #0
 8001b9e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8001ba0:	4b06      	ldr	r3, [pc, #24]	@ (8001bbc <vTaskInternalSetTimeOutState+0x24>)
 8001ba2:	681a      	ldr	r2, [r3, #0]
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8001ba8:	4b05      	ldr	r3, [pc, #20]	@ (8001bc0 <vTaskInternalSetTimeOutState+0x28>)
 8001baa:	681a      	ldr	r2, [r3, #0]
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	605a      	str	r2, [r3, #4]
}
 8001bb0:	bf00      	nop
 8001bb2:	370c      	adds	r7, #12
 8001bb4:	46bd      	mov	sp, r7
 8001bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bba:	4770      	bx	lr
 8001bbc:	20000c94 	.word	0x20000c94
 8001bc0:	20000c80 	.word	0x20000c80

08001bc4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	b088      	sub	sp, #32
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	6078      	str	r0, [r7, #4]
 8001bcc:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d10b      	bne.n	8001bec <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8001bd4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001bd8:	f383 8811 	msr	BASEPRI, r3
 8001bdc:	f3bf 8f6f 	isb	sy
 8001be0:	f3bf 8f4f 	dsb	sy
 8001be4:	613b      	str	r3, [r7, #16]
}
 8001be6:	bf00      	nop
 8001be8:	bf00      	nop
 8001bea:	e7fd      	b.n	8001be8 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8001bec:	683b      	ldr	r3, [r7, #0]
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d10b      	bne.n	8001c0a <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8001bf2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001bf6:	f383 8811 	msr	BASEPRI, r3
 8001bfa:	f3bf 8f6f 	isb	sy
 8001bfe:	f3bf 8f4f 	dsb	sy
 8001c02:	60fb      	str	r3, [r7, #12]
}
 8001c04:	bf00      	nop
 8001c06:	bf00      	nop
 8001c08:	e7fd      	b.n	8001c06 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8001c0a:	f000 fe8d 	bl	8002928 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8001c0e:	4b1d      	ldr	r3, [pc, #116]	@ (8001c84 <xTaskCheckForTimeOut+0xc0>)
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	685b      	ldr	r3, [r3, #4]
 8001c18:	69ba      	ldr	r2, [r7, #24]
 8001c1a:	1ad3      	subs	r3, r2, r3
 8001c1c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8001c1e:	683b      	ldr	r3, [r7, #0]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001c26:	d102      	bne.n	8001c2e <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8001c28:	2300      	movs	r3, #0
 8001c2a:	61fb      	str	r3, [r7, #28]
 8001c2c:	e023      	b.n	8001c76 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	681a      	ldr	r2, [r3, #0]
 8001c32:	4b15      	ldr	r3, [pc, #84]	@ (8001c88 <xTaskCheckForTimeOut+0xc4>)
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	429a      	cmp	r2, r3
 8001c38:	d007      	beq.n	8001c4a <xTaskCheckForTimeOut+0x86>
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	685b      	ldr	r3, [r3, #4]
 8001c3e:	69ba      	ldr	r2, [r7, #24]
 8001c40:	429a      	cmp	r2, r3
 8001c42:	d302      	bcc.n	8001c4a <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8001c44:	2301      	movs	r3, #1
 8001c46:	61fb      	str	r3, [r7, #28]
 8001c48:	e015      	b.n	8001c76 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8001c4a:	683b      	ldr	r3, [r7, #0]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	697a      	ldr	r2, [r7, #20]
 8001c50:	429a      	cmp	r2, r3
 8001c52:	d20b      	bcs.n	8001c6c <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8001c54:	683b      	ldr	r3, [r7, #0]
 8001c56:	681a      	ldr	r2, [r3, #0]
 8001c58:	697b      	ldr	r3, [r7, #20]
 8001c5a:	1ad2      	subs	r2, r2, r3
 8001c5c:	683b      	ldr	r3, [r7, #0]
 8001c5e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8001c60:	6878      	ldr	r0, [r7, #4]
 8001c62:	f7ff ff99 	bl	8001b98 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8001c66:	2300      	movs	r3, #0
 8001c68:	61fb      	str	r3, [r7, #28]
 8001c6a:	e004      	b.n	8001c76 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8001c6c:	683b      	ldr	r3, [r7, #0]
 8001c6e:	2200      	movs	r2, #0
 8001c70:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8001c72:	2301      	movs	r3, #1
 8001c74:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8001c76:	f000 fe89 	bl	800298c <vPortExitCritical>

	return xReturn;
 8001c7a:	69fb      	ldr	r3, [r7, #28]
}
 8001c7c:	4618      	mov	r0, r3
 8001c7e:	3720      	adds	r7, #32
 8001c80:	46bd      	mov	sp, r7
 8001c82:	bd80      	pop	{r7, pc}
 8001c84:	20000c80 	.word	0x20000c80
 8001c88:	20000c94 	.word	0x20000c94

08001c8c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8001c8c:	b480      	push	{r7}
 8001c8e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8001c90:	4b03      	ldr	r3, [pc, #12]	@ (8001ca0 <vTaskMissedYield+0x14>)
 8001c92:	2201      	movs	r2, #1
 8001c94:	601a      	str	r2, [r3, #0]
}
 8001c96:	bf00      	nop
 8001c98:	46bd      	mov	sp, r7
 8001c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c9e:	4770      	bx	lr
 8001ca0:	20000c90 	.word	0x20000c90

08001ca4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	b082      	sub	sp, #8
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8001cac:	f000 f852 	bl	8001d54 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8001cb0:	4b06      	ldr	r3, [pc, #24]	@ (8001ccc <prvIdleTask+0x28>)
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	2b01      	cmp	r3, #1
 8001cb6:	d9f9      	bls.n	8001cac <prvIdleTask+0x8>
			{
				taskYIELD();
 8001cb8:	4b05      	ldr	r3, [pc, #20]	@ (8001cd0 <prvIdleTask+0x2c>)
 8001cba:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001cbe:	601a      	str	r2, [r3, #0]
 8001cc0:	f3bf 8f4f 	dsb	sy
 8001cc4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8001cc8:	e7f0      	b.n	8001cac <prvIdleTask+0x8>
 8001cca:	bf00      	nop
 8001ccc:	200007ac 	.word	0x200007ac
 8001cd0:	e000ed04 	.word	0xe000ed04

08001cd4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	b082      	sub	sp, #8
 8001cd8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8001cda:	2300      	movs	r3, #0
 8001cdc:	607b      	str	r3, [r7, #4]
 8001cde:	e00c      	b.n	8001cfa <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8001ce0:	687a      	ldr	r2, [r7, #4]
 8001ce2:	4613      	mov	r3, r2
 8001ce4:	009b      	lsls	r3, r3, #2
 8001ce6:	4413      	add	r3, r2
 8001ce8:	009b      	lsls	r3, r3, #2
 8001cea:	4a12      	ldr	r2, [pc, #72]	@ (8001d34 <prvInitialiseTaskLists+0x60>)
 8001cec:	4413      	add	r3, r2
 8001cee:	4618      	mov	r0, r3
 8001cf0:	f7fe fcb0 	bl	8000654 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	3301      	adds	r3, #1
 8001cf8:	607b      	str	r3, [r7, #4]
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	2b37      	cmp	r3, #55	@ 0x37
 8001cfe:	d9ef      	bls.n	8001ce0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8001d00:	480d      	ldr	r0, [pc, #52]	@ (8001d38 <prvInitialiseTaskLists+0x64>)
 8001d02:	f7fe fca7 	bl	8000654 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8001d06:	480d      	ldr	r0, [pc, #52]	@ (8001d3c <prvInitialiseTaskLists+0x68>)
 8001d08:	f7fe fca4 	bl	8000654 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8001d0c:	480c      	ldr	r0, [pc, #48]	@ (8001d40 <prvInitialiseTaskLists+0x6c>)
 8001d0e:	f7fe fca1 	bl	8000654 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8001d12:	480c      	ldr	r0, [pc, #48]	@ (8001d44 <prvInitialiseTaskLists+0x70>)
 8001d14:	f7fe fc9e 	bl	8000654 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8001d18:	480b      	ldr	r0, [pc, #44]	@ (8001d48 <prvInitialiseTaskLists+0x74>)
 8001d1a:	f7fe fc9b 	bl	8000654 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8001d1e:	4b0b      	ldr	r3, [pc, #44]	@ (8001d4c <prvInitialiseTaskLists+0x78>)
 8001d20:	4a05      	ldr	r2, [pc, #20]	@ (8001d38 <prvInitialiseTaskLists+0x64>)
 8001d22:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8001d24:	4b0a      	ldr	r3, [pc, #40]	@ (8001d50 <prvInitialiseTaskLists+0x7c>)
 8001d26:	4a05      	ldr	r2, [pc, #20]	@ (8001d3c <prvInitialiseTaskLists+0x68>)
 8001d28:	601a      	str	r2, [r3, #0]
}
 8001d2a:	bf00      	nop
 8001d2c:	3708      	adds	r7, #8
 8001d2e:	46bd      	mov	sp, r7
 8001d30:	bd80      	pop	{r7, pc}
 8001d32:	bf00      	nop
 8001d34:	200007ac 	.word	0x200007ac
 8001d38:	20000c0c 	.word	0x20000c0c
 8001d3c:	20000c20 	.word	0x20000c20
 8001d40:	20000c3c 	.word	0x20000c3c
 8001d44:	20000c50 	.word	0x20000c50
 8001d48:	20000c68 	.word	0x20000c68
 8001d4c:	20000c34 	.word	0x20000c34
 8001d50:	20000c38 	.word	0x20000c38

08001d54 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8001d54:	b580      	push	{r7, lr}
 8001d56:	b082      	sub	sp, #8
 8001d58:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8001d5a:	e019      	b.n	8001d90 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8001d5c:	f000 fde4 	bl	8002928 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8001d60:	4b10      	ldr	r3, [pc, #64]	@ (8001da4 <prvCheckTasksWaitingTermination+0x50>)
 8001d62:	68db      	ldr	r3, [r3, #12]
 8001d64:	68db      	ldr	r3, [r3, #12]
 8001d66:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	3304      	adds	r3, #4
 8001d6c:	4618      	mov	r0, r3
 8001d6e:	f7fe fcfb 	bl	8000768 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8001d72:	4b0d      	ldr	r3, [pc, #52]	@ (8001da8 <prvCheckTasksWaitingTermination+0x54>)
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	3b01      	subs	r3, #1
 8001d78:	4a0b      	ldr	r2, [pc, #44]	@ (8001da8 <prvCheckTasksWaitingTermination+0x54>)
 8001d7a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8001d7c:	4b0b      	ldr	r3, [pc, #44]	@ (8001dac <prvCheckTasksWaitingTermination+0x58>)
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	3b01      	subs	r3, #1
 8001d82:	4a0a      	ldr	r2, [pc, #40]	@ (8001dac <prvCheckTasksWaitingTermination+0x58>)
 8001d84:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8001d86:	f000 fe01 	bl	800298c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8001d8a:	6878      	ldr	r0, [r7, #4]
 8001d8c:	f000 f810 	bl	8001db0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8001d90:	4b06      	ldr	r3, [pc, #24]	@ (8001dac <prvCheckTasksWaitingTermination+0x58>)
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d1e1      	bne.n	8001d5c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8001d98:	bf00      	nop
 8001d9a:	bf00      	nop
 8001d9c:	3708      	adds	r7, #8
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	bd80      	pop	{r7, pc}
 8001da2:	bf00      	nop
 8001da4:	20000c50 	.word	0x20000c50
 8001da8:	20000c7c 	.word	0x20000c7c
 8001dac:	20000c64 	.word	0x20000c64

08001db0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8001db0:	b580      	push	{r7, lr}
 8001db2:	b084      	sub	sp, #16
 8001db4:	af00      	add	r7, sp, #0
 8001db6:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d108      	bne.n	8001dd4 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dc6:	4618      	mov	r0, r3
 8001dc8:	f000 ff9e 	bl	8002d08 <vPortFree>
				vPortFree( pxTCB );
 8001dcc:	6878      	ldr	r0, [r7, #4]
 8001dce:	f000 ff9b 	bl	8002d08 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8001dd2:	e019      	b.n	8001e08 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8001dda:	2b01      	cmp	r3, #1
 8001ddc:	d103      	bne.n	8001de6 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8001dde:	6878      	ldr	r0, [r7, #4]
 8001de0:	f000 ff92 	bl	8002d08 <vPortFree>
	}
 8001de4:	e010      	b.n	8001e08 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8001dec:	2b02      	cmp	r3, #2
 8001dee:	d00b      	beq.n	8001e08 <prvDeleteTCB+0x58>
	__asm volatile
 8001df0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001df4:	f383 8811 	msr	BASEPRI, r3
 8001df8:	f3bf 8f6f 	isb	sy
 8001dfc:	f3bf 8f4f 	dsb	sy
 8001e00:	60fb      	str	r3, [r7, #12]
}
 8001e02:	bf00      	nop
 8001e04:	bf00      	nop
 8001e06:	e7fd      	b.n	8001e04 <prvDeleteTCB+0x54>
	}
 8001e08:	bf00      	nop
 8001e0a:	3710      	adds	r7, #16
 8001e0c:	46bd      	mov	sp, r7
 8001e0e:	bd80      	pop	{r7, pc}

08001e10 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8001e10:	b480      	push	{r7}
 8001e12:	b083      	sub	sp, #12
 8001e14:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8001e16:	4b0c      	ldr	r3, [pc, #48]	@ (8001e48 <prvResetNextTaskUnblockTime+0x38>)
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d104      	bne.n	8001e2a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8001e20:	4b0a      	ldr	r3, [pc, #40]	@ (8001e4c <prvResetNextTaskUnblockTime+0x3c>)
 8001e22:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001e26:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8001e28:	e008      	b.n	8001e3c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8001e2a:	4b07      	ldr	r3, [pc, #28]	@ (8001e48 <prvResetNextTaskUnblockTime+0x38>)
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	68db      	ldr	r3, [r3, #12]
 8001e30:	68db      	ldr	r3, [r3, #12]
 8001e32:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	685b      	ldr	r3, [r3, #4]
 8001e38:	4a04      	ldr	r2, [pc, #16]	@ (8001e4c <prvResetNextTaskUnblockTime+0x3c>)
 8001e3a:	6013      	str	r3, [r2, #0]
}
 8001e3c:	bf00      	nop
 8001e3e:	370c      	adds	r7, #12
 8001e40:	46bd      	mov	sp, r7
 8001e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e46:	4770      	bx	lr
 8001e48:	20000c34 	.word	0x20000c34
 8001e4c:	20000c9c 	.word	0x20000c9c

08001e50 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8001e50:	b480      	push	{r7}
 8001e52:	b083      	sub	sp, #12
 8001e54:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8001e56:	4b0b      	ldr	r3, [pc, #44]	@ (8001e84 <xTaskGetSchedulerState+0x34>)
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d102      	bne.n	8001e64 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8001e5e:	2301      	movs	r3, #1
 8001e60:	607b      	str	r3, [r7, #4]
 8001e62:	e008      	b.n	8001e76 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8001e64:	4b08      	ldr	r3, [pc, #32]	@ (8001e88 <xTaskGetSchedulerState+0x38>)
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d102      	bne.n	8001e72 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8001e6c:	2302      	movs	r3, #2
 8001e6e:	607b      	str	r3, [r7, #4]
 8001e70:	e001      	b.n	8001e76 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8001e72:	2300      	movs	r3, #0
 8001e74:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8001e76:	687b      	ldr	r3, [r7, #4]
	}
 8001e78:	4618      	mov	r0, r3
 8001e7a:	370c      	adds	r7, #12
 8001e7c:	46bd      	mov	sp, r7
 8001e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e82:	4770      	bx	lr
 8001e84:	20000c88 	.word	0x20000c88
 8001e88:	20000ca4 	.word	0x20000ca4

08001e8c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	b086      	sub	sp, #24
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8001e98:	2300      	movs	r3, #0
 8001e9a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d058      	beq.n	8001f54 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8001ea2:	4b2f      	ldr	r3, [pc, #188]	@ (8001f60 <xTaskPriorityDisinherit+0xd4>)
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	693a      	ldr	r2, [r7, #16]
 8001ea8:	429a      	cmp	r2, r3
 8001eaa:	d00b      	beq.n	8001ec4 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8001eac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001eb0:	f383 8811 	msr	BASEPRI, r3
 8001eb4:	f3bf 8f6f 	isb	sy
 8001eb8:	f3bf 8f4f 	dsb	sy
 8001ebc:	60fb      	str	r3, [r7, #12]
}
 8001ebe:	bf00      	nop
 8001ec0:	bf00      	nop
 8001ec2:	e7fd      	b.n	8001ec0 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8001ec4:	693b      	ldr	r3, [r7, #16]
 8001ec6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d10b      	bne.n	8001ee4 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8001ecc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001ed0:	f383 8811 	msr	BASEPRI, r3
 8001ed4:	f3bf 8f6f 	isb	sy
 8001ed8:	f3bf 8f4f 	dsb	sy
 8001edc:	60bb      	str	r3, [r7, #8]
}
 8001ede:	bf00      	nop
 8001ee0:	bf00      	nop
 8001ee2:	e7fd      	b.n	8001ee0 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8001ee4:	693b      	ldr	r3, [r7, #16]
 8001ee6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001ee8:	1e5a      	subs	r2, r3, #1
 8001eea:	693b      	ldr	r3, [r7, #16]
 8001eec:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8001eee:	693b      	ldr	r3, [r7, #16]
 8001ef0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001ef2:	693b      	ldr	r3, [r7, #16]
 8001ef4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ef6:	429a      	cmp	r2, r3
 8001ef8:	d02c      	beq.n	8001f54 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8001efa:	693b      	ldr	r3, [r7, #16]
 8001efc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d128      	bne.n	8001f54 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8001f02:	693b      	ldr	r3, [r7, #16]
 8001f04:	3304      	adds	r3, #4
 8001f06:	4618      	mov	r0, r3
 8001f08:	f7fe fc2e 	bl	8000768 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8001f0c:	693b      	ldr	r3, [r7, #16]
 8001f0e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001f10:	693b      	ldr	r3, [r7, #16]
 8001f12:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001f14:	693b      	ldr	r3, [r7, #16]
 8001f16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f18:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8001f1c:	693b      	ldr	r3, [r7, #16]
 8001f1e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8001f20:	693b      	ldr	r3, [r7, #16]
 8001f22:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001f24:	4b0f      	ldr	r3, [pc, #60]	@ (8001f64 <xTaskPriorityDisinherit+0xd8>)
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	429a      	cmp	r2, r3
 8001f2a:	d903      	bls.n	8001f34 <xTaskPriorityDisinherit+0xa8>
 8001f2c:	693b      	ldr	r3, [r7, #16]
 8001f2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f30:	4a0c      	ldr	r2, [pc, #48]	@ (8001f64 <xTaskPriorityDisinherit+0xd8>)
 8001f32:	6013      	str	r3, [r2, #0]
 8001f34:	693b      	ldr	r3, [r7, #16]
 8001f36:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001f38:	4613      	mov	r3, r2
 8001f3a:	009b      	lsls	r3, r3, #2
 8001f3c:	4413      	add	r3, r2
 8001f3e:	009b      	lsls	r3, r3, #2
 8001f40:	4a09      	ldr	r2, [pc, #36]	@ (8001f68 <xTaskPriorityDisinherit+0xdc>)
 8001f42:	441a      	add	r2, r3
 8001f44:	693b      	ldr	r3, [r7, #16]
 8001f46:	3304      	adds	r3, #4
 8001f48:	4619      	mov	r1, r3
 8001f4a:	4610      	mov	r0, r2
 8001f4c:	f7fe fbaf 	bl	80006ae <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8001f50:	2301      	movs	r3, #1
 8001f52:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8001f54:	697b      	ldr	r3, [r7, #20]
	}
 8001f56:	4618      	mov	r0, r3
 8001f58:	3718      	adds	r7, #24
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	bd80      	pop	{r7, pc}
 8001f5e:	bf00      	nop
 8001f60:	200007a8 	.word	0x200007a8
 8001f64:	20000c84 	.word	0x20000c84
 8001f68:	200007ac 	.word	0x200007ac

08001f6c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8001f6c:	b580      	push	{r7, lr}
 8001f6e:	b084      	sub	sp, #16
 8001f70:	af00      	add	r7, sp, #0
 8001f72:	6078      	str	r0, [r7, #4]
 8001f74:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8001f76:	4b21      	ldr	r3, [pc, #132]	@ (8001ffc <prvAddCurrentTaskToDelayedList+0x90>)
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8001f7c:	4b20      	ldr	r3, [pc, #128]	@ (8002000 <prvAddCurrentTaskToDelayedList+0x94>)
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	3304      	adds	r3, #4
 8001f82:	4618      	mov	r0, r3
 8001f84:	f7fe fbf0 	bl	8000768 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001f8e:	d10a      	bne.n	8001fa6 <prvAddCurrentTaskToDelayedList+0x3a>
 8001f90:	683b      	ldr	r3, [r7, #0]
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d007      	beq.n	8001fa6 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8001f96:	4b1a      	ldr	r3, [pc, #104]	@ (8002000 <prvAddCurrentTaskToDelayedList+0x94>)
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	3304      	adds	r3, #4
 8001f9c:	4619      	mov	r1, r3
 8001f9e:	4819      	ldr	r0, [pc, #100]	@ (8002004 <prvAddCurrentTaskToDelayedList+0x98>)
 8001fa0:	f7fe fb85 	bl	80006ae <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8001fa4:	e026      	b.n	8001ff4 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8001fa6:	68fa      	ldr	r2, [r7, #12]
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	4413      	add	r3, r2
 8001fac:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8001fae:	4b14      	ldr	r3, [pc, #80]	@ (8002000 <prvAddCurrentTaskToDelayedList+0x94>)
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	68ba      	ldr	r2, [r7, #8]
 8001fb4:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8001fb6:	68ba      	ldr	r2, [r7, #8]
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	429a      	cmp	r2, r3
 8001fbc:	d209      	bcs.n	8001fd2 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8001fbe:	4b12      	ldr	r3, [pc, #72]	@ (8002008 <prvAddCurrentTaskToDelayedList+0x9c>)
 8001fc0:	681a      	ldr	r2, [r3, #0]
 8001fc2:	4b0f      	ldr	r3, [pc, #60]	@ (8002000 <prvAddCurrentTaskToDelayedList+0x94>)
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	3304      	adds	r3, #4
 8001fc8:	4619      	mov	r1, r3
 8001fca:	4610      	mov	r0, r2
 8001fcc:	f7fe fb93 	bl	80006f6 <vListInsert>
}
 8001fd0:	e010      	b.n	8001ff4 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8001fd2:	4b0e      	ldr	r3, [pc, #56]	@ (800200c <prvAddCurrentTaskToDelayedList+0xa0>)
 8001fd4:	681a      	ldr	r2, [r3, #0]
 8001fd6:	4b0a      	ldr	r3, [pc, #40]	@ (8002000 <prvAddCurrentTaskToDelayedList+0x94>)
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	3304      	adds	r3, #4
 8001fdc:	4619      	mov	r1, r3
 8001fde:	4610      	mov	r0, r2
 8001fe0:	f7fe fb89 	bl	80006f6 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8001fe4:	4b0a      	ldr	r3, [pc, #40]	@ (8002010 <prvAddCurrentTaskToDelayedList+0xa4>)
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	68ba      	ldr	r2, [r7, #8]
 8001fea:	429a      	cmp	r2, r3
 8001fec:	d202      	bcs.n	8001ff4 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8001fee:	4a08      	ldr	r2, [pc, #32]	@ (8002010 <prvAddCurrentTaskToDelayedList+0xa4>)
 8001ff0:	68bb      	ldr	r3, [r7, #8]
 8001ff2:	6013      	str	r3, [r2, #0]
}
 8001ff4:	bf00      	nop
 8001ff6:	3710      	adds	r7, #16
 8001ff8:	46bd      	mov	sp, r7
 8001ffa:	bd80      	pop	{r7, pc}
 8001ffc:	20000c80 	.word	0x20000c80
 8002000:	200007a8 	.word	0x200007a8
 8002004:	20000c68 	.word	0x20000c68
 8002008:	20000c38 	.word	0x20000c38
 800200c:	20000c34 	.word	0x20000c34
 8002010:	20000c9c 	.word	0x20000c9c

08002014 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8002014:	b580      	push	{r7, lr}
 8002016:	b08a      	sub	sp, #40	@ 0x28
 8002018:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800201a:	2300      	movs	r3, #0
 800201c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800201e:	f000 fb13 	bl	8002648 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8002022:	4b1d      	ldr	r3, [pc, #116]	@ (8002098 <xTimerCreateTimerTask+0x84>)
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	2b00      	cmp	r3, #0
 8002028:	d021      	beq.n	800206e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800202a:	2300      	movs	r3, #0
 800202c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800202e:	2300      	movs	r3, #0
 8002030:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8002032:	1d3a      	adds	r2, r7, #4
 8002034:	f107 0108 	add.w	r1, r7, #8
 8002038:	f107 030c 	add.w	r3, r7, #12
 800203c:	4618      	mov	r0, r3
 800203e:	f7fe faef 	bl	8000620 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8002042:	6879      	ldr	r1, [r7, #4]
 8002044:	68bb      	ldr	r3, [r7, #8]
 8002046:	68fa      	ldr	r2, [r7, #12]
 8002048:	9202      	str	r2, [sp, #8]
 800204a:	9301      	str	r3, [sp, #4]
 800204c:	2302      	movs	r3, #2
 800204e:	9300      	str	r3, [sp, #0]
 8002050:	2300      	movs	r3, #0
 8002052:	460a      	mov	r2, r1
 8002054:	4911      	ldr	r1, [pc, #68]	@ (800209c <xTimerCreateTimerTask+0x88>)
 8002056:	4812      	ldr	r0, [pc, #72]	@ (80020a0 <xTimerCreateTimerTask+0x8c>)
 8002058:	f7ff f906 	bl	8001268 <xTaskCreateStatic>
 800205c:	4603      	mov	r3, r0
 800205e:	4a11      	ldr	r2, [pc, #68]	@ (80020a4 <xTimerCreateTimerTask+0x90>)
 8002060:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8002062:	4b10      	ldr	r3, [pc, #64]	@ (80020a4 <xTimerCreateTimerTask+0x90>)
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	2b00      	cmp	r3, #0
 8002068:	d001      	beq.n	800206e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800206a:	2301      	movs	r3, #1
 800206c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800206e:	697b      	ldr	r3, [r7, #20]
 8002070:	2b00      	cmp	r3, #0
 8002072:	d10b      	bne.n	800208c <xTimerCreateTimerTask+0x78>
	__asm volatile
 8002074:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002078:	f383 8811 	msr	BASEPRI, r3
 800207c:	f3bf 8f6f 	isb	sy
 8002080:	f3bf 8f4f 	dsb	sy
 8002084:	613b      	str	r3, [r7, #16]
}
 8002086:	bf00      	nop
 8002088:	bf00      	nop
 800208a:	e7fd      	b.n	8002088 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800208c:	697b      	ldr	r3, [r7, #20]
}
 800208e:	4618      	mov	r0, r3
 8002090:	3718      	adds	r7, #24
 8002092:	46bd      	mov	sp, r7
 8002094:	bd80      	pop	{r7, pc}
 8002096:	bf00      	nop
 8002098:	20000cd8 	.word	0x20000cd8
 800209c:	080038e8 	.word	0x080038e8
 80020a0:	080021e1 	.word	0x080021e1
 80020a4:	20000cdc 	.word	0x20000cdc

080020a8 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80020a8:	b580      	push	{r7, lr}
 80020aa:	b08a      	sub	sp, #40	@ 0x28
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	60f8      	str	r0, [r7, #12]
 80020b0:	60b9      	str	r1, [r7, #8]
 80020b2:	607a      	str	r2, [r7, #4]
 80020b4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80020b6:	2300      	movs	r3, #0
 80020b8:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d10b      	bne.n	80020d8 <xTimerGenericCommand+0x30>
	__asm volatile
 80020c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80020c4:	f383 8811 	msr	BASEPRI, r3
 80020c8:	f3bf 8f6f 	isb	sy
 80020cc:	f3bf 8f4f 	dsb	sy
 80020d0:	623b      	str	r3, [r7, #32]
}
 80020d2:	bf00      	nop
 80020d4:	bf00      	nop
 80020d6:	e7fd      	b.n	80020d4 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80020d8:	4b19      	ldr	r3, [pc, #100]	@ (8002140 <xTimerGenericCommand+0x98>)
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d02a      	beq.n	8002136 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80020e0:	68bb      	ldr	r3, [r7, #8]
 80020e2:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80020ec:	68bb      	ldr	r3, [r7, #8]
 80020ee:	2b05      	cmp	r3, #5
 80020f0:	dc18      	bgt.n	8002124 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80020f2:	f7ff fead 	bl	8001e50 <xTaskGetSchedulerState>
 80020f6:	4603      	mov	r3, r0
 80020f8:	2b02      	cmp	r3, #2
 80020fa:	d109      	bne.n	8002110 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80020fc:	4b10      	ldr	r3, [pc, #64]	@ (8002140 <xTimerGenericCommand+0x98>)
 80020fe:	6818      	ldr	r0, [r3, #0]
 8002100:	f107 0110 	add.w	r1, r7, #16
 8002104:	2300      	movs	r3, #0
 8002106:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002108:	f7fe fc9e 	bl	8000a48 <xQueueGenericSend>
 800210c:	6278      	str	r0, [r7, #36]	@ 0x24
 800210e:	e012      	b.n	8002136 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8002110:	4b0b      	ldr	r3, [pc, #44]	@ (8002140 <xTimerGenericCommand+0x98>)
 8002112:	6818      	ldr	r0, [r3, #0]
 8002114:	f107 0110 	add.w	r1, r7, #16
 8002118:	2300      	movs	r3, #0
 800211a:	2200      	movs	r2, #0
 800211c:	f7fe fc94 	bl	8000a48 <xQueueGenericSend>
 8002120:	6278      	str	r0, [r7, #36]	@ 0x24
 8002122:	e008      	b.n	8002136 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8002124:	4b06      	ldr	r3, [pc, #24]	@ (8002140 <xTimerGenericCommand+0x98>)
 8002126:	6818      	ldr	r0, [r3, #0]
 8002128:	f107 0110 	add.w	r1, r7, #16
 800212c:	2300      	movs	r3, #0
 800212e:	683a      	ldr	r2, [r7, #0]
 8002130:	f7fe fd8c 	bl	8000c4c <xQueueGenericSendFromISR>
 8002134:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8002136:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8002138:	4618      	mov	r0, r3
 800213a:	3728      	adds	r7, #40	@ 0x28
 800213c:	46bd      	mov	sp, r7
 800213e:	bd80      	pop	{r7, pc}
 8002140:	20000cd8 	.word	0x20000cd8

08002144 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8002144:	b580      	push	{r7, lr}
 8002146:	b088      	sub	sp, #32
 8002148:	af02      	add	r7, sp, #8
 800214a:	6078      	str	r0, [r7, #4]
 800214c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800214e:	4b23      	ldr	r3, [pc, #140]	@ (80021dc <prvProcessExpiredTimer+0x98>)
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	68db      	ldr	r3, [r3, #12]
 8002154:	68db      	ldr	r3, [r3, #12]
 8002156:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8002158:	697b      	ldr	r3, [r7, #20]
 800215a:	3304      	adds	r3, #4
 800215c:	4618      	mov	r0, r3
 800215e:	f7fe fb03 	bl	8000768 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8002162:	697b      	ldr	r3, [r7, #20]
 8002164:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8002168:	f003 0304 	and.w	r3, r3, #4
 800216c:	2b00      	cmp	r3, #0
 800216e:	d023      	beq.n	80021b8 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8002170:	697b      	ldr	r3, [r7, #20]
 8002172:	699a      	ldr	r2, [r3, #24]
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	18d1      	adds	r1, r2, r3
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	683a      	ldr	r2, [r7, #0]
 800217c:	6978      	ldr	r0, [r7, #20]
 800217e:	f000 f8d5 	bl	800232c <prvInsertTimerInActiveList>
 8002182:	4603      	mov	r3, r0
 8002184:	2b00      	cmp	r3, #0
 8002186:	d020      	beq.n	80021ca <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8002188:	2300      	movs	r3, #0
 800218a:	9300      	str	r3, [sp, #0]
 800218c:	2300      	movs	r3, #0
 800218e:	687a      	ldr	r2, [r7, #4]
 8002190:	2100      	movs	r1, #0
 8002192:	6978      	ldr	r0, [r7, #20]
 8002194:	f7ff ff88 	bl	80020a8 <xTimerGenericCommand>
 8002198:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800219a:	693b      	ldr	r3, [r7, #16]
 800219c:	2b00      	cmp	r3, #0
 800219e:	d114      	bne.n	80021ca <prvProcessExpiredTimer+0x86>
	__asm volatile
 80021a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80021a4:	f383 8811 	msr	BASEPRI, r3
 80021a8:	f3bf 8f6f 	isb	sy
 80021ac:	f3bf 8f4f 	dsb	sy
 80021b0:	60fb      	str	r3, [r7, #12]
}
 80021b2:	bf00      	nop
 80021b4:	bf00      	nop
 80021b6:	e7fd      	b.n	80021b4 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80021b8:	697b      	ldr	r3, [r7, #20]
 80021ba:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80021be:	f023 0301 	bic.w	r3, r3, #1
 80021c2:	b2da      	uxtb	r2, r3
 80021c4:	697b      	ldr	r3, [r7, #20]
 80021c6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80021ca:	697b      	ldr	r3, [r7, #20]
 80021cc:	6a1b      	ldr	r3, [r3, #32]
 80021ce:	6978      	ldr	r0, [r7, #20]
 80021d0:	4798      	blx	r3
}
 80021d2:	bf00      	nop
 80021d4:	3718      	adds	r7, #24
 80021d6:	46bd      	mov	sp, r7
 80021d8:	bd80      	pop	{r7, pc}
 80021da:	bf00      	nop
 80021dc:	20000cd0 	.word	0x20000cd0

080021e0 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80021e0:	b580      	push	{r7, lr}
 80021e2:	b084      	sub	sp, #16
 80021e4:	af00      	add	r7, sp, #0
 80021e6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80021e8:	f107 0308 	add.w	r3, r7, #8
 80021ec:	4618      	mov	r0, r3
 80021ee:	f000 f859 	bl	80022a4 <prvGetNextExpireTime>
 80021f2:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80021f4:	68bb      	ldr	r3, [r7, #8]
 80021f6:	4619      	mov	r1, r3
 80021f8:	68f8      	ldr	r0, [r7, #12]
 80021fa:	f000 f805 	bl	8002208 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80021fe:	f000 f8d7 	bl	80023b0 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8002202:	bf00      	nop
 8002204:	e7f0      	b.n	80021e8 <prvTimerTask+0x8>
	...

08002208 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8002208:	b580      	push	{r7, lr}
 800220a:	b084      	sub	sp, #16
 800220c:	af00      	add	r7, sp, #0
 800220e:	6078      	str	r0, [r7, #4]
 8002210:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8002212:	f7ff fa37 	bl	8001684 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8002216:	f107 0308 	add.w	r3, r7, #8
 800221a:	4618      	mov	r0, r3
 800221c:	f000 f866 	bl	80022ec <prvSampleTimeNow>
 8002220:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8002222:	68bb      	ldr	r3, [r7, #8]
 8002224:	2b00      	cmp	r3, #0
 8002226:	d130      	bne.n	800228a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8002228:	683b      	ldr	r3, [r7, #0]
 800222a:	2b00      	cmp	r3, #0
 800222c:	d10a      	bne.n	8002244 <prvProcessTimerOrBlockTask+0x3c>
 800222e:	687a      	ldr	r2, [r7, #4]
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	429a      	cmp	r2, r3
 8002234:	d806      	bhi.n	8002244 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8002236:	f7ff fa33 	bl	80016a0 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800223a:	68f9      	ldr	r1, [r7, #12]
 800223c:	6878      	ldr	r0, [r7, #4]
 800223e:	f7ff ff81 	bl	8002144 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8002242:	e024      	b.n	800228e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8002244:	683b      	ldr	r3, [r7, #0]
 8002246:	2b00      	cmp	r3, #0
 8002248:	d008      	beq.n	800225c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800224a:	4b13      	ldr	r3, [pc, #76]	@ (8002298 <prvProcessTimerOrBlockTask+0x90>)
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	2b00      	cmp	r3, #0
 8002252:	d101      	bne.n	8002258 <prvProcessTimerOrBlockTask+0x50>
 8002254:	2301      	movs	r3, #1
 8002256:	e000      	b.n	800225a <prvProcessTimerOrBlockTask+0x52>
 8002258:	2300      	movs	r3, #0
 800225a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800225c:	4b0f      	ldr	r3, [pc, #60]	@ (800229c <prvProcessTimerOrBlockTask+0x94>)
 800225e:	6818      	ldr	r0, [r3, #0]
 8002260:	687a      	ldr	r2, [r7, #4]
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	1ad3      	subs	r3, r2, r3
 8002266:	683a      	ldr	r2, [r7, #0]
 8002268:	4619      	mov	r1, r3
 800226a:	f7fe ffc9 	bl	8001200 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800226e:	f7ff fa17 	bl	80016a0 <xTaskResumeAll>
 8002272:	4603      	mov	r3, r0
 8002274:	2b00      	cmp	r3, #0
 8002276:	d10a      	bne.n	800228e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8002278:	4b09      	ldr	r3, [pc, #36]	@ (80022a0 <prvProcessTimerOrBlockTask+0x98>)
 800227a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800227e:	601a      	str	r2, [r3, #0]
 8002280:	f3bf 8f4f 	dsb	sy
 8002284:	f3bf 8f6f 	isb	sy
}
 8002288:	e001      	b.n	800228e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800228a:	f7ff fa09 	bl	80016a0 <xTaskResumeAll>
}
 800228e:	bf00      	nop
 8002290:	3710      	adds	r7, #16
 8002292:	46bd      	mov	sp, r7
 8002294:	bd80      	pop	{r7, pc}
 8002296:	bf00      	nop
 8002298:	20000cd4 	.word	0x20000cd4
 800229c:	20000cd8 	.word	0x20000cd8
 80022a0:	e000ed04 	.word	0xe000ed04

080022a4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80022a4:	b480      	push	{r7}
 80022a6:	b085      	sub	sp, #20
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80022ac:	4b0e      	ldr	r3, [pc, #56]	@ (80022e8 <prvGetNextExpireTime+0x44>)
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d101      	bne.n	80022ba <prvGetNextExpireTime+0x16>
 80022b6:	2201      	movs	r2, #1
 80022b8:	e000      	b.n	80022bc <prvGetNextExpireTime+0x18>
 80022ba:	2200      	movs	r2, #0
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d105      	bne.n	80022d4 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80022c8:	4b07      	ldr	r3, [pc, #28]	@ (80022e8 <prvGetNextExpireTime+0x44>)
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	68db      	ldr	r3, [r3, #12]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	60fb      	str	r3, [r7, #12]
 80022d2:	e001      	b.n	80022d8 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80022d4:	2300      	movs	r3, #0
 80022d6:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80022d8:	68fb      	ldr	r3, [r7, #12]
}
 80022da:	4618      	mov	r0, r3
 80022dc:	3714      	adds	r7, #20
 80022de:	46bd      	mov	sp, r7
 80022e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e4:	4770      	bx	lr
 80022e6:	bf00      	nop
 80022e8:	20000cd0 	.word	0x20000cd0

080022ec <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80022ec:	b580      	push	{r7, lr}
 80022ee:	b084      	sub	sp, #16
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80022f4:	f7ff fa72 	bl	80017dc <xTaskGetTickCount>
 80022f8:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80022fa:	4b0b      	ldr	r3, [pc, #44]	@ (8002328 <prvSampleTimeNow+0x3c>)
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	68fa      	ldr	r2, [r7, #12]
 8002300:	429a      	cmp	r2, r3
 8002302:	d205      	bcs.n	8002310 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8002304:	f000 f93a 	bl	800257c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	2201      	movs	r2, #1
 800230c:	601a      	str	r2, [r3, #0]
 800230e:	e002      	b.n	8002316 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	2200      	movs	r2, #0
 8002314:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8002316:	4a04      	ldr	r2, [pc, #16]	@ (8002328 <prvSampleTimeNow+0x3c>)
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800231c:	68fb      	ldr	r3, [r7, #12]
}
 800231e:	4618      	mov	r0, r3
 8002320:	3710      	adds	r7, #16
 8002322:	46bd      	mov	sp, r7
 8002324:	bd80      	pop	{r7, pc}
 8002326:	bf00      	nop
 8002328:	20000ce0 	.word	0x20000ce0

0800232c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800232c:	b580      	push	{r7, lr}
 800232e:	b086      	sub	sp, #24
 8002330:	af00      	add	r7, sp, #0
 8002332:	60f8      	str	r0, [r7, #12]
 8002334:	60b9      	str	r1, [r7, #8]
 8002336:	607a      	str	r2, [r7, #4]
 8002338:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800233a:	2300      	movs	r3, #0
 800233c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	68ba      	ldr	r2, [r7, #8]
 8002342:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	68fa      	ldr	r2, [r7, #12]
 8002348:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800234a:	68ba      	ldr	r2, [r7, #8]
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	429a      	cmp	r2, r3
 8002350:	d812      	bhi.n	8002378 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002352:	687a      	ldr	r2, [r7, #4]
 8002354:	683b      	ldr	r3, [r7, #0]
 8002356:	1ad2      	subs	r2, r2, r3
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	699b      	ldr	r3, [r3, #24]
 800235c:	429a      	cmp	r2, r3
 800235e:	d302      	bcc.n	8002366 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8002360:	2301      	movs	r3, #1
 8002362:	617b      	str	r3, [r7, #20]
 8002364:	e01b      	b.n	800239e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8002366:	4b10      	ldr	r3, [pc, #64]	@ (80023a8 <prvInsertTimerInActiveList+0x7c>)
 8002368:	681a      	ldr	r2, [r3, #0]
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	3304      	adds	r3, #4
 800236e:	4619      	mov	r1, r3
 8002370:	4610      	mov	r0, r2
 8002372:	f7fe f9c0 	bl	80006f6 <vListInsert>
 8002376:	e012      	b.n	800239e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8002378:	687a      	ldr	r2, [r7, #4]
 800237a:	683b      	ldr	r3, [r7, #0]
 800237c:	429a      	cmp	r2, r3
 800237e:	d206      	bcs.n	800238e <prvInsertTimerInActiveList+0x62>
 8002380:	68ba      	ldr	r2, [r7, #8]
 8002382:	683b      	ldr	r3, [r7, #0]
 8002384:	429a      	cmp	r2, r3
 8002386:	d302      	bcc.n	800238e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8002388:	2301      	movs	r3, #1
 800238a:	617b      	str	r3, [r7, #20]
 800238c:	e007      	b.n	800239e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800238e:	4b07      	ldr	r3, [pc, #28]	@ (80023ac <prvInsertTimerInActiveList+0x80>)
 8002390:	681a      	ldr	r2, [r3, #0]
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	3304      	adds	r3, #4
 8002396:	4619      	mov	r1, r3
 8002398:	4610      	mov	r0, r2
 800239a:	f7fe f9ac 	bl	80006f6 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800239e:	697b      	ldr	r3, [r7, #20]
}
 80023a0:	4618      	mov	r0, r3
 80023a2:	3718      	adds	r7, #24
 80023a4:	46bd      	mov	sp, r7
 80023a6:	bd80      	pop	{r7, pc}
 80023a8:	20000cd4 	.word	0x20000cd4
 80023ac:	20000cd0 	.word	0x20000cd0

080023b0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80023b0:	b580      	push	{r7, lr}
 80023b2:	b08e      	sub	sp, #56	@ 0x38
 80023b4:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80023b6:	e0ce      	b.n	8002556 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	da19      	bge.n	80023f2 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80023be:	1d3b      	adds	r3, r7, #4
 80023c0:	3304      	adds	r3, #4
 80023c2:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80023c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d10b      	bne.n	80023e2 <prvProcessReceivedCommands+0x32>
	__asm volatile
 80023ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80023ce:	f383 8811 	msr	BASEPRI, r3
 80023d2:	f3bf 8f6f 	isb	sy
 80023d6:	f3bf 8f4f 	dsb	sy
 80023da:	61fb      	str	r3, [r7, #28]
}
 80023dc:	bf00      	nop
 80023de:	bf00      	nop
 80023e0:	e7fd      	b.n	80023de <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80023e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80023e8:	6850      	ldr	r0, [r2, #4]
 80023ea:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80023ec:	6892      	ldr	r2, [r2, #8]
 80023ee:	4611      	mov	r1, r2
 80023f0:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	f2c0 80ae 	blt.w	8002556 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80023fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002400:	695b      	ldr	r3, [r3, #20]
 8002402:	2b00      	cmp	r3, #0
 8002404:	d004      	beq.n	8002410 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8002406:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002408:	3304      	adds	r3, #4
 800240a:	4618      	mov	r0, r3
 800240c:	f7fe f9ac 	bl	8000768 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8002410:	463b      	mov	r3, r7
 8002412:	4618      	mov	r0, r3
 8002414:	f7ff ff6a 	bl	80022ec <prvSampleTimeNow>
 8002418:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	2b09      	cmp	r3, #9
 800241e:	f200 8097 	bhi.w	8002550 <prvProcessReceivedCommands+0x1a0>
 8002422:	a201      	add	r2, pc, #4	@ (adr r2, 8002428 <prvProcessReceivedCommands+0x78>)
 8002424:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002428:	08002451 	.word	0x08002451
 800242c:	08002451 	.word	0x08002451
 8002430:	08002451 	.word	0x08002451
 8002434:	080024c7 	.word	0x080024c7
 8002438:	080024db 	.word	0x080024db
 800243c:	08002527 	.word	0x08002527
 8002440:	08002451 	.word	0x08002451
 8002444:	08002451 	.word	0x08002451
 8002448:	080024c7 	.word	0x080024c7
 800244c:	080024db 	.word	0x080024db
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8002450:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002452:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8002456:	f043 0301 	orr.w	r3, r3, #1
 800245a:	b2da      	uxtb	r2, r3
 800245c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800245e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8002462:	68ba      	ldr	r2, [r7, #8]
 8002464:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002466:	699b      	ldr	r3, [r3, #24]
 8002468:	18d1      	adds	r1, r2, r3
 800246a:	68bb      	ldr	r3, [r7, #8]
 800246c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800246e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002470:	f7ff ff5c 	bl	800232c <prvInsertTimerInActiveList>
 8002474:	4603      	mov	r3, r0
 8002476:	2b00      	cmp	r3, #0
 8002478:	d06c      	beq.n	8002554 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800247a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800247c:	6a1b      	ldr	r3, [r3, #32]
 800247e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002480:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8002482:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002484:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8002488:	f003 0304 	and.w	r3, r3, #4
 800248c:	2b00      	cmp	r3, #0
 800248e:	d061      	beq.n	8002554 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8002490:	68ba      	ldr	r2, [r7, #8]
 8002492:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002494:	699b      	ldr	r3, [r3, #24]
 8002496:	441a      	add	r2, r3
 8002498:	2300      	movs	r3, #0
 800249a:	9300      	str	r3, [sp, #0]
 800249c:	2300      	movs	r3, #0
 800249e:	2100      	movs	r1, #0
 80024a0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80024a2:	f7ff fe01 	bl	80020a8 <xTimerGenericCommand>
 80024a6:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80024a8:	6a3b      	ldr	r3, [r7, #32]
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d152      	bne.n	8002554 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 80024ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80024b2:	f383 8811 	msr	BASEPRI, r3
 80024b6:	f3bf 8f6f 	isb	sy
 80024ba:	f3bf 8f4f 	dsb	sy
 80024be:	61bb      	str	r3, [r7, #24]
}
 80024c0:	bf00      	nop
 80024c2:	bf00      	nop
 80024c4:	e7fd      	b.n	80024c2 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80024c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80024c8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80024cc:	f023 0301 	bic.w	r3, r3, #1
 80024d0:	b2da      	uxtb	r2, r3
 80024d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80024d4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80024d8:	e03d      	b.n	8002556 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80024da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80024dc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80024e0:	f043 0301 	orr.w	r3, r3, #1
 80024e4:	b2da      	uxtb	r2, r3
 80024e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80024e8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80024ec:	68ba      	ldr	r2, [r7, #8]
 80024ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80024f0:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80024f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80024f4:	699b      	ldr	r3, [r3, #24]
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d10b      	bne.n	8002512 <prvProcessReceivedCommands+0x162>
	__asm volatile
 80024fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80024fe:	f383 8811 	msr	BASEPRI, r3
 8002502:	f3bf 8f6f 	isb	sy
 8002506:	f3bf 8f4f 	dsb	sy
 800250a:	617b      	str	r3, [r7, #20]
}
 800250c:	bf00      	nop
 800250e:	bf00      	nop
 8002510:	e7fd      	b.n	800250e <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8002512:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002514:	699a      	ldr	r2, [r3, #24]
 8002516:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002518:	18d1      	adds	r1, r2, r3
 800251a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800251c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800251e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002520:	f7ff ff04 	bl	800232c <prvInsertTimerInActiveList>
					break;
 8002524:	e017      	b.n	8002556 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8002526:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002528:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800252c:	f003 0302 	and.w	r3, r3, #2
 8002530:	2b00      	cmp	r3, #0
 8002532:	d103      	bne.n	800253c <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8002534:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002536:	f000 fbe7 	bl	8002d08 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800253a:	e00c      	b.n	8002556 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800253c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800253e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8002542:	f023 0301 	bic.w	r3, r3, #1
 8002546:	b2da      	uxtb	r2, r3
 8002548:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800254a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800254e:	e002      	b.n	8002556 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8002550:	bf00      	nop
 8002552:	e000      	b.n	8002556 <prvProcessReceivedCommands+0x1a6>
					break;
 8002554:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8002556:	4b08      	ldr	r3, [pc, #32]	@ (8002578 <prvProcessReceivedCommands+0x1c8>)
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	1d39      	adds	r1, r7, #4
 800255c:	2200      	movs	r2, #0
 800255e:	4618      	mov	r0, r3
 8002560:	f7fe fc12 	bl	8000d88 <xQueueReceive>
 8002564:	4603      	mov	r3, r0
 8002566:	2b00      	cmp	r3, #0
 8002568:	f47f af26 	bne.w	80023b8 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800256c:	bf00      	nop
 800256e:	bf00      	nop
 8002570:	3730      	adds	r7, #48	@ 0x30
 8002572:	46bd      	mov	sp, r7
 8002574:	bd80      	pop	{r7, pc}
 8002576:	bf00      	nop
 8002578:	20000cd8 	.word	0x20000cd8

0800257c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800257c:	b580      	push	{r7, lr}
 800257e:	b088      	sub	sp, #32
 8002580:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8002582:	e049      	b.n	8002618 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8002584:	4b2e      	ldr	r3, [pc, #184]	@ (8002640 <prvSwitchTimerLists+0xc4>)
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	68db      	ldr	r3, [r3, #12]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800258e:	4b2c      	ldr	r3, [pc, #176]	@ (8002640 <prvSwitchTimerLists+0xc4>)
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	68db      	ldr	r3, [r3, #12]
 8002594:	68db      	ldr	r3, [r3, #12]
 8002596:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	3304      	adds	r3, #4
 800259c:	4618      	mov	r0, r3
 800259e:	f7fe f8e3 	bl	8000768 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	6a1b      	ldr	r3, [r3, #32]
 80025a6:	68f8      	ldr	r0, [r7, #12]
 80025a8:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80025b0:	f003 0304 	and.w	r3, r3, #4
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d02f      	beq.n	8002618 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	699b      	ldr	r3, [r3, #24]
 80025bc:	693a      	ldr	r2, [r7, #16]
 80025be:	4413      	add	r3, r2
 80025c0:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80025c2:	68ba      	ldr	r2, [r7, #8]
 80025c4:	693b      	ldr	r3, [r7, #16]
 80025c6:	429a      	cmp	r2, r3
 80025c8:	d90e      	bls.n	80025e8 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	68ba      	ldr	r2, [r7, #8]
 80025ce:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	68fa      	ldr	r2, [r7, #12]
 80025d4:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80025d6:	4b1a      	ldr	r3, [pc, #104]	@ (8002640 <prvSwitchTimerLists+0xc4>)
 80025d8:	681a      	ldr	r2, [r3, #0]
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	3304      	adds	r3, #4
 80025de:	4619      	mov	r1, r3
 80025e0:	4610      	mov	r0, r2
 80025e2:	f7fe f888 	bl	80006f6 <vListInsert>
 80025e6:	e017      	b.n	8002618 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80025e8:	2300      	movs	r3, #0
 80025ea:	9300      	str	r3, [sp, #0]
 80025ec:	2300      	movs	r3, #0
 80025ee:	693a      	ldr	r2, [r7, #16]
 80025f0:	2100      	movs	r1, #0
 80025f2:	68f8      	ldr	r0, [r7, #12]
 80025f4:	f7ff fd58 	bl	80020a8 <xTimerGenericCommand>
 80025f8:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d10b      	bne.n	8002618 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8002600:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002604:	f383 8811 	msr	BASEPRI, r3
 8002608:	f3bf 8f6f 	isb	sy
 800260c:	f3bf 8f4f 	dsb	sy
 8002610:	603b      	str	r3, [r7, #0]
}
 8002612:	bf00      	nop
 8002614:	bf00      	nop
 8002616:	e7fd      	b.n	8002614 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8002618:	4b09      	ldr	r3, [pc, #36]	@ (8002640 <prvSwitchTimerLists+0xc4>)
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	2b00      	cmp	r3, #0
 8002620:	d1b0      	bne.n	8002584 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8002622:	4b07      	ldr	r3, [pc, #28]	@ (8002640 <prvSwitchTimerLists+0xc4>)
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8002628:	4b06      	ldr	r3, [pc, #24]	@ (8002644 <prvSwitchTimerLists+0xc8>)
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	4a04      	ldr	r2, [pc, #16]	@ (8002640 <prvSwitchTimerLists+0xc4>)
 800262e:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8002630:	4a04      	ldr	r2, [pc, #16]	@ (8002644 <prvSwitchTimerLists+0xc8>)
 8002632:	697b      	ldr	r3, [r7, #20]
 8002634:	6013      	str	r3, [r2, #0]
}
 8002636:	bf00      	nop
 8002638:	3718      	adds	r7, #24
 800263a:	46bd      	mov	sp, r7
 800263c:	bd80      	pop	{r7, pc}
 800263e:	bf00      	nop
 8002640:	20000cd0 	.word	0x20000cd0
 8002644:	20000cd4 	.word	0x20000cd4

08002648 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8002648:	b580      	push	{r7, lr}
 800264a:	b082      	sub	sp, #8
 800264c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800264e:	f000 f96b 	bl	8002928 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8002652:	4b15      	ldr	r3, [pc, #84]	@ (80026a8 <prvCheckForValidListAndQueue+0x60>)
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	2b00      	cmp	r3, #0
 8002658:	d120      	bne.n	800269c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800265a:	4814      	ldr	r0, [pc, #80]	@ (80026ac <prvCheckForValidListAndQueue+0x64>)
 800265c:	f7fd fffa 	bl	8000654 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8002660:	4813      	ldr	r0, [pc, #76]	@ (80026b0 <prvCheckForValidListAndQueue+0x68>)
 8002662:	f7fd fff7 	bl	8000654 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8002666:	4b13      	ldr	r3, [pc, #76]	@ (80026b4 <prvCheckForValidListAndQueue+0x6c>)
 8002668:	4a10      	ldr	r2, [pc, #64]	@ (80026ac <prvCheckForValidListAndQueue+0x64>)
 800266a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800266c:	4b12      	ldr	r3, [pc, #72]	@ (80026b8 <prvCheckForValidListAndQueue+0x70>)
 800266e:	4a10      	ldr	r2, [pc, #64]	@ (80026b0 <prvCheckForValidListAndQueue+0x68>)
 8002670:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8002672:	2300      	movs	r3, #0
 8002674:	9300      	str	r3, [sp, #0]
 8002676:	4b11      	ldr	r3, [pc, #68]	@ (80026bc <prvCheckForValidListAndQueue+0x74>)
 8002678:	4a11      	ldr	r2, [pc, #68]	@ (80026c0 <prvCheckForValidListAndQueue+0x78>)
 800267a:	2110      	movs	r1, #16
 800267c:	200a      	movs	r0, #10
 800267e:	f7fe f907 	bl	8000890 <xQueueGenericCreateStatic>
 8002682:	4603      	mov	r3, r0
 8002684:	4a08      	ldr	r2, [pc, #32]	@ (80026a8 <prvCheckForValidListAndQueue+0x60>)
 8002686:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8002688:	4b07      	ldr	r3, [pc, #28]	@ (80026a8 <prvCheckForValidListAndQueue+0x60>)
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	2b00      	cmp	r3, #0
 800268e:	d005      	beq.n	800269c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8002690:	4b05      	ldr	r3, [pc, #20]	@ (80026a8 <prvCheckForValidListAndQueue+0x60>)
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	490b      	ldr	r1, [pc, #44]	@ (80026c4 <prvCheckForValidListAndQueue+0x7c>)
 8002696:	4618      	mov	r0, r3
 8002698:	f7fe fd88 	bl	80011ac <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800269c:	f000 f976 	bl	800298c <vPortExitCritical>
}
 80026a0:	bf00      	nop
 80026a2:	46bd      	mov	sp, r7
 80026a4:	bd80      	pop	{r7, pc}
 80026a6:	bf00      	nop
 80026a8:	20000cd8 	.word	0x20000cd8
 80026ac:	20000ca8 	.word	0x20000ca8
 80026b0:	20000cbc 	.word	0x20000cbc
 80026b4:	20000cd0 	.word	0x20000cd0
 80026b8:	20000cd4 	.word	0x20000cd4
 80026bc:	20000d84 	.word	0x20000d84
 80026c0:	20000ce4 	.word	0x20000ce4
 80026c4:	080038f0 	.word	0x080038f0

080026c8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80026c8:	b480      	push	{r7}
 80026ca:	b085      	sub	sp, #20
 80026cc:	af00      	add	r7, sp, #0
 80026ce:	60f8      	str	r0, [r7, #12]
 80026d0:	60b9      	str	r1, [r7, #8]
 80026d2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	3b04      	subs	r3, #4
 80026d8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80026e0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	3b04      	subs	r3, #4
 80026e6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80026e8:	68bb      	ldr	r3, [r7, #8]
 80026ea:	f023 0201 	bic.w	r2, r3, #1
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	3b04      	subs	r3, #4
 80026f6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80026f8:	4a0c      	ldr	r2, [pc, #48]	@ (800272c <pxPortInitialiseStack+0x64>)
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	3b14      	subs	r3, #20
 8002702:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8002704:	687a      	ldr	r2, [r7, #4]
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	3b04      	subs	r3, #4
 800270e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	f06f 0202 	mvn.w	r2, #2
 8002716:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	3b20      	subs	r3, #32
 800271c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800271e:	68fb      	ldr	r3, [r7, #12]
}
 8002720:	4618      	mov	r0, r3
 8002722:	3714      	adds	r7, #20
 8002724:	46bd      	mov	sp, r7
 8002726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800272a:	4770      	bx	lr
 800272c:	08002731 	.word	0x08002731

08002730 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8002730:	b480      	push	{r7}
 8002732:	b085      	sub	sp, #20
 8002734:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8002736:	2300      	movs	r3, #0
 8002738:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800273a:	4b13      	ldr	r3, [pc, #76]	@ (8002788 <prvTaskExitError+0x58>)
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002742:	d00b      	beq.n	800275c <prvTaskExitError+0x2c>
	__asm volatile
 8002744:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002748:	f383 8811 	msr	BASEPRI, r3
 800274c:	f3bf 8f6f 	isb	sy
 8002750:	f3bf 8f4f 	dsb	sy
 8002754:	60fb      	str	r3, [r7, #12]
}
 8002756:	bf00      	nop
 8002758:	bf00      	nop
 800275a:	e7fd      	b.n	8002758 <prvTaskExitError+0x28>
	__asm volatile
 800275c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002760:	f383 8811 	msr	BASEPRI, r3
 8002764:	f3bf 8f6f 	isb	sy
 8002768:	f3bf 8f4f 	dsb	sy
 800276c:	60bb      	str	r3, [r7, #8]
}
 800276e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8002770:	bf00      	nop
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	2b00      	cmp	r3, #0
 8002776:	d0fc      	beq.n	8002772 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8002778:	bf00      	nop
 800277a:	bf00      	nop
 800277c:	3714      	adds	r7, #20
 800277e:	46bd      	mov	sp, r7
 8002780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002784:	4770      	bx	lr
 8002786:	bf00      	nop
 8002788:	20000034 	.word	0x20000034
 800278c:	00000000 	.word	0x00000000

08002790 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8002790:	4b07      	ldr	r3, [pc, #28]	@ (80027b0 <pxCurrentTCBConst2>)
 8002792:	6819      	ldr	r1, [r3, #0]
 8002794:	6808      	ldr	r0, [r1, #0]
 8002796:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800279a:	f380 8809 	msr	PSP, r0
 800279e:	f3bf 8f6f 	isb	sy
 80027a2:	f04f 0000 	mov.w	r0, #0
 80027a6:	f380 8811 	msr	BASEPRI, r0
 80027aa:	4770      	bx	lr
 80027ac:	f3af 8000 	nop.w

080027b0 <pxCurrentTCBConst2>:
 80027b0:	200007a8 	.word	0x200007a8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80027b4:	bf00      	nop
 80027b6:	bf00      	nop

080027b8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80027b8:	4808      	ldr	r0, [pc, #32]	@ (80027dc <prvPortStartFirstTask+0x24>)
 80027ba:	6800      	ldr	r0, [r0, #0]
 80027bc:	6800      	ldr	r0, [r0, #0]
 80027be:	f380 8808 	msr	MSP, r0
 80027c2:	f04f 0000 	mov.w	r0, #0
 80027c6:	f380 8814 	msr	CONTROL, r0
 80027ca:	b662      	cpsie	i
 80027cc:	b661      	cpsie	f
 80027ce:	f3bf 8f4f 	dsb	sy
 80027d2:	f3bf 8f6f 	isb	sy
 80027d6:	df00      	svc	0
 80027d8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80027da:	bf00      	nop
 80027dc:	e000ed08 	.word	0xe000ed08

080027e0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80027e0:	b580      	push	{r7, lr}
 80027e2:	b086      	sub	sp, #24
 80027e4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80027e6:	4b47      	ldr	r3, [pc, #284]	@ (8002904 <xPortStartScheduler+0x124>)
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	4a47      	ldr	r2, [pc, #284]	@ (8002908 <xPortStartScheduler+0x128>)
 80027ec:	4293      	cmp	r3, r2
 80027ee:	d10b      	bne.n	8002808 <xPortStartScheduler+0x28>
	__asm volatile
 80027f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80027f4:	f383 8811 	msr	BASEPRI, r3
 80027f8:	f3bf 8f6f 	isb	sy
 80027fc:	f3bf 8f4f 	dsb	sy
 8002800:	60fb      	str	r3, [r7, #12]
}
 8002802:	bf00      	nop
 8002804:	bf00      	nop
 8002806:	e7fd      	b.n	8002804 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8002808:	4b3e      	ldr	r3, [pc, #248]	@ (8002904 <xPortStartScheduler+0x124>)
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	4a3f      	ldr	r2, [pc, #252]	@ (800290c <xPortStartScheduler+0x12c>)
 800280e:	4293      	cmp	r3, r2
 8002810:	d10b      	bne.n	800282a <xPortStartScheduler+0x4a>
	__asm volatile
 8002812:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002816:	f383 8811 	msr	BASEPRI, r3
 800281a:	f3bf 8f6f 	isb	sy
 800281e:	f3bf 8f4f 	dsb	sy
 8002822:	613b      	str	r3, [r7, #16]
}
 8002824:	bf00      	nop
 8002826:	bf00      	nop
 8002828:	e7fd      	b.n	8002826 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800282a:	4b39      	ldr	r3, [pc, #228]	@ (8002910 <xPortStartScheduler+0x130>)
 800282c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800282e:	697b      	ldr	r3, [r7, #20]
 8002830:	781b      	ldrb	r3, [r3, #0]
 8002832:	b2db      	uxtb	r3, r3
 8002834:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8002836:	697b      	ldr	r3, [r7, #20]
 8002838:	22ff      	movs	r2, #255	@ 0xff
 800283a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800283c:	697b      	ldr	r3, [r7, #20]
 800283e:	781b      	ldrb	r3, [r3, #0]
 8002840:	b2db      	uxtb	r3, r3
 8002842:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8002844:	78fb      	ldrb	r3, [r7, #3]
 8002846:	b2db      	uxtb	r3, r3
 8002848:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800284c:	b2da      	uxtb	r2, r3
 800284e:	4b31      	ldr	r3, [pc, #196]	@ (8002914 <xPortStartScheduler+0x134>)
 8002850:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8002852:	4b31      	ldr	r3, [pc, #196]	@ (8002918 <xPortStartScheduler+0x138>)
 8002854:	2207      	movs	r2, #7
 8002856:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8002858:	e009      	b.n	800286e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800285a:	4b2f      	ldr	r3, [pc, #188]	@ (8002918 <xPortStartScheduler+0x138>)
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	3b01      	subs	r3, #1
 8002860:	4a2d      	ldr	r2, [pc, #180]	@ (8002918 <xPortStartScheduler+0x138>)
 8002862:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8002864:	78fb      	ldrb	r3, [r7, #3]
 8002866:	b2db      	uxtb	r3, r3
 8002868:	005b      	lsls	r3, r3, #1
 800286a:	b2db      	uxtb	r3, r3
 800286c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800286e:	78fb      	ldrb	r3, [r7, #3]
 8002870:	b2db      	uxtb	r3, r3
 8002872:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002876:	2b80      	cmp	r3, #128	@ 0x80
 8002878:	d0ef      	beq.n	800285a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800287a:	4b27      	ldr	r3, [pc, #156]	@ (8002918 <xPortStartScheduler+0x138>)
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	f1c3 0307 	rsb	r3, r3, #7
 8002882:	2b04      	cmp	r3, #4
 8002884:	d00b      	beq.n	800289e <xPortStartScheduler+0xbe>
	__asm volatile
 8002886:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800288a:	f383 8811 	msr	BASEPRI, r3
 800288e:	f3bf 8f6f 	isb	sy
 8002892:	f3bf 8f4f 	dsb	sy
 8002896:	60bb      	str	r3, [r7, #8]
}
 8002898:	bf00      	nop
 800289a:	bf00      	nop
 800289c:	e7fd      	b.n	800289a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800289e:	4b1e      	ldr	r3, [pc, #120]	@ (8002918 <xPortStartScheduler+0x138>)
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	021b      	lsls	r3, r3, #8
 80028a4:	4a1c      	ldr	r2, [pc, #112]	@ (8002918 <xPortStartScheduler+0x138>)
 80028a6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80028a8:	4b1b      	ldr	r3, [pc, #108]	@ (8002918 <xPortStartScheduler+0x138>)
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80028b0:	4a19      	ldr	r2, [pc, #100]	@ (8002918 <xPortStartScheduler+0x138>)
 80028b2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	b2da      	uxtb	r2, r3
 80028b8:	697b      	ldr	r3, [r7, #20]
 80028ba:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80028bc:	4b17      	ldr	r3, [pc, #92]	@ (800291c <xPortStartScheduler+0x13c>)
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	4a16      	ldr	r2, [pc, #88]	@ (800291c <xPortStartScheduler+0x13c>)
 80028c2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80028c6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80028c8:	4b14      	ldr	r3, [pc, #80]	@ (800291c <xPortStartScheduler+0x13c>)
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	4a13      	ldr	r2, [pc, #76]	@ (800291c <xPortStartScheduler+0x13c>)
 80028ce:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80028d2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80028d4:	f000 f8da 	bl	8002a8c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80028d8:	4b11      	ldr	r3, [pc, #68]	@ (8002920 <xPortStartScheduler+0x140>)
 80028da:	2200      	movs	r2, #0
 80028dc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80028de:	f000 f8f9 	bl	8002ad4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80028e2:	4b10      	ldr	r3, [pc, #64]	@ (8002924 <xPortStartScheduler+0x144>)
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	4a0f      	ldr	r2, [pc, #60]	@ (8002924 <xPortStartScheduler+0x144>)
 80028e8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80028ec:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80028ee:	f7ff ff63 	bl	80027b8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80028f2:	f7ff f83d 	bl	8001970 <vTaskSwitchContext>
	prvTaskExitError();
 80028f6:	f7ff ff1b 	bl	8002730 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80028fa:	2300      	movs	r3, #0
}
 80028fc:	4618      	mov	r0, r3
 80028fe:	3718      	adds	r7, #24
 8002900:	46bd      	mov	sp, r7
 8002902:	bd80      	pop	{r7, pc}
 8002904:	e000ed00 	.word	0xe000ed00
 8002908:	410fc271 	.word	0x410fc271
 800290c:	410fc270 	.word	0x410fc270
 8002910:	e000e400 	.word	0xe000e400
 8002914:	20000dd4 	.word	0x20000dd4
 8002918:	20000dd8 	.word	0x20000dd8
 800291c:	e000ed20 	.word	0xe000ed20
 8002920:	20000034 	.word	0x20000034
 8002924:	e000ef34 	.word	0xe000ef34

08002928 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8002928:	b480      	push	{r7}
 800292a:	b083      	sub	sp, #12
 800292c:	af00      	add	r7, sp, #0
	__asm volatile
 800292e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002932:	f383 8811 	msr	BASEPRI, r3
 8002936:	f3bf 8f6f 	isb	sy
 800293a:	f3bf 8f4f 	dsb	sy
 800293e:	607b      	str	r3, [r7, #4]
}
 8002940:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8002942:	4b10      	ldr	r3, [pc, #64]	@ (8002984 <vPortEnterCritical+0x5c>)
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	3301      	adds	r3, #1
 8002948:	4a0e      	ldr	r2, [pc, #56]	@ (8002984 <vPortEnterCritical+0x5c>)
 800294a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800294c:	4b0d      	ldr	r3, [pc, #52]	@ (8002984 <vPortEnterCritical+0x5c>)
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	2b01      	cmp	r3, #1
 8002952:	d110      	bne.n	8002976 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8002954:	4b0c      	ldr	r3, [pc, #48]	@ (8002988 <vPortEnterCritical+0x60>)
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	b2db      	uxtb	r3, r3
 800295a:	2b00      	cmp	r3, #0
 800295c:	d00b      	beq.n	8002976 <vPortEnterCritical+0x4e>
	__asm volatile
 800295e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002962:	f383 8811 	msr	BASEPRI, r3
 8002966:	f3bf 8f6f 	isb	sy
 800296a:	f3bf 8f4f 	dsb	sy
 800296e:	603b      	str	r3, [r7, #0]
}
 8002970:	bf00      	nop
 8002972:	bf00      	nop
 8002974:	e7fd      	b.n	8002972 <vPortEnterCritical+0x4a>
	}
}
 8002976:	bf00      	nop
 8002978:	370c      	adds	r7, #12
 800297a:	46bd      	mov	sp, r7
 800297c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002980:	4770      	bx	lr
 8002982:	bf00      	nop
 8002984:	20000034 	.word	0x20000034
 8002988:	e000ed04 	.word	0xe000ed04

0800298c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800298c:	b480      	push	{r7}
 800298e:	b083      	sub	sp, #12
 8002990:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8002992:	4b12      	ldr	r3, [pc, #72]	@ (80029dc <vPortExitCritical+0x50>)
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	2b00      	cmp	r3, #0
 8002998:	d10b      	bne.n	80029b2 <vPortExitCritical+0x26>
	__asm volatile
 800299a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800299e:	f383 8811 	msr	BASEPRI, r3
 80029a2:	f3bf 8f6f 	isb	sy
 80029a6:	f3bf 8f4f 	dsb	sy
 80029aa:	607b      	str	r3, [r7, #4]
}
 80029ac:	bf00      	nop
 80029ae:	bf00      	nop
 80029b0:	e7fd      	b.n	80029ae <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80029b2:	4b0a      	ldr	r3, [pc, #40]	@ (80029dc <vPortExitCritical+0x50>)
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	3b01      	subs	r3, #1
 80029b8:	4a08      	ldr	r2, [pc, #32]	@ (80029dc <vPortExitCritical+0x50>)
 80029ba:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80029bc:	4b07      	ldr	r3, [pc, #28]	@ (80029dc <vPortExitCritical+0x50>)
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d105      	bne.n	80029d0 <vPortExitCritical+0x44>
 80029c4:	2300      	movs	r3, #0
 80029c6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80029c8:	683b      	ldr	r3, [r7, #0]
 80029ca:	f383 8811 	msr	BASEPRI, r3
}
 80029ce:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80029d0:	bf00      	nop
 80029d2:	370c      	adds	r7, #12
 80029d4:	46bd      	mov	sp, r7
 80029d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029da:	4770      	bx	lr
 80029dc:	20000034 	.word	0x20000034

080029e0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80029e0:	f3ef 8009 	mrs	r0, PSP
 80029e4:	f3bf 8f6f 	isb	sy
 80029e8:	4b15      	ldr	r3, [pc, #84]	@ (8002a40 <pxCurrentTCBConst>)
 80029ea:	681a      	ldr	r2, [r3, #0]
 80029ec:	f01e 0f10 	tst.w	lr, #16
 80029f0:	bf08      	it	eq
 80029f2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80029f6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80029fa:	6010      	str	r0, [r2, #0]
 80029fc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8002a00:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8002a04:	f380 8811 	msr	BASEPRI, r0
 8002a08:	f3bf 8f4f 	dsb	sy
 8002a0c:	f3bf 8f6f 	isb	sy
 8002a10:	f7fe ffae 	bl	8001970 <vTaskSwitchContext>
 8002a14:	f04f 0000 	mov.w	r0, #0
 8002a18:	f380 8811 	msr	BASEPRI, r0
 8002a1c:	bc09      	pop	{r0, r3}
 8002a1e:	6819      	ldr	r1, [r3, #0]
 8002a20:	6808      	ldr	r0, [r1, #0]
 8002a22:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002a26:	f01e 0f10 	tst.w	lr, #16
 8002a2a:	bf08      	it	eq
 8002a2c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8002a30:	f380 8809 	msr	PSP, r0
 8002a34:	f3bf 8f6f 	isb	sy
 8002a38:	4770      	bx	lr
 8002a3a:	bf00      	nop
 8002a3c:	f3af 8000 	nop.w

08002a40 <pxCurrentTCBConst>:
 8002a40:	200007a8 	.word	0x200007a8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8002a44:	bf00      	nop
 8002a46:	bf00      	nop

08002a48 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8002a48:	b580      	push	{r7, lr}
 8002a4a:	b082      	sub	sp, #8
 8002a4c:	af00      	add	r7, sp, #0
	__asm volatile
 8002a4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002a52:	f383 8811 	msr	BASEPRI, r3
 8002a56:	f3bf 8f6f 	isb	sy
 8002a5a:	f3bf 8f4f 	dsb	sy
 8002a5e:	607b      	str	r3, [r7, #4]
}
 8002a60:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8002a62:	f7fe fecb 	bl	80017fc <xTaskIncrementTick>
 8002a66:	4603      	mov	r3, r0
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d003      	beq.n	8002a74 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8002a6c:	4b06      	ldr	r3, [pc, #24]	@ (8002a88 <xPortSysTickHandler+0x40>)
 8002a6e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002a72:	601a      	str	r2, [r3, #0]
 8002a74:	2300      	movs	r3, #0
 8002a76:	603b      	str	r3, [r7, #0]
	__asm volatile
 8002a78:	683b      	ldr	r3, [r7, #0]
 8002a7a:	f383 8811 	msr	BASEPRI, r3
}
 8002a7e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8002a80:	bf00      	nop
 8002a82:	3708      	adds	r7, #8
 8002a84:	46bd      	mov	sp, r7
 8002a86:	bd80      	pop	{r7, pc}
 8002a88:	e000ed04 	.word	0xe000ed04

08002a8c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8002a8c:	b480      	push	{r7}
 8002a8e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8002a90:	4b0b      	ldr	r3, [pc, #44]	@ (8002ac0 <vPortSetupTimerInterrupt+0x34>)
 8002a92:	2200      	movs	r2, #0
 8002a94:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8002a96:	4b0b      	ldr	r3, [pc, #44]	@ (8002ac4 <vPortSetupTimerInterrupt+0x38>)
 8002a98:	2200      	movs	r2, #0
 8002a9a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8002a9c:	4b0a      	ldr	r3, [pc, #40]	@ (8002ac8 <vPortSetupTimerInterrupt+0x3c>)
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	4a0a      	ldr	r2, [pc, #40]	@ (8002acc <vPortSetupTimerInterrupt+0x40>)
 8002aa2:	fba2 2303 	umull	r2, r3, r2, r3
 8002aa6:	099b      	lsrs	r3, r3, #6
 8002aa8:	4a09      	ldr	r2, [pc, #36]	@ (8002ad0 <vPortSetupTimerInterrupt+0x44>)
 8002aaa:	3b01      	subs	r3, #1
 8002aac:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8002aae:	4b04      	ldr	r3, [pc, #16]	@ (8002ac0 <vPortSetupTimerInterrupt+0x34>)
 8002ab0:	2207      	movs	r2, #7
 8002ab2:	601a      	str	r2, [r3, #0]
}
 8002ab4:	bf00      	nop
 8002ab6:	46bd      	mov	sp, r7
 8002ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002abc:	4770      	bx	lr
 8002abe:	bf00      	nop
 8002ac0:	e000e010 	.word	0xe000e010
 8002ac4:	e000e018 	.word	0xe000e018
 8002ac8:	2000002c 	.word	0x2000002c
 8002acc:	10624dd3 	.word	0x10624dd3
 8002ad0:	e000e014 	.word	0xe000e014

08002ad4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8002ad4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8002ae4 <vPortEnableVFP+0x10>
 8002ad8:	6801      	ldr	r1, [r0, #0]
 8002ada:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8002ade:	6001      	str	r1, [r0, #0]
 8002ae0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8002ae2:	bf00      	nop
 8002ae4:	e000ed88 	.word	0xe000ed88

08002ae8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8002ae8:	b480      	push	{r7}
 8002aea:	b085      	sub	sp, #20
 8002aec:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8002aee:	f3ef 8305 	mrs	r3, IPSR
 8002af2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	2b0f      	cmp	r3, #15
 8002af8:	d915      	bls.n	8002b26 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8002afa:	4a18      	ldr	r2, [pc, #96]	@ (8002b5c <vPortValidateInterruptPriority+0x74>)
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	4413      	add	r3, r2
 8002b00:	781b      	ldrb	r3, [r3, #0]
 8002b02:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8002b04:	4b16      	ldr	r3, [pc, #88]	@ (8002b60 <vPortValidateInterruptPriority+0x78>)
 8002b06:	781b      	ldrb	r3, [r3, #0]
 8002b08:	7afa      	ldrb	r2, [r7, #11]
 8002b0a:	429a      	cmp	r2, r3
 8002b0c:	d20b      	bcs.n	8002b26 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8002b0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002b12:	f383 8811 	msr	BASEPRI, r3
 8002b16:	f3bf 8f6f 	isb	sy
 8002b1a:	f3bf 8f4f 	dsb	sy
 8002b1e:	607b      	str	r3, [r7, #4]
}
 8002b20:	bf00      	nop
 8002b22:	bf00      	nop
 8002b24:	e7fd      	b.n	8002b22 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8002b26:	4b0f      	ldr	r3, [pc, #60]	@ (8002b64 <vPortValidateInterruptPriority+0x7c>)
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8002b2e:	4b0e      	ldr	r3, [pc, #56]	@ (8002b68 <vPortValidateInterruptPriority+0x80>)
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	429a      	cmp	r2, r3
 8002b34:	d90b      	bls.n	8002b4e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8002b36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002b3a:	f383 8811 	msr	BASEPRI, r3
 8002b3e:	f3bf 8f6f 	isb	sy
 8002b42:	f3bf 8f4f 	dsb	sy
 8002b46:	603b      	str	r3, [r7, #0]
}
 8002b48:	bf00      	nop
 8002b4a:	bf00      	nop
 8002b4c:	e7fd      	b.n	8002b4a <vPortValidateInterruptPriority+0x62>
	}
 8002b4e:	bf00      	nop
 8002b50:	3714      	adds	r7, #20
 8002b52:	46bd      	mov	sp, r7
 8002b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b58:	4770      	bx	lr
 8002b5a:	bf00      	nop
 8002b5c:	e000e3f0 	.word	0xe000e3f0
 8002b60:	20000dd4 	.word	0x20000dd4
 8002b64:	e000ed0c 	.word	0xe000ed0c
 8002b68:	20000dd8 	.word	0x20000dd8

08002b6c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8002b6c:	b580      	push	{r7, lr}
 8002b6e:	b08a      	sub	sp, #40	@ 0x28
 8002b70:	af00      	add	r7, sp, #0
 8002b72:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8002b74:	2300      	movs	r3, #0
 8002b76:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8002b78:	f7fe fd84 	bl	8001684 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8002b7c:	4b5c      	ldr	r3, [pc, #368]	@ (8002cf0 <pvPortMalloc+0x184>)
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d101      	bne.n	8002b88 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8002b84:	f000 f924 	bl	8002dd0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8002b88:	4b5a      	ldr	r3, [pc, #360]	@ (8002cf4 <pvPortMalloc+0x188>)
 8002b8a:	681a      	ldr	r2, [r3, #0]
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	4013      	ands	r3, r2
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	f040 8095 	bne.w	8002cc0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d01e      	beq.n	8002bda <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8002b9c:	2208      	movs	r2, #8
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	4413      	add	r3, r2
 8002ba2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	f003 0307 	and.w	r3, r3, #7
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d015      	beq.n	8002bda <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	f023 0307 	bic.w	r3, r3, #7
 8002bb4:	3308      	adds	r3, #8
 8002bb6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	f003 0307 	and.w	r3, r3, #7
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d00b      	beq.n	8002bda <pvPortMalloc+0x6e>
	__asm volatile
 8002bc2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002bc6:	f383 8811 	msr	BASEPRI, r3
 8002bca:	f3bf 8f6f 	isb	sy
 8002bce:	f3bf 8f4f 	dsb	sy
 8002bd2:	617b      	str	r3, [r7, #20]
}
 8002bd4:	bf00      	nop
 8002bd6:	bf00      	nop
 8002bd8:	e7fd      	b.n	8002bd6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d06f      	beq.n	8002cc0 <pvPortMalloc+0x154>
 8002be0:	4b45      	ldr	r3, [pc, #276]	@ (8002cf8 <pvPortMalloc+0x18c>)
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	687a      	ldr	r2, [r7, #4]
 8002be6:	429a      	cmp	r2, r3
 8002be8:	d86a      	bhi.n	8002cc0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8002bea:	4b44      	ldr	r3, [pc, #272]	@ (8002cfc <pvPortMalloc+0x190>)
 8002bec:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8002bee:	4b43      	ldr	r3, [pc, #268]	@ (8002cfc <pvPortMalloc+0x190>)
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8002bf4:	e004      	b.n	8002c00 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8002bf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bf8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8002bfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8002c00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c02:	685b      	ldr	r3, [r3, #4]
 8002c04:	687a      	ldr	r2, [r7, #4]
 8002c06:	429a      	cmp	r2, r3
 8002c08:	d903      	bls.n	8002c12 <pvPortMalloc+0xa6>
 8002c0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d1f1      	bne.n	8002bf6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8002c12:	4b37      	ldr	r3, [pc, #220]	@ (8002cf0 <pvPortMalloc+0x184>)
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002c18:	429a      	cmp	r2, r3
 8002c1a:	d051      	beq.n	8002cc0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8002c1c:	6a3b      	ldr	r3, [r7, #32]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	2208      	movs	r2, #8
 8002c22:	4413      	add	r3, r2
 8002c24:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8002c26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c28:	681a      	ldr	r2, [r3, #0]
 8002c2a:	6a3b      	ldr	r3, [r7, #32]
 8002c2c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8002c2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c30:	685a      	ldr	r2, [r3, #4]
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	1ad2      	subs	r2, r2, r3
 8002c36:	2308      	movs	r3, #8
 8002c38:	005b      	lsls	r3, r3, #1
 8002c3a:	429a      	cmp	r2, r3
 8002c3c:	d920      	bls.n	8002c80 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8002c3e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	4413      	add	r3, r2
 8002c44:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8002c46:	69bb      	ldr	r3, [r7, #24]
 8002c48:	f003 0307 	and.w	r3, r3, #7
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d00b      	beq.n	8002c68 <pvPortMalloc+0xfc>
	__asm volatile
 8002c50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002c54:	f383 8811 	msr	BASEPRI, r3
 8002c58:	f3bf 8f6f 	isb	sy
 8002c5c:	f3bf 8f4f 	dsb	sy
 8002c60:	613b      	str	r3, [r7, #16]
}
 8002c62:	bf00      	nop
 8002c64:	bf00      	nop
 8002c66:	e7fd      	b.n	8002c64 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8002c68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c6a:	685a      	ldr	r2, [r3, #4]
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	1ad2      	subs	r2, r2, r3
 8002c70:	69bb      	ldr	r3, [r7, #24]
 8002c72:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8002c74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c76:	687a      	ldr	r2, [r7, #4]
 8002c78:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8002c7a:	69b8      	ldr	r0, [r7, #24]
 8002c7c:	f000 f90a 	bl	8002e94 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8002c80:	4b1d      	ldr	r3, [pc, #116]	@ (8002cf8 <pvPortMalloc+0x18c>)
 8002c82:	681a      	ldr	r2, [r3, #0]
 8002c84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c86:	685b      	ldr	r3, [r3, #4]
 8002c88:	1ad3      	subs	r3, r2, r3
 8002c8a:	4a1b      	ldr	r2, [pc, #108]	@ (8002cf8 <pvPortMalloc+0x18c>)
 8002c8c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8002c8e:	4b1a      	ldr	r3, [pc, #104]	@ (8002cf8 <pvPortMalloc+0x18c>)
 8002c90:	681a      	ldr	r2, [r3, #0]
 8002c92:	4b1b      	ldr	r3, [pc, #108]	@ (8002d00 <pvPortMalloc+0x194>)
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	429a      	cmp	r2, r3
 8002c98:	d203      	bcs.n	8002ca2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8002c9a:	4b17      	ldr	r3, [pc, #92]	@ (8002cf8 <pvPortMalloc+0x18c>)
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	4a18      	ldr	r2, [pc, #96]	@ (8002d00 <pvPortMalloc+0x194>)
 8002ca0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8002ca2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ca4:	685a      	ldr	r2, [r3, #4]
 8002ca6:	4b13      	ldr	r3, [pc, #76]	@ (8002cf4 <pvPortMalloc+0x188>)
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	431a      	orrs	r2, r3
 8002cac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cae:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8002cb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cb2:	2200      	movs	r2, #0
 8002cb4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8002cb6:	4b13      	ldr	r3, [pc, #76]	@ (8002d04 <pvPortMalloc+0x198>)
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	3301      	adds	r3, #1
 8002cbc:	4a11      	ldr	r2, [pc, #68]	@ (8002d04 <pvPortMalloc+0x198>)
 8002cbe:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8002cc0:	f7fe fcee 	bl	80016a0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8002cc4:	69fb      	ldr	r3, [r7, #28]
 8002cc6:	f003 0307 	and.w	r3, r3, #7
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d00b      	beq.n	8002ce6 <pvPortMalloc+0x17a>
	__asm volatile
 8002cce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002cd2:	f383 8811 	msr	BASEPRI, r3
 8002cd6:	f3bf 8f6f 	isb	sy
 8002cda:	f3bf 8f4f 	dsb	sy
 8002cde:	60fb      	str	r3, [r7, #12]
}
 8002ce0:	bf00      	nop
 8002ce2:	bf00      	nop
 8002ce4:	e7fd      	b.n	8002ce2 <pvPortMalloc+0x176>
	return pvReturn;
 8002ce6:	69fb      	ldr	r3, [r7, #28]
}
 8002ce8:	4618      	mov	r0, r3
 8002cea:	3728      	adds	r7, #40	@ 0x28
 8002cec:	46bd      	mov	sp, r7
 8002cee:	bd80      	pop	{r7, pc}
 8002cf0:	200049e4 	.word	0x200049e4
 8002cf4:	200049f8 	.word	0x200049f8
 8002cf8:	200049e8 	.word	0x200049e8
 8002cfc:	200049dc 	.word	0x200049dc
 8002d00:	200049ec 	.word	0x200049ec
 8002d04:	200049f0 	.word	0x200049f0

08002d08 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8002d08:	b580      	push	{r7, lr}
 8002d0a:	b086      	sub	sp, #24
 8002d0c:	af00      	add	r7, sp, #0
 8002d0e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d04f      	beq.n	8002dba <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8002d1a:	2308      	movs	r3, #8
 8002d1c:	425b      	negs	r3, r3
 8002d1e:	697a      	ldr	r2, [r7, #20]
 8002d20:	4413      	add	r3, r2
 8002d22:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8002d24:	697b      	ldr	r3, [r7, #20]
 8002d26:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8002d28:	693b      	ldr	r3, [r7, #16]
 8002d2a:	685a      	ldr	r2, [r3, #4]
 8002d2c:	4b25      	ldr	r3, [pc, #148]	@ (8002dc4 <vPortFree+0xbc>)
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	4013      	ands	r3, r2
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d10b      	bne.n	8002d4e <vPortFree+0x46>
	__asm volatile
 8002d36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002d3a:	f383 8811 	msr	BASEPRI, r3
 8002d3e:	f3bf 8f6f 	isb	sy
 8002d42:	f3bf 8f4f 	dsb	sy
 8002d46:	60fb      	str	r3, [r7, #12]
}
 8002d48:	bf00      	nop
 8002d4a:	bf00      	nop
 8002d4c:	e7fd      	b.n	8002d4a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8002d4e:	693b      	ldr	r3, [r7, #16]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d00b      	beq.n	8002d6e <vPortFree+0x66>
	__asm volatile
 8002d56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002d5a:	f383 8811 	msr	BASEPRI, r3
 8002d5e:	f3bf 8f6f 	isb	sy
 8002d62:	f3bf 8f4f 	dsb	sy
 8002d66:	60bb      	str	r3, [r7, #8]
}
 8002d68:	bf00      	nop
 8002d6a:	bf00      	nop
 8002d6c:	e7fd      	b.n	8002d6a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8002d6e:	693b      	ldr	r3, [r7, #16]
 8002d70:	685a      	ldr	r2, [r3, #4]
 8002d72:	4b14      	ldr	r3, [pc, #80]	@ (8002dc4 <vPortFree+0xbc>)
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	4013      	ands	r3, r2
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d01e      	beq.n	8002dba <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8002d7c:	693b      	ldr	r3, [r7, #16]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d11a      	bne.n	8002dba <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8002d84:	693b      	ldr	r3, [r7, #16]
 8002d86:	685a      	ldr	r2, [r3, #4]
 8002d88:	4b0e      	ldr	r3, [pc, #56]	@ (8002dc4 <vPortFree+0xbc>)
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	43db      	mvns	r3, r3
 8002d8e:	401a      	ands	r2, r3
 8002d90:	693b      	ldr	r3, [r7, #16]
 8002d92:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8002d94:	f7fe fc76 	bl	8001684 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8002d98:	693b      	ldr	r3, [r7, #16]
 8002d9a:	685a      	ldr	r2, [r3, #4]
 8002d9c:	4b0a      	ldr	r3, [pc, #40]	@ (8002dc8 <vPortFree+0xc0>)
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	4413      	add	r3, r2
 8002da2:	4a09      	ldr	r2, [pc, #36]	@ (8002dc8 <vPortFree+0xc0>)
 8002da4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8002da6:	6938      	ldr	r0, [r7, #16]
 8002da8:	f000 f874 	bl	8002e94 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8002dac:	4b07      	ldr	r3, [pc, #28]	@ (8002dcc <vPortFree+0xc4>)
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	3301      	adds	r3, #1
 8002db2:	4a06      	ldr	r2, [pc, #24]	@ (8002dcc <vPortFree+0xc4>)
 8002db4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8002db6:	f7fe fc73 	bl	80016a0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8002dba:	bf00      	nop
 8002dbc:	3718      	adds	r7, #24
 8002dbe:	46bd      	mov	sp, r7
 8002dc0:	bd80      	pop	{r7, pc}
 8002dc2:	bf00      	nop
 8002dc4:	200049f8 	.word	0x200049f8
 8002dc8:	200049e8 	.word	0x200049e8
 8002dcc:	200049f4 	.word	0x200049f4

08002dd0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8002dd0:	b480      	push	{r7}
 8002dd2:	b085      	sub	sp, #20
 8002dd4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8002dd6:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8002dda:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8002ddc:	4b27      	ldr	r3, [pc, #156]	@ (8002e7c <prvHeapInit+0xac>)
 8002dde:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	f003 0307 	and.w	r3, r3, #7
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d00c      	beq.n	8002e04 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	3307      	adds	r3, #7
 8002dee:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	f023 0307 	bic.w	r3, r3, #7
 8002df6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8002df8:	68ba      	ldr	r2, [r7, #8]
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	1ad3      	subs	r3, r2, r3
 8002dfe:	4a1f      	ldr	r2, [pc, #124]	@ (8002e7c <prvHeapInit+0xac>)
 8002e00:	4413      	add	r3, r2
 8002e02:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8002e08:	4a1d      	ldr	r2, [pc, #116]	@ (8002e80 <prvHeapInit+0xb0>)
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8002e0e:	4b1c      	ldr	r3, [pc, #112]	@ (8002e80 <prvHeapInit+0xb0>)
 8002e10:	2200      	movs	r2, #0
 8002e12:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	68ba      	ldr	r2, [r7, #8]
 8002e18:	4413      	add	r3, r2
 8002e1a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8002e1c:	2208      	movs	r2, #8
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	1a9b      	subs	r3, r3, r2
 8002e22:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	f023 0307 	bic.w	r3, r3, #7
 8002e2a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	4a15      	ldr	r2, [pc, #84]	@ (8002e84 <prvHeapInit+0xb4>)
 8002e30:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8002e32:	4b14      	ldr	r3, [pc, #80]	@ (8002e84 <prvHeapInit+0xb4>)
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	2200      	movs	r2, #0
 8002e38:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8002e3a:	4b12      	ldr	r3, [pc, #72]	@ (8002e84 <prvHeapInit+0xb4>)
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	2200      	movs	r2, #0
 8002e40:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8002e46:	683b      	ldr	r3, [r7, #0]
 8002e48:	68fa      	ldr	r2, [r7, #12]
 8002e4a:	1ad2      	subs	r2, r2, r3
 8002e4c:	683b      	ldr	r3, [r7, #0]
 8002e4e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8002e50:	4b0c      	ldr	r3, [pc, #48]	@ (8002e84 <prvHeapInit+0xb4>)
 8002e52:	681a      	ldr	r2, [r3, #0]
 8002e54:	683b      	ldr	r3, [r7, #0]
 8002e56:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8002e58:	683b      	ldr	r3, [r7, #0]
 8002e5a:	685b      	ldr	r3, [r3, #4]
 8002e5c:	4a0a      	ldr	r2, [pc, #40]	@ (8002e88 <prvHeapInit+0xb8>)
 8002e5e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8002e60:	683b      	ldr	r3, [r7, #0]
 8002e62:	685b      	ldr	r3, [r3, #4]
 8002e64:	4a09      	ldr	r2, [pc, #36]	@ (8002e8c <prvHeapInit+0xbc>)
 8002e66:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8002e68:	4b09      	ldr	r3, [pc, #36]	@ (8002e90 <prvHeapInit+0xc0>)
 8002e6a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8002e6e:	601a      	str	r2, [r3, #0]
}
 8002e70:	bf00      	nop
 8002e72:	3714      	adds	r7, #20
 8002e74:	46bd      	mov	sp, r7
 8002e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e7a:	4770      	bx	lr
 8002e7c:	20000ddc 	.word	0x20000ddc
 8002e80:	200049dc 	.word	0x200049dc
 8002e84:	200049e4 	.word	0x200049e4
 8002e88:	200049ec 	.word	0x200049ec
 8002e8c:	200049e8 	.word	0x200049e8
 8002e90:	200049f8 	.word	0x200049f8

08002e94 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8002e94:	b480      	push	{r7}
 8002e96:	b085      	sub	sp, #20
 8002e98:	af00      	add	r7, sp, #0
 8002e9a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8002e9c:	4b28      	ldr	r3, [pc, #160]	@ (8002f40 <prvInsertBlockIntoFreeList+0xac>)
 8002e9e:	60fb      	str	r3, [r7, #12]
 8002ea0:	e002      	b.n	8002ea8 <prvInsertBlockIntoFreeList+0x14>
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	60fb      	str	r3, [r7, #12]
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	687a      	ldr	r2, [r7, #4]
 8002eae:	429a      	cmp	r2, r3
 8002eb0:	d8f7      	bhi.n	8002ea2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	685b      	ldr	r3, [r3, #4]
 8002eba:	68ba      	ldr	r2, [r7, #8]
 8002ebc:	4413      	add	r3, r2
 8002ebe:	687a      	ldr	r2, [r7, #4]
 8002ec0:	429a      	cmp	r2, r3
 8002ec2:	d108      	bne.n	8002ed6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	685a      	ldr	r2, [r3, #4]
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	685b      	ldr	r3, [r3, #4]
 8002ecc:	441a      	add	r2, r3
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	685b      	ldr	r3, [r3, #4]
 8002ede:	68ba      	ldr	r2, [r7, #8]
 8002ee0:	441a      	add	r2, r3
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	429a      	cmp	r2, r3
 8002ee8:	d118      	bne.n	8002f1c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	681a      	ldr	r2, [r3, #0]
 8002eee:	4b15      	ldr	r3, [pc, #84]	@ (8002f44 <prvInsertBlockIntoFreeList+0xb0>)
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	429a      	cmp	r2, r3
 8002ef4:	d00d      	beq.n	8002f12 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	685a      	ldr	r2, [r3, #4]
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	685b      	ldr	r3, [r3, #4]
 8002f00:	441a      	add	r2, r3
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	681a      	ldr	r2, [r3, #0]
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	601a      	str	r2, [r3, #0]
 8002f10:	e008      	b.n	8002f24 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8002f12:	4b0c      	ldr	r3, [pc, #48]	@ (8002f44 <prvInsertBlockIntoFreeList+0xb0>)
 8002f14:	681a      	ldr	r2, [r3, #0]
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	601a      	str	r2, [r3, #0]
 8002f1a:	e003      	b.n	8002f24 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	681a      	ldr	r2, [r3, #0]
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8002f24:	68fa      	ldr	r2, [r7, #12]
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	429a      	cmp	r2, r3
 8002f2a:	d002      	beq.n	8002f32 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	687a      	ldr	r2, [r7, #4]
 8002f30:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8002f32:	bf00      	nop
 8002f34:	3714      	adds	r7, #20
 8002f36:	46bd      	mov	sp, r7
 8002f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f3c:	4770      	bx	lr
 8002f3e:	bf00      	nop
 8002f40:	200049dc 	.word	0x200049dc
 8002f44:	200049e4 	.word	0x200049e4

08002f48 <siprintf>:
 8002f48:	b40e      	push	{r1, r2, r3}
 8002f4a:	b510      	push	{r4, lr}
 8002f4c:	b09d      	sub	sp, #116	@ 0x74
 8002f4e:	ab1f      	add	r3, sp, #124	@ 0x7c
 8002f50:	9002      	str	r0, [sp, #8]
 8002f52:	9006      	str	r0, [sp, #24]
 8002f54:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8002f58:	480a      	ldr	r0, [pc, #40]	@ (8002f84 <siprintf+0x3c>)
 8002f5a:	9107      	str	r1, [sp, #28]
 8002f5c:	9104      	str	r1, [sp, #16]
 8002f5e:	490a      	ldr	r1, [pc, #40]	@ (8002f88 <siprintf+0x40>)
 8002f60:	f853 2b04 	ldr.w	r2, [r3], #4
 8002f64:	9105      	str	r1, [sp, #20]
 8002f66:	2400      	movs	r4, #0
 8002f68:	a902      	add	r1, sp, #8
 8002f6a:	6800      	ldr	r0, [r0, #0]
 8002f6c:	9301      	str	r3, [sp, #4]
 8002f6e:	941b      	str	r4, [sp, #108]	@ 0x6c
 8002f70:	f000 f9a2 	bl	80032b8 <_svfiprintf_r>
 8002f74:	9b02      	ldr	r3, [sp, #8]
 8002f76:	701c      	strb	r4, [r3, #0]
 8002f78:	b01d      	add	sp, #116	@ 0x74
 8002f7a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002f7e:	b003      	add	sp, #12
 8002f80:	4770      	bx	lr
 8002f82:	bf00      	nop
 8002f84:	20000038 	.word	0x20000038
 8002f88:	ffff0208 	.word	0xffff0208

08002f8c <memset>:
 8002f8c:	4402      	add	r2, r0
 8002f8e:	4603      	mov	r3, r0
 8002f90:	4293      	cmp	r3, r2
 8002f92:	d100      	bne.n	8002f96 <memset+0xa>
 8002f94:	4770      	bx	lr
 8002f96:	f803 1b01 	strb.w	r1, [r3], #1
 8002f9a:	e7f9      	b.n	8002f90 <memset+0x4>

08002f9c <__errno>:
 8002f9c:	4b01      	ldr	r3, [pc, #4]	@ (8002fa4 <__errno+0x8>)
 8002f9e:	6818      	ldr	r0, [r3, #0]
 8002fa0:	4770      	bx	lr
 8002fa2:	bf00      	nop
 8002fa4:	20000038 	.word	0x20000038

08002fa8 <__libc_init_array>:
 8002fa8:	b570      	push	{r4, r5, r6, lr}
 8002faa:	4d0d      	ldr	r5, [pc, #52]	@ (8002fe0 <__libc_init_array+0x38>)
 8002fac:	4c0d      	ldr	r4, [pc, #52]	@ (8002fe4 <__libc_init_array+0x3c>)
 8002fae:	1b64      	subs	r4, r4, r5
 8002fb0:	10a4      	asrs	r4, r4, #2
 8002fb2:	2600      	movs	r6, #0
 8002fb4:	42a6      	cmp	r6, r4
 8002fb6:	d109      	bne.n	8002fcc <__libc_init_array+0x24>
 8002fb8:	4d0b      	ldr	r5, [pc, #44]	@ (8002fe8 <__libc_init_array+0x40>)
 8002fba:	4c0c      	ldr	r4, [pc, #48]	@ (8002fec <__libc_init_array+0x44>)
 8002fbc:	f000 fc64 	bl	8003888 <_init>
 8002fc0:	1b64      	subs	r4, r4, r5
 8002fc2:	10a4      	asrs	r4, r4, #2
 8002fc4:	2600      	movs	r6, #0
 8002fc6:	42a6      	cmp	r6, r4
 8002fc8:	d105      	bne.n	8002fd6 <__libc_init_array+0x2e>
 8002fca:	bd70      	pop	{r4, r5, r6, pc}
 8002fcc:	f855 3b04 	ldr.w	r3, [r5], #4
 8002fd0:	4798      	blx	r3
 8002fd2:	3601      	adds	r6, #1
 8002fd4:	e7ee      	b.n	8002fb4 <__libc_init_array+0xc>
 8002fd6:	f855 3b04 	ldr.w	r3, [r5], #4
 8002fda:	4798      	blx	r3
 8002fdc:	3601      	adds	r6, #1
 8002fde:	e7f2      	b.n	8002fc6 <__libc_init_array+0x1e>
 8002fe0:	08003930 	.word	0x08003930
 8002fe4:	08003930 	.word	0x08003930
 8002fe8:	08003930 	.word	0x08003930
 8002fec:	08003934 	.word	0x08003934

08002ff0 <__retarget_lock_acquire_recursive>:
 8002ff0:	4770      	bx	lr

08002ff2 <__retarget_lock_release_recursive>:
 8002ff2:	4770      	bx	lr

08002ff4 <memcpy>:
 8002ff4:	440a      	add	r2, r1
 8002ff6:	4291      	cmp	r1, r2
 8002ff8:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8002ffc:	d100      	bne.n	8003000 <memcpy+0xc>
 8002ffe:	4770      	bx	lr
 8003000:	b510      	push	{r4, lr}
 8003002:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003006:	f803 4f01 	strb.w	r4, [r3, #1]!
 800300a:	4291      	cmp	r1, r2
 800300c:	d1f9      	bne.n	8003002 <memcpy+0xe>
 800300e:	bd10      	pop	{r4, pc}

08003010 <_free_r>:
 8003010:	b538      	push	{r3, r4, r5, lr}
 8003012:	4605      	mov	r5, r0
 8003014:	2900      	cmp	r1, #0
 8003016:	d041      	beq.n	800309c <_free_r+0x8c>
 8003018:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800301c:	1f0c      	subs	r4, r1, #4
 800301e:	2b00      	cmp	r3, #0
 8003020:	bfb8      	it	lt
 8003022:	18e4      	addlt	r4, r4, r3
 8003024:	f000 f8e0 	bl	80031e8 <__malloc_lock>
 8003028:	4a1d      	ldr	r2, [pc, #116]	@ (80030a0 <_free_r+0x90>)
 800302a:	6813      	ldr	r3, [r2, #0]
 800302c:	b933      	cbnz	r3, 800303c <_free_r+0x2c>
 800302e:	6063      	str	r3, [r4, #4]
 8003030:	6014      	str	r4, [r2, #0]
 8003032:	4628      	mov	r0, r5
 8003034:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003038:	f000 b8dc 	b.w	80031f4 <__malloc_unlock>
 800303c:	42a3      	cmp	r3, r4
 800303e:	d908      	bls.n	8003052 <_free_r+0x42>
 8003040:	6820      	ldr	r0, [r4, #0]
 8003042:	1821      	adds	r1, r4, r0
 8003044:	428b      	cmp	r3, r1
 8003046:	bf01      	itttt	eq
 8003048:	6819      	ldreq	r1, [r3, #0]
 800304a:	685b      	ldreq	r3, [r3, #4]
 800304c:	1809      	addeq	r1, r1, r0
 800304e:	6021      	streq	r1, [r4, #0]
 8003050:	e7ed      	b.n	800302e <_free_r+0x1e>
 8003052:	461a      	mov	r2, r3
 8003054:	685b      	ldr	r3, [r3, #4]
 8003056:	b10b      	cbz	r3, 800305c <_free_r+0x4c>
 8003058:	42a3      	cmp	r3, r4
 800305a:	d9fa      	bls.n	8003052 <_free_r+0x42>
 800305c:	6811      	ldr	r1, [r2, #0]
 800305e:	1850      	adds	r0, r2, r1
 8003060:	42a0      	cmp	r0, r4
 8003062:	d10b      	bne.n	800307c <_free_r+0x6c>
 8003064:	6820      	ldr	r0, [r4, #0]
 8003066:	4401      	add	r1, r0
 8003068:	1850      	adds	r0, r2, r1
 800306a:	4283      	cmp	r3, r0
 800306c:	6011      	str	r1, [r2, #0]
 800306e:	d1e0      	bne.n	8003032 <_free_r+0x22>
 8003070:	6818      	ldr	r0, [r3, #0]
 8003072:	685b      	ldr	r3, [r3, #4]
 8003074:	6053      	str	r3, [r2, #4]
 8003076:	4408      	add	r0, r1
 8003078:	6010      	str	r0, [r2, #0]
 800307a:	e7da      	b.n	8003032 <_free_r+0x22>
 800307c:	d902      	bls.n	8003084 <_free_r+0x74>
 800307e:	230c      	movs	r3, #12
 8003080:	602b      	str	r3, [r5, #0]
 8003082:	e7d6      	b.n	8003032 <_free_r+0x22>
 8003084:	6820      	ldr	r0, [r4, #0]
 8003086:	1821      	adds	r1, r4, r0
 8003088:	428b      	cmp	r3, r1
 800308a:	bf04      	itt	eq
 800308c:	6819      	ldreq	r1, [r3, #0]
 800308e:	685b      	ldreq	r3, [r3, #4]
 8003090:	6063      	str	r3, [r4, #4]
 8003092:	bf04      	itt	eq
 8003094:	1809      	addeq	r1, r1, r0
 8003096:	6021      	streq	r1, [r4, #0]
 8003098:	6054      	str	r4, [r2, #4]
 800309a:	e7ca      	b.n	8003032 <_free_r+0x22>
 800309c:	bd38      	pop	{r3, r4, r5, pc}
 800309e:	bf00      	nop
 80030a0:	20004b40 	.word	0x20004b40

080030a4 <sbrk_aligned>:
 80030a4:	b570      	push	{r4, r5, r6, lr}
 80030a6:	4e0f      	ldr	r6, [pc, #60]	@ (80030e4 <sbrk_aligned+0x40>)
 80030a8:	460c      	mov	r4, r1
 80030aa:	6831      	ldr	r1, [r6, #0]
 80030ac:	4605      	mov	r5, r0
 80030ae:	b911      	cbnz	r1, 80030b6 <sbrk_aligned+0x12>
 80030b0:	f000 fba4 	bl	80037fc <_sbrk_r>
 80030b4:	6030      	str	r0, [r6, #0]
 80030b6:	4621      	mov	r1, r4
 80030b8:	4628      	mov	r0, r5
 80030ba:	f000 fb9f 	bl	80037fc <_sbrk_r>
 80030be:	1c43      	adds	r3, r0, #1
 80030c0:	d103      	bne.n	80030ca <sbrk_aligned+0x26>
 80030c2:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 80030c6:	4620      	mov	r0, r4
 80030c8:	bd70      	pop	{r4, r5, r6, pc}
 80030ca:	1cc4      	adds	r4, r0, #3
 80030cc:	f024 0403 	bic.w	r4, r4, #3
 80030d0:	42a0      	cmp	r0, r4
 80030d2:	d0f8      	beq.n	80030c6 <sbrk_aligned+0x22>
 80030d4:	1a21      	subs	r1, r4, r0
 80030d6:	4628      	mov	r0, r5
 80030d8:	f000 fb90 	bl	80037fc <_sbrk_r>
 80030dc:	3001      	adds	r0, #1
 80030de:	d1f2      	bne.n	80030c6 <sbrk_aligned+0x22>
 80030e0:	e7ef      	b.n	80030c2 <sbrk_aligned+0x1e>
 80030e2:	bf00      	nop
 80030e4:	20004b3c 	.word	0x20004b3c

080030e8 <_malloc_r>:
 80030e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80030ec:	1ccd      	adds	r5, r1, #3
 80030ee:	f025 0503 	bic.w	r5, r5, #3
 80030f2:	3508      	adds	r5, #8
 80030f4:	2d0c      	cmp	r5, #12
 80030f6:	bf38      	it	cc
 80030f8:	250c      	movcc	r5, #12
 80030fa:	2d00      	cmp	r5, #0
 80030fc:	4606      	mov	r6, r0
 80030fe:	db01      	blt.n	8003104 <_malloc_r+0x1c>
 8003100:	42a9      	cmp	r1, r5
 8003102:	d904      	bls.n	800310e <_malloc_r+0x26>
 8003104:	230c      	movs	r3, #12
 8003106:	6033      	str	r3, [r6, #0]
 8003108:	2000      	movs	r0, #0
 800310a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800310e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80031e4 <_malloc_r+0xfc>
 8003112:	f000 f869 	bl	80031e8 <__malloc_lock>
 8003116:	f8d8 3000 	ldr.w	r3, [r8]
 800311a:	461c      	mov	r4, r3
 800311c:	bb44      	cbnz	r4, 8003170 <_malloc_r+0x88>
 800311e:	4629      	mov	r1, r5
 8003120:	4630      	mov	r0, r6
 8003122:	f7ff ffbf 	bl	80030a4 <sbrk_aligned>
 8003126:	1c43      	adds	r3, r0, #1
 8003128:	4604      	mov	r4, r0
 800312a:	d158      	bne.n	80031de <_malloc_r+0xf6>
 800312c:	f8d8 4000 	ldr.w	r4, [r8]
 8003130:	4627      	mov	r7, r4
 8003132:	2f00      	cmp	r7, #0
 8003134:	d143      	bne.n	80031be <_malloc_r+0xd6>
 8003136:	2c00      	cmp	r4, #0
 8003138:	d04b      	beq.n	80031d2 <_malloc_r+0xea>
 800313a:	6823      	ldr	r3, [r4, #0]
 800313c:	4639      	mov	r1, r7
 800313e:	4630      	mov	r0, r6
 8003140:	eb04 0903 	add.w	r9, r4, r3
 8003144:	f000 fb5a 	bl	80037fc <_sbrk_r>
 8003148:	4581      	cmp	r9, r0
 800314a:	d142      	bne.n	80031d2 <_malloc_r+0xea>
 800314c:	6821      	ldr	r1, [r4, #0]
 800314e:	1a6d      	subs	r5, r5, r1
 8003150:	4629      	mov	r1, r5
 8003152:	4630      	mov	r0, r6
 8003154:	f7ff ffa6 	bl	80030a4 <sbrk_aligned>
 8003158:	3001      	adds	r0, #1
 800315a:	d03a      	beq.n	80031d2 <_malloc_r+0xea>
 800315c:	6823      	ldr	r3, [r4, #0]
 800315e:	442b      	add	r3, r5
 8003160:	6023      	str	r3, [r4, #0]
 8003162:	f8d8 3000 	ldr.w	r3, [r8]
 8003166:	685a      	ldr	r2, [r3, #4]
 8003168:	bb62      	cbnz	r2, 80031c4 <_malloc_r+0xdc>
 800316a:	f8c8 7000 	str.w	r7, [r8]
 800316e:	e00f      	b.n	8003190 <_malloc_r+0xa8>
 8003170:	6822      	ldr	r2, [r4, #0]
 8003172:	1b52      	subs	r2, r2, r5
 8003174:	d420      	bmi.n	80031b8 <_malloc_r+0xd0>
 8003176:	2a0b      	cmp	r2, #11
 8003178:	d917      	bls.n	80031aa <_malloc_r+0xc2>
 800317a:	1961      	adds	r1, r4, r5
 800317c:	42a3      	cmp	r3, r4
 800317e:	6025      	str	r5, [r4, #0]
 8003180:	bf18      	it	ne
 8003182:	6059      	strne	r1, [r3, #4]
 8003184:	6863      	ldr	r3, [r4, #4]
 8003186:	bf08      	it	eq
 8003188:	f8c8 1000 	streq.w	r1, [r8]
 800318c:	5162      	str	r2, [r4, r5]
 800318e:	604b      	str	r3, [r1, #4]
 8003190:	4630      	mov	r0, r6
 8003192:	f000 f82f 	bl	80031f4 <__malloc_unlock>
 8003196:	f104 000b 	add.w	r0, r4, #11
 800319a:	1d23      	adds	r3, r4, #4
 800319c:	f020 0007 	bic.w	r0, r0, #7
 80031a0:	1ac2      	subs	r2, r0, r3
 80031a2:	bf1c      	itt	ne
 80031a4:	1a1b      	subne	r3, r3, r0
 80031a6:	50a3      	strne	r3, [r4, r2]
 80031a8:	e7af      	b.n	800310a <_malloc_r+0x22>
 80031aa:	6862      	ldr	r2, [r4, #4]
 80031ac:	42a3      	cmp	r3, r4
 80031ae:	bf0c      	ite	eq
 80031b0:	f8c8 2000 	streq.w	r2, [r8]
 80031b4:	605a      	strne	r2, [r3, #4]
 80031b6:	e7eb      	b.n	8003190 <_malloc_r+0xa8>
 80031b8:	4623      	mov	r3, r4
 80031ba:	6864      	ldr	r4, [r4, #4]
 80031bc:	e7ae      	b.n	800311c <_malloc_r+0x34>
 80031be:	463c      	mov	r4, r7
 80031c0:	687f      	ldr	r7, [r7, #4]
 80031c2:	e7b6      	b.n	8003132 <_malloc_r+0x4a>
 80031c4:	461a      	mov	r2, r3
 80031c6:	685b      	ldr	r3, [r3, #4]
 80031c8:	42a3      	cmp	r3, r4
 80031ca:	d1fb      	bne.n	80031c4 <_malloc_r+0xdc>
 80031cc:	2300      	movs	r3, #0
 80031ce:	6053      	str	r3, [r2, #4]
 80031d0:	e7de      	b.n	8003190 <_malloc_r+0xa8>
 80031d2:	230c      	movs	r3, #12
 80031d4:	6033      	str	r3, [r6, #0]
 80031d6:	4630      	mov	r0, r6
 80031d8:	f000 f80c 	bl	80031f4 <__malloc_unlock>
 80031dc:	e794      	b.n	8003108 <_malloc_r+0x20>
 80031de:	6005      	str	r5, [r0, #0]
 80031e0:	e7d6      	b.n	8003190 <_malloc_r+0xa8>
 80031e2:	bf00      	nop
 80031e4:	20004b40 	.word	0x20004b40

080031e8 <__malloc_lock>:
 80031e8:	4801      	ldr	r0, [pc, #4]	@ (80031f0 <__malloc_lock+0x8>)
 80031ea:	f7ff bf01 	b.w	8002ff0 <__retarget_lock_acquire_recursive>
 80031ee:	bf00      	nop
 80031f0:	20004b38 	.word	0x20004b38

080031f4 <__malloc_unlock>:
 80031f4:	4801      	ldr	r0, [pc, #4]	@ (80031fc <__malloc_unlock+0x8>)
 80031f6:	f7ff befc 	b.w	8002ff2 <__retarget_lock_release_recursive>
 80031fa:	bf00      	nop
 80031fc:	20004b38 	.word	0x20004b38

08003200 <__ssputs_r>:
 8003200:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003204:	688e      	ldr	r6, [r1, #8]
 8003206:	461f      	mov	r7, r3
 8003208:	42be      	cmp	r6, r7
 800320a:	680b      	ldr	r3, [r1, #0]
 800320c:	4682      	mov	sl, r0
 800320e:	460c      	mov	r4, r1
 8003210:	4690      	mov	r8, r2
 8003212:	d82d      	bhi.n	8003270 <__ssputs_r+0x70>
 8003214:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003218:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800321c:	d026      	beq.n	800326c <__ssputs_r+0x6c>
 800321e:	6965      	ldr	r5, [r4, #20]
 8003220:	6909      	ldr	r1, [r1, #16]
 8003222:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003226:	eba3 0901 	sub.w	r9, r3, r1
 800322a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800322e:	1c7b      	adds	r3, r7, #1
 8003230:	444b      	add	r3, r9
 8003232:	106d      	asrs	r5, r5, #1
 8003234:	429d      	cmp	r5, r3
 8003236:	bf38      	it	cc
 8003238:	461d      	movcc	r5, r3
 800323a:	0553      	lsls	r3, r2, #21
 800323c:	d527      	bpl.n	800328e <__ssputs_r+0x8e>
 800323e:	4629      	mov	r1, r5
 8003240:	f7ff ff52 	bl	80030e8 <_malloc_r>
 8003244:	4606      	mov	r6, r0
 8003246:	b360      	cbz	r0, 80032a2 <__ssputs_r+0xa2>
 8003248:	6921      	ldr	r1, [r4, #16]
 800324a:	464a      	mov	r2, r9
 800324c:	f7ff fed2 	bl	8002ff4 <memcpy>
 8003250:	89a3      	ldrh	r3, [r4, #12]
 8003252:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8003256:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800325a:	81a3      	strh	r3, [r4, #12]
 800325c:	6126      	str	r6, [r4, #16]
 800325e:	6165      	str	r5, [r4, #20]
 8003260:	444e      	add	r6, r9
 8003262:	eba5 0509 	sub.w	r5, r5, r9
 8003266:	6026      	str	r6, [r4, #0]
 8003268:	60a5      	str	r5, [r4, #8]
 800326a:	463e      	mov	r6, r7
 800326c:	42be      	cmp	r6, r7
 800326e:	d900      	bls.n	8003272 <__ssputs_r+0x72>
 8003270:	463e      	mov	r6, r7
 8003272:	6820      	ldr	r0, [r4, #0]
 8003274:	4632      	mov	r2, r6
 8003276:	4641      	mov	r1, r8
 8003278:	f000 faa6 	bl	80037c8 <memmove>
 800327c:	68a3      	ldr	r3, [r4, #8]
 800327e:	1b9b      	subs	r3, r3, r6
 8003280:	60a3      	str	r3, [r4, #8]
 8003282:	6823      	ldr	r3, [r4, #0]
 8003284:	4433      	add	r3, r6
 8003286:	6023      	str	r3, [r4, #0]
 8003288:	2000      	movs	r0, #0
 800328a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800328e:	462a      	mov	r2, r5
 8003290:	f000 fac4 	bl	800381c <_realloc_r>
 8003294:	4606      	mov	r6, r0
 8003296:	2800      	cmp	r0, #0
 8003298:	d1e0      	bne.n	800325c <__ssputs_r+0x5c>
 800329a:	6921      	ldr	r1, [r4, #16]
 800329c:	4650      	mov	r0, sl
 800329e:	f7ff feb7 	bl	8003010 <_free_r>
 80032a2:	230c      	movs	r3, #12
 80032a4:	f8ca 3000 	str.w	r3, [sl]
 80032a8:	89a3      	ldrh	r3, [r4, #12]
 80032aa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80032ae:	81a3      	strh	r3, [r4, #12]
 80032b0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80032b4:	e7e9      	b.n	800328a <__ssputs_r+0x8a>
	...

080032b8 <_svfiprintf_r>:
 80032b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80032bc:	4698      	mov	r8, r3
 80032be:	898b      	ldrh	r3, [r1, #12]
 80032c0:	061b      	lsls	r3, r3, #24
 80032c2:	b09d      	sub	sp, #116	@ 0x74
 80032c4:	4607      	mov	r7, r0
 80032c6:	460d      	mov	r5, r1
 80032c8:	4614      	mov	r4, r2
 80032ca:	d510      	bpl.n	80032ee <_svfiprintf_r+0x36>
 80032cc:	690b      	ldr	r3, [r1, #16]
 80032ce:	b973      	cbnz	r3, 80032ee <_svfiprintf_r+0x36>
 80032d0:	2140      	movs	r1, #64	@ 0x40
 80032d2:	f7ff ff09 	bl	80030e8 <_malloc_r>
 80032d6:	6028      	str	r0, [r5, #0]
 80032d8:	6128      	str	r0, [r5, #16]
 80032da:	b930      	cbnz	r0, 80032ea <_svfiprintf_r+0x32>
 80032dc:	230c      	movs	r3, #12
 80032de:	603b      	str	r3, [r7, #0]
 80032e0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80032e4:	b01d      	add	sp, #116	@ 0x74
 80032e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80032ea:	2340      	movs	r3, #64	@ 0x40
 80032ec:	616b      	str	r3, [r5, #20]
 80032ee:	2300      	movs	r3, #0
 80032f0:	9309      	str	r3, [sp, #36]	@ 0x24
 80032f2:	2320      	movs	r3, #32
 80032f4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80032f8:	f8cd 800c 	str.w	r8, [sp, #12]
 80032fc:	2330      	movs	r3, #48	@ 0x30
 80032fe:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800349c <_svfiprintf_r+0x1e4>
 8003302:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8003306:	f04f 0901 	mov.w	r9, #1
 800330a:	4623      	mov	r3, r4
 800330c:	469a      	mov	sl, r3
 800330e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003312:	b10a      	cbz	r2, 8003318 <_svfiprintf_r+0x60>
 8003314:	2a25      	cmp	r2, #37	@ 0x25
 8003316:	d1f9      	bne.n	800330c <_svfiprintf_r+0x54>
 8003318:	ebba 0b04 	subs.w	fp, sl, r4
 800331c:	d00b      	beq.n	8003336 <_svfiprintf_r+0x7e>
 800331e:	465b      	mov	r3, fp
 8003320:	4622      	mov	r2, r4
 8003322:	4629      	mov	r1, r5
 8003324:	4638      	mov	r0, r7
 8003326:	f7ff ff6b 	bl	8003200 <__ssputs_r>
 800332a:	3001      	adds	r0, #1
 800332c:	f000 80a7 	beq.w	800347e <_svfiprintf_r+0x1c6>
 8003330:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003332:	445a      	add	r2, fp
 8003334:	9209      	str	r2, [sp, #36]	@ 0x24
 8003336:	f89a 3000 	ldrb.w	r3, [sl]
 800333a:	2b00      	cmp	r3, #0
 800333c:	f000 809f 	beq.w	800347e <_svfiprintf_r+0x1c6>
 8003340:	2300      	movs	r3, #0
 8003342:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003346:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800334a:	f10a 0a01 	add.w	sl, sl, #1
 800334e:	9304      	str	r3, [sp, #16]
 8003350:	9307      	str	r3, [sp, #28]
 8003352:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8003356:	931a      	str	r3, [sp, #104]	@ 0x68
 8003358:	4654      	mov	r4, sl
 800335a:	2205      	movs	r2, #5
 800335c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003360:	484e      	ldr	r0, [pc, #312]	@ (800349c <_svfiprintf_r+0x1e4>)
 8003362:	f7fc ff35 	bl	80001d0 <memchr>
 8003366:	9a04      	ldr	r2, [sp, #16]
 8003368:	b9d8      	cbnz	r0, 80033a2 <_svfiprintf_r+0xea>
 800336a:	06d0      	lsls	r0, r2, #27
 800336c:	bf44      	itt	mi
 800336e:	2320      	movmi	r3, #32
 8003370:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003374:	0711      	lsls	r1, r2, #28
 8003376:	bf44      	itt	mi
 8003378:	232b      	movmi	r3, #43	@ 0x2b
 800337a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800337e:	f89a 3000 	ldrb.w	r3, [sl]
 8003382:	2b2a      	cmp	r3, #42	@ 0x2a
 8003384:	d015      	beq.n	80033b2 <_svfiprintf_r+0xfa>
 8003386:	9a07      	ldr	r2, [sp, #28]
 8003388:	4654      	mov	r4, sl
 800338a:	2000      	movs	r0, #0
 800338c:	f04f 0c0a 	mov.w	ip, #10
 8003390:	4621      	mov	r1, r4
 8003392:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003396:	3b30      	subs	r3, #48	@ 0x30
 8003398:	2b09      	cmp	r3, #9
 800339a:	d94b      	bls.n	8003434 <_svfiprintf_r+0x17c>
 800339c:	b1b0      	cbz	r0, 80033cc <_svfiprintf_r+0x114>
 800339e:	9207      	str	r2, [sp, #28]
 80033a0:	e014      	b.n	80033cc <_svfiprintf_r+0x114>
 80033a2:	eba0 0308 	sub.w	r3, r0, r8
 80033a6:	fa09 f303 	lsl.w	r3, r9, r3
 80033aa:	4313      	orrs	r3, r2
 80033ac:	9304      	str	r3, [sp, #16]
 80033ae:	46a2      	mov	sl, r4
 80033b0:	e7d2      	b.n	8003358 <_svfiprintf_r+0xa0>
 80033b2:	9b03      	ldr	r3, [sp, #12]
 80033b4:	1d19      	adds	r1, r3, #4
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	9103      	str	r1, [sp, #12]
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	bfbb      	ittet	lt
 80033be:	425b      	neglt	r3, r3
 80033c0:	f042 0202 	orrlt.w	r2, r2, #2
 80033c4:	9307      	strge	r3, [sp, #28]
 80033c6:	9307      	strlt	r3, [sp, #28]
 80033c8:	bfb8      	it	lt
 80033ca:	9204      	strlt	r2, [sp, #16]
 80033cc:	7823      	ldrb	r3, [r4, #0]
 80033ce:	2b2e      	cmp	r3, #46	@ 0x2e
 80033d0:	d10a      	bne.n	80033e8 <_svfiprintf_r+0x130>
 80033d2:	7863      	ldrb	r3, [r4, #1]
 80033d4:	2b2a      	cmp	r3, #42	@ 0x2a
 80033d6:	d132      	bne.n	800343e <_svfiprintf_r+0x186>
 80033d8:	9b03      	ldr	r3, [sp, #12]
 80033da:	1d1a      	adds	r2, r3, #4
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	9203      	str	r2, [sp, #12]
 80033e0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80033e4:	3402      	adds	r4, #2
 80033e6:	9305      	str	r3, [sp, #20]
 80033e8:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80034ac <_svfiprintf_r+0x1f4>
 80033ec:	7821      	ldrb	r1, [r4, #0]
 80033ee:	2203      	movs	r2, #3
 80033f0:	4650      	mov	r0, sl
 80033f2:	f7fc feed 	bl	80001d0 <memchr>
 80033f6:	b138      	cbz	r0, 8003408 <_svfiprintf_r+0x150>
 80033f8:	9b04      	ldr	r3, [sp, #16]
 80033fa:	eba0 000a 	sub.w	r0, r0, sl
 80033fe:	2240      	movs	r2, #64	@ 0x40
 8003400:	4082      	lsls	r2, r0
 8003402:	4313      	orrs	r3, r2
 8003404:	3401      	adds	r4, #1
 8003406:	9304      	str	r3, [sp, #16]
 8003408:	f814 1b01 	ldrb.w	r1, [r4], #1
 800340c:	4824      	ldr	r0, [pc, #144]	@ (80034a0 <_svfiprintf_r+0x1e8>)
 800340e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8003412:	2206      	movs	r2, #6
 8003414:	f7fc fedc 	bl	80001d0 <memchr>
 8003418:	2800      	cmp	r0, #0
 800341a:	d036      	beq.n	800348a <_svfiprintf_r+0x1d2>
 800341c:	4b21      	ldr	r3, [pc, #132]	@ (80034a4 <_svfiprintf_r+0x1ec>)
 800341e:	bb1b      	cbnz	r3, 8003468 <_svfiprintf_r+0x1b0>
 8003420:	9b03      	ldr	r3, [sp, #12]
 8003422:	3307      	adds	r3, #7
 8003424:	f023 0307 	bic.w	r3, r3, #7
 8003428:	3308      	adds	r3, #8
 800342a:	9303      	str	r3, [sp, #12]
 800342c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800342e:	4433      	add	r3, r6
 8003430:	9309      	str	r3, [sp, #36]	@ 0x24
 8003432:	e76a      	b.n	800330a <_svfiprintf_r+0x52>
 8003434:	fb0c 3202 	mla	r2, ip, r2, r3
 8003438:	460c      	mov	r4, r1
 800343a:	2001      	movs	r0, #1
 800343c:	e7a8      	b.n	8003390 <_svfiprintf_r+0xd8>
 800343e:	2300      	movs	r3, #0
 8003440:	3401      	adds	r4, #1
 8003442:	9305      	str	r3, [sp, #20]
 8003444:	4619      	mov	r1, r3
 8003446:	f04f 0c0a 	mov.w	ip, #10
 800344a:	4620      	mov	r0, r4
 800344c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003450:	3a30      	subs	r2, #48	@ 0x30
 8003452:	2a09      	cmp	r2, #9
 8003454:	d903      	bls.n	800345e <_svfiprintf_r+0x1a6>
 8003456:	2b00      	cmp	r3, #0
 8003458:	d0c6      	beq.n	80033e8 <_svfiprintf_r+0x130>
 800345a:	9105      	str	r1, [sp, #20]
 800345c:	e7c4      	b.n	80033e8 <_svfiprintf_r+0x130>
 800345e:	fb0c 2101 	mla	r1, ip, r1, r2
 8003462:	4604      	mov	r4, r0
 8003464:	2301      	movs	r3, #1
 8003466:	e7f0      	b.n	800344a <_svfiprintf_r+0x192>
 8003468:	ab03      	add	r3, sp, #12
 800346a:	9300      	str	r3, [sp, #0]
 800346c:	462a      	mov	r2, r5
 800346e:	4b0e      	ldr	r3, [pc, #56]	@ (80034a8 <_svfiprintf_r+0x1f0>)
 8003470:	a904      	add	r1, sp, #16
 8003472:	4638      	mov	r0, r7
 8003474:	f3af 8000 	nop.w
 8003478:	1c42      	adds	r2, r0, #1
 800347a:	4606      	mov	r6, r0
 800347c:	d1d6      	bne.n	800342c <_svfiprintf_r+0x174>
 800347e:	89ab      	ldrh	r3, [r5, #12]
 8003480:	065b      	lsls	r3, r3, #25
 8003482:	f53f af2d 	bmi.w	80032e0 <_svfiprintf_r+0x28>
 8003486:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003488:	e72c      	b.n	80032e4 <_svfiprintf_r+0x2c>
 800348a:	ab03      	add	r3, sp, #12
 800348c:	9300      	str	r3, [sp, #0]
 800348e:	462a      	mov	r2, r5
 8003490:	4b05      	ldr	r3, [pc, #20]	@ (80034a8 <_svfiprintf_r+0x1f0>)
 8003492:	a904      	add	r1, sp, #16
 8003494:	4638      	mov	r0, r7
 8003496:	f000 f879 	bl	800358c <_printf_i>
 800349a:	e7ed      	b.n	8003478 <_svfiprintf_r+0x1c0>
 800349c:	080038f5 	.word	0x080038f5
 80034a0:	080038ff 	.word	0x080038ff
 80034a4:	00000000 	.word	0x00000000
 80034a8:	08003201 	.word	0x08003201
 80034ac:	080038fb 	.word	0x080038fb

080034b0 <_printf_common>:
 80034b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80034b4:	4616      	mov	r6, r2
 80034b6:	4698      	mov	r8, r3
 80034b8:	688a      	ldr	r2, [r1, #8]
 80034ba:	690b      	ldr	r3, [r1, #16]
 80034bc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80034c0:	4293      	cmp	r3, r2
 80034c2:	bfb8      	it	lt
 80034c4:	4613      	movlt	r3, r2
 80034c6:	6033      	str	r3, [r6, #0]
 80034c8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80034cc:	4607      	mov	r7, r0
 80034ce:	460c      	mov	r4, r1
 80034d0:	b10a      	cbz	r2, 80034d6 <_printf_common+0x26>
 80034d2:	3301      	adds	r3, #1
 80034d4:	6033      	str	r3, [r6, #0]
 80034d6:	6823      	ldr	r3, [r4, #0]
 80034d8:	0699      	lsls	r1, r3, #26
 80034da:	bf42      	ittt	mi
 80034dc:	6833      	ldrmi	r3, [r6, #0]
 80034de:	3302      	addmi	r3, #2
 80034e0:	6033      	strmi	r3, [r6, #0]
 80034e2:	6825      	ldr	r5, [r4, #0]
 80034e4:	f015 0506 	ands.w	r5, r5, #6
 80034e8:	d106      	bne.n	80034f8 <_printf_common+0x48>
 80034ea:	f104 0a19 	add.w	sl, r4, #25
 80034ee:	68e3      	ldr	r3, [r4, #12]
 80034f0:	6832      	ldr	r2, [r6, #0]
 80034f2:	1a9b      	subs	r3, r3, r2
 80034f4:	42ab      	cmp	r3, r5
 80034f6:	dc26      	bgt.n	8003546 <_printf_common+0x96>
 80034f8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80034fc:	6822      	ldr	r2, [r4, #0]
 80034fe:	3b00      	subs	r3, #0
 8003500:	bf18      	it	ne
 8003502:	2301      	movne	r3, #1
 8003504:	0692      	lsls	r2, r2, #26
 8003506:	d42b      	bmi.n	8003560 <_printf_common+0xb0>
 8003508:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800350c:	4641      	mov	r1, r8
 800350e:	4638      	mov	r0, r7
 8003510:	47c8      	blx	r9
 8003512:	3001      	adds	r0, #1
 8003514:	d01e      	beq.n	8003554 <_printf_common+0xa4>
 8003516:	6823      	ldr	r3, [r4, #0]
 8003518:	6922      	ldr	r2, [r4, #16]
 800351a:	f003 0306 	and.w	r3, r3, #6
 800351e:	2b04      	cmp	r3, #4
 8003520:	bf02      	ittt	eq
 8003522:	68e5      	ldreq	r5, [r4, #12]
 8003524:	6833      	ldreq	r3, [r6, #0]
 8003526:	1aed      	subeq	r5, r5, r3
 8003528:	68a3      	ldr	r3, [r4, #8]
 800352a:	bf0c      	ite	eq
 800352c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003530:	2500      	movne	r5, #0
 8003532:	4293      	cmp	r3, r2
 8003534:	bfc4      	itt	gt
 8003536:	1a9b      	subgt	r3, r3, r2
 8003538:	18ed      	addgt	r5, r5, r3
 800353a:	2600      	movs	r6, #0
 800353c:	341a      	adds	r4, #26
 800353e:	42b5      	cmp	r5, r6
 8003540:	d11a      	bne.n	8003578 <_printf_common+0xc8>
 8003542:	2000      	movs	r0, #0
 8003544:	e008      	b.n	8003558 <_printf_common+0xa8>
 8003546:	2301      	movs	r3, #1
 8003548:	4652      	mov	r2, sl
 800354a:	4641      	mov	r1, r8
 800354c:	4638      	mov	r0, r7
 800354e:	47c8      	blx	r9
 8003550:	3001      	adds	r0, #1
 8003552:	d103      	bne.n	800355c <_printf_common+0xac>
 8003554:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003558:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800355c:	3501      	adds	r5, #1
 800355e:	e7c6      	b.n	80034ee <_printf_common+0x3e>
 8003560:	18e1      	adds	r1, r4, r3
 8003562:	1c5a      	adds	r2, r3, #1
 8003564:	2030      	movs	r0, #48	@ 0x30
 8003566:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800356a:	4422      	add	r2, r4
 800356c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003570:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003574:	3302      	adds	r3, #2
 8003576:	e7c7      	b.n	8003508 <_printf_common+0x58>
 8003578:	2301      	movs	r3, #1
 800357a:	4622      	mov	r2, r4
 800357c:	4641      	mov	r1, r8
 800357e:	4638      	mov	r0, r7
 8003580:	47c8      	blx	r9
 8003582:	3001      	adds	r0, #1
 8003584:	d0e6      	beq.n	8003554 <_printf_common+0xa4>
 8003586:	3601      	adds	r6, #1
 8003588:	e7d9      	b.n	800353e <_printf_common+0x8e>
	...

0800358c <_printf_i>:
 800358c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003590:	7e0f      	ldrb	r7, [r1, #24]
 8003592:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003594:	2f78      	cmp	r7, #120	@ 0x78
 8003596:	4691      	mov	r9, r2
 8003598:	4680      	mov	r8, r0
 800359a:	460c      	mov	r4, r1
 800359c:	469a      	mov	sl, r3
 800359e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80035a2:	d807      	bhi.n	80035b4 <_printf_i+0x28>
 80035a4:	2f62      	cmp	r7, #98	@ 0x62
 80035a6:	d80a      	bhi.n	80035be <_printf_i+0x32>
 80035a8:	2f00      	cmp	r7, #0
 80035aa:	f000 80d1 	beq.w	8003750 <_printf_i+0x1c4>
 80035ae:	2f58      	cmp	r7, #88	@ 0x58
 80035b0:	f000 80b8 	beq.w	8003724 <_printf_i+0x198>
 80035b4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80035b8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80035bc:	e03a      	b.n	8003634 <_printf_i+0xa8>
 80035be:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80035c2:	2b15      	cmp	r3, #21
 80035c4:	d8f6      	bhi.n	80035b4 <_printf_i+0x28>
 80035c6:	a101      	add	r1, pc, #4	@ (adr r1, 80035cc <_printf_i+0x40>)
 80035c8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80035cc:	08003625 	.word	0x08003625
 80035d0:	08003639 	.word	0x08003639
 80035d4:	080035b5 	.word	0x080035b5
 80035d8:	080035b5 	.word	0x080035b5
 80035dc:	080035b5 	.word	0x080035b5
 80035e0:	080035b5 	.word	0x080035b5
 80035e4:	08003639 	.word	0x08003639
 80035e8:	080035b5 	.word	0x080035b5
 80035ec:	080035b5 	.word	0x080035b5
 80035f0:	080035b5 	.word	0x080035b5
 80035f4:	080035b5 	.word	0x080035b5
 80035f8:	08003737 	.word	0x08003737
 80035fc:	08003663 	.word	0x08003663
 8003600:	080036f1 	.word	0x080036f1
 8003604:	080035b5 	.word	0x080035b5
 8003608:	080035b5 	.word	0x080035b5
 800360c:	08003759 	.word	0x08003759
 8003610:	080035b5 	.word	0x080035b5
 8003614:	08003663 	.word	0x08003663
 8003618:	080035b5 	.word	0x080035b5
 800361c:	080035b5 	.word	0x080035b5
 8003620:	080036f9 	.word	0x080036f9
 8003624:	6833      	ldr	r3, [r6, #0]
 8003626:	1d1a      	adds	r2, r3, #4
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	6032      	str	r2, [r6, #0]
 800362c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003630:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003634:	2301      	movs	r3, #1
 8003636:	e09c      	b.n	8003772 <_printf_i+0x1e6>
 8003638:	6833      	ldr	r3, [r6, #0]
 800363a:	6820      	ldr	r0, [r4, #0]
 800363c:	1d19      	adds	r1, r3, #4
 800363e:	6031      	str	r1, [r6, #0]
 8003640:	0606      	lsls	r6, r0, #24
 8003642:	d501      	bpl.n	8003648 <_printf_i+0xbc>
 8003644:	681d      	ldr	r5, [r3, #0]
 8003646:	e003      	b.n	8003650 <_printf_i+0xc4>
 8003648:	0645      	lsls	r5, r0, #25
 800364a:	d5fb      	bpl.n	8003644 <_printf_i+0xb8>
 800364c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003650:	2d00      	cmp	r5, #0
 8003652:	da03      	bge.n	800365c <_printf_i+0xd0>
 8003654:	232d      	movs	r3, #45	@ 0x2d
 8003656:	426d      	negs	r5, r5
 8003658:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800365c:	4858      	ldr	r0, [pc, #352]	@ (80037c0 <_printf_i+0x234>)
 800365e:	230a      	movs	r3, #10
 8003660:	e011      	b.n	8003686 <_printf_i+0xfa>
 8003662:	6821      	ldr	r1, [r4, #0]
 8003664:	6833      	ldr	r3, [r6, #0]
 8003666:	0608      	lsls	r0, r1, #24
 8003668:	f853 5b04 	ldr.w	r5, [r3], #4
 800366c:	d402      	bmi.n	8003674 <_printf_i+0xe8>
 800366e:	0649      	lsls	r1, r1, #25
 8003670:	bf48      	it	mi
 8003672:	b2ad      	uxthmi	r5, r5
 8003674:	2f6f      	cmp	r7, #111	@ 0x6f
 8003676:	4852      	ldr	r0, [pc, #328]	@ (80037c0 <_printf_i+0x234>)
 8003678:	6033      	str	r3, [r6, #0]
 800367a:	bf14      	ite	ne
 800367c:	230a      	movne	r3, #10
 800367e:	2308      	moveq	r3, #8
 8003680:	2100      	movs	r1, #0
 8003682:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8003686:	6866      	ldr	r6, [r4, #4]
 8003688:	60a6      	str	r6, [r4, #8]
 800368a:	2e00      	cmp	r6, #0
 800368c:	db05      	blt.n	800369a <_printf_i+0x10e>
 800368e:	6821      	ldr	r1, [r4, #0]
 8003690:	432e      	orrs	r6, r5
 8003692:	f021 0104 	bic.w	r1, r1, #4
 8003696:	6021      	str	r1, [r4, #0]
 8003698:	d04b      	beq.n	8003732 <_printf_i+0x1a6>
 800369a:	4616      	mov	r6, r2
 800369c:	fbb5 f1f3 	udiv	r1, r5, r3
 80036a0:	fb03 5711 	mls	r7, r3, r1, r5
 80036a4:	5dc7      	ldrb	r7, [r0, r7]
 80036a6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80036aa:	462f      	mov	r7, r5
 80036ac:	42bb      	cmp	r3, r7
 80036ae:	460d      	mov	r5, r1
 80036b0:	d9f4      	bls.n	800369c <_printf_i+0x110>
 80036b2:	2b08      	cmp	r3, #8
 80036b4:	d10b      	bne.n	80036ce <_printf_i+0x142>
 80036b6:	6823      	ldr	r3, [r4, #0]
 80036b8:	07df      	lsls	r7, r3, #31
 80036ba:	d508      	bpl.n	80036ce <_printf_i+0x142>
 80036bc:	6923      	ldr	r3, [r4, #16]
 80036be:	6861      	ldr	r1, [r4, #4]
 80036c0:	4299      	cmp	r1, r3
 80036c2:	bfde      	ittt	le
 80036c4:	2330      	movle	r3, #48	@ 0x30
 80036c6:	f806 3c01 	strble.w	r3, [r6, #-1]
 80036ca:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 80036ce:	1b92      	subs	r2, r2, r6
 80036d0:	6122      	str	r2, [r4, #16]
 80036d2:	f8cd a000 	str.w	sl, [sp]
 80036d6:	464b      	mov	r3, r9
 80036d8:	aa03      	add	r2, sp, #12
 80036da:	4621      	mov	r1, r4
 80036dc:	4640      	mov	r0, r8
 80036de:	f7ff fee7 	bl	80034b0 <_printf_common>
 80036e2:	3001      	adds	r0, #1
 80036e4:	d14a      	bne.n	800377c <_printf_i+0x1f0>
 80036e6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80036ea:	b004      	add	sp, #16
 80036ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80036f0:	6823      	ldr	r3, [r4, #0]
 80036f2:	f043 0320 	orr.w	r3, r3, #32
 80036f6:	6023      	str	r3, [r4, #0]
 80036f8:	4832      	ldr	r0, [pc, #200]	@ (80037c4 <_printf_i+0x238>)
 80036fa:	2778      	movs	r7, #120	@ 0x78
 80036fc:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003700:	6823      	ldr	r3, [r4, #0]
 8003702:	6831      	ldr	r1, [r6, #0]
 8003704:	061f      	lsls	r7, r3, #24
 8003706:	f851 5b04 	ldr.w	r5, [r1], #4
 800370a:	d402      	bmi.n	8003712 <_printf_i+0x186>
 800370c:	065f      	lsls	r7, r3, #25
 800370e:	bf48      	it	mi
 8003710:	b2ad      	uxthmi	r5, r5
 8003712:	6031      	str	r1, [r6, #0]
 8003714:	07d9      	lsls	r1, r3, #31
 8003716:	bf44      	itt	mi
 8003718:	f043 0320 	orrmi.w	r3, r3, #32
 800371c:	6023      	strmi	r3, [r4, #0]
 800371e:	b11d      	cbz	r5, 8003728 <_printf_i+0x19c>
 8003720:	2310      	movs	r3, #16
 8003722:	e7ad      	b.n	8003680 <_printf_i+0xf4>
 8003724:	4826      	ldr	r0, [pc, #152]	@ (80037c0 <_printf_i+0x234>)
 8003726:	e7e9      	b.n	80036fc <_printf_i+0x170>
 8003728:	6823      	ldr	r3, [r4, #0]
 800372a:	f023 0320 	bic.w	r3, r3, #32
 800372e:	6023      	str	r3, [r4, #0]
 8003730:	e7f6      	b.n	8003720 <_printf_i+0x194>
 8003732:	4616      	mov	r6, r2
 8003734:	e7bd      	b.n	80036b2 <_printf_i+0x126>
 8003736:	6833      	ldr	r3, [r6, #0]
 8003738:	6825      	ldr	r5, [r4, #0]
 800373a:	6961      	ldr	r1, [r4, #20]
 800373c:	1d18      	adds	r0, r3, #4
 800373e:	6030      	str	r0, [r6, #0]
 8003740:	062e      	lsls	r6, r5, #24
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	d501      	bpl.n	800374a <_printf_i+0x1be>
 8003746:	6019      	str	r1, [r3, #0]
 8003748:	e002      	b.n	8003750 <_printf_i+0x1c4>
 800374a:	0668      	lsls	r0, r5, #25
 800374c:	d5fb      	bpl.n	8003746 <_printf_i+0x1ba>
 800374e:	8019      	strh	r1, [r3, #0]
 8003750:	2300      	movs	r3, #0
 8003752:	6123      	str	r3, [r4, #16]
 8003754:	4616      	mov	r6, r2
 8003756:	e7bc      	b.n	80036d2 <_printf_i+0x146>
 8003758:	6833      	ldr	r3, [r6, #0]
 800375a:	1d1a      	adds	r2, r3, #4
 800375c:	6032      	str	r2, [r6, #0]
 800375e:	681e      	ldr	r6, [r3, #0]
 8003760:	6862      	ldr	r2, [r4, #4]
 8003762:	2100      	movs	r1, #0
 8003764:	4630      	mov	r0, r6
 8003766:	f7fc fd33 	bl	80001d0 <memchr>
 800376a:	b108      	cbz	r0, 8003770 <_printf_i+0x1e4>
 800376c:	1b80      	subs	r0, r0, r6
 800376e:	6060      	str	r0, [r4, #4]
 8003770:	6863      	ldr	r3, [r4, #4]
 8003772:	6123      	str	r3, [r4, #16]
 8003774:	2300      	movs	r3, #0
 8003776:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800377a:	e7aa      	b.n	80036d2 <_printf_i+0x146>
 800377c:	6923      	ldr	r3, [r4, #16]
 800377e:	4632      	mov	r2, r6
 8003780:	4649      	mov	r1, r9
 8003782:	4640      	mov	r0, r8
 8003784:	47d0      	blx	sl
 8003786:	3001      	adds	r0, #1
 8003788:	d0ad      	beq.n	80036e6 <_printf_i+0x15a>
 800378a:	6823      	ldr	r3, [r4, #0]
 800378c:	079b      	lsls	r3, r3, #30
 800378e:	d413      	bmi.n	80037b8 <_printf_i+0x22c>
 8003790:	68e0      	ldr	r0, [r4, #12]
 8003792:	9b03      	ldr	r3, [sp, #12]
 8003794:	4298      	cmp	r0, r3
 8003796:	bfb8      	it	lt
 8003798:	4618      	movlt	r0, r3
 800379a:	e7a6      	b.n	80036ea <_printf_i+0x15e>
 800379c:	2301      	movs	r3, #1
 800379e:	4632      	mov	r2, r6
 80037a0:	4649      	mov	r1, r9
 80037a2:	4640      	mov	r0, r8
 80037a4:	47d0      	blx	sl
 80037a6:	3001      	adds	r0, #1
 80037a8:	d09d      	beq.n	80036e6 <_printf_i+0x15a>
 80037aa:	3501      	adds	r5, #1
 80037ac:	68e3      	ldr	r3, [r4, #12]
 80037ae:	9903      	ldr	r1, [sp, #12]
 80037b0:	1a5b      	subs	r3, r3, r1
 80037b2:	42ab      	cmp	r3, r5
 80037b4:	dcf2      	bgt.n	800379c <_printf_i+0x210>
 80037b6:	e7eb      	b.n	8003790 <_printf_i+0x204>
 80037b8:	2500      	movs	r5, #0
 80037ba:	f104 0619 	add.w	r6, r4, #25
 80037be:	e7f5      	b.n	80037ac <_printf_i+0x220>
 80037c0:	08003906 	.word	0x08003906
 80037c4:	08003917 	.word	0x08003917

080037c8 <memmove>:
 80037c8:	4288      	cmp	r0, r1
 80037ca:	b510      	push	{r4, lr}
 80037cc:	eb01 0402 	add.w	r4, r1, r2
 80037d0:	d902      	bls.n	80037d8 <memmove+0x10>
 80037d2:	4284      	cmp	r4, r0
 80037d4:	4623      	mov	r3, r4
 80037d6:	d807      	bhi.n	80037e8 <memmove+0x20>
 80037d8:	1e43      	subs	r3, r0, #1
 80037da:	42a1      	cmp	r1, r4
 80037dc:	d008      	beq.n	80037f0 <memmove+0x28>
 80037de:	f811 2b01 	ldrb.w	r2, [r1], #1
 80037e2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80037e6:	e7f8      	b.n	80037da <memmove+0x12>
 80037e8:	4402      	add	r2, r0
 80037ea:	4601      	mov	r1, r0
 80037ec:	428a      	cmp	r2, r1
 80037ee:	d100      	bne.n	80037f2 <memmove+0x2a>
 80037f0:	bd10      	pop	{r4, pc}
 80037f2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80037f6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80037fa:	e7f7      	b.n	80037ec <memmove+0x24>

080037fc <_sbrk_r>:
 80037fc:	b538      	push	{r3, r4, r5, lr}
 80037fe:	4d06      	ldr	r5, [pc, #24]	@ (8003818 <_sbrk_r+0x1c>)
 8003800:	2300      	movs	r3, #0
 8003802:	4604      	mov	r4, r0
 8003804:	4608      	mov	r0, r1
 8003806:	602b      	str	r3, [r5, #0]
 8003808:	f7fc fe6a 	bl	80004e0 <_sbrk>
 800380c:	1c43      	adds	r3, r0, #1
 800380e:	d102      	bne.n	8003816 <_sbrk_r+0x1a>
 8003810:	682b      	ldr	r3, [r5, #0]
 8003812:	b103      	cbz	r3, 8003816 <_sbrk_r+0x1a>
 8003814:	6023      	str	r3, [r4, #0]
 8003816:	bd38      	pop	{r3, r4, r5, pc}
 8003818:	20004b34 	.word	0x20004b34

0800381c <_realloc_r>:
 800381c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003820:	4607      	mov	r7, r0
 8003822:	4614      	mov	r4, r2
 8003824:	460d      	mov	r5, r1
 8003826:	b921      	cbnz	r1, 8003832 <_realloc_r+0x16>
 8003828:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800382c:	4611      	mov	r1, r2
 800382e:	f7ff bc5b 	b.w	80030e8 <_malloc_r>
 8003832:	b92a      	cbnz	r2, 8003840 <_realloc_r+0x24>
 8003834:	f7ff fbec 	bl	8003010 <_free_r>
 8003838:	4625      	mov	r5, r4
 800383a:	4628      	mov	r0, r5
 800383c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003840:	f000 f81a 	bl	8003878 <_malloc_usable_size_r>
 8003844:	4284      	cmp	r4, r0
 8003846:	4606      	mov	r6, r0
 8003848:	d802      	bhi.n	8003850 <_realloc_r+0x34>
 800384a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800384e:	d8f4      	bhi.n	800383a <_realloc_r+0x1e>
 8003850:	4621      	mov	r1, r4
 8003852:	4638      	mov	r0, r7
 8003854:	f7ff fc48 	bl	80030e8 <_malloc_r>
 8003858:	4680      	mov	r8, r0
 800385a:	b908      	cbnz	r0, 8003860 <_realloc_r+0x44>
 800385c:	4645      	mov	r5, r8
 800385e:	e7ec      	b.n	800383a <_realloc_r+0x1e>
 8003860:	42b4      	cmp	r4, r6
 8003862:	4622      	mov	r2, r4
 8003864:	4629      	mov	r1, r5
 8003866:	bf28      	it	cs
 8003868:	4632      	movcs	r2, r6
 800386a:	f7ff fbc3 	bl	8002ff4 <memcpy>
 800386e:	4629      	mov	r1, r5
 8003870:	4638      	mov	r0, r7
 8003872:	f7ff fbcd 	bl	8003010 <_free_r>
 8003876:	e7f1      	b.n	800385c <_realloc_r+0x40>

08003878 <_malloc_usable_size_r>:
 8003878:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800387c:	1f18      	subs	r0, r3, #4
 800387e:	2b00      	cmp	r3, #0
 8003880:	bfbc      	itt	lt
 8003882:	580b      	ldrlt	r3, [r1, r0]
 8003884:	18c0      	addlt	r0, r0, r3
 8003886:	4770      	bx	lr

08003888 <_init>:
 8003888:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800388a:	bf00      	nop
 800388c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800388e:	bc08      	pop	{r3}
 8003890:	469e      	mov	lr, r3
 8003892:	4770      	bx	lr

08003894 <_fini>:
 8003894:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003896:	bf00      	nop
 8003898:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800389a:	bc08      	pop	{r3}
 800389c:	469e      	mov	lr, r3
 800389e:	4770      	bx	lr
