

================================================================
== Vitis HLS Report for 'dut_Pipeline_READ_LOOP'
================================================================
* Date:           Thu Dec 19 08:55:43 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        rsa.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.50 ns|  3.368 ns|     2.30 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       35|       35|  0.297 us|  0.297 us|   35|   35|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- READ_LOOP  |       33|       33|         4|          2|          1|    16|       yes|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 2, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.36>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%x_1 = alloca i32 1"   --->   Operation 7 'alloca' 'x_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %strm_in, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 0, i5 %x_1"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN6BignumILi32ELi64EE9set_blockEi7ap_uintILi64EE.exit.i"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%x = load i5 %x_1" [fpga_rsa.cc:17]   --->   Operation 11 'load' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 12 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.36ns)   --->   "%icmp_ln17 = icmp_eq  i5 %x, i5 16" [fpga_rsa.cc:17]   --->   Operation 13 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 14 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.78ns)   --->   "%add_ln17 = add i5 %x, i5 1" [fpga_rsa.cc:17]   --->   Operation 15 'add' 'add_ln17' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln17 = br i1 %icmp_ln17, void %_ZN6BignumILi32ELi64EE9set_blockEi7ap_uintILi64EE.exit.i.split, void %_Z12read_rsa_numRN3hls6streamI7ap_uintILi32EELi0EEE.exit.exitStub" [fpga_rsa.cc:17]   --->   Operation 16 'br' 'br_ln17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln17 = store i5 %add_ln17, i5 %x_1" [fpga_rsa.cc:17]   --->   Operation 17 'store' 'store_ln17' <Predicate = (!icmp_ln17)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.10>
ST_2 : Operation 18 [1/1] (3.10ns)   --->   "%tmp_V = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %strm_in" [D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 18 'read' 'tmp_V' <Predicate = (!icmp_ln17)> <Delay = 3.10> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = -1> <FIFO>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 26 'ret' 'ret_ln0' <Predicate = (icmp_ln17)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.10>
ST_3 : Operation 19 [1/1] (3.10ns)   --->   "%tmp_V_3 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %strm_in" [D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 19 'read' 'tmp_V_3' <Predicate = true> <Delay = 3.10> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = -1> <FIFO>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "%x_7_cast = zext i5 %x" [fpga_rsa.cc:17]   --->   Operation 20 'zext' 'x_7_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "%specloopname_ln20 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [fpga_rsa.cc:20]   --->   Operation 21 'specloopname' 'specloopname_ln20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %tmp_V_3, i32 %tmp_V"   --->   Operation 22 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%base_digits_data_V_addr = getelementptr i64 %base_digits_data_V, i64 0, i64 %x_7_cast" [./bignum.h:60]   --->   Operation 23 'getelementptr' 'base_digits_data_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (3.25ns)   --->   "%store_ln60 = store i64 %p_Result_s, i5 %base_digits_data_V_addr" [./bignum.h:60]   --->   Operation 24 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN6BignumILi32ELi64EE9set_blockEi7ap_uintILi64EE.exit.i"   --->   Operation 25 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.5ns, clock uncertainty: 2.3ns.

 <State 1>: 3.37ns
The critical path consists of the following:
	'alloca' operation ('i') [3]  (0 ns)
	'load' operation ('x', fpga_rsa.cc:17) on local variable 'i' [8]  (0 ns)
	'add' operation ('add_ln17', fpga_rsa.cc:17) [12]  (1.78 ns)
	'store' operation ('store_ln17', fpga_rsa.cc:17) of variable 'add_ln17', fpga_rsa.cc:17 on local variable 'i' [22]  (1.59 ns)

 <State 2>: 3.1ns
The critical path consists of the following:
	fifo read operation ('tmp.V', D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 'strm_in' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) [17]  (3.1 ns)

 <State 3>: 3.1ns
The critical path consists of the following:
	fifo read operation ('tmp.V', D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 'strm_in' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) [18]  (3.1 ns)

 <State 4>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('base_digits_data_V_addr', ./bignum.h:60) [20]  (0 ns)
	'store' operation ('store_ln60', ./bignum.h:60) of variable '__Result__' on array 'base_digits_data_V' [21]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
