{
    "Function": "tegra_smp_prepare_cpus",
    "astEdges": [
        [
            0,
            12
        ],
        [
            0,
            1
        ],
        [
            0,
            2
        ],
        [
            7,
            8
        ],
        [
            7,
            9
        ],
        [
            9,
            10
        ],
        [
            10,
            11
        ],
        [
            5,
            6
        ],
        [
            2,
            7
        ],
        [
            2,
            3
        ],
        [
            3,
            4
        ],
        [
            3,
            5
        ]
    ],
    "candidateNodeList": [
        6
    ],
    "cfgEdges": [
        [
            0,
            5
        ],
        [
            9,
            12
        ],
        [
            10,
            9
        ],
        [
            8,
            12
        ],
        [
            8,
            11
        ],
        [
            5,
            3
        ],
        [
            11,
            10
        ],
        [
            3,
            8
        ]
    ],
    "ddgEdges": [
        [
            0,
            3
        ],
        [
            0,
            10
        ],
        [
            0,
            8
        ],
        [
            9,
            12
        ],
        [
            9,
            12
        ],
        [
            10,
            12
        ],
        [
            10,
            9
        ],
        [
            8,
            12
        ],
        [
            3,
            12
        ],
        [
            3,
            12
        ]
    ],
    "ncsEdges": [
        [
            1,
            4
        ],
        [
            4,
            6
        ],
        [
            6,
            8
        ],
        [
            8,
            11
        ]
    ],
    "nodeList": {
        "0": "METHOD",
        "1": "PARAM",
        "2": "BLOCK",
        "3": "cpumask_set_cpu",
        "4": "LITERAL",
        "5": "<operator>.addressOf",
        "6": "tegra_cpu_init_mask",
        "7": "CONTROL_STRUCTURE",
        "8": "scu_a9_has_base",
        "9": "scu_enable",
        "10": "IO_ADDRESS",
        "11": "scu_a9_get_base",
        "12": "METHOD_RETURN"
    }
}