

================================================================
== Vitis HLS Report for 'clefia_Pipeline_ByteCpy_label151'
================================================================
* Date:           Mon Dec 12 09:00:24 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        CLEFIA_ip
* Solution:       solution4 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.576 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ByteCpy_label1  |        8|        8|         2|          1|          1|     8|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     44|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        0|    -|       8|      4|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|      11|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      19|     84|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +--------+---------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory |                       Module                      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------+---------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |skey_U  |clefia_Pipeline_ByteCpy_label157_skey_ROM_AUTO_1R  |        0|  8|   4|    0|    32|    8|     1|          256|
    +--------+---------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total   |                                                   |        0|  8|   4|    0|    32|    8|     1|          256|
    +--------+---------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln114_fu_102_p2  |         +|   0|  0|  15|           8|           8|
    |add_ln117_fu_77_p2   |         +|   0|  0|  13|           4|           1|
    |icmp_ln116_fu_71_p2  |      icmp|   0|  0|   9|           4|           5|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    |xor_ln114_fu_83_p2   |       xor|   0|  0|   5|           4|           5|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  44|          21|          21|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_done_int                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1        |   9|          2|    1|          2|
    |ap_sig_allocacmp_idx56_i_load  |   9|          2|    4|          8|
    |idx56_i_fu_32                  |   9|          2|    4|          8|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          |  36|          8|   10|         20|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |idx56_i_fu_32            |  4|   0|    4|          0|
    |idx56_i_load_reg_120     |  4|   0|    4|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 11|   0|   11|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+----------------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+-------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  clefia_Pipeline_ByteCpy_label151|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  clefia_Pipeline_ByteCpy_label151|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  clefia_Pipeline_ByteCpy_label151|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  clefia_Pipeline_ByteCpy_label151|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  clefia_Pipeline_ByteCpy_label151|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  clefia_Pipeline_ByteCpy_label151|  return value|
|rk_address0  |  out|    8|   ap_memory|                                rk|         array|
|rk_ce0       |  out|    1|   ap_memory|                                rk|         array|
|rk_we0       |  out|    1|   ap_memory|                                rk|         array|
|rk_d0        |  out|    8|   ap_memory|                                rk|         array|
+-------------+-----+-----+------------+----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.32>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%idx56_i = alloca i32 1"   --->   Operation 5 'alloca' 'idx56_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %idx56_i"   --->   Operation 6 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%br_ln0 = br void %while.body.i16.i"   --->   Operation 7 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%idx56_i_load = load i4 %idx56_i" [clefia.c:117]   --->   Operation 8 'load' 'idx56_i_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 9 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.30ns)   --->   "%icmp_ln116 = icmp_eq  i4 %idx56_i_load, i4 8" [clefia.c:116]   --->   Operation 10 'icmp' 'icmp_ln116' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 11 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.73ns)   --->   "%add_ln117 = add i4 %idx56_i_load, i4 1" [clefia.c:117]   --->   Operation 12 'add' 'add_ln117' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln116 = br i1 %icmp_ln116, void %while.body.i16.split.i, void %ClefiaKeySet.exit.loopexit8.exitStub" [clefia.c:116]   --->   Operation 13 'br' 'br_ln116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.97ns)   --->   "%xor_ln114 = xor i4 %idx56_i_load, i4 8" [clefia.c:114]   --->   Operation 14 'xor' 'xor_ln114' <Predicate = (!icmp_ln116)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln114_3 = zext i4 %xor_ln114" [clefia.c:114]   --->   Operation 15 'zext' 'zext_ln114_3' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%skey_addr = getelementptr i8 %skey, i64 0, i64 %zext_ln114_3" [clefia.c:114]   --->   Operation 16 'getelementptr' 'skey_addr' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (2.32ns)   --->   "%skey_load = load i5 %skey_addr" [clefia.c:117]   --->   Operation 17 'load' 'skey_load' <Predicate = (!icmp_ln116)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln116 = store i4 %add_ln117, i4 %idx56_i" [clefia.c:116]   --->   Operation 18 'store' 'store_ln116' <Predicate = (!icmp_ln116)> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 27 'ret' 'ret_ln0' <Predicate = (icmp_ln116)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.57>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specloopname_ln114 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [clefia.c:114]   --->   Operation 19 'specloopname' 'specloopname_ln114' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i4 %idx56_i_load" [clefia.c:114]   --->   Operation 20 'zext' 'zext_ln114' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.91ns)   --->   "%add_ln114 = add i8 %zext_ln114, i8 152" [clefia.c:114]   --->   Operation 21 'add' 'add_ln114' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln114_4 = zext i8 %add_ln114" [clefia.c:114]   --->   Operation 22 'zext' 'zext_ln114_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%rk_addr = getelementptr i8 %rk, i64 0, i64 %zext_ln114_4" [clefia.c:114]   --->   Operation 23 'getelementptr' 'rk_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/2] (2.32ns)   --->   "%skey_load = load i5 %skey_addr" [clefia.c:117]   --->   Operation 24 'load' 'skey_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_2 : Operation 25 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %skey_load, i8 %rk_addr" [clefia.c:117]   --->   Operation 25 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln116 = br void %while.body.i16.i" [clefia.c:116]   --->   Operation 26 'br' 'br_ln116' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ rk]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ skey]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
idx56_i            (alloca           ) [ 010]
store_ln0          (store            ) [ 000]
br_ln0             (br               ) [ 000]
idx56_i_load       (load             ) [ 011]
specpipeline_ln0   (specpipeline     ) [ 000]
icmp_ln116         (icmp             ) [ 010]
empty              (speclooptripcount) [ 000]
add_ln117          (add              ) [ 000]
br_ln116           (br               ) [ 000]
xor_ln114          (xor              ) [ 000]
zext_ln114_3       (zext             ) [ 000]
skey_addr          (getelementptr    ) [ 011]
store_ln116        (store            ) [ 000]
specloopname_ln114 (specloopname     ) [ 000]
zext_ln114         (zext             ) [ 000]
add_ln114          (add              ) [ 000]
zext_ln114_4       (zext             ) [ 000]
rk_addr            (getelementptr    ) [ 000]
skey_load          (load             ) [ 000]
store_ln117        (store            ) [ 000]
br_ln116           (br               ) [ 000]
ret_ln0            (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="rk">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rk"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="skey">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="skey"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1004" name="idx56_i_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="1" slack="0"/>
<pin id="34" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="idx56_i/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="skey_addr_gep_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="8" slack="0"/>
<pin id="38" dir="0" index="1" bw="1" slack="0"/>
<pin id="39" dir="0" index="2" bw="4" slack="0"/>
<pin id="40" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="skey_addr/1 "/>
</bind>
</comp>

<comp id="43" class="1004" name="grp_access_fu_43">
<pin_list>
<pin id="44" dir="0" index="0" bw="5" slack="0"/>
<pin id="45" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="46" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="47" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="skey_load/1 "/>
</bind>
</comp>

<comp id="49" class="1004" name="rk_addr_gep_fu_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="8" slack="0"/>
<pin id="51" dir="0" index="1" bw="1" slack="0"/>
<pin id="52" dir="0" index="2" bw="8" slack="0"/>
<pin id="53" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rk_addr/2 "/>
</bind>
</comp>

<comp id="56" class="1004" name="store_ln117_access_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="8" slack="0"/>
<pin id="58" dir="0" index="1" bw="8" slack="0"/>
<pin id="59" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="60" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln117/2 "/>
</bind>
</comp>

<comp id="63" class="1004" name="store_ln0_store_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="1" slack="0"/>
<pin id="65" dir="0" index="1" bw="4" slack="0"/>
<pin id="66" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="idx56_i_load_load_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="4" slack="0"/>
<pin id="70" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="idx56_i_load/1 "/>
</bind>
</comp>

<comp id="71" class="1004" name="icmp_ln116_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="4" slack="0"/>
<pin id="73" dir="0" index="1" bw="4" slack="0"/>
<pin id="74" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln116/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="add_ln117_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="4" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln117/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="xor_ln114_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="4" slack="0"/>
<pin id="85" dir="0" index="1" bw="4" slack="0"/>
<pin id="86" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln114/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="zext_ln114_3_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="4" slack="0"/>
<pin id="91" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114_3/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="store_ln116_store_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="4" slack="0"/>
<pin id="96" dir="0" index="1" bw="4" slack="0"/>
<pin id="97" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln116/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="zext_ln114_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="4" slack="1"/>
<pin id="101" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="add_ln114_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="4" slack="0"/>
<pin id="104" dir="0" index="1" bw="8" slack="0"/>
<pin id="105" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln114/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="zext_ln114_4_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="8" slack="0"/>
<pin id="110" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114_4/2 "/>
</bind>
</comp>

<comp id="113" class="1005" name="idx56_i_reg_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="4" slack="0"/>
<pin id="115" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="idx56_i "/>
</bind>
</comp>

<comp id="120" class="1005" name="idx56_i_load_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="4" slack="1"/>
<pin id="122" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="idx56_i_load "/>
</bind>
</comp>

<comp id="128" class="1005" name="skey_addr_reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="5" slack="1"/>
<pin id="130" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="skey_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="35"><net_src comp="4" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="41"><net_src comp="2" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="42"><net_src comp="24" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="48"><net_src comp="36" pin="3"/><net_sink comp="43" pin=0"/></net>

<net id="54"><net_src comp="0" pin="0"/><net_sink comp="49" pin=0"/></net>

<net id="55"><net_src comp="24" pin="0"/><net_sink comp="49" pin=1"/></net>

<net id="61"><net_src comp="43" pin="3"/><net_sink comp="56" pin=1"/></net>

<net id="62"><net_src comp="49" pin="3"/><net_sink comp="56" pin=0"/></net>

<net id="67"><net_src comp="6" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="75"><net_src comp="68" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="76"><net_src comp="16" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="81"><net_src comp="68" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="82"><net_src comp="22" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="87"><net_src comp="68" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="88"><net_src comp="16" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="92"><net_src comp="83" pin="2"/><net_sink comp="89" pin=0"/></net>

<net id="93"><net_src comp="89" pin="1"/><net_sink comp="36" pin=2"/></net>

<net id="98"><net_src comp="77" pin="2"/><net_sink comp="94" pin=0"/></net>

<net id="106"><net_src comp="99" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="30" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="111"><net_src comp="102" pin="2"/><net_sink comp="108" pin=0"/></net>

<net id="112"><net_src comp="108" pin="1"/><net_sink comp="49" pin=2"/></net>

<net id="116"><net_src comp="32" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="117"><net_src comp="113" pin="1"/><net_sink comp="63" pin=1"/></net>

<net id="118"><net_src comp="113" pin="1"/><net_sink comp="68" pin=0"/></net>

<net id="119"><net_src comp="113" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="123"><net_src comp="68" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="124"><net_src comp="120" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="131"><net_src comp="36" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="132"><net_src comp="128" pin="1"/><net_sink comp="43" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: rk | {2 }
	Port: skey | {}
 - Input state : 
	Port: clefia_Pipeline_ByteCpy_label151 : skey | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		idx56_i_load : 1
		icmp_ln116 : 2
		add_ln117 : 2
		br_ln116 : 3
		xor_ln114 : 2
		zext_ln114_3 : 2
		skey_addr : 3
		skey_load : 4
		store_ln116 : 3
	State 2
		add_ln114 : 1
		zext_ln114_4 : 2
		rk_addr : 3
		store_ln117 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|    add   |   add_ln117_fu_77   |    0    |    13   |
|          |   add_ln114_fu_102  |    0    |    15   |
|----------|---------------------|---------|---------|
|   icmp   |   icmp_ln116_fu_71  |    0    |    9    |
|----------|---------------------|---------|---------|
|    xor   |   xor_ln114_fu_83   |    0    |    4    |
|----------|---------------------|---------|---------|
|          |  zext_ln114_3_fu_89 |    0    |    0    |
|   zext   |   zext_ln114_fu_99  |    0    |    0    |
|          | zext_ln114_4_fu_108 |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |    41   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|idx56_i_load_reg_120|    4   |
|   idx56_i_reg_113  |    4   |
|  skey_addr_reg_128 |    5   |
+--------------------+--------+
|        Total       |   13   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_43 |  p0  |   2  |   5  |   10   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   10   ||  1.588  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   41   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   13   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   13   |   50   |
+-----------+--------+--------+--------+
