// Seed: 1660818217
module module_0 (
    id_1
);
  inout wire id_1;
  wire id_2;
endmodule
module module_1 (
    output wand id_0
    , id_9,
    output tri1 id_1,
    input supply1 id_2,
    output uwire id_3,
    output supply1 id_4,
    input wire id_5,
    output supply0 id_6,
    output supply0 id_7
);
  logic id_10 = -1;
  nor primCall (id_6, id_5, id_9, id_2);
  module_0 modCall_1 (id_10);
  wire [-1 'b0 : -1] id_11 = id_11;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  module_0 modCall_1 (id_8);
  logic id_9 = id_9;
endmodule
