<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>OPAE C API: include/opae/types_enum.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">OPAE C API
   &#160;<span id="projectnumber">-..</span>
   </div>
   <div id="projectbrief">FPGA API</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_beaf459716867cfd62f7e910a709c36d.html">opae</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#enum-members">Enumerations</a>  </div>
  <div class="headertitle">
<div class="title">types_enum.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Definitions of enumerated types for the OPAE C API.  
<a href="#details">More...</a></p>

<p><a href="types__enum_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:a27aaa9bd2d94c9b53602b1a7af49fc6d"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="types__enum_8h.html#a27aaa9bd2d94c9b53602b1a7af49fc6d">fpga_result</a> { <br />
&#160;&#160;<a class="el" href="types__enum_8h.html#a27aaa9bd2d94c9b53602b1a7af49fc6da727cb0690aa450810ffc8f5371401327">FPGA_OK</a> = 0
, <a class="el" href="types__enum_8h.html#a27aaa9bd2d94c9b53602b1a7af49fc6da72e05d22cb414d8a35945301b79302f9">FPGA_INVALID_PARAM</a>
, <a class="el" href="types__enum_8h.html#a27aaa9bd2d94c9b53602b1a7af49fc6da7785c48a8a9ab76b21bcd1627832fdd4">FPGA_BUSY</a>
, <a class="el" href="types__enum_8h.html#a27aaa9bd2d94c9b53602b1a7af49fc6da8527745386f7cea8d8aa64f96f2249a4">FPGA_EXCEPTION</a>
, <br />
&#160;&#160;<a class="el" href="types__enum_8h.html#a27aaa9bd2d94c9b53602b1a7af49fc6da7aee5958cf7f46e9d80c4ee50d42d86c">FPGA_NOT_FOUND</a>
, <a class="el" href="types__enum_8h.html#a27aaa9bd2d94c9b53602b1a7af49fc6da01318ecc0ead885cee673d213bb4eeab">FPGA_NO_MEMORY</a>
, <a class="el" href="types__enum_8h.html#a27aaa9bd2d94c9b53602b1a7af49fc6da51eacd9111ef14917f0b958bfeda4f66">FPGA_NOT_SUPPORTED</a>
, <a class="el" href="types__enum_8h.html#a27aaa9bd2d94c9b53602b1a7af49fc6da8b18856fa126c4b659346cf5decda0b5">FPGA_NO_DRIVER</a>
, <br />
&#160;&#160;<a class="el" href="types__enum_8h.html#a27aaa9bd2d94c9b53602b1a7af49fc6daefcce3ebcef5f12e194f3812b43c7322">FPGA_NO_DAEMON</a>
, <a class="el" href="types__enum_8h.html#a27aaa9bd2d94c9b53602b1a7af49fc6da6c7a58c1e0907394fe270a539b104b0e">FPGA_NO_ACCESS</a>
, <a class="el" href="types__enum_8h.html#a27aaa9bd2d94c9b53602b1a7af49fc6da4fe9aead9176152c1e47e600d5415e56">FPGA_RECONF_ERROR</a>
<br />
 }</td></tr>
<tr class="separator:a27aaa9bd2d94c9b53602b1a7af49fc6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eccf38d4643d14fbc51f34e03131fa6"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="types__enum_8h.html#a6eccf38d4643d14fbc51f34e03131fa6">fpga_event_type</a> { <a class="el" href="types__enum_8h.html#a6eccf38d4643d14fbc51f34e03131fa6a4927c38c144629dfd0ac7b798853d18f">FPGA_EVENT_INTERRUPT</a> = 0
, <a class="el" href="types__enum_8h.html#a6eccf38d4643d14fbc51f34e03131fa6ae06578392a4b6edada24bb375b05d800">FPGA_EVENT_ERROR</a>
, <a class="el" href="types__enum_8h.html#a6eccf38d4643d14fbc51f34e03131fa6ac5bbf42f4aadeb692ba00bc87d2a1d63">FPGA_EVENT_POWER_THERMAL</a>
 }</td></tr>
<tr class="separator:a6eccf38d4643d14fbc51f34e03131fa6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90d0d4dfde2d893585fb72ba51f0bfbe"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="types__enum_8h.html#a90d0d4dfde2d893585fb72ba51f0bfbe">fpga_accelerator_state</a> { <a class="el" href="types__enum_8h.html#a90d0d4dfde2d893585fb72ba51f0bfbeaa1212584ffe16949e0ed25c04a679786">FPGA_ACCELERATOR_ASSIGNED</a> = 0
, <a class="el" href="types__enum_8h.html#a90d0d4dfde2d893585fb72ba51f0bfbea35c1c5720c92650e289c592abfd5e2b8">FPGA_ACCELERATOR_UNASSIGNED</a>
 }</td></tr>
<tr class="separator:a90d0d4dfde2d893585fb72ba51f0bfbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b2ddb9e533441e79f19d45fa0a24934"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="types__enum_8h.html#a9b2ddb9e533441e79f19d45fa0a24934">fpga_objtype</a> { <a class="el" href="types__enum_8h.html#a9b2ddb9e533441e79f19d45fa0a24934a91f784c1c357473adbde7188a244219a">FPGA_DEVICE</a> = 0
, <a class="el" href="types__enum_8h.html#a9b2ddb9e533441e79f19d45fa0a24934a5c3973a253ffaabddd0a083f05abebc7">FPGA_ACCELERATOR</a>
 }</td></tr>
<tr class="separator:a9b2ddb9e533441e79f19d45fa0a24934"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b433f944fba4b80dd796dec286412cb"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="types__enum_8h.html#a9b433f944fba4b80dd796dec286412cb">fpga_interface</a> { <br />
&#160;&#160;<a class="el" href="types__enum_8h.html#a9b433f944fba4b80dd796dec286412cbada6c2b32c7c5e8eba60cebe80b38355c">FPGA_IFC_DFL</a> = 0
, <a class="el" href="types__enum_8h.html#a9b433f944fba4b80dd796dec286412cba950d486b953b25fc8729fca05ea10962">FPGA_IFC_VFIO</a>
, <a class="el" href="types__enum_8h.html#a9b433f944fba4b80dd796dec286412cba77bd30a60ce179d221303a4577d9ae17">FPGA_IFC_SIM_DFL</a>
, <a class="el" href="types__enum_8h.html#a9b433f944fba4b80dd796dec286412cba6d64205e510545526e3b01ad672293da">FPGA_IFC_SIM_VFIO</a>
, <br />
&#160;&#160;<a class="el" href="types__enum_8h.html#a9b433f944fba4b80dd796dec286412cba47104e3152df9613560b18b507995691">FPGA_IFC_UIO</a>
<br />
 }</td></tr>
<tr class="separator:a9b433f944fba4b80dd796dec286412cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99f1b7a7fb02d7fa8e5823749b9005e5"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="types__enum_8h.html#a99f1b7a7fb02d7fa8e5823749b9005e5">fpga_buffer_flags</a> { <a class="el" href="types__enum_8h.html#a99f1b7a7fb02d7fa8e5823749b9005e5a625a9b51ada35d27da1079ff747d04db">FPGA_BUF_PREALLOCATED</a> = (1u &lt;&lt; 0)
, <a class="el" href="types__enum_8h.html#a99f1b7a7fb02d7fa8e5823749b9005e5abc99b8f3e50fb4eac1dbbeae4aca7957">FPGA_BUF_QUIET</a> = (1u &lt;&lt; 1)
, <a class="el" href="types__enum_8h.html#a99f1b7a7fb02d7fa8e5823749b9005e5ae69aa057dde55423090ab4f7b9f3c200">FPGA_BUF_READ_ONLY</a> = (1u &lt;&lt; 2)
 }</td></tr>
<tr class="separator:a99f1b7a7fb02d7fa8e5823749b9005e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a32599a1213352a3217f6e068651fc6"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="types__enum_8h.html#a3a32599a1213352a3217f6e068651fc6">fpga_open_flags</a> { <a class="el" href="types__enum_8h.html#a3a32599a1213352a3217f6e068651fc6a7eb08309368b559a0ecaf8193053a94c">FPGA_OPEN_SHARED</a> = (1u &lt;&lt; 0)
 }</td></tr>
<tr class="separator:a3a32599a1213352a3217f6e068651fc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a4d903f00f7511b06eea9809d81aae7"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="types__enum_8h.html#a9a4d903f00f7511b06eea9809d81aae7">fpga_reconf_flags</a> { <a class="el" href="types__enum_8h.html#a9a4d903f00f7511b06eea9809d81aae7a3eb0a410afacbd5b85d308fc51fc8cd8">FPGA_RECONF_FORCE</a> = (1u &lt;&lt; 0)
, <a class="el" href="types__enum_8h.html#a9a4d903f00f7511b06eea9809d81aae7a4e1616b36eedc9094a04666edcfa36f1">FPGA_RECONF_SKIP_USRCLK</a> = (1u &lt;&lt; 1)
 }</td></tr>
<tr class="separator:a9a4d903f00f7511b06eea9809d81aae7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cacfdee4baf5ca62998913596412afb"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="types__enum_8h.html#a9cacfdee4baf5ca62998913596412afb">fpga_sysobject_flags</a> { <br />
&#160;&#160;<a class="el" href="types__enum_8h.html#a9cacfdee4baf5ca62998913596412afba2d41c9cc1db0d054ac8a8e1afb707231">FPGA_OBJECT_SYNC</a> = (1u &lt;&lt; 0)
, <a class="el" href="types__enum_8h.html#a9cacfdee4baf5ca62998913596412afbaa8bfa7ba531a8b610b44f9364201e425">FPGA_OBJECT_GLOB</a> = (1u &lt;&lt; 1)
, <a class="el" href="types__enum_8h.html#a9cacfdee4baf5ca62998913596412afbacfaa8f881c5a8a3dd212e4fb4d070bf4">FPGA_OBJECT_RAW</a>
, <a class="el" href="types__enum_8h.html#a9cacfdee4baf5ca62998913596412afbade8c9f9040403d5e7e08e3aede541844">FPGA_OBJECT_RECURSE_ONE</a>
, <br />
&#160;&#160;<a class="el" href="types__enum_8h.html#a9cacfdee4baf5ca62998913596412afba33387b602459cddf06b3eeab96eca47b">FPGA_OBJECT_RECURSE_ALL</a>
<br />
 }</td></tr>
<tr class="separator:a9cacfdee4baf5ca62998913596412afb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ac77596a20038a5e0691ec8bb6c6299"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="types__enum_8h.html#a3ac77596a20038a5e0691ec8bb6c6299">fpga_sysobject_type</a> { <a class="el" href="types__enum_8h.html#a3ac77596a20038a5e0691ec8bb6c6299a9fdf8108c74c6fd8dec16f3c1bd7b46c">FPGA_OBJECT_CONTAINER</a>
, <a class="el" href="types__enum_8h.html#a3ac77596a20038a5e0691ec8bb6c6299ae05d85061319b15fc4fc8fbcbf6cf12c">FPGA_OBJECT_ATTRIBUTE</a>
 }</td></tr>
<tr class="separator:a3ac77596a20038a5e0691ec8bb6c6299"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04334291d3fe08ee2385f534629f3094"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="types__enum_8h.html#a04334291d3fe08ee2385f534629f3094">fpga_metric_type</a> { <br />
&#160;&#160;<a class="el" href="types__enum_8h.html#a04334291d3fe08ee2385f534629f3094a19df4d36912e022021758321d7dfaca1">FPGA_METRIC_TYPE_POWER</a>
, <a class="el" href="types__enum_8h.html#a04334291d3fe08ee2385f534629f3094a1b615b52e8ec5f4339139567bcabd9d0">FPGA_METRIC_TYPE_THERMAL</a>
, <a class="el" href="types__enum_8h.html#a04334291d3fe08ee2385f534629f3094a0090631e9c7498fcb11d73aae843d4c0">FPGA_METRIC_TYPE_PERFORMANCE_CTR</a>
, <a class="el" href="types__enum_8h.html#a04334291d3fe08ee2385f534629f3094afcaecf93ad13bf9558197c925c87d6c2">FPGA_METRIC_TYPE_AFU</a>
, <br />
&#160;&#160;<a class="el" href="types__enum_8h.html#a04334291d3fe08ee2385f534629f3094aeccc87ae6dc265c54200f71aad44d43b">FPGA_METRIC_TYPE_UNKNOWN</a>
<br />
 }</td></tr>
<tr class="separator:a04334291d3fe08ee2385f534629f3094"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab10f51ceeb88998e5d0389cbd3d55bcc"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="types__enum_8h.html#ab10f51ceeb88998e5d0389cbd3d55bcc">fpga_metric_datatype</a> { <br />
&#160;&#160;<a class="el" href="types__enum_8h.html#ab10f51ceeb88998e5d0389cbd3d55bcca7e4011246e4e6ce4c62cbcd54c6b6446">FPGA_METRIC_DATATYPE_INT</a>
, <a class="el" href="types__enum_8h.html#ab10f51ceeb88998e5d0389cbd3d55bcca42b7558a3659d44b5291a68329ac59ba">FPGA_METRIC_DATATYPE_FLOAT</a>
, <a class="el" href="types__enum_8h.html#ab10f51ceeb88998e5d0389cbd3d55bcca0ef125e071fb8bb97d89e083055b350a">FPGA_METRIC_DATATYPE_DOUBLE</a>
, <a class="el" href="types__enum_8h.html#ab10f51ceeb88998e5d0389cbd3d55bcca42af89cdb2fd1aaf8209950ff080a684">FPGA_METRIC_DATATYPE_BOOL</a>
, <br />
&#160;&#160;<a class="el" href="types__enum_8h.html#ab10f51ceeb88998e5d0389cbd3d55bccad5f469dac4b7a5961008918926f399dc">FPGA_METRIC_DATATYPE_UNKNOWN</a>
<br />
 }</td></tr>
<tr class="separator:ab10f51ceeb88998e5d0389cbd3d55bcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Definitions of enumerated types for the OPAE C API. </p>
<p>This file defines return and error codes, event and object types, states, and flags as used or reported by OPAE C API functions. </p>

<p class="definition">Definition in file <a class="el" href="types__enum_8h_source.html">types_enum.h</a>.</p>
</div><h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="a27aaa9bd2d94c9b53602b1a7af49fc6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27aaa9bd2d94c9b53602b1a7af49fc6d">&#9670;&nbsp;</a></span>fpga_result</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="types__enum_8h.html#a27aaa9bd2d94c9b53602b1a7af49fc6d">fpga_result</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OPAE C API function return codes</p>
<p>Every public API function exported by the OPAE C library will return one of these codes. Usually, FPGA_OK denotes successful completion of the requested operation, while any return code <em>other</em> than FPGA_OK indicates an error or other deviation from the expected behavior. Users of the OPAE C API should always check the return codes of the APIs they call, and not use output parameters of functions that did not execute successfully.</p>
<p>The <a class="el" href="utils_8h.html#a2a3fc0d8baf294d2da980ba544368b32">fpgaErrStr()</a> function converts error codes into printable messages.</p>
<p>OPAE also has a logging mechanism that allows a developer to get more information about why a particular call failed with a specific message. If enabled, any function that returns an error code different from FPGA_OK will also print out a message with further details. This mechanism can be enabled by setting the environment variable <code>LIBOPAE_LOG</code> to 1 before running the respective application. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a27aaa9bd2d94c9b53602b1a7af49fc6da727cb0690aa450810ffc8f5371401327"></a>FPGA_OK&#160;</td><td class="fielddoc"><p>Operation completed successfully </p>
</td></tr>
<tr><td class="fieldname"><a id="a27aaa9bd2d94c9b53602b1a7af49fc6da72e05d22cb414d8a35945301b79302f9"></a>FPGA_INVALID_PARAM&#160;</td><td class="fielddoc"><p>Invalid parameter supplied </p>
</td></tr>
<tr><td class="fieldname"><a id="a27aaa9bd2d94c9b53602b1a7af49fc6da7785c48a8a9ab76b21bcd1627832fdd4"></a>FPGA_BUSY&#160;</td><td class="fielddoc"><p>Resource is busy </p>
</td></tr>
<tr><td class="fieldname"><a id="a27aaa9bd2d94c9b53602b1a7af49fc6da8527745386f7cea8d8aa64f96f2249a4"></a>FPGA_EXCEPTION&#160;</td><td class="fielddoc"><p>An exception occurred </p>
</td></tr>
<tr><td class="fieldname"><a id="a27aaa9bd2d94c9b53602b1a7af49fc6da7aee5958cf7f46e9d80c4ee50d42d86c"></a>FPGA_NOT_FOUND&#160;</td><td class="fielddoc"><p>A required resource was not found </p>
</td></tr>
<tr><td class="fieldname"><a id="a27aaa9bd2d94c9b53602b1a7af49fc6da01318ecc0ead885cee673d213bb4eeab"></a>FPGA_NO_MEMORY&#160;</td><td class="fielddoc"><p>Not enough memory to complete operation </p>
</td></tr>
<tr><td class="fieldname"><a id="a27aaa9bd2d94c9b53602b1a7af49fc6da51eacd9111ef14917f0b958bfeda4f66"></a>FPGA_NOT_SUPPORTED&#160;</td><td class="fielddoc"><p>Requested operation is not supported </p>
</td></tr>
<tr><td class="fieldname"><a id="a27aaa9bd2d94c9b53602b1a7af49fc6da8b18856fa126c4b659346cf5decda0b5"></a>FPGA_NO_DRIVER&#160;</td><td class="fielddoc"><p>Driver is not loaded </p>
</td></tr>
<tr><td class="fieldname"><a id="a27aaa9bd2d94c9b53602b1a7af49fc6daefcce3ebcef5f12e194f3812b43c7322"></a>FPGA_NO_DAEMON&#160;</td><td class="fielddoc"><p>FPGA Daemon (fpgad) is not running </p>
</td></tr>
<tr><td class="fieldname"><a id="a27aaa9bd2d94c9b53602b1a7af49fc6da6c7a58c1e0907394fe270a539b104b0e"></a>FPGA_NO_ACCESS&#160;</td><td class="fielddoc"><p>Insufficient privileges or permissions </p>
</td></tr>
<tr><td class="fieldname"><a id="a27aaa9bd2d94c9b53602b1a7af49fc6da4fe9aead9176152c1e47e600d5415e56"></a>FPGA_RECONF_ERROR&#160;</td><td class="fielddoc"><p>Error while reconfiguring FPGA </p>
</td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="types__enum_8h_source.html#l00057">57</a> of file <a class="el" href="types__enum_8h_source.html">types_enum.h</a>.</p>

</div>
</div>
<a id="a6eccf38d4643d14fbc51f34e03131fa6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6eccf38d4643d14fbc51f34e03131fa6">&#9670;&nbsp;</a></span>fpga_event_type</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="types__enum_8h.html#a6eccf38d4643d14fbc51f34e03131fa6">fpga_event_type</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FPGA events</p>
<p>OPAE currently defines the following event types that applications can register for. Note that not all FPGA resources and target platforms may support all event types. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a6eccf38d4643d14fbc51f34e03131fa6a4927c38c144629dfd0ac7b798853d18f"></a>FPGA_EVENT_INTERRUPT&#160;</td><td class="fielddoc"><p>Interrupt generated by an accelerator </p>
</td></tr>
<tr><td class="fieldname"><a id="a6eccf38d4643d14fbc51f34e03131fa6ae06578392a4b6edada24bb375b05d800"></a>FPGA_EVENT_ERROR&#160;</td><td class="fielddoc"><p>Infrastructure error event </p>
</td></tr>
<tr><td class="fieldname"><a id="a6eccf38d4643d14fbc51f34e03131fa6ac5bbf42f4aadeb692ba00bc87d2a1d63"></a>FPGA_EVENT_POWER_THERMAL&#160;</td><td class="fielddoc"><p>Infrastructure thermal event </p>
</td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="types__enum_8h_source.html#l00078">78</a> of file <a class="el" href="types__enum_8h_source.html">types_enum.h</a>.</p>

</div>
</div>
<a id="a90d0d4dfde2d893585fb72ba51f0bfbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90d0d4dfde2d893585fb72ba51f0bfbe">&#9670;&nbsp;</a></span>fpga_accelerator_state</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="types__enum_8h.html#a90d0d4dfde2d893585fb72ba51f0bfbe">fpga_accelerator_state</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>accelerator state </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a90d0d4dfde2d893585fb72ba51f0bfbeaa1212584ffe16949e0ed25c04a679786"></a>FPGA_ACCELERATOR_ASSIGNED&#160;</td><td class="fielddoc"><p>accelerator is opened exclusively by another process </p>
</td></tr>
<tr><td class="fieldname"><a id="a90d0d4dfde2d893585fb72ba51f0bfbea35c1c5720c92650e289c592abfd5e2b8"></a>FPGA_ACCELERATOR_UNASSIGNED&#160;</td><td class="fielddoc"><p>accelerator is free to be opened </p>
</td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="types__enum_8h_source.html#l00093">93</a> of file <a class="el" href="types__enum_8h_source.html">types_enum.h</a>.</p>

</div>
</div>
<a id="a9b2ddb9e533441e79f19d45fa0a24934"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b2ddb9e533441e79f19d45fa0a24934">&#9670;&nbsp;</a></span>fpga_objtype</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="types__enum_8h.html#a9b2ddb9e533441e79f19d45fa0a24934">fpga_objtype</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OPAE FPGA resources (objects)</p>
<p>These are the FPGA resources currently supported by the OPAE object model. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a9b2ddb9e533441e79f19d45fa0a24934a91f784c1c357473adbde7188a244219a"></a>FPGA_DEVICE&#160;</td><td class="fielddoc"><p>FPGA_DEVICE objects represent FPGA devices and their management functionality. These objects can be opened (typically requires a certain privilege level or access permissions) and used for management functions like fpgaReconfigreSlot(). </p>
</td></tr>
<tr><td class="fieldname"><a id="a9b2ddb9e533441e79f19d45fa0a24934a5c3973a253ffaabddd0a083f05abebc7"></a>FPGA_ACCELERATOR&#160;</td><td class="fielddoc"><p>FPGA_ACCELERATOR objects represent allocatable units for accessing accelerated functions on the FPGA. They are frequently opened for interacting via control registers (MMIO), shared memory, or other, possibly platform-specific functions. </p>
</td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="types__enum_8h_source.html#l00105">105</a> of file <a class="el" href="types__enum_8h_source.html">types_enum.h</a>.</p>

</div>
</div>
<a id="a9b433f944fba4b80dd796dec286412cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b433f944fba4b80dd796dec286412cb">&#9670;&nbsp;</a></span>fpga_interface</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="types__enum_8h.html#a9b433f944fba4b80dd796dec286412cb">fpga_interface</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OPAE plugin interface</p>
<p>These are the supported plugin interfaces. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a9b433f944fba4b80dd796dec286412cbada6c2b32c7c5e8eba60cebe80b38355c"></a>FPGA_IFC_DFL&#160;</td><td class="fielddoc"><p>FPGA_IFC_DFL indicates that the plugin interface is the Device Feature List driver suite. </p>
</td></tr>
<tr><td class="fieldname"><a id="a9b433f944fba4b80dd796dec286412cba950d486b953b25fc8729fca05ea10962"></a>FPGA_IFC_VFIO&#160;</td><td class="fielddoc"><p>FPGA_IFC_VFIO indicates that the plugin interface is the vfio-pci driver. </p>
</td></tr>
<tr><td class="fieldname"><a id="a9b433f944fba4b80dd796dec286412cba77bd30a60ce179d221303a4577d9ae17"></a>FPGA_IFC_SIM_DFL&#160;</td><td class="fielddoc"><p>FPGA_IFC_SIM_DFL indicates that the plugin interface is the AFU Simulation Environment simulating DFL drivers. </p>
</td></tr>
<tr><td class="fieldname"><a id="a9b433f944fba4b80dd796dec286412cba6d64205e510545526e3b01ad672293da"></a>FPGA_IFC_SIM_VFIO&#160;</td><td class="fielddoc"><p>FPGA_IFC_SIM_VFIO indicates that the plugin interface is the AFU Simulation Environment simulating vfio-pci. </p>
</td></tr>
<tr><td class="fieldname"><a id="a9b433f944fba4b80dd796dec286412cba47104e3152df9613560b18b507995691"></a>FPGA_IFC_UIO&#160;</td><td class="fielddoc"><p>FPGA_IFC_UIO indicates that the plugin interface is the uio-dfl driver. </p>
</td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="types__enum_8h_source.html#l00122">122</a> of file <a class="el" href="types__enum_8h_source.html">types_enum.h</a>.</p>

</div>
</div>
<a id="a99f1b7a7fb02d7fa8e5823749b9005e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99f1b7a7fb02d7fa8e5823749b9005e5">&#9670;&nbsp;</a></span>fpga_buffer_flags</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="types__enum_8h.html#a99f1b7a7fb02d7fa8e5823749b9005e5">fpga_buffer_flags</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Buffer flags</p>
<p>These flags can be passed to the <a class="el" href="buffer_8h.html#aac3ed0146bc42c35f99610a319e87303">fpgaPrepareBuffer()</a> function. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a99f1b7a7fb02d7fa8e5823749b9005e5a625a9b51ada35d27da1079ff747d04db"></a>FPGA_BUF_PREALLOCATED&#160;</td><td class="fielddoc"><p>Use existing buffer </p>
</td></tr>
<tr><td class="fieldname"><a id="a99f1b7a7fb02d7fa8e5823749b9005e5abc99b8f3e50fb4eac1dbbeae4aca7957"></a>FPGA_BUF_QUIET&#160;</td><td class="fielddoc"><p>Suppress error messages </p>
</td></tr>
<tr><td class="fieldname"><a id="a99f1b7a7fb02d7fa8e5823749b9005e5ae69aa057dde55423090ab4f7b9f3c200"></a>FPGA_BUF_READ_ONLY&#160;</td><td class="fielddoc"><p>Buffer is read-only </p>
</td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="types__enum_8h_source.html#l00145">145</a> of file <a class="el" href="types__enum_8h_source.html">types_enum.h</a>.</p>

</div>
</div>
<a id="a3a32599a1213352a3217f6e068651fc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a32599a1213352a3217f6e068651fc6">&#9670;&nbsp;</a></span>fpga_open_flags</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="types__enum_8h.html#a3a32599a1213352a3217f6e068651fc6">fpga_open_flags</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Open flags</p>
<p>These flags can be passed to the <a class="el" href="access_8h.html#addde6b2bafcd6632a2c0b595c6bc0ef3">fpgaOpen()</a> function. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a3a32599a1213352a3217f6e068651fc6a7eb08309368b559a0ecaf8193053a94c"></a>FPGA_OPEN_SHARED&#160;</td><td class="fielddoc"><p>Open FPGA resource for shared access </p>
</td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="types__enum_8h_source.html#l00156">156</a> of file <a class="el" href="types__enum_8h_source.html">types_enum.h</a>.</p>

</div>
</div>
<a id="a9a4d903f00f7511b06eea9809d81aae7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a4d903f00f7511b06eea9809d81aae7">&#9670;&nbsp;</a></span>fpga_reconf_flags</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="types__enum_8h.html#a9a4d903f00f7511b06eea9809d81aae7">fpga_reconf_flags</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reconfiguration flags</p>
<p>These flags can be passed to the <a class="el" href="manage_8h.html#a6e5d00d445c69c94cb122224c47bf735">fpgaReconfigureSlot()</a> function. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a9a4d903f00f7511b06eea9809d81aae7a3eb0a410afacbd5b85d308fc51fc8cd8"></a>FPGA_RECONF_FORCE&#160;</td><td class="fielddoc"><p>Reconfigure the slot without checking if it is in use </p>
</td></tr>
<tr><td class="fieldname"><a id="a9a4d903f00f7511b06eea9809d81aae7a4e1616b36eedc9094a04666edcfa36f1"></a>FPGA_RECONF_SKIP_USRCLK&#160;</td><td class="fielddoc"><p>Don't configure AFU user clocks as part of PR </p>
</td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="types__enum_8h_source.html#l00166">166</a> of file <a class="el" href="types__enum_8h_source.html">types_enum.h</a>.</p>

</div>
</div>
<a id="a9cacfdee4baf5ca62998913596412afb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9cacfdee4baf5ca62998913596412afb">&#9670;&nbsp;</a></span>fpga_sysobject_flags</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="types__enum_8h.html#a9cacfdee4baf5ca62998913596412afb">fpga_sysobject_flags</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a9cacfdee4baf5ca62998913596412afba2d41c9cc1db0d054ac8a8e1afb707231"></a>FPGA_OBJECT_SYNC&#160;</td><td class="fielddoc"><p>Synchronize data from driver </p>
</td></tr>
<tr><td class="fieldname"><a id="a9cacfdee4baf5ca62998913596412afbaa8bfa7ba531a8b610b44f9364201e425"></a>FPGA_OBJECT_GLOB&#160;</td><td class="fielddoc"><p>Treat names as glob expressions </p>
</td></tr>
<tr><td class="fieldname"><a id="a9cacfdee4baf5ca62998913596412afbacfaa8f881c5a8a3dd212e4fb4d070bf4"></a>FPGA_OBJECT_RAW&#160;</td><td class="fielddoc"><p>Read or write object data as raw bytes </p>
</td></tr>
<tr><td class="fieldname"><a id="a9cacfdee4baf5ca62998913596412afbade8c9f9040403d5e7e08e3aede541844"></a>FPGA_OBJECT_RECURSE_ONE&#160;</td><td class="fielddoc"><p>Create subobjects one level down from containers </p>
</td></tr>
<tr><td class="fieldname"><a id="a9cacfdee4baf5ca62998913596412afba33387b602459cddf06b3eeab96eca47b"></a>FPGA_OBJECT_RECURSE_ALL&#160;</td><td class="fielddoc"><p>Create subobjects all levels from from containers </p>
</td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="types__enum_8h_source.html#l00173">173</a> of file <a class="el" href="types__enum_8h_source.html">types_enum.h</a>.</p>

</div>
</div>
<a id="a3ac77596a20038a5e0691ec8bb6c6299"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ac77596a20038a5e0691ec8bb6c6299">&#9670;&nbsp;</a></span>fpga_sysobject_type</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="types__enum_8h.html#a3ac77596a20038a5e0691ec8bb6c6299">fpga_sysobject_type</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a3ac77596a20038a5e0691ec8bb6c6299a9fdf8108c74c6fd8dec16f3c1bd7b46c"></a>FPGA_OBJECT_CONTAINER&#160;</td><td class="fielddoc"><p>Represents a group of objects </p>
</td></tr>
<tr><td class="fieldname"><a id="a3ac77596a20038a5e0691ec8bb6c6299ae05d85061319b15fc4fc8fbcbf6cf12c"></a>FPGA_OBJECT_ATTRIBUTE&#160;</td><td class="fielddoc"><p>An object with an attribute value that can be read/written </p>
</td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="types__enum_8h_source.html#l00186">186</a> of file <a class="el" href="types__enum_8h_source.html">types_enum.h</a>.</p>

</div>
</div>
<a id="a04334291d3fe08ee2385f534629f3094"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04334291d3fe08ee2385f534629f3094">&#9670;&nbsp;</a></span>fpga_metric_type</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="types__enum_8h.html#a04334291d3fe08ee2385f534629f3094">fpga_metric_type</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>fpga metrics types opae defines power,thermal, performance counter and afu metric types </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a04334291d3fe08ee2385f534629f3094a19df4d36912e022021758321d7dfaca1"></a>FPGA_METRIC_TYPE_POWER&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a04334291d3fe08ee2385f534629f3094a1b615b52e8ec5f4339139567bcabd9d0"></a>FPGA_METRIC_TYPE_THERMAL&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a04334291d3fe08ee2385f534629f3094a0090631e9c7498fcb11d73aae843d4c0"></a>FPGA_METRIC_TYPE_PERFORMANCE_CTR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a04334291d3fe08ee2385f534629f3094afcaecf93ad13bf9558197c925c87d6c2"></a>FPGA_METRIC_TYPE_AFU&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a04334291d3fe08ee2385f534629f3094aeccc87ae6dc265c54200f71aad44d43b"></a>FPGA_METRIC_TYPE_UNKNOWN&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="types__enum_8h_source.html#l00198">198</a> of file <a class="el" href="types__enum_8h_source.html">types_enum.h</a>.</p>

</div>
</div>
<a id="ab10f51ceeb88998e5d0389cbd3d55bcc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab10f51ceeb88998e5d0389cbd3d55bcc">&#9670;&nbsp;</a></span>fpga_metric_datatype</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="types__enum_8h.html#ab10f51ceeb88998e5d0389cbd3d55bcc">fpga_metric_datatype</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Metrics data type </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ab10f51ceeb88998e5d0389cbd3d55bcca7e4011246e4e6ce4c62cbcd54c6b6446"></a>FPGA_METRIC_DATATYPE_INT&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab10f51ceeb88998e5d0389cbd3d55bcca42b7558a3659d44b5291a68329ac59ba"></a>FPGA_METRIC_DATATYPE_FLOAT&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab10f51ceeb88998e5d0389cbd3d55bcca0ef125e071fb8bb97d89e083055b350a"></a>FPGA_METRIC_DATATYPE_DOUBLE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab10f51ceeb88998e5d0389cbd3d55bcca42af89cdb2fd1aaf8209950ff080a684"></a>FPGA_METRIC_DATATYPE_BOOL&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab10f51ceeb88998e5d0389cbd3d55bccad5f469dac4b7a5961008918926f399dc"></a>FPGA_METRIC_DATATYPE_UNKNOWN&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="types__enum_8h_source.html#l00210">210</a> of file <a class="el" href="types__enum_8h_source.html">types_enum.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
