Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.55 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.55 secs
 
--> Reading design: TopModule.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "TopModule.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "TopModule"
Output Format                      : NGC
Target Device                      : xc3s200-4-tq144

---- Source Options
Top Module Name                    : TopModule
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/noraw/Documents/VHDL/Test2/TopModule.vhd" in Library work.
Entity <topmodule> compiled.
Entity <topmodule> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <TopModule> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <TopModule> in library <work> (Architecture <behavioral>).
INFO:Xst:1561 - "C:/Users/noraw/Documents/VHDL/Test2/TopModule.vhd" line 103: Mux is complete : default of case is discarded
Entity <TopModule> analyzed. Unit <TopModule> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <TopModule>.
    Related source file is "C:/Users/noraw/Documents/VHDL/Test2/TopModule.vhd".
    Found 16x7-bit ROM for signal <Segments$mux0001> created at line 87.
    Found 7-bit register for signal <Segments>.
    Found 4-bit register for signal <bcd>.
    Found 4-bit register for signal <buff_DGs>.
    Found 16-bit up counter for signal <RAW>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred  15 D-type flip-flop(s).
Unit <TopModule> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Counters                                             : 1
 16-bit up counter                                     : 1
# Registers                                            : 3
 4-bit register                                        : 2
 7-bit register                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <TopModule>.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_Segments_mux0001> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <TopModule> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Counters                                             : 1
 16-bit up counter                                     : 1
# Registers                                            : 15
 Flip-Flops                                            : 15

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <TopModule> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block TopModule, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 31
 Flip-Flops                                            : 31

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : TopModule.ngr
Top Level Output File Name         : TopModule
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 13

Cell Usage :
# BELS                             : 78
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 15
#      LUT2_D                      : 1
#      LUT3                        : 8
#      LUT4                        : 13
#      LUT4_D                      : 1
#      LUT4_L                      : 6
#      MUXCY                       : 15
#      VCC                         : 1
#      XORCY                       : 16
# FlipFlops/Latches                : 31
#      FD                          : 23
#      FDS                         : 8
# Clock Buffers                    : 2
#      BUFGP                       : 2
# IO Buffers                       : 11
#      OBUF                        : 11
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200tq144-4 

 Number of Slices:                       23  out of   1920     1%  
 Number of Slice Flip Flops:             31  out of   3840     0%  
 Number of 4 input LUTs:                 45  out of   3840     1%  
 Number of IOs:                          13
 Number of bonded IOBs:                  13  out of     97    13%  
 Number of GCLKs:                         2  out of      8    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 15    |
ADD                                | BUFGP                  | 16    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 5.029ns (Maximum Frequency: 198.847MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 7.551ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 5.029ns (frequency: 198.847MHz)
  Total number of paths / destination ports: 96 / 23
-------------------------------------------------------------------------
Delay:               5.029ns (Levels of Logic = 2)
  Source:            buff_DGs_3 (FF)
  Destination:       bcd_0 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: buff_DGs_3 to bcd_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q             11   0.720   1.212  buff_DGs_3 (buff_DGs_3)
     LUT4_L:I2->LO         1   0.551   0.168  bcd_mux0000<3>23_SW0 (N21)
     LUT3:I2->O            1   0.551   0.801  bcd_mux0000<3>23 (bcd_mux0000<3>23)
     FDS:S                     1.026          bcd_3
    ----------------------------------------
    Total                      5.029ns (2.848ns logic, 2.181ns route)
                                       (56.6% logic, 43.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ADD'
  Clock period: 4.926ns (frequency: 203.005MHz)
  Total number of paths / destination ports: 136 / 16
-------------------------------------------------------------------------
Delay:               4.926ns (Levels of Logic = 16)
  Source:            RAW_1 (FF)
  Destination:       RAW_15 (FF)
  Source Clock:      ADD rising
  Destination Clock: ADD rising

  Data Path: RAW_1 to RAW_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.720   1.216  RAW_1 (RAW_1)
     LUT1:I0->O            1   0.551   0.000  Mcount_RAW_cy<1>_rt (Mcount_RAW_cy<1>_rt)
     MUXCY:S->O            1   0.500   0.000  Mcount_RAW_cy<1> (Mcount_RAW_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_RAW_cy<2> (Mcount_RAW_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_RAW_cy<3> (Mcount_RAW_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_RAW_cy<4> (Mcount_RAW_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_RAW_cy<5> (Mcount_RAW_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_RAW_cy<6> (Mcount_RAW_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_RAW_cy<7> (Mcount_RAW_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_RAW_cy<8> (Mcount_RAW_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_RAW_cy<9> (Mcount_RAW_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_RAW_cy<10> (Mcount_RAW_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_RAW_cy<11> (Mcount_RAW_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_RAW_cy<12> (Mcount_RAW_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_RAW_cy<13> (Mcount_RAW_cy<13>)
     MUXCY:CI->O           0   0.064   0.000  Mcount_RAW_cy<14> (Mcount_RAW_cy<14>)
     XORCY:CI->O           1   0.904   0.000  Mcount_RAW_xor<15> (Result<15>)
     FD:D                      0.203          RAW_15
    ----------------------------------------
    Total                      4.926ns (3.710ns logic, 1.216ns route)
                                       (75.3% logic, 24.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              7.551ns (Levels of Logic = 1)
  Source:            buff_DGs_1 (FF)
  Destination:       DGs<1> (PAD)
  Source Clock:      CLK rising

  Data Path: buff_DGs_1 to DGs<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q             14   0.720   1.187  buff_DGs_1 (buff_DGs_1)
     OBUF:I->O                 5.644          DGs_1_OBUF (DGs<1>)
    ----------------------------------------
    Total                      7.551ns (6.364ns logic, 1.187ns route)
                                       (84.3% logic, 15.7% route)

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 7.19 secs
 
--> 

Total memory usage is 305808 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    2 (   0 filtered)

