// Seed: 4010392358
module module_0 (
    id_1
);
  output wire id_1;
  assign id_1 = -1'b0;
  wire id_3 = id_2, id_4, id_5, id_6;
  parameter id_7 = (-1);
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25
);
  inout wire id_25;
  output wire id_24;
  inout wire id_23;
  output wire id_22;
  input wire id_21;
  inout wire id_20;
  inout wire id_19;
  inout wire id_18;
  output wire id_17;
  output wire id_16;
  output wire id_15;
  output wire id_14;
  inout wire id_13;
  input wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_26, id_27;
  assign id_10 = -1;
  assign id_24 = -1;
  assign id_20 = 1;
  assign id_9  = id_19;
  for (genvar id_28 = id_13[1'b0] & id_28 - -1; 1; id_11 = id_6) begin : LABEL_0
    wire id_29, id_30;
  end
  wire id_31;
  assign id_13[1'b0] = id_9;
  module_0 modCall_1 (id_6);
  wire id_32, id_33, id_34;
  wire id_35;
  assign id_22 = -1'd0;
  wire id_36;
endmodule
