---
course_id: 6-374-analysis-and-design-of-digital-integrated-circuits-fall-2003
layout: course_section
menu:
  leftnav:
    identifier: f263cd28a6e2b509dabb96de1cb4dd59
    name: Calendar
    weight: 20
title: Calendar
type: course
uid: f263cd28a6e2b509dabb96de1cb4dd59

---

| LEC # | TOPICS | KEY DATES |
| --- | --- | --- |
| 1 | **Challenges in Digital IC Design  {{< br >}}**Course Overview |  |
| 2 | **CMOS Inverter I  {{< br >}}**MOS Device Model with Sub-micron Effects  {{< br >}}VTC Parameters - DC Characteristics | Problem Set #1 Out |
| 3 | **CMOS Inverter II  {{< br >}}**CMOS Propagation Delay  {{< br >}}Parasitic Capacitance Estimation  {{< br >}}Layout of an Inverter  {{< br >}}Supply and Threshold Voltage Scaling  {{< br >}}SPICE Simulation Techniques |  |
|  | Tutorial on Design Tools - Layout of a CMOS Gate, Extraction, SPICE, IRSIM |  |
| 4 | **CMOS Inverter III  {{< br >}}**Components of Energy and Power  {{< br >}}Switching, Short-Circuit and Leakage Components  {{< br >}}SPICE Simulation Techniques |  |
| 5 | **Combinational Logic I**  {{< br >}}Static CMOS Construction  {{< br >}}Ratioed Logic | Problem Set #1 Due  {{< br >}}Problem Set #2 Out |
| 6 | **Combinational Logic II**  {{< br >}}Pass Transistor / Transmission Gate Logic  {{< br >}}DCVSL  {{< br >}}Introduction to Dynamic Logic |  |
| 7 | **Combinational Logic III  {{< br >}}**Dynamic Logic Design Considerations  {{< br >}}Power Dissipation in CMOS |  |
| 8 | **Combinational Logic IV  {{< br >}}**Power Consumption in CMOS Logic (cont.)  {{< br >}}Leakage Power Dissipation  {{< br >}}Logical Effort Sizing - Performance Optimization of Digital Circuits | Problem Set #2 Due  {{< br >}}Problem Set #3 Out |
| 9 | **Arithmetic Structures / Bit Slice Design  {{< br >}}**Adders, Multipliers, Shifters  {{< br >}}Design Methodology  {{< br >}}Layout Techniques and Mapping {{< br >}}{{< br >}} **Project Schedule and Guidelines** {{< br >}}{{< br >}}  |  |
| 10 | **Evening Session on Exploring Project Ideas  {{< br >}}**Finish Arithmetic Structures and Project Ideas |  |
| 11 | **Guest Lecture by Prof. Tayo Akinwande  {{< br >}}**Integrated CMOS Processing |  |
| 12 | **Sequential Circuits I  {{< br >}}**Classification / Parameters  {{< br >}}Static Latches and Register | Problem Set #3 Due  {{< br >}}Problem Set #4 Out |
| 13 | **Sequential Circuits II  {{< br >}}**Race Condition  {{< br >}}Dynamic Latches and Registers  {{< br >}}Two Phase vs. Single Phase | 1-Page Project Proposal Due |
|  | **Quiz #1  {{< br >}}**Covers Inverter, Combinational Logic |  |
| 14 | **Sequential Circuits III  {{< br >}}**Pulse Based Registers  {{< br >}}Latch vs. Register Systems  {{< br >}}Metastability |  |
| 15 | **Interconnect  {{< br >}}**Capacitance Estimation  {{< br >}}Buffer Chains  {{< br >}}Low Swing Drivers  {{< br >}}Power Distribution | Problem Set #4 Due  {{< br >}}Problem Set #5 Out |
| 16 | **Interconnect (cont.)  {{< br >}}**Issues in Timing - Impact of Clock Skew and Jitter |  |
| 17 | **Clock Distribution  {{< br >}}**Origins of Clock Skew / Jitter and Impact on Performance  {{< br >}}Clock Distribution Techniques  {{< br >}}Self-timed Circuits |  |
| 18 | **Memory I: ROM / EPROM / PLA Design**  {{< br >}}Organization / Architecture  {{< br >}}Cell Design  {{< br >}}Sense-amplifiers  {{< br >}}PLA Folding Techniques  {{< br >}}Self-timing | Problem Set #5 Due |
| 19 | **Memory II: SRAM Design  {{< br >}}**Cell Design  {{< br >}}Differential Sense Amplifiers  {{< br >}}Self-timing |  |
| 20 | **Memory III  {{< br >}}**DRAM Design  {{< br >}}Single Ended Sense Amplifier  {{< br >}}CMOS Scaling |  |
|  | **Quiz #2  {{< br >}}**Covers Arithmetic Structures, Inter-connect, Sequential Circuits and Memory |  |
| 21 | **Advanced Voltage Scaling Techniques  {{< br >}}**DC-DC Converter Design  {{< br >}}Performance Feedback  {{< br >}}Dynamic Voltage / Frequency Scaling |  |
| 22 | **Power Reduction Through Switching Activity Reduction**  {{< br >}}  {{< br >}}**Testing in VLSI**  {{< br >}}Defects, Fault Models, Path Sensitization  {{< br >}}Scan, Built-in-self Test, IDDQ |  |
| 23 | Presentation of Final Projects | Project Report Due |
| 24 | Presentation of Final Projects (cont.) |