;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* A_1 */
A_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE4
A_1__0__MASK EQU 0x10
A_1__0__PC EQU CYREG_PRT12_PC4
A_1__0__PORT EQU 12
A_1__0__SHIFT EQU 4
A_1__AG EQU CYREG_PRT12_AG
A_1__BIE EQU CYREG_PRT12_BIE
A_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
A_1__BYP EQU CYREG_PRT12_BYP
A_1__DM0 EQU CYREG_PRT12_DM0
A_1__DM1 EQU CYREG_PRT12_DM1
A_1__DM2 EQU CYREG_PRT12_DM2
A_1__DR EQU CYREG_PRT12_DR
A_1__INP_DIS EQU CYREG_PRT12_INP_DIS
A_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
A_1__MASK EQU 0x10
A_1__PORT EQU 12
A_1__PRT EQU CYREG_PRT12_PRT
A_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
A_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
A_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
A_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
A_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
A_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
A_1__PS EQU CYREG_PRT12_PS
A_1__SHIFT EQU 4
A_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
A_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
A_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
A_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
A_1__SLW EQU CYREG_PRT12_SLW

/* A_2 */
A_2__0__INTTYPE EQU CYREG_PICU12_INTTYPE3
A_2__0__MASK EQU 0x08
A_2__0__PC EQU CYREG_PRT12_PC3
A_2__0__PORT EQU 12
A_2__0__SHIFT EQU 3
A_2__AG EQU CYREG_PRT12_AG
A_2__BIE EQU CYREG_PRT12_BIE
A_2__BIT_MASK EQU CYREG_PRT12_BIT_MASK
A_2__BYP EQU CYREG_PRT12_BYP
A_2__DM0 EQU CYREG_PRT12_DM0
A_2__DM1 EQU CYREG_PRT12_DM1
A_2__DM2 EQU CYREG_PRT12_DM2
A_2__DR EQU CYREG_PRT12_DR
A_2__INP_DIS EQU CYREG_PRT12_INP_DIS
A_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
A_2__MASK EQU 0x08
A_2__PORT EQU 12
A_2__PRT EQU CYREG_PRT12_PRT
A_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
A_2__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
A_2__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
A_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
A_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
A_2__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
A_2__PS EQU CYREG_PRT12_PS
A_2__SHIFT EQU 3
A_2__SIO_CFG EQU CYREG_PRT12_SIO_CFG
A_2__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
A_2__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
A_2__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
A_2__SLW EQU CYREG_PRT12_SLW

/* B_1 */
B_1__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
B_1__0__MASK EQU 0x04
B_1__0__PC EQU CYREG_PRT0_PC2
B_1__0__PORT EQU 0
B_1__0__SHIFT EQU 2
B_1__AG EQU CYREG_PRT0_AG
B_1__AMUX EQU CYREG_PRT0_AMUX
B_1__BIE EQU CYREG_PRT0_BIE
B_1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
B_1__BYP EQU CYREG_PRT0_BYP
B_1__CTL EQU CYREG_PRT0_CTL
B_1__DM0 EQU CYREG_PRT0_DM0
B_1__DM1 EQU CYREG_PRT0_DM1
B_1__DM2 EQU CYREG_PRT0_DM2
B_1__DR EQU CYREG_PRT0_DR
B_1__INP_DIS EQU CYREG_PRT0_INP_DIS
B_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
B_1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
B_1__LCD_EN EQU CYREG_PRT0_LCD_EN
B_1__MASK EQU 0x04
B_1__PORT EQU 0
B_1__PRT EQU CYREG_PRT0_PRT
B_1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
B_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
B_1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
B_1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
B_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
B_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
B_1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
B_1__PS EQU CYREG_PRT0_PS
B_1__SHIFT EQU 2
B_1__SLW EQU CYREG_PRT0_SLW

/* B_2 */
B_2__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
B_2__0__MASK EQU 0x02
B_2__0__PC EQU CYREG_PRT0_PC1
B_2__0__PORT EQU 0
B_2__0__SHIFT EQU 1
B_2__AG EQU CYREG_PRT0_AG
B_2__AMUX EQU CYREG_PRT0_AMUX
B_2__BIE EQU CYREG_PRT0_BIE
B_2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
B_2__BYP EQU CYREG_PRT0_BYP
B_2__CTL EQU CYREG_PRT0_CTL
B_2__DM0 EQU CYREG_PRT0_DM0
B_2__DM1 EQU CYREG_PRT0_DM1
B_2__DM2 EQU CYREG_PRT0_DM2
B_2__DR EQU CYREG_PRT0_DR
B_2__INP_DIS EQU CYREG_PRT0_INP_DIS
B_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
B_2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
B_2__LCD_EN EQU CYREG_PRT0_LCD_EN
B_2__MASK EQU 0x02
B_2__PORT EQU 0
B_2__PRT EQU CYREG_PRT0_PRT
B_2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
B_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
B_2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
B_2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
B_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
B_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
B_2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
B_2__PS EQU CYREG_PRT0_PS
B_2__SHIFT EQU 1
B_2__SLW EQU CYREG_PRT0_SLW

/* S_1 */
S_1__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
S_1__0__MASK EQU 0x10
S_1__0__PC EQU CYREG_PRT0_PC4
S_1__0__PORT EQU 0
S_1__0__SHIFT EQU 4
S_1__AG EQU CYREG_PRT0_AG
S_1__AMUX EQU CYREG_PRT0_AMUX
S_1__BIE EQU CYREG_PRT0_BIE
S_1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
S_1__BYP EQU CYREG_PRT0_BYP
S_1__CTL EQU CYREG_PRT0_CTL
S_1__DM0 EQU CYREG_PRT0_DM0
S_1__DM1 EQU CYREG_PRT0_DM1
S_1__DM2 EQU CYREG_PRT0_DM2
S_1__DR EQU CYREG_PRT0_DR
S_1__INP_DIS EQU CYREG_PRT0_INP_DIS
S_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
S_1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
S_1__LCD_EN EQU CYREG_PRT0_LCD_EN
S_1__MASK EQU 0x10
S_1__PORT EQU 0
S_1__PRT EQU CYREG_PRT0_PRT
S_1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
S_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
S_1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
S_1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
S_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
S_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
S_1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
S_1__PS EQU CYREG_PRT0_PS
S_1__SHIFT EQU 4
S_1__SLW EQU CYREG_PRT0_SLW

/* S_2 */
S_2__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
S_2__0__MASK EQU 0x20
S_2__0__PC EQU CYREG_PRT0_PC5
S_2__0__PORT EQU 0
S_2__0__SHIFT EQU 5
S_2__AG EQU CYREG_PRT0_AG
S_2__AMUX EQU CYREG_PRT0_AMUX
S_2__BIE EQU CYREG_PRT0_BIE
S_2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
S_2__BYP EQU CYREG_PRT0_BYP
S_2__CTL EQU CYREG_PRT0_CTL
S_2__DM0 EQU CYREG_PRT0_DM0
S_2__DM1 EQU CYREG_PRT0_DM1
S_2__DM2 EQU CYREG_PRT0_DM2
S_2__DR EQU CYREG_PRT0_DR
S_2__INP_DIS EQU CYREG_PRT0_INP_DIS
S_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
S_2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
S_2__LCD_EN EQU CYREG_PRT0_LCD_EN
S_2__MASK EQU 0x20
S_2__PORT EQU 0
S_2__PRT EQU CYREG_PRT0_PRT
S_2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
S_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
S_2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
S_2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
S_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
S_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
S_2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
S_2__PS EQU CYREG_PRT0_PS
S_2__SHIFT EQU 5
S_2__SLW EQU CYREG_PRT0_SLW

/* S_3 */
S_3__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
S_3__0__MASK EQU 0x40
S_3__0__PC EQU CYREG_PRT0_PC6
S_3__0__PORT EQU 0
S_3__0__SHIFT EQU 6
S_3__AG EQU CYREG_PRT0_AG
S_3__AMUX EQU CYREG_PRT0_AMUX
S_3__BIE EQU CYREG_PRT0_BIE
S_3__BIT_MASK EQU CYREG_PRT0_BIT_MASK
S_3__BYP EQU CYREG_PRT0_BYP
S_3__CTL EQU CYREG_PRT0_CTL
S_3__DM0 EQU CYREG_PRT0_DM0
S_3__DM1 EQU CYREG_PRT0_DM1
S_3__DM2 EQU CYREG_PRT0_DM2
S_3__DR EQU CYREG_PRT0_DR
S_3__INP_DIS EQU CYREG_PRT0_INP_DIS
S_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
S_3__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
S_3__LCD_EN EQU CYREG_PRT0_LCD_EN
S_3__MASK EQU 0x40
S_3__PORT EQU 0
S_3__PRT EQU CYREG_PRT0_PRT
S_3__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
S_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
S_3__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
S_3__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
S_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
S_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
S_3__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
S_3__PS EQU CYREG_PRT0_PS
S_3__SHIFT EQU 6
S_3__SLW EQU CYREG_PRT0_SLW

/* S_4 */
S_4__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
S_4__0__MASK EQU 0x80
S_4__0__PC EQU CYREG_PRT0_PC7
S_4__0__PORT EQU 0
S_4__0__SHIFT EQU 7
S_4__AG EQU CYREG_PRT0_AG
S_4__AMUX EQU CYREG_PRT0_AMUX
S_4__BIE EQU CYREG_PRT0_BIE
S_4__BIT_MASK EQU CYREG_PRT0_BIT_MASK
S_4__BYP EQU CYREG_PRT0_BYP
S_4__CTL EQU CYREG_PRT0_CTL
S_4__DM0 EQU CYREG_PRT0_DM0
S_4__DM1 EQU CYREG_PRT0_DM1
S_4__DM2 EQU CYREG_PRT0_DM2
S_4__DR EQU CYREG_PRT0_DR
S_4__INP_DIS EQU CYREG_PRT0_INP_DIS
S_4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
S_4__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
S_4__LCD_EN EQU CYREG_PRT0_LCD_EN
S_4__MASK EQU 0x80
S_4__PORT EQU 0
S_4__PRT EQU CYREG_PRT0_PRT
S_4__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
S_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
S_4__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
S_4__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
S_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
S_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
S_4__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
S_4__PS EQU CYREG_PRT0_PS
S_4__SHIFT EQU 7
S_4__SLW EQU CYREG_PRT0_SLW

/* S_5 */
S_5__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
S_5__0__MASK EQU 0x08
S_5__0__PC EQU CYREG_PRT2_PC3
S_5__0__PORT EQU 2
S_5__0__SHIFT EQU 3
S_5__AG EQU CYREG_PRT2_AG
S_5__AMUX EQU CYREG_PRT2_AMUX
S_5__BIE EQU CYREG_PRT2_BIE
S_5__BIT_MASK EQU CYREG_PRT2_BIT_MASK
S_5__BYP EQU CYREG_PRT2_BYP
S_5__CTL EQU CYREG_PRT2_CTL
S_5__DM0 EQU CYREG_PRT2_DM0
S_5__DM1 EQU CYREG_PRT2_DM1
S_5__DM2 EQU CYREG_PRT2_DM2
S_5__DR EQU CYREG_PRT2_DR
S_5__INP_DIS EQU CYREG_PRT2_INP_DIS
S_5__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
S_5__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
S_5__LCD_EN EQU CYREG_PRT2_LCD_EN
S_5__MASK EQU 0x08
S_5__PORT EQU 2
S_5__PRT EQU CYREG_PRT2_PRT
S_5__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
S_5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
S_5__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
S_5__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
S_5__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
S_5__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
S_5__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
S_5__PS EQU CYREG_PRT2_PS
S_5__SHIFT EQU 3
S_5__SLW EQU CYREG_PRT2_SLW

/* S_6 */
S_6__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
S_6__0__MASK EQU 0x10
S_6__0__PC EQU CYREG_PRT2_PC4
S_6__0__PORT EQU 2
S_6__0__SHIFT EQU 4
S_6__AG EQU CYREG_PRT2_AG
S_6__AMUX EQU CYREG_PRT2_AMUX
S_6__BIE EQU CYREG_PRT2_BIE
S_6__BIT_MASK EQU CYREG_PRT2_BIT_MASK
S_6__BYP EQU CYREG_PRT2_BYP
S_6__CTL EQU CYREG_PRT2_CTL
S_6__DM0 EQU CYREG_PRT2_DM0
S_6__DM1 EQU CYREG_PRT2_DM1
S_6__DM2 EQU CYREG_PRT2_DM2
S_6__DR EQU CYREG_PRT2_DR
S_6__INP_DIS EQU CYREG_PRT2_INP_DIS
S_6__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
S_6__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
S_6__LCD_EN EQU CYREG_PRT2_LCD_EN
S_6__MASK EQU 0x10
S_6__PORT EQU 2
S_6__PRT EQU CYREG_PRT2_PRT
S_6__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
S_6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
S_6__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
S_6__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
S_6__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
S_6__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
S_6__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
S_6__PS EQU CYREG_PRT2_PS
S_6__SHIFT EQU 4
S_6__SLW EQU CYREG_PRT2_SLW

/* S_7 */
S_7__0__INTTYPE EQU CYREG_PICU2_INTTYPE5
S_7__0__MASK EQU 0x20
S_7__0__PC EQU CYREG_PRT2_PC5
S_7__0__PORT EQU 2
S_7__0__SHIFT EQU 5
S_7__AG EQU CYREG_PRT2_AG
S_7__AMUX EQU CYREG_PRT2_AMUX
S_7__BIE EQU CYREG_PRT2_BIE
S_7__BIT_MASK EQU CYREG_PRT2_BIT_MASK
S_7__BYP EQU CYREG_PRT2_BYP
S_7__CTL EQU CYREG_PRT2_CTL
S_7__DM0 EQU CYREG_PRT2_DM0
S_7__DM1 EQU CYREG_PRT2_DM1
S_7__DM2 EQU CYREG_PRT2_DM2
S_7__DR EQU CYREG_PRT2_DR
S_7__INP_DIS EQU CYREG_PRT2_INP_DIS
S_7__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
S_7__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
S_7__LCD_EN EQU CYREG_PRT2_LCD_EN
S_7__MASK EQU 0x20
S_7__PORT EQU 2
S_7__PRT EQU CYREG_PRT2_PRT
S_7__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
S_7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
S_7__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
S_7__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
S_7__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
S_7__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
S_7__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
S_7__PS EQU CYREG_PRT2_PS
S_7__SHIFT EQU 5
S_7__SLW EQU CYREG_PRT2_SLW

/* S_8 */
S_8__0__INTTYPE EQU CYREG_PICU2_INTTYPE6
S_8__0__MASK EQU 0x40
S_8__0__PC EQU CYREG_PRT2_PC6
S_8__0__PORT EQU 2
S_8__0__SHIFT EQU 6
S_8__AG EQU CYREG_PRT2_AG
S_8__AMUX EQU CYREG_PRT2_AMUX
S_8__BIE EQU CYREG_PRT2_BIE
S_8__BIT_MASK EQU CYREG_PRT2_BIT_MASK
S_8__BYP EQU CYREG_PRT2_BYP
S_8__CTL EQU CYREG_PRT2_CTL
S_8__DM0 EQU CYREG_PRT2_DM0
S_8__DM1 EQU CYREG_PRT2_DM1
S_8__DM2 EQU CYREG_PRT2_DM2
S_8__DR EQU CYREG_PRT2_DR
S_8__INP_DIS EQU CYREG_PRT2_INP_DIS
S_8__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
S_8__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
S_8__LCD_EN EQU CYREG_PRT2_LCD_EN
S_8__MASK EQU 0x40
S_8__PORT EQU 2
S_8__PRT EQU CYREG_PRT2_PRT
S_8__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
S_8__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
S_8__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
S_8__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
S_8__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
S_8__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
S_8__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
S_8__PS EQU CYREG_PRT2_PS
S_8__SHIFT EQU 6
S_8__SLW EQU CYREG_PRT2_SLW

/* EN_1 */
EN_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE5
EN_1__0__MASK EQU 0x20
EN_1__0__PC EQU CYREG_PRT12_PC5
EN_1__0__PORT EQU 12
EN_1__0__SHIFT EQU 5
EN_1__AG EQU CYREG_PRT12_AG
EN_1__BIE EQU CYREG_PRT12_BIE
EN_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
EN_1__BYP EQU CYREG_PRT12_BYP
EN_1__DM0 EQU CYREG_PRT12_DM0
EN_1__DM1 EQU CYREG_PRT12_DM1
EN_1__DM2 EQU CYREG_PRT12_DM2
EN_1__DR EQU CYREG_PRT12_DR
EN_1__INP_DIS EQU CYREG_PRT12_INP_DIS
EN_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
EN_1__MASK EQU 0x20
EN_1__PORT EQU 12
EN_1__PRT EQU CYREG_PRT12_PRT
EN_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
EN_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
EN_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
EN_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
EN_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
EN_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
EN_1__PS EQU CYREG_PRT12_PS
EN_1__SHIFT EQU 5
EN_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
EN_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
EN_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
EN_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
EN_1__SLW EQU CYREG_PRT12_SLW

/* EN_2 */
EN_2__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
EN_2__0__MASK EQU 0x08
EN_2__0__PC EQU CYREG_PRT0_PC3
EN_2__0__PORT EQU 0
EN_2__0__SHIFT EQU 3
EN_2__AG EQU CYREG_PRT0_AG
EN_2__AMUX EQU CYREG_PRT0_AMUX
EN_2__BIE EQU CYREG_PRT0_BIE
EN_2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
EN_2__BYP EQU CYREG_PRT0_BYP
EN_2__CTL EQU CYREG_PRT0_CTL
EN_2__DM0 EQU CYREG_PRT0_DM0
EN_2__DM1 EQU CYREG_PRT0_DM1
EN_2__DM2 EQU CYREG_PRT0_DM2
EN_2__DR EQU CYREG_PRT0_DR
EN_2__INP_DIS EQU CYREG_PRT0_INP_DIS
EN_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
EN_2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
EN_2__LCD_EN EQU CYREG_PRT0_LCD_EN
EN_2__MASK EQU 0x08
EN_2__PORT EQU 0
EN_2__PRT EQU CYREG_PRT0_PRT
EN_2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
EN_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
EN_2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
EN_2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
EN_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
EN_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
EN_2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
EN_2__PS EQU CYREG_PRT0_PS
EN_2__SHIFT EQU 3
EN_2__SLW EQU CYREG_PRT0_SLW

/* Tx_1 */
Tx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
Tx_1__0__MASK EQU 0x80
Tx_1__0__PC EQU CYREG_PRT12_PC7
Tx_1__0__PORT EQU 12
Tx_1__0__SHIFT EQU 7
Tx_1__AG EQU CYREG_PRT12_AG
Tx_1__BIE EQU CYREG_PRT12_BIE
Tx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Tx_1__BYP EQU CYREG_PRT12_BYP
Tx_1__DM0 EQU CYREG_PRT12_DM0
Tx_1__DM1 EQU CYREG_PRT12_DM1
Tx_1__DM2 EQU CYREG_PRT12_DM2
Tx_1__DR EQU CYREG_PRT12_DR
Tx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Tx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Tx_1__MASK EQU 0x80
Tx_1__PORT EQU 12
Tx_1__PRT EQU CYREG_PRT12_PRT
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Tx_1__PS EQU CYREG_PRT12_PS
Tx_1__SHIFT EQU 7
Tx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Tx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Tx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Tx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Tx_1__SLW EQU CYREG_PRT12_SLW

/* UART */
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB11_A0_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB11_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB11_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB11_D0_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB11_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB11_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB11_F0_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB11_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB11_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB10_11_A0
UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB10_11_A1
UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB10_11_D0
UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB10_11_D1
UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB10_11_F0
UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB10_11_F1
UART_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB10_A0_A1
UART_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B1_UDB10_A0
UART_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B1_UDB10_A1
UART_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB10_D0_D1
UART_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B1_UDB10_D0
UART_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B1_UDB10_D1
UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
UART_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB10_F0_F1
UART_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B1_UDB10_F0
UART_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B1_UDB10_F1
UART_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_BUART_sTX_TxSts__0__POS EQU 0
UART_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_BUART_sTX_TxSts__1__POS EQU 1
UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
UART_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB10_11_ST
UART_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_BUART_sTX_TxSts__2__POS EQU 2
UART_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_BUART_sTX_TxSts__3__POS EQU 3
UART_BUART_sTX_TxSts__MASK EQU 0x0F
UART_BUART_sTX_TxSts__MASK_REG EQU CYREG_B1_UDB10_MSK
UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
UART_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B1_UDB10_ST
UART_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
UART_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
UART_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
UART_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_IntClock__INDEX EQU 0x00
UART_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_IntClock__PM_ACT_MSK EQU 0x01
UART_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_IntClock__PM_STBY_MSK EQU 0x01
UART_TXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UART_TXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UART_TXInternalInterrupt__INTC_MASK EQU 0x01
UART_TXInternalInterrupt__INTC_NUMBER EQU 0
UART_TXInternalInterrupt__INTC_PRIOR_NUM EQU 7
UART_TXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
UART_TXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UART_TXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Clock */
Clock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Clock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Clock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Clock__CFG2_SRC_SEL_MASK EQU 0x07
Clock__INDEX EQU 0x01
Clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock__PM_ACT_MSK EQU 0x02
Clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock__PM_STBY_MSK EQU 0x02

/* Sensores */
Sensores_sts_sts_reg__0__MASK EQU 0x01
Sensores_sts_sts_reg__0__POS EQU 0
Sensores_sts_sts_reg__1__MASK EQU 0x02
Sensores_sts_sts_reg__1__POS EQU 1
Sensores_sts_sts_reg__2__MASK EQU 0x04
Sensores_sts_sts_reg__2__POS EQU 2
Sensores_sts_sts_reg__3__MASK EQU 0x08
Sensores_sts_sts_reg__3__POS EQU 3
Sensores_sts_sts_reg__4__MASK EQU 0x10
Sensores_sts_sts_reg__4__POS EQU 4
Sensores_sts_sts_reg__5__MASK EQU 0x20
Sensores_sts_sts_reg__5__POS EQU 5
Sensores_sts_sts_reg__6__MASK EQU 0x40
Sensores_sts_sts_reg__6__POS EQU 6
Sensores_sts_sts_reg__7__MASK EQU 0x80
Sensores_sts_sts_reg__7__POS EQU 7
Sensores_sts_sts_reg__MASK EQU 0xFF
Sensores_sts_sts_reg__MASK_REG EQU CYREG_B1_UDB11_MSK
Sensores_sts_sts_reg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
Sensores_sts_sts_reg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
Sensores_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
Sensores_sts_sts_reg__STATUS_CNT_REG EQU CYREG_B1_UDB11_ST_CTL
Sensores_sts_sts_reg__STATUS_CONTROL_REG EQU CYREG_B1_UDB11_ST_CTL
Sensores_sts_sts_reg__STATUS_REG EQU CYREG_B1_UDB11_ST

/* Control_Hdriver */
Control_Hdriver_Sync_ctrl_reg__0__MASK EQU 0x01
Control_Hdriver_Sync_ctrl_reg__0__POS EQU 0
Control_Hdriver_Sync_ctrl_reg__1__MASK EQU 0x02
Control_Hdriver_Sync_ctrl_reg__1__POS EQU 1
Control_Hdriver_Sync_ctrl_reg__2__MASK EQU 0x04
Control_Hdriver_Sync_ctrl_reg__2__POS EQU 2
Control_Hdriver_Sync_ctrl_reg__3__MASK EQU 0x08
Control_Hdriver_Sync_ctrl_reg__3__POS EQU 3
Control_Hdriver_Sync_ctrl_reg__4__MASK EQU 0x10
Control_Hdriver_Sync_ctrl_reg__4__POS EQU 4
Control_Hdriver_Sync_ctrl_reg__5__MASK EQU 0x20
Control_Hdriver_Sync_ctrl_reg__5__POS EQU 5
Control_Hdriver_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
Control_Hdriver_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB11_CTL
Control_Hdriver_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB11_ST_CTL
Control_Hdriver_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB11_CTL
Control_Hdriver_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB11_ST_CTL
Control_Hdriver_Sync_ctrl_reg__MASK EQU 0x3F
Control_Hdriver_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
Control_Hdriver_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
Control_Hdriver_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB11_MSK

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000001
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
